/*
 * Copyright (c) 2021, MediaTek Inc. All rights reserved.
 *
 * This software/firmware and related documentation ("MediaTek Software") are
 * protected under relevant copyright laws.
 * The information contained herein is confidential and proprietary to
 * MediaTek Inc. and/or its licensors.
 * Except as otherwise provided in the applicable licensing terms with
 * MediaTek Inc. and/or its licensors, any reproduction, modification, use or
 * disclosure of MediaTek Software, and information contained herein, in whole
 * or in part, shall be strictly prohibited.
 */

#ifndef _MT_PMIC_UPMU_HW_MT6368_H_
#define _MT_PMIC_UPMU_HW_MT6368_H_

#define MT6368_TOP_PSINT_ANA_ID              0x0
#define MT6368_TOP_PSINT_DIG_ID              0x1
#define MT6368_TOP_PSINT_ANA_REV             0x2
#define MT6368_TOP_PSINT_DIG_REV             0x3
#define MT6368_TOP_PSINT_DSN_DBI             0x4
#define MT6368_TOP_PSINT_DSN_ESP             0x5
#define MT6368_TOP_PSINT_DSN_FPI             0x6
#define MT6368_TOP_PSINT_DSN_DXI             0x7
#define MT6368_HWCID0                        0x8
#define MT6368_HWCID1                        0x9
#define MT6368_SWCID0                        0xa
#define MT6368_SWCID1                        0xb
#define MT6368_PONSTS                        0xc
#define MT6368_POFFSTS0                      0xd
#define MT6368_POFFSTS1                      0xe
#define MT6368_POFFSTS2                      0xf
#define MT6368_POFFSTS3                      0x10
#define MT6368_POFFSTS4                      0x11
#define MT6368_POFFSTS5                      0x12
#define MT6368_POFFSTS6                      0x13
#define MT6368_PSTSCTL                       0x14
#define MT6368_THERMALSTATUS                 0x15
#define MT6368_TOP_CON                       0x16
#define MT6368_TEST_OUT0                     0x17
#define MT6368_TEST_OUT1                     0x18
#define MT6368_TEST_CON0                     0x19
#define MT6368_TEST_CON1                     0x1a
#define MT6368_TEST_CON2                     0x1b
#define MT6368_TEST_CON3                     0x1c
#define MT6368_TESTMODE_SW                   0x1d
#define MT6368_TOPSTATUS                     0x1e
#define MT6368_TDSEL_CON                     0x1f
#define MT6368_RDSEL_CON                     0x20
#define MT6368_SMT_CON0                      0x21
#define MT6368_SMT_CON1                      0x22
#define MT6368_SMT_CON2                      0x23
#define MT6368_SMT_CON3                      0x24
#define MT6368_TOP_RSV0                      0x25
#define MT6368_TOP_RSV1                      0x26
#define MT6368_DRV_CON0                      0x27
#define MT6368_DRV_CON1                      0x28
#define MT6368_DRV_CON2                      0x29
#define MT6368_DRV_CON3                      0x2a
#define MT6368_DRV_CON4                      0x2b
#define MT6368_DRV_CON5                      0x2c
#define MT6368_DRV_CON6                      0x2d
#define MT6368_DRV_CON7                      0x2e
#define MT6368_FILTER_CON0                   0x2f
#define MT6368_FILTER_CON1                   0x30
#define MT6368_FILTER_CON2                   0x31
#define MT6368_FILTER_CON3                   0x32
#define MT6368_RCSEL_CON0                    0x33
#define MT6368_RCSEL_CON1                    0x34
#define MT6368_RCSEL_CON2                    0x35
#define MT6368_RCSEL_CON3                    0x36
#define MT6368_TOP_STATUS                    0x37
#define MT6368_TOP_STATUS_SET                0x38
#define MT6368_TOP_STATUS_CLR                0x39
#define MT6368_TOP_TRAP                      0x3a
#define MT6368_MISC_TOP_INT_CON0             0x3b
#define MT6368_MISC_TOP_INT_CON0_SET         0x3c
#define MT6368_MISC_TOP_INT_CON0_CLR         0x3d
#define MT6368_MISC_TOP_INT_CON1             0x3e
#define MT6368_MISC_TOP_INT_CON1_SET         0x3f
#define MT6368_MISC_TOP_INT_CON1_CLR         0x40
#define MT6368_MISC_TOP_INT_MASK_CON0        0x41
#define MT6368_MISC_TOP_INT_MASK_CON0_SET    0x42
#define MT6368_MISC_TOP_INT_MASK_CON0_CLR    0x43
#define MT6368_MISC_TOP_INT_MASK_CON1        0x44
#define MT6368_MISC_TOP_INT_MASK_CON1_SET    0x45
#define MT6368_MISC_TOP_INT_MASK_CON1_CLR    0x46
#define MT6368_MISC_TOP_INT_STATUS0          0x47
#define MT6368_MISC_TOP_INT_STATUS1          0x48
#define MT6368_MISC_TOP_INT_RAW_STATUS0      0x49
#define MT6368_MISC_TOP_INT_RAW_STATUS1      0x4a
#define MT6368_TOP_INT_MASK_CON0             0x4b
#define MT6368_TOP_INT_MASK_CON0_SET         0x4c
#define MT6368_TOP_INT_MASK_CON0_CLR         0x4d
#define MT6368_TOP_INT_MASK_CON1             0x4e
#define MT6368_TOP_INT_MASK_CON1_SET         0x4f
#define MT6368_TOP_INT_MASK_CON1_CLR         0x50
#define MT6368_TOP_INT_STATUS0               0x51
#define MT6368_TOP_INT_STATUS1               0x52
#define MT6368_TOP_INT_RAW_STATUS0           0x53
#define MT6368_TOP_INT_RAW_STATUS1           0x54
#define MT6368_TOP_INT_CON0                  0x55
#define MT6368_TOP_EINT_CON0                 0x56
#define MT6368_TOP_VIO_CON0                  0x57
#define MT6368_TOP_RESETB_CON0               0x58
#define MT6368_TOP_OSC_CON0                  0x59
#define MT6368_TOP_OSC_CON1                  0x5a
#define MT6368_TOP_OSC_CON2                  0x5b
#define MT6368_TOP_OSC_CON3                  0x5c
#define MT6368_TOP_IO_ANA_ID                 0x80
#define MT6368_TOP_IO_DIG_ID                 0x81
#define MT6368_TOP_IO_ANA_REV                0x82
#define MT6368_TOP_IO_DIG_REV                0x83
#define MT6368_TOP_IO_DSN_DBI                0x84
#define MT6368_TOP_IO_DSN_ESP                0x85
#define MT6368_TOP_IO_DSN_FPI                0x86
#define MT6368_TOP_IO_DSN_DXI                0x87
#define MT6368_GPIO_DIR0                     0x88
#define MT6368_GPIO_DIR0_SET                 0x89
#define MT6368_GPIO_DIR0_CLR                 0x8a
#define MT6368_GPIO_DIR1                     0x8b
#define MT6368_GPIO_DIR1_SET                 0x8c
#define MT6368_GPIO_DIR1_CLR                 0x8d
#define MT6368_GPIO_DIR2                     0x8e
#define MT6368_GPIO_DIR2_SET                 0x8f
#define MT6368_GPIO_DIR2_CLR                 0x90
#define MT6368_GPIO_PULLEN0                  0x91
#define MT6368_GPIO_PULLEN0_SET              0x92
#define MT6368_GPIO_PULLEN0_CLR              0x93
#define MT6368_GPIO_PULLEN1                  0x94
#define MT6368_GPIO_PULLEN1_SET              0x95
#define MT6368_GPIO_PULLEN1_CLR              0x96
#define MT6368_GPIO_PULLEN2                  0x97
#define MT6368_GPIO_PULLEN2_SET              0x98
#define MT6368_GPIO_PULLEN2_CLR              0x99
#define MT6368_GPIO_PULLSEL0                 0x9a
#define MT6368_GPIO_PULLSEL0_SET             0x9b
#define MT6368_GPIO_PULLSEL0_CLR             0x9c
#define MT6368_GPIO_PULLSEL1                 0x9d
#define MT6368_GPIO_PULLSEL1_SET             0x9e
#define MT6368_GPIO_PULLSEL1_CLR             0x9f
#define MT6368_GPIO_PULLSEL2                 0xa0
#define MT6368_GPIO_PULLSEL2_SET             0xa1
#define MT6368_GPIO_PULLSEL2_CLR             0xa2
#define MT6368_GPIO_DINV0                    0xa3
#define MT6368_GPIO_DINV0_SET                0xa4
#define MT6368_GPIO_DINV0_CLR                0xa5
#define MT6368_GPIO_DINV1                    0xa6
#define MT6368_GPIO_DINV1_SET                0xa7
#define MT6368_GPIO_DINV1_CLR                0xa8
#define MT6368_GPIO_DINV2                    0xa9
#define MT6368_GPIO_DINV2_SET                0xaa
#define MT6368_GPIO_DINV2_CLR                0xab
#define MT6368_GPIO_DOUT0                    0xac
#define MT6368_GPIO_DOUT0_SET                0xad
#define MT6368_GPIO_DOUT0_CLR                0xae
#define MT6368_GPIO_DOUT1                    0xaf
#define MT6368_GPIO_DOUT1_SET                0xb0
#define MT6368_GPIO_DOUT1_CLR                0xb1
#define MT6368_GPIO_DOUT2                    0xb2
#define MT6368_GPIO_DOUT2_SET                0xb3
#define MT6368_GPIO_DOUT2_CLR                0xb4
#define MT6368_GPIO_PI0                      0xb5
#define MT6368_GPIO_PI1                      0xb6
#define MT6368_GPIO_PI2                      0xb7
#define MT6368_GPIO_POE0                     0xb8
#define MT6368_GPIO_POE1                     0xb9
#define MT6368_GPIO_POE2                     0xba
#define MT6368_GPIO_MODE0                    0xbb
#define MT6368_GPIO_MODE0_SET                0xbc
#define MT6368_GPIO_MODE0_CLR                0xbd
#define MT6368_GPIO_MODE1                    0xbe
#define MT6368_GPIO_MODE1_SET                0xbf
#define MT6368_GPIO_MODE1_CLR                0xc0
#define MT6368_GPIO_MODE2                    0xc1
#define MT6368_GPIO_MODE2_SET                0xc2
#define MT6368_GPIO_MODE2_CLR                0xc3
#define MT6368_GPIO_MODE3                    0xc4
#define MT6368_GPIO_MODE3_SET                0xc5
#define MT6368_GPIO_MODE3_CLR                0xc6
#define MT6368_GPIO_MODE4                    0xc7
#define MT6368_GPIO_MODE4_SET                0xc8
#define MT6368_GPIO_MODE4_CLR                0xc9
#define MT6368_GPIO_MODE5                    0xca
#define MT6368_GPIO_MODE5_SET                0xcb
#define MT6368_GPIO_MODE5_CLR                0xcc
#define MT6368_GPIO_MODE6                    0xcd
#define MT6368_GPIO_MODE6_SET                0xce
#define MT6368_GPIO_MODE6_CLR                0xcf
#define MT6368_GPIO_MODE7                    0xd0
#define MT6368_GPIO_MODE7_SET                0xd1
#define MT6368_GPIO_MODE7_CLR                0xd2
#define MT6368_GPIO_MODE8                    0xd3
#define MT6368_GPIO_MODE8_SET                0xd4
#define MT6368_GPIO_MODE8_CLR                0xd5
#define MT6368_GPIO_MODE9                    0xd6
#define MT6368_GPIO_MODE9_SET                0xd7
#define MT6368_GPIO_MODE9_CLR                0xd8
#define MT6368_GPIO_RSV                      0xd9
#define MT6368_TOP_CFG_ANA_ID                0x100
#define MT6368_TOP_CFG_DIG_ID                0x101
#define MT6368_TOP_CFG_ANA_REV               0x102
#define MT6368_TOP_CFG_DIG_REV               0x103
#define MT6368_TOP_CFG_DSN_DBI               0x104
#define MT6368_TOP_CFG_DSN_ESP               0x105
#define MT6368_TOP_CFG_DSN_FPI               0x106
#define MT6368_TOP_CFG_DSN_DXI               0x107
#define MT6368_TOP_PAM0                      0x108
#define MT6368_TOP_PAM1                      0x109
#define MT6368_TOP_PAM2                      0x10a
#define MT6368_TOP_PAM3                      0x10b
#define MT6368_TOP_CKPDN_CON0                0x10c
#define MT6368_TOP_CKPDN_CON0_SET            0x10d
#define MT6368_TOP_CKPDN_CON0_CLR            0x10e
#define MT6368_TOP_CKPDN_CON1                0x10f
#define MT6368_TOP_CKPDN_CON1_SET            0x110
#define MT6368_TOP_CKPDN_CON1_CLR            0x111
#define MT6368_TOP_CKPDN_CON2                0x112
#define MT6368_TOP_CKPDN_CON2_SET            0x113
#define MT6368_TOP_CKPDN_CON2_CLR            0x114
#define MT6368_TOP_CKSEL_CON0                0x115
#define MT6368_TOP_CKSEL_CON0_SET            0x116
#define MT6368_TOP_CKSEL_CON0_CLR            0x117
#define MT6368_TOP_CKSEL_CON1                0x118
#define MT6368_TOP_CKSEL_CON1_SET            0x119
#define MT6368_TOP_CKSEL_CON1_CLR            0x11a
#define MT6368_TOP_CKSEL_CON2                0x11b
#define MT6368_TOP_CKSEL_CON2_SET            0x11c
#define MT6368_TOP_CKSEL_CON2_CLR            0x11d
#define MT6368_TOP_CKDIVSEL_CON0             0x11e
#define MT6368_TOP_CKDIVSEL_CON0_SET         0x11f
#define MT6368_TOP_CKDIVSEL_CON0_CLR         0x120
#define MT6368_TOP_CKHWEN_CON0               0x121
#define MT6368_TOP_CKHWEN_CON0_SET           0x122
#define MT6368_TOP_CKHWEN_CON0_CLR           0x123
#define MT6368_TOP_CKTST_CON0                0x124
#define MT6368_TOP_CKTST_CON1                0x125
#define MT6368_TOP_CKTST_CON2                0x126
#define MT6368_TOP_CKTST_CON3                0x127
#define MT6368_TOP_CLK_CON0                  0x128
#define MT6368_TOP_CLK_CON1                  0x129
#define MT6368_TOP_CLK_CON2                  0x12a
#define MT6368_TOP_CLK_DCM0                  0x12b
#define MT6368_TOP_CLK_DCM1                  0x12c
#define MT6368_TOP_CLK_DCM2                  0x12d
#define MT6368_TOP_RST_CON0                  0x12e
#define MT6368_TOP_RST_CON0_SET              0x12f
#define MT6368_TOP_RST_CON0_CLR              0x130
#define MT6368_TOP_RST_CON1                  0x131
#define MT6368_TOP_RST_CON1_SET              0x132
#define MT6368_TOP_RST_CON1_CLR              0x133
#define MT6368_TOP_RST_CON2                  0x134
#define MT6368_TOP_RST_CON3                  0x135
#define MT6368_TOP_RST_MISC0                 0x136
#define MT6368_TOP_RST_MISC0_SET             0x137
#define MT6368_TOP_RST_MISC0_CLR             0x138
#define MT6368_TOP_RST_MISC1                 0x139
#define MT6368_TOP_RST_MISC1_SET             0x13a
#define MT6368_TOP_RST_MISC1_CLR             0x13b
#define MT6368_TOP_RST_STATUS                0x13c
#define MT6368_TOP_RST_STATUS_SET            0x13d
#define MT6368_TOP_RST_STATUS_CLR            0x13e
#define MT6368_TOP_RST_TST_CON               0x13f
#define MT6368_TOP_CLK_EN_MON0               0x140
#define MT6368_TOP_CLK_EN_MON1               0x141
#define MT6368_TOP_DCXO_CKEN_SW              0x142
#define MT6368_TOP_SPMI_CON0                 0x143
#define MT6368_TOP_SPMI_CON1                 0x144
#define MT6368_TOP_CFG_ELR_NUM               0x145
#define MT6368_TOP_CFG_ELR0                  0x146
#define MT6368_TOP_CFG_ELR1                  0x147
#define MT6368_TOP_CFG_ELR2                  0x148
#define MT6368_TOP_CFG_ELR3                  0x149
#define MT6368_TOP_CFG_ELR4                  0x14a
#define MT6368_TOP_CFG_ELR5                  0x14b
#define MT6368_TOP_CFG_ELR6                  0x14c
#define MT6368_TOP_PMRC_ID_L                 0x180
#define MT6368_TOP_PMRC_ID_H                 0x181
#define MT6368_TOP_PMRC_REV0_L               0x182
#define MT6368_TOP_PMRC_REV0_H               0x183
#define MT6368_TOP_PMRC_DSN_DBI_L            0x184
#define MT6368_TOP_PMRC_DSN_DBI_H            0x185
#define MT6368_TOP_PMRC_DSN_DXI              0x186
#define MT6368_OSC_DBG_CON                   0x188
#define MT6368_PMRC_RSV                      0x189
#define MT6368_PMRC_CON0                     0x190
#define MT6368_PMRC_CON1                     0x191
#define MT6368_TOP_VRCTL_ID_L                0x200
#define MT6368_TOP_VRCTL_ID_H                0x201
#define MT6368_TOP_VRCTL_REV0_L              0x202
#define MT6368_TOP_VRCTL_REV0_H              0x203
#define MT6368_TOP_VRCTL_DSN_DBI_L           0x204
#define MT6368_TOP_VRCTL_DSN_DBI_H           0x205
#define MT6368_TOP_VRCTL_DSN_DXI             0x206
#define MT6368_PG_DEB_CON0                   0x207
#define MT6368_PG_SDN_STS0                   0x209
#define MT6368_PG_SDN_STS1                   0x20a
#define MT6368_OC_SDN_STS0                   0x20b
#define MT6368_OC_SDN_STS1                   0x20c
#define MT6368_VR_SDN_MODE0                  0x20d
#define MT6368_VR_SDN_MODE1                  0x20e
#define MT6368_VR_SDN_MODE2                  0x20f
#define MT6368_VR_SDN_MODE3                  0x210
#define MT6368_VR_SDN_MODE4                  0x211
#define MT6368_VR_SDN_MODE5                  0x212
#define MT6368_VR_SDN_MODE6                  0x213
#define MT6368_TOP_VRCTL_CLK_CON0            0x230
#define MT6368_TOP_VRCTL_DBG_CON0            0x231
#define MT6368_TOP_VRCTL_RSV                 0x232
#define MT6368_TOP_VRCTL_APLP_CFG            0x237
#define MT6368_TOP_VRCTL_SPMI_CFG0           0x238
#define MT6368_TOP_VRCTL_SPMI_CFG0_SET       0x239
#define MT6368_TOP_VRCTL_SPMI_CFG0_CLR       0x23a
#define MT6368_TOP_VRCTL_SPMI_CFG1           0x23b
#define MT6368_TOP_VRCTL_SPMI_CFG1_SET       0x23c
#define MT6368_TOP_VRCTL_SPMI_CFG1_CLR       0x23d
#define MT6368_TOP_VRCTL_VR0_EN              0x240
#define MT6368_TOP_VRCTL_VR0_EN_SET          0x241
#define MT6368_TOP_VRCTL_VR0_EN_CLR          0x242
#define MT6368_TOP_VRCTL_VR1_EN              0x243
#define MT6368_TOP_VRCTL_VR1_EN_SET          0x244
#define MT6368_TOP_VRCTL_VR1_EN_CLR          0x245
#define MT6368_TOP_VRCTL_VR0_LP              0x246
#define MT6368_TOP_VRCTL_VR0_LP_SET          0x247
#define MT6368_TOP_VRCTL_VR0_LP_CLR          0x248
#define MT6368_TOP_VRCTL_VR1_LP              0x249
#define MT6368_TOP_VRCTL_VR1_LP_SET          0x24a
#define MT6368_TOP_VRCTL_VR1_LP_CLR          0x24b
#define MT6368_TOP_VRCTL_VOSEL_VBUCK1        0x24d
#define MT6368_TOP_VRCTL_VOSEL_VBUCK2        0x24e
#define MT6368_TOP_VRCTL_VOSEL_VBUCK3        0x24f
#define MT6368_TOP_VRCTL_VOSEL_VBUCK4        0x250
#define MT6368_TOP_VRCTL_VOSEL_VBUCK5        0x251
#define MT6368_TOP_VRCTL_VOSEL_VBUCK6        0x252
#define MT6368_TOP_VRCTL_VOSEL_VBUCK11       0x257
#define MT6368_TOP_VRCTL_RSV0                0x25e
#define MT6368_TOP_VRCTL_RSV1                0x25f
#define MT6368_TOP_VRCTL_APLP_CON0           0x260
#define MT6368_TOP_VRCTL_APLP_CON1           0x261
#define MT6368_TOP_VRCTL_ELR_NUM             0x26f
#define MT6368_TOP_VRCTL_ELR0                0x270
#define MT6368_TOP_VRCTL_ELR1                0x271
#define MT6368_TOP_VRCTL_ELR2                0x272
#define MT6368_TOP_VRCTL_ELR3                0x273
#define MT6368_TOP_VRCTL_ELR4                0x274
#define MT6368_TOP_VRCTL_ELR5                0x275
#define MT6368_TOP_VRCTL_ELR7                0x276
#define MT6368_TOP_VRCTL_ELR8                0x277
#define MT6368_TOP_VRCTL_ELR9                0x278
#define MT6368_PLT_CFG_ANA_ID                0x380
#define MT6368_PLT_CFG_DIG_ID                0x381
#define MT6368_PLT_CFG_ANA_REV0              0x382
#define MT6368_PLT_CFG_DIG_REV0              0x383
#define MT6368_PLT_CFG_REV1                  0x384
#define MT6368_PLT_CFG_ESP                   0x385
#define MT6368_PLT_CFG_DSN_FPI               0x386
#define MT6368_PLT_CFG_DSN_DXI               0x387
#define MT6368_TOP_CLK_TRIM                  0x388
#define MT6368_TOP_CLK_TRIM_EN               0x389
#define MT6368_OTP_CLK_CON0                  0x38a
#define MT6368_OTP_CON0                      0x38b
#define MT6368_OTP_CON1                      0x38c
#define MT6368_OTP_CON2                      0x38d
#define MT6368_OTP_CON3                      0x38e
#define MT6368_OTP_CON4                      0x38f
#define MT6368_OTP_CON5                      0x390
#define MT6368_OTP_CON6_L                    0x391
#define MT6368_OTP_CON6_H                    0x392
#define MT6368_OTP_CON7_L                    0x393
#define MT6368_OTP_CON7_H                    0x394
#define MT6368_OTP_CON8                      0x395
#define MT6368_OTP_CON9                      0x396
#define MT6368_OTP_CON10                     0x397
#define MT6368_OTP_CON11                     0x398
#define MT6368_OTP_CON12_L                   0x399
#define MT6368_OTP_CON12_H                   0x39a
#define MT6368_OTP_CON13                     0x39b
#define MT6368_OTP_CON14                     0x39c
#define MT6368_OTP_CON14_H                   0x39d
#define MT6368_TOP_TMA_KEY_L                 0x39e
#define MT6368_TOP_TMA_KEY_H                 0x39f
#define MT6368_TOP_MDB_CONF0_L               0x3a0
#define MT6368_TOP_MDB_CONF0_H               0x3a1
#define MT6368_TOP_MDB_CONF1_L               0x3a2
#define MT6368_TOP_MDB_CONF1_H               0x3a3
#define MT6368_TOP_MDB_CONF2                 0x3a4
#define MT6368_TOP_MDB_CONF3_L               0x3a5
#define MT6368_TOP_MDB_CONF3_H               0x3a6
#define MT6368_PLT_DIG_WPK                   0x3a7
#define MT6368_PLT_DIG_WPK_H                 0x3a8
#define MT6368_PLT_CFG_ELR_NUM               0x3a9
#define MT6368_PLT_CFG_ELR0                  0x3aa
#define MT6368_PLG_CFG_ELR1                  0x3ab
#define MT6368_SPMI_ANA_ID                   0x400
#define MT6368_SPMI_DIG_ID                   0x401
#define MT6368_SPMI_ANA_REV0                 0x402
#define MT6368_SPMI_DIG_REV0                 0x403
#define MT6368_SPMI_REV1                     0x404
#define MT6368_SPMI_ESP                      0x405
#define MT6368_SPMI_DSN_FPI                  0x406
#define MT6368_SPMI_DSN_DXI                  0x407
#define MT6368_SPMI_PWR_CMD                  0x408
#define MT6368_INT_TYPE_CON0_L               0x409
#define MT6368_INT_TYPE_CON0_L_SET           0x40a
#define MT6368_INT_TYPE_CON0_L_CLR           0x40b
#define MT6368_INT_TYPE_CON0_H               0x40c
#define MT6368_INT_TYPE_CON0_H_SET           0x40d
#define MT6368_INT_TYPE_CON0_H_CLR           0x40e
#define MT6368_INT_STA                       0x40f
#define MT6368_RG_SPI_CON1                   0x410
#define MT6368_TOP_SPI_CON0                  0x411
#define MT6368_TOP_SPI_CON1                  0x412
#define MT6368_SPMI_EXT_ADDR1                0x413
#define MT6368_SPMI_EXT_ADDR0                0x414
#define MT6368_SPMI_EXT_ADDR0_H              0x415
#define MT6368_SPMI_EXT_ADDR2                0x416
#define MT6368_SPMI_EXT_ADDR2_H              0x417
#define MT6368_SPMI_RCS_FUN0                 0x418
#define MT6368_SPMI_RCS_FUN1                 0x419
#define MT6368_SPMI_RCS_FUN2                 0x41a
#define MT6368_SPMI_RCS_STS0                 0x41b
#define MT6368_SPMI_REG_RSV0                 0x41c
#define MT6368_SPMI_REG_RSV1                 0x41d
#define MT6368_SPMI_REG_RSV2                 0x41e
#define MT6368_SPMI_WR_ADDR                  0x41f
#define MT6368_SPMI_WR_ADDR_H                0x420
#define MT6368_SPMI_WR_ADDR_MASK             0x421
#define MT6368_SPMI_WR_ADDR_MASK_H           0x422
#define MT6368_SPMI_RD_ADDR                  0x423
#define MT6368_SPMI_RD_ADDR_H                0x424
#define MT6368_SPMI_RD_ADDR_MASK             0x425
#define MT6368_SPMI_RD_ADDR_MASK_H           0x426
#define MT6368_SPMI_WR_DATA                  0x427
#define MT6368_SPMI_WR_DATA_MASK             0x428
#define MT6368_SPMI_RD_DATA                  0x429
#define MT6368_SPMI_RD_DATA_MASK             0x42a
#define MT6368_SPMI_DEBUG_OUT_L              0x42b
#define MT6368_SPMI_DEBUG_OUT_H              0x42c
#define MT6368_SPMI_DEBUG_SEL                0x42d
#define MT6368_SPMI_DEBUG_SEL2               0x42e
#define MT6368_SPMI_INT_STS                  0x42f
#define MT6368_SPMI_INT_EN                   0x430
#define MT6368_SPMI_RCS_BUS_CONF             0x431
#define MT6368_SPMI_RSV0                     0x432
#define MT6368_SPMI_RSV1                     0x433
#define MT6368_SPMI2_WR_ADDR                 0x434
#define MT6368_SPMI2_WR_ADDR_H               0x435
#define MT6368_SPMI2_WR_ADDR_MASK            0x436
#define MT6368_SPMI2_WR_ADDR_MASK_H          0x437
#define MT6368_SPMI2_RD_ADDR                 0x438
#define MT6368_SPMI2_RD_ADDR_H               0x439
#define MT6368_SPMI2_RD_ADDR_MASK            0x43a
#define MT6368_SPMI2_RD_ADDR_MASK_H          0x43b
#define MT6368_SPMI2_WR_DATA                 0x43c
#define MT6368_SPMI2_WR_DATA_MASK            0x43d
#define MT6368_SPMI2_RD_DATA                 0x43e
#define MT6368_SPMI2_RD_DATA_MASK            0x43f
#define MT6368_SPMI2_DEBUG_OUT_L             0x440
#define MT6368_SPMI2_DEBUG_OUT_H             0x441
#define MT6368_SPMI2_DEBUG_SEL               0x442
#define MT6368_SPMI2_DEBUG_SEL2              0x443
#define MT6368_SPMI2_EXT_ADDR1               0x444
#define MT6368_SPMI2_EXT_ADDR0               0x445
#define MT6368_SPMI2_EXT_ADDR0_H             0x446
#define MT6368_SPMI2_EXT_ADDR2               0x447
#define MT6368_SPMI2_EXT_ADDR2_H             0x448
#define MT6368_SPMI2_INT_STS                 0x449
#define MT6368_SPMI2_INT_EN                  0x44a
#define MT6368_SPMI2_RCS_FUN2                0x44b
#define MT6368_PSC_TOP_ANA_ID                0x900
#define MT6368_PSC_TOP_DIG_ID                0x901
#define MT6368_PSC_TOP_ANA_REV               0x902
#define MT6368_PSC_TOP_DIG_REV               0x903
#define MT6368_PSC_TOP_DBI                   0x904
#define MT6368_PSC_TOP_ESP                   0x905
#define MT6368_PSC_TOP_FPI                   0x906
#define MT6368_PSC_TOP_DXI                   0x907
#define MT6368_PSC_TPM0                      0x908
#define MT6368_PSC_TPM0_H                    0x909
#define MT6368_PSC_TPM1                      0x90a
#define MT6368_PSC_TPM1_H                    0x90b
#define MT6368_PSC_TOP_CLKCTL_0              0x90c
#define MT6368_PSC_TOP_RSTCTL_0              0x90d
#define MT6368_PSC_TOP_RSTCTL_1              0x90e
#define MT6368_PSC_TOP_MON_CTL               0x90f
#define MT6368_STRUP_ANA_ID                  0x980
#define MT6368_STRUP_DIG_ID                  0x981
#define MT6368_STRUP_ANA_REV                 0x982
#define MT6368_STRUP_DIG_REV                 0x983
#define MT6368_STRUP_DBI                     0x984
#define MT6368_STRUP_ESP                     0x985
#define MT6368_STRUP_FPI                     0x986
#define MT6368_STRUP_DXI                     0x987
#define MT6368_STRUP_ANA_CON0                0x988
#define MT6368_STRUP_ANA_CON1                0x989
#define MT6368_STRUP_ANA_CON2                0x98a
#define MT6368_STRUP_ANA_CON3                0x98b
#define MT6368_STRUP_ANA_CON4                0x98c
#define MT6368_STRUP_ANA_CON5                0x98d
#define MT6368_STRUP_ANA_CON6                0x98e
#define MT6368_STRUP_ANA_CON7                0x98f
#define MT6368_STRUP_ELR_NUM                 0x990
#define MT6368_STRUP_ELR_0                   0x991
#define MT6368_STRUP_ELR_1                   0x992
#define MT6368_STRUP_ELR_2                   0x993
#define MT6368_STRUP_ELR_3                   0x994
#define MT6368_STRUP_ELR_4                   0x995
#define MT6368_STRUP_ELR_5                   0x996
#define MT6368_STRUP_ELR_6                   0x997
#define MT6368_STRUP_ELR_7                   0x998
#define MT6368_STRUP_ELR_8                   0x999
#define MT6368_STRUP_ELR_9                   0x99a
#define MT6368_PSEQ_ANA_ID                   0xa00
#define MT6368_PSEQ_DIG_ID                   0xa01
#define MT6368_PSEQ_ANA_REV                  0xa02
#define MT6368_PSEQ_DIG_REV                  0xa03
#define MT6368_PSEQ_DBI                      0xa04
#define MT6368_PSEQ_ESP                      0xa05
#define MT6368_PSEQ_FPI                      0xa06
#define MT6368_PSEQ_DXI                      0xa07
#define MT6368_STRUP_CON9                    0xa08
#define MT6368_STRUP_CON11                   0xa09
#define MT6368_STRUP_CON25                   0xa0a
#define MT6368_PORFLAG                       0xa0b
#define MT6368_STRUP_CON12                   0xa0c
#define MT6368_STRUP_CON1                    0xa0d
#define MT6368_STRUP_CON2                    0xa0e
#define MT6368_STRUP_CON19                   0xa0f
#define MT6368_PPCTST0                       0xa10
#define MT6368_PPCCTL3                       0xa11
#define MT6368_STRUP_CON10                   0xa12
#define MT6368_STRUP_CON3                    0xa13
#define MT6368_STRUP_CON7                    0xa14
#define MT6368_STRUP_CON8                    0xa15
#define MT6368_PSEQ_H2L_EN0                  0xa16
#define MT6368_PSEQ_H2L_EN1                  0xa17
#define MT6368_CPSWKEY                       0xa18
#define MT6368_CPSWKEY_H                     0xa19
#define MT6368_CPSCFG0                       0xa1a
#define MT6368_CPSCFG1                       0xa1b
#define MT6368_CPSDSA0                       0xa1c
#define MT6368_CPSDSA1                       0xa1d
#define MT6368_CPSDSA2                       0xa1e
#define MT6368_CPSDSA3                       0xa1f
#define MT6368_CPSDSA4                       0xa20
#define MT6368_CPSDSA5                       0xa21
#define MT6368_CPSDSA6                       0xa22
#define MT6368_CPSDSA7                       0xa23
#define MT6368_CPSDSA8                       0xa24
#define MT6368_CPSDSA9                       0xa25
#define MT6368_CPSDSA10                      0xa26
#define MT6368_CPSDSA11                      0xa27
#define MT6368_CPSDSA12                      0xa28
#define MT6368_PSEQ_ELR_NUM                  0xa29
#define MT6368_PSEQ_ELR0                     0xa2a
#define MT6368_PSEQ_ELR1                     0xa2b
#define MT6368_PSEQ_ELR4                     0xa2c
#define MT6368_PSEQ_ELR5                     0xa2d
#define MT6368_PSEQ_ELR6                     0xa2e
#define MT6368_PSEQ_ELR7                     0xa2f
#define MT6368_PSEQ_ELR50                    0xa30
#define MT6368_PSEQ_ELR51                    0xa31
#define MT6368_PSEQ_ELR30                    0xa32
#define MT6368_PSEQ_ELR31                    0xa33
#define MT6368_CPSUSA_ELR0                   0xa34
#define MT6368_CPSUSA_ELR1                   0xa35
#define MT6368_CPSUSA_ELR2                   0xa36
#define MT6368_CPSUSA_ELR3                   0xa37
#define MT6368_CPSUSA_ELR4                   0xa38
#define MT6368_CPSUSA_ELR5                   0xa39
#define MT6368_CPSUSA_ELR6                   0xa3a
#define MT6368_CPSUSA_ELR7                   0xa3b
#define MT6368_CPSUSA_ELR8                   0xa3c
#define MT6368_CPSUSA_ELR9                   0xa3d
#define MT6368_CPSUSA_ELR10                  0xa3e
#define MT6368_CPSUSA_ELR11                  0xa3f
#define MT6368_CPSUSA_ELR12                  0xa40
#define MT6368_CPSUSA_ELR13                  0xa41
#define MT6368_VREF_ANA_ID                   0xa80
#define MT6368_VREF_DIG_ID                   0xa81
#define MT6368_VREF_ANA_REV                  0xa82
#define MT6368_VREF_DIG_REV                  0xa83
#define MT6368_VREF_DBI                      0xa84
#define MT6368_VREF_ESP                      0xa85
#define MT6368_VREF_FPI                      0xa86
#define MT6368_VREF_DXI                      0xa87
#define MT6368_PCHR_VREF_ANA_CON0            0xa88
#define MT6368_PCHR_VREF_ANA_CON1            0xa89
#define MT6368_PCHR_VREF_ANA_CON2            0xa8a
#define MT6368_PCHR_VREF_ANA_CON3            0xa8b
#define MT6368_PCHR_VREF_ANA_CON4            0xa8c
#define MT6368_PCHR_VREF_ANA_CON5            0xa8d
#define MT6368_PCHR_VREF_ANA_CON6            0xa8e
#define MT6368_PCHR_VREF_ANA_CON7            0xa8f
#define MT6368_VREF_ELR_NUM                  0xa90
#define MT6368_PCHR_VREF_ELR_0               0xa91
#define MT6368_PCHR_VREF_ELR_1               0xa92
#define MT6368_PCHR_VREF_ELR_2               0xa93
#define MT6368_PCHR_VREF_ELR_3               0xa94
#define MT6368_PCHR_VREF_ELR_4               0xa95
#define MT6368_PCHR_VREF_ELR_5               0xa96
#define MT6368_PCHR_VREF_ELR_6               0xa97
#define MT6368_HK_TOP_ANA_ID                 0xf80
#define MT6368_HK_TOP_DIG_ID                 0xf81
#define MT6368_HK_TOP_ANA_REV                0xf82
#define MT6368_HK_TOP_DIG_REV                0xf83
#define MT6368_HK_TOP_DBI                    0xf84
#define MT6368_HK_TOP_ESP                    0xf85
#define MT6368_HK_TOP_FPI                    0xf86
#define MT6368_HK_TOP_DXI                    0xf87
#define MT6368_HK_TPM0                       0xf88
#define MT6368_HK_TPM1                       0xf89
#define MT6368_HK_TPM2                       0xf8a
#define MT6368_HK_TPM3                       0xf8b
#define MT6368_HK_TOP_CLK_CON0               0xf8c
#define MT6368_HK_TOP_CLK_CON1               0xf8d
#define MT6368_HK_TOP_CLK_CON2               0xf8e
#define MT6368_HK_TOP_CLK_CON3               0xf8f
#define MT6368_HK_TOP_RST_CON0               0xf90
#define MT6368_HK_TOP_RST_CON1               0xf91
#define MT6368_HK_TOP_INT_CON0               0xf92
#define MT6368_HK_TOP_INT_CON0_SET           0xf93
#define MT6368_HK_TOP_INT_CON0_CLR           0xf94
#define MT6368_HK_TOP_INT_CON1               0xf95
#define MT6368_HK_TOP_INT_CON1_SET           0xf96
#define MT6368_HK_TOP_INT_CON1_CLR           0xf97
#define MT6368_HK_TOP_INT_MASK_CON0          0xf98
#define MT6368_HK_TOP_INT_MASK_CON0_SET      0xf99
#define MT6368_HK_TOP_INT_MASK_CON0_CLR      0xf9a
#define MT6368_HK_TOP_INT_MASK_CON1          0xf9b
#define MT6368_HK_TOP_INT_MASK_CON1_SET      0xf9c
#define MT6368_HK_TOP_INT_MASK_CON1_CLR      0xf9d
#define MT6368_HK_TOP_INT_STATUS0            0xf9e
#define MT6368_HK_TOP_INT_STATUS1            0xf9f
#define MT6368_HK_TOP_INT_RAW_STATUS0        0xfa0
#define MT6368_HK_TOP_INT_RAW_STATUS1        0xfa1
#define MT6368_HK_TOP_MON_CON2               0xfa2
#define MT6368_HK_TOP_MON_CON3               0xfa3
#define MT6368_HK_TOP_CHR_CON                0xfa4
#define MT6368_HK_TOP_ANA_CON                0xfa5
#define MT6368_HK_TOP_AUXADC_ANA             0xfa6
#define MT6368_HK_TOP_STRUP_CON0             0xfa7
#define MT6368_HK_TOP_STRUP_CON1             0xfa8
#define MT6368_HK_TOP_LDO_CON                0xfa9
#define MT6368_HK_TOP_LDO_STATUS             0xfaa
#define MT6368_HK_TOP_WKEY_L                 0xfab
#define MT6368_HK_TOP_WKEY_H                 0xfac
#define MT6368_HK_TOP_SDMADC_STATUS0         0xfad
#define MT6368_HK_TOP_SDMADC_STATUS1         0xfae
#define MT6368_HK_TOP_SDMADC_STATUS2         0xfaf
#define MT6368_HK_TOP_SDMADC_STATUS3         0xfb0
#define MT6368_HK_TOP_SDMADC_STATUS4         0xfb1
#define MT6368_HK_TOP_SDMADC_STATUS5         0xfb2
#define MT6368_HK_TOP_SDMADC_STATUS6         0xfb3
#define MT6368_HK_TOP_SDMADC_STATUS7         0xfb4
#define MT6368_HK_TOP_SDMADC_STATUS8         0xfb5
#define MT6368_HK_TOP_SDMADC_STATUS9         0xfb6
#define MT6368_HK_TOP_SDMADC_STATUS10        0xfb7
#define MT6368_HK_TOP_SDMADC_STATUS11        0xfb8
#define MT6368_HK_TOP_SDMADC_STATUS12        0xfb9
#define MT6368_HK_TOP_SDMADC_STATUS13        0xfba
#define MT6368_HK_TOP_SDMADC_STATUS14        0xfbb
#define MT6368_AUXADC_DSN_ANA_ID             0x1000
#define MT6368_AUXADC_DSN_DIG_ID             0x1001
#define MT6368_AUXADC_DSN_ANA_REV            0x1002
#define MT6368_AUXADC_DSN_DIG_REV            0x1003
#define MT6368_AUXADC_DSN_DBI                0x1004
#define MT6368_AUXADC_DSN_ESP                0x1005
#define MT6368_AUXADC_DSN_FPI                0x1006
#define MT6368_AUXADC_DSN_DXI                0x1007
#define MT6368_AUXADC_ANA_CON0               0x1008
#define MT6368_AUXADC_ANA_CON1               0x1009
#define MT6368_AUXADC_ANA_CON2               0x100a
#define MT6368_AUXADC_ANA_CON3               0x100b
#define MT6368_AUXADC_DIG_1_DSN_ANA_ID       0x1080
#define MT6368_AUXADC_DIG_1_DSN_DIG_ID       0x1081
#define MT6368_AUXADC_DIG_1_DSN_ANA_REV      0x1082
#define MT6368_AUXADC_DIG_1_DSN_DIG_REV      0x1083
#define MT6368_AUXADC_DIG_1_DSN_DBI          0x1084
#define MT6368_AUXADC_DIG_1_DSN_ESP          0x1085
#define MT6368_AUXADC_DIG_1_DSN_FPI          0x1086
#define MT6368_AUXADC_DIG_1_DSN_DXI          0x1087
#define MT6368_AUXADC_ADC0_L                 0x1088
#define MT6368_AUXADC_ADC0_H                 0x1089
#define MT6368_AUXADC_ADC1_L                 0x108a
#define MT6368_AUXADC_ADC1_H                 0x108b
#define MT6368_AUXADC_ADC2_L                 0x108c
#define MT6368_AUXADC_ADC2_H                 0x108d
#define MT6368_AUXADC_ADC3_L                 0x108e
#define MT6368_AUXADC_ADC3_H                 0x108f
#define MT6368_AUXADC_ADC4_L                 0x1090
#define MT6368_AUXADC_ADC4_H                 0x1091
#define MT6368_AUXADC_ADC5_L                 0x1092
#define MT6368_AUXADC_ADC5_H                 0x1093
#define MT6368_AUXADC_ADC6_L                 0x1094
#define MT6368_AUXADC_ADC6_H                 0x1095
#define MT6368_AUXADC_ADC7_L                 0x1096
#define MT6368_AUXADC_ADC7_H                 0x1097
#define MT6368_AUXADC_ADC8_L                 0x1098
#define MT6368_AUXADC_ADC8_H                 0x1099
#define MT6368_AUXADC_ADC9_L                 0x109a
#define MT6368_AUXADC_ADC9_H                 0x109b
#define MT6368_AUXADC_ADC10_L                0x109c
#define MT6368_AUXADC_ADC10_H                0x109d
#define MT6368_AUXADC_ADC11_L                0x109e
#define MT6368_AUXADC_ADC11_H                0x109f
#define MT6368_AUXADC_ADC14_L                0x10a0
#define MT6368_AUXADC_ADC14_H                0x10a1
#define MT6368_AUXADC_ADC15_L                0x10a2
#define MT6368_AUXADC_ADC15_H                0x10a3
#define MT6368_AUXADC_ADC16_L                0x10a4
#define MT6368_AUXADC_ADC16_H                0x10a5
#define MT6368_AUXADC_ADC17_L                0x10a6
#define MT6368_AUXADC_ADC17_H                0x10a7
#define MT6368_AUXADC_ADC18_L                0x10a8
#define MT6368_AUXADC_ADC18_H                0x10a9
#define MT6368_AUXADC_ADC19_L                0x10aa
#define MT6368_AUXADC_ADC19_H                0x10ab
#define MT6368_AUXADC_ADC20_L                0x10ac
#define MT6368_AUXADC_ADC20_H                0x10ad
#define MT6368_AUXADC_ADC21_L                0x10ae
#define MT6368_AUXADC_ADC21_H                0x10af
#define MT6368_AUXADC_ADC22_L                0x10b0
#define MT6368_AUXADC_ADC22_H                0x10b1
#define MT6368_AUXADC_ADC23_L                0x10b2
#define MT6368_AUXADC_ADC23_H                0x10b3
#define MT6368_AUXADC_ADC24_L                0x10b4
#define MT6368_AUXADC_ADC24_H                0x10b5
#define MT6368_AUXADC_ADC26_L                0x10b6
#define MT6368_AUXADC_ADC26_H                0x10b7
#define MT6368_AUXADC_ADC27_L                0x10b8
#define MT6368_AUXADC_ADC27_H                0x10b9
#define MT6368_AUXADC_ADC30_L                0x10ba
#define MT6368_AUXADC_ADC30_H                0x10bb
#define MT6368_AUXADC_ADC32_L                0x10bc
#define MT6368_AUXADC_ADC32_H                0x10bd
#define MT6368_AUXADC_ADC33_L                0x10be
#define MT6368_AUXADC_ADC33_H                0x10bf
#define MT6368_AUXADC_ADC34_L                0x10c0
#define MT6368_AUXADC_ADC34_H                0x10c1
#define MT6368_AUXADC_ADC37_L                0x10c2
#define MT6368_AUXADC_ADC37_H                0x10c3
#define MT6368_AUXADC_ADC38_L                0x10c4
#define MT6368_AUXADC_ADC38_H                0x10c5
#define MT6368_AUXADC_ADC39_L                0x10c6
#define MT6368_AUXADC_ADC39_H                0x10c7
#define MT6368_AUXADC_ADC40_L                0x10c8
#define MT6368_AUXADC_ADC40_H                0x10c9
#define MT6368_AUXADC_ADC_NTCT0_L            0x10ca
#define MT6368_AUXADC_ADC_NTCT0_H            0x10cb
#define MT6368_AUXADC_ADC_NTCT1_L            0x10cc
#define MT6368_AUXADC_ADC_NTCT1_H            0x10cd
#define MT6368_AUXADC_ADC_NTCT2_L            0x10ce
#define MT6368_AUXADC_ADC_NTCT2_H            0x10cf
#define MT6368_AUXADC_ADC_NTCT3_L            0x10d0
#define MT6368_AUXADC_ADC_NTCT3_H            0x10d1
#define MT6368_AUXADC_ADC_CH12_L             0x10d2
#define MT6368_AUXADC_ADC_CH12_H             0x10d3
#define MT6368_AUXADC_ADC_EXT0_L             0x10d4
#define MT6368_AUXADC_ADC_EXT0_H             0x10d5
#define MT6368_AUXADC_ADC_EXT1_L             0x10d6
#define MT6368_AUXADC_ADC_EXT1_H             0x10d7
#define MT6368_AUXADC_ADC_CH14_L             0x10d8
#define MT6368_AUXADC_ADC_CH14_H             0x10d9
#define MT6368_AUXADC_ADC41_L                0x10da
#define MT6368_AUXADC_ADC41_H                0x10db
#define MT6368_AUXADC_ADC42_L                0x10dc
#define MT6368_AUXADC_ADC42_H                0x10dd
#define MT6368_AUXADC_ADC43_L                0x10de
#define MT6368_AUXADC_ADC43_H                0x10df
#define MT6368_AUXADC_ADC44_L                0x10e0
#define MT6368_AUXADC_ADC44_H                0x10e1
#define MT6368_AUXADC_ADC46_L                0x10e2
#define MT6368_AUXADC_ADC46_H                0x10e3
#define MT6368_AUXADC_ADC45_L                0x10e4
#define MT6368_AUXADC_ADC45_H                0x10e5
#define MT6368_AUXADC_ADC47_L                0x10e6
#define MT6368_AUXADC_ADC47_H                0x10e7
#define MT6368_AUXADC_ADC48_L                0x10e8
#define MT6368_AUXADC_ADC48_H                0x10e9
#define MT6368_AUXADC_ADC49_L                0x10ea
#define MT6368_AUXADC_ADC49_H                0x10eb
#define MT6368_SDMADC_ADC0_L                 0x10ec
#define MT6368_SDMADC_ADC0_H                 0x10ed
#define MT6368_AUXADC_STA0                   0x10ee
#define MT6368_AUXADC_STA1                   0x10ef
#define MT6368_AUXADC_STA2                   0x10f0
#define MT6368_AUXADC_STA3                   0x10f1
#define MT6368_AUXADC_STA4                   0x10f2
#define MT6368_AUXADC_STA5                   0x10f3
#define MT6368_SDMADC_STA0                   0x10f4
#define MT6368_AUXADC_DIG_2_DSN_ANA_ID       0x1100
#define MT6368_AUXADC_DIG_2_DSN_DIG_ID       0x1101
#define MT6368_AUXADC_DIG_2_DSN_ANA_REV      0x1102
#define MT6368_AUXADC_DIG_2_DSN_DIG_REV      0x1103
#define MT6368_AUXADC_DIG_2_DSN_DBI          0x1104
#define MT6368_AUXADC_DIG_2_DSN_ESP          0x1105
#define MT6368_AUXADC_DIG_2_DSN_FPI          0x1106
#define MT6368_AUXADC_DIG_2_DSN_DXI          0x1107
#define MT6368_AUXADC_RQST0                  0x1108
#define MT6368_AUXADC_RQST1                  0x1109
#define MT6368_SDMADC_TIA_RESERVE2           0x110a
#define MT6368_AUXADC_RQST2                  0x110b
#define MT6368_AUXADC_RQST3                  0x110c
#define MT6368_AUXADC_RQST4                  0x110d
#define MT6368_SDMADC_RQST0                  0x110e
#define MT6368_AUXADC_DIG_3_DSN_ANA_ID       0x1180
#define MT6368_AUXADC_DIG_3_DSN_DIG_ID       0x1181
#define MT6368_AUXADC_DIG_3_DSN_ANA_REV      0x1182
#define MT6368_AUXADC_DIG_3_DSN_DIG_REV      0x1183
#define MT6368_AUXADC_DIG_3_DSN_DBI          0x1184
#define MT6368_AUXADC_DIG_3_DSN_ESP          0x1185
#define MT6368_AUXADC_DIG_3_DSN_FPI          0x1186
#define MT6368_AUXADC_DIG_3_DSN_DXI          0x1187
#define MT6368_AUXADC_CON0                   0x1188
#define MT6368_AUXADC_CON1                   0x1189
#define MT6368_AUXADC_SPL_CON0               0x118a
#define MT6368_AUXADC_SPL_CON1               0x118b
#define MT6368_AUXADC_SPL_CON2               0x118c
#define MT6368_AUXADC_SPL_CON3               0x118d
#define MT6368_AUXADC_SPL_CON4               0x118e
#define MT6368_AUXADC_SPL_CON5               0x118f
#define MT6368_AUXADC_SPL_CON6               0x1190
#define MT6368_AUXADC_SPL_CON7               0x1191
#define MT6368_AUXADC_SPL_CON8               0x1192
#define MT6368_AUXADC_SPL_CON9               0x1193
#define MT6368_AUXADC_SPL_CON10              0x1194
#define MT6368_AUXADC_SPL_CON11              0x1195
#define MT6368_AUXADC_SPL_CON12              0x1196
#define MT6368_AUXADC_SPL_CON13              0x1197
#define MT6368_AUXADC_AVG_CON0               0x1198
#define MT6368_AUXADC_AVG_CON1               0x1199
#define MT6368_AUXADC_AVG_CON2               0x119a
#define MT6368_AUXADC_AVG_CON3               0x119b
#define MT6368_AUXADC_AVG_CON4               0x119c
#define MT6368_AUXADC_AVG_CON5               0x119d
#define MT6368_AUXADC_AVG_CON6               0x119e
#define MT6368_AUXADC_AVG_CON7               0x119f
#define MT6368_AUXADC_AVG_CON8               0x11a0
#define MT6368_AUXADC_AVG_CON9               0x11a1
#define MT6368_AUXADC_TRIM_CON0              0x11a2
#define MT6368_AUXADC_TRIM_CON1              0x11a3
#define MT6368_AUXADC_TRIM_CON2              0x11a4
#define MT6368_AUXADC_TRIM_CON3              0x11a5
#define MT6368_AUXADC_TRIM_CON4              0x11a6
#define MT6368_AUXADC_TRIM_CON5              0x11a7
#define MT6368_AUXADC_TRIM_CON6              0x11a8
#define MT6368_AUXADC_TRIM_CON7              0x11a9
#define MT6368_AUXADC_CON28                  0x11aa
#define MT6368_AUXADC_CON29                  0x11ab
#define MT6368_AUXADC_CON30                  0x11ac
#define MT6368_AUXADC_CON31                  0x11ad
#define MT6368_AUXADC_CON32                  0x11ae
#define MT6368_AUXADC_CON33                  0x11af
#define MT6368_AUXADC_CON34                  0x11b0
#define MT6368_AUXADC_CON35                  0x11b1
#define MT6368_AUXADC_CON36                  0x11b2
#define MT6368_AUXADC_CON37                  0x11b3
#define MT6368_AUXADC_CON38                  0x11b4
#define MT6368_AUXADC_CON39                  0x11b5
#define MT6368_AUXADC_CON40                  0x11b6
#define MT6368_AUXADC_CON41                  0x11b7
#define MT6368_AUXADC_CON42                  0x11b8
#define MT6368_AUXADC_CON43                  0x11b9
#define MT6368_AUXADC_CON44                  0x11ba
#define MT6368_AUXADC_CON45                  0x11bb
#define MT6368_AUXADC_AUTORPT0               0x11bc
#define MT6368_AUXADC_AUTORPT1               0x11bd
#define MT6368_AUXADC_AUTORPT2               0x11be
#define MT6368_AUXADC_ACCDET0                0x11bf
#define MT6368_AUXADC_ACCDET1                0x11c0
#define MT6368_AUXADC_DBG0                   0x11c1
#define MT6368_AUXADC_DBG1                   0x11c2
#define MT6368_AUXADC_DBG2                   0x11c3
#define MT6368_SDMADC_CON0                   0x11c4
#define MT6368_SDMADC_TIA_RESERVE1           0x11c5
#define MT6368_SDMADC_CON1                   0x11c6
#define MT6368_SDMADC_CON2                   0x11c7
#define MT6368_SDMADC_CON3                   0x11c8
#define MT6368_AUXADC_DIG_3_ELR_NUM          0x11c9
#define MT6368_AUXADC_DIG_3_ELR0             0x11ca
#define MT6368_AUXADC_DIG_3_ELR1             0x11cb
#define MT6368_AUXADC_DIG_3_ELR2             0x11cc
#define MT6368_AUXADC_DIG_3_ELR3             0x11cd
#define MT6368_AUXADC_DIG_3_ELR4             0x11ce
#define MT6368_AUXADC_DIG_3_ELR5             0x11cf
#define MT6368_AUXADC_DIG_3_ELR6             0x11d0
#define MT6368_AUXADC_DIG_3_ELR7             0x11d1
#define MT6368_AUXADC_DIG_3_ELR8             0x11d2
#define MT6368_AUXADC_DIG_3_ELR9             0x11d3
#define MT6368_AUXADC_DIG_3_ELR10            0x11d4
#define MT6368_AUXADC_DIG_3_ELR11            0x11d5
#define MT6368_AUXADC_DIG_3_ELR12            0x11d6
#define MT6368_AUXADC_DIG_3_ELR13            0x11d7
#define MT6368_AUXADC_DIG_3_ELR14            0x11d8
#define MT6368_AUXADC_DIG_3_ELR15            0x11d9
#define MT6368_AUXADC_DIG_3_ELR16            0x11da
#define MT6368_AUXADC_DIG_3_ELR17            0x11db
#define MT6368_AUXADC_DIG_3_ELR18            0x11dc
#define MT6368_AUXADC_DIG_3_ELR19            0x11dd
#define MT6368_AUXADC_DIG_3_ELR20            0x11de
#define MT6368_AUXADC_DIG_3_ELR21            0x11df
#define MT6368_AUXADC_DIG_3_ELR22            0x11e0
#define MT6368_AUXADC_DIG_3_ELR23            0x11e1
#define MT6368_AUXADC_DIG_3_ELR36            0x11e2
#define MT6368_AUXADC_DIG_3_ELR38            0x11e3
#define MT6368_AUXADC_DIG_3_ELR39            0x11e4
#define MT6368_AUXADC_DIG_3_ELR40            0x11e5
#define MT6368_AUXADC_DIG_3_ELR42            0x11e6
#define MT6368_AUXADC_DIG_3_ELR43            0x11e7
#define MT6368_AUXADC_DIG_3_ELR44            0x11e8
#define MT6368_AUXADC_DIG_3_ELR45            0x11e9
#define MT6368_AUXADC_DIG_3_ELR54            0x11ea
#define MT6368_AUXADC_DIG_3_ELR55            0x11eb
#define MT6368_AUXADC_DIG_4_DSN_ANA_ID       0x1200
#define MT6368_AUXADC_DIG_4_DSN_DIG_ID       0x1201
#define MT6368_AUXADC_DIG_4_DSN_ANA_REV      0x1202
#define MT6368_AUXADC_DIG_4_DSN_DIG_REV      0x1203
#define MT6368_AUXADC_DIG_4_DSN_DBI          0x1204
#define MT6368_AUXADC_DIG_4_DSN_ESP          0x1205
#define MT6368_AUXADC_DIG_4_DSN_FPI          0x1206
#define MT6368_AUXADC_DIG_4_DSN_DXI          0x1207
#define MT6368_AUXADC_IMP0                   0x1208
#define MT6368_AUXADC_IMP1                   0x1209
#define MT6368_AUXADC_IMP2                   0x120a
#define MT6368_AUXADC_IMP3                   0x120b
#define MT6368_AUXADC_IMP4                   0x120c
#define MT6368_AUXADC_LBAT0                  0x120d
#define MT6368_AUXADC_LBAT1                  0x120e
#define MT6368_AUXADC_LBAT2                  0x120f
#define MT6368_AUXADC_LBAT3                  0x1210
#define MT6368_AUXADC_LBAT4                  0x1211
#define MT6368_AUXADC_LBAT5                  0x1212
#define MT6368_AUXADC_LBAT6                  0x1213
#define MT6368_AUXADC_LBAT7                  0x1214
#define MT6368_AUXADC_LBAT8                  0x1215
#define MT6368_AUXADC_LBAT9                  0x1216
#define MT6368_AUXADC_LBAT10                 0x1217
#define MT6368_AUXADC_LBAT11                 0x1218
#define MT6368_AUXADC_LBAT2_0                0x1219
#define MT6368_AUXADC_LBAT2_1                0x121a
#define MT6368_AUXADC_LBAT2_2                0x121b
#define MT6368_AUXADC_LBAT2_3                0x121c
#define MT6368_AUXADC_LBAT2_4                0x121d
#define MT6368_AUXADC_LBAT2_5                0x121e
#define MT6368_AUXADC_LBAT2_6                0x121f
#define MT6368_AUXADC_LBAT2_7                0x1220
#define MT6368_AUXADC_LBAT2_8                0x1221
#define MT6368_AUXADC_LBAT2_9                0x1222
#define MT6368_AUXADC_LBAT2_10               0x1223
#define MT6368_AUXADC_LBAT2_11               0x1224
#define MT6368_AUXADC_BAT_TEMP_0             0x1225
#define MT6368_AUXADC_BAT_TEMP_1             0x1226
#define MT6368_AUXADC_BAT_TEMP_2             0x1227
#define MT6368_AUXADC_BAT_TEMP_3             0x1228
#define MT6368_AUXADC_BAT_TEMP_4             0x1229
#define MT6368_AUXADC_BAT_TEMP_5             0x122a
#define MT6368_AUXADC_BAT_TEMP_6             0x122b
#define MT6368_AUXADC_BAT_TEMP_7             0x122c
#define MT6368_AUXADC_BAT_TEMP_8             0x122d
#define MT6368_AUXADC_BAT_TEMP_9             0x122e
#define MT6368_AUXADC_BAT_TEMP_10            0x122f
#define MT6368_AUXADC_BAT_TEMP_11            0x1230
#define MT6368_AUXADC_BAT_TEMP_12            0x1231
#define MT6368_AUXADC_THR0                   0x1232
#define MT6368_AUXADC_THR1                   0x1233
#define MT6368_AUXADC_THR2                   0x1234
#define MT6368_AUXADC_THR3                   0x1235
#define MT6368_AUXADC_THR4                   0x1236
#define MT6368_AUXADC_THR5                   0x1237
#define MT6368_AUXADC_THR6                   0x1238
#define MT6368_AUXADC_THR7                   0x1239
#define MT6368_AUXADC_THR8                   0x123a
#define MT6368_AUXADC_THR9                   0x123b
#define MT6368_AUXADC_THR10                  0x123c
#define MT6368_AUXADC_THR11                  0x123d
#define MT6368_AUXADC_MDRT_0                 0x123e
#define MT6368_AUXADC_MDRT_1                 0x123f
#define MT6368_AUXADC_MDRT_2                 0x1240
#define MT6368_AUXADC_MDRT_3                 0x1241
#define MT6368_AUXADC_MDRT_4                 0x1242
#define MT6368_AUXADC_MDRT_5                 0x1243
#define MT6368_AUXADC_DCXO_MDRT_0            0x1244
#define MT6368_AUXADC_DCXO_MDRT_1            0x1245
#define MT6368_AUXADC_DCXO_MDRT_2            0x1246
#define MT6368_AUXADC_NAG_0                  0x1247
#define MT6368_AUXADC_NAG_1                  0x1248
#define MT6368_AUXADC_NAG_2                  0x1249
#define MT6368_AUXADC_NAG_3                  0x124a
#define MT6368_AUXADC_NAG_4                  0x124b
#define MT6368_AUXADC_NAG_5                  0x124c
#define MT6368_AUXADC_NAG_6                  0x124d
#define MT6368_AUXADC_NAG_7                  0x124e
#define MT6368_AUXADC_NAG_8                  0x124f
#define MT6368_AUXADC_NAG_9                  0x1250
#define MT6368_AUXADC_NAG_10                 0x1251
#define MT6368_AUXADC_NAG_11                 0x1252
#define MT6368_AUXADC_NAG_12                 0x1253
#define MT6368_AUXADC_NAG_13                 0x1254
#define MT6368_AUXADC_NAG_14                 0x1255
#define MT6368_AUXADC_NAG_15                 0x1256
#define MT6368_AUXADC_NAG_16                 0x1257
#define MT6368_AUXADC_NAG_17                 0x1258
#define MT6368_AUXADC_NAG_18                 0x1259
#define MT6368_AUXADC_RSV_0                  0x125a
#define MT6368_AUXADC_RSV_1                  0x125b
#define MT6368_AUXADC_SPL_LIST_0             0x125c
#define MT6368_AUXADC_SPL_LIST_1             0x125d
#define MT6368_AUXADC_SPL_LIST_2             0x125e
#define MT6368_AUXADC_SPL_LIST_3             0x125f
#define MT6368_AUXADC_SPL_LIST_4             0x1260
#define MT6368_BUCK_TOP_ANA_ID               0x1400
#define MT6368_BUCK_TOP_DIG_ID               0x1401
#define MT6368_BUCK_TOP_REV0                 0x1402
#define MT6368_BUCK_TOP_REV1                 0x1403
#define MT6368_BUCK_TOP_DBI0                 0x1404
#define MT6368_BUCK_TOP_DBI1                 0x1405
#define MT6368_BUCK_TOP_DXI                  0x1406
#define MT6368_BUCK_TOP_PAM0                 0x1407
#define MT6368_BUCK_TOP_PAM1                 0x1408
#define MT6368_BUCK_TOP_PAM2                 0x1409
#define MT6368_BUCK_TOP_PAM3                 0x140a
#define MT6368_BUCK_TOP_CLK_CON0             0x140b
#define MT6368_BUCK_TOP_CLK_CON0_SET         0x140c
#define MT6368_BUCK_TOP_CLK_CON0_CLR         0x140d
#define MT6368_BUCK_TOP_CLK_HWEN_CON0        0x140e
#define MT6368_BUCK_TOP_CLK_HWEN_CON0_SET    0x140f
#define MT6368_BUCK_TOP_CLK_HWEN_CON0_CLR    0x1410
#define MT6368_BUCK_TOP_INT_CON0             0x1411
#define MT6368_BUCK_TOP_INT_CON0_SET         0x1412
#define MT6368_BUCK_TOP_INT_CON0_CLR         0x1413
#define MT6368_BUCK_TOP_INT_MASK_CON0        0x1414
#define MT6368_BUCK_TOP_INT_MASK_CON0_SET    0x1415
#define MT6368_BUCK_TOP_INT_MASK_CON0_CLR    0x1416
#define MT6368_BUCK_TOP_INT_STATUS0          0x1417
#define MT6368_BUCK_TOP_INT_RAW_STATUS0      0x1418
#define MT6368_BUCK_TOP_VOW_CON              0x1419
#define MT6368_BUCK_TOP_STB_CON0             0x141a
#define MT6368_BUCK_TOP_STB_CON1             0x141b
#define MT6368_BUCK_TOP_VGP2_MINFREQ_CON0    0x141c
#define MT6368_BUCK_TOP_VGP2_MINFREQ_CON1    0x141d
#define MT6368_BUCK_TOP_VPA_MINFREQ_CON0     0x141e
#define MT6368_BUCK_TOP_VPA_MINFREQ_CON1     0x141f
#define MT6368_BUCK_TOP_OC_CON0              0x1420
#define MT6368_BUCK_TOP_KEY_PROT_LO          0x1421
#define MT6368_BUCK_TOP_KEY_PROT_HI          0x1422
#define MT6368_BUCK_TOP_WDTDBG0              0x1423
#define MT6368_BUCK_TOP_WDTDBG1              0x1424
#define MT6368_BUCK_TOP_WDTDBG2              0x1425
#define MT6368_BUCK_TOP_WDTDBG3              0x1426
#define MT6368_BUCK_TOP_WDTDBG4              0x1427
#define MT6368_BUCK_TOP_WDTDBG5              0x1428
#define MT6368_BUCK_TOP_WDTDBG6              0x1429
#define MT6368_BUCK_HW_TRK_CLK_CON           0x142a
#define MT6368_BUCK_HW_TRK0_CON0             0x142b
#define MT6368_BUCK_HW_TRK0_CON1             0x142c
#define MT6368_BUCK_HW_TRK0_CON2             0x142d
#define MT6368_BUCK_HW_TRK0_CON3             0x142e
#define MT6368_BUCK_HW_TRK1_CON0             0x142f
#define MT6368_BUCK_HW_TRK1_CON1             0x1430
#define MT6368_BUCK_HW_TRK1_CON2             0x1431
#define MT6368_BUCK_HW_TRK1_CON3             0x1432
#define MT6368_BUCK_TOP_VLIMIT_CON0          0x1433
#define MT6368_BUCK_TOP_VLIMIT_CON1          0x1434
#define MT6368_BUCK_TOP_OC_SDN_CON0          0x1435
#define MT6368_BUCK_TOP_ELR_NUM              0x1436
#define MT6368_BUCK_TOP_ELR0                 0x1437
#define MT6368_BUCK_TOP_ELR1                 0x1438
#define MT6368_BUCK_VBUCK1_ANA_ID            0x1480
#define MT6368_BUCK_VBUCK1_DIG_ID            0x1481
#define MT6368_BUCK_VBUCK1_REV0              0x1482
#define MT6368_BUCK_VBUCK1_REV1              0x1483
#define MT6368_BUCK_VBUCK1_DBI0              0x1484
#define MT6368_BUCK_VBUCK1_DBI1              0x1485
#define MT6368_BUCK_VBUCK1_DXI               0x1486
#define MT6368_BUCK_VBUCK1_CON1              0x1487
#define MT6368_BUCK_VBUCK1_SLP_CON           0x1488
#define MT6368_BUCK_VBUCK1_DVS_CON           0x1489
#define MT6368_BUCK_VBUCK1_CFG0              0x148a
#define MT6368_BUCK_VBUCK1_CFG1              0x148b
#define MT6368_BUCK_VBUCK1_VOSEL_CON0        0x148c
#define MT6368_BUCK_VBUCK1_OP_EN_0           0x148d
#define MT6368_BUCK_VBUCK1_OP_EN_1           0x148e
#define MT6368_BUCK_VBUCK1_OP_EN_2           0x148f
#define MT6368_BUCK_VBUCK1_OP_CFG_0          0x1490
#define MT6368_BUCK_VBUCK1_OP_CFG_1          0x1491
#define MT6368_BUCK_VBUCK1_OP_CFG_2          0x1492
#define MT6368_BUCK_VBUCK1_OP_MODE_0         0x1493
#define MT6368_BUCK_VBUCK1_OP_MODE_1         0x1494
#define MT6368_BUCK_VBUCK1_OP_MODE_2         0x1495
#define MT6368_BUCK_VBUCK1_DBG0              0x1496
#define MT6368_BUCK_VBUCK1_DBG1              0x1497
#define MT6368_BUCK_VBUCK1_DBG2              0x1498
#define MT6368_BUCK_VBUCK1_DBG3              0x1499
#define MT6368_BUCK_VBUCK1_STALL_TRACK0      0x149a
#define MT6368_BUCK_VBUCK2_ANA_ID            0x1500
#define MT6368_BUCK_VBUCK2_DIG_ID            0x1501
#define MT6368_BUCK_VBUCK2_REV0              0x1502
#define MT6368_BUCK_VBUCK2_REV1              0x1503
#define MT6368_BUCK_VBUCK2_DBI0              0x1504
#define MT6368_BUCK_VBUCK2_DBI1              0x1505
#define MT6368_BUCK_VBUCK2_DXI               0x1506
#define MT6368_BUCK_VBUCK2_CON1              0x1507
#define MT6368_BUCK_VBUCK2_SLP_CON           0x1508
#define MT6368_BUCK_VBUCK2_DVS_CON           0x1509
#define MT6368_BUCK_VBUCK2_CFG0              0x150a
#define MT6368_BUCK_VBUCK2_CFG1              0x150b
#define MT6368_BUCK_VBUCK2_VOSEL_CON0        0x150c
#define MT6368_BUCK_VBUCK2_OP_EN_0           0x150d
#define MT6368_BUCK_VBUCK2_OP_EN_1           0x150e
#define MT6368_BUCK_VBUCK2_OP_EN_2           0x150f
#define MT6368_BUCK_VBUCK2_OP_CFG_0          0x1510
#define MT6368_BUCK_VBUCK2_OP_CFG_1          0x1511
#define MT6368_BUCK_VBUCK2_OP_CFG_2          0x1512
#define MT6368_BUCK_VBUCK2_OP_MODE_0         0x1513
#define MT6368_BUCK_VBUCK2_OP_MODE_1         0x1514
#define MT6368_BUCK_VBUCK2_OP_MODE_2         0x1515
#define MT6368_BUCK_VBUCK2_DBG0              0x1516
#define MT6368_BUCK_VBUCK2_DBG1              0x1517
#define MT6368_BUCK_VBUCK2_DBG2              0x1518
#define MT6368_BUCK_VBUCK2_DBG3              0x1519
#define MT6368_BUCK_VBUCK2_STALL_TRACK0      0x151a
#define MT6368_BUCK_VBUCK3_ANA_ID            0x1580
#define MT6368_BUCK_VBUCK3_DIG_ID            0x1581
#define MT6368_BUCK_VBUCK3_REV0              0x1582
#define MT6368_BUCK_VBUCK3_REV1              0x1583
#define MT6368_BUCK_VBUCK3_DBI0              0x1584
#define MT6368_BUCK_VBUCK3_DBI1              0x1585
#define MT6368_BUCK_VBUCK3_DXI               0x1586
#define MT6368_BUCK_VBUCK3_CON1              0x1587
#define MT6368_BUCK_VBUCK3_SLP_CON           0x1588
#define MT6368_BUCK_VBUCK3_DVS_CON           0x1589
#define MT6368_BUCK_VBUCK3_CFG0              0x158a
#define MT6368_BUCK_VBUCK3_CFG1              0x158b
#define MT6368_BUCK_VBUCK3_VOSEL_CON0        0x158c
#define MT6368_BUCK_VBUCK3_OP_EN_0           0x158d
#define MT6368_BUCK_VBUCK3_OP_EN_1           0x158e
#define MT6368_BUCK_VBUCK3_OP_EN_2           0x158f
#define MT6368_BUCK_VBUCK3_OP_CFG_0          0x1590
#define MT6368_BUCK_VBUCK3_OP_CFG_1          0x1591
#define MT6368_BUCK_VBUCK3_OP_CFG_2          0x1592
#define MT6368_BUCK_VBUCK3_OP_MODE_0         0x1593
#define MT6368_BUCK_VBUCK3_OP_MODE_1         0x1594
#define MT6368_BUCK_VBUCK3_OP_MODE_2         0x1595
#define MT6368_BUCK_VBUCK3_DBG0              0x1596
#define MT6368_BUCK_VBUCK3_DBG1              0x1597
#define MT6368_BUCK_VBUCK3_DBG2              0x1598
#define MT6368_BUCK_VBUCK3_DBG3              0x1599
#define MT6368_BUCK_VBUCK4_ANA_ID            0x1600
#define MT6368_BUCK_VBUCK4_DIG_ID            0x1601
#define MT6368_BUCK_VBUCK4_REV0              0x1602
#define MT6368_BUCK_VBUCK4_REV1              0x1603
#define MT6368_BUCK_VBUCK4_DBI0              0x1604
#define MT6368_BUCK_VBUCK4_DBI1              0x1605
#define MT6368_BUCK_VBUCK4_DXI               0x1606
#define MT6368_BUCK_VBUCK4_CON1              0x1607
#define MT6368_BUCK_VBUCK4_SLP_CON           0x1608
#define MT6368_BUCK_VBUCK4_DVS_CON           0x1609
#define MT6368_BUCK_VBUCK4_CFG0              0x160a
#define MT6368_BUCK_VBUCK4_CFG1              0x160b
#define MT6368_BUCK_VBUCK4_VOSEL_CON0        0x160c
#define MT6368_BUCK_VBUCK4_OP_EN_0           0x160d
#define MT6368_BUCK_VBUCK4_OP_EN_1           0x160e
#define MT6368_BUCK_VBUCK4_OP_EN_2           0x160f
#define MT6368_BUCK_VBUCK4_OP_CFG_0          0x1610
#define MT6368_BUCK_VBUCK4_OP_CFG_1          0x1611
#define MT6368_BUCK_VBUCK4_OP_CFG_2          0x1612
#define MT6368_BUCK_VBUCK4_OP_MODE_0         0x1613
#define MT6368_BUCK_VBUCK4_OP_MODE_1         0x1614
#define MT6368_BUCK_VBUCK4_OP_MODE_2         0x1615
#define MT6368_BUCK_VBUCK4_DBG0              0x1616
#define MT6368_BUCK_VBUCK4_DBG1              0x1617
#define MT6368_BUCK_VBUCK4_DBG2              0x1618
#define MT6368_BUCK_VBUCK4_DBG3              0x1619
#define MT6368_BUCK_VBUCK4_STALL_TRACK0      0x161a
#define MT6368_BUCK_VBUCK5_ANA_ID            0x1680
#define MT6368_BUCK_VBUCK5_DIG_ID            0x1681
#define MT6368_BUCK_VBUCK5_REV0              0x1682
#define MT6368_BUCK_VBUCK5_REV1              0x1683
#define MT6368_BUCK_VBUCK5_DBI0              0x1684
#define MT6368_BUCK_VBUCK5_DBI1              0x1685
#define MT6368_BUCK_VBUCK5_DXI               0x1686
#define MT6368_BUCK_VBUCK5_CON1              0x1687
#define MT6368_BUCK_VBUCK5_SLP_CON           0x1688
#define MT6368_BUCK_VBUCK5_DVS_CON           0x1689
#define MT6368_BUCK_VBUCK5_CFG0              0x168a
#define MT6368_BUCK_VBUCK5_CFG1              0x168b
#define MT6368_BUCK_VBUCK5_VOSEL_CON0        0x168c
#define MT6368_BUCK_VBUCK5_OP_EN_0           0x168d
#define MT6368_BUCK_VBUCK5_OP_EN_1           0x168e
#define MT6368_BUCK_VBUCK5_OP_EN_2           0x168f
#define MT6368_BUCK_VBUCK5_OP_CFG_0          0x1690
#define MT6368_BUCK_VBUCK5_OP_CFG_1          0x1691
#define MT6368_BUCK_VBUCK5_OP_CFG_2          0x1692
#define MT6368_BUCK_VBUCK5_OP_MODE_0         0x1693
#define MT6368_BUCK_VBUCK5_OP_MODE_1         0x1694
#define MT6368_BUCK_VBUCK5_OP_MODE_2         0x1695
#define MT6368_BUCK_VBUCK5_DBG0              0x1696
#define MT6368_BUCK_VBUCK5_DBG1              0x1697
#define MT6368_BUCK_VBUCK5_DBG2              0x1698
#define MT6368_BUCK_VBUCK5_DBG3              0x1699
#define MT6368_BUCK_VBUCK6_ANA_ID            0x1700
#define MT6368_BUCK_VBUCK6_DIG_ID            0x1701
#define MT6368_BUCK_VBUCK6_REV0              0x1702
#define MT6368_BUCK_VBUCK6_REV1              0x1703
#define MT6368_BUCK_VBUCK6_DBI0              0x1704
#define MT6368_BUCK_VBUCK6_DBI1              0x1705
#define MT6368_BUCK_VBUCK6_DXI               0x1706
#define MT6368_BUCK_VBUCK6_CON1              0x1707
#define MT6368_BUCK_VBUCK6_SLP_CON           0x1708
#define MT6368_BUCK_VBUCK6_DVS_CON           0x1709
#define MT6368_BUCK_VBUCK6_CFG0              0x170a
#define MT6368_BUCK_VBUCK6_CFG1              0x170b
#define MT6368_BUCK_VBUCK6_VOSEL_CON0        0x170c
#define MT6368_BUCK_VBUCK6_OP_EN_0           0x170d
#define MT6368_BUCK_VBUCK6_OP_EN_1           0x170e
#define MT6368_BUCK_VBUCK6_OP_EN_2           0x170f
#define MT6368_BUCK_VBUCK6_OP_CFG_0          0x1710
#define MT6368_BUCK_VBUCK6_OP_CFG_1          0x1711
#define MT6368_BUCK_VBUCK6_OP_CFG_2          0x1712
#define MT6368_BUCK_VBUCK6_OP_MODE_0         0x1713
#define MT6368_BUCK_VBUCK6_OP_MODE_1         0x1714
#define MT6368_BUCK_VBUCK6_OP_MODE_2         0x1715
#define MT6368_BUCK_VBUCK6_DBG0              0x1716
#define MT6368_BUCK_VBUCK6_DBG1              0x1717
#define MT6368_BUCK_VBUCK6_DBG2              0x1718
#define MT6368_BUCK_VBUCK6_DBG3              0x1719
#define MT6368_BUCK_VPA_ANA_ID               0x1780
#define MT6368_BUCK_VPA_DIG_ID               0x1781
#define MT6368_BUCK_VPA_DSN_REV0             0x1782
#define MT6368_BUCK_VPA_DSN_REV1             0x1783
#define MT6368_BUCK_VPA_DSN_DBI0             0x1784
#define MT6368_BUCK_VPA_DSN_DBI1             0x1785
#define MT6368_BUCK_VPA_DSN_DXI              0x1786
#define MT6368_BUCK_VPA_CFG0                 0x1787
#define MT6368_BUCK_VPA_CFG1                 0x1788
#define MT6368_BUCK_VPA_CFG2                 0x1789
#define MT6368_BUCK_VPA_CFG3                 0x178a
#define MT6368_BUCK_VPA_DBG0                 0x178b
#define MT6368_BUCK_VPA_DBG1                 0x178c
#define MT6368_BUCK_VPA_DBG2                 0x178d
#define MT6368_BUCK_VPA_DBG3                 0x178e
#define MT6368_BUCK_VPA_MSFG_CON0            0x178f
#define MT6368_BUCK_VPA_MSFG_CON1            0x1790
#define MT6368_BUCK_VPA_MSFG_CON2            0x1791
#define MT6368_BUCK_VPA_MSFG_RRATE0          0x1792
#define MT6368_BUCK_VPA_MSFG_RRATE1          0x1793
#define MT6368_BUCK_VPA_MSFG_RRATE2          0x1794
#define MT6368_BUCK_VPA_MSFG_RRATE3          0x1795
#define MT6368_BUCK_VPA_MSFG_RRATE4          0x1796
#define MT6368_BUCK_VPA_MSFG_RRATE5          0x1797
#define MT6368_BUCK_VPA_MSFG_RTHD0           0x1798
#define MT6368_BUCK_VPA_MSFG_RTHD1           0x1799
#define MT6368_BUCK_VPA_MSFG_RTHD2           0x179a
#define MT6368_BUCK_VPA_MSFG_RTHD3           0x179b
#define MT6368_BUCK_VPA_MSFG_RTHD4           0x179c
#define MT6368_BUCK_VPA_MSFG_FRATE0          0x179d
#define MT6368_BUCK_VPA_MSFG_FRATE1          0x179e
#define MT6368_BUCK_VPA_MSFG_FRATE2          0x179f
#define MT6368_BUCK_VPA_MSFG_FRATE3          0x17a0
#define MT6368_BUCK_VPA_MSFG_FRATE4          0x17a1
#define MT6368_BUCK_VPA_MSFG_FRATE5          0x17a2
#define MT6368_BUCK_VPA_MSFG_FTHD0           0x17a3
#define MT6368_BUCK_VPA_MSFG_FTHD1           0x17a4
#define MT6368_BUCK_VPA_MSFG_FTHD2           0x17a5
#define MT6368_BUCK_VPA_MSFG_FTHD3           0x17a6
#define MT6368_BUCK_VPA_MSFG_FTHD4           0x17a7
#define MT6368_BUCK_ANA0_ANA_ID              0x1800
#define MT6368_BUCK_ANA0_DIG_ID              0x1801
#define MT6368_BUCK_ANA0_ANA_REV             0x1802
#define MT6368_BUCK_ANA0_DIG_REV             0x1803
#define MT6368_BUCK_ANA0_DBI                 0x1804
#define MT6368_BUCK_ANA0_ESP                 0x1805
#define MT6368_BUCK_ANA0_FPI                 0x1806
#define MT6368_BUCK_ANA0_DXI                 0x1807
#define MT6368_SMPS_ANA_CON0                 0x1808
#define MT6368_BUCK_TOP_4PHASE_1_ANA_CON0    0x1809
#define MT6368_BUCK_TOP_4PHASE_1_ANA_CON1    0x180a
#define MT6368_BUCK_TOP_4PHASE_1_ANA_CON2    0x180b
#define MT6368_BUCK_TOP_4PHASE_1_ANA_CON3    0x180c
#define MT6368_BUCK_TOP_4PHASE_1_ANA_CON4    0x180d
#define MT6368_BUCK_TOP_4PHASE_1_ANA_CON5    0x180e
#define MT6368_BUCK_TOP_4PHASE_1_ANA_CON6    0x180f
#define MT6368_BUCK_TOP_4PHASE_1_ANA_CON7    0x1810
#define MT6368_BUCK_TOP_4PHASE_1_ANA_CON8    0x1811
#define MT6368_BUCK_TOP_4PHASE_1_ANA_CON9    0x1812
#define MT6368_BUCK_TOP_4PHASE_1_ANA_CON10   0x1813
#define MT6368_BUCK_TOP_4PHASE_1_ANA_CON11   0x1814
#define MT6368_BUCK_TOP_4PHASE_1_ANA_CON12   0x1815
#define MT6368_BUCK_TOP_4PHASE_1_ANA_CON13   0x1816
#define MT6368_BUCK_TOP_4PHASE_1_ANA_CON14   0x1817
#define MT6368_BUCK_TOP_4PHASE_1_ANA_CON15   0x1818
#define MT6368_BUCK_TOP_4PHASE_1_ANA_CON16   0x1819
#define MT6368_BUCK_TOP_4PHASE_1_ANA_CON17   0x181a
#define MT6368_BUCK_TOP_4PHASE_1_ANA_CON18   0x181b
#define MT6368_BUCK_TOP_4PHASE_1_ANA_CON19   0x181c
#define MT6368_BUCK_TOP_4PHASE_1_ANA_CON20   0x181d
#define MT6368_BUCK_TOP_4PHASE_1_ANA_CON21   0x181e
#define MT6368_BUCK_TOP_4PHASE_1_ANA_CON22   0x181f
#define MT6368_BUCK_TOP_4PHASE_1_ANA_CON23   0x1820
#define MT6368_BUCK_TOP_4PHASE_1_ANA_CON24   0x1821
#define MT6368_BUCK_TOP_4PHASE_1_ANA_CON25   0x1822
#define MT6368_BUCK_TOP_4PHASE_1_ANA_CON26   0x1823
#define MT6368_BUCK_TOP_4PHASE_1_ANA_CON27   0x1824
#define MT6368_BUCK_TOP_4PHASE_1_ANA_CON28   0x1825
#define MT6368_BUCK_TOP_4PHASE_1_ANA_CON29   0x1826
#define MT6368_BUCK_TOP_4PHASE_1_ANA_CON30   0x1827
#define MT6368_BUCK_TOP_4PHASE_1_ANA_CON31   0x1828
#define MT6368_BUCK_TOP_4PHASE_1_ANA_CON32   0x1829
#define MT6368_BUCK_TOP_4PHASE_1_ANA_CON33   0x182a
#define MT6368_BUCK_TOP_4PHASE_1_ANA_CON34   0x182b
#define MT6368_BUCK_TOP_4PHASE_1_ANA_CON35   0x182c
#define MT6368_BUCK_TOP_4PHASE_1_ANA_CON36   0x182d
#define MT6368_BUCK_TOP_4PHASE_1_ANA_CON37   0x182e
#define MT6368_BUCK_TOP_4PHASE_1_ANA_CON38   0x182f
#define MT6368_BUCK_TOP_4PHASE_1_ANA_CON39   0x1830
#define MT6368_BUCK_TOP_4PHASE_1_ANA_CON40   0x1831
#define MT6368_BUCK_TOP_4PHASE_1_ANA_CON41   0x1832
#define MT6368_BUCK_TOP_4PHASE_1_ANA_CON42   0x1833
#define MT6368_BUCK_TOP_4PHASE_1_ANA_CON43   0x1834
#define MT6368_BUCK_TOP_4PHASE_1_ANA_CON44   0x1835
#define MT6368_BUCK_TOP_4PHASE_1_ANA_CON45   0x1836
#define MT6368_BUCK_TOP_4PHASE_1_ANA_CON46   0x1837
#define MT6368_BUCK_TOP_4PHASE_1_ANA_CON47   0x1838
#define MT6368_BUCK_TOP_4PHASE_1_ANA_CON48   0x1839
#define MT6368_BUCK_TOP_4PHASE_1_ANA_CON49   0x183a
#define MT6368_BUCK_TOP_4PHASE_1_ANA_CON50   0x183b
#define MT6368_BUCK_TOP_4PHASE_1_ANA_CON51   0x183c
#define MT6368_BUCK_TOP_4PHASE_1_ANA_CON52   0x183d
#define MT6368_BUCK_TOP_4PHASE_1_ANA_CON53   0x183e
#define MT6368_BUCK_TOP_4PHASE_1_ANA_CON54   0x183f
#define MT6368_BUCK_TOP_4PHASE_1_ANA_CON55   0x1840
#define MT6368_BUCK_ANA0_ELR_NUM             0x1841
#define MT6368_SMPS_ELR_0                    0x1842
#define MT6368_SMPS_ELR_1                    0x1843
#define MT6368_SMPS_ELR_2                    0x1844
#define MT6368_SMPS_ELR_3                    0x1845
#define MT6368_SMPS_ELR_4                    0x1846
#define MT6368_SMPS_ELR_5                    0x1847
#define MT6368_SMPS_ELR_6                    0x1848
#define MT6368_SMPS_ELR_7                    0x1849
#define MT6368_SMPS_ELR_8                    0x184a
#define MT6368_SMPS_ELR_9                    0x184b
#define MT6368_SMPS_ELR_10                   0x184c
#define MT6368_SMPS_ELR_11                   0x184d
#define MT6368_SMPS_ELR_12                   0x184e
#define MT6368_SMPS_ELR_13                   0x184f
#define MT6368_SMPS_ELR_14                   0x1850
#define MT6368_SMPS_ELR_15                   0x1851
#define MT6368_SMPS_ELR_16                   0x1852
#define MT6368_SMPS_ELR_17                   0x1853
#define MT6368_SMPS_ELR_18                   0x1854
#define MT6368_SMPS_ELR_19                   0x1855
#define MT6368_SMPS_ELR_20                   0x1856
#define MT6368_SMPS_ELR_21                   0x1857
#define MT6368_SMPS_ELR_22                   0x1858
#define MT6368_SMPS_ELR_23                   0x1859
#define MT6368_SMPS_ELR_24                   0x185a
#define MT6368_SMPS_ELR_25                   0x185b
#define MT6368_SMPS_ELR_26                   0x185c
#define MT6368_SMPS_ELR_27                   0x185d
#define MT6368_SMPS_ELR_28                   0x185e
#define MT6368_SMPS_ELR_29                   0x185f
#define MT6368_SMPS_ELR_30                   0x1860
#define MT6368_SMPS_ELR_31                   0x1861
#define MT6368_SMPS_ELR_32                   0x1862
#define MT6368_SMPS_ELR_33                   0x1863
#define MT6368_SMPS_ELR_34                   0x1864
#define MT6368_SMPS_ELR_35                   0x1865
#define MT6368_SMPS_ELR_36                   0x1866
#define MT6368_SMPS_ELR_37                   0x1867
#define MT6368_SMPS_ELR_38                   0x1868
#define MT6368_SMPS_ELR_39                   0x1869
#define MT6368_BUCK_ANA1_ANA_ID              0x1880
#define MT6368_BUCK_ANA1_DIG_ID              0x1881
#define MT6368_BUCK_ANA1_ANA_REV             0x1882
#define MT6368_BUCK_ANA1_DIG_REV             0x1883
#define MT6368_BUCK_ANA1_DBI                 0x1884
#define MT6368_BUCK_ANA1_ESP                 0x1885
#define MT6368_BUCK_ANA1_FPI                 0x1886
#define MT6368_BUCK_ANA1_DXI                 0x1887
#define MT6368_BUCK5_ANA_CON0                0x1888
#define MT6368_BUCK5_ANA_CON1                0x1889
#define MT6368_BUCK5_ANA_CON2                0x188a
#define MT6368_BUCK5_ANA_CON3                0x188b
#define MT6368_BUCK5_ANA_CON4                0x188c
#define MT6368_BUCK5_ANA_CON5                0x188d
#define MT6368_BUCK5_ANA_CON6                0x188e
#define MT6368_BUCK5_ANA_CON7                0x188f
#define MT6368_BUCK5_ANA_CON8                0x1890
#define MT6368_BUCK5_ANA_CON9                0x1891
#define MT6368_BUCK5_ANA_CON10               0x1892
#define MT6368_BUCK5_ANA_CON11               0x1893
#define MT6368_BUCK5_ANA_CON12               0x1894
#define MT6368_BUCK5_ANA_CON13               0x1895
#define MT6368_BUCK5_ANA_CON14               0x1896
#define MT6368_BUCK6_ANA_CON0                0x1897
#define MT6368_BUCK6_ANA_CON1                0x1898
#define MT6368_BUCK6_ANA_CON2                0x1899
#define MT6368_BUCK6_ANA_CON3                0x189a
#define MT6368_BUCK6_ANA_CON4                0x189b
#define MT6368_BUCK6_ANA_CON5                0x189c
#define MT6368_BUCK6_ANA_CON6                0x189d
#define MT6368_BUCK6_ANA_CON7                0x189e
#define MT6368_BUCK6_ANA_CON8                0x189f
#define MT6368_BUCK6_ANA_CON9                0x18a0
#define MT6368_BUCK6_ANA_CON10               0x18a1
#define MT6368_BUCK6_ANA_CON11               0x18a2
#define MT6368_BUCK6_ANA_CON12               0x18a3
#define MT6368_BUCK6_ANA_CON13               0x18a4
#define MT6368_BUCK6_ANA_CON14               0x18a5
#define MT6368_VPA_ANA_CON0                  0x18a6
#define MT6368_VPA_ANA_CON1                  0x18a7
#define MT6368_VPA_ANA_CON2                  0x18a8
#define MT6368_VPA_ANA_CON3                  0x18a9
#define MT6368_VPA_ANA_CON4                  0x18aa
#define MT6368_VPA_ANA_CON5                  0x18ab
#define MT6368_VPA_ANA_CON6                  0x18ac
#define MT6368_VPA_ANA_CON7                  0x18ad
#define MT6368_VPA_ANA_CON8                  0x18ae
#define MT6368_VPA_ANA_CON9                  0x18af
#define MT6368_VPA_ANA_CON10                 0x18b0
#define MT6368_VPA_ANA_CON11                 0x18b1
#define MT6368_VPA_ANA_CON12                 0x18b2
#define MT6368_VPA_ANA_CON13                 0x18b3
#define MT6368_BUCK_ANA1_ELR_NUM             0x18b4
#define MT6368_BUCK5_ELR_0                   0x18b5
#define MT6368_BUCK5_ELR_1                   0x18b6
#define MT6368_BUCK5_ELR_2                   0x18b7
#define MT6368_BUCK5_ELR_3                   0x18b8
#define MT6368_BUCK5_ELR_4                   0x18b9
#define MT6368_BUCK5_ELR_5                   0x18ba
#define MT6368_BUCK5_ELR_6                   0x18bb
#define MT6368_BUCK5_ELR_7                   0x18bc
#define MT6368_BUCK5_ELR_8                   0x18bd
#define MT6368_BUCK5_ELR_9                   0x18be
#define MT6368_BUCK5_ELR_10                  0x18bf
#define MT6368_BUCK5_ELR_11                  0x18c0
#define MT6368_BUCK5_ELR_12                  0x18c1
#define MT6368_BUCK5_ELR_13                  0x18c2
#define MT6368_BUCK5_ELR_14                  0x18c3
#define MT6368_BUCK5_ELR_15                  0x18c4
#define MT6368_BUCK5_ELR_16                  0x18c5
#define MT6368_BUCK5_ELR_17                  0x18c6
#define MT6368_LDO_TOP_ANA_ID                0x1b00
#define MT6368_LDO_TOP_DIG_ID                0x1b01
#define MT6368_LDO_TOP_ANA_REV               0x1b02
#define MT6368_LDO_TOP_DIG_REV               0x1b03
#define MT6368_LDO_TOP_DBI                   0x1b04
#define MT6368_LDO_TOP_ESP                   0x1b05
#define MT6368_LDO_TOP_FPI                   0x1b06
#define MT6368_LDO_TOP_DXI                   0x1b07
#define MT6368_LDO_TPM0                      0x1b08
#define MT6368_LDO_TPM0_H                    0x1b09
#define MT6368_LDO_TPM1                      0x1b0a
#define MT6368_LDO_TPM1_H                    0x1b0b
#define MT6368_LDO_TOP_CKPDN_CON0            0x1b0c
#define MT6368_TOP_TOP_CKHWEN_CON0           0x1b0d
#define MT6368_LDO_TOP_CLK_DCM_CON0          0x1b0e
#define MT6368_LDO_TOP_26M_CLK_DCM_CON0      0x1b0f
#define MT6368_LDO_TOP_26M_CLK_DCM_CON1      0x1b10
#define MT6368_LDO_TOP_26M_CLK_DCM_CON2      0x1b11
#define MT6368_LDO_TOP_INT_CON0              0x1b12
#define MT6368_LDO_TOP_INT_CON0_SET          0x1b13
#define MT6368_LDO_TOP_INT_CON0_CLR          0x1b14
#define MT6368_LDO_TOP_INT_CON1              0x1b15
#define MT6368_LDO_TOP_INT_CON1_SET          0x1b16
#define MT6368_LDO_TOP_INT_CON1_CLR          0x1b17
#define MT6368_LDO_TOP_INT_CON2              0x1b18
#define MT6368_LDO_TOP_INT_CON2_SET          0x1b19
#define MT6368_LDO_TOP_INT_CON2_CLR          0x1b1a
#define MT6368_LDO_TOP_INT_MASK_CON0         0x1b1b
#define MT6368_LDO_TOP_INT_MASK_CON0_SET     0x1b1c
#define MT6368_LDO_TOP_INT_MASK_CON0_CLR     0x1b1d
#define MT6368_LDO_TOP_INT_MASK_CON1         0x1b1e
#define MT6368_LDO_TOP_INT_MASK_CON1_SET     0x1b1f
#define MT6368_LDO_TOP_INT_MASK_CON1_CLR     0x1b20
#define MT6368_LDO_TOP_INT_MASK_CON2         0x1b21
#define MT6368_LDO_TOP_INT_MASK_CON2_SET     0x1b22
#define MT6368_LDO_TOP_INT_MASK_CON2_CLR     0x1b23
#define MT6368_LDO_TOP_INT_STATUS0           0x1b24
#define MT6368_LDO_TOP_INT_STATUS1           0x1b25
#define MT6368_LDO_TOP_INT_STATUS2           0x1b26
#define MT6368_LDO_TOP_INT_RAW_STATUS0       0x1b27
#define MT6368_LDO_TOP_INT_RAW_STATUS1       0x1b28
#define MT6368_LDO_TOP_INT_RAW_STATUS2       0x1b29
#define MT6368_LDO_TEST_CON0                 0x1b2a
#define MT6368_LDO_TEST_CON1                 0x1b2b
#define MT6368_LDO_TOP_CON0                  0x1b2c
#define MT6368_LDO_TOP_CON1                  0x1b2d
#define MT6368_LDO_TOP_CON2                  0x1b2e
#define MT6368_VAUX18_ACK                    0x1b2f
#define MT6368_TOP_RSV_CON                   0x1b30
#define MT6368_LDO_HW_LP_CON_RSV             0x1b31
#define MT6368_LDO_VMDDR_TRAP_MON0           0x1b32
#define MT6368_LDO_VMDDR_TRAP_MON1           0x1b33
#define MT6368_LDO_VMDDQ_TRAP_MON0           0x1b34
#define MT6368_LDO_VMDDQ_TRAP_MON1           0x1b35
#define MT6368_LDO_TOP_ELR_NUM               0x1b36
#define MT6368_LDO_STB_ELR0                  0x1b37
#define MT6368_LDO_VM_TRAPPING_ELR_0         0x1b38
#define MT6368_LDO_VM_TRAPPING_ELR_1         0x1b39
#define MT6368_LDO_VM_TRAPPING_ELR_2         0x1b3a
#define MT6368_LDO_VM_TRAPPING_ELR_3         0x1b3b
#define MT6368_LDO_VM_TRAPPING_ELR_4         0x1b3c
#define MT6368_LDO_VM_TRAPPING_ELR_5         0x1b3d
#define MT6368_LDO_VM_TRAPPING_ELR_6         0x1b3e
#define MT6368_LDO_GNR0_ANA_ID               0x1b80
#define MT6368_LDO_GNR0_DIG_ID               0x1b81
#define MT6368_LDO_GNR0_ANA_REV              0x1b82
#define MT6368_LDO_GNR0_DIG_REV              0x1b83
#define MT6368_LDO_GNR0_DSN_DBI              0x1b84
#define MT6368_LDO_GNR0_DSN_ESP              0x1b85
#define MT6368_LDO_GNR0_DSN_DXI              0x1b86
#define MT6368_LDO_VSIM1_CON0                0x1b87
#define MT6368_LDO_VSIM1_CON1                0x1b88
#define MT6368_LDO_VSIM1_CON2                0x1b89
#define MT6368_LDO_VSIM1_TEST_CON0           0x1b8a
#define MT6368_LDO_VSIM1_MON                 0x1b8b
#define MT6368_LDO_VSIM1_OP_EN0              0x1b8c
#define MT6368_LDO_VSIM1_OP_EN1              0x1b8d
#define MT6368_LDO_VSIM1_OP_EN2              0x1b8e
#define MT6368_LDO_VSIM1_OP_CFG0             0x1b8f
#define MT6368_LDO_VSIM1_OP_CFG1             0x1b90
#define MT6368_LDO_VSIM1_OP_CFG2             0x1b91
#define MT6368_LDO_VSIM1_OP_MODE0            0x1b92
#define MT6368_LDO_VSIM1_OP_MODE1            0x1b93
#define MT6368_LDO_VSIM1_OP_MODE2            0x1b94
#define MT6368_LDO_VSIM1_EINT                0x1b95
#define MT6368_LDO_VSIM2_CON0                0x1b96
#define MT6368_LDO_VSIM2_CON1                0x1b97
#define MT6368_LDO_VSIM2_CON2                0x1b98
#define MT6368_LDO_VSIM2_TEST_CON0           0x1b99
#define MT6368_LDO_VSIM2_MON                 0x1b9a
#define MT6368_LDO_VSIM2_OP_EN0              0x1b9b
#define MT6368_LDO_VSIM2_OP_EN1              0x1b9c
#define MT6368_LDO_VSIM2_OP_EN2              0x1b9d
#define MT6368_LDO_VSIM2_OP_CFG0             0x1b9e
#define MT6368_LDO_VSIM2_OP_CFG1             0x1b9f
#define MT6368_LDO_VSIM2_OP_CFG2             0x1ba0
#define MT6368_LDO_VSIM2_OP_MODE0            0x1ba1
#define MT6368_LDO_VSIM2_OP_MODE1            0x1ba2
#define MT6368_LDO_VSIM2_OP_MODE2            0x1ba3
#define MT6368_LDO_VSIM2_EINT                0x1ba4
#define MT6368_LDO_VMDDR_CON0                0x1ba5
#define MT6368_LDO_VMDDR_CON1                0x1ba6
#define MT6368_LDO_VMDDR_CON2                0x1ba7
#define MT6368_LDO_VMDDR_TEST_CON0           0x1ba8
#define MT6368_LDO_VMDDR_MON                 0x1ba9
#define MT6368_LDO_VMDDR_OP_EN0              0x1baa
#define MT6368_LDO_VMDDR_OP_EN1              0x1bab
#define MT6368_LDO_VMDDR_OP_EN2              0x1bac
#define MT6368_LDO_VMDDR_OP_CFG0             0x1bad
#define MT6368_LDO_VMDDR_OP_CFG1             0x1bae
#define MT6368_LDO_VMDDR_OP_CFG2             0x1baf
#define MT6368_LDO_VMDDR_OP_MODE0            0x1bb0
#define MT6368_LDO_VMDDR_OP_MODE1            0x1bb1
#define MT6368_LDO_VMDDR_OP_MODE2            0x1bb2
#define MT6368_LDO_VMDDQ_CON0                0x1bb3
#define MT6368_LDO_VMDDQ_CON1                0x1bb4
#define MT6368_LDO_VMDDQ_CON2                0x1bb5
#define MT6368_LDO_VMDDQ_TEST_CON0           0x1bb6
#define MT6368_LDO_VMDDQ_MON                 0x1bb7
#define MT6368_LDO_VMDDQ_OP_EN0              0x1bb8
#define MT6368_LDO_VMDDQ_OP_EN1              0x1bb9
#define MT6368_LDO_VMDDQ_OP_EN2              0x1bba
#define MT6368_LDO_VMDDQ_OP_CFG0             0x1bbb
#define MT6368_LDO_VMDDQ_OP_CFG1             0x1bbc
#define MT6368_LDO_VMDDQ_OP_CFG2             0x1bbd
#define MT6368_LDO_VMDDQ_OP_MODE0            0x1bbe
#define MT6368_LDO_VMDDQ_OP_MODE1            0x1bbf
#define MT6368_LDO_VMDDQ_OP_MODE2            0x1bc0
#define MT6368_LDO_VUSB_CON0                 0x1bc1
#define MT6368_LDO_VUSB_CON1                 0x1bc2
#define MT6368_LDO_VUSB_CON2                 0x1bc3
#define MT6368_LDO_VUSB_TEST_CON0            0x1bc4
#define MT6368_LDO_VUSB_MON                  0x1bc5
#define MT6368_LDO_VUSB_OP_EN0               0x1bc6
#define MT6368_LDO_VUSB_OP_EN1               0x1bc7
#define MT6368_LDO_VUSB_OP_EN2               0x1bc8
#define MT6368_LDO_VUSB_OP_CFG0              0x1bc9
#define MT6368_LDO_VUSB_OP_CFG1              0x1bca
#define MT6368_LDO_VUSB_OP_CFG2              0x1bcb
#define MT6368_LDO_VUSB_OP_MODE0             0x1bcc
#define MT6368_LDO_VUSB_OP_MODE1             0x1bcd
#define MT6368_LDO_VUSB_OP_MODE2             0x1bce
#define MT6368_LDO_VAUX18_CON0               0x1bcf
#define MT6368_LDO_VAUX18_CON1               0x1bd0
#define MT6368_LDO_VAUX18_CON2               0x1bd1
#define MT6368_LDO_VAUX18_TEST_CON0          0x1bd2
#define MT6368_LDO_VAUX18_MON                0x1bd3
#define MT6368_LDO_VAUX18_OP_EN0             0x1bd4
#define MT6368_LDO_VAUX18_OP_EN1             0x1bd5
#define MT6368_LDO_VAUX18_OP_EN2             0x1bd6
#define MT6368_LDO_VAUX18_OP_CFG0            0x1bd7
#define MT6368_LDO_VAUX18_OP_CFG1            0x1bd8
#define MT6368_LDO_VAUX18_OP_CFG2            0x1bd9
#define MT6368_LDO_VAUX18_OP_MODE0           0x1bda
#define MT6368_LDO_VAUX18_OP_MODE1           0x1bdb
#define MT6368_LDO_VAUX18_OP_MODE2           0x1bdc
#define MT6368_LDO_GNR1_ANA_ID               0x1c00
#define MT6368_LDO_GNR1_DIG_ID               0x1c01
#define MT6368_LDO_GNR1_ANA_REV              0x1c02
#define MT6368_LDO_GNR1_DIG_REV              0x1c03
#define MT6368_LDO_GNR1_DSN_DBI              0x1c04
#define MT6368_LDO_GNR1_DSN_ESP              0x1c05
#define MT6368_LDO_GNR1_DSN_DXI              0x1c06
#define MT6368_LDO_VRF13_AIF_CON0            0x1c07
#define MT6368_LDO_VRF13_AIF_CON1            0x1c08
#define MT6368_LDO_VRF13_AIF_CON2            0x1c09
#define MT6368_LDO_VRF13_AIF_TEST_CON0       0x1c0a
#define MT6368_LDO_VRF13_AIF_MON             0x1c0b
#define MT6368_LDO_VRF13_AIF_OP_EN0          0x1c0c
#define MT6368_LDO_VRF13_AIF_OP_EN1          0x1c0d
#define MT6368_LDO_VRF13_AIF_OP_EN2          0x1c0e
#define MT6368_LDO_VRF13_AIF_OP_CFG0         0x1c0f
#define MT6368_LDO_VRF13_AIF_OP_CFG1         0x1c10
#define MT6368_LDO_VRF13_AIF_OP_CFG2         0x1c11
#define MT6368_LDO_VRF13_AIF_OP_MODE0        0x1c12
#define MT6368_LDO_VRF13_AIF_OP_MODE1        0x1c13
#define MT6368_LDO_VRF13_AIF_OP_MODE2        0x1c14
#define MT6368_LDO_VRF18_AIF_CON0            0x1c15
#define MT6368_LDO_VRF18_AIF_CON1            0x1c16
#define MT6368_LDO_VRF18_AIF_CON2            0x1c17
#define MT6368_LDO_VRF18_AIF_TEST_CON0       0x1c18
#define MT6368_LDO_VRF18_AIF_MON             0x1c19
#define MT6368_LDO_VRF18_AIF_OP_EN0          0x1c1a
#define MT6368_LDO_VRF18_AIF_OP_EN1          0x1c1b
#define MT6368_LDO_VRF18_AIF_OP_EN2          0x1c1c
#define MT6368_LDO_VRF18_AIF_OP_CFG0         0x1c1d
#define MT6368_LDO_VRF18_AIF_OP_CFG1         0x1c1e
#define MT6368_LDO_VRF18_AIF_OP_CFG2         0x1c1f
#define MT6368_LDO_VRF18_AIF_OP_MODE0        0x1c20
#define MT6368_LDO_VRF18_AIF_OP_MODE1        0x1c21
#define MT6368_LDO_VRF18_AIF_OP_MODE2        0x1c22
#define MT6368_LDO_VANT18_CON0               0x1c23
#define MT6368_LDO_VANT18_CON1               0x1c24
#define MT6368_LDO_VANT18_CON2               0x1c25
#define MT6368_LDO_VANT18_TEST_CON0          0x1c26
#define MT6368_LDO_VANT18_MON                0x1c27
#define MT6368_LDO_VANT18_OP_EN0             0x1c28
#define MT6368_LDO_VANT18_OP_EN1             0x1c29
#define MT6368_LDO_VANT18_OP_EN2             0x1c2a
#define MT6368_LDO_VANT18_OP_CFG0            0x1c2b
#define MT6368_LDO_VANT18_OP_CFG1            0x1c2c
#define MT6368_LDO_VANT18_OP_CFG2            0x1c2d
#define MT6368_LDO_VANT18_OP_MODE0           0x1c2e
#define MT6368_LDO_VANT18_OP_MODE1           0x1c2f
#define MT6368_LDO_VANT18_OP_MODE2           0x1c30
#define MT6368_LDO_VIBR_CON0                 0x1c31
#define MT6368_LDO_VIBR_CON1                 0x1c32
#define MT6368_LDO_VIBR_CON2                 0x1c33
#define MT6368_LDO_VIBR_TEST_CON0            0x1c34
#define MT6368_LDO_VIBR_MON                  0x1c35
#define MT6368_LDO_VIBR_OP_EN0               0x1c36
#define MT6368_LDO_VIBR_OP_EN1               0x1c37
#define MT6368_LDO_VIBR_OP_EN2               0x1c38
#define MT6368_LDO_VIBR_OP_CFG0              0x1c39
#define MT6368_LDO_VIBR_OP_CFG1              0x1c3a
#define MT6368_LDO_VIBR_OP_CFG2              0x1c3b
#define MT6368_LDO_VIBR_OP_MODE0             0x1c3c
#define MT6368_LDO_VIBR_OP_MODE1             0x1c3d
#define MT6368_LDO_VIBR_OP_MODE2             0x1c3e
#define MT6368_LDO_VIO28_CON0                0x1c3f
#define MT6368_LDO_VIO28_CON1                0x1c40
#define MT6368_LDO_VIO28_CON2                0x1c41
#define MT6368_LDO_VIO28_TEST_CON0           0x1c42
#define MT6368_LDO_VIO28_MON                 0x1c43
#define MT6368_LDO_VIO28_OP_EN0              0x1c44
#define MT6368_LDO_VIO28_OP_EN1              0x1c45
#define MT6368_LDO_VIO28_OP_EN2              0x1c46
#define MT6368_LDO_VIO28_OP_CFG0             0x1c47
#define MT6368_LDO_VIO28_OP_CFG1             0x1c48
#define MT6368_LDO_VIO28_OP_CFG2             0x1c49
#define MT6368_LDO_VIO28_OP_MODE0            0x1c4a
#define MT6368_LDO_VIO28_OP_MODE1            0x1c4b
#define MT6368_LDO_VIO28_OP_MODE2            0x1c4c
#define MT6368_LDO_VFP_CON0                  0x1c4d
#define MT6368_LDO_VFP_CON1                  0x1c4e
#define MT6368_LDO_VFP_CON2                  0x1c4f
#define MT6368_LDO_VFP_TEST_CON0             0x1c50
#define MT6368_LDO_VFP_MON                   0x1c51
#define MT6368_LDO_VFP_OP_EN0                0x1c52
#define MT6368_LDO_VFP_OP_EN1                0x1c53
#define MT6368_LDO_VFP_OP_EN2                0x1c54
#define MT6368_LDO_VFP_OP_CFG0               0x1c55
#define MT6368_LDO_VFP_OP_CFG1               0x1c56
#define MT6368_LDO_VFP_OP_CFG2               0x1c57
#define MT6368_LDO_VFP_OP_MODE0              0x1c58
#define MT6368_LDO_VFP_OP_MODE1              0x1c59
#define MT6368_LDO_VFP_OP_MODE2              0x1c5a
#define MT6368_LDO_GNR2_ANA_ID               0x1c80
#define MT6368_LDO_GNR2_DIG_ID               0x1c81
#define MT6368_LDO_GNR2_ANA_REV              0x1c82
#define MT6368_LDO_GNR2_DIG_REV              0x1c83
#define MT6368_LDO_GNR2_DSN_DBI              0x1c84
#define MT6368_LDO_GNR2_DSN_ESP              0x1c85
#define MT6368_LDO_GNR2_DSN_DXI              0x1c86
#define MT6368_LDO_VTP_CON0                  0x1c87
#define MT6368_LDO_VTP_CON1                  0x1c88
#define MT6368_LDO_VTP_CON2                  0x1c89
#define MT6368_LDO_VTP_TEST_CON0             0x1c8a
#define MT6368_LDO_VTP_MON                   0x1c8b
#define MT6368_LDO_VTP_OP_EN0                0x1c8c
#define MT6368_LDO_VTP_OP_EN1                0x1c8d
#define MT6368_LDO_VTP_OP_EN2                0x1c8e
#define MT6368_LDO_VTP_OP_CFG0               0x1c8f
#define MT6368_LDO_VTP_OP_CFG1               0x1c90
#define MT6368_LDO_VTP_OP_CFG2               0x1c91
#define MT6368_LDO_VTP_OP_MODE0              0x1c92
#define MT6368_LDO_VTP_OP_MODE1              0x1c93
#define MT6368_LDO_VTP_OP_MODE2              0x1c94
#define MT6368_LDO_VMCH_CON0                 0x1c95
#define MT6368_LDO_VMCH_CON1                 0x1c96
#define MT6368_LDO_VMCH_CON2                 0x1c97
#define MT6368_LDO_VMCH_TEST_CON0            0x1c98
#define MT6368_LDO_VMCH_MON                  0x1c99
#define MT6368_LDO_VMCH_OP_EN0               0x1c9a
#define MT6368_LDO_VMCH_OP_EN1               0x1c9b
#define MT6368_LDO_VMCH_OP_EN2               0x1c9c
#define MT6368_LDO_VMCH_OP_CFG0              0x1c9d
#define MT6368_LDO_VMCH_OP_CFG1              0x1c9e
#define MT6368_LDO_VMCH_OP_CFG2              0x1c9f
#define MT6368_LDO_VMCH_OP_MODE0             0x1ca0
#define MT6368_LDO_VMCH_OP_MODE1             0x1ca1
#define MT6368_LDO_VMCH_OP_MODE2             0x1ca2
#define MT6368_LDO_VMCH_EINT                 0x1ca3
#define MT6368_LDO_VMC_CON0                  0x1ca4
#define MT6368_LDO_VMC_CON1                  0x1ca5
#define MT6368_LDO_VMC_CON2                  0x1ca6
#define MT6368_LDO_VMC_TEST_CON0             0x1ca7
#define MT6368_LDO_VMC_MON                   0x1ca8
#define MT6368_LDO_VMC_OP_EN0                0x1ca9
#define MT6368_LDO_VMC_OP_EN1                0x1caa
#define MT6368_LDO_VMC_OP_EN2                0x1cab
#define MT6368_LDO_VMC_OP_CFG0               0x1cac
#define MT6368_LDO_VMC_OP_CFG1               0x1cad
#define MT6368_LDO_VMC_OP_CFG2               0x1cae
#define MT6368_LDO_VMC_OP_MODE0              0x1caf
#define MT6368_LDO_VMC_OP_MODE1              0x1cb0
#define MT6368_LDO_VMC_OP_MODE2              0x1cb1
#define MT6368_LDO_VAUD18_CON0               0x1cb2
#define MT6368_LDO_VAUD18_CON1               0x1cb3
#define MT6368_LDO_VAUD18_CON2               0x1cb4
#define MT6368_LDO_VAUD18_TEST_CON0          0x1cb5
#define MT6368_LDO_VAUD18_MON                0x1cb6
#define MT6368_LDO_VAUD18_OP_EN0             0x1cb7
#define MT6368_LDO_VAUD18_OP_EN1             0x1cb8
#define MT6368_LDO_VAUD18_OP_EN2             0x1cb9
#define MT6368_LDO_VAUD18_OP_CFG0            0x1cba
#define MT6368_LDO_VAUD18_OP_CFG1            0x1cbb
#define MT6368_LDO_VAUD18_OP_CFG2            0x1cbc
#define MT6368_LDO_VAUD18_OP_MODE0           0x1cbd
#define MT6368_LDO_VAUD18_OP_MODE1           0x1cbe
#define MT6368_LDO_VAUD18_OP_MODE2           0x1cbf
#define MT6368_LDO_VCN33_1_CON0              0x1cc0
#define MT6368_LDO_VCN33_1_CON1              0x1cc1
#define MT6368_LDO_VCN33_1_CON2              0x1cc2
#define MT6368_LDO_VCN33_1_TEST_CON0         0x1cc3
#define MT6368_LDO_VCN33_1_MON               0x1cc4
#define MT6368_LDO_VCN33_1_OP_EN0            0x1cc5
#define MT6368_LDO_VCN33_1_OP_EN1            0x1cc6
#define MT6368_LDO_VCN33_1_OP_EN2            0x1cc7
#define MT6368_LDO_VCN33_1_OP_CFG0           0x1cc8
#define MT6368_LDO_VCN33_1_OP_CFG1           0x1cc9
#define MT6368_LDO_VCN33_1_OP_CFG2           0x1cca
#define MT6368_LDO_VCN33_1_OP_MODE0          0x1ccb
#define MT6368_LDO_VCN33_1_OP_MODE1          0x1ccc
#define MT6368_LDO_VCN33_1_OP_MODE2          0x1ccd
#define MT6368_LDO_VCN33_2_CON0              0x1cce
#define MT6368_LDO_VCN33_2_CON1              0x1ccf
#define MT6368_LDO_VCN33_2_CON2              0x1cd0
#define MT6368_LDO_VCN33_2_TEST_CON0         0x1cd1
#define MT6368_LDO_VCN33_2_MON               0x1cd2
#define MT6368_LDO_VCN33_2_OP_EN0            0x1cd3
#define MT6368_LDO_VCN33_2_OP_EN1            0x1cd4
#define MT6368_LDO_VCN33_2_OP_EN2            0x1cd5
#define MT6368_LDO_VCN33_2_OP_CFG0           0x1cd6
#define MT6368_LDO_VCN33_2_OP_CFG1           0x1cd7
#define MT6368_LDO_VCN33_2_OP_CFG2           0x1cd8
#define MT6368_LDO_VCN33_2_OP_MODE0          0x1cd9
#define MT6368_LDO_VCN33_2_OP_MODE1          0x1cda
#define MT6368_LDO_VCN33_2_OP_MODE2          0x1cdb
#define MT6368_LDO_GNR3_ANA_ID               0x1d00
#define MT6368_LDO_GNR3_DIG_ID               0x1d01
#define MT6368_LDO_GNR3_ANA_REV              0x1d02
#define MT6368_LDO_GNR3_DIG_REV              0x1d03
#define MT6368_LDO_GNR3_DSN_DBI              0x1d04
#define MT6368_LDO_GNR3_DSN_ESP              0x1d05
#define MT6368_LDO_GNR3_DSN_DXI              0x1d06
#define MT6368_LDO_VEFUSE_CON0               0x1d07
#define MT6368_LDO_VEFUSE_CON1               0x1d08
#define MT6368_LDO_VEFUSE_CON2               0x1d09
#define MT6368_LDO_VEFUSE_TEST_CON0          0x1d0a
#define MT6368_LDO_VEFUSE_MON                0x1d0b
#define MT6368_LDO_VEFUSE_OP_EN0             0x1d0c
#define MT6368_LDO_VEFUSE_OP_EN1             0x1d0d
#define MT6368_LDO_VEFUSE_OP_EN2             0x1d0e
#define MT6368_LDO_VEFUSE_OP_CFG0            0x1d0f
#define MT6368_LDO_VEFUSE_OP_CFG1            0x1d10
#define MT6368_LDO_VEFUSE_OP_CFG2            0x1d11
#define MT6368_LDO_VEFUSE_OP_MODE0           0x1d12
#define MT6368_LDO_VEFUSE_OP_MODE1           0x1d13
#define MT6368_LDO_VEFUSE_OP_MODE2           0x1d14
#define MT6368_LDO_ANA0_ANA_ID               0x1d80
#define MT6368_LDO_ANA0_DIG_ID               0x1d81
#define MT6368_LDO_ANA0_ANA_REV              0x1d82
#define MT6368_LDO_ANA0_DIG_REV              0x1d83
#define MT6368_LDO_ANA0_DBI                  0x1d84
#define MT6368_LDO_ANA0_ESP                  0x1d85
#define MT6368_LDO_ANA0_FPI                  0x1d86
#define MT6368_LDO_ANA0_DXI                  0x1d87
#define MT6368_VAUX18_ANA_CON0               0x1d88
#define MT6368_VAUX18_ANA_CON1               0x1d89
#define MT6368_VAUX18_ANA_CON2               0x1d8a
#define MT6368_VAUX18_ANA_CON3               0x1d8b
#define MT6368_VSIM1_ANA_CON0                0x1d8c
#define MT6368_VSIM1_ANA_CON1                0x1d8d
#define MT6368_VSIM1_ANA_CON2                0x1d8e
#define MT6368_VSIM1_ANA_CON3                0x1d8f
#define MT6368_VSIM2_ANA_CON0                0x1d90
#define MT6368_VSIM2_ANA_CON1                0x1d91
#define MT6368_VSIM2_ANA_CON2                0x1d92
#define MT6368_VSIM2_ANA_CON3                0x1d93
#define MT6368_VUSB_ANA_CON0                 0x1d94
#define MT6368_VUSB_ANA_CON1                 0x1d95
#define MT6368_VUSB_ANA_CON2                 0x1d96
#define MT6368_VUSB_ANA_CON3                 0x1d97
#define MT6368_VIBR_ANA_CON0                 0x1d98
#define MT6368_VIBR_ANA_CON1                 0x1d99
#define MT6368_VIBR_ANA_CON2                 0x1d9a
#define MT6368_VIBR_ANA_CON3                 0x1d9b
#define MT6368_VIO28_ANA_CON0                0x1d9c
#define MT6368_VIO28_ANA_CON1                0x1d9d
#define MT6368_VIO28_ANA_CON2                0x1d9e
#define MT6368_VIO28_ANA_CON3                0x1d9f
#define MT6368_VFP_ANA_CON0                  0x1da0
#define MT6368_VFP_ANA_CON1                  0x1da1
#define MT6368_VFP_ANA_CON2                  0x1da2
#define MT6368_VFP_ANA_CON3                  0x1da3
#define MT6368_VTP_ANA_CON0                  0x1da4
#define MT6368_VTP_ANA_CON1                  0x1da5
#define MT6368_VTP_ANA_CON2                  0x1da6
#define MT6368_VTP_ANA_CON3                  0x1da7
#define MT6368_VMCH_ANA_CON0                 0x1da8
#define MT6368_VMCH_ANA_CON1                 0x1da9
#define MT6368_VMCH_ANA_CON2                 0x1daa
#define MT6368_VMCH_ANA_CON3                 0x1dab
#define MT6368_VMC_ANA_CON0                  0x1dac
#define MT6368_VMC_ANA_CON1                  0x1dad
#define MT6368_VMC_ANA_CON2                  0x1dae
#define MT6368_VMC_ANA_CON3                  0x1daf
#define MT6368_VCN33_1_ANA_CON0              0x1db0
#define MT6368_VCN33_1_ANA_CON1              0x1db1
#define MT6368_VCN33_1_ANA_CON2              0x1db2
#define MT6368_VCN33_1_ANA_CON3              0x1db3
#define MT6368_VCN33_2_ANA_CON0              0x1db4
#define MT6368_VCN33_2_ANA_CON1              0x1db5
#define MT6368_VCN33_2_ANA_CON2              0x1db6
#define MT6368_VCN33_2_ANA_CON3              0x1db7
#define MT6368_VAUD18_ANA_CON0               0x1db8
#define MT6368_VAUD18_ANA_CON1               0x1db9
#define MT6368_VAUD18_ANA_CON2               0x1dba
#define MT6368_VAUD18_ANA_CON3               0x1dbb
#define MT6368_ADLDO_ANA_CON0                0x1dbc
#define MT6368_LDO_ANA0_ELR_NUM              0x1dbd
#define MT6368_VAUX18_ELR_0                  0x1dbe
#define MT6368_VAUX18_ELR_1                  0x1dbf
#define MT6368_VAUX18_ELR_2                  0x1dc0
#define MT6368_VAUX18_ELR_3                  0x1dc1
#define MT6368_VAUX18_ELR_4                  0x1dc2
#define MT6368_VAUX18_ELR_5                  0x1dc3
#define MT6368_VAUX18_ELR_6                  0x1dc4
#define MT6368_VAUX18_ELR_7                  0x1dc5
#define MT6368_VAUX18_ELR_8                  0x1dc6
#define MT6368_VAUX18_ELR_9                  0x1dc7
#define MT6368_VAUX18_ELR_10                 0x1dc8
#define MT6368_VAUX18_ELR_11                 0x1dc9
#define MT6368_VAUX18_ELR_12                 0x1dca
#define MT6368_VAUX18_ELR_13                 0x1dcb
#define MT6368_VAUX18_ELR_14                 0x1dcc
#define MT6368_VAUX18_ELR_15                 0x1dcd
#define MT6368_LDO_ANA1_ANA_ID               0x1e00
#define MT6368_LDO_ANA1_DIG_ID               0x1e01
#define MT6368_LDO_ANA1_ANA_REV              0x1e02
#define MT6368_LDO_ANA1_DIG_REV              0x1e03
#define MT6368_LDO_ANA1_DBI                  0x1e04
#define MT6368_LDO_ANA1_ESP                  0x1e05
#define MT6368_LDO_ANA1_FPI                  0x1e06
#define MT6368_LDO_ANA1_DXI                  0x1e07
#define MT6368_VANT18_ANA_CON0               0x1e08
#define MT6368_VANT18_ANA_CON1               0x1e09
#define MT6368_VANT18_ANA_CON2               0x1e0a
#define MT6368_VANT18_ANA_CON3               0x1e0b
#define MT6368_VEFUSE_ANA_CON0               0x1e0c
#define MT6368_VEFUSE_ANA_CON1               0x1e0d
#define MT6368_VEFUSE_ANA_CON2               0x1e0e
#define MT6368_VEFUSE_ANA_CON3               0x1e0f
#define MT6368_VRF18_AIF_ANA_CON0            0x1e10
#define MT6368_VRF18_AIF_ANA_CON1            0x1e11
#define MT6368_VRF18_AIF_ANA_CON2            0x1e12
#define MT6368_VRF18_AIF_ANA_CON3            0x1e13
#define MT6368_SLDO20_ANA_CON0               0x1e14
#define MT6368_VMDDQ_ANA_CON0                0x1e15
#define MT6368_VMDDQ_ANA_CON1                0x1e16
#define MT6368_VMDDR_ANA_CON0                0x1e17
#define MT6368_VMDDR_ANA_CON1                0x1e18
#define MT6368_VRF13_AIF_ANA_CON0            0x1e19
#define MT6368_VRF13_AIF_ANA_CON1            0x1e1a
#define MT6368_VRF13_AIF_ANA_CON2            0x1e1b
#define MT6368_VRF13_AIF_ANA_CON3            0x1e1c
#define MT6368_SLDO14_ANA_CON0               0x1e1d
#define MT6368_LDO_ANA1_ELR_NUM              0x1e1e
#define MT6368_VANT18_ELR_0                  0x1e1f
#define MT6368_VANT18_ELR_1                  0x1e20
#define MT6368_VANT18_ELR_2                  0x1e21
#define MT6368_VANT18_ELR_3                  0x1e22
#define MT6368_VANT18_ELR_4                  0x1e23
#define MT6368_AUD_TOP_ANA_ID                0x2300
#define MT6368_AUD_TOP_DIG_ID                0x2301
#define MT6368_AUD_TOP_ANA_REV               0x2302
#define MT6368_AUD_TOP_DIG_REV               0x2303
#define MT6368_AUD_TOP_DSN_DBI               0x2304
#define MT6368_AUD_TOP_DSN_ESP               0x2305
#define MT6368_AUD_TOP_DSN_FPI               0x2306
#define MT6368_AUD_TOP_DSN_DXI               0x2307
#define MT6368_AUD_TOP_CKPDN_TPM0            0x2308
#define MT6368_AUD_TOP_CKPDN_TPM1            0x2309
#define MT6368_AUD_TOP_CKPDN_TPM2            0x230a
#define MT6368_AUD_TOP_CKPDN_TPM3            0x230b
#define MT6368_AUD_TOP_CKPDN_CON0            0x230c
#define MT6368_AUD_TOP_CKPDN_CON0_SET        0x230d
#define MT6368_AUD_TOP_CKPDN_CON0_CLR        0x230e
#define MT6368_AUD_TOP_CKPDN_CON1            0x230f
#define MT6368_AUD_TOP_CKPDN_CON1_SET        0x2310
#define MT6368_AUD_TOP_CKPDN_CON1_CLR        0x2311
#define MT6368_AUD_TOP_CKSEL_CON0            0x2312
#define MT6368_AUD_TOP_CKSEL_CON0_SET        0x2313
#define MT6368_AUD_TOP_CKSEL_CON0_CLR        0x2314
#define MT6368_AUD_TOP_CKTST_CON0            0x2315
#define MT6368_AUD_TOP_CLK_HWEN_CON0         0x2316
#define MT6368_AUD_TOP_CLK_HWEN_CON0_SET     0x2317
#define MT6368_AUD_TOP_CLK_HWEN_CON0_CLR     0x2318
#define MT6368_AUD_TOP_RST_CON0              0x2319
#define MT6368_AUD_TOP_RST_CON0_SET          0x231a
#define MT6368_AUD_TOP_RST_CON0_CLR          0x231b
#define MT6368_AUD_TOP_RST_BANK_CON0         0x231c
#define MT6368_AUD_TOP_INT_CON0              0x231d
#define MT6368_AUD_TOP_INT_CON0_SET          0x231e
#define MT6368_AUD_TOP_INT_CON0_CLR          0x231f
#define MT6368_AUD_TOP_INT_MASK_CON0         0x2320
#define MT6368_AUD_TOP_INT_MASK_CON0_SET     0x2321
#define MT6368_AUD_TOP_INT_MASK_CON0_CLR     0x2322
#define MT6368_AUD_TOP_INT_STATUS0           0x2323
#define MT6368_AUD_TOP_INT_RAW_STATUS0       0x2324
#define MT6368_AUD_TOP_INT_MISC_CON0         0x2325
#define MT6368_AUD_TOP_MON_CON0              0x2326
#define MT6368_AUD_TOP_MON_CON1              0x2327
#define MT6368_AUDIO_DIG_1_ANA_ID            0x2380
#define MT6368_AUDIO_DIG_1_DIG_ID            0x2381
#define MT6368_AUDIO_DIG_1_ANA_REV           0x2382
#define MT6368_AUDIO_DIG_1_DIG_REV           0x2383
#define MT6368_AUDIO_DIG_1_DSN_DBI           0x2384
#define MT6368_AUDIO_DIG_1_DSN_ESP           0x2385
#define MT6368_AUDIO_DIG_1_DSN_FPI           0x2386
#define MT6368_AUDIO_DIG_1_DSN_DXI           0x2387
#define MT6368_AFE_UL_DL_CON0                0x2388
#define MT6368_AFE_DL_SRC2_CON0              0x2389
#define MT6368_AFE_UL_SRC_CON0               0x238a
#define MT6368_AFE_UL_SRC_CON1               0x238b
#define MT6368_AFE_ADDA6_L_SRC_CON0          0x238c
#define MT6368_AFE_ADDA6_UL_SRC_CON1         0x238d
#define MT6368_AFE_TOP_CON0                  0x238e
#define MT6368_AUDIO_TOP_CON0                0x238f
#define MT6368_AFE_MON_DEBUG0                0x2390
#define MT6368_AFE_MON_DEBUG1                0x2391
#define MT6368_AFUNC_AUD_CON0                0x2392
#define MT6368_AFUNC_AUD_CON1                0x2393
#define MT6368_AFUNC_AUD_CON2                0x2394
#define MT6368_AFUNC_AUD_CON3                0x2395
#define MT6368_AFUNC_AUD_CON4                0x2396
#define MT6368_AFUNC_AUD_CON5                0x2397
#define MT6368_AFUNC_AUD_CON6                0x2398
#define MT6368_AFUNC_AUD_CON7                0x2399
#define MT6368_AFUNC_AUD_CON8                0x239a
#define MT6368_AFUNC_AUD_CON9                0x239b
#define MT6368_AFUNC_AUD_CON10               0x239c
#define MT6368_AFUNC_AUD_CON11               0x239d
#define MT6368_AFUNC_AUD_CON12               0x239e
#define MT6368_AFUNC_AUD_CON13               0x239f
#define MT6368_AFUNC_AUD_CON14               0x23a0
#define MT6368_AFUNC_AUD_CON15               0x23a1
#define MT6368_AFUNC_AUD_CON16               0x23a2
#define MT6368_AFUNC_AUD_CON17               0x23a3
#define MT6368_AFUNC_AUD_CON18               0x23a4
#define MT6368_AFUNC_AUD_CON19               0x23a5
#define MT6368_AFUNC_AUD_CON20               0x23a6
#define MT6368_AFUNC_AUD_CON21               0x23a7
#define MT6368_AFUNC_AUD_CON22               0x23a8
#define MT6368_AFUNC_AUD_MON0                0x23a9
#define MT6368_AFUNC_AUD_MON1                0x23aa
#define MT6368_AFUNC_AUD_MON2                0x23ab
#define MT6368_AFUNC_AUD_MON3                0x23ac
#define MT6368_AUDRC_TUNE_MON0               0x23ad
#define MT6368_AUDRC_TUNE_MON1               0x23ae
#define MT6368_AFE_ADDA_MTKAIF_FIFO_CFG0     0x23af
#define MT6368_AFE_ADDA_MTKAIF_FIFO_LOG_MON1 0x23b0
#define MT6368_AFE_ADDA_MTKAIF_MON0          0x23b1
#define MT6368_AFE_ADDA_MTKAIF_MON1          0x23b2
#define MT6368_AFE_ADDA_MTKAIF_MON2          0x23b3
#define MT6368_AFE_ADDA_MTKAIF_MON3          0x23b4
#define MT6368_AFE_ADDA_MTKAIF_MON4          0x23b5
#define MT6368_AFE_ADDA_MTKAIF_MON5          0x23b6
#define MT6368_AFE_ADDA_MTKAIF_MON6          0x23b7
#define MT6368_AFE_ADDA_MTKAIF_MON7          0x23b8
#define MT6368_AFE_ADDA_MTKAIF_MON8          0x23b9
#define MT6368_AFE_ADDA_MTKAIF_MON9          0x23ba
#define MT6368_AFE_ADDA_MTKAIF_MON10         0x23bb
#define MT6368_AFE_ADDA_MTKAIF_CFG0          0x23bc
#define MT6368_AFE_ADDA_MTKAIF_CFG1          0x23bd
#define MT6368_AFE_ADDA_MTKAIF_RX_CFG0       0x23be
#define MT6368_AFE_ADDA_MTKAIF_RX_CFG1       0x23bf
#define MT6368_AFE_ADDA_MTKAIF_RX_CFG2       0x23c0
#define MT6368_AFE_ADDA_MTKAIF_RX_CFG3       0x23c1
#define MT6368_AFE_ADDA_MTKAIF_RX_CFG4       0x23c2
#define MT6368_AFE_ADDA_MTKAIF_RX_CFG5       0x23c3
#define MT6368_AFE_ADDA_MTKAIF_RX_CFG6       0x23c4
#define MT6368_AFE_ADDA_MTKAIF_SYNCWORD_CFG0 0x23c5
#define MT6368_AFE_ADDA_MTKAIF_SYNCWORD_CFG1 0x23c6
#define MT6368_AFE_ADDA_MTKAIF_SYNCWORD_CFG2 0x23c7
#define MT6368_AFE_SGEN_CFG0                 0x23c8
#define MT6368_AFE_SGEN_CFG1                 0x23c9
#define MT6368_AFE_SGEN_CFG2                 0x23ca
#define MT6368_AFE_ADC_ASYNC_FIFO_CFG0       0x23cb
#define MT6368_AFE_ADC_ASYNC_FIFO_CFG1       0x23cc
#define MT6368_AFE_DCCLK_CFG0                0x23cd
#define MT6368_AFE_DCCLK_CFG1                0x23ce
#define MT6368_AFE_DCCLK_CFG2                0x23cf
#define MT6368_AUDIO_DIG_CFG0                0x23d0
#define MT6368_AUDIO_DIG_CFG1                0x23d1
#define MT6368_AUDIO_DIG_CFG2                0x23d2
#define MT6368_AFE_AUD_PAD_TOP               0x23d3
#define MT6368_AFE_AUD_PAD_TOP_MON0          0x23d4
#define MT6368_AFE_AUD_PAD_TOP_MON1          0x23d5
#define MT6368_AFE_AUD_PAD_TOP_MON2          0x23d6
#define MT6368_AFE_DL_NLE_CFG                0x23d7
#define MT6368_AFE_DL_NLE_MON0               0x23d8
#define MT6368_AFE_DL_NLE_MON1               0x23d9
#define MT6368_AFE_CG_EN_MON                 0x23da
#define MT6368_AFE_MIC_ARRAY_CFG0            0x23db
#define MT6368_AFE_MIC_ARRAY_CFG1            0x23dc
#define MT6368_AFE_CHOP_CFG0                 0x23dd
#define MT6368_AFE_MTKAIF_MUX_CFG0           0x23de
#define MT6368_AFE_MTKAIF_MUX_CFG1           0x23df
#define MT6368_AUDIO_DIG_2_ANA_ID            0x2400
#define MT6368_AUDIO_DIG_2_DIG_ID            0x2401
#define MT6368_AUDIO_DIG_2_ANA_REV           0x2402
#define MT6368_AUDIO_DIG_2_DIG_REV           0x2403
#define MT6368_AUDIO_DIG_2_DSN_DBI           0x2404
#define MT6368_AUDIO_DIG_2_DSN_ESP           0x2405
#define MT6368_AUDIO_DIG_2_DSN_FPI           0x2406
#define MT6368_AUDIO_DIG_2_DSN_DXI           0x2407
#define MT6368_AFE_PMIC_NEWIF_CFG0           0x2408
#define MT6368_AFE_PMIC_NEWIF_CFG1           0x2409
#define MT6368_AFE_VOW_TOP_CON0              0x240a
#define MT6368_AFE_VOW_TOP_CON1              0x240b
#define MT6368_AFE_VOW_TOP_CON2              0x240c
#define MT6368_AFE_VOW_TOP_CON3              0x240d
#define MT6368_AFE_VOW_TOP_CON4              0x240e
#define MT6368_AFE_VOW_TOP_CON5              0x240f
#define MT6368_AFE_VOW_TOP_CON6              0x2410
#define MT6368_AFE_VOW_TOP_CON7              0x2411
#define MT6368_AFE_VOW_TOP_CON8              0x2412
#define MT6368_AFE_VOW_TOP_CON9              0x2413
#define MT6368_AFE_VOW_TOP_MON0              0x2414
#define MT6368_AFE_VOW_VAD_CFG0              0x2415
#define MT6368_AFE_VOW_VAD_CFG1              0x2416
#define MT6368_AFE_VOW_VAD_CFG2              0x2417
#define MT6368_AFE_VOW_VAD_CFG3              0x2418
#define MT6368_AFE_VOW_VAD_CFG4              0x2419
#define MT6368_AFE_VOW_VAD_CFG5              0x241a
#define MT6368_AFE_VOW_VAD_CFG6              0x241b
#define MT6368_AFE_VOW_VAD_CFG7              0x241c
#define MT6368_AFE_VOW_VAD_CFG8              0x241d
#define MT6368_AFE_VOW_VAD_CFG9              0x241e
#define MT6368_AFE_VOW_VAD_CFG10             0x241f
#define MT6368_AFE_VOW_VAD_CFG11             0x2420
#define MT6368_AFE_VOW_VAD_CFG12             0x2421
#define MT6368_AFE_VOW_VAD_CFG13             0x2422
#define MT6368_AFE_VOW_VAD_CFG14             0x2423
#define MT6368_AFE_VOW_VAD_CFG15             0x2424
#define MT6368_AFE_VOW_VAD_CFG16             0x2425
#define MT6368_AFE_VOW_VAD_CFG17             0x2426
#define MT6368_AFE_VOW_VAD_CFG18             0x2427
#define MT6368_AFE_VOW_VAD_CFG19             0x2428
#define MT6368_AFE_VOW_VAD_CFG20             0x2429
#define MT6368_AFE_VOW_VAD_CFG21             0x242a
#define MT6368_AFE_VOW_VAD_CFG22             0x242b
#define MT6368_AFE_VOW_VAD_CFG23             0x242c
#define MT6368_AFE_VOW_VAD_CFG24             0x242d
#define MT6368_AFE_VOW_VAD_MON0              0x242e
#define MT6368_AFE_VOW_VAD_MON1              0x242f
#define MT6368_AFE_VOW_VAD_MON2              0x2430
#define MT6368_AFE_VOW_VAD_MON3              0x2431
#define MT6368_AFE_VOW_VAD_MON4              0x2432
#define MT6368_AFE_VOW_VAD_MON5              0x2433
#define MT6368_AFE_VOW_VAD_MON6              0x2434
#define MT6368_AFE_VOW_VAD_MON7              0x2435
#define MT6368_AFE_VOW_VAD_MON8              0x2436
#define MT6368_AFE_VOW_VAD_MON9              0x2437
#define MT6368_AFE_VOW_VAD_MON10             0x2438
#define MT6368_AFE_VOW_VAD_MON11             0x2439
#define MT6368_AFE_VOW_VAD_MON12             0x243a
#define MT6368_AFE_VOW_VAD_MON13             0x243b
#define MT6368_AFE_VOW_VAD_MON14             0x243c
#define MT6368_AFE_VOW_VAD_MON15             0x243d
#define MT6368_AFE_VOW_VAD_MON16             0x243e
#define MT6368_AFE_VOW_VAD_MON17             0x243f
#define MT6368_AFE_VOW_VAD_MON18             0x2440
#define MT6368_AFE_VOW_VAD_MON19             0x2441
#define MT6368_AFE_VOW_VAD_MON20             0x2442
#define MT6368_AFE_VOW_VAD_MON21             0x2443
#define MT6368_AFE_VOW_VAD_MON22             0x2444
#define MT6368_AFE_VOW_VAD_MON23             0x2445
#define MT6368_AFE_VOW_TGEN_CFG0             0x2446
#define MT6368_AFE_VOW_TGEN_CFG1             0x2447
#define MT6368_AFE_VOW_TGEN_CFG2             0x2448
#define MT6368_AFE_VOW_TGEN_CFG3             0x2449
#define MT6368_AFE_VOW_HPF_CFG0              0x244a
#define MT6368_AFE_VOW_HPF_CFG1              0x244b
#define MT6368_AFE_VOW_HPF_CFG2              0x244c
#define MT6368_AFE_VOW_HPF_CFG3              0x244d
#define MT6368_AUDIO_DIG_3_ANA_ID            0x2480
#define MT6368_AUDIO_DIG_3_DIG_ID            0x2481
#define MT6368_AUDIO_DIG_3_ANA_REV           0x2482
#define MT6368_AUDIO_DIG_3_DIG_REV           0x2483
#define MT6368_AUDIO_DIG_3_DSN_DBI           0x2484
#define MT6368_AUDIO_DIG_3_DSN_ESP           0x2485
#define MT6368_AUDIO_DIG_3_DSN_FPI           0x2486
#define MT6368_AUDIO_DIG_3_DSN_DXI           0x2487
#define MT6368_AFE_NCP_CFG0                  0x2488
#define MT6368_AFE_NCP_CFG1                  0x2489
#define MT6368_AFE_NCP_CFG2                  0x248a
#define MT6368_AFE_NCP_CFG3                  0x248b
#define MT6368_AFE_NCP_CFG4                  0x248c
#define MT6368_AUDENC_ANA_ID                 0x2500
#define MT6368_AUDENC_DIG_ID                 0x2501
#define MT6368_AUDENC_ANA_REV                0x2502
#define MT6368_AUDENC_DIG_REV                0x2503
#define MT6368_AUDENC_DBI                    0x2504
#define MT6368_AUDENC_ESP                    0x2505
#define MT6368_AUDENC_FPI                    0x2506
#define MT6368_AUDENC_DXI                    0x2507
#define MT6368_AUDENC_ANA_CON0               0x2508
#define MT6368_AUDENC_ANA_CON1               0x2509
#define MT6368_AUDENC_ANA_CON2               0x250a
#define MT6368_AUDENC_ANA_CON3               0x250b
#define MT6368_AUDENC_ANA_CON4               0x250c
#define MT6368_AUDENC_ANA_CON5               0x250d
#define MT6368_AUDENC_ANA_CON6               0x250e
#define MT6368_AUDENC_ANA_CON7               0x250f
#define MT6368_AUDENC_ANA_CON8               0x2510
#define MT6368_AUDENC_ANA_CON9               0x2511
#define MT6368_AUDENC_ANA_CON10              0x2512
#define MT6368_AUDENC_ANA_CON11              0x2513
#define MT6368_AUDENC_ANA_CON12              0x2514
#define MT6368_AUDENC_ANA_CON13              0x2515
#define MT6368_AUDENC_ANA_CON14              0x2516
#define MT6368_AUDENC_ANA_CON15              0x2517
#define MT6368_AUDENC_ANA_CON16              0x2518
#define MT6368_AUDENC_ANA_CON17              0x2519
#define MT6368_AUDENC_ANA_CON18              0x251a
#define MT6368_AUDENC_ANA_CON19              0x251b
#define MT6368_AUDENC_ANA_CON20              0x251c
#define MT6368_AUDENC_ANA_CON21              0x251d
#define MT6368_AUDENC_ANA_CON22              0x251e
#define MT6368_AUDENC_ANA_CON23              0x251f
#define MT6368_AUDENC_ANA_CON24              0x2520
#define MT6368_AUDENC_ANA_CON25              0x2521
#define MT6368_AUDENC_ANA_CON26              0x2522
#define MT6368_AUDENC_ANA_CON27              0x2523
#define MT6368_AUDENC_ANA_CON28              0x2524
#define MT6368_AUDENC_ANA_CON29              0x2525
#define MT6368_AUDENC_ANA_CON30              0x2526
#define MT6368_AUDENC_ANA_CON31              0x2527
#define MT6368_AUDENC_ANA_CON32              0x2528
#define MT6368_AUDENC_ANA_CON33              0x2529
#define MT6368_AUDENC_ANA_CON34              0x252a
#define MT6368_AUDENC_ANA_CON35              0x252b
#define MT6368_AUDENC_ANA_CON36              0x252c
#define MT6368_AUDENC_ANA_CON37              0x252d
#define MT6368_AUDENC_ANA_CON38              0x252e
#define MT6368_AUDENC_ANA_CON39              0x252f
#define MT6368_AUDENC_ANA_CON40              0x2530
#define MT6368_AUDENC_ANA_CON41              0x2531
#define MT6368_AUDENC_ANA_CON42              0x2532
#define MT6368_AUDENC_ANA_CON43              0x2533
#define MT6368_AUDENC_ANA_CON44              0x2534
#define MT6368_AUDENC_ANA_CON45              0x2535
#define MT6368_AUDENC_ANA_CON46              0x2536
#define MT6368_AUDENC_ANA_CON47              0x2537
#define MT6368_AUDENC_ANA_CON48              0x2538
#define MT6368_VOWPLL_ANA_CON0               0x2539
#define MT6368_VOWPLL_ANA_CON1               0x253a
#define MT6368_VOWPLL_ANA_CON2               0x253b
#define MT6368_VOWPLL_ANA_CON3               0x253c
#define MT6368_VOWPLL_ANA_CON4               0x253d
#define MT6368_VOWPLL_ANA_CON5               0x253e
#define MT6368_VOWPLL_ANA_CON6               0x253f
#define MT6368_VOWPLL_ANA_CON7               0x2540
#define MT6368_VOWPLL_ANA_CON8               0x2541
#define MT6368_AUDDEC_ANA_ID                 0x2580
#define MT6368_AUDDEC_DIG_ID                 0x2581
#define MT6368_AUDDEC_ANA_REV                0x2582
#define MT6368_AUDDEC_DIG_REV                0x2583
#define MT6368_AUDDEC_DBI                    0x2584
#define MT6368_AUDDEC_ESP                    0x2585
#define MT6368_AUDDEC_FPI                    0x2586
#define MT6368_AUDDEC_DXI                    0x2587
#define MT6368_AUDDEC_ANA_CON0               0x2588
#define MT6368_AUDDEC_ANA_CON1               0x2589
#define MT6368_AUDDEC_ANA_CON2               0x258a
#define MT6368_AUDDEC_ANA_CON3               0x258b
#define MT6368_AUDDEC_ANA_CON4               0x258c
#define MT6368_AUDDEC_ANA_CON5               0x258d
#define MT6368_AUDDEC_ANA_CON6               0x258e
#define MT6368_AUDDEC_ANA_CON7               0x258f
#define MT6368_AUDDEC_ANA_CON8               0x2590
#define MT6368_AUDDEC_ANA_CON9               0x2591
#define MT6368_AUDDEC_ANA_CON10              0x2592
#define MT6368_AUDDEC_ANA_CON11              0x2593
#define MT6368_AUDDEC_ANA_CON12              0x2594
#define MT6368_AUDDEC_ANA_CON13              0x2595
#define MT6368_AUDDEC_ANA_CON14              0x2596
#define MT6368_AUDDEC_ANA_CON15              0x2597
#define MT6368_AUDDEC_ANA_CON16              0x2598
#define MT6368_AUDDEC_ANA_CON17              0x2599
#define MT6368_AUDDEC_ANA_CON18              0x259a
#define MT6368_AUDDEC_ANA_CON19              0x259b
#define MT6368_AUDDEC_ANA_CON20              0x259c
#define MT6368_AUDDEC_ANA_CON21              0x259d
#define MT6368_AUDDEC_ANA_CON22              0x259e
#define MT6368_AUDDEC_ANA_CON23              0x259f
#define MT6368_AUDDEC_ANA_CON24              0x25a0
#define MT6368_AUDDEC_ANA_CON25              0x25a1
#define MT6368_AUDDEC_ANA_CON26              0x25a2
#define MT6368_AUDDEC_ANA_CON27              0x25a3
#define MT6368_AUDDEC_ANA_CON28              0x25a4
#define MT6368_AUDZCD_ANA_ID                 0x2600
#define MT6368_AUDZCD_DIG_ID                 0x2601
#define MT6368_AUDZCD_ANA_REV                0x2602
#define MT6368_AUDZCD_DIG_REV                0x2603
#define MT6368_AUDZCD_DSN_DBI                0x2604
#define MT6368_AUDZCD_DSN_ESP                0x2605
#define MT6368_AUDZCD_DSN_FPI                0x2606
#define MT6368_AUDZCD_DSN_DXI                0x2607
#define MT6368_ZCD_CON0                      0x2608
#define MT6368_ZCD_CON1                      0x2609
#define MT6368_ZCD_CON2                      0x260a
#define MT6368_ZCD_CON3                      0x260b
#define MT6368_ZCD_CON4                      0x260c
#define MT6368_ZCD_CON5                      0x260d
#define MT6368_ZCD_CON6                      0x260e
#define MT6368_ZCD_CON7                      0x260f
#define MT6368_ZCD_CON8                      0x2610
#define MT6368_ACCDET_ANA_ID                 0x2680
#define MT6368_ACCDET_DIG_ID                 0x2681
#define MT6368_ACCDET_ANA_REV                0x2682
#define MT6368_ACCDET_DIG_REV                0x2683
#define MT6368_ACCDET_DSN_DBI                0x2684
#define MT6368_ACCDET_DSN_ESP                0x2685
#define MT6368_ACCDET_DSN_FPI                0x2686
#define MT6368_ACCDET_DSN_DXI                0x2687
#define MT6368_ACCDET_CON0                   0x2688
#define MT6368_ACCDET_CON1                   0x2689
#define MT6368_ACCDET_CON2                   0x268a
#define MT6368_ACCDET_CON3                   0x268b
#define MT6368_ACCDET_CON4                   0x268c
#define MT6368_ACCDET_CON5                   0x268d
#define MT6368_ACCDET_CON6                   0x268e
#define MT6368_ACCDET_CON7                   0x268f
#define MT6368_ACCDET_CON8                   0x2690
#define MT6368_ACCDET_CON9                   0x2691
#define MT6368_ACCDET_CON10                  0x2692
#define MT6368_ACCDET_CON11                  0x2693
#define MT6368_ACCDET_CON12                  0x2694
#define MT6368_ACCDET_CON13                  0x2695
#define MT6368_ACCDET_CON14                  0x2696
#define MT6368_ACCDET_CON15                  0x2697
#define MT6368_ACCDET_CON16                  0x2698
#define MT6368_ACCDET_CON17                  0x2699
#define MT6368_ACCDET_CON18                  0x269a
#define MT6368_ACCDET_CON19                  0x269b
#define MT6368_ACCDET_CON20                  0x269c
#define MT6368_ACCDET_CON21                  0x269d
#define MT6368_ACCDET_CON22                  0x269e
#define MT6368_ACCDET_CON23                  0x269f
#define MT6368_ACCDET_CON24                  0x26a0
#define MT6368_ACCDET_CON25                  0x26a1
#define MT6368_ACCDET_CON26                  0x26a2
#define MT6368_ACCDET_CON27                  0x26a3
#define MT6368_ACCDET_CON28                  0x26a4
#define MT6368_ACCDET_CON29                  0x26a5
#define MT6368_ACCDET_CON30                  0x26a6
#define MT6368_ACCDET_CON31                  0x26a7
#define MT6368_ACCDET_CON32                  0x26a8
#define MT6368_ACCDET_CON33                  0x26a9
#define MT6368_ACCDET_CON34                  0x26aa
#define MT6368_ACCDET_CON35                  0x26ab
#define MT6368_ACCDET_CON36                  0x26ac
#define MT6368_ACCDET_CON37                  0x26ad
#define MT6368_ACCDET_CON38                  0x26ae
#define MT6368_ACCDET_CON39                  0x26af
#define MT6368_ACCDET_CON40                  0x26b0
#define MT6368_ACCDET_CON41                  0x26b1
#define MT6368_ACCDET_CON42                  0x26b2
#define MT6368_ACCDET_CON43                  0x26b3
#define MT6368_ACCDET_CON44                  0x26b4
#define MT6368_ACCDET_CON45                  0x26b5
#define MT6368_ACCDET_CON46                  0x26b6
#define MT6368_ACCDET_CON47                  0x26b7
#define MT6368_ACCDET_CON48                  0x26b8
#define MT6368_ACCDET_CON49                  0x26b9
#define MT6368_ACCDET_CON50                  0x26ba
#define MT6368_ACCDET_CON51                  0x26bb
#define MT6368_ACCDET_CON52                  0x26bc
#define MT6368_ACCDET_CON53                  0x26bd
#define MT6368_ACCDET_CON54                  0x26be
#define MT6368_ACCDET_CON55                  0x26bf
#define MT6368_ACCDET_CON56                  0x26c0
#define MT6368_ACCDET_CON57                  0x26c1
#define MT6368_ACCDET_CON58                  0x26c2
#define MT6368_ACCDET_CON59                  0x26c3
#define MT6368_ACCDET_CON60                  0x26c4
#define MT6368_ACCDET_CON61                  0x26c5
#define MT6368_ACCDET_CON62                  0x26c6
#define MT6368_ACCDET_CON63                  0x26c7
#define MT6368_ACCDET_CON64                  0x26c8
#define MT6368_ACCDET_CON65                  0x26c9
#define MT6368_ACCDET_CON66                  0x26ca
#define MT6368_ACCDET_CON67                  0x26cb
#define MT6368_ACCDET_CON68                  0x26cc
#define MT6368_ACCDET_CON69                  0x26cd
#define MT6368_ACCDET_CON70                  0x26ce
#define MT6368_ACCDET_CON71                  0x26cf
#define MT6368_ACCDET_CON72                  0x26d0
#define MT6368_ACCDET_CON73                  0x26d1
//mask is HEX;  shift is Integer
#define MT6368_PMIC_TOP_PSINT_ANA_ID_ADDR                         MT6368_TOP_PSINT_ANA_ID
#define MT6368_PMIC_TOP_PSINT_ANA_ID_MASK                         0xFF
#define MT6368_PMIC_TOP_PSINT_ANA_ID_SHIFT                        0
#define MT6368_PMIC_TOP_PSINT_DIG_ID_ADDR                         MT6368_TOP_PSINT_DIG_ID
#define MT6368_PMIC_TOP_PSINT_DIG_ID_MASK                         0xFF
#define MT6368_PMIC_TOP_PSINT_DIG_ID_SHIFT                        0
#define MT6368_PMIC_TOP_PSINT_ANA_MINOR_REV_ADDR                  MT6368_TOP_PSINT_ANA_REV
#define MT6368_PMIC_TOP_PSINT_ANA_MINOR_REV_MASK                  0xF
#define MT6368_PMIC_TOP_PSINT_ANA_MINOR_REV_SHIFT                 0
#define MT6368_PMIC_TOP_PSINT_ANA_MAJOR_REV_ADDR                  MT6368_TOP_PSINT_ANA_REV
#define MT6368_PMIC_TOP_PSINT_ANA_MAJOR_REV_MASK                  0xF
#define MT6368_PMIC_TOP_PSINT_ANA_MAJOR_REV_SHIFT                 4
#define MT6368_PMIC_TOP_PSINT_DIG_MINOR_REV_ADDR                  MT6368_TOP_PSINT_DIG_REV
#define MT6368_PMIC_TOP_PSINT_DIG_MINOR_REV_MASK                  0xF
#define MT6368_PMIC_TOP_PSINT_DIG_MINOR_REV_SHIFT                 0
#define MT6368_PMIC_TOP_PSINT_DIG_MAJOR_REV_ADDR                  MT6368_TOP_PSINT_DIG_REV
#define MT6368_PMIC_TOP_PSINT_DIG_MAJOR_REV_MASK                  0xF
#define MT6368_PMIC_TOP_PSINT_DIG_MAJOR_REV_SHIFT                 4
#define MT6368_PMIC_TOP_PSINT_DSN_CBS_ADDR                        MT6368_TOP_PSINT_DSN_DBI
#define MT6368_PMIC_TOP_PSINT_DSN_CBS_MASK                        0x3
#define MT6368_PMIC_TOP_PSINT_DSN_CBS_SHIFT                       0
#define MT6368_PMIC_TOP_PSINT_DSN_BIX_ADDR                        MT6368_TOP_PSINT_DSN_DBI
#define MT6368_PMIC_TOP_PSINT_DSN_BIX_MASK                        0x3
#define MT6368_PMIC_TOP_PSINT_DSN_BIX_SHIFT                       2
#define MT6368_PMIC_TOP_PSINT_DSN_ESP_ADDR                        MT6368_TOP_PSINT_DSN_ESP
#define MT6368_PMIC_TOP_PSINT_DSN_ESP_MASK                        0xFF
#define MT6368_PMIC_TOP_PSINT_DSN_ESP_SHIFT                       0
#define MT6368_PMIC_TOP_PSINT_DSN_FPI_ADDR                        MT6368_TOP_PSINT_DSN_FPI
#define MT6368_PMIC_TOP_PSINT_DSN_FPI_MASK                        0xFF
#define MT6368_PMIC_TOP_PSINT_DSN_FPI_SHIFT                       0
#define MT6368_PMIC_TOP_PSINT_DSN_DXI_ADDR                        MT6368_TOP_PSINT_DSN_DXI
#define MT6368_PMIC_TOP_PSINT_DSN_DXI_MASK                        0xFF
#define MT6368_PMIC_TOP_PSINT_DSN_DXI_SHIFT                       0
#define MT6368_PMIC_HWCID0_ADDR                                   MT6368_HWCID0
#define MT6368_PMIC_HWCID0_MASK                                   0xFF
#define MT6368_PMIC_HWCID0_SHIFT                                  0
#define MT6368_PMIC_HWCID1_ADDR                                   MT6368_HWCID1
#define MT6368_PMIC_HWCID1_MASK                                   0xFF
#define MT6368_PMIC_HWCID1_SHIFT                                  0
#define MT6368_PMIC_SWCID0_ADDR                                   MT6368_SWCID0
#define MT6368_PMIC_SWCID0_MASK                                   0xFF
#define MT6368_PMIC_SWCID0_SHIFT                                  0
#define MT6368_PMIC_SWCID1_ADDR                                   MT6368_SWCID1
#define MT6368_PMIC_SWCID1_MASK                                   0xFF
#define MT6368_PMIC_SWCID1_SHIFT                                  0
#define MT6368_PMIC_STS_PWRKEY_ADDR                               MT6368_PONSTS
#define MT6368_PMIC_STS_PWRKEY_MASK                               0x1
#define MT6368_PMIC_STS_PWRKEY_SHIFT                              0
#define MT6368_PMIC_STS_RTCA_ADDR                                 MT6368_PONSTS
#define MT6368_PMIC_STS_RTCA_MASK                                 0x1
#define MT6368_PMIC_STS_RTCA_SHIFT                                1
#define MT6368_PMIC_STS_CHRIN_ADDR                                MT6368_PONSTS
#define MT6368_PMIC_STS_CHRIN_MASK                                0x1
#define MT6368_PMIC_STS_CHRIN_SHIFT                               2
#define MT6368_PMIC_STS_SPAR_ADDR                                 MT6368_PONSTS
#define MT6368_PMIC_STS_SPAR_MASK                                 0x1
#define MT6368_PMIC_STS_SPAR_SHIFT                                3
#define MT6368_PMIC_STS_RBOOT_ADDR                                MT6368_PONSTS
#define MT6368_PMIC_STS_RBOOT_MASK                                0x1
#define MT6368_PMIC_STS_RBOOT_SHIFT                               4
#define MT6368_PMIC_STS_RTC_INT_ADDR                              MT6368_PONSTS
#define MT6368_PMIC_STS_RTC_INT_MASK                              0x1
#define MT6368_PMIC_STS_RTC_INT_SHIFT                             5
#define MT6368_PMIC_STS_ENON_ADDR                                 MT6368_PONSTS
#define MT6368_PMIC_STS_ENON_MASK                                 0x1
#define MT6368_PMIC_STS_ENON_SHIFT                                6
#define MT6368_PMIC_STS_BWDT_ADDR                                 MT6368_POFFSTS0
#define MT6368_PMIC_STS_BWDT_MASK                                 0x1
#define MT6368_PMIC_STS_BWDT_SHIFT                                0
#define MT6368_PMIC_STS_DDLO_ADDR                                 MT6368_POFFSTS0
#define MT6368_PMIC_STS_DDLO_MASK                                 0x1
#define MT6368_PMIC_STS_DDLO_SHIFT                                1
#define MT6368_PMIC_STS_WDT_ADDR                                  MT6368_POFFSTS0
#define MT6368_PMIC_STS_WDT_MASK                                  0x1
#define MT6368_PMIC_STS_WDT_SHIFT                                 2
#define MT6368_PMIC_STS_PUPSRC_ADDR                               MT6368_POFFSTS0
#define MT6368_PMIC_STS_PUPSRC_MASK                               0x1
#define MT6368_PMIC_STS_PUPSRC_SHIFT                              3
#define MT6368_PMIC_STS_KEYPWR_ADDR                               MT6368_POFFSTS0
#define MT6368_PMIC_STS_KEYPWR_MASK                               0x1
#define MT6368_PMIC_STS_KEYPWR_SHIFT                              4
#define MT6368_PMIC_STS_PKSP_ADDR                                 MT6368_POFFSTS0
#define MT6368_PMIC_STS_PKSP_MASK                                 0x1
#define MT6368_PMIC_STS_PKSP_SHIFT                                5
#define MT6368_PMIC_STS_OVLO_ADDR                                 MT6368_POFFSTS0
#define MT6368_PMIC_STS_OVLO_MASK                                 0x1
#define MT6368_PMIC_STS_OVLO_SHIFT                                6
#define MT6368_PMIC_STS_UVLO_VBB_ADDR                             MT6368_POFFSTS0
#define MT6368_PMIC_STS_UVLO_VBB_MASK                             0x1
#define MT6368_PMIC_STS_UVLO_VBB_SHIFT                            7
#define MT6368_PMIC_STS_UVLO_ADDR                                 MT6368_POFFSTS1
#define MT6368_PMIC_STS_UVLO_MASK                                 0x1
#define MT6368_PMIC_STS_UVLO_SHIFT                                0
#define MT6368_PMIC_STS_PGFAIL_ADDR                               MT6368_POFFSTS1
#define MT6368_PMIC_STS_PGFAIL_MASK                               0x1
#define MT6368_PMIC_STS_PGFAIL_SHIFT                              1
#define MT6368_PMIC_STS_PSOC_ADDR                                 MT6368_POFFSTS1
#define MT6368_PMIC_STS_PSOC_MASK                                 0x1
#define MT6368_PMIC_STS_PSOC_SHIFT                                2
#define MT6368_PMIC_STS_THRDN_ADDR                                MT6368_POFFSTS1
#define MT6368_PMIC_STS_THRDN_MASK                                0x1
#define MT6368_PMIC_STS_THRDN_SHIFT                               3
#define MT6368_PMIC_STS_WRST_ADDR                                 MT6368_POFFSTS1
#define MT6368_PMIC_STS_WRST_MASK                                 0x1
#define MT6368_PMIC_STS_WRST_SHIFT                                4
#define MT6368_PMIC_STS_CRST_ADDR                                 MT6368_POFFSTS1
#define MT6368_PMIC_STS_CRST_MASK                                 0x1
#define MT6368_PMIC_STS_CRST_SHIFT                                5
#define MT6368_PMIC_STS_PKEYLP_ADDR                               MT6368_POFFSTS1
#define MT6368_PMIC_STS_PKEYLP_MASK                               0x1
#define MT6368_PMIC_STS_PKEYLP_SHIFT                              6
#define MT6368_PMIC_STS_NORMOFF_ADDR                              MT6368_POFFSTS1
#define MT6368_PMIC_STS_NORMOFF_MASK                              0x1
#define MT6368_PMIC_STS_NORMOFF_SHIFT                             7
#define MT6368_PMIC_STS_EN_SQOFF_ADDR                             MT6368_POFFSTS2
#define MT6368_PMIC_STS_EN_SQOFF_MASK                             0x1
#define MT6368_PMIC_STS_EN_SQOFF_SHIFT                            0
#define MT6368_PMIC_STS_EN_EXOFF_ADDR                             MT6368_POFFSTS2
#define MT6368_PMIC_STS_EN_EXOFF_MASK                             0x1
#define MT6368_PMIC_STS_EN_EXOFF_SHIFT                            1
#define MT6368_PMIC_STS_PMICWDT_TMR2_ADDR                         MT6368_POFFSTS2
#define MT6368_PMIC_STS_PMICWDT_TMR2_MASK                         0x1
#define MT6368_PMIC_STS_PMICWDT_TMR2_SHIFT                        2
#define MT6368_PMIC_STS_PMICWDT_TMR1_ADDR                         MT6368_POFFSTS2
#define MT6368_PMIC_STS_PMICWDT_TMR1_MASK                         0x1
#define MT6368_PMIC_STS_PMICWDT_TMR1_SHIFT                        3
#define MT6368_PMIC_STS_OVLO_VBB_ADDR                             MT6368_POFFSTS2
#define MT6368_PMIC_STS_OVLO_VBB_MASK                             0x1
#define MT6368_PMIC_STS_OVLO_VBB_SHIFT                            4
#define MT6368_PMIC_STS_VIO18_PG_ADDR                             MT6368_POFFSTS2
#define MT6368_PMIC_STS_VIO18_PG_MASK                             0x1
#define MT6368_PMIC_STS_VIO18_PG_SHIFT                            5
#define MT6368_PMIC_STS_THR_LOC_ADDR                              MT6368_POFFSTS3
#define MT6368_PMIC_STS_THR_LOC_MASK                              0xF
#define MT6368_PMIC_STS_THR_LOC_SHIFT                             0
#define MT6368_PMIC_STS_PDN_MODE0_ADDR                            MT6368_POFFSTS4
#define MT6368_PMIC_STS_PDN_MODE0_MASK                            0xFF
#define MT6368_PMIC_STS_PDN_MODE0_SHIFT                           0
#define MT6368_PMIC_STS_PDN_MODE1_ADDR                            MT6368_POFFSTS5
#define MT6368_PMIC_STS_PDN_MODE1_MASK                            0xFF
#define MT6368_PMIC_STS_PDN_MODE1_SHIFT                           0
#define MT6368_PMIC_STS_PDN_MODE2_ADDR                            MT6368_POFFSTS6
#define MT6368_PMIC_STS_PDN_MODE2_MASK                            0xF
#define MT6368_PMIC_STS_PDN_MODE2_SHIFT                           0
#define MT6368_PMIC_RG_POFFSTS_CLR_ADDR                           MT6368_PSTSCTL
#define MT6368_PMIC_RG_POFFSTS_CLR_MASK                           0x1
#define MT6368_PMIC_RG_POFFSTS_CLR_SHIFT                          0
#define MT6368_PMIC_RG_PONSTS_CLR_ADDR                            MT6368_PSTSCTL
#define MT6368_PMIC_RG_PONSTS_CLR_MASK                            0x1
#define MT6368_PMIC_RG_PONSTS_CLR_SHIFT                           7
#define MT6368_PMIC_PMU_THERMAL_DEB_ADDR                          MT6368_THERMALSTATUS
#define MT6368_PMIC_PMU_THERMAL_DEB_MASK                          0x1
#define MT6368_PMIC_PMU_THERMAL_DEB_SHIFT                         6
#define MT6368_PMIC_STRUP_THERMAL_STATUS_ADDR                     MT6368_THERMALSTATUS
#define MT6368_PMIC_STRUP_THERMAL_STATUS_MASK                     0x1
#define MT6368_PMIC_STRUP_THERMAL_STATUS_SHIFT                    7
#define MT6368_PMIC_RG_SRCLKEN_IN0_EN_ADDR                        MT6368_TOP_CON
#define MT6368_PMIC_RG_SRCLKEN_IN0_EN_MASK                        0x1
#define MT6368_PMIC_RG_SRCLKEN_IN0_EN_SHIFT                       0
#define MT6368_PMIC_RG_SRCLKEN_IN0_HW_MODE_ADDR                   MT6368_TOP_CON
#define MT6368_PMIC_RG_SRCLKEN_IN0_HW_MODE_MASK                   0x1
#define MT6368_PMIC_RG_SRCLKEN_IN0_HW_MODE_SHIFT                  1
#define MT6368_PMIC_RG_SRCLKEN_IN1_EN_ADDR                        MT6368_TOP_CON
#define MT6368_PMIC_RG_SRCLKEN_IN1_EN_MASK                        0x1
#define MT6368_PMIC_RG_SRCLKEN_IN1_EN_SHIFT                       2
#define MT6368_PMIC_RG_SRCLKEN_IN1_HW_MODE_ADDR                   MT6368_TOP_CON
#define MT6368_PMIC_RG_SRCLKEN_IN1_HW_MODE_MASK                   0x1
#define MT6368_PMIC_RG_SRCLKEN_IN1_HW_MODE_SHIFT                  3
#define MT6368_PMIC_RG_SRCLKEN_IN_SYNC_EN_ADDR                    MT6368_TOP_CON
#define MT6368_PMIC_RG_SRCLKEN_IN_SYNC_EN_MASK                    0x1
#define MT6368_PMIC_RG_SRCLKEN_IN_SYNC_EN_SHIFT                   4
#define MT6368_PMIC_RG_OSC_EN_AUTO_OFF_ADDR                       MT6368_TOP_CON
#define MT6368_PMIC_RG_OSC_EN_AUTO_OFF_MASK                       0x1
#define MT6368_PMIC_RG_OSC_EN_AUTO_OFF_SHIFT                      5
#define MT6368_PMIC_TEST_OUT0_ADDR                                MT6368_TEST_OUT0
#define MT6368_PMIC_TEST_OUT0_MASK                                0xFF
#define MT6368_PMIC_TEST_OUT0_SHIFT                               0
#define MT6368_PMIC_TEST_OUT1_ADDR                                MT6368_TEST_OUT1
#define MT6368_PMIC_TEST_OUT1_MASK                                0x1F
#define MT6368_PMIC_TEST_OUT1_SHIFT                               0
#define MT6368_PMIC_RG_MON_GRP_SEL_ADDR                           MT6368_TEST_CON0
#define MT6368_PMIC_RG_MON_GRP_SEL_MASK                           0x1F
#define MT6368_PMIC_RG_MON_GRP_SEL_SHIFT                          0
#define MT6368_PMIC_RG_MON_FLAG_SEL_ADDR                          MT6368_TEST_CON1
#define MT6368_PMIC_RG_MON_FLAG_SEL_MASK                          0xFF
#define MT6368_PMIC_RG_MON_FLAG_SEL_SHIFT                         0
#define MT6368_PMIC_RG_NANDTREE_MODE_ADDR                         MT6368_TEST_CON2
#define MT6368_PMIC_RG_NANDTREE_MODE_MASK                         0x1
#define MT6368_PMIC_RG_NANDTREE_MODE_SHIFT                        0
#define MT6368_PMIC_RG_TEST_AUXADC_ADDR                           MT6368_TEST_CON2
#define MT6368_PMIC_RG_TEST_AUXADC_MASK                           0x1
#define MT6368_PMIC_RG_TEST_AUXADC_SHIFT                          1
#define MT6368_PMIC_RG_EFUSE_MODE_ADDR                            MT6368_TEST_CON2
#define MT6368_PMIC_RG_EFUSE_MODE_MASK                            0x1
#define MT6368_PMIC_RG_EFUSE_MODE_SHIFT                           2
#define MT6368_PMIC_RG_TEST_STRUP_ADDR                            MT6368_TEST_CON2
#define MT6368_PMIC_RG_TEST_STRUP_MASK                            0x1
#define MT6368_PMIC_RG_TEST_STRUP_SHIFT                           3
#define MT6368_PMIC_RG_MON_OUT_SEL_ADDR                           MT6368_TEST_CON2
#define MT6368_PMIC_RG_MON_OUT_SEL_MASK                           0xF
#define MT6368_PMIC_RG_MON_OUT_SEL_SHIFT                          4
#define MT6368_PMIC_RG_TEST_CON3_RSV_ADDR                         MT6368_TEST_CON3
#define MT6368_PMIC_RG_TEST_CON3_RSV_MASK                         0xFF
#define MT6368_PMIC_RG_TEST_CON3_RSV_SHIFT                        0
#define MT6368_PMIC_TESTMODE_SW_ADDR                              MT6368_TESTMODE_SW
#define MT6368_PMIC_TESTMODE_SW_MASK                              0x1
#define MT6368_PMIC_TESTMODE_SW_SHIFT                             0
#define MT6368_PMIC_PMU_TEST_MODE_SCAN_ADDR                       MT6368_TOPSTATUS
#define MT6368_PMIC_PMU_TEST_MODE_SCAN_MASK                       0x1
#define MT6368_PMIC_PMU_TEST_MODE_SCAN_SHIFT                      0
#define MT6368_PMIC_PWRKEY_DEB_ADDR                               MT6368_TOPSTATUS
#define MT6368_PMIC_PWRKEY_DEB_MASK                               0x1
#define MT6368_PMIC_PWRKEY_DEB_SHIFT                              1
#define MT6368_PMIC_CHRDET_DEB_ADDR                               MT6368_TOPSTATUS
#define MT6368_PMIC_CHRDET_DEB_MASK                               0x1
#define MT6368_PMIC_CHRDET_DEB_SHIFT                              2
#define MT6368_PMIC_HOMEKEY_DEB_ADDR                              MT6368_TOPSTATUS
#define MT6368_PMIC_HOMEKEY_DEB_MASK                              0x1
#define MT6368_PMIC_HOMEKEY_DEB_SHIFT                             3
#define MT6368_PMIC_HOMEKEY2_DEB_ADDR                             MT6368_TOPSTATUS
#define MT6368_PMIC_HOMEKEY2_DEB_MASK                             0x1
#define MT6368_PMIC_HOMEKEY2_DEB_SHIFT                            4
#define MT6368_PMIC_STS_SPMI_SEQ_OFF_ADDR                         MT6368_TOPSTATUS
#define MT6368_PMIC_STS_SPMI_SEQ_OFF_MASK                         0x1
#define MT6368_PMIC_STS_SPMI_SEQ_OFF_SHIFT                        6
#define MT6368_PMIC_RG_PMU_TDSEL_ADDR                             MT6368_TDSEL_CON
#define MT6368_PMIC_RG_PMU_TDSEL_MASK                             0x1
#define MT6368_PMIC_RG_PMU_TDSEL_SHIFT                            0
#define MT6368_PMIC_RG_SPMI_TDSEL_ADDR                            MT6368_TDSEL_CON
#define MT6368_PMIC_RG_SPMI_TDSEL_MASK                            0x1
#define MT6368_PMIC_RG_SPMI_TDSEL_SHIFT                           1
#define MT6368_PMIC_RG_GPIO_TDSEL_ADDR                            MT6368_TDSEL_CON
#define MT6368_PMIC_RG_GPIO_TDSEL_MASK                            0x1
#define MT6368_PMIC_RG_GPIO_TDSEL_SHIFT                           2
#define MT6368_PMIC_RG_E32CAL_TDSEL_ADDR                          MT6368_TDSEL_CON
#define MT6368_PMIC_RG_E32CAL_TDSEL_MASK                          0x1
#define MT6368_PMIC_RG_E32CAL_TDSEL_SHIFT                         3
#define MT6368_PMIC_RG_AUD_TDSEL_ADDR                             MT6368_TDSEL_CON
#define MT6368_PMIC_RG_AUD_TDSEL_MASK                             0x1
#define MT6368_PMIC_RG_AUD_TDSEL_SHIFT                            4
#define MT6368_PMIC_RG_PMU_RDSEL_ADDR                             MT6368_RDSEL_CON
#define MT6368_PMIC_RG_PMU_RDSEL_MASK                             0x1
#define MT6368_PMIC_RG_PMU_RDSEL_SHIFT                            0
#define MT6368_PMIC_RG_SPMI_RDSEL_ADDR                            MT6368_RDSEL_CON
#define MT6368_PMIC_RG_SPMI_RDSEL_MASK                            0x1
#define MT6368_PMIC_RG_SPMI_RDSEL_SHIFT                           1
#define MT6368_PMIC_RG_GPIO_RDSEL_ADDR                            MT6368_RDSEL_CON
#define MT6368_PMIC_RG_GPIO_RDSEL_MASK                            0x1
#define MT6368_PMIC_RG_GPIO_RDSEL_SHIFT                           2
#define MT6368_PMIC_RG_E32CAL_RDSEL_ADDR                          MT6368_RDSEL_CON
#define MT6368_PMIC_RG_E32CAL_RDSEL_MASK                          0x1
#define MT6368_PMIC_RG_E32CAL_RDSEL_SHIFT                         3
#define MT6368_PMIC_RG_AUD_RDSEL_ADDR                             MT6368_RDSEL_CON
#define MT6368_PMIC_RG_AUD_RDSEL_MASK                             0x1
#define MT6368_PMIC_RG_AUD_RDSEL_SHIFT                            4
#define MT6368_PMIC_RG_SMT_WDTRSTB_IN_ADDR                        MT6368_SMT_CON0
#define MT6368_PMIC_RG_SMT_WDTRSTB_IN_MASK                        0x1
#define MT6368_PMIC_RG_SMT_WDTRSTB_IN_SHIFT                       0
#define MT6368_PMIC_RG_SMT_SRCLKEN_IN0_ADDR                       MT6368_SMT_CON1
#define MT6368_PMIC_RG_SMT_SRCLKEN_IN0_MASK                       0x1
#define MT6368_PMIC_RG_SMT_SRCLKEN_IN0_SHIFT                      0
#define MT6368_PMIC_RG_SMT_SRCLKEN_IN1_ADDR                       MT6368_SMT_CON1
#define MT6368_PMIC_RG_SMT_SRCLKEN_IN1_MASK                       0x1
#define MT6368_PMIC_RG_SMT_SRCLKEN_IN1_SHIFT                      1
#define MT6368_PMIC_RG_SMT_RTC_32KIN_ADDR                         MT6368_SMT_CON1
#define MT6368_PMIC_RG_SMT_RTC_32KIN_MASK                         0x1
#define MT6368_PMIC_RG_SMT_RTC_32KIN_SHIFT                        2
#define MT6368_PMIC_RG_SMT_EINT_ADDR                              MT6368_SMT_CON1
#define MT6368_PMIC_RG_SMT_EINT_MASK                              0x1
#define MT6368_PMIC_RG_SMT_EINT_SHIFT                             3
#define MT6368_PMIC_RG_SMT_SPMI_M_SCL_ADDR                        MT6368_SMT_CON1
#define MT6368_PMIC_RG_SMT_SPMI_M_SCL_MASK                        0x1
#define MT6368_PMIC_RG_SMT_SPMI_M_SCL_SHIFT                       4
#define MT6368_PMIC_RG_SMT_SPMI_M_SDA_ADDR                        MT6368_SMT_CON1
#define MT6368_PMIC_RG_SMT_SPMI_M_SDA_MASK                        0x1
#define MT6368_PMIC_RG_SMT_SPMI_M_SDA_SHIFT                       5
#define MT6368_PMIC_RG_SMT_SPMI_P_SCL_ADDR                        MT6368_SMT_CON1
#define MT6368_PMIC_RG_SMT_SPMI_P_SCL_MASK                        0x1
#define MT6368_PMIC_RG_SMT_SPMI_P_SCL_SHIFT                       6
#define MT6368_PMIC_RG_SMT_SPMI_P_SDA_ADDR                        MT6368_SMT_CON1
#define MT6368_PMIC_RG_SMT_SPMI_P_SDA_MASK                        0x1
#define MT6368_PMIC_RG_SMT_SPMI_P_SDA_SHIFT                       7
#define MT6368_PMIC_RG_SMT_SIM_CARD_DET_N_ADDR                    MT6368_SMT_CON2
#define MT6368_PMIC_RG_SMT_SIM_CARD_DET_N_MASK                    0x1
#define MT6368_PMIC_RG_SMT_SIM_CARD_DET_N_SHIFT                   0
#define MT6368_PMIC_RG_SMT_SD_DET_ADDR                            MT6368_SMT_CON2
#define MT6368_PMIC_RG_SMT_SD_DET_MASK                            0x1
#define MT6368_PMIC_RG_SMT_SD_DET_SHIFT                           1
#define MT6368_PMIC_RG_SMT_AUD_CLK_MOSI_ADDR                      MT6368_SMT_CON2
#define MT6368_PMIC_RG_SMT_AUD_CLK_MOSI_MASK                      0x1
#define MT6368_PMIC_RG_SMT_AUD_CLK_MOSI_SHIFT                     2
#define MT6368_PMIC_RG_SMT_AUD_DAT_MOSI0_ADDR                     MT6368_SMT_CON2
#define MT6368_PMIC_RG_SMT_AUD_DAT_MOSI0_MASK                     0x1
#define MT6368_PMIC_RG_SMT_AUD_DAT_MOSI0_SHIFT                    3
#define MT6368_PMIC_RG_SMT_AUD_DAT_MOSI1_ADDR                     MT6368_SMT_CON2
#define MT6368_PMIC_RG_SMT_AUD_DAT_MOSI1_MASK                     0x1
#define MT6368_PMIC_RG_SMT_AUD_DAT_MOSI1_SHIFT                    4
#define MT6368_PMIC_RG_SMT_AUD_DAT_MOSI2_ADDR                     MT6368_SMT_CON2
#define MT6368_PMIC_RG_SMT_AUD_DAT_MOSI2_MASK                     0x1
#define MT6368_PMIC_RG_SMT_AUD_DAT_MOSI2_SHIFT                    5
#define MT6368_PMIC_RG_SMT_AUD_SYNC_MOSI_ADDR                     MT6368_SMT_CON2
#define MT6368_PMIC_RG_SMT_AUD_SYNC_MOSI_MASK                     0x1
#define MT6368_PMIC_RG_SMT_AUD_SYNC_MOSI_SHIFT                    6
#define MT6368_PMIC_RG_SMT_AUD_NLE_MOSI0_ADDR                     MT6368_SMT_CON2
#define MT6368_PMIC_RG_SMT_AUD_NLE_MOSI0_MASK                     0x1
#define MT6368_PMIC_RG_SMT_AUD_NLE_MOSI0_SHIFT                    7
#define MT6368_PMIC_RG_SMT_AUD_NLE_MOSI1_ADDR                     MT6368_SMT_CON3
#define MT6368_PMIC_RG_SMT_AUD_NLE_MOSI1_MASK                     0x1
#define MT6368_PMIC_RG_SMT_AUD_NLE_MOSI1_SHIFT                    0
#define MT6368_PMIC_RG_SMT_AUD_DAT_MISO0_ADDR                     MT6368_SMT_CON3
#define MT6368_PMIC_RG_SMT_AUD_DAT_MISO0_MASK                     0x1
#define MT6368_PMIC_RG_SMT_AUD_DAT_MISO0_SHIFT                    1
#define MT6368_PMIC_RG_SMT_AUD_DAT_MISO1_ADDR                     MT6368_SMT_CON3
#define MT6368_PMIC_RG_SMT_AUD_DAT_MISO1_MASK                     0x1
#define MT6368_PMIC_RG_SMT_AUD_DAT_MISO1_SHIFT                    2
#define MT6368_PMIC_RG_SMT_AUD_DAT_MISO2_ADDR                     MT6368_SMT_CON3
#define MT6368_PMIC_RG_SMT_AUD_DAT_MISO2_MASK                     0x1
#define MT6368_PMIC_RG_SMT_AUD_DAT_MISO2_SHIFT                    3
#define MT6368_PMIC_RG_TOP_RSV0_ADDR                              MT6368_TOP_RSV0
#define MT6368_PMIC_RG_TOP_RSV0_MASK                              0x1
#define MT6368_PMIC_RG_TOP_RSV0_SHIFT                             0
#define MT6368_PMIC_RG_TOP_RSV1_ADDR                              MT6368_TOP_RSV1
#define MT6368_PMIC_RG_TOP_RSV1_MASK                              0x1
#define MT6368_PMIC_RG_TOP_RSV1_SHIFT                             0
#define MT6368_PMIC_RG_OCTL_SRCLKEN_IN0_ADDR                      MT6368_DRV_CON0
#define MT6368_PMIC_RG_OCTL_SRCLKEN_IN0_MASK                      0xF
#define MT6368_PMIC_RG_OCTL_SRCLKEN_IN0_SHIFT                     0
#define MT6368_PMIC_RG_OCTL_SRCLKEN_IN1_ADDR                      MT6368_DRV_CON0
#define MT6368_PMIC_RG_OCTL_SRCLKEN_IN1_MASK                      0xF
#define MT6368_PMIC_RG_OCTL_SRCLKEN_IN1_SHIFT                     4
#define MT6368_PMIC_RG_OCTL_RTC_32KIN_ADDR                        MT6368_DRV_CON1
#define MT6368_PMIC_RG_OCTL_RTC_32KIN_MASK                        0xF
#define MT6368_PMIC_RG_OCTL_RTC_32KIN_SHIFT                       0
#define MT6368_PMIC_RG_OCTL_EINT_ADDR                             MT6368_DRV_CON1
#define MT6368_PMIC_RG_OCTL_EINT_MASK                             0xF
#define MT6368_PMIC_RG_OCTL_EINT_SHIFT                            4
#define MT6368_PMIC_RG_OCTL_SIM_CARD_DET_N_ADDR                   MT6368_DRV_CON2
#define MT6368_PMIC_RG_OCTL_SIM_CARD_DET_N_MASK                   0xF
#define MT6368_PMIC_RG_OCTL_SIM_CARD_DET_N_SHIFT                  0
#define MT6368_PMIC_RG_OCTL_SD_DET_ADDR                           MT6368_DRV_CON2
#define MT6368_PMIC_RG_OCTL_SD_DET_MASK                           0xF
#define MT6368_PMIC_RG_OCTL_SD_DET_SHIFT                          4
#define MT6368_PMIC_RG_OCTL_AUD_CLK_MOSI_ADDR                     MT6368_DRV_CON3
#define MT6368_PMIC_RG_OCTL_AUD_CLK_MOSI_MASK                     0xF
#define MT6368_PMIC_RG_OCTL_AUD_CLK_MOSI_SHIFT                    0
#define MT6368_PMIC_RG_OCTL_AUD_DAT_MOSI0_ADDR                    MT6368_DRV_CON3
#define MT6368_PMIC_RG_OCTL_AUD_DAT_MOSI0_MASK                    0xF
#define MT6368_PMIC_RG_OCTL_AUD_DAT_MOSI0_SHIFT                   4
#define MT6368_PMIC_RG_OCTL_AUD_DAT_MOSI1_ADDR                    MT6368_DRV_CON4
#define MT6368_PMIC_RG_OCTL_AUD_DAT_MOSI1_MASK                    0xF
#define MT6368_PMIC_RG_OCTL_AUD_DAT_MOSI1_SHIFT                   0
#define MT6368_PMIC_RG_OCTL_AUD_DAT_MOSI2_ADDR                    MT6368_DRV_CON4
#define MT6368_PMIC_RG_OCTL_AUD_DAT_MOSI2_MASK                    0xF
#define MT6368_PMIC_RG_OCTL_AUD_DAT_MOSI2_SHIFT                   4
#define MT6368_PMIC_RG_OCTL_AUD_SYNC_MOSI_ADDR                    MT6368_DRV_CON5
#define MT6368_PMIC_RG_OCTL_AUD_SYNC_MOSI_MASK                    0xF
#define MT6368_PMIC_RG_OCTL_AUD_SYNC_MOSI_SHIFT                   0
#define MT6368_PMIC_RG_OCTL_AUD_NLE_MOSI0_ADDR                    MT6368_DRV_CON5
#define MT6368_PMIC_RG_OCTL_AUD_NLE_MOSI0_MASK                    0xF
#define MT6368_PMIC_RG_OCTL_AUD_NLE_MOSI0_SHIFT                   4
#define MT6368_PMIC_RG_OCTL_AUD_NLE_MOSI1_ADDR                    MT6368_DRV_CON6
#define MT6368_PMIC_RG_OCTL_AUD_NLE_MOSI1_MASK                    0xF
#define MT6368_PMIC_RG_OCTL_AUD_NLE_MOSI1_SHIFT                   0
#define MT6368_PMIC_RG_OCTL_AUD_DAT_MISO0_ADDR                    MT6368_DRV_CON6
#define MT6368_PMIC_RG_OCTL_AUD_DAT_MISO0_MASK                    0xF
#define MT6368_PMIC_RG_OCTL_AUD_DAT_MISO0_SHIFT                   4
#define MT6368_PMIC_RG_OCTL_AUD_DAT_MISO1_ADDR                    MT6368_DRV_CON7
#define MT6368_PMIC_RG_OCTL_AUD_DAT_MISO1_MASK                    0xF
#define MT6368_PMIC_RG_OCTL_AUD_DAT_MISO1_SHIFT                   0
#define MT6368_PMIC_RG_OCTL_AUD_DAT_MISO2_ADDR                    MT6368_DRV_CON7
#define MT6368_PMIC_RG_OCTL_AUD_DAT_MISO2_MASK                    0xF
#define MT6368_PMIC_RG_OCTL_AUD_DAT_MISO2_SHIFT                   4
#define MT6368_PMIC_RG_WDTRSTB_IN_FILTER_EN_ADDR                  MT6368_FILTER_CON0
#define MT6368_PMIC_RG_WDTRSTB_IN_FILTER_EN_MASK                  0x1
#define MT6368_PMIC_RG_WDTRSTB_IN_FILTER_EN_SHIFT                 0
#define MT6368_PMIC_RG_SRCLKEN_IN0_FILTER_EN_ADDR                 MT6368_FILTER_CON1
#define MT6368_PMIC_RG_SRCLKEN_IN0_FILTER_EN_MASK                 0x1
#define MT6368_PMIC_RG_SRCLKEN_IN0_FILTER_EN_SHIFT                0
#define MT6368_PMIC_RG_SRCLKEN_IN1_FILTER_EN_ADDR                 MT6368_FILTER_CON1
#define MT6368_PMIC_RG_SRCLKEN_IN1_FILTER_EN_MASK                 0x1
#define MT6368_PMIC_RG_SRCLKEN_IN1_FILTER_EN_SHIFT                1
#define MT6368_PMIC_RG_RTC_32KIN_FILTER_EN_ADDR                   MT6368_FILTER_CON1
#define MT6368_PMIC_RG_RTC_32KIN_FILTER_EN_MASK                   0x1
#define MT6368_PMIC_RG_RTC_32KIN_FILTER_EN_SHIFT                  2
#define MT6368_PMIC_RG_EINT_FILTER_EN_ADDR                        MT6368_FILTER_CON1
#define MT6368_PMIC_RG_EINT_FILTER_EN_MASK                        0x1
#define MT6368_PMIC_RG_EINT_FILTER_EN_SHIFT                       3
#define MT6368_PMIC_RG_SPMI_M_SCL_FILTER_EN_ADDR                  MT6368_FILTER_CON1
#define MT6368_PMIC_RG_SPMI_M_SCL_FILTER_EN_MASK                  0x1
#define MT6368_PMIC_RG_SPMI_M_SCL_FILTER_EN_SHIFT                 4
#define MT6368_PMIC_RG_SPMI_M_SDA_FILTER_EN_ADDR                  MT6368_FILTER_CON1
#define MT6368_PMIC_RG_SPMI_M_SDA_FILTER_EN_MASK                  0x1
#define MT6368_PMIC_RG_SPMI_M_SDA_FILTER_EN_SHIFT                 5
#define MT6368_PMIC_RG_SPMI_P_SCL_FILTER_EN_ADDR                  MT6368_FILTER_CON1
#define MT6368_PMIC_RG_SPMI_P_SCL_FILTER_EN_MASK                  0x1
#define MT6368_PMIC_RG_SPMI_P_SCL_FILTER_EN_SHIFT                 6
#define MT6368_PMIC_RG_SPMI_P_SDA_FILTER_EN_ADDR                  MT6368_FILTER_CON1
#define MT6368_PMIC_RG_SPMI_P_SDA_FILTER_EN_MASK                  0x1
#define MT6368_PMIC_RG_SPMI_P_SDA_FILTER_EN_SHIFT                 7
#define MT6368_PMIC_RG_SIM_CARD_DET_N_FILTER_EN_ADDR              MT6368_FILTER_CON2
#define MT6368_PMIC_RG_SIM_CARD_DET_N_FILTER_EN_MASK              0x1
#define MT6368_PMIC_RG_SIM_CARD_DET_N_FILTER_EN_SHIFT             0
#define MT6368_PMIC_RG_SD_DET_FILTER_EN_ADDR                      MT6368_FILTER_CON2
#define MT6368_PMIC_RG_SD_DET_FILTER_EN_MASK                      0x1
#define MT6368_PMIC_RG_SD_DET_FILTER_EN_SHIFT                     1
#define MT6368_PMIC_RG_AUD_CLK_MOSI_FILTER_EN_ADDR                MT6368_FILTER_CON2
#define MT6368_PMIC_RG_AUD_CLK_MOSI_FILTER_EN_MASK                0x1
#define MT6368_PMIC_RG_AUD_CLK_MOSI_FILTER_EN_SHIFT               2
#define MT6368_PMIC_RG_AUD_DAT_MOSI0_FILTER_EN_ADDR               MT6368_FILTER_CON2
#define MT6368_PMIC_RG_AUD_DAT_MOSI0_FILTER_EN_MASK               0x1
#define MT6368_PMIC_RG_AUD_DAT_MOSI0_FILTER_EN_SHIFT              3
#define MT6368_PMIC_RG_AUD_DAT_MOSI1_FILTER_EN_ADDR               MT6368_FILTER_CON2
#define MT6368_PMIC_RG_AUD_DAT_MOSI1_FILTER_EN_MASK               0x1
#define MT6368_PMIC_RG_AUD_DAT_MOSI1_FILTER_EN_SHIFT              4
#define MT6368_PMIC_RG_AUD_DAT_MOSI2_FILTER_EN_ADDR               MT6368_FILTER_CON2
#define MT6368_PMIC_RG_AUD_DAT_MOSI2_FILTER_EN_MASK               0x1
#define MT6368_PMIC_RG_AUD_DAT_MOSI2_FILTER_EN_SHIFT              5
#define MT6368_PMIC_RG_AUD_SYNC_MOSI_FILTER_EN_ADDR               MT6368_FILTER_CON2
#define MT6368_PMIC_RG_AUD_SYNC_MOSI_FILTER_EN_MASK               0x1
#define MT6368_PMIC_RG_AUD_SYNC_MOSI_FILTER_EN_SHIFT              6
#define MT6368_PMIC_RG_AUD_NLE_MOSI0_FILTER_EN_ADDR               MT6368_FILTER_CON2
#define MT6368_PMIC_RG_AUD_NLE_MOSI0_FILTER_EN_MASK               0x1
#define MT6368_PMIC_RG_AUD_NLE_MOSI0_FILTER_EN_SHIFT              7
#define MT6368_PMIC_RG_AUD_NLE_MOSI1_FILTER_EN_ADDR               MT6368_FILTER_CON3
#define MT6368_PMIC_RG_AUD_NLE_MOSI1_FILTER_EN_MASK               0x1
#define MT6368_PMIC_RG_AUD_NLE_MOSI1_FILTER_EN_SHIFT              0
#define MT6368_PMIC_RG_AUD_DAT_MISO0_FILTER_EN_ADDR               MT6368_FILTER_CON3
#define MT6368_PMIC_RG_AUD_DAT_MISO0_FILTER_EN_MASK               0x1
#define MT6368_PMIC_RG_AUD_DAT_MISO0_FILTER_EN_SHIFT              1
#define MT6368_PMIC_RG_AUD_DAT_MISO1_FILTER_EN_ADDR               MT6368_FILTER_CON3
#define MT6368_PMIC_RG_AUD_DAT_MISO1_FILTER_EN_MASK               0x1
#define MT6368_PMIC_RG_AUD_DAT_MISO1_FILTER_EN_SHIFT              2
#define MT6368_PMIC_RG_AUD_DAT_MISO2_FILTER_EN_ADDR               MT6368_FILTER_CON3
#define MT6368_PMIC_RG_AUD_DAT_MISO2_FILTER_EN_MASK               0x1
#define MT6368_PMIC_RG_AUD_DAT_MISO2_FILTER_EN_SHIFT              3
#define MT6368_PMIC_RG_WDTRSTB_IN_RCSEL_ADDR                      MT6368_RCSEL_CON0
#define MT6368_PMIC_RG_WDTRSTB_IN_RCSEL_MASK                      0x1
#define MT6368_PMIC_RG_WDTRSTB_IN_RCSEL_SHIFT                     0
#define MT6368_PMIC_RG_SRCLKEN_IN0_RCSEL_ADDR                     MT6368_RCSEL_CON1
#define MT6368_PMIC_RG_SRCLKEN_IN0_RCSEL_MASK                     0x1
#define MT6368_PMIC_RG_SRCLKEN_IN0_RCSEL_SHIFT                    0
#define MT6368_PMIC_RG_SRCLKEN_IN1_RCSEL_ADDR                     MT6368_RCSEL_CON1
#define MT6368_PMIC_RG_SRCLKEN_IN1_RCSEL_MASK                     0x1
#define MT6368_PMIC_RG_SRCLKEN_IN1_RCSEL_SHIFT                    1
#define MT6368_PMIC_RG_RTC_32KIN_RCSEL_ADDR                       MT6368_RCSEL_CON1
#define MT6368_PMIC_RG_RTC_32KIN_RCSEL_MASK                       0x1
#define MT6368_PMIC_RG_RTC_32KIN_RCSEL_SHIFT                      2
#define MT6368_PMIC_RG_EINT_RCSEL_ADDR                            MT6368_RCSEL_CON1
#define MT6368_PMIC_RG_EINT_RCSEL_MASK                            0x1
#define MT6368_PMIC_RG_EINT_RCSEL_SHIFT                           3
#define MT6368_PMIC_RG_SPMI_M_SCL_RCSEL_ADDR                      MT6368_RCSEL_CON1
#define MT6368_PMIC_RG_SPMI_M_SCL_RCSEL_MASK                      0x1
#define MT6368_PMIC_RG_SPMI_M_SCL_RCSEL_SHIFT                     4
#define MT6368_PMIC_RG_SPMI_M_SDA_RCSEL_ADDR                      MT6368_RCSEL_CON1
#define MT6368_PMIC_RG_SPMI_M_SDA_RCSEL_MASK                      0x1
#define MT6368_PMIC_RG_SPMI_M_SDA_RCSEL_SHIFT                     5
#define MT6368_PMIC_RG_SPMI_P_SCL_RCSEL_ADDR                      MT6368_RCSEL_CON1
#define MT6368_PMIC_RG_SPMI_P_SCL_RCSEL_MASK                      0x1
#define MT6368_PMIC_RG_SPMI_P_SCL_RCSEL_SHIFT                     6
#define MT6368_PMIC_RG_SPMI_P_SDA_RCSEL_ADDR                      MT6368_RCSEL_CON1
#define MT6368_PMIC_RG_SPMI_P_SDA_RCSEL_MASK                      0x1
#define MT6368_PMIC_RG_SPMI_P_SDA_RCSEL_SHIFT                     7
#define MT6368_PMIC_RG_SIM_CARD_DET_N_RCSEL_ADDR                  MT6368_RCSEL_CON2
#define MT6368_PMIC_RG_SIM_CARD_DET_N_RCSEL_MASK                  0x1
#define MT6368_PMIC_RG_SIM_CARD_DET_N_RCSEL_SHIFT                 0
#define MT6368_PMIC_RG_SD_DET_RCSEL_ADDR                          MT6368_RCSEL_CON2
#define MT6368_PMIC_RG_SD_DET_RCSEL_MASK                          0x1
#define MT6368_PMIC_RG_SD_DET_RCSEL_SHIFT                         1
#define MT6368_PMIC_RG_AUD_CLK_MOSI_RCSEL_ADDR                    MT6368_RCSEL_CON2
#define MT6368_PMIC_RG_AUD_CLK_MOSI_RCSEL_MASK                    0x1
#define MT6368_PMIC_RG_AUD_CLK_MOSI_RCSEL_SHIFT                   2
#define MT6368_PMIC_RG_AUD_DAT_MOSI0_RCSEL_ADDR                   MT6368_RCSEL_CON2
#define MT6368_PMIC_RG_AUD_DAT_MOSI0_RCSEL_MASK                   0x1
#define MT6368_PMIC_RG_AUD_DAT_MOSI0_RCSEL_SHIFT                  3
#define MT6368_PMIC_RG_AUD_DAT_MOSI1_RCSEL_ADDR                   MT6368_RCSEL_CON2
#define MT6368_PMIC_RG_AUD_DAT_MOSI1_RCSEL_MASK                   0x1
#define MT6368_PMIC_RG_AUD_DAT_MOSI1_RCSEL_SHIFT                  4
#define MT6368_PMIC_RG_AUD_DAT_MOSI2_RCSEL_ADDR                   MT6368_RCSEL_CON2
#define MT6368_PMIC_RG_AUD_DAT_MOSI2_RCSEL_MASK                   0x1
#define MT6368_PMIC_RG_AUD_DAT_MOSI2_RCSEL_SHIFT                  5
#define MT6368_PMIC_RG_AUD_SYNC_MOSI_RCSEL_ADDR                   MT6368_RCSEL_CON2
#define MT6368_PMIC_RG_AUD_SYNC_MOSI_RCSEL_MASK                   0x1
#define MT6368_PMIC_RG_AUD_SYNC_MOSI_RCSEL_SHIFT                  6
#define MT6368_PMIC_RG_AUD_NLE_MOSI0_RCSEL_ADDR                   MT6368_RCSEL_CON2
#define MT6368_PMIC_RG_AUD_NLE_MOSI0_RCSEL_MASK                   0x1
#define MT6368_PMIC_RG_AUD_NLE_MOSI0_RCSEL_SHIFT                  7
#define MT6368_PMIC_RG_AUD_NLE_MOSI1_RCSEL_ADDR                   MT6368_RCSEL_CON3
#define MT6368_PMIC_RG_AUD_NLE_MOSI1_RCSEL_MASK                   0x1
#define MT6368_PMIC_RG_AUD_NLE_MOSI1_RCSEL_SHIFT                  0
#define MT6368_PMIC_RG_AUD_DAT_MISO0_RCSEL_ADDR                   MT6368_RCSEL_CON3
#define MT6368_PMIC_RG_AUD_DAT_MISO0_RCSEL_MASK                   0x1
#define MT6368_PMIC_RG_AUD_DAT_MISO0_RCSEL_SHIFT                  1
#define MT6368_PMIC_RG_AUD_DAT_MISO1_RCSEL_ADDR                   MT6368_RCSEL_CON3
#define MT6368_PMIC_RG_AUD_DAT_MISO1_RCSEL_MASK                   0x1
#define MT6368_PMIC_RG_AUD_DAT_MISO1_RCSEL_SHIFT                  2
#define MT6368_PMIC_RG_AUD_DAT_MISO2_RCSEL_ADDR                   MT6368_RCSEL_CON3
#define MT6368_PMIC_RG_AUD_DAT_MISO2_RCSEL_MASK                   0x1
#define MT6368_PMIC_RG_AUD_DAT_MISO2_RCSEL_SHIFT                  3
#define MT6368_PMIC_TOP_STATUS_ADDR                               MT6368_TOP_STATUS
#define MT6368_PMIC_TOP_STATUS_MASK                               0xF
#define MT6368_PMIC_TOP_STATUS_SHIFT                              0
#define MT6368_PMIC_TOP_STATUS_SET_ADDR                           MT6368_TOP_STATUS_SET
#define MT6368_PMIC_TOP_STATUS_SET_MASK                           0x3
#define MT6368_PMIC_TOP_STATUS_SET_SHIFT                          0
#define MT6368_PMIC_TOP_STATUS_CLR_ADDR                           MT6368_TOP_STATUS_CLR
#define MT6368_PMIC_TOP_STATUS_CLR_MASK                           0x3
#define MT6368_PMIC_TOP_STATUS_CLR_SHIFT                          0
#define MT6368_PMIC_VM_MODE_ADDR                                  MT6368_TOP_TRAP
#define MT6368_PMIC_VM_MODE_MASK                                  0x3
#define MT6368_PMIC_VM_MODE_SHIFT                                 0
#define MT6368_PMIC_RG_INT_EN_RCS0_ADDR                           MT6368_MISC_TOP_INT_CON0
#define MT6368_PMIC_RG_INT_EN_RCS0_MASK                           0x1
#define MT6368_PMIC_RG_INT_EN_RCS0_SHIFT                          0
#define MT6368_PMIC_RG_INT_EN_SPMI_CMD_ALERT_ADDR                 MT6368_MISC_TOP_INT_CON0
#define MT6368_PMIC_RG_INT_EN_SPMI_CMD_ALERT_MASK                 0x1
#define MT6368_PMIC_RG_INT_EN_SPMI_CMD_ALERT_SHIFT                1
#define MT6368_PMIC_RG_INT_EN_SPMI_P_CMD_ALERT_ADDR               MT6368_MISC_TOP_INT_CON0
#define MT6368_PMIC_RG_INT_EN_SPMI_P_CMD_ALERT_MASK               0x1
#define MT6368_PMIC_RG_INT_EN_SPMI_P_CMD_ALERT_SHIFT              2
#define MT6368_PMIC_RG_INT_EN_BM_PROTREG_ADDR                     MT6368_MISC_TOP_INT_CON0
#define MT6368_PMIC_RG_INT_EN_BM_PROTREG_MASK                     0x1
#define MT6368_PMIC_RG_INT_EN_BM_PROTREG_SHIFT                    6
#define MT6368_PMIC_RG_INT_EN_VRC_PROTREG_ADDR                    MT6368_MISC_TOP_INT_CON0
#define MT6368_PMIC_RG_INT_EN_VRC_PROTREG_MASK                    0x1
#define MT6368_PMIC_RG_INT_EN_VRC_PROTREG_SHIFT                   7
#define MT6368_PMIC_MISC_TOP_INT_CON0_SET_ADDR                    MT6368_MISC_TOP_INT_CON0_SET
#define MT6368_PMIC_MISC_TOP_INT_CON0_SET_MASK                    0xFF
#define MT6368_PMIC_MISC_TOP_INT_CON0_SET_SHIFT                   0
#define MT6368_PMIC_MISC_TOP_INT_CON0_CLR_ADDR                    MT6368_MISC_TOP_INT_CON0_CLR
#define MT6368_PMIC_MISC_TOP_INT_CON0_CLR_MASK                    0xFF
#define MT6368_PMIC_MISC_TOP_INT_CON0_CLR_SHIFT                   0
#define MT6368_PMIC_RG_INT_EN_BUCK_PROTREG_ADDR                   MT6368_MISC_TOP_INT_CON1
#define MT6368_PMIC_RG_INT_EN_BUCK_PROTREG_MASK                   0x1
#define MT6368_PMIC_RG_INT_EN_BUCK_PROTREG_SHIFT                  0
#define MT6368_PMIC_RG_INT_EN_LDO_PROTREG_ADDR                    MT6368_MISC_TOP_INT_CON1
#define MT6368_PMIC_RG_INT_EN_LDO_PROTREG_MASK                    0x1
#define MT6368_PMIC_RG_INT_EN_LDO_PROTREG_SHIFT                   1
#define MT6368_PMIC_RG_INT_EN_PSC_PROTREG_ADDR                    MT6368_MISC_TOP_INT_CON1
#define MT6368_PMIC_RG_INT_EN_PSC_PROTREG_MASK                    0x1
#define MT6368_PMIC_RG_INT_EN_PSC_PROTREG_SHIFT                   2
#define MT6368_PMIC_RG_INT_EN_PLT_PROTREG_ADDR                    MT6368_MISC_TOP_INT_CON1
#define MT6368_PMIC_RG_INT_EN_PLT_PROTREG_MASK                    0x1
#define MT6368_PMIC_RG_INT_EN_PLT_PROTREG_SHIFT                   3
#define MT6368_PMIC_RG_INT_EN_HK_PROTREG_ADDR                     MT6368_MISC_TOP_INT_CON1
#define MT6368_PMIC_RG_INT_EN_HK_PROTREG_MASK                     0x1
#define MT6368_PMIC_RG_INT_EN_HK_PROTREG_SHIFT                    4
#define MT6368_PMIC_RG_INT_EN_SCK_PROTREG_ADDR                    MT6368_MISC_TOP_INT_CON1
#define MT6368_PMIC_RG_INT_EN_SCK_PROTREG_MASK                    0x1
#define MT6368_PMIC_RG_INT_EN_SCK_PROTREG_SHIFT                   5
#define MT6368_PMIC_RG_INT_EN_XPP_PROTREG_ADDR                    MT6368_MISC_TOP_INT_CON1
#define MT6368_PMIC_RG_INT_EN_XPP_PROTREG_MASK                    0x1
#define MT6368_PMIC_RG_INT_EN_XPP_PROTREG_SHIFT                   6
#define MT6368_PMIC_RG_INT_EN_TOP_PROTREG_ADDR                    MT6368_MISC_TOP_INT_CON1
#define MT6368_PMIC_RG_INT_EN_TOP_PROTREG_MASK                    0x1
#define MT6368_PMIC_RG_INT_EN_TOP_PROTREG_SHIFT                   7
#define MT6368_PMIC_MISC_TOP_INT_CON1_SET_ADDR                    MT6368_MISC_TOP_INT_CON1_SET
#define MT6368_PMIC_MISC_TOP_INT_CON1_SET_MASK                    0xFF
#define MT6368_PMIC_MISC_TOP_INT_CON1_SET_SHIFT                   0
#define MT6368_PMIC_MISC_TOP_INT_CON1_CLR_ADDR                    MT6368_MISC_TOP_INT_CON1_CLR
#define MT6368_PMIC_MISC_TOP_INT_CON1_CLR_MASK                    0xFF
#define MT6368_PMIC_MISC_TOP_INT_CON1_CLR_SHIFT                   0
#define MT6368_PMIC_RG_INT_MASK_RCS0_ADDR                         MT6368_MISC_TOP_INT_MASK_CON0
#define MT6368_PMIC_RG_INT_MASK_RCS0_MASK                         0x1
#define MT6368_PMIC_RG_INT_MASK_RCS0_SHIFT                        0
#define MT6368_PMIC_RG_INT_MASK_SPMI_CMD_ALERT_ADDR               MT6368_MISC_TOP_INT_MASK_CON0
#define MT6368_PMIC_RG_INT_MASK_SPMI_CMD_ALERT_MASK               0x1
#define MT6368_PMIC_RG_INT_MASK_SPMI_CMD_ALERT_SHIFT              1
#define MT6368_PMIC_RG_INT_MASK_SPMI_P_CMD_ALERT_ADDR             MT6368_MISC_TOP_INT_MASK_CON0
#define MT6368_PMIC_RG_INT_MASK_SPMI_P_CMD_ALERT_MASK             0x1
#define MT6368_PMIC_RG_INT_MASK_SPMI_P_CMD_ALERT_SHIFT            2
#define MT6368_PMIC_RG_INT_MASK_BM_PROTREG_ADDR                   MT6368_MISC_TOP_INT_MASK_CON0
#define MT6368_PMIC_RG_INT_MASK_BM_PROTREG_MASK                   0x1
#define MT6368_PMIC_RG_INT_MASK_BM_PROTREG_SHIFT                  6
#define MT6368_PMIC_RG_INT_MASK_VRC_PROTREG_ADDR                  MT6368_MISC_TOP_INT_MASK_CON0
#define MT6368_PMIC_RG_INT_MASK_VRC_PROTREG_MASK                  0x1
#define MT6368_PMIC_RG_INT_MASK_VRC_PROTREG_SHIFT                 7
#define MT6368_PMIC_MISC_TOP_INT_MASK_CON0_SET_ADDR               MT6368_MISC_TOP_INT_MASK_CON0_SET
#define MT6368_PMIC_MISC_TOP_INT_MASK_CON0_SET_MASK               0xFF
#define MT6368_PMIC_MISC_TOP_INT_MASK_CON0_SET_SHIFT              0
#define MT6368_PMIC_MISC_TOP_INT_MASK_CON0_CLR_ADDR               MT6368_MISC_TOP_INT_MASK_CON0_CLR
#define MT6368_PMIC_MISC_TOP_INT_MASK_CON0_CLR_MASK               0xFF
#define MT6368_PMIC_MISC_TOP_INT_MASK_CON0_CLR_SHIFT              0
#define MT6368_PMIC_RG_INT_MASK_BUCK_PROTREG_ADDR                 MT6368_MISC_TOP_INT_MASK_CON1
#define MT6368_PMIC_RG_INT_MASK_BUCK_PROTREG_MASK                 0x1
#define MT6368_PMIC_RG_INT_MASK_BUCK_PROTREG_SHIFT                0
#define MT6368_PMIC_RG_INT_MASK_LDO_PROTREG_ADDR                  MT6368_MISC_TOP_INT_MASK_CON1
#define MT6368_PMIC_RG_INT_MASK_LDO_PROTREG_MASK                  0x1
#define MT6368_PMIC_RG_INT_MASK_LDO_PROTREG_SHIFT                 1
#define MT6368_PMIC_RG_INT_MASK_PSC_PROTREG_ADDR                  MT6368_MISC_TOP_INT_MASK_CON1
#define MT6368_PMIC_RG_INT_MASK_PSC_PROTREG_MASK                  0x1
#define MT6368_PMIC_RG_INT_MASK_PSC_PROTREG_SHIFT                 2
#define MT6368_PMIC_RG_INT_MASK_PLT_PROTREG_ADDR                  MT6368_MISC_TOP_INT_MASK_CON1
#define MT6368_PMIC_RG_INT_MASK_PLT_PROTREG_MASK                  0x1
#define MT6368_PMIC_RG_INT_MASK_PLT_PROTREG_SHIFT                 3
#define MT6368_PMIC_RG_INT_MASK_HK_PROTREG_ADDR                   MT6368_MISC_TOP_INT_MASK_CON1
#define MT6368_PMIC_RG_INT_MASK_HK_PROTREG_MASK                   0x1
#define MT6368_PMIC_RG_INT_MASK_HK_PROTREG_SHIFT                  4
#define MT6368_PMIC_RG_INT_MASK_SCK_PROTREG_ADDR                  MT6368_MISC_TOP_INT_MASK_CON1
#define MT6368_PMIC_RG_INT_MASK_SCK_PROTREG_MASK                  0x1
#define MT6368_PMIC_RG_INT_MASK_SCK_PROTREG_SHIFT                 5
#define MT6368_PMIC_RG_INT_MASK_XPP_PROTREG_ADDR                  MT6368_MISC_TOP_INT_MASK_CON1
#define MT6368_PMIC_RG_INT_MASK_XPP_PROTREG_MASK                  0x1
#define MT6368_PMIC_RG_INT_MASK_XPP_PROTREG_SHIFT                 6
#define MT6368_PMIC_RG_INT_MASK_TOP_PROTREG_ADDR                  MT6368_MISC_TOP_INT_MASK_CON1
#define MT6368_PMIC_RG_INT_MASK_TOP_PROTREG_MASK                  0x1
#define MT6368_PMIC_RG_INT_MASK_TOP_PROTREG_SHIFT                 7
#define MT6368_PMIC_MISC_TOP_INT_MASK_CON1_SET_ADDR               MT6368_MISC_TOP_INT_MASK_CON1_SET
#define MT6368_PMIC_MISC_TOP_INT_MASK_CON1_SET_MASK               0xFF
#define MT6368_PMIC_MISC_TOP_INT_MASK_CON1_SET_SHIFT              0
#define MT6368_PMIC_MISC_TOP_INT_MASK_CON1_CLR_ADDR               MT6368_MISC_TOP_INT_MASK_CON1_CLR
#define MT6368_PMIC_MISC_TOP_INT_MASK_CON1_CLR_MASK               0xFF
#define MT6368_PMIC_MISC_TOP_INT_MASK_CON1_CLR_SHIFT              0
#define MT6368_PMIC_RG_INT_STATUS_RCS0_ADDR                       MT6368_MISC_TOP_INT_STATUS0
#define MT6368_PMIC_RG_INT_STATUS_RCS0_MASK                       0x1
#define MT6368_PMIC_RG_INT_STATUS_RCS0_SHIFT                      0
#define MT6368_PMIC_RG_INT_STATUS_SPMI_CMD_ALERT_ADDR             MT6368_MISC_TOP_INT_STATUS0
#define MT6368_PMIC_RG_INT_STATUS_SPMI_CMD_ALERT_MASK             0x1
#define MT6368_PMIC_RG_INT_STATUS_SPMI_CMD_ALERT_SHIFT            1
#define MT6368_PMIC_RG_INT_STATUS_SPMI_P_CMD_ALERT_ADDR           MT6368_MISC_TOP_INT_STATUS0
#define MT6368_PMIC_RG_INT_STATUS_SPMI_P_CMD_ALERT_MASK           0x1
#define MT6368_PMIC_RG_INT_STATUS_SPMI_P_CMD_ALERT_SHIFT          2
#define MT6368_PMIC_RG_INT_STATUS_BM_PROTREG_ADDR                 MT6368_MISC_TOP_INT_STATUS0
#define MT6368_PMIC_RG_INT_STATUS_BM_PROTREG_MASK                 0x1
#define MT6368_PMIC_RG_INT_STATUS_BM_PROTREG_SHIFT                6
#define MT6368_PMIC_RG_INT_STATUS_VRC_PROTREG_ADDR                MT6368_MISC_TOP_INT_STATUS0
#define MT6368_PMIC_RG_INT_STATUS_VRC_PROTREG_MASK                0x1
#define MT6368_PMIC_RG_INT_STATUS_VRC_PROTREG_SHIFT               7
#define MT6368_PMIC_RG_INT_STATUS_BUCK_PROTREG_ADDR               MT6368_MISC_TOP_INT_STATUS1
#define MT6368_PMIC_RG_INT_STATUS_BUCK_PROTREG_MASK               0x1
#define MT6368_PMIC_RG_INT_STATUS_BUCK_PROTREG_SHIFT              0
#define MT6368_PMIC_RG_INT_STATUS_LDO_PROTREG_ADDR                MT6368_MISC_TOP_INT_STATUS1
#define MT6368_PMIC_RG_INT_STATUS_LDO_PROTREG_MASK                0x1
#define MT6368_PMIC_RG_INT_STATUS_LDO_PROTREG_SHIFT               1
#define MT6368_PMIC_RG_INT_STATUS_PSC_PROTREG_ADDR                MT6368_MISC_TOP_INT_STATUS1
#define MT6368_PMIC_RG_INT_STATUS_PSC_PROTREG_MASK                0x1
#define MT6368_PMIC_RG_INT_STATUS_PSC_PROTREG_SHIFT               2
#define MT6368_PMIC_RG_INT_STATUS_PLT_PROTREG_ADDR                MT6368_MISC_TOP_INT_STATUS1
#define MT6368_PMIC_RG_INT_STATUS_PLT_PROTREG_MASK                0x1
#define MT6368_PMIC_RG_INT_STATUS_PLT_PROTREG_SHIFT               3
#define MT6368_PMIC_RG_INT_STATUS_HK_PROTREG_ADDR                 MT6368_MISC_TOP_INT_STATUS1
#define MT6368_PMIC_RG_INT_STATUS_HK_PROTREG_MASK                 0x1
#define MT6368_PMIC_RG_INT_STATUS_HK_PROTREG_SHIFT                4
#define MT6368_PMIC_RG_INT_STATUS_SCK_PROTREG_ADDR                MT6368_MISC_TOP_INT_STATUS1
#define MT6368_PMIC_RG_INT_STATUS_SCK_PROTREG_MASK                0x1
#define MT6368_PMIC_RG_INT_STATUS_SCK_PROTREG_SHIFT               5
#define MT6368_PMIC_RG_INT_STATUS_XPP_PROTREG_ADDR                MT6368_MISC_TOP_INT_STATUS1
#define MT6368_PMIC_RG_INT_STATUS_XPP_PROTREG_MASK                0x1
#define MT6368_PMIC_RG_INT_STATUS_XPP_PROTREG_SHIFT               6
#define MT6368_PMIC_RG_INT_STATUS_TOP_PROTREG_ADDR                MT6368_MISC_TOP_INT_STATUS1
#define MT6368_PMIC_RG_INT_STATUS_TOP_PROTREG_MASK                0x1
#define MT6368_PMIC_RG_INT_STATUS_TOP_PROTREG_SHIFT               7
#define MT6368_PMIC_RG_INT_RAW_STATUS_BM_PROTREG_ADDR             MT6368_MISC_TOP_INT_RAW_STATUS0
#define MT6368_PMIC_RG_INT_RAW_STATUS_BM_PROTREG_MASK             0x1
#define MT6368_PMIC_RG_INT_RAW_STATUS_BM_PROTREG_SHIFT            6
#define MT6368_PMIC_RG_INT_RAW_STATUS_VRC_PROTREG_ADDR            MT6368_MISC_TOP_INT_RAW_STATUS0
#define MT6368_PMIC_RG_INT_RAW_STATUS_VRC_PROTREG_MASK            0x1
#define MT6368_PMIC_RG_INT_RAW_STATUS_VRC_PROTREG_SHIFT           7
#define MT6368_PMIC_RG_INT_RAW_STATUS_BUCK_PROTREG_ADDR           MT6368_MISC_TOP_INT_RAW_STATUS1
#define MT6368_PMIC_RG_INT_RAW_STATUS_BUCK_PROTREG_MASK           0x1
#define MT6368_PMIC_RG_INT_RAW_STATUS_BUCK_PROTREG_SHIFT          0
#define MT6368_PMIC_RG_INT_RAW_STATUS_LDO_PROTREG_ADDR            MT6368_MISC_TOP_INT_RAW_STATUS1
#define MT6368_PMIC_RG_INT_RAW_STATUS_LDO_PROTREG_MASK            0x1
#define MT6368_PMIC_RG_INT_RAW_STATUS_LDO_PROTREG_SHIFT           1
#define MT6368_PMIC_RG_INT_RAW_STATUS_PSC_PROTREG_ADDR            MT6368_MISC_TOP_INT_RAW_STATUS1
#define MT6368_PMIC_RG_INT_RAW_STATUS_PSC_PROTREG_MASK            0x1
#define MT6368_PMIC_RG_INT_RAW_STATUS_PSC_PROTREG_SHIFT           2
#define MT6368_PMIC_RG_INT_RAW_STATUS_PLT_PROTREG_ADDR            MT6368_MISC_TOP_INT_RAW_STATUS1
#define MT6368_PMIC_RG_INT_RAW_STATUS_PLT_PROTREG_MASK            0x1
#define MT6368_PMIC_RG_INT_RAW_STATUS_PLT_PROTREG_SHIFT           3
#define MT6368_PMIC_RG_INT_RAW_STATUS_HK_PROTREG_ADDR             MT6368_MISC_TOP_INT_RAW_STATUS1
#define MT6368_PMIC_RG_INT_RAW_STATUS_HK_PROTREG_MASK             0x1
#define MT6368_PMIC_RG_INT_RAW_STATUS_HK_PROTREG_SHIFT            4
#define MT6368_PMIC_RG_INT_RAW_STATUS_SCK_PROTREG_ADDR            MT6368_MISC_TOP_INT_RAW_STATUS1
#define MT6368_PMIC_RG_INT_RAW_STATUS_SCK_PROTREG_MASK            0x1
#define MT6368_PMIC_RG_INT_RAW_STATUS_SCK_PROTREG_SHIFT           5
#define MT6368_PMIC_RG_INT_RAW_STATUS_XPP_PROTREG_ADDR            MT6368_MISC_TOP_INT_RAW_STATUS1
#define MT6368_PMIC_RG_INT_RAW_STATUS_XPP_PROTREG_MASK            0x1
#define MT6368_PMIC_RG_INT_RAW_STATUS_XPP_PROTREG_SHIFT           6
#define MT6368_PMIC_RG_INT_RAW_STATUS_TOP_PROTREG_ADDR            MT6368_MISC_TOP_INT_RAW_STATUS1
#define MT6368_PMIC_RG_INT_RAW_STATUS_TOP_PROTREG_MASK            0x1
#define MT6368_PMIC_RG_INT_RAW_STATUS_TOP_PROTREG_SHIFT           7
#define MT6368_PMIC_RG_INT_MASK_BUCK_TOP_ADDR                     MT6368_TOP_INT_MASK_CON0
#define MT6368_PMIC_RG_INT_MASK_BUCK_TOP_MASK                     0x1
#define MT6368_PMIC_RG_INT_MASK_BUCK_TOP_SHIFT                    0
#define MT6368_PMIC_RG_INT_MASK_LDO_TOP_ADDR                      MT6368_TOP_INT_MASK_CON0
#define MT6368_PMIC_RG_INT_MASK_LDO_TOP_MASK                      0x1
#define MT6368_PMIC_RG_INT_MASK_LDO_TOP_SHIFT                     1
#define MT6368_PMIC_RG_INT_MASK_PSC_TOP_ADDR                      MT6368_TOP_INT_MASK_CON0
#define MT6368_PMIC_RG_INT_MASK_PSC_TOP_MASK                      0x1
#define MT6368_PMIC_RG_INT_MASK_PSC_TOP_SHIFT                     2
#define MT6368_PMIC_RG_INT_MASK_PLT_TOP_ADDR                      MT6368_TOP_INT_MASK_CON0
#define MT6368_PMIC_RG_INT_MASK_PLT_TOP_MASK                      0x1
#define MT6368_PMIC_RG_INT_MASK_PLT_TOP_SHIFT                     3
#define MT6368_PMIC_RG_INT_MASK_HK_TOP_ADDR                       MT6368_TOP_INT_MASK_CON0
#define MT6368_PMIC_RG_INT_MASK_HK_TOP_MASK                       0x1
#define MT6368_PMIC_RG_INT_MASK_HK_TOP_SHIFT                      4
#define MT6368_PMIC_RG_INT_MASK_SCK_TOP_ADDR                      MT6368_TOP_INT_MASK_CON0
#define MT6368_PMIC_RG_INT_MASK_SCK_TOP_MASK                      0x1
#define MT6368_PMIC_RG_INT_MASK_SCK_TOP_SHIFT                     5
#define MT6368_PMIC_RG_INT_MASK_BM_TOP_ADDR                       MT6368_TOP_INT_MASK_CON0
#define MT6368_PMIC_RG_INT_MASK_BM_TOP_MASK                       0x1
#define MT6368_PMIC_RG_INT_MASK_BM_TOP_SHIFT                      6
#define MT6368_PMIC_RG_INT_MASK_AUD_TOP_ADDR                      MT6368_TOP_INT_MASK_CON0
#define MT6368_PMIC_RG_INT_MASK_AUD_TOP_MASK                      0x1
#define MT6368_PMIC_RG_INT_MASK_AUD_TOP_SHIFT                     7
#define MT6368_PMIC_TOP_INT_MASK_CON0_SET_ADDR                    MT6368_TOP_INT_MASK_CON0_SET
#define MT6368_PMIC_TOP_INT_MASK_CON0_SET_MASK                    0xFF
#define MT6368_PMIC_TOP_INT_MASK_CON0_SET_SHIFT                   0
#define MT6368_PMIC_TOP_INT_MASK_CON0_CLR_ADDR                    MT6368_TOP_INT_MASK_CON0_CLR
#define MT6368_PMIC_TOP_INT_MASK_CON0_CLR_MASK                    0xFF
#define MT6368_PMIC_TOP_INT_MASK_CON0_CLR_SHIFT                   0
#define MT6368_PMIC_RG_INT_MASK_CHIP_TOP_ADDR                     MT6368_TOP_INT_MASK_CON1
#define MT6368_PMIC_RG_INT_MASK_CHIP_TOP_MASK                     0x1
#define MT6368_PMIC_RG_INT_MASK_CHIP_TOP_SHIFT                    7
#define MT6368_PMIC_TOP_INT_MASK_CON1_SET_ADDR                    MT6368_TOP_INT_MASK_CON1_SET
#define MT6368_PMIC_TOP_INT_MASK_CON1_SET_MASK                    0xFF
#define MT6368_PMIC_TOP_INT_MASK_CON1_SET_SHIFT                   0
#define MT6368_PMIC_TOP_INT_MASK_CON1_CLR_ADDR                    MT6368_TOP_INT_MASK_CON1_CLR
#define MT6368_PMIC_TOP_INT_MASK_CON1_CLR_MASK                    0xFF
#define MT6368_PMIC_TOP_INT_MASK_CON1_CLR_SHIFT                   0
#define MT6368_PMIC_INT_STATUS_RCS0_ADDR                          MT6368_TOP_INT_STATUS0
#define MT6368_PMIC_INT_STATUS_RCS0_MASK                          0x1
#define MT6368_PMIC_INT_STATUS_RCS0_SHIFT                         0
#define MT6368_PMIC_INT_STATUS_SPMI_CMD_ALERT_ADDR                MT6368_TOP_INT_STATUS0
#define MT6368_PMIC_INT_STATUS_SPMI_CMD_ALERT_MASK                0x1
#define MT6368_PMIC_INT_STATUS_SPMI_CMD_ALERT_SHIFT               1
#define MT6368_PMIC_INT_STATUS_SPMI_P_CMD_ALERT_ADDR              MT6368_TOP_INT_STATUS0
#define MT6368_PMIC_INT_STATUS_SPMI_P_CMD_ALERT_MASK              0x1
#define MT6368_PMIC_INT_STATUS_SPMI_P_CMD_ALERT_SHIFT             2
#define MT6368_PMIC_INT_STATUS_TOP_RSV_ADDR                       MT6368_TOP_INT_STATUS0
#define MT6368_PMIC_INT_STATUS_TOP_RSV_MASK                       0xF
#define MT6368_PMIC_INT_STATUS_TOP_RSV_SHIFT                      3
#define MT6368_PMIC_INT_STATUS_CHIP_TOP_ADDR                      MT6368_TOP_INT_STATUS0
#define MT6368_PMIC_INT_STATUS_CHIP_TOP_MASK                      0x1
#define MT6368_PMIC_INT_STATUS_CHIP_TOP_SHIFT                     7
#define MT6368_PMIC_INT_STATUS_BUCK_TOP_ADDR                      MT6368_TOP_INT_STATUS1
#define MT6368_PMIC_INT_STATUS_BUCK_TOP_MASK                      0x1
#define MT6368_PMIC_INT_STATUS_BUCK_TOP_SHIFT                     0
#define MT6368_PMIC_INT_STATUS_LDO_TOP_ADDR                       MT6368_TOP_INT_STATUS1
#define MT6368_PMIC_INT_STATUS_LDO_TOP_MASK                       0x1
#define MT6368_PMIC_INT_STATUS_LDO_TOP_SHIFT                      1
#define MT6368_PMIC_INT_STATUS_PSC_TOP_ADDR                       MT6368_TOP_INT_STATUS1
#define MT6368_PMIC_INT_STATUS_PSC_TOP_MASK                       0x1
#define MT6368_PMIC_INT_STATUS_PSC_TOP_SHIFT                      2
#define MT6368_PMIC_INT_STATUS_PLT_TOP_ADDR                       MT6368_TOP_INT_STATUS1
#define MT6368_PMIC_INT_STATUS_PLT_TOP_MASK                       0x1
#define MT6368_PMIC_INT_STATUS_PLT_TOP_SHIFT                      3
#define MT6368_PMIC_INT_STATUS_HK_TOP_ADDR                        MT6368_TOP_INT_STATUS1
#define MT6368_PMIC_INT_STATUS_HK_TOP_MASK                        0x1
#define MT6368_PMIC_INT_STATUS_HK_TOP_SHIFT                       4
#define MT6368_PMIC_INT_STATUS_SCK_TOP_ADDR                       MT6368_TOP_INT_STATUS1
#define MT6368_PMIC_INT_STATUS_SCK_TOP_MASK                       0x1
#define MT6368_PMIC_INT_STATUS_SCK_TOP_SHIFT                      5
#define MT6368_PMIC_INT_STATUS_BM_TOP_ADDR                        MT6368_TOP_INT_STATUS1
#define MT6368_PMIC_INT_STATUS_BM_TOP_MASK                        0x1
#define MT6368_PMIC_INT_STATUS_BM_TOP_SHIFT                       6
#define MT6368_PMIC_INT_STATUS_AUD_TOP_ADDR                       MT6368_TOP_INT_STATUS1
#define MT6368_PMIC_INT_STATUS_AUD_TOP_MASK                       0x1
#define MT6368_PMIC_INT_STATUS_AUD_TOP_SHIFT                      7
#define MT6368_PMIC_INT_RAW_STATUS_RCS0_ADDR                      MT6368_TOP_INT_RAW_STATUS0
#define MT6368_PMIC_INT_RAW_STATUS_RCS0_MASK                      0x1
#define MT6368_PMIC_INT_RAW_STATUS_RCS0_SHIFT                     0
#define MT6368_PMIC_INT_RAW_STATUS_SPMI_CMD_ALERT_ADDR            MT6368_TOP_INT_RAW_STATUS0
#define MT6368_PMIC_INT_RAW_STATUS_SPMI_CMD_ALERT_MASK            0x1
#define MT6368_PMIC_INT_RAW_STATUS_SPMI_CMD_ALERT_SHIFT           1
#define MT6368_PMIC_INT_RAW_STATUS_SPMI_P_CMD_ALERT_ADDR          MT6368_TOP_INT_RAW_STATUS0
#define MT6368_PMIC_INT_RAW_STATUS_SPMI_P_CMD_ALERT_MASK          0x1
#define MT6368_PMIC_INT_RAW_STATUS_SPMI_P_CMD_ALERT_SHIFT         2
#define MT6368_PMIC_INT_RAW_STATUS_TOP_RSV_ADDR                   MT6368_TOP_INT_RAW_STATUS0
#define MT6368_PMIC_INT_RAW_STATUS_TOP_RSV_MASK                   0xF
#define MT6368_PMIC_INT_RAW_STATUS_TOP_RSV_SHIFT                  3
#define MT6368_PMIC_INT_RAW_STATUS_CHIP_TOP_ADDR                  MT6368_TOP_INT_RAW_STATUS0
#define MT6368_PMIC_INT_RAW_STATUS_CHIP_TOP_MASK                  0x1
#define MT6368_PMIC_INT_RAW_STATUS_CHIP_TOP_SHIFT                 7
#define MT6368_PMIC_INT_RAW_STATUS_BUCK_TOP_ADDR                  MT6368_TOP_INT_RAW_STATUS1
#define MT6368_PMIC_INT_RAW_STATUS_BUCK_TOP_MASK                  0x1
#define MT6368_PMIC_INT_RAW_STATUS_BUCK_TOP_SHIFT                 0
#define MT6368_PMIC_INT_RAW_STATUS_LDO_TOP_ADDR                   MT6368_TOP_INT_RAW_STATUS1
#define MT6368_PMIC_INT_RAW_STATUS_LDO_TOP_MASK                   0x1
#define MT6368_PMIC_INT_RAW_STATUS_LDO_TOP_SHIFT                  1
#define MT6368_PMIC_INT_RAW_STATUS_PSC_TOP_ADDR                   MT6368_TOP_INT_RAW_STATUS1
#define MT6368_PMIC_INT_RAW_STATUS_PSC_TOP_MASK                   0x1
#define MT6368_PMIC_INT_RAW_STATUS_PSC_TOP_SHIFT                  2
#define MT6368_PMIC_INT_RAW_STATUS_PLT_TOP_ADDR                   MT6368_TOP_INT_RAW_STATUS1
#define MT6368_PMIC_INT_RAW_STATUS_PLT_TOP_MASK                   0x1
#define MT6368_PMIC_INT_RAW_STATUS_PLT_TOP_SHIFT                  3
#define MT6368_PMIC_INT_RAW_STATUS_HK_TOP_ADDR                    MT6368_TOP_INT_RAW_STATUS1
#define MT6368_PMIC_INT_RAW_STATUS_HK_TOP_MASK                    0x1
#define MT6368_PMIC_INT_RAW_STATUS_HK_TOP_SHIFT                   4
#define MT6368_PMIC_INT_RAW_STATUS_SCK_TOP_ADDR                   MT6368_TOP_INT_RAW_STATUS1
#define MT6368_PMIC_INT_RAW_STATUS_SCK_TOP_MASK                   0x1
#define MT6368_PMIC_INT_RAW_STATUS_SCK_TOP_SHIFT                  5
#define MT6368_PMIC_INT_RAW_STATUS_BM_TOP_ADDR                    MT6368_TOP_INT_RAW_STATUS1
#define MT6368_PMIC_INT_RAW_STATUS_BM_TOP_MASK                    0x1
#define MT6368_PMIC_INT_RAW_STATUS_BM_TOP_SHIFT                   6
#define MT6368_PMIC_INT_RAW_STATUS_AUD_TOP_ADDR                   MT6368_TOP_INT_RAW_STATUS1
#define MT6368_PMIC_INT_RAW_STATUS_AUD_TOP_MASK                   0x1
#define MT6368_PMIC_INT_RAW_STATUS_AUD_TOP_SHIFT                  7
#define MT6368_PMIC_RG_INT_POLARITY_ADDR                          MT6368_TOP_INT_CON0
#define MT6368_PMIC_RG_INT_POLARITY_MASK                          0x1
#define MT6368_PMIC_RG_INT_POLARITY_SHIFT                         0
#define MT6368_PMIC_RG_EINT_OPDRAIN_SEL_ADDR                      MT6368_TOP_EINT_CON0
#define MT6368_PMIC_RG_EINT_OPDRAIN_SEL_MASK                      0x1
#define MT6368_PMIC_RG_EINT_OPDRAIN_SEL_SHIFT                     0
#define MT6368_PMIC_RG_VIO18_SWITCH_EN_ADDR                       MT6368_TOP_VIO_CON0
#define MT6368_PMIC_RG_VIO18_SWITCH_EN_MASK                       0x1
#define MT6368_PMIC_RG_VIO18_SWITCH_EN_SHIFT                      0
#define MT6368_PMIC_RG_RESETB_SWEN_ADDR                           MT6368_TOP_RESETB_CON0
#define MT6368_PMIC_RG_RESETB_SWEN_MASK                           0x1
#define MT6368_PMIC_RG_RESETB_SWEN_SHIFT                          0
#define MT6368_PMIC_RG_RESETB_SW_ADDR                             MT6368_TOP_RESETB_CON0
#define MT6368_PMIC_RG_RESETB_SW_MASK                             0x1
#define MT6368_PMIC_RG_RESETB_SW_SHIFT                            1
#define MT6368_PMIC_RG_OSC_SEL_SRCLKEN0_EN_ADDR                   MT6368_TOP_OSC_CON0
#define MT6368_PMIC_RG_OSC_SEL_SRCLKEN0_EN_MASK                   0x1
#define MT6368_PMIC_RG_OSC_SEL_SRCLKEN0_EN_SHIFT                  0
#define MT6368_PMIC_RG_OSC_SEL_SRCLKEN1_EN_ADDR                   MT6368_TOP_OSC_CON0
#define MT6368_PMIC_RG_OSC_SEL_SRCLKEN1_EN_MASK                   0x1
#define MT6368_PMIC_RG_OSC_SEL_SRCLKEN1_EN_SHIFT                  1
#define MT6368_PMIC_RG_OSC_SEL_SRCLKEN2_EN_ADDR                   MT6368_TOP_OSC_CON0
#define MT6368_PMIC_RG_OSC_SEL_SRCLKEN2_EN_MASK                   0x1
#define MT6368_PMIC_RG_OSC_SEL_SRCLKEN2_EN_SHIFT                  2
#define MT6368_PMIC_RG_OSC_SEL_PMRCEN0_EN_ADDR                    MT6368_TOP_OSC_CON0
#define MT6368_PMIC_RG_OSC_SEL_PMRCEN0_EN_MASK                    0x1
#define MT6368_PMIC_RG_OSC_SEL_PMRCEN0_EN_SHIFT                   3
#define MT6368_PMIC_RG_OSC_SEL_DCXO26M_EN_ADDR                    MT6368_TOP_OSC_CON0
#define MT6368_PMIC_RG_OSC_SEL_DCXO26M_EN_MASK                    0x1
#define MT6368_PMIC_RG_OSC_SEL_DCXO26M_EN_SHIFT                   4
#define MT6368_PMIC_RG_OSC_SEL_SCP_VREQ_EN_ADDR                   MT6368_TOP_OSC_CON0
#define MT6368_PMIC_RG_OSC_SEL_SCP_VREQ_EN_MASK                   0x1
#define MT6368_PMIC_RG_OSC_SEL_SCP_VREQ_EN_SHIFT                  5
#define MT6368_PMIC_RG_OSC_SRCLKEN_DEB_TD_ADDR                    MT6368_TOP_OSC_CON1
#define MT6368_PMIC_RG_OSC_SRCLKEN_DEB_TD_MASK                    0xF
#define MT6368_PMIC_RG_OSC_SRCLKEN_DEB_TD_SHIFT                   0
#define MT6368_PMIC_RG_OSC_SRCLKEN0_DEB_EN_ADDR                   MT6368_TOP_OSC_CON1
#define MT6368_PMIC_RG_OSC_SRCLKEN0_DEB_EN_MASK                   0x1
#define MT6368_PMIC_RG_OSC_SRCLKEN0_DEB_EN_SHIFT                  4
#define MT6368_PMIC_RG_OSC_SRCLKEN2_DEB_EN_ADDR                   MT6368_TOP_OSC_CON1
#define MT6368_PMIC_RG_OSC_SRCLKEN2_DEB_EN_MASK                   0x1
#define MT6368_PMIC_RG_OSC_SRCLKEN2_DEB_EN_SHIFT                  6
#define MT6368_PMIC_RG_OSC_SPMIACT_EXT_TD_ADDR                    MT6368_TOP_OSC_CON2
#define MT6368_PMIC_RG_OSC_SPMIACT_EXT_TD_MASK                    0xF
#define MT6368_PMIC_RG_OSC_SPMIACT_EXT_TD_SHIFT                   0
#define MT6368_PMIC_RG_OSC_SPMIACT_EXT_EN_ADDR                    MT6368_TOP_OSC_CON2
#define MT6368_PMIC_RG_OSC_SPMIACT_EXT_EN_MASK                    0x1
#define MT6368_PMIC_RG_OSC_SPMIACT_EXT_EN_SHIFT                   4
#define MT6368_PMIC_RG_OSC_SEL_SMPL_POL_ADDR                      MT6368_TOP_OSC_CON3
#define MT6368_PMIC_RG_OSC_SEL_SMPL_POL_MASK                      0x1
#define MT6368_PMIC_RG_OSC_SEL_SMPL_POL_SHIFT                     0
#define MT6368_PMIC_RG_OSC_SEL_L2H_MASK_ADDR                      MT6368_TOP_OSC_CON3
#define MT6368_PMIC_RG_OSC_SEL_L2H_MASK_MASK                      0x1
#define MT6368_PMIC_RG_OSC_SEL_L2H_MASK_SHIFT                     1
#define MT6368_PMIC_TOP_IO_ANA_ID_ADDR                            MT6368_TOP_IO_ANA_ID
#define MT6368_PMIC_TOP_IO_ANA_ID_MASK                            0xFF
#define MT6368_PMIC_TOP_IO_ANA_ID_SHIFT                           0
#define MT6368_PMIC_TOP_IO_DIG_ID_ADDR                            MT6368_TOP_IO_DIG_ID
#define MT6368_PMIC_TOP_IO_DIG_ID_MASK                            0xFF
#define MT6368_PMIC_TOP_IO_DIG_ID_SHIFT                           0
#define MT6368_PMIC_TOP_IO_ANA_MINOR_REV_ADDR                     MT6368_TOP_IO_ANA_REV
#define MT6368_PMIC_TOP_IO_ANA_MINOR_REV_MASK                     0xF
#define MT6368_PMIC_TOP_IO_ANA_MINOR_REV_SHIFT                    0
#define MT6368_PMIC_TOP_IO_ANA_MAJOR_REV_ADDR                     MT6368_TOP_IO_ANA_REV
#define MT6368_PMIC_TOP_IO_ANA_MAJOR_REV_MASK                     0xF
#define MT6368_PMIC_TOP_IO_ANA_MAJOR_REV_SHIFT                    4
#define MT6368_PMIC_TOP_IO_DIG_MINOR_REV_ADDR                     MT6368_TOP_IO_DIG_REV
#define MT6368_PMIC_TOP_IO_DIG_MINOR_REV_MASK                     0xF
#define MT6368_PMIC_TOP_IO_DIG_MINOR_REV_SHIFT                    0
#define MT6368_PMIC_TOP_IO_DIG_MAJOR_REV_ADDR                     MT6368_TOP_IO_DIG_REV
#define MT6368_PMIC_TOP_IO_DIG_MAJOR_REV_MASK                     0xF
#define MT6368_PMIC_TOP_IO_DIG_MAJOR_REV_SHIFT                    4
#define MT6368_PMIC_TOP_IO_DSN_CBS_ADDR                           MT6368_TOP_IO_DSN_DBI
#define MT6368_PMIC_TOP_IO_DSN_CBS_MASK                           0x3
#define MT6368_PMIC_TOP_IO_DSN_CBS_SHIFT                          0
#define MT6368_PMIC_TOP_IO_DSN_BIX_ADDR                           MT6368_TOP_IO_DSN_DBI
#define MT6368_PMIC_TOP_IO_DSN_BIX_MASK                           0x3
#define MT6368_PMIC_TOP_IO_DSN_BIX_SHIFT                          2
#define MT6368_PMIC_TOP_IO_DSN_ESP_ADDR                           MT6368_TOP_IO_DSN_ESP
#define MT6368_PMIC_TOP_IO_DSN_ESP_MASK                           0xFF
#define MT6368_PMIC_TOP_IO_DSN_ESP_SHIFT                          0
#define MT6368_PMIC_TOP_IO_DSN_FPI_ADDR                           MT6368_TOP_IO_DSN_FPI
#define MT6368_PMIC_TOP_IO_DSN_FPI_MASK                           0xFF
#define MT6368_PMIC_TOP_IO_DSN_FPI_SHIFT                          0
#define MT6368_PMIC_TOP_IO_DSN_DXI_ADDR                           MT6368_TOP_IO_DSN_DXI
#define MT6368_PMIC_TOP_IO_DSN_DXI_MASK                           0xFF
#define MT6368_PMIC_TOP_IO_DSN_DXI_SHIFT                          0
#define MT6368_PMIC_GPIO_DIR0_ADDR                                MT6368_GPIO_DIR0
#define MT6368_PMIC_GPIO_DIR0_MASK                                0xFF
#define MT6368_PMIC_GPIO_DIR0_SHIFT                               0
#define MT6368_PMIC_GPIO_DIR0_SET_ADDR                            MT6368_GPIO_DIR0_SET
#define MT6368_PMIC_GPIO_DIR0_SET_MASK                            0xFF
#define MT6368_PMIC_GPIO_DIR0_SET_SHIFT                           0
#define MT6368_PMIC_GPIO_DIR0_CLR_ADDR                            MT6368_GPIO_DIR0_CLR
#define MT6368_PMIC_GPIO_DIR0_CLR_MASK                            0xFF
#define MT6368_PMIC_GPIO_DIR0_CLR_SHIFT                           0
#define MT6368_PMIC_GPIO_DIR1_ADDR                                MT6368_GPIO_DIR1
#define MT6368_PMIC_GPIO_DIR1_MASK                                0xFF
#define MT6368_PMIC_GPIO_DIR1_SHIFT                               0
#define MT6368_PMIC_GPIO_DIR1_SET_ADDR                            MT6368_GPIO_DIR1_SET
#define MT6368_PMIC_GPIO_DIR1_SET_MASK                            0xFF
#define MT6368_PMIC_GPIO_DIR1_SET_SHIFT                           0
#define MT6368_PMIC_GPIO_DIR1_CLR_ADDR                            MT6368_GPIO_DIR1_CLR
#define MT6368_PMIC_GPIO_DIR1_CLR_MASK                            0xFF
#define MT6368_PMIC_GPIO_DIR1_CLR_SHIFT                           0
#define MT6368_PMIC_GPIO_DIR2_ADDR                                MT6368_GPIO_DIR2
#define MT6368_PMIC_GPIO_DIR2_MASK                                0xFF
#define MT6368_PMIC_GPIO_DIR2_SHIFT                               0
#define MT6368_PMIC_GPIO_DIR2_SET_ADDR                            MT6368_GPIO_DIR2_SET
#define MT6368_PMIC_GPIO_DIR2_SET_MASK                            0xFF
#define MT6368_PMIC_GPIO_DIR2_SET_SHIFT                           0
#define MT6368_PMIC_GPIO_DIR2_CLR_ADDR                            MT6368_GPIO_DIR2_CLR
#define MT6368_PMIC_GPIO_DIR2_CLR_MASK                            0xFF
#define MT6368_PMIC_GPIO_DIR2_CLR_SHIFT                           0
#define MT6368_PMIC_GPIO_PULLEN0_ADDR                             MT6368_GPIO_PULLEN0
#define MT6368_PMIC_GPIO_PULLEN0_MASK                             0xFF
#define MT6368_PMIC_GPIO_PULLEN0_SHIFT                            0
#define MT6368_PMIC_GPIO_PULLEN0_SET_ADDR                         MT6368_GPIO_PULLEN0_SET
#define MT6368_PMIC_GPIO_PULLEN0_SET_MASK                         0xFF
#define MT6368_PMIC_GPIO_PULLEN0_SET_SHIFT                        0
#define MT6368_PMIC_GPIO_PULLEN0_CLR_ADDR                         MT6368_GPIO_PULLEN0_CLR
#define MT6368_PMIC_GPIO_PULLEN0_CLR_MASK                         0xFF
#define MT6368_PMIC_GPIO_PULLEN0_CLR_SHIFT                        0
#define MT6368_PMIC_GPIO_PULLEN1_ADDR                             MT6368_GPIO_PULLEN1
#define MT6368_PMIC_GPIO_PULLEN1_MASK                             0xFF
#define MT6368_PMIC_GPIO_PULLEN1_SHIFT                            0
#define MT6368_PMIC_GPIO_PULLEN1_SET_ADDR                         MT6368_GPIO_PULLEN1_SET
#define MT6368_PMIC_GPIO_PULLEN1_SET_MASK                         0xFF
#define MT6368_PMIC_GPIO_PULLEN1_SET_SHIFT                        0
#define MT6368_PMIC_GPIO_PULLEN1_CLR_ADDR                         MT6368_GPIO_PULLEN1_CLR
#define MT6368_PMIC_GPIO_PULLEN1_CLR_MASK                         0xFF
#define MT6368_PMIC_GPIO_PULLEN1_CLR_SHIFT                        0
#define MT6368_PMIC_GPIO_PULLEN2_ADDR                             MT6368_GPIO_PULLEN2
#define MT6368_PMIC_GPIO_PULLEN2_MASK                             0xFF
#define MT6368_PMIC_GPIO_PULLEN2_SHIFT                            0
#define MT6368_PMIC_GPIO_PULLEN2_SET_ADDR                         MT6368_GPIO_PULLEN2_SET
#define MT6368_PMIC_GPIO_PULLEN2_SET_MASK                         0xFF
#define MT6368_PMIC_GPIO_PULLEN2_SET_SHIFT                        0
#define MT6368_PMIC_GPIO_PULLEN2_CLR_ADDR                         MT6368_GPIO_PULLEN2_CLR
#define MT6368_PMIC_GPIO_PULLEN2_CLR_MASK                         0xFF
#define MT6368_PMIC_GPIO_PULLEN2_CLR_SHIFT                        0
#define MT6368_PMIC_GPIO_PULLSEL0_ADDR                            MT6368_GPIO_PULLSEL0
#define MT6368_PMIC_GPIO_PULLSEL0_MASK                            0xFF
#define MT6368_PMIC_GPIO_PULLSEL0_SHIFT                           0
#define MT6368_PMIC_GPIO_PULLSEL0_SET_ADDR                        MT6368_GPIO_PULLSEL0_SET
#define MT6368_PMIC_GPIO_PULLSEL0_SET_MASK                        0xFF
#define MT6368_PMIC_GPIO_PULLSEL0_SET_SHIFT                       0
#define MT6368_PMIC_GPIO_PULLSEL0_CLR_ADDR                        MT6368_GPIO_PULLSEL0_CLR
#define MT6368_PMIC_GPIO_PULLSEL0_CLR_MASK                        0xFF
#define MT6368_PMIC_GPIO_PULLSEL0_CLR_SHIFT                       0
#define MT6368_PMIC_GPIO_PULLSEL1_ADDR                            MT6368_GPIO_PULLSEL1
#define MT6368_PMIC_GPIO_PULLSEL1_MASK                            0xFF
#define MT6368_PMIC_GPIO_PULLSEL1_SHIFT                           0
#define MT6368_PMIC_GPIO_PULLSEL1_SET_ADDR                        MT6368_GPIO_PULLSEL1_SET
#define MT6368_PMIC_GPIO_PULLSEL1_SET_MASK                        0xFF
#define MT6368_PMIC_GPIO_PULLSEL1_SET_SHIFT                       0
#define MT6368_PMIC_GPIO_PULLSEL1_CLR_ADDR                        MT6368_GPIO_PULLSEL1_CLR
#define MT6368_PMIC_GPIO_PULLSEL1_CLR_MASK                        0xFF
#define MT6368_PMIC_GPIO_PULLSEL1_CLR_SHIFT                       0
#define MT6368_PMIC_GPIO_PULLSEL2_ADDR                            MT6368_GPIO_PULLSEL2
#define MT6368_PMIC_GPIO_PULLSEL2_MASK                            0xFF
#define MT6368_PMIC_GPIO_PULLSEL2_SHIFT                           0
#define MT6368_PMIC_GPIO_PULLSEL2_SET_ADDR                        MT6368_GPIO_PULLSEL2_SET
#define MT6368_PMIC_GPIO_PULLSEL2_SET_MASK                        0xFF
#define MT6368_PMIC_GPIO_PULLSEL2_SET_SHIFT                       0
#define MT6368_PMIC_GPIO_PULLSEL2_CLR_ADDR                        MT6368_GPIO_PULLSEL2_CLR
#define MT6368_PMIC_GPIO_PULLSEL2_CLR_MASK                        0xFF
#define MT6368_PMIC_GPIO_PULLSEL2_CLR_SHIFT                       0
#define MT6368_PMIC_GPIO_DINV0_ADDR                               MT6368_GPIO_DINV0
#define MT6368_PMIC_GPIO_DINV0_MASK                               0xFF
#define MT6368_PMIC_GPIO_DINV0_SHIFT                              0
#define MT6368_PMIC_GPIO_DINV0_SET_ADDR                           MT6368_GPIO_DINV0_SET
#define MT6368_PMIC_GPIO_DINV0_SET_MASK                           0xFF
#define MT6368_PMIC_GPIO_DINV0_SET_SHIFT                          0
#define MT6368_PMIC_GPIO_DINV0_CLR_ADDR                           MT6368_GPIO_DINV0_CLR
#define MT6368_PMIC_GPIO_DINV0_CLR_MASK                           0xFF
#define MT6368_PMIC_GPIO_DINV0_CLR_SHIFT                          0
#define MT6368_PMIC_GPIO_DINV1_ADDR                               MT6368_GPIO_DINV1
#define MT6368_PMIC_GPIO_DINV1_MASK                               0xFF
#define MT6368_PMIC_GPIO_DINV1_SHIFT                              0
#define MT6368_PMIC_GPIO_DINV1_SET_ADDR                           MT6368_GPIO_DINV1_SET
#define MT6368_PMIC_GPIO_DINV1_SET_MASK                           0xFF
#define MT6368_PMIC_GPIO_DINV1_SET_SHIFT                          0
#define MT6368_PMIC_GPIO_DINV1_CLR_ADDR                           MT6368_GPIO_DINV1_CLR
#define MT6368_PMIC_GPIO_DINV1_CLR_MASK                           0xFF
#define MT6368_PMIC_GPIO_DINV1_CLR_SHIFT                          0
#define MT6368_PMIC_GPIO_DINV2_ADDR                               MT6368_GPIO_DINV2
#define MT6368_PMIC_GPIO_DINV2_MASK                               0xFF
#define MT6368_PMIC_GPIO_DINV2_SHIFT                              0
#define MT6368_PMIC_GPIO_DINV2_SET_ADDR                           MT6368_GPIO_DINV2_SET
#define MT6368_PMIC_GPIO_DINV2_SET_MASK                           0xFF
#define MT6368_PMIC_GPIO_DINV2_SET_SHIFT                          0
#define MT6368_PMIC_GPIO_DINV2_CLR_ADDR                           MT6368_GPIO_DINV2_CLR
#define MT6368_PMIC_GPIO_DINV2_CLR_MASK                           0xFF
#define MT6368_PMIC_GPIO_DINV2_CLR_SHIFT                          0
#define MT6368_PMIC_GPIO_DOUT0_ADDR                               MT6368_GPIO_DOUT0
#define MT6368_PMIC_GPIO_DOUT0_MASK                               0xFF
#define MT6368_PMIC_GPIO_DOUT0_SHIFT                              0
#define MT6368_PMIC_GPIO_DOUT0_SET_ADDR                           MT6368_GPIO_DOUT0_SET
#define MT6368_PMIC_GPIO_DOUT0_SET_MASK                           0xFF
#define MT6368_PMIC_GPIO_DOUT0_SET_SHIFT                          0
#define MT6368_PMIC_GPIO_DOUT0_CLR_ADDR                           MT6368_GPIO_DOUT0_CLR
#define MT6368_PMIC_GPIO_DOUT0_CLR_MASK                           0xFF
#define MT6368_PMIC_GPIO_DOUT0_CLR_SHIFT                          0
#define MT6368_PMIC_GPIO_DOUT1_ADDR                               MT6368_GPIO_DOUT1
#define MT6368_PMIC_GPIO_DOUT1_MASK                               0xFF
#define MT6368_PMIC_GPIO_DOUT1_SHIFT                              0
#define MT6368_PMIC_GPIO_DOUT1_SET_ADDR                           MT6368_GPIO_DOUT1_SET
#define MT6368_PMIC_GPIO_DOUT1_SET_MASK                           0xFF
#define MT6368_PMIC_GPIO_DOUT1_SET_SHIFT                          0
#define MT6368_PMIC_GPIO_DOUT1_CLR_ADDR                           MT6368_GPIO_DOUT1_CLR
#define MT6368_PMIC_GPIO_DOUT1_CLR_MASK                           0xFF
#define MT6368_PMIC_GPIO_DOUT1_CLR_SHIFT                          0
#define MT6368_PMIC_GPIO_DOUT2_ADDR                               MT6368_GPIO_DOUT2
#define MT6368_PMIC_GPIO_DOUT2_MASK                               0xFF
#define MT6368_PMIC_GPIO_DOUT2_SHIFT                              0
#define MT6368_PMIC_GPIO_DOUT2_SET_ADDR                           MT6368_GPIO_DOUT2_SET
#define MT6368_PMIC_GPIO_DOUT2_SET_MASK                           0xFF
#define MT6368_PMIC_GPIO_DOUT2_SET_SHIFT                          0
#define MT6368_PMIC_GPIO_DOUT2_CLR_ADDR                           MT6368_GPIO_DOUT2_CLR
#define MT6368_PMIC_GPIO_DOUT2_CLR_MASK                           0xFF
#define MT6368_PMIC_GPIO_DOUT2_CLR_SHIFT                          0
#define MT6368_PMIC_GPIO_PI0_ADDR                                 MT6368_GPIO_PI0
#define MT6368_PMIC_GPIO_PI0_MASK                                 0xFF
#define MT6368_PMIC_GPIO_PI0_SHIFT                                0
#define MT6368_PMIC_GPIO_PI1_ADDR                                 MT6368_GPIO_PI1
#define MT6368_PMIC_GPIO_PI1_MASK                                 0xFF
#define MT6368_PMIC_GPIO_PI1_SHIFT                                0
#define MT6368_PMIC_GPIO_PI2_ADDR                                 MT6368_GPIO_PI2
#define MT6368_PMIC_GPIO_PI2_MASK                                 0xFF
#define MT6368_PMIC_GPIO_PI2_SHIFT                                0
#define MT6368_PMIC_GPIO_POE0_ADDR                                MT6368_GPIO_POE0
#define MT6368_PMIC_GPIO_POE0_MASK                                0xFF
#define MT6368_PMIC_GPIO_POE0_SHIFT                               0
#define MT6368_PMIC_GPIO_POE1_ADDR                                MT6368_GPIO_POE1
#define MT6368_PMIC_GPIO_POE1_MASK                                0xFF
#define MT6368_PMIC_GPIO_POE1_SHIFT                               0
#define MT6368_PMIC_GPIO_POE2_ADDR                                MT6368_GPIO_POE2
#define MT6368_PMIC_GPIO_POE2_MASK                                0xFF
#define MT6368_PMIC_GPIO_POE2_SHIFT                               0
#define MT6368_PMIC_GPIO0_MODE_ADDR                               MT6368_GPIO_MODE0
#define MT6368_PMIC_GPIO0_MODE_MASK                               0x7
#define MT6368_PMIC_GPIO0_MODE_SHIFT                              0
#define MT6368_PMIC_GPIO1_MODE_ADDR                               MT6368_GPIO_MODE0
#define MT6368_PMIC_GPIO1_MODE_MASK                               0x7
#define MT6368_PMIC_GPIO1_MODE_SHIFT                              3
#define MT6368_PMIC_GPIO_MODE0_SET_ADDR                           MT6368_GPIO_MODE0_SET
#define MT6368_PMIC_GPIO_MODE0_SET_MASK                           0xFF
#define MT6368_PMIC_GPIO_MODE0_SET_SHIFT                          0
#define MT6368_PMIC_GPIO_MODE0_CLR_ADDR                           MT6368_GPIO_MODE0_CLR
#define MT6368_PMIC_GPIO_MODE0_CLR_MASK                           0xFF
#define MT6368_PMIC_GPIO_MODE0_CLR_SHIFT                          0
#define MT6368_PMIC_GPIO2_MODE_ADDR                               MT6368_GPIO_MODE1
#define MT6368_PMIC_GPIO2_MODE_MASK                               0x7
#define MT6368_PMIC_GPIO2_MODE_SHIFT                              0
#define MT6368_PMIC_GPIO3_MODE_ADDR                               MT6368_GPIO_MODE1
#define MT6368_PMIC_GPIO3_MODE_MASK                               0x7
#define MT6368_PMIC_GPIO3_MODE_SHIFT                              3
#define MT6368_PMIC_GPIO_MODE1_SET_ADDR                           MT6368_GPIO_MODE1_SET
#define MT6368_PMIC_GPIO_MODE1_SET_MASK                           0xFF
#define MT6368_PMIC_GPIO_MODE1_SET_SHIFT                          0
#define MT6368_PMIC_GPIO_MODE1_CLR_ADDR                           MT6368_GPIO_MODE1_CLR
#define MT6368_PMIC_GPIO_MODE1_CLR_MASK                           0xFF
#define MT6368_PMIC_GPIO_MODE1_CLR_SHIFT                          0
#define MT6368_PMIC_GPIO4_MODE_ADDR                               MT6368_GPIO_MODE2
#define MT6368_PMIC_GPIO4_MODE_MASK                               0x7
#define MT6368_PMIC_GPIO4_MODE_SHIFT                              0
#define MT6368_PMIC_GPIO5_MODE_ADDR                               MT6368_GPIO_MODE2
#define MT6368_PMIC_GPIO5_MODE_MASK                               0x7
#define MT6368_PMIC_GPIO5_MODE_SHIFT                              3
#define MT6368_PMIC_GPIO_MODE2_SET_ADDR                           MT6368_GPIO_MODE2_SET
#define MT6368_PMIC_GPIO_MODE2_SET_MASK                           0xFF
#define MT6368_PMIC_GPIO_MODE2_SET_SHIFT                          0
#define MT6368_PMIC_GPIO_MODE2_CLR_ADDR                           MT6368_GPIO_MODE2_CLR
#define MT6368_PMIC_GPIO_MODE2_CLR_MASK                           0xFF
#define MT6368_PMIC_GPIO_MODE2_CLR_SHIFT                          0
#define MT6368_PMIC_GPIO6_MODE_ADDR                               MT6368_GPIO_MODE3
#define MT6368_PMIC_GPIO6_MODE_MASK                               0x7
#define MT6368_PMIC_GPIO6_MODE_SHIFT                              0
#define MT6368_PMIC_GPIO7_MODE_ADDR                               MT6368_GPIO_MODE3
#define MT6368_PMIC_GPIO7_MODE_MASK                               0x7
#define MT6368_PMIC_GPIO7_MODE_SHIFT                              3
#define MT6368_PMIC_GPIO_MODE3_SET_ADDR                           MT6368_GPIO_MODE3_SET
#define MT6368_PMIC_GPIO_MODE3_SET_MASK                           0xFF
#define MT6368_PMIC_GPIO_MODE3_SET_SHIFT                          0
#define MT6368_PMIC_GPIO_MODE3_CLR_ADDR                           MT6368_GPIO_MODE3_CLR
#define MT6368_PMIC_GPIO_MODE3_CLR_MASK                           0xFF
#define MT6368_PMIC_GPIO_MODE3_CLR_SHIFT                          0
#define MT6368_PMIC_GPIO8_MODE_ADDR                               MT6368_GPIO_MODE4
#define MT6368_PMIC_GPIO8_MODE_MASK                               0x7
#define MT6368_PMIC_GPIO8_MODE_SHIFT                              0
#define MT6368_PMIC_GPIO9_MODE_ADDR                               MT6368_GPIO_MODE4
#define MT6368_PMIC_GPIO9_MODE_MASK                               0x7
#define MT6368_PMIC_GPIO9_MODE_SHIFT                              3
#define MT6368_PMIC_GPIO_MODE4_SET_ADDR                           MT6368_GPIO_MODE4_SET
#define MT6368_PMIC_GPIO_MODE4_SET_MASK                           0xFF
#define MT6368_PMIC_GPIO_MODE4_SET_SHIFT                          0
#define MT6368_PMIC_GPIO_MODE4_CLR_ADDR                           MT6368_GPIO_MODE4_CLR
#define MT6368_PMIC_GPIO_MODE4_CLR_MASK                           0xFF
#define MT6368_PMIC_GPIO_MODE4_CLR_SHIFT                          0
#define MT6368_PMIC_GPIO10_MODE_ADDR                              MT6368_GPIO_MODE5
#define MT6368_PMIC_GPIO10_MODE_MASK                              0x7
#define MT6368_PMIC_GPIO10_MODE_SHIFT                             0
#define MT6368_PMIC_GPIO11_MODE_ADDR                              MT6368_GPIO_MODE5
#define MT6368_PMIC_GPIO11_MODE_MASK                              0x7
#define MT6368_PMIC_GPIO11_MODE_SHIFT                             3
#define MT6368_PMIC_GPIO_MODE5_SET_ADDR                           MT6368_GPIO_MODE5_SET
#define MT6368_PMIC_GPIO_MODE5_SET_MASK                           0xFF
#define MT6368_PMIC_GPIO_MODE5_SET_SHIFT                          0
#define MT6368_PMIC_GPIO_MODE5_CLR_ADDR                           MT6368_GPIO_MODE5_CLR
#define MT6368_PMIC_GPIO_MODE5_CLR_MASK                           0xFF
#define MT6368_PMIC_GPIO_MODE5_CLR_SHIFT                          0
#define MT6368_PMIC_GPIO12_MODE_ADDR                              MT6368_GPIO_MODE6
#define MT6368_PMIC_GPIO12_MODE_MASK                              0x7
#define MT6368_PMIC_GPIO12_MODE_SHIFT                             0
#define MT6368_PMIC_GPIO13_MODE_ADDR                              MT6368_GPIO_MODE6
#define MT6368_PMIC_GPIO13_MODE_MASK                              0x7
#define MT6368_PMIC_GPIO13_MODE_SHIFT                             3
#define MT6368_PMIC_GPIO_MODE6_SET_ADDR                           MT6368_GPIO_MODE6_SET
#define MT6368_PMIC_GPIO_MODE6_SET_MASK                           0xFF
#define MT6368_PMIC_GPIO_MODE6_SET_SHIFT                          0
#define MT6368_PMIC_GPIO_MODE6_CLR_ADDR                           MT6368_GPIO_MODE6_CLR
#define MT6368_PMIC_GPIO_MODE6_CLR_MASK                           0xFF
#define MT6368_PMIC_GPIO_MODE6_CLR_SHIFT                          0
#define MT6368_PMIC_GPIO14_MODE_ADDR                              MT6368_GPIO_MODE7
#define MT6368_PMIC_GPIO14_MODE_MASK                              0x7
#define MT6368_PMIC_GPIO14_MODE_SHIFT                             0
#define MT6368_PMIC_GPIO15_MODE_ADDR                              MT6368_GPIO_MODE7
#define MT6368_PMIC_GPIO15_MODE_MASK                              0x7
#define MT6368_PMIC_GPIO15_MODE_SHIFT                             3
#define MT6368_PMIC_GPIO_MODE7_SET_ADDR                           MT6368_GPIO_MODE7_SET
#define MT6368_PMIC_GPIO_MODE7_SET_MASK                           0xFF
#define MT6368_PMIC_GPIO_MODE7_SET_SHIFT                          0
#define MT6368_PMIC_GPIO_MODE7_CLR_ADDR                           MT6368_GPIO_MODE7_CLR
#define MT6368_PMIC_GPIO_MODE7_CLR_MASK                           0xFF
#define MT6368_PMIC_GPIO_MODE7_CLR_SHIFT                          0
#define MT6368_PMIC_GPIO16_MODE_ADDR                              MT6368_GPIO_MODE8
#define MT6368_PMIC_GPIO16_MODE_MASK                              0x7
#define MT6368_PMIC_GPIO16_MODE_SHIFT                             0
#define MT6368_PMIC_GPIO17_MODE_ADDR                              MT6368_GPIO_MODE8
#define MT6368_PMIC_GPIO17_MODE_MASK                              0x7
#define MT6368_PMIC_GPIO17_MODE_SHIFT                             3
#define MT6368_PMIC_GPIO_MODE8_SET_ADDR                           MT6368_GPIO_MODE8_SET
#define MT6368_PMIC_GPIO_MODE8_SET_MASK                           0xFF
#define MT6368_PMIC_GPIO_MODE8_SET_SHIFT                          0
#define MT6368_PMIC_GPIO_MODE8_CLR_ADDR                           MT6368_GPIO_MODE8_CLR
#define MT6368_PMIC_GPIO_MODE8_CLR_MASK                           0xFF
#define MT6368_PMIC_GPIO_MODE8_CLR_SHIFT                          0
#define MT6368_PMIC_GPIO18_MODE_ADDR                              MT6368_GPIO_MODE9
#define MT6368_PMIC_GPIO18_MODE_MASK                              0x7
#define MT6368_PMIC_GPIO18_MODE_SHIFT                             0
#define MT6368_PMIC_GPIO19_MODE_ADDR                              MT6368_GPIO_MODE9
#define MT6368_PMIC_GPIO19_MODE_MASK                              0x7
#define MT6368_PMIC_GPIO19_MODE_SHIFT                             3
#define MT6368_PMIC_GPIO_MODE9_SET_ADDR                           MT6368_GPIO_MODE9_SET
#define MT6368_PMIC_GPIO_MODE9_SET_MASK                           0xFF
#define MT6368_PMIC_GPIO_MODE9_SET_SHIFT                          0
#define MT6368_PMIC_GPIO_MODE9_CLR_ADDR                           MT6368_GPIO_MODE9_CLR
#define MT6368_PMIC_GPIO_MODE9_CLR_MASK                           0xFF
#define MT6368_PMIC_GPIO_MODE9_CLR_SHIFT                          0
#define MT6368_PMIC_GPIO_RSV_ADDR                                 MT6368_GPIO_RSV
#define MT6368_PMIC_GPIO_RSV_MASK                                 0x1
#define MT6368_PMIC_GPIO_RSV_SHIFT                                0
#define MT6368_PMIC_TOP_CFG_ANA_ID_ADDR                           MT6368_TOP_CFG_ANA_ID
#define MT6368_PMIC_TOP_CFG_ANA_ID_MASK                           0xFF
#define MT6368_PMIC_TOP_CFG_ANA_ID_SHIFT                          0
#define MT6368_PMIC_TOP_CFG_DIG_ID_ADDR                           MT6368_TOP_CFG_DIG_ID
#define MT6368_PMIC_TOP_CFG_DIG_ID_MASK                           0xFF
#define MT6368_PMIC_TOP_CFG_DIG_ID_SHIFT                          0
#define MT6368_PMIC_TOP_CFG_ANA_MINOR_REV_ADDR                    MT6368_TOP_CFG_ANA_REV
#define MT6368_PMIC_TOP_CFG_ANA_MINOR_REV_MASK                    0xF
#define MT6368_PMIC_TOP_CFG_ANA_MINOR_REV_SHIFT                   0
#define MT6368_PMIC_TOP_CFG_ANA_MAJOR_REV_ADDR                    MT6368_TOP_CFG_ANA_REV
#define MT6368_PMIC_TOP_CFG_ANA_MAJOR_REV_MASK                    0xF
#define MT6368_PMIC_TOP_CFG_ANA_MAJOR_REV_SHIFT                   4
#define MT6368_PMIC_TOP_CFG_DIG_MINOR_REV_ADDR                    MT6368_TOP_CFG_DIG_REV
#define MT6368_PMIC_TOP_CFG_DIG_MINOR_REV_MASK                    0xF
#define MT6368_PMIC_TOP_CFG_DIG_MINOR_REV_SHIFT                   0
#define MT6368_PMIC_TOP_CFG_DIG_MAJOR_REV_ADDR                    MT6368_TOP_CFG_DIG_REV
#define MT6368_PMIC_TOP_CFG_DIG_MAJOR_REV_MASK                    0xF
#define MT6368_PMIC_TOP_CFG_DIG_MAJOR_REV_SHIFT                   4
#define MT6368_PMIC_TOP_CFG_DSN_CBS_ADDR                          MT6368_TOP_CFG_DSN_DBI
#define MT6368_PMIC_TOP_CFG_DSN_CBS_MASK                          0x3
#define MT6368_PMIC_TOP_CFG_DSN_CBS_SHIFT                         0
#define MT6368_PMIC_TOP_CFG_DSN_BIX_ADDR                          MT6368_TOP_CFG_DSN_DBI
#define MT6368_PMIC_TOP_CFG_DSN_BIX_MASK                          0x3
#define MT6368_PMIC_TOP_CFG_DSN_BIX_SHIFT                         2
#define MT6368_PMIC_TOP_CFG_DSN_ESP_ADDR                          MT6368_TOP_CFG_DSN_ESP
#define MT6368_PMIC_TOP_CFG_DSN_ESP_MASK                          0xFF
#define MT6368_PMIC_TOP_CFG_DSN_ESP_SHIFT                         0
#define MT6368_PMIC_TOP_CFG_DSN_FPI_ADDR                          MT6368_TOP_CFG_DSN_FPI
#define MT6368_PMIC_TOP_CFG_DSN_FPI_MASK                          0xFF
#define MT6368_PMIC_TOP_CFG_DSN_FPI_SHIFT                         0
#define MT6368_PMIC_TOP_CFG_DSN_DXI_ADDR                          MT6368_TOP_CFG_DSN_DXI
#define MT6368_PMIC_TOP_CFG_DSN_DXI_MASK                          0xFF
#define MT6368_PMIC_TOP_CFG_DSN_DXI_SHIFT                         0
#define MT6368_PMIC_TOP_CLK_OFFSET_ADDR                           MT6368_TOP_PAM0
#define MT6368_PMIC_TOP_CLK_OFFSET_MASK                           0xFF
#define MT6368_PMIC_TOP_CLK_OFFSET_SHIFT                          0
#define MT6368_PMIC_TOP_RST_OFFSET_ADDR                           MT6368_TOP_PAM1
#define MT6368_PMIC_TOP_RST_OFFSET_MASK                           0xFF
#define MT6368_PMIC_TOP_RST_OFFSET_SHIFT                          0
#define MT6368_PMIC_TOP_INT_OFFSET_ADDR                           MT6368_TOP_PAM2
#define MT6368_PMIC_TOP_INT_OFFSET_MASK                           0xFF
#define MT6368_PMIC_TOP_INT_OFFSET_SHIFT                          0
#define MT6368_PMIC_TOP_INT_LEN_ADDR                              MT6368_TOP_PAM3
#define MT6368_PMIC_TOP_INT_LEN_MASK                              0xFF
#define MT6368_PMIC_TOP_INT_LEN_SHIFT                             0
#define MT6368_PMIC_RG_CK_PDN_RSV2_ADDR                           MT6368_TOP_CKPDN_CON0
#define MT6368_PMIC_RG_CK_PDN_RSV2_MASK                           0x1
#define MT6368_PMIC_RG_CK_PDN_RSV2_SHIFT                          0
#define MT6368_PMIC_RG_PMU32K_CK_PDN_ADDR                         MT6368_TOP_CKPDN_CON0
#define MT6368_PMIC_RG_PMU32K_CK_PDN_MASK                         0x1
#define MT6368_PMIC_RG_PMU32K_CK_PDN_SHIFT                        1
#define MT6368_PMIC_RG_FQMTR_32K_CK_PDN_ADDR                      MT6368_TOP_CKPDN_CON0
#define MT6368_PMIC_RG_FQMTR_32K_CK_PDN_MASK                      0x1
#define MT6368_PMIC_RG_FQMTR_32K_CK_PDN_SHIFT                     2
#define MT6368_PMIC_RG_FQMTR_CK_PDN_ADDR                          MT6368_TOP_CKPDN_CON0
#define MT6368_PMIC_RG_FQMTR_CK_PDN_MASK                          0x1
#define MT6368_PMIC_RG_FQMTR_CK_PDN_SHIFT                         3
#define MT6368_PMIC_RG_PMU128K_CK_PDN_ADDR                        MT6368_TOP_CKPDN_CON0
#define MT6368_PMIC_RG_PMU128K_CK_PDN_MASK                        0x1
#define MT6368_PMIC_RG_PMU128K_CK_PDN_SHIFT                       5
#define MT6368_PMIC_RG_RTC26M_CK_PDN_ADDR                         MT6368_TOP_CKPDN_CON0
#define MT6368_PMIC_RG_RTC26M_CK_PDN_MASK                         0x1
#define MT6368_PMIC_RG_RTC26M_CK_PDN_SHIFT                        6
#define MT6368_PMIC_RG_RTC32K_CK_PDN_ADDR                         MT6368_TOP_CKPDN_CON0
#define MT6368_PMIC_RG_RTC32K_CK_PDN_MASK                         0x1
#define MT6368_PMIC_RG_RTC32K_CK_PDN_SHIFT                        7
#define MT6368_PMIC_TOP_CKPDN_CON0_SET_ADDR                       MT6368_TOP_CKPDN_CON0_SET
#define MT6368_PMIC_TOP_CKPDN_CON0_SET_MASK                       0xFF
#define MT6368_PMIC_TOP_CKPDN_CON0_SET_SHIFT                      0
#define MT6368_PMIC_TOP_CKPDN_CON0_CLR_ADDR                       MT6368_TOP_CKPDN_CON0_CLR
#define MT6368_PMIC_TOP_CKPDN_CON0_CLR_MASK                       0xFF
#define MT6368_PMIC_TOP_CKPDN_CON0_CLR_SHIFT                      0
#define MT6368_PMIC_RG_TOP26M_CK_PDN_ADDR                         MT6368_TOP_CKPDN_CON1
#define MT6368_PMIC_RG_TOP26M_CK_PDN_MASK                         0x1
#define MT6368_PMIC_RG_TOP26M_CK_PDN_SHIFT                        0
#define MT6368_PMIC_RG_TOP1M_CK_PDN_ADDR                          MT6368_TOP_CKPDN_CON1
#define MT6368_PMIC_RG_TOP1M_CK_PDN_MASK                          0x1
#define MT6368_PMIC_RG_TOP1M_CK_PDN_SHIFT                         1
#define MT6368_PMIC_RG_INTRP_CK_PDN_ADDR                          MT6368_TOP_CKPDN_CON1
#define MT6368_PMIC_RG_INTRP_CK_PDN_MASK                          0x1
#define MT6368_PMIC_RG_INTRP_CK_PDN_SHIFT                         2
#define MT6368_PMIC_RG_EFUSE_CK_PDN_ADDR                          MT6368_TOP_CKPDN_CON1
#define MT6368_PMIC_RG_EFUSE_CK_PDN_MASK                          0x1
#define MT6368_PMIC_RG_EFUSE_CK_PDN_SHIFT                         4
#define MT6368_PMIC_RG_CK_PDN_RSV0_ADDR                           MT6368_TOP_CKPDN_CON1
#define MT6368_PMIC_RG_CK_PDN_RSV0_MASK                           0x1
#define MT6368_PMIC_RG_CK_PDN_RSV0_SHIFT                          5
#define MT6368_PMIC_RG_CK_PDN_RSV1_ADDR                           MT6368_TOP_CKPDN_CON1
#define MT6368_PMIC_RG_CK_PDN_RSV1_MASK                           0x1
#define MT6368_PMIC_RG_CK_PDN_RSV1_SHIFT                          6
#define MT6368_PMIC_RG_SPMI_CK_PDN_ADDR                           MT6368_TOP_CKPDN_CON1
#define MT6368_PMIC_RG_SPMI_CK_PDN_MASK                           0x1
#define MT6368_PMIC_RG_SPMI_CK_PDN_SHIFT                          7
#define MT6368_PMIC_TOP_CKPDN_CON1_SET_ADDR                       MT6368_TOP_CKPDN_CON1_SET
#define MT6368_PMIC_TOP_CKPDN_CON1_SET_MASK                       0xFF
#define MT6368_PMIC_TOP_CKPDN_CON1_SET_SHIFT                      0
#define MT6368_PMIC_TOP_CKPDN_CON1_CLR_ADDR                       MT6368_TOP_CKPDN_CON1_CLR
#define MT6368_PMIC_TOP_CKPDN_CON1_CLR_MASK                       0xFF
#define MT6368_PMIC_TOP_CKPDN_CON1_CLR_SHIFT                      0
#define MT6368_PMIC_RG_TRIM_128K_CK_PDN_ADDR                      MT6368_TOP_CKPDN_CON2
#define MT6368_PMIC_RG_TRIM_128K_CK_PDN_MASK                      0x1
#define MT6368_PMIC_RG_TRIM_128K_CK_PDN_SHIFT                     2
#define MT6368_PMIC_RG_BGR_TEST_CK_PDN_ADDR                       MT6368_TOP_CKPDN_CON2
#define MT6368_PMIC_RG_BGR_TEST_CK_PDN_MASK                       0x1
#define MT6368_PMIC_RG_BGR_TEST_CK_PDN_SHIFT                      3
#define MT6368_PMIC_RG_PCHR_TEST_CK_PDN_ADDR                      MT6368_TOP_CKPDN_CON2
#define MT6368_PMIC_RG_PCHR_TEST_CK_PDN_MASK                      0x1
#define MT6368_PMIC_RG_PCHR_TEST_CK_PDN_SHIFT                     4
#define MT6368_PMIC_TOP_CKPDN_CON2_SET_ADDR                       MT6368_TOP_CKPDN_CON2_SET
#define MT6368_PMIC_TOP_CKPDN_CON2_SET_MASK                       0xFF
#define MT6368_PMIC_TOP_CKPDN_CON2_SET_SHIFT                      0
#define MT6368_PMIC_TOP_CKPDN_CON2_CLR_ADDR                       MT6368_TOP_CKPDN_CON2_CLR
#define MT6368_PMIC_TOP_CKPDN_CON2_CLR_MASK                       0xFF
#define MT6368_PMIC_TOP_CKPDN_CON2_CLR_SHIFT                      0
#define MT6368_PMIC_RG_TOP_CKSEL_CON0_RSV_ADDR                    MT6368_TOP_CKSEL_CON0
#define MT6368_PMIC_RG_TOP_CKSEL_CON0_RSV_MASK                    0x1F
#define MT6368_PMIC_RG_TOP_CKSEL_CON0_RSV_SHIFT                   0
#define MT6368_PMIC_TOP_CKSEL_CON0_SET_ADDR                       MT6368_TOP_CKSEL_CON0_SET
#define MT6368_PMIC_TOP_CKSEL_CON0_SET_MASK                       0xFF
#define MT6368_PMIC_TOP_CKSEL_CON0_SET_SHIFT                      0
#define MT6368_PMIC_TOP_CKSEL_CON0_CLR_ADDR                       MT6368_TOP_CKSEL_CON0_CLR
#define MT6368_PMIC_TOP_CKSEL_CON0_CLR_MASK                       0xFF
#define MT6368_PMIC_TOP_CKSEL_CON0_CLR_SHIFT                      0
#define MT6368_PMIC_RG_FQMTR_CK_CKSEL_ADDR                        MT6368_TOP_CKSEL_CON1
#define MT6368_PMIC_RG_FQMTR_CK_CKSEL_MASK                        0x7
#define MT6368_PMIC_RG_FQMTR_CK_CKSEL_SHIFT                       0
#define MT6368_PMIC_RG_PMU32K_CK_CKSEL_ADDR                       MT6368_TOP_CKSEL_CON1
#define MT6368_PMIC_RG_PMU32K_CK_CKSEL_MASK                       0x1
#define MT6368_PMIC_RG_PMU32K_CK_CKSEL_SHIFT                      3
#define MT6368_PMIC_RG_RTC32K_CK_SW_ADDR                          MT6368_TOP_CKSEL_CON1
#define MT6368_PMIC_RG_RTC32K_CK_SW_MASK                          0x1
#define MT6368_PMIC_RG_RTC32K_CK_SW_SHIFT                         4
#define MT6368_PMIC_RG_RTC32K_CK_SWEN_ADDR                        MT6368_TOP_CKSEL_CON1
#define MT6368_PMIC_RG_RTC32K_CK_SWEN_MASK                        0x1
#define MT6368_PMIC_RG_RTC32K_CK_SWEN_SHIFT                       5
#define MT6368_PMIC_RG_RTC32K_CK_SEL_SW_ADDR                      MT6368_TOP_CKSEL_CON1
#define MT6368_PMIC_RG_RTC32K_CK_SEL_SW_MASK                      0x1
#define MT6368_PMIC_RG_RTC32K_CK_SEL_SW_SHIFT                     6
#define MT6368_PMIC_RG_RTC32K_CK_SEL_SWEN_ADDR                    MT6368_TOP_CKSEL_CON1
#define MT6368_PMIC_RG_RTC32K_CK_SEL_SWEN_MASK                    0x1
#define MT6368_PMIC_RG_RTC32K_CK_SEL_SWEN_SHIFT                   7
#define MT6368_PMIC_TOP_CKSEL_CON1_SET_ADDR                       MT6368_TOP_CKSEL_CON1_SET
#define MT6368_PMIC_TOP_CKSEL_CON1_SET_MASK                       0xFF
#define MT6368_PMIC_TOP_CKSEL_CON1_SET_SHIFT                      0
#define MT6368_PMIC_TOP_CKSEL_CON1_CLR_ADDR                       MT6368_TOP_CKSEL_CON1_CLR
#define MT6368_PMIC_TOP_CKSEL_CON1_CLR_MASK                       0xFF
#define MT6368_PMIC_TOP_CKSEL_CON1_CLR_SHIFT                      0
#define MT6368_PMIC_RG_SRCVOLTEN_SW_ADDR                          MT6368_TOP_CKSEL_CON2
#define MT6368_PMIC_RG_SRCVOLTEN_SW_MASK                          0x1
#define MT6368_PMIC_RG_SRCVOLTEN_SW_SHIFT                         0
#define MT6368_PMIC_RG_VOWEN_SW_ADDR                              MT6368_TOP_CKSEL_CON2
#define MT6368_PMIC_RG_VOWEN_SW_MASK                              0x1
#define MT6368_PMIC_RG_VOWEN_SW_SHIFT                             1
#define MT6368_PMIC_RG_SRCVOLTEN_MODE_ADDR                        MT6368_TOP_CKSEL_CON2
#define MT6368_PMIC_RG_SRCVOLTEN_MODE_MASK                        0x1
#define MT6368_PMIC_RG_SRCVOLTEN_MODE_SHIFT                       2
#define MT6368_PMIC_RG_VOWEN_MODE_ADDR                            MT6368_TOP_CKSEL_CON2
#define MT6368_PMIC_RG_VOWEN_MODE_MASK                            0x1
#define MT6368_PMIC_RG_VOWEN_MODE_SHIFT                           3
#define MT6368_PMIC_RG_TOP_CKSEL_CON2_RSV_ADDR                    MT6368_TOP_CKSEL_CON2
#define MT6368_PMIC_RG_TOP_CKSEL_CON2_RSV_MASK                    0xF
#define MT6368_PMIC_RG_TOP_CKSEL_CON2_RSV_SHIFT                   4
#define MT6368_PMIC_TOP_CKSEL_CON2_SET_ADDR                       MT6368_TOP_CKSEL_CON2_SET
#define MT6368_PMIC_TOP_CKSEL_CON2_SET_MASK                       0xFF
#define MT6368_PMIC_TOP_CKSEL_CON2_SET_SHIFT                      0
#define MT6368_PMIC_TOP_CKSEL_CON2_CLR_ADDR                       MT6368_TOP_CKSEL_CON2_CLR
#define MT6368_PMIC_TOP_CKSEL_CON2_CLR_MASK                       0xFF
#define MT6368_PMIC_TOP_CKSEL_CON2_CLR_SHIFT                      0
#define MT6368_PMIC_RG_REG_CK_DIVSEL_ADDR                         MT6368_TOP_CKDIVSEL_CON0
#define MT6368_PMIC_RG_REG_CK_DIVSEL_MASK                         0x3
#define MT6368_PMIC_RG_REG_CK_DIVSEL_SHIFT                        0
#define MT6368_PMIC_TOP_CKDIVSEL_CON0_RSV_ADDR                    MT6368_TOP_CKDIVSEL_CON0
#define MT6368_PMIC_TOP_CKDIVSEL_CON0_RSV_MASK                    0x3F
#define MT6368_PMIC_TOP_CKDIVSEL_CON0_RSV_SHIFT                   2
#define MT6368_PMIC_TOP_CKDIVSEL_CON0_SET_ADDR                    MT6368_TOP_CKDIVSEL_CON0_SET
#define MT6368_PMIC_TOP_CKDIVSEL_CON0_SET_MASK                    0xFF
#define MT6368_PMIC_TOP_CKDIVSEL_CON0_SET_SHIFT                   0
#define MT6368_PMIC_TOP_CKDIVSEL_CON0_CLR_ADDR                    MT6368_TOP_CKDIVSEL_CON0_CLR
#define MT6368_PMIC_TOP_CKDIVSEL_CON0_CLR_MASK                    0xFF
#define MT6368_PMIC_TOP_CKDIVSEL_CON0_CLR_SHIFT                   0
#define MT6368_PMIC_RG_EFUSE_CK_PDN_HWEN_ADDR                     MT6368_TOP_CKHWEN_CON0
#define MT6368_PMIC_RG_EFUSE_CK_PDN_HWEN_MASK                     0x1
#define MT6368_PMIC_RG_EFUSE_CK_PDN_HWEN_SHIFT                    2
#define MT6368_PMIC_RG_EINT_32K_CK_PDN_HWEN_ADDR                  MT6368_TOP_CKHWEN_CON0
#define MT6368_PMIC_RG_EINT_32K_CK_PDN_HWEN_MASK                  0x1
#define MT6368_PMIC_RG_EINT_32K_CK_PDN_HWEN_SHIFT                 3
#define MT6368_PMIC_RG_RTC26M_CK_PDN_HWEN_ADDR                    MT6368_TOP_CKHWEN_CON0
#define MT6368_PMIC_RG_RTC26M_CK_PDN_HWEN_MASK                    0x1
#define MT6368_PMIC_RG_RTC26M_CK_PDN_HWEN_SHIFT                   5
#define MT6368_PMIC_TOP_CKHWEN_CON0_RSV_ADDR                      MT6368_TOP_CKHWEN_CON0
#define MT6368_PMIC_TOP_CKHWEN_CON0_RSV_MASK                      0x3
#define MT6368_PMIC_TOP_CKHWEN_CON0_RSV_SHIFT                     6
#define MT6368_PMIC_TOP_CKHWEN_CON0_SET_ADDR                      MT6368_TOP_CKHWEN_CON0_SET
#define MT6368_PMIC_TOP_CKHWEN_CON0_SET_MASK                      0xFF
#define MT6368_PMIC_TOP_CKHWEN_CON0_SET_SHIFT                     0
#define MT6368_PMIC_TOP_CKHWEN_CON0_CLR_ADDR                      MT6368_TOP_CKHWEN_CON0_CLR
#define MT6368_PMIC_TOP_CKHWEN_CON0_CLR_MASK                      0xFF
#define MT6368_PMIC_TOP_CKHWEN_CON0_CLR_SHIFT                     0
#define MT6368_PMIC_TOP_CKTST_CON0_RSV_ADDR                       MT6368_TOP_CKTST_CON0
#define MT6368_PMIC_TOP_CKTST_CON0_RSV_MASK                       0xFF
#define MT6368_PMIC_TOP_CKTST_CON0_RSV_SHIFT                      0
#define MT6368_PMIC_RG_PMU128K_CK_TST_DIS_ADDR                    MT6368_TOP_CKTST_CON1
#define MT6368_PMIC_RG_PMU128K_CK_TST_DIS_MASK                    0x1
#define MT6368_PMIC_RG_PMU128K_CK_TST_DIS_SHIFT                   0
#define MT6368_PMIC_RG_DCXO_1M_CK_TST_DIS_ADDR                    MT6368_TOP_CKTST_CON1
#define MT6368_PMIC_RG_DCXO_1M_CK_TST_DIS_MASK                    0x1
#define MT6368_PMIC_RG_DCXO_1M_CK_TST_DIS_SHIFT                   1
#define MT6368_PMIC_RG_DCXO_26M_CK_TST_DIS_ADDR                   MT6368_TOP_CKTST_CON1
#define MT6368_PMIC_RG_DCXO_26M_CK_TST_DIS_MASK                   0x1
#define MT6368_PMIC_RG_DCXO_26M_CK_TST_DIS_SHIFT                  2
#define MT6368_PMIC_RG_XO_CLK_26M_DIG_TST_DIS_ADDR                MT6368_TOP_CKTST_CON1
#define MT6368_PMIC_RG_XO_CLK_26M_DIG_TST_DIS_MASK                0x1
#define MT6368_PMIC_RG_XO_CLK_26M_DIG_TST_DIS_SHIFT               3
#define MT6368_PMIC_RG_RTC_26M_CK_TST_DIS_ADDR                    MT6368_TOP_CKTST_CON1
#define MT6368_PMIC_RG_RTC_26M_CK_TST_DIS_MASK                    0x1
#define MT6368_PMIC_RG_RTC_26M_CK_TST_DIS_SHIFT                   4
#define MT6368_PMIC_RG_RTC_32K_CK_TST_DIS_ADDR                    MT6368_TOP_CKTST_CON1
#define MT6368_PMIC_RG_RTC_32K_CK_TST_DIS_MASK                    0x1
#define MT6368_PMIC_RG_RTC_32K_CK_TST_DIS_SHIFT                   5
#define MT6368_PMIC_RG_SMPS_26M_CK_TST_DIS_ADDR                   MT6368_TOP_CKTST_CON1
#define MT6368_PMIC_RG_SMPS_26M_CK_TST_DIS_MASK                   0x1
#define MT6368_PMIC_RG_SMPS_26M_CK_TST_DIS_SHIFT                  6
#define MT6368_PMIC_RG_PMU_EFUSE_CK_TST_DIS_ADDR                  MT6368_TOP_CKTST_CON1
#define MT6368_PMIC_RG_PMU_EFUSE_CK_TST_DIS_MASK                  0x1
#define MT6368_PMIC_RG_PMU_EFUSE_CK_TST_DIS_SHIFT                 7
#define MT6368_PMIC_RG_BGR_TEST_CK_TSTSEL_ADDR                    MT6368_TOP_CKTST_CON2
#define MT6368_PMIC_RG_BGR_TEST_CK_TSTSEL_MASK                    0x1
#define MT6368_PMIC_RG_BGR_TEST_CK_TSTSEL_SHIFT                   0
#define MT6368_PMIC_RG_PCHR_TEST_CK_TSTSEL_ADDR                   MT6368_TOP_CKTST_CON2
#define MT6368_PMIC_RG_PCHR_TEST_CK_TSTSEL_MASK                   0x1
#define MT6368_PMIC_RG_PCHR_TEST_CK_TSTSEL_SHIFT                  1
#define MT6368_PMIC_RG_FQMTR_CK_TSTSEL_ADDR                       MT6368_TOP_CKTST_CON2
#define MT6368_PMIC_RG_FQMTR_CK_TSTSEL_MASK                       0x1
#define MT6368_PMIC_RG_FQMTR_CK_TSTSEL_SHIFT                      2
#define MT6368_PMIC_RG_DCXO1M_TSTCK_SEL_ADDR                      MT6368_TOP_CKTST_CON2
#define MT6368_PMIC_RG_DCXO1M_TSTCK_SEL_MASK                      0x1
#define MT6368_PMIC_RG_DCXO1M_TSTCK_SEL_SHIFT                     3
#define MT6368_PMIC_RG_PMU_EFUSE_CK_TSTSEL_ADDR                   MT6368_TOP_CKTST_CON2
#define MT6368_PMIC_RG_PMU_EFUSE_CK_TSTSEL_MASK                   0x1
#define MT6368_PMIC_RG_PMU_EFUSE_CK_TSTSEL_SHIFT                  4
#define MT6368_PMIC_RG_SMPS_26M_CK_TSTSEL_ADDR                    MT6368_TOP_CKTST_CON2
#define MT6368_PMIC_RG_SMPS_26M_CK_TSTSEL_MASK                    0x1
#define MT6368_PMIC_RG_SMPS_26M_CK_TSTSEL_SHIFT                   5
#define MT6368_PMIC_RG_PMU128K_CK_TSTSEL_ADDR                     MT6368_TOP_CKTST_CON3
#define MT6368_PMIC_RG_PMU128K_CK_TSTSEL_MASK                     0x1
#define MT6368_PMIC_RG_PMU128K_CK_TSTSEL_SHIFT                    0
#define MT6368_PMIC_RG_DCXO_1M_CK_TSTSEL_ADDR                     MT6368_TOP_CKTST_CON3
#define MT6368_PMIC_RG_DCXO_1M_CK_TSTSEL_MASK                     0x1
#define MT6368_PMIC_RG_DCXO_1M_CK_TSTSEL_SHIFT                    1
#define MT6368_PMIC_RG_DCXO_26M_CK_TSTSEL_ADDR                    MT6368_TOP_CKTST_CON3
#define MT6368_PMIC_RG_DCXO_26M_CK_TSTSEL_MASK                    0x1
#define MT6368_PMIC_RG_DCXO_26M_CK_TSTSEL_SHIFT                   2
#define MT6368_PMIC_RG_XO_CLK_26M_DIG_TSTSEL_ADDR                 MT6368_TOP_CKTST_CON3
#define MT6368_PMIC_RG_XO_CLK_26M_DIG_TSTSEL_MASK                 0x1
#define MT6368_PMIC_RG_XO_CLK_26M_DIG_TSTSEL_SHIFT                3
#define MT6368_PMIC_RG_RTC_26M_CK_TSTSEL_ADDR                     MT6368_TOP_CKTST_CON3
#define MT6368_PMIC_RG_RTC_26M_CK_TSTSEL_MASK                     0x1
#define MT6368_PMIC_RG_RTC_26M_CK_TSTSEL_SHIFT                    4
#define MT6368_PMIC_RG_RTC_32K_CK_TSTSEL_ADDR                     MT6368_TOP_CKTST_CON3
#define MT6368_PMIC_RG_RTC_32K_CK_TSTSEL_MASK                     0x1
#define MT6368_PMIC_RG_RTC_32K_CK_TSTSEL_SHIFT                    5
#define MT6368_PMIC_RG_EFUSE_CK_TSTSEL_ADDR                       MT6368_TOP_CKTST_CON3
#define MT6368_PMIC_RG_EFUSE_CK_TSTSEL_MASK                       0x1
#define MT6368_PMIC_RG_EFUSE_CK_TSTSEL_SHIFT                      7
#define MT6368_PMIC_RG_DCXO26M_CKEN_BUCK_SW_SEL_ADDR              MT6368_TOP_CLK_CON0
#define MT6368_PMIC_RG_DCXO26M_CKEN_BUCK_SW_SEL_MASK              0x1
#define MT6368_PMIC_RG_DCXO26M_CKEN_BUCK_SW_SEL_SHIFT             0
#define MT6368_PMIC_RG_DCXO26M_CKEN_BUCK_SW_ADDR                  MT6368_TOP_CLK_CON0
#define MT6368_PMIC_RG_DCXO26M_CKEN_BUCK_SW_MASK                  0x1
#define MT6368_PMIC_RG_DCXO26M_CKEN_BUCK_SW_SHIFT                 1
#define MT6368_PMIC_RG_DCXO26M_CKEN_BM_SW_SEL_ADDR                MT6368_TOP_CLK_CON0
#define MT6368_PMIC_RG_DCXO26M_CKEN_BM_SW_SEL_MASK                0x1
#define MT6368_PMIC_RG_DCXO26M_CKEN_BM_SW_SEL_SHIFT               2
#define MT6368_PMIC_RG_DCXO26M_CKEN_BM_SW_ADDR                    MT6368_TOP_CLK_CON0
#define MT6368_PMIC_RG_DCXO26M_CKEN_BM_SW_MASK                    0x1
#define MT6368_PMIC_RG_DCXO26M_CKEN_BM_SW_SHIFT                   3
#define MT6368_PMIC_RG_DCXO26M_CKEN_HK_SW_SEL_ADDR                MT6368_TOP_CLK_CON0
#define MT6368_PMIC_RG_DCXO26M_CKEN_HK_SW_SEL_MASK                0x1
#define MT6368_PMIC_RG_DCXO26M_CKEN_HK_SW_SEL_SHIFT               4
#define MT6368_PMIC_RG_DCXO26M_CKEN_HK_SW_ADDR                    MT6368_TOP_CLK_CON0
#define MT6368_PMIC_RG_DCXO26M_CKEN_HK_SW_MASK                    0x1
#define MT6368_PMIC_RG_DCXO26M_CKEN_HK_SW_SHIFT                   5
#define MT6368_PMIC_RG_DCXO26M_CKEN_LDO_SW_SEL_ADDR               MT6368_TOP_CLK_CON0
#define MT6368_PMIC_RG_DCXO26M_CKEN_LDO_SW_SEL_MASK               0x1
#define MT6368_PMIC_RG_DCXO26M_CKEN_LDO_SW_SEL_SHIFT              6
#define MT6368_PMIC_RG_DCXO26M_CKEN_LDO_SW_ADDR                   MT6368_TOP_CLK_CON0
#define MT6368_PMIC_RG_DCXO26M_CKEN_LDO_SW_MASK                   0x1
#define MT6368_PMIC_RG_DCXO26M_CKEN_LDO_SW_SHIFT                  7
#define MT6368_PMIC_RG_DCXO26M_CKEN_SCK_SW_SEL_ADDR               MT6368_TOP_CLK_CON1
#define MT6368_PMIC_RG_DCXO26M_CKEN_SCK_SW_SEL_MASK               0x1
#define MT6368_PMIC_RG_DCXO26M_CKEN_SCK_SW_SEL_SHIFT              0
#define MT6368_PMIC_RG_DCXO26M_CKEN_SCK_SW_ADDR                   MT6368_TOP_CLK_CON1
#define MT6368_PMIC_RG_DCXO26M_CKEN_SCK_SW_MASK                   0x1
#define MT6368_PMIC_RG_DCXO26M_CKEN_SCK_SW_SHIFT                  1
#define MT6368_PMIC_RG_DCXO26M_CKEN_MDB_SW_SEL_ADDR               MT6368_TOP_CLK_CON1
#define MT6368_PMIC_RG_DCXO26M_CKEN_MDB_SW_SEL_MASK               0x1
#define MT6368_PMIC_RG_DCXO26M_CKEN_MDB_SW_SEL_SHIFT              2
#define MT6368_PMIC_RG_DCXO26M_CKEN_MDB_SW_ADDR                   MT6368_TOP_CLK_CON1
#define MT6368_PMIC_RG_DCXO26M_CKEN_MDB_SW_MASK                   0x1
#define MT6368_PMIC_RG_DCXO26M_CKEN_MDB_SW_SHIFT                  3
#define MT6368_PMIC_RG_DCXO1M_CKEN_BUCK_SW_SEL_ADDR               MT6368_TOP_CLK_CON2
#define MT6368_PMIC_RG_DCXO1M_CKEN_BUCK_SW_SEL_MASK               0x1
#define MT6368_PMIC_RG_DCXO1M_CKEN_BUCK_SW_SEL_SHIFT              0
#define MT6368_PMIC_RG_DCXO1M_CKEN_BUCK_SW_ADDR                   MT6368_TOP_CLK_CON2
#define MT6368_PMIC_RG_DCXO1M_CKEN_BUCK_SW_MASK                   0x1
#define MT6368_PMIC_RG_DCXO1M_CKEN_BUCK_SW_SHIFT                  1
#define MT6368_PMIC_RG_DCXO1M_CKEN_LDO_SW_SEL_ADDR                MT6368_TOP_CLK_CON2
#define MT6368_PMIC_RG_DCXO1M_CKEN_LDO_SW_SEL_MASK                0x1
#define MT6368_PMIC_RG_DCXO1M_CKEN_LDO_SW_SEL_SHIFT               2
#define MT6368_PMIC_RG_DCXO1M_CKEN_LDO_SW_ADDR                    MT6368_TOP_CLK_CON2
#define MT6368_PMIC_RG_DCXO1M_CKEN_LDO_SW_MASK                    0x1
#define MT6368_PMIC_RG_DCXO1M_CKEN_LDO_SW_SHIFT                   3
#define MT6368_PMIC_RG_DCXO1M_CKEN_HK_SW_SEL_ADDR                 MT6368_TOP_CLK_CON2
#define MT6368_PMIC_RG_DCXO1M_CKEN_HK_SW_SEL_MASK                 0x1
#define MT6368_PMIC_RG_DCXO1M_CKEN_HK_SW_SEL_SHIFT                4
#define MT6368_PMIC_RG_DCXO1M_CKEN_HK_SW_ADDR                     MT6368_TOP_CLK_CON2
#define MT6368_PMIC_RG_DCXO1M_CKEN_HK_SW_MASK                     0x1
#define MT6368_PMIC_RG_DCXO1M_CKEN_HK_SW_SHIFT                    5
#define MT6368_PMIC_RG_TOP_MDB_DCM_SW_MODE_ADDR                   MT6368_TOP_CLK_DCM0
#define MT6368_PMIC_RG_TOP_MDB_DCM_SW_MODE_MASK                   0x1
#define MT6368_PMIC_RG_TOP_MDB_DCM_SW_MODE_SHIFT                  0
#define MT6368_PMIC_RG_TOP_MDB_DCM_SW_EN_ADDR                     MT6368_TOP_CLK_DCM0
#define MT6368_PMIC_RG_TOP_MDB_DCM_SW_EN_MASK                     0x1
#define MT6368_PMIC_RG_TOP_MDB_DCM_SW_EN_SHIFT                    1
#define MT6368_PMIC_RG_SCK_MDB_DCM_SW_MODE_ADDR                   MT6368_TOP_CLK_DCM0
#define MT6368_PMIC_RG_SCK_MDB_DCM_SW_MODE_MASK                   0x1
#define MT6368_PMIC_RG_SCK_MDB_DCM_SW_MODE_SHIFT                  2
#define MT6368_PMIC_RG_SCK_MDB_DCM_SW_EN_ADDR                     MT6368_TOP_CLK_DCM0
#define MT6368_PMIC_RG_SCK_MDB_DCM_SW_EN_MASK                     0x1
#define MT6368_PMIC_RG_SCK_MDB_DCM_SW_EN_SHIFT                    3
#define MT6368_PMIC_RG_LDO_MDB_DCM_SW_MODE_ADDR                   MT6368_TOP_CLK_DCM0
#define MT6368_PMIC_RG_LDO_MDB_DCM_SW_MODE_MASK                   0x1
#define MT6368_PMIC_RG_LDO_MDB_DCM_SW_MODE_SHIFT                  4
#define MT6368_PMIC_RG_LDO_MDB_DCM_SW_EN_ADDR                     MT6368_TOP_CLK_DCM0
#define MT6368_PMIC_RG_LDO_MDB_DCM_SW_EN_MASK                     0x1
#define MT6368_PMIC_RG_LDO_MDB_DCM_SW_EN_SHIFT                    5
#define MT6368_PMIC_RG_BUCK_MDB_DCM_SW_MODE_ADDR                  MT6368_TOP_CLK_DCM0
#define MT6368_PMIC_RG_BUCK_MDB_DCM_SW_MODE_MASK                  0x1
#define MT6368_PMIC_RG_BUCK_MDB_DCM_SW_MODE_SHIFT                 6
#define MT6368_PMIC_RG_BUCK_MDB_DCM_SW_EN_ADDR                    MT6368_TOP_CLK_DCM0
#define MT6368_PMIC_RG_BUCK_MDB_DCM_SW_EN_MASK                    0x1
#define MT6368_PMIC_RG_BUCK_MDB_DCM_SW_EN_SHIFT                   7
#define MT6368_PMIC_RG_HK_MDB_DCM_SW_MODE_ADDR                    MT6368_TOP_CLK_DCM1
#define MT6368_PMIC_RG_HK_MDB_DCM_SW_MODE_MASK                    0x1
#define MT6368_PMIC_RG_HK_MDB_DCM_SW_MODE_SHIFT                   0
#define MT6368_PMIC_RG_HK_MDB_DCM_SW_EN_ADDR                      MT6368_TOP_CLK_DCM1
#define MT6368_PMIC_RG_HK_MDB_DCM_SW_EN_MASK                      0x1
#define MT6368_PMIC_RG_HK_MDB_DCM_SW_EN_SHIFT                     1
#define MT6368_PMIC_RG_VRC_M_MDB_DCM_SW_MODE_ADDR                 MT6368_TOP_CLK_DCM1
#define MT6368_PMIC_RG_VRC_M_MDB_DCM_SW_MODE_MASK                 0x1
#define MT6368_PMIC_RG_VRC_M_MDB_DCM_SW_MODE_SHIFT                2
#define MT6368_PMIC_RG_VRC_M_MDB_DCM_SW_EN_ADDR                   MT6368_TOP_CLK_DCM1
#define MT6368_PMIC_RG_VRC_M_MDB_DCM_SW_EN_MASK                   0x1
#define MT6368_PMIC_RG_VRC_M_MDB_DCM_SW_EN_SHIFT                  3
#define MT6368_PMIC_RG_VRC_P_MDB_DCM_SW_MODE_ADDR                 MT6368_TOP_CLK_DCM1
#define MT6368_PMIC_RG_VRC_P_MDB_DCM_SW_MODE_MASK                 0x1
#define MT6368_PMIC_RG_VRC_P_MDB_DCM_SW_MODE_SHIFT                4
#define MT6368_PMIC_RG_VRC_P_MDB_DCM_SW_EN_ADDR                   MT6368_TOP_CLK_DCM1
#define MT6368_PMIC_RG_VRC_P_MDB_DCM_SW_EN_MASK                   0x1
#define MT6368_PMIC_RG_VRC_P_MDB_DCM_SW_EN_SHIFT                  5
#define MT6368_PMIC_RG_MDB_DCXO26M_DCM_LP_EN_ADDR                 MT6368_TOP_CLK_DCM2
#define MT6368_PMIC_RG_MDB_DCXO26M_DCM_LP_EN_MASK                 0x1
#define MT6368_PMIC_RG_MDB_DCXO26M_DCM_LP_EN_SHIFT                0
#define MT6368_PMIC_RG_EFUSE_MAN_RST_ADDR                         MT6368_TOP_RST_CON0
#define MT6368_PMIC_RG_EFUSE_MAN_RST_MASK                         0x1
#define MT6368_PMIC_RG_EFUSE_MAN_RST_SHIFT                        0
#define MT6368_PMIC_RG_DRIVER_RST_ADDR                            MT6368_TOP_RST_CON0
#define MT6368_PMIC_RG_DRIVER_RST_MASK                            0x1
#define MT6368_PMIC_RG_DRIVER_RST_SHIFT                           1
#define MT6368_PMIC_RG_FQMTR_RST_ADDR                             MT6368_TOP_RST_CON0
#define MT6368_PMIC_RG_FQMTR_RST_MASK                             0x1
#define MT6368_PMIC_RG_FQMTR_RST_SHIFT                            2
#define MT6368_PMIC_RG_RTC_RST_ADDR                               MT6368_TOP_RST_CON0
#define MT6368_PMIC_RG_RTC_RST_MASK                               0x1
#define MT6368_PMIC_RG_RTC_RST_SHIFT                              3
#define MT6368_PMIC_RG_TYPE_C_CC_RST_ADDR                         MT6368_TOP_RST_CON0
#define MT6368_PMIC_RG_TYPE_C_CC_RST_MASK                         0x1
#define MT6368_PMIC_RG_TYPE_C_CC_RST_SHIFT                        4
#define MT6368_PMIC_RG_CLK_TRIM_RST_ADDR                          MT6368_TOP_RST_CON0
#define MT6368_PMIC_RG_CLK_TRIM_RST_MASK                          0x1
#define MT6368_PMIC_RG_CLK_TRIM_RST_SHIFT                         5
#define MT6368_PMIC_RG_BUCK_SRCLKEN_RST_ADDR                      MT6368_TOP_RST_CON0
#define MT6368_PMIC_RG_BUCK_SRCLKEN_RST_MASK                      0x1
#define MT6368_PMIC_RG_BUCK_SRCLKEN_RST_SHIFT                     6
#define MT6368_PMIC_TOP_RST_CON0_SET_ADDR                         MT6368_TOP_RST_CON0_SET
#define MT6368_PMIC_TOP_RST_CON0_SET_MASK                         0xFF
#define MT6368_PMIC_TOP_RST_CON0_SET_SHIFT                        0
#define MT6368_PMIC_TOP_RST_CON0_CLR_ADDR                         MT6368_TOP_RST_CON0_CLR
#define MT6368_PMIC_TOP_RST_CON0_CLR_MASK                         0xFF
#define MT6368_PMIC_TOP_RST_CON0_CLR_SHIFT                        0
#define MT6368_PMIC_RG_BUCK_PROT_PMPP_RST_ADDR                    MT6368_TOP_RST_CON1
#define MT6368_PMIC_RG_BUCK_PROT_PMPP_RST_MASK                    0x1
#define MT6368_PMIC_RG_BUCK_PROT_PMPP_RST_SHIFT                   1
#define MT6368_PMIC_RG_SPK_RST_ADDR                               MT6368_TOP_RST_CON1
#define MT6368_PMIC_RG_SPK_RST_MASK                               0x1
#define MT6368_PMIC_RG_SPK_RST_SHIFT                              2
#define MT6368_PMIC_RG_FT_VR_SYSRSTB_ADDR                         MT6368_TOP_RST_CON1
#define MT6368_PMIC_RG_FT_VR_SYSRSTB_MASK                         0x1
#define MT6368_PMIC_RG_FT_VR_SYSRSTB_SHIFT                        4
#define MT6368_PMIC_RG_LDO_CALI_RST_ADDR                          MT6368_TOP_RST_CON1
#define MT6368_PMIC_RG_LDO_CALI_RST_MASK                          0x1
#define MT6368_PMIC_RG_LDO_CALI_RST_SHIFT                         6
#define MT6368_PMIC_TOP_RST_CON1_RSV_ADDR                         MT6368_TOP_RST_CON1
#define MT6368_PMIC_TOP_RST_CON1_RSV_MASK                         0x1
#define MT6368_PMIC_TOP_RST_CON1_RSV_SHIFT                        7
#define MT6368_PMIC_TOP_RST_CON1_SET_ADDR                         MT6368_TOP_RST_CON1_SET
#define MT6368_PMIC_TOP_RST_CON1_SET_MASK                         0xFF
#define MT6368_PMIC_TOP_RST_CON1_SET_SHIFT                        0
#define MT6368_PMIC_TOP_RST_CON1_CLR_ADDR                         MT6368_TOP_RST_CON1_CLR
#define MT6368_PMIC_TOP_RST_CON1_CLR_MASK                         0xFF
#define MT6368_PMIC_TOP_RST_CON1_CLR_SHIFT                        0
#define MT6368_PMIC_RG_CHR_LDO_DET_MODE_ADDR                      MT6368_TOP_RST_CON2
#define MT6368_PMIC_RG_CHR_LDO_DET_MODE_MASK                      0x1
#define MT6368_PMIC_RG_CHR_LDO_DET_MODE_SHIFT                     0
#define MT6368_PMIC_RG_CHR_LDO_DET_SW_ADDR                        MT6368_TOP_RST_CON2
#define MT6368_PMIC_RG_CHR_LDO_DET_SW_MASK                        0x1
#define MT6368_PMIC_RG_CHR_LDO_DET_SW_SHIFT                       1
#define MT6368_PMIC_RG_CHRWDT_FLAG_MODE_ADDR                      MT6368_TOP_RST_CON2
#define MT6368_PMIC_RG_CHRWDT_FLAG_MODE_MASK                      0x1
#define MT6368_PMIC_RG_CHRWDT_FLAG_MODE_SHIFT                     2
#define MT6368_PMIC_RG_CHRWDT_FLAG_SW_ADDR                        MT6368_TOP_RST_CON2
#define MT6368_PMIC_RG_CHRWDT_FLAG_SW_MASK                        0x1
#define MT6368_PMIC_RG_CHRWDT_FLAG_SW_SHIFT                       3
#define MT6368_PMIC_TOP_RST_CON2_RSV_ADDR                         MT6368_TOP_RST_CON2
#define MT6368_PMIC_TOP_RST_CON2_RSV_MASK                         0xF
#define MT6368_PMIC_TOP_RST_CON2_RSV_SHIFT                        4
#define MT6368_PMIC_RG_GPIO_RST_SEL_ADDR                          MT6368_TOP_RST_CON3
#define MT6368_PMIC_RG_GPIO_RST_SEL_MASK                          0x1
#define MT6368_PMIC_RG_GPIO_RST_SEL_SHIFT                         0
#define MT6368_PMIC_RG_PWRKEY_KEY_MODE_RSV_ADDR                   MT6368_TOP_RST_MISC0
#define MT6368_PMIC_RG_PWRKEY_KEY_MODE_RSV_MASK                   0x1
#define MT6368_PMIC_RG_PWRKEY_KEY_MODE_RSV_SHIFT                  0
#define MT6368_PMIC_RG_PWRKEY_RST_EN_RSV_ADDR                     MT6368_TOP_RST_MISC0
#define MT6368_PMIC_RG_PWRKEY_RST_EN_RSV_MASK                     0x1
#define MT6368_PMIC_RG_PWRKEY_RST_EN_RSV_SHIFT                    1
#define MT6368_PMIC_RG_PWRRST_TMR_DIS_RSV_ADDR                    MT6368_TOP_RST_MISC0
#define MT6368_PMIC_RG_PWRRST_TMR_DIS_RSV_MASK                    0x1
#define MT6368_PMIC_RG_PWRRST_TMR_DIS_RSV_SHIFT                   2
#define MT6368_PMIC_RG_PWRKEY_RST_TD_RSV_ADDR                     MT6368_TOP_RST_MISC0
#define MT6368_PMIC_RG_PWRKEY_RST_TD_RSV_MASK                     0x3
#define MT6368_PMIC_RG_PWRKEY_RST_TD_RSV_SHIFT                    4
#define MT6368_PMIC_TOP_RST_MISC_RSV_ADDR                         MT6368_TOP_RST_MISC0
#define MT6368_PMIC_TOP_RST_MISC_RSV_MASK                         0x3
#define MT6368_PMIC_TOP_RST_MISC_RSV_SHIFT                        6
#define MT6368_PMIC_TOP_RST_MISC0_SET_ADDR                        MT6368_TOP_RST_MISC0_SET
#define MT6368_PMIC_TOP_RST_MISC0_SET_MASK                        0xFF
#define MT6368_PMIC_TOP_RST_MISC0_SET_SHIFT                       0
#define MT6368_PMIC_TOP_RST_MISC0_CLR_ADDR                        MT6368_TOP_RST_MISC0_CLR
#define MT6368_PMIC_TOP_RST_MISC0_CLR_MASK                        0xFF
#define MT6368_PMIC_TOP_RST_MISC0_CLR_SHIFT                       0
#define MT6368_PMIC_RG_WDTRSTB_EN_ADDR                            MT6368_TOP_RST_MISC1
#define MT6368_PMIC_RG_WDTRSTB_EN_MASK                            0x1
#define MT6368_PMIC_RG_WDTRSTB_EN_SHIFT                           0
#define MT6368_PMIC_RG_WDTRSTB_MODE_ADDR                          MT6368_TOP_RST_MISC1
#define MT6368_PMIC_RG_WDTRSTB_MODE_MASK                          0x1
#define MT6368_PMIC_RG_WDTRSTB_MODE_SHIFT                         1
#define MT6368_PMIC_WDTRSTB_STATUS_ADDR                           MT6368_TOP_RST_MISC1
#define MT6368_PMIC_WDTRSTB_STATUS_MASK                           0x1
#define MT6368_PMIC_WDTRSTB_STATUS_SHIFT                          2
#define MT6368_PMIC_WDTRSTB_STATUS_CLR_ADDR                       MT6368_TOP_RST_MISC1
#define MT6368_PMIC_WDTRSTB_STATUS_CLR_MASK                       0x1
#define MT6368_PMIC_WDTRSTB_STATUS_CLR_SHIFT                      3
#define MT6368_PMIC_RG_WDTRSTB_FB_EN_ADDR                         MT6368_TOP_RST_MISC1
#define MT6368_PMIC_RG_WDTRSTB_FB_EN_MASK                         0x1
#define MT6368_PMIC_RG_WDTRSTB_FB_EN_SHIFT                        4
#define MT6368_PMIC_RG_WDTRSTB_DEB_ADDR                           MT6368_TOP_RST_MISC1
#define MT6368_PMIC_RG_WDTRSTB_DEB_MASK                           0x1
#define MT6368_PMIC_RG_WDTRSTB_DEB_SHIFT                          5
#define MT6368_PMIC_TOP_RST_MISC1_SET_ADDR                        MT6368_TOP_RST_MISC1_SET
#define MT6368_PMIC_TOP_RST_MISC1_SET_MASK                        0xFF
#define MT6368_PMIC_TOP_RST_MISC1_SET_SHIFT                       0
#define MT6368_PMIC_TOP_RST_MISC1_CLR_ADDR                        MT6368_TOP_RST_MISC1_CLR
#define MT6368_PMIC_TOP_RST_MISC1_CLR_MASK                        0xFF
#define MT6368_PMIC_TOP_RST_MISC1_CLR_SHIFT                       0
#define MT6368_PMIC_VPWRIN_RSTB_STATUS_ADDR                       MT6368_TOP_RST_STATUS
#define MT6368_PMIC_VPWRIN_RSTB_STATUS_MASK                       0x1
#define MT6368_PMIC_VPWRIN_RSTB_STATUS_SHIFT                      0
#define MT6368_PMIC_DDLO_RSTB_STATUS_ADDR                         MT6368_TOP_RST_STATUS
#define MT6368_PMIC_DDLO_RSTB_STATUS_MASK                         0x1
#define MT6368_PMIC_DDLO_RSTB_STATUS_SHIFT                        1
#define MT6368_PMIC_UVLO_RSTB_STATUS_ADDR                         MT6368_TOP_RST_STATUS
#define MT6368_PMIC_UVLO_RSTB_STATUS_MASK                         0x1
#define MT6368_PMIC_UVLO_RSTB_STATUS_SHIFT                        2
#define MT6368_PMIC_RTC_DDLO_RSTB_STATUS_ADDR                     MT6368_TOP_RST_STATUS
#define MT6368_PMIC_RTC_DDLO_RSTB_STATUS_MASK                     0x1
#define MT6368_PMIC_RTC_DDLO_RSTB_STATUS_SHIFT                    3
#define MT6368_PMIC_CHRWDT_REG_RSTB_STATUS_ADDR                   MT6368_TOP_RST_STATUS
#define MT6368_PMIC_CHRWDT_REG_RSTB_STATUS_MASK                   0x1
#define MT6368_PMIC_CHRWDT_REG_RSTB_STATUS_SHIFT                  4
#define MT6368_PMIC_CHRDET_REG_RSTB_STATUS_ADDR                   MT6368_TOP_RST_STATUS
#define MT6368_PMIC_CHRDET_REG_RSTB_STATUS_MASK                   0x1
#define MT6368_PMIC_CHRDET_REG_RSTB_STATUS_SHIFT                  5
#define MT6368_PMIC_BWDT_DDLO_RSTB_STATUS_ADDR                    MT6368_TOP_RST_STATUS
#define MT6368_PMIC_BWDT_DDLO_RSTB_STATUS_MASK                    0x1
#define MT6368_PMIC_BWDT_DDLO_RSTB_STATUS_SHIFT                   6
#define MT6368_PMIC_TOP_RST_STATUS_RSV_ADDR                       MT6368_TOP_RST_STATUS
#define MT6368_PMIC_TOP_RST_STATUS_RSV_MASK                       0x1
#define MT6368_PMIC_TOP_RST_STATUS_RSV_SHIFT                      7
#define MT6368_PMIC_TOP_RST_STATUS_SET_ADDR                       MT6368_TOP_RST_STATUS_SET
#define MT6368_PMIC_TOP_RST_STATUS_SET_MASK                       0xFF
#define MT6368_PMIC_TOP_RST_STATUS_SET_SHIFT                      0
#define MT6368_PMIC_TOP_RST_STATUS_CLR_ADDR                       MT6368_TOP_RST_STATUS_CLR
#define MT6368_PMIC_TOP_RST_STATUS_CLR_MASK                       0xFF
#define MT6368_PMIC_TOP_RST_STATUS_CLR_SHIFT                      0
#define MT6368_PMIC_RG_SYSRSTB_SW_SEL_ADDR                        MT6368_TOP_RST_TST_CON
#define MT6368_PMIC_RG_SYSRSTB_SW_SEL_MASK                        0x1
#define MT6368_PMIC_RG_SYSRSTB_SW_SEL_SHIFT                       0
#define MT6368_PMIC_RG_SYSRSTB_SW_ADDR                            MT6368_TOP_RST_TST_CON
#define MT6368_PMIC_RG_SYSRSTB_SW_MASK                            0x1
#define MT6368_PMIC_RG_SYSRSTB_SW_SHIFT                           1
#define MT6368_PMIC_DCXO26M_CKEN_SCK_ADDR                         MT6368_TOP_CLK_EN_MON0
#define MT6368_PMIC_DCXO26M_CKEN_SCK_MASK                         0x1
#define MT6368_PMIC_DCXO26M_CKEN_SCK_SHIFT                        0
#define MT6368_PMIC_DCXO26M_CKEN_MDB_ADDR                         MT6368_TOP_CLK_EN_MON0
#define MT6368_PMIC_DCXO26M_CKEN_MDB_MASK                         0x1
#define MT6368_PMIC_DCXO26M_CKEN_MDB_SHIFT                        1
#define MT6368_PMIC_DCXO1M_CKEN_ADDR                              MT6368_TOP_CLK_EN_MON0
#define MT6368_PMIC_DCXO1M_CKEN_MASK                              0x1
#define MT6368_PMIC_DCXO1M_CKEN_SHIFT                             4
#define MT6368_PMIC_DCXO26M_CKEN_ADDR                             MT6368_TOP_CLK_EN_MON0
#define MT6368_PMIC_DCXO26M_CKEN_MASK                             0x1
#define MT6368_PMIC_DCXO26M_CKEN_SHIFT                            5
#define MT6368_PMIC_DA_OSC_26M_SEL_ADDR                           MT6368_TOP_CLK_EN_MON0
#define MT6368_PMIC_DA_OSC_26M_SEL_MASK                           0x1
#define MT6368_PMIC_DA_OSC_26M_SEL_SHIFT                          6
#define MT6368_PMIC_DCXO1M_CKEN_BUCK_ADDR                         MT6368_TOP_CLK_EN_MON1
#define MT6368_PMIC_DCXO1M_CKEN_BUCK_MASK                         0x1
#define MT6368_PMIC_DCXO1M_CKEN_BUCK_SHIFT                        0
#define MT6368_PMIC_DCXO1M_CKEN_LDO_ADDR                          MT6368_TOP_CLK_EN_MON1
#define MT6368_PMIC_DCXO1M_CKEN_LDO_MASK                          0x1
#define MT6368_PMIC_DCXO1M_CKEN_LDO_SHIFT                         1
#define MT6368_PMIC_DCXO1M_CKEN_HK_ADDR                           MT6368_TOP_CLK_EN_MON1
#define MT6368_PMIC_DCXO1M_CKEN_HK_MASK                           0x1
#define MT6368_PMIC_DCXO1M_CKEN_HK_SHIFT                          2
#define MT6368_PMIC_DCXO26M_CKEN_BUCK_ADDR                        MT6368_TOP_CLK_EN_MON1
#define MT6368_PMIC_DCXO26M_CKEN_BUCK_MASK                        0x1
#define MT6368_PMIC_DCXO26M_CKEN_BUCK_SHIFT                       4
#define MT6368_PMIC_DCXO26M_CKEN_LDO_ADDR                         MT6368_TOP_CLK_EN_MON1
#define MT6368_PMIC_DCXO26M_CKEN_LDO_MASK                         0x1
#define MT6368_PMIC_DCXO26M_CKEN_LDO_SHIFT                        5
#define MT6368_PMIC_DCXO26M_CKEN_HK_ADDR                          MT6368_TOP_CLK_EN_MON1
#define MT6368_PMIC_DCXO26M_CKEN_HK_MASK                          0x1
#define MT6368_PMIC_DCXO26M_CKEN_HK_SHIFT                         6
#define MT6368_PMIC_DCXO26M_CKEN_BM_ADDR                          MT6368_TOP_CLK_EN_MON1
#define MT6368_PMIC_DCXO26M_CKEN_BM_MASK                          0x1
#define MT6368_PMIC_DCXO26M_CKEN_BM_SHIFT                         7
#define MT6368_PMIC_RG_DCXO26M_CKEN_SW_SEL_ADDR                   MT6368_TOP_DCXO_CKEN_SW
#define MT6368_PMIC_RG_DCXO26M_CKEN_SW_SEL_MASK                   0x1
#define MT6368_PMIC_RG_DCXO26M_CKEN_SW_SEL_SHIFT                  0
#define MT6368_PMIC_RG_DCXO26M_CKEN_SW_ADDR                       MT6368_TOP_DCXO_CKEN_SW
#define MT6368_PMIC_RG_DCXO26M_CKEN_SW_MASK                       0x1
#define MT6368_PMIC_RG_DCXO26M_CKEN_SW_SHIFT                      1
#define MT6368_PMIC_RG_DCXO1M_CKEN_SW_SEL_ADDR                    MT6368_TOP_DCXO_CKEN_SW
#define MT6368_PMIC_RG_DCXO1M_CKEN_SW_SEL_MASK                    0x1
#define MT6368_PMIC_RG_DCXO1M_CKEN_SW_SEL_SHIFT                   2
#define MT6368_PMIC_RG_DCXO1M_CKEN_SW_ADDR                        MT6368_TOP_DCXO_CKEN_SW
#define MT6368_PMIC_RG_DCXO1M_CKEN_SW_MASK                        0x1
#define MT6368_PMIC_RG_DCXO1M_CKEN_SW_SHIFT                       3
#define MT6368_PMIC_RG_SPMI_M_SCL_E22_ADDR                        MT6368_TOP_SPMI_CON0
#define MT6368_PMIC_RG_SPMI_M_SCL_E22_MASK                        0x1
#define MT6368_PMIC_RG_SPMI_M_SCL_E22_SHIFT                       0
#define MT6368_PMIC_RG_SPMI_M_SCL_EA_ADDR                         MT6368_TOP_SPMI_CON0
#define MT6368_PMIC_RG_SPMI_M_SCL_EA_MASK                         0x1
#define MT6368_PMIC_RG_SPMI_M_SCL_EA_SHIFT                        1
#define MT6368_PMIC_RG_SPMI_M_SCL_RSEL_ADDR                       MT6368_TOP_SPMI_CON0
#define MT6368_PMIC_RG_SPMI_M_SCL_RSEL_MASK                       0x1
#define MT6368_PMIC_RG_SPMI_M_SCL_RSEL_SHIFT                      2
#define MT6368_PMIC_RG_SPMI_M_SDA_RSEL_ADDR                       MT6368_TOP_SPMI_CON0
#define MT6368_PMIC_RG_SPMI_M_SDA_RSEL_MASK                       0x1
#define MT6368_PMIC_RG_SPMI_M_SDA_RSEL_SHIFT                      3
#define MT6368_PMIC_RG_OCTL_SPMI_M_SCL_ADDR                       MT6368_TOP_SPMI_CON0
#define MT6368_PMIC_RG_OCTL_SPMI_M_SCL_MASK                       0xF
#define MT6368_PMIC_RG_OCTL_SPMI_M_SCL_SHIFT                      4
#define MT6368_PMIC_RG_SPMI_P_SCL_E22_ADDR                        MT6368_TOP_SPMI_CON1
#define MT6368_PMIC_RG_SPMI_P_SCL_E22_MASK                        0x1
#define MT6368_PMIC_RG_SPMI_P_SCL_E22_SHIFT                       0
#define MT6368_PMIC_RG_SPMI_P_SCL_EA_ADDR                         MT6368_TOP_SPMI_CON1
#define MT6368_PMIC_RG_SPMI_P_SCL_EA_MASK                         0x1
#define MT6368_PMIC_RG_SPMI_P_SCL_EA_SHIFT                        1
#define MT6368_PMIC_RG_SPMI_P_SCL_RSEL_ADDR                       MT6368_TOP_SPMI_CON1
#define MT6368_PMIC_RG_SPMI_P_SCL_RSEL_MASK                       0x1
#define MT6368_PMIC_RG_SPMI_P_SCL_RSEL_SHIFT                      2
#define MT6368_PMIC_RG_SPMI_P_SDA_RSEL_ADDR                       MT6368_TOP_SPMI_CON1
#define MT6368_PMIC_RG_SPMI_P_SDA_RSEL_MASK                       0x1
#define MT6368_PMIC_RG_SPMI_P_SDA_RSEL_SHIFT                      3
#define MT6368_PMIC_RG_OCTL_SPMI_P_SCL_ADDR                       MT6368_TOP_SPMI_CON1
#define MT6368_PMIC_RG_OCTL_SPMI_P_SCL_MASK                       0xF
#define MT6368_PMIC_RG_OCTL_SPMI_P_SCL_SHIFT                      4
#define MT6368_PMIC_TOP_CFG_ELR_LEN_ADDR                          MT6368_TOP_CFG_ELR_NUM
#define MT6368_PMIC_TOP_CFG_ELR_LEN_MASK                          0xFF
#define MT6368_PMIC_TOP_CFG_ELR_LEN_SHIFT                         0
#define MT6368_PMIC_RG_SPMI_M_SDA_E22_ADDR                        MT6368_TOP_CFG_ELR0
#define MT6368_PMIC_RG_SPMI_M_SDA_E22_MASK                        0x1
#define MT6368_PMIC_RG_SPMI_M_SDA_E22_SHIFT                       0
#define MT6368_PMIC_RG_SPMI_M_SDA_EA_ADDR                         MT6368_TOP_CFG_ELR0
#define MT6368_PMIC_RG_SPMI_M_SDA_EA_MASK                         0x1
#define MT6368_PMIC_RG_SPMI_M_SDA_EA_SHIFT                        1
#define MT6368_PMIC_RG_32K_CK_SEL_ADDR                            MT6368_TOP_CFG_ELR0
#define MT6368_PMIC_RG_32K_CK_SEL_MASK                            0x1
#define MT6368_PMIC_RG_32K_CK_SEL_SHIFT                           2
#define MT6368_PMIC_OE_EARLY_ENABLE_B_ADDR                        MT6368_TOP_CFG_ELR0
#define MT6368_PMIC_OE_EARLY_ENABLE_B_MASK                        0x1
#define MT6368_PMIC_OE_EARLY_ENABLE_B_SHIFT                       3
#define MT6368_PMIC_RG_OCTL_SPMI_M_SDA_ADDR                       MT6368_TOP_CFG_ELR0
#define MT6368_PMIC_RG_OCTL_SPMI_M_SDA_MASK                       0xF
#define MT6368_PMIC_RG_OCTL_SPMI_M_SDA_SHIFT                      4
#define MT6368_PMIC_RG_SPMI_P_SDA_E22_ADDR                        MT6368_TOP_CFG_ELR1
#define MT6368_PMIC_RG_SPMI_P_SDA_E22_MASK                        0x1
#define MT6368_PMIC_RG_SPMI_P_SDA_E22_SHIFT                       0
#define MT6368_PMIC_RG_SPMI_P_SDA_EA_ADDR                         MT6368_TOP_CFG_ELR1
#define MT6368_PMIC_RG_SPMI_P_SDA_EA_MASK                         0x1
#define MT6368_PMIC_RG_SPMI_P_SDA_EA_SHIFT                        1
#define MT6368_PMIC_OE_EARLY2_ENABLE_B_ADDR                       MT6368_TOP_CFG_ELR1
#define MT6368_PMIC_OE_EARLY2_ENABLE_B_MASK                       0x1
#define MT6368_PMIC_OE_EARLY2_ENABLE_B_SHIFT                      3
#define MT6368_PMIC_RG_OCTL_SPMI_P_SDA_ADDR                       MT6368_TOP_CFG_ELR1
#define MT6368_PMIC_RG_OCTL_SPMI_P_SDA_MASK                       0xF
#define MT6368_PMIC_RG_OCTL_SPMI_P_SDA_SHIFT                      4
#define MT6368_PMIC_RG_SLV_ID_ADDR                                MT6368_TOP_CFG_ELR2
#define MT6368_PMIC_RG_SLV_ID_MASK                                0xFF
#define MT6368_PMIC_RG_SLV_ID_SHIFT                               0
#define MT6368_PMIC_RG_SLV2_ID_ADDR                               MT6368_TOP_CFG_ELR3
#define MT6368_PMIC_RG_SLV2_ID_MASK                               0xFF
#define MT6368_PMIC_RG_SLV2_ID_SHIFT                              0
#define MT6368_PMIC_RG_TOP_CFG_RSV0_ADDR                          MT6368_TOP_CFG_ELR4
#define MT6368_PMIC_RG_TOP_CFG_RSV0_MASK                          0xF
#define MT6368_PMIC_RG_TOP_CFG_RSV0_SHIFT                         0
#define MT6368_PMIC_RG_TOP_CFG_RSV1_ADDR                          MT6368_TOP_CFG_ELR4
#define MT6368_PMIC_RG_TOP_CFG_RSV1_MASK                          0xF
#define MT6368_PMIC_RG_TOP_CFG_RSV1_SHIFT                         4
#define MT6368_PMIC_RG_SEQ_OFF_ADDR                               MT6368_TOP_CFG_ELR5
#define MT6368_PMIC_RG_SEQ_OFF_MASK                               0x1
#define MT6368_PMIC_RG_SEQ_OFF_SHIFT                              0
#define MT6368_PMIC_RG_VM_MODE_DIS_ADDR                           MT6368_TOP_CFG_ELR6
#define MT6368_PMIC_RG_VM_MODE_DIS_MASK                           0x1
#define MT6368_PMIC_RG_VM_MODE_DIS_SHIFT                          0
#define MT6368_PMIC_TOP_PMRC_ANA_ID_ADDR                          MT6368_TOP_PMRC_ID_L
#define MT6368_PMIC_TOP_PMRC_ANA_ID_MASK                          0xFF
#define MT6368_PMIC_TOP_PMRC_ANA_ID_SHIFT                         0
#define MT6368_PMIC_TOP_PMRC_DIG_ID_ADDR                          MT6368_TOP_PMRC_ID_H
#define MT6368_PMIC_TOP_PMRC_DIG_ID_MASK                          0xFF
#define MT6368_PMIC_TOP_PMRC_DIG_ID_SHIFT                         0
#define MT6368_PMIC_TOP_PMRC_ANA_MINOR_REV_ADDR                   MT6368_TOP_PMRC_REV0_L
#define MT6368_PMIC_TOP_PMRC_ANA_MINOR_REV_MASK                   0xF
#define MT6368_PMIC_TOP_PMRC_ANA_MINOR_REV_SHIFT                  0
#define MT6368_PMIC_TOP_PMRC_ANA_MAJOR_REV_ADDR                   MT6368_TOP_PMRC_REV0_L
#define MT6368_PMIC_TOP_PMRC_ANA_MAJOR_REV_MASK                   0xF
#define MT6368_PMIC_TOP_PMRC_ANA_MAJOR_REV_SHIFT                  4
#define MT6368_PMIC_TOP_PMRC_DIG_MINOR_REV_ADDR                   MT6368_TOP_PMRC_REV0_H
#define MT6368_PMIC_TOP_PMRC_DIG_MINOR_REV_MASK                   0xF
#define MT6368_PMIC_TOP_PMRC_DIG_MINOR_REV_SHIFT                  0
#define MT6368_PMIC_TOP_PMRC_DIG_MAJOR_REV_ADDR                   MT6368_TOP_PMRC_REV0_H
#define MT6368_PMIC_TOP_PMRC_DIG_MAJOR_REV_MASK                   0xF
#define MT6368_PMIC_TOP_PMRC_DIG_MAJOR_REV_SHIFT                  4
#define MT6368_PMIC_TOP_PMRC_DSN_CBS_ADDR                         MT6368_TOP_PMRC_DSN_DBI_L
#define MT6368_PMIC_TOP_PMRC_DSN_CBS_MASK                         0x3
#define MT6368_PMIC_TOP_PMRC_DSN_CBS_SHIFT                        0
#define MT6368_PMIC_TOP_PMRC_DSN_BIX_ADDR                         MT6368_TOP_PMRC_DSN_DBI_L
#define MT6368_PMIC_TOP_PMRC_DSN_BIX_MASK                         0x3
#define MT6368_PMIC_TOP_PMRC_DSN_BIX_SHIFT                        2
#define MT6368_PMIC_TOP_PMRC_DSN_ESP_ADDR                         MT6368_TOP_PMRC_DSN_DBI_H
#define MT6368_PMIC_TOP_PMRC_DSN_ESP_MASK                         0xFF
#define MT6368_PMIC_TOP_PMRC_DSN_ESP_SHIFT                        0
#define MT6368_PMIC_TOP_PMRC_DSN_FPI_ADDR                         MT6368_TOP_PMRC_DSN_DXI
#define MT6368_PMIC_TOP_PMRC_DSN_FPI_MASK                         0xFF
#define MT6368_PMIC_TOP_PMRC_DSN_FPI_SHIFT                        0
#define MT6368_PMIC_RG_OSC_SEL_ADDR                               MT6368_OSC_DBG_CON
#define MT6368_PMIC_RG_OSC_SEL_MASK                               0x1
#define MT6368_PMIC_RG_OSC_SEL_SHIFT                              0
#define MT6368_PMIC_RG_OSC_SEL_HW_MODE_ADDR                       MT6368_OSC_DBG_CON
#define MT6368_PMIC_RG_OSC_SEL_HW_MODE_MASK                       0x1
#define MT6368_PMIC_RG_OSC_SEL_HW_MODE_SHIFT                      1
#define MT6368_PMIC_PMRC_BANK_RSV_ADDR                            MT6368_PMRC_RSV
#define MT6368_PMIC_PMRC_BANK_RSV_MASK                            0xFF
#define MT6368_PMIC_PMRC_BANK_RSV_SHIFT                           0
#define MT6368_PMIC_PMRC_EN0_ADDR                                 MT6368_PMRC_CON0
#define MT6368_PMIC_PMRC_EN0_MASK                                 0xFF
#define MT6368_PMIC_PMRC_EN0_SHIFT                                0
#define MT6368_PMIC_PMRC_EN1_ADDR                                 MT6368_PMRC_CON1
#define MT6368_PMIC_PMRC_EN1_MASK                                 0xFF
#define MT6368_PMIC_PMRC_EN1_SHIFT                                0
#define MT6368_PMIC_TOP_VRCTL_ANA_ID_ADDR                         MT6368_TOP_VRCTL_ID_L
#define MT6368_PMIC_TOP_VRCTL_ANA_ID_MASK                         0xFF
#define MT6368_PMIC_TOP_VRCTL_ANA_ID_SHIFT                        0
#define MT6368_PMIC_TOP_VRCTL_DIG_ID_ADDR                         MT6368_TOP_VRCTL_ID_H
#define MT6368_PMIC_TOP_VRCTL_DIG_ID_MASK                         0xFF
#define MT6368_PMIC_TOP_VRCTL_DIG_ID_SHIFT                        0
#define MT6368_PMIC_TOP_VRCTL_ANA_MINOR_REV_ADDR                  MT6368_TOP_VRCTL_REV0_L
#define MT6368_PMIC_TOP_VRCTL_ANA_MINOR_REV_MASK                  0xF
#define MT6368_PMIC_TOP_VRCTL_ANA_MINOR_REV_SHIFT                 0
#define MT6368_PMIC_TOP_VRCTL_ANA_MAJOR_REV_ADDR                  MT6368_TOP_VRCTL_REV0_L
#define MT6368_PMIC_TOP_VRCTL_ANA_MAJOR_REV_MASK                  0xF
#define MT6368_PMIC_TOP_VRCTL_ANA_MAJOR_REV_SHIFT                 4
#define MT6368_PMIC_TOP_VRCTL_DIG_MINOR_REV_ADDR                  MT6368_TOP_VRCTL_REV0_H
#define MT6368_PMIC_TOP_VRCTL_DIG_MINOR_REV_MASK                  0xF
#define MT6368_PMIC_TOP_VRCTL_DIG_MINOR_REV_SHIFT                 0
#define MT6368_PMIC_TOP_VRCTL_DIG_MAJOR_REV_ADDR                  MT6368_TOP_VRCTL_REV0_H
#define MT6368_PMIC_TOP_VRCTL_DIG_MAJOR_REV_MASK                  0xF
#define MT6368_PMIC_TOP_VRCTL_DIG_MAJOR_REV_SHIFT                 4
#define MT6368_PMIC_TOP_VRCTL_DSN_CBS_ADDR                        MT6368_TOP_VRCTL_DSN_DBI_L
#define MT6368_PMIC_TOP_VRCTL_DSN_CBS_MASK                        0x3
#define MT6368_PMIC_TOP_VRCTL_DSN_CBS_SHIFT                       0
#define MT6368_PMIC_TOP_VRCTL_DSN_BIX_ADDR                        MT6368_TOP_VRCTL_DSN_DBI_L
#define MT6368_PMIC_TOP_VRCTL_DSN_BIX_MASK                        0x3
#define MT6368_PMIC_TOP_VRCTL_DSN_BIX_SHIFT                       2
#define MT6368_PMIC_TOP_VRCTL_DSN_ESP_ADDR                        MT6368_TOP_VRCTL_DSN_DBI_H
#define MT6368_PMIC_TOP_VRCTL_DSN_ESP_MASK                        0xFF
#define MT6368_PMIC_TOP_VRCTL_DSN_ESP_SHIFT                       0
#define MT6368_PMIC_TOP_VRCTL_DSN_FPI_ADDR                        MT6368_TOP_VRCTL_DSN_DXI
#define MT6368_PMIC_TOP_VRCTL_DSN_FPI_MASK                        0xFF
#define MT6368_PMIC_TOP_VRCTL_DSN_FPI_SHIFT                       0
#define MT6368_PMIC_RG_DEB_CON0_RSV_ADDR                          MT6368_PG_DEB_CON0
#define MT6368_PMIC_RG_DEB_CON0_RSV_MASK                          0xFF
#define MT6368_PMIC_RG_DEB_CON0_RSV_SHIFT                         0
#define MT6368_PMIC_STRUP_VMDDR_PG_STATUS_ADDR                    MT6368_PG_SDN_STS0
#define MT6368_PMIC_STRUP_VMDDR_PG_STATUS_MASK                    0x1
#define MT6368_PMIC_STRUP_VMDDR_PG_STATUS_SHIFT                   0
#define MT6368_PMIC_STRUP_VAUX18_PG_STATUS_ADDR                   MT6368_PG_SDN_STS0
#define MT6368_PMIC_STRUP_VAUX18_PG_STATUS_MASK                   0x1
#define MT6368_PMIC_STRUP_VAUX18_PG_STATUS_SHIFT                  1
#define MT6368_PMIC_STRUP_VBUCK6_PG_STATUS_ADDR                   MT6368_PG_SDN_STS0
#define MT6368_PMIC_STRUP_VBUCK6_PG_STATUS_MASK                   0x1
#define MT6368_PMIC_STRUP_VBUCK6_PG_STATUS_SHIFT                  2
#define MT6368_PMIC_STRUP_VBUCK5_PG_STATUS_ADDR                   MT6368_PG_SDN_STS0
#define MT6368_PMIC_STRUP_VBUCK5_PG_STATUS_MASK                   0x1
#define MT6368_PMIC_STRUP_VBUCK5_PG_STATUS_SHIFT                  3
#define MT6368_PMIC_STRUP_VBUCK4_PG_STATUS_ADDR                   MT6368_PG_SDN_STS0
#define MT6368_PMIC_STRUP_VBUCK4_PG_STATUS_MASK                   0x1
#define MT6368_PMIC_STRUP_VBUCK4_PG_STATUS_SHIFT                  4
#define MT6368_PMIC_STRUP_VBUCK3_PG_STATUS_ADDR                   MT6368_PG_SDN_STS0
#define MT6368_PMIC_STRUP_VBUCK3_PG_STATUS_MASK                   0x1
#define MT6368_PMIC_STRUP_VBUCK3_PG_STATUS_SHIFT                  5
#define MT6368_PMIC_STRUP_VBUCK2_PG_STATUS_ADDR                   MT6368_PG_SDN_STS0
#define MT6368_PMIC_STRUP_VBUCK2_PG_STATUS_MASK                   0x1
#define MT6368_PMIC_STRUP_VBUCK2_PG_STATUS_SHIFT                  6
#define MT6368_PMIC_STRUP_VBUCK1_PG_STATUS_ADDR                   MT6368_PG_SDN_STS0
#define MT6368_PMIC_STRUP_VBUCK1_PG_STATUS_MASK                   0x1
#define MT6368_PMIC_STRUP_VBUCK1_PG_STATUS_SHIFT                  7
#define MT6368_PMIC_STRUP_VRF18_AIF_PG_STATUS_ADDR                MT6368_PG_SDN_STS1
#define MT6368_PMIC_STRUP_VRF18_AIF_PG_STATUS_MASK                0x1
#define MT6368_PMIC_STRUP_VRF18_AIF_PG_STATUS_SHIFT               3
#define MT6368_PMIC_STRUP_VRF13_AIF_PG_STATUS_ADDR                MT6368_PG_SDN_STS1
#define MT6368_PMIC_STRUP_VRF13_AIF_PG_STATUS_MASK                0x1
#define MT6368_PMIC_STRUP_VRF13_AIF_PG_STATUS_SHIFT               4
#define MT6368_PMIC_STRUP_VUSB_PG_STATUS_ADDR                     MT6368_PG_SDN_STS1
#define MT6368_PMIC_STRUP_VUSB_PG_STATUS_MASK                     0x1
#define MT6368_PMIC_STRUP_VUSB_PG_STATUS_SHIFT                    5
#define MT6368_PMIC_STRUP_VAUD18_PG_STATUS_ADDR                   MT6368_PG_SDN_STS1
#define MT6368_PMIC_STRUP_VAUD18_PG_STATUS_MASK                   0x1
#define MT6368_PMIC_STRUP_VAUD18_PG_STATUS_SHIFT                  6
#define MT6368_PMIC_STRUP_VMDDQ_PG_STATUS_ADDR                    MT6368_PG_SDN_STS1
#define MT6368_PMIC_STRUP_VMDDQ_PG_STATUS_MASK                    0x1
#define MT6368_PMIC_STRUP_VMDDQ_PG_STATUS_SHIFT                   7
#define MT6368_PMIC_STRUP_VMDDR_OC_STATUS_ADDR                    MT6368_OC_SDN_STS0
#define MT6368_PMIC_STRUP_VMDDR_OC_STATUS_MASK                    0x1
#define MT6368_PMIC_STRUP_VMDDR_OC_STATUS_SHIFT                   0
#define MT6368_PMIC_STRUP_VAUX18_OC_STATUS_ADDR                   MT6368_OC_SDN_STS0
#define MT6368_PMIC_STRUP_VAUX18_OC_STATUS_MASK                   0x1
#define MT6368_PMIC_STRUP_VAUX18_OC_STATUS_SHIFT                  1
#define MT6368_PMIC_STRUP_VBUCK6_OC_STATUS_ADDR                   MT6368_OC_SDN_STS0
#define MT6368_PMIC_STRUP_VBUCK6_OC_STATUS_MASK                   0x1
#define MT6368_PMIC_STRUP_VBUCK6_OC_STATUS_SHIFT                  2
#define MT6368_PMIC_STRUP_VBUCK5_OC_STATUS_ADDR                   MT6368_OC_SDN_STS0
#define MT6368_PMIC_STRUP_VBUCK5_OC_STATUS_MASK                   0x1
#define MT6368_PMIC_STRUP_VBUCK5_OC_STATUS_SHIFT                  3
#define MT6368_PMIC_STRUP_VBUCK4_OC_STATUS_ADDR                   MT6368_OC_SDN_STS0
#define MT6368_PMIC_STRUP_VBUCK4_OC_STATUS_MASK                   0x1
#define MT6368_PMIC_STRUP_VBUCK4_OC_STATUS_SHIFT                  4
#define MT6368_PMIC_STRUP_VBUCK3_OC_STATUS_ADDR                   MT6368_OC_SDN_STS0
#define MT6368_PMIC_STRUP_VBUCK3_OC_STATUS_MASK                   0x1
#define MT6368_PMIC_STRUP_VBUCK3_OC_STATUS_SHIFT                  5
#define MT6368_PMIC_STRUP_VBUCK2_OC_STATUS_ADDR                   MT6368_OC_SDN_STS0
#define MT6368_PMIC_STRUP_VBUCK2_OC_STATUS_MASK                   0x1
#define MT6368_PMIC_STRUP_VBUCK2_OC_STATUS_SHIFT                  6
#define MT6368_PMIC_STRUP_VBUCK1_OC_STATUS_ADDR                   MT6368_OC_SDN_STS0
#define MT6368_PMIC_STRUP_VBUCK1_OC_STATUS_MASK                   0x1
#define MT6368_PMIC_STRUP_VBUCK1_OC_STATUS_SHIFT                  7
#define MT6368_PMIC_STRUP_VRF18_AIF_OC_STATUS_ADDR                MT6368_OC_SDN_STS1
#define MT6368_PMIC_STRUP_VRF18_AIF_OC_STATUS_MASK                0x1
#define MT6368_PMIC_STRUP_VRF18_AIF_OC_STATUS_SHIFT               3
#define MT6368_PMIC_STRUP_VRF13_AIF_OC_STATUS_ADDR                MT6368_OC_SDN_STS1
#define MT6368_PMIC_STRUP_VRF13_AIF_OC_STATUS_MASK                0x1
#define MT6368_PMIC_STRUP_VRF13_AIF_OC_STATUS_SHIFT               4
#define MT6368_PMIC_STRUP_VUSB_OC_STATUS_ADDR                     MT6368_OC_SDN_STS1
#define MT6368_PMIC_STRUP_VUSB_OC_STATUS_MASK                     0x1
#define MT6368_PMIC_STRUP_VUSB_OC_STATUS_SHIFT                    5
#define MT6368_PMIC_STRUP_VAUD18_OC_STATUS_ADDR                   MT6368_OC_SDN_STS1
#define MT6368_PMIC_STRUP_VAUD18_OC_STATUS_MASK                   0x1
#define MT6368_PMIC_STRUP_VAUD18_OC_STATUS_SHIFT                  6
#define MT6368_PMIC_STRUP_VMDDQ_OC_STATUS_ADDR                    MT6368_OC_SDN_STS1
#define MT6368_PMIC_STRUP_VMDDQ_OC_STATUS_MASK                    0x1
#define MT6368_PMIC_STRUP_VMDDQ_OC_STATUS_SHIFT                   7
#define MT6368_PMIC_STRUP_VBUCK4_MODE_STATUS_ADDR                 MT6368_VR_SDN_MODE0
#define MT6368_PMIC_STRUP_VBUCK4_MODE_STATUS_MASK                 0x3
#define MT6368_PMIC_STRUP_VBUCK4_MODE_STATUS_SHIFT                0
#define MT6368_PMIC_STRUP_VBUCK3_MODE_STATUS_ADDR                 MT6368_VR_SDN_MODE0
#define MT6368_PMIC_STRUP_VBUCK3_MODE_STATUS_MASK                 0x3
#define MT6368_PMIC_STRUP_VBUCK3_MODE_STATUS_SHIFT                2
#define MT6368_PMIC_STRUP_VBUCK2_MODE_STATUS_ADDR                 MT6368_VR_SDN_MODE0
#define MT6368_PMIC_STRUP_VBUCK2_MODE_STATUS_MASK                 0x3
#define MT6368_PMIC_STRUP_VBUCK2_MODE_STATUS_SHIFT                4
#define MT6368_PMIC_STRUP_VBUCK1_MODE_STATUS_ADDR                 MT6368_VR_SDN_MODE0
#define MT6368_PMIC_STRUP_VBUCK1_MODE_STATUS_MASK                 0x3
#define MT6368_PMIC_STRUP_VBUCK1_MODE_STATUS_SHIFT                6
#define MT6368_PMIC_STRUP_VAUX18_MODE_STATUS_ADDR                 MT6368_VR_SDN_MODE1
#define MT6368_PMIC_STRUP_VAUX18_MODE_STATUS_MASK                 0x3
#define MT6368_PMIC_STRUP_VAUX18_MODE_STATUS_SHIFT                0
#define MT6368_PMIC_STRUP_VPA_MODE_STATUS_ADDR                    MT6368_VR_SDN_MODE1
#define MT6368_PMIC_STRUP_VPA_MODE_STATUS_MASK                    0x3
#define MT6368_PMIC_STRUP_VPA_MODE_STATUS_SHIFT                   2
#define MT6368_PMIC_STRUP_VBUCK6_MODE_STATUS_ADDR                 MT6368_VR_SDN_MODE1
#define MT6368_PMIC_STRUP_VBUCK6_MODE_STATUS_MASK                 0x3
#define MT6368_PMIC_STRUP_VBUCK6_MODE_STATUS_SHIFT                4
#define MT6368_PMIC_STRUP_VBUCK5_MODE_STATUS_ADDR                 MT6368_VR_SDN_MODE1
#define MT6368_PMIC_STRUP_VBUCK5_MODE_STATUS_MASK                 0x3
#define MT6368_PMIC_STRUP_VBUCK5_MODE_STATUS_SHIFT                6
#define MT6368_PMIC_STRUP_VUSB_MODE_STATUS_ADDR                   MT6368_VR_SDN_MODE2
#define MT6368_PMIC_STRUP_VUSB_MODE_STATUS_MASK                   0x3
#define MT6368_PMIC_STRUP_VUSB_MODE_STATUS_SHIFT                  0
#define MT6368_PMIC_STRUP_VAUD18_MODE_STATUS_ADDR                 MT6368_VR_SDN_MODE2
#define MT6368_PMIC_STRUP_VAUD18_MODE_STATUS_MASK                 0x3
#define MT6368_PMIC_STRUP_VAUD18_MODE_STATUS_SHIFT                2
#define MT6368_PMIC_STRUP_VMDDQ_MODE_STATUS_ADDR                  MT6368_VR_SDN_MODE2
#define MT6368_PMIC_STRUP_VMDDQ_MODE_STATUS_MASK                  0x3
#define MT6368_PMIC_STRUP_VMDDQ_MODE_STATUS_SHIFT                 4
#define MT6368_PMIC_STRUP_VMDDR_MODE_STATUS_ADDR                  MT6368_VR_SDN_MODE2
#define MT6368_PMIC_STRUP_VMDDR_MODE_STATUS_MASK                  0x3
#define MT6368_PMIC_STRUP_VMDDR_MODE_STATUS_SHIFT                 6
#define MT6368_PMIC_STRUP_VSIM2_MODE_STATUS_ADDR                  MT6368_VR_SDN_MODE3
#define MT6368_PMIC_STRUP_VSIM2_MODE_STATUS_MASK                  0x3
#define MT6368_PMIC_STRUP_VSIM2_MODE_STATUS_SHIFT                 0
#define MT6368_PMIC_STRUP_VSIM1_MODE_STATUS_ADDR                  MT6368_VR_SDN_MODE3
#define MT6368_PMIC_STRUP_VSIM1_MODE_STATUS_MASK                  0x3
#define MT6368_PMIC_STRUP_VSIM1_MODE_STATUS_SHIFT                 2
#define MT6368_PMIC_STRUP_VRF18_AIF_MODE_STATUS_ADDR              MT6368_VR_SDN_MODE3
#define MT6368_PMIC_STRUP_VRF18_AIF_MODE_STATUS_MASK              0x3
#define MT6368_PMIC_STRUP_VRF18_AIF_MODE_STATUS_SHIFT             4
#define MT6368_PMIC_STRUP_VRF13_AIF_MODE_STATUS_ADDR              MT6368_VR_SDN_MODE3
#define MT6368_PMIC_STRUP_VRF13_AIF_MODE_STATUS_MASK              0x3
#define MT6368_PMIC_STRUP_VRF13_AIF_MODE_STATUS_SHIFT             6
#define MT6368_PMIC_STRUP_VFP_MODE_STATUS_ADDR                    MT6368_VR_SDN_MODE4
#define MT6368_PMIC_STRUP_VFP_MODE_STATUS_MASK                    0x3
#define MT6368_PMIC_STRUP_VFP_MODE_STATUS_SHIFT                   0
#define MT6368_PMIC_STRUP_VIO28_MODE_STATUS_ADDR                  MT6368_VR_SDN_MODE4
#define MT6368_PMIC_STRUP_VIO28_MODE_STATUS_MASK                  0x3
#define MT6368_PMIC_STRUP_VIO28_MODE_STATUS_SHIFT                 2
#define MT6368_PMIC_STRUP_VIBR_MODE_STATUS_ADDR                   MT6368_VR_SDN_MODE4
#define MT6368_PMIC_STRUP_VIBR_MODE_STATUS_MASK                   0x3
#define MT6368_PMIC_STRUP_VIBR_MODE_STATUS_SHIFT                  4
#define MT6368_PMIC_STRUP_VANT18_MODE_STATUS_ADDR                 MT6368_VR_SDN_MODE4
#define MT6368_PMIC_STRUP_VANT18_MODE_STATUS_MASK                 0x3
#define MT6368_PMIC_STRUP_VANT18_MODE_STATUS_SHIFT                6
#define MT6368_PMIC_STRUP_VCN33_1_MODE_STATUS_ADDR                MT6368_VR_SDN_MODE5
#define MT6368_PMIC_STRUP_VCN33_1_MODE_STATUS_MASK                0x3
#define MT6368_PMIC_STRUP_VCN33_1_MODE_STATUS_SHIFT               0
#define MT6368_PMIC_STRUP_VMC_MODE_STATUS_ADDR                    MT6368_VR_SDN_MODE5
#define MT6368_PMIC_STRUP_VMC_MODE_STATUS_MASK                    0x3
#define MT6368_PMIC_STRUP_VMC_MODE_STATUS_SHIFT                   2
#define MT6368_PMIC_STRUP_VMCH_MODE_STATUS_ADDR                   MT6368_VR_SDN_MODE5
#define MT6368_PMIC_STRUP_VMCH_MODE_STATUS_MASK                   0x3
#define MT6368_PMIC_STRUP_VMCH_MODE_STATUS_SHIFT                  4
#define MT6368_PMIC_STRUP_VTP_MODE_STATUS_ADDR                    MT6368_VR_SDN_MODE5
#define MT6368_PMIC_STRUP_VTP_MODE_STATUS_MASK                    0x3
#define MT6368_PMIC_STRUP_VTP_MODE_STATUS_SHIFT                   6
#define MT6368_PMIC_STRUP_VEFUSE_MODE_STATUS_ADDR                 MT6368_VR_SDN_MODE6
#define MT6368_PMIC_STRUP_VEFUSE_MODE_STATUS_MASK                 0x3
#define MT6368_PMIC_STRUP_VEFUSE_MODE_STATUS_SHIFT                4
#define MT6368_PMIC_STRUP_VCN33_2_MODE_STATUS_ADDR                MT6368_VR_SDN_MODE6
#define MT6368_PMIC_STRUP_VCN33_2_MODE_STATUS_MASK                0x3
#define MT6368_PMIC_STRUP_VCN33_2_MODE_STATUS_SHIFT               6
#define MT6368_PMIC_RG_VR_RST_CK_EN_ADDR                          MT6368_TOP_VRCTL_CLK_CON0
#define MT6368_PMIC_RG_VR_RST_CK_EN_MASK                          0x1
#define MT6368_PMIC_RG_VR_RST_CK_EN_SHIFT                         0
#define MT6368_PMIC_RG_VRC_1M_CKEN_SW_SEL_ADDR                    MT6368_TOP_VRCTL_CLK_CON0
#define MT6368_PMIC_RG_VRC_1M_CKEN_SW_SEL_MASK                    0x1
#define MT6368_PMIC_RG_VRC_1M_CKEN_SW_SEL_SHIFT                   1
#define MT6368_PMIC_RG_VRC_1M_CKEN_SW_ADDR                        MT6368_TOP_VRCTL_CLK_CON0
#define MT6368_PMIC_RG_VRC_1M_CKEN_SW_MASK                        0x1
#define MT6368_PMIC_RG_VRC_1M_CKEN_SW_SHIFT                       2
#define MT6368_PMIC_RG_WDT_VOSEL_DBG_EN_ADDR                      MT6368_TOP_VRCTL_DBG_CON0
#define MT6368_PMIC_RG_WDT_VOSEL_DBG_EN_MASK                      0x1
#define MT6368_PMIC_RG_WDT_VOSEL_DBG_EN_SHIFT                     0
#define MT6368_PMIC_RG_TOP_VRCTL_RSV_ADDR                         MT6368_TOP_VRCTL_RSV
#define MT6368_PMIC_RG_TOP_VRCTL_RSV_MASK                         0xFF
#define MT6368_PMIC_RG_TOP_VRCTL_RSV_SHIFT                        0
#define MT6368_PMIC_RG_APLP_VR_CFG_ADDR                           MT6368_TOP_VRCTL_APLP_CFG
#define MT6368_PMIC_RG_APLP_VR_CFG_MASK                           0x1
#define MT6368_PMIC_RG_APLP_VR_CFG_SHIFT                          0
#define MT6368_PMIC_RG_BUCK_SPMI_CFG0_RSV0_ADDR                   MT6368_TOP_VRCTL_SPMI_CFG0
#define MT6368_PMIC_RG_BUCK_SPMI_CFG0_RSV0_MASK                   0x1
#define MT6368_PMIC_RG_BUCK_SPMI_CFG0_RSV0_SHIFT                  0
#define MT6368_PMIC_RG_BUCK_VBUCK1_SPMI_CFG_ADDR                  MT6368_TOP_VRCTL_SPMI_CFG0
#define MT6368_PMIC_RG_BUCK_VBUCK1_SPMI_CFG_MASK                  0x1
#define MT6368_PMIC_RG_BUCK_VBUCK1_SPMI_CFG_SHIFT                 1
#define MT6368_PMIC_RG_BUCK_VBUCK2_SPMI_CFG_ADDR                  MT6368_TOP_VRCTL_SPMI_CFG0
#define MT6368_PMIC_RG_BUCK_VBUCK2_SPMI_CFG_MASK                  0x1
#define MT6368_PMIC_RG_BUCK_VBUCK2_SPMI_CFG_SHIFT                 2
#define MT6368_PMIC_RG_BUCK_VBUCK3_SPMI_CFG_ADDR                  MT6368_TOP_VRCTL_SPMI_CFG0
#define MT6368_PMIC_RG_BUCK_VBUCK3_SPMI_CFG_MASK                  0x1
#define MT6368_PMIC_RG_BUCK_VBUCK3_SPMI_CFG_SHIFT                 3
#define MT6368_PMIC_RG_BUCK_VBUCK4_SPMI_CFG_ADDR                  MT6368_TOP_VRCTL_SPMI_CFG0
#define MT6368_PMIC_RG_BUCK_VBUCK4_SPMI_CFG_MASK                  0x1
#define MT6368_PMIC_RG_BUCK_VBUCK4_SPMI_CFG_SHIFT                 4
#define MT6368_PMIC_RG_BUCK_VBUCK5_SPMI_CFG_ADDR                  MT6368_TOP_VRCTL_SPMI_CFG0
#define MT6368_PMIC_RG_BUCK_VBUCK5_SPMI_CFG_MASK                  0x1
#define MT6368_PMIC_RG_BUCK_VBUCK5_SPMI_CFG_SHIFT                 5
#define MT6368_PMIC_RG_BUCK_VBUCK6_SPMI_CFG_ADDR                  MT6368_TOP_VRCTL_SPMI_CFG0
#define MT6368_PMIC_RG_BUCK_VBUCK6_SPMI_CFG_MASK                  0x1
#define MT6368_PMIC_RG_BUCK_VBUCK6_SPMI_CFG_SHIFT                 6
#define MT6368_PMIC_RG_BUCK_SPMI_CFG0_RSV7_ADDR                   MT6368_TOP_VRCTL_SPMI_CFG0
#define MT6368_PMIC_RG_BUCK_SPMI_CFG0_RSV7_MASK                   0x1
#define MT6368_PMIC_RG_BUCK_SPMI_CFG0_RSV7_SHIFT                  7
#define MT6368_PMIC_RG_BUCK_SPMI_CFG0_SET_ADDR                    MT6368_TOP_VRCTL_SPMI_CFG0_SET
#define MT6368_PMIC_RG_BUCK_SPMI_CFG0_SET_MASK                    0xFF
#define MT6368_PMIC_RG_BUCK_SPMI_CFG0_SET_SHIFT                   0
#define MT6368_PMIC_RG_BUCK_SPMI_CFG0_CLR_ADDR                    MT6368_TOP_VRCTL_SPMI_CFG0_CLR
#define MT6368_PMIC_RG_BUCK_SPMI_CFG0_CLR_MASK                    0xFF
#define MT6368_PMIC_RG_BUCK_SPMI_CFG0_CLR_SHIFT                   0
#define MT6368_PMIC_RG_BUCK_SPMI_CFG1_RSV0_ADDR                   MT6368_TOP_VRCTL_SPMI_CFG1
#define MT6368_PMIC_RG_BUCK_SPMI_CFG1_RSV0_MASK                   0x1
#define MT6368_PMIC_RG_BUCK_SPMI_CFG1_RSV0_SHIFT                  0
#define MT6368_PMIC_RG_BUCK_SPMI_CFG1_RSV1_ADDR                   MT6368_TOP_VRCTL_SPMI_CFG1
#define MT6368_PMIC_RG_BUCK_SPMI_CFG1_RSV1_MASK                   0x1
#define MT6368_PMIC_RG_BUCK_SPMI_CFG1_RSV1_SHIFT                  1
#define MT6368_PMIC_RG_BUCK_SPMI_CFG1_RSV2_ADDR                   MT6368_TOP_VRCTL_SPMI_CFG1
#define MT6368_PMIC_RG_BUCK_SPMI_CFG1_RSV2_MASK                   0x1
#define MT6368_PMIC_RG_BUCK_SPMI_CFG1_RSV2_SHIFT                  2
#define MT6368_PMIC_RG_BUCK_VPA_SPMI_CFG_ADDR                     MT6368_TOP_VRCTL_SPMI_CFG1
#define MT6368_PMIC_RG_BUCK_VPA_SPMI_CFG_MASK                     0x1
#define MT6368_PMIC_RG_BUCK_VPA_SPMI_CFG_SHIFT                    3
#define MT6368_PMIC_RG_BUCK_SPMI_CFG1_RSV4_ADDR                   MT6368_TOP_VRCTL_SPMI_CFG1
#define MT6368_PMIC_RG_BUCK_SPMI_CFG1_RSV4_MASK                   0x1
#define MT6368_PMIC_RG_BUCK_SPMI_CFG1_RSV4_SHIFT                  4
#define MT6368_PMIC_RG_BUCK_SPMI_CFG1_RSV5_ADDR                   MT6368_TOP_VRCTL_SPMI_CFG1
#define MT6368_PMIC_RG_BUCK_SPMI_CFG1_RSV5_MASK                   0x1
#define MT6368_PMIC_RG_BUCK_SPMI_CFG1_RSV5_SHIFT                  5
#define MT6368_PMIC_RG_BUCK_SPMI_CFG1_RSV6_ADDR                   MT6368_TOP_VRCTL_SPMI_CFG1
#define MT6368_PMIC_RG_BUCK_SPMI_CFG1_RSV6_MASK                   0x1
#define MT6368_PMIC_RG_BUCK_SPMI_CFG1_RSV6_SHIFT                  6
#define MT6368_PMIC_RG_BUCK_SPMI_CFG1_RSV7_ADDR                   MT6368_TOP_VRCTL_SPMI_CFG1
#define MT6368_PMIC_RG_BUCK_SPMI_CFG1_RSV7_MASK                   0x1
#define MT6368_PMIC_RG_BUCK_SPMI_CFG1_RSV7_SHIFT                  7
#define MT6368_PMIC_RG_BUCK_SPMI_CFG1_SET_ADDR                    MT6368_TOP_VRCTL_SPMI_CFG1_SET
#define MT6368_PMIC_RG_BUCK_SPMI_CFG1_SET_MASK                    0xFF
#define MT6368_PMIC_RG_BUCK_SPMI_CFG1_SET_SHIFT                   0
#define MT6368_PMIC_RG_BUCK_SPMI_CFG1_CLR_ADDR                    MT6368_TOP_VRCTL_SPMI_CFG1_CLR
#define MT6368_PMIC_RG_BUCK_SPMI_CFG1_CLR_MASK                    0xFF
#define MT6368_PMIC_RG_BUCK_SPMI_CFG1_CLR_SHIFT                   0
#define MT6368_PMIC_RG_BUCK_VBUCK1_EN_ADDR                        MT6368_TOP_VRCTL_VR0_EN
#define MT6368_PMIC_RG_BUCK_VBUCK1_EN_MASK                        0x1
#define MT6368_PMIC_RG_BUCK_VBUCK1_EN_SHIFT                       1
#define MT6368_PMIC_RG_BUCK_VBUCK2_EN_ADDR                        MT6368_TOP_VRCTL_VR0_EN
#define MT6368_PMIC_RG_BUCK_VBUCK2_EN_MASK                        0x1
#define MT6368_PMIC_RG_BUCK_VBUCK2_EN_SHIFT                       2
#define MT6368_PMIC_RG_BUCK_VBUCK3_EN_ADDR                        MT6368_TOP_VRCTL_VR0_EN
#define MT6368_PMIC_RG_BUCK_VBUCK3_EN_MASK                        0x1
#define MT6368_PMIC_RG_BUCK_VBUCK3_EN_SHIFT                       3
#define MT6368_PMIC_RG_BUCK_VBUCK4_EN_ADDR                        MT6368_TOP_VRCTL_VR0_EN
#define MT6368_PMIC_RG_BUCK_VBUCK4_EN_MASK                        0x1
#define MT6368_PMIC_RG_BUCK_VBUCK4_EN_SHIFT                       4
#define MT6368_PMIC_RG_BUCK_VBUCK5_EN_ADDR                        MT6368_TOP_VRCTL_VR0_EN
#define MT6368_PMIC_RG_BUCK_VBUCK5_EN_MASK                        0x1
#define MT6368_PMIC_RG_BUCK_VBUCK5_EN_SHIFT                       5
#define MT6368_PMIC_RG_BUCK_VBUCK6_EN_ADDR                        MT6368_TOP_VRCTL_VR0_EN
#define MT6368_PMIC_RG_BUCK_VBUCK6_EN_MASK                        0x1
#define MT6368_PMIC_RG_BUCK_VBUCK6_EN_SHIFT                       6
#define MT6368_PMIC_RG_BUCK_VR0_EN_SET_ADDR                       MT6368_TOP_VRCTL_VR0_EN_SET
#define MT6368_PMIC_RG_BUCK_VR0_EN_SET_MASK                       0xFF
#define MT6368_PMIC_RG_BUCK_VR0_EN_SET_SHIFT                      0
#define MT6368_PMIC_RG_BUCK_VR0_EN_CLR_ADDR                       MT6368_TOP_VRCTL_VR0_EN_CLR
#define MT6368_PMIC_RG_BUCK_VR0_EN_CLR_MASK                       0xFF
#define MT6368_PMIC_RG_BUCK_VR0_EN_CLR_SHIFT                      0
#define MT6368_PMIC_RG_BUCK_VPA_EN_ADDR                           MT6368_TOP_VRCTL_VR1_EN
#define MT6368_PMIC_RG_BUCK_VPA_EN_MASK                           0x1
#define MT6368_PMIC_RG_BUCK_VPA_EN_SHIFT                          3
#define MT6368_PMIC_RG_BUCK_VR1_EN_SET_ADDR                       MT6368_TOP_VRCTL_VR1_EN_SET
#define MT6368_PMIC_RG_BUCK_VR1_EN_SET_MASK                       0xFF
#define MT6368_PMIC_RG_BUCK_VR1_EN_SET_SHIFT                      0
#define MT6368_PMIC_RG_BUCK_VR1_EN_CLR_ADDR                       MT6368_TOP_VRCTL_VR1_EN_CLR
#define MT6368_PMIC_RG_BUCK_VR1_EN_CLR_MASK                       0xFF
#define MT6368_PMIC_RG_BUCK_VR1_EN_CLR_SHIFT                      0
#define MT6368_PMIC_RG_BUCK_VBUCK1_LP_ADDR                        MT6368_TOP_VRCTL_VR0_LP
#define MT6368_PMIC_RG_BUCK_VBUCK1_LP_MASK                        0x1
#define MT6368_PMIC_RG_BUCK_VBUCK1_LP_SHIFT                       1
#define MT6368_PMIC_RG_BUCK_VBUCK2_LP_ADDR                        MT6368_TOP_VRCTL_VR0_LP
#define MT6368_PMIC_RG_BUCK_VBUCK2_LP_MASK                        0x1
#define MT6368_PMIC_RG_BUCK_VBUCK2_LP_SHIFT                       2
#define MT6368_PMIC_RG_BUCK_VBUCK3_LP_ADDR                        MT6368_TOP_VRCTL_VR0_LP
#define MT6368_PMIC_RG_BUCK_VBUCK3_LP_MASK                        0x1
#define MT6368_PMIC_RG_BUCK_VBUCK3_LP_SHIFT                       3
#define MT6368_PMIC_RG_BUCK_VBUCK4_LP_ADDR                        MT6368_TOP_VRCTL_VR0_LP
#define MT6368_PMIC_RG_BUCK_VBUCK4_LP_MASK                        0x1
#define MT6368_PMIC_RG_BUCK_VBUCK4_LP_SHIFT                       4
#define MT6368_PMIC_RG_BUCK_VBUCK5_LP_ADDR                        MT6368_TOP_VRCTL_VR0_LP
#define MT6368_PMIC_RG_BUCK_VBUCK5_LP_MASK                        0x1
#define MT6368_PMIC_RG_BUCK_VBUCK5_LP_SHIFT                       5
#define MT6368_PMIC_RG_BUCK_VBUCK6_LP_ADDR                        MT6368_TOP_VRCTL_VR0_LP
#define MT6368_PMIC_RG_BUCK_VBUCK6_LP_MASK                        0x1
#define MT6368_PMIC_RG_BUCK_VBUCK6_LP_SHIFT                       6
#define MT6368_PMIC_RG_BUCK_VR0_LP_SET_ADDR                       MT6368_TOP_VRCTL_VR0_LP_SET
#define MT6368_PMIC_RG_BUCK_VR0_LP_SET_MASK                       0xFF
#define MT6368_PMIC_RG_BUCK_VR0_LP_SET_SHIFT                      0
#define MT6368_PMIC_RG_BUCK_VR0_LP_CLR_ADDR                       MT6368_TOP_VRCTL_VR0_LP_CLR
#define MT6368_PMIC_RG_BUCK_VR0_LP_CLR_MASK                       0xFF
#define MT6368_PMIC_RG_BUCK_VR0_LP_CLR_SHIFT                      0
#define MT6368_PMIC_RG_BUCK_VPA_LP_ADDR                           MT6368_TOP_VRCTL_VR1_LP
#define MT6368_PMIC_RG_BUCK_VPA_LP_MASK                           0x1
#define MT6368_PMIC_RG_BUCK_VPA_LP_SHIFT                          3
#define MT6368_PMIC_RG_BUCK_VR1_LP_SET_ADDR                       MT6368_TOP_VRCTL_VR1_LP_SET
#define MT6368_PMIC_RG_BUCK_VR1_LP_SET_MASK                       0xFF
#define MT6368_PMIC_RG_BUCK_VR1_LP_SET_SHIFT                      0
#define MT6368_PMIC_RG_BUCK_VR1_LP_CLR_ADDR                       MT6368_TOP_VRCTL_VR1_LP_CLR
#define MT6368_PMIC_RG_BUCK_VR1_LP_CLR_MASK                       0xFF
#define MT6368_PMIC_RG_BUCK_VR1_LP_CLR_SHIFT                      0
#define MT6368_PMIC_RG_BUCK_VBUCK1_VOSEL_ADDR                     MT6368_TOP_VRCTL_VOSEL_VBUCK1
#define MT6368_PMIC_RG_BUCK_VBUCK1_VOSEL_MASK                     0xFF
#define MT6368_PMIC_RG_BUCK_VBUCK1_VOSEL_SHIFT                    0
#define MT6368_PMIC_RG_BUCK_VBUCK2_VOSEL_ADDR                     MT6368_TOP_VRCTL_VOSEL_VBUCK2
#define MT6368_PMIC_RG_BUCK_VBUCK2_VOSEL_MASK                     0xFF
#define MT6368_PMIC_RG_BUCK_VBUCK2_VOSEL_SHIFT                    0
#define MT6368_PMIC_RG_BUCK_VBUCK3_VOSEL_ADDR                     MT6368_TOP_VRCTL_VOSEL_VBUCK3
#define MT6368_PMIC_RG_BUCK_VBUCK3_VOSEL_MASK                     0xFF
#define MT6368_PMIC_RG_BUCK_VBUCK3_VOSEL_SHIFT                    0
#define MT6368_PMIC_RG_BUCK_VBUCK4_VOSEL_ADDR                     MT6368_TOP_VRCTL_VOSEL_VBUCK4
#define MT6368_PMIC_RG_BUCK_VBUCK4_VOSEL_MASK                     0xFF
#define MT6368_PMIC_RG_BUCK_VBUCK4_VOSEL_SHIFT                    0
#define MT6368_PMIC_RG_BUCK_VBUCK5_VOSEL_ADDR                     MT6368_TOP_VRCTL_VOSEL_VBUCK5
#define MT6368_PMIC_RG_BUCK_VBUCK5_VOSEL_MASK                     0xFF
#define MT6368_PMIC_RG_BUCK_VBUCK5_VOSEL_SHIFT                    0
#define MT6368_PMIC_RG_BUCK_VBUCK6_VOSEL_ADDR                     MT6368_TOP_VRCTL_VOSEL_VBUCK6
#define MT6368_PMIC_RG_BUCK_VBUCK6_VOSEL_MASK                     0xFF
#define MT6368_PMIC_RG_BUCK_VBUCK6_VOSEL_SHIFT                    0
#define MT6368_PMIC_RG_BUCK_VPA_VOSEL_ADDR                        MT6368_TOP_VRCTL_VOSEL_VBUCK11
#define MT6368_PMIC_RG_BUCK_VPA_VOSEL_MASK                        0x7F
#define MT6368_PMIC_RG_BUCK_VPA_VOSEL_SHIFT                       0
#define MT6368_PMIC_RG_TOP_VRCTL_RSV0_ADDR                        MT6368_TOP_VRCTL_RSV0
#define MT6368_PMIC_RG_TOP_VRCTL_RSV0_MASK                        0xFF
#define MT6368_PMIC_RG_TOP_VRCTL_RSV0_SHIFT                       0
#define MT6368_PMIC_RG_TOP_VRCTL_RSV1_ADDR                        MT6368_TOP_VRCTL_RSV1
#define MT6368_PMIC_RG_TOP_VRCTL_RSV1_MASK                        0xFF
#define MT6368_PMIC_RG_TOP_VRCTL_RSV1_SHIFT                       0
#define MT6368_PMIC_RG_APLP_VCN13_LP_RSV_ADDR                     MT6368_TOP_VRCTL_APLP_CON0
#define MT6368_PMIC_RG_APLP_VCN13_LP_RSV_MASK                     0x1
#define MT6368_PMIC_RG_APLP_VCN13_LP_RSV_SHIFT                    0
#define MT6368_PMIC_RG_APLP_VCN13_EN_RSV_ADDR                     MT6368_TOP_VRCTL_APLP_CON0
#define MT6368_PMIC_RG_APLP_VCN13_EN_RSV_MASK                     0x1
#define MT6368_PMIC_RG_APLP_VCN13_EN_RSV_SHIFT                    1
#define MT6368_PMIC_RG_APLP_VCN15_LP_RSV_ADDR                     MT6368_TOP_VRCTL_APLP_CON0
#define MT6368_PMIC_RG_APLP_VCN15_LP_RSV_MASK                     0x1
#define MT6368_PMIC_RG_APLP_VCN15_LP_RSV_SHIFT                    2
#define MT6368_PMIC_RG_APLP_VCN15_EN_RSV_ADDR                     MT6368_TOP_VRCTL_APLP_CON0
#define MT6368_PMIC_RG_APLP_VCN15_EN_RSV_MASK                     0x1
#define MT6368_PMIC_RG_APLP_VCN15_EN_RSV_SHIFT                    3
#define MT6368_PMIC_RG_APLP_VCN33_1_LP_ADDR                       MT6368_TOP_VRCTL_APLP_CON0
#define MT6368_PMIC_RG_APLP_VCN33_1_LP_MASK                       0x1
#define MT6368_PMIC_RG_APLP_VCN33_1_LP_SHIFT                      4
#define MT6368_PMIC_RG_APLP_VCN33_1_EN_ADDR                       MT6368_TOP_VRCTL_APLP_CON0
#define MT6368_PMIC_RG_APLP_VCN33_1_EN_MASK                       0x1
#define MT6368_PMIC_RG_APLP_VCN33_1_EN_SHIFT                      5
#define MT6368_PMIC_RG_APLP_VCN33_2_LP_ADDR                       MT6368_TOP_VRCTL_APLP_CON0
#define MT6368_PMIC_RG_APLP_VCN33_2_LP_MASK                       0x1
#define MT6368_PMIC_RG_APLP_VCN33_2_LP_SHIFT                      6
#define MT6368_PMIC_RG_APLP_VCN33_2_EN_ADDR                       MT6368_TOP_VRCTL_APLP_CON0
#define MT6368_PMIC_RG_APLP_VCN33_2_EN_MASK                       0x1
#define MT6368_PMIC_RG_APLP_VCN33_2_EN_SHIFT                      7
#define MT6368_PMIC_RG_APLP_VANT18_LP_ADDR                        MT6368_TOP_VRCTL_APLP_CON1
#define MT6368_PMIC_RG_APLP_VANT18_LP_MASK                        0x1
#define MT6368_PMIC_RG_APLP_VANT18_LP_SHIFT                       0
#define MT6368_PMIC_RG_APLP_VANT18_EN_ADDR                        MT6368_TOP_VRCTL_APLP_CON1
#define MT6368_PMIC_RG_APLP_VANT18_EN_MASK                        0x1
#define MT6368_PMIC_RG_APLP_VANT18_EN_SHIFT                       1
#define MT6368_PMIC_RG_APLP_CON1_RSV_ADDR                         MT6368_TOP_VRCTL_APLP_CON1
#define MT6368_PMIC_RG_APLP_CON1_RSV_MASK                         0x3F
#define MT6368_PMIC_RG_APLP_CON1_RSV_SHIFT                        2
#define MT6368_PMIC_TOP_VRCTL_ELR_LEN_ADDR                        MT6368_TOP_VRCTL_ELR_NUM
#define MT6368_PMIC_TOP_VRCTL_ELR_LEN_MASK                        0xFF
#define MT6368_PMIC_TOP_VRCTL_ELR_LEN_SHIFT                       0
#define MT6368_PMIC_RG_BUCK_VBUCK1_VOSEL_REMAP_ADDR               MT6368_TOP_VRCTL_ELR0
#define MT6368_PMIC_RG_BUCK_VBUCK1_VOSEL_REMAP_MASK               0xFF
#define MT6368_PMIC_RG_BUCK_VBUCK1_VOSEL_REMAP_SHIFT              0
#define MT6368_PMIC_RG_BUCK_VBUCK2_VOSEL_REMAP_ADDR               MT6368_TOP_VRCTL_ELR1
#define MT6368_PMIC_RG_BUCK_VBUCK2_VOSEL_REMAP_MASK               0xFF
#define MT6368_PMIC_RG_BUCK_VBUCK2_VOSEL_REMAP_SHIFT              0
#define MT6368_PMIC_RG_BUCK_VBUCK3_VOSEL_REMAP_ADDR               MT6368_TOP_VRCTL_ELR2
#define MT6368_PMIC_RG_BUCK_VBUCK3_VOSEL_REMAP_MASK               0xFF
#define MT6368_PMIC_RG_BUCK_VBUCK3_VOSEL_REMAP_SHIFT              0
#define MT6368_PMIC_RG_BUCK_VBUCK4_VOSEL_REMAP_ADDR               MT6368_TOP_VRCTL_ELR3
#define MT6368_PMIC_RG_BUCK_VBUCK4_VOSEL_REMAP_MASK               0xFF
#define MT6368_PMIC_RG_BUCK_VBUCK4_VOSEL_REMAP_SHIFT              0
#define MT6368_PMIC_RG_BUCK_VBUCK5_VOSEL_REMAP_ADDR               MT6368_TOP_VRCTL_ELR4
#define MT6368_PMIC_RG_BUCK_VBUCK5_VOSEL_REMAP_MASK               0xFF
#define MT6368_PMIC_RG_BUCK_VBUCK5_VOSEL_REMAP_SHIFT              0
#define MT6368_PMIC_RG_BUCK_VBUCK6_VOSEL_REMAP_ADDR               MT6368_TOP_VRCTL_ELR5
#define MT6368_PMIC_RG_BUCK_VBUCK6_VOSEL_REMAP_MASK               0xFF
#define MT6368_PMIC_RG_BUCK_VBUCK6_VOSEL_REMAP_SHIFT              0
#define MT6368_PMIC_RG_BUCK_VBUCK5_VOSEL_LP4X_ADDR                MT6368_TOP_VRCTL_ELR7
#define MT6368_PMIC_RG_BUCK_VBUCK5_VOSEL_LP4X_MASK                0xFF
#define MT6368_PMIC_RG_BUCK_VBUCK5_VOSEL_LP4X_SHIFT               0
#define MT6368_PMIC_RG_BUCK_VBUCK6_VOSEL_LP4X_ADDR                MT6368_TOP_VRCTL_ELR8
#define MT6368_PMIC_RG_BUCK_VBUCK6_VOSEL_LP4X_MASK                0xFF
#define MT6368_PMIC_RG_BUCK_VBUCK6_VOSEL_LP4X_SHIFT               0
#define MT6368_PMIC_RG_BUCK_VBUCK6_VOSEL_LP5X_ADDR                MT6368_TOP_VRCTL_ELR9
#define MT6368_PMIC_RG_BUCK_VBUCK6_VOSEL_LP5X_MASK                0xFF
#define MT6368_PMIC_RG_BUCK_VBUCK6_VOSEL_LP5X_SHIFT               0
#define MT6368_PMIC_PLT_CFG_ANA_ID_ADDR                           MT6368_PLT_CFG_ANA_ID
#define MT6368_PMIC_PLT_CFG_ANA_ID_MASK                           0xFF
#define MT6368_PMIC_PLT_CFG_ANA_ID_SHIFT                          0
#define MT6368_PMIC_PLT_CFG_DIG_ID_ADDR                           MT6368_PLT_CFG_DIG_ID
#define MT6368_PMIC_PLT_CFG_DIG_ID_MASK                           0xFF
#define MT6368_PMIC_PLT_CFG_DIG_ID_SHIFT                          0
#define MT6368_PMIC_PLT_CFG_ANA_MINOR_REV_ADDR                    MT6368_PLT_CFG_ANA_REV0
#define MT6368_PMIC_PLT_CFG_ANA_MINOR_REV_MASK                    0xF
#define MT6368_PMIC_PLT_CFG_ANA_MINOR_REV_SHIFT                   0
#define MT6368_PMIC_PLT_CFG_ANA_MAJOR_REV_ADDR                    MT6368_PLT_CFG_ANA_REV0
#define MT6368_PMIC_PLT_CFG_ANA_MAJOR_REV_MASK                    0xF
#define MT6368_PMIC_PLT_CFG_ANA_MAJOR_REV_SHIFT                   4
#define MT6368_PMIC_PLT_CFG_DIG_MINOR_REV_ADDR                    MT6368_PLT_CFG_DIG_REV0
#define MT6368_PMIC_PLT_CFG_DIG_MINOR_REV_MASK                    0xF
#define MT6368_PMIC_PLT_CFG_DIG_MINOR_REV_SHIFT                   0
#define MT6368_PMIC_PLT_CFG_DIG_MAJOR_REV_ADDR                    MT6368_PLT_CFG_DIG_REV0
#define MT6368_PMIC_PLT_CFG_DIG_MAJOR_REV_MASK                    0xF
#define MT6368_PMIC_PLT_CFG_DIG_MAJOR_REV_SHIFT                   4
#define MT6368_PMIC_PLT_CFG_DSN_CBS_ADDR                          MT6368_PLT_CFG_REV1
#define MT6368_PMIC_PLT_CFG_DSN_CBS_MASK                          0x3
#define MT6368_PMIC_PLT_CFG_DSN_CBS_SHIFT                         0
#define MT6368_PMIC_PLT_CFG_DSN_BIX_ADDR                          MT6368_PLT_CFG_REV1
#define MT6368_PMIC_PLT_CFG_DSN_BIX_MASK                          0x3
#define MT6368_PMIC_PLT_CFG_DSN_BIX_SHIFT                         2
#define MT6368_PMIC_PLT_CFG_DSN_ESP_ADDR                          MT6368_PLT_CFG_ESP
#define MT6368_PMIC_PLT_CFG_DSN_ESP_MASK                          0xFF
#define MT6368_PMIC_PLT_CFG_DSN_ESP_SHIFT                         0
#define MT6368_PMIC_PLT_CFG_DSN_FPI_ADDR                          MT6368_PLT_CFG_DSN_FPI
#define MT6368_PMIC_PLT_CFG_DSN_FPI_MASK                          0xFF
#define MT6368_PMIC_PLT_CFG_DSN_FPI_SHIFT                         0
#define MT6368_PMIC_PLT_CFG_DSN_DXI_ADDR                          MT6368_PLT_CFG_DSN_DXI
#define MT6368_PMIC_PLT_CFG_DSN_DXI_MASK                          0xFF
#define MT6368_PMIC_PLT_CFG_DSN_DXI_SHIFT                         0
#define MT6368_PMIC_RG_OSC_128K_TRIM_RATE_ADDR                    MT6368_TOP_CLK_TRIM
#define MT6368_PMIC_RG_OSC_128K_TRIM_RATE_MASK                    0x3
#define MT6368_PMIC_RG_OSC_128K_TRIM_RATE_SHIFT                   0
#define MT6368_PMIC_DA_OSC_128K_TRIM_ADDR                         MT6368_TOP_CLK_TRIM
#define MT6368_PMIC_DA_OSC_128K_TRIM_MASK                         0x3F
#define MT6368_PMIC_DA_OSC_128K_TRIM_SHIFT                        2
#define MT6368_PMIC_RG_OSC_128K_TRIM_EN_ADDR                      MT6368_TOP_CLK_TRIM_EN
#define MT6368_PMIC_RG_OSC_128K_TRIM_EN_MASK                      0x1
#define MT6368_PMIC_RG_OSC_128K_TRIM_EN_SHIFT                     0
#define MT6368_PMIC_RG_OTP_OSC_CK_EN_SW_ADDR                      MT6368_OTP_CLK_CON0
#define MT6368_PMIC_RG_OTP_OSC_CK_EN_SW_MASK                      0x1
#define MT6368_PMIC_RG_OTP_OSC_CK_EN_SW_SHIFT                     0
#define MT6368_PMIC_RG_OTP_OSC_CK_EN_SW_SEL_ADDR                  MT6368_OTP_CLK_CON0
#define MT6368_PMIC_RG_OTP_OSC_CK_EN_SW_SEL_MASK                  0x1
#define MT6368_PMIC_RG_OTP_OSC_CK_EN_SW_SEL_SHIFT                 1
#define MT6368_PMIC_RG_OTP_PA_ADDR                                MT6368_OTP_CON0
#define MT6368_PMIC_RG_OTP_PA_MASK                                0xFF
#define MT6368_PMIC_RG_OTP_PA_SHIFT                               0
#define MT6368_PMIC_RG_OTP_PDIN_ADDR                              MT6368_OTP_CON1
#define MT6368_PMIC_RG_OTP_PDIN_MASK                              0xFF
#define MT6368_PMIC_RG_OTP_PDIN_SHIFT                             0
#define MT6368_PMIC_RG_OTP_PTM_ADDR                               MT6368_OTP_CON2
#define MT6368_PMIC_RG_OTP_PTM_MASK                               0x3
#define MT6368_PMIC_RG_OTP_PTM_SHIFT                              0
#define MT6368_PMIC_RG_OTP_PWE_ADDR                               MT6368_OTP_CON3
#define MT6368_PMIC_RG_OTP_PWE_MASK                               0x3
#define MT6368_PMIC_RG_OTP_PWE_SHIFT                              0
#define MT6368_PMIC_RG_OTP_PPROG_ADDR                             MT6368_OTP_CON4
#define MT6368_PMIC_RG_OTP_PPROG_MASK                             0x1
#define MT6368_PMIC_RG_OTP_PPROG_SHIFT                            0
#define MT6368_PMIC_RG_OTP_PWE_SRC_ADDR                           MT6368_OTP_CON5
#define MT6368_PMIC_RG_OTP_PWE_SRC_MASK                           0x1
#define MT6368_PMIC_RG_OTP_PWE_SRC_SHIFT                          0
#define MT6368_PMIC_RG_OTP_PROG_PKEY_L_ADDR                       MT6368_OTP_CON6_L
#define MT6368_PMIC_RG_OTP_PROG_PKEY_L_MASK                       0xFF
#define MT6368_PMIC_RG_OTP_PROG_PKEY_L_SHIFT                      0
#define MT6368_PMIC_RG_OTP_PROG_PKEY_H_ADDR                       MT6368_OTP_CON6_H
#define MT6368_PMIC_RG_OTP_PROG_PKEY_H_MASK                       0xFF
#define MT6368_PMIC_RG_OTP_PROG_PKEY_H_SHIFT                      0
#define MT6368_PMIC_RG_OTP_RD_PKEY_L_ADDR                         MT6368_OTP_CON7_L
#define MT6368_PMIC_RG_OTP_RD_PKEY_L_MASK                         0xFF
#define MT6368_PMIC_RG_OTP_RD_PKEY_L_SHIFT                        0
#define MT6368_PMIC_RG_OTP_RD_PKEY_H_ADDR                         MT6368_OTP_CON7_H
#define MT6368_PMIC_RG_OTP_RD_PKEY_H_MASK                         0xFF
#define MT6368_PMIC_RG_OTP_RD_PKEY_H_SHIFT                        0
#define MT6368_PMIC_RG_OTP_RD_TRIG_ADDR                           MT6368_OTP_CON8
#define MT6368_PMIC_RG_OTP_RD_TRIG_MASK                           0x1
#define MT6368_PMIC_RG_OTP_RD_TRIG_SHIFT                          0
#define MT6368_PMIC_RG_RD_RDY_BYPASS_ADDR                         MT6368_OTP_CON9
#define MT6368_PMIC_RG_RD_RDY_BYPASS_MASK                         0x1
#define MT6368_PMIC_RG_RD_RDY_BYPASS_SHIFT                        0
#define MT6368_PMIC_RG_SKIP_OTP_OUT_ADDR                          MT6368_OTP_CON10
#define MT6368_PMIC_RG_SKIP_OTP_OUT_MASK                          0x1
#define MT6368_PMIC_RG_SKIP_OTP_OUT_SHIFT                         0
#define MT6368_PMIC_RG_OTP_RD_SW_ADDR                             MT6368_OTP_CON11
#define MT6368_PMIC_RG_OTP_RD_SW_MASK                             0x1
#define MT6368_PMIC_RG_OTP_RD_SW_SHIFT                            0
#define MT6368_PMIC_RG_OTP_DOUT_SW_L_ADDR                         MT6368_OTP_CON12_L
#define MT6368_PMIC_RG_OTP_DOUT_SW_L_MASK                         0xFF
#define MT6368_PMIC_RG_OTP_DOUT_SW_L_SHIFT                        0
#define MT6368_PMIC_RG_OTP_DOUT_SW_H_ADDR                         MT6368_OTP_CON12_H
#define MT6368_PMIC_RG_OTP_DOUT_SW_H_MASK                         0xFF
#define MT6368_PMIC_RG_OTP_DOUT_SW_H_SHIFT                        0
#define MT6368_PMIC_RG_OTP_RD_BUSY_ADDR                           MT6368_OTP_CON13
#define MT6368_PMIC_RG_OTP_RD_BUSY_MASK                           0x1
#define MT6368_PMIC_RG_OTP_RD_BUSY_SHIFT                          0
#define MT6368_PMIC_RG_OTP_RD_ACK_ADDR                            MT6368_OTP_CON13
#define MT6368_PMIC_RG_OTP_RD_ACK_MASK                            0x1
#define MT6368_PMIC_RG_OTP_RD_ACK_SHIFT                           2
#define MT6368_PMIC_RG_OTP_PA_SW_ADDR                             MT6368_OTP_CON14
#define MT6368_PMIC_RG_OTP_PA_SW_MASK                             0x7F
#define MT6368_PMIC_RG_OTP_PA_SW_SHIFT                            0
#define MT6368_PMIC_RG_OTP_CON_RSV0_ADDR                          MT6368_OTP_CON14_H
#define MT6368_PMIC_RG_OTP_CON_RSV0_MASK                          0xFF
#define MT6368_PMIC_RG_OTP_CON_RSV0_SHIFT                         0
#define MT6368_PMIC_TMA_KEY_L_ADDR                                MT6368_TOP_TMA_KEY_L
#define MT6368_PMIC_TMA_KEY_L_MASK                                0xFF
#define MT6368_PMIC_TMA_KEY_L_SHIFT                               0
#define MT6368_PMIC_TMA_KEY_H_ADDR                                MT6368_TOP_TMA_KEY_H
#define MT6368_PMIC_TMA_KEY_H_MASK                                0xFF
#define MT6368_PMIC_TMA_KEY_H_SHIFT                               0
#define MT6368_PMIC_TOP_MDB_RSV0_L_ADDR                           MT6368_TOP_MDB_CONF0_L
#define MT6368_PMIC_TOP_MDB_RSV0_L_MASK                           0xFF
#define MT6368_PMIC_TOP_MDB_RSV0_L_SHIFT                          0
#define MT6368_PMIC_TOP_MDB_RSV0_H_ADDR                           MT6368_TOP_MDB_CONF0_H
#define MT6368_PMIC_TOP_MDB_RSV0_H_MASK                           0xFF
#define MT6368_PMIC_TOP_MDB_RSV0_H_SHIFT                          0
#define MT6368_PMIC_TOP_MDB_RSV1_L_ADDR                           MT6368_TOP_MDB_CONF1_L
#define MT6368_PMIC_TOP_MDB_RSV1_L_MASK                           0xFF
#define MT6368_PMIC_TOP_MDB_RSV1_L_SHIFT                          0
#define MT6368_PMIC_TOP_MDB_RSV1_H_ADDR                           MT6368_TOP_MDB_CONF1_H
#define MT6368_PMIC_TOP_MDB_RSV1_H_MASK                           0xFF
#define MT6368_PMIC_TOP_MDB_RSV1_H_SHIFT                          0
#define MT6368_PMIC_RG_MDB_DM1_DS_EN_ADDR                         MT6368_TOP_MDB_CONF2
#define MT6368_PMIC_RG_MDB_DM1_DS_EN_MASK                         0x1
#define MT6368_PMIC_RG_MDB_DM1_DS_EN_SHIFT                        0
#define MT6368_PMIC_RG_AUTO_LOAD_FORCE_ADDR                       MT6368_TOP_MDB_CONF2
#define MT6368_PMIC_RG_AUTO_LOAD_FORCE_MASK                       0x1
#define MT6368_PMIC_RG_AUTO_LOAD_FORCE_SHIFT                      1
#define MT6368_PMIC_RG_OTP_WRITE_SEL_ADDR                         MT6368_TOP_MDB_CONF2
#define MT6368_PMIC_RG_OTP_WRITE_SEL_MASK                         0x1
#define MT6368_PMIC_RG_OTP_WRITE_SEL_SHIFT                        2
#define MT6368_PMIC_RG_TOP_MDB_BRIDGE_BYPASS_EN_ADDR              MT6368_TOP_MDB_CONF3_L
#define MT6368_PMIC_RG_TOP_MDB_BRIDGE_BYPASS_EN_MASK              0x1
#define MT6368_PMIC_RG_TOP_MDB_BRIDGE_BYPASS_EN_SHIFT             0
#define MT6368_PMIC_RG_SCK_MDB_BRIDGE_BYPASS_EN_ADDR              MT6368_TOP_MDB_CONF3_L
#define MT6368_PMIC_RG_SCK_MDB_BRIDGE_BYPASS_EN_MASK              0x1
#define MT6368_PMIC_RG_SCK_MDB_BRIDGE_BYPASS_EN_SHIFT             1
#define MT6368_PMIC_RG_LDO_MDB_BRIDGE_BYPASS_EN_ADDR              MT6368_TOP_MDB_CONF3_L
#define MT6368_PMIC_RG_LDO_MDB_BRIDGE_BYPASS_EN_MASK              0x1
#define MT6368_PMIC_RG_LDO_MDB_BRIDGE_BYPASS_EN_SHIFT             2
#define MT6368_PMIC_RG_BUCK_MDB_BRIDGE_BYPASS_EN_ADDR             MT6368_TOP_MDB_CONF3_L
#define MT6368_PMIC_RG_BUCK_MDB_BRIDGE_BYPASS_EN_MASK             0x1
#define MT6368_PMIC_RG_BUCK_MDB_BRIDGE_BYPASS_EN_SHIFT            3
#define MT6368_PMIC_RG_HK_MDB_BRIDGE_BYPASS_EN_ADDR               MT6368_TOP_MDB_CONF3_L
#define MT6368_PMIC_RG_HK_MDB_BRIDGE_BYPASS_EN_MASK               0x1
#define MT6368_PMIC_RG_HK_MDB_BRIDGE_BYPASS_EN_SHIFT              4
#define MT6368_PMIC_RG_VRC_M_MDB_BRIDGE_BYPASS_EN_ADDR            MT6368_TOP_MDB_CONF3_L
#define MT6368_PMIC_RG_VRC_M_MDB_BRIDGE_BYPASS_EN_MASK            0x1
#define MT6368_PMIC_RG_VRC_M_MDB_BRIDGE_BYPASS_EN_SHIFT           5
#define MT6368_PMIC_RG_VRC_P_MDB_BRIDGE_BYPASS_EN_ADDR            MT6368_TOP_MDB_CONF3_L
#define MT6368_PMIC_RG_VRC_P_MDB_BRIDGE_BYPASS_EN_MASK            0x1
#define MT6368_PMIC_RG_VRC_P_MDB_BRIDGE_BYPASS_EN_SHIFT           6
#define MT6368_PMIC_RG_MDB_BRDG_ACS_SUSPEND_ADDR                  MT6368_TOP_MDB_CONF3_H
#define MT6368_PMIC_RG_MDB_BRDG_ACS_SUSPEND_MASK                  0x1
#define MT6368_PMIC_RG_MDB_BRDG_ACS_SUSPEND_SHIFT                 0
#define MT6368_PMIC_RG_MDB_BRDG_ACS_DEEPIDLE_ADDR                 MT6368_TOP_MDB_CONF3_H
#define MT6368_PMIC_RG_MDB_BRDG_ACS_DEEPIDLE_MASK                 0x1
#define MT6368_PMIC_RG_MDB_BRDG_ACS_DEEPIDLE_SHIFT                1
#define MT6368_PMIC_PLT_WPK_KEY_ADDR                              MT6368_PLT_DIG_WPK
#define MT6368_PMIC_PLT_WPK_KEY_MASK                              0xFF
#define MT6368_PMIC_PLT_WPK_KEY_SHIFT                             0
#define MT6368_PMIC_PLT_WPK_KEY_H_ADDR                            MT6368_PLT_DIG_WPK_H
#define MT6368_PMIC_PLT_WPK_KEY_H_MASK                            0xFF
#define MT6368_PMIC_PLT_WPK_KEY_H_SHIFT                           0
#define MT6368_PMIC_PLT_CFG_ELR_LEN_ADDR                          MT6368_PLT_CFG_ELR_NUM
#define MT6368_PMIC_PLT_CFG_ELR_LEN_MASK                          0xFF
#define MT6368_PMIC_PLT_CFG_ELR_LEN_SHIFT                         0
#define MT6368_PMIC_RG_OSC_128K_TRIM_ADDR                         MT6368_PLT_CFG_ELR0
#define MT6368_PMIC_RG_OSC_128K_TRIM_MASK                         0x3F
#define MT6368_PMIC_RG_OSC_128K_TRIM_SHIFT                        0
#define MT6368_PMIC_RG_OTP_EFUSE_RSV_ADDR                         MT6368_PLT_CFG_ELR0
#define MT6368_PMIC_RG_OTP_EFUSE_RSV_MASK                         0x1
#define MT6368_PMIC_RG_OTP_EFUSE_RSV_SHIFT                        6
#define MT6368_PMIC_RG_OTP_RDY_DLY_SEL_ADDR                       MT6368_PLT_CFG_ELR0
#define MT6368_PMIC_RG_OTP_RDY_DLY_SEL_MASK                       0x1
#define MT6368_PMIC_RG_OTP_RDY_DLY_SEL_SHIFT                      7
#define MT6368_PMIC_RG_ELR_A_RSV_ADDR                             MT6368_PLG_CFG_ELR1
#define MT6368_PMIC_RG_ELR_A_RSV_MASK                             0x3
#define MT6368_PMIC_RG_ELR_A_RSV_SHIFT                            0
#define MT6368_PMIC_RG_ELR_D_RSV_ADDR                             MT6368_PLG_CFG_ELR1
#define MT6368_PMIC_RG_ELR_D_RSV_MASK                             0x3
#define MT6368_PMIC_RG_ELR_D_RSV_SHIFT                            2
#define MT6368_PMIC_RG_ELR_P_RSV_ADDR                             MT6368_PLG_CFG_ELR1
#define MT6368_PMIC_RG_ELR_P_RSV_MASK                             0x3
#define MT6368_PMIC_RG_ELR_P_RSV_SHIFT                            4
#define MT6368_PMIC_SPMI_ANA_ID_ADDR                              MT6368_SPMI_ANA_ID
#define MT6368_PMIC_SPMI_ANA_ID_MASK                              0xFF
#define MT6368_PMIC_SPMI_ANA_ID_SHIFT                             0
#define MT6368_PMIC_SPMI_DIG_ID_ADDR                              MT6368_SPMI_DIG_ID
#define MT6368_PMIC_SPMI_DIG_ID_MASK                              0xFF
#define MT6368_PMIC_SPMI_DIG_ID_SHIFT                             0
#define MT6368_PMIC_SPMI_ANA_MINOR_REV_ADDR                       MT6368_SPMI_ANA_REV0
#define MT6368_PMIC_SPMI_ANA_MINOR_REV_MASK                       0xF
#define MT6368_PMIC_SPMI_ANA_MINOR_REV_SHIFT                      0
#define MT6368_PMIC_SPMI_ANA_MAJOR_REV_ADDR                       MT6368_SPMI_ANA_REV0
#define MT6368_PMIC_SPMI_ANA_MAJOR_REV_MASK                       0xF
#define MT6368_PMIC_SPMI_ANA_MAJOR_REV_SHIFT                      4
#define MT6368_PMIC_SPMI_DIG_MINOR_REV_ADDR                       MT6368_SPMI_DIG_REV0
#define MT6368_PMIC_SPMI_DIG_MINOR_REV_MASK                       0xF
#define MT6368_PMIC_SPMI_DIG_MINOR_REV_SHIFT                      0
#define MT6368_PMIC_SPMI_DIG_MAJOR_REV_ADDR                       MT6368_SPMI_DIG_REV0
#define MT6368_PMIC_SPMI_DIG_MAJOR_REV_MASK                       0xF
#define MT6368_PMIC_SPMI_DIG_MAJOR_REV_SHIFT                      4
#define MT6368_PMIC_SPMI_DSN_CBS_ADDR                             MT6368_SPMI_REV1
#define MT6368_PMIC_SPMI_DSN_CBS_MASK                             0x3
#define MT6368_PMIC_SPMI_DSN_CBS_SHIFT                            0
#define MT6368_PMIC_SPMI_DSN_BIX_ADDR                             MT6368_SPMI_REV1
#define MT6368_PMIC_SPMI_DSN_BIX_MASK                             0x3
#define MT6368_PMIC_SPMI_DSN_BIX_SHIFT                            2
#define MT6368_PMIC_SPMI_DSN_ESP_ADDR                             MT6368_SPMI_ESP
#define MT6368_PMIC_SPMI_DSN_ESP_MASK                             0xFF
#define MT6368_PMIC_SPMI_DSN_ESP_SHIFT                            0
#define MT6368_PMIC_SPMI_DSN_FPI_ADDR                             MT6368_SPMI_DSN_FPI
#define MT6368_PMIC_SPMI_DSN_FPI_MASK                             0xFF
#define MT6368_PMIC_SPMI_DSN_FPI_SHIFT                            0
#define MT6368_PMIC_SPMI_DSN_DXI_ADDR                             MT6368_SPMI_DSN_DXI
#define MT6368_PMIC_SPMI_DSN_DXI_MASK                             0xFF
#define MT6368_PMIC_SPMI_DSN_DXI_SHIFT                            0
#define MT6368_PMIC_RG_WDTRSTB_SRC_SEL_ADDR                       MT6368_SPMI_PWR_CMD
#define MT6368_PMIC_RG_WDTRSTB_SRC_SEL_MASK                       0x1
#define MT6368_PMIC_RG_WDTRSTB_SRC_SEL_SHIFT                      0
#define MT6368_PMIC_RG_SHUTDOWN_SRC_SEL_ADDR                      MT6368_SPMI_PWR_CMD
#define MT6368_PMIC_RG_SHUTDOWN_SRC_SEL_MASK                      0x1
#define MT6368_PMIC_RG_SHUTDOWN_SRC_SEL_SHIFT                     1
#define MT6368_PMIC_RG_SRCLKEN0_SRC_SEL_ADDR                      MT6368_SPMI_PWR_CMD
#define MT6368_PMIC_RG_SRCLKEN0_SRC_SEL_MASK                      0x1
#define MT6368_PMIC_RG_SRCLKEN0_SRC_SEL_SHIFT                     2
#define MT6368_PMIC_RG_SRCLKEN1_SRC_SEL_ADDR                      MT6368_SPMI_PWR_CMD
#define MT6368_PMIC_RG_SRCLKEN1_SRC_SEL_MASK                      0x1
#define MT6368_PMIC_RG_SRCLKEN1_SRC_SEL_SHIFT                     3
#define MT6368_PMIC_RG_SRCLKEN2_SRC_SEL_ADDR                      MT6368_SPMI_PWR_CMD
#define MT6368_PMIC_RG_SRCLKEN2_SRC_SEL_MASK                      0x1
#define MT6368_PMIC_RG_SRCLKEN2_SRC_SEL_SHIFT                     4
#define MT6368_PMIC_RG_SRCLKEN3_SRC_SEL_ADDR                      MT6368_SPMI_PWR_CMD
#define MT6368_PMIC_RG_SRCLKEN3_SRC_SEL_MASK                      0x1
#define MT6368_PMIC_RG_SRCLKEN3_SRC_SEL_SHIFT                     5
#define MT6368_PMIC_INT_TYPE_CON0_L_ADDR                          MT6368_INT_TYPE_CON0_L
#define MT6368_PMIC_INT_TYPE_CON0_L_MASK                          0xFF
#define MT6368_PMIC_INT_TYPE_CON0_L_SHIFT                         0
#define MT6368_PMIC_INT_TYPE_CON0_L_SET_ADDR                      MT6368_INT_TYPE_CON0_L_SET
#define MT6368_PMIC_INT_TYPE_CON0_L_SET_MASK                      0xFF
#define MT6368_PMIC_INT_TYPE_CON0_L_SET_SHIFT                     0
#define MT6368_PMIC_INT_TYPE_CON0_L_CLR_ADDR                      MT6368_INT_TYPE_CON0_L_CLR
#define MT6368_PMIC_INT_TYPE_CON0_L_CLR_MASK                      0xFF
#define MT6368_PMIC_INT_TYPE_CON0_L_CLR_SHIFT                     0
#define MT6368_PMIC_INT_TYPE_CON0_H_ADDR                          MT6368_INT_TYPE_CON0_H
#define MT6368_PMIC_INT_TYPE_CON0_H_MASK                          0xFF
#define MT6368_PMIC_INT_TYPE_CON0_H_SHIFT                         0
#define MT6368_PMIC_INT_TYPE_CON0_H_SET_ADDR                      MT6368_INT_TYPE_CON0_H_SET
#define MT6368_PMIC_INT_TYPE_CON0_H_SET_MASK                      0xFF
#define MT6368_PMIC_INT_TYPE_CON0_H_SET_SHIFT                     0
#define MT6368_PMIC_INT_TYPE_CON0_H_CLR_ADDR                      MT6368_INT_TYPE_CON0_H_CLR
#define MT6368_PMIC_INT_TYPE_CON0_H_CLR_MASK                      0xFF
#define MT6368_PMIC_INT_TYPE_CON0_H_CLR_SHIFT                     0
#define MT6368_PMIC_CPU_INT_STA_ADDR                              MT6368_INT_STA
#define MT6368_PMIC_CPU_INT_STA_MASK                              0x1
#define MT6368_PMIC_CPU_INT_STA_SHIFT                             0
#define MT6368_PMIC_MD32_INT_STA_ADDR                             MT6368_INT_STA
#define MT6368_PMIC_MD32_INT_STA_MASK                             0x1
#define MT6368_PMIC_MD32_INT_STA_SHIFT                            1
#define MT6368_PMIC_RG_SRCLKEN_IN3_SMPS_CLK_MODE_ADDR             MT6368_RG_SPI_CON1
#define MT6368_PMIC_RG_SRCLKEN_IN3_SMPS_CLK_MODE_MASK             0x1
#define MT6368_PMIC_RG_SRCLKEN_IN3_SMPS_CLK_MODE_SHIFT            0
#define MT6368_PMIC_RG_SRCLKEN_IN3_EN_SMPS_TEST_ADDR              MT6368_RG_SPI_CON1
#define MT6368_PMIC_RG_SRCLKEN_IN3_EN_SMPS_TEST_MASK              0x1
#define MT6368_PMIC_RG_SRCLKEN_IN3_EN_SMPS_TEST_SHIFT             1
#define MT6368_PMIC_RG_SRCLKEN_IN2_SMPS_CLK_MODE_ADDR             MT6368_RG_SPI_CON1
#define MT6368_PMIC_RG_SRCLKEN_IN2_SMPS_CLK_MODE_MASK             0x1
#define MT6368_PMIC_RG_SRCLKEN_IN2_SMPS_CLK_MODE_SHIFT            2
#define MT6368_PMIC_RG_SRCLKEN_IN2_EN_SMPS_TEST_ADDR              MT6368_RG_SPI_CON1
#define MT6368_PMIC_RG_SRCLKEN_IN2_EN_SMPS_TEST_MASK              0x1
#define MT6368_PMIC_RG_SRCLKEN_IN2_EN_SMPS_TEST_SHIFT             3
#define MT6368_PMIC_RG_SRCLKEN_IN2_EN_ADDR                        MT6368_TOP_SPI_CON0
#define MT6368_PMIC_RG_SRCLKEN_IN2_EN_MASK                        0x1
#define MT6368_PMIC_RG_SRCLKEN_IN2_EN_SHIFT                       0
#define MT6368_PMIC_RG_SRCLKEN_IN3_EN_ADDR                        MT6368_TOP_SPI_CON1
#define MT6368_PMIC_RG_SRCLKEN_IN3_EN_MASK                        0x1
#define MT6368_PMIC_RG_SRCLKEN_IN3_EN_SHIFT                       0
#define MT6368_PMIC_RG_EXTADR_EXT_REG_RW_ADDR                     MT6368_SPMI_EXT_ADDR1
#define MT6368_PMIC_RG_EXTADR_EXT_REG_RW_MASK                     0xFF
#define MT6368_PMIC_RG_EXTADR_EXT_REG_RW_SHIFT                    0
#define MT6368_PMIC_RG_EXTADR_REG0_W_ADDR                         MT6368_SPMI_EXT_ADDR0
#define MT6368_PMIC_RG_EXTADR_REG0_W_MASK                         0xFF
#define MT6368_PMIC_RG_EXTADR_REG0_W_SHIFT                        0
#define MT6368_PMIC_RG_EXTADR_REG0_W_H_ADDR                       MT6368_SPMI_EXT_ADDR0_H
#define MT6368_PMIC_RG_EXTADR_REG0_W_H_MASK                       0xFF
#define MT6368_PMIC_RG_EXTADR_REG0_W_H_SHIFT                      0
#define MT6368_PMIC_RG_EXTADR_REG_RW_ADDR                         MT6368_SPMI_EXT_ADDR2
#define MT6368_PMIC_RG_EXTADR_REG_RW_MASK                         0xFF
#define MT6368_PMIC_RG_EXTADR_REG_RW_SHIFT                        0
#define MT6368_PMIC_RG_EXTADR_REG_RW_H_ADDR                       MT6368_SPMI_EXT_ADDR2_H
#define MT6368_PMIC_RG_EXTADR_REG_RW_H_MASK                       0x7
#define MT6368_PMIC_RG_EXTADR_REG_RW_H_SHIFT                      0
#define MT6368_PMIC_RG_SPMI_RXDATA_MD_ADDR                        MT6368_SPMI_EXT_ADDR2_H
#define MT6368_PMIC_RG_SPMI_RXDATA_MD_MASK                        0x1
#define MT6368_PMIC_RG_SPMI_RXDATA_MD_SHIFT                       3
#define MT6368_PMIC_RG_SPMI_DLY_SEL_ADDR                          MT6368_SPMI_EXT_ADDR2_H
#define MT6368_PMIC_RG_SPMI_DLY_SEL_MASK                          0xF
#define MT6368_PMIC_RG_SPMI_DLY_SEL_SHIFT                         4
#define MT6368_PMIC_RG_RCS_ENABLE_ADDR                            MT6368_SPMI_RCS_FUN0
#define MT6368_PMIC_RG_RCS_ENABLE_MASK                            0x1
#define MT6368_PMIC_RG_RCS_ENABLE_SHIFT                           0
#define MT6368_PMIC_RG_RCS_ABIT_ADDR                              MT6368_SPMI_RCS_FUN0
#define MT6368_PMIC_RG_RCS_ABIT_MASK                              0x1
#define MT6368_PMIC_RG_RCS_ABIT_SHIFT                             1
#define MT6368_PMIC_RG_RCS_CMD_ADDR                               MT6368_SPMI_RCS_FUN0
#define MT6368_PMIC_RG_RCS_CMD_MASK                               0x3
#define MT6368_PMIC_RG_RCS_CMD_SHIFT                              2
#define MT6368_PMIC_RG_RCS_ID_ADDR                                MT6368_SPMI_RCS_FUN0
#define MT6368_PMIC_RG_RCS_ID_MASK                                0xF
#define MT6368_PMIC_RG_RCS_ID_SHIFT                               4
#define MT6368_PMIC_RG_RCS_ADDR_ADDR                              MT6368_SPMI_RCS_FUN1
#define MT6368_PMIC_RG_RCS_ADDR_MASK                              0xFF
#define MT6368_PMIC_RG_RCS_ADDR_SHIFT                             0
#define MT6368_PMIC_RG_INT_RCS0_ADDR                              MT6368_SPMI_RCS_FUN2
#define MT6368_PMIC_RG_INT_RCS0_MASK                              0x1
#define MT6368_PMIC_RG_INT_RCS0_SHIFT                             0
#define MT6368_PMIC_RG_INT_RCS1_ADDR                              MT6368_SPMI_RCS_FUN2
#define MT6368_PMIC_RG_INT_RCS1_MASK                              0x1
#define MT6368_PMIC_RG_INT_RCS1_SHIFT                             1
#define MT6368_PMIC_RG_INT_RCS1_CLR_ADDR                          MT6368_SPMI_RCS_FUN2
#define MT6368_PMIC_RG_INT_RCS1_CLR_MASK                          0x1
#define MT6368_PMIC_RG_INT_RCS1_CLR_SHIFT                         2
#define MT6368_PMIC_RG_PARTY_ERR_CLR_ADDR                         MT6368_SPMI_RCS_FUN2
#define MT6368_PMIC_RG_PARTY_ERR_CLR_MASK                         0x1
#define MT6368_PMIC_RG_PARTY_ERR_CLR_SHIFT                        3
#define MT6368_PMIC_RG_RCS_INT_REQ_MODE_ADDR                      MT6368_SPMI_RCS_FUN2
#define MT6368_PMIC_RG_RCS_INT_REQ_MODE_MASK                      0x1
#define MT6368_PMIC_RG_RCS_INT_REQ_MODE_SHIFT                     4
#define MT6368_PMIC_RG_GROUP_ID_EN_ADDR                           MT6368_SPMI_RCS_FUN2
#define MT6368_PMIC_RG_GROUP_ID_EN_MASK                           0x1
#define MT6368_PMIC_RG_GROUP_ID_EN_SHIFT                          5
#define MT6368_PMIC_RG_RCS_RVS0_ADDR                              MT6368_SPMI_RCS_FUN2
#define MT6368_PMIC_RG_RCS_RVS0_MASK                              0x3
#define MT6368_PMIC_RG_RCS_RVS0_SHIFT                             6
#define MT6368_PMIC_RGS_RCS_INT_DONE_ADDR                         MT6368_SPMI_RCS_STS0
#define MT6368_PMIC_RGS_RCS_INT_DONE_MASK                         0x1
#define MT6368_PMIC_RGS_RCS_INT_DONE_SHIFT                        0
#define MT6368_PMIC_RG_SPMI_REG_RSV0_ADDR                         MT6368_SPMI_REG_RSV0
#define MT6368_PMIC_RG_SPMI_REG_RSV0_MASK                         0xFF
#define MT6368_PMIC_RG_SPMI_REG_RSV0_SHIFT                        0
#define MT6368_PMIC_RG_SPMI_REG_RSV1_ADDR                         MT6368_SPMI_REG_RSV1
#define MT6368_PMIC_RG_SPMI_REG_RSV1_MASK                         0xFF
#define MT6368_PMIC_RG_SPMI_REG_RSV1_SHIFT                        0
#define MT6368_PMIC_RG_SPMI_REG_RSV2_ADDR                         MT6368_SPMI_REG_RSV2
#define MT6368_PMIC_RG_SPMI_REG_RSV2_MASK                         0xFF
#define MT6368_PMIC_RG_SPMI_REG_RSV2_SHIFT                        0
#define MT6368_PMIC_RG_ADDR_WR_MATCH_ADDR                         MT6368_SPMI_WR_ADDR
#define MT6368_PMIC_RG_ADDR_WR_MATCH_MASK                         0xFF
#define MT6368_PMIC_RG_ADDR_WR_MATCH_SHIFT                        0
#define MT6368_PMIC_RG_ADDR_WR_MATCH_H_ADDR                       MT6368_SPMI_WR_ADDR_H
#define MT6368_PMIC_RG_ADDR_WR_MATCH_H_MASK                       0xFF
#define MT6368_PMIC_RG_ADDR_WR_MATCH_H_SHIFT                      0
#define MT6368_PMIC_RG_ADDR_WR_MASK_ADDR                          MT6368_SPMI_WR_ADDR_MASK
#define MT6368_PMIC_RG_ADDR_WR_MASK_MASK                          0xFF
#define MT6368_PMIC_RG_ADDR_WR_MASK_SHIFT                         0
#define MT6368_PMIC_RG_ADDR_WR_MASK_H_ADDR                        MT6368_SPMI_WR_ADDR_MASK_H
#define MT6368_PMIC_RG_ADDR_WR_MASK_H_MASK                        0xFF
#define MT6368_PMIC_RG_ADDR_WR_MASK_H_SHIFT                       0
#define MT6368_PMIC_RG_ADDR_RD_MATCH_ADDR                         MT6368_SPMI_RD_ADDR
#define MT6368_PMIC_RG_ADDR_RD_MATCH_MASK                         0xFF
#define MT6368_PMIC_RG_ADDR_RD_MATCH_SHIFT                        0
#define MT6368_PMIC_RG_ADDR_RD_MATCH_H_ADDR                       MT6368_SPMI_RD_ADDR_H
#define MT6368_PMIC_RG_ADDR_RD_MATCH_H_MASK                       0xFF
#define MT6368_PMIC_RG_ADDR_RD_MATCH_H_SHIFT                      0
#define MT6368_PMIC_RG_ADDR_RD_MASK_ADDR                          MT6368_SPMI_RD_ADDR_MASK
#define MT6368_PMIC_RG_ADDR_RD_MASK_MASK                          0xFF
#define MT6368_PMIC_RG_ADDR_RD_MASK_SHIFT                         0
#define MT6368_PMIC_RG_ADDR_RD_MASK_H_ADDR                        MT6368_SPMI_RD_ADDR_MASK_H
#define MT6368_PMIC_RG_ADDR_RD_MASK_H_MASK                        0xFF
#define MT6368_PMIC_RG_ADDR_RD_MASK_H_SHIFT                       0
#define MT6368_PMIC_RG_DATA_WR_MATCH_ADDR                         MT6368_SPMI_WR_DATA
#define MT6368_PMIC_RG_DATA_WR_MATCH_MASK                         0xFF
#define MT6368_PMIC_RG_DATA_WR_MATCH_SHIFT                        0
#define MT6368_PMIC_RG_DATA_WR_MASK_ADDR                          MT6368_SPMI_WR_DATA_MASK
#define MT6368_PMIC_RG_DATA_WR_MASK_MASK                          0xFF
#define MT6368_PMIC_RG_DATA_WR_MASK_SHIFT                         0
#define MT6368_PMIC_RG_DATA_RD_MATCH_ADDR                         MT6368_SPMI_RD_DATA
#define MT6368_PMIC_RG_DATA_RD_MATCH_MASK                         0xFF
#define MT6368_PMIC_RG_DATA_RD_MATCH_SHIFT                        0
#define MT6368_PMIC_RG_DATA_RD_MASK_ADDR                          MT6368_SPMI_RD_DATA_MASK
#define MT6368_PMIC_RG_DATA_RD_MASK_MASK                          0xFF
#define MT6368_PMIC_RG_DATA_RD_MASK_SHIFT                         0
#define MT6368_PMIC_RG_SPMI_DBGMUX_OUT_L_ADDR                     MT6368_SPMI_DEBUG_OUT_L
#define MT6368_PMIC_RG_SPMI_DBGMUX_OUT_L_MASK                     0xFF
#define MT6368_PMIC_RG_SPMI_DBGMUX_OUT_L_SHIFT                    0
#define MT6368_PMIC_RG_SPMI_DBGMUX_OUT_H_ADDR                     MT6368_SPMI_DEBUG_OUT_H
#define MT6368_PMIC_RG_SPMI_DBGMUX_OUT_H_MASK                     0xFF
#define MT6368_PMIC_RG_SPMI_DBGMUX_OUT_H_SHIFT                    0
#define MT6368_PMIC_RG_SPMI_DBGMUX_SEL_ADDR                       MT6368_SPMI_DEBUG_SEL
#define MT6368_PMIC_RG_SPMI_DBGMUX_SEL_MASK                       0x3F
#define MT6368_PMIC_RG_SPMI_DBGMUX_SEL_SHIFT                      0
#define MT6368_PMIC_RG_DEBUG_EN_TRIG_ADDR                         MT6368_SPMI_DEBUG_SEL
#define MT6368_PMIC_RG_DEBUG_EN_TRIG_MASK                         0x1
#define MT6368_PMIC_RG_DEBUG_EN_TRIG_SHIFT                        6
#define MT6368_PMIC_RG_DEBUG_DIS_TRIG_ADDR                        MT6368_SPMI_DEBUG_SEL
#define MT6368_PMIC_RG_DEBUG_DIS_TRIG_MASK                        0x1
#define MT6368_PMIC_RG_DEBUG_DIS_TRIG_SHIFT                       7
#define MT6368_PMIC_RG_DEBUG_EN_RD_CMD_ADDR                       MT6368_SPMI_DEBUG_SEL2
#define MT6368_PMIC_RG_DEBUG_EN_RD_CMD_MASK                       0x1
#define MT6368_PMIC_RG_DEBUG_EN_RD_CMD_SHIFT                      0
#define MT6368_PMIC_RG_SPMI_INT_STS_ADDR                          MT6368_SPMI_INT_STS
#define MT6368_PMIC_RG_SPMI_INT_STS_MASK                          0xF
#define MT6368_PMIC_RG_SPMI_INT_STS_SHIFT                         0
#define MT6368_PMIC_RG_WR_ADDR_INT_EN_ADDR                        MT6368_SPMI_INT_EN
#define MT6368_PMIC_RG_WR_ADDR_INT_EN_MASK                        0x1
#define MT6368_PMIC_RG_WR_ADDR_INT_EN_SHIFT                       0
#define MT6368_PMIC_RG_WR_DATA_INT_EN_ADDR                        MT6368_SPMI_INT_EN
#define MT6368_PMIC_RG_WR_DATA_INT_EN_MASK                        0x1
#define MT6368_PMIC_RG_WR_DATA_INT_EN_SHIFT                       1
#define MT6368_PMIC_RG_RD_ADDR_INT_EN_ADDR                        MT6368_SPMI_INT_EN
#define MT6368_PMIC_RG_RD_ADDR_INT_EN_MASK                        0x1
#define MT6368_PMIC_RG_RD_ADDR_INT_EN_SHIFT                       2
#define MT6368_PMIC_RG_RD_DATA_INT_EN_ADDR                        MT6368_SPMI_INT_EN
#define MT6368_PMIC_RG_RD_DATA_INT_EN_MASK                        0x1
#define MT6368_PMIC_RG_RD_DATA_INT_EN_SHIFT                       3
#define MT6368_PMIC_RG_SPMI_O_DLY_SEL_ADDR                        MT6368_SPMI_INT_EN
#define MT6368_PMIC_RG_SPMI_O_DLY_SEL_MASK                        0xF
#define MT6368_PMIC_RG_SPMI_O_DLY_SEL_SHIFT                       4
#define MT6368_PMIC_RG_BUS_IDLE_SEL_ADDR                          MT6368_SPMI_RCS_BUS_CONF
#define MT6368_PMIC_RG_BUS_IDLE_SEL_MASK                          0x7
#define MT6368_PMIC_RG_BUS_IDLE_SEL_SHIFT                         0
#define MT6368_PMIC_RG_BUS_RST_SEL_ADDR                           MT6368_SPMI_RCS_BUS_CONF
#define MT6368_PMIC_RG_BUS_RST_SEL_MASK                           0x7
#define MT6368_PMIC_RG_BUS_RST_SEL_SHIFT                          3
#define MT6368_PMIC_RG_NAK_RETRY_EN_ADDR                          MT6368_SPMI_RCS_BUS_CONF
#define MT6368_PMIC_RG_NAK_RETRY_EN_MASK                          0x1
#define MT6368_PMIC_RG_NAK_RETRY_EN_SHIFT                         6
#define MT6368_PMIC_RG_NAK_RETRY_CNT_ADDR                         MT6368_SPMI_RCS_BUS_CONF
#define MT6368_PMIC_RG_NAK_RETRY_CNT_MASK                         0x1
#define MT6368_PMIC_RG_NAK_RETRY_CNT_SHIFT                        7
#define MT6368_PMIC_RG_SPMI_RSV0_ADDR                             MT6368_SPMI_RSV0
#define MT6368_PMIC_RG_SPMI_RSV0_MASK                             0xFF
#define MT6368_PMIC_RG_SPMI_RSV0_SHIFT                            0
#define MT6368_PMIC_RG_SPMI_RSV1_ADDR                             MT6368_SPMI_RSV1
#define MT6368_PMIC_RG_SPMI_RSV1_MASK                             0xFF
#define MT6368_PMIC_RG_SPMI_RSV1_SHIFT                            0
#define MT6368_PMIC_RG_ADDR2_WR_MATCH_ADDR                        MT6368_SPMI2_WR_ADDR
#define MT6368_PMIC_RG_ADDR2_WR_MATCH_MASK                        0xFF
#define MT6368_PMIC_RG_ADDR2_WR_MATCH_SHIFT                       0
#define MT6368_PMIC_RG_ADDR2_WR_MATCH_H_ADDR                      MT6368_SPMI2_WR_ADDR_H
#define MT6368_PMIC_RG_ADDR2_WR_MATCH_H_MASK                      0xFF
#define MT6368_PMIC_RG_ADDR2_WR_MATCH_H_SHIFT                     0
#define MT6368_PMIC_RG_ADDR2_WR_MASK_ADDR                         MT6368_SPMI2_WR_ADDR_MASK
#define MT6368_PMIC_RG_ADDR2_WR_MASK_MASK                         0xFF
#define MT6368_PMIC_RG_ADDR2_WR_MASK_SHIFT                        0
#define MT6368_PMIC_RG_ADDR2_WR_MASK_H_ADDR                       MT6368_SPMI2_WR_ADDR_MASK_H
#define MT6368_PMIC_RG_ADDR2_WR_MASK_H_MASK                       0xFF
#define MT6368_PMIC_RG_ADDR2_WR_MASK_H_SHIFT                      0
#define MT6368_PMIC_RG_ADDR2_RD_MATCH_ADDR                        MT6368_SPMI2_RD_ADDR
#define MT6368_PMIC_RG_ADDR2_RD_MATCH_MASK                        0xFF
#define MT6368_PMIC_RG_ADDR2_RD_MATCH_SHIFT                       0
#define MT6368_PMIC_RG_ADDR2_RD_MATCH_H_ADDR                      MT6368_SPMI2_RD_ADDR_H
#define MT6368_PMIC_RG_ADDR2_RD_MATCH_H_MASK                      0xFF
#define MT6368_PMIC_RG_ADDR2_RD_MATCH_H_SHIFT                     0
#define MT6368_PMIC_RG_ADDR2_RD_MASK_ADDR                         MT6368_SPMI2_RD_ADDR_MASK
#define MT6368_PMIC_RG_ADDR2_RD_MASK_MASK                         0xFF
#define MT6368_PMIC_RG_ADDR2_RD_MASK_SHIFT                        0
#define MT6368_PMIC_RG_ADDR2_RD_MASK_H_ADDR                       MT6368_SPMI2_RD_ADDR_MASK_H
#define MT6368_PMIC_RG_ADDR2_RD_MASK_H_MASK                       0xFF
#define MT6368_PMIC_RG_ADDR2_RD_MASK_H_SHIFT                      0
#define MT6368_PMIC_RG_DATA2_WR_MATCH_ADDR                        MT6368_SPMI2_WR_DATA
#define MT6368_PMIC_RG_DATA2_WR_MATCH_MASK                        0xFF
#define MT6368_PMIC_RG_DATA2_WR_MATCH_SHIFT                       0
#define MT6368_PMIC_RG_DATA2_WR_MASK_ADDR                         MT6368_SPMI2_WR_DATA_MASK
#define MT6368_PMIC_RG_DATA2_WR_MASK_MASK                         0xFF
#define MT6368_PMIC_RG_DATA2_WR_MASK_SHIFT                        0
#define MT6368_PMIC_RG_DATA2_RD_MATCH_ADDR                        MT6368_SPMI2_RD_DATA
#define MT6368_PMIC_RG_DATA2_RD_MATCH_MASK                        0xFF
#define MT6368_PMIC_RG_DATA2_RD_MATCH_SHIFT                       0
#define MT6368_PMIC_RG_DATA2_RD_MASK_ADDR                         MT6368_SPMI2_RD_DATA_MASK
#define MT6368_PMIC_RG_DATA2_RD_MASK_MASK                         0xFF
#define MT6368_PMIC_RG_DATA2_RD_MASK_SHIFT                        0
#define MT6368_PMIC_RG_SPMI2_DBGMUX_OUT_L_ADDR                    MT6368_SPMI2_DEBUG_OUT_L
#define MT6368_PMIC_RG_SPMI2_DBGMUX_OUT_L_MASK                    0xFF
#define MT6368_PMIC_RG_SPMI2_DBGMUX_OUT_L_SHIFT                   0
#define MT6368_PMIC_RG_SPMI2_DBGMUX_OUT_H_ADDR                    MT6368_SPMI2_DEBUG_OUT_H
#define MT6368_PMIC_RG_SPMI2_DBGMUX_OUT_H_MASK                    0xFF
#define MT6368_PMIC_RG_SPMI2_DBGMUX_OUT_H_SHIFT                   0
#define MT6368_PMIC_RG_SPMI2_DBGMUX_SEL_ADDR                      MT6368_SPMI2_DEBUG_SEL
#define MT6368_PMIC_RG_SPMI2_DBGMUX_SEL_MASK                      0x3F
#define MT6368_PMIC_RG_SPMI2_DBGMUX_SEL_SHIFT                     0
#define MT6368_PMIC_RG_DEBUG2_EN_TRIG_ADDR                        MT6368_SPMI2_DEBUG_SEL
#define MT6368_PMIC_RG_DEBUG2_EN_TRIG_MASK                        0x1
#define MT6368_PMIC_RG_DEBUG2_EN_TRIG_SHIFT                       6
#define MT6368_PMIC_RG_DEBUG2_DIS_TRIG_ADDR                       MT6368_SPMI2_DEBUG_SEL
#define MT6368_PMIC_RG_DEBUG2_DIS_TRIG_MASK                       0x1
#define MT6368_PMIC_RG_DEBUG2_DIS_TRIG_SHIFT                      7
#define MT6368_PMIC_RG_DEBUG2_EN_RD_CMD_ADDR                      MT6368_SPMI2_DEBUG_SEL2
#define MT6368_PMIC_RG_DEBUG2_EN_RD_CMD_MASK                      0x1
#define MT6368_PMIC_RG_DEBUG2_EN_RD_CMD_SHIFT                     0
#define MT6368_PMIC_RG_EXTADR2_EXT_REG_RW_ADDR                    MT6368_SPMI2_EXT_ADDR1
#define MT6368_PMIC_RG_EXTADR2_EXT_REG_RW_MASK                    0xFF
#define MT6368_PMIC_RG_EXTADR2_EXT_REG_RW_SHIFT                   0
#define MT6368_PMIC_RG_EXTADR2_REG0_W_ADDR                        MT6368_SPMI2_EXT_ADDR0
#define MT6368_PMIC_RG_EXTADR2_REG0_W_MASK                        0xFF
#define MT6368_PMIC_RG_EXTADR2_REG0_W_SHIFT                       0
#define MT6368_PMIC_RG_EXTADR2_REG0_W_H_ADDR                      MT6368_SPMI2_EXT_ADDR0_H
#define MT6368_PMIC_RG_EXTADR2_REG0_W_H_MASK                      0xFF
#define MT6368_PMIC_RG_EXTADR2_REG0_W_H_SHIFT                     0
#define MT6368_PMIC_RG_EXTADR2_REG_RW_ADDR                        MT6368_SPMI2_EXT_ADDR2
#define MT6368_PMIC_RG_EXTADR2_REG_RW_MASK                        0xFF
#define MT6368_PMIC_RG_EXTADR2_REG_RW_SHIFT                       0
#define MT6368_PMIC_RG_EXTADR2_REG_RW_H_ADDR                      MT6368_SPMI2_EXT_ADDR2_H
#define MT6368_PMIC_RG_EXTADR2_REG_RW_H_MASK                      0x7
#define MT6368_PMIC_RG_EXTADR2_REG_RW_H_SHIFT                     0
#define MT6368_PMIC_RG_SPMI2_RXDATA_MD_ADDR                       MT6368_SPMI2_EXT_ADDR2_H
#define MT6368_PMIC_RG_SPMI2_RXDATA_MD_MASK                       0x1
#define MT6368_PMIC_RG_SPMI2_RXDATA_MD_SHIFT                      3
#define MT6368_PMIC_RG_SPMI2_DLY_SEL_ADDR                         MT6368_SPMI2_EXT_ADDR2_H
#define MT6368_PMIC_RG_SPMI2_DLY_SEL_MASK                         0xF
#define MT6368_PMIC_RG_SPMI2_DLY_SEL_SHIFT                        4
#define MT6368_PMIC_RG_SPMI2_INT_STS_ADDR                         MT6368_SPMI2_INT_STS
#define MT6368_PMIC_RG_SPMI2_INT_STS_MASK                         0xF
#define MT6368_PMIC_RG_SPMI2_INT_STS_SHIFT                        0
#define MT6368_PMIC_RG_WR2_ADDR_INT_EN_ADDR                       MT6368_SPMI2_INT_EN
#define MT6368_PMIC_RG_WR2_ADDR_INT_EN_MASK                       0x1
#define MT6368_PMIC_RG_WR2_ADDR_INT_EN_SHIFT                      0
#define MT6368_PMIC_RG_WR2_DATA_INT_EN_ADDR                       MT6368_SPMI2_INT_EN
#define MT6368_PMIC_RG_WR2_DATA_INT_EN_MASK                       0x1
#define MT6368_PMIC_RG_WR2_DATA_INT_EN_SHIFT                      1
#define MT6368_PMIC_RG_RD2_ADDR_INT_EN_ADDR                       MT6368_SPMI2_INT_EN
#define MT6368_PMIC_RG_RD2_ADDR_INT_EN_MASK                       0x1
#define MT6368_PMIC_RG_RD2_ADDR_INT_EN_SHIFT                      2
#define MT6368_PMIC_RG_RD2_DATA_INT_EN_ADDR                       MT6368_SPMI2_INT_EN
#define MT6368_PMIC_RG_RD2_DATA_INT_EN_MASK                       0x1
#define MT6368_PMIC_RG_RD2_DATA_INT_EN_SHIFT                      3
#define MT6368_PMIC_RG_SPMI2_O_DLY_SEL_ADDR                       MT6368_SPMI2_INT_EN
#define MT6368_PMIC_RG_SPMI2_O_DLY_SEL_MASK                       0xF
#define MT6368_PMIC_RG_SPMI2_O_DLY_SEL_SHIFT                      4
#define MT6368_PMIC_RG_INT_RCS2_ADDR                              MT6368_SPMI2_RCS_FUN2
#define MT6368_PMIC_RG_INT_RCS2_MASK                              0x1
#define MT6368_PMIC_RG_INT_RCS2_SHIFT                             0
#define MT6368_PMIC_RG_INT_RCS2_CLR_ADDR                          MT6368_SPMI2_RCS_FUN2
#define MT6368_PMIC_RG_INT_RCS2_CLR_MASK                          0x1
#define MT6368_PMIC_RG_INT_RCS2_CLR_SHIFT                         1
#define MT6368_PMIC_RG_PARTY2_ERR_CLR_ADDR                        MT6368_SPMI2_RCS_FUN2
#define MT6368_PMIC_RG_PARTY2_ERR_CLR_MASK                        0x1
#define MT6368_PMIC_RG_PARTY2_ERR_CLR_SHIFT                       2
#define MT6368_PMIC_RG_GROUP2_ID_EN_ADDR                          MT6368_SPMI2_RCS_FUN2
#define MT6368_PMIC_RG_GROUP2_ID_EN_MASK                          0x1
#define MT6368_PMIC_RG_GROUP2_ID_EN_SHIFT                         3
#define MT6368_PMIC_RG_RCS2_RVS0_ADDR                             MT6368_SPMI2_RCS_FUN2
#define MT6368_PMIC_RG_RCS2_RVS0_MASK                             0xF
#define MT6368_PMIC_RG_RCS2_RVS0_SHIFT                            4
#define MT6368_PMIC_PSC_TOP_ANA_ID_ADDR                           MT6368_PSC_TOP_ANA_ID
#define MT6368_PMIC_PSC_TOP_ANA_ID_MASK                           0xFF
#define MT6368_PMIC_PSC_TOP_ANA_ID_SHIFT                          0
#define MT6368_PMIC_PSC_TOP_DIG_ID_ADDR                           MT6368_PSC_TOP_DIG_ID
#define MT6368_PMIC_PSC_TOP_DIG_ID_MASK                           0xFF
#define MT6368_PMIC_PSC_TOP_DIG_ID_SHIFT                          0
#define MT6368_PMIC_PSC_TOP_ANA_MINOR_REV_ADDR                    MT6368_PSC_TOP_ANA_REV
#define MT6368_PMIC_PSC_TOP_ANA_MINOR_REV_MASK                    0xF
#define MT6368_PMIC_PSC_TOP_ANA_MINOR_REV_SHIFT                   0
#define MT6368_PMIC_PSC_TOP_ANA_MAJOR_REV_ADDR                    MT6368_PSC_TOP_ANA_REV
#define MT6368_PMIC_PSC_TOP_ANA_MAJOR_REV_MASK                    0xF
#define MT6368_PMIC_PSC_TOP_ANA_MAJOR_REV_SHIFT                   4
#define MT6368_PMIC_PSC_TOP_DIG_MINOR_REV_ADDR                    MT6368_PSC_TOP_DIG_REV
#define MT6368_PMIC_PSC_TOP_DIG_MINOR_REV_MASK                    0xF
#define MT6368_PMIC_PSC_TOP_DIG_MINOR_REV_SHIFT                   0
#define MT6368_PMIC_PSC_TOP_DIG_MAJOR_REV_ADDR                    MT6368_PSC_TOP_DIG_REV
#define MT6368_PMIC_PSC_TOP_DIG_MAJOR_REV_MASK                    0xF
#define MT6368_PMIC_PSC_TOP_DIG_MAJOR_REV_SHIFT                   4
#define MT6368_PMIC_PSC_TOP_CBS_ADDR                              MT6368_PSC_TOP_DBI
#define MT6368_PMIC_PSC_TOP_CBS_MASK                              0x3
#define MT6368_PMIC_PSC_TOP_CBS_SHIFT                             0
#define MT6368_PMIC_PSC_TOP_BIX_ADDR                              MT6368_PSC_TOP_DBI
#define MT6368_PMIC_PSC_TOP_BIX_MASK                              0x3
#define MT6368_PMIC_PSC_TOP_BIX_SHIFT                             2
#define MT6368_PMIC_PSC_TOP_ESP_ADDR                              MT6368_PSC_TOP_ESP
#define MT6368_PMIC_PSC_TOP_ESP_MASK                              0xFF
#define MT6368_PMIC_PSC_TOP_ESP_SHIFT                             0
#define MT6368_PMIC_PSC_TOP_FPI_ADDR                              MT6368_PSC_TOP_FPI
#define MT6368_PMIC_PSC_TOP_FPI_MASK                              0xFF
#define MT6368_PMIC_PSC_TOP_FPI_SHIFT                             0
#define MT6368_PMIC_PSC_TOP_DXI_ADDR                              MT6368_PSC_TOP_DXI
#define MT6368_PMIC_PSC_TOP_DXI_MASK                              0xFF
#define MT6368_PMIC_PSC_TOP_DXI_SHIFT                             0
#define MT6368_PMIC_PSC_TOP_CLK_OFFSET_ADDR                       MT6368_PSC_TPM0
#define MT6368_PMIC_PSC_TOP_CLK_OFFSET_MASK                       0xFF
#define MT6368_PMIC_PSC_TOP_CLK_OFFSET_SHIFT                      0
#define MT6368_PMIC_PSC_TOP_RST_OFFSET_ADDR                       MT6368_PSC_TPM0_H
#define MT6368_PMIC_PSC_TOP_RST_OFFSET_MASK                       0xFF
#define MT6368_PMIC_PSC_TOP_RST_OFFSET_SHIFT                      0
#define MT6368_PMIC_PSC_TOP_INT_OFFSET_ADDR                       MT6368_PSC_TPM1
#define MT6368_PMIC_PSC_TOP_INT_OFFSET_MASK                       0xFF
#define MT6368_PMIC_PSC_TOP_INT_OFFSET_SHIFT                      0
#define MT6368_PMIC_PSC_TOP_INT_LEN_ADDR                          MT6368_PSC_TPM1_H
#define MT6368_PMIC_PSC_TOP_INT_LEN_MASK                          0xFF
#define MT6368_PMIC_PSC_TOP_INT_LEN_SHIFT                         0
#define MT6368_PMIC_RG_CHRDET_32K_CK_PDN_ADDR                     MT6368_PSC_TOP_CLKCTL_0
#define MT6368_PMIC_RG_CHRDET_32K_CK_PDN_MASK                     0x1
#define MT6368_PMIC_RG_CHRDET_32K_CK_PDN_SHIFT                    0
#define MT6368_PMIC_RG_STRUP_LONG_PRESS_RST_ADDR                  MT6368_PSC_TOP_RSTCTL_0
#define MT6368_PMIC_RG_STRUP_LONG_PRESS_RST_MASK                  0x1
#define MT6368_PMIC_RG_STRUP_LONG_PRESS_RST_SHIFT                 0
#define MT6368_PMIC_RG_PSEQ_PWRMSK_RST_SEL_ADDR                   MT6368_PSC_TOP_RSTCTL_0
#define MT6368_PMIC_RG_PSEQ_PWRMSK_RST_SEL_MASK                   0x1
#define MT6368_PMIC_RG_PSEQ_PWRMSK_RST_SEL_SHIFT                  4
#define MT6368_PMIC_BANK_STRUP_SWRST_ADDR                         MT6368_PSC_TOP_RSTCTL_1
#define MT6368_PMIC_BANK_STRUP_SWRST_MASK                         0x1
#define MT6368_PMIC_BANK_STRUP_SWRST_SHIFT                        0
#define MT6368_PMIC_BANK_PSEQ_SWRST_ADDR                          MT6368_PSC_TOP_RSTCTL_1
#define MT6368_PMIC_BANK_PSEQ_SWRST_MASK                          0x1
#define MT6368_PMIC_BANK_PSEQ_SWRST_SHIFT                         1
#define MT6368_PMIC_BANK_CHRDET_SWRST_ADDR                        MT6368_PSC_TOP_RSTCTL_1
#define MT6368_PMIC_BANK_CHRDET_SWRST_MASK                        0x1
#define MT6368_PMIC_BANK_CHRDET_SWRST_SHIFT                       4
#define MT6368_PMIC_RG_CHRDET_RST_ADDR                            MT6368_PSC_TOP_RSTCTL_1
#define MT6368_PMIC_RG_CHRDET_RST_MASK                            0x1
#define MT6368_PMIC_RG_CHRDET_RST_SHIFT                           5
#define MT6368_PMIC_RG_PSC_MON_GRP_SEL_ADDR                       MT6368_PSC_TOP_MON_CTL
#define MT6368_PMIC_RG_PSC_MON_GRP_SEL_MASK                       0x7
#define MT6368_PMIC_RG_PSC_MON_GRP_SEL_SHIFT                      0
#define MT6368_PMIC_STRUP_ANA_ID_ADDR                             MT6368_STRUP_ANA_ID
#define MT6368_PMIC_STRUP_ANA_ID_MASK                             0xFF
#define MT6368_PMIC_STRUP_ANA_ID_SHIFT                            0
#define MT6368_PMIC_STRUP_DIG_ID_ADDR                             MT6368_STRUP_DIG_ID
#define MT6368_PMIC_STRUP_DIG_ID_MASK                             0xFF
#define MT6368_PMIC_STRUP_DIG_ID_SHIFT                            0
#define MT6368_PMIC_STRUP_ANA_MINOR_REV_ADDR                      MT6368_STRUP_ANA_REV
#define MT6368_PMIC_STRUP_ANA_MINOR_REV_MASK                      0xF
#define MT6368_PMIC_STRUP_ANA_MINOR_REV_SHIFT                     0
#define MT6368_PMIC_STRUP_ANA_MAJOR_REV_ADDR                      MT6368_STRUP_ANA_REV
#define MT6368_PMIC_STRUP_ANA_MAJOR_REV_MASK                      0xF
#define MT6368_PMIC_STRUP_ANA_MAJOR_REV_SHIFT                     4
#define MT6368_PMIC_STRUP_DIG_MINOR_REV_ADDR                      MT6368_STRUP_DIG_REV
#define MT6368_PMIC_STRUP_DIG_MINOR_REV_MASK                      0xF
#define MT6368_PMIC_STRUP_DIG_MINOR_REV_SHIFT                     0
#define MT6368_PMIC_STRUP_DIG_MAJOR_REV_ADDR                      MT6368_STRUP_DIG_REV
#define MT6368_PMIC_STRUP_DIG_MAJOR_REV_MASK                      0xF
#define MT6368_PMIC_STRUP_DIG_MAJOR_REV_SHIFT                     4
#define MT6368_PMIC_STRUP_CBS_ADDR                                MT6368_STRUP_DBI
#define MT6368_PMIC_STRUP_CBS_MASK                                0x3
#define MT6368_PMIC_STRUP_CBS_SHIFT                               0
#define MT6368_PMIC_STRUP_BIX_ADDR                                MT6368_STRUP_DBI
#define MT6368_PMIC_STRUP_BIX_MASK                                0x3
#define MT6368_PMIC_STRUP_BIX_SHIFT                               2
#define MT6368_PMIC_STRUP_ESP_ADDR                                MT6368_STRUP_ESP
#define MT6368_PMIC_STRUP_ESP_MASK                                0xFF
#define MT6368_PMIC_STRUP_ESP_SHIFT                               0
#define MT6368_PMIC_STRUP_FPI_ADDR                                MT6368_STRUP_FPI
#define MT6368_PMIC_STRUP_FPI_MASK                                0xFF
#define MT6368_PMIC_STRUP_FPI_SHIFT                               0
#define MT6368_PMIC_STRUP_DXI_ADDR                                MT6368_STRUP_DXI
#define MT6368_PMIC_STRUP_DXI_MASK                                0xFF
#define MT6368_PMIC_STRUP_DXI_SHIFT                               0
#define MT6368_PMIC_RGS_ANA_CHIP_ID_ADDR                          MT6368_STRUP_ANA_CON0
#define MT6368_PMIC_RGS_ANA_CHIP_ID_MASK                          0x7
#define MT6368_PMIC_RGS_ANA_CHIP_ID_SHIFT                         0
#define MT6368_PMIC_RGS_PMU_THERMAL_CH_ADDR                       MT6368_STRUP_ANA_CON0
#define MT6368_PMIC_RGS_PMU_THERMAL_CH_MASK                       0xF
#define MT6368_PMIC_RGS_PMU_THERMAL_CH_SHIFT                      3
#define MT6368_PMIC_RG_FAULTB_DRVSEL_ADDR                         MT6368_STRUP_ANA_CON1
#define MT6368_PMIC_RG_FAULTB_DRVSEL_MASK                         0x1
#define MT6368_PMIC_RG_FAULTB_DRVSEL_SHIFT                        0
#define MT6368_PMIC_RG_MOSCON1_EN_ADDR                            MT6368_STRUP_ANA_CON1
#define MT6368_PMIC_RG_MOSCON1_EN_MASK                            0x1
#define MT6368_PMIC_RG_MOSCON1_EN_SHIFT                           1
#define MT6368_PMIC_RG_MOSCON1_DRVSEL_ADDR                        MT6368_STRUP_ANA_CON1
#define MT6368_PMIC_RG_MOSCON1_DRVSEL_MASK                        0x1
#define MT6368_PMIC_RG_MOSCON1_DRVSEL_SHIFT                       2
#define MT6368_PMIC_RG_MOSCON2_EN_ADDR                            MT6368_STRUP_ANA_CON1
#define MT6368_PMIC_RG_MOSCON2_EN_MASK                            0x1
#define MT6368_PMIC_RG_MOSCON2_EN_SHIFT                           3
#define MT6368_PMIC_RG_MOSCON2_DRVSEL_ADDR                        MT6368_STRUP_ANA_CON1
#define MT6368_PMIC_RG_MOSCON2_DRVSEL_MASK                        0x1
#define MT6368_PMIC_RG_MOSCON2_DRVSEL_SHIFT                       4
#define MT6368_PMIC_RG_TM_OUT_ADDR                                MT6368_STRUP_ANA_CON2
#define MT6368_PMIC_RG_TM_OUT_MASK                                0xF
#define MT6368_PMIC_RG_TM_OUT_SHIFT                               0
#define MT6368_PMIC_RG_THRDET_SEL_ADDR                            MT6368_STRUP_ANA_CON3
#define MT6368_PMIC_RG_THRDET_SEL_MASK                            0x1
#define MT6368_PMIC_RG_THRDET_SEL_SHIFT                           0
#define MT6368_PMIC_RG_STRUP_THR_SEL_ADDR                         MT6368_STRUP_ANA_CON3
#define MT6368_PMIC_RG_STRUP_THR_SEL_MASK                         0x3
#define MT6368_PMIC_RG_STRUP_THR_SEL_SHIFT                        1
#define MT6368_PMIC_RG_THR_TMODE_ADDR                             MT6368_STRUP_ANA_CON3
#define MT6368_PMIC_RG_THR_TMODE_MASK                             0x1
#define MT6368_PMIC_RG_THR_TMODE_SHIFT                            3
#define MT6368_PMIC_RG_VREF_BG_ADDR                               MT6368_STRUP_ANA_CON4
#define MT6368_PMIC_RG_VREF_BG_MASK                               0x7
#define MT6368_PMIC_RG_VREF_BG_SHIFT                              0
#define MT6368_PMIC_RG_TS_BJT_EN_ADDR                             MT6368_STRUP_ANA_CON4
#define MT6368_PMIC_RG_TS_BJT_EN_MASK                             0x1
#define MT6368_PMIC_RG_TS_BJT_EN_SHIFT                            3
#define MT6368_PMIC_RG_FAULT_IN_ADDR                              MT6368_STRUP_ANA_CON5
#define MT6368_PMIC_RG_FAULT_IN_MASK                              0x1
#define MT6368_PMIC_RG_FAULT_IN_SHIFT                             0
#define MT6368_PMIC_RG_PMU_RSV1_ADDR                              MT6368_STRUP_ANA_CON6
#define MT6368_PMIC_RG_PMU_RSV1_MASK                              0x7
#define MT6368_PMIC_RG_PMU_RSV1_SHIFT                             0
#define MT6368_PMIC_RG_PMU_RSV2_ADDR                              MT6368_STRUP_ANA_CON7
#define MT6368_PMIC_RG_PMU_RSV2_MASK                              0xF
#define MT6368_PMIC_RG_PMU_RSV2_SHIFT                             0
#define MT6368_PMIC_STRUP_ELR_LEN_ADDR                            MT6368_STRUP_ELR_NUM
#define MT6368_PMIC_STRUP_ELR_LEN_MASK                            0xFF
#define MT6368_PMIC_STRUP_ELR_LEN_SHIFT                           0
#define MT6368_PMIC_RG_STRUP_IREF_TRIM_ADDR                       MT6368_STRUP_ELR_0
#define MT6368_PMIC_RG_STRUP_IREF_TRIM_MASK                       0x3F
#define MT6368_PMIC_RG_STRUP_IREF_TRIM_SHIFT                      0
#define MT6368_PMIC_RG_THR_LOC_SEL_ADDR                           MT6368_STRUP_ELR_1
#define MT6368_PMIC_RG_THR_LOC_SEL_MASK                           0xF
#define MT6368_PMIC_RG_THR_LOC_SEL_SHIFT                          0
#define MT6368_PMIC_RG_THR1_140_TRIM_ADDR                         MT6368_STRUP_ELR_2
#define MT6368_PMIC_RG_THR1_140_TRIM_MASK                         0x1F
#define MT6368_PMIC_RG_THR1_140_TRIM_SHIFT                        0
#define MT6368_PMIC_RG_THR1_RSV0_ADDR                             MT6368_STRUP_ELR_2
#define MT6368_PMIC_RG_THR1_RSV0_MASK                             0x7
#define MT6368_PMIC_RG_THR1_RSV0_SHIFT                            5
#define MT6368_PMIC_RG_THR1_110_TRIM_ADDR                         MT6368_STRUP_ELR_3
#define MT6368_PMIC_RG_THR1_110_TRIM_MASK                         0x1F
#define MT6368_PMIC_RG_THR1_110_TRIM_SHIFT                        0
#define MT6368_PMIC_RG_THR1_RSV1_ADDR                             MT6368_STRUP_ELR_3
#define MT6368_PMIC_RG_THR1_RSV1_MASK                             0x7
#define MT6368_PMIC_RG_THR1_RSV1_SHIFT                            5
#define MT6368_PMIC_RG_THR2_140_TRIM_ADDR                         MT6368_STRUP_ELR_4
#define MT6368_PMIC_RG_THR2_140_TRIM_MASK                         0x1F
#define MT6368_PMIC_RG_THR2_140_TRIM_SHIFT                        0
#define MT6368_PMIC_RG_THR2_RSV0_ADDR                             MT6368_STRUP_ELR_4
#define MT6368_PMIC_RG_THR2_RSV0_MASK                             0x7
#define MT6368_PMIC_RG_THR2_RSV0_SHIFT                            5
#define MT6368_PMIC_RG_THR2_110_TRIM_ADDR                         MT6368_STRUP_ELR_5
#define MT6368_PMIC_RG_THR2_110_TRIM_MASK                         0x1F
#define MT6368_PMIC_RG_THR2_110_TRIM_SHIFT                        0
#define MT6368_PMIC_RG_THR2_RSV1_ADDR                             MT6368_STRUP_ELR_5
#define MT6368_PMIC_RG_THR2_RSV1_MASK                             0x7
#define MT6368_PMIC_RG_THR2_RSV1_SHIFT                            5
#define MT6368_PMIC_RG_THR3_140_TRIM_ADDR                         MT6368_STRUP_ELR_6
#define MT6368_PMIC_RG_THR3_140_TRIM_MASK                         0x1F
#define MT6368_PMIC_RG_THR3_140_TRIM_SHIFT                        0
#define MT6368_PMIC_RG_THR3_RSV0_ADDR                             MT6368_STRUP_ELR_6
#define MT6368_PMIC_RG_THR3_RSV0_MASK                             0x7
#define MT6368_PMIC_RG_THR3_RSV0_SHIFT                            5
#define MT6368_PMIC_RG_THR3_110_TRIM_ADDR                         MT6368_STRUP_ELR_7
#define MT6368_PMIC_RG_THR3_110_TRIM_MASK                         0x1F
#define MT6368_PMIC_RG_THR3_110_TRIM_SHIFT                        0
#define MT6368_PMIC_RG_THR3_RSV1_ADDR                             MT6368_STRUP_ELR_7
#define MT6368_PMIC_RG_THR3_RSV1_MASK                             0x7
#define MT6368_PMIC_RG_THR3_RSV1_SHIFT                            5
#define MT6368_PMIC_RG_THR4_140_TRIM_ADDR                         MT6368_STRUP_ELR_8
#define MT6368_PMIC_RG_THR4_140_TRIM_MASK                         0x1F
#define MT6368_PMIC_RG_THR4_140_TRIM_SHIFT                        0
#define MT6368_PMIC_RG_THR4_RSV0_ADDR                             MT6368_STRUP_ELR_8
#define MT6368_PMIC_RG_THR4_RSV0_MASK                             0x7
#define MT6368_PMIC_RG_THR4_RSV0_SHIFT                            5
#define MT6368_PMIC_RG_THR4_110_TRIM_ADDR                         MT6368_STRUP_ELR_9
#define MT6368_PMIC_RG_THR4_110_TRIM_MASK                         0x1F
#define MT6368_PMIC_RG_THR4_110_TRIM_SHIFT                        0
#define MT6368_PMIC_RG_THR4_RSV1_ADDR                             MT6368_STRUP_ELR_9
#define MT6368_PMIC_RG_THR4_RSV1_MASK                             0x7
#define MT6368_PMIC_RG_THR4_RSV1_SHIFT                            5
#define MT6368_PMIC_PSEQ_ANA_ID_ADDR                              MT6368_PSEQ_ANA_ID
#define MT6368_PMIC_PSEQ_ANA_ID_MASK                              0xFF
#define MT6368_PMIC_PSEQ_ANA_ID_SHIFT                             0
#define MT6368_PMIC_PSEQ_DIG_ID_ADDR                              MT6368_PSEQ_DIG_ID
#define MT6368_PMIC_PSEQ_DIG_ID_MASK                              0xFF
#define MT6368_PMIC_PSEQ_DIG_ID_SHIFT                             0
#define MT6368_PMIC_PSEQ_ANA_MINOR_REV_ADDR                       MT6368_PSEQ_ANA_REV
#define MT6368_PMIC_PSEQ_ANA_MINOR_REV_MASK                       0xF
#define MT6368_PMIC_PSEQ_ANA_MINOR_REV_SHIFT                      0
#define MT6368_PMIC_PSEQ_ANA_MAJOR_REV_ADDR                       MT6368_PSEQ_ANA_REV
#define MT6368_PMIC_PSEQ_ANA_MAJOR_REV_MASK                       0xF
#define MT6368_PMIC_PSEQ_ANA_MAJOR_REV_SHIFT                      4
#define MT6368_PMIC_PSEQ_DIG_MINOR_REV_ADDR                       MT6368_PSEQ_DIG_REV
#define MT6368_PMIC_PSEQ_DIG_MINOR_REV_MASK                       0xF
#define MT6368_PMIC_PSEQ_DIG_MINOR_REV_SHIFT                      0
#define MT6368_PMIC_PSEQ_DIG_MAJOR_REV_ADDR                       MT6368_PSEQ_DIG_REV
#define MT6368_PMIC_PSEQ_DIG_MAJOR_REV_MASK                       0xF
#define MT6368_PMIC_PSEQ_DIG_MAJOR_REV_SHIFT                      4
#define MT6368_PMIC_PSEQ_CBS_ADDR                                 MT6368_PSEQ_DBI
#define MT6368_PMIC_PSEQ_CBS_MASK                                 0x3
#define MT6368_PMIC_PSEQ_CBS_SHIFT                                0
#define MT6368_PMIC_PSEQ_BIX_ADDR                                 MT6368_PSEQ_DBI
#define MT6368_PMIC_PSEQ_BIX_MASK                                 0x3
#define MT6368_PMIC_PSEQ_BIX_SHIFT                                2
#define MT6368_PMIC_PSEQ_ESP_ADDR                                 MT6368_PSEQ_ESP
#define MT6368_PMIC_PSEQ_ESP_MASK                                 0xFF
#define MT6368_PMIC_PSEQ_ESP_SHIFT                                0
#define MT6368_PMIC_PSEQ_FPI_ADDR                                 MT6368_PSEQ_FPI
#define MT6368_PMIC_PSEQ_FPI_MASK                                 0xFF
#define MT6368_PMIC_PSEQ_FPI_SHIFT                                0
#define MT6368_PMIC_PSEQ_DXI_ADDR                                 MT6368_PSEQ_DXI
#define MT6368_PMIC_PSEQ_DXI_MASK                                 0xFF
#define MT6368_PMIC_PSEQ_DXI_SHIFT                                0
#define MT6368_PMIC_RG_RSV_SWREG_ADDR                             MT6368_STRUP_CON9
#define MT6368_PMIC_RG_RSV_SWREG_MASK                             0xFF
#define MT6368_PMIC_RG_RSV_SWREG_SHIFT                            0
#define MT6368_PMIC_RG_STRUP_THR_CLR_ADDR                         MT6368_STRUP_CON11
#define MT6368_PMIC_RG_STRUP_THR_CLR_MASK                         0x1
#define MT6368_PMIC_RG_STRUP_THR_CLR_SHIFT                        0
#define MT6368_PMIC_RG_UVLO_DEC_EN_ADDR                           MT6368_STRUP_CON11
#define MT6368_PMIC_RG_UVLO_DEC_EN_MASK                           0x1
#define MT6368_PMIC_RG_UVLO_DEC_EN_SHIFT                          1
#define MT6368_PMIC_RG_PWRKEY_RST_EN_ADDR                         MT6368_STRUP_CON11
#define MT6368_PMIC_RG_PWRKEY_RST_EN_MASK                         0x1
#define MT6368_PMIC_RG_PWRKEY_RST_EN_SHIFT                        2
#define MT6368_PMIC_RG_THM_STATUS_REC_ENB_ADDR                    MT6368_STRUP_CON11
#define MT6368_PMIC_RG_THM_STATUS_REC_ENB_MASK                    0x1
#define MT6368_PMIC_RG_THM_STATUS_REC_ENB_SHIFT                   3
#define MT6368_PMIC_RG_OVLO_STATUS_REC_ENB_ADDR                   MT6368_STRUP_CON11
#define MT6368_PMIC_RG_OVLO_STATUS_REC_ENB_MASK                   0x1
#define MT6368_PMIC_RG_OVLO_STATUS_REC_ENB_SHIFT                  4
#define MT6368_PMIC_RG_FAULT_B_EN_ADDR                            MT6368_STRUP_CON25
#define MT6368_PMIC_RG_FAULT_B_EN_MASK                            0x1
#define MT6368_PMIC_RG_FAULT_B_EN_SHIFT                           0
#define MT6368_PMIC_RG_FAULT_B_TD1_SEL_ADDR                       MT6368_STRUP_CON25
#define MT6368_PMIC_RG_FAULT_B_TD1_SEL_MASK                       0x1
#define MT6368_PMIC_RG_FAULT_B_TD1_SEL_SHIFT                      1
#define MT6368_PMIC_RG_FAULT_B_TD3_SEL_ADDR                       MT6368_STRUP_CON25
#define MT6368_PMIC_RG_FAULT_B_TD3_SEL_MASK                       0x3
#define MT6368_PMIC_RG_FAULT_B_TD3_SEL_SHIFT                      2
#define MT6368_PMIC_RG_POR_FLAG_ADDR                              MT6368_PORFLAG
#define MT6368_PMIC_RG_POR_FLAG_MASK                              0x1
#define MT6368_PMIC_RG_POR_FLAG_SHIFT                             0
#define MT6368_PMIC_RG_CRST_ADDR                                  MT6368_STRUP_CON12
#define MT6368_PMIC_RG_CRST_MASK                                  0x1
#define MT6368_PMIC_RG_CRST_SHIFT                                 0
#define MT6368_PMIC_RG_WDTRST_ACT_ADDR                            MT6368_STRUP_CON12
#define MT6368_PMIC_RG_WDTRST_ACT_MASK                            0x3
#define MT6368_PMIC_RG_WDTRST_ACT_SHIFT                           1
#define MT6368_PMIC_RG_STRUP_THER_DEB_RTD_ADDR                    MT6368_STRUP_CON1
#define MT6368_PMIC_RG_STRUP_THER_DEB_RTD_MASK                    0x3
#define MT6368_PMIC_RG_STRUP_THER_DEB_RTD_SHIFT                   0
#define MT6368_PMIC_RG_STRUP_THER_DEB_FTD_ADDR                    MT6368_STRUP_CON2
#define MT6368_PMIC_RG_STRUP_THER_DEB_FTD_MASK                    0x3
#define MT6368_PMIC_RG_STRUP_THER_DEB_FTD_SHIFT                   0
#define MT6368_PMIC_RG_RTC_SPAR_DEB_EN_ADDR                       MT6368_STRUP_CON19
#define MT6368_PMIC_RG_RTC_SPAR_DEB_EN_MASK                       0x1
#define MT6368_PMIC_RG_RTC_SPAR_DEB_EN_SHIFT                      0
#define MT6368_PMIC_RG_RTC_ALARM_DEB_EN_ADDR                      MT6368_STRUP_CON19
#define MT6368_PMIC_RG_RTC_ALARM_DEB_EN_MASK                      0x1
#define MT6368_PMIC_RG_RTC_ALARM_DEB_EN_SHIFT                     1
#define MT6368_PMIC_RG_PSEQ_FORCE_ON_ADDR                         MT6368_PPCTST0
#define MT6368_PMIC_RG_PSEQ_FORCE_ON_MASK                         0x1
#define MT6368_PMIC_RG_PSEQ_FORCE_ON_SHIFT                        0
#define MT6368_PMIC_RG_PSEQ_FORCE_TEST_EN_ADDR                    MT6368_PPCTST0
#define MT6368_PMIC_RG_PSEQ_FORCE_TEST_EN_MASK                    0x1
#define MT6368_PMIC_RG_PSEQ_FORCE_TEST_EN_SHIFT                   1
#define MT6368_PMIC_RG_PSEQ_BYPASS_DEB_ADDR                       MT6368_PPCTST0
#define MT6368_PMIC_RG_PSEQ_BYPASS_DEB_MASK                       0x1
#define MT6368_PMIC_RG_PSEQ_BYPASS_DEB_SHIFT                      4
#define MT6368_PMIC_RG_PSEQ_BYPASS_SEQ_ADDR                       MT6368_PPCTST0
#define MT6368_PMIC_RG_PSEQ_BYPASS_SEQ_MASK                       0x1
#define MT6368_PMIC_RG_PSEQ_BYPASS_SEQ_SHIFT                      5
#define MT6368_PMIC_RG_PSEQ_LPBWDT_ACC_ADDR                       MT6368_PPCTST0
#define MT6368_PMIC_RG_PSEQ_LPBWDT_ACC_MASK                       0x1
#define MT6368_PMIC_RG_PSEQ_LPBWDT_ACC_SHIFT                      6
#define MT6368_PMIC_RG_PSEQ_FORCE_ALL_DOFF_ADDR                   MT6368_PPCTST0
#define MT6368_PMIC_RG_PSEQ_FORCE_ALL_DOFF_MASK                   0x1
#define MT6368_PMIC_RG_PSEQ_FORCE_ALL_DOFF_SHIFT                  7
#define MT6368_PMIC_RG_PSEQ_SPAR_XCPT_MASK_ADDR                   MT6368_PPCCTL3
#define MT6368_PMIC_RG_PSEQ_SPAR_XCPT_MASK_MASK                   0x1
#define MT6368_PMIC_RG_PSEQ_SPAR_XCPT_MASK_SHIFT                  4
#define MT6368_PMIC_RG_PSEQ_RTCA_XCPT_MASK_ADDR                   MT6368_PPCCTL3
#define MT6368_PMIC_RG_PSEQ_RTCA_XCPT_MASK_MASK                   0x1
#define MT6368_PMIC_RG_PSEQ_RTCA_XCPT_MASK_SHIFT                  5
#define MT6368_PMIC_RG_THM_SHDN_EN_ADDR                           MT6368_PPCCTL3
#define MT6368_PMIC_RG_THM_SHDN_EN_MASK                           0x1
#define MT6368_PMIC_RG_THM_SHDN_EN_SHIFT                          6
#define MT6368_PMIC_RG_STRUP_UVLO_U1U2_SEL_ADDR                   MT6368_STRUP_CON10
#define MT6368_PMIC_RG_STRUP_UVLO_U1U2_SEL_MASK                   0x1
#define MT6368_PMIC_RG_STRUP_UVLO_U1U2_SEL_SHIFT                  0
#define MT6368_PMIC_RG_STRUP_UVLO_U1U2_SEL_SWCTRL_ADDR            MT6368_STRUP_CON10
#define MT6368_PMIC_RG_STRUP_UVLO_U1U2_SEL_SWCTRL_MASK            0x1
#define MT6368_PMIC_RG_STRUP_UVLO_U1U2_SEL_SWCTRL_SHIFT           1
#define MT6368_PMIC_RG_OVLO_RDB_TD_ADDR                           MT6368_STRUP_CON10
#define MT6368_PMIC_RG_OVLO_RDB_TD_MASK                           0x1
#define MT6368_PMIC_RG_OVLO_RDB_TD_SHIFT                          2
#define MT6368_PMIC_RG_OVLO_RDB_EN_ADDR                           MT6368_STRUP_CON10
#define MT6368_PMIC_RG_OVLO_RDB_EN_MASK                           0x1
#define MT6368_PMIC_RG_OVLO_RDB_EN_SHIFT                          3
#define MT6368_PMIC_RG_THR_TEST_ADDR                              MT6368_STRUP_CON10
#define MT6368_PMIC_RG_THR_TEST_MASK                              0x3
#define MT6368_PMIC_RG_THR_TEST_SHIFT                             4
#define MT6368_PMIC_RG_STRUP_ENVTEM_ADDR                          MT6368_STRUP_CON10
#define MT6368_PMIC_RG_STRUP_ENVTEM_MASK                          0x1
#define MT6368_PMIC_RG_STRUP_ENVTEM_SHIFT                         6
#define MT6368_PMIC_RG_STRUP_ENVTEM_CTRL_ADDR                     MT6368_STRUP_CON10
#define MT6368_PMIC_RG_STRUP_ENVTEM_CTRL_MASK                     0x1
#define MT6368_PMIC_RG_STRUP_ENVTEM_CTRL_SHIFT                    7
#define MT6368_PMIC_RG_BIASGEN_FORCE_ADDR                         MT6368_STRUP_CON3
#define MT6368_PMIC_RG_BIASGEN_FORCE_MASK                         0x1
#define MT6368_PMIC_RG_BIASGEN_FORCE_SHIFT                        0
#define MT6368_PMIC_RG_STRUP_PWRON_ADDR                           MT6368_STRUP_CON3
#define MT6368_PMIC_RG_STRUP_PWRON_MASK                           0x1
#define MT6368_PMIC_RG_STRUP_PWRON_SHIFT                          1
#define MT6368_PMIC_RG_STRUP_PWRON_SEL_ADDR                       MT6368_STRUP_CON3
#define MT6368_PMIC_RG_STRUP_PWRON_SEL_MASK                       0x1
#define MT6368_PMIC_RG_STRUP_PWRON_SEL_SHIFT                      2
#define MT6368_PMIC_RG_BIASGEN_ADDR                               MT6368_STRUP_CON3
#define MT6368_PMIC_RG_BIASGEN_MASK                               0x1
#define MT6368_PMIC_RG_BIASGEN_SHIFT                              3
#define MT6368_PMIC_RG_BIASGEN_SEL_ADDR                           MT6368_STRUP_CON3
#define MT6368_PMIC_RG_BIASGEN_SEL_MASK                           0x1
#define MT6368_PMIC_RG_BIASGEN_SEL_SHIFT                          4
#define MT6368_PMIC_RG_DCXO_PMU_CKEN_ADDR                         MT6368_STRUP_CON3
#define MT6368_PMIC_RG_DCXO_PMU_CKEN_MASK                         0x1
#define MT6368_PMIC_RG_DCXO_PMU_CKEN_SHIFT                        5
#define MT6368_PMIC_RG_DCXO_PMU_CKEN_SEL_ADDR                     MT6368_STRUP_CON3
#define MT6368_PMIC_RG_DCXO_PMU_CKEN_SEL_MASK                     0x1
#define MT6368_PMIC_RG_DCXO_PMU_CKEN_SEL_SHIFT                    6
#define MT6368_PMIC_STRUP_DIG_IO_PG_FORCE_ADDR                    MT6368_STRUP_CON3
#define MT6368_PMIC_STRUP_DIG_IO_PG_FORCE_MASK                    0x1
#define MT6368_PMIC_STRUP_DIG_IO_PG_FORCE_SHIFT                   7
#define MT6368_PMIC_RG_BGR_EXT_BUF_EN_ADDR                        MT6368_STRUP_CON7
#define MT6368_PMIC_RG_BGR_EXT_BUF_EN_MASK                        0x1
#define MT6368_PMIC_RG_BGR_EXT_BUF_EN_SHIFT                       0
#define MT6368_PMIC_RG_BWDT_CHRTD_ADDR                            MT6368_STRUP_CON7
#define MT6368_PMIC_RG_BWDT_CHRTD_MASK                            0x1
#define MT6368_PMIC_RG_BWDT_CHRTD_SHIFT                           3
#define MT6368_PMIC_DDUVLO_DEB_EN_ADDR                            MT6368_STRUP_CON7
#define MT6368_PMIC_DDUVLO_DEB_EN_MASK                            0x1
#define MT6368_PMIC_DDUVLO_DEB_EN_SHIFT                           4
#define MT6368_PMIC_RG_STRUP_FT_CTRL_ADDR                         MT6368_STRUP_CON7
#define MT6368_PMIC_RG_STRUP_FT_CTRL_MASK                         0x3
#define MT6368_PMIC_RG_STRUP_FT_CTRL_SHIFT                        5
#define MT6368_PMIC_RG_ATST_PG_CHK_ADDR                           MT6368_STRUP_CON8
#define MT6368_PMIC_RG_ATST_PG_CHK_MASK                           0x1
#define MT6368_PMIC_RG_ATST_PG_CHK_SHIFT                          0
#define MT6368_PMIC_RG_STRUP_PG_DEB_MODE_ADDR                     MT6368_STRUP_CON8
#define MT6368_PMIC_RG_STRUP_PG_DEB_MODE_MASK                     0x1
#define MT6368_PMIC_RG_STRUP_PG_DEB_MODE_SHIFT                    1
#define MT6368_PMIC_RG_OVLO_FCMPL_SW_SEL_ADDR                     MT6368_STRUP_CON8
#define MT6368_PMIC_RG_OVLO_FCMPL_SW_SEL_MASK                     0x1
#define MT6368_PMIC_RG_OVLO_FCMPL_SW_SEL_SHIFT                    2
#define MT6368_PMIC_RG_OVLO_FCMPL_SW_ADDR                         MT6368_STRUP_CON8
#define MT6368_PMIC_RG_OVLO_FCMPL_SW_MASK                         0x1
#define MT6368_PMIC_RG_OVLO_FCMPL_SW_SHIFT                        3
#define MT6368_PMIC_RG_UVLO_VSYS_VTH_SW_SEL_ADDR                  MT6368_STRUP_CON8
#define MT6368_PMIC_RG_UVLO_VSYS_VTH_SW_SEL_MASK                  0x1
#define MT6368_PMIC_RG_UVLO_VSYS_VTH_SW_SEL_SHIFT                 4
#define MT6368_PMIC_RG_UVLO_VSYS_VTH_SW_ADDR                      MT6368_STRUP_CON8
#define MT6368_PMIC_RG_UVLO_VSYS_VTH_SW_MASK                      0x1
#define MT6368_PMIC_RG_UVLO_VSYS_VTH_SW_SHIFT                     5
#define MT6368_PMIC_RG_STRUP_OSC_EN_SEL_ADDR                      MT6368_STRUP_CON8
#define MT6368_PMIC_RG_STRUP_OSC_EN_SEL_MASK                      0x1
#define MT6368_PMIC_RG_STRUP_OSC_EN_SEL_SHIFT                     6
#define MT6368_PMIC_RG_STRUP_OSC_EN_ADDR                          MT6368_STRUP_CON8
#define MT6368_PMIC_RG_STRUP_OSC_EN_MASK                          0x1
#define MT6368_PMIC_RG_STRUP_OSC_EN_SHIFT                         7
#define MT6368_PMIC_RG_STRUP_VBUCK1_PG_H2L_EN_ADDR                MT6368_PSEQ_H2L_EN0
#define MT6368_PMIC_RG_STRUP_VBUCK1_PG_H2L_EN_MASK                0x1
#define MT6368_PMIC_RG_STRUP_VBUCK1_PG_H2L_EN_SHIFT               0
#define MT6368_PMIC_RG_STRUP_VBUCK3_PG_H2L_EN_ADDR                MT6368_PSEQ_H2L_EN0
#define MT6368_PMIC_RG_STRUP_VBUCK3_PG_H2L_EN_MASK                0x1
#define MT6368_PMIC_RG_STRUP_VBUCK3_PG_H2L_EN_SHIFT               1
#define MT6368_PMIC_RG_STRUP_VBUCK5_PG_H2L_EN_ADDR                MT6368_PSEQ_H2L_EN0
#define MT6368_PMIC_RG_STRUP_VBUCK5_PG_H2L_EN_MASK                0x1
#define MT6368_PMIC_RG_STRUP_VBUCK5_PG_H2L_EN_SHIFT               2
#define MT6368_PMIC_RG_STRUP_VMDDQ_PG_H2L_EN_ADDR                 MT6368_PSEQ_H2L_EN0
#define MT6368_PMIC_RG_STRUP_VMDDQ_PG_H2L_EN_MASK                 0x1
#define MT6368_PMIC_RG_STRUP_VMDDQ_PG_H2L_EN_SHIFT                3
#define MT6368_PMIC_RG_STRUP_VMDDR_PG_H2L_EN_ADDR                 MT6368_PSEQ_H2L_EN0
#define MT6368_PMIC_RG_STRUP_VMDDR_PG_H2L_EN_MASK                 0x1
#define MT6368_PMIC_RG_STRUP_VMDDR_PG_H2L_EN_SHIFT                4
#define MT6368_PMIC_RG_STRUP_VBUCK4_PG_H2L_EN_ADDR                MT6368_PSEQ_H2L_EN0
#define MT6368_PMIC_RG_STRUP_VBUCK4_PG_H2L_EN_MASK                0x1
#define MT6368_PMIC_RG_STRUP_VBUCK4_PG_H2L_EN_SHIFT               5
#define MT6368_PMIC_RG_STRUP_VBUCK6_PG_H2L_EN_ADDR                MT6368_PSEQ_H2L_EN0
#define MT6368_PMIC_RG_STRUP_VBUCK6_PG_H2L_EN_MASK                0x1
#define MT6368_PMIC_RG_STRUP_VBUCK6_PG_H2L_EN_SHIFT               6
#define MT6368_PMIC_RG_STRUP_VAUX18_PG_H2L_EN_ADDR                MT6368_PSEQ_H2L_EN0
#define MT6368_PMIC_RG_STRUP_VAUX18_PG_H2L_EN_MASK                0x1
#define MT6368_PMIC_RG_STRUP_VAUX18_PG_H2L_EN_SHIFT               7
#define MT6368_PMIC_RG_STRUP_VRF18_AIF_PG_H2L_EN_ADDR             MT6368_PSEQ_H2L_EN1
#define MT6368_PMIC_RG_STRUP_VRF18_AIF_PG_H2L_EN_MASK             0x1
#define MT6368_PMIC_RG_STRUP_VRF18_AIF_PG_H2L_EN_SHIFT            3
#define MT6368_PMIC_RG_STRUP_VRF13_AIF_PG_H2L_EN_ADDR             MT6368_PSEQ_H2L_EN1
#define MT6368_PMIC_RG_STRUP_VRF13_AIF_PG_H2L_EN_MASK             0x1
#define MT6368_PMIC_RG_STRUP_VRF13_AIF_PG_H2L_EN_SHIFT            4
#define MT6368_PMIC_RG_STRUP_VUSB_PG_H2L_EN_ADDR                  MT6368_PSEQ_H2L_EN1
#define MT6368_PMIC_RG_STRUP_VUSB_PG_H2L_EN_MASK                  0x1
#define MT6368_PMIC_RG_STRUP_VUSB_PG_H2L_EN_SHIFT                 5
#define MT6368_PMIC_RG_STRUP_VAUD18_PG_H2L_EN_ADDR                MT6368_PSEQ_H2L_EN1
#define MT6368_PMIC_RG_STRUP_VAUD18_PG_H2L_EN_MASK                0x1
#define MT6368_PMIC_RG_STRUP_VAUD18_PG_H2L_EN_SHIFT               6
#define MT6368_PMIC_RG_STRUP_VBUCK2_PG_H2L_EN_ADDR                MT6368_PSEQ_H2L_EN1
#define MT6368_PMIC_RG_STRUP_VBUCK2_PG_H2L_EN_MASK                0x1
#define MT6368_PMIC_RG_STRUP_VBUCK2_PG_H2L_EN_SHIFT               7
#define MT6368_PMIC_RG_CPS_W_KEY_ADDR                             MT6368_CPSWKEY
#define MT6368_PMIC_RG_CPS_W_KEY_MASK                             0xFF
#define MT6368_PMIC_RG_CPS_W_KEY_SHIFT                            0
#define MT6368_PMIC_RG_CPS_W_KEY_H_ADDR                           MT6368_CPSWKEY_H
#define MT6368_PMIC_RG_CPS_W_KEY_H_MASK                           0xFF
#define MT6368_PMIC_RG_CPS_W_KEY_H_SHIFT                          0
#define MT6368_PMIC_RG_SLOT_INTV_DOWN_ADDR                        MT6368_CPSCFG0
#define MT6368_PMIC_RG_SLOT_INTV_DOWN_MASK                        0x3
#define MT6368_PMIC_RG_SLOT_INTV_DOWN_SHIFT                       0
#define MT6368_PMIC_RG_DSEQ_LEN_ADDR                              MT6368_CPSCFG1
#define MT6368_PMIC_RG_DSEQ_LEN_MASK                              0xFF
#define MT6368_PMIC_RG_DSEQ_LEN_SHIFT                             0
#define MT6368_PMIC_RG_VAUX18_DSA_ADDR                            MT6368_CPSDSA0
#define MT6368_PMIC_RG_VAUX18_DSA_MASK                            0xFF
#define MT6368_PMIC_RG_VAUX18_DSA_SHIFT                           0
#define MT6368_PMIC_RG_VBUCK6_DSA_ADDR                            MT6368_CPSDSA1
#define MT6368_PMIC_RG_VBUCK6_DSA_MASK                            0xFF
#define MT6368_PMIC_RG_VBUCK6_DSA_SHIFT                           0
#define MT6368_PMIC_RG_VBUCK4_DSA_ADDR                            MT6368_CPSDSA2
#define MT6368_PMIC_RG_VBUCK4_DSA_MASK                            0xFF
#define MT6368_PMIC_RG_VBUCK4_DSA_SHIFT                           0
#define MT6368_PMIC_RG_VMDDR_DSA_ADDR                             MT6368_CPSDSA3
#define MT6368_PMIC_RG_VMDDR_DSA_MASK                             0xFF
#define MT6368_PMIC_RG_VMDDR_DSA_SHIFT                            0
#define MT6368_PMIC_RG_VMDDQ_DSA_ADDR                             MT6368_CPSDSA4
#define MT6368_PMIC_RG_VMDDQ_DSA_MASK                             0xFF
#define MT6368_PMIC_RG_VMDDQ_DSA_SHIFT                            0
#define MT6368_PMIC_RG_VBUCK5_DSA_ADDR                            MT6368_CPSDSA5
#define MT6368_PMIC_RG_VBUCK5_DSA_MASK                            0xFF
#define MT6368_PMIC_RG_VBUCK5_DSA_SHIFT                           0
#define MT6368_PMIC_RG_VBUCK3_DSA_ADDR                            MT6368_CPSDSA6
#define MT6368_PMIC_RG_VBUCK3_DSA_MASK                            0xFF
#define MT6368_PMIC_RG_VBUCK3_DSA_SHIFT                           0
#define MT6368_PMIC_RG_VBUCK1_DSA_ADDR                            MT6368_CPSDSA7
#define MT6368_PMIC_RG_VBUCK1_DSA_MASK                            0xFF
#define MT6368_PMIC_RG_VBUCK1_DSA_SHIFT                           0
#define MT6368_PMIC_RG_VBUCK2_DSA_ADDR                            MT6368_CPSDSA8
#define MT6368_PMIC_RG_VBUCK2_DSA_MASK                            0xFF
#define MT6368_PMIC_RG_VBUCK2_DSA_SHIFT                           0
#define MT6368_PMIC_RG_VAUD18_DSA_ADDR                            MT6368_CPSDSA9
#define MT6368_PMIC_RG_VAUD18_DSA_MASK                            0xFF
#define MT6368_PMIC_RG_VAUD18_DSA_SHIFT                           0
#define MT6368_PMIC_RG_VUSB_DSA_ADDR                              MT6368_CPSDSA10
#define MT6368_PMIC_RG_VUSB_DSA_MASK                              0xFF
#define MT6368_PMIC_RG_VUSB_DSA_SHIFT                             0
#define MT6368_PMIC_RG_VRF13_AIF_DSA_ADDR                         MT6368_CPSDSA11
#define MT6368_PMIC_RG_VRF13_AIF_DSA_MASK                         0xFF
#define MT6368_PMIC_RG_VRF13_AIF_DSA_SHIFT                        0
#define MT6368_PMIC_RG_VRF18_AIF_DSA_ADDR                         MT6368_CPSDSA12
#define MT6368_PMIC_RG_VRF18_AIF_DSA_MASK                         0xFF
#define MT6368_PMIC_RG_VRF18_AIF_DSA_SHIFT                        0
#define MT6368_PMIC_PSEQ_ELR_LEN_ADDR                             MT6368_PSEQ_ELR_NUM
#define MT6368_PMIC_PSEQ_ELR_LEN_MASK                             0xFF
#define MT6368_PMIC_PSEQ_ELR_LEN_SHIFT                            0
#define MT6368_PMIC_RG_BWDT_EN_ADDR                               MT6368_PSEQ_ELR0
#define MT6368_PMIC_RG_BWDT_EN_MASK                               0x1
#define MT6368_PMIC_RG_BWDT_EN_SHIFT                              0
#define MT6368_PMIC_RG_BWDT_TSEL_ADDR                             MT6368_PSEQ_ELR0
#define MT6368_PMIC_RG_BWDT_TSEL_MASK                             0x1
#define MT6368_PMIC_RG_BWDT_TSEL_SHIFT                            1
#define MT6368_PMIC_RG_BWDT_CSEL_ADDR                             MT6368_PSEQ_ELR0
#define MT6368_PMIC_RG_BWDT_CSEL_MASK                             0x1
#define MT6368_PMIC_RG_BWDT_CSEL_SHIFT                            2
#define MT6368_PMIC_RG_BWDT_TD_ADDR                               MT6368_PSEQ_ELR0
#define MT6368_PMIC_RG_BWDT_TD_MASK                               0x3
#define MT6368_PMIC_RG_BWDT_TD_SHIFT                              3
#define MT6368_PMIC_RG_CPS_PGEXT_EN_ADDR                          MT6368_PSEQ_ELR0
#define MT6368_PMIC_RG_CPS_PGEXT_EN_MASK                          0x1
#define MT6368_PMIC_RG_CPS_PGEXT_EN_SHIFT                         5
#define MT6368_PMIC_RG_PSPG_SHDN_ENB_ADDR                         MT6368_PSEQ_ELR0
#define MT6368_PMIC_RG_PSPG_SHDN_ENB_MASK                         0x3
#define MT6368_PMIC_RG_PSPG_SHDN_ENB_SHIFT                        6
#define MT6368_PMIC_RG_PWRKEY_EVENT_MODE_ADDR                     MT6368_PSEQ_ELR1
#define MT6368_PMIC_RG_PWRKEY_EVENT_MODE_MASK                     0x1
#define MT6368_PMIC_RG_PWRKEY_EVENT_MODE_SHIFT                    0
#define MT6368_PMIC_RG_UVLO2V0_DDLO_EN_ADDR                       MT6368_PSEQ_ELR1
#define MT6368_PMIC_RG_UVLO2V0_DDLO_EN_MASK                       0x1
#define MT6368_PMIC_RG_UVLO2V0_DDLO_EN_SHIFT                      1
#define MT6368_PMIC_RG_PSEQ_F32K_FORCE_ADDR                       MT6368_PSEQ_ELR1
#define MT6368_PMIC_RG_PSEQ_F32K_FORCE_MASK                       0x1
#define MT6368_PMIC_RG_PSEQ_F32K_FORCE_SHIFT                      2
#define MT6368_PMIC_RG_PUP_PG_CHK_ADDR                            MT6368_PSEQ_ELR1
#define MT6368_PMIC_RG_PUP_PG_CHK_MASK                            0x1
#define MT6368_PMIC_RG_PUP_PG_CHK_SHIFT                           3
#define MT6368_PMIC_RG_SMPS_IVGEN_SEL_ADDR                        MT6368_PSEQ_ELR1
#define MT6368_PMIC_RG_SMPS_IVGEN_SEL_MASK                        0x1
#define MT6368_PMIC_RG_SMPS_IVGEN_SEL_SHIFT                       4
#define MT6368_PMIC_RG_STRUP_LONG_PRESS_RESET_EXTEND_ADDR         MT6368_PSEQ_ELR1
#define MT6368_PMIC_RG_STRUP_LONG_PRESS_RESET_EXTEND_MASK         0x1
#define MT6368_PMIC_RG_STRUP_LONG_PRESS_RESET_EXTEND_SHIFT        5
#define MT6368_PMIC_RG_SDN_DLY_ENB_ADDR                           MT6368_PSEQ_ELR1
#define MT6368_PMIC_RG_SDN_DLY_ENB_MASK                           0x1
#define MT6368_PMIC_RG_SDN_DLY_ENB_SHIFT                          6
#define MT6368_PMIC_RG_CHRDET_DEB_TD_ADDR                         MT6368_PSEQ_ELR1
#define MT6368_PMIC_RG_CHRDET_DEB_TD_MASK                         0x1
#define MT6368_PMIC_RG_CHRDET_DEB_TD_SHIFT                        7
#define MT6368_PMIC_RG_SLOT_INTV_UP_ADDR                          MT6368_PSEQ_ELR4
#define MT6368_PMIC_RG_SLOT_INTV_UP_MASK                          0x3
#define MT6368_PMIC_RG_SLOT_INTV_UP_SHIFT                         0
#define MT6368_PMIC_RG_LDO_PG_STB_MODE_ADDR                       MT6368_PSEQ_ELR4
#define MT6368_PMIC_RG_LDO_PG_STB_MODE_MASK                       0x1
#define MT6368_PMIC_RG_LDO_PG_STB_MODE_SHIFT                      2
#define MT6368_PMIC_RG_BUCK_PG_STB_MODE_ADDR                      MT6368_PSEQ_ELR4
#define MT6368_PMIC_RG_BUCK_PG_STB_MODE_MASK                      0x1
#define MT6368_PMIC_RG_BUCK_PG_STB_MODE_SHIFT                     3
#define MT6368_PMIC_RG_STRUP_EXT_PMIC_PG_ENB_ADDR                 MT6368_PSEQ_ELR4
#define MT6368_PMIC_RG_STRUP_EXT_PMIC_PG_ENB_MASK                 0x1
#define MT6368_PMIC_RG_STRUP_EXT_PMIC_PG_ENB_SHIFT                4
#define MT6368_PMIC_EFUSE_IVGEN_ENB_SEL_ADDR                      MT6368_PSEQ_ELR4
#define MT6368_PMIC_EFUSE_IVGEN_ENB_SEL_MASK                      0x1
#define MT6368_PMIC_EFUSE_IVGEN_ENB_SEL_SHIFT                     5
#define MT6368_PMIC_RG_EXT_PMIC_PG_CHK_SEL_ADDR                   MT6368_PSEQ_ELR4
#define MT6368_PMIC_RG_EXT_PMIC_PG_CHK_SEL_MASK                   0x3
#define MT6368_PMIC_RG_EXT_PMIC_PG_CHK_SEL_SHIFT                  6
#define MT6368_PMIC_RG_SEQ_LEN_ADDR                               MT6368_PSEQ_ELR5
#define MT6368_PMIC_RG_SEQ_LEN_MASK                               0xFF
#define MT6368_PMIC_RG_SEQ_LEN_SHIFT                              0
#define MT6368_PMIC_RG_PROTECT_DIS_ADDR                           MT6368_PSEQ_ELR6
#define MT6368_PMIC_RG_PROTECT_DIS_MASK                           0x1
#define MT6368_PMIC_RG_PROTECT_DIS_SHIFT                          0
#define MT6368_PMIC_RG_PSEQ_PG_CK_SEL_ADDR                        MT6368_PSEQ_ELR6
#define MT6368_PMIC_RG_PSEQ_PG_CK_SEL_MASK                        0x1
#define MT6368_PMIC_RG_PSEQ_PG_CK_SEL_SHIFT                       1
#define MT6368_PMIC_RG_PSEQ_RSV1_ADDR                             MT6368_PSEQ_ELR7
#define MT6368_PMIC_RG_PSEQ_RSV1_MASK                             0xFF
#define MT6368_PMIC_RG_PSEQ_RSV1_SHIFT                            0
#define MT6368_PMIC_RG_STRUP_VBUCK1_OC_ENB_ADDR                   MT6368_PSEQ_ELR50
#define MT6368_PMIC_RG_STRUP_VBUCK1_OC_ENB_MASK                   0x1
#define MT6368_PMIC_RG_STRUP_VBUCK1_OC_ENB_SHIFT                  0
#define MT6368_PMIC_RG_STRUP_VBUCK3_OC_ENB_ADDR                   MT6368_PSEQ_ELR50
#define MT6368_PMIC_RG_STRUP_VBUCK3_OC_ENB_MASK                   0x1
#define MT6368_PMIC_RG_STRUP_VBUCK3_OC_ENB_SHIFT                  1
#define MT6368_PMIC_RG_STRUP_VBUCK5_OC_ENB_ADDR                   MT6368_PSEQ_ELR50
#define MT6368_PMIC_RG_STRUP_VBUCK5_OC_ENB_MASK                   0x1
#define MT6368_PMIC_RG_STRUP_VBUCK5_OC_ENB_SHIFT                  2
#define MT6368_PMIC_RG_STRUP_VMDDQ_OC_ENB_ADDR                    MT6368_PSEQ_ELR50
#define MT6368_PMIC_RG_STRUP_VMDDQ_OC_ENB_MASK                    0x1
#define MT6368_PMIC_RG_STRUP_VMDDQ_OC_ENB_SHIFT                   3
#define MT6368_PMIC_RG_STRUP_VMDDR_OC_ENB_ADDR                    MT6368_PSEQ_ELR50
#define MT6368_PMIC_RG_STRUP_VMDDR_OC_ENB_MASK                    0x1
#define MT6368_PMIC_RG_STRUP_VMDDR_OC_ENB_SHIFT                   4
#define MT6368_PMIC_RG_STRUP_VBUCK4_OC_ENB_ADDR                   MT6368_PSEQ_ELR50
#define MT6368_PMIC_RG_STRUP_VBUCK4_OC_ENB_MASK                   0x1
#define MT6368_PMIC_RG_STRUP_VBUCK4_OC_ENB_SHIFT                  5
#define MT6368_PMIC_RG_STRUP_VBUCK6_OC_ENB_ADDR                   MT6368_PSEQ_ELR50
#define MT6368_PMIC_RG_STRUP_VBUCK6_OC_ENB_MASK                   0x1
#define MT6368_PMIC_RG_STRUP_VBUCK6_OC_ENB_SHIFT                  6
#define MT6368_PMIC_RG_STRUP_VAUX18_OC_ENB_ADDR                   MT6368_PSEQ_ELR50
#define MT6368_PMIC_RG_STRUP_VAUX18_OC_ENB_MASK                   0x1
#define MT6368_PMIC_RG_STRUP_VAUX18_OC_ENB_SHIFT                  7
#define MT6368_PMIC_RG_STRUP_VRF18_AIF_OC_ENB_ADDR                MT6368_PSEQ_ELR51
#define MT6368_PMIC_RG_STRUP_VRF18_AIF_OC_ENB_MASK                0x1
#define MT6368_PMIC_RG_STRUP_VRF18_AIF_OC_ENB_SHIFT               3
#define MT6368_PMIC_RG_STRUP_VRF13_AIF_OC_ENB_ADDR                MT6368_PSEQ_ELR51
#define MT6368_PMIC_RG_STRUP_VRF13_AIF_OC_ENB_MASK                0x1
#define MT6368_PMIC_RG_STRUP_VRF13_AIF_OC_ENB_SHIFT               4
#define MT6368_PMIC_RG_STRUP_VUSB_OC_ENB_ADDR                     MT6368_PSEQ_ELR51
#define MT6368_PMIC_RG_STRUP_VUSB_OC_ENB_MASK                     0x1
#define MT6368_PMIC_RG_STRUP_VUSB_OC_ENB_SHIFT                    5
#define MT6368_PMIC_RG_STRUP_VAUD18_OC_ENB_ADDR                   MT6368_PSEQ_ELR51
#define MT6368_PMIC_RG_STRUP_VAUD18_OC_ENB_MASK                   0x1
#define MT6368_PMIC_RG_STRUP_VAUD18_OC_ENB_SHIFT                  6
#define MT6368_PMIC_RG_STRUP_VBUCK2_OC_ENB_ADDR                   MT6368_PSEQ_ELR51
#define MT6368_PMIC_RG_STRUP_VBUCK2_OC_ENB_MASK                   0x1
#define MT6368_PMIC_RG_STRUP_VBUCK2_OC_ENB_SHIFT                  7
#define MT6368_PMIC_RG_STRUP_VBUCK1_PG_ENB_ADDR                   MT6368_PSEQ_ELR30
#define MT6368_PMIC_RG_STRUP_VBUCK1_PG_ENB_MASK                   0x1
#define MT6368_PMIC_RG_STRUP_VBUCK1_PG_ENB_SHIFT                  0
#define MT6368_PMIC_RG_STRUP_VBUCK3_PG_ENB_ADDR                   MT6368_PSEQ_ELR30
#define MT6368_PMIC_RG_STRUP_VBUCK3_PG_ENB_MASK                   0x1
#define MT6368_PMIC_RG_STRUP_VBUCK3_PG_ENB_SHIFT                  1
#define MT6368_PMIC_RG_STRUP_VBUCK5_PG_ENB_ADDR                   MT6368_PSEQ_ELR30
#define MT6368_PMIC_RG_STRUP_VBUCK5_PG_ENB_MASK                   0x1
#define MT6368_PMIC_RG_STRUP_VBUCK5_PG_ENB_SHIFT                  2
#define MT6368_PMIC_RG_STRUP_VMDDQ_PG_ENB_ADDR                    MT6368_PSEQ_ELR30
#define MT6368_PMIC_RG_STRUP_VMDDQ_PG_ENB_MASK                    0x1
#define MT6368_PMIC_RG_STRUP_VMDDQ_PG_ENB_SHIFT                   3
#define MT6368_PMIC_RG_STRUP_VMDDR_PG_ENB_ADDR                    MT6368_PSEQ_ELR30
#define MT6368_PMIC_RG_STRUP_VMDDR_PG_ENB_MASK                    0x1
#define MT6368_PMIC_RG_STRUP_VMDDR_PG_ENB_SHIFT                   4
#define MT6368_PMIC_RG_STRUP_VBUCK4_PG_ENB_ADDR                   MT6368_PSEQ_ELR30
#define MT6368_PMIC_RG_STRUP_VBUCK4_PG_ENB_MASK                   0x1
#define MT6368_PMIC_RG_STRUP_VBUCK4_PG_ENB_SHIFT                  5
#define MT6368_PMIC_RG_STRUP_VBUCK6_PG_ENB_ADDR                   MT6368_PSEQ_ELR30
#define MT6368_PMIC_RG_STRUP_VBUCK6_PG_ENB_MASK                   0x1
#define MT6368_PMIC_RG_STRUP_VBUCK6_PG_ENB_SHIFT                  6
#define MT6368_PMIC_RG_STRUP_VAUX18_PG_ENB_ADDR                   MT6368_PSEQ_ELR30
#define MT6368_PMIC_RG_STRUP_VAUX18_PG_ENB_MASK                   0x1
#define MT6368_PMIC_RG_STRUP_VAUX18_PG_ENB_SHIFT                  7
#define MT6368_PMIC_RG_STRUP_VRF18_AIF_PG_ENB_ADDR                MT6368_PSEQ_ELR31
#define MT6368_PMIC_RG_STRUP_VRF18_AIF_PG_ENB_MASK                0x1
#define MT6368_PMIC_RG_STRUP_VRF18_AIF_PG_ENB_SHIFT               3
#define MT6368_PMIC_RG_STRUP_VRF13_AIF_PG_ENB_ADDR                MT6368_PSEQ_ELR31
#define MT6368_PMIC_RG_STRUP_VRF13_AIF_PG_ENB_MASK                0x1
#define MT6368_PMIC_RG_STRUP_VRF13_AIF_PG_ENB_SHIFT               4
#define MT6368_PMIC_RG_STRUP_VUSB_PG_ENB_ADDR                     MT6368_PSEQ_ELR31
#define MT6368_PMIC_RG_STRUP_VUSB_PG_ENB_MASK                     0x1
#define MT6368_PMIC_RG_STRUP_VUSB_PG_ENB_SHIFT                    5
#define MT6368_PMIC_RG_STRUP_VAUD18_PG_ENB_ADDR                   MT6368_PSEQ_ELR31
#define MT6368_PMIC_RG_STRUP_VAUD18_PG_ENB_MASK                   0x1
#define MT6368_PMIC_RG_STRUP_VAUD18_PG_ENB_SHIFT                  6
#define MT6368_PMIC_RG_STRUP_VBUCK2_PG_ENB_ADDR                   MT6368_PSEQ_ELR31
#define MT6368_PMIC_RG_STRUP_VBUCK2_PG_ENB_MASK                   0x1
#define MT6368_PMIC_RG_STRUP_VBUCK2_PG_ENB_SHIFT                  7
#define MT6368_PMIC_RG_VAUX18_USA_ADDR                            MT6368_CPSUSA_ELR0
#define MT6368_PMIC_RG_VAUX18_USA_MASK                            0xFF
#define MT6368_PMIC_RG_VAUX18_USA_SHIFT                           0
#define MT6368_PMIC_RG_VBUCK6_USA_ADDR                            MT6368_CPSUSA_ELR1
#define MT6368_PMIC_RG_VBUCK6_USA_MASK                            0xFF
#define MT6368_PMIC_RG_VBUCK6_USA_SHIFT                           0
#define MT6368_PMIC_RG_VBUCK4_USA_ADDR                            MT6368_CPSUSA_ELR2
#define MT6368_PMIC_RG_VBUCK4_USA_MASK                            0xFF
#define MT6368_PMIC_RG_VBUCK4_USA_SHIFT                           0
#define MT6368_PMIC_RG_VMDDR_USA_ADDR                             MT6368_CPSUSA_ELR3
#define MT6368_PMIC_RG_VMDDR_USA_MASK                             0xFF
#define MT6368_PMIC_RG_VMDDR_USA_SHIFT                            0
#define MT6368_PMIC_RG_VMDDQ_USA_ADDR                             MT6368_CPSUSA_ELR4
#define MT6368_PMIC_RG_VMDDQ_USA_MASK                             0xFF
#define MT6368_PMIC_RG_VMDDQ_USA_SHIFT                            0
#define MT6368_PMIC_RG_VBUCK5_USA_ADDR                            MT6368_CPSUSA_ELR5
#define MT6368_PMIC_RG_VBUCK5_USA_MASK                            0xFF
#define MT6368_PMIC_RG_VBUCK5_USA_SHIFT                           0
#define MT6368_PMIC_RG_VBUCK3_USA_ADDR                            MT6368_CPSUSA_ELR6
#define MT6368_PMIC_RG_VBUCK3_USA_MASK                            0xFF
#define MT6368_PMIC_RG_VBUCK3_USA_SHIFT                           0
#define MT6368_PMIC_RG_VBUCK1_USA_ADDR                            MT6368_CPSUSA_ELR7
#define MT6368_PMIC_RG_VBUCK1_USA_MASK                            0xFF
#define MT6368_PMIC_RG_VBUCK1_USA_SHIFT                           0
#define MT6368_PMIC_RG_VBUCK2_USA_ADDR                            MT6368_CPSUSA_ELR8
#define MT6368_PMIC_RG_VBUCK2_USA_MASK                            0xFF
#define MT6368_PMIC_RG_VBUCK2_USA_SHIFT                           0
#define MT6368_PMIC_RG_VAUD18_USA_ADDR                            MT6368_CPSUSA_ELR9
#define MT6368_PMIC_RG_VAUD18_USA_MASK                            0xFF
#define MT6368_PMIC_RG_VAUD18_USA_SHIFT                           0
#define MT6368_PMIC_RG_VUSB_USA_ADDR                              MT6368_CPSUSA_ELR10
#define MT6368_PMIC_RG_VUSB_USA_MASK                              0xFF
#define MT6368_PMIC_RG_VUSB_USA_SHIFT                             0
#define MT6368_PMIC_RG_VRF13_AIF_USA_ADDR                         MT6368_CPSUSA_ELR11
#define MT6368_PMIC_RG_VRF13_AIF_USA_MASK                         0xFF
#define MT6368_PMIC_RG_VRF13_AIF_USA_SHIFT                        0
#define MT6368_PMIC_RG_VRF18_AIF_USA_ADDR                         MT6368_CPSUSA_ELR12
#define MT6368_PMIC_RG_VRF18_AIF_USA_MASK                         0xFF
#define MT6368_PMIC_RG_VRF18_AIF_USA_SHIFT                        0
#define MT6368_PMIC_RG_HWTRAP_USA_ADDR                            MT6368_CPSUSA_ELR13
#define MT6368_PMIC_RG_HWTRAP_USA_MASK                            0xFF
#define MT6368_PMIC_RG_HWTRAP_USA_SHIFT                           0
#define MT6368_PMIC_VREF_ANA_ID_ADDR                              MT6368_VREF_ANA_ID
#define MT6368_PMIC_VREF_ANA_ID_MASK                              0xFF
#define MT6368_PMIC_VREF_ANA_ID_SHIFT                             0
#define MT6368_PMIC_VREF_DIG_ID_ADDR                              MT6368_VREF_DIG_ID
#define MT6368_PMIC_VREF_DIG_ID_MASK                              0xFF
#define MT6368_PMIC_VREF_DIG_ID_SHIFT                             0
#define MT6368_PMIC_VREF_ANA_MINOR_REV_ADDR                       MT6368_VREF_ANA_REV
#define MT6368_PMIC_VREF_ANA_MINOR_REV_MASK                       0xF
#define MT6368_PMIC_VREF_ANA_MINOR_REV_SHIFT                      0
#define MT6368_PMIC_VREF_ANA_MAJOR_REV_ADDR                       MT6368_VREF_ANA_REV
#define MT6368_PMIC_VREF_ANA_MAJOR_REV_MASK                       0xF
#define MT6368_PMIC_VREF_ANA_MAJOR_REV_SHIFT                      4
#define MT6368_PMIC_VREF_DIG_MINOR_REV_ADDR                       MT6368_VREF_DIG_REV
#define MT6368_PMIC_VREF_DIG_MINOR_REV_MASK                       0xF
#define MT6368_PMIC_VREF_DIG_MINOR_REV_SHIFT                      0
#define MT6368_PMIC_VREF_DIG_MAJOR_REV_ADDR                       MT6368_VREF_DIG_REV
#define MT6368_PMIC_VREF_DIG_MAJOR_REV_MASK                       0xF
#define MT6368_PMIC_VREF_DIG_MAJOR_REV_SHIFT                      4
#define MT6368_PMIC_VREF_CBS_ADDR                                 MT6368_VREF_DBI
#define MT6368_PMIC_VREF_CBS_MASK                                 0x3
#define MT6368_PMIC_VREF_CBS_SHIFT                                0
#define MT6368_PMIC_VREF_BIX_ADDR                                 MT6368_VREF_DBI
#define MT6368_PMIC_VREF_BIX_MASK                                 0x3
#define MT6368_PMIC_VREF_BIX_SHIFT                                2
#define MT6368_PMIC_VREF_ESP_ADDR                                 MT6368_VREF_ESP
#define MT6368_PMIC_VREF_ESP_MASK                                 0xFF
#define MT6368_PMIC_VREF_ESP_SHIFT                                0
#define MT6368_PMIC_VREF_FPI_ADDR                                 MT6368_VREF_FPI
#define MT6368_PMIC_VREF_FPI_MASK                                 0xFF
#define MT6368_PMIC_VREF_FPI_SHIFT                                0
#define MT6368_PMIC_VREF_DXI_ADDR                                 MT6368_VREF_DXI
#define MT6368_PMIC_VREF_DXI_MASK                                 0xFF
#define MT6368_PMIC_VREF_DXI_SHIFT                                0
#define MT6368_PMIC_RG_BGR_TEST_RSTB_ADDR                         MT6368_PCHR_VREF_ANA_CON0
#define MT6368_PMIC_RG_BGR_TEST_RSTB_MASK                         0x1
#define MT6368_PMIC_RG_BGR_TEST_RSTB_SHIFT                        0
#define MT6368_PMIC_RG_BGR_TEST_EN_ADDR                           MT6368_PCHR_VREF_ANA_CON0
#define MT6368_PMIC_RG_BGR_TEST_EN_MASK                           0x1
#define MT6368_PMIC_RG_BGR_TEST_EN_SHIFT                          1
#define MT6368_PMIC_RG_BGR_UNCHOP_ADDR                            MT6368_PCHR_VREF_ANA_CON0
#define MT6368_PMIC_RG_BGR_UNCHOP_MASK                            0x1
#define MT6368_PMIC_RG_BGR_UNCHOP_SHIFT                           2
#define MT6368_PMIC_RG_BGR_UNCHOP_PH_ADDR                         MT6368_PCHR_VREF_ANA_CON0
#define MT6368_PMIC_RG_BGR_UNCHOP_PH_MASK                         0x1
#define MT6368_PMIC_RG_BGR_UNCHOP_PH_SHIFT                        3
#define MT6368_PMIC_RG_VBB_UVLO_VTHL_ADDR                         MT6368_PCHR_VREF_ANA_CON1
#define MT6368_PMIC_RG_VBB_UVLO_VTHL_MASK                         0xF
#define MT6368_PMIC_RG_VBB_UVLO_VTHL_SHIFT                        0
#define MT6368_PMIC_RG_VSYS_UVLO_VTHL_ADDR                        MT6368_PCHR_VREF_ANA_CON2
#define MT6368_PMIC_RG_VSYS_UVLO_VTHL_MASK                        0xF
#define MT6368_PMIC_RG_VSYS_UVLO_VTHL_SHIFT                       0
#define MT6368_PMIC_RG_LVSYS_INT_VTHL_ADDR                        MT6368_PCHR_VREF_ANA_CON3
#define MT6368_PMIC_RG_LVSYS_INT_VTHL_MASK                        0xF
#define MT6368_PMIC_RG_LVSYS_INT_VTHL_SHIFT                       0
#define MT6368_PMIC_RG_LVSYS_INT_VTHH_ADDR                        MT6368_PCHR_VREF_ANA_CON4
#define MT6368_PMIC_RG_LVSYS_INT_VTHH_MASK                        0xF
#define MT6368_PMIC_RG_LVSYS_INT_VTHH_SHIFT                       0
#define MT6368_PMIC_RG_VSYS_OVLO_VTH_SEL_ADDR                     MT6368_PCHR_VREF_ANA_CON5
#define MT6368_PMIC_RG_VSYS_OVLO_VTH_SEL_MASK                     0x7
#define MT6368_PMIC_RG_VSYS_OVLO_VTH_SEL_SHIFT                    0
#define MT6368_PMIC_RG_VBB_OVLO_VTH_SEL_ADDR                      MT6368_PCHR_VREF_ANA_CON5
#define MT6368_PMIC_RG_VBB_OVLO_VTH_SEL_MASK                      0x7
#define MT6368_PMIC_RG_VBB_OVLO_VTH_SEL_SHIFT                     3
#define MT6368_PMIC_RG_BATON_EN2_ADDR                             MT6368_PCHR_VREF_ANA_CON5
#define MT6368_PMIC_RG_BATON_EN2_MASK                             0x1
#define MT6368_PMIC_RG_BATON_EN2_SHIFT                            6
#define MT6368_PMIC_RGS_VDIG18_PG_STATUS_ADDR                     MT6368_PCHR_VREF_ANA_CON5
#define MT6368_PMIC_RGS_VDIG18_PG_STATUS_MASK                     0x1
#define MT6368_PMIC_RGS_VDIG18_PG_STATUS_SHIFT                    7
#define MT6368_PMIC_RG_QI_UVLO_VTH_SELL_ADDR                      MT6368_PCHR_VREF_ANA_CON6
#define MT6368_PMIC_RG_QI_UVLO_VTH_SELL_MASK                      0x1
#define MT6368_PMIC_RG_QI_UVLO_VTH_SELL_SHIFT                     0
#define MT6368_PMIC_RG_OVLO_FCMPH_ADDR                            MT6368_PCHR_VREF_ANA_CON6
#define MT6368_PMIC_RG_OVLO_FCMPH_MASK                            0x1
#define MT6368_PMIC_RG_OVLO_FCMPH_SHIFT                           1
#define MT6368_PMIC_RG_VDIG18_PG_VTHL_ADDR                        MT6368_PCHR_VREF_ANA_CON6
#define MT6368_PMIC_RG_VDIG18_PG_VTHL_MASK                        0x3
#define MT6368_PMIC_RG_VDIG18_PG_VTHL_SHIFT                       2
#define MT6368_PMIC_RG_VDIG18_PG_VTHH_ADDR                        MT6368_PCHR_VREF_ANA_CON6
#define MT6368_PMIC_RG_VDIG18_PG_VTHH_MASK                        0x3
#define MT6368_PMIC_RG_VDIG18_PG_VTHH_SHIFT                       4
#define MT6368_PMIC_RGS_VIO18_GPIO_PG_STATUS_ADDR                 MT6368_PCHR_VREF_ANA_CON6
#define MT6368_PMIC_RGS_VIO18_GPIO_PG_STATUS_MASK                 0x1
#define MT6368_PMIC_RGS_VIO18_GPIO_PG_STATUS_SHIFT                6
#define MT6368_PMIC_RG_BATON_LT_EN_ADDR                           MT6368_PCHR_VREF_ANA_CON6
#define MT6368_PMIC_RG_BATON_LT_EN_MASK                           0x1
#define MT6368_PMIC_RG_BATON_LT_EN_SHIFT                          7
#define MT6368_PMIC_RG_PCHR_RV_ADDR                               MT6368_PCHR_VREF_ANA_CON7
#define MT6368_PMIC_RG_PCHR_RV_MASK                               0xFF
#define MT6368_PMIC_RG_PCHR_RV_SHIFT                              0
#define MT6368_PMIC_VREF_ELR_LEN_ADDR                             MT6368_VREF_ELR_NUM
#define MT6368_PMIC_VREF_ELR_LEN_MASK                             0xFF
#define MT6368_PMIC_VREF_ELR_LEN_SHIFT                            0
#define MT6368_PMIC_RG_BGR_TRIM_ADDR                              MT6368_PCHR_VREF_ELR_0
#define MT6368_PMIC_RG_BGR_TRIM_MASK                              0x3F
#define MT6368_PMIC_RG_BGR_TRIM_SHIFT                             0
#define MT6368_PMIC_RG_BGR_TRIM_LSB_ADDR                          MT6368_PCHR_VREF_ELR_0
#define MT6368_PMIC_RG_BGR_TRIM_LSB_MASK                          0x1
#define MT6368_PMIC_RG_BGR_TRIM_LSB_SHIFT                         6
#define MT6368_PMIC_RG_BGR_TRIM_EN_ADDR                           MT6368_PCHR_VREF_ELR_0
#define MT6368_PMIC_RG_BGR_TRIM_EN_MASK                           0x1
#define MT6368_PMIC_RG_BGR_TRIM_EN_SHIFT                          7
#define MT6368_PMIC_RG_BGR_RSEL_ADDR                              MT6368_PCHR_VREF_ELR_1
#define MT6368_PMIC_RG_BGR_RSEL_MASK                              0x1F
#define MT6368_PMIC_RG_BGR_RSEL_SHIFT                             0
#define MT6368_PMIC_RG_VSYS_OVLO_EN_ADDR                          MT6368_PCHR_VREF_ELR_1
#define MT6368_PMIC_RG_VSYS_OVLO_EN_MASK                          0x1
#define MT6368_PMIC_RG_VSYS_OVLO_EN_SHIFT                         5
#define MT6368_PMIC_RG_VBB_OVLO_EN_ADDR                           MT6368_PCHR_VREF_ELR_1
#define MT6368_PMIC_RG_VBB_OVLO_EN_MASK                           0x1
#define MT6368_PMIC_RG_VBB_OVLO_EN_SHIFT                          6
#define MT6368_PMIC_RG_VDIG18_PG_DISABLE_ADDR                     MT6368_PCHR_VREF_ELR_1
#define MT6368_PMIC_RG_VDIG18_PG_DISABLE_MASK                     0x1
#define MT6368_PMIC_RG_VDIG18_PG_DISABLE_SHIFT                    7
#define MT6368_PMIC_RG_VSYS_UVLO_VTHH_ADDR                        MT6368_PCHR_VREF_ELR_2
#define MT6368_PMIC_RG_VSYS_UVLO_VTHH_MASK                        0x7
#define MT6368_PMIC_RG_VSYS_UVLO_VTHH_SHIFT                       0
#define MT6368_PMIC_RG_VBB_UVLO_VTHH_ADDR                         MT6368_PCHR_VREF_ELR_2
#define MT6368_PMIC_RG_VBB_UVLO_VTHH_MASK                         0x7
#define MT6368_PMIC_RG_VBB_UVLO_VTHH_SHIFT                        3
#define MT6368_PMIC_RG_VDIG18_VREF_ADDR                           MT6368_PCHR_VREF_ELR_2
#define MT6368_PMIC_RG_VDIG18_VREF_MASK                           0x3
#define MT6368_PMIC_RG_VDIG18_VREF_SHIFT                          6
#define MT6368_PMIC_RG_26M_OSC_TRIM_ADDR                          MT6368_PCHR_VREF_ELR_3
#define MT6368_PMIC_RG_26M_OSC_TRIM_MASK                          0x3F
#define MT6368_PMIC_RG_26M_OSC_TRIM_SHIFT                         0
#define MT6368_PMIC_RG_LDO25_EN_ADDR                              MT6368_PCHR_VREF_ELR_3
#define MT6368_PMIC_RG_LDO25_EN_MASK                              0x1
#define MT6368_PMIC_RG_LDO25_EN_SHIFT                             6
#define MT6368_PMIC_RG_BGR_RC_TEST_ADDR                           MT6368_PCHR_VREF_ELR_3
#define MT6368_PMIC_RG_BGR_RC_TEST_MASK                           0x1
#define MT6368_PMIC_RG_BGR_RC_TEST_SHIFT                          7
#define MT6368_PMIC_RG_1M_OSC_TRIM_ADDR                           MT6368_PCHR_VREF_ELR_4
#define MT6368_PMIC_RG_1M_OSC_TRIM_MASK                           0x7F
#define MT6368_PMIC_RG_1M_OSC_TRIM_SHIFT                          0
#define MT6368_PMIC_RG_VDIG18_VREF_SEL_ADDR                       MT6368_PCHR_VREF_ELR_4
#define MT6368_PMIC_RG_VDIG18_VREF_SEL_MASK                       0x1
#define MT6368_PMIC_RG_VDIG18_VREF_SEL_SHIFT                      7
#define MT6368_PMIC_RG_FGD_BGR_PCAS_EN_ADDR                       MT6368_PCHR_VREF_ELR_5
#define MT6368_PMIC_RG_FGD_BGR_PCAS_EN_MASK                       0x1
#define MT6368_PMIC_RG_FGD_BGR_PCAS_EN_SHIFT                      0
#define MT6368_PMIC_RG_FGD_BGR_NCAS_EN_ADDR                       MT6368_PCHR_VREF_ELR_5
#define MT6368_PMIC_RG_FGD_BGR_NCAS_EN_MASK                       0x1
#define MT6368_PMIC_RG_FGD_BGR_NCAS_EN_SHIFT                      1
#define MT6368_PMIC_RG_FGD_BGR_EN_ADDR                            MT6368_PCHR_VREF_ELR_5
#define MT6368_PMIC_RG_FGD_BGR_EN_MASK                            0x1
#define MT6368_PMIC_RG_FGD_BGR_EN_SHIFT                           2
#define MT6368_PMIC_RG_FGD_BGR_BIAS_SELECT_ADDR                   MT6368_PCHR_VREF_ELR_5
#define MT6368_PMIC_RG_FGD_BGR_BIAS_SELECT_MASK                   0x1
#define MT6368_PMIC_RG_FGD_BGR_BIAS_SELECT_SHIFT                  3
#define MT6368_PMIC_RG_FGD_BGR_SIZE_SELECT_ADDR                   MT6368_PCHR_VREF_ELR_5
#define MT6368_PMIC_RG_FGD_BGR_SIZE_SELECT_MASK                   0x1
#define MT6368_PMIC_RG_FGD_BGR_SIZE_SELECT_SHIFT                  4
#define MT6368_PMIC_RG_FGD_BGR_RSV_ADDR                           MT6368_PCHR_VREF_ELR_5
#define MT6368_PMIC_RG_FGD_BGR_RSV_MASK                           0x7
#define MT6368_PMIC_RG_FGD_BGR_RSV_SHIFT                          5
#define MT6368_PMIC_RG_FGD_BGR_CURRENT_TRIM_ADDR                  MT6368_PCHR_VREF_ELR_6
#define MT6368_PMIC_RG_FGD_BGR_CURRENT_TRIM_MASK                  0xFF
#define MT6368_PMIC_RG_FGD_BGR_CURRENT_TRIM_SHIFT                 0
#define MT6368_PMIC_HK_TOP_ANA_ID_ADDR                            MT6368_HK_TOP_ANA_ID
#define MT6368_PMIC_HK_TOP_ANA_ID_MASK                            0xFF
#define MT6368_PMIC_HK_TOP_ANA_ID_SHIFT                           0
#define MT6368_PMIC_HK_TOP_DIG_ID_ADDR                            MT6368_HK_TOP_DIG_ID
#define MT6368_PMIC_HK_TOP_DIG_ID_MASK                            0xFF
#define MT6368_PMIC_HK_TOP_DIG_ID_SHIFT                           0
#define MT6368_PMIC_HK_TOP_ANA_MINOR_REV_ADDR                     MT6368_HK_TOP_ANA_REV
#define MT6368_PMIC_HK_TOP_ANA_MINOR_REV_MASK                     0xF
#define MT6368_PMIC_HK_TOP_ANA_MINOR_REV_SHIFT                    0
#define MT6368_PMIC_HK_TOP_ANA_MAJOR_REV_ADDR                     MT6368_HK_TOP_ANA_REV
#define MT6368_PMIC_HK_TOP_ANA_MAJOR_REV_MASK                     0xF
#define MT6368_PMIC_HK_TOP_ANA_MAJOR_REV_SHIFT                    4
#define MT6368_PMIC_HK_TOP_DIG_MINOR_REV_ADDR                     MT6368_HK_TOP_DIG_REV
#define MT6368_PMIC_HK_TOP_DIG_MINOR_REV_MASK                     0xF
#define MT6368_PMIC_HK_TOP_DIG_MINOR_REV_SHIFT                    0
#define MT6368_PMIC_HK_TOP_DIG_MAJOR_REV_ADDR                     MT6368_HK_TOP_DIG_REV
#define MT6368_PMIC_HK_TOP_DIG_MAJOR_REV_MASK                     0xF
#define MT6368_PMIC_HK_TOP_DIG_MAJOR_REV_SHIFT                    4
#define MT6368_PMIC_HK_TOP_CBS_ADDR                               MT6368_HK_TOP_DBI
#define MT6368_PMIC_HK_TOP_CBS_MASK                               0x3
#define MT6368_PMIC_HK_TOP_CBS_SHIFT                              0
#define MT6368_PMIC_HK_TOP_BIX_ADDR                               MT6368_HK_TOP_DBI
#define MT6368_PMIC_HK_TOP_BIX_MASK                               0x3
#define MT6368_PMIC_HK_TOP_BIX_SHIFT                              2
#define MT6368_PMIC_HK_TOP_ESP_ADDR                               MT6368_HK_TOP_ESP
#define MT6368_PMIC_HK_TOP_ESP_MASK                               0xFF
#define MT6368_PMIC_HK_TOP_ESP_SHIFT                              0
#define MT6368_PMIC_HK_TOP_FPI_ADDR                               MT6368_HK_TOP_FPI
#define MT6368_PMIC_HK_TOP_FPI_MASK                               0xFF
#define MT6368_PMIC_HK_TOP_FPI_SHIFT                              0
#define MT6368_PMIC_HK_TOP_DXI_ADDR                               MT6368_HK_TOP_DXI
#define MT6368_PMIC_HK_TOP_DXI_MASK                               0xFF
#define MT6368_PMIC_HK_TOP_DXI_SHIFT                              0
#define MT6368_PMIC_HK_CLK_OFFSET_ADDR                            MT6368_HK_TPM0
#define MT6368_PMIC_HK_CLK_OFFSET_MASK                            0xFF
#define MT6368_PMIC_HK_CLK_OFFSET_SHIFT                           0
#define MT6368_PMIC_HK_RST_OFFSET_ADDR                            MT6368_HK_TPM1
#define MT6368_PMIC_HK_RST_OFFSET_MASK                            0xFF
#define MT6368_PMIC_HK_RST_OFFSET_SHIFT                           0
#define MT6368_PMIC_HK_INT_OFFSET_ADDR                            MT6368_HK_TPM2
#define MT6368_PMIC_HK_INT_OFFSET_MASK                            0xFF
#define MT6368_PMIC_HK_INT_OFFSET_SHIFT                           0
#define MT6368_PMIC_HK_INT_LEN_ADDR                               MT6368_HK_TPM3
#define MT6368_PMIC_HK_INT_LEN_MASK                               0xFF
#define MT6368_PMIC_HK_INT_LEN_SHIFT                              0
#define MT6368_PMIC_RG_AUXADC_26M_CK_PDN_HWEN_ADDR                MT6368_HK_TOP_CLK_CON0
#define MT6368_PMIC_RG_AUXADC_26M_CK_PDN_HWEN_MASK                0x1
#define MT6368_PMIC_RG_AUXADC_26M_CK_PDN_HWEN_SHIFT               0
#define MT6368_PMIC_RG_AUXADC_26M_CK_PDN_ADDR                     MT6368_HK_TOP_CLK_CON0
#define MT6368_PMIC_RG_AUXADC_26M_CK_PDN_MASK                     0x1
#define MT6368_PMIC_RG_AUXADC_26M_CK_PDN_SHIFT                    1
#define MT6368_PMIC_RG_AUXADC_CK_PDN_HWEN_ADDR                    MT6368_HK_TOP_CLK_CON0
#define MT6368_PMIC_RG_AUXADC_CK_PDN_HWEN_MASK                    0x1
#define MT6368_PMIC_RG_AUXADC_CK_PDN_HWEN_SHIFT                   2
#define MT6368_PMIC_RG_AUXADC_CK_PDN_ADDR                         MT6368_HK_TOP_CLK_CON0
#define MT6368_PMIC_RG_AUXADC_CK_PDN_MASK                         0x1
#define MT6368_PMIC_RG_AUXADC_CK_PDN_SHIFT                        3
#define MT6368_PMIC_RG_AUXADC_RNG_CK_PDN_HWEN_ADDR                MT6368_HK_TOP_CLK_CON0
#define MT6368_PMIC_RG_AUXADC_RNG_CK_PDN_HWEN_MASK                0x1
#define MT6368_PMIC_RG_AUXADC_RNG_CK_PDN_HWEN_SHIFT               4
#define MT6368_PMIC_RG_AUXADC_RNG_CK_PDN_ADDR                     MT6368_HK_TOP_CLK_CON0
#define MT6368_PMIC_RG_AUXADC_RNG_CK_PDN_MASK                     0x1
#define MT6368_PMIC_RG_AUXADC_RNG_CK_PDN_SHIFT                    5
#define MT6368_PMIC_RG_AUXADC_1M_CK_PDN_ADDR                      MT6368_HK_TOP_CLK_CON0
#define MT6368_PMIC_RG_AUXADC_1M_CK_PDN_MASK                      0x1
#define MT6368_PMIC_RG_AUXADC_1M_CK_PDN_SHIFT                     6
#define MT6368_PMIC_RG_AUXADC_32K_CK_PDN_ADDR                     MT6368_HK_TOP_CLK_CON0
#define MT6368_PMIC_RG_AUXADC_32K_CK_PDN_MASK                     0x1
#define MT6368_PMIC_RG_AUXADC_32K_CK_PDN_SHIFT                    7
#define MT6368_PMIC_RG_HK_INTRP_CK_PDN_HWEN_ADDR                  MT6368_HK_TOP_CLK_CON1
#define MT6368_PMIC_RG_HK_INTRP_CK_PDN_HWEN_MASK                  0x1
#define MT6368_PMIC_RG_HK_INTRP_CK_PDN_HWEN_SHIFT                 0
#define MT6368_PMIC_RG_HK_INTRP_CK_PDN_ADDR                       MT6368_HK_TOP_CLK_CON1
#define MT6368_PMIC_RG_HK_INTRP_CK_PDN_MASK                       0x1
#define MT6368_PMIC_RG_HK_INTRP_CK_PDN_SHIFT                      1
#define MT6368_PMIC_RG_SDMADC_CK_PDN_HWEN_ADDR                    MT6368_HK_TOP_CLK_CON1
#define MT6368_PMIC_RG_SDMADC_CK_PDN_HWEN_MASK                    0x1
#define MT6368_PMIC_RG_SDMADC_CK_PDN_HWEN_SHIFT                   2
#define MT6368_PMIC_RG_SDMADC_CK_PDN_ADDR                         MT6368_HK_TOP_CLK_CON1
#define MT6368_PMIC_RG_SDMADC_CK_PDN_MASK                         0x1
#define MT6368_PMIC_RG_SDMADC_CK_PDN_SHIFT                        3
#define MT6368_PMIC_RG_SDMADC_DIG_CK_PDN_ADDR                     MT6368_HK_TOP_CLK_CON1
#define MT6368_PMIC_RG_SDMADC_DIG_CK_PDN_MASK                     0x1
#define MT6368_PMIC_RG_SDMADC_DIG_CK_PDN_SHIFT                    4
#define MT6368_PMIC_RG_AUXADC_32K_CK_PDN_HWEN_ADDR                MT6368_HK_TOP_CLK_CON1
#define MT6368_PMIC_RG_AUXADC_32K_CK_PDN_HWEN_MASK                0x1
#define MT6368_PMIC_RG_AUXADC_32K_CK_PDN_HWEN_SHIFT               5
#define MT6368_PMIC_RG_AUXADC_26M_CK_TSTSEL_ADDR                  MT6368_HK_TOP_CLK_CON2
#define MT6368_PMIC_RG_AUXADC_26M_CK_TSTSEL_MASK                  0x1
#define MT6368_PMIC_RG_AUXADC_26M_CK_TSTSEL_SHIFT                 0
#define MT6368_PMIC_RG_AUXADC_CK_TSTSEL_ADDR                      MT6368_HK_TOP_CLK_CON2
#define MT6368_PMIC_RG_AUXADC_CK_TSTSEL_MASK                      0x1
#define MT6368_PMIC_RG_AUXADC_CK_TSTSEL_SHIFT                     1
#define MT6368_PMIC_RG_AUXADC_RNG_CK_TSTSEL_ADDR                  MT6368_HK_TOP_CLK_CON2
#define MT6368_PMIC_RG_AUXADC_RNG_CK_TSTSEL_MASK                  0x1
#define MT6368_PMIC_RG_AUXADC_RNG_CK_TSTSEL_SHIFT                 2
#define MT6368_PMIC_RG_AUXADC_1M_CK_TSTSEL_ADDR                   MT6368_HK_TOP_CLK_CON2
#define MT6368_PMIC_RG_AUXADC_1M_CK_TSTSEL_MASK                   0x1
#define MT6368_PMIC_RG_AUXADC_1M_CK_TSTSEL_SHIFT                  3
#define MT6368_PMIC_RG_AUXADC_32K_CK_TSTSEL_ADDR                  MT6368_HK_TOP_CLK_CON2
#define MT6368_PMIC_RG_AUXADC_32K_CK_TSTSEL_MASK                  0x1
#define MT6368_PMIC_RG_AUXADC_32K_CK_TSTSEL_SHIFT                 4
#define MT6368_PMIC_RG_SDMADC_CK_TSTSEL_ADDR                      MT6368_HK_TOP_CLK_CON2
#define MT6368_PMIC_RG_SDMADC_CK_TSTSEL_MASK                      0x1
#define MT6368_PMIC_RG_SDMADC_CK_TSTSEL_SHIFT                     5
#define MT6368_PMIC_RG_HK_INTRP_CK_TSTSEL_ADDR                    MT6368_HK_TOP_CLK_CON2
#define MT6368_PMIC_RG_HK_INTRP_CK_TSTSEL_MASK                    0x1
#define MT6368_PMIC_RG_HK_INTRP_CK_TSTSEL_SHIFT                   6
#define MT6368_PMIC_RG_SDM_CK_TSTSEL_ADDR                         MT6368_HK_TOP_CLK_CON2
#define MT6368_PMIC_RG_SDM_CK_TSTSEL_MASK                         0x1
#define MT6368_PMIC_RG_SDM_CK_TSTSEL_SHIFT                        7
#define MT6368_PMIC_RG_SDM_CK_TST_DIS_ADDR                        MT6368_HK_TOP_CLK_CON3
#define MT6368_PMIC_RG_SDM_CK_TST_DIS_MASK                        0x1
#define MT6368_PMIC_RG_SDM_CK_TST_DIS_SHIFT                       0
#define MT6368_PMIC_RG_AUXADC_RST_ADDR                            MT6368_HK_TOP_RST_CON0
#define MT6368_PMIC_RG_AUXADC_RST_MASK                            0x1
#define MT6368_PMIC_RG_AUXADC_RST_SHIFT                           0
#define MT6368_PMIC_RG_AUXADC_REG_RST_ADDR                        MT6368_HK_TOP_RST_CON0
#define MT6368_PMIC_RG_AUXADC_REG_RST_MASK                        0x1
#define MT6368_PMIC_RG_AUXADC_REG_RST_SHIFT                       1
#define MT6368_PMIC_BANK_HK_TOP_SWRST_ADDR                        MT6368_HK_TOP_RST_CON0
#define MT6368_PMIC_BANK_HK_TOP_SWRST_MASK                        0x1
#define MT6368_PMIC_BANK_HK_TOP_SWRST_SHIFT                       2
#define MT6368_PMIC_BANK_AUXADC_SWRST_ADDR                        MT6368_HK_TOP_RST_CON0
#define MT6368_PMIC_BANK_AUXADC_SWRST_MASK                        0x1
#define MT6368_PMIC_BANK_AUXADC_SWRST_SHIFT                       3
#define MT6368_PMIC_BANK_AUXADC_DIG_1_SWRST_ADDR                  MT6368_HK_TOP_RST_CON0
#define MT6368_PMIC_BANK_AUXADC_DIG_1_SWRST_MASK                  0x1
#define MT6368_PMIC_BANK_AUXADC_DIG_1_SWRST_SHIFT                 4
#define MT6368_PMIC_BANK_AUXADC_DIG_2_SWRST_ADDR                  MT6368_HK_TOP_RST_CON0
#define MT6368_PMIC_BANK_AUXADC_DIG_2_SWRST_MASK                  0x1
#define MT6368_PMIC_BANK_AUXADC_DIG_2_SWRST_SHIFT                 5
#define MT6368_PMIC_BANK_AUXADC_DIG_3_SWRST_ADDR                  MT6368_HK_TOP_RST_CON0
#define MT6368_PMIC_BANK_AUXADC_DIG_3_SWRST_MASK                  0x1
#define MT6368_PMIC_BANK_AUXADC_DIG_3_SWRST_SHIFT                 6
#define MT6368_PMIC_BANK_AUXADC_DIG_4_SWRST_ADDR                  MT6368_HK_TOP_RST_CON0
#define MT6368_PMIC_BANK_AUXADC_DIG_4_SWRST_MASK                  0x1
#define MT6368_PMIC_BANK_AUXADC_DIG_4_SWRST_SHIFT                 7
#define MT6368_PMIC_RG_SDMADC_RST_ADDR                            MT6368_HK_TOP_RST_CON1
#define MT6368_PMIC_RG_SDMADC_RST_MASK                            0x1
#define MT6368_PMIC_RG_SDMADC_RST_SHIFT                           0
#define MT6368_PMIC_RG_SDMADC_REG_RST_ADDR                        MT6368_HK_TOP_RST_CON1
#define MT6368_PMIC_RG_SDMADC_REG_RST_MASK                        0x1
#define MT6368_PMIC_RG_SDMADC_REG_RST_SHIFT                       1
#define MT6368_PMIC_RG_INT_EN_BAT_H_ADDR                          MT6368_HK_TOP_INT_CON0
#define MT6368_PMIC_RG_INT_EN_BAT_H_MASK                          0x1
#define MT6368_PMIC_RG_INT_EN_BAT_H_SHIFT                         0
#define MT6368_PMIC_RG_INT_EN_BAT_L_ADDR                          MT6368_HK_TOP_INT_CON0
#define MT6368_PMIC_RG_INT_EN_BAT_L_MASK                          0x1
#define MT6368_PMIC_RG_INT_EN_BAT_L_SHIFT                         1
#define MT6368_PMIC_RG_INT_EN_BAT2_H_ADDR                         MT6368_HK_TOP_INT_CON0
#define MT6368_PMIC_RG_INT_EN_BAT2_H_MASK                         0x1
#define MT6368_PMIC_RG_INT_EN_BAT2_H_SHIFT                        2
#define MT6368_PMIC_RG_INT_EN_BAT2_L_ADDR                         MT6368_HK_TOP_INT_CON0
#define MT6368_PMIC_RG_INT_EN_BAT2_L_MASK                         0x1
#define MT6368_PMIC_RG_INT_EN_BAT2_L_SHIFT                        3
#define MT6368_PMIC_RG_INT_EN_BAT_TEMP_H_ADDR                     MT6368_HK_TOP_INT_CON0
#define MT6368_PMIC_RG_INT_EN_BAT_TEMP_H_MASK                     0x1
#define MT6368_PMIC_RG_INT_EN_BAT_TEMP_H_SHIFT                    4
#define MT6368_PMIC_RG_INT_EN_BAT_TEMP_L_ADDR                     MT6368_HK_TOP_INT_CON0
#define MT6368_PMIC_RG_INT_EN_BAT_TEMP_L_MASK                     0x1
#define MT6368_PMIC_RG_INT_EN_BAT_TEMP_L_SHIFT                    5
#define MT6368_PMIC_RG_INT_EN_THR_H_ADDR                          MT6368_HK_TOP_INT_CON0
#define MT6368_PMIC_RG_INT_EN_THR_H_MASK                          0x1
#define MT6368_PMIC_RG_INT_EN_THR_H_SHIFT                         6
#define MT6368_PMIC_RG_INT_EN_THR_L_ADDR                          MT6368_HK_TOP_INT_CON0
#define MT6368_PMIC_RG_INT_EN_THR_L_MASK                          0x1
#define MT6368_PMIC_RG_INT_EN_THR_L_SHIFT                         7
#define MT6368_PMIC_HK_INT_CON0_SET_ADDR                          MT6368_HK_TOP_INT_CON0_SET
#define MT6368_PMIC_HK_INT_CON0_SET_MASK                          0xFF
#define MT6368_PMIC_HK_INT_CON0_SET_SHIFT                         0
#define MT6368_PMIC_HK_INT_CON0_CLR_ADDR                          MT6368_HK_TOP_INT_CON0_CLR
#define MT6368_PMIC_HK_INT_CON0_CLR_MASK                          0xFF
#define MT6368_PMIC_HK_INT_CON0_CLR_SHIFT                         0
#define MT6368_PMIC_RG_INT_EN_AUXADC_IMP_ADDR                     MT6368_HK_TOP_INT_CON1
#define MT6368_PMIC_RG_INT_EN_AUXADC_IMP_MASK                     0x1
#define MT6368_PMIC_RG_INT_EN_AUXADC_IMP_SHIFT                    0
#define MT6368_PMIC_RG_INT_EN_NAG_C_DLTV_ADDR                     MT6368_HK_TOP_INT_CON1
#define MT6368_PMIC_RG_INT_EN_NAG_C_DLTV_MASK                     0x1
#define MT6368_PMIC_RG_INT_EN_NAG_C_DLTV_SHIFT                    1
#define MT6368_PMIC_HK_INT_CON1_SET_ADDR                          MT6368_HK_TOP_INT_CON1_SET
#define MT6368_PMIC_HK_INT_CON1_SET_MASK                          0xFF
#define MT6368_PMIC_HK_INT_CON1_SET_SHIFT                         0
#define MT6368_PMIC_HK_INT_CON1_CLR_ADDR                          MT6368_HK_TOP_INT_CON1_CLR
#define MT6368_PMIC_HK_INT_CON1_CLR_MASK                          0xFF
#define MT6368_PMIC_HK_INT_CON1_CLR_SHIFT                         0
#define MT6368_PMIC_RG_INT_MASK_BAT_H_ADDR                        MT6368_HK_TOP_INT_MASK_CON0
#define MT6368_PMIC_RG_INT_MASK_BAT_H_MASK                        0x1
#define MT6368_PMIC_RG_INT_MASK_BAT_H_SHIFT                       0
#define MT6368_PMIC_RG_INT_MASK_BAT_L_ADDR                        MT6368_HK_TOP_INT_MASK_CON0
#define MT6368_PMIC_RG_INT_MASK_BAT_L_MASK                        0x1
#define MT6368_PMIC_RG_INT_MASK_BAT_L_SHIFT                       1
#define MT6368_PMIC_RG_INT_MASK_BAT2_H_ADDR                       MT6368_HK_TOP_INT_MASK_CON0
#define MT6368_PMIC_RG_INT_MASK_BAT2_H_MASK                       0x1
#define MT6368_PMIC_RG_INT_MASK_BAT2_H_SHIFT                      2
#define MT6368_PMIC_RG_INT_MASK_BAT2_L_ADDR                       MT6368_HK_TOP_INT_MASK_CON0
#define MT6368_PMIC_RG_INT_MASK_BAT2_L_MASK                       0x1
#define MT6368_PMIC_RG_INT_MASK_BAT2_L_SHIFT                      3
#define MT6368_PMIC_RG_INT_MASK_BAT_TEMP_H_ADDR                   MT6368_HK_TOP_INT_MASK_CON0
#define MT6368_PMIC_RG_INT_MASK_BAT_TEMP_H_MASK                   0x1
#define MT6368_PMIC_RG_INT_MASK_BAT_TEMP_H_SHIFT                  4
#define MT6368_PMIC_RG_INT_MASK_BAT_TEMP_L_ADDR                   MT6368_HK_TOP_INT_MASK_CON0
#define MT6368_PMIC_RG_INT_MASK_BAT_TEMP_L_MASK                   0x1
#define MT6368_PMIC_RG_INT_MASK_BAT_TEMP_L_SHIFT                  5
#define MT6368_PMIC_RG_INT_MASK_THR_H_ADDR                        MT6368_HK_TOP_INT_MASK_CON0
#define MT6368_PMIC_RG_INT_MASK_THR_H_MASK                        0x1
#define MT6368_PMIC_RG_INT_MASK_THR_H_SHIFT                       6
#define MT6368_PMIC_RG_INT_MASK_THR_L_ADDR                        MT6368_HK_TOP_INT_MASK_CON0
#define MT6368_PMIC_RG_INT_MASK_THR_L_MASK                        0x1
#define MT6368_PMIC_RG_INT_MASK_THR_L_SHIFT                       7
#define MT6368_PMIC_HK_INT_MASK_CON0_SET_ADDR                     MT6368_HK_TOP_INT_MASK_CON0_SET
#define MT6368_PMIC_HK_INT_MASK_CON0_SET_MASK                     0xFF
#define MT6368_PMIC_HK_INT_MASK_CON0_SET_SHIFT                    0
#define MT6368_PMIC_HK_INT_MASK_CON0_CLR_ADDR                     MT6368_HK_TOP_INT_MASK_CON0_CLR
#define MT6368_PMIC_HK_INT_MASK_CON0_CLR_MASK                     0xFF
#define MT6368_PMIC_HK_INT_MASK_CON0_CLR_SHIFT                    0
#define MT6368_PMIC_RG_INT_MASK_AUXADC_IMP_ADDR                   MT6368_HK_TOP_INT_MASK_CON1
#define MT6368_PMIC_RG_INT_MASK_AUXADC_IMP_MASK                   0x1
#define MT6368_PMIC_RG_INT_MASK_AUXADC_IMP_SHIFT                  0
#define MT6368_PMIC_RG_INT_MASK_NAG_C_DLTV_ADDR                   MT6368_HK_TOP_INT_MASK_CON1
#define MT6368_PMIC_RG_INT_MASK_NAG_C_DLTV_MASK                   0x1
#define MT6368_PMIC_RG_INT_MASK_NAG_C_DLTV_SHIFT                  1
#define MT6368_PMIC_HK_INT_MASK_CON1_SET_ADDR                     MT6368_HK_TOP_INT_MASK_CON1_SET
#define MT6368_PMIC_HK_INT_MASK_CON1_SET_MASK                     0xFF
#define MT6368_PMIC_HK_INT_MASK_CON1_SET_SHIFT                    0
#define MT6368_PMIC_HK_INT_MASK_CON1_CLR_ADDR                     MT6368_HK_TOP_INT_MASK_CON1_CLR
#define MT6368_PMIC_HK_INT_MASK_CON1_CLR_MASK                     0xFF
#define MT6368_PMIC_HK_INT_MASK_CON1_CLR_SHIFT                    0
#define MT6368_PMIC_RG_INT_STATUS_BAT_H_ADDR                      MT6368_HK_TOP_INT_STATUS0
#define MT6368_PMIC_RG_INT_STATUS_BAT_H_MASK                      0x1
#define MT6368_PMIC_RG_INT_STATUS_BAT_H_SHIFT                     0
#define MT6368_PMIC_RG_INT_STATUS_BAT_L_ADDR                      MT6368_HK_TOP_INT_STATUS0
#define MT6368_PMIC_RG_INT_STATUS_BAT_L_MASK                      0x1
#define MT6368_PMIC_RG_INT_STATUS_BAT_L_SHIFT                     1
#define MT6368_PMIC_RG_INT_STATUS_BAT2_H_ADDR                     MT6368_HK_TOP_INT_STATUS0
#define MT6368_PMIC_RG_INT_STATUS_BAT2_H_MASK                     0x1
#define MT6368_PMIC_RG_INT_STATUS_BAT2_H_SHIFT                    2
#define MT6368_PMIC_RG_INT_STATUS_BAT2_L_ADDR                     MT6368_HK_TOP_INT_STATUS0
#define MT6368_PMIC_RG_INT_STATUS_BAT2_L_MASK                     0x1
#define MT6368_PMIC_RG_INT_STATUS_BAT2_L_SHIFT                    3
#define MT6368_PMIC_RG_INT_STATUS_BAT_TEMP_H_ADDR                 MT6368_HK_TOP_INT_STATUS0
#define MT6368_PMIC_RG_INT_STATUS_BAT_TEMP_H_MASK                 0x1
#define MT6368_PMIC_RG_INT_STATUS_BAT_TEMP_H_SHIFT                4
#define MT6368_PMIC_RG_INT_STATUS_BAT_TEMP_L_ADDR                 MT6368_HK_TOP_INT_STATUS0
#define MT6368_PMIC_RG_INT_STATUS_BAT_TEMP_L_MASK                 0x1
#define MT6368_PMIC_RG_INT_STATUS_BAT_TEMP_L_SHIFT                5
#define MT6368_PMIC_RG_INT_STATUS_THR_H_ADDR                      MT6368_HK_TOP_INT_STATUS0
#define MT6368_PMIC_RG_INT_STATUS_THR_H_MASK                      0x1
#define MT6368_PMIC_RG_INT_STATUS_THR_H_SHIFT                     6
#define MT6368_PMIC_RG_INT_STATUS_THR_L_ADDR                      MT6368_HK_TOP_INT_STATUS0
#define MT6368_PMIC_RG_INT_STATUS_THR_L_MASK                      0x1
#define MT6368_PMIC_RG_INT_STATUS_THR_L_SHIFT                     7
#define MT6368_PMIC_RG_INT_STATUS_AUXADC_IMP_ADDR                 MT6368_HK_TOP_INT_STATUS1
#define MT6368_PMIC_RG_INT_STATUS_AUXADC_IMP_MASK                 0x1
#define MT6368_PMIC_RG_INT_STATUS_AUXADC_IMP_SHIFT                0
#define MT6368_PMIC_RG_INT_STATUS_NAG_C_DLTV_ADDR                 MT6368_HK_TOP_INT_STATUS1
#define MT6368_PMIC_RG_INT_STATUS_NAG_C_DLTV_MASK                 0x1
#define MT6368_PMIC_RG_INT_STATUS_NAG_C_DLTV_SHIFT                1
#define MT6368_PMIC_RG_INT_RAW_STATUS_BAT_H_ADDR                  MT6368_HK_TOP_INT_RAW_STATUS0
#define MT6368_PMIC_RG_INT_RAW_STATUS_BAT_H_MASK                  0x1
#define MT6368_PMIC_RG_INT_RAW_STATUS_BAT_H_SHIFT                 0
#define MT6368_PMIC_RG_INT_RAW_STATUS_BAT_L_ADDR                  MT6368_HK_TOP_INT_RAW_STATUS0
#define MT6368_PMIC_RG_INT_RAW_STATUS_BAT_L_MASK                  0x1
#define MT6368_PMIC_RG_INT_RAW_STATUS_BAT_L_SHIFT                 1
#define MT6368_PMIC_RG_INT_RAW_STATUS_BAT2_H_ADDR                 MT6368_HK_TOP_INT_RAW_STATUS0
#define MT6368_PMIC_RG_INT_RAW_STATUS_BAT2_H_MASK                 0x1
#define MT6368_PMIC_RG_INT_RAW_STATUS_BAT2_H_SHIFT                2
#define MT6368_PMIC_RG_INT_RAW_STATUS_BAT2_L_ADDR                 MT6368_HK_TOP_INT_RAW_STATUS0
#define MT6368_PMIC_RG_INT_RAW_STATUS_BAT2_L_MASK                 0x1
#define MT6368_PMIC_RG_INT_RAW_STATUS_BAT2_L_SHIFT                3
#define MT6368_PMIC_RG_INT_RAW_STATUS_BAT_TEMP_H_ADDR             MT6368_HK_TOP_INT_RAW_STATUS0
#define MT6368_PMIC_RG_INT_RAW_STATUS_BAT_TEMP_H_MASK             0x1
#define MT6368_PMIC_RG_INT_RAW_STATUS_BAT_TEMP_H_SHIFT            4
#define MT6368_PMIC_RG_INT_RAW_STATUS_BAT_TEMP_L_ADDR             MT6368_HK_TOP_INT_RAW_STATUS0
#define MT6368_PMIC_RG_INT_RAW_STATUS_BAT_TEMP_L_MASK             0x1
#define MT6368_PMIC_RG_INT_RAW_STATUS_BAT_TEMP_L_SHIFT            5
#define MT6368_PMIC_RG_INT_RAW_STATUS_THR_H_ADDR                  MT6368_HK_TOP_INT_RAW_STATUS0
#define MT6368_PMIC_RG_INT_RAW_STATUS_THR_H_MASK                  0x1
#define MT6368_PMIC_RG_INT_RAW_STATUS_THR_H_SHIFT                 6
#define MT6368_PMIC_RG_INT_RAW_STATUS_THR_L_ADDR                  MT6368_HK_TOP_INT_RAW_STATUS0
#define MT6368_PMIC_RG_INT_RAW_STATUS_THR_L_MASK                  0x1
#define MT6368_PMIC_RG_INT_RAW_STATUS_THR_L_SHIFT                 7
#define MT6368_PMIC_RG_INT_RAW_STATUS_AUXADC_IMP_ADDR             MT6368_HK_TOP_INT_RAW_STATUS1
#define MT6368_PMIC_RG_INT_RAW_STATUS_AUXADC_IMP_MASK             0x1
#define MT6368_PMIC_RG_INT_RAW_STATUS_AUXADC_IMP_SHIFT            0
#define MT6368_PMIC_RG_INT_RAW_STATUS_NAG_C_DLTV_ADDR             MT6368_HK_TOP_INT_RAW_STATUS1
#define MT6368_PMIC_RG_INT_RAW_STATUS_NAG_C_DLTV_MASK             0x1
#define MT6368_PMIC_RG_INT_RAW_STATUS_NAG_C_DLTV_SHIFT            1
#define MT6368_PMIC_RG_HK_MON_FLAG_SEL_ADDR                       MT6368_HK_TOP_MON_CON2
#define MT6368_PMIC_RG_HK_MON_FLAG_SEL_MASK                       0x7F
#define MT6368_PMIC_RG_HK_MON_FLAG_SEL_SHIFT                      0
#define MT6368_PMIC_RG_HK_MON_GRP_SEL_ADDR                        MT6368_HK_TOP_MON_CON3
#define MT6368_PMIC_RG_HK_MON_GRP_SEL_MASK                        0x7
#define MT6368_PMIC_RG_HK_MON_GRP_SEL_SHIFT                       0
#define MT6368_PMIC_RG_ADCIN_VSEN_MUX_EN_ADDR                     MT6368_HK_TOP_CHR_CON
#define MT6368_PMIC_RG_ADCIN_VSEN_MUX_EN_MASK                     0x1
#define MT6368_PMIC_RG_ADCIN_VSEN_MUX_EN_SHIFT                    0
#define MT6368_PMIC_RG_BATON_TDET_EN_ADDR                         MT6368_HK_TOP_CHR_CON
#define MT6368_PMIC_RG_BATON_TDET_EN_MASK                         0x1
#define MT6368_PMIC_RG_BATON_TDET_EN_SHIFT                        1
#define MT6368_PMIC_RG_ADCIN_VSEN_EXT_BATON_EN_ADDR               MT6368_HK_TOP_CHR_CON
#define MT6368_PMIC_RG_ADCIN_VSEN_EXT_BATON_EN_MASK               0x1
#define MT6368_PMIC_RG_ADCIN_VSEN_EXT_BATON_EN_SHIFT              2
#define MT6368_PMIC_RG_ADCIN_VBAT_EN_ADDR                         MT6368_HK_TOP_CHR_CON
#define MT6368_PMIC_RG_ADCIN_VBAT_EN_MASK                         0x1
#define MT6368_PMIC_RG_ADCIN_VBAT_EN_SHIFT                        3
#define MT6368_PMIC_RG_ADCIN_VSEN_EN_ADDR                         MT6368_HK_TOP_CHR_CON
#define MT6368_PMIC_RG_ADCIN_VSEN_EN_MASK                         0x1
#define MT6368_PMIC_RG_ADCIN_VSEN_EN_SHIFT                        4
#define MT6368_PMIC_RG_ADCIN_CHR_EN_ADDR                          MT6368_HK_TOP_CHR_CON
#define MT6368_PMIC_RG_ADCIN_CHR_EN_MASK                          0x1
#define MT6368_PMIC_RG_ADCIN_CHR_EN_SHIFT                         5
#define MT6368_PMIC_RG_AUXADC_DIFFBUF_SWEN_ADDR                   MT6368_HK_TOP_ANA_CON
#define MT6368_PMIC_RG_AUXADC_DIFFBUF_SWEN_MASK                   0x1
#define MT6368_PMIC_RG_AUXADC_DIFFBUF_SWEN_SHIFT                  0
#define MT6368_PMIC_RG_AUXADC_DIFFBUF_EN_ADDR                     MT6368_HK_TOP_ANA_CON
#define MT6368_PMIC_RG_AUXADC_DIFFBUF_EN_MASK                     0x1
#define MT6368_PMIC_RG_AUXADC_DIFFBUF_EN_SHIFT                    1
#define MT6368_PMIC_DA_ADCIN_VBAT_EN_ADDR                         MT6368_HK_TOP_AUXADC_ANA
#define MT6368_PMIC_DA_ADCIN_VBAT_EN_MASK                         0x1
#define MT6368_PMIC_DA_ADCIN_VBAT_EN_SHIFT                        0
#define MT6368_PMIC_DA_AUXADC_VBAT_EN_ADDR                        MT6368_HK_TOP_AUXADC_ANA
#define MT6368_PMIC_DA_AUXADC_VBAT_EN_MASK                        0x1
#define MT6368_PMIC_DA_AUXADC_VBAT_EN_SHIFT                       1
#define MT6368_PMIC_DA_ADCIN_VSEN_MUX_EN_ADDR                     MT6368_HK_TOP_AUXADC_ANA
#define MT6368_PMIC_DA_ADCIN_VSEN_MUX_EN_MASK                     0x1
#define MT6368_PMIC_DA_ADCIN_VSEN_MUX_EN_SHIFT                    2
#define MT6368_PMIC_DA_ADCIN_VSEN_EN_ADDR                         MT6368_HK_TOP_AUXADC_ANA
#define MT6368_PMIC_DA_ADCIN_VSEN_EN_MASK                         0x1
#define MT6368_PMIC_DA_ADCIN_VSEN_EN_SHIFT                        3
#define MT6368_PMIC_DA_ADCIN_CHR_EN_ADDR                          MT6368_HK_TOP_AUXADC_ANA
#define MT6368_PMIC_DA_ADCIN_CHR_EN_MASK                          0x1
#define MT6368_PMIC_DA_ADCIN_CHR_EN_SHIFT                         4
#define MT6368_PMIC_DA_BATON_TDET_EN_ADDR                         MT6368_HK_TOP_AUXADC_ANA
#define MT6368_PMIC_DA_BATON_TDET_EN_MASK                         0x1
#define MT6368_PMIC_DA_BATON_TDET_EN_SHIFT                        5
#define MT6368_PMIC_DA_ADCIN_BATID_SW_EN_ADDR                     MT6368_HK_TOP_AUXADC_ANA
#define MT6368_PMIC_DA_ADCIN_BATID_SW_EN_MASK                     0x1
#define MT6368_PMIC_DA_ADCIN_BATID_SW_EN_SHIFT                    6
#define MT6368_PMIC_DA_AUXADC_DIFFBUF_EN_ADDR                     MT6368_HK_TOP_AUXADC_ANA
#define MT6368_PMIC_DA_AUXADC_DIFFBUF_EN_MASK                     0x1
#define MT6368_PMIC_DA_AUXADC_DIFFBUF_EN_SHIFT                    7
#define MT6368_PMIC_RG_HK_STRUP_AUXADC_RPCNT_MAX_ADDR             MT6368_HK_TOP_STRUP_CON0
#define MT6368_PMIC_RG_HK_STRUP_AUXADC_RPCNT_MAX_MASK             0x7F
#define MT6368_PMIC_RG_HK_STRUP_AUXADC_RPCNT_MAX_SHIFT            0
#define MT6368_PMIC_RG_HK_STRUP_AUXADC_START_SW_ADDR              MT6368_HK_TOP_STRUP_CON1
#define MT6368_PMIC_RG_HK_STRUP_AUXADC_START_SW_MASK              0x1
#define MT6368_PMIC_RG_HK_STRUP_AUXADC_START_SW_SHIFT             0
#define MT6368_PMIC_RG_HK_STRUP_AUXADC_RSTB_SW_ADDR               MT6368_HK_TOP_STRUP_CON1
#define MT6368_PMIC_RG_HK_STRUP_AUXADC_RSTB_SW_MASK               0x1
#define MT6368_PMIC_RG_HK_STRUP_AUXADC_RSTB_SW_SHIFT              1
#define MT6368_PMIC_RG_HK_STRUP_AUXADC_START_SEL_ADDR             MT6368_HK_TOP_STRUP_CON1
#define MT6368_PMIC_RG_HK_STRUP_AUXADC_START_SEL_MASK             0x1
#define MT6368_PMIC_RG_HK_STRUP_AUXADC_START_SEL_SHIFT            2
#define MT6368_PMIC_RG_HK_STRUP_AUXADC_RSTB_SEL_ADDR              MT6368_HK_TOP_STRUP_CON1
#define MT6368_PMIC_RG_HK_STRUP_AUXADC_RSTB_SEL_MASK              0x1
#define MT6368_PMIC_RG_HK_STRUP_AUXADC_RSTB_SEL_SHIFT             3
#define MT6368_PMIC_RG_VAUX18_AUXADC_STB_SWEN_ADDR                MT6368_HK_TOP_LDO_CON
#define MT6368_PMIC_RG_VAUX18_AUXADC_STB_SWEN_MASK                0x1
#define MT6368_PMIC_RG_VAUX18_AUXADC_STB_SWEN_SHIFT               0
#define MT6368_PMIC_RG_VAUX18_AUXADC_STB_EN_ADDR                  MT6368_HK_TOP_LDO_CON
#define MT6368_PMIC_RG_VAUX18_AUXADC_STB_EN_MASK                  0x1
#define MT6368_PMIC_RG_VAUX18_AUXADC_STB_EN_SHIFT                 1
#define MT6368_PMIC_RG_VAUX18_AUXADC_ACK_SWEN_ADDR                MT6368_HK_TOP_LDO_CON
#define MT6368_PMIC_RG_VAUX18_AUXADC_ACK_SWEN_MASK                0x1
#define MT6368_PMIC_RG_VAUX18_AUXADC_ACK_SWEN_SHIFT               2
#define MT6368_PMIC_RG_VAUX18_AUXADC_ACK_EN_ADDR                  MT6368_HK_TOP_LDO_CON
#define MT6368_PMIC_RG_VAUX18_AUXADC_ACK_EN_MASK                  0x1
#define MT6368_PMIC_RG_VAUX18_AUXADC_ACK_EN_SHIFT                 3
#define MT6368_PMIC_RG_VBIF28_AUXADC_STB_SWEN_ADDR                MT6368_HK_TOP_LDO_CON
#define MT6368_PMIC_RG_VBIF28_AUXADC_STB_SWEN_MASK                0x1
#define MT6368_PMIC_RG_VBIF28_AUXADC_STB_SWEN_SHIFT               4
#define MT6368_PMIC_RG_VBIF28_AUXADC_STB_EN_ADDR                  MT6368_HK_TOP_LDO_CON
#define MT6368_PMIC_RG_VBIF28_AUXADC_STB_EN_MASK                  0x1
#define MT6368_PMIC_RG_VBIF28_AUXADC_STB_EN_SHIFT                 5
#define MT6368_PMIC_RG_VBIF28_AUXADC_ACK_SWEN_ADDR                MT6368_HK_TOP_LDO_CON
#define MT6368_PMIC_RG_VBIF28_AUXADC_ACK_SWEN_MASK                0x1
#define MT6368_PMIC_RG_VBIF28_AUXADC_ACK_SWEN_SHIFT               6
#define MT6368_PMIC_RG_VBIF28_AUXADC_ACK_EN_ADDR                  MT6368_HK_TOP_LDO_CON
#define MT6368_PMIC_RG_VBIF28_AUXADC_ACK_EN_MASK                  0x1
#define MT6368_PMIC_RG_VBIF28_AUXADC_ACK_EN_SHIFT                 7
#define MT6368_PMIC_DD_AUXADC_VAUX18_REQ_ADDR                     MT6368_HK_TOP_LDO_STATUS
#define MT6368_PMIC_DD_AUXADC_VAUX18_REQ_MASK                     0x1
#define MT6368_PMIC_DD_AUXADC_VAUX18_REQ_SHIFT                    0
#define MT6368_PMIC_DD_VAUX18_AUXADC_STB_ADDR                     MT6368_HK_TOP_LDO_STATUS
#define MT6368_PMIC_DD_VAUX18_AUXADC_STB_MASK                     0x1
#define MT6368_PMIC_DD_VAUX18_AUXADC_STB_SHIFT                    1
#define MT6368_PMIC_DD_AUXADC_VAUX18_PWDB_ADDR                    MT6368_HK_TOP_LDO_STATUS
#define MT6368_PMIC_DD_AUXADC_VAUX18_PWDB_MASK                    0x1
#define MT6368_PMIC_DD_AUXADC_VAUX18_PWDB_SHIFT                   2
#define MT6368_PMIC_DD_VAUX18_AUXADC_ACK_ADDR                     MT6368_HK_TOP_LDO_STATUS
#define MT6368_PMIC_DD_VAUX18_AUXADC_ACK_MASK                     0x1
#define MT6368_PMIC_DD_VAUX18_AUXADC_ACK_SHIFT                    3
#define MT6368_PMIC_DD_AUXADC_VBIF28_REQ_ADDR                     MT6368_HK_TOP_LDO_STATUS
#define MT6368_PMIC_DD_AUXADC_VBIF28_REQ_MASK                     0x1
#define MT6368_PMIC_DD_AUXADC_VBIF28_REQ_SHIFT                    4
#define MT6368_PMIC_DD_VBIF28_AUXADC_STB_ADDR                     MT6368_HK_TOP_LDO_STATUS
#define MT6368_PMIC_DD_VBIF28_AUXADC_STB_MASK                     0x1
#define MT6368_PMIC_DD_VBIF28_AUXADC_STB_SHIFT                    5
#define MT6368_PMIC_DD_AUXADC_VBIF28_PWDB_ADDR                    MT6368_HK_TOP_LDO_STATUS
#define MT6368_PMIC_DD_AUXADC_VBIF28_PWDB_MASK                    0x1
#define MT6368_PMIC_DD_AUXADC_VBIF28_PWDB_SHIFT                   6
#define MT6368_PMIC_DD_VBIF28_AUXADC_ACK_ADDR                     MT6368_HK_TOP_LDO_STATUS
#define MT6368_PMIC_DD_VBIF28_AUXADC_ACK_MASK                     0x1
#define MT6368_PMIC_DD_VBIF28_AUXADC_ACK_SHIFT                    7
#define MT6368_PMIC_HK_AUXADC_KEY_L_ADDR                          MT6368_HK_TOP_WKEY_L
#define MT6368_PMIC_HK_AUXADC_KEY_L_MASK                          0xFF
#define MT6368_PMIC_HK_AUXADC_KEY_L_SHIFT                         0
#define MT6368_PMIC_HK_AUXADC_KEY_H_ADDR                          MT6368_HK_TOP_WKEY_H
#define MT6368_PMIC_HK_AUXADC_KEY_H_MASK                          0xFF
#define MT6368_PMIC_HK_AUXADC_KEY_H_SHIFT                         0
#define MT6368_PMIC_RGS_SDMADC_OUT_CIC_LATCH_RAW_0_ADDR           MT6368_HK_TOP_SDMADC_STATUS0
#define MT6368_PMIC_RGS_SDMADC_OUT_CIC_LATCH_RAW_0_MASK           0xFF
#define MT6368_PMIC_RGS_SDMADC_OUT_CIC_LATCH_RAW_0_SHIFT          0
#define MT6368_PMIC_RGS_SDMADC_OUT_CIC_LATCH_RAW_1_ADDR           MT6368_HK_TOP_SDMADC_STATUS1
#define MT6368_PMIC_RGS_SDMADC_OUT_CIC_LATCH_RAW_1_MASK           0xFF
#define MT6368_PMIC_RGS_SDMADC_OUT_CIC_LATCH_RAW_1_SHIFT          0
#define MT6368_PMIC_RGS_SDMADC_OUT_CIC_LATCH_RAW_2_ADDR           MT6368_HK_TOP_SDMADC_STATUS2
#define MT6368_PMIC_RGS_SDMADC_OUT_CIC_LATCH_RAW_2_MASK           0xFF
#define MT6368_PMIC_RGS_SDMADC_OUT_CIC_LATCH_RAW_2_SHIFT          0
#define MT6368_PMIC_RGS_SDMADC_OUT_CIC_LATCH_LIMIT_0_ADDR         MT6368_HK_TOP_SDMADC_STATUS3
#define MT6368_PMIC_RGS_SDMADC_OUT_CIC_LATCH_LIMIT_0_MASK         0xFF
#define MT6368_PMIC_RGS_SDMADC_OUT_CIC_LATCH_LIMIT_0_SHIFT        0
#define MT6368_PMIC_RGS_SDMADC_OUT_CIC_LATCH_LIMIT_1_ADDR         MT6368_HK_TOP_SDMADC_STATUS4
#define MT6368_PMIC_RGS_SDMADC_OUT_CIC_LATCH_LIMIT_1_MASK         0xFF
#define MT6368_PMIC_RGS_SDMADC_OUT_CIC_LATCH_LIMIT_1_SHIFT        0
#define MT6368_PMIC_RGS_SDMADC_OUT_CIC_LATCH_LIMIT_2_ADDR         MT6368_HK_TOP_SDMADC_STATUS5
#define MT6368_PMIC_RGS_SDMADC_OUT_CIC_LATCH_LIMIT_2_MASK         0x7F
#define MT6368_PMIC_RGS_SDMADC_OUT_CIC_LATCH_LIMIT_2_SHIFT        0
#define MT6368_PMIC_RGS_SDMADC_OUT_CIC_LATCH_PRE_L_ADDR           MT6368_HK_TOP_SDMADC_STATUS6
#define MT6368_PMIC_RGS_SDMADC_OUT_CIC_LATCH_PRE_L_MASK           0xFF
#define MT6368_PMIC_RGS_SDMADC_OUT_CIC_LATCH_PRE_L_SHIFT          0
#define MT6368_PMIC_RGS_SDMADC_OUT_CIC_LATCH_PRE_H_ADDR           MT6368_HK_TOP_SDMADC_STATUS7
#define MT6368_PMIC_RGS_SDMADC_OUT_CIC_LATCH_PRE_H_MASK           0xFF
#define MT6368_PMIC_RGS_SDMADC_OUT_CIC_LATCH_PRE_H_SHIFT          0
#define MT6368_PMIC_RGS_SDMADC_OUT_CIC_LATCH_L_ADDR               MT6368_HK_TOP_SDMADC_STATUS8
#define MT6368_PMIC_RGS_SDMADC_OUT_CIC_LATCH_L_MASK               0xFF
#define MT6368_PMIC_RGS_SDMADC_OUT_CIC_LATCH_L_SHIFT              0
#define MT6368_PMIC_RGS_SDMADC_OUT_CIC_LATCH_H_ADDR               MT6368_HK_TOP_SDMADC_STATUS9
#define MT6368_PMIC_RGS_SDMADC_OUT_CIC_LATCH_H_MASK               0x7F
#define MT6368_PMIC_RGS_SDMADC_OUT_CIC_LATCH_H_SHIFT              0
#define MT6368_PMIC_DA_AUXADC_INTRES_LT_EN_ADDR                   MT6368_HK_TOP_SDMADC_STATUS10
#define MT6368_PMIC_DA_AUXADC_INTRES_LT_EN_MASK                   0x1
#define MT6368_PMIC_DA_AUXADC_INTRES_LT_EN_SHIFT                  0
#define MT6368_PMIC_DA_AUXADC_INTRES_NT_EN_ADDR                   MT6368_HK_TOP_SDMADC_STATUS10
#define MT6368_PMIC_DA_AUXADC_INTRES_NT_EN_MASK                   0x1
#define MT6368_PMIC_DA_AUXADC_INTRES_NT_EN_SHIFT                  1
#define MT6368_PMIC_DA_AUXADC_INTRES_HT_EN_ADDR                   MT6368_HK_TOP_SDMADC_STATUS10
#define MT6368_PMIC_DA_AUXADC_INTRES_HT_EN_MASK                   0x1
#define MT6368_PMIC_DA_AUXADC_INTRES_HT_EN_SHIFT                  2
#define MT6368_PMIC_DA_AUXADC_CH12_VIN1_EN_ADDR                   MT6368_HK_TOP_SDMADC_STATUS10
#define MT6368_PMIC_DA_AUXADC_CH12_VIN1_EN_MASK                   0x1
#define MT6368_PMIC_DA_AUXADC_CH12_VIN1_EN_SHIFT                  3
#define MT6368_PMIC_DA_AUXADC_CH12_VIN2_EN_ADDR                   MT6368_HK_TOP_SDMADC_STATUS10
#define MT6368_PMIC_DA_AUXADC_CH12_VIN2_EN_MASK                   0x1
#define MT6368_PMIC_DA_AUXADC_CH12_VIN2_EN_SHIFT                  4
#define MT6368_PMIC_DA_AUXADC_CH12_VIN3_EN_ADDR                   MT6368_HK_TOP_SDMADC_STATUS10
#define MT6368_PMIC_DA_AUXADC_CH12_VIN3_EN_MASK                   0x1
#define MT6368_PMIC_DA_AUXADC_CH12_VIN3_EN_SHIFT                  5
#define MT6368_PMIC_DA_AUXADC_CH12_VIN4_EN_ADDR                   MT6368_HK_TOP_SDMADC_STATUS10
#define MT6368_PMIC_DA_AUXADC_CH12_VIN4_EN_MASK                   0x1
#define MT6368_PMIC_DA_AUXADC_CH12_VIN4_EN_SHIFT                  6
#define MT6368_PMIC_DA_AUXADC_CH12_VIN5_EN_ADDR                   MT6368_HK_TOP_SDMADC_STATUS10
#define MT6368_PMIC_DA_AUXADC_CH12_VIN5_EN_MASK                   0x1
#define MT6368_PMIC_DA_AUXADC_CH12_VIN5_EN_SHIFT                  7
#define MT6368_PMIC_DA_AUXADC_THERMAL_EN_ADDR                     MT6368_HK_TOP_SDMADC_STATUS11
#define MT6368_PMIC_DA_AUXADC_THERMAL_EN_MASK                     0x1
#define MT6368_PMIC_DA_AUXADC_THERMAL_EN_SHIFT                    0
#define MT6368_PMIC_DA_AUXADC_SDMADC_VREF_EN_ADDR                 MT6368_HK_TOP_SDMADC_STATUS11
#define MT6368_PMIC_DA_AUXADC_SDMADC_VREF_EN_MASK                 0x1
#define MT6368_PMIC_DA_AUXADC_SDMADC_VREF_EN_SHIFT                1
#define MT6368_PMIC_DA_AUXADC_SDMADC_ADC_EN_ADDR                  MT6368_HK_TOP_SDMADC_STATUS11
#define MT6368_PMIC_DA_AUXADC_SDMADC_ADC_EN_MASK                  0x1
#define MT6368_PMIC_DA_AUXADC_SDMADC_ADC_EN_SHIFT                 2
#define MT6368_PMIC_DA_AUXADC_SDMADC_INT_RST_EN_ADDR              MT6368_HK_TOP_SDMADC_STATUS11
#define MT6368_PMIC_DA_AUXADC_SDMADC_INT_RST_EN_MASK              0x1
#define MT6368_PMIC_DA_AUXADC_SDMADC_INT_RST_EN_SHIFT             3
#define MT6368_PMIC_DD_AUXADC_SDMADC_DATAOUT_ADDR                 MT6368_HK_TOP_SDMADC_STATUS11
#define MT6368_PMIC_DD_AUXADC_SDMADC_DATAOUT_MASK                 0x1
#define MT6368_PMIC_DD_AUXADC_SDMADC_DATAOUT_SHIFT                4
#define MT6368_PMIC_AD_AUXADC_SDMADC_DOUT_ADDR                    MT6368_HK_TOP_SDMADC_STATUS11
#define MT6368_PMIC_AD_AUXADC_SDMADC_DOUT_MASK                    0x7
#define MT6368_PMIC_AD_AUXADC_SDMADC_DOUT_SHIFT                   5
#define MT6368_PMIC_RG_SDMADC_DOUT_SWEN_ADDR                      MT6368_HK_TOP_SDMADC_STATUS12
#define MT6368_PMIC_RG_SDMADC_DOUT_SWEN_MASK                      0x1
#define MT6368_PMIC_RG_SDMADC_DOUT_SWEN_SHIFT                     0
#define MT6368_PMIC_RG_SDMADC_DOUT_ADDR                           MT6368_HK_TOP_SDMADC_STATUS12
#define MT6368_PMIC_RG_SDMADC_DOUT_MASK                           0x7
#define MT6368_PMIC_RG_SDMADC_DOUT_SHIFT                          1
#define MT6368_PMIC_DA_AUXADC_CH12_VIN6_EN_ADDR                   MT6368_HK_TOP_SDMADC_STATUS12
#define MT6368_PMIC_DA_AUXADC_CH12_VIN6_EN_MASK                   0x1
#define MT6368_PMIC_DA_AUXADC_CH12_VIN6_EN_SHIFT                  6
#define MT6368_PMIC_DA_AUXADC_CH12_VIN7_EN_ADDR                   MT6368_HK_TOP_SDMADC_STATUS12
#define MT6368_PMIC_DA_AUXADC_CH12_VIN7_EN_MASK                   0x1
#define MT6368_PMIC_DA_AUXADC_CH12_VIN7_EN_SHIFT                  7
#define MT6368_PMIC_RG_SDMADC_SHADE_PRD_ADDR                      MT6368_HK_TOP_SDMADC_STATUS13
#define MT6368_PMIC_RG_SDMADC_SHADE_PRD_MASK                      0x3F
#define MT6368_PMIC_RG_SDMADC_SHADE_PRD_SHIFT                     0
#define MT6368_PMIC_RG_SDMADC_SHADE_PRD_SWEN_ADDR                 MT6368_HK_TOP_SDMADC_STATUS13
#define MT6368_PMIC_RG_SDMADC_SHADE_PRD_SWEN_MASK                 0x1
#define MT6368_PMIC_RG_SDMADC_SHADE_PRD_SWEN_SHIFT                7
#define MT6368_PMIC_RG_SDMADC_CONVERT_PRD_ADDR                    MT6368_HK_TOP_SDMADC_STATUS14
#define MT6368_PMIC_RG_SDMADC_CONVERT_PRD_MASK                    0x3F
#define MT6368_PMIC_RG_SDMADC_CONVERT_PRD_SHIFT                   0
#define MT6368_PMIC_RG_SDMADC_CONVERT_PRD_SWEN_ADDR               MT6368_HK_TOP_SDMADC_STATUS14
#define MT6368_PMIC_RG_SDMADC_CONVERT_PRD_SWEN_MASK               0x1
#define MT6368_PMIC_RG_SDMADC_CONVERT_PRD_SWEN_SHIFT              7
#define MT6368_PMIC_AUXADC_ANA_ID_ADDR                            MT6368_AUXADC_DSN_ANA_ID
#define MT6368_PMIC_AUXADC_ANA_ID_MASK                            0xFF
#define MT6368_PMIC_AUXADC_ANA_ID_SHIFT                           0
#define MT6368_PMIC_AUXADC_DIG_ID_ADDR                            MT6368_AUXADC_DSN_DIG_ID
#define MT6368_PMIC_AUXADC_DIG_ID_MASK                            0xFF
#define MT6368_PMIC_AUXADC_DIG_ID_SHIFT                           0
#define MT6368_PMIC_AUXADC_ANA_MINOR_REV_ADDR                     MT6368_AUXADC_DSN_ANA_REV
#define MT6368_PMIC_AUXADC_ANA_MINOR_REV_MASK                     0xF
#define MT6368_PMIC_AUXADC_ANA_MINOR_REV_SHIFT                    0
#define MT6368_PMIC_AUXADC_ANA_MAJOR_REV_ADDR                     MT6368_AUXADC_DSN_ANA_REV
#define MT6368_PMIC_AUXADC_ANA_MAJOR_REV_MASK                     0xF
#define MT6368_PMIC_AUXADC_ANA_MAJOR_REV_SHIFT                    4
#define MT6368_PMIC_AUXADC_DIG_MINOR_REV_ADDR                     MT6368_AUXADC_DSN_DIG_REV
#define MT6368_PMIC_AUXADC_DIG_MINOR_REV_MASK                     0xF
#define MT6368_PMIC_AUXADC_DIG_MINOR_REV_SHIFT                    0
#define MT6368_PMIC_AUXADC_DIG_MAJOR_REV_ADDR                     MT6368_AUXADC_DSN_DIG_REV
#define MT6368_PMIC_AUXADC_DIG_MAJOR_REV_MASK                     0xF
#define MT6368_PMIC_AUXADC_DIG_MAJOR_REV_SHIFT                    4
#define MT6368_PMIC_AUXADC_DSN_CBS_ADDR                           MT6368_AUXADC_DSN_DBI
#define MT6368_PMIC_AUXADC_DSN_CBS_MASK                           0x3
#define MT6368_PMIC_AUXADC_DSN_CBS_SHIFT                          0
#define MT6368_PMIC_AUXADC_DSN_BIX_ADDR                           MT6368_AUXADC_DSN_DBI
#define MT6368_PMIC_AUXADC_DSN_BIX_MASK                           0x3
#define MT6368_PMIC_AUXADC_DSN_BIX_SHIFT                          2
#define MT6368_PMIC_AUXADC_DSN_ESP_ADDR                           MT6368_AUXADC_DSN_ESP
#define MT6368_PMIC_AUXADC_DSN_ESP_MASK                           0xFF
#define MT6368_PMIC_AUXADC_DSN_ESP_SHIFT                          0
#define MT6368_PMIC_AUXADC_DSN_FPI_ADDR                           MT6368_AUXADC_DSN_FPI
#define MT6368_PMIC_AUXADC_DSN_FPI_MASK                           0xFF
#define MT6368_PMIC_AUXADC_DSN_FPI_SHIFT                          0
#define MT6368_PMIC_AUXADC_DSN_DXI_ADDR                           MT6368_AUXADC_DSN_DXI
#define MT6368_PMIC_AUXADC_DSN_DXI_MASK                           0xFF
#define MT6368_PMIC_AUXADC_DSN_DXI_SHIFT                          0
#define MT6368_PMIC_RG_AUX_RSV0_ADDR                              MT6368_AUXADC_ANA_CON0
#define MT6368_PMIC_RG_AUX_RSV0_MASK                              0xFF
#define MT6368_PMIC_RG_AUX_RSV0_SHIFT                             0
#define MT6368_PMIC_RG_AUX_RSV1_ADDR                              MT6368_AUXADC_ANA_CON1
#define MT6368_PMIC_RG_AUX_RSV1_MASK                              0xFF
#define MT6368_PMIC_RG_AUX_RSV1_SHIFT                             0
#define MT6368_PMIC_RG_AUXADC_CALI_ADDR                           MT6368_AUXADC_ANA_CON2
#define MT6368_PMIC_RG_AUXADC_CALI_MASK                           0xF
#define MT6368_PMIC_RG_AUXADC_CALI_SHIFT                          0
#define MT6368_PMIC_RG_VBUF_BYP_ADDR                              MT6368_AUXADC_ANA_CON2
#define MT6368_PMIC_RG_VBUF_BYP_MASK                              0x1
#define MT6368_PMIC_RG_VBUF_BYP_SHIFT                             4
#define MT6368_PMIC_RG_VBUF_CALEN_ADDR                            MT6368_AUXADC_ANA_CON2
#define MT6368_PMIC_RG_VBUF_CALEN_MASK                            0x1
#define MT6368_PMIC_RG_VBUF_CALEN_SHIFT                           5
#define MT6368_PMIC_RG_VBUF_EXTEN_ADDR                            MT6368_AUXADC_ANA_CON2
#define MT6368_PMIC_RG_VBUF_EXTEN_MASK                            0x1
#define MT6368_PMIC_RG_VBUF_EXTEN_SHIFT                           6
#define MT6368_PMIC_RG_AUXADC_RNG_EN_ADDR                         MT6368_AUXADC_ANA_CON2
#define MT6368_PMIC_RG_AUXADC_RNG_EN_MASK                         0x1
#define MT6368_PMIC_RG_AUXADC_RNG_EN_SHIFT                        7
#define MT6368_PMIC_RG_AUXADC_NOISE_RES_ADDR                      MT6368_AUXADC_ANA_CON3
#define MT6368_PMIC_RG_AUXADC_NOISE_RES_MASK                      0x3
#define MT6368_PMIC_RG_AUXADC_NOISE_RES_SHIFT                     0
#define MT6368_PMIC_AUXADC_DIG_1_ANA_ID_ADDR                      MT6368_AUXADC_DIG_1_DSN_ANA_ID
#define MT6368_PMIC_AUXADC_DIG_1_ANA_ID_MASK                      0xFF
#define MT6368_PMIC_AUXADC_DIG_1_ANA_ID_SHIFT                     0
#define MT6368_PMIC_AUXADC_DIG_1_DIG_ID_ADDR                      MT6368_AUXADC_DIG_1_DSN_DIG_ID
#define MT6368_PMIC_AUXADC_DIG_1_DIG_ID_MASK                      0xFF
#define MT6368_PMIC_AUXADC_DIG_1_DIG_ID_SHIFT                     0
#define MT6368_PMIC_AUXADC_DIG_1_ANA_MINOR_REV_ADDR               MT6368_AUXADC_DIG_1_DSN_ANA_REV
#define MT6368_PMIC_AUXADC_DIG_1_ANA_MINOR_REV_MASK               0xF
#define MT6368_PMIC_AUXADC_DIG_1_ANA_MINOR_REV_SHIFT              0
#define MT6368_PMIC_AUXADC_DIG_1_ANA_MAJOR_REV_ADDR               MT6368_AUXADC_DIG_1_DSN_ANA_REV
#define MT6368_PMIC_AUXADC_DIG_1_ANA_MAJOR_REV_MASK               0xF
#define MT6368_PMIC_AUXADC_DIG_1_ANA_MAJOR_REV_SHIFT              4
#define MT6368_PMIC_AUXADC_DIG_1_DIG_MINOR_REV_ADDR               MT6368_AUXADC_DIG_1_DSN_DIG_REV
#define MT6368_PMIC_AUXADC_DIG_1_DIG_MINOR_REV_MASK               0xF
#define MT6368_PMIC_AUXADC_DIG_1_DIG_MINOR_REV_SHIFT              0
#define MT6368_PMIC_AUXADC_DIG_1_DIG_MAJOR_REV_ADDR               MT6368_AUXADC_DIG_1_DSN_DIG_REV
#define MT6368_PMIC_AUXADC_DIG_1_DIG_MAJOR_REV_MASK               0xF
#define MT6368_PMIC_AUXADC_DIG_1_DIG_MAJOR_REV_SHIFT              4
#define MT6368_PMIC_AUXADC_DIG_1_DSN_CBS_ADDR                     MT6368_AUXADC_DIG_1_DSN_DBI
#define MT6368_PMIC_AUXADC_DIG_1_DSN_CBS_MASK                     0x3
#define MT6368_PMIC_AUXADC_DIG_1_DSN_CBS_SHIFT                    0
#define MT6368_PMIC_AUXADC_DIG_1_DSN_BIX_ADDR                     MT6368_AUXADC_DIG_1_DSN_DBI
#define MT6368_PMIC_AUXADC_DIG_1_DSN_BIX_MASK                     0x3
#define MT6368_PMIC_AUXADC_DIG_1_DSN_BIX_SHIFT                    2
#define MT6368_PMIC_AUXADC_DIG_1_DSN_ESP_ADDR                     MT6368_AUXADC_DIG_1_DSN_ESP
#define MT6368_PMIC_AUXADC_DIG_1_DSN_ESP_MASK                     0xFF
#define MT6368_PMIC_AUXADC_DIG_1_DSN_ESP_SHIFT                    0
#define MT6368_PMIC_AUXADC_DIG_1_DSN_FPI_ADDR                     MT6368_AUXADC_DIG_1_DSN_FPI
#define MT6368_PMIC_AUXADC_DIG_1_DSN_FPI_MASK                     0xFF
#define MT6368_PMIC_AUXADC_DIG_1_DSN_FPI_SHIFT                    0
#define MT6368_PMIC_AUXADC_DIG_1_DSN_DXI_ADDR                     MT6368_AUXADC_DIG_1_DSN_DXI
#define MT6368_PMIC_AUXADC_DIG_1_DSN_DXI_MASK                     0xFF
#define MT6368_PMIC_AUXADC_DIG_1_DSN_DXI_SHIFT                    0
#define MT6368_PMIC_AUXADC_ADC_OUT_CH0_L_ADDR                     MT6368_AUXADC_ADC0_L
#define MT6368_PMIC_AUXADC_ADC_OUT_CH0_L_MASK                     0xFF
#define MT6368_PMIC_AUXADC_ADC_OUT_CH0_L_SHIFT                    0
#define MT6368_PMIC_AUXADC_ADC_OUT_CH0_H_ADDR                     MT6368_AUXADC_ADC0_H
#define MT6368_PMIC_AUXADC_ADC_OUT_CH0_H_MASK                     0x7F
#define MT6368_PMIC_AUXADC_ADC_OUT_CH0_H_SHIFT                    0
#define MT6368_PMIC_AUXADC_ADC_RDY_CH0_ADDR                       MT6368_AUXADC_ADC0_H
#define MT6368_PMIC_AUXADC_ADC_RDY_CH0_MASK                       0x1
#define MT6368_PMIC_AUXADC_ADC_RDY_CH0_SHIFT                      7
#define MT6368_PMIC_AUXADC_ADC_OUT_CH1_L_ADDR                     MT6368_AUXADC_ADC1_L
#define MT6368_PMIC_AUXADC_ADC_OUT_CH1_L_MASK                     0xFF
#define MT6368_PMIC_AUXADC_ADC_OUT_CH1_L_SHIFT                    0
#define MT6368_PMIC_AUXADC_ADC_OUT_CH1_H_ADDR                     MT6368_AUXADC_ADC1_H
#define MT6368_PMIC_AUXADC_ADC_OUT_CH1_H_MASK                     0x7F
#define MT6368_PMIC_AUXADC_ADC_OUT_CH1_H_SHIFT                    0
#define MT6368_PMIC_AUXADC_ADC_RDY_CH1_ADDR                       MT6368_AUXADC_ADC1_H
#define MT6368_PMIC_AUXADC_ADC_RDY_CH1_MASK                       0x1
#define MT6368_PMIC_AUXADC_ADC_RDY_CH1_SHIFT                      7
#define MT6368_PMIC_AUXADC_ADC_OUT_CH2_L_ADDR                     MT6368_AUXADC_ADC2_L
#define MT6368_PMIC_AUXADC_ADC_OUT_CH2_L_MASK                     0xFF
#define MT6368_PMIC_AUXADC_ADC_OUT_CH2_L_SHIFT                    0
#define MT6368_PMIC_AUXADC_ADC_OUT_CH2_H_ADDR                     MT6368_AUXADC_ADC2_H
#define MT6368_PMIC_AUXADC_ADC_OUT_CH2_H_MASK                     0xF
#define MT6368_PMIC_AUXADC_ADC_OUT_CH2_H_SHIFT                    0
#define MT6368_PMIC_AUXADC_ADC_RDY_CH2_ADDR                       MT6368_AUXADC_ADC2_H
#define MT6368_PMIC_AUXADC_ADC_RDY_CH2_MASK                       0x1
#define MT6368_PMIC_AUXADC_ADC_RDY_CH2_SHIFT                      7
#define MT6368_PMIC_AUXADC_ADC_OUT_CH3_L_ADDR                     MT6368_AUXADC_ADC3_L
#define MT6368_PMIC_AUXADC_ADC_OUT_CH3_L_MASK                     0xFF
#define MT6368_PMIC_AUXADC_ADC_OUT_CH3_L_SHIFT                    0
#define MT6368_PMIC_AUXADC_ADC_OUT_CH3_H_ADDR                     MT6368_AUXADC_ADC3_H
#define MT6368_PMIC_AUXADC_ADC_OUT_CH3_H_MASK                     0xF
#define MT6368_PMIC_AUXADC_ADC_OUT_CH3_H_SHIFT                    0
#define MT6368_PMIC_AUXADC_ADC_RDY_CH3_ADDR                       MT6368_AUXADC_ADC3_H
#define MT6368_PMIC_AUXADC_ADC_RDY_CH3_MASK                       0x1
#define MT6368_PMIC_AUXADC_ADC_RDY_CH3_SHIFT                      7
#define MT6368_PMIC_AUXADC_ADC_OUT_CH4_L_ADDR                     MT6368_AUXADC_ADC4_L
#define MT6368_PMIC_AUXADC_ADC_OUT_CH4_L_MASK                     0xFF
#define MT6368_PMIC_AUXADC_ADC_OUT_CH4_L_SHIFT                    0
#define MT6368_PMIC_AUXADC_ADC_OUT_CH4_H_ADDR                     MT6368_AUXADC_ADC4_H
#define MT6368_PMIC_AUXADC_ADC_OUT_CH4_H_MASK                     0xF
#define MT6368_PMIC_AUXADC_ADC_OUT_CH4_H_SHIFT                    0
#define MT6368_PMIC_AUXADC_ADC_RDY_CH4_ADDR                       MT6368_AUXADC_ADC4_H
#define MT6368_PMIC_AUXADC_ADC_RDY_CH4_MASK                       0x1
#define MT6368_PMIC_AUXADC_ADC_RDY_CH4_SHIFT                      7
#define MT6368_PMIC_AUXADC_ADC_OUT_CH5_L_ADDR                     MT6368_AUXADC_ADC5_L
#define MT6368_PMIC_AUXADC_ADC_OUT_CH5_L_MASK                     0xFF
#define MT6368_PMIC_AUXADC_ADC_OUT_CH5_L_SHIFT                    0
#define MT6368_PMIC_AUXADC_ADC_OUT_CH5_H_ADDR                     MT6368_AUXADC_ADC5_H
#define MT6368_PMIC_AUXADC_ADC_OUT_CH5_H_MASK                     0xF
#define MT6368_PMIC_AUXADC_ADC_OUT_CH5_H_SHIFT                    0
#define MT6368_PMIC_AUXADC_ADC_RDY_CH5_ADDR                       MT6368_AUXADC_ADC5_H
#define MT6368_PMIC_AUXADC_ADC_RDY_CH5_MASK                       0x1
#define MT6368_PMIC_AUXADC_ADC_RDY_CH5_SHIFT                      7
#define MT6368_PMIC_AUXADC_ADC_OUT_CH6_L_ADDR                     MT6368_AUXADC_ADC6_L
#define MT6368_PMIC_AUXADC_ADC_OUT_CH6_L_MASK                     0xFF
#define MT6368_PMIC_AUXADC_ADC_OUT_CH6_L_SHIFT                    0
#define MT6368_PMIC_AUXADC_ADC_OUT_CH6_H_ADDR                     MT6368_AUXADC_ADC6_H
#define MT6368_PMIC_AUXADC_ADC_OUT_CH6_H_MASK                     0xF
#define MT6368_PMIC_AUXADC_ADC_OUT_CH6_H_SHIFT                    0
#define MT6368_PMIC_AUXADC_ADC_RDY_CH6_ADDR                       MT6368_AUXADC_ADC6_H
#define MT6368_PMIC_AUXADC_ADC_RDY_CH6_MASK                       0x1
#define MT6368_PMIC_AUXADC_ADC_RDY_CH6_SHIFT                      7
#define MT6368_PMIC_AUXADC_ADC_OUT_CH7_L_ADDR                     MT6368_AUXADC_ADC7_L
#define MT6368_PMIC_AUXADC_ADC_OUT_CH7_L_MASK                     0xFF
#define MT6368_PMIC_AUXADC_ADC_OUT_CH7_L_SHIFT                    0
#define MT6368_PMIC_AUXADC_ADC_OUT_CH7_H_ADDR                     MT6368_AUXADC_ADC7_H
#define MT6368_PMIC_AUXADC_ADC_OUT_CH7_H_MASK                     0x7F
#define MT6368_PMIC_AUXADC_ADC_OUT_CH7_H_SHIFT                    0
#define MT6368_PMIC_AUXADC_ADC_RDY_CH7_ADDR                       MT6368_AUXADC_ADC7_H
#define MT6368_PMIC_AUXADC_ADC_RDY_CH7_MASK                       0x1
#define MT6368_PMIC_AUXADC_ADC_RDY_CH7_SHIFT                      7
#define MT6368_PMIC_AUXADC_ADC_OUT_CH8_L_ADDR                     MT6368_AUXADC_ADC8_L
#define MT6368_PMIC_AUXADC_ADC_OUT_CH8_L_MASK                     0xFF
#define MT6368_PMIC_AUXADC_ADC_OUT_CH8_L_SHIFT                    0
#define MT6368_PMIC_AUXADC_ADC_OUT_CH8_H_ADDR                     MT6368_AUXADC_ADC8_H
#define MT6368_PMIC_AUXADC_ADC_OUT_CH8_H_MASK                     0xF
#define MT6368_PMIC_AUXADC_ADC_OUT_CH8_H_SHIFT                    0
#define MT6368_PMIC_AUXADC_ADC_RDY_CH8_ADDR                       MT6368_AUXADC_ADC8_H
#define MT6368_PMIC_AUXADC_ADC_RDY_CH8_MASK                       0x1
#define MT6368_PMIC_AUXADC_ADC_RDY_CH8_SHIFT                      7
#define MT6368_PMIC_AUXADC_ADC_OUT_CH9_L_ADDR                     MT6368_AUXADC_ADC9_L
#define MT6368_PMIC_AUXADC_ADC_OUT_CH9_L_MASK                     0xFF
#define MT6368_PMIC_AUXADC_ADC_OUT_CH9_L_SHIFT                    0
#define MT6368_PMIC_AUXADC_ADC_OUT_CH9_H_ADDR                     MT6368_AUXADC_ADC9_H
#define MT6368_PMIC_AUXADC_ADC_OUT_CH9_H_MASK                     0x7F
#define MT6368_PMIC_AUXADC_ADC_OUT_CH9_H_SHIFT                    0
#define MT6368_PMIC_AUXADC_ADC_RDY_CH9_ADDR                       MT6368_AUXADC_ADC9_H
#define MT6368_PMIC_AUXADC_ADC_RDY_CH9_MASK                       0x1
#define MT6368_PMIC_AUXADC_ADC_RDY_CH9_SHIFT                      7
#define MT6368_PMIC_AUXADC_ADC_OUT_CH10_L_ADDR                    MT6368_AUXADC_ADC10_L
#define MT6368_PMIC_AUXADC_ADC_OUT_CH10_L_MASK                    0xFF
#define MT6368_PMIC_AUXADC_ADC_OUT_CH10_L_SHIFT                   0
#define MT6368_PMIC_AUXADC_ADC_OUT_CH10_H_ADDR                    MT6368_AUXADC_ADC10_H
#define MT6368_PMIC_AUXADC_ADC_OUT_CH10_H_MASK                    0x7F
#define MT6368_PMIC_AUXADC_ADC_OUT_CH10_H_SHIFT                   0
#define MT6368_PMIC_AUXADC_ADC_RDY_CH10_ADDR                      MT6368_AUXADC_ADC10_H
#define MT6368_PMIC_AUXADC_ADC_RDY_CH10_MASK                      0x1
#define MT6368_PMIC_AUXADC_ADC_RDY_CH10_SHIFT                     7
#define MT6368_PMIC_AUXADC_ADC_OUT_CH11_L_ADDR                    MT6368_AUXADC_ADC11_L
#define MT6368_PMIC_AUXADC_ADC_OUT_CH11_L_MASK                    0xFF
#define MT6368_PMIC_AUXADC_ADC_OUT_CH11_L_SHIFT                   0
#define MT6368_PMIC_AUXADC_ADC_OUT_CH11_H_ADDR                    MT6368_AUXADC_ADC11_H
#define MT6368_PMIC_AUXADC_ADC_OUT_CH11_H_MASK                    0xF
#define MT6368_PMIC_AUXADC_ADC_OUT_CH11_H_SHIFT                   0
#define MT6368_PMIC_AUXADC_ADC_RDY_CH11_ADDR                      MT6368_AUXADC_ADC11_H
#define MT6368_PMIC_AUXADC_ADC_RDY_CH11_MASK                      0x1
#define MT6368_PMIC_AUXADC_ADC_RDY_CH11_SHIFT                     7
#define MT6368_PMIC_AUXADC_ADC_OUT_CH14_15_L_ADDR                 MT6368_AUXADC_ADC14_L
#define MT6368_PMIC_AUXADC_ADC_OUT_CH14_15_L_MASK                 0xFF
#define MT6368_PMIC_AUXADC_ADC_OUT_CH14_15_L_SHIFT                0
#define MT6368_PMIC_AUXADC_ADC_OUT_CH14_15_H_ADDR                 MT6368_AUXADC_ADC14_H
#define MT6368_PMIC_AUXADC_ADC_OUT_CH14_15_H_MASK                 0x7F
#define MT6368_PMIC_AUXADC_ADC_OUT_CH14_15_H_SHIFT                0
#define MT6368_PMIC_AUXADC_ADC_RDY_CH14_15_ADDR                   MT6368_AUXADC_ADC14_H
#define MT6368_PMIC_AUXADC_ADC_RDY_CH14_15_MASK                   0x1
#define MT6368_PMIC_AUXADC_ADC_RDY_CH14_15_SHIFT                  7
#define MT6368_PMIC_AUXADC_ADC_OUT_CH7_BY_GPS_L_ADDR              MT6368_AUXADC_ADC15_L
#define MT6368_PMIC_AUXADC_ADC_OUT_CH7_BY_GPS_L_MASK              0xFF
#define MT6368_PMIC_AUXADC_ADC_OUT_CH7_BY_GPS_L_SHIFT             0
#define MT6368_PMIC_AUXADC_ADC_OUT_CH7_BY_GPS_H_ADDR              MT6368_AUXADC_ADC15_H
#define MT6368_PMIC_AUXADC_ADC_OUT_CH7_BY_GPS_H_MASK              0x7F
#define MT6368_PMIC_AUXADC_ADC_OUT_CH7_BY_GPS_H_SHIFT             0
#define MT6368_PMIC_AUXADC_ADC_RDY_CH7_BY_GPS_ADDR                MT6368_AUXADC_ADC15_H
#define MT6368_PMIC_AUXADC_ADC_RDY_CH7_BY_GPS_MASK                0x1
#define MT6368_PMIC_AUXADC_ADC_RDY_CH7_BY_GPS_SHIFT               7
#define MT6368_PMIC_AUXADC_ADC_OUT_CH7_BY_MD_L_ADDR               MT6368_AUXADC_ADC16_L
#define MT6368_PMIC_AUXADC_ADC_OUT_CH7_BY_MD_L_MASK               0xFF
#define MT6368_PMIC_AUXADC_ADC_OUT_CH7_BY_MD_L_SHIFT              0
#define MT6368_PMIC_AUXADC_ADC_OUT_CH7_BY_MD_H_ADDR               MT6368_AUXADC_ADC16_H
#define MT6368_PMIC_AUXADC_ADC_OUT_CH7_BY_MD_H_MASK               0x7F
#define MT6368_PMIC_AUXADC_ADC_OUT_CH7_BY_MD_H_SHIFT              0
#define MT6368_PMIC_AUXADC_ADC_RDY_CH7_BY_MD_ADDR                 MT6368_AUXADC_ADC16_H
#define MT6368_PMIC_AUXADC_ADC_RDY_CH7_BY_MD_MASK                 0x1
#define MT6368_PMIC_AUXADC_ADC_RDY_CH7_BY_MD_SHIFT                7
#define MT6368_PMIC_AUXADC_ADC_OUT_CH7_BY_AP_L_ADDR               MT6368_AUXADC_ADC17_L
#define MT6368_PMIC_AUXADC_ADC_OUT_CH7_BY_AP_L_MASK               0xFF
#define MT6368_PMIC_AUXADC_ADC_OUT_CH7_BY_AP_L_SHIFT              0
#define MT6368_PMIC_AUXADC_ADC_OUT_CH7_BY_AP_H_ADDR               MT6368_AUXADC_ADC17_H
#define MT6368_PMIC_AUXADC_ADC_OUT_CH7_BY_AP_H_MASK               0x7F
#define MT6368_PMIC_AUXADC_ADC_OUT_CH7_BY_AP_H_SHIFT              0
#define MT6368_PMIC_AUXADC_ADC_RDY_CH7_BY_AP_ADDR                 MT6368_AUXADC_ADC17_H
#define MT6368_PMIC_AUXADC_ADC_RDY_CH7_BY_AP_MASK                 0x1
#define MT6368_PMIC_AUXADC_ADC_RDY_CH7_BY_AP_SHIFT                7
#define MT6368_PMIC_AUXADC_ADC_OUT_CH4_BY_MD_L_ADDR               MT6368_AUXADC_ADC18_L
#define MT6368_PMIC_AUXADC_ADC_OUT_CH4_BY_MD_L_MASK               0xFF
#define MT6368_PMIC_AUXADC_ADC_OUT_CH4_BY_MD_L_SHIFT              0
#define MT6368_PMIC_AUXADC_ADC_OUT_CH4_BY_MD_H_ADDR               MT6368_AUXADC_ADC18_H
#define MT6368_PMIC_AUXADC_ADC_OUT_CH4_BY_MD_H_MASK               0xF
#define MT6368_PMIC_AUXADC_ADC_OUT_CH4_BY_MD_H_SHIFT              0
#define MT6368_PMIC_AUXADC_ADC_RDY_CH4_BY_MD_ADDR                 MT6368_AUXADC_ADC18_H
#define MT6368_PMIC_AUXADC_ADC_RDY_CH4_BY_MD_MASK                 0x1
#define MT6368_PMIC_AUXADC_ADC_RDY_CH4_BY_MD_SHIFT                7
#define MT6368_PMIC_AUXADC_ADC_OUT_PWRON_PCHR_L_ADDR              MT6368_AUXADC_ADC19_L
#define MT6368_PMIC_AUXADC_ADC_OUT_PWRON_PCHR_L_MASK              0xFF
#define MT6368_PMIC_AUXADC_ADC_OUT_PWRON_PCHR_L_SHIFT             0
#define MT6368_PMIC_AUXADC_ADC_OUT_PWRON_PCHR_H_ADDR              MT6368_AUXADC_ADC19_H
#define MT6368_PMIC_AUXADC_ADC_OUT_PWRON_PCHR_H_MASK              0x7F
#define MT6368_PMIC_AUXADC_ADC_OUT_PWRON_PCHR_H_SHIFT             0
#define MT6368_PMIC_AUXADC_ADC_RDY_PWRON_PCHR_ADDR                MT6368_AUXADC_ADC19_H
#define MT6368_PMIC_AUXADC_ADC_RDY_PWRON_PCHR_MASK                0x1
#define MT6368_PMIC_AUXADC_ADC_RDY_PWRON_PCHR_SHIFT               7
#define MT6368_PMIC_AUXADC_ADC_OUT_WAKEUP_PCHR_L_ADDR             MT6368_AUXADC_ADC20_L
#define MT6368_PMIC_AUXADC_ADC_OUT_WAKEUP_PCHR_L_MASK             0xFF
#define MT6368_PMIC_AUXADC_ADC_OUT_WAKEUP_PCHR_L_SHIFT            0
#define MT6368_PMIC_AUXADC_ADC_OUT_WAKEUP_PCHR_H_ADDR             MT6368_AUXADC_ADC20_H
#define MT6368_PMIC_AUXADC_ADC_OUT_WAKEUP_PCHR_H_MASK             0x7F
#define MT6368_PMIC_AUXADC_ADC_OUT_WAKEUP_PCHR_H_SHIFT            0
#define MT6368_PMIC_AUXADC_ADC_RDY_WAKEUP_PCHR_ADDR               MT6368_AUXADC_ADC20_H
#define MT6368_PMIC_AUXADC_ADC_RDY_WAKEUP_PCHR_MASK               0x1
#define MT6368_PMIC_AUXADC_ADC_RDY_WAKEUP_PCHR_SHIFT              7
#define MT6368_PMIC_AUXADC_ADC_OUT_CH0_BY_MD_L_ADDR               MT6368_AUXADC_ADC21_L
#define MT6368_PMIC_AUXADC_ADC_OUT_CH0_BY_MD_L_MASK               0xFF
#define MT6368_PMIC_AUXADC_ADC_OUT_CH0_BY_MD_L_SHIFT              0
#define MT6368_PMIC_AUXADC_ADC_OUT_CH0_BY_MD_H_ADDR               MT6368_AUXADC_ADC21_H
#define MT6368_PMIC_AUXADC_ADC_OUT_CH0_BY_MD_H_MASK               0x7F
#define MT6368_PMIC_AUXADC_ADC_OUT_CH0_BY_MD_H_SHIFT              0
#define MT6368_PMIC_AUXADC_ADC_RDY_CH0_BY_MD_ADDR                 MT6368_AUXADC_ADC21_H
#define MT6368_PMIC_AUXADC_ADC_RDY_CH0_BY_MD_MASK                 0x1
#define MT6368_PMIC_AUXADC_ADC_RDY_CH0_BY_MD_SHIFT                7
#define MT6368_PMIC_AUXADC_ADC_OUT_CH0_BY_AP_L_ADDR               MT6368_AUXADC_ADC22_L
#define MT6368_PMIC_AUXADC_ADC_OUT_CH0_BY_AP_L_MASK               0xFF
#define MT6368_PMIC_AUXADC_ADC_OUT_CH0_BY_AP_L_SHIFT              0
#define MT6368_PMIC_AUXADC_ADC_OUT_CH0_BY_AP_H_ADDR               MT6368_AUXADC_ADC22_H
#define MT6368_PMIC_AUXADC_ADC_OUT_CH0_BY_AP_H_MASK               0x7F
#define MT6368_PMIC_AUXADC_ADC_OUT_CH0_BY_AP_H_SHIFT              0
#define MT6368_PMIC_AUXADC_ADC_RDY_CH0_BY_AP_ADDR                 MT6368_AUXADC_ADC22_H
#define MT6368_PMIC_AUXADC_ADC_RDY_CH0_BY_AP_MASK                 0x1
#define MT6368_PMIC_AUXADC_ADC_RDY_CH0_BY_AP_SHIFT                7
#define MT6368_PMIC_AUXADC_ADC_OUT_CH1_BY_MD_L_ADDR               MT6368_AUXADC_ADC23_L
#define MT6368_PMIC_AUXADC_ADC_OUT_CH1_BY_MD_L_MASK               0xFF
#define MT6368_PMIC_AUXADC_ADC_OUT_CH1_BY_MD_L_SHIFT              0
#define MT6368_PMIC_AUXADC_ADC_OUT_CH1_BY_MD_H_ADDR               MT6368_AUXADC_ADC23_H
#define MT6368_PMIC_AUXADC_ADC_OUT_CH1_BY_MD_H_MASK               0x7F
#define MT6368_PMIC_AUXADC_ADC_OUT_CH1_BY_MD_H_SHIFT              0
#define MT6368_PMIC_AUXADC_ADC_RDY_CH1_BY_MD_ADDR                 MT6368_AUXADC_ADC23_H
#define MT6368_PMIC_AUXADC_ADC_RDY_CH1_BY_MD_MASK                 0x1
#define MT6368_PMIC_AUXADC_ADC_RDY_CH1_BY_MD_SHIFT                7
#define MT6368_PMIC_AUXADC_ADC_OUT_CH1_BY_AP_L_ADDR               MT6368_AUXADC_ADC24_L
#define MT6368_PMIC_AUXADC_ADC_OUT_CH1_BY_AP_L_MASK               0xFF
#define MT6368_PMIC_AUXADC_ADC_OUT_CH1_BY_AP_L_SHIFT              0
#define MT6368_PMIC_AUXADC_ADC_OUT_CH1_BY_AP_H_ADDR               MT6368_AUXADC_ADC24_H
#define MT6368_PMIC_AUXADC_ADC_OUT_CH1_BY_AP_H_MASK               0x7F
#define MT6368_PMIC_AUXADC_ADC_OUT_CH1_BY_AP_H_SHIFT              0
#define MT6368_PMIC_AUXADC_ADC_RDY_CH1_BY_AP_ADDR                 MT6368_AUXADC_ADC24_H
#define MT6368_PMIC_AUXADC_ADC_RDY_CH1_BY_AP_MASK                 0x1
#define MT6368_PMIC_AUXADC_ADC_RDY_CH1_BY_AP_SHIFT                7
#define MT6368_PMIC_AUXADC_ADC_OUT_FGADC_PCHR_L_ADDR              MT6368_AUXADC_ADC26_L
#define MT6368_PMIC_AUXADC_ADC_OUT_FGADC_PCHR_L_MASK              0xFF
#define MT6368_PMIC_AUXADC_ADC_OUT_FGADC_PCHR_L_SHIFT             0
#define MT6368_PMIC_AUXADC_ADC_OUT_FGADC_PCHR_H_ADDR              MT6368_AUXADC_ADC26_H
#define MT6368_PMIC_AUXADC_ADC_OUT_FGADC_PCHR_H_MASK              0x7F
#define MT6368_PMIC_AUXADC_ADC_OUT_FGADC_PCHR_H_SHIFT             0
#define MT6368_PMIC_AUXADC_ADC_RDY_FGADC_PCHR_ADDR                MT6368_AUXADC_ADC26_H
#define MT6368_PMIC_AUXADC_ADC_RDY_FGADC_PCHR_MASK                0x1
#define MT6368_PMIC_AUXADC_ADC_RDY_FGADC_PCHR_SHIFT               7
#define MT6368_PMIC_AUXADC_ADC_OUT_BAT_PLUGIN_PCHR_L_ADDR         MT6368_AUXADC_ADC27_L
#define MT6368_PMIC_AUXADC_ADC_OUT_BAT_PLUGIN_PCHR_L_MASK         0xFF
#define MT6368_PMIC_AUXADC_ADC_OUT_BAT_PLUGIN_PCHR_L_SHIFT        0
#define MT6368_PMIC_AUXADC_ADC_OUT_BAT_PLUGIN_PCHR_H_ADDR         MT6368_AUXADC_ADC27_H
#define MT6368_PMIC_AUXADC_ADC_OUT_BAT_PLUGIN_PCHR_H_MASK         0x7F
#define MT6368_PMIC_AUXADC_ADC_OUT_BAT_PLUGIN_PCHR_H_SHIFT        0
#define MT6368_PMIC_AUXADC_ADC_RDY_BAT_PLUGIN_PCHR_ADDR           MT6368_AUXADC_ADC27_H
#define MT6368_PMIC_AUXADC_ADC_RDY_BAT_PLUGIN_PCHR_MASK           0x1
#define MT6368_PMIC_AUXADC_ADC_RDY_BAT_PLUGIN_PCHR_SHIFT          7
#define MT6368_PMIC_AUXADC_ADC_OUT_RAW_L_ADDR                     MT6368_AUXADC_ADC30_L
#define MT6368_PMIC_AUXADC_ADC_OUT_RAW_L_MASK                     0xFF
#define MT6368_PMIC_AUXADC_ADC_OUT_RAW_L_SHIFT                    0
#define MT6368_PMIC_AUXADC_ADC_OUT_RAW_H_ADDR                     MT6368_AUXADC_ADC30_H
#define MT6368_PMIC_AUXADC_ADC_OUT_RAW_H_MASK                     0x7F
#define MT6368_PMIC_AUXADC_ADC_OUT_RAW_H_SHIFT                    0
#define MT6368_PMIC_AUXADC_ADC_OUT_DCXO_BY_GPS_L_ADDR             MT6368_AUXADC_ADC32_L
#define MT6368_PMIC_AUXADC_ADC_OUT_DCXO_BY_GPS_L_MASK             0xFF
#define MT6368_PMIC_AUXADC_ADC_OUT_DCXO_BY_GPS_L_SHIFT            0
#define MT6368_PMIC_AUXADC_ADC_OUT_DCXO_BY_GPS_H_ADDR             MT6368_AUXADC_ADC32_H
#define MT6368_PMIC_AUXADC_ADC_OUT_DCXO_BY_GPS_H_MASK             0x7F
#define MT6368_PMIC_AUXADC_ADC_OUT_DCXO_BY_GPS_H_SHIFT            0
#define MT6368_PMIC_AUXADC_ADC_RDY_DCXO_BY_GPS_ADDR               MT6368_AUXADC_ADC32_H
#define MT6368_PMIC_AUXADC_ADC_RDY_DCXO_BY_GPS_MASK               0x1
#define MT6368_PMIC_AUXADC_ADC_RDY_DCXO_BY_GPS_SHIFT              7
#define MT6368_PMIC_AUXADC_ADC_OUT_DCXO_BY_MD_L_ADDR              MT6368_AUXADC_ADC33_L
#define MT6368_PMIC_AUXADC_ADC_OUT_DCXO_BY_MD_L_MASK              0xFF
#define MT6368_PMIC_AUXADC_ADC_OUT_DCXO_BY_MD_L_SHIFT             0
#define MT6368_PMIC_AUXADC_ADC_OUT_DCXO_BY_MD_H_ADDR              MT6368_AUXADC_ADC33_H
#define MT6368_PMIC_AUXADC_ADC_OUT_DCXO_BY_MD_H_MASK              0x7F
#define MT6368_PMIC_AUXADC_ADC_OUT_DCXO_BY_MD_H_SHIFT             0
#define MT6368_PMIC_AUXADC_ADC_RDY_DCXO_BY_MD_ADDR                MT6368_AUXADC_ADC33_H
#define MT6368_PMIC_AUXADC_ADC_RDY_DCXO_BY_MD_MASK                0x1
#define MT6368_PMIC_AUXADC_ADC_RDY_DCXO_BY_MD_SHIFT               7
#define MT6368_PMIC_AUXADC_ADC_OUT_DCXO_BY_AP_L_ADDR              MT6368_AUXADC_ADC34_L
#define MT6368_PMIC_AUXADC_ADC_OUT_DCXO_BY_AP_L_MASK              0xFF
#define MT6368_PMIC_AUXADC_ADC_OUT_DCXO_BY_AP_L_SHIFT             0
#define MT6368_PMIC_AUXADC_ADC_OUT_DCXO_BY_AP_H_ADDR              MT6368_AUXADC_ADC34_H
#define MT6368_PMIC_AUXADC_ADC_OUT_DCXO_BY_AP_H_MASK              0x7F
#define MT6368_PMIC_AUXADC_ADC_OUT_DCXO_BY_AP_H_SHIFT             0
#define MT6368_PMIC_AUXADC_ADC_RDY_DCXO_BY_AP_ADDR                MT6368_AUXADC_ADC34_H
#define MT6368_PMIC_AUXADC_ADC_RDY_DCXO_BY_AP_MASK                0x1
#define MT6368_PMIC_AUXADC_ADC_RDY_DCXO_BY_AP_SHIFT               7
#define MT6368_PMIC_AUXADC_ADC_OUT_BATID_L_ADDR                   MT6368_AUXADC_ADC37_L
#define MT6368_PMIC_AUXADC_ADC_OUT_BATID_L_MASK                   0xFF
#define MT6368_PMIC_AUXADC_ADC_OUT_BATID_L_SHIFT                  0
#define MT6368_PMIC_AUXADC_ADC_OUT_BATID_H_ADDR                   MT6368_AUXADC_ADC37_H
#define MT6368_PMIC_AUXADC_ADC_OUT_BATID_H_MASK                   0xF
#define MT6368_PMIC_AUXADC_ADC_OUT_BATID_H_SHIFT                  0
#define MT6368_PMIC_AUXADC_ADC_RDY_BATID_ADDR                     MT6368_AUXADC_ADC37_H
#define MT6368_PMIC_AUXADC_ADC_RDY_BATID_MASK                     0x1
#define MT6368_PMIC_AUXADC_ADC_RDY_BATID_SHIFT                    7
#define MT6368_PMIC_AUXADC_ADC_OUT_CH4_BY_THR1_L_ADDR             MT6368_AUXADC_ADC38_L
#define MT6368_PMIC_AUXADC_ADC_OUT_CH4_BY_THR1_L_MASK             0xFF
#define MT6368_PMIC_AUXADC_ADC_OUT_CH4_BY_THR1_L_SHIFT            0
#define MT6368_PMIC_AUXADC_ADC_OUT_CH4_BY_THR1_H_ADDR             MT6368_AUXADC_ADC38_H
#define MT6368_PMIC_AUXADC_ADC_OUT_CH4_BY_THR1_H_MASK             0xF
#define MT6368_PMIC_AUXADC_ADC_OUT_CH4_BY_THR1_H_SHIFT            0
#define MT6368_PMIC_AUXADC_ADC_RDY_CH4_BY_THR1_ADDR               MT6368_AUXADC_ADC38_H
#define MT6368_PMIC_AUXADC_ADC_RDY_CH4_BY_THR1_MASK               0x1
#define MT6368_PMIC_AUXADC_ADC_RDY_CH4_BY_THR1_SHIFT              7
#define MT6368_PMIC_AUXADC_ADC_OUT_CH4_BY_THR2_L_ADDR             MT6368_AUXADC_ADC39_L
#define MT6368_PMIC_AUXADC_ADC_OUT_CH4_BY_THR2_L_MASK             0xFF
#define MT6368_PMIC_AUXADC_ADC_OUT_CH4_BY_THR2_L_SHIFT            0
#define MT6368_PMIC_AUXADC_ADC_OUT_CH4_BY_THR2_H_ADDR             MT6368_AUXADC_ADC39_H
#define MT6368_PMIC_AUXADC_ADC_OUT_CH4_BY_THR2_H_MASK             0xF
#define MT6368_PMIC_AUXADC_ADC_OUT_CH4_BY_THR2_H_SHIFT            0
#define MT6368_PMIC_AUXADC_ADC_RDY_CH4_BY_THR2_ADDR               MT6368_AUXADC_ADC39_H
#define MT6368_PMIC_AUXADC_ADC_RDY_CH4_BY_THR2_MASK               0x1
#define MT6368_PMIC_AUXADC_ADC_RDY_CH4_BY_THR2_SHIFT              7
#define MT6368_PMIC_AUXADC_ADC_OUT_CH4_BY_THR3_L_ADDR             MT6368_AUXADC_ADC40_L
#define MT6368_PMIC_AUXADC_ADC_OUT_CH4_BY_THR3_L_MASK             0xFF
#define MT6368_PMIC_AUXADC_ADC_OUT_CH4_BY_THR3_L_SHIFT            0
#define MT6368_PMIC_AUXADC_ADC_OUT_CH4_BY_THR3_H_ADDR             MT6368_AUXADC_ADC40_H
#define MT6368_PMIC_AUXADC_ADC_OUT_CH4_BY_THR3_H_MASK             0xF
#define MT6368_PMIC_AUXADC_ADC_OUT_CH4_BY_THR3_H_SHIFT            0
#define MT6368_PMIC_AUXADC_ADC_RDY_CH4_BY_THR3_ADDR               MT6368_AUXADC_ADC40_H
#define MT6368_PMIC_AUXADC_ADC_RDY_CH4_BY_THR3_MASK               0x1
#define MT6368_PMIC_AUXADC_ADC_RDY_CH4_BY_THR3_SHIFT              7
#define MT6368_PMIC_AUXADC_ADC_OUT_CH12_NTCT0_L_ADDR              MT6368_AUXADC_ADC_NTCT0_L
#define MT6368_PMIC_AUXADC_ADC_OUT_CH12_NTCT0_L_MASK              0xFF
#define MT6368_PMIC_AUXADC_ADC_OUT_CH12_NTCT0_L_SHIFT             0
#define MT6368_PMIC_AUXADC_ADC_OUT_CH12_NTCT0_H_ADDR              MT6368_AUXADC_ADC_NTCT0_H
#define MT6368_PMIC_AUXADC_ADC_OUT_CH12_NTCT0_H_MASK              0xF
#define MT6368_PMIC_AUXADC_ADC_OUT_CH12_NTCT0_H_SHIFT             0
#define MT6368_PMIC_AUXADC_ADC_RDY_CH12_NTCT0_ADDR                MT6368_AUXADC_ADC_NTCT0_H
#define MT6368_PMIC_AUXADC_ADC_RDY_CH12_NTCT0_MASK                0x1
#define MT6368_PMIC_AUXADC_ADC_RDY_CH12_NTCT0_SHIFT               7
#define MT6368_PMIC_AUXADC_ADC_OUT_CH12_NTCT1_L_ADDR              MT6368_AUXADC_ADC_NTCT1_L
#define MT6368_PMIC_AUXADC_ADC_OUT_CH12_NTCT1_L_MASK              0xFF
#define MT6368_PMIC_AUXADC_ADC_OUT_CH12_NTCT1_L_SHIFT             0
#define MT6368_PMIC_AUXADC_ADC_OUT_CH12_NTCT1_H_ADDR              MT6368_AUXADC_ADC_NTCT1_H
#define MT6368_PMIC_AUXADC_ADC_OUT_CH12_NTCT1_H_MASK              0xF
#define MT6368_PMIC_AUXADC_ADC_OUT_CH12_NTCT1_H_SHIFT             0
#define MT6368_PMIC_AUXADC_ADC_RDY_CH12_NTCT1_ADDR                MT6368_AUXADC_ADC_NTCT1_H
#define MT6368_PMIC_AUXADC_ADC_RDY_CH12_NTCT1_MASK                0x1
#define MT6368_PMIC_AUXADC_ADC_RDY_CH12_NTCT1_SHIFT               7
#define MT6368_PMIC_AUXADC_ADC_OUT_CH12_NTCT2_L_ADDR              MT6368_AUXADC_ADC_NTCT2_L
#define MT6368_PMIC_AUXADC_ADC_OUT_CH12_NTCT2_L_MASK              0xFF
#define MT6368_PMIC_AUXADC_ADC_OUT_CH12_NTCT2_L_SHIFT             0
#define MT6368_PMIC_AUXADC_ADC_OUT_CH12_NTCT2_H_ADDR              MT6368_AUXADC_ADC_NTCT2_H
#define MT6368_PMIC_AUXADC_ADC_OUT_CH12_NTCT2_H_MASK              0xF
#define MT6368_PMIC_AUXADC_ADC_OUT_CH12_NTCT2_H_SHIFT             0
#define MT6368_PMIC_AUXADC_ADC_RDY_CH12_NTCT2_ADDR                MT6368_AUXADC_ADC_NTCT2_H
#define MT6368_PMIC_AUXADC_ADC_RDY_CH12_NTCT2_MASK                0x1
#define MT6368_PMIC_AUXADC_ADC_RDY_CH12_NTCT2_SHIFT               7
#define MT6368_PMIC_AUXADC_ADC_OUT_CH12_NTCT3_L_ADDR              MT6368_AUXADC_ADC_NTCT3_L
#define MT6368_PMIC_AUXADC_ADC_OUT_CH12_NTCT3_L_MASK              0xFF
#define MT6368_PMIC_AUXADC_ADC_OUT_CH12_NTCT3_L_SHIFT             0
#define MT6368_PMIC_AUXADC_ADC_OUT_CH12_NTCT3_H_ADDR              MT6368_AUXADC_ADC_NTCT3_H
#define MT6368_PMIC_AUXADC_ADC_OUT_CH12_NTCT3_H_MASK              0xF
#define MT6368_PMIC_AUXADC_ADC_OUT_CH12_NTCT3_H_SHIFT             0
#define MT6368_PMIC_AUXADC_ADC_RDY_CH12_NTCT3_ADDR                MT6368_AUXADC_ADC_NTCT3_H
#define MT6368_PMIC_AUXADC_ADC_RDY_CH12_NTCT3_MASK                0x1
#define MT6368_PMIC_AUXADC_ADC_RDY_CH12_NTCT3_SHIFT               7
#define MT6368_PMIC_AUXADC_ADC_OUT_CH12_L_ADDR                    MT6368_AUXADC_ADC_CH12_L
#define MT6368_PMIC_AUXADC_ADC_OUT_CH12_L_MASK                    0xFF
#define MT6368_PMIC_AUXADC_ADC_OUT_CH12_L_SHIFT                   0
#define MT6368_PMIC_AUXADC_ADC_OUT_CH12_H_ADDR                    MT6368_AUXADC_ADC_CH12_H
#define MT6368_PMIC_AUXADC_ADC_OUT_CH12_H_MASK                    0x7F
#define MT6368_PMIC_AUXADC_ADC_OUT_CH12_H_SHIFT                   0
#define MT6368_PMIC_AUXADC_ADC_RDY_CH12_ADDR                      MT6368_AUXADC_ADC_CH12_H
#define MT6368_PMIC_AUXADC_ADC_RDY_CH12_MASK                      0x1
#define MT6368_PMIC_AUXADC_ADC_RDY_CH12_SHIFT                     7
#define MT6368_PMIC_AUXADC_ADC_OUT_CH13_EXT0_L_ADDR               MT6368_AUXADC_ADC_EXT0_L
#define MT6368_PMIC_AUXADC_ADC_OUT_CH13_EXT0_L_MASK               0xFF
#define MT6368_PMIC_AUXADC_ADC_OUT_CH13_EXT0_L_SHIFT              0
#define MT6368_PMIC_AUXADC_ADC_OUT_CH13_EXT0_H_ADDR               MT6368_AUXADC_ADC_EXT0_H
#define MT6368_PMIC_AUXADC_ADC_OUT_CH13_EXT0_H_MASK               0x7F
#define MT6368_PMIC_AUXADC_ADC_OUT_CH13_EXT0_H_SHIFT              0
#define MT6368_PMIC_AUXADC_ADC_RDY_CH13_EXT0_ADDR                 MT6368_AUXADC_ADC_EXT0_H
#define MT6368_PMIC_AUXADC_ADC_RDY_CH13_EXT0_MASK                 0x1
#define MT6368_PMIC_AUXADC_ADC_RDY_CH13_EXT0_SHIFT                7
#define MT6368_PMIC_AUXADC_ADC_OUT_CH13_EXT1_L_ADDR               MT6368_AUXADC_ADC_EXT1_L
#define MT6368_PMIC_AUXADC_ADC_OUT_CH13_EXT1_L_MASK               0xFF
#define MT6368_PMIC_AUXADC_ADC_OUT_CH13_EXT1_L_SHIFT              0
#define MT6368_PMIC_AUXADC_ADC_OUT_CH13_EXT1_H_ADDR               MT6368_AUXADC_ADC_EXT1_H
#define MT6368_PMIC_AUXADC_ADC_OUT_CH13_EXT1_H_MASK               0x7F
#define MT6368_PMIC_AUXADC_ADC_OUT_CH13_EXT1_H_SHIFT              0
#define MT6368_PMIC_AUXADC_ADC_RDY_CH13_EXT1_ADDR                 MT6368_AUXADC_ADC_EXT1_H
#define MT6368_PMIC_AUXADC_ADC_RDY_CH13_EXT1_MASK                 0x1
#define MT6368_PMIC_AUXADC_ADC_RDY_CH13_EXT1_SHIFT                7
#define MT6368_PMIC_AUXADC_ADC_OUT_CH14_L_ADDR                    MT6368_AUXADC_ADC_CH14_L
#define MT6368_PMIC_AUXADC_ADC_OUT_CH14_L_MASK                    0xFF
#define MT6368_PMIC_AUXADC_ADC_OUT_CH14_L_SHIFT                   0
#define MT6368_PMIC_AUXADC_ADC_OUT_CH14_H_ADDR                    MT6368_AUXADC_ADC_CH14_H
#define MT6368_PMIC_AUXADC_ADC_OUT_CH14_H_MASK                    0x7F
#define MT6368_PMIC_AUXADC_ADC_OUT_CH14_H_SHIFT                   0
#define MT6368_PMIC_AUXADC_ADC_RDY_CH14_ADDR                      MT6368_AUXADC_ADC_CH14_H
#define MT6368_PMIC_AUXADC_ADC_RDY_CH14_MASK                      0x1
#define MT6368_PMIC_AUXADC_ADC_RDY_CH14_SHIFT                     7
#define MT6368_PMIC_AUXADC_ADC_OUT_NAG_L_ADDR                     MT6368_AUXADC_ADC41_L
#define MT6368_PMIC_AUXADC_ADC_OUT_NAG_L_MASK                     0xFF
#define MT6368_PMIC_AUXADC_ADC_OUT_NAG_L_SHIFT                    0
#define MT6368_PMIC_AUXADC_ADC_OUT_NAG_H_ADDR                     MT6368_AUXADC_ADC41_H
#define MT6368_PMIC_AUXADC_ADC_OUT_NAG_H_MASK                     0x7F
#define MT6368_PMIC_AUXADC_ADC_OUT_NAG_H_SHIFT                    0
#define MT6368_PMIC_AUXADC_ADC_RDY_NAG_ADDR                       MT6368_AUXADC_ADC41_H
#define MT6368_PMIC_AUXADC_ADC_RDY_NAG_MASK                       0x1
#define MT6368_PMIC_AUXADC_ADC_RDY_NAG_SHIFT                      7
#define MT6368_PMIC_AUXADC_ADC_OUT_IMP_L_ADDR                     MT6368_AUXADC_ADC42_L
#define MT6368_PMIC_AUXADC_ADC_OUT_IMP_L_MASK                     0xFF
#define MT6368_PMIC_AUXADC_ADC_OUT_IMP_L_SHIFT                    0
#define MT6368_PMIC_AUXADC_ADC_OUT_IMP_H_ADDR                     MT6368_AUXADC_ADC42_H
#define MT6368_PMIC_AUXADC_ADC_OUT_IMP_H_MASK                     0x7F
#define MT6368_PMIC_AUXADC_ADC_OUT_IMP_H_SHIFT                    0
#define MT6368_PMIC_AUXADC_ADC_RDY_IMP_ADDR                       MT6368_AUXADC_ADC42_H
#define MT6368_PMIC_AUXADC_ADC_RDY_IMP_MASK                       0x1
#define MT6368_PMIC_AUXADC_ADC_RDY_IMP_SHIFT                      7
#define MT6368_PMIC_AUXADC_ADC_OUT_IMP_AVG_L_ADDR                 MT6368_AUXADC_ADC43_L
#define MT6368_PMIC_AUXADC_ADC_OUT_IMP_AVG_L_MASK                 0xFF
#define MT6368_PMIC_AUXADC_ADC_OUT_IMP_AVG_L_SHIFT                0
#define MT6368_PMIC_AUXADC_ADC_OUT_IMP_AVG_H_ADDR                 MT6368_AUXADC_ADC43_H
#define MT6368_PMIC_AUXADC_ADC_OUT_IMP_AVG_H_MASK                 0x7F
#define MT6368_PMIC_AUXADC_ADC_OUT_IMP_AVG_H_SHIFT                0
#define MT6368_PMIC_AUXADC_ADC_RDY_IMP_AVG_ADDR                   MT6368_AUXADC_ADC43_H
#define MT6368_PMIC_AUXADC_ADC_RDY_IMP_AVG_MASK                   0x1
#define MT6368_PMIC_AUXADC_ADC_RDY_IMP_AVG_SHIFT                  7
#define MT6368_PMIC_AUXADC_ADC_OUT_LBAT_L_ADDR                    MT6368_AUXADC_ADC44_L
#define MT6368_PMIC_AUXADC_ADC_OUT_LBAT_L_MASK                    0xFF
#define MT6368_PMIC_AUXADC_ADC_OUT_LBAT_L_SHIFT                   0
#define MT6368_PMIC_AUXADC_ADC_OUT_LBAT_H_ADDR                    MT6368_AUXADC_ADC44_H
#define MT6368_PMIC_AUXADC_ADC_OUT_LBAT_H_MASK                    0xF
#define MT6368_PMIC_AUXADC_ADC_OUT_LBAT_H_SHIFT                   0
#define MT6368_PMIC_AUXADC_ADC_RDY_LBAT_ADDR                      MT6368_AUXADC_ADC44_H
#define MT6368_PMIC_AUXADC_ADC_RDY_LBAT_MASK                      0x1
#define MT6368_PMIC_AUXADC_ADC_RDY_LBAT_SHIFT                     7
#define MT6368_PMIC_AUXADC_ADC_OUT_LBAT2_L_ADDR                   MT6368_AUXADC_ADC46_L
#define MT6368_PMIC_AUXADC_ADC_OUT_LBAT2_L_MASK                   0xFF
#define MT6368_PMIC_AUXADC_ADC_OUT_LBAT2_L_SHIFT                  0
#define MT6368_PMIC_AUXADC_ADC_OUT_LBAT2_H_ADDR                   MT6368_AUXADC_ADC46_H
#define MT6368_PMIC_AUXADC_ADC_OUT_LBAT2_H_MASK                   0xF
#define MT6368_PMIC_AUXADC_ADC_OUT_LBAT2_H_SHIFT                  0
#define MT6368_PMIC_AUXADC_ADC_RDY_LBAT2_ADDR                     MT6368_AUXADC_ADC46_H
#define MT6368_PMIC_AUXADC_ADC_RDY_LBAT2_MASK                     0x1
#define MT6368_PMIC_AUXADC_ADC_RDY_LBAT2_SHIFT                    7
#define MT6368_PMIC_AUXADC_ADC_OUT_BAT_TEMP_L_ADDR                MT6368_AUXADC_ADC45_L
#define MT6368_PMIC_AUXADC_ADC_OUT_BAT_TEMP_L_MASK                0xFF
#define MT6368_PMIC_AUXADC_ADC_OUT_BAT_TEMP_L_SHIFT               0
#define MT6368_PMIC_AUXADC_ADC_OUT_BAT_TEMP_H_ADDR                MT6368_AUXADC_ADC45_H
#define MT6368_PMIC_AUXADC_ADC_OUT_BAT_TEMP_H_MASK                0xF
#define MT6368_PMIC_AUXADC_ADC_OUT_BAT_TEMP_H_SHIFT               0
#define MT6368_PMIC_AUXADC_ADC_RDY_BAT_TEMP_ADDR                  MT6368_AUXADC_ADC45_H
#define MT6368_PMIC_AUXADC_ADC_RDY_BAT_TEMP_MASK                  0x1
#define MT6368_PMIC_AUXADC_ADC_RDY_BAT_TEMP_SHIFT                 7
#define MT6368_PMIC_AUXADC_ADC_OUT_THR_HW_L_ADDR                  MT6368_AUXADC_ADC47_L
#define MT6368_PMIC_AUXADC_ADC_OUT_THR_HW_L_MASK                  0xFF
#define MT6368_PMIC_AUXADC_ADC_OUT_THR_HW_L_SHIFT                 0
#define MT6368_PMIC_AUXADC_ADC_OUT_THR_HW_H_ADDR                  MT6368_AUXADC_ADC47_H
#define MT6368_PMIC_AUXADC_ADC_OUT_THR_HW_H_MASK                  0xF
#define MT6368_PMIC_AUXADC_ADC_OUT_THR_HW_H_SHIFT                 0
#define MT6368_PMIC_AUXADC_ADC_RDY_THR_HW_ADDR                    MT6368_AUXADC_ADC47_H
#define MT6368_PMIC_AUXADC_ADC_RDY_THR_HW_MASK                    0x1
#define MT6368_PMIC_AUXADC_ADC_RDY_THR_HW_SHIFT                   7
#define MT6368_PMIC_AUXADC_ADC_OUT_MDRT_L_ADDR                    MT6368_AUXADC_ADC48_L
#define MT6368_PMIC_AUXADC_ADC_OUT_MDRT_L_MASK                    0xFF
#define MT6368_PMIC_AUXADC_ADC_OUT_MDRT_L_SHIFT                   0
#define MT6368_PMIC_AUXADC_ADC_OUT_MDRT_H_ADDR                    MT6368_AUXADC_ADC48_H
#define MT6368_PMIC_AUXADC_ADC_OUT_MDRT_H_MASK                    0x7F
#define MT6368_PMIC_AUXADC_ADC_OUT_MDRT_H_SHIFT                   0
#define MT6368_PMIC_AUXADC_ADC_RDY_MDRT_ADDR                      MT6368_AUXADC_ADC48_H
#define MT6368_PMIC_AUXADC_ADC_RDY_MDRT_MASK                      0x1
#define MT6368_PMIC_AUXADC_ADC_RDY_MDRT_SHIFT                     7
#define MT6368_PMIC_AUXADC_ADC_OUT_DCXO_MDRT_L_ADDR               MT6368_AUXADC_ADC49_L
#define MT6368_PMIC_AUXADC_ADC_OUT_DCXO_MDRT_L_MASK               0xFF
#define MT6368_PMIC_AUXADC_ADC_OUT_DCXO_MDRT_L_SHIFT              0
#define MT6368_PMIC_AUXADC_ADC_OUT_DCXO_MDRT_H_ADDR               MT6368_AUXADC_ADC49_H
#define MT6368_PMIC_AUXADC_ADC_OUT_DCXO_MDRT_H_MASK               0x7F
#define MT6368_PMIC_AUXADC_ADC_OUT_DCXO_MDRT_H_SHIFT              0
#define MT6368_PMIC_AUXADC_ADC_RDY_DCXO_MDRT_ADDR                 MT6368_AUXADC_ADC49_H
#define MT6368_PMIC_AUXADC_ADC_RDY_DCXO_MDRT_MASK                 0x1
#define MT6368_PMIC_AUXADC_ADC_RDY_DCXO_MDRT_SHIFT                7
#define MT6368_PMIC_SDMADC_ADC_OUT_CH0_L_ADDR                     MT6368_SDMADC_ADC0_L
#define MT6368_PMIC_SDMADC_ADC_OUT_CH0_L_MASK                     0xFF
#define MT6368_PMIC_SDMADC_ADC_OUT_CH0_L_SHIFT                    0
#define MT6368_PMIC_SDMADC_ADC_OUT_CH0_H_ADDR                     MT6368_SDMADC_ADC0_H
#define MT6368_PMIC_SDMADC_ADC_OUT_CH0_H_MASK                     0x7F
#define MT6368_PMIC_SDMADC_ADC_OUT_CH0_H_SHIFT                    0
#define MT6368_PMIC_SDMADC_ADC_RDY_CH0_ADDR                       MT6368_SDMADC_ADC0_H
#define MT6368_PMIC_SDMADC_ADC_RDY_CH0_MASK                       0x1
#define MT6368_PMIC_SDMADC_ADC_RDY_CH0_SHIFT                      7
#define MT6368_PMIC_AUXADC_ADC_BUSY_IN_L_ADDR                     MT6368_AUXADC_STA0
#define MT6368_PMIC_AUXADC_ADC_BUSY_IN_L_MASK                     0xFF
#define MT6368_PMIC_AUXADC_ADC_BUSY_IN_L_SHIFT                    0
#define MT6368_PMIC_AUXADC_ADC_BUSY_IN_H_ADDR                     MT6368_AUXADC_STA1
#define MT6368_PMIC_AUXADC_ADC_BUSY_IN_H_MASK                     0x7F
#define MT6368_PMIC_AUXADC_ADC_BUSY_IN_H_SHIFT                    0
#define MT6368_PMIC_AUXADC_ADC_BUSY_IN_WAKEUP_ADDR                MT6368_AUXADC_STA1
#define MT6368_PMIC_AUXADC_ADC_BUSY_IN_WAKEUP_MASK                0x1
#define MT6368_PMIC_AUXADC_ADC_BUSY_IN_WAKEUP_SHIFT               7
#define MT6368_PMIC_AUXADC_ADC_BUSY_IN_DCXO_GPS_AP_ADDR           MT6368_AUXADC_STA2
#define MT6368_PMIC_AUXADC_ADC_BUSY_IN_DCXO_GPS_AP_MASK           0x1
#define MT6368_PMIC_AUXADC_ADC_BUSY_IN_DCXO_GPS_AP_SHIFT          0
#define MT6368_PMIC_AUXADC_ADC_BUSY_IN_DCXO_GPS_MD_ADDR           MT6368_AUXADC_STA2
#define MT6368_PMIC_AUXADC_ADC_BUSY_IN_DCXO_GPS_MD_MASK           0x1
#define MT6368_PMIC_AUXADC_ADC_BUSY_IN_DCXO_GPS_MD_SHIFT          1
#define MT6368_PMIC_AUXADC_ADC_BUSY_IN_DCXO_GPS_ADDR              MT6368_AUXADC_STA2
#define MT6368_PMIC_AUXADC_ADC_BUSY_IN_DCXO_GPS_MASK              0x1
#define MT6368_PMIC_AUXADC_ADC_BUSY_IN_DCXO_GPS_SHIFT             2
#define MT6368_PMIC_AUXADC_ADC_BUSY_IN_SHARE_ADDR                 MT6368_AUXADC_STA2
#define MT6368_PMIC_AUXADC_ADC_BUSY_IN_SHARE_MASK                 0x1
#define MT6368_PMIC_AUXADC_ADC_BUSY_IN_SHARE_SHIFT                3
#define MT6368_PMIC_AUXADC_ADC_BUSY_IN_GPS_AP_ADDR                MT6368_AUXADC_STA2
#define MT6368_PMIC_AUXADC_ADC_BUSY_IN_GPS_AP_MASK                0x1
#define MT6368_PMIC_AUXADC_ADC_BUSY_IN_GPS_AP_SHIFT               4
#define MT6368_PMIC_AUXADC_ADC_BUSY_IN_GPS_MD_ADDR                MT6368_AUXADC_STA2
#define MT6368_PMIC_AUXADC_ADC_BUSY_IN_GPS_MD_MASK                0x1
#define MT6368_PMIC_AUXADC_ADC_BUSY_IN_GPS_MD_SHIFT               5
#define MT6368_PMIC_AUXADC_ADC_BUSY_IN_GPS_ADDR                   MT6368_AUXADC_STA2
#define MT6368_PMIC_AUXADC_ADC_BUSY_IN_GPS_MASK                   0x1
#define MT6368_PMIC_AUXADC_ADC_BUSY_IN_GPS_SHIFT                  6
#define MT6368_PMIC_AUXADC_ADC_BUSY_IN_THR_MD_ADDR                MT6368_AUXADC_STA2
#define MT6368_PMIC_AUXADC_ADC_BUSY_IN_THR_MD_MASK                0x1
#define MT6368_PMIC_AUXADC_ADC_BUSY_IN_THR_MD_SHIFT               7
#define MT6368_PMIC_AUXADC_ADC_BUSY_IN_BAT_PLUGIN_PCHR_ADDR       MT6368_AUXADC_STA3
#define MT6368_PMIC_AUXADC_ADC_BUSY_IN_BAT_PLUGIN_PCHR_MASK       0x1
#define MT6368_PMIC_AUXADC_ADC_BUSY_IN_BAT_PLUGIN_PCHR_SHIFT      0
#define MT6368_PMIC_AUXADC_ADC_BUSY_IN_FGADC_PCHR_ADDR            MT6368_AUXADC_STA3
#define MT6368_PMIC_AUXADC_ADC_BUSY_IN_FGADC_PCHR_MASK            0x1
#define MT6368_PMIC_AUXADC_ADC_BUSY_IN_FGADC_PCHR_SHIFT           1
#define MT6368_PMIC_AUXADC_ADC_BUSY_IN_BATID_ADDR                 MT6368_AUXADC_STA3
#define MT6368_PMIC_AUXADC_ADC_BUSY_IN_BATID_MASK                 0x1
#define MT6368_PMIC_AUXADC_ADC_BUSY_IN_BATID_SHIFT                2
#define MT6368_PMIC_AUXADC_ADC_BUSY_IN_PWRON_ADDR                 MT6368_AUXADC_STA3
#define MT6368_PMIC_AUXADC_ADC_BUSY_IN_PWRON_MASK                 0x1
#define MT6368_PMIC_AUXADC_ADC_BUSY_IN_PWRON_SHIFT                3
#define MT6368_PMIC_AUXADC_ADC_BUSY_IN_THR1_ADDR                  MT6368_AUXADC_STA3
#define MT6368_PMIC_AUXADC_ADC_BUSY_IN_THR1_MASK                  0x1
#define MT6368_PMIC_AUXADC_ADC_BUSY_IN_THR1_SHIFT                 4
#define MT6368_PMIC_AUXADC_ADC_BUSY_IN_THR2_ADDR                  MT6368_AUXADC_STA3
#define MT6368_PMIC_AUXADC_ADC_BUSY_IN_THR2_MASK                  0x1
#define MT6368_PMIC_AUXADC_ADC_BUSY_IN_THR2_SHIFT                 5
#define MT6368_PMIC_AUXADC_ADC_BUSY_IN_THR3_ADDR                  MT6368_AUXADC_STA3
#define MT6368_PMIC_AUXADC_ADC_BUSY_IN_THR3_MASK                  0x1
#define MT6368_PMIC_AUXADC_ADC_BUSY_IN_THR3_SHIFT                 6
#define MT6368_PMIC_AUXADC_ADC_BUSY_IN_DCXO_MDRT_ADDR             MT6368_AUXADC_STA4
#define MT6368_PMIC_AUXADC_ADC_BUSY_IN_DCXO_MDRT_MASK             0x1
#define MT6368_PMIC_AUXADC_ADC_BUSY_IN_DCXO_MDRT_SHIFT            0
#define MT6368_PMIC_AUXADC_ADC_BUSY_IN_MDRT_ADDR                  MT6368_AUXADC_STA4
#define MT6368_PMIC_AUXADC_ADC_BUSY_IN_MDRT_MASK                  0x1
#define MT6368_PMIC_AUXADC_ADC_BUSY_IN_MDRT_SHIFT                 1
#define MT6368_PMIC_AUXADC_ADC_BUSY_IN_THR_HW_ADDR                MT6368_AUXADC_STA4
#define MT6368_PMIC_AUXADC_ADC_BUSY_IN_THR_HW_MASK                0x1
#define MT6368_PMIC_AUXADC_ADC_BUSY_IN_THR_HW_SHIFT               2
#define MT6368_PMIC_AUXADC_ADC_BUSY_IN_LBAT2_ADDR                 MT6368_AUXADC_STA4
#define MT6368_PMIC_AUXADC_ADC_BUSY_IN_LBAT2_MASK                 0x1
#define MT6368_PMIC_AUXADC_ADC_BUSY_IN_LBAT2_SHIFT                3
#define MT6368_PMIC_AUXADC_ADC_BUSY_IN_BAT_TEMP_ADDR              MT6368_AUXADC_STA4
#define MT6368_PMIC_AUXADC_ADC_BUSY_IN_BAT_TEMP_MASK              0x1
#define MT6368_PMIC_AUXADC_ADC_BUSY_IN_BAT_TEMP_SHIFT             4
#define MT6368_PMIC_AUXADC_ADC_BUSY_IN_LBAT_ADDR                  MT6368_AUXADC_STA4
#define MT6368_PMIC_AUXADC_ADC_BUSY_IN_LBAT_MASK                  0x1
#define MT6368_PMIC_AUXADC_ADC_BUSY_IN_LBAT_SHIFT                 5
#define MT6368_PMIC_AUXADC_ADC_BUSY_IN_IMP_ADDR                   MT6368_AUXADC_STA4
#define MT6368_PMIC_AUXADC_ADC_BUSY_IN_IMP_MASK                   0x1
#define MT6368_PMIC_AUXADC_ADC_BUSY_IN_IMP_SHIFT                  6
#define MT6368_PMIC_AUXADC_ADC_BUSY_IN_NAG_ADDR                   MT6368_AUXADC_STA4
#define MT6368_PMIC_AUXADC_ADC_BUSY_IN_NAG_MASK                   0x1
#define MT6368_PMIC_AUXADC_ADC_BUSY_IN_NAG_SHIFT                  7
#define MT6368_PMIC_AUXADC_ADC_BUSY_IN_CH12_NTCT0_ADDR            MT6368_AUXADC_STA5
#define MT6368_PMIC_AUXADC_ADC_BUSY_IN_CH12_NTCT0_MASK            0x1
#define MT6368_PMIC_AUXADC_ADC_BUSY_IN_CH12_NTCT0_SHIFT           0
#define MT6368_PMIC_AUXADC_ADC_BUSY_IN_CH12_NTCT1_ADDR            MT6368_AUXADC_STA5
#define MT6368_PMIC_AUXADC_ADC_BUSY_IN_CH12_NTCT1_MASK            0x1
#define MT6368_PMIC_AUXADC_ADC_BUSY_IN_CH12_NTCT1_SHIFT           1
#define MT6368_PMIC_AUXADC_ADC_BUSY_IN_CH12_NTCT2_ADDR            MT6368_AUXADC_STA5
#define MT6368_PMIC_AUXADC_ADC_BUSY_IN_CH12_NTCT2_MASK            0x1
#define MT6368_PMIC_AUXADC_ADC_BUSY_IN_CH12_NTCT2_SHIFT           2
#define MT6368_PMIC_AUXADC_ADC_BUSY_IN_CH12_NTCT3_ADDR            MT6368_AUXADC_STA5
#define MT6368_PMIC_AUXADC_ADC_BUSY_IN_CH12_NTCT3_MASK            0x1
#define MT6368_PMIC_AUXADC_ADC_BUSY_IN_CH12_NTCT3_SHIFT           3
#define MT6368_PMIC_AUXADC_ADC_BUSY_IN_CH13_EXT0_ADDR             MT6368_AUXADC_STA5
#define MT6368_PMIC_AUXADC_ADC_BUSY_IN_CH13_EXT0_MASK             0x1
#define MT6368_PMIC_AUXADC_ADC_BUSY_IN_CH13_EXT0_SHIFT            4
#define MT6368_PMIC_AUXADC_ADC_BUSY_IN_CH13_EXT1_ADDR             MT6368_AUXADC_STA5
#define MT6368_PMIC_AUXADC_ADC_BUSY_IN_CH13_EXT1_MASK             0x1
#define MT6368_PMIC_AUXADC_ADC_BUSY_IN_CH13_EXT1_SHIFT            5
#define MT6368_PMIC_SDMADC_ADC_BUSY_IN_CH0_ADDR                   MT6368_SDMADC_STA0
#define MT6368_PMIC_SDMADC_ADC_BUSY_IN_CH0_MASK                   0x1
#define MT6368_PMIC_SDMADC_ADC_BUSY_IN_CH0_SHIFT                  0
#define MT6368_PMIC_AUXADC_DIG_2_ANA_ID_ADDR                      MT6368_AUXADC_DIG_2_DSN_ANA_ID
#define MT6368_PMIC_AUXADC_DIG_2_ANA_ID_MASK                      0xFF
#define MT6368_PMIC_AUXADC_DIG_2_ANA_ID_SHIFT                     0
#define MT6368_PMIC_AUXADC_DIG_2_DIG_ID_ADDR                      MT6368_AUXADC_DIG_2_DSN_DIG_ID
#define MT6368_PMIC_AUXADC_DIG_2_DIG_ID_MASK                      0xFF
#define MT6368_PMIC_AUXADC_DIG_2_DIG_ID_SHIFT                     0
#define MT6368_PMIC_AUXADC_DIG_2_ANA_MINOR_REV_ADDR               MT6368_AUXADC_DIG_2_DSN_ANA_REV
#define MT6368_PMIC_AUXADC_DIG_2_ANA_MINOR_REV_MASK               0xF
#define MT6368_PMIC_AUXADC_DIG_2_ANA_MINOR_REV_SHIFT              0
#define MT6368_PMIC_AUXADC_DIG_2_ANA_MAJOR_REV_ADDR               MT6368_AUXADC_DIG_2_DSN_ANA_REV
#define MT6368_PMIC_AUXADC_DIG_2_ANA_MAJOR_REV_MASK               0xF
#define MT6368_PMIC_AUXADC_DIG_2_ANA_MAJOR_REV_SHIFT              4
#define MT6368_PMIC_AUXADC_DIG_2_DIG_MINOR_REV_ADDR               MT6368_AUXADC_DIG_2_DSN_DIG_REV
#define MT6368_PMIC_AUXADC_DIG_2_DIG_MINOR_REV_MASK               0xF
#define MT6368_PMIC_AUXADC_DIG_2_DIG_MINOR_REV_SHIFT              0
#define MT6368_PMIC_AUXADC_DIG_2_DIG_MAJOR_REV_ADDR               MT6368_AUXADC_DIG_2_DSN_DIG_REV
#define MT6368_PMIC_AUXADC_DIG_2_DIG_MAJOR_REV_MASK               0xF
#define MT6368_PMIC_AUXADC_DIG_2_DIG_MAJOR_REV_SHIFT              4
#define MT6368_PMIC_AUXADC_DIG_2_DSN_CBS_ADDR                     MT6368_AUXADC_DIG_2_DSN_DBI
#define MT6368_PMIC_AUXADC_DIG_2_DSN_CBS_MASK                     0x3
#define MT6368_PMIC_AUXADC_DIG_2_DSN_CBS_SHIFT                    0
#define MT6368_PMIC_AUXADC_DIG_2_DSN_BIX_ADDR                     MT6368_AUXADC_DIG_2_DSN_DBI
#define MT6368_PMIC_AUXADC_DIG_2_DSN_BIX_MASK                     0x3
#define MT6368_PMIC_AUXADC_DIG_2_DSN_BIX_SHIFT                    2
#define MT6368_PMIC_AUXADC_DIG_2_DSN_ESP_ADDR                     MT6368_AUXADC_DIG_2_DSN_ESP
#define MT6368_PMIC_AUXADC_DIG_2_DSN_ESP_MASK                     0xFF
#define MT6368_PMIC_AUXADC_DIG_2_DSN_ESP_SHIFT                    0
#define MT6368_PMIC_AUXADC_DIG_2_DSN_FPI_ADDR                     MT6368_AUXADC_DIG_2_DSN_FPI
#define MT6368_PMIC_AUXADC_DIG_2_DSN_FPI_MASK                     0xFF
#define MT6368_PMIC_AUXADC_DIG_2_DSN_FPI_SHIFT                    0
#define MT6368_PMIC_AUXADC_DIG_2_DSN_DXI_ADDR                     MT6368_AUXADC_DIG_2_DSN_DXI
#define MT6368_PMIC_AUXADC_DIG_2_DSN_DXI_MASK                     0xFF
#define MT6368_PMIC_AUXADC_DIG_2_DSN_DXI_SHIFT                    0
#define MT6368_PMIC_AUXADC_RQST_CH0_ADDR                          MT6368_AUXADC_RQST0
#define MT6368_PMIC_AUXADC_RQST_CH0_MASK                          0x1
#define MT6368_PMIC_AUXADC_RQST_CH0_SHIFT                         0
#define MT6368_PMIC_AUXADC_RQST_CH1_ADDR                          MT6368_AUXADC_RQST0
#define MT6368_PMIC_AUXADC_RQST_CH1_MASK                          0x1
#define MT6368_PMIC_AUXADC_RQST_CH1_SHIFT                         1
#define MT6368_PMIC_AUXADC_RQST_CH2_ADDR                          MT6368_AUXADC_RQST0
#define MT6368_PMIC_AUXADC_RQST_CH2_MASK                          0x1
#define MT6368_PMIC_AUXADC_RQST_CH2_SHIFT                         2
#define MT6368_PMIC_AUXADC_RQST_CH3_ADDR                          MT6368_AUXADC_RQST0
#define MT6368_PMIC_AUXADC_RQST_CH3_MASK                          0x1
#define MT6368_PMIC_AUXADC_RQST_CH3_SHIFT                         3
#define MT6368_PMIC_AUXADC_RQST_CH4_ADDR                          MT6368_AUXADC_RQST0
#define MT6368_PMIC_AUXADC_RQST_CH4_MASK                          0x1
#define MT6368_PMIC_AUXADC_RQST_CH4_SHIFT                         4
#define MT6368_PMIC_AUXADC_RQST_CH5_ADDR                          MT6368_AUXADC_RQST0
#define MT6368_PMIC_AUXADC_RQST_CH5_MASK                          0x1
#define MT6368_PMIC_AUXADC_RQST_CH5_SHIFT                         5
#define MT6368_PMIC_AUXADC_RQST_CH6_ADDR                          MT6368_AUXADC_RQST0
#define MT6368_PMIC_AUXADC_RQST_CH6_MASK                          0x1
#define MT6368_PMIC_AUXADC_RQST_CH6_SHIFT                         6
#define MT6368_PMIC_AUXADC_RQST_CH7_ADDR                          MT6368_AUXADC_RQST0
#define MT6368_PMIC_AUXADC_RQST_CH7_MASK                          0x1
#define MT6368_PMIC_AUXADC_RQST_CH7_SHIFT                         7
#define MT6368_PMIC_AUXADC_RQST_CH8_ADDR                          MT6368_AUXADC_RQST1
#define MT6368_PMIC_AUXADC_RQST_CH8_MASK                          0x1
#define MT6368_PMIC_AUXADC_RQST_CH8_SHIFT                         0
#define MT6368_PMIC_AUXADC_RQST_CH9_ADDR                          MT6368_AUXADC_RQST1
#define MT6368_PMIC_AUXADC_RQST_CH9_MASK                          0x1
#define MT6368_PMIC_AUXADC_RQST_CH9_SHIFT                         1
#define MT6368_PMIC_AUXADC_RQST_CH10_ADDR                         MT6368_AUXADC_RQST1
#define MT6368_PMIC_AUXADC_RQST_CH10_MASK                         0x1
#define MT6368_PMIC_AUXADC_RQST_CH10_SHIFT                        2
#define MT6368_PMIC_AUXADC_RQST_CH11_ADDR                         MT6368_AUXADC_RQST1
#define MT6368_PMIC_AUXADC_RQST_CH11_MASK                         0x1
#define MT6368_PMIC_AUXADC_RQST_CH11_SHIFT                        3
#define MT6368_PMIC_AUXADC_RQST_CH12_ADDR                         MT6368_AUXADC_RQST1
#define MT6368_PMIC_AUXADC_RQST_CH12_MASK                         0x1
#define MT6368_PMIC_AUXADC_RQST_CH12_SHIFT                        4
#define MT6368_PMIC_AUXADC_RQST_CH13_ADDR                         MT6368_AUXADC_RQST1
#define MT6368_PMIC_AUXADC_RQST_CH13_MASK                         0x1
#define MT6368_PMIC_AUXADC_RQST_CH13_SHIFT                        5
#define MT6368_PMIC_AUXADC_RQST_CH14_ADDR                         MT6368_AUXADC_RQST1
#define MT6368_PMIC_AUXADC_RQST_CH14_MASK                         0x1
#define MT6368_PMIC_AUXADC_RQST_CH14_SHIFT                        6
#define MT6368_PMIC_AUXADC_RQST_CH15_ADDR                         MT6368_AUXADC_RQST1
#define MT6368_PMIC_AUXADC_RQST_CH15_MASK                         0x1
#define MT6368_PMIC_AUXADC_RQST_CH15_SHIFT                        7
#define MT6368_PMIC_SDMADC_TIA_RSV2_ADDR                          MT6368_SDMADC_TIA_RESERVE2
#define MT6368_PMIC_SDMADC_TIA_RSV2_MASK                          0x1
#define MT6368_PMIC_SDMADC_TIA_RSV2_SHIFT                         0
#define MT6368_PMIC_AUXADC_RQST_CH0_BY_MD_ADDR                    MT6368_AUXADC_RQST2
#define MT6368_PMIC_AUXADC_RQST_CH0_BY_MD_MASK                    0x1
#define MT6368_PMIC_AUXADC_RQST_CH0_BY_MD_SHIFT                   0
#define MT6368_PMIC_AUXADC_RQST_CH1_BY_MD_ADDR                    MT6368_AUXADC_RQST2
#define MT6368_PMIC_AUXADC_RQST_CH1_BY_MD_MASK                    0x1
#define MT6368_PMIC_AUXADC_RQST_CH1_BY_MD_SHIFT                   1
#define MT6368_PMIC_AUXADC_RQST_CH4_BY_MD_ADDR                    MT6368_AUXADC_RQST2
#define MT6368_PMIC_AUXADC_RQST_CH4_BY_MD_MASK                    0x1
#define MT6368_PMIC_AUXADC_RQST_CH4_BY_MD_SHIFT                   2
#define MT6368_PMIC_AUXADC_RQST_CH7_BY_MD_ADDR                    MT6368_AUXADC_RQST2
#define MT6368_PMIC_AUXADC_RQST_CH7_BY_MD_MASK                    0x1
#define MT6368_PMIC_AUXADC_RQST_CH7_BY_MD_SHIFT                   3
#define MT6368_PMIC_AUXADC_RQST_CH7_BY_GPS_ADDR                   MT6368_AUXADC_RQST2
#define MT6368_PMIC_AUXADC_RQST_CH7_BY_GPS_MASK                   0x1
#define MT6368_PMIC_AUXADC_RQST_CH7_BY_GPS_SHIFT                  4
#define MT6368_PMIC_AUXADC_RQST_DCXO_BY_MD_ADDR                   MT6368_AUXADC_RQST2
#define MT6368_PMIC_AUXADC_RQST_DCXO_BY_MD_MASK                   0x1
#define MT6368_PMIC_AUXADC_RQST_DCXO_BY_MD_SHIFT                  5
#define MT6368_PMIC_AUXADC_RQST_DCXO_BY_GPS_ADDR                  MT6368_AUXADC_RQST2
#define MT6368_PMIC_AUXADC_RQST_DCXO_BY_GPS_MASK                  0x1
#define MT6368_PMIC_AUXADC_RQST_DCXO_BY_GPS_SHIFT                 6
#define MT6368_PMIC_AUXADC_RQST_BATID_ADDR                        MT6368_AUXADC_RQST2
#define MT6368_PMIC_AUXADC_RQST_BATID_MASK                        0x1
#define MT6368_PMIC_AUXADC_RQST_BATID_SHIFT                       7
#define MT6368_PMIC_AUXADC_RQST_CH4_BY_THR1_ADDR                  MT6368_AUXADC_RQST3
#define MT6368_PMIC_AUXADC_RQST_CH4_BY_THR1_MASK                  0x1
#define MT6368_PMIC_AUXADC_RQST_CH4_BY_THR1_SHIFT                 0
#define MT6368_PMIC_AUXADC_RQST_CH4_BY_THR2_ADDR                  MT6368_AUXADC_RQST3
#define MT6368_PMIC_AUXADC_RQST_CH4_BY_THR2_MASK                  0x1
#define MT6368_PMIC_AUXADC_RQST_CH4_BY_THR2_SHIFT                 1
#define MT6368_PMIC_AUXADC_RQST_CH4_BY_THR3_ADDR                  MT6368_AUXADC_RQST3
#define MT6368_PMIC_AUXADC_RQST_CH4_BY_THR3_MASK                  0x1
#define MT6368_PMIC_AUXADC_RQST_CH4_BY_THR3_SHIFT                 2
#define MT6368_PMIC_AUXADC_RQST_RSV1_ADDR                         MT6368_AUXADC_RQST3
#define MT6368_PMIC_AUXADC_RQST_RSV1_MASK                         0x1
#define MT6368_PMIC_AUXADC_RQST_RSV1_SHIFT                        3
#define MT6368_PMIC_AUXADC_RQST_CH12_NTCT0_ADDR                   MT6368_AUXADC_RQST4
#define MT6368_PMIC_AUXADC_RQST_CH12_NTCT0_MASK                   0x1
#define MT6368_PMIC_AUXADC_RQST_CH12_NTCT0_SHIFT                  0
#define MT6368_PMIC_AUXADC_RQST_CH12_NTCT1_ADDR                   MT6368_AUXADC_RQST4
#define MT6368_PMIC_AUXADC_RQST_CH12_NTCT1_MASK                   0x1
#define MT6368_PMIC_AUXADC_RQST_CH12_NTCT1_SHIFT                  1
#define MT6368_PMIC_AUXADC_RQST_CH12_NTCT2_ADDR                   MT6368_AUXADC_RQST4
#define MT6368_PMIC_AUXADC_RQST_CH12_NTCT2_MASK                   0x1
#define MT6368_PMIC_AUXADC_RQST_CH12_NTCT2_SHIFT                  2
#define MT6368_PMIC_AUXADC_RQST_CH12_NTCT3_ADDR                   MT6368_AUXADC_RQST4
#define MT6368_PMIC_AUXADC_RQST_CH12_NTCT3_MASK                   0x1
#define MT6368_PMIC_AUXADC_RQST_CH12_NTCT3_SHIFT                  3
#define MT6368_PMIC_AUXADC_RQST_CH13_EXT0_ADDR                    MT6368_AUXADC_RQST4
#define MT6368_PMIC_AUXADC_RQST_CH13_EXT0_MASK                    0x1
#define MT6368_PMIC_AUXADC_RQST_CH13_EXT0_SHIFT                   4
#define MT6368_PMIC_AUXADC_RQST_CH13_EXT1_ADDR                    MT6368_AUXADC_RQST4
#define MT6368_PMIC_AUXADC_RQST_CH13_EXT1_MASK                    0x1
#define MT6368_PMIC_AUXADC_RQST_CH13_EXT1_SHIFT                   5
#define MT6368_PMIC_SDMADC_RQST_CH0_ADDR                          MT6368_SDMADC_RQST0
#define MT6368_PMIC_SDMADC_RQST_CH0_MASK                          0x1
#define MT6368_PMIC_SDMADC_RQST_CH0_SHIFT                         0
#define MT6368_PMIC_AUXADC_DIG_3_ANA_ID_ADDR                      MT6368_AUXADC_DIG_3_DSN_ANA_ID
#define MT6368_PMIC_AUXADC_DIG_3_ANA_ID_MASK                      0xFF
#define MT6368_PMIC_AUXADC_DIG_3_ANA_ID_SHIFT                     0
#define MT6368_PMIC_AUXADC_DIG_3_DIG_ID_ADDR                      MT6368_AUXADC_DIG_3_DSN_DIG_ID
#define MT6368_PMIC_AUXADC_DIG_3_DIG_ID_MASK                      0xFF
#define MT6368_PMIC_AUXADC_DIG_3_DIG_ID_SHIFT                     0
#define MT6368_PMIC_AUXADC_DIG_3_ANA_MINOR_REV_ADDR               MT6368_AUXADC_DIG_3_DSN_ANA_REV
#define MT6368_PMIC_AUXADC_DIG_3_ANA_MINOR_REV_MASK               0xF
#define MT6368_PMIC_AUXADC_DIG_3_ANA_MINOR_REV_SHIFT              0
#define MT6368_PMIC_AUXADC_DIG_3_ANA_MAJOR_REV_ADDR               MT6368_AUXADC_DIG_3_DSN_ANA_REV
#define MT6368_PMIC_AUXADC_DIG_3_ANA_MAJOR_REV_MASK               0xF
#define MT6368_PMIC_AUXADC_DIG_3_ANA_MAJOR_REV_SHIFT              4
#define MT6368_PMIC_AUXADC_DIG_3_DIG_MINOR_REV_ADDR               MT6368_AUXADC_DIG_3_DSN_DIG_REV
#define MT6368_PMIC_AUXADC_DIG_3_DIG_MINOR_REV_MASK               0xF
#define MT6368_PMIC_AUXADC_DIG_3_DIG_MINOR_REV_SHIFT              0
#define MT6368_PMIC_AUXADC_DIG_3_DIG_MAJOR_REV_ADDR               MT6368_AUXADC_DIG_3_DSN_DIG_REV
#define MT6368_PMIC_AUXADC_DIG_3_DIG_MAJOR_REV_MASK               0xF
#define MT6368_PMIC_AUXADC_DIG_3_DIG_MAJOR_REV_SHIFT              4
#define MT6368_PMIC_AUXADC_DIG_3_DSN_CBS_ADDR                     MT6368_AUXADC_DIG_3_DSN_DBI
#define MT6368_PMIC_AUXADC_DIG_3_DSN_CBS_MASK                     0x3
#define MT6368_PMIC_AUXADC_DIG_3_DSN_CBS_SHIFT                    0
#define MT6368_PMIC_AUXADC_DIG_3_DSN_BIX_ADDR                     MT6368_AUXADC_DIG_3_DSN_DBI
#define MT6368_PMIC_AUXADC_DIG_3_DSN_BIX_MASK                     0x3
#define MT6368_PMIC_AUXADC_DIG_3_DSN_BIX_SHIFT                    2
#define MT6368_PMIC_AUXADC_DIG_3_DSN_ESP_ADDR                     MT6368_AUXADC_DIG_3_DSN_ESP
#define MT6368_PMIC_AUXADC_DIG_3_DSN_ESP_MASK                     0xFF
#define MT6368_PMIC_AUXADC_DIG_3_DSN_ESP_SHIFT                    0
#define MT6368_PMIC_AUXADC_DIG_3_DSN_FPI_ADDR                     MT6368_AUXADC_DIG_3_DSN_FPI
#define MT6368_PMIC_AUXADC_DIG_3_DSN_FPI_MASK                     0xFF
#define MT6368_PMIC_AUXADC_DIG_3_DSN_FPI_SHIFT                    0
#define MT6368_PMIC_AUXADC_DIG_3_DSN_DXI_ADDR                     MT6368_AUXADC_DIG_3_DSN_DXI
#define MT6368_PMIC_AUXADC_DIG_3_DSN_DXI_MASK                     0xFF
#define MT6368_PMIC_AUXADC_DIG_3_DSN_DXI_SHIFT                    0
#define MT6368_PMIC_AUXADC_ADC_PWDB_ADDR                          MT6368_AUXADC_CON0
#define MT6368_PMIC_AUXADC_ADC_PWDB_MASK                          0x1
#define MT6368_PMIC_AUXADC_ADC_PWDB_SHIFT                         0
#define MT6368_PMIC_AUXADC_ADC_PWDB_SWCTRL_ADDR                   MT6368_AUXADC_CON0
#define MT6368_PMIC_AUXADC_ADC_PWDB_SWCTRL_MASK                   0x1
#define MT6368_PMIC_AUXADC_ADC_PWDB_SWCTRL_SHIFT                  1
#define MT6368_PMIC_AUXADC_STRUP_CK_ON_ENB_ADDR                   MT6368_AUXADC_CON0
#define MT6368_PMIC_AUXADC_STRUP_CK_ON_ENB_MASK                   0x1
#define MT6368_PMIC_AUXADC_STRUP_CK_ON_ENB_SHIFT                  2
#define MT6368_PMIC_AUXADC_SRCLKEN_CK_EN_ADDR                     MT6368_AUXADC_CON0
#define MT6368_PMIC_AUXADC_SRCLKEN_CK_EN_MASK                     0x1
#define MT6368_PMIC_AUXADC_SRCLKEN_CK_EN_SHIFT                    4
#define MT6368_PMIC_AUXADC_CK_AON_GPS_ADDR                        MT6368_AUXADC_CON0
#define MT6368_PMIC_AUXADC_CK_AON_GPS_MASK                        0x1
#define MT6368_PMIC_AUXADC_CK_AON_GPS_SHIFT                       5
#define MT6368_PMIC_AUXADC_CK_AON_MD_ADDR                         MT6368_AUXADC_CON0
#define MT6368_PMIC_AUXADC_CK_AON_MD_MASK                         0x1
#define MT6368_PMIC_AUXADC_CK_AON_MD_SHIFT                        6
#define MT6368_PMIC_AUXADC_CK_AON_ADDR                            MT6368_AUXADC_CON0
#define MT6368_PMIC_AUXADC_CK_AON_MASK                            0x1
#define MT6368_PMIC_AUXADC_CK_AON_SHIFT                           7
#define MT6368_PMIC_AUXADC_CK_ON_EXTD_ADDR                        MT6368_AUXADC_CON1
#define MT6368_PMIC_AUXADC_CK_ON_EXTD_MASK                        0x3F
#define MT6368_PMIC_AUXADC_CK_ON_EXTD_SHIFT                       0
#define MT6368_PMIC_AUXADC_SRCLKEN_SRC_SEL_ADDR                   MT6368_AUXADC_CON1
#define MT6368_PMIC_AUXADC_SRCLKEN_SRC_SEL_MASK                   0x3
#define MT6368_PMIC_AUXADC_SRCLKEN_SRC_SEL_SHIFT                  6
#define MT6368_PMIC_AUXADC_SPL_NUM_SMALL_ADDR                     MT6368_AUXADC_SPL_CON0
#define MT6368_PMIC_AUXADC_SPL_NUM_SMALL_MASK                     0xFF
#define MT6368_PMIC_AUXADC_SPL_NUM_SMALL_SHIFT                    0
#define MT6368_PMIC_AUXADC_SPL_NUM_LARGE_ADDR                     MT6368_AUXADC_SPL_CON1
#define MT6368_PMIC_AUXADC_SPL_NUM_LARGE_MASK                     0xFF
#define MT6368_PMIC_AUXADC_SPL_NUM_LARGE_SHIFT                    0
#define MT6368_PMIC_AUXADC_SPL_NUM_SLEEP_ADDR                     MT6368_AUXADC_SPL_CON2
#define MT6368_PMIC_AUXADC_SPL_NUM_SLEEP_MASK                     0xFF
#define MT6368_PMIC_AUXADC_SPL_NUM_SLEEP_SHIFT                    0
#define MT6368_PMIC_AUXADC_SPL_NUM_SEL_L_ADDR                     MT6368_AUXADC_SPL_CON3
#define MT6368_PMIC_AUXADC_SPL_NUM_SEL_L_MASK                     0xFF
#define MT6368_PMIC_AUXADC_SPL_NUM_SEL_L_SHIFT                    0
#define MT6368_PMIC_AUXADC_SPL_NUM_SEL_H_ADDR                     MT6368_AUXADC_SPL_CON4
#define MT6368_PMIC_AUXADC_SPL_NUM_SEL_H_MASK                     0xFF
#define MT6368_PMIC_AUXADC_SPL_NUM_SEL_H_SHIFT                    0
#define MT6368_PMIC_AUXADC_SPL_NUM_SEL_SHARE_ADDR                 MT6368_AUXADC_SPL_CON5
#define MT6368_PMIC_AUXADC_SPL_NUM_SEL_SHARE_MASK                 0x1
#define MT6368_PMIC_AUXADC_SPL_NUM_SEL_SHARE_SHIFT                3
#define MT6368_PMIC_AUXADC_SPL_NUM_SEL_LBAT_ADDR                  MT6368_AUXADC_SPL_CON5
#define MT6368_PMIC_AUXADC_SPL_NUM_SEL_LBAT_MASK                  0x1
#define MT6368_PMIC_AUXADC_SPL_NUM_SEL_LBAT_SHIFT                 4
#define MT6368_PMIC_AUXADC_SPL_NUM_SEL_BAT_TEMP_ADDR              MT6368_AUXADC_SPL_CON5
#define MT6368_PMIC_AUXADC_SPL_NUM_SEL_BAT_TEMP_MASK              0x1
#define MT6368_PMIC_AUXADC_SPL_NUM_SEL_BAT_TEMP_SHIFT             5
#define MT6368_PMIC_AUXADC_SPL_NUM_SEL_WAKEUP_ADDR                MT6368_AUXADC_SPL_CON5
#define MT6368_PMIC_AUXADC_SPL_NUM_SEL_WAKEUP_MASK                0x1
#define MT6368_PMIC_AUXADC_SPL_NUM_SEL_WAKEUP_SHIFT               6
#define MT6368_PMIC_AUXADC_SPL_NUM_SLEEP_SEL_ADDR                 MT6368_AUXADC_SPL_CON5
#define MT6368_PMIC_AUXADC_SPL_NUM_SLEEP_SEL_MASK                 0x1
#define MT6368_PMIC_AUXADC_SPL_NUM_SLEEP_SEL_SHIFT                7
#define MT6368_PMIC_AUXADC_SPL_NUM_CH0_ADDR                       MT6368_AUXADC_SPL_CON6
#define MT6368_PMIC_AUXADC_SPL_NUM_CH0_MASK                       0xFF
#define MT6368_PMIC_AUXADC_SPL_NUM_CH0_SHIFT                      0
#define MT6368_PMIC_AUXADC_SPL_NUM_CH3_ADDR                       MT6368_AUXADC_SPL_CON7
#define MT6368_PMIC_AUXADC_SPL_NUM_CH3_MASK                       0xFF
#define MT6368_PMIC_AUXADC_SPL_NUM_CH3_SHIFT                      0
#define MT6368_PMIC_AUXADC_SPL_NUM_CH7_ADDR                       MT6368_AUXADC_SPL_CON8
#define MT6368_PMIC_AUXADC_SPL_NUM_CH7_MASK                       0xFF
#define MT6368_PMIC_AUXADC_SPL_NUM_CH7_SHIFT                      0
#define MT6368_PMIC_AUXADC_SPL_NUM_CH14_ADDR                      MT6368_AUXADC_SPL_CON9
#define MT6368_PMIC_AUXADC_SPL_NUM_CH14_MASK                      0xFF
#define MT6368_PMIC_AUXADC_SPL_NUM_CH14_SHIFT                     0
#define MT6368_PMIC_AUXADC_BATBUF_SPL_NUM_ADDR                    MT6368_AUXADC_SPL_CON10
#define MT6368_PMIC_AUXADC_BATBUF_SPL_NUM_MASK                    0xFF
#define MT6368_PMIC_AUXADC_BATBUF_SPL_NUM_SHIFT                   0
#define MT6368_PMIC_AUXADC_SPL_NUM_30K_ADDR                       MT6368_AUXADC_SPL_CON11
#define MT6368_PMIC_AUXADC_SPL_NUM_30K_MASK                       0xFF
#define MT6368_PMIC_AUXADC_SPL_NUM_30K_SHIFT                      0
#define MT6368_PMIC_AUXADC_SPL_NUM_100K_ADDR                      MT6368_AUXADC_SPL_CON12
#define MT6368_PMIC_AUXADC_SPL_NUM_100K_MASK                      0xFF
#define MT6368_PMIC_AUXADC_SPL_NUM_100K_SHIFT                     0
#define MT6368_PMIC_AUXADC_SPL_NUM_400K_ADDR                      MT6368_AUXADC_SPL_CON13
#define MT6368_PMIC_AUXADC_SPL_NUM_400K_MASK                      0xFF
#define MT6368_PMIC_AUXADC_SPL_NUM_400K_SHIFT                     0
#define MT6368_PMIC_AUXADC_AVG_NUM_SMALL_ADDR                     MT6368_AUXADC_AVG_CON0
#define MT6368_PMIC_AUXADC_AVG_NUM_SMALL_MASK                     0x7
#define MT6368_PMIC_AUXADC_AVG_NUM_SMALL_SHIFT                    0
#define MT6368_PMIC_AUXADC_AVG_NUM_LARGE_ADDR                     MT6368_AUXADC_AVG_CON0
#define MT6368_PMIC_AUXADC_AVG_NUM_LARGE_MASK                     0x7
#define MT6368_PMIC_AUXADC_AVG_NUM_LARGE_SHIFT                    4
#define MT6368_PMIC_AUXADC_AVG_NUM_SMALL_CH7_GPS_ADDR             MT6368_AUXADC_AVG_CON1
#define MT6368_PMIC_AUXADC_AVG_NUM_SMALL_CH7_GPS_MASK             0x7
#define MT6368_PMIC_AUXADC_AVG_NUM_SMALL_CH7_GPS_SHIFT            0
#define MT6368_PMIC_AUXADC_AVG_NUM_LARGE_CH7_GPS_ADDR             MT6368_AUXADC_AVG_CON1
#define MT6368_PMIC_AUXADC_AVG_NUM_LARGE_CH7_GPS_MASK             0x7
#define MT6368_PMIC_AUXADC_AVG_NUM_LARGE_CH7_GPS_SHIFT            4
#define MT6368_PMIC_AUXADC_AVG_NUM_SEL_L_ADDR                     MT6368_AUXADC_AVG_CON2
#define MT6368_PMIC_AUXADC_AVG_NUM_SEL_L_MASK                     0xFF
#define MT6368_PMIC_AUXADC_AVG_NUM_SEL_L_SHIFT                    0
#define MT6368_PMIC_AUXADC_AVG_NUM_SEL_H_ADDR                     MT6368_AUXADC_AVG_CON3
#define MT6368_PMIC_AUXADC_AVG_NUM_SEL_H_MASK                     0xFF
#define MT6368_PMIC_AUXADC_AVG_NUM_SEL_H_SHIFT                    0
#define MT6368_PMIC_AUXADC_AVG_NUM_SEL_SHARE_ADDR                 MT6368_AUXADC_AVG_CON4
#define MT6368_PMIC_AUXADC_AVG_NUM_SEL_SHARE_MASK                 0x1
#define MT6368_PMIC_AUXADC_AVG_NUM_SEL_SHARE_SHIFT                4
#define MT6368_PMIC_AUXADC_AVG_NUM_SEL_LBAT_ADDR                  MT6368_AUXADC_AVG_CON4
#define MT6368_PMIC_AUXADC_AVG_NUM_SEL_LBAT_MASK                  0x1
#define MT6368_PMIC_AUXADC_AVG_NUM_SEL_LBAT_SHIFT                 5
#define MT6368_PMIC_AUXADC_AVG_NUM_SEL_BAT_TEMP_ADDR              MT6368_AUXADC_AVG_CON4
#define MT6368_PMIC_AUXADC_AVG_NUM_SEL_BAT_TEMP_MASK              0x1
#define MT6368_PMIC_AUXADC_AVG_NUM_SEL_BAT_TEMP_SHIFT             6
#define MT6368_PMIC_AUXADC_AVG_NUM_SEL_WAKEUP_ADDR                MT6368_AUXADC_AVG_CON4
#define MT6368_PMIC_AUXADC_AVG_NUM_SEL_WAKEUP_MASK                0x1
#define MT6368_PMIC_AUXADC_AVG_NUM_SEL_WAKEUP_SHIFT               7
#define MT6368_PMIC_AUXADC_AVG_NUM_CH3_ADDR                       MT6368_AUXADC_AVG_CON5
#define MT6368_PMIC_AUXADC_AVG_NUM_CH3_MASK                       0x7
#define MT6368_PMIC_AUXADC_AVG_NUM_CH3_SHIFT                      0
#define MT6368_PMIC_AUXADC_AVG_NUM_CH0_ADDR                       MT6368_AUXADC_AVG_CON5
#define MT6368_PMIC_AUXADC_AVG_NUM_CH0_MASK                       0x7
#define MT6368_PMIC_AUXADC_AVG_NUM_CH0_SHIFT                      4
#define MT6368_PMIC_AUXADC_AVG_NUM_LBAT_ADDR                      MT6368_AUXADC_AVG_CON6
#define MT6368_PMIC_AUXADC_AVG_NUM_LBAT_MASK                      0x7
#define MT6368_PMIC_AUXADC_AVG_NUM_LBAT_SHIFT                     0
#define MT6368_PMIC_AUXADC_AVG_NUM_CH7_ADDR                       MT6368_AUXADC_AVG_CON6
#define MT6368_PMIC_AUXADC_AVG_NUM_CH7_MASK                       0x7
#define MT6368_PMIC_AUXADC_AVG_NUM_CH7_SHIFT                      4
#define MT6368_PMIC_AUXADC_AVG_NUM_CH7_WAKEUP_ADDR                MT6368_AUXADC_AVG_CON7
#define MT6368_PMIC_AUXADC_AVG_NUM_CH7_WAKEUP_MASK                0x7
#define MT6368_PMIC_AUXADC_AVG_NUM_CH7_WAKEUP_SHIFT               0
#define MT6368_PMIC_AUXADC_AVG_NUM_BTMP_ADDR                      MT6368_AUXADC_AVG_CON7
#define MT6368_PMIC_AUXADC_AVG_NUM_BTMP_MASK                      0x7
#define MT6368_PMIC_AUXADC_AVG_NUM_BTMP_SHIFT                     4
#define MT6368_PMIC_AUXADC_AVG_NUM_HPC_ADDR                       MT6368_AUXADC_AVG_CON8
#define MT6368_PMIC_AUXADC_AVG_NUM_HPC_MASK                       0x7
#define MT6368_PMIC_AUXADC_AVG_NUM_HPC_SHIFT                      0
#define MT6368_PMIC_AUXADC_AVG_NUM_DCXO_ADDR                      MT6368_AUXADC_AVG_CON8
#define MT6368_PMIC_AUXADC_AVG_NUM_DCXO_MASK                      0x7
#define MT6368_PMIC_AUXADC_AVG_NUM_DCXO_SHIFT                     4
#define MT6368_PMIC_AUXADC_AVG_NUM_CH14_ADDR                      MT6368_AUXADC_AVG_CON9
#define MT6368_PMIC_AUXADC_AVG_NUM_CH14_MASK                      0x7
#define MT6368_PMIC_AUXADC_AVG_NUM_CH14_SHIFT                     4
#define MT6368_PMIC_AUXADC_TRIM_CH0_SEL_ADDR                      MT6368_AUXADC_TRIM_CON0
#define MT6368_PMIC_AUXADC_TRIM_CH0_SEL_MASK                      0x7
#define MT6368_PMIC_AUXADC_TRIM_CH0_SEL_SHIFT                     0
#define MT6368_PMIC_AUXADC_TRIM_CH1_SEL_ADDR                      MT6368_AUXADC_TRIM_CON0
#define MT6368_PMIC_AUXADC_TRIM_CH1_SEL_MASK                      0x7
#define MT6368_PMIC_AUXADC_TRIM_CH1_SEL_SHIFT                     4
#define MT6368_PMIC_AUXADC_TRIM_CH2_SEL_ADDR                      MT6368_AUXADC_TRIM_CON1
#define MT6368_PMIC_AUXADC_TRIM_CH2_SEL_MASK                      0x7
#define MT6368_PMIC_AUXADC_TRIM_CH2_SEL_SHIFT                     0
#define MT6368_PMIC_AUXADC_TRIM_CH3_SEL_ADDR                      MT6368_AUXADC_TRIM_CON1
#define MT6368_PMIC_AUXADC_TRIM_CH3_SEL_MASK                      0x7
#define MT6368_PMIC_AUXADC_TRIM_CH3_SEL_SHIFT                     4
#define MT6368_PMIC_AUXADC_TRIM_CH4_SEL_ADDR                      MT6368_AUXADC_TRIM_CON2
#define MT6368_PMIC_AUXADC_TRIM_CH4_SEL_MASK                      0x7
#define MT6368_PMIC_AUXADC_TRIM_CH4_SEL_SHIFT                     0
#define MT6368_PMIC_AUXADC_TRIM_CH5_SEL_ADDR                      MT6368_AUXADC_TRIM_CON2
#define MT6368_PMIC_AUXADC_TRIM_CH5_SEL_MASK                      0x7
#define MT6368_PMIC_AUXADC_TRIM_CH5_SEL_SHIFT                     4
#define MT6368_PMIC_AUXADC_TRIM_CH6_SEL_ADDR                      MT6368_AUXADC_TRIM_CON3
#define MT6368_PMIC_AUXADC_TRIM_CH6_SEL_MASK                      0x7
#define MT6368_PMIC_AUXADC_TRIM_CH6_SEL_SHIFT                     0
#define MT6368_PMIC_AUXADC_TRIM_CH7_SEL_ADDR                      MT6368_AUXADC_TRIM_CON3
#define MT6368_PMIC_AUXADC_TRIM_CH7_SEL_MASK                      0x7
#define MT6368_PMIC_AUXADC_TRIM_CH7_SEL_SHIFT                     4
#define MT6368_PMIC_AUXADC_TRIM_CH8_SEL_ADDR                      MT6368_AUXADC_TRIM_CON4
#define MT6368_PMIC_AUXADC_TRIM_CH8_SEL_MASK                      0x7
#define MT6368_PMIC_AUXADC_TRIM_CH8_SEL_SHIFT                     0
#define MT6368_PMIC_AUXADC_TRIM_CH9_SEL_ADDR                      MT6368_AUXADC_TRIM_CON4
#define MT6368_PMIC_AUXADC_TRIM_CH9_SEL_MASK                      0x7
#define MT6368_PMIC_AUXADC_TRIM_CH9_SEL_SHIFT                     4
#define MT6368_PMIC_AUXADC_TRIM_CH10_SEL_ADDR                     MT6368_AUXADC_TRIM_CON5
#define MT6368_PMIC_AUXADC_TRIM_CH10_SEL_MASK                     0x7
#define MT6368_PMIC_AUXADC_TRIM_CH10_SEL_SHIFT                    0
#define MT6368_PMIC_AUXADC_TRIM_CH11_SEL_ADDR                     MT6368_AUXADC_TRIM_CON5
#define MT6368_PMIC_AUXADC_TRIM_CH11_SEL_MASK                     0x7
#define MT6368_PMIC_AUXADC_TRIM_CH11_SEL_SHIFT                    4
#define MT6368_PMIC_AUXADC_TRIM_CH12_SEL_ADDR                     MT6368_AUXADC_TRIM_CON6
#define MT6368_PMIC_AUXADC_TRIM_CH12_SEL_MASK                     0x7
#define MT6368_PMIC_AUXADC_TRIM_CH12_SEL_SHIFT                    0
#define MT6368_PMIC_AUXADC_TRIM_CH13_SEL_ADDR                     MT6368_AUXADC_TRIM_CON6
#define MT6368_PMIC_AUXADC_TRIM_CH13_SEL_MASK                     0x7
#define MT6368_PMIC_AUXADC_TRIM_CH13_SEL_SHIFT                    4
#define MT6368_PMIC_AUXADC_TRIM_CH14_SEL_ADDR                     MT6368_AUXADC_TRIM_CON7
#define MT6368_PMIC_AUXADC_TRIM_CH14_SEL_MASK                     0x7
#define MT6368_PMIC_AUXADC_TRIM_CH14_SEL_SHIFT                    0
#define MT6368_PMIC_AUXADC_VBUF_EN_ADDR                           MT6368_AUXADC_CON28
#define MT6368_PMIC_AUXADC_VBUF_EN_MASK                           0x1
#define MT6368_PMIC_AUXADC_VBUF_EN_SHIFT                          4
#define MT6368_PMIC_AUXADC_OUT_SEL_ADDR                           MT6368_AUXADC_CON28
#define MT6368_PMIC_AUXADC_OUT_SEL_MASK                           0x1
#define MT6368_PMIC_AUXADC_OUT_SEL_SHIFT                          5
#define MT6368_PMIC_AUXADC_ADC_TRIM_COMP_ADDR                     MT6368_AUXADC_CON28
#define MT6368_PMIC_AUXADC_ADC_TRIM_COMP_MASK                     0x1
#define MT6368_PMIC_AUXADC_ADC_TRIM_COMP_SHIFT                    6
#define MT6368_PMIC_AUXADC_ADC_2S_COMP_ENB_ADDR                   MT6368_AUXADC_CON28
#define MT6368_PMIC_AUXADC_ADC_2S_COMP_ENB_MASK                   0x1
#define MT6368_PMIC_AUXADC_ADC_2S_COMP_ENB_SHIFT                  7
#define MT6368_PMIC_AUXADC_RNG_EN_ADDR                            MT6368_AUXADC_CON29
#define MT6368_PMIC_AUXADC_RNG_EN_MASK                            0x1
#define MT6368_PMIC_AUXADC_RNG_EN_SHIFT                           0
#define MT6368_PMIC_AUXADC_TEST_MODE_ADDR                         MT6368_AUXADC_CON29
#define MT6368_PMIC_AUXADC_TEST_MODE_MASK                         0x1
#define MT6368_PMIC_AUXADC_TEST_MODE_SHIFT                        1
#define MT6368_PMIC_AUXADC_BIT_SEL_ADDR                           MT6368_AUXADC_CON29
#define MT6368_PMIC_AUXADC_BIT_SEL_MASK                           0x1
#define MT6368_PMIC_AUXADC_BIT_SEL_SHIFT                          2
#define MT6368_PMIC_AUXADC_START_SW_ADDR                          MT6368_AUXADC_CON29
#define MT6368_PMIC_AUXADC_START_SW_MASK                          0x1
#define MT6368_PMIC_AUXADC_START_SW_SHIFT                         3
#define MT6368_PMIC_AUXADC_START_SWCTRL_ADDR                      MT6368_AUXADC_CON29
#define MT6368_PMIC_AUXADC_START_SWCTRL_MASK                      0x1
#define MT6368_PMIC_AUXADC_START_SWCTRL_SHIFT                     4
#define MT6368_PMIC_AUXADC_TS_VBE_SEL_ADDR                        MT6368_AUXADC_CON29
#define MT6368_PMIC_AUXADC_TS_VBE_SEL_MASK                        0x7
#define MT6368_PMIC_AUXADC_TS_VBE_SEL_SHIFT                       5
#define MT6368_PMIC_AUXADC_DA_DAC_SWCTRL_ADDR                     MT6368_AUXADC_CON30
#define MT6368_PMIC_AUXADC_DA_DAC_SWCTRL_MASK                     0x1
#define MT6368_PMIC_AUXADC_DA_DAC_SWCTRL_SHIFT                    0
#define MT6368_PMIC_AD_AUXADC_COMP_ADDR                           MT6368_AUXADC_CON30
#define MT6368_PMIC_AD_AUXADC_COMP_MASK                           0x1
#define MT6368_PMIC_AD_AUXADC_COMP_SHIFT                          7
#define MT6368_PMIC_AUXADC_DA_DAC_L_ADDR                          MT6368_AUXADC_CON31
#define MT6368_PMIC_AUXADC_DA_DAC_L_MASK                          0xFF
#define MT6368_PMIC_AUXADC_DA_DAC_L_SHIFT                         0
#define MT6368_PMIC_AUXADC_DA_DAC_H_ADDR                          MT6368_AUXADC_CON32
#define MT6368_PMIC_AUXADC_DA_DAC_H_MASK                          0xF
#define MT6368_PMIC_AUXADC_DA_DAC_H_SHIFT                         0
#define MT6368_PMIC_AUXADC_ADCIN_BATID_SW_EN_ADDR                 MT6368_AUXADC_CON33
#define MT6368_PMIC_AUXADC_ADCIN_BATID_SW_EN_MASK                 0x1
#define MT6368_PMIC_AUXADC_ADCIN_BATID_SW_EN_SHIFT                0
#define MT6368_PMIC_AUXADC_VXO22_EN_ADDR                          MT6368_AUXADC_CON33
#define MT6368_PMIC_AUXADC_VXO22_EN_MASK                          0x1
#define MT6368_PMIC_AUXADC_VXO22_EN_SHIFT                         1
#define MT6368_PMIC_AUXADC_DIG0_RSV0_ADDR                         MT6368_AUXADC_CON33
#define MT6368_PMIC_AUXADC_DIG0_RSV0_MASK                         0x1
#define MT6368_PMIC_AUXADC_DIG0_RSV0_SHIFT                        2
#define MT6368_PMIC_AUXADC_CHSEL_ADDR                             MT6368_AUXADC_CON33
#define MT6368_PMIC_AUXADC_CHSEL_MASK                             0xF
#define MT6368_PMIC_AUXADC_CHSEL_SHIFT                            3
#define MT6368_PMIC_AUXADC_SWCTRL_EN_ADDR                         MT6368_AUXADC_CON33
#define MT6368_PMIC_AUXADC_SWCTRL_EN_MASK                         0x1
#define MT6368_PMIC_AUXADC_SWCTRL_EN_SHIFT                        7
#define MT6368_PMIC_AUXADC_ADCIN_VSEN_EN_ADDR                     MT6368_AUXADC_CON34
#define MT6368_PMIC_AUXADC_ADCIN_VSEN_EN_MASK                     0x1
#define MT6368_PMIC_AUXADC_ADCIN_VSEN_EN_SHIFT                    0
#define MT6368_PMIC_AUXADC_ADCIN_VBAT_EN_ADDR                     MT6368_AUXADC_CON34
#define MT6368_PMIC_AUXADC_ADCIN_VBAT_EN_MASK                     0x1
#define MT6368_PMIC_AUXADC_ADCIN_VBAT_EN_SHIFT                    1
#define MT6368_PMIC_AUXADC_ADCIN_VSEN_MUX_EN_ADDR                 MT6368_AUXADC_CON34
#define MT6368_PMIC_AUXADC_ADCIN_VSEN_MUX_EN_MASK                 0x1
#define MT6368_PMIC_AUXADC_ADCIN_VSEN_MUX_EN_SHIFT                2
#define MT6368_PMIC_AUXADC_ADCIN_VSEN_EXT_BATON_EN_ADDR           MT6368_AUXADC_CON34
#define MT6368_PMIC_AUXADC_ADCIN_VSEN_EXT_BATON_EN_MASK           0x1
#define MT6368_PMIC_AUXADC_ADCIN_VSEN_EXT_BATON_EN_SHIFT          3
#define MT6368_PMIC_AUXADC_ADCIN_CHR_EN_ADDR                      MT6368_AUXADC_CON34
#define MT6368_PMIC_AUXADC_ADCIN_CHR_EN_MASK                      0x1
#define MT6368_PMIC_AUXADC_ADCIN_CHR_EN_SHIFT                     4
#define MT6368_PMIC_AUXADC_ADCIN_BATON_TDET_EN_ADDR               MT6368_AUXADC_CON34
#define MT6368_PMIC_AUXADC_ADCIN_BATON_TDET_EN_MASK               0x1
#define MT6368_PMIC_AUXADC_ADCIN_BATON_TDET_EN_SHIFT              5
#define MT6368_PMIC_AUXADC_ACCDET_ANASWCTRL_EN_ADDR               MT6368_AUXADC_CON34
#define MT6368_PMIC_AUXADC_ACCDET_ANASWCTRL_EN_MASK               0x1
#define MT6368_PMIC_AUXADC_ACCDET_ANASWCTRL_EN_SHIFT              6
#define MT6368_PMIC_AUXADC_XO_THADC_EN_ADDR                       MT6368_AUXADC_CON34
#define MT6368_PMIC_AUXADC_XO_THADC_EN_MASK                       0x1
#define MT6368_PMIC_AUXADC_XO_THADC_EN_SHIFT                      7
#define MT6368_PMIC_AUXADC_EXT1_EN_ADDR                           MT6368_AUXADC_CON35
#define MT6368_PMIC_AUXADC_EXT1_EN_MASK                           0x1
#define MT6368_PMIC_AUXADC_EXT1_EN_SHIFT                          0
#define MT6368_PMIC_AUXADC_EXT2_EN_ADDR                           MT6368_AUXADC_CON35
#define MT6368_PMIC_AUXADC_EXT2_EN_MASK                           0x1
#define MT6368_PMIC_AUXADC_EXT2_EN_SHIFT                          1
#define MT6368_PMIC_AUXADC_EXT3_EN_ADDR                           MT6368_AUXADC_CON35
#define MT6368_PMIC_AUXADC_EXT3_EN_MASK                           0x1
#define MT6368_PMIC_AUXADC_EXT3_EN_SHIFT                          2
#define MT6368_PMIC_AUXADC_EXT4_EN_ADDR                           MT6368_AUXADC_CON35
#define MT6368_PMIC_AUXADC_EXT4_EN_MASK                           0x1
#define MT6368_PMIC_AUXADC_EXT4_EN_SHIFT                          3
#define MT6368_PMIC_AUXADC_EXT5_EN_ADDR                           MT6368_AUXADC_CON35
#define MT6368_PMIC_AUXADC_EXT5_EN_MASK                           0x1
#define MT6368_PMIC_AUXADC_EXT5_EN_SHIFT                          4
#define MT6368_PMIC_AUXADC_EXT6_EN_ADDR                           MT6368_AUXADC_CON35
#define MT6368_PMIC_AUXADC_EXT6_EN_MASK                           0x1
#define MT6368_PMIC_AUXADC_EXT6_EN_SHIFT                          5
#define MT6368_PMIC_AUXADC_VSYSSNS_EN_ADDR                        MT6368_AUXADC_CON35
#define MT6368_PMIC_AUXADC_VSYSSNS_EN_MASK                        0x1
#define MT6368_PMIC_AUXADC_VSYSSNS_EN_SHIFT                       6
#define MT6368_PMIC_AUXADC_SOURCE_LBAT_SEL_ADDR                   MT6368_AUXADC_CON36
#define MT6368_PMIC_AUXADC_SOURCE_LBAT_SEL_MASK                   0x1
#define MT6368_PMIC_AUXADC_SOURCE_LBAT_SEL_SHIFT                  0
#define MT6368_PMIC_AUXADC_SOURCE_LBAT2_SEL_ADDR                  MT6368_AUXADC_CON36
#define MT6368_PMIC_AUXADC_SOURCE_LBAT2_SEL_MASK                  0x1
#define MT6368_PMIC_AUXADC_SOURCE_LBAT2_SEL_SHIFT                 1
#define MT6368_PMIC_AUXADC_DAC_EXTD_ADDR                          MT6368_AUXADC_CON36
#define MT6368_PMIC_AUXADC_DAC_EXTD_MASK                          0xF
#define MT6368_PMIC_AUXADC_DAC_EXTD_SHIFT                         3
#define MT6368_PMIC_AUXADC_DAC_EXTD_EN_ADDR                       MT6368_AUXADC_CON36
#define MT6368_PMIC_AUXADC_DAC_EXTD_EN_MASK                       0x1
#define MT6368_PMIC_AUXADC_DAC_EXTD_EN_SHIFT                      7
#define MT6368_PMIC_AUXADC_START_EXTD_ADDR                        MT6368_AUXADC_CON37
#define MT6368_PMIC_AUXADC_START_EXTD_MASK                        0x7F
#define MT6368_PMIC_AUXADC_START_EXTD_SHIFT                       0
#define MT6368_PMIC_AUXADC_DIG0_RSV1_ADDR                         MT6368_AUXADC_CON38
#define MT6368_PMIC_AUXADC_DIG0_RSV1_MASK                         0x7
#define MT6368_PMIC_AUXADC_DIG0_RSV1_SHIFT                        0
#define MT6368_PMIC_AUXADC_START_SHADE_NUM_L_ADDR                 MT6368_AUXADC_CON39
#define MT6368_PMIC_AUXADC_START_SHADE_NUM_L_MASK                 0xFF
#define MT6368_PMIC_AUXADC_START_SHADE_NUM_L_SHIFT                0
#define MT6368_PMIC_AUXADC_START_SHADE_NUM_H_ADDR                 MT6368_AUXADC_CON40
#define MT6368_PMIC_AUXADC_START_SHADE_NUM_H_MASK                 0x3
#define MT6368_PMIC_AUXADC_START_SHADE_NUM_H_SHIFT                0
#define MT6368_PMIC_AUXADC_START_SHADE_EN_ADDR                    MT6368_AUXADC_CON41
#define MT6368_PMIC_AUXADC_START_SHADE_EN_MASK                    0x1
#define MT6368_PMIC_AUXADC_START_SHADE_EN_SHIFT                   0
#define MT6368_PMIC_AUXADC_START_SHADE_SEL_ADDR                   MT6368_AUXADC_CON41
#define MT6368_PMIC_AUXADC_START_SHADE_SEL_MASK                   0x1
#define MT6368_PMIC_AUXADC_START_SHADE_SEL_SHIFT                  1
#define MT6368_PMIC_AUXADC_ADC_RDY_WAKEUP_CLR_ADDR                MT6368_AUXADC_CON42
#define MT6368_PMIC_AUXADC_ADC_RDY_WAKEUP_CLR_MASK                0x1
#define MT6368_PMIC_AUXADC_ADC_RDY_WAKEUP_CLR_SHIFT               0
#define MT6368_PMIC_AUXADC_ADC_RDY_FGADC_CLR_ADDR                 MT6368_AUXADC_CON42
#define MT6368_PMIC_AUXADC_ADC_RDY_FGADC_CLR_MASK                 0x1
#define MT6368_PMIC_AUXADC_ADC_RDY_FGADC_CLR_SHIFT                1
#define MT6368_PMIC_AUXADC_ADC_RDY_BAT_PLUGIN_CLR_ADDR            MT6368_AUXADC_CON42
#define MT6368_PMIC_AUXADC_ADC_RDY_BAT_PLUGIN_CLR_MASK            0x1
#define MT6368_PMIC_AUXADC_ADC_RDY_BAT_PLUGIN_CLR_SHIFT           2
#define MT6368_PMIC_AUXADC_ADC_RDY_PWRON_CLR_ADDR                 MT6368_AUXADC_CON42
#define MT6368_PMIC_AUXADC_ADC_RDY_PWRON_CLR_MASK                 0x1
#define MT6368_PMIC_AUXADC_ADC_RDY_PWRON_CLR_SHIFT                3
#define MT6368_PMIC_AUXADC_DATA_REUSE_EN_ADDR                     MT6368_AUXADC_CON43
#define MT6368_PMIC_AUXADC_DATA_REUSE_EN_MASK                     0x1
#define MT6368_PMIC_AUXADC_DATA_REUSE_EN_SHIFT                    0
#define MT6368_PMIC_AUXADC_CH0_DATA_REUSE_EN_ADDR                 MT6368_AUXADC_CON43
#define MT6368_PMIC_AUXADC_CH0_DATA_REUSE_EN_MASK                 0x1
#define MT6368_PMIC_AUXADC_CH0_DATA_REUSE_EN_SHIFT                1
#define MT6368_PMIC_AUXADC_CH1_DATA_REUSE_EN_ADDR                 MT6368_AUXADC_CON43
#define MT6368_PMIC_AUXADC_CH1_DATA_REUSE_EN_MASK                 0x1
#define MT6368_PMIC_AUXADC_CH1_DATA_REUSE_EN_SHIFT                2
#define MT6368_PMIC_AUXADC_DCXO_DATA_REUSE_EN_ADDR                MT6368_AUXADC_CON43
#define MT6368_PMIC_AUXADC_DCXO_DATA_REUSE_EN_MASK                0x1
#define MT6368_PMIC_AUXADC_DCXO_DATA_REUSE_EN_SHIFT               3
#define MT6368_PMIC_AUXADC_DATA_REUSE_SEL_ADDR                    MT6368_AUXADC_CON44
#define MT6368_PMIC_AUXADC_DATA_REUSE_SEL_MASK                    0x3
#define MT6368_PMIC_AUXADC_DATA_REUSE_SEL_SHIFT                   0
#define MT6368_PMIC_AUXADC_CH0_DATA_REUSE_SEL_ADDR                MT6368_AUXADC_CON44
#define MT6368_PMIC_AUXADC_CH0_DATA_REUSE_SEL_MASK                0x3
#define MT6368_PMIC_AUXADC_CH0_DATA_REUSE_SEL_SHIFT               2
#define MT6368_PMIC_AUXADC_CH1_DATA_REUSE_SEL_ADDR                MT6368_AUXADC_CON44
#define MT6368_PMIC_AUXADC_CH1_DATA_REUSE_SEL_MASK                0x3
#define MT6368_PMIC_AUXADC_CH1_DATA_REUSE_SEL_SHIFT               4
#define MT6368_PMIC_AUXADC_DCXO_DATA_REUSE_SEL_ADDR               MT6368_AUXADC_CON44
#define MT6368_PMIC_AUXADC_DCXO_DATA_REUSE_SEL_MASK               0x3
#define MT6368_PMIC_AUXADC_DCXO_DATA_REUSE_SEL_SHIFT              6
#define MT6368_PMIC_AUXADC_STATE_CS_S_ADDR                        MT6368_AUXADC_CON45
#define MT6368_PMIC_AUXADC_STATE_CS_S_MASK                        0xF
#define MT6368_PMIC_AUXADC_STATE_CS_S_SHIFT                       0
#define MT6368_PMIC_AUXADC_AUTORPT_EN_ADDR                        MT6368_AUXADC_AUTORPT0
#define MT6368_PMIC_AUXADC_AUTORPT_EN_MASK                        0x1
#define MT6368_PMIC_AUXADC_AUTORPT_EN_SHIFT                       0
#define MT6368_PMIC_AUXADC_AUTORPT_PRD_L_ADDR                     MT6368_AUXADC_AUTORPT1
#define MT6368_PMIC_AUXADC_AUTORPT_PRD_L_MASK                     0xFF
#define MT6368_PMIC_AUXADC_AUTORPT_PRD_L_SHIFT                    0
#define MT6368_PMIC_AUXADC_AUTORPT_PRD_H_ADDR                     MT6368_AUXADC_AUTORPT2
#define MT6368_PMIC_AUXADC_AUTORPT_PRD_H_MASK                     0x3
#define MT6368_PMIC_AUXADC_AUTORPT_PRD_H_SHIFT                    0
#define MT6368_PMIC_AUXADC_ACCDET_DIG0_RSV0_ADDR                  MT6368_AUXADC_ACCDET0
#define MT6368_PMIC_AUXADC_ACCDET_DIG0_RSV0_MASK                  0xFF
#define MT6368_PMIC_AUXADC_ACCDET_DIG0_RSV0_SHIFT                 0
#define MT6368_PMIC_AUXADC_ACCDET_AUTO_SPL_ADDR                   MT6368_AUXADC_ACCDET1
#define MT6368_PMIC_AUXADC_ACCDET_AUTO_SPL_MASK                   0x1
#define MT6368_PMIC_AUXADC_ACCDET_AUTO_SPL_SHIFT                  0
#define MT6368_PMIC_AUXADC_ACCDET_AUTO_RQST_CLR_ADDR              MT6368_AUXADC_ACCDET1
#define MT6368_PMIC_AUXADC_ACCDET_AUTO_RQST_CLR_MASK              0x1
#define MT6368_PMIC_AUXADC_ACCDET_AUTO_RQST_CLR_SHIFT             1
#define MT6368_PMIC_AUXADC_ACCDET_DIG1_RSV0_ADDR                  MT6368_AUXADC_ACCDET1
#define MT6368_PMIC_AUXADC_ACCDET_DIG1_RSV0_MASK                  0x3F
#define MT6368_PMIC_AUXADC_ACCDET_DIG1_RSV0_SHIFT                 2
#define MT6368_PMIC_AUXADC_DBG_DIG1_RSV2_ADDR                     MT6368_AUXADC_DBG0
#define MT6368_PMIC_AUXADC_DBG_DIG1_RSV2_MASK                     0x3F
#define MT6368_PMIC_AUXADC_DBG_DIG1_RSV2_SHIFT                    0
#define MT6368_PMIC_AUXADC_DBG_DIG0_RSV2_ADDR                     MT6368_AUXADC_DBG1
#define MT6368_PMIC_AUXADC_DBG_DIG0_RSV2_MASK                     0xF
#define MT6368_PMIC_AUXADC_DBG_DIG0_RSV2_SHIFT                    0
#define MT6368_PMIC_AUXADC_FGADC_START_SW_ADDR                    MT6368_AUXADC_DBG2
#define MT6368_PMIC_AUXADC_FGADC_START_SW_MASK                    0x1
#define MT6368_PMIC_AUXADC_FGADC_START_SW_SHIFT                   0
#define MT6368_PMIC_AUXADC_FGADC_START_SEL_ADDR                   MT6368_AUXADC_DBG2
#define MT6368_PMIC_AUXADC_FGADC_START_SEL_MASK                   0x1
#define MT6368_PMIC_AUXADC_FGADC_START_SEL_SHIFT                  1
#define MT6368_PMIC_AUXADC_IMP_FGADC_R_SW_ADDR                    MT6368_AUXADC_DBG2
#define MT6368_PMIC_AUXADC_IMP_FGADC_R_SW_MASK                    0x1
#define MT6368_PMIC_AUXADC_IMP_FGADC_R_SW_SHIFT                   2
#define MT6368_PMIC_AUXADC_IMP_FGADC_R_SEL_ADDR                   MT6368_AUXADC_DBG2
#define MT6368_PMIC_AUXADC_IMP_FGADC_R_SEL_MASK                   0x1
#define MT6368_PMIC_AUXADC_IMP_FGADC_R_SEL_SHIFT                  3
#define MT6368_PMIC_AUXADC_BAT_PLUGIN_START_SW_ADDR               MT6368_AUXADC_DBG2
#define MT6368_PMIC_AUXADC_BAT_PLUGIN_START_SW_MASK               0x1
#define MT6368_PMIC_AUXADC_BAT_PLUGIN_START_SW_SHIFT              4
#define MT6368_PMIC_AUXADC_BAT_PLUGIN_START_SEL_ADDR              MT6368_AUXADC_DBG2
#define MT6368_PMIC_AUXADC_BAT_PLUGIN_START_SEL_MASK              0x1
#define MT6368_PMIC_AUXADC_BAT_PLUGIN_START_SEL_SHIFT             5
#define MT6368_PMIC_SDMADC_EXT_THR_SRC_SEL_ADDR                   MT6368_SDMADC_CON0
#define MT6368_PMIC_SDMADC_EXT_THR_SRC_SEL_MASK                   0x7
#define MT6368_PMIC_SDMADC_EXT_THR_SRC_SEL_SHIFT                  0
#define MT6368_PMIC_SDMADC_EXT_THR_PURES_SEL_ADDR                 MT6368_SDMADC_CON0
#define MT6368_PMIC_SDMADC_EXT_THR_PURES_SEL_MASK                 0x3
#define MT6368_PMIC_SDMADC_EXT_THR_PURES_SEL_SHIFT                3
#define MT6368_PMIC_SDMADC_TSX_DCXO_SRC_SEL_ADDR                  MT6368_SDMADC_CON0
#define MT6368_PMIC_SDMADC_TSX_DCXO_SRC_SEL_MASK                  0x1
#define MT6368_PMIC_SDMADC_TSX_DCXO_SRC_SEL_SHIFT                 5
#define MT6368_PMIC_AUXADC_AVG_NUM_SEL_CH7_GPS_ADDR               MT6368_SDMADC_CON0
#define MT6368_PMIC_AUXADC_AVG_NUM_SEL_CH7_GPS_MASK               0x1
#define MT6368_PMIC_AUXADC_AVG_NUM_SEL_CH7_GPS_SHIFT              6
#define MT6368_PMIC_AUXADC_AVG_NUM_SEL_CH12_ADDR                  MT6368_SDMADC_CON0
#define MT6368_PMIC_AUXADC_AVG_NUM_SEL_CH12_MASK                  0x1
#define MT6368_PMIC_AUXADC_AVG_NUM_SEL_CH12_SHIFT                 7
#define MT6368_PMIC_SDMADC_TIA_RSV1_ADDR                          MT6368_SDMADC_TIA_RESERVE1
#define MT6368_PMIC_SDMADC_TIA_RSV1_MASK                          0xFF
#define MT6368_PMIC_SDMADC_TIA_RSV1_SHIFT                         0
#define MT6368_PMIC_SDMADC_CIC_M1_ADDR                            MT6368_SDMADC_CON1
#define MT6368_PMIC_SDMADC_CIC_M1_MASK                            0x3
#define MT6368_PMIC_SDMADC_CIC_M1_SHIFT                           0
#define MT6368_PMIC_SDMADC_CIC_M2_ADDR                            MT6368_SDMADC_CON1
#define MT6368_PMIC_SDMADC_CIC_M2_MASK                            0x3
#define MT6368_PMIC_SDMADC_CIC_M2_SHIFT                           2
#define MT6368_PMIC_SDMADC_TRIM_COMP_ADDR                         MT6368_SDMADC_CON1
#define MT6368_PMIC_SDMADC_TRIM_COMP_MASK                         0x1
#define MT6368_PMIC_SDMADC_TRIM_COMP_SHIFT                        5
#define MT6368_PMIC_SDMADC_2S_COMP_ENB_ADDR                       MT6368_SDMADC_CON1
#define MT6368_PMIC_SDMADC_2S_COMP_ENB_MASK                       0x1
#define MT6368_PMIC_SDMADC_2S_COMP_ENB_SHIFT                      6
#define MT6368_PMIC_SDMADC_SHADE_PRD_SEL_ADDR                     MT6368_SDMADC_CON2
#define MT6368_PMIC_SDMADC_SHADE_PRD_SEL_MASK                     0x3
#define MT6368_PMIC_SDMADC_SHADE_PRD_SEL_SHIFT                    0
#define MT6368_PMIC_SDMADC_CONVERT_PRD_SEL_ADDR                   MT6368_SDMADC_CON2
#define MT6368_PMIC_SDMADC_CONVERT_PRD_SEL_MASK                   0x3
#define MT6368_PMIC_SDMADC_CONVERT_PRD_SEL_SHIFT                  2
#define MT6368_PMIC_SDMADC_STATE_CS_S_ADDR                        MT6368_SDMADC_CON3
#define MT6368_PMIC_SDMADC_STATE_CS_S_MASK                        0x7
#define MT6368_PMIC_SDMADC_STATE_CS_S_SHIFT                       0
#define MT6368_PMIC_SDMADC_SAMPLE_LIST_ADDR                       MT6368_SDMADC_CON3
#define MT6368_PMIC_SDMADC_SAMPLE_LIST_MASK                       0x1
#define MT6368_PMIC_SDMADC_SAMPLE_LIST_SHIFT                      3
#define MT6368_PMIC_AUXADC_DIG_3_ELR_LEN_ADDR                     MT6368_AUXADC_DIG_3_ELR_NUM
#define MT6368_PMIC_AUXADC_DIG_3_ELR_LEN_MASK                     0xFF
#define MT6368_PMIC_AUXADC_DIG_3_ELR_LEN_SHIFT                    0
#define MT6368_PMIC_EFUSE_GAIN_CH0_TRIM_L_ADDR                    MT6368_AUXADC_DIG_3_ELR0
#define MT6368_PMIC_EFUSE_GAIN_CH0_TRIM_L_MASK                    0xFF
#define MT6368_PMIC_EFUSE_GAIN_CH0_TRIM_L_SHIFT                   0
#define MT6368_PMIC_EFUSE_GAIN_CH0_TRIM_H_ADDR                    MT6368_AUXADC_DIG_3_ELR1
#define MT6368_PMIC_EFUSE_GAIN_CH0_TRIM_H_MASK                    0x7F
#define MT6368_PMIC_EFUSE_GAIN_CH0_TRIM_H_SHIFT                   0
#define MT6368_PMIC_EFUSE_OFFSET_CH0_TRIM_L_ADDR                  MT6368_AUXADC_DIG_3_ELR2
#define MT6368_PMIC_EFUSE_OFFSET_CH0_TRIM_L_MASK                  0xFF
#define MT6368_PMIC_EFUSE_OFFSET_CH0_TRIM_L_SHIFT                 0
#define MT6368_PMIC_EFUSE_OFFSET_CH0_TRIM_H_ADDR                  MT6368_AUXADC_DIG_3_ELR3
#define MT6368_PMIC_EFUSE_OFFSET_CH0_TRIM_H_MASK                  0x7F
#define MT6368_PMIC_EFUSE_OFFSET_CH0_TRIM_H_SHIFT                 0
#define MT6368_PMIC_EFUSE_GAIN_CH3_TRIM_L_ADDR                    MT6368_AUXADC_DIG_3_ELR4
#define MT6368_PMIC_EFUSE_GAIN_CH3_TRIM_L_MASK                    0xFF
#define MT6368_PMIC_EFUSE_GAIN_CH3_TRIM_L_SHIFT                   0
#define MT6368_PMIC_EFUSE_GAIN_CH3_TRIM_H_ADDR                    MT6368_AUXADC_DIG_3_ELR5
#define MT6368_PMIC_EFUSE_GAIN_CH3_TRIM_H_MASK                    0x7F
#define MT6368_PMIC_EFUSE_GAIN_CH3_TRIM_H_SHIFT                   0
#define MT6368_PMIC_EFUSE_OFFSET_CH3_TRIM_L_ADDR                  MT6368_AUXADC_DIG_3_ELR6
#define MT6368_PMIC_EFUSE_OFFSET_CH3_TRIM_L_MASK                  0xFF
#define MT6368_PMIC_EFUSE_OFFSET_CH3_TRIM_L_SHIFT                 0
#define MT6368_PMIC_EFUSE_OFFSET_CH3_TRIM_H_ADDR                  MT6368_AUXADC_DIG_3_ELR7
#define MT6368_PMIC_EFUSE_OFFSET_CH3_TRIM_H_MASK                  0x7F
#define MT6368_PMIC_EFUSE_OFFSET_CH3_TRIM_H_SHIFT                 0
#define MT6368_PMIC_EFUSE_GAIN_CH4_TRIM_L_ADDR                    MT6368_AUXADC_DIG_3_ELR8
#define MT6368_PMIC_EFUSE_GAIN_CH4_TRIM_L_MASK                    0xFF
#define MT6368_PMIC_EFUSE_GAIN_CH4_TRIM_L_SHIFT                   0
#define MT6368_PMIC_EFUSE_GAIN_CH4_TRIM_H_ADDR                    MT6368_AUXADC_DIG_3_ELR9
#define MT6368_PMIC_EFUSE_GAIN_CH4_TRIM_H_MASK                    0x7F
#define MT6368_PMIC_EFUSE_GAIN_CH4_TRIM_H_SHIFT                   0
#define MT6368_PMIC_EFUSE_OFFSET_CH4_TRIM_L_ADDR                  MT6368_AUXADC_DIG_3_ELR10
#define MT6368_PMIC_EFUSE_OFFSET_CH4_TRIM_L_MASK                  0xFF
#define MT6368_PMIC_EFUSE_OFFSET_CH4_TRIM_L_SHIFT                 0
#define MT6368_PMIC_EFUSE_OFFSET_CH4_TRIM_H_ADDR                  MT6368_AUXADC_DIG_3_ELR11
#define MT6368_PMIC_EFUSE_OFFSET_CH4_TRIM_H_MASK                  0x7F
#define MT6368_PMIC_EFUSE_OFFSET_CH4_TRIM_H_SHIFT                 0
#define MT6368_PMIC_EFUSE_GAIN_CH5_TRIM_L_ADDR                    MT6368_AUXADC_DIG_3_ELR12
#define MT6368_PMIC_EFUSE_GAIN_CH5_TRIM_L_MASK                    0xFF
#define MT6368_PMIC_EFUSE_GAIN_CH5_TRIM_L_SHIFT                   0
#define MT6368_PMIC_EFUSE_GAIN_CH5_TRIM_H_ADDR                    MT6368_AUXADC_DIG_3_ELR13
#define MT6368_PMIC_EFUSE_GAIN_CH5_TRIM_H_MASK                    0x7F
#define MT6368_PMIC_EFUSE_GAIN_CH5_TRIM_H_SHIFT                   0
#define MT6368_PMIC_EFUSE_OFFSET_CH5_TRIM_L_ADDR                  MT6368_AUXADC_DIG_3_ELR14
#define MT6368_PMIC_EFUSE_OFFSET_CH5_TRIM_L_MASK                  0xFF
#define MT6368_PMIC_EFUSE_OFFSET_CH5_TRIM_L_SHIFT                 0
#define MT6368_PMIC_EFUSE_OFFSET_CH5_TRIM_H_ADDR                  MT6368_AUXADC_DIG_3_ELR15
#define MT6368_PMIC_EFUSE_OFFSET_CH5_TRIM_H_MASK                  0x7F
#define MT6368_PMIC_EFUSE_OFFSET_CH5_TRIM_H_SHIFT                 0
#define MT6368_PMIC_EFUSE_GAIN_CH9_TRIM_L_ADDR                    MT6368_AUXADC_DIG_3_ELR16
#define MT6368_PMIC_EFUSE_GAIN_CH9_TRIM_L_MASK                    0xFF
#define MT6368_PMIC_EFUSE_GAIN_CH9_TRIM_L_SHIFT                   0
#define MT6368_PMIC_EFUSE_GAIN_CH9_TRIM_H_ADDR                    MT6368_AUXADC_DIG_3_ELR17
#define MT6368_PMIC_EFUSE_GAIN_CH9_TRIM_H_MASK                    0x7F
#define MT6368_PMIC_EFUSE_GAIN_CH9_TRIM_H_SHIFT                   0
#define MT6368_PMIC_EFUSE_OFFSET_CH9_TRIM_L_ADDR                  MT6368_AUXADC_DIG_3_ELR18
#define MT6368_PMIC_EFUSE_OFFSET_CH9_TRIM_L_MASK                  0xFF
#define MT6368_PMIC_EFUSE_OFFSET_CH9_TRIM_L_SHIFT                 0
#define MT6368_PMIC_EFUSE_OFFSET_CH9_TRIM_H_ADDR                  MT6368_AUXADC_DIG_3_ELR19
#define MT6368_PMIC_EFUSE_OFFSET_CH9_TRIM_H_MASK                  0x7F
#define MT6368_PMIC_EFUSE_OFFSET_CH9_TRIM_H_SHIFT                 0
#define MT6368_PMIC_EFUSE_GAIN_CH12_TRIM_L_ADDR                   MT6368_AUXADC_DIG_3_ELR20
#define MT6368_PMIC_EFUSE_GAIN_CH12_TRIM_L_MASK                   0xFF
#define MT6368_PMIC_EFUSE_GAIN_CH12_TRIM_L_SHIFT                  0
#define MT6368_PMIC_EFUSE_GAIN_CH12_TRIM_H_ADDR                   MT6368_AUXADC_DIG_3_ELR21
#define MT6368_PMIC_EFUSE_GAIN_CH12_TRIM_H_MASK                   0x7F
#define MT6368_PMIC_EFUSE_GAIN_CH12_TRIM_H_SHIFT                  0
#define MT6368_PMIC_EFUSE_OFFSET_CH12_TRIM_L_ADDR                 MT6368_AUXADC_DIG_3_ELR22
#define MT6368_PMIC_EFUSE_OFFSET_CH12_TRIM_L_MASK                 0xFF
#define MT6368_PMIC_EFUSE_OFFSET_CH12_TRIM_L_SHIFT                0
#define MT6368_PMIC_EFUSE_OFFSET_CH12_TRIM_H_ADDR                 MT6368_AUXADC_DIG_3_ELR23
#define MT6368_PMIC_EFUSE_OFFSET_CH12_TRIM_H_MASK                 0x7F
#define MT6368_PMIC_EFUSE_OFFSET_CH12_TRIM_H_SHIFT                0
#define MT6368_PMIC_AUXADC_EFUSE_DEGC_CALI_ADDR                   MT6368_AUXADC_DIG_3_ELR36
#define MT6368_PMIC_AUXADC_EFUSE_DEGC_CALI_MASK                   0x3F
#define MT6368_PMIC_AUXADC_EFUSE_DEGC_CALI_SHIFT                  0
#define MT6368_PMIC_AUXADC_EFUSE_ADC_CALI_EN_ADDR                 MT6368_AUXADC_DIG_3_ELR36
#define MT6368_PMIC_AUXADC_EFUSE_ADC_CALI_EN_MASK                 0x1
#define MT6368_PMIC_AUXADC_EFUSE_ADC_CALI_EN_SHIFT                6
#define MT6368_PMIC_AUXADC_EFUSE_ID_ADDR                          MT6368_AUXADC_DIG_3_ELR36
#define MT6368_PMIC_AUXADC_EFUSE_ID_MASK                          0x1
#define MT6368_PMIC_AUXADC_EFUSE_ID_SHIFT                         7
#define MT6368_PMIC_AUXADC_EFUSE_O_VTS_L_ADDR                     MT6368_AUXADC_DIG_3_ELR38
#define MT6368_PMIC_AUXADC_EFUSE_O_VTS_L_MASK                     0xFF
#define MT6368_PMIC_AUXADC_EFUSE_O_VTS_L_SHIFT                    0
#define MT6368_PMIC_AUXADC_EFUSE_O_VTS_H_ADDR                     MT6368_AUXADC_DIG_3_ELR39
#define MT6368_PMIC_AUXADC_EFUSE_O_VTS_H_MASK                     0x1F
#define MT6368_PMIC_AUXADC_EFUSE_O_VTS_H_SHIFT                    0
#define MT6368_PMIC_AUXADC_EFUSE_O_VTS_2_M_ADDR                   MT6368_AUXADC_DIG_3_ELR39
#define MT6368_PMIC_AUXADC_EFUSE_O_VTS_2_M_MASK                   0x7
#define MT6368_PMIC_AUXADC_EFUSE_O_VTS_2_M_SHIFT                  5
#define MT6368_PMIC_AUXADC_EFUSE_O_VTS_2_L_ADDR                   MT6368_AUXADC_DIG_3_ELR40
#define MT6368_PMIC_AUXADC_EFUSE_O_VTS_2_L_MASK                   0xFF
#define MT6368_PMIC_AUXADC_EFUSE_O_VTS_2_L_SHIFT                  0
#define MT6368_PMIC_AUXADC_EFUSE_O_VTS_3_L_ADDR                   MT6368_AUXADC_DIG_3_ELR42
#define MT6368_PMIC_AUXADC_EFUSE_O_VTS_3_L_MASK                   0xFF
#define MT6368_PMIC_AUXADC_EFUSE_O_VTS_3_L_SHIFT                  0
#define MT6368_PMIC_AUXADC_EFUSE_O_VTS_3_H_ADDR                   MT6368_AUXADC_DIG_3_ELR43
#define MT6368_PMIC_AUXADC_EFUSE_O_VTS_3_H_MASK                   0x1F
#define MT6368_PMIC_AUXADC_EFUSE_O_VTS_3_H_SHIFT                  0
#define MT6368_PMIC_AUXADC_EFUSE_O_VTS_2_H_ADDR                   MT6368_AUXADC_DIG_3_ELR43
#define MT6368_PMIC_AUXADC_EFUSE_O_VTS_2_H_MASK                   0x3
#define MT6368_PMIC_AUXADC_EFUSE_O_VTS_2_H_SHIFT                  5
#define MT6368_PMIC_AUXADC_EFUSE_O_VTS_4_L_ADDR                   MT6368_AUXADC_DIG_3_ELR44
#define MT6368_PMIC_AUXADC_EFUSE_O_VTS_4_L_MASK                   0xFF
#define MT6368_PMIC_AUXADC_EFUSE_O_VTS_4_L_SHIFT                  0
#define MT6368_PMIC_AUXADC_EFUSE_O_VTS_4_H_ADDR                   MT6368_AUXADC_DIG_3_ELR45
#define MT6368_PMIC_AUXADC_EFUSE_O_VTS_4_H_MASK                   0x1F
#define MT6368_PMIC_AUXADC_EFUSE_O_VTS_4_H_SHIFT                  0
#define MT6368_PMIC_AUXADC_EFUSE_RSV4_ADDR                        MT6368_AUXADC_DIG_3_ELR45
#define MT6368_PMIC_AUXADC_EFUSE_RSV4_MASK                        0x7
#define MT6368_PMIC_AUXADC_EFUSE_RSV4_SHIFT                       5
#define MT6368_PMIC_AUXADC_EFUSE_VAUX18_ADDR                      MT6368_AUXADC_DIG_3_ELR54
#define MT6368_PMIC_AUXADC_EFUSE_VAUX18_MASK                      0x7F
#define MT6368_PMIC_AUXADC_EFUSE_VAUX18_SHIFT                     0
#define MT6368_PMIC_AUXADC_EFUSE_CALI_FROM_EFUSE_EN_ADDR          MT6368_AUXADC_DIG_3_ELR54
#define MT6368_PMIC_AUXADC_EFUSE_CALI_FROM_EFUSE_EN_MASK          0x1
#define MT6368_PMIC_AUXADC_EFUSE_CALI_FROM_EFUSE_EN_SHIFT         7
#define MT6368_PMIC_AUXADC_EFUSE_VBG12_ADDR                       MT6368_AUXADC_DIG_3_ELR55
#define MT6368_PMIC_AUXADC_EFUSE_VBG12_MASK                       0x7F
#define MT6368_PMIC_AUXADC_EFUSE_VBG12_SHIFT                      0
#define MT6368_PMIC_AUXADC_DIG_4_ANA_ID_ADDR                      MT6368_AUXADC_DIG_4_DSN_ANA_ID
#define MT6368_PMIC_AUXADC_DIG_4_ANA_ID_MASK                      0xFF
#define MT6368_PMIC_AUXADC_DIG_4_ANA_ID_SHIFT                     0
#define MT6368_PMIC_AUXADC_DIG_4_DIG_ID_ADDR                      MT6368_AUXADC_DIG_4_DSN_DIG_ID
#define MT6368_PMIC_AUXADC_DIG_4_DIG_ID_MASK                      0xFF
#define MT6368_PMIC_AUXADC_DIG_4_DIG_ID_SHIFT                     0
#define MT6368_PMIC_AUXADC_DIG_4_ANA_MINOR_REV_ADDR               MT6368_AUXADC_DIG_4_DSN_ANA_REV
#define MT6368_PMIC_AUXADC_DIG_4_ANA_MINOR_REV_MASK               0xF
#define MT6368_PMIC_AUXADC_DIG_4_ANA_MINOR_REV_SHIFT              0
#define MT6368_PMIC_AUXADC_DIG_4_ANA_MAJOR_REV_ADDR               MT6368_AUXADC_DIG_4_DSN_ANA_REV
#define MT6368_PMIC_AUXADC_DIG_4_ANA_MAJOR_REV_MASK               0xF
#define MT6368_PMIC_AUXADC_DIG_4_ANA_MAJOR_REV_SHIFT              4
#define MT6368_PMIC_AUXADC_DIG_4_DIG_MINOR_REV_ADDR               MT6368_AUXADC_DIG_4_DSN_DIG_REV
#define MT6368_PMIC_AUXADC_DIG_4_DIG_MINOR_REV_MASK               0xF
#define MT6368_PMIC_AUXADC_DIG_4_DIG_MINOR_REV_SHIFT              0
#define MT6368_PMIC_AUXADC_DIG_4_DIG_MAJOR_REV_ADDR               MT6368_AUXADC_DIG_4_DSN_DIG_REV
#define MT6368_PMIC_AUXADC_DIG_4_DIG_MAJOR_REV_MASK               0xF
#define MT6368_PMIC_AUXADC_DIG_4_DIG_MAJOR_REV_SHIFT              4
#define MT6368_PMIC_AUXADC_DIG_4_DSN_CBS_ADDR                     MT6368_AUXADC_DIG_4_DSN_DBI
#define MT6368_PMIC_AUXADC_DIG_4_DSN_CBS_MASK                     0x3
#define MT6368_PMIC_AUXADC_DIG_4_DSN_CBS_SHIFT                    0
#define MT6368_PMIC_AUXADC_DIG_4_DSN_BIX_ADDR                     MT6368_AUXADC_DIG_4_DSN_DBI
#define MT6368_PMIC_AUXADC_DIG_4_DSN_BIX_MASK                     0x3
#define MT6368_PMIC_AUXADC_DIG_4_DSN_BIX_SHIFT                    2
#define MT6368_PMIC_AUXADC_DIG_4_DSN_ESP_ADDR                     MT6368_AUXADC_DIG_4_DSN_ESP
#define MT6368_PMIC_AUXADC_DIG_4_DSN_ESP_MASK                     0xFF
#define MT6368_PMIC_AUXADC_DIG_4_DSN_ESP_SHIFT                    0
#define MT6368_PMIC_AUXADC_DIG_4_DSN_FPI_ADDR                     MT6368_AUXADC_DIG_4_DSN_FPI
#define MT6368_PMIC_AUXADC_DIG_4_DSN_FPI_MASK                     0xFF
#define MT6368_PMIC_AUXADC_DIG_4_DSN_FPI_SHIFT                    0
#define MT6368_PMIC_AUXADC_DIG_4_DSN_DXI_ADDR                     MT6368_AUXADC_DIG_4_DSN_DXI
#define MT6368_PMIC_AUXADC_DIG_4_DSN_DXI_MASK                     0xFF
#define MT6368_PMIC_AUXADC_DIG_4_DSN_DXI_SHIFT                    0
#define MT6368_PMIC_AUXADC_IMP_EN_ADDR                            MT6368_AUXADC_IMP0
#define MT6368_PMIC_AUXADC_IMP_EN_MASK                            0x1
#define MT6368_PMIC_AUXADC_IMP_EN_SHIFT                           0
#define MT6368_PMIC_AUXADC_IMP_PRD_SEL_ADDR                       MT6368_AUXADC_IMP1
#define MT6368_PMIC_AUXADC_IMP_PRD_SEL_MASK                       0x3
#define MT6368_PMIC_AUXADC_IMP_PRD_SEL_SHIFT                      0
#define MT6368_PMIC_AUXADC_IMP_CNT_SEL_ADDR                       MT6368_AUXADC_IMP1
#define MT6368_PMIC_AUXADC_IMP_CNT_SEL_MASK                       0x3
#define MT6368_PMIC_AUXADC_IMP_CNT_SEL_SHIFT                      2
#define MT6368_PMIC_AUXADC_IMPEDANCE_CHSEL_ADDR                   MT6368_AUXADC_IMP1
#define MT6368_PMIC_AUXADC_IMPEDANCE_CHSEL_MASK                   0x1
#define MT6368_PMIC_AUXADC_IMPEDANCE_CHSEL_SHIFT                  4
#define MT6368_PMIC_AUXADC_IMPEDANCE_IRQ_STATUS_ADDR              MT6368_AUXADC_IMP1
#define MT6368_PMIC_AUXADC_IMPEDANCE_IRQ_STATUS_MASK              0x1
#define MT6368_PMIC_AUXADC_IMPEDANCE_IRQ_STATUS_SHIFT             7
#define MT6368_PMIC_AUXADC_IMP_START_ADDR                         MT6368_AUXADC_IMP2
#define MT6368_PMIC_AUXADC_IMP_START_MASK                         0x1
#define MT6368_PMIC_AUXADC_IMP_START_SHIFT                        0
#define MT6368_PMIC_AUXADC_IMP_STATE_ADDR                         MT6368_AUXADC_IMP2
#define MT6368_PMIC_AUXADC_IMP_STATE_MASK                         0xF
#define MT6368_PMIC_AUXADC_IMP_STATE_SHIFT                        1
#define MT6368_PMIC_AUXADC_IMP_COUNT_ADDR                         MT6368_AUXADC_IMP3
#define MT6368_PMIC_AUXADC_IMP_COUNT_MASK                         0xF
#define MT6368_PMIC_AUXADC_IMP_COUNT_SHIFT                        0
#define MT6368_PMIC_AUXADC_IMP_FGADC_R_S_ADDR                     MT6368_AUXADC_IMP3
#define MT6368_PMIC_AUXADC_IMP_FGADC_R_S_MASK                     0x1
#define MT6368_PMIC_AUXADC_IMP_FGADC_R_S_SHIFT                    4
#define MT6368_PMIC_FGADC_AUXADC_IMP_R_DONE_S_ADDR                MT6368_AUXADC_IMP3
#define MT6368_PMIC_FGADC_AUXADC_IMP_R_DONE_S_MASK                0x1
#define MT6368_PMIC_FGADC_AUXADC_IMP_R_DONE_S_SHIFT               5
#define MT6368_PMIC_AUXADC_IMP_CK_SW_EN_ADDR                      MT6368_AUXADC_IMP4
#define MT6368_PMIC_AUXADC_IMP_CK_SW_EN_MASK                      0x1
#define MT6368_PMIC_AUXADC_IMP_CK_SW_EN_SHIFT                     0
#define MT6368_PMIC_AUXADC_IMP_CK_SW_MODE_ADDR                    MT6368_AUXADC_IMP4
#define MT6368_PMIC_AUXADC_IMP_CK_SW_MODE_MASK                    0x1
#define MT6368_PMIC_AUXADC_IMP_CK_SW_MODE_SHIFT                   1
#define MT6368_PMIC_AUXADC_LBAT_EN_ADDR                           MT6368_AUXADC_LBAT0
#define MT6368_PMIC_AUXADC_LBAT_EN_MASK                           0x1
#define MT6368_PMIC_AUXADC_LBAT_EN_SHIFT                          0
#define MT6368_PMIC_AUXADC_LBAT_DET_PRD_SEL_ADDR                  MT6368_AUXADC_LBAT1
#define MT6368_PMIC_AUXADC_LBAT_DET_PRD_SEL_MASK                  0x3
#define MT6368_PMIC_AUXADC_LBAT_DET_PRD_SEL_SHIFT                 0
#define MT6368_PMIC_AUXADC_LBAT_DEBT_MAX_SEL_ADDR                 MT6368_AUXADC_LBAT1
#define MT6368_PMIC_AUXADC_LBAT_DEBT_MAX_SEL_MASK                 0x3
#define MT6368_PMIC_AUXADC_LBAT_DEBT_MAX_SEL_SHIFT                2
#define MT6368_PMIC_AUXADC_LBAT_DEBT_MIN_SEL_ADDR                 MT6368_AUXADC_LBAT1
#define MT6368_PMIC_AUXADC_LBAT_DEBT_MIN_SEL_MASK                 0x3
#define MT6368_PMIC_AUXADC_LBAT_DEBT_MIN_SEL_SHIFT                4
#define MT6368_PMIC_AUXADC_LBAT_IRQ_EN_MAX_ADDR                   MT6368_AUXADC_LBAT2
#define MT6368_PMIC_AUXADC_LBAT_IRQ_EN_MAX_MASK                   0x1
#define MT6368_PMIC_AUXADC_LBAT_IRQ_EN_MAX_SHIFT                  0
#define MT6368_PMIC_AUXADC_LBAT_DET_MAX_ADDR                      MT6368_AUXADC_LBAT2
#define MT6368_PMIC_AUXADC_LBAT_DET_MAX_MASK                      0x1
#define MT6368_PMIC_AUXADC_LBAT_DET_MAX_SHIFT                     1
#define MT6368_PMIC_AUXADC_LBAT_MAX_IRQ_B_ADDR                    MT6368_AUXADC_LBAT2
#define MT6368_PMIC_AUXADC_LBAT_MAX_IRQ_B_MASK                    0x1
#define MT6368_PMIC_AUXADC_LBAT_MAX_IRQ_B_SHIFT                   7
#define MT6368_PMIC_AUXADC_LBAT_VOLT_MAX_L_ADDR                   MT6368_AUXADC_LBAT3
#define MT6368_PMIC_AUXADC_LBAT_VOLT_MAX_L_MASK                   0xFF
#define MT6368_PMIC_AUXADC_LBAT_VOLT_MAX_L_SHIFT                  0
#define MT6368_PMIC_AUXADC_LBAT_VOLT_MAX_H_ADDR                   MT6368_AUXADC_LBAT4
#define MT6368_PMIC_AUXADC_LBAT_VOLT_MAX_H_MASK                   0xF
#define MT6368_PMIC_AUXADC_LBAT_VOLT_MAX_H_SHIFT                  0
#define MT6368_PMIC_AUXADC_LBAT_IRQ_EN_MIN_ADDR                   MT6368_AUXADC_LBAT5
#define MT6368_PMIC_AUXADC_LBAT_IRQ_EN_MIN_MASK                   0x1
#define MT6368_PMIC_AUXADC_LBAT_IRQ_EN_MIN_SHIFT                  0
#define MT6368_PMIC_AUXADC_LBAT_DET_MIN_ADDR                      MT6368_AUXADC_LBAT5
#define MT6368_PMIC_AUXADC_LBAT_DET_MIN_MASK                      0x1
#define MT6368_PMIC_AUXADC_LBAT_DET_MIN_SHIFT                     1
#define MT6368_PMIC_AUXADC_LBAT_MIN_IRQ_B_ADDR                    MT6368_AUXADC_LBAT5
#define MT6368_PMIC_AUXADC_LBAT_MIN_IRQ_B_MASK                    0x1
#define MT6368_PMIC_AUXADC_LBAT_MIN_IRQ_B_SHIFT                   7
#define MT6368_PMIC_AUXADC_LBAT_VOLT_MIN_L_ADDR                   MT6368_AUXADC_LBAT6
#define MT6368_PMIC_AUXADC_LBAT_VOLT_MIN_L_MASK                   0xFF
#define MT6368_PMIC_AUXADC_LBAT_VOLT_MIN_L_SHIFT                  0
#define MT6368_PMIC_AUXADC_LBAT_VOLT_MIN_H_ADDR                   MT6368_AUXADC_LBAT7
#define MT6368_PMIC_AUXADC_LBAT_VOLT_MIN_H_MASK                   0xF
#define MT6368_PMIC_AUXADC_LBAT_VOLT_MIN_H_SHIFT                  0
#define MT6368_PMIC_AUXADC_LBAT_DEBOUNCE_COUNT_MAX_ADDR           MT6368_AUXADC_LBAT8
#define MT6368_PMIC_AUXADC_LBAT_DEBOUNCE_COUNT_MAX_MASK           0xF
#define MT6368_PMIC_AUXADC_LBAT_DEBOUNCE_COUNT_MAX_SHIFT          0
#define MT6368_PMIC_AUXADC_LBAT_DEBOUNCE_COUNT_MIN_ADDR           MT6368_AUXADC_LBAT9
#define MT6368_PMIC_AUXADC_LBAT_DEBOUNCE_COUNT_MIN_MASK           0xF
#define MT6368_PMIC_AUXADC_LBAT_DEBOUNCE_COUNT_MIN_SHIFT          0
#define MT6368_PMIC_AUXADC_LBAT_STATE_ADDR                        MT6368_AUXADC_LBAT10
#define MT6368_PMIC_AUXADC_LBAT_STATE_MASK                        0x7
#define MT6368_PMIC_AUXADC_LBAT_STATE_SHIFT                       4
#define MT6368_PMIC_AUXADC_LBAT_AUXADC_START_ADDR                 MT6368_AUXADC_LBAT10
#define MT6368_PMIC_AUXADC_LBAT_AUXADC_START_MASK                 0x1
#define MT6368_PMIC_AUXADC_LBAT_AUXADC_START_SHIFT                7
#define MT6368_PMIC_AUXADC_LBAT_CK_SW_EN_ADDR                     MT6368_AUXADC_LBAT11
#define MT6368_PMIC_AUXADC_LBAT_CK_SW_EN_MASK                     0x1
#define MT6368_PMIC_AUXADC_LBAT_CK_SW_EN_SHIFT                    0
#define MT6368_PMIC_AUXADC_LBAT_CK_SW_MODE_ADDR                   MT6368_AUXADC_LBAT11
#define MT6368_PMIC_AUXADC_LBAT_CK_SW_MODE_MASK                   0x1
#define MT6368_PMIC_AUXADC_LBAT_CK_SW_MODE_SHIFT                  1
#define MT6368_PMIC_AUXADC_LBAT2_EN_ADDR                          MT6368_AUXADC_LBAT2_0
#define MT6368_PMIC_AUXADC_LBAT2_EN_MASK                          0x1
#define MT6368_PMIC_AUXADC_LBAT2_EN_SHIFT                         0
#define MT6368_PMIC_AUXADC_LBAT2_DET_PRD_SEL_ADDR                 MT6368_AUXADC_LBAT2_1
#define MT6368_PMIC_AUXADC_LBAT2_DET_PRD_SEL_MASK                 0x3
#define MT6368_PMIC_AUXADC_LBAT2_DET_PRD_SEL_SHIFT                0
#define MT6368_PMIC_AUXADC_LBAT2_DEBT_MAX_SEL_ADDR                MT6368_AUXADC_LBAT2_1
#define MT6368_PMIC_AUXADC_LBAT2_DEBT_MAX_SEL_MASK                0x3
#define MT6368_PMIC_AUXADC_LBAT2_DEBT_MAX_SEL_SHIFT               2
#define MT6368_PMIC_AUXADC_LBAT2_DEBT_MIN_SEL_ADDR                MT6368_AUXADC_LBAT2_1
#define MT6368_PMIC_AUXADC_LBAT2_DEBT_MIN_SEL_MASK                0x3
#define MT6368_PMIC_AUXADC_LBAT2_DEBT_MIN_SEL_SHIFT               4
#define MT6368_PMIC_AUXADC_LBAT2_IRQ_EN_MAX_ADDR                  MT6368_AUXADC_LBAT2_2
#define MT6368_PMIC_AUXADC_LBAT2_IRQ_EN_MAX_MASK                  0x1
#define MT6368_PMIC_AUXADC_LBAT2_IRQ_EN_MAX_SHIFT                 0
#define MT6368_PMIC_AUXADC_LBAT2_DET_MAX_ADDR                     MT6368_AUXADC_LBAT2_2
#define MT6368_PMIC_AUXADC_LBAT2_DET_MAX_MASK                     0x1
#define MT6368_PMIC_AUXADC_LBAT2_DET_MAX_SHIFT                    1
#define MT6368_PMIC_AUXADC_LBAT2_MAX_IRQ_B_ADDR                   MT6368_AUXADC_LBAT2_2
#define MT6368_PMIC_AUXADC_LBAT2_MAX_IRQ_B_MASK                   0x1
#define MT6368_PMIC_AUXADC_LBAT2_MAX_IRQ_B_SHIFT                  7
#define MT6368_PMIC_AUXADC_LBAT2_VOLT_MAX_L_ADDR                  MT6368_AUXADC_LBAT2_3
#define MT6368_PMIC_AUXADC_LBAT2_VOLT_MAX_L_MASK                  0xFF
#define MT6368_PMIC_AUXADC_LBAT2_VOLT_MAX_L_SHIFT                 0
#define MT6368_PMIC_AUXADC_LBAT2_VOLT_MAX_H_ADDR                  MT6368_AUXADC_LBAT2_4
#define MT6368_PMIC_AUXADC_LBAT2_VOLT_MAX_H_MASK                  0xF
#define MT6368_PMIC_AUXADC_LBAT2_VOLT_MAX_H_SHIFT                 0
#define MT6368_PMIC_AUXADC_LBAT2_IRQ_EN_MIN_ADDR                  MT6368_AUXADC_LBAT2_5
#define MT6368_PMIC_AUXADC_LBAT2_IRQ_EN_MIN_MASK                  0x1
#define MT6368_PMIC_AUXADC_LBAT2_IRQ_EN_MIN_SHIFT                 0
#define MT6368_PMIC_AUXADC_LBAT2_DET_MIN_ADDR                     MT6368_AUXADC_LBAT2_5
#define MT6368_PMIC_AUXADC_LBAT2_DET_MIN_MASK                     0x1
#define MT6368_PMIC_AUXADC_LBAT2_DET_MIN_SHIFT                    1
#define MT6368_PMIC_AUXADC_LBAT2_MIN_IRQ_B_ADDR                   MT6368_AUXADC_LBAT2_5
#define MT6368_PMIC_AUXADC_LBAT2_MIN_IRQ_B_MASK                   0x1
#define MT6368_PMIC_AUXADC_LBAT2_MIN_IRQ_B_SHIFT                  7
#define MT6368_PMIC_AUXADC_LBAT2_VOLT_MIN_L_ADDR                  MT6368_AUXADC_LBAT2_6
#define MT6368_PMIC_AUXADC_LBAT2_VOLT_MIN_L_MASK                  0xFF
#define MT6368_PMIC_AUXADC_LBAT2_VOLT_MIN_L_SHIFT                 0
#define MT6368_PMIC_AUXADC_LBAT2_VOLT_MIN_H_ADDR                  MT6368_AUXADC_LBAT2_7
#define MT6368_PMIC_AUXADC_LBAT2_VOLT_MIN_H_MASK                  0xF
#define MT6368_PMIC_AUXADC_LBAT2_VOLT_MIN_H_SHIFT                 0
#define MT6368_PMIC_AUXADC_LBAT2_DEBOUNCE_COUNT_MAX_ADDR          MT6368_AUXADC_LBAT2_8
#define MT6368_PMIC_AUXADC_LBAT2_DEBOUNCE_COUNT_MAX_MASK          0xF
#define MT6368_PMIC_AUXADC_LBAT2_DEBOUNCE_COUNT_MAX_SHIFT         0
#define MT6368_PMIC_AUXADC_LBAT2_DEBOUNCE_COUNT_MIN_ADDR          MT6368_AUXADC_LBAT2_9
#define MT6368_PMIC_AUXADC_LBAT2_DEBOUNCE_COUNT_MIN_MASK          0xF
#define MT6368_PMIC_AUXADC_LBAT2_DEBOUNCE_COUNT_MIN_SHIFT         0
#define MT6368_PMIC_AUXADC_LBAT2_STATE_ADDR                       MT6368_AUXADC_LBAT2_10
#define MT6368_PMIC_AUXADC_LBAT2_STATE_MASK                       0x7
#define MT6368_PMIC_AUXADC_LBAT2_STATE_SHIFT                      4
#define MT6368_PMIC_AUXADC_LBAT2_AUXADC_START_ADDR                MT6368_AUXADC_LBAT2_10
#define MT6368_PMIC_AUXADC_LBAT2_AUXADC_START_MASK                0x1
#define MT6368_PMIC_AUXADC_LBAT2_AUXADC_START_SHIFT               7
#define MT6368_PMIC_AUXADC_LBAT2_CK_SW_EN_ADDR                    MT6368_AUXADC_LBAT2_11
#define MT6368_PMIC_AUXADC_LBAT2_CK_SW_EN_MASK                    0x1
#define MT6368_PMIC_AUXADC_LBAT2_CK_SW_EN_SHIFT                   0
#define MT6368_PMIC_AUXADC_LBAT2_CK_SW_MODE_ADDR                  MT6368_AUXADC_LBAT2_11
#define MT6368_PMIC_AUXADC_LBAT2_CK_SW_MODE_MASK                  0x1
#define MT6368_PMIC_AUXADC_LBAT2_CK_SW_MODE_SHIFT                 1
#define MT6368_PMIC_AUXADC_BAT_TEMP_EN_ADDR                       MT6368_AUXADC_BAT_TEMP_0
#define MT6368_PMIC_AUXADC_BAT_TEMP_EN_MASK                       0x1
#define MT6368_PMIC_AUXADC_BAT_TEMP_EN_SHIFT                      0
#define MT6368_PMIC_AUXADC_BAT_TEMP_FROZE_EN_ADDR                 MT6368_AUXADC_BAT_TEMP_1
#define MT6368_PMIC_AUXADC_BAT_TEMP_FROZE_EN_MASK                 0x1
#define MT6368_PMIC_AUXADC_BAT_TEMP_FROZE_EN_SHIFT                0
#define MT6368_PMIC_AUXADC_BAT_TEMP_DET_PRD_SEL_ADDR              MT6368_AUXADC_BAT_TEMP_2
#define MT6368_PMIC_AUXADC_BAT_TEMP_DET_PRD_SEL_MASK              0x3
#define MT6368_PMIC_AUXADC_BAT_TEMP_DET_PRD_SEL_SHIFT             0
#define MT6368_PMIC_AUXADC_BAT_TEMP_DEBT_MAX_SEL_ADDR             MT6368_AUXADC_BAT_TEMP_2
#define MT6368_PMIC_AUXADC_BAT_TEMP_DEBT_MAX_SEL_MASK             0x3
#define MT6368_PMIC_AUXADC_BAT_TEMP_DEBT_MAX_SEL_SHIFT            2
#define MT6368_PMIC_AUXADC_BAT_TEMP_DEBT_MIN_SEL_ADDR             MT6368_AUXADC_BAT_TEMP_2
#define MT6368_PMIC_AUXADC_BAT_TEMP_DEBT_MIN_SEL_MASK             0x3
#define MT6368_PMIC_AUXADC_BAT_TEMP_DEBT_MIN_SEL_SHIFT            4
#define MT6368_PMIC_AUXADC_BAT_TEMP_IRQ_EN_MAX_ADDR               MT6368_AUXADC_BAT_TEMP_3
#define MT6368_PMIC_AUXADC_BAT_TEMP_IRQ_EN_MAX_MASK               0x1
#define MT6368_PMIC_AUXADC_BAT_TEMP_IRQ_EN_MAX_SHIFT              0
#define MT6368_PMIC_AUXADC_BAT_TEMP_DET_MAX_ADDR                  MT6368_AUXADC_BAT_TEMP_3
#define MT6368_PMIC_AUXADC_BAT_TEMP_DET_MAX_MASK                  0x1
#define MT6368_PMIC_AUXADC_BAT_TEMP_DET_MAX_SHIFT                 1
#define MT6368_PMIC_AUXADC_BAT_TEMP_MAX_IRQ_B_ADDR                MT6368_AUXADC_BAT_TEMP_3
#define MT6368_PMIC_AUXADC_BAT_TEMP_MAX_IRQ_B_MASK                0x1
#define MT6368_PMIC_AUXADC_BAT_TEMP_MAX_IRQ_B_SHIFT               7
#define MT6368_PMIC_AUXADC_BAT_TEMP_VOLT_MAX_L_ADDR               MT6368_AUXADC_BAT_TEMP_4
#define MT6368_PMIC_AUXADC_BAT_TEMP_VOLT_MAX_L_MASK               0xFF
#define MT6368_PMIC_AUXADC_BAT_TEMP_VOLT_MAX_L_SHIFT              0
#define MT6368_PMIC_AUXADC_BAT_TEMP_VOLT_MAX_H_ADDR               MT6368_AUXADC_BAT_TEMP_5
#define MT6368_PMIC_AUXADC_BAT_TEMP_VOLT_MAX_H_MASK               0xF
#define MT6368_PMIC_AUXADC_BAT_TEMP_VOLT_MAX_H_SHIFT              0
#define MT6368_PMIC_AUXADC_BAT_TEMP_IRQ_EN_MIN_ADDR               MT6368_AUXADC_BAT_TEMP_6
#define MT6368_PMIC_AUXADC_BAT_TEMP_IRQ_EN_MIN_MASK               0x1
#define MT6368_PMIC_AUXADC_BAT_TEMP_IRQ_EN_MIN_SHIFT              0
#define MT6368_PMIC_AUXADC_BAT_TEMP_DET_MIN_ADDR                  MT6368_AUXADC_BAT_TEMP_6
#define MT6368_PMIC_AUXADC_BAT_TEMP_DET_MIN_MASK                  0x1
#define MT6368_PMIC_AUXADC_BAT_TEMP_DET_MIN_SHIFT                 1
#define MT6368_PMIC_AUXADC_BAT_TEMP_MIN_IRQ_B_ADDR                MT6368_AUXADC_BAT_TEMP_6
#define MT6368_PMIC_AUXADC_BAT_TEMP_MIN_IRQ_B_MASK                0x1
#define MT6368_PMIC_AUXADC_BAT_TEMP_MIN_IRQ_B_SHIFT               7
#define MT6368_PMIC_AUXADC_BAT_TEMP_VOLT_MIN_L_ADDR               MT6368_AUXADC_BAT_TEMP_7
#define MT6368_PMIC_AUXADC_BAT_TEMP_VOLT_MIN_L_MASK               0xFF
#define MT6368_PMIC_AUXADC_BAT_TEMP_VOLT_MIN_L_SHIFT              0
#define MT6368_PMIC_AUXADC_BAT_TEMP_VOLT_MIN_H_ADDR               MT6368_AUXADC_BAT_TEMP_8
#define MT6368_PMIC_AUXADC_BAT_TEMP_VOLT_MIN_H_MASK               0xF
#define MT6368_PMIC_AUXADC_BAT_TEMP_VOLT_MIN_H_SHIFT              0
#define MT6368_PMIC_AUXADC_BAT_TEMP_DEBOUNCE_COUNT_MAX_ADDR       MT6368_AUXADC_BAT_TEMP_9
#define MT6368_PMIC_AUXADC_BAT_TEMP_DEBOUNCE_COUNT_MAX_MASK       0xF
#define MT6368_PMIC_AUXADC_BAT_TEMP_DEBOUNCE_COUNT_MAX_SHIFT      0
#define MT6368_PMIC_AUXADC_BAT_TEMP_DEBOUNCE_COUNT_MIN_ADDR       MT6368_AUXADC_BAT_TEMP_10
#define MT6368_PMIC_AUXADC_BAT_TEMP_DEBOUNCE_COUNT_MIN_MASK       0xF
#define MT6368_PMIC_AUXADC_BAT_TEMP_DEBOUNCE_COUNT_MIN_SHIFT      0
#define MT6368_PMIC_AUXADC_BAT_TEMP_STATE_ADDR                    MT6368_AUXADC_BAT_TEMP_11
#define MT6368_PMIC_AUXADC_BAT_TEMP_STATE_MASK                    0x7
#define MT6368_PMIC_AUXADC_BAT_TEMP_STATE_SHIFT                   4
#define MT6368_PMIC_AUXADC_BAT_TEMP_AUXADC_START_ADDR             MT6368_AUXADC_BAT_TEMP_11
#define MT6368_PMIC_AUXADC_BAT_TEMP_AUXADC_START_MASK             0x1
#define MT6368_PMIC_AUXADC_BAT_TEMP_AUXADC_START_SHIFT            7
#define MT6368_PMIC_AUXADC_BAT_TEMP_CK_SW_EN_ADDR                 MT6368_AUXADC_BAT_TEMP_12
#define MT6368_PMIC_AUXADC_BAT_TEMP_CK_SW_EN_MASK                 0x1
#define MT6368_PMIC_AUXADC_BAT_TEMP_CK_SW_EN_SHIFT                0
#define MT6368_PMIC_AUXADC_BAT_TEMP_CK_SW_MODE_ADDR               MT6368_AUXADC_BAT_TEMP_12
#define MT6368_PMIC_AUXADC_BAT_TEMP_CK_SW_MODE_MASK               0x1
#define MT6368_PMIC_AUXADC_BAT_TEMP_CK_SW_MODE_SHIFT              1
#define MT6368_PMIC_AUXADC_THR_EN_ADDR                            MT6368_AUXADC_THR0
#define MT6368_PMIC_AUXADC_THR_EN_MASK                            0x1
#define MT6368_PMIC_AUXADC_THR_EN_SHIFT                           0
#define MT6368_PMIC_AUXADC_THR_DET_PRD_SEL_ADDR                   MT6368_AUXADC_THR1
#define MT6368_PMIC_AUXADC_THR_DET_PRD_SEL_MASK                   0x3
#define MT6368_PMIC_AUXADC_THR_DET_PRD_SEL_SHIFT                  0
#define MT6368_PMIC_AUXADC_THR_DEBT_MAX_SEL_ADDR                  MT6368_AUXADC_THR1
#define MT6368_PMIC_AUXADC_THR_DEBT_MAX_SEL_MASK                  0x3
#define MT6368_PMIC_AUXADC_THR_DEBT_MAX_SEL_SHIFT                 2
#define MT6368_PMIC_AUXADC_THR_DEBT_MIN_SEL_ADDR                  MT6368_AUXADC_THR1
#define MT6368_PMIC_AUXADC_THR_DEBT_MIN_SEL_MASK                  0x3
#define MT6368_PMIC_AUXADC_THR_DEBT_MIN_SEL_SHIFT                 4
#define MT6368_PMIC_AUXADC_THR_IRQ_EN_MAX_ADDR                    MT6368_AUXADC_THR2
#define MT6368_PMIC_AUXADC_THR_IRQ_EN_MAX_MASK                    0x1
#define MT6368_PMIC_AUXADC_THR_IRQ_EN_MAX_SHIFT                   0
#define MT6368_PMIC_AUXADC_THR_DET_MAX_ADDR                       MT6368_AUXADC_THR2
#define MT6368_PMIC_AUXADC_THR_DET_MAX_MASK                       0x1
#define MT6368_PMIC_AUXADC_THR_DET_MAX_SHIFT                      1
#define MT6368_PMIC_AUXADC_THR_MAX_IRQ_B_ADDR                     MT6368_AUXADC_THR2
#define MT6368_PMIC_AUXADC_THR_MAX_IRQ_B_MASK                     0x1
#define MT6368_PMIC_AUXADC_THR_MAX_IRQ_B_SHIFT                    7
#define MT6368_PMIC_AUXADC_THR_VOLT_MAX_L_ADDR                    MT6368_AUXADC_THR3
#define MT6368_PMIC_AUXADC_THR_VOLT_MAX_L_MASK                    0xFF
#define MT6368_PMIC_AUXADC_THR_VOLT_MAX_L_SHIFT                   0
#define MT6368_PMIC_AUXADC_THR_VOLT_MAX_H_ADDR                    MT6368_AUXADC_THR4
#define MT6368_PMIC_AUXADC_THR_VOLT_MAX_H_MASK                    0xF
#define MT6368_PMIC_AUXADC_THR_VOLT_MAX_H_SHIFT                   0
#define MT6368_PMIC_AUXADC_THR_IRQ_EN_MIN_ADDR                    MT6368_AUXADC_THR5
#define MT6368_PMIC_AUXADC_THR_IRQ_EN_MIN_MASK                    0x1
#define MT6368_PMIC_AUXADC_THR_IRQ_EN_MIN_SHIFT                   0
#define MT6368_PMIC_AUXADC_THR_DET_MIN_ADDR                       MT6368_AUXADC_THR5
#define MT6368_PMIC_AUXADC_THR_DET_MIN_MASK                       0x1
#define MT6368_PMIC_AUXADC_THR_DET_MIN_SHIFT                      1
#define MT6368_PMIC_AUXADC_THR_MIN_IRQ_B_ADDR                     MT6368_AUXADC_THR5
#define MT6368_PMIC_AUXADC_THR_MIN_IRQ_B_MASK                     0x1
#define MT6368_PMIC_AUXADC_THR_MIN_IRQ_B_SHIFT                    7
#define MT6368_PMIC_AUXADC_THR_VOLT_MIN_L_ADDR                    MT6368_AUXADC_THR6
#define MT6368_PMIC_AUXADC_THR_VOLT_MIN_L_MASK                    0xFF
#define MT6368_PMIC_AUXADC_THR_VOLT_MIN_L_SHIFT                   0
#define MT6368_PMIC_AUXADC_THR_VOLT_MIN_H_ADDR                    MT6368_AUXADC_THR7
#define MT6368_PMIC_AUXADC_THR_VOLT_MIN_H_MASK                    0xF
#define MT6368_PMIC_AUXADC_THR_VOLT_MIN_H_SHIFT                   0
#define MT6368_PMIC_AUXADC_THR_DEBOUNCE_COUNT_MAX_ADDR            MT6368_AUXADC_THR8
#define MT6368_PMIC_AUXADC_THR_DEBOUNCE_COUNT_MAX_MASK            0xF
#define MT6368_PMIC_AUXADC_THR_DEBOUNCE_COUNT_MAX_SHIFT           0
#define MT6368_PMIC_AUXADC_THR_DEBOUNCE_COUNT_MIN_ADDR            MT6368_AUXADC_THR9
#define MT6368_PMIC_AUXADC_THR_DEBOUNCE_COUNT_MIN_MASK            0xF
#define MT6368_PMIC_AUXADC_THR_DEBOUNCE_COUNT_MIN_SHIFT           0
#define MT6368_PMIC_AUXADC_THR_STATE_ADDR                         MT6368_AUXADC_THR10
#define MT6368_PMIC_AUXADC_THR_STATE_MASK                         0x7
#define MT6368_PMIC_AUXADC_THR_STATE_SHIFT                        4
#define MT6368_PMIC_AUXADC_THR_AUXADC_START_ADDR                  MT6368_AUXADC_THR10
#define MT6368_PMIC_AUXADC_THR_AUXADC_START_MASK                  0x1
#define MT6368_PMIC_AUXADC_THR_AUXADC_START_SHIFT                 7
#define MT6368_PMIC_AUXADC_THR_CK_SW_EN_ADDR                      MT6368_AUXADC_THR11
#define MT6368_PMIC_AUXADC_THR_CK_SW_EN_MASK                      0x1
#define MT6368_PMIC_AUXADC_THR_CK_SW_EN_SHIFT                     0
#define MT6368_PMIC_AUXADC_THR_CK_SW_MODE_ADDR                    MT6368_AUXADC_THR11
#define MT6368_PMIC_AUXADC_THR_CK_SW_MODE_MASK                    0x1
#define MT6368_PMIC_AUXADC_THR_CK_SW_MODE_SHIFT                   1
#define MT6368_PMIC_AUXADC_MDRT_DET_PRD_SEL_ADDR                  MT6368_AUXADC_MDRT_0
#define MT6368_PMIC_AUXADC_MDRT_DET_PRD_SEL_MASK                  0x3
#define MT6368_PMIC_AUXADC_MDRT_DET_PRD_SEL_SHIFT                 0
#define MT6368_PMIC_AUXADC_MDRT_DET_EN_ADDR                       MT6368_AUXADC_MDRT_0
#define MT6368_PMIC_AUXADC_MDRT_DET_EN_MASK                       0x1
#define MT6368_PMIC_AUXADC_MDRT_DET_EN_SHIFT                      7
#define MT6368_PMIC_AUXADC_MDRT_DET_WKUP_START_CNT_L_ADDR         MT6368_AUXADC_MDRT_1
#define MT6368_PMIC_AUXADC_MDRT_DET_WKUP_START_CNT_L_MASK         0xFF
#define MT6368_PMIC_AUXADC_MDRT_DET_WKUP_START_CNT_L_SHIFT        0
#define MT6368_PMIC_AUXADC_MDRT_DET_WKUP_START_CNT_H_ADDR         MT6368_AUXADC_MDRT_2
#define MT6368_PMIC_AUXADC_MDRT_DET_WKUP_START_CNT_H_MASK         0xF
#define MT6368_PMIC_AUXADC_MDRT_DET_WKUP_START_CNT_H_SHIFT        0
#define MT6368_PMIC_AUXADC_MDRT_DET_WKUP_START_ADDR               MT6368_AUXADC_MDRT_3
#define MT6368_PMIC_AUXADC_MDRT_DET_WKUP_START_MASK               0x1
#define MT6368_PMIC_AUXADC_MDRT_DET_WKUP_START_SHIFT              0
#define MT6368_PMIC_AUXADC_MDRT_DET_WKUP_START_SEL_ADDR           MT6368_AUXADC_MDRT_3
#define MT6368_PMIC_AUXADC_MDRT_DET_WKUP_START_SEL_MASK           0x1
#define MT6368_PMIC_AUXADC_MDRT_DET_WKUP_START_SEL_SHIFT          1
#define MT6368_PMIC_AUXADC_MDRT_DET_WKUP_EN_ADDR                  MT6368_AUXADC_MDRT_3
#define MT6368_PMIC_AUXADC_MDRT_DET_WKUP_EN_MASK                  0x1
#define MT6368_PMIC_AUXADC_MDRT_DET_WKUP_EN_SHIFT                 2
#define MT6368_PMIC_AUXADC_MDRT_DET_SRCLKEN_IND_ADDR              MT6368_AUXADC_MDRT_3
#define MT6368_PMIC_AUXADC_MDRT_DET_SRCLKEN_IND_MASK              0x1
#define MT6368_PMIC_AUXADC_MDRT_DET_SRCLKEN_IND_SHIFT             3
#define MT6368_PMIC_AUXADC_MDRT_DET_WKUP_START_CLR_ADDR           MT6368_AUXADC_MDRT_3
#define MT6368_PMIC_AUXADC_MDRT_DET_WKUP_START_CLR_MASK           0x1
#define MT6368_PMIC_AUXADC_MDRT_DET_WKUP_START_CLR_SHIFT          4
#define MT6368_PMIC_AUXADC_MDRT_STATE_ADDR                        MT6368_AUXADC_MDRT_4
#define MT6368_PMIC_AUXADC_MDRT_STATE_MASK                        0x3
#define MT6368_PMIC_AUXADC_MDRT_STATE_SHIFT                       0
#define MT6368_PMIC_AUXADC_MDRT_START_ADDR                        MT6368_AUXADC_MDRT_4
#define MT6368_PMIC_AUXADC_MDRT_START_MASK                        0x1
#define MT6368_PMIC_AUXADC_MDRT_START_SHIFT                       7
#define MT6368_PMIC_AUXADC_MDRT_CK_SW_EN_ADDR                     MT6368_AUXADC_MDRT_5
#define MT6368_PMIC_AUXADC_MDRT_CK_SW_EN_MASK                     0x1
#define MT6368_PMIC_AUXADC_MDRT_CK_SW_EN_SHIFT                    0
#define MT6368_PMIC_AUXADC_MDRT_CK_SW_MODE_ADDR                   MT6368_AUXADC_MDRT_5
#define MT6368_PMIC_AUXADC_MDRT_CK_SW_MODE_MASK                   0x1
#define MT6368_PMIC_AUXADC_MDRT_CK_SW_MODE_SHIFT                  1
#define MT6368_PMIC_AUXADC_DCXO_MDRT_DET_WKUP_START_CNT_L_ADDR    MT6368_AUXADC_DCXO_MDRT_0
#define MT6368_PMIC_AUXADC_DCXO_MDRT_DET_WKUP_START_CNT_L_MASK    0xFF
#define MT6368_PMIC_AUXADC_DCXO_MDRT_DET_WKUP_START_CNT_L_SHIFT   0
#define MT6368_PMIC_AUXADC_DCXO_MDRT_DET_WKUP_START_CNT_H_ADDR    MT6368_AUXADC_DCXO_MDRT_1
#define MT6368_PMIC_AUXADC_DCXO_MDRT_DET_WKUP_START_CNT_H_MASK    0xF
#define MT6368_PMIC_AUXADC_DCXO_MDRT_DET_WKUP_START_CNT_H_SHIFT   0
#define MT6368_PMIC_AUXADC_DCXO_MDRT_DET_WKUP_START_ADDR          MT6368_AUXADC_DCXO_MDRT_2
#define MT6368_PMIC_AUXADC_DCXO_MDRT_DET_WKUP_START_MASK          0x1
#define MT6368_PMIC_AUXADC_DCXO_MDRT_DET_WKUP_START_SHIFT         0
#define MT6368_PMIC_AUXADC_DCXO_MDRT_DET_WKUP_START_SEL_ADDR      MT6368_AUXADC_DCXO_MDRT_2
#define MT6368_PMIC_AUXADC_DCXO_MDRT_DET_WKUP_START_SEL_MASK      0x1
#define MT6368_PMIC_AUXADC_DCXO_MDRT_DET_WKUP_START_SEL_SHIFT     1
#define MT6368_PMIC_AUXADC_DCXO_MDRT_DET_WKUP_EN_ADDR             MT6368_AUXADC_DCXO_MDRT_2
#define MT6368_PMIC_AUXADC_DCXO_MDRT_DET_WKUP_EN_MASK             0x1
#define MT6368_PMIC_AUXADC_DCXO_MDRT_DET_WKUP_EN_SHIFT            2
#define MT6368_PMIC_AUXADC_DCXO_MDRT_DET_WKUP_START_CLR_ADDR      MT6368_AUXADC_DCXO_MDRT_2
#define MT6368_PMIC_AUXADC_DCXO_MDRT_DET_WKUP_START_CLR_MASK      0x1
#define MT6368_PMIC_AUXADC_DCXO_MDRT_DET_WKUP_START_CLR_SHIFT     3
#define MT6368_PMIC_AUXADC_NAG_EN_ADDR                            MT6368_AUXADC_NAG_0
#define MT6368_PMIC_AUXADC_NAG_EN_MASK                            0x1
#define MT6368_PMIC_AUXADC_NAG_EN_SHIFT                           0
#define MT6368_PMIC_AUXADC_NAG_CLR_ADDR                           MT6368_AUXADC_NAG_0
#define MT6368_PMIC_AUXADC_NAG_CLR_MASK                           0x1
#define MT6368_PMIC_AUXADC_NAG_CLR_SHIFT                          1
#define MT6368_PMIC_AUXADC_NAG_VBAT1_SEL_ADDR                     MT6368_AUXADC_NAG_0
#define MT6368_PMIC_AUXADC_NAG_VBAT1_SEL_MASK                     0x1
#define MT6368_PMIC_AUXADC_NAG_VBAT1_SEL_SHIFT                    2
#define MT6368_PMIC_AUXADC_NAG_PRD_SEL_ADDR                       MT6368_AUXADC_NAG_0
#define MT6368_PMIC_AUXADC_NAG_PRD_SEL_MASK                       0x3
#define MT6368_PMIC_AUXADC_NAG_PRD_SEL_SHIFT                      3
#define MT6368_PMIC_AUXADC_NAG_IRQ_EN_ADDR                        MT6368_AUXADC_NAG_0
#define MT6368_PMIC_AUXADC_NAG_IRQ_EN_MASK                        0x1
#define MT6368_PMIC_AUXADC_NAG_IRQ_EN_SHIFT                       5
#define MT6368_PMIC_AUXADC_NAG_C_DLTV_IRQ_ADDR                    MT6368_AUXADC_NAG_0
#define MT6368_PMIC_AUXADC_NAG_C_DLTV_IRQ_MASK                    0x1
#define MT6368_PMIC_AUXADC_NAG_C_DLTV_IRQ_SHIFT                   7
#define MT6368_PMIC_AUXADC_NAG_ZCV_L_ADDR                         MT6368_AUXADC_NAG_1
#define MT6368_PMIC_AUXADC_NAG_ZCV_L_MASK                         0xFF
#define MT6368_PMIC_AUXADC_NAG_ZCV_L_SHIFT                        0
#define MT6368_PMIC_AUXADC_NAG_ZCV_H_ADDR                         MT6368_AUXADC_NAG_2
#define MT6368_PMIC_AUXADC_NAG_ZCV_H_MASK                         0x7F
#define MT6368_PMIC_AUXADC_NAG_ZCV_H_SHIFT                        0
#define MT6368_PMIC_AUXADC_NAG_C_DLTV_TH_7_0_ADDR                 MT6368_AUXADC_NAG_3
#define MT6368_PMIC_AUXADC_NAG_C_DLTV_TH_7_0_MASK                 0xFF
#define MT6368_PMIC_AUXADC_NAG_C_DLTV_TH_7_0_SHIFT                0
#define MT6368_PMIC_AUXADC_NAG_C_DLTV_TH_15_8_ADDR                MT6368_AUXADC_NAG_4
#define MT6368_PMIC_AUXADC_NAG_C_DLTV_TH_15_8_MASK                0xFF
#define MT6368_PMIC_AUXADC_NAG_C_DLTV_TH_15_8_SHIFT               0
#define MT6368_PMIC_AUXADC_NAG_C_DLTV_TH_23_16_ADDR               MT6368_AUXADC_NAG_5
#define MT6368_PMIC_AUXADC_NAG_C_DLTV_TH_23_16_MASK               0xFF
#define MT6368_PMIC_AUXADC_NAG_C_DLTV_TH_23_16_SHIFT              0
#define MT6368_PMIC_AUXADC_NAG_C_DLTV_TH_26_24_ADDR               MT6368_AUXADC_NAG_6
#define MT6368_PMIC_AUXADC_NAG_C_DLTV_TH_26_24_MASK               0x7
#define MT6368_PMIC_AUXADC_NAG_C_DLTV_TH_26_24_SHIFT              0
#define MT6368_PMIC_AUXADC_NAG_CNT_7_0_ADDR                       MT6368_AUXADC_NAG_7
#define MT6368_PMIC_AUXADC_NAG_CNT_7_0_MASK                       0xFF
#define MT6368_PMIC_AUXADC_NAG_CNT_7_0_SHIFT                      0
#define MT6368_PMIC_AUXADC_NAG_CNT_15_8_ADDR                      MT6368_AUXADC_NAG_8
#define MT6368_PMIC_AUXADC_NAG_CNT_15_8_MASK                      0xFF
#define MT6368_PMIC_AUXADC_NAG_CNT_15_8_SHIFT                     0
#define MT6368_PMIC_AUXADC_NAG_CNT_23_16_ADDR                     MT6368_AUXADC_NAG_9
#define MT6368_PMIC_AUXADC_NAG_CNT_23_16_MASK                     0xFF
#define MT6368_PMIC_AUXADC_NAG_CNT_23_16_SHIFT                    0
#define MT6368_PMIC_AUXADC_NAG_CNT_25_24_ADDR                     MT6368_AUXADC_NAG_10
#define MT6368_PMIC_AUXADC_NAG_CNT_25_24_MASK                     0x3
#define MT6368_PMIC_AUXADC_NAG_CNT_25_24_SHIFT                    0
#define MT6368_PMIC_AUXADC_NAG_DLTV_L_ADDR                        MT6368_AUXADC_NAG_11
#define MT6368_PMIC_AUXADC_NAG_DLTV_L_MASK                        0xFF
#define MT6368_PMIC_AUXADC_NAG_DLTV_L_SHIFT                       0
#define MT6368_PMIC_AUXADC_NAG_DLTV_H_ADDR                        MT6368_AUXADC_NAG_12
#define MT6368_PMIC_AUXADC_NAG_DLTV_H_MASK                        0xFF
#define MT6368_PMIC_AUXADC_NAG_DLTV_H_SHIFT                       0
#define MT6368_PMIC_AUXADC_NAG_C_DLTV_7_0_ADDR                    MT6368_AUXADC_NAG_13
#define MT6368_PMIC_AUXADC_NAG_C_DLTV_7_0_MASK                    0xFF
#define MT6368_PMIC_AUXADC_NAG_C_DLTV_7_0_SHIFT                   0
#define MT6368_PMIC_AUXADC_NAG_C_DLTV_15_8_ADDR                   MT6368_AUXADC_NAG_14
#define MT6368_PMIC_AUXADC_NAG_C_DLTV_15_8_MASK                   0xFF
#define MT6368_PMIC_AUXADC_NAG_C_DLTV_15_8_SHIFT                  0
#define MT6368_PMIC_AUXADC_NAG_C_DLTV_23_16_ADDR                  MT6368_AUXADC_NAG_15
#define MT6368_PMIC_AUXADC_NAG_C_DLTV_23_16_MASK                  0xFF
#define MT6368_PMIC_AUXADC_NAG_C_DLTV_23_16_SHIFT                 0
#define MT6368_PMIC_AUXADC_NAG_C_DLTV_26_24_ADDR                  MT6368_AUXADC_NAG_16
#define MT6368_PMIC_AUXADC_NAG_C_DLTV_26_24_MASK                  0x7
#define MT6368_PMIC_AUXADC_NAG_C_DLTV_26_24_SHIFT                 0
#define MT6368_PMIC_AUXADC_NAG_STATE_ADDR                         MT6368_AUXADC_NAG_17
#define MT6368_PMIC_AUXADC_NAG_STATE_MASK                         0x7
#define MT6368_PMIC_AUXADC_NAG_STATE_SHIFT                        4
#define MT6368_PMIC_AUXADC_NAG_AUXADC_START_ADDR                  MT6368_AUXADC_NAG_17
#define MT6368_PMIC_AUXADC_NAG_AUXADC_START_MASK                  0x1
#define MT6368_PMIC_AUXADC_NAG_AUXADC_START_SHIFT                 7
#define MT6368_PMIC_AUXADC_NAG_CK_SW_EN_ADDR                      MT6368_AUXADC_NAG_18
#define MT6368_PMIC_AUXADC_NAG_CK_SW_EN_MASK                      0x1
#define MT6368_PMIC_AUXADC_NAG_CK_SW_EN_SHIFT                     0
#define MT6368_PMIC_AUXADC_NAG_CK_SW_MODE_ADDR                    MT6368_AUXADC_NAG_18
#define MT6368_PMIC_AUXADC_NAG_CK_SW_MODE_MASK                    0x1
#define MT6368_PMIC_AUXADC_NAG_CK_SW_MODE_SHIFT                   1
#define MT6368_PMIC_AUXADC_RSV_0_ADDR                             MT6368_AUXADC_RSV_0
#define MT6368_PMIC_AUXADC_RSV_0_MASK                             0xFF
#define MT6368_PMIC_AUXADC_RSV_0_SHIFT                            0
#define MT6368_PMIC_AUXADC_RSV_1_ADDR                             MT6368_AUXADC_RSV_1
#define MT6368_PMIC_AUXADC_RSV_1_MASK                             0xFF
#define MT6368_PMIC_AUXADC_RSV_1_SHIFT                            0
#define MT6368_PMIC_AUXADC_SAMPLE_LIST_07_00_ADDR                 MT6368_AUXADC_SPL_LIST_0
#define MT6368_PMIC_AUXADC_SAMPLE_LIST_07_00_MASK                 0xFF
#define MT6368_PMIC_AUXADC_SAMPLE_LIST_07_00_SHIFT                0
#define MT6368_PMIC_AUXADC_SAMPLE_LIST_15_08_ADDR                 MT6368_AUXADC_SPL_LIST_1
#define MT6368_PMIC_AUXADC_SAMPLE_LIST_15_08_MASK                 0xFF
#define MT6368_PMIC_AUXADC_SAMPLE_LIST_15_08_SHIFT                0
#define MT6368_PMIC_AUXADC_SAMPLE_LIST_23_16_ADDR                 MT6368_AUXADC_SPL_LIST_2
#define MT6368_PMIC_AUXADC_SAMPLE_LIST_23_16_MASK                 0xFF
#define MT6368_PMIC_AUXADC_SAMPLE_LIST_23_16_SHIFT                0
#define MT6368_PMIC_AUXADC_SAMPLE_LIST_31_24_ADDR                 MT6368_AUXADC_SPL_LIST_3
#define MT6368_PMIC_AUXADC_SAMPLE_LIST_31_24_MASK                 0xFF
#define MT6368_PMIC_AUXADC_SAMPLE_LIST_31_24_SHIFT                0
#define MT6368_PMIC_AUXADC_SAMPLE_LIST_33_32_ADDR                 MT6368_AUXADC_SPL_LIST_4
#define MT6368_PMIC_AUXADC_SAMPLE_LIST_33_32_MASK                 0x3
#define MT6368_PMIC_AUXADC_SAMPLE_LIST_33_32_SHIFT                0
#define MT6368_PMIC_BUCK_TOP_ANA_ID_ADDR                          MT6368_BUCK_TOP_ANA_ID
#define MT6368_PMIC_BUCK_TOP_ANA_ID_MASK                          0xFF
#define MT6368_PMIC_BUCK_TOP_ANA_ID_SHIFT                         0
#define MT6368_PMIC_BUCK_TOP_DIG_ID_ADDR                          MT6368_BUCK_TOP_DIG_ID
#define MT6368_PMIC_BUCK_TOP_DIG_ID_MASK                          0xFF
#define MT6368_PMIC_BUCK_TOP_DIG_ID_SHIFT                         0
#define MT6368_PMIC_BUCK_TOP_ANA_MINOR_REV_ADDR                   MT6368_BUCK_TOP_REV0
#define MT6368_PMIC_BUCK_TOP_ANA_MINOR_REV_MASK                   0xF
#define MT6368_PMIC_BUCK_TOP_ANA_MINOR_REV_SHIFT                  0
#define MT6368_PMIC_BUCK_TOP_ANA_MAJOR_REV_ADDR                   MT6368_BUCK_TOP_REV0
#define MT6368_PMIC_BUCK_TOP_ANA_MAJOR_REV_MASK                   0xF
#define MT6368_PMIC_BUCK_TOP_ANA_MAJOR_REV_SHIFT                  4
#define MT6368_PMIC_BUCK_TOP_DIG_MINOR_REV_ADDR                   MT6368_BUCK_TOP_REV1
#define MT6368_PMIC_BUCK_TOP_DIG_MINOR_REV_MASK                   0xF
#define MT6368_PMIC_BUCK_TOP_DIG_MINOR_REV_SHIFT                  0
#define MT6368_PMIC_BUCK_TOP_DIG_MAJOR_REV_ADDR                   MT6368_BUCK_TOP_REV1
#define MT6368_PMIC_BUCK_TOP_DIG_MAJOR_REV_MASK                   0xF
#define MT6368_PMIC_BUCK_TOP_DIG_MAJOR_REV_SHIFT                  4
#define MT6368_PMIC_BUCK_TOP_CBS_ADDR                             MT6368_BUCK_TOP_DBI0
#define MT6368_PMIC_BUCK_TOP_CBS_MASK                             0x3
#define MT6368_PMIC_BUCK_TOP_CBS_SHIFT                            0
#define MT6368_PMIC_BUCK_TOP_BIX_ADDR                             MT6368_BUCK_TOP_DBI0
#define MT6368_PMIC_BUCK_TOP_BIX_MASK                             0x3
#define MT6368_PMIC_BUCK_TOP_BIX_SHIFT                            2
#define MT6368_PMIC_BUCK_TOP_ESP_ADDR                             MT6368_BUCK_TOP_DBI1
#define MT6368_PMIC_BUCK_TOP_ESP_MASK                             0xFF
#define MT6368_PMIC_BUCK_TOP_ESP_SHIFT                            0
#define MT6368_PMIC_BUCK_TOP_FPI_ADDR                             MT6368_BUCK_TOP_DXI
#define MT6368_PMIC_BUCK_TOP_FPI_MASK                             0xFF
#define MT6368_PMIC_BUCK_TOP_FPI_SHIFT                            0
#define MT6368_PMIC_BUCK_TOP_CLK_OFFSET_ADDR                      MT6368_BUCK_TOP_PAM0
#define MT6368_PMIC_BUCK_TOP_CLK_OFFSET_MASK                      0xFF
#define MT6368_PMIC_BUCK_TOP_CLK_OFFSET_SHIFT                     0
#define MT6368_PMIC_BUCK_TOP_RST_OFFSET_ADDR                      MT6368_BUCK_TOP_PAM1
#define MT6368_PMIC_BUCK_TOP_RST_OFFSET_MASK                      0xFF
#define MT6368_PMIC_BUCK_TOP_RST_OFFSET_SHIFT                     0
#define MT6368_PMIC_BUCK_TOP_INT_OFFSET_ADDR                      MT6368_BUCK_TOP_PAM2
#define MT6368_PMIC_BUCK_TOP_INT_OFFSET_MASK                      0xFF
#define MT6368_PMIC_BUCK_TOP_INT_OFFSET_SHIFT                     0
#define MT6368_PMIC_BUCK_TOP_INT_LEN_ADDR                         MT6368_BUCK_TOP_PAM3
#define MT6368_PMIC_BUCK_TOP_INT_LEN_MASK                         0xFF
#define MT6368_PMIC_BUCK_TOP_INT_LEN_SHIFT                        0
#define MT6368_PMIC_RG_BUCK32K_CK_PDN_ADDR                        MT6368_BUCK_TOP_CLK_CON0
#define MT6368_PMIC_RG_BUCK32K_CK_PDN_MASK                        0x1
#define MT6368_PMIC_RG_BUCK32K_CK_PDN_SHIFT                       0
#define MT6368_PMIC_RG_BUCK1M_CK_PDN_ADDR                         MT6368_BUCK_TOP_CLK_CON0
#define MT6368_PMIC_RG_BUCK1M_CK_PDN_MASK                         0x1
#define MT6368_PMIC_RG_BUCK1M_CK_PDN_SHIFT                        1
#define MT6368_PMIC_RG_BUCK26M_CK_PDN_ADDR                        MT6368_BUCK_TOP_CLK_CON0
#define MT6368_PMIC_RG_BUCK26M_CK_PDN_MASK                        0x1
#define MT6368_PMIC_RG_BUCK26M_CK_PDN_SHIFT                       2
#define MT6368_PMIC_RG_BUCK_ANA_CK_PDN_ADDR                       MT6368_BUCK_TOP_CLK_CON0
#define MT6368_PMIC_RG_BUCK_ANA_CK_PDN_MASK                       0x1
#define MT6368_PMIC_RG_BUCK_ANA_CK_PDN_SHIFT                      3
#define MT6368_PMIC_RG_BUCK_PHASE26M_CK_PDN_ADDR                  MT6368_BUCK_TOP_CLK_CON0
#define MT6368_PMIC_RG_BUCK_PHASE26M_CK_PDN_MASK                  0x1
#define MT6368_PMIC_RG_BUCK_PHASE26M_CK_PDN_SHIFT                 4
#define MT6368_PMIC_RG_BUCK_TOP_CLK_CON0_SET_ADDR                 MT6368_BUCK_TOP_CLK_CON0_SET
#define MT6368_PMIC_RG_BUCK_TOP_CLK_CON0_SET_MASK                 0xFF
#define MT6368_PMIC_RG_BUCK_TOP_CLK_CON0_SET_SHIFT                0
#define MT6368_PMIC_RG_BUCK_TOP_CLK_CON0_CLR_ADDR                 MT6368_BUCK_TOP_CLK_CON0_CLR
#define MT6368_PMIC_RG_BUCK_TOP_CLK_CON0_CLR_MASK                 0xFF
#define MT6368_PMIC_RG_BUCK_TOP_CLK_CON0_CLR_SHIFT                0
#define MT6368_PMIC_RG_BUCK32K_CK_PDN_HWEN_ADDR                   MT6368_BUCK_TOP_CLK_HWEN_CON0
#define MT6368_PMIC_RG_BUCK32K_CK_PDN_HWEN_MASK                   0x1
#define MT6368_PMIC_RG_BUCK32K_CK_PDN_HWEN_SHIFT                  0
#define MT6368_PMIC_RG_BUCK1M_CK_PDN_HWEN_ADDR                    MT6368_BUCK_TOP_CLK_HWEN_CON0
#define MT6368_PMIC_RG_BUCK1M_CK_PDN_HWEN_MASK                    0x1
#define MT6368_PMIC_RG_BUCK1M_CK_PDN_HWEN_SHIFT                   1
#define MT6368_PMIC_RG_BUCK26M_CK_PDN_HWEN_ADDR                   MT6368_BUCK_TOP_CLK_HWEN_CON0
#define MT6368_PMIC_RG_BUCK26M_CK_PDN_HWEN_MASK                   0x1
#define MT6368_PMIC_RG_BUCK26M_CK_PDN_HWEN_SHIFT                  2
#define MT6368_PMIC_RG_BUCK_SLEEP_CTRL_MODE_ADDR                  MT6368_BUCK_TOP_CLK_HWEN_CON0
#define MT6368_PMIC_RG_BUCK_SLEEP_CTRL_MODE_MASK                  0x1
#define MT6368_PMIC_RG_BUCK_SLEEP_CTRL_MODE_SHIFT                 3
#define MT6368_PMIC_RG_BUCK_PHASE26M_CK_PDN_HWEN_ADDR             MT6368_BUCK_TOP_CLK_HWEN_CON0
#define MT6368_PMIC_RG_BUCK_PHASE26M_CK_PDN_HWEN_MASK             0x1
#define MT6368_PMIC_RG_BUCK_PHASE26M_CK_PDN_HWEN_SHIFT            4
#define MT6368_PMIC_RG_BUCK_ONOFFLP_26M_MODE_ADDR                 MT6368_BUCK_TOP_CLK_HWEN_CON0
#define MT6368_PMIC_RG_BUCK_ONOFFLP_26M_MODE_MASK                 0x1
#define MT6368_PMIC_RG_BUCK_ONOFFLP_26M_MODE_SHIFT                6
#define MT6368_PMIC_RG_BUCK_DCM_MODE_ADDR                         MT6368_BUCK_TOP_CLK_HWEN_CON0
#define MT6368_PMIC_RG_BUCK_DCM_MODE_MASK                         0x1
#define MT6368_PMIC_RG_BUCK_DCM_MODE_SHIFT                        7
#define MT6368_PMIC_RG_BUCK_TOP_CLK_HWEN_CON0_SET_ADDR            MT6368_BUCK_TOP_CLK_HWEN_CON0_SET
#define MT6368_PMIC_RG_BUCK_TOP_CLK_HWEN_CON0_SET_MASK            0xFF
#define MT6368_PMIC_RG_BUCK_TOP_CLK_HWEN_CON0_SET_SHIFT           0
#define MT6368_PMIC_RG_BUCK_TOP_CLK_HWEN_CON0_CLR_ADDR            MT6368_BUCK_TOP_CLK_HWEN_CON0_CLR
#define MT6368_PMIC_RG_BUCK_TOP_CLK_HWEN_CON0_CLR_MASK            0xFF
#define MT6368_PMIC_RG_BUCK_TOP_CLK_HWEN_CON0_CLR_SHIFT           0
#define MT6368_PMIC_RG_INT_EN_VBUCK1_OC_ADDR                      MT6368_BUCK_TOP_INT_CON0
#define MT6368_PMIC_RG_INT_EN_VBUCK1_OC_MASK                      0x1
#define MT6368_PMIC_RG_INT_EN_VBUCK1_OC_SHIFT                     0
#define MT6368_PMIC_RG_INT_EN_VBUCK2_OC_ADDR                      MT6368_BUCK_TOP_INT_CON0
#define MT6368_PMIC_RG_INT_EN_VBUCK2_OC_MASK                      0x1
#define MT6368_PMIC_RG_INT_EN_VBUCK2_OC_SHIFT                     1
#define MT6368_PMIC_RG_INT_EN_VBUCK3_OC_ADDR                      MT6368_BUCK_TOP_INT_CON0
#define MT6368_PMIC_RG_INT_EN_VBUCK3_OC_MASK                      0x1
#define MT6368_PMIC_RG_INT_EN_VBUCK3_OC_SHIFT                     2
#define MT6368_PMIC_RG_INT_EN_VBUCK4_OC_ADDR                      MT6368_BUCK_TOP_INT_CON0
#define MT6368_PMIC_RG_INT_EN_VBUCK4_OC_MASK                      0x1
#define MT6368_PMIC_RG_INT_EN_VBUCK4_OC_SHIFT                     3
#define MT6368_PMIC_RG_INT_EN_VBUCK5_OC_ADDR                      MT6368_BUCK_TOP_INT_CON0
#define MT6368_PMIC_RG_INT_EN_VBUCK5_OC_MASK                      0x1
#define MT6368_PMIC_RG_INT_EN_VBUCK5_OC_SHIFT                     4
#define MT6368_PMIC_RG_INT_EN_VBUCK6_OC_ADDR                      MT6368_BUCK_TOP_INT_CON0
#define MT6368_PMIC_RG_INT_EN_VBUCK6_OC_MASK                      0x1
#define MT6368_PMIC_RG_INT_EN_VBUCK6_OC_SHIFT                     5
#define MT6368_PMIC_RG_INT_EN_VPA_OC_ADDR                         MT6368_BUCK_TOP_INT_CON0
#define MT6368_PMIC_RG_INT_EN_VPA_OC_MASK                         0x1
#define MT6368_PMIC_RG_INT_EN_VPA_OC_SHIFT                        6
#define MT6368_PMIC_RG_BUCK_TOP_INT_EN_CON0_SET_ADDR              MT6368_BUCK_TOP_INT_CON0_SET
#define MT6368_PMIC_RG_BUCK_TOP_INT_EN_CON0_SET_MASK              0xFF
#define MT6368_PMIC_RG_BUCK_TOP_INT_EN_CON0_SET_SHIFT             0
#define MT6368_PMIC_RG_BUCK_TOP_INT_EN_CON0_CLR_ADDR              MT6368_BUCK_TOP_INT_CON0_CLR
#define MT6368_PMIC_RG_BUCK_TOP_INT_EN_CON0_CLR_MASK              0xFF
#define MT6368_PMIC_RG_BUCK_TOP_INT_EN_CON0_CLR_SHIFT             0
#define MT6368_PMIC_RG_INT_MASK_VBUCK1_OC_ADDR                    MT6368_BUCK_TOP_INT_MASK_CON0
#define MT6368_PMIC_RG_INT_MASK_VBUCK1_OC_MASK                    0x1
#define MT6368_PMIC_RG_INT_MASK_VBUCK1_OC_SHIFT                   0
#define MT6368_PMIC_RG_INT_MASK_VBUCK2_OC_ADDR                    MT6368_BUCK_TOP_INT_MASK_CON0
#define MT6368_PMIC_RG_INT_MASK_VBUCK2_OC_MASK                    0x1
#define MT6368_PMIC_RG_INT_MASK_VBUCK2_OC_SHIFT                   1
#define MT6368_PMIC_RG_INT_MASK_VBUCK3_OC_ADDR                    MT6368_BUCK_TOP_INT_MASK_CON0
#define MT6368_PMIC_RG_INT_MASK_VBUCK3_OC_MASK                    0x1
#define MT6368_PMIC_RG_INT_MASK_VBUCK3_OC_SHIFT                   2
#define MT6368_PMIC_RG_INT_MASK_VBUCK4_OC_ADDR                    MT6368_BUCK_TOP_INT_MASK_CON0
#define MT6368_PMIC_RG_INT_MASK_VBUCK4_OC_MASK                    0x1
#define MT6368_PMIC_RG_INT_MASK_VBUCK4_OC_SHIFT                   3
#define MT6368_PMIC_RG_INT_MASK_VBUCK5_OC_ADDR                    MT6368_BUCK_TOP_INT_MASK_CON0
#define MT6368_PMIC_RG_INT_MASK_VBUCK5_OC_MASK                    0x1
#define MT6368_PMIC_RG_INT_MASK_VBUCK5_OC_SHIFT                   4
#define MT6368_PMIC_RG_INT_MASK_VBUCK6_OC_ADDR                    MT6368_BUCK_TOP_INT_MASK_CON0
#define MT6368_PMIC_RG_INT_MASK_VBUCK6_OC_MASK                    0x1
#define MT6368_PMIC_RG_INT_MASK_VBUCK6_OC_SHIFT                   5
#define MT6368_PMIC_RG_INT_MASK_VPA_OC_ADDR                       MT6368_BUCK_TOP_INT_MASK_CON0
#define MT6368_PMIC_RG_INT_MASK_VPA_OC_MASK                       0x1
#define MT6368_PMIC_RG_INT_MASK_VPA_OC_SHIFT                      6
#define MT6368_PMIC_RG_BUCK_TOP_INT_MASK_CON0_SET_ADDR            MT6368_BUCK_TOP_INT_MASK_CON0_SET
#define MT6368_PMIC_RG_BUCK_TOP_INT_MASK_CON0_SET_MASK            0xFF
#define MT6368_PMIC_RG_BUCK_TOP_INT_MASK_CON0_SET_SHIFT           0
#define MT6368_PMIC_RG_BUCK_TOP_INT_MASK_CON0_CLR_ADDR            MT6368_BUCK_TOP_INT_MASK_CON0_CLR
#define MT6368_PMIC_RG_BUCK_TOP_INT_MASK_CON0_CLR_MASK            0xFF
#define MT6368_PMIC_RG_BUCK_TOP_INT_MASK_CON0_CLR_SHIFT           0
#define MT6368_PMIC_RG_INT_STATUS_VBUCK1_OC_ADDR                  MT6368_BUCK_TOP_INT_STATUS0
#define MT6368_PMIC_RG_INT_STATUS_VBUCK1_OC_MASK                  0x1
#define MT6368_PMIC_RG_INT_STATUS_VBUCK1_OC_SHIFT                 0
#define MT6368_PMIC_RG_INT_STATUS_VBUCK2_OC_ADDR                  MT6368_BUCK_TOP_INT_STATUS0
#define MT6368_PMIC_RG_INT_STATUS_VBUCK2_OC_MASK                  0x1
#define MT6368_PMIC_RG_INT_STATUS_VBUCK2_OC_SHIFT                 1
#define MT6368_PMIC_RG_INT_STATUS_VBUCK3_OC_ADDR                  MT6368_BUCK_TOP_INT_STATUS0
#define MT6368_PMIC_RG_INT_STATUS_VBUCK3_OC_MASK                  0x1
#define MT6368_PMIC_RG_INT_STATUS_VBUCK3_OC_SHIFT                 2
#define MT6368_PMIC_RG_INT_STATUS_VBUCK4_OC_ADDR                  MT6368_BUCK_TOP_INT_STATUS0
#define MT6368_PMIC_RG_INT_STATUS_VBUCK4_OC_MASK                  0x1
#define MT6368_PMIC_RG_INT_STATUS_VBUCK4_OC_SHIFT                 3
#define MT6368_PMIC_RG_INT_STATUS_VBUCK5_OC_ADDR                  MT6368_BUCK_TOP_INT_STATUS0
#define MT6368_PMIC_RG_INT_STATUS_VBUCK5_OC_MASK                  0x1
#define MT6368_PMIC_RG_INT_STATUS_VBUCK5_OC_SHIFT                 4
#define MT6368_PMIC_RG_INT_STATUS_VBUCK6_OC_ADDR                  MT6368_BUCK_TOP_INT_STATUS0
#define MT6368_PMIC_RG_INT_STATUS_VBUCK6_OC_MASK                  0x1
#define MT6368_PMIC_RG_INT_STATUS_VBUCK6_OC_SHIFT                 5
#define MT6368_PMIC_RG_INT_STATUS_VPA_OC_ADDR                     MT6368_BUCK_TOP_INT_STATUS0
#define MT6368_PMIC_RG_INT_STATUS_VPA_OC_MASK                     0x1
#define MT6368_PMIC_RG_INT_STATUS_VPA_OC_SHIFT                    6
#define MT6368_PMIC_RG_INT_RAW_STATUS_VBUCK1_OC_ADDR              MT6368_BUCK_TOP_INT_RAW_STATUS0
#define MT6368_PMIC_RG_INT_RAW_STATUS_VBUCK1_OC_MASK              0x1
#define MT6368_PMIC_RG_INT_RAW_STATUS_VBUCK1_OC_SHIFT             0
#define MT6368_PMIC_RG_INT_RAW_STATUS_VBUCK2_OC_ADDR              MT6368_BUCK_TOP_INT_RAW_STATUS0
#define MT6368_PMIC_RG_INT_RAW_STATUS_VBUCK2_OC_MASK              0x1
#define MT6368_PMIC_RG_INT_RAW_STATUS_VBUCK2_OC_SHIFT             1
#define MT6368_PMIC_RG_INT_RAW_STATUS_VBUCK3_OC_ADDR              MT6368_BUCK_TOP_INT_RAW_STATUS0
#define MT6368_PMIC_RG_INT_RAW_STATUS_VBUCK3_OC_MASK              0x1
#define MT6368_PMIC_RG_INT_RAW_STATUS_VBUCK3_OC_SHIFT             2
#define MT6368_PMIC_RG_INT_RAW_STATUS_VBUCK4_OC_ADDR              MT6368_BUCK_TOP_INT_RAW_STATUS0
#define MT6368_PMIC_RG_INT_RAW_STATUS_VBUCK4_OC_MASK              0x1
#define MT6368_PMIC_RG_INT_RAW_STATUS_VBUCK4_OC_SHIFT             3
#define MT6368_PMIC_RG_INT_RAW_STATUS_VBUCK5_OC_ADDR              MT6368_BUCK_TOP_INT_RAW_STATUS0
#define MT6368_PMIC_RG_INT_RAW_STATUS_VBUCK5_OC_MASK              0x1
#define MT6368_PMIC_RG_INT_RAW_STATUS_VBUCK5_OC_SHIFT             4
#define MT6368_PMIC_RG_INT_RAW_STATUS_VBUCK6_OC_ADDR              MT6368_BUCK_TOP_INT_RAW_STATUS0
#define MT6368_PMIC_RG_INT_RAW_STATUS_VBUCK6_OC_MASK              0x1
#define MT6368_PMIC_RG_INT_RAW_STATUS_VBUCK6_OC_SHIFT             5
#define MT6368_PMIC_RG_INT_RAW_STATUS_VPA_OC_ADDR                 MT6368_BUCK_TOP_INT_RAW_STATUS0
#define MT6368_PMIC_RG_INT_RAW_STATUS_VPA_OC_MASK                 0x1
#define MT6368_PMIC_RG_INT_RAW_STATUS_VPA_OC_SHIFT                6
#define MT6368_PMIC_RG_VOW_BUCK_VCORE_DVS_DONE_ADDR               MT6368_BUCK_TOP_VOW_CON
#define MT6368_PMIC_RG_VOW_BUCK_VCORE_DVS_DONE_MASK               0x1
#define MT6368_PMIC_RG_VOW_BUCK_VCORE_DVS_DONE_SHIFT              0
#define MT6368_PMIC_RG_VOW_BUCK_VCORE_DVS_SW_MODE_ADDR            MT6368_BUCK_TOP_VOW_CON
#define MT6368_PMIC_RG_VOW_BUCK_VCORE_DVS_SW_MODE_MASK            0x1
#define MT6368_PMIC_RG_VOW_BUCK_VCORE_DVS_SW_MODE_SHIFT           1
#define MT6368_PMIC_RG_BUCK_STB_MAX_LO_ADDR                       MT6368_BUCK_TOP_STB_CON0
#define MT6368_PMIC_RG_BUCK_STB_MAX_LO_MASK                       0xFF
#define MT6368_PMIC_RG_BUCK_STB_MAX_LO_SHIFT                      0
#define MT6368_PMIC_RG_BUCK_STB_MAX_HI_ADDR                       MT6368_BUCK_TOP_STB_CON1
#define MT6368_PMIC_RG_BUCK_STB_MAX_HI_MASK                       0x1
#define MT6368_PMIC_RG_BUCK_STB_MAX_HI_SHIFT                      0
#define MT6368_PMIC_RG_BUCK_VGP2_MINFREQ_LATENCY_MAX_ADDR         MT6368_BUCK_TOP_VGP2_MINFREQ_CON0
#define MT6368_PMIC_RG_BUCK_VGP2_MINFREQ_LATENCY_MAX_MASK         0xFF
#define MT6368_PMIC_RG_BUCK_VGP2_MINFREQ_LATENCY_MAX_SHIFT        0
#define MT6368_PMIC_RG_BUCK_VGP2_MINFREQ_DURATION_MAX_ADDR        MT6368_BUCK_TOP_VGP2_MINFREQ_CON1
#define MT6368_PMIC_RG_BUCK_VGP2_MINFREQ_DURATION_MAX_MASK        0x7
#define MT6368_PMIC_RG_BUCK_VGP2_MINFREQ_DURATION_MAX_SHIFT       0
#define MT6368_PMIC_RG_BUCK_VPA_MINFREQ_LATENCY_MAX_ADDR          MT6368_BUCK_TOP_VPA_MINFREQ_CON0
#define MT6368_PMIC_RG_BUCK_VPA_MINFREQ_LATENCY_MAX_MASK          0xFF
#define MT6368_PMIC_RG_BUCK_VPA_MINFREQ_LATENCY_MAX_SHIFT         0
#define MT6368_PMIC_RG_BUCK_VPA_MINFREQ_DURATION_MAX_ADDR         MT6368_BUCK_TOP_VPA_MINFREQ_CON1
#define MT6368_PMIC_RG_BUCK_VPA_MINFREQ_DURATION_MAX_MASK         0xF
#define MT6368_PMIC_RG_BUCK_VPA_MINFREQ_DURATION_MAX_SHIFT        0
#define MT6368_PMIC_RG_BUCK_VBUCK1_OC_SDN_STATUS_ADDR             MT6368_BUCK_TOP_OC_CON0
#define MT6368_PMIC_RG_BUCK_VBUCK1_OC_SDN_STATUS_MASK             0x1
#define MT6368_PMIC_RG_BUCK_VBUCK1_OC_SDN_STATUS_SHIFT            0
#define MT6368_PMIC_RG_BUCK_VBUCK2_OC_SDN_STATUS_ADDR             MT6368_BUCK_TOP_OC_CON0
#define MT6368_PMIC_RG_BUCK_VBUCK2_OC_SDN_STATUS_MASK             0x1
#define MT6368_PMIC_RG_BUCK_VBUCK2_OC_SDN_STATUS_SHIFT            1
#define MT6368_PMIC_RG_BUCK_VBUCK3_OC_SDN_STATUS_ADDR             MT6368_BUCK_TOP_OC_CON0
#define MT6368_PMIC_RG_BUCK_VBUCK3_OC_SDN_STATUS_MASK             0x1
#define MT6368_PMIC_RG_BUCK_VBUCK3_OC_SDN_STATUS_SHIFT            2
#define MT6368_PMIC_RG_BUCK_VBUCK4_OC_SDN_STATUS_ADDR             MT6368_BUCK_TOP_OC_CON0
#define MT6368_PMIC_RG_BUCK_VBUCK4_OC_SDN_STATUS_MASK             0x1
#define MT6368_PMIC_RG_BUCK_VBUCK4_OC_SDN_STATUS_SHIFT            3
#define MT6368_PMIC_RG_BUCK_VBUCK5_OC_SDN_STATUS_ADDR             MT6368_BUCK_TOP_OC_CON0
#define MT6368_PMIC_RG_BUCK_VBUCK5_OC_SDN_STATUS_MASK             0x1
#define MT6368_PMIC_RG_BUCK_VBUCK5_OC_SDN_STATUS_SHIFT            4
#define MT6368_PMIC_RG_BUCK_VBUCK6_OC_SDN_STATUS_ADDR             MT6368_BUCK_TOP_OC_CON0
#define MT6368_PMIC_RG_BUCK_VBUCK6_OC_SDN_STATUS_MASK             0x1
#define MT6368_PMIC_RG_BUCK_VBUCK6_OC_SDN_STATUS_SHIFT            5
#define MT6368_PMIC_RG_BUCK_VPA_OC_SDN_STATUS_ADDR                MT6368_BUCK_TOP_OC_CON0
#define MT6368_PMIC_RG_BUCK_VPA_OC_SDN_STATUS_MASK                0x1
#define MT6368_PMIC_RG_BUCK_VPA_OC_SDN_STATUS_SHIFT               6
#define MT6368_PMIC_BUCK_TOP_WRITE_KEY_LO_ADDR                    MT6368_BUCK_TOP_KEY_PROT_LO
#define MT6368_PMIC_BUCK_TOP_WRITE_KEY_LO_MASK                    0xFF
#define MT6368_PMIC_BUCK_TOP_WRITE_KEY_LO_SHIFT                   0
#define MT6368_PMIC_BUCK_TOP_WRITE_KEY_HI_ADDR                    MT6368_BUCK_TOP_KEY_PROT_HI
#define MT6368_PMIC_BUCK_TOP_WRITE_KEY_HI_MASK                    0xFF
#define MT6368_PMIC_BUCK_TOP_WRITE_KEY_HI_SHIFT                   0
#define MT6368_PMIC_BUCK_VBUCK1_WDTDBG_VOSEL_ADDR                 MT6368_BUCK_TOP_WDTDBG0
#define MT6368_PMIC_BUCK_VBUCK1_WDTDBG_VOSEL_MASK                 0xFF
#define MT6368_PMIC_BUCK_VBUCK1_WDTDBG_VOSEL_SHIFT                0
#define MT6368_PMIC_BUCK_VBUCK2_WDTDBG_VOSEL_ADDR                 MT6368_BUCK_TOP_WDTDBG1
#define MT6368_PMIC_BUCK_VBUCK2_WDTDBG_VOSEL_MASK                 0xFF
#define MT6368_PMIC_BUCK_VBUCK2_WDTDBG_VOSEL_SHIFT                0
#define MT6368_PMIC_BUCK_VBUCK3_WDTDBG_VOSEL_ADDR                 MT6368_BUCK_TOP_WDTDBG2
#define MT6368_PMIC_BUCK_VBUCK3_WDTDBG_VOSEL_MASK                 0xFF
#define MT6368_PMIC_BUCK_VBUCK3_WDTDBG_VOSEL_SHIFT                0
#define MT6368_PMIC_BUCK_VBUCK4_WDTDBG_VOSEL_ADDR                 MT6368_BUCK_TOP_WDTDBG3
#define MT6368_PMIC_BUCK_VBUCK4_WDTDBG_VOSEL_MASK                 0xFF
#define MT6368_PMIC_BUCK_VBUCK4_WDTDBG_VOSEL_SHIFT                0
#define MT6368_PMIC_BUCK_VBUCK5_WDTDBG_VOSEL_ADDR                 MT6368_BUCK_TOP_WDTDBG4
#define MT6368_PMIC_BUCK_VBUCK5_WDTDBG_VOSEL_MASK                 0xFF
#define MT6368_PMIC_BUCK_VBUCK5_WDTDBG_VOSEL_SHIFT                0
#define MT6368_PMIC_BUCK_VBUCK6_WDTDBG_VOSEL_ADDR                 MT6368_BUCK_TOP_WDTDBG5
#define MT6368_PMIC_BUCK_VBUCK6_WDTDBG_VOSEL_MASK                 0xFF
#define MT6368_PMIC_BUCK_VBUCK6_WDTDBG_VOSEL_SHIFT                0
#define MT6368_PMIC_BUCK_VPA_WDTDBG_VOSEL_ADDR                    MT6368_BUCK_TOP_WDTDBG6
#define MT6368_PMIC_BUCK_VPA_WDTDBG_VOSEL_MASK                    0x7F
#define MT6368_PMIC_BUCK_VPA_WDTDBG_VOSEL_SHIFT                   0
#define MT6368_PMIC_RG_BUCK_HWTRK_CK_SW_EN_ADDR                   MT6368_BUCK_HW_TRK_CLK_CON
#define MT6368_PMIC_RG_BUCK_HWTRK_CK_SW_EN_MASK                   0x1
#define MT6368_PMIC_RG_BUCK_HWTRK_CK_SW_EN_SHIFT                  0
#define MT6368_PMIC_RG_BUCK_HWTRK_CK_SW_MODE_ADDR                 MT6368_BUCK_HW_TRK_CLK_CON
#define MT6368_PMIC_RG_BUCK_HWTRK_CK_SW_MODE_MASK                 0x1
#define MT6368_PMIC_RG_BUCK_HWTRK_CK_SW_MODE_SHIFT                1
#define MT6368_PMIC_RG_BUCK_HWTRK0_LP_SEL_ADDR                    MT6368_BUCK_HW_TRK_CLK_CON
#define MT6368_PMIC_RG_BUCK_HWTRK0_LP_SEL_MASK                    0x1
#define MT6368_PMIC_RG_BUCK_HWTRK0_LP_SEL_SHIFT                   2
#define MT6368_PMIC_RG_BUCK_HWTRK1_LP_SEL_ADDR                    MT6368_BUCK_HW_TRK_CLK_CON
#define MT6368_PMIC_RG_BUCK_HWTRK1_LP_SEL_MASK                    0x1
#define MT6368_PMIC_RG_BUCK_HWTRK1_LP_SEL_SHIFT                   3
#define MT6368_PMIC_RG_BUCK_HWTRK0_VCORE_MODE_ADDR                MT6368_BUCK_HW_TRK_CLK_CON
#define MT6368_PMIC_RG_BUCK_HWTRK0_VCORE_MODE_MASK                0x1
#define MT6368_PMIC_RG_BUCK_HWTRK0_VCORE_MODE_SHIFT               4
#define MT6368_PMIC_RG_BUCK_HWTRK1_VCORE_MODE_ADDR                MT6368_BUCK_HW_TRK_CLK_CON
#define MT6368_PMIC_RG_BUCK_HWTRK1_VCORE_MODE_MASK                0x1
#define MT6368_PMIC_RG_BUCK_HWTRK1_VCORE_MODE_SHIFT               5
#define MT6368_PMIC_RG_BUCK_HWTRK_VOSEL_SEL_ADDR                  MT6368_BUCK_HW_TRK_CLK_CON
#define MT6368_PMIC_RG_BUCK_HWTRK_VOSEL_SEL_MASK                  0x1
#define MT6368_PMIC_RG_BUCK_HWTRK_VOSEL_SEL_SHIFT                 7
#define MT6368_PMIC_RG_BUCK_HWTRK0_EN_ADDR                        MT6368_BUCK_HW_TRK0_CON0
#define MT6368_PMIC_RG_BUCK_HWTRK0_EN_MASK                        0x1
#define MT6368_PMIC_RG_BUCK_HWTRK0_EN_SHIFT                       0
#define MT6368_PMIC_RG_BUCK_HWTRK0_MODE_ADDR                      MT6368_BUCK_HW_TRK0_CON0
#define MT6368_PMIC_RG_BUCK_HWTRK0_MODE_MASK                      0x1
#define MT6368_PMIC_RG_BUCK_HWTRK0_MODE_SHIFT                     1
#define MT6368_PMIC_RG_BUCK_HWTRK0_CFG_ADDR                       MT6368_BUCK_HW_TRK0_CON0
#define MT6368_PMIC_RG_BUCK_HWTRK0_CFG_MASK                       0x3
#define MT6368_PMIC_RG_BUCK_HWTRK0_CFG_SHIFT                      2
#define MT6368_PMIC_RG_BUCK_HWTRK0_VOSEL_DELTA_ADDR               MT6368_BUCK_HW_TRK0_CON0
#define MT6368_PMIC_RG_BUCK_HWTRK0_VOSEL_DELTA_MASK               0xF
#define MT6368_PMIC_RG_BUCK_HWTRK0_VOSEL_DELTA_SHIFT              4
#define MT6368_PMIC_RG_BUCK_HWTRK0_VOSEL_OFFSET_ADDR              MT6368_BUCK_HW_TRK0_CON1
#define MT6368_PMIC_RG_BUCK_HWTRK0_VOSEL_OFFSET_MASK              0xFF
#define MT6368_PMIC_RG_BUCK_HWTRK0_VOSEL_OFFSET_SHIFT             0
#define MT6368_PMIC_RG_BUCK_HWTRK0_VOSEL_LB_ADDR                  MT6368_BUCK_HW_TRK0_CON2
#define MT6368_PMIC_RG_BUCK_HWTRK0_VOSEL_LB_MASK                  0xFF
#define MT6368_PMIC_RG_BUCK_HWTRK0_VOSEL_LB_SHIFT                 0
#define MT6368_PMIC_RG_BUCK_HWTRK0_VOSEL_HB_ADDR                  MT6368_BUCK_HW_TRK0_CON3
#define MT6368_PMIC_RG_BUCK_HWTRK0_VOSEL_HB_MASK                  0xFF
#define MT6368_PMIC_RG_BUCK_HWTRK0_VOSEL_HB_SHIFT                 0
#define MT6368_PMIC_RG_BUCK_HWTRK1_EN_ADDR                        MT6368_BUCK_HW_TRK1_CON0
#define MT6368_PMIC_RG_BUCK_HWTRK1_EN_MASK                        0x1
#define MT6368_PMIC_RG_BUCK_HWTRK1_EN_SHIFT                       0
#define MT6368_PMIC_RG_BUCK_HWTRK1_MODE_ADDR                      MT6368_BUCK_HW_TRK1_CON0
#define MT6368_PMIC_RG_BUCK_HWTRK1_MODE_MASK                      0x1
#define MT6368_PMIC_RG_BUCK_HWTRK1_MODE_SHIFT                     1
#define MT6368_PMIC_RG_BUCK_HWTRK1_CFG_ADDR                       MT6368_BUCK_HW_TRK1_CON0
#define MT6368_PMIC_RG_BUCK_HWTRK1_CFG_MASK                       0x3
#define MT6368_PMIC_RG_BUCK_HWTRK1_CFG_SHIFT                      2
#define MT6368_PMIC_RG_BUCK_HWTRK1_VOSEL_DELTA_ADDR               MT6368_BUCK_HW_TRK1_CON0
#define MT6368_PMIC_RG_BUCK_HWTRK1_VOSEL_DELTA_MASK               0xF
#define MT6368_PMIC_RG_BUCK_HWTRK1_VOSEL_DELTA_SHIFT              4
#define MT6368_PMIC_RG_BUCK_HWTRK1_VOSEL_OFFSET_ADDR              MT6368_BUCK_HW_TRK1_CON1
#define MT6368_PMIC_RG_BUCK_HWTRK1_VOSEL_OFFSET_MASK              0xFF
#define MT6368_PMIC_RG_BUCK_HWTRK1_VOSEL_OFFSET_SHIFT             0
#define MT6368_PMIC_RG_BUCK_HWTRK1_VOSEL_LB_ADDR                  MT6368_BUCK_HW_TRK1_CON2
#define MT6368_PMIC_RG_BUCK_HWTRK1_VOSEL_LB_MASK                  0xFF
#define MT6368_PMIC_RG_BUCK_HWTRK1_VOSEL_LB_SHIFT                 0
#define MT6368_PMIC_RG_BUCK_HWTRK1_VOSEL_HB_ADDR                  MT6368_BUCK_HW_TRK1_CON3
#define MT6368_PMIC_RG_BUCK_HWTRK1_VOSEL_HB_MASK                  0xFF
#define MT6368_PMIC_RG_BUCK_HWTRK1_VOSEL_HB_SHIFT                 0
#define MT6368_PMIC_RG_BUCK_VBUCK1_VOSEL_LIMIT_SEL_ADDR           MT6368_BUCK_TOP_VLIMIT_CON0
#define MT6368_PMIC_RG_BUCK_VBUCK1_VOSEL_LIMIT_SEL_MASK           0x3
#define MT6368_PMIC_RG_BUCK_VBUCK1_VOSEL_LIMIT_SEL_SHIFT          0
#define MT6368_PMIC_RG_BUCK_VBUCK2_VOSEL_LIMIT_SEL_ADDR           MT6368_BUCK_TOP_VLIMIT_CON0
#define MT6368_PMIC_RG_BUCK_VBUCK2_VOSEL_LIMIT_SEL_MASK           0x3
#define MT6368_PMIC_RG_BUCK_VBUCK2_VOSEL_LIMIT_SEL_SHIFT          2
#define MT6368_PMIC_RG_BUCK_VBUCK3_VOSEL_LIMIT_SEL_ADDR           MT6368_BUCK_TOP_VLIMIT_CON0
#define MT6368_PMIC_RG_BUCK_VBUCK3_VOSEL_LIMIT_SEL_MASK           0x3
#define MT6368_PMIC_RG_BUCK_VBUCK3_VOSEL_LIMIT_SEL_SHIFT          4
#define MT6368_PMIC_RG_BUCK_VBUCK4_VOSEL_LIMIT_SEL_ADDR           MT6368_BUCK_TOP_VLIMIT_CON0
#define MT6368_PMIC_RG_BUCK_VBUCK4_VOSEL_LIMIT_SEL_MASK           0x3
#define MT6368_PMIC_RG_BUCK_VBUCK4_VOSEL_LIMIT_SEL_SHIFT          6
#define MT6368_PMIC_RG_BUCK_VBUCK5_VOSEL_LIMIT_SEL_ADDR           MT6368_BUCK_TOP_VLIMIT_CON1
#define MT6368_PMIC_RG_BUCK_VBUCK5_VOSEL_LIMIT_SEL_MASK           0x3
#define MT6368_PMIC_RG_BUCK_VBUCK5_VOSEL_LIMIT_SEL_SHIFT          0
#define MT6368_PMIC_RG_BUCK_VBUCK6_VOSEL_LIMIT_SEL_ADDR           MT6368_BUCK_TOP_VLIMIT_CON1
#define MT6368_PMIC_RG_BUCK_VBUCK6_VOSEL_LIMIT_SEL_MASK           0x3
#define MT6368_PMIC_RG_BUCK_VBUCK6_VOSEL_LIMIT_SEL_SHIFT          2
#define MT6368_PMIC_RG_BUCK_VPA_VOSEL_LIMIT_SEL_ADDR              MT6368_BUCK_TOP_VLIMIT_CON1
#define MT6368_PMIC_RG_BUCK_VPA_VOSEL_LIMIT_SEL_MASK              0x3
#define MT6368_PMIC_RG_BUCK_VPA_VOSEL_LIMIT_SEL_SHIFT             4
#define MT6368_PMIC_RG_BUCK_VBUCK1_OC_SDN_EN_ADDR                 MT6368_BUCK_TOP_OC_SDN_CON0
#define MT6368_PMIC_RG_BUCK_VBUCK1_OC_SDN_EN_MASK                 0x1
#define MT6368_PMIC_RG_BUCK_VBUCK1_OC_SDN_EN_SHIFT                0
#define MT6368_PMIC_RG_BUCK_VBUCK2_OC_SDN_EN_ADDR                 MT6368_BUCK_TOP_OC_SDN_CON0
#define MT6368_PMIC_RG_BUCK_VBUCK2_OC_SDN_EN_MASK                 0x1
#define MT6368_PMIC_RG_BUCK_VBUCK2_OC_SDN_EN_SHIFT                1
#define MT6368_PMIC_RG_BUCK_VBUCK3_OC_SDN_EN_ADDR                 MT6368_BUCK_TOP_OC_SDN_CON0
#define MT6368_PMIC_RG_BUCK_VBUCK3_OC_SDN_EN_MASK                 0x1
#define MT6368_PMIC_RG_BUCK_VBUCK3_OC_SDN_EN_SHIFT                2
#define MT6368_PMIC_RG_BUCK_VBUCK4_OC_SDN_EN_ADDR                 MT6368_BUCK_TOP_OC_SDN_CON0
#define MT6368_PMIC_RG_BUCK_VBUCK4_OC_SDN_EN_MASK                 0x1
#define MT6368_PMIC_RG_BUCK_VBUCK4_OC_SDN_EN_SHIFT                3
#define MT6368_PMIC_RG_BUCK_VBUCK5_OC_SDN_EN_ADDR                 MT6368_BUCK_TOP_OC_SDN_CON0
#define MT6368_PMIC_RG_BUCK_VBUCK5_OC_SDN_EN_MASK                 0x1
#define MT6368_PMIC_RG_BUCK_VBUCK5_OC_SDN_EN_SHIFT                4
#define MT6368_PMIC_RG_BUCK_VBUCK6_OC_SDN_EN_ADDR                 MT6368_BUCK_TOP_OC_SDN_CON0
#define MT6368_PMIC_RG_BUCK_VBUCK6_OC_SDN_EN_MASK                 0x1
#define MT6368_PMIC_RG_BUCK_VBUCK6_OC_SDN_EN_SHIFT                5
#define MT6368_PMIC_RG_BUCK_VPA_OC_SDN_EN_ADDR                    MT6368_BUCK_TOP_OC_SDN_CON0
#define MT6368_PMIC_RG_BUCK_VPA_OC_SDN_EN_MASK                    0x1
#define MT6368_PMIC_RG_BUCK_VPA_OC_SDN_EN_SHIFT                   6
#define MT6368_PMIC_BUCK_TOP_ELR_LEN_ADDR                         MT6368_BUCK_TOP_ELR_NUM
#define MT6368_PMIC_BUCK_TOP_ELR_LEN_MASK                         0xFF
#define MT6368_PMIC_BUCK_TOP_ELR_LEN_SHIFT                        0
#define MT6368_PMIC_RG_BUCK_VBUCK1_ONSC_TD_ADDR                   MT6368_BUCK_TOP_ELR0
#define MT6368_PMIC_RG_BUCK_VBUCK1_ONSC_TD_MASK                   0x3
#define MT6368_PMIC_RG_BUCK_VBUCK1_ONSC_TD_SHIFT                  0
#define MT6368_PMIC_RG_BUCK_VBUCK2_ONSC_TD_ADDR                   MT6368_BUCK_TOP_ELR0
#define MT6368_PMIC_RG_BUCK_VBUCK2_ONSC_TD_MASK                   0x3
#define MT6368_PMIC_RG_BUCK_VBUCK2_ONSC_TD_SHIFT                  2
#define MT6368_PMIC_RG_BUCK_VBUCK3_ONSC_TD_ADDR                   MT6368_BUCK_TOP_ELR0
#define MT6368_PMIC_RG_BUCK_VBUCK3_ONSC_TD_MASK                   0x3
#define MT6368_PMIC_RG_BUCK_VBUCK3_ONSC_TD_SHIFT                  4
#define MT6368_PMIC_RG_BUCK_VBUCK4_ONSC_TD_ADDR                   MT6368_BUCK_TOP_ELR0
#define MT6368_PMIC_RG_BUCK_VBUCK4_ONSC_TD_MASK                   0x3
#define MT6368_PMIC_RG_BUCK_VBUCK4_ONSC_TD_SHIFT                  6
#define MT6368_PMIC_RG_BUCK_VBUCK5_ONSC_TD_ADDR                   MT6368_BUCK_TOP_ELR1
#define MT6368_PMIC_RG_BUCK_VBUCK5_ONSC_TD_MASK                   0x3
#define MT6368_PMIC_RG_BUCK_VBUCK5_ONSC_TD_SHIFT                  0
#define MT6368_PMIC_RG_BUCK_VBUCK6_ONSC_TD_ADDR                   MT6368_BUCK_TOP_ELR1
#define MT6368_PMIC_RG_BUCK_VBUCK6_ONSC_TD_MASK                   0x3
#define MT6368_PMIC_RG_BUCK_VBUCK6_ONSC_TD_SHIFT                  2
#define MT6368_PMIC_RG_BUCK_EFUSE_RSV_ADDR                        MT6368_BUCK_TOP_ELR1
#define MT6368_PMIC_RG_BUCK_EFUSE_RSV_MASK                        0xF
#define MT6368_PMIC_RG_BUCK_EFUSE_RSV_SHIFT                       4
#define MT6368_PMIC_BUCK_VBUCK1_ANA_ID_ADDR                       MT6368_BUCK_VBUCK1_ANA_ID
#define MT6368_PMIC_BUCK_VBUCK1_ANA_ID_MASK                       0xFF
#define MT6368_PMIC_BUCK_VBUCK1_ANA_ID_SHIFT                      0
#define MT6368_PMIC_BUCK_VBUCK1_DIG_ID_ADDR                       MT6368_BUCK_VBUCK1_DIG_ID
#define MT6368_PMIC_BUCK_VBUCK1_DIG_ID_MASK                       0xFF
#define MT6368_PMIC_BUCK_VBUCK1_DIG_ID_SHIFT                      0
#define MT6368_PMIC_BUCK_VBUCK1_ANA_MINOR_REV_ADDR                MT6368_BUCK_VBUCK1_REV0
#define MT6368_PMIC_BUCK_VBUCK1_ANA_MINOR_REV_MASK                0xF
#define MT6368_PMIC_BUCK_VBUCK1_ANA_MINOR_REV_SHIFT               0
#define MT6368_PMIC_BUCK_VBUCK1_ANA_MAJOR_REV_ADDR                MT6368_BUCK_VBUCK1_REV0
#define MT6368_PMIC_BUCK_VBUCK1_ANA_MAJOR_REV_MASK                0xF
#define MT6368_PMIC_BUCK_VBUCK1_ANA_MAJOR_REV_SHIFT               4
#define MT6368_PMIC_BUCK_VBUCK1_DIG_MINOR_REV_ADDR                MT6368_BUCK_VBUCK1_REV1
#define MT6368_PMIC_BUCK_VBUCK1_DIG_MINOR_REV_MASK                0xF
#define MT6368_PMIC_BUCK_VBUCK1_DIG_MINOR_REV_SHIFT               0
#define MT6368_PMIC_BUCK_VBUCK1_DIG_MAJOR_REV_ADDR                MT6368_BUCK_VBUCK1_REV1
#define MT6368_PMIC_BUCK_VBUCK1_DIG_MAJOR_REV_MASK                0xF
#define MT6368_PMIC_BUCK_VBUCK1_DIG_MAJOR_REV_SHIFT               4
#define MT6368_PMIC_BUCK_VBUCK1_DSN_CBS_ADDR                      MT6368_BUCK_VBUCK1_DBI0
#define MT6368_PMIC_BUCK_VBUCK1_DSN_CBS_MASK                      0x3
#define MT6368_PMIC_BUCK_VBUCK1_DSN_CBS_SHIFT                     0
#define MT6368_PMIC_BUCK_VBUCK1_DSN_BIX_ADDR                      MT6368_BUCK_VBUCK1_DBI0
#define MT6368_PMIC_BUCK_VBUCK1_DSN_BIX_MASK                      0x3
#define MT6368_PMIC_BUCK_VBUCK1_DSN_BIX_SHIFT                     2
#define MT6368_PMIC_BUCK_VBUCK1_DSN_ESP_ADDR                      MT6368_BUCK_VBUCK1_DBI1
#define MT6368_PMIC_BUCK_VBUCK1_DSN_ESP_MASK                      0xFF
#define MT6368_PMIC_BUCK_VBUCK1_DSN_ESP_SHIFT                     0
#define MT6368_PMIC_BUCK_VBUCK1_DSN_FPI_SSHUB_ADDR                MT6368_BUCK_VBUCK1_DXI
#define MT6368_PMIC_BUCK_VBUCK1_DSN_FPI_SSHUB_MASK                0x1
#define MT6368_PMIC_BUCK_VBUCK1_DSN_FPI_SSHUB_SHIFT               0
#define MT6368_PMIC_BUCK_VBUCK1_DSN_FPI_TRACKING_ADDR             MT6368_BUCK_VBUCK1_DXI
#define MT6368_PMIC_BUCK_VBUCK1_DSN_FPI_TRACKING_MASK             0x1
#define MT6368_PMIC_BUCK_VBUCK1_DSN_FPI_TRACKING_SHIFT            1
#define MT6368_PMIC_BUCK_VBUCK1_DSN_FPI_PREOC_ADDR                MT6368_BUCK_VBUCK1_DXI
#define MT6368_PMIC_BUCK_VBUCK1_DSN_FPI_PREOC_MASK                0x1
#define MT6368_PMIC_BUCK_VBUCK1_DSN_FPI_PREOC_SHIFT               2
#define MT6368_PMIC_BUCK_VBUCK1_DSN_FPI_VOTER_ADDR                MT6368_BUCK_VBUCK1_DXI
#define MT6368_PMIC_BUCK_VBUCK1_DSN_FPI_VOTER_MASK                0x1
#define MT6368_PMIC_BUCK_VBUCK1_DSN_FPI_VOTER_SHIFT               3
#define MT6368_PMIC_BUCK_VBUCK1_DSN_FPI_ULTRASONIC_ADDR           MT6368_BUCK_VBUCK1_DXI
#define MT6368_PMIC_BUCK_VBUCK1_DSN_FPI_ULTRASONIC_MASK           0x1
#define MT6368_PMIC_BUCK_VBUCK1_DSN_FPI_ULTRASONIC_SHIFT          4
#define MT6368_PMIC_BUCK_VBUCK1_DSN_FPI_DLC_ADDR                  MT6368_BUCK_VBUCK1_DXI
#define MT6368_PMIC_BUCK_VBUCK1_DSN_FPI_DLC_MASK                  0x1
#define MT6368_PMIC_BUCK_VBUCK1_DSN_FPI_DLC_SHIFT                 5
#define MT6368_PMIC_BUCK_VBUCK1_DSN_FPI_TRAP_ADDR                 MT6368_BUCK_VBUCK1_DXI
#define MT6368_PMIC_BUCK_VBUCK1_DSN_FPI_TRAP_MASK                 0x1
#define MT6368_PMIC_BUCK_VBUCK1_DSN_FPI_TRAP_SHIFT                6
#define MT6368_PMIC_RG_BUCK_VBUCK1_VOSEL_SLEEP_ADDR               MT6368_BUCK_VBUCK1_CON1
#define MT6368_PMIC_RG_BUCK_VBUCK1_VOSEL_SLEEP_MASK               0xFF
#define MT6368_PMIC_RG_BUCK_VBUCK1_VOSEL_SLEEP_SHIFT              0
#define MT6368_PMIC_RG_BUCK_VBUCK1_SELR2R_CTRL_ADDR               MT6368_BUCK_VBUCK1_SLP_CON
#define MT6368_PMIC_RG_BUCK_VBUCK1_SELR2R_CTRL_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK1_SELR2R_CTRL_SHIFT              0
#define MT6368_PMIC_RG_BUCK_VBUCK1_ONLV_EN_ADDR                   MT6368_BUCK_VBUCK1_SLP_CON
#define MT6368_PMIC_RG_BUCK_VBUCK1_ONLV_EN_MASK                   0x1
#define MT6368_PMIC_RG_BUCK_VBUCK1_ONLV_EN_SHIFT                  4
#define MT6368_PMIC_RG_BUCK_VBUCK1_DVS_EN_MASK_ADDR               MT6368_BUCK_VBUCK1_DVS_CON
#define MT6368_PMIC_RG_BUCK_VBUCK1_DVS_EN_MASK_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK1_DVS_EN_MASK_SHIFT              0
#define MT6368_PMIC_RG_BUCK_VBUCK1_DVS_UP_MASK_ADDR               MT6368_BUCK_VBUCK1_DVS_CON
#define MT6368_PMIC_RG_BUCK_VBUCK1_DVS_UP_MASK_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK1_DVS_UP_MASK_SHIFT              1
#define MT6368_PMIC_RG_BUCK_VBUCK1_DVS_DOWN_MASK_ADDR             MT6368_BUCK_VBUCK1_DVS_CON
#define MT6368_PMIC_RG_BUCK_VBUCK1_DVS_DOWN_MASK_MASK             0x1
#define MT6368_PMIC_RG_BUCK_VBUCK1_DVS_DOWN_MASK_SHIFT            2
#define MT6368_PMIC_RG_BUCK_VBUCK1_SFCHG_RRATE_ADDR               MT6368_BUCK_VBUCK1_CFG0
#define MT6368_PMIC_RG_BUCK_VBUCK1_SFCHG_RRATE_MASK               0x7F
#define MT6368_PMIC_RG_BUCK_VBUCK1_SFCHG_RRATE_SHIFT              0
#define MT6368_PMIC_RG_BUCK_VBUCK1_SFCHG_REN_ADDR                 MT6368_BUCK_VBUCK1_CFG0
#define MT6368_PMIC_RG_BUCK_VBUCK1_SFCHG_REN_MASK                 0x1
#define MT6368_PMIC_RG_BUCK_VBUCK1_SFCHG_REN_SHIFT                7
#define MT6368_PMIC_RG_BUCK_VBUCK1_SFCHG_FRATE_ADDR               MT6368_BUCK_VBUCK1_CFG1
#define MT6368_PMIC_RG_BUCK_VBUCK1_SFCHG_FRATE_MASK               0x7F
#define MT6368_PMIC_RG_BUCK_VBUCK1_SFCHG_FRATE_SHIFT              0
#define MT6368_PMIC_RG_BUCK_VBUCK1_SFCHG_FEN_ADDR                 MT6368_BUCK_VBUCK1_CFG1
#define MT6368_PMIC_RG_BUCK_VBUCK1_SFCHG_FEN_MASK                 0x1
#define MT6368_PMIC_RG_BUCK_VBUCK1_SFCHG_FEN_SHIFT                7
#define MT6368_PMIC_RG_BUCK_VBUCK1_VOSEL_DLY_TD_ADDR              MT6368_BUCK_VBUCK1_VOSEL_CON0
#define MT6368_PMIC_RG_BUCK_VBUCK1_VOSEL_DLY_TD_MASK              0x7
#define MT6368_PMIC_RG_BUCK_VBUCK1_VOSEL_DLY_TD_SHIFT             0
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC0_OP_EN_ADDR                 MT6368_BUCK_VBUCK1_OP_EN_0
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC0_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC0_OP_EN_SHIFT                0
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC1_OP_EN_ADDR                 MT6368_BUCK_VBUCK1_OP_EN_0
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC1_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC1_OP_EN_SHIFT                1
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC2_OP_EN_ADDR                 MT6368_BUCK_VBUCK1_OP_EN_0
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC2_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC2_OP_EN_SHIFT                2
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC3_OP_EN_ADDR                 MT6368_BUCK_VBUCK1_OP_EN_0
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC3_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC3_OP_EN_SHIFT                3
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC4_OP_EN_ADDR                 MT6368_BUCK_VBUCK1_OP_EN_0
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC4_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC4_OP_EN_SHIFT                4
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC5_OP_EN_ADDR                 MT6368_BUCK_VBUCK1_OP_EN_0
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC5_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC5_OP_EN_SHIFT                5
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC6_OP_EN_ADDR                 MT6368_BUCK_VBUCK1_OP_EN_0
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC6_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC6_OP_EN_SHIFT                6
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC7_OP_EN_ADDR                 MT6368_BUCK_VBUCK1_OP_EN_0
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC7_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC7_OP_EN_SHIFT                7
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC8_OP_EN_ADDR                 MT6368_BUCK_VBUCK1_OP_EN_1
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC8_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC8_OP_EN_SHIFT                0
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC9_OP_EN_ADDR                 MT6368_BUCK_VBUCK1_OP_EN_1
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC9_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC9_OP_EN_SHIFT                1
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC10_OP_EN_ADDR                MT6368_BUCK_VBUCK1_OP_EN_1
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC10_OP_EN_MASK                0x1
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC10_OP_EN_SHIFT               2
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC11_OP_EN_ADDR                MT6368_BUCK_VBUCK1_OP_EN_1
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC11_OP_EN_MASK                0x1
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC11_OP_EN_SHIFT               3
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC12_OP_EN_ADDR                MT6368_BUCK_VBUCK1_OP_EN_1
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC12_OP_EN_MASK                0x1
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC12_OP_EN_SHIFT               4
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC13_OP_EN_ADDR                MT6368_BUCK_VBUCK1_OP_EN_1
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC13_OP_EN_MASK                0x1
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC13_OP_EN_SHIFT               5
#define MT6368_PMIC_RG_BUCK_VBUCK1_HW0_OP_EN_ADDR                 MT6368_BUCK_VBUCK1_OP_EN_2
#define MT6368_PMIC_RG_BUCK_VBUCK1_HW0_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_BUCK_VBUCK1_HW0_OP_EN_SHIFT                0
#define MT6368_PMIC_RG_BUCK_VBUCK1_HW1_OP_EN_ADDR                 MT6368_BUCK_VBUCK1_OP_EN_2
#define MT6368_PMIC_RG_BUCK_VBUCK1_HW1_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_BUCK_VBUCK1_HW1_OP_EN_SHIFT                1
#define MT6368_PMIC_RG_BUCK_VBUCK1_HW2_OP_EN_ADDR                 MT6368_BUCK_VBUCK1_OP_EN_2
#define MT6368_PMIC_RG_BUCK_VBUCK1_HW2_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_BUCK_VBUCK1_HW2_OP_EN_SHIFT                2
#define MT6368_PMIC_RG_BUCK_VBUCK1_SW_OP_EN_ADDR                  MT6368_BUCK_VBUCK1_OP_EN_2
#define MT6368_PMIC_RG_BUCK_VBUCK1_SW_OP_EN_MASK                  0x1
#define MT6368_PMIC_RG_BUCK_VBUCK1_SW_OP_EN_SHIFT                 7
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC0_OP_CFG_ADDR                MT6368_BUCK_VBUCK1_OP_CFG_0
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC0_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC0_OP_CFG_SHIFT               0
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC1_OP_CFG_ADDR                MT6368_BUCK_VBUCK1_OP_CFG_0
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC1_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC1_OP_CFG_SHIFT               1
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC2_OP_CFG_ADDR                MT6368_BUCK_VBUCK1_OP_CFG_0
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC2_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC2_OP_CFG_SHIFT               2
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC3_OP_CFG_ADDR                MT6368_BUCK_VBUCK1_OP_CFG_0
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC3_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC3_OP_CFG_SHIFT               3
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC4_OP_CFG_ADDR                MT6368_BUCK_VBUCK1_OP_CFG_0
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC4_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC4_OP_CFG_SHIFT               4
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC5_OP_CFG_ADDR                MT6368_BUCK_VBUCK1_OP_CFG_0
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC5_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC5_OP_CFG_SHIFT               5
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC6_OP_CFG_ADDR                MT6368_BUCK_VBUCK1_OP_CFG_0
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC6_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC6_OP_CFG_SHIFT               6
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC7_OP_CFG_ADDR                MT6368_BUCK_VBUCK1_OP_CFG_0
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC7_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC7_OP_CFG_SHIFT               7
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC8_OP_CFG_ADDR                MT6368_BUCK_VBUCK1_OP_CFG_1
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC8_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC8_OP_CFG_SHIFT               0
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC9_OP_CFG_ADDR                MT6368_BUCK_VBUCK1_OP_CFG_1
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC9_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC9_OP_CFG_SHIFT               1
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC10_OP_CFG_ADDR               MT6368_BUCK_VBUCK1_OP_CFG_1
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC10_OP_CFG_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC10_OP_CFG_SHIFT              2
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC11_OP_CFG_ADDR               MT6368_BUCK_VBUCK1_OP_CFG_1
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC11_OP_CFG_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC11_OP_CFG_SHIFT              3
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC12_OP_CFG_ADDR               MT6368_BUCK_VBUCK1_OP_CFG_1
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC12_OP_CFG_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC12_OP_CFG_SHIFT              4
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC13_OP_CFG_ADDR               MT6368_BUCK_VBUCK1_OP_CFG_1
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC13_OP_CFG_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC13_OP_CFG_SHIFT              5
#define MT6368_PMIC_RG_BUCK_VBUCK1_HW0_OP_CFG_ADDR                MT6368_BUCK_VBUCK1_OP_CFG_2
#define MT6368_PMIC_RG_BUCK_VBUCK1_HW0_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_BUCK_VBUCK1_HW0_OP_CFG_SHIFT               0
#define MT6368_PMIC_RG_BUCK_VBUCK1_HW1_OP_CFG_ADDR                MT6368_BUCK_VBUCK1_OP_CFG_2
#define MT6368_PMIC_RG_BUCK_VBUCK1_HW1_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_BUCK_VBUCK1_HW1_OP_CFG_SHIFT               1
#define MT6368_PMIC_RG_BUCK_VBUCK1_HW2_OP_CFG_ADDR                MT6368_BUCK_VBUCK1_OP_CFG_2
#define MT6368_PMIC_RG_BUCK_VBUCK1_HW2_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_BUCK_VBUCK1_HW2_OP_CFG_SHIFT               2
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC0_OP_MODE_ADDR               MT6368_BUCK_VBUCK1_OP_MODE_0
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC0_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC0_OP_MODE_SHIFT              0
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC1_OP_MODE_ADDR               MT6368_BUCK_VBUCK1_OP_MODE_0
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC1_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC1_OP_MODE_SHIFT              1
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC2_OP_MODE_ADDR               MT6368_BUCK_VBUCK1_OP_MODE_0
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC2_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC2_OP_MODE_SHIFT              2
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC3_OP_MODE_ADDR               MT6368_BUCK_VBUCK1_OP_MODE_0
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC3_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC3_OP_MODE_SHIFT              3
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC4_OP_MODE_ADDR               MT6368_BUCK_VBUCK1_OP_MODE_0
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC4_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC4_OP_MODE_SHIFT              4
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC5_OP_MODE_ADDR               MT6368_BUCK_VBUCK1_OP_MODE_0
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC5_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC5_OP_MODE_SHIFT              5
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC6_OP_MODE_ADDR               MT6368_BUCK_VBUCK1_OP_MODE_0
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC6_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC6_OP_MODE_SHIFT              6
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC7_OP_MODE_ADDR               MT6368_BUCK_VBUCK1_OP_MODE_0
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC7_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC7_OP_MODE_SHIFT              7
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC8_OP_MODE_ADDR               MT6368_BUCK_VBUCK1_OP_MODE_1
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC8_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC8_OP_MODE_SHIFT              0
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC9_OP_MODE_ADDR               MT6368_BUCK_VBUCK1_OP_MODE_1
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC9_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC9_OP_MODE_SHIFT              1
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC10_OP_MODE_ADDR              MT6368_BUCK_VBUCK1_OP_MODE_1
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC10_OP_MODE_MASK              0x1
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC10_OP_MODE_SHIFT             2
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC11_OP_MODE_ADDR              MT6368_BUCK_VBUCK1_OP_MODE_1
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC11_OP_MODE_MASK              0x1
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC11_OP_MODE_SHIFT             3
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC12_OP_MODE_ADDR              MT6368_BUCK_VBUCK1_OP_MODE_1
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC12_OP_MODE_MASK              0x1
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC12_OP_MODE_SHIFT             4
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC13_OP_MODE_ADDR              MT6368_BUCK_VBUCK1_OP_MODE_1
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC13_OP_MODE_MASK              0x1
#define MT6368_PMIC_RG_BUCK_VBUCK1_RC13_OP_MODE_SHIFT             5
#define MT6368_PMIC_RG_BUCK_VBUCK1_HW0_OP_MODE_ADDR               MT6368_BUCK_VBUCK1_OP_MODE_2
#define MT6368_PMIC_RG_BUCK_VBUCK1_HW0_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK1_HW0_OP_MODE_SHIFT              0
#define MT6368_PMIC_RG_BUCK_VBUCK1_HW1_OP_MODE_ADDR               MT6368_BUCK_VBUCK1_OP_MODE_2
#define MT6368_PMIC_RG_BUCK_VBUCK1_HW1_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK1_HW1_OP_MODE_SHIFT              1
#define MT6368_PMIC_RG_BUCK_VBUCK1_HW2_OP_MODE_ADDR               MT6368_BUCK_VBUCK1_OP_MODE_2
#define MT6368_PMIC_RG_BUCK_VBUCK1_HW2_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK1_HW2_OP_MODE_SHIFT              2
#define MT6368_PMIC_DA_VBUCK1_VOSEL_ADDR                          MT6368_BUCK_VBUCK1_DBG0
#define MT6368_PMIC_DA_VBUCK1_VOSEL_MASK                          0xFF
#define MT6368_PMIC_DA_VBUCK1_VOSEL_SHIFT                         0
#define MT6368_PMIC_DA_VBUCK1_VOSEL_GRAY_ADDR                     MT6368_BUCK_VBUCK1_DBG1
#define MT6368_PMIC_DA_VBUCK1_VOSEL_GRAY_MASK                     0xFF
#define MT6368_PMIC_DA_VBUCK1_VOSEL_GRAY_SHIFT                    0
#define MT6368_PMIC_DA_VBUCK1_EN_ADDR                             MT6368_BUCK_VBUCK1_DBG2
#define MT6368_PMIC_DA_VBUCK1_EN_MASK                             0x1
#define MT6368_PMIC_DA_VBUCK1_EN_SHIFT                            0
#define MT6368_PMIC_DA_VBUCK1_SSH_ADDR                            MT6368_BUCK_VBUCK1_DBG2
#define MT6368_PMIC_DA_VBUCK1_SSH_MASK                            0x1
#define MT6368_PMIC_DA_VBUCK1_SSH_SHIFT                           1
#define MT6368_PMIC_DA_VBUCK1_LOOP_SEL_ADDR                       MT6368_BUCK_VBUCK1_DBG2
#define MT6368_PMIC_DA_VBUCK1_LOOP_SEL_MASK                       0x1
#define MT6368_PMIC_DA_VBUCK1_LOOP_SEL_SHIFT                      2
#define MT6368_PMIC_DA_VBUCK1_R2R_PDN_ADDR                        MT6368_BUCK_VBUCK1_DBG2
#define MT6368_PMIC_DA_VBUCK1_R2R_PDN_MASK                        0x1
#define MT6368_PMIC_DA_VBUCK1_R2R_PDN_SHIFT                       3
#define MT6368_PMIC_DA_VBUCK1_DVS_EN_ADDR                         MT6368_BUCK_VBUCK1_DBG2
#define MT6368_PMIC_DA_VBUCK1_DVS_EN_MASK                         0x1
#define MT6368_PMIC_DA_VBUCK1_DVS_EN_SHIFT                        4
#define MT6368_PMIC_DA_VBUCK1_DVS_UP_ADDR                         MT6368_BUCK_VBUCK1_DBG2
#define MT6368_PMIC_DA_VBUCK1_DVS_UP_MASK                         0x1
#define MT6368_PMIC_DA_VBUCK1_DVS_UP_SHIFT                        5
#define MT6368_PMIC_DA_VBUCK1_DVS_DOWN_ADDR                       MT6368_BUCK_VBUCK1_DBG2
#define MT6368_PMIC_DA_VBUCK1_DVS_DOWN_MASK                       0x1
#define MT6368_PMIC_DA_VBUCK1_DVS_DOWN_SHIFT                      6
#define MT6368_PMIC_DA_VBUCK1_MINFREQ_DISCHARGE_ADDR              MT6368_BUCK_VBUCK1_DBG2
#define MT6368_PMIC_DA_VBUCK1_MINFREQ_DISCHARGE_MASK              0x1
#define MT6368_PMIC_DA_VBUCK1_MINFREQ_DISCHARGE_SHIFT             7
#define MT6368_PMIC_RG_BUCK_VBUCK1_CK_SW_MODE_ADDR                MT6368_BUCK_VBUCK1_DBG3
#define MT6368_PMIC_RG_BUCK_VBUCK1_CK_SW_MODE_MASK                0x1
#define MT6368_PMIC_RG_BUCK_VBUCK1_CK_SW_MODE_SHIFT               0
#define MT6368_PMIC_RG_BUCK_VBUCK1_CK_SW_EN_ADDR                  MT6368_BUCK_VBUCK1_DBG3
#define MT6368_PMIC_RG_BUCK_VBUCK1_CK_SW_EN_MASK                  0x1
#define MT6368_PMIC_RG_BUCK_VBUCK1_CK_SW_EN_SHIFT                 1
#define MT6368_PMIC_RG_BUCK_VBUCK1_TRACK_STALL_BYPASS_ADDR        MT6368_BUCK_VBUCK1_STALL_TRACK0
#define MT6368_PMIC_RG_BUCK_VBUCK1_TRACK_STALL_BYPASS_MASK        0x1
#define MT6368_PMIC_RG_BUCK_VBUCK1_TRACK_STALL_BYPASS_SHIFT       0
#define MT6368_PMIC_BUCK_VBUCK2_ANA_ID_ADDR                       MT6368_BUCK_VBUCK2_ANA_ID
#define MT6368_PMIC_BUCK_VBUCK2_ANA_ID_MASK                       0xFF
#define MT6368_PMIC_BUCK_VBUCK2_ANA_ID_SHIFT                      0
#define MT6368_PMIC_BUCK_VBUCK2_DIG_ID_ADDR                       MT6368_BUCK_VBUCK2_DIG_ID
#define MT6368_PMIC_BUCK_VBUCK2_DIG_ID_MASK                       0xFF
#define MT6368_PMIC_BUCK_VBUCK2_DIG_ID_SHIFT                      0
#define MT6368_PMIC_BUCK_VBUCK2_ANA_MINOR_REV_ADDR                MT6368_BUCK_VBUCK2_REV0
#define MT6368_PMIC_BUCK_VBUCK2_ANA_MINOR_REV_MASK                0xF
#define MT6368_PMIC_BUCK_VBUCK2_ANA_MINOR_REV_SHIFT               0
#define MT6368_PMIC_BUCK_VBUCK2_ANA_MAJOR_REV_ADDR                MT6368_BUCK_VBUCK2_REV0
#define MT6368_PMIC_BUCK_VBUCK2_ANA_MAJOR_REV_MASK                0xF
#define MT6368_PMIC_BUCK_VBUCK2_ANA_MAJOR_REV_SHIFT               4
#define MT6368_PMIC_BUCK_VBUCK2_DIG_MINOR_REV_ADDR                MT6368_BUCK_VBUCK2_REV1
#define MT6368_PMIC_BUCK_VBUCK2_DIG_MINOR_REV_MASK                0xF
#define MT6368_PMIC_BUCK_VBUCK2_DIG_MINOR_REV_SHIFT               0
#define MT6368_PMIC_BUCK_VBUCK2_DIG_MAJOR_REV_ADDR                MT6368_BUCK_VBUCK2_REV1
#define MT6368_PMIC_BUCK_VBUCK2_DIG_MAJOR_REV_MASK                0xF
#define MT6368_PMIC_BUCK_VBUCK2_DIG_MAJOR_REV_SHIFT               4
#define MT6368_PMIC_BUCK_VBUCK2_DSN_CBS_ADDR                      MT6368_BUCK_VBUCK2_DBI0
#define MT6368_PMIC_BUCK_VBUCK2_DSN_CBS_MASK                      0x3
#define MT6368_PMIC_BUCK_VBUCK2_DSN_CBS_SHIFT                     0
#define MT6368_PMIC_BUCK_VBUCK2_DSN_BIX_ADDR                      MT6368_BUCK_VBUCK2_DBI0
#define MT6368_PMIC_BUCK_VBUCK2_DSN_BIX_MASK                      0x3
#define MT6368_PMIC_BUCK_VBUCK2_DSN_BIX_SHIFT                     2
#define MT6368_PMIC_BUCK_VBUCK2_DSN_ESP_ADDR                      MT6368_BUCK_VBUCK2_DBI1
#define MT6368_PMIC_BUCK_VBUCK2_DSN_ESP_MASK                      0xFF
#define MT6368_PMIC_BUCK_VBUCK2_DSN_ESP_SHIFT                     0
#define MT6368_PMIC_BUCK_VBUCK2_DSN_FPI_SSHUB_ADDR                MT6368_BUCK_VBUCK2_DXI
#define MT6368_PMIC_BUCK_VBUCK2_DSN_FPI_SSHUB_MASK                0x1
#define MT6368_PMIC_BUCK_VBUCK2_DSN_FPI_SSHUB_SHIFT               0
#define MT6368_PMIC_BUCK_VBUCK2_DSN_FPI_TRACKING_ADDR             MT6368_BUCK_VBUCK2_DXI
#define MT6368_PMIC_BUCK_VBUCK2_DSN_FPI_TRACKING_MASK             0x1
#define MT6368_PMIC_BUCK_VBUCK2_DSN_FPI_TRACKING_SHIFT            1
#define MT6368_PMIC_BUCK_VBUCK2_DSN_FPI_PREOC_ADDR                MT6368_BUCK_VBUCK2_DXI
#define MT6368_PMIC_BUCK_VBUCK2_DSN_FPI_PREOC_MASK                0x1
#define MT6368_PMIC_BUCK_VBUCK2_DSN_FPI_PREOC_SHIFT               2
#define MT6368_PMIC_BUCK_VBUCK2_DSN_FPI_VOTER_ADDR                MT6368_BUCK_VBUCK2_DXI
#define MT6368_PMIC_BUCK_VBUCK2_DSN_FPI_VOTER_MASK                0x1
#define MT6368_PMIC_BUCK_VBUCK2_DSN_FPI_VOTER_SHIFT               3
#define MT6368_PMIC_BUCK_VBUCK2_DSN_FPI_ULTRASONIC_ADDR           MT6368_BUCK_VBUCK2_DXI
#define MT6368_PMIC_BUCK_VBUCK2_DSN_FPI_ULTRASONIC_MASK           0x1
#define MT6368_PMIC_BUCK_VBUCK2_DSN_FPI_ULTRASONIC_SHIFT          4
#define MT6368_PMIC_BUCK_VBUCK2_DSN_FPI_DLC_ADDR                  MT6368_BUCK_VBUCK2_DXI
#define MT6368_PMIC_BUCK_VBUCK2_DSN_FPI_DLC_MASK                  0x1
#define MT6368_PMIC_BUCK_VBUCK2_DSN_FPI_DLC_SHIFT                 5
#define MT6368_PMIC_BUCK_VBUCK2_DSN_FPI_TRAP_ADDR                 MT6368_BUCK_VBUCK2_DXI
#define MT6368_PMIC_BUCK_VBUCK2_DSN_FPI_TRAP_MASK                 0x1
#define MT6368_PMIC_BUCK_VBUCK2_DSN_FPI_TRAP_SHIFT                6
#define MT6368_PMIC_RG_BUCK_VBUCK2_VOSEL_SLEEP_ADDR               MT6368_BUCK_VBUCK2_CON1
#define MT6368_PMIC_RG_BUCK_VBUCK2_VOSEL_SLEEP_MASK               0xFF
#define MT6368_PMIC_RG_BUCK_VBUCK2_VOSEL_SLEEP_SHIFT              0
#define MT6368_PMIC_RG_BUCK_VBUCK2_SELR2R_CTRL_ADDR               MT6368_BUCK_VBUCK2_SLP_CON
#define MT6368_PMIC_RG_BUCK_VBUCK2_SELR2R_CTRL_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK2_SELR2R_CTRL_SHIFT              0
#define MT6368_PMIC_RG_BUCK_VBUCK2_ONLV_EN_ADDR                   MT6368_BUCK_VBUCK2_SLP_CON
#define MT6368_PMIC_RG_BUCK_VBUCK2_ONLV_EN_MASK                   0x1
#define MT6368_PMIC_RG_BUCK_VBUCK2_ONLV_EN_SHIFT                  4
#define MT6368_PMIC_RG_BUCK_VBUCK2_DVS_EN_MASK_ADDR               MT6368_BUCK_VBUCK2_DVS_CON
#define MT6368_PMIC_RG_BUCK_VBUCK2_DVS_EN_MASK_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK2_DVS_EN_MASK_SHIFT              0
#define MT6368_PMIC_RG_BUCK_VBUCK2_DVS_UP_MASK_ADDR               MT6368_BUCK_VBUCK2_DVS_CON
#define MT6368_PMIC_RG_BUCK_VBUCK2_DVS_UP_MASK_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK2_DVS_UP_MASK_SHIFT              1
#define MT6368_PMIC_RG_BUCK_VBUCK2_DVS_DOWN_MASK_ADDR             MT6368_BUCK_VBUCK2_DVS_CON
#define MT6368_PMIC_RG_BUCK_VBUCK2_DVS_DOWN_MASK_MASK             0x1
#define MT6368_PMIC_RG_BUCK_VBUCK2_DVS_DOWN_MASK_SHIFT            2
#define MT6368_PMIC_RG_BUCK_VBUCK2_SFCHG_RRATE_ADDR               MT6368_BUCK_VBUCK2_CFG0
#define MT6368_PMIC_RG_BUCK_VBUCK2_SFCHG_RRATE_MASK               0x7F
#define MT6368_PMIC_RG_BUCK_VBUCK2_SFCHG_RRATE_SHIFT              0
#define MT6368_PMIC_RG_BUCK_VBUCK2_SFCHG_REN_ADDR                 MT6368_BUCK_VBUCK2_CFG0
#define MT6368_PMIC_RG_BUCK_VBUCK2_SFCHG_REN_MASK                 0x1
#define MT6368_PMIC_RG_BUCK_VBUCK2_SFCHG_REN_SHIFT                7
#define MT6368_PMIC_RG_BUCK_VBUCK2_SFCHG_FRATE_ADDR               MT6368_BUCK_VBUCK2_CFG1
#define MT6368_PMIC_RG_BUCK_VBUCK2_SFCHG_FRATE_MASK               0x7F
#define MT6368_PMIC_RG_BUCK_VBUCK2_SFCHG_FRATE_SHIFT              0
#define MT6368_PMIC_RG_BUCK_VBUCK2_SFCHG_FEN_ADDR                 MT6368_BUCK_VBUCK2_CFG1
#define MT6368_PMIC_RG_BUCK_VBUCK2_SFCHG_FEN_MASK                 0x1
#define MT6368_PMIC_RG_BUCK_VBUCK2_SFCHG_FEN_SHIFT                7
#define MT6368_PMIC_RG_BUCK_VBUCK2_VOSEL_DLY_TD_ADDR              MT6368_BUCK_VBUCK2_VOSEL_CON0
#define MT6368_PMIC_RG_BUCK_VBUCK2_VOSEL_DLY_TD_MASK              0x7
#define MT6368_PMIC_RG_BUCK_VBUCK2_VOSEL_DLY_TD_SHIFT             0
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC0_OP_EN_ADDR                 MT6368_BUCK_VBUCK2_OP_EN_0
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC0_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC0_OP_EN_SHIFT                0
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC1_OP_EN_ADDR                 MT6368_BUCK_VBUCK2_OP_EN_0
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC1_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC1_OP_EN_SHIFT                1
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC2_OP_EN_ADDR                 MT6368_BUCK_VBUCK2_OP_EN_0
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC2_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC2_OP_EN_SHIFT                2
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC3_OP_EN_ADDR                 MT6368_BUCK_VBUCK2_OP_EN_0
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC3_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC3_OP_EN_SHIFT                3
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC4_OP_EN_ADDR                 MT6368_BUCK_VBUCK2_OP_EN_0
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC4_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC4_OP_EN_SHIFT                4
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC5_OP_EN_ADDR                 MT6368_BUCK_VBUCK2_OP_EN_0
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC5_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC5_OP_EN_SHIFT                5
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC6_OP_EN_ADDR                 MT6368_BUCK_VBUCK2_OP_EN_0
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC6_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC6_OP_EN_SHIFT                6
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC7_OP_EN_ADDR                 MT6368_BUCK_VBUCK2_OP_EN_0
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC7_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC7_OP_EN_SHIFT                7
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC8_OP_EN_ADDR                 MT6368_BUCK_VBUCK2_OP_EN_1
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC8_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC8_OP_EN_SHIFT                0
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC9_OP_EN_ADDR                 MT6368_BUCK_VBUCK2_OP_EN_1
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC9_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC9_OP_EN_SHIFT                1
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC10_OP_EN_ADDR                MT6368_BUCK_VBUCK2_OP_EN_1
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC10_OP_EN_MASK                0x1
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC10_OP_EN_SHIFT               2
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC11_OP_EN_ADDR                MT6368_BUCK_VBUCK2_OP_EN_1
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC11_OP_EN_MASK                0x1
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC11_OP_EN_SHIFT               3
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC12_OP_EN_ADDR                MT6368_BUCK_VBUCK2_OP_EN_1
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC12_OP_EN_MASK                0x1
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC12_OP_EN_SHIFT               4
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC13_OP_EN_ADDR                MT6368_BUCK_VBUCK2_OP_EN_1
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC13_OP_EN_MASK                0x1
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC13_OP_EN_SHIFT               5
#define MT6368_PMIC_RG_BUCK_VBUCK2_HW0_OP_EN_ADDR                 MT6368_BUCK_VBUCK2_OP_EN_2
#define MT6368_PMIC_RG_BUCK_VBUCK2_HW0_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_BUCK_VBUCK2_HW0_OP_EN_SHIFT                0
#define MT6368_PMIC_RG_BUCK_VBUCK2_HW1_OP_EN_ADDR                 MT6368_BUCK_VBUCK2_OP_EN_2
#define MT6368_PMIC_RG_BUCK_VBUCK2_HW1_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_BUCK_VBUCK2_HW1_OP_EN_SHIFT                1
#define MT6368_PMIC_RG_BUCK_VBUCK2_HW2_OP_EN_ADDR                 MT6368_BUCK_VBUCK2_OP_EN_2
#define MT6368_PMIC_RG_BUCK_VBUCK2_HW2_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_BUCK_VBUCK2_HW2_OP_EN_SHIFT                2
#define MT6368_PMIC_RG_BUCK_VBUCK2_SW_OP_EN_ADDR                  MT6368_BUCK_VBUCK2_OP_EN_2
#define MT6368_PMIC_RG_BUCK_VBUCK2_SW_OP_EN_MASK                  0x1
#define MT6368_PMIC_RG_BUCK_VBUCK2_SW_OP_EN_SHIFT                 7
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC0_OP_CFG_ADDR                MT6368_BUCK_VBUCK2_OP_CFG_0
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC0_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC0_OP_CFG_SHIFT               0
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC1_OP_CFG_ADDR                MT6368_BUCK_VBUCK2_OP_CFG_0
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC1_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC1_OP_CFG_SHIFT               1
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC2_OP_CFG_ADDR                MT6368_BUCK_VBUCK2_OP_CFG_0
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC2_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC2_OP_CFG_SHIFT               2
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC3_OP_CFG_ADDR                MT6368_BUCK_VBUCK2_OP_CFG_0
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC3_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC3_OP_CFG_SHIFT               3
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC4_OP_CFG_ADDR                MT6368_BUCK_VBUCK2_OP_CFG_0
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC4_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC4_OP_CFG_SHIFT               4
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC5_OP_CFG_ADDR                MT6368_BUCK_VBUCK2_OP_CFG_0
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC5_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC5_OP_CFG_SHIFT               5
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC6_OP_CFG_ADDR                MT6368_BUCK_VBUCK2_OP_CFG_0
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC6_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC6_OP_CFG_SHIFT               6
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC7_OP_CFG_ADDR                MT6368_BUCK_VBUCK2_OP_CFG_0
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC7_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC7_OP_CFG_SHIFT               7
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC8_OP_CFG_ADDR                MT6368_BUCK_VBUCK2_OP_CFG_1
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC8_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC8_OP_CFG_SHIFT               0
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC9_OP_CFG_ADDR                MT6368_BUCK_VBUCK2_OP_CFG_1
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC9_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC9_OP_CFG_SHIFT               1
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC10_OP_CFG_ADDR               MT6368_BUCK_VBUCK2_OP_CFG_1
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC10_OP_CFG_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC10_OP_CFG_SHIFT              2
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC11_OP_CFG_ADDR               MT6368_BUCK_VBUCK2_OP_CFG_1
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC11_OP_CFG_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC11_OP_CFG_SHIFT              3
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC12_OP_CFG_ADDR               MT6368_BUCK_VBUCK2_OP_CFG_1
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC12_OP_CFG_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC12_OP_CFG_SHIFT              4
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC13_OP_CFG_ADDR               MT6368_BUCK_VBUCK2_OP_CFG_1
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC13_OP_CFG_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC13_OP_CFG_SHIFT              5
#define MT6368_PMIC_RG_BUCK_VBUCK2_HW0_OP_CFG_ADDR                MT6368_BUCK_VBUCK2_OP_CFG_2
#define MT6368_PMIC_RG_BUCK_VBUCK2_HW0_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_BUCK_VBUCK2_HW0_OP_CFG_SHIFT               0
#define MT6368_PMIC_RG_BUCK_VBUCK2_HW1_OP_CFG_ADDR                MT6368_BUCK_VBUCK2_OP_CFG_2
#define MT6368_PMIC_RG_BUCK_VBUCK2_HW1_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_BUCK_VBUCK2_HW1_OP_CFG_SHIFT               1
#define MT6368_PMIC_RG_BUCK_VBUCK2_HW2_OP_CFG_ADDR                MT6368_BUCK_VBUCK2_OP_CFG_2
#define MT6368_PMIC_RG_BUCK_VBUCK2_HW2_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_BUCK_VBUCK2_HW2_OP_CFG_SHIFT               2
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC0_OP_MODE_ADDR               MT6368_BUCK_VBUCK2_OP_MODE_0
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC0_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC0_OP_MODE_SHIFT              0
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC1_OP_MODE_ADDR               MT6368_BUCK_VBUCK2_OP_MODE_0
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC1_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC1_OP_MODE_SHIFT              1
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC2_OP_MODE_ADDR               MT6368_BUCK_VBUCK2_OP_MODE_0
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC2_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC2_OP_MODE_SHIFT              2
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC3_OP_MODE_ADDR               MT6368_BUCK_VBUCK2_OP_MODE_0
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC3_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC3_OP_MODE_SHIFT              3
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC4_OP_MODE_ADDR               MT6368_BUCK_VBUCK2_OP_MODE_0
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC4_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC4_OP_MODE_SHIFT              4
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC5_OP_MODE_ADDR               MT6368_BUCK_VBUCK2_OP_MODE_0
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC5_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC5_OP_MODE_SHIFT              5
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC6_OP_MODE_ADDR               MT6368_BUCK_VBUCK2_OP_MODE_0
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC6_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC6_OP_MODE_SHIFT              6
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC7_OP_MODE_ADDR               MT6368_BUCK_VBUCK2_OP_MODE_0
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC7_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC7_OP_MODE_SHIFT              7
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC8_OP_MODE_ADDR               MT6368_BUCK_VBUCK2_OP_MODE_1
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC8_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC8_OP_MODE_SHIFT              0
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC9_OP_MODE_ADDR               MT6368_BUCK_VBUCK2_OP_MODE_1
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC9_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC9_OP_MODE_SHIFT              1
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC10_OP_MODE_ADDR              MT6368_BUCK_VBUCK2_OP_MODE_1
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC10_OP_MODE_MASK              0x1
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC10_OP_MODE_SHIFT             2
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC11_OP_MODE_ADDR              MT6368_BUCK_VBUCK2_OP_MODE_1
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC11_OP_MODE_MASK              0x1
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC11_OP_MODE_SHIFT             3
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC12_OP_MODE_ADDR              MT6368_BUCK_VBUCK2_OP_MODE_1
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC12_OP_MODE_MASK              0x1
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC12_OP_MODE_SHIFT             4
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC13_OP_MODE_ADDR              MT6368_BUCK_VBUCK2_OP_MODE_1
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC13_OP_MODE_MASK              0x1
#define MT6368_PMIC_RG_BUCK_VBUCK2_RC13_OP_MODE_SHIFT             5
#define MT6368_PMIC_RG_BUCK_VBUCK2_HW0_OP_MODE_ADDR               MT6368_BUCK_VBUCK2_OP_MODE_2
#define MT6368_PMIC_RG_BUCK_VBUCK2_HW0_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK2_HW0_OP_MODE_SHIFT              0
#define MT6368_PMIC_RG_BUCK_VBUCK2_HW1_OP_MODE_ADDR               MT6368_BUCK_VBUCK2_OP_MODE_2
#define MT6368_PMIC_RG_BUCK_VBUCK2_HW1_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK2_HW1_OP_MODE_SHIFT              1
#define MT6368_PMIC_RG_BUCK_VBUCK2_HW2_OP_MODE_ADDR               MT6368_BUCK_VBUCK2_OP_MODE_2
#define MT6368_PMIC_RG_BUCK_VBUCK2_HW2_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK2_HW2_OP_MODE_SHIFT              2
#define MT6368_PMIC_DA_VBUCK2_VOSEL_ADDR                          MT6368_BUCK_VBUCK2_DBG0
#define MT6368_PMIC_DA_VBUCK2_VOSEL_MASK                          0xFF
#define MT6368_PMIC_DA_VBUCK2_VOSEL_SHIFT                         0
#define MT6368_PMIC_DA_VBUCK2_VOSEL_GRAY_ADDR                     MT6368_BUCK_VBUCK2_DBG1
#define MT6368_PMIC_DA_VBUCK2_VOSEL_GRAY_MASK                     0xFF
#define MT6368_PMIC_DA_VBUCK2_VOSEL_GRAY_SHIFT                    0
#define MT6368_PMIC_DA_VBUCK2_EN_ADDR                             MT6368_BUCK_VBUCK2_DBG2
#define MT6368_PMIC_DA_VBUCK2_EN_MASK                             0x1
#define MT6368_PMIC_DA_VBUCK2_EN_SHIFT                            0
#define MT6368_PMIC_DA_VBUCK2_SSH_ADDR                            MT6368_BUCK_VBUCK2_DBG2
#define MT6368_PMIC_DA_VBUCK2_SSH_MASK                            0x1
#define MT6368_PMIC_DA_VBUCK2_SSH_SHIFT                           1
#define MT6368_PMIC_DA_VBUCK2_LOOP_SEL_ADDR                       MT6368_BUCK_VBUCK2_DBG2
#define MT6368_PMIC_DA_VBUCK2_LOOP_SEL_MASK                       0x1
#define MT6368_PMIC_DA_VBUCK2_LOOP_SEL_SHIFT                      2
#define MT6368_PMIC_DA_VBUCK2_R2R_PDN_ADDR                        MT6368_BUCK_VBUCK2_DBG2
#define MT6368_PMIC_DA_VBUCK2_R2R_PDN_MASK                        0x1
#define MT6368_PMIC_DA_VBUCK2_R2R_PDN_SHIFT                       3
#define MT6368_PMIC_DA_VBUCK2_DVS_EN_ADDR                         MT6368_BUCK_VBUCK2_DBG2
#define MT6368_PMIC_DA_VBUCK2_DVS_EN_MASK                         0x1
#define MT6368_PMIC_DA_VBUCK2_DVS_EN_SHIFT                        4
#define MT6368_PMIC_DA_VBUCK2_DVS_UP_ADDR                         MT6368_BUCK_VBUCK2_DBG2
#define MT6368_PMIC_DA_VBUCK2_DVS_UP_MASK                         0x1
#define MT6368_PMIC_DA_VBUCK2_DVS_UP_SHIFT                        5
#define MT6368_PMIC_DA_VBUCK2_DVS_DOWN_ADDR                       MT6368_BUCK_VBUCK2_DBG2
#define MT6368_PMIC_DA_VBUCK2_DVS_DOWN_MASK                       0x1
#define MT6368_PMIC_DA_VBUCK2_DVS_DOWN_SHIFT                      6
#define MT6368_PMIC_DA_VBUCK2_MINFREQ_DISCHARGE_ADDR              MT6368_BUCK_VBUCK2_DBG2
#define MT6368_PMIC_DA_VBUCK2_MINFREQ_DISCHARGE_MASK              0x1
#define MT6368_PMIC_DA_VBUCK2_MINFREQ_DISCHARGE_SHIFT             7
#define MT6368_PMIC_RG_BUCK_VBUCK2_CK_SW_MODE_ADDR                MT6368_BUCK_VBUCK2_DBG3
#define MT6368_PMIC_RG_BUCK_VBUCK2_CK_SW_MODE_MASK                0x1
#define MT6368_PMIC_RG_BUCK_VBUCK2_CK_SW_MODE_SHIFT               0
#define MT6368_PMIC_RG_BUCK_VBUCK2_CK_SW_EN_ADDR                  MT6368_BUCK_VBUCK2_DBG3
#define MT6368_PMIC_RG_BUCK_VBUCK2_CK_SW_EN_MASK                  0x1
#define MT6368_PMIC_RG_BUCK_VBUCK2_CK_SW_EN_SHIFT                 1
#define MT6368_PMIC_RG_BUCK_VBUCK2_TRACK_STALL_BYPASS_ADDR        MT6368_BUCK_VBUCK2_STALL_TRACK0
#define MT6368_PMIC_RG_BUCK_VBUCK2_TRACK_STALL_BYPASS_MASK        0x1
#define MT6368_PMIC_RG_BUCK_VBUCK2_TRACK_STALL_BYPASS_SHIFT       0
#define MT6368_PMIC_BUCK_VBUCK3_ANA_ID_ADDR                       MT6368_BUCK_VBUCK3_ANA_ID
#define MT6368_PMIC_BUCK_VBUCK3_ANA_ID_MASK                       0xFF
#define MT6368_PMIC_BUCK_VBUCK3_ANA_ID_SHIFT                      0
#define MT6368_PMIC_BUCK_VBUCK3_DIG_ID_ADDR                       MT6368_BUCK_VBUCK3_DIG_ID
#define MT6368_PMIC_BUCK_VBUCK3_DIG_ID_MASK                       0xFF
#define MT6368_PMIC_BUCK_VBUCK3_DIG_ID_SHIFT                      0
#define MT6368_PMIC_BUCK_VBUCK3_ANA_MINOR_REV_ADDR                MT6368_BUCK_VBUCK3_REV0
#define MT6368_PMIC_BUCK_VBUCK3_ANA_MINOR_REV_MASK                0xF
#define MT6368_PMIC_BUCK_VBUCK3_ANA_MINOR_REV_SHIFT               0
#define MT6368_PMIC_BUCK_VBUCK3_ANA_MAJOR_REV_ADDR                MT6368_BUCK_VBUCK3_REV0
#define MT6368_PMIC_BUCK_VBUCK3_ANA_MAJOR_REV_MASK                0xF
#define MT6368_PMIC_BUCK_VBUCK3_ANA_MAJOR_REV_SHIFT               4
#define MT6368_PMIC_BUCK_VBUCK3_DIG_MINOR_REV_ADDR                MT6368_BUCK_VBUCK3_REV1
#define MT6368_PMIC_BUCK_VBUCK3_DIG_MINOR_REV_MASK                0xF
#define MT6368_PMIC_BUCK_VBUCK3_DIG_MINOR_REV_SHIFT               0
#define MT6368_PMIC_BUCK_VBUCK3_DIG_MAJOR_REV_ADDR                MT6368_BUCK_VBUCK3_REV1
#define MT6368_PMIC_BUCK_VBUCK3_DIG_MAJOR_REV_MASK                0xF
#define MT6368_PMIC_BUCK_VBUCK3_DIG_MAJOR_REV_SHIFT               4
#define MT6368_PMIC_BUCK_VBUCK3_DSN_CBS_ADDR                      MT6368_BUCK_VBUCK3_DBI0
#define MT6368_PMIC_BUCK_VBUCK3_DSN_CBS_MASK                      0x3
#define MT6368_PMIC_BUCK_VBUCK3_DSN_CBS_SHIFT                     0
#define MT6368_PMIC_BUCK_VBUCK3_DSN_BIX_ADDR                      MT6368_BUCK_VBUCK3_DBI0
#define MT6368_PMIC_BUCK_VBUCK3_DSN_BIX_MASK                      0x3
#define MT6368_PMIC_BUCK_VBUCK3_DSN_BIX_SHIFT                     2
#define MT6368_PMIC_BUCK_VBUCK3_DSN_ESP_ADDR                      MT6368_BUCK_VBUCK3_DBI1
#define MT6368_PMIC_BUCK_VBUCK3_DSN_ESP_MASK                      0xFF
#define MT6368_PMIC_BUCK_VBUCK3_DSN_ESP_SHIFT                     0
#define MT6368_PMIC_BUCK_VBUCK3_DSN_FPI_SSHUB_ADDR                MT6368_BUCK_VBUCK3_DXI
#define MT6368_PMIC_BUCK_VBUCK3_DSN_FPI_SSHUB_MASK                0x1
#define MT6368_PMIC_BUCK_VBUCK3_DSN_FPI_SSHUB_SHIFT               0
#define MT6368_PMIC_BUCK_VBUCK3_DSN_FPI_TRACKING_ADDR             MT6368_BUCK_VBUCK3_DXI
#define MT6368_PMIC_BUCK_VBUCK3_DSN_FPI_TRACKING_MASK             0x1
#define MT6368_PMIC_BUCK_VBUCK3_DSN_FPI_TRACKING_SHIFT            1
#define MT6368_PMIC_BUCK_VBUCK3_DSN_FPI_PREOC_ADDR                MT6368_BUCK_VBUCK3_DXI
#define MT6368_PMIC_BUCK_VBUCK3_DSN_FPI_PREOC_MASK                0x1
#define MT6368_PMIC_BUCK_VBUCK3_DSN_FPI_PREOC_SHIFT               2
#define MT6368_PMIC_BUCK_VBUCK3_DSN_FPI_VOTER_ADDR                MT6368_BUCK_VBUCK3_DXI
#define MT6368_PMIC_BUCK_VBUCK3_DSN_FPI_VOTER_MASK                0x1
#define MT6368_PMIC_BUCK_VBUCK3_DSN_FPI_VOTER_SHIFT               3
#define MT6368_PMIC_BUCK_VBUCK3_DSN_FPI_ULTRASONIC_ADDR           MT6368_BUCK_VBUCK3_DXI
#define MT6368_PMIC_BUCK_VBUCK3_DSN_FPI_ULTRASONIC_MASK           0x1
#define MT6368_PMIC_BUCK_VBUCK3_DSN_FPI_ULTRASONIC_SHIFT          4
#define MT6368_PMIC_BUCK_VBUCK3_DSN_FPI_DLC_ADDR                  MT6368_BUCK_VBUCK3_DXI
#define MT6368_PMIC_BUCK_VBUCK3_DSN_FPI_DLC_MASK                  0x1
#define MT6368_PMIC_BUCK_VBUCK3_DSN_FPI_DLC_SHIFT                 5
#define MT6368_PMIC_BUCK_VBUCK3_DSN_FPI_TRAP_ADDR                 MT6368_BUCK_VBUCK3_DXI
#define MT6368_PMIC_BUCK_VBUCK3_DSN_FPI_TRAP_MASK                 0x1
#define MT6368_PMIC_BUCK_VBUCK3_DSN_FPI_TRAP_SHIFT                6
#define MT6368_PMIC_RG_BUCK_VBUCK3_VOSEL_SLEEP_ADDR               MT6368_BUCK_VBUCK3_CON1
#define MT6368_PMIC_RG_BUCK_VBUCK3_VOSEL_SLEEP_MASK               0xFF
#define MT6368_PMIC_RG_BUCK_VBUCK3_VOSEL_SLEEP_SHIFT              0
#define MT6368_PMIC_RG_BUCK_VBUCK3_SELR2R_CTRL_ADDR               MT6368_BUCK_VBUCK3_SLP_CON
#define MT6368_PMIC_RG_BUCK_VBUCK3_SELR2R_CTRL_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK3_SELR2R_CTRL_SHIFT              0
#define MT6368_PMIC_RG_BUCK_VBUCK3_ONLV_EN_ADDR                   MT6368_BUCK_VBUCK3_SLP_CON
#define MT6368_PMIC_RG_BUCK_VBUCK3_ONLV_EN_MASK                   0x1
#define MT6368_PMIC_RG_BUCK_VBUCK3_ONLV_EN_SHIFT                  4
#define MT6368_PMIC_RG_BUCK_VBUCK3_DVS_EN_MASK_ADDR               MT6368_BUCK_VBUCK3_DVS_CON
#define MT6368_PMIC_RG_BUCK_VBUCK3_DVS_EN_MASK_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK3_DVS_EN_MASK_SHIFT              0
#define MT6368_PMIC_RG_BUCK_VBUCK3_DVS_UP_MASK_ADDR               MT6368_BUCK_VBUCK3_DVS_CON
#define MT6368_PMIC_RG_BUCK_VBUCK3_DVS_UP_MASK_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK3_DVS_UP_MASK_SHIFT              1
#define MT6368_PMIC_RG_BUCK_VBUCK3_DVS_DOWN_MASK_ADDR             MT6368_BUCK_VBUCK3_DVS_CON
#define MT6368_PMIC_RG_BUCK_VBUCK3_DVS_DOWN_MASK_MASK             0x1
#define MT6368_PMIC_RG_BUCK_VBUCK3_DVS_DOWN_MASK_SHIFT            2
#define MT6368_PMIC_RG_BUCK_VBUCK3_SFCHG_RRATE_ADDR               MT6368_BUCK_VBUCK3_CFG0
#define MT6368_PMIC_RG_BUCK_VBUCK3_SFCHG_RRATE_MASK               0x7F
#define MT6368_PMIC_RG_BUCK_VBUCK3_SFCHG_RRATE_SHIFT              0
#define MT6368_PMIC_RG_BUCK_VBUCK3_SFCHG_REN_ADDR                 MT6368_BUCK_VBUCK3_CFG0
#define MT6368_PMIC_RG_BUCK_VBUCK3_SFCHG_REN_MASK                 0x1
#define MT6368_PMIC_RG_BUCK_VBUCK3_SFCHG_REN_SHIFT                7
#define MT6368_PMIC_RG_BUCK_VBUCK3_SFCHG_FRATE_ADDR               MT6368_BUCK_VBUCK3_CFG1
#define MT6368_PMIC_RG_BUCK_VBUCK3_SFCHG_FRATE_MASK               0x7F
#define MT6368_PMIC_RG_BUCK_VBUCK3_SFCHG_FRATE_SHIFT              0
#define MT6368_PMIC_RG_BUCK_VBUCK3_SFCHG_FEN_ADDR                 MT6368_BUCK_VBUCK3_CFG1
#define MT6368_PMIC_RG_BUCK_VBUCK3_SFCHG_FEN_MASK                 0x1
#define MT6368_PMIC_RG_BUCK_VBUCK3_SFCHG_FEN_SHIFT                7
#define MT6368_PMIC_RG_BUCK_VBUCK3_VOSEL_DLY_TD_ADDR              MT6368_BUCK_VBUCK3_VOSEL_CON0
#define MT6368_PMIC_RG_BUCK_VBUCK3_VOSEL_DLY_TD_MASK              0x7
#define MT6368_PMIC_RG_BUCK_VBUCK3_VOSEL_DLY_TD_SHIFT             0
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC0_OP_EN_ADDR                 MT6368_BUCK_VBUCK3_OP_EN_0
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC0_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC0_OP_EN_SHIFT                0
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC1_OP_EN_ADDR                 MT6368_BUCK_VBUCK3_OP_EN_0
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC1_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC1_OP_EN_SHIFT                1
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC2_OP_EN_ADDR                 MT6368_BUCK_VBUCK3_OP_EN_0
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC2_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC2_OP_EN_SHIFT                2
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC3_OP_EN_ADDR                 MT6368_BUCK_VBUCK3_OP_EN_0
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC3_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC3_OP_EN_SHIFT                3
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC4_OP_EN_ADDR                 MT6368_BUCK_VBUCK3_OP_EN_0
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC4_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC4_OP_EN_SHIFT                4
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC5_OP_EN_ADDR                 MT6368_BUCK_VBUCK3_OP_EN_0
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC5_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC5_OP_EN_SHIFT                5
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC6_OP_EN_ADDR                 MT6368_BUCK_VBUCK3_OP_EN_0
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC6_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC6_OP_EN_SHIFT                6
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC7_OP_EN_ADDR                 MT6368_BUCK_VBUCK3_OP_EN_0
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC7_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC7_OP_EN_SHIFT                7
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC8_OP_EN_ADDR                 MT6368_BUCK_VBUCK3_OP_EN_1
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC8_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC8_OP_EN_SHIFT                0
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC9_OP_EN_ADDR                 MT6368_BUCK_VBUCK3_OP_EN_1
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC9_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC9_OP_EN_SHIFT                1
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC10_OP_EN_ADDR                MT6368_BUCK_VBUCK3_OP_EN_1
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC10_OP_EN_MASK                0x1
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC10_OP_EN_SHIFT               2
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC11_OP_EN_ADDR                MT6368_BUCK_VBUCK3_OP_EN_1
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC11_OP_EN_MASK                0x1
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC11_OP_EN_SHIFT               3
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC12_OP_EN_ADDR                MT6368_BUCK_VBUCK3_OP_EN_1
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC12_OP_EN_MASK                0x1
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC12_OP_EN_SHIFT               4
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC13_OP_EN_ADDR                MT6368_BUCK_VBUCK3_OP_EN_1
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC13_OP_EN_MASK                0x1
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC13_OP_EN_SHIFT               5
#define MT6368_PMIC_RG_BUCK_VBUCK3_HW0_OP_EN_ADDR                 MT6368_BUCK_VBUCK3_OP_EN_2
#define MT6368_PMIC_RG_BUCK_VBUCK3_HW0_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_BUCK_VBUCK3_HW0_OP_EN_SHIFT                0
#define MT6368_PMIC_RG_BUCK_VBUCK3_HW1_OP_EN_ADDR                 MT6368_BUCK_VBUCK3_OP_EN_2
#define MT6368_PMIC_RG_BUCK_VBUCK3_HW1_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_BUCK_VBUCK3_HW1_OP_EN_SHIFT                1
#define MT6368_PMIC_RG_BUCK_VBUCK3_HW2_OP_EN_ADDR                 MT6368_BUCK_VBUCK3_OP_EN_2
#define MT6368_PMIC_RG_BUCK_VBUCK3_HW2_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_BUCK_VBUCK3_HW2_OP_EN_SHIFT                2
#define MT6368_PMIC_RG_BUCK_VBUCK3_SW_OP_EN_ADDR                  MT6368_BUCK_VBUCK3_OP_EN_2
#define MT6368_PMIC_RG_BUCK_VBUCK3_SW_OP_EN_MASK                  0x1
#define MT6368_PMIC_RG_BUCK_VBUCK3_SW_OP_EN_SHIFT                 7
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC0_OP_CFG_ADDR                MT6368_BUCK_VBUCK3_OP_CFG_0
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC0_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC0_OP_CFG_SHIFT               0
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC1_OP_CFG_ADDR                MT6368_BUCK_VBUCK3_OP_CFG_0
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC1_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC1_OP_CFG_SHIFT               1
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC2_OP_CFG_ADDR                MT6368_BUCK_VBUCK3_OP_CFG_0
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC2_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC2_OP_CFG_SHIFT               2
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC3_OP_CFG_ADDR                MT6368_BUCK_VBUCK3_OP_CFG_0
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC3_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC3_OP_CFG_SHIFT               3
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC4_OP_CFG_ADDR                MT6368_BUCK_VBUCK3_OP_CFG_0
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC4_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC4_OP_CFG_SHIFT               4
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC5_OP_CFG_ADDR                MT6368_BUCK_VBUCK3_OP_CFG_0
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC5_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC5_OP_CFG_SHIFT               5
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC6_OP_CFG_ADDR                MT6368_BUCK_VBUCK3_OP_CFG_0
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC6_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC6_OP_CFG_SHIFT               6
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC7_OP_CFG_ADDR                MT6368_BUCK_VBUCK3_OP_CFG_0
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC7_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC7_OP_CFG_SHIFT               7
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC8_OP_CFG_ADDR                MT6368_BUCK_VBUCK3_OP_CFG_1
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC8_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC8_OP_CFG_SHIFT               0
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC9_OP_CFG_ADDR                MT6368_BUCK_VBUCK3_OP_CFG_1
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC9_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC9_OP_CFG_SHIFT               1
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC10_OP_CFG_ADDR               MT6368_BUCK_VBUCK3_OP_CFG_1
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC10_OP_CFG_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC10_OP_CFG_SHIFT              2
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC11_OP_CFG_ADDR               MT6368_BUCK_VBUCK3_OP_CFG_1
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC11_OP_CFG_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC11_OP_CFG_SHIFT              3
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC12_OP_CFG_ADDR               MT6368_BUCK_VBUCK3_OP_CFG_1
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC12_OP_CFG_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC12_OP_CFG_SHIFT              4
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC13_OP_CFG_ADDR               MT6368_BUCK_VBUCK3_OP_CFG_1
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC13_OP_CFG_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC13_OP_CFG_SHIFT              5
#define MT6368_PMIC_RG_BUCK_VBUCK3_HW0_OP_CFG_ADDR                MT6368_BUCK_VBUCK3_OP_CFG_2
#define MT6368_PMIC_RG_BUCK_VBUCK3_HW0_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_BUCK_VBUCK3_HW0_OP_CFG_SHIFT               0
#define MT6368_PMIC_RG_BUCK_VBUCK3_HW1_OP_CFG_ADDR                MT6368_BUCK_VBUCK3_OP_CFG_2
#define MT6368_PMIC_RG_BUCK_VBUCK3_HW1_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_BUCK_VBUCK3_HW1_OP_CFG_SHIFT               1
#define MT6368_PMIC_RG_BUCK_VBUCK3_HW2_OP_CFG_ADDR                MT6368_BUCK_VBUCK3_OP_CFG_2
#define MT6368_PMIC_RG_BUCK_VBUCK3_HW2_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_BUCK_VBUCK3_HW2_OP_CFG_SHIFT               2
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC0_OP_MODE_ADDR               MT6368_BUCK_VBUCK3_OP_MODE_0
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC0_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC0_OP_MODE_SHIFT              0
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC1_OP_MODE_ADDR               MT6368_BUCK_VBUCK3_OP_MODE_0
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC1_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC1_OP_MODE_SHIFT              1
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC2_OP_MODE_ADDR               MT6368_BUCK_VBUCK3_OP_MODE_0
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC2_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC2_OP_MODE_SHIFT              2
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC3_OP_MODE_ADDR               MT6368_BUCK_VBUCK3_OP_MODE_0
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC3_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC3_OP_MODE_SHIFT              3
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC4_OP_MODE_ADDR               MT6368_BUCK_VBUCK3_OP_MODE_0
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC4_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC4_OP_MODE_SHIFT              4
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC5_OP_MODE_ADDR               MT6368_BUCK_VBUCK3_OP_MODE_0
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC5_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC5_OP_MODE_SHIFT              5
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC6_OP_MODE_ADDR               MT6368_BUCK_VBUCK3_OP_MODE_0
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC6_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC6_OP_MODE_SHIFT              6
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC7_OP_MODE_ADDR               MT6368_BUCK_VBUCK3_OP_MODE_0
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC7_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC7_OP_MODE_SHIFT              7
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC8_OP_MODE_ADDR               MT6368_BUCK_VBUCK3_OP_MODE_1
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC8_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC8_OP_MODE_SHIFT              0
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC9_OP_MODE_ADDR               MT6368_BUCK_VBUCK3_OP_MODE_1
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC9_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC9_OP_MODE_SHIFT              1
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC10_OP_MODE_ADDR              MT6368_BUCK_VBUCK3_OP_MODE_1
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC10_OP_MODE_MASK              0x1
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC10_OP_MODE_SHIFT             2
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC11_OP_MODE_ADDR              MT6368_BUCK_VBUCK3_OP_MODE_1
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC11_OP_MODE_MASK              0x1
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC11_OP_MODE_SHIFT             3
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC12_OP_MODE_ADDR              MT6368_BUCK_VBUCK3_OP_MODE_1
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC12_OP_MODE_MASK              0x1
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC12_OP_MODE_SHIFT             4
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC13_OP_MODE_ADDR              MT6368_BUCK_VBUCK3_OP_MODE_1
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC13_OP_MODE_MASK              0x1
#define MT6368_PMIC_RG_BUCK_VBUCK3_RC13_OP_MODE_SHIFT             5
#define MT6368_PMIC_RG_BUCK_VBUCK3_HW0_OP_MODE_ADDR               MT6368_BUCK_VBUCK3_OP_MODE_2
#define MT6368_PMIC_RG_BUCK_VBUCK3_HW0_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK3_HW0_OP_MODE_SHIFT              0
#define MT6368_PMIC_RG_BUCK_VBUCK3_HW1_OP_MODE_ADDR               MT6368_BUCK_VBUCK3_OP_MODE_2
#define MT6368_PMIC_RG_BUCK_VBUCK3_HW1_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK3_HW1_OP_MODE_SHIFT              1
#define MT6368_PMIC_RG_BUCK_VBUCK3_HW2_OP_MODE_ADDR               MT6368_BUCK_VBUCK3_OP_MODE_2
#define MT6368_PMIC_RG_BUCK_VBUCK3_HW2_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK3_HW2_OP_MODE_SHIFT              2
#define MT6368_PMIC_DA_VBUCK3_VOSEL_ADDR                          MT6368_BUCK_VBUCK3_DBG0
#define MT6368_PMIC_DA_VBUCK3_VOSEL_MASK                          0xFF
#define MT6368_PMIC_DA_VBUCK3_VOSEL_SHIFT                         0
#define MT6368_PMIC_DA_VBUCK3_VOSEL_GRAY_ADDR                     MT6368_BUCK_VBUCK3_DBG1
#define MT6368_PMIC_DA_VBUCK3_VOSEL_GRAY_MASK                     0xFF
#define MT6368_PMIC_DA_VBUCK3_VOSEL_GRAY_SHIFT                    0
#define MT6368_PMIC_DA_VBUCK3_EN_ADDR                             MT6368_BUCK_VBUCK3_DBG2
#define MT6368_PMIC_DA_VBUCK3_EN_MASK                             0x1
#define MT6368_PMIC_DA_VBUCK3_EN_SHIFT                            0
#define MT6368_PMIC_DA_VBUCK3_SSH_ADDR                            MT6368_BUCK_VBUCK3_DBG2
#define MT6368_PMIC_DA_VBUCK3_SSH_MASK                            0x1
#define MT6368_PMIC_DA_VBUCK3_SSH_SHIFT                           1
#define MT6368_PMIC_DA_VBUCK3_LOOP_SEL_ADDR                       MT6368_BUCK_VBUCK3_DBG2
#define MT6368_PMIC_DA_VBUCK3_LOOP_SEL_MASK                       0x1
#define MT6368_PMIC_DA_VBUCK3_LOOP_SEL_SHIFT                      2
#define MT6368_PMIC_DA_VBUCK3_R2R_PDN_ADDR                        MT6368_BUCK_VBUCK3_DBG2
#define MT6368_PMIC_DA_VBUCK3_R2R_PDN_MASK                        0x1
#define MT6368_PMIC_DA_VBUCK3_R2R_PDN_SHIFT                       3
#define MT6368_PMIC_DA_VBUCK3_DVS_EN_ADDR                         MT6368_BUCK_VBUCK3_DBG2
#define MT6368_PMIC_DA_VBUCK3_DVS_EN_MASK                         0x1
#define MT6368_PMIC_DA_VBUCK3_DVS_EN_SHIFT                        4
#define MT6368_PMIC_DA_VBUCK3_DVS_UP_ADDR                         MT6368_BUCK_VBUCK3_DBG2
#define MT6368_PMIC_DA_VBUCK3_DVS_UP_MASK                         0x1
#define MT6368_PMIC_DA_VBUCK3_DVS_UP_SHIFT                        5
#define MT6368_PMIC_DA_VBUCK3_DVS_DOWN_ADDR                       MT6368_BUCK_VBUCK3_DBG2
#define MT6368_PMIC_DA_VBUCK3_DVS_DOWN_MASK                       0x1
#define MT6368_PMIC_DA_VBUCK3_DVS_DOWN_SHIFT                      6
#define MT6368_PMIC_DA_VBUCK3_MINFREQ_DISCHARGE_ADDR              MT6368_BUCK_VBUCK3_DBG2
#define MT6368_PMIC_DA_VBUCK3_MINFREQ_DISCHARGE_MASK              0x1
#define MT6368_PMIC_DA_VBUCK3_MINFREQ_DISCHARGE_SHIFT             7
#define MT6368_PMIC_RG_BUCK_VBUCK3_CK_SW_MODE_ADDR                MT6368_BUCK_VBUCK3_DBG3
#define MT6368_PMIC_RG_BUCK_VBUCK3_CK_SW_MODE_MASK                0x1
#define MT6368_PMIC_RG_BUCK_VBUCK3_CK_SW_MODE_SHIFT               0
#define MT6368_PMIC_RG_BUCK_VBUCK3_CK_SW_EN_ADDR                  MT6368_BUCK_VBUCK3_DBG3
#define MT6368_PMIC_RG_BUCK_VBUCK3_CK_SW_EN_MASK                  0x1
#define MT6368_PMIC_RG_BUCK_VBUCK3_CK_SW_EN_SHIFT                 1
#define MT6368_PMIC_BUCK_VBUCK4_ANA_ID_ADDR                       MT6368_BUCK_VBUCK4_ANA_ID
#define MT6368_PMIC_BUCK_VBUCK4_ANA_ID_MASK                       0xFF
#define MT6368_PMIC_BUCK_VBUCK4_ANA_ID_SHIFT                      0
#define MT6368_PMIC_BUCK_VBUCK4_DIG_ID_ADDR                       MT6368_BUCK_VBUCK4_DIG_ID
#define MT6368_PMIC_BUCK_VBUCK4_DIG_ID_MASK                       0xFF
#define MT6368_PMIC_BUCK_VBUCK4_DIG_ID_SHIFT                      0
#define MT6368_PMIC_BUCK_VBUCK4_ANA_MINOR_REV_ADDR                MT6368_BUCK_VBUCK4_REV0
#define MT6368_PMIC_BUCK_VBUCK4_ANA_MINOR_REV_MASK                0xF
#define MT6368_PMIC_BUCK_VBUCK4_ANA_MINOR_REV_SHIFT               0
#define MT6368_PMIC_BUCK_VBUCK4_ANA_MAJOR_REV_ADDR                MT6368_BUCK_VBUCK4_REV0
#define MT6368_PMIC_BUCK_VBUCK4_ANA_MAJOR_REV_MASK                0xF
#define MT6368_PMIC_BUCK_VBUCK4_ANA_MAJOR_REV_SHIFT               4
#define MT6368_PMIC_BUCK_VBUCK4_DIG_MINOR_REV_ADDR                MT6368_BUCK_VBUCK4_REV1
#define MT6368_PMIC_BUCK_VBUCK4_DIG_MINOR_REV_MASK                0xF
#define MT6368_PMIC_BUCK_VBUCK4_DIG_MINOR_REV_SHIFT               0
#define MT6368_PMIC_BUCK_VBUCK4_DIG_MAJOR_REV_ADDR                MT6368_BUCK_VBUCK4_REV1
#define MT6368_PMIC_BUCK_VBUCK4_DIG_MAJOR_REV_MASK                0xF
#define MT6368_PMIC_BUCK_VBUCK4_DIG_MAJOR_REV_SHIFT               4
#define MT6368_PMIC_BUCK_VBUCK4_DSN_CBS_ADDR                      MT6368_BUCK_VBUCK4_DBI0
#define MT6368_PMIC_BUCK_VBUCK4_DSN_CBS_MASK                      0x3
#define MT6368_PMIC_BUCK_VBUCK4_DSN_CBS_SHIFT                     0
#define MT6368_PMIC_BUCK_VBUCK4_DSN_BIX_ADDR                      MT6368_BUCK_VBUCK4_DBI0
#define MT6368_PMIC_BUCK_VBUCK4_DSN_BIX_MASK                      0x3
#define MT6368_PMIC_BUCK_VBUCK4_DSN_BIX_SHIFT                     2
#define MT6368_PMIC_BUCK_VBUCK4_DSN_ESP_ADDR                      MT6368_BUCK_VBUCK4_DBI1
#define MT6368_PMIC_BUCK_VBUCK4_DSN_ESP_MASK                      0xFF
#define MT6368_PMIC_BUCK_VBUCK4_DSN_ESP_SHIFT                     0
#define MT6368_PMIC_BUCK_VBUCK4_DSN_FPI_SSHUB_ADDR                MT6368_BUCK_VBUCK4_DXI
#define MT6368_PMIC_BUCK_VBUCK4_DSN_FPI_SSHUB_MASK                0x1
#define MT6368_PMIC_BUCK_VBUCK4_DSN_FPI_SSHUB_SHIFT               0
#define MT6368_PMIC_BUCK_VBUCK4_DSN_FPI_TRACKING_ADDR             MT6368_BUCK_VBUCK4_DXI
#define MT6368_PMIC_BUCK_VBUCK4_DSN_FPI_TRACKING_MASK             0x1
#define MT6368_PMIC_BUCK_VBUCK4_DSN_FPI_TRACKING_SHIFT            1
#define MT6368_PMIC_BUCK_VBUCK4_DSN_FPI_PREOC_ADDR                MT6368_BUCK_VBUCK4_DXI
#define MT6368_PMIC_BUCK_VBUCK4_DSN_FPI_PREOC_MASK                0x1
#define MT6368_PMIC_BUCK_VBUCK4_DSN_FPI_PREOC_SHIFT               2
#define MT6368_PMIC_BUCK_VBUCK4_DSN_FPI_VOTER_ADDR                MT6368_BUCK_VBUCK4_DXI
#define MT6368_PMIC_BUCK_VBUCK4_DSN_FPI_VOTER_MASK                0x1
#define MT6368_PMIC_BUCK_VBUCK4_DSN_FPI_VOTER_SHIFT               3
#define MT6368_PMIC_BUCK_VBUCK4_DSN_FPI_ULTRASONIC_ADDR           MT6368_BUCK_VBUCK4_DXI
#define MT6368_PMIC_BUCK_VBUCK4_DSN_FPI_ULTRASONIC_MASK           0x1
#define MT6368_PMIC_BUCK_VBUCK4_DSN_FPI_ULTRASONIC_SHIFT          4
#define MT6368_PMIC_BUCK_VBUCK4_DSN_FPI_DLC_ADDR                  MT6368_BUCK_VBUCK4_DXI
#define MT6368_PMIC_BUCK_VBUCK4_DSN_FPI_DLC_MASK                  0x1
#define MT6368_PMIC_BUCK_VBUCK4_DSN_FPI_DLC_SHIFT                 5
#define MT6368_PMIC_BUCK_VBUCK4_DSN_FPI_TRAP_ADDR                 MT6368_BUCK_VBUCK4_DXI
#define MT6368_PMIC_BUCK_VBUCK4_DSN_FPI_TRAP_MASK                 0x1
#define MT6368_PMIC_BUCK_VBUCK4_DSN_FPI_TRAP_SHIFT                6
#define MT6368_PMIC_RG_BUCK_VBUCK4_VOSEL_SLEEP_ADDR               MT6368_BUCK_VBUCK4_CON1
#define MT6368_PMIC_RG_BUCK_VBUCK4_VOSEL_SLEEP_MASK               0xFF
#define MT6368_PMIC_RG_BUCK_VBUCK4_VOSEL_SLEEP_SHIFT              0
#define MT6368_PMIC_RG_BUCK_VBUCK4_SELR2R_CTRL_ADDR               MT6368_BUCK_VBUCK4_SLP_CON
#define MT6368_PMIC_RG_BUCK_VBUCK4_SELR2R_CTRL_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK4_SELR2R_CTRL_SHIFT              0
#define MT6368_PMIC_RG_BUCK_VBUCK4_ONLV_EN_ADDR                   MT6368_BUCK_VBUCK4_SLP_CON
#define MT6368_PMIC_RG_BUCK_VBUCK4_ONLV_EN_MASK                   0x1
#define MT6368_PMIC_RG_BUCK_VBUCK4_ONLV_EN_SHIFT                  4
#define MT6368_PMIC_RG_BUCK_VBUCK4_DVS_EN_MASK_ADDR               MT6368_BUCK_VBUCK4_DVS_CON
#define MT6368_PMIC_RG_BUCK_VBUCK4_DVS_EN_MASK_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK4_DVS_EN_MASK_SHIFT              0
#define MT6368_PMIC_RG_BUCK_VBUCK4_DVS_UP_MASK_ADDR               MT6368_BUCK_VBUCK4_DVS_CON
#define MT6368_PMIC_RG_BUCK_VBUCK4_DVS_UP_MASK_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK4_DVS_UP_MASK_SHIFT              1
#define MT6368_PMIC_RG_BUCK_VBUCK4_DVS_DOWN_MASK_ADDR             MT6368_BUCK_VBUCK4_DVS_CON
#define MT6368_PMIC_RG_BUCK_VBUCK4_DVS_DOWN_MASK_MASK             0x1
#define MT6368_PMIC_RG_BUCK_VBUCK4_DVS_DOWN_MASK_SHIFT            2
#define MT6368_PMIC_RG_BUCK_VBUCK4_SFCHG_RRATE_ADDR               MT6368_BUCK_VBUCK4_CFG0
#define MT6368_PMIC_RG_BUCK_VBUCK4_SFCHG_RRATE_MASK               0x7F
#define MT6368_PMIC_RG_BUCK_VBUCK4_SFCHG_RRATE_SHIFT              0
#define MT6368_PMIC_RG_BUCK_VBUCK4_SFCHG_REN_ADDR                 MT6368_BUCK_VBUCK4_CFG0
#define MT6368_PMIC_RG_BUCK_VBUCK4_SFCHG_REN_MASK                 0x1
#define MT6368_PMIC_RG_BUCK_VBUCK4_SFCHG_REN_SHIFT                7
#define MT6368_PMIC_RG_BUCK_VBUCK4_SFCHG_FRATE_ADDR               MT6368_BUCK_VBUCK4_CFG1
#define MT6368_PMIC_RG_BUCK_VBUCK4_SFCHG_FRATE_MASK               0x7F
#define MT6368_PMIC_RG_BUCK_VBUCK4_SFCHG_FRATE_SHIFT              0
#define MT6368_PMIC_RG_BUCK_VBUCK4_SFCHG_FEN_ADDR                 MT6368_BUCK_VBUCK4_CFG1
#define MT6368_PMIC_RG_BUCK_VBUCK4_SFCHG_FEN_MASK                 0x1
#define MT6368_PMIC_RG_BUCK_VBUCK4_SFCHG_FEN_SHIFT                7
#define MT6368_PMIC_RG_BUCK_VBUCK4_VOSEL_DLY_TD_ADDR              MT6368_BUCK_VBUCK4_VOSEL_CON0
#define MT6368_PMIC_RG_BUCK_VBUCK4_VOSEL_DLY_TD_MASK              0x7
#define MT6368_PMIC_RG_BUCK_VBUCK4_VOSEL_DLY_TD_SHIFT             0
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC0_OP_EN_ADDR                 MT6368_BUCK_VBUCK4_OP_EN_0
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC0_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC0_OP_EN_SHIFT                0
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC1_OP_EN_ADDR                 MT6368_BUCK_VBUCK4_OP_EN_0
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC1_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC1_OP_EN_SHIFT                1
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC2_OP_EN_ADDR                 MT6368_BUCK_VBUCK4_OP_EN_0
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC2_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC2_OP_EN_SHIFT                2
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC3_OP_EN_ADDR                 MT6368_BUCK_VBUCK4_OP_EN_0
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC3_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC3_OP_EN_SHIFT                3
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC4_OP_EN_ADDR                 MT6368_BUCK_VBUCK4_OP_EN_0
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC4_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC4_OP_EN_SHIFT                4
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC5_OP_EN_ADDR                 MT6368_BUCK_VBUCK4_OP_EN_0
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC5_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC5_OP_EN_SHIFT                5
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC6_OP_EN_ADDR                 MT6368_BUCK_VBUCK4_OP_EN_0
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC6_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC6_OP_EN_SHIFT                6
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC7_OP_EN_ADDR                 MT6368_BUCK_VBUCK4_OP_EN_0
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC7_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC7_OP_EN_SHIFT                7
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC8_OP_EN_ADDR                 MT6368_BUCK_VBUCK4_OP_EN_1
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC8_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC8_OP_EN_SHIFT                0
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC9_OP_EN_ADDR                 MT6368_BUCK_VBUCK4_OP_EN_1
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC9_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC9_OP_EN_SHIFT                1
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC10_OP_EN_ADDR                MT6368_BUCK_VBUCK4_OP_EN_1
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC10_OP_EN_MASK                0x1
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC10_OP_EN_SHIFT               2
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC11_OP_EN_ADDR                MT6368_BUCK_VBUCK4_OP_EN_1
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC11_OP_EN_MASK                0x1
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC11_OP_EN_SHIFT               3
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC12_OP_EN_ADDR                MT6368_BUCK_VBUCK4_OP_EN_1
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC12_OP_EN_MASK                0x1
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC12_OP_EN_SHIFT               4
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC13_OP_EN_ADDR                MT6368_BUCK_VBUCK4_OP_EN_1
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC13_OP_EN_MASK                0x1
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC13_OP_EN_SHIFT               5
#define MT6368_PMIC_RG_BUCK_VBUCK4_HW0_OP_EN_ADDR                 MT6368_BUCK_VBUCK4_OP_EN_2
#define MT6368_PMIC_RG_BUCK_VBUCK4_HW0_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_BUCK_VBUCK4_HW0_OP_EN_SHIFT                0
#define MT6368_PMIC_RG_BUCK_VBUCK4_HW1_OP_EN_ADDR                 MT6368_BUCK_VBUCK4_OP_EN_2
#define MT6368_PMIC_RG_BUCK_VBUCK4_HW1_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_BUCK_VBUCK4_HW1_OP_EN_SHIFT                1
#define MT6368_PMIC_RG_BUCK_VBUCK4_HW2_OP_EN_ADDR                 MT6368_BUCK_VBUCK4_OP_EN_2
#define MT6368_PMIC_RG_BUCK_VBUCK4_HW2_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_BUCK_VBUCK4_HW2_OP_EN_SHIFT                2
#define MT6368_PMIC_RG_BUCK_VBUCK4_SW_OP_EN_ADDR                  MT6368_BUCK_VBUCK4_OP_EN_2
#define MT6368_PMIC_RG_BUCK_VBUCK4_SW_OP_EN_MASK                  0x1
#define MT6368_PMIC_RG_BUCK_VBUCK4_SW_OP_EN_SHIFT                 7
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC0_OP_CFG_ADDR                MT6368_BUCK_VBUCK4_OP_CFG_0
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC0_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC0_OP_CFG_SHIFT               0
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC1_OP_CFG_ADDR                MT6368_BUCK_VBUCK4_OP_CFG_0
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC1_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC1_OP_CFG_SHIFT               1
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC2_OP_CFG_ADDR                MT6368_BUCK_VBUCK4_OP_CFG_0
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC2_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC2_OP_CFG_SHIFT               2
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC3_OP_CFG_ADDR                MT6368_BUCK_VBUCK4_OP_CFG_0
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC3_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC3_OP_CFG_SHIFT               3
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC4_OP_CFG_ADDR                MT6368_BUCK_VBUCK4_OP_CFG_0
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC4_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC4_OP_CFG_SHIFT               4
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC5_OP_CFG_ADDR                MT6368_BUCK_VBUCK4_OP_CFG_0
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC5_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC5_OP_CFG_SHIFT               5
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC6_OP_CFG_ADDR                MT6368_BUCK_VBUCK4_OP_CFG_0
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC6_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC6_OP_CFG_SHIFT               6
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC7_OP_CFG_ADDR                MT6368_BUCK_VBUCK4_OP_CFG_0
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC7_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC7_OP_CFG_SHIFT               7
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC8_OP_CFG_ADDR                MT6368_BUCK_VBUCK4_OP_CFG_1
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC8_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC8_OP_CFG_SHIFT               0
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC9_OP_CFG_ADDR                MT6368_BUCK_VBUCK4_OP_CFG_1
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC9_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC9_OP_CFG_SHIFT               1
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC10_OP_CFG_ADDR               MT6368_BUCK_VBUCK4_OP_CFG_1
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC10_OP_CFG_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC10_OP_CFG_SHIFT              2
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC11_OP_CFG_ADDR               MT6368_BUCK_VBUCK4_OP_CFG_1
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC11_OP_CFG_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC11_OP_CFG_SHIFT              3
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC12_OP_CFG_ADDR               MT6368_BUCK_VBUCK4_OP_CFG_1
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC12_OP_CFG_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC12_OP_CFG_SHIFT              4
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC13_OP_CFG_ADDR               MT6368_BUCK_VBUCK4_OP_CFG_1
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC13_OP_CFG_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC13_OP_CFG_SHIFT              5
#define MT6368_PMIC_RG_BUCK_VBUCK4_HW0_OP_CFG_ADDR                MT6368_BUCK_VBUCK4_OP_CFG_2
#define MT6368_PMIC_RG_BUCK_VBUCK4_HW0_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_BUCK_VBUCK4_HW0_OP_CFG_SHIFT               0
#define MT6368_PMIC_RG_BUCK_VBUCK4_HW1_OP_CFG_ADDR                MT6368_BUCK_VBUCK4_OP_CFG_2
#define MT6368_PMIC_RG_BUCK_VBUCK4_HW1_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_BUCK_VBUCK4_HW1_OP_CFG_SHIFT               1
#define MT6368_PMIC_RG_BUCK_VBUCK4_HW2_OP_CFG_ADDR                MT6368_BUCK_VBUCK4_OP_CFG_2
#define MT6368_PMIC_RG_BUCK_VBUCK4_HW2_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_BUCK_VBUCK4_HW2_OP_CFG_SHIFT               2
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC0_OP_MODE_ADDR               MT6368_BUCK_VBUCK4_OP_MODE_0
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC0_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC0_OP_MODE_SHIFT              0
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC1_OP_MODE_ADDR               MT6368_BUCK_VBUCK4_OP_MODE_0
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC1_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC1_OP_MODE_SHIFT              1
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC2_OP_MODE_ADDR               MT6368_BUCK_VBUCK4_OP_MODE_0
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC2_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC2_OP_MODE_SHIFT              2
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC3_OP_MODE_ADDR               MT6368_BUCK_VBUCK4_OP_MODE_0
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC3_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC3_OP_MODE_SHIFT              3
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC4_OP_MODE_ADDR               MT6368_BUCK_VBUCK4_OP_MODE_0
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC4_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC4_OP_MODE_SHIFT              4
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC5_OP_MODE_ADDR               MT6368_BUCK_VBUCK4_OP_MODE_0
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC5_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC5_OP_MODE_SHIFT              5
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC6_OP_MODE_ADDR               MT6368_BUCK_VBUCK4_OP_MODE_0
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC6_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC6_OP_MODE_SHIFT              6
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC7_OP_MODE_ADDR               MT6368_BUCK_VBUCK4_OP_MODE_0
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC7_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC7_OP_MODE_SHIFT              7
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC8_OP_MODE_ADDR               MT6368_BUCK_VBUCK4_OP_MODE_1
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC8_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC8_OP_MODE_SHIFT              0
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC9_OP_MODE_ADDR               MT6368_BUCK_VBUCK4_OP_MODE_1
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC9_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC9_OP_MODE_SHIFT              1
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC10_OP_MODE_ADDR              MT6368_BUCK_VBUCK4_OP_MODE_1
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC10_OP_MODE_MASK              0x1
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC10_OP_MODE_SHIFT             2
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC11_OP_MODE_ADDR              MT6368_BUCK_VBUCK4_OP_MODE_1
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC11_OP_MODE_MASK              0x1
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC11_OP_MODE_SHIFT             3
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC12_OP_MODE_ADDR              MT6368_BUCK_VBUCK4_OP_MODE_1
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC12_OP_MODE_MASK              0x1
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC12_OP_MODE_SHIFT             4
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC13_OP_MODE_ADDR              MT6368_BUCK_VBUCK4_OP_MODE_1
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC13_OP_MODE_MASK              0x1
#define MT6368_PMIC_RG_BUCK_VBUCK4_RC13_OP_MODE_SHIFT             5
#define MT6368_PMIC_RG_BUCK_VBUCK4_HW0_OP_MODE_ADDR               MT6368_BUCK_VBUCK4_OP_MODE_2
#define MT6368_PMIC_RG_BUCK_VBUCK4_HW0_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK4_HW0_OP_MODE_SHIFT              0
#define MT6368_PMIC_RG_BUCK_VBUCK4_HW1_OP_MODE_ADDR               MT6368_BUCK_VBUCK4_OP_MODE_2
#define MT6368_PMIC_RG_BUCK_VBUCK4_HW1_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK4_HW1_OP_MODE_SHIFT              1
#define MT6368_PMIC_RG_BUCK_VBUCK4_HW2_OP_MODE_ADDR               MT6368_BUCK_VBUCK4_OP_MODE_2
#define MT6368_PMIC_RG_BUCK_VBUCK4_HW2_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK4_HW2_OP_MODE_SHIFT              2
#define MT6368_PMIC_DA_VBUCK4_VOSEL_ADDR                          MT6368_BUCK_VBUCK4_DBG0
#define MT6368_PMIC_DA_VBUCK4_VOSEL_MASK                          0xFF
#define MT6368_PMIC_DA_VBUCK4_VOSEL_SHIFT                         0
#define MT6368_PMIC_DA_VBUCK4_VOSEL_GRAY_ADDR                     MT6368_BUCK_VBUCK4_DBG1
#define MT6368_PMIC_DA_VBUCK4_VOSEL_GRAY_MASK                     0xFF
#define MT6368_PMIC_DA_VBUCK4_VOSEL_GRAY_SHIFT                    0
#define MT6368_PMIC_DA_VBUCK4_EN_ADDR                             MT6368_BUCK_VBUCK4_DBG2
#define MT6368_PMIC_DA_VBUCK4_EN_MASK                             0x1
#define MT6368_PMIC_DA_VBUCK4_EN_SHIFT                            0
#define MT6368_PMIC_DA_VBUCK4_SSH_ADDR                            MT6368_BUCK_VBUCK4_DBG2
#define MT6368_PMIC_DA_VBUCK4_SSH_MASK                            0x1
#define MT6368_PMIC_DA_VBUCK4_SSH_SHIFT                           1
#define MT6368_PMIC_DA_VBUCK4_LOOP_SEL_ADDR                       MT6368_BUCK_VBUCK4_DBG2
#define MT6368_PMIC_DA_VBUCK4_LOOP_SEL_MASK                       0x1
#define MT6368_PMIC_DA_VBUCK4_LOOP_SEL_SHIFT                      2
#define MT6368_PMIC_DA_VBUCK4_R2R_PDN_ADDR                        MT6368_BUCK_VBUCK4_DBG2
#define MT6368_PMIC_DA_VBUCK4_R2R_PDN_MASK                        0x1
#define MT6368_PMIC_DA_VBUCK4_R2R_PDN_SHIFT                       3
#define MT6368_PMIC_DA_VBUCK4_DVS_EN_ADDR                         MT6368_BUCK_VBUCK4_DBG2
#define MT6368_PMIC_DA_VBUCK4_DVS_EN_MASK                         0x1
#define MT6368_PMIC_DA_VBUCK4_DVS_EN_SHIFT                        4
#define MT6368_PMIC_DA_VBUCK4_DVS_UP_ADDR                         MT6368_BUCK_VBUCK4_DBG2
#define MT6368_PMIC_DA_VBUCK4_DVS_UP_MASK                         0x1
#define MT6368_PMIC_DA_VBUCK4_DVS_UP_SHIFT                        5
#define MT6368_PMIC_DA_VBUCK4_DVS_DOWN_ADDR                       MT6368_BUCK_VBUCK4_DBG2
#define MT6368_PMIC_DA_VBUCK4_DVS_DOWN_MASK                       0x1
#define MT6368_PMIC_DA_VBUCK4_DVS_DOWN_SHIFT                      6
#define MT6368_PMIC_DA_VBUCK4_MINFREQ_DISCHARGE_ADDR              MT6368_BUCK_VBUCK4_DBG2
#define MT6368_PMIC_DA_VBUCK4_MINFREQ_DISCHARGE_MASK              0x1
#define MT6368_PMIC_DA_VBUCK4_MINFREQ_DISCHARGE_SHIFT             7
#define MT6368_PMIC_RG_BUCK_VBUCK4_CK_SW_MODE_ADDR                MT6368_BUCK_VBUCK4_DBG3
#define MT6368_PMIC_RG_BUCK_VBUCK4_CK_SW_MODE_MASK                0x1
#define MT6368_PMIC_RG_BUCK_VBUCK4_CK_SW_MODE_SHIFT               0
#define MT6368_PMIC_RG_BUCK_VBUCK4_CK_SW_EN_ADDR                  MT6368_BUCK_VBUCK4_DBG3
#define MT6368_PMIC_RG_BUCK_VBUCK4_CK_SW_EN_MASK                  0x1
#define MT6368_PMIC_RG_BUCK_VBUCK4_CK_SW_EN_SHIFT                 1
#define MT6368_PMIC_RG_BUCK_VBUCK4_TRACK_STALL_BYPASS_ADDR        MT6368_BUCK_VBUCK4_STALL_TRACK0
#define MT6368_PMIC_RG_BUCK_VBUCK4_TRACK_STALL_BYPASS_MASK        0x1
#define MT6368_PMIC_RG_BUCK_VBUCK4_TRACK_STALL_BYPASS_SHIFT       0
#define MT6368_PMIC_BUCK_VBUCK5_ANA_ID_ADDR                       MT6368_BUCK_VBUCK5_ANA_ID
#define MT6368_PMIC_BUCK_VBUCK5_ANA_ID_MASK                       0xFF
#define MT6368_PMIC_BUCK_VBUCK5_ANA_ID_SHIFT                      0
#define MT6368_PMIC_BUCK_VBUCK5_DIG_ID_ADDR                       MT6368_BUCK_VBUCK5_DIG_ID
#define MT6368_PMIC_BUCK_VBUCK5_DIG_ID_MASK                       0xFF
#define MT6368_PMIC_BUCK_VBUCK5_DIG_ID_SHIFT                      0
#define MT6368_PMIC_BUCK_VBUCK5_ANA_MINOR_REV_ADDR                MT6368_BUCK_VBUCK5_REV0
#define MT6368_PMIC_BUCK_VBUCK5_ANA_MINOR_REV_MASK                0xF
#define MT6368_PMIC_BUCK_VBUCK5_ANA_MINOR_REV_SHIFT               0
#define MT6368_PMIC_BUCK_VBUCK5_ANA_MAJOR_REV_ADDR                MT6368_BUCK_VBUCK5_REV0
#define MT6368_PMIC_BUCK_VBUCK5_ANA_MAJOR_REV_MASK                0xF
#define MT6368_PMIC_BUCK_VBUCK5_ANA_MAJOR_REV_SHIFT               4
#define MT6368_PMIC_BUCK_VBUCK5_DIG_MINOR_REV_ADDR                MT6368_BUCK_VBUCK5_REV1
#define MT6368_PMIC_BUCK_VBUCK5_DIG_MINOR_REV_MASK                0xF
#define MT6368_PMIC_BUCK_VBUCK5_DIG_MINOR_REV_SHIFT               0
#define MT6368_PMIC_BUCK_VBUCK5_DIG_MAJOR_REV_ADDR                MT6368_BUCK_VBUCK5_REV1
#define MT6368_PMIC_BUCK_VBUCK5_DIG_MAJOR_REV_MASK                0xF
#define MT6368_PMIC_BUCK_VBUCK5_DIG_MAJOR_REV_SHIFT               4
#define MT6368_PMIC_BUCK_VBUCK5_DSN_CBS_ADDR                      MT6368_BUCK_VBUCK5_DBI0
#define MT6368_PMIC_BUCK_VBUCK5_DSN_CBS_MASK                      0x3
#define MT6368_PMIC_BUCK_VBUCK5_DSN_CBS_SHIFT                     0
#define MT6368_PMIC_BUCK_VBUCK5_DSN_BIX_ADDR                      MT6368_BUCK_VBUCK5_DBI0
#define MT6368_PMIC_BUCK_VBUCK5_DSN_BIX_MASK                      0x3
#define MT6368_PMIC_BUCK_VBUCK5_DSN_BIX_SHIFT                     2
#define MT6368_PMIC_BUCK_VBUCK5_DSN_ESP_ADDR                      MT6368_BUCK_VBUCK5_DBI1
#define MT6368_PMIC_BUCK_VBUCK5_DSN_ESP_MASK                      0xFF
#define MT6368_PMIC_BUCK_VBUCK5_DSN_ESP_SHIFT                     0
#define MT6368_PMIC_BUCK_VBUCK5_DSN_FPI_SSHUB_ADDR                MT6368_BUCK_VBUCK5_DXI
#define MT6368_PMIC_BUCK_VBUCK5_DSN_FPI_SSHUB_MASK                0x1
#define MT6368_PMIC_BUCK_VBUCK5_DSN_FPI_SSHUB_SHIFT               0
#define MT6368_PMIC_BUCK_VBUCK5_DSN_FPI_TRACKING_ADDR             MT6368_BUCK_VBUCK5_DXI
#define MT6368_PMIC_BUCK_VBUCK5_DSN_FPI_TRACKING_MASK             0x1
#define MT6368_PMIC_BUCK_VBUCK5_DSN_FPI_TRACKING_SHIFT            1
#define MT6368_PMIC_BUCK_VBUCK5_DSN_FPI_PREOC_ADDR                MT6368_BUCK_VBUCK5_DXI
#define MT6368_PMIC_BUCK_VBUCK5_DSN_FPI_PREOC_MASK                0x1
#define MT6368_PMIC_BUCK_VBUCK5_DSN_FPI_PREOC_SHIFT               2
#define MT6368_PMIC_BUCK_VBUCK5_DSN_FPI_VOTER_ADDR                MT6368_BUCK_VBUCK5_DXI
#define MT6368_PMIC_BUCK_VBUCK5_DSN_FPI_VOTER_MASK                0x1
#define MT6368_PMIC_BUCK_VBUCK5_DSN_FPI_VOTER_SHIFT               3
#define MT6368_PMIC_BUCK_VBUCK5_DSN_FPI_ULTRASONIC_ADDR           MT6368_BUCK_VBUCK5_DXI
#define MT6368_PMIC_BUCK_VBUCK5_DSN_FPI_ULTRASONIC_MASK           0x1
#define MT6368_PMIC_BUCK_VBUCK5_DSN_FPI_ULTRASONIC_SHIFT          4
#define MT6368_PMIC_BUCK_VBUCK5_DSN_FPI_DLC_ADDR                  MT6368_BUCK_VBUCK5_DXI
#define MT6368_PMIC_BUCK_VBUCK5_DSN_FPI_DLC_MASK                  0x1
#define MT6368_PMIC_BUCK_VBUCK5_DSN_FPI_DLC_SHIFT                 5
#define MT6368_PMIC_BUCK_VBUCK5_DSN_FPI_TRAP_ADDR                 MT6368_BUCK_VBUCK5_DXI
#define MT6368_PMIC_BUCK_VBUCK5_DSN_FPI_TRAP_MASK                 0x1
#define MT6368_PMIC_BUCK_VBUCK5_DSN_FPI_TRAP_SHIFT                6
#define MT6368_PMIC_RG_BUCK_VBUCK5_VOSEL_SLEEP_ADDR               MT6368_BUCK_VBUCK5_CON1
#define MT6368_PMIC_RG_BUCK_VBUCK5_VOSEL_SLEEP_MASK               0xFF
#define MT6368_PMIC_RG_BUCK_VBUCK5_VOSEL_SLEEP_SHIFT              0
#define MT6368_PMIC_RG_BUCK_VBUCK5_SELR2R_CTRL_ADDR               MT6368_BUCK_VBUCK5_SLP_CON
#define MT6368_PMIC_RG_BUCK_VBUCK5_SELR2R_CTRL_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK5_SELR2R_CTRL_SHIFT              0
#define MT6368_PMIC_RG_BUCK_VBUCK5_ONLV_EN_ADDR                   MT6368_BUCK_VBUCK5_SLP_CON
#define MT6368_PMIC_RG_BUCK_VBUCK5_ONLV_EN_MASK                   0x1
#define MT6368_PMIC_RG_BUCK_VBUCK5_ONLV_EN_SHIFT                  4
#define MT6368_PMIC_RG_BUCK_VBUCK5_DVS_EN_MASK_ADDR               MT6368_BUCK_VBUCK5_DVS_CON
#define MT6368_PMIC_RG_BUCK_VBUCK5_DVS_EN_MASK_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK5_DVS_EN_MASK_SHIFT              0
#define MT6368_PMIC_RG_BUCK_VBUCK5_DVS_UP_MASK_ADDR               MT6368_BUCK_VBUCK5_DVS_CON
#define MT6368_PMIC_RG_BUCK_VBUCK5_DVS_UP_MASK_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK5_DVS_UP_MASK_SHIFT              1
#define MT6368_PMIC_RG_BUCK_VBUCK5_DVS_DOWN_MASK_ADDR             MT6368_BUCK_VBUCK5_DVS_CON
#define MT6368_PMIC_RG_BUCK_VBUCK5_DVS_DOWN_MASK_MASK             0x1
#define MT6368_PMIC_RG_BUCK_VBUCK5_DVS_DOWN_MASK_SHIFT            2
#define MT6368_PMIC_RG_BUCK_VBUCK5_SFCHG_RRATE_ADDR               MT6368_BUCK_VBUCK5_CFG0
#define MT6368_PMIC_RG_BUCK_VBUCK5_SFCHG_RRATE_MASK               0x7F
#define MT6368_PMIC_RG_BUCK_VBUCK5_SFCHG_RRATE_SHIFT              0
#define MT6368_PMIC_RG_BUCK_VBUCK5_SFCHG_REN_ADDR                 MT6368_BUCK_VBUCK5_CFG0
#define MT6368_PMIC_RG_BUCK_VBUCK5_SFCHG_REN_MASK                 0x1
#define MT6368_PMIC_RG_BUCK_VBUCK5_SFCHG_REN_SHIFT                7
#define MT6368_PMIC_RG_BUCK_VBUCK5_SFCHG_FRATE_ADDR               MT6368_BUCK_VBUCK5_CFG1
#define MT6368_PMIC_RG_BUCK_VBUCK5_SFCHG_FRATE_MASK               0x7F
#define MT6368_PMIC_RG_BUCK_VBUCK5_SFCHG_FRATE_SHIFT              0
#define MT6368_PMIC_RG_BUCK_VBUCK5_SFCHG_FEN_ADDR                 MT6368_BUCK_VBUCK5_CFG1
#define MT6368_PMIC_RG_BUCK_VBUCK5_SFCHG_FEN_MASK                 0x1
#define MT6368_PMIC_RG_BUCK_VBUCK5_SFCHG_FEN_SHIFT                7
#define MT6368_PMIC_RG_BUCK_VBUCK5_VOSEL_DLY_TD_ADDR              MT6368_BUCK_VBUCK5_VOSEL_CON0
#define MT6368_PMIC_RG_BUCK_VBUCK5_VOSEL_DLY_TD_MASK              0x7
#define MT6368_PMIC_RG_BUCK_VBUCK5_VOSEL_DLY_TD_SHIFT             0
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC0_OP_EN_ADDR                 MT6368_BUCK_VBUCK5_OP_EN_0
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC0_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC0_OP_EN_SHIFT                0
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC1_OP_EN_ADDR                 MT6368_BUCK_VBUCK5_OP_EN_0
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC1_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC1_OP_EN_SHIFT                1
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC2_OP_EN_ADDR                 MT6368_BUCK_VBUCK5_OP_EN_0
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC2_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC2_OP_EN_SHIFT                2
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC3_OP_EN_ADDR                 MT6368_BUCK_VBUCK5_OP_EN_0
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC3_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC3_OP_EN_SHIFT                3
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC4_OP_EN_ADDR                 MT6368_BUCK_VBUCK5_OP_EN_0
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC4_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC4_OP_EN_SHIFT                4
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC5_OP_EN_ADDR                 MT6368_BUCK_VBUCK5_OP_EN_0
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC5_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC5_OP_EN_SHIFT                5
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC6_OP_EN_ADDR                 MT6368_BUCK_VBUCK5_OP_EN_0
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC6_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC6_OP_EN_SHIFT                6
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC7_OP_EN_ADDR                 MT6368_BUCK_VBUCK5_OP_EN_0
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC7_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC7_OP_EN_SHIFT                7
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC8_OP_EN_ADDR                 MT6368_BUCK_VBUCK5_OP_EN_1
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC8_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC8_OP_EN_SHIFT                0
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC9_OP_EN_ADDR                 MT6368_BUCK_VBUCK5_OP_EN_1
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC9_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC9_OP_EN_SHIFT                1
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC10_OP_EN_ADDR                MT6368_BUCK_VBUCK5_OP_EN_1
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC10_OP_EN_MASK                0x1
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC10_OP_EN_SHIFT               2
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC11_OP_EN_ADDR                MT6368_BUCK_VBUCK5_OP_EN_1
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC11_OP_EN_MASK                0x1
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC11_OP_EN_SHIFT               3
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC12_OP_EN_ADDR                MT6368_BUCK_VBUCK5_OP_EN_1
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC12_OP_EN_MASK                0x1
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC12_OP_EN_SHIFT               4
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC13_OP_EN_ADDR                MT6368_BUCK_VBUCK5_OP_EN_1
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC13_OP_EN_MASK                0x1
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC13_OP_EN_SHIFT               5
#define MT6368_PMIC_RG_BUCK_VBUCK5_HW0_OP_EN_ADDR                 MT6368_BUCK_VBUCK5_OP_EN_2
#define MT6368_PMIC_RG_BUCK_VBUCK5_HW0_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_BUCK_VBUCK5_HW0_OP_EN_SHIFT                0
#define MT6368_PMIC_RG_BUCK_VBUCK5_HW1_OP_EN_ADDR                 MT6368_BUCK_VBUCK5_OP_EN_2
#define MT6368_PMIC_RG_BUCK_VBUCK5_HW1_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_BUCK_VBUCK5_HW1_OP_EN_SHIFT                1
#define MT6368_PMIC_RG_BUCK_VBUCK5_HW2_OP_EN_ADDR                 MT6368_BUCK_VBUCK5_OP_EN_2
#define MT6368_PMIC_RG_BUCK_VBUCK5_HW2_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_BUCK_VBUCK5_HW2_OP_EN_SHIFT                2
#define MT6368_PMIC_RG_BUCK_VBUCK5_SW_OP_EN_ADDR                  MT6368_BUCK_VBUCK5_OP_EN_2
#define MT6368_PMIC_RG_BUCK_VBUCK5_SW_OP_EN_MASK                  0x1
#define MT6368_PMIC_RG_BUCK_VBUCK5_SW_OP_EN_SHIFT                 7
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC0_OP_CFG_ADDR                MT6368_BUCK_VBUCK5_OP_CFG_0
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC0_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC0_OP_CFG_SHIFT               0
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC1_OP_CFG_ADDR                MT6368_BUCK_VBUCK5_OP_CFG_0
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC1_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC1_OP_CFG_SHIFT               1
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC2_OP_CFG_ADDR                MT6368_BUCK_VBUCK5_OP_CFG_0
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC2_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC2_OP_CFG_SHIFT               2
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC3_OP_CFG_ADDR                MT6368_BUCK_VBUCK5_OP_CFG_0
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC3_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC3_OP_CFG_SHIFT               3
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC4_OP_CFG_ADDR                MT6368_BUCK_VBUCK5_OP_CFG_0
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC4_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC4_OP_CFG_SHIFT               4
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC5_OP_CFG_ADDR                MT6368_BUCK_VBUCK5_OP_CFG_0
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC5_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC5_OP_CFG_SHIFT               5
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC6_OP_CFG_ADDR                MT6368_BUCK_VBUCK5_OP_CFG_0
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC6_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC6_OP_CFG_SHIFT               6
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC7_OP_CFG_ADDR                MT6368_BUCK_VBUCK5_OP_CFG_0
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC7_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC7_OP_CFG_SHIFT               7
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC8_OP_CFG_ADDR                MT6368_BUCK_VBUCK5_OP_CFG_1
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC8_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC8_OP_CFG_SHIFT               0
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC9_OP_CFG_ADDR                MT6368_BUCK_VBUCK5_OP_CFG_1
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC9_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC9_OP_CFG_SHIFT               1
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC10_OP_CFG_ADDR               MT6368_BUCK_VBUCK5_OP_CFG_1
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC10_OP_CFG_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC10_OP_CFG_SHIFT              2
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC11_OP_CFG_ADDR               MT6368_BUCK_VBUCK5_OP_CFG_1
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC11_OP_CFG_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC11_OP_CFG_SHIFT              3
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC12_OP_CFG_ADDR               MT6368_BUCK_VBUCK5_OP_CFG_1
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC12_OP_CFG_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC12_OP_CFG_SHIFT              4
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC13_OP_CFG_ADDR               MT6368_BUCK_VBUCK5_OP_CFG_1
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC13_OP_CFG_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC13_OP_CFG_SHIFT              5
#define MT6368_PMIC_RG_BUCK_VBUCK5_HW0_OP_CFG_ADDR                MT6368_BUCK_VBUCK5_OP_CFG_2
#define MT6368_PMIC_RG_BUCK_VBUCK5_HW0_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_BUCK_VBUCK5_HW0_OP_CFG_SHIFT               0
#define MT6368_PMIC_RG_BUCK_VBUCK5_HW1_OP_CFG_ADDR                MT6368_BUCK_VBUCK5_OP_CFG_2
#define MT6368_PMIC_RG_BUCK_VBUCK5_HW1_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_BUCK_VBUCK5_HW1_OP_CFG_SHIFT               1
#define MT6368_PMIC_RG_BUCK_VBUCK5_HW2_OP_CFG_ADDR                MT6368_BUCK_VBUCK5_OP_CFG_2
#define MT6368_PMIC_RG_BUCK_VBUCK5_HW2_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_BUCK_VBUCK5_HW2_OP_CFG_SHIFT               2
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC0_OP_MODE_ADDR               MT6368_BUCK_VBUCK5_OP_MODE_0
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC0_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC0_OP_MODE_SHIFT              0
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC1_OP_MODE_ADDR               MT6368_BUCK_VBUCK5_OP_MODE_0
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC1_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC1_OP_MODE_SHIFT              1
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC2_OP_MODE_ADDR               MT6368_BUCK_VBUCK5_OP_MODE_0
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC2_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC2_OP_MODE_SHIFT              2
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC3_OP_MODE_ADDR               MT6368_BUCK_VBUCK5_OP_MODE_0
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC3_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC3_OP_MODE_SHIFT              3
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC4_OP_MODE_ADDR               MT6368_BUCK_VBUCK5_OP_MODE_0
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC4_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC4_OP_MODE_SHIFT              4
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC5_OP_MODE_ADDR               MT6368_BUCK_VBUCK5_OP_MODE_0
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC5_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC5_OP_MODE_SHIFT              5
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC6_OP_MODE_ADDR               MT6368_BUCK_VBUCK5_OP_MODE_0
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC6_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC6_OP_MODE_SHIFT              6
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC7_OP_MODE_ADDR               MT6368_BUCK_VBUCK5_OP_MODE_0
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC7_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC7_OP_MODE_SHIFT              7
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC8_OP_MODE_ADDR               MT6368_BUCK_VBUCK5_OP_MODE_1
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC8_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC8_OP_MODE_SHIFT              0
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC9_OP_MODE_ADDR               MT6368_BUCK_VBUCK5_OP_MODE_1
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC9_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC9_OP_MODE_SHIFT              1
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC10_OP_MODE_ADDR              MT6368_BUCK_VBUCK5_OP_MODE_1
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC10_OP_MODE_MASK              0x1
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC10_OP_MODE_SHIFT             2
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC11_OP_MODE_ADDR              MT6368_BUCK_VBUCK5_OP_MODE_1
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC11_OP_MODE_MASK              0x1
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC11_OP_MODE_SHIFT             3
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC12_OP_MODE_ADDR              MT6368_BUCK_VBUCK5_OP_MODE_1
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC12_OP_MODE_MASK              0x1
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC12_OP_MODE_SHIFT             4
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC13_OP_MODE_ADDR              MT6368_BUCK_VBUCK5_OP_MODE_1
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC13_OP_MODE_MASK              0x1
#define MT6368_PMIC_RG_BUCK_VBUCK5_RC13_OP_MODE_SHIFT             5
#define MT6368_PMIC_RG_BUCK_VBUCK5_HW0_OP_MODE_ADDR               MT6368_BUCK_VBUCK5_OP_MODE_2
#define MT6368_PMIC_RG_BUCK_VBUCK5_HW0_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK5_HW0_OP_MODE_SHIFT              0
#define MT6368_PMIC_RG_BUCK_VBUCK5_HW1_OP_MODE_ADDR               MT6368_BUCK_VBUCK5_OP_MODE_2
#define MT6368_PMIC_RG_BUCK_VBUCK5_HW1_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK5_HW1_OP_MODE_SHIFT              1
#define MT6368_PMIC_RG_BUCK_VBUCK5_HW2_OP_MODE_ADDR               MT6368_BUCK_VBUCK5_OP_MODE_2
#define MT6368_PMIC_RG_BUCK_VBUCK5_HW2_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK5_HW2_OP_MODE_SHIFT              2
#define MT6368_PMIC_DA_VBUCK5_VOSEL_ADDR                          MT6368_BUCK_VBUCK5_DBG0
#define MT6368_PMIC_DA_VBUCK5_VOSEL_MASK                          0xFF
#define MT6368_PMIC_DA_VBUCK5_VOSEL_SHIFT                         0
#define MT6368_PMIC_DA_VBUCK5_VOSEL_GRAY_ADDR                     MT6368_BUCK_VBUCK5_DBG1
#define MT6368_PMIC_DA_VBUCK5_VOSEL_GRAY_MASK                     0xFF
#define MT6368_PMIC_DA_VBUCK5_VOSEL_GRAY_SHIFT                    0
#define MT6368_PMIC_DA_VBUCK5_EN_ADDR                             MT6368_BUCK_VBUCK5_DBG2
#define MT6368_PMIC_DA_VBUCK5_EN_MASK                             0x1
#define MT6368_PMIC_DA_VBUCK5_EN_SHIFT                            0
#define MT6368_PMIC_DA_VBUCK5_SSH_ADDR                            MT6368_BUCK_VBUCK5_DBG2
#define MT6368_PMIC_DA_VBUCK5_SSH_MASK                            0x1
#define MT6368_PMIC_DA_VBUCK5_SSH_SHIFT                           1
#define MT6368_PMIC_DA_VBUCK5_LOOP_SEL_ADDR                       MT6368_BUCK_VBUCK5_DBG2
#define MT6368_PMIC_DA_VBUCK5_LOOP_SEL_MASK                       0x1
#define MT6368_PMIC_DA_VBUCK5_LOOP_SEL_SHIFT                      2
#define MT6368_PMIC_DA_VBUCK5_R2R_PDN_ADDR                        MT6368_BUCK_VBUCK5_DBG2
#define MT6368_PMIC_DA_VBUCK5_R2R_PDN_MASK                        0x1
#define MT6368_PMIC_DA_VBUCK5_R2R_PDN_SHIFT                       3
#define MT6368_PMIC_DA_VBUCK5_DVS_EN_ADDR                         MT6368_BUCK_VBUCK5_DBG2
#define MT6368_PMIC_DA_VBUCK5_DVS_EN_MASK                         0x1
#define MT6368_PMIC_DA_VBUCK5_DVS_EN_SHIFT                        4
#define MT6368_PMIC_DA_VBUCK5_DVS_UP_ADDR                         MT6368_BUCK_VBUCK5_DBG2
#define MT6368_PMIC_DA_VBUCK5_DVS_UP_MASK                         0x1
#define MT6368_PMIC_DA_VBUCK5_DVS_UP_SHIFT                        5
#define MT6368_PMIC_DA_VBUCK5_DVS_DOWN_ADDR                       MT6368_BUCK_VBUCK5_DBG2
#define MT6368_PMIC_DA_VBUCK5_DVS_DOWN_MASK                       0x1
#define MT6368_PMIC_DA_VBUCK5_DVS_DOWN_SHIFT                      6
#define MT6368_PMIC_DA_VBUCK5_MINFREQ_DISCHARGE_ADDR              MT6368_BUCK_VBUCK5_DBG2
#define MT6368_PMIC_DA_VBUCK5_MINFREQ_DISCHARGE_MASK              0x1
#define MT6368_PMIC_DA_VBUCK5_MINFREQ_DISCHARGE_SHIFT             7
#define MT6368_PMIC_RG_BUCK_VBUCK5_CK_SW_MODE_ADDR                MT6368_BUCK_VBUCK5_DBG3
#define MT6368_PMIC_RG_BUCK_VBUCK5_CK_SW_MODE_MASK                0x1
#define MT6368_PMIC_RG_BUCK_VBUCK5_CK_SW_MODE_SHIFT               0
#define MT6368_PMIC_RG_BUCK_VBUCK5_CK_SW_EN_ADDR                  MT6368_BUCK_VBUCK5_DBG3
#define MT6368_PMIC_RG_BUCK_VBUCK5_CK_SW_EN_MASK                  0x1
#define MT6368_PMIC_RG_BUCK_VBUCK5_CK_SW_EN_SHIFT                 1
#define MT6368_PMIC_BUCK_VBUCK6_ANA_ID_ADDR                       MT6368_BUCK_VBUCK6_ANA_ID
#define MT6368_PMIC_BUCK_VBUCK6_ANA_ID_MASK                       0xFF
#define MT6368_PMIC_BUCK_VBUCK6_ANA_ID_SHIFT                      0
#define MT6368_PMIC_BUCK_VBUCK6_DIG_ID_ADDR                       MT6368_BUCK_VBUCK6_DIG_ID
#define MT6368_PMIC_BUCK_VBUCK6_DIG_ID_MASK                       0xFF
#define MT6368_PMIC_BUCK_VBUCK6_DIG_ID_SHIFT                      0
#define MT6368_PMIC_BUCK_VBUCK6_ANA_MINOR_REV_ADDR                MT6368_BUCK_VBUCK6_REV0
#define MT6368_PMIC_BUCK_VBUCK6_ANA_MINOR_REV_MASK                0xF
#define MT6368_PMIC_BUCK_VBUCK6_ANA_MINOR_REV_SHIFT               0
#define MT6368_PMIC_BUCK_VBUCK6_ANA_MAJOR_REV_ADDR                MT6368_BUCK_VBUCK6_REV0
#define MT6368_PMIC_BUCK_VBUCK6_ANA_MAJOR_REV_MASK                0xF
#define MT6368_PMIC_BUCK_VBUCK6_ANA_MAJOR_REV_SHIFT               4
#define MT6368_PMIC_BUCK_VBUCK6_DIG_MINOR_REV_ADDR                MT6368_BUCK_VBUCK6_REV1
#define MT6368_PMIC_BUCK_VBUCK6_DIG_MINOR_REV_MASK                0xF
#define MT6368_PMIC_BUCK_VBUCK6_DIG_MINOR_REV_SHIFT               0
#define MT6368_PMIC_BUCK_VBUCK6_DIG_MAJOR_REV_ADDR                MT6368_BUCK_VBUCK6_REV1
#define MT6368_PMIC_BUCK_VBUCK6_DIG_MAJOR_REV_MASK                0xF
#define MT6368_PMIC_BUCK_VBUCK6_DIG_MAJOR_REV_SHIFT               4
#define MT6368_PMIC_BUCK_VBUCK6_DSN_CBS_ADDR                      MT6368_BUCK_VBUCK6_DBI0
#define MT6368_PMIC_BUCK_VBUCK6_DSN_CBS_MASK                      0x3
#define MT6368_PMIC_BUCK_VBUCK6_DSN_CBS_SHIFT                     0
#define MT6368_PMIC_BUCK_VBUCK6_DSN_BIX_ADDR                      MT6368_BUCK_VBUCK6_DBI0
#define MT6368_PMIC_BUCK_VBUCK6_DSN_BIX_MASK                      0x3
#define MT6368_PMIC_BUCK_VBUCK6_DSN_BIX_SHIFT                     2
#define MT6368_PMIC_BUCK_VBUCK6_DSN_ESP_ADDR                      MT6368_BUCK_VBUCK6_DBI1
#define MT6368_PMIC_BUCK_VBUCK6_DSN_ESP_MASK                      0xFF
#define MT6368_PMIC_BUCK_VBUCK6_DSN_ESP_SHIFT                     0
#define MT6368_PMIC_BUCK_VBUCK6_DSN_FPI_SSHUB_ADDR                MT6368_BUCK_VBUCK6_DXI
#define MT6368_PMIC_BUCK_VBUCK6_DSN_FPI_SSHUB_MASK                0x1
#define MT6368_PMIC_BUCK_VBUCK6_DSN_FPI_SSHUB_SHIFT               0
#define MT6368_PMIC_BUCK_VBUCK6_DSN_FPI_TRACKING_ADDR             MT6368_BUCK_VBUCK6_DXI
#define MT6368_PMIC_BUCK_VBUCK6_DSN_FPI_TRACKING_MASK             0x1
#define MT6368_PMIC_BUCK_VBUCK6_DSN_FPI_TRACKING_SHIFT            1
#define MT6368_PMIC_BUCK_VBUCK6_DSN_FPI_PREOC_ADDR                MT6368_BUCK_VBUCK6_DXI
#define MT6368_PMIC_BUCK_VBUCK6_DSN_FPI_PREOC_MASK                0x1
#define MT6368_PMIC_BUCK_VBUCK6_DSN_FPI_PREOC_SHIFT               2
#define MT6368_PMIC_BUCK_VBUCK6_DSN_FPI_VOTER_ADDR                MT6368_BUCK_VBUCK6_DXI
#define MT6368_PMIC_BUCK_VBUCK6_DSN_FPI_VOTER_MASK                0x1
#define MT6368_PMIC_BUCK_VBUCK6_DSN_FPI_VOTER_SHIFT               3
#define MT6368_PMIC_BUCK_VBUCK6_DSN_FPI_ULTRASONIC_ADDR           MT6368_BUCK_VBUCK6_DXI
#define MT6368_PMIC_BUCK_VBUCK6_DSN_FPI_ULTRASONIC_MASK           0x1
#define MT6368_PMIC_BUCK_VBUCK6_DSN_FPI_ULTRASONIC_SHIFT          4
#define MT6368_PMIC_BUCK_VBUCK6_DSN_FPI_DLC_ADDR                  MT6368_BUCK_VBUCK6_DXI
#define MT6368_PMIC_BUCK_VBUCK6_DSN_FPI_DLC_MASK                  0x1
#define MT6368_PMIC_BUCK_VBUCK6_DSN_FPI_DLC_SHIFT                 5
#define MT6368_PMIC_BUCK_VBUCK6_DSN_FPI_TRAP_ADDR                 MT6368_BUCK_VBUCK6_DXI
#define MT6368_PMIC_BUCK_VBUCK6_DSN_FPI_TRAP_MASK                 0x1
#define MT6368_PMIC_BUCK_VBUCK6_DSN_FPI_TRAP_SHIFT                6
#define MT6368_PMIC_RG_BUCK_VBUCK6_VOSEL_SLEEP_ADDR               MT6368_BUCK_VBUCK6_CON1
#define MT6368_PMIC_RG_BUCK_VBUCK6_VOSEL_SLEEP_MASK               0xFF
#define MT6368_PMIC_RG_BUCK_VBUCK6_VOSEL_SLEEP_SHIFT              0
#define MT6368_PMIC_RG_BUCK_VBUCK6_SELR2R_CTRL_ADDR               MT6368_BUCK_VBUCK6_SLP_CON
#define MT6368_PMIC_RG_BUCK_VBUCK6_SELR2R_CTRL_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK6_SELR2R_CTRL_SHIFT              0
#define MT6368_PMIC_RG_BUCK_VBUCK6_ONLV_EN_ADDR                   MT6368_BUCK_VBUCK6_SLP_CON
#define MT6368_PMIC_RG_BUCK_VBUCK6_ONLV_EN_MASK                   0x1
#define MT6368_PMIC_RG_BUCK_VBUCK6_ONLV_EN_SHIFT                  4
#define MT6368_PMIC_RG_BUCK_VBUCK6_DVS_EN_MASK_ADDR               MT6368_BUCK_VBUCK6_DVS_CON
#define MT6368_PMIC_RG_BUCK_VBUCK6_DVS_EN_MASK_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK6_DVS_EN_MASK_SHIFT              0
#define MT6368_PMIC_RG_BUCK_VBUCK6_DVS_UP_MASK_ADDR               MT6368_BUCK_VBUCK6_DVS_CON
#define MT6368_PMIC_RG_BUCK_VBUCK6_DVS_UP_MASK_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK6_DVS_UP_MASK_SHIFT              1
#define MT6368_PMIC_RG_BUCK_VBUCK6_DVS_DOWN_MASK_ADDR             MT6368_BUCK_VBUCK6_DVS_CON
#define MT6368_PMIC_RG_BUCK_VBUCK6_DVS_DOWN_MASK_MASK             0x1
#define MT6368_PMIC_RG_BUCK_VBUCK6_DVS_DOWN_MASK_SHIFT            2
#define MT6368_PMIC_RG_BUCK_VBUCK6_SFCHG_RRATE_ADDR               MT6368_BUCK_VBUCK6_CFG0
#define MT6368_PMIC_RG_BUCK_VBUCK6_SFCHG_RRATE_MASK               0x7F
#define MT6368_PMIC_RG_BUCK_VBUCK6_SFCHG_RRATE_SHIFT              0
#define MT6368_PMIC_RG_BUCK_VBUCK6_SFCHG_REN_ADDR                 MT6368_BUCK_VBUCK6_CFG0
#define MT6368_PMIC_RG_BUCK_VBUCK6_SFCHG_REN_MASK                 0x1
#define MT6368_PMIC_RG_BUCK_VBUCK6_SFCHG_REN_SHIFT                7
#define MT6368_PMIC_RG_BUCK_VBUCK6_SFCHG_FRATE_ADDR               MT6368_BUCK_VBUCK6_CFG1
#define MT6368_PMIC_RG_BUCK_VBUCK6_SFCHG_FRATE_MASK               0x7F
#define MT6368_PMIC_RG_BUCK_VBUCK6_SFCHG_FRATE_SHIFT              0
#define MT6368_PMIC_RG_BUCK_VBUCK6_SFCHG_FEN_ADDR                 MT6368_BUCK_VBUCK6_CFG1
#define MT6368_PMIC_RG_BUCK_VBUCK6_SFCHG_FEN_MASK                 0x1
#define MT6368_PMIC_RG_BUCK_VBUCK6_SFCHG_FEN_SHIFT                7
#define MT6368_PMIC_RG_BUCK_VBUCK6_VOSEL_DLY_TD_ADDR              MT6368_BUCK_VBUCK6_VOSEL_CON0
#define MT6368_PMIC_RG_BUCK_VBUCK6_VOSEL_DLY_TD_MASK              0x7
#define MT6368_PMIC_RG_BUCK_VBUCK6_VOSEL_DLY_TD_SHIFT             0
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC0_OP_EN_ADDR                 MT6368_BUCK_VBUCK6_OP_EN_0
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC0_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC0_OP_EN_SHIFT                0
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC1_OP_EN_ADDR                 MT6368_BUCK_VBUCK6_OP_EN_0
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC1_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC1_OP_EN_SHIFT                1
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC2_OP_EN_ADDR                 MT6368_BUCK_VBUCK6_OP_EN_0
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC2_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC2_OP_EN_SHIFT                2
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC3_OP_EN_ADDR                 MT6368_BUCK_VBUCK6_OP_EN_0
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC3_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC3_OP_EN_SHIFT                3
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC4_OP_EN_ADDR                 MT6368_BUCK_VBUCK6_OP_EN_0
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC4_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC4_OP_EN_SHIFT                4
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC5_OP_EN_ADDR                 MT6368_BUCK_VBUCK6_OP_EN_0
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC5_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC5_OP_EN_SHIFT                5
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC6_OP_EN_ADDR                 MT6368_BUCK_VBUCK6_OP_EN_0
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC6_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC6_OP_EN_SHIFT                6
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC7_OP_EN_ADDR                 MT6368_BUCK_VBUCK6_OP_EN_0
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC7_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC7_OP_EN_SHIFT                7
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC8_OP_EN_ADDR                 MT6368_BUCK_VBUCK6_OP_EN_1
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC8_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC8_OP_EN_SHIFT                0
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC9_OP_EN_ADDR                 MT6368_BUCK_VBUCK6_OP_EN_1
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC9_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC9_OP_EN_SHIFT                1
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC10_OP_EN_ADDR                MT6368_BUCK_VBUCK6_OP_EN_1
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC10_OP_EN_MASK                0x1
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC10_OP_EN_SHIFT               2
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC11_OP_EN_ADDR                MT6368_BUCK_VBUCK6_OP_EN_1
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC11_OP_EN_MASK                0x1
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC11_OP_EN_SHIFT               3
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC12_OP_EN_ADDR                MT6368_BUCK_VBUCK6_OP_EN_1
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC12_OP_EN_MASK                0x1
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC12_OP_EN_SHIFT               4
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC13_OP_EN_ADDR                MT6368_BUCK_VBUCK6_OP_EN_1
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC13_OP_EN_MASK                0x1
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC13_OP_EN_SHIFT               5
#define MT6368_PMIC_RG_BUCK_VBUCK6_HW0_OP_EN_ADDR                 MT6368_BUCK_VBUCK6_OP_EN_2
#define MT6368_PMIC_RG_BUCK_VBUCK6_HW0_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_BUCK_VBUCK6_HW0_OP_EN_SHIFT                0
#define MT6368_PMIC_RG_BUCK_VBUCK6_HW1_OP_EN_ADDR                 MT6368_BUCK_VBUCK6_OP_EN_2
#define MT6368_PMIC_RG_BUCK_VBUCK6_HW1_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_BUCK_VBUCK6_HW1_OP_EN_SHIFT                1
#define MT6368_PMIC_RG_BUCK_VBUCK6_HW2_OP_EN_ADDR                 MT6368_BUCK_VBUCK6_OP_EN_2
#define MT6368_PMIC_RG_BUCK_VBUCK6_HW2_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_BUCK_VBUCK6_HW2_OP_EN_SHIFT                2
#define MT6368_PMIC_RG_BUCK_VBUCK6_SW_OP_EN_ADDR                  MT6368_BUCK_VBUCK6_OP_EN_2
#define MT6368_PMIC_RG_BUCK_VBUCK6_SW_OP_EN_MASK                  0x1
#define MT6368_PMIC_RG_BUCK_VBUCK6_SW_OP_EN_SHIFT                 7
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC0_OP_CFG_ADDR                MT6368_BUCK_VBUCK6_OP_CFG_0
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC0_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC0_OP_CFG_SHIFT               0
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC1_OP_CFG_ADDR                MT6368_BUCK_VBUCK6_OP_CFG_0
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC1_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC1_OP_CFG_SHIFT               1
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC2_OP_CFG_ADDR                MT6368_BUCK_VBUCK6_OP_CFG_0
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC2_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC2_OP_CFG_SHIFT               2
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC3_OP_CFG_ADDR                MT6368_BUCK_VBUCK6_OP_CFG_0
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC3_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC3_OP_CFG_SHIFT               3
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC4_OP_CFG_ADDR                MT6368_BUCK_VBUCK6_OP_CFG_0
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC4_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC4_OP_CFG_SHIFT               4
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC5_OP_CFG_ADDR                MT6368_BUCK_VBUCK6_OP_CFG_0
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC5_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC5_OP_CFG_SHIFT               5
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC6_OP_CFG_ADDR                MT6368_BUCK_VBUCK6_OP_CFG_0
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC6_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC6_OP_CFG_SHIFT               6
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC7_OP_CFG_ADDR                MT6368_BUCK_VBUCK6_OP_CFG_0
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC7_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC7_OP_CFG_SHIFT               7
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC8_OP_CFG_ADDR                MT6368_BUCK_VBUCK6_OP_CFG_1
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC8_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC8_OP_CFG_SHIFT               0
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC9_OP_CFG_ADDR                MT6368_BUCK_VBUCK6_OP_CFG_1
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC9_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC9_OP_CFG_SHIFT               1
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC10_OP_CFG_ADDR               MT6368_BUCK_VBUCK6_OP_CFG_1
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC10_OP_CFG_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC10_OP_CFG_SHIFT              2
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC11_OP_CFG_ADDR               MT6368_BUCK_VBUCK6_OP_CFG_1
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC11_OP_CFG_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC11_OP_CFG_SHIFT              3
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC12_OP_CFG_ADDR               MT6368_BUCK_VBUCK6_OP_CFG_1
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC12_OP_CFG_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC12_OP_CFG_SHIFT              4
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC13_OP_CFG_ADDR               MT6368_BUCK_VBUCK6_OP_CFG_1
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC13_OP_CFG_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC13_OP_CFG_SHIFT              5
#define MT6368_PMIC_RG_BUCK_VBUCK6_HW0_OP_CFG_ADDR                MT6368_BUCK_VBUCK6_OP_CFG_2
#define MT6368_PMIC_RG_BUCK_VBUCK6_HW0_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_BUCK_VBUCK6_HW0_OP_CFG_SHIFT               0
#define MT6368_PMIC_RG_BUCK_VBUCK6_HW1_OP_CFG_ADDR                MT6368_BUCK_VBUCK6_OP_CFG_2
#define MT6368_PMIC_RG_BUCK_VBUCK6_HW1_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_BUCK_VBUCK6_HW1_OP_CFG_SHIFT               1
#define MT6368_PMIC_RG_BUCK_VBUCK6_HW2_OP_CFG_ADDR                MT6368_BUCK_VBUCK6_OP_CFG_2
#define MT6368_PMIC_RG_BUCK_VBUCK6_HW2_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_BUCK_VBUCK6_HW2_OP_CFG_SHIFT               2
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC0_OP_MODE_ADDR               MT6368_BUCK_VBUCK6_OP_MODE_0
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC0_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC0_OP_MODE_SHIFT              0
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC1_OP_MODE_ADDR               MT6368_BUCK_VBUCK6_OP_MODE_0
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC1_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC1_OP_MODE_SHIFT              1
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC2_OP_MODE_ADDR               MT6368_BUCK_VBUCK6_OP_MODE_0
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC2_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC2_OP_MODE_SHIFT              2
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC3_OP_MODE_ADDR               MT6368_BUCK_VBUCK6_OP_MODE_0
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC3_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC3_OP_MODE_SHIFT              3
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC4_OP_MODE_ADDR               MT6368_BUCK_VBUCK6_OP_MODE_0
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC4_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC4_OP_MODE_SHIFT              4
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC5_OP_MODE_ADDR               MT6368_BUCK_VBUCK6_OP_MODE_0
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC5_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC5_OP_MODE_SHIFT              5
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC6_OP_MODE_ADDR               MT6368_BUCK_VBUCK6_OP_MODE_0
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC6_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC6_OP_MODE_SHIFT              6
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC7_OP_MODE_ADDR               MT6368_BUCK_VBUCK6_OP_MODE_0
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC7_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC7_OP_MODE_SHIFT              7
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC8_OP_MODE_ADDR               MT6368_BUCK_VBUCK6_OP_MODE_1
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC8_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC8_OP_MODE_SHIFT              0
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC9_OP_MODE_ADDR               MT6368_BUCK_VBUCK6_OP_MODE_1
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC9_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC9_OP_MODE_SHIFT              1
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC10_OP_MODE_ADDR              MT6368_BUCK_VBUCK6_OP_MODE_1
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC10_OP_MODE_MASK              0x1
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC10_OP_MODE_SHIFT             2
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC11_OP_MODE_ADDR              MT6368_BUCK_VBUCK6_OP_MODE_1
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC11_OP_MODE_MASK              0x1
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC11_OP_MODE_SHIFT             3
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC12_OP_MODE_ADDR              MT6368_BUCK_VBUCK6_OP_MODE_1
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC12_OP_MODE_MASK              0x1
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC12_OP_MODE_SHIFT             4
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC13_OP_MODE_ADDR              MT6368_BUCK_VBUCK6_OP_MODE_1
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC13_OP_MODE_MASK              0x1
#define MT6368_PMIC_RG_BUCK_VBUCK6_RC13_OP_MODE_SHIFT             5
#define MT6368_PMIC_RG_BUCK_VBUCK6_HW0_OP_MODE_ADDR               MT6368_BUCK_VBUCK6_OP_MODE_2
#define MT6368_PMIC_RG_BUCK_VBUCK6_HW0_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK6_HW0_OP_MODE_SHIFT              0
#define MT6368_PMIC_RG_BUCK_VBUCK6_HW1_OP_MODE_ADDR               MT6368_BUCK_VBUCK6_OP_MODE_2
#define MT6368_PMIC_RG_BUCK_VBUCK6_HW1_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK6_HW1_OP_MODE_SHIFT              1
#define MT6368_PMIC_RG_BUCK_VBUCK6_HW2_OP_MODE_ADDR               MT6368_BUCK_VBUCK6_OP_MODE_2
#define MT6368_PMIC_RG_BUCK_VBUCK6_HW2_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VBUCK6_HW2_OP_MODE_SHIFT              2
#define MT6368_PMIC_DA_VBUCK6_VOSEL_ADDR                          MT6368_BUCK_VBUCK6_DBG0
#define MT6368_PMIC_DA_VBUCK6_VOSEL_MASK                          0xFF
#define MT6368_PMIC_DA_VBUCK6_VOSEL_SHIFT                         0
#define MT6368_PMIC_DA_VBUCK6_VOSEL_GRAY_ADDR                     MT6368_BUCK_VBUCK6_DBG1
#define MT6368_PMIC_DA_VBUCK6_VOSEL_GRAY_MASK                     0xFF
#define MT6368_PMIC_DA_VBUCK6_VOSEL_GRAY_SHIFT                    0
#define MT6368_PMIC_DA_VBUCK6_EN_ADDR                             MT6368_BUCK_VBUCK6_DBG2
#define MT6368_PMIC_DA_VBUCK6_EN_MASK                             0x1
#define MT6368_PMIC_DA_VBUCK6_EN_SHIFT                            0
#define MT6368_PMIC_DA_VBUCK6_SSH_ADDR                            MT6368_BUCK_VBUCK6_DBG2
#define MT6368_PMIC_DA_VBUCK6_SSH_MASK                            0x1
#define MT6368_PMIC_DA_VBUCK6_SSH_SHIFT                           1
#define MT6368_PMIC_DA_VBUCK6_LOOP_SEL_ADDR                       MT6368_BUCK_VBUCK6_DBG2
#define MT6368_PMIC_DA_VBUCK6_LOOP_SEL_MASK                       0x1
#define MT6368_PMIC_DA_VBUCK6_LOOP_SEL_SHIFT                      2
#define MT6368_PMIC_DA_VBUCK6_R2R_PDN_ADDR                        MT6368_BUCK_VBUCK6_DBG2
#define MT6368_PMIC_DA_VBUCK6_R2R_PDN_MASK                        0x1
#define MT6368_PMIC_DA_VBUCK6_R2R_PDN_SHIFT                       3
#define MT6368_PMIC_DA_VBUCK6_DVS_EN_ADDR                         MT6368_BUCK_VBUCK6_DBG2
#define MT6368_PMIC_DA_VBUCK6_DVS_EN_MASK                         0x1
#define MT6368_PMIC_DA_VBUCK6_DVS_EN_SHIFT                        4
#define MT6368_PMIC_DA_VBUCK6_DVS_UP_ADDR                         MT6368_BUCK_VBUCK6_DBG2
#define MT6368_PMIC_DA_VBUCK6_DVS_UP_MASK                         0x1
#define MT6368_PMIC_DA_VBUCK6_DVS_UP_SHIFT                        5
#define MT6368_PMIC_DA_VBUCK6_DVS_DOWN_ADDR                       MT6368_BUCK_VBUCK6_DBG2
#define MT6368_PMIC_DA_VBUCK6_DVS_DOWN_MASK                       0x1
#define MT6368_PMIC_DA_VBUCK6_DVS_DOWN_SHIFT                      6
#define MT6368_PMIC_DA_VBUCK6_MINFREQ_DISCHARGE_ADDR              MT6368_BUCK_VBUCK6_DBG2
#define MT6368_PMIC_DA_VBUCK6_MINFREQ_DISCHARGE_MASK              0x1
#define MT6368_PMIC_DA_VBUCK6_MINFREQ_DISCHARGE_SHIFT             7
#define MT6368_PMIC_RG_BUCK_VBUCK6_CK_SW_MODE_ADDR                MT6368_BUCK_VBUCK6_DBG3
#define MT6368_PMIC_RG_BUCK_VBUCK6_CK_SW_MODE_MASK                0x1
#define MT6368_PMIC_RG_BUCK_VBUCK6_CK_SW_MODE_SHIFT               0
#define MT6368_PMIC_RG_BUCK_VBUCK6_CK_SW_EN_ADDR                  MT6368_BUCK_VBUCK6_DBG3
#define MT6368_PMIC_RG_BUCK_VBUCK6_CK_SW_EN_MASK                  0x1
#define MT6368_PMIC_RG_BUCK_VBUCK6_CK_SW_EN_SHIFT                 1
#define MT6368_PMIC_BUCK_VPA_ANA_ID_ADDR                          MT6368_BUCK_VPA_ANA_ID
#define MT6368_PMIC_BUCK_VPA_ANA_ID_MASK                          0xFF
#define MT6368_PMIC_BUCK_VPA_ANA_ID_SHIFT                         0
#define MT6368_PMIC_BUCK_VPA_DIG_ID_ADDR                          MT6368_BUCK_VPA_DIG_ID
#define MT6368_PMIC_BUCK_VPA_DIG_ID_MASK                          0xFF
#define MT6368_PMIC_BUCK_VPA_DIG_ID_SHIFT                         0
#define MT6368_PMIC_BUCK_VPA_ANA_MINOR_REV_ADDR                   MT6368_BUCK_VPA_DSN_REV0
#define MT6368_PMIC_BUCK_VPA_ANA_MINOR_REV_MASK                   0xF
#define MT6368_PMIC_BUCK_VPA_ANA_MINOR_REV_SHIFT                  0
#define MT6368_PMIC_BUCK_VPA_ANA_MAJOR_REV_ADDR                   MT6368_BUCK_VPA_DSN_REV0
#define MT6368_PMIC_BUCK_VPA_ANA_MAJOR_REV_MASK                   0xF
#define MT6368_PMIC_BUCK_VPA_ANA_MAJOR_REV_SHIFT                  4
#define MT6368_PMIC_BUCK_VPA_DIG_MINOR_REV_ADDR                   MT6368_BUCK_VPA_DSN_REV1
#define MT6368_PMIC_BUCK_VPA_DIG_MINOR_REV_MASK                   0xF
#define MT6368_PMIC_BUCK_VPA_DIG_MINOR_REV_SHIFT                  0
#define MT6368_PMIC_BUCK_VPA_DIG_MAJOR_REV_ADDR                   MT6368_BUCK_VPA_DSN_REV1
#define MT6368_PMIC_BUCK_VPA_DIG_MAJOR_REV_MASK                   0xF
#define MT6368_PMIC_BUCK_VPA_DIG_MAJOR_REV_SHIFT                  4
#define MT6368_PMIC_BUCK_VPA_DSN_CBS_ADDR                         MT6368_BUCK_VPA_DSN_DBI0
#define MT6368_PMIC_BUCK_VPA_DSN_CBS_MASK                         0x3
#define MT6368_PMIC_BUCK_VPA_DSN_CBS_SHIFT                        0
#define MT6368_PMIC_BUCK_VPA_DSN_BIX_ADDR                         MT6368_BUCK_VPA_DSN_DBI0
#define MT6368_PMIC_BUCK_VPA_DSN_BIX_MASK                         0x3
#define MT6368_PMIC_BUCK_VPA_DSN_BIX_SHIFT                        2
#define MT6368_PMIC_BUCK_VPA_DSN_ESP_ADDR                         MT6368_BUCK_VPA_DSN_DBI1
#define MT6368_PMIC_BUCK_VPA_DSN_ESP_MASK                         0xFF
#define MT6368_PMIC_BUCK_VPA_DSN_ESP_SHIFT                        0
#define MT6368_PMIC_BUCK_VPA_DSN_FPI_SSHUB_ADDR                   MT6368_BUCK_VPA_DSN_DXI
#define MT6368_PMIC_BUCK_VPA_DSN_FPI_SSHUB_MASK                   0x1
#define MT6368_PMIC_BUCK_VPA_DSN_FPI_SSHUB_SHIFT                  0
#define MT6368_PMIC_BUCK_VPA_DSN_FPI_TRACKING_ADDR                MT6368_BUCK_VPA_DSN_DXI
#define MT6368_PMIC_BUCK_VPA_DSN_FPI_TRACKING_MASK                0x1
#define MT6368_PMIC_BUCK_VPA_DSN_FPI_TRACKING_SHIFT               1
#define MT6368_PMIC_BUCK_VPA_DSN_FPI_PREOC_ADDR                   MT6368_BUCK_VPA_DSN_DXI
#define MT6368_PMIC_BUCK_VPA_DSN_FPI_PREOC_MASK                   0x1
#define MT6368_PMIC_BUCK_VPA_DSN_FPI_PREOC_SHIFT                  2
#define MT6368_PMIC_BUCK_VPA_DSN_FPI_VOTER_ADDR                   MT6368_BUCK_VPA_DSN_DXI
#define MT6368_PMIC_BUCK_VPA_DSN_FPI_VOTER_MASK                   0x1
#define MT6368_PMIC_BUCK_VPA_DSN_FPI_VOTER_SHIFT                  3
#define MT6368_PMIC_BUCK_VPA_DSN_FPI_ULTRASONIC_ADDR              MT6368_BUCK_VPA_DSN_DXI
#define MT6368_PMIC_BUCK_VPA_DSN_FPI_ULTRASONIC_MASK              0x1
#define MT6368_PMIC_BUCK_VPA_DSN_FPI_ULTRASONIC_SHIFT             4
#define MT6368_PMIC_BUCK_VPA_DSN_FPI_DLC_ADDR                     MT6368_BUCK_VPA_DSN_DXI
#define MT6368_PMIC_BUCK_VPA_DSN_FPI_DLC_MASK                     0x1
#define MT6368_PMIC_BUCK_VPA_DSN_FPI_DLC_SHIFT                    5
#define MT6368_PMIC_BUCK_VPA_DSN_FPI_TRAP_ADDR                    MT6368_BUCK_VPA_DSN_DXI
#define MT6368_PMIC_BUCK_VPA_DSN_FPI_TRAP_MASK                    0x1
#define MT6368_PMIC_BUCK_VPA_DSN_FPI_TRAP_SHIFT                   6
#define MT6368_PMIC_RG_BUCK_VPA_SFCHG_RRATE_ADDR                  MT6368_BUCK_VPA_CFG0
#define MT6368_PMIC_RG_BUCK_VPA_SFCHG_RRATE_MASK                  0x7F
#define MT6368_PMIC_RG_BUCK_VPA_SFCHG_RRATE_SHIFT                 0
#define MT6368_PMIC_RG_BUCK_VPA_SFCHG_REN_ADDR                    MT6368_BUCK_VPA_CFG0
#define MT6368_PMIC_RG_BUCK_VPA_SFCHG_REN_MASK                    0x1
#define MT6368_PMIC_RG_BUCK_VPA_SFCHG_REN_SHIFT                   7
#define MT6368_PMIC_RG_BUCK_VPA_SFCHG_FRATE_ADDR                  MT6368_BUCK_VPA_CFG1
#define MT6368_PMIC_RG_BUCK_VPA_SFCHG_FRATE_MASK                  0x7F
#define MT6368_PMIC_RG_BUCK_VPA_SFCHG_FRATE_SHIFT                 0
#define MT6368_PMIC_RG_BUCK_VPA_SFCHG_FEN_ADDR                    MT6368_BUCK_VPA_CFG1
#define MT6368_PMIC_RG_BUCK_VPA_SFCHG_FEN_MASK                    0x1
#define MT6368_PMIC_RG_BUCK_VPA_SFCHG_FEN_SHIFT                   7
#define MT6368_PMIC_RG_BUCK_VPA_ONSC_TD_ADDR                      MT6368_BUCK_VPA_CFG2
#define MT6368_PMIC_RG_BUCK_VPA_ONSC_TD_MASK                      0x3
#define MT6368_PMIC_RG_BUCK_VPA_ONSC_TD_SHIFT                     0
#define MT6368_PMIC_RG_BUCK_VPA_DVS_UP_CTRL_THR_ADDR              MT6368_BUCK_VPA_CFG3
#define MT6368_PMIC_RG_BUCK_VPA_DVS_UP_CTRL_THR_MASK              0x3F
#define MT6368_PMIC_RG_BUCK_VPA_DVS_UP_CTRL_THR_SHIFT             0
#define MT6368_PMIC_RG_BUCK_VPA_DVS_UP_CTRL_EN_ADDR               MT6368_BUCK_VPA_CFG3
#define MT6368_PMIC_RG_BUCK_VPA_DVS_UP_CTRL_EN_MASK               0x1
#define MT6368_PMIC_RG_BUCK_VPA_DVS_UP_CTRL_EN_SHIFT              7
#define MT6368_PMIC_DA_VPA_VOSEL_ADDR                             MT6368_BUCK_VPA_DBG0
#define MT6368_PMIC_DA_VPA_VOSEL_MASK                             0x7F
#define MT6368_PMIC_DA_VPA_VOSEL_SHIFT                            0
#define MT6368_PMIC_DA_VPA_VOSEL_GRAY_ADDR                        MT6368_BUCK_VPA_DBG1
#define MT6368_PMIC_DA_VPA_VOSEL_GRAY_MASK                        0x7F
#define MT6368_PMIC_DA_VPA_VOSEL_GRAY_SHIFT                       0
#define MT6368_PMIC_DA_VPA_EN_ADDR                                MT6368_BUCK_VPA_DBG2
#define MT6368_PMIC_DA_VPA_EN_MASK                                0x1
#define MT6368_PMIC_DA_VPA_EN_SHIFT                               0
#define MT6368_PMIC_DA_VPA_STB_ADDR                               MT6368_BUCK_VPA_DBG2
#define MT6368_PMIC_DA_VPA_STB_MASK                               0x1
#define MT6368_PMIC_DA_VPA_STB_SHIFT                              1
#define MT6368_PMIC_DA_VPA_LP_TRANST_ADDR                         MT6368_BUCK_VPA_DBG2
#define MT6368_PMIC_DA_VPA_LP_TRANST_MASK                         0x1
#define MT6368_PMIC_DA_VPA_LP_TRANST_SHIFT                        2
#define MT6368_PMIC_DA_VPA_DVS_UP_ADDR                            MT6368_BUCK_VPA_DBG2
#define MT6368_PMIC_DA_VPA_DVS_UP_MASK                            0x1
#define MT6368_PMIC_DA_VPA_DVS_UP_SHIFT                           3
#define MT6368_PMIC_DA_VPA_DVS_BW_ADDR                            MT6368_BUCK_VPA_DBG2
#define MT6368_PMIC_DA_VPA_DVS_BW_MASK                            0x1
#define MT6368_PMIC_DA_VPA_DVS_BW_SHIFT                           4
#define MT6368_PMIC_DA_VPA_DVS_DOWN_ADDR                          MT6368_BUCK_VPA_DBG2
#define MT6368_PMIC_DA_VPA_DVS_DOWN_MASK                          0x1
#define MT6368_PMIC_DA_VPA_DVS_DOWN_SHIFT                         5
#define MT6368_PMIC_DA_VPA_LOW_IQ_ADDR                            MT6368_BUCK_VPA_DBG2
#define MT6368_PMIC_DA_VPA_LOW_IQ_MASK                            0x1
#define MT6368_PMIC_DA_VPA_LOW_IQ_SHIFT                           6
#define MT6368_PMIC_DA_VPA_MINFREQ_DISCHARGE_ADDR                 MT6368_BUCK_VPA_DBG2
#define MT6368_PMIC_DA_VPA_MINFREQ_DISCHARGE_MASK                 0x1
#define MT6368_PMIC_DA_VPA_MINFREQ_DISCHARGE_SHIFT                7
#define MT6368_PMIC_RG_BUCK_VPA_CK_SW_MODE_ADDR                   MT6368_BUCK_VPA_DBG3
#define MT6368_PMIC_RG_BUCK_VPA_CK_SW_MODE_MASK                   0x1
#define MT6368_PMIC_RG_BUCK_VPA_CK_SW_MODE_SHIFT                  0
#define MT6368_PMIC_RG_BUCK_VPA_CK_SW_EN_ADDR                     MT6368_BUCK_VPA_DBG3
#define MT6368_PMIC_RG_BUCK_VPA_CK_SW_EN_MASK                     0x1
#define MT6368_PMIC_RG_BUCK_VPA_CK_SW_EN_SHIFT                    1
#define MT6368_PMIC_RG_BUCK_VPA_OC_PROTECT_EN_ADDR                MT6368_BUCK_VPA_DBG3
#define MT6368_PMIC_RG_BUCK_VPA_OC_PROTECT_EN_MASK                0x1
#define MT6368_PMIC_RG_BUCK_VPA_OC_PROTECT_EN_SHIFT               2
#define MT6368_PMIC_RG_BUCK_VPA_MSFG_EN_ADDR                      MT6368_BUCK_VPA_MSFG_CON0
#define MT6368_PMIC_RG_BUCK_VPA_MSFG_EN_MASK                      0x1
#define MT6368_PMIC_RG_BUCK_VPA_MSFG_EN_SHIFT                     0
#define MT6368_PMIC_RG_BUCK_VPA_MSFG_RDELTA2GO_ADDR               MT6368_BUCK_VPA_MSFG_CON1
#define MT6368_PMIC_RG_BUCK_VPA_MSFG_RDELTA2GO_MASK               0x7F
#define MT6368_PMIC_RG_BUCK_VPA_MSFG_RDELTA2GO_SHIFT              0
#define MT6368_PMIC_RG_BUCK_VPA_MSFG_FDELTA2GO_ADDR               MT6368_BUCK_VPA_MSFG_CON2
#define MT6368_PMIC_RG_BUCK_VPA_MSFG_FDELTA2GO_MASK               0x7F
#define MT6368_PMIC_RG_BUCK_VPA_MSFG_FDELTA2GO_SHIFT              0
#define MT6368_PMIC_RG_BUCK_VPA_MSFG_RRATE0_ADDR                  MT6368_BUCK_VPA_MSFG_RRATE0
#define MT6368_PMIC_RG_BUCK_VPA_MSFG_RRATE0_MASK                  0x3F
#define MT6368_PMIC_RG_BUCK_VPA_MSFG_RRATE0_SHIFT                 0
#define MT6368_PMIC_RG_BUCK_VPA_MSFG_RRATE1_ADDR                  MT6368_BUCK_VPA_MSFG_RRATE1
#define MT6368_PMIC_RG_BUCK_VPA_MSFG_RRATE1_MASK                  0x3F
#define MT6368_PMIC_RG_BUCK_VPA_MSFG_RRATE1_SHIFT                 0
#define MT6368_PMIC_RG_BUCK_VPA_MSFG_RRATE2_ADDR                  MT6368_BUCK_VPA_MSFG_RRATE2
#define MT6368_PMIC_RG_BUCK_VPA_MSFG_RRATE2_MASK                  0x3F
#define MT6368_PMIC_RG_BUCK_VPA_MSFG_RRATE2_SHIFT                 0
#define MT6368_PMIC_RG_BUCK_VPA_MSFG_RRATE3_ADDR                  MT6368_BUCK_VPA_MSFG_RRATE3
#define MT6368_PMIC_RG_BUCK_VPA_MSFG_RRATE3_MASK                  0x3F
#define MT6368_PMIC_RG_BUCK_VPA_MSFG_RRATE3_SHIFT                 0
#define MT6368_PMIC_RG_BUCK_VPA_MSFG_RRATE4_ADDR                  MT6368_BUCK_VPA_MSFG_RRATE4
#define MT6368_PMIC_RG_BUCK_VPA_MSFG_RRATE4_MASK                  0x3F
#define MT6368_PMIC_RG_BUCK_VPA_MSFG_RRATE4_SHIFT                 0
#define MT6368_PMIC_RG_BUCK_VPA_MSFG_RRATE5_ADDR                  MT6368_BUCK_VPA_MSFG_RRATE5
#define MT6368_PMIC_RG_BUCK_VPA_MSFG_RRATE5_MASK                  0x3F
#define MT6368_PMIC_RG_BUCK_VPA_MSFG_RRATE5_SHIFT                 0
#define MT6368_PMIC_RG_BUCK_VPA_MSFG_RTHD0_ADDR                   MT6368_BUCK_VPA_MSFG_RTHD0
#define MT6368_PMIC_RG_BUCK_VPA_MSFG_RTHD0_MASK                   0x7F
#define MT6368_PMIC_RG_BUCK_VPA_MSFG_RTHD0_SHIFT                  0
#define MT6368_PMIC_RG_BUCK_VPA_MSFG_RTHD1_ADDR                   MT6368_BUCK_VPA_MSFG_RTHD1
#define MT6368_PMIC_RG_BUCK_VPA_MSFG_RTHD1_MASK                   0x7F
#define MT6368_PMIC_RG_BUCK_VPA_MSFG_RTHD1_SHIFT                  0
#define MT6368_PMIC_RG_BUCK_VPA_MSFG_RTHD2_ADDR                   MT6368_BUCK_VPA_MSFG_RTHD2
#define MT6368_PMIC_RG_BUCK_VPA_MSFG_RTHD2_MASK                   0x7F
#define MT6368_PMIC_RG_BUCK_VPA_MSFG_RTHD2_SHIFT                  0
#define MT6368_PMIC_RG_BUCK_VPA_MSFG_RTHD3_ADDR                   MT6368_BUCK_VPA_MSFG_RTHD3
#define MT6368_PMIC_RG_BUCK_VPA_MSFG_RTHD3_MASK                   0x7F
#define MT6368_PMIC_RG_BUCK_VPA_MSFG_RTHD3_SHIFT                  0
#define MT6368_PMIC_RG_BUCK_VPA_MSFG_RTHD4_ADDR                   MT6368_BUCK_VPA_MSFG_RTHD4
#define MT6368_PMIC_RG_BUCK_VPA_MSFG_RTHD4_MASK                   0x7F
#define MT6368_PMIC_RG_BUCK_VPA_MSFG_RTHD4_SHIFT                  0
#define MT6368_PMIC_RG_BUCK_VPA_MSFG_FRATE0_ADDR                  MT6368_BUCK_VPA_MSFG_FRATE0
#define MT6368_PMIC_RG_BUCK_VPA_MSFG_FRATE0_MASK                  0x3F
#define MT6368_PMIC_RG_BUCK_VPA_MSFG_FRATE0_SHIFT                 0
#define MT6368_PMIC_RG_BUCK_VPA_MSFG_FRATE1_ADDR                  MT6368_BUCK_VPA_MSFG_FRATE1
#define MT6368_PMIC_RG_BUCK_VPA_MSFG_FRATE1_MASK                  0x3F
#define MT6368_PMIC_RG_BUCK_VPA_MSFG_FRATE1_SHIFT                 0
#define MT6368_PMIC_RG_BUCK_VPA_MSFG_FRATE2_ADDR                  MT6368_BUCK_VPA_MSFG_FRATE2
#define MT6368_PMIC_RG_BUCK_VPA_MSFG_FRATE2_MASK                  0x3F
#define MT6368_PMIC_RG_BUCK_VPA_MSFG_FRATE2_SHIFT                 0
#define MT6368_PMIC_RG_BUCK_VPA_MSFG_FRATE3_ADDR                  MT6368_BUCK_VPA_MSFG_FRATE3
#define MT6368_PMIC_RG_BUCK_VPA_MSFG_FRATE3_MASK                  0x3F
#define MT6368_PMIC_RG_BUCK_VPA_MSFG_FRATE3_SHIFT                 0
#define MT6368_PMIC_RG_BUCK_VPA_MSFG_FRATE4_ADDR                  MT6368_BUCK_VPA_MSFG_FRATE4
#define MT6368_PMIC_RG_BUCK_VPA_MSFG_FRATE4_MASK                  0x3F
#define MT6368_PMIC_RG_BUCK_VPA_MSFG_FRATE4_SHIFT                 0
#define MT6368_PMIC_RG_BUCK_VPA_MSFG_FRATE5_ADDR                  MT6368_BUCK_VPA_MSFG_FRATE5
#define MT6368_PMIC_RG_BUCK_VPA_MSFG_FRATE5_MASK                  0x3F
#define MT6368_PMIC_RG_BUCK_VPA_MSFG_FRATE5_SHIFT                 0
#define MT6368_PMIC_RG_BUCK_VPA_MSFG_FTHD0_ADDR                   MT6368_BUCK_VPA_MSFG_FTHD0
#define MT6368_PMIC_RG_BUCK_VPA_MSFG_FTHD0_MASK                   0x7F
#define MT6368_PMIC_RG_BUCK_VPA_MSFG_FTHD0_SHIFT                  0
#define MT6368_PMIC_RG_BUCK_VPA_MSFG_FTHD1_ADDR                   MT6368_BUCK_VPA_MSFG_FTHD1
#define MT6368_PMIC_RG_BUCK_VPA_MSFG_FTHD1_MASK                   0x7F
#define MT6368_PMIC_RG_BUCK_VPA_MSFG_FTHD1_SHIFT                  0
#define MT6368_PMIC_RG_BUCK_VPA_MSFG_FTHD2_ADDR                   MT6368_BUCK_VPA_MSFG_FTHD2
#define MT6368_PMIC_RG_BUCK_VPA_MSFG_FTHD2_MASK                   0x7F
#define MT6368_PMIC_RG_BUCK_VPA_MSFG_FTHD2_SHIFT                  0
#define MT6368_PMIC_RG_BUCK_VPA_MSFG_FTHD3_ADDR                   MT6368_BUCK_VPA_MSFG_FTHD3
#define MT6368_PMIC_RG_BUCK_VPA_MSFG_FTHD3_MASK                   0x7F
#define MT6368_PMIC_RG_BUCK_VPA_MSFG_FTHD3_SHIFT                  0
#define MT6368_PMIC_RG_BUCK_VPA_MSFG_FTHD4_ADDR                   MT6368_BUCK_VPA_MSFG_FTHD4
#define MT6368_PMIC_RG_BUCK_VPA_MSFG_FTHD4_MASK                   0x7F
#define MT6368_PMIC_RG_BUCK_VPA_MSFG_FTHD4_SHIFT                  0
#define MT6368_PMIC_BUCK_ANA0_ANA_ID_ADDR                         MT6368_BUCK_ANA0_ANA_ID
#define MT6368_PMIC_BUCK_ANA0_ANA_ID_MASK                         0xFF
#define MT6368_PMIC_BUCK_ANA0_ANA_ID_SHIFT                        0
#define MT6368_PMIC_BUCK_ANA0_DIG_ID_ADDR                         MT6368_BUCK_ANA0_DIG_ID
#define MT6368_PMIC_BUCK_ANA0_DIG_ID_MASK                         0xFF
#define MT6368_PMIC_BUCK_ANA0_DIG_ID_SHIFT                        0
#define MT6368_PMIC_BUCK_ANA0_ANA_MINOR_REV_ADDR                  MT6368_BUCK_ANA0_ANA_REV
#define MT6368_PMIC_BUCK_ANA0_ANA_MINOR_REV_MASK                  0xF
#define MT6368_PMIC_BUCK_ANA0_ANA_MINOR_REV_SHIFT                 0
#define MT6368_PMIC_BUCK_ANA0_ANA_MAJOR_REV_ADDR                  MT6368_BUCK_ANA0_ANA_REV
#define MT6368_PMIC_BUCK_ANA0_ANA_MAJOR_REV_MASK                  0xF
#define MT6368_PMIC_BUCK_ANA0_ANA_MAJOR_REV_SHIFT                 4
#define MT6368_PMIC_BUCK_ANA0_DIG_MINOR_REV_ADDR                  MT6368_BUCK_ANA0_DIG_REV
#define MT6368_PMIC_BUCK_ANA0_DIG_MINOR_REV_MASK                  0xF
#define MT6368_PMIC_BUCK_ANA0_DIG_MINOR_REV_SHIFT                 0
#define MT6368_PMIC_BUCK_ANA0_DIG_MAJOR_REV_ADDR                  MT6368_BUCK_ANA0_DIG_REV
#define MT6368_PMIC_BUCK_ANA0_DIG_MAJOR_REV_MASK                  0xF
#define MT6368_PMIC_BUCK_ANA0_DIG_MAJOR_REV_SHIFT                 4
#define MT6368_PMIC_BUCK_ANA0_CBS_ADDR                            MT6368_BUCK_ANA0_DBI
#define MT6368_PMIC_BUCK_ANA0_CBS_MASK                            0x3
#define MT6368_PMIC_BUCK_ANA0_CBS_SHIFT                           0
#define MT6368_PMIC_BUCK_ANA0_BIX_ADDR                            MT6368_BUCK_ANA0_DBI
#define MT6368_PMIC_BUCK_ANA0_BIX_MASK                            0x3
#define MT6368_PMIC_BUCK_ANA0_BIX_SHIFT                           2
#define MT6368_PMIC_BUCK_ANA0_ESP_ADDR                            MT6368_BUCK_ANA0_ESP
#define MT6368_PMIC_BUCK_ANA0_ESP_MASK                            0xFF
#define MT6368_PMIC_BUCK_ANA0_ESP_SHIFT                           0
#define MT6368_PMIC_BUCK_ANA0_FPI_ADDR                            MT6368_BUCK_ANA0_FPI
#define MT6368_PMIC_BUCK_ANA0_FPI_MASK                            0xFF
#define MT6368_PMIC_BUCK_ANA0_FPI_SHIFT                           0
#define MT6368_PMIC_BUCK_ANA0_DXI_ADDR                            MT6368_BUCK_ANA0_DXI
#define MT6368_PMIC_BUCK_ANA0_DXI_MASK                            0xFF
#define MT6368_PMIC_BUCK_ANA0_DXI_SHIFT                           0
#define MT6368_PMIC_RG_SMPS_TESTMODE_B_ADDR                       MT6368_SMPS_ANA_CON0
#define MT6368_PMIC_RG_SMPS_TESTMODE_B_MASK                       0x3F
#define MT6368_PMIC_RG_SMPS_TESTMODE_B_SHIFT                      0
#define MT6368_PMIC_RG_AUTOK_RST_ADDR                             MT6368_SMPS_ANA_CON0
#define MT6368_PMIC_RG_AUTOK_RST_MASK                             0x1
#define MT6368_PMIC_RG_AUTOK_RST_SHIFT                            6
#define MT6368_PMIC_RG_SMPS_DISAUTOK_ADDR                         MT6368_SMPS_ANA_CON0
#define MT6368_PMIC_RG_SMPS_DISAUTOK_MASK                         0x1
#define MT6368_PMIC_RG_SMPS_DISAUTOK_SHIFT                        7
#define MT6368_PMIC_RG_VBUCK1_NDIS_EN_ADDR                        MT6368_BUCK_TOP_4PHASE_1_ANA_CON0
#define MT6368_PMIC_RG_VBUCK1_NDIS_EN_MASK                        0x1
#define MT6368_PMIC_RG_VBUCK1_NDIS_EN_SHIFT                       0
#define MT6368_PMIC_RG_VBUCK1_SLEEP_TIME_ADDR                     MT6368_BUCK_TOP_4PHASE_1_ANA_CON0
#define MT6368_PMIC_RG_VBUCK1_SLEEP_TIME_MASK                     0x3
#define MT6368_PMIC_RG_VBUCK1_SLEEP_TIME_SHIFT                    1
#define MT6368_PMIC_RG_VBUCK1_LOOPSEL_DIS_ADDR                    MT6368_BUCK_TOP_4PHASE_1_ANA_CON0
#define MT6368_PMIC_RG_VBUCK1_LOOPSEL_DIS_MASK                    0x1
#define MT6368_PMIC_RG_VBUCK1_LOOPSEL_DIS_SHIFT                   3
#define MT6368_PMIC_RG_VBUCK1_OVP_EN_ADDR                         MT6368_BUCK_TOP_4PHASE_1_ANA_CON0
#define MT6368_PMIC_RG_VBUCK1_OVP_EN_MASK                         0x1
#define MT6368_PMIC_RG_VBUCK1_OVP_EN_SHIFT                        4
#define MT6368_PMIC_RG_VBUCK1_OVP_VREFSEL_ADDR                    MT6368_BUCK_TOP_4PHASE_1_ANA_CON0
#define MT6368_PMIC_RG_VBUCK1_OVP_VREFSEL_MASK                    0x1
#define MT6368_PMIC_RG_VBUCK1_OVP_VREFSEL_SHIFT                   5
#define MT6368_PMIC_RG_VBUCK1_TB_DIS_ADDR                         MT6368_BUCK_TOP_4PHASE_1_ANA_CON0
#define MT6368_PMIC_RG_VBUCK1_TB_DIS_MASK                         0x1
#define MT6368_PMIC_RG_VBUCK1_TB_DIS_SHIFT                        6
#define MT6368_PMIC_RG_VBUCK1_TB_PFM_OFF_ADDR                     MT6368_BUCK_TOP_4PHASE_1_ANA_CON0
#define MT6368_PMIC_RG_VBUCK1_TB_PFM_OFF_MASK                     0x1
#define MT6368_PMIC_RG_VBUCK1_TB_PFM_OFF_SHIFT                    7
#define MT6368_PMIC_RG_VBUCK1_TB_VREFSEL_ADDR                     MT6368_BUCK_TOP_4PHASE_1_ANA_CON1
#define MT6368_PMIC_RG_VBUCK1_TB_VREFSEL_MASK                     0x3
#define MT6368_PMIC_RG_VBUCK1_TB_VREFSEL_SHIFT                    0
#define MT6368_PMIC_RG_VBUCK1_TON_EXTEND_EN_ADDR                  MT6368_BUCK_TOP_4PHASE_1_ANA_CON1
#define MT6368_PMIC_RG_VBUCK1_TON_EXTEND_EN_MASK                  0x1
#define MT6368_PMIC_RG_VBUCK1_TON_EXTEND_EN_SHIFT                 2
#define MT6368_PMIC_RG_VBUCK1_VBAT_LOW_DIS_ADDR                   MT6368_BUCK_TOP_4PHASE_1_ANA_CON1
#define MT6368_PMIC_RG_VBUCK1_VBAT_LOW_DIS_MASK                   0x1
#define MT6368_PMIC_RG_VBUCK1_VBAT_LOW_DIS_SHIFT                  3
#define MT6368_PMIC_RG_VBUCK1_VBAT_HI_DIS_ADDR                    MT6368_BUCK_TOP_4PHASE_1_ANA_CON1
#define MT6368_PMIC_RG_VBUCK1_VBAT_HI_DIS_MASK                    0x1
#define MT6368_PMIC_RG_VBUCK1_VBAT_HI_DIS_SHIFT                   4
#define MT6368_PMIC_RG_VBUCK1_VOUT_HI_DIS_ADDR                    MT6368_BUCK_TOP_4PHASE_1_ANA_CON1
#define MT6368_PMIC_RG_VBUCK1_VOUT_HI_DIS_MASK                    0x1
#define MT6368_PMIC_RG_VBUCK1_VOUT_HI_DIS_SHIFT                   5
#define MT6368_PMIC_RG_VBUCK1_FUGON_ADDR                          MT6368_BUCK_TOP_4PHASE_1_ANA_CON1
#define MT6368_PMIC_RG_VBUCK1_FUGON_MASK                          0x1
#define MT6368_PMIC_RG_VBUCK1_FUGON_SHIFT                         6
#define MT6368_PMIC_RG_VBUCK1_FLGON_ADDR                          MT6368_BUCK_TOP_4PHASE_1_ANA_CON1
#define MT6368_PMIC_RG_VBUCK1_FLGON_MASK                          0x1
#define MT6368_PMIC_RG_VBUCK1_FLGON_SHIFT                         7
#define MT6368_PMIC_RG_VBUCK1_RAMP_AC_ADDR                        MT6368_BUCK_TOP_4PHASE_1_ANA_CON2
#define MT6368_PMIC_RG_VBUCK1_RAMP_AC_MASK                        0x1
#define MT6368_PMIC_RG_VBUCK1_RAMP_AC_SHIFT                       0
#define MT6368_PMIC_RG_VBUCK1_URT_EN_ADDR                         MT6368_BUCK_TOP_4PHASE_1_ANA_CON2
#define MT6368_PMIC_RG_VBUCK1_URT_EN_MASK                         0x1
#define MT6368_PMIC_RG_VBUCK1_URT_EN_SHIFT                        2
#define MT6368_PMIC_RG_VBUCK1_RETENTION_EN_ADDR                   MT6368_BUCK_TOP_4PHASE_1_ANA_CON2
#define MT6368_PMIC_RG_VBUCK1_RETENTION_EN_MASK                   0x1
#define MT6368_PMIC_RG_VBUCK1_RETENTION_EN_SHIFT                  3
#define MT6368_PMIC_RG_VBUCK1_SONIC_EN_ADDR                       MT6368_BUCK_TOP_4PHASE_1_ANA_CON2
#define MT6368_PMIC_RG_VBUCK1_SONIC_EN_MASK                       0x1
#define MT6368_PMIC_RG_VBUCK1_SONIC_EN_SHIFT                      4
#define MT6368_PMIC_RG_VBUCK1_GROUNDSEL_ADDR                      MT6368_BUCK_TOP_4PHASE_1_ANA_CON2
#define MT6368_PMIC_RG_VBUCK1_GROUNDSEL_MASK                      0x1
#define MT6368_PMIC_RG_VBUCK1_GROUNDSEL_SHIFT                     5
#define MT6368_PMIC_RG_VBUCK1_DLC_ADDR                            MT6368_BUCK_TOP_4PHASE_1_ANA_CON2
#define MT6368_PMIC_RG_VBUCK1_DLC_MASK                            0x3
#define MT6368_PMIC_RG_VBUCK1_DLC_SHIFT                           6
#define MT6368_PMIC_RG_VBUCK1_RCB_ADDR                            MT6368_BUCK_TOP_4PHASE_1_ANA_CON3
#define MT6368_PMIC_RG_VBUCK1_RCB_MASK                            0x7
#define MT6368_PMIC_RG_VBUCK1_RCB_SHIFT                           0
#define MT6368_PMIC_RG_VBUCK1_UG_SR_ADDR                          MT6368_BUCK_TOP_4PHASE_1_ANA_CON3
#define MT6368_PMIC_RG_VBUCK1_UG_SR_MASK                          0x3
#define MT6368_PMIC_RG_VBUCK1_UG_SR_SHIFT                         3
#define MT6368_PMIC_RG_VBUCK1_LG_SR_ADDR                          MT6368_BUCK_TOP_4PHASE_1_ANA_CON3
#define MT6368_PMIC_RG_VBUCK1_LG_SR_MASK                          0x3
#define MT6368_PMIC_RG_VBUCK1_LG_SR_SHIFT                         5
#define MT6368_PMIC_RG_VBUCK1_ECOT_EN_ADDR                        MT6368_BUCK_TOP_4PHASE_1_ANA_CON3
#define MT6368_PMIC_RG_VBUCK1_ECOT_EN_MASK                        0x1
#define MT6368_PMIC_RG_VBUCK1_ECOT_EN_SHIFT                       7
#define MT6368_PMIC_RG_VBUCK1_OCP_ADDR                            MT6368_BUCK_TOP_4PHASE_1_ANA_CON4
#define MT6368_PMIC_RG_VBUCK1_OCP_MASK                            0x7
#define MT6368_PMIC_RG_VBUCK1_OCP_SHIFT                           0
#define MT6368_PMIC_RG_VBUCK1_OCN_ADDR                            MT6368_BUCK_TOP_4PHASE_1_ANA_CON4
#define MT6368_PMIC_RG_VBUCK1_OCN_MASK                            0x7
#define MT6368_PMIC_RG_VBUCK1_OCN_SHIFT                           3
#define MT6368_PMIC_RG_VBUCK1_DUMMY_LOAD_EN_ADDR                  MT6368_BUCK_TOP_4PHASE_1_ANA_CON4
#define MT6368_PMIC_RG_VBUCK1_DUMMY_LOAD_EN_MASK                  0x1
#define MT6368_PMIC_RG_VBUCK1_DUMMY_LOAD_EN_SHIFT                 6
#define MT6368_PMIC_RG_VBUCK1_RON_TM_ADDR                         MT6368_BUCK_TOP_4PHASE_1_ANA_CON4
#define MT6368_PMIC_RG_VBUCK1_RON_TM_MASK                         0x1
#define MT6368_PMIC_RG_VBUCK1_RON_TM_SHIFT                        7
#define MT6368_PMIC_RG_VBUCK1_DIGMON_SEL_ADDR                     MT6368_BUCK_TOP_4PHASE_1_ANA_CON5
#define MT6368_PMIC_RG_VBUCK1_DIGMON_SEL_MASK                     0x3F
#define MT6368_PMIC_RG_VBUCK1_DIGMON_SEL_SHIFT                    0
#define MT6368_PMIC_RGS_VBUCK1_OC_STATUS_ADDR                     MT6368_BUCK_TOP_4PHASE_1_ANA_CON6
#define MT6368_PMIC_RGS_VBUCK1_OC_STATUS_MASK                     0x1
#define MT6368_PMIC_RGS_VBUCK1_OC_STATUS_SHIFT                    0
#define MT6368_PMIC_RGS_VBUCK1_DIG_MON_ADDR                       MT6368_BUCK_TOP_4PHASE_1_ANA_CON6
#define MT6368_PMIC_RGS_VBUCK1_DIG_MON_MASK                       0x1
#define MT6368_PMIC_RGS_VBUCK1_DIG_MON_SHIFT                      1
#define MT6368_PMIC_RG_VBUCK1_UG_ONSR_ADDR                        MT6368_BUCK_TOP_4PHASE_1_ANA_CON6
#define MT6368_PMIC_RG_VBUCK1_UG_ONSR_MASK                        0x3
#define MT6368_PMIC_RG_VBUCK1_UG_ONSR_SHIFT                       2
#define MT6368_PMIC_RG_VBUCK1_LXRON_ADDR                          MT6368_BUCK_TOP_4PHASE_1_ANA_CON6
#define MT6368_PMIC_RG_VBUCK1_LXRON_MASK                          0x1
#define MT6368_PMIC_RG_VBUCK1_LXRON_SHIFT                         4
#define MT6368_PMIC_RG_VBUCK1_RSVH_ADDR                           MT6368_BUCK_TOP_4PHASE_1_ANA_CON7
#define MT6368_PMIC_RG_VBUCK1_RSVH_MASK                           0xFF
#define MT6368_PMIC_RG_VBUCK1_RSVH_SHIFT                          0
#define MT6368_PMIC_RG_VBUCK1_RSVL_ADDR                           MT6368_BUCK_TOP_4PHASE_1_ANA_CON8
#define MT6368_PMIC_RG_VBUCK1_RSVL_MASK                           0xFF
#define MT6368_PMIC_RG_VBUCK1_RSVL_SHIFT                          0
#define MT6368_PMIC_RG_VBUCK1_TM_ADDR                             MT6368_BUCK_TOP_4PHASE_1_ANA_CON9
#define MT6368_PMIC_RG_VBUCK1_TM_MASK                             0xF
#define MT6368_PMIC_RG_VBUCK1_TM_SHIFT                            0
#define MT6368_PMIC_RG_VBUCK1_TM_KEY_ADDR                         MT6368_BUCK_TOP_4PHASE_1_ANA_CON9
#define MT6368_PMIC_RG_VBUCK1_TM_KEY_MASK                         0x7
#define MT6368_PMIC_RG_VBUCK1_TM_KEY_SHIFT                        4
#define MT6368_PMIC_RG_VBUCK2_NDIS_EN_ADDR                        MT6368_BUCK_TOP_4PHASE_1_ANA_CON10
#define MT6368_PMIC_RG_VBUCK2_NDIS_EN_MASK                        0x1
#define MT6368_PMIC_RG_VBUCK2_NDIS_EN_SHIFT                       0
#define MT6368_PMIC_RG_VBUCK2_SLEEP_TIME_ADDR                     MT6368_BUCK_TOP_4PHASE_1_ANA_CON10
#define MT6368_PMIC_RG_VBUCK2_SLEEP_TIME_MASK                     0x3
#define MT6368_PMIC_RG_VBUCK2_SLEEP_TIME_SHIFT                    1
#define MT6368_PMIC_RG_VBUCK2_LOOPSEL_DIS_ADDR                    MT6368_BUCK_TOP_4PHASE_1_ANA_CON10
#define MT6368_PMIC_RG_VBUCK2_LOOPSEL_DIS_MASK                    0x1
#define MT6368_PMIC_RG_VBUCK2_LOOPSEL_DIS_SHIFT                   3
#define MT6368_PMIC_RG_VBUCK2_OVP_EN_ADDR                         MT6368_BUCK_TOP_4PHASE_1_ANA_CON10
#define MT6368_PMIC_RG_VBUCK2_OVP_EN_MASK                         0x1
#define MT6368_PMIC_RG_VBUCK2_OVP_EN_SHIFT                        4
#define MT6368_PMIC_RG_VBUCK2_OVP_VREFSEL_ADDR                    MT6368_BUCK_TOP_4PHASE_1_ANA_CON10
#define MT6368_PMIC_RG_VBUCK2_OVP_VREFSEL_MASK                    0x1
#define MT6368_PMIC_RG_VBUCK2_OVP_VREFSEL_SHIFT                   5
#define MT6368_PMIC_RG_VBUCK2_TB_DIS_ADDR                         MT6368_BUCK_TOP_4PHASE_1_ANA_CON10
#define MT6368_PMIC_RG_VBUCK2_TB_DIS_MASK                         0x1
#define MT6368_PMIC_RG_VBUCK2_TB_DIS_SHIFT                        6
#define MT6368_PMIC_RG_VBUCK2_TB_PFM_OFF_ADDR                     MT6368_BUCK_TOP_4PHASE_1_ANA_CON10
#define MT6368_PMIC_RG_VBUCK2_TB_PFM_OFF_MASK                     0x1
#define MT6368_PMIC_RG_VBUCK2_TB_PFM_OFF_SHIFT                    7
#define MT6368_PMIC_RG_VBUCK2_TB_VREFSEL_ADDR                     MT6368_BUCK_TOP_4PHASE_1_ANA_CON11
#define MT6368_PMIC_RG_VBUCK2_TB_VREFSEL_MASK                     0x3
#define MT6368_PMIC_RG_VBUCK2_TB_VREFSEL_SHIFT                    0
#define MT6368_PMIC_RG_VBUCK2_TON_EXTEND_EN_ADDR                  MT6368_BUCK_TOP_4PHASE_1_ANA_CON11
#define MT6368_PMIC_RG_VBUCK2_TON_EXTEND_EN_MASK                  0x1
#define MT6368_PMIC_RG_VBUCK2_TON_EXTEND_EN_SHIFT                 2
#define MT6368_PMIC_RG_VBUCK2_VBAT_LOW_DIS_ADDR                   MT6368_BUCK_TOP_4PHASE_1_ANA_CON11
#define MT6368_PMIC_RG_VBUCK2_VBAT_LOW_DIS_MASK                   0x1
#define MT6368_PMIC_RG_VBUCK2_VBAT_LOW_DIS_SHIFT                  3
#define MT6368_PMIC_RG_VBUCK2_VBAT_HI_DIS_ADDR                    MT6368_BUCK_TOP_4PHASE_1_ANA_CON11
#define MT6368_PMIC_RG_VBUCK2_VBAT_HI_DIS_MASK                    0x1
#define MT6368_PMIC_RG_VBUCK2_VBAT_HI_DIS_SHIFT                   4
#define MT6368_PMIC_RG_VBUCK2_VOUT_HI_DIS_ADDR                    MT6368_BUCK_TOP_4PHASE_1_ANA_CON11
#define MT6368_PMIC_RG_VBUCK2_VOUT_HI_DIS_MASK                    0x1
#define MT6368_PMIC_RG_VBUCK2_VOUT_HI_DIS_SHIFT                   5
#define MT6368_PMIC_RG_VBUCK2_FUGON_ADDR                          MT6368_BUCK_TOP_4PHASE_1_ANA_CON11
#define MT6368_PMIC_RG_VBUCK2_FUGON_MASK                          0x1
#define MT6368_PMIC_RG_VBUCK2_FUGON_SHIFT                         6
#define MT6368_PMIC_RG_VBUCK2_FLGON_ADDR                          MT6368_BUCK_TOP_4PHASE_1_ANA_CON11
#define MT6368_PMIC_RG_VBUCK2_FLGON_MASK                          0x1
#define MT6368_PMIC_RG_VBUCK2_FLGON_SHIFT                         7
#define MT6368_PMIC_RG_VBUCK2_RAMP_AC_ADDR                        MT6368_BUCK_TOP_4PHASE_1_ANA_CON12
#define MT6368_PMIC_RG_VBUCK2_RAMP_AC_MASK                        0x1
#define MT6368_PMIC_RG_VBUCK2_RAMP_AC_SHIFT                       0
#define MT6368_PMIC_RG_VBUCK2_URT_EN_ADDR                         MT6368_BUCK_TOP_4PHASE_1_ANA_CON12
#define MT6368_PMIC_RG_VBUCK2_URT_EN_MASK                         0x1
#define MT6368_PMIC_RG_VBUCK2_URT_EN_SHIFT                        2
#define MT6368_PMIC_RG_VBUCK2_RETENTION_EN_ADDR                   MT6368_BUCK_TOP_4PHASE_1_ANA_CON12
#define MT6368_PMIC_RG_VBUCK2_RETENTION_EN_MASK                   0x1
#define MT6368_PMIC_RG_VBUCK2_RETENTION_EN_SHIFT                  3
#define MT6368_PMIC_RG_VBUCK2_SONIC_EN_ADDR                       MT6368_BUCK_TOP_4PHASE_1_ANA_CON12
#define MT6368_PMIC_RG_VBUCK2_SONIC_EN_MASK                       0x1
#define MT6368_PMIC_RG_VBUCK2_SONIC_EN_SHIFT                      4
#define MT6368_PMIC_RG_VBUCK2_GROUNDSEL_ADDR                      MT6368_BUCK_TOP_4PHASE_1_ANA_CON12
#define MT6368_PMIC_RG_VBUCK2_GROUNDSEL_MASK                      0x1
#define MT6368_PMIC_RG_VBUCK2_GROUNDSEL_SHIFT                     5
#define MT6368_PMIC_RG_VBUCK2_DLC_ADDR                            MT6368_BUCK_TOP_4PHASE_1_ANA_CON12
#define MT6368_PMIC_RG_VBUCK2_DLC_MASK                            0x3
#define MT6368_PMIC_RG_VBUCK2_DLC_SHIFT                           6
#define MT6368_PMIC_RG_VBUCK2_RCB_ADDR                            MT6368_BUCK_TOP_4PHASE_1_ANA_CON13
#define MT6368_PMIC_RG_VBUCK2_RCB_MASK                            0x7
#define MT6368_PMIC_RG_VBUCK2_RCB_SHIFT                           0
#define MT6368_PMIC_RG_VBUCK2_UG_SR_ADDR                          MT6368_BUCK_TOP_4PHASE_1_ANA_CON13
#define MT6368_PMIC_RG_VBUCK2_UG_SR_MASK                          0x3
#define MT6368_PMIC_RG_VBUCK2_UG_SR_SHIFT                         3
#define MT6368_PMIC_RG_VBUCK2_LG_SR_ADDR                          MT6368_BUCK_TOP_4PHASE_1_ANA_CON13
#define MT6368_PMIC_RG_VBUCK2_LG_SR_MASK                          0x3
#define MT6368_PMIC_RG_VBUCK2_LG_SR_SHIFT                         5
#define MT6368_PMIC_RG_VBUCK2_ECOT_EN_ADDR                        MT6368_BUCK_TOP_4PHASE_1_ANA_CON13
#define MT6368_PMIC_RG_VBUCK2_ECOT_EN_MASK                        0x1
#define MT6368_PMIC_RG_VBUCK2_ECOT_EN_SHIFT                       7
#define MT6368_PMIC_RG_VBUCK2_OCP_ADDR                            MT6368_BUCK_TOP_4PHASE_1_ANA_CON14
#define MT6368_PMIC_RG_VBUCK2_OCP_MASK                            0x7
#define MT6368_PMIC_RG_VBUCK2_OCP_SHIFT                           0
#define MT6368_PMIC_RG_VBUCK2_OCN_ADDR                            MT6368_BUCK_TOP_4PHASE_1_ANA_CON14
#define MT6368_PMIC_RG_VBUCK2_OCN_MASK                            0x7
#define MT6368_PMIC_RG_VBUCK2_OCN_SHIFT                           3
#define MT6368_PMIC_RG_VBUCK2_DUMMY_LOAD_EN_ADDR                  MT6368_BUCK_TOP_4PHASE_1_ANA_CON14
#define MT6368_PMIC_RG_VBUCK2_DUMMY_LOAD_EN_MASK                  0x1
#define MT6368_PMIC_RG_VBUCK2_DUMMY_LOAD_EN_SHIFT                 6
#define MT6368_PMIC_RG_VBUCK2_RON_TM_ADDR                         MT6368_BUCK_TOP_4PHASE_1_ANA_CON14
#define MT6368_PMIC_RG_VBUCK2_RON_TM_MASK                         0x1
#define MT6368_PMIC_RG_VBUCK2_RON_TM_SHIFT                        7
#define MT6368_PMIC_RG_VBUCK2_DIGMON_SEL_ADDR                     MT6368_BUCK_TOP_4PHASE_1_ANA_CON15
#define MT6368_PMIC_RG_VBUCK2_DIGMON_SEL_MASK                     0x3F
#define MT6368_PMIC_RG_VBUCK2_DIGMON_SEL_SHIFT                    0
#define MT6368_PMIC_RGS_VBUCK2_OC_STATUS_ADDR                     MT6368_BUCK_TOP_4PHASE_1_ANA_CON16
#define MT6368_PMIC_RGS_VBUCK2_OC_STATUS_MASK                     0x1
#define MT6368_PMIC_RGS_VBUCK2_OC_STATUS_SHIFT                    0
#define MT6368_PMIC_RGS_VBUCK2_DIG_MON_ADDR                       MT6368_BUCK_TOP_4PHASE_1_ANA_CON16
#define MT6368_PMIC_RGS_VBUCK2_DIG_MON_MASK                       0x1
#define MT6368_PMIC_RGS_VBUCK2_DIG_MON_SHIFT                      1
#define MT6368_PMIC_RG_VBUCK2_UG_ONSR_ADDR                        MT6368_BUCK_TOP_4PHASE_1_ANA_CON16
#define MT6368_PMIC_RG_VBUCK2_UG_ONSR_MASK                        0x3
#define MT6368_PMIC_RG_VBUCK2_UG_ONSR_SHIFT                       2
#define MT6368_PMIC_RG_VBUCK2_LXRON_ADDR                          MT6368_BUCK_TOP_4PHASE_1_ANA_CON16
#define MT6368_PMIC_RG_VBUCK2_LXRON_MASK                          0x1
#define MT6368_PMIC_RG_VBUCK2_LXRON_SHIFT                         4
#define MT6368_PMIC_RG_VBUCK2_RSVH_ADDR                           MT6368_BUCK_TOP_4PHASE_1_ANA_CON17
#define MT6368_PMIC_RG_VBUCK2_RSVH_MASK                           0xFF
#define MT6368_PMIC_RG_VBUCK2_RSVH_SHIFT                          0
#define MT6368_PMIC_RG_VBUCK2_RSVL_ADDR                           MT6368_BUCK_TOP_4PHASE_1_ANA_CON18
#define MT6368_PMIC_RG_VBUCK2_RSVL_MASK                           0xFF
#define MT6368_PMIC_RG_VBUCK2_RSVL_SHIFT                          0
#define MT6368_PMIC_RG_VBUCK2_TM_ADDR                             MT6368_BUCK_TOP_4PHASE_1_ANA_CON19
#define MT6368_PMIC_RG_VBUCK2_TM_MASK                             0xF
#define MT6368_PMIC_RG_VBUCK2_TM_SHIFT                            0
#define MT6368_PMIC_RG_VBUCK2_TM_KEY_ADDR                         MT6368_BUCK_TOP_4PHASE_1_ANA_CON19
#define MT6368_PMIC_RG_VBUCK2_TM_KEY_MASK                         0x7
#define MT6368_PMIC_RG_VBUCK2_TM_KEY_SHIFT                        4
#define MT6368_PMIC_RG_VBUCK3_NDIS_EN_ADDR                        MT6368_BUCK_TOP_4PHASE_1_ANA_CON20
#define MT6368_PMIC_RG_VBUCK3_NDIS_EN_MASK                        0x1
#define MT6368_PMIC_RG_VBUCK3_NDIS_EN_SHIFT                       0
#define MT6368_PMIC_RG_VBUCK3_SLEEP_TIME_ADDR                     MT6368_BUCK_TOP_4PHASE_1_ANA_CON20
#define MT6368_PMIC_RG_VBUCK3_SLEEP_TIME_MASK                     0x3
#define MT6368_PMIC_RG_VBUCK3_SLEEP_TIME_SHIFT                    1
#define MT6368_PMIC_RG_VBUCK3_LOOPSEL_DIS_ADDR                    MT6368_BUCK_TOP_4PHASE_1_ANA_CON20
#define MT6368_PMIC_RG_VBUCK3_LOOPSEL_DIS_MASK                    0x1
#define MT6368_PMIC_RG_VBUCK3_LOOPSEL_DIS_SHIFT                   3
#define MT6368_PMIC_RG_VBUCK3_OVP_EN_ADDR                         MT6368_BUCK_TOP_4PHASE_1_ANA_CON20
#define MT6368_PMIC_RG_VBUCK3_OVP_EN_MASK                         0x1
#define MT6368_PMIC_RG_VBUCK3_OVP_EN_SHIFT                        4
#define MT6368_PMIC_RG_VBUCK3_OVP_VREFSEL_ADDR                    MT6368_BUCK_TOP_4PHASE_1_ANA_CON20
#define MT6368_PMIC_RG_VBUCK3_OVP_VREFSEL_MASK                    0x1
#define MT6368_PMIC_RG_VBUCK3_OVP_VREFSEL_SHIFT                   5
#define MT6368_PMIC_RG_VBUCK3_TB_DIS_ADDR                         MT6368_BUCK_TOP_4PHASE_1_ANA_CON20
#define MT6368_PMIC_RG_VBUCK3_TB_DIS_MASK                         0x1
#define MT6368_PMIC_RG_VBUCK3_TB_DIS_SHIFT                        6
#define MT6368_PMIC_RG_VBUCK3_TB_PFM_OFF_ADDR                     MT6368_BUCK_TOP_4PHASE_1_ANA_CON20
#define MT6368_PMIC_RG_VBUCK3_TB_PFM_OFF_MASK                     0x1
#define MT6368_PMIC_RG_VBUCK3_TB_PFM_OFF_SHIFT                    7
#define MT6368_PMIC_RG_VBUCK3_TB_VREFSEL_ADDR                     MT6368_BUCK_TOP_4PHASE_1_ANA_CON21
#define MT6368_PMIC_RG_VBUCK3_TB_VREFSEL_MASK                     0x3
#define MT6368_PMIC_RG_VBUCK3_TB_VREFSEL_SHIFT                    0
#define MT6368_PMIC_RG_VBUCK3_TON_EXTEND_EN_ADDR                  MT6368_BUCK_TOP_4PHASE_1_ANA_CON21
#define MT6368_PMIC_RG_VBUCK3_TON_EXTEND_EN_MASK                  0x1
#define MT6368_PMIC_RG_VBUCK3_TON_EXTEND_EN_SHIFT                 2
#define MT6368_PMIC_RG_VBUCK3_VBAT_LOW_DIS_ADDR                   MT6368_BUCK_TOP_4PHASE_1_ANA_CON21
#define MT6368_PMIC_RG_VBUCK3_VBAT_LOW_DIS_MASK                   0x1
#define MT6368_PMIC_RG_VBUCK3_VBAT_LOW_DIS_SHIFT                  3
#define MT6368_PMIC_RG_VBUCK3_VBAT_HI_DIS_ADDR                    MT6368_BUCK_TOP_4PHASE_1_ANA_CON21
#define MT6368_PMIC_RG_VBUCK3_VBAT_HI_DIS_MASK                    0x1
#define MT6368_PMIC_RG_VBUCK3_VBAT_HI_DIS_SHIFT                   4
#define MT6368_PMIC_RG_VBUCK3_VOUT_HI_DIS_ADDR                    MT6368_BUCK_TOP_4PHASE_1_ANA_CON21
#define MT6368_PMIC_RG_VBUCK3_VOUT_HI_DIS_MASK                    0x1
#define MT6368_PMIC_RG_VBUCK3_VOUT_HI_DIS_SHIFT                   5
#define MT6368_PMIC_RG_VBUCK3_FUGON_ADDR                          MT6368_BUCK_TOP_4PHASE_1_ANA_CON21
#define MT6368_PMIC_RG_VBUCK3_FUGON_MASK                          0x1
#define MT6368_PMIC_RG_VBUCK3_FUGON_SHIFT                         6
#define MT6368_PMIC_RG_VBUCK3_FLGON_ADDR                          MT6368_BUCK_TOP_4PHASE_1_ANA_CON21
#define MT6368_PMIC_RG_VBUCK3_FLGON_MASK                          0x1
#define MT6368_PMIC_RG_VBUCK3_FLGON_SHIFT                         7
#define MT6368_PMIC_RG_VBUCK3_RAMP_AC_ADDR                        MT6368_BUCK_TOP_4PHASE_1_ANA_CON22
#define MT6368_PMIC_RG_VBUCK3_RAMP_AC_MASK                        0x1
#define MT6368_PMIC_RG_VBUCK3_RAMP_AC_SHIFT                       0
#define MT6368_PMIC_RG_VBUCK3_URT_EN_ADDR                         MT6368_BUCK_TOP_4PHASE_1_ANA_CON22
#define MT6368_PMIC_RG_VBUCK3_URT_EN_MASK                         0x1
#define MT6368_PMIC_RG_VBUCK3_URT_EN_SHIFT                        2
#define MT6368_PMIC_RG_VBUCK3_RETENTION_EN_ADDR                   MT6368_BUCK_TOP_4PHASE_1_ANA_CON22
#define MT6368_PMIC_RG_VBUCK3_RETENTION_EN_MASK                   0x1
#define MT6368_PMIC_RG_VBUCK3_RETENTION_EN_SHIFT                  3
#define MT6368_PMIC_RG_VBUCK3_SONIC_EN_ADDR                       MT6368_BUCK_TOP_4PHASE_1_ANA_CON22
#define MT6368_PMIC_RG_VBUCK3_SONIC_EN_MASK                       0x1
#define MT6368_PMIC_RG_VBUCK3_SONIC_EN_SHIFT                      4
#define MT6368_PMIC_RG_VBUCK3_GROUNDSEL_ADDR                      MT6368_BUCK_TOP_4PHASE_1_ANA_CON22
#define MT6368_PMIC_RG_VBUCK3_GROUNDSEL_MASK                      0x1
#define MT6368_PMIC_RG_VBUCK3_GROUNDSEL_SHIFT                     5
#define MT6368_PMIC_RG_VBUCK3_DLC_ADDR                            MT6368_BUCK_TOP_4PHASE_1_ANA_CON22
#define MT6368_PMIC_RG_VBUCK3_DLC_MASK                            0x3
#define MT6368_PMIC_RG_VBUCK3_DLC_SHIFT                           6
#define MT6368_PMIC_RG_VBUCK3_RCB_ADDR                            MT6368_BUCK_TOP_4PHASE_1_ANA_CON23
#define MT6368_PMIC_RG_VBUCK3_RCB_MASK                            0x7
#define MT6368_PMIC_RG_VBUCK3_RCB_SHIFT                           0
#define MT6368_PMIC_RG_VBUCK3_UG_SR_ADDR                          MT6368_BUCK_TOP_4PHASE_1_ANA_CON23
#define MT6368_PMIC_RG_VBUCK3_UG_SR_MASK                          0x3
#define MT6368_PMIC_RG_VBUCK3_UG_SR_SHIFT                         3
#define MT6368_PMIC_RG_VBUCK3_LG_SR_ADDR                          MT6368_BUCK_TOP_4PHASE_1_ANA_CON23
#define MT6368_PMIC_RG_VBUCK3_LG_SR_MASK                          0x3
#define MT6368_PMIC_RG_VBUCK3_LG_SR_SHIFT                         5
#define MT6368_PMIC_RG_VBUCK3_ECOT_EN_ADDR                        MT6368_BUCK_TOP_4PHASE_1_ANA_CON23
#define MT6368_PMIC_RG_VBUCK3_ECOT_EN_MASK                        0x1
#define MT6368_PMIC_RG_VBUCK3_ECOT_EN_SHIFT                       7
#define MT6368_PMIC_RG_VBUCK3_OCP_ADDR                            MT6368_BUCK_TOP_4PHASE_1_ANA_CON24
#define MT6368_PMIC_RG_VBUCK3_OCP_MASK                            0x7
#define MT6368_PMIC_RG_VBUCK3_OCP_SHIFT                           0
#define MT6368_PMIC_RG_VBUCK3_OCN_ADDR                            MT6368_BUCK_TOP_4PHASE_1_ANA_CON24
#define MT6368_PMIC_RG_VBUCK3_OCN_MASK                            0x7
#define MT6368_PMIC_RG_VBUCK3_OCN_SHIFT                           3
#define MT6368_PMIC_RG_VBUCK3_DUMMY_LOAD_EN_ADDR                  MT6368_BUCK_TOP_4PHASE_1_ANA_CON24
#define MT6368_PMIC_RG_VBUCK3_DUMMY_LOAD_EN_MASK                  0x1
#define MT6368_PMIC_RG_VBUCK3_DUMMY_LOAD_EN_SHIFT                 6
#define MT6368_PMIC_RG_VBUCK3_RON_TM_ADDR                         MT6368_BUCK_TOP_4PHASE_1_ANA_CON24
#define MT6368_PMIC_RG_VBUCK3_RON_TM_MASK                         0x1
#define MT6368_PMIC_RG_VBUCK3_RON_TM_SHIFT                        7
#define MT6368_PMIC_RG_VBUCK3_DIGMON_SEL_ADDR                     MT6368_BUCK_TOP_4PHASE_1_ANA_CON25
#define MT6368_PMIC_RG_VBUCK3_DIGMON_SEL_MASK                     0x3F
#define MT6368_PMIC_RG_VBUCK3_DIGMON_SEL_SHIFT                    0
#define MT6368_PMIC_RGS_VBUCK3_OC_STATUS_ADDR                     MT6368_BUCK_TOP_4PHASE_1_ANA_CON26
#define MT6368_PMIC_RGS_VBUCK3_OC_STATUS_MASK                     0x1
#define MT6368_PMIC_RGS_VBUCK3_OC_STATUS_SHIFT                    0
#define MT6368_PMIC_RGS_VBUCK3_DIG_MON_ADDR                       MT6368_BUCK_TOP_4PHASE_1_ANA_CON26
#define MT6368_PMIC_RGS_VBUCK3_DIG_MON_MASK                       0x1
#define MT6368_PMIC_RGS_VBUCK3_DIG_MON_SHIFT                      1
#define MT6368_PMIC_RG_VBUCK3_UG_ONSR_ADDR                        MT6368_BUCK_TOP_4PHASE_1_ANA_CON26
#define MT6368_PMIC_RG_VBUCK3_UG_ONSR_MASK                        0x3
#define MT6368_PMIC_RG_VBUCK3_UG_ONSR_SHIFT                       2
#define MT6368_PMIC_RG_VBUCK3_LXRON_ADDR                          MT6368_BUCK_TOP_4PHASE_1_ANA_CON26
#define MT6368_PMIC_RG_VBUCK3_LXRON_MASK                          0x1
#define MT6368_PMIC_RG_VBUCK3_LXRON_SHIFT                         4
#define MT6368_PMIC_RG_VBUCK3_RSVH_ADDR                           MT6368_BUCK_TOP_4PHASE_1_ANA_CON27
#define MT6368_PMIC_RG_VBUCK3_RSVH_MASK                           0xFF
#define MT6368_PMIC_RG_VBUCK3_RSVH_SHIFT                          0
#define MT6368_PMIC_RG_VBUCK3_RSVL_ADDR                           MT6368_BUCK_TOP_4PHASE_1_ANA_CON28
#define MT6368_PMIC_RG_VBUCK3_RSVL_MASK                           0xFF
#define MT6368_PMIC_RG_VBUCK3_RSVL_SHIFT                          0
#define MT6368_PMIC_RG_VBUCK3_TM_ADDR                             MT6368_BUCK_TOP_4PHASE_1_ANA_CON29
#define MT6368_PMIC_RG_VBUCK3_TM_MASK                             0xF
#define MT6368_PMIC_RG_VBUCK3_TM_SHIFT                            0
#define MT6368_PMIC_RG_VBUCK3_TM_KEY_ADDR                         MT6368_BUCK_TOP_4PHASE_1_ANA_CON29
#define MT6368_PMIC_RG_VBUCK3_TM_KEY_MASK                         0x7
#define MT6368_PMIC_RG_VBUCK3_TM_KEY_SHIFT                        4
#define MT6368_PMIC_RG_VBUCK4_NDIS_EN_ADDR                        MT6368_BUCK_TOP_4PHASE_1_ANA_CON30
#define MT6368_PMIC_RG_VBUCK4_NDIS_EN_MASK                        0x1
#define MT6368_PMIC_RG_VBUCK4_NDIS_EN_SHIFT                       0
#define MT6368_PMIC_RG_VBUCK4_SLEEP_TIME_ADDR                     MT6368_BUCK_TOP_4PHASE_1_ANA_CON30
#define MT6368_PMIC_RG_VBUCK4_SLEEP_TIME_MASK                     0x3
#define MT6368_PMIC_RG_VBUCK4_SLEEP_TIME_SHIFT                    1
#define MT6368_PMIC_RG_VBUCK4_LOOPSEL_DIS_ADDR                    MT6368_BUCK_TOP_4PHASE_1_ANA_CON30
#define MT6368_PMIC_RG_VBUCK4_LOOPSEL_DIS_MASK                    0x1
#define MT6368_PMIC_RG_VBUCK4_LOOPSEL_DIS_SHIFT                   3
#define MT6368_PMIC_RG_VBUCK4_OVP_EN_ADDR                         MT6368_BUCK_TOP_4PHASE_1_ANA_CON30
#define MT6368_PMIC_RG_VBUCK4_OVP_EN_MASK                         0x1
#define MT6368_PMIC_RG_VBUCK4_OVP_EN_SHIFT                        4
#define MT6368_PMIC_RG_VBUCK4_OVP_VREFSEL_ADDR                    MT6368_BUCK_TOP_4PHASE_1_ANA_CON30
#define MT6368_PMIC_RG_VBUCK4_OVP_VREFSEL_MASK                    0x1
#define MT6368_PMIC_RG_VBUCK4_OVP_VREFSEL_SHIFT                   5
#define MT6368_PMIC_RG_VBUCK4_TB_DIS_ADDR                         MT6368_BUCK_TOP_4PHASE_1_ANA_CON30
#define MT6368_PMIC_RG_VBUCK4_TB_DIS_MASK                         0x1
#define MT6368_PMIC_RG_VBUCK4_TB_DIS_SHIFT                        6
#define MT6368_PMIC_RG_VBUCK4_TB_PFM_OFF_ADDR                     MT6368_BUCK_TOP_4PHASE_1_ANA_CON30
#define MT6368_PMIC_RG_VBUCK4_TB_PFM_OFF_MASK                     0x1
#define MT6368_PMIC_RG_VBUCK4_TB_PFM_OFF_SHIFT                    7
#define MT6368_PMIC_RG_VBUCK4_TB_VREFSEL_ADDR                     MT6368_BUCK_TOP_4PHASE_1_ANA_CON31
#define MT6368_PMIC_RG_VBUCK4_TB_VREFSEL_MASK                     0x3
#define MT6368_PMIC_RG_VBUCK4_TB_VREFSEL_SHIFT                    0
#define MT6368_PMIC_RG_VBUCK4_TON_EXTEND_EN_ADDR                  MT6368_BUCK_TOP_4PHASE_1_ANA_CON31
#define MT6368_PMIC_RG_VBUCK4_TON_EXTEND_EN_MASK                  0x1
#define MT6368_PMIC_RG_VBUCK4_TON_EXTEND_EN_SHIFT                 2
#define MT6368_PMIC_RG_VBUCK4_VBAT_LOW_DIS_ADDR                   MT6368_BUCK_TOP_4PHASE_1_ANA_CON31
#define MT6368_PMIC_RG_VBUCK4_VBAT_LOW_DIS_MASK                   0x1
#define MT6368_PMIC_RG_VBUCK4_VBAT_LOW_DIS_SHIFT                  3
#define MT6368_PMIC_RG_VBUCK4_VBAT_HI_DIS_ADDR                    MT6368_BUCK_TOP_4PHASE_1_ANA_CON31
#define MT6368_PMIC_RG_VBUCK4_VBAT_HI_DIS_MASK                    0x1
#define MT6368_PMIC_RG_VBUCK4_VBAT_HI_DIS_SHIFT                   4
#define MT6368_PMIC_RG_VBUCK4_VOUT_HI_DIS_ADDR                    MT6368_BUCK_TOP_4PHASE_1_ANA_CON31
#define MT6368_PMIC_RG_VBUCK4_VOUT_HI_DIS_MASK                    0x1
#define MT6368_PMIC_RG_VBUCK4_VOUT_HI_DIS_SHIFT                   5
#define MT6368_PMIC_RG_VBUCK4_FUGON_ADDR                          MT6368_BUCK_TOP_4PHASE_1_ANA_CON31
#define MT6368_PMIC_RG_VBUCK4_FUGON_MASK                          0x1
#define MT6368_PMIC_RG_VBUCK4_FUGON_SHIFT                         6
#define MT6368_PMIC_RG_VBUCK4_FLGON_ADDR                          MT6368_BUCK_TOP_4PHASE_1_ANA_CON31
#define MT6368_PMIC_RG_VBUCK4_FLGON_MASK                          0x1
#define MT6368_PMIC_RG_VBUCK4_FLGON_SHIFT                         7
#define MT6368_PMIC_RG_VBUCK4_RAMP_AC_ADDR                        MT6368_BUCK_TOP_4PHASE_1_ANA_CON32
#define MT6368_PMIC_RG_VBUCK4_RAMP_AC_MASK                        0x1
#define MT6368_PMIC_RG_VBUCK4_RAMP_AC_SHIFT                       0
#define MT6368_PMIC_RG_VBUCK4_URT_EN_ADDR                         MT6368_BUCK_TOP_4PHASE_1_ANA_CON32
#define MT6368_PMIC_RG_VBUCK4_URT_EN_MASK                         0x1
#define MT6368_PMIC_RG_VBUCK4_URT_EN_SHIFT                        2
#define MT6368_PMIC_RG_VBUCK4_RETENTION_EN_ADDR                   MT6368_BUCK_TOP_4PHASE_1_ANA_CON32
#define MT6368_PMIC_RG_VBUCK4_RETENTION_EN_MASK                   0x1
#define MT6368_PMIC_RG_VBUCK4_RETENTION_EN_SHIFT                  3
#define MT6368_PMIC_RG_VBUCK4_SONIC_EN_ADDR                       MT6368_BUCK_TOP_4PHASE_1_ANA_CON32
#define MT6368_PMIC_RG_VBUCK4_SONIC_EN_MASK                       0x1
#define MT6368_PMIC_RG_VBUCK4_SONIC_EN_SHIFT                      4
#define MT6368_PMIC_RG_VBUCK4_GROUNDSEL_ADDR                      MT6368_BUCK_TOP_4PHASE_1_ANA_CON32
#define MT6368_PMIC_RG_VBUCK4_GROUNDSEL_MASK                      0x1
#define MT6368_PMIC_RG_VBUCK4_GROUNDSEL_SHIFT                     5
#define MT6368_PMIC_RG_VBUCK4_DLC_ADDR                            MT6368_BUCK_TOP_4PHASE_1_ANA_CON32
#define MT6368_PMIC_RG_VBUCK4_DLC_MASK                            0x3
#define MT6368_PMIC_RG_VBUCK4_DLC_SHIFT                           6
#define MT6368_PMIC_RG_VBUCK4_RCB_ADDR                            MT6368_BUCK_TOP_4PHASE_1_ANA_CON33
#define MT6368_PMIC_RG_VBUCK4_RCB_MASK                            0x7
#define MT6368_PMIC_RG_VBUCK4_RCB_SHIFT                           0
#define MT6368_PMIC_RG_VBUCK4_UG_SR_ADDR                          MT6368_BUCK_TOP_4PHASE_1_ANA_CON33
#define MT6368_PMIC_RG_VBUCK4_UG_SR_MASK                          0x3
#define MT6368_PMIC_RG_VBUCK4_UG_SR_SHIFT                         3
#define MT6368_PMIC_RG_VBUCK4_LG_SR_ADDR                          MT6368_BUCK_TOP_4PHASE_1_ANA_CON33
#define MT6368_PMIC_RG_VBUCK4_LG_SR_MASK                          0x3
#define MT6368_PMIC_RG_VBUCK4_LG_SR_SHIFT                         5
#define MT6368_PMIC_RG_VBUCK4_ECOT_EN_ADDR                        MT6368_BUCK_TOP_4PHASE_1_ANA_CON33
#define MT6368_PMIC_RG_VBUCK4_ECOT_EN_MASK                        0x1
#define MT6368_PMIC_RG_VBUCK4_ECOT_EN_SHIFT                       7
#define MT6368_PMIC_RG_VBUCK4_OCP_ADDR                            MT6368_BUCK_TOP_4PHASE_1_ANA_CON34
#define MT6368_PMIC_RG_VBUCK4_OCP_MASK                            0x7
#define MT6368_PMIC_RG_VBUCK4_OCP_SHIFT                           0
#define MT6368_PMIC_RG_VBUCK4_OCN_ADDR                            MT6368_BUCK_TOP_4PHASE_1_ANA_CON34
#define MT6368_PMIC_RG_VBUCK4_OCN_MASK                            0x7
#define MT6368_PMIC_RG_VBUCK4_OCN_SHIFT                           3
#define MT6368_PMIC_RG_VBUCK4_DUMMY_LOAD_EN_ADDR                  MT6368_BUCK_TOP_4PHASE_1_ANA_CON34
#define MT6368_PMIC_RG_VBUCK4_DUMMY_LOAD_EN_MASK                  0x1
#define MT6368_PMIC_RG_VBUCK4_DUMMY_LOAD_EN_SHIFT                 6
#define MT6368_PMIC_RG_VBUCK4_RON_TM_ADDR                         MT6368_BUCK_TOP_4PHASE_1_ANA_CON34
#define MT6368_PMIC_RG_VBUCK4_RON_TM_MASK                         0x1
#define MT6368_PMIC_RG_VBUCK4_RON_TM_SHIFT                        7
#define MT6368_PMIC_RG_VBUCK4_DIGMON_SEL_ADDR                     MT6368_BUCK_TOP_4PHASE_1_ANA_CON35
#define MT6368_PMIC_RG_VBUCK4_DIGMON_SEL_MASK                     0x3F
#define MT6368_PMIC_RG_VBUCK4_DIGMON_SEL_SHIFT                    0
#define MT6368_PMIC_RGS_VBUCK4_OC_STATUS_ADDR                     MT6368_BUCK_TOP_4PHASE_1_ANA_CON36
#define MT6368_PMIC_RGS_VBUCK4_OC_STATUS_MASK                     0x1
#define MT6368_PMIC_RGS_VBUCK4_OC_STATUS_SHIFT                    0
#define MT6368_PMIC_RGS_VBUCK4_DIG_MON_ADDR                       MT6368_BUCK_TOP_4PHASE_1_ANA_CON36
#define MT6368_PMIC_RGS_VBUCK4_DIG_MON_MASK                       0x1
#define MT6368_PMIC_RGS_VBUCK4_DIG_MON_SHIFT                      1
#define MT6368_PMIC_RG_VBUCK4_UG_ONSR_ADDR                        MT6368_BUCK_TOP_4PHASE_1_ANA_CON36
#define MT6368_PMIC_RG_VBUCK4_UG_ONSR_MASK                        0x3
#define MT6368_PMIC_RG_VBUCK4_UG_ONSR_SHIFT                       2
#define MT6368_PMIC_RG_VBUCK4_LXRON_ADDR                          MT6368_BUCK_TOP_4PHASE_1_ANA_CON36
#define MT6368_PMIC_RG_VBUCK4_LXRON_MASK                          0x1
#define MT6368_PMIC_RG_VBUCK4_LXRON_SHIFT                         4
#define MT6368_PMIC_RG_VBUCK4_RSVH_ADDR                           MT6368_BUCK_TOP_4PHASE_1_ANA_CON37
#define MT6368_PMIC_RG_VBUCK4_RSVH_MASK                           0xFF
#define MT6368_PMIC_RG_VBUCK4_RSVH_SHIFT                          0
#define MT6368_PMIC_RG_VBUCK4_RSVL_ADDR                           MT6368_BUCK_TOP_4PHASE_1_ANA_CON38
#define MT6368_PMIC_RG_VBUCK4_RSVL_MASK                           0xFF
#define MT6368_PMIC_RG_VBUCK4_RSVL_SHIFT                          0
#define MT6368_PMIC_RG_VBUCK4_TM_ADDR                             MT6368_BUCK_TOP_4PHASE_1_ANA_CON39
#define MT6368_PMIC_RG_VBUCK4_TM_MASK                             0xF
#define MT6368_PMIC_RG_VBUCK4_TM_SHIFT                            0
#define MT6368_PMIC_RG_VBUCK4_TM_KEY_ADDR                         MT6368_BUCK_TOP_4PHASE_1_ANA_CON39
#define MT6368_PMIC_RG_VBUCK4_TM_KEY_MASK                         0x7
#define MT6368_PMIC_RG_VBUCK4_TM_KEY_SHIFT                        4
#define MT6368_PMIC_RG_VBUCK1234_1_TMDL_ADDR                      MT6368_BUCK_TOP_4PHASE_1_ANA_CON40
#define MT6368_PMIC_RG_VBUCK1234_1_TMDL_MASK                      0x1
#define MT6368_PMIC_RG_VBUCK1234_1_TMDL_SHIFT                     0
#define MT6368_PMIC_RG_VBUCK1234_1_SR_VBAT_ADDR                   MT6368_BUCK_TOP_4PHASE_1_ANA_CON40
#define MT6368_PMIC_RG_VBUCK1234_1_SR_VBAT_MASK                   0x1
#define MT6368_PMIC_RG_VBUCK1234_1_SR_VBAT_SHIFT                  1
#define MT6368_PMIC_RG_4PH_1_CONFIG_LAT_RSVH_ADDR                 MT6368_BUCK_TOP_4PHASE_1_ANA_CON40
#define MT6368_PMIC_RG_4PH_1_CONFIG_LAT_RSVH_MASK                 0x1
#define MT6368_PMIC_RG_4PH_1_CONFIG_LAT_RSVH_SHIFT                2
#define MT6368_PMIC_RG_4PH_1_RECONFIG_RSVH_ADDR                   MT6368_BUCK_TOP_4PHASE_1_ANA_CON40
#define MT6368_PMIC_RG_4PH_1_RECONFIG_RSVH_MASK                   0x1
#define MT6368_PMIC_RG_4PH_1_RECONFIG_RSVH_SHIFT                  3
#define MT6368_PMIC_RG_4PH_1_RECONFIG_EN_ADDR                     MT6368_BUCK_TOP_4PHASE_1_ANA_CON40
#define MT6368_PMIC_RG_4PH_1_RECONFIG_EN_MASK                     0x1
#define MT6368_PMIC_RG_4PH_1_RECONFIG_EN_SHIFT                    4
#define MT6368_PMIC_RGS_4PH2_VBUCK1_DIGCFG_EN_ADDR                MT6368_BUCK_TOP_4PHASE_1_ANA_CON40
#define MT6368_PMIC_RGS_4PH2_VBUCK1_DIGCFG_EN_MASK                0x1
#define MT6368_PMIC_RGS_4PH2_VBUCK1_DIGCFG_EN_SHIFT               5
#define MT6368_PMIC_RGS_4PH1_VBUCK2_DIGCFG_EN_ADDR                MT6368_BUCK_TOP_4PHASE_1_ANA_CON40
#define MT6368_PMIC_RGS_4PH1_VBUCK2_DIGCFG_EN_MASK                0x1
#define MT6368_PMIC_RGS_4PH1_VBUCK2_DIGCFG_EN_SHIFT               6
#define MT6368_PMIC_RGS_4PH4_VBUCK3_DIGCFG_EN_ADDR                MT6368_BUCK_TOP_4PHASE_1_ANA_CON40
#define MT6368_PMIC_RGS_4PH4_VBUCK3_DIGCFG_EN_MASK                0x1
#define MT6368_PMIC_RGS_4PH4_VBUCK3_DIGCFG_EN_SHIFT               7
#define MT6368_PMIC_RGS_4PH3_VBUCK4_DIGCFG_EN_ADDR                MT6368_BUCK_TOP_4PHASE_1_ANA_CON41
#define MT6368_PMIC_RGS_4PH3_VBUCK4_DIGCFG_EN_MASK                0x1
#define MT6368_PMIC_RGS_4PH3_VBUCK4_DIGCFG_EN_SHIFT               0
#define MT6368_PMIC_RG_VBUCK1_FCCM_ADDR                           MT6368_BUCK_TOP_4PHASE_1_ANA_CON42
#define MT6368_PMIC_RG_VBUCK1_FCCM_MASK                           0x1
#define MT6368_PMIC_RG_VBUCK1_FCCM_SHIFT                          0
#define MT6368_PMIC_RG_VBUCK2_FCCM_ADDR                           MT6368_BUCK_TOP_4PHASE_1_ANA_CON42
#define MT6368_PMIC_RG_VBUCK2_FCCM_MASK                           0x1
#define MT6368_PMIC_RG_VBUCK2_FCCM_SHIFT                          1
#define MT6368_PMIC_RG_VBUCK3_FCCM_ADDR                           MT6368_BUCK_TOP_4PHASE_1_ANA_CON42
#define MT6368_PMIC_RG_VBUCK3_FCCM_MASK                           0x1
#define MT6368_PMIC_RG_VBUCK3_FCCM_SHIFT                          2
#define MT6368_PMIC_RG_VBUCK4_FCCM_ADDR                           MT6368_BUCK_TOP_4PHASE_1_ANA_CON42
#define MT6368_PMIC_RG_VBUCK4_FCCM_MASK                           0x1
#define MT6368_PMIC_RG_VBUCK4_FCCM_SHIFT                          3
#define MT6368_PMIC_RGS_VBUCK1_PG_STATUS_ADDR                     MT6368_BUCK_TOP_4PHASE_1_ANA_CON43
#define MT6368_PMIC_RGS_VBUCK1_PG_STATUS_MASK                     0x1
#define MT6368_PMIC_RGS_VBUCK1_PG_STATUS_SHIFT                    0
#define MT6368_PMIC_RGS_VBUCK2_PG_STATUS_ADDR                     MT6368_BUCK_TOP_4PHASE_1_ANA_CON43
#define MT6368_PMIC_RGS_VBUCK2_PG_STATUS_MASK                     0x1
#define MT6368_PMIC_RGS_VBUCK2_PG_STATUS_SHIFT                    1
#define MT6368_PMIC_RGS_VBUCK3_PG_STATUS_ADDR                     MT6368_BUCK_TOP_4PHASE_1_ANA_CON43
#define MT6368_PMIC_RGS_VBUCK3_PG_STATUS_MASK                     0x1
#define MT6368_PMIC_RGS_VBUCK3_PG_STATUS_SHIFT                    2
#define MT6368_PMIC_RGS_VBUCK4_PG_STATUS_ADDR                     MT6368_BUCK_TOP_4PHASE_1_ANA_CON43
#define MT6368_PMIC_RGS_VBUCK4_PG_STATUS_MASK                     0x1
#define MT6368_PMIC_RGS_VBUCK4_PG_STATUS_SHIFT                    3
#define MT6368_PMIC_RG_VBUCK1_AZC_DIS_ADDR                        MT6368_BUCK_TOP_4PHASE_1_ANA_CON43
#define MT6368_PMIC_RG_VBUCK1_AZC_DIS_MASK                        0x1
#define MT6368_PMIC_RG_VBUCK1_AZC_DIS_SHIFT                       4
#define MT6368_PMIC_RG_VBUCK2_AZC_DIS_ADDR                        MT6368_BUCK_TOP_4PHASE_1_ANA_CON43
#define MT6368_PMIC_RG_VBUCK2_AZC_DIS_MASK                        0x1
#define MT6368_PMIC_RG_VBUCK2_AZC_DIS_SHIFT                       5
#define MT6368_PMIC_RG_VBUCK3_AZC_DIS_ADDR                        MT6368_BUCK_TOP_4PHASE_1_ANA_CON43
#define MT6368_PMIC_RG_VBUCK3_AZC_DIS_MASK                        0x1
#define MT6368_PMIC_RG_VBUCK3_AZC_DIS_SHIFT                       6
#define MT6368_PMIC_RG_VBUCK4_AZC_DIS_ADDR                        MT6368_BUCK_TOP_4PHASE_1_ANA_CON43
#define MT6368_PMIC_RG_VBUCK4_AZC_DIS_MASK                        0x1
#define MT6368_PMIC_RG_VBUCK4_AZC_DIS_SHIFT                       7
#define MT6368_PMIC_RG_VBUCK1_AZC_DVS_DIS_ADDR                    MT6368_BUCK_TOP_4PHASE_1_ANA_CON44
#define MT6368_PMIC_RG_VBUCK1_AZC_DVS_DIS_MASK                    0x1
#define MT6368_PMIC_RG_VBUCK1_AZC_DVS_DIS_SHIFT                   0
#define MT6368_PMIC_RG_VBUCK2_AZC_DVS_DIS_ADDR                    MT6368_BUCK_TOP_4PHASE_1_ANA_CON44
#define MT6368_PMIC_RG_VBUCK2_AZC_DVS_DIS_MASK                    0x1
#define MT6368_PMIC_RG_VBUCK2_AZC_DVS_DIS_SHIFT                   1
#define MT6368_PMIC_RG_VBUCK3_AZC_DVS_DIS_ADDR                    MT6368_BUCK_TOP_4PHASE_1_ANA_CON44
#define MT6368_PMIC_RG_VBUCK3_AZC_DVS_DIS_MASK                    0x1
#define MT6368_PMIC_RG_VBUCK3_AZC_DVS_DIS_SHIFT                   2
#define MT6368_PMIC_RG_VBUCK4_AZC_DVS_DIS_ADDR                    MT6368_BUCK_TOP_4PHASE_1_ANA_CON44
#define MT6368_PMIC_RG_VBUCK4_AZC_DVS_DIS_MASK                    0x1
#define MT6368_PMIC_RG_VBUCK4_AZC_DVS_DIS_SHIFT                   3
#define MT6368_PMIC_RG_VBUCK1_AZC_SAMPLE_TIME_ADDR                MT6368_BUCK_TOP_4PHASE_1_ANA_CON44
#define MT6368_PMIC_RG_VBUCK1_AZC_SAMPLE_TIME_MASK                0x3
#define MT6368_PMIC_RG_VBUCK1_AZC_SAMPLE_TIME_SHIFT               4
#define MT6368_PMIC_RG_VBUCK2_AZC_SAMPLE_TIME_ADDR                MT6368_BUCK_TOP_4PHASE_1_ANA_CON44
#define MT6368_PMIC_RG_VBUCK2_AZC_SAMPLE_TIME_MASK                0x3
#define MT6368_PMIC_RG_VBUCK2_AZC_SAMPLE_TIME_SHIFT               6
#define MT6368_PMIC_RG_VBUCK3_AZC_SAMPLE_TIME_ADDR                MT6368_BUCK_TOP_4PHASE_1_ANA_CON45
#define MT6368_PMIC_RG_VBUCK3_AZC_SAMPLE_TIME_MASK                0x3
#define MT6368_PMIC_RG_VBUCK3_AZC_SAMPLE_TIME_SHIFT               0
#define MT6368_PMIC_RG_VBUCK4_AZC_SAMPLE_TIME_ADDR                MT6368_BUCK_TOP_4PHASE_1_ANA_CON45
#define MT6368_PMIC_RG_VBUCK4_AZC_SAMPLE_TIME_MASK                0x3
#define MT6368_PMIC_RG_VBUCK4_AZC_SAMPLE_TIME_SHIFT               2
#define MT6368_PMIC_RG_VBUCK1_VCB_EN_ADDR                         MT6368_BUCK_TOP_4PHASE_1_ANA_CON45
#define MT6368_PMIC_RG_VBUCK1_VCB_EN_MASK                         0x1
#define MT6368_PMIC_RG_VBUCK1_VCB_EN_SHIFT                        4
#define MT6368_PMIC_RG_VBUCK2_VCB_EN_ADDR                         MT6368_BUCK_TOP_4PHASE_1_ANA_CON45
#define MT6368_PMIC_RG_VBUCK2_VCB_EN_MASK                         0x1
#define MT6368_PMIC_RG_VBUCK2_VCB_EN_SHIFT                        5
#define MT6368_PMIC_RG_VBUCK3_VCB_EN_ADDR                         MT6368_BUCK_TOP_4PHASE_1_ANA_CON45
#define MT6368_PMIC_RG_VBUCK3_VCB_EN_MASK                         0x1
#define MT6368_PMIC_RG_VBUCK3_VCB_EN_SHIFT                        6
#define MT6368_PMIC_RG_VBUCK4_VCB_EN_ADDR                         MT6368_BUCK_TOP_4PHASE_1_ANA_CON45
#define MT6368_PMIC_RG_VBUCK4_VCB_EN_MASK                         0x1
#define MT6368_PMIC_RG_VBUCK4_VCB_EN_SHIFT                        7
#define MT6368_PMIC_RG_VBUCK1_RVCB_ADDR                           MT6368_BUCK_TOP_4PHASE_1_ANA_CON46
#define MT6368_PMIC_RG_VBUCK1_RVCB_MASK                           0x3
#define MT6368_PMIC_RG_VBUCK1_RVCB_SHIFT                          0
#define MT6368_PMIC_RG_VBUCK2_RVCB_ADDR                           MT6368_BUCK_TOP_4PHASE_1_ANA_CON46
#define MT6368_PMIC_RG_VBUCK2_RVCB_MASK                           0x3
#define MT6368_PMIC_RG_VBUCK2_RVCB_SHIFT                          2
#define MT6368_PMIC_RG_VBUCK3_RVCB_ADDR                           MT6368_BUCK_TOP_4PHASE_1_ANA_CON46
#define MT6368_PMIC_RG_VBUCK3_RVCB_MASK                           0x3
#define MT6368_PMIC_RG_VBUCK3_RVCB_SHIFT                          4
#define MT6368_PMIC_RG_VBUCK4_RVCB_ADDR                           MT6368_BUCK_TOP_4PHASE_1_ANA_CON46
#define MT6368_PMIC_RG_VBUCK4_RVCB_MASK                           0x3
#define MT6368_PMIC_RG_VBUCK4_RVCB_SHIFT                          6
#define MT6368_PMIC_RG_VBUCK1_ECOT_HVO_EN_ADDR                    MT6368_BUCK_TOP_4PHASE_1_ANA_CON47
#define MT6368_PMIC_RG_VBUCK1_ECOT_HVO_EN_MASK                    0x1
#define MT6368_PMIC_RG_VBUCK1_ECOT_HVO_EN_SHIFT                   0
#define MT6368_PMIC_RG_VBUCK2_ECOT_HVO_EN_ADDR                    MT6368_BUCK_TOP_4PHASE_1_ANA_CON47
#define MT6368_PMIC_RG_VBUCK2_ECOT_HVO_EN_MASK                    0x1
#define MT6368_PMIC_RG_VBUCK2_ECOT_HVO_EN_SHIFT                   1
#define MT6368_PMIC_RG_VBUCK3_ECOT_HVO_EN_ADDR                    MT6368_BUCK_TOP_4PHASE_1_ANA_CON47
#define MT6368_PMIC_RG_VBUCK3_ECOT_HVO_EN_MASK                    0x1
#define MT6368_PMIC_RG_VBUCK3_ECOT_HVO_EN_SHIFT                   2
#define MT6368_PMIC_RG_VBUCK4_ECOT_HVO_EN_ADDR                    MT6368_BUCK_TOP_4PHASE_1_ANA_CON47
#define MT6368_PMIC_RG_VBUCK4_ECOT_HVO_EN_MASK                    0x1
#define MT6368_PMIC_RG_VBUCK4_ECOT_HVO_EN_SHIFT                   3
#define MT6368_PMIC_RG_VBUCK1_VBATLOW_RAMPRSHORT_ADDR             MT6368_BUCK_TOP_4PHASE_1_ANA_CON47
#define MT6368_PMIC_RG_VBUCK1_VBATLOW_RAMPRSHORT_MASK             0x1
#define MT6368_PMIC_RG_VBUCK1_VBATLOW_RAMPRSHORT_SHIFT            4
#define MT6368_PMIC_RG_VBUCK2_VBATLOW_RAMPRSHORT_ADDR             MT6368_BUCK_TOP_4PHASE_1_ANA_CON47
#define MT6368_PMIC_RG_VBUCK2_VBATLOW_RAMPRSHORT_MASK             0x1
#define MT6368_PMIC_RG_VBUCK2_VBATLOW_RAMPRSHORT_SHIFT            5
#define MT6368_PMIC_RG_VBUCK3_VBATLOW_RAMPRSHORT_ADDR             MT6368_BUCK_TOP_4PHASE_1_ANA_CON47
#define MT6368_PMIC_RG_VBUCK3_VBATLOW_RAMPRSHORT_MASK             0x1
#define MT6368_PMIC_RG_VBUCK3_VBATLOW_RAMPRSHORT_SHIFT            6
#define MT6368_PMIC_RG_VBUCK4_VBATLOW_RAMPRSHORT_ADDR             MT6368_BUCK_TOP_4PHASE_1_ANA_CON47
#define MT6368_PMIC_RG_VBUCK4_VBATLOW_RAMPRSHORT_MASK             0x1
#define MT6368_PMIC_RG_VBUCK4_VBATLOW_RAMPRSHORT_SHIFT            7
#define MT6368_PMIC_RG_VBUCK1_NEGI_SLOW_SR_EN_ADDR                MT6368_BUCK_TOP_4PHASE_1_ANA_CON48
#define MT6368_PMIC_RG_VBUCK1_NEGI_SLOW_SR_EN_MASK                0x1
#define MT6368_PMIC_RG_VBUCK1_NEGI_SLOW_SR_EN_SHIFT               0
#define MT6368_PMIC_RG_VBUCK2_NEGI_SLOW_SR_EN_ADDR                MT6368_BUCK_TOP_4PHASE_1_ANA_CON48
#define MT6368_PMIC_RG_VBUCK2_NEGI_SLOW_SR_EN_MASK                0x1
#define MT6368_PMIC_RG_VBUCK2_NEGI_SLOW_SR_EN_SHIFT               1
#define MT6368_PMIC_RG_VBUCK3_NEGI_SLOW_SR_EN_ADDR                MT6368_BUCK_TOP_4PHASE_1_ANA_CON48
#define MT6368_PMIC_RG_VBUCK3_NEGI_SLOW_SR_EN_MASK                0x1
#define MT6368_PMIC_RG_VBUCK3_NEGI_SLOW_SR_EN_SHIFT               2
#define MT6368_PMIC_RG_VBUCK4_NEGI_SLOW_SR_EN_ADDR                MT6368_BUCK_TOP_4PHASE_1_ANA_CON48
#define MT6368_PMIC_RG_VBUCK4_NEGI_SLOW_SR_EN_MASK                0x1
#define MT6368_PMIC_RG_VBUCK4_NEGI_SLOW_SR_EN_SHIFT               3
#define MT6368_PMIC_RG_VBUCK1_RSV_ADDR                            MT6368_BUCK_TOP_4PHASE_1_ANA_CON49
#define MT6368_PMIC_RG_VBUCK1_RSV_MASK                            0xFF
#define MT6368_PMIC_RG_VBUCK1_RSV_SHIFT                           0
#define MT6368_PMIC_RG_VBUCK2_RSV_ADDR                            MT6368_BUCK_TOP_4PHASE_1_ANA_CON50
#define MT6368_PMIC_RG_VBUCK2_RSV_MASK                            0xFF
#define MT6368_PMIC_RG_VBUCK2_RSV_SHIFT                           0
#define MT6368_PMIC_RG_VBUCK3_RSV_ADDR                            MT6368_BUCK_TOP_4PHASE_1_ANA_CON51
#define MT6368_PMIC_RG_VBUCK3_RSV_MASK                            0xFF
#define MT6368_PMIC_RG_VBUCK3_RSV_SHIFT                           0
#define MT6368_PMIC_RG_VBUCK4_RSV_ADDR                            MT6368_BUCK_TOP_4PHASE_1_ANA_CON52
#define MT6368_PMIC_RG_VBUCK4_RSV_MASK                            0xFF
#define MT6368_PMIC_RG_VBUCK4_RSV_SHIFT                           0
#define MT6368_PMIC_RG_VBUCK1_DVS_DIS_FCCM_ADDR                   MT6368_BUCK_TOP_4PHASE_1_ANA_CON53
#define MT6368_PMIC_RG_VBUCK1_DVS_DIS_FCCM_MASK                   0x1
#define MT6368_PMIC_RG_VBUCK1_DVS_DIS_FCCM_SHIFT                  0
#define MT6368_PMIC_RG_VBUCK2_DVS_DIS_FCCM_ADDR                   MT6368_BUCK_TOP_4PHASE_1_ANA_CON53
#define MT6368_PMIC_RG_VBUCK2_DVS_DIS_FCCM_MASK                   0x1
#define MT6368_PMIC_RG_VBUCK2_DVS_DIS_FCCM_SHIFT                  1
#define MT6368_PMIC_RG_VBUCK3_DVS_DIS_FCCM_ADDR                   MT6368_BUCK_TOP_4PHASE_1_ANA_CON53
#define MT6368_PMIC_RG_VBUCK3_DVS_DIS_FCCM_MASK                   0x1
#define MT6368_PMIC_RG_VBUCK3_DVS_DIS_FCCM_SHIFT                  2
#define MT6368_PMIC_RG_VBUCK4_DVS_DIS_FCCM_ADDR                   MT6368_BUCK_TOP_4PHASE_1_ANA_CON53
#define MT6368_PMIC_RG_VBUCK4_DVS_DIS_FCCM_MASK                   0x1
#define MT6368_PMIC_RG_VBUCK4_DVS_DIS_FCCM_SHIFT                  3
#define MT6368_PMIC_RG_VBUCK1_OC_STATUS_SEL_ADDR                  MT6368_BUCK_TOP_4PHASE_1_ANA_CON53
#define MT6368_PMIC_RG_VBUCK1_OC_STATUS_SEL_MASK                  0x1
#define MT6368_PMIC_RG_VBUCK1_OC_STATUS_SEL_SHIFT                 4
#define MT6368_PMIC_RG_VBUCK2_OC_STATUS_SEL_ADDR                  MT6368_BUCK_TOP_4PHASE_1_ANA_CON53
#define MT6368_PMIC_RG_VBUCK2_OC_STATUS_SEL_MASK                  0x1
#define MT6368_PMIC_RG_VBUCK2_OC_STATUS_SEL_SHIFT                 5
#define MT6368_PMIC_RG_VBUCK3_OC_STATUS_SEL_ADDR                  MT6368_BUCK_TOP_4PHASE_1_ANA_CON53
#define MT6368_PMIC_RG_VBUCK3_OC_STATUS_SEL_MASK                  0x1
#define MT6368_PMIC_RG_VBUCK3_OC_STATUS_SEL_SHIFT                 6
#define MT6368_PMIC_RG_VBUCK4_OC_STATUS_SEL_ADDR                  MT6368_BUCK_TOP_4PHASE_1_ANA_CON53
#define MT6368_PMIC_RG_VBUCK4_OC_STATUS_SEL_MASK                  0x1
#define MT6368_PMIC_RG_VBUCK4_OC_STATUS_SEL_SHIFT                 7
#define MT6368_PMIC_RG_VBUCK1_TON_LEVEL_D2_C_ADDR                 MT6368_BUCK_TOP_4PHASE_1_ANA_CON54
#define MT6368_PMIC_RG_VBUCK1_TON_LEVEL_D2_C_MASK                 0x1
#define MT6368_PMIC_RG_VBUCK1_TON_LEVEL_D2_C_SHIFT                0
#define MT6368_PMIC_RG_VBUCK2_TON_LEVEL_D2_C_ADDR                 MT6368_BUCK_TOP_4PHASE_1_ANA_CON54
#define MT6368_PMIC_RG_VBUCK2_TON_LEVEL_D2_C_MASK                 0x1
#define MT6368_PMIC_RG_VBUCK2_TON_LEVEL_D2_C_SHIFT                1
#define MT6368_PMIC_RG_VBUCK3_TON_LEVEL_D2_C_ADDR                 MT6368_BUCK_TOP_4PHASE_1_ANA_CON54
#define MT6368_PMIC_RG_VBUCK3_TON_LEVEL_D2_C_MASK                 0x1
#define MT6368_PMIC_RG_VBUCK3_TON_LEVEL_D2_C_SHIFT                2
#define MT6368_PMIC_RG_VBUCK4_TON_LEVEL_D2_C_ADDR                 MT6368_BUCK_TOP_4PHASE_1_ANA_CON54
#define MT6368_PMIC_RG_VBUCK4_TON_LEVEL_D2_C_MASK                 0x1
#define MT6368_PMIC_RG_VBUCK4_TON_LEVEL_D2_C_SHIFT                3
#define MT6368_PMIC_RG_VBUCK1_TON_MINOFF_C_ADDR                   MT6368_BUCK_TOP_4PHASE_1_ANA_CON54
#define MT6368_PMIC_RG_VBUCK1_TON_MINOFF_C_MASK                   0x1
#define MT6368_PMIC_RG_VBUCK1_TON_MINOFF_C_SHIFT                  4
#define MT6368_PMIC_RG_VBUCK2_TON_MINOFF_C_ADDR                   MT6368_BUCK_TOP_4PHASE_1_ANA_CON54
#define MT6368_PMIC_RG_VBUCK2_TON_MINOFF_C_MASK                   0x1
#define MT6368_PMIC_RG_VBUCK2_TON_MINOFF_C_SHIFT                  5
#define MT6368_PMIC_RG_VBUCK3_TON_MINOFF_C_ADDR                   MT6368_BUCK_TOP_4PHASE_1_ANA_CON54
#define MT6368_PMIC_RG_VBUCK3_TON_MINOFF_C_MASK                   0x1
#define MT6368_PMIC_RG_VBUCK3_TON_MINOFF_C_SHIFT                  6
#define MT6368_PMIC_RG_VBUCK4_TON_MINOFF_C_ADDR                   MT6368_BUCK_TOP_4PHASE_1_ANA_CON54
#define MT6368_PMIC_RG_VBUCK4_TON_MINOFF_C_MASK                   0x1
#define MT6368_PMIC_RG_VBUCK4_TON_MINOFF_C_SHIFT                  7
#define MT6368_PMIC_RG_VBUCK1_TON_DIS_MINOFF_C_ADDR               MT6368_BUCK_TOP_4PHASE_1_ANA_CON55
#define MT6368_PMIC_RG_VBUCK1_TON_DIS_MINOFF_C_MASK               0x1
#define MT6368_PMIC_RG_VBUCK1_TON_DIS_MINOFF_C_SHIFT              0
#define MT6368_PMIC_RG_VBUCK2_TON_DIS_MINOFF_C_ADDR               MT6368_BUCK_TOP_4PHASE_1_ANA_CON55
#define MT6368_PMIC_RG_VBUCK2_TON_DIS_MINOFF_C_MASK               0x1
#define MT6368_PMIC_RG_VBUCK2_TON_DIS_MINOFF_C_SHIFT              1
#define MT6368_PMIC_RG_VBUCK3_TON_DIS_MINOFF_C_ADDR               MT6368_BUCK_TOP_4PHASE_1_ANA_CON55
#define MT6368_PMIC_RG_VBUCK3_TON_DIS_MINOFF_C_MASK               0x1
#define MT6368_PMIC_RG_VBUCK3_TON_DIS_MINOFF_C_SHIFT              2
#define MT6368_PMIC_RG_VBUCK4_TON_DIS_MINOFF_C_ADDR               MT6368_BUCK_TOP_4PHASE_1_ANA_CON55
#define MT6368_PMIC_RG_VBUCK4_TON_DIS_MINOFF_C_MASK               0x1
#define MT6368_PMIC_RG_VBUCK4_TON_DIS_MINOFF_C_SHIFT              3
#define MT6368_PMIC_RG_VBUCK1_TON_TRIM_DUTYFF_ADDR                MT6368_BUCK_TOP_4PHASE_1_ANA_CON55
#define MT6368_PMIC_RG_VBUCK1_TON_TRIM_DUTYFF_MASK                0x1
#define MT6368_PMIC_RG_VBUCK1_TON_TRIM_DUTYFF_SHIFT               4
#define MT6368_PMIC_RG_VBUCK2_TON_TRIM_DUTYFF_ADDR                MT6368_BUCK_TOP_4PHASE_1_ANA_CON55
#define MT6368_PMIC_RG_VBUCK2_TON_TRIM_DUTYFF_MASK                0x1
#define MT6368_PMIC_RG_VBUCK2_TON_TRIM_DUTYFF_SHIFT               5
#define MT6368_PMIC_RG_VBUCK3_TON_TRIM_DUTYFF_ADDR                MT6368_BUCK_TOP_4PHASE_1_ANA_CON55
#define MT6368_PMIC_RG_VBUCK3_TON_TRIM_DUTYFF_MASK                0x1
#define MT6368_PMIC_RG_VBUCK3_TON_TRIM_DUTYFF_SHIFT               6
#define MT6368_PMIC_RG_VBUCK4_TON_TRIM_DUTYFF_ADDR                MT6368_BUCK_TOP_4PHASE_1_ANA_CON55
#define MT6368_PMIC_RG_VBUCK4_TON_TRIM_DUTYFF_MASK                0x1
#define MT6368_PMIC_RG_VBUCK4_TON_TRIM_DUTYFF_SHIFT               7
#define MT6368_PMIC_BUCK_ANA0_ELR_LEN_ADDR                        MT6368_BUCK_ANA0_ELR_NUM
#define MT6368_PMIC_BUCK_ANA0_ELR_LEN_MASK                        0xFF
#define MT6368_PMIC_BUCK_ANA0_ELR_LEN_SHIFT                       0
#define MT6368_PMIC_RG_VBUCK1_TRIMH_ADDR                          MT6368_SMPS_ELR_0
#define MT6368_PMIC_RG_VBUCK1_TRIMH_MASK                          0xF
#define MT6368_PMIC_RG_VBUCK1_TRIMH_SHIFT                         0
#define MT6368_PMIC_RG_VBUCK2_TRIMH_ADDR                          MT6368_SMPS_ELR_1
#define MT6368_PMIC_RG_VBUCK2_TRIMH_MASK                          0xF
#define MT6368_PMIC_RG_VBUCK2_TRIMH_SHIFT                         0
#define MT6368_PMIC_RG_VBUCK3_TRIMH_ADDR                          MT6368_SMPS_ELR_2
#define MT6368_PMIC_RG_VBUCK3_TRIMH_MASK                          0xF
#define MT6368_PMIC_RG_VBUCK3_TRIMH_SHIFT                         0
#define MT6368_PMIC_RG_VBUCK4_TRIMH_ADDR                          MT6368_SMPS_ELR_3
#define MT6368_PMIC_RG_VBUCK4_TRIMH_MASK                          0xF
#define MT6368_PMIC_RG_VBUCK4_TRIMH_SHIFT                         0
#define MT6368_PMIC_RG_VBUCK5_TRIMH_ADDR                          MT6368_SMPS_ELR_4
#define MT6368_PMIC_RG_VBUCK5_TRIMH_MASK                          0xF
#define MT6368_PMIC_RG_VBUCK5_TRIMH_SHIFT                         0
#define MT6368_PMIC_RG_VBUCK6_TRIMH_ADDR                          MT6368_SMPS_ELR_5
#define MT6368_PMIC_RG_VBUCK6_TRIMH_MASK                          0xF
#define MT6368_PMIC_RG_VBUCK6_TRIMH_SHIFT                         0
#define MT6368_PMIC_RG_VPA_TRIMH_ADDR                             MT6368_SMPS_ELR_6
#define MT6368_PMIC_RG_VPA_TRIMH_MASK                             0xF
#define MT6368_PMIC_RG_VPA_TRIMH_SHIFT                            0
#define MT6368_PMIC_RG_VBUCK1_ZC_TRIM_ADDR                        MT6368_SMPS_ELR_7
#define MT6368_PMIC_RG_VBUCK1_ZC_TRIM_MASK                        0x3F
#define MT6368_PMIC_RG_VBUCK1_ZC_TRIM_SHIFT                       0
#define MT6368_PMIC_RG_VBUCK1_CCOMP_ADDR                          MT6368_SMPS_ELR_8
#define MT6368_PMIC_RG_VBUCK1_CCOMP_MASK                          0x3
#define MT6368_PMIC_RG_VBUCK1_CCOMP_SHIFT                         0
#define MT6368_PMIC_RG_VBUCK1_RCOMP_ADDR                          MT6368_SMPS_ELR_8
#define MT6368_PMIC_RG_VBUCK1_RCOMP_MASK                          0xF
#define MT6368_PMIC_RG_VBUCK1_RCOMP_SHIFT                         2
#define MT6368_PMIC_RG_VBUCK1_OC_D3P5_ADDR                        MT6368_SMPS_ELR_8
#define MT6368_PMIC_RG_VBUCK1_OC_D3P5_MASK                        0x1
#define MT6368_PMIC_RG_VBUCK1_OC_D3P5_SHIFT                       6
#define MT6368_PMIC_RG_VBUCK1_RAMP_SLP_ADDR                       MT6368_SMPS_ELR_9
#define MT6368_PMIC_RG_VBUCK1_RAMP_SLP_MASK                       0x7
#define MT6368_PMIC_RG_VBUCK1_RAMP_SLP_SHIFT                      0
#define MT6368_PMIC_RG_VBUCK1_NLIM_TRIM_ADDR                      MT6368_SMPS_ELR_9
#define MT6368_PMIC_RG_VBUCK1_NLIM_TRIM_MASK                      0x1F
#define MT6368_PMIC_RG_VBUCK1_NLIM_TRIM_SHIFT                     3
#define MT6368_PMIC_RG_VBUCK1_TON_TRIM_ADDR                       MT6368_SMPS_ELR_10
#define MT6368_PMIC_RG_VBUCK1_TON_TRIM_MASK                       0x7F
#define MT6368_PMIC_RG_VBUCK1_TON_TRIM_SHIFT                      0
#define MT6368_PMIC_RG_VBUCK1_FB_D2_ADDR                          MT6368_SMPS_ELR_10
#define MT6368_PMIC_RG_VBUCK1_FB_D2_MASK                          0x1
#define MT6368_PMIC_RG_VBUCK1_FB_D2_SHIFT                         7
#define MT6368_PMIC_RG_VBUCK1_PFM_PEAK_ADDR                       MT6368_SMPS_ELR_11
#define MT6368_PMIC_RG_VBUCK1_PFM_PEAK_MASK                       0xF
#define MT6368_PMIC_RG_VBUCK1_PFM_PEAK_SHIFT                      0
#define MT6368_PMIC_RG_VBUCK1_SONIC_PFM_PEAK_ADDR                 MT6368_SMPS_ELR_11
#define MT6368_PMIC_RG_VBUCK1_SONIC_PFM_PEAK_MASK                 0xF
#define MT6368_PMIC_RG_VBUCK1_SONIC_PFM_PEAK_SHIFT                4
#define MT6368_PMIC_RG_VBUCK1_ECOT_TRIM_ADDR                      MT6368_SMPS_ELR_12
#define MT6368_PMIC_RG_VBUCK1_ECOT_TRIM_MASK                      0x7
#define MT6368_PMIC_RG_VBUCK1_ECOT_TRIM_SHIFT                     0
#define MT6368_PMIC_RG_VBUCK1_CSNSLP_TRIM_ADDR                    MT6368_SMPS_ELR_12
#define MT6368_PMIC_RG_VBUCK1_CSNSLP_TRIM_MASK                    0xF
#define MT6368_PMIC_RG_VBUCK1_CSNSLP_TRIM_SHIFT                   3
#define MT6368_PMIC_RG_VBUCK1_OC_D2P5_ADDR                        MT6368_SMPS_ELR_12
#define MT6368_PMIC_RG_VBUCK1_OC_D2P5_MASK                        0x1
#define MT6368_PMIC_RG_VBUCK1_OC_D2P5_SHIFT                       7
#define MT6368_PMIC_RG_VBUCK1_CSPSLP_TRIM_ADDR                    MT6368_SMPS_ELR_13
#define MT6368_PMIC_RG_VBUCK1_CSPSLP_TRIM_MASK                    0xF
#define MT6368_PMIC_RG_VBUCK1_CSPSLP_TRIM_SHIFT                   0
#define MT6368_PMIC_RG_VBUCK1_RSV_EFUSE_ADDR                      MT6368_SMPS_ELR_13
#define MT6368_PMIC_RG_VBUCK1_RSV_EFUSE_MASK                      0xF
#define MT6368_PMIC_RG_VBUCK1_RSV_EFUSE_SHIFT                     4
#define MT6368_PMIC_RG_VBUCK1_DRIVER_SR_TRIM_ADDR                 MT6368_SMPS_ELR_14
#define MT6368_PMIC_RG_VBUCK1_DRIVER_SR_TRIM_MASK                 0x7
#define MT6368_PMIC_RG_VBUCK1_DRIVER_SR_TRIM_SHIFT                0
#define MT6368_PMIC_RG_VBUCK1_RAMPR_DIV_ADDR                      MT6368_SMPS_ELR_14
#define MT6368_PMIC_RG_VBUCK1_RAMPR_DIV_MASK                      0x7
#define MT6368_PMIC_RG_VBUCK1_RAMPR_DIV_SHIFT                     3
#define MT6368_PMIC_RG_VBUCK1_RAMPC_DIV_ADDR                      MT6368_SMPS_ELR_14
#define MT6368_PMIC_RG_VBUCK1_RAMPC_DIV_MASK                      0x3
#define MT6368_PMIC_RG_VBUCK1_RAMPC_DIV_SHIFT                     6
#define MT6368_PMIC_RG_VBUCK2_ZC_TRIM_ADDR                        MT6368_SMPS_ELR_15
#define MT6368_PMIC_RG_VBUCK2_ZC_TRIM_MASK                        0x3F
#define MT6368_PMIC_RG_VBUCK2_ZC_TRIM_SHIFT                       0
#define MT6368_PMIC_RG_VBUCK2_CCOMP_ADDR                          MT6368_SMPS_ELR_16
#define MT6368_PMIC_RG_VBUCK2_CCOMP_MASK                          0x3
#define MT6368_PMIC_RG_VBUCK2_CCOMP_SHIFT                         0
#define MT6368_PMIC_RG_VBUCK2_RCOMP_ADDR                          MT6368_SMPS_ELR_16
#define MT6368_PMIC_RG_VBUCK2_RCOMP_MASK                          0xF
#define MT6368_PMIC_RG_VBUCK2_RCOMP_SHIFT                         2
#define MT6368_PMIC_RG_VBUCK2_OC_D3P5_ADDR                        MT6368_SMPS_ELR_16
#define MT6368_PMIC_RG_VBUCK2_OC_D3P5_MASK                        0x1
#define MT6368_PMIC_RG_VBUCK2_OC_D3P5_SHIFT                       6
#define MT6368_PMIC_RG_VBUCK2_RAMP_SLP_ADDR                       MT6368_SMPS_ELR_17
#define MT6368_PMIC_RG_VBUCK2_RAMP_SLP_MASK                       0x7
#define MT6368_PMIC_RG_VBUCK2_RAMP_SLP_SHIFT                      0
#define MT6368_PMIC_RG_VBUCK2_NLIM_TRIM_ADDR                      MT6368_SMPS_ELR_17
#define MT6368_PMIC_RG_VBUCK2_NLIM_TRIM_MASK                      0x1F
#define MT6368_PMIC_RG_VBUCK2_NLIM_TRIM_SHIFT                     3
#define MT6368_PMIC_RG_VBUCK2_TON_TRIM_ADDR                       MT6368_SMPS_ELR_18
#define MT6368_PMIC_RG_VBUCK2_TON_TRIM_MASK                       0x7F
#define MT6368_PMIC_RG_VBUCK2_TON_TRIM_SHIFT                      0
#define MT6368_PMIC_RG_VBUCK2_FB_D2_ADDR                          MT6368_SMPS_ELR_18
#define MT6368_PMIC_RG_VBUCK2_FB_D2_MASK                          0x1
#define MT6368_PMIC_RG_VBUCK2_FB_D2_SHIFT                         7
#define MT6368_PMIC_RG_VBUCK2_PFM_PEAK_ADDR                       MT6368_SMPS_ELR_19
#define MT6368_PMIC_RG_VBUCK2_PFM_PEAK_MASK                       0xF
#define MT6368_PMIC_RG_VBUCK2_PFM_PEAK_SHIFT                      0
#define MT6368_PMIC_RG_VBUCK2_SONIC_PFM_PEAK_ADDR                 MT6368_SMPS_ELR_19
#define MT6368_PMIC_RG_VBUCK2_SONIC_PFM_PEAK_MASK                 0xF
#define MT6368_PMIC_RG_VBUCK2_SONIC_PFM_PEAK_SHIFT                4
#define MT6368_PMIC_RG_VBUCK2_ECOT_TRIM_ADDR                      MT6368_SMPS_ELR_20
#define MT6368_PMIC_RG_VBUCK2_ECOT_TRIM_MASK                      0x7
#define MT6368_PMIC_RG_VBUCK2_ECOT_TRIM_SHIFT                     0
#define MT6368_PMIC_RG_VBUCK2_CSNSLP_TRIM_ADDR                    MT6368_SMPS_ELR_20
#define MT6368_PMIC_RG_VBUCK2_CSNSLP_TRIM_MASK                    0xF
#define MT6368_PMIC_RG_VBUCK2_CSNSLP_TRIM_SHIFT                   3
#define MT6368_PMIC_RG_VBUCK2_OC_D2P5_ADDR                        MT6368_SMPS_ELR_20
#define MT6368_PMIC_RG_VBUCK2_OC_D2P5_MASK                        0x1
#define MT6368_PMIC_RG_VBUCK2_OC_D2P5_SHIFT                       7
#define MT6368_PMIC_RG_VBUCK2_CSPSLP_TRIM_ADDR                    MT6368_SMPS_ELR_21
#define MT6368_PMIC_RG_VBUCK2_CSPSLP_TRIM_MASK                    0xF
#define MT6368_PMIC_RG_VBUCK2_CSPSLP_TRIM_SHIFT                   0
#define MT6368_PMIC_RG_VBUCK2_RSV_EFUSE_ADDR                      MT6368_SMPS_ELR_21
#define MT6368_PMIC_RG_VBUCK2_RSV_EFUSE_MASK                      0xF
#define MT6368_PMIC_RG_VBUCK2_RSV_EFUSE_SHIFT                     4
#define MT6368_PMIC_RG_VBUCK2_DRIVER_SR_TRIM_ADDR                 MT6368_SMPS_ELR_22
#define MT6368_PMIC_RG_VBUCK2_DRIVER_SR_TRIM_MASK                 0x7
#define MT6368_PMIC_RG_VBUCK2_DRIVER_SR_TRIM_SHIFT                0
#define MT6368_PMIC_RG_VBUCK2_RAMPR_DIV_ADDR                      MT6368_SMPS_ELR_22
#define MT6368_PMIC_RG_VBUCK2_RAMPR_DIV_MASK                      0x7
#define MT6368_PMIC_RG_VBUCK2_RAMPR_DIV_SHIFT                     3
#define MT6368_PMIC_RG_VBUCK2_RAMPC_DIV_ADDR                      MT6368_SMPS_ELR_22
#define MT6368_PMIC_RG_VBUCK2_RAMPC_DIV_MASK                      0x3
#define MT6368_PMIC_RG_VBUCK2_RAMPC_DIV_SHIFT                     6
#define MT6368_PMIC_RG_VBUCK3_ZC_TRIM_ADDR                        MT6368_SMPS_ELR_23
#define MT6368_PMIC_RG_VBUCK3_ZC_TRIM_MASK                        0x3F
#define MT6368_PMIC_RG_VBUCK3_ZC_TRIM_SHIFT                       0
#define MT6368_PMIC_RG_VBUCK3_CCOMP_ADDR                          MT6368_SMPS_ELR_24
#define MT6368_PMIC_RG_VBUCK3_CCOMP_MASK                          0x3
#define MT6368_PMIC_RG_VBUCK3_CCOMP_SHIFT                         0
#define MT6368_PMIC_RG_VBUCK3_RCOMP_ADDR                          MT6368_SMPS_ELR_24
#define MT6368_PMIC_RG_VBUCK3_RCOMP_MASK                          0xF
#define MT6368_PMIC_RG_VBUCK3_RCOMP_SHIFT                         2
#define MT6368_PMIC_RG_VBUCK3_OC_D3P5_ADDR                        MT6368_SMPS_ELR_24
#define MT6368_PMIC_RG_VBUCK3_OC_D3P5_MASK                        0x1
#define MT6368_PMIC_RG_VBUCK3_OC_D3P5_SHIFT                       6
#define MT6368_PMIC_RG_VBUCK3_RAMP_SLP_ADDR                       MT6368_SMPS_ELR_25
#define MT6368_PMIC_RG_VBUCK3_RAMP_SLP_MASK                       0x7
#define MT6368_PMIC_RG_VBUCK3_RAMP_SLP_SHIFT                      0
#define MT6368_PMIC_RG_VBUCK3_NLIM_TRIM_ADDR                      MT6368_SMPS_ELR_25
#define MT6368_PMIC_RG_VBUCK3_NLIM_TRIM_MASK                      0x1F
#define MT6368_PMIC_RG_VBUCK3_NLIM_TRIM_SHIFT                     3
#define MT6368_PMIC_RG_VBUCK3_TON_TRIM_ADDR                       MT6368_SMPS_ELR_26
#define MT6368_PMIC_RG_VBUCK3_TON_TRIM_MASK                       0x7F
#define MT6368_PMIC_RG_VBUCK3_TON_TRIM_SHIFT                      0
#define MT6368_PMIC_RG_VBUCK3_FB_D2_ADDR                          MT6368_SMPS_ELR_26
#define MT6368_PMIC_RG_VBUCK3_FB_D2_MASK                          0x1
#define MT6368_PMIC_RG_VBUCK3_FB_D2_SHIFT                         7
#define MT6368_PMIC_RG_VBUCK3_PFM_PEAK_ADDR                       MT6368_SMPS_ELR_27
#define MT6368_PMIC_RG_VBUCK3_PFM_PEAK_MASK                       0xF
#define MT6368_PMIC_RG_VBUCK3_PFM_PEAK_SHIFT                      0
#define MT6368_PMIC_RG_VBUCK3_SONIC_PFM_PEAK_ADDR                 MT6368_SMPS_ELR_27
#define MT6368_PMIC_RG_VBUCK3_SONIC_PFM_PEAK_MASK                 0xF
#define MT6368_PMIC_RG_VBUCK3_SONIC_PFM_PEAK_SHIFT                4
#define MT6368_PMIC_RG_VBUCK3_ECOT_TRIM_ADDR                      MT6368_SMPS_ELR_28
#define MT6368_PMIC_RG_VBUCK3_ECOT_TRIM_MASK                      0x7
#define MT6368_PMIC_RG_VBUCK3_ECOT_TRIM_SHIFT                     0
#define MT6368_PMIC_RG_VBUCK3_CSNSLP_TRIM_ADDR                    MT6368_SMPS_ELR_28
#define MT6368_PMIC_RG_VBUCK3_CSNSLP_TRIM_MASK                    0xF
#define MT6368_PMIC_RG_VBUCK3_CSNSLP_TRIM_SHIFT                   3
#define MT6368_PMIC_RG_VBUCK3_OC_D2P5_ADDR                        MT6368_SMPS_ELR_28
#define MT6368_PMIC_RG_VBUCK3_OC_D2P5_MASK                        0x1
#define MT6368_PMIC_RG_VBUCK3_OC_D2P5_SHIFT                       7
#define MT6368_PMIC_RG_VBUCK3_CSPSLP_TRIM_ADDR                    MT6368_SMPS_ELR_29
#define MT6368_PMIC_RG_VBUCK3_CSPSLP_TRIM_MASK                    0xF
#define MT6368_PMIC_RG_VBUCK3_CSPSLP_TRIM_SHIFT                   0
#define MT6368_PMIC_RG_VBUCK3_RSV_EFUSE_ADDR                      MT6368_SMPS_ELR_29
#define MT6368_PMIC_RG_VBUCK3_RSV_EFUSE_MASK                      0xF
#define MT6368_PMIC_RG_VBUCK3_RSV_EFUSE_SHIFT                     4
#define MT6368_PMIC_RG_VBUCK3_DRIVER_SR_TRIM_ADDR                 MT6368_SMPS_ELR_30
#define MT6368_PMIC_RG_VBUCK3_DRIVER_SR_TRIM_MASK                 0x7
#define MT6368_PMIC_RG_VBUCK3_DRIVER_SR_TRIM_SHIFT                0
#define MT6368_PMIC_RG_VBUCK3_RAMPR_DIV_ADDR                      MT6368_SMPS_ELR_30
#define MT6368_PMIC_RG_VBUCK3_RAMPR_DIV_MASK                      0x7
#define MT6368_PMIC_RG_VBUCK3_RAMPR_DIV_SHIFT                     3
#define MT6368_PMIC_RG_VBUCK3_RAMPC_DIV_ADDR                      MT6368_SMPS_ELR_30
#define MT6368_PMIC_RG_VBUCK3_RAMPC_DIV_MASK                      0x3
#define MT6368_PMIC_RG_VBUCK3_RAMPC_DIV_SHIFT                     6
#define MT6368_PMIC_RG_VBUCK4_ZC_TRIM_ADDR                        MT6368_SMPS_ELR_31
#define MT6368_PMIC_RG_VBUCK4_ZC_TRIM_MASK                        0x3F
#define MT6368_PMIC_RG_VBUCK4_ZC_TRIM_SHIFT                       0
#define MT6368_PMIC_RG_VBUCK4_CCOMP_ADDR                          MT6368_SMPS_ELR_32
#define MT6368_PMIC_RG_VBUCK4_CCOMP_MASK                          0x3
#define MT6368_PMIC_RG_VBUCK4_CCOMP_SHIFT                         0
#define MT6368_PMIC_RG_VBUCK4_RCOMP_ADDR                          MT6368_SMPS_ELR_32
#define MT6368_PMIC_RG_VBUCK4_RCOMP_MASK                          0xF
#define MT6368_PMIC_RG_VBUCK4_RCOMP_SHIFT                         2
#define MT6368_PMIC_RG_VBUCK4_OC_D3P5_ADDR                        MT6368_SMPS_ELR_32
#define MT6368_PMIC_RG_VBUCK4_OC_D3P5_MASK                        0x1
#define MT6368_PMIC_RG_VBUCK4_OC_D3P5_SHIFT                       6
#define MT6368_PMIC_RG_VBUCK4_RAMP_SLP_ADDR                       MT6368_SMPS_ELR_33
#define MT6368_PMIC_RG_VBUCK4_RAMP_SLP_MASK                       0x7
#define MT6368_PMIC_RG_VBUCK4_RAMP_SLP_SHIFT                      0
#define MT6368_PMIC_RG_VBUCK4_NLIM_TRIM_ADDR                      MT6368_SMPS_ELR_33
#define MT6368_PMIC_RG_VBUCK4_NLIM_TRIM_MASK                      0x1F
#define MT6368_PMIC_RG_VBUCK4_NLIM_TRIM_SHIFT                     3
#define MT6368_PMIC_RG_VBUCK4_TON_TRIM_ADDR                       MT6368_SMPS_ELR_34
#define MT6368_PMIC_RG_VBUCK4_TON_TRIM_MASK                       0x7F
#define MT6368_PMIC_RG_VBUCK4_TON_TRIM_SHIFT                      0
#define MT6368_PMIC_RG_VBUCK4_FB_D2_ADDR                          MT6368_SMPS_ELR_34
#define MT6368_PMIC_RG_VBUCK4_FB_D2_MASK                          0x1
#define MT6368_PMIC_RG_VBUCK4_FB_D2_SHIFT                         7
#define MT6368_PMIC_RG_VBUCK4_PFM_PEAK_ADDR                       MT6368_SMPS_ELR_35
#define MT6368_PMIC_RG_VBUCK4_PFM_PEAK_MASK                       0xF
#define MT6368_PMIC_RG_VBUCK4_PFM_PEAK_SHIFT                      0
#define MT6368_PMIC_RG_VBUCK4_SONIC_PFM_PEAK_ADDR                 MT6368_SMPS_ELR_35
#define MT6368_PMIC_RG_VBUCK4_SONIC_PFM_PEAK_MASK                 0xF
#define MT6368_PMIC_RG_VBUCK4_SONIC_PFM_PEAK_SHIFT                4
#define MT6368_PMIC_RG_VBUCK4_ECOT_TRIM_ADDR                      MT6368_SMPS_ELR_36
#define MT6368_PMIC_RG_VBUCK4_ECOT_TRIM_MASK                      0x7
#define MT6368_PMIC_RG_VBUCK4_ECOT_TRIM_SHIFT                     0
#define MT6368_PMIC_RG_VBUCK4_CSNSLP_TRIM_ADDR                    MT6368_SMPS_ELR_36
#define MT6368_PMIC_RG_VBUCK4_CSNSLP_TRIM_MASK                    0xF
#define MT6368_PMIC_RG_VBUCK4_CSNSLP_TRIM_SHIFT                   3
#define MT6368_PMIC_RG_VBUCK4_OC_D2P5_ADDR                        MT6368_SMPS_ELR_36
#define MT6368_PMIC_RG_VBUCK4_OC_D2P5_MASK                        0x1
#define MT6368_PMIC_RG_VBUCK4_OC_D2P5_SHIFT                       7
#define MT6368_PMIC_RG_VBUCK4_CSPSLP_TRIM_ADDR                    MT6368_SMPS_ELR_37
#define MT6368_PMIC_RG_VBUCK4_CSPSLP_TRIM_MASK                    0xF
#define MT6368_PMIC_RG_VBUCK4_CSPSLP_TRIM_SHIFT                   0
#define MT6368_PMIC_RG_VBUCK4_RSV_EFUSE_ADDR                      MT6368_SMPS_ELR_37
#define MT6368_PMIC_RG_VBUCK4_RSV_EFUSE_MASK                      0xF
#define MT6368_PMIC_RG_VBUCK4_RSV_EFUSE_SHIFT                     4
#define MT6368_PMIC_RG_VBUCK4_DRIVER_SR_TRIM_ADDR                 MT6368_SMPS_ELR_38
#define MT6368_PMIC_RG_VBUCK4_DRIVER_SR_TRIM_MASK                 0x7
#define MT6368_PMIC_RG_VBUCK4_DRIVER_SR_TRIM_SHIFT                0
#define MT6368_PMIC_RG_VBUCK4_RAMPR_DIV_ADDR                      MT6368_SMPS_ELR_38
#define MT6368_PMIC_RG_VBUCK4_RAMPR_DIV_MASK                      0x7
#define MT6368_PMIC_RG_VBUCK4_RAMPR_DIV_SHIFT                     3
#define MT6368_PMIC_RG_VBUCK4_RAMPC_DIV_ADDR                      MT6368_SMPS_ELR_38
#define MT6368_PMIC_RG_VBUCK4_RAMPC_DIV_MASK                      0x3
#define MT6368_PMIC_RG_VBUCK4_RAMPC_DIV_SHIFT                     6
#define MT6368_PMIC_RG_4PH_1_CONFIG1_ADDR                         MT6368_SMPS_ELR_39
#define MT6368_PMIC_RG_4PH_1_CONFIG1_MASK                         0x1
#define MT6368_PMIC_RG_4PH_1_CONFIG1_SHIFT                        0
#define MT6368_PMIC_RG_4PH_1_CONFIG2_ADDR                         MT6368_SMPS_ELR_39
#define MT6368_PMIC_RG_4PH_1_CONFIG2_MASK                         0x1
#define MT6368_PMIC_RG_4PH_1_CONFIG2_SHIFT                        1
#define MT6368_PMIC_RG_4PH_1_CONFIG3_ADDR                         MT6368_SMPS_ELR_39
#define MT6368_PMIC_RG_4PH_1_CONFIG3_MASK                         0x1
#define MT6368_PMIC_RG_4PH_1_CONFIG3_SHIFT                        2
#define MT6368_PMIC_BUCK_ANA1_ANA_ID_ADDR                         MT6368_BUCK_ANA1_ANA_ID
#define MT6368_PMIC_BUCK_ANA1_ANA_ID_MASK                         0xFF
#define MT6368_PMIC_BUCK_ANA1_ANA_ID_SHIFT                        0
#define MT6368_PMIC_BUCK_ANA1_DIG_ID_ADDR                         MT6368_BUCK_ANA1_DIG_ID
#define MT6368_PMIC_BUCK_ANA1_DIG_ID_MASK                         0xFF
#define MT6368_PMIC_BUCK_ANA1_DIG_ID_SHIFT                        0
#define MT6368_PMIC_BUCK_ANA1_ANA_MINOR_REV_ADDR                  MT6368_BUCK_ANA1_ANA_REV
#define MT6368_PMIC_BUCK_ANA1_ANA_MINOR_REV_MASK                  0xF
#define MT6368_PMIC_BUCK_ANA1_ANA_MINOR_REV_SHIFT                 0
#define MT6368_PMIC_BUCK_ANA1_ANA_MAJOR_REV_ADDR                  MT6368_BUCK_ANA1_ANA_REV
#define MT6368_PMIC_BUCK_ANA1_ANA_MAJOR_REV_MASK                  0xF
#define MT6368_PMIC_BUCK_ANA1_ANA_MAJOR_REV_SHIFT                 4
#define MT6368_PMIC_BUCK_ANA1_DIG_MINOR_REV_ADDR                  MT6368_BUCK_ANA1_DIG_REV
#define MT6368_PMIC_BUCK_ANA1_DIG_MINOR_REV_MASK                  0xF
#define MT6368_PMIC_BUCK_ANA1_DIG_MINOR_REV_SHIFT                 0
#define MT6368_PMIC_BUCK_ANA1_DIG_MAJOR_REV_ADDR                  MT6368_BUCK_ANA1_DIG_REV
#define MT6368_PMIC_BUCK_ANA1_DIG_MAJOR_REV_MASK                  0xF
#define MT6368_PMIC_BUCK_ANA1_DIG_MAJOR_REV_SHIFT                 4
#define MT6368_PMIC_BUCK_ANA1_CBS_ADDR                            MT6368_BUCK_ANA1_DBI
#define MT6368_PMIC_BUCK_ANA1_CBS_MASK                            0x3
#define MT6368_PMIC_BUCK_ANA1_CBS_SHIFT                           0
#define MT6368_PMIC_BUCK_ANA1_BIX_ADDR                            MT6368_BUCK_ANA1_DBI
#define MT6368_PMIC_BUCK_ANA1_BIX_MASK                            0x3
#define MT6368_PMIC_BUCK_ANA1_BIX_SHIFT                           2
#define MT6368_PMIC_BUCK_ANA1_ESP_ADDR                            MT6368_BUCK_ANA1_ESP
#define MT6368_PMIC_BUCK_ANA1_ESP_MASK                            0xFF
#define MT6368_PMIC_BUCK_ANA1_ESP_SHIFT                           0
#define MT6368_PMIC_BUCK_ANA1_FPI_ADDR                            MT6368_BUCK_ANA1_FPI
#define MT6368_PMIC_BUCK_ANA1_FPI_MASK                            0xFF
#define MT6368_PMIC_BUCK_ANA1_FPI_SHIFT                           0
#define MT6368_PMIC_BUCK_ANA1_DXI_ADDR                            MT6368_BUCK_ANA1_DXI
#define MT6368_PMIC_BUCK_ANA1_DXI_MASK                            0xFF
#define MT6368_PMIC_BUCK_ANA1_DXI_SHIFT                           0
#define MT6368_PMIC_RG_VBUCK5_NDIS_EN_ADDR                        MT6368_BUCK5_ANA_CON0
#define MT6368_PMIC_RG_VBUCK5_NDIS_EN_MASK                        0x1
#define MT6368_PMIC_RG_VBUCK5_NDIS_EN_SHIFT                       0
#define MT6368_PMIC_RG_VBUCK5_SLEEP_TIME_ADDR                     MT6368_BUCK5_ANA_CON0
#define MT6368_PMIC_RG_VBUCK5_SLEEP_TIME_MASK                     0x3
#define MT6368_PMIC_RG_VBUCK5_SLEEP_TIME_SHIFT                    1
#define MT6368_PMIC_RG_VBUCK5_LOOPSEL_DIS_ADDR                    MT6368_BUCK5_ANA_CON0
#define MT6368_PMIC_RG_VBUCK5_LOOPSEL_DIS_MASK                    0x1
#define MT6368_PMIC_RG_VBUCK5_LOOPSEL_DIS_SHIFT                   3
#define MT6368_PMIC_RG_VBUCK5_OVP_EN_ADDR                         MT6368_BUCK5_ANA_CON0
#define MT6368_PMIC_RG_VBUCK5_OVP_EN_MASK                         0x1
#define MT6368_PMIC_RG_VBUCK5_OVP_EN_SHIFT                        4
#define MT6368_PMIC_RG_VBUCK5_OVP_VREFSEL_ADDR                    MT6368_BUCK5_ANA_CON0
#define MT6368_PMIC_RG_VBUCK5_OVP_VREFSEL_MASK                    0x1
#define MT6368_PMIC_RG_VBUCK5_OVP_VREFSEL_SHIFT                   5
#define MT6368_PMIC_RG_VBUCK5_TB_DIS_ADDR                         MT6368_BUCK5_ANA_CON0
#define MT6368_PMIC_RG_VBUCK5_TB_DIS_MASK                         0x1
#define MT6368_PMIC_RG_VBUCK5_TB_DIS_SHIFT                        6
#define MT6368_PMIC_RG_VBUCK5_TB_PFM_OFF_ADDR                     MT6368_BUCK5_ANA_CON0
#define MT6368_PMIC_RG_VBUCK5_TB_PFM_OFF_MASK                     0x1
#define MT6368_PMIC_RG_VBUCK5_TB_PFM_OFF_SHIFT                    7
#define MT6368_PMIC_RG_VBUCK5_TB_VREFSEL_ADDR                     MT6368_BUCK5_ANA_CON1
#define MT6368_PMIC_RG_VBUCK5_TB_VREFSEL_MASK                     0x3
#define MT6368_PMIC_RG_VBUCK5_TB_VREFSEL_SHIFT                    0
#define MT6368_PMIC_RG_VBUCK5_TON_EXTEND_EN_ADDR                  MT6368_BUCK5_ANA_CON1
#define MT6368_PMIC_RG_VBUCK5_TON_EXTEND_EN_MASK                  0x1
#define MT6368_PMIC_RG_VBUCK5_TON_EXTEND_EN_SHIFT                 2
#define MT6368_PMIC_RG_VBUCK5_VBAT_LOW_DIS_ADDR                   MT6368_BUCK5_ANA_CON1
#define MT6368_PMIC_RG_VBUCK5_VBAT_LOW_DIS_MASK                   0x1
#define MT6368_PMIC_RG_VBUCK5_VBAT_LOW_DIS_SHIFT                  3
#define MT6368_PMIC_RG_VBUCK5_VBAT_HI_DIS_ADDR                    MT6368_BUCK5_ANA_CON1
#define MT6368_PMIC_RG_VBUCK5_VBAT_HI_DIS_MASK                    0x1
#define MT6368_PMIC_RG_VBUCK5_VBAT_HI_DIS_SHIFT                   4
#define MT6368_PMIC_RG_VBUCK5_VOUT_HI_DIS_ADDR                    MT6368_BUCK5_ANA_CON1
#define MT6368_PMIC_RG_VBUCK5_VOUT_HI_DIS_MASK                    0x1
#define MT6368_PMIC_RG_VBUCK5_VOUT_HI_DIS_SHIFT                   5
#define MT6368_PMIC_RG_VBUCK5_FUGON_ADDR                          MT6368_BUCK5_ANA_CON1
#define MT6368_PMIC_RG_VBUCK5_FUGON_MASK                          0x1
#define MT6368_PMIC_RG_VBUCK5_FUGON_SHIFT                         6
#define MT6368_PMIC_RG_VBUCK5_FLGON_ADDR                          MT6368_BUCK5_ANA_CON1
#define MT6368_PMIC_RG_VBUCK5_FLGON_MASK                          0x1
#define MT6368_PMIC_RG_VBUCK5_FLGON_SHIFT                         7
#define MT6368_PMIC_RG_VBUCK5_RAMP_AC_ADDR                        MT6368_BUCK5_ANA_CON2
#define MT6368_PMIC_RG_VBUCK5_RAMP_AC_MASK                        0x1
#define MT6368_PMIC_RG_VBUCK5_RAMP_AC_SHIFT                       0
#define MT6368_PMIC_RG_VBUCK5_URT_EN_ADDR                         MT6368_BUCK5_ANA_CON2
#define MT6368_PMIC_RG_VBUCK5_URT_EN_MASK                         0x1
#define MT6368_PMIC_RG_VBUCK5_URT_EN_SHIFT                        2
#define MT6368_PMIC_RG_VBUCK5_RETENTION_EN_ADDR                   MT6368_BUCK5_ANA_CON2
#define MT6368_PMIC_RG_VBUCK5_RETENTION_EN_MASK                   0x1
#define MT6368_PMIC_RG_VBUCK5_RETENTION_EN_SHIFT                  3
#define MT6368_PMIC_RG_VBUCK5_SONIC_EN_ADDR                       MT6368_BUCK5_ANA_CON2
#define MT6368_PMIC_RG_VBUCK5_SONIC_EN_MASK                       0x1
#define MT6368_PMIC_RG_VBUCK5_SONIC_EN_SHIFT                      4
#define MT6368_PMIC_RG_VBUCK5_GROUNDSEL_ADDR                      MT6368_BUCK5_ANA_CON2
#define MT6368_PMIC_RG_VBUCK5_GROUNDSEL_MASK                      0x1
#define MT6368_PMIC_RG_VBUCK5_GROUNDSEL_SHIFT                     5
#define MT6368_PMIC_RG_VBUCK5_DLC_ADDR                            MT6368_BUCK5_ANA_CON2
#define MT6368_PMIC_RG_VBUCK5_DLC_MASK                            0x3
#define MT6368_PMIC_RG_VBUCK5_DLC_SHIFT                           6
#define MT6368_PMIC_RG_VBUCK5_RCB_ADDR                            MT6368_BUCK5_ANA_CON3
#define MT6368_PMIC_RG_VBUCK5_RCB_MASK                            0x7
#define MT6368_PMIC_RG_VBUCK5_RCB_SHIFT                           0
#define MT6368_PMIC_RG_VBUCK5_UG_SR_ADDR                          MT6368_BUCK5_ANA_CON3
#define MT6368_PMIC_RG_VBUCK5_UG_SR_MASK                          0x3
#define MT6368_PMIC_RG_VBUCK5_UG_SR_SHIFT                         3
#define MT6368_PMIC_RG_VBUCK5_LG_SR_ADDR                          MT6368_BUCK5_ANA_CON3
#define MT6368_PMIC_RG_VBUCK5_LG_SR_MASK                          0x3
#define MT6368_PMIC_RG_VBUCK5_LG_SR_SHIFT                         5
#define MT6368_PMIC_RG_VBUCK5_ECOT_EN_ADDR                        MT6368_BUCK5_ANA_CON3
#define MT6368_PMIC_RG_VBUCK5_ECOT_EN_MASK                        0x1
#define MT6368_PMIC_RG_VBUCK5_ECOT_EN_SHIFT                       7
#define MT6368_PMIC_RG_VBUCK5_OCP_ADDR                            MT6368_BUCK5_ANA_CON4
#define MT6368_PMIC_RG_VBUCK5_OCP_MASK                            0x7
#define MT6368_PMIC_RG_VBUCK5_OCP_SHIFT                           0
#define MT6368_PMIC_RG_VBUCK5_OCN_ADDR                            MT6368_BUCK5_ANA_CON4
#define MT6368_PMIC_RG_VBUCK5_OCN_MASK                            0x7
#define MT6368_PMIC_RG_VBUCK5_OCN_SHIFT                           3
#define MT6368_PMIC_RG_VBUCK5_DUMMY_LOAD_EN_ADDR                  MT6368_BUCK5_ANA_CON4
#define MT6368_PMIC_RG_VBUCK5_DUMMY_LOAD_EN_MASK                  0x1
#define MT6368_PMIC_RG_VBUCK5_DUMMY_LOAD_EN_SHIFT                 6
#define MT6368_PMIC_RG_VBUCK5_RON_TM_ADDR                         MT6368_BUCK5_ANA_CON4
#define MT6368_PMIC_RG_VBUCK5_RON_TM_MASK                         0x1
#define MT6368_PMIC_RG_VBUCK5_RON_TM_SHIFT                        7
#define MT6368_PMIC_RG_VBUCK5_DIGMON_SEL_ADDR                     MT6368_BUCK5_ANA_CON5
#define MT6368_PMIC_RG_VBUCK5_DIGMON_SEL_MASK                     0x3F
#define MT6368_PMIC_RG_VBUCK5_DIGMON_SEL_SHIFT                    0
#define MT6368_PMIC_RGS_VBUCK5_OC_STATUS_ADDR                     MT6368_BUCK5_ANA_CON6
#define MT6368_PMIC_RGS_VBUCK5_OC_STATUS_MASK                     0x1
#define MT6368_PMIC_RGS_VBUCK5_OC_STATUS_SHIFT                    0
#define MT6368_PMIC_RGS_VBUCK5_DIG_MON_ADDR                       MT6368_BUCK5_ANA_CON6
#define MT6368_PMIC_RGS_VBUCK5_DIG_MON_MASK                       0x1
#define MT6368_PMIC_RGS_VBUCK5_DIG_MON_SHIFT                      1
#define MT6368_PMIC_RG_VBUCK5_UG_ONSR_ADDR                        MT6368_BUCK5_ANA_CON6
#define MT6368_PMIC_RG_VBUCK5_UG_ONSR_MASK                        0x3
#define MT6368_PMIC_RG_VBUCK5_UG_ONSR_SHIFT                       2
#define MT6368_PMIC_RG_VBUCK5_LXRON_ADDR                          MT6368_BUCK5_ANA_CON6
#define MT6368_PMIC_RG_VBUCK5_LXRON_MASK                          0x1
#define MT6368_PMIC_RG_VBUCK5_LXRON_SHIFT                         4
#define MT6368_PMIC_RG_VBUCK5_RSVH_ADDR                           MT6368_BUCK5_ANA_CON7
#define MT6368_PMIC_RG_VBUCK5_RSVH_MASK                           0xFF
#define MT6368_PMIC_RG_VBUCK5_RSVH_SHIFT                          0
#define MT6368_PMIC_RG_VBUCK5_RSVL_ADDR                           MT6368_BUCK5_ANA_CON8
#define MT6368_PMIC_RG_VBUCK5_RSVL_MASK                           0xFF
#define MT6368_PMIC_RG_VBUCK5_RSVL_SHIFT                          0
#define MT6368_PMIC_RG_VBUCK5_TM_ADDR                             MT6368_BUCK5_ANA_CON9
#define MT6368_PMIC_RG_VBUCK5_TM_MASK                             0xF
#define MT6368_PMIC_RG_VBUCK5_TM_SHIFT                            0
#define MT6368_PMIC_RG_VBUCK5_TM_KEY_ADDR                         MT6368_BUCK5_ANA_CON9
#define MT6368_PMIC_RG_VBUCK5_TM_KEY_MASK                         0x7
#define MT6368_PMIC_RG_VBUCK5_TM_KEY_SHIFT                        4
#define MT6368_PMIC_RG_VBUCK5_TMDL_ADDR                           MT6368_BUCK5_ANA_CON10
#define MT6368_PMIC_RG_VBUCK5_TMDL_MASK                           0x1
#define MT6368_PMIC_RG_VBUCK5_TMDL_SHIFT                          2
#define MT6368_PMIC_RG_VBUCK5_SR_VBAT_ADDR                        MT6368_BUCK5_ANA_CON10
#define MT6368_PMIC_RG_VBUCK5_SR_VBAT_MASK                        0x1
#define MT6368_PMIC_RG_VBUCK5_SR_VBAT_SHIFT                       3
#define MT6368_PMIC_RG_VBUCK5_FCCM_ADDR                           MT6368_BUCK5_ANA_CON11
#define MT6368_PMIC_RG_VBUCK5_FCCM_MASK                           0x1
#define MT6368_PMIC_RG_VBUCK5_FCCM_SHIFT                          0
#define MT6368_PMIC_RGS_VBUCK5_PG_STATUS_ADDR                     MT6368_BUCK5_ANA_CON11
#define MT6368_PMIC_RGS_VBUCK5_PG_STATUS_MASK                     0x1
#define MT6368_PMIC_RGS_VBUCK5_PG_STATUS_SHIFT                    5
#define MT6368_PMIC_RG_VBUCK5_AZC_DIS_ADDR                        MT6368_BUCK5_ANA_CON11
#define MT6368_PMIC_RG_VBUCK5_AZC_DIS_MASK                        0x1
#define MT6368_PMIC_RG_VBUCK5_AZC_DIS_SHIFT                       6
#define MT6368_PMIC_RG_VBUCK5_AZC_DVS_DIS_ADDR                    MT6368_BUCK5_ANA_CON11
#define MT6368_PMIC_RG_VBUCK5_AZC_DVS_DIS_MASK                    0x1
#define MT6368_PMIC_RG_VBUCK5_AZC_DVS_DIS_SHIFT                   7
#define MT6368_PMIC_RG_VBUCK5_AZC_SAMPLE_TIME_ADDR                MT6368_BUCK5_ANA_CON12
#define MT6368_PMIC_RG_VBUCK5_AZC_SAMPLE_TIME_MASK                0x3
#define MT6368_PMIC_RG_VBUCK5_AZC_SAMPLE_TIME_SHIFT               0
#define MT6368_PMIC_RG_VBUCK5_VCB_EN_ADDR                         MT6368_BUCK5_ANA_CON12
#define MT6368_PMIC_RG_VBUCK5_VCB_EN_MASK                         0x1
#define MT6368_PMIC_RG_VBUCK5_VCB_EN_SHIFT                        2
#define MT6368_PMIC_RG_VBUCK5_RVCB_ADDR                           MT6368_BUCK5_ANA_CON12
#define MT6368_PMIC_RG_VBUCK5_RVCB_MASK                           0x3
#define MT6368_PMIC_RG_VBUCK5_RVCB_SHIFT                          3
#define MT6368_PMIC_RG_VBUCK5_ECOT_HVO_EN_ADDR                    MT6368_BUCK5_ANA_CON12
#define MT6368_PMIC_RG_VBUCK5_ECOT_HVO_EN_MASK                    0x1
#define MT6368_PMIC_RG_VBUCK5_ECOT_HVO_EN_SHIFT                   5
#define MT6368_PMIC_RG_VBUCK5_VBATLOW_RAMPRSHORT_ADDR             MT6368_BUCK5_ANA_CON12
#define MT6368_PMIC_RG_VBUCK5_VBATLOW_RAMPRSHORT_MASK             0x1
#define MT6368_PMIC_RG_VBUCK5_VBATLOW_RAMPRSHORT_SHIFT            6
#define MT6368_PMIC_RG_VBUCK5_NEGI_SLOW_SR_EN_ADDR                MT6368_BUCK5_ANA_CON12
#define MT6368_PMIC_RG_VBUCK5_NEGI_SLOW_SR_EN_MASK                0x1
#define MT6368_PMIC_RG_VBUCK5_NEGI_SLOW_SR_EN_SHIFT               7
#define MT6368_PMIC_RG_VBUCK5_RSV_ADDR                            MT6368_BUCK5_ANA_CON13
#define MT6368_PMIC_RG_VBUCK5_RSV_MASK                            0xFF
#define MT6368_PMIC_RG_VBUCK5_RSV_SHIFT                           0
#define MT6368_PMIC_RG_VBUCK5_DVS_DIS_FCCM_ADDR                   MT6368_BUCK5_ANA_CON14
#define MT6368_PMIC_RG_VBUCK5_DVS_DIS_FCCM_MASK                   0x1
#define MT6368_PMIC_RG_VBUCK5_DVS_DIS_FCCM_SHIFT                  0
#define MT6368_PMIC_RG_VBUCK5_OC_STATUS_SEL_ADDR                  MT6368_BUCK5_ANA_CON14
#define MT6368_PMIC_RG_VBUCK5_OC_STATUS_SEL_MASK                  0x1
#define MT6368_PMIC_RG_VBUCK5_OC_STATUS_SEL_SHIFT                 1
#define MT6368_PMIC_RG_VBUCK5_TON_LEVEL_D2_C_ADDR                 MT6368_BUCK5_ANA_CON14
#define MT6368_PMIC_RG_VBUCK5_TON_LEVEL_D2_C_MASK                 0x1
#define MT6368_PMIC_RG_VBUCK5_TON_LEVEL_D2_C_SHIFT                2
#define MT6368_PMIC_RG_VBUCK5_TON_MINOFF_C_ADDR                   MT6368_BUCK5_ANA_CON14
#define MT6368_PMIC_RG_VBUCK5_TON_MINOFF_C_MASK                   0x1
#define MT6368_PMIC_RG_VBUCK5_TON_MINOFF_C_SHIFT                  3
#define MT6368_PMIC_RG_VBUCK5_TON_DIS_MINOFF_C_ADDR               MT6368_BUCK5_ANA_CON14
#define MT6368_PMIC_RG_VBUCK5_TON_DIS_MINOFF_C_MASK               0x1
#define MT6368_PMIC_RG_VBUCK5_TON_DIS_MINOFF_C_SHIFT              4
#define MT6368_PMIC_RG_VBUCK5_TON_TRIM_DUTYFF_ADDR                MT6368_BUCK5_ANA_CON14
#define MT6368_PMIC_RG_VBUCK5_TON_TRIM_DUTYFF_MASK                0x1
#define MT6368_PMIC_RG_VBUCK5_TON_TRIM_DUTYFF_SHIFT               5
#define MT6368_PMIC_RG_VBUCK6_NDIS_EN_ADDR                        MT6368_BUCK6_ANA_CON0
#define MT6368_PMIC_RG_VBUCK6_NDIS_EN_MASK                        0x1
#define MT6368_PMIC_RG_VBUCK6_NDIS_EN_SHIFT                       0
#define MT6368_PMIC_RG_VBUCK6_SLEEP_TIME_ADDR                     MT6368_BUCK6_ANA_CON0
#define MT6368_PMIC_RG_VBUCK6_SLEEP_TIME_MASK                     0x3
#define MT6368_PMIC_RG_VBUCK6_SLEEP_TIME_SHIFT                    1
#define MT6368_PMIC_RG_VBUCK6_LOOPSEL_DIS_ADDR                    MT6368_BUCK6_ANA_CON0
#define MT6368_PMIC_RG_VBUCK6_LOOPSEL_DIS_MASK                    0x1
#define MT6368_PMIC_RG_VBUCK6_LOOPSEL_DIS_SHIFT                   3
#define MT6368_PMIC_RG_VBUCK6_OVP_EN_ADDR                         MT6368_BUCK6_ANA_CON0
#define MT6368_PMIC_RG_VBUCK6_OVP_EN_MASK                         0x1
#define MT6368_PMIC_RG_VBUCK6_OVP_EN_SHIFT                        4
#define MT6368_PMIC_RG_VBUCK6_OVP_VREFSEL_ADDR                    MT6368_BUCK6_ANA_CON0
#define MT6368_PMIC_RG_VBUCK6_OVP_VREFSEL_MASK                    0x1
#define MT6368_PMIC_RG_VBUCK6_OVP_VREFSEL_SHIFT                   5
#define MT6368_PMIC_RG_VBUCK6_TB_DIS_ADDR                         MT6368_BUCK6_ANA_CON0
#define MT6368_PMIC_RG_VBUCK6_TB_DIS_MASK                         0x1
#define MT6368_PMIC_RG_VBUCK6_TB_DIS_SHIFT                        6
#define MT6368_PMIC_RG_VBUCK6_TB_PFM_OFF_ADDR                     MT6368_BUCK6_ANA_CON0
#define MT6368_PMIC_RG_VBUCK6_TB_PFM_OFF_MASK                     0x1
#define MT6368_PMIC_RG_VBUCK6_TB_PFM_OFF_SHIFT                    7
#define MT6368_PMIC_RG_VBUCK6_TB_VREFSEL_ADDR                     MT6368_BUCK6_ANA_CON1
#define MT6368_PMIC_RG_VBUCK6_TB_VREFSEL_MASK                     0x3
#define MT6368_PMIC_RG_VBUCK6_TB_VREFSEL_SHIFT                    0
#define MT6368_PMIC_RG_VBUCK6_TON_EXTEND_EN_ADDR                  MT6368_BUCK6_ANA_CON1
#define MT6368_PMIC_RG_VBUCK6_TON_EXTEND_EN_MASK                  0x1
#define MT6368_PMIC_RG_VBUCK6_TON_EXTEND_EN_SHIFT                 2
#define MT6368_PMIC_RG_VBUCK6_VBAT_LOW_DIS_ADDR                   MT6368_BUCK6_ANA_CON1
#define MT6368_PMIC_RG_VBUCK6_VBAT_LOW_DIS_MASK                   0x1
#define MT6368_PMIC_RG_VBUCK6_VBAT_LOW_DIS_SHIFT                  3
#define MT6368_PMIC_RG_VBUCK6_VBAT_HI_DIS_ADDR                    MT6368_BUCK6_ANA_CON1
#define MT6368_PMIC_RG_VBUCK6_VBAT_HI_DIS_MASK                    0x1
#define MT6368_PMIC_RG_VBUCK6_VBAT_HI_DIS_SHIFT                   4
#define MT6368_PMIC_RG_VBUCK6_VOUT_HI_DIS_ADDR                    MT6368_BUCK6_ANA_CON1
#define MT6368_PMIC_RG_VBUCK6_VOUT_HI_DIS_MASK                    0x1
#define MT6368_PMIC_RG_VBUCK6_VOUT_HI_DIS_SHIFT                   5
#define MT6368_PMIC_RG_VBUCK6_FUGON_ADDR                          MT6368_BUCK6_ANA_CON1
#define MT6368_PMIC_RG_VBUCK6_FUGON_MASK                          0x1
#define MT6368_PMIC_RG_VBUCK6_FUGON_SHIFT                         6
#define MT6368_PMIC_RG_VBUCK6_FLGON_ADDR                          MT6368_BUCK6_ANA_CON1
#define MT6368_PMIC_RG_VBUCK6_FLGON_MASK                          0x1
#define MT6368_PMIC_RG_VBUCK6_FLGON_SHIFT                         7
#define MT6368_PMIC_RG_VBUCK6_RAMP_AC_ADDR                        MT6368_BUCK6_ANA_CON2
#define MT6368_PMIC_RG_VBUCK6_RAMP_AC_MASK                        0x1
#define MT6368_PMIC_RG_VBUCK6_RAMP_AC_SHIFT                       0
#define MT6368_PMIC_RG_VBUCK6_URT_EN_ADDR                         MT6368_BUCK6_ANA_CON2
#define MT6368_PMIC_RG_VBUCK6_URT_EN_MASK                         0x1
#define MT6368_PMIC_RG_VBUCK6_URT_EN_SHIFT                        2
#define MT6368_PMIC_RG_VBUCK6_RETENTION_EN_ADDR                   MT6368_BUCK6_ANA_CON2
#define MT6368_PMIC_RG_VBUCK6_RETENTION_EN_MASK                   0x1
#define MT6368_PMIC_RG_VBUCK6_RETENTION_EN_SHIFT                  3
#define MT6368_PMIC_RG_VBUCK6_SONIC_EN_ADDR                       MT6368_BUCK6_ANA_CON2
#define MT6368_PMIC_RG_VBUCK6_SONIC_EN_MASK                       0x1
#define MT6368_PMIC_RG_VBUCK6_SONIC_EN_SHIFT                      4
#define MT6368_PMIC_RG_VBUCK6_GROUNDSEL_ADDR                      MT6368_BUCK6_ANA_CON2
#define MT6368_PMIC_RG_VBUCK6_GROUNDSEL_MASK                      0x1
#define MT6368_PMIC_RG_VBUCK6_GROUNDSEL_SHIFT                     5
#define MT6368_PMIC_RG_VBUCK6_DLC_ADDR                            MT6368_BUCK6_ANA_CON2
#define MT6368_PMIC_RG_VBUCK6_DLC_MASK                            0x3
#define MT6368_PMIC_RG_VBUCK6_DLC_SHIFT                           6
#define MT6368_PMIC_RG_VBUCK6_RCB_ADDR                            MT6368_BUCK6_ANA_CON3
#define MT6368_PMIC_RG_VBUCK6_RCB_MASK                            0x7
#define MT6368_PMIC_RG_VBUCK6_RCB_SHIFT                           0
#define MT6368_PMIC_RG_VBUCK6_UG_SR_ADDR                          MT6368_BUCK6_ANA_CON3
#define MT6368_PMIC_RG_VBUCK6_UG_SR_MASK                          0x3
#define MT6368_PMIC_RG_VBUCK6_UG_SR_SHIFT                         3
#define MT6368_PMIC_RG_VBUCK6_LG_SR_ADDR                          MT6368_BUCK6_ANA_CON3
#define MT6368_PMIC_RG_VBUCK6_LG_SR_MASK                          0x3
#define MT6368_PMIC_RG_VBUCK6_LG_SR_SHIFT                         5
#define MT6368_PMIC_RG_VBUCK6_ECOT_EN_ADDR                        MT6368_BUCK6_ANA_CON3
#define MT6368_PMIC_RG_VBUCK6_ECOT_EN_MASK                        0x1
#define MT6368_PMIC_RG_VBUCK6_ECOT_EN_SHIFT                       7
#define MT6368_PMIC_RG_VBUCK6_OCP_ADDR                            MT6368_BUCK6_ANA_CON4
#define MT6368_PMIC_RG_VBUCK6_OCP_MASK                            0x7
#define MT6368_PMIC_RG_VBUCK6_OCP_SHIFT                           0
#define MT6368_PMIC_RG_VBUCK6_OCN_ADDR                            MT6368_BUCK6_ANA_CON4
#define MT6368_PMIC_RG_VBUCK6_OCN_MASK                            0x7
#define MT6368_PMIC_RG_VBUCK6_OCN_SHIFT                           3
#define MT6368_PMIC_RG_VBUCK6_DUMMY_LOAD_EN_ADDR                  MT6368_BUCK6_ANA_CON4
#define MT6368_PMIC_RG_VBUCK6_DUMMY_LOAD_EN_MASK                  0x1
#define MT6368_PMIC_RG_VBUCK6_DUMMY_LOAD_EN_SHIFT                 6
#define MT6368_PMIC_RG_VBUCK6_RON_TM_ADDR                         MT6368_BUCK6_ANA_CON4
#define MT6368_PMIC_RG_VBUCK6_RON_TM_MASK                         0x1
#define MT6368_PMIC_RG_VBUCK6_RON_TM_SHIFT                        7
#define MT6368_PMIC_RG_VBUCK6_DIGMON_SEL_ADDR                     MT6368_BUCK6_ANA_CON5
#define MT6368_PMIC_RG_VBUCK6_DIGMON_SEL_MASK                     0x3F
#define MT6368_PMIC_RG_VBUCK6_DIGMON_SEL_SHIFT                    0
#define MT6368_PMIC_RGS_VBUCK6_OC_STATUS_ADDR                     MT6368_BUCK6_ANA_CON6
#define MT6368_PMIC_RGS_VBUCK6_OC_STATUS_MASK                     0x1
#define MT6368_PMIC_RGS_VBUCK6_OC_STATUS_SHIFT                    0
#define MT6368_PMIC_RGS_VBUCK6_DIG_MON_ADDR                       MT6368_BUCK6_ANA_CON6
#define MT6368_PMIC_RGS_VBUCK6_DIG_MON_MASK                       0x1
#define MT6368_PMIC_RGS_VBUCK6_DIG_MON_SHIFT                      1
#define MT6368_PMIC_RG_VBUCK6_UG_ONSR_ADDR                        MT6368_BUCK6_ANA_CON6
#define MT6368_PMIC_RG_VBUCK6_UG_ONSR_MASK                        0x3
#define MT6368_PMIC_RG_VBUCK6_UG_ONSR_SHIFT                       2
#define MT6368_PMIC_RG_VBUCK6_LXRON_ADDR                          MT6368_BUCK6_ANA_CON6
#define MT6368_PMIC_RG_VBUCK6_LXRON_MASK                          0x1
#define MT6368_PMIC_RG_VBUCK6_LXRON_SHIFT                         4
#define MT6368_PMIC_RG_VBUCK6_RSVH_ADDR                           MT6368_BUCK6_ANA_CON7
#define MT6368_PMIC_RG_VBUCK6_RSVH_MASK                           0xFF
#define MT6368_PMIC_RG_VBUCK6_RSVH_SHIFT                          0
#define MT6368_PMIC_RG_VBUCK6_RSVL_ADDR                           MT6368_BUCK6_ANA_CON8
#define MT6368_PMIC_RG_VBUCK6_RSVL_MASK                           0xFF
#define MT6368_PMIC_RG_VBUCK6_RSVL_SHIFT                          0
#define MT6368_PMIC_RG_VBUCK6_TM_ADDR                             MT6368_BUCK6_ANA_CON9
#define MT6368_PMIC_RG_VBUCK6_TM_MASK                             0xF
#define MT6368_PMIC_RG_VBUCK6_TM_SHIFT                            0
#define MT6368_PMIC_RG_VBUCK6_TM_KEY_ADDR                         MT6368_BUCK6_ANA_CON9
#define MT6368_PMIC_RG_VBUCK6_TM_KEY_MASK                         0x7
#define MT6368_PMIC_RG_VBUCK6_TM_KEY_SHIFT                        4
#define MT6368_PMIC_RG_VBUCK6_TMDL_ADDR                           MT6368_BUCK6_ANA_CON10
#define MT6368_PMIC_RG_VBUCK6_TMDL_MASK                           0x1
#define MT6368_PMIC_RG_VBUCK6_TMDL_SHIFT                          2
#define MT6368_PMIC_RG_VBUCK6_SR_VBAT_ADDR                        MT6368_BUCK6_ANA_CON10
#define MT6368_PMIC_RG_VBUCK6_SR_VBAT_MASK                        0x1
#define MT6368_PMIC_RG_VBUCK6_SR_VBAT_SHIFT                       3
#define MT6368_PMIC_RG_VBUCK6_FCCM_ADDR                           MT6368_BUCK6_ANA_CON11
#define MT6368_PMIC_RG_VBUCK6_FCCM_MASK                           0x1
#define MT6368_PMIC_RG_VBUCK6_FCCM_SHIFT                          0
#define MT6368_PMIC_RGS_VBUCK6_PG_STATUS_ADDR                     MT6368_BUCK6_ANA_CON11
#define MT6368_PMIC_RGS_VBUCK6_PG_STATUS_MASK                     0x1
#define MT6368_PMIC_RGS_VBUCK6_PG_STATUS_SHIFT                    5
#define MT6368_PMIC_RG_VBUCK6_AZC_DIS_ADDR                        MT6368_BUCK6_ANA_CON11
#define MT6368_PMIC_RG_VBUCK6_AZC_DIS_MASK                        0x1
#define MT6368_PMIC_RG_VBUCK6_AZC_DIS_SHIFT                       6
#define MT6368_PMIC_RG_VBUCK6_AZC_DVS_DIS_ADDR                    MT6368_BUCK6_ANA_CON11
#define MT6368_PMIC_RG_VBUCK6_AZC_DVS_DIS_MASK                    0x1
#define MT6368_PMIC_RG_VBUCK6_AZC_DVS_DIS_SHIFT                   7
#define MT6368_PMIC_RG_VBUCK6_AZC_SAMPLE_TIME_ADDR                MT6368_BUCK6_ANA_CON12
#define MT6368_PMIC_RG_VBUCK6_AZC_SAMPLE_TIME_MASK                0x3
#define MT6368_PMIC_RG_VBUCK6_AZC_SAMPLE_TIME_SHIFT               0
#define MT6368_PMIC_RG_VBUCK6_VCB_EN_ADDR                         MT6368_BUCK6_ANA_CON12
#define MT6368_PMIC_RG_VBUCK6_VCB_EN_MASK                         0x1
#define MT6368_PMIC_RG_VBUCK6_VCB_EN_SHIFT                        2
#define MT6368_PMIC_RG_VBUCK6_RVCB_ADDR                           MT6368_BUCK6_ANA_CON12
#define MT6368_PMIC_RG_VBUCK6_RVCB_MASK                           0x3
#define MT6368_PMIC_RG_VBUCK6_RVCB_SHIFT                          3
#define MT6368_PMIC_RG_VBUCK6_ECOT_HVO_EN_ADDR                    MT6368_BUCK6_ANA_CON12
#define MT6368_PMIC_RG_VBUCK6_ECOT_HVO_EN_MASK                    0x1
#define MT6368_PMIC_RG_VBUCK6_ECOT_HVO_EN_SHIFT                   5
#define MT6368_PMIC_RG_VBUCK6_VBATLOW_RAMPRSHORT_ADDR             MT6368_BUCK6_ANA_CON12
#define MT6368_PMIC_RG_VBUCK6_VBATLOW_RAMPRSHORT_MASK             0x1
#define MT6368_PMIC_RG_VBUCK6_VBATLOW_RAMPRSHORT_SHIFT            6
#define MT6368_PMIC_RG_VBUCK6_NEGI_SLOW_SR_EN_ADDR                MT6368_BUCK6_ANA_CON12
#define MT6368_PMIC_RG_VBUCK6_NEGI_SLOW_SR_EN_MASK                0x1
#define MT6368_PMIC_RG_VBUCK6_NEGI_SLOW_SR_EN_SHIFT               7
#define MT6368_PMIC_RG_VBUCK6_RSV_ADDR                            MT6368_BUCK6_ANA_CON13
#define MT6368_PMIC_RG_VBUCK6_RSV_MASK                            0xFF
#define MT6368_PMIC_RG_VBUCK6_RSV_SHIFT                           0
#define MT6368_PMIC_RG_VBUCK6_DVS_DIS_FCCM_ADDR                   MT6368_BUCK6_ANA_CON14
#define MT6368_PMIC_RG_VBUCK6_DVS_DIS_FCCM_MASK                   0x1
#define MT6368_PMIC_RG_VBUCK6_DVS_DIS_FCCM_SHIFT                  0
#define MT6368_PMIC_RG_VBUCK6_OC_STATUS_SEL_ADDR                  MT6368_BUCK6_ANA_CON14
#define MT6368_PMIC_RG_VBUCK6_OC_STATUS_SEL_MASK                  0x1
#define MT6368_PMIC_RG_VBUCK6_OC_STATUS_SEL_SHIFT                 1
#define MT6368_PMIC_RG_VBUCK6_TON_LEVEL_D2_C_ADDR                 MT6368_BUCK6_ANA_CON14
#define MT6368_PMIC_RG_VBUCK6_TON_LEVEL_D2_C_MASK                 0x1
#define MT6368_PMIC_RG_VBUCK6_TON_LEVEL_D2_C_SHIFT                2
#define MT6368_PMIC_RG_VBUCK6_TON_MINOFF_C_ADDR                   MT6368_BUCK6_ANA_CON14
#define MT6368_PMIC_RG_VBUCK6_TON_MINOFF_C_MASK                   0x1
#define MT6368_PMIC_RG_VBUCK6_TON_MINOFF_C_SHIFT                  3
#define MT6368_PMIC_RG_VBUCK6_TON_DIS_MINOFF_C_ADDR               MT6368_BUCK6_ANA_CON14
#define MT6368_PMIC_RG_VBUCK6_TON_DIS_MINOFF_C_MASK               0x1
#define MT6368_PMIC_RG_VBUCK6_TON_DIS_MINOFF_C_SHIFT              4
#define MT6368_PMIC_RG_VBUCK6_TON_TRIM_DUTYFF_ADDR                MT6368_BUCK6_ANA_CON14
#define MT6368_PMIC_RG_VBUCK6_TON_TRIM_DUTYFF_MASK                0x1
#define MT6368_PMIC_RG_VBUCK6_TON_TRIM_DUTYFF_SHIFT               5
#define MT6368_PMIC_RG_VPA_NDIS_EN_ADDR                           MT6368_VPA_ANA_CON0
#define MT6368_PMIC_RG_VPA_NDIS_EN_MASK                           0x1
#define MT6368_PMIC_RG_VPA_NDIS_EN_SHIFT                          0
#define MT6368_PMIC_RG_VPA_MODESET_ADDR                           MT6368_VPA_ANA_CON0
#define MT6368_PMIC_RG_VPA_MODESET_MASK                           0x1
#define MT6368_PMIC_RG_VPA_MODESET_SHIFT                          1
#define MT6368_PMIC_RG_VPA_CC_ADDR                                MT6368_VPA_ANA_CON0
#define MT6368_PMIC_RG_VPA_CC_MASK                                0x3
#define MT6368_PMIC_RG_VPA_CC_SHIFT                               2
#define MT6368_PMIC_RG_VPA_CSR_ADDR                               MT6368_VPA_ANA_CON0
#define MT6368_PMIC_RG_VPA_CSR_MASK                               0x3
#define MT6368_PMIC_RG_VPA_CSR_SHIFT                              4
#define MT6368_PMIC_RG_VPA_CSMIR_ADDR                             MT6368_VPA_ANA_CON0
#define MT6368_PMIC_RG_VPA_CSMIR_MASK                             0x3
#define MT6368_PMIC_RG_VPA_CSMIR_SHIFT                            6
#define MT6368_PMIC_RG_VPA_CSL_ADDR                               MT6368_VPA_ANA_CON1
#define MT6368_PMIC_RG_VPA_CSL_MASK                               0x3
#define MT6368_PMIC_RG_VPA_CSL_SHIFT                              0
#define MT6368_PMIC_RG_VPA_SLP_ADDR                               MT6368_VPA_ANA_CON1
#define MT6368_PMIC_RG_VPA_SLP_MASK                               0x3
#define MT6368_PMIC_RG_VPA_SLP_SHIFT                              2
#define MT6368_PMIC_RG_VPA_ZXFT_L_ADDR                            MT6368_VPA_ANA_CON1
#define MT6368_PMIC_RG_VPA_ZXFT_L_MASK                            0x1
#define MT6368_PMIC_RG_VPA_ZXFT_L_SHIFT                           4
#define MT6368_PMIC_RG_VPA_CP_FWUPOFF_ADDR                        MT6368_VPA_ANA_CON1
#define MT6368_PMIC_RG_VPA_CP_FWUPOFF_MASK                        0x1
#define MT6368_PMIC_RG_VPA_CP_FWUPOFF_SHIFT                       5
#define MT6368_PMIC_RG_VPA_NONAUDIBLE_EN_ADDR                     MT6368_VPA_ANA_CON1
#define MT6368_PMIC_RG_VPA_NONAUDIBLE_EN_MASK                     0x1
#define MT6368_PMIC_RG_VPA_NONAUDIBLE_EN_SHIFT                    6
#define MT6368_PMIC_RG_VPA_RZSEL_ADDR                             MT6368_VPA_ANA_CON2
#define MT6368_PMIC_RG_VPA_RZSEL_MASK                             0x3
#define MT6368_PMIC_RG_VPA_RZSEL_SHIFT                            0
#define MT6368_PMIC_RG_VPA_SLEW_ADDR                              MT6368_VPA_ANA_CON2
#define MT6368_PMIC_RG_VPA_SLEW_MASK                              0x3
#define MT6368_PMIC_RG_VPA_SLEW_SHIFT                             2
#define MT6368_PMIC_RG_VPA_SLEW_NMOS_ADDR                         MT6368_VPA_ANA_CON2
#define MT6368_PMIC_RG_VPA_SLEW_NMOS_MASK                         0x3
#define MT6368_PMIC_RG_VPA_SLEW_NMOS_SHIFT                        4
#define MT6368_PMIC_RG_VPA_MIN_ON_ADDR                            MT6368_VPA_ANA_CON2
#define MT6368_PMIC_RG_VPA_MIN_ON_MASK                            0x3
#define MT6368_PMIC_RG_VPA_MIN_ON_SHIFT                           6
#define MT6368_PMIC_RG_VPA_BURST_SEL_ADDR                         MT6368_VPA_ANA_CON3
#define MT6368_PMIC_RG_VPA_BURST_SEL_MASK                         0x3
#define MT6368_PMIC_RG_VPA_BURST_SEL_SHIFT                        0
#define MT6368_PMIC_RG_VPA_ZC_ADDR                                MT6368_VPA_ANA_CON4
#define MT6368_PMIC_RG_VPA_ZC_MASK                                0x3
#define MT6368_PMIC_RG_VPA_ZC_SHIFT                               0
#define MT6368_PMIC_RG_VPA_RSV1_ADDR                              MT6368_VPA_ANA_CON5
#define MT6368_PMIC_RG_VPA_RSV1_MASK                              0xFF
#define MT6368_PMIC_RG_VPA_RSV1_SHIFT                             0
#define MT6368_PMIC_RG_VPA_RSV2_ADDR                              MT6368_VPA_ANA_CON6
#define MT6368_PMIC_RG_VPA_RSV2_MASK                              0xFF
#define MT6368_PMIC_RG_VPA_RSV2_SHIFT                             0
#define MT6368_PMIC_RGS_VPA_OC_STATUS_ADDR                        MT6368_VPA_ANA_CON7
#define MT6368_PMIC_RGS_VPA_OC_STATUS_MASK                        0x1
#define MT6368_PMIC_RGS_VPA_OC_STATUS_SHIFT                       0
#define MT6368_PMIC_RGS_VPA_AZC_ZX_ADDR                           MT6368_VPA_ANA_CON7
#define MT6368_PMIC_RGS_VPA_AZC_ZX_MASK                           0x1
#define MT6368_PMIC_RGS_VPA_AZC_ZX_SHIFT                          1
#define MT6368_PMIC_RGS_VPA_DIG_MON_ADDR                          MT6368_VPA_ANA_CON7
#define MT6368_PMIC_RGS_VPA_DIG_MON_MASK                          0x1
#define MT6368_PMIC_RGS_VPA_DIG_MON_SHIFT                         2
#define MT6368_PMIC_RG_VPA_RESERVED1_ADDR                         MT6368_VPA_ANA_CON7
#define MT6368_PMIC_RG_VPA_RESERVED1_MASK                         0x3
#define MT6368_PMIC_RG_VPA_RESERVED1_SHIFT                        3
#define MT6368_PMIC_RG_VPA_RESERVED2_ADDR                         MT6368_VPA_ANA_CON7
#define MT6368_PMIC_RG_VPA_RESERVED2_MASK                         0x3
#define MT6368_PMIC_RG_VPA_RESERVED2_SHIFT                        5
#define MT6368_PMIC_RG_VPA_RESERVED3_ADDR                         MT6368_VPA_ANA_CON8
#define MT6368_PMIC_RG_VPA_RESERVED3_MASK                         0x3
#define MT6368_PMIC_RG_VPA_RESERVED3_SHIFT                        0
#define MT6368_PMIC_RG_VPA_RESERVED4_ADDR                         MT6368_VPA_ANA_CON8
#define MT6368_PMIC_RG_VPA_RESERVED4_MASK                         0x3
#define MT6368_PMIC_RG_VPA_RESERVED4_SHIFT                        2
#define MT6368_PMIC_RG_VPA_ZXFT_H_ADDR                            MT6368_VPA_ANA_CON8
#define MT6368_PMIC_RG_VPA_ZXFT_H_MASK                            0x1
#define MT6368_PMIC_RG_VPA_ZXFT_H_SHIFT                           4
#define MT6368_PMIC_RG_VPA_DECODE_TMB_ADDR                        MT6368_VPA_ANA_CON8
#define MT6368_PMIC_RG_VPA_DECODE_TMB_MASK                        0x1
#define MT6368_PMIC_RG_VPA_DECODE_TMB_SHIFT                       5
#define MT6368_PMIC_RG_VPA_RSV3_ADDR                              MT6368_VPA_ANA_CON9
#define MT6368_PMIC_RG_VPA_RSV3_MASK                              0xFF
#define MT6368_PMIC_RG_VPA_RSV3_SHIFT                             0
#define MT6368_PMIC_RG_VPA_DGM_RSV1_V18_ADDR                      MT6368_VPA_ANA_CON10
#define MT6368_PMIC_RG_VPA_DGM_RSV1_V18_MASK                      0xFF
#define MT6368_PMIC_RG_VPA_DGM_RSV1_V18_SHIFT                     0
#define MT6368_PMIC_RG_VPA_DGM_EN_V18_ADDR                        MT6368_VPA_ANA_CON11
#define MT6368_PMIC_RG_VPA_DGM_EN_V18_MASK                        0x1
#define MT6368_PMIC_RG_VPA_DGM_EN_V18_SHIFT                       0
#define MT6368_PMIC_RG_VPA_DGM_S4_VTH_V18_ADDR                    MT6368_VPA_ANA_CON11
#define MT6368_PMIC_RG_VPA_DGM_S4_VTH_V18_MASK                    0x3
#define MT6368_PMIC_RG_VPA_DGM_S4_VTH_V18_SHIFT                   1
#define MT6368_PMIC_RG_VPA_DGM_S0_VTH_V18_ADDR                    MT6368_VPA_ANA_CON11
#define MT6368_PMIC_RG_VPA_DGM_S0_VTH_V18_MASK                    0x3
#define MT6368_PMIC_RG_VPA_DGM_S0_VTH_V18_SHIFT                   3
#define MT6368_PMIC_RG_VPA_DGM_S1_VTH_V18_ADDR                    MT6368_VPA_ANA_CON11
#define MT6368_PMIC_RG_VPA_DGM_S1_VTH_V18_MASK                    0x3
#define MT6368_PMIC_RG_VPA_DGM_S1_VTH_V18_SHIFT                   5
#define MT6368_PMIC_RG_VPA_DVS_HYS_EN_V18_ADDR                    MT6368_VPA_ANA_CON11
#define MT6368_PMIC_RG_VPA_DVS_HYS_EN_V18_MASK                    0x1
#define MT6368_PMIC_RG_VPA_DVS_HYS_EN_V18_SHIFT                   7
#define MT6368_PMIC_RG_VPA_DGM_RSV2_V18_ADDR                      MT6368_VPA_ANA_CON12
#define MT6368_PMIC_RG_VPA_DGM_RSV2_V18_MASK                      0xFF
#define MT6368_PMIC_RG_VPA_DGM_RSV2_V18_SHIFT                     0
#define MT6368_PMIC_RG_VPA_DGM_S2_VTH_V18_ADDR                    MT6368_VPA_ANA_CON13
#define MT6368_PMIC_RG_VPA_DGM_S2_VTH_V18_MASK                    0x3
#define MT6368_PMIC_RG_VPA_DGM_S2_VTH_V18_SHIFT                   0
#define MT6368_PMIC_RG_VPA_DGM_S3_VTH_V18_ADDR                    MT6368_VPA_ANA_CON13
#define MT6368_PMIC_RG_VPA_DGM_S3_VTH_V18_MASK                    0x3
#define MT6368_PMIC_RG_VPA_DGM_S3_VTH_V18_SHIFT                   2
#define MT6368_PMIC_RG_VPA_HYS_VTH_V18_ADDR                       MT6368_VPA_ANA_CON13
#define MT6368_PMIC_RG_VPA_HYS_VTH_V18_MASK                       0x3
#define MT6368_PMIC_RG_VPA_HYS_VTH_V18_SHIFT                      4
#define MT6368_PMIC_BUCK_ANA1_ELR_LEN_ADDR                        MT6368_BUCK_ANA1_ELR_NUM
#define MT6368_PMIC_BUCK_ANA1_ELR_LEN_MASK                        0xFF
#define MT6368_PMIC_BUCK_ANA1_ELR_LEN_SHIFT                       0
#define MT6368_PMIC_RG_VBUCK5_ZC_TRIM_ADDR                        MT6368_BUCK5_ELR_0
#define MT6368_PMIC_RG_VBUCK5_ZC_TRIM_MASK                        0x3F
#define MT6368_PMIC_RG_VBUCK5_ZC_TRIM_SHIFT                       0
#define MT6368_PMIC_RG_VBUCK5_CCOMP_ADDR                          MT6368_BUCK5_ELR_1
#define MT6368_PMIC_RG_VBUCK5_CCOMP_MASK                          0x3
#define MT6368_PMIC_RG_VBUCK5_CCOMP_SHIFT                         0
#define MT6368_PMIC_RG_VBUCK5_RCOMP_ADDR                          MT6368_BUCK5_ELR_1
#define MT6368_PMIC_RG_VBUCK5_RCOMP_MASK                          0xF
#define MT6368_PMIC_RG_VBUCK5_RCOMP_SHIFT                         2
#define MT6368_PMIC_RG_VBUCK5_OC_D3P5_ADDR                        MT6368_BUCK5_ELR_1
#define MT6368_PMIC_RG_VBUCK5_OC_D3P5_MASK                        0x1
#define MT6368_PMIC_RG_VBUCK5_OC_D3P5_SHIFT                       6
#define MT6368_PMIC_RG_VBUCK5_RAMP_SLP_ADDR                       MT6368_BUCK5_ELR_2
#define MT6368_PMIC_RG_VBUCK5_RAMP_SLP_MASK                       0x7
#define MT6368_PMIC_RG_VBUCK5_RAMP_SLP_SHIFT                      0
#define MT6368_PMIC_RG_VBUCK5_NLIM_TRIM_ADDR                      MT6368_BUCK5_ELR_2
#define MT6368_PMIC_RG_VBUCK5_NLIM_TRIM_MASK                      0x1F
#define MT6368_PMIC_RG_VBUCK5_NLIM_TRIM_SHIFT                     3
#define MT6368_PMIC_RG_VBUCK5_TON_TRIM_ADDR                       MT6368_BUCK5_ELR_3
#define MT6368_PMIC_RG_VBUCK5_TON_TRIM_MASK                       0x7F
#define MT6368_PMIC_RG_VBUCK5_TON_TRIM_SHIFT                      0
#define MT6368_PMIC_RG_VBUCK5_FB_D2_ADDR                          MT6368_BUCK5_ELR_3
#define MT6368_PMIC_RG_VBUCK5_FB_D2_MASK                          0x1
#define MT6368_PMIC_RG_VBUCK5_FB_D2_SHIFT                         7
#define MT6368_PMIC_RG_VBUCK5_PFM_PEAK_ADDR                       MT6368_BUCK5_ELR_4
#define MT6368_PMIC_RG_VBUCK5_PFM_PEAK_MASK                       0xF
#define MT6368_PMIC_RG_VBUCK5_PFM_PEAK_SHIFT                      0
#define MT6368_PMIC_RG_VBUCK5_SONIC_PFM_PEAK_ADDR                 MT6368_BUCK5_ELR_4
#define MT6368_PMIC_RG_VBUCK5_SONIC_PFM_PEAK_MASK                 0xF
#define MT6368_PMIC_RG_VBUCK5_SONIC_PFM_PEAK_SHIFT                4
#define MT6368_PMIC_RG_VBUCK5_ECOT_TRIM_ADDR                      MT6368_BUCK5_ELR_5
#define MT6368_PMIC_RG_VBUCK5_ECOT_TRIM_MASK                      0x7
#define MT6368_PMIC_RG_VBUCK5_ECOT_TRIM_SHIFT                     0
#define MT6368_PMIC_RG_VBUCK5_CSNSLP_TRIM_ADDR                    MT6368_BUCK5_ELR_5
#define MT6368_PMIC_RG_VBUCK5_CSNSLP_TRIM_MASK                    0xF
#define MT6368_PMIC_RG_VBUCK5_CSNSLP_TRIM_SHIFT                   3
#define MT6368_PMIC_RG_VBUCK5_OC_D2P5_ADDR                        MT6368_BUCK5_ELR_5
#define MT6368_PMIC_RG_VBUCK5_OC_D2P5_MASK                        0x1
#define MT6368_PMIC_RG_VBUCK5_OC_D2P5_SHIFT                       7
#define MT6368_PMIC_RG_VBUCK5_CSPSLP_TRIM_ADDR                    MT6368_BUCK5_ELR_6
#define MT6368_PMIC_RG_VBUCK5_CSPSLP_TRIM_MASK                    0xF
#define MT6368_PMIC_RG_VBUCK5_CSPSLP_TRIM_SHIFT                   0
#define MT6368_PMIC_RG_VBUCK5_RSV_EFUSE_ADDR                      MT6368_BUCK5_ELR_6
#define MT6368_PMIC_RG_VBUCK5_RSV_EFUSE_MASK                      0xF
#define MT6368_PMIC_RG_VBUCK5_RSV_EFUSE_SHIFT                     4
#define MT6368_PMIC_RG_VBUCK5_DRIVER_SR_TRIM_ADDR                 MT6368_BUCK5_ELR_7
#define MT6368_PMIC_RG_VBUCK5_DRIVER_SR_TRIM_MASK                 0x7
#define MT6368_PMIC_RG_VBUCK5_DRIVER_SR_TRIM_SHIFT                0
#define MT6368_PMIC_RG_VBUCK5_RAMPR_DIV_ADDR                      MT6368_BUCK5_ELR_7
#define MT6368_PMIC_RG_VBUCK5_RAMPR_DIV_MASK                      0x7
#define MT6368_PMIC_RG_VBUCK5_RAMPR_DIV_SHIFT                     3
#define MT6368_PMIC_RG_VBUCK5_RAMPC_DIV_ADDR                      MT6368_BUCK5_ELR_7
#define MT6368_PMIC_RG_VBUCK5_RAMPC_DIV_MASK                      0x3
#define MT6368_PMIC_RG_VBUCK5_RAMPC_DIV_SHIFT                     6
#define MT6368_PMIC_RG_VBUCK6_ZC_TRIM_ADDR                        MT6368_BUCK5_ELR_8
#define MT6368_PMIC_RG_VBUCK6_ZC_TRIM_MASK                        0x3F
#define MT6368_PMIC_RG_VBUCK6_ZC_TRIM_SHIFT                       0
#define MT6368_PMIC_RG_VBUCK6_CCOMP_ADDR                          MT6368_BUCK5_ELR_9
#define MT6368_PMIC_RG_VBUCK6_CCOMP_MASK                          0x3
#define MT6368_PMIC_RG_VBUCK6_CCOMP_SHIFT                         0
#define MT6368_PMIC_RG_VBUCK6_RCOMP_ADDR                          MT6368_BUCK5_ELR_9
#define MT6368_PMIC_RG_VBUCK6_RCOMP_MASK                          0xF
#define MT6368_PMIC_RG_VBUCK6_RCOMP_SHIFT                         2
#define MT6368_PMIC_RG_VBUCK6_OC_D3P5_ADDR                        MT6368_BUCK5_ELR_9
#define MT6368_PMIC_RG_VBUCK6_OC_D3P5_MASK                        0x1
#define MT6368_PMIC_RG_VBUCK6_OC_D3P5_SHIFT                       6
#define MT6368_PMIC_RG_VBUCK6_RAMP_SLP_ADDR                       MT6368_BUCK5_ELR_10
#define MT6368_PMIC_RG_VBUCK6_RAMP_SLP_MASK                       0x7
#define MT6368_PMIC_RG_VBUCK6_RAMP_SLP_SHIFT                      0
#define MT6368_PMIC_RG_VBUCK6_NLIM_TRIM_ADDR                      MT6368_BUCK5_ELR_10
#define MT6368_PMIC_RG_VBUCK6_NLIM_TRIM_MASK                      0x1F
#define MT6368_PMIC_RG_VBUCK6_NLIM_TRIM_SHIFT                     3
#define MT6368_PMIC_RG_VBUCK6_TON_TRIM_ADDR                       MT6368_BUCK5_ELR_11
#define MT6368_PMIC_RG_VBUCK6_TON_TRIM_MASK                       0x7F
#define MT6368_PMIC_RG_VBUCK6_TON_TRIM_SHIFT                      0
#define MT6368_PMIC_RG_VBUCK6_FB_D2_ADDR                          MT6368_BUCK5_ELR_11
#define MT6368_PMIC_RG_VBUCK6_FB_D2_MASK                          0x1
#define MT6368_PMIC_RG_VBUCK6_FB_D2_SHIFT                         7
#define MT6368_PMIC_RG_VBUCK6_PFM_PEAK_ADDR                       MT6368_BUCK5_ELR_12
#define MT6368_PMIC_RG_VBUCK6_PFM_PEAK_MASK                       0xF
#define MT6368_PMIC_RG_VBUCK6_PFM_PEAK_SHIFT                      0
#define MT6368_PMIC_RG_VBUCK6_SONIC_PFM_PEAK_ADDR                 MT6368_BUCK5_ELR_12
#define MT6368_PMIC_RG_VBUCK6_SONIC_PFM_PEAK_MASK                 0xF
#define MT6368_PMIC_RG_VBUCK6_SONIC_PFM_PEAK_SHIFT                4
#define MT6368_PMIC_RG_VBUCK6_ECOT_TRIM_ADDR                      MT6368_BUCK5_ELR_13
#define MT6368_PMIC_RG_VBUCK6_ECOT_TRIM_MASK                      0x7
#define MT6368_PMIC_RG_VBUCK6_ECOT_TRIM_SHIFT                     0
#define MT6368_PMIC_RG_VBUCK6_CSNSLP_TRIM_ADDR                    MT6368_BUCK5_ELR_13
#define MT6368_PMIC_RG_VBUCK6_CSNSLP_TRIM_MASK                    0xF
#define MT6368_PMIC_RG_VBUCK6_CSNSLP_TRIM_SHIFT                   3
#define MT6368_PMIC_RG_VBUCK6_OC_D2P5_ADDR                        MT6368_BUCK5_ELR_13
#define MT6368_PMIC_RG_VBUCK6_OC_D2P5_MASK                        0x1
#define MT6368_PMIC_RG_VBUCK6_OC_D2P5_SHIFT                       7
#define MT6368_PMIC_RG_VBUCK6_CSPSLP_TRIM_ADDR                    MT6368_BUCK5_ELR_14
#define MT6368_PMIC_RG_VBUCK6_CSPSLP_TRIM_MASK                    0xF
#define MT6368_PMIC_RG_VBUCK6_CSPSLP_TRIM_SHIFT                   0
#define MT6368_PMIC_RG_VBUCK6_RSV_EFUSE_ADDR                      MT6368_BUCK5_ELR_14
#define MT6368_PMIC_RG_VBUCK6_RSV_EFUSE_MASK                      0xF
#define MT6368_PMIC_RG_VBUCK6_RSV_EFUSE_SHIFT                     4
#define MT6368_PMIC_RG_VBUCK6_DRIVER_SR_TRIM_ADDR                 MT6368_BUCK5_ELR_15
#define MT6368_PMIC_RG_VBUCK6_DRIVER_SR_TRIM_MASK                 0x7
#define MT6368_PMIC_RG_VBUCK6_DRIVER_SR_TRIM_SHIFT                0
#define MT6368_PMIC_RG_VBUCK6_RAMPR_DIV_ADDR                      MT6368_BUCK5_ELR_15
#define MT6368_PMIC_RG_VBUCK6_RAMPR_DIV_MASK                      0x7
#define MT6368_PMIC_RG_VBUCK6_RAMPR_DIV_SHIFT                     3
#define MT6368_PMIC_RG_VBUCK6_RAMPC_DIV_ADDR                      MT6368_BUCK5_ELR_15
#define MT6368_PMIC_RG_VBUCK6_RAMPC_DIV_MASK                      0x3
#define MT6368_PMIC_RG_VBUCK6_RAMPC_DIV_SHIFT                     6
#define MT6368_PMIC_RG_VPA_NLIM_SEL_ADDR                          MT6368_BUCK5_ELR_16
#define MT6368_PMIC_RG_VPA_NLIM_SEL_MASK                          0xF
#define MT6368_PMIC_RG_VPA_NLIM_SEL_SHIFT                         0
#define MT6368_PMIC_RG_VPA_DGM_IMAX_SEL_ADDR                      MT6368_BUCK5_ELR_17
#define MT6368_PMIC_RG_VPA_DGM_IMAX_SEL_MASK                      0x3F
#define MT6368_PMIC_RG_VPA_DGM_IMAX_SEL_SHIFT                     0
#define MT6368_PMIC_LDO_TOP_ANA_ID_ADDR                           MT6368_LDO_TOP_ANA_ID
#define MT6368_PMIC_LDO_TOP_ANA_ID_MASK                           0xFF
#define MT6368_PMIC_LDO_TOP_ANA_ID_SHIFT                          0
#define MT6368_PMIC_LDO_TOP_DIG_ID_ADDR                           MT6368_LDO_TOP_DIG_ID
#define MT6368_PMIC_LDO_TOP_DIG_ID_MASK                           0xFF
#define MT6368_PMIC_LDO_TOP_DIG_ID_SHIFT                          0
#define MT6368_PMIC_LDO_TOP_ANA_MINOR_REV_ADDR                    MT6368_LDO_TOP_ANA_REV
#define MT6368_PMIC_LDO_TOP_ANA_MINOR_REV_MASK                    0xF
#define MT6368_PMIC_LDO_TOP_ANA_MINOR_REV_SHIFT                   0
#define MT6368_PMIC_LDO_TOP_ANA_MAJOR_REV_ADDR                    MT6368_LDO_TOP_ANA_REV
#define MT6368_PMIC_LDO_TOP_ANA_MAJOR_REV_MASK                    0xF
#define MT6368_PMIC_LDO_TOP_ANA_MAJOR_REV_SHIFT                   4
#define MT6368_PMIC_LDO_TOP_DIG_MINOR_REV_ADDR                    MT6368_LDO_TOP_DIG_REV
#define MT6368_PMIC_LDO_TOP_DIG_MINOR_REV_MASK                    0xF
#define MT6368_PMIC_LDO_TOP_DIG_MINOR_REV_SHIFT                   0
#define MT6368_PMIC_LDO_TOP_DIG_MAJOR_REV_ADDR                    MT6368_LDO_TOP_DIG_REV
#define MT6368_PMIC_LDO_TOP_DIG_MAJOR_REV_MASK                    0xF
#define MT6368_PMIC_LDO_TOP_DIG_MAJOR_REV_SHIFT                   4
#define MT6368_PMIC_LDO_TOP_CBS_ADDR                              MT6368_LDO_TOP_DBI
#define MT6368_PMIC_LDO_TOP_CBS_MASK                              0x3
#define MT6368_PMIC_LDO_TOP_CBS_SHIFT                             0
#define MT6368_PMIC_LDO_TOP_BIX_ADDR                              MT6368_LDO_TOP_DBI
#define MT6368_PMIC_LDO_TOP_BIX_MASK                              0x3
#define MT6368_PMIC_LDO_TOP_BIX_SHIFT                             2
#define MT6368_PMIC_LDO_TOP_ESP_ADDR                              MT6368_LDO_TOP_ESP
#define MT6368_PMIC_LDO_TOP_ESP_MASK                              0xFF
#define MT6368_PMIC_LDO_TOP_ESP_SHIFT                             0
#define MT6368_PMIC_LDO_TOP_FPI_ADDR                              MT6368_LDO_TOP_FPI
#define MT6368_PMIC_LDO_TOP_FPI_MASK                              0xFF
#define MT6368_PMIC_LDO_TOP_FPI_SHIFT                             0
#define MT6368_PMIC_LDO_TOP_DXI_ADDR                              MT6368_LDO_TOP_DXI
#define MT6368_PMIC_LDO_TOP_DXI_MASK                              0xFF
#define MT6368_PMIC_LDO_TOP_DXI_SHIFT                             0
#define MT6368_PMIC_LDO_TOP_CLK_OFFSET_ADDR                       MT6368_LDO_TPM0
#define MT6368_PMIC_LDO_TOP_CLK_OFFSET_MASK                       0xFF
#define MT6368_PMIC_LDO_TOP_CLK_OFFSET_SHIFT                      0
#define MT6368_PMIC_LDO_TOP_RST_OFFSET_ADDR                       MT6368_LDO_TPM0_H
#define MT6368_PMIC_LDO_TOP_RST_OFFSET_MASK                       0xFF
#define MT6368_PMIC_LDO_TOP_RST_OFFSET_SHIFT                      0
#define MT6368_PMIC_LDO_TOP_INT_OFFSET_ADDR                       MT6368_LDO_TPM1
#define MT6368_PMIC_LDO_TOP_INT_OFFSET_MASK                       0xFF
#define MT6368_PMIC_LDO_TOP_INT_OFFSET_SHIFT                      0
#define MT6368_PMIC_LDO_TOP_INT_LEN_ADDR                          MT6368_LDO_TPM1_H
#define MT6368_PMIC_LDO_TOP_INT_LEN_MASK                          0xFF
#define MT6368_PMIC_LDO_TOP_INT_LEN_SHIFT                         0
#define MT6368_PMIC_RG_LDO_32K_CK_PDN_ADDR                        MT6368_LDO_TOP_CKPDN_CON0
#define MT6368_PMIC_RG_LDO_32K_CK_PDN_MASK                        0x1
#define MT6368_PMIC_RG_LDO_32K_CK_PDN_SHIFT                       0
#define MT6368_PMIC_RG_LDO_INTRP_CK_PDN_ADDR                      MT6368_LDO_TOP_CKPDN_CON0
#define MT6368_PMIC_RG_LDO_INTRP_CK_PDN_MASK                      0x1
#define MT6368_PMIC_RG_LDO_INTRP_CK_PDN_SHIFT                     1
#define MT6368_PMIC_RG_LDO_1M_CK_PDN_ADDR                         MT6368_LDO_TOP_CKPDN_CON0
#define MT6368_PMIC_RG_LDO_1M_CK_PDN_MASK                         0x1
#define MT6368_PMIC_RG_LDO_1M_CK_PDN_SHIFT                        2
#define MT6368_PMIC_RG_LDO_26M_CK_PDN_ADDR                        MT6368_LDO_TOP_CKPDN_CON0
#define MT6368_PMIC_RG_LDO_26M_CK_PDN_MASK                        0x1
#define MT6368_PMIC_RG_LDO_26M_CK_PDN_SHIFT                       3
#define MT6368_PMIC_RG_LDO_32K_CK_PDN_HWEN_ADDR                   MT6368_TOP_TOP_CKHWEN_CON0
#define MT6368_PMIC_RG_LDO_32K_CK_PDN_HWEN_MASK                   0x1
#define MT6368_PMIC_RG_LDO_32K_CK_PDN_HWEN_SHIFT                  0
#define MT6368_PMIC_RG_LDO_INTRP_CK_PDN_HWEN_ADDR                 MT6368_TOP_TOP_CKHWEN_CON0
#define MT6368_PMIC_RG_LDO_INTRP_CK_PDN_HWEN_MASK                 0x1
#define MT6368_PMIC_RG_LDO_INTRP_CK_PDN_HWEN_SHIFT                1
#define MT6368_PMIC_RG_LDO_1M_CK_PDN_HWEN_ADDR                    MT6368_TOP_TOP_CKHWEN_CON0
#define MT6368_PMIC_RG_LDO_1M_CK_PDN_HWEN_MASK                    0x1
#define MT6368_PMIC_RG_LDO_1M_CK_PDN_HWEN_SHIFT                   2
#define MT6368_PMIC_RG_LDO_26M_CK_PDN_HWEN_ADDR                   MT6368_TOP_TOP_CKHWEN_CON0
#define MT6368_PMIC_RG_LDO_26M_CK_PDN_HWEN_MASK                   0x1
#define MT6368_PMIC_RG_LDO_26M_CK_PDN_HWEN_SHIFT                  3
#define MT6368_PMIC_RG_LDO_DCM_MODE_ADDR                          MT6368_LDO_TOP_CLK_DCM_CON0
#define MT6368_PMIC_RG_LDO_DCM_MODE_MASK                          0x1
#define MT6368_PMIC_RG_LDO_DCM_MODE_SHIFT                         0
#define MT6368_PMIC_RG_LDO_VSIM1_STB_26M_CKEN_ADDR                MT6368_LDO_TOP_26M_CLK_DCM_CON0
#define MT6368_PMIC_RG_LDO_VSIM1_STB_26M_CKEN_MASK                0x1
#define MT6368_PMIC_RG_LDO_VSIM1_STB_26M_CKEN_SHIFT               0
#define MT6368_PMIC_RG_LDO_VSIM2_STB_26M_CKEN_ADDR                MT6368_LDO_TOP_26M_CLK_DCM_CON0
#define MT6368_PMIC_RG_LDO_VSIM2_STB_26M_CKEN_MASK                0x1
#define MT6368_PMIC_RG_LDO_VSIM2_STB_26M_CKEN_SHIFT               1
#define MT6368_PMIC_RG_LDO_VMDDR_STB_26M_CKEN_ADDR                MT6368_LDO_TOP_26M_CLK_DCM_CON0
#define MT6368_PMIC_RG_LDO_VMDDR_STB_26M_CKEN_MASK                0x1
#define MT6368_PMIC_RG_LDO_VMDDR_STB_26M_CKEN_SHIFT               2
#define MT6368_PMIC_RG_LDO_VMDDQ_STB_26M_CKEN_ADDR                MT6368_LDO_TOP_26M_CLK_DCM_CON0
#define MT6368_PMIC_RG_LDO_VMDDQ_STB_26M_CKEN_MASK                0x1
#define MT6368_PMIC_RG_LDO_VMDDQ_STB_26M_CKEN_SHIFT               3
#define MT6368_PMIC_RG_LDO_VUSB_STB_26M_CKEN_ADDR                 MT6368_LDO_TOP_26M_CLK_DCM_CON0
#define MT6368_PMIC_RG_LDO_VUSB_STB_26M_CKEN_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VUSB_STB_26M_CKEN_SHIFT                4
#define MT6368_PMIC_RG_LDO_VAUX18_STB_26M_CKEN_ADDR               MT6368_LDO_TOP_26M_CLK_DCM_CON0
#define MT6368_PMIC_RG_LDO_VAUX18_STB_26M_CKEN_MASK               0x1
#define MT6368_PMIC_RG_LDO_VAUX18_STB_26M_CKEN_SHIFT              5
#define MT6368_PMIC_RG_LDO_VRF13_AIF_STB_26M_CKEN_ADDR            MT6368_LDO_TOP_26M_CLK_DCM_CON0
#define MT6368_PMIC_RG_LDO_VRF13_AIF_STB_26M_CKEN_MASK            0x1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_STB_26M_CKEN_SHIFT           6
#define MT6368_PMIC_RG_LDO_VRF18_AIF_STB_26M_CKEN_ADDR            MT6368_LDO_TOP_26M_CLK_DCM_CON0
#define MT6368_PMIC_RG_LDO_VRF18_AIF_STB_26M_CKEN_MASK            0x1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_STB_26M_CKEN_SHIFT           7
#define MT6368_PMIC_RG_LDO_VANT18_STB_26M_CKEN_ADDR               MT6368_LDO_TOP_26M_CLK_DCM_CON1
#define MT6368_PMIC_RG_LDO_VANT18_STB_26M_CKEN_MASK               0x1
#define MT6368_PMIC_RG_LDO_VANT18_STB_26M_CKEN_SHIFT              0
#define MT6368_PMIC_RG_LDO_VIBR_STB_26M_CKEN_ADDR                 MT6368_LDO_TOP_26M_CLK_DCM_CON1
#define MT6368_PMIC_RG_LDO_VIBR_STB_26M_CKEN_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VIBR_STB_26M_CKEN_SHIFT                1
#define MT6368_PMIC_RG_LDO_VIO28_STB_26M_CKEN_ADDR                MT6368_LDO_TOP_26M_CLK_DCM_CON1
#define MT6368_PMIC_RG_LDO_VIO28_STB_26M_CKEN_MASK                0x1
#define MT6368_PMIC_RG_LDO_VIO28_STB_26M_CKEN_SHIFT               2
#define MT6368_PMIC_RG_LDO_VFP_STB_26M_CKEN_ADDR                  MT6368_LDO_TOP_26M_CLK_DCM_CON1
#define MT6368_PMIC_RG_LDO_VFP_STB_26M_CKEN_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VFP_STB_26M_CKEN_SHIFT                 3
#define MT6368_PMIC_RG_LDO_VTP_STB_26M_CKEN_ADDR                  MT6368_LDO_TOP_26M_CLK_DCM_CON1
#define MT6368_PMIC_RG_LDO_VTP_STB_26M_CKEN_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VTP_STB_26M_CKEN_SHIFT                 4
#define MT6368_PMIC_RG_LDO_VMCH_STB_26M_CKEN_ADDR                 MT6368_LDO_TOP_26M_CLK_DCM_CON1
#define MT6368_PMIC_RG_LDO_VMCH_STB_26M_CKEN_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VMCH_STB_26M_CKEN_SHIFT                5
#define MT6368_PMIC_RG_LDO_VMC_STB_26M_CKEN_ADDR                  MT6368_LDO_TOP_26M_CLK_DCM_CON1
#define MT6368_PMIC_RG_LDO_VMC_STB_26M_CKEN_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VMC_STB_26M_CKEN_SHIFT                 6
#define MT6368_PMIC_RG_LDO_VAUD18_STB_26M_CKEN_ADDR               MT6368_LDO_TOP_26M_CLK_DCM_CON1
#define MT6368_PMIC_RG_LDO_VAUD18_STB_26M_CKEN_MASK               0x1
#define MT6368_PMIC_RG_LDO_VAUD18_STB_26M_CKEN_SHIFT              7
#define MT6368_PMIC_RG_LDO_VCN33_1_STB_26M_CKEN_ADDR              MT6368_LDO_TOP_26M_CLK_DCM_CON2
#define MT6368_PMIC_RG_LDO_VCN33_1_STB_26M_CKEN_MASK              0x1
#define MT6368_PMIC_RG_LDO_VCN33_1_STB_26M_CKEN_SHIFT             0
#define MT6368_PMIC_RG_LDO_VCN33_2_STB_26M_CKEN_ADDR              MT6368_LDO_TOP_26M_CLK_DCM_CON2
#define MT6368_PMIC_RG_LDO_VCN33_2_STB_26M_CKEN_MASK              0x1
#define MT6368_PMIC_RG_LDO_VCN33_2_STB_26M_CKEN_SHIFT             1
#define MT6368_PMIC_RG_LDO_VEFUSE_STB_26M_CKEN_ADDR               MT6368_LDO_TOP_26M_CLK_DCM_CON2
#define MT6368_PMIC_RG_LDO_VEFUSE_STB_26M_CKEN_MASK               0x1
#define MT6368_PMIC_RG_LDO_VEFUSE_STB_26M_CKEN_SHIFT              2
#define MT6368_PMIC_RG_INT_EN_VSIM1_OC_ADDR                       MT6368_LDO_TOP_INT_CON0
#define MT6368_PMIC_RG_INT_EN_VSIM1_OC_MASK                       0x1
#define MT6368_PMIC_RG_INT_EN_VSIM1_OC_SHIFT                      0
#define MT6368_PMIC_RG_INT_EN_VSIM2_OC_ADDR                       MT6368_LDO_TOP_INT_CON0
#define MT6368_PMIC_RG_INT_EN_VSIM2_OC_MASK                       0x1
#define MT6368_PMIC_RG_INT_EN_VSIM2_OC_SHIFT                      1
#define MT6368_PMIC_RG_INT_EN_VMDDR_OC_ADDR                       MT6368_LDO_TOP_INT_CON0
#define MT6368_PMIC_RG_INT_EN_VMDDR_OC_MASK                       0x1
#define MT6368_PMIC_RG_INT_EN_VMDDR_OC_SHIFT                      2
#define MT6368_PMIC_RG_INT_EN_VMDDQ_OC_ADDR                       MT6368_LDO_TOP_INT_CON0
#define MT6368_PMIC_RG_INT_EN_VMDDQ_OC_MASK                       0x1
#define MT6368_PMIC_RG_INT_EN_VMDDQ_OC_SHIFT                      3
#define MT6368_PMIC_RG_INT_EN_VUSB_OC_ADDR                        MT6368_LDO_TOP_INT_CON0
#define MT6368_PMIC_RG_INT_EN_VUSB_OC_MASK                        0x1
#define MT6368_PMIC_RG_INT_EN_VUSB_OC_SHIFT                       4
#define MT6368_PMIC_RG_INT_EN_VAUX18_OC_ADDR                      MT6368_LDO_TOP_INT_CON0
#define MT6368_PMIC_RG_INT_EN_VAUX18_OC_MASK                      0x1
#define MT6368_PMIC_RG_INT_EN_VAUX18_OC_SHIFT                     5
#define MT6368_PMIC_RG_INT_EN_VRF13_AIF_OC_ADDR                   MT6368_LDO_TOP_INT_CON0
#define MT6368_PMIC_RG_INT_EN_VRF13_AIF_OC_MASK                   0x1
#define MT6368_PMIC_RG_INT_EN_VRF13_AIF_OC_SHIFT                  6
#define MT6368_PMIC_RG_INT_EN_VRF18_AIF_OC_ADDR                   MT6368_LDO_TOP_INT_CON0
#define MT6368_PMIC_RG_INT_EN_VRF18_AIF_OC_MASK                   0x1
#define MT6368_PMIC_RG_INT_EN_VRF18_AIF_OC_SHIFT                  7
#define MT6368_PMIC_LDO_INT_CON0_SET_ADDR                         MT6368_LDO_TOP_INT_CON0_SET
#define MT6368_PMIC_LDO_INT_CON0_SET_MASK                         0xFF
#define MT6368_PMIC_LDO_INT_CON0_SET_SHIFT                        0
#define MT6368_PMIC_LDO_INT_CON0_CLR_ADDR                         MT6368_LDO_TOP_INT_CON0_CLR
#define MT6368_PMIC_LDO_INT_CON0_CLR_MASK                         0xFF
#define MT6368_PMIC_LDO_INT_CON0_CLR_SHIFT                        0
#define MT6368_PMIC_RG_INT_EN_VANT18_OC_ADDR                      MT6368_LDO_TOP_INT_CON1
#define MT6368_PMIC_RG_INT_EN_VANT18_OC_MASK                      0x1
#define MT6368_PMIC_RG_INT_EN_VANT18_OC_SHIFT                     0
#define MT6368_PMIC_RG_INT_EN_VIBR_OC_ADDR                        MT6368_LDO_TOP_INT_CON1
#define MT6368_PMIC_RG_INT_EN_VIBR_OC_MASK                        0x1
#define MT6368_PMIC_RG_INT_EN_VIBR_OC_SHIFT                       1
#define MT6368_PMIC_RG_INT_EN_VIO28_OC_ADDR                       MT6368_LDO_TOP_INT_CON1
#define MT6368_PMIC_RG_INT_EN_VIO28_OC_MASK                       0x1
#define MT6368_PMIC_RG_INT_EN_VIO28_OC_SHIFT                      2
#define MT6368_PMIC_RG_INT_EN_VFP_OC_ADDR                         MT6368_LDO_TOP_INT_CON1
#define MT6368_PMIC_RG_INT_EN_VFP_OC_MASK                         0x1
#define MT6368_PMIC_RG_INT_EN_VFP_OC_SHIFT                        3
#define MT6368_PMIC_RG_INT_EN_VTP_OC_ADDR                         MT6368_LDO_TOP_INT_CON1
#define MT6368_PMIC_RG_INT_EN_VTP_OC_MASK                         0x1
#define MT6368_PMIC_RG_INT_EN_VTP_OC_SHIFT                        4
#define MT6368_PMIC_RG_INT_EN_VMCH_OC_ADDR                        MT6368_LDO_TOP_INT_CON1
#define MT6368_PMIC_RG_INT_EN_VMCH_OC_MASK                        0x1
#define MT6368_PMIC_RG_INT_EN_VMCH_OC_SHIFT                       5
#define MT6368_PMIC_RG_INT_EN_VMC_OC_ADDR                         MT6368_LDO_TOP_INT_CON1
#define MT6368_PMIC_RG_INT_EN_VMC_OC_MASK                         0x1
#define MT6368_PMIC_RG_INT_EN_VMC_OC_SHIFT                        6
#define MT6368_PMIC_RG_INT_EN_VAUD18_OC_ADDR                      MT6368_LDO_TOP_INT_CON1
#define MT6368_PMIC_RG_INT_EN_VAUD18_OC_MASK                      0x1
#define MT6368_PMIC_RG_INT_EN_VAUD18_OC_SHIFT                     7
#define MT6368_PMIC_LDO_INT_CON1_SET_ADDR                         MT6368_LDO_TOP_INT_CON1_SET
#define MT6368_PMIC_LDO_INT_CON1_SET_MASK                         0xFF
#define MT6368_PMIC_LDO_INT_CON1_SET_SHIFT                        0
#define MT6368_PMIC_LDO_INT_CON1_CLR_ADDR                         MT6368_LDO_TOP_INT_CON1_CLR
#define MT6368_PMIC_LDO_INT_CON1_CLR_MASK                         0xFF
#define MT6368_PMIC_LDO_INT_CON1_CLR_SHIFT                        0
#define MT6368_PMIC_RG_INT_EN_VCN33_1_OC_ADDR                     MT6368_LDO_TOP_INT_CON2
#define MT6368_PMIC_RG_INT_EN_VCN33_1_OC_MASK                     0x1
#define MT6368_PMIC_RG_INT_EN_VCN33_1_OC_SHIFT                    0
#define MT6368_PMIC_RG_INT_EN_VCN33_2_OC_ADDR                     MT6368_LDO_TOP_INT_CON2
#define MT6368_PMIC_RG_INT_EN_VCN33_2_OC_MASK                     0x1
#define MT6368_PMIC_RG_INT_EN_VCN33_2_OC_SHIFT                    1
#define MT6368_PMIC_RG_INT_EN_VEFUSE_OC_ADDR                      MT6368_LDO_TOP_INT_CON2
#define MT6368_PMIC_RG_INT_EN_VEFUSE_OC_MASK                      0x1
#define MT6368_PMIC_RG_INT_EN_VEFUSE_OC_SHIFT                     2
#define MT6368_PMIC_RG_INT_EN_VIO18_OC_ADDR                       MT6368_LDO_TOP_INT_CON2
#define MT6368_PMIC_RG_INT_EN_VIO18_OC_MASK                       0x1
#define MT6368_PMIC_RG_INT_EN_VIO18_OC_SHIFT                      3
#define MT6368_PMIC_RG_INT_EN_VIO075_OC_ADDR                      MT6368_LDO_TOP_INT_CON2
#define MT6368_PMIC_RG_INT_EN_VIO075_OC_MASK                      0x1
#define MT6368_PMIC_RG_INT_EN_VIO075_OC_SHIFT                     4
#define MT6368_PMIC_RG_INT_EN_VA12_1_OC_ADDR                      MT6368_LDO_TOP_INT_CON2
#define MT6368_PMIC_RG_INT_EN_VA12_1_OC_MASK                      0x1
#define MT6368_PMIC_RG_INT_EN_VA12_1_OC_SHIFT                     5
#define MT6368_PMIC_RG_INT_EN_VA12_2_OC_ADDR                      MT6368_LDO_TOP_INT_CON2
#define MT6368_PMIC_RG_INT_EN_VA12_2_OC_MASK                      0x1
#define MT6368_PMIC_RG_INT_EN_VA12_2_OC_SHIFT                     6
#define MT6368_PMIC_RG_INT_EN_VA15_OC_ADDR                        MT6368_LDO_TOP_INT_CON2
#define MT6368_PMIC_RG_INT_EN_VA15_OC_MASK                        0x1
#define MT6368_PMIC_RG_INT_EN_VA15_OC_SHIFT                       7
#define MT6368_PMIC_LDO_INT_CON2_SET_ADDR                         MT6368_LDO_TOP_INT_CON2_SET
#define MT6368_PMIC_LDO_INT_CON2_SET_MASK                         0xFF
#define MT6368_PMIC_LDO_INT_CON2_SET_SHIFT                        0
#define MT6368_PMIC_LDO_INT_CON2_CLR_ADDR                         MT6368_LDO_TOP_INT_CON2_CLR
#define MT6368_PMIC_LDO_INT_CON2_CLR_MASK                         0xFF
#define MT6368_PMIC_LDO_INT_CON2_CLR_SHIFT                        0
#define MT6368_PMIC_RG_INT_MASK_VSIM1_OC_ADDR                     MT6368_LDO_TOP_INT_MASK_CON0
#define MT6368_PMIC_RG_INT_MASK_VSIM1_OC_MASK                     0x1
#define MT6368_PMIC_RG_INT_MASK_VSIM1_OC_SHIFT                    0
#define MT6368_PMIC_RG_INT_MASK_VSIM2_OC_ADDR                     MT6368_LDO_TOP_INT_MASK_CON0
#define MT6368_PMIC_RG_INT_MASK_VSIM2_OC_MASK                     0x1
#define MT6368_PMIC_RG_INT_MASK_VSIM2_OC_SHIFT                    1
#define MT6368_PMIC_RG_INT_MASK_VMDDR_OC_ADDR                     MT6368_LDO_TOP_INT_MASK_CON0
#define MT6368_PMIC_RG_INT_MASK_VMDDR_OC_MASK                     0x1
#define MT6368_PMIC_RG_INT_MASK_VMDDR_OC_SHIFT                    2
#define MT6368_PMIC_RG_INT_MASK_VMDDQ_OC_ADDR                     MT6368_LDO_TOP_INT_MASK_CON0
#define MT6368_PMIC_RG_INT_MASK_VMDDQ_OC_MASK                     0x1
#define MT6368_PMIC_RG_INT_MASK_VMDDQ_OC_SHIFT                    3
#define MT6368_PMIC_RG_INT_MASK_VUSB_OC_ADDR                      MT6368_LDO_TOP_INT_MASK_CON0
#define MT6368_PMIC_RG_INT_MASK_VUSB_OC_MASK                      0x1
#define MT6368_PMIC_RG_INT_MASK_VUSB_OC_SHIFT                     4
#define MT6368_PMIC_RG_INT_MASK_VAUX18_OC_ADDR                    MT6368_LDO_TOP_INT_MASK_CON0
#define MT6368_PMIC_RG_INT_MASK_VAUX18_OC_MASK                    0x1
#define MT6368_PMIC_RG_INT_MASK_VAUX18_OC_SHIFT                   5
#define MT6368_PMIC_RG_INT_MASK_VRF13_AIF_OC_ADDR                 MT6368_LDO_TOP_INT_MASK_CON0
#define MT6368_PMIC_RG_INT_MASK_VRF13_AIF_OC_MASK                 0x1
#define MT6368_PMIC_RG_INT_MASK_VRF13_AIF_OC_SHIFT                6
#define MT6368_PMIC_RG_INT_MASK_VRF18_AIF_OC_ADDR                 MT6368_LDO_TOP_INT_MASK_CON0
#define MT6368_PMIC_RG_INT_MASK_VRF18_AIF_OC_MASK                 0x1
#define MT6368_PMIC_RG_INT_MASK_VRF18_AIF_OC_SHIFT                7
#define MT6368_PMIC_LDO_INT_MASK_CON0_SET_ADDR                    MT6368_LDO_TOP_INT_MASK_CON0_SET
#define MT6368_PMIC_LDO_INT_MASK_CON0_SET_MASK                    0xFF
#define MT6368_PMIC_LDO_INT_MASK_CON0_SET_SHIFT                   0
#define MT6368_PMIC_LDO_INT_MASK_CON0_CLR_ADDR                    MT6368_LDO_TOP_INT_MASK_CON0_CLR
#define MT6368_PMIC_LDO_INT_MASK_CON0_CLR_MASK                    0xFF
#define MT6368_PMIC_LDO_INT_MASK_CON0_CLR_SHIFT                   0
#define MT6368_PMIC_RG_INT_MASK_VANT18_OC_ADDR                    MT6368_LDO_TOP_INT_MASK_CON1
#define MT6368_PMIC_RG_INT_MASK_VANT18_OC_MASK                    0x1
#define MT6368_PMIC_RG_INT_MASK_VANT18_OC_SHIFT                   0
#define MT6368_PMIC_RG_INT_MASK_VIBR_OC_ADDR                      MT6368_LDO_TOP_INT_MASK_CON1
#define MT6368_PMIC_RG_INT_MASK_VIBR_OC_MASK                      0x1
#define MT6368_PMIC_RG_INT_MASK_VIBR_OC_SHIFT                     1
#define MT6368_PMIC_RG_INT_MASK_VIO28_OC_ADDR                     MT6368_LDO_TOP_INT_MASK_CON1
#define MT6368_PMIC_RG_INT_MASK_VIO28_OC_MASK                     0x1
#define MT6368_PMIC_RG_INT_MASK_VIO28_OC_SHIFT                    2
#define MT6368_PMIC_RG_INT_MASK_VFP_OC_ADDR                       MT6368_LDO_TOP_INT_MASK_CON1
#define MT6368_PMIC_RG_INT_MASK_VFP_OC_MASK                       0x1
#define MT6368_PMIC_RG_INT_MASK_VFP_OC_SHIFT                      3
#define MT6368_PMIC_RG_INT_MASK_VTP_OC_ADDR                       MT6368_LDO_TOP_INT_MASK_CON1
#define MT6368_PMIC_RG_INT_MASK_VTP_OC_MASK                       0x1
#define MT6368_PMIC_RG_INT_MASK_VTP_OC_SHIFT                      4
#define MT6368_PMIC_RG_INT_MASK_VMCH_OC_ADDR                      MT6368_LDO_TOP_INT_MASK_CON1
#define MT6368_PMIC_RG_INT_MASK_VMCH_OC_MASK                      0x1
#define MT6368_PMIC_RG_INT_MASK_VMCH_OC_SHIFT                     5
#define MT6368_PMIC_RG_INT_MASK_VMC_OC_ADDR                       MT6368_LDO_TOP_INT_MASK_CON1
#define MT6368_PMIC_RG_INT_MASK_VMC_OC_MASK                       0x1
#define MT6368_PMIC_RG_INT_MASK_VMC_OC_SHIFT                      6
#define MT6368_PMIC_RG_INT_MASK_VAUD18_OC_ADDR                    MT6368_LDO_TOP_INT_MASK_CON1
#define MT6368_PMIC_RG_INT_MASK_VAUD18_OC_MASK                    0x1
#define MT6368_PMIC_RG_INT_MASK_VAUD18_OC_SHIFT                   7
#define MT6368_PMIC_LDO_INT_MASK_CON1_SET_ADDR                    MT6368_LDO_TOP_INT_MASK_CON1_SET
#define MT6368_PMIC_LDO_INT_MASK_CON1_SET_MASK                    0xFF
#define MT6368_PMIC_LDO_INT_MASK_CON1_SET_SHIFT                   0
#define MT6368_PMIC_LDO_INT_MASK_CON1_CLR_ADDR                    MT6368_LDO_TOP_INT_MASK_CON1_CLR
#define MT6368_PMIC_LDO_INT_MASK_CON1_CLR_MASK                    0xFF
#define MT6368_PMIC_LDO_INT_MASK_CON1_CLR_SHIFT                   0
#define MT6368_PMIC_RG_INT_MASK_VCN33_1_OC_ADDR                   MT6368_LDO_TOP_INT_MASK_CON2
#define MT6368_PMIC_RG_INT_MASK_VCN33_1_OC_MASK                   0x1
#define MT6368_PMIC_RG_INT_MASK_VCN33_1_OC_SHIFT                  0
#define MT6368_PMIC_RG_INT_MASK_VCN33_2_OC_ADDR                   MT6368_LDO_TOP_INT_MASK_CON2
#define MT6368_PMIC_RG_INT_MASK_VCN33_2_OC_MASK                   0x1
#define MT6368_PMIC_RG_INT_MASK_VCN33_2_OC_SHIFT                  1
#define MT6368_PMIC_RG_INT_MASK_VEFUSE_OC_ADDR                    MT6368_LDO_TOP_INT_MASK_CON2
#define MT6368_PMIC_RG_INT_MASK_VEFUSE_OC_MASK                    0x1
#define MT6368_PMIC_RG_INT_MASK_VEFUSE_OC_SHIFT                   2
#define MT6368_PMIC_LDO_INT_MASK_CON2_SET_ADDR                    MT6368_LDO_TOP_INT_MASK_CON2_SET
#define MT6368_PMIC_LDO_INT_MASK_CON2_SET_MASK                    0xFF
#define MT6368_PMIC_LDO_INT_MASK_CON2_SET_SHIFT                   0
#define MT6368_PMIC_LDO_INT_MASK_CON2_CLR_ADDR                    MT6368_LDO_TOP_INT_MASK_CON2_CLR
#define MT6368_PMIC_LDO_INT_MASK_CON2_CLR_MASK                    0xFF
#define MT6368_PMIC_LDO_INT_MASK_CON2_CLR_SHIFT                   0
#define MT6368_PMIC_RG_INT_STATUS_VSIM1_OC_ADDR                   MT6368_LDO_TOP_INT_STATUS0
#define MT6368_PMIC_RG_INT_STATUS_VSIM1_OC_MASK                   0x1
#define MT6368_PMIC_RG_INT_STATUS_VSIM1_OC_SHIFT                  0
#define MT6368_PMIC_RG_INT_STATUS_VSIM2_OC_ADDR                   MT6368_LDO_TOP_INT_STATUS0
#define MT6368_PMIC_RG_INT_STATUS_VSIM2_OC_MASK                   0x1
#define MT6368_PMIC_RG_INT_STATUS_VSIM2_OC_SHIFT                  1
#define MT6368_PMIC_RG_INT_STATUS_VMDDR_OC_ADDR                   MT6368_LDO_TOP_INT_STATUS0
#define MT6368_PMIC_RG_INT_STATUS_VMDDR_OC_MASK                   0x1
#define MT6368_PMIC_RG_INT_STATUS_VMDDR_OC_SHIFT                  2
#define MT6368_PMIC_RG_INT_STATUS_VMDDQ_OC_ADDR                   MT6368_LDO_TOP_INT_STATUS0
#define MT6368_PMIC_RG_INT_STATUS_VMDDQ_OC_MASK                   0x1
#define MT6368_PMIC_RG_INT_STATUS_VMDDQ_OC_SHIFT                  3
#define MT6368_PMIC_RG_INT_STATUS_VUSB_OC_ADDR                    MT6368_LDO_TOP_INT_STATUS0
#define MT6368_PMIC_RG_INT_STATUS_VUSB_OC_MASK                    0x1
#define MT6368_PMIC_RG_INT_STATUS_VUSB_OC_SHIFT                   4
#define MT6368_PMIC_RG_INT_STATUS_VAUX18_OC_ADDR                  MT6368_LDO_TOP_INT_STATUS0
#define MT6368_PMIC_RG_INT_STATUS_VAUX18_OC_MASK                  0x1
#define MT6368_PMIC_RG_INT_STATUS_VAUX18_OC_SHIFT                 5
#define MT6368_PMIC_RG_INT_STATUS_VRF13_AIF_OC_ADDR               MT6368_LDO_TOP_INT_STATUS0
#define MT6368_PMIC_RG_INT_STATUS_VRF13_AIF_OC_MASK               0x1
#define MT6368_PMIC_RG_INT_STATUS_VRF13_AIF_OC_SHIFT              6
#define MT6368_PMIC_RG_INT_STATUS_VRF18_AIF_OC_ADDR               MT6368_LDO_TOP_INT_STATUS0
#define MT6368_PMIC_RG_INT_STATUS_VRF18_AIF_OC_MASK               0x1
#define MT6368_PMIC_RG_INT_STATUS_VRF18_AIF_OC_SHIFT              7
#define MT6368_PMIC_RG_INT_STATUS_VANT18_OC_ADDR                  MT6368_LDO_TOP_INT_STATUS1
#define MT6368_PMIC_RG_INT_STATUS_VANT18_OC_MASK                  0x1
#define MT6368_PMIC_RG_INT_STATUS_VANT18_OC_SHIFT                 0
#define MT6368_PMIC_RG_INT_STATUS_VIBR_OC_ADDR                    MT6368_LDO_TOP_INT_STATUS1
#define MT6368_PMIC_RG_INT_STATUS_VIBR_OC_MASK                    0x1
#define MT6368_PMIC_RG_INT_STATUS_VIBR_OC_SHIFT                   1
#define MT6368_PMIC_RG_INT_STATUS_VIO28_OC_ADDR                   MT6368_LDO_TOP_INT_STATUS1
#define MT6368_PMIC_RG_INT_STATUS_VIO28_OC_MASK                   0x1
#define MT6368_PMIC_RG_INT_STATUS_VIO28_OC_SHIFT                  2
#define MT6368_PMIC_RG_INT_STATUS_VFP_OC_ADDR                     MT6368_LDO_TOP_INT_STATUS1
#define MT6368_PMIC_RG_INT_STATUS_VFP_OC_MASK                     0x1
#define MT6368_PMIC_RG_INT_STATUS_VFP_OC_SHIFT                    3
#define MT6368_PMIC_RG_INT_STATUS_VTP_OC_ADDR                     MT6368_LDO_TOP_INT_STATUS1
#define MT6368_PMIC_RG_INT_STATUS_VTP_OC_MASK                     0x1
#define MT6368_PMIC_RG_INT_STATUS_VTP_OC_SHIFT                    4
#define MT6368_PMIC_RG_INT_STATUS_VMCH_OC_ADDR                    MT6368_LDO_TOP_INT_STATUS1
#define MT6368_PMIC_RG_INT_STATUS_VMCH_OC_MASK                    0x1
#define MT6368_PMIC_RG_INT_STATUS_VMCH_OC_SHIFT                   5
#define MT6368_PMIC_RG_INT_STATUS_VMC_OC_ADDR                     MT6368_LDO_TOP_INT_STATUS1
#define MT6368_PMIC_RG_INT_STATUS_VMC_OC_MASK                     0x1
#define MT6368_PMIC_RG_INT_STATUS_VMC_OC_SHIFT                    6
#define MT6368_PMIC_RG_INT_STATUS_VAUD18_OC_ADDR                  MT6368_LDO_TOP_INT_STATUS1
#define MT6368_PMIC_RG_INT_STATUS_VAUD18_OC_MASK                  0x1
#define MT6368_PMIC_RG_INT_STATUS_VAUD18_OC_SHIFT                 7
#define MT6368_PMIC_RG_INT_STATUS_VCN33_1_OC_ADDR                 MT6368_LDO_TOP_INT_STATUS2
#define MT6368_PMIC_RG_INT_STATUS_VCN33_1_OC_MASK                 0x1
#define MT6368_PMIC_RG_INT_STATUS_VCN33_1_OC_SHIFT                0
#define MT6368_PMIC_RG_INT_STATUS_VCN33_2_OC_ADDR                 MT6368_LDO_TOP_INT_STATUS2
#define MT6368_PMIC_RG_INT_STATUS_VCN33_2_OC_MASK                 0x1
#define MT6368_PMIC_RG_INT_STATUS_VCN33_2_OC_SHIFT                1
#define MT6368_PMIC_RG_INT_STATUS_VEFUSE_OC_ADDR                  MT6368_LDO_TOP_INT_STATUS2
#define MT6368_PMIC_RG_INT_STATUS_VEFUSE_OC_MASK                  0x1
#define MT6368_PMIC_RG_INT_STATUS_VEFUSE_OC_SHIFT                 2
#define MT6368_PMIC_RG_INT_RAW_STATUS_VSIM1_OC_ADDR               MT6368_LDO_TOP_INT_RAW_STATUS0
#define MT6368_PMIC_RG_INT_RAW_STATUS_VSIM1_OC_MASK               0x1
#define MT6368_PMIC_RG_INT_RAW_STATUS_VSIM1_OC_SHIFT              0
#define MT6368_PMIC_RG_INT_RAW_STATUS_VSIM2_OC_ADDR               MT6368_LDO_TOP_INT_RAW_STATUS0
#define MT6368_PMIC_RG_INT_RAW_STATUS_VSIM2_OC_MASK               0x1
#define MT6368_PMIC_RG_INT_RAW_STATUS_VSIM2_OC_SHIFT              1
#define MT6368_PMIC_RG_INT_RAW_STATUS_VMDDR_OC_ADDR               MT6368_LDO_TOP_INT_RAW_STATUS0
#define MT6368_PMIC_RG_INT_RAW_STATUS_VMDDR_OC_MASK               0x1
#define MT6368_PMIC_RG_INT_RAW_STATUS_VMDDR_OC_SHIFT              2
#define MT6368_PMIC_RG_INT_RAW_STATUS_VMDDQ_OC_ADDR               MT6368_LDO_TOP_INT_RAW_STATUS0
#define MT6368_PMIC_RG_INT_RAW_STATUS_VMDDQ_OC_MASK               0x1
#define MT6368_PMIC_RG_INT_RAW_STATUS_VMDDQ_OC_SHIFT              3
#define MT6368_PMIC_RG_INT_RAW_STATUS_VUSB_OC_ADDR                MT6368_LDO_TOP_INT_RAW_STATUS0
#define MT6368_PMIC_RG_INT_RAW_STATUS_VUSB_OC_MASK                0x1
#define MT6368_PMIC_RG_INT_RAW_STATUS_VUSB_OC_SHIFT               4
#define MT6368_PMIC_RG_INT_RAW_STATUS_VAUX18_OC_ADDR              MT6368_LDO_TOP_INT_RAW_STATUS0
#define MT6368_PMIC_RG_INT_RAW_STATUS_VAUX18_OC_MASK              0x1
#define MT6368_PMIC_RG_INT_RAW_STATUS_VAUX18_OC_SHIFT             5
#define MT6368_PMIC_RG_INT_RAW_STATUS_VRF13_AIF_OC_ADDR           MT6368_LDO_TOP_INT_RAW_STATUS0
#define MT6368_PMIC_RG_INT_RAW_STATUS_VRF13_AIF_OC_MASK           0x1
#define MT6368_PMIC_RG_INT_RAW_STATUS_VRF13_AIF_OC_SHIFT          6
#define MT6368_PMIC_RG_INT_RAW_STATUS_VRF18_AIF_OC_ADDR           MT6368_LDO_TOP_INT_RAW_STATUS0
#define MT6368_PMIC_RG_INT_RAW_STATUS_VRF18_AIF_OC_MASK           0x1
#define MT6368_PMIC_RG_INT_RAW_STATUS_VRF18_AIF_OC_SHIFT          7
#define MT6368_PMIC_RG_INT_RAW_STATUS_VANT18_OC_ADDR              MT6368_LDO_TOP_INT_RAW_STATUS1
#define MT6368_PMIC_RG_INT_RAW_STATUS_VANT18_OC_MASK              0x1
#define MT6368_PMIC_RG_INT_RAW_STATUS_VANT18_OC_SHIFT             0
#define MT6368_PMIC_RG_INT_RAW_STATUS_VIBR_OC_ADDR                MT6368_LDO_TOP_INT_RAW_STATUS1
#define MT6368_PMIC_RG_INT_RAW_STATUS_VIBR_OC_MASK                0x1
#define MT6368_PMIC_RG_INT_RAW_STATUS_VIBR_OC_SHIFT               1
#define MT6368_PMIC_RG_INT_RAW_STATUS_VIO28_OC_ADDR               MT6368_LDO_TOP_INT_RAW_STATUS1
#define MT6368_PMIC_RG_INT_RAW_STATUS_VIO28_OC_MASK               0x1
#define MT6368_PMIC_RG_INT_RAW_STATUS_VIO28_OC_SHIFT              2
#define MT6368_PMIC_RG_INT_RAW_STATUS_VFP_OC_ADDR                 MT6368_LDO_TOP_INT_RAW_STATUS1
#define MT6368_PMIC_RG_INT_RAW_STATUS_VFP_OC_MASK                 0x1
#define MT6368_PMIC_RG_INT_RAW_STATUS_VFP_OC_SHIFT                3
#define MT6368_PMIC_RG_INT_RAW_STATUS_VTP_OC_ADDR                 MT6368_LDO_TOP_INT_RAW_STATUS1
#define MT6368_PMIC_RG_INT_RAW_STATUS_VTP_OC_MASK                 0x1
#define MT6368_PMIC_RG_INT_RAW_STATUS_VTP_OC_SHIFT                4
#define MT6368_PMIC_RG_INT_RAW_STATUS_VMCH_OC_ADDR                MT6368_LDO_TOP_INT_RAW_STATUS1
#define MT6368_PMIC_RG_INT_RAW_STATUS_VMCH_OC_MASK                0x1
#define MT6368_PMIC_RG_INT_RAW_STATUS_VMCH_OC_SHIFT               5
#define MT6368_PMIC_RG_INT_RAW_STATUS_VMC_OC_ADDR                 MT6368_LDO_TOP_INT_RAW_STATUS1
#define MT6368_PMIC_RG_INT_RAW_STATUS_VMC_OC_MASK                 0x1
#define MT6368_PMIC_RG_INT_RAW_STATUS_VMC_OC_SHIFT                6
#define MT6368_PMIC_RG_INT_RAW_STATUS_VAUD18_OC_ADDR              MT6368_LDO_TOP_INT_RAW_STATUS1
#define MT6368_PMIC_RG_INT_RAW_STATUS_VAUD18_OC_MASK              0x1
#define MT6368_PMIC_RG_INT_RAW_STATUS_VAUD18_OC_SHIFT             7
#define MT6368_PMIC_RG_INT_RAW_STATUS_VCN33_1_OC_ADDR             MT6368_LDO_TOP_INT_RAW_STATUS2
#define MT6368_PMIC_RG_INT_RAW_STATUS_VCN33_1_OC_MASK             0x1
#define MT6368_PMIC_RG_INT_RAW_STATUS_VCN33_1_OC_SHIFT            0
#define MT6368_PMIC_RG_INT_RAW_STATUS_VCN33_2_OC_ADDR             MT6368_LDO_TOP_INT_RAW_STATUS2
#define MT6368_PMIC_RG_INT_RAW_STATUS_VCN33_2_OC_MASK             0x1
#define MT6368_PMIC_RG_INT_RAW_STATUS_VCN33_2_OC_SHIFT            1
#define MT6368_PMIC_RG_INT_RAW_STATUS_VEFUSE_OC_ADDR              MT6368_LDO_TOP_INT_RAW_STATUS2
#define MT6368_PMIC_RG_INT_RAW_STATUS_VEFUSE_OC_MASK              0x1
#define MT6368_PMIC_RG_INT_RAW_STATUS_VEFUSE_OC_SHIFT             2
#define MT6368_PMIC_RG_LDO_MON_FLAG_SEL_ADDR                      MT6368_LDO_TEST_CON0
#define MT6368_PMIC_RG_LDO_MON_FLAG_SEL_MASK                      0xFF
#define MT6368_PMIC_RG_LDO_MON_FLAG_SEL_SHIFT                     0
#define MT6368_PMIC_RG_LDO_INT_FLAG_EN_ADDR                       MT6368_LDO_TEST_CON1
#define MT6368_PMIC_RG_LDO_INT_FLAG_EN_MASK                       0x1
#define MT6368_PMIC_RG_LDO_INT_FLAG_EN_SHIFT                      1
#define MT6368_PMIC_RG_LDO_MON_GRP_SEL_ADDR                       MT6368_LDO_TEST_CON1
#define MT6368_PMIC_RG_LDO_MON_GRP_SEL_MASK                       0x1
#define MT6368_PMIC_RG_LDO_MON_GRP_SEL_SHIFT                      2
#define MT6368_PMIC_RG_LDO_WDT_MODE_ADDR                          MT6368_LDO_TOP_CON0
#define MT6368_PMIC_RG_LDO_WDT_MODE_MASK                          0x1
#define MT6368_PMIC_RG_LDO_WDT_MODE_SHIFT                         0
#define MT6368_PMIC_RG_LDO_DUMMY_LOAD_GATED_DIS_ADDR              MT6368_LDO_TOP_CON0
#define MT6368_PMIC_RG_LDO_DUMMY_LOAD_GATED_DIS_MASK              0x1
#define MT6368_PMIC_RG_LDO_DUMMY_LOAD_GATED_DIS_SHIFT             1
#define MT6368_PMIC_RG_LDO_LP_PROT_DISABLE_ADDR                   MT6368_LDO_TOP_CON0
#define MT6368_PMIC_RG_LDO_LP_PROT_DISABLE_MASK                   0x1
#define MT6368_PMIC_RG_LDO_LP_PROT_DISABLE_SHIFT                  2
#define MT6368_PMIC_RG_LDO_SLEEP_CTRL_MODE_ADDR                   MT6368_LDO_TOP_CON0
#define MT6368_PMIC_RG_LDO_SLEEP_CTRL_MODE_MASK                   0x1
#define MT6368_PMIC_RG_LDO_SLEEP_CTRL_MODE_SHIFT                  3
#define MT6368_PMIC_RG_VSIM1_EINT_SRC_SEL_ADDR                    MT6368_LDO_TOP_CON1
#define MT6368_PMIC_RG_VSIM1_EINT_SRC_SEL_MASK                    0x3
#define MT6368_PMIC_RG_VSIM1_EINT_SRC_SEL_SHIFT                   0
#define MT6368_PMIC_RG_VSIM2_EINT_SRC_SEL_ADDR                    MT6368_LDO_TOP_CON1
#define MT6368_PMIC_RG_VSIM2_EINT_SRC_SEL_MASK                    0x3
#define MT6368_PMIC_RG_VSIM2_EINT_SRC_SEL_SHIFT                   2
#define MT6368_PMIC_RG_VMCH_EINT_SRC_SEL_ADDR                     MT6368_LDO_TOP_CON1
#define MT6368_PMIC_RG_VMCH_EINT_SRC_SEL_MASK                     0x3
#define MT6368_PMIC_RG_VMCH_EINT_SRC_SEL_SHIFT                    4
#define MT6368_PMIC_RG_LDO_TOP_RSV1_ADDR                          MT6368_LDO_TOP_CON2
#define MT6368_PMIC_RG_LDO_TOP_RSV1_MASK                          0xF
#define MT6368_PMIC_RG_LDO_TOP_RSV1_SHIFT                         0
#define MT6368_PMIC_RG_LDO_TOP_RSV0_ADDR                          MT6368_LDO_TOP_CON2
#define MT6368_PMIC_RG_LDO_TOP_RSV0_MASK                          0xF
#define MT6368_PMIC_RG_LDO_TOP_RSV0_SHIFT                         4
#define MT6368_PMIC_RG_VAUX18_OFF_ACKTIME_SEL_ADDR                MT6368_VAUX18_ACK
#define MT6368_PMIC_RG_VAUX18_OFF_ACKTIME_SEL_MASK                0x1
#define MT6368_PMIC_RG_VAUX18_OFF_ACKTIME_SEL_SHIFT               0
#define MT6368_PMIC_RG_VAUX18_LP_ACKTIME_SEL_ADDR                 MT6368_VAUX18_ACK
#define MT6368_PMIC_RG_VAUX18_LP_ACKTIME_SEL_MASK                 0x1
#define MT6368_PMIC_RG_VAUX18_LP_ACKTIME_SEL_SHIFT                1
#define MT6368_PMIC_RG_LDO_TOP_RSV_BIT_0_ADDR                     MT6368_TOP_RSV_CON
#define MT6368_PMIC_RG_LDO_TOP_RSV_BIT_0_MASK                     0x1
#define MT6368_PMIC_RG_LDO_TOP_RSV_BIT_0_SHIFT                    0
#define MT6368_PMIC_RG_LDO_TOP_RSV_BIT_1_ADDR                     MT6368_TOP_RSV_CON
#define MT6368_PMIC_RG_LDO_TOP_RSV_BIT_1_MASK                     0x1
#define MT6368_PMIC_RG_LDO_TOP_RSV_BIT_1_SHIFT                    1
#define MT6368_PMIC_RG_LDO_HW_LP_CON_RSV_ADDR                     MT6368_LDO_HW_LP_CON_RSV
#define MT6368_PMIC_RG_LDO_HW_LP_CON_RSV_MASK                     0xF
#define MT6368_PMIC_RG_LDO_HW_LP_CON_RSV_SHIFT                    0
#define MT6368_PMIC_DA_VMDDR_VOSEL_ADDR                           MT6368_LDO_VMDDR_TRAP_MON0
#define MT6368_PMIC_DA_VMDDR_VOSEL_MASK                           0xF
#define MT6368_PMIC_DA_VMDDR_VOSEL_SHIFT                          0
#define MT6368_PMIC_DA_VMDDR_VOCAL_ADDR                           MT6368_LDO_VMDDR_TRAP_MON0
#define MT6368_PMIC_DA_VMDDR_VOCAL_MASK                           0xF
#define MT6368_PMIC_DA_VMDDR_VOCAL_SHIFT                          4
#define MT6368_PMIC_DA_VMDDR_VOTRIM_ADDR                          MT6368_LDO_VMDDR_TRAP_MON1
#define MT6368_PMIC_DA_VMDDR_VOTRIM_MASK                          0xF
#define MT6368_PMIC_DA_VMDDR_VOTRIM_SHIFT                         0
#define MT6368_PMIC_DA_VMDDR_VO_F_TRIM_ADDR                       MT6368_LDO_VMDDR_TRAP_MON1
#define MT6368_PMIC_DA_VMDDR_VO_F_TRIM_MASK                       0x1
#define MT6368_PMIC_DA_VMDDR_VO_F_TRIM_SHIFT                      4
#define MT6368_PMIC_DA_VMDDQ_VOSEL_ADDR                           MT6368_LDO_VMDDQ_TRAP_MON0
#define MT6368_PMIC_DA_VMDDQ_VOSEL_MASK                           0xF
#define MT6368_PMIC_DA_VMDDQ_VOSEL_SHIFT                          0
#define MT6368_PMIC_DA_VMDDQ_VOCAL_ADDR                           MT6368_LDO_VMDDQ_TRAP_MON0
#define MT6368_PMIC_DA_VMDDQ_VOCAL_MASK                           0xF
#define MT6368_PMIC_DA_VMDDQ_VOCAL_SHIFT                          4
#define MT6368_PMIC_DA_VMDDQ_VOTRIM_ADDR                          MT6368_LDO_VMDDQ_TRAP_MON1
#define MT6368_PMIC_DA_VMDDQ_VOTRIM_MASK                          0xF
#define MT6368_PMIC_DA_VMDDQ_VOTRIM_SHIFT                         0
#define MT6368_PMIC_DA_VMDDQ_VO_F_TRIM_ADDR                       MT6368_LDO_VMDDQ_TRAP_MON1
#define MT6368_PMIC_DA_VMDDQ_VO_F_TRIM_MASK                       0x1
#define MT6368_PMIC_DA_VMDDQ_VO_F_TRIM_SHIFT                      4
#define MT6368_PMIC_LDO_TOP_ELR_LEN_ADDR                          MT6368_LDO_TOP_ELR_NUM
#define MT6368_PMIC_LDO_TOP_ELR_LEN_MASK                          0xFF
#define MT6368_PMIC_LDO_TOP_ELR_LEN_SHIFT                         0
#define MT6368_PMIC_RG_LDO_VMDDR_STBTD_1_ELR_ADDR                 MT6368_LDO_STB_ELR0
#define MT6368_PMIC_RG_LDO_VMDDR_STBTD_1_ELR_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VMDDR_STBTD_1_ELR_SHIFT                0
#define MT6368_PMIC_RG_LDO_VMDDQ_STBTD_1_ELR_ADDR                 MT6368_LDO_STB_ELR0
#define MT6368_PMIC_RG_LDO_VMDDQ_STBTD_1_ELR_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VMDDQ_STBTD_1_ELR_SHIFT                1
#define MT6368_PMIC_RG_LDO_VUSB_STBTD_1_ELR_ADDR                  MT6368_LDO_STB_ELR0
#define MT6368_PMIC_RG_LDO_VUSB_STBTD_1_ELR_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VUSB_STBTD_1_ELR_SHIFT                 2
#define MT6368_PMIC_RG_LDO_VAUX18_STBTD_1_ELR_ADDR                MT6368_LDO_STB_ELR0
#define MT6368_PMIC_RG_LDO_VAUX18_STBTD_1_ELR_MASK                0x1
#define MT6368_PMIC_RG_LDO_VAUX18_STBTD_1_ELR_SHIFT               3
#define MT6368_PMIC_RG_LDO_VRF13_AIF_STBTD_1_ELR_ADDR             MT6368_LDO_STB_ELR0
#define MT6368_PMIC_RG_LDO_VRF13_AIF_STBTD_1_ELR_MASK             0x1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_STBTD_1_ELR_SHIFT            4
#define MT6368_PMIC_RG_LDO_VRF18_AIF_STBTD_1_ELR_ADDR             MT6368_LDO_STB_ELR0
#define MT6368_PMIC_RG_LDO_VRF18_AIF_STBTD_1_ELR_MASK             0x1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_STBTD_1_ELR_SHIFT            5
#define MT6368_PMIC_RG_LDO_VAUD18_STBTD_1_ELR_ADDR                MT6368_LDO_STB_ELR0
#define MT6368_PMIC_RG_LDO_VAUD18_STBTD_1_ELR_MASK                0x1
#define MT6368_PMIC_RG_LDO_VAUD18_STBTD_1_ELR_SHIFT               6
#define MT6368_PMIC_RG_VMDDR_VOSEL_0_ADDR                         MT6368_LDO_VM_TRAPPING_ELR_0
#define MT6368_PMIC_RG_VMDDR_VOSEL_0_MASK                         0xF
#define MT6368_PMIC_RG_VMDDR_VOSEL_0_SHIFT                        0
#define MT6368_PMIC_RG_VMDDR_VOCAL_0_ADDR                         MT6368_LDO_VM_TRAPPING_ELR_0
#define MT6368_PMIC_RG_VMDDR_VOCAL_0_MASK                         0xF
#define MT6368_PMIC_RG_VMDDR_VOCAL_0_SHIFT                        4
#define MT6368_PMIC_RG_VMDDR_VOSEL_1_ADDR                         MT6368_LDO_VM_TRAPPING_ELR_1
#define MT6368_PMIC_RG_VMDDR_VOSEL_1_MASK                         0xF
#define MT6368_PMIC_RG_VMDDR_VOSEL_1_SHIFT                        0
#define MT6368_PMIC_RG_VMDDR_VOCAL_1_ADDR                         MT6368_LDO_VM_TRAPPING_ELR_1
#define MT6368_PMIC_RG_VMDDR_VOCAL_1_MASK                         0xF
#define MT6368_PMIC_RG_VMDDR_VOCAL_1_SHIFT                        4
#define MT6368_PMIC_RG_VMDDR_VOTRIM_0_ADDR                        MT6368_LDO_VM_TRAPPING_ELR_2
#define MT6368_PMIC_RG_VMDDR_VOTRIM_0_MASK                        0xF
#define MT6368_PMIC_RG_VMDDR_VOTRIM_0_SHIFT                       0
#define MT6368_PMIC_RG_VMDDR_VOTRIM_1_ADDR                        MT6368_LDO_VM_TRAPPING_ELR_2
#define MT6368_PMIC_RG_VMDDR_VOTRIM_1_MASK                        0xF
#define MT6368_PMIC_RG_VMDDR_VOTRIM_1_SHIFT                       4
#define MT6368_PMIC_RG_VMDDQ_VOSEL_0_ADDR                         MT6368_LDO_VM_TRAPPING_ELR_3
#define MT6368_PMIC_RG_VMDDQ_VOSEL_0_MASK                         0xF
#define MT6368_PMIC_RG_VMDDQ_VOSEL_0_SHIFT                        0
#define MT6368_PMIC_RG_VMDDQ_VOCAL_0_ADDR                         MT6368_LDO_VM_TRAPPING_ELR_3
#define MT6368_PMIC_RG_VMDDQ_VOCAL_0_MASK                         0xF
#define MT6368_PMIC_RG_VMDDQ_VOCAL_0_SHIFT                        4
#define MT6368_PMIC_RG_VMDDQ_VOSEL_1_ADDR                         MT6368_LDO_VM_TRAPPING_ELR_4
#define MT6368_PMIC_RG_VMDDQ_VOSEL_1_MASK                         0xF
#define MT6368_PMIC_RG_VMDDQ_VOSEL_1_SHIFT                        0
#define MT6368_PMIC_RG_VMDDQ_VOCAL_1_ADDR                         MT6368_LDO_VM_TRAPPING_ELR_4
#define MT6368_PMIC_RG_VMDDQ_VOCAL_1_MASK                         0xF
#define MT6368_PMIC_RG_VMDDQ_VOCAL_1_SHIFT                        4
#define MT6368_PMIC_RG_VMDDQ_VOTRIM_0_ADDR                        MT6368_LDO_VM_TRAPPING_ELR_5
#define MT6368_PMIC_RG_VMDDQ_VOTRIM_0_MASK                        0xF
#define MT6368_PMIC_RG_VMDDQ_VOTRIM_0_SHIFT                       0
#define MT6368_PMIC_RG_VMDDQ_VOTRIM_1_ADDR                        MT6368_LDO_VM_TRAPPING_ELR_5
#define MT6368_PMIC_RG_VMDDQ_VOTRIM_1_MASK                        0xF
#define MT6368_PMIC_RG_VMDDQ_VOTRIM_1_SHIFT                       4
#define MT6368_PMIC_RG_VMDDR_VO_F_TRIM_0_ADDR                     MT6368_LDO_VM_TRAPPING_ELR_6
#define MT6368_PMIC_RG_VMDDR_VO_F_TRIM_0_MASK                     0x1
#define MT6368_PMIC_RG_VMDDR_VO_F_TRIM_0_SHIFT                    0
#define MT6368_PMIC_RG_VMDDR_VO_F_TRIM_1_ADDR                     MT6368_LDO_VM_TRAPPING_ELR_6
#define MT6368_PMIC_RG_VMDDR_VO_F_TRIM_1_MASK                     0x1
#define MT6368_PMIC_RG_VMDDR_VO_F_TRIM_1_SHIFT                    1
#define MT6368_PMIC_RG_VMDDQ_VO_F_TRIM_0_ADDR                     MT6368_LDO_VM_TRAPPING_ELR_6
#define MT6368_PMIC_RG_VMDDQ_VO_F_TRIM_0_MASK                     0x1
#define MT6368_PMIC_RG_VMDDQ_VO_F_TRIM_0_SHIFT                    2
#define MT6368_PMIC_RG_VMDDQ_VO_F_TRIM_1_ADDR                     MT6368_LDO_VM_TRAPPING_ELR_6
#define MT6368_PMIC_RG_VMDDQ_VO_F_TRIM_1_MASK                     0x1
#define MT6368_PMIC_RG_VMDDQ_VO_F_TRIM_1_SHIFT                    3
#define MT6368_PMIC_LDO_GNR0_ANA_ID_ADDR                          MT6368_LDO_GNR0_ANA_ID
#define MT6368_PMIC_LDO_GNR0_ANA_ID_MASK                          0xFF
#define MT6368_PMIC_LDO_GNR0_ANA_ID_SHIFT                         0
#define MT6368_PMIC_LDO_GNR0_DIG_ID_ADDR                          MT6368_LDO_GNR0_DIG_ID
#define MT6368_PMIC_LDO_GNR0_DIG_ID_MASK                          0xFF
#define MT6368_PMIC_LDO_GNR0_DIG_ID_SHIFT                         0
#define MT6368_PMIC_LDO_GNR0_ANA_MINOR_REV_ADDR                   MT6368_LDO_GNR0_ANA_REV
#define MT6368_PMIC_LDO_GNR0_ANA_MINOR_REV_MASK                   0xF
#define MT6368_PMIC_LDO_GNR0_ANA_MINOR_REV_SHIFT                  0
#define MT6368_PMIC_LDO_GNR0_ANA_MAJOR_REV_ADDR                   MT6368_LDO_GNR0_ANA_REV
#define MT6368_PMIC_LDO_GNR0_ANA_MAJOR_REV_MASK                   0xF
#define MT6368_PMIC_LDO_GNR0_ANA_MAJOR_REV_SHIFT                  4
#define MT6368_PMIC_LDO_GNR0_DIG_MINOR_REV_ADDR                   MT6368_LDO_GNR0_DIG_REV
#define MT6368_PMIC_LDO_GNR0_DIG_MINOR_REV_MASK                   0xF
#define MT6368_PMIC_LDO_GNR0_DIG_MINOR_REV_SHIFT                  0
#define MT6368_PMIC_LDO_GNR0_DIG_MAJOR_REV_ADDR                   MT6368_LDO_GNR0_DIG_REV
#define MT6368_PMIC_LDO_GNR0_DIG_MAJOR_REV_MASK                   0xF
#define MT6368_PMIC_LDO_GNR0_DIG_MAJOR_REV_SHIFT                  4
#define MT6368_PMIC_LDO_GNR0_DSN_CBS_ADDR                         MT6368_LDO_GNR0_DSN_DBI
#define MT6368_PMIC_LDO_GNR0_DSN_CBS_MASK                         0x3
#define MT6368_PMIC_LDO_GNR0_DSN_CBS_SHIFT                        0
#define MT6368_PMIC_LDO_GNR0_DSN_BIX_ADDR                         MT6368_LDO_GNR0_DSN_DBI
#define MT6368_PMIC_LDO_GNR0_DSN_BIX_MASK                         0x3
#define MT6368_PMIC_LDO_GNR0_DSN_BIX_SHIFT                        2
#define MT6368_PMIC_LDO_GNR0_DSN_ESP_ADDR                         MT6368_LDO_GNR0_DSN_ESP
#define MT6368_PMIC_LDO_GNR0_DSN_ESP_MASK                         0xFF
#define MT6368_PMIC_LDO_GNR0_DSN_ESP_SHIFT                        0
#define MT6368_PMIC_LDO_GNR0_DSN_FPI_ADDR                         MT6368_LDO_GNR0_DSN_DXI
#define MT6368_PMIC_LDO_GNR0_DSN_FPI_MASK                         0xFF
#define MT6368_PMIC_LDO_GNR0_DSN_FPI_SHIFT                        0
#define MT6368_PMIC_RG_LDO_VSIM1_EN_ADDR                          MT6368_LDO_VSIM1_CON0
#define MT6368_PMIC_RG_LDO_VSIM1_EN_MASK                          0x1
#define MT6368_PMIC_RG_LDO_VSIM1_EN_SHIFT                         0
#define MT6368_PMIC_RG_LDO_VSIM1_LP_ADDR                          MT6368_LDO_VSIM1_CON0
#define MT6368_PMIC_RG_LDO_VSIM1_LP_MASK                          0x1
#define MT6368_PMIC_RG_LDO_VSIM1_LP_SHIFT                         1
#define MT6368_PMIC_RG_LDO_VSIM1_STBTD_ADDR                       MT6368_LDO_VSIM1_CON1
#define MT6368_PMIC_RG_LDO_VSIM1_STBTD_MASK                       0x3
#define MT6368_PMIC_RG_LDO_VSIM1_STBTD_SHIFT                      0
#define MT6368_PMIC_RG_LDO_VSIM1_ULP_ADDR                         MT6368_LDO_VSIM1_CON1
#define MT6368_PMIC_RG_LDO_VSIM1_ULP_MASK                         0x1
#define MT6368_PMIC_RG_LDO_VSIM1_ULP_SHIFT                        2
#define MT6368_PMIC_RG_LDO_VSIM1_ONLV_EN_ADDR                     MT6368_LDO_VSIM1_CON1
#define MT6368_PMIC_RG_LDO_VSIM1_ONLV_EN_MASK                     0x1
#define MT6368_PMIC_RG_LDO_VSIM1_ONLV_EN_SHIFT                    3
#define MT6368_PMIC_RG_LDO_VSIM1_OCFB_EN_ADDR                     MT6368_LDO_VSIM1_CON1
#define MT6368_PMIC_RG_LDO_VSIM1_OCFB_EN_MASK                     0x1
#define MT6368_PMIC_RG_LDO_VSIM1_OCFB_EN_SHIFT                    4
#define MT6368_PMIC_RG_LDO_VSIM1_OC_MODE_ADDR                     MT6368_LDO_VSIM1_CON1
#define MT6368_PMIC_RG_LDO_VSIM1_OC_MODE_MASK                     0x1
#define MT6368_PMIC_RG_LDO_VSIM1_OC_MODE_SHIFT                    5
#define MT6368_PMIC_RG_LDO_VSIM1_OC_TSEL_ADDR                     MT6368_LDO_VSIM1_CON1
#define MT6368_PMIC_RG_LDO_VSIM1_OC_TSEL_MASK                     0x1
#define MT6368_PMIC_RG_LDO_VSIM1_OC_TSEL_SHIFT                    6
#define MT6368_PMIC_RG_LDO_VSIM1_DUMMY_LOAD_ADDR                  MT6368_LDO_VSIM1_CON2
#define MT6368_PMIC_RG_LDO_VSIM1_DUMMY_LOAD_MASK                  0x3
#define MT6368_PMIC_RG_LDO_VSIM1_DUMMY_LOAD_SHIFT                 0
#define MT6368_PMIC_RG_LDO_VSIM1_STB_26M_CKEN_EN_ADDR             MT6368_LDO_VSIM1_CON2
#define MT6368_PMIC_RG_LDO_VSIM1_STB_26M_CKEN_EN_MASK             0x1
#define MT6368_PMIC_RG_LDO_VSIM1_STB_26M_CKEN_EN_SHIFT            6
#define MT6368_PMIC_RG_LDO_VSIM1_CK_SW_MODE_ADDR                  MT6368_LDO_VSIM1_CON2
#define MT6368_PMIC_RG_LDO_VSIM1_CK_SW_MODE_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VSIM1_CK_SW_MODE_SHIFT                 7
#define MT6368_PMIC_RG_LDO_VSIM1_B_STB_FORCE_ADDR                 MT6368_LDO_VSIM1_TEST_CON0
#define MT6368_PMIC_RG_LDO_VSIM1_B_STB_FORCE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VSIM1_B_STB_FORCE_SHIFT                4
#define MT6368_PMIC_RG_LDO_VSIM1_L_STB_FORCE_ADDR                 MT6368_LDO_VSIM1_TEST_CON0
#define MT6368_PMIC_RG_LDO_VSIM1_L_STB_FORCE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VSIM1_L_STB_FORCE_SHIFT                5
#define MT6368_PMIC_DA_VSIM1_B_EN_ADDR                            MT6368_LDO_VSIM1_MON
#define MT6368_PMIC_DA_VSIM1_B_EN_MASK                            0x1
#define MT6368_PMIC_DA_VSIM1_B_EN_SHIFT                           0
#define MT6368_PMIC_DA_VSIM1_B_STB_ADDR                           MT6368_LDO_VSIM1_MON
#define MT6368_PMIC_DA_VSIM1_B_STB_MASK                           0x1
#define MT6368_PMIC_DA_VSIM1_B_STB_SHIFT                          1
#define MT6368_PMIC_DA_VSIM1_B_LP_ADDR                            MT6368_LDO_VSIM1_MON
#define MT6368_PMIC_DA_VSIM1_B_LP_MASK                            0x1
#define MT6368_PMIC_DA_VSIM1_B_LP_SHIFT                           2
#define MT6368_PMIC_DA_VSIM1_L_EN_ADDR                            MT6368_LDO_VSIM1_MON
#define MT6368_PMIC_DA_VSIM1_L_EN_MASK                            0x1
#define MT6368_PMIC_DA_VSIM1_L_EN_SHIFT                           3
#define MT6368_PMIC_DA_VSIM1_L_STB_ADDR                           MT6368_LDO_VSIM1_MON
#define MT6368_PMIC_DA_VSIM1_L_STB_MASK                           0x1
#define MT6368_PMIC_DA_VSIM1_L_STB_SHIFT                          4
#define MT6368_PMIC_DA_VSIM1_OCFB_EN_ADDR                         MT6368_LDO_VSIM1_MON
#define MT6368_PMIC_DA_VSIM1_OCFB_EN_MASK                         0x1
#define MT6368_PMIC_DA_VSIM1_OCFB_EN_SHIFT                        5
#define MT6368_PMIC_DA_VSIM1_DUMMY_LOAD_ADDR                      MT6368_LDO_VSIM1_MON
#define MT6368_PMIC_DA_VSIM1_DUMMY_LOAD_MASK                      0x3
#define MT6368_PMIC_DA_VSIM1_DUMMY_LOAD_SHIFT                     6
#define MT6368_PMIC_RG_LDO_VSIM1_RC0_OP_EN_ADDR                   MT6368_LDO_VSIM1_OP_EN0
#define MT6368_PMIC_RG_LDO_VSIM1_RC0_OP_EN_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VSIM1_RC0_OP_EN_SHIFT                  0
#define MT6368_PMIC_RG_LDO_VSIM1_RC1_OP_EN_ADDR                   MT6368_LDO_VSIM1_OP_EN0
#define MT6368_PMIC_RG_LDO_VSIM1_RC1_OP_EN_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VSIM1_RC1_OP_EN_SHIFT                  1
#define MT6368_PMIC_RG_LDO_VSIM1_RC2_OP_EN_ADDR                   MT6368_LDO_VSIM1_OP_EN0
#define MT6368_PMIC_RG_LDO_VSIM1_RC2_OP_EN_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VSIM1_RC2_OP_EN_SHIFT                  2
#define MT6368_PMIC_RG_LDO_VSIM1_RC3_OP_EN_ADDR                   MT6368_LDO_VSIM1_OP_EN0
#define MT6368_PMIC_RG_LDO_VSIM1_RC3_OP_EN_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VSIM1_RC3_OP_EN_SHIFT                  3
#define MT6368_PMIC_RG_LDO_VSIM1_RC4_OP_EN_ADDR                   MT6368_LDO_VSIM1_OP_EN0
#define MT6368_PMIC_RG_LDO_VSIM1_RC4_OP_EN_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VSIM1_RC4_OP_EN_SHIFT                  4
#define MT6368_PMIC_RG_LDO_VSIM1_RC5_OP_EN_ADDR                   MT6368_LDO_VSIM1_OP_EN0
#define MT6368_PMIC_RG_LDO_VSIM1_RC5_OP_EN_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VSIM1_RC5_OP_EN_SHIFT                  5
#define MT6368_PMIC_RG_LDO_VSIM1_RC6_OP_EN_ADDR                   MT6368_LDO_VSIM1_OP_EN0
#define MT6368_PMIC_RG_LDO_VSIM1_RC6_OP_EN_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VSIM1_RC6_OP_EN_SHIFT                  6
#define MT6368_PMIC_RG_LDO_VSIM1_RC7_OP_EN_ADDR                   MT6368_LDO_VSIM1_OP_EN0
#define MT6368_PMIC_RG_LDO_VSIM1_RC7_OP_EN_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VSIM1_RC7_OP_EN_SHIFT                  7
#define MT6368_PMIC_RG_LDO_VSIM1_RC8_OP_EN_ADDR                   MT6368_LDO_VSIM1_OP_EN1
#define MT6368_PMIC_RG_LDO_VSIM1_RC8_OP_EN_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VSIM1_RC8_OP_EN_SHIFT                  0
#define MT6368_PMIC_RG_LDO_VSIM1_RC9_OP_EN_ADDR                   MT6368_LDO_VSIM1_OP_EN1
#define MT6368_PMIC_RG_LDO_VSIM1_RC9_OP_EN_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VSIM1_RC9_OP_EN_SHIFT                  1
#define MT6368_PMIC_RG_LDO_VSIM1_RC10_OP_EN_ADDR                  MT6368_LDO_VSIM1_OP_EN1
#define MT6368_PMIC_RG_LDO_VSIM1_RC10_OP_EN_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VSIM1_RC10_OP_EN_SHIFT                 2
#define MT6368_PMIC_RG_LDO_VSIM1_RC11_OP_EN_ADDR                  MT6368_LDO_VSIM1_OP_EN1
#define MT6368_PMIC_RG_LDO_VSIM1_RC11_OP_EN_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VSIM1_RC11_OP_EN_SHIFT                 3
#define MT6368_PMIC_RG_LDO_VSIM1_RC12_OP_EN_ADDR                  MT6368_LDO_VSIM1_OP_EN1
#define MT6368_PMIC_RG_LDO_VSIM1_RC12_OP_EN_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VSIM1_RC12_OP_EN_SHIFT                 4
#define MT6368_PMIC_RG_LDO_VSIM1_RC13_OP_EN_ADDR                  MT6368_LDO_VSIM1_OP_EN1
#define MT6368_PMIC_RG_LDO_VSIM1_RC13_OP_EN_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VSIM1_RC13_OP_EN_SHIFT                 5
#define MT6368_PMIC_RG_LDO_VSIM1_HW0_OP_EN_ADDR                   MT6368_LDO_VSIM1_OP_EN2
#define MT6368_PMIC_RG_LDO_VSIM1_HW0_OP_EN_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VSIM1_HW0_OP_EN_SHIFT                  0
#define MT6368_PMIC_RG_LDO_VSIM1_HW1_OP_EN_ADDR                   MT6368_LDO_VSIM1_OP_EN2
#define MT6368_PMIC_RG_LDO_VSIM1_HW1_OP_EN_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VSIM1_HW1_OP_EN_SHIFT                  1
#define MT6368_PMIC_RG_LDO_VSIM1_HW2_OP_EN_ADDR                   MT6368_LDO_VSIM1_OP_EN2
#define MT6368_PMIC_RG_LDO_VSIM1_HW2_OP_EN_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VSIM1_HW2_OP_EN_SHIFT                  2
#define MT6368_PMIC_RG_LDO_VSIM1_HW3_OP_EN_ADDR                   MT6368_LDO_VSIM1_OP_EN2
#define MT6368_PMIC_RG_LDO_VSIM1_HW3_OP_EN_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VSIM1_HW3_OP_EN_SHIFT                  3
#define MT6368_PMIC_RG_LDO_VSIM1_HW4_OP_EN_ADDR                   MT6368_LDO_VSIM1_OP_EN2
#define MT6368_PMIC_RG_LDO_VSIM1_HW4_OP_EN_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VSIM1_HW4_OP_EN_SHIFT                  4
#define MT6368_PMIC_RG_LDO_VSIM1_HW5_OP_EN_ADDR                   MT6368_LDO_VSIM1_OP_EN2
#define MT6368_PMIC_RG_LDO_VSIM1_HW5_OP_EN_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VSIM1_HW5_OP_EN_SHIFT                  5
#define MT6368_PMIC_RG_LDO_VSIM1_HW6_OP_EN_ADDR                   MT6368_LDO_VSIM1_OP_EN2
#define MT6368_PMIC_RG_LDO_VSIM1_HW6_OP_EN_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VSIM1_HW6_OP_EN_SHIFT                  6
#define MT6368_PMIC_RG_LDO_VSIM1_SW_OP_EN_ADDR                    MT6368_LDO_VSIM1_OP_EN2
#define MT6368_PMIC_RG_LDO_VSIM1_SW_OP_EN_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VSIM1_SW_OP_EN_SHIFT                   7
#define MT6368_PMIC_RG_LDO_VSIM1_RC0_OP_CFG_ADDR                  MT6368_LDO_VSIM1_OP_CFG0
#define MT6368_PMIC_RG_LDO_VSIM1_RC0_OP_CFG_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VSIM1_RC0_OP_CFG_SHIFT                 0
#define MT6368_PMIC_RG_LDO_VSIM1_RC1_OP_CFG_ADDR                  MT6368_LDO_VSIM1_OP_CFG0
#define MT6368_PMIC_RG_LDO_VSIM1_RC1_OP_CFG_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VSIM1_RC1_OP_CFG_SHIFT                 1
#define MT6368_PMIC_RG_LDO_VSIM1_RC2_OP_CFG_ADDR                  MT6368_LDO_VSIM1_OP_CFG0
#define MT6368_PMIC_RG_LDO_VSIM1_RC2_OP_CFG_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VSIM1_RC2_OP_CFG_SHIFT                 2
#define MT6368_PMIC_RG_LDO_VSIM1_RC3_OP_CFG_ADDR                  MT6368_LDO_VSIM1_OP_CFG0
#define MT6368_PMIC_RG_LDO_VSIM1_RC3_OP_CFG_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VSIM1_RC3_OP_CFG_SHIFT                 3
#define MT6368_PMIC_RG_LDO_VSIM1_RC4_OP_CFG_ADDR                  MT6368_LDO_VSIM1_OP_CFG0
#define MT6368_PMIC_RG_LDO_VSIM1_RC4_OP_CFG_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VSIM1_RC4_OP_CFG_SHIFT                 4
#define MT6368_PMIC_RG_LDO_VSIM1_RC5_OP_CFG_ADDR                  MT6368_LDO_VSIM1_OP_CFG0
#define MT6368_PMIC_RG_LDO_VSIM1_RC5_OP_CFG_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VSIM1_RC5_OP_CFG_SHIFT                 5
#define MT6368_PMIC_RG_LDO_VSIM1_RC6_OP_CFG_ADDR                  MT6368_LDO_VSIM1_OP_CFG0
#define MT6368_PMIC_RG_LDO_VSIM1_RC6_OP_CFG_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VSIM1_RC6_OP_CFG_SHIFT                 6
#define MT6368_PMIC_RG_LDO_VSIM1_RC7_OP_CFG_ADDR                  MT6368_LDO_VSIM1_OP_CFG0
#define MT6368_PMIC_RG_LDO_VSIM1_RC7_OP_CFG_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VSIM1_RC7_OP_CFG_SHIFT                 7
#define MT6368_PMIC_RG_LDO_VSIM1_RC8_OP_CFG_ADDR                  MT6368_LDO_VSIM1_OP_CFG1
#define MT6368_PMIC_RG_LDO_VSIM1_RC8_OP_CFG_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VSIM1_RC8_OP_CFG_SHIFT                 0
#define MT6368_PMIC_RG_LDO_VSIM1_RC9_OP_CFG_ADDR                  MT6368_LDO_VSIM1_OP_CFG1
#define MT6368_PMIC_RG_LDO_VSIM1_RC9_OP_CFG_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VSIM1_RC9_OP_CFG_SHIFT                 1
#define MT6368_PMIC_RG_LDO_VSIM1_RC10_OP_CFG_ADDR                 MT6368_LDO_VSIM1_OP_CFG1
#define MT6368_PMIC_RG_LDO_VSIM1_RC10_OP_CFG_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VSIM1_RC10_OP_CFG_SHIFT                2
#define MT6368_PMIC_RG_LDO_VSIM1_RC11_OP_CFG_ADDR                 MT6368_LDO_VSIM1_OP_CFG1
#define MT6368_PMIC_RG_LDO_VSIM1_RC11_OP_CFG_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VSIM1_RC11_OP_CFG_SHIFT                3
#define MT6368_PMIC_RG_LDO_VSIM1_RC12_OP_CFG_ADDR                 MT6368_LDO_VSIM1_OP_CFG1
#define MT6368_PMIC_RG_LDO_VSIM1_RC12_OP_CFG_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VSIM1_RC12_OP_CFG_SHIFT                4
#define MT6368_PMIC_RG_LDO_VSIM1_RC13_OP_CFG_ADDR                 MT6368_LDO_VSIM1_OP_CFG1
#define MT6368_PMIC_RG_LDO_VSIM1_RC13_OP_CFG_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VSIM1_RC13_OP_CFG_SHIFT                5
#define MT6368_PMIC_RG_LDO_VSIM1_HW0_OP_CFG_ADDR                  MT6368_LDO_VSIM1_OP_CFG2
#define MT6368_PMIC_RG_LDO_VSIM1_HW0_OP_CFG_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VSIM1_HW0_OP_CFG_SHIFT                 0
#define MT6368_PMIC_RG_LDO_VSIM1_HW1_OP_CFG_ADDR                  MT6368_LDO_VSIM1_OP_CFG2
#define MT6368_PMIC_RG_LDO_VSIM1_HW1_OP_CFG_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VSIM1_HW1_OP_CFG_SHIFT                 1
#define MT6368_PMIC_RG_LDO_VSIM1_HW2_OP_CFG_ADDR                  MT6368_LDO_VSIM1_OP_CFG2
#define MT6368_PMIC_RG_LDO_VSIM1_HW2_OP_CFG_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VSIM1_HW2_OP_CFG_SHIFT                 2
#define MT6368_PMIC_RG_LDO_VSIM1_HW3_OP_CFG_ADDR                  MT6368_LDO_VSIM1_OP_CFG2
#define MT6368_PMIC_RG_LDO_VSIM1_HW3_OP_CFG_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VSIM1_HW3_OP_CFG_SHIFT                 3
#define MT6368_PMIC_RG_LDO_VSIM1_HW4_OP_CFG_ADDR                  MT6368_LDO_VSIM1_OP_CFG2
#define MT6368_PMIC_RG_LDO_VSIM1_HW4_OP_CFG_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VSIM1_HW4_OP_CFG_SHIFT                 4
#define MT6368_PMIC_RG_LDO_VSIM1_HW5_OP_CFG_ADDR                  MT6368_LDO_VSIM1_OP_CFG2
#define MT6368_PMIC_RG_LDO_VSIM1_HW5_OP_CFG_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VSIM1_HW5_OP_CFG_SHIFT                 5
#define MT6368_PMIC_RG_LDO_VSIM1_HW6_OP_CFG_ADDR                  MT6368_LDO_VSIM1_OP_CFG2
#define MT6368_PMIC_RG_LDO_VSIM1_HW6_OP_CFG_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VSIM1_HW6_OP_CFG_SHIFT                 6
#define MT6368_PMIC_RG_LDO_VSIM1_SW_OP_CFG_ADDR                   MT6368_LDO_VSIM1_OP_CFG2
#define MT6368_PMIC_RG_LDO_VSIM1_SW_OP_CFG_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VSIM1_SW_OP_CFG_SHIFT                  7
#define MT6368_PMIC_RG_LDO_VSIM1_RC0_OP_MODE_ADDR                 MT6368_LDO_VSIM1_OP_MODE0
#define MT6368_PMIC_RG_LDO_VSIM1_RC0_OP_MODE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VSIM1_RC0_OP_MODE_SHIFT                0
#define MT6368_PMIC_RG_LDO_VSIM1_RC1_OP_MODE_ADDR                 MT6368_LDO_VSIM1_OP_MODE0
#define MT6368_PMIC_RG_LDO_VSIM1_RC1_OP_MODE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VSIM1_RC1_OP_MODE_SHIFT                1
#define MT6368_PMIC_RG_LDO_VSIM1_RC2_OP_MODE_ADDR                 MT6368_LDO_VSIM1_OP_MODE0
#define MT6368_PMIC_RG_LDO_VSIM1_RC2_OP_MODE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VSIM1_RC2_OP_MODE_SHIFT                2
#define MT6368_PMIC_RG_LDO_VSIM1_RC3_OP_MODE_ADDR                 MT6368_LDO_VSIM1_OP_MODE0
#define MT6368_PMIC_RG_LDO_VSIM1_RC3_OP_MODE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VSIM1_RC3_OP_MODE_SHIFT                3
#define MT6368_PMIC_RG_LDO_VSIM1_RC4_OP_MODE_ADDR                 MT6368_LDO_VSIM1_OP_MODE0
#define MT6368_PMIC_RG_LDO_VSIM1_RC4_OP_MODE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VSIM1_RC4_OP_MODE_SHIFT                4
#define MT6368_PMIC_RG_LDO_VSIM1_RC5_OP_MODE_ADDR                 MT6368_LDO_VSIM1_OP_MODE0
#define MT6368_PMIC_RG_LDO_VSIM1_RC5_OP_MODE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VSIM1_RC5_OP_MODE_SHIFT                5
#define MT6368_PMIC_RG_LDO_VSIM1_RC6_OP_MODE_ADDR                 MT6368_LDO_VSIM1_OP_MODE0
#define MT6368_PMIC_RG_LDO_VSIM1_RC6_OP_MODE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VSIM1_RC6_OP_MODE_SHIFT                6
#define MT6368_PMIC_RG_LDO_VSIM1_RC7_OP_MODE_ADDR                 MT6368_LDO_VSIM1_OP_MODE0
#define MT6368_PMIC_RG_LDO_VSIM1_RC7_OP_MODE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VSIM1_RC7_OP_MODE_SHIFT                7
#define MT6368_PMIC_RG_LDO_VSIM1_RC8_OP_MODE_ADDR                 MT6368_LDO_VSIM1_OP_MODE1
#define MT6368_PMIC_RG_LDO_VSIM1_RC8_OP_MODE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VSIM1_RC8_OP_MODE_SHIFT                0
#define MT6368_PMIC_RG_LDO_VSIM1_RC9_OP_MODE_ADDR                 MT6368_LDO_VSIM1_OP_MODE1
#define MT6368_PMIC_RG_LDO_VSIM1_RC9_OP_MODE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VSIM1_RC9_OP_MODE_SHIFT                1
#define MT6368_PMIC_RG_LDO_VSIM1_RC10_OP_MODE_ADDR                MT6368_LDO_VSIM1_OP_MODE1
#define MT6368_PMIC_RG_LDO_VSIM1_RC10_OP_MODE_MASK                0x1
#define MT6368_PMIC_RG_LDO_VSIM1_RC10_OP_MODE_SHIFT               2
#define MT6368_PMIC_RG_LDO_VSIM1_RC11_OP_MODE_ADDR                MT6368_LDO_VSIM1_OP_MODE1
#define MT6368_PMIC_RG_LDO_VSIM1_RC11_OP_MODE_MASK                0x1
#define MT6368_PMIC_RG_LDO_VSIM1_RC11_OP_MODE_SHIFT               3
#define MT6368_PMIC_RG_LDO_VSIM1_RC12_OP_MODE_ADDR                MT6368_LDO_VSIM1_OP_MODE1
#define MT6368_PMIC_RG_LDO_VSIM1_RC12_OP_MODE_MASK                0x1
#define MT6368_PMIC_RG_LDO_VSIM1_RC12_OP_MODE_SHIFT               4
#define MT6368_PMIC_RG_LDO_VSIM1_RC13_OP_MODE_ADDR                MT6368_LDO_VSIM1_OP_MODE1
#define MT6368_PMIC_RG_LDO_VSIM1_RC13_OP_MODE_MASK                0x1
#define MT6368_PMIC_RG_LDO_VSIM1_RC13_OP_MODE_SHIFT               5
#define MT6368_PMIC_RG_LDO_VSIM1_HW0_OP_MODE_ADDR                 MT6368_LDO_VSIM1_OP_MODE2
#define MT6368_PMIC_RG_LDO_VSIM1_HW0_OP_MODE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VSIM1_HW0_OP_MODE_SHIFT                0
#define MT6368_PMIC_RG_LDO_VSIM1_HW1_OP_MODE_ADDR                 MT6368_LDO_VSIM1_OP_MODE2
#define MT6368_PMIC_RG_LDO_VSIM1_HW1_OP_MODE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VSIM1_HW1_OP_MODE_SHIFT                1
#define MT6368_PMIC_RG_LDO_VSIM1_HW2_OP_MODE_ADDR                 MT6368_LDO_VSIM1_OP_MODE2
#define MT6368_PMIC_RG_LDO_VSIM1_HW2_OP_MODE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VSIM1_HW2_OP_MODE_SHIFT                2
#define MT6368_PMIC_RG_LDO_VSIM1_HW3_OP_MODE_ADDR                 MT6368_LDO_VSIM1_OP_MODE2
#define MT6368_PMIC_RG_LDO_VSIM1_HW3_OP_MODE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VSIM1_HW3_OP_MODE_SHIFT                3
#define MT6368_PMIC_RG_LDO_VSIM1_HW4_OP_MODE_ADDR                 MT6368_LDO_VSIM1_OP_MODE2
#define MT6368_PMIC_RG_LDO_VSIM1_HW4_OP_MODE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VSIM1_HW4_OP_MODE_SHIFT                4
#define MT6368_PMIC_RG_LDO_VSIM1_HW5_OP_MODE_ADDR                 MT6368_LDO_VSIM1_OP_MODE2
#define MT6368_PMIC_RG_LDO_VSIM1_HW5_OP_MODE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VSIM1_HW5_OP_MODE_SHIFT                5
#define MT6368_PMIC_RG_LDO_VSIM1_HW6_OP_MODE_ADDR                 MT6368_LDO_VSIM1_OP_MODE2
#define MT6368_PMIC_RG_LDO_VSIM1_HW6_OP_MODE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VSIM1_HW6_OP_MODE_SHIFT                6
#define MT6368_PMIC_RG_LDO_VSIM1_EINT_EN_ADDR                     MT6368_LDO_VSIM1_EINT
#define MT6368_PMIC_RG_LDO_VSIM1_EINT_EN_MASK                     0x1
#define MT6368_PMIC_RG_LDO_VSIM1_EINT_EN_SHIFT                    0
#define MT6368_PMIC_RG_LDO_VSIM1_EINT_POL_ADDR                    MT6368_LDO_VSIM1_EINT
#define MT6368_PMIC_RG_LDO_VSIM1_EINT_POL_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VSIM1_EINT_POL_SHIFT                   2
#define MT6368_PMIC_RG_LDO_VSIM1_EINT_DB_SEL_ADDR                 MT6368_LDO_VSIM1_EINT
#define MT6368_PMIC_RG_LDO_VSIM1_EINT_DB_SEL_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VSIM1_EINT_DB_SEL_SHIFT                4
#define MT6368_PMIC_RG_LDO_VSIM2_EN_ADDR                          MT6368_LDO_VSIM2_CON0
#define MT6368_PMIC_RG_LDO_VSIM2_EN_MASK                          0x1
#define MT6368_PMIC_RG_LDO_VSIM2_EN_SHIFT                         0
#define MT6368_PMIC_RG_LDO_VSIM2_LP_ADDR                          MT6368_LDO_VSIM2_CON0
#define MT6368_PMIC_RG_LDO_VSIM2_LP_MASK                          0x1
#define MT6368_PMIC_RG_LDO_VSIM2_LP_SHIFT                         1
#define MT6368_PMIC_RG_LDO_VSIM2_STBTD_ADDR                       MT6368_LDO_VSIM2_CON1
#define MT6368_PMIC_RG_LDO_VSIM2_STBTD_MASK                       0x3
#define MT6368_PMIC_RG_LDO_VSIM2_STBTD_SHIFT                      0
#define MT6368_PMIC_RG_LDO_VSIM2_ULP_ADDR                         MT6368_LDO_VSIM2_CON1
#define MT6368_PMIC_RG_LDO_VSIM2_ULP_MASK                         0x1
#define MT6368_PMIC_RG_LDO_VSIM2_ULP_SHIFT                        2
#define MT6368_PMIC_RG_LDO_VSIM2_ONLV_EN_ADDR                     MT6368_LDO_VSIM2_CON1
#define MT6368_PMIC_RG_LDO_VSIM2_ONLV_EN_MASK                     0x1
#define MT6368_PMIC_RG_LDO_VSIM2_ONLV_EN_SHIFT                    3
#define MT6368_PMIC_RG_LDO_VSIM2_OCFB_EN_ADDR                     MT6368_LDO_VSIM2_CON1
#define MT6368_PMIC_RG_LDO_VSIM2_OCFB_EN_MASK                     0x1
#define MT6368_PMIC_RG_LDO_VSIM2_OCFB_EN_SHIFT                    4
#define MT6368_PMIC_RG_LDO_VSIM2_OC_MODE_ADDR                     MT6368_LDO_VSIM2_CON1
#define MT6368_PMIC_RG_LDO_VSIM2_OC_MODE_MASK                     0x1
#define MT6368_PMIC_RG_LDO_VSIM2_OC_MODE_SHIFT                    5
#define MT6368_PMIC_RG_LDO_VSIM2_OC_TSEL_ADDR                     MT6368_LDO_VSIM2_CON1
#define MT6368_PMIC_RG_LDO_VSIM2_OC_TSEL_MASK                     0x1
#define MT6368_PMIC_RG_LDO_VSIM2_OC_TSEL_SHIFT                    6
#define MT6368_PMIC_RG_LDO_VSIM2_DUMMY_LOAD_ADDR                  MT6368_LDO_VSIM2_CON2
#define MT6368_PMIC_RG_LDO_VSIM2_DUMMY_LOAD_MASK                  0x3
#define MT6368_PMIC_RG_LDO_VSIM2_DUMMY_LOAD_SHIFT                 0
#define MT6368_PMIC_RG_LDO_VSIM2_STB_26M_CKEN_EN_ADDR             MT6368_LDO_VSIM2_CON2
#define MT6368_PMIC_RG_LDO_VSIM2_STB_26M_CKEN_EN_MASK             0x1
#define MT6368_PMIC_RG_LDO_VSIM2_STB_26M_CKEN_EN_SHIFT            6
#define MT6368_PMIC_RG_LDO_VSIM2_CK_SW_MODE_ADDR                  MT6368_LDO_VSIM2_CON2
#define MT6368_PMIC_RG_LDO_VSIM2_CK_SW_MODE_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VSIM2_CK_SW_MODE_SHIFT                 7
#define MT6368_PMIC_RG_LDO_VSIM2_B_STB_FORCE_ADDR                 MT6368_LDO_VSIM2_TEST_CON0
#define MT6368_PMIC_RG_LDO_VSIM2_B_STB_FORCE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VSIM2_B_STB_FORCE_SHIFT                4
#define MT6368_PMIC_RG_LDO_VSIM2_L_STB_FORCE_ADDR                 MT6368_LDO_VSIM2_TEST_CON0
#define MT6368_PMIC_RG_LDO_VSIM2_L_STB_FORCE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VSIM2_L_STB_FORCE_SHIFT                5
#define MT6368_PMIC_DA_VSIM2_B_EN_ADDR                            MT6368_LDO_VSIM2_MON
#define MT6368_PMIC_DA_VSIM2_B_EN_MASK                            0x1
#define MT6368_PMIC_DA_VSIM2_B_EN_SHIFT                           0
#define MT6368_PMIC_DA_VSIM2_B_STB_ADDR                           MT6368_LDO_VSIM2_MON
#define MT6368_PMIC_DA_VSIM2_B_STB_MASK                           0x1
#define MT6368_PMIC_DA_VSIM2_B_STB_SHIFT                          1
#define MT6368_PMIC_DA_VSIM2_B_LP_ADDR                            MT6368_LDO_VSIM2_MON
#define MT6368_PMIC_DA_VSIM2_B_LP_MASK                            0x1
#define MT6368_PMIC_DA_VSIM2_B_LP_SHIFT                           2
#define MT6368_PMIC_DA_VSIM2_L_EN_ADDR                            MT6368_LDO_VSIM2_MON
#define MT6368_PMIC_DA_VSIM2_L_EN_MASK                            0x1
#define MT6368_PMIC_DA_VSIM2_L_EN_SHIFT                           3
#define MT6368_PMIC_DA_VSIM2_L_STB_ADDR                           MT6368_LDO_VSIM2_MON
#define MT6368_PMIC_DA_VSIM2_L_STB_MASK                           0x1
#define MT6368_PMIC_DA_VSIM2_L_STB_SHIFT                          4
#define MT6368_PMIC_DA_VSIM2_OCFB_EN_ADDR                         MT6368_LDO_VSIM2_MON
#define MT6368_PMIC_DA_VSIM2_OCFB_EN_MASK                         0x1
#define MT6368_PMIC_DA_VSIM2_OCFB_EN_SHIFT                        5
#define MT6368_PMIC_DA_VSIM2_DUMMY_LOAD_ADDR                      MT6368_LDO_VSIM2_MON
#define MT6368_PMIC_DA_VSIM2_DUMMY_LOAD_MASK                      0x3
#define MT6368_PMIC_DA_VSIM2_DUMMY_LOAD_SHIFT                     6
#define MT6368_PMIC_RG_LDO_VSIM2_RC0_OP_EN_ADDR                   MT6368_LDO_VSIM2_OP_EN0
#define MT6368_PMIC_RG_LDO_VSIM2_RC0_OP_EN_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VSIM2_RC0_OP_EN_SHIFT                  0
#define MT6368_PMIC_RG_LDO_VSIM2_RC1_OP_EN_ADDR                   MT6368_LDO_VSIM2_OP_EN0
#define MT6368_PMIC_RG_LDO_VSIM2_RC1_OP_EN_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VSIM2_RC1_OP_EN_SHIFT                  1
#define MT6368_PMIC_RG_LDO_VSIM2_RC2_OP_EN_ADDR                   MT6368_LDO_VSIM2_OP_EN0
#define MT6368_PMIC_RG_LDO_VSIM2_RC2_OP_EN_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VSIM2_RC2_OP_EN_SHIFT                  2
#define MT6368_PMIC_RG_LDO_VSIM2_RC3_OP_EN_ADDR                   MT6368_LDO_VSIM2_OP_EN0
#define MT6368_PMIC_RG_LDO_VSIM2_RC3_OP_EN_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VSIM2_RC3_OP_EN_SHIFT                  3
#define MT6368_PMIC_RG_LDO_VSIM2_RC4_OP_EN_ADDR                   MT6368_LDO_VSIM2_OP_EN0
#define MT6368_PMIC_RG_LDO_VSIM2_RC4_OP_EN_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VSIM2_RC4_OP_EN_SHIFT                  4
#define MT6368_PMIC_RG_LDO_VSIM2_RC5_OP_EN_ADDR                   MT6368_LDO_VSIM2_OP_EN0
#define MT6368_PMIC_RG_LDO_VSIM2_RC5_OP_EN_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VSIM2_RC5_OP_EN_SHIFT                  5
#define MT6368_PMIC_RG_LDO_VSIM2_RC6_OP_EN_ADDR                   MT6368_LDO_VSIM2_OP_EN0
#define MT6368_PMIC_RG_LDO_VSIM2_RC6_OP_EN_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VSIM2_RC6_OP_EN_SHIFT                  6
#define MT6368_PMIC_RG_LDO_VSIM2_RC7_OP_EN_ADDR                   MT6368_LDO_VSIM2_OP_EN0
#define MT6368_PMIC_RG_LDO_VSIM2_RC7_OP_EN_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VSIM2_RC7_OP_EN_SHIFT                  7
#define MT6368_PMIC_RG_LDO_VSIM2_RC8_OP_EN_ADDR                   MT6368_LDO_VSIM2_OP_EN1
#define MT6368_PMIC_RG_LDO_VSIM2_RC8_OP_EN_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VSIM2_RC8_OP_EN_SHIFT                  0
#define MT6368_PMIC_RG_LDO_VSIM2_RC9_OP_EN_ADDR                   MT6368_LDO_VSIM2_OP_EN1
#define MT6368_PMIC_RG_LDO_VSIM2_RC9_OP_EN_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VSIM2_RC9_OP_EN_SHIFT                  1
#define MT6368_PMIC_RG_LDO_VSIM2_RC10_OP_EN_ADDR                  MT6368_LDO_VSIM2_OP_EN1
#define MT6368_PMIC_RG_LDO_VSIM2_RC10_OP_EN_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VSIM2_RC10_OP_EN_SHIFT                 2
#define MT6368_PMIC_RG_LDO_VSIM2_RC11_OP_EN_ADDR                  MT6368_LDO_VSIM2_OP_EN1
#define MT6368_PMIC_RG_LDO_VSIM2_RC11_OP_EN_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VSIM2_RC11_OP_EN_SHIFT                 3
#define MT6368_PMIC_RG_LDO_VSIM2_RC12_OP_EN_ADDR                  MT6368_LDO_VSIM2_OP_EN1
#define MT6368_PMIC_RG_LDO_VSIM2_RC12_OP_EN_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VSIM2_RC12_OP_EN_SHIFT                 4
#define MT6368_PMIC_RG_LDO_VSIM2_RC13_OP_EN_ADDR                  MT6368_LDO_VSIM2_OP_EN1
#define MT6368_PMIC_RG_LDO_VSIM2_RC13_OP_EN_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VSIM2_RC13_OP_EN_SHIFT                 5
#define MT6368_PMIC_RG_LDO_VSIM2_HW0_OP_EN_ADDR                   MT6368_LDO_VSIM2_OP_EN2
#define MT6368_PMIC_RG_LDO_VSIM2_HW0_OP_EN_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VSIM2_HW0_OP_EN_SHIFT                  0
#define MT6368_PMIC_RG_LDO_VSIM2_HW1_OP_EN_ADDR                   MT6368_LDO_VSIM2_OP_EN2
#define MT6368_PMIC_RG_LDO_VSIM2_HW1_OP_EN_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VSIM2_HW1_OP_EN_SHIFT                  1
#define MT6368_PMIC_RG_LDO_VSIM2_HW2_OP_EN_ADDR                   MT6368_LDO_VSIM2_OP_EN2
#define MT6368_PMIC_RG_LDO_VSIM2_HW2_OP_EN_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VSIM2_HW2_OP_EN_SHIFT                  2
#define MT6368_PMIC_RG_LDO_VSIM2_HW3_OP_EN_ADDR                   MT6368_LDO_VSIM2_OP_EN2
#define MT6368_PMIC_RG_LDO_VSIM2_HW3_OP_EN_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VSIM2_HW3_OP_EN_SHIFT                  3
#define MT6368_PMIC_RG_LDO_VSIM2_HW4_OP_EN_ADDR                   MT6368_LDO_VSIM2_OP_EN2
#define MT6368_PMIC_RG_LDO_VSIM2_HW4_OP_EN_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VSIM2_HW4_OP_EN_SHIFT                  4
#define MT6368_PMIC_RG_LDO_VSIM2_HW5_OP_EN_ADDR                   MT6368_LDO_VSIM2_OP_EN2
#define MT6368_PMIC_RG_LDO_VSIM2_HW5_OP_EN_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VSIM2_HW5_OP_EN_SHIFT                  5
#define MT6368_PMIC_RG_LDO_VSIM2_HW6_OP_EN_ADDR                   MT6368_LDO_VSIM2_OP_EN2
#define MT6368_PMIC_RG_LDO_VSIM2_HW6_OP_EN_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VSIM2_HW6_OP_EN_SHIFT                  6
#define MT6368_PMIC_RG_LDO_VSIM2_SW_OP_EN_ADDR                    MT6368_LDO_VSIM2_OP_EN2
#define MT6368_PMIC_RG_LDO_VSIM2_SW_OP_EN_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VSIM2_SW_OP_EN_SHIFT                   7
#define MT6368_PMIC_RG_LDO_VSIM2_RC0_OP_CFG_ADDR                  MT6368_LDO_VSIM2_OP_CFG0
#define MT6368_PMIC_RG_LDO_VSIM2_RC0_OP_CFG_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VSIM2_RC0_OP_CFG_SHIFT                 0
#define MT6368_PMIC_RG_LDO_VSIM2_RC1_OP_CFG_ADDR                  MT6368_LDO_VSIM2_OP_CFG0
#define MT6368_PMIC_RG_LDO_VSIM2_RC1_OP_CFG_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VSIM2_RC1_OP_CFG_SHIFT                 1
#define MT6368_PMIC_RG_LDO_VSIM2_RC2_OP_CFG_ADDR                  MT6368_LDO_VSIM2_OP_CFG0
#define MT6368_PMIC_RG_LDO_VSIM2_RC2_OP_CFG_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VSIM2_RC2_OP_CFG_SHIFT                 2
#define MT6368_PMIC_RG_LDO_VSIM2_RC3_OP_CFG_ADDR                  MT6368_LDO_VSIM2_OP_CFG0
#define MT6368_PMIC_RG_LDO_VSIM2_RC3_OP_CFG_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VSIM2_RC3_OP_CFG_SHIFT                 3
#define MT6368_PMIC_RG_LDO_VSIM2_RC4_OP_CFG_ADDR                  MT6368_LDO_VSIM2_OP_CFG0
#define MT6368_PMIC_RG_LDO_VSIM2_RC4_OP_CFG_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VSIM2_RC4_OP_CFG_SHIFT                 4
#define MT6368_PMIC_RG_LDO_VSIM2_RC5_OP_CFG_ADDR                  MT6368_LDO_VSIM2_OP_CFG0
#define MT6368_PMIC_RG_LDO_VSIM2_RC5_OP_CFG_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VSIM2_RC5_OP_CFG_SHIFT                 5
#define MT6368_PMIC_RG_LDO_VSIM2_RC6_OP_CFG_ADDR                  MT6368_LDO_VSIM2_OP_CFG0
#define MT6368_PMIC_RG_LDO_VSIM2_RC6_OP_CFG_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VSIM2_RC6_OP_CFG_SHIFT                 6
#define MT6368_PMIC_RG_LDO_VSIM2_RC7_OP_CFG_ADDR                  MT6368_LDO_VSIM2_OP_CFG0
#define MT6368_PMIC_RG_LDO_VSIM2_RC7_OP_CFG_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VSIM2_RC7_OP_CFG_SHIFT                 7
#define MT6368_PMIC_RG_LDO_VSIM2_RC8_OP_CFG_ADDR                  MT6368_LDO_VSIM2_OP_CFG1
#define MT6368_PMIC_RG_LDO_VSIM2_RC8_OP_CFG_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VSIM2_RC8_OP_CFG_SHIFT                 0
#define MT6368_PMIC_RG_LDO_VSIM2_RC9_OP_CFG_ADDR                  MT6368_LDO_VSIM2_OP_CFG1
#define MT6368_PMIC_RG_LDO_VSIM2_RC9_OP_CFG_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VSIM2_RC9_OP_CFG_SHIFT                 1
#define MT6368_PMIC_RG_LDO_VSIM2_RC10_OP_CFG_ADDR                 MT6368_LDO_VSIM2_OP_CFG1
#define MT6368_PMIC_RG_LDO_VSIM2_RC10_OP_CFG_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VSIM2_RC10_OP_CFG_SHIFT                2
#define MT6368_PMIC_RG_LDO_VSIM2_RC11_OP_CFG_ADDR                 MT6368_LDO_VSIM2_OP_CFG1
#define MT6368_PMIC_RG_LDO_VSIM2_RC11_OP_CFG_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VSIM2_RC11_OP_CFG_SHIFT                3
#define MT6368_PMIC_RG_LDO_VSIM2_RC12_OP_CFG_ADDR                 MT6368_LDO_VSIM2_OP_CFG1
#define MT6368_PMIC_RG_LDO_VSIM2_RC12_OP_CFG_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VSIM2_RC12_OP_CFG_SHIFT                4
#define MT6368_PMIC_RG_LDO_VSIM2_RC13_OP_CFG_ADDR                 MT6368_LDO_VSIM2_OP_CFG1
#define MT6368_PMIC_RG_LDO_VSIM2_RC13_OP_CFG_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VSIM2_RC13_OP_CFG_SHIFT                5
#define MT6368_PMIC_RG_LDO_VSIM2_HW0_OP_CFG_ADDR                  MT6368_LDO_VSIM2_OP_CFG2
#define MT6368_PMIC_RG_LDO_VSIM2_HW0_OP_CFG_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VSIM2_HW0_OP_CFG_SHIFT                 0
#define MT6368_PMIC_RG_LDO_VSIM2_HW1_OP_CFG_ADDR                  MT6368_LDO_VSIM2_OP_CFG2
#define MT6368_PMIC_RG_LDO_VSIM2_HW1_OP_CFG_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VSIM2_HW1_OP_CFG_SHIFT                 1
#define MT6368_PMIC_RG_LDO_VSIM2_HW2_OP_CFG_ADDR                  MT6368_LDO_VSIM2_OP_CFG2
#define MT6368_PMIC_RG_LDO_VSIM2_HW2_OP_CFG_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VSIM2_HW2_OP_CFG_SHIFT                 2
#define MT6368_PMIC_RG_LDO_VSIM2_HW3_OP_CFG_ADDR                  MT6368_LDO_VSIM2_OP_CFG2
#define MT6368_PMIC_RG_LDO_VSIM2_HW3_OP_CFG_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VSIM2_HW3_OP_CFG_SHIFT                 3
#define MT6368_PMIC_RG_LDO_VSIM2_HW4_OP_CFG_ADDR                  MT6368_LDO_VSIM2_OP_CFG2
#define MT6368_PMIC_RG_LDO_VSIM2_HW4_OP_CFG_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VSIM2_HW4_OP_CFG_SHIFT                 4
#define MT6368_PMIC_RG_LDO_VSIM2_HW5_OP_CFG_ADDR                  MT6368_LDO_VSIM2_OP_CFG2
#define MT6368_PMIC_RG_LDO_VSIM2_HW5_OP_CFG_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VSIM2_HW5_OP_CFG_SHIFT                 5
#define MT6368_PMIC_RG_LDO_VSIM2_HW6_OP_CFG_ADDR                  MT6368_LDO_VSIM2_OP_CFG2
#define MT6368_PMIC_RG_LDO_VSIM2_HW6_OP_CFG_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VSIM2_HW6_OP_CFG_SHIFT                 6
#define MT6368_PMIC_RG_LDO_VSIM2_SW_OP_CFG_ADDR                   MT6368_LDO_VSIM2_OP_CFG2
#define MT6368_PMIC_RG_LDO_VSIM2_SW_OP_CFG_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VSIM2_SW_OP_CFG_SHIFT                  7
#define MT6368_PMIC_RG_LDO_VSIM2_RC0_OP_MODE_ADDR                 MT6368_LDO_VSIM2_OP_MODE0
#define MT6368_PMIC_RG_LDO_VSIM2_RC0_OP_MODE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VSIM2_RC0_OP_MODE_SHIFT                0
#define MT6368_PMIC_RG_LDO_VSIM2_RC1_OP_MODE_ADDR                 MT6368_LDO_VSIM2_OP_MODE0
#define MT6368_PMIC_RG_LDO_VSIM2_RC1_OP_MODE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VSIM2_RC1_OP_MODE_SHIFT                1
#define MT6368_PMIC_RG_LDO_VSIM2_RC2_OP_MODE_ADDR                 MT6368_LDO_VSIM2_OP_MODE0
#define MT6368_PMIC_RG_LDO_VSIM2_RC2_OP_MODE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VSIM2_RC2_OP_MODE_SHIFT                2
#define MT6368_PMIC_RG_LDO_VSIM2_RC3_OP_MODE_ADDR                 MT6368_LDO_VSIM2_OP_MODE0
#define MT6368_PMIC_RG_LDO_VSIM2_RC3_OP_MODE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VSIM2_RC3_OP_MODE_SHIFT                3
#define MT6368_PMIC_RG_LDO_VSIM2_RC4_OP_MODE_ADDR                 MT6368_LDO_VSIM2_OP_MODE0
#define MT6368_PMIC_RG_LDO_VSIM2_RC4_OP_MODE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VSIM2_RC4_OP_MODE_SHIFT                4
#define MT6368_PMIC_RG_LDO_VSIM2_RC5_OP_MODE_ADDR                 MT6368_LDO_VSIM2_OP_MODE0
#define MT6368_PMIC_RG_LDO_VSIM2_RC5_OP_MODE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VSIM2_RC5_OP_MODE_SHIFT                5
#define MT6368_PMIC_RG_LDO_VSIM2_RC6_OP_MODE_ADDR                 MT6368_LDO_VSIM2_OP_MODE0
#define MT6368_PMIC_RG_LDO_VSIM2_RC6_OP_MODE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VSIM2_RC6_OP_MODE_SHIFT                6
#define MT6368_PMIC_RG_LDO_VSIM2_RC7_OP_MODE_ADDR                 MT6368_LDO_VSIM2_OP_MODE0
#define MT6368_PMIC_RG_LDO_VSIM2_RC7_OP_MODE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VSIM2_RC7_OP_MODE_SHIFT                7
#define MT6368_PMIC_RG_LDO_VSIM2_RC8_OP_MODE_ADDR                 MT6368_LDO_VSIM2_OP_MODE1
#define MT6368_PMIC_RG_LDO_VSIM2_RC8_OP_MODE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VSIM2_RC8_OP_MODE_SHIFT                0
#define MT6368_PMIC_RG_LDO_VSIM2_RC9_OP_MODE_ADDR                 MT6368_LDO_VSIM2_OP_MODE1
#define MT6368_PMIC_RG_LDO_VSIM2_RC9_OP_MODE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VSIM2_RC9_OP_MODE_SHIFT                1
#define MT6368_PMIC_RG_LDO_VSIM2_RC10_OP_MODE_ADDR                MT6368_LDO_VSIM2_OP_MODE1
#define MT6368_PMIC_RG_LDO_VSIM2_RC10_OP_MODE_MASK                0x1
#define MT6368_PMIC_RG_LDO_VSIM2_RC10_OP_MODE_SHIFT               2
#define MT6368_PMIC_RG_LDO_VSIM2_RC11_OP_MODE_ADDR                MT6368_LDO_VSIM2_OP_MODE1
#define MT6368_PMIC_RG_LDO_VSIM2_RC11_OP_MODE_MASK                0x1
#define MT6368_PMIC_RG_LDO_VSIM2_RC11_OP_MODE_SHIFT               3
#define MT6368_PMIC_RG_LDO_VSIM2_RC12_OP_MODE_ADDR                MT6368_LDO_VSIM2_OP_MODE1
#define MT6368_PMIC_RG_LDO_VSIM2_RC12_OP_MODE_MASK                0x1
#define MT6368_PMIC_RG_LDO_VSIM2_RC12_OP_MODE_SHIFT               4
#define MT6368_PMIC_RG_LDO_VSIM2_RC13_OP_MODE_ADDR                MT6368_LDO_VSIM2_OP_MODE1
#define MT6368_PMIC_RG_LDO_VSIM2_RC13_OP_MODE_MASK                0x1
#define MT6368_PMIC_RG_LDO_VSIM2_RC13_OP_MODE_SHIFT               5
#define MT6368_PMIC_RG_LDO_VSIM2_HW0_OP_MODE_ADDR                 MT6368_LDO_VSIM2_OP_MODE2
#define MT6368_PMIC_RG_LDO_VSIM2_HW0_OP_MODE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VSIM2_HW0_OP_MODE_SHIFT                0
#define MT6368_PMIC_RG_LDO_VSIM2_HW1_OP_MODE_ADDR                 MT6368_LDO_VSIM2_OP_MODE2
#define MT6368_PMIC_RG_LDO_VSIM2_HW1_OP_MODE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VSIM2_HW1_OP_MODE_SHIFT                1
#define MT6368_PMIC_RG_LDO_VSIM2_HW2_OP_MODE_ADDR                 MT6368_LDO_VSIM2_OP_MODE2
#define MT6368_PMIC_RG_LDO_VSIM2_HW2_OP_MODE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VSIM2_HW2_OP_MODE_SHIFT                2
#define MT6368_PMIC_RG_LDO_VSIM2_HW3_OP_MODE_ADDR                 MT6368_LDO_VSIM2_OP_MODE2
#define MT6368_PMIC_RG_LDO_VSIM2_HW3_OP_MODE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VSIM2_HW3_OP_MODE_SHIFT                3
#define MT6368_PMIC_RG_LDO_VSIM2_HW4_OP_MODE_ADDR                 MT6368_LDO_VSIM2_OP_MODE2
#define MT6368_PMIC_RG_LDO_VSIM2_HW4_OP_MODE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VSIM2_HW4_OP_MODE_SHIFT                4
#define MT6368_PMIC_RG_LDO_VSIM2_HW5_OP_MODE_ADDR                 MT6368_LDO_VSIM2_OP_MODE2
#define MT6368_PMIC_RG_LDO_VSIM2_HW5_OP_MODE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VSIM2_HW5_OP_MODE_SHIFT                5
#define MT6368_PMIC_RG_LDO_VSIM2_HW6_OP_MODE_ADDR                 MT6368_LDO_VSIM2_OP_MODE2
#define MT6368_PMIC_RG_LDO_VSIM2_HW6_OP_MODE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VSIM2_HW6_OP_MODE_SHIFT                6
#define MT6368_PMIC_RG_LDO_VSIM2_EINT_EN_ADDR                     MT6368_LDO_VSIM2_EINT
#define MT6368_PMIC_RG_LDO_VSIM2_EINT_EN_MASK                     0x1
#define MT6368_PMIC_RG_LDO_VSIM2_EINT_EN_SHIFT                    0
#define MT6368_PMIC_RG_LDO_VSIM2_EINT_POL_ADDR                    MT6368_LDO_VSIM2_EINT
#define MT6368_PMIC_RG_LDO_VSIM2_EINT_POL_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VSIM2_EINT_POL_SHIFT                   2
#define MT6368_PMIC_RG_LDO_VSIM2_EINT_DB_SEL_ADDR                 MT6368_LDO_VSIM2_EINT
#define MT6368_PMIC_RG_LDO_VSIM2_EINT_DB_SEL_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VSIM2_EINT_DB_SEL_SHIFT                4
#define MT6368_PMIC_RG_LDO_VMDDR_EN_ADDR                          MT6368_LDO_VMDDR_CON0
#define MT6368_PMIC_RG_LDO_VMDDR_EN_MASK                          0x1
#define MT6368_PMIC_RG_LDO_VMDDR_EN_SHIFT                         0
#define MT6368_PMIC_RG_LDO_VMDDR_LP_ADDR                          MT6368_LDO_VMDDR_CON0
#define MT6368_PMIC_RG_LDO_VMDDR_LP_MASK                          0x1
#define MT6368_PMIC_RG_LDO_VMDDR_LP_SHIFT                         1
#define MT6368_PMIC_RG_LDO_VMDDR_STBTD_ADDR                       MT6368_LDO_VMDDR_CON1
#define MT6368_PMIC_RG_LDO_VMDDR_STBTD_MASK                       0x3
#define MT6368_PMIC_RG_LDO_VMDDR_STBTD_SHIFT                      0
#define MT6368_PMIC_RG_LDO_VMDDR_ULP_ADDR                         MT6368_LDO_VMDDR_CON1
#define MT6368_PMIC_RG_LDO_VMDDR_ULP_MASK                         0x1
#define MT6368_PMIC_RG_LDO_VMDDR_ULP_SHIFT                        2
#define MT6368_PMIC_RG_LDO_VMDDR_ONLV_EN_ADDR                     MT6368_LDO_VMDDR_CON1
#define MT6368_PMIC_RG_LDO_VMDDR_ONLV_EN_MASK                     0x1
#define MT6368_PMIC_RG_LDO_VMDDR_ONLV_EN_SHIFT                    3
#define MT6368_PMIC_RG_LDO_VMDDR_OCFB_EN_ADDR                     MT6368_LDO_VMDDR_CON1
#define MT6368_PMIC_RG_LDO_VMDDR_OCFB_EN_MASK                     0x1
#define MT6368_PMIC_RG_LDO_VMDDR_OCFB_EN_SHIFT                    4
#define MT6368_PMIC_RG_LDO_VMDDR_OC_MODE_ADDR                     MT6368_LDO_VMDDR_CON1
#define MT6368_PMIC_RG_LDO_VMDDR_OC_MODE_MASK                     0x1
#define MT6368_PMIC_RG_LDO_VMDDR_OC_MODE_SHIFT                    5
#define MT6368_PMIC_RG_LDO_VMDDR_OC_TSEL_ADDR                     MT6368_LDO_VMDDR_CON1
#define MT6368_PMIC_RG_LDO_VMDDR_OC_TSEL_MASK                     0x1
#define MT6368_PMIC_RG_LDO_VMDDR_OC_TSEL_SHIFT                    6
#define MT6368_PMIC_RG_LDO_VMDDR_DUMMY_LOAD_ADDR                  MT6368_LDO_VMDDR_CON2
#define MT6368_PMIC_RG_LDO_VMDDR_DUMMY_LOAD_MASK                  0x3
#define MT6368_PMIC_RG_LDO_VMDDR_DUMMY_LOAD_SHIFT                 0
#define MT6368_PMIC_RG_LDO_VMDDR_STB_26M_CKEN_EN_ADDR             MT6368_LDO_VMDDR_CON2
#define MT6368_PMIC_RG_LDO_VMDDR_STB_26M_CKEN_EN_MASK             0x1
#define MT6368_PMIC_RG_LDO_VMDDR_STB_26M_CKEN_EN_SHIFT            6
#define MT6368_PMIC_RG_LDO_VMDDR_CK_SW_MODE_ADDR                  MT6368_LDO_VMDDR_CON2
#define MT6368_PMIC_RG_LDO_VMDDR_CK_SW_MODE_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VMDDR_CK_SW_MODE_SHIFT                 7
#define MT6368_PMIC_RG_LDO_VMDDR_B_STB_FORCE_ADDR                 MT6368_LDO_VMDDR_TEST_CON0
#define MT6368_PMIC_RG_LDO_VMDDR_B_STB_FORCE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VMDDR_B_STB_FORCE_SHIFT                4
#define MT6368_PMIC_RG_LDO_VMDDR_L_STB_FORCE_ADDR                 MT6368_LDO_VMDDR_TEST_CON0
#define MT6368_PMIC_RG_LDO_VMDDR_L_STB_FORCE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VMDDR_L_STB_FORCE_SHIFT                5
#define MT6368_PMIC_DA_VMDDR_B_EN_ADDR                            MT6368_LDO_VMDDR_MON
#define MT6368_PMIC_DA_VMDDR_B_EN_MASK                            0x1
#define MT6368_PMIC_DA_VMDDR_B_EN_SHIFT                           0
#define MT6368_PMIC_DA_VMDDR_B_STB_ADDR                           MT6368_LDO_VMDDR_MON
#define MT6368_PMIC_DA_VMDDR_B_STB_MASK                           0x1
#define MT6368_PMIC_DA_VMDDR_B_STB_SHIFT                          1
#define MT6368_PMIC_DA_VMDDR_B_LP_ADDR                            MT6368_LDO_VMDDR_MON
#define MT6368_PMIC_DA_VMDDR_B_LP_MASK                            0x1
#define MT6368_PMIC_DA_VMDDR_B_LP_SHIFT                           2
#define MT6368_PMIC_DA_VMDDR_L_EN_ADDR                            MT6368_LDO_VMDDR_MON
#define MT6368_PMIC_DA_VMDDR_L_EN_MASK                            0x1
#define MT6368_PMIC_DA_VMDDR_L_EN_SHIFT                           3
#define MT6368_PMIC_DA_VMDDR_L_STB_ADDR                           MT6368_LDO_VMDDR_MON
#define MT6368_PMIC_DA_VMDDR_L_STB_MASK                           0x1
#define MT6368_PMIC_DA_VMDDR_L_STB_SHIFT                          4
#define MT6368_PMIC_DA_VMDDR_OCFB_EN_ADDR                         MT6368_LDO_VMDDR_MON
#define MT6368_PMIC_DA_VMDDR_OCFB_EN_MASK                         0x1
#define MT6368_PMIC_DA_VMDDR_OCFB_EN_SHIFT                        5
#define MT6368_PMIC_DA_VMDDR_DUMMY_LOAD_ADDR                      MT6368_LDO_VMDDR_MON
#define MT6368_PMIC_DA_VMDDR_DUMMY_LOAD_MASK                      0x3
#define MT6368_PMIC_DA_VMDDR_DUMMY_LOAD_SHIFT                     6
#define MT6368_PMIC_RG_LDO_VMDDR_RC0_OP_EN_ADDR                   MT6368_LDO_VMDDR_OP_EN0
#define MT6368_PMIC_RG_LDO_VMDDR_RC0_OP_EN_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VMDDR_RC0_OP_EN_SHIFT                  0
#define MT6368_PMIC_RG_LDO_VMDDR_RC1_OP_EN_ADDR                   MT6368_LDO_VMDDR_OP_EN0
#define MT6368_PMIC_RG_LDO_VMDDR_RC1_OP_EN_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VMDDR_RC1_OP_EN_SHIFT                  1
#define MT6368_PMIC_RG_LDO_VMDDR_RC2_OP_EN_ADDR                   MT6368_LDO_VMDDR_OP_EN0
#define MT6368_PMIC_RG_LDO_VMDDR_RC2_OP_EN_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VMDDR_RC2_OP_EN_SHIFT                  2
#define MT6368_PMIC_RG_LDO_VMDDR_RC3_OP_EN_ADDR                   MT6368_LDO_VMDDR_OP_EN0
#define MT6368_PMIC_RG_LDO_VMDDR_RC3_OP_EN_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VMDDR_RC3_OP_EN_SHIFT                  3
#define MT6368_PMIC_RG_LDO_VMDDR_RC4_OP_EN_ADDR                   MT6368_LDO_VMDDR_OP_EN0
#define MT6368_PMIC_RG_LDO_VMDDR_RC4_OP_EN_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VMDDR_RC4_OP_EN_SHIFT                  4
#define MT6368_PMIC_RG_LDO_VMDDR_RC5_OP_EN_ADDR                   MT6368_LDO_VMDDR_OP_EN0
#define MT6368_PMIC_RG_LDO_VMDDR_RC5_OP_EN_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VMDDR_RC5_OP_EN_SHIFT                  5
#define MT6368_PMIC_RG_LDO_VMDDR_RC6_OP_EN_ADDR                   MT6368_LDO_VMDDR_OP_EN0
#define MT6368_PMIC_RG_LDO_VMDDR_RC6_OP_EN_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VMDDR_RC6_OP_EN_SHIFT                  6
#define MT6368_PMIC_RG_LDO_VMDDR_RC7_OP_EN_ADDR                   MT6368_LDO_VMDDR_OP_EN0
#define MT6368_PMIC_RG_LDO_VMDDR_RC7_OP_EN_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VMDDR_RC7_OP_EN_SHIFT                  7
#define MT6368_PMIC_RG_LDO_VMDDR_RC8_OP_EN_ADDR                   MT6368_LDO_VMDDR_OP_EN1
#define MT6368_PMIC_RG_LDO_VMDDR_RC8_OP_EN_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VMDDR_RC8_OP_EN_SHIFT                  0
#define MT6368_PMIC_RG_LDO_VMDDR_RC9_OP_EN_ADDR                   MT6368_LDO_VMDDR_OP_EN1
#define MT6368_PMIC_RG_LDO_VMDDR_RC9_OP_EN_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VMDDR_RC9_OP_EN_SHIFT                  1
#define MT6368_PMIC_RG_LDO_VMDDR_RC10_OP_EN_ADDR                  MT6368_LDO_VMDDR_OP_EN1
#define MT6368_PMIC_RG_LDO_VMDDR_RC10_OP_EN_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VMDDR_RC10_OP_EN_SHIFT                 2
#define MT6368_PMIC_RG_LDO_VMDDR_RC11_OP_EN_ADDR                  MT6368_LDO_VMDDR_OP_EN1
#define MT6368_PMIC_RG_LDO_VMDDR_RC11_OP_EN_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VMDDR_RC11_OP_EN_SHIFT                 3
#define MT6368_PMIC_RG_LDO_VMDDR_RC12_OP_EN_ADDR                  MT6368_LDO_VMDDR_OP_EN1
#define MT6368_PMIC_RG_LDO_VMDDR_RC12_OP_EN_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VMDDR_RC12_OP_EN_SHIFT                 4
#define MT6368_PMIC_RG_LDO_VMDDR_RC13_OP_EN_ADDR                  MT6368_LDO_VMDDR_OP_EN1
#define MT6368_PMIC_RG_LDO_VMDDR_RC13_OP_EN_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VMDDR_RC13_OP_EN_SHIFT                 5
#define MT6368_PMIC_RG_LDO_VMDDR_HW0_OP_EN_ADDR                   MT6368_LDO_VMDDR_OP_EN2
#define MT6368_PMIC_RG_LDO_VMDDR_HW0_OP_EN_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VMDDR_HW0_OP_EN_SHIFT                  0
#define MT6368_PMIC_RG_LDO_VMDDR_HW1_OP_EN_ADDR                   MT6368_LDO_VMDDR_OP_EN2
#define MT6368_PMIC_RG_LDO_VMDDR_HW1_OP_EN_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VMDDR_HW1_OP_EN_SHIFT                  1
#define MT6368_PMIC_RG_LDO_VMDDR_HW2_OP_EN_ADDR                   MT6368_LDO_VMDDR_OP_EN2
#define MT6368_PMIC_RG_LDO_VMDDR_HW2_OP_EN_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VMDDR_HW2_OP_EN_SHIFT                  2
#define MT6368_PMIC_RG_LDO_VMDDR_HW3_OP_EN_ADDR                   MT6368_LDO_VMDDR_OP_EN2
#define MT6368_PMIC_RG_LDO_VMDDR_HW3_OP_EN_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VMDDR_HW3_OP_EN_SHIFT                  3
#define MT6368_PMIC_RG_LDO_VMDDR_HW4_OP_EN_ADDR                   MT6368_LDO_VMDDR_OP_EN2
#define MT6368_PMIC_RG_LDO_VMDDR_HW4_OP_EN_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VMDDR_HW4_OP_EN_SHIFT                  4
#define MT6368_PMIC_RG_LDO_VMDDR_HW5_OP_EN_ADDR                   MT6368_LDO_VMDDR_OP_EN2
#define MT6368_PMIC_RG_LDO_VMDDR_HW5_OP_EN_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VMDDR_HW5_OP_EN_SHIFT                  5
#define MT6368_PMIC_RG_LDO_VMDDR_HW6_OP_EN_ADDR                   MT6368_LDO_VMDDR_OP_EN2
#define MT6368_PMIC_RG_LDO_VMDDR_HW6_OP_EN_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VMDDR_HW6_OP_EN_SHIFT                  6
#define MT6368_PMIC_RG_LDO_VMDDR_SW_OP_EN_ADDR                    MT6368_LDO_VMDDR_OP_EN2
#define MT6368_PMIC_RG_LDO_VMDDR_SW_OP_EN_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VMDDR_SW_OP_EN_SHIFT                   7
#define MT6368_PMIC_RG_LDO_VMDDR_RC0_OP_CFG_ADDR                  MT6368_LDO_VMDDR_OP_CFG0
#define MT6368_PMIC_RG_LDO_VMDDR_RC0_OP_CFG_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VMDDR_RC0_OP_CFG_SHIFT                 0
#define MT6368_PMIC_RG_LDO_VMDDR_RC1_OP_CFG_ADDR                  MT6368_LDO_VMDDR_OP_CFG0
#define MT6368_PMIC_RG_LDO_VMDDR_RC1_OP_CFG_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VMDDR_RC1_OP_CFG_SHIFT                 1
#define MT6368_PMIC_RG_LDO_VMDDR_RC2_OP_CFG_ADDR                  MT6368_LDO_VMDDR_OP_CFG0
#define MT6368_PMIC_RG_LDO_VMDDR_RC2_OP_CFG_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VMDDR_RC2_OP_CFG_SHIFT                 2
#define MT6368_PMIC_RG_LDO_VMDDR_RC3_OP_CFG_ADDR                  MT6368_LDO_VMDDR_OP_CFG0
#define MT6368_PMIC_RG_LDO_VMDDR_RC3_OP_CFG_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VMDDR_RC3_OP_CFG_SHIFT                 3
#define MT6368_PMIC_RG_LDO_VMDDR_RC4_OP_CFG_ADDR                  MT6368_LDO_VMDDR_OP_CFG0
#define MT6368_PMIC_RG_LDO_VMDDR_RC4_OP_CFG_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VMDDR_RC4_OP_CFG_SHIFT                 4
#define MT6368_PMIC_RG_LDO_VMDDR_RC5_OP_CFG_ADDR                  MT6368_LDO_VMDDR_OP_CFG0
#define MT6368_PMIC_RG_LDO_VMDDR_RC5_OP_CFG_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VMDDR_RC5_OP_CFG_SHIFT                 5
#define MT6368_PMIC_RG_LDO_VMDDR_RC6_OP_CFG_ADDR                  MT6368_LDO_VMDDR_OP_CFG0
#define MT6368_PMIC_RG_LDO_VMDDR_RC6_OP_CFG_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VMDDR_RC6_OP_CFG_SHIFT                 6
#define MT6368_PMIC_RG_LDO_VMDDR_RC7_OP_CFG_ADDR                  MT6368_LDO_VMDDR_OP_CFG0
#define MT6368_PMIC_RG_LDO_VMDDR_RC7_OP_CFG_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VMDDR_RC7_OP_CFG_SHIFT                 7
#define MT6368_PMIC_RG_LDO_VMDDR_RC8_OP_CFG_ADDR                  MT6368_LDO_VMDDR_OP_CFG1
#define MT6368_PMIC_RG_LDO_VMDDR_RC8_OP_CFG_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VMDDR_RC8_OP_CFG_SHIFT                 0
#define MT6368_PMIC_RG_LDO_VMDDR_RC9_OP_CFG_ADDR                  MT6368_LDO_VMDDR_OP_CFG1
#define MT6368_PMIC_RG_LDO_VMDDR_RC9_OP_CFG_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VMDDR_RC9_OP_CFG_SHIFT                 1
#define MT6368_PMIC_RG_LDO_VMDDR_RC10_OP_CFG_ADDR                 MT6368_LDO_VMDDR_OP_CFG1
#define MT6368_PMIC_RG_LDO_VMDDR_RC10_OP_CFG_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VMDDR_RC10_OP_CFG_SHIFT                2
#define MT6368_PMIC_RG_LDO_VMDDR_RC11_OP_CFG_ADDR                 MT6368_LDO_VMDDR_OP_CFG1
#define MT6368_PMIC_RG_LDO_VMDDR_RC11_OP_CFG_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VMDDR_RC11_OP_CFG_SHIFT                3
#define MT6368_PMIC_RG_LDO_VMDDR_RC12_OP_CFG_ADDR                 MT6368_LDO_VMDDR_OP_CFG1
#define MT6368_PMIC_RG_LDO_VMDDR_RC12_OP_CFG_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VMDDR_RC12_OP_CFG_SHIFT                4
#define MT6368_PMIC_RG_LDO_VMDDR_RC13_OP_CFG_ADDR                 MT6368_LDO_VMDDR_OP_CFG1
#define MT6368_PMIC_RG_LDO_VMDDR_RC13_OP_CFG_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VMDDR_RC13_OP_CFG_SHIFT                5
#define MT6368_PMIC_RG_LDO_VMDDR_HW0_OP_CFG_ADDR                  MT6368_LDO_VMDDR_OP_CFG2
#define MT6368_PMIC_RG_LDO_VMDDR_HW0_OP_CFG_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VMDDR_HW0_OP_CFG_SHIFT                 0
#define MT6368_PMIC_RG_LDO_VMDDR_HW1_OP_CFG_ADDR                  MT6368_LDO_VMDDR_OP_CFG2
#define MT6368_PMIC_RG_LDO_VMDDR_HW1_OP_CFG_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VMDDR_HW1_OP_CFG_SHIFT                 1
#define MT6368_PMIC_RG_LDO_VMDDR_HW2_OP_CFG_ADDR                  MT6368_LDO_VMDDR_OP_CFG2
#define MT6368_PMIC_RG_LDO_VMDDR_HW2_OP_CFG_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VMDDR_HW2_OP_CFG_SHIFT                 2
#define MT6368_PMIC_RG_LDO_VMDDR_HW3_OP_CFG_ADDR                  MT6368_LDO_VMDDR_OP_CFG2
#define MT6368_PMIC_RG_LDO_VMDDR_HW3_OP_CFG_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VMDDR_HW3_OP_CFG_SHIFT                 3
#define MT6368_PMIC_RG_LDO_VMDDR_HW4_OP_CFG_ADDR                  MT6368_LDO_VMDDR_OP_CFG2
#define MT6368_PMIC_RG_LDO_VMDDR_HW4_OP_CFG_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VMDDR_HW4_OP_CFG_SHIFT                 4
#define MT6368_PMIC_RG_LDO_VMDDR_HW5_OP_CFG_ADDR                  MT6368_LDO_VMDDR_OP_CFG2
#define MT6368_PMIC_RG_LDO_VMDDR_HW5_OP_CFG_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VMDDR_HW5_OP_CFG_SHIFT                 5
#define MT6368_PMIC_RG_LDO_VMDDR_HW6_OP_CFG_ADDR                  MT6368_LDO_VMDDR_OP_CFG2
#define MT6368_PMIC_RG_LDO_VMDDR_HW6_OP_CFG_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VMDDR_HW6_OP_CFG_SHIFT                 6
#define MT6368_PMIC_RG_LDO_VMDDR_SW_OP_CFG_ADDR                   MT6368_LDO_VMDDR_OP_CFG2
#define MT6368_PMIC_RG_LDO_VMDDR_SW_OP_CFG_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VMDDR_SW_OP_CFG_SHIFT                  7
#define MT6368_PMIC_RG_LDO_VMDDR_RC0_OP_MODE_ADDR                 MT6368_LDO_VMDDR_OP_MODE0
#define MT6368_PMIC_RG_LDO_VMDDR_RC0_OP_MODE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VMDDR_RC0_OP_MODE_SHIFT                0
#define MT6368_PMIC_RG_LDO_VMDDR_RC1_OP_MODE_ADDR                 MT6368_LDO_VMDDR_OP_MODE0
#define MT6368_PMIC_RG_LDO_VMDDR_RC1_OP_MODE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VMDDR_RC1_OP_MODE_SHIFT                1
#define MT6368_PMIC_RG_LDO_VMDDR_RC2_OP_MODE_ADDR                 MT6368_LDO_VMDDR_OP_MODE0
#define MT6368_PMIC_RG_LDO_VMDDR_RC2_OP_MODE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VMDDR_RC2_OP_MODE_SHIFT                2
#define MT6368_PMIC_RG_LDO_VMDDR_RC3_OP_MODE_ADDR                 MT6368_LDO_VMDDR_OP_MODE0
#define MT6368_PMIC_RG_LDO_VMDDR_RC3_OP_MODE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VMDDR_RC3_OP_MODE_SHIFT                3
#define MT6368_PMIC_RG_LDO_VMDDR_RC4_OP_MODE_ADDR                 MT6368_LDO_VMDDR_OP_MODE0
#define MT6368_PMIC_RG_LDO_VMDDR_RC4_OP_MODE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VMDDR_RC4_OP_MODE_SHIFT                4
#define MT6368_PMIC_RG_LDO_VMDDR_RC5_OP_MODE_ADDR                 MT6368_LDO_VMDDR_OP_MODE0
#define MT6368_PMIC_RG_LDO_VMDDR_RC5_OP_MODE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VMDDR_RC5_OP_MODE_SHIFT                5
#define MT6368_PMIC_RG_LDO_VMDDR_RC6_OP_MODE_ADDR                 MT6368_LDO_VMDDR_OP_MODE0
#define MT6368_PMIC_RG_LDO_VMDDR_RC6_OP_MODE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VMDDR_RC6_OP_MODE_SHIFT                6
#define MT6368_PMIC_RG_LDO_VMDDR_RC7_OP_MODE_ADDR                 MT6368_LDO_VMDDR_OP_MODE0
#define MT6368_PMIC_RG_LDO_VMDDR_RC7_OP_MODE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VMDDR_RC7_OP_MODE_SHIFT                7
#define MT6368_PMIC_RG_LDO_VMDDR_RC8_OP_MODE_ADDR                 MT6368_LDO_VMDDR_OP_MODE1
#define MT6368_PMIC_RG_LDO_VMDDR_RC8_OP_MODE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VMDDR_RC8_OP_MODE_SHIFT                0
#define MT6368_PMIC_RG_LDO_VMDDR_RC9_OP_MODE_ADDR                 MT6368_LDO_VMDDR_OP_MODE1
#define MT6368_PMIC_RG_LDO_VMDDR_RC9_OP_MODE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VMDDR_RC9_OP_MODE_SHIFT                1
#define MT6368_PMIC_RG_LDO_VMDDR_RC10_OP_MODE_ADDR                MT6368_LDO_VMDDR_OP_MODE1
#define MT6368_PMIC_RG_LDO_VMDDR_RC10_OP_MODE_MASK                0x1
#define MT6368_PMIC_RG_LDO_VMDDR_RC10_OP_MODE_SHIFT               2
#define MT6368_PMIC_RG_LDO_VMDDR_RC11_OP_MODE_ADDR                MT6368_LDO_VMDDR_OP_MODE1
#define MT6368_PMIC_RG_LDO_VMDDR_RC11_OP_MODE_MASK                0x1
#define MT6368_PMIC_RG_LDO_VMDDR_RC11_OP_MODE_SHIFT               3
#define MT6368_PMIC_RG_LDO_VMDDR_RC12_OP_MODE_ADDR                MT6368_LDO_VMDDR_OP_MODE1
#define MT6368_PMIC_RG_LDO_VMDDR_RC12_OP_MODE_MASK                0x1
#define MT6368_PMIC_RG_LDO_VMDDR_RC12_OP_MODE_SHIFT               4
#define MT6368_PMIC_RG_LDO_VMDDR_RC13_OP_MODE_ADDR                MT6368_LDO_VMDDR_OP_MODE1
#define MT6368_PMIC_RG_LDO_VMDDR_RC13_OP_MODE_MASK                0x1
#define MT6368_PMIC_RG_LDO_VMDDR_RC13_OP_MODE_SHIFT               5
#define MT6368_PMIC_RG_LDO_VMDDR_HW0_OP_MODE_ADDR                 MT6368_LDO_VMDDR_OP_MODE2
#define MT6368_PMIC_RG_LDO_VMDDR_HW0_OP_MODE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VMDDR_HW0_OP_MODE_SHIFT                0
#define MT6368_PMIC_RG_LDO_VMDDR_HW1_OP_MODE_ADDR                 MT6368_LDO_VMDDR_OP_MODE2
#define MT6368_PMIC_RG_LDO_VMDDR_HW1_OP_MODE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VMDDR_HW1_OP_MODE_SHIFT                1
#define MT6368_PMIC_RG_LDO_VMDDR_HW2_OP_MODE_ADDR                 MT6368_LDO_VMDDR_OP_MODE2
#define MT6368_PMIC_RG_LDO_VMDDR_HW2_OP_MODE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VMDDR_HW2_OP_MODE_SHIFT                2
#define MT6368_PMIC_RG_LDO_VMDDR_HW3_OP_MODE_ADDR                 MT6368_LDO_VMDDR_OP_MODE2
#define MT6368_PMIC_RG_LDO_VMDDR_HW3_OP_MODE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VMDDR_HW3_OP_MODE_SHIFT                3
#define MT6368_PMIC_RG_LDO_VMDDR_HW4_OP_MODE_ADDR                 MT6368_LDO_VMDDR_OP_MODE2
#define MT6368_PMIC_RG_LDO_VMDDR_HW4_OP_MODE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VMDDR_HW4_OP_MODE_SHIFT                4
#define MT6368_PMIC_RG_LDO_VMDDR_HW5_OP_MODE_ADDR                 MT6368_LDO_VMDDR_OP_MODE2
#define MT6368_PMIC_RG_LDO_VMDDR_HW5_OP_MODE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VMDDR_HW5_OP_MODE_SHIFT                5
#define MT6368_PMIC_RG_LDO_VMDDR_HW6_OP_MODE_ADDR                 MT6368_LDO_VMDDR_OP_MODE2
#define MT6368_PMIC_RG_LDO_VMDDR_HW6_OP_MODE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VMDDR_HW6_OP_MODE_SHIFT                6
#define MT6368_PMIC_RG_LDO_VMDDQ_EN_ADDR                          MT6368_LDO_VMDDQ_CON0
#define MT6368_PMIC_RG_LDO_VMDDQ_EN_MASK                          0x1
#define MT6368_PMIC_RG_LDO_VMDDQ_EN_SHIFT                         0
#define MT6368_PMIC_RG_LDO_VMDDQ_LP_ADDR                          MT6368_LDO_VMDDQ_CON0
#define MT6368_PMIC_RG_LDO_VMDDQ_LP_MASK                          0x1
#define MT6368_PMIC_RG_LDO_VMDDQ_LP_SHIFT                         1
#define MT6368_PMIC_RG_LDO_VMDDQ_STBTD_ADDR                       MT6368_LDO_VMDDQ_CON1
#define MT6368_PMIC_RG_LDO_VMDDQ_STBTD_MASK                       0x3
#define MT6368_PMIC_RG_LDO_VMDDQ_STBTD_SHIFT                      0
#define MT6368_PMIC_RG_LDO_VMDDQ_ULP_ADDR                         MT6368_LDO_VMDDQ_CON1
#define MT6368_PMIC_RG_LDO_VMDDQ_ULP_MASK                         0x1
#define MT6368_PMIC_RG_LDO_VMDDQ_ULP_SHIFT                        2
#define MT6368_PMIC_RG_LDO_VMDDQ_ONLV_EN_ADDR                     MT6368_LDO_VMDDQ_CON1
#define MT6368_PMIC_RG_LDO_VMDDQ_ONLV_EN_MASK                     0x1
#define MT6368_PMIC_RG_LDO_VMDDQ_ONLV_EN_SHIFT                    3
#define MT6368_PMIC_RG_LDO_VMDDQ_OCFB_EN_ADDR                     MT6368_LDO_VMDDQ_CON1
#define MT6368_PMIC_RG_LDO_VMDDQ_OCFB_EN_MASK                     0x1
#define MT6368_PMIC_RG_LDO_VMDDQ_OCFB_EN_SHIFT                    4
#define MT6368_PMIC_RG_LDO_VMDDQ_OC_MODE_ADDR                     MT6368_LDO_VMDDQ_CON1
#define MT6368_PMIC_RG_LDO_VMDDQ_OC_MODE_MASK                     0x1
#define MT6368_PMIC_RG_LDO_VMDDQ_OC_MODE_SHIFT                    5
#define MT6368_PMIC_RG_LDO_VMDDQ_OC_TSEL_ADDR                     MT6368_LDO_VMDDQ_CON1
#define MT6368_PMIC_RG_LDO_VMDDQ_OC_TSEL_MASK                     0x1
#define MT6368_PMIC_RG_LDO_VMDDQ_OC_TSEL_SHIFT                    6
#define MT6368_PMIC_RG_LDO_VMDDQ_DUMMY_LOAD_ADDR                  MT6368_LDO_VMDDQ_CON2
#define MT6368_PMIC_RG_LDO_VMDDQ_DUMMY_LOAD_MASK                  0x3
#define MT6368_PMIC_RG_LDO_VMDDQ_DUMMY_LOAD_SHIFT                 0
#define MT6368_PMIC_RG_LDO_VMDDQ_STB_26M_CKEN_EN_ADDR             MT6368_LDO_VMDDQ_CON2
#define MT6368_PMIC_RG_LDO_VMDDQ_STB_26M_CKEN_EN_MASK             0x1
#define MT6368_PMIC_RG_LDO_VMDDQ_STB_26M_CKEN_EN_SHIFT            6
#define MT6368_PMIC_RG_LDO_VMDDQ_CK_SW_MODE_ADDR                  MT6368_LDO_VMDDQ_CON2
#define MT6368_PMIC_RG_LDO_VMDDQ_CK_SW_MODE_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VMDDQ_CK_SW_MODE_SHIFT                 7
#define MT6368_PMIC_RG_LDO_VMDDQ_B_STB_FORCE_ADDR                 MT6368_LDO_VMDDQ_TEST_CON0
#define MT6368_PMIC_RG_LDO_VMDDQ_B_STB_FORCE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VMDDQ_B_STB_FORCE_SHIFT                4
#define MT6368_PMIC_RG_LDO_VMDDQ_L_STB_FORCE_ADDR                 MT6368_LDO_VMDDQ_TEST_CON0
#define MT6368_PMIC_RG_LDO_VMDDQ_L_STB_FORCE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VMDDQ_L_STB_FORCE_SHIFT                5
#define MT6368_PMIC_DA_VMDDQ_B_EN_ADDR                            MT6368_LDO_VMDDQ_MON
#define MT6368_PMIC_DA_VMDDQ_B_EN_MASK                            0x1
#define MT6368_PMIC_DA_VMDDQ_B_EN_SHIFT                           0
#define MT6368_PMIC_DA_VMDDQ_B_STB_ADDR                           MT6368_LDO_VMDDQ_MON
#define MT6368_PMIC_DA_VMDDQ_B_STB_MASK                           0x1
#define MT6368_PMIC_DA_VMDDQ_B_STB_SHIFT                          1
#define MT6368_PMIC_DA_VMDDQ_B_LP_ADDR                            MT6368_LDO_VMDDQ_MON
#define MT6368_PMIC_DA_VMDDQ_B_LP_MASK                            0x1
#define MT6368_PMIC_DA_VMDDQ_B_LP_SHIFT                           2
#define MT6368_PMIC_DA_VMDDQ_L_EN_ADDR                            MT6368_LDO_VMDDQ_MON
#define MT6368_PMIC_DA_VMDDQ_L_EN_MASK                            0x1
#define MT6368_PMIC_DA_VMDDQ_L_EN_SHIFT                           3
#define MT6368_PMIC_DA_VMDDQ_L_STB_ADDR                           MT6368_LDO_VMDDQ_MON
#define MT6368_PMIC_DA_VMDDQ_L_STB_MASK                           0x1
#define MT6368_PMIC_DA_VMDDQ_L_STB_SHIFT                          4
#define MT6368_PMIC_DA_VMDDQ_OCFB_EN_ADDR                         MT6368_LDO_VMDDQ_MON
#define MT6368_PMIC_DA_VMDDQ_OCFB_EN_MASK                         0x1
#define MT6368_PMIC_DA_VMDDQ_OCFB_EN_SHIFT                        5
#define MT6368_PMIC_DA_VMDDQ_DUMMY_LOAD_ADDR                      MT6368_LDO_VMDDQ_MON
#define MT6368_PMIC_DA_VMDDQ_DUMMY_LOAD_MASK                      0x3
#define MT6368_PMIC_DA_VMDDQ_DUMMY_LOAD_SHIFT                     6
#define MT6368_PMIC_RG_LDO_VMDDQ_RC0_OP_EN_ADDR                   MT6368_LDO_VMDDQ_OP_EN0
#define MT6368_PMIC_RG_LDO_VMDDQ_RC0_OP_EN_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VMDDQ_RC0_OP_EN_SHIFT                  0
#define MT6368_PMIC_RG_LDO_VMDDQ_RC1_OP_EN_ADDR                   MT6368_LDO_VMDDQ_OP_EN0
#define MT6368_PMIC_RG_LDO_VMDDQ_RC1_OP_EN_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VMDDQ_RC1_OP_EN_SHIFT                  1
#define MT6368_PMIC_RG_LDO_VMDDQ_RC2_OP_EN_ADDR                   MT6368_LDO_VMDDQ_OP_EN0
#define MT6368_PMIC_RG_LDO_VMDDQ_RC2_OP_EN_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VMDDQ_RC2_OP_EN_SHIFT                  2
#define MT6368_PMIC_RG_LDO_VMDDQ_RC3_OP_EN_ADDR                   MT6368_LDO_VMDDQ_OP_EN0
#define MT6368_PMIC_RG_LDO_VMDDQ_RC3_OP_EN_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VMDDQ_RC3_OP_EN_SHIFT                  3
#define MT6368_PMIC_RG_LDO_VMDDQ_RC4_OP_EN_ADDR                   MT6368_LDO_VMDDQ_OP_EN0
#define MT6368_PMIC_RG_LDO_VMDDQ_RC4_OP_EN_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VMDDQ_RC4_OP_EN_SHIFT                  4
#define MT6368_PMIC_RG_LDO_VMDDQ_RC5_OP_EN_ADDR                   MT6368_LDO_VMDDQ_OP_EN0
#define MT6368_PMIC_RG_LDO_VMDDQ_RC5_OP_EN_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VMDDQ_RC5_OP_EN_SHIFT                  5
#define MT6368_PMIC_RG_LDO_VMDDQ_RC6_OP_EN_ADDR                   MT6368_LDO_VMDDQ_OP_EN0
#define MT6368_PMIC_RG_LDO_VMDDQ_RC6_OP_EN_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VMDDQ_RC6_OP_EN_SHIFT                  6
#define MT6368_PMIC_RG_LDO_VMDDQ_RC7_OP_EN_ADDR                   MT6368_LDO_VMDDQ_OP_EN0
#define MT6368_PMIC_RG_LDO_VMDDQ_RC7_OP_EN_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VMDDQ_RC7_OP_EN_SHIFT                  7
#define MT6368_PMIC_RG_LDO_VMDDQ_RC8_OP_EN_ADDR                   MT6368_LDO_VMDDQ_OP_EN1
#define MT6368_PMIC_RG_LDO_VMDDQ_RC8_OP_EN_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VMDDQ_RC8_OP_EN_SHIFT                  0
#define MT6368_PMIC_RG_LDO_VMDDQ_RC9_OP_EN_ADDR                   MT6368_LDO_VMDDQ_OP_EN1
#define MT6368_PMIC_RG_LDO_VMDDQ_RC9_OP_EN_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VMDDQ_RC9_OP_EN_SHIFT                  1
#define MT6368_PMIC_RG_LDO_VMDDQ_RC10_OP_EN_ADDR                  MT6368_LDO_VMDDQ_OP_EN1
#define MT6368_PMIC_RG_LDO_VMDDQ_RC10_OP_EN_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VMDDQ_RC10_OP_EN_SHIFT                 2
#define MT6368_PMIC_RG_LDO_VMDDQ_RC11_OP_EN_ADDR                  MT6368_LDO_VMDDQ_OP_EN1
#define MT6368_PMIC_RG_LDO_VMDDQ_RC11_OP_EN_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VMDDQ_RC11_OP_EN_SHIFT                 3
#define MT6368_PMIC_RG_LDO_VMDDQ_RC12_OP_EN_ADDR                  MT6368_LDO_VMDDQ_OP_EN1
#define MT6368_PMIC_RG_LDO_VMDDQ_RC12_OP_EN_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VMDDQ_RC12_OP_EN_SHIFT                 4
#define MT6368_PMIC_RG_LDO_VMDDQ_RC13_OP_EN_ADDR                  MT6368_LDO_VMDDQ_OP_EN1
#define MT6368_PMIC_RG_LDO_VMDDQ_RC13_OP_EN_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VMDDQ_RC13_OP_EN_SHIFT                 5
#define MT6368_PMIC_RG_LDO_VMDDQ_HW0_OP_EN_ADDR                   MT6368_LDO_VMDDQ_OP_EN2
#define MT6368_PMIC_RG_LDO_VMDDQ_HW0_OP_EN_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VMDDQ_HW0_OP_EN_SHIFT                  0
#define MT6368_PMIC_RG_LDO_VMDDQ_HW1_OP_EN_ADDR                   MT6368_LDO_VMDDQ_OP_EN2
#define MT6368_PMIC_RG_LDO_VMDDQ_HW1_OP_EN_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VMDDQ_HW1_OP_EN_SHIFT                  1
#define MT6368_PMIC_RG_LDO_VMDDQ_HW2_OP_EN_ADDR                   MT6368_LDO_VMDDQ_OP_EN2
#define MT6368_PMIC_RG_LDO_VMDDQ_HW2_OP_EN_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VMDDQ_HW2_OP_EN_SHIFT                  2
#define MT6368_PMIC_RG_LDO_VMDDQ_HW3_OP_EN_ADDR                   MT6368_LDO_VMDDQ_OP_EN2
#define MT6368_PMIC_RG_LDO_VMDDQ_HW3_OP_EN_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VMDDQ_HW3_OP_EN_SHIFT                  3
#define MT6368_PMIC_RG_LDO_VMDDQ_HW4_OP_EN_ADDR                   MT6368_LDO_VMDDQ_OP_EN2
#define MT6368_PMIC_RG_LDO_VMDDQ_HW4_OP_EN_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VMDDQ_HW4_OP_EN_SHIFT                  4
#define MT6368_PMIC_RG_LDO_VMDDQ_HW5_OP_EN_ADDR                   MT6368_LDO_VMDDQ_OP_EN2
#define MT6368_PMIC_RG_LDO_VMDDQ_HW5_OP_EN_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VMDDQ_HW5_OP_EN_SHIFT                  5
#define MT6368_PMIC_RG_LDO_VMDDQ_HW6_OP_EN_ADDR                   MT6368_LDO_VMDDQ_OP_EN2
#define MT6368_PMIC_RG_LDO_VMDDQ_HW6_OP_EN_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VMDDQ_HW6_OP_EN_SHIFT                  6
#define MT6368_PMIC_RG_LDO_VMDDQ_SW_OP_EN_ADDR                    MT6368_LDO_VMDDQ_OP_EN2
#define MT6368_PMIC_RG_LDO_VMDDQ_SW_OP_EN_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VMDDQ_SW_OP_EN_SHIFT                   7
#define MT6368_PMIC_RG_LDO_VMDDQ_RC0_OP_CFG_ADDR                  MT6368_LDO_VMDDQ_OP_CFG0
#define MT6368_PMIC_RG_LDO_VMDDQ_RC0_OP_CFG_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VMDDQ_RC0_OP_CFG_SHIFT                 0
#define MT6368_PMIC_RG_LDO_VMDDQ_RC1_OP_CFG_ADDR                  MT6368_LDO_VMDDQ_OP_CFG0
#define MT6368_PMIC_RG_LDO_VMDDQ_RC1_OP_CFG_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VMDDQ_RC1_OP_CFG_SHIFT                 1
#define MT6368_PMIC_RG_LDO_VMDDQ_RC2_OP_CFG_ADDR                  MT6368_LDO_VMDDQ_OP_CFG0
#define MT6368_PMIC_RG_LDO_VMDDQ_RC2_OP_CFG_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VMDDQ_RC2_OP_CFG_SHIFT                 2
#define MT6368_PMIC_RG_LDO_VMDDQ_RC3_OP_CFG_ADDR                  MT6368_LDO_VMDDQ_OP_CFG0
#define MT6368_PMIC_RG_LDO_VMDDQ_RC3_OP_CFG_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VMDDQ_RC3_OP_CFG_SHIFT                 3
#define MT6368_PMIC_RG_LDO_VMDDQ_RC4_OP_CFG_ADDR                  MT6368_LDO_VMDDQ_OP_CFG0
#define MT6368_PMIC_RG_LDO_VMDDQ_RC4_OP_CFG_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VMDDQ_RC4_OP_CFG_SHIFT                 4
#define MT6368_PMIC_RG_LDO_VMDDQ_RC5_OP_CFG_ADDR                  MT6368_LDO_VMDDQ_OP_CFG0
#define MT6368_PMIC_RG_LDO_VMDDQ_RC5_OP_CFG_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VMDDQ_RC5_OP_CFG_SHIFT                 5
#define MT6368_PMIC_RG_LDO_VMDDQ_RC6_OP_CFG_ADDR                  MT6368_LDO_VMDDQ_OP_CFG0
#define MT6368_PMIC_RG_LDO_VMDDQ_RC6_OP_CFG_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VMDDQ_RC6_OP_CFG_SHIFT                 6
#define MT6368_PMIC_RG_LDO_VMDDQ_RC7_OP_CFG_ADDR                  MT6368_LDO_VMDDQ_OP_CFG0
#define MT6368_PMIC_RG_LDO_VMDDQ_RC7_OP_CFG_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VMDDQ_RC7_OP_CFG_SHIFT                 7
#define MT6368_PMIC_RG_LDO_VMDDQ_RC8_OP_CFG_ADDR                  MT6368_LDO_VMDDQ_OP_CFG1
#define MT6368_PMIC_RG_LDO_VMDDQ_RC8_OP_CFG_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VMDDQ_RC8_OP_CFG_SHIFT                 0
#define MT6368_PMIC_RG_LDO_VMDDQ_RC9_OP_CFG_ADDR                  MT6368_LDO_VMDDQ_OP_CFG1
#define MT6368_PMIC_RG_LDO_VMDDQ_RC9_OP_CFG_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VMDDQ_RC9_OP_CFG_SHIFT                 1
#define MT6368_PMIC_RG_LDO_VMDDQ_RC10_OP_CFG_ADDR                 MT6368_LDO_VMDDQ_OP_CFG1
#define MT6368_PMIC_RG_LDO_VMDDQ_RC10_OP_CFG_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VMDDQ_RC10_OP_CFG_SHIFT                2
#define MT6368_PMIC_RG_LDO_VMDDQ_RC11_OP_CFG_ADDR                 MT6368_LDO_VMDDQ_OP_CFG1
#define MT6368_PMIC_RG_LDO_VMDDQ_RC11_OP_CFG_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VMDDQ_RC11_OP_CFG_SHIFT                3
#define MT6368_PMIC_RG_LDO_VMDDQ_RC12_OP_CFG_ADDR                 MT6368_LDO_VMDDQ_OP_CFG1
#define MT6368_PMIC_RG_LDO_VMDDQ_RC12_OP_CFG_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VMDDQ_RC12_OP_CFG_SHIFT                4
#define MT6368_PMIC_RG_LDO_VMDDQ_RC13_OP_CFG_ADDR                 MT6368_LDO_VMDDQ_OP_CFG1
#define MT6368_PMIC_RG_LDO_VMDDQ_RC13_OP_CFG_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VMDDQ_RC13_OP_CFG_SHIFT                5
#define MT6368_PMIC_RG_LDO_VMDDQ_HW0_OP_CFG_ADDR                  MT6368_LDO_VMDDQ_OP_CFG2
#define MT6368_PMIC_RG_LDO_VMDDQ_HW0_OP_CFG_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VMDDQ_HW0_OP_CFG_SHIFT                 0
#define MT6368_PMIC_RG_LDO_VMDDQ_HW1_OP_CFG_ADDR                  MT6368_LDO_VMDDQ_OP_CFG2
#define MT6368_PMIC_RG_LDO_VMDDQ_HW1_OP_CFG_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VMDDQ_HW1_OP_CFG_SHIFT                 1
#define MT6368_PMIC_RG_LDO_VMDDQ_HW2_OP_CFG_ADDR                  MT6368_LDO_VMDDQ_OP_CFG2
#define MT6368_PMIC_RG_LDO_VMDDQ_HW2_OP_CFG_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VMDDQ_HW2_OP_CFG_SHIFT                 2
#define MT6368_PMIC_RG_LDO_VMDDQ_HW3_OP_CFG_ADDR                  MT6368_LDO_VMDDQ_OP_CFG2
#define MT6368_PMIC_RG_LDO_VMDDQ_HW3_OP_CFG_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VMDDQ_HW3_OP_CFG_SHIFT                 3
#define MT6368_PMIC_RG_LDO_VMDDQ_HW4_OP_CFG_ADDR                  MT6368_LDO_VMDDQ_OP_CFG2
#define MT6368_PMIC_RG_LDO_VMDDQ_HW4_OP_CFG_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VMDDQ_HW4_OP_CFG_SHIFT                 4
#define MT6368_PMIC_RG_LDO_VMDDQ_HW5_OP_CFG_ADDR                  MT6368_LDO_VMDDQ_OP_CFG2
#define MT6368_PMIC_RG_LDO_VMDDQ_HW5_OP_CFG_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VMDDQ_HW5_OP_CFG_SHIFT                 5
#define MT6368_PMIC_RG_LDO_VMDDQ_HW6_OP_CFG_ADDR                  MT6368_LDO_VMDDQ_OP_CFG2
#define MT6368_PMIC_RG_LDO_VMDDQ_HW6_OP_CFG_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VMDDQ_HW6_OP_CFG_SHIFT                 6
#define MT6368_PMIC_RG_LDO_VMDDQ_SW_OP_CFG_ADDR                   MT6368_LDO_VMDDQ_OP_CFG2
#define MT6368_PMIC_RG_LDO_VMDDQ_SW_OP_CFG_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VMDDQ_SW_OP_CFG_SHIFT                  7
#define MT6368_PMIC_RG_LDO_VMDDQ_RC0_OP_MODE_ADDR                 MT6368_LDO_VMDDQ_OP_MODE0
#define MT6368_PMIC_RG_LDO_VMDDQ_RC0_OP_MODE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VMDDQ_RC0_OP_MODE_SHIFT                0
#define MT6368_PMIC_RG_LDO_VMDDQ_RC1_OP_MODE_ADDR                 MT6368_LDO_VMDDQ_OP_MODE0
#define MT6368_PMIC_RG_LDO_VMDDQ_RC1_OP_MODE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VMDDQ_RC1_OP_MODE_SHIFT                1
#define MT6368_PMIC_RG_LDO_VMDDQ_RC2_OP_MODE_ADDR                 MT6368_LDO_VMDDQ_OP_MODE0
#define MT6368_PMIC_RG_LDO_VMDDQ_RC2_OP_MODE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VMDDQ_RC2_OP_MODE_SHIFT                2
#define MT6368_PMIC_RG_LDO_VMDDQ_RC3_OP_MODE_ADDR                 MT6368_LDO_VMDDQ_OP_MODE0
#define MT6368_PMIC_RG_LDO_VMDDQ_RC3_OP_MODE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VMDDQ_RC3_OP_MODE_SHIFT                3
#define MT6368_PMIC_RG_LDO_VMDDQ_RC4_OP_MODE_ADDR                 MT6368_LDO_VMDDQ_OP_MODE0
#define MT6368_PMIC_RG_LDO_VMDDQ_RC4_OP_MODE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VMDDQ_RC4_OP_MODE_SHIFT                4
#define MT6368_PMIC_RG_LDO_VMDDQ_RC5_OP_MODE_ADDR                 MT6368_LDO_VMDDQ_OP_MODE0
#define MT6368_PMIC_RG_LDO_VMDDQ_RC5_OP_MODE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VMDDQ_RC5_OP_MODE_SHIFT                5
#define MT6368_PMIC_RG_LDO_VMDDQ_RC6_OP_MODE_ADDR                 MT6368_LDO_VMDDQ_OP_MODE0
#define MT6368_PMIC_RG_LDO_VMDDQ_RC6_OP_MODE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VMDDQ_RC6_OP_MODE_SHIFT                6
#define MT6368_PMIC_RG_LDO_VMDDQ_RC7_OP_MODE_ADDR                 MT6368_LDO_VMDDQ_OP_MODE0
#define MT6368_PMIC_RG_LDO_VMDDQ_RC7_OP_MODE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VMDDQ_RC7_OP_MODE_SHIFT                7
#define MT6368_PMIC_RG_LDO_VMDDQ_RC8_OP_MODE_ADDR                 MT6368_LDO_VMDDQ_OP_MODE1
#define MT6368_PMIC_RG_LDO_VMDDQ_RC8_OP_MODE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VMDDQ_RC8_OP_MODE_SHIFT                0
#define MT6368_PMIC_RG_LDO_VMDDQ_RC9_OP_MODE_ADDR                 MT6368_LDO_VMDDQ_OP_MODE1
#define MT6368_PMIC_RG_LDO_VMDDQ_RC9_OP_MODE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VMDDQ_RC9_OP_MODE_SHIFT                1
#define MT6368_PMIC_RG_LDO_VMDDQ_RC10_OP_MODE_ADDR                MT6368_LDO_VMDDQ_OP_MODE1
#define MT6368_PMIC_RG_LDO_VMDDQ_RC10_OP_MODE_MASK                0x1
#define MT6368_PMIC_RG_LDO_VMDDQ_RC10_OP_MODE_SHIFT               2
#define MT6368_PMIC_RG_LDO_VMDDQ_RC11_OP_MODE_ADDR                MT6368_LDO_VMDDQ_OP_MODE1
#define MT6368_PMIC_RG_LDO_VMDDQ_RC11_OP_MODE_MASK                0x1
#define MT6368_PMIC_RG_LDO_VMDDQ_RC11_OP_MODE_SHIFT               3
#define MT6368_PMIC_RG_LDO_VMDDQ_RC12_OP_MODE_ADDR                MT6368_LDO_VMDDQ_OP_MODE1
#define MT6368_PMIC_RG_LDO_VMDDQ_RC12_OP_MODE_MASK                0x1
#define MT6368_PMIC_RG_LDO_VMDDQ_RC12_OP_MODE_SHIFT               4
#define MT6368_PMIC_RG_LDO_VMDDQ_RC13_OP_MODE_ADDR                MT6368_LDO_VMDDQ_OP_MODE1
#define MT6368_PMIC_RG_LDO_VMDDQ_RC13_OP_MODE_MASK                0x1
#define MT6368_PMIC_RG_LDO_VMDDQ_RC13_OP_MODE_SHIFT               5
#define MT6368_PMIC_RG_LDO_VMDDQ_HW0_OP_MODE_ADDR                 MT6368_LDO_VMDDQ_OP_MODE2
#define MT6368_PMIC_RG_LDO_VMDDQ_HW0_OP_MODE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VMDDQ_HW0_OP_MODE_SHIFT                0
#define MT6368_PMIC_RG_LDO_VMDDQ_HW1_OP_MODE_ADDR                 MT6368_LDO_VMDDQ_OP_MODE2
#define MT6368_PMIC_RG_LDO_VMDDQ_HW1_OP_MODE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VMDDQ_HW1_OP_MODE_SHIFT                1
#define MT6368_PMIC_RG_LDO_VMDDQ_HW2_OP_MODE_ADDR                 MT6368_LDO_VMDDQ_OP_MODE2
#define MT6368_PMIC_RG_LDO_VMDDQ_HW2_OP_MODE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VMDDQ_HW2_OP_MODE_SHIFT                2
#define MT6368_PMIC_RG_LDO_VMDDQ_HW3_OP_MODE_ADDR                 MT6368_LDO_VMDDQ_OP_MODE2
#define MT6368_PMIC_RG_LDO_VMDDQ_HW3_OP_MODE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VMDDQ_HW3_OP_MODE_SHIFT                3
#define MT6368_PMIC_RG_LDO_VMDDQ_HW4_OP_MODE_ADDR                 MT6368_LDO_VMDDQ_OP_MODE2
#define MT6368_PMIC_RG_LDO_VMDDQ_HW4_OP_MODE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VMDDQ_HW4_OP_MODE_SHIFT                4
#define MT6368_PMIC_RG_LDO_VMDDQ_HW5_OP_MODE_ADDR                 MT6368_LDO_VMDDQ_OP_MODE2
#define MT6368_PMIC_RG_LDO_VMDDQ_HW5_OP_MODE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VMDDQ_HW5_OP_MODE_SHIFT                5
#define MT6368_PMIC_RG_LDO_VMDDQ_HW6_OP_MODE_ADDR                 MT6368_LDO_VMDDQ_OP_MODE2
#define MT6368_PMIC_RG_LDO_VMDDQ_HW6_OP_MODE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VMDDQ_HW6_OP_MODE_SHIFT                6
#define MT6368_PMIC_RG_LDO_VUSB_EN_ADDR                           MT6368_LDO_VUSB_CON0
#define MT6368_PMIC_RG_LDO_VUSB_EN_MASK                           0x1
#define MT6368_PMIC_RG_LDO_VUSB_EN_SHIFT                          0
#define MT6368_PMIC_RG_LDO_VUSB_LP_ADDR                           MT6368_LDO_VUSB_CON0
#define MT6368_PMIC_RG_LDO_VUSB_LP_MASK                           0x1
#define MT6368_PMIC_RG_LDO_VUSB_LP_SHIFT                          1
#define MT6368_PMIC_RG_LDO_VUSB_STBTD_ADDR                        MT6368_LDO_VUSB_CON1
#define MT6368_PMIC_RG_LDO_VUSB_STBTD_MASK                        0x3
#define MT6368_PMIC_RG_LDO_VUSB_STBTD_SHIFT                       0
#define MT6368_PMIC_RG_LDO_VUSB_ULP_ADDR                          MT6368_LDO_VUSB_CON1
#define MT6368_PMIC_RG_LDO_VUSB_ULP_MASK                          0x1
#define MT6368_PMIC_RG_LDO_VUSB_ULP_SHIFT                         2
#define MT6368_PMIC_RG_LDO_VUSB_ONLV_EN_ADDR                      MT6368_LDO_VUSB_CON1
#define MT6368_PMIC_RG_LDO_VUSB_ONLV_EN_MASK                      0x1
#define MT6368_PMIC_RG_LDO_VUSB_ONLV_EN_SHIFT                     3
#define MT6368_PMIC_RG_LDO_VUSB_OCFB_EN_ADDR                      MT6368_LDO_VUSB_CON1
#define MT6368_PMIC_RG_LDO_VUSB_OCFB_EN_MASK                      0x1
#define MT6368_PMIC_RG_LDO_VUSB_OCFB_EN_SHIFT                     4
#define MT6368_PMIC_RG_LDO_VUSB_OC_MODE_ADDR                      MT6368_LDO_VUSB_CON1
#define MT6368_PMIC_RG_LDO_VUSB_OC_MODE_MASK                      0x1
#define MT6368_PMIC_RG_LDO_VUSB_OC_MODE_SHIFT                     5
#define MT6368_PMIC_RG_LDO_VUSB_OC_TSEL_ADDR                      MT6368_LDO_VUSB_CON1
#define MT6368_PMIC_RG_LDO_VUSB_OC_TSEL_MASK                      0x1
#define MT6368_PMIC_RG_LDO_VUSB_OC_TSEL_SHIFT                     6
#define MT6368_PMIC_RG_LDO_VUSB_DUMMY_LOAD_ADDR                   MT6368_LDO_VUSB_CON2
#define MT6368_PMIC_RG_LDO_VUSB_DUMMY_LOAD_MASK                   0x3
#define MT6368_PMIC_RG_LDO_VUSB_DUMMY_LOAD_SHIFT                  0
#define MT6368_PMIC_RG_LDO_VUSB_STB_26M_CKEN_EN_ADDR              MT6368_LDO_VUSB_CON2
#define MT6368_PMIC_RG_LDO_VUSB_STB_26M_CKEN_EN_MASK              0x1
#define MT6368_PMIC_RG_LDO_VUSB_STB_26M_CKEN_EN_SHIFT             6
#define MT6368_PMIC_RG_LDO_VUSB_CK_SW_MODE_ADDR                   MT6368_LDO_VUSB_CON2
#define MT6368_PMIC_RG_LDO_VUSB_CK_SW_MODE_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VUSB_CK_SW_MODE_SHIFT                  7
#define MT6368_PMIC_RG_LDO_VUSB_B_STB_FORCE_ADDR                  MT6368_LDO_VUSB_TEST_CON0
#define MT6368_PMIC_RG_LDO_VUSB_B_STB_FORCE_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VUSB_B_STB_FORCE_SHIFT                 4
#define MT6368_PMIC_RG_LDO_VUSB_L_STB_FORCE_ADDR                  MT6368_LDO_VUSB_TEST_CON0
#define MT6368_PMIC_RG_LDO_VUSB_L_STB_FORCE_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VUSB_L_STB_FORCE_SHIFT                 5
#define MT6368_PMIC_DA_VUSB_B_EN_ADDR                             MT6368_LDO_VUSB_MON
#define MT6368_PMIC_DA_VUSB_B_EN_MASK                             0x1
#define MT6368_PMIC_DA_VUSB_B_EN_SHIFT                            0
#define MT6368_PMIC_DA_VUSB_B_STB_ADDR                            MT6368_LDO_VUSB_MON
#define MT6368_PMIC_DA_VUSB_B_STB_MASK                            0x1
#define MT6368_PMIC_DA_VUSB_B_STB_SHIFT                           1
#define MT6368_PMIC_DA_VUSB_B_LP_ADDR                             MT6368_LDO_VUSB_MON
#define MT6368_PMIC_DA_VUSB_B_LP_MASK                             0x1
#define MT6368_PMIC_DA_VUSB_B_LP_SHIFT                            2
#define MT6368_PMIC_DA_VUSB_L_EN_ADDR                             MT6368_LDO_VUSB_MON
#define MT6368_PMIC_DA_VUSB_L_EN_MASK                             0x1
#define MT6368_PMIC_DA_VUSB_L_EN_SHIFT                            3
#define MT6368_PMIC_DA_VUSB_L_STB_ADDR                            MT6368_LDO_VUSB_MON
#define MT6368_PMIC_DA_VUSB_L_STB_MASK                            0x1
#define MT6368_PMIC_DA_VUSB_L_STB_SHIFT                           4
#define MT6368_PMIC_DA_VUSB_OCFB_EN_ADDR                          MT6368_LDO_VUSB_MON
#define MT6368_PMIC_DA_VUSB_OCFB_EN_MASK                          0x1
#define MT6368_PMIC_DA_VUSB_OCFB_EN_SHIFT                         5
#define MT6368_PMIC_DA_VUSB_DUMMY_LOAD_ADDR                       MT6368_LDO_VUSB_MON
#define MT6368_PMIC_DA_VUSB_DUMMY_LOAD_MASK                       0x3
#define MT6368_PMIC_DA_VUSB_DUMMY_LOAD_SHIFT                      6
#define MT6368_PMIC_RG_LDO_VUSB_RC0_OP_EN_ADDR                    MT6368_LDO_VUSB_OP_EN0
#define MT6368_PMIC_RG_LDO_VUSB_RC0_OP_EN_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VUSB_RC0_OP_EN_SHIFT                   0
#define MT6368_PMIC_RG_LDO_VUSB_RC1_OP_EN_ADDR                    MT6368_LDO_VUSB_OP_EN0
#define MT6368_PMIC_RG_LDO_VUSB_RC1_OP_EN_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VUSB_RC1_OP_EN_SHIFT                   1
#define MT6368_PMIC_RG_LDO_VUSB_RC2_OP_EN_ADDR                    MT6368_LDO_VUSB_OP_EN0
#define MT6368_PMIC_RG_LDO_VUSB_RC2_OP_EN_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VUSB_RC2_OP_EN_SHIFT                   2
#define MT6368_PMIC_RG_LDO_VUSB_RC3_OP_EN_ADDR                    MT6368_LDO_VUSB_OP_EN0
#define MT6368_PMIC_RG_LDO_VUSB_RC3_OP_EN_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VUSB_RC3_OP_EN_SHIFT                   3
#define MT6368_PMIC_RG_LDO_VUSB_RC4_OP_EN_ADDR                    MT6368_LDO_VUSB_OP_EN0
#define MT6368_PMIC_RG_LDO_VUSB_RC4_OP_EN_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VUSB_RC4_OP_EN_SHIFT                   4
#define MT6368_PMIC_RG_LDO_VUSB_RC5_OP_EN_ADDR                    MT6368_LDO_VUSB_OP_EN0
#define MT6368_PMIC_RG_LDO_VUSB_RC5_OP_EN_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VUSB_RC5_OP_EN_SHIFT                   5
#define MT6368_PMIC_RG_LDO_VUSB_RC6_OP_EN_ADDR                    MT6368_LDO_VUSB_OP_EN0
#define MT6368_PMIC_RG_LDO_VUSB_RC6_OP_EN_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VUSB_RC6_OP_EN_SHIFT                   6
#define MT6368_PMIC_RG_LDO_VUSB_RC7_OP_EN_ADDR                    MT6368_LDO_VUSB_OP_EN0
#define MT6368_PMIC_RG_LDO_VUSB_RC7_OP_EN_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VUSB_RC7_OP_EN_SHIFT                   7
#define MT6368_PMIC_RG_LDO_VUSB_RC8_OP_EN_ADDR                    MT6368_LDO_VUSB_OP_EN1
#define MT6368_PMIC_RG_LDO_VUSB_RC8_OP_EN_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VUSB_RC8_OP_EN_SHIFT                   0
#define MT6368_PMIC_RG_LDO_VUSB_RC9_OP_EN_ADDR                    MT6368_LDO_VUSB_OP_EN1
#define MT6368_PMIC_RG_LDO_VUSB_RC9_OP_EN_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VUSB_RC9_OP_EN_SHIFT                   1
#define MT6368_PMIC_RG_LDO_VUSB_RC10_OP_EN_ADDR                   MT6368_LDO_VUSB_OP_EN1
#define MT6368_PMIC_RG_LDO_VUSB_RC10_OP_EN_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VUSB_RC10_OP_EN_SHIFT                  2
#define MT6368_PMIC_RG_LDO_VUSB_RC11_OP_EN_ADDR                   MT6368_LDO_VUSB_OP_EN1
#define MT6368_PMIC_RG_LDO_VUSB_RC11_OP_EN_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VUSB_RC11_OP_EN_SHIFT                  3
#define MT6368_PMIC_RG_LDO_VUSB_RC12_OP_EN_ADDR                   MT6368_LDO_VUSB_OP_EN1
#define MT6368_PMIC_RG_LDO_VUSB_RC12_OP_EN_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VUSB_RC12_OP_EN_SHIFT                  4
#define MT6368_PMIC_RG_LDO_VUSB_RC13_OP_EN_ADDR                   MT6368_LDO_VUSB_OP_EN1
#define MT6368_PMIC_RG_LDO_VUSB_RC13_OP_EN_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VUSB_RC13_OP_EN_SHIFT                  5
#define MT6368_PMIC_RG_LDO_VUSB_HW0_OP_EN_ADDR                    MT6368_LDO_VUSB_OP_EN2
#define MT6368_PMIC_RG_LDO_VUSB_HW0_OP_EN_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VUSB_HW0_OP_EN_SHIFT                   0
#define MT6368_PMIC_RG_LDO_VUSB_HW1_OP_EN_ADDR                    MT6368_LDO_VUSB_OP_EN2
#define MT6368_PMIC_RG_LDO_VUSB_HW1_OP_EN_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VUSB_HW1_OP_EN_SHIFT                   1
#define MT6368_PMIC_RG_LDO_VUSB_HW2_OP_EN_ADDR                    MT6368_LDO_VUSB_OP_EN2
#define MT6368_PMIC_RG_LDO_VUSB_HW2_OP_EN_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VUSB_HW2_OP_EN_SHIFT                   2
#define MT6368_PMIC_RG_LDO_VUSB_HW3_OP_EN_ADDR                    MT6368_LDO_VUSB_OP_EN2
#define MT6368_PMIC_RG_LDO_VUSB_HW3_OP_EN_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VUSB_HW3_OP_EN_SHIFT                   3
#define MT6368_PMIC_RG_LDO_VUSB_HW4_OP_EN_ADDR                    MT6368_LDO_VUSB_OP_EN2
#define MT6368_PMIC_RG_LDO_VUSB_HW4_OP_EN_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VUSB_HW4_OP_EN_SHIFT                   4
#define MT6368_PMIC_RG_LDO_VUSB_HW5_OP_EN_ADDR                    MT6368_LDO_VUSB_OP_EN2
#define MT6368_PMIC_RG_LDO_VUSB_HW5_OP_EN_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VUSB_HW5_OP_EN_SHIFT                   5
#define MT6368_PMIC_RG_LDO_VUSB_HW6_OP_EN_ADDR                    MT6368_LDO_VUSB_OP_EN2
#define MT6368_PMIC_RG_LDO_VUSB_HW6_OP_EN_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VUSB_HW6_OP_EN_SHIFT                   6
#define MT6368_PMIC_RG_LDO_VUSB_SW_OP_EN_ADDR                     MT6368_LDO_VUSB_OP_EN2
#define MT6368_PMIC_RG_LDO_VUSB_SW_OP_EN_MASK                     0x1
#define MT6368_PMIC_RG_LDO_VUSB_SW_OP_EN_SHIFT                    7
#define MT6368_PMIC_RG_LDO_VUSB_RC0_OP_CFG_ADDR                   MT6368_LDO_VUSB_OP_CFG0
#define MT6368_PMIC_RG_LDO_VUSB_RC0_OP_CFG_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VUSB_RC0_OP_CFG_SHIFT                  0
#define MT6368_PMIC_RG_LDO_VUSB_RC1_OP_CFG_ADDR                   MT6368_LDO_VUSB_OP_CFG0
#define MT6368_PMIC_RG_LDO_VUSB_RC1_OP_CFG_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VUSB_RC1_OP_CFG_SHIFT                  1
#define MT6368_PMIC_RG_LDO_VUSB_RC2_OP_CFG_ADDR                   MT6368_LDO_VUSB_OP_CFG0
#define MT6368_PMIC_RG_LDO_VUSB_RC2_OP_CFG_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VUSB_RC2_OP_CFG_SHIFT                  2
#define MT6368_PMIC_RG_LDO_VUSB_RC3_OP_CFG_ADDR                   MT6368_LDO_VUSB_OP_CFG0
#define MT6368_PMIC_RG_LDO_VUSB_RC3_OP_CFG_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VUSB_RC3_OP_CFG_SHIFT                  3
#define MT6368_PMIC_RG_LDO_VUSB_RC4_OP_CFG_ADDR                   MT6368_LDO_VUSB_OP_CFG0
#define MT6368_PMIC_RG_LDO_VUSB_RC4_OP_CFG_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VUSB_RC4_OP_CFG_SHIFT                  4
#define MT6368_PMIC_RG_LDO_VUSB_RC5_OP_CFG_ADDR                   MT6368_LDO_VUSB_OP_CFG0
#define MT6368_PMIC_RG_LDO_VUSB_RC5_OP_CFG_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VUSB_RC5_OP_CFG_SHIFT                  5
#define MT6368_PMIC_RG_LDO_VUSB_RC6_OP_CFG_ADDR                   MT6368_LDO_VUSB_OP_CFG0
#define MT6368_PMIC_RG_LDO_VUSB_RC6_OP_CFG_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VUSB_RC6_OP_CFG_SHIFT                  6
#define MT6368_PMIC_RG_LDO_VUSB_RC7_OP_CFG_ADDR                   MT6368_LDO_VUSB_OP_CFG0
#define MT6368_PMIC_RG_LDO_VUSB_RC7_OP_CFG_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VUSB_RC7_OP_CFG_SHIFT                  7
#define MT6368_PMIC_RG_LDO_VUSB_RC8_OP_CFG_ADDR                   MT6368_LDO_VUSB_OP_CFG1
#define MT6368_PMIC_RG_LDO_VUSB_RC8_OP_CFG_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VUSB_RC8_OP_CFG_SHIFT                  0
#define MT6368_PMIC_RG_LDO_VUSB_RC9_OP_CFG_ADDR                   MT6368_LDO_VUSB_OP_CFG1
#define MT6368_PMIC_RG_LDO_VUSB_RC9_OP_CFG_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VUSB_RC9_OP_CFG_SHIFT                  1
#define MT6368_PMIC_RG_LDO_VUSB_RC10_OP_CFG_ADDR                  MT6368_LDO_VUSB_OP_CFG1
#define MT6368_PMIC_RG_LDO_VUSB_RC10_OP_CFG_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VUSB_RC10_OP_CFG_SHIFT                 2
#define MT6368_PMIC_RG_LDO_VUSB_RC11_OP_CFG_ADDR                  MT6368_LDO_VUSB_OP_CFG1
#define MT6368_PMIC_RG_LDO_VUSB_RC11_OP_CFG_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VUSB_RC11_OP_CFG_SHIFT                 3
#define MT6368_PMIC_RG_LDO_VUSB_RC12_OP_CFG_ADDR                  MT6368_LDO_VUSB_OP_CFG1
#define MT6368_PMIC_RG_LDO_VUSB_RC12_OP_CFG_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VUSB_RC12_OP_CFG_SHIFT                 4
#define MT6368_PMIC_RG_LDO_VUSB_RC13_OP_CFG_ADDR                  MT6368_LDO_VUSB_OP_CFG1
#define MT6368_PMIC_RG_LDO_VUSB_RC13_OP_CFG_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VUSB_RC13_OP_CFG_SHIFT                 5
#define MT6368_PMIC_RG_LDO_VUSB_HW0_OP_CFG_ADDR                   MT6368_LDO_VUSB_OP_CFG2
#define MT6368_PMIC_RG_LDO_VUSB_HW0_OP_CFG_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VUSB_HW0_OP_CFG_SHIFT                  0
#define MT6368_PMIC_RG_LDO_VUSB_HW1_OP_CFG_ADDR                   MT6368_LDO_VUSB_OP_CFG2
#define MT6368_PMIC_RG_LDO_VUSB_HW1_OP_CFG_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VUSB_HW1_OP_CFG_SHIFT                  1
#define MT6368_PMIC_RG_LDO_VUSB_HW2_OP_CFG_ADDR                   MT6368_LDO_VUSB_OP_CFG2
#define MT6368_PMIC_RG_LDO_VUSB_HW2_OP_CFG_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VUSB_HW2_OP_CFG_SHIFT                  2
#define MT6368_PMIC_RG_LDO_VUSB_HW3_OP_CFG_ADDR                   MT6368_LDO_VUSB_OP_CFG2
#define MT6368_PMIC_RG_LDO_VUSB_HW3_OP_CFG_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VUSB_HW3_OP_CFG_SHIFT                  3
#define MT6368_PMIC_RG_LDO_VUSB_HW4_OP_CFG_ADDR                   MT6368_LDO_VUSB_OP_CFG2
#define MT6368_PMIC_RG_LDO_VUSB_HW4_OP_CFG_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VUSB_HW4_OP_CFG_SHIFT                  4
#define MT6368_PMIC_RG_LDO_VUSB_HW5_OP_CFG_ADDR                   MT6368_LDO_VUSB_OP_CFG2
#define MT6368_PMIC_RG_LDO_VUSB_HW5_OP_CFG_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VUSB_HW5_OP_CFG_SHIFT                  5
#define MT6368_PMIC_RG_LDO_VUSB_HW6_OP_CFG_ADDR                   MT6368_LDO_VUSB_OP_CFG2
#define MT6368_PMIC_RG_LDO_VUSB_HW6_OP_CFG_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VUSB_HW6_OP_CFG_SHIFT                  6
#define MT6368_PMIC_RG_LDO_VUSB_SW_OP_CFG_ADDR                    MT6368_LDO_VUSB_OP_CFG2
#define MT6368_PMIC_RG_LDO_VUSB_SW_OP_CFG_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VUSB_SW_OP_CFG_SHIFT                   7
#define MT6368_PMIC_RG_LDO_VUSB_RC0_OP_MODE_ADDR                  MT6368_LDO_VUSB_OP_MODE0
#define MT6368_PMIC_RG_LDO_VUSB_RC0_OP_MODE_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VUSB_RC0_OP_MODE_SHIFT                 0
#define MT6368_PMIC_RG_LDO_VUSB_RC1_OP_MODE_ADDR                  MT6368_LDO_VUSB_OP_MODE0
#define MT6368_PMIC_RG_LDO_VUSB_RC1_OP_MODE_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VUSB_RC1_OP_MODE_SHIFT                 1
#define MT6368_PMIC_RG_LDO_VUSB_RC2_OP_MODE_ADDR                  MT6368_LDO_VUSB_OP_MODE0
#define MT6368_PMIC_RG_LDO_VUSB_RC2_OP_MODE_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VUSB_RC2_OP_MODE_SHIFT                 2
#define MT6368_PMIC_RG_LDO_VUSB_RC3_OP_MODE_ADDR                  MT6368_LDO_VUSB_OP_MODE0
#define MT6368_PMIC_RG_LDO_VUSB_RC3_OP_MODE_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VUSB_RC3_OP_MODE_SHIFT                 3
#define MT6368_PMIC_RG_LDO_VUSB_RC4_OP_MODE_ADDR                  MT6368_LDO_VUSB_OP_MODE0
#define MT6368_PMIC_RG_LDO_VUSB_RC4_OP_MODE_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VUSB_RC4_OP_MODE_SHIFT                 4
#define MT6368_PMIC_RG_LDO_VUSB_RC5_OP_MODE_ADDR                  MT6368_LDO_VUSB_OP_MODE0
#define MT6368_PMIC_RG_LDO_VUSB_RC5_OP_MODE_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VUSB_RC5_OP_MODE_SHIFT                 5
#define MT6368_PMIC_RG_LDO_VUSB_RC6_OP_MODE_ADDR                  MT6368_LDO_VUSB_OP_MODE0
#define MT6368_PMIC_RG_LDO_VUSB_RC6_OP_MODE_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VUSB_RC6_OP_MODE_SHIFT                 6
#define MT6368_PMIC_RG_LDO_VUSB_RC7_OP_MODE_ADDR                  MT6368_LDO_VUSB_OP_MODE0
#define MT6368_PMIC_RG_LDO_VUSB_RC7_OP_MODE_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VUSB_RC7_OP_MODE_SHIFT                 7
#define MT6368_PMIC_RG_LDO_VUSB_RC8_OP_MODE_ADDR                  MT6368_LDO_VUSB_OP_MODE1
#define MT6368_PMIC_RG_LDO_VUSB_RC8_OP_MODE_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VUSB_RC8_OP_MODE_SHIFT                 0
#define MT6368_PMIC_RG_LDO_VUSB_RC9_OP_MODE_ADDR                  MT6368_LDO_VUSB_OP_MODE1
#define MT6368_PMIC_RG_LDO_VUSB_RC9_OP_MODE_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VUSB_RC9_OP_MODE_SHIFT                 1
#define MT6368_PMIC_RG_LDO_VUSB_RC10_OP_MODE_ADDR                 MT6368_LDO_VUSB_OP_MODE1
#define MT6368_PMIC_RG_LDO_VUSB_RC10_OP_MODE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VUSB_RC10_OP_MODE_SHIFT                2
#define MT6368_PMIC_RG_LDO_VUSB_RC11_OP_MODE_ADDR                 MT6368_LDO_VUSB_OP_MODE1
#define MT6368_PMIC_RG_LDO_VUSB_RC11_OP_MODE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VUSB_RC11_OP_MODE_SHIFT                3
#define MT6368_PMIC_RG_LDO_VUSB_RC12_OP_MODE_ADDR                 MT6368_LDO_VUSB_OP_MODE1
#define MT6368_PMIC_RG_LDO_VUSB_RC12_OP_MODE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VUSB_RC12_OP_MODE_SHIFT                4
#define MT6368_PMIC_RG_LDO_VUSB_RC13_OP_MODE_ADDR                 MT6368_LDO_VUSB_OP_MODE1
#define MT6368_PMIC_RG_LDO_VUSB_RC13_OP_MODE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VUSB_RC13_OP_MODE_SHIFT                5
#define MT6368_PMIC_RG_LDO_VUSB_HW0_OP_MODE_ADDR                  MT6368_LDO_VUSB_OP_MODE2
#define MT6368_PMIC_RG_LDO_VUSB_HW0_OP_MODE_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VUSB_HW0_OP_MODE_SHIFT                 0
#define MT6368_PMIC_RG_LDO_VUSB_HW1_OP_MODE_ADDR                  MT6368_LDO_VUSB_OP_MODE2
#define MT6368_PMIC_RG_LDO_VUSB_HW1_OP_MODE_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VUSB_HW1_OP_MODE_SHIFT                 1
#define MT6368_PMIC_RG_LDO_VUSB_HW2_OP_MODE_ADDR                  MT6368_LDO_VUSB_OP_MODE2
#define MT6368_PMIC_RG_LDO_VUSB_HW2_OP_MODE_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VUSB_HW2_OP_MODE_SHIFT                 2
#define MT6368_PMIC_RG_LDO_VUSB_HW3_OP_MODE_ADDR                  MT6368_LDO_VUSB_OP_MODE2
#define MT6368_PMIC_RG_LDO_VUSB_HW3_OP_MODE_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VUSB_HW3_OP_MODE_SHIFT                 3
#define MT6368_PMIC_RG_LDO_VUSB_HW4_OP_MODE_ADDR                  MT6368_LDO_VUSB_OP_MODE2
#define MT6368_PMIC_RG_LDO_VUSB_HW4_OP_MODE_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VUSB_HW4_OP_MODE_SHIFT                 4
#define MT6368_PMIC_RG_LDO_VUSB_HW5_OP_MODE_ADDR                  MT6368_LDO_VUSB_OP_MODE2
#define MT6368_PMIC_RG_LDO_VUSB_HW5_OP_MODE_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VUSB_HW5_OP_MODE_SHIFT                 5
#define MT6368_PMIC_RG_LDO_VUSB_HW6_OP_MODE_ADDR                  MT6368_LDO_VUSB_OP_MODE2
#define MT6368_PMIC_RG_LDO_VUSB_HW6_OP_MODE_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VUSB_HW6_OP_MODE_SHIFT                 6
#define MT6368_PMIC_RG_LDO_VAUX18_EN_ADDR                         MT6368_LDO_VAUX18_CON0
#define MT6368_PMIC_RG_LDO_VAUX18_EN_MASK                         0x1
#define MT6368_PMIC_RG_LDO_VAUX18_EN_SHIFT                        0
#define MT6368_PMIC_RG_LDO_VAUX18_LP_ADDR                         MT6368_LDO_VAUX18_CON0
#define MT6368_PMIC_RG_LDO_VAUX18_LP_MASK                         0x1
#define MT6368_PMIC_RG_LDO_VAUX18_LP_SHIFT                        1
#define MT6368_PMIC_RG_LDO_VAUX18_STBTD_ADDR                      MT6368_LDO_VAUX18_CON1
#define MT6368_PMIC_RG_LDO_VAUX18_STBTD_MASK                      0x3
#define MT6368_PMIC_RG_LDO_VAUX18_STBTD_SHIFT                     0
#define MT6368_PMIC_RG_LDO_VAUX18_ULP_ADDR                        MT6368_LDO_VAUX18_CON1
#define MT6368_PMIC_RG_LDO_VAUX18_ULP_MASK                        0x1
#define MT6368_PMIC_RG_LDO_VAUX18_ULP_SHIFT                       2
#define MT6368_PMIC_RG_LDO_VAUX18_ONLV_EN_ADDR                    MT6368_LDO_VAUX18_CON1
#define MT6368_PMIC_RG_LDO_VAUX18_ONLV_EN_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VAUX18_ONLV_EN_SHIFT                   3
#define MT6368_PMIC_RG_LDO_VAUX18_OCFB_EN_ADDR                    MT6368_LDO_VAUX18_CON1
#define MT6368_PMIC_RG_LDO_VAUX18_OCFB_EN_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VAUX18_OCFB_EN_SHIFT                   4
#define MT6368_PMIC_RG_LDO_VAUX18_OC_MODE_ADDR                    MT6368_LDO_VAUX18_CON1
#define MT6368_PMIC_RG_LDO_VAUX18_OC_MODE_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VAUX18_OC_MODE_SHIFT                   5
#define MT6368_PMIC_RG_LDO_VAUX18_OC_TSEL_ADDR                    MT6368_LDO_VAUX18_CON1
#define MT6368_PMIC_RG_LDO_VAUX18_OC_TSEL_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VAUX18_OC_TSEL_SHIFT                   6
#define MT6368_PMIC_RG_LDO_VAUX18_DUMMY_LOAD_ADDR                 MT6368_LDO_VAUX18_CON2
#define MT6368_PMIC_RG_LDO_VAUX18_DUMMY_LOAD_MASK                 0x3
#define MT6368_PMIC_RG_LDO_VAUX18_DUMMY_LOAD_SHIFT                0
#define MT6368_PMIC_RG_LDO_VAUX18_STB_26M_CKEN_EN_ADDR            MT6368_LDO_VAUX18_CON2
#define MT6368_PMIC_RG_LDO_VAUX18_STB_26M_CKEN_EN_MASK            0x1
#define MT6368_PMIC_RG_LDO_VAUX18_STB_26M_CKEN_EN_SHIFT           6
#define MT6368_PMIC_RG_LDO_VAUX18_CK_SW_MODE_ADDR                 MT6368_LDO_VAUX18_CON2
#define MT6368_PMIC_RG_LDO_VAUX18_CK_SW_MODE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VAUX18_CK_SW_MODE_SHIFT                7
#define MT6368_PMIC_RG_LDO_VAUX18_B_STB_FORCE_ADDR                MT6368_LDO_VAUX18_TEST_CON0
#define MT6368_PMIC_RG_LDO_VAUX18_B_STB_FORCE_MASK                0x1
#define MT6368_PMIC_RG_LDO_VAUX18_B_STB_FORCE_SHIFT               4
#define MT6368_PMIC_RG_LDO_VAUX18_L_STB_FORCE_ADDR                MT6368_LDO_VAUX18_TEST_CON0
#define MT6368_PMIC_RG_LDO_VAUX18_L_STB_FORCE_MASK                0x1
#define MT6368_PMIC_RG_LDO_VAUX18_L_STB_FORCE_SHIFT               5
#define MT6368_PMIC_DA_VAUX18_B_EN_ADDR                           MT6368_LDO_VAUX18_MON
#define MT6368_PMIC_DA_VAUX18_B_EN_MASK                           0x1
#define MT6368_PMIC_DA_VAUX18_B_EN_SHIFT                          0
#define MT6368_PMIC_DA_VAUX18_B_STB_ADDR                          MT6368_LDO_VAUX18_MON
#define MT6368_PMIC_DA_VAUX18_B_STB_MASK                          0x1
#define MT6368_PMIC_DA_VAUX18_B_STB_SHIFT                         1
#define MT6368_PMIC_DA_VAUX18_B_LP_ADDR                           MT6368_LDO_VAUX18_MON
#define MT6368_PMIC_DA_VAUX18_B_LP_MASK                           0x1
#define MT6368_PMIC_DA_VAUX18_B_LP_SHIFT                          2
#define MT6368_PMIC_DA_VAUX18_L_EN_ADDR                           MT6368_LDO_VAUX18_MON
#define MT6368_PMIC_DA_VAUX18_L_EN_MASK                           0x1
#define MT6368_PMIC_DA_VAUX18_L_EN_SHIFT                          3
#define MT6368_PMIC_DA_VAUX18_L_STB_ADDR                          MT6368_LDO_VAUX18_MON
#define MT6368_PMIC_DA_VAUX18_L_STB_MASK                          0x1
#define MT6368_PMIC_DA_VAUX18_L_STB_SHIFT                         4
#define MT6368_PMIC_DA_VAUX18_OCFB_EN_ADDR                        MT6368_LDO_VAUX18_MON
#define MT6368_PMIC_DA_VAUX18_OCFB_EN_MASK                        0x1
#define MT6368_PMIC_DA_VAUX18_OCFB_EN_SHIFT                       5
#define MT6368_PMIC_DA_VAUX18_DUMMY_LOAD_ADDR                     MT6368_LDO_VAUX18_MON
#define MT6368_PMIC_DA_VAUX18_DUMMY_LOAD_MASK                     0x3
#define MT6368_PMIC_DA_VAUX18_DUMMY_LOAD_SHIFT                    6
#define MT6368_PMIC_RG_LDO_VAUX18_RC0_OP_EN_ADDR                  MT6368_LDO_VAUX18_OP_EN0
#define MT6368_PMIC_RG_LDO_VAUX18_RC0_OP_EN_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VAUX18_RC0_OP_EN_SHIFT                 0
#define MT6368_PMIC_RG_LDO_VAUX18_RC1_OP_EN_ADDR                  MT6368_LDO_VAUX18_OP_EN0
#define MT6368_PMIC_RG_LDO_VAUX18_RC1_OP_EN_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VAUX18_RC1_OP_EN_SHIFT                 1
#define MT6368_PMIC_RG_LDO_VAUX18_RC2_OP_EN_ADDR                  MT6368_LDO_VAUX18_OP_EN0
#define MT6368_PMIC_RG_LDO_VAUX18_RC2_OP_EN_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VAUX18_RC2_OP_EN_SHIFT                 2
#define MT6368_PMIC_RG_LDO_VAUX18_RC3_OP_EN_ADDR                  MT6368_LDO_VAUX18_OP_EN0
#define MT6368_PMIC_RG_LDO_VAUX18_RC3_OP_EN_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VAUX18_RC3_OP_EN_SHIFT                 3
#define MT6368_PMIC_RG_LDO_VAUX18_RC4_OP_EN_ADDR                  MT6368_LDO_VAUX18_OP_EN0
#define MT6368_PMIC_RG_LDO_VAUX18_RC4_OP_EN_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VAUX18_RC4_OP_EN_SHIFT                 4
#define MT6368_PMIC_RG_LDO_VAUX18_RC5_OP_EN_ADDR                  MT6368_LDO_VAUX18_OP_EN0
#define MT6368_PMIC_RG_LDO_VAUX18_RC5_OP_EN_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VAUX18_RC5_OP_EN_SHIFT                 5
#define MT6368_PMIC_RG_LDO_VAUX18_RC6_OP_EN_ADDR                  MT6368_LDO_VAUX18_OP_EN0
#define MT6368_PMIC_RG_LDO_VAUX18_RC6_OP_EN_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VAUX18_RC6_OP_EN_SHIFT                 6
#define MT6368_PMIC_RG_LDO_VAUX18_RC7_OP_EN_ADDR                  MT6368_LDO_VAUX18_OP_EN0
#define MT6368_PMIC_RG_LDO_VAUX18_RC7_OP_EN_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VAUX18_RC7_OP_EN_SHIFT                 7
#define MT6368_PMIC_RG_LDO_VAUX18_RC8_OP_EN_ADDR                  MT6368_LDO_VAUX18_OP_EN1
#define MT6368_PMIC_RG_LDO_VAUX18_RC8_OP_EN_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VAUX18_RC8_OP_EN_SHIFT                 0
#define MT6368_PMIC_RG_LDO_VAUX18_RC9_OP_EN_ADDR                  MT6368_LDO_VAUX18_OP_EN1
#define MT6368_PMIC_RG_LDO_VAUX18_RC9_OP_EN_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VAUX18_RC9_OP_EN_SHIFT                 1
#define MT6368_PMIC_RG_LDO_VAUX18_RC10_OP_EN_ADDR                 MT6368_LDO_VAUX18_OP_EN1
#define MT6368_PMIC_RG_LDO_VAUX18_RC10_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VAUX18_RC10_OP_EN_SHIFT                2
#define MT6368_PMIC_RG_LDO_VAUX18_RC11_OP_EN_ADDR                 MT6368_LDO_VAUX18_OP_EN1
#define MT6368_PMIC_RG_LDO_VAUX18_RC11_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VAUX18_RC11_OP_EN_SHIFT                3
#define MT6368_PMIC_RG_LDO_VAUX18_RC12_OP_EN_ADDR                 MT6368_LDO_VAUX18_OP_EN1
#define MT6368_PMIC_RG_LDO_VAUX18_RC12_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VAUX18_RC12_OP_EN_SHIFT                4
#define MT6368_PMIC_RG_LDO_VAUX18_RC13_OP_EN_ADDR                 MT6368_LDO_VAUX18_OP_EN1
#define MT6368_PMIC_RG_LDO_VAUX18_RC13_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VAUX18_RC13_OP_EN_SHIFT                5
#define MT6368_PMIC_RG_LDO_VAUX18_HW0_OP_EN_ADDR                  MT6368_LDO_VAUX18_OP_EN2
#define MT6368_PMIC_RG_LDO_VAUX18_HW0_OP_EN_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VAUX18_HW0_OP_EN_SHIFT                 0
#define MT6368_PMIC_RG_LDO_VAUX18_HW1_OP_EN_ADDR                  MT6368_LDO_VAUX18_OP_EN2
#define MT6368_PMIC_RG_LDO_VAUX18_HW1_OP_EN_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VAUX18_HW1_OP_EN_SHIFT                 1
#define MT6368_PMIC_RG_LDO_VAUX18_HW2_OP_EN_ADDR                  MT6368_LDO_VAUX18_OP_EN2
#define MT6368_PMIC_RG_LDO_VAUX18_HW2_OP_EN_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VAUX18_HW2_OP_EN_SHIFT                 2
#define MT6368_PMIC_RG_LDO_VAUX18_HW3_OP_EN_ADDR                  MT6368_LDO_VAUX18_OP_EN2
#define MT6368_PMIC_RG_LDO_VAUX18_HW3_OP_EN_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VAUX18_HW3_OP_EN_SHIFT                 3
#define MT6368_PMIC_RG_LDO_VAUX18_HW4_OP_EN_ADDR                  MT6368_LDO_VAUX18_OP_EN2
#define MT6368_PMIC_RG_LDO_VAUX18_HW4_OP_EN_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VAUX18_HW4_OP_EN_SHIFT                 4
#define MT6368_PMIC_RG_LDO_VAUX18_HW5_OP_EN_ADDR                  MT6368_LDO_VAUX18_OP_EN2
#define MT6368_PMIC_RG_LDO_VAUX18_HW5_OP_EN_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VAUX18_HW5_OP_EN_SHIFT                 5
#define MT6368_PMIC_RG_LDO_VAUX18_HW6_OP_EN_ADDR                  MT6368_LDO_VAUX18_OP_EN2
#define MT6368_PMIC_RG_LDO_VAUX18_HW6_OP_EN_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VAUX18_HW6_OP_EN_SHIFT                 6
#define MT6368_PMIC_RG_LDO_VAUX18_SW_OP_EN_ADDR                   MT6368_LDO_VAUX18_OP_EN2
#define MT6368_PMIC_RG_LDO_VAUX18_SW_OP_EN_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VAUX18_SW_OP_EN_SHIFT                  7
#define MT6368_PMIC_RG_LDO_VAUX18_RC0_OP_CFG_ADDR                 MT6368_LDO_VAUX18_OP_CFG0
#define MT6368_PMIC_RG_LDO_VAUX18_RC0_OP_CFG_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VAUX18_RC0_OP_CFG_SHIFT                0
#define MT6368_PMIC_RG_LDO_VAUX18_RC1_OP_CFG_ADDR                 MT6368_LDO_VAUX18_OP_CFG0
#define MT6368_PMIC_RG_LDO_VAUX18_RC1_OP_CFG_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VAUX18_RC1_OP_CFG_SHIFT                1
#define MT6368_PMIC_RG_LDO_VAUX18_RC2_OP_CFG_ADDR                 MT6368_LDO_VAUX18_OP_CFG0
#define MT6368_PMIC_RG_LDO_VAUX18_RC2_OP_CFG_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VAUX18_RC2_OP_CFG_SHIFT                2
#define MT6368_PMIC_RG_LDO_VAUX18_RC3_OP_CFG_ADDR                 MT6368_LDO_VAUX18_OP_CFG0
#define MT6368_PMIC_RG_LDO_VAUX18_RC3_OP_CFG_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VAUX18_RC3_OP_CFG_SHIFT                3
#define MT6368_PMIC_RG_LDO_VAUX18_RC4_OP_CFG_ADDR                 MT6368_LDO_VAUX18_OP_CFG0
#define MT6368_PMIC_RG_LDO_VAUX18_RC4_OP_CFG_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VAUX18_RC4_OP_CFG_SHIFT                4
#define MT6368_PMIC_RG_LDO_VAUX18_RC5_OP_CFG_ADDR                 MT6368_LDO_VAUX18_OP_CFG0
#define MT6368_PMIC_RG_LDO_VAUX18_RC5_OP_CFG_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VAUX18_RC5_OP_CFG_SHIFT                5
#define MT6368_PMIC_RG_LDO_VAUX18_RC6_OP_CFG_ADDR                 MT6368_LDO_VAUX18_OP_CFG0
#define MT6368_PMIC_RG_LDO_VAUX18_RC6_OP_CFG_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VAUX18_RC6_OP_CFG_SHIFT                6
#define MT6368_PMIC_RG_LDO_VAUX18_RC7_OP_CFG_ADDR                 MT6368_LDO_VAUX18_OP_CFG0
#define MT6368_PMIC_RG_LDO_VAUX18_RC7_OP_CFG_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VAUX18_RC7_OP_CFG_SHIFT                7
#define MT6368_PMIC_RG_LDO_VAUX18_RC8_OP_CFG_ADDR                 MT6368_LDO_VAUX18_OP_CFG1
#define MT6368_PMIC_RG_LDO_VAUX18_RC8_OP_CFG_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VAUX18_RC8_OP_CFG_SHIFT                0
#define MT6368_PMIC_RG_LDO_VAUX18_RC9_OP_CFG_ADDR                 MT6368_LDO_VAUX18_OP_CFG1
#define MT6368_PMIC_RG_LDO_VAUX18_RC9_OP_CFG_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VAUX18_RC9_OP_CFG_SHIFT                1
#define MT6368_PMIC_RG_LDO_VAUX18_RC10_OP_CFG_ADDR                MT6368_LDO_VAUX18_OP_CFG1
#define MT6368_PMIC_RG_LDO_VAUX18_RC10_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_LDO_VAUX18_RC10_OP_CFG_SHIFT               2
#define MT6368_PMIC_RG_LDO_VAUX18_RC11_OP_CFG_ADDR                MT6368_LDO_VAUX18_OP_CFG1
#define MT6368_PMIC_RG_LDO_VAUX18_RC11_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_LDO_VAUX18_RC11_OP_CFG_SHIFT               3
#define MT6368_PMIC_RG_LDO_VAUX18_RC12_OP_CFG_ADDR                MT6368_LDO_VAUX18_OP_CFG1
#define MT6368_PMIC_RG_LDO_VAUX18_RC12_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_LDO_VAUX18_RC12_OP_CFG_SHIFT               4
#define MT6368_PMIC_RG_LDO_VAUX18_RC13_OP_CFG_ADDR                MT6368_LDO_VAUX18_OP_CFG1
#define MT6368_PMIC_RG_LDO_VAUX18_RC13_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_LDO_VAUX18_RC13_OP_CFG_SHIFT               5
#define MT6368_PMIC_RG_LDO_VAUX18_HW0_OP_CFG_ADDR                 MT6368_LDO_VAUX18_OP_CFG2
#define MT6368_PMIC_RG_LDO_VAUX18_HW0_OP_CFG_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VAUX18_HW0_OP_CFG_SHIFT                0
#define MT6368_PMIC_RG_LDO_VAUX18_HW1_OP_CFG_ADDR                 MT6368_LDO_VAUX18_OP_CFG2
#define MT6368_PMIC_RG_LDO_VAUX18_HW1_OP_CFG_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VAUX18_HW1_OP_CFG_SHIFT                1
#define MT6368_PMIC_RG_LDO_VAUX18_HW2_OP_CFG_ADDR                 MT6368_LDO_VAUX18_OP_CFG2
#define MT6368_PMIC_RG_LDO_VAUX18_HW2_OP_CFG_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VAUX18_HW2_OP_CFG_SHIFT                2
#define MT6368_PMIC_RG_LDO_VAUX18_HW3_OP_CFG_ADDR                 MT6368_LDO_VAUX18_OP_CFG2
#define MT6368_PMIC_RG_LDO_VAUX18_HW3_OP_CFG_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VAUX18_HW3_OP_CFG_SHIFT                3
#define MT6368_PMIC_RG_LDO_VAUX18_HW4_OP_CFG_ADDR                 MT6368_LDO_VAUX18_OP_CFG2
#define MT6368_PMIC_RG_LDO_VAUX18_HW4_OP_CFG_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VAUX18_HW4_OP_CFG_SHIFT                4
#define MT6368_PMIC_RG_LDO_VAUX18_HW5_OP_CFG_ADDR                 MT6368_LDO_VAUX18_OP_CFG2
#define MT6368_PMIC_RG_LDO_VAUX18_HW5_OP_CFG_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VAUX18_HW5_OP_CFG_SHIFT                5
#define MT6368_PMIC_RG_LDO_VAUX18_HW6_OP_CFG_ADDR                 MT6368_LDO_VAUX18_OP_CFG2
#define MT6368_PMIC_RG_LDO_VAUX18_HW6_OP_CFG_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VAUX18_HW6_OP_CFG_SHIFT                6
#define MT6368_PMIC_RG_LDO_VAUX18_SW_OP_CFG_ADDR                  MT6368_LDO_VAUX18_OP_CFG2
#define MT6368_PMIC_RG_LDO_VAUX18_SW_OP_CFG_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VAUX18_SW_OP_CFG_SHIFT                 7
#define MT6368_PMIC_RG_LDO_VAUX18_RC0_OP_MODE_ADDR                MT6368_LDO_VAUX18_OP_MODE0
#define MT6368_PMIC_RG_LDO_VAUX18_RC0_OP_MODE_MASK                0x1
#define MT6368_PMIC_RG_LDO_VAUX18_RC0_OP_MODE_SHIFT               0
#define MT6368_PMIC_RG_LDO_VAUX18_RC1_OP_MODE_ADDR                MT6368_LDO_VAUX18_OP_MODE0
#define MT6368_PMIC_RG_LDO_VAUX18_RC1_OP_MODE_MASK                0x1
#define MT6368_PMIC_RG_LDO_VAUX18_RC1_OP_MODE_SHIFT               1
#define MT6368_PMIC_RG_LDO_VAUX18_RC2_OP_MODE_ADDR                MT6368_LDO_VAUX18_OP_MODE0
#define MT6368_PMIC_RG_LDO_VAUX18_RC2_OP_MODE_MASK                0x1
#define MT6368_PMIC_RG_LDO_VAUX18_RC2_OP_MODE_SHIFT               2
#define MT6368_PMIC_RG_LDO_VAUX18_RC3_OP_MODE_ADDR                MT6368_LDO_VAUX18_OP_MODE0
#define MT6368_PMIC_RG_LDO_VAUX18_RC3_OP_MODE_MASK                0x1
#define MT6368_PMIC_RG_LDO_VAUX18_RC3_OP_MODE_SHIFT               3
#define MT6368_PMIC_RG_LDO_VAUX18_RC4_OP_MODE_ADDR                MT6368_LDO_VAUX18_OP_MODE0
#define MT6368_PMIC_RG_LDO_VAUX18_RC4_OP_MODE_MASK                0x1
#define MT6368_PMIC_RG_LDO_VAUX18_RC4_OP_MODE_SHIFT               4
#define MT6368_PMIC_RG_LDO_VAUX18_RC5_OP_MODE_ADDR                MT6368_LDO_VAUX18_OP_MODE0
#define MT6368_PMIC_RG_LDO_VAUX18_RC5_OP_MODE_MASK                0x1
#define MT6368_PMIC_RG_LDO_VAUX18_RC5_OP_MODE_SHIFT               5
#define MT6368_PMIC_RG_LDO_VAUX18_RC6_OP_MODE_ADDR                MT6368_LDO_VAUX18_OP_MODE0
#define MT6368_PMIC_RG_LDO_VAUX18_RC6_OP_MODE_MASK                0x1
#define MT6368_PMIC_RG_LDO_VAUX18_RC6_OP_MODE_SHIFT               6
#define MT6368_PMIC_RG_LDO_VAUX18_RC7_OP_MODE_ADDR                MT6368_LDO_VAUX18_OP_MODE0
#define MT6368_PMIC_RG_LDO_VAUX18_RC7_OP_MODE_MASK                0x1
#define MT6368_PMIC_RG_LDO_VAUX18_RC7_OP_MODE_SHIFT               7
#define MT6368_PMIC_RG_LDO_VAUX18_RC8_OP_MODE_ADDR                MT6368_LDO_VAUX18_OP_MODE1
#define MT6368_PMIC_RG_LDO_VAUX18_RC8_OP_MODE_MASK                0x1
#define MT6368_PMIC_RG_LDO_VAUX18_RC8_OP_MODE_SHIFT               0
#define MT6368_PMIC_RG_LDO_VAUX18_RC9_OP_MODE_ADDR                MT6368_LDO_VAUX18_OP_MODE1
#define MT6368_PMIC_RG_LDO_VAUX18_RC9_OP_MODE_MASK                0x1
#define MT6368_PMIC_RG_LDO_VAUX18_RC9_OP_MODE_SHIFT               1
#define MT6368_PMIC_RG_LDO_VAUX18_RC10_OP_MODE_ADDR               MT6368_LDO_VAUX18_OP_MODE1
#define MT6368_PMIC_RG_LDO_VAUX18_RC10_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_LDO_VAUX18_RC10_OP_MODE_SHIFT              2
#define MT6368_PMIC_RG_LDO_VAUX18_RC11_OP_MODE_ADDR               MT6368_LDO_VAUX18_OP_MODE1
#define MT6368_PMIC_RG_LDO_VAUX18_RC11_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_LDO_VAUX18_RC11_OP_MODE_SHIFT              3
#define MT6368_PMIC_RG_LDO_VAUX18_RC12_OP_MODE_ADDR               MT6368_LDO_VAUX18_OP_MODE1
#define MT6368_PMIC_RG_LDO_VAUX18_RC12_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_LDO_VAUX18_RC12_OP_MODE_SHIFT              4
#define MT6368_PMIC_RG_LDO_VAUX18_RC13_OP_MODE_ADDR               MT6368_LDO_VAUX18_OP_MODE1
#define MT6368_PMIC_RG_LDO_VAUX18_RC13_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_LDO_VAUX18_RC13_OP_MODE_SHIFT              5
#define MT6368_PMIC_RG_LDO_VAUX18_HW0_OP_MODE_ADDR                MT6368_LDO_VAUX18_OP_MODE2
#define MT6368_PMIC_RG_LDO_VAUX18_HW0_OP_MODE_MASK                0x1
#define MT6368_PMIC_RG_LDO_VAUX18_HW0_OP_MODE_SHIFT               0
#define MT6368_PMIC_RG_LDO_VAUX18_HW1_OP_MODE_ADDR                MT6368_LDO_VAUX18_OP_MODE2
#define MT6368_PMIC_RG_LDO_VAUX18_HW1_OP_MODE_MASK                0x1
#define MT6368_PMIC_RG_LDO_VAUX18_HW1_OP_MODE_SHIFT               1
#define MT6368_PMIC_RG_LDO_VAUX18_HW2_OP_MODE_ADDR                MT6368_LDO_VAUX18_OP_MODE2
#define MT6368_PMIC_RG_LDO_VAUX18_HW2_OP_MODE_MASK                0x1
#define MT6368_PMIC_RG_LDO_VAUX18_HW2_OP_MODE_SHIFT               2
#define MT6368_PMIC_RG_LDO_VAUX18_HW3_OP_MODE_ADDR                MT6368_LDO_VAUX18_OP_MODE2
#define MT6368_PMIC_RG_LDO_VAUX18_HW3_OP_MODE_MASK                0x1
#define MT6368_PMIC_RG_LDO_VAUX18_HW3_OP_MODE_SHIFT               3
#define MT6368_PMIC_RG_LDO_VAUX18_HW4_OP_MODE_ADDR                MT6368_LDO_VAUX18_OP_MODE2
#define MT6368_PMIC_RG_LDO_VAUX18_HW4_OP_MODE_MASK                0x1
#define MT6368_PMIC_RG_LDO_VAUX18_HW4_OP_MODE_SHIFT               4
#define MT6368_PMIC_RG_LDO_VAUX18_HW5_OP_MODE_ADDR                MT6368_LDO_VAUX18_OP_MODE2
#define MT6368_PMIC_RG_LDO_VAUX18_HW5_OP_MODE_MASK                0x1
#define MT6368_PMIC_RG_LDO_VAUX18_HW5_OP_MODE_SHIFT               5
#define MT6368_PMIC_RG_LDO_VAUX18_HW6_OP_MODE_ADDR                MT6368_LDO_VAUX18_OP_MODE2
#define MT6368_PMIC_RG_LDO_VAUX18_HW6_OP_MODE_MASK                0x1
#define MT6368_PMIC_RG_LDO_VAUX18_HW6_OP_MODE_SHIFT               6
#define MT6368_PMIC_LDO_GNR1_ANA_ID_ADDR                          MT6368_LDO_GNR1_ANA_ID
#define MT6368_PMIC_LDO_GNR1_ANA_ID_MASK                          0xFF
#define MT6368_PMIC_LDO_GNR1_ANA_ID_SHIFT                         0
#define MT6368_PMIC_LDO_GNR1_DIG_ID_ADDR                          MT6368_LDO_GNR1_DIG_ID
#define MT6368_PMIC_LDO_GNR1_DIG_ID_MASK                          0xFF
#define MT6368_PMIC_LDO_GNR1_DIG_ID_SHIFT                         0
#define MT6368_PMIC_LDO_GNR1_ANA_MINOR_REV_ADDR                   MT6368_LDO_GNR1_ANA_REV
#define MT6368_PMIC_LDO_GNR1_ANA_MINOR_REV_MASK                   0xF
#define MT6368_PMIC_LDO_GNR1_ANA_MINOR_REV_SHIFT                  0
#define MT6368_PMIC_LDO_GNR1_ANA_MAJOR_REV_ADDR                   MT6368_LDO_GNR1_ANA_REV
#define MT6368_PMIC_LDO_GNR1_ANA_MAJOR_REV_MASK                   0xF
#define MT6368_PMIC_LDO_GNR1_ANA_MAJOR_REV_SHIFT                  4
#define MT6368_PMIC_LDO_GNR1_DIG_MINOR_REV_ADDR                   MT6368_LDO_GNR1_DIG_REV
#define MT6368_PMIC_LDO_GNR1_DIG_MINOR_REV_MASK                   0xF
#define MT6368_PMIC_LDO_GNR1_DIG_MINOR_REV_SHIFT                  0
#define MT6368_PMIC_LDO_GNR1_DIG_MAJOR_REV_ADDR                   MT6368_LDO_GNR1_DIG_REV
#define MT6368_PMIC_LDO_GNR1_DIG_MAJOR_REV_MASK                   0xF
#define MT6368_PMIC_LDO_GNR1_DIG_MAJOR_REV_SHIFT                  4
#define MT6368_PMIC_LDO_GNR1_DSN_CBS_ADDR                         MT6368_LDO_GNR1_DSN_DBI
#define MT6368_PMIC_LDO_GNR1_DSN_CBS_MASK                         0x3
#define MT6368_PMIC_LDO_GNR1_DSN_CBS_SHIFT                        0
#define MT6368_PMIC_LDO_GNR1_DSN_BIX_ADDR                         MT6368_LDO_GNR1_DSN_DBI
#define MT6368_PMIC_LDO_GNR1_DSN_BIX_MASK                         0x3
#define MT6368_PMIC_LDO_GNR1_DSN_BIX_SHIFT                        2
#define MT6368_PMIC_LDO_GNR1_DSN_ESP_ADDR                         MT6368_LDO_GNR1_DSN_ESP
#define MT6368_PMIC_LDO_GNR1_DSN_ESP_MASK                         0xFF
#define MT6368_PMIC_LDO_GNR1_DSN_ESP_SHIFT                        0
#define MT6368_PMIC_LDO_GNR1_DSN_FPI_ADDR                         MT6368_LDO_GNR1_DSN_DXI
#define MT6368_PMIC_LDO_GNR1_DSN_FPI_MASK                         0xFF
#define MT6368_PMIC_LDO_GNR1_DSN_FPI_SHIFT                        0
#define MT6368_PMIC_RG_LDO_VRF13_AIF_EN_ADDR                      MT6368_LDO_VRF13_AIF_CON0
#define MT6368_PMIC_RG_LDO_VRF13_AIF_EN_MASK                      0x1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_EN_SHIFT                     0
#define MT6368_PMIC_RG_LDO_VRF13_AIF_LP_ADDR                      MT6368_LDO_VRF13_AIF_CON0
#define MT6368_PMIC_RG_LDO_VRF13_AIF_LP_MASK                      0x1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_LP_SHIFT                     1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_STBTD_ADDR                   MT6368_LDO_VRF13_AIF_CON1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_STBTD_MASK                   0x3
#define MT6368_PMIC_RG_LDO_VRF13_AIF_STBTD_SHIFT                  0
#define MT6368_PMIC_RG_LDO_VRF13_AIF_ULP_ADDR                     MT6368_LDO_VRF13_AIF_CON1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_ULP_MASK                     0x1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_ULP_SHIFT                    2
#define MT6368_PMIC_RG_LDO_VRF13_AIF_ONLV_EN_ADDR                 MT6368_LDO_VRF13_AIF_CON1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_ONLV_EN_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_ONLV_EN_SHIFT                3
#define MT6368_PMIC_RG_LDO_VRF13_AIF_OCFB_EN_ADDR                 MT6368_LDO_VRF13_AIF_CON1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_OCFB_EN_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_OCFB_EN_SHIFT                4
#define MT6368_PMIC_RG_LDO_VRF13_AIF_OC_MODE_ADDR                 MT6368_LDO_VRF13_AIF_CON1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_OC_MODE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_OC_MODE_SHIFT                5
#define MT6368_PMIC_RG_LDO_VRF13_AIF_OC_TSEL_ADDR                 MT6368_LDO_VRF13_AIF_CON1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_OC_TSEL_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_OC_TSEL_SHIFT                6
#define MT6368_PMIC_RG_LDO_VRF13_AIF_DUMMY_LOAD_ADDR              MT6368_LDO_VRF13_AIF_CON2
#define MT6368_PMIC_RG_LDO_VRF13_AIF_DUMMY_LOAD_MASK              0x3
#define MT6368_PMIC_RG_LDO_VRF13_AIF_DUMMY_LOAD_SHIFT             0
#define MT6368_PMIC_RG_LDO_VRF13_AIF_STB_26M_CKEN_EN_ADDR         MT6368_LDO_VRF13_AIF_CON2
#define MT6368_PMIC_RG_LDO_VRF13_AIF_STB_26M_CKEN_EN_MASK         0x1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_STB_26M_CKEN_EN_SHIFT        6
#define MT6368_PMIC_RG_LDO_VRF13_AIF_CK_SW_MODE_ADDR              MT6368_LDO_VRF13_AIF_CON2
#define MT6368_PMIC_RG_LDO_VRF13_AIF_CK_SW_MODE_MASK              0x1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_CK_SW_MODE_SHIFT             7
#define MT6368_PMIC_RG_LDO_VRF13_AIF_B_STB_FORCE_ADDR             MT6368_LDO_VRF13_AIF_TEST_CON0
#define MT6368_PMIC_RG_LDO_VRF13_AIF_B_STB_FORCE_MASK             0x1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_B_STB_FORCE_SHIFT            4
#define MT6368_PMIC_RG_LDO_VRF13_AIF_L_STB_FORCE_ADDR             MT6368_LDO_VRF13_AIF_TEST_CON0
#define MT6368_PMIC_RG_LDO_VRF13_AIF_L_STB_FORCE_MASK             0x1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_L_STB_FORCE_SHIFT            5
#define MT6368_PMIC_DA_VRF13_AIF_B_EN_ADDR                        MT6368_LDO_VRF13_AIF_MON
#define MT6368_PMIC_DA_VRF13_AIF_B_EN_MASK                        0x1
#define MT6368_PMIC_DA_VRF13_AIF_B_EN_SHIFT                       0
#define MT6368_PMIC_DA_VRF13_AIF_B_STB_ADDR                       MT6368_LDO_VRF13_AIF_MON
#define MT6368_PMIC_DA_VRF13_AIF_B_STB_MASK                       0x1
#define MT6368_PMIC_DA_VRF13_AIF_B_STB_SHIFT                      1
#define MT6368_PMIC_DA_VRF13_AIF_B_LP_ADDR                        MT6368_LDO_VRF13_AIF_MON
#define MT6368_PMIC_DA_VRF13_AIF_B_LP_MASK                        0x1
#define MT6368_PMIC_DA_VRF13_AIF_B_LP_SHIFT                       2
#define MT6368_PMIC_DA_VRF13_AIF_L_EN_ADDR                        MT6368_LDO_VRF13_AIF_MON
#define MT6368_PMIC_DA_VRF13_AIF_L_EN_MASK                        0x1
#define MT6368_PMIC_DA_VRF13_AIF_L_EN_SHIFT                       3
#define MT6368_PMIC_DA_VRF13_AIF_L_STB_ADDR                       MT6368_LDO_VRF13_AIF_MON
#define MT6368_PMIC_DA_VRF13_AIF_L_STB_MASK                       0x1
#define MT6368_PMIC_DA_VRF13_AIF_L_STB_SHIFT                      4
#define MT6368_PMIC_DA_VRF13_AIF_OCFB_EN_ADDR                     MT6368_LDO_VRF13_AIF_MON
#define MT6368_PMIC_DA_VRF13_AIF_OCFB_EN_MASK                     0x1
#define MT6368_PMIC_DA_VRF13_AIF_OCFB_EN_SHIFT                    5
#define MT6368_PMIC_DA_VRF13_AIF_DUMMY_LOAD_ADDR                  MT6368_LDO_VRF13_AIF_MON
#define MT6368_PMIC_DA_VRF13_AIF_DUMMY_LOAD_MASK                  0x3
#define MT6368_PMIC_DA_VRF13_AIF_DUMMY_LOAD_SHIFT                 6
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC0_OP_EN_ADDR               MT6368_LDO_VRF13_AIF_OP_EN0
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC0_OP_EN_MASK               0x1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC0_OP_EN_SHIFT              0
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC1_OP_EN_ADDR               MT6368_LDO_VRF13_AIF_OP_EN0
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC1_OP_EN_MASK               0x1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC1_OP_EN_SHIFT              1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC2_OP_EN_ADDR               MT6368_LDO_VRF13_AIF_OP_EN0
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC2_OP_EN_MASK               0x1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC2_OP_EN_SHIFT              2
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC3_OP_EN_ADDR               MT6368_LDO_VRF13_AIF_OP_EN0
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC3_OP_EN_MASK               0x1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC3_OP_EN_SHIFT              3
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC4_OP_EN_ADDR               MT6368_LDO_VRF13_AIF_OP_EN0
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC4_OP_EN_MASK               0x1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC4_OP_EN_SHIFT              4
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC5_OP_EN_ADDR               MT6368_LDO_VRF13_AIF_OP_EN0
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC5_OP_EN_MASK               0x1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC5_OP_EN_SHIFT              5
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC6_OP_EN_ADDR               MT6368_LDO_VRF13_AIF_OP_EN0
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC6_OP_EN_MASK               0x1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC6_OP_EN_SHIFT              6
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC7_OP_EN_ADDR               MT6368_LDO_VRF13_AIF_OP_EN0
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC7_OP_EN_MASK               0x1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC7_OP_EN_SHIFT              7
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC8_OP_EN_ADDR               MT6368_LDO_VRF13_AIF_OP_EN1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC8_OP_EN_MASK               0x1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC8_OP_EN_SHIFT              0
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC9_OP_EN_ADDR               MT6368_LDO_VRF13_AIF_OP_EN1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC9_OP_EN_MASK               0x1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC9_OP_EN_SHIFT              1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC10_OP_EN_ADDR              MT6368_LDO_VRF13_AIF_OP_EN1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC10_OP_EN_MASK              0x1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC10_OP_EN_SHIFT             2
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC11_OP_EN_ADDR              MT6368_LDO_VRF13_AIF_OP_EN1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC11_OP_EN_MASK              0x1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC11_OP_EN_SHIFT             3
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC12_OP_EN_ADDR              MT6368_LDO_VRF13_AIF_OP_EN1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC12_OP_EN_MASK              0x1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC12_OP_EN_SHIFT             4
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC13_OP_EN_ADDR              MT6368_LDO_VRF13_AIF_OP_EN1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC13_OP_EN_MASK              0x1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC13_OP_EN_SHIFT             5
#define MT6368_PMIC_RG_LDO_VRF13_AIF_HW0_OP_EN_ADDR               MT6368_LDO_VRF13_AIF_OP_EN2
#define MT6368_PMIC_RG_LDO_VRF13_AIF_HW0_OP_EN_MASK               0x1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_HW0_OP_EN_SHIFT              0
#define MT6368_PMIC_RG_LDO_VRF13_AIF_HW1_OP_EN_ADDR               MT6368_LDO_VRF13_AIF_OP_EN2
#define MT6368_PMIC_RG_LDO_VRF13_AIF_HW1_OP_EN_MASK               0x1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_HW1_OP_EN_SHIFT              1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_HW2_OP_EN_ADDR               MT6368_LDO_VRF13_AIF_OP_EN2
#define MT6368_PMIC_RG_LDO_VRF13_AIF_HW2_OP_EN_MASK               0x1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_HW2_OP_EN_SHIFT              2
#define MT6368_PMIC_RG_LDO_VRF13_AIF_HW3_OP_EN_ADDR               MT6368_LDO_VRF13_AIF_OP_EN2
#define MT6368_PMIC_RG_LDO_VRF13_AIF_HW3_OP_EN_MASK               0x1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_HW3_OP_EN_SHIFT              3
#define MT6368_PMIC_RG_LDO_VRF13_AIF_HW4_OP_EN_ADDR               MT6368_LDO_VRF13_AIF_OP_EN2
#define MT6368_PMIC_RG_LDO_VRF13_AIF_HW4_OP_EN_MASK               0x1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_HW4_OP_EN_SHIFT              4
#define MT6368_PMIC_RG_LDO_VRF13_AIF_HW5_OP_EN_ADDR               MT6368_LDO_VRF13_AIF_OP_EN2
#define MT6368_PMIC_RG_LDO_VRF13_AIF_HW5_OP_EN_MASK               0x1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_HW5_OP_EN_SHIFT              5
#define MT6368_PMIC_RG_LDO_VRF13_AIF_HW6_OP_EN_ADDR               MT6368_LDO_VRF13_AIF_OP_EN2
#define MT6368_PMIC_RG_LDO_VRF13_AIF_HW6_OP_EN_MASK               0x1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_HW6_OP_EN_SHIFT              6
#define MT6368_PMIC_RG_LDO_VRF13_AIF_SW_OP_EN_ADDR                MT6368_LDO_VRF13_AIF_OP_EN2
#define MT6368_PMIC_RG_LDO_VRF13_AIF_SW_OP_EN_MASK                0x1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_SW_OP_EN_SHIFT               7
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC0_OP_CFG_ADDR              MT6368_LDO_VRF13_AIF_OP_CFG0
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC0_OP_CFG_MASK              0x1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC0_OP_CFG_SHIFT             0
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC1_OP_CFG_ADDR              MT6368_LDO_VRF13_AIF_OP_CFG0
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC1_OP_CFG_MASK              0x1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC1_OP_CFG_SHIFT             1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC2_OP_CFG_ADDR              MT6368_LDO_VRF13_AIF_OP_CFG0
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC2_OP_CFG_MASK              0x1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC2_OP_CFG_SHIFT             2
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC3_OP_CFG_ADDR              MT6368_LDO_VRF13_AIF_OP_CFG0
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC3_OP_CFG_MASK              0x1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC3_OP_CFG_SHIFT             3
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC4_OP_CFG_ADDR              MT6368_LDO_VRF13_AIF_OP_CFG0
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC4_OP_CFG_MASK              0x1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC4_OP_CFG_SHIFT             4
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC5_OP_CFG_ADDR              MT6368_LDO_VRF13_AIF_OP_CFG0
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC5_OP_CFG_MASK              0x1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC5_OP_CFG_SHIFT             5
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC6_OP_CFG_ADDR              MT6368_LDO_VRF13_AIF_OP_CFG0
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC6_OP_CFG_MASK              0x1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC6_OP_CFG_SHIFT             6
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC7_OP_CFG_ADDR              MT6368_LDO_VRF13_AIF_OP_CFG0
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC7_OP_CFG_MASK              0x1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC7_OP_CFG_SHIFT             7
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC8_OP_CFG_ADDR              MT6368_LDO_VRF13_AIF_OP_CFG1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC8_OP_CFG_MASK              0x1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC8_OP_CFG_SHIFT             0
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC9_OP_CFG_ADDR              MT6368_LDO_VRF13_AIF_OP_CFG1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC9_OP_CFG_MASK              0x1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC9_OP_CFG_SHIFT             1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC10_OP_CFG_ADDR             MT6368_LDO_VRF13_AIF_OP_CFG1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC10_OP_CFG_MASK             0x1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC10_OP_CFG_SHIFT            2
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC11_OP_CFG_ADDR             MT6368_LDO_VRF13_AIF_OP_CFG1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC11_OP_CFG_MASK             0x1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC11_OP_CFG_SHIFT            3
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC12_OP_CFG_ADDR             MT6368_LDO_VRF13_AIF_OP_CFG1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC12_OP_CFG_MASK             0x1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC12_OP_CFG_SHIFT            4
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC13_OP_CFG_ADDR             MT6368_LDO_VRF13_AIF_OP_CFG1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC13_OP_CFG_MASK             0x1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC13_OP_CFG_SHIFT            5
#define MT6368_PMIC_RG_LDO_VRF13_AIF_HW0_OP_CFG_ADDR              MT6368_LDO_VRF13_AIF_OP_CFG2
#define MT6368_PMIC_RG_LDO_VRF13_AIF_HW0_OP_CFG_MASK              0x1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_HW0_OP_CFG_SHIFT             0
#define MT6368_PMIC_RG_LDO_VRF13_AIF_HW1_OP_CFG_ADDR              MT6368_LDO_VRF13_AIF_OP_CFG2
#define MT6368_PMIC_RG_LDO_VRF13_AIF_HW1_OP_CFG_MASK              0x1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_HW1_OP_CFG_SHIFT             1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_HW2_OP_CFG_ADDR              MT6368_LDO_VRF13_AIF_OP_CFG2
#define MT6368_PMIC_RG_LDO_VRF13_AIF_HW2_OP_CFG_MASK              0x1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_HW2_OP_CFG_SHIFT             2
#define MT6368_PMIC_RG_LDO_VRF13_AIF_HW3_OP_CFG_ADDR              MT6368_LDO_VRF13_AIF_OP_CFG2
#define MT6368_PMIC_RG_LDO_VRF13_AIF_HW3_OP_CFG_MASK              0x1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_HW3_OP_CFG_SHIFT             3
#define MT6368_PMIC_RG_LDO_VRF13_AIF_HW4_OP_CFG_ADDR              MT6368_LDO_VRF13_AIF_OP_CFG2
#define MT6368_PMIC_RG_LDO_VRF13_AIF_HW4_OP_CFG_MASK              0x1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_HW4_OP_CFG_SHIFT             4
#define MT6368_PMIC_RG_LDO_VRF13_AIF_HW5_OP_CFG_ADDR              MT6368_LDO_VRF13_AIF_OP_CFG2
#define MT6368_PMIC_RG_LDO_VRF13_AIF_HW5_OP_CFG_MASK              0x1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_HW5_OP_CFG_SHIFT             5
#define MT6368_PMIC_RG_LDO_VRF13_AIF_HW6_OP_CFG_ADDR              MT6368_LDO_VRF13_AIF_OP_CFG2
#define MT6368_PMIC_RG_LDO_VRF13_AIF_HW6_OP_CFG_MASK              0x1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_HW6_OP_CFG_SHIFT             6
#define MT6368_PMIC_RG_LDO_VRF13_AIF_SW_OP_CFG_ADDR               MT6368_LDO_VRF13_AIF_OP_CFG2
#define MT6368_PMIC_RG_LDO_VRF13_AIF_SW_OP_CFG_MASK               0x1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_SW_OP_CFG_SHIFT              7
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC0_OP_MODE_ADDR             MT6368_LDO_VRF13_AIF_OP_MODE0
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC0_OP_MODE_MASK             0x1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC0_OP_MODE_SHIFT            0
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC1_OP_MODE_ADDR             MT6368_LDO_VRF13_AIF_OP_MODE0
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC1_OP_MODE_MASK             0x1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC1_OP_MODE_SHIFT            1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC2_OP_MODE_ADDR             MT6368_LDO_VRF13_AIF_OP_MODE0
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC2_OP_MODE_MASK             0x1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC2_OP_MODE_SHIFT            2
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC3_OP_MODE_ADDR             MT6368_LDO_VRF13_AIF_OP_MODE0
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC3_OP_MODE_MASK             0x1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC3_OP_MODE_SHIFT            3
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC4_OP_MODE_ADDR             MT6368_LDO_VRF13_AIF_OP_MODE0
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC4_OP_MODE_MASK             0x1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC4_OP_MODE_SHIFT            4
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC5_OP_MODE_ADDR             MT6368_LDO_VRF13_AIF_OP_MODE0
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC5_OP_MODE_MASK             0x1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC5_OP_MODE_SHIFT            5
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC6_OP_MODE_ADDR             MT6368_LDO_VRF13_AIF_OP_MODE0
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC6_OP_MODE_MASK             0x1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC6_OP_MODE_SHIFT            6
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC7_OP_MODE_ADDR             MT6368_LDO_VRF13_AIF_OP_MODE0
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC7_OP_MODE_MASK             0x1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC7_OP_MODE_SHIFT            7
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC8_OP_MODE_ADDR             MT6368_LDO_VRF13_AIF_OP_MODE1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC8_OP_MODE_MASK             0x1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC8_OP_MODE_SHIFT            0
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC9_OP_MODE_ADDR             MT6368_LDO_VRF13_AIF_OP_MODE1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC9_OP_MODE_MASK             0x1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC9_OP_MODE_SHIFT            1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC10_OP_MODE_ADDR            MT6368_LDO_VRF13_AIF_OP_MODE1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC10_OP_MODE_MASK            0x1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC10_OP_MODE_SHIFT           2
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC11_OP_MODE_ADDR            MT6368_LDO_VRF13_AIF_OP_MODE1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC11_OP_MODE_MASK            0x1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC11_OP_MODE_SHIFT           3
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC12_OP_MODE_ADDR            MT6368_LDO_VRF13_AIF_OP_MODE1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC12_OP_MODE_MASK            0x1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC12_OP_MODE_SHIFT           4
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC13_OP_MODE_ADDR            MT6368_LDO_VRF13_AIF_OP_MODE1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC13_OP_MODE_MASK            0x1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_RC13_OP_MODE_SHIFT           5
#define MT6368_PMIC_RG_LDO_VRF13_AIF_HW0_OP_MODE_ADDR             MT6368_LDO_VRF13_AIF_OP_MODE2
#define MT6368_PMIC_RG_LDO_VRF13_AIF_HW0_OP_MODE_MASK             0x1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_HW0_OP_MODE_SHIFT            0
#define MT6368_PMIC_RG_LDO_VRF13_AIF_HW1_OP_MODE_ADDR             MT6368_LDO_VRF13_AIF_OP_MODE2
#define MT6368_PMIC_RG_LDO_VRF13_AIF_HW1_OP_MODE_MASK             0x1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_HW1_OP_MODE_SHIFT            1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_HW2_OP_MODE_ADDR             MT6368_LDO_VRF13_AIF_OP_MODE2
#define MT6368_PMIC_RG_LDO_VRF13_AIF_HW2_OP_MODE_MASK             0x1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_HW2_OP_MODE_SHIFT            2
#define MT6368_PMIC_RG_LDO_VRF13_AIF_HW3_OP_MODE_ADDR             MT6368_LDO_VRF13_AIF_OP_MODE2
#define MT6368_PMIC_RG_LDO_VRF13_AIF_HW3_OP_MODE_MASK             0x1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_HW3_OP_MODE_SHIFT            3
#define MT6368_PMIC_RG_LDO_VRF13_AIF_HW4_OP_MODE_ADDR             MT6368_LDO_VRF13_AIF_OP_MODE2
#define MT6368_PMIC_RG_LDO_VRF13_AIF_HW4_OP_MODE_MASK             0x1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_HW4_OP_MODE_SHIFT            4
#define MT6368_PMIC_RG_LDO_VRF13_AIF_HW5_OP_MODE_ADDR             MT6368_LDO_VRF13_AIF_OP_MODE2
#define MT6368_PMIC_RG_LDO_VRF13_AIF_HW5_OP_MODE_MASK             0x1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_HW5_OP_MODE_SHIFT            5
#define MT6368_PMIC_RG_LDO_VRF13_AIF_HW6_OP_MODE_ADDR             MT6368_LDO_VRF13_AIF_OP_MODE2
#define MT6368_PMIC_RG_LDO_VRF13_AIF_HW6_OP_MODE_MASK             0x1
#define MT6368_PMIC_RG_LDO_VRF13_AIF_HW6_OP_MODE_SHIFT            6
#define MT6368_PMIC_RG_LDO_VRF18_AIF_EN_ADDR                      MT6368_LDO_VRF18_AIF_CON0
#define MT6368_PMIC_RG_LDO_VRF18_AIF_EN_MASK                      0x1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_EN_SHIFT                     0
#define MT6368_PMIC_RG_LDO_VRF18_AIF_LP_ADDR                      MT6368_LDO_VRF18_AIF_CON0
#define MT6368_PMIC_RG_LDO_VRF18_AIF_LP_MASK                      0x1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_LP_SHIFT                     1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_STBTD_ADDR                   MT6368_LDO_VRF18_AIF_CON1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_STBTD_MASK                   0x3
#define MT6368_PMIC_RG_LDO_VRF18_AIF_STBTD_SHIFT                  0
#define MT6368_PMIC_RG_LDO_VRF18_AIF_ULP_ADDR                     MT6368_LDO_VRF18_AIF_CON1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_ULP_MASK                     0x1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_ULP_SHIFT                    2
#define MT6368_PMIC_RG_LDO_VRF18_AIF_ONLV_EN_ADDR                 MT6368_LDO_VRF18_AIF_CON1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_ONLV_EN_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_ONLV_EN_SHIFT                3
#define MT6368_PMIC_RG_LDO_VRF18_AIF_OCFB_EN_ADDR                 MT6368_LDO_VRF18_AIF_CON1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_OCFB_EN_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_OCFB_EN_SHIFT                4
#define MT6368_PMIC_RG_LDO_VRF18_AIF_OC_MODE_ADDR                 MT6368_LDO_VRF18_AIF_CON1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_OC_MODE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_OC_MODE_SHIFT                5
#define MT6368_PMIC_RG_LDO_VRF18_AIF_OC_TSEL_ADDR                 MT6368_LDO_VRF18_AIF_CON1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_OC_TSEL_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_OC_TSEL_SHIFT                6
#define MT6368_PMIC_RG_LDO_VRF18_AIF_DUMMY_LOAD_ADDR              MT6368_LDO_VRF18_AIF_CON2
#define MT6368_PMIC_RG_LDO_VRF18_AIF_DUMMY_LOAD_MASK              0x3
#define MT6368_PMIC_RG_LDO_VRF18_AIF_DUMMY_LOAD_SHIFT             0
#define MT6368_PMIC_RG_LDO_VRF18_AIF_STB_26M_CKEN_EN_ADDR         MT6368_LDO_VRF18_AIF_CON2
#define MT6368_PMIC_RG_LDO_VRF18_AIF_STB_26M_CKEN_EN_MASK         0x1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_STB_26M_CKEN_EN_SHIFT        6
#define MT6368_PMIC_RG_LDO_VRF18_AIF_CK_SW_MODE_ADDR              MT6368_LDO_VRF18_AIF_CON2
#define MT6368_PMIC_RG_LDO_VRF18_AIF_CK_SW_MODE_MASK              0x1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_CK_SW_MODE_SHIFT             7
#define MT6368_PMIC_RG_LDO_VRF18_AIF_B_STB_FORCE_ADDR             MT6368_LDO_VRF18_AIF_TEST_CON0
#define MT6368_PMIC_RG_LDO_VRF18_AIF_B_STB_FORCE_MASK             0x1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_B_STB_FORCE_SHIFT            4
#define MT6368_PMIC_RG_LDO_VRF18_AIF_L_STB_FORCE_ADDR             MT6368_LDO_VRF18_AIF_TEST_CON0
#define MT6368_PMIC_RG_LDO_VRF18_AIF_L_STB_FORCE_MASK             0x1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_L_STB_FORCE_SHIFT            5
#define MT6368_PMIC_DA_VRF18_AIF_B_EN_ADDR                        MT6368_LDO_VRF18_AIF_MON
#define MT6368_PMIC_DA_VRF18_AIF_B_EN_MASK                        0x1
#define MT6368_PMIC_DA_VRF18_AIF_B_EN_SHIFT                       0
#define MT6368_PMIC_DA_VRF18_AIF_B_STB_ADDR                       MT6368_LDO_VRF18_AIF_MON
#define MT6368_PMIC_DA_VRF18_AIF_B_STB_MASK                       0x1
#define MT6368_PMIC_DA_VRF18_AIF_B_STB_SHIFT                      1
#define MT6368_PMIC_DA_VRF18_AIF_B_LP_ADDR                        MT6368_LDO_VRF18_AIF_MON
#define MT6368_PMIC_DA_VRF18_AIF_B_LP_MASK                        0x1
#define MT6368_PMIC_DA_VRF18_AIF_B_LP_SHIFT                       2
#define MT6368_PMIC_DA_VRF18_AIF_L_EN_ADDR                        MT6368_LDO_VRF18_AIF_MON
#define MT6368_PMIC_DA_VRF18_AIF_L_EN_MASK                        0x1
#define MT6368_PMIC_DA_VRF18_AIF_L_EN_SHIFT                       3
#define MT6368_PMIC_DA_VRF18_AIF_L_STB_ADDR                       MT6368_LDO_VRF18_AIF_MON
#define MT6368_PMIC_DA_VRF18_AIF_L_STB_MASK                       0x1
#define MT6368_PMIC_DA_VRF18_AIF_L_STB_SHIFT                      4
#define MT6368_PMIC_DA_VRF18_AIF_OCFB_EN_ADDR                     MT6368_LDO_VRF18_AIF_MON
#define MT6368_PMIC_DA_VRF18_AIF_OCFB_EN_MASK                     0x1
#define MT6368_PMIC_DA_VRF18_AIF_OCFB_EN_SHIFT                    5
#define MT6368_PMIC_DA_VRF18_AIF_DUMMY_LOAD_ADDR                  MT6368_LDO_VRF18_AIF_MON
#define MT6368_PMIC_DA_VRF18_AIF_DUMMY_LOAD_MASK                  0x3
#define MT6368_PMIC_DA_VRF18_AIF_DUMMY_LOAD_SHIFT                 6
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC0_OP_EN_ADDR               MT6368_LDO_VRF18_AIF_OP_EN0
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC0_OP_EN_MASK               0x1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC0_OP_EN_SHIFT              0
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC1_OP_EN_ADDR               MT6368_LDO_VRF18_AIF_OP_EN0
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC1_OP_EN_MASK               0x1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC1_OP_EN_SHIFT              1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC2_OP_EN_ADDR               MT6368_LDO_VRF18_AIF_OP_EN0
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC2_OP_EN_MASK               0x1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC2_OP_EN_SHIFT              2
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC3_OP_EN_ADDR               MT6368_LDO_VRF18_AIF_OP_EN0
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC3_OP_EN_MASK               0x1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC3_OP_EN_SHIFT              3
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC4_OP_EN_ADDR               MT6368_LDO_VRF18_AIF_OP_EN0
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC4_OP_EN_MASK               0x1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC4_OP_EN_SHIFT              4
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC5_OP_EN_ADDR               MT6368_LDO_VRF18_AIF_OP_EN0
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC5_OP_EN_MASK               0x1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC5_OP_EN_SHIFT              5
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC6_OP_EN_ADDR               MT6368_LDO_VRF18_AIF_OP_EN0
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC6_OP_EN_MASK               0x1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC6_OP_EN_SHIFT              6
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC7_OP_EN_ADDR               MT6368_LDO_VRF18_AIF_OP_EN0
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC7_OP_EN_MASK               0x1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC7_OP_EN_SHIFT              7
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC8_OP_EN_ADDR               MT6368_LDO_VRF18_AIF_OP_EN1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC8_OP_EN_MASK               0x1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC8_OP_EN_SHIFT              0
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC9_OP_EN_ADDR               MT6368_LDO_VRF18_AIF_OP_EN1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC9_OP_EN_MASK               0x1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC9_OP_EN_SHIFT              1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC10_OP_EN_ADDR              MT6368_LDO_VRF18_AIF_OP_EN1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC10_OP_EN_MASK              0x1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC10_OP_EN_SHIFT             2
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC11_OP_EN_ADDR              MT6368_LDO_VRF18_AIF_OP_EN1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC11_OP_EN_MASK              0x1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC11_OP_EN_SHIFT             3
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC12_OP_EN_ADDR              MT6368_LDO_VRF18_AIF_OP_EN1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC12_OP_EN_MASK              0x1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC12_OP_EN_SHIFT             4
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC13_OP_EN_ADDR              MT6368_LDO_VRF18_AIF_OP_EN1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC13_OP_EN_MASK              0x1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC13_OP_EN_SHIFT             5
#define MT6368_PMIC_RG_LDO_VRF18_AIF_HW0_OP_EN_ADDR               MT6368_LDO_VRF18_AIF_OP_EN2
#define MT6368_PMIC_RG_LDO_VRF18_AIF_HW0_OP_EN_MASK               0x1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_HW0_OP_EN_SHIFT              0
#define MT6368_PMIC_RG_LDO_VRF18_AIF_HW1_OP_EN_ADDR               MT6368_LDO_VRF18_AIF_OP_EN2
#define MT6368_PMIC_RG_LDO_VRF18_AIF_HW1_OP_EN_MASK               0x1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_HW1_OP_EN_SHIFT              1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_HW2_OP_EN_ADDR               MT6368_LDO_VRF18_AIF_OP_EN2
#define MT6368_PMIC_RG_LDO_VRF18_AIF_HW2_OP_EN_MASK               0x1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_HW2_OP_EN_SHIFT              2
#define MT6368_PMIC_RG_LDO_VRF18_AIF_HW3_OP_EN_ADDR               MT6368_LDO_VRF18_AIF_OP_EN2
#define MT6368_PMIC_RG_LDO_VRF18_AIF_HW3_OP_EN_MASK               0x1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_HW3_OP_EN_SHIFT              3
#define MT6368_PMIC_RG_LDO_VRF18_AIF_HW4_OP_EN_ADDR               MT6368_LDO_VRF18_AIF_OP_EN2
#define MT6368_PMIC_RG_LDO_VRF18_AIF_HW4_OP_EN_MASK               0x1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_HW4_OP_EN_SHIFT              4
#define MT6368_PMIC_RG_LDO_VRF18_AIF_HW5_OP_EN_ADDR               MT6368_LDO_VRF18_AIF_OP_EN2
#define MT6368_PMIC_RG_LDO_VRF18_AIF_HW5_OP_EN_MASK               0x1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_HW5_OP_EN_SHIFT              5
#define MT6368_PMIC_RG_LDO_VRF18_AIF_HW6_OP_EN_ADDR               MT6368_LDO_VRF18_AIF_OP_EN2
#define MT6368_PMIC_RG_LDO_VRF18_AIF_HW6_OP_EN_MASK               0x1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_HW6_OP_EN_SHIFT              6
#define MT6368_PMIC_RG_LDO_VRF18_AIF_SW_OP_EN_ADDR                MT6368_LDO_VRF18_AIF_OP_EN2
#define MT6368_PMIC_RG_LDO_VRF18_AIF_SW_OP_EN_MASK                0x1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_SW_OP_EN_SHIFT               7
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC0_OP_CFG_ADDR              MT6368_LDO_VRF18_AIF_OP_CFG0
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC0_OP_CFG_MASK              0x1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC0_OP_CFG_SHIFT             0
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC1_OP_CFG_ADDR              MT6368_LDO_VRF18_AIF_OP_CFG0
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC1_OP_CFG_MASK              0x1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC1_OP_CFG_SHIFT             1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC2_OP_CFG_ADDR              MT6368_LDO_VRF18_AIF_OP_CFG0
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC2_OP_CFG_MASK              0x1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC2_OP_CFG_SHIFT             2
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC3_OP_CFG_ADDR              MT6368_LDO_VRF18_AIF_OP_CFG0
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC3_OP_CFG_MASK              0x1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC3_OP_CFG_SHIFT             3
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC4_OP_CFG_ADDR              MT6368_LDO_VRF18_AIF_OP_CFG0
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC4_OP_CFG_MASK              0x1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC4_OP_CFG_SHIFT             4
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC5_OP_CFG_ADDR              MT6368_LDO_VRF18_AIF_OP_CFG0
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC5_OP_CFG_MASK              0x1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC5_OP_CFG_SHIFT             5
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC6_OP_CFG_ADDR              MT6368_LDO_VRF18_AIF_OP_CFG0
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC6_OP_CFG_MASK              0x1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC6_OP_CFG_SHIFT             6
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC7_OP_CFG_ADDR              MT6368_LDO_VRF18_AIF_OP_CFG0
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC7_OP_CFG_MASK              0x1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC7_OP_CFG_SHIFT             7
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC8_OP_CFG_ADDR              MT6368_LDO_VRF18_AIF_OP_CFG1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC8_OP_CFG_MASK              0x1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC8_OP_CFG_SHIFT             0
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC9_OP_CFG_ADDR              MT6368_LDO_VRF18_AIF_OP_CFG1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC9_OP_CFG_MASK              0x1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC9_OP_CFG_SHIFT             1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC10_OP_CFG_ADDR             MT6368_LDO_VRF18_AIF_OP_CFG1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC10_OP_CFG_MASK             0x1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC10_OP_CFG_SHIFT            2
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC11_OP_CFG_ADDR             MT6368_LDO_VRF18_AIF_OP_CFG1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC11_OP_CFG_MASK             0x1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC11_OP_CFG_SHIFT            3
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC12_OP_CFG_ADDR             MT6368_LDO_VRF18_AIF_OP_CFG1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC12_OP_CFG_MASK             0x1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC12_OP_CFG_SHIFT            4
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC13_OP_CFG_ADDR             MT6368_LDO_VRF18_AIF_OP_CFG1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC13_OP_CFG_MASK             0x1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC13_OP_CFG_SHIFT            5
#define MT6368_PMIC_RG_LDO_VRF18_AIF_HW0_OP_CFG_ADDR              MT6368_LDO_VRF18_AIF_OP_CFG2
#define MT6368_PMIC_RG_LDO_VRF18_AIF_HW0_OP_CFG_MASK              0x1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_HW0_OP_CFG_SHIFT             0
#define MT6368_PMIC_RG_LDO_VRF18_AIF_HW1_OP_CFG_ADDR              MT6368_LDO_VRF18_AIF_OP_CFG2
#define MT6368_PMIC_RG_LDO_VRF18_AIF_HW1_OP_CFG_MASK              0x1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_HW1_OP_CFG_SHIFT             1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_HW2_OP_CFG_ADDR              MT6368_LDO_VRF18_AIF_OP_CFG2
#define MT6368_PMIC_RG_LDO_VRF18_AIF_HW2_OP_CFG_MASK              0x1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_HW2_OP_CFG_SHIFT             2
#define MT6368_PMIC_RG_LDO_VRF18_AIF_HW3_OP_CFG_ADDR              MT6368_LDO_VRF18_AIF_OP_CFG2
#define MT6368_PMIC_RG_LDO_VRF18_AIF_HW3_OP_CFG_MASK              0x1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_HW3_OP_CFG_SHIFT             3
#define MT6368_PMIC_RG_LDO_VRF18_AIF_HW4_OP_CFG_ADDR              MT6368_LDO_VRF18_AIF_OP_CFG2
#define MT6368_PMIC_RG_LDO_VRF18_AIF_HW4_OP_CFG_MASK              0x1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_HW4_OP_CFG_SHIFT             4
#define MT6368_PMIC_RG_LDO_VRF18_AIF_HW5_OP_CFG_ADDR              MT6368_LDO_VRF18_AIF_OP_CFG2
#define MT6368_PMIC_RG_LDO_VRF18_AIF_HW5_OP_CFG_MASK              0x1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_HW5_OP_CFG_SHIFT             5
#define MT6368_PMIC_RG_LDO_VRF18_AIF_HW6_OP_CFG_ADDR              MT6368_LDO_VRF18_AIF_OP_CFG2
#define MT6368_PMIC_RG_LDO_VRF18_AIF_HW6_OP_CFG_MASK              0x1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_HW6_OP_CFG_SHIFT             6
#define MT6368_PMIC_RG_LDO_VRF18_AIF_SW_OP_CFG_ADDR               MT6368_LDO_VRF18_AIF_OP_CFG2
#define MT6368_PMIC_RG_LDO_VRF18_AIF_SW_OP_CFG_MASK               0x1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_SW_OP_CFG_SHIFT              7
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC0_OP_MODE_ADDR             MT6368_LDO_VRF18_AIF_OP_MODE0
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC0_OP_MODE_MASK             0x1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC0_OP_MODE_SHIFT            0
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC1_OP_MODE_ADDR             MT6368_LDO_VRF18_AIF_OP_MODE0
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC1_OP_MODE_MASK             0x1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC1_OP_MODE_SHIFT            1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC2_OP_MODE_ADDR             MT6368_LDO_VRF18_AIF_OP_MODE0
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC2_OP_MODE_MASK             0x1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC2_OP_MODE_SHIFT            2
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC3_OP_MODE_ADDR             MT6368_LDO_VRF18_AIF_OP_MODE0
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC3_OP_MODE_MASK             0x1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC3_OP_MODE_SHIFT            3
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC4_OP_MODE_ADDR             MT6368_LDO_VRF18_AIF_OP_MODE0
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC4_OP_MODE_MASK             0x1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC4_OP_MODE_SHIFT            4
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC5_OP_MODE_ADDR             MT6368_LDO_VRF18_AIF_OP_MODE0
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC5_OP_MODE_MASK             0x1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC5_OP_MODE_SHIFT            5
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC6_OP_MODE_ADDR             MT6368_LDO_VRF18_AIF_OP_MODE0
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC6_OP_MODE_MASK             0x1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC6_OP_MODE_SHIFT            6
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC7_OP_MODE_ADDR             MT6368_LDO_VRF18_AIF_OP_MODE0
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC7_OP_MODE_MASK             0x1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC7_OP_MODE_SHIFT            7
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC8_OP_MODE_ADDR             MT6368_LDO_VRF18_AIF_OP_MODE1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC8_OP_MODE_MASK             0x1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC8_OP_MODE_SHIFT            0
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC9_OP_MODE_ADDR             MT6368_LDO_VRF18_AIF_OP_MODE1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC9_OP_MODE_MASK             0x1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC9_OP_MODE_SHIFT            1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC10_OP_MODE_ADDR            MT6368_LDO_VRF18_AIF_OP_MODE1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC10_OP_MODE_MASK            0x1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC10_OP_MODE_SHIFT           2
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC11_OP_MODE_ADDR            MT6368_LDO_VRF18_AIF_OP_MODE1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC11_OP_MODE_MASK            0x1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC11_OP_MODE_SHIFT           3
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC12_OP_MODE_ADDR            MT6368_LDO_VRF18_AIF_OP_MODE1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC12_OP_MODE_MASK            0x1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC12_OP_MODE_SHIFT           4
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC13_OP_MODE_ADDR            MT6368_LDO_VRF18_AIF_OP_MODE1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC13_OP_MODE_MASK            0x1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_RC13_OP_MODE_SHIFT           5
#define MT6368_PMIC_RG_LDO_VRF18_AIF_HW0_OP_MODE_ADDR             MT6368_LDO_VRF18_AIF_OP_MODE2
#define MT6368_PMIC_RG_LDO_VRF18_AIF_HW0_OP_MODE_MASK             0x1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_HW0_OP_MODE_SHIFT            0
#define MT6368_PMIC_RG_LDO_VRF18_AIF_HW1_OP_MODE_ADDR             MT6368_LDO_VRF18_AIF_OP_MODE2
#define MT6368_PMIC_RG_LDO_VRF18_AIF_HW1_OP_MODE_MASK             0x1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_HW1_OP_MODE_SHIFT            1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_HW2_OP_MODE_ADDR             MT6368_LDO_VRF18_AIF_OP_MODE2
#define MT6368_PMIC_RG_LDO_VRF18_AIF_HW2_OP_MODE_MASK             0x1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_HW2_OP_MODE_SHIFT            2
#define MT6368_PMIC_RG_LDO_VRF18_AIF_HW3_OP_MODE_ADDR             MT6368_LDO_VRF18_AIF_OP_MODE2
#define MT6368_PMIC_RG_LDO_VRF18_AIF_HW3_OP_MODE_MASK             0x1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_HW3_OP_MODE_SHIFT            3
#define MT6368_PMIC_RG_LDO_VRF18_AIF_HW4_OP_MODE_ADDR             MT6368_LDO_VRF18_AIF_OP_MODE2
#define MT6368_PMIC_RG_LDO_VRF18_AIF_HW4_OP_MODE_MASK             0x1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_HW4_OP_MODE_SHIFT            4
#define MT6368_PMIC_RG_LDO_VRF18_AIF_HW5_OP_MODE_ADDR             MT6368_LDO_VRF18_AIF_OP_MODE2
#define MT6368_PMIC_RG_LDO_VRF18_AIF_HW5_OP_MODE_MASK             0x1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_HW5_OP_MODE_SHIFT            5
#define MT6368_PMIC_RG_LDO_VRF18_AIF_HW6_OP_MODE_ADDR             MT6368_LDO_VRF18_AIF_OP_MODE2
#define MT6368_PMIC_RG_LDO_VRF18_AIF_HW6_OP_MODE_MASK             0x1
#define MT6368_PMIC_RG_LDO_VRF18_AIF_HW6_OP_MODE_SHIFT            6
#define MT6368_PMIC_RG_LDO_VANT18_EN_ADDR                         MT6368_LDO_VANT18_CON0
#define MT6368_PMIC_RG_LDO_VANT18_EN_MASK                         0x1
#define MT6368_PMIC_RG_LDO_VANT18_EN_SHIFT                        0
#define MT6368_PMIC_RG_LDO_VANT18_LP_ADDR                         MT6368_LDO_VANT18_CON0
#define MT6368_PMIC_RG_LDO_VANT18_LP_MASK                         0x1
#define MT6368_PMIC_RG_LDO_VANT18_LP_SHIFT                        1
#define MT6368_PMIC_RG_LDO_VANT18_STBTD_ADDR                      MT6368_LDO_VANT18_CON1
#define MT6368_PMIC_RG_LDO_VANT18_STBTD_MASK                      0x3
#define MT6368_PMIC_RG_LDO_VANT18_STBTD_SHIFT                     0
#define MT6368_PMIC_RG_LDO_VANT18_ULP_ADDR                        MT6368_LDO_VANT18_CON1
#define MT6368_PMIC_RG_LDO_VANT18_ULP_MASK                        0x1
#define MT6368_PMIC_RG_LDO_VANT18_ULP_SHIFT                       2
#define MT6368_PMIC_RG_LDO_VANT18_ONLV_EN_ADDR                    MT6368_LDO_VANT18_CON1
#define MT6368_PMIC_RG_LDO_VANT18_ONLV_EN_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VANT18_ONLV_EN_SHIFT                   3
#define MT6368_PMIC_RG_LDO_VANT18_OCFB_EN_ADDR                    MT6368_LDO_VANT18_CON1
#define MT6368_PMIC_RG_LDO_VANT18_OCFB_EN_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VANT18_OCFB_EN_SHIFT                   4
#define MT6368_PMIC_RG_LDO_VANT18_OC_MODE_ADDR                    MT6368_LDO_VANT18_CON1
#define MT6368_PMIC_RG_LDO_VANT18_OC_MODE_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VANT18_OC_MODE_SHIFT                   5
#define MT6368_PMIC_RG_LDO_VANT18_OC_TSEL_ADDR                    MT6368_LDO_VANT18_CON1
#define MT6368_PMIC_RG_LDO_VANT18_OC_TSEL_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VANT18_OC_TSEL_SHIFT                   6
#define MT6368_PMIC_RG_LDO_VANT18_DUMMY_LOAD_ADDR                 MT6368_LDO_VANT18_CON2
#define MT6368_PMIC_RG_LDO_VANT18_DUMMY_LOAD_MASK                 0x3
#define MT6368_PMIC_RG_LDO_VANT18_DUMMY_LOAD_SHIFT                0
#define MT6368_PMIC_RG_LDO_VANT18_STB_26M_CKEN_EN_ADDR            MT6368_LDO_VANT18_CON2
#define MT6368_PMIC_RG_LDO_VANT18_STB_26M_CKEN_EN_MASK            0x1
#define MT6368_PMIC_RG_LDO_VANT18_STB_26M_CKEN_EN_SHIFT           6
#define MT6368_PMIC_RG_LDO_VANT18_CK_SW_MODE_ADDR                 MT6368_LDO_VANT18_CON2
#define MT6368_PMIC_RG_LDO_VANT18_CK_SW_MODE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VANT18_CK_SW_MODE_SHIFT                7
#define MT6368_PMIC_RG_LDO_VANT18_B_STB_FORCE_ADDR                MT6368_LDO_VANT18_TEST_CON0
#define MT6368_PMIC_RG_LDO_VANT18_B_STB_FORCE_MASK                0x1
#define MT6368_PMIC_RG_LDO_VANT18_B_STB_FORCE_SHIFT               4
#define MT6368_PMIC_RG_LDO_VANT18_L_STB_FORCE_ADDR                MT6368_LDO_VANT18_TEST_CON0
#define MT6368_PMIC_RG_LDO_VANT18_L_STB_FORCE_MASK                0x1
#define MT6368_PMIC_RG_LDO_VANT18_L_STB_FORCE_SHIFT               5
#define MT6368_PMIC_DA_VANT18_B_EN_ADDR                           MT6368_LDO_VANT18_MON
#define MT6368_PMIC_DA_VANT18_B_EN_MASK                           0x1
#define MT6368_PMIC_DA_VANT18_B_EN_SHIFT                          0
#define MT6368_PMIC_DA_VANT18_B_STB_ADDR                          MT6368_LDO_VANT18_MON
#define MT6368_PMIC_DA_VANT18_B_STB_MASK                          0x1
#define MT6368_PMIC_DA_VANT18_B_STB_SHIFT                         1
#define MT6368_PMIC_DA_VANT18_B_LP_ADDR                           MT6368_LDO_VANT18_MON
#define MT6368_PMIC_DA_VANT18_B_LP_MASK                           0x1
#define MT6368_PMIC_DA_VANT18_B_LP_SHIFT                          2
#define MT6368_PMIC_DA_VANT18_L_EN_ADDR                           MT6368_LDO_VANT18_MON
#define MT6368_PMIC_DA_VANT18_L_EN_MASK                           0x1
#define MT6368_PMIC_DA_VANT18_L_EN_SHIFT                          3
#define MT6368_PMIC_DA_VANT18_L_STB_ADDR                          MT6368_LDO_VANT18_MON
#define MT6368_PMIC_DA_VANT18_L_STB_MASK                          0x1
#define MT6368_PMIC_DA_VANT18_L_STB_SHIFT                         4
#define MT6368_PMIC_DA_VANT18_OCFB_EN_ADDR                        MT6368_LDO_VANT18_MON
#define MT6368_PMIC_DA_VANT18_OCFB_EN_MASK                        0x1
#define MT6368_PMIC_DA_VANT18_OCFB_EN_SHIFT                       5
#define MT6368_PMIC_DA_VANT18_DUMMY_LOAD_ADDR                     MT6368_LDO_VANT18_MON
#define MT6368_PMIC_DA_VANT18_DUMMY_LOAD_MASK                     0x3
#define MT6368_PMIC_DA_VANT18_DUMMY_LOAD_SHIFT                    6
#define MT6368_PMIC_RG_LDO_VANT18_RC0_OP_EN_ADDR                  MT6368_LDO_VANT18_OP_EN0
#define MT6368_PMIC_RG_LDO_VANT18_RC0_OP_EN_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VANT18_RC0_OP_EN_SHIFT                 0
#define MT6368_PMIC_RG_LDO_VANT18_RC1_OP_EN_ADDR                  MT6368_LDO_VANT18_OP_EN0
#define MT6368_PMIC_RG_LDO_VANT18_RC1_OP_EN_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VANT18_RC1_OP_EN_SHIFT                 1
#define MT6368_PMIC_RG_LDO_VANT18_RC2_OP_EN_ADDR                  MT6368_LDO_VANT18_OP_EN0
#define MT6368_PMIC_RG_LDO_VANT18_RC2_OP_EN_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VANT18_RC2_OP_EN_SHIFT                 2
#define MT6368_PMIC_RG_LDO_VANT18_RC3_OP_EN_ADDR                  MT6368_LDO_VANT18_OP_EN0
#define MT6368_PMIC_RG_LDO_VANT18_RC3_OP_EN_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VANT18_RC3_OP_EN_SHIFT                 3
#define MT6368_PMIC_RG_LDO_VANT18_RC4_OP_EN_ADDR                  MT6368_LDO_VANT18_OP_EN0
#define MT6368_PMIC_RG_LDO_VANT18_RC4_OP_EN_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VANT18_RC4_OP_EN_SHIFT                 4
#define MT6368_PMIC_RG_LDO_VANT18_RC5_OP_EN_ADDR                  MT6368_LDO_VANT18_OP_EN0
#define MT6368_PMIC_RG_LDO_VANT18_RC5_OP_EN_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VANT18_RC5_OP_EN_SHIFT                 5
#define MT6368_PMIC_RG_LDO_VANT18_RC6_OP_EN_ADDR                  MT6368_LDO_VANT18_OP_EN0
#define MT6368_PMIC_RG_LDO_VANT18_RC6_OP_EN_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VANT18_RC6_OP_EN_SHIFT                 6
#define MT6368_PMIC_RG_LDO_VANT18_RC7_OP_EN_ADDR                  MT6368_LDO_VANT18_OP_EN0
#define MT6368_PMIC_RG_LDO_VANT18_RC7_OP_EN_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VANT18_RC7_OP_EN_SHIFT                 7
#define MT6368_PMIC_RG_LDO_VANT18_RC8_OP_EN_ADDR                  MT6368_LDO_VANT18_OP_EN1
#define MT6368_PMIC_RG_LDO_VANT18_RC8_OP_EN_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VANT18_RC8_OP_EN_SHIFT                 0
#define MT6368_PMIC_RG_LDO_VANT18_RC9_OP_EN_ADDR                  MT6368_LDO_VANT18_OP_EN1
#define MT6368_PMIC_RG_LDO_VANT18_RC9_OP_EN_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VANT18_RC9_OP_EN_SHIFT                 1
#define MT6368_PMIC_RG_LDO_VANT18_RC10_OP_EN_ADDR                 MT6368_LDO_VANT18_OP_EN1
#define MT6368_PMIC_RG_LDO_VANT18_RC10_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VANT18_RC10_OP_EN_SHIFT                2
#define MT6368_PMIC_RG_LDO_VANT18_RC11_OP_EN_ADDR                 MT6368_LDO_VANT18_OP_EN1
#define MT6368_PMIC_RG_LDO_VANT18_RC11_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VANT18_RC11_OP_EN_SHIFT                3
#define MT6368_PMIC_RG_LDO_VANT18_RC12_OP_EN_ADDR                 MT6368_LDO_VANT18_OP_EN1
#define MT6368_PMIC_RG_LDO_VANT18_RC12_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VANT18_RC12_OP_EN_SHIFT                4
#define MT6368_PMIC_RG_LDO_VANT18_RC13_OP_EN_ADDR                 MT6368_LDO_VANT18_OP_EN1
#define MT6368_PMIC_RG_LDO_VANT18_RC13_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VANT18_RC13_OP_EN_SHIFT                5
#define MT6368_PMIC_RG_LDO_VANT18_HW0_OP_EN_ADDR                  MT6368_LDO_VANT18_OP_EN2
#define MT6368_PMIC_RG_LDO_VANT18_HW0_OP_EN_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VANT18_HW0_OP_EN_SHIFT                 0
#define MT6368_PMIC_RG_LDO_VANT18_HW1_OP_EN_ADDR                  MT6368_LDO_VANT18_OP_EN2
#define MT6368_PMIC_RG_LDO_VANT18_HW1_OP_EN_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VANT18_HW1_OP_EN_SHIFT                 1
#define MT6368_PMIC_RG_LDO_VANT18_HW2_OP_EN_ADDR                  MT6368_LDO_VANT18_OP_EN2
#define MT6368_PMIC_RG_LDO_VANT18_HW2_OP_EN_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VANT18_HW2_OP_EN_SHIFT                 2
#define MT6368_PMIC_RG_LDO_VANT18_HW3_OP_EN_ADDR                  MT6368_LDO_VANT18_OP_EN2
#define MT6368_PMIC_RG_LDO_VANT18_HW3_OP_EN_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VANT18_HW3_OP_EN_SHIFT                 3
#define MT6368_PMIC_RG_LDO_VANT18_HW4_OP_EN_ADDR                  MT6368_LDO_VANT18_OP_EN2
#define MT6368_PMIC_RG_LDO_VANT18_HW4_OP_EN_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VANT18_HW4_OP_EN_SHIFT                 4
#define MT6368_PMIC_RG_LDO_VANT18_HW5_OP_EN_ADDR                  MT6368_LDO_VANT18_OP_EN2
#define MT6368_PMIC_RG_LDO_VANT18_HW5_OP_EN_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VANT18_HW5_OP_EN_SHIFT                 5
#define MT6368_PMIC_RG_LDO_VANT18_HW6_OP_EN_ADDR                  MT6368_LDO_VANT18_OP_EN2
#define MT6368_PMIC_RG_LDO_VANT18_HW6_OP_EN_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VANT18_HW6_OP_EN_SHIFT                 6
#define MT6368_PMIC_RG_LDO_VANT18_SW_OP_EN_ADDR                   MT6368_LDO_VANT18_OP_EN2
#define MT6368_PMIC_RG_LDO_VANT18_SW_OP_EN_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VANT18_SW_OP_EN_SHIFT                  7
#define MT6368_PMIC_RG_LDO_VANT18_RC0_OP_CFG_ADDR                 MT6368_LDO_VANT18_OP_CFG0
#define MT6368_PMIC_RG_LDO_VANT18_RC0_OP_CFG_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VANT18_RC0_OP_CFG_SHIFT                0
#define MT6368_PMIC_RG_LDO_VANT18_RC1_OP_CFG_ADDR                 MT6368_LDO_VANT18_OP_CFG0
#define MT6368_PMIC_RG_LDO_VANT18_RC1_OP_CFG_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VANT18_RC1_OP_CFG_SHIFT                1
#define MT6368_PMIC_RG_LDO_VANT18_RC2_OP_CFG_ADDR                 MT6368_LDO_VANT18_OP_CFG0
#define MT6368_PMIC_RG_LDO_VANT18_RC2_OP_CFG_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VANT18_RC2_OP_CFG_SHIFT                2
#define MT6368_PMIC_RG_LDO_VANT18_RC3_OP_CFG_ADDR                 MT6368_LDO_VANT18_OP_CFG0
#define MT6368_PMIC_RG_LDO_VANT18_RC3_OP_CFG_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VANT18_RC3_OP_CFG_SHIFT                3
#define MT6368_PMIC_RG_LDO_VANT18_RC4_OP_CFG_ADDR                 MT6368_LDO_VANT18_OP_CFG0
#define MT6368_PMIC_RG_LDO_VANT18_RC4_OP_CFG_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VANT18_RC4_OP_CFG_SHIFT                4
#define MT6368_PMIC_RG_LDO_VANT18_RC5_OP_CFG_ADDR                 MT6368_LDO_VANT18_OP_CFG0
#define MT6368_PMIC_RG_LDO_VANT18_RC5_OP_CFG_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VANT18_RC5_OP_CFG_SHIFT                5
#define MT6368_PMIC_RG_LDO_VANT18_RC6_OP_CFG_ADDR                 MT6368_LDO_VANT18_OP_CFG0
#define MT6368_PMIC_RG_LDO_VANT18_RC6_OP_CFG_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VANT18_RC6_OP_CFG_SHIFT                6
#define MT6368_PMIC_RG_LDO_VANT18_RC7_OP_CFG_ADDR                 MT6368_LDO_VANT18_OP_CFG0
#define MT6368_PMIC_RG_LDO_VANT18_RC7_OP_CFG_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VANT18_RC7_OP_CFG_SHIFT                7
#define MT6368_PMIC_RG_LDO_VANT18_RC8_OP_CFG_ADDR                 MT6368_LDO_VANT18_OP_CFG1
#define MT6368_PMIC_RG_LDO_VANT18_RC8_OP_CFG_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VANT18_RC8_OP_CFG_SHIFT                0
#define MT6368_PMIC_RG_LDO_VANT18_RC9_OP_CFG_ADDR                 MT6368_LDO_VANT18_OP_CFG1
#define MT6368_PMIC_RG_LDO_VANT18_RC9_OP_CFG_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VANT18_RC9_OP_CFG_SHIFT                1
#define MT6368_PMIC_RG_LDO_VANT18_RC10_OP_CFG_ADDR                MT6368_LDO_VANT18_OP_CFG1
#define MT6368_PMIC_RG_LDO_VANT18_RC10_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_LDO_VANT18_RC10_OP_CFG_SHIFT               2
#define MT6368_PMIC_RG_LDO_VANT18_RC11_OP_CFG_ADDR                MT6368_LDO_VANT18_OP_CFG1
#define MT6368_PMIC_RG_LDO_VANT18_RC11_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_LDO_VANT18_RC11_OP_CFG_SHIFT               3
#define MT6368_PMIC_RG_LDO_VANT18_RC12_OP_CFG_ADDR                MT6368_LDO_VANT18_OP_CFG1
#define MT6368_PMIC_RG_LDO_VANT18_RC12_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_LDO_VANT18_RC12_OP_CFG_SHIFT               4
#define MT6368_PMIC_RG_LDO_VANT18_RC13_OP_CFG_ADDR                MT6368_LDO_VANT18_OP_CFG1
#define MT6368_PMIC_RG_LDO_VANT18_RC13_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_LDO_VANT18_RC13_OP_CFG_SHIFT               5
#define MT6368_PMIC_RG_LDO_VANT18_HW0_OP_CFG_ADDR                 MT6368_LDO_VANT18_OP_CFG2
#define MT6368_PMIC_RG_LDO_VANT18_HW0_OP_CFG_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VANT18_HW0_OP_CFG_SHIFT                0
#define MT6368_PMIC_RG_LDO_VANT18_HW1_OP_CFG_ADDR                 MT6368_LDO_VANT18_OP_CFG2
#define MT6368_PMIC_RG_LDO_VANT18_HW1_OP_CFG_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VANT18_HW1_OP_CFG_SHIFT                1
#define MT6368_PMIC_RG_LDO_VANT18_HW2_OP_CFG_ADDR                 MT6368_LDO_VANT18_OP_CFG2
#define MT6368_PMIC_RG_LDO_VANT18_HW2_OP_CFG_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VANT18_HW2_OP_CFG_SHIFT                2
#define MT6368_PMIC_RG_LDO_VANT18_HW3_OP_CFG_ADDR                 MT6368_LDO_VANT18_OP_CFG2
#define MT6368_PMIC_RG_LDO_VANT18_HW3_OP_CFG_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VANT18_HW3_OP_CFG_SHIFT                3
#define MT6368_PMIC_RG_LDO_VANT18_HW4_OP_CFG_ADDR                 MT6368_LDO_VANT18_OP_CFG2
#define MT6368_PMIC_RG_LDO_VANT18_HW4_OP_CFG_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VANT18_HW4_OP_CFG_SHIFT                4
#define MT6368_PMIC_RG_LDO_VANT18_HW5_OP_CFG_ADDR                 MT6368_LDO_VANT18_OP_CFG2
#define MT6368_PMIC_RG_LDO_VANT18_HW5_OP_CFG_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VANT18_HW5_OP_CFG_SHIFT                5
#define MT6368_PMIC_RG_LDO_VANT18_HW6_OP_CFG_ADDR                 MT6368_LDO_VANT18_OP_CFG2
#define MT6368_PMIC_RG_LDO_VANT18_HW6_OP_CFG_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VANT18_HW6_OP_CFG_SHIFT                6
#define MT6368_PMIC_RG_LDO_VANT18_SW_OP_CFG_ADDR                  MT6368_LDO_VANT18_OP_CFG2
#define MT6368_PMIC_RG_LDO_VANT18_SW_OP_CFG_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VANT18_SW_OP_CFG_SHIFT                 7
#define MT6368_PMIC_RG_LDO_VANT18_RC0_OP_MODE_ADDR                MT6368_LDO_VANT18_OP_MODE0
#define MT6368_PMIC_RG_LDO_VANT18_RC0_OP_MODE_MASK                0x1
#define MT6368_PMIC_RG_LDO_VANT18_RC0_OP_MODE_SHIFT               0
#define MT6368_PMIC_RG_LDO_VANT18_RC1_OP_MODE_ADDR                MT6368_LDO_VANT18_OP_MODE0
#define MT6368_PMIC_RG_LDO_VANT18_RC1_OP_MODE_MASK                0x1
#define MT6368_PMIC_RG_LDO_VANT18_RC1_OP_MODE_SHIFT               1
#define MT6368_PMIC_RG_LDO_VANT18_RC2_OP_MODE_ADDR                MT6368_LDO_VANT18_OP_MODE0
#define MT6368_PMIC_RG_LDO_VANT18_RC2_OP_MODE_MASK                0x1
#define MT6368_PMIC_RG_LDO_VANT18_RC2_OP_MODE_SHIFT               2
#define MT6368_PMIC_RG_LDO_VANT18_RC3_OP_MODE_ADDR                MT6368_LDO_VANT18_OP_MODE0
#define MT6368_PMIC_RG_LDO_VANT18_RC3_OP_MODE_MASK                0x1
#define MT6368_PMIC_RG_LDO_VANT18_RC3_OP_MODE_SHIFT               3
#define MT6368_PMIC_RG_LDO_VANT18_RC4_OP_MODE_ADDR                MT6368_LDO_VANT18_OP_MODE0
#define MT6368_PMIC_RG_LDO_VANT18_RC4_OP_MODE_MASK                0x1
#define MT6368_PMIC_RG_LDO_VANT18_RC4_OP_MODE_SHIFT               4
#define MT6368_PMIC_RG_LDO_VANT18_RC5_OP_MODE_ADDR                MT6368_LDO_VANT18_OP_MODE0
#define MT6368_PMIC_RG_LDO_VANT18_RC5_OP_MODE_MASK                0x1
#define MT6368_PMIC_RG_LDO_VANT18_RC5_OP_MODE_SHIFT               5
#define MT6368_PMIC_RG_LDO_VANT18_RC6_OP_MODE_ADDR                MT6368_LDO_VANT18_OP_MODE0
#define MT6368_PMIC_RG_LDO_VANT18_RC6_OP_MODE_MASK                0x1
#define MT6368_PMIC_RG_LDO_VANT18_RC6_OP_MODE_SHIFT               6
#define MT6368_PMIC_RG_LDO_VANT18_RC7_OP_MODE_ADDR                MT6368_LDO_VANT18_OP_MODE0
#define MT6368_PMIC_RG_LDO_VANT18_RC7_OP_MODE_MASK                0x1
#define MT6368_PMIC_RG_LDO_VANT18_RC7_OP_MODE_SHIFT               7
#define MT6368_PMIC_RG_LDO_VANT18_RC8_OP_MODE_ADDR                MT6368_LDO_VANT18_OP_MODE1
#define MT6368_PMIC_RG_LDO_VANT18_RC8_OP_MODE_MASK                0x1
#define MT6368_PMIC_RG_LDO_VANT18_RC8_OP_MODE_SHIFT               0
#define MT6368_PMIC_RG_LDO_VANT18_RC9_OP_MODE_ADDR                MT6368_LDO_VANT18_OP_MODE1
#define MT6368_PMIC_RG_LDO_VANT18_RC9_OP_MODE_MASK                0x1
#define MT6368_PMIC_RG_LDO_VANT18_RC9_OP_MODE_SHIFT               1
#define MT6368_PMIC_RG_LDO_VANT18_RC10_OP_MODE_ADDR               MT6368_LDO_VANT18_OP_MODE1
#define MT6368_PMIC_RG_LDO_VANT18_RC10_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_LDO_VANT18_RC10_OP_MODE_SHIFT              2
#define MT6368_PMIC_RG_LDO_VANT18_RC11_OP_MODE_ADDR               MT6368_LDO_VANT18_OP_MODE1
#define MT6368_PMIC_RG_LDO_VANT18_RC11_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_LDO_VANT18_RC11_OP_MODE_SHIFT              3
#define MT6368_PMIC_RG_LDO_VANT18_RC12_OP_MODE_ADDR               MT6368_LDO_VANT18_OP_MODE1
#define MT6368_PMIC_RG_LDO_VANT18_RC12_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_LDO_VANT18_RC12_OP_MODE_SHIFT              4
#define MT6368_PMIC_RG_LDO_VANT18_RC13_OP_MODE_ADDR               MT6368_LDO_VANT18_OP_MODE1
#define MT6368_PMIC_RG_LDO_VANT18_RC13_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_LDO_VANT18_RC13_OP_MODE_SHIFT              5
#define MT6368_PMIC_RG_LDO_VANT18_HW0_OP_MODE_ADDR                MT6368_LDO_VANT18_OP_MODE2
#define MT6368_PMIC_RG_LDO_VANT18_HW0_OP_MODE_MASK                0x1
#define MT6368_PMIC_RG_LDO_VANT18_HW0_OP_MODE_SHIFT               0
#define MT6368_PMIC_RG_LDO_VANT18_HW1_OP_MODE_ADDR                MT6368_LDO_VANT18_OP_MODE2
#define MT6368_PMIC_RG_LDO_VANT18_HW1_OP_MODE_MASK                0x1
#define MT6368_PMIC_RG_LDO_VANT18_HW1_OP_MODE_SHIFT               1
#define MT6368_PMIC_RG_LDO_VANT18_HW2_OP_MODE_ADDR                MT6368_LDO_VANT18_OP_MODE2
#define MT6368_PMIC_RG_LDO_VANT18_HW2_OP_MODE_MASK                0x1
#define MT6368_PMIC_RG_LDO_VANT18_HW2_OP_MODE_SHIFT               2
#define MT6368_PMIC_RG_LDO_VANT18_HW3_OP_MODE_ADDR                MT6368_LDO_VANT18_OP_MODE2
#define MT6368_PMIC_RG_LDO_VANT18_HW3_OP_MODE_MASK                0x1
#define MT6368_PMIC_RG_LDO_VANT18_HW3_OP_MODE_SHIFT               3
#define MT6368_PMIC_RG_LDO_VANT18_HW4_OP_MODE_ADDR                MT6368_LDO_VANT18_OP_MODE2
#define MT6368_PMIC_RG_LDO_VANT18_HW4_OP_MODE_MASK                0x1
#define MT6368_PMIC_RG_LDO_VANT18_HW4_OP_MODE_SHIFT               4
#define MT6368_PMIC_RG_LDO_VANT18_HW5_OP_MODE_ADDR                MT6368_LDO_VANT18_OP_MODE2
#define MT6368_PMIC_RG_LDO_VANT18_HW5_OP_MODE_MASK                0x1
#define MT6368_PMIC_RG_LDO_VANT18_HW5_OP_MODE_SHIFT               5
#define MT6368_PMIC_RG_LDO_VANT18_HW6_OP_MODE_ADDR                MT6368_LDO_VANT18_OP_MODE2
#define MT6368_PMIC_RG_LDO_VANT18_HW6_OP_MODE_MASK                0x1
#define MT6368_PMIC_RG_LDO_VANT18_HW6_OP_MODE_SHIFT               6
#define MT6368_PMIC_RG_LDO_VIBR_EN_ADDR                           MT6368_LDO_VIBR_CON0
#define MT6368_PMIC_RG_LDO_VIBR_EN_MASK                           0x1
#define MT6368_PMIC_RG_LDO_VIBR_EN_SHIFT                          0
#define MT6368_PMIC_RG_LDO_VIBR_LP_ADDR                           MT6368_LDO_VIBR_CON0
#define MT6368_PMIC_RG_LDO_VIBR_LP_MASK                           0x1
#define MT6368_PMIC_RG_LDO_VIBR_LP_SHIFT                          1
#define MT6368_PMIC_RG_LDO_VIBR_STBTD_ADDR                        MT6368_LDO_VIBR_CON1
#define MT6368_PMIC_RG_LDO_VIBR_STBTD_MASK                        0x3
#define MT6368_PMIC_RG_LDO_VIBR_STBTD_SHIFT                       0
#define MT6368_PMIC_RG_LDO_VIBR_ULP_ADDR                          MT6368_LDO_VIBR_CON1
#define MT6368_PMIC_RG_LDO_VIBR_ULP_MASK                          0x1
#define MT6368_PMIC_RG_LDO_VIBR_ULP_SHIFT                         2
#define MT6368_PMIC_RG_LDO_VIBR_ONLV_EN_ADDR                      MT6368_LDO_VIBR_CON1
#define MT6368_PMIC_RG_LDO_VIBR_ONLV_EN_MASK                      0x1
#define MT6368_PMIC_RG_LDO_VIBR_ONLV_EN_SHIFT                     3
#define MT6368_PMIC_RG_LDO_VIBR_OCFB_EN_ADDR                      MT6368_LDO_VIBR_CON1
#define MT6368_PMIC_RG_LDO_VIBR_OCFB_EN_MASK                      0x1
#define MT6368_PMIC_RG_LDO_VIBR_OCFB_EN_SHIFT                     4
#define MT6368_PMIC_RG_LDO_VIBR_OC_MODE_ADDR                      MT6368_LDO_VIBR_CON1
#define MT6368_PMIC_RG_LDO_VIBR_OC_MODE_MASK                      0x1
#define MT6368_PMIC_RG_LDO_VIBR_OC_MODE_SHIFT                     5
#define MT6368_PMIC_RG_LDO_VIBR_OC_TSEL_ADDR                      MT6368_LDO_VIBR_CON1
#define MT6368_PMIC_RG_LDO_VIBR_OC_TSEL_MASK                      0x1
#define MT6368_PMIC_RG_LDO_VIBR_OC_TSEL_SHIFT                     6
#define MT6368_PMIC_RG_LDO_VIBR_DUMMY_LOAD_ADDR                   MT6368_LDO_VIBR_CON2
#define MT6368_PMIC_RG_LDO_VIBR_DUMMY_LOAD_MASK                   0x3
#define MT6368_PMIC_RG_LDO_VIBR_DUMMY_LOAD_SHIFT                  0
#define MT6368_PMIC_RG_LDO_VIBR_STB_26M_CKEN_EN_ADDR              MT6368_LDO_VIBR_CON2
#define MT6368_PMIC_RG_LDO_VIBR_STB_26M_CKEN_EN_MASK              0x1
#define MT6368_PMIC_RG_LDO_VIBR_STB_26M_CKEN_EN_SHIFT             6
#define MT6368_PMIC_RG_LDO_VIBR_CK_SW_MODE_ADDR                   MT6368_LDO_VIBR_CON2
#define MT6368_PMIC_RG_LDO_VIBR_CK_SW_MODE_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VIBR_CK_SW_MODE_SHIFT                  7
#define MT6368_PMIC_RG_LDO_VIBR_B_STB_FORCE_ADDR                  MT6368_LDO_VIBR_TEST_CON0
#define MT6368_PMIC_RG_LDO_VIBR_B_STB_FORCE_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VIBR_B_STB_FORCE_SHIFT                 4
#define MT6368_PMIC_RG_LDO_VIBR_L_STB_FORCE_ADDR                  MT6368_LDO_VIBR_TEST_CON0
#define MT6368_PMIC_RG_LDO_VIBR_L_STB_FORCE_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VIBR_L_STB_FORCE_SHIFT                 5
#define MT6368_PMIC_DA_VIBR_B_EN_ADDR                             MT6368_LDO_VIBR_MON
#define MT6368_PMIC_DA_VIBR_B_EN_MASK                             0x1
#define MT6368_PMIC_DA_VIBR_B_EN_SHIFT                            0
#define MT6368_PMIC_DA_VIBR_B_STB_ADDR                            MT6368_LDO_VIBR_MON
#define MT6368_PMIC_DA_VIBR_B_STB_MASK                            0x1
#define MT6368_PMIC_DA_VIBR_B_STB_SHIFT                           1
#define MT6368_PMIC_DA_VIBR_B_LP_ADDR                             MT6368_LDO_VIBR_MON
#define MT6368_PMIC_DA_VIBR_B_LP_MASK                             0x1
#define MT6368_PMIC_DA_VIBR_B_LP_SHIFT                            2
#define MT6368_PMIC_DA_VIBR_L_EN_ADDR                             MT6368_LDO_VIBR_MON
#define MT6368_PMIC_DA_VIBR_L_EN_MASK                             0x1
#define MT6368_PMIC_DA_VIBR_L_EN_SHIFT                            3
#define MT6368_PMIC_DA_VIBR_L_STB_ADDR                            MT6368_LDO_VIBR_MON
#define MT6368_PMIC_DA_VIBR_L_STB_MASK                            0x1
#define MT6368_PMIC_DA_VIBR_L_STB_SHIFT                           4
#define MT6368_PMIC_DA_VIBR_OCFB_EN_ADDR                          MT6368_LDO_VIBR_MON
#define MT6368_PMIC_DA_VIBR_OCFB_EN_MASK                          0x1
#define MT6368_PMIC_DA_VIBR_OCFB_EN_SHIFT                         5
#define MT6368_PMIC_DA_VIBR_DUMMY_LOAD_ADDR                       MT6368_LDO_VIBR_MON
#define MT6368_PMIC_DA_VIBR_DUMMY_LOAD_MASK                       0x3
#define MT6368_PMIC_DA_VIBR_DUMMY_LOAD_SHIFT                      6
#define MT6368_PMIC_RG_LDO_VIBR_RC0_OP_EN_ADDR                    MT6368_LDO_VIBR_OP_EN0
#define MT6368_PMIC_RG_LDO_VIBR_RC0_OP_EN_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VIBR_RC0_OP_EN_SHIFT                   0
#define MT6368_PMIC_RG_LDO_VIBR_RC1_OP_EN_ADDR                    MT6368_LDO_VIBR_OP_EN0
#define MT6368_PMIC_RG_LDO_VIBR_RC1_OP_EN_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VIBR_RC1_OP_EN_SHIFT                   1
#define MT6368_PMIC_RG_LDO_VIBR_RC2_OP_EN_ADDR                    MT6368_LDO_VIBR_OP_EN0
#define MT6368_PMIC_RG_LDO_VIBR_RC2_OP_EN_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VIBR_RC2_OP_EN_SHIFT                   2
#define MT6368_PMIC_RG_LDO_VIBR_RC3_OP_EN_ADDR                    MT6368_LDO_VIBR_OP_EN0
#define MT6368_PMIC_RG_LDO_VIBR_RC3_OP_EN_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VIBR_RC3_OP_EN_SHIFT                   3
#define MT6368_PMIC_RG_LDO_VIBR_RC4_OP_EN_ADDR                    MT6368_LDO_VIBR_OP_EN0
#define MT6368_PMIC_RG_LDO_VIBR_RC4_OP_EN_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VIBR_RC4_OP_EN_SHIFT                   4
#define MT6368_PMIC_RG_LDO_VIBR_RC5_OP_EN_ADDR                    MT6368_LDO_VIBR_OP_EN0
#define MT6368_PMIC_RG_LDO_VIBR_RC5_OP_EN_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VIBR_RC5_OP_EN_SHIFT                   5
#define MT6368_PMIC_RG_LDO_VIBR_RC6_OP_EN_ADDR                    MT6368_LDO_VIBR_OP_EN0
#define MT6368_PMIC_RG_LDO_VIBR_RC6_OP_EN_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VIBR_RC6_OP_EN_SHIFT                   6
#define MT6368_PMIC_RG_LDO_VIBR_RC7_OP_EN_ADDR                    MT6368_LDO_VIBR_OP_EN0
#define MT6368_PMIC_RG_LDO_VIBR_RC7_OP_EN_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VIBR_RC7_OP_EN_SHIFT                   7
#define MT6368_PMIC_RG_LDO_VIBR_RC8_OP_EN_ADDR                    MT6368_LDO_VIBR_OP_EN1
#define MT6368_PMIC_RG_LDO_VIBR_RC8_OP_EN_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VIBR_RC8_OP_EN_SHIFT                   0
#define MT6368_PMIC_RG_LDO_VIBR_RC9_OP_EN_ADDR                    MT6368_LDO_VIBR_OP_EN1
#define MT6368_PMIC_RG_LDO_VIBR_RC9_OP_EN_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VIBR_RC9_OP_EN_SHIFT                   1
#define MT6368_PMIC_RG_LDO_VIBR_RC10_OP_EN_ADDR                   MT6368_LDO_VIBR_OP_EN1
#define MT6368_PMIC_RG_LDO_VIBR_RC10_OP_EN_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VIBR_RC10_OP_EN_SHIFT                  2
#define MT6368_PMIC_RG_LDO_VIBR_RC11_OP_EN_ADDR                   MT6368_LDO_VIBR_OP_EN1
#define MT6368_PMIC_RG_LDO_VIBR_RC11_OP_EN_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VIBR_RC11_OP_EN_SHIFT                  3
#define MT6368_PMIC_RG_LDO_VIBR_RC12_OP_EN_ADDR                   MT6368_LDO_VIBR_OP_EN1
#define MT6368_PMIC_RG_LDO_VIBR_RC12_OP_EN_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VIBR_RC12_OP_EN_SHIFT                  4
#define MT6368_PMIC_RG_LDO_VIBR_RC13_OP_EN_ADDR                   MT6368_LDO_VIBR_OP_EN1
#define MT6368_PMIC_RG_LDO_VIBR_RC13_OP_EN_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VIBR_RC13_OP_EN_SHIFT                  5
#define MT6368_PMIC_RG_LDO_VIBR_HW0_OP_EN_ADDR                    MT6368_LDO_VIBR_OP_EN2
#define MT6368_PMIC_RG_LDO_VIBR_HW0_OP_EN_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VIBR_HW0_OP_EN_SHIFT                   0
#define MT6368_PMIC_RG_LDO_VIBR_HW1_OP_EN_ADDR                    MT6368_LDO_VIBR_OP_EN2
#define MT6368_PMIC_RG_LDO_VIBR_HW1_OP_EN_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VIBR_HW1_OP_EN_SHIFT                   1
#define MT6368_PMIC_RG_LDO_VIBR_HW2_OP_EN_ADDR                    MT6368_LDO_VIBR_OP_EN2
#define MT6368_PMIC_RG_LDO_VIBR_HW2_OP_EN_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VIBR_HW2_OP_EN_SHIFT                   2
#define MT6368_PMIC_RG_LDO_VIBR_HW3_OP_EN_ADDR                    MT6368_LDO_VIBR_OP_EN2
#define MT6368_PMIC_RG_LDO_VIBR_HW3_OP_EN_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VIBR_HW3_OP_EN_SHIFT                   3
#define MT6368_PMIC_RG_LDO_VIBR_HW4_OP_EN_ADDR                    MT6368_LDO_VIBR_OP_EN2
#define MT6368_PMIC_RG_LDO_VIBR_HW4_OP_EN_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VIBR_HW4_OP_EN_SHIFT                   4
#define MT6368_PMIC_RG_LDO_VIBR_HW5_OP_EN_ADDR                    MT6368_LDO_VIBR_OP_EN2
#define MT6368_PMIC_RG_LDO_VIBR_HW5_OP_EN_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VIBR_HW5_OP_EN_SHIFT                   5
#define MT6368_PMIC_RG_LDO_VIBR_HW6_OP_EN_ADDR                    MT6368_LDO_VIBR_OP_EN2
#define MT6368_PMIC_RG_LDO_VIBR_HW6_OP_EN_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VIBR_HW6_OP_EN_SHIFT                   6
#define MT6368_PMIC_RG_LDO_VIBR_SW_OP_EN_ADDR                     MT6368_LDO_VIBR_OP_EN2
#define MT6368_PMIC_RG_LDO_VIBR_SW_OP_EN_MASK                     0x1
#define MT6368_PMIC_RG_LDO_VIBR_SW_OP_EN_SHIFT                    7
#define MT6368_PMIC_RG_LDO_VIBR_RC0_OP_CFG_ADDR                   MT6368_LDO_VIBR_OP_CFG0
#define MT6368_PMIC_RG_LDO_VIBR_RC0_OP_CFG_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VIBR_RC0_OP_CFG_SHIFT                  0
#define MT6368_PMIC_RG_LDO_VIBR_RC1_OP_CFG_ADDR                   MT6368_LDO_VIBR_OP_CFG0
#define MT6368_PMIC_RG_LDO_VIBR_RC1_OP_CFG_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VIBR_RC1_OP_CFG_SHIFT                  1
#define MT6368_PMIC_RG_LDO_VIBR_RC2_OP_CFG_ADDR                   MT6368_LDO_VIBR_OP_CFG0
#define MT6368_PMIC_RG_LDO_VIBR_RC2_OP_CFG_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VIBR_RC2_OP_CFG_SHIFT                  2
#define MT6368_PMIC_RG_LDO_VIBR_RC3_OP_CFG_ADDR                   MT6368_LDO_VIBR_OP_CFG0
#define MT6368_PMIC_RG_LDO_VIBR_RC3_OP_CFG_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VIBR_RC3_OP_CFG_SHIFT                  3
#define MT6368_PMIC_RG_LDO_VIBR_RC4_OP_CFG_ADDR                   MT6368_LDO_VIBR_OP_CFG0
#define MT6368_PMIC_RG_LDO_VIBR_RC4_OP_CFG_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VIBR_RC4_OP_CFG_SHIFT                  4
#define MT6368_PMIC_RG_LDO_VIBR_RC5_OP_CFG_ADDR                   MT6368_LDO_VIBR_OP_CFG0
#define MT6368_PMIC_RG_LDO_VIBR_RC5_OP_CFG_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VIBR_RC5_OP_CFG_SHIFT                  5
#define MT6368_PMIC_RG_LDO_VIBR_RC6_OP_CFG_ADDR                   MT6368_LDO_VIBR_OP_CFG0
#define MT6368_PMIC_RG_LDO_VIBR_RC6_OP_CFG_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VIBR_RC6_OP_CFG_SHIFT                  6
#define MT6368_PMIC_RG_LDO_VIBR_RC7_OP_CFG_ADDR                   MT6368_LDO_VIBR_OP_CFG0
#define MT6368_PMIC_RG_LDO_VIBR_RC7_OP_CFG_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VIBR_RC7_OP_CFG_SHIFT                  7
#define MT6368_PMIC_RG_LDO_VIBR_RC8_OP_CFG_ADDR                   MT6368_LDO_VIBR_OP_CFG1
#define MT6368_PMIC_RG_LDO_VIBR_RC8_OP_CFG_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VIBR_RC8_OP_CFG_SHIFT                  0
#define MT6368_PMIC_RG_LDO_VIBR_RC9_OP_CFG_ADDR                   MT6368_LDO_VIBR_OP_CFG1
#define MT6368_PMIC_RG_LDO_VIBR_RC9_OP_CFG_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VIBR_RC9_OP_CFG_SHIFT                  1
#define MT6368_PMIC_RG_LDO_VIBR_RC10_OP_CFG_ADDR                  MT6368_LDO_VIBR_OP_CFG1
#define MT6368_PMIC_RG_LDO_VIBR_RC10_OP_CFG_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VIBR_RC10_OP_CFG_SHIFT                 2
#define MT6368_PMIC_RG_LDO_VIBR_RC11_OP_CFG_ADDR                  MT6368_LDO_VIBR_OP_CFG1
#define MT6368_PMIC_RG_LDO_VIBR_RC11_OP_CFG_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VIBR_RC11_OP_CFG_SHIFT                 3
#define MT6368_PMIC_RG_LDO_VIBR_RC12_OP_CFG_ADDR                  MT6368_LDO_VIBR_OP_CFG1
#define MT6368_PMIC_RG_LDO_VIBR_RC12_OP_CFG_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VIBR_RC12_OP_CFG_SHIFT                 4
#define MT6368_PMIC_RG_LDO_VIBR_RC13_OP_CFG_ADDR                  MT6368_LDO_VIBR_OP_CFG1
#define MT6368_PMIC_RG_LDO_VIBR_RC13_OP_CFG_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VIBR_RC13_OP_CFG_SHIFT                 5
#define MT6368_PMIC_RG_LDO_VIBR_HW0_OP_CFG_ADDR                   MT6368_LDO_VIBR_OP_CFG2
#define MT6368_PMIC_RG_LDO_VIBR_HW0_OP_CFG_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VIBR_HW0_OP_CFG_SHIFT                  0
#define MT6368_PMIC_RG_LDO_VIBR_HW1_OP_CFG_ADDR                   MT6368_LDO_VIBR_OP_CFG2
#define MT6368_PMIC_RG_LDO_VIBR_HW1_OP_CFG_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VIBR_HW1_OP_CFG_SHIFT                  1
#define MT6368_PMIC_RG_LDO_VIBR_HW2_OP_CFG_ADDR                   MT6368_LDO_VIBR_OP_CFG2
#define MT6368_PMIC_RG_LDO_VIBR_HW2_OP_CFG_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VIBR_HW2_OP_CFG_SHIFT                  2
#define MT6368_PMIC_RG_LDO_VIBR_HW3_OP_CFG_ADDR                   MT6368_LDO_VIBR_OP_CFG2
#define MT6368_PMIC_RG_LDO_VIBR_HW3_OP_CFG_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VIBR_HW3_OP_CFG_SHIFT                  3
#define MT6368_PMIC_RG_LDO_VIBR_HW4_OP_CFG_ADDR                   MT6368_LDO_VIBR_OP_CFG2
#define MT6368_PMIC_RG_LDO_VIBR_HW4_OP_CFG_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VIBR_HW4_OP_CFG_SHIFT                  4
#define MT6368_PMIC_RG_LDO_VIBR_HW5_OP_CFG_ADDR                   MT6368_LDO_VIBR_OP_CFG2
#define MT6368_PMIC_RG_LDO_VIBR_HW5_OP_CFG_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VIBR_HW5_OP_CFG_SHIFT                  5
#define MT6368_PMIC_RG_LDO_VIBR_HW6_OP_CFG_ADDR                   MT6368_LDO_VIBR_OP_CFG2
#define MT6368_PMIC_RG_LDO_VIBR_HW6_OP_CFG_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VIBR_HW6_OP_CFG_SHIFT                  6
#define MT6368_PMIC_RG_LDO_VIBR_SW_OP_CFG_ADDR                    MT6368_LDO_VIBR_OP_CFG2
#define MT6368_PMIC_RG_LDO_VIBR_SW_OP_CFG_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VIBR_SW_OP_CFG_SHIFT                   7
#define MT6368_PMIC_RG_LDO_VIBR_RC0_OP_MODE_ADDR                  MT6368_LDO_VIBR_OP_MODE0
#define MT6368_PMIC_RG_LDO_VIBR_RC0_OP_MODE_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VIBR_RC0_OP_MODE_SHIFT                 0
#define MT6368_PMIC_RG_LDO_VIBR_RC1_OP_MODE_ADDR                  MT6368_LDO_VIBR_OP_MODE0
#define MT6368_PMIC_RG_LDO_VIBR_RC1_OP_MODE_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VIBR_RC1_OP_MODE_SHIFT                 1
#define MT6368_PMIC_RG_LDO_VIBR_RC2_OP_MODE_ADDR                  MT6368_LDO_VIBR_OP_MODE0
#define MT6368_PMIC_RG_LDO_VIBR_RC2_OP_MODE_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VIBR_RC2_OP_MODE_SHIFT                 2
#define MT6368_PMIC_RG_LDO_VIBR_RC3_OP_MODE_ADDR                  MT6368_LDO_VIBR_OP_MODE0
#define MT6368_PMIC_RG_LDO_VIBR_RC3_OP_MODE_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VIBR_RC3_OP_MODE_SHIFT                 3
#define MT6368_PMIC_RG_LDO_VIBR_RC4_OP_MODE_ADDR                  MT6368_LDO_VIBR_OP_MODE0
#define MT6368_PMIC_RG_LDO_VIBR_RC4_OP_MODE_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VIBR_RC4_OP_MODE_SHIFT                 4
#define MT6368_PMIC_RG_LDO_VIBR_RC5_OP_MODE_ADDR                  MT6368_LDO_VIBR_OP_MODE0
#define MT6368_PMIC_RG_LDO_VIBR_RC5_OP_MODE_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VIBR_RC5_OP_MODE_SHIFT                 5
#define MT6368_PMIC_RG_LDO_VIBR_RC6_OP_MODE_ADDR                  MT6368_LDO_VIBR_OP_MODE0
#define MT6368_PMIC_RG_LDO_VIBR_RC6_OP_MODE_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VIBR_RC6_OP_MODE_SHIFT                 6
#define MT6368_PMIC_RG_LDO_VIBR_RC7_OP_MODE_ADDR                  MT6368_LDO_VIBR_OP_MODE0
#define MT6368_PMIC_RG_LDO_VIBR_RC7_OP_MODE_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VIBR_RC7_OP_MODE_SHIFT                 7
#define MT6368_PMIC_RG_LDO_VIBR_RC8_OP_MODE_ADDR                  MT6368_LDO_VIBR_OP_MODE1
#define MT6368_PMIC_RG_LDO_VIBR_RC8_OP_MODE_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VIBR_RC8_OP_MODE_SHIFT                 0
#define MT6368_PMIC_RG_LDO_VIBR_RC9_OP_MODE_ADDR                  MT6368_LDO_VIBR_OP_MODE1
#define MT6368_PMIC_RG_LDO_VIBR_RC9_OP_MODE_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VIBR_RC9_OP_MODE_SHIFT                 1
#define MT6368_PMIC_RG_LDO_VIBR_RC10_OP_MODE_ADDR                 MT6368_LDO_VIBR_OP_MODE1
#define MT6368_PMIC_RG_LDO_VIBR_RC10_OP_MODE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VIBR_RC10_OP_MODE_SHIFT                2
#define MT6368_PMIC_RG_LDO_VIBR_RC11_OP_MODE_ADDR                 MT6368_LDO_VIBR_OP_MODE1
#define MT6368_PMIC_RG_LDO_VIBR_RC11_OP_MODE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VIBR_RC11_OP_MODE_SHIFT                3
#define MT6368_PMIC_RG_LDO_VIBR_RC12_OP_MODE_ADDR                 MT6368_LDO_VIBR_OP_MODE1
#define MT6368_PMIC_RG_LDO_VIBR_RC12_OP_MODE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VIBR_RC12_OP_MODE_SHIFT                4
#define MT6368_PMIC_RG_LDO_VIBR_RC13_OP_MODE_ADDR                 MT6368_LDO_VIBR_OP_MODE1
#define MT6368_PMIC_RG_LDO_VIBR_RC13_OP_MODE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VIBR_RC13_OP_MODE_SHIFT                5
#define MT6368_PMIC_RG_LDO_VIBR_HW0_OP_MODE_ADDR                  MT6368_LDO_VIBR_OP_MODE2
#define MT6368_PMIC_RG_LDO_VIBR_HW0_OP_MODE_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VIBR_HW0_OP_MODE_SHIFT                 0
#define MT6368_PMIC_RG_LDO_VIBR_HW1_OP_MODE_ADDR                  MT6368_LDO_VIBR_OP_MODE2
#define MT6368_PMIC_RG_LDO_VIBR_HW1_OP_MODE_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VIBR_HW1_OP_MODE_SHIFT                 1
#define MT6368_PMIC_RG_LDO_VIBR_HW2_OP_MODE_ADDR                  MT6368_LDO_VIBR_OP_MODE2
#define MT6368_PMIC_RG_LDO_VIBR_HW2_OP_MODE_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VIBR_HW2_OP_MODE_SHIFT                 2
#define MT6368_PMIC_RG_LDO_VIBR_HW3_OP_MODE_ADDR                  MT6368_LDO_VIBR_OP_MODE2
#define MT6368_PMIC_RG_LDO_VIBR_HW3_OP_MODE_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VIBR_HW3_OP_MODE_SHIFT                 3
#define MT6368_PMIC_RG_LDO_VIBR_HW4_OP_MODE_ADDR                  MT6368_LDO_VIBR_OP_MODE2
#define MT6368_PMIC_RG_LDO_VIBR_HW4_OP_MODE_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VIBR_HW4_OP_MODE_SHIFT                 4
#define MT6368_PMIC_RG_LDO_VIBR_HW5_OP_MODE_ADDR                  MT6368_LDO_VIBR_OP_MODE2
#define MT6368_PMIC_RG_LDO_VIBR_HW5_OP_MODE_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VIBR_HW5_OP_MODE_SHIFT                 5
#define MT6368_PMIC_RG_LDO_VIBR_HW6_OP_MODE_ADDR                  MT6368_LDO_VIBR_OP_MODE2
#define MT6368_PMIC_RG_LDO_VIBR_HW6_OP_MODE_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VIBR_HW6_OP_MODE_SHIFT                 6
#define MT6368_PMIC_RG_LDO_VIO28_EN_ADDR                          MT6368_LDO_VIO28_CON0
#define MT6368_PMIC_RG_LDO_VIO28_EN_MASK                          0x1
#define MT6368_PMIC_RG_LDO_VIO28_EN_SHIFT                         0
#define MT6368_PMIC_RG_LDO_VIO28_LP_ADDR                          MT6368_LDO_VIO28_CON0
#define MT6368_PMIC_RG_LDO_VIO28_LP_MASK                          0x1
#define MT6368_PMIC_RG_LDO_VIO28_LP_SHIFT                         1
#define MT6368_PMIC_RG_LDO_VIO28_STBTD_ADDR                       MT6368_LDO_VIO28_CON1
#define MT6368_PMIC_RG_LDO_VIO28_STBTD_MASK                       0x3
#define MT6368_PMIC_RG_LDO_VIO28_STBTD_SHIFT                      0
#define MT6368_PMIC_RG_LDO_VIO28_ULP_ADDR                         MT6368_LDO_VIO28_CON1
#define MT6368_PMIC_RG_LDO_VIO28_ULP_MASK                         0x1
#define MT6368_PMIC_RG_LDO_VIO28_ULP_SHIFT                        2
#define MT6368_PMIC_RG_LDO_VIO28_ONLV_EN_ADDR                     MT6368_LDO_VIO28_CON1
#define MT6368_PMIC_RG_LDO_VIO28_ONLV_EN_MASK                     0x1
#define MT6368_PMIC_RG_LDO_VIO28_ONLV_EN_SHIFT                    3
#define MT6368_PMIC_RG_LDO_VIO28_OCFB_EN_ADDR                     MT6368_LDO_VIO28_CON1
#define MT6368_PMIC_RG_LDO_VIO28_OCFB_EN_MASK                     0x1
#define MT6368_PMIC_RG_LDO_VIO28_OCFB_EN_SHIFT                    4
#define MT6368_PMIC_RG_LDO_VIO28_OC_MODE_ADDR                     MT6368_LDO_VIO28_CON1
#define MT6368_PMIC_RG_LDO_VIO28_OC_MODE_MASK                     0x1
#define MT6368_PMIC_RG_LDO_VIO28_OC_MODE_SHIFT                    5
#define MT6368_PMIC_RG_LDO_VIO28_OC_TSEL_ADDR                     MT6368_LDO_VIO28_CON1
#define MT6368_PMIC_RG_LDO_VIO28_OC_TSEL_MASK                     0x1
#define MT6368_PMIC_RG_LDO_VIO28_OC_TSEL_SHIFT                    6
#define MT6368_PMIC_RG_LDO_VIO28_DUMMY_LOAD_ADDR                  MT6368_LDO_VIO28_CON2
#define MT6368_PMIC_RG_LDO_VIO28_DUMMY_LOAD_MASK                  0x3
#define MT6368_PMIC_RG_LDO_VIO28_DUMMY_LOAD_SHIFT                 0
#define MT6368_PMIC_RG_LDO_VIO28_STB_26M_CKEN_EN_ADDR             MT6368_LDO_VIO28_CON2
#define MT6368_PMIC_RG_LDO_VIO28_STB_26M_CKEN_EN_MASK             0x1
#define MT6368_PMIC_RG_LDO_VIO28_STB_26M_CKEN_EN_SHIFT            6
#define MT6368_PMIC_RG_LDO_VIO28_CK_SW_MODE_ADDR                  MT6368_LDO_VIO28_CON2
#define MT6368_PMIC_RG_LDO_VIO28_CK_SW_MODE_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VIO28_CK_SW_MODE_SHIFT                 7
#define MT6368_PMIC_RG_LDO_VIO28_B_STB_FORCE_ADDR                 MT6368_LDO_VIO28_TEST_CON0
#define MT6368_PMIC_RG_LDO_VIO28_B_STB_FORCE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VIO28_B_STB_FORCE_SHIFT                4
#define MT6368_PMIC_RG_LDO_VIO28_L_STB_FORCE_ADDR                 MT6368_LDO_VIO28_TEST_CON0
#define MT6368_PMIC_RG_LDO_VIO28_L_STB_FORCE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VIO28_L_STB_FORCE_SHIFT                5
#define MT6368_PMIC_DA_VIO28_B_EN_ADDR                            MT6368_LDO_VIO28_MON
#define MT6368_PMIC_DA_VIO28_B_EN_MASK                            0x1
#define MT6368_PMIC_DA_VIO28_B_EN_SHIFT                           0
#define MT6368_PMIC_DA_VIO28_B_STB_ADDR                           MT6368_LDO_VIO28_MON
#define MT6368_PMIC_DA_VIO28_B_STB_MASK                           0x1
#define MT6368_PMIC_DA_VIO28_B_STB_SHIFT                          1
#define MT6368_PMIC_DA_VIO28_B_LP_ADDR                            MT6368_LDO_VIO28_MON
#define MT6368_PMIC_DA_VIO28_B_LP_MASK                            0x1
#define MT6368_PMIC_DA_VIO28_B_LP_SHIFT                           2
#define MT6368_PMIC_DA_VIO28_L_EN_ADDR                            MT6368_LDO_VIO28_MON
#define MT6368_PMIC_DA_VIO28_L_EN_MASK                            0x1
#define MT6368_PMIC_DA_VIO28_L_EN_SHIFT                           3
#define MT6368_PMIC_DA_VIO28_L_STB_ADDR                           MT6368_LDO_VIO28_MON
#define MT6368_PMIC_DA_VIO28_L_STB_MASK                           0x1
#define MT6368_PMIC_DA_VIO28_L_STB_SHIFT                          4
#define MT6368_PMIC_DA_VIO28_OCFB_EN_ADDR                         MT6368_LDO_VIO28_MON
#define MT6368_PMIC_DA_VIO28_OCFB_EN_MASK                         0x1
#define MT6368_PMIC_DA_VIO28_OCFB_EN_SHIFT                        5
#define MT6368_PMIC_DA_VIO28_DUMMY_LOAD_ADDR                      MT6368_LDO_VIO28_MON
#define MT6368_PMIC_DA_VIO28_DUMMY_LOAD_MASK                      0x3
#define MT6368_PMIC_DA_VIO28_DUMMY_LOAD_SHIFT                     6
#define MT6368_PMIC_RG_LDO_VIO28_RC0_OP_EN_ADDR                   MT6368_LDO_VIO28_OP_EN0
#define MT6368_PMIC_RG_LDO_VIO28_RC0_OP_EN_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VIO28_RC0_OP_EN_SHIFT                  0
#define MT6368_PMIC_RG_LDO_VIO28_RC1_OP_EN_ADDR                   MT6368_LDO_VIO28_OP_EN0
#define MT6368_PMIC_RG_LDO_VIO28_RC1_OP_EN_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VIO28_RC1_OP_EN_SHIFT                  1
#define MT6368_PMIC_RG_LDO_VIO28_RC2_OP_EN_ADDR                   MT6368_LDO_VIO28_OP_EN0
#define MT6368_PMIC_RG_LDO_VIO28_RC2_OP_EN_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VIO28_RC2_OP_EN_SHIFT                  2
#define MT6368_PMIC_RG_LDO_VIO28_RC3_OP_EN_ADDR                   MT6368_LDO_VIO28_OP_EN0
#define MT6368_PMIC_RG_LDO_VIO28_RC3_OP_EN_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VIO28_RC3_OP_EN_SHIFT                  3
#define MT6368_PMIC_RG_LDO_VIO28_RC4_OP_EN_ADDR                   MT6368_LDO_VIO28_OP_EN0
#define MT6368_PMIC_RG_LDO_VIO28_RC4_OP_EN_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VIO28_RC4_OP_EN_SHIFT                  4
#define MT6368_PMIC_RG_LDO_VIO28_RC5_OP_EN_ADDR                   MT6368_LDO_VIO28_OP_EN0
#define MT6368_PMIC_RG_LDO_VIO28_RC5_OP_EN_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VIO28_RC5_OP_EN_SHIFT                  5
#define MT6368_PMIC_RG_LDO_VIO28_RC6_OP_EN_ADDR                   MT6368_LDO_VIO28_OP_EN0
#define MT6368_PMIC_RG_LDO_VIO28_RC6_OP_EN_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VIO28_RC6_OP_EN_SHIFT                  6
#define MT6368_PMIC_RG_LDO_VIO28_RC7_OP_EN_ADDR                   MT6368_LDO_VIO28_OP_EN0
#define MT6368_PMIC_RG_LDO_VIO28_RC7_OP_EN_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VIO28_RC7_OP_EN_SHIFT                  7
#define MT6368_PMIC_RG_LDO_VIO28_RC8_OP_EN_ADDR                   MT6368_LDO_VIO28_OP_EN1
#define MT6368_PMIC_RG_LDO_VIO28_RC8_OP_EN_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VIO28_RC8_OP_EN_SHIFT                  0
#define MT6368_PMIC_RG_LDO_VIO28_RC9_OP_EN_ADDR                   MT6368_LDO_VIO28_OP_EN1
#define MT6368_PMIC_RG_LDO_VIO28_RC9_OP_EN_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VIO28_RC9_OP_EN_SHIFT                  1
#define MT6368_PMIC_RG_LDO_VIO28_RC10_OP_EN_ADDR                  MT6368_LDO_VIO28_OP_EN1
#define MT6368_PMIC_RG_LDO_VIO28_RC10_OP_EN_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VIO28_RC10_OP_EN_SHIFT                 2
#define MT6368_PMIC_RG_LDO_VIO28_RC11_OP_EN_ADDR                  MT6368_LDO_VIO28_OP_EN1
#define MT6368_PMIC_RG_LDO_VIO28_RC11_OP_EN_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VIO28_RC11_OP_EN_SHIFT                 3
#define MT6368_PMIC_RG_LDO_VIO28_RC12_OP_EN_ADDR                  MT6368_LDO_VIO28_OP_EN1
#define MT6368_PMIC_RG_LDO_VIO28_RC12_OP_EN_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VIO28_RC12_OP_EN_SHIFT                 4
#define MT6368_PMIC_RG_LDO_VIO28_RC13_OP_EN_ADDR                  MT6368_LDO_VIO28_OP_EN1
#define MT6368_PMIC_RG_LDO_VIO28_RC13_OP_EN_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VIO28_RC13_OP_EN_SHIFT                 5
#define MT6368_PMIC_RG_LDO_VIO28_HW0_OP_EN_ADDR                   MT6368_LDO_VIO28_OP_EN2
#define MT6368_PMIC_RG_LDO_VIO28_HW0_OP_EN_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VIO28_HW0_OP_EN_SHIFT                  0
#define MT6368_PMIC_RG_LDO_VIO28_HW1_OP_EN_ADDR                   MT6368_LDO_VIO28_OP_EN2
#define MT6368_PMIC_RG_LDO_VIO28_HW1_OP_EN_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VIO28_HW1_OP_EN_SHIFT                  1
#define MT6368_PMIC_RG_LDO_VIO28_HW2_OP_EN_ADDR                   MT6368_LDO_VIO28_OP_EN2
#define MT6368_PMIC_RG_LDO_VIO28_HW2_OP_EN_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VIO28_HW2_OP_EN_SHIFT                  2
#define MT6368_PMIC_RG_LDO_VIO28_HW3_OP_EN_ADDR                   MT6368_LDO_VIO28_OP_EN2
#define MT6368_PMIC_RG_LDO_VIO28_HW3_OP_EN_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VIO28_HW3_OP_EN_SHIFT                  3
#define MT6368_PMIC_RG_LDO_VIO28_HW4_OP_EN_ADDR                   MT6368_LDO_VIO28_OP_EN2
#define MT6368_PMIC_RG_LDO_VIO28_HW4_OP_EN_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VIO28_HW4_OP_EN_SHIFT                  4
#define MT6368_PMIC_RG_LDO_VIO28_HW5_OP_EN_ADDR                   MT6368_LDO_VIO28_OP_EN2
#define MT6368_PMIC_RG_LDO_VIO28_HW5_OP_EN_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VIO28_HW5_OP_EN_SHIFT                  5
#define MT6368_PMIC_RG_LDO_VIO28_HW6_OP_EN_ADDR                   MT6368_LDO_VIO28_OP_EN2
#define MT6368_PMIC_RG_LDO_VIO28_HW6_OP_EN_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VIO28_HW6_OP_EN_SHIFT                  6
#define MT6368_PMIC_RG_LDO_VIO28_SW_OP_EN_ADDR                    MT6368_LDO_VIO28_OP_EN2
#define MT6368_PMIC_RG_LDO_VIO28_SW_OP_EN_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VIO28_SW_OP_EN_SHIFT                   7
#define MT6368_PMIC_RG_LDO_VIO28_RC0_OP_CFG_ADDR                  MT6368_LDO_VIO28_OP_CFG0
#define MT6368_PMIC_RG_LDO_VIO28_RC0_OP_CFG_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VIO28_RC0_OP_CFG_SHIFT                 0
#define MT6368_PMIC_RG_LDO_VIO28_RC1_OP_CFG_ADDR                  MT6368_LDO_VIO28_OP_CFG0
#define MT6368_PMIC_RG_LDO_VIO28_RC1_OP_CFG_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VIO28_RC1_OP_CFG_SHIFT                 1
#define MT6368_PMIC_RG_LDO_VIO28_RC2_OP_CFG_ADDR                  MT6368_LDO_VIO28_OP_CFG0
#define MT6368_PMIC_RG_LDO_VIO28_RC2_OP_CFG_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VIO28_RC2_OP_CFG_SHIFT                 2
#define MT6368_PMIC_RG_LDO_VIO28_RC3_OP_CFG_ADDR                  MT6368_LDO_VIO28_OP_CFG0
#define MT6368_PMIC_RG_LDO_VIO28_RC3_OP_CFG_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VIO28_RC3_OP_CFG_SHIFT                 3
#define MT6368_PMIC_RG_LDO_VIO28_RC4_OP_CFG_ADDR                  MT6368_LDO_VIO28_OP_CFG0
#define MT6368_PMIC_RG_LDO_VIO28_RC4_OP_CFG_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VIO28_RC4_OP_CFG_SHIFT                 4
#define MT6368_PMIC_RG_LDO_VIO28_RC5_OP_CFG_ADDR                  MT6368_LDO_VIO28_OP_CFG0
#define MT6368_PMIC_RG_LDO_VIO28_RC5_OP_CFG_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VIO28_RC5_OP_CFG_SHIFT                 5
#define MT6368_PMIC_RG_LDO_VIO28_RC6_OP_CFG_ADDR                  MT6368_LDO_VIO28_OP_CFG0
#define MT6368_PMIC_RG_LDO_VIO28_RC6_OP_CFG_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VIO28_RC6_OP_CFG_SHIFT                 6
#define MT6368_PMIC_RG_LDO_VIO28_RC7_OP_CFG_ADDR                  MT6368_LDO_VIO28_OP_CFG0
#define MT6368_PMIC_RG_LDO_VIO28_RC7_OP_CFG_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VIO28_RC7_OP_CFG_SHIFT                 7
#define MT6368_PMIC_RG_LDO_VIO28_RC8_OP_CFG_ADDR                  MT6368_LDO_VIO28_OP_CFG1
#define MT6368_PMIC_RG_LDO_VIO28_RC8_OP_CFG_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VIO28_RC8_OP_CFG_SHIFT                 0
#define MT6368_PMIC_RG_LDO_VIO28_RC9_OP_CFG_ADDR                  MT6368_LDO_VIO28_OP_CFG1
#define MT6368_PMIC_RG_LDO_VIO28_RC9_OP_CFG_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VIO28_RC9_OP_CFG_SHIFT                 1
#define MT6368_PMIC_RG_LDO_VIO28_RC10_OP_CFG_ADDR                 MT6368_LDO_VIO28_OP_CFG1
#define MT6368_PMIC_RG_LDO_VIO28_RC10_OP_CFG_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VIO28_RC10_OP_CFG_SHIFT                2
#define MT6368_PMIC_RG_LDO_VIO28_RC11_OP_CFG_ADDR                 MT6368_LDO_VIO28_OP_CFG1
#define MT6368_PMIC_RG_LDO_VIO28_RC11_OP_CFG_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VIO28_RC11_OP_CFG_SHIFT                3
#define MT6368_PMIC_RG_LDO_VIO28_RC12_OP_CFG_ADDR                 MT6368_LDO_VIO28_OP_CFG1
#define MT6368_PMIC_RG_LDO_VIO28_RC12_OP_CFG_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VIO28_RC12_OP_CFG_SHIFT                4
#define MT6368_PMIC_RG_LDO_VIO28_RC13_OP_CFG_ADDR                 MT6368_LDO_VIO28_OP_CFG1
#define MT6368_PMIC_RG_LDO_VIO28_RC13_OP_CFG_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VIO28_RC13_OP_CFG_SHIFT                5
#define MT6368_PMIC_RG_LDO_VIO28_HW0_OP_CFG_ADDR                  MT6368_LDO_VIO28_OP_CFG2
#define MT6368_PMIC_RG_LDO_VIO28_HW0_OP_CFG_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VIO28_HW0_OP_CFG_SHIFT                 0
#define MT6368_PMIC_RG_LDO_VIO28_HW1_OP_CFG_ADDR                  MT6368_LDO_VIO28_OP_CFG2
#define MT6368_PMIC_RG_LDO_VIO28_HW1_OP_CFG_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VIO28_HW1_OP_CFG_SHIFT                 1
#define MT6368_PMIC_RG_LDO_VIO28_HW2_OP_CFG_ADDR                  MT6368_LDO_VIO28_OP_CFG2
#define MT6368_PMIC_RG_LDO_VIO28_HW2_OP_CFG_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VIO28_HW2_OP_CFG_SHIFT                 2
#define MT6368_PMIC_RG_LDO_VIO28_HW3_OP_CFG_ADDR                  MT6368_LDO_VIO28_OP_CFG2
#define MT6368_PMIC_RG_LDO_VIO28_HW3_OP_CFG_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VIO28_HW3_OP_CFG_SHIFT                 3
#define MT6368_PMIC_RG_LDO_VIO28_HW4_OP_CFG_ADDR                  MT6368_LDO_VIO28_OP_CFG2
#define MT6368_PMIC_RG_LDO_VIO28_HW4_OP_CFG_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VIO28_HW4_OP_CFG_SHIFT                 4
#define MT6368_PMIC_RG_LDO_VIO28_HW5_OP_CFG_ADDR                  MT6368_LDO_VIO28_OP_CFG2
#define MT6368_PMIC_RG_LDO_VIO28_HW5_OP_CFG_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VIO28_HW5_OP_CFG_SHIFT                 5
#define MT6368_PMIC_RG_LDO_VIO28_HW6_OP_CFG_ADDR                  MT6368_LDO_VIO28_OP_CFG2
#define MT6368_PMIC_RG_LDO_VIO28_HW6_OP_CFG_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VIO28_HW6_OP_CFG_SHIFT                 6
#define MT6368_PMIC_RG_LDO_VIO28_SW_OP_CFG_ADDR                   MT6368_LDO_VIO28_OP_CFG2
#define MT6368_PMIC_RG_LDO_VIO28_SW_OP_CFG_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VIO28_SW_OP_CFG_SHIFT                  7
#define MT6368_PMIC_RG_LDO_VIO28_RC0_OP_MODE_ADDR                 MT6368_LDO_VIO28_OP_MODE0
#define MT6368_PMIC_RG_LDO_VIO28_RC0_OP_MODE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VIO28_RC0_OP_MODE_SHIFT                0
#define MT6368_PMIC_RG_LDO_VIO28_RC1_OP_MODE_ADDR                 MT6368_LDO_VIO28_OP_MODE0
#define MT6368_PMIC_RG_LDO_VIO28_RC1_OP_MODE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VIO28_RC1_OP_MODE_SHIFT                1
#define MT6368_PMIC_RG_LDO_VIO28_RC2_OP_MODE_ADDR                 MT6368_LDO_VIO28_OP_MODE0
#define MT6368_PMIC_RG_LDO_VIO28_RC2_OP_MODE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VIO28_RC2_OP_MODE_SHIFT                2
#define MT6368_PMIC_RG_LDO_VIO28_RC3_OP_MODE_ADDR                 MT6368_LDO_VIO28_OP_MODE0
#define MT6368_PMIC_RG_LDO_VIO28_RC3_OP_MODE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VIO28_RC3_OP_MODE_SHIFT                3
#define MT6368_PMIC_RG_LDO_VIO28_RC4_OP_MODE_ADDR                 MT6368_LDO_VIO28_OP_MODE0
#define MT6368_PMIC_RG_LDO_VIO28_RC4_OP_MODE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VIO28_RC4_OP_MODE_SHIFT                4
#define MT6368_PMIC_RG_LDO_VIO28_RC5_OP_MODE_ADDR                 MT6368_LDO_VIO28_OP_MODE0
#define MT6368_PMIC_RG_LDO_VIO28_RC5_OP_MODE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VIO28_RC5_OP_MODE_SHIFT                5
#define MT6368_PMIC_RG_LDO_VIO28_RC6_OP_MODE_ADDR                 MT6368_LDO_VIO28_OP_MODE0
#define MT6368_PMIC_RG_LDO_VIO28_RC6_OP_MODE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VIO28_RC6_OP_MODE_SHIFT                6
#define MT6368_PMIC_RG_LDO_VIO28_RC7_OP_MODE_ADDR                 MT6368_LDO_VIO28_OP_MODE0
#define MT6368_PMIC_RG_LDO_VIO28_RC7_OP_MODE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VIO28_RC7_OP_MODE_SHIFT                7
#define MT6368_PMIC_RG_LDO_VIO28_RC8_OP_MODE_ADDR                 MT6368_LDO_VIO28_OP_MODE1
#define MT6368_PMIC_RG_LDO_VIO28_RC8_OP_MODE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VIO28_RC8_OP_MODE_SHIFT                0
#define MT6368_PMIC_RG_LDO_VIO28_RC9_OP_MODE_ADDR                 MT6368_LDO_VIO28_OP_MODE1
#define MT6368_PMIC_RG_LDO_VIO28_RC9_OP_MODE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VIO28_RC9_OP_MODE_SHIFT                1
#define MT6368_PMIC_RG_LDO_VIO28_RC10_OP_MODE_ADDR                MT6368_LDO_VIO28_OP_MODE1
#define MT6368_PMIC_RG_LDO_VIO28_RC10_OP_MODE_MASK                0x1
#define MT6368_PMIC_RG_LDO_VIO28_RC10_OP_MODE_SHIFT               2
#define MT6368_PMIC_RG_LDO_VIO28_RC11_OP_MODE_ADDR                MT6368_LDO_VIO28_OP_MODE1
#define MT6368_PMIC_RG_LDO_VIO28_RC11_OP_MODE_MASK                0x1
#define MT6368_PMIC_RG_LDO_VIO28_RC11_OP_MODE_SHIFT               3
#define MT6368_PMIC_RG_LDO_VIO28_RC12_OP_MODE_ADDR                MT6368_LDO_VIO28_OP_MODE1
#define MT6368_PMIC_RG_LDO_VIO28_RC12_OP_MODE_MASK                0x1
#define MT6368_PMIC_RG_LDO_VIO28_RC12_OP_MODE_SHIFT               4
#define MT6368_PMIC_RG_LDO_VIO28_RC13_OP_MODE_ADDR                MT6368_LDO_VIO28_OP_MODE1
#define MT6368_PMIC_RG_LDO_VIO28_RC13_OP_MODE_MASK                0x1
#define MT6368_PMIC_RG_LDO_VIO28_RC13_OP_MODE_SHIFT               5
#define MT6368_PMIC_RG_LDO_VIO28_HW0_OP_MODE_ADDR                 MT6368_LDO_VIO28_OP_MODE2
#define MT6368_PMIC_RG_LDO_VIO28_HW0_OP_MODE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VIO28_HW0_OP_MODE_SHIFT                0
#define MT6368_PMIC_RG_LDO_VIO28_HW1_OP_MODE_ADDR                 MT6368_LDO_VIO28_OP_MODE2
#define MT6368_PMIC_RG_LDO_VIO28_HW1_OP_MODE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VIO28_HW1_OP_MODE_SHIFT                1
#define MT6368_PMIC_RG_LDO_VIO28_HW2_OP_MODE_ADDR                 MT6368_LDO_VIO28_OP_MODE2
#define MT6368_PMIC_RG_LDO_VIO28_HW2_OP_MODE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VIO28_HW2_OP_MODE_SHIFT                2
#define MT6368_PMIC_RG_LDO_VIO28_HW3_OP_MODE_ADDR                 MT6368_LDO_VIO28_OP_MODE2
#define MT6368_PMIC_RG_LDO_VIO28_HW3_OP_MODE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VIO28_HW3_OP_MODE_SHIFT                3
#define MT6368_PMIC_RG_LDO_VIO28_HW4_OP_MODE_ADDR                 MT6368_LDO_VIO28_OP_MODE2
#define MT6368_PMIC_RG_LDO_VIO28_HW4_OP_MODE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VIO28_HW4_OP_MODE_SHIFT                4
#define MT6368_PMIC_RG_LDO_VIO28_HW5_OP_MODE_ADDR                 MT6368_LDO_VIO28_OP_MODE2
#define MT6368_PMIC_RG_LDO_VIO28_HW5_OP_MODE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VIO28_HW5_OP_MODE_SHIFT                5
#define MT6368_PMIC_RG_LDO_VIO28_HW6_OP_MODE_ADDR                 MT6368_LDO_VIO28_OP_MODE2
#define MT6368_PMIC_RG_LDO_VIO28_HW6_OP_MODE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VIO28_HW6_OP_MODE_SHIFT                6
#define MT6368_PMIC_RG_LDO_VFP_EN_ADDR                            MT6368_LDO_VFP_CON0
#define MT6368_PMIC_RG_LDO_VFP_EN_MASK                            0x1
#define MT6368_PMIC_RG_LDO_VFP_EN_SHIFT                           0
#define MT6368_PMIC_RG_LDO_VFP_LP_ADDR                            MT6368_LDO_VFP_CON0
#define MT6368_PMIC_RG_LDO_VFP_LP_MASK                            0x1
#define MT6368_PMIC_RG_LDO_VFP_LP_SHIFT                           1
#define MT6368_PMIC_RG_LDO_VFP_STBTD_ADDR                         MT6368_LDO_VFP_CON1
#define MT6368_PMIC_RG_LDO_VFP_STBTD_MASK                         0x3
#define MT6368_PMIC_RG_LDO_VFP_STBTD_SHIFT                        0
#define MT6368_PMIC_RG_LDO_VFP_ULP_ADDR                           MT6368_LDO_VFP_CON1
#define MT6368_PMIC_RG_LDO_VFP_ULP_MASK                           0x1
#define MT6368_PMIC_RG_LDO_VFP_ULP_SHIFT                          2
#define MT6368_PMIC_RG_LDO_VFP_ONLV_EN_ADDR                       MT6368_LDO_VFP_CON1
#define MT6368_PMIC_RG_LDO_VFP_ONLV_EN_MASK                       0x1
#define MT6368_PMIC_RG_LDO_VFP_ONLV_EN_SHIFT                      3
#define MT6368_PMIC_RG_LDO_VFP_OCFB_EN_ADDR                       MT6368_LDO_VFP_CON1
#define MT6368_PMIC_RG_LDO_VFP_OCFB_EN_MASK                       0x1
#define MT6368_PMIC_RG_LDO_VFP_OCFB_EN_SHIFT                      4
#define MT6368_PMIC_RG_LDO_VFP_OC_MODE_ADDR                       MT6368_LDO_VFP_CON1
#define MT6368_PMIC_RG_LDO_VFP_OC_MODE_MASK                       0x1
#define MT6368_PMIC_RG_LDO_VFP_OC_MODE_SHIFT                      5
#define MT6368_PMIC_RG_LDO_VFP_OC_TSEL_ADDR                       MT6368_LDO_VFP_CON1
#define MT6368_PMIC_RG_LDO_VFP_OC_TSEL_MASK                       0x1
#define MT6368_PMIC_RG_LDO_VFP_OC_TSEL_SHIFT                      6
#define MT6368_PMIC_RG_LDO_VFP_DUMMY_LOAD_ADDR                    MT6368_LDO_VFP_CON2
#define MT6368_PMIC_RG_LDO_VFP_DUMMY_LOAD_MASK                    0x3
#define MT6368_PMIC_RG_LDO_VFP_DUMMY_LOAD_SHIFT                   0
#define MT6368_PMIC_RG_LDO_VFP_STB_26M_CKEN_EN_ADDR               MT6368_LDO_VFP_CON2
#define MT6368_PMIC_RG_LDO_VFP_STB_26M_CKEN_EN_MASK               0x1
#define MT6368_PMIC_RG_LDO_VFP_STB_26M_CKEN_EN_SHIFT              6
#define MT6368_PMIC_RG_LDO_VFP_CK_SW_MODE_ADDR                    MT6368_LDO_VFP_CON2
#define MT6368_PMIC_RG_LDO_VFP_CK_SW_MODE_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VFP_CK_SW_MODE_SHIFT                   7
#define MT6368_PMIC_RG_LDO_VFP_B_STB_FORCE_ADDR                   MT6368_LDO_VFP_TEST_CON0
#define MT6368_PMIC_RG_LDO_VFP_B_STB_FORCE_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VFP_B_STB_FORCE_SHIFT                  4
#define MT6368_PMIC_RG_LDO_VFP_L_STB_FORCE_ADDR                   MT6368_LDO_VFP_TEST_CON0
#define MT6368_PMIC_RG_LDO_VFP_L_STB_FORCE_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VFP_L_STB_FORCE_SHIFT                  5
#define MT6368_PMIC_DA_VFP_B_EN_ADDR                              MT6368_LDO_VFP_MON
#define MT6368_PMIC_DA_VFP_B_EN_MASK                              0x1
#define MT6368_PMIC_DA_VFP_B_EN_SHIFT                             0
#define MT6368_PMIC_DA_VFP_B_STB_ADDR                             MT6368_LDO_VFP_MON
#define MT6368_PMIC_DA_VFP_B_STB_MASK                             0x1
#define MT6368_PMIC_DA_VFP_B_STB_SHIFT                            1
#define MT6368_PMIC_DA_VFP_B_LP_ADDR                              MT6368_LDO_VFP_MON
#define MT6368_PMIC_DA_VFP_B_LP_MASK                              0x1
#define MT6368_PMIC_DA_VFP_B_LP_SHIFT                             2
#define MT6368_PMIC_DA_VFP_L_EN_ADDR                              MT6368_LDO_VFP_MON
#define MT6368_PMIC_DA_VFP_L_EN_MASK                              0x1
#define MT6368_PMIC_DA_VFP_L_EN_SHIFT                             3
#define MT6368_PMIC_DA_VFP_L_STB_ADDR                             MT6368_LDO_VFP_MON
#define MT6368_PMIC_DA_VFP_L_STB_MASK                             0x1
#define MT6368_PMIC_DA_VFP_L_STB_SHIFT                            4
#define MT6368_PMIC_DA_VFP_OCFB_EN_ADDR                           MT6368_LDO_VFP_MON
#define MT6368_PMIC_DA_VFP_OCFB_EN_MASK                           0x1
#define MT6368_PMIC_DA_VFP_OCFB_EN_SHIFT                          5
#define MT6368_PMIC_DA_VFP_DUMMY_LOAD_ADDR                        MT6368_LDO_VFP_MON
#define MT6368_PMIC_DA_VFP_DUMMY_LOAD_MASK                        0x3
#define MT6368_PMIC_DA_VFP_DUMMY_LOAD_SHIFT                       6
#define MT6368_PMIC_RG_LDO_VFP_RC0_OP_EN_ADDR                     MT6368_LDO_VFP_OP_EN0
#define MT6368_PMIC_RG_LDO_VFP_RC0_OP_EN_MASK                     0x1
#define MT6368_PMIC_RG_LDO_VFP_RC0_OP_EN_SHIFT                    0
#define MT6368_PMIC_RG_LDO_VFP_RC1_OP_EN_ADDR                     MT6368_LDO_VFP_OP_EN0
#define MT6368_PMIC_RG_LDO_VFP_RC1_OP_EN_MASK                     0x1
#define MT6368_PMIC_RG_LDO_VFP_RC1_OP_EN_SHIFT                    1
#define MT6368_PMIC_RG_LDO_VFP_RC2_OP_EN_ADDR                     MT6368_LDO_VFP_OP_EN0
#define MT6368_PMIC_RG_LDO_VFP_RC2_OP_EN_MASK                     0x1
#define MT6368_PMIC_RG_LDO_VFP_RC2_OP_EN_SHIFT                    2
#define MT6368_PMIC_RG_LDO_VFP_RC3_OP_EN_ADDR                     MT6368_LDO_VFP_OP_EN0
#define MT6368_PMIC_RG_LDO_VFP_RC3_OP_EN_MASK                     0x1
#define MT6368_PMIC_RG_LDO_VFP_RC3_OP_EN_SHIFT                    3
#define MT6368_PMIC_RG_LDO_VFP_RC4_OP_EN_ADDR                     MT6368_LDO_VFP_OP_EN0
#define MT6368_PMIC_RG_LDO_VFP_RC4_OP_EN_MASK                     0x1
#define MT6368_PMIC_RG_LDO_VFP_RC4_OP_EN_SHIFT                    4
#define MT6368_PMIC_RG_LDO_VFP_RC5_OP_EN_ADDR                     MT6368_LDO_VFP_OP_EN0
#define MT6368_PMIC_RG_LDO_VFP_RC5_OP_EN_MASK                     0x1
#define MT6368_PMIC_RG_LDO_VFP_RC5_OP_EN_SHIFT                    5
#define MT6368_PMIC_RG_LDO_VFP_RC6_OP_EN_ADDR                     MT6368_LDO_VFP_OP_EN0
#define MT6368_PMIC_RG_LDO_VFP_RC6_OP_EN_MASK                     0x1
#define MT6368_PMIC_RG_LDO_VFP_RC6_OP_EN_SHIFT                    6
#define MT6368_PMIC_RG_LDO_VFP_RC7_OP_EN_ADDR                     MT6368_LDO_VFP_OP_EN0
#define MT6368_PMIC_RG_LDO_VFP_RC7_OP_EN_MASK                     0x1
#define MT6368_PMIC_RG_LDO_VFP_RC7_OP_EN_SHIFT                    7
#define MT6368_PMIC_RG_LDO_VFP_RC8_OP_EN_ADDR                     MT6368_LDO_VFP_OP_EN1
#define MT6368_PMIC_RG_LDO_VFP_RC8_OP_EN_MASK                     0x1
#define MT6368_PMIC_RG_LDO_VFP_RC8_OP_EN_SHIFT                    0
#define MT6368_PMIC_RG_LDO_VFP_RC9_OP_EN_ADDR                     MT6368_LDO_VFP_OP_EN1
#define MT6368_PMIC_RG_LDO_VFP_RC9_OP_EN_MASK                     0x1
#define MT6368_PMIC_RG_LDO_VFP_RC9_OP_EN_SHIFT                    1
#define MT6368_PMIC_RG_LDO_VFP_RC10_OP_EN_ADDR                    MT6368_LDO_VFP_OP_EN1
#define MT6368_PMIC_RG_LDO_VFP_RC10_OP_EN_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VFP_RC10_OP_EN_SHIFT                   2
#define MT6368_PMIC_RG_LDO_VFP_RC11_OP_EN_ADDR                    MT6368_LDO_VFP_OP_EN1
#define MT6368_PMIC_RG_LDO_VFP_RC11_OP_EN_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VFP_RC11_OP_EN_SHIFT                   3
#define MT6368_PMIC_RG_LDO_VFP_RC12_OP_EN_ADDR                    MT6368_LDO_VFP_OP_EN1
#define MT6368_PMIC_RG_LDO_VFP_RC12_OP_EN_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VFP_RC12_OP_EN_SHIFT                   4
#define MT6368_PMIC_RG_LDO_VFP_RC13_OP_EN_ADDR                    MT6368_LDO_VFP_OP_EN1
#define MT6368_PMIC_RG_LDO_VFP_RC13_OP_EN_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VFP_RC13_OP_EN_SHIFT                   5
#define MT6368_PMIC_RG_LDO_VFP_HW0_OP_EN_ADDR                     MT6368_LDO_VFP_OP_EN2
#define MT6368_PMIC_RG_LDO_VFP_HW0_OP_EN_MASK                     0x1
#define MT6368_PMIC_RG_LDO_VFP_HW0_OP_EN_SHIFT                    0
#define MT6368_PMIC_RG_LDO_VFP_HW1_OP_EN_ADDR                     MT6368_LDO_VFP_OP_EN2
#define MT6368_PMIC_RG_LDO_VFP_HW1_OP_EN_MASK                     0x1
#define MT6368_PMIC_RG_LDO_VFP_HW1_OP_EN_SHIFT                    1
#define MT6368_PMIC_RG_LDO_VFP_HW2_OP_EN_ADDR                     MT6368_LDO_VFP_OP_EN2
#define MT6368_PMIC_RG_LDO_VFP_HW2_OP_EN_MASK                     0x1
#define MT6368_PMIC_RG_LDO_VFP_HW2_OP_EN_SHIFT                    2
#define MT6368_PMIC_RG_LDO_VFP_HW3_OP_EN_ADDR                     MT6368_LDO_VFP_OP_EN2
#define MT6368_PMIC_RG_LDO_VFP_HW3_OP_EN_MASK                     0x1
#define MT6368_PMIC_RG_LDO_VFP_HW3_OP_EN_SHIFT                    3
#define MT6368_PMIC_RG_LDO_VFP_HW4_OP_EN_ADDR                     MT6368_LDO_VFP_OP_EN2
#define MT6368_PMIC_RG_LDO_VFP_HW4_OP_EN_MASK                     0x1
#define MT6368_PMIC_RG_LDO_VFP_HW4_OP_EN_SHIFT                    4
#define MT6368_PMIC_RG_LDO_VFP_HW5_OP_EN_ADDR                     MT6368_LDO_VFP_OP_EN2
#define MT6368_PMIC_RG_LDO_VFP_HW5_OP_EN_MASK                     0x1
#define MT6368_PMIC_RG_LDO_VFP_HW5_OP_EN_SHIFT                    5
#define MT6368_PMIC_RG_LDO_VFP_HW6_OP_EN_ADDR                     MT6368_LDO_VFP_OP_EN2
#define MT6368_PMIC_RG_LDO_VFP_HW6_OP_EN_MASK                     0x1
#define MT6368_PMIC_RG_LDO_VFP_HW6_OP_EN_SHIFT                    6
#define MT6368_PMIC_RG_LDO_VFP_SW_OP_EN_ADDR                      MT6368_LDO_VFP_OP_EN2
#define MT6368_PMIC_RG_LDO_VFP_SW_OP_EN_MASK                      0x1
#define MT6368_PMIC_RG_LDO_VFP_SW_OP_EN_SHIFT                     7
#define MT6368_PMIC_RG_LDO_VFP_RC0_OP_CFG_ADDR                    MT6368_LDO_VFP_OP_CFG0
#define MT6368_PMIC_RG_LDO_VFP_RC0_OP_CFG_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VFP_RC0_OP_CFG_SHIFT                   0
#define MT6368_PMIC_RG_LDO_VFP_RC1_OP_CFG_ADDR                    MT6368_LDO_VFP_OP_CFG0
#define MT6368_PMIC_RG_LDO_VFP_RC1_OP_CFG_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VFP_RC1_OP_CFG_SHIFT                   1
#define MT6368_PMIC_RG_LDO_VFP_RC2_OP_CFG_ADDR                    MT6368_LDO_VFP_OP_CFG0
#define MT6368_PMIC_RG_LDO_VFP_RC2_OP_CFG_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VFP_RC2_OP_CFG_SHIFT                   2
#define MT6368_PMIC_RG_LDO_VFP_RC3_OP_CFG_ADDR                    MT6368_LDO_VFP_OP_CFG0
#define MT6368_PMIC_RG_LDO_VFP_RC3_OP_CFG_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VFP_RC3_OP_CFG_SHIFT                   3
#define MT6368_PMIC_RG_LDO_VFP_RC4_OP_CFG_ADDR                    MT6368_LDO_VFP_OP_CFG0
#define MT6368_PMIC_RG_LDO_VFP_RC4_OP_CFG_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VFP_RC4_OP_CFG_SHIFT                   4
#define MT6368_PMIC_RG_LDO_VFP_RC5_OP_CFG_ADDR                    MT6368_LDO_VFP_OP_CFG0
#define MT6368_PMIC_RG_LDO_VFP_RC5_OP_CFG_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VFP_RC5_OP_CFG_SHIFT                   5
#define MT6368_PMIC_RG_LDO_VFP_RC6_OP_CFG_ADDR                    MT6368_LDO_VFP_OP_CFG0
#define MT6368_PMIC_RG_LDO_VFP_RC6_OP_CFG_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VFP_RC6_OP_CFG_SHIFT                   6
#define MT6368_PMIC_RG_LDO_VFP_RC7_OP_CFG_ADDR                    MT6368_LDO_VFP_OP_CFG0
#define MT6368_PMIC_RG_LDO_VFP_RC7_OP_CFG_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VFP_RC7_OP_CFG_SHIFT                   7
#define MT6368_PMIC_RG_LDO_VFP_RC8_OP_CFG_ADDR                    MT6368_LDO_VFP_OP_CFG1
#define MT6368_PMIC_RG_LDO_VFP_RC8_OP_CFG_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VFP_RC8_OP_CFG_SHIFT                   0
#define MT6368_PMIC_RG_LDO_VFP_RC9_OP_CFG_ADDR                    MT6368_LDO_VFP_OP_CFG1
#define MT6368_PMIC_RG_LDO_VFP_RC9_OP_CFG_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VFP_RC9_OP_CFG_SHIFT                   1
#define MT6368_PMIC_RG_LDO_VFP_RC10_OP_CFG_ADDR                   MT6368_LDO_VFP_OP_CFG1
#define MT6368_PMIC_RG_LDO_VFP_RC10_OP_CFG_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VFP_RC10_OP_CFG_SHIFT                  2
#define MT6368_PMIC_RG_LDO_VFP_RC11_OP_CFG_ADDR                   MT6368_LDO_VFP_OP_CFG1
#define MT6368_PMIC_RG_LDO_VFP_RC11_OP_CFG_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VFP_RC11_OP_CFG_SHIFT                  3
#define MT6368_PMIC_RG_LDO_VFP_RC12_OP_CFG_ADDR                   MT6368_LDO_VFP_OP_CFG1
#define MT6368_PMIC_RG_LDO_VFP_RC12_OP_CFG_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VFP_RC12_OP_CFG_SHIFT                  4
#define MT6368_PMIC_RG_LDO_VFP_RC13_OP_CFG_ADDR                   MT6368_LDO_VFP_OP_CFG1
#define MT6368_PMIC_RG_LDO_VFP_RC13_OP_CFG_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VFP_RC13_OP_CFG_SHIFT                  5
#define MT6368_PMIC_RG_LDO_VFP_HW0_OP_CFG_ADDR                    MT6368_LDO_VFP_OP_CFG2
#define MT6368_PMIC_RG_LDO_VFP_HW0_OP_CFG_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VFP_HW0_OP_CFG_SHIFT                   0
#define MT6368_PMIC_RG_LDO_VFP_HW1_OP_CFG_ADDR                    MT6368_LDO_VFP_OP_CFG2
#define MT6368_PMIC_RG_LDO_VFP_HW1_OP_CFG_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VFP_HW1_OP_CFG_SHIFT                   1
#define MT6368_PMIC_RG_LDO_VFP_HW2_OP_CFG_ADDR                    MT6368_LDO_VFP_OP_CFG2
#define MT6368_PMIC_RG_LDO_VFP_HW2_OP_CFG_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VFP_HW2_OP_CFG_SHIFT                   2
#define MT6368_PMIC_RG_LDO_VFP_HW3_OP_CFG_ADDR                    MT6368_LDO_VFP_OP_CFG2
#define MT6368_PMIC_RG_LDO_VFP_HW3_OP_CFG_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VFP_HW3_OP_CFG_SHIFT                   3
#define MT6368_PMIC_RG_LDO_VFP_HW4_OP_CFG_ADDR                    MT6368_LDO_VFP_OP_CFG2
#define MT6368_PMIC_RG_LDO_VFP_HW4_OP_CFG_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VFP_HW4_OP_CFG_SHIFT                   4
#define MT6368_PMIC_RG_LDO_VFP_HW5_OP_CFG_ADDR                    MT6368_LDO_VFP_OP_CFG2
#define MT6368_PMIC_RG_LDO_VFP_HW5_OP_CFG_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VFP_HW5_OP_CFG_SHIFT                   5
#define MT6368_PMIC_RG_LDO_VFP_HW6_OP_CFG_ADDR                    MT6368_LDO_VFP_OP_CFG2
#define MT6368_PMIC_RG_LDO_VFP_HW6_OP_CFG_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VFP_HW6_OP_CFG_SHIFT                   6
#define MT6368_PMIC_RG_LDO_VFP_SW_OP_CFG_ADDR                     MT6368_LDO_VFP_OP_CFG2
#define MT6368_PMIC_RG_LDO_VFP_SW_OP_CFG_MASK                     0x1
#define MT6368_PMIC_RG_LDO_VFP_SW_OP_CFG_SHIFT                    7
#define MT6368_PMIC_RG_LDO_VFP_RC0_OP_MODE_ADDR                   MT6368_LDO_VFP_OP_MODE0
#define MT6368_PMIC_RG_LDO_VFP_RC0_OP_MODE_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VFP_RC0_OP_MODE_SHIFT                  0
#define MT6368_PMIC_RG_LDO_VFP_RC1_OP_MODE_ADDR                   MT6368_LDO_VFP_OP_MODE0
#define MT6368_PMIC_RG_LDO_VFP_RC1_OP_MODE_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VFP_RC1_OP_MODE_SHIFT                  1
#define MT6368_PMIC_RG_LDO_VFP_RC2_OP_MODE_ADDR                   MT6368_LDO_VFP_OP_MODE0
#define MT6368_PMIC_RG_LDO_VFP_RC2_OP_MODE_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VFP_RC2_OP_MODE_SHIFT                  2
#define MT6368_PMIC_RG_LDO_VFP_RC3_OP_MODE_ADDR                   MT6368_LDO_VFP_OP_MODE0
#define MT6368_PMIC_RG_LDO_VFP_RC3_OP_MODE_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VFP_RC3_OP_MODE_SHIFT                  3
#define MT6368_PMIC_RG_LDO_VFP_RC4_OP_MODE_ADDR                   MT6368_LDO_VFP_OP_MODE0
#define MT6368_PMIC_RG_LDO_VFP_RC4_OP_MODE_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VFP_RC4_OP_MODE_SHIFT                  4
#define MT6368_PMIC_RG_LDO_VFP_RC5_OP_MODE_ADDR                   MT6368_LDO_VFP_OP_MODE0
#define MT6368_PMIC_RG_LDO_VFP_RC5_OP_MODE_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VFP_RC5_OP_MODE_SHIFT                  5
#define MT6368_PMIC_RG_LDO_VFP_RC6_OP_MODE_ADDR                   MT6368_LDO_VFP_OP_MODE0
#define MT6368_PMIC_RG_LDO_VFP_RC6_OP_MODE_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VFP_RC6_OP_MODE_SHIFT                  6
#define MT6368_PMIC_RG_LDO_VFP_RC7_OP_MODE_ADDR                   MT6368_LDO_VFP_OP_MODE0
#define MT6368_PMIC_RG_LDO_VFP_RC7_OP_MODE_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VFP_RC7_OP_MODE_SHIFT                  7
#define MT6368_PMIC_RG_LDO_VFP_RC8_OP_MODE_ADDR                   MT6368_LDO_VFP_OP_MODE1
#define MT6368_PMIC_RG_LDO_VFP_RC8_OP_MODE_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VFP_RC8_OP_MODE_SHIFT                  0
#define MT6368_PMIC_RG_LDO_VFP_RC9_OP_MODE_ADDR                   MT6368_LDO_VFP_OP_MODE1
#define MT6368_PMIC_RG_LDO_VFP_RC9_OP_MODE_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VFP_RC9_OP_MODE_SHIFT                  1
#define MT6368_PMIC_RG_LDO_VFP_RC10_OP_MODE_ADDR                  MT6368_LDO_VFP_OP_MODE1
#define MT6368_PMIC_RG_LDO_VFP_RC10_OP_MODE_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VFP_RC10_OP_MODE_SHIFT                 2
#define MT6368_PMIC_RG_LDO_VFP_RC11_OP_MODE_ADDR                  MT6368_LDO_VFP_OP_MODE1
#define MT6368_PMIC_RG_LDO_VFP_RC11_OP_MODE_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VFP_RC11_OP_MODE_SHIFT                 3
#define MT6368_PMIC_RG_LDO_VFP_RC12_OP_MODE_ADDR                  MT6368_LDO_VFP_OP_MODE1
#define MT6368_PMIC_RG_LDO_VFP_RC12_OP_MODE_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VFP_RC12_OP_MODE_SHIFT                 4
#define MT6368_PMIC_RG_LDO_VFP_RC13_OP_MODE_ADDR                  MT6368_LDO_VFP_OP_MODE1
#define MT6368_PMIC_RG_LDO_VFP_RC13_OP_MODE_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VFP_RC13_OP_MODE_SHIFT                 5
#define MT6368_PMIC_RG_LDO_VFP_HW0_OP_MODE_ADDR                   MT6368_LDO_VFP_OP_MODE2
#define MT6368_PMIC_RG_LDO_VFP_HW0_OP_MODE_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VFP_HW0_OP_MODE_SHIFT                  0
#define MT6368_PMIC_RG_LDO_VFP_HW1_OP_MODE_ADDR                   MT6368_LDO_VFP_OP_MODE2
#define MT6368_PMIC_RG_LDO_VFP_HW1_OP_MODE_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VFP_HW1_OP_MODE_SHIFT                  1
#define MT6368_PMIC_RG_LDO_VFP_HW2_OP_MODE_ADDR                   MT6368_LDO_VFP_OP_MODE2
#define MT6368_PMIC_RG_LDO_VFP_HW2_OP_MODE_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VFP_HW2_OP_MODE_SHIFT                  2
#define MT6368_PMIC_RG_LDO_VFP_HW3_OP_MODE_ADDR                   MT6368_LDO_VFP_OP_MODE2
#define MT6368_PMIC_RG_LDO_VFP_HW3_OP_MODE_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VFP_HW3_OP_MODE_SHIFT                  3
#define MT6368_PMIC_RG_LDO_VFP_HW4_OP_MODE_ADDR                   MT6368_LDO_VFP_OP_MODE2
#define MT6368_PMIC_RG_LDO_VFP_HW4_OP_MODE_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VFP_HW4_OP_MODE_SHIFT                  4
#define MT6368_PMIC_RG_LDO_VFP_HW5_OP_MODE_ADDR                   MT6368_LDO_VFP_OP_MODE2
#define MT6368_PMIC_RG_LDO_VFP_HW5_OP_MODE_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VFP_HW5_OP_MODE_SHIFT                  5
#define MT6368_PMIC_RG_LDO_VFP_HW6_OP_MODE_ADDR                   MT6368_LDO_VFP_OP_MODE2
#define MT6368_PMIC_RG_LDO_VFP_HW6_OP_MODE_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VFP_HW6_OP_MODE_SHIFT                  6
#define MT6368_PMIC_LDO_GNR2_ANA_ID_ADDR                          MT6368_LDO_GNR2_ANA_ID
#define MT6368_PMIC_LDO_GNR2_ANA_ID_MASK                          0xFF
#define MT6368_PMIC_LDO_GNR2_ANA_ID_SHIFT                         0
#define MT6368_PMIC_LDO_GNR2_DIG_ID_ADDR                          MT6368_LDO_GNR2_DIG_ID
#define MT6368_PMIC_LDO_GNR2_DIG_ID_MASK                          0xFF
#define MT6368_PMIC_LDO_GNR2_DIG_ID_SHIFT                         0
#define MT6368_PMIC_LDO_GNR2_ANA_MINOR_REV_ADDR                   MT6368_LDO_GNR2_ANA_REV
#define MT6368_PMIC_LDO_GNR2_ANA_MINOR_REV_MASK                   0xF
#define MT6368_PMIC_LDO_GNR2_ANA_MINOR_REV_SHIFT                  0
#define MT6368_PMIC_LDO_GNR2_ANA_MAJOR_REV_ADDR                   MT6368_LDO_GNR2_ANA_REV
#define MT6368_PMIC_LDO_GNR2_ANA_MAJOR_REV_MASK                   0xF
#define MT6368_PMIC_LDO_GNR2_ANA_MAJOR_REV_SHIFT                  4
#define MT6368_PMIC_LDO_GNR2_DIG_MINOR_REV_ADDR                   MT6368_LDO_GNR2_DIG_REV
#define MT6368_PMIC_LDO_GNR2_DIG_MINOR_REV_MASK                   0xF
#define MT6368_PMIC_LDO_GNR2_DIG_MINOR_REV_SHIFT                  0
#define MT6368_PMIC_LDO_GNR2_DIG_MAJOR_REV_ADDR                   MT6368_LDO_GNR2_DIG_REV
#define MT6368_PMIC_LDO_GNR2_DIG_MAJOR_REV_MASK                   0xF
#define MT6368_PMIC_LDO_GNR2_DIG_MAJOR_REV_SHIFT                  4
#define MT6368_PMIC_LDO_GNR2_DSN_CBS_ADDR                         MT6368_LDO_GNR2_DSN_DBI
#define MT6368_PMIC_LDO_GNR2_DSN_CBS_MASK                         0x3
#define MT6368_PMIC_LDO_GNR2_DSN_CBS_SHIFT                        0
#define MT6368_PMIC_LDO_GNR2_DSN_BIX_ADDR                         MT6368_LDO_GNR2_DSN_DBI
#define MT6368_PMIC_LDO_GNR2_DSN_BIX_MASK                         0x3
#define MT6368_PMIC_LDO_GNR2_DSN_BIX_SHIFT                        2
#define MT6368_PMIC_LDO_GNR2_DSN_ESP_ADDR                         MT6368_LDO_GNR2_DSN_ESP
#define MT6368_PMIC_LDO_GNR2_DSN_ESP_MASK                         0xFF
#define MT6368_PMIC_LDO_GNR2_DSN_ESP_SHIFT                        0
#define MT6368_PMIC_LDO_GNR2_DSN_FPI_ADDR                         MT6368_LDO_GNR2_DSN_DXI
#define MT6368_PMIC_LDO_GNR2_DSN_FPI_MASK                         0xFF
#define MT6368_PMIC_LDO_GNR2_DSN_FPI_SHIFT                        0
#define MT6368_PMIC_RG_LDO_VTP_EN_ADDR                            MT6368_LDO_VTP_CON0
#define MT6368_PMIC_RG_LDO_VTP_EN_MASK                            0x1
#define MT6368_PMIC_RG_LDO_VTP_EN_SHIFT                           0
#define MT6368_PMIC_RG_LDO_VTP_LP_ADDR                            MT6368_LDO_VTP_CON0
#define MT6368_PMIC_RG_LDO_VTP_LP_MASK                            0x1
#define MT6368_PMIC_RG_LDO_VTP_LP_SHIFT                           1
#define MT6368_PMIC_RG_LDO_VTP_STBTD_ADDR                         MT6368_LDO_VTP_CON1
#define MT6368_PMIC_RG_LDO_VTP_STBTD_MASK                         0x3
#define MT6368_PMIC_RG_LDO_VTP_STBTD_SHIFT                        0
#define MT6368_PMIC_RG_LDO_VTP_ULP_ADDR                           MT6368_LDO_VTP_CON1
#define MT6368_PMIC_RG_LDO_VTP_ULP_MASK                           0x1
#define MT6368_PMIC_RG_LDO_VTP_ULP_SHIFT                          2
#define MT6368_PMIC_RG_LDO_VTP_ONLV_EN_ADDR                       MT6368_LDO_VTP_CON1
#define MT6368_PMIC_RG_LDO_VTP_ONLV_EN_MASK                       0x1
#define MT6368_PMIC_RG_LDO_VTP_ONLV_EN_SHIFT                      3
#define MT6368_PMIC_RG_LDO_VTP_OCFB_EN_ADDR                       MT6368_LDO_VTP_CON1
#define MT6368_PMIC_RG_LDO_VTP_OCFB_EN_MASK                       0x1
#define MT6368_PMIC_RG_LDO_VTP_OCFB_EN_SHIFT                      4
#define MT6368_PMIC_RG_LDO_VTP_OC_MODE_ADDR                       MT6368_LDO_VTP_CON1
#define MT6368_PMIC_RG_LDO_VTP_OC_MODE_MASK                       0x1
#define MT6368_PMIC_RG_LDO_VTP_OC_MODE_SHIFT                      5
#define MT6368_PMIC_RG_LDO_VTP_OC_TSEL_ADDR                       MT6368_LDO_VTP_CON1
#define MT6368_PMIC_RG_LDO_VTP_OC_TSEL_MASK                       0x1
#define MT6368_PMIC_RG_LDO_VTP_OC_TSEL_SHIFT                      6
#define MT6368_PMIC_RG_LDO_VTP_DUMMY_LOAD_ADDR                    MT6368_LDO_VTP_CON2
#define MT6368_PMIC_RG_LDO_VTP_DUMMY_LOAD_MASK                    0x3
#define MT6368_PMIC_RG_LDO_VTP_DUMMY_LOAD_SHIFT                   0
#define MT6368_PMIC_RG_LDO_VTP_STB_26M_CKEN_EN_ADDR               MT6368_LDO_VTP_CON2
#define MT6368_PMIC_RG_LDO_VTP_STB_26M_CKEN_EN_MASK               0x1
#define MT6368_PMIC_RG_LDO_VTP_STB_26M_CKEN_EN_SHIFT              6
#define MT6368_PMIC_RG_LDO_VTP_CK_SW_MODE_ADDR                    MT6368_LDO_VTP_CON2
#define MT6368_PMIC_RG_LDO_VTP_CK_SW_MODE_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VTP_CK_SW_MODE_SHIFT                   7
#define MT6368_PMIC_RG_LDO_VTP_B_STB_FORCE_ADDR                   MT6368_LDO_VTP_TEST_CON0
#define MT6368_PMIC_RG_LDO_VTP_B_STB_FORCE_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VTP_B_STB_FORCE_SHIFT                  4
#define MT6368_PMIC_RG_LDO_VTP_L_STB_FORCE_ADDR                   MT6368_LDO_VTP_TEST_CON0
#define MT6368_PMIC_RG_LDO_VTP_L_STB_FORCE_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VTP_L_STB_FORCE_SHIFT                  5
#define MT6368_PMIC_DA_VTP_B_EN_ADDR                              MT6368_LDO_VTP_MON
#define MT6368_PMIC_DA_VTP_B_EN_MASK                              0x1
#define MT6368_PMIC_DA_VTP_B_EN_SHIFT                             0
#define MT6368_PMIC_DA_VTP_B_STB_ADDR                             MT6368_LDO_VTP_MON
#define MT6368_PMIC_DA_VTP_B_STB_MASK                             0x1
#define MT6368_PMIC_DA_VTP_B_STB_SHIFT                            1
#define MT6368_PMIC_DA_VTP_B_LP_ADDR                              MT6368_LDO_VTP_MON
#define MT6368_PMIC_DA_VTP_B_LP_MASK                              0x1
#define MT6368_PMIC_DA_VTP_B_LP_SHIFT                             2
#define MT6368_PMIC_DA_VTP_L_EN_ADDR                              MT6368_LDO_VTP_MON
#define MT6368_PMIC_DA_VTP_L_EN_MASK                              0x1
#define MT6368_PMIC_DA_VTP_L_EN_SHIFT                             3
#define MT6368_PMIC_DA_VTP_L_STB_ADDR                             MT6368_LDO_VTP_MON
#define MT6368_PMIC_DA_VTP_L_STB_MASK                             0x1
#define MT6368_PMIC_DA_VTP_L_STB_SHIFT                            4
#define MT6368_PMIC_DA_VTP_OCFB_EN_ADDR                           MT6368_LDO_VTP_MON
#define MT6368_PMIC_DA_VTP_OCFB_EN_MASK                           0x1
#define MT6368_PMIC_DA_VTP_OCFB_EN_SHIFT                          5
#define MT6368_PMIC_DA_VTP_DUMMY_LOAD_ADDR                        MT6368_LDO_VTP_MON
#define MT6368_PMIC_DA_VTP_DUMMY_LOAD_MASK                        0x3
#define MT6368_PMIC_DA_VTP_DUMMY_LOAD_SHIFT                       6
#define MT6368_PMIC_RG_LDO_VTP_RC0_OP_EN_ADDR                     MT6368_LDO_VTP_OP_EN0
#define MT6368_PMIC_RG_LDO_VTP_RC0_OP_EN_MASK                     0x1
#define MT6368_PMIC_RG_LDO_VTP_RC0_OP_EN_SHIFT                    0
#define MT6368_PMIC_RG_LDO_VTP_RC1_OP_EN_ADDR                     MT6368_LDO_VTP_OP_EN0
#define MT6368_PMIC_RG_LDO_VTP_RC1_OP_EN_MASK                     0x1
#define MT6368_PMIC_RG_LDO_VTP_RC1_OP_EN_SHIFT                    1
#define MT6368_PMIC_RG_LDO_VTP_RC2_OP_EN_ADDR                     MT6368_LDO_VTP_OP_EN0
#define MT6368_PMIC_RG_LDO_VTP_RC2_OP_EN_MASK                     0x1
#define MT6368_PMIC_RG_LDO_VTP_RC2_OP_EN_SHIFT                    2
#define MT6368_PMIC_RG_LDO_VTP_RC3_OP_EN_ADDR                     MT6368_LDO_VTP_OP_EN0
#define MT6368_PMIC_RG_LDO_VTP_RC3_OP_EN_MASK                     0x1
#define MT6368_PMIC_RG_LDO_VTP_RC3_OP_EN_SHIFT                    3
#define MT6368_PMIC_RG_LDO_VTP_RC4_OP_EN_ADDR                     MT6368_LDO_VTP_OP_EN0
#define MT6368_PMIC_RG_LDO_VTP_RC4_OP_EN_MASK                     0x1
#define MT6368_PMIC_RG_LDO_VTP_RC4_OP_EN_SHIFT                    4
#define MT6368_PMIC_RG_LDO_VTP_RC5_OP_EN_ADDR                     MT6368_LDO_VTP_OP_EN0
#define MT6368_PMIC_RG_LDO_VTP_RC5_OP_EN_MASK                     0x1
#define MT6368_PMIC_RG_LDO_VTP_RC5_OP_EN_SHIFT                    5
#define MT6368_PMIC_RG_LDO_VTP_RC6_OP_EN_ADDR                     MT6368_LDO_VTP_OP_EN0
#define MT6368_PMIC_RG_LDO_VTP_RC6_OP_EN_MASK                     0x1
#define MT6368_PMIC_RG_LDO_VTP_RC6_OP_EN_SHIFT                    6
#define MT6368_PMIC_RG_LDO_VTP_RC7_OP_EN_ADDR                     MT6368_LDO_VTP_OP_EN0
#define MT6368_PMIC_RG_LDO_VTP_RC7_OP_EN_MASK                     0x1
#define MT6368_PMIC_RG_LDO_VTP_RC7_OP_EN_SHIFT                    7
#define MT6368_PMIC_RG_LDO_VTP_RC8_OP_EN_ADDR                     MT6368_LDO_VTP_OP_EN1
#define MT6368_PMIC_RG_LDO_VTP_RC8_OP_EN_MASK                     0x1
#define MT6368_PMIC_RG_LDO_VTP_RC8_OP_EN_SHIFT                    0
#define MT6368_PMIC_RG_LDO_VTP_RC9_OP_EN_ADDR                     MT6368_LDO_VTP_OP_EN1
#define MT6368_PMIC_RG_LDO_VTP_RC9_OP_EN_MASK                     0x1
#define MT6368_PMIC_RG_LDO_VTP_RC9_OP_EN_SHIFT                    1
#define MT6368_PMIC_RG_LDO_VTP_RC10_OP_EN_ADDR                    MT6368_LDO_VTP_OP_EN1
#define MT6368_PMIC_RG_LDO_VTP_RC10_OP_EN_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VTP_RC10_OP_EN_SHIFT                   2
#define MT6368_PMIC_RG_LDO_VTP_RC11_OP_EN_ADDR                    MT6368_LDO_VTP_OP_EN1
#define MT6368_PMIC_RG_LDO_VTP_RC11_OP_EN_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VTP_RC11_OP_EN_SHIFT                   3
#define MT6368_PMIC_RG_LDO_VTP_RC12_OP_EN_ADDR                    MT6368_LDO_VTP_OP_EN1
#define MT6368_PMIC_RG_LDO_VTP_RC12_OP_EN_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VTP_RC12_OP_EN_SHIFT                   4
#define MT6368_PMIC_RG_LDO_VTP_RC13_OP_EN_ADDR                    MT6368_LDO_VTP_OP_EN1
#define MT6368_PMIC_RG_LDO_VTP_RC13_OP_EN_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VTP_RC13_OP_EN_SHIFT                   5
#define MT6368_PMIC_RG_LDO_VTP_HW0_OP_EN_ADDR                     MT6368_LDO_VTP_OP_EN2
#define MT6368_PMIC_RG_LDO_VTP_HW0_OP_EN_MASK                     0x1
#define MT6368_PMIC_RG_LDO_VTP_HW0_OP_EN_SHIFT                    0
#define MT6368_PMIC_RG_LDO_VTP_HW1_OP_EN_ADDR                     MT6368_LDO_VTP_OP_EN2
#define MT6368_PMIC_RG_LDO_VTP_HW1_OP_EN_MASK                     0x1
#define MT6368_PMIC_RG_LDO_VTP_HW1_OP_EN_SHIFT                    1
#define MT6368_PMIC_RG_LDO_VTP_HW2_OP_EN_ADDR                     MT6368_LDO_VTP_OP_EN2
#define MT6368_PMIC_RG_LDO_VTP_HW2_OP_EN_MASK                     0x1
#define MT6368_PMIC_RG_LDO_VTP_HW2_OP_EN_SHIFT                    2
#define MT6368_PMIC_RG_LDO_VTP_HW3_OP_EN_ADDR                     MT6368_LDO_VTP_OP_EN2
#define MT6368_PMIC_RG_LDO_VTP_HW3_OP_EN_MASK                     0x1
#define MT6368_PMIC_RG_LDO_VTP_HW3_OP_EN_SHIFT                    3
#define MT6368_PMIC_RG_LDO_VTP_HW4_OP_EN_ADDR                     MT6368_LDO_VTP_OP_EN2
#define MT6368_PMIC_RG_LDO_VTP_HW4_OP_EN_MASK                     0x1
#define MT6368_PMIC_RG_LDO_VTP_HW4_OP_EN_SHIFT                    4
#define MT6368_PMIC_RG_LDO_VTP_HW5_OP_EN_ADDR                     MT6368_LDO_VTP_OP_EN2
#define MT6368_PMIC_RG_LDO_VTP_HW5_OP_EN_MASK                     0x1
#define MT6368_PMIC_RG_LDO_VTP_HW5_OP_EN_SHIFT                    5
#define MT6368_PMIC_RG_LDO_VTP_HW6_OP_EN_ADDR                     MT6368_LDO_VTP_OP_EN2
#define MT6368_PMIC_RG_LDO_VTP_HW6_OP_EN_MASK                     0x1
#define MT6368_PMIC_RG_LDO_VTP_HW6_OP_EN_SHIFT                    6
#define MT6368_PMIC_RG_LDO_VTP_SW_OP_EN_ADDR                      MT6368_LDO_VTP_OP_EN2
#define MT6368_PMIC_RG_LDO_VTP_SW_OP_EN_MASK                      0x1
#define MT6368_PMIC_RG_LDO_VTP_SW_OP_EN_SHIFT                     7
#define MT6368_PMIC_RG_LDO_VTP_RC0_OP_CFG_ADDR                    MT6368_LDO_VTP_OP_CFG0
#define MT6368_PMIC_RG_LDO_VTP_RC0_OP_CFG_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VTP_RC0_OP_CFG_SHIFT                   0
#define MT6368_PMIC_RG_LDO_VTP_RC1_OP_CFG_ADDR                    MT6368_LDO_VTP_OP_CFG0
#define MT6368_PMIC_RG_LDO_VTP_RC1_OP_CFG_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VTP_RC1_OP_CFG_SHIFT                   1
#define MT6368_PMIC_RG_LDO_VTP_RC2_OP_CFG_ADDR                    MT6368_LDO_VTP_OP_CFG0
#define MT6368_PMIC_RG_LDO_VTP_RC2_OP_CFG_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VTP_RC2_OP_CFG_SHIFT                   2
#define MT6368_PMIC_RG_LDO_VTP_RC3_OP_CFG_ADDR                    MT6368_LDO_VTP_OP_CFG0
#define MT6368_PMIC_RG_LDO_VTP_RC3_OP_CFG_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VTP_RC3_OP_CFG_SHIFT                   3
#define MT6368_PMIC_RG_LDO_VTP_RC4_OP_CFG_ADDR                    MT6368_LDO_VTP_OP_CFG0
#define MT6368_PMIC_RG_LDO_VTP_RC4_OP_CFG_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VTP_RC4_OP_CFG_SHIFT                   4
#define MT6368_PMIC_RG_LDO_VTP_RC5_OP_CFG_ADDR                    MT6368_LDO_VTP_OP_CFG0
#define MT6368_PMIC_RG_LDO_VTP_RC5_OP_CFG_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VTP_RC5_OP_CFG_SHIFT                   5
#define MT6368_PMIC_RG_LDO_VTP_RC6_OP_CFG_ADDR                    MT6368_LDO_VTP_OP_CFG0
#define MT6368_PMIC_RG_LDO_VTP_RC6_OP_CFG_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VTP_RC6_OP_CFG_SHIFT                   6
#define MT6368_PMIC_RG_LDO_VTP_RC7_OP_CFG_ADDR                    MT6368_LDO_VTP_OP_CFG0
#define MT6368_PMIC_RG_LDO_VTP_RC7_OP_CFG_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VTP_RC7_OP_CFG_SHIFT                   7
#define MT6368_PMIC_RG_LDO_VTP_RC8_OP_CFG_ADDR                    MT6368_LDO_VTP_OP_CFG1
#define MT6368_PMIC_RG_LDO_VTP_RC8_OP_CFG_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VTP_RC8_OP_CFG_SHIFT                   0
#define MT6368_PMIC_RG_LDO_VTP_RC9_OP_CFG_ADDR                    MT6368_LDO_VTP_OP_CFG1
#define MT6368_PMIC_RG_LDO_VTP_RC9_OP_CFG_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VTP_RC9_OP_CFG_SHIFT                   1
#define MT6368_PMIC_RG_LDO_VTP_RC10_OP_CFG_ADDR                   MT6368_LDO_VTP_OP_CFG1
#define MT6368_PMIC_RG_LDO_VTP_RC10_OP_CFG_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VTP_RC10_OP_CFG_SHIFT                  2
#define MT6368_PMIC_RG_LDO_VTP_RC11_OP_CFG_ADDR                   MT6368_LDO_VTP_OP_CFG1
#define MT6368_PMIC_RG_LDO_VTP_RC11_OP_CFG_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VTP_RC11_OP_CFG_SHIFT                  3
#define MT6368_PMIC_RG_LDO_VTP_RC12_OP_CFG_ADDR                   MT6368_LDO_VTP_OP_CFG1
#define MT6368_PMIC_RG_LDO_VTP_RC12_OP_CFG_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VTP_RC12_OP_CFG_SHIFT                  4
#define MT6368_PMIC_RG_LDO_VTP_RC13_OP_CFG_ADDR                   MT6368_LDO_VTP_OP_CFG1
#define MT6368_PMIC_RG_LDO_VTP_RC13_OP_CFG_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VTP_RC13_OP_CFG_SHIFT                  5
#define MT6368_PMIC_RG_LDO_VTP_HW0_OP_CFG_ADDR                    MT6368_LDO_VTP_OP_CFG2
#define MT6368_PMIC_RG_LDO_VTP_HW0_OP_CFG_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VTP_HW0_OP_CFG_SHIFT                   0
#define MT6368_PMIC_RG_LDO_VTP_HW1_OP_CFG_ADDR                    MT6368_LDO_VTP_OP_CFG2
#define MT6368_PMIC_RG_LDO_VTP_HW1_OP_CFG_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VTP_HW1_OP_CFG_SHIFT                   1
#define MT6368_PMIC_RG_LDO_VTP_HW2_OP_CFG_ADDR                    MT6368_LDO_VTP_OP_CFG2
#define MT6368_PMIC_RG_LDO_VTP_HW2_OP_CFG_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VTP_HW2_OP_CFG_SHIFT                   2
#define MT6368_PMIC_RG_LDO_VTP_HW3_OP_CFG_ADDR                    MT6368_LDO_VTP_OP_CFG2
#define MT6368_PMIC_RG_LDO_VTP_HW3_OP_CFG_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VTP_HW3_OP_CFG_SHIFT                   3
#define MT6368_PMIC_RG_LDO_VTP_HW4_OP_CFG_ADDR                    MT6368_LDO_VTP_OP_CFG2
#define MT6368_PMIC_RG_LDO_VTP_HW4_OP_CFG_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VTP_HW4_OP_CFG_SHIFT                   4
#define MT6368_PMIC_RG_LDO_VTP_HW5_OP_CFG_ADDR                    MT6368_LDO_VTP_OP_CFG2
#define MT6368_PMIC_RG_LDO_VTP_HW5_OP_CFG_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VTP_HW5_OP_CFG_SHIFT                   5
#define MT6368_PMIC_RG_LDO_VTP_HW6_OP_CFG_ADDR                    MT6368_LDO_VTP_OP_CFG2
#define MT6368_PMIC_RG_LDO_VTP_HW6_OP_CFG_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VTP_HW6_OP_CFG_SHIFT                   6
#define MT6368_PMIC_RG_LDO_VTP_SW_OP_CFG_ADDR                     MT6368_LDO_VTP_OP_CFG2
#define MT6368_PMIC_RG_LDO_VTP_SW_OP_CFG_MASK                     0x1
#define MT6368_PMIC_RG_LDO_VTP_SW_OP_CFG_SHIFT                    7
#define MT6368_PMIC_RG_LDO_VTP_RC0_OP_MODE_ADDR                   MT6368_LDO_VTP_OP_MODE0
#define MT6368_PMIC_RG_LDO_VTP_RC0_OP_MODE_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VTP_RC0_OP_MODE_SHIFT                  0
#define MT6368_PMIC_RG_LDO_VTP_RC1_OP_MODE_ADDR                   MT6368_LDO_VTP_OP_MODE0
#define MT6368_PMIC_RG_LDO_VTP_RC1_OP_MODE_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VTP_RC1_OP_MODE_SHIFT                  1
#define MT6368_PMIC_RG_LDO_VTP_RC2_OP_MODE_ADDR                   MT6368_LDO_VTP_OP_MODE0
#define MT6368_PMIC_RG_LDO_VTP_RC2_OP_MODE_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VTP_RC2_OP_MODE_SHIFT                  2
#define MT6368_PMIC_RG_LDO_VTP_RC3_OP_MODE_ADDR                   MT6368_LDO_VTP_OP_MODE0
#define MT6368_PMIC_RG_LDO_VTP_RC3_OP_MODE_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VTP_RC3_OP_MODE_SHIFT                  3
#define MT6368_PMIC_RG_LDO_VTP_RC4_OP_MODE_ADDR                   MT6368_LDO_VTP_OP_MODE0
#define MT6368_PMIC_RG_LDO_VTP_RC4_OP_MODE_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VTP_RC4_OP_MODE_SHIFT                  4
#define MT6368_PMIC_RG_LDO_VTP_RC5_OP_MODE_ADDR                   MT6368_LDO_VTP_OP_MODE0
#define MT6368_PMIC_RG_LDO_VTP_RC5_OP_MODE_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VTP_RC5_OP_MODE_SHIFT                  5
#define MT6368_PMIC_RG_LDO_VTP_RC6_OP_MODE_ADDR                   MT6368_LDO_VTP_OP_MODE0
#define MT6368_PMIC_RG_LDO_VTP_RC6_OP_MODE_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VTP_RC6_OP_MODE_SHIFT                  6
#define MT6368_PMIC_RG_LDO_VTP_RC7_OP_MODE_ADDR                   MT6368_LDO_VTP_OP_MODE0
#define MT6368_PMIC_RG_LDO_VTP_RC7_OP_MODE_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VTP_RC7_OP_MODE_SHIFT                  7
#define MT6368_PMIC_RG_LDO_VTP_RC8_OP_MODE_ADDR                   MT6368_LDO_VTP_OP_MODE1
#define MT6368_PMIC_RG_LDO_VTP_RC8_OP_MODE_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VTP_RC8_OP_MODE_SHIFT                  0
#define MT6368_PMIC_RG_LDO_VTP_RC9_OP_MODE_ADDR                   MT6368_LDO_VTP_OP_MODE1
#define MT6368_PMIC_RG_LDO_VTP_RC9_OP_MODE_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VTP_RC9_OP_MODE_SHIFT                  1
#define MT6368_PMIC_RG_LDO_VTP_RC10_OP_MODE_ADDR                  MT6368_LDO_VTP_OP_MODE1
#define MT6368_PMIC_RG_LDO_VTP_RC10_OP_MODE_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VTP_RC10_OP_MODE_SHIFT                 2
#define MT6368_PMIC_RG_LDO_VTP_RC11_OP_MODE_ADDR                  MT6368_LDO_VTP_OP_MODE1
#define MT6368_PMIC_RG_LDO_VTP_RC11_OP_MODE_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VTP_RC11_OP_MODE_SHIFT                 3
#define MT6368_PMIC_RG_LDO_VTP_RC12_OP_MODE_ADDR                  MT6368_LDO_VTP_OP_MODE1
#define MT6368_PMIC_RG_LDO_VTP_RC12_OP_MODE_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VTP_RC12_OP_MODE_SHIFT                 4
#define MT6368_PMIC_RG_LDO_VTP_RC13_OP_MODE_ADDR                  MT6368_LDO_VTP_OP_MODE1
#define MT6368_PMIC_RG_LDO_VTP_RC13_OP_MODE_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VTP_RC13_OP_MODE_SHIFT                 5
#define MT6368_PMIC_RG_LDO_VTP_HW0_OP_MODE_ADDR                   MT6368_LDO_VTP_OP_MODE2
#define MT6368_PMIC_RG_LDO_VTP_HW0_OP_MODE_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VTP_HW0_OP_MODE_SHIFT                  0
#define MT6368_PMIC_RG_LDO_VTP_HW1_OP_MODE_ADDR                   MT6368_LDO_VTP_OP_MODE2
#define MT6368_PMIC_RG_LDO_VTP_HW1_OP_MODE_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VTP_HW1_OP_MODE_SHIFT                  1
#define MT6368_PMIC_RG_LDO_VTP_HW2_OP_MODE_ADDR                   MT6368_LDO_VTP_OP_MODE2
#define MT6368_PMIC_RG_LDO_VTP_HW2_OP_MODE_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VTP_HW2_OP_MODE_SHIFT                  2
#define MT6368_PMIC_RG_LDO_VTP_HW3_OP_MODE_ADDR                   MT6368_LDO_VTP_OP_MODE2
#define MT6368_PMIC_RG_LDO_VTP_HW3_OP_MODE_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VTP_HW3_OP_MODE_SHIFT                  3
#define MT6368_PMIC_RG_LDO_VTP_HW4_OP_MODE_ADDR                   MT6368_LDO_VTP_OP_MODE2
#define MT6368_PMIC_RG_LDO_VTP_HW4_OP_MODE_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VTP_HW4_OP_MODE_SHIFT                  4
#define MT6368_PMIC_RG_LDO_VTP_HW5_OP_MODE_ADDR                   MT6368_LDO_VTP_OP_MODE2
#define MT6368_PMIC_RG_LDO_VTP_HW5_OP_MODE_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VTP_HW5_OP_MODE_SHIFT                  5
#define MT6368_PMIC_RG_LDO_VTP_HW6_OP_MODE_ADDR                   MT6368_LDO_VTP_OP_MODE2
#define MT6368_PMIC_RG_LDO_VTP_HW6_OP_MODE_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VTP_HW6_OP_MODE_SHIFT                  6
#define MT6368_PMIC_RG_LDO_VMCH_EN_ADDR                           MT6368_LDO_VMCH_CON0
#define MT6368_PMIC_RG_LDO_VMCH_EN_MASK                           0x1
#define MT6368_PMIC_RG_LDO_VMCH_EN_SHIFT                          0
#define MT6368_PMIC_RG_LDO_VMCH_LP_ADDR                           MT6368_LDO_VMCH_CON0
#define MT6368_PMIC_RG_LDO_VMCH_LP_MASK                           0x1
#define MT6368_PMIC_RG_LDO_VMCH_LP_SHIFT                          1
#define MT6368_PMIC_RG_LDO_VMCH_STBTD_ADDR                        MT6368_LDO_VMCH_CON1
#define MT6368_PMIC_RG_LDO_VMCH_STBTD_MASK                        0x3
#define MT6368_PMIC_RG_LDO_VMCH_STBTD_SHIFT                       0
#define MT6368_PMIC_RG_LDO_VMCH_ULP_ADDR                          MT6368_LDO_VMCH_CON1
#define MT6368_PMIC_RG_LDO_VMCH_ULP_MASK                          0x1
#define MT6368_PMIC_RG_LDO_VMCH_ULP_SHIFT                         2
#define MT6368_PMIC_RG_LDO_VMCH_ONLV_EN_ADDR                      MT6368_LDO_VMCH_CON1
#define MT6368_PMIC_RG_LDO_VMCH_ONLV_EN_MASK                      0x1
#define MT6368_PMIC_RG_LDO_VMCH_ONLV_EN_SHIFT                     3
#define MT6368_PMIC_RG_LDO_VMCH_OCFB_EN_ADDR                      MT6368_LDO_VMCH_CON1
#define MT6368_PMIC_RG_LDO_VMCH_OCFB_EN_MASK                      0x1
#define MT6368_PMIC_RG_LDO_VMCH_OCFB_EN_SHIFT                     4
#define MT6368_PMIC_RG_LDO_VMCH_OC_MODE_ADDR                      MT6368_LDO_VMCH_CON1
#define MT6368_PMIC_RG_LDO_VMCH_OC_MODE_MASK                      0x1
#define MT6368_PMIC_RG_LDO_VMCH_OC_MODE_SHIFT                     5
#define MT6368_PMIC_RG_LDO_VMCH_OC_TSEL_ADDR                      MT6368_LDO_VMCH_CON1
#define MT6368_PMIC_RG_LDO_VMCH_OC_TSEL_MASK                      0x1
#define MT6368_PMIC_RG_LDO_VMCH_OC_TSEL_SHIFT                     6
#define MT6368_PMIC_RG_LDO_VMCH_DUMMY_LOAD_ADDR                   MT6368_LDO_VMCH_CON2
#define MT6368_PMIC_RG_LDO_VMCH_DUMMY_LOAD_MASK                   0x3
#define MT6368_PMIC_RG_LDO_VMCH_DUMMY_LOAD_SHIFT                  0
#define MT6368_PMIC_RG_LDO_VMCH_STB_26M_CKEN_EN_ADDR              MT6368_LDO_VMCH_CON2
#define MT6368_PMIC_RG_LDO_VMCH_STB_26M_CKEN_EN_MASK              0x1
#define MT6368_PMIC_RG_LDO_VMCH_STB_26M_CKEN_EN_SHIFT             6
#define MT6368_PMIC_RG_LDO_VMCH_CK_SW_MODE_ADDR                   MT6368_LDO_VMCH_CON2
#define MT6368_PMIC_RG_LDO_VMCH_CK_SW_MODE_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VMCH_CK_SW_MODE_SHIFT                  7
#define MT6368_PMIC_RG_LDO_VMCH_B_STB_FORCE_ADDR                  MT6368_LDO_VMCH_TEST_CON0
#define MT6368_PMIC_RG_LDO_VMCH_B_STB_FORCE_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VMCH_B_STB_FORCE_SHIFT                 4
#define MT6368_PMIC_RG_LDO_VMCH_L_STB_FORCE_ADDR                  MT6368_LDO_VMCH_TEST_CON0
#define MT6368_PMIC_RG_LDO_VMCH_L_STB_FORCE_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VMCH_L_STB_FORCE_SHIFT                 5
#define MT6368_PMIC_DA_VMCH_B_EN_ADDR                             MT6368_LDO_VMCH_MON
#define MT6368_PMIC_DA_VMCH_B_EN_MASK                             0x1
#define MT6368_PMIC_DA_VMCH_B_EN_SHIFT                            0
#define MT6368_PMIC_DA_VMCH_B_STB_ADDR                            MT6368_LDO_VMCH_MON
#define MT6368_PMIC_DA_VMCH_B_STB_MASK                            0x1
#define MT6368_PMIC_DA_VMCH_B_STB_SHIFT                           1
#define MT6368_PMIC_DA_VMCH_B_LP_ADDR                             MT6368_LDO_VMCH_MON
#define MT6368_PMIC_DA_VMCH_B_LP_MASK                             0x1
#define MT6368_PMIC_DA_VMCH_B_LP_SHIFT                            2
#define MT6368_PMIC_DA_VMCH_L_EN_ADDR                             MT6368_LDO_VMCH_MON
#define MT6368_PMIC_DA_VMCH_L_EN_MASK                             0x1
#define MT6368_PMIC_DA_VMCH_L_EN_SHIFT                            3
#define MT6368_PMIC_DA_VMCH_L_STB_ADDR                            MT6368_LDO_VMCH_MON
#define MT6368_PMIC_DA_VMCH_L_STB_MASK                            0x1
#define MT6368_PMIC_DA_VMCH_L_STB_SHIFT                           4
#define MT6368_PMIC_DA_VMCH_OCFB_EN_ADDR                          MT6368_LDO_VMCH_MON
#define MT6368_PMIC_DA_VMCH_OCFB_EN_MASK                          0x1
#define MT6368_PMIC_DA_VMCH_OCFB_EN_SHIFT                         5
#define MT6368_PMIC_DA_VMCH_DUMMY_LOAD_ADDR                       MT6368_LDO_VMCH_MON
#define MT6368_PMIC_DA_VMCH_DUMMY_LOAD_MASK                       0x3
#define MT6368_PMIC_DA_VMCH_DUMMY_LOAD_SHIFT                      6
#define MT6368_PMIC_RG_LDO_VMCH_RC0_OP_EN_ADDR                    MT6368_LDO_VMCH_OP_EN0
#define MT6368_PMIC_RG_LDO_VMCH_RC0_OP_EN_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VMCH_RC0_OP_EN_SHIFT                   0
#define MT6368_PMIC_RG_LDO_VMCH_RC1_OP_EN_ADDR                    MT6368_LDO_VMCH_OP_EN0
#define MT6368_PMIC_RG_LDO_VMCH_RC1_OP_EN_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VMCH_RC1_OP_EN_SHIFT                   1
#define MT6368_PMIC_RG_LDO_VMCH_RC2_OP_EN_ADDR                    MT6368_LDO_VMCH_OP_EN0
#define MT6368_PMIC_RG_LDO_VMCH_RC2_OP_EN_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VMCH_RC2_OP_EN_SHIFT                   2
#define MT6368_PMIC_RG_LDO_VMCH_RC3_OP_EN_ADDR                    MT6368_LDO_VMCH_OP_EN0
#define MT6368_PMIC_RG_LDO_VMCH_RC3_OP_EN_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VMCH_RC3_OP_EN_SHIFT                   3
#define MT6368_PMIC_RG_LDO_VMCH_RC4_OP_EN_ADDR                    MT6368_LDO_VMCH_OP_EN0
#define MT6368_PMIC_RG_LDO_VMCH_RC4_OP_EN_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VMCH_RC4_OP_EN_SHIFT                   4
#define MT6368_PMIC_RG_LDO_VMCH_RC5_OP_EN_ADDR                    MT6368_LDO_VMCH_OP_EN0
#define MT6368_PMIC_RG_LDO_VMCH_RC5_OP_EN_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VMCH_RC5_OP_EN_SHIFT                   5
#define MT6368_PMIC_RG_LDO_VMCH_RC6_OP_EN_ADDR                    MT6368_LDO_VMCH_OP_EN0
#define MT6368_PMIC_RG_LDO_VMCH_RC6_OP_EN_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VMCH_RC6_OP_EN_SHIFT                   6
#define MT6368_PMIC_RG_LDO_VMCH_RC7_OP_EN_ADDR                    MT6368_LDO_VMCH_OP_EN0
#define MT6368_PMIC_RG_LDO_VMCH_RC7_OP_EN_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VMCH_RC7_OP_EN_SHIFT                   7
#define MT6368_PMIC_RG_LDO_VMCH_RC8_OP_EN_ADDR                    MT6368_LDO_VMCH_OP_EN1
#define MT6368_PMIC_RG_LDO_VMCH_RC8_OP_EN_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VMCH_RC8_OP_EN_SHIFT                   0
#define MT6368_PMIC_RG_LDO_VMCH_RC9_OP_EN_ADDR                    MT6368_LDO_VMCH_OP_EN1
#define MT6368_PMIC_RG_LDO_VMCH_RC9_OP_EN_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VMCH_RC9_OP_EN_SHIFT                   1
#define MT6368_PMIC_RG_LDO_VMCH_RC10_OP_EN_ADDR                   MT6368_LDO_VMCH_OP_EN1
#define MT6368_PMIC_RG_LDO_VMCH_RC10_OP_EN_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VMCH_RC10_OP_EN_SHIFT                  2
#define MT6368_PMIC_RG_LDO_VMCH_RC11_OP_EN_ADDR                   MT6368_LDO_VMCH_OP_EN1
#define MT6368_PMIC_RG_LDO_VMCH_RC11_OP_EN_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VMCH_RC11_OP_EN_SHIFT                  3
#define MT6368_PMIC_RG_LDO_VMCH_RC12_OP_EN_ADDR                   MT6368_LDO_VMCH_OP_EN1
#define MT6368_PMIC_RG_LDO_VMCH_RC12_OP_EN_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VMCH_RC12_OP_EN_SHIFT                  4
#define MT6368_PMIC_RG_LDO_VMCH_RC13_OP_EN_ADDR                   MT6368_LDO_VMCH_OP_EN1
#define MT6368_PMIC_RG_LDO_VMCH_RC13_OP_EN_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VMCH_RC13_OP_EN_SHIFT                  5
#define MT6368_PMIC_RG_LDO_VMCH_HW0_OP_EN_ADDR                    MT6368_LDO_VMCH_OP_EN2
#define MT6368_PMIC_RG_LDO_VMCH_HW0_OP_EN_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VMCH_HW0_OP_EN_SHIFT                   0
#define MT6368_PMIC_RG_LDO_VMCH_HW1_OP_EN_ADDR                    MT6368_LDO_VMCH_OP_EN2
#define MT6368_PMIC_RG_LDO_VMCH_HW1_OP_EN_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VMCH_HW1_OP_EN_SHIFT                   1
#define MT6368_PMIC_RG_LDO_VMCH_HW2_OP_EN_ADDR                    MT6368_LDO_VMCH_OP_EN2
#define MT6368_PMIC_RG_LDO_VMCH_HW2_OP_EN_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VMCH_HW2_OP_EN_SHIFT                   2
#define MT6368_PMIC_RG_LDO_VMCH_HW3_OP_EN_ADDR                    MT6368_LDO_VMCH_OP_EN2
#define MT6368_PMIC_RG_LDO_VMCH_HW3_OP_EN_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VMCH_HW3_OP_EN_SHIFT                   3
#define MT6368_PMIC_RG_LDO_VMCH_HW4_OP_EN_ADDR                    MT6368_LDO_VMCH_OP_EN2
#define MT6368_PMIC_RG_LDO_VMCH_HW4_OP_EN_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VMCH_HW4_OP_EN_SHIFT                   4
#define MT6368_PMIC_RG_LDO_VMCH_HW5_OP_EN_ADDR                    MT6368_LDO_VMCH_OP_EN2
#define MT6368_PMIC_RG_LDO_VMCH_HW5_OP_EN_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VMCH_HW5_OP_EN_SHIFT                   5
#define MT6368_PMIC_RG_LDO_VMCH_HW6_OP_EN_ADDR                    MT6368_LDO_VMCH_OP_EN2
#define MT6368_PMIC_RG_LDO_VMCH_HW6_OP_EN_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VMCH_HW6_OP_EN_SHIFT                   6
#define MT6368_PMIC_RG_LDO_VMCH_SW_OP_EN_ADDR                     MT6368_LDO_VMCH_OP_EN2
#define MT6368_PMIC_RG_LDO_VMCH_SW_OP_EN_MASK                     0x1
#define MT6368_PMIC_RG_LDO_VMCH_SW_OP_EN_SHIFT                    7
#define MT6368_PMIC_RG_LDO_VMCH_RC0_OP_CFG_ADDR                   MT6368_LDO_VMCH_OP_CFG0
#define MT6368_PMIC_RG_LDO_VMCH_RC0_OP_CFG_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VMCH_RC0_OP_CFG_SHIFT                  0
#define MT6368_PMIC_RG_LDO_VMCH_RC1_OP_CFG_ADDR                   MT6368_LDO_VMCH_OP_CFG0
#define MT6368_PMIC_RG_LDO_VMCH_RC1_OP_CFG_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VMCH_RC1_OP_CFG_SHIFT                  1
#define MT6368_PMIC_RG_LDO_VMCH_RC2_OP_CFG_ADDR                   MT6368_LDO_VMCH_OP_CFG0
#define MT6368_PMIC_RG_LDO_VMCH_RC2_OP_CFG_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VMCH_RC2_OP_CFG_SHIFT                  2
#define MT6368_PMIC_RG_LDO_VMCH_RC3_OP_CFG_ADDR                   MT6368_LDO_VMCH_OP_CFG0
#define MT6368_PMIC_RG_LDO_VMCH_RC3_OP_CFG_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VMCH_RC3_OP_CFG_SHIFT                  3
#define MT6368_PMIC_RG_LDO_VMCH_RC4_OP_CFG_ADDR                   MT6368_LDO_VMCH_OP_CFG0
#define MT6368_PMIC_RG_LDO_VMCH_RC4_OP_CFG_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VMCH_RC4_OP_CFG_SHIFT                  4
#define MT6368_PMIC_RG_LDO_VMCH_RC5_OP_CFG_ADDR                   MT6368_LDO_VMCH_OP_CFG0
#define MT6368_PMIC_RG_LDO_VMCH_RC5_OP_CFG_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VMCH_RC5_OP_CFG_SHIFT                  5
#define MT6368_PMIC_RG_LDO_VMCH_RC6_OP_CFG_ADDR                   MT6368_LDO_VMCH_OP_CFG0
#define MT6368_PMIC_RG_LDO_VMCH_RC6_OP_CFG_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VMCH_RC6_OP_CFG_SHIFT                  6
#define MT6368_PMIC_RG_LDO_VMCH_RC7_OP_CFG_ADDR                   MT6368_LDO_VMCH_OP_CFG0
#define MT6368_PMIC_RG_LDO_VMCH_RC7_OP_CFG_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VMCH_RC7_OP_CFG_SHIFT                  7
#define MT6368_PMIC_RG_LDO_VMCH_RC8_OP_CFG_ADDR                   MT6368_LDO_VMCH_OP_CFG1
#define MT6368_PMIC_RG_LDO_VMCH_RC8_OP_CFG_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VMCH_RC8_OP_CFG_SHIFT                  0
#define MT6368_PMIC_RG_LDO_VMCH_RC9_OP_CFG_ADDR                   MT6368_LDO_VMCH_OP_CFG1
#define MT6368_PMIC_RG_LDO_VMCH_RC9_OP_CFG_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VMCH_RC9_OP_CFG_SHIFT                  1
#define MT6368_PMIC_RG_LDO_VMCH_RC10_OP_CFG_ADDR                  MT6368_LDO_VMCH_OP_CFG1
#define MT6368_PMIC_RG_LDO_VMCH_RC10_OP_CFG_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VMCH_RC10_OP_CFG_SHIFT                 2
#define MT6368_PMIC_RG_LDO_VMCH_RC11_OP_CFG_ADDR                  MT6368_LDO_VMCH_OP_CFG1
#define MT6368_PMIC_RG_LDO_VMCH_RC11_OP_CFG_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VMCH_RC11_OP_CFG_SHIFT                 3
#define MT6368_PMIC_RG_LDO_VMCH_RC12_OP_CFG_ADDR                  MT6368_LDO_VMCH_OP_CFG1
#define MT6368_PMIC_RG_LDO_VMCH_RC12_OP_CFG_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VMCH_RC12_OP_CFG_SHIFT                 4
#define MT6368_PMIC_RG_LDO_VMCH_RC13_OP_CFG_ADDR                  MT6368_LDO_VMCH_OP_CFG1
#define MT6368_PMIC_RG_LDO_VMCH_RC13_OP_CFG_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VMCH_RC13_OP_CFG_SHIFT                 5
#define MT6368_PMIC_RG_LDO_VMCH_HW0_OP_CFG_ADDR                   MT6368_LDO_VMCH_OP_CFG2
#define MT6368_PMIC_RG_LDO_VMCH_HW0_OP_CFG_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VMCH_HW0_OP_CFG_SHIFT                  0
#define MT6368_PMIC_RG_LDO_VMCH_HW1_OP_CFG_ADDR                   MT6368_LDO_VMCH_OP_CFG2
#define MT6368_PMIC_RG_LDO_VMCH_HW1_OP_CFG_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VMCH_HW1_OP_CFG_SHIFT                  1
#define MT6368_PMIC_RG_LDO_VMCH_HW2_OP_CFG_ADDR                   MT6368_LDO_VMCH_OP_CFG2
#define MT6368_PMIC_RG_LDO_VMCH_HW2_OP_CFG_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VMCH_HW2_OP_CFG_SHIFT                  2
#define MT6368_PMIC_RG_LDO_VMCH_HW3_OP_CFG_ADDR                   MT6368_LDO_VMCH_OP_CFG2
#define MT6368_PMIC_RG_LDO_VMCH_HW3_OP_CFG_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VMCH_HW3_OP_CFG_SHIFT                  3
#define MT6368_PMIC_RG_LDO_VMCH_HW4_OP_CFG_ADDR                   MT6368_LDO_VMCH_OP_CFG2
#define MT6368_PMIC_RG_LDO_VMCH_HW4_OP_CFG_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VMCH_HW4_OP_CFG_SHIFT                  4
#define MT6368_PMIC_RG_LDO_VMCH_HW5_OP_CFG_ADDR                   MT6368_LDO_VMCH_OP_CFG2
#define MT6368_PMIC_RG_LDO_VMCH_HW5_OP_CFG_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VMCH_HW5_OP_CFG_SHIFT                  5
#define MT6368_PMIC_RG_LDO_VMCH_HW6_OP_CFG_ADDR                   MT6368_LDO_VMCH_OP_CFG2
#define MT6368_PMIC_RG_LDO_VMCH_HW6_OP_CFG_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VMCH_HW6_OP_CFG_SHIFT                  6
#define MT6368_PMIC_RG_LDO_VMCH_SW_OP_CFG_ADDR                    MT6368_LDO_VMCH_OP_CFG2
#define MT6368_PMIC_RG_LDO_VMCH_SW_OP_CFG_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VMCH_SW_OP_CFG_SHIFT                   7
#define MT6368_PMIC_RG_LDO_VMCH_RC0_OP_MODE_ADDR                  MT6368_LDO_VMCH_OP_MODE0
#define MT6368_PMIC_RG_LDO_VMCH_RC0_OP_MODE_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VMCH_RC0_OP_MODE_SHIFT                 0
#define MT6368_PMIC_RG_LDO_VMCH_RC1_OP_MODE_ADDR                  MT6368_LDO_VMCH_OP_MODE0
#define MT6368_PMIC_RG_LDO_VMCH_RC1_OP_MODE_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VMCH_RC1_OP_MODE_SHIFT                 1
#define MT6368_PMIC_RG_LDO_VMCH_RC2_OP_MODE_ADDR                  MT6368_LDO_VMCH_OP_MODE0
#define MT6368_PMIC_RG_LDO_VMCH_RC2_OP_MODE_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VMCH_RC2_OP_MODE_SHIFT                 2
#define MT6368_PMIC_RG_LDO_VMCH_RC3_OP_MODE_ADDR                  MT6368_LDO_VMCH_OP_MODE0
#define MT6368_PMIC_RG_LDO_VMCH_RC3_OP_MODE_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VMCH_RC3_OP_MODE_SHIFT                 3
#define MT6368_PMIC_RG_LDO_VMCH_RC4_OP_MODE_ADDR                  MT6368_LDO_VMCH_OP_MODE0
#define MT6368_PMIC_RG_LDO_VMCH_RC4_OP_MODE_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VMCH_RC4_OP_MODE_SHIFT                 4
#define MT6368_PMIC_RG_LDO_VMCH_RC5_OP_MODE_ADDR                  MT6368_LDO_VMCH_OP_MODE0
#define MT6368_PMIC_RG_LDO_VMCH_RC5_OP_MODE_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VMCH_RC5_OP_MODE_SHIFT                 5
#define MT6368_PMIC_RG_LDO_VMCH_RC6_OP_MODE_ADDR                  MT6368_LDO_VMCH_OP_MODE0
#define MT6368_PMIC_RG_LDO_VMCH_RC6_OP_MODE_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VMCH_RC6_OP_MODE_SHIFT                 6
#define MT6368_PMIC_RG_LDO_VMCH_RC7_OP_MODE_ADDR                  MT6368_LDO_VMCH_OP_MODE0
#define MT6368_PMIC_RG_LDO_VMCH_RC7_OP_MODE_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VMCH_RC7_OP_MODE_SHIFT                 7
#define MT6368_PMIC_RG_LDO_VMCH_RC8_OP_MODE_ADDR                  MT6368_LDO_VMCH_OP_MODE1
#define MT6368_PMIC_RG_LDO_VMCH_RC8_OP_MODE_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VMCH_RC8_OP_MODE_SHIFT                 0
#define MT6368_PMIC_RG_LDO_VMCH_RC9_OP_MODE_ADDR                  MT6368_LDO_VMCH_OP_MODE1
#define MT6368_PMIC_RG_LDO_VMCH_RC9_OP_MODE_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VMCH_RC9_OP_MODE_SHIFT                 1
#define MT6368_PMIC_RG_LDO_VMCH_RC10_OP_MODE_ADDR                 MT6368_LDO_VMCH_OP_MODE1
#define MT6368_PMIC_RG_LDO_VMCH_RC10_OP_MODE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VMCH_RC10_OP_MODE_SHIFT                2
#define MT6368_PMIC_RG_LDO_VMCH_RC11_OP_MODE_ADDR                 MT6368_LDO_VMCH_OP_MODE1
#define MT6368_PMIC_RG_LDO_VMCH_RC11_OP_MODE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VMCH_RC11_OP_MODE_SHIFT                3
#define MT6368_PMIC_RG_LDO_VMCH_RC12_OP_MODE_ADDR                 MT6368_LDO_VMCH_OP_MODE1
#define MT6368_PMIC_RG_LDO_VMCH_RC12_OP_MODE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VMCH_RC12_OP_MODE_SHIFT                4
#define MT6368_PMIC_RG_LDO_VMCH_RC13_OP_MODE_ADDR                 MT6368_LDO_VMCH_OP_MODE1
#define MT6368_PMIC_RG_LDO_VMCH_RC13_OP_MODE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VMCH_RC13_OP_MODE_SHIFT                5
#define MT6368_PMIC_RG_LDO_VMCH_HW0_OP_MODE_ADDR                  MT6368_LDO_VMCH_OP_MODE2
#define MT6368_PMIC_RG_LDO_VMCH_HW0_OP_MODE_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VMCH_HW0_OP_MODE_SHIFT                 0
#define MT6368_PMIC_RG_LDO_VMCH_HW1_OP_MODE_ADDR                  MT6368_LDO_VMCH_OP_MODE2
#define MT6368_PMIC_RG_LDO_VMCH_HW1_OP_MODE_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VMCH_HW1_OP_MODE_SHIFT                 1
#define MT6368_PMIC_RG_LDO_VMCH_HW2_OP_MODE_ADDR                  MT6368_LDO_VMCH_OP_MODE2
#define MT6368_PMIC_RG_LDO_VMCH_HW2_OP_MODE_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VMCH_HW2_OP_MODE_SHIFT                 2
#define MT6368_PMIC_RG_LDO_VMCH_HW3_OP_MODE_ADDR                  MT6368_LDO_VMCH_OP_MODE2
#define MT6368_PMIC_RG_LDO_VMCH_HW3_OP_MODE_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VMCH_HW3_OP_MODE_SHIFT                 3
#define MT6368_PMIC_RG_LDO_VMCH_HW4_OP_MODE_ADDR                  MT6368_LDO_VMCH_OP_MODE2
#define MT6368_PMIC_RG_LDO_VMCH_HW4_OP_MODE_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VMCH_HW4_OP_MODE_SHIFT                 4
#define MT6368_PMIC_RG_LDO_VMCH_HW5_OP_MODE_ADDR                  MT6368_LDO_VMCH_OP_MODE2
#define MT6368_PMIC_RG_LDO_VMCH_HW5_OP_MODE_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VMCH_HW5_OP_MODE_SHIFT                 5
#define MT6368_PMIC_RG_LDO_VMCH_HW6_OP_MODE_ADDR                  MT6368_LDO_VMCH_OP_MODE2
#define MT6368_PMIC_RG_LDO_VMCH_HW6_OP_MODE_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VMCH_HW6_OP_MODE_SHIFT                 6
#define MT6368_PMIC_RG_LDO_VMCH_EINT_EN_ADDR                      MT6368_LDO_VMCH_EINT
#define MT6368_PMIC_RG_LDO_VMCH_EINT_EN_MASK                      0x1
#define MT6368_PMIC_RG_LDO_VMCH_EINT_EN_SHIFT                     0
#define MT6368_PMIC_RG_LDO_VMCH_EINT_POL_ADDR                     MT6368_LDO_VMCH_EINT
#define MT6368_PMIC_RG_LDO_VMCH_EINT_POL_MASK                     0x1
#define MT6368_PMIC_RG_LDO_VMCH_EINT_POL_SHIFT                    2
#define MT6368_PMIC_RG_LDO_VMCH_EINT_DB_SEL_ADDR                  MT6368_LDO_VMCH_EINT
#define MT6368_PMIC_RG_LDO_VMCH_EINT_DB_SEL_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VMCH_EINT_DB_SEL_SHIFT                 4
#define MT6368_PMIC_RG_LDO_VMC_EN_ADDR                            MT6368_LDO_VMC_CON0
#define MT6368_PMIC_RG_LDO_VMC_EN_MASK                            0x1
#define MT6368_PMIC_RG_LDO_VMC_EN_SHIFT                           0
#define MT6368_PMIC_RG_LDO_VMC_LP_ADDR                            MT6368_LDO_VMC_CON0
#define MT6368_PMIC_RG_LDO_VMC_LP_MASK                            0x1
#define MT6368_PMIC_RG_LDO_VMC_LP_SHIFT                           1
#define MT6368_PMIC_RG_LDO_VMC_STBTD_ADDR                         MT6368_LDO_VMC_CON1
#define MT6368_PMIC_RG_LDO_VMC_STBTD_MASK                         0x3
#define MT6368_PMIC_RG_LDO_VMC_STBTD_SHIFT                        0
#define MT6368_PMIC_RG_LDO_VMC_ULP_ADDR                           MT6368_LDO_VMC_CON1
#define MT6368_PMIC_RG_LDO_VMC_ULP_MASK                           0x1
#define MT6368_PMIC_RG_LDO_VMC_ULP_SHIFT                          2
#define MT6368_PMIC_RG_LDO_VMC_ONLV_EN_ADDR                       MT6368_LDO_VMC_CON1
#define MT6368_PMIC_RG_LDO_VMC_ONLV_EN_MASK                       0x1
#define MT6368_PMIC_RG_LDO_VMC_ONLV_EN_SHIFT                      3
#define MT6368_PMIC_RG_LDO_VMC_OCFB_EN_ADDR                       MT6368_LDO_VMC_CON1
#define MT6368_PMIC_RG_LDO_VMC_OCFB_EN_MASK                       0x1
#define MT6368_PMIC_RG_LDO_VMC_OCFB_EN_SHIFT                      4
#define MT6368_PMIC_RG_LDO_VMC_OC_MODE_ADDR                       MT6368_LDO_VMC_CON1
#define MT6368_PMIC_RG_LDO_VMC_OC_MODE_MASK                       0x1
#define MT6368_PMIC_RG_LDO_VMC_OC_MODE_SHIFT                      5
#define MT6368_PMIC_RG_LDO_VMC_OC_TSEL_ADDR                       MT6368_LDO_VMC_CON1
#define MT6368_PMIC_RG_LDO_VMC_OC_TSEL_MASK                       0x1
#define MT6368_PMIC_RG_LDO_VMC_OC_TSEL_SHIFT                      6
#define MT6368_PMIC_RG_LDO_VMC_DUMMY_LOAD_ADDR                    MT6368_LDO_VMC_CON2
#define MT6368_PMIC_RG_LDO_VMC_DUMMY_LOAD_MASK                    0x3
#define MT6368_PMIC_RG_LDO_VMC_DUMMY_LOAD_SHIFT                   0
#define MT6368_PMIC_RG_LDO_VMC_STB_26M_CKEN_EN_ADDR               MT6368_LDO_VMC_CON2
#define MT6368_PMIC_RG_LDO_VMC_STB_26M_CKEN_EN_MASK               0x1
#define MT6368_PMIC_RG_LDO_VMC_STB_26M_CKEN_EN_SHIFT              6
#define MT6368_PMIC_RG_LDO_VMC_CK_SW_MODE_ADDR                    MT6368_LDO_VMC_CON2
#define MT6368_PMIC_RG_LDO_VMC_CK_SW_MODE_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VMC_CK_SW_MODE_SHIFT                   7
#define MT6368_PMIC_RG_LDO_VMC_B_STB_FORCE_ADDR                   MT6368_LDO_VMC_TEST_CON0
#define MT6368_PMIC_RG_LDO_VMC_B_STB_FORCE_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VMC_B_STB_FORCE_SHIFT                  4
#define MT6368_PMIC_RG_LDO_VMC_L_STB_FORCE_ADDR                   MT6368_LDO_VMC_TEST_CON0
#define MT6368_PMIC_RG_LDO_VMC_L_STB_FORCE_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VMC_L_STB_FORCE_SHIFT                  5
#define MT6368_PMIC_DA_VMC_B_EN_ADDR                              MT6368_LDO_VMC_MON
#define MT6368_PMIC_DA_VMC_B_EN_MASK                              0x1
#define MT6368_PMIC_DA_VMC_B_EN_SHIFT                             0
#define MT6368_PMIC_DA_VMC_B_STB_ADDR                             MT6368_LDO_VMC_MON
#define MT6368_PMIC_DA_VMC_B_STB_MASK                             0x1
#define MT6368_PMIC_DA_VMC_B_STB_SHIFT                            1
#define MT6368_PMIC_DA_VMC_B_LP_ADDR                              MT6368_LDO_VMC_MON
#define MT6368_PMIC_DA_VMC_B_LP_MASK                              0x1
#define MT6368_PMIC_DA_VMC_B_LP_SHIFT                             2
#define MT6368_PMIC_DA_VMC_L_EN_ADDR                              MT6368_LDO_VMC_MON
#define MT6368_PMIC_DA_VMC_L_EN_MASK                              0x1
#define MT6368_PMIC_DA_VMC_L_EN_SHIFT                             3
#define MT6368_PMIC_DA_VMC_L_STB_ADDR                             MT6368_LDO_VMC_MON
#define MT6368_PMIC_DA_VMC_L_STB_MASK                             0x1
#define MT6368_PMIC_DA_VMC_L_STB_SHIFT                            4
#define MT6368_PMIC_DA_VMC_OCFB_EN_ADDR                           MT6368_LDO_VMC_MON
#define MT6368_PMIC_DA_VMC_OCFB_EN_MASK                           0x1
#define MT6368_PMIC_DA_VMC_OCFB_EN_SHIFT                          5
#define MT6368_PMIC_DA_VMC_DUMMY_LOAD_ADDR                        MT6368_LDO_VMC_MON
#define MT6368_PMIC_DA_VMC_DUMMY_LOAD_MASK                        0x3
#define MT6368_PMIC_DA_VMC_DUMMY_LOAD_SHIFT                       6
#define MT6368_PMIC_RG_LDO_VMC_RC0_OP_EN_ADDR                     MT6368_LDO_VMC_OP_EN0
#define MT6368_PMIC_RG_LDO_VMC_RC0_OP_EN_MASK                     0x1
#define MT6368_PMIC_RG_LDO_VMC_RC0_OP_EN_SHIFT                    0
#define MT6368_PMIC_RG_LDO_VMC_RC1_OP_EN_ADDR                     MT6368_LDO_VMC_OP_EN0
#define MT6368_PMIC_RG_LDO_VMC_RC1_OP_EN_MASK                     0x1
#define MT6368_PMIC_RG_LDO_VMC_RC1_OP_EN_SHIFT                    1
#define MT6368_PMIC_RG_LDO_VMC_RC2_OP_EN_ADDR                     MT6368_LDO_VMC_OP_EN0
#define MT6368_PMIC_RG_LDO_VMC_RC2_OP_EN_MASK                     0x1
#define MT6368_PMIC_RG_LDO_VMC_RC2_OP_EN_SHIFT                    2
#define MT6368_PMIC_RG_LDO_VMC_RC3_OP_EN_ADDR                     MT6368_LDO_VMC_OP_EN0
#define MT6368_PMIC_RG_LDO_VMC_RC3_OP_EN_MASK                     0x1
#define MT6368_PMIC_RG_LDO_VMC_RC3_OP_EN_SHIFT                    3
#define MT6368_PMIC_RG_LDO_VMC_RC4_OP_EN_ADDR                     MT6368_LDO_VMC_OP_EN0
#define MT6368_PMIC_RG_LDO_VMC_RC4_OP_EN_MASK                     0x1
#define MT6368_PMIC_RG_LDO_VMC_RC4_OP_EN_SHIFT                    4
#define MT6368_PMIC_RG_LDO_VMC_RC5_OP_EN_ADDR                     MT6368_LDO_VMC_OP_EN0
#define MT6368_PMIC_RG_LDO_VMC_RC5_OP_EN_MASK                     0x1
#define MT6368_PMIC_RG_LDO_VMC_RC5_OP_EN_SHIFT                    5
#define MT6368_PMIC_RG_LDO_VMC_RC6_OP_EN_ADDR                     MT6368_LDO_VMC_OP_EN0
#define MT6368_PMIC_RG_LDO_VMC_RC6_OP_EN_MASK                     0x1
#define MT6368_PMIC_RG_LDO_VMC_RC6_OP_EN_SHIFT                    6
#define MT6368_PMIC_RG_LDO_VMC_RC7_OP_EN_ADDR                     MT6368_LDO_VMC_OP_EN0
#define MT6368_PMIC_RG_LDO_VMC_RC7_OP_EN_MASK                     0x1
#define MT6368_PMIC_RG_LDO_VMC_RC7_OP_EN_SHIFT                    7
#define MT6368_PMIC_RG_LDO_VMC_RC8_OP_EN_ADDR                     MT6368_LDO_VMC_OP_EN1
#define MT6368_PMIC_RG_LDO_VMC_RC8_OP_EN_MASK                     0x1
#define MT6368_PMIC_RG_LDO_VMC_RC8_OP_EN_SHIFT                    0
#define MT6368_PMIC_RG_LDO_VMC_RC9_OP_EN_ADDR                     MT6368_LDO_VMC_OP_EN1
#define MT6368_PMIC_RG_LDO_VMC_RC9_OP_EN_MASK                     0x1
#define MT6368_PMIC_RG_LDO_VMC_RC9_OP_EN_SHIFT                    1
#define MT6368_PMIC_RG_LDO_VMC_RC10_OP_EN_ADDR                    MT6368_LDO_VMC_OP_EN1
#define MT6368_PMIC_RG_LDO_VMC_RC10_OP_EN_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VMC_RC10_OP_EN_SHIFT                   2
#define MT6368_PMIC_RG_LDO_VMC_RC11_OP_EN_ADDR                    MT6368_LDO_VMC_OP_EN1
#define MT6368_PMIC_RG_LDO_VMC_RC11_OP_EN_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VMC_RC11_OP_EN_SHIFT                   3
#define MT6368_PMIC_RG_LDO_VMC_RC12_OP_EN_ADDR                    MT6368_LDO_VMC_OP_EN1
#define MT6368_PMIC_RG_LDO_VMC_RC12_OP_EN_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VMC_RC12_OP_EN_SHIFT                   4
#define MT6368_PMIC_RG_LDO_VMC_RC13_OP_EN_ADDR                    MT6368_LDO_VMC_OP_EN1
#define MT6368_PMIC_RG_LDO_VMC_RC13_OP_EN_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VMC_RC13_OP_EN_SHIFT                   5
#define MT6368_PMIC_RG_LDO_VMC_HW0_OP_EN_ADDR                     MT6368_LDO_VMC_OP_EN2
#define MT6368_PMIC_RG_LDO_VMC_HW0_OP_EN_MASK                     0x1
#define MT6368_PMIC_RG_LDO_VMC_HW0_OP_EN_SHIFT                    0
#define MT6368_PMIC_RG_LDO_VMC_HW1_OP_EN_ADDR                     MT6368_LDO_VMC_OP_EN2
#define MT6368_PMIC_RG_LDO_VMC_HW1_OP_EN_MASK                     0x1
#define MT6368_PMIC_RG_LDO_VMC_HW1_OP_EN_SHIFT                    1
#define MT6368_PMIC_RG_LDO_VMC_HW2_OP_EN_ADDR                     MT6368_LDO_VMC_OP_EN2
#define MT6368_PMIC_RG_LDO_VMC_HW2_OP_EN_MASK                     0x1
#define MT6368_PMIC_RG_LDO_VMC_HW2_OP_EN_SHIFT                    2
#define MT6368_PMIC_RG_LDO_VMC_HW3_OP_EN_ADDR                     MT6368_LDO_VMC_OP_EN2
#define MT6368_PMIC_RG_LDO_VMC_HW3_OP_EN_MASK                     0x1
#define MT6368_PMIC_RG_LDO_VMC_HW3_OP_EN_SHIFT                    3
#define MT6368_PMIC_RG_LDO_VMC_HW4_OP_EN_ADDR                     MT6368_LDO_VMC_OP_EN2
#define MT6368_PMIC_RG_LDO_VMC_HW4_OP_EN_MASK                     0x1
#define MT6368_PMIC_RG_LDO_VMC_HW4_OP_EN_SHIFT                    4
#define MT6368_PMIC_RG_LDO_VMC_HW5_OP_EN_ADDR                     MT6368_LDO_VMC_OP_EN2
#define MT6368_PMIC_RG_LDO_VMC_HW5_OP_EN_MASK                     0x1
#define MT6368_PMIC_RG_LDO_VMC_HW5_OP_EN_SHIFT                    5
#define MT6368_PMIC_RG_LDO_VMC_HW6_OP_EN_ADDR                     MT6368_LDO_VMC_OP_EN2
#define MT6368_PMIC_RG_LDO_VMC_HW6_OP_EN_MASK                     0x1
#define MT6368_PMIC_RG_LDO_VMC_HW6_OP_EN_SHIFT                    6
#define MT6368_PMIC_RG_LDO_VMC_SW_OP_EN_ADDR                      MT6368_LDO_VMC_OP_EN2
#define MT6368_PMIC_RG_LDO_VMC_SW_OP_EN_MASK                      0x1
#define MT6368_PMIC_RG_LDO_VMC_SW_OP_EN_SHIFT                     7
#define MT6368_PMIC_RG_LDO_VMC_RC0_OP_CFG_ADDR                    MT6368_LDO_VMC_OP_CFG0
#define MT6368_PMIC_RG_LDO_VMC_RC0_OP_CFG_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VMC_RC0_OP_CFG_SHIFT                   0
#define MT6368_PMIC_RG_LDO_VMC_RC1_OP_CFG_ADDR                    MT6368_LDO_VMC_OP_CFG0
#define MT6368_PMIC_RG_LDO_VMC_RC1_OP_CFG_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VMC_RC1_OP_CFG_SHIFT                   1
#define MT6368_PMIC_RG_LDO_VMC_RC2_OP_CFG_ADDR                    MT6368_LDO_VMC_OP_CFG0
#define MT6368_PMIC_RG_LDO_VMC_RC2_OP_CFG_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VMC_RC2_OP_CFG_SHIFT                   2
#define MT6368_PMIC_RG_LDO_VMC_RC3_OP_CFG_ADDR                    MT6368_LDO_VMC_OP_CFG0
#define MT6368_PMIC_RG_LDO_VMC_RC3_OP_CFG_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VMC_RC3_OP_CFG_SHIFT                   3
#define MT6368_PMIC_RG_LDO_VMC_RC4_OP_CFG_ADDR                    MT6368_LDO_VMC_OP_CFG0
#define MT6368_PMIC_RG_LDO_VMC_RC4_OP_CFG_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VMC_RC4_OP_CFG_SHIFT                   4
#define MT6368_PMIC_RG_LDO_VMC_RC5_OP_CFG_ADDR                    MT6368_LDO_VMC_OP_CFG0
#define MT6368_PMIC_RG_LDO_VMC_RC5_OP_CFG_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VMC_RC5_OP_CFG_SHIFT                   5
#define MT6368_PMIC_RG_LDO_VMC_RC6_OP_CFG_ADDR                    MT6368_LDO_VMC_OP_CFG0
#define MT6368_PMIC_RG_LDO_VMC_RC6_OP_CFG_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VMC_RC6_OP_CFG_SHIFT                   6
#define MT6368_PMIC_RG_LDO_VMC_RC7_OP_CFG_ADDR                    MT6368_LDO_VMC_OP_CFG0
#define MT6368_PMIC_RG_LDO_VMC_RC7_OP_CFG_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VMC_RC7_OP_CFG_SHIFT                   7
#define MT6368_PMIC_RG_LDO_VMC_RC8_OP_CFG_ADDR                    MT6368_LDO_VMC_OP_CFG1
#define MT6368_PMIC_RG_LDO_VMC_RC8_OP_CFG_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VMC_RC8_OP_CFG_SHIFT                   0
#define MT6368_PMIC_RG_LDO_VMC_RC9_OP_CFG_ADDR                    MT6368_LDO_VMC_OP_CFG1
#define MT6368_PMIC_RG_LDO_VMC_RC9_OP_CFG_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VMC_RC9_OP_CFG_SHIFT                   1
#define MT6368_PMIC_RG_LDO_VMC_RC10_OP_CFG_ADDR                   MT6368_LDO_VMC_OP_CFG1
#define MT6368_PMIC_RG_LDO_VMC_RC10_OP_CFG_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VMC_RC10_OP_CFG_SHIFT                  2
#define MT6368_PMIC_RG_LDO_VMC_RC11_OP_CFG_ADDR                   MT6368_LDO_VMC_OP_CFG1
#define MT6368_PMIC_RG_LDO_VMC_RC11_OP_CFG_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VMC_RC11_OP_CFG_SHIFT                  3
#define MT6368_PMIC_RG_LDO_VMC_RC12_OP_CFG_ADDR                   MT6368_LDO_VMC_OP_CFG1
#define MT6368_PMIC_RG_LDO_VMC_RC12_OP_CFG_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VMC_RC12_OP_CFG_SHIFT                  4
#define MT6368_PMIC_RG_LDO_VMC_RC13_OP_CFG_ADDR                   MT6368_LDO_VMC_OP_CFG1
#define MT6368_PMIC_RG_LDO_VMC_RC13_OP_CFG_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VMC_RC13_OP_CFG_SHIFT                  5
#define MT6368_PMIC_RG_LDO_VMC_HW0_OP_CFG_ADDR                    MT6368_LDO_VMC_OP_CFG2
#define MT6368_PMIC_RG_LDO_VMC_HW0_OP_CFG_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VMC_HW0_OP_CFG_SHIFT                   0
#define MT6368_PMIC_RG_LDO_VMC_HW1_OP_CFG_ADDR                    MT6368_LDO_VMC_OP_CFG2
#define MT6368_PMIC_RG_LDO_VMC_HW1_OP_CFG_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VMC_HW1_OP_CFG_SHIFT                   1
#define MT6368_PMIC_RG_LDO_VMC_HW2_OP_CFG_ADDR                    MT6368_LDO_VMC_OP_CFG2
#define MT6368_PMIC_RG_LDO_VMC_HW2_OP_CFG_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VMC_HW2_OP_CFG_SHIFT                   2
#define MT6368_PMIC_RG_LDO_VMC_HW3_OP_CFG_ADDR                    MT6368_LDO_VMC_OP_CFG2
#define MT6368_PMIC_RG_LDO_VMC_HW3_OP_CFG_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VMC_HW3_OP_CFG_SHIFT                   3
#define MT6368_PMIC_RG_LDO_VMC_HW4_OP_CFG_ADDR                    MT6368_LDO_VMC_OP_CFG2
#define MT6368_PMIC_RG_LDO_VMC_HW4_OP_CFG_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VMC_HW4_OP_CFG_SHIFT                   4
#define MT6368_PMIC_RG_LDO_VMC_HW5_OP_CFG_ADDR                    MT6368_LDO_VMC_OP_CFG2
#define MT6368_PMIC_RG_LDO_VMC_HW5_OP_CFG_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VMC_HW5_OP_CFG_SHIFT                   5
#define MT6368_PMIC_RG_LDO_VMC_HW6_OP_CFG_ADDR                    MT6368_LDO_VMC_OP_CFG2
#define MT6368_PMIC_RG_LDO_VMC_HW6_OP_CFG_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VMC_HW6_OP_CFG_SHIFT                   6
#define MT6368_PMIC_RG_LDO_VMC_SW_OP_CFG_ADDR                     MT6368_LDO_VMC_OP_CFG2
#define MT6368_PMIC_RG_LDO_VMC_SW_OP_CFG_MASK                     0x1
#define MT6368_PMIC_RG_LDO_VMC_SW_OP_CFG_SHIFT                    7
#define MT6368_PMIC_RG_LDO_VMC_RC0_OP_MODE_ADDR                   MT6368_LDO_VMC_OP_MODE0
#define MT6368_PMIC_RG_LDO_VMC_RC0_OP_MODE_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VMC_RC0_OP_MODE_SHIFT                  0
#define MT6368_PMIC_RG_LDO_VMC_RC1_OP_MODE_ADDR                   MT6368_LDO_VMC_OP_MODE0
#define MT6368_PMIC_RG_LDO_VMC_RC1_OP_MODE_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VMC_RC1_OP_MODE_SHIFT                  1
#define MT6368_PMIC_RG_LDO_VMC_RC2_OP_MODE_ADDR                   MT6368_LDO_VMC_OP_MODE0
#define MT6368_PMIC_RG_LDO_VMC_RC2_OP_MODE_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VMC_RC2_OP_MODE_SHIFT                  2
#define MT6368_PMIC_RG_LDO_VMC_RC3_OP_MODE_ADDR                   MT6368_LDO_VMC_OP_MODE0
#define MT6368_PMIC_RG_LDO_VMC_RC3_OP_MODE_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VMC_RC3_OP_MODE_SHIFT                  3
#define MT6368_PMIC_RG_LDO_VMC_RC4_OP_MODE_ADDR                   MT6368_LDO_VMC_OP_MODE0
#define MT6368_PMIC_RG_LDO_VMC_RC4_OP_MODE_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VMC_RC4_OP_MODE_SHIFT                  4
#define MT6368_PMIC_RG_LDO_VMC_RC5_OP_MODE_ADDR                   MT6368_LDO_VMC_OP_MODE0
#define MT6368_PMIC_RG_LDO_VMC_RC5_OP_MODE_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VMC_RC5_OP_MODE_SHIFT                  5
#define MT6368_PMIC_RG_LDO_VMC_RC6_OP_MODE_ADDR                   MT6368_LDO_VMC_OP_MODE0
#define MT6368_PMIC_RG_LDO_VMC_RC6_OP_MODE_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VMC_RC6_OP_MODE_SHIFT                  6
#define MT6368_PMIC_RG_LDO_VMC_RC7_OP_MODE_ADDR                   MT6368_LDO_VMC_OP_MODE0
#define MT6368_PMIC_RG_LDO_VMC_RC7_OP_MODE_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VMC_RC7_OP_MODE_SHIFT                  7
#define MT6368_PMIC_RG_LDO_VMC_RC8_OP_MODE_ADDR                   MT6368_LDO_VMC_OP_MODE1
#define MT6368_PMIC_RG_LDO_VMC_RC8_OP_MODE_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VMC_RC8_OP_MODE_SHIFT                  0
#define MT6368_PMIC_RG_LDO_VMC_RC9_OP_MODE_ADDR                   MT6368_LDO_VMC_OP_MODE1
#define MT6368_PMIC_RG_LDO_VMC_RC9_OP_MODE_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VMC_RC9_OP_MODE_SHIFT                  1
#define MT6368_PMIC_RG_LDO_VMC_RC10_OP_MODE_ADDR                  MT6368_LDO_VMC_OP_MODE1
#define MT6368_PMIC_RG_LDO_VMC_RC10_OP_MODE_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VMC_RC10_OP_MODE_SHIFT                 2
#define MT6368_PMIC_RG_LDO_VMC_RC11_OP_MODE_ADDR                  MT6368_LDO_VMC_OP_MODE1
#define MT6368_PMIC_RG_LDO_VMC_RC11_OP_MODE_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VMC_RC11_OP_MODE_SHIFT                 3
#define MT6368_PMIC_RG_LDO_VMC_RC12_OP_MODE_ADDR                  MT6368_LDO_VMC_OP_MODE1
#define MT6368_PMIC_RG_LDO_VMC_RC12_OP_MODE_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VMC_RC12_OP_MODE_SHIFT                 4
#define MT6368_PMIC_RG_LDO_VMC_RC13_OP_MODE_ADDR                  MT6368_LDO_VMC_OP_MODE1
#define MT6368_PMIC_RG_LDO_VMC_RC13_OP_MODE_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VMC_RC13_OP_MODE_SHIFT                 5
#define MT6368_PMIC_RG_LDO_VMC_HW0_OP_MODE_ADDR                   MT6368_LDO_VMC_OP_MODE2
#define MT6368_PMIC_RG_LDO_VMC_HW0_OP_MODE_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VMC_HW0_OP_MODE_SHIFT                  0
#define MT6368_PMIC_RG_LDO_VMC_HW1_OP_MODE_ADDR                   MT6368_LDO_VMC_OP_MODE2
#define MT6368_PMIC_RG_LDO_VMC_HW1_OP_MODE_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VMC_HW1_OP_MODE_SHIFT                  1
#define MT6368_PMIC_RG_LDO_VMC_HW2_OP_MODE_ADDR                   MT6368_LDO_VMC_OP_MODE2
#define MT6368_PMIC_RG_LDO_VMC_HW2_OP_MODE_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VMC_HW2_OP_MODE_SHIFT                  2
#define MT6368_PMIC_RG_LDO_VMC_HW3_OP_MODE_ADDR                   MT6368_LDO_VMC_OP_MODE2
#define MT6368_PMIC_RG_LDO_VMC_HW3_OP_MODE_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VMC_HW3_OP_MODE_SHIFT                  3
#define MT6368_PMIC_RG_LDO_VMC_HW4_OP_MODE_ADDR                   MT6368_LDO_VMC_OP_MODE2
#define MT6368_PMIC_RG_LDO_VMC_HW4_OP_MODE_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VMC_HW4_OP_MODE_SHIFT                  4
#define MT6368_PMIC_RG_LDO_VMC_HW5_OP_MODE_ADDR                   MT6368_LDO_VMC_OP_MODE2
#define MT6368_PMIC_RG_LDO_VMC_HW5_OP_MODE_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VMC_HW5_OP_MODE_SHIFT                  5
#define MT6368_PMIC_RG_LDO_VMC_HW6_OP_MODE_ADDR                   MT6368_LDO_VMC_OP_MODE2
#define MT6368_PMIC_RG_LDO_VMC_HW6_OP_MODE_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VMC_HW6_OP_MODE_SHIFT                  6
#define MT6368_PMIC_RG_LDO_VAUD18_EN_ADDR                         MT6368_LDO_VAUD18_CON0
#define MT6368_PMIC_RG_LDO_VAUD18_EN_MASK                         0x1
#define MT6368_PMIC_RG_LDO_VAUD18_EN_SHIFT                        0
#define MT6368_PMIC_RG_LDO_VAUD18_LP_ADDR                         MT6368_LDO_VAUD18_CON0
#define MT6368_PMIC_RG_LDO_VAUD18_LP_MASK                         0x1
#define MT6368_PMIC_RG_LDO_VAUD18_LP_SHIFT                        1
#define MT6368_PMIC_RG_LDO_VAUD18_STBTD_ADDR                      MT6368_LDO_VAUD18_CON1
#define MT6368_PMIC_RG_LDO_VAUD18_STBTD_MASK                      0x3
#define MT6368_PMIC_RG_LDO_VAUD18_STBTD_SHIFT                     0
#define MT6368_PMIC_RG_LDO_VAUD18_ULP_ADDR                        MT6368_LDO_VAUD18_CON1
#define MT6368_PMIC_RG_LDO_VAUD18_ULP_MASK                        0x1
#define MT6368_PMIC_RG_LDO_VAUD18_ULP_SHIFT                       2
#define MT6368_PMIC_RG_LDO_VAUD18_ONLV_EN_ADDR                    MT6368_LDO_VAUD18_CON1
#define MT6368_PMIC_RG_LDO_VAUD18_ONLV_EN_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VAUD18_ONLV_EN_SHIFT                   3
#define MT6368_PMIC_RG_LDO_VAUD18_OCFB_EN_ADDR                    MT6368_LDO_VAUD18_CON1
#define MT6368_PMIC_RG_LDO_VAUD18_OCFB_EN_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VAUD18_OCFB_EN_SHIFT                   4
#define MT6368_PMIC_RG_LDO_VAUD18_OC_MODE_ADDR                    MT6368_LDO_VAUD18_CON1
#define MT6368_PMIC_RG_LDO_VAUD18_OC_MODE_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VAUD18_OC_MODE_SHIFT                   5
#define MT6368_PMIC_RG_LDO_VAUD18_OC_TSEL_ADDR                    MT6368_LDO_VAUD18_CON1
#define MT6368_PMIC_RG_LDO_VAUD18_OC_TSEL_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VAUD18_OC_TSEL_SHIFT                   6
#define MT6368_PMIC_RG_LDO_VAUD18_DUMMY_LOAD_ADDR                 MT6368_LDO_VAUD18_CON2
#define MT6368_PMIC_RG_LDO_VAUD18_DUMMY_LOAD_MASK                 0x3
#define MT6368_PMIC_RG_LDO_VAUD18_DUMMY_LOAD_SHIFT                0
#define MT6368_PMIC_RG_LDO_VAUD18_STB_26M_CKEN_EN_ADDR            MT6368_LDO_VAUD18_CON2
#define MT6368_PMIC_RG_LDO_VAUD18_STB_26M_CKEN_EN_MASK            0x1
#define MT6368_PMIC_RG_LDO_VAUD18_STB_26M_CKEN_EN_SHIFT           6
#define MT6368_PMIC_RG_LDO_VAUD18_CK_SW_MODE_ADDR                 MT6368_LDO_VAUD18_CON2
#define MT6368_PMIC_RG_LDO_VAUD18_CK_SW_MODE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VAUD18_CK_SW_MODE_SHIFT                7
#define MT6368_PMIC_RG_LDO_VAUD18_B_STB_FORCE_ADDR                MT6368_LDO_VAUD18_TEST_CON0
#define MT6368_PMIC_RG_LDO_VAUD18_B_STB_FORCE_MASK                0x1
#define MT6368_PMIC_RG_LDO_VAUD18_B_STB_FORCE_SHIFT               4
#define MT6368_PMIC_RG_LDO_VAUD18_L_STB_FORCE_ADDR                MT6368_LDO_VAUD18_TEST_CON0
#define MT6368_PMIC_RG_LDO_VAUD18_L_STB_FORCE_MASK                0x1
#define MT6368_PMIC_RG_LDO_VAUD18_L_STB_FORCE_SHIFT               5
#define MT6368_PMIC_DA_VAUD18_B_EN_ADDR                           MT6368_LDO_VAUD18_MON
#define MT6368_PMIC_DA_VAUD18_B_EN_MASK                           0x1
#define MT6368_PMIC_DA_VAUD18_B_EN_SHIFT                          0
#define MT6368_PMIC_DA_VAUD18_B_STB_ADDR                          MT6368_LDO_VAUD18_MON
#define MT6368_PMIC_DA_VAUD18_B_STB_MASK                          0x1
#define MT6368_PMIC_DA_VAUD18_B_STB_SHIFT                         1
#define MT6368_PMIC_DA_VAUD18_B_LP_ADDR                           MT6368_LDO_VAUD18_MON
#define MT6368_PMIC_DA_VAUD18_B_LP_MASK                           0x1
#define MT6368_PMIC_DA_VAUD18_B_LP_SHIFT                          2
#define MT6368_PMIC_DA_VAUD18_L_EN_ADDR                           MT6368_LDO_VAUD18_MON
#define MT6368_PMIC_DA_VAUD18_L_EN_MASK                           0x1
#define MT6368_PMIC_DA_VAUD18_L_EN_SHIFT                          3
#define MT6368_PMIC_DA_VAUD18_L_STB_ADDR                          MT6368_LDO_VAUD18_MON
#define MT6368_PMIC_DA_VAUD18_L_STB_MASK                          0x1
#define MT6368_PMIC_DA_VAUD18_L_STB_SHIFT                         4
#define MT6368_PMIC_DA_VAUD18_OCFB_EN_ADDR                        MT6368_LDO_VAUD18_MON
#define MT6368_PMIC_DA_VAUD18_OCFB_EN_MASK                        0x1
#define MT6368_PMIC_DA_VAUD18_OCFB_EN_SHIFT                       5
#define MT6368_PMIC_DA_VAUD18_DUMMY_LOAD_ADDR                     MT6368_LDO_VAUD18_MON
#define MT6368_PMIC_DA_VAUD18_DUMMY_LOAD_MASK                     0x3
#define MT6368_PMIC_DA_VAUD18_DUMMY_LOAD_SHIFT                    6
#define MT6368_PMIC_RG_LDO_VAUD18_RC0_OP_EN_ADDR                  MT6368_LDO_VAUD18_OP_EN0
#define MT6368_PMIC_RG_LDO_VAUD18_RC0_OP_EN_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VAUD18_RC0_OP_EN_SHIFT                 0
#define MT6368_PMIC_RG_LDO_VAUD18_RC1_OP_EN_ADDR                  MT6368_LDO_VAUD18_OP_EN0
#define MT6368_PMIC_RG_LDO_VAUD18_RC1_OP_EN_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VAUD18_RC1_OP_EN_SHIFT                 1
#define MT6368_PMIC_RG_LDO_VAUD18_RC2_OP_EN_ADDR                  MT6368_LDO_VAUD18_OP_EN0
#define MT6368_PMIC_RG_LDO_VAUD18_RC2_OP_EN_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VAUD18_RC2_OP_EN_SHIFT                 2
#define MT6368_PMIC_RG_LDO_VAUD18_RC3_OP_EN_ADDR                  MT6368_LDO_VAUD18_OP_EN0
#define MT6368_PMIC_RG_LDO_VAUD18_RC3_OP_EN_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VAUD18_RC3_OP_EN_SHIFT                 3
#define MT6368_PMIC_RG_LDO_VAUD18_RC4_OP_EN_ADDR                  MT6368_LDO_VAUD18_OP_EN0
#define MT6368_PMIC_RG_LDO_VAUD18_RC4_OP_EN_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VAUD18_RC4_OP_EN_SHIFT                 4
#define MT6368_PMIC_RG_LDO_VAUD18_RC5_OP_EN_ADDR                  MT6368_LDO_VAUD18_OP_EN0
#define MT6368_PMIC_RG_LDO_VAUD18_RC5_OP_EN_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VAUD18_RC5_OP_EN_SHIFT                 5
#define MT6368_PMIC_RG_LDO_VAUD18_RC6_OP_EN_ADDR                  MT6368_LDO_VAUD18_OP_EN0
#define MT6368_PMIC_RG_LDO_VAUD18_RC6_OP_EN_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VAUD18_RC6_OP_EN_SHIFT                 6
#define MT6368_PMIC_RG_LDO_VAUD18_RC7_OP_EN_ADDR                  MT6368_LDO_VAUD18_OP_EN0
#define MT6368_PMIC_RG_LDO_VAUD18_RC7_OP_EN_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VAUD18_RC7_OP_EN_SHIFT                 7
#define MT6368_PMIC_RG_LDO_VAUD18_RC8_OP_EN_ADDR                  MT6368_LDO_VAUD18_OP_EN1
#define MT6368_PMIC_RG_LDO_VAUD18_RC8_OP_EN_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VAUD18_RC8_OP_EN_SHIFT                 0
#define MT6368_PMIC_RG_LDO_VAUD18_RC9_OP_EN_ADDR                  MT6368_LDO_VAUD18_OP_EN1
#define MT6368_PMIC_RG_LDO_VAUD18_RC9_OP_EN_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VAUD18_RC9_OP_EN_SHIFT                 1
#define MT6368_PMIC_RG_LDO_VAUD18_RC10_OP_EN_ADDR                 MT6368_LDO_VAUD18_OP_EN1
#define MT6368_PMIC_RG_LDO_VAUD18_RC10_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VAUD18_RC10_OP_EN_SHIFT                2
#define MT6368_PMIC_RG_LDO_VAUD18_RC11_OP_EN_ADDR                 MT6368_LDO_VAUD18_OP_EN1
#define MT6368_PMIC_RG_LDO_VAUD18_RC11_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VAUD18_RC11_OP_EN_SHIFT                3
#define MT6368_PMIC_RG_LDO_VAUD18_RC12_OP_EN_ADDR                 MT6368_LDO_VAUD18_OP_EN1
#define MT6368_PMIC_RG_LDO_VAUD18_RC12_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VAUD18_RC12_OP_EN_SHIFT                4
#define MT6368_PMIC_RG_LDO_VAUD18_RC13_OP_EN_ADDR                 MT6368_LDO_VAUD18_OP_EN1
#define MT6368_PMIC_RG_LDO_VAUD18_RC13_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VAUD18_RC13_OP_EN_SHIFT                5
#define MT6368_PMIC_RG_LDO_VAUD18_HW0_OP_EN_ADDR                  MT6368_LDO_VAUD18_OP_EN2
#define MT6368_PMIC_RG_LDO_VAUD18_HW0_OP_EN_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VAUD18_HW0_OP_EN_SHIFT                 0
#define MT6368_PMIC_RG_LDO_VAUD18_HW1_OP_EN_ADDR                  MT6368_LDO_VAUD18_OP_EN2
#define MT6368_PMIC_RG_LDO_VAUD18_HW1_OP_EN_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VAUD18_HW1_OP_EN_SHIFT                 1
#define MT6368_PMIC_RG_LDO_VAUD18_HW2_OP_EN_ADDR                  MT6368_LDO_VAUD18_OP_EN2
#define MT6368_PMIC_RG_LDO_VAUD18_HW2_OP_EN_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VAUD18_HW2_OP_EN_SHIFT                 2
#define MT6368_PMIC_RG_LDO_VAUD18_HW3_OP_EN_ADDR                  MT6368_LDO_VAUD18_OP_EN2
#define MT6368_PMIC_RG_LDO_VAUD18_HW3_OP_EN_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VAUD18_HW3_OP_EN_SHIFT                 3
#define MT6368_PMIC_RG_LDO_VAUD18_HW4_OP_EN_ADDR                  MT6368_LDO_VAUD18_OP_EN2
#define MT6368_PMIC_RG_LDO_VAUD18_HW4_OP_EN_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VAUD18_HW4_OP_EN_SHIFT                 4
#define MT6368_PMIC_RG_LDO_VAUD18_HW5_OP_EN_ADDR                  MT6368_LDO_VAUD18_OP_EN2
#define MT6368_PMIC_RG_LDO_VAUD18_HW5_OP_EN_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VAUD18_HW5_OP_EN_SHIFT                 5
#define MT6368_PMIC_RG_LDO_VAUD18_HW6_OP_EN_ADDR                  MT6368_LDO_VAUD18_OP_EN2
#define MT6368_PMIC_RG_LDO_VAUD18_HW6_OP_EN_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VAUD18_HW6_OP_EN_SHIFT                 6
#define MT6368_PMIC_RG_LDO_VAUD18_SW_OP_EN_ADDR                   MT6368_LDO_VAUD18_OP_EN2
#define MT6368_PMIC_RG_LDO_VAUD18_SW_OP_EN_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VAUD18_SW_OP_EN_SHIFT                  7
#define MT6368_PMIC_RG_LDO_VAUD18_RC0_OP_CFG_ADDR                 MT6368_LDO_VAUD18_OP_CFG0
#define MT6368_PMIC_RG_LDO_VAUD18_RC0_OP_CFG_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VAUD18_RC0_OP_CFG_SHIFT                0
#define MT6368_PMIC_RG_LDO_VAUD18_RC1_OP_CFG_ADDR                 MT6368_LDO_VAUD18_OP_CFG0
#define MT6368_PMIC_RG_LDO_VAUD18_RC1_OP_CFG_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VAUD18_RC1_OP_CFG_SHIFT                1
#define MT6368_PMIC_RG_LDO_VAUD18_RC2_OP_CFG_ADDR                 MT6368_LDO_VAUD18_OP_CFG0
#define MT6368_PMIC_RG_LDO_VAUD18_RC2_OP_CFG_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VAUD18_RC2_OP_CFG_SHIFT                2
#define MT6368_PMIC_RG_LDO_VAUD18_RC3_OP_CFG_ADDR                 MT6368_LDO_VAUD18_OP_CFG0
#define MT6368_PMIC_RG_LDO_VAUD18_RC3_OP_CFG_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VAUD18_RC3_OP_CFG_SHIFT                3
#define MT6368_PMIC_RG_LDO_VAUD18_RC4_OP_CFG_ADDR                 MT6368_LDO_VAUD18_OP_CFG0
#define MT6368_PMIC_RG_LDO_VAUD18_RC4_OP_CFG_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VAUD18_RC4_OP_CFG_SHIFT                4
#define MT6368_PMIC_RG_LDO_VAUD18_RC5_OP_CFG_ADDR                 MT6368_LDO_VAUD18_OP_CFG0
#define MT6368_PMIC_RG_LDO_VAUD18_RC5_OP_CFG_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VAUD18_RC5_OP_CFG_SHIFT                5
#define MT6368_PMIC_RG_LDO_VAUD18_RC6_OP_CFG_ADDR                 MT6368_LDO_VAUD18_OP_CFG0
#define MT6368_PMIC_RG_LDO_VAUD18_RC6_OP_CFG_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VAUD18_RC6_OP_CFG_SHIFT                6
#define MT6368_PMIC_RG_LDO_VAUD18_RC7_OP_CFG_ADDR                 MT6368_LDO_VAUD18_OP_CFG0
#define MT6368_PMIC_RG_LDO_VAUD18_RC7_OP_CFG_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VAUD18_RC7_OP_CFG_SHIFT                7
#define MT6368_PMIC_RG_LDO_VAUD18_RC8_OP_CFG_ADDR                 MT6368_LDO_VAUD18_OP_CFG1
#define MT6368_PMIC_RG_LDO_VAUD18_RC8_OP_CFG_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VAUD18_RC8_OP_CFG_SHIFT                0
#define MT6368_PMIC_RG_LDO_VAUD18_RC9_OP_CFG_ADDR                 MT6368_LDO_VAUD18_OP_CFG1
#define MT6368_PMIC_RG_LDO_VAUD18_RC9_OP_CFG_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VAUD18_RC9_OP_CFG_SHIFT                1
#define MT6368_PMIC_RG_LDO_VAUD18_RC10_OP_CFG_ADDR                MT6368_LDO_VAUD18_OP_CFG1
#define MT6368_PMIC_RG_LDO_VAUD18_RC10_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_LDO_VAUD18_RC10_OP_CFG_SHIFT               2
#define MT6368_PMIC_RG_LDO_VAUD18_RC11_OP_CFG_ADDR                MT6368_LDO_VAUD18_OP_CFG1
#define MT6368_PMIC_RG_LDO_VAUD18_RC11_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_LDO_VAUD18_RC11_OP_CFG_SHIFT               3
#define MT6368_PMIC_RG_LDO_VAUD18_RC12_OP_CFG_ADDR                MT6368_LDO_VAUD18_OP_CFG1
#define MT6368_PMIC_RG_LDO_VAUD18_RC12_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_LDO_VAUD18_RC12_OP_CFG_SHIFT               4
#define MT6368_PMIC_RG_LDO_VAUD18_RC13_OP_CFG_ADDR                MT6368_LDO_VAUD18_OP_CFG1
#define MT6368_PMIC_RG_LDO_VAUD18_RC13_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_LDO_VAUD18_RC13_OP_CFG_SHIFT               5
#define MT6368_PMIC_RG_LDO_VAUD18_HW0_OP_CFG_ADDR                 MT6368_LDO_VAUD18_OP_CFG2
#define MT6368_PMIC_RG_LDO_VAUD18_HW0_OP_CFG_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VAUD18_HW0_OP_CFG_SHIFT                0
#define MT6368_PMIC_RG_LDO_VAUD18_HW1_OP_CFG_ADDR                 MT6368_LDO_VAUD18_OP_CFG2
#define MT6368_PMIC_RG_LDO_VAUD18_HW1_OP_CFG_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VAUD18_HW1_OP_CFG_SHIFT                1
#define MT6368_PMIC_RG_LDO_VAUD18_HW2_OP_CFG_ADDR                 MT6368_LDO_VAUD18_OP_CFG2
#define MT6368_PMIC_RG_LDO_VAUD18_HW2_OP_CFG_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VAUD18_HW2_OP_CFG_SHIFT                2
#define MT6368_PMIC_RG_LDO_VAUD18_HW3_OP_CFG_ADDR                 MT6368_LDO_VAUD18_OP_CFG2
#define MT6368_PMIC_RG_LDO_VAUD18_HW3_OP_CFG_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VAUD18_HW3_OP_CFG_SHIFT                3
#define MT6368_PMIC_RG_LDO_VAUD18_HW4_OP_CFG_ADDR                 MT6368_LDO_VAUD18_OP_CFG2
#define MT6368_PMIC_RG_LDO_VAUD18_HW4_OP_CFG_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VAUD18_HW4_OP_CFG_SHIFT                4
#define MT6368_PMIC_RG_LDO_VAUD18_HW5_OP_CFG_ADDR                 MT6368_LDO_VAUD18_OP_CFG2
#define MT6368_PMIC_RG_LDO_VAUD18_HW5_OP_CFG_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VAUD18_HW5_OP_CFG_SHIFT                5
#define MT6368_PMIC_RG_LDO_VAUD18_HW6_OP_CFG_ADDR                 MT6368_LDO_VAUD18_OP_CFG2
#define MT6368_PMIC_RG_LDO_VAUD18_HW6_OP_CFG_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VAUD18_HW6_OP_CFG_SHIFT                6
#define MT6368_PMIC_RG_LDO_VAUD18_SW_OP_CFG_ADDR                  MT6368_LDO_VAUD18_OP_CFG2
#define MT6368_PMIC_RG_LDO_VAUD18_SW_OP_CFG_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VAUD18_SW_OP_CFG_SHIFT                 7
#define MT6368_PMIC_RG_LDO_VAUD18_RC0_OP_MODE_ADDR                MT6368_LDO_VAUD18_OP_MODE0
#define MT6368_PMIC_RG_LDO_VAUD18_RC0_OP_MODE_MASK                0x1
#define MT6368_PMIC_RG_LDO_VAUD18_RC0_OP_MODE_SHIFT               0
#define MT6368_PMIC_RG_LDO_VAUD18_RC1_OP_MODE_ADDR                MT6368_LDO_VAUD18_OP_MODE0
#define MT6368_PMIC_RG_LDO_VAUD18_RC1_OP_MODE_MASK                0x1
#define MT6368_PMIC_RG_LDO_VAUD18_RC1_OP_MODE_SHIFT               1
#define MT6368_PMIC_RG_LDO_VAUD18_RC2_OP_MODE_ADDR                MT6368_LDO_VAUD18_OP_MODE0
#define MT6368_PMIC_RG_LDO_VAUD18_RC2_OP_MODE_MASK                0x1
#define MT6368_PMIC_RG_LDO_VAUD18_RC2_OP_MODE_SHIFT               2
#define MT6368_PMIC_RG_LDO_VAUD18_RC3_OP_MODE_ADDR                MT6368_LDO_VAUD18_OP_MODE0
#define MT6368_PMIC_RG_LDO_VAUD18_RC3_OP_MODE_MASK                0x1
#define MT6368_PMIC_RG_LDO_VAUD18_RC3_OP_MODE_SHIFT               3
#define MT6368_PMIC_RG_LDO_VAUD18_RC4_OP_MODE_ADDR                MT6368_LDO_VAUD18_OP_MODE0
#define MT6368_PMIC_RG_LDO_VAUD18_RC4_OP_MODE_MASK                0x1
#define MT6368_PMIC_RG_LDO_VAUD18_RC4_OP_MODE_SHIFT               4
#define MT6368_PMIC_RG_LDO_VAUD18_RC5_OP_MODE_ADDR                MT6368_LDO_VAUD18_OP_MODE0
#define MT6368_PMIC_RG_LDO_VAUD18_RC5_OP_MODE_MASK                0x1
#define MT6368_PMIC_RG_LDO_VAUD18_RC5_OP_MODE_SHIFT               5
#define MT6368_PMIC_RG_LDO_VAUD18_RC6_OP_MODE_ADDR                MT6368_LDO_VAUD18_OP_MODE0
#define MT6368_PMIC_RG_LDO_VAUD18_RC6_OP_MODE_MASK                0x1
#define MT6368_PMIC_RG_LDO_VAUD18_RC6_OP_MODE_SHIFT               6
#define MT6368_PMIC_RG_LDO_VAUD18_RC7_OP_MODE_ADDR                MT6368_LDO_VAUD18_OP_MODE0
#define MT6368_PMIC_RG_LDO_VAUD18_RC7_OP_MODE_MASK                0x1
#define MT6368_PMIC_RG_LDO_VAUD18_RC7_OP_MODE_SHIFT               7
#define MT6368_PMIC_RG_LDO_VAUD18_RC8_OP_MODE_ADDR                MT6368_LDO_VAUD18_OP_MODE1
#define MT6368_PMIC_RG_LDO_VAUD18_RC8_OP_MODE_MASK                0x1
#define MT6368_PMIC_RG_LDO_VAUD18_RC8_OP_MODE_SHIFT               0
#define MT6368_PMIC_RG_LDO_VAUD18_RC9_OP_MODE_ADDR                MT6368_LDO_VAUD18_OP_MODE1
#define MT6368_PMIC_RG_LDO_VAUD18_RC9_OP_MODE_MASK                0x1
#define MT6368_PMIC_RG_LDO_VAUD18_RC9_OP_MODE_SHIFT               1
#define MT6368_PMIC_RG_LDO_VAUD18_RC10_OP_MODE_ADDR               MT6368_LDO_VAUD18_OP_MODE1
#define MT6368_PMIC_RG_LDO_VAUD18_RC10_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_LDO_VAUD18_RC10_OP_MODE_SHIFT              2
#define MT6368_PMIC_RG_LDO_VAUD18_RC11_OP_MODE_ADDR               MT6368_LDO_VAUD18_OP_MODE1
#define MT6368_PMIC_RG_LDO_VAUD18_RC11_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_LDO_VAUD18_RC11_OP_MODE_SHIFT              3
#define MT6368_PMIC_RG_LDO_VAUD18_RC12_OP_MODE_ADDR               MT6368_LDO_VAUD18_OP_MODE1
#define MT6368_PMIC_RG_LDO_VAUD18_RC12_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_LDO_VAUD18_RC12_OP_MODE_SHIFT              4
#define MT6368_PMIC_RG_LDO_VAUD18_RC13_OP_MODE_ADDR               MT6368_LDO_VAUD18_OP_MODE1
#define MT6368_PMIC_RG_LDO_VAUD18_RC13_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_LDO_VAUD18_RC13_OP_MODE_SHIFT              5
#define MT6368_PMIC_RG_LDO_VAUD18_HW0_OP_MODE_ADDR                MT6368_LDO_VAUD18_OP_MODE2
#define MT6368_PMIC_RG_LDO_VAUD18_HW0_OP_MODE_MASK                0x1
#define MT6368_PMIC_RG_LDO_VAUD18_HW0_OP_MODE_SHIFT               0
#define MT6368_PMIC_RG_LDO_VAUD18_HW1_OP_MODE_ADDR                MT6368_LDO_VAUD18_OP_MODE2
#define MT6368_PMIC_RG_LDO_VAUD18_HW1_OP_MODE_MASK                0x1
#define MT6368_PMIC_RG_LDO_VAUD18_HW1_OP_MODE_SHIFT               1
#define MT6368_PMIC_RG_LDO_VAUD18_HW2_OP_MODE_ADDR                MT6368_LDO_VAUD18_OP_MODE2
#define MT6368_PMIC_RG_LDO_VAUD18_HW2_OP_MODE_MASK                0x1
#define MT6368_PMIC_RG_LDO_VAUD18_HW2_OP_MODE_SHIFT               2
#define MT6368_PMIC_RG_LDO_VAUD18_HW3_OP_MODE_ADDR                MT6368_LDO_VAUD18_OP_MODE2
#define MT6368_PMIC_RG_LDO_VAUD18_HW3_OP_MODE_MASK                0x1
#define MT6368_PMIC_RG_LDO_VAUD18_HW3_OP_MODE_SHIFT               3
#define MT6368_PMIC_RG_LDO_VAUD18_HW4_OP_MODE_ADDR                MT6368_LDO_VAUD18_OP_MODE2
#define MT6368_PMIC_RG_LDO_VAUD18_HW4_OP_MODE_MASK                0x1
#define MT6368_PMIC_RG_LDO_VAUD18_HW4_OP_MODE_SHIFT               4
#define MT6368_PMIC_RG_LDO_VAUD18_HW5_OP_MODE_ADDR                MT6368_LDO_VAUD18_OP_MODE2
#define MT6368_PMIC_RG_LDO_VAUD18_HW5_OP_MODE_MASK                0x1
#define MT6368_PMIC_RG_LDO_VAUD18_HW5_OP_MODE_SHIFT               5
#define MT6368_PMIC_RG_LDO_VAUD18_HW6_OP_MODE_ADDR                MT6368_LDO_VAUD18_OP_MODE2
#define MT6368_PMIC_RG_LDO_VAUD18_HW6_OP_MODE_MASK                0x1
#define MT6368_PMIC_RG_LDO_VAUD18_HW6_OP_MODE_SHIFT               6
#define MT6368_PMIC_RG_LDO_VCN33_1_EN_ADDR                        MT6368_LDO_VCN33_1_CON0
#define MT6368_PMIC_RG_LDO_VCN33_1_EN_MASK                        0x1
#define MT6368_PMIC_RG_LDO_VCN33_1_EN_SHIFT                       0
#define MT6368_PMIC_RG_LDO_VCN33_1_LP_ADDR                        MT6368_LDO_VCN33_1_CON0
#define MT6368_PMIC_RG_LDO_VCN33_1_LP_MASK                        0x1
#define MT6368_PMIC_RG_LDO_VCN33_1_LP_SHIFT                       1
#define MT6368_PMIC_RG_LDO_VCN33_1_STBTD_ADDR                     MT6368_LDO_VCN33_1_CON1
#define MT6368_PMIC_RG_LDO_VCN33_1_STBTD_MASK                     0x3
#define MT6368_PMIC_RG_LDO_VCN33_1_STBTD_SHIFT                    0
#define MT6368_PMIC_RG_LDO_VCN33_1_ULP_ADDR                       MT6368_LDO_VCN33_1_CON1
#define MT6368_PMIC_RG_LDO_VCN33_1_ULP_MASK                       0x1
#define MT6368_PMIC_RG_LDO_VCN33_1_ULP_SHIFT                      2
#define MT6368_PMIC_RG_LDO_VCN33_1_ONLV_EN_ADDR                   MT6368_LDO_VCN33_1_CON1
#define MT6368_PMIC_RG_LDO_VCN33_1_ONLV_EN_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VCN33_1_ONLV_EN_SHIFT                  3
#define MT6368_PMIC_RG_LDO_VCN33_1_OCFB_EN_ADDR                   MT6368_LDO_VCN33_1_CON1
#define MT6368_PMIC_RG_LDO_VCN33_1_OCFB_EN_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VCN33_1_OCFB_EN_SHIFT                  4
#define MT6368_PMIC_RG_LDO_VCN33_1_OC_MODE_ADDR                   MT6368_LDO_VCN33_1_CON1
#define MT6368_PMIC_RG_LDO_VCN33_1_OC_MODE_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VCN33_1_OC_MODE_SHIFT                  5
#define MT6368_PMIC_RG_LDO_VCN33_1_OC_TSEL_ADDR                   MT6368_LDO_VCN33_1_CON1
#define MT6368_PMIC_RG_LDO_VCN33_1_OC_TSEL_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VCN33_1_OC_TSEL_SHIFT                  6
#define MT6368_PMIC_RG_LDO_VCN33_1_DUMMY_LOAD_ADDR                MT6368_LDO_VCN33_1_CON2
#define MT6368_PMIC_RG_LDO_VCN33_1_DUMMY_LOAD_MASK                0x3
#define MT6368_PMIC_RG_LDO_VCN33_1_DUMMY_LOAD_SHIFT               0
#define MT6368_PMIC_RG_LDO_VCN33_1_STB_26M_CKEN_EN_ADDR           MT6368_LDO_VCN33_1_CON2
#define MT6368_PMIC_RG_LDO_VCN33_1_STB_26M_CKEN_EN_MASK           0x1
#define MT6368_PMIC_RG_LDO_VCN33_1_STB_26M_CKEN_EN_SHIFT          6
#define MT6368_PMIC_RG_LDO_VCN33_1_CK_SW_MODE_ADDR                MT6368_LDO_VCN33_1_CON2
#define MT6368_PMIC_RG_LDO_VCN33_1_CK_SW_MODE_MASK                0x1
#define MT6368_PMIC_RG_LDO_VCN33_1_CK_SW_MODE_SHIFT               7
#define MT6368_PMIC_RG_LDO_VCN33_1_B_STB_FORCE_ADDR               MT6368_LDO_VCN33_1_TEST_CON0
#define MT6368_PMIC_RG_LDO_VCN33_1_B_STB_FORCE_MASK               0x1
#define MT6368_PMIC_RG_LDO_VCN33_1_B_STB_FORCE_SHIFT              4
#define MT6368_PMIC_RG_LDO_VCN33_1_L_STB_FORCE_ADDR               MT6368_LDO_VCN33_1_TEST_CON0
#define MT6368_PMIC_RG_LDO_VCN33_1_L_STB_FORCE_MASK               0x1
#define MT6368_PMIC_RG_LDO_VCN33_1_L_STB_FORCE_SHIFT              5
#define MT6368_PMIC_DA_VCN33_1_B_EN_ADDR                          MT6368_LDO_VCN33_1_MON
#define MT6368_PMIC_DA_VCN33_1_B_EN_MASK                          0x1
#define MT6368_PMIC_DA_VCN33_1_B_EN_SHIFT                         0
#define MT6368_PMIC_DA_VCN33_1_B_STB_ADDR                         MT6368_LDO_VCN33_1_MON
#define MT6368_PMIC_DA_VCN33_1_B_STB_MASK                         0x1
#define MT6368_PMIC_DA_VCN33_1_B_STB_SHIFT                        1
#define MT6368_PMIC_DA_VCN33_1_B_LP_ADDR                          MT6368_LDO_VCN33_1_MON
#define MT6368_PMIC_DA_VCN33_1_B_LP_MASK                          0x1
#define MT6368_PMIC_DA_VCN33_1_B_LP_SHIFT                         2
#define MT6368_PMIC_DA_VCN33_1_L_EN_ADDR                          MT6368_LDO_VCN33_1_MON
#define MT6368_PMIC_DA_VCN33_1_L_EN_MASK                          0x1
#define MT6368_PMIC_DA_VCN33_1_L_EN_SHIFT                         3
#define MT6368_PMIC_DA_VCN33_1_L_STB_ADDR                         MT6368_LDO_VCN33_1_MON
#define MT6368_PMIC_DA_VCN33_1_L_STB_MASK                         0x1
#define MT6368_PMIC_DA_VCN33_1_L_STB_SHIFT                        4
#define MT6368_PMIC_DA_VCN33_1_OCFB_EN_ADDR                       MT6368_LDO_VCN33_1_MON
#define MT6368_PMIC_DA_VCN33_1_OCFB_EN_MASK                       0x1
#define MT6368_PMIC_DA_VCN33_1_OCFB_EN_SHIFT                      5
#define MT6368_PMIC_DA_VCN33_1_DUMMY_LOAD_ADDR                    MT6368_LDO_VCN33_1_MON
#define MT6368_PMIC_DA_VCN33_1_DUMMY_LOAD_MASK                    0x3
#define MT6368_PMIC_DA_VCN33_1_DUMMY_LOAD_SHIFT                   6
#define MT6368_PMIC_RG_LDO_VCN33_1_RC0_OP_EN_ADDR                 MT6368_LDO_VCN33_1_OP_EN0
#define MT6368_PMIC_RG_LDO_VCN33_1_RC0_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VCN33_1_RC0_OP_EN_SHIFT                0
#define MT6368_PMIC_RG_LDO_VCN33_1_RC1_OP_EN_ADDR                 MT6368_LDO_VCN33_1_OP_EN0
#define MT6368_PMIC_RG_LDO_VCN33_1_RC1_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VCN33_1_RC1_OP_EN_SHIFT                1
#define MT6368_PMIC_RG_LDO_VCN33_1_RC2_OP_EN_ADDR                 MT6368_LDO_VCN33_1_OP_EN0
#define MT6368_PMIC_RG_LDO_VCN33_1_RC2_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VCN33_1_RC2_OP_EN_SHIFT                2
#define MT6368_PMIC_RG_LDO_VCN33_1_RC3_OP_EN_ADDR                 MT6368_LDO_VCN33_1_OP_EN0
#define MT6368_PMIC_RG_LDO_VCN33_1_RC3_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VCN33_1_RC3_OP_EN_SHIFT                3
#define MT6368_PMIC_RG_LDO_VCN33_1_RC4_OP_EN_ADDR                 MT6368_LDO_VCN33_1_OP_EN0
#define MT6368_PMIC_RG_LDO_VCN33_1_RC4_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VCN33_1_RC4_OP_EN_SHIFT                4
#define MT6368_PMIC_RG_LDO_VCN33_1_RC5_OP_EN_ADDR                 MT6368_LDO_VCN33_1_OP_EN0
#define MT6368_PMIC_RG_LDO_VCN33_1_RC5_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VCN33_1_RC5_OP_EN_SHIFT                5
#define MT6368_PMIC_RG_LDO_VCN33_1_RC6_OP_EN_ADDR                 MT6368_LDO_VCN33_1_OP_EN0
#define MT6368_PMIC_RG_LDO_VCN33_1_RC6_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VCN33_1_RC6_OP_EN_SHIFT                6
#define MT6368_PMIC_RG_LDO_VCN33_1_RC7_OP_EN_ADDR                 MT6368_LDO_VCN33_1_OP_EN0
#define MT6368_PMIC_RG_LDO_VCN33_1_RC7_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VCN33_1_RC7_OP_EN_SHIFT                7
#define MT6368_PMIC_RG_LDO_VCN33_1_RC8_OP_EN_ADDR                 MT6368_LDO_VCN33_1_OP_EN1
#define MT6368_PMIC_RG_LDO_VCN33_1_RC8_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VCN33_1_RC8_OP_EN_SHIFT                0
#define MT6368_PMIC_RG_LDO_VCN33_1_RC9_OP_EN_ADDR                 MT6368_LDO_VCN33_1_OP_EN1
#define MT6368_PMIC_RG_LDO_VCN33_1_RC9_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VCN33_1_RC9_OP_EN_SHIFT                1
#define MT6368_PMIC_RG_LDO_VCN33_1_RC10_OP_EN_ADDR                MT6368_LDO_VCN33_1_OP_EN1
#define MT6368_PMIC_RG_LDO_VCN33_1_RC10_OP_EN_MASK                0x1
#define MT6368_PMIC_RG_LDO_VCN33_1_RC10_OP_EN_SHIFT               2
#define MT6368_PMIC_RG_LDO_VCN33_1_RC11_OP_EN_ADDR                MT6368_LDO_VCN33_1_OP_EN1
#define MT6368_PMIC_RG_LDO_VCN33_1_RC11_OP_EN_MASK                0x1
#define MT6368_PMIC_RG_LDO_VCN33_1_RC11_OP_EN_SHIFT               3
#define MT6368_PMIC_RG_LDO_VCN33_1_RC12_OP_EN_ADDR                MT6368_LDO_VCN33_1_OP_EN1
#define MT6368_PMIC_RG_LDO_VCN33_1_RC12_OP_EN_MASK                0x1
#define MT6368_PMIC_RG_LDO_VCN33_1_RC12_OP_EN_SHIFT               4
#define MT6368_PMIC_RG_LDO_VCN33_1_RC13_OP_EN_ADDR                MT6368_LDO_VCN33_1_OP_EN1
#define MT6368_PMIC_RG_LDO_VCN33_1_RC13_OP_EN_MASK                0x1
#define MT6368_PMIC_RG_LDO_VCN33_1_RC13_OP_EN_SHIFT               5
#define MT6368_PMIC_RG_LDO_VCN33_1_HW0_OP_EN_ADDR                 MT6368_LDO_VCN33_1_OP_EN2
#define MT6368_PMIC_RG_LDO_VCN33_1_HW0_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VCN33_1_HW0_OP_EN_SHIFT                0
#define MT6368_PMIC_RG_LDO_VCN33_1_HW1_OP_EN_ADDR                 MT6368_LDO_VCN33_1_OP_EN2
#define MT6368_PMIC_RG_LDO_VCN33_1_HW1_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VCN33_1_HW1_OP_EN_SHIFT                1
#define MT6368_PMIC_RG_LDO_VCN33_1_HW2_OP_EN_ADDR                 MT6368_LDO_VCN33_1_OP_EN2
#define MT6368_PMIC_RG_LDO_VCN33_1_HW2_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VCN33_1_HW2_OP_EN_SHIFT                2
#define MT6368_PMIC_RG_LDO_VCN33_1_HW3_OP_EN_ADDR                 MT6368_LDO_VCN33_1_OP_EN2
#define MT6368_PMIC_RG_LDO_VCN33_1_HW3_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VCN33_1_HW3_OP_EN_SHIFT                3
#define MT6368_PMIC_RG_LDO_VCN33_1_HW4_OP_EN_ADDR                 MT6368_LDO_VCN33_1_OP_EN2
#define MT6368_PMIC_RG_LDO_VCN33_1_HW4_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VCN33_1_HW4_OP_EN_SHIFT                4
#define MT6368_PMIC_RG_LDO_VCN33_1_HW5_OP_EN_ADDR                 MT6368_LDO_VCN33_1_OP_EN2
#define MT6368_PMIC_RG_LDO_VCN33_1_HW5_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VCN33_1_HW5_OP_EN_SHIFT                5
#define MT6368_PMIC_RG_LDO_VCN33_1_HW6_OP_EN_ADDR                 MT6368_LDO_VCN33_1_OP_EN2
#define MT6368_PMIC_RG_LDO_VCN33_1_HW6_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VCN33_1_HW6_OP_EN_SHIFT                6
#define MT6368_PMIC_RG_LDO_VCN33_1_SW_OP_EN_ADDR                  MT6368_LDO_VCN33_1_OP_EN2
#define MT6368_PMIC_RG_LDO_VCN33_1_SW_OP_EN_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VCN33_1_SW_OP_EN_SHIFT                 7
#define MT6368_PMIC_RG_LDO_VCN33_1_RC0_OP_CFG_ADDR                MT6368_LDO_VCN33_1_OP_CFG0
#define MT6368_PMIC_RG_LDO_VCN33_1_RC0_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_LDO_VCN33_1_RC0_OP_CFG_SHIFT               0
#define MT6368_PMIC_RG_LDO_VCN33_1_RC1_OP_CFG_ADDR                MT6368_LDO_VCN33_1_OP_CFG0
#define MT6368_PMIC_RG_LDO_VCN33_1_RC1_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_LDO_VCN33_1_RC1_OP_CFG_SHIFT               1
#define MT6368_PMIC_RG_LDO_VCN33_1_RC2_OP_CFG_ADDR                MT6368_LDO_VCN33_1_OP_CFG0
#define MT6368_PMIC_RG_LDO_VCN33_1_RC2_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_LDO_VCN33_1_RC2_OP_CFG_SHIFT               2
#define MT6368_PMIC_RG_LDO_VCN33_1_RC3_OP_CFG_ADDR                MT6368_LDO_VCN33_1_OP_CFG0
#define MT6368_PMIC_RG_LDO_VCN33_1_RC3_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_LDO_VCN33_1_RC3_OP_CFG_SHIFT               3
#define MT6368_PMIC_RG_LDO_VCN33_1_RC4_OP_CFG_ADDR                MT6368_LDO_VCN33_1_OP_CFG0
#define MT6368_PMIC_RG_LDO_VCN33_1_RC4_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_LDO_VCN33_1_RC4_OP_CFG_SHIFT               4
#define MT6368_PMIC_RG_LDO_VCN33_1_RC5_OP_CFG_ADDR                MT6368_LDO_VCN33_1_OP_CFG0
#define MT6368_PMIC_RG_LDO_VCN33_1_RC5_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_LDO_VCN33_1_RC5_OP_CFG_SHIFT               5
#define MT6368_PMIC_RG_LDO_VCN33_1_RC6_OP_CFG_ADDR                MT6368_LDO_VCN33_1_OP_CFG0
#define MT6368_PMIC_RG_LDO_VCN33_1_RC6_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_LDO_VCN33_1_RC6_OP_CFG_SHIFT               6
#define MT6368_PMIC_RG_LDO_VCN33_1_RC7_OP_CFG_ADDR                MT6368_LDO_VCN33_1_OP_CFG0
#define MT6368_PMIC_RG_LDO_VCN33_1_RC7_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_LDO_VCN33_1_RC7_OP_CFG_SHIFT               7
#define MT6368_PMIC_RG_LDO_VCN33_1_RC8_OP_CFG_ADDR                MT6368_LDO_VCN33_1_OP_CFG1
#define MT6368_PMIC_RG_LDO_VCN33_1_RC8_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_LDO_VCN33_1_RC8_OP_CFG_SHIFT               0
#define MT6368_PMIC_RG_LDO_VCN33_1_RC9_OP_CFG_ADDR                MT6368_LDO_VCN33_1_OP_CFG1
#define MT6368_PMIC_RG_LDO_VCN33_1_RC9_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_LDO_VCN33_1_RC9_OP_CFG_SHIFT               1
#define MT6368_PMIC_RG_LDO_VCN33_1_RC10_OP_CFG_ADDR               MT6368_LDO_VCN33_1_OP_CFG1
#define MT6368_PMIC_RG_LDO_VCN33_1_RC10_OP_CFG_MASK               0x1
#define MT6368_PMIC_RG_LDO_VCN33_1_RC10_OP_CFG_SHIFT              2
#define MT6368_PMIC_RG_LDO_VCN33_1_RC11_OP_CFG_ADDR               MT6368_LDO_VCN33_1_OP_CFG1
#define MT6368_PMIC_RG_LDO_VCN33_1_RC11_OP_CFG_MASK               0x1
#define MT6368_PMIC_RG_LDO_VCN33_1_RC11_OP_CFG_SHIFT              3
#define MT6368_PMIC_RG_LDO_VCN33_1_RC12_OP_CFG_ADDR               MT6368_LDO_VCN33_1_OP_CFG1
#define MT6368_PMIC_RG_LDO_VCN33_1_RC12_OP_CFG_MASK               0x1
#define MT6368_PMIC_RG_LDO_VCN33_1_RC12_OP_CFG_SHIFT              4
#define MT6368_PMIC_RG_LDO_VCN33_1_RC13_OP_CFG_ADDR               MT6368_LDO_VCN33_1_OP_CFG1
#define MT6368_PMIC_RG_LDO_VCN33_1_RC13_OP_CFG_MASK               0x1
#define MT6368_PMIC_RG_LDO_VCN33_1_RC13_OP_CFG_SHIFT              5
#define MT6368_PMIC_RG_LDO_VCN33_1_HW0_OP_CFG_ADDR                MT6368_LDO_VCN33_1_OP_CFG2
#define MT6368_PMIC_RG_LDO_VCN33_1_HW0_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_LDO_VCN33_1_HW0_OP_CFG_SHIFT               0
#define MT6368_PMIC_RG_LDO_VCN33_1_HW1_OP_CFG_ADDR                MT6368_LDO_VCN33_1_OP_CFG2
#define MT6368_PMIC_RG_LDO_VCN33_1_HW1_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_LDO_VCN33_1_HW1_OP_CFG_SHIFT               1
#define MT6368_PMIC_RG_LDO_VCN33_1_HW2_OP_CFG_ADDR                MT6368_LDO_VCN33_1_OP_CFG2
#define MT6368_PMIC_RG_LDO_VCN33_1_HW2_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_LDO_VCN33_1_HW2_OP_CFG_SHIFT               2
#define MT6368_PMIC_RG_LDO_VCN33_1_HW3_OP_CFG_ADDR                MT6368_LDO_VCN33_1_OP_CFG2
#define MT6368_PMIC_RG_LDO_VCN33_1_HW3_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_LDO_VCN33_1_HW3_OP_CFG_SHIFT               3
#define MT6368_PMIC_RG_LDO_VCN33_1_HW4_OP_CFG_ADDR                MT6368_LDO_VCN33_1_OP_CFG2
#define MT6368_PMIC_RG_LDO_VCN33_1_HW4_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_LDO_VCN33_1_HW4_OP_CFG_SHIFT               4
#define MT6368_PMIC_RG_LDO_VCN33_1_HW5_OP_CFG_ADDR                MT6368_LDO_VCN33_1_OP_CFG2
#define MT6368_PMIC_RG_LDO_VCN33_1_HW5_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_LDO_VCN33_1_HW5_OP_CFG_SHIFT               5
#define MT6368_PMIC_RG_LDO_VCN33_1_HW6_OP_CFG_ADDR                MT6368_LDO_VCN33_1_OP_CFG2
#define MT6368_PMIC_RG_LDO_VCN33_1_HW6_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_LDO_VCN33_1_HW6_OP_CFG_SHIFT               6
#define MT6368_PMIC_RG_LDO_VCN33_1_SW_OP_CFG_ADDR                 MT6368_LDO_VCN33_1_OP_CFG2
#define MT6368_PMIC_RG_LDO_VCN33_1_SW_OP_CFG_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VCN33_1_SW_OP_CFG_SHIFT                7
#define MT6368_PMIC_RG_LDO_VCN33_1_RC0_OP_MODE_ADDR               MT6368_LDO_VCN33_1_OP_MODE0
#define MT6368_PMIC_RG_LDO_VCN33_1_RC0_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_LDO_VCN33_1_RC0_OP_MODE_SHIFT              0
#define MT6368_PMIC_RG_LDO_VCN33_1_RC1_OP_MODE_ADDR               MT6368_LDO_VCN33_1_OP_MODE0
#define MT6368_PMIC_RG_LDO_VCN33_1_RC1_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_LDO_VCN33_1_RC1_OP_MODE_SHIFT              1
#define MT6368_PMIC_RG_LDO_VCN33_1_RC2_OP_MODE_ADDR               MT6368_LDO_VCN33_1_OP_MODE0
#define MT6368_PMIC_RG_LDO_VCN33_1_RC2_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_LDO_VCN33_1_RC2_OP_MODE_SHIFT              2
#define MT6368_PMIC_RG_LDO_VCN33_1_RC3_OP_MODE_ADDR               MT6368_LDO_VCN33_1_OP_MODE0
#define MT6368_PMIC_RG_LDO_VCN33_1_RC3_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_LDO_VCN33_1_RC3_OP_MODE_SHIFT              3
#define MT6368_PMIC_RG_LDO_VCN33_1_RC4_OP_MODE_ADDR               MT6368_LDO_VCN33_1_OP_MODE0
#define MT6368_PMIC_RG_LDO_VCN33_1_RC4_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_LDO_VCN33_1_RC4_OP_MODE_SHIFT              4
#define MT6368_PMIC_RG_LDO_VCN33_1_RC5_OP_MODE_ADDR               MT6368_LDO_VCN33_1_OP_MODE0
#define MT6368_PMIC_RG_LDO_VCN33_1_RC5_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_LDO_VCN33_1_RC5_OP_MODE_SHIFT              5
#define MT6368_PMIC_RG_LDO_VCN33_1_RC6_OP_MODE_ADDR               MT6368_LDO_VCN33_1_OP_MODE0
#define MT6368_PMIC_RG_LDO_VCN33_1_RC6_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_LDO_VCN33_1_RC6_OP_MODE_SHIFT              6
#define MT6368_PMIC_RG_LDO_VCN33_1_RC7_OP_MODE_ADDR               MT6368_LDO_VCN33_1_OP_MODE0
#define MT6368_PMIC_RG_LDO_VCN33_1_RC7_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_LDO_VCN33_1_RC7_OP_MODE_SHIFT              7
#define MT6368_PMIC_RG_LDO_VCN33_1_RC8_OP_MODE_ADDR               MT6368_LDO_VCN33_1_OP_MODE1
#define MT6368_PMIC_RG_LDO_VCN33_1_RC8_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_LDO_VCN33_1_RC8_OP_MODE_SHIFT              0
#define MT6368_PMIC_RG_LDO_VCN33_1_RC9_OP_MODE_ADDR               MT6368_LDO_VCN33_1_OP_MODE1
#define MT6368_PMIC_RG_LDO_VCN33_1_RC9_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_LDO_VCN33_1_RC9_OP_MODE_SHIFT              1
#define MT6368_PMIC_RG_LDO_VCN33_1_RC10_OP_MODE_ADDR              MT6368_LDO_VCN33_1_OP_MODE1
#define MT6368_PMIC_RG_LDO_VCN33_1_RC10_OP_MODE_MASK              0x1
#define MT6368_PMIC_RG_LDO_VCN33_1_RC10_OP_MODE_SHIFT             2
#define MT6368_PMIC_RG_LDO_VCN33_1_RC11_OP_MODE_ADDR              MT6368_LDO_VCN33_1_OP_MODE1
#define MT6368_PMIC_RG_LDO_VCN33_1_RC11_OP_MODE_MASK              0x1
#define MT6368_PMIC_RG_LDO_VCN33_1_RC11_OP_MODE_SHIFT             3
#define MT6368_PMIC_RG_LDO_VCN33_1_RC12_OP_MODE_ADDR              MT6368_LDO_VCN33_1_OP_MODE1
#define MT6368_PMIC_RG_LDO_VCN33_1_RC12_OP_MODE_MASK              0x1
#define MT6368_PMIC_RG_LDO_VCN33_1_RC12_OP_MODE_SHIFT             4
#define MT6368_PMIC_RG_LDO_VCN33_1_RC13_OP_MODE_ADDR              MT6368_LDO_VCN33_1_OP_MODE1
#define MT6368_PMIC_RG_LDO_VCN33_1_RC13_OP_MODE_MASK              0x1
#define MT6368_PMIC_RG_LDO_VCN33_1_RC13_OP_MODE_SHIFT             5
#define MT6368_PMIC_RG_LDO_VCN33_1_HW0_OP_MODE_ADDR               MT6368_LDO_VCN33_1_OP_MODE2
#define MT6368_PMIC_RG_LDO_VCN33_1_HW0_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_LDO_VCN33_1_HW0_OP_MODE_SHIFT              0
#define MT6368_PMIC_RG_LDO_VCN33_1_HW1_OP_MODE_ADDR               MT6368_LDO_VCN33_1_OP_MODE2
#define MT6368_PMIC_RG_LDO_VCN33_1_HW1_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_LDO_VCN33_1_HW1_OP_MODE_SHIFT              1
#define MT6368_PMIC_RG_LDO_VCN33_1_HW2_OP_MODE_ADDR               MT6368_LDO_VCN33_1_OP_MODE2
#define MT6368_PMIC_RG_LDO_VCN33_1_HW2_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_LDO_VCN33_1_HW2_OP_MODE_SHIFT              2
#define MT6368_PMIC_RG_LDO_VCN33_1_HW3_OP_MODE_ADDR               MT6368_LDO_VCN33_1_OP_MODE2
#define MT6368_PMIC_RG_LDO_VCN33_1_HW3_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_LDO_VCN33_1_HW3_OP_MODE_SHIFT              3
#define MT6368_PMIC_RG_LDO_VCN33_1_HW4_OP_MODE_ADDR               MT6368_LDO_VCN33_1_OP_MODE2
#define MT6368_PMIC_RG_LDO_VCN33_1_HW4_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_LDO_VCN33_1_HW4_OP_MODE_SHIFT              4
#define MT6368_PMIC_RG_LDO_VCN33_1_HW5_OP_MODE_ADDR               MT6368_LDO_VCN33_1_OP_MODE2
#define MT6368_PMIC_RG_LDO_VCN33_1_HW5_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_LDO_VCN33_1_HW5_OP_MODE_SHIFT              5
#define MT6368_PMIC_RG_LDO_VCN33_1_HW6_OP_MODE_ADDR               MT6368_LDO_VCN33_1_OP_MODE2
#define MT6368_PMIC_RG_LDO_VCN33_1_HW6_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_LDO_VCN33_1_HW6_OP_MODE_SHIFT              6
#define MT6368_PMIC_RG_LDO_VCN33_2_EN_ADDR                        MT6368_LDO_VCN33_2_CON0
#define MT6368_PMIC_RG_LDO_VCN33_2_EN_MASK                        0x1
#define MT6368_PMIC_RG_LDO_VCN33_2_EN_SHIFT                       0
#define MT6368_PMIC_RG_LDO_VCN33_2_LP_ADDR                        MT6368_LDO_VCN33_2_CON0
#define MT6368_PMIC_RG_LDO_VCN33_2_LP_MASK                        0x1
#define MT6368_PMIC_RG_LDO_VCN33_2_LP_SHIFT                       1
#define MT6368_PMIC_RG_LDO_VCN33_2_STBTD_ADDR                     MT6368_LDO_VCN33_2_CON1
#define MT6368_PMIC_RG_LDO_VCN33_2_STBTD_MASK                     0x3
#define MT6368_PMIC_RG_LDO_VCN33_2_STBTD_SHIFT                    0
#define MT6368_PMIC_RG_LDO_VCN33_2_ULP_ADDR                       MT6368_LDO_VCN33_2_CON1
#define MT6368_PMIC_RG_LDO_VCN33_2_ULP_MASK                       0x1
#define MT6368_PMIC_RG_LDO_VCN33_2_ULP_SHIFT                      2
#define MT6368_PMIC_RG_LDO_VCN33_2_ONLV_EN_ADDR                   MT6368_LDO_VCN33_2_CON1
#define MT6368_PMIC_RG_LDO_VCN33_2_ONLV_EN_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VCN33_2_ONLV_EN_SHIFT                  3
#define MT6368_PMIC_RG_LDO_VCN33_2_OCFB_EN_ADDR                   MT6368_LDO_VCN33_2_CON1
#define MT6368_PMIC_RG_LDO_VCN33_2_OCFB_EN_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VCN33_2_OCFB_EN_SHIFT                  4
#define MT6368_PMIC_RG_LDO_VCN33_2_OC_MODE_ADDR                   MT6368_LDO_VCN33_2_CON1
#define MT6368_PMIC_RG_LDO_VCN33_2_OC_MODE_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VCN33_2_OC_MODE_SHIFT                  5
#define MT6368_PMIC_RG_LDO_VCN33_2_OC_TSEL_ADDR                   MT6368_LDO_VCN33_2_CON1
#define MT6368_PMIC_RG_LDO_VCN33_2_OC_TSEL_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VCN33_2_OC_TSEL_SHIFT                  6
#define MT6368_PMIC_RG_LDO_VCN33_2_DUMMY_LOAD_ADDR                MT6368_LDO_VCN33_2_CON2
#define MT6368_PMIC_RG_LDO_VCN33_2_DUMMY_LOAD_MASK                0x3
#define MT6368_PMIC_RG_LDO_VCN33_2_DUMMY_LOAD_SHIFT               0
#define MT6368_PMIC_RG_LDO_VCN33_2_STB_26M_CKEN_EN_ADDR           MT6368_LDO_VCN33_2_CON2
#define MT6368_PMIC_RG_LDO_VCN33_2_STB_26M_CKEN_EN_MASK           0x1
#define MT6368_PMIC_RG_LDO_VCN33_2_STB_26M_CKEN_EN_SHIFT          6
#define MT6368_PMIC_RG_LDO_VCN33_2_CK_SW_MODE_ADDR                MT6368_LDO_VCN33_2_CON2
#define MT6368_PMIC_RG_LDO_VCN33_2_CK_SW_MODE_MASK                0x1
#define MT6368_PMIC_RG_LDO_VCN33_2_CK_SW_MODE_SHIFT               7
#define MT6368_PMIC_RG_LDO_VCN33_2_B_STB_FORCE_ADDR               MT6368_LDO_VCN33_2_TEST_CON0
#define MT6368_PMIC_RG_LDO_VCN33_2_B_STB_FORCE_MASK               0x1
#define MT6368_PMIC_RG_LDO_VCN33_2_B_STB_FORCE_SHIFT              4
#define MT6368_PMIC_RG_LDO_VCN33_2_L_STB_FORCE_ADDR               MT6368_LDO_VCN33_2_TEST_CON0
#define MT6368_PMIC_RG_LDO_VCN33_2_L_STB_FORCE_MASK               0x1
#define MT6368_PMIC_RG_LDO_VCN33_2_L_STB_FORCE_SHIFT              5
#define MT6368_PMIC_DA_VCN33_2_B_EN_ADDR                          MT6368_LDO_VCN33_2_MON
#define MT6368_PMIC_DA_VCN33_2_B_EN_MASK                          0x1
#define MT6368_PMIC_DA_VCN33_2_B_EN_SHIFT                         0
#define MT6368_PMIC_DA_VCN33_2_B_STB_ADDR                         MT6368_LDO_VCN33_2_MON
#define MT6368_PMIC_DA_VCN33_2_B_STB_MASK                         0x1
#define MT6368_PMIC_DA_VCN33_2_B_STB_SHIFT                        1
#define MT6368_PMIC_DA_VCN33_2_B_LP_ADDR                          MT6368_LDO_VCN33_2_MON
#define MT6368_PMIC_DA_VCN33_2_B_LP_MASK                          0x1
#define MT6368_PMIC_DA_VCN33_2_B_LP_SHIFT                         2
#define MT6368_PMIC_DA_VCN33_2_L_EN_ADDR                          MT6368_LDO_VCN33_2_MON
#define MT6368_PMIC_DA_VCN33_2_L_EN_MASK                          0x1
#define MT6368_PMIC_DA_VCN33_2_L_EN_SHIFT                         3
#define MT6368_PMIC_DA_VCN33_2_L_STB_ADDR                         MT6368_LDO_VCN33_2_MON
#define MT6368_PMIC_DA_VCN33_2_L_STB_MASK                         0x1
#define MT6368_PMIC_DA_VCN33_2_L_STB_SHIFT                        4
#define MT6368_PMIC_DA_VCN33_2_OCFB_EN_ADDR                       MT6368_LDO_VCN33_2_MON
#define MT6368_PMIC_DA_VCN33_2_OCFB_EN_MASK                       0x1
#define MT6368_PMIC_DA_VCN33_2_OCFB_EN_SHIFT                      5
#define MT6368_PMIC_DA_VCN33_2_DUMMY_LOAD_ADDR                    MT6368_LDO_VCN33_2_MON
#define MT6368_PMIC_DA_VCN33_2_DUMMY_LOAD_MASK                    0x3
#define MT6368_PMIC_DA_VCN33_2_DUMMY_LOAD_SHIFT                   6
#define MT6368_PMIC_RG_LDO_VCN33_2_RC0_OP_EN_ADDR                 MT6368_LDO_VCN33_2_OP_EN0
#define MT6368_PMIC_RG_LDO_VCN33_2_RC0_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VCN33_2_RC0_OP_EN_SHIFT                0
#define MT6368_PMIC_RG_LDO_VCN33_2_RC1_OP_EN_ADDR                 MT6368_LDO_VCN33_2_OP_EN0
#define MT6368_PMIC_RG_LDO_VCN33_2_RC1_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VCN33_2_RC1_OP_EN_SHIFT                1
#define MT6368_PMIC_RG_LDO_VCN33_2_RC2_OP_EN_ADDR                 MT6368_LDO_VCN33_2_OP_EN0
#define MT6368_PMIC_RG_LDO_VCN33_2_RC2_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VCN33_2_RC2_OP_EN_SHIFT                2
#define MT6368_PMIC_RG_LDO_VCN33_2_RC3_OP_EN_ADDR                 MT6368_LDO_VCN33_2_OP_EN0
#define MT6368_PMIC_RG_LDO_VCN33_2_RC3_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VCN33_2_RC3_OP_EN_SHIFT                3
#define MT6368_PMIC_RG_LDO_VCN33_2_RC4_OP_EN_ADDR                 MT6368_LDO_VCN33_2_OP_EN0
#define MT6368_PMIC_RG_LDO_VCN33_2_RC4_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VCN33_2_RC4_OP_EN_SHIFT                4
#define MT6368_PMIC_RG_LDO_VCN33_2_RC5_OP_EN_ADDR                 MT6368_LDO_VCN33_2_OP_EN0
#define MT6368_PMIC_RG_LDO_VCN33_2_RC5_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VCN33_2_RC5_OP_EN_SHIFT                5
#define MT6368_PMIC_RG_LDO_VCN33_2_RC6_OP_EN_ADDR                 MT6368_LDO_VCN33_2_OP_EN0
#define MT6368_PMIC_RG_LDO_VCN33_2_RC6_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VCN33_2_RC6_OP_EN_SHIFT                6
#define MT6368_PMIC_RG_LDO_VCN33_2_RC7_OP_EN_ADDR                 MT6368_LDO_VCN33_2_OP_EN0
#define MT6368_PMIC_RG_LDO_VCN33_2_RC7_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VCN33_2_RC7_OP_EN_SHIFT                7
#define MT6368_PMIC_RG_LDO_VCN33_2_RC8_OP_EN_ADDR                 MT6368_LDO_VCN33_2_OP_EN1
#define MT6368_PMIC_RG_LDO_VCN33_2_RC8_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VCN33_2_RC8_OP_EN_SHIFT                0
#define MT6368_PMIC_RG_LDO_VCN33_2_RC9_OP_EN_ADDR                 MT6368_LDO_VCN33_2_OP_EN1
#define MT6368_PMIC_RG_LDO_VCN33_2_RC9_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VCN33_2_RC9_OP_EN_SHIFT                1
#define MT6368_PMIC_RG_LDO_VCN33_2_RC10_OP_EN_ADDR                MT6368_LDO_VCN33_2_OP_EN1
#define MT6368_PMIC_RG_LDO_VCN33_2_RC10_OP_EN_MASK                0x1
#define MT6368_PMIC_RG_LDO_VCN33_2_RC10_OP_EN_SHIFT               2
#define MT6368_PMIC_RG_LDO_VCN33_2_RC11_OP_EN_ADDR                MT6368_LDO_VCN33_2_OP_EN1
#define MT6368_PMIC_RG_LDO_VCN33_2_RC11_OP_EN_MASK                0x1
#define MT6368_PMIC_RG_LDO_VCN33_2_RC11_OP_EN_SHIFT               3
#define MT6368_PMIC_RG_LDO_VCN33_2_RC12_OP_EN_ADDR                MT6368_LDO_VCN33_2_OP_EN1
#define MT6368_PMIC_RG_LDO_VCN33_2_RC12_OP_EN_MASK                0x1
#define MT6368_PMIC_RG_LDO_VCN33_2_RC12_OP_EN_SHIFT               4
#define MT6368_PMIC_RG_LDO_VCN33_2_RC13_OP_EN_ADDR                MT6368_LDO_VCN33_2_OP_EN1
#define MT6368_PMIC_RG_LDO_VCN33_2_RC13_OP_EN_MASK                0x1
#define MT6368_PMIC_RG_LDO_VCN33_2_RC13_OP_EN_SHIFT               5
#define MT6368_PMIC_RG_LDO_VCN33_2_HW0_OP_EN_ADDR                 MT6368_LDO_VCN33_2_OP_EN2
#define MT6368_PMIC_RG_LDO_VCN33_2_HW0_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VCN33_2_HW0_OP_EN_SHIFT                0
#define MT6368_PMIC_RG_LDO_VCN33_2_HW1_OP_EN_ADDR                 MT6368_LDO_VCN33_2_OP_EN2
#define MT6368_PMIC_RG_LDO_VCN33_2_HW1_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VCN33_2_HW1_OP_EN_SHIFT                1
#define MT6368_PMIC_RG_LDO_VCN33_2_HW2_OP_EN_ADDR                 MT6368_LDO_VCN33_2_OP_EN2
#define MT6368_PMIC_RG_LDO_VCN33_2_HW2_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VCN33_2_HW2_OP_EN_SHIFT                2
#define MT6368_PMIC_RG_LDO_VCN33_2_HW3_OP_EN_ADDR                 MT6368_LDO_VCN33_2_OP_EN2
#define MT6368_PMIC_RG_LDO_VCN33_2_HW3_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VCN33_2_HW3_OP_EN_SHIFT                3
#define MT6368_PMIC_RG_LDO_VCN33_2_HW4_OP_EN_ADDR                 MT6368_LDO_VCN33_2_OP_EN2
#define MT6368_PMIC_RG_LDO_VCN33_2_HW4_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VCN33_2_HW4_OP_EN_SHIFT                4
#define MT6368_PMIC_RG_LDO_VCN33_2_HW5_OP_EN_ADDR                 MT6368_LDO_VCN33_2_OP_EN2
#define MT6368_PMIC_RG_LDO_VCN33_2_HW5_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VCN33_2_HW5_OP_EN_SHIFT                5
#define MT6368_PMIC_RG_LDO_VCN33_2_HW6_OP_EN_ADDR                 MT6368_LDO_VCN33_2_OP_EN2
#define MT6368_PMIC_RG_LDO_VCN33_2_HW6_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VCN33_2_HW6_OP_EN_SHIFT                6
#define MT6368_PMIC_RG_LDO_VCN33_2_SW_OP_EN_ADDR                  MT6368_LDO_VCN33_2_OP_EN2
#define MT6368_PMIC_RG_LDO_VCN33_2_SW_OP_EN_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VCN33_2_SW_OP_EN_SHIFT                 7
#define MT6368_PMIC_RG_LDO_VCN33_2_RC0_OP_CFG_ADDR                MT6368_LDO_VCN33_2_OP_CFG0
#define MT6368_PMIC_RG_LDO_VCN33_2_RC0_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_LDO_VCN33_2_RC0_OP_CFG_SHIFT               0
#define MT6368_PMIC_RG_LDO_VCN33_2_RC1_OP_CFG_ADDR                MT6368_LDO_VCN33_2_OP_CFG0
#define MT6368_PMIC_RG_LDO_VCN33_2_RC1_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_LDO_VCN33_2_RC1_OP_CFG_SHIFT               1
#define MT6368_PMIC_RG_LDO_VCN33_2_RC2_OP_CFG_ADDR                MT6368_LDO_VCN33_2_OP_CFG0
#define MT6368_PMIC_RG_LDO_VCN33_2_RC2_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_LDO_VCN33_2_RC2_OP_CFG_SHIFT               2
#define MT6368_PMIC_RG_LDO_VCN33_2_RC3_OP_CFG_ADDR                MT6368_LDO_VCN33_2_OP_CFG0
#define MT6368_PMIC_RG_LDO_VCN33_2_RC3_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_LDO_VCN33_2_RC3_OP_CFG_SHIFT               3
#define MT6368_PMIC_RG_LDO_VCN33_2_RC4_OP_CFG_ADDR                MT6368_LDO_VCN33_2_OP_CFG0
#define MT6368_PMIC_RG_LDO_VCN33_2_RC4_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_LDO_VCN33_2_RC4_OP_CFG_SHIFT               4
#define MT6368_PMIC_RG_LDO_VCN33_2_RC5_OP_CFG_ADDR                MT6368_LDO_VCN33_2_OP_CFG0
#define MT6368_PMIC_RG_LDO_VCN33_2_RC5_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_LDO_VCN33_2_RC5_OP_CFG_SHIFT               5
#define MT6368_PMIC_RG_LDO_VCN33_2_RC6_OP_CFG_ADDR                MT6368_LDO_VCN33_2_OP_CFG0
#define MT6368_PMIC_RG_LDO_VCN33_2_RC6_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_LDO_VCN33_2_RC6_OP_CFG_SHIFT               6
#define MT6368_PMIC_RG_LDO_VCN33_2_RC7_OP_CFG_ADDR                MT6368_LDO_VCN33_2_OP_CFG0
#define MT6368_PMIC_RG_LDO_VCN33_2_RC7_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_LDO_VCN33_2_RC7_OP_CFG_SHIFT               7
#define MT6368_PMIC_RG_LDO_VCN33_2_RC8_OP_CFG_ADDR                MT6368_LDO_VCN33_2_OP_CFG1
#define MT6368_PMIC_RG_LDO_VCN33_2_RC8_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_LDO_VCN33_2_RC8_OP_CFG_SHIFT               0
#define MT6368_PMIC_RG_LDO_VCN33_2_RC9_OP_CFG_ADDR                MT6368_LDO_VCN33_2_OP_CFG1
#define MT6368_PMIC_RG_LDO_VCN33_2_RC9_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_LDO_VCN33_2_RC9_OP_CFG_SHIFT               1
#define MT6368_PMIC_RG_LDO_VCN33_2_RC10_OP_CFG_ADDR               MT6368_LDO_VCN33_2_OP_CFG1
#define MT6368_PMIC_RG_LDO_VCN33_2_RC10_OP_CFG_MASK               0x1
#define MT6368_PMIC_RG_LDO_VCN33_2_RC10_OP_CFG_SHIFT              2
#define MT6368_PMIC_RG_LDO_VCN33_2_RC11_OP_CFG_ADDR               MT6368_LDO_VCN33_2_OP_CFG1
#define MT6368_PMIC_RG_LDO_VCN33_2_RC11_OP_CFG_MASK               0x1
#define MT6368_PMIC_RG_LDO_VCN33_2_RC11_OP_CFG_SHIFT              3
#define MT6368_PMIC_RG_LDO_VCN33_2_RC12_OP_CFG_ADDR               MT6368_LDO_VCN33_2_OP_CFG1
#define MT6368_PMIC_RG_LDO_VCN33_2_RC12_OP_CFG_MASK               0x1
#define MT6368_PMIC_RG_LDO_VCN33_2_RC12_OP_CFG_SHIFT              4
#define MT6368_PMIC_RG_LDO_VCN33_2_RC13_OP_CFG_ADDR               MT6368_LDO_VCN33_2_OP_CFG1
#define MT6368_PMIC_RG_LDO_VCN33_2_RC13_OP_CFG_MASK               0x1
#define MT6368_PMIC_RG_LDO_VCN33_2_RC13_OP_CFG_SHIFT              5
#define MT6368_PMIC_RG_LDO_VCN33_2_HW0_OP_CFG_ADDR                MT6368_LDO_VCN33_2_OP_CFG2
#define MT6368_PMIC_RG_LDO_VCN33_2_HW0_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_LDO_VCN33_2_HW0_OP_CFG_SHIFT               0
#define MT6368_PMIC_RG_LDO_VCN33_2_HW1_OP_CFG_ADDR                MT6368_LDO_VCN33_2_OP_CFG2
#define MT6368_PMIC_RG_LDO_VCN33_2_HW1_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_LDO_VCN33_2_HW1_OP_CFG_SHIFT               1
#define MT6368_PMIC_RG_LDO_VCN33_2_HW2_OP_CFG_ADDR                MT6368_LDO_VCN33_2_OP_CFG2
#define MT6368_PMIC_RG_LDO_VCN33_2_HW2_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_LDO_VCN33_2_HW2_OP_CFG_SHIFT               2
#define MT6368_PMIC_RG_LDO_VCN33_2_HW3_OP_CFG_ADDR                MT6368_LDO_VCN33_2_OP_CFG2
#define MT6368_PMIC_RG_LDO_VCN33_2_HW3_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_LDO_VCN33_2_HW3_OP_CFG_SHIFT               3
#define MT6368_PMIC_RG_LDO_VCN33_2_HW4_OP_CFG_ADDR                MT6368_LDO_VCN33_2_OP_CFG2
#define MT6368_PMIC_RG_LDO_VCN33_2_HW4_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_LDO_VCN33_2_HW4_OP_CFG_SHIFT               4
#define MT6368_PMIC_RG_LDO_VCN33_2_HW5_OP_CFG_ADDR                MT6368_LDO_VCN33_2_OP_CFG2
#define MT6368_PMIC_RG_LDO_VCN33_2_HW5_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_LDO_VCN33_2_HW5_OP_CFG_SHIFT               5
#define MT6368_PMIC_RG_LDO_VCN33_2_HW6_OP_CFG_ADDR                MT6368_LDO_VCN33_2_OP_CFG2
#define MT6368_PMIC_RG_LDO_VCN33_2_HW6_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_LDO_VCN33_2_HW6_OP_CFG_SHIFT               6
#define MT6368_PMIC_RG_LDO_VCN33_2_SW_OP_CFG_ADDR                 MT6368_LDO_VCN33_2_OP_CFG2
#define MT6368_PMIC_RG_LDO_VCN33_2_SW_OP_CFG_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VCN33_2_SW_OP_CFG_SHIFT                7
#define MT6368_PMIC_RG_LDO_VCN33_2_RC0_OP_MODE_ADDR               MT6368_LDO_VCN33_2_OP_MODE0
#define MT6368_PMIC_RG_LDO_VCN33_2_RC0_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_LDO_VCN33_2_RC0_OP_MODE_SHIFT              0
#define MT6368_PMIC_RG_LDO_VCN33_2_RC1_OP_MODE_ADDR               MT6368_LDO_VCN33_2_OP_MODE0
#define MT6368_PMIC_RG_LDO_VCN33_2_RC1_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_LDO_VCN33_2_RC1_OP_MODE_SHIFT              1
#define MT6368_PMIC_RG_LDO_VCN33_2_RC2_OP_MODE_ADDR               MT6368_LDO_VCN33_2_OP_MODE0
#define MT6368_PMIC_RG_LDO_VCN33_2_RC2_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_LDO_VCN33_2_RC2_OP_MODE_SHIFT              2
#define MT6368_PMIC_RG_LDO_VCN33_2_RC3_OP_MODE_ADDR               MT6368_LDO_VCN33_2_OP_MODE0
#define MT6368_PMIC_RG_LDO_VCN33_2_RC3_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_LDO_VCN33_2_RC3_OP_MODE_SHIFT              3
#define MT6368_PMIC_RG_LDO_VCN33_2_RC4_OP_MODE_ADDR               MT6368_LDO_VCN33_2_OP_MODE0
#define MT6368_PMIC_RG_LDO_VCN33_2_RC4_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_LDO_VCN33_2_RC4_OP_MODE_SHIFT              4
#define MT6368_PMIC_RG_LDO_VCN33_2_RC5_OP_MODE_ADDR               MT6368_LDO_VCN33_2_OP_MODE0
#define MT6368_PMIC_RG_LDO_VCN33_2_RC5_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_LDO_VCN33_2_RC5_OP_MODE_SHIFT              5
#define MT6368_PMIC_RG_LDO_VCN33_2_RC6_OP_MODE_ADDR               MT6368_LDO_VCN33_2_OP_MODE0
#define MT6368_PMIC_RG_LDO_VCN33_2_RC6_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_LDO_VCN33_2_RC6_OP_MODE_SHIFT              6
#define MT6368_PMIC_RG_LDO_VCN33_2_RC7_OP_MODE_ADDR               MT6368_LDO_VCN33_2_OP_MODE0
#define MT6368_PMIC_RG_LDO_VCN33_2_RC7_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_LDO_VCN33_2_RC7_OP_MODE_SHIFT              7
#define MT6368_PMIC_RG_LDO_VCN33_2_RC8_OP_MODE_ADDR               MT6368_LDO_VCN33_2_OP_MODE1
#define MT6368_PMIC_RG_LDO_VCN33_2_RC8_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_LDO_VCN33_2_RC8_OP_MODE_SHIFT              0
#define MT6368_PMIC_RG_LDO_VCN33_2_RC9_OP_MODE_ADDR               MT6368_LDO_VCN33_2_OP_MODE1
#define MT6368_PMIC_RG_LDO_VCN33_2_RC9_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_LDO_VCN33_2_RC9_OP_MODE_SHIFT              1
#define MT6368_PMIC_RG_LDO_VCN33_2_RC10_OP_MODE_ADDR              MT6368_LDO_VCN33_2_OP_MODE1
#define MT6368_PMIC_RG_LDO_VCN33_2_RC10_OP_MODE_MASK              0x1
#define MT6368_PMIC_RG_LDO_VCN33_2_RC10_OP_MODE_SHIFT             2
#define MT6368_PMIC_RG_LDO_VCN33_2_RC11_OP_MODE_ADDR              MT6368_LDO_VCN33_2_OP_MODE1
#define MT6368_PMIC_RG_LDO_VCN33_2_RC11_OP_MODE_MASK              0x1
#define MT6368_PMIC_RG_LDO_VCN33_2_RC11_OP_MODE_SHIFT             3
#define MT6368_PMIC_RG_LDO_VCN33_2_RC12_OP_MODE_ADDR              MT6368_LDO_VCN33_2_OP_MODE1
#define MT6368_PMIC_RG_LDO_VCN33_2_RC12_OP_MODE_MASK              0x1
#define MT6368_PMIC_RG_LDO_VCN33_2_RC12_OP_MODE_SHIFT             4
#define MT6368_PMIC_RG_LDO_VCN33_2_RC13_OP_MODE_ADDR              MT6368_LDO_VCN33_2_OP_MODE1
#define MT6368_PMIC_RG_LDO_VCN33_2_RC13_OP_MODE_MASK              0x1
#define MT6368_PMIC_RG_LDO_VCN33_2_RC13_OP_MODE_SHIFT             5
#define MT6368_PMIC_RG_LDO_VCN33_2_HW0_OP_MODE_ADDR               MT6368_LDO_VCN33_2_OP_MODE2
#define MT6368_PMIC_RG_LDO_VCN33_2_HW0_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_LDO_VCN33_2_HW0_OP_MODE_SHIFT              0
#define MT6368_PMIC_RG_LDO_VCN33_2_HW1_OP_MODE_ADDR               MT6368_LDO_VCN33_2_OP_MODE2
#define MT6368_PMIC_RG_LDO_VCN33_2_HW1_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_LDO_VCN33_2_HW1_OP_MODE_SHIFT              1
#define MT6368_PMIC_RG_LDO_VCN33_2_HW2_OP_MODE_ADDR               MT6368_LDO_VCN33_2_OP_MODE2
#define MT6368_PMIC_RG_LDO_VCN33_2_HW2_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_LDO_VCN33_2_HW2_OP_MODE_SHIFT              2
#define MT6368_PMIC_RG_LDO_VCN33_2_HW3_OP_MODE_ADDR               MT6368_LDO_VCN33_2_OP_MODE2
#define MT6368_PMIC_RG_LDO_VCN33_2_HW3_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_LDO_VCN33_2_HW3_OP_MODE_SHIFT              3
#define MT6368_PMIC_RG_LDO_VCN33_2_HW4_OP_MODE_ADDR               MT6368_LDO_VCN33_2_OP_MODE2
#define MT6368_PMIC_RG_LDO_VCN33_2_HW4_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_LDO_VCN33_2_HW4_OP_MODE_SHIFT              4
#define MT6368_PMIC_RG_LDO_VCN33_2_HW5_OP_MODE_ADDR               MT6368_LDO_VCN33_2_OP_MODE2
#define MT6368_PMIC_RG_LDO_VCN33_2_HW5_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_LDO_VCN33_2_HW5_OP_MODE_SHIFT              5
#define MT6368_PMIC_RG_LDO_VCN33_2_HW6_OP_MODE_ADDR               MT6368_LDO_VCN33_2_OP_MODE2
#define MT6368_PMIC_RG_LDO_VCN33_2_HW6_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_LDO_VCN33_2_HW6_OP_MODE_SHIFT              6
#define MT6368_PMIC_LDO_GNR3_ANA_ID_ADDR                          MT6368_LDO_GNR3_ANA_ID
#define MT6368_PMIC_LDO_GNR3_ANA_ID_MASK                          0xFF
#define MT6368_PMIC_LDO_GNR3_ANA_ID_SHIFT                         0
#define MT6368_PMIC_LDO_GNR3_DIG_ID_ADDR                          MT6368_LDO_GNR3_DIG_ID
#define MT6368_PMIC_LDO_GNR3_DIG_ID_MASK                          0xFF
#define MT6368_PMIC_LDO_GNR3_DIG_ID_SHIFT                         0
#define MT6368_PMIC_LDO_GNR3_ANA_MINOR_REV_ADDR                   MT6368_LDO_GNR3_ANA_REV
#define MT6368_PMIC_LDO_GNR3_ANA_MINOR_REV_MASK                   0xF
#define MT6368_PMIC_LDO_GNR3_ANA_MINOR_REV_SHIFT                  0
#define MT6368_PMIC_LDO_GNR3_ANA_MAJOR_REV_ADDR                   MT6368_LDO_GNR3_ANA_REV
#define MT6368_PMIC_LDO_GNR3_ANA_MAJOR_REV_MASK                   0xF
#define MT6368_PMIC_LDO_GNR3_ANA_MAJOR_REV_SHIFT                  4
#define MT6368_PMIC_LDO_GNR3_DIG_MINOR_REV_ADDR                   MT6368_LDO_GNR3_DIG_REV
#define MT6368_PMIC_LDO_GNR3_DIG_MINOR_REV_MASK                   0xF
#define MT6368_PMIC_LDO_GNR3_DIG_MINOR_REV_SHIFT                  0
#define MT6368_PMIC_LDO_GNR3_DIG_MAJOR_REV_ADDR                   MT6368_LDO_GNR3_DIG_REV
#define MT6368_PMIC_LDO_GNR3_DIG_MAJOR_REV_MASK                   0xF
#define MT6368_PMIC_LDO_GNR3_DIG_MAJOR_REV_SHIFT                  4
#define MT6368_PMIC_LDO_GNR3_DSN_CBS_ADDR                         MT6368_LDO_GNR3_DSN_DBI
#define MT6368_PMIC_LDO_GNR3_DSN_CBS_MASK                         0x3
#define MT6368_PMIC_LDO_GNR3_DSN_CBS_SHIFT                        0
#define MT6368_PMIC_LDO_GNR3_DSN_BIX_ADDR                         MT6368_LDO_GNR3_DSN_DBI
#define MT6368_PMIC_LDO_GNR3_DSN_BIX_MASK                         0x3
#define MT6368_PMIC_LDO_GNR3_DSN_BIX_SHIFT                        2
#define MT6368_PMIC_LDO_GNR3_DSN_ESP_ADDR                         MT6368_LDO_GNR3_DSN_ESP
#define MT6368_PMIC_LDO_GNR3_DSN_ESP_MASK                         0xFF
#define MT6368_PMIC_LDO_GNR3_DSN_ESP_SHIFT                        0
#define MT6368_PMIC_LDO_GNR3_DSN_FPI_ADDR                         MT6368_LDO_GNR3_DSN_DXI
#define MT6368_PMIC_LDO_GNR3_DSN_FPI_MASK                         0xFF
#define MT6368_PMIC_LDO_GNR3_DSN_FPI_SHIFT                        0
#define MT6368_PMIC_RG_LDO_VEFUSE_EN_ADDR                         MT6368_LDO_VEFUSE_CON0
#define MT6368_PMIC_RG_LDO_VEFUSE_EN_MASK                         0x1
#define MT6368_PMIC_RG_LDO_VEFUSE_EN_SHIFT                        0
#define MT6368_PMIC_RG_LDO_VEFUSE_LP_ADDR                         MT6368_LDO_VEFUSE_CON0
#define MT6368_PMIC_RG_LDO_VEFUSE_LP_MASK                         0x1
#define MT6368_PMIC_RG_LDO_VEFUSE_LP_SHIFT                        1
#define MT6368_PMIC_RG_LDO_VEFUSE_STBTD_ADDR                      MT6368_LDO_VEFUSE_CON1
#define MT6368_PMIC_RG_LDO_VEFUSE_STBTD_MASK                      0x3
#define MT6368_PMIC_RG_LDO_VEFUSE_STBTD_SHIFT                     0
#define MT6368_PMIC_RG_LDO_VEFUSE_ULP_ADDR                        MT6368_LDO_VEFUSE_CON1
#define MT6368_PMIC_RG_LDO_VEFUSE_ULP_MASK                        0x1
#define MT6368_PMIC_RG_LDO_VEFUSE_ULP_SHIFT                       2
#define MT6368_PMIC_RG_LDO_VEFUSE_ONLV_EN_ADDR                    MT6368_LDO_VEFUSE_CON1
#define MT6368_PMIC_RG_LDO_VEFUSE_ONLV_EN_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VEFUSE_ONLV_EN_SHIFT                   3
#define MT6368_PMIC_RG_LDO_VEFUSE_OCFB_EN_ADDR                    MT6368_LDO_VEFUSE_CON1
#define MT6368_PMIC_RG_LDO_VEFUSE_OCFB_EN_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VEFUSE_OCFB_EN_SHIFT                   4
#define MT6368_PMIC_RG_LDO_VEFUSE_OC_MODE_ADDR                    MT6368_LDO_VEFUSE_CON1
#define MT6368_PMIC_RG_LDO_VEFUSE_OC_MODE_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VEFUSE_OC_MODE_SHIFT                   5
#define MT6368_PMIC_RG_LDO_VEFUSE_OC_TSEL_ADDR                    MT6368_LDO_VEFUSE_CON1
#define MT6368_PMIC_RG_LDO_VEFUSE_OC_TSEL_MASK                    0x1
#define MT6368_PMIC_RG_LDO_VEFUSE_OC_TSEL_SHIFT                   6
#define MT6368_PMIC_RG_LDO_VEFUSE_DUMMY_LOAD_ADDR                 MT6368_LDO_VEFUSE_CON2
#define MT6368_PMIC_RG_LDO_VEFUSE_DUMMY_LOAD_MASK                 0x3
#define MT6368_PMIC_RG_LDO_VEFUSE_DUMMY_LOAD_SHIFT                0
#define MT6368_PMIC_RG_LDO_VEFUSE_STB_26M_CKEN_EN_ADDR            MT6368_LDO_VEFUSE_CON2
#define MT6368_PMIC_RG_LDO_VEFUSE_STB_26M_CKEN_EN_MASK            0x1
#define MT6368_PMIC_RG_LDO_VEFUSE_STB_26M_CKEN_EN_SHIFT           6
#define MT6368_PMIC_RG_LDO_VEFUSE_CK_SW_MODE_ADDR                 MT6368_LDO_VEFUSE_CON2
#define MT6368_PMIC_RG_LDO_VEFUSE_CK_SW_MODE_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VEFUSE_CK_SW_MODE_SHIFT                7
#define MT6368_PMIC_RG_LDO_VEFUSE_B_STB_FORCE_ADDR                MT6368_LDO_VEFUSE_TEST_CON0
#define MT6368_PMIC_RG_LDO_VEFUSE_B_STB_FORCE_MASK                0x1
#define MT6368_PMIC_RG_LDO_VEFUSE_B_STB_FORCE_SHIFT               4
#define MT6368_PMIC_RG_LDO_VEFUSE_L_STB_FORCE_ADDR                MT6368_LDO_VEFUSE_TEST_CON0
#define MT6368_PMIC_RG_LDO_VEFUSE_L_STB_FORCE_MASK                0x1
#define MT6368_PMIC_RG_LDO_VEFUSE_L_STB_FORCE_SHIFT               5
#define MT6368_PMIC_DA_VEFUSE_B_EN_ADDR                           MT6368_LDO_VEFUSE_MON
#define MT6368_PMIC_DA_VEFUSE_B_EN_MASK                           0x1
#define MT6368_PMIC_DA_VEFUSE_B_EN_SHIFT                          0
#define MT6368_PMIC_DA_VEFUSE_B_STB_ADDR                          MT6368_LDO_VEFUSE_MON
#define MT6368_PMIC_DA_VEFUSE_B_STB_MASK                          0x1
#define MT6368_PMIC_DA_VEFUSE_B_STB_SHIFT                         1
#define MT6368_PMIC_DA_VEFUSE_B_LP_ADDR                           MT6368_LDO_VEFUSE_MON
#define MT6368_PMIC_DA_VEFUSE_B_LP_MASK                           0x1
#define MT6368_PMIC_DA_VEFUSE_B_LP_SHIFT                          2
#define MT6368_PMIC_DA_VEFUSE_L_EN_ADDR                           MT6368_LDO_VEFUSE_MON
#define MT6368_PMIC_DA_VEFUSE_L_EN_MASK                           0x1
#define MT6368_PMIC_DA_VEFUSE_L_EN_SHIFT                          3
#define MT6368_PMIC_DA_VEFUSE_L_STB_ADDR                          MT6368_LDO_VEFUSE_MON
#define MT6368_PMIC_DA_VEFUSE_L_STB_MASK                          0x1
#define MT6368_PMIC_DA_VEFUSE_L_STB_SHIFT                         4
#define MT6368_PMIC_DA_VEFUSE_OCFB_EN_ADDR                        MT6368_LDO_VEFUSE_MON
#define MT6368_PMIC_DA_VEFUSE_OCFB_EN_MASK                        0x1
#define MT6368_PMIC_DA_VEFUSE_OCFB_EN_SHIFT                       5
#define MT6368_PMIC_DA_VEFUSE_DUMMY_LOAD_ADDR                     MT6368_LDO_VEFUSE_MON
#define MT6368_PMIC_DA_VEFUSE_DUMMY_LOAD_MASK                     0x3
#define MT6368_PMIC_DA_VEFUSE_DUMMY_LOAD_SHIFT                    6
#define MT6368_PMIC_RG_LDO_VEFUSE_RC0_OP_EN_ADDR                  MT6368_LDO_VEFUSE_OP_EN0
#define MT6368_PMIC_RG_LDO_VEFUSE_RC0_OP_EN_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VEFUSE_RC0_OP_EN_SHIFT                 0
#define MT6368_PMIC_RG_LDO_VEFUSE_RC1_OP_EN_ADDR                  MT6368_LDO_VEFUSE_OP_EN0
#define MT6368_PMIC_RG_LDO_VEFUSE_RC1_OP_EN_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VEFUSE_RC1_OP_EN_SHIFT                 1
#define MT6368_PMIC_RG_LDO_VEFUSE_RC2_OP_EN_ADDR                  MT6368_LDO_VEFUSE_OP_EN0
#define MT6368_PMIC_RG_LDO_VEFUSE_RC2_OP_EN_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VEFUSE_RC2_OP_EN_SHIFT                 2
#define MT6368_PMIC_RG_LDO_VEFUSE_RC3_OP_EN_ADDR                  MT6368_LDO_VEFUSE_OP_EN0
#define MT6368_PMIC_RG_LDO_VEFUSE_RC3_OP_EN_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VEFUSE_RC3_OP_EN_SHIFT                 3
#define MT6368_PMIC_RG_LDO_VEFUSE_RC4_OP_EN_ADDR                  MT6368_LDO_VEFUSE_OP_EN0
#define MT6368_PMIC_RG_LDO_VEFUSE_RC4_OP_EN_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VEFUSE_RC4_OP_EN_SHIFT                 4
#define MT6368_PMIC_RG_LDO_VEFUSE_RC5_OP_EN_ADDR                  MT6368_LDO_VEFUSE_OP_EN0
#define MT6368_PMIC_RG_LDO_VEFUSE_RC5_OP_EN_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VEFUSE_RC5_OP_EN_SHIFT                 5
#define MT6368_PMIC_RG_LDO_VEFUSE_RC6_OP_EN_ADDR                  MT6368_LDO_VEFUSE_OP_EN0
#define MT6368_PMIC_RG_LDO_VEFUSE_RC6_OP_EN_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VEFUSE_RC6_OP_EN_SHIFT                 6
#define MT6368_PMIC_RG_LDO_VEFUSE_RC7_OP_EN_ADDR                  MT6368_LDO_VEFUSE_OP_EN0
#define MT6368_PMIC_RG_LDO_VEFUSE_RC7_OP_EN_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VEFUSE_RC7_OP_EN_SHIFT                 7
#define MT6368_PMIC_RG_LDO_VEFUSE_RC8_OP_EN_ADDR                  MT6368_LDO_VEFUSE_OP_EN1
#define MT6368_PMIC_RG_LDO_VEFUSE_RC8_OP_EN_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VEFUSE_RC8_OP_EN_SHIFT                 0
#define MT6368_PMIC_RG_LDO_VEFUSE_RC9_OP_EN_ADDR                  MT6368_LDO_VEFUSE_OP_EN1
#define MT6368_PMIC_RG_LDO_VEFUSE_RC9_OP_EN_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VEFUSE_RC9_OP_EN_SHIFT                 1
#define MT6368_PMIC_RG_LDO_VEFUSE_RC10_OP_EN_ADDR                 MT6368_LDO_VEFUSE_OP_EN1
#define MT6368_PMIC_RG_LDO_VEFUSE_RC10_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VEFUSE_RC10_OP_EN_SHIFT                2
#define MT6368_PMIC_RG_LDO_VEFUSE_RC11_OP_EN_ADDR                 MT6368_LDO_VEFUSE_OP_EN1
#define MT6368_PMIC_RG_LDO_VEFUSE_RC11_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VEFUSE_RC11_OP_EN_SHIFT                3
#define MT6368_PMIC_RG_LDO_VEFUSE_RC12_OP_EN_ADDR                 MT6368_LDO_VEFUSE_OP_EN1
#define MT6368_PMIC_RG_LDO_VEFUSE_RC12_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VEFUSE_RC12_OP_EN_SHIFT                4
#define MT6368_PMIC_RG_LDO_VEFUSE_RC13_OP_EN_ADDR                 MT6368_LDO_VEFUSE_OP_EN1
#define MT6368_PMIC_RG_LDO_VEFUSE_RC13_OP_EN_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VEFUSE_RC13_OP_EN_SHIFT                5
#define MT6368_PMIC_RG_LDO_VEFUSE_HW0_OP_EN_ADDR                  MT6368_LDO_VEFUSE_OP_EN2
#define MT6368_PMIC_RG_LDO_VEFUSE_HW0_OP_EN_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VEFUSE_HW0_OP_EN_SHIFT                 0
#define MT6368_PMIC_RG_LDO_VEFUSE_HW1_OP_EN_ADDR                  MT6368_LDO_VEFUSE_OP_EN2
#define MT6368_PMIC_RG_LDO_VEFUSE_HW1_OP_EN_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VEFUSE_HW1_OP_EN_SHIFT                 1
#define MT6368_PMIC_RG_LDO_VEFUSE_HW2_OP_EN_ADDR                  MT6368_LDO_VEFUSE_OP_EN2
#define MT6368_PMIC_RG_LDO_VEFUSE_HW2_OP_EN_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VEFUSE_HW2_OP_EN_SHIFT                 2
#define MT6368_PMIC_RG_LDO_VEFUSE_HW3_OP_EN_ADDR                  MT6368_LDO_VEFUSE_OP_EN2
#define MT6368_PMIC_RG_LDO_VEFUSE_HW3_OP_EN_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VEFUSE_HW3_OP_EN_SHIFT                 3
#define MT6368_PMIC_RG_LDO_VEFUSE_HW4_OP_EN_ADDR                  MT6368_LDO_VEFUSE_OP_EN2
#define MT6368_PMIC_RG_LDO_VEFUSE_HW4_OP_EN_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VEFUSE_HW4_OP_EN_SHIFT                 4
#define MT6368_PMIC_RG_LDO_VEFUSE_HW5_OP_EN_ADDR                  MT6368_LDO_VEFUSE_OP_EN2
#define MT6368_PMIC_RG_LDO_VEFUSE_HW5_OP_EN_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VEFUSE_HW5_OP_EN_SHIFT                 5
#define MT6368_PMIC_RG_LDO_VEFUSE_HW6_OP_EN_ADDR                  MT6368_LDO_VEFUSE_OP_EN2
#define MT6368_PMIC_RG_LDO_VEFUSE_HW6_OP_EN_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VEFUSE_HW6_OP_EN_SHIFT                 6
#define MT6368_PMIC_RG_LDO_VEFUSE_SW_OP_EN_ADDR                   MT6368_LDO_VEFUSE_OP_EN2
#define MT6368_PMIC_RG_LDO_VEFUSE_SW_OP_EN_MASK                   0x1
#define MT6368_PMIC_RG_LDO_VEFUSE_SW_OP_EN_SHIFT                  7
#define MT6368_PMIC_RG_LDO_VEFUSE_RC0_OP_CFG_ADDR                 MT6368_LDO_VEFUSE_OP_CFG0
#define MT6368_PMIC_RG_LDO_VEFUSE_RC0_OP_CFG_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VEFUSE_RC0_OP_CFG_SHIFT                0
#define MT6368_PMIC_RG_LDO_VEFUSE_RC1_OP_CFG_ADDR                 MT6368_LDO_VEFUSE_OP_CFG0
#define MT6368_PMIC_RG_LDO_VEFUSE_RC1_OP_CFG_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VEFUSE_RC1_OP_CFG_SHIFT                1
#define MT6368_PMIC_RG_LDO_VEFUSE_RC2_OP_CFG_ADDR                 MT6368_LDO_VEFUSE_OP_CFG0
#define MT6368_PMIC_RG_LDO_VEFUSE_RC2_OP_CFG_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VEFUSE_RC2_OP_CFG_SHIFT                2
#define MT6368_PMIC_RG_LDO_VEFUSE_RC3_OP_CFG_ADDR                 MT6368_LDO_VEFUSE_OP_CFG0
#define MT6368_PMIC_RG_LDO_VEFUSE_RC3_OP_CFG_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VEFUSE_RC3_OP_CFG_SHIFT                3
#define MT6368_PMIC_RG_LDO_VEFUSE_RC4_OP_CFG_ADDR                 MT6368_LDO_VEFUSE_OP_CFG0
#define MT6368_PMIC_RG_LDO_VEFUSE_RC4_OP_CFG_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VEFUSE_RC4_OP_CFG_SHIFT                4
#define MT6368_PMIC_RG_LDO_VEFUSE_RC5_OP_CFG_ADDR                 MT6368_LDO_VEFUSE_OP_CFG0
#define MT6368_PMIC_RG_LDO_VEFUSE_RC5_OP_CFG_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VEFUSE_RC5_OP_CFG_SHIFT                5
#define MT6368_PMIC_RG_LDO_VEFUSE_RC6_OP_CFG_ADDR                 MT6368_LDO_VEFUSE_OP_CFG0
#define MT6368_PMIC_RG_LDO_VEFUSE_RC6_OP_CFG_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VEFUSE_RC6_OP_CFG_SHIFT                6
#define MT6368_PMIC_RG_LDO_VEFUSE_RC7_OP_CFG_ADDR                 MT6368_LDO_VEFUSE_OP_CFG0
#define MT6368_PMIC_RG_LDO_VEFUSE_RC7_OP_CFG_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VEFUSE_RC7_OP_CFG_SHIFT                7
#define MT6368_PMIC_RG_LDO_VEFUSE_RC8_OP_CFG_ADDR                 MT6368_LDO_VEFUSE_OP_CFG1
#define MT6368_PMIC_RG_LDO_VEFUSE_RC8_OP_CFG_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VEFUSE_RC8_OP_CFG_SHIFT                0
#define MT6368_PMIC_RG_LDO_VEFUSE_RC9_OP_CFG_ADDR                 MT6368_LDO_VEFUSE_OP_CFG1
#define MT6368_PMIC_RG_LDO_VEFUSE_RC9_OP_CFG_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VEFUSE_RC9_OP_CFG_SHIFT                1
#define MT6368_PMIC_RG_LDO_VEFUSE_RC10_OP_CFG_ADDR                MT6368_LDO_VEFUSE_OP_CFG1
#define MT6368_PMIC_RG_LDO_VEFUSE_RC10_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_LDO_VEFUSE_RC10_OP_CFG_SHIFT               2
#define MT6368_PMIC_RG_LDO_VEFUSE_RC11_OP_CFG_ADDR                MT6368_LDO_VEFUSE_OP_CFG1
#define MT6368_PMIC_RG_LDO_VEFUSE_RC11_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_LDO_VEFUSE_RC11_OP_CFG_SHIFT               3
#define MT6368_PMIC_RG_LDO_VEFUSE_RC12_OP_CFG_ADDR                MT6368_LDO_VEFUSE_OP_CFG1
#define MT6368_PMIC_RG_LDO_VEFUSE_RC12_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_LDO_VEFUSE_RC12_OP_CFG_SHIFT               4
#define MT6368_PMIC_RG_LDO_VEFUSE_RC13_OP_CFG_ADDR                MT6368_LDO_VEFUSE_OP_CFG1
#define MT6368_PMIC_RG_LDO_VEFUSE_RC13_OP_CFG_MASK                0x1
#define MT6368_PMIC_RG_LDO_VEFUSE_RC13_OP_CFG_SHIFT               5
#define MT6368_PMIC_RG_LDO_VEFUSE_HW0_OP_CFG_ADDR                 MT6368_LDO_VEFUSE_OP_CFG2
#define MT6368_PMIC_RG_LDO_VEFUSE_HW0_OP_CFG_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VEFUSE_HW0_OP_CFG_SHIFT                0
#define MT6368_PMIC_RG_LDO_VEFUSE_HW1_OP_CFG_ADDR                 MT6368_LDO_VEFUSE_OP_CFG2
#define MT6368_PMIC_RG_LDO_VEFUSE_HW1_OP_CFG_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VEFUSE_HW1_OP_CFG_SHIFT                1
#define MT6368_PMIC_RG_LDO_VEFUSE_HW2_OP_CFG_ADDR                 MT6368_LDO_VEFUSE_OP_CFG2
#define MT6368_PMIC_RG_LDO_VEFUSE_HW2_OP_CFG_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VEFUSE_HW2_OP_CFG_SHIFT                2
#define MT6368_PMIC_RG_LDO_VEFUSE_HW3_OP_CFG_ADDR                 MT6368_LDO_VEFUSE_OP_CFG2
#define MT6368_PMIC_RG_LDO_VEFUSE_HW3_OP_CFG_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VEFUSE_HW3_OP_CFG_SHIFT                3
#define MT6368_PMIC_RG_LDO_VEFUSE_HW4_OP_CFG_ADDR                 MT6368_LDO_VEFUSE_OP_CFG2
#define MT6368_PMIC_RG_LDO_VEFUSE_HW4_OP_CFG_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VEFUSE_HW4_OP_CFG_SHIFT                4
#define MT6368_PMIC_RG_LDO_VEFUSE_HW5_OP_CFG_ADDR                 MT6368_LDO_VEFUSE_OP_CFG2
#define MT6368_PMIC_RG_LDO_VEFUSE_HW5_OP_CFG_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VEFUSE_HW5_OP_CFG_SHIFT                5
#define MT6368_PMIC_RG_LDO_VEFUSE_HW6_OP_CFG_ADDR                 MT6368_LDO_VEFUSE_OP_CFG2
#define MT6368_PMIC_RG_LDO_VEFUSE_HW6_OP_CFG_MASK                 0x1
#define MT6368_PMIC_RG_LDO_VEFUSE_HW6_OP_CFG_SHIFT                6
#define MT6368_PMIC_RG_LDO_VEFUSE_SW_OP_CFG_ADDR                  MT6368_LDO_VEFUSE_OP_CFG2
#define MT6368_PMIC_RG_LDO_VEFUSE_SW_OP_CFG_MASK                  0x1
#define MT6368_PMIC_RG_LDO_VEFUSE_SW_OP_CFG_SHIFT                 7
#define MT6368_PMIC_RG_LDO_VEFUSE_RC0_OP_MODE_ADDR                MT6368_LDO_VEFUSE_OP_MODE0
#define MT6368_PMIC_RG_LDO_VEFUSE_RC0_OP_MODE_MASK                0x1
#define MT6368_PMIC_RG_LDO_VEFUSE_RC0_OP_MODE_SHIFT               0
#define MT6368_PMIC_RG_LDO_VEFUSE_RC1_OP_MODE_ADDR                MT6368_LDO_VEFUSE_OP_MODE0
#define MT6368_PMIC_RG_LDO_VEFUSE_RC1_OP_MODE_MASK                0x1
#define MT6368_PMIC_RG_LDO_VEFUSE_RC1_OP_MODE_SHIFT               1
#define MT6368_PMIC_RG_LDO_VEFUSE_RC2_OP_MODE_ADDR                MT6368_LDO_VEFUSE_OP_MODE0
#define MT6368_PMIC_RG_LDO_VEFUSE_RC2_OP_MODE_MASK                0x1
#define MT6368_PMIC_RG_LDO_VEFUSE_RC2_OP_MODE_SHIFT               2
#define MT6368_PMIC_RG_LDO_VEFUSE_RC3_OP_MODE_ADDR                MT6368_LDO_VEFUSE_OP_MODE0
#define MT6368_PMIC_RG_LDO_VEFUSE_RC3_OP_MODE_MASK                0x1
#define MT6368_PMIC_RG_LDO_VEFUSE_RC3_OP_MODE_SHIFT               3
#define MT6368_PMIC_RG_LDO_VEFUSE_RC4_OP_MODE_ADDR                MT6368_LDO_VEFUSE_OP_MODE0
#define MT6368_PMIC_RG_LDO_VEFUSE_RC4_OP_MODE_MASK                0x1
#define MT6368_PMIC_RG_LDO_VEFUSE_RC4_OP_MODE_SHIFT               4
#define MT6368_PMIC_RG_LDO_VEFUSE_RC5_OP_MODE_ADDR                MT6368_LDO_VEFUSE_OP_MODE0
#define MT6368_PMIC_RG_LDO_VEFUSE_RC5_OP_MODE_MASK                0x1
#define MT6368_PMIC_RG_LDO_VEFUSE_RC5_OP_MODE_SHIFT               5
#define MT6368_PMIC_RG_LDO_VEFUSE_RC6_OP_MODE_ADDR                MT6368_LDO_VEFUSE_OP_MODE0
#define MT6368_PMIC_RG_LDO_VEFUSE_RC6_OP_MODE_MASK                0x1
#define MT6368_PMIC_RG_LDO_VEFUSE_RC6_OP_MODE_SHIFT               6
#define MT6368_PMIC_RG_LDO_VEFUSE_RC7_OP_MODE_ADDR                MT6368_LDO_VEFUSE_OP_MODE0
#define MT6368_PMIC_RG_LDO_VEFUSE_RC7_OP_MODE_MASK                0x1
#define MT6368_PMIC_RG_LDO_VEFUSE_RC7_OP_MODE_SHIFT               7
#define MT6368_PMIC_RG_LDO_VEFUSE_RC8_OP_MODE_ADDR                MT6368_LDO_VEFUSE_OP_MODE1
#define MT6368_PMIC_RG_LDO_VEFUSE_RC8_OP_MODE_MASK                0x1
#define MT6368_PMIC_RG_LDO_VEFUSE_RC8_OP_MODE_SHIFT               0
#define MT6368_PMIC_RG_LDO_VEFUSE_RC9_OP_MODE_ADDR                MT6368_LDO_VEFUSE_OP_MODE1
#define MT6368_PMIC_RG_LDO_VEFUSE_RC9_OP_MODE_MASK                0x1
#define MT6368_PMIC_RG_LDO_VEFUSE_RC9_OP_MODE_SHIFT               1
#define MT6368_PMIC_RG_LDO_VEFUSE_RC10_OP_MODE_ADDR               MT6368_LDO_VEFUSE_OP_MODE1
#define MT6368_PMIC_RG_LDO_VEFUSE_RC10_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_LDO_VEFUSE_RC10_OP_MODE_SHIFT              2
#define MT6368_PMIC_RG_LDO_VEFUSE_RC11_OP_MODE_ADDR               MT6368_LDO_VEFUSE_OP_MODE1
#define MT6368_PMIC_RG_LDO_VEFUSE_RC11_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_LDO_VEFUSE_RC11_OP_MODE_SHIFT              3
#define MT6368_PMIC_RG_LDO_VEFUSE_RC12_OP_MODE_ADDR               MT6368_LDO_VEFUSE_OP_MODE1
#define MT6368_PMIC_RG_LDO_VEFUSE_RC12_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_LDO_VEFUSE_RC12_OP_MODE_SHIFT              4
#define MT6368_PMIC_RG_LDO_VEFUSE_RC13_OP_MODE_ADDR               MT6368_LDO_VEFUSE_OP_MODE1
#define MT6368_PMIC_RG_LDO_VEFUSE_RC13_OP_MODE_MASK               0x1
#define MT6368_PMIC_RG_LDO_VEFUSE_RC13_OP_MODE_SHIFT              5
#define MT6368_PMIC_RG_LDO_VEFUSE_HW0_OP_MODE_ADDR                MT6368_LDO_VEFUSE_OP_MODE2
#define MT6368_PMIC_RG_LDO_VEFUSE_HW0_OP_MODE_MASK                0x1
#define MT6368_PMIC_RG_LDO_VEFUSE_HW0_OP_MODE_SHIFT               0
#define MT6368_PMIC_RG_LDO_VEFUSE_HW1_OP_MODE_ADDR                MT6368_LDO_VEFUSE_OP_MODE2
#define MT6368_PMIC_RG_LDO_VEFUSE_HW1_OP_MODE_MASK                0x1
#define MT6368_PMIC_RG_LDO_VEFUSE_HW1_OP_MODE_SHIFT               1
#define MT6368_PMIC_RG_LDO_VEFUSE_HW2_OP_MODE_ADDR                MT6368_LDO_VEFUSE_OP_MODE2
#define MT6368_PMIC_RG_LDO_VEFUSE_HW2_OP_MODE_MASK                0x1
#define MT6368_PMIC_RG_LDO_VEFUSE_HW2_OP_MODE_SHIFT               2
#define MT6368_PMIC_RG_LDO_VEFUSE_HW3_OP_MODE_ADDR                MT6368_LDO_VEFUSE_OP_MODE2
#define MT6368_PMIC_RG_LDO_VEFUSE_HW3_OP_MODE_MASK                0x1
#define MT6368_PMIC_RG_LDO_VEFUSE_HW3_OP_MODE_SHIFT               3
#define MT6368_PMIC_RG_LDO_VEFUSE_HW4_OP_MODE_ADDR                MT6368_LDO_VEFUSE_OP_MODE2
#define MT6368_PMIC_RG_LDO_VEFUSE_HW4_OP_MODE_MASK                0x1
#define MT6368_PMIC_RG_LDO_VEFUSE_HW4_OP_MODE_SHIFT               4
#define MT6368_PMIC_RG_LDO_VEFUSE_HW5_OP_MODE_ADDR                MT6368_LDO_VEFUSE_OP_MODE2
#define MT6368_PMIC_RG_LDO_VEFUSE_HW5_OP_MODE_MASK                0x1
#define MT6368_PMIC_RG_LDO_VEFUSE_HW5_OP_MODE_SHIFT               5
#define MT6368_PMIC_RG_LDO_VEFUSE_HW6_OP_MODE_ADDR                MT6368_LDO_VEFUSE_OP_MODE2
#define MT6368_PMIC_RG_LDO_VEFUSE_HW6_OP_MODE_MASK                0x1
#define MT6368_PMIC_RG_LDO_VEFUSE_HW6_OP_MODE_SHIFT               6
#define MT6368_PMIC_LDO_ANA0_ANA_ID_ADDR                          MT6368_LDO_ANA0_ANA_ID
#define MT6368_PMIC_LDO_ANA0_ANA_ID_MASK                          0xFF
#define MT6368_PMIC_LDO_ANA0_ANA_ID_SHIFT                         0
#define MT6368_PMIC_LDO_ANA0_DIG_ID_ADDR                          MT6368_LDO_ANA0_DIG_ID
#define MT6368_PMIC_LDO_ANA0_DIG_ID_MASK                          0xFF
#define MT6368_PMIC_LDO_ANA0_DIG_ID_SHIFT                         0
#define MT6368_PMIC_LDO_ANA0_ANA_MINOR_REV_ADDR                   MT6368_LDO_ANA0_ANA_REV
#define MT6368_PMIC_LDO_ANA0_ANA_MINOR_REV_MASK                   0xF
#define MT6368_PMIC_LDO_ANA0_ANA_MINOR_REV_SHIFT                  0
#define MT6368_PMIC_LDO_ANA0_ANA_MAJOR_REV_ADDR                   MT6368_LDO_ANA0_ANA_REV
#define MT6368_PMIC_LDO_ANA0_ANA_MAJOR_REV_MASK                   0xF
#define MT6368_PMIC_LDO_ANA0_ANA_MAJOR_REV_SHIFT                  4
#define MT6368_PMIC_LDO_ANA0_DIG_MINOR_REV_ADDR                   MT6368_LDO_ANA0_DIG_REV
#define MT6368_PMIC_LDO_ANA0_DIG_MINOR_REV_MASK                   0xF
#define MT6368_PMIC_LDO_ANA0_DIG_MINOR_REV_SHIFT                  0
#define MT6368_PMIC_LDO_ANA0_DIG_MAJOR_REV_ADDR                   MT6368_LDO_ANA0_DIG_REV
#define MT6368_PMIC_LDO_ANA0_DIG_MAJOR_REV_MASK                   0xF
#define MT6368_PMIC_LDO_ANA0_DIG_MAJOR_REV_SHIFT                  4
#define MT6368_PMIC_LDO_ANA0_CBS_ADDR                             MT6368_LDO_ANA0_DBI
#define MT6368_PMIC_LDO_ANA0_CBS_MASK                             0x3
#define MT6368_PMIC_LDO_ANA0_CBS_SHIFT                            0
#define MT6368_PMIC_LDO_ANA0_BIX_ADDR                             MT6368_LDO_ANA0_DBI
#define MT6368_PMIC_LDO_ANA0_BIX_MASK                             0x3
#define MT6368_PMIC_LDO_ANA0_BIX_SHIFT                            2
#define MT6368_PMIC_LDO_ANA0_ESP_ADDR                             MT6368_LDO_ANA0_ESP
#define MT6368_PMIC_LDO_ANA0_ESP_MASK                             0xFF
#define MT6368_PMIC_LDO_ANA0_ESP_SHIFT                            0
#define MT6368_PMIC_LDO_ANA0_FPI_ADDR                             MT6368_LDO_ANA0_FPI
#define MT6368_PMIC_LDO_ANA0_FPI_MASK                             0xFF
#define MT6368_PMIC_LDO_ANA0_FPI_SHIFT                            0
#define MT6368_PMIC_LDO_ANA0_DXI_ADDR                             MT6368_LDO_ANA0_DXI
#define MT6368_PMIC_LDO_ANA0_DXI_MASK                             0xFF
#define MT6368_PMIC_LDO_ANA0_DXI_SHIFT                            0
#define MT6368_PMIC_RG_VAUX18_VOCAL_ADDR                          MT6368_VAUX18_ANA_CON0
#define MT6368_PMIC_RG_VAUX18_VOCAL_MASK                          0xF
#define MT6368_PMIC_RG_VAUX18_VOCAL_SHIFT                         0
#define MT6368_PMIC_RG_VAUX18_VOSEL_ADDR                          MT6368_VAUX18_ANA_CON1
#define MT6368_PMIC_RG_VAUX18_VOSEL_MASK                          0xF
#define MT6368_PMIC_RG_VAUX18_VOSEL_SHIFT                         0
#define MT6368_PMIC_RG_VAUX18_NDIS_EN_ADDR                        MT6368_VAUX18_ANA_CON2
#define MT6368_PMIC_RG_VAUX18_NDIS_EN_MASK                        0x1
#define MT6368_PMIC_RG_VAUX18_NDIS_EN_SHIFT                       0
#define MT6368_PMIC_RG_VAUX18_RSV_1_ADDR                          MT6368_VAUX18_ANA_CON2
#define MT6368_PMIC_RG_VAUX18_RSV_1_MASK                          0x1
#define MT6368_PMIC_RG_VAUX18_RSV_1_SHIFT                         1
#define MT6368_PMIC_RG_VAUX18_OC_LP_EN_ADDR                       MT6368_VAUX18_ANA_CON2
#define MT6368_PMIC_RG_VAUX18_OC_LP_EN_MASK                       0x1
#define MT6368_PMIC_RG_VAUX18_OC_LP_EN_SHIFT                      2
#define MT6368_PMIC_RG_VAUX18_ULP_IQ_CLAMP_EN_ADDR                MT6368_VAUX18_ANA_CON2
#define MT6368_PMIC_RG_VAUX18_ULP_IQ_CLAMP_EN_MASK                0x1
#define MT6368_PMIC_RG_VAUX18_ULP_IQ_CLAMP_EN_SHIFT               3
#define MT6368_PMIC_RG_VAUX18_ULP_BIASX2_EN_ADDR                  MT6368_VAUX18_ANA_CON2
#define MT6368_PMIC_RG_VAUX18_ULP_BIASX2_EN_MASK                  0x1
#define MT6368_PMIC_RG_VAUX18_ULP_BIASX2_EN_SHIFT                 4
#define MT6368_PMIC_RG_VAUX18_MEASURE_FT_EN_ADDR                  MT6368_VAUX18_ANA_CON2
#define MT6368_PMIC_RG_VAUX18_MEASURE_FT_EN_MASK                  0x1
#define MT6368_PMIC_RG_VAUX18_MEASURE_FT_EN_SHIFT                 5
#define MT6368_PMIC_RGS_VAUX18_OC_STATUS_ADDR                     MT6368_VAUX18_ANA_CON2
#define MT6368_PMIC_RGS_VAUX18_OC_STATUS_MASK                     0x1
#define MT6368_PMIC_RGS_VAUX18_OC_STATUS_SHIFT                    6
#define MT6368_PMIC_RG_VAUX18_NDIS_SEL_ADDR                       MT6368_VAUX18_ANA_CON3
#define MT6368_PMIC_RG_VAUX18_NDIS_SEL_MASK                       0x3
#define MT6368_PMIC_RG_VAUX18_NDIS_SEL_SHIFT                      0
#define MT6368_PMIC_RGS_VAUX18_PG_STATUS_ADDR                     MT6368_VAUX18_ANA_CON3
#define MT6368_PMIC_RGS_VAUX18_PG_STATUS_MASK                     0x1
#define MT6368_PMIC_RGS_VAUX18_PG_STATUS_SHIFT                    2
#define MT6368_PMIC_RG_VSIM1_VOCAL_ADDR                           MT6368_VSIM1_ANA_CON0
#define MT6368_PMIC_RG_VSIM1_VOCAL_MASK                           0xF
#define MT6368_PMIC_RG_VSIM1_VOCAL_SHIFT                          0
#define MT6368_PMIC_RG_VSIM1_VOSEL_ADDR                           MT6368_VSIM1_ANA_CON1
#define MT6368_PMIC_RG_VSIM1_VOSEL_MASK                           0xF
#define MT6368_PMIC_RG_VSIM1_VOSEL_SHIFT                          0
#define MT6368_PMIC_RG_VSIM1_STB_SEL_ADDR                         MT6368_VSIM1_ANA_CON2
#define MT6368_PMIC_RG_VSIM1_STB_SEL_MASK                         0x1
#define MT6368_PMIC_RG_VSIM1_STB_SEL_SHIFT                        0
#define MT6368_PMIC_RG_VSIM1_NDIS_EN_ADDR                         MT6368_VSIM1_ANA_CON2
#define MT6368_PMIC_RG_VSIM1_NDIS_EN_MASK                         0x1
#define MT6368_PMIC_RG_VSIM1_NDIS_EN_SHIFT                        1
#define MT6368_PMIC_RG_VSIM1_RSV_1_ADDR                           MT6368_VSIM1_ANA_CON2
#define MT6368_PMIC_RG_VSIM1_RSV_1_MASK                           0x1
#define MT6368_PMIC_RG_VSIM1_RSV_1_SHIFT                          2
#define MT6368_PMIC_RG_VSIM1_OC_LP_EN_ADDR                        MT6368_VSIM1_ANA_CON2
#define MT6368_PMIC_RG_VSIM1_OC_LP_EN_MASK                        0x1
#define MT6368_PMIC_RG_VSIM1_OC_LP_EN_SHIFT                       3
#define MT6368_PMIC_RG_VSIM1_MEASURE_FT_EN_ADDR                   MT6368_VSIM1_ANA_CON2
#define MT6368_PMIC_RG_VSIM1_MEASURE_FT_EN_MASK                   0x1
#define MT6368_PMIC_RG_VSIM1_MEASURE_FT_EN_SHIFT                  4
#define MT6368_PMIC_RGS_VSIM1_OC_STATUS_ADDR                      MT6368_VSIM1_ANA_CON2
#define MT6368_PMIC_RGS_VSIM1_OC_STATUS_MASK                      0x1
#define MT6368_PMIC_RGS_VSIM1_OC_STATUS_SHIFT                     5
#define MT6368_PMIC_RG_VSIM1_ULP_IQ_CLAMP_EN_ADDR                 MT6368_VSIM1_ANA_CON2
#define MT6368_PMIC_RG_VSIM1_ULP_IQ_CLAMP_EN_MASK                 0x1
#define MT6368_PMIC_RG_VSIM1_ULP_IQ_CLAMP_EN_SHIFT                6
#define MT6368_PMIC_RG_VSIM1_ULP_BIASX2_EN_ADDR                   MT6368_VSIM1_ANA_CON2
#define MT6368_PMIC_RG_VSIM1_ULP_BIASX2_EN_MASK                   0x1
#define MT6368_PMIC_RG_VSIM1_ULP_BIASX2_EN_SHIFT                  7
#define MT6368_PMIC_RG_VSIM1_NDIS_SEL_ADDR                        MT6368_VSIM1_ANA_CON3
#define MT6368_PMIC_RG_VSIM1_NDIS_SEL_MASK                        0x3
#define MT6368_PMIC_RG_VSIM1_NDIS_SEL_SHIFT                       0
#define MT6368_PMIC_RGS_VSIM1_PG_STATUS_ADDR                      MT6368_VSIM1_ANA_CON3
#define MT6368_PMIC_RGS_VSIM1_PG_STATUS_MASK                      0x1
#define MT6368_PMIC_RGS_VSIM1_PG_STATUS_SHIFT                     2
#define MT6368_PMIC_RG_VSIM1_OC_HALF_ADDR                         MT6368_VSIM1_ANA_CON3
#define MT6368_PMIC_RG_VSIM1_OC_HALF_MASK                         0x3
#define MT6368_PMIC_RG_VSIM1_OC_HALF_SHIFT                        3
#define MT6368_PMIC_RG_VSIM2_VOCAL_ADDR                           MT6368_VSIM2_ANA_CON0
#define MT6368_PMIC_RG_VSIM2_VOCAL_MASK                           0xF
#define MT6368_PMIC_RG_VSIM2_VOCAL_SHIFT                          0
#define MT6368_PMIC_RG_VSIM2_VOSEL_ADDR                           MT6368_VSIM2_ANA_CON1
#define MT6368_PMIC_RG_VSIM2_VOSEL_MASK                           0xF
#define MT6368_PMIC_RG_VSIM2_VOSEL_SHIFT                          0
#define MT6368_PMIC_RG_VSIM2_STB_SEL_ADDR                         MT6368_VSIM2_ANA_CON2
#define MT6368_PMIC_RG_VSIM2_STB_SEL_MASK                         0x1
#define MT6368_PMIC_RG_VSIM2_STB_SEL_SHIFT                        0
#define MT6368_PMIC_RG_VSIM2_NDIS_EN_ADDR                         MT6368_VSIM2_ANA_CON2
#define MT6368_PMIC_RG_VSIM2_NDIS_EN_MASK                         0x1
#define MT6368_PMIC_RG_VSIM2_NDIS_EN_SHIFT                        1
#define MT6368_PMIC_RG_VSIM2_RSV_1_ADDR                           MT6368_VSIM2_ANA_CON2
#define MT6368_PMIC_RG_VSIM2_RSV_1_MASK                           0x1
#define MT6368_PMIC_RG_VSIM2_RSV_1_SHIFT                          2
#define MT6368_PMIC_RG_VSIM2_OC_LP_EN_ADDR                        MT6368_VSIM2_ANA_CON2
#define MT6368_PMIC_RG_VSIM2_OC_LP_EN_MASK                        0x1
#define MT6368_PMIC_RG_VSIM2_OC_LP_EN_SHIFT                       3
#define MT6368_PMIC_RG_VSIM2_MEASURE_FT_EN_ADDR                   MT6368_VSIM2_ANA_CON2
#define MT6368_PMIC_RG_VSIM2_MEASURE_FT_EN_MASK                   0x1
#define MT6368_PMIC_RG_VSIM2_MEASURE_FT_EN_SHIFT                  4
#define MT6368_PMIC_RGS_VSIM2_OC_STATUS_ADDR                      MT6368_VSIM2_ANA_CON2
#define MT6368_PMIC_RGS_VSIM2_OC_STATUS_MASK                      0x1
#define MT6368_PMIC_RGS_VSIM2_OC_STATUS_SHIFT                     5
#define MT6368_PMIC_RG_VSIM2_ULP_IQ_CLAMP_EN_ADDR                 MT6368_VSIM2_ANA_CON2
#define MT6368_PMIC_RG_VSIM2_ULP_IQ_CLAMP_EN_MASK                 0x1
#define MT6368_PMIC_RG_VSIM2_ULP_IQ_CLAMP_EN_SHIFT                6
#define MT6368_PMIC_RG_VSIM2_ULP_BIASX2_EN_ADDR                   MT6368_VSIM2_ANA_CON2
#define MT6368_PMIC_RG_VSIM2_ULP_BIASX2_EN_MASK                   0x1
#define MT6368_PMIC_RG_VSIM2_ULP_BIASX2_EN_SHIFT                  7
#define MT6368_PMIC_RG_VSIM2_NDIS_SEL_ADDR                        MT6368_VSIM2_ANA_CON3
#define MT6368_PMIC_RG_VSIM2_NDIS_SEL_MASK                        0x3
#define MT6368_PMIC_RG_VSIM2_NDIS_SEL_SHIFT                       0
#define MT6368_PMIC_RGS_VSIM2_PG_STATUS_ADDR                      MT6368_VSIM2_ANA_CON3
#define MT6368_PMIC_RGS_VSIM2_PG_STATUS_MASK                      0x1
#define MT6368_PMIC_RGS_VSIM2_PG_STATUS_SHIFT                     2
#define MT6368_PMIC_RG_VSIM2_OC_HALF_ADDR                         MT6368_VSIM2_ANA_CON3
#define MT6368_PMIC_RG_VSIM2_OC_HALF_MASK                         0x3
#define MT6368_PMIC_RG_VSIM2_OC_HALF_SHIFT                        3
#define MT6368_PMIC_RG_VUSB_VOCAL_ADDR                            MT6368_VUSB_ANA_CON0
#define MT6368_PMIC_RG_VUSB_VOCAL_MASK                            0xF
#define MT6368_PMIC_RG_VUSB_VOCAL_SHIFT                           0
#define MT6368_PMIC_RG_VUSB_VOSEL_ADDR                            MT6368_VUSB_ANA_CON1
#define MT6368_PMIC_RG_VUSB_VOSEL_MASK                            0xF
#define MT6368_PMIC_RG_VUSB_VOSEL_SHIFT                           0
#define MT6368_PMIC_RG_VUSB_STB_SEL_ADDR                          MT6368_VUSB_ANA_CON2
#define MT6368_PMIC_RG_VUSB_STB_SEL_MASK                          0x1
#define MT6368_PMIC_RG_VUSB_STB_SEL_SHIFT                         0
#define MT6368_PMIC_RG_VUSB_NDIS_EN_ADDR                          MT6368_VUSB_ANA_CON2
#define MT6368_PMIC_RG_VUSB_NDIS_EN_MASK                          0x1
#define MT6368_PMIC_RG_VUSB_NDIS_EN_SHIFT                         1
#define MT6368_PMIC_RG_VUSB_RSV_1_ADDR                            MT6368_VUSB_ANA_CON2
#define MT6368_PMIC_RG_VUSB_RSV_1_MASK                            0x1
#define MT6368_PMIC_RG_VUSB_RSV_1_SHIFT                           2
#define MT6368_PMIC_RG_VUSB_OC_LP_EN_ADDR                         MT6368_VUSB_ANA_CON2
#define MT6368_PMIC_RG_VUSB_OC_LP_EN_MASK                         0x1
#define MT6368_PMIC_RG_VUSB_OC_LP_EN_SHIFT                        3
#define MT6368_PMIC_RG_VUSB_MEASURE_FT_EN_ADDR                    MT6368_VUSB_ANA_CON2
#define MT6368_PMIC_RG_VUSB_MEASURE_FT_EN_MASK                    0x1
#define MT6368_PMIC_RG_VUSB_MEASURE_FT_EN_SHIFT                   4
#define MT6368_PMIC_RGS_VUSB_OC_STATUS_ADDR                       MT6368_VUSB_ANA_CON2
#define MT6368_PMIC_RGS_VUSB_OC_STATUS_MASK                       0x1
#define MT6368_PMIC_RGS_VUSB_OC_STATUS_SHIFT                      5
#define MT6368_PMIC_RG_VUSB_ULP_IQ_CLAMP_EN_ADDR                  MT6368_VUSB_ANA_CON2
#define MT6368_PMIC_RG_VUSB_ULP_IQ_CLAMP_EN_MASK                  0x1
#define MT6368_PMIC_RG_VUSB_ULP_IQ_CLAMP_EN_SHIFT                 6
#define MT6368_PMIC_RG_VUSB_ULP_BIASX2_EN_ADDR                    MT6368_VUSB_ANA_CON2
#define MT6368_PMIC_RG_VUSB_ULP_BIASX2_EN_MASK                    0x1
#define MT6368_PMIC_RG_VUSB_ULP_BIASX2_EN_SHIFT                   7
#define MT6368_PMIC_RG_VUSB_NDIS_SEL_ADDR                         MT6368_VUSB_ANA_CON3
#define MT6368_PMIC_RG_VUSB_NDIS_SEL_MASK                         0x3
#define MT6368_PMIC_RG_VUSB_NDIS_SEL_SHIFT                        0
#define MT6368_PMIC_RGS_VUSB_PG_STATUS_ADDR                       MT6368_VUSB_ANA_CON3
#define MT6368_PMIC_RGS_VUSB_PG_STATUS_MASK                       0x1
#define MT6368_PMIC_RGS_VUSB_PG_STATUS_SHIFT                      2
#define MT6368_PMIC_RG_VUSB_OC_HALF_ADDR                          MT6368_VUSB_ANA_CON3
#define MT6368_PMIC_RG_VUSB_OC_HALF_MASK                          0x3
#define MT6368_PMIC_RG_VUSB_OC_HALF_SHIFT                         3
#define MT6368_PMIC_RG_VIBR_VOCAL_ADDR                            MT6368_VIBR_ANA_CON0
#define MT6368_PMIC_RG_VIBR_VOCAL_MASK                            0xF
#define MT6368_PMIC_RG_VIBR_VOCAL_SHIFT                           0
#define MT6368_PMIC_RG_VIBR_VOSEL_ADDR                            MT6368_VIBR_ANA_CON1
#define MT6368_PMIC_RG_VIBR_VOSEL_MASK                            0xF
#define MT6368_PMIC_RG_VIBR_VOSEL_SHIFT                           0
#define MT6368_PMIC_RG_VIBR_STB_SEL_ADDR                          MT6368_VIBR_ANA_CON2
#define MT6368_PMIC_RG_VIBR_STB_SEL_MASK                          0x1
#define MT6368_PMIC_RG_VIBR_STB_SEL_SHIFT                         0
#define MT6368_PMIC_RG_VIBR_NDIS_EN_ADDR                          MT6368_VIBR_ANA_CON2
#define MT6368_PMIC_RG_VIBR_NDIS_EN_MASK                          0x1
#define MT6368_PMIC_RG_VIBR_NDIS_EN_SHIFT                         1
#define MT6368_PMIC_RG_VIBR_RSV_1_ADDR                            MT6368_VIBR_ANA_CON2
#define MT6368_PMIC_RG_VIBR_RSV_1_MASK                            0x1
#define MT6368_PMIC_RG_VIBR_RSV_1_SHIFT                           2
#define MT6368_PMIC_RG_VIBR_OC_LP_EN_ADDR                         MT6368_VIBR_ANA_CON2
#define MT6368_PMIC_RG_VIBR_OC_LP_EN_MASK                         0x1
#define MT6368_PMIC_RG_VIBR_OC_LP_EN_SHIFT                        3
#define MT6368_PMIC_RG_VIBR_MEASURE_FT_EN_ADDR                    MT6368_VIBR_ANA_CON2
#define MT6368_PMIC_RG_VIBR_MEASURE_FT_EN_MASK                    0x1
#define MT6368_PMIC_RG_VIBR_MEASURE_FT_EN_SHIFT                   4
#define MT6368_PMIC_RGS_VIBR_OC_STATUS_ADDR                       MT6368_VIBR_ANA_CON2
#define MT6368_PMIC_RGS_VIBR_OC_STATUS_MASK                       0x1
#define MT6368_PMIC_RGS_VIBR_OC_STATUS_SHIFT                      5
#define MT6368_PMIC_RG_VIBR_ULP_IQ_CLAMP_EN_ADDR                  MT6368_VIBR_ANA_CON2
#define MT6368_PMIC_RG_VIBR_ULP_IQ_CLAMP_EN_MASK                  0x1
#define MT6368_PMIC_RG_VIBR_ULP_IQ_CLAMP_EN_SHIFT                 6
#define MT6368_PMIC_RG_VIBR_ULP_BIASX2_EN_ADDR                    MT6368_VIBR_ANA_CON2
#define MT6368_PMIC_RG_VIBR_ULP_BIASX2_EN_MASK                    0x1
#define MT6368_PMIC_RG_VIBR_ULP_BIASX2_EN_SHIFT                   7
#define MT6368_PMIC_RG_VIBR_NDIS_SEL_ADDR                         MT6368_VIBR_ANA_CON3
#define MT6368_PMIC_RG_VIBR_NDIS_SEL_MASK                         0x3
#define MT6368_PMIC_RG_VIBR_NDIS_SEL_SHIFT                        0
#define MT6368_PMIC_RGS_VIBR_PG_STATUS_ADDR                       MT6368_VIBR_ANA_CON3
#define MT6368_PMIC_RGS_VIBR_PG_STATUS_MASK                       0x1
#define MT6368_PMIC_RGS_VIBR_PG_STATUS_SHIFT                      2
#define MT6368_PMIC_RG_VIBR_OC_HALF_ADDR                          MT6368_VIBR_ANA_CON3
#define MT6368_PMIC_RG_VIBR_OC_HALF_MASK                          0x3
#define MT6368_PMIC_RG_VIBR_OC_HALF_SHIFT                         3
#define MT6368_PMIC_RG_VIO28_VOCAL_ADDR                           MT6368_VIO28_ANA_CON0
#define MT6368_PMIC_RG_VIO28_VOCAL_MASK                           0xF
#define MT6368_PMIC_RG_VIO28_VOCAL_SHIFT                          0
#define MT6368_PMIC_RG_VIO28_VOSEL_ADDR                           MT6368_VIO28_ANA_CON1
#define MT6368_PMIC_RG_VIO28_VOSEL_MASK                           0xF
#define MT6368_PMIC_RG_VIO28_VOSEL_SHIFT                          0
#define MT6368_PMIC_RG_VIO28_STB_SEL_ADDR                         MT6368_VIO28_ANA_CON2
#define MT6368_PMIC_RG_VIO28_STB_SEL_MASK                         0x1
#define MT6368_PMIC_RG_VIO28_STB_SEL_SHIFT                        0
#define MT6368_PMIC_RG_VIO28_NDIS_EN_ADDR                         MT6368_VIO28_ANA_CON2
#define MT6368_PMIC_RG_VIO28_NDIS_EN_MASK                         0x1
#define MT6368_PMIC_RG_VIO28_NDIS_EN_SHIFT                        1
#define MT6368_PMIC_RG_VIO28_RSV_1_ADDR                           MT6368_VIO28_ANA_CON2
#define MT6368_PMIC_RG_VIO28_RSV_1_MASK                           0x1
#define MT6368_PMIC_RG_VIO28_RSV_1_SHIFT                          2
#define MT6368_PMIC_RG_VIO28_OC_LP_EN_ADDR                        MT6368_VIO28_ANA_CON2
#define MT6368_PMIC_RG_VIO28_OC_LP_EN_MASK                        0x1
#define MT6368_PMIC_RG_VIO28_OC_LP_EN_SHIFT                       3
#define MT6368_PMIC_RG_VIO28_MEASURE_FT_EN_ADDR                   MT6368_VIO28_ANA_CON2
#define MT6368_PMIC_RG_VIO28_MEASURE_FT_EN_MASK                   0x1
#define MT6368_PMIC_RG_VIO28_MEASURE_FT_EN_SHIFT                  4
#define MT6368_PMIC_RGS_VIO28_OC_STATUS_ADDR                      MT6368_VIO28_ANA_CON2
#define MT6368_PMIC_RGS_VIO28_OC_STATUS_MASK                      0x1
#define MT6368_PMIC_RGS_VIO28_OC_STATUS_SHIFT                     5
#define MT6368_PMIC_RG_VIO28_ULP_IQ_CLAMP_EN_ADDR                 MT6368_VIO28_ANA_CON2
#define MT6368_PMIC_RG_VIO28_ULP_IQ_CLAMP_EN_MASK                 0x1
#define MT6368_PMIC_RG_VIO28_ULP_IQ_CLAMP_EN_SHIFT                6
#define MT6368_PMIC_RG_VIO28_ULP_BIASX2_EN_ADDR                   MT6368_VIO28_ANA_CON2
#define MT6368_PMIC_RG_VIO28_ULP_BIASX2_EN_MASK                   0x1
#define MT6368_PMIC_RG_VIO28_ULP_BIASX2_EN_SHIFT                  7
#define MT6368_PMIC_RG_VIO28_NDIS_SEL_ADDR                        MT6368_VIO28_ANA_CON3
#define MT6368_PMIC_RG_VIO28_NDIS_SEL_MASK                        0x3
#define MT6368_PMIC_RG_VIO28_NDIS_SEL_SHIFT                       0
#define MT6368_PMIC_RGS_VIO28_PG_STATUS_ADDR                      MT6368_VIO28_ANA_CON3
#define MT6368_PMIC_RGS_VIO28_PG_STATUS_MASK                      0x1
#define MT6368_PMIC_RGS_VIO28_PG_STATUS_SHIFT                     2
#define MT6368_PMIC_RG_VIO28_OC_HALF_ADDR                         MT6368_VIO28_ANA_CON3
#define MT6368_PMIC_RG_VIO28_OC_HALF_MASK                         0x3
#define MT6368_PMIC_RG_VIO28_OC_HALF_SHIFT                        3
#define MT6368_PMIC_RG_VFP_VOCAL_ADDR                             MT6368_VFP_ANA_CON0
#define MT6368_PMIC_RG_VFP_VOCAL_MASK                             0xF
#define MT6368_PMIC_RG_VFP_VOCAL_SHIFT                            0
#define MT6368_PMIC_RG_VFP_VOSEL_ADDR                             MT6368_VFP_ANA_CON1
#define MT6368_PMIC_RG_VFP_VOSEL_MASK                             0xF
#define MT6368_PMIC_RG_VFP_VOSEL_SHIFT                            0
#define MT6368_PMIC_RG_VFP_STB_SEL_ADDR                           MT6368_VFP_ANA_CON2
#define MT6368_PMIC_RG_VFP_STB_SEL_MASK                           0x1
#define MT6368_PMIC_RG_VFP_STB_SEL_SHIFT                          0
#define MT6368_PMIC_RG_VFP_NDIS_EN_ADDR                           MT6368_VFP_ANA_CON2
#define MT6368_PMIC_RG_VFP_NDIS_EN_MASK                           0x1
#define MT6368_PMIC_RG_VFP_NDIS_EN_SHIFT                          1
#define MT6368_PMIC_RG_VFP_RSV_1_ADDR                             MT6368_VFP_ANA_CON2
#define MT6368_PMIC_RG_VFP_RSV_1_MASK                             0x1
#define MT6368_PMIC_RG_VFP_RSV_1_SHIFT                            2
#define MT6368_PMIC_RG_VFP_OC_LP_EN_ADDR                          MT6368_VFP_ANA_CON2
#define MT6368_PMIC_RG_VFP_OC_LP_EN_MASK                          0x1
#define MT6368_PMIC_RG_VFP_OC_LP_EN_SHIFT                         3
#define MT6368_PMIC_RG_VFP_MEASURE_FT_EN_ADDR                     MT6368_VFP_ANA_CON2
#define MT6368_PMIC_RG_VFP_MEASURE_FT_EN_MASK                     0x1
#define MT6368_PMIC_RG_VFP_MEASURE_FT_EN_SHIFT                    4
#define MT6368_PMIC_RGS_VFP_OC_STATUS_ADDR                        MT6368_VFP_ANA_CON2
#define MT6368_PMIC_RGS_VFP_OC_STATUS_MASK                        0x1
#define MT6368_PMIC_RGS_VFP_OC_STATUS_SHIFT                       5
#define MT6368_PMIC_RG_VFP_ULP_IQ_CLAMP_EN_ADDR                   MT6368_VFP_ANA_CON2
#define MT6368_PMIC_RG_VFP_ULP_IQ_CLAMP_EN_MASK                   0x1
#define MT6368_PMIC_RG_VFP_ULP_IQ_CLAMP_EN_SHIFT                  6
#define MT6368_PMIC_RG_VFP_ULP_BIASX2_EN_ADDR                     MT6368_VFP_ANA_CON2
#define MT6368_PMIC_RG_VFP_ULP_BIASX2_EN_MASK                     0x1
#define MT6368_PMIC_RG_VFP_ULP_BIASX2_EN_SHIFT                    7
#define MT6368_PMIC_RG_VFP_NDIS_SEL_ADDR                          MT6368_VFP_ANA_CON3
#define MT6368_PMIC_RG_VFP_NDIS_SEL_MASK                          0x3
#define MT6368_PMIC_RG_VFP_NDIS_SEL_SHIFT                         0
#define MT6368_PMIC_RGS_VFP_PG_STATUS_ADDR                        MT6368_VFP_ANA_CON3
#define MT6368_PMIC_RGS_VFP_PG_STATUS_MASK                        0x1
#define MT6368_PMIC_RGS_VFP_PG_STATUS_SHIFT                       2
#define MT6368_PMIC_RG_VFP_OC_HALF_ADDR                           MT6368_VFP_ANA_CON3
#define MT6368_PMIC_RG_VFP_OC_HALF_MASK                           0x3
#define MT6368_PMIC_RG_VFP_OC_HALF_SHIFT                          3
#define MT6368_PMIC_RG_VTP_VOCAL_ADDR                             MT6368_VTP_ANA_CON0
#define MT6368_PMIC_RG_VTP_VOCAL_MASK                             0xF
#define MT6368_PMIC_RG_VTP_VOCAL_SHIFT                            0
#define MT6368_PMIC_RG_VTP_VOSEL_ADDR                             MT6368_VTP_ANA_CON1
#define MT6368_PMIC_RG_VTP_VOSEL_MASK                             0xF
#define MT6368_PMIC_RG_VTP_VOSEL_SHIFT                            0
#define MT6368_PMIC_RG_VTP_STB_SEL_ADDR                           MT6368_VTP_ANA_CON2
#define MT6368_PMIC_RG_VTP_STB_SEL_MASK                           0x1
#define MT6368_PMIC_RG_VTP_STB_SEL_SHIFT                          0
#define MT6368_PMIC_RG_VTP_NDIS_EN_ADDR                           MT6368_VTP_ANA_CON2
#define MT6368_PMIC_RG_VTP_NDIS_EN_MASK                           0x1
#define MT6368_PMIC_RG_VTP_NDIS_EN_SHIFT                          1
#define MT6368_PMIC_RG_VTP_RSV_1_ADDR                             MT6368_VTP_ANA_CON2
#define MT6368_PMIC_RG_VTP_RSV_1_MASK                             0x1
#define MT6368_PMIC_RG_VTP_RSV_1_SHIFT                            2
#define MT6368_PMIC_RG_VTP_OC_LP_EN_ADDR                          MT6368_VTP_ANA_CON2
#define MT6368_PMIC_RG_VTP_OC_LP_EN_MASK                          0x1
#define MT6368_PMIC_RG_VTP_OC_LP_EN_SHIFT                         3
#define MT6368_PMIC_RG_VTP_MEASURE_FT_EN_ADDR                     MT6368_VTP_ANA_CON2
#define MT6368_PMIC_RG_VTP_MEASURE_FT_EN_MASK                     0x1
#define MT6368_PMIC_RG_VTP_MEASURE_FT_EN_SHIFT                    4
#define MT6368_PMIC_RGS_VTP_OC_STATUS_ADDR                        MT6368_VTP_ANA_CON2
#define MT6368_PMIC_RGS_VTP_OC_STATUS_MASK                        0x1
#define MT6368_PMIC_RGS_VTP_OC_STATUS_SHIFT                       5
#define MT6368_PMIC_RG_VTP_ULP_IQ_CLAMP_EN_ADDR                   MT6368_VTP_ANA_CON2
#define MT6368_PMIC_RG_VTP_ULP_IQ_CLAMP_EN_MASK                   0x1
#define MT6368_PMIC_RG_VTP_ULP_IQ_CLAMP_EN_SHIFT                  6
#define MT6368_PMIC_RG_VTP_ULP_BIASX2_EN_ADDR                     MT6368_VTP_ANA_CON2
#define MT6368_PMIC_RG_VTP_ULP_BIASX2_EN_MASK                     0x1
#define MT6368_PMIC_RG_VTP_ULP_BIASX2_EN_SHIFT                    7
#define MT6368_PMIC_RG_VTP_NDIS_SEL_ADDR                          MT6368_VTP_ANA_CON3
#define MT6368_PMIC_RG_VTP_NDIS_SEL_MASK                          0x3
#define MT6368_PMIC_RG_VTP_NDIS_SEL_SHIFT                         0
#define MT6368_PMIC_RGS_VTP_PG_STATUS_ADDR                        MT6368_VTP_ANA_CON3
#define MT6368_PMIC_RGS_VTP_PG_STATUS_MASK                        0x1
#define MT6368_PMIC_RGS_VTP_PG_STATUS_SHIFT                       2
#define MT6368_PMIC_RG_VTP_OC_HALF_ADDR                           MT6368_VTP_ANA_CON3
#define MT6368_PMIC_RG_VTP_OC_HALF_MASK                           0x3
#define MT6368_PMIC_RG_VTP_OC_HALF_SHIFT                          3
#define MT6368_PMIC_RG_VMCH_VOCAL_ADDR                            MT6368_VMCH_ANA_CON0
#define MT6368_PMIC_RG_VMCH_VOCAL_MASK                            0xF
#define MT6368_PMIC_RG_VMCH_VOCAL_SHIFT                           0
#define MT6368_PMIC_RG_VMCH_VOSEL_ADDR                            MT6368_VMCH_ANA_CON1
#define MT6368_PMIC_RG_VMCH_VOSEL_MASK                            0xF
#define MT6368_PMIC_RG_VMCH_VOSEL_SHIFT                           0
#define MT6368_PMIC_RG_VMCH_STB_SEL_ADDR                          MT6368_VMCH_ANA_CON2
#define MT6368_PMIC_RG_VMCH_STB_SEL_MASK                          0x1
#define MT6368_PMIC_RG_VMCH_STB_SEL_SHIFT                         0
#define MT6368_PMIC_RG_VMCH_NDIS_EN_ADDR                          MT6368_VMCH_ANA_CON2
#define MT6368_PMIC_RG_VMCH_NDIS_EN_MASK                          0x1
#define MT6368_PMIC_RG_VMCH_NDIS_EN_SHIFT                         1
#define MT6368_PMIC_RG_VMCH_RSV_1_ADDR                            MT6368_VMCH_ANA_CON2
#define MT6368_PMIC_RG_VMCH_RSV_1_MASK                            0x1
#define MT6368_PMIC_RG_VMCH_RSV_1_SHIFT                           2
#define MT6368_PMIC_RG_VMCH_RSV_0_ADDR                            MT6368_VMCH_ANA_CON2
#define MT6368_PMIC_RG_VMCH_RSV_0_MASK                            0x3
#define MT6368_PMIC_RG_VMCH_RSV_0_SHIFT                           3
#define MT6368_PMIC_RG_VMCH_OC_LP_EN_ADDR                         MT6368_VMCH_ANA_CON2
#define MT6368_PMIC_RG_VMCH_OC_LP_EN_MASK                         0x1
#define MT6368_PMIC_RG_VMCH_OC_LP_EN_SHIFT                        5
#define MT6368_PMIC_RG_VMCH_MEASURE_FT_EN_ADDR                    MT6368_VMCH_ANA_CON2
#define MT6368_PMIC_RG_VMCH_MEASURE_FT_EN_MASK                    0x1
#define MT6368_PMIC_RG_VMCH_MEASURE_FT_EN_SHIFT                   6
#define MT6368_PMIC_RGS_VMCH_OC_STATUS_ADDR                       MT6368_VMCH_ANA_CON2
#define MT6368_PMIC_RGS_VMCH_OC_STATUS_MASK                       0x1
#define MT6368_PMIC_RGS_VMCH_OC_STATUS_SHIFT                      7
#define MT6368_PMIC_RG_VMCH_ULP_IQ_CLAMP_EN_ADDR                  MT6368_VMCH_ANA_CON3
#define MT6368_PMIC_RG_VMCH_ULP_IQ_CLAMP_EN_MASK                  0x1
#define MT6368_PMIC_RG_VMCH_ULP_IQ_CLAMP_EN_SHIFT                 1
#define MT6368_PMIC_RG_VMCH_NDIS_SEL_ADDR                         MT6368_VMCH_ANA_CON3
#define MT6368_PMIC_RG_VMCH_NDIS_SEL_MASK                         0x3
#define MT6368_PMIC_RG_VMCH_NDIS_SEL_SHIFT                        2
#define MT6368_PMIC_RGS_VMCH_PG_STATUS_ADDR                       MT6368_VMCH_ANA_CON3
#define MT6368_PMIC_RGS_VMCH_PG_STATUS_MASK                       0x1
#define MT6368_PMIC_RGS_VMCH_PG_STATUS_SHIFT                      4
#define MT6368_PMIC_RG_VMCH_OC_HALF_ADDR                          MT6368_VMCH_ANA_CON3
#define MT6368_PMIC_RG_VMCH_OC_HALF_MASK                          0x3
#define MT6368_PMIC_RG_VMCH_OC_HALF_SHIFT                         5
#define MT6368_PMIC_RG_VMC_VOCAL_ADDR                             MT6368_VMC_ANA_CON0
#define MT6368_PMIC_RG_VMC_VOCAL_MASK                             0xF
#define MT6368_PMIC_RG_VMC_VOCAL_SHIFT                            0
#define MT6368_PMIC_RG_VMC_VOSEL_ADDR                             MT6368_VMC_ANA_CON1
#define MT6368_PMIC_RG_VMC_VOSEL_MASK                             0xF
#define MT6368_PMIC_RG_VMC_VOSEL_SHIFT                            0
#define MT6368_PMIC_RG_VMC_STB_SEL_ADDR                           MT6368_VMC_ANA_CON2
#define MT6368_PMIC_RG_VMC_STB_SEL_MASK                           0x1
#define MT6368_PMIC_RG_VMC_STB_SEL_SHIFT                          0
#define MT6368_PMIC_RG_VMC_NDIS_EN_ADDR                           MT6368_VMC_ANA_CON2
#define MT6368_PMIC_RG_VMC_NDIS_EN_MASK                           0x1
#define MT6368_PMIC_RG_VMC_NDIS_EN_SHIFT                          1
#define MT6368_PMIC_RG_VMC_RSV_1_ADDR                             MT6368_VMC_ANA_CON2
#define MT6368_PMIC_RG_VMC_RSV_1_MASK                             0x1
#define MT6368_PMIC_RG_VMC_RSV_1_SHIFT                            2
#define MT6368_PMIC_RG_VMC_OC_LP_EN_ADDR                          MT6368_VMC_ANA_CON2
#define MT6368_PMIC_RG_VMC_OC_LP_EN_MASK                          0x1
#define MT6368_PMIC_RG_VMC_OC_LP_EN_SHIFT                         3
#define MT6368_PMIC_RG_VMC_MEASURE_FT_EN_ADDR                     MT6368_VMC_ANA_CON2
#define MT6368_PMIC_RG_VMC_MEASURE_FT_EN_MASK                     0x1
#define MT6368_PMIC_RG_VMC_MEASURE_FT_EN_SHIFT                    4
#define MT6368_PMIC_RGS_VMC_OC_STATUS_ADDR                        MT6368_VMC_ANA_CON2
#define MT6368_PMIC_RGS_VMC_OC_STATUS_MASK                        0x1
#define MT6368_PMIC_RGS_VMC_OC_STATUS_SHIFT                       5
#define MT6368_PMIC_RG_VMC_ULP_IQ_CLAMP_EN_ADDR                   MT6368_VMC_ANA_CON2
#define MT6368_PMIC_RG_VMC_ULP_IQ_CLAMP_EN_MASK                   0x1
#define MT6368_PMIC_RG_VMC_ULP_IQ_CLAMP_EN_SHIFT                  6
#define MT6368_PMIC_RG_VMC_ULP_BIASX2_EN_ADDR                     MT6368_VMC_ANA_CON2
#define MT6368_PMIC_RG_VMC_ULP_BIASX2_EN_MASK                     0x1
#define MT6368_PMIC_RG_VMC_ULP_BIASX2_EN_SHIFT                    7
#define MT6368_PMIC_RG_VMC_NDIS_SEL_ADDR                          MT6368_VMC_ANA_CON3
#define MT6368_PMIC_RG_VMC_NDIS_SEL_MASK                          0x3
#define MT6368_PMIC_RG_VMC_NDIS_SEL_SHIFT                         0
#define MT6368_PMIC_RGS_VMC_PG_STATUS_ADDR                        MT6368_VMC_ANA_CON3
#define MT6368_PMIC_RGS_VMC_PG_STATUS_MASK                        0x1
#define MT6368_PMIC_RGS_VMC_PG_STATUS_SHIFT                       2
#define MT6368_PMIC_RG_VMC_OC_HALF_ADDR                           MT6368_VMC_ANA_CON3
#define MT6368_PMIC_RG_VMC_OC_HALF_MASK                           0x3
#define MT6368_PMIC_RG_VMC_OC_HALF_SHIFT                          3
#define MT6368_PMIC_RG_VCN33_1_VOCAL_ADDR                         MT6368_VCN33_1_ANA_CON0
#define MT6368_PMIC_RG_VCN33_1_VOCAL_MASK                         0xF
#define MT6368_PMIC_RG_VCN33_1_VOCAL_SHIFT                        0
#define MT6368_PMIC_RG_VCN33_1_VOSEL_ADDR                         MT6368_VCN33_1_ANA_CON1
#define MT6368_PMIC_RG_VCN33_1_VOSEL_MASK                         0xF
#define MT6368_PMIC_RG_VCN33_1_VOSEL_SHIFT                        0
#define MT6368_PMIC_RG_VCN33_1_STB_SEL_ADDR                       MT6368_VCN33_1_ANA_CON2
#define MT6368_PMIC_RG_VCN33_1_STB_SEL_MASK                       0x1
#define MT6368_PMIC_RG_VCN33_1_STB_SEL_SHIFT                      0
#define MT6368_PMIC_RG_VCN33_1_NDIS_EN_ADDR                       MT6368_VCN33_1_ANA_CON2
#define MT6368_PMIC_RG_VCN33_1_NDIS_EN_MASK                       0x1
#define MT6368_PMIC_RG_VCN33_1_NDIS_EN_SHIFT                      1
#define MT6368_PMIC_RG_VCN33_1_RSV_1_ADDR                         MT6368_VCN33_1_ANA_CON2
#define MT6368_PMIC_RG_VCN33_1_RSV_1_MASK                         0x1
#define MT6368_PMIC_RG_VCN33_1_RSV_1_SHIFT                        2
#define MT6368_PMIC_RG_VCN33_1_RSV_0_ADDR                         MT6368_VCN33_1_ANA_CON2
#define MT6368_PMIC_RG_VCN33_1_RSV_0_MASK                         0x3
#define MT6368_PMIC_RG_VCN33_1_RSV_0_SHIFT                        3
#define MT6368_PMIC_RG_VCN33_1_OC_LP_EN_ADDR                      MT6368_VCN33_1_ANA_CON2
#define MT6368_PMIC_RG_VCN33_1_OC_LP_EN_MASK                      0x1
#define MT6368_PMIC_RG_VCN33_1_OC_LP_EN_SHIFT                     5
#define MT6368_PMIC_RG_VCN33_1_MEASURE_FT_EN_ADDR                 MT6368_VCN33_1_ANA_CON2
#define MT6368_PMIC_RG_VCN33_1_MEASURE_FT_EN_MASK                 0x1
#define MT6368_PMIC_RG_VCN33_1_MEASURE_FT_EN_SHIFT                6
#define MT6368_PMIC_RGS_VCN33_1_OC_STATUS_ADDR                    MT6368_VCN33_1_ANA_CON2
#define MT6368_PMIC_RGS_VCN33_1_OC_STATUS_MASK                    0x1
#define MT6368_PMIC_RGS_VCN33_1_OC_STATUS_SHIFT                   7
#define MT6368_PMIC_RG_VCN33_1_ULP_IQ_CLAMP_EN_ADDR               MT6368_VCN33_1_ANA_CON3
#define MT6368_PMIC_RG_VCN33_1_ULP_IQ_CLAMP_EN_MASK               0x1
#define MT6368_PMIC_RG_VCN33_1_ULP_IQ_CLAMP_EN_SHIFT              1
#define MT6368_PMIC_RG_VCN33_1_NDIS_SEL_ADDR                      MT6368_VCN33_1_ANA_CON3
#define MT6368_PMIC_RG_VCN33_1_NDIS_SEL_MASK                      0x3
#define MT6368_PMIC_RG_VCN33_1_NDIS_SEL_SHIFT                     2
#define MT6368_PMIC_RGS_VCN33_1_PG_STATUS_ADDR                    MT6368_VCN33_1_ANA_CON3
#define MT6368_PMIC_RGS_VCN33_1_PG_STATUS_MASK                    0x1
#define MT6368_PMIC_RGS_VCN33_1_PG_STATUS_SHIFT                   4
#define MT6368_PMIC_RG_VCN33_1_OC_HALF_ADDR                       MT6368_VCN33_1_ANA_CON3
#define MT6368_PMIC_RG_VCN33_1_OC_HALF_MASK                       0x3
#define MT6368_PMIC_RG_VCN33_1_OC_HALF_SHIFT                      5
#define MT6368_PMIC_RG_VCN33_2_VOCAL_ADDR                         MT6368_VCN33_2_ANA_CON0
#define MT6368_PMIC_RG_VCN33_2_VOCAL_MASK                         0xF
#define MT6368_PMIC_RG_VCN33_2_VOCAL_SHIFT                        0
#define MT6368_PMIC_RG_VCN33_2_VOSEL_ADDR                         MT6368_VCN33_2_ANA_CON1
#define MT6368_PMIC_RG_VCN33_2_VOSEL_MASK                         0xF
#define MT6368_PMIC_RG_VCN33_2_VOSEL_SHIFT                        0
#define MT6368_PMIC_RG_VCN33_2_STB_SEL_ADDR                       MT6368_VCN33_2_ANA_CON2
#define MT6368_PMIC_RG_VCN33_2_STB_SEL_MASK                       0x1
#define MT6368_PMIC_RG_VCN33_2_STB_SEL_SHIFT                      0
#define MT6368_PMIC_RG_VCN33_2_NDIS_EN_ADDR                       MT6368_VCN33_2_ANA_CON2
#define MT6368_PMIC_RG_VCN33_2_NDIS_EN_MASK                       0x1
#define MT6368_PMIC_RG_VCN33_2_NDIS_EN_SHIFT                      1
#define MT6368_PMIC_RG_VCN33_2_RSV_1_ADDR                         MT6368_VCN33_2_ANA_CON2
#define MT6368_PMIC_RG_VCN33_2_RSV_1_MASK                         0x1
#define MT6368_PMIC_RG_VCN33_2_RSV_1_SHIFT                        2
#define MT6368_PMIC_RG_VCN33_2_RSV_0_ADDR                         MT6368_VCN33_2_ANA_CON2
#define MT6368_PMIC_RG_VCN33_2_RSV_0_MASK                         0x3
#define MT6368_PMIC_RG_VCN33_2_RSV_0_SHIFT                        3
#define MT6368_PMIC_RG_VCN33_2_OC_LP_EN_ADDR                      MT6368_VCN33_2_ANA_CON2
#define MT6368_PMIC_RG_VCN33_2_OC_LP_EN_MASK                      0x1
#define MT6368_PMIC_RG_VCN33_2_OC_LP_EN_SHIFT                     5
#define MT6368_PMIC_RG_VCN33_2_MEASURE_FT_EN_ADDR                 MT6368_VCN33_2_ANA_CON2
#define MT6368_PMIC_RG_VCN33_2_MEASURE_FT_EN_MASK                 0x1
#define MT6368_PMIC_RG_VCN33_2_MEASURE_FT_EN_SHIFT                6
#define MT6368_PMIC_RGS_VCN33_2_OC_STATUS_ADDR                    MT6368_VCN33_2_ANA_CON2
#define MT6368_PMIC_RGS_VCN33_2_OC_STATUS_MASK                    0x1
#define MT6368_PMIC_RGS_VCN33_2_OC_STATUS_SHIFT                   7
#define MT6368_PMIC_RG_VCN33_2_ULP_IQ_CLAMP_EN_ADDR               MT6368_VCN33_2_ANA_CON3
#define MT6368_PMIC_RG_VCN33_2_ULP_IQ_CLAMP_EN_MASK               0x1
#define MT6368_PMIC_RG_VCN33_2_ULP_IQ_CLAMP_EN_SHIFT              1
#define MT6368_PMIC_RG_VCN33_2_NDIS_SEL_ADDR                      MT6368_VCN33_2_ANA_CON3
#define MT6368_PMIC_RG_VCN33_2_NDIS_SEL_MASK                      0x3
#define MT6368_PMIC_RG_VCN33_2_NDIS_SEL_SHIFT                     2
#define MT6368_PMIC_RGS_VCN33_2_PG_STATUS_ADDR                    MT6368_VCN33_2_ANA_CON3
#define MT6368_PMIC_RGS_VCN33_2_PG_STATUS_MASK                    0x1
#define MT6368_PMIC_RGS_VCN33_2_PG_STATUS_SHIFT                   4
#define MT6368_PMIC_RG_VCN33_2_OC_HALF_ADDR                       MT6368_VCN33_2_ANA_CON3
#define MT6368_PMIC_RG_VCN33_2_OC_HALF_MASK                       0x3
#define MT6368_PMIC_RG_VCN33_2_OC_HALF_SHIFT                      5
#define MT6368_PMIC_RG_VAUD18_VOCAL_ADDR                          MT6368_VAUD18_ANA_CON0
#define MT6368_PMIC_RG_VAUD18_VOCAL_MASK                          0xF
#define MT6368_PMIC_RG_VAUD18_VOCAL_SHIFT                         0
#define MT6368_PMIC_RG_VAUD18_VOSEL_ADDR                          MT6368_VAUD18_ANA_CON1
#define MT6368_PMIC_RG_VAUD18_VOSEL_MASK                          0xF
#define MT6368_PMIC_RG_VAUD18_VOSEL_SHIFT                         0
#define MT6368_PMIC_RG_VAUD18_NDIS_EN_ADDR                        MT6368_VAUD18_ANA_CON2
#define MT6368_PMIC_RG_VAUD18_NDIS_EN_MASK                        0x1
#define MT6368_PMIC_RG_VAUD18_NDIS_EN_SHIFT                       0
#define MT6368_PMIC_RG_VAUD18_RSV_1_ADDR                          MT6368_VAUD18_ANA_CON2
#define MT6368_PMIC_RG_VAUD18_RSV_1_MASK                          0x1
#define MT6368_PMIC_RG_VAUD18_RSV_1_SHIFT                         1
#define MT6368_PMIC_RG_VAUD18_OC_LP_EN_ADDR                       MT6368_VAUD18_ANA_CON2
#define MT6368_PMIC_RG_VAUD18_OC_LP_EN_MASK                       0x1
#define MT6368_PMIC_RG_VAUD18_OC_LP_EN_SHIFT                      2
#define MT6368_PMIC_RG_VAUD18_ULP_IQ_CLAMP_EN_ADDR                MT6368_VAUD18_ANA_CON2
#define MT6368_PMIC_RG_VAUD18_ULP_IQ_CLAMP_EN_MASK                0x1
#define MT6368_PMIC_RG_VAUD18_ULP_IQ_CLAMP_EN_SHIFT               3
#define MT6368_PMIC_RG_VAUD18_ULP_BIASX2_EN_ADDR                  MT6368_VAUD18_ANA_CON2
#define MT6368_PMIC_RG_VAUD18_ULP_BIASX2_EN_MASK                  0x1
#define MT6368_PMIC_RG_VAUD18_ULP_BIASX2_EN_SHIFT                 4
#define MT6368_PMIC_RG_VAUD18_MEASURE_FT_EN_ADDR                  MT6368_VAUD18_ANA_CON2
#define MT6368_PMIC_RG_VAUD18_MEASURE_FT_EN_MASK                  0x1
#define MT6368_PMIC_RG_VAUD18_MEASURE_FT_EN_SHIFT                 5
#define MT6368_PMIC_RGS_VAUD18_OC_STATUS_ADDR                     MT6368_VAUD18_ANA_CON2
#define MT6368_PMIC_RGS_VAUD18_OC_STATUS_MASK                     0x1
#define MT6368_PMIC_RGS_VAUD18_OC_STATUS_SHIFT                    6
#define MT6368_PMIC_RG_VAUD18_NDIS_SEL_ADDR                       MT6368_VAUD18_ANA_CON3
#define MT6368_PMIC_RG_VAUD18_NDIS_SEL_MASK                       0x3
#define MT6368_PMIC_RG_VAUD18_NDIS_SEL_SHIFT                      0
#define MT6368_PMIC_RGS_VAUD18_PG_STATUS_ADDR                     MT6368_VAUD18_ANA_CON3
#define MT6368_PMIC_RGS_VAUD18_PG_STATUS_MASK                     0x1
#define MT6368_PMIC_RGS_VAUD18_PG_STATUS_SHIFT                    2
#define MT6368_PMIC_RG_ADLDO_RSV_ADDR                             MT6368_ADLDO_ANA_CON0
#define MT6368_PMIC_RG_ADLDO_RSV_MASK                             0x7
#define MT6368_PMIC_RG_ADLDO_RSV_SHIFT                            0
#define MT6368_PMIC_RG_ADLDO_MUX_OUT_PULL_L_EN_ADDR               MT6368_ADLDO_ANA_CON0
#define MT6368_PMIC_RG_ADLDO_MUX_OUT_PULL_L_EN_MASK               0x1
#define MT6368_PMIC_RG_ADLDO_MUX_OUT_PULL_L_EN_SHIFT              3
#define MT6368_PMIC_LDO_ANA0_ELR_LEN_ADDR                         MT6368_LDO_ANA0_ELR_NUM
#define MT6368_PMIC_LDO_ANA0_ELR_LEN_MASK                         0xFF
#define MT6368_PMIC_LDO_ANA0_ELR_LEN_SHIFT                        0
#define MT6368_PMIC_RG_VAUX18_VO_F_TRIM_ADDR                      MT6368_VAUX18_ELR_0
#define MT6368_PMIC_RG_VAUX18_VO_F_TRIM_MASK                      0x1
#define MT6368_PMIC_RG_VAUX18_VO_F_TRIM_SHIFT                     0
#define MT6368_PMIC_RG_VAUX18_VOTRIM_ADDR                         MT6368_VAUX18_ELR_0
#define MT6368_PMIC_RG_VAUX18_VOTRIM_MASK                         0xF
#define MT6368_PMIC_RG_VAUX18_VOTRIM_SHIFT                        1
#define MT6368_PMIC_RG_VAUX18_OC_TRIM_ADDR                        MT6368_VAUX18_ELR_0
#define MT6368_PMIC_RG_VAUX18_OC_TRIM_MASK                        0x7
#define MT6368_PMIC_RG_VAUX18_OC_TRIM_SHIFT                       5
#define MT6368_PMIC_RG_VSIM1_VO_F_TRIM_ADDR                       MT6368_VAUX18_ELR_1
#define MT6368_PMIC_RG_VSIM1_VO_F_TRIM_MASK                       0x1
#define MT6368_PMIC_RG_VSIM1_VO_F_TRIM_SHIFT                      0
#define MT6368_PMIC_RG_VSIM1_VOTRIM_ADDR                          MT6368_VAUX18_ELR_1
#define MT6368_PMIC_RG_VSIM1_VOTRIM_MASK                          0xF
#define MT6368_PMIC_RG_VSIM1_VOTRIM_SHIFT                         1
#define MT6368_PMIC_RG_VSIM1_OC_TRIM_ADDR                         MT6368_VAUX18_ELR_1
#define MT6368_PMIC_RG_VSIM1_OC_TRIM_MASK                         0x7
#define MT6368_PMIC_RG_VSIM1_OC_TRIM_SHIFT                        5
#define MT6368_PMIC_RG_VSIM2_VO_F_TRIM_ADDR                       MT6368_VAUX18_ELR_2
#define MT6368_PMIC_RG_VSIM2_VO_F_TRIM_MASK                       0x1
#define MT6368_PMIC_RG_VSIM2_VO_F_TRIM_SHIFT                      0
#define MT6368_PMIC_RG_VSIM2_VOTRIM_ADDR                          MT6368_VAUX18_ELR_2
#define MT6368_PMIC_RG_VSIM2_VOTRIM_MASK                          0xF
#define MT6368_PMIC_RG_VSIM2_VOTRIM_SHIFT                         1
#define MT6368_PMIC_RG_VSIM2_OC_TRIM_ADDR                         MT6368_VAUX18_ELR_2
#define MT6368_PMIC_RG_VSIM2_OC_TRIM_MASK                         0x7
#define MT6368_PMIC_RG_VSIM2_OC_TRIM_SHIFT                        5
#define MT6368_PMIC_RG_VUSB_VO_F_TRIM_ADDR                        MT6368_VAUX18_ELR_3
#define MT6368_PMIC_RG_VUSB_VO_F_TRIM_MASK                        0x1
#define MT6368_PMIC_RG_VUSB_VO_F_TRIM_SHIFT                       0
#define MT6368_PMIC_RG_VUSB_VOTRIM_ADDR                           MT6368_VAUX18_ELR_3
#define MT6368_PMIC_RG_VUSB_VOTRIM_MASK                           0xF
#define MT6368_PMIC_RG_VUSB_VOTRIM_SHIFT                          1
#define MT6368_PMIC_RG_VUSB_OC_TRIM_ADDR                          MT6368_VAUX18_ELR_3
#define MT6368_PMIC_RG_VUSB_OC_TRIM_MASK                          0x7
#define MT6368_PMIC_RG_VUSB_OC_TRIM_SHIFT                         5
#define MT6368_PMIC_RG_VIBR_VO_F_TRIM_ADDR                        MT6368_VAUX18_ELR_4
#define MT6368_PMIC_RG_VIBR_VO_F_TRIM_MASK                        0x1
#define MT6368_PMIC_RG_VIBR_VO_F_TRIM_SHIFT                       0
#define MT6368_PMIC_RG_VIBR_VOTRIM_ADDR                           MT6368_VAUX18_ELR_4
#define MT6368_PMIC_RG_VIBR_VOTRIM_MASK                           0xF
#define MT6368_PMIC_RG_VIBR_VOTRIM_SHIFT                          1
#define MT6368_PMIC_RG_VIBR_OC_TRIM_ADDR                          MT6368_VAUX18_ELR_4
#define MT6368_PMIC_RG_VIBR_OC_TRIM_MASK                          0x7
#define MT6368_PMIC_RG_VIBR_OC_TRIM_SHIFT                         5
#define MT6368_PMIC_RG_VIO28_VO_F_TRIM_ADDR                       MT6368_VAUX18_ELR_5
#define MT6368_PMIC_RG_VIO28_VO_F_TRIM_MASK                       0x1
#define MT6368_PMIC_RG_VIO28_VO_F_TRIM_SHIFT                      0
#define MT6368_PMIC_RG_VIO28_VOTRIM_ADDR                          MT6368_VAUX18_ELR_5
#define MT6368_PMIC_RG_VIO28_VOTRIM_MASK                          0xF
#define MT6368_PMIC_RG_VIO28_VOTRIM_SHIFT                         1
#define MT6368_PMIC_RG_VIO28_OC_TRIM_ADDR                         MT6368_VAUX18_ELR_5
#define MT6368_PMIC_RG_VIO28_OC_TRIM_MASK                         0x7
#define MT6368_PMIC_RG_VIO28_OC_TRIM_SHIFT                        5
#define MT6368_PMIC_RG_VFP_VO_F_TRIM_ADDR                         MT6368_VAUX18_ELR_6
#define MT6368_PMIC_RG_VFP_VO_F_TRIM_MASK                         0x1
#define MT6368_PMIC_RG_VFP_VO_F_TRIM_SHIFT                        0
#define MT6368_PMIC_RG_VFP_VOTRIM_ADDR                            MT6368_VAUX18_ELR_6
#define MT6368_PMIC_RG_VFP_VOTRIM_MASK                            0xF
#define MT6368_PMIC_RG_VFP_VOTRIM_SHIFT                           1
#define MT6368_PMIC_RG_VFP_OC_TRIM_ADDR                           MT6368_VAUX18_ELR_6
#define MT6368_PMIC_RG_VFP_OC_TRIM_MASK                           0x7
#define MT6368_PMIC_RG_VFP_OC_TRIM_SHIFT                          5
#define MT6368_PMIC_RG_VTP_VO_F_TRIM_ADDR                         MT6368_VAUX18_ELR_7
#define MT6368_PMIC_RG_VTP_VO_F_TRIM_MASK                         0x1
#define MT6368_PMIC_RG_VTP_VO_F_TRIM_SHIFT                        0
#define MT6368_PMIC_RG_VTP_VOTRIM_ADDR                            MT6368_VAUX18_ELR_7
#define MT6368_PMIC_RG_VTP_VOTRIM_MASK                            0xF
#define MT6368_PMIC_RG_VTP_VOTRIM_SHIFT                           1
#define MT6368_PMIC_RG_VTP_OC_TRIM_ADDR                           MT6368_VAUX18_ELR_7
#define MT6368_PMIC_RG_VTP_OC_TRIM_MASK                           0x7
#define MT6368_PMIC_RG_VTP_OC_TRIM_SHIFT                          5
#define MT6368_PMIC_RG_VMCH_VO_F_TRIM_ADDR                        MT6368_VAUX18_ELR_8
#define MT6368_PMIC_RG_VMCH_VO_F_TRIM_MASK                        0x1
#define MT6368_PMIC_RG_VMCH_VO_F_TRIM_SHIFT                       0
#define MT6368_PMIC_RG_VMCH_VOTRIM_ADDR                           MT6368_VAUX18_ELR_8
#define MT6368_PMIC_RG_VMCH_VOTRIM_MASK                           0xF
#define MT6368_PMIC_RG_VMCH_VOTRIM_SHIFT                          1
#define MT6368_PMIC_RG_VMCH_OC_TRIM_ADDR                          MT6368_VAUX18_ELR_9
#define MT6368_PMIC_RG_VMCH_OC_TRIM_MASK                          0xF
#define MT6368_PMIC_RG_VMCH_OC_TRIM_SHIFT                         0
#define MT6368_PMIC_RG_VMC_VO_F_TRIM_ADDR                         MT6368_VAUX18_ELR_10
#define MT6368_PMIC_RG_VMC_VO_F_TRIM_MASK                         0x1
#define MT6368_PMIC_RG_VMC_VO_F_TRIM_SHIFT                        0
#define MT6368_PMIC_RG_VMC_VOTRIM_ADDR                            MT6368_VAUX18_ELR_10
#define MT6368_PMIC_RG_VMC_VOTRIM_MASK                            0xF
#define MT6368_PMIC_RG_VMC_VOTRIM_SHIFT                           1
#define MT6368_PMIC_RG_VMC_OC_TRIM_ADDR                           MT6368_VAUX18_ELR_10
#define MT6368_PMIC_RG_VMC_OC_TRIM_MASK                           0x7
#define MT6368_PMIC_RG_VMC_OC_TRIM_SHIFT                          5
#define MT6368_PMIC_RG_VCN33_1_VO_F_TRIM_ADDR                     MT6368_VAUX18_ELR_11
#define MT6368_PMIC_RG_VCN33_1_VO_F_TRIM_MASK                     0x1
#define MT6368_PMIC_RG_VCN33_1_VO_F_TRIM_SHIFT                    0
#define MT6368_PMIC_RG_VCN33_1_VOTRIM_ADDR                        MT6368_VAUX18_ELR_11
#define MT6368_PMIC_RG_VCN33_1_VOTRIM_MASK                        0xF
#define MT6368_PMIC_RG_VCN33_1_VOTRIM_SHIFT                       1
#define MT6368_PMIC_RG_VCN33_1_OC_TRIM_ADDR                       MT6368_VAUX18_ELR_12
#define MT6368_PMIC_RG_VCN33_1_OC_TRIM_MASK                       0xF
#define MT6368_PMIC_RG_VCN33_1_OC_TRIM_SHIFT                      0
#define MT6368_PMIC_RG_VCN33_2_VO_F_TRIM_ADDR                     MT6368_VAUX18_ELR_13
#define MT6368_PMIC_RG_VCN33_2_VO_F_TRIM_MASK                     0x1
#define MT6368_PMIC_RG_VCN33_2_VO_F_TRIM_SHIFT                    0
#define MT6368_PMIC_RG_VCN33_2_VOTRIM_ADDR                        MT6368_VAUX18_ELR_13
#define MT6368_PMIC_RG_VCN33_2_VOTRIM_MASK                        0xF
#define MT6368_PMIC_RG_VCN33_2_VOTRIM_SHIFT                       1
#define MT6368_PMIC_RG_VCN33_2_OC_TRIM_ADDR                       MT6368_VAUX18_ELR_14
#define MT6368_PMIC_RG_VCN33_2_OC_TRIM_MASK                       0xF
#define MT6368_PMIC_RG_VCN33_2_OC_TRIM_SHIFT                      0
#define MT6368_PMIC_RG_VAUD18_VO_F_TRIM_ADDR                      MT6368_VAUX18_ELR_15
#define MT6368_PMIC_RG_VAUD18_VO_F_TRIM_MASK                      0x1
#define MT6368_PMIC_RG_VAUD18_VO_F_TRIM_SHIFT                     0
#define MT6368_PMIC_RG_VAUD18_VOTRIM_ADDR                         MT6368_VAUX18_ELR_15
#define MT6368_PMIC_RG_VAUD18_VOTRIM_MASK                         0xF
#define MT6368_PMIC_RG_VAUD18_VOTRIM_SHIFT                        1
#define MT6368_PMIC_RG_VAUD18_OC_TRIM_ADDR                        MT6368_VAUX18_ELR_15
#define MT6368_PMIC_RG_VAUD18_OC_TRIM_MASK                        0x7
#define MT6368_PMIC_RG_VAUD18_OC_TRIM_SHIFT                       5
#define MT6368_PMIC_LDO_ANA1_ANA_ID_ADDR                          MT6368_LDO_ANA1_ANA_ID
#define MT6368_PMIC_LDO_ANA1_ANA_ID_MASK                          0xFF
#define MT6368_PMIC_LDO_ANA1_ANA_ID_SHIFT                         0
#define MT6368_PMIC_LDO_ANA1_DIG_ID_ADDR                          MT6368_LDO_ANA1_DIG_ID
#define MT6368_PMIC_LDO_ANA1_DIG_ID_MASK                          0xFF
#define MT6368_PMIC_LDO_ANA1_DIG_ID_SHIFT                         0
#define MT6368_PMIC_LDO_ANA1_ANA_MINOR_REV_ADDR                   MT6368_LDO_ANA1_ANA_REV
#define MT6368_PMIC_LDO_ANA1_ANA_MINOR_REV_MASK                   0xF
#define MT6368_PMIC_LDO_ANA1_ANA_MINOR_REV_SHIFT                  0
#define MT6368_PMIC_LDO_ANA1_ANA_MAJOR_REV_ADDR                   MT6368_LDO_ANA1_ANA_REV
#define MT6368_PMIC_LDO_ANA1_ANA_MAJOR_REV_MASK                   0xF
#define MT6368_PMIC_LDO_ANA1_ANA_MAJOR_REV_SHIFT                  4
#define MT6368_PMIC_LDO_ANA1_DIG_MINOR_REV_ADDR                   MT6368_LDO_ANA1_DIG_REV
#define MT6368_PMIC_LDO_ANA1_DIG_MINOR_REV_MASK                   0xF
#define MT6368_PMIC_LDO_ANA1_DIG_MINOR_REV_SHIFT                  0
#define MT6368_PMIC_LDO_ANA1_DIG_MAJOR_REV_ADDR                   MT6368_LDO_ANA1_DIG_REV
#define MT6368_PMIC_LDO_ANA1_DIG_MAJOR_REV_MASK                   0xF
#define MT6368_PMIC_LDO_ANA1_DIG_MAJOR_REV_SHIFT                  4
#define MT6368_PMIC_LDO_ANA1_CBS_ADDR                             MT6368_LDO_ANA1_DBI
#define MT6368_PMIC_LDO_ANA1_CBS_MASK                             0x3
#define MT6368_PMIC_LDO_ANA1_CBS_SHIFT                            0
#define MT6368_PMIC_LDO_ANA1_BIX_ADDR                             MT6368_LDO_ANA1_DBI
#define MT6368_PMIC_LDO_ANA1_BIX_MASK                             0x3
#define MT6368_PMIC_LDO_ANA1_BIX_SHIFT                            2
#define MT6368_PMIC_LDO_ANA1_ESP_ADDR                             MT6368_LDO_ANA1_ESP
#define MT6368_PMIC_LDO_ANA1_ESP_MASK                             0xFF
#define MT6368_PMIC_LDO_ANA1_ESP_SHIFT                            0
#define MT6368_PMIC_LDO_ANA1_FPI_ADDR                             MT6368_LDO_ANA1_FPI
#define MT6368_PMIC_LDO_ANA1_FPI_MASK                             0xFF
#define MT6368_PMIC_LDO_ANA1_FPI_SHIFT                            0
#define MT6368_PMIC_LDO_ANA1_DXI_ADDR                             MT6368_LDO_ANA1_DXI
#define MT6368_PMIC_LDO_ANA1_DXI_MASK                             0xFF
#define MT6368_PMIC_LDO_ANA1_DXI_SHIFT                            0
#define MT6368_PMIC_RG_VANT18_VOCAL_ADDR                          MT6368_VANT18_ANA_CON0
#define MT6368_PMIC_RG_VANT18_VOCAL_MASK                          0xF
#define MT6368_PMIC_RG_VANT18_VOCAL_SHIFT                         0
#define MT6368_PMIC_RG_VANT18_VOSEL_ADDR                          MT6368_VANT18_ANA_CON1
#define MT6368_PMIC_RG_VANT18_VOSEL_MASK                          0xF
#define MT6368_PMIC_RG_VANT18_VOSEL_SHIFT                         0
#define MT6368_PMIC_RG_VANT18_NDIS_EN_ADDR                        MT6368_VANT18_ANA_CON2
#define MT6368_PMIC_RG_VANT18_NDIS_EN_MASK                        0x1
#define MT6368_PMIC_RG_VANT18_NDIS_EN_SHIFT                       0
#define MT6368_PMIC_RG_VANT18_RSV_1_ADDR                          MT6368_VANT18_ANA_CON2
#define MT6368_PMIC_RG_VANT18_RSV_1_MASK                          0x1
#define MT6368_PMIC_RG_VANT18_RSV_1_SHIFT                         1
#define MT6368_PMIC_RG_VANT18_OC_LP_EN_ADDR                       MT6368_VANT18_ANA_CON2
#define MT6368_PMIC_RG_VANT18_OC_LP_EN_MASK                       0x1
#define MT6368_PMIC_RG_VANT18_OC_LP_EN_SHIFT                      2
#define MT6368_PMIC_RG_VANT18_ULP_IQ_CLAMP_EN_ADDR                MT6368_VANT18_ANA_CON2
#define MT6368_PMIC_RG_VANT18_ULP_IQ_CLAMP_EN_MASK                0x1
#define MT6368_PMIC_RG_VANT18_ULP_IQ_CLAMP_EN_SHIFT               3
#define MT6368_PMIC_RG_VANT18_ULP_BIASX2_EN_ADDR                  MT6368_VANT18_ANA_CON2
#define MT6368_PMIC_RG_VANT18_ULP_BIASX2_EN_MASK                  0x1
#define MT6368_PMIC_RG_VANT18_ULP_BIASX2_EN_SHIFT                 4
#define MT6368_PMIC_RG_VANT18_MEASURE_FT_EN_ADDR                  MT6368_VANT18_ANA_CON2
#define MT6368_PMIC_RG_VANT18_MEASURE_FT_EN_MASK                  0x1
#define MT6368_PMIC_RG_VANT18_MEASURE_FT_EN_SHIFT                 5
#define MT6368_PMIC_RGS_VANT18_OC_STATUS_ADDR                     MT6368_VANT18_ANA_CON2
#define MT6368_PMIC_RGS_VANT18_OC_STATUS_MASK                     0x1
#define MT6368_PMIC_RGS_VANT18_OC_STATUS_SHIFT                    6
#define MT6368_PMIC_RG_VANT18_NDIS_SEL_ADDR                       MT6368_VANT18_ANA_CON3
#define MT6368_PMIC_RG_VANT18_NDIS_SEL_MASK                       0x3
#define MT6368_PMIC_RG_VANT18_NDIS_SEL_SHIFT                      0
#define MT6368_PMIC_RGS_VANT18_PG_STATUS_ADDR                     MT6368_VANT18_ANA_CON3
#define MT6368_PMIC_RGS_VANT18_PG_STATUS_MASK                     0x1
#define MT6368_PMIC_RGS_VANT18_PG_STATUS_SHIFT                    2
#define MT6368_PMIC_RG_VEFUSE_VOCAL_ADDR                          MT6368_VEFUSE_ANA_CON0
#define MT6368_PMIC_RG_VEFUSE_VOCAL_MASK                          0xF
#define MT6368_PMIC_RG_VEFUSE_VOCAL_SHIFT                         0
#define MT6368_PMIC_RG_VEFUSE_VOSEL_ADDR                          MT6368_VEFUSE_ANA_CON1
#define MT6368_PMIC_RG_VEFUSE_VOSEL_MASK                          0xF
#define MT6368_PMIC_RG_VEFUSE_VOSEL_SHIFT                         0
#define MT6368_PMIC_RG_VEFUSE_STB_SEL_ADDR                        MT6368_VEFUSE_ANA_CON2
#define MT6368_PMIC_RG_VEFUSE_STB_SEL_MASK                        0x1
#define MT6368_PMIC_RG_VEFUSE_STB_SEL_SHIFT                       0
#define MT6368_PMIC_RG_VEFUSE_NDIS_EN_ADDR                        MT6368_VEFUSE_ANA_CON2
#define MT6368_PMIC_RG_VEFUSE_NDIS_EN_MASK                        0x1
#define MT6368_PMIC_RG_VEFUSE_NDIS_EN_SHIFT                       1
#define MT6368_PMIC_RG_VEFUSE_RSV_1_ADDR                          MT6368_VEFUSE_ANA_CON2
#define MT6368_PMIC_RG_VEFUSE_RSV_1_MASK                          0x1
#define MT6368_PMIC_RG_VEFUSE_RSV_1_SHIFT                         2
#define MT6368_PMIC_RG_VEFUSE_OC_LP_EN_ADDR                       MT6368_VEFUSE_ANA_CON2
#define MT6368_PMIC_RG_VEFUSE_OC_LP_EN_MASK                       0x1
#define MT6368_PMIC_RG_VEFUSE_OC_LP_EN_SHIFT                      3
#define MT6368_PMIC_RG_VEFUSE_MEASURE_FT_EN_ADDR                  MT6368_VEFUSE_ANA_CON2
#define MT6368_PMIC_RG_VEFUSE_MEASURE_FT_EN_MASK                  0x1
#define MT6368_PMIC_RG_VEFUSE_MEASURE_FT_EN_SHIFT                 4
#define MT6368_PMIC_RGS_VEFUSE_OC_STATUS_ADDR                     MT6368_VEFUSE_ANA_CON2
#define MT6368_PMIC_RGS_VEFUSE_OC_STATUS_MASK                     0x1
#define MT6368_PMIC_RGS_VEFUSE_OC_STATUS_SHIFT                    5
#define MT6368_PMIC_RG_VEFUSE_ULP_IQ_CLAMP_EN_ADDR                MT6368_VEFUSE_ANA_CON2
#define MT6368_PMIC_RG_VEFUSE_ULP_IQ_CLAMP_EN_MASK                0x1
#define MT6368_PMIC_RG_VEFUSE_ULP_IQ_CLAMP_EN_SHIFT               6
#define MT6368_PMIC_RG_VEFUSE_ULP_BIASX2_EN_ADDR                  MT6368_VEFUSE_ANA_CON2
#define MT6368_PMIC_RG_VEFUSE_ULP_BIASX2_EN_MASK                  0x1
#define MT6368_PMIC_RG_VEFUSE_ULP_BIASX2_EN_SHIFT                 7
#define MT6368_PMIC_RG_VEFUSE_NDIS_SEL_ADDR                       MT6368_VEFUSE_ANA_CON3
#define MT6368_PMIC_RG_VEFUSE_NDIS_SEL_MASK                       0x3
#define MT6368_PMIC_RG_VEFUSE_NDIS_SEL_SHIFT                      0
#define MT6368_PMIC_RGS_VEFUSE_PG_STATUS_ADDR                     MT6368_VEFUSE_ANA_CON3
#define MT6368_PMIC_RGS_VEFUSE_PG_STATUS_MASK                     0x1
#define MT6368_PMIC_RGS_VEFUSE_PG_STATUS_SHIFT                    2
#define MT6368_PMIC_RG_VEFUSE_OC_HALF_ADDR                        MT6368_VEFUSE_ANA_CON3
#define MT6368_PMIC_RG_VEFUSE_OC_HALF_MASK                        0x3
#define MT6368_PMIC_RG_VEFUSE_OC_HALF_SHIFT                       3
#define MT6368_PMIC_RG_VRF18_AIF_VOCAL_ADDR                       MT6368_VRF18_AIF_ANA_CON0
#define MT6368_PMIC_RG_VRF18_AIF_VOCAL_MASK                       0xF
#define MT6368_PMIC_RG_VRF18_AIF_VOCAL_SHIFT                      0
#define MT6368_PMIC_RG_VRF18_AIF_VOSEL_ADDR                       MT6368_VRF18_AIF_ANA_CON1
#define MT6368_PMIC_RG_VRF18_AIF_VOSEL_MASK                       0xF
#define MT6368_PMIC_RG_VRF18_AIF_VOSEL_SHIFT                      0
#define MT6368_PMIC_RG_VRF18_AIF_NDIS_EN_ADDR                     MT6368_VRF18_AIF_ANA_CON2
#define MT6368_PMIC_RG_VRF18_AIF_NDIS_EN_MASK                     0x1
#define MT6368_PMIC_RG_VRF18_AIF_NDIS_EN_SHIFT                    0
#define MT6368_PMIC_RG_VRF18_AIF_RSV_0_ADDR                       MT6368_VRF18_AIF_ANA_CON2
#define MT6368_PMIC_RG_VRF18_AIF_RSV_0_MASK                       0x3
#define MT6368_PMIC_RG_VRF18_AIF_RSV_0_SHIFT                      1
#define MT6368_PMIC_RG_VRF18_AIF_RSV_1_ADDR                       MT6368_VRF18_AIF_ANA_CON2
#define MT6368_PMIC_RG_VRF18_AIF_RSV_1_MASK                       0x1
#define MT6368_PMIC_RG_VRF18_AIF_RSV_1_SHIFT                      3
#define MT6368_PMIC_RG_VRF18_AIF_OC_LP_EN_ADDR                    MT6368_VRF18_AIF_ANA_CON2
#define MT6368_PMIC_RG_VRF18_AIF_OC_LP_EN_MASK                    0x1
#define MT6368_PMIC_RG_VRF18_AIF_OC_LP_EN_SHIFT                   4
#define MT6368_PMIC_RG_VRF18_AIF_ULP_IQ_CLAMP_EN_ADDR             MT6368_VRF18_AIF_ANA_CON2
#define MT6368_PMIC_RG_VRF18_AIF_ULP_IQ_CLAMP_EN_MASK             0x1
#define MT6368_PMIC_RG_VRF18_AIF_ULP_IQ_CLAMP_EN_SHIFT            5
#define MT6368_PMIC_RG_VRF18_AIF_ULP_BIASX2_EN_ADDR               MT6368_VRF18_AIF_ANA_CON2
#define MT6368_PMIC_RG_VRF18_AIF_ULP_BIASX2_EN_MASK               0x1
#define MT6368_PMIC_RG_VRF18_AIF_ULP_BIASX2_EN_SHIFT              6
#define MT6368_PMIC_RG_VRF18_AIF_MEASURE_FT_EN_ADDR               MT6368_VRF18_AIF_ANA_CON2
#define MT6368_PMIC_RG_VRF18_AIF_MEASURE_FT_EN_MASK               0x1
#define MT6368_PMIC_RG_VRF18_AIF_MEASURE_FT_EN_SHIFT              7
#define MT6368_PMIC_RGS_VRF18_AIF_OC_STATUS_ADDR                  MT6368_VRF18_AIF_ANA_CON3
#define MT6368_PMIC_RGS_VRF18_AIF_OC_STATUS_MASK                  0x1
#define MT6368_PMIC_RGS_VRF18_AIF_OC_STATUS_SHIFT                 0
#define MT6368_PMIC_RG_VRF18_AIF_NDIS_SEL_ADDR                    MT6368_VRF18_AIF_ANA_CON3
#define MT6368_PMIC_RG_VRF18_AIF_NDIS_SEL_MASK                    0x3
#define MT6368_PMIC_RG_VRF18_AIF_NDIS_SEL_SHIFT                   2
#define MT6368_PMIC_RGS_VRF18_AIF_PG_STATUS_ADDR                  MT6368_VRF18_AIF_ANA_CON3
#define MT6368_PMIC_RGS_VRF18_AIF_PG_STATUS_MASK                  0x1
#define MT6368_PMIC_RGS_VRF18_AIF_PG_STATUS_SHIFT                 4
#define MT6368_PMIC_RG_SLDO20_RSV_ADDR                            MT6368_SLDO20_ANA_CON0
#define MT6368_PMIC_RG_SLDO20_RSV_MASK                            0x3F
#define MT6368_PMIC_RG_SLDO20_RSV_SHIFT                           0
#define MT6368_PMIC_RG_SLDO20_MUX_OUT_PULL_L_EN_ADDR              MT6368_SLDO20_ANA_CON0
#define MT6368_PMIC_RG_SLDO20_MUX_OUT_PULL_L_EN_MASK              0x1
#define MT6368_PMIC_RG_SLDO20_MUX_OUT_PULL_L_EN_SHIFT             6
#define MT6368_PMIC_RG_VMDDQ_VOCAL_F_ADDR                         MT6368_VMDDQ_ANA_CON0
#define MT6368_PMIC_RG_VMDDQ_VOCAL_F_MASK                         0x1
#define MT6368_PMIC_RG_VMDDQ_VOCAL_F_SHIFT                        0
#define MT6368_PMIC_RG_VMDDQ_NDIS_EN_ADDR                         MT6368_VMDDQ_ANA_CON0
#define MT6368_PMIC_RG_VMDDQ_NDIS_EN_MASK                         0x1
#define MT6368_PMIC_RG_VMDDQ_NDIS_EN_SHIFT                        4
#define MT6368_PMIC_RG_VMDDQ_RSV_1_ADDR                           MT6368_VMDDQ_ANA_CON0
#define MT6368_PMIC_RG_VMDDQ_RSV_1_MASK                           0x1
#define MT6368_PMIC_RG_VMDDQ_RSV_1_SHIFT                          5
#define MT6368_PMIC_RG_VMDDQ_OC_LP_EN_ADDR                        MT6368_VMDDQ_ANA_CON0
#define MT6368_PMIC_RG_VMDDQ_OC_LP_EN_MASK                        0x1
#define MT6368_PMIC_RG_VMDDQ_OC_LP_EN_SHIFT                       6
#define MT6368_PMIC_RG_VMDDQ_ULP_IQ_CLAMP_EN_ADDR                 MT6368_VMDDQ_ANA_CON0
#define MT6368_PMIC_RG_VMDDQ_ULP_IQ_CLAMP_EN_MASK                 0x1
#define MT6368_PMIC_RG_VMDDQ_ULP_IQ_CLAMP_EN_SHIFT                7
#define MT6368_PMIC_RG_VMDDQ_ULP_BIASX2_EN_ADDR                   MT6368_VMDDQ_ANA_CON1
#define MT6368_PMIC_RG_VMDDQ_ULP_BIASX2_EN_MASK                   0x1
#define MT6368_PMIC_RG_VMDDQ_ULP_BIASX2_EN_SHIFT                  0
#define MT6368_PMIC_RG_VMDDQ_MEASURE_FT_EN_ADDR                   MT6368_VMDDQ_ANA_CON1
#define MT6368_PMIC_RG_VMDDQ_MEASURE_FT_EN_MASK                   0x1
#define MT6368_PMIC_RG_VMDDQ_MEASURE_FT_EN_SHIFT                  1
#define MT6368_PMIC_RGS_VMDDQ_OC_STATUS_ADDR                      MT6368_VMDDQ_ANA_CON1
#define MT6368_PMIC_RGS_VMDDQ_OC_STATUS_MASK                      0x1
#define MT6368_PMIC_RGS_VMDDQ_OC_STATUS_SHIFT                     2
#define MT6368_PMIC_RG_VMDDQ_NDIS_SEL_ADDR                        MT6368_VMDDQ_ANA_CON1
#define MT6368_PMIC_RG_VMDDQ_NDIS_SEL_MASK                        0x3
#define MT6368_PMIC_RG_VMDDQ_NDIS_SEL_SHIFT                       4
#define MT6368_PMIC_RGS_VMDDQ_PG_STATUS_ADDR                      MT6368_VMDDQ_ANA_CON1
#define MT6368_PMIC_RGS_VMDDQ_PG_STATUS_MASK                      0x1
#define MT6368_PMIC_RGS_VMDDQ_PG_STATUS_SHIFT                     6
#define MT6368_PMIC_RG_VMDDR_VOCAL_F_ADDR                         MT6368_VMDDR_ANA_CON0
#define MT6368_PMIC_RG_VMDDR_VOCAL_F_MASK                         0x1
#define MT6368_PMIC_RG_VMDDR_VOCAL_F_SHIFT                        0
#define MT6368_PMIC_RG_VMDDR_NDIS_EN_ADDR                         MT6368_VMDDR_ANA_CON0
#define MT6368_PMIC_RG_VMDDR_NDIS_EN_MASK                         0x1
#define MT6368_PMIC_RG_VMDDR_NDIS_EN_SHIFT                        4
#define MT6368_PMIC_RG_VMDDR_RSV_1_ADDR                           MT6368_VMDDR_ANA_CON0
#define MT6368_PMIC_RG_VMDDR_RSV_1_MASK                           0x1
#define MT6368_PMIC_RG_VMDDR_RSV_1_SHIFT                          5
#define MT6368_PMIC_RG_VMDDR_OC_LP_EN_ADDR                        MT6368_VMDDR_ANA_CON0
#define MT6368_PMIC_RG_VMDDR_OC_LP_EN_MASK                        0x1
#define MT6368_PMIC_RG_VMDDR_OC_LP_EN_SHIFT                       6
#define MT6368_PMIC_RG_VMDDR_ULP_IQ_CLAMP_EN_ADDR                 MT6368_VMDDR_ANA_CON0
#define MT6368_PMIC_RG_VMDDR_ULP_IQ_CLAMP_EN_MASK                 0x1
#define MT6368_PMIC_RG_VMDDR_ULP_IQ_CLAMP_EN_SHIFT                7
#define MT6368_PMIC_RG_VMDDR_ULP_BIASX2_EN_ADDR                   MT6368_VMDDR_ANA_CON1
#define MT6368_PMIC_RG_VMDDR_ULP_BIASX2_EN_MASK                   0x1
#define MT6368_PMIC_RG_VMDDR_ULP_BIASX2_EN_SHIFT                  0
#define MT6368_PMIC_RG_VMDDR_MEASURE_FT_EN_ADDR                   MT6368_VMDDR_ANA_CON1
#define MT6368_PMIC_RG_VMDDR_MEASURE_FT_EN_MASK                   0x1
#define MT6368_PMIC_RG_VMDDR_MEASURE_FT_EN_SHIFT                  1
#define MT6368_PMIC_RGS_VMDDR_OC_STATUS_ADDR                      MT6368_VMDDR_ANA_CON1
#define MT6368_PMIC_RGS_VMDDR_OC_STATUS_MASK                      0x1
#define MT6368_PMIC_RGS_VMDDR_OC_STATUS_SHIFT                     2
#define MT6368_PMIC_RG_VMDDR_NDIS_SEL_ADDR                        MT6368_VMDDR_ANA_CON1
#define MT6368_PMIC_RG_VMDDR_NDIS_SEL_MASK                        0x3
#define MT6368_PMIC_RG_VMDDR_NDIS_SEL_SHIFT                       4
#define MT6368_PMIC_RGS_VMDDR_PG_STATUS_ADDR                      MT6368_VMDDR_ANA_CON1
#define MT6368_PMIC_RGS_VMDDR_PG_STATUS_MASK                      0x1
#define MT6368_PMIC_RGS_VMDDR_PG_STATUS_SHIFT                     6
#define MT6368_PMIC_RG_VRF13_AIF_VOCAL_ADDR                       MT6368_VRF13_AIF_ANA_CON0
#define MT6368_PMIC_RG_VRF13_AIF_VOCAL_MASK                       0xF
#define MT6368_PMIC_RG_VRF13_AIF_VOCAL_SHIFT                      0
#define MT6368_PMIC_RG_VRF13_AIF_VOSEL_ADDR                       MT6368_VRF13_AIF_ANA_CON1
#define MT6368_PMIC_RG_VRF13_AIF_VOSEL_MASK                       0xF
#define MT6368_PMIC_RG_VRF13_AIF_VOSEL_SHIFT                      0
#define MT6368_PMIC_RG_VRF13_AIF_NDIS_EN_ADDR                     MT6368_VRF13_AIF_ANA_CON2
#define MT6368_PMIC_RG_VRF13_AIF_NDIS_EN_MASK                     0x1
#define MT6368_PMIC_RG_VRF13_AIF_NDIS_EN_SHIFT                    0
#define MT6368_PMIC_RG_VRF13_AIF_RSV_1_ADDR                       MT6368_VRF13_AIF_ANA_CON2
#define MT6368_PMIC_RG_VRF13_AIF_RSV_1_MASK                       0x1
#define MT6368_PMIC_RG_VRF13_AIF_RSV_1_SHIFT                      3
#define MT6368_PMIC_RG_VRF13_AIF_OC_LP_EN_ADDR                    MT6368_VRF13_AIF_ANA_CON2
#define MT6368_PMIC_RG_VRF13_AIF_OC_LP_EN_MASK                    0x1
#define MT6368_PMIC_RG_VRF13_AIF_OC_LP_EN_SHIFT                   4
#define MT6368_PMIC_RG_VRF13_AIF_ULP_IQ_CLAMP_EN_ADDR             MT6368_VRF13_AIF_ANA_CON2
#define MT6368_PMIC_RG_VRF13_AIF_ULP_IQ_CLAMP_EN_MASK             0x1
#define MT6368_PMIC_RG_VRF13_AIF_ULP_IQ_CLAMP_EN_SHIFT            5
#define MT6368_PMIC_RG_VRF13_AIF_ULP_BIASX2_EN_ADDR               MT6368_VRF13_AIF_ANA_CON2
#define MT6368_PMIC_RG_VRF13_AIF_ULP_BIASX2_EN_MASK               0x1
#define MT6368_PMIC_RG_VRF13_AIF_ULP_BIASX2_EN_SHIFT              6
#define MT6368_PMIC_RG_VRF13_AIF_MEASURE_FT_EN_ADDR               MT6368_VRF13_AIF_ANA_CON2
#define MT6368_PMIC_RG_VRF13_AIF_MEASURE_FT_EN_MASK               0x1
#define MT6368_PMIC_RG_VRF13_AIF_MEASURE_FT_EN_SHIFT              7
#define MT6368_PMIC_RGS_VRF13_AIF_OC_STATUS_ADDR                  MT6368_VRF13_AIF_ANA_CON3
#define MT6368_PMIC_RGS_VRF13_AIF_OC_STATUS_MASK                  0x1
#define MT6368_PMIC_RGS_VRF13_AIF_OC_STATUS_SHIFT                 0
#define MT6368_PMIC_RG_VRF13_AIF_VOCAL_F_ADDR                     MT6368_VRF13_AIF_ANA_CON3
#define MT6368_PMIC_RG_VRF13_AIF_VOCAL_F_MASK                     0x1
#define MT6368_PMIC_RG_VRF13_AIF_VOCAL_F_SHIFT                    1
#define MT6368_PMIC_RG_VRF13_AIF_NDIS_SEL_ADDR                    MT6368_VRF13_AIF_ANA_CON3
#define MT6368_PMIC_RG_VRF13_AIF_NDIS_SEL_MASK                    0x3
#define MT6368_PMIC_RG_VRF13_AIF_NDIS_SEL_SHIFT                   2
#define MT6368_PMIC_RGS_VRF13_AIF_PG_STATUS_ADDR                  MT6368_VRF13_AIF_ANA_CON3
#define MT6368_PMIC_RGS_VRF13_AIF_PG_STATUS_MASK                  0x1
#define MT6368_PMIC_RGS_VRF13_AIF_PG_STATUS_SHIFT                 4
#define MT6368_PMIC_RG_SLDO14_RSV_ADDR                            MT6368_SLDO14_ANA_CON0
#define MT6368_PMIC_RG_SLDO14_RSV_MASK                            0x3F
#define MT6368_PMIC_RG_SLDO14_RSV_SHIFT                           0
#define MT6368_PMIC_RG_SLDO14_MUX_OUT_PULL_L_EN_ADDR              MT6368_SLDO14_ANA_CON0
#define MT6368_PMIC_RG_SLDO14_MUX_OUT_PULL_L_EN_MASK              0x1
#define MT6368_PMIC_RG_SLDO14_MUX_OUT_PULL_L_EN_SHIFT             6
#define MT6368_PMIC_LDO_ANA1_ELR_LEN_ADDR                         MT6368_LDO_ANA1_ELR_NUM
#define MT6368_PMIC_LDO_ANA1_ELR_LEN_MASK                         0xFF
#define MT6368_PMIC_LDO_ANA1_ELR_LEN_SHIFT                        0
#define MT6368_PMIC_RG_VANT18_VO_F_TRIM_ADDR                      MT6368_VANT18_ELR_0
#define MT6368_PMIC_RG_VANT18_VO_F_TRIM_MASK                      0x1
#define MT6368_PMIC_RG_VANT18_VO_F_TRIM_SHIFT                     0
#define MT6368_PMIC_RG_VANT18_VOTRIM_ADDR                         MT6368_VANT18_ELR_0
#define MT6368_PMIC_RG_VANT18_VOTRIM_MASK                         0xF
#define MT6368_PMIC_RG_VANT18_VOTRIM_SHIFT                        1
#define MT6368_PMIC_RG_VANT18_OC_TRIM_ADDR                        MT6368_VANT18_ELR_0
#define MT6368_PMIC_RG_VANT18_OC_TRIM_MASK                        0x7
#define MT6368_PMIC_RG_VANT18_OC_TRIM_SHIFT                       5
#define MT6368_PMIC_RG_VEFUSE_VO_F_TRIM_ADDR                      MT6368_VANT18_ELR_1
#define MT6368_PMIC_RG_VEFUSE_VO_F_TRIM_MASK                      0x1
#define MT6368_PMIC_RG_VEFUSE_VO_F_TRIM_SHIFT                     0
#define MT6368_PMIC_RG_VEFUSE_VOTRIM_ADDR                         MT6368_VANT18_ELR_1
#define MT6368_PMIC_RG_VEFUSE_VOTRIM_MASK                         0xF
#define MT6368_PMIC_RG_VEFUSE_VOTRIM_SHIFT                        1
#define MT6368_PMIC_RG_VEFUSE_OC_TRIM_ADDR                        MT6368_VANT18_ELR_1
#define MT6368_PMIC_RG_VEFUSE_OC_TRIM_MASK                        0x7
#define MT6368_PMIC_RG_VEFUSE_OC_TRIM_SHIFT                       5
#define MT6368_PMIC_RG_VRF18_AIF_VO_F_TRIM_ADDR                   MT6368_VANT18_ELR_2
#define MT6368_PMIC_RG_VRF18_AIF_VO_F_TRIM_MASK                   0x1
#define MT6368_PMIC_RG_VRF18_AIF_VO_F_TRIM_SHIFT                  0
#define MT6368_PMIC_RG_VRF18_AIF_VOTRIM_ADDR                      MT6368_VANT18_ELR_2
#define MT6368_PMIC_RG_VRF18_AIF_VOTRIM_MASK                      0xF
#define MT6368_PMIC_RG_VRF18_AIF_VOTRIM_SHIFT                     1
#define MT6368_PMIC_RG_VRF18_AIF_OC_TRIM_ADDR                     MT6368_VANT18_ELR_2
#define MT6368_PMIC_RG_VRF18_AIF_OC_TRIM_MASK                     0x7
#define MT6368_PMIC_RG_VRF18_AIF_OC_TRIM_SHIFT                    5
#define MT6368_PMIC_RG_VRF13_AIF_VO_F_TRIM_ADDR                   MT6368_VANT18_ELR_3
#define MT6368_PMIC_RG_VRF13_AIF_VO_F_TRIM_MASK                   0x1
#define MT6368_PMIC_RG_VRF13_AIF_VO_F_TRIM_SHIFT                  0
#define MT6368_PMIC_RG_VRF13_AIF_VOTRIM_ADDR                      MT6368_VANT18_ELR_3
#define MT6368_PMIC_RG_VRF13_AIF_VOTRIM_MASK                      0xF
#define MT6368_PMIC_RG_VRF13_AIF_VOTRIM_SHIFT                     1
#define MT6368_PMIC_RG_VRF13_AIF_OC_TRIM_ADDR                     MT6368_VANT18_ELR_3
#define MT6368_PMIC_RG_VRF13_AIF_OC_TRIM_MASK                     0x7
#define MT6368_PMIC_RG_VRF13_AIF_OC_TRIM_SHIFT                    5
#define MT6368_PMIC_RG_VMDDQ_OC_TRIM_ADDR                         MT6368_VANT18_ELR_4
#define MT6368_PMIC_RG_VMDDQ_OC_TRIM_MASK                         0x7
#define MT6368_PMIC_RG_VMDDQ_OC_TRIM_SHIFT                        0
#define MT6368_PMIC_RG_VMDDR_OC_TRIM_ADDR                         MT6368_VANT18_ELR_4
#define MT6368_PMIC_RG_VMDDR_OC_TRIM_MASK                         0x7
#define MT6368_PMIC_RG_VMDDR_OC_TRIM_SHIFT                        3
#define MT6368_PMIC_AUD_TOP_ANA_ID_ADDR                           MT6368_AUD_TOP_ANA_ID
#define MT6368_PMIC_AUD_TOP_ANA_ID_MASK                           0xFF
#define MT6368_PMIC_AUD_TOP_ANA_ID_SHIFT                          0
#define MT6368_PMIC_AUD_TOP_DIG_ID_ADDR                           MT6368_AUD_TOP_DIG_ID
#define MT6368_PMIC_AUD_TOP_DIG_ID_MASK                           0xFF
#define MT6368_PMIC_AUD_TOP_DIG_ID_SHIFT                          0
#define MT6368_PMIC_AUD_TOP_ANA_MINOR_REV_ADDR                    MT6368_AUD_TOP_ANA_REV
#define MT6368_PMIC_AUD_TOP_ANA_MINOR_REV_MASK                    0xF
#define MT6368_PMIC_AUD_TOP_ANA_MINOR_REV_SHIFT                   0
#define MT6368_PMIC_AUD_TOP_ANA_MAJOR_REV_ADDR                    MT6368_AUD_TOP_ANA_REV
#define MT6368_PMIC_AUD_TOP_ANA_MAJOR_REV_MASK                    0xF
#define MT6368_PMIC_AUD_TOP_ANA_MAJOR_REV_SHIFT                   4
#define MT6368_PMIC_AUD_TOP_DIG_MINOR_REV_ADDR                    MT6368_AUD_TOP_DIG_REV
#define MT6368_PMIC_AUD_TOP_DIG_MINOR_REV_MASK                    0xF
#define MT6368_PMIC_AUD_TOP_DIG_MINOR_REV_SHIFT                   0
#define MT6368_PMIC_AUD_TOP_DIG_MAJOR_REV_ADDR                    MT6368_AUD_TOP_DIG_REV
#define MT6368_PMIC_AUD_TOP_DIG_MAJOR_REV_MASK                    0xF
#define MT6368_PMIC_AUD_TOP_DIG_MAJOR_REV_SHIFT                   4
#define MT6368_PMIC_AUD_TOP_DSN_CBS_ADDR                          MT6368_AUD_TOP_DSN_DBI
#define MT6368_PMIC_AUD_TOP_DSN_CBS_MASK                          0x3
#define MT6368_PMIC_AUD_TOP_DSN_CBS_SHIFT                         0
#define MT6368_PMIC_AUD_TOP_DSN_BIX_ADDR                          MT6368_AUD_TOP_DSN_DBI
#define MT6368_PMIC_AUD_TOP_DSN_BIX_MASK                          0x3
#define MT6368_PMIC_AUD_TOP_DSN_BIX_SHIFT                         2
#define MT6368_PMIC_AUD_TOP_DSN_ESP_ADDR                          MT6368_AUD_TOP_DSN_ESP
#define MT6368_PMIC_AUD_TOP_DSN_ESP_MASK                          0xFF
#define MT6368_PMIC_AUD_TOP_DSN_ESP_SHIFT                         0
#define MT6368_PMIC_AUD_TOP_DSN_FPI_ADDR                          MT6368_AUD_TOP_DSN_FPI
#define MT6368_PMIC_AUD_TOP_DSN_FPI_MASK                          0xFF
#define MT6368_PMIC_AUD_TOP_DSN_FPI_SHIFT                         0
#define MT6368_PMIC_AUD_TOP_DSN_DXI_ADDR                          MT6368_AUD_TOP_DSN_DXI
#define MT6368_PMIC_AUD_TOP_DSN_DXI_MASK                          0xFF
#define MT6368_PMIC_AUD_TOP_DSN_DXI_SHIFT                         0
#define MT6368_PMIC_AUD_TOP_CLK_OFFSET_ADDR                       MT6368_AUD_TOP_CKPDN_TPM0
#define MT6368_PMIC_AUD_TOP_CLK_OFFSET_MASK                       0xFF
#define MT6368_PMIC_AUD_TOP_CLK_OFFSET_SHIFT                      0
#define MT6368_PMIC_AUD_TOP_RST_OFFSET_ADDR                       MT6368_AUD_TOP_CKPDN_TPM1
#define MT6368_PMIC_AUD_TOP_RST_OFFSET_MASK                       0xFF
#define MT6368_PMIC_AUD_TOP_RST_OFFSET_SHIFT                      0
#define MT6368_PMIC_AUD_TOP_INT_OFFSET_ADDR                       MT6368_AUD_TOP_CKPDN_TPM2
#define MT6368_PMIC_AUD_TOP_INT_OFFSET_MASK                       0xFF
#define MT6368_PMIC_AUD_TOP_INT_OFFSET_SHIFT                      0
#define MT6368_PMIC_AUD_TOP_INT_LEN_ADDR                          MT6368_AUD_TOP_CKPDN_TPM3
#define MT6368_PMIC_AUD_TOP_INT_LEN_MASK                          0xFF
#define MT6368_PMIC_AUD_TOP_INT_LEN_SHIFT                         0
#define MT6368_PMIC_RG_ACCDET_CK_PDN_ADDR                         MT6368_AUD_TOP_CKPDN_CON0
#define MT6368_PMIC_RG_ACCDET_CK_PDN_MASK                         0x1
#define MT6368_PMIC_RG_ACCDET_CK_PDN_SHIFT                        0
#define MT6368_PMIC_RG_AUD_CK_PDN_ADDR                            MT6368_AUD_TOP_CKPDN_CON0
#define MT6368_PMIC_RG_AUD_CK_PDN_MASK                            0x1
#define MT6368_PMIC_RG_AUD_CK_PDN_SHIFT                           1
#define MT6368_PMIC_RG_AUDIF_CK_PDN_ADDR                          MT6368_AUD_TOP_CKPDN_CON0
#define MT6368_PMIC_RG_AUDIF_CK_PDN_MASK                          0x1
#define MT6368_PMIC_RG_AUDIF_CK_PDN_SHIFT                         2
#define MT6368_PMIC_RG_ZCD13M_CK_PDN_ADDR                         MT6368_AUD_TOP_CKPDN_CON0
#define MT6368_PMIC_RG_ZCD13M_CK_PDN_MASK                         0x1
#define MT6368_PMIC_RG_ZCD13M_CK_PDN_SHIFT                        5
#define MT6368_PMIC_RG_AUDNCP_CK_PDN_ADDR                         MT6368_AUD_TOP_CKPDN_CON0
#define MT6368_PMIC_RG_AUDNCP_CK_PDN_MASK                         0x1
#define MT6368_PMIC_RG_AUDNCP_CK_PDN_SHIFT                        6
#define MT6368_PMIC_RG_PAD_AUD_CLK_MISO_CK_PDN_ADDR               MT6368_AUD_TOP_CKPDN_CON0
#define MT6368_PMIC_RG_PAD_AUD_CLK_MISO_CK_PDN_MASK               0x1
#define MT6368_PMIC_RG_PAD_AUD_CLK_MISO_CK_PDN_SHIFT              7
#define MT6368_PMIC_RG_AUD_TOP_CKPDN_CON1_SET_ADDR                MT6368_AUD_TOP_CKPDN_CON0_SET
#define MT6368_PMIC_RG_AUD_TOP_CKPDN_CON1_SET_MASK                0x3F
#define MT6368_PMIC_RG_AUD_TOP_CKPDN_CON1_SET_SHIFT               0
#define MT6368_PMIC_RG_AUD_TOP_CKPDN_CON1_CLR_ADDR                MT6368_AUD_TOP_CKPDN_CON0_CLR
#define MT6368_PMIC_RG_AUD_TOP_CKPDN_CON1_CLR_MASK                0x3F
#define MT6368_PMIC_RG_AUD_TOP_CKPDN_CON1_CLR_SHIFT               0
#define MT6368_PMIC_RG_AUD_INTRP_CK_PDN_ADDR                      MT6368_AUD_TOP_CKPDN_CON1
#define MT6368_PMIC_RG_AUD_INTRP_CK_PDN_MASK                      0x1
#define MT6368_PMIC_RG_AUD_INTRP_CK_PDN_SHIFT                     0
#define MT6368_PMIC_RG_VOW32K_CK_PDN_ADDR                         MT6368_AUD_TOP_CKPDN_CON1
#define MT6368_PMIC_RG_VOW32K_CK_PDN_MASK                         0x1
#define MT6368_PMIC_RG_VOW32K_CK_PDN_SHIFT                        4
#define MT6368_PMIC_RG_VOW13M_CK_PDN_ADDR                         MT6368_AUD_TOP_CKPDN_CON1
#define MT6368_PMIC_RG_VOW13M_CK_PDN_MASK                         0x1
#define MT6368_PMIC_RG_VOW13M_CK_PDN_SHIFT                        5
#define MT6368_PMIC_RG_AUD_TOP_CKPDN_CON0_SET_ADDR                MT6368_AUD_TOP_CKPDN_CON1_SET
#define MT6368_PMIC_RG_AUD_TOP_CKPDN_CON0_SET_MASK                0xFF
#define MT6368_PMIC_RG_AUD_TOP_CKPDN_CON0_SET_SHIFT               0
#define MT6368_PMIC_RG_AUD_TOP_CKPDN_CON0_CLR_ADDR                MT6368_AUD_TOP_CKPDN_CON1_CLR
#define MT6368_PMIC_RG_AUD_TOP_CKPDN_CON0_CLR_MASK                0xFF
#define MT6368_PMIC_RG_AUD_TOP_CKPDN_CON0_CLR_SHIFT               0
#define MT6368_PMIC_RG_AUD_CK_CKSEL_ADDR                          MT6368_AUD_TOP_CKSEL_CON0
#define MT6368_PMIC_RG_AUD_CK_CKSEL_MASK                          0x1
#define MT6368_PMIC_RG_AUD_CK_CKSEL_SHIFT                         2
#define MT6368_PMIC_RG_AUDIF_CK_CKSEL_ADDR                        MT6368_AUD_TOP_CKSEL_CON0
#define MT6368_PMIC_RG_AUDIF_CK_CKSEL_MASK                        0x1
#define MT6368_PMIC_RG_AUDIF_CK_CKSEL_SHIFT                       3
#define MT6368_PMIC_RG_AUD_TOP_CKSEL_CON0_SET_ADDR                MT6368_AUD_TOP_CKSEL_CON0_SET
#define MT6368_PMIC_RG_AUD_TOP_CKSEL_CON0_SET_MASK                0xF
#define MT6368_PMIC_RG_AUD_TOP_CKSEL_CON0_SET_SHIFT               0
#define MT6368_PMIC_RG_AUD_TOP_CKSEL_CON0_CLR_ADDR                MT6368_AUD_TOP_CKSEL_CON0_CLR
#define MT6368_PMIC_RG_AUD_TOP_CKSEL_CON0_CLR_MASK                0xF
#define MT6368_PMIC_RG_AUD_TOP_CKSEL_CON0_CLR_SHIFT               0
#define MT6368_PMIC_RG_AUD26M_CK_TST_DIS_ADDR                     MT6368_AUD_TOP_CKTST_CON0
#define MT6368_PMIC_RG_AUD26M_CK_TST_DIS_MASK                     0x1
#define MT6368_PMIC_RG_AUD26M_CK_TST_DIS_SHIFT                    0
#define MT6368_PMIC_RG_RTC32K_CK_TSTSEL_ADDR                      MT6368_AUD_TOP_CKTST_CON0
#define MT6368_PMIC_RG_RTC32K_CK_TSTSEL_MASK                      0x1
#define MT6368_PMIC_RG_RTC32K_CK_TSTSEL_SHIFT                     1
#define MT6368_PMIC_RG_AUD_CK_TSTSEL_ADDR                         MT6368_AUD_TOP_CKTST_CON0
#define MT6368_PMIC_RG_AUD_CK_TSTSEL_MASK                         0x1
#define MT6368_PMIC_RG_AUD_CK_TSTSEL_SHIFT                        2
#define MT6368_PMIC_RG_AUDIF_CK_TSTSEL_ADDR                       MT6368_AUD_TOP_CKTST_CON0
#define MT6368_PMIC_RG_AUDIF_CK_TSTSEL_MASK                       0x1
#define MT6368_PMIC_RG_AUDIF_CK_TSTSEL_SHIFT                      3
#define MT6368_PMIC_RG_AUD26M_CK_TSTSEL_ADDR                      MT6368_AUD_TOP_CKTST_CON0
#define MT6368_PMIC_RG_AUD26M_CK_TSTSEL_MASK                      0x1
#define MT6368_PMIC_RG_AUD26M_CK_TSTSEL_SHIFT                     4
#define MT6368_PMIC_RG_VOW13M_CK_TST_DIS_ADDR                     MT6368_AUD_TOP_CKTST_CON0
#define MT6368_PMIC_RG_VOW13M_CK_TST_DIS_MASK                     0x1
#define MT6368_PMIC_RG_VOW13M_CK_TST_DIS_SHIFT                    5
#define MT6368_PMIC_RG_VOW13M_CK_TSTSEL_ADDR                      MT6368_AUD_TOP_CKTST_CON0
#define MT6368_PMIC_RG_VOW13M_CK_TSTSEL_MASK                      0x1
#define MT6368_PMIC_RG_VOW13M_CK_TSTSEL_SHIFT                     6
#define MT6368_PMIC_RG_AUD_INTRP_CK_PDN_HWEN_ADDR                 MT6368_AUD_TOP_CLK_HWEN_CON0
#define MT6368_PMIC_RG_AUD_INTRP_CK_PDN_HWEN_MASK                 0x1
#define MT6368_PMIC_RG_AUD_INTRP_CK_PDN_HWEN_SHIFT                0
#define MT6368_PMIC_RG_AUD_INTRP_CK_PND_HWEN_CON0_SET_ADDR        MT6368_AUD_TOP_CLK_HWEN_CON0_SET
#define MT6368_PMIC_RG_AUD_INTRP_CK_PND_HWEN_CON0_SET_MASK        0xFF
#define MT6368_PMIC_RG_AUD_INTRP_CK_PND_HWEN_CON0_SET_SHIFT       0
#define MT6368_PMIC_RG_AUD_INTRP_CLK_PDN_HWEN_CON0_CLR_ADDR       MT6368_AUD_TOP_CLK_HWEN_CON0_CLR
#define MT6368_PMIC_RG_AUD_INTRP_CLK_PDN_HWEN_CON0_CLR_MASK       0xFF
#define MT6368_PMIC_RG_AUD_INTRP_CLK_PDN_HWEN_CON0_CLR_SHIFT      0
#define MT6368_PMIC_RG_AUDIO_RST_ADDR                             MT6368_AUD_TOP_RST_CON0
#define MT6368_PMIC_RG_AUDIO_RST_MASK                             0x1
#define MT6368_PMIC_RG_AUDIO_RST_SHIFT                            0
#define MT6368_PMIC_RG_ACCDET_RST_ADDR                            MT6368_AUD_TOP_RST_CON0
#define MT6368_PMIC_RG_ACCDET_RST_MASK                            0x1
#define MT6368_PMIC_RG_ACCDET_RST_SHIFT                           1
#define MT6368_PMIC_RG_ZCD_RST_ADDR                               MT6368_AUD_TOP_RST_CON0
#define MT6368_PMIC_RG_ZCD_RST_MASK                               0x1
#define MT6368_PMIC_RG_ZCD_RST_SHIFT                              2
#define MT6368_PMIC_RG_AUDNCP_RST_ADDR                            MT6368_AUD_TOP_RST_CON0
#define MT6368_PMIC_RG_AUDNCP_RST_MASK                            0x1
#define MT6368_PMIC_RG_AUDNCP_RST_SHIFT                           3
#define MT6368_PMIC_RG_AUD_TOP_RST_CON0_SET_ADDR                  MT6368_AUD_TOP_RST_CON0_SET
#define MT6368_PMIC_RG_AUD_TOP_RST_CON0_SET_MASK                  0xF
#define MT6368_PMIC_RG_AUD_TOP_RST_CON0_SET_SHIFT                 0
#define MT6368_PMIC_RG_AUD_TOP_RST_CON0_CLR_ADDR                  MT6368_AUD_TOP_RST_CON0_CLR
#define MT6368_PMIC_RG_AUD_TOP_RST_CON0_CLR_MASK                  0xF
#define MT6368_PMIC_RG_AUD_TOP_RST_CON0_CLR_SHIFT                 0
#define MT6368_PMIC_BANK_ACCDET_SWRST_ADDR                        MT6368_AUD_TOP_RST_BANK_CON0
#define MT6368_PMIC_BANK_ACCDET_SWRST_MASK                        0x1
#define MT6368_PMIC_BANK_ACCDET_SWRST_SHIFT                       0
#define MT6368_PMIC_BANK_AUDIO_SWRST_ADDR                         MT6368_AUD_TOP_RST_BANK_CON0
#define MT6368_PMIC_BANK_AUDIO_SWRST_MASK                         0x1
#define MT6368_PMIC_BANK_AUDIO_SWRST_SHIFT                        1
#define MT6368_PMIC_BANK_AUDZCD_SWRST_ADDR                        MT6368_AUD_TOP_RST_BANK_CON0
#define MT6368_PMIC_BANK_AUDZCD_SWRST_MASK                        0x1
#define MT6368_PMIC_BANK_AUDZCD_SWRST_SHIFT                       2
#define MT6368_PMIC_RG_INT_EN_AUDIO_ADDR                          MT6368_AUD_TOP_INT_CON0
#define MT6368_PMIC_RG_INT_EN_AUDIO_MASK                          0x1
#define MT6368_PMIC_RG_INT_EN_AUDIO_SHIFT                         0
#define MT6368_PMIC_RG_INT_EN_ACCDET_ADDR                         MT6368_AUD_TOP_INT_CON0
#define MT6368_PMIC_RG_INT_EN_ACCDET_MASK                         0x1
#define MT6368_PMIC_RG_INT_EN_ACCDET_SHIFT                        1
#define MT6368_PMIC_RG_INT_EN_ACCDET_EINT0_ADDR                   MT6368_AUD_TOP_INT_CON0
#define MT6368_PMIC_RG_INT_EN_ACCDET_EINT0_MASK                   0x1
#define MT6368_PMIC_RG_INT_EN_ACCDET_EINT0_SHIFT                  2
#define MT6368_PMIC_RG_INT_EN_ACCDET_EINT1_ADDR                   MT6368_AUD_TOP_INT_CON0
#define MT6368_PMIC_RG_INT_EN_ACCDET_EINT1_MASK                   0x1
#define MT6368_PMIC_RG_INT_EN_ACCDET_EINT1_SHIFT                  3
#define MT6368_PMIC_RG_AUD_INT_CON0_SET_ADDR                      MT6368_AUD_TOP_INT_CON0_SET
#define MT6368_PMIC_RG_AUD_INT_CON0_SET_MASK                      0xFF
#define MT6368_PMIC_RG_AUD_INT_CON0_SET_SHIFT                     0
#define MT6368_PMIC_RG_AUD_INT_CON0_CLR_ADDR                      MT6368_AUD_TOP_INT_CON0_CLR
#define MT6368_PMIC_RG_AUD_INT_CON0_CLR_MASK                      0xFF
#define MT6368_PMIC_RG_AUD_INT_CON0_CLR_SHIFT                     0
#define MT6368_PMIC_RG_INT_MASK_AUDIO_ADDR                        MT6368_AUD_TOP_INT_MASK_CON0
#define MT6368_PMIC_RG_INT_MASK_AUDIO_MASK                        0x1
#define MT6368_PMIC_RG_INT_MASK_AUDIO_SHIFT                       0
#define MT6368_PMIC_RG_INT_MASK_ACCDET_ADDR                       MT6368_AUD_TOP_INT_MASK_CON0
#define MT6368_PMIC_RG_INT_MASK_ACCDET_MASK                       0x1
#define MT6368_PMIC_RG_INT_MASK_ACCDET_SHIFT                      1
#define MT6368_PMIC_RG_INT_MASK_ACCDET_EINT0_ADDR                 MT6368_AUD_TOP_INT_MASK_CON0
#define MT6368_PMIC_RG_INT_MASK_ACCDET_EINT0_MASK                 0x1
#define MT6368_PMIC_RG_INT_MASK_ACCDET_EINT0_SHIFT                2
#define MT6368_PMIC_RG_INT_MASK_ACCDET_EINT1_ADDR                 MT6368_AUD_TOP_INT_MASK_CON0
#define MT6368_PMIC_RG_INT_MASK_ACCDET_EINT1_MASK                 0x1
#define MT6368_PMIC_RG_INT_MASK_ACCDET_EINT1_SHIFT                3
#define MT6368_PMIC_RG_AUD_INT_MASK_CON0_SET_ADDR                 MT6368_AUD_TOP_INT_MASK_CON0_SET
#define MT6368_PMIC_RG_AUD_INT_MASK_CON0_SET_MASK                 0xFF
#define MT6368_PMIC_RG_AUD_INT_MASK_CON0_SET_SHIFT                0
#define MT6368_PMIC_RG_AUD_INT_MASK_CON0_CLR_ADDR                 MT6368_AUD_TOP_INT_MASK_CON0_CLR
#define MT6368_PMIC_RG_AUD_INT_MASK_CON0_CLR_MASK                 0xFF
#define MT6368_PMIC_RG_AUD_INT_MASK_CON0_CLR_SHIFT                0
#define MT6368_PMIC_RG_INT_STATUS_AUDIO_ADDR                      MT6368_AUD_TOP_INT_STATUS0
#define MT6368_PMIC_RG_INT_STATUS_AUDIO_MASK                      0x1
#define MT6368_PMIC_RG_INT_STATUS_AUDIO_SHIFT                     0
#define MT6368_PMIC_RG_INT_STATUS_ACCDET_ADDR                     MT6368_AUD_TOP_INT_STATUS0
#define MT6368_PMIC_RG_INT_STATUS_ACCDET_MASK                     0x1
#define MT6368_PMIC_RG_INT_STATUS_ACCDET_SHIFT                    1
#define MT6368_PMIC_RG_INT_STATUS_ACCDET_EINT0_ADDR               MT6368_AUD_TOP_INT_STATUS0
#define MT6368_PMIC_RG_INT_STATUS_ACCDET_EINT0_MASK               0x1
#define MT6368_PMIC_RG_INT_STATUS_ACCDET_EINT0_SHIFT              2
#define MT6368_PMIC_RG_INT_STATUS_ACCDET_EINT1_ADDR               MT6368_AUD_TOP_INT_STATUS0
#define MT6368_PMIC_RG_INT_STATUS_ACCDET_EINT1_MASK               0x1
#define MT6368_PMIC_RG_INT_STATUS_ACCDET_EINT1_SHIFT              3
#define MT6368_PMIC_RG_INT_RAW_STATUS_AUDIO_ADDR                  MT6368_AUD_TOP_INT_RAW_STATUS0
#define MT6368_PMIC_RG_INT_RAW_STATUS_AUDIO_MASK                  0x1
#define MT6368_PMIC_RG_INT_RAW_STATUS_AUDIO_SHIFT                 0
#define MT6368_PMIC_RG_INT_RAW_STATUS_ACCDET_ADDR                 MT6368_AUD_TOP_INT_RAW_STATUS0
#define MT6368_PMIC_RG_INT_RAW_STATUS_ACCDET_MASK                 0x1
#define MT6368_PMIC_RG_INT_RAW_STATUS_ACCDET_SHIFT                1
#define MT6368_PMIC_RG_INT_RAW_STATUS_ACCDET_EINT0_ADDR           MT6368_AUD_TOP_INT_RAW_STATUS0
#define MT6368_PMIC_RG_INT_RAW_STATUS_ACCDET_EINT0_MASK           0x1
#define MT6368_PMIC_RG_INT_RAW_STATUS_ACCDET_EINT0_SHIFT          2
#define MT6368_PMIC_RG_INT_RAW_STATUS_ACCDET_EINT1_ADDR           MT6368_AUD_TOP_INT_RAW_STATUS0
#define MT6368_PMIC_RG_INT_RAW_STATUS_ACCDET_EINT1_MASK           0x1
#define MT6368_PMIC_RG_INT_RAW_STATUS_ACCDET_EINT1_SHIFT          3
#define MT6368_PMIC_RG_AUD_TOP_INT_POLARITY_ADDR                  MT6368_AUD_TOP_INT_MISC_CON0
#define MT6368_PMIC_RG_AUD_TOP_INT_POLARITY_MASK                  0x1
#define MT6368_PMIC_RG_AUD_TOP_INT_POLARITY_SHIFT                 0
#define MT6368_PMIC_RG_AUD_TOP_MON_SEL_ADDR                       MT6368_AUD_TOP_MON_CON0
#define MT6368_PMIC_RG_AUD_TOP_MON_SEL_MASK                       0x7
#define MT6368_PMIC_RG_AUD_TOP_MON_SEL_SHIFT                      0
#define MT6368_PMIC_RG_AUD_CLK_INT_MON_FLAG_EN_ADDR               MT6368_AUD_TOP_MON_CON0
#define MT6368_PMIC_RG_AUD_CLK_INT_MON_FLAG_EN_MASK               0x1
#define MT6368_PMIC_RG_AUD_CLK_INT_MON_FLAG_EN_SHIFT              3
#define MT6368_PMIC_RG_AUD_CLK_INT_MON_FLAG_SEL_ADDR              MT6368_AUD_TOP_MON_CON1
#define MT6368_PMIC_RG_AUD_CLK_INT_MON_FLAG_SEL_MASK              0xFF
#define MT6368_PMIC_RG_AUD_CLK_INT_MON_FLAG_SEL_SHIFT             0
#define MT6368_PMIC_AUDIO_DIG_1_ANA_ID_ADDR                       MT6368_AUDIO_DIG_1_ANA_ID
#define MT6368_PMIC_AUDIO_DIG_1_ANA_ID_MASK                       0xFF
#define MT6368_PMIC_AUDIO_DIG_1_ANA_ID_SHIFT                      0
#define MT6368_PMIC_AUDIO_DIG_1_DIG_ID_ADDR                       MT6368_AUDIO_DIG_1_DIG_ID
#define MT6368_PMIC_AUDIO_DIG_1_DIG_ID_MASK                       0xFF
#define MT6368_PMIC_AUDIO_DIG_1_DIG_ID_SHIFT                      0
#define MT6368_PMIC_AUDIO_DIG_1_ANA_MINOR_REV_ADDR                MT6368_AUDIO_DIG_1_ANA_REV
#define MT6368_PMIC_AUDIO_DIG_1_ANA_MINOR_REV_MASK                0xF
#define MT6368_PMIC_AUDIO_DIG_1_ANA_MINOR_REV_SHIFT               0
#define MT6368_PMIC_AUDIO_DIG_1_ANA_MAJOR_REV_ADDR                MT6368_AUDIO_DIG_1_ANA_REV
#define MT6368_PMIC_AUDIO_DIG_1_ANA_MAJOR_REV_MASK                0xF
#define MT6368_PMIC_AUDIO_DIG_1_ANA_MAJOR_REV_SHIFT               4
#define MT6368_PMIC_AUDIO_DIG_1_DIG_MINOR_REV_ADDR                MT6368_AUDIO_DIG_1_DIG_REV
#define MT6368_PMIC_AUDIO_DIG_1_DIG_MINOR_REV_MASK                0xF
#define MT6368_PMIC_AUDIO_DIG_1_DIG_MINOR_REV_SHIFT               0
#define MT6368_PMIC_AUDIO_DIG_1_DIG_MAJOR_REV_ADDR                MT6368_AUDIO_DIG_1_DIG_REV
#define MT6368_PMIC_AUDIO_DIG_1_DIG_MAJOR_REV_MASK                0xF
#define MT6368_PMIC_AUDIO_DIG_1_DIG_MAJOR_REV_SHIFT               4
#define MT6368_PMIC_AUDIO_DIG_1_DSN_CBS_ADDR                      MT6368_AUDIO_DIG_1_DSN_DBI
#define MT6368_PMIC_AUDIO_DIG_1_DSN_CBS_MASK                      0x3
#define MT6368_PMIC_AUDIO_DIG_1_DSN_CBS_SHIFT                     0
#define MT6368_PMIC_AUDIO_DIG_1_DSN_BIX_ADDR                      MT6368_AUDIO_DIG_1_DSN_DBI
#define MT6368_PMIC_AUDIO_DIG_1_DSN_BIX_MASK                      0x3
#define MT6368_PMIC_AUDIO_DIG_1_DSN_BIX_SHIFT                     2
#define MT6368_PMIC_AUDIO_DIG_1_DSN_ESP_ADDR                      MT6368_AUDIO_DIG_1_DSN_ESP
#define MT6368_PMIC_AUDIO_DIG_1_DSN_ESP_MASK                      0xFF
#define MT6368_PMIC_AUDIO_DIG_1_DSN_ESP_SHIFT                     0
#define MT6368_PMIC_AUDIO_DIG_1_DSN_FPI_ADDR                      MT6368_AUDIO_DIG_1_DSN_FPI
#define MT6368_PMIC_AUDIO_DIG_1_DSN_FPI_MASK                      0xFF
#define MT6368_PMIC_AUDIO_DIG_1_DSN_FPI_SHIFT                     0
#define MT6368_PMIC_AUDIO_DIG_1_DSN_DXI_ADDR                      MT6368_AUDIO_DIG_1_DSN_DXI
#define MT6368_PMIC_AUDIO_DIG_1_DSN_DXI_MASK                      0xFF
#define MT6368_PMIC_AUDIO_DIG_1_DSN_DXI_SHIFT                     0
#define MT6368_PMIC_AFE_ON_ADDR                                   MT6368_AFE_UL_DL_CON0
#define MT6368_PMIC_AFE_ON_MASK                                   0x1
#define MT6368_PMIC_AFE_ON_SHIFT                                  0
#define MT6368_PMIC_DL_LR_SWAP_ADDR                               MT6368_AFE_UL_DL_CON0
#define MT6368_PMIC_DL_LR_SWAP_MASK                               0x1
#define MT6368_PMIC_DL_LR_SWAP_SHIFT                              6
#define MT6368_PMIC_UL_LR_SWAP_ADDR                               MT6368_AFE_UL_DL_CON0
#define MT6368_PMIC_UL_LR_SWAP_MASK                               0x1
#define MT6368_PMIC_UL_LR_SWAP_SHIFT                              7
#define MT6368_PMIC_DL_2_SRC_ON_TMP_CTL_PRE_ADDR                  MT6368_AFE_DL_SRC2_CON0
#define MT6368_PMIC_DL_2_SRC_ON_TMP_CTL_PRE_MASK                  0x1
#define MT6368_PMIC_DL_2_SRC_ON_TMP_CTL_PRE_SHIFT                 0
#define MT6368_PMIC_C_DIGMIC_PHASE_SEL_CH2_CTL_ADDR               MT6368_AFE_UL_SRC_CON0
#define MT6368_PMIC_C_DIGMIC_PHASE_SEL_CH2_CTL_MASK               0x7
#define MT6368_PMIC_C_DIGMIC_PHASE_SEL_CH2_CTL_SHIFT              0
#define MT6368_PMIC_C_DIGMIC_PHASE_SEL_CH1_CTL_ADDR               MT6368_AFE_UL_SRC_CON0
#define MT6368_PMIC_C_DIGMIC_PHASE_SEL_CH1_CTL_MASK               0x7
#define MT6368_PMIC_C_DIGMIC_PHASE_SEL_CH1_CTL_SHIFT              4
#define MT6368_PMIC_C_TWO_DIGITAL_MIC_CTL_ADDR                    MT6368_AFE_UL_SRC_CON0
#define MT6368_PMIC_C_TWO_DIGITAL_MIC_CTL_MASK                    0x1
#define MT6368_PMIC_C_TWO_DIGITAL_MIC_CTL_SHIFT                   7
#define MT6368_PMIC_UL_SRC_ON_TMP_CTL_ADDR                        MT6368_AFE_UL_SRC_CON1
#define MT6368_PMIC_UL_SRC_ON_TMP_CTL_MASK                        0x1
#define MT6368_PMIC_UL_SRC_ON_TMP_CTL_SHIFT                       0
#define MT6368_PMIC_UL_SDM_3_LEVEL_CTL_ADDR                       MT6368_AFE_UL_SRC_CON1
#define MT6368_PMIC_UL_SDM_3_LEVEL_CTL_MASK                       0x1
#define MT6368_PMIC_UL_SDM_3_LEVEL_CTL_SHIFT                      1
#define MT6368_PMIC_UL_LOOP_BACK_MODE_CTL_ADDR                    MT6368_AFE_UL_SRC_CON1
#define MT6368_PMIC_UL_LOOP_BACK_MODE_CTL_MASK                    0x1
#define MT6368_PMIC_UL_LOOP_BACK_MODE_CTL_SHIFT                   2
#define MT6368_PMIC_DIGMIC_3P25M_1P625M_SEL_CTL_ADDR              MT6368_AFE_UL_SRC_CON1
#define MT6368_PMIC_DIGMIC_3P25M_1P625M_SEL_CTL_MASK              0x1
#define MT6368_PMIC_DIGMIC_3P25M_1P625M_SEL_CTL_SHIFT             4
#define MT6368_PMIC_DIGMIC_4P33M_SEL_CTL_ADDR                     MT6368_AFE_UL_SRC_CON1
#define MT6368_PMIC_DIGMIC_4P33M_SEL_CTL_MASK                     0x1
#define MT6368_PMIC_DIGMIC_4P33M_SEL_CTL_SHIFT                    5
#define MT6368_PMIC_DMIC_LOW_POWER_MODE_CTL_ADDR                  MT6368_AFE_UL_SRC_CON1
#define MT6368_PMIC_DMIC_LOW_POWER_MODE_CTL_MASK                  0x3
#define MT6368_PMIC_DMIC_LOW_POWER_MODE_CTL_SHIFT                 6
#define MT6368_PMIC_ADDA6_C_DIGMIC_PHASE_SEL_CH2_CTL_ADDR         MT6368_AFE_ADDA6_L_SRC_CON0
#define MT6368_PMIC_ADDA6_C_DIGMIC_PHASE_SEL_CH2_CTL_MASK         0x7
#define MT6368_PMIC_ADDA6_C_DIGMIC_PHASE_SEL_CH2_CTL_SHIFT        0
#define MT6368_PMIC_ADDA6_C_DIGMIC_PHASE_SEL_CH1_CTL_ADDR         MT6368_AFE_ADDA6_L_SRC_CON0
#define MT6368_PMIC_ADDA6_C_DIGMIC_PHASE_SEL_CH1_CTL_MASK         0x7
#define MT6368_PMIC_ADDA6_C_DIGMIC_PHASE_SEL_CH1_CTL_SHIFT        4
#define MT6368_PMIC_ADDA6_C_TWO_DIGITAL_MIC_CTL_ADDR              MT6368_AFE_ADDA6_L_SRC_CON0
#define MT6368_PMIC_ADDA6_C_TWO_DIGITAL_MIC_CTL_MASK              0x1
#define MT6368_PMIC_ADDA6_C_TWO_DIGITAL_MIC_CTL_SHIFT             7
#define MT6368_PMIC_ADDA6_UL_SRC_ON_TMP_CTL_ADDR                  MT6368_AFE_ADDA6_UL_SRC_CON1
#define MT6368_PMIC_ADDA6_UL_SRC_ON_TMP_CTL_MASK                  0x1
#define MT6368_PMIC_ADDA6_UL_SRC_ON_TMP_CTL_SHIFT                 0
#define MT6368_PMIC_ADDA6_UL_SDM_3_LEVEL_CTL_ADDR                 MT6368_AFE_ADDA6_UL_SRC_CON1
#define MT6368_PMIC_ADDA6_UL_SDM_3_LEVEL_CTL_MASK                 0x1
#define MT6368_PMIC_ADDA6_UL_SDM_3_LEVEL_CTL_SHIFT                1
#define MT6368_PMIC_ADDA6_UL_LOOP_BACK_MODE_CTL_ADDR              MT6368_AFE_ADDA6_UL_SRC_CON1
#define MT6368_PMIC_ADDA6_UL_LOOP_BACK_MODE_CTL_MASK              0x1
#define MT6368_PMIC_ADDA6_UL_LOOP_BACK_MODE_CTL_SHIFT             2
#define MT6368_PMIC_ADDA6_DIGMIC_3P25M_1P625M_SEL_CTL_ADDR        MT6368_AFE_ADDA6_UL_SRC_CON1
#define MT6368_PMIC_ADDA6_DIGMIC_3P25M_1P625M_SEL_CTL_MASK        0x1
#define MT6368_PMIC_ADDA6_DIGMIC_3P25M_1P625M_SEL_CTL_SHIFT       4
#define MT6368_PMIC_ADDA6_DIGMIC_4P33M_SEL_CTL_ADDR               MT6368_AFE_ADDA6_UL_SRC_CON1
#define MT6368_PMIC_ADDA6_DIGMIC_4P33M_SEL_CTL_MASK               0x1
#define MT6368_PMIC_ADDA6_DIGMIC_4P33M_SEL_CTL_SHIFT              5
#define MT6368_PMIC_ADDA6_DMIC_LOW_POWER_MODE_CTL_ADDR            MT6368_AFE_ADDA6_UL_SRC_CON1
#define MT6368_PMIC_ADDA6_DMIC_LOW_POWER_MODE_CTL_MASK            0x3
#define MT6368_PMIC_ADDA6_DMIC_LOW_POWER_MODE_CTL_SHIFT           6
#define MT6368_PMIC_DL_SINE_ON_ADDR                               MT6368_AFE_TOP_CON0
#define MT6368_PMIC_DL_SINE_ON_MASK                               0x1
#define MT6368_PMIC_DL_SINE_ON_SHIFT                              0
#define MT6368_PMIC_UL_SINE_ON_ADDR                               MT6368_AFE_TOP_CON0
#define MT6368_PMIC_UL_SINE_ON_MASK                               0x1
#define MT6368_PMIC_UL_SINE_ON_SHIFT                              1
#define MT6368_PMIC_MTKAIF_SINE_ON_ADDR                           MT6368_AFE_TOP_CON0
#define MT6368_PMIC_MTKAIF_SINE_ON_MASK                           0x1
#define MT6368_PMIC_MTKAIF_SINE_ON_SHIFT                          2
#define MT6368_PMIC_ADDA6_UL_SINE_ON_ADDR                         MT6368_AFE_TOP_CON0
#define MT6368_PMIC_ADDA6_UL_SINE_ON_MASK                         0x1
#define MT6368_PMIC_ADDA6_UL_SINE_ON_SHIFT                        3
#define MT6368_PMIC_ADDA6_MTKAIF_SINE_ON_ADDR                     MT6368_AFE_TOP_CON0
#define MT6368_PMIC_ADDA6_MTKAIF_SINE_ON_MASK                     0x1
#define MT6368_PMIC_ADDA6_MTKAIF_SINE_ON_SHIFT                    4
#define MT6368_PMIC_PDN_AFE_DL_PREDIST_CTL_ADDR                   MT6368_AUDIO_TOP_CON0
#define MT6368_PMIC_PDN_AFE_DL_PREDIST_CTL_MASK                   0x1
#define MT6368_PMIC_PDN_AFE_DL_PREDIST_CTL_SHIFT                  0
#define MT6368_PMIC_PDN_AFE_TESTMODEL_CTL_ADDR                    MT6368_AUDIO_TOP_CON0
#define MT6368_PMIC_PDN_AFE_TESTMODEL_CTL_MASK                    0x1
#define MT6368_PMIC_PDN_AFE_TESTMODEL_CTL_SHIFT                   1
#define MT6368_PMIC_PWR_CLK_DIS_CTL_ADDR                          MT6368_AUDIO_TOP_CON0
#define MT6368_PMIC_PWR_CLK_DIS_CTL_MASK                          0x1
#define MT6368_PMIC_PWR_CLK_DIS_CTL_SHIFT                         2
#define MT6368_PMIC_PDN_ADDA6_ADC_CTL_ADDR                        MT6368_AUDIO_TOP_CON0
#define MT6368_PMIC_PDN_ADDA6_ADC_CTL_MASK                        0x1
#define MT6368_PMIC_PDN_ADDA6_ADC_CTL_SHIFT                       4
#define MT6368_PMIC_PDN_ADC_CTL_ADDR                              MT6368_AUDIO_TOP_CON0
#define MT6368_PMIC_PDN_ADC_CTL_MASK                              0x1
#define MT6368_PMIC_PDN_ADC_CTL_SHIFT                             5
#define MT6368_PMIC_PDN_DAC_CTL_ADDR                              MT6368_AUDIO_TOP_CON0
#define MT6368_PMIC_PDN_DAC_CTL_MASK                              0x1
#define MT6368_PMIC_PDN_DAC_CTL_SHIFT                             6
#define MT6368_PMIC_PDN_AFE_CTL_ADDR                              MT6368_AUDIO_TOP_CON0
#define MT6368_PMIC_PDN_AFE_CTL_MASK                              0x1
#define MT6368_PMIC_PDN_AFE_CTL_SHIFT                             7
#define MT6368_PMIC_AFE_MON_SEL_ADDR                              MT6368_AFE_MON_DEBUG0
#define MT6368_PMIC_AFE_MON_SEL_MASK                              0xFF
#define MT6368_PMIC_AFE_MON_SEL_SHIFT                             0
#define MT6368_PMIC_AUDIO_SYS_TOP_MON_SEL_ADDR                    MT6368_AFE_MON_DEBUG1
#define MT6368_PMIC_AUDIO_SYS_TOP_MON_SEL_MASK                    0x1F
#define MT6368_PMIC_AUDIO_SYS_TOP_MON_SEL_SHIFT                   0
#define MT6368_PMIC_AUDIO_SYS_TOP_MON_SWAP_ADDR                   MT6368_AFE_MON_DEBUG1
#define MT6368_PMIC_AUDIO_SYS_TOP_MON_SWAP_MASK                   0x3
#define MT6368_PMIC_AUDIO_SYS_TOP_MON_SWAP_SHIFT                  6
#define MT6368_PMIC_CCI_SCRAMBLER_EN_ADDR                         MT6368_AFUNC_AUD_CON0
#define MT6368_PMIC_CCI_SCRAMBLER_EN_MASK                         0x1
#define MT6368_PMIC_CCI_SCRAMBLER_EN_SHIFT                        0
#define MT6368_PMIC_CCI_AUD_SDM_7BIT_SEL_ADDR                     MT6368_AFUNC_AUD_CON0
#define MT6368_PMIC_CCI_AUD_SDM_7BIT_SEL_MASK                     0x1
#define MT6368_PMIC_CCI_AUD_SDM_7BIT_SEL_SHIFT                    1
#define MT6368_PMIC_CCI_AUD_SDM_MUTER_ADDR                        MT6368_AFUNC_AUD_CON0
#define MT6368_PMIC_CCI_AUD_SDM_MUTER_MASK                        0x1
#define MT6368_PMIC_CCI_AUD_SDM_MUTER_SHIFT                       2
#define MT6368_PMIC_CCI_AUD_SDM_MUTEL_ADDR                        MT6368_AFUNC_AUD_CON0
#define MT6368_PMIC_CCI_AUD_SDM_MUTEL_MASK                        0x1
#define MT6368_PMIC_CCI_AUD_SDM_MUTEL_SHIFT                       3
#define MT6368_PMIC_CCI_AUD_SPLIT_TEST_EN_ADDR                    MT6368_AFUNC_AUD_CON0
#define MT6368_PMIC_CCI_AUD_SPLIT_TEST_EN_MASK                    0x1
#define MT6368_PMIC_CCI_AUD_SPLIT_TEST_EN_SHIFT                   4
#define MT6368_PMIC_CCI_ZERO_PAD_DISABLE_ADDR                     MT6368_AFUNC_AUD_CON0
#define MT6368_PMIC_CCI_ZERO_PAD_DISABLE_MASK                     0x1
#define MT6368_PMIC_CCI_ZERO_PAD_DISABLE_SHIFT                    5
#define MT6368_PMIC_CCI_AUD_IDAC_TEST_EN_ADDR                     MT6368_AFUNC_AUD_CON0
#define MT6368_PMIC_CCI_AUD_IDAC_TEST_EN_MASK                     0x1
#define MT6368_PMIC_CCI_AUD_IDAC_TEST_EN_SHIFT                    6
#define MT6368_PMIC_CCI_SPLT_SCRMB_ON_ADDR                        MT6368_AFUNC_AUD_CON0
#define MT6368_PMIC_CCI_SPLT_SCRMB_ON_MASK                        0x1
#define MT6368_PMIC_CCI_SPLT_SCRMB_ON_SHIFT                       7
#define MT6368_PMIC_CCI_SPLT_SCRMB_CLK_ON_ADDR                    MT6368_AFUNC_AUD_CON1
#define MT6368_PMIC_CCI_SPLT_SCRMB_CLK_ON_MASK                    0x1
#define MT6368_PMIC_CCI_SPLT_SCRMB_CLK_ON_SHIFT                   0
#define MT6368_PMIC_CCI_RAND_EN_ADDR                              MT6368_AFUNC_AUD_CON1
#define MT6368_PMIC_CCI_RAND_EN_MASK                              0x1
#define MT6368_PMIC_CCI_RAND_EN_SHIFT                             1
#define MT6368_PMIC_CCI_LCH_INV_ADDR                              MT6368_AFUNC_AUD_CON1
#define MT6368_PMIC_CCI_LCH_INV_MASK                              0x1
#define MT6368_PMIC_CCI_LCH_INV_SHIFT                             2
#define MT6368_PMIC_CCI_SCRAMBLER_CG_EN_ADDR                      MT6368_AFUNC_AUD_CON1
#define MT6368_PMIC_CCI_SCRAMBLER_CG_EN_MASK                      0x1
#define MT6368_PMIC_CCI_SCRAMBLER_CG_EN_SHIFT                     3
#define MT6368_PMIC_CCI_AUDIO_FIFO_WPTR_ADDR                      MT6368_AFUNC_AUD_CON1
#define MT6368_PMIC_CCI_AUDIO_FIFO_WPTR_MASK                      0x7
#define MT6368_PMIC_CCI_AUDIO_FIFO_WPTR_SHIFT                     4
#define MT6368_PMIC_CCI_AUD_ANACK_SEL_ADDR                        MT6368_AFUNC_AUD_CON1
#define MT6368_PMIC_CCI_AUD_ANACK_SEL_MASK                        0x1
#define MT6368_PMIC_CCI_AUD_ANACK_SEL_SHIFT                       7
#define MT6368_PMIC_AUD_SDM_TEST_R_ADDR                           MT6368_AFUNC_AUD_CON2
#define MT6368_PMIC_AUD_SDM_TEST_R_MASK                           0xFF
#define MT6368_PMIC_AUD_SDM_TEST_R_SHIFT                          0
#define MT6368_PMIC_AUD_SDM_TEST_L_ADDR                           MT6368_AFUNC_AUD_CON3
#define MT6368_PMIC_AUD_SDM_TEST_L_MASK                           0xFF
#define MT6368_PMIC_AUD_SDM_TEST_L_SHIFT                          0
#define MT6368_PMIC_CCI_ACD_FUNC_RSTB_ADDR                        MT6368_AFUNC_AUD_CON4
#define MT6368_PMIC_CCI_ACD_FUNC_RSTB_MASK                        0x1
#define MT6368_PMIC_CCI_ACD_FUNC_RSTB_SHIFT                       0
#define MT6368_PMIC_CCI_AFIFO_CLK_PWDB_ADDR                       MT6368_AFUNC_AUD_CON4
#define MT6368_PMIC_CCI_AFIFO_CLK_PWDB_MASK                       0x1
#define MT6368_PMIC_CCI_AFIFO_CLK_PWDB_SHIFT                      1
#define MT6368_PMIC_CCI_ACD_MODE_ADDR                             MT6368_AFUNC_AUD_CON4
#define MT6368_PMIC_CCI_ACD_MODE_MASK                             0x1
#define MT6368_PMIC_CCI_ACD_MODE_SHIFT                            2
#define MT6368_PMIC_CCI_AUDIO_FIFO_ENABLE_ADDR                    MT6368_AFUNC_AUD_CON4
#define MT6368_PMIC_CCI_AUDIO_FIFO_ENABLE_MASK                    0x1
#define MT6368_PMIC_CCI_AUDIO_FIFO_ENABLE_SHIFT                   3
#define MT6368_PMIC_CCI_AUDIO_FIFO_CLKIN_INV_ADDR                 MT6368_AFUNC_AUD_CON4
#define MT6368_PMIC_CCI_AUDIO_FIFO_CLKIN_INV_MASK                 0x1
#define MT6368_PMIC_CCI_AUDIO_FIFO_CLKIN_INV_SHIFT                4
#define MT6368_PMIC_CCI_AUD_DAC_ANA_RSTB_SEL_ADDR                 MT6368_AFUNC_AUD_CON4
#define MT6368_PMIC_CCI_AUD_DAC_ANA_RSTB_SEL_MASK                 0x1
#define MT6368_PMIC_CCI_AUD_DAC_ANA_RSTB_SEL_SHIFT                6
#define MT6368_PMIC_CCI_AUD_DAC_ANA_MUTE_ADDR                     MT6368_AFUNC_AUD_CON4
#define MT6368_PMIC_CCI_AUD_DAC_ANA_MUTE_MASK                     0x1
#define MT6368_PMIC_CCI_AUD_DAC_ANA_MUTE_SHIFT                    7
#define MT6368_PMIC_DIGMIC_TESTCK_SEL_ADDR                        MT6368_AFUNC_AUD_CON5
#define MT6368_PMIC_DIGMIC_TESTCK_SEL_MASK                        0x1
#define MT6368_PMIC_DIGMIC_TESTCK_SEL_SHIFT                       0
#define MT6368_PMIC_DIGMIC_TESTCK_SRC_SEL_ADDR                    MT6368_AFUNC_AUD_CON5
#define MT6368_PMIC_DIGMIC_TESTCK_SRC_SEL_MASK                    0x7
#define MT6368_PMIC_DIGMIC_TESTCK_SRC_SEL_SHIFT                   4
#define MT6368_PMIC_SDM_TESTCK_SRC_SEL_ADDR                       MT6368_AFUNC_AUD_CON6
#define MT6368_PMIC_SDM_TESTCK_SRC_SEL_MASK                       0x7
#define MT6368_PMIC_SDM_TESTCK_SRC_SEL_SHIFT                      0
#define MT6368_PMIC_SDM_ANA13M_TESTCK_SRC_SEL_ADDR                MT6368_AFUNC_AUD_CON6
#define MT6368_PMIC_SDM_ANA13M_TESTCK_SRC_SEL_MASK                0x7
#define MT6368_PMIC_SDM_ANA13M_TESTCK_SRC_SEL_SHIFT               4
#define MT6368_PMIC_SDM_ANA13M_TESTCK_SEL_ADDR                    MT6368_AFUNC_AUD_CON6
#define MT6368_PMIC_SDM_ANA13M_TESTCK_SEL_MASK                    0x1
#define MT6368_PMIC_SDM_ANA13M_TESTCK_SEL_SHIFT                   7
#define MT6368_PMIC_UL_FIFO_WCLK_6P5M_TESTCK_SRC_SEL_ADDR         MT6368_AFUNC_AUD_CON7
#define MT6368_PMIC_UL_FIFO_WCLK_6P5M_TESTCK_SRC_SEL_MASK         0x7
#define MT6368_PMIC_UL_FIFO_WCLK_6P5M_TESTCK_SRC_SEL_SHIFT        0
#define MT6368_PMIC_UL_FIFO_WCLK_6P5M_TESTCK_SEL_ADDR             MT6368_AFUNC_AUD_CON7
#define MT6368_PMIC_UL_FIFO_WCLK_6P5M_TESTCK_SEL_MASK             0x1
#define MT6368_PMIC_UL_FIFO_WCLK_6P5M_TESTCK_SEL_SHIFT            3
#define MT6368_PMIC_UL_FIFO_WDATA_TESTSRC_SEL_ADDR                MT6368_AFUNC_AUD_CON7
#define MT6368_PMIC_UL_FIFO_WDATA_TESTSRC_SEL_MASK                0x1
#define MT6368_PMIC_UL_FIFO_WDATA_TESTSRC_SEL_SHIFT               4
#define MT6368_PMIC_UL_FIFO_WDATA_TESTEN_ADDR                     MT6368_AFUNC_AUD_CON7
#define MT6368_PMIC_UL_FIFO_WDATA_TESTEN_MASK                     0x1
#define MT6368_PMIC_UL_FIFO_WDATA_TESTEN_SHIFT                    5
#define MT6368_PMIC_UL_FIFO_DIGMIC_WDATA_TESTSRC_SEL_ADDR         MT6368_AFUNC_AUD_CON7
#define MT6368_PMIC_UL_FIFO_DIGMIC_WDATA_TESTSRC_SEL_MASK         0x1
#define MT6368_PMIC_UL_FIFO_DIGMIC_WDATA_TESTSRC_SEL_SHIFT        6
#define MT6368_PMIC_UL_FIFO_WCLK_INV_ADDR                         MT6368_AFUNC_AUD_CON7
#define MT6368_PMIC_UL_FIFO_WCLK_INV_MASK                         0x1
#define MT6368_PMIC_UL_FIFO_WCLK_INV_SHIFT                        7
#define MT6368_PMIC_R_AUD_DAC_NEG_LARGE_MONO_ADDR                 MT6368_AFUNC_AUD_CON8
#define MT6368_PMIC_R_AUD_DAC_NEG_LARGE_MONO_MASK                 0xFF
#define MT6368_PMIC_R_AUD_DAC_NEG_LARGE_MONO_SHIFT                0
#define MT6368_PMIC_R_AUD_DAC_POS_LARGE_MONO_ADDR                 MT6368_AFUNC_AUD_CON9
#define MT6368_PMIC_R_AUD_DAC_POS_LARGE_MONO_MASK                 0xFF
#define MT6368_PMIC_R_AUD_DAC_POS_LARGE_MONO_SHIFT                0
#define MT6368_PMIC_R_AUD_DAC_SW_RSTB_ADDR                        MT6368_AFUNC_AUD_CON10
#define MT6368_PMIC_R_AUD_DAC_SW_RSTB_MASK                        0x1
#define MT6368_PMIC_R_AUD_DAC_SW_RSTB_SHIFT                       0
#define MT6368_PMIC_R_AUD_DAC_3TH_SEL_ADDR                        MT6368_AFUNC_AUD_CON10
#define MT6368_PMIC_R_AUD_DAC_3TH_SEL_MASK                        0x1
#define MT6368_PMIC_R_AUD_DAC_3TH_SEL_SHIFT                       1
#define MT6368_PMIC_R_AUD_DAC_MONO_SEL_ADDR                       MT6368_AFUNC_AUD_CON10
#define MT6368_PMIC_R_AUD_DAC_MONO_SEL_MASK                       0x1
#define MT6368_PMIC_R_AUD_DAC_MONO_SEL_SHIFT                      3
#define MT6368_PMIC_R_AUD_DAC_NEG_TINY_MONO_ADDR                  MT6368_AFUNC_AUD_CON10
#define MT6368_PMIC_R_AUD_DAC_NEG_TINY_MONO_MASK                  0x3
#define MT6368_PMIC_R_AUD_DAC_NEG_TINY_MONO_SHIFT                 4
#define MT6368_PMIC_R_AUD_DAC_POS_TINY_MONO_ADDR                  MT6368_AFUNC_AUD_CON10
#define MT6368_PMIC_R_AUD_DAC_POS_TINY_MONO_MASK                  0x3
#define MT6368_PMIC_R_AUD_DAC_POS_TINY_MONO_SHIFT                 6
#define MT6368_PMIC_R_AUD_DAC_NEG_SMALL_MONO_ADDR                 MT6368_AFUNC_AUD_CON11
#define MT6368_PMIC_R_AUD_DAC_NEG_SMALL_MONO_MASK                 0xF
#define MT6368_PMIC_R_AUD_DAC_NEG_SMALL_MONO_SHIFT                0
#define MT6368_PMIC_R_AUD_DAC_POS_SMALL_MONO_ADDR                 MT6368_AFUNC_AUD_CON11
#define MT6368_PMIC_R_AUD_DAC_POS_SMALL_MONO_MASK                 0xF
#define MT6368_PMIC_R_AUD_DAC_POS_SMALL_MONO_SHIFT                4
#define MT6368_PMIC_UL2_FIFO_WCLK_6P5M_TESTCK_SRC_SEL_ADDR        MT6368_AFUNC_AUD_CON12
#define MT6368_PMIC_UL2_FIFO_WCLK_6P5M_TESTCK_SRC_SEL_MASK        0x7
#define MT6368_PMIC_UL2_FIFO_WCLK_6P5M_TESTCK_SRC_SEL_SHIFT       0
#define MT6368_PMIC_UL2_FIFO_WCLK_6P5M_TESTCK_SEL_ADDR            MT6368_AFUNC_AUD_CON12
#define MT6368_PMIC_UL2_FIFO_WCLK_6P5M_TESTCK_SEL_MASK            0x1
#define MT6368_PMIC_UL2_FIFO_WCLK_6P5M_TESTCK_SEL_SHIFT           3
#define MT6368_PMIC_UL2_FIFO_WDATA_TESTSRC_SEL_ADDR               MT6368_AFUNC_AUD_CON12
#define MT6368_PMIC_UL2_FIFO_WDATA_TESTSRC_SEL_MASK               0x1
#define MT6368_PMIC_UL2_FIFO_WDATA_TESTSRC_SEL_SHIFT              4
#define MT6368_PMIC_UL2_FIFO_WDATA_TESTEN_ADDR                    MT6368_AFUNC_AUD_CON12
#define MT6368_PMIC_UL2_FIFO_WDATA_TESTEN_MASK                    0x1
#define MT6368_PMIC_UL2_FIFO_WDATA_TESTEN_SHIFT                   5
#define MT6368_PMIC_UL2_FIFO_DIGMIC_WDATA_TESTSRC_SEL_ADDR        MT6368_AFUNC_AUD_CON12
#define MT6368_PMIC_UL2_FIFO_DIGMIC_WDATA_TESTSRC_SEL_MASK        0x1
#define MT6368_PMIC_UL2_FIFO_DIGMIC_WDATA_TESTSRC_SEL_SHIFT       6
#define MT6368_PMIC_UL2_FIFO_WCLK_INV_ADDR                        MT6368_AFUNC_AUD_CON13
#define MT6368_PMIC_UL2_FIFO_WCLK_INV_MASK                        0x1
#define MT6368_PMIC_UL2_FIFO_WCLK_INV_SHIFT                       0
#define MT6368_PMIC_UL2_DIGMIC_TESTCK_SEL_ADDR                    MT6368_AFUNC_AUD_CON13
#define MT6368_PMIC_UL2_DIGMIC_TESTCK_SEL_MASK                    0x1
#define MT6368_PMIC_UL2_DIGMIC_TESTCK_SEL_SHIFT                   1
#define MT6368_PMIC_UL2_DIGMIC_TESTCK_SRC_SEL_ADDR                MT6368_AFUNC_AUD_CON13
#define MT6368_PMIC_UL2_DIGMIC_TESTCK_SRC_SEL_MASK                0x7
#define MT6368_PMIC_UL2_DIGMIC_TESTCK_SRC_SEL_SHIFT               4
#define MT6368_PMIC_SPLITTER1_DITHER_GAIN_ADDR                    MT6368_AFUNC_AUD_CON14
#define MT6368_PMIC_SPLITTER1_DITHER_GAIN_MASK                    0xF
#define MT6368_PMIC_SPLITTER1_DITHER_GAIN_SHIFT                   0
#define MT6368_PMIC_SPLITTER2_DITHER_GAIN_ADDR                    MT6368_AFUNC_AUD_CON14
#define MT6368_PMIC_SPLITTER2_DITHER_GAIN_MASK                    0xF
#define MT6368_PMIC_SPLITTER2_DITHER_GAIN_SHIFT                   4
#define MT6368_PMIC_SPLITTER1_DITHER_EN_ADDR                      MT6368_AFUNC_AUD_CON15
#define MT6368_PMIC_SPLITTER1_DITHER_EN_MASK                      0x1
#define MT6368_PMIC_SPLITTER1_DITHER_EN_SHIFT                     0
#define MT6368_PMIC_SPLITTER2_DITHER_EN_ADDR                      MT6368_AFUNC_AUD_CON15
#define MT6368_PMIC_SPLITTER2_DITHER_EN_MASK                      0x1
#define MT6368_PMIC_SPLITTER2_DITHER_EN_SHIFT                     1
#define MT6368_PMIC_CCI_SCRAMBLER_EN_2ND_ADDR                     MT6368_AFUNC_AUD_CON16
#define MT6368_PMIC_CCI_SCRAMBLER_EN_2ND_MASK                     0x1
#define MT6368_PMIC_CCI_SCRAMBLER_EN_2ND_SHIFT                    0
#define MT6368_PMIC_CCI_AUD_SDM_7BIT_SEL_2ND_ADDR                 MT6368_AFUNC_AUD_CON16
#define MT6368_PMIC_CCI_AUD_SDM_7BIT_SEL_2ND_MASK                 0x1
#define MT6368_PMIC_CCI_AUD_SDM_7BIT_SEL_2ND_SHIFT                1
#define MT6368_PMIC_CCI_AUD_SDM_MUTER_2ND_ADDR                    MT6368_AFUNC_AUD_CON16
#define MT6368_PMIC_CCI_AUD_SDM_MUTER_2ND_MASK                    0x1
#define MT6368_PMIC_CCI_AUD_SDM_MUTER_2ND_SHIFT                   2
#define MT6368_PMIC_CCI_AUD_SDM_MUTEL_2ND_ADDR                    MT6368_AFUNC_AUD_CON16
#define MT6368_PMIC_CCI_AUD_SDM_MUTEL_2ND_MASK                    0x1
#define MT6368_PMIC_CCI_AUD_SDM_MUTEL_2ND_SHIFT                   3
#define MT6368_PMIC_CCI_AUD_SPLIT_TEST_EN_2ND_ADDR                MT6368_AFUNC_AUD_CON16
#define MT6368_PMIC_CCI_AUD_SPLIT_TEST_EN_2ND_MASK                0x1
#define MT6368_PMIC_CCI_AUD_SPLIT_TEST_EN_2ND_SHIFT               4
#define MT6368_PMIC_CCI_ZERO_PAD_DISABLE_2ND_ADDR                 MT6368_AFUNC_AUD_CON16
#define MT6368_PMIC_CCI_ZERO_PAD_DISABLE_2ND_MASK                 0x1
#define MT6368_PMIC_CCI_ZERO_PAD_DISABLE_2ND_SHIFT                5
#define MT6368_PMIC_CCI_AUD_IDAC_TEST_EN_2ND_ADDR                 MT6368_AFUNC_AUD_CON16
#define MT6368_PMIC_CCI_AUD_IDAC_TEST_EN_2ND_MASK                 0x1
#define MT6368_PMIC_CCI_AUD_IDAC_TEST_EN_2ND_SHIFT                6
#define MT6368_PMIC_CCI_SPLT_SCRMB_ON_2ND_ADDR                    MT6368_AFUNC_AUD_CON16
#define MT6368_PMIC_CCI_SPLT_SCRMB_ON_2ND_MASK                    0x1
#define MT6368_PMIC_CCI_SPLT_SCRMB_ON_2ND_SHIFT                   7
#define MT6368_PMIC_CCI_SPLT_SCRMB_CLK_ON_2ND_ADDR                MT6368_AFUNC_AUD_CON17
#define MT6368_PMIC_CCI_SPLT_SCRMB_CLK_ON_2ND_MASK                0x1
#define MT6368_PMIC_CCI_SPLT_SCRMB_CLK_ON_2ND_SHIFT               0
#define MT6368_PMIC_CCI_RAND_EN_2ND_ADDR                          MT6368_AFUNC_AUD_CON17
#define MT6368_PMIC_CCI_RAND_EN_2ND_MASK                          0x1
#define MT6368_PMIC_CCI_RAND_EN_2ND_SHIFT                         1
#define MT6368_PMIC_CCI_LCH_INV_2ND_ADDR                          MT6368_AFUNC_AUD_CON17
#define MT6368_PMIC_CCI_LCH_INV_2ND_MASK                          0x1
#define MT6368_PMIC_CCI_LCH_INV_2ND_SHIFT                         2
#define MT6368_PMIC_CCI_SCRAMBLER_CG_EN_2ND_ADDR                  MT6368_AFUNC_AUD_CON17
#define MT6368_PMIC_CCI_SCRAMBLER_CG_EN_2ND_MASK                  0x1
#define MT6368_PMIC_CCI_SCRAMBLER_CG_EN_2ND_SHIFT                 3
#define MT6368_PMIC_CCI_AUDIO_FIFO_WPTR_2ND_ADDR                  MT6368_AFUNC_AUD_CON17
#define MT6368_PMIC_CCI_AUDIO_FIFO_WPTR_2ND_MASK                  0x7
#define MT6368_PMIC_CCI_AUDIO_FIFO_WPTR_2ND_SHIFT                 4
#define MT6368_PMIC_CCI_AUD_ANACK_SEL_2ND_ADDR                    MT6368_AFUNC_AUD_CON17
#define MT6368_PMIC_CCI_AUD_ANACK_SEL_2ND_MASK                    0x1
#define MT6368_PMIC_CCI_AUD_ANACK_SEL_2ND_SHIFT                   7
#define MT6368_PMIC_AUD_SDM_TEST_R_2ND_ADDR                       MT6368_AFUNC_AUD_CON18
#define MT6368_PMIC_AUD_SDM_TEST_R_2ND_MASK                       0xFF
#define MT6368_PMIC_AUD_SDM_TEST_R_2ND_SHIFT                      0
#define MT6368_PMIC_AUD_SDM_TEST_L_2ND_ADDR                       MT6368_AFUNC_AUD_CON19
#define MT6368_PMIC_AUD_SDM_TEST_L_2ND_MASK                       0xFF
#define MT6368_PMIC_AUD_SDM_TEST_L_2ND_SHIFT                      0
#define MT6368_PMIC_CCI_ACD_FUNC_RSTB_2ND_ADDR                    MT6368_AFUNC_AUD_CON20
#define MT6368_PMIC_CCI_ACD_FUNC_RSTB_2ND_MASK                    0x1
#define MT6368_PMIC_CCI_ACD_FUNC_RSTB_2ND_SHIFT                   0
#define MT6368_PMIC_CCI_AFIFO_CLK_PWDB_2ND_ADDR                   MT6368_AFUNC_AUD_CON20
#define MT6368_PMIC_CCI_AFIFO_CLK_PWDB_2ND_MASK                   0x1
#define MT6368_PMIC_CCI_AFIFO_CLK_PWDB_2ND_SHIFT                  1
#define MT6368_PMIC_CCI_ACD_MODE_2ND_ADDR                         MT6368_AFUNC_AUD_CON20
#define MT6368_PMIC_CCI_ACD_MODE_2ND_MASK                         0x1
#define MT6368_PMIC_CCI_ACD_MODE_2ND_SHIFT                        2
#define MT6368_PMIC_CCI_AUDIO_FIFO_ENABLE_2ND_ADDR                MT6368_AFUNC_AUD_CON20
#define MT6368_PMIC_CCI_AUDIO_FIFO_ENABLE_2ND_MASK                0x1
#define MT6368_PMIC_CCI_AUDIO_FIFO_ENABLE_2ND_SHIFT               3
#define MT6368_PMIC_CCI_AUDIO_FIFO_CLKIN_INV_2ND_ADDR             MT6368_AFUNC_AUD_CON20
#define MT6368_PMIC_CCI_AUDIO_FIFO_CLKIN_INV_2ND_MASK             0x1
#define MT6368_PMIC_CCI_AUDIO_FIFO_CLKIN_INV_2ND_SHIFT            4
#define MT6368_PMIC_CCI_AUD_DAC_ANA_RSTB_SEL_2ND_ADDR             MT6368_AFUNC_AUD_CON20
#define MT6368_PMIC_CCI_AUD_DAC_ANA_RSTB_SEL_2ND_MASK             0x1
#define MT6368_PMIC_CCI_AUD_DAC_ANA_RSTB_SEL_2ND_SHIFT            6
#define MT6368_PMIC_CCI_AUD_DAC_ANA_MUTE_2ND_ADDR                 MT6368_AFUNC_AUD_CON20
#define MT6368_PMIC_CCI_AUD_DAC_ANA_MUTE_2ND_MASK                 0x1
#define MT6368_PMIC_CCI_AUD_DAC_ANA_MUTE_2ND_SHIFT                7
#define MT6368_PMIC_SPLITTER1_DITHER_GAIN_2ND_ADDR                MT6368_AFUNC_AUD_CON21
#define MT6368_PMIC_SPLITTER1_DITHER_GAIN_2ND_MASK                0xF
#define MT6368_PMIC_SPLITTER1_DITHER_GAIN_2ND_SHIFT               0
#define MT6368_PMIC_SPLITTER2_DITHER_GAIN_2ND_ADDR                MT6368_AFUNC_AUD_CON21
#define MT6368_PMIC_SPLITTER2_DITHER_GAIN_2ND_MASK                0xF
#define MT6368_PMIC_SPLITTER2_DITHER_GAIN_2ND_SHIFT               4
#define MT6368_PMIC_SPLITTER1_DITHER_EN_2ND_ADDR                  MT6368_AFUNC_AUD_CON22
#define MT6368_PMIC_SPLITTER1_DITHER_EN_2ND_MASK                  0x1
#define MT6368_PMIC_SPLITTER1_DITHER_EN_2ND_SHIFT                 0
#define MT6368_PMIC_SPLITTER2_DITHER_EN_2ND_ADDR                  MT6368_AFUNC_AUD_CON22
#define MT6368_PMIC_SPLITTER2_DITHER_EN_2ND_MASK                  0x1
#define MT6368_PMIC_SPLITTER2_DITHER_EN_2ND_SHIFT                 1
#define MT6368_PMIC_AUD_SCR_OUT_R_ADDR                            MT6368_AFUNC_AUD_MON0
#define MT6368_PMIC_AUD_SCR_OUT_R_MASK                            0xFF
#define MT6368_PMIC_AUD_SCR_OUT_R_SHIFT                           0
#define MT6368_PMIC_AUD_SCR_OUT_L_ADDR                            MT6368_AFUNC_AUD_MON1
#define MT6368_PMIC_AUD_SCR_OUT_L_MASK                            0xFF
#define MT6368_PMIC_AUD_SCR_OUT_L_SHIFT                           0
#define MT6368_PMIC_AUD_SCR_OUT_R_2ND_ADDR                        MT6368_AFUNC_AUD_MON2
#define MT6368_PMIC_AUD_SCR_OUT_R_2ND_MASK                        0xFF
#define MT6368_PMIC_AUD_SCR_OUT_R_2ND_SHIFT                       0
#define MT6368_PMIC_AUD_SCR_OUT_L_2ND_ADDR                        MT6368_AFUNC_AUD_MON3
#define MT6368_PMIC_AUD_SCR_OUT_L_2ND_MASK                        0xFF
#define MT6368_PMIC_AUD_SCR_OUT_L_2ND_SHIFT                       0
#define MT6368_PMIC_RGS_AUDRCTUNE0READ_ADDR                       MT6368_AUDRC_TUNE_MON0
#define MT6368_PMIC_RGS_AUDRCTUNE0READ_MASK                       0x1F
#define MT6368_PMIC_RGS_AUDRCTUNE0READ_SHIFT                      0
#define MT6368_PMIC_RGS_AUDRCTUNE1READ_ADDR                       MT6368_AUDRC_TUNE_MON1
#define MT6368_PMIC_RGS_AUDRCTUNE1READ_MASK                       0x1F
#define MT6368_PMIC_RGS_AUDRCTUNE1READ_SHIFT                      0
#define MT6368_PMIC_ASYNC_TEST_OUT_BCK_ADDR                       MT6368_AUDRC_TUNE_MON1
#define MT6368_PMIC_ASYNC_TEST_OUT_BCK_MASK                       0x1
#define MT6368_PMIC_ASYNC_TEST_OUT_BCK_SHIFT                      7
#define MT6368_PMIC_RG_MTKAIF_RXIF_FIFO_INTEN_ADDR                MT6368_AFE_ADDA_MTKAIF_FIFO_CFG0
#define MT6368_PMIC_RG_MTKAIF_RXIF_FIFO_INTEN_MASK                0x1
#define MT6368_PMIC_RG_MTKAIF_RXIF_FIFO_INTEN_SHIFT               0
#define MT6368_PMIC_AFE_RESERVED_ADDR                             MT6368_AFE_ADDA_MTKAIF_FIFO_CFG0
#define MT6368_PMIC_AFE_RESERVED_MASK                             0x7F
#define MT6368_PMIC_AFE_RESERVED_SHIFT                            1
#define MT6368_PMIC_MTKAIF_RXIF_RD_EMPTY_STATUS_ADDR              MT6368_AFE_ADDA_MTKAIF_FIFO_LOG_MON1
#define MT6368_PMIC_MTKAIF_RXIF_RD_EMPTY_STATUS_MASK              0x1
#define MT6368_PMIC_MTKAIF_RXIF_RD_EMPTY_STATUS_SHIFT             0
#define MT6368_PMIC_MTKAIF_RXIF_WR_FULL_STATUS_ADDR               MT6368_AFE_ADDA_MTKAIF_FIFO_LOG_MON1
#define MT6368_PMIC_MTKAIF_RXIF_WR_FULL_STATUS_MASK               0x1
#define MT6368_PMIC_MTKAIF_RXIF_WR_FULL_STATUS_SHIFT              1
#define MT6368_PMIC_MTKAIFRX_FIFO_RD_EMPTY_ADDR                   MT6368_AFE_ADDA_MTKAIF_MON0
#define MT6368_PMIC_MTKAIFRX_FIFO_RD_EMPTY_MASK                   0x1
#define MT6368_PMIC_MTKAIFRX_FIFO_RD_EMPTY_SHIFT                  0
#define MT6368_PMIC_MTKAIFRX_FIFO_WR_FULL_ADDR                    MT6368_AFE_ADDA_MTKAIF_MON0
#define MT6368_PMIC_MTKAIFRX_FIFO_WR_FULL_MASK                    0x1
#define MT6368_PMIC_MTKAIFRX_FIFO_WR_FULL_SHIFT                   1
#define MT6368_PMIC_MTKAIFRX_FIFO_STARTED_ADDR                    MT6368_AFE_ADDA_MTKAIF_MON0
#define MT6368_PMIC_MTKAIFRX_FIFO_STARTED_MASK                    0x1
#define MT6368_PMIC_MTKAIFRX_FIFO_STARTED_SHIFT                   2
#define MT6368_PMIC_MTKAFIRX_FIFO_RDACTIVE_ADDR                   MT6368_AFE_ADDA_MTKAIF_MON0
#define MT6368_PMIC_MTKAFIRX_FIFO_RDACTIVE_MASK                   0x1
#define MT6368_PMIC_MTKAFIRX_FIFO_RDACTIVE_SHIFT                  3
#define MT6368_PMIC_MTKAIFRX_FIFO_RD_PTR_ADDR                     MT6368_AFE_ADDA_MTKAIF_MON0
#define MT6368_PMIC_MTKAIFRX_FIFO_RD_PTR_MASK                     0xF
#define MT6368_PMIC_MTKAIFRX_FIFO_RD_PTR_SHIFT                    4
#define MT6368_PMIC_MTKAIFRX_FIFO_WR_PTR_ADDR                     MT6368_AFE_ADDA_MTKAIF_MON1
#define MT6368_PMIC_MTKAIFRX_FIFO_WR_PTR_MASK                     0xF
#define MT6368_PMIC_MTKAIFRX_FIFO_WR_PTR_SHIFT                    0
#define MT6368_PMIC_MTKAIFTX_V3_SDATA_OUT1_ADDR                   MT6368_AFE_ADDA_MTKAIF_MON1
#define MT6368_PMIC_MTKAIFTX_V3_SDATA_OUT1_MASK                   0x1
#define MT6368_PMIC_MTKAIFTX_V3_SDATA_OUT1_SHIFT                  4
#define MT6368_PMIC_MTKAIFTX_V3_SDATA_OUT2_ADDR                   MT6368_AFE_ADDA_MTKAIF_MON1
#define MT6368_PMIC_MTKAIFTX_V3_SDATA_OUT2_MASK                   0x1
#define MT6368_PMIC_MTKAIFTX_V3_SDATA_OUT2_SHIFT                  5
#define MT6368_PMIC_MTKAIFTX_V3_SDATA_OUT3_ADDR                   MT6368_AFE_ADDA_MTKAIF_MON1
#define MT6368_PMIC_MTKAIFTX_V3_SDATA_OUT3_MASK                   0x1
#define MT6368_PMIC_MTKAIFTX_V3_SDATA_OUT3_SHIFT                  6
#define MT6368_PMIC_MTKAIFTX_V3_SYNC_OUT_ADDR                     MT6368_AFE_ADDA_MTKAIF_MON1
#define MT6368_PMIC_MTKAIFTX_V3_SYNC_OUT_MASK                     0x1
#define MT6368_PMIC_MTKAIFTX_V3_SYNC_OUT_SHIFT                    7
#define MT6368_PMIC_MTKAIF_RXIF_INVALID_CYCLE_ADDR                MT6368_AFE_ADDA_MTKAIF_MON2
#define MT6368_PMIC_MTKAIF_RXIF_INVALID_CYCLE_MASK                0xFF
#define MT6368_PMIC_MTKAIF_RXIF_INVALID_CYCLE_SHIFT               0
#define MT6368_PMIC_MTKAIF_RXIF_INVALID_FLAG_ADDR                 MT6368_AFE_ADDA_MTKAIF_MON3
#define MT6368_PMIC_MTKAIF_RXIF_INVALID_FLAG_MASK                 0x1
#define MT6368_PMIC_MTKAIF_RXIF_INVALID_FLAG_SHIFT                0
#define MT6368_PMIC_MTKAIF_RXIF_SEARCH_FAIL_FLAG_ADDR             MT6368_AFE_ADDA_MTKAIF_MON3
#define MT6368_PMIC_MTKAIF_RXIF_SEARCH_FAIL_FLAG_MASK             0x1
#define MT6368_PMIC_MTKAIF_RXIF_SEARCH_FAIL_FLAG_SHIFT            3
#define MT6368_PMIC_MTKAIFRX_V3_SDATA_IN1_ADDR                    MT6368_AFE_ADDA_MTKAIF_MON3
#define MT6368_PMIC_MTKAIFRX_V3_SDATA_IN1_MASK                    0x1
#define MT6368_PMIC_MTKAIFRX_V3_SDATA_IN1_SHIFT                   4
#define MT6368_PMIC_MTKAIFRX_V3_SDATA_IN2_ADDR                    MT6368_AFE_ADDA_MTKAIF_MON3
#define MT6368_PMIC_MTKAIFRX_V3_SDATA_IN2_MASK                    0x1
#define MT6368_PMIC_MTKAIFRX_V3_SDATA_IN2_SHIFT                   5
#define MT6368_PMIC_MTKAIFRX_V3_SDATA_IN3_ADDR                    MT6368_AFE_ADDA_MTKAIF_MON3
#define MT6368_PMIC_MTKAIFRX_V3_SDATA_IN3_MASK                    0x1
#define MT6368_PMIC_MTKAIFRX_V3_SDATA_IN3_SHIFT                   6
#define MT6368_PMIC_MTKAIFRX_V3_SYNC_IN_ADDR                      MT6368_AFE_ADDA_MTKAIF_MON3
#define MT6368_PMIC_MTKAIFRX_V3_SYNC_IN_MASK                      0x1
#define MT6368_PMIC_MTKAIFRX_V3_SYNC_IN_SHIFT                     7
#define MT6368_PMIC_MTKAIF_TXIF_IN_CH1_ADDR                       MT6368_AFE_ADDA_MTKAIF_MON4
#define MT6368_PMIC_MTKAIF_TXIF_IN_CH1_MASK                       0xFF
#define MT6368_PMIC_MTKAIF_TXIF_IN_CH1_SHIFT                      0
#define MT6368_PMIC_MTKAIF_TXIF_IN_CH2_ADDR                       MT6368_AFE_ADDA_MTKAIF_MON5
#define MT6368_PMIC_MTKAIF_TXIF_IN_CH2_MASK                       0xFF
#define MT6368_PMIC_MTKAIF_TXIF_IN_CH2_SHIFT                      0
#define MT6368_PMIC_ADDA6_MTKAIF_TXIF_IN_CH1_ADDR                 MT6368_AFE_ADDA_MTKAIF_MON6
#define MT6368_PMIC_ADDA6_MTKAIF_TXIF_IN_CH1_MASK                 0xFF
#define MT6368_PMIC_ADDA6_MTKAIF_TXIF_IN_CH1_SHIFT                0
#define MT6368_PMIC_ADDA6_MTKAIF_TXIF_IN_CH2_ADDR                 MT6368_AFE_ADDA_MTKAIF_MON7
#define MT6368_PMIC_ADDA6_MTKAIF_TXIF_IN_CH2_MASK                 0xFF
#define MT6368_PMIC_ADDA6_MTKAIF_TXIF_IN_CH2_SHIFT                0
#define MT6368_PMIC_MTKAIF_RXIF_OUT_CH1_ADDR                      MT6368_AFE_ADDA_MTKAIF_MON8
#define MT6368_PMIC_MTKAIF_RXIF_OUT_CH1_MASK                      0xFF
#define MT6368_PMIC_MTKAIF_RXIF_OUT_CH1_SHIFT                     0
#define MT6368_PMIC_MTKAIF_RXIF_OUT_CH2_ADDR                      MT6368_AFE_ADDA_MTKAIF_MON9
#define MT6368_PMIC_MTKAIF_RXIF_OUT_CH2_MASK                      0xFF
#define MT6368_PMIC_MTKAIF_RXIF_OUT_CH2_SHIFT                     0
#define MT6368_PMIC_MTKAIF_RXIF_OUT_CH3_ADDR                      MT6368_AFE_ADDA_MTKAIF_MON10
#define MT6368_PMIC_MTKAIF_RXIF_OUT_CH3_MASK                      0xFF
#define MT6368_PMIC_MTKAIF_RXIF_OUT_CH3_SHIFT                     0
#define MT6368_PMIC_RG_MTKAIF_LOOPBACK_TEST1_ADDR                 MT6368_AFE_ADDA_MTKAIF_CFG0
#define MT6368_PMIC_RG_MTKAIF_LOOPBACK_TEST1_MASK                 0x1
#define MT6368_PMIC_RG_MTKAIF_LOOPBACK_TEST1_SHIFT                0
#define MT6368_PMIC_RG_MTKAIF_LOOPBACK_TEST2_ADDR                 MT6368_AFE_ADDA_MTKAIF_CFG0
#define MT6368_PMIC_RG_MTKAIF_LOOPBACK_TEST2_MASK                 0x1
#define MT6368_PMIC_RG_MTKAIF_LOOPBACK_TEST2_SHIFT                1
#define MT6368_PMIC_RG_MTKAIF_PMIC_TXIF_8TO5_ADDR                 MT6368_AFE_ADDA_MTKAIF_CFG0
#define MT6368_PMIC_RG_MTKAIF_PMIC_TXIF_8TO5_MASK                 0x1
#define MT6368_PMIC_RG_MTKAIF_PMIC_TXIF_8TO5_SHIFT                2
#define MT6368_PMIC_RG_ADDA6_MTKAIF_PMIC_TXIF_8TO5_ADDR           MT6368_AFE_ADDA_MTKAIF_CFG0
#define MT6368_PMIC_RG_ADDA6_MTKAIF_PMIC_TXIF_8TO5_MASK           0x1
#define MT6368_PMIC_RG_ADDA6_MTKAIF_PMIC_TXIF_8TO5_SHIFT          3
#define MT6368_PMIC_RG_MTKAIF_TXIF_PROTOCOL2_ADDR                 MT6368_AFE_ADDA_MTKAIF_CFG0
#define MT6368_PMIC_RG_MTKAIF_TXIF_PROTOCOL2_MASK                 0x1
#define MT6368_PMIC_RG_MTKAIF_TXIF_PROTOCOL2_SHIFT                4
#define MT6368_PMIC_RG_MTKAIF_BYPASS_SRC_TEST_ADDR                MT6368_AFE_ADDA_MTKAIF_CFG0
#define MT6368_PMIC_RG_MTKAIF_BYPASS_SRC_TEST_MASK                0x1
#define MT6368_PMIC_RG_MTKAIF_BYPASS_SRC_TEST_SHIFT               5
#define MT6368_PMIC_RG_MTKAIF_BYPASS_SRC_MODE_ADDR                MT6368_AFE_ADDA_MTKAIF_CFG0
#define MT6368_PMIC_RG_MTKAIF_BYPASS_SRC_MODE_MASK                0x3
#define MT6368_PMIC_RG_MTKAIF_BYPASS_SRC_MODE_SHIFT               6
#define MT6368_PMIC_RG_MTKAIF_RXIF_PROTOCOL2_ADDR                 MT6368_AFE_ADDA_MTKAIF_CFG1
#define MT6368_PMIC_RG_MTKAIF_RXIF_PROTOCOL2_MASK                 0x1
#define MT6368_PMIC_RG_MTKAIF_RXIF_PROTOCOL2_SHIFT                0
#define MT6368_PMIC_RG_ADDA6_MTKAIF_TXIF_PROTOCOL2_ADDR           MT6368_AFE_ADDA_MTKAIF_CFG1
#define MT6368_PMIC_RG_ADDA6_MTKAIF_TXIF_PROTOCOL2_MASK           0x1
#define MT6368_PMIC_RG_ADDA6_MTKAIF_TXIF_PROTOCOL2_SHIFT          1
#define MT6368_PMIC_RG_MTKAIF_RXIF_CLKINV_ADDR                    MT6368_AFE_ADDA_MTKAIF_CFG1
#define MT6368_PMIC_RG_MTKAIF_RXIF_CLKINV_MASK                    0x1
#define MT6368_PMIC_RG_MTKAIF_RXIF_CLKINV_SHIFT                   7
#define MT6368_PMIC_RG_MTKAIF_RXIF_DATA_MODE_ADDR                 MT6368_AFE_ADDA_MTKAIF_RX_CFG0
#define MT6368_PMIC_RG_MTKAIF_RXIF_DATA_MODE_MASK                 0x1
#define MT6368_PMIC_RG_MTKAIF_RXIF_DATA_MODE_SHIFT                0
#define MT6368_PMIC_RG_MTKAIF_RXIF_DETECT_ON_ADDR                 MT6368_AFE_ADDA_MTKAIF_RX_CFG0
#define MT6368_PMIC_RG_MTKAIF_RXIF_DETECT_ON_MASK                 0x1
#define MT6368_PMIC_RG_MTKAIF_RXIF_DETECT_ON_SHIFT                3
#define MT6368_PMIC_RG_MTKAIF_RXIF_FIFO_RSP_ADDR                  MT6368_AFE_ADDA_MTKAIF_RX_CFG0
#define MT6368_PMIC_RG_MTKAIF_RXIF_FIFO_RSP_MASK                  0x7
#define MT6368_PMIC_RG_MTKAIF_RXIF_FIFO_RSP_SHIFT                 4
#define MT6368_PMIC_RG_MTKAIF_RXIF_DATA_BIT_ADDR                  MT6368_AFE_ADDA_MTKAIF_RX_CFG1
#define MT6368_PMIC_RG_MTKAIF_RXIF_DATA_BIT_MASK                  0x7
#define MT6368_PMIC_RG_MTKAIF_RXIF_DATA_BIT_SHIFT                 0
#define MT6368_PMIC_RG_MTKAIF_RXIF_VOICE_MODE_ADDR                MT6368_AFE_ADDA_MTKAIF_RX_CFG1
#define MT6368_PMIC_RG_MTKAIF_RXIF_VOICE_MODE_MASK                0xF
#define MT6368_PMIC_RG_MTKAIF_RXIF_VOICE_MODE_SHIFT               4
#define MT6368_PMIC_RG_MTKAIF_RXIF_VOICE_MODE_PROTOCOL2_ADDR      MT6368_AFE_ADDA_MTKAIF_RX_CFG2
#define MT6368_PMIC_RG_MTKAIF_RXIF_VOICE_MODE_PROTOCOL2_MASK      0xF
#define MT6368_PMIC_RG_MTKAIF_RXIF_VOICE_MODE_PROTOCOL2_SHIFT     0
#define MT6368_PMIC_RG_MTKAIF_RXIF_SYNC_CHECK_ROUND_ADDR          MT6368_AFE_ADDA_MTKAIF_RX_CFG2
#define MT6368_PMIC_RG_MTKAIF_RXIF_SYNC_CHECK_ROUND_MASK          0xF
#define MT6368_PMIC_RG_MTKAIF_RXIF_SYNC_CHECK_ROUND_SHIFT         4
#define MT6368_PMIC_RG_MTKAIF_RXIF_INVALID_SYNC_CHECK_ROUND_ADDR  MT6368_AFE_ADDA_MTKAIF_RX_CFG3
#define MT6368_PMIC_RG_MTKAIF_RXIF_INVALID_SYNC_CHECK_ROUND_MASK  0xF
#define MT6368_PMIC_RG_MTKAIF_RXIF_INVALID_SYNC_CHECK_ROUND_SHIFT 0
#define MT6368_PMIC_RG_MTKAIF_RXIF_SYNC_SEARCH_TABLE_ADDR         MT6368_AFE_ADDA_MTKAIF_RX_CFG3
#define MT6368_PMIC_RG_MTKAIF_RXIF_SYNC_SEARCH_TABLE_MASK         0xF
#define MT6368_PMIC_RG_MTKAIF_RXIF_SYNC_SEARCH_TABLE_SHIFT        4
#define MT6368_PMIC_RG_MTKAIF_RXIF_SYNC_CNT_TABLE_L_ADDR          MT6368_AFE_ADDA_MTKAIF_RX_CFG4
#define MT6368_PMIC_RG_MTKAIF_RXIF_SYNC_CNT_TABLE_L_MASK          0xFF
#define MT6368_PMIC_RG_MTKAIF_RXIF_SYNC_CNT_TABLE_L_SHIFT         0
#define MT6368_PMIC_RG_MTKAIF_RXIF_SYNC_CNT_TABLE_H_ADDR          MT6368_AFE_ADDA_MTKAIF_RX_CFG5
#define MT6368_PMIC_RG_MTKAIF_RXIF_SYNC_CNT_TABLE_H_MASK          0xF
#define MT6368_PMIC_RG_MTKAIF_RXIF_SYNC_CNT_TABLE_H_SHIFT         0
#define MT6368_PMIC_RG_MTKAIF_RXIF_CLEAR_SYNC_FAIL_ADDR           MT6368_AFE_ADDA_MTKAIF_RX_CFG5
#define MT6368_PMIC_RG_MTKAIF_RXIF_CLEAR_SYNC_FAIL_MASK           0x1
#define MT6368_PMIC_RG_MTKAIF_RXIF_CLEAR_SYNC_FAIL_SHIFT          4
#define MT6368_PMIC_RG_MTKAIF_RXIF_SYNC_WORD1_DISABLE_ADDR        MT6368_AFE_ADDA_MTKAIF_RX_CFG5
#define MT6368_PMIC_RG_MTKAIF_RXIF_SYNC_WORD1_DISABLE_MASK        0x1
#define MT6368_PMIC_RG_MTKAIF_RXIF_SYNC_WORD1_DISABLE_SHIFT       5
#define MT6368_PMIC_RG_MTKAIF_RXIF_SYNC_WORD2_DISABLE_ADDR        MT6368_AFE_ADDA_MTKAIF_RX_CFG5
#define MT6368_PMIC_RG_MTKAIF_RXIF_SYNC_WORD2_DISABLE_MASK        0x1
#define MT6368_PMIC_RG_MTKAIF_RXIF_SYNC_WORD2_DISABLE_SHIFT       6
#define MT6368_PMIC_RG_MTKAIF_RXIF_P2_INPUT_SEL_ADDR              MT6368_AFE_ADDA_MTKAIF_RX_CFG5
#define MT6368_PMIC_RG_MTKAIF_RXIF_P2_INPUT_SEL_MASK              0x1
#define MT6368_PMIC_RG_MTKAIF_RXIF_P2_INPUT_SEL_SHIFT             7
#define MT6368_PMIC_RG_MTKAIF_RXIF_DETECT_ON_PROTOCOL2_ADDR       MT6368_AFE_ADDA_MTKAIF_RX_CFG6
#define MT6368_PMIC_RG_MTKAIF_RXIF_DETECT_ON_PROTOCOL2_MASK       0x1
#define MT6368_PMIC_RG_MTKAIF_RXIF_DETECT_ON_PROTOCOL2_SHIFT      3
#define MT6368_PMIC_RG_MTKAIF_RXIF_FIFO_RSP_PROTOCOL2_ADDR        MT6368_AFE_ADDA_MTKAIF_RX_CFG6
#define MT6368_PMIC_RG_MTKAIF_RXIF_FIFO_RSP_PROTOCOL2_MASK        0x7
#define MT6368_PMIC_RG_MTKAIF_RXIF_FIFO_RSP_PROTOCOL2_SHIFT       4
#define MT6368_PMIC_RG_MTKAIF_RXIF_LOOPBACK_USE_NLE_ADDR          MT6368_AFE_ADDA_MTKAIF_RX_CFG6
#define MT6368_PMIC_RG_MTKAIF_RXIF_LOOPBACK_USE_NLE_MASK          0x1
#define MT6368_PMIC_RG_MTKAIF_RXIF_LOOPBACK_USE_NLE_SHIFT         7
#define MT6368_PMIC_RG_MTKAIF_RX_SYNC_WORD1_ADDR                  MT6368_AFE_ADDA_MTKAIF_SYNCWORD_CFG0
#define MT6368_PMIC_RG_MTKAIF_RX_SYNC_WORD1_MASK                  0x7
#define MT6368_PMIC_RG_MTKAIF_RX_SYNC_WORD1_SHIFT                 0
#define MT6368_PMIC_RG_MTKAIF_RX_SYNC_WORD2_ADDR                  MT6368_AFE_ADDA_MTKAIF_SYNCWORD_CFG0
#define MT6368_PMIC_RG_MTKAIF_RX_SYNC_WORD2_MASK                  0x7
#define MT6368_PMIC_RG_MTKAIF_RX_SYNC_WORD2_SHIFT                 4
#define MT6368_PMIC_RG_ADDA_MTKAIF_TX_SYNC_WORD1_ADDR             MT6368_AFE_ADDA_MTKAIF_SYNCWORD_CFG1
#define MT6368_PMIC_RG_ADDA_MTKAIF_TX_SYNC_WORD1_MASK             0x7
#define MT6368_PMIC_RG_ADDA_MTKAIF_TX_SYNC_WORD1_SHIFT            0
#define MT6368_PMIC_RG_ADDA_MTKAIF_TX_SYNC_WORD2_ADDR             MT6368_AFE_ADDA_MTKAIF_SYNCWORD_CFG1
#define MT6368_PMIC_RG_ADDA_MTKAIF_TX_SYNC_WORD2_MASK             0x7
#define MT6368_PMIC_RG_ADDA_MTKAIF_TX_SYNC_WORD2_SHIFT            4
#define MT6368_PMIC_RG_ADDA6_MTKAIF_TX_SYNC_WORD1_ADDR            MT6368_AFE_ADDA_MTKAIF_SYNCWORD_CFG2
#define MT6368_PMIC_RG_ADDA6_MTKAIF_TX_SYNC_WORD1_MASK            0x7
#define MT6368_PMIC_RG_ADDA6_MTKAIF_TX_SYNC_WORD1_SHIFT           0
#define MT6368_PMIC_RG_ADDA6_MTKAIF_TX_SYNC_WORD2_ADDR            MT6368_AFE_ADDA_MTKAIF_SYNCWORD_CFG2
#define MT6368_PMIC_RG_ADDA6_MTKAIF_TX_SYNC_WORD2_MASK            0x7
#define MT6368_PMIC_RG_ADDA6_MTKAIF_TX_SYNC_WORD2_SHIFT           4
#define MT6368_PMIC_R_AUD_SDM_MUTE_R_2ND_ADDR                     MT6368_AFE_SGEN_CFG0
#define MT6368_PMIC_R_AUD_SDM_MUTE_R_2ND_MASK                     0x1
#define MT6368_PMIC_R_AUD_SDM_MUTE_R_2ND_SHIFT                    2
#define MT6368_PMIC_R_AUD_SDM_MUTE_L_2ND_ADDR                     MT6368_AFE_SGEN_CFG0
#define MT6368_PMIC_R_AUD_SDM_MUTE_L_2ND_MASK                     0x1
#define MT6368_PMIC_R_AUD_SDM_MUTE_L_2ND_SHIFT                    3
#define MT6368_PMIC_R_AUD_SDM_MUTE_R_ADDR                         MT6368_AFE_SGEN_CFG0
#define MT6368_PMIC_R_AUD_SDM_MUTE_R_MASK                         0x1
#define MT6368_PMIC_R_AUD_SDM_MUTE_R_SHIFT                        4
#define MT6368_PMIC_R_AUD_SDM_MUTE_L_ADDR                         MT6368_AFE_SGEN_CFG0
#define MT6368_PMIC_R_AUD_SDM_MUTE_L_MASK                         0x1
#define MT6368_PMIC_R_AUD_SDM_MUTE_L_SHIFT                        5
#define MT6368_PMIC_C_MUTE_SW_CTL_ADDR                            MT6368_AFE_SGEN_CFG0
#define MT6368_PMIC_C_MUTE_SW_CTL_MASK                            0x1
#define MT6368_PMIC_C_MUTE_SW_CTL_SHIFT                           6
#define MT6368_PMIC_C_DAC_EN_CTL_ADDR                             MT6368_AFE_SGEN_CFG0
#define MT6368_PMIC_C_DAC_EN_CTL_MASK                             0x1
#define MT6368_PMIC_C_DAC_EN_CTL_SHIFT                            7
#define MT6368_PMIC_C_AMP_DIV_CH1_CTL_ADDR                        MT6368_AFE_SGEN_CFG1
#define MT6368_PMIC_C_AMP_DIV_CH1_CTL_MASK                        0xF
#define MT6368_PMIC_C_AMP_DIV_CH1_CTL_SHIFT                       0
#define MT6368_PMIC_C_FREQ_DIV_CH1_CTL_ADDR                       MT6368_AFE_SGEN_CFG2
#define MT6368_PMIC_C_FREQ_DIV_CH1_CTL_MASK                       0x1F
#define MT6368_PMIC_C_FREQ_DIV_CH1_CTL_SHIFT                      0
#define MT6368_PMIC_C_SGEN_RCH_INV_8BIT_ADDR                      MT6368_AFE_SGEN_CFG2
#define MT6368_PMIC_C_SGEN_RCH_INV_8BIT_MASK                      0x1
#define MT6368_PMIC_C_SGEN_RCH_INV_8BIT_SHIFT                     6
#define MT6368_PMIC_C_SGEN_RCH_INV_5BIT_ADDR                      MT6368_AFE_SGEN_CFG2
#define MT6368_PMIC_C_SGEN_RCH_INV_5BIT_MASK                      0x1
#define MT6368_PMIC_C_SGEN_RCH_INV_5BIT_SHIFT                     7
#define MT6368_PMIC_RG_AMIC_UL_ADC_CLK_SEL_ADDR                   MT6368_AFE_ADC_ASYNC_FIFO_CFG0
#define MT6368_PMIC_RG_AMIC_UL_ADC_CLK_SEL_MASK                   0x1
#define MT6368_PMIC_RG_AMIC_UL_ADC_CLK_SEL_SHIFT                  1
#define MT6368_PMIC_RG_UL_ASYNC_FIFO_SOFT_RST_ADDR                MT6368_AFE_ADC_ASYNC_FIFO_CFG0
#define MT6368_PMIC_RG_UL_ASYNC_FIFO_SOFT_RST_MASK                0x1
#define MT6368_PMIC_RG_UL_ASYNC_FIFO_SOFT_RST_SHIFT               4
#define MT6368_PMIC_RG_UL_ASYNC_FIFO_SOFT_RST_EN_ADDR             MT6368_AFE_ADC_ASYNC_FIFO_CFG0
#define MT6368_PMIC_RG_UL_ASYNC_FIFO_SOFT_RST_EN_MASK             0x1
#define MT6368_PMIC_RG_UL_ASYNC_FIFO_SOFT_RST_EN_SHIFT            5
#define MT6368_PMIC_RG_UL2_ASYNC_FIFO_SOFT_RST_ADDR               MT6368_AFE_ADC_ASYNC_FIFO_CFG1
#define MT6368_PMIC_RG_UL2_ASYNC_FIFO_SOFT_RST_MASK               0x1
#define MT6368_PMIC_RG_UL2_ASYNC_FIFO_SOFT_RST_SHIFT              4
#define MT6368_PMIC_RG_UL2_ASYNC_FIFO_SOFT_RST_EN_ADDR            MT6368_AFE_ADC_ASYNC_FIFO_CFG1
#define MT6368_PMIC_RG_UL2_ASYNC_FIFO_SOFT_RST_EN_MASK            0x1
#define MT6368_PMIC_RG_UL2_ASYNC_FIFO_SOFT_RST_EN_SHIFT           5
#define MT6368_PMIC_DCCLK_GEN_ON_ADDR                             MT6368_AFE_DCCLK_CFG0
#define MT6368_PMIC_DCCLK_GEN_ON_MASK                             0x1
#define MT6368_PMIC_DCCLK_GEN_ON_SHIFT                            0
#define MT6368_PMIC_DCCLK_PDN_ADDR                                MT6368_AFE_DCCLK_CFG0
#define MT6368_PMIC_DCCLK_PDN_MASK                                0x1
#define MT6368_PMIC_DCCLK_PDN_SHIFT                               1
#define MT6368_PMIC_DCCLK_REF_CK_SEL_ADDR                         MT6368_AFE_DCCLK_CFG0
#define MT6368_PMIC_DCCLK_REF_CK_SEL_MASK                         0x3
#define MT6368_PMIC_DCCLK_REF_CK_SEL_SHIFT                        2
#define MT6368_PMIC_DCCLK_INV_ADDR                                MT6368_AFE_DCCLK_CFG0
#define MT6368_PMIC_DCCLK_INV_MASK                                0x1
#define MT6368_PMIC_DCCLK_INV_SHIFT                               4
#define MT6368_PMIC_DCCLK_DIV_H_ADDR                              MT6368_AFE_DCCLK_CFG0
#define MT6368_PMIC_DCCLK_DIV_H_MASK                              0x7
#define MT6368_PMIC_DCCLK_DIV_H_SHIFT                             5
#define MT6368_PMIC_DCCLK_DIV_L_ADDR                              MT6368_AFE_DCCLK_CFG1
#define MT6368_PMIC_DCCLK_DIV_L_MASK                              0xFF
#define MT6368_PMIC_DCCLK_DIV_L_SHIFT                             0
#define MT6368_PMIC_DCCLK_PHASE_SEL_ADDR                          MT6368_AFE_DCCLK_CFG2
#define MT6368_PMIC_DCCLK_PHASE_SEL_MASK                          0xF
#define MT6368_PMIC_DCCLK_PHASE_SEL_SHIFT                         0
#define MT6368_PMIC_DCCLK_RESYNC_BYPASS_ADDR                      MT6368_AFE_DCCLK_CFG2
#define MT6368_PMIC_DCCLK_RESYNC_BYPASS_MASK                      0x1
#define MT6368_PMIC_DCCLK_RESYNC_BYPASS_SHIFT                     4
#define MT6368_PMIC_RESYNC_SRC_CK_INV_ADDR                        MT6368_AFE_DCCLK_CFG2
#define MT6368_PMIC_RESYNC_SRC_CK_INV_MASK                        0x1
#define MT6368_PMIC_RESYNC_SRC_CK_INV_SHIFT                       5
#define MT6368_PMIC_RESYNC_SRC_SEL_ADDR                           MT6368_AFE_DCCLK_CFG2
#define MT6368_PMIC_RESYNC_SRC_SEL_MASK                           0x3
#define MT6368_PMIC_RESYNC_SRC_SEL_SHIFT                          6
#define MT6368_PMIC_RG_AUD_PAD_TOP_PHASE_MODE_ADDR                MT6368_AUDIO_DIG_CFG0
#define MT6368_PMIC_RG_AUD_PAD_TOP_PHASE_MODE_MASK                0x7F
#define MT6368_PMIC_RG_AUD_PAD_TOP_PHASE_MODE_SHIFT               0
#define MT6368_PMIC_RG_AUD_PAD_TOP_DAT_MISO_LOOPBACK_ADDR         MT6368_AUDIO_DIG_CFG0
#define MT6368_PMIC_RG_AUD_PAD_TOP_DAT_MISO_LOOPBACK_MASK         0x1
#define MT6368_PMIC_RG_AUD_PAD_TOP_DAT_MISO_LOOPBACK_SHIFT        7
#define MT6368_PMIC_RG_AUD_PAD_TOP_PHASE_MODE2_ADDR               MT6368_AUDIO_DIG_CFG1
#define MT6368_PMIC_RG_AUD_PAD_TOP_PHASE_MODE2_MASK               0x7F
#define MT6368_PMIC_RG_AUD_PAD_TOP_PHASE_MODE2_SHIFT              0
#define MT6368_PMIC_RG_AUD_PAD_TOP_DAT_MISO2_LOOPBACK_ADDR        MT6368_AUDIO_DIG_CFG1
#define MT6368_PMIC_RG_AUD_PAD_TOP_DAT_MISO2_LOOPBACK_MASK        0x1
#define MT6368_PMIC_RG_AUD_PAD_TOP_DAT_MISO2_LOOPBACK_SHIFT       7
#define MT6368_PMIC_RG_AUD_PAD_TOP_PHASE_MODE3_ADDR               MT6368_AUDIO_DIG_CFG2
#define MT6368_PMIC_RG_AUD_PAD_TOP_PHASE_MODE3_MASK               0x7F
#define MT6368_PMIC_RG_AUD_PAD_TOP_PHASE_MODE3_SHIFT              0
#define MT6368_PMIC_RG_AUD_PAD_TOP_DAT_MISO3_LOOPBACK_ADDR        MT6368_AUDIO_DIG_CFG2
#define MT6368_PMIC_RG_AUD_PAD_TOP_DAT_MISO3_LOOPBACK_MASK        0x1
#define MT6368_PMIC_RG_AUD_PAD_TOP_DAT_MISO3_LOOPBACK_SHIFT       7
#define MT6368_PMIC_RG_AUD_PAD_TOP_TX_FIFO_ON_ADDR                MT6368_AFE_AUD_PAD_TOP
#define MT6368_PMIC_RG_AUD_PAD_TOP_TX_FIFO_ON_MASK                0x1
#define MT6368_PMIC_RG_AUD_PAD_TOP_TX_FIFO_ON_SHIFT               0
#define MT6368_PMIC_RG_AUD_PAD_TOP_MTKAIF_CLK_PROTOCOL2_ADDR      MT6368_AFE_AUD_PAD_TOP
#define MT6368_PMIC_RG_AUD_PAD_TOP_MTKAIF_CLK_PROTOCOL2_MASK      0x1
#define MT6368_PMIC_RG_AUD_PAD_TOP_MTKAIF_CLK_PROTOCOL2_SHIFT     1
#define MT6368_PMIC_RG_AUD_PAD_TOP_TX_FIFO_RSP_ADDR               MT6368_AFE_AUD_PAD_TOP
#define MT6368_PMIC_RG_AUD_PAD_TOP_TX_FIFO_RSP_MASK               0x7
#define MT6368_PMIC_RG_AUD_PAD_TOP_TX_FIFO_RSP_SHIFT              4
#define MT6368_PMIC_PAD_AUD_DAT_MISO1_ADDR                        MT6368_AFE_AUD_PAD_TOP_MON0
#define MT6368_PMIC_PAD_AUD_DAT_MISO1_MASK                        0x1
#define MT6368_PMIC_PAD_AUD_DAT_MISO1_SHIFT                       0
#define MT6368_PMIC_PAD_AUD_DAT_MISO2_ADDR                        MT6368_AFE_AUD_PAD_TOP_MON0
#define MT6368_PMIC_PAD_AUD_DAT_MISO2_MASK                        0x1
#define MT6368_PMIC_PAD_AUD_DAT_MISO2_SHIFT                       1
#define MT6368_PMIC_PAD_AUD_DAT_MISO3_ADDR                        MT6368_AFE_AUD_PAD_TOP_MON0
#define MT6368_PMIC_PAD_AUD_DAT_MISO3_MASK                        0x1
#define MT6368_PMIC_PAD_AUD_DAT_MISO3_SHIFT                       2
#define MT6368_PMIC_MTKAIFTX_FIFO_RD_EMPTY_ADDR                   MT6368_AFE_AUD_PAD_TOP_MON1
#define MT6368_PMIC_MTKAIFTX_FIFO_RD_EMPTY_MASK                   0x1
#define MT6368_PMIC_MTKAIFTX_FIFO_RD_EMPTY_SHIFT                  0
#define MT6368_PMIC_MTKAIFTX_FIFO_WR_FULL_ADDR                    MT6368_AFE_AUD_PAD_TOP_MON1
#define MT6368_PMIC_MTKAIFTX_FIFO_WR_FULL_MASK                    0x1
#define MT6368_PMIC_MTKAIFTX_FIFO_WR_FULL_SHIFT                   1
#define MT6368_PMIC_MTKAIFTX_FIFO_STARTED_ADDR                    MT6368_AFE_AUD_PAD_TOP_MON1
#define MT6368_PMIC_MTKAIFTX_FIFO_STARTED_MASK                    0x1
#define MT6368_PMIC_MTKAIFTX_FIFO_STARTED_SHIFT                   2
#define MT6368_PMIC_MTKAFITX_FIFO_RDACTIVE_ADDR                   MT6368_AFE_AUD_PAD_TOP_MON1
#define MT6368_PMIC_MTKAFITX_FIFO_RDACTIVE_MASK                   0x1
#define MT6368_PMIC_MTKAFITX_FIFO_RDACTIVE_SHIFT                  3
#define MT6368_PMIC_MTKAIFTX_FIFO_RD_PTR_ADDR                     MT6368_AFE_AUD_PAD_TOP_MON1
#define MT6368_PMIC_MTKAIFTX_FIFO_RD_PTR_MASK                     0xF
#define MT6368_PMIC_MTKAIFTX_FIFO_RD_PTR_SHIFT                    4
#define MT6368_PMIC_MTKAIFTX_FIFO_WR_PTR_ADDR                     MT6368_AFE_AUD_PAD_TOP_MON2
#define MT6368_PMIC_MTKAIFTX_FIFO_WR_PTR_MASK                     0xF
#define MT6368_PMIC_MTKAIFTX_FIFO_WR_PTR_SHIFT                    0
#define MT6368_PMIC_NLE_LCH_ON_ADDR                               MT6368_AFE_DL_NLE_CFG
#define MT6368_PMIC_NLE_LCH_ON_MASK                               0x1
#define MT6368_PMIC_NLE_LCH_ON_SHIFT                              0
#define MT6368_PMIC_NLE_LCH_CH_SEL_ADDR                           MT6368_AFE_DL_NLE_CFG
#define MT6368_PMIC_NLE_LCH_CH_SEL_MASK                           0x1
#define MT6368_PMIC_NLE_LCH_CH_SEL_SHIFT                          1
#define MT6368_PMIC_NLE_LCH_HPGAIN_SEL_ADDR                       MT6368_AFE_DL_NLE_CFG
#define MT6368_PMIC_NLE_LCH_HPGAIN_SEL_MASK                       0x1
#define MT6368_PMIC_NLE_LCH_HPGAIN_SEL_SHIFT                      2
#define MT6368_PMIC_NLE_RCH_ON_ADDR                               MT6368_AFE_DL_NLE_CFG
#define MT6368_PMIC_NLE_RCH_ON_MASK                               0x1
#define MT6368_PMIC_NLE_RCH_ON_SHIFT                              3
#define MT6368_PMIC_NLE_RCH_CH_SEL_ADDR                           MT6368_AFE_DL_NLE_CFG
#define MT6368_PMIC_NLE_RCH_CH_SEL_MASK                           0x1
#define MT6368_PMIC_NLE_RCH_CH_SEL_SHIFT                          4
#define MT6368_PMIC_NLE_RCH_HPGAIN_SEL_ADDR                       MT6368_AFE_DL_NLE_CFG
#define MT6368_PMIC_NLE_RCH_HPGAIN_SEL_MASK                       0x1
#define MT6368_PMIC_NLE_RCH_HPGAIN_SEL_SHIFT                      5
#define MT6368_PMIC_RCH_GAIN_ADDR                                 MT6368_AFE_DL_NLE_MON0
#define MT6368_PMIC_RCH_GAIN_MASK                                 0x1F
#define MT6368_PMIC_RCH_GAIN_SHIFT                                0
#define MT6368_PMIC_RCH_CH_INFO_ADDR                              MT6368_AFE_DL_NLE_MON0
#define MT6368_PMIC_RCH_CH_INFO_MASK                              0x1
#define MT6368_PMIC_RCH_CH_INFO_SHIFT                             5
#define MT6368_PMIC_RCH_VALID_ADDR                                MT6368_AFE_DL_NLE_MON0
#define MT6368_PMIC_RCH_VALID_MASK                                0x1
#define MT6368_PMIC_RCH_VALID_SHIFT                               6
#define MT6368_PMIC_LCH_GAIN_ADDR                                 MT6368_AFE_DL_NLE_MON1
#define MT6368_PMIC_LCH_GAIN_MASK                                 0x1F
#define MT6368_PMIC_LCH_GAIN_SHIFT                                0
#define MT6368_PMIC_LCH_CH_INFO_ADDR                              MT6368_AFE_DL_NLE_MON1
#define MT6368_PMIC_LCH_CH_INFO_MASK                              0x1
#define MT6368_PMIC_LCH_CH_INFO_SHIFT                             5
#define MT6368_PMIC_LCH_VALID_ADDR                                MT6368_AFE_DL_NLE_MON1
#define MT6368_PMIC_LCH_VALID_MASK                                0x1
#define MT6368_PMIC_LCH_VALID_SHIFT                               6
#define MT6368_PMIC_CK_CG_EN_MON_ADDR                             MT6368_AFE_CG_EN_MON
#define MT6368_PMIC_CK_CG_EN_MON_MASK                             0x3F
#define MT6368_PMIC_CK_CG_EN_MON_SHIFT                            0
#define MT6368_PMIC_RG_DMIC_ADC3_SOURCE_SEL_ADDR                  MT6368_AFE_MIC_ARRAY_CFG0
#define MT6368_PMIC_RG_DMIC_ADC3_SOURCE_SEL_MASK                  0x3
#define MT6368_PMIC_RG_DMIC_ADC3_SOURCE_SEL_SHIFT                 0
#define MT6368_PMIC_RG_DMIC_ADC2_SOURCE_SEL_ADDR                  MT6368_AFE_MIC_ARRAY_CFG0
#define MT6368_PMIC_RG_DMIC_ADC2_SOURCE_SEL_MASK                  0x3
#define MT6368_PMIC_RG_DMIC_ADC2_SOURCE_SEL_SHIFT                 2
#define MT6368_PMIC_RG_DMIC_ADC1_SOURCE_SEL_ADDR                  MT6368_AFE_MIC_ARRAY_CFG0
#define MT6368_PMIC_RG_DMIC_ADC1_SOURCE_SEL_MASK                  0x3
#define MT6368_PMIC_RG_DMIC_ADC1_SOURCE_SEL_SHIFT                 4
#define MT6368_PMIC_RG_AMIC_ADC3_SOURCE_SEL_ADDR                  MT6368_AFE_MIC_ARRAY_CFG0
#define MT6368_PMIC_RG_AMIC_ADC3_SOURCE_SEL_MASK                  0x3
#define MT6368_PMIC_RG_AMIC_ADC3_SOURCE_SEL_SHIFT                 6
#define MT6368_PMIC_RG_AMIC_ADC2_SOURCE_SEL_ADDR                  MT6368_AFE_MIC_ARRAY_CFG1
#define MT6368_PMIC_RG_AMIC_ADC2_SOURCE_SEL_MASK                  0x3
#define MT6368_PMIC_RG_AMIC_ADC2_SOURCE_SEL_SHIFT                 0
#define MT6368_PMIC_RG_AMIC_ADC1_SOURCE_SEL_ADDR                  MT6368_AFE_MIC_ARRAY_CFG1
#define MT6368_PMIC_RG_AMIC_ADC1_SOURCE_SEL_MASK                  0x3
#define MT6368_PMIC_RG_AMIC_ADC1_SOURCE_SEL_SHIFT                 2
#define MT6368_PMIC_RG_CHOP_CK_EN_ADDR                            MT6368_AFE_CHOP_CFG0
#define MT6368_PMIC_RG_CHOP_CK_EN_MASK                            0x1
#define MT6368_PMIC_RG_CHOP_CK_EN_SHIFT                           0
#define MT6368_PMIC_RG_CHOP_DIV_EN_ADDR                           MT6368_AFE_CHOP_CFG0
#define MT6368_PMIC_RG_CHOP_DIV_EN_MASK                           0x1
#define MT6368_PMIC_RG_CHOP_DIV_EN_SHIFT                          1
#define MT6368_PMIC_RG_CHOP_DIV_SEL_ADDR                          MT6368_AFE_CHOP_CFG0
#define MT6368_PMIC_RG_CHOP_DIV_SEL_MASK                          0x1F
#define MT6368_PMIC_RG_CHOP_DIV_SEL_SHIFT                         2
#define MT6368_PMIC_RG_ADDA_CH1_SEL_ADDR                          MT6368_AFE_MTKAIF_MUX_CFG0
#define MT6368_PMIC_RG_ADDA_CH1_SEL_MASK                          0x3
#define MT6368_PMIC_RG_ADDA_CH1_SEL_SHIFT                         0
#define MT6368_PMIC_RG_ADDA_CH2_SEL_ADDR                          MT6368_AFE_MTKAIF_MUX_CFG0
#define MT6368_PMIC_RG_ADDA_CH2_SEL_MASK                          0x3
#define MT6368_PMIC_RG_ADDA_CH2_SEL_SHIFT                         2
#define MT6368_PMIC_RG_ADDA_EN_SEL_ADDR                           MT6368_AFE_MTKAIF_MUX_CFG0
#define MT6368_PMIC_RG_ADDA_EN_SEL_MASK                           0x1
#define MT6368_PMIC_RG_ADDA_EN_SEL_SHIFT                          4
#define MT6368_PMIC_RG_ADDA6_CH1_SEL_ADDR                         MT6368_AFE_MTKAIF_MUX_CFG1
#define MT6368_PMIC_RG_ADDA6_CH1_SEL_MASK                         0x3
#define MT6368_PMIC_RG_ADDA6_CH1_SEL_SHIFT                        0
#define MT6368_PMIC_RG_ADDA6_CH2_SEL_ADDR                         MT6368_AFE_MTKAIF_MUX_CFG1
#define MT6368_PMIC_RG_ADDA6_CH2_SEL_MASK                         0x3
#define MT6368_PMIC_RG_ADDA6_CH2_SEL_SHIFT                        2
#define MT6368_PMIC_RG_ADDA6_EN_SEL_ADDR                          MT6368_AFE_MTKAIF_MUX_CFG1
#define MT6368_PMIC_RG_ADDA6_EN_SEL_MASK                          0x1
#define MT6368_PMIC_RG_ADDA6_EN_SEL_SHIFT                         4
#define MT6368_PMIC_AUDIO_DIG_2_ANA_ID_ADDR                       MT6368_AUDIO_DIG_2_ANA_ID
#define MT6368_PMIC_AUDIO_DIG_2_ANA_ID_MASK                       0xFF
#define MT6368_PMIC_AUDIO_DIG_2_ANA_ID_SHIFT                      0
#define MT6368_PMIC_AUDIO_DIG_2_DIG_ID_ADDR                       MT6368_AUDIO_DIG_2_DIG_ID
#define MT6368_PMIC_AUDIO_DIG_2_DIG_ID_MASK                       0xFF
#define MT6368_PMIC_AUDIO_DIG_2_DIG_ID_SHIFT                      0
#define MT6368_PMIC_AUDIO_DIG_2_ANA_MINOR_REV_ADDR                MT6368_AUDIO_DIG_2_ANA_REV
#define MT6368_PMIC_AUDIO_DIG_2_ANA_MINOR_REV_MASK                0xF
#define MT6368_PMIC_AUDIO_DIG_2_ANA_MINOR_REV_SHIFT               0
#define MT6368_PMIC_AUDIO_DIG_2_ANA_MAJOR_REV_ADDR                MT6368_AUDIO_DIG_2_ANA_REV
#define MT6368_PMIC_AUDIO_DIG_2_ANA_MAJOR_REV_MASK                0xF
#define MT6368_PMIC_AUDIO_DIG_2_ANA_MAJOR_REV_SHIFT               4
#define MT6368_PMIC_AUDIO_DIG_2_DIG_MINOR_REV_ADDR                MT6368_AUDIO_DIG_2_DIG_REV
#define MT6368_PMIC_AUDIO_DIG_2_DIG_MINOR_REV_MASK                0xF
#define MT6368_PMIC_AUDIO_DIG_2_DIG_MINOR_REV_SHIFT               0
#define MT6368_PMIC_AUDIO_DIG_2_DIG_MAJOR_REV_ADDR                MT6368_AUDIO_DIG_2_DIG_REV
#define MT6368_PMIC_AUDIO_DIG_2_DIG_MAJOR_REV_MASK                0xF
#define MT6368_PMIC_AUDIO_DIG_2_DIG_MAJOR_REV_SHIFT               4
#define MT6368_PMIC_AUDIO_DIG_2_DSN_CBS_ADDR                      MT6368_AUDIO_DIG_2_DSN_DBI
#define MT6368_PMIC_AUDIO_DIG_2_DSN_CBS_MASK                      0x3
#define MT6368_PMIC_AUDIO_DIG_2_DSN_CBS_SHIFT                     0
#define MT6368_PMIC_AUDIO_DIG_2_DSN_BIX_ADDR                      MT6368_AUDIO_DIG_2_DSN_DBI
#define MT6368_PMIC_AUDIO_DIG_2_DSN_BIX_MASK                      0x3
#define MT6368_PMIC_AUDIO_DIG_2_DSN_BIX_SHIFT                     2
#define MT6368_PMIC_AUDIO_DIG_2_DSN_ESP_ADDR                      MT6368_AUDIO_DIG_2_DSN_ESP
#define MT6368_PMIC_AUDIO_DIG_2_DSN_ESP_MASK                      0xFF
#define MT6368_PMIC_AUDIO_DIG_2_DSN_ESP_SHIFT                     0
#define MT6368_PMIC_AUDIO_DIG_2_DSN_FPI_ADDR                      MT6368_AUDIO_DIG_2_DSN_FPI
#define MT6368_PMIC_AUDIO_DIG_2_DSN_FPI_MASK                      0xFF
#define MT6368_PMIC_AUDIO_DIG_2_DSN_FPI_SHIFT                     0
#define MT6368_PMIC_AUDIO_DIG_2_DSN_DXI_ADDR                      MT6368_AUDIO_DIG_2_DSN_DXI
#define MT6368_PMIC_AUDIO_DIG_2_DSN_DXI_MASK                      0xFF
#define MT6368_PMIC_AUDIO_DIG_2_DSN_DXI_SHIFT                     0
#define MT6368_PMIC_RG_UP8X_SYNC_WORD_L_ADDR                      MT6368_AFE_PMIC_NEWIF_CFG0
#define MT6368_PMIC_RG_UP8X_SYNC_WORD_L_MASK                      0xFF
#define MT6368_PMIC_RG_UP8X_SYNC_WORD_L_SHIFT                     0
#define MT6368_PMIC_RG_UP8X_SYNC_WORD_H_ADDR                      MT6368_AFE_PMIC_NEWIF_CFG1
#define MT6368_PMIC_RG_UP8X_SYNC_WORD_H_MASK                      0xFF
#define MT6368_PMIC_RG_UP8X_SYNC_WORD_H_SHIFT                     0
#define MT6368_PMIC_RG_VOW_INTR_MODE_SEL_ADDR                     MT6368_AFE_VOW_TOP_CON0
#define MT6368_PMIC_RG_VOW_INTR_MODE_SEL_MASK                     0x3
#define MT6368_PMIC_RG_VOW_INTR_MODE_SEL_SHIFT                    2
#define MT6368_PMIC_VOW_INTR_SW_VAL_ADDR                          MT6368_AFE_VOW_TOP_CON0
#define MT6368_PMIC_VOW_INTR_SW_VAL_MASK                          0x1
#define MT6368_PMIC_VOW_INTR_SW_VAL_SHIFT                         6
#define MT6368_PMIC_VOW_INTR_SW_MODE_ADDR                         MT6368_AFE_VOW_TOP_CON0
#define MT6368_PMIC_VOW_INTR_SW_MODE_MASK                         0x1
#define MT6368_PMIC_VOW_INTR_SW_MODE_SHIFT                        7
#define MT6368_PMIC_VOW_LOOP_BACK_MODE_ADDR                       MT6368_AFE_VOW_TOP_CON1
#define MT6368_PMIC_VOW_LOOP_BACK_MODE_MASK                       0x1
#define MT6368_PMIC_VOW_LOOP_BACK_MODE_SHIFT                      0
#define MT6368_PMIC_VOW_SDM_3_LEVEL_ADDR                          MT6368_AFE_VOW_TOP_CON1
#define MT6368_PMIC_VOW_SDM_3_LEVEL_MASK                          0x1
#define MT6368_PMIC_VOW_SDM_3_LEVEL_SHIFT                         1
#define MT6368_PMIC_VOW_CIC_MODE_SEL_ADDR                         MT6368_AFE_VOW_TOP_CON1
#define MT6368_PMIC_VOW_CIC_MODE_SEL_MASK                         0x3
#define MT6368_PMIC_VOW_CIC_MODE_SEL_SHIFT                        2
#define MT6368_PMIC_MAIN_DMIC_CK_VOW_SEL_ADDR                     MT6368_AFE_VOW_TOP_CON1
#define MT6368_PMIC_MAIN_DMIC_CK_VOW_SEL_MASK                     0x1
#define MT6368_PMIC_MAIN_DMIC_CK_VOW_SEL_SHIFT                    4
#define MT6368_PMIC_VOW_DMIC_CK_SEL_ADDR                          MT6368_AFE_VOW_TOP_CON1
#define MT6368_PMIC_VOW_DMIC_CK_SEL_MASK                          0x3
#define MT6368_PMIC_VOW_DMIC_CK_SEL_SHIFT                         5
#define MT6368_PMIC_PDN_VOW_ADDR                                  MT6368_AFE_VOW_TOP_CON1
#define MT6368_PMIC_PDN_VOW_MASK                                  0x1
#define MT6368_PMIC_PDN_VOW_SHIFT                                 7
#define MT6368_PMIC_VOW_ON_CH1_ADDR                               MT6368_AFE_VOW_TOP_CON2
#define MT6368_PMIC_VOW_ON_CH1_MASK                               0x1
#define MT6368_PMIC_VOW_ON_CH1_SHIFT                              0
#define MT6368_PMIC_SAMPLE_BASE_MODE_CH1_ADDR                     MT6368_AFE_VOW_TOP_CON2
#define MT6368_PMIC_SAMPLE_BASE_MODE_CH1_MASK                     0x1
#define MT6368_PMIC_SAMPLE_BASE_MODE_CH1_SHIFT                    1
#define MT6368_PMIC_S_N_VALUE_RST_CH1_ADDR                        MT6368_AFE_VOW_TOP_CON2
#define MT6368_PMIC_S_N_VALUE_RST_CH1_MASK                        0x1
#define MT6368_PMIC_S_N_VALUE_RST_CH1_SHIFT                       2
#define MT6368_PMIC_VOW_INTR_CLR_CH1_ADDR                         MT6368_AFE_VOW_TOP_CON2
#define MT6368_PMIC_VOW_INTR_CLR_CH1_MASK                         0x1
#define MT6368_PMIC_VOW_INTR_CLR_CH1_SHIFT                        3
#define MT6368_PMIC_VOW_INTR_SOURCE_SEL_CH1_ADDR                  MT6368_AFE_VOW_TOP_CON2
#define MT6368_PMIC_VOW_INTR_SOURCE_SEL_CH1_MASK                  0x1
#define MT6368_PMIC_VOW_INTR_SOURCE_SEL_CH1_SHIFT                 4
#define MT6368_PMIC_VOW_ADC_CLK_INV_CH1_ADDR                      MT6368_AFE_VOW_TOP_CON2
#define MT6368_PMIC_VOW_ADC_CLK_INV_CH1_MASK                      0x1
#define MT6368_PMIC_VOW_ADC_CLK_INV_CH1_SHIFT                     5
#define MT6368_PMIC_VOW_CK_PDN_CH1_ADDR                           MT6368_AFE_VOW_TOP_CON2
#define MT6368_PMIC_VOW_CK_PDN_CH1_MASK                           0x1
#define MT6368_PMIC_VOW_CK_PDN_CH1_SHIFT                          6
#define MT6368_PMIC_VOW_ADC_CK_PDN_CH1_ADDR                       MT6368_AFE_VOW_TOP_CON2
#define MT6368_PMIC_VOW_ADC_CK_PDN_CH1_MASK                       0x1
#define MT6368_PMIC_VOW_ADC_CK_PDN_CH1_SHIFT                      7
#define MT6368_PMIC_VOW_DIGMIC_CK_PHASE_SEL_CH1_ADDR              MT6368_AFE_VOW_TOP_CON3
#define MT6368_PMIC_VOW_DIGMIC_CK_PHASE_SEL_CH1_MASK              0x1F
#define MT6368_PMIC_VOW_DIGMIC_CK_PHASE_SEL_CH1_SHIFT             0
#define MT6368_PMIC_VOW_CK_DIV_RST_CH1_ADDR                       MT6368_AFE_VOW_TOP_CON3
#define MT6368_PMIC_VOW_CK_DIV_RST_CH1_MASK                       0x1
#define MT6368_PMIC_VOW_CK_DIV_RST_CH1_SHIFT                      5
#define MT6368_PMIC_VOW_DIGMIC_ON_CH1_ADDR                        MT6368_AFE_VOW_TOP_CON3
#define MT6368_PMIC_VOW_DIGMIC_ON_CH1_MASK                        0x1
#define MT6368_PMIC_VOW_DIGMIC_ON_CH1_SHIFT                       6
#define MT6368_PMIC_VOW_DMIC0_CK_PDN_ADDR                         MT6368_AFE_VOW_TOP_CON3
#define MT6368_PMIC_VOW_DMIC0_CK_PDN_MASK                         0x1
#define MT6368_PMIC_VOW_DMIC0_CK_PDN_SHIFT                        7
#define MT6368_PMIC_VOW_ON_CH2_ADDR                               MT6368_AFE_VOW_TOP_CON4
#define MT6368_PMIC_VOW_ON_CH2_MASK                               0x1
#define MT6368_PMIC_VOW_ON_CH2_SHIFT                              0
#define MT6368_PMIC_SAMPLE_BASE_MODE_CH2_ADDR                     MT6368_AFE_VOW_TOP_CON4
#define MT6368_PMIC_SAMPLE_BASE_MODE_CH2_MASK                     0x1
#define MT6368_PMIC_SAMPLE_BASE_MODE_CH2_SHIFT                    1
#define MT6368_PMIC_S_N_VALUE_RST_CH2_ADDR                        MT6368_AFE_VOW_TOP_CON4
#define MT6368_PMIC_S_N_VALUE_RST_CH2_MASK                        0x1
#define MT6368_PMIC_S_N_VALUE_RST_CH2_SHIFT                       2
#define MT6368_PMIC_VOW_INTR_CLR_CH2_ADDR                         MT6368_AFE_VOW_TOP_CON4
#define MT6368_PMIC_VOW_INTR_CLR_CH2_MASK                         0x1
#define MT6368_PMIC_VOW_INTR_CLR_CH2_SHIFT                        3
#define MT6368_PMIC_VOW_INTR_SOURCE_SEL_CH2_ADDR                  MT6368_AFE_VOW_TOP_CON4
#define MT6368_PMIC_VOW_INTR_SOURCE_SEL_CH2_MASK                  0x1
#define MT6368_PMIC_VOW_INTR_SOURCE_SEL_CH2_SHIFT                 4
#define MT6368_PMIC_VOW_ADC_CLK_INV_CH2_ADDR                      MT6368_AFE_VOW_TOP_CON4
#define MT6368_PMIC_VOW_ADC_CLK_INV_CH2_MASK                      0x1
#define MT6368_PMIC_VOW_ADC_CLK_INV_CH2_SHIFT                     5
#define MT6368_PMIC_VOW_CK_PDN_CH2_ADDR                           MT6368_AFE_VOW_TOP_CON4
#define MT6368_PMIC_VOW_CK_PDN_CH2_MASK                           0x1
#define MT6368_PMIC_VOW_CK_PDN_CH2_SHIFT                          6
#define MT6368_PMIC_VOW_ADC_CK_PDN_CH2_ADDR                       MT6368_AFE_VOW_TOP_CON4
#define MT6368_PMIC_VOW_ADC_CK_PDN_CH2_MASK                       0x1
#define MT6368_PMIC_VOW_ADC_CK_PDN_CH2_SHIFT                      7
#define MT6368_PMIC_VOW_DIGMIC_CK_PHASE_SEL_CH2_ADDR              MT6368_AFE_VOW_TOP_CON5
#define MT6368_PMIC_VOW_DIGMIC_CK_PHASE_SEL_CH2_MASK              0x1F
#define MT6368_PMIC_VOW_DIGMIC_CK_PHASE_SEL_CH2_SHIFT             0
#define MT6368_PMIC_VOW_CK_DIV_RST_CH2_ADDR                       MT6368_AFE_VOW_TOP_CON5
#define MT6368_PMIC_VOW_CK_DIV_RST_CH2_MASK                       0x1
#define MT6368_PMIC_VOW_CK_DIV_RST_CH2_SHIFT                      5
#define MT6368_PMIC_VOW_DIGMIC_ON_CH2_ADDR                        MT6368_AFE_VOW_TOP_CON5
#define MT6368_PMIC_VOW_DIGMIC_ON_CH2_MASK                        0x1
#define MT6368_PMIC_VOW_DIGMIC_ON_CH2_SHIFT                       6
#define MT6368_PMIC_VOW_DMIC1_CK_PDN_ADDR                         MT6368_AFE_VOW_TOP_CON5
#define MT6368_PMIC_VOW_DMIC1_CK_PDN_MASK                         0x1
#define MT6368_PMIC_VOW_DMIC1_CK_PDN_SHIFT                        7
#define MT6368_PMIC_VOW_P2_SNRDET_AUTO_PDN_ADDR                   MT6368_AFE_VOW_TOP_CON6
#define MT6368_PMIC_VOW_P2_SNRDET_AUTO_PDN_MASK                   0x1
#define MT6368_PMIC_VOW_P2_SNRDET_AUTO_PDN_SHIFT                  0
#define MT6368_PMIC_VOW_TXIF_SCK_DIV_ADDR                         MT6368_AFE_VOW_TOP_CON6
#define MT6368_PMIC_VOW_TXIF_SCK_DIV_MASK                         0x1F
#define MT6368_PMIC_VOW_TXIF_SCK_DIV_SHIFT                        3
#define MT6368_PMIC_VOW_TXIF_MONO_ADDR                            MT6368_AFE_VOW_TOP_CON7
#define MT6368_PMIC_VOW_TXIF_MONO_MASK                            0x1
#define MT6368_PMIC_VOW_TXIF_MONO_SHIFT                           1
#define MT6368_PMIC_VOW_ADC_TESTCK_SEL_ADDR                       MT6368_AFE_VOW_TOP_CON7
#define MT6368_PMIC_VOW_ADC_TESTCK_SEL_MASK                       0x1
#define MT6368_PMIC_VOW_ADC_TESTCK_SEL_SHIFT                      3
#define MT6368_PMIC_VOW_ADC_TESTCK_SRC_SEL_ADDR                   MT6368_AFE_VOW_TOP_CON7
#define MT6368_PMIC_VOW_ADC_TESTCK_SRC_SEL_MASK                   0x7
#define MT6368_PMIC_VOW_ADC_TESTCK_SRC_SEL_SHIFT                  4
#define MT6368_PMIC_VOW_TXIF_SCK_INV_ADDR                         MT6368_AFE_VOW_TOP_CON7
#define MT6368_PMIC_VOW_TXIF_SCK_INV_MASK                         0x1
#define MT6368_PMIC_VOW_TXIF_SCK_INV_SHIFT                        7
#define MT6368_PMIC_RG_VOW_AMIC_ADC2_SOURCE_SEL_ADDR              MT6368_AFE_VOW_TOP_CON8
#define MT6368_PMIC_RG_VOW_AMIC_ADC2_SOURCE_SEL_MASK              0x3
#define MT6368_PMIC_RG_VOW_AMIC_ADC2_SOURCE_SEL_SHIFT             0
#define MT6368_PMIC_RG_VOW_AMIC_ADC1_SOURCE_SEL_ADDR              MT6368_AFE_VOW_TOP_CON8
#define MT6368_PMIC_RG_VOW_AMIC_ADC1_SOURCE_SEL_MASK              0x3
#define MT6368_PMIC_RG_VOW_AMIC_ADC1_SOURCE_SEL_SHIFT             4
#define MT6368_PMIC_RG_BUCK_DVFS_HW_CNT_THR_ADDR                  MT6368_AFE_VOW_TOP_CON9
#define MT6368_PMIC_RG_BUCK_DVFS_HW_CNT_THR_MASK                  0x3F
#define MT6368_PMIC_RG_BUCK_DVFS_HW_CNT_THR_SHIFT                 0
#define MT6368_PMIC_RG_BUCK_DVFS_DONE_HW_MODE_ADDR                MT6368_AFE_VOW_TOP_CON9
#define MT6368_PMIC_RG_BUCK_DVFS_DONE_HW_MODE_MASK                0x1
#define MT6368_PMIC_RG_BUCK_DVFS_DONE_HW_MODE_SHIFT               6
#define MT6368_PMIC_RG_BUCK_DVFS_DONE_SW_CTL_ADDR                 MT6368_AFE_VOW_TOP_CON9
#define MT6368_PMIC_RG_BUCK_DVFS_DONE_SW_CTL_MASK                 0x1
#define MT6368_PMIC_RG_BUCK_DVFS_DONE_SW_CTL_SHIFT                7
#define MT6368_PMIC_VOW_INTR_FLAG_CH2_ADDR                        MT6368_AFE_VOW_TOP_MON0
#define MT6368_PMIC_VOW_INTR_FLAG_CH2_MASK                        0x1
#define MT6368_PMIC_VOW_INTR_FLAG_CH2_SHIFT                       0
#define MT6368_PMIC_VOW_INTR_FLAG_CH1_ADDR                        MT6368_AFE_VOW_TOP_MON0
#define MT6368_PMIC_VOW_INTR_FLAG_CH1_MASK                        0x1
#define MT6368_PMIC_VOW_INTR_FLAG_CH1_SHIFT                       1
#define MT6368_PMIC_VOW_INTR_ADDR                                 MT6368_AFE_VOW_TOP_MON0
#define MT6368_PMIC_VOW_INTR_MASK                                 0x1
#define MT6368_PMIC_VOW_INTR_SHIFT                                4
#define MT6368_PMIC_BUCK_DVFS_DONE_ADDR                           MT6368_AFE_VOW_TOP_MON0
#define MT6368_PMIC_BUCK_DVFS_DONE_MASK                           0x1
#define MT6368_PMIC_BUCK_DVFS_DONE_SHIFT                          7
#define MT6368_PMIC_AMPREF_CH1_L_ADDR                             MT6368_AFE_VOW_VAD_CFG0
#define MT6368_PMIC_AMPREF_CH1_L_MASK                             0xFF
#define MT6368_PMIC_AMPREF_CH1_L_SHIFT                            0
#define MT6368_PMIC_AMPREF_CH1_H_ADDR                             MT6368_AFE_VOW_VAD_CFG1
#define MT6368_PMIC_AMPREF_CH1_H_MASK                             0xFF
#define MT6368_PMIC_AMPREF_CH1_H_SHIFT                            0
#define MT6368_PMIC_AMPREF_CH2_L_ADDR                             MT6368_AFE_VOW_VAD_CFG2
#define MT6368_PMIC_AMPREF_CH2_L_MASK                             0xFF
#define MT6368_PMIC_AMPREF_CH2_L_SHIFT                            0
#define MT6368_PMIC_AMPREF_CH2_H_ADDR                             MT6368_AFE_VOW_VAD_CFG3
#define MT6368_PMIC_AMPREF_CH2_H_MASK                             0xFF
#define MT6368_PMIC_AMPREF_CH2_H_SHIFT                            0
#define MT6368_PMIC_TIMERINI_CH1_L_ADDR                           MT6368_AFE_VOW_VAD_CFG4
#define MT6368_PMIC_TIMERINI_CH1_L_MASK                           0xFF
#define MT6368_PMIC_TIMERINI_CH1_L_SHIFT                          0
#define MT6368_PMIC_TIMERINI_CH1_H_ADDR                           MT6368_AFE_VOW_VAD_CFG5
#define MT6368_PMIC_TIMERINI_CH1_H_MASK                           0xFF
#define MT6368_PMIC_TIMERINI_CH1_H_SHIFT                          0
#define MT6368_PMIC_TIMERINI_CH2_L_ADDR                           MT6368_AFE_VOW_VAD_CFG6
#define MT6368_PMIC_TIMERINI_CH2_L_MASK                           0xFF
#define MT6368_PMIC_TIMERINI_CH2_L_SHIFT                          0
#define MT6368_PMIC_TIMERINI_CH2_H_ADDR                           MT6368_AFE_VOW_VAD_CFG7
#define MT6368_PMIC_TIMERINI_CH2_H_MASK                           0xFF
#define MT6368_PMIC_TIMERINI_CH2_H_SHIFT                          0
#define MT6368_PMIC_A_INI_CH1_ADDR                                MT6368_AFE_VOW_VAD_CFG8
#define MT6368_PMIC_A_INI_CH1_MASK                                0x7
#define MT6368_PMIC_A_INI_CH1_SHIFT                               0
#define MT6368_PMIC_B_INI_CH1_ADDR                                MT6368_AFE_VOW_VAD_CFG8
#define MT6368_PMIC_B_INI_CH1_MASK                                0x7
#define MT6368_PMIC_B_INI_CH1_SHIFT                               4
#define MT6368_PMIC_A_DEFAULT_CH1_ADDR                            MT6368_AFE_VOW_VAD_CFG9
#define MT6368_PMIC_A_DEFAULT_CH1_MASK                            0x7
#define MT6368_PMIC_A_DEFAULT_CH1_SHIFT                           0
#define MT6368_PMIC_B_DEFAULT_CH1_ADDR                            MT6368_AFE_VOW_VAD_CFG9
#define MT6368_PMIC_B_DEFAULT_CH1_MASK                            0x7
#define MT6368_PMIC_B_DEFAULT_CH1_SHIFT                           4
#define MT6368_PMIC_VOW_IRQ_LATCH_SNR_EN_CH1_ADDR                 MT6368_AFE_VOW_VAD_CFG9
#define MT6368_PMIC_VOW_IRQ_LATCH_SNR_EN_CH1_MASK                 0x1
#define MT6368_PMIC_VOW_IRQ_LATCH_SNR_EN_CH1_SHIFT                7
#define MT6368_PMIC_A_INI_CH2_ADDR                                MT6368_AFE_VOW_VAD_CFG10
#define MT6368_PMIC_A_INI_CH2_MASK                                0x7
#define MT6368_PMIC_A_INI_CH2_SHIFT                               0
#define MT6368_PMIC_B_INI_CH2_ADDR                                MT6368_AFE_VOW_VAD_CFG10
#define MT6368_PMIC_B_INI_CH2_MASK                                0x7
#define MT6368_PMIC_B_INI_CH2_SHIFT                               4
#define MT6368_PMIC_A_DEFAULT_CH2_ADDR                            MT6368_AFE_VOW_VAD_CFG11
#define MT6368_PMIC_A_DEFAULT_CH2_MASK                            0x7
#define MT6368_PMIC_A_DEFAULT_CH2_SHIFT                           0
#define MT6368_PMIC_B_DEFAULT_CH2_ADDR                            MT6368_AFE_VOW_VAD_CFG11
#define MT6368_PMIC_B_DEFAULT_CH2_MASK                            0x7
#define MT6368_PMIC_B_DEFAULT_CH2_SHIFT                           4
#define MT6368_PMIC_VOW_IRQ_LATCH_SNR_EN_CH2_ADDR                 MT6368_AFE_VOW_VAD_CFG11
#define MT6368_PMIC_VOW_IRQ_LATCH_SNR_EN_CH2_MASK                 0x1
#define MT6368_PMIC_VOW_IRQ_LATCH_SNR_EN_CH2_SHIFT                7
#define MT6368_PMIC_K_ALPHA_FALL_CH1_ADDR                         MT6368_AFE_VOW_VAD_CFG12
#define MT6368_PMIC_K_ALPHA_FALL_CH1_MASK                         0xF
#define MT6368_PMIC_K_ALPHA_FALL_CH1_SHIFT                        0
#define MT6368_PMIC_K_ALPHA_RISE_CH1_ADDR                         MT6368_AFE_VOW_VAD_CFG12
#define MT6368_PMIC_K_ALPHA_RISE_CH1_MASK                         0xF
#define MT6368_PMIC_K_ALPHA_RISE_CH1_SHIFT                        4
#define MT6368_PMIC_K_BETA_FALL_CH1_ADDR                          MT6368_AFE_VOW_VAD_CFG13
#define MT6368_PMIC_K_BETA_FALL_CH1_MASK                          0xF
#define MT6368_PMIC_K_BETA_FALL_CH1_SHIFT                         0
#define MT6368_PMIC_K_BETA_RISE_CH1_ADDR                          MT6368_AFE_VOW_VAD_CFG13
#define MT6368_PMIC_K_BETA_RISE_CH1_MASK                          0xF
#define MT6368_PMIC_K_BETA_RISE_CH1_SHIFT                         4
#define MT6368_PMIC_K_ALPHA_FALL_CH2_ADDR                         MT6368_AFE_VOW_VAD_CFG14
#define MT6368_PMIC_K_ALPHA_FALL_CH2_MASK                         0xF
#define MT6368_PMIC_K_ALPHA_FALL_CH2_SHIFT                        0
#define MT6368_PMIC_K_ALPHA_RISE_CH2_ADDR                         MT6368_AFE_VOW_VAD_CFG14
#define MT6368_PMIC_K_ALPHA_RISE_CH2_MASK                         0xF
#define MT6368_PMIC_K_ALPHA_RISE_CH2_SHIFT                        4
#define MT6368_PMIC_K_BETA_FALL_CH2_ADDR                          MT6368_AFE_VOW_VAD_CFG15
#define MT6368_PMIC_K_BETA_FALL_CH2_MASK                          0xF
#define MT6368_PMIC_K_BETA_FALL_CH2_SHIFT                         0
#define MT6368_PMIC_K_BETA_RISE_CH2_ADDR                          MT6368_AFE_VOW_VAD_CFG15
#define MT6368_PMIC_K_BETA_RISE_CH2_MASK                          0xF
#define MT6368_PMIC_K_BETA_RISE_CH2_SHIFT                         4
#define MT6368_PMIC_N_MIN_CH1_L_ADDR                              MT6368_AFE_VOW_VAD_CFG16
#define MT6368_PMIC_N_MIN_CH1_L_MASK                              0xFF
#define MT6368_PMIC_N_MIN_CH1_L_SHIFT                             0
#define MT6368_PMIC_N_MIN_CH1_H_ADDR                              MT6368_AFE_VOW_VAD_CFG17
#define MT6368_PMIC_N_MIN_CH1_H_MASK                              0xFF
#define MT6368_PMIC_N_MIN_CH1_H_SHIFT                             0
#define MT6368_PMIC_N_MIN_CH2_L_ADDR                              MT6368_AFE_VOW_VAD_CFG18
#define MT6368_PMIC_N_MIN_CH2_L_MASK                              0xFF
#define MT6368_PMIC_N_MIN_CH2_L_SHIFT                             0
#define MT6368_PMIC_N_MIN_CH2_H_ADDR                              MT6368_AFE_VOW_VAD_CFG19
#define MT6368_PMIC_N_MIN_CH2_H_MASK                              0xFF
#define MT6368_PMIC_N_MIN_CH2_H_SHIFT                             0
#define MT6368_PMIC_VOW_SN_INI_CFG_VAL_CH1_L_ADDR                 MT6368_AFE_VOW_VAD_CFG20
#define MT6368_PMIC_VOW_SN_INI_CFG_VAL_CH1_L_MASK                 0xFF
#define MT6368_PMIC_VOW_SN_INI_CFG_VAL_CH1_L_SHIFT                0
#define MT6368_PMIC_VOW_SN_INI_CFG_VAL_CH1_H_ADDR                 MT6368_AFE_VOW_VAD_CFG21
#define MT6368_PMIC_VOW_SN_INI_CFG_VAL_CH1_H_MASK                 0x7F
#define MT6368_PMIC_VOW_SN_INI_CFG_VAL_CH1_H_SHIFT                0
#define MT6368_PMIC_VOW_SN_INI_CFG_EN_CH1_ADDR                    MT6368_AFE_VOW_VAD_CFG21
#define MT6368_PMIC_VOW_SN_INI_CFG_EN_CH1_MASK                    0x1
#define MT6368_PMIC_VOW_SN_INI_CFG_EN_CH1_SHIFT                   7
#define MT6368_PMIC_VOW_SN_INI_CFG_VAL_CH2_L_ADDR                 MT6368_AFE_VOW_VAD_CFG22
#define MT6368_PMIC_VOW_SN_INI_CFG_VAL_CH2_L_MASK                 0xFF
#define MT6368_PMIC_VOW_SN_INI_CFG_VAL_CH2_L_SHIFT                0
#define MT6368_PMIC_VOW_SN_INI_CFG_VAL_CH2_H_ADDR                 MT6368_AFE_VOW_VAD_CFG23
#define MT6368_PMIC_VOW_SN_INI_CFG_VAL_CH2_H_MASK                 0x7F
#define MT6368_PMIC_VOW_SN_INI_CFG_VAL_CH2_H_SHIFT                0
#define MT6368_PMIC_VOW_SN_INI_CFG_EN_CH2_ADDR                    MT6368_AFE_VOW_VAD_CFG23
#define MT6368_PMIC_VOW_SN_INI_CFG_EN_CH2_MASK                    0x1
#define MT6368_PMIC_VOW_SN_INI_CFG_EN_CH2_SHIFT                   7
#define MT6368_PMIC_K_GAMMA_CH2_ADDR                              MT6368_AFE_VOW_VAD_CFG24
#define MT6368_PMIC_K_GAMMA_CH2_MASK                              0xF
#define MT6368_PMIC_K_GAMMA_CH2_SHIFT                             0
#define MT6368_PMIC_K_GAMMA_CH1_ADDR                              MT6368_AFE_VOW_VAD_CFG24
#define MT6368_PMIC_K_GAMMA_CH1_MASK                              0xF
#define MT6368_PMIC_K_GAMMA_CH1_SHIFT                             4
#define MT6368_PMIC_VOW_DOWNCNT_CH1_L_ADDR                        MT6368_AFE_VOW_VAD_MON0
#define MT6368_PMIC_VOW_DOWNCNT_CH1_L_MASK                        0xFF
#define MT6368_PMIC_VOW_DOWNCNT_CH1_L_SHIFT                       0
#define MT6368_PMIC_VOW_DOWNCNT_CH1_H_ADDR                        MT6368_AFE_VOW_VAD_MON1
#define MT6368_PMIC_VOW_DOWNCNT_CH1_H_MASK                        0xFF
#define MT6368_PMIC_VOW_DOWNCNT_CH1_H_SHIFT                       0
#define MT6368_PMIC_VOW_DOWNCNT_CH2_L_ADDR                        MT6368_AFE_VOW_VAD_MON2
#define MT6368_PMIC_VOW_DOWNCNT_CH2_L_MASK                        0xFF
#define MT6368_PMIC_VOW_DOWNCNT_CH2_L_SHIFT                       0
#define MT6368_PMIC_VOW_DOWNCNT_CH2_H_ADDR                        MT6368_AFE_VOW_VAD_MON3
#define MT6368_PMIC_VOW_DOWNCNT_CH2_H_MASK                        0xFF
#define MT6368_PMIC_VOW_DOWNCNT_CH2_H_SHIFT                       0
#define MT6368_PMIC_SECOND_CNT_START_CH1_ADDR                     MT6368_AFE_VOW_VAD_MON4
#define MT6368_PMIC_SECOND_CNT_START_CH1_MASK                     0x1
#define MT6368_PMIC_SECOND_CNT_START_CH1_SHIFT                    0
#define MT6368_PMIC_VOW_A_CH1_ADDR                                MT6368_AFE_VOW_VAD_MON4
#define MT6368_PMIC_VOW_A_CH1_MASK                                0x7
#define MT6368_PMIC_VOW_A_CH1_SHIFT                               1
#define MT6368_PMIC_VOW_B_CH1_ADDR                                MT6368_AFE_VOW_VAD_MON4
#define MT6368_PMIC_VOW_B_CH1_MASK                                0x7
#define MT6368_PMIC_VOW_B_CH1_SHIFT                               4
#define MT6368_PMIC_SLT_COUNTER_MON_CH1_ADDR                      MT6368_AFE_VOW_VAD_MON5
#define MT6368_PMIC_SLT_COUNTER_MON_CH1_MASK                      0x7
#define MT6368_PMIC_SLT_COUNTER_MON_CH1_SHIFT                     0
#define MT6368_PMIC_K_TMP_MON_CH1_ADDR                            MT6368_AFE_VOW_VAD_MON5
#define MT6368_PMIC_K_TMP_MON_CH1_MASK                            0xF
#define MT6368_PMIC_K_TMP_MON_CH1_SHIFT                           4
#define MT6368_PMIC_SECOND_CNT_START_CH2_ADDR                     MT6368_AFE_VOW_VAD_MON6
#define MT6368_PMIC_SECOND_CNT_START_CH2_MASK                     0x1
#define MT6368_PMIC_SECOND_CNT_START_CH2_SHIFT                    0
#define MT6368_PMIC_VOW_A_CH2_ADDR                                MT6368_AFE_VOW_VAD_MON6
#define MT6368_PMIC_VOW_A_CH2_MASK                                0x7
#define MT6368_PMIC_VOW_A_CH2_SHIFT                               1
#define MT6368_PMIC_VOW_B_CH2_ADDR                                MT6368_AFE_VOW_VAD_MON6
#define MT6368_PMIC_VOW_B_CH2_MASK                                0x7
#define MT6368_PMIC_VOW_B_CH2_SHIFT                               4
#define MT6368_PMIC_SLT_COUNTER_MON_CH2_ADDR                      MT6368_AFE_VOW_VAD_MON7
#define MT6368_PMIC_SLT_COUNTER_MON_CH2_MASK                      0x7
#define MT6368_PMIC_SLT_COUNTER_MON_CH2_SHIFT                     0
#define MT6368_PMIC_K_TMP_MON_CH2_ADDR                            MT6368_AFE_VOW_VAD_MON7
#define MT6368_PMIC_K_TMP_MON_CH2_MASK                            0xF
#define MT6368_PMIC_K_TMP_MON_CH2_SHIFT                           4
#define MT6368_PMIC_VOW_S_L_CH1_L_ADDR                            MT6368_AFE_VOW_VAD_MON8
#define MT6368_PMIC_VOW_S_L_CH1_L_MASK                            0xFF
#define MT6368_PMIC_VOW_S_L_CH1_L_SHIFT                           0
#define MT6368_PMIC_VOW_S_L_CH1_H_ADDR                            MT6368_AFE_VOW_VAD_MON9
#define MT6368_PMIC_VOW_S_L_CH1_H_MASK                            0xFF
#define MT6368_PMIC_VOW_S_L_CH1_H_SHIFT                           0
#define MT6368_PMIC_VOW_S_L_CH2_L_ADDR                            MT6368_AFE_VOW_VAD_MON10
#define MT6368_PMIC_VOW_S_L_CH2_L_MASK                            0xFF
#define MT6368_PMIC_VOW_S_L_CH2_L_SHIFT                           0
#define MT6368_PMIC_VOW_S_L_CH2_H_ADDR                            MT6368_AFE_VOW_VAD_MON11
#define MT6368_PMIC_VOW_S_L_CH2_H_MASK                            0xFF
#define MT6368_PMIC_VOW_S_L_CH2_H_SHIFT                           0
#define MT6368_PMIC_VOW_S_H_CH1_L_ADDR                            MT6368_AFE_VOW_VAD_MON12
#define MT6368_PMIC_VOW_S_H_CH1_L_MASK                            0xFF
#define MT6368_PMIC_VOW_S_H_CH1_L_SHIFT                           0
#define MT6368_PMIC_VOW_S_H_CH1_H_ADDR                            MT6368_AFE_VOW_VAD_MON13
#define MT6368_PMIC_VOW_S_H_CH1_H_MASK                            0xFF
#define MT6368_PMIC_VOW_S_H_CH1_H_SHIFT                           0
#define MT6368_PMIC_VOW_S_H_CH2_L_ADDR                            MT6368_AFE_VOW_VAD_MON14
#define MT6368_PMIC_VOW_S_H_CH2_L_MASK                            0xFF
#define MT6368_PMIC_VOW_S_H_CH2_L_SHIFT                           0
#define MT6368_PMIC_VOW_S_H_CH2_H_ADDR                            MT6368_AFE_VOW_VAD_MON15
#define MT6368_PMIC_VOW_S_H_CH2_H_MASK                            0xFF
#define MT6368_PMIC_VOW_S_H_CH2_H_SHIFT                           0
#define MT6368_PMIC_VOW_N_L_CH1_L_ADDR                            MT6368_AFE_VOW_VAD_MON16
#define MT6368_PMIC_VOW_N_L_CH1_L_MASK                            0xFF
#define MT6368_PMIC_VOW_N_L_CH1_L_SHIFT                           0
#define MT6368_PMIC_VOW_N_L_CH1_H_ADDR                            MT6368_AFE_VOW_VAD_MON17
#define MT6368_PMIC_VOW_N_L_CH1_H_MASK                            0xFF
#define MT6368_PMIC_VOW_N_L_CH1_H_SHIFT                           0
#define MT6368_PMIC_VOW_N_L_CH2_L_ADDR                            MT6368_AFE_VOW_VAD_MON18
#define MT6368_PMIC_VOW_N_L_CH2_L_MASK                            0xFF
#define MT6368_PMIC_VOW_N_L_CH2_L_SHIFT                           0
#define MT6368_PMIC_VOW_N_L_CH2_H_ADDR                            MT6368_AFE_VOW_VAD_MON19
#define MT6368_PMIC_VOW_N_L_CH2_H_MASK                            0xFF
#define MT6368_PMIC_VOW_N_L_CH2_H_SHIFT                           0
#define MT6368_PMIC_VOW_N_H_CH1_L_ADDR                            MT6368_AFE_VOW_VAD_MON20
#define MT6368_PMIC_VOW_N_H_CH1_L_MASK                            0xFF
#define MT6368_PMIC_VOW_N_H_CH1_L_SHIFT                           0
#define MT6368_PMIC_VOW_N_H_CH1_H_ADDR                            MT6368_AFE_VOW_VAD_MON21
#define MT6368_PMIC_VOW_N_H_CH1_H_MASK                            0xFF
#define MT6368_PMIC_VOW_N_H_CH1_H_SHIFT                           0
#define MT6368_PMIC_VOW_N_H_CH2_L_ADDR                            MT6368_AFE_VOW_VAD_MON22
#define MT6368_PMIC_VOW_N_H_CH2_L_MASK                            0xFF
#define MT6368_PMIC_VOW_N_H_CH2_L_SHIFT                           0
#define MT6368_PMIC_VOW_N_H_CH2_H_ADDR                            MT6368_AFE_VOW_VAD_MON23
#define MT6368_PMIC_VOW_N_H_CH2_H_MASK                            0xFF
#define MT6368_PMIC_VOW_N_H_CH2_H_SHIFT                           0
#define MT6368_PMIC_VOW_TGEN_FREQ_DIV_CH1_L_ADDR                  MT6368_AFE_VOW_TGEN_CFG0
#define MT6368_PMIC_VOW_TGEN_FREQ_DIV_CH1_L_MASK                  0xFF
#define MT6368_PMIC_VOW_TGEN_FREQ_DIV_CH1_L_SHIFT                 0
#define MT6368_PMIC_VOW_TGEN_FREQ_DIV_CH1_H_ADDR                  MT6368_AFE_VOW_TGEN_CFG1
#define MT6368_PMIC_VOW_TGEN_FREQ_DIV_CH1_H_MASK                  0x3F
#define MT6368_PMIC_VOW_TGEN_FREQ_DIV_CH1_H_SHIFT                 0
#define MT6368_PMIC_VOW_TGEN_MUTE_SW_CH1_ADDR                     MT6368_AFE_VOW_TGEN_CFG1
#define MT6368_PMIC_VOW_TGEN_MUTE_SW_CH1_MASK                     0x1
#define MT6368_PMIC_VOW_TGEN_MUTE_SW_CH1_SHIFT                    6
#define MT6368_PMIC_VOW_TGEN_EN_CH1_ADDR                          MT6368_AFE_VOW_TGEN_CFG1
#define MT6368_PMIC_VOW_TGEN_EN_CH1_MASK                          0x1
#define MT6368_PMIC_VOW_TGEN_EN_CH1_SHIFT                         7
#define MT6368_PMIC_VOW_TGEN_FREQ_DIV_CH2_L_ADDR                  MT6368_AFE_VOW_TGEN_CFG2
#define MT6368_PMIC_VOW_TGEN_FREQ_DIV_CH2_L_MASK                  0xFF
#define MT6368_PMIC_VOW_TGEN_FREQ_DIV_CH2_L_SHIFT                 0
#define MT6368_PMIC_VOW_TGEN_FREQ_DIV_CH2_H_ADDR                  MT6368_AFE_VOW_TGEN_CFG3
#define MT6368_PMIC_VOW_TGEN_FREQ_DIV_CH2_H_MASK                  0x3F
#define MT6368_PMIC_VOW_TGEN_FREQ_DIV_CH2_H_SHIFT                 0
#define MT6368_PMIC_VOW_TGEN_MUTE_SW_CH2_ADDR                     MT6368_AFE_VOW_TGEN_CFG3
#define MT6368_PMIC_VOW_TGEN_MUTE_SW_CH2_MASK                     0x1
#define MT6368_PMIC_VOW_TGEN_MUTE_SW_CH2_SHIFT                    6
#define MT6368_PMIC_VOW_TGEN_EN_CH2_ADDR                          MT6368_AFE_VOW_TGEN_CFG3
#define MT6368_PMIC_VOW_TGEN_EN_CH2_MASK                          0x1
#define MT6368_PMIC_VOW_TGEN_EN_CH2_SHIFT                         7
#define MT6368_PMIC_RG_HPF_ON_CH1_ADDR                            MT6368_AFE_VOW_HPF_CFG0
#define MT6368_PMIC_RG_HPF_ON_CH1_MASK                            0x1
#define MT6368_PMIC_RG_HPF_ON_CH1_SHIFT                           0
#define MT6368_PMIC_RG_SNRDET_HPF_BYPASS_CH1_ADDR                 MT6368_AFE_VOW_HPF_CFG0
#define MT6368_PMIC_RG_SNRDET_HPF_BYPASS_CH1_MASK                 0x1
#define MT6368_PMIC_RG_SNRDET_HPF_BYPASS_CH1_SHIFT                1
#define MT6368_PMIC_RG_MTKAIF_HPF_BYPASS_CH1_ADDR                 MT6368_AFE_VOW_HPF_CFG0
#define MT6368_PMIC_RG_MTKAIF_HPF_BYPASS_CH1_MASK                 0x1
#define MT6368_PMIC_RG_MTKAIF_HPF_BYPASS_CH1_SHIFT                2
#define MT6368_PMIC_RG_BASELINE_ALPHA_ORDER_CH1_ADDR              MT6368_AFE_VOW_HPF_CFG0
#define MT6368_PMIC_RG_BASELINE_ALPHA_ORDER_CH1_MASK              0xF
#define MT6368_PMIC_RG_BASELINE_ALPHA_ORDER_CH1_SHIFT             4
#define MT6368_PMIC_VOW_HPF_DC_TEST_CH1_ADDR                      MT6368_AFE_VOW_HPF_CFG1
#define MT6368_PMIC_VOW_HPF_DC_TEST_CH1_MASK                      0xF
#define MT6368_PMIC_VOW_HPF_DC_TEST_CH1_SHIFT                     4
#define MT6368_PMIC_RG_HPF_ON_CH2_ADDR                            MT6368_AFE_VOW_HPF_CFG2
#define MT6368_PMIC_RG_HPF_ON_CH2_MASK                            0x1
#define MT6368_PMIC_RG_HPF_ON_CH2_SHIFT                           0
#define MT6368_PMIC_RG_SNRDET_HPF_BYPASS_CH2_ADDR                 MT6368_AFE_VOW_HPF_CFG2
#define MT6368_PMIC_RG_SNRDET_HPF_BYPASS_CH2_MASK                 0x1
#define MT6368_PMIC_RG_SNRDET_HPF_BYPASS_CH2_SHIFT                1
#define MT6368_PMIC_RG_MTKAIF_HPF_BYPASS_CH2_ADDR                 MT6368_AFE_VOW_HPF_CFG2
#define MT6368_PMIC_RG_MTKAIF_HPF_BYPASS_CH2_MASK                 0x1
#define MT6368_PMIC_RG_MTKAIF_HPF_BYPASS_CH2_SHIFT                2
#define MT6368_PMIC_RG_BASELINE_ALPHA_ORDER_CH2_ADDR              MT6368_AFE_VOW_HPF_CFG2
#define MT6368_PMIC_RG_BASELINE_ALPHA_ORDER_CH2_MASK              0xF
#define MT6368_PMIC_RG_BASELINE_ALPHA_ORDER_CH2_SHIFT             4
#define MT6368_PMIC_VOW_HPF_DC_TEST_CH2_ADDR                      MT6368_AFE_VOW_HPF_CFG3
#define MT6368_PMIC_VOW_HPF_DC_TEST_CH2_MASK                      0xF
#define MT6368_PMIC_VOW_HPF_DC_TEST_CH2_SHIFT                     4
#define MT6368_PMIC_AUDIO_DIG_3_ANA_ID_ADDR                       MT6368_AUDIO_DIG_3_ANA_ID
#define MT6368_PMIC_AUDIO_DIG_3_ANA_ID_MASK                       0xFF
#define MT6368_PMIC_AUDIO_DIG_3_ANA_ID_SHIFT                      0
#define MT6368_PMIC_AUDIO_DIG_3_DIG_ID_ADDR                       MT6368_AUDIO_DIG_3_DIG_ID
#define MT6368_PMIC_AUDIO_DIG_3_DIG_ID_MASK                       0xFF
#define MT6368_PMIC_AUDIO_DIG_3_DIG_ID_SHIFT                      0
#define MT6368_PMIC_AUDIO_DIG_3_ANA_MINOR_REV_ADDR                MT6368_AUDIO_DIG_3_ANA_REV
#define MT6368_PMIC_AUDIO_DIG_3_ANA_MINOR_REV_MASK                0xF
#define MT6368_PMIC_AUDIO_DIG_3_ANA_MINOR_REV_SHIFT               0
#define MT6368_PMIC_AUDIO_DIG_3_ANA_MAJOR_REV_ADDR                MT6368_AUDIO_DIG_3_ANA_REV
#define MT6368_PMIC_AUDIO_DIG_3_ANA_MAJOR_REV_MASK                0xF
#define MT6368_PMIC_AUDIO_DIG_3_ANA_MAJOR_REV_SHIFT               4
#define MT6368_PMIC_AUDIO_DIG_3_DIG_MINOR_REV_ADDR                MT6368_AUDIO_DIG_3_DIG_REV
#define MT6368_PMIC_AUDIO_DIG_3_DIG_MINOR_REV_MASK                0xF
#define MT6368_PMIC_AUDIO_DIG_3_DIG_MINOR_REV_SHIFT               0
#define MT6368_PMIC_AUDIO_DIG_3_DIG_MAJOR_REV_ADDR                MT6368_AUDIO_DIG_3_DIG_REV
#define MT6368_PMIC_AUDIO_DIG_3_DIG_MAJOR_REV_MASK                0xF
#define MT6368_PMIC_AUDIO_DIG_3_DIG_MAJOR_REV_SHIFT               4
#define MT6368_PMIC_AUDIO_DIG_3_DSN_CBS_ADDR                      MT6368_AUDIO_DIG_3_DSN_DBI
#define MT6368_PMIC_AUDIO_DIG_3_DSN_CBS_MASK                      0x3
#define MT6368_PMIC_AUDIO_DIG_3_DSN_CBS_SHIFT                     0
#define MT6368_PMIC_AUDIO_DIG_3_DSN_BIX_ADDR                      MT6368_AUDIO_DIG_3_DSN_DBI
#define MT6368_PMIC_AUDIO_DIG_3_DSN_BIX_MASK                      0x3
#define MT6368_PMIC_AUDIO_DIG_3_DSN_BIX_SHIFT                     2
#define MT6368_PMIC_AUDIO_DIG_3_DSN_ESP_ADDR                      MT6368_AUDIO_DIG_3_DSN_ESP
#define MT6368_PMIC_AUDIO_DIG_3_DSN_ESP_MASK                      0xFF
#define MT6368_PMIC_AUDIO_DIG_3_DSN_ESP_SHIFT                     0
#define MT6368_PMIC_AUDIO_DIG_3_DSN_FPI_ADDR                      MT6368_AUDIO_DIG_3_DSN_FPI
#define MT6368_PMIC_AUDIO_DIG_3_DSN_FPI_MASK                      0xFF
#define MT6368_PMIC_AUDIO_DIG_3_DSN_FPI_SHIFT                     0
#define MT6368_PMIC_AUDIO_DIG_3_DSN_DXI_ADDR                      MT6368_AUDIO_DIG_3_DSN_DXI
#define MT6368_PMIC_AUDIO_DIG_3_DSN_DXI_MASK                      0xFF
#define MT6368_PMIC_AUDIO_DIG_3_DSN_DXI_SHIFT                     0
#define MT6368_PMIC_RG_NCP_ON_ADDR                                MT6368_AFE_NCP_CFG0
#define MT6368_PMIC_RG_NCP_ON_MASK                                0x1
#define MT6368_PMIC_RG_NCP_ON_SHIFT                               0
#define MT6368_PMIC_RG_NCP_DITHER_FIXED_CK0_ACK2_2P_ADDR          MT6368_AFE_NCP_CFG0
#define MT6368_PMIC_RG_NCP_DITHER_FIXED_CK0_ACK2_2P_MASK          0x7
#define MT6368_PMIC_RG_NCP_DITHER_FIXED_CK0_ACK2_2P_SHIFT         1
#define MT6368_PMIC_RG_NCP_DITHER_FIXED_CK0_ACK1_2P_ADDR          MT6368_AFE_NCP_CFG0
#define MT6368_PMIC_RG_NCP_DITHER_FIXED_CK0_ACK1_2P_MASK          0x7
#define MT6368_PMIC_RG_NCP_DITHER_FIXED_CK0_ACK1_2P_SHIFT         4
#define MT6368_PMIC_RG_NCP_DITHER_EN_ADDR                         MT6368_AFE_NCP_CFG0
#define MT6368_PMIC_RG_NCP_DITHER_EN_MASK                         0x1
#define MT6368_PMIC_RG_NCP_DITHER_EN_SHIFT                        7
#define MT6368_PMIC_RG_NCP_ADITH_ADDR                             MT6368_AFE_NCP_CFG1
#define MT6368_PMIC_RG_NCP_ADITH_MASK                             0x1
#define MT6368_PMIC_RG_NCP_ADITH_SHIFT                            0
#define MT6368_PMIC_RG_NCP_CK1_VALID_CNT_ADDR                     MT6368_AFE_NCP_CFG1
#define MT6368_PMIC_RG_NCP_CK1_VALID_CNT_MASK                     0x7F
#define MT6368_PMIC_RG_NCP_CK1_VALID_CNT_SHIFT                    1
#define MT6368_PMIC_RG_Y_VAL_CFG_ADDR                             MT6368_AFE_NCP_CFG2
#define MT6368_PMIC_RG_Y_VAL_CFG_MASK                             0x7F
#define MT6368_PMIC_RG_Y_VAL_CFG_SHIFT                            0
#define MT6368_PMIC_RG_X_VAL_CFG_ADDR                             MT6368_AFE_NCP_CFG3
#define MT6368_PMIC_RG_X_VAL_CFG_MASK                             0x7F
#define MT6368_PMIC_RG_X_VAL_CFG_SHIFT                            0
#define MT6368_PMIC_RG_XY_VAL_CFG_EN_ADDR                         MT6368_AFE_NCP_CFG3
#define MT6368_PMIC_RG_XY_VAL_CFG_EN_MASK                         0x1
#define MT6368_PMIC_RG_XY_VAL_CFG_EN_SHIFT                        7
#define MT6368_PMIC_RG_NCP_PDDIS_EN_ADDR                          MT6368_AFE_NCP_CFG4
#define MT6368_PMIC_RG_NCP_PDDIS_EN_MASK                          0x1
#define MT6368_PMIC_RG_NCP_PDDIS_EN_SHIFT                         0
#define MT6368_PMIC_RG_NCP_NONCLK_SET_ADDR                        MT6368_AFE_NCP_CFG4
#define MT6368_PMIC_RG_NCP_NONCLK_SET_MASK                        0x1
#define MT6368_PMIC_RG_NCP_NONCLK_SET_SHIFT                       1
#define MT6368_PMIC_AUDENC_ANA_ID_ADDR                            MT6368_AUDENC_ANA_ID
#define MT6368_PMIC_AUDENC_ANA_ID_MASK                            0xFF
#define MT6368_PMIC_AUDENC_ANA_ID_SHIFT                           0
#define MT6368_PMIC_AUDENC_DIG_ID_ADDR                            MT6368_AUDENC_DIG_ID
#define MT6368_PMIC_AUDENC_DIG_ID_MASK                            0xFF
#define MT6368_PMIC_AUDENC_DIG_ID_SHIFT                           0
#define MT6368_PMIC_AUDENC_ANA_MINOR_REV_ADDR                     MT6368_AUDENC_ANA_REV
#define MT6368_PMIC_AUDENC_ANA_MINOR_REV_MASK                     0xF
#define MT6368_PMIC_AUDENC_ANA_MINOR_REV_SHIFT                    0
#define MT6368_PMIC_AUDENC_ANA_MAJOR_REV_ADDR                     MT6368_AUDENC_ANA_REV
#define MT6368_PMIC_AUDENC_ANA_MAJOR_REV_MASK                     0xF
#define MT6368_PMIC_AUDENC_ANA_MAJOR_REV_SHIFT                    4
#define MT6368_PMIC_AUDENC_DIG_MINOR_REV_ADDR                     MT6368_AUDENC_DIG_REV
#define MT6368_PMIC_AUDENC_DIG_MINOR_REV_MASK                     0xF
#define MT6368_PMIC_AUDENC_DIG_MINOR_REV_SHIFT                    0
#define MT6368_PMIC_AUDENC_DIG_MAJOR_REV_ADDR                     MT6368_AUDENC_DIG_REV
#define MT6368_PMIC_AUDENC_DIG_MAJOR_REV_MASK                     0xF
#define MT6368_PMIC_AUDENC_DIG_MAJOR_REV_SHIFT                    4
#define MT6368_PMIC_AUDENC_CBS_ADDR                               MT6368_AUDENC_DBI
#define MT6368_PMIC_AUDENC_CBS_MASK                               0x3
#define MT6368_PMIC_AUDENC_CBS_SHIFT                              0
#define MT6368_PMIC_AUDENC_BIX_ADDR                               MT6368_AUDENC_DBI
#define MT6368_PMIC_AUDENC_BIX_MASK                               0x3
#define MT6368_PMIC_AUDENC_BIX_SHIFT                              2
#define MT6368_PMIC_AUDENC_ESP_ADDR                               MT6368_AUDENC_ESP
#define MT6368_PMIC_AUDENC_ESP_MASK                               0xFF
#define MT6368_PMIC_AUDENC_ESP_SHIFT                              0
#define MT6368_PMIC_AUDENC_FPI_ADDR                               MT6368_AUDENC_FPI
#define MT6368_PMIC_AUDENC_FPI_MASK                               0xFF
#define MT6368_PMIC_AUDENC_FPI_SHIFT                              0
#define MT6368_PMIC_AUDENC_DXI_ADDR                               MT6368_AUDENC_DXI
#define MT6368_PMIC_AUDENC_DXI_MASK                               0xFF
#define MT6368_PMIC_AUDENC_DXI_SHIFT                              0
#define MT6368_PMIC_RG_AUDPREAMPLON_ADDR                          MT6368_AUDENC_ANA_CON0
#define MT6368_PMIC_RG_AUDPREAMPLON_MASK                          0x1
#define MT6368_PMIC_RG_AUDPREAMPLON_SHIFT                         0
#define MT6368_PMIC_RG_AUDPREAMPLDCCEN_ADDR                       MT6368_AUDENC_ANA_CON0
#define MT6368_PMIC_RG_AUDPREAMPLDCCEN_MASK                       0x1
#define MT6368_PMIC_RG_AUDPREAMPLDCCEN_SHIFT                      1
#define MT6368_PMIC_RG_AUDPREAMPLDCPRECHARGE_ADDR                 MT6368_AUDENC_ANA_CON0
#define MT6368_PMIC_RG_AUDPREAMPLDCPRECHARGE_MASK                 0x1
#define MT6368_PMIC_RG_AUDPREAMPLDCPRECHARGE_SHIFT                2
#define MT6368_PMIC_RG_AUDPREAMPLPGATEST_ADDR                     MT6368_AUDENC_ANA_CON0
#define MT6368_PMIC_RG_AUDPREAMPLPGATEST_MASK                     0x1
#define MT6368_PMIC_RG_AUDPREAMPLPGATEST_SHIFT                    3
#define MT6368_PMIC_RG_AUDPREAMPLVSCALE_ADDR                      MT6368_AUDENC_ANA_CON0
#define MT6368_PMIC_RG_AUDPREAMPLVSCALE_MASK                      0x3
#define MT6368_PMIC_RG_AUDPREAMPLVSCALE_SHIFT                     4
#define MT6368_PMIC_RG_AUDPREAMPLINPUTSEL_ADDR                    MT6368_AUDENC_ANA_CON0
#define MT6368_PMIC_RG_AUDPREAMPLINPUTSEL_MASK                    0x3
#define MT6368_PMIC_RG_AUDPREAMPLINPUTSEL_SHIFT                   6
#define MT6368_PMIC_RG_AUDPREAMPLGAIN_ADDR                        MT6368_AUDENC_ANA_CON1
#define MT6368_PMIC_RG_AUDPREAMPLGAIN_MASK                        0x7
#define MT6368_PMIC_RG_AUDPREAMPLGAIN_SHIFT                       0
#define MT6368_PMIC_RG_BULKL_VCM_EN_ADDR                          MT6368_AUDENC_ANA_CON1
#define MT6368_PMIC_RG_BULKL_VCM_EN_MASK                          0x1
#define MT6368_PMIC_RG_BULKL_VCM_EN_SHIFT                         3
#define MT6368_PMIC_RG_AUDADCLPWRUP_ADDR                          MT6368_AUDENC_ANA_CON1
#define MT6368_PMIC_RG_AUDADCLPWRUP_MASK                          0x1
#define MT6368_PMIC_RG_AUDADCLPWRUP_SHIFT                         4
#define MT6368_PMIC_RG_AUDADCLINPUTSEL_ADDR                       MT6368_AUDENC_ANA_CON1
#define MT6368_PMIC_RG_AUDADCLINPUTSEL_MASK                       0x3
#define MT6368_PMIC_RG_AUDADCLINPUTSEL_SHIFT                      5
#define MT6368_PMIC_RG_AUDPREAMPRON_ADDR                          MT6368_AUDENC_ANA_CON2
#define MT6368_PMIC_RG_AUDPREAMPRON_MASK                          0x1
#define MT6368_PMIC_RG_AUDPREAMPRON_SHIFT                         0
#define MT6368_PMIC_RG_AUDPREAMPRDCCEN_ADDR                       MT6368_AUDENC_ANA_CON2
#define MT6368_PMIC_RG_AUDPREAMPRDCCEN_MASK                       0x1
#define MT6368_PMIC_RG_AUDPREAMPRDCCEN_SHIFT                      1
#define MT6368_PMIC_RG_AUDPREAMPRDCPRECHARGE_ADDR                 MT6368_AUDENC_ANA_CON2
#define MT6368_PMIC_RG_AUDPREAMPRDCPRECHARGE_MASK                 0x1
#define MT6368_PMIC_RG_AUDPREAMPRDCPRECHARGE_SHIFT                2
#define MT6368_PMIC_RG_AUDPREAMPRPGATEST_ADDR                     MT6368_AUDENC_ANA_CON2
#define MT6368_PMIC_RG_AUDPREAMPRPGATEST_MASK                     0x1
#define MT6368_PMIC_RG_AUDPREAMPRPGATEST_SHIFT                    3
#define MT6368_PMIC_RG_AUDPREAMPRVSCALE_ADDR                      MT6368_AUDENC_ANA_CON2
#define MT6368_PMIC_RG_AUDPREAMPRVSCALE_MASK                      0x3
#define MT6368_PMIC_RG_AUDPREAMPRVSCALE_SHIFT                     4
#define MT6368_PMIC_RG_AUDPREAMPRINPUTSEL_ADDR                    MT6368_AUDENC_ANA_CON2
#define MT6368_PMIC_RG_AUDPREAMPRINPUTSEL_MASK                    0x3
#define MT6368_PMIC_RG_AUDPREAMPRINPUTSEL_SHIFT                   6
#define MT6368_PMIC_RG_AUDPREAMPRGAIN_ADDR                        MT6368_AUDENC_ANA_CON3
#define MT6368_PMIC_RG_AUDPREAMPRGAIN_MASK                        0x7
#define MT6368_PMIC_RG_AUDPREAMPRGAIN_SHIFT                       0
#define MT6368_PMIC_RG_BULKR_VCM_EN_ADDR                          MT6368_AUDENC_ANA_CON3
#define MT6368_PMIC_RG_BULKR_VCM_EN_MASK                          0x1
#define MT6368_PMIC_RG_BULKR_VCM_EN_SHIFT                         3
#define MT6368_PMIC_RG_AUDADCRPWRUP_ADDR                          MT6368_AUDENC_ANA_CON3
#define MT6368_PMIC_RG_AUDADCRPWRUP_MASK                          0x1
#define MT6368_PMIC_RG_AUDADCRPWRUP_SHIFT                         4
#define MT6368_PMIC_RG_AUDADCRINPUTSEL_ADDR                       MT6368_AUDENC_ANA_CON3
#define MT6368_PMIC_RG_AUDADCRINPUTSEL_MASK                       0x3
#define MT6368_PMIC_RG_AUDADCRINPUTSEL_SHIFT                      5
#define MT6368_PMIC_RG_AUDPREAMP3ON_ADDR                          MT6368_AUDENC_ANA_CON4
#define MT6368_PMIC_RG_AUDPREAMP3ON_MASK                          0x1
#define MT6368_PMIC_RG_AUDPREAMP3ON_SHIFT                         0
#define MT6368_PMIC_RG_AUDPREAMP3DCCEN_ADDR                       MT6368_AUDENC_ANA_CON4
#define MT6368_PMIC_RG_AUDPREAMP3DCCEN_MASK                       0x1
#define MT6368_PMIC_RG_AUDPREAMP3DCCEN_SHIFT                      1
#define MT6368_PMIC_RG_AUDPREAMP3DCPRECHARGE_ADDR                 MT6368_AUDENC_ANA_CON4
#define MT6368_PMIC_RG_AUDPREAMP3DCPRECHARGE_MASK                 0x1
#define MT6368_PMIC_RG_AUDPREAMP3DCPRECHARGE_SHIFT                2
#define MT6368_PMIC_RG_AUDPREAMP3PGATEST_ADDR                     MT6368_AUDENC_ANA_CON4
#define MT6368_PMIC_RG_AUDPREAMP3PGATEST_MASK                     0x1
#define MT6368_PMIC_RG_AUDPREAMP3PGATEST_SHIFT                    3
#define MT6368_PMIC_RG_AUDPREAMP3VSCALE_ADDR                      MT6368_AUDENC_ANA_CON4
#define MT6368_PMIC_RG_AUDPREAMP3VSCALE_MASK                      0x3
#define MT6368_PMIC_RG_AUDPREAMP3VSCALE_SHIFT                     4
#define MT6368_PMIC_RG_AUDPREAMP3INPUTSEL_ADDR                    MT6368_AUDENC_ANA_CON4
#define MT6368_PMIC_RG_AUDPREAMP3INPUTSEL_MASK                    0x3
#define MT6368_PMIC_RG_AUDPREAMP3INPUTSEL_SHIFT                   6
#define MT6368_PMIC_RG_AUDPREAMP3GAIN_ADDR                        MT6368_AUDENC_ANA_CON5
#define MT6368_PMIC_RG_AUDPREAMP3GAIN_MASK                        0x7
#define MT6368_PMIC_RG_AUDPREAMP3GAIN_SHIFT                       0
#define MT6368_PMIC_RG_BULK3_VCM_EN_ADDR                          MT6368_AUDENC_ANA_CON5
#define MT6368_PMIC_RG_BULK3_VCM_EN_MASK                          0x1
#define MT6368_PMIC_RG_BULK3_VCM_EN_SHIFT                         3
#define MT6368_PMIC_RG_AUDADC3PWRUP_ADDR                          MT6368_AUDENC_ANA_CON5
#define MT6368_PMIC_RG_AUDADC3PWRUP_MASK                          0x1
#define MT6368_PMIC_RG_AUDADC3PWRUP_SHIFT                         4
#define MT6368_PMIC_RG_AUDADC3INPUTSEL_ADDR                       MT6368_AUDENC_ANA_CON5
#define MT6368_PMIC_RG_AUDADC3INPUTSEL_MASK                       0x3
#define MT6368_PMIC_RG_AUDADC3INPUTSEL_SHIFT                      5
#define MT6368_PMIC_RG_AUDULHALFBIAS_ADDR                         MT6368_AUDENC_ANA_CON6
#define MT6368_PMIC_RG_AUDULHALFBIAS_MASK                         0x1
#define MT6368_PMIC_RG_AUDULHALFBIAS_SHIFT                        0
#define MT6368_PMIC_RG_AUDGLBVOWLPWEN_ADDR                        MT6368_AUDENC_ANA_CON6
#define MT6368_PMIC_RG_AUDGLBVOWLPWEN_MASK                        0x1
#define MT6368_PMIC_RG_AUDGLBVOWLPWEN_SHIFT                       1
#define MT6368_PMIC_RG_AUDPREAMPLPEN_ADDR                         MT6368_AUDENC_ANA_CON6
#define MT6368_PMIC_RG_AUDPREAMPLPEN_MASK                         0x1
#define MT6368_PMIC_RG_AUDPREAMPLPEN_SHIFT                        2
#define MT6368_PMIC_RG_AUDADC1STSTAGELPEN_ADDR                    MT6368_AUDENC_ANA_CON6
#define MT6368_PMIC_RG_AUDADC1STSTAGELPEN_MASK                    0x1
#define MT6368_PMIC_RG_AUDADC1STSTAGELPEN_SHIFT                   3
#define MT6368_PMIC_RG_AUDADC2NDSTAGELPEN_ADDR                    MT6368_AUDENC_ANA_CON6
#define MT6368_PMIC_RG_AUDADC2NDSTAGELPEN_MASK                    0x1
#define MT6368_PMIC_RG_AUDADC2NDSTAGELPEN_SHIFT                   4
#define MT6368_PMIC_RG_AUDADCFLASHLPEN_ADDR                       MT6368_AUDENC_ANA_CON6
#define MT6368_PMIC_RG_AUDADCFLASHLPEN_MASK                       0x1
#define MT6368_PMIC_RG_AUDADCFLASHLPEN_SHIFT                      5
#define MT6368_PMIC_RG_AUDPREAMPIDDTEST_ADDR                      MT6368_AUDENC_ANA_CON6
#define MT6368_PMIC_RG_AUDPREAMPIDDTEST_MASK                      0x3
#define MT6368_PMIC_RG_AUDPREAMPIDDTEST_SHIFT                     6
#define MT6368_PMIC_RG_AUDADC1STSTAGEIDDTEST_ADDR                 MT6368_AUDENC_ANA_CON7
#define MT6368_PMIC_RG_AUDADC1STSTAGEIDDTEST_MASK                 0x3
#define MT6368_PMIC_RG_AUDADC1STSTAGEIDDTEST_SHIFT                0
#define MT6368_PMIC_RG_AUDADC2NDSTAGEIDDTEST_ADDR                 MT6368_AUDENC_ANA_CON7
#define MT6368_PMIC_RG_AUDADC2NDSTAGEIDDTEST_MASK                 0x3
#define MT6368_PMIC_RG_AUDADC2NDSTAGEIDDTEST_SHIFT                2
#define MT6368_PMIC_RG_AUDADCREFBUFIDDTEST_ADDR                   MT6368_AUDENC_ANA_CON7
#define MT6368_PMIC_RG_AUDADCREFBUFIDDTEST_MASK                   0x3
#define MT6368_PMIC_RG_AUDADCREFBUFIDDTEST_SHIFT                  4
#define MT6368_PMIC_RG_AUDADCFLASHIDDTEST_ADDR                    MT6368_AUDENC_ANA_CON7
#define MT6368_PMIC_RG_AUDADCFLASHIDDTEST_MASK                    0x3
#define MT6368_PMIC_RG_AUDADCFLASHIDDTEST_SHIFT                   6
#define MT6368_PMIC_RG_AUDRULHALFBIAS_ADDR                        MT6368_AUDENC_ANA_CON8
#define MT6368_PMIC_RG_AUDRULHALFBIAS_MASK                        0x1
#define MT6368_PMIC_RG_AUDRULHALFBIAS_SHIFT                       0
#define MT6368_PMIC_RG_AUDGLBRVOWLPWEN_ADDR                       MT6368_AUDENC_ANA_CON8
#define MT6368_PMIC_RG_AUDGLBRVOWLPWEN_MASK                       0x1
#define MT6368_PMIC_RG_AUDGLBRVOWLPWEN_SHIFT                      1
#define MT6368_PMIC_RG_AUDRPREAMPLPEN_ADDR                        MT6368_AUDENC_ANA_CON8
#define MT6368_PMIC_RG_AUDRPREAMPLPEN_MASK                        0x1
#define MT6368_PMIC_RG_AUDRPREAMPLPEN_SHIFT                       2
#define MT6368_PMIC_RG_AUDRADC1STSTAGELPEN_ADDR                   MT6368_AUDENC_ANA_CON8
#define MT6368_PMIC_RG_AUDRADC1STSTAGELPEN_MASK                   0x1
#define MT6368_PMIC_RG_AUDRADC1STSTAGELPEN_SHIFT                  3
#define MT6368_PMIC_RG_AUDRADC2NDSTAGELPEN_ADDR                   MT6368_AUDENC_ANA_CON8
#define MT6368_PMIC_RG_AUDRADC2NDSTAGELPEN_MASK                   0x1
#define MT6368_PMIC_RG_AUDRADC2NDSTAGELPEN_SHIFT                  4
#define MT6368_PMIC_RG_AUDRADCFLASHLPEN_ADDR                      MT6368_AUDENC_ANA_CON8
#define MT6368_PMIC_RG_AUDRADCFLASHLPEN_MASK                      0x1
#define MT6368_PMIC_RG_AUDRADCFLASHLPEN_SHIFT                     5
#define MT6368_PMIC_RG_AUDRPREAMPIDDTEST_ADDR                     MT6368_AUDENC_ANA_CON8
#define MT6368_PMIC_RG_AUDRPREAMPIDDTEST_MASK                     0x3
#define MT6368_PMIC_RG_AUDRPREAMPIDDTEST_SHIFT                    6
#define MT6368_PMIC_RG_AUDRADC1STSTAGEIDDTEST_ADDR                MT6368_AUDENC_ANA_CON9
#define MT6368_PMIC_RG_AUDRADC1STSTAGEIDDTEST_MASK                0x3
#define MT6368_PMIC_RG_AUDRADC1STSTAGEIDDTEST_SHIFT               0
#define MT6368_PMIC_RG_AUDRADC2NDSTAGEIDDTEST_ADDR                MT6368_AUDENC_ANA_CON9
#define MT6368_PMIC_RG_AUDRADC2NDSTAGEIDDTEST_MASK                0x3
#define MT6368_PMIC_RG_AUDRADC2NDSTAGEIDDTEST_SHIFT               2
#define MT6368_PMIC_RG_AUDRADCREFBUFIDDTEST_ADDR                  MT6368_AUDENC_ANA_CON9
#define MT6368_PMIC_RG_AUDRADCREFBUFIDDTEST_MASK                  0x3
#define MT6368_PMIC_RG_AUDRADCREFBUFIDDTEST_SHIFT                 4
#define MT6368_PMIC_RG_AUDRADCFLASHIDDTEST_ADDR                   MT6368_AUDENC_ANA_CON9
#define MT6368_PMIC_RG_AUDRADCFLASHIDDTEST_MASK                   0x3
#define MT6368_PMIC_RG_AUDRADCFLASHIDDTEST_SHIFT                  6
#define MT6368_PMIC_RG_AUDADCCLKRSTB_ADDR                         MT6368_AUDENC_ANA_CON10
#define MT6368_PMIC_RG_AUDADCCLKRSTB_MASK                         0x1
#define MT6368_PMIC_RG_AUDADCCLKRSTB_SHIFT                        0
#define MT6368_PMIC_RG_AUDADCCLKSEL_ADDR                          MT6368_AUDENC_ANA_CON10
#define MT6368_PMIC_RG_AUDADCCLKSEL_MASK                          0x3
#define MT6368_PMIC_RG_AUDADCCLKSEL_SHIFT                         1
#define MT6368_PMIC_RG_AUDADCCLKSOURCE_ADDR                       MT6368_AUDENC_ANA_CON10
#define MT6368_PMIC_RG_AUDADCCLKSOURCE_MASK                       0x3
#define MT6368_PMIC_RG_AUDADCCLKSOURCE_SHIFT                      3
#define MT6368_PMIC_RG_AUDADCCLKGENMODE_ADDR                      MT6368_AUDENC_ANA_CON10
#define MT6368_PMIC_RG_AUDADCCLKGENMODE_MASK                      0x3
#define MT6368_PMIC_RG_AUDADCCLKGENMODE_SHIFT                     5
#define MT6368_PMIC_RG_AUDPREAMP_ACCFS_ADDR                       MT6368_AUDENC_ANA_CON10
#define MT6368_PMIC_RG_AUDPREAMP_ACCFS_MASK                       0x1
#define MT6368_PMIC_RG_AUDPREAMP_ACCFS_SHIFT                      7
#define MT6368_PMIC_RG_AUDPREAMPAAFEN_ADDR                        MT6368_AUDENC_ANA_CON11
#define MT6368_PMIC_RG_AUDPREAMPAAFEN_MASK                        0x1
#define MT6368_PMIC_RG_AUDPREAMPAAFEN_SHIFT                       0
#define MT6368_PMIC_RG_DCCVCMBUFLPMODSEL_ADDR                     MT6368_AUDENC_ANA_CON11
#define MT6368_PMIC_RG_DCCVCMBUFLPMODSEL_MASK                     0x1
#define MT6368_PMIC_RG_DCCVCMBUFLPMODSEL_SHIFT                    1
#define MT6368_PMIC_RG_DCCVCMBUFLPSWEN_ADDR                       MT6368_AUDENC_ANA_CON11
#define MT6368_PMIC_RG_DCCVCMBUFLPSWEN_MASK                       0x1
#define MT6368_PMIC_RG_DCCVCMBUFLPSWEN_SHIFT                      2
#define MT6368_PMIC_RG_AUDSPAREPGA_ADDR                           MT6368_AUDENC_ANA_CON11
#define MT6368_PMIC_RG_AUDSPAREPGA_MASK                           0x1F
#define MT6368_PMIC_RG_AUDSPAREPGA_SHIFT                          3
#define MT6368_PMIC_RG_AUDADC1STSTAGESDENB_ADDR                   MT6368_AUDENC_ANA_CON12
#define MT6368_PMIC_RG_AUDADC1STSTAGESDENB_MASK                   0x1
#define MT6368_PMIC_RG_AUDADC1STSTAGESDENB_SHIFT                  0
#define MT6368_PMIC_RG_AUDADC2NDSTAGERESET_ADDR                   MT6368_AUDENC_ANA_CON12
#define MT6368_PMIC_RG_AUDADC2NDSTAGERESET_MASK                   0x1
#define MT6368_PMIC_RG_AUDADC2NDSTAGERESET_SHIFT                  1
#define MT6368_PMIC_RG_AUDADC3RDSTAGERESET_ADDR                   MT6368_AUDENC_ANA_CON12
#define MT6368_PMIC_RG_AUDADC3RDSTAGERESET_MASK                   0x1
#define MT6368_PMIC_RG_AUDADC3RDSTAGERESET_SHIFT                  2
#define MT6368_PMIC_RG_AUDADCFSRESET_ADDR                         MT6368_AUDENC_ANA_CON12
#define MT6368_PMIC_RG_AUDADCFSRESET_MASK                         0x1
#define MT6368_PMIC_RG_AUDADCFSRESET_SHIFT                        3
#define MT6368_PMIC_RG_AUDADCWIDECM_ADDR                          MT6368_AUDENC_ANA_CON12
#define MT6368_PMIC_RG_AUDADCWIDECM_MASK                          0x1
#define MT6368_PMIC_RG_AUDADCWIDECM_SHIFT                         4
#define MT6368_PMIC_RG_AUDADCNOPATEST_ADDR                        MT6368_AUDENC_ANA_CON12
#define MT6368_PMIC_RG_AUDADCNOPATEST_MASK                        0x1
#define MT6368_PMIC_RG_AUDADCNOPATEST_SHIFT                       5
#define MT6368_PMIC_RG_AUDADCBYPASS_ADDR                          MT6368_AUDENC_ANA_CON12
#define MT6368_PMIC_RG_AUDADCBYPASS_MASK                          0x1
#define MT6368_PMIC_RG_AUDADCBYPASS_SHIFT                         6
#define MT6368_PMIC_RG_AUDADCFFBYPASS_ADDR                        MT6368_AUDENC_ANA_CON12
#define MT6368_PMIC_RG_AUDADCFFBYPASS_MASK                        0x1
#define MT6368_PMIC_RG_AUDADCFFBYPASS_SHIFT                       7
#define MT6368_PMIC_RG_AUDADCDACFBCURRENT_ADDR                    MT6368_AUDENC_ANA_CON13
#define MT6368_PMIC_RG_AUDADCDACFBCURRENT_MASK                    0x1
#define MT6368_PMIC_RG_AUDADCDACFBCURRENT_SHIFT                   0
#define MT6368_PMIC_RG_AUDADCDACIDDTEST_ADDR                      MT6368_AUDENC_ANA_CON13
#define MT6368_PMIC_RG_AUDADCDACIDDTEST_MASK                      0x3
#define MT6368_PMIC_RG_AUDADCDACIDDTEST_SHIFT                     1
#define MT6368_PMIC_RG_AUDADCDACNRZ_ADDR                          MT6368_AUDENC_ANA_CON13
#define MT6368_PMIC_RG_AUDADCDACNRZ_MASK                          0x1
#define MT6368_PMIC_RG_AUDADCDACNRZ_SHIFT                         3
#define MT6368_PMIC_RG_AUDADCNODEM_ADDR                           MT6368_AUDENC_ANA_CON13
#define MT6368_PMIC_RG_AUDADCNODEM_MASK                           0x1
#define MT6368_PMIC_RG_AUDADCNODEM_SHIFT                          4
#define MT6368_PMIC_RG_AUDADCDACTEST_ADDR                         MT6368_AUDENC_ANA_CON13
#define MT6368_PMIC_RG_AUDADCDACTEST_MASK                         0x1
#define MT6368_PMIC_RG_AUDADCDACTEST_SHIFT                        5
#define MT6368_PMIC_RG_AUDADCDAC0P25FS_ADDR                       MT6368_AUDENC_ANA_CON13
#define MT6368_PMIC_RG_AUDADCDAC0P25FS_MASK                       0x1
#define MT6368_PMIC_RG_AUDADCDAC0P25FS_SHIFT                      6
#define MT6368_PMIC_RG_AUDADCRDAC0P25FS_ADDR                      MT6368_AUDENC_ANA_CON13
#define MT6368_PMIC_RG_AUDADCRDAC0P25FS_MASK                      0x1
#define MT6368_PMIC_RG_AUDADCRDAC0P25FS_SHIFT                     7
#define MT6368_PMIC_RG_AUDADCTESTDATA_L_ADDR                      MT6368_AUDENC_ANA_CON14
#define MT6368_PMIC_RG_AUDADCTESTDATA_L_MASK                      0xFF
#define MT6368_PMIC_RG_AUDADCTESTDATA_L_SHIFT                     0
#define MT6368_PMIC_RG_AUDADCTESTDATA_H_ADDR                      MT6368_AUDENC_ANA_CON15
#define MT6368_PMIC_RG_AUDADCTESTDATA_H_MASK                      0xFF
#define MT6368_PMIC_RG_AUDADCTESTDATA_H_SHIFT                     0
#define MT6368_PMIC_RG_AUDRCTUNEL_ADDR                            MT6368_AUDENC_ANA_CON16
#define MT6368_PMIC_RG_AUDRCTUNEL_MASK                            0x1F
#define MT6368_PMIC_RG_AUDRCTUNEL_SHIFT                           0
#define MT6368_PMIC_RG_AUDRCTUNELSEL_ADDR                         MT6368_AUDENC_ANA_CON16
#define MT6368_PMIC_RG_AUDRCTUNELSEL_MASK                         0x1
#define MT6368_PMIC_RG_AUDRCTUNELSEL_SHIFT                        5
#define MT6368_PMIC_RG_AUDRCTUNER_ADDR                            MT6368_AUDENC_ANA_CON17
#define MT6368_PMIC_RG_AUDRCTUNER_MASK                            0x1F
#define MT6368_PMIC_RG_AUDRCTUNER_SHIFT                           0
#define MT6368_PMIC_RG_AUDRCTUNERSEL_ADDR                         MT6368_AUDENC_ANA_CON17
#define MT6368_PMIC_RG_AUDRCTUNERSEL_MASK                         0x1
#define MT6368_PMIC_RG_AUDRCTUNERSEL_SHIFT                        5
#define MT6368_PMIC_RG_AUD3CTUNEL_ADDR                            MT6368_AUDENC_ANA_CON18
#define MT6368_PMIC_RG_AUD3CTUNEL_MASK                            0x1F
#define MT6368_PMIC_RG_AUD3CTUNEL_SHIFT                           0
#define MT6368_PMIC_RG_AUD3CTUNELSEL_ADDR                         MT6368_AUDENC_ANA_CON18
#define MT6368_PMIC_RG_AUD3CTUNELSEL_MASK                         0x1
#define MT6368_PMIC_RG_AUD3CTUNELSEL_SHIFT                        5
#define MT6368_PMIC_RGS_AUDRCTUNE3READ_ADDR                       MT6368_AUDENC_ANA_CON19
#define MT6368_PMIC_RGS_AUDRCTUNE3READ_MASK                       0x1F
#define MT6368_PMIC_RGS_AUDRCTUNE3READ_SHIFT                      0
#define MT6368_PMIC_RG_AUD3SPARE_ADDR                             MT6368_AUDENC_ANA_CON20
#define MT6368_PMIC_RG_AUD3SPARE_MASK                             0x1F
#define MT6368_PMIC_RG_AUD3SPARE_SHIFT                            0
#define MT6368_PMIC_RGS_AUDRCTUNELREAD_ADDR                       MT6368_AUDENC_ANA_CON21
#define MT6368_PMIC_RGS_AUDRCTUNELREAD_MASK                       0x1F
#define MT6368_PMIC_RGS_AUDRCTUNELREAD_SHIFT                      0
#define MT6368_PMIC_RGS_AUDRCTUNERREAD_ADDR                       MT6368_AUDENC_ANA_CON22
#define MT6368_PMIC_RGS_AUDRCTUNERREAD_MASK                       0x1F
#define MT6368_PMIC_RGS_AUDRCTUNERREAD_SHIFT                      0
#define MT6368_PMIC_RG_AUDSPAREVA30_ADDR                          MT6368_AUDENC_ANA_CON23
#define MT6368_PMIC_RG_AUDSPAREVA30_MASK                          0xFF
#define MT6368_PMIC_RG_AUDSPAREVA30_SHIFT                         0
#define MT6368_PMIC_RG_AUDSPAREVA18_ADDR                          MT6368_AUDENC_ANA_CON24
#define MT6368_PMIC_RG_AUDSPAREVA18_MASK                          0xFF
#define MT6368_PMIC_RG_AUDSPAREVA18_SHIFT                         0
#define MT6368_PMIC_RG_AUDPGA_DECAP_ADDR                          MT6368_AUDENC_ANA_CON25
#define MT6368_PMIC_RG_AUDPGA_DECAP_MASK                          0x1
#define MT6368_PMIC_RG_AUDPGA_DECAP_SHIFT                         0
#define MT6368_PMIC_RG_AUDPGA_CAPRA_ADDR                          MT6368_AUDENC_ANA_CON25
#define MT6368_PMIC_RG_AUDPGA_CAPRA_MASK                          0x1
#define MT6368_PMIC_RG_AUDPGA_CAPRA_SHIFT                         1
#define MT6368_PMIC_RG_AUDPGA_ACCCMP_ADDR                         MT6368_AUDENC_ANA_CON25
#define MT6368_PMIC_RG_AUDPGA_ACCCMP_MASK                         0x1
#define MT6368_PMIC_RG_AUDPGA_ACCCMP_SHIFT                        2
#define MT6368_PMIC_RG_AUDENC_SPARE2_L_ADDR                       MT6368_AUDENC_ANA_CON25
#define MT6368_PMIC_RG_AUDENC_SPARE2_L_MASK                       0x1F
#define MT6368_PMIC_RG_AUDENC_SPARE2_L_SHIFT                      3
#define MT6368_PMIC_RG_AUDENC_SPARE2_H_ADDR                       MT6368_AUDENC_ANA_CON26
#define MT6368_PMIC_RG_AUDENC_SPARE2_H_MASK                       0xFF
#define MT6368_PMIC_RG_AUDENC_SPARE2_H_SHIFT                      0
#define MT6368_PMIC_RG_AUDDIGMICEN_ADDR                           MT6368_AUDENC_ANA_CON27
#define MT6368_PMIC_RG_AUDDIGMICEN_MASK                           0x1
#define MT6368_PMIC_RG_AUDDIGMICEN_SHIFT                          0
#define MT6368_PMIC_RG_AUDDIGMICBIAS_ADDR                         MT6368_AUDENC_ANA_CON27
#define MT6368_PMIC_RG_AUDDIGMICBIAS_MASK                         0x3
#define MT6368_PMIC_RG_AUDDIGMICBIAS_SHIFT                        1
#define MT6368_PMIC_RG_DMICHPCLKEN_ADDR                           MT6368_AUDENC_ANA_CON27
#define MT6368_PMIC_RG_DMICHPCLKEN_MASK                           0x1
#define MT6368_PMIC_RG_DMICHPCLKEN_SHIFT                          3
#define MT6368_PMIC_RG_AUDDIGMICPDUTY_ADDR                        MT6368_AUDENC_ANA_CON27
#define MT6368_PMIC_RG_AUDDIGMICPDUTY_MASK                        0x3
#define MT6368_PMIC_RG_AUDDIGMICPDUTY_SHIFT                       4
#define MT6368_PMIC_RG_AUDDIGMICNDUTY_ADDR                        MT6368_AUDENC_ANA_CON27
#define MT6368_PMIC_RG_AUDDIGMICNDUTY_MASK                        0x3
#define MT6368_PMIC_RG_AUDDIGMICNDUTY_SHIFT                       6
#define MT6368_PMIC_RG_DMICMONEN_ADDR                             MT6368_AUDENC_ANA_CON28
#define MT6368_PMIC_RG_DMICMONEN_MASK                             0x1
#define MT6368_PMIC_RG_DMICMONEN_SHIFT                            0
#define MT6368_PMIC_RG_DMICMONSEL_ADDR                            MT6368_AUDENC_ANA_CON28
#define MT6368_PMIC_RG_DMICMONSEL_MASK                            0x7
#define MT6368_PMIC_RG_DMICMONSEL_SHIFT                           1
#define MT6368_PMIC_RG_AUDDIGMIC1EN_ADDR                          MT6368_AUDENC_ANA_CON29
#define MT6368_PMIC_RG_AUDDIGMIC1EN_MASK                          0x1
#define MT6368_PMIC_RG_AUDDIGMIC1EN_SHIFT                         0
#define MT6368_PMIC_RG_AUDDIGMICBIAS1_ADDR                        MT6368_AUDENC_ANA_CON29
#define MT6368_PMIC_RG_AUDDIGMICBIAS1_MASK                        0x3
#define MT6368_PMIC_RG_AUDDIGMICBIAS1_SHIFT                       1
#define MT6368_PMIC_RG_DMIC1HPCLKEN_ADDR                          MT6368_AUDENC_ANA_CON29
#define MT6368_PMIC_RG_DMIC1HPCLKEN_MASK                          0x1
#define MT6368_PMIC_RG_DMIC1HPCLKEN_SHIFT                         3
#define MT6368_PMIC_RG_AUDDIGMIC1PDUTY_ADDR                       MT6368_AUDENC_ANA_CON29
#define MT6368_PMIC_RG_AUDDIGMIC1PDUTY_MASK                       0x3
#define MT6368_PMIC_RG_AUDDIGMIC1PDUTY_SHIFT                      4
#define MT6368_PMIC_RG_AUDDIGMIC1NDUTY_ADDR                       MT6368_AUDENC_ANA_CON29
#define MT6368_PMIC_RG_AUDDIGMIC1NDUTY_MASK                       0x3
#define MT6368_PMIC_RG_AUDDIGMIC1NDUTY_SHIFT                      6
#define MT6368_PMIC_RG_DMIC1MONEN_ADDR                            MT6368_AUDENC_ANA_CON30
#define MT6368_PMIC_RG_DMIC1MONEN_MASK                            0x1
#define MT6368_PMIC_RG_DMIC1MONEN_SHIFT                           0
#define MT6368_PMIC_RG_DMIC1MONSEL_ADDR                           MT6368_AUDENC_ANA_CON30
#define MT6368_PMIC_RG_DMIC1MONSEL_MASK                           0x7
#define MT6368_PMIC_RG_DMIC1MONSEL_SHIFT                          1
#define MT6368_PMIC_RG_AUDSPAREVMIC_ADDR                          MT6368_AUDENC_ANA_CON30
#define MT6368_PMIC_RG_AUDSPAREVMIC_MASK                          0xF
#define MT6368_PMIC_RG_AUDSPAREVMIC_SHIFT                         4
#define MT6368_PMIC_RG_AUDPWDBMICBIAS0_ADDR                       MT6368_AUDENC_ANA_CON31
#define MT6368_PMIC_RG_AUDPWDBMICBIAS0_MASK                       0x1
#define MT6368_PMIC_RG_AUDPWDBMICBIAS0_SHIFT                      0
#define MT6368_PMIC_RG_AUDMICBIAS0BYPASSEN_ADDR                   MT6368_AUDENC_ANA_CON31
#define MT6368_PMIC_RG_AUDMICBIAS0BYPASSEN_MASK                   0x1
#define MT6368_PMIC_RG_AUDMICBIAS0BYPASSEN_SHIFT                  1
#define MT6368_PMIC_RG_AUDMICBIAS0LOWPEN_ADDR                     MT6368_AUDENC_ANA_CON31
#define MT6368_PMIC_RG_AUDMICBIAS0LOWPEN_MASK                     0x1
#define MT6368_PMIC_RG_AUDMICBIAS0LOWPEN_SHIFT                    2
#define MT6368_PMIC_RG_AUDPWDBMICBIAS3_ADDR                       MT6368_AUDENC_ANA_CON31
#define MT6368_PMIC_RG_AUDPWDBMICBIAS3_MASK                       0x1
#define MT6368_PMIC_RG_AUDPWDBMICBIAS3_SHIFT                      3
#define MT6368_PMIC_RG_AUDMICBIAS0VREF_ADDR                       MT6368_AUDENC_ANA_CON31
#define MT6368_PMIC_RG_AUDMICBIAS0VREF_MASK                       0x7
#define MT6368_PMIC_RG_AUDMICBIAS0VREF_SHIFT                      4
#define MT6368_PMIC_RG_AUDMICBIAS0DCSW0P1EN_ADDR                  MT6368_AUDENC_ANA_CON32
#define MT6368_PMIC_RG_AUDMICBIAS0DCSW0P1EN_MASK                  0x1
#define MT6368_PMIC_RG_AUDMICBIAS0DCSW0P1EN_SHIFT                 0
#define MT6368_PMIC_RG_AUDMICBIAS0DCSW0P2EN_ADDR                  MT6368_AUDENC_ANA_CON32
#define MT6368_PMIC_RG_AUDMICBIAS0DCSW0P2EN_MASK                  0x1
#define MT6368_PMIC_RG_AUDMICBIAS0DCSW0P2EN_SHIFT                 1
#define MT6368_PMIC_RG_AUDMICBIAS0DCSW0NEN_ADDR                   MT6368_AUDENC_ANA_CON32
#define MT6368_PMIC_RG_AUDMICBIAS0DCSW0NEN_MASK                   0x1
#define MT6368_PMIC_RG_AUDMICBIAS0DCSW0NEN_SHIFT                  2
#define MT6368_PMIC_RG_AUDMICBIAS0DCSW2P1EN_ADDR                  MT6368_AUDENC_ANA_CON32
#define MT6368_PMIC_RG_AUDMICBIAS0DCSW2P1EN_MASK                  0x1
#define MT6368_PMIC_RG_AUDMICBIAS0DCSW2P1EN_SHIFT                 4
#define MT6368_PMIC_RG_AUDMICBIAS0DCSW2P2EN_ADDR                  MT6368_AUDENC_ANA_CON32
#define MT6368_PMIC_RG_AUDMICBIAS0DCSW2P2EN_MASK                  0x1
#define MT6368_PMIC_RG_AUDMICBIAS0DCSW2P2EN_SHIFT                 5
#define MT6368_PMIC_RG_AUDMICBIAS0DCSW2NEN_ADDR                   MT6368_AUDENC_ANA_CON32
#define MT6368_PMIC_RG_AUDMICBIAS0DCSW2NEN_MASK                   0x1
#define MT6368_PMIC_RG_AUDMICBIAS0DCSW2NEN_SHIFT                  6
#define MT6368_PMIC_RG_AUDPWDBMICBIAS1_ADDR                       MT6368_AUDENC_ANA_CON33
#define MT6368_PMIC_RG_AUDPWDBMICBIAS1_MASK                       0x1
#define MT6368_PMIC_RG_AUDPWDBMICBIAS1_SHIFT                      0
#define MT6368_PMIC_RG_AUDMICBIAS1BYPASSEN_ADDR                   MT6368_AUDENC_ANA_CON33
#define MT6368_PMIC_RG_AUDMICBIAS1BYPASSEN_MASK                   0x1
#define MT6368_PMIC_RG_AUDMICBIAS1BYPASSEN_SHIFT                  1
#define MT6368_PMIC_RG_AUDMICBIAS1LOWPEN_ADDR                     MT6368_AUDENC_ANA_CON33
#define MT6368_PMIC_RG_AUDMICBIAS1LOWPEN_MASK                     0x1
#define MT6368_PMIC_RG_AUDMICBIAS1LOWPEN_SHIFT                    2
#define MT6368_PMIC_RG_AUDMICBIAS1VREF_ADDR                       MT6368_AUDENC_ANA_CON33
#define MT6368_PMIC_RG_AUDMICBIAS1VREF_MASK                       0x7
#define MT6368_PMIC_RG_AUDMICBIAS1VREF_SHIFT                      4
#define MT6368_PMIC_RG_AUDMICBIAS1DCSW1PEN_ADDR                   MT6368_AUDENC_ANA_CON34
#define MT6368_PMIC_RG_AUDMICBIAS1DCSW1PEN_MASK                   0x1
#define MT6368_PMIC_RG_AUDMICBIAS1DCSW1PEN_SHIFT                  0
#define MT6368_PMIC_RG_AUDMICBIAS1DCSW1NEN_ADDR                   MT6368_AUDENC_ANA_CON34
#define MT6368_PMIC_RG_AUDMICBIAS1DCSW1NEN_MASK                   0x1
#define MT6368_PMIC_RG_AUDMICBIAS1DCSW1NEN_SHIFT                  1
#define MT6368_PMIC_RG_BANDGAPGEN_ADDR                            MT6368_AUDENC_ANA_CON34
#define MT6368_PMIC_RG_BANDGAPGEN_MASK                            0x1
#define MT6368_PMIC_RG_BANDGAPGEN_SHIFT                           2
#define MT6368_PMIC_RG_AUDMICBIAS1HVEN_ADDR                       MT6368_AUDENC_ANA_CON34
#define MT6368_PMIC_RG_AUDMICBIAS1HVEN_MASK                       0x1
#define MT6368_PMIC_RG_AUDMICBIAS1HVEN_SHIFT                      4
#define MT6368_PMIC_RG_AUDMICBIAS1HVVREF_ADDR                     MT6368_AUDENC_ANA_CON34
#define MT6368_PMIC_RG_AUDMICBIAS1HVVREF_MASK                     0x1
#define MT6368_PMIC_RG_AUDMICBIAS1HVVREF_SHIFT                    5
#define MT6368_PMIC_RG_AUDPWDBMICBIAS2_ADDR                       MT6368_AUDENC_ANA_CON35
#define MT6368_PMIC_RG_AUDPWDBMICBIAS2_MASK                       0x1
#define MT6368_PMIC_RG_AUDPWDBMICBIAS2_SHIFT                      0
#define MT6368_PMIC_RG_AUDMICBIAS2BYPASSEN_ADDR                   MT6368_AUDENC_ANA_CON35
#define MT6368_PMIC_RG_AUDMICBIAS2BYPASSEN_MASK                   0x1
#define MT6368_PMIC_RG_AUDMICBIAS2BYPASSEN_SHIFT                  1
#define MT6368_PMIC_RG_AUDMICBIAS2LOWPEN_ADDR                     MT6368_AUDENC_ANA_CON35
#define MT6368_PMIC_RG_AUDMICBIAS2LOWPEN_MASK                     0x1
#define MT6368_PMIC_RG_AUDMICBIAS2LOWPEN_SHIFT                    2
#define MT6368_PMIC_RG_AUDMICBIAS2VREF_ADDR                       MT6368_AUDENC_ANA_CON35
#define MT6368_PMIC_RG_AUDMICBIAS2VREF_MASK                       0x7
#define MT6368_PMIC_RG_AUDMICBIAS2VREF_SHIFT                      4
#define MT6368_PMIC_RG_AUDMICBIAS2DCSW3P1EN_ADDR                  MT6368_AUDENC_ANA_CON36
#define MT6368_PMIC_RG_AUDMICBIAS2DCSW3P1EN_MASK                  0x1
#define MT6368_PMIC_RG_AUDMICBIAS2DCSW3P1EN_SHIFT                 0
#define MT6368_PMIC_RG_AUDMICBIAS2DCSW3P2EN_ADDR                  MT6368_AUDENC_ANA_CON36
#define MT6368_PMIC_RG_AUDMICBIAS2DCSW3P2EN_MASK                  0x1
#define MT6368_PMIC_RG_AUDMICBIAS2DCSW3P2EN_SHIFT                 1
#define MT6368_PMIC_RG_AUDMICBIAS2DCSW3NEN_ADDR                   MT6368_AUDENC_ANA_CON36
#define MT6368_PMIC_RG_AUDMICBIAS2DCSW3NEN_MASK                   0x1
#define MT6368_PMIC_RG_AUDMICBIAS2DCSW3NEN_SHIFT                  2
#define MT6368_PMIC_RG_AUDMICBIASSPARE_ADDR                       MT6368_AUDENC_ANA_CON36
#define MT6368_PMIC_RG_AUDMICBIASSPARE_MASK                       0xF
#define MT6368_PMIC_RG_AUDMICBIASSPARE_SHIFT                      4
#define MT6368_PMIC_RG_AUDACCDETMICBIAS0PULLLOW_ADDR              MT6368_AUDENC_ANA_CON37
#define MT6368_PMIC_RG_AUDACCDETMICBIAS0PULLLOW_MASK              0x1
#define MT6368_PMIC_RG_AUDACCDETMICBIAS0PULLLOW_SHIFT             0
#define MT6368_PMIC_RG_AUDACCDETMICBIAS1PULLLOW_ADDR              MT6368_AUDENC_ANA_CON37
#define MT6368_PMIC_RG_AUDACCDETMICBIAS1PULLLOW_MASK              0x1
#define MT6368_PMIC_RG_AUDACCDETMICBIAS1PULLLOW_SHIFT             1
#define MT6368_PMIC_RG_AUDACCDETMICBIAS2PULLLOW_ADDR              MT6368_AUDENC_ANA_CON37
#define MT6368_PMIC_RG_AUDACCDETMICBIAS2PULLLOW_MASK              0x1
#define MT6368_PMIC_RG_AUDACCDETMICBIAS2PULLLOW_SHIFT             2
#define MT6368_PMIC_RG_AUDACCDETVIN1PULLLOW_ADDR                  MT6368_AUDENC_ANA_CON37
#define MT6368_PMIC_RG_AUDACCDETVIN1PULLLOW_MASK                  0x1
#define MT6368_PMIC_RG_AUDACCDETVIN1PULLLOW_SHIFT                 3
#define MT6368_PMIC_RG_AUDACCDETVTHACAL_ADDR                      MT6368_AUDENC_ANA_CON37
#define MT6368_PMIC_RG_AUDACCDETVTHACAL_MASK                      0x1
#define MT6368_PMIC_RG_AUDACCDETVTHACAL_SHIFT                     4
#define MT6368_PMIC_RG_AUDACCDETVTHBCAL_ADDR                      MT6368_AUDENC_ANA_CON37
#define MT6368_PMIC_RG_AUDACCDETVTHBCAL_MASK                      0x1
#define MT6368_PMIC_RG_AUDACCDETVTHBCAL_SHIFT                     5
#define MT6368_PMIC_RG_AUDACCDETTVDET_ADDR                        MT6368_AUDENC_ANA_CON37
#define MT6368_PMIC_RG_AUDACCDETTVDET_MASK                        0x1
#define MT6368_PMIC_RG_AUDACCDETTVDET_SHIFT                       6
#define MT6368_PMIC_RG_ACCDETSEL_ADDR                             MT6368_AUDENC_ANA_CON37
#define MT6368_PMIC_RG_ACCDETSEL_MASK                             0x1
#define MT6368_PMIC_RG_ACCDETSEL_SHIFT                            7
#define MT6368_PMIC_RG_SWBUFMODSEL_ADDR                           MT6368_AUDENC_ANA_CON38
#define MT6368_PMIC_RG_SWBUFMODSEL_MASK                           0x1
#define MT6368_PMIC_RG_SWBUFMODSEL_SHIFT                          0
#define MT6368_PMIC_RG_SWBUFSWEN_ADDR                             MT6368_AUDENC_ANA_CON38
#define MT6368_PMIC_RG_SWBUFSWEN_MASK                             0x1
#define MT6368_PMIC_RG_SWBUFSWEN_SHIFT                            1
#define MT6368_PMIC_RG_EINT0NOHYS_ADDR                            MT6368_AUDENC_ANA_CON38
#define MT6368_PMIC_RG_EINT0NOHYS_MASK                            0x1
#define MT6368_PMIC_RG_EINT0NOHYS_SHIFT                           2
#define MT6368_PMIC_RG_EINT0CONFIGACCDET_ADDR                     MT6368_AUDENC_ANA_CON38
#define MT6368_PMIC_RG_EINT0CONFIGACCDET_MASK                     0x1
#define MT6368_PMIC_RG_EINT0CONFIGACCDET_SHIFT                    3
#define MT6368_PMIC_RG_EINT0HIRENB_ADDR                           MT6368_AUDENC_ANA_CON38
#define MT6368_PMIC_RG_EINT0HIRENB_MASK                           0x1
#define MT6368_PMIC_RG_EINT0HIRENB_SHIFT                          4
#define MT6368_PMIC_RG_ACCDET2AUXRESBYPASS_ADDR                   MT6368_AUDENC_ANA_CON38
#define MT6368_PMIC_RG_ACCDET2AUXRESBYPASS_MASK                   0x1
#define MT6368_PMIC_RG_ACCDET2AUXRESBYPASS_SHIFT                  5
#define MT6368_PMIC_RG_ACCDET2AUXSWEN_ADDR                        MT6368_AUDENC_ANA_CON38
#define MT6368_PMIC_RG_ACCDET2AUXSWEN_MASK                        0x1
#define MT6368_PMIC_RG_ACCDET2AUXSWEN_SHIFT                       6
#define MT6368_PMIC_RG_AUDACCDETMICBIAS3PULLLOW_ADDR              MT6368_AUDENC_ANA_CON38
#define MT6368_PMIC_RG_AUDACCDETMICBIAS3PULLLOW_MASK              0x1
#define MT6368_PMIC_RG_AUDACCDETMICBIAS3PULLLOW_SHIFT             7
#define MT6368_PMIC_RG_EINT1CONFIGACCDET_ADDR                     MT6368_AUDENC_ANA_CON39
#define MT6368_PMIC_RG_EINT1CONFIGACCDET_MASK                     0x1
#define MT6368_PMIC_RG_EINT1CONFIGACCDET_SHIFT                    0
#define MT6368_PMIC_RG_EINT1HIRENB_ADDR                           MT6368_AUDENC_ANA_CON39
#define MT6368_PMIC_RG_EINT1HIRENB_MASK                           0x1
#define MT6368_PMIC_RG_EINT1HIRENB_SHIFT                          1
#define MT6368_PMIC_RG_EINT1NOHYS_ADDR                            MT6368_AUDENC_ANA_CON39
#define MT6368_PMIC_RG_EINT1NOHYS_MASK                            0x1
#define MT6368_PMIC_RG_EINT1NOHYS_SHIFT                           2
#define MT6368_PMIC_RG_EINTCOMPVTH_ADDR                           MT6368_AUDENC_ANA_CON39
#define MT6368_PMIC_RG_EINTCOMPVTH_MASK                           0xF
#define MT6368_PMIC_RG_EINTCOMPVTH_SHIFT                          4
#define MT6368_PMIC_RG_MTEST_EN_ADDR                              MT6368_AUDENC_ANA_CON40
#define MT6368_PMIC_RG_MTEST_EN_MASK                              0x1
#define MT6368_PMIC_RG_MTEST_EN_SHIFT                             0
#define MT6368_PMIC_RG_MTEST_SEL_ADDR                             MT6368_AUDENC_ANA_CON40
#define MT6368_PMIC_RG_MTEST_SEL_MASK                             0x1
#define MT6368_PMIC_RG_MTEST_SEL_SHIFT                            1
#define MT6368_PMIC_RG_MTEST_CURRENT_ADDR                         MT6368_AUDENC_ANA_CON40
#define MT6368_PMIC_RG_MTEST_CURRENT_MASK                         0x1
#define MT6368_PMIC_RG_MTEST_CURRENT_SHIFT                        2
#define MT6368_PMIC_RG_ANALOGFDEN_ADDR                            MT6368_AUDENC_ANA_CON40
#define MT6368_PMIC_RG_ANALOGFDEN_MASK                            0x1
#define MT6368_PMIC_RG_ANALOGFDEN_SHIFT                           4
#define MT6368_PMIC_RG_FDVIN1PPULLLOW_ADDR                        MT6368_AUDENC_ANA_CON40
#define MT6368_PMIC_RG_FDVIN1PPULLLOW_MASK                        0x1
#define MT6368_PMIC_RG_FDVIN1PPULLLOW_SHIFT                       5
#define MT6368_PMIC_RG_FDEINT0TYPE_ADDR                           MT6368_AUDENC_ANA_CON40
#define MT6368_PMIC_RG_FDEINT0TYPE_MASK                           0x1
#define MT6368_PMIC_RG_FDEINT0TYPE_SHIFT                          6
#define MT6368_PMIC_RG_FDEINT1TYPE_ADDR                           MT6368_AUDENC_ANA_CON40
#define MT6368_PMIC_RG_FDEINT1TYPE_MASK                           0x1
#define MT6368_PMIC_RG_FDEINT1TYPE_SHIFT                          7
#define MT6368_PMIC_RG_EINT0CMPEN_ADDR                            MT6368_AUDENC_ANA_CON41
#define MT6368_PMIC_RG_EINT0CMPEN_MASK                            0x1
#define MT6368_PMIC_RG_EINT0CMPEN_SHIFT                           0
#define MT6368_PMIC_RG_EINT0CMPMEN_ADDR                           MT6368_AUDENC_ANA_CON41
#define MT6368_PMIC_RG_EINT0CMPMEN_MASK                           0x1
#define MT6368_PMIC_RG_EINT0CMPMEN_SHIFT                          1
#define MT6368_PMIC_RG_EINT0EN_ADDR                               MT6368_AUDENC_ANA_CON41
#define MT6368_PMIC_RG_EINT0EN_MASK                               0x1
#define MT6368_PMIC_RG_EINT0EN_SHIFT                              2
#define MT6368_PMIC_RG_EINT0CEN_ADDR                              MT6368_AUDENC_ANA_CON41
#define MT6368_PMIC_RG_EINT0CEN_MASK                              0x1
#define MT6368_PMIC_RG_EINT0CEN_SHIFT                             3
#define MT6368_PMIC_RG_EINT0INVEN_ADDR                            MT6368_AUDENC_ANA_CON41
#define MT6368_PMIC_RG_EINT0INVEN_MASK                            0x1
#define MT6368_PMIC_RG_EINT0INVEN_SHIFT                           4
#define MT6368_PMIC_RG_EINT0CTURBO_ADDR                           MT6368_AUDENC_ANA_CON41
#define MT6368_PMIC_RG_EINT0CTURBO_MASK                           0x7
#define MT6368_PMIC_RG_EINT0CTURBO_SHIFT                          5
#define MT6368_PMIC_RG_EINT1CMPEN_ADDR                            MT6368_AUDENC_ANA_CON42
#define MT6368_PMIC_RG_EINT1CMPEN_MASK                            0x1
#define MT6368_PMIC_RG_EINT1CMPEN_SHIFT                           0
#define MT6368_PMIC_RG_EINT1CMPMEN_ADDR                           MT6368_AUDENC_ANA_CON42
#define MT6368_PMIC_RG_EINT1CMPMEN_MASK                           0x1
#define MT6368_PMIC_RG_EINT1CMPMEN_SHIFT                          1
#define MT6368_PMIC_RG_EINT1EN_ADDR                               MT6368_AUDENC_ANA_CON42
#define MT6368_PMIC_RG_EINT1EN_MASK                               0x1
#define MT6368_PMIC_RG_EINT1EN_SHIFT                              2
#define MT6368_PMIC_RG_EINT1CEN_ADDR                              MT6368_AUDENC_ANA_CON42
#define MT6368_PMIC_RG_EINT1CEN_MASK                              0x1
#define MT6368_PMIC_RG_EINT1CEN_SHIFT                             3
#define MT6368_PMIC_RG_EINT1INVEN_ADDR                            MT6368_AUDENC_ANA_CON42
#define MT6368_PMIC_RG_EINT1INVEN_MASK                            0x1
#define MT6368_PMIC_RG_EINT1INVEN_SHIFT                           4
#define MT6368_PMIC_RG_EINT1CTURBO_ADDR                           MT6368_AUDENC_ANA_CON42
#define MT6368_PMIC_RG_EINT1CTURBO_MASK                           0x7
#define MT6368_PMIC_RG_EINT1CTURBO_SHIFT                          5
#define MT6368_PMIC_RG_ACCDETSPARE_L_ADDR                         MT6368_AUDENC_ANA_CON43
#define MT6368_PMIC_RG_ACCDETSPARE_L_MASK                         0xFF
#define MT6368_PMIC_RG_ACCDETSPARE_L_SHIFT                        0
#define MT6368_PMIC_RG_ACCDETSPARE_H_ADDR                         MT6368_AUDENC_ANA_CON44
#define MT6368_PMIC_RG_ACCDETSPARE_H_MASK                         0xFF
#define MT6368_PMIC_RG_ACCDETSPARE_H_SHIFT                        0
#define MT6368_PMIC_RG_AUDENCSPAREVA30_ADDR                       MT6368_AUDENC_ANA_CON45
#define MT6368_PMIC_RG_AUDENCSPAREVA30_MASK                       0xFF
#define MT6368_PMIC_RG_AUDENCSPAREVA30_SHIFT                      0
#define MT6368_PMIC_RG_AUDENCSPAREVA18_ADDR                       MT6368_AUDENC_ANA_CON46
#define MT6368_PMIC_RG_AUDENCSPAREVA18_MASK                       0xFF
#define MT6368_PMIC_RG_AUDENCSPAREVA18_SHIFT                      0
#define MT6368_PMIC_RG_CLKSQ_EN_ADDR                              MT6368_AUDENC_ANA_CON47
#define MT6368_PMIC_RG_CLKSQ_EN_MASK                              0x1
#define MT6368_PMIC_RG_CLKSQ_EN_SHIFT                             0
#define MT6368_PMIC_RG_CLKSQ_IN_SEL_TEST_ADDR                     MT6368_AUDENC_ANA_CON47
#define MT6368_PMIC_RG_CLKSQ_IN_SEL_TEST_MASK                     0x1
#define MT6368_PMIC_RG_CLKSQ_IN_SEL_TEST_SHIFT                    1
#define MT6368_PMIC_RG_CM_REFGENSEL_ADDR                          MT6368_AUDENC_ANA_CON47
#define MT6368_PMIC_RG_CM_REFGENSEL_MASK                          0x1
#define MT6368_PMIC_RG_CM_REFGENSEL_SHIFT                         2
#define MT6368_PMIC_RG_AUDIO_VOW_EN_ADDR                          MT6368_AUDENC_ANA_CON47
#define MT6368_PMIC_RG_AUDIO_VOW_EN_MASK                          0x1
#define MT6368_PMIC_RG_AUDIO_VOW_EN_SHIFT                         3
#define MT6368_PMIC_RG_CLKSQ_EN_VOW_ADDR                          MT6368_AUDENC_ANA_CON47
#define MT6368_PMIC_RG_CLKSQ_EN_VOW_MASK                          0x1
#define MT6368_PMIC_RG_CLKSQ_EN_VOW_SHIFT                         4
#define MT6368_PMIC_RG_CLKAND_EN_VOW_ADDR                         MT6368_AUDENC_ANA_CON47
#define MT6368_PMIC_RG_CLKAND_EN_VOW_MASK                         0x1
#define MT6368_PMIC_RG_CLKAND_EN_VOW_SHIFT                        5
#define MT6368_PMIC_RG_VOWCLK_SEL_EN_VOW_ADDR                     MT6368_AUDENC_ANA_CON47
#define MT6368_PMIC_RG_VOWCLK_SEL_EN_VOW_MASK                     0x1
#define MT6368_PMIC_RG_VOWCLK_SEL_EN_VOW_SHIFT                    6
#define MT6368_PMIC_RG_SPARE_VOW_ADDR                             MT6368_AUDENC_ANA_CON48
#define MT6368_PMIC_RG_SPARE_VOW_MASK                             0x7
#define MT6368_PMIC_RG_SPARE_VOW_SHIFT                            0
#define MT6368_PMIC_RG_PLL_EN_ADDR                                MT6368_VOWPLL_ANA_CON0
#define MT6368_PMIC_RG_PLL_EN_MASK                                0x1
#define MT6368_PMIC_RG_PLL_EN_SHIFT                               0
#define MT6368_PMIC_RG_PLLBS_RST_ADDR                             MT6368_VOWPLL_ANA_CON0
#define MT6368_PMIC_RG_PLLBS_RST_MASK                             0x1
#define MT6368_PMIC_RG_PLLBS_RST_SHIFT                            1
#define MT6368_PMIC_RG_PLL_DCKO_SEL_ADDR                          MT6368_VOWPLL_ANA_CON0
#define MT6368_PMIC_RG_PLL_DCKO_SEL_MASK                          0x3
#define MT6368_PMIC_RG_PLL_DCKO_SEL_SHIFT                         2
#define MT6368_PMIC_RG_PLL_DIV1_ADDR                              MT6368_VOWPLL_ANA_CON1
#define MT6368_PMIC_RG_PLL_DIV1_MASK                              0x3F
#define MT6368_PMIC_RG_PLL_DIV1_SHIFT                             0
#define MT6368_PMIC_RG_PLL_RLATCH_EN_ADDR                         MT6368_VOWPLL_ANA_CON2
#define MT6368_PMIC_RG_PLL_RLATCH_EN_MASK                         0x1
#define MT6368_PMIC_RG_PLL_RLATCH_EN_SHIFT                        0
#define MT6368_PMIC_RG_PLL_PDIV1_EN_ADDR                          MT6368_VOWPLL_ANA_CON2
#define MT6368_PMIC_RG_PLL_PDIV1_EN_MASK                          0x1
#define MT6368_PMIC_RG_PLL_PDIV1_EN_SHIFT                         1
#define MT6368_PMIC_RG_PLL_PDIV1_ADDR                             MT6368_VOWPLL_ANA_CON2
#define MT6368_PMIC_RG_PLL_PDIV1_MASK                             0xF
#define MT6368_PMIC_RG_PLL_PDIV1_SHIFT                            4
#define MT6368_PMIC_RG_PLL_BC_ADDR                                MT6368_VOWPLL_ANA_CON3
#define MT6368_PMIC_RG_PLL_BC_MASK                                0x3
#define MT6368_PMIC_RG_PLL_BC_SHIFT                               0
#define MT6368_PMIC_RG_PLL_BP_ADDR                                MT6368_VOWPLL_ANA_CON3
#define MT6368_PMIC_RG_PLL_BP_MASK                                0x3
#define MT6368_PMIC_RG_PLL_BP_SHIFT                               2
#define MT6368_PMIC_RG_PLL_BR_ADDR                                MT6368_VOWPLL_ANA_CON3
#define MT6368_PMIC_RG_PLL_BR_MASK                                0x3
#define MT6368_PMIC_RG_PLL_BR_SHIFT                               4
#define MT6368_PMIC_RG_CKO_SEL_ADDR                               MT6368_VOWPLL_ANA_CON3
#define MT6368_PMIC_RG_CKO_SEL_MASK                               0x3
#define MT6368_PMIC_RG_CKO_SEL_SHIFT                              6
#define MT6368_PMIC_RG_PLL_IBSEL_ADDR                             MT6368_VOWPLL_ANA_CON4
#define MT6368_PMIC_RG_PLL_IBSEL_MASK                             0x3
#define MT6368_PMIC_RG_PLL_IBSEL_SHIFT                            0
#define MT6368_PMIC_RG_PLL_CKT_SEL_ADDR                           MT6368_VOWPLL_ANA_CON4
#define MT6368_PMIC_RG_PLL_CKT_SEL_MASK                           0x3
#define MT6368_PMIC_RG_PLL_CKT_SEL_SHIFT                          2
#define MT6368_PMIC_RG_PLL_VCT_EN_ADDR                            MT6368_VOWPLL_ANA_CON4
#define MT6368_PMIC_RG_PLL_VCT_EN_MASK                            0x1
#define MT6368_PMIC_RG_PLL_VCT_EN_SHIFT                           4
#define MT6368_PMIC_RG_PLL_CKT_EN_ADDR                            MT6368_VOWPLL_ANA_CON4
#define MT6368_PMIC_RG_PLL_CKT_EN_MASK                            0x1
#define MT6368_PMIC_RG_PLL_CKT_EN_SHIFT                           5
#define MT6368_PMIC_RG_PLL_HPM_EN_ADDR                            MT6368_VOWPLL_ANA_CON4
#define MT6368_PMIC_RG_PLL_HPM_EN_MASK                            0x1
#define MT6368_PMIC_RG_PLL_HPM_EN_SHIFT                           6
#define MT6368_PMIC_RG_PLL_DCHP_EN_ADDR                           MT6368_VOWPLL_ANA_CON4
#define MT6368_PMIC_RG_PLL_DCHP_EN_MASK                           0x1
#define MT6368_PMIC_RG_PLL_DCHP_EN_SHIFT                          7
#define MT6368_PMIC_RG_PLL_CDIV_ADDR                              MT6368_VOWPLL_ANA_CON5
#define MT6368_PMIC_RG_PLL_CDIV_MASK                              0x7
#define MT6368_PMIC_RG_PLL_CDIV_SHIFT                             0
#define MT6368_PMIC_RG_VCOBAND_ADDR                               MT6368_VOWPLL_ANA_CON5
#define MT6368_PMIC_RG_VCOBAND_MASK                               0x7
#define MT6368_PMIC_RG_VCOBAND_SHIFT                              4
#define MT6368_PMIC_RG_CKDRV_EN_ADDR                              MT6368_VOWPLL_ANA_CON6
#define MT6368_PMIC_RG_CKDRV_EN_MASK                              0x1
#define MT6368_PMIC_RG_CKDRV_EN_SHIFT                             0
#define MT6368_PMIC_RG_PLL_DCHP_AEN_ADDR                          MT6368_VOWPLL_ANA_CON6
#define MT6368_PMIC_RG_PLL_DCHP_AEN_MASK                          0x1
#define MT6368_PMIC_RG_PLL_DCHP_AEN_SHIFT                         1
#define MT6368_PMIC_RG_PLL_RSVA_ADDR                              MT6368_VOWPLL_ANA_CON7
#define MT6368_PMIC_RG_PLL_RSVA_MASK                              0xFF
#define MT6368_PMIC_RG_PLL_RSVA_SHIFT                             0
#define MT6368_PMIC_RG_PLL_RSVB_ADDR                              MT6368_VOWPLL_ANA_CON8
#define MT6368_PMIC_RG_PLL_RSVB_MASK                              0xFF
#define MT6368_PMIC_RG_PLL_RSVB_SHIFT                             0
#define MT6368_PMIC_AUDDEC_ANA_ID_ADDR                            MT6368_AUDDEC_ANA_ID
#define MT6368_PMIC_AUDDEC_ANA_ID_MASK                            0xFF
#define MT6368_PMIC_AUDDEC_ANA_ID_SHIFT                           0
#define MT6368_PMIC_AUDDEC_DIG_ID_ADDR                            MT6368_AUDDEC_DIG_ID
#define MT6368_PMIC_AUDDEC_DIG_ID_MASK                            0xFF
#define MT6368_PMIC_AUDDEC_DIG_ID_SHIFT                           0
#define MT6368_PMIC_AUDDEC_ANA_MINOR_REV_ADDR                     MT6368_AUDDEC_ANA_REV
#define MT6368_PMIC_AUDDEC_ANA_MINOR_REV_MASK                     0xF
#define MT6368_PMIC_AUDDEC_ANA_MINOR_REV_SHIFT                    0
#define MT6368_PMIC_AUDDEC_ANA_MAJOR_REV_ADDR                     MT6368_AUDDEC_ANA_REV
#define MT6368_PMIC_AUDDEC_ANA_MAJOR_REV_MASK                     0xF
#define MT6368_PMIC_AUDDEC_ANA_MAJOR_REV_SHIFT                    4
#define MT6368_PMIC_AUDDEC_DIG_MINOR_REV_ADDR                     MT6368_AUDDEC_DIG_REV
#define MT6368_PMIC_AUDDEC_DIG_MINOR_REV_MASK                     0xF
#define MT6368_PMIC_AUDDEC_DIG_MINOR_REV_SHIFT                    0
#define MT6368_PMIC_AUDDEC_DIG_MAJOR_REV_ADDR                     MT6368_AUDDEC_DIG_REV
#define MT6368_PMIC_AUDDEC_DIG_MAJOR_REV_MASK                     0xF
#define MT6368_PMIC_AUDDEC_DIG_MAJOR_REV_SHIFT                    4
#define MT6368_PMIC_AUDDEC_CBS_ADDR                               MT6368_AUDDEC_DBI
#define MT6368_PMIC_AUDDEC_CBS_MASK                               0x3
#define MT6368_PMIC_AUDDEC_CBS_SHIFT                              0
#define MT6368_PMIC_AUDDEC_BIX_ADDR                               MT6368_AUDDEC_DBI
#define MT6368_PMIC_AUDDEC_BIX_MASK                               0x3
#define MT6368_PMIC_AUDDEC_BIX_SHIFT                              2
#define MT6368_PMIC_AUDDEC_ESP_ADDR                               MT6368_AUDDEC_ESP
#define MT6368_PMIC_AUDDEC_ESP_MASK                               0xFF
#define MT6368_PMIC_AUDDEC_ESP_SHIFT                              0
#define MT6368_PMIC_AUDDEC_FPI_ADDR                               MT6368_AUDDEC_FPI
#define MT6368_PMIC_AUDDEC_FPI_MASK                               0xFF
#define MT6368_PMIC_AUDDEC_FPI_SHIFT                              0
#define MT6368_PMIC_AUDDEC_DXI_ADDR                               MT6368_AUDDEC_DXI
#define MT6368_PMIC_AUDDEC_DXI_MASK                               0xFF
#define MT6368_PMIC_AUDDEC_DXI_SHIFT                              0
#define MT6368_PMIC_RG_AUDDACLPWRUP_VAUDP32_ADDR                  MT6368_AUDDEC_ANA_CON0
#define MT6368_PMIC_RG_AUDDACLPWRUP_VAUDP32_MASK                  0x1
#define MT6368_PMIC_RG_AUDDACLPWRUP_VAUDP32_SHIFT                 0
#define MT6368_PMIC_RG_AUDDACRPWRUP_VAUDP32_ADDR                  MT6368_AUDDEC_ANA_CON0
#define MT6368_PMIC_RG_AUDDACRPWRUP_VAUDP32_MASK                  0x1
#define MT6368_PMIC_RG_AUDDACRPWRUP_VAUDP32_SHIFT                 1
#define MT6368_PMIC_RG_AUD_DAC_PWR_UP_VA32_ADDR                   MT6368_AUDDEC_ANA_CON0
#define MT6368_PMIC_RG_AUD_DAC_PWR_UP_VA32_MASK                   0x1
#define MT6368_PMIC_RG_AUD_DAC_PWR_UP_VA32_SHIFT                  2
#define MT6368_PMIC_RG_AUD_DAC_PWL_UP_VA32_ADDR                   MT6368_AUDDEC_ANA_CON0
#define MT6368_PMIC_RG_AUD_DAC_PWL_UP_VA32_MASK                   0x1
#define MT6368_PMIC_RG_AUD_DAC_PWL_UP_VA32_SHIFT                  3
#define MT6368_PMIC_RG_AUDHPLPWRUP_VAUDP32_ADDR                   MT6368_AUDDEC_ANA_CON0
#define MT6368_PMIC_RG_AUDHPLPWRUP_VAUDP32_MASK                   0x1
#define MT6368_PMIC_RG_AUDHPLPWRUP_VAUDP32_SHIFT                  4
#define MT6368_PMIC_RG_AUDHPRPWRUP_VAUDP32_ADDR                   MT6368_AUDDEC_ANA_CON0
#define MT6368_PMIC_RG_AUDHPRPWRUP_VAUDP32_MASK                   0x1
#define MT6368_PMIC_RG_AUDHPRPWRUP_VAUDP32_SHIFT                  5
#define MT6368_PMIC_RG_AUDHPLPWRUP_IBIAS_VAUDP32_ADDR             MT6368_AUDDEC_ANA_CON0
#define MT6368_PMIC_RG_AUDHPLPWRUP_IBIAS_VAUDP32_MASK             0x1
#define MT6368_PMIC_RG_AUDHPLPWRUP_IBIAS_VAUDP32_SHIFT            6
#define MT6368_PMIC_RG_AUDHPRPWRUP_IBIAS_VAUDP32_ADDR             MT6368_AUDDEC_ANA_CON0
#define MT6368_PMIC_RG_AUDHPRPWRUP_IBIAS_VAUDP32_MASK             0x1
#define MT6368_PMIC_RG_AUDHPRPWRUP_IBIAS_VAUDP32_SHIFT            7
#define MT6368_PMIC_RG_AUDHPLMUXINPUTSEL_VAUDP32_ADDR             MT6368_AUDDEC_ANA_CON1
#define MT6368_PMIC_RG_AUDHPLMUXINPUTSEL_VAUDP32_MASK             0x3
#define MT6368_PMIC_RG_AUDHPLMUXINPUTSEL_VAUDP32_SHIFT            0
#define MT6368_PMIC_RG_AUDHPRMUXINPUTSEL_VAUDP32_ADDR             MT6368_AUDDEC_ANA_CON1
#define MT6368_PMIC_RG_AUDHPRMUXINPUTSEL_VAUDP32_MASK             0x3
#define MT6368_PMIC_RG_AUDHPRMUXINPUTSEL_VAUDP32_SHIFT            2
#define MT6368_PMIC_RG_AUDHPLSCDISABLE_VAUDP32_ADDR               MT6368_AUDDEC_ANA_CON1
#define MT6368_PMIC_RG_AUDHPLSCDISABLE_VAUDP32_MASK               0x1
#define MT6368_PMIC_RG_AUDHPLSCDISABLE_VAUDP32_SHIFT              4
#define MT6368_PMIC_RG_AUDHPRSCDISABLE_VAUDP32_ADDR               MT6368_AUDDEC_ANA_CON1
#define MT6368_PMIC_RG_AUDHPRSCDISABLE_VAUDP32_MASK               0x1
#define MT6368_PMIC_RG_AUDHPRSCDISABLE_VAUDP32_SHIFT              5
#define MT6368_PMIC_RG_AUDHPLBSCCURRENT_VAUDP32_ADDR              MT6368_AUDDEC_ANA_CON1
#define MT6368_PMIC_RG_AUDHPLBSCCURRENT_VAUDP32_MASK              0x1
#define MT6368_PMIC_RG_AUDHPLBSCCURRENT_VAUDP32_SHIFT             6
#define MT6368_PMIC_RG_AUDHPRBSCCURRENT_VAUDP32_ADDR              MT6368_AUDDEC_ANA_CON1
#define MT6368_PMIC_RG_AUDHPRBSCCURRENT_VAUDP32_MASK              0x1
#define MT6368_PMIC_RG_AUDHPRBSCCURRENT_VAUDP32_SHIFT             7
#define MT6368_PMIC_RG_AUDHPLOUTPWRUP_VAUDP32_ADDR                MT6368_AUDDEC_ANA_CON2
#define MT6368_PMIC_RG_AUDHPLOUTPWRUP_VAUDP32_MASK                0x1
#define MT6368_PMIC_RG_AUDHPLOUTPWRUP_VAUDP32_SHIFT               0
#define MT6368_PMIC_RG_AUDHPROUTPWRUP_VAUDP32_ADDR                MT6368_AUDDEC_ANA_CON2
#define MT6368_PMIC_RG_AUDHPROUTPWRUP_VAUDP32_MASK                0x1
#define MT6368_PMIC_RG_AUDHPROUTPWRUP_VAUDP32_SHIFT               1
#define MT6368_PMIC_RG_AUDHPLOUTAUXPWRUP_VAUDP32_ADDR             MT6368_AUDDEC_ANA_CON2
#define MT6368_PMIC_RG_AUDHPLOUTAUXPWRUP_VAUDP32_MASK             0x1
#define MT6368_PMIC_RG_AUDHPLOUTAUXPWRUP_VAUDP32_SHIFT            2
#define MT6368_PMIC_RG_AUDHPROUTAUXPWRUP_VAUDP32_ADDR             MT6368_AUDDEC_ANA_CON2
#define MT6368_PMIC_RG_AUDHPROUTAUXPWRUP_VAUDP32_MASK             0x1
#define MT6368_PMIC_RG_AUDHPROUTAUXPWRUP_VAUDP32_SHIFT            3
#define MT6368_PMIC_RG_HPLAUXFBRSW_EN_VAUDP32_ADDR                MT6368_AUDDEC_ANA_CON2
#define MT6368_PMIC_RG_HPLAUXFBRSW_EN_VAUDP32_MASK                0x1
#define MT6368_PMIC_RG_HPLAUXFBRSW_EN_VAUDP32_SHIFT               4
#define MT6368_PMIC_RG_HPRAUXFBRSW_EN_VAUDP32_ADDR                MT6368_AUDDEC_ANA_CON2
#define MT6368_PMIC_RG_HPRAUXFBRSW_EN_VAUDP32_MASK                0x1
#define MT6368_PMIC_RG_HPRAUXFBRSW_EN_VAUDP32_SHIFT               5
#define MT6368_PMIC_RG_HPLSHORT2HPLAUX_EN_VAUDP32_ADDR            MT6368_AUDDEC_ANA_CON2
#define MT6368_PMIC_RG_HPLSHORT2HPLAUX_EN_VAUDP32_MASK            0x1
#define MT6368_PMIC_RG_HPLSHORT2HPLAUX_EN_VAUDP32_SHIFT           6
#define MT6368_PMIC_RG_HPRSHORT2HPRAUX_EN_VAUDP32_ADDR            MT6368_AUDDEC_ANA_CON2
#define MT6368_PMIC_RG_HPRSHORT2HPRAUX_EN_VAUDP32_MASK            0x1
#define MT6368_PMIC_RG_HPRSHORT2HPRAUX_EN_VAUDP32_SHIFT           7
#define MT6368_PMIC_RG_HPLOUTSTGCTRL_VAUDP32_ADDR                 MT6368_AUDDEC_ANA_CON3
#define MT6368_PMIC_RG_HPLOUTSTGCTRL_VAUDP32_MASK                 0x7
#define MT6368_PMIC_RG_HPLOUTSTGCTRL_VAUDP32_SHIFT                0
#define MT6368_PMIC_RG_HPROUTSTGCTRL_VAUDP32_ADDR                 MT6368_AUDDEC_ANA_CON3
#define MT6368_PMIC_RG_HPROUTSTGCTRL_VAUDP32_MASK                 0x7
#define MT6368_PMIC_RG_HPROUTSTGCTRL_VAUDP32_SHIFT                4
#define MT6368_PMIC_RG_HPLOUTPUTSTBENH_VAUDP32_ADDR               MT6368_AUDDEC_ANA_CON4
#define MT6368_PMIC_RG_HPLOUTPUTSTBENH_VAUDP32_MASK               0x7
#define MT6368_PMIC_RG_HPLOUTPUTSTBENH_VAUDP32_SHIFT              0
#define MT6368_PMIC_RG_HPROUTPUTSTBENH_VAUDP32_ADDR               MT6368_AUDDEC_ANA_CON4
#define MT6368_PMIC_RG_HPROUTPUTSTBENH_VAUDP32_MASK               0x7
#define MT6368_PMIC_RG_HPROUTPUTSTBENH_VAUDP32_SHIFT              4
#define MT6368_PMIC_RG_AUDHPSTARTUP_VAUDP32_ADDR                  MT6368_AUDDEC_ANA_CON4
#define MT6368_PMIC_RG_AUDHPSTARTUP_VAUDP32_MASK                  0x1
#define MT6368_PMIC_RG_AUDHPSTARTUP_VAUDP32_SHIFT                 7
#define MT6368_PMIC_RG_AUDREFN_DERES_EN_VAUDP32_ADDR              MT6368_AUDDEC_ANA_CON5
#define MT6368_PMIC_RG_AUDREFN_DERES_EN_VAUDP32_MASK              0x1
#define MT6368_PMIC_RG_AUDREFN_DERES_EN_VAUDP32_SHIFT             0
#define MT6368_PMIC_RG_HPINPUTSTBENH_VAUDP32_ADDR                 MT6368_AUDDEC_ANA_CON5
#define MT6368_PMIC_RG_HPINPUTSTBENH_VAUDP32_MASK                 0x1
#define MT6368_PMIC_RG_HPINPUTSTBENH_VAUDP32_SHIFT                1
#define MT6368_PMIC_RG_HPINPUTRESET0_VAUDP32_ADDR                 MT6368_AUDDEC_ANA_CON5
#define MT6368_PMIC_RG_HPINPUTRESET0_VAUDP32_MASK                 0x1
#define MT6368_PMIC_RG_HPINPUTRESET0_VAUDP32_SHIFT                2
#define MT6368_PMIC_RG_HPOUTPUTRESET0_VAUDP32_ADDR                MT6368_AUDDEC_ANA_CON5
#define MT6368_PMIC_RG_HPOUTPUTRESET0_VAUDP32_MASK                0x1
#define MT6368_PMIC_RG_HPOUTPUTRESET0_VAUDP32_SHIFT               3
#define MT6368_PMIC_RG_HPPSHORT2VCM_VAUDP32_ADDR                  MT6368_AUDDEC_ANA_CON5
#define MT6368_PMIC_RG_HPPSHORT2VCM_VAUDP32_MASK                  0x7
#define MT6368_PMIC_RG_HPPSHORT2VCM_VAUDP32_SHIFT                 4
#define MT6368_PMIC_RG_AUDHPTRIM_EN_VAUDP32_ADDR                  MT6368_AUDDEC_ANA_CON5
#define MT6368_PMIC_RG_AUDHPTRIM_EN_VAUDP32_MASK                  0x1
#define MT6368_PMIC_RG_AUDHPTRIM_EN_VAUDP32_SHIFT                 7
#define MT6368_PMIC_RG_AUDHPLFINETRIM_VAUDP32_ADDR                MT6368_AUDDEC_ANA_CON6
#define MT6368_PMIC_RG_AUDHPLFINETRIM_VAUDP32_MASK                0x7
#define MT6368_PMIC_RG_AUDHPLFINETRIM_VAUDP32_SHIFT               0
#define MT6368_PMIC_RG_AUDHPLTRIM_VAUDP32_ADDR                    MT6368_AUDDEC_ANA_CON6
#define MT6368_PMIC_RG_AUDHPLTRIM_VAUDP32_MASK                    0x1F
#define MT6368_PMIC_RG_AUDHPLTRIM_VAUDP32_SHIFT                   3
#define MT6368_PMIC_RG_AUDHPRFINETRIM_VAUDP32_ADDR                MT6368_AUDDEC_ANA_CON7
#define MT6368_PMIC_RG_AUDHPRFINETRIM_VAUDP32_MASK                0x7
#define MT6368_PMIC_RG_AUDHPRFINETRIM_VAUDP32_SHIFT               0
#define MT6368_PMIC_RG_AUDHPRTRIM_VAUDP32_ADDR                    MT6368_AUDDEC_ANA_CON7
#define MT6368_PMIC_RG_AUDHPRTRIM_VAUDP32_MASK                    0x1F
#define MT6368_PMIC_RG_AUDHPRTRIM_VAUDP32_SHIFT                   3
#define MT6368_PMIC_RG_AUDHPDIFFINPBIASADJ_VAUDP32_ADDR           MT6368_AUDDEC_ANA_CON8
#define MT6368_PMIC_RG_AUDHPDIFFINPBIASADJ_VAUDP32_MASK           0x7
#define MT6368_PMIC_RG_AUDHPDIFFINPBIASADJ_VAUDP32_SHIFT          0
#define MT6368_PMIC_RG_AUDHPLFCOMPRESSEL_VAUDP32_ADDR             MT6368_AUDDEC_ANA_CON8
#define MT6368_PMIC_RG_AUDHPLFCOMPRESSEL_VAUDP32_MASK             0x7
#define MT6368_PMIC_RG_AUDHPLFCOMPRESSEL_VAUDP32_SHIFT            4
#define MT6368_PMIC_RG_AUDHPHFCOMPRESSEL_VAUDP32_ADDR             MT6368_AUDDEC_ANA_CON9
#define MT6368_PMIC_RG_AUDHPHFCOMPRESSEL_VAUDP32_MASK             0x7
#define MT6368_PMIC_RG_AUDHPHFCOMPRESSEL_VAUDP32_SHIFT            0
#define MT6368_PMIC_RG_AUDHPHFCOMPBUFGAINSEL_VAUDP32_ADDR         MT6368_AUDDEC_ANA_CON9
#define MT6368_PMIC_RG_AUDHPHFCOMPBUFGAINSEL_VAUDP32_MASK         0x3
#define MT6368_PMIC_RG_AUDHPHFCOMPBUFGAINSEL_VAUDP32_SHIFT        4
#define MT6368_PMIC_RG_AUDHPCOMP_EN_VAUDP32_ADDR                  MT6368_AUDDEC_ANA_CON9
#define MT6368_PMIC_RG_AUDHPCOMP_EN_VAUDP32_MASK                  0x1
#define MT6368_PMIC_RG_AUDHPCOMP_EN_VAUDP32_SHIFT                 7
#define MT6368_PMIC_RG_AUDHPDECMGAINADJ_VAUDP32_ADDR              MT6368_AUDDEC_ANA_CON10
#define MT6368_PMIC_RG_AUDHPDECMGAINADJ_VAUDP32_MASK              0x7
#define MT6368_PMIC_RG_AUDHPDECMGAINADJ_VAUDP32_SHIFT             0
#define MT6368_PMIC_RG_AUDHPDEDMGAINADJ_VAUDP32_ADDR              MT6368_AUDDEC_ANA_CON10
#define MT6368_PMIC_RG_AUDHPDEDMGAINADJ_VAUDP32_MASK              0x7
#define MT6368_PMIC_RG_AUDHPDEDMGAINADJ_VAUDP32_SHIFT             4
#define MT6368_PMIC_RG_AUDHSPWRUP_VAUDP32_ADDR                    MT6368_AUDDEC_ANA_CON11
#define MT6368_PMIC_RG_AUDHSPWRUP_VAUDP32_MASK                    0x1
#define MT6368_PMIC_RG_AUDHSPWRUP_VAUDP32_SHIFT                   0
#define MT6368_PMIC_RG_AUDHSPWRUP_IBIAS_VAUDP32_ADDR              MT6368_AUDDEC_ANA_CON11
#define MT6368_PMIC_RG_AUDHSPWRUP_IBIAS_VAUDP32_MASK              0x1
#define MT6368_PMIC_RG_AUDHSPWRUP_IBIAS_VAUDP32_SHIFT             1
#define MT6368_PMIC_RG_AUDHSMUXINPUTSEL_VAUDP32_ADDR              MT6368_AUDDEC_ANA_CON11
#define MT6368_PMIC_RG_AUDHSMUXINPUTSEL_VAUDP32_MASK              0x3
#define MT6368_PMIC_RG_AUDHSMUXINPUTSEL_VAUDP32_SHIFT             2
#define MT6368_PMIC_RG_AUDHSSCDISABLE_VAUDP32_ADDR                MT6368_AUDDEC_ANA_CON11
#define MT6368_PMIC_RG_AUDHSSCDISABLE_VAUDP32_MASK                0x1
#define MT6368_PMIC_RG_AUDHSSCDISABLE_VAUDP32_SHIFT               4
#define MT6368_PMIC_RG_AUDHSBSCCURRENT_VAUDP32_ADDR               MT6368_AUDDEC_ANA_CON11
#define MT6368_PMIC_RG_AUDHSBSCCURRENT_VAUDP32_MASK               0x1
#define MT6368_PMIC_RG_AUDHSBSCCURRENT_VAUDP32_SHIFT              5
#define MT6368_PMIC_RG_AUDHSSTARTUP_VAUDP32_ADDR                  MT6368_AUDDEC_ANA_CON11
#define MT6368_PMIC_RG_AUDHSSTARTUP_VAUDP32_MASK                  0x1
#define MT6368_PMIC_RG_AUDHSSTARTUP_VAUDP32_SHIFT                 6
#define MT6368_PMIC_RG_HSOUTPUTSTBENH_VAUDP32_ADDR                MT6368_AUDDEC_ANA_CON11
#define MT6368_PMIC_RG_HSOUTPUTSTBENH_VAUDP32_MASK                0x1
#define MT6368_PMIC_RG_HSOUTPUTSTBENH_VAUDP32_SHIFT               7
#define MT6368_PMIC_RG_HSINPUTSTBENH_VAUDP32_ADDR                 MT6368_AUDDEC_ANA_CON12
#define MT6368_PMIC_RG_HSINPUTSTBENH_VAUDP32_MASK                 0x1
#define MT6368_PMIC_RG_HSINPUTSTBENH_VAUDP32_SHIFT                0
#define MT6368_PMIC_RG_HSINPUTRESET0_VAUDP32_ADDR                 MT6368_AUDDEC_ANA_CON12
#define MT6368_PMIC_RG_HSINPUTRESET0_VAUDP32_MASK                 0x1
#define MT6368_PMIC_RG_HSINPUTRESET0_VAUDP32_SHIFT                1
#define MT6368_PMIC_RG_HSOUTPUTRESET0_VAUDP32_ADDR                MT6368_AUDDEC_ANA_CON12
#define MT6368_PMIC_RG_HSOUTPUTRESET0_VAUDP32_MASK                0x1
#define MT6368_PMIC_RG_HSOUTPUTRESET0_VAUDP32_SHIFT               2
#define MT6368_PMIC_RG_HSOUT_SHORTVCM_VAUDP32_ADDR                MT6368_AUDDEC_ANA_CON12
#define MT6368_PMIC_RG_HSOUT_SHORTVCM_VAUDP32_MASK                0x1
#define MT6368_PMIC_RG_HSOUT_SHORTVCM_VAUDP32_SHIFT               3
#define MT6368_PMIC_RG_AUDLOLPWRUP_VAUDP32_ADDR                   MT6368_AUDDEC_ANA_CON13
#define MT6368_PMIC_RG_AUDLOLPWRUP_VAUDP32_MASK                   0x1
#define MT6368_PMIC_RG_AUDLOLPWRUP_VAUDP32_SHIFT                  0
#define MT6368_PMIC_RG_AUDLOLPWRUP_IBIAS_VAUDP32_ADDR             MT6368_AUDDEC_ANA_CON13
#define MT6368_PMIC_RG_AUDLOLPWRUP_IBIAS_VAUDP32_MASK             0x1
#define MT6368_PMIC_RG_AUDLOLPWRUP_IBIAS_VAUDP32_SHIFT            1
#define MT6368_PMIC_RG_AUDLOLMUXINPUTSEL_VAUDP32_ADDR             MT6368_AUDDEC_ANA_CON13
#define MT6368_PMIC_RG_AUDLOLMUXINPUTSEL_VAUDP32_MASK             0x3
#define MT6368_PMIC_RG_AUDLOLMUXINPUTSEL_VAUDP32_SHIFT            2
#define MT6368_PMIC_RG_AUDLOLSCDISABLE_VAUDP32_ADDR               MT6368_AUDDEC_ANA_CON13
#define MT6368_PMIC_RG_AUDLOLSCDISABLE_VAUDP32_MASK               0x1
#define MT6368_PMIC_RG_AUDLOLSCDISABLE_VAUDP32_SHIFT              4
#define MT6368_PMIC_RG_AUDLOLBSCCURRENT_VAUDP32_ADDR              MT6368_AUDDEC_ANA_CON13
#define MT6368_PMIC_RG_AUDLOLBSCCURRENT_VAUDP32_MASK              0x1
#define MT6368_PMIC_RG_AUDLOLBSCCURRENT_VAUDP32_SHIFT             5
#define MT6368_PMIC_RG_AUDLOSTARTUP_VAUDP32_ADDR                  MT6368_AUDDEC_ANA_CON13
#define MT6368_PMIC_RG_AUDLOSTARTUP_VAUDP32_MASK                  0x1
#define MT6368_PMIC_RG_AUDLOSTARTUP_VAUDP32_SHIFT                 6
#define MT6368_PMIC_RG_LOINPUTSTBENH_VAUDP32_ADDR                 MT6368_AUDDEC_ANA_CON13
#define MT6368_PMIC_RG_LOINPUTSTBENH_VAUDP32_MASK                 0x1
#define MT6368_PMIC_RG_LOINPUTSTBENH_VAUDP32_SHIFT                7
#define MT6368_PMIC_RG_LOOUTPUTSTBENH_VAUDP32_ADDR                MT6368_AUDDEC_ANA_CON14
#define MT6368_PMIC_RG_LOOUTPUTSTBENH_VAUDP32_MASK                0x1
#define MT6368_PMIC_RG_LOOUTPUTSTBENH_VAUDP32_SHIFT               0
#define MT6368_PMIC_RG_LOINPUTRESET0_VAUDP32_ADDR                 MT6368_AUDDEC_ANA_CON14
#define MT6368_PMIC_RG_LOINPUTRESET0_VAUDP32_MASK                 0x1
#define MT6368_PMIC_RG_LOINPUTRESET0_VAUDP32_SHIFT                1
#define MT6368_PMIC_RG_LOOUTPUTRESET0_VAUDP32_ADDR                MT6368_AUDDEC_ANA_CON14
#define MT6368_PMIC_RG_LOOUTPUTRESET0_VAUDP32_MASK                0x1
#define MT6368_PMIC_RG_LOOUTPUTRESET0_VAUDP32_SHIFT               2
#define MT6368_PMIC_RG_LOOUT_SHORTVCM_VAUDP32_ADDR                MT6368_AUDDEC_ANA_CON14
#define MT6368_PMIC_RG_LOOUT_SHORTVCM_VAUDP32_MASK                0x1
#define MT6368_PMIC_RG_LOOUT_SHORTVCM_VAUDP32_SHIFT               3
#define MT6368_PMIC_RG_AUDDACTPWRUP_VAUDP32_ADDR                  MT6368_AUDDEC_ANA_CON15
#define MT6368_PMIC_RG_AUDDACTPWRUP_VAUDP32_MASK                  0x1
#define MT6368_PMIC_RG_AUDDACTPWRUP_VAUDP32_SHIFT                 0
#define MT6368_PMIC_RG_AUD_DAC_PWT_UP_VA32_ADDR                   MT6368_AUDDEC_ANA_CON15
#define MT6368_PMIC_RG_AUD_DAC_PWT_UP_VA32_MASK                   0x1
#define MT6368_PMIC_RG_AUD_DAC_PWT_UP_VA32_SHIFT                  1
#define MT6368_PMIC_RG_AUDTRIMBUF_INPUTMUXSEL_VAUDP32_ADDR        MT6368_AUDDEC_ANA_CON16
#define MT6368_PMIC_RG_AUDTRIMBUF_INPUTMUXSEL_VAUDP32_MASK        0xF
#define MT6368_PMIC_RG_AUDTRIMBUF_INPUTMUXSEL_VAUDP32_SHIFT       0
#define MT6368_PMIC_RG_AUDTRIMBUF_GAINSEL_VAUDP32_ADDR            MT6368_AUDDEC_ANA_CON16
#define MT6368_PMIC_RG_AUDTRIMBUF_GAINSEL_VAUDP32_MASK            0x3
#define MT6368_PMIC_RG_AUDTRIMBUF_GAINSEL_VAUDP32_SHIFT           4
#define MT6368_PMIC_RG_AUDTRIMBUF_EN_VAUDP32_ADDR                 MT6368_AUDDEC_ANA_CON16
#define MT6368_PMIC_RG_AUDTRIMBUF_EN_VAUDP32_MASK                 0x1
#define MT6368_PMIC_RG_AUDTRIMBUF_EN_VAUDP32_SHIFT                6
#define MT6368_PMIC_RG_AUDHPSPKDET_INPUTMUXSEL_VAUDP32_ADDR       MT6368_AUDDEC_ANA_CON17
#define MT6368_PMIC_RG_AUDHPSPKDET_INPUTMUXSEL_VAUDP32_MASK       0x3
#define MT6368_PMIC_RG_AUDHPSPKDET_INPUTMUXSEL_VAUDP32_SHIFT      0
#define MT6368_PMIC_RG_AUDHPSPKDET_OUTPUTMUXSEL_VAUDP32_ADDR      MT6368_AUDDEC_ANA_CON17
#define MT6368_PMIC_RG_AUDHPSPKDET_OUTPUTMUXSEL_VAUDP32_MASK      0x3
#define MT6368_PMIC_RG_AUDHPSPKDET_OUTPUTMUXSEL_VAUDP32_SHIFT     2
#define MT6368_PMIC_RG_AUDHPSPKDET_EN_VAUDP32_ADDR                MT6368_AUDDEC_ANA_CON17
#define MT6368_PMIC_RG_AUDHPSPKDET_EN_VAUDP32_MASK                0x1
#define MT6368_PMIC_RG_AUDHPSPKDET_EN_VAUDP32_SHIFT               4
#define MT6368_PMIC_RG_ABIDEC_RSVD0_VA32_ADDR                     MT6368_AUDDEC_ANA_CON18
#define MT6368_PMIC_RG_ABIDEC_RSVD0_VA32_MASK                     0xFF
#define MT6368_PMIC_RG_ABIDEC_RSVD0_VA32_SHIFT                    0
#define MT6368_PMIC_RG_ABIDEC_RSVD0_VAUDP32_ADDR                  MT6368_AUDDEC_ANA_CON19
#define MT6368_PMIC_RG_ABIDEC_RSVD0_VAUDP32_MASK                  0xFF
#define MT6368_PMIC_RG_ABIDEC_RSVD0_VAUDP32_SHIFT                 0
#define MT6368_PMIC_RG_ABIDEC_RSVD1_VAUDP32_ADDR                  MT6368_AUDDEC_ANA_CON20
#define MT6368_PMIC_RG_ABIDEC_RSVD1_VAUDP32_MASK                  0xFF
#define MT6368_PMIC_RG_ABIDEC_RSVD1_VAUDP32_SHIFT                 0
#define MT6368_PMIC_RG_ABIDEC_RSVD2_VAUDP32_ADDR                  MT6368_AUDDEC_ANA_CON21
#define MT6368_PMIC_RG_ABIDEC_RSVD2_VAUDP32_MASK                  0xFF
#define MT6368_PMIC_RG_ABIDEC_RSVD2_VAUDP32_SHIFT                 0
#define MT6368_PMIC_RG_AUDZCDMUXSEL_VAUDP32_ADDR                  MT6368_AUDDEC_ANA_CON22
#define MT6368_PMIC_RG_AUDZCDMUXSEL_VAUDP32_MASK                  0x7
#define MT6368_PMIC_RG_AUDZCDMUXSEL_VAUDP32_SHIFT                 0
#define MT6368_PMIC_RG_AUDZCDCLKSEL_VAUDP32_ADDR                  MT6368_AUDDEC_ANA_CON22
#define MT6368_PMIC_RG_AUDZCDCLKSEL_VAUDP32_MASK                  0x1
#define MT6368_PMIC_RG_AUDZCDCLKSEL_VAUDP32_SHIFT                 3
#define MT6368_PMIC_RG_AUDBIASADJ_0_HP_VAUDP32_ADDR               MT6368_AUDDEC_ANA_CON23
#define MT6368_PMIC_RG_AUDBIASADJ_0_HP_VAUDP32_MASK               0x7
#define MT6368_PMIC_RG_AUDBIASADJ_0_HP_VAUDP32_SHIFT              0
#define MT6368_PMIC_RG_AUDBIASADJ_0_HS_VAUDP32_ADDR               MT6368_AUDDEC_ANA_CON23
#define MT6368_PMIC_RG_AUDBIASADJ_0_HS_VAUDP32_MASK               0x7
#define MT6368_PMIC_RG_AUDBIASADJ_0_HS_VAUDP32_SHIFT              4
#define MT6368_PMIC_RG_AUDBIASADJ_0_LO_VAUDP32_ADDR               MT6368_AUDDEC_ANA_CON24
#define MT6368_PMIC_RG_AUDBIASADJ_0_LO_VAUDP32_MASK               0x7
#define MT6368_PMIC_RG_AUDBIASADJ_0_LO_VAUDP32_SHIFT              0
#define MT6368_PMIC_RG_AUDIBIASPWRDN_VAUDP32_ADDR                 MT6368_AUDDEC_ANA_CON24
#define MT6368_PMIC_RG_AUDIBIASPWRDN_VAUDP32_MASK                 0x1
#define MT6368_PMIC_RG_AUDIBIASPWRDN_VAUDP32_SHIFT                4
#define MT6368_PMIC_RG_AUDBIASADJ_1_VAUDP32_ADDR                  MT6368_AUDDEC_ANA_CON25
#define MT6368_PMIC_RG_AUDBIASADJ_1_VAUDP32_MASK                  0xFF
#define MT6368_PMIC_RG_AUDBIASADJ_1_VAUDP32_SHIFT                 0
#define MT6368_PMIC_RG_RSTB_DECODER_VA32_ADDR                     MT6368_AUDDEC_ANA_CON26
#define MT6368_PMIC_RG_RSTB_DECODER_VA32_MASK                     0x1
#define MT6368_PMIC_RG_RSTB_DECODER_VA32_SHIFT                    0
#define MT6368_PMIC_RG_SEL_DECODER_96K_VA32_ADDR                  MT6368_AUDDEC_ANA_CON26
#define MT6368_PMIC_RG_SEL_DECODER_96K_VA32_MASK                  0x1
#define MT6368_PMIC_RG_SEL_DECODER_96K_VA32_SHIFT                 1
#define MT6368_PMIC_RG_SEL_DELAY_VCORE_ADDR                       MT6368_AUDDEC_ANA_CON26
#define MT6368_PMIC_RG_SEL_DELAY_VCORE_MASK                       0x1
#define MT6368_PMIC_RG_SEL_DELAY_VCORE_SHIFT                      2
#define MT6368_PMIC_RG_AUDGLB_PWRDN_VA32_ADDR                     MT6368_AUDDEC_ANA_CON26
#define MT6368_PMIC_RG_AUDGLB_PWRDN_VA32_MASK                     0x1
#define MT6368_PMIC_RG_AUDGLB_PWRDN_VA32_SHIFT                    4
#define MT6368_PMIC_RG_AUDGLB_LP_VOW_EN_VA32_ADDR                 MT6368_AUDDEC_ANA_CON26
#define MT6368_PMIC_RG_AUDGLB_LP_VOW_EN_VA32_MASK                 0x1
#define MT6368_PMIC_RG_AUDGLB_LP_VOW_EN_VA32_SHIFT                5
#define MT6368_PMIC_RG_AUDGLB_LP2_VOW_EN_VA32_ADDR                MT6368_AUDDEC_ANA_CON26
#define MT6368_PMIC_RG_AUDGLB_LP2_VOW_EN_VA32_MASK                0x1
#define MT6368_PMIC_RG_AUDGLB_LP2_VOW_EN_VA32_SHIFT               6
#define MT6368_PMIC_RG_LCLDO_DEC_EN_VA32_ADDR                     MT6368_AUDDEC_ANA_CON27
#define MT6368_PMIC_RG_LCLDO_DEC_EN_VA32_MASK                     0x1
#define MT6368_PMIC_RG_LCLDO_DEC_EN_VA32_SHIFT                    0
#define MT6368_PMIC_RG_LCLDO_DEC_PDDIS_EN_VA18_ADDR               MT6368_AUDDEC_ANA_CON27
#define MT6368_PMIC_RG_LCLDO_DEC_PDDIS_EN_VA18_MASK               0x1
#define MT6368_PMIC_RG_LCLDO_DEC_PDDIS_EN_VA18_SHIFT              1
#define MT6368_PMIC_RG_LCLDO_DEC_REMOTE_SENSE_VA18_ADDR           MT6368_AUDDEC_ANA_CON27
#define MT6368_PMIC_RG_LCLDO_DEC_REMOTE_SENSE_VA18_MASK           0x1
#define MT6368_PMIC_RG_LCLDO_DEC_REMOTE_SENSE_VA18_SHIFT          2
#define MT6368_PMIC_RG_NVREG_EN_VAUDP32_ADDR                      MT6368_AUDDEC_ANA_CON27
#define MT6368_PMIC_RG_NVREG_EN_VAUDP32_MASK                      0x1
#define MT6368_PMIC_RG_NVREG_EN_VAUDP32_SHIFT                     4
#define MT6368_PMIC_RG_NVREG_PULL0V_VAUDP32_ADDR                  MT6368_AUDDEC_ANA_CON27
#define MT6368_PMIC_RG_NVREG_PULL0V_VAUDP32_MASK                  0x1
#define MT6368_PMIC_RG_NVREG_PULL0V_VAUDP32_SHIFT                 5
#define MT6368_PMIC_RG_AUDPMU_RSVD_VA18_ADDR                      MT6368_AUDDEC_ANA_CON28
#define MT6368_PMIC_RG_AUDPMU_RSVD_VA18_MASK                      0xFF
#define MT6368_PMIC_RG_AUDPMU_RSVD_VA18_SHIFT                     0
#define MT6368_PMIC_AUDZCD_ANA_ID_ADDR                            MT6368_AUDZCD_ANA_ID
#define MT6368_PMIC_AUDZCD_ANA_ID_MASK                            0xFF
#define MT6368_PMIC_AUDZCD_ANA_ID_SHIFT                           0
#define MT6368_PMIC_AUDZCD_DIG_ID_ADDR                            MT6368_AUDZCD_DIG_ID
#define MT6368_PMIC_AUDZCD_DIG_ID_MASK                            0xFF
#define MT6368_PMIC_AUDZCD_DIG_ID_SHIFT                           0
#define MT6368_PMIC_AUDZCD_ANA_MINOR_REV_ADDR                     MT6368_AUDZCD_ANA_REV
#define MT6368_PMIC_AUDZCD_ANA_MINOR_REV_MASK                     0xF
#define MT6368_PMIC_AUDZCD_ANA_MINOR_REV_SHIFT                    0
#define MT6368_PMIC_AUDZCD_ANA_MAJOR_REV_ADDR                     MT6368_AUDZCD_ANA_REV
#define MT6368_PMIC_AUDZCD_ANA_MAJOR_REV_MASK                     0xF
#define MT6368_PMIC_AUDZCD_ANA_MAJOR_REV_SHIFT                    4
#define MT6368_PMIC_AUDZCD_DIG_MINOR_REV_ADDR                     MT6368_AUDZCD_DIG_REV
#define MT6368_PMIC_AUDZCD_DIG_MINOR_REV_MASK                     0xF
#define MT6368_PMIC_AUDZCD_DIG_MINOR_REV_SHIFT                    0
#define MT6368_PMIC_AUDZCD_DIG_MAJOR_REV_ADDR                     MT6368_AUDZCD_DIG_REV
#define MT6368_PMIC_AUDZCD_DIG_MAJOR_REV_MASK                     0xF
#define MT6368_PMIC_AUDZCD_DIG_MAJOR_REV_SHIFT                    4
#define MT6368_PMIC_AUDZCD_DSN_CBS_ADDR                           MT6368_AUDZCD_DSN_DBI
#define MT6368_PMIC_AUDZCD_DSN_CBS_MASK                           0x3
#define MT6368_PMIC_AUDZCD_DSN_CBS_SHIFT                          0
#define MT6368_PMIC_AUDZCD_DSN_BIX_ADDR                           MT6368_AUDZCD_DSN_DBI
#define MT6368_PMIC_AUDZCD_DSN_BIX_MASK                           0x3
#define MT6368_PMIC_AUDZCD_DSN_BIX_SHIFT                          2
#define MT6368_PMIC_AUDZCD_DSN_ESP_ADDR                           MT6368_AUDZCD_DSN_ESP
#define MT6368_PMIC_AUDZCD_DSN_ESP_MASK                           0xFF
#define MT6368_PMIC_AUDZCD_DSN_ESP_SHIFT                          0
#define MT6368_PMIC_AUDZCD_DSN_FPI_ADDR                           MT6368_AUDZCD_DSN_FPI
#define MT6368_PMIC_AUDZCD_DSN_FPI_MASK                           0xFF
#define MT6368_PMIC_AUDZCD_DSN_FPI_SHIFT                          0
#define MT6368_PMIC_AUDZCD_DSN_DXI_ADDR                           MT6368_AUDZCD_DSN_DXI
#define MT6368_PMIC_AUDZCD_DSN_DXI_MASK                           0xFF
#define MT6368_PMIC_AUDZCD_DSN_DXI_SHIFT                          0
#define MT6368_PMIC_RG_AUDZCDENABLE_ADDR                          MT6368_ZCD_CON0
#define MT6368_PMIC_RG_AUDZCDENABLE_MASK                          0x1
#define MT6368_PMIC_RG_AUDZCDENABLE_SHIFT                         0
#define MT6368_PMIC_RG_AUDZCDGAINSTEPTIME_ADDR                    MT6368_ZCD_CON0
#define MT6368_PMIC_RG_AUDZCDGAINSTEPTIME_MASK                    0x7
#define MT6368_PMIC_RG_AUDZCDGAINSTEPTIME_SHIFT                   1
#define MT6368_PMIC_RG_AUDZCDGAINSTEPSIZE_ADDR                    MT6368_ZCD_CON0
#define MT6368_PMIC_RG_AUDZCDGAINSTEPSIZE_MASK                    0x3
#define MT6368_PMIC_RG_AUDZCDGAINSTEPSIZE_SHIFT                   4
#define MT6368_PMIC_RG_AUDZCDTIMEOUTMODESEL_ADDR                  MT6368_ZCD_CON0
#define MT6368_PMIC_RG_AUDZCDTIMEOUTMODESEL_MASK                  0x1
#define MT6368_PMIC_RG_AUDZCDTIMEOUTMODESEL_SHIFT                 6
#define MT6368_PMIC_RG_AUDLOLGAIN_ADDR                            MT6368_ZCD_CON1
#define MT6368_PMIC_RG_AUDLOLGAIN_MASK                            0x1F
#define MT6368_PMIC_RG_AUDLOLGAIN_SHIFT                           0
#define MT6368_PMIC_RG_AUDLORGAIN_ADDR                            MT6368_ZCD_CON2
#define MT6368_PMIC_RG_AUDLORGAIN_MASK                            0x1F
#define MT6368_PMIC_RG_AUDLORGAIN_SHIFT                           0
#define MT6368_PMIC_RG_AUDHPLGAIN_ADDR                            MT6368_ZCD_CON3
#define MT6368_PMIC_RG_AUDHPLGAIN_MASK                            0x1F
#define MT6368_PMIC_RG_AUDHPLGAIN_SHIFT                           0
#define MT6368_PMIC_RG_AUDHPRGAIN_ADDR                            MT6368_ZCD_CON4
#define MT6368_PMIC_RG_AUDHPRGAIN_MASK                            0x1F
#define MT6368_PMIC_RG_AUDHPRGAIN_SHIFT                           0
#define MT6368_PMIC_RG_AUDHSGAIN_ADDR                             MT6368_ZCD_CON5
#define MT6368_PMIC_RG_AUDHSGAIN_MASK                             0x1F
#define MT6368_PMIC_RG_AUDHSGAIN_SHIFT                            0
#define MT6368_PMIC_RG_AUDIVLGAIN_ADDR                            MT6368_ZCD_CON6
#define MT6368_PMIC_RG_AUDIVLGAIN_MASK                            0x7
#define MT6368_PMIC_RG_AUDIVLGAIN_SHIFT                           0
#define MT6368_PMIC_RG_AUDIVRGAIN_ADDR                            MT6368_ZCD_CON6
#define MT6368_PMIC_RG_AUDIVRGAIN_MASK                            0x7
#define MT6368_PMIC_RG_AUDIVRGAIN_SHIFT                           4
#define MT6368_PMIC_RG_AUDINTGAIN1_ADDR                           MT6368_ZCD_CON7
#define MT6368_PMIC_RG_AUDINTGAIN1_MASK                           0x3F
#define MT6368_PMIC_RG_AUDINTGAIN1_SHIFT                          0
#define MT6368_PMIC_RG_AUDINTGAIN2_ADDR                           MT6368_ZCD_CON8
#define MT6368_PMIC_RG_AUDINTGAIN2_MASK                           0x3F
#define MT6368_PMIC_RG_AUDINTGAIN2_SHIFT                          0
#define MT6368_PMIC_ACCDET_ANA_ID_ADDR                            MT6368_ACCDET_ANA_ID
#define MT6368_PMIC_ACCDET_ANA_ID_MASK                            0xFF
#define MT6368_PMIC_ACCDET_ANA_ID_SHIFT                           0
#define MT6368_PMIC_ACCDET_DIG_ID_ADDR                            MT6368_ACCDET_DIG_ID
#define MT6368_PMIC_ACCDET_DIG_ID_MASK                            0xFF
#define MT6368_PMIC_ACCDET_DIG_ID_SHIFT                           0
#define MT6368_PMIC_ACCDET_ANA_MINOR_REV_ADDR                     MT6368_ACCDET_ANA_REV
#define MT6368_PMIC_ACCDET_ANA_MINOR_REV_MASK                     0xF
#define MT6368_PMIC_ACCDET_ANA_MINOR_REV_SHIFT                    0
#define MT6368_PMIC_ACCDET_ANA_MAJOR_REV_ADDR                     MT6368_ACCDET_ANA_REV
#define MT6368_PMIC_ACCDET_ANA_MAJOR_REV_MASK                     0xF
#define MT6368_PMIC_ACCDET_ANA_MAJOR_REV_SHIFT                    4
#define MT6368_PMIC_ACCDET_DIG_MINOR_REV_ADDR                     MT6368_ACCDET_DIG_REV
#define MT6368_PMIC_ACCDET_DIG_MINOR_REV_MASK                     0xF
#define MT6368_PMIC_ACCDET_DIG_MINOR_REV_SHIFT                    0
#define MT6368_PMIC_ACCDET_DIG_MAJOR_REV_ADDR                     MT6368_ACCDET_DIG_REV
#define MT6368_PMIC_ACCDET_DIG_MAJOR_REV_MASK                     0xF
#define MT6368_PMIC_ACCDET_DIG_MAJOR_REV_SHIFT                    4
#define MT6368_PMIC_ACCDET_DSN_CBS_ADDR                           MT6368_ACCDET_DSN_DBI
#define MT6368_PMIC_ACCDET_DSN_CBS_MASK                           0x3
#define MT6368_PMIC_ACCDET_DSN_CBS_SHIFT                          0
#define MT6368_PMIC_ACCDET_DSN_BIX_ADDR                           MT6368_ACCDET_DSN_DBI
#define MT6368_PMIC_ACCDET_DSN_BIX_MASK                           0x3
#define MT6368_PMIC_ACCDET_DSN_BIX_SHIFT                          2
#define MT6368_PMIC_ACCDET_DSN_ESP_ADDR                           MT6368_ACCDET_DSN_ESP
#define MT6368_PMIC_ACCDET_DSN_ESP_MASK                           0xFF
#define MT6368_PMIC_ACCDET_DSN_ESP_SHIFT                          0
#define MT6368_PMIC_ACCDET_DSN_FPI_ADDR                           MT6368_ACCDET_DSN_FPI
#define MT6368_PMIC_ACCDET_DSN_FPI_MASK                           0xFF
#define MT6368_PMIC_ACCDET_DSN_FPI_SHIFT                          0
#define MT6368_PMIC_ACCDET_DSN_DXI_ADDR                           MT6368_ACCDET_DSN_DXI
#define MT6368_PMIC_ACCDET_DSN_DXI_MASK                           0xFF
#define MT6368_PMIC_ACCDET_DSN_DXI_SHIFT                          0
#define MT6368_PMIC_ACCDET_AUXADC_SEL_ADDR                        MT6368_ACCDET_CON0
#define MT6368_PMIC_ACCDET_AUXADC_SEL_MASK                        0x1
#define MT6368_PMIC_ACCDET_AUXADC_SEL_SHIFT                       0
#define MT6368_PMIC_ACCDET_AUXADC_SW_ADDR                         MT6368_ACCDET_CON0
#define MT6368_PMIC_ACCDET_AUXADC_SW_MASK                         0x1
#define MT6368_PMIC_ACCDET_AUXADC_SW_SHIFT                        1
#define MT6368_PMIC_ACCDET_TEST_AUXADC_ADDR                       MT6368_ACCDET_CON0
#define MT6368_PMIC_ACCDET_TEST_AUXADC_MASK                       0x1
#define MT6368_PMIC_ACCDET_TEST_AUXADC_SHIFT                      2
#define MT6368_PMIC_ACCDET_AUXADC_ANASWCTRL_SEL_ADDR              MT6368_ACCDET_CON1
#define MT6368_PMIC_ACCDET_AUXADC_ANASWCTRL_SEL_MASK              0x1
#define MT6368_PMIC_ACCDET_AUXADC_ANASWCTRL_SEL_SHIFT             0
#define MT6368_PMIC_AUDACCDETAUXADCSWCTRL_SEL_ADDR                MT6368_ACCDET_CON1
#define MT6368_PMIC_AUDACCDETAUXADCSWCTRL_SEL_MASK                0x1
#define MT6368_PMIC_AUDACCDETAUXADCSWCTRL_SEL_SHIFT               1
#define MT6368_PMIC_AUDACCDETAUXADCSWCTRL_SW_ADDR                 MT6368_ACCDET_CON1
#define MT6368_PMIC_AUDACCDETAUXADCSWCTRL_SW_MASK                 0x1
#define MT6368_PMIC_AUDACCDETAUXADCSWCTRL_SW_SHIFT                2
#define MT6368_PMIC_ACCDET_TEST_ANA_ADDR                          MT6368_ACCDET_CON1
#define MT6368_PMIC_ACCDET_TEST_ANA_MASK                          0x1
#define MT6368_PMIC_ACCDET_TEST_ANA_SHIFT                         3
#define MT6368_PMIC_RG_AUDACCDETRSV_ADDR                          MT6368_ACCDET_CON1
#define MT6368_PMIC_RG_AUDACCDETRSV_MASK                          0x3
#define MT6368_PMIC_RG_AUDACCDETRSV_SHIFT                         4
#define MT6368_PMIC_ACCDET_SW_EN_ADDR                             MT6368_ACCDET_CON2
#define MT6368_PMIC_ACCDET_SW_EN_MASK                             0x1
#define MT6368_PMIC_ACCDET_SW_EN_SHIFT                            0
#define MT6368_PMIC_ACCDET_SEQ_INIT_ADDR                          MT6368_ACCDET_CON2
#define MT6368_PMIC_ACCDET_SEQ_INIT_MASK                          0x1
#define MT6368_PMIC_ACCDET_SEQ_INIT_SHIFT                         1
#define MT6368_PMIC_ACCDET_EINT0_SW_EN_ADDR                       MT6368_ACCDET_CON2
#define MT6368_PMIC_ACCDET_EINT0_SW_EN_MASK                       0x1
#define MT6368_PMIC_ACCDET_EINT0_SW_EN_SHIFT                      2
#define MT6368_PMIC_ACCDET_EINT0_SEQ_INIT_ADDR                    MT6368_ACCDET_CON2
#define MT6368_PMIC_ACCDET_EINT0_SEQ_INIT_MASK                    0x1
#define MT6368_PMIC_ACCDET_EINT0_SEQ_INIT_SHIFT                   3
#define MT6368_PMIC_ACCDET_EINT1_SW_EN_ADDR                       MT6368_ACCDET_CON2
#define MT6368_PMIC_ACCDET_EINT1_SW_EN_MASK                       0x1
#define MT6368_PMIC_ACCDET_EINT1_SW_EN_SHIFT                      4
#define MT6368_PMIC_ACCDET_EINT1_SEQ_INIT_ADDR                    MT6368_ACCDET_CON2
#define MT6368_PMIC_ACCDET_EINT1_SEQ_INIT_MASK                    0x1
#define MT6368_PMIC_ACCDET_EINT1_SEQ_INIT_SHIFT                   5
#define MT6368_PMIC_ACCDET_EINT0_INVERTER_SW_EN_ADDR              MT6368_ACCDET_CON2
#define MT6368_PMIC_ACCDET_EINT0_INVERTER_SW_EN_MASK              0x1
#define MT6368_PMIC_ACCDET_EINT0_INVERTER_SW_EN_SHIFT             6
#define MT6368_PMIC_ACCDET_EINT0_INVERTER_SEQ_INIT_ADDR           MT6368_ACCDET_CON2
#define MT6368_PMIC_ACCDET_EINT0_INVERTER_SEQ_INIT_MASK           0x1
#define MT6368_PMIC_ACCDET_EINT0_INVERTER_SEQ_INIT_SHIFT          7
#define MT6368_PMIC_ACCDET_EINT1_INVERTER_SW_EN_ADDR              MT6368_ACCDET_CON3
#define MT6368_PMIC_ACCDET_EINT1_INVERTER_SW_EN_MASK              0x1
#define MT6368_PMIC_ACCDET_EINT1_INVERTER_SW_EN_SHIFT             0
#define MT6368_PMIC_ACCDET_EINT1_INVERTER_SEQ_INIT_ADDR           MT6368_ACCDET_CON3
#define MT6368_PMIC_ACCDET_EINT1_INVERTER_SEQ_INIT_MASK           0x1
#define MT6368_PMIC_ACCDET_EINT1_INVERTER_SEQ_INIT_SHIFT          1
#define MT6368_PMIC_ACCDET_EINT0_M_SW_EN_ADDR                     MT6368_ACCDET_CON3
#define MT6368_PMIC_ACCDET_EINT0_M_SW_EN_MASK                     0x1
#define MT6368_PMIC_ACCDET_EINT0_M_SW_EN_SHIFT                    2
#define MT6368_PMIC_ACCDET_EINT1_M_SW_EN_ADDR                     MT6368_ACCDET_CON3
#define MT6368_PMIC_ACCDET_EINT1_M_SW_EN_MASK                     0x1
#define MT6368_PMIC_ACCDET_EINT1_M_SW_EN_SHIFT                    3
#define MT6368_PMIC_ACCDET_EINT_M_DETECT_EN_ADDR                  MT6368_ACCDET_CON3
#define MT6368_PMIC_ACCDET_EINT_M_DETECT_EN_MASK                  0x1
#define MT6368_PMIC_ACCDET_EINT_M_DETECT_EN_SHIFT                 4
#define MT6368_PMIC_ACCDET_CMP_PWM_EN_ADDR                        MT6368_ACCDET_CON4
#define MT6368_PMIC_ACCDET_CMP_PWM_EN_MASK                        0x1
#define MT6368_PMIC_ACCDET_CMP_PWM_EN_SHIFT                       0
#define MT6368_PMIC_ACCDET_VTH_PWM_EN_ADDR                        MT6368_ACCDET_CON4
#define MT6368_PMIC_ACCDET_VTH_PWM_EN_MASK                        0x1
#define MT6368_PMIC_ACCDET_VTH_PWM_EN_SHIFT                       1
#define MT6368_PMIC_ACCDET_MBIAS_PWM_EN_ADDR                      MT6368_ACCDET_CON4
#define MT6368_PMIC_ACCDET_MBIAS_PWM_EN_MASK                      0x1
#define MT6368_PMIC_ACCDET_MBIAS_PWM_EN_SHIFT                     2
#define MT6368_PMIC_ACCDET_EINT_EN_PWM_EN_ADDR                    MT6368_ACCDET_CON4
#define MT6368_PMIC_ACCDET_EINT_EN_PWM_EN_MASK                    0x1
#define MT6368_PMIC_ACCDET_EINT_EN_PWM_EN_SHIFT                   3
#define MT6368_PMIC_ACCDET_EINT_CMPEN_PWM_EN_ADDR                 MT6368_ACCDET_CON4
#define MT6368_PMIC_ACCDET_EINT_CMPEN_PWM_EN_MASK                 0x1
#define MT6368_PMIC_ACCDET_EINT_CMPEN_PWM_EN_SHIFT                4
#define MT6368_PMIC_ACCDET_EINT_CMPMEN_PWM_EN_ADDR                MT6368_ACCDET_CON4
#define MT6368_PMIC_ACCDET_EINT_CMPMEN_PWM_EN_MASK                0x1
#define MT6368_PMIC_ACCDET_EINT_CMPMEN_PWM_EN_SHIFT               5
#define MT6368_PMIC_ACCDET_EINT_CTURBO_PWM_EN_ADDR                MT6368_ACCDET_CON4
#define MT6368_PMIC_ACCDET_EINT_CTURBO_PWM_EN_MASK                0x1
#define MT6368_PMIC_ACCDET_EINT_CTURBO_PWM_EN_SHIFT               6
#define MT6368_PMIC_ACCDET_CMP_PWM_IDLE_ADDR                      MT6368_ACCDET_CON5
#define MT6368_PMIC_ACCDET_CMP_PWM_IDLE_MASK                      0x1
#define MT6368_PMIC_ACCDET_CMP_PWM_IDLE_SHIFT                     0
#define MT6368_PMIC_ACCDET_VTH_PWM_IDLE_ADDR                      MT6368_ACCDET_CON5
#define MT6368_PMIC_ACCDET_VTH_PWM_IDLE_MASK                      0x1
#define MT6368_PMIC_ACCDET_VTH_PWM_IDLE_SHIFT                     1
#define MT6368_PMIC_ACCDET_MBIAS_PWM_IDLE_ADDR                    MT6368_ACCDET_CON5
#define MT6368_PMIC_ACCDET_MBIAS_PWM_IDLE_MASK                    0x1
#define MT6368_PMIC_ACCDET_MBIAS_PWM_IDLE_SHIFT                   2
#define MT6368_PMIC_ACCDET_EINT0_CMPEN_PWM_IDLE_ADDR              MT6368_ACCDET_CON5
#define MT6368_PMIC_ACCDET_EINT0_CMPEN_PWM_IDLE_MASK              0x1
#define MT6368_PMIC_ACCDET_EINT0_CMPEN_PWM_IDLE_SHIFT             3
#define MT6368_PMIC_ACCDET_EINT1_CMPEN_PWM_IDLE_ADDR              MT6368_ACCDET_CON5
#define MT6368_PMIC_ACCDET_EINT1_CMPEN_PWM_IDLE_MASK              0x1
#define MT6368_PMIC_ACCDET_EINT1_CMPEN_PWM_IDLE_SHIFT             4
#define MT6368_PMIC_ACCDET_PWM_EN_SW_ADDR                         MT6368_ACCDET_CON5
#define MT6368_PMIC_ACCDET_PWM_EN_SW_MASK                         0x1
#define MT6368_PMIC_ACCDET_PWM_EN_SW_SHIFT                        5
#define MT6368_PMIC_ACCDET_PWM_EN_SEL_ADDR                        MT6368_ACCDET_CON5
#define MT6368_PMIC_ACCDET_PWM_EN_SEL_MASK                        0x3
#define MT6368_PMIC_ACCDET_PWM_EN_SEL_SHIFT                       6
#define MT6368_PMIC_ACCDET_PWM_WIDTH_L_ADDR                       MT6368_ACCDET_CON6
#define MT6368_PMIC_ACCDET_PWM_WIDTH_L_MASK                       0xFF
#define MT6368_PMIC_ACCDET_PWM_WIDTH_L_SHIFT                      0
#define MT6368_PMIC_ACCDET_PWM_WIDTH_H_ADDR                       MT6368_ACCDET_CON7
#define MT6368_PMIC_ACCDET_PWM_WIDTH_H_MASK                       0xFF
#define MT6368_PMIC_ACCDET_PWM_WIDTH_H_SHIFT                      0
#define MT6368_PMIC_ACCDET_PWM_THRESH_L_ADDR                      MT6368_ACCDET_CON8
#define MT6368_PMIC_ACCDET_PWM_THRESH_L_MASK                      0xFF
#define MT6368_PMIC_ACCDET_PWM_THRESH_L_SHIFT                     0
#define MT6368_PMIC_ACCDET_PWM_THRESH_H_ADDR                      MT6368_ACCDET_CON9
#define MT6368_PMIC_ACCDET_PWM_THRESH_H_MASK                      0xFF
#define MT6368_PMIC_ACCDET_PWM_THRESH_H_SHIFT                     0
#define MT6368_PMIC_ACCDET_RISE_DELAY_L_ADDR                      MT6368_ACCDET_CON10
#define MT6368_PMIC_ACCDET_RISE_DELAY_L_MASK                      0xFF
#define MT6368_PMIC_ACCDET_RISE_DELAY_L_SHIFT                     0
#define MT6368_PMIC_ACCDET_RISE_DELAY_H_ADDR                      MT6368_ACCDET_CON11
#define MT6368_PMIC_ACCDET_RISE_DELAY_H_MASK                      0x7F
#define MT6368_PMIC_ACCDET_RISE_DELAY_H_SHIFT                     0
#define MT6368_PMIC_ACCDET_FALL_DELAY_ADDR                        MT6368_ACCDET_CON11
#define MT6368_PMIC_ACCDET_FALL_DELAY_MASK                        0x1
#define MT6368_PMIC_ACCDET_FALL_DELAY_SHIFT                       7
#define MT6368_PMIC_ACCDET_EINT_CMPMEN_PWM_THRESH_ADDR            MT6368_ACCDET_CON12
#define MT6368_PMIC_ACCDET_EINT_CMPMEN_PWM_THRESH_MASK            0x7
#define MT6368_PMIC_ACCDET_EINT_CMPMEN_PWM_THRESH_SHIFT           0
#define MT6368_PMIC_ACCDET_EINT_CMPMEN_PWM_WIDTH_ADDR             MT6368_ACCDET_CON12
#define MT6368_PMIC_ACCDET_EINT_CMPMEN_PWM_WIDTH_MASK             0x7
#define MT6368_PMIC_ACCDET_EINT_CMPMEN_PWM_WIDTH_SHIFT            4
#define MT6368_PMIC_ACCDET_EINT_EN_PWM_THRESH_ADDR                MT6368_ACCDET_CON13
#define MT6368_PMIC_ACCDET_EINT_EN_PWM_THRESH_MASK                0x7
#define MT6368_PMIC_ACCDET_EINT_EN_PWM_THRESH_SHIFT               0
#define MT6368_PMIC_ACCDET_EINT_EN_PWM_WIDTH_ADDR                 MT6368_ACCDET_CON13
#define MT6368_PMIC_ACCDET_EINT_EN_PWM_WIDTH_MASK                 0x3
#define MT6368_PMIC_ACCDET_EINT_EN_PWM_WIDTH_SHIFT                4
#define MT6368_PMIC_ACCDET_EINT_CMPEN_PWM_THRESH_ADDR             MT6368_ACCDET_CON14
#define MT6368_PMIC_ACCDET_EINT_CMPEN_PWM_THRESH_MASK             0x7
#define MT6368_PMIC_ACCDET_EINT_CMPEN_PWM_THRESH_SHIFT            0
#define MT6368_PMIC_ACCDET_EINT_CMPEN_PWM_WIDTH_ADDR              MT6368_ACCDET_CON14
#define MT6368_PMIC_ACCDET_EINT_CMPEN_PWM_WIDTH_MASK              0x3
#define MT6368_PMIC_ACCDET_EINT_CMPEN_PWM_WIDTH_SHIFT             4
#define MT6368_PMIC_ACCDET_DEBOUNCE0_L_ADDR                       MT6368_ACCDET_CON15
#define MT6368_PMIC_ACCDET_DEBOUNCE0_L_MASK                       0xFF
#define MT6368_PMIC_ACCDET_DEBOUNCE0_L_SHIFT                      0
#define MT6368_PMIC_ACCDET_DEBOUNCE0_H_ADDR                       MT6368_ACCDET_CON16
#define MT6368_PMIC_ACCDET_DEBOUNCE0_H_MASK                       0xFF
#define MT6368_PMIC_ACCDET_DEBOUNCE0_H_SHIFT                      0
#define MT6368_PMIC_ACCDET_DEBOUNCE1_L_ADDR                       MT6368_ACCDET_CON17
#define MT6368_PMIC_ACCDET_DEBOUNCE1_L_MASK                       0xFF
#define MT6368_PMIC_ACCDET_DEBOUNCE1_L_SHIFT                      0
#define MT6368_PMIC_ACCDET_DEBOUNCE1_H_ADDR                       MT6368_ACCDET_CON18
#define MT6368_PMIC_ACCDET_DEBOUNCE1_H_MASK                       0xFF
#define MT6368_PMIC_ACCDET_DEBOUNCE1_H_SHIFT                      0
#define MT6368_PMIC_ACCDET_DEBOUNCE2_L_ADDR                       MT6368_ACCDET_CON19
#define MT6368_PMIC_ACCDET_DEBOUNCE2_L_MASK                       0xFF
#define MT6368_PMIC_ACCDET_DEBOUNCE2_L_SHIFT                      0
#define MT6368_PMIC_ACCDET_DEBOUNCE2_H_ADDR                       MT6368_ACCDET_CON20
#define MT6368_PMIC_ACCDET_DEBOUNCE2_H_MASK                       0xFF
#define MT6368_PMIC_ACCDET_DEBOUNCE2_H_SHIFT                      0
#define MT6368_PMIC_ACCDET_DEBOUNCE3_L_ADDR                       MT6368_ACCDET_CON21
#define MT6368_PMIC_ACCDET_DEBOUNCE3_L_MASK                       0xFF
#define MT6368_PMIC_ACCDET_DEBOUNCE3_L_SHIFT                      0
#define MT6368_PMIC_ACCDET_DEBOUNCE3_H_ADDR                       MT6368_ACCDET_CON22
#define MT6368_PMIC_ACCDET_DEBOUNCE3_H_MASK                       0xFF
#define MT6368_PMIC_ACCDET_DEBOUNCE3_H_SHIFT                      0
#define MT6368_PMIC_ACCDET_CONNECT_AUXADC_TIME_DIG_L_ADDR         MT6368_ACCDET_CON23
#define MT6368_PMIC_ACCDET_CONNECT_AUXADC_TIME_DIG_L_MASK         0xFF
#define MT6368_PMIC_ACCDET_CONNECT_AUXADC_TIME_DIG_L_SHIFT        0
#define MT6368_PMIC_ACCDET_CONNECT_AUXADC_TIME_DIG_H_ADDR         MT6368_ACCDET_CON24
#define MT6368_PMIC_ACCDET_CONNECT_AUXADC_TIME_DIG_H_MASK         0xFF
#define MT6368_PMIC_ACCDET_CONNECT_AUXADC_TIME_DIG_H_SHIFT        0
#define MT6368_PMIC_ACCDET_CONNECT_AUXADC_TIME_ANA_L_ADDR         MT6368_ACCDET_CON25
#define MT6368_PMIC_ACCDET_CONNECT_AUXADC_TIME_ANA_L_MASK         0xFF
#define MT6368_PMIC_ACCDET_CONNECT_AUXADC_TIME_ANA_L_SHIFT        0
#define MT6368_PMIC_ACCDET_CONNECT_AUXADC_TIME_ANA_H_ADDR         MT6368_ACCDET_CON26
#define MT6368_PMIC_ACCDET_CONNECT_AUXADC_TIME_ANA_H_MASK         0xFF
#define MT6368_PMIC_ACCDET_CONNECT_AUXADC_TIME_ANA_H_SHIFT        0
#define MT6368_PMIC_ACCDET_EINT_DEBOUNCE0_ADDR                    MT6368_ACCDET_CON27
#define MT6368_PMIC_ACCDET_EINT_DEBOUNCE0_MASK                    0xF
#define MT6368_PMIC_ACCDET_EINT_DEBOUNCE0_SHIFT                   0
#define MT6368_PMIC_ACCDET_EINT_DEBOUNCE1_ADDR                    MT6368_ACCDET_CON27
#define MT6368_PMIC_ACCDET_EINT_DEBOUNCE1_MASK                    0xF
#define MT6368_PMIC_ACCDET_EINT_DEBOUNCE1_SHIFT                   4
#define MT6368_PMIC_ACCDET_EINT_DEBOUNCE2_ADDR                    MT6368_ACCDET_CON28
#define MT6368_PMIC_ACCDET_EINT_DEBOUNCE2_MASK                    0xF
#define MT6368_PMIC_ACCDET_EINT_DEBOUNCE2_SHIFT                   0
#define MT6368_PMIC_ACCDET_EINT_DEBOUNCE3_ADDR                    MT6368_ACCDET_CON28
#define MT6368_PMIC_ACCDET_EINT_DEBOUNCE3_MASK                    0xF
#define MT6368_PMIC_ACCDET_EINT_DEBOUNCE3_SHIFT                   4
#define MT6368_PMIC_ACCDET_EINT_INVERTER_DEBOUNCE_ADDR            MT6368_ACCDET_CON29
#define MT6368_PMIC_ACCDET_EINT_INVERTER_DEBOUNCE_MASK            0xF
#define MT6368_PMIC_ACCDET_EINT_INVERTER_DEBOUNCE_SHIFT           0
#define MT6368_PMIC_ACCDET_IVAL_CUR_IN_ADDR                       MT6368_ACCDET_CON30
#define MT6368_PMIC_ACCDET_IVAL_CUR_IN_MASK                       0x3
#define MT6368_PMIC_ACCDET_IVAL_CUR_IN_SHIFT                      0
#define MT6368_PMIC_ACCDET_IVAL_SAM_IN_ADDR                       MT6368_ACCDET_CON30
#define MT6368_PMIC_ACCDET_IVAL_SAM_IN_MASK                       0x3
#define MT6368_PMIC_ACCDET_IVAL_SAM_IN_SHIFT                      2
#define MT6368_PMIC_ACCDET_IVAL_MEM_IN_ADDR                       MT6368_ACCDET_CON30
#define MT6368_PMIC_ACCDET_IVAL_MEM_IN_MASK                       0x3
#define MT6368_PMIC_ACCDET_IVAL_MEM_IN_SHIFT                      4
#define MT6368_PMIC_ACCDET_EINT_IVAL_CUR_IN_ADDR                  MT6368_ACCDET_CON30
#define MT6368_PMIC_ACCDET_EINT_IVAL_CUR_IN_MASK                  0x3
#define MT6368_PMIC_ACCDET_EINT_IVAL_CUR_IN_SHIFT                 6
#define MT6368_PMIC_ACCDET_EINT_IVAL_SAM_IN_ADDR                  MT6368_ACCDET_CON31
#define MT6368_PMIC_ACCDET_EINT_IVAL_SAM_IN_MASK                  0x3
#define MT6368_PMIC_ACCDET_EINT_IVAL_SAM_IN_SHIFT                 0
#define MT6368_PMIC_ACCDET_EINT_IVAL_MEM_IN_ADDR                  MT6368_ACCDET_CON31
#define MT6368_PMIC_ACCDET_EINT_IVAL_MEM_IN_MASK                  0x3
#define MT6368_PMIC_ACCDET_EINT_IVAL_MEM_IN_SHIFT                 2
#define MT6368_PMIC_ACCDET_IVAL_SEL_ADDR                          MT6368_ACCDET_CON31
#define MT6368_PMIC_ACCDET_IVAL_SEL_MASK                          0x1
#define MT6368_PMIC_ACCDET_IVAL_SEL_SHIFT                         4
#define MT6368_PMIC_ACCDET_EINT_IVAL_SEL_ADDR                     MT6368_ACCDET_CON31
#define MT6368_PMIC_ACCDET_EINT_IVAL_SEL_MASK                     0x1
#define MT6368_PMIC_ACCDET_EINT_IVAL_SEL_SHIFT                    5
#define MT6368_PMIC_ACCDET_EINT_INVERTER_IVAL_CUR_IN_ADDR         MT6368_ACCDET_CON32
#define MT6368_PMIC_ACCDET_EINT_INVERTER_IVAL_CUR_IN_MASK         0x1
#define MT6368_PMIC_ACCDET_EINT_INVERTER_IVAL_CUR_IN_SHIFT        0
#define MT6368_PMIC_ACCDET_EINT_INVERTER_IVAL_SAM_IN_ADDR         MT6368_ACCDET_CON32
#define MT6368_PMIC_ACCDET_EINT_INVERTER_IVAL_SAM_IN_MASK         0x1
#define MT6368_PMIC_ACCDET_EINT_INVERTER_IVAL_SAM_IN_SHIFT        1
#define MT6368_PMIC_ACCDET_EINT_INVERTER_IVAL_MEM_IN_ADDR         MT6368_ACCDET_CON32
#define MT6368_PMIC_ACCDET_EINT_INVERTER_IVAL_MEM_IN_MASK         0x1
#define MT6368_PMIC_ACCDET_EINT_INVERTER_IVAL_MEM_IN_SHIFT        2
#define MT6368_PMIC_ACCDET_EINT_INVERTER_IVAL_SEL_ADDR            MT6368_ACCDET_CON32
#define MT6368_PMIC_ACCDET_EINT_INVERTER_IVAL_SEL_MASK            0x1
#define MT6368_PMIC_ACCDET_EINT_INVERTER_IVAL_SEL_SHIFT           3
#define MT6368_PMIC_ACCDET_IRQ_ADDR                               MT6368_ACCDET_CON33
#define MT6368_PMIC_ACCDET_IRQ_MASK                               0x1
#define MT6368_PMIC_ACCDET_IRQ_SHIFT                              0
#define MT6368_PMIC_ACCDET_EINT0_IRQ_ADDR                         MT6368_ACCDET_CON33
#define MT6368_PMIC_ACCDET_EINT0_IRQ_MASK                         0x1
#define MT6368_PMIC_ACCDET_EINT0_IRQ_SHIFT                        2
#define MT6368_PMIC_ACCDET_EINT1_IRQ_ADDR                         MT6368_ACCDET_CON33
#define MT6368_PMIC_ACCDET_EINT1_IRQ_MASK                         0x1
#define MT6368_PMIC_ACCDET_EINT1_IRQ_SHIFT                        3
#define MT6368_PMIC_ACCDET_EINT_IN_INVERSE_ADDR                   MT6368_ACCDET_CON33
#define MT6368_PMIC_ACCDET_EINT_IN_INVERSE_MASK                   0x1
#define MT6368_PMIC_ACCDET_EINT_IN_INVERSE_SHIFT                  4
#define MT6368_PMIC_ACCDET_IRQ_CLR_ADDR                           MT6368_ACCDET_CON34
#define MT6368_PMIC_ACCDET_IRQ_CLR_MASK                           0x1
#define MT6368_PMIC_ACCDET_IRQ_CLR_SHIFT                          0
#define MT6368_PMIC_ACCDET_EINT0_IRQ_CLR_ADDR                     MT6368_ACCDET_CON34
#define MT6368_PMIC_ACCDET_EINT0_IRQ_CLR_MASK                     0x1
#define MT6368_PMIC_ACCDET_EINT0_IRQ_CLR_SHIFT                    2
#define MT6368_PMIC_ACCDET_EINT1_IRQ_CLR_ADDR                     MT6368_ACCDET_CON34
#define MT6368_PMIC_ACCDET_EINT1_IRQ_CLR_MASK                     0x1
#define MT6368_PMIC_ACCDET_EINT1_IRQ_CLR_SHIFT                    3
#define MT6368_PMIC_ACCDET_EINT_M_PLUG_IN_NUM_ADDR                MT6368_ACCDET_CON34
#define MT6368_PMIC_ACCDET_EINT_M_PLUG_IN_NUM_MASK                0x7
#define MT6368_PMIC_ACCDET_EINT_M_PLUG_IN_NUM_SHIFT               4
#define MT6368_PMIC_ACCDET_DA_STABLE_ADDR                         MT6368_ACCDET_CON35
#define MT6368_PMIC_ACCDET_DA_STABLE_MASK                         0x1
#define MT6368_PMIC_ACCDET_DA_STABLE_SHIFT                        0
#define MT6368_PMIC_ACCDET_EINT0_EN_STABLE_ADDR                   MT6368_ACCDET_CON35
#define MT6368_PMIC_ACCDET_EINT0_EN_STABLE_MASK                   0x1
#define MT6368_PMIC_ACCDET_EINT0_EN_STABLE_SHIFT                  1
#define MT6368_PMIC_ACCDET_EINT0_CMPEN_STABLE_ADDR                MT6368_ACCDET_CON35
#define MT6368_PMIC_ACCDET_EINT0_CMPEN_STABLE_MASK                0x1
#define MT6368_PMIC_ACCDET_EINT0_CMPEN_STABLE_SHIFT               2
#define MT6368_PMIC_ACCDET_EINT0_CMPMEN_STABLE_ADDR               MT6368_ACCDET_CON35
#define MT6368_PMIC_ACCDET_EINT0_CMPMEN_STABLE_MASK               0x1
#define MT6368_PMIC_ACCDET_EINT0_CMPMEN_STABLE_SHIFT              3
#define MT6368_PMIC_ACCDET_EINT0_CTURBO_STABLE_ADDR               MT6368_ACCDET_CON35
#define MT6368_PMIC_ACCDET_EINT0_CTURBO_STABLE_MASK               0x1
#define MT6368_PMIC_ACCDET_EINT0_CTURBO_STABLE_SHIFT              4
#define MT6368_PMIC_ACCDET_EINT0_CEN_STABLE_ADDR                  MT6368_ACCDET_CON35
#define MT6368_PMIC_ACCDET_EINT0_CEN_STABLE_MASK                  0x1
#define MT6368_PMIC_ACCDET_EINT0_CEN_STABLE_SHIFT                 5
#define MT6368_PMIC_ACCDET_EINT1_EN_STABLE_ADDR                   MT6368_ACCDET_CON35
#define MT6368_PMIC_ACCDET_EINT1_EN_STABLE_MASK                   0x1
#define MT6368_PMIC_ACCDET_EINT1_EN_STABLE_SHIFT                  6
#define MT6368_PMIC_ACCDET_EINT1_CMPEN_STABLE_ADDR                MT6368_ACCDET_CON35
#define MT6368_PMIC_ACCDET_EINT1_CMPEN_STABLE_MASK                0x1
#define MT6368_PMIC_ACCDET_EINT1_CMPEN_STABLE_SHIFT               7
#define MT6368_PMIC_ACCDET_EINT1_CMPMEN_STABLE_ADDR               MT6368_ACCDET_CON36
#define MT6368_PMIC_ACCDET_EINT1_CMPMEN_STABLE_MASK               0x1
#define MT6368_PMIC_ACCDET_EINT1_CMPMEN_STABLE_SHIFT              0
#define MT6368_PMIC_ACCDET_EINT1_CTURBO_STABLE_ADDR               MT6368_ACCDET_CON36
#define MT6368_PMIC_ACCDET_EINT1_CTURBO_STABLE_MASK               0x1
#define MT6368_PMIC_ACCDET_EINT1_CTURBO_STABLE_SHIFT              1
#define MT6368_PMIC_ACCDET_EINT1_CEN_STABLE_ADDR                  MT6368_ACCDET_CON36
#define MT6368_PMIC_ACCDET_EINT1_CEN_STABLE_MASK                  0x1
#define MT6368_PMIC_ACCDET_EINT1_CEN_STABLE_SHIFT                 2
#define MT6368_PMIC_ACCDET_HWMODE_EN_ADDR                         MT6368_ACCDET_CON37
#define MT6368_PMIC_ACCDET_HWMODE_EN_MASK                         0x1
#define MT6368_PMIC_ACCDET_HWMODE_EN_SHIFT                        0
#define MT6368_PMIC_ACCDET_HWMODE_SEL_ADDR                        MT6368_ACCDET_CON37
#define MT6368_PMIC_ACCDET_HWMODE_SEL_MASK                        0x3
#define MT6368_PMIC_ACCDET_HWMODE_SEL_SHIFT                       1
#define MT6368_PMIC_ACCDET_PLUG_OUT_DETECT_ADDR                   MT6368_ACCDET_CON37
#define MT6368_PMIC_ACCDET_PLUG_OUT_DETECT_MASK                   0x1
#define MT6368_PMIC_ACCDET_PLUG_OUT_DETECT_SHIFT                  3
#define MT6368_PMIC_ACCDET_EINT0_REVERSE_ADDR                     MT6368_ACCDET_CON37
#define MT6368_PMIC_ACCDET_EINT0_REVERSE_MASK                     0x1
#define MT6368_PMIC_ACCDET_EINT0_REVERSE_SHIFT                    4
#define MT6368_PMIC_ACCDET_EINT1_REVERSE_ADDR                     MT6368_ACCDET_CON37
#define MT6368_PMIC_ACCDET_EINT1_REVERSE_MASK                     0x1
#define MT6368_PMIC_ACCDET_EINT1_REVERSE_SHIFT                    5
#define MT6368_PMIC_ACCDET_EINT_HWMODE_EN_ADDR                    MT6368_ACCDET_CON38
#define MT6368_PMIC_ACCDET_EINT_HWMODE_EN_MASK                    0x1
#define MT6368_PMIC_ACCDET_EINT_HWMODE_EN_SHIFT                   0
#define MT6368_PMIC_ACCDET_EINT_PLUG_OUT_BYPASS_DEB_ADDR          MT6368_ACCDET_CON38
#define MT6368_PMIC_ACCDET_EINT_PLUG_OUT_BYPASS_DEB_MASK          0x1
#define MT6368_PMIC_ACCDET_EINT_PLUG_OUT_BYPASS_DEB_SHIFT         1
#define MT6368_PMIC_ACCDET_EINT_M_PLUG_IN_EN_ADDR                 MT6368_ACCDET_CON38
#define MT6368_PMIC_ACCDET_EINT_M_PLUG_IN_EN_MASK                 0x1
#define MT6368_PMIC_ACCDET_EINT_M_PLUG_IN_EN_SHIFT                2
#define MT6368_PMIC_ACCDET_EINT_M_HWMODE_EN_ADDR                  MT6368_ACCDET_CON38
#define MT6368_PMIC_ACCDET_EINT_M_HWMODE_EN_MASK                  0x1
#define MT6368_PMIC_ACCDET_EINT_M_HWMODE_EN_SHIFT                 3
#define MT6368_PMIC_ACCDET_TEST_CMPEN_ADDR                        MT6368_ACCDET_CON39
#define MT6368_PMIC_ACCDET_TEST_CMPEN_MASK                        0x1
#define MT6368_PMIC_ACCDET_TEST_CMPEN_SHIFT                       0
#define MT6368_PMIC_ACCDET_TEST_VTHEN_ADDR                        MT6368_ACCDET_CON39
#define MT6368_PMIC_ACCDET_TEST_VTHEN_MASK                        0x1
#define MT6368_PMIC_ACCDET_TEST_VTHEN_SHIFT                       1
#define MT6368_PMIC_ACCDET_TEST_MBIASEN_ADDR                      MT6368_ACCDET_CON39
#define MT6368_PMIC_ACCDET_TEST_MBIASEN_MASK                      0x1
#define MT6368_PMIC_ACCDET_TEST_MBIASEN_SHIFT                     2
#define MT6368_PMIC_ACCDET_EINT_TEST_EN_ADDR                      MT6368_ACCDET_CON39
#define MT6368_PMIC_ACCDET_EINT_TEST_EN_MASK                      0x1
#define MT6368_PMIC_ACCDET_EINT_TEST_EN_SHIFT                     3
#define MT6368_PMIC_ACCDET_EINT_TEST_INVEN_ADDR                   MT6368_ACCDET_CON39
#define MT6368_PMIC_ACCDET_EINT_TEST_INVEN_MASK                   0x1
#define MT6368_PMIC_ACCDET_EINT_TEST_INVEN_SHIFT                  4
#define MT6368_PMIC_ACCDET_EINT_TEST_CMPEN_ADDR                   MT6368_ACCDET_CON39
#define MT6368_PMIC_ACCDET_EINT_TEST_CMPEN_MASK                   0x1
#define MT6368_PMIC_ACCDET_EINT_TEST_CMPEN_SHIFT                  5
#define MT6368_PMIC_ACCDET_EINT_TEST_CMPMEN_ADDR                  MT6368_ACCDET_CON39
#define MT6368_PMIC_ACCDET_EINT_TEST_CMPMEN_MASK                  0x1
#define MT6368_PMIC_ACCDET_EINT_TEST_CMPMEN_SHIFT                 6
#define MT6368_PMIC_ACCDET_EINT_TEST_CTURBO_ADDR                  MT6368_ACCDET_CON39
#define MT6368_PMIC_ACCDET_EINT_TEST_CTURBO_MASK                  0x1
#define MT6368_PMIC_ACCDET_EINT_TEST_CTURBO_SHIFT                 7
#define MT6368_PMIC_ACCDET_EINT_TEST_CEN_ADDR                     MT6368_ACCDET_CON40
#define MT6368_PMIC_ACCDET_EINT_TEST_CEN_MASK                     0x1
#define MT6368_PMIC_ACCDET_EINT_TEST_CEN_SHIFT                    0
#define MT6368_PMIC_ACCDET_TEST_B_ADDR                            MT6368_ACCDET_CON40
#define MT6368_PMIC_ACCDET_TEST_B_MASK                            0x1
#define MT6368_PMIC_ACCDET_TEST_B_SHIFT                           1
#define MT6368_PMIC_ACCDET_TEST_A_ADDR                            MT6368_ACCDET_CON40
#define MT6368_PMIC_ACCDET_TEST_A_MASK                            0x1
#define MT6368_PMIC_ACCDET_TEST_A_SHIFT                           2
#define MT6368_PMIC_ACCDET_EINT_TEST_CMPOUT_ADDR                  MT6368_ACCDET_CON40
#define MT6368_PMIC_ACCDET_EINT_TEST_CMPOUT_MASK                  0x1
#define MT6368_PMIC_ACCDET_EINT_TEST_CMPOUT_SHIFT                 3
#define MT6368_PMIC_ACCDET_EINT_TEST_CMPMOUT_ADDR                 MT6368_ACCDET_CON40
#define MT6368_PMIC_ACCDET_EINT_TEST_CMPMOUT_MASK                 0x1
#define MT6368_PMIC_ACCDET_EINT_TEST_CMPMOUT_SHIFT                4
#define MT6368_PMIC_ACCDET_EINT_TEST_INVOUT_ADDR                  MT6368_ACCDET_CON40
#define MT6368_PMIC_ACCDET_EINT_TEST_INVOUT_MASK                  0x1
#define MT6368_PMIC_ACCDET_EINT_TEST_INVOUT_SHIFT                 5
#define MT6368_PMIC_ACCDET_CMPEN_SEL_ADDR                         MT6368_ACCDET_CON41
#define MT6368_PMIC_ACCDET_CMPEN_SEL_MASK                         0x1
#define MT6368_PMIC_ACCDET_CMPEN_SEL_SHIFT                        0
#define MT6368_PMIC_ACCDET_VTHEN_SEL_ADDR                         MT6368_ACCDET_CON41
#define MT6368_PMIC_ACCDET_VTHEN_SEL_MASK                         0x1
#define MT6368_PMIC_ACCDET_VTHEN_SEL_SHIFT                        1
#define MT6368_PMIC_ACCDET_MBIASEN_SEL_ADDR                       MT6368_ACCDET_CON41
#define MT6368_PMIC_ACCDET_MBIASEN_SEL_MASK                       0x1
#define MT6368_PMIC_ACCDET_MBIASEN_SEL_SHIFT                      2
#define MT6368_PMIC_ACCDET_EINT_EN_SEL_ADDR                       MT6368_ACCDET_CON41
#define MT6368_PMIC_ACCDET_EINT_EN_SEL_MASK                       0x1
#define MT6368_PMIC_ACCDET_EINT_EN_SEL_SHIFT                      3
#define MT6368_PMIC_ACCDET_EINT_INVEN_SEL_ADDR                    MT6368_ACCDET_CON41
#define MT6368_PMIC_ACCDET_EINT_INVEN_SEL_MASK                    0x1
#define MT6368_PMIC_ACCDET_EINT_INVEN_SEL_SHIFT                   4
#define MT6368_PMIC_ACCDET_EINT_CMPEN_SEL_ADDR                    MT6368_ACCDET_CON41
#define MT6368_PMIC_ACCDET_EINT_CMPEN_SEL_MASK                    0x1
#define MT6368_PMIC_ACCDET_EINT_CMPEN_SEL_SHIFT                   5
#define MT6368_PMIC_ACCDET_EINT_CMPMEN_SEL_ADDR                   MT6368_ACCDET_CON41
#define MT6368_PMIC_ACCDET_EINT_CMPMEN_SEL_MASK                   0x1
#define MT6368_PMIC_ACCDET_EINT_CMPMEN_SEL_SHIFT                  6
#define MT6368_PMIC_ACCDET_EINT_CTURBO_SEL_ADDR                   MT6368_ACCDET_CON41
#define MT6368_PMIC_ACCDET_EINT_CTURBO_SEL_MASK                   0x1
#define MT6368_PMIC_ACCDET_EINT_CTURBO_SEL_SHIFT                  7
#define MT6368_PMIC_ACCDET_B_SEL_ADDR                             MT6368_ACCDET_CON42
#define MT6368_PMIC_ACCDET_B_SEL_MASK                             0x1
#define MT6368_PMIC_ACCDET_B_SEL_SHIFT                            1
#define MT6368_PMIC_ACCDET_A_SEL_ADDR                             MT6368_ACCDET_CON42
#define MT6368_PMIC_ACCDET_A_SEL_MASK                             0x1
#define MT6368_PMIC_ACCDET_A_SEL_SHIFT                            2
#define MT6368_PMIC_ACCDET_EINT_CMPOUT_SEL_ADDR                   MT6368_ACCDET_CON42
#define MT6368_PMIC_ACCDET_EINT_CMPOUT_SEL_MASK                   0x1
#define MT6368_PMIC_ACCDET_EINT_CMPOUT_SEL_SHIFT                  3
#define MT6368_PMIC_ACCDET_EINT_CMPMOUT_SEL_ADDR                  MT6368_ACCDET_CON42
#define MT6368_PMIC_ACCDET_EINT_CMPMOUT_SEL_MASK                  0x1
#define MT6368_PMIC_ACCDET_EINT_CMPMOUT_SEL_SHIFT                 4
#define MT6368_PMIC_ACCDET_EINT_INVOUT_SEL_ADDR                   MT6368_ACCDET_CON42
#define MT6368_PMIC_ACCDET_EINT_INVOUT_SEL_MASK                   0x1
#define MT6368_PMIC_ACCDET_EINT_INVOUT_SEL_SHIFT                  5
#define MT6368_PMIC_ACCDET_CMPEN_SW_ADDR                          MT6368_ACCDET_CON43
#define MT6368_PMIC_ACCDET_CMPEN_SW_MASK                          0x1
#define MT6368_PMIC_ACCDET_CMPEN_SW_SHIFT                         0
#define MT6368_PMIC_ACCDET_VTHEN_SW_ADDR                          MT6368_ACCDET_CON43
#define MT6368_PMIC_ACCDET_VTHEN_SW_MASK                          0x1
#define MT6368_PMIC_ACCDET_VTHEN_SW_SHIFT                         1
#define MT6368_PMIC_ACCDET_MBIASEN_SW_ADDR                        MT6368_ACCDET_CON43
#define MT6368_PMIC_ACCDET_MBIASEN_SW_MASK                        0x1
#define MT6368_PMIC_ACCDET_MBIASEN_SW_SHIFT                       2
#define MT6368_PMIC_ACCDET_EINT0_EN_SW_ADDR                       MT6368_ACCDET_CON43
#define MT6368_PMIC_ACCDET_EINT0_EN_SW_MASK                       0x1
#define MT6368_PMIC_ACCDET_EINT0_EN_SW_SHIFT                      3
#define MT6368_PMIC_ACCDET_EINT0_INVEN_SW_ADDR                    MT6368_ACCDET_CON43
#define MT6368_PMIC_ACCDET_EINT0_INVEN_SW_MASK                    0x1
#define MT6368_PMIC_ACCDET_EINT0_INVEN_SW_SHIFT                   4
#define MT6368_PMIC_ACCDET_EINT0_CMPEN_SW_ADDR                    MT6368_ACCDET_CON43
#define MT6368_PMIC_ACCDET_EINT0_CMPEN_SW_MASK                    0x1
#define MT6368_PMIC_ACCDET_EINT0_CMPEN_SW_SHIFT                   5
#define MT6368_PMIC_ACCDET_EINT0_CMPMEN_SW_ADDR                   MT6368_ACCDET_CON43
#define MT6368_PMIC_ACCDET_EINT0_CMPMEN_SW_MASK                   0x1
#define MT6368_PMIC_ACCDET_EINT0_CMPMEN_SW_SHIFT                  6
#define MT6368_PMIC_ACCDET_EINT0_CTURBO_SW_ADDR                   MT6368_ACCDET_CON43
#define MT6368_PMIC_ACCDET_EINT0_CTURBO_SW_MASK                   0x1
#define MT6368_PMIC_ACCDET_EINT0_CTURBO_SW_SHIFT                  7
#define MT6368_PMIC_ACCDET_EINT1_EN_SW_ADDR                       MT6368_ACCDET_CON44
#define MT6368_PMIC_ACCDET_EINT1_EN_SW_MASK                       0x1
#define MT6368_PMIC_ACCDET_EINT1_EN_SW_SHIFT                      0
#define MT6368_PMIC_ACCDET_EINT1_INVEN_SW_ADDR                    MT6368_ACCDET_CON44
#define MT6368_PMIC_ACCDET_EINT1_INVEN_SW_MASK                    0x1
#define MT6368_PMIC_ACCDET_EINT1_INVEN_SW_SHIFT                   1
#define MT6368_PMIC_ACCDET_EINT1_CMPEN_SW_ADDR                    MT6368_ACCDET_CON44
#define MT6368_PMIC_ACCDET_EINT1_CMPEN_SW_MASK                    0x1
#define MT6368_PMIC_ACCDET_EINT1_CMPEN_SW_SHIFT                   2
#define MT6368_PMIC_ACCDET_EINT1_CMPMEN_SW_ADDR                   MT6368_ACCDET_CON44
#define MT6368_PMIC_ACCDET_EINT1_CMPMEN_SW_MASK                   0x1
#define MT6368_PMIC_ACCDET_EINT1_CMPMEN_SW_SHIFT                  3
#define MT6368_PMIC_ACCDET_EINT1_CTURBO_SW_ADDR                   MT6368_ACCDET_CON44
#define MT6368_PMIC_ACCDET_EINT1_CTURBO_SW_MASK                   0x1
#define MT6368_PMIC_ACCDET_EINT1_CTURBO_SW_SHIFT                  4
#define MT6368_PMIC_ACCDET_B_SW_ADDR                              MT6368_ACCDET_CON45
#define MT6368_PMIC_ACCDET_B_SW_MASK                              0x1
#define MT6368_PMIC_ACCDET_B_SW_SHIFT                             0
#define MT6368_PMIC_ACCDET_A_SW_ADDR                              MT6368_ACCDET_CON45
#define MT6368_PMIC_ACCDET_A_SW_MASK                              0x1
#define MT6368_PMIC_ACCDET_A_SW_SHIFT                             1
#define MT6368_PMIC_ACCDET_EINT0_CMPOUT_SW_ADDR                   MT6368_ACCDET_CON45
#define MT6368_PMIC_ACCDET_EINT0_CMPOUT_SW_MASK                   0x1
#define MT6368_PMIC_ACCDET_EINT0_CMPOUT_SW_SHIFT                  2
#define MT6368_PMIC_ACCDET_EINT0_CMPMOUT_SW_ADDR                  MT6368_ACCDET_CON45
#define MT6368_PMIC_ACCDET_EINT0_CMPMOUT_SW_MASK                  0x1
#define MT6368_PMIC_ACCDET_EINT0_CMPMOUT_SW_SHIFT                 3
#define MT6368_PMIC_ACCDET_EINT0_INVOUT_SW_ADDR                   MT6368_ACCDET_CON45
#define MT6368_PMIC_ACCDET_EINT0_INVOUT_SW_MASK                   0x1
#define MT6368_PMIC_ACCDET_EINT0_INVOUT_SW_SHIFT                  4
#define MT6368_PMIC_ACCDET_EINT1_CMPOUT_SW_ADDR                   MT6368_ACCDET_CON45
#define MT6368_PMIC_ACCDET_EINT1_CMPOUT_SW_MASK                   0x1
#define MT6368_PMIC_ACCDET_EINT1_CMPOUT_SW_SHIFT                  5
#define MT6368_PMIC_ACCDET_EINT1_CMPMOUT_SW_ADDR                  MT6368_ACCDET_CON45
#define MT6368_PMIC_ACCDET_EINT1_CMPMOUT_SW_MASK                  0x1
#define MT6368_PMIC_ACCDET_EINT1_CMPMOUT_SW_SHIFT                 6
#define MT6368_PMIC_ACCDET_EINT1_INVOUT_SW_ADDR                   MT6368_ACCDET_CON45
#define MT6368_PMIC_ACCDET_EINT1_INVOUT_SW_MASK                   0x1
#define MT6368_PMIC_ACCDET_EINT1_INVOUT_SW_SHIFT                  7
#define MT6368_PMIC_AD_AUDACCDETCMPOB_ADDR                        MT6368_ACCDET_CON46
#define MT6368_PMIC_AD_AUDACCDETCMPOB_MASK                        0x1
#define MT6368_PMIC_AD_AUDACCDETCMPOB_SHIFT                       0
#define MT6368_PMIC_AD_AUDACCDETCMPOA_ADDR                        MT6368_ACCDET_CON46
#define MT6368_PMIC_AD_AUDACCDETCMPOA_MASK                        0x1
#define MT6368_PMIC_AD_AUDACCDETCMPOA_SHIFT                       1
#define MT6368_PMIC_ACCDET_CUR_IN_ADDR                            MT6368_ACCDET_CON46
#define MT6368_PMIC_ACCDET_CUR_IN_MASK                            0x3
#define MT6368_PMIC_ACCDET_CUR_IN_SHIFT                           2
#define MT6368_PMIC_ACCDET_SAM_IN_ADDR                            MT6368_ACCDET_CON46
#define MT6368_PMIC_ACCDET_SAM_IN_MASK                            0x3
#define MT6368_PMIC_ACCDET_SAM_IN_SHIFT                           4
#define MT6368_PMIC_ACCDET_MEM_IN_ADDR                            MT6368_ACCDET_CON46
#define MT6368_PMIC_ACCDET_MEM_IN_MASK                            0x3
#define MT6368_PMIC_ACCDET_MEM_IN_SHIFT                           6
#define MT6368_PMIC_ACCDET_STATE_ADDR                             MT6368_ACCDET_CON47
#define MT6368_PMIC_ACCDET_STATE_MASK                             0x7
#define MT6368_PMIC_ACCDET_STATE_SHIFT                            0
#define MT6368_PMIC_DA_AUDACCDETMBIASCLK_ADDR                     MT6368_ACCDET_CON47
#define MT6368_PMIC_DA_AUDACCDETMBIASCLK_MASK                     0x1
#define MT6368_PMIC_DA_AUDACCDETMBIASCLK_SHIFT                    4
#define MT6368_PMIC_DA_AUDACCDETVTHCLK_ADDR                       MT6368_ACCDET_CON47
#define MT6368_PMIC_DA_AUDACCDETVTHCLK_MASK                       0x1
#define MT6368_PMIC_DA_AUDACCDETVTHCLK_SHIFT                      5
#define MT6368_PMIC_DA_AUDACCDETCMPCLK_ADDR                       MT6368_ACCDET_CON47
#define MT6368_PMIC_DA_AUDACCDETCMPCLK_MASK                       0x1
#define MT6368_PMIC_DA_AUDACCDETCMPCLK_SHIFT                      6
#define MT6368_PMIC_DA_AUDACCDETAUXADCSWCTRL_ADDR                 MT6368_ACCDET_CON47
#define MT6368_PMIC_DA_AUDACCDETAUXADCSWCTRL_MASK                 0x1
#define MT6368_PMIC_DA_AUDACCDETAUXADCSWCTRL_SHIFT                7
#define MT6368_PMIC_AD_EINT0CMPMOUT_ADDR                          MT6368_ACCDET_CON48
#define MT6368_PMIC_AD_EINT0CMPMOUT_MASK                          0x1
#define MT6368_PMIC_AD_EINT0CMPMOUT_SHIFT                         0
#define MT6368_PMIC_AD_EINT0CMPOUT_ADDR                           MT6368_ACCDET_CON48
#define MT6368_PMIC_AD_EINT0CMPOUT_MASK                           0x1
#define MT6368_PMIC_AD_EINT0CMPOUT_SHIFT                          1
#define MT6368_PMIC_ACCDET_EINT0_CUR_IN_ADDR                      MT6368_ACCDET_CON48
#define MT6368_PMIC_ACCDET_EINT0_CUR_IN_MASK                      0x3
#define MT6368_PMIC_ACCDET_EINT0_CUR_IN_SHIFT                     2
#define MT6368_PMIC_ACCDET_EINT0_SAM_IN_ADDR                      MT6368_ACCDET_CON48
#define MT6368_PMIC_ACCDET_EINT0_SAM_IN_MASK                      0x3
#define MT6368_PMIC_ACCDET_EINT0_SAM_IN_SHIFT                     4
#define MT6368_PMIC_ACCDET_EINT0_MEM_IN_ADDR                      MT6368_ACCDET_CON48
#define MT6368_PMIC_ACCDET_EINT0_MEM_IN_MASK                      0x3
#define MT6368_PMIC_ACCDET_EINT0_MEM_IN_SHIFT                     6
#define MT6368_PMIC_ACCDET_EINT0_STATE_ADDR                       MT6368_ACCDET_CON49
#define MT6368_PMIC_ACCDET_EINT0_STATE_MASK                       0x7
#define MT6368_PMIC_ACCDET_EINT0_STATE_SHIFT                      0
#define MT6368_PMIC_DA_EINT0CMPEN_ADDR                            MT6368_ACCDET_CON49
#define MT6368_PMIC_DA_EINT0CMPEN_MASK                            0x1
#define MT6368_PMIC_DA_EINT0CMPEN_SHIFT                           5
#define MT6368_PMIC_DA_EINT0CMPMEN_ADDR                           MT6368_ACCDET_CON49
#define MT6368_PMIC_DA_EINT0CMPMEN_MASK                           0x1
#define MT6368_PMIC_DA_EINT0CMPMEN_SHIFT                          6
#define MT6368_PMIC_DA_EINT0CTURBO_ADDR                           MT6368_ACCDET_CON49
#define MT6368_PMIC_DA_EINT0CTURBO_MASK                           0x1
#define MT6368_PMIC_DA_EINT0CTURBO_SHIFT                          7
#define MT6368_PMIC_AD_EINT1CMPMOUT_ADDR                          MT6368_ACCDET_CON50
#define MT6368_PMIC_AD_EINT1CMPMOUT_MASK                          0x1
#define MT6368_PMIC_AD_EINT1CMPMOUT_SHIFT                         0
#define MT6368_PMIC_AD_EINT1CMPOUT_ADDR                           MT6368_ACCDET_CON50
#define MT6368_PMIC_AD_EINT1CMPOUT_MASK                           0x1
#define MT6368_PMIC_AD_EINT1CMPOUT_SHIFT                          1
#define MT6368_PMIC_ACCDET_EINT1_CUR_IN_ADDR                      MT6368_ACCDET_CON50
#define MT6368_PMIC_ACCDET_EINT1_CUR_IN_MASK                      0x3
#define MT6368_PMIC_ACCDET_EINT1_CUR_IN_SHIFT                     2
#define MT6368_PMIC_ACCDET_EINT1_SAM_IN_ADDR                      MT6368_ACCDET_CON50
#define MT6368_PMIC_ACCDET_EINT1_SAM_IN_MASK                      0x3
#define MT6368_PMIC_ACCDET_EINT1_SAM_IN_SHIFT                     4
#define MT6368_PMIC_ACCDET_EINT1_MEM_IN_ADDR                      MT6368_ACCDET_CON50
#define MT6368_PMIC_ACCDET_EINT1_MEM_IN_MASK                      0x3
#define MT6368_PMIC_ACCDET_EINT1_MEM_IN_SHIFT                     6
#define MT6368_PMIC_ACCDET_EINT1_STATE_ADDR                       MT6368_ACCDET_CON51
#define MT6368_PMIC_ACCDET_EINT1_STATE_MASK                       0x7
#define MT6368_PMIC_ACCDET_EINT1_STATE_SHIFT                      0
#define MT6368_PMIC_DA_EINT1CMPEN_ADDR                            MT6368_ACCDET_CON51
#define MT6368_PMIC_DA_EINT1CMPEN_MASK                            0x1
#define MT6368_PMIC_DA_EINT1CMPEN_SHIFT                           5
#define MT6368_PMIC_DA_EINT1CMPMEN_ADDR                           MT6368_ACCDET_CON51
#define MT6368_PMIC_DA_EINT1CMPMEN_MASK                           0x1
#define MT6368_PMIC_DA_EINT1CMPMEN_SHIFT                          6
#define MT6368_PMIC_DA_EINT1CTURBO_ADDR                           MT6368_ACCDET_CON51
#define MT6368_PMIC_DA_EINT1CTURBO_MASK                           0x1
#define MT6368_PMIC_DA_EINT1CTURBO_SHIFT                          7
#define MT6368_PMIC_AD_EINT0INVOUT_ADDR                           MT6368_ACCDET_CON52
#define MT6368_PMIC_AD_EINT0INVOUT_MASK                           0x1
#define MT6368_PMIC_AD_EINT0INVOUT_SHIFT                          0
#define MT6368_PMIC_ACCDET_EINT0_INVERTER_CUR_IN_ADDR             MT6368_ACCDET_CON52
#define MT6368_PMIC_ACCDET_EINT0_INVERTER_CUR_IN_MASK             0x1
#define MT6368_PMIC_ACCDET_EINT0_INVERTER_CUR_IN_SHIFT            1
#define MT6368_PMIC_ACCDET_EINT0_INVERTER_SAM_IN_ADDR             MT6368_ACCDET_CON52
#define MT6368_PMIC_ACCDET_EINT0_INVERTER_SAM_IN_MASK             0x1
#define MT6368_PMIC_ACCDET_EINT0_INVERTER_SAM_IN_SHIFT            2
#define MT6368_PMIC_ACCDET_EINT0_INVERTER_MEM_IN_ADDR             MT6368_ACCDET_CON52
#define MT6368_PMIC_ACCDET_EINT0_INVERTER_MEM_IN_MASK             0x1
#define MT6368_PMIC_ACCDET_EINT0_INVERTER_MEM_IN_SHIFT            3
#define MT6368_PMIC_ACCDET_EINT0_INVERTER_STATE_ADDR              MT6368_ACCDET_CON53
#define MT6368_PMIC_ACCDET_EINT0_INVERTER_STATE_MASK              0x7
#define MT6368_PMIC_ACCDET_EINT0_INVERTER_STATE_SHIFT             0
#define MT6368_PMIC_DA_EINT0EN_ADDR                               MT6368_ACCDET_CON53
#define MT6368_PMIC_DA_EINT0EN_MASK                               0x1
#define MT6368_PMIC_DA_EINT0EN_SHIFT                              4
#define MT6368_PMIC_DA_EINT0INVEN_ADDR                            MT6368_ACCDET_CON53
#define MT6368_PMIC_DA_EINT0INVEN_MASK                            0x1
#define MT6368_PMIC_DA_EINT0INVEN_SHIFT                           5
#define MT6368_PMIC_DA_EINT0CEN_ADDR                              MT6368_ACCDET_CON53
#define MT6368_PMIC_DA_EINT0CEN_MASK                              0x1
#define MT6368_PMIC_DA_EINT0CEN_SHIFT                             6
#define MT6368_PMIC_AD_EINT1INVOUT_ADDR                           MT6368_ACCDET_CON54
#define MT6368_PMIC_AD_EINT1INVOUT_MASK                           0x1
#define MT6368_PMIC_AD_EINT1INVOUT_SHIFT                          0
#define MT6368_PMIC_ACCDET_EINT1_INVERTER_CUR_IN_ADDR             MT6368_ACCDET_CON54
#define MT6368_PMIC_ACCDET_EINT1_INVERTER_CUR_IN_MASK             0x1
#define MT6368_PMIC_ACCDET_EINT1_INVERTER_CUR_IN_SHIFT            1
#define MT6368_PMIC_ACCDET_EINT1_INVERTER_SAM_IN_ADDR             MT6368_ACCDET_CON54
#define MT6368_PMIC_ACCDET_EINT1_INVERTER_SAM_IN_MASK             0x1
#define MT6368_PMIC_ACCDET_EINT1_INVERTER_SAM_IN_SHIFT            2
#define MT6368_PMIC_ACCDET_EINT1_INVERTER_MEM_IN_ADDR             MT6368_ACCDET_CON54
#define MT6368_PMIC_ACCDET_EINT1_INVERTER_MEM_IN_MASK             0x1
#define MT6368_PMIC_ACCDET_EINT1_INVERTER_MEM_IN_SHIFT            3
#define MT6368_PMIC_ACCDET_EINT1_INVERTER_STATE_ADDR              MT6368_ACCDET_CON55
#define MT6368_PMIC_ACCDET_EINT1_INVERTER_STATE_MASK              0x7
#define MT6368_PMIC_ACCDET_EINT1_INVERTER_STATE_SHIFT             0
#define MT6368_PMIC_DA_EINT1EN_ADDR                               MT6368_ACCDET_CON55
#define MT6368_PMIC_DA_EINT1EN_MASK                               0x1
#define MT6368_PMIC_DA_EINT1EN_SHIFT                              4
#define MT6368_PMIC_DA_EINT1INVEN_ADDR                            MT6368_ACCDET_CON55
#define MT6368_PMIC_DA_EINT1INVEN_MASK                            0x1
#define MT6368_PMIC_DA_EINT1INVEN_SHIFT                           5
#define MT6368_PMIC_DA_EINT1CEN_ADDR                              MT6368_ACCDET_CON55
#define MT6368_PMIC_DA_EINT1CEN_MASK                              0x1
#define MT6368_PMIC_DA_EINT1CEN_SHIFT                             6
#define MT6368_PMIC_ACCDET_EN_ADDR                                MT6368_ACCDET_CON56
#define MT6368_PMIC_ACCDET_EN_MASK                                0x1
#define MT6368_PMIC_ACCDET_EN_SHIFT                               0
#define MT6368_PMIC_ACCDET_EINT0_EN_ADDR                          MT6368_ACCDET_CON56
#define MT6368_PMIC_ACCDET_EINT0_EN_MASK                          0x1
#define MT6368_PMIC_ACCDET_EINT0_EN_SHIFT                         1
#define MT6368_PMIC_ACCDET_EINT1_EN_ADDR                          MT6368_ACCDET_CON56
#define MT6368_PMIC_ACCDET_EINT1_EN_MASK                          0x1
#define MT6368_PMIC_ACCDET_EINT1_EN_SHIFT                         2
#define MT6368_PMIC_ACCDET_EINT0_M_EN_ADDR                        MT6368_ACCDET_CON56
#define MT6368_PMIC_ACCDET_EINT0_M_EN_MASK                        0x1
#define MT6368_PMIC_ACCDET_EINT0_M_EN_SHIFT                       3
#define MT6368_PMIC_ACCDET_EINT0_DETECT_MOISTURE_ADDR             MT6368_ACCDET_CON56
#define MT6368_PMIC_ACCDET_EINT0_DETECT_MOISTURE_MASK             0x1
#define MT6368_PMIC_ACCDET_EINT0_DETECT_MOISTURE_SHIFT            4
#define MT6368_PMIC_ACCDET_EINT0_PLUG_IN_ADDR                     MT6368_ACCDET_CON56
#define MT6368_PMIC_ACCDET_EINT0_PLUG_IN_MASK                     0x1
#define MT6368_PMIC_ACCDET_EINT0_PLUG_IN_SHIFT                    5
#define MT6368_PMIC_ACCDET_EINT0_M_PLUG_IN_ADDR                   MT6368_ACCDET_CON56
#define MT6368_PMIC_ACCDET_EINT0_M_PLUG_IN_MASK                   0x1
#define MT6368_PMIC_ACCDET_EINT0_M_PLUG_IN_SHIFT                  6
#define MT6368_PMIC_ACCDET_EINT1_M_EN_ADDR                        MT6368_ACCDET_CON56
#define MT6368_PMIC_ACCDET_EINT1_M_EN_MASK                        0x1
#define MT6368_PMIC_ACCDET_EINT1_M_EN_SHIFT                       7
#define MT6368_PMIC_ACCDET_EINT1_DETECT_MOISTURE_ADDR             MT6368_ACCDET_CON57
#define MT6368_PMIC_ACCDET_EINT1_DETECT_MOISTURE_MASK             0x1
#define MT6368_PMIC_ACCDET_EINT1_DETECT_MOISTURE_SHIFT            0
#define MT6368_PMIC_ACCDET_EINT1_PLUG_IN_ADDR                     MT6368_ACCDET_CON57
#define MT6368_PMIC_ACCDET_EINT1_PLUG_IN_MASK                     0x1
#define MT6368_PMIC_ACCDET_EINT1_PLUG_IN_SHIFT                    1
#define MT6368_PMIC_ACCDET_EINT1_M_PLUG_IN_ADDR                   MT6368_ACCDET_CON57
#define MT6368_PMIC_ACCDET_EINT1_M_PLUG_IN_MASK                   0x1
#define MT6368_PMIC_ACCDET_EINT1_M_PLUG_IN_SHIFT                  2
#define MT6368_PMIC_ACCDET_CUR_DEB_L_ADDR                         MT6368_ACCDET_CON58
#define MT6368_PMIC_ACCDET_CUR_DEB_L_MASK                         0xFF
#define MT6368_PMIC_ACCDET_CUR_DEB_L_SHIFT                        0
#define MT6368_PMIC_ACCDET_CUR_DEB_H_ADDR                         MT6368_ACCDET_CON59
#define MT6368_PMIC_ACCDET_CUR_DEB_H_MASK                         0xFF
#define MT6368_PMIC_ACCDET_CUR_DEB_H_SHIFT                        0
#define MT6368_PMIC_ACCDET_EINT0_CUR_DEB_L_ADDR                   MT6368_ACCDET_CON60
#define MT6368_PMIC_ACCDET_EINT0_CUR_DEB_L_MASK                   0xFF
#define MT6368_PMIC_ACCDET_EINT0_CUR_DEB_L_SHIFT                  0
#define MT6368_PMIC_ACCDET_EINT0_CUR_DEB_H_ADDR                   MT6368_ACCDET_CON61
#define MT6368_PMIC_ACCDET_EINT0_CUR_DEB_H_MASK                   0x7F
#define MT6368_PMIC_ACCDET_EINT0_CUR_DEB_H_SHIFT                  0
#define MT6368_PMIC_ACCDET_EINT1_CUR_DEB_L_ADDR                   MT6368_ACCDET_CON62
#define MT6368_PMIC_ACCDET_EINT1_CUR_DEB_L_MASK                   0xFF
#define MT6368_PMIC_ACCDET_EINT1_CUR_DEB_L_SHIFT                  0
#define MT6368_PMIC_ACCDET_EINT1_CUR_DEB_H_ADDR                   MT6368_ACCDET_CON63
#define MT6368_PMIC_ACCDET_EINT1_CUR_DEB_H_MASK                   0x7F
#define MT6368_PMIC_ACCDET_EINT1_CUR_DEB_H_SHIFT                  0
#define MT6368_PMIC_ACCDET_EINT0_INVERTER_CUR_DEB_L_ADDR          MT6368_ACCDET_CON64
#define MT6368_PMIC_ACCDET_EINT0_INVERTER_CUR_DEB_L_MASK          0xFF
#define MT6368_PMIC_ACCDET_EINT0_INVERTER_CUR_DEB_L_SHIFT         0
#define MT6368_PMIC_ACCDET_EINT0_INVERTER_CUR_DEB_H_ADDR          MT6368_ACCDET_CON65
#define MT6368_PMIC_ACCDET_EINT0_INVERTER_CUR_DEB_H_MASK          0x7F
#define MT6368_PMIC_ACCDET_EINT0_INVERTER_CUR_DEB_H_SHIFT         0
#define MT6368_PMIC_ACCDET_EINT1_INVERTER_CUR_DEB_L_ADDR          MT6368_ACCDET_CON66
#define MT6368_PMIC_ACCDET_EINT1_INVERTER_CUR_DEB_L_MASK          0xFF
#define MT6368_PMIC_ACCDET_EINT1_INVERTER_CUR_DEB_L_SHIFT         0
#define MT6368_PMIC_ACCDET_EINT1_INVERTER_CUR_DEB_H_ADDR          MT6368_ACCDET_CON67
#define MT6368_PMIC_ACCDET_EINT1_INVERTER_CUR_DEB_H_MASK          0x7F
#define MT6368_PMIC_ACCDET_EINT1_INVERTER_CUR_DEB_H_SHIFT         0
#define MT6368_PMIC_AD_AUDACCDETCMPOB_MON_ADDR                    MT6368_ACCDET_CON68
#define MT6368_PMIC_AD_AUDACCDETCMPOB_MON_MASK                    0x1
#define MT6368_PMIC_AD_AUDACCDETCMPOB_MON_SHIFT                   0
#define MT6368_PMIC_AD_AUDACCDETCMPOA_MON_ADDR                    MT6368_ACCDET_CON68
#define MT6368_PMIC_AD_AUDACCDETCMPOA_MON_MASK                    0x1
#define MT6368_PMIC_AD_AUDACCDETCMPOA_MON_SHIFT                   1
#define MT6368_PMIC_AD_EINT0CMPMOUT_MON_ADDR                      MT6368_ACCDET_CON68
#define MT6368_PMIC_AD_EINT0CMPMOUT_MON_MASK                      0x1
#define MT6368_PMIC_AD_EINT0CMPMOUT_MON_SHIFT                     2
#define MT6368_PMIC_AD_EINT0CMPOUT_MON_ADDR                       MT6368_ACCDET_CON68
#define MT6368_PMIC_AD_EINT0CMPOUT_MON_MASK                       0x1
#define MT6368_PMIC_AD_EINT0CMPOUT_MON_SHIFT                      3
#define MT6368_PMIC_AD_EINT0INVOUT_MON_ADDR                       MT6368_ACCDET_CON68
#define MT6368_PMIC_AD_EINT0INVOUT_MON_MASK                       0x1
#define MT6368_PMIC_AD_EINT0INVOUT_MON_SHIFT                      4
#define MT6368_PMIC_AD_EINT1CMPMOUT_MON_ADDR                      MT6368_ACCDET_CON68
#define MT6368_PMIC_AD_EINT1CMPMOUT_MON_MASK                      0x1
#define MT6368_PMIC_AD_EINT1CMPMOUT_MON_SHIFT                     5
#define MT6368_PMIC_AD_EINT1CMPOUT_MON_ADDR                       MT6368_ACCDET_CON68
#define MT6368_PMIC_AD_EINT1CMPOUT_MON_MASK                       0x1
#define MT6368_PMIC_AD_EINT1CMPOUT_MON_SHIFT                      6
#define MT6368_PMIC_AD_EINT1INVOUT_MON_ADDR                       MT6368_ACCDET_CON68
#define MT6368_PMIC_AD_EINT1INVOUT_MON_MASK                       0x1
#define MT6368_PMIC_AD_EINT1INVOUT_MON_SHIFT                      7
#define MT6368_PMIC_DA_AUDACCDETCMPCLK_MON_ADDR                   MT6368_ACCDET_CON69
#define MT6368_PMIC_DA_AUDACCDETCMPCLK_MON_MASK                   0x1
#define MT6368_PMIC_DA_AUDACCDETCMPCLK_MON_SHIFT                  0
#define MT6368_PMIC_DA_AUDACCDETVTHCLK_MON_ADDR                   MT6368_ACCDET_CON69
#define MT6368_PMIC_DA_AUDACCDETVTHCLK_MON_MASK                   0x1
#define MT6368_PMIC_DA_AUDACCDETVTHCLK_MON_SHIFT                  1
#define MT6368_PMIC_DA_AUDACCDETMBIASCLK_MON_ADDR                 MT6368_ACCDET_CON69
#define MT6368_PMIC_DA_AUDACCDETMBIASCLK_MON_MASK                 0x1
#define MT6368_PMIC_DA_AUDACCDETMBIASCLK_MON_SHIFT                2
#define MT6368_PMIC_DA_AUDACCDETAUXADCSWCTRL_MON_ADDR             MT6368_ACCDET_CON69
#define MT6368_PMIC_DA_AUDACCDETAUXADCSWCTRL_MON_MASK             0x1
#define MT6368_PMIC_DA_AUDACCDETAUXADCSWCTRL_MON_SHIFT            3
#define MT6368_PMIC_DA_EINT0CTURBO_MON_ADDR                       MT6368_ACCDET_CON70
#define MT6368_PMIC_DA_EINT0CTURBO_MON_MASK                       0x1
#define MT6368_PMIC_DA_EINT0CTURBO_MON_SHIFT                      0
#define MT6368_PMIC_DA_EINT0CMPMEN_MON_ADDR                       MT6368_ACCDET_CON70
#define MT6368_PMIC_DA_EINT0CMPMEN_MON_MASK                       0x1
#define MT6368_PMIC_DA_EINT0CMPMEN_MON_SHIFT                      1
#define MT6368_PMIC_DA_EINT0CMPEN_MON_ADDR                        MT6368_ACCDET_CON70
#define MT6368_PMIC_DA_EINT0CMPEN_MON_MASK                        0x1
#define MT6368_PMIC_DA_EINT0CMPEN_MON_SHIFT                       2
#define MT6368_PMIC_DA_EINT0INVEN_MON_ADDR                        MT6368_ACCDET_CON70
#define MT6368_PMIC_DA_EINT0INVEN_MON_MASK                        0x1
#define MT6368_PMIC_DA_EINT0INVEN_MON_SHIFT                       3
#define MT6368_PMIC_DA_EINT0CEN_MON_ADDR                          MT6368_ACCDET_CON70
#define MT6368_PMIC_DA_EINT0CEN_MON_MASK                          0x1
#define MT6368_PMIC_DA_EINT0CEN_MON_SHIFT                         4
#define MT6368_PMIC_DA_EINT0EN_MON_ADDR                           MT6368_ACCDET_CON70
#define MT6368_PMIC_DA_EINT0EN_MON_MASK                           0x1
#define MT6368_PMIC_DA_EINT0EN_MON_SHIFT                          5
#define MT6368_PMIC_DA_EINT1CTURBO_MON_ADDR                       MT6368_ACCDET_CON71
#define MT6368_PMIC_DA_EINT1CTURBO_MON_MASK                       0x1
#define MT6368_PMIC_DA_EINT1CTURBO_MON_SHIFT                      0
#define MT6368_PMIC_DA_EINT1CMPMEN_MON_ADDR                       MT6368_ACCDET_CON71
#define MT6368_PMIC_DA_EINT1CMPMEN_MON_MASK                       0x1
#define MT6368_PMIC_DA_EINT1CMPMEN_MON_SHIFT                      1
#define MT6368_PMIC_DA_EINT1CMPEN_MON_ADDR                        MT6368_ACCDET_CON71
#define MT6368_PMIC_DA_EINT1CMPEN_MON_MASK                        0x1
#define MT6368_PMIC_DA_EINT1CMPEN_MON_SHIFT                       2
#define MT6368_PMIC_DA_EINT1INVEN_MON_ADDR                        MT6368_ACCDET_CON71
#define MT6368_PMIC_DA_EINT1INVEN_MON_MASK                        0x1
#define MT6368_PMIC_DA_EINT1INVEN_MON_SHIFT                       3
#define MT6368_PMIC_DA_EINT1CEN_MON_ADDR                          MT6368_ACCDET_CON71
#define MT6368_PMIC_DA_EINT1CEN_MON_MASK                          0x1
#define MT6368_PMIC_DA_EINT1CEN_MON_SHIFT                         4
#define MT6368_PMIC_DA_EINT1EN_MON_ADDR                           MT6368_ACCDET_CON71
#define MT6368_PMIC_DA_EINT1EN_MON_MASK                           0x1
#define MT6368_PMIC_DA_EINT1EN_MON_SHIFT                          5
#define MT6368_PMIC_ACCDET_EINT0_M_PLUG_IN_COUNT_ADDR             MT6368_ACCDET_CON72
#define MT6368_PMIC_ACCDET_EINT0_M_PLUG_IN_COUNT_MASK             0x7
#define MT6368_PMIC_ACCDET_EINT0_M_PLUG_IN_COUNT_SHIFT            0
#define MT6368_PMIC_ACCDET_EINT1_M_PLUG_IN_COUNT_ADDR             MT6368_ACCDET_CON72
#define MT6368_PMIC_ACCDET_EINT1_M_PLUG_IN_COUNT_MASK             0x7
#define MT6368_PMIC_ACCDET_EINT1_M_PLUG_IN_COUNT_SHIFT            4
#define MT6368_PMIC_ACCDET_MON_FLAG_EN_ADDR                       MT6368_ACCDET_CON73
#define MT6368_PMIC_ACCDET_MON_FLAG_EN_MASK                       0x1
#define MT6368_PMIC_ACCDET_MON_FLAG_EN_SHIFT                      0
#define MT6368_PMIC_ACCDET_MON_FLAG_SEL_ADDR                      MT6368_ACCDET_CON73
#define MT6368_PMIC_ACCDET_MON_FLAG_SEL_MASK                      0xF
#define MT6368_PMIC_ACCDET_MON_FLAG_SEL_SHIFT                     4

#endif		/* _MT_PMIC_UPMU_HW_MT6368_H_ */
