# Microsemi Physical design constraints file

# Version: v11.5 SP3 11.5.3.10

# Design Name: mss_top 

# Input Netlist Format: EDIF 

# Family: SmartFusion2 , Die: M2S010 , Package: 144 TQ , Speed grade: STD 

# Date generated: Sun Feb 14 22:35:06 2016 


#
# I/O constraints
#

set_io COREI2C_0_0_SCL_IO -DIRECTION INOUT -pinname 94 -fixed no
set_io COREI2C_0_0_SDA_IO -DIRECTION INOUT -pinname 91 -fixed no
set_io RX -DIRECTION INPUT -pinname 1 -fixed no
set_io RX2 -DIRECTION INPUT -pinname 47 -fixed no
set_io TX -DIRECTION OUTPUT -pinname 2 -fixed no
set_io TX2 -DIRECTION OUTPUT -pinname 49 -fixed no
set_io pwm_out_1 -DIRECTION OUTPUT -pinname 83 -fixed no
set_io pwm_out_2 -DIRECTION OUTPUT -pinname 43 -fixed no
set_io pwm_out_3 -DIRECTION OUTPUT -pinname 101 -fixed no
set_io pwm_out_4 -DIRECTION OUTPUT -pinname 3 -fixed no

#
# Core cell constraints
#

set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2 -fixed no 349 42
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/counter\[2\] -fixed no 278 61
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/wr_pointer\[1\] -fixed no 205 64
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/xmit_sel.tx_xhdl2_1_7_i_m2_i_m2_am -fixed no 169 60
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNI6IPB1\[2\] -fixed no 378 36
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state\[0\] -fixed no 163 64
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/adrcompen_RNIP2L52 -fixed no 359 60
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_lm_0\[14\] -fixed no 348 84
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/rd_pointer\[0\] -fixed no 140 70
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/adrcomp_2_sqmuxa_i_a4_3 -fixed no 342 48
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/SCLI_ff_reg_RNO\[2\] -fixed no 322 63
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_xhdl2_1_7_i_m2_i_m2_bm_1_1 -fixed no 140 63
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serSTA_WRITE_PROC.sersta_32_0_0_o2_RNIDPO72\[1\] -fixed no 353 60
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/receive_count\[0\] -fixed no 258 61
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/wr_pointer\[0\] -fixed no 275 64
set_location mss_top_sb_0/CoreUARTapb_1_0/p_NxtPrdataComb.nxtprdata_xhdl7_1_6_0_0\[6\] -fixed no 293 42
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO_5\[1\] -fixed no 372 27
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmmod_ns_i_a4_1_0\[2\] -fixed no 294 60
set_location mss_top_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1 -fixed no 303 73
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[124\] -fixed no 370 31
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_a2_2\[2\] -fixed no 328 39
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[110\] -fixed no 355 43
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_shift\[2\] -fixed no 278 70
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/xmit_cntr\[3\] -fixed no 193 43
set_location mss_top_sb_0/corepwm_0_0/PWM_STRETCH\[0\] -fixed no 334 40
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_0\[7\] -fixed no 333 36
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[37\] -fixed no 361 43
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta_RNIFRE8\[0\] -fixed no 355 57
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg\[4\] -fixed no 281 37
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[46\] -fixed no 355 40
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serCON_WRITE_PROC.sercon_9\[3\] -fixed no 325 60
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/SDAO_int_RNIVKBB -fixed no 371 57
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_bit_cnt_RNO\[2\] -fixed no 269 63
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/UG09.make_baud_cntr_one.un1_baud_cntr_i_o4_7 -fixed no 194 39
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/tx_byte\[4\] -fixed no 174 61
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr\[2\] -fixed no 165 70
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg\[0\] -fixed no 233 61
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/xmit_cntr\[2\] -fixed no 198 43
set_location mss_top_sb_0/CORERESETP_0/RESET_N_M2F_clk_base -fixed no 291 73
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_e_1_1 -fixed no 346 36
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/un1_serdat_2_sqmuxa_1_a0 -fixed no 324 48
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/adrcomp_2_sqmuxa_i_o2_1_RNO_0 -fixed no 366 57
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta_RNI8RDG\[1\] -fixed no 369 66
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNI83HG\[2\] -fixed no 349 36
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/data_out_xhdl1\[5\] -fixed no 287 64
set_location mss_top_sb_0/CoreUARTapb_1_0/p_NxtPrdataComb.nxtprdata_xhdl7_1_6_0_0_0\[7\] -fixed no 290 42
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_a2_4_0\[0\] -fixed no 318 39
set_location mss_top_sb_0/CoreUARTapb_0_0/p_NxtPrdataComb.nxtprdata_xhdl7_1_6_0_a2_5\[4\] -fixed no 285 36
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsync_ns_i_a3_1\[6\] -fixed no 307 66
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FRAMESYNC_WRITE_PROC.framesync_7_enl_bm\[3\] -fixed no 339 57
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt_RNO\[1\] -fixed no 169 30
set_location mss_top_sb_0/CoreUARTapb_1_0/controlReg2\[7\] -fixed no 297 43
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[22\] -fixed no 361 82
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO_10\[4\] -fixed no 321 33
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[67\] -fixed no 327 46
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FRAMESYNC_WRITE_PROC.framesync_7\[0\] -fixed no 325 57
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNILL401\[2\] -fixed no 363 36
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_RNII3Q11\[17\] -fixed no 371 81
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/PCLK_count1\[2\] -fixed no 319 52
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serDAT_WRITE_PROC.bsd7_tmp_6_RNO_0 -fixed no 332 51
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FSMSYNC_SYNC_PROC.un135_ens1_1 -fixed no 348 66
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr_lm_0\[2\] -fixed no 212 39
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte\[0\] -fixed no 142 64
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsync_RNO\[3\] -fixed no 307 63
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/samples\[2\] -fixed no 271 61
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/make_xmit_clock.xmit_cntr_3_1.N_1474_i_i -fixed no 173 72
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/receive_shift.rx_shift_12\[3\] -fixed no 279 69
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_byte_xhdl5\[2\] -fixed no 286 70
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_1_0\[5\] -fixed no 336 42
set_location mss_top_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1 -fixed no 302 73
set_location mss_top_sb_0/CoreUARTapb_0_0/controlReg1\[7\] -fixed no 288 37
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/rd_pointer\[2\] -fixed no 134 70
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_lm_0\[29\] -fixed no 378 87
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr_one -fixed no 192 40
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/un1_serdat_2_sqmuxa_1_0 -fixed no 327 48
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta_RNO_2\[2\] -fixed no 346 60
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[50\] -fixed no 368 40
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[31\] -fixed no 361 85
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/PCLKint_ff -fixed no 302 61
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_3\[0\] -fixed no 333 39
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[15\] -fixed no 354 37
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmmod\[4\] -fixed no 289 61
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO_5\[3\] -fixed no 323 30
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[17\] -fixed no 363 82
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[3\] -fixed no 352 31
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/rx_dout_reg_empty_RNI3FL71 -fixed no 286 57
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/xmit_sel.tx_xhdl2_1_7_i_m2_i_m2_bm -fixed no 168 60
set_location mss_top_sb_0/CoreUARTapb_1_0/controlReg1\[1\] -fixed no 277 46
set_location mss_top_sb_0/CoreUARTapb_0_0/p_NxtPrdataComb.nxtprdata_xhdl7_1_6_0_0_0\[7\] -fixed no 288 36
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmdet\[6\] -fixed no 306 64
set_location mss_top_sb_0/CoreUARTapb_1_0/controlReg1\[7\] -fixed no 290 43
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PSELSBUS_0_a2_0_0_RNIDM8T\[1\] -fixed no 329 36
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/SCLI_ff_reg_RNO\[1\] -fixed no 314 63
set_location mss_top_sb_0/CoreUARTapb_0_0/UG08.p_CtrlReg3Seq.un21_psel_0_a2_0_a2 -fixed no 278 42
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/fifo_write_xhdl6 -fixed no 169 37
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmmod\[5\] -fixed no 319 64
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_lm_0\[20\] -fixed no 364 84
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/rd_pointer\[4\] -fixed no 196 64
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmmod_ns_i_0_i\[6\] -fixed no 291 60
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_bit_sel_RNO\[1\] -fixed no 133 63
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[28\] -fixed no 366 85
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr_lm_0\[1\] -fixed no 193 39
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_lm_0\[10\] -fixed no 323 24
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/SDAO_int_RNO_3 -fixed no 317 57
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[0\] -fixed no 376 34
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FSMSTA_SYNC_PROC.fsmsta_8_1_iv_RNO_2\[4\] -fixed no 366 63
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr_lm_0\[10\] -fixed no 164 75
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[80\] -fixed no 352 37
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_lm_0\[8\] -fixed no 359 81
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/framing_error_int -fixed no 164 34
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/data_out_xhdl1_0_sqmuxa -fixed no 273 63
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/data_out_xhdl1\[7\] -fixed no 189 61
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_5\[2\] -fixed no 324 39
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_a2_16_RNITN681\[0\] -fixed no 366 36
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta_nxt_cnst_i_0_0_a2_1_0\[0\] -fixed no 370 63
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/framing_error_int_0_sqmuxa_0_a2 -fixed no 266 60
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_enable_reg1\[3\] -fixed no 302 43
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/stop_strobe_i -fixed no 268 61
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[17\] -fixed no 337 28
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[36\] -fixed no 348 43
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNI5HPB1\[2\] -fixed no 356 36
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/xmit_cntr\[2\] -fixed no 168 73
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FSMSTA_SYNC_PROC.fsmsta_8_0_iv_0_RNO_1\[1\] -fixed no 358 60
set_location mss_top_sb_0/CoreUARTapb_1_0/controlReg2\[0\] -fixed no 289 46
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/rx_state_RNO\[0\] -fixed no 284 57
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[126\] -fixed no 316 31
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsync_RNO\[4\] -fixed no 304 66
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m1_e_19_2_1 -fixed no 338 45
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmmod_ns_0_o3\[3\] -fixed no 348 57
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/un9_clear_overflow_0_0_a2 -fixed no 182 36
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FSMSTA_SYNC_PROC.fsmsta_8_0_iv_3_RNO\[1\] -fixed no 347 60
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[43\] -fixed no 348 37
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/wr_pointer\[2\] -fixed no 278 64
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/xmit_cntr\[0\] -fixed no 174 73
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_bit_sel_RNO\[3\] -fixed no 141 63
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/rx_state\[1\] -fixed no 230 37
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m1_e_0 -fixed no 345 42
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta\[4\] -fixed no 338 64
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[1\] -fixed no 351 31
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[12\] -fixed no 371 43
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/receive_shift.rx_bit_cnt_4_i_o2\[2\] -fixed no 267 63
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO\[2\] -fixed no 372 30
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNI1FRB1\[2\] -fixed no 388 39
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_a2\[3\] -fixed no 359 36
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmmod_ns_0_0_a4_2\[3\] -fixed no 304 57
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rcv_cnt.receive_count_3_i_a2\[3\] -fixed no 271 60
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/rx_state_ns_0_x3_i_x2_i_x2\[1\] -fixed no 279 57
set_location mss_top_sb_0/CoreUARTapb_1_0/p_CtrlReg1Seq.un5_psel_0_a2_0_a2 -fixed no 288 42
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/PCLK_count2_ov -fixed no 303 52
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serdat\[6\] -fixed no 334 49
set_location mss_top_sb_0/CoreUARTapb_0_0/controlReg2\[5\] -fixed no 291 37
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/un1_counter_0_sqmuxa_0_x2_i_o2_0_x\[6\] -fixed no 284 60
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_lm_0\[12\] -fixed no 358 84
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/UG09.make_baud_cntr_one.un1_baud_cntr_i_o4_6 -fixed no 199 36
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_RNO\[0\] -fixed no 163 63
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/ack -fixed no 330 49
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_lm_0\[31\] -fixed no 361 84
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/un1_counter_0_sqmuxa_0_x2_i_o2_0_3_RNIET2E\[6\] -fixed no 185 36
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/fifo_write_xhdl6_RNO -fixed no 169 36
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_lm_0\[20\] -fixed no 339 24
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[66\] -fixed no 315 31
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO_9\[2\] -fixed no 369 33
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/xmit_state_ns_i_0_0_a2_0\[3\] -fixed no 184 60
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/read_n_hold -fixed no 155 67
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO_0\[4\] -fixed no 314 33
set_location mss_top_sb_0/CoreUARTapb_0_0_intr_or_2 -fixed no 272 39
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_shift.rx_shift_12\[3\] -fixed no 157 15
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta\[3\] -fixed no 339 64
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_lm_0\[6\] -fixed no 357 84
set_location mss_top_sb_0/CoreUARTapb_0_0/iPRDATA\[6\] -fixed no 297 37
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FSMSTA_SYNC_PROC.fsmsta_8_0_iv_i_RNO_0\[0\] -fixed no 336 66
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/un1_serdat_2_sqmuxa_1 -fixed no 326 48
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/un1_counter_0_sqmuxa_0_x2_i_o2_0_3\[6\] -fixed no 285 60
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/framing_error_int_0_sqmuxa_0_a2_0_a2 -fixed no 164 33
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_lm_0\[6\] -fixed no 322 24
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/counter\[3\] -fixed no 171 64
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[41\] -fixed no 355 34
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0_a2_5_s\[9\] -fixed no 330 36
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta_3_sqmuxa -fixed no 331 60
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[25\] -fixed no 367 85
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PSELSBUS_0_a2_0_0_RNI16R43\[1\] -fixed no 350 39
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_byte_xhdl5\[5\] -fixed no 285 70
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/sync_update -fixed no 318 40
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNI7TNO2\[2\] -fixed no 378 39
set_location mss_top_sb_0/CoreUARTapb_0_0/iPRDATA\[1\] -fixed no 282 40
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[12\] -fixed no 323 28
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serCON_WRITE_PROC.un16_ens1_0 -fixed no 319 60
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_a2_16_RNINBN95\[0\] -fixed no 371 36
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr_lm_0\[2\] -fixed no 165 69
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmmod_ns_0_o3_1_i_a2_RNI4I1A\[3\] -fixed no 347 66
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FSMSTA_SYNC_PROC.un30_fsmmod -fixed no 310 60
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/framing_error_int_0_sqmuxa_0_a2_0_a2_2 -fixed no 163 33
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[27\] -fixed no 366 28
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_3\[6\] -fixed no 329 42
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count_RNO\[2\] -fixed no 159 33
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/un1_samples8_1_0_0_o2 -fixed no 165 30
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[54\] -fixed no 356 43
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3\[0\] -fixed no 343 39
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/SDAO_int_1_sqmuxa_i -fixed no 346 57
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serDAT_WRITE_PROC.bsd7_8_m_ns_RNO_0 -fixed no 330 51
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_e -fixed no 323 42
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m1_0_a2_8_0 -fixed no 314 42
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNI9TLO2\[2\] -fixed no 383 33
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FSMSTA_SYNC_PROC.fsmsta_8_0_iv_i_RNO\[3\] -fixed no 339 66
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_a2_2_1\[0\] -fixed no 342 45
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serdat\[3\] -fixed no 343 49
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/wr_pointer\[6\] -fixed no 282 64
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/data_out_xhdl1\[6\] -fixed no 178 37
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/framesync\[1\] -fixed no 344 58
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FSMSTA_SYNC_PROC.fsmsta_8_0_iv_1\[3\] -fixed no 337 66
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmmod_RNO\[4\] -fixed no 289 60
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/fifo_write_xhdl6_RNIDJ321 -fixed no 170 36
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO_8\[2\] -fixed no 348 42
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serdat\[1\] -fixed no 346 49
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/un2_framesync_1_1.CO1 -fixed no 345 57
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta_nxt_cnst_i_0_0_o2_0\[0\] -fixed no 359 63
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/SDAI_ff_reg_RNO\[1\] -fixed no 314 51
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FSMSTA_SYNC_PROC.fsmsta_8_1_iv_RNO_4\[4\] -fixed no 362 63
set_location mss_top_sb_0/CoreUARTapb_1_0/controlReg2\[4\] -fixed no 289 43
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_state_ns_i_i_o2_0\[1\] -fixed no 160 30
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_xhdl5\[0\] -fixed no 167 16
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/rx_dout_reg\[6\] -fixed no 280 46
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[78\] -fixed no 326 31
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr\[4\] -fixed no 156 73
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/BUSFREE_WRITE_PROC.un105_fsmdet_1 -fixed no 303 60
set_location mss_top_sb_0/CoreUARTapb_1_0/iPRDATA\[3\] -fixed no 285 46
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/sersta_RNO_2\[0\] -fixed no 371 66
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_shift\[0\] -fixed no 276 70
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr\[12\] -fixed no 196 40
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/tx_hold_reg\[6\] -fixed no 239 67
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FSMSTA_SYNC_PROC.fsmsta_8_0_iv_2_RNO_2\[3\] -fixed no 350 63
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_lm_0\[26\] -fixed no 369 81
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_lm_0\[9\] -fixed no 321 24
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[25\] -fixed no 376 37
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[84\] -fixed no 358 43
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr_lm_0\[1\] -fixed no 162 72
set_location mss_top_sb_0/CoreUARTapb_1_0/p_NxtPrdataComb.nxtprdata_xhdl7_1_6_0_a2_5\[3\] -fixed no 286 45
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/xmit_sel.tx_xhdl2_1_7_i_m2_i_m2_am_1_1 -fixed no 171 60
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNIDH4H5\[2\] -fixed no 375 36
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/counter\[4\] -fixed no 208 61
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s\[2\] -fixed no 339 36
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FSMSTA_SYNC_PROC.fsmsta_8_0_iv_2_RNO\[3\] -fixed no 350 57
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta_RNIL1F8_0\[4\] -fixed no 367 57
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/rx_state\[0\] -fixed no 232 37
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_a2\[4\] -fixed no 332 42
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_lm_0\[2\] -fixed no 320 24
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[33\] -fixed no 350 43
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/sercon\[1\] -fixed no 334 46
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FSMSTA_SYNC_PROC.fsmsta_8_0_iv_0_RNO_3\[1\] -fixed no 348 60
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[19\] -fixed no 360 31
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr_lm_0\[0\] -fixed no 215 39
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNI41TG5\[2\] -fixed no 390 39
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/rd_pointer\[0\] -fixed no 201 64
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/rd_pointer_RNO\[0\] -fixed no 175 12
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta_cnst_i_o4_4\[0\] -fixed no 337 48
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsync_RNO\[5\] -fixed no 302 63
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr_one_RNIML1G -fixed no 169 72
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta_RNIUI3E_1\[0\] -fixed no 358 57
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta_RNO_0\[2\] -fixed no 339 60
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO_10\[1\] -fixed no 362 42
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr\[3\] -fixed no 198 40
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[26\] -fixed no 369 82
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/UG09.make_baud_cntr_one.un1_baud_cntr_i_o4_8 -fixed no 167 72
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_shift.rx_shift_12\[5\] -fixed no 160 15
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/xmit_cnt.xmit_bit_sel_3_a3_0_a2_0_a2\[0\] -fixed no 176 60
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/rd_pointer\[1\] -fixed no 133 70
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/SCLInt -fixed no 315 61
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[22\] -fixed no 342 28
set_location mss_top_sb_0/CoreUARTapb_0_0/iPRDATA\[0\] -fixed no 287 40
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_RNIF7O74\[18\] -fixed no 365 81
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/CLK_COUNTER1_PROC.PCLK_count1_10\[2\] -fixed no 319 51
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/wr_pointer\[5\] -fixed no 125 64
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/make_xmit_clock.xmit_cntr_3_1.SUM_0_x3_i_o2\[1\] -fixed no 170 72
set_location mss_top_sb_0/CoreUARTapb_0_0/controlReg1\[1\] -fixed no 280 40
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO_0\[1\] -fixed no 383 30
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/PCLK_count1_ov -fixed no 310 52
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNI7JPB1\[2\] -fixed no 382 36
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[5\] -fixed no 334 25
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_a2_19\[0\] -fixed no 387 36
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/PCLK_count1\[3\] -fixed no 317 52
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNI1EQB1\[2\] -fixed no 351 36
set_location mss_top_sb_0/CORERESETP_0/mss_ready_select -fixed no 290 73
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO_7\[4\] -fixed no 307 36
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/counter\[5\] -fixed no 176 37
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[127\] -fixed no 319 34
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/rd_pointer\[3\] -fixed no 195 64
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serSTA_WRITE_PROC.un32_si_int -fixed no 365 57
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[63\] -fixed no 378 34
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/CLKINT_WRITE_PROC.PCLKint_ff_2_0 -fixed no 302 60
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmdet\[0\] -fixed no 301 61
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO_2\[2\] -fixed no 375 30
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_byte_xhdl5\[1\] -fixed no 273 70
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[31\] -fixed no 370 43
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[8\] -fixed no 359 82
set_location mss_top_sb_0/CoreUARTapb_1_0/controlReg1\[5\] -fixed no 299 43
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO_5\[2\] -fixed no 349 45
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/PCLKint -fixed no 301 52
set_location mss_top_sb_0/CCC_0/GL0_INST -fixed no 222 54
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNIUI831\[2\] -fixed no 323 36
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO_9\[1\] -fixed no 372 33
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_shift\[6\] -fixed no 265 70
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/xmit_state\[4\] -fixed no 183 61
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/pedetect -fixed no 312 61
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/xmit_state_ns_0_0_a2_0_5\[0\] -fixed no 215 60
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rcv_cnt.receive_count_3_i_a2_0\[0\] -fixed no 167 30
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[57\] -fixed no 363 34
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/wr_pointer\[4\] -fixed no 160 13
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_state_RNI1JIG\[0\] -fixed no 161 33
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[11\] -fixed no 352 85
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNI4HQB1\[2\] -fixed no 384 39
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/data_out_xhdl1\[4\] -fixed no 286 64
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/un1_samples8_1_0_0 -fixed no 162 33
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[22\] -fixed no 353 43
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/UG09.make_baud_cntr_one.un1_baud_cntr_i_i_a2 -fixed no 192 39
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNI8LQB1\[2\] -fixed no 385 33
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr_lm_0\[6\] -fixed no 214 39
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/SDAINT_WRITE_PROC.SDAI_ff_reg_4\[0\] -fixed no 322 51
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/PCLK_count2_ov_0_sqmuxa_i_o4 -fixed no 321 60
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[95\] -fixed no 342 31
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/make_xmit_clock.xmit_cntr_3_1.N_1479_i_i -fixed no 198 42
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state\[4\] -fixed no 162 64
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr_lm_0\[3\] -fixed no 198 39
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta_RNIDLK5\[4\] -fixed no 365 63
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr_lm_0\[9\] -fixed no 203 36
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FRAMESYNC_WRITE_PROC.framesync_7s2 -fixed no 329 57
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_lm_0\[17\] -fixed no 363 81
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/CLK_COUNTER1_PROC.un33_pclk_count1_1.CO3 -fixed no 320 51
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[61\] -fixed no 364 43
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/un1_samples8_1_0_0_a2 -fixed no 167 33
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[15\] -fixed no 313 25
set_location mss_top_sb_0/CoreUARTapb_1_0/p_NxtPrdataComb.nxtprdata_xhdl7_1_6_0_0\[7\] -fixed no 294 42
set_location mss_top_sb_0/CoreUARTapb_0_0/p_NxtPrdataComb.nxtprdata_xhdl7_1_6_0_0_3_0\[4\] -fixed no 286 36
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[114\] -fixed no 351 43
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/fifo_read_en0 -fixed no 160 64
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_shift\[7\] -fixed no 264 70
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_state_ns_i_a3_0_0_a2\[1\] -fixed no 268 60
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PSELSBUS_0_a2_0_0_RNIKH4H4\[1\] -fixed no 351 39
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_ns_0_0\[2\] -fixed no 162 63
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta\[2\] -fixed no 346 64
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m1_0_a2_10_0 -fixed no 322 42
set_location mss_top_sb_0/CoreUARTapb_1_0/controlReg1\[2\] -fixed no 291 46
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[87\] -fixed no 338 31
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNIAD3H5\[2\] -fixed no 369 39
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/SDAI_ff_reg_RNO\[2\] -fixed no 315 51
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/RXRDY_NEW.un3_stop_strobe_0_0 -fixed no 158 33
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/sercon\[0\] -fixed no 340 46
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/starto_en -fixed no 309 64
set_location mss_top_sb_0/CoreUARTapb_1_0/p_NxtPrdataComb.nxtprdata_xhdl7_1_6_0_0\[5\] -fixed no 291 42
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/un1_rtn_4_0_0 -fixed no 321 51
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsync_ns_i_0_a2_0\[3\] -fixed no 308 66
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmmod_ns_0_a4_i_a2\[5\] -fixed no 317 63
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/sync_update_0_sqmuxa_0_a2_0_a2 -fixed no 312 39
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/data_out_xhdl1\[3\] -fixed no 167 13
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNI7KQB1\[2\] -fixed no 372 42
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr\[1\] -fixed no 193 40
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_cnt.xmit_bit_sel_3_a3_0_a2_0_a2\[0\] -fixed no 137 63
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmmod_ns_0_o3_1_i_a2\[3\] -fixed no 351 57
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_lm_0\[13\] -fixed no 319 24
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/SDAO_int_RNO_0 -fixed no 314 57
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO\[4\] -fixed no 313 33
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serSTA_WRITE_PROC.sersta_32_0_0_o2\[1\] -fixed no 355 60
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[102\] -fixed no 325 34
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_2_0\[0\] -fixed no 334 39
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNI8RKO2\[2\] -fixed no 368 39
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[70\] -fixed no 308 34
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rcv_cnt.receive_count_3_i_a2\[0\] -fixed no 161 30
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/SCLSCL_1_sqmuxa_i -fixed no 313 60
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_5\[2\] -fixed no 337 36
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_lm_0\[2\] -fixed no 358 81
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FSMSTA_SYNC_PROC.fsmsta_8_0_iv_3\[1\] -fixed no 345 66
set_location mss_top_sb_0/CoreUARTapb_1_0/controlReg3\[2\] -fixed no 299 46
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/sersta_RNO\[3\] -fixed no 362 60
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/xmit_bit_sel_RNO\[2\] -fixed no 175 60
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNIUI831_1\[2\] -fixed no 361 39
set_location mss_top_sb_0/CoreUARTapb_0_0/p_NxtPrdataComb.nxtprdata_xhdl7_1_6_0_a2_15\[0\] -fixed no 300 39
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/CLKINT_WRITE_PROC.PCLKint_3_0_0 -fixed no 301 51
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PSELSBUS_0_a2_0_0_RNIU0P43\[1\] -fixed no 354 39
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/overflow_reg -fixed no 237 37
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FSMSTA_SYNC_PROC.fsmsta_8_0_iv_1\[0\] -fixed no 340 60
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_byte_xhdl5_1_sqmuxa_0_a3_0_a2 -fixed no 267 60
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/INDELAY_WRITE_PROC.indelay_4_RNO\[3\] -fixed no 307 51
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FSMSYNC_SYNC_PROC.un139_ens1_0 -fixed no 331 57
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FSMSTA_SYNC_PROC.fsmsta_8_1_iv_RNO\[4\] -fixed no 338 66
set_location mss_top_sb_0/CoreUARTapb_1_0_intr_or_1 -fixed no 296 57
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift_RNO\[7\] -fixed no 157 18
set_location mss_top_sb_0/CoreUARTapb_1_0/controlReg2\[1\] -fixed no 298 46
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serSTA_WRITE_PROC.sersta_32_0_0_0\[4\] -fixed no 368 66
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt\[3\] -fixed no 168 31
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[103\] -fixed no 303 34
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[92\] -fixed no 346 31
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FSMSTA_SYNC_PROC.fsmsta_8_1_iv_RNO_0\[4\] -fixed no 353 63
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3\[3\] -fixed no 314 36
set_location mss_top_sb_0/CoreUARTapb_0_0/controlReg3\[0\] -fixed no 284 40
set_location mss_top_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base -fixed no 301 73
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO_0\[2\] -fixed no 374 30
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/un1_serdat36 -fixed no 336 51
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/samples\[0\] -fixed no 275 61
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/RXRDY_NEW.un3_stop_strobe_0 -fixed no 275 60
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/un1_framing_error_i4_i_0 -fixed no 165 33
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr_lm_0\[0\] -fixed no 164 69
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_RNICIEF8\[0\] -fixed no 361 81
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serDAT_WRITE_PROC.un91_fsmsta_0_o2_i_o2_1 -fixed no 361 66
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO_3\[3\] -fixed no 324 30
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int\[1\] -fixed no 378 31
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_enable_reg1\[2\] -fixed no 309 43
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNI85TG5\[2\] -fixed no 355 36
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_a2_7_1\[3\] -fixed no 310 36
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[25\] -fixed no 368 28
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/wr_pointer\[1\] -fixed no 121 64
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/un9_clear_overflow_0 -fixed no 291 57
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FRAMESYNC_WRITE_PROC.framesync_7_enl\[2\] -fixed no 338 57
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[19\] -fixed no 340 28
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[56\] -fixed no 350 40
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/receive_count_RNO\[0\] -fixed no 258 60
set_location mss_top_sb_0/CoreUARTapb_0_0/p_NxtPrdataComb.nxtprdata_xhdl7_1_6_0_0\[0\] -fixed no 287 39
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta_RNIK0F8\[4\] -fixed no 354 57
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/PCLK_count1_0_sqmuxa_i -fixed no 312 51
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_lm_0\[23\] -fixed no 338 27
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FSMSYNC_SYNC_PROC.un135_ens1_1_0 -fixed no 351 66
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr_one -fixed no 158 73
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serDAT_WRITE_PROC.un91_fsmsta_0_o2_i_o2 -fixed no 341 51
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_state_RNI3B8\[0\] -fixed no 272 60
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/xmit_clock_RNIAVGO -fixed no 157 63
set_location CFG0_GND_INST -fixed no 199 63
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr\[12\] -fixed no 159 73
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[13\] -fixed no 319 25
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[29\] -fixed no 365 31
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/read_n_hold -fixed no 168 37
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_bit_cnt\[2\] -fixed no 269 64
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNI3HRB1\[2\] -fixed no 363 42
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte\[3\] -fixed no 138 64
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/xmit_clock -fixed no 192 43
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO_11\[4\] -fixed no 301 33
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serdat\[4\] -fixed no 344 49
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_empty_RNIEALV -fixed no 178 36
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/sersta_RNO\[0\] -fixed no 364 66
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/UG09.make_baud_cntr_one.un1_baud_cntr_i_o4_6_RNISQVH -fixed no 160 72
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/INDELAY_WRITE_PROC.indelay_4\[1\] -fixed no 302 51
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_lm_0\[8\] -fixed no 333 24
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO_5\[4\] -fixed no 317 33
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int7_i_o2_1_15 -fixed no 347 27
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO_6\[2\] -fixed no 348 45
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serDAT_WRITE_PROC.serdat_9_i_m2_i_m2\[4\] -fixed no 344 48
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg\[1\] -fixed no 232 61
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[6\] -fixed no 322 25
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg_1_sqmuxa_0_a2_0_a2 -fixed no 329 39
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m1_e_8_0 -fixed no 321 42
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/UG09.make_baud_cntr_one.un1_baud_cntr_i_o4_7 -fixed no 157 72
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/data_out_xhdl1_0_sqmuxa -fixed no 188 60
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_2\[4\] -fixed no 320 42
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNIUI831_2\[2\] -fixed no 366 39
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[12\] -fixed no 358 85
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[86\] -fixed no 359 43
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_lm_0\[19\] -fixed no 340 27
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FSMSTA_SYNC_PROC.fsmsta_8_0_iv_2\[3\] -fixed no 341 66
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNIF3MO2\[2\] -fixed no 381 33
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNI7RLO2\[2\] -fixed no 373 39
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_bit_sel\[1\] -fixed no 133 64
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/framing_error_i -fixed no 166 34
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_bit_cnt_RNO\[0\] -fixed no 264 63
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr_lm_0\[6\] -fixed no 167 69
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[116\] -fixed no 373 43
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count_RNO\[1\] -fixed no 158 30
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_1_tz\[5\] -fixed no 319 42
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_1\[1\] -fixed no 345 39
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[100\] -fixed no 313 31
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmdet_RNO\[1\] -fixed no 305 60
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_a2_1_0\[1\] -fixed no 352 39
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_lm_0\[30\] -fixed no 368 84
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/rx_state_RNO\[0\] -fixed no 232 36
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNIUI831_0\[2\] -fixed no 362 39
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr_lm_0\[3\] -fixed no 165 72
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/busfree -fixed no 320 61
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/clear_framing_error_reg0 -fixed no 163 34
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/receive_count\[2\] -fixed no 263 61
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr_lm_0\[9\] -fixed no 166 75
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmmod_ns_0_0_a2\[3\] -fixed no 300 57
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_output_select.1.PWM_output_generation.PWM_int_7_f0_37_i_0_0_o2_7 -fixed no 347 24
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serDAT_WRITE_PROC.serdat_9_i_m2_i_m2\[0\] -fixed no 341 48
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count\[0\] -fixed no 162 31
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/data_out_xhdl1\[1\] -fixed no 181 61
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_shift\[4\] -fixed no 280 70
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serDAT_WRITE_PROC.bsd7_8_m_ns_RNO_2 -fixed no 329 51
set_location mss_top_sb_0/CoreUARTapb_1_0/p_NxtPrdataComb.nxtprdata_xhdl7_1_6_0_0_0\[2\] -fixed no 299 45
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/data_out_xhdl1\[4\] -fixed no 130 64
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/un2_temp_xhdl5_0_a2_0_a2_4_RNIC83O -fixed no 175 63
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[29\] -fixed no 369 28
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serDAT_WRITE_PROC.bsd7_tmp_6s2_0_0_a2_0_1 -fixed no 330 45
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/data_out_xhdl1\[6\] -fixed no 129 64
set_location mss_top_sb_0/CoreUARTapb_1_0/iPRDATA\[4\] -fixed no 295 43
set_location mss_top_sb_0/CoreUARTapb_0_0/controlReg1\[0\] -fixed no 278 40
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_xhdl2_1_7_i_m2_i_m2_ns -fixed no 135 63
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FSMSTA_SYNC_PROC.fsmsta_8_0_iv_i_RNO\[0\] -fixed no 355 63
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serDAT_WRITE_PROC.serdat_9_i_m2_i_m2\[5\] -fixed no 347 48
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO_12\[1\] -fixed no 375 27
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/tx_hold_reg\[2\] -fixed no 238 67
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[74\] -fixed no 307 34
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_lm_0\[13\] -fixed no 355 84
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/wr_pointer\[2\] -fixed no 206 64
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[23\] -fixed no 343 28
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serCON_WRITE_PROC.sercon_9\[4\] -fixed no 316 57
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[6\] -fixed no 357 85
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/make_xmit_clock.xmit_cntr_3_1.SUM_0_x3_0_x2\[0\] -fixed no 194 42
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[99\] -fixed no 328 34
set_location mss_top_sb_0/CoreUARTapb_1_0/p_NxtPrdataComb.nxtprdata_xhdl7_1_6_0_0_3\[3\] -fixed no 285 45
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[18\] -fixed no 374 88
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_RNO\[3\] -fixed no 165 63
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNI594H5\[2\] -fixed no 374 39
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0_o2\[9\] -fixed no 366 42
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/tx_byte\[6\] -fixed no 172 61
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serdat\[5\] -fixed no 347 49
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_cnt.xmit_bit_sel_3_i_0_0_o2\[3\] -fixed no 139 63
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/sersta_RNO_1\[2\] -fixed no 370 60
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_lm_0\[24\] -fixed no 377 87
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte\[4\] -fixed no 135 64
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/counter\[2\] -fixed no 206 61
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_lm_0\[29\] -fixed no 369 27
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/rx_dout_reg\[5\] -fixed no 283 46
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_state\[1\] -fixed no 274 61
set_location mss_top_sb_0/CoreUARTapb_1_0/p_NxtPrdataComb.nxtprdata_xhdl7_1_6_0_0\[2\] -fixed no 296 45
set_location mss_top_sb_0/CoreUARTapb_1_0/controlReg1\[4\] -fixed no 288 43
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/sercon\[4\] -fixed no 316 58
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/adrcomp_2_sqmuxa_i_0 -fixed no 324 57
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_lm_0\[1\] -fixed no 318 24
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/un1_pclkint4_i_0 -fixed no 300 48
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/SDAO_int_RNIM8VK -fixed no 358 63
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmmod_ns_i_0_i_a2_0_1\[6\] -fixed no 299 60
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/SDAO_int_RNIGU4I -fixed no 354 63
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/SDAO_int_RNO_4 -fixed no 338 51
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/adrcompen_RNO -fixed no 347 57
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/wr_pointer\[0\] -fixed no 166 13
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/framesync\[0\] -fixed no 320 58
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmmod_ns_i_o3\[4\] -fixed no 296 60
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta_RNO_1\[2\] -fixed no 352 63
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_state_ns_i_i_o2_0\[1\] -fixed no 255 60
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[53\] -fixed no 361 34
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNI8MRB1\[2\] -fixed no 380 36
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/tx_byte\[3\] -fixed no 169 61
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_lm_0\[12\] -fixed no 323 27
set_location mss_top_sb_0/CoreUARTapb_0_0/iPRDATA\[5\] -fixed no 292 37
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int\[4\] -fixed no 313 34
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNI3GQB1\[2\] -fixed no 353 39
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/fifo_read_en0_1_i_a3_i_0 -fixed no 160 63
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/rd_pointer\[5\] -fixed no 197 64
set_location mss_top_sb_0/CoreUARTapb_1_0/p_NxtPrdataComb.nxtprdata_xhdl7_1_6_0_0_0\[6\] -fixed no 298 42
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_lm_0\[7\] -fixed no 354 84
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNI83HG_0\[2\] -fixed no 325 39
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmdet_RNO\[3\] -fixed no 300 60
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/wr_pointer\[4\] -fixed no 124 64
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serCON_WRITE_PROC.sercon_8_1\[4\] -fixed no 310 57
set_location mss_top_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base -fixed no 300 73
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0\[7\] -fixed no 362 36
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/wr_pointer\[6\] -fixed no 162 13
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNIC1NO2\[2\] -fixed no 371 39
set_location mss_top_sb_0/CoreUARTapb_0_0/p_NxtPrdataComb.nxtprdata_xhdl7_1_6_0_a2_16\[0\] -fixed no 299 39
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNI65VG5\[2\] -fixed no 385 39
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_shift.rx_shift_12\[0\] -fixed no 158 15
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/rd_pointer\[2\] -fixed no 194 64
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/rd_pointer\[5\] -fixed no 293 64
set_location mss_top_sb_0/CoreUARTapb_1_0/UG08.p_CtrlReg3Seq.un21_psel_0_a2_0_a2 -fixed no 288 45
set_location mss_top_sb_0/CoreUARTapb_0_0/controlReg2\[4\] -fixed no 286 37
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmmod_ns_0_0_0\[0\] -fixed no 312 63
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsync\[2\] -fixed no 302 67
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNIAVMO2\[2\] -fixed no 375 33
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m1_e_23 -fixed no 335 42
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serDAT_WRITE_PROC.bsd7_tmp_6s2_0_0_a2_0 -fixed no 329 45
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/rx_dout_reg_empty_1_sqmuxa_i_0_0_a2_0 -fixed no 276 57
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rcv_cnt.receive_count_3_i_a2_0\[3\] -fixed no 253 60
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_e_0_2 -fixed no 326 45
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[83\] -fixed no 336 31
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/sercon_RNI3O3K\[4\] -fixed no 335 57
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[51\] -fixed no 360 34
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/reg_write.un1_csn_0_a2_2_a2 -fixed no 233 60
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/counter\[1\] -fixed no 205 61
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FSMSTA_SYNC_PROC.fsmsta_8_1_iv_0_RNO\[4\] -fixed no 309 60
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/UG09.make_baud_cntr_one.un1_baud_cntr_i_o4_6 -fixed no 165 75
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift\[5\] -fixed no 160 16
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[15\] -fixed no 353 85
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/wr_pointer_RNO\[0\] -fixed no 128 63
set_location mss_top_sb_0/CoreUARTapb_1_0/p_NxtPrdataComb.nxtprdata_xhdl7_1_6_0_0_3\[4\] -fixed no 295 42
set_location mss_top_sb_0/CoreUARTapb_1_0/controlReg2\[5\] -fixed no 296 43
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta_RNIUI3E\[0\] -fixed no 357 60
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[77\] -fixed no 383 37
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/pedetect_RNO -fixed no 314 60
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_RNIMP021\[9\] -fixed no 362 81
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/tx_byte\[0\] -fixed no 171 61
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNI2GRB1\[2\] -fixed no 384 33
set_location mss_top_sb_0/CoreUARTapb_1_0/un1_nxtprdata_xhdl722_i_a2_0_a2 -fixed no 297 45
set_location mss_top_sb_0/CoreUARTapb_0_0/controlReg3\[2\] -fixed no 277 40
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta_RNIUI3E_2\[0\] -fixed no 364 57
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_lm_0\[22\] -fixed no 342 27
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmmod\[6\] -fixed no 320 64
set_location mss_top_sb_0/CoreUARTapb_0_0/iPRDATA\[3\] -fixed no 282 37
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNI550H5\[2\] -fixed no 389 33
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FSMSTA_SYNC_PROC.fsmsta_8_0_iv_2\[0\] -fixed no 342 63
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmdet\[3\] -fixed no 300 61
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/wr_pointer\[1\] -fixed no 157 13
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/framesync\[3\] -fixed no 342 58
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m5_0_a2 -fixed no 324 42
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/un1_rtn_3_0_0 -fixed no 316 63
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmmod_RNIPVGK\[0\] -fixed no 307 60
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/data_out_xhdl1\[2\] -fixed no 182 61
set_location mss_top_sb_0/CoreUARTapb_1_0_intr_or_0 -fixed no 293 57
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[117\] -fixed no 369 31
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/sersta\[0\] -fixed no 364 67
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta_RNIUI3E_0\[0\] -fixed no 340 63
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/xmit_sel.tx_xhdl2_1_7_i_m2_i_m2_bm_1_1 -fixed no 172 60
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[81\] -fixed no 358 40
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rcv_cnt.receive_count_3_i_a2\[3\] -fixed no 166 30
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/samples\[1\] -fixed no 161 31
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO_4\[4\] -fixed no 320 33
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_xhdl5\[7\] -fixed no 159 19
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/counter\[0\] -fixed no 168 64
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNIO5NL2\[2\] -fixed no 370 36
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_a1_0\[2\] -fixed no 335 48
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/rd_pointer\[2\] -fixed no 170 13
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[2\] -fixed no 350 31
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/sercon\[5\] -fixed no 305 43
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/CLK_COUNTER1_PROC.PCLK_count1_10\[0\] -fixed no 318 51
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO_8\[4\] -fixed no 318 30
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift\[2\] -fixed no 161 16
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr\[11\] -fixed no 199 40
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/sersta_RNO_3\[2\] -fixed no 369 60
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_RNIMJU68\[10\] -fixed no 364 81
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serDAT_WRITE_PROC.bsd7_8_m_ns_RNO -fixed no 333 51
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmmod_ns_0\[1\] -fixed no 319 63
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FSMSTA_SYNC_PROC.fsmsta_8_0_iv_0_RNO_2\[1\] -fixed no 349 60
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO_2\[3\] -fixed no 377 30
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/CLK_COUNTER1_PROC.PCLK_count1_10\[3\] -fixed no 317 51
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/BUSFREE_WRITE_PROC.un105_fsmdet -fixed no 318 60
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2\[3\] -fixed no 357 36
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FSMSTA_SYNC_PROC.un136_framesync_RNIP9QE2 -fixed no 345 63
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/wr_pointer\[2\] -fixed no 122 64
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNI21VG5\[2\] -fixed no 367 39
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/adrcomp_2_sqmuxa_i_o2_1_1 -fixed no 359 57
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FRAMESYNC_WRITE_PROC.un19_framesync_2 -fixed no 370 57
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta\[1\] -fixed no 341 64
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNI7PJO2\[2\] -fixed no 381 36
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_empty_1_sqmuxa_i_0_0_a2_0_0 -fixed no 311 39
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_a2_0\[7\] -fixed no 361 42
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/rd_pointer\[5\] -fixed no 137 70
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNI9VNO2\[2\] -fixed no 372 36
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr_lm_0\[12\] -fixed no 159 72
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmmod\[0\] -fixed no 291 61
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[16\] -fixed no 359 85
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta_RNIFRE8_0\[0\] -fixed no 362 57
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/counter\[3\] -fixed no 174 37
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_lm_0\[22\] -fixed no 378 81
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsync_ns_i_a3_1_0_a4\[2\] -fixed no 292 60
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/wr_pointer_RNO\[0\] -fixed no 200 63
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNIBTJO2\[2\] -fixed no 354 36
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[121\] -fixed no 301 34
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int\[2\] -fixed no 372 31
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[9\] -fixed no 321 25
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_lm_0\[7\] -fixed no 340 24
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_5\[3\] -fixed no 312 36
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_enable_reg1_1_sqmuxa_i_i_a2 -fixed no 316 42
set_location mss_top_sb_0/CoreUARTapb_1_0/iPRDATA\[6\] -fixed no 293 43
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/UG09.make_baud_cntr_one.un1_baud_cntr_i_o4_6_RNIKQQ61 -fixed no 200 39
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNI1JJO2\[2\] -fixed no 364 36
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg\[1\] -fixed no 276 37
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/PCLK_count2_RNO\[0\] -fixed no 300 51
set_location mss_top_sb_0/CoreUARTapb_1_0/controlReg1\[0\] -fixed no 276 46
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_10_1 -fixed no 347 36
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/fifo_write_tx -fixed no 228 61
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNIVBQB1\[2\] -fixed no 389 39
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_2\[7\] -fixed no 360 36
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/adrcomp_2_sqmuxa_i_a4_5 -fixed no 345 48
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNID1MO2\[2\] -fixed no 386 39
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmmod_ns_0_0_o2_0\[3\] -fixed no 306 57
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_empty_1_sqmuxa_i_0_0_a2_0 -fixed no 234 36
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_2_tz\[0\] -fixed no 339 45
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[45\] -fixed no 373 37
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO_7\[3\] -fixed no 325 30
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmdet_RNO\[0\] -fixed no 301 60
set_location mss_top_sb_0/CoreUARTapb_1_0/iPRDATA\[0\] -fixed no 292 46
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serDAT_WRITE_PROC.bsd7_8_m_ns_RNO_1 -fixed no 332 45
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_shift\[1\] -fixed no 277 70
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/rx_state\[1\] -fixed no 279 58
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmdet\[2\] -fixed no 304 61
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_output_select.1.PWM_output_generation.PWM_int_7_f0_37_i_0_0_o2 -fixed no 346 27
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNI51SG5\[2\] -fixed no 379 36
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_filtered.m3_0_o2 -fixed no 265 60
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_3\[1\] -fixed no 316 39
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/SDAO_int_1_sqmuxa_0_a4_1 -fixed no 313 57
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_lm_0\[18\] -fixed no 341 27
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_1_a0\[7\] -fixed no 332 36
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_lm_0\[16\] -fixed no 317 24
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsync_ns_0_0_0_0\[0\] -fixed no 310 63
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg\[0\] -fixed no 278 37
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[76\] -fixed no 379 37
set_location mss_top_sb_0/CoreUARTapb_1_0/p_NxtPrdataComb.nxtprdata_xhdl7_1_6_0_a2_9\[2\] -fixed no 279 45
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/stop_strobe_i -fixed no 157 34
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/xmit_sel.tx_xhdl2_3_iv_i_a2_0_a2 -fixed no 178 60
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_RNI69021\[2\] -fixed no 368 81
set_location mss_top_sb_0/CoreUARTapb_0_0/controlReg2\[7\] -fixed no 294 37
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[1\] -fixed no 351 85
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serDAT_WRITE_PROC.bsd7_tmp_6s2_0_0_o2 -fixed no 336 45
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmdet_RNO\[5\] -fixed no 308 60
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr\[3\] -fixed no 165 73
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_e_1 -fixed no 330 39
set_location mss_top_sb_0/CORERESETP_0/MSS_HPMS_READY_int_3 -fixed no 259 63
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsync_RNO\[1\] -fixed no 300 66
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[18\] -fixed no 364 40
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/tx_hold_reg\[4\] -fixed no 237 67
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/ack_bit_1_sqmuxa_0_a2 -fixed no 328 45
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_bit_cnt\[1\] -fixed no 265 64
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/un2_temp_xhdl5_0_a2_0_a2_4 -fixed no 176 63
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/tx_byte\[2\] -fixed no 173 61
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr\[5\] -fixed no 203 40
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/rd_pointer\[3\] -fixed no 291 64
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_a2_7\[3\] -fixed no 322 36
set_location mss_top_sb_0/CoreUARTapb_0_0/p_NxtPrdataComb.nxtprdata_xhdl7_1_6_0_0_3_0\[3\] -fixed no 283 36
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/data_out_xhdl1\[3\] -fixed no 146 67
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_a2_12_0\[0\] -fixed no 313 42
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO_4\[3\] -fixed no 384 30
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_a2_3\[7\] -fixed no 339 39
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_e_0 -fixed no 338 42
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmdet\[1\] -fixed no 306 61
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m1_0_a2_6_0 -fixed no 349 39
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_bit_sel\[0\] -fixed no 137 64
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/xmit_sel.tx_xhdl2_1_7_i_m2_i_m2_ns -fixed no 173 60
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int7_i_o2_3_0 -fixed no 346 24
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FSMSTA_SYNC_PROC.fsmsta_8_0_iv_3_RNO_0\[1\] -fixed no 346 66
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FSMSTA_SYNC_PROC.fsmsta_8_0_iv_0\[1\] -fixed no 343 60
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_empty_1_sqmuxa_i_0_0 -fixed no 228 36
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[11\] -fixed no 312 25
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO_12\[3\] -fixed no 381 30
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/counter\[4\] -fixed no 280 61
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsync\[5\] -fixed no 302 64
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNI5IQB1\[2\] -fixed no 382 39
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[42\] -fixed no 349 34
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsync_ns_i_a3_0_i\[6\] -fixed no 306 66
set_location mss_top_sb_0/CoreUARTapb_0_0/controlReg1\[6\] -fixed no 296 37
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_lm_0\[28\] -fixed no 363 27
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_lm_0\[26\] -fixed no 365 27
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_3\[3\] -fixed no 321 36
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr_lm_0\[12\] -fixed no 196 39
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsync_ns_i_0_o2_0\[2\] -fixed no 304 63
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/SDAO_INT_WRITE_PROC.un25_fsmsta_0_1_0 -fixed no 354 60
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO_3\[1\] -fixed no 368 42
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serCON_WRITE_PROC.un97_ens1 -fixed no 333 60
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_bit_sel\[2\] -fixed no 134 64
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_clock_int -fixed no 163 73
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serSTA_WRITE_PROC.sersta_32_0_0_1\[1\] -fixed no 368 60
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_1_a0_3\[7\] -fixed no 334 36
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/counter\[1\] -fixed no 172 37
set_location mss_top_sb_0/CORERESETP_0/RESET_N_M2F_q1 -fixed no 292 73
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/PCLK_count1\[0\] -fixed no 318 52
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/xmit_state\[6\] -fixed no 193 61
set_location mss_top_sb_0/CoreUARTapb_1_0/controlReg2\[2\] -fixed no 294 46
set_location mss_top_sb_0/CoreUARTapb_1_0_intr_or_2 -fixed no 294 57
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_RNI8UMV\[4\] -fixed no 156 63
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[104\] -fixed no 318 31
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_bit_sel_RNO\[2\] -fixed no 134 63
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr_lm_0\[7\] -fixed no 213 39
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmmod_RNIV4G6\[6\] -fixed no 328 60
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serDAT_WRITE_PROC.bsd7_8_m_ns_RNO_5 -fixed no 331 51
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_RNIUJU11\[26\] -fixed no 365 84
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[35\] -fixed no 352 34
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/rx_state\[0\] -fixed no 284 58
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FSMSTA_SYNC_PROC.fsmsta_8_1_iv_RNO_1\[4\] -fixed no 357 63
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_a2_16\[0\] -fixed no 335 36
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_5\[0\] -fixed no 341 39
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/adrcomp_2_sqmuxa_i_o2 -fixed no 330 57
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO_2\[4\] -fixed no 312 33
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/SDAO_int_RNO_5 -fixed no 319 57
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state\[6\] -fixed no 167 64
set_location mss_top_sb_0/CCC_0/GL0_INST/U0_RGB1 -fixed no 218 102
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_RNI93SG8\[0\] -fixed no 367 27
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_1_a0_0\[7\] -fixed no 326 36
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmmod_ns_0\[5\] -fixed no 315 63
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/wr_pointer_RNO\[0\] -fixed no 275 63
set_location mss_top_sb_0/CoreUARTapb_1_0/controlReg1\[6\] -fixed no 298 43
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmmod_ns_0_0_a4\[0\] -fixed no 309 57
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNI3LJO2\[2\] -fixed no 348 36
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[8\] -fixed no 333 25
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/SCLO_int_RNO -fixed no 317 60
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/wr_pointer\[3\] -fixed no 159 13
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_lm_0\[9\] -fixed no 359 87
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_3\[2\] -fixed no 336 36
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/framing_error_i_RNO -fixed no 269 60
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr\[11\] -fixed no 161 73
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO_10\[2\] -fixed no 354 42
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0\[6\] -fixed no 341 42
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[23\] -fixed no 370 82
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_bit_sel\[3\] -fixed no 141 64
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNI0DQB1\[2\] -fixed no 353 36
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[21\] -fixed no 336 25
set_location mss_top_sb_0/CoreUARTapb_0_0/controlReg2\[3\] -fixed no 283 37
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/xmit_state\[5\] -fixed no 194 61
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/data_out_xhdl1\[5\] -fixed no 176 13
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt_RNO\[2\] -fixed no 171 30
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serSTA_WRITE_PROC.un27_si_int_2 -fixed no 352 66
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/wr_pointer\[3\] -fixed no 207 64
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte\[7\] -fixed no 132 64
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FSMSTA_SYNC_PROC.un133_framesync_i_0 -fixed no 353 57
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[73\] -fixed no 331 31
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/counter\[4\] -fixed no 172 64
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmmod\[1\] -fixed no 315 64
set_location mss_top_sb_0/CoreUARTapb_1_0/iPRDATA\[2\] -fixed no 296 46
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[65\] -fixed no 309 34
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/counter_fast\[3\] -fixed no 285 61
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serDAT_WRITE_PROC.bsd7_tmp_6 -fixed no 325 51
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/adrcompen_2_sqmuxa_i_0_0 -fixed no 343 57
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/PCLK_count1\[1\] -fixed no 313 52
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_shift.rx_bit_cnt_4_i_o2\[1\] -fixed no 172 30
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_lm_0\[27\] -fixed no 362 84
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serDAT_WRITE_PROC.bsd7_tmp_6s2_0_0_o2_0 -fixed no 343 36
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/INDELAY_WRITE_PROC.indelay_4\[2\] -fixed no 306 51
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FSMSTA_SYNC_PROC.un136_framesync_RNIPUT72 -fixed no 344 66
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_output_select.1.PWM_output_generation.PWM_int_7_f0_37_i_0_0_o2_5 -fixed no 345 24
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2\[2\] -fixed no 338 36
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/sercon\[6\] -fixed no 304 43
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FRAMESYNC_WRITE_PROC.framesync_7_enl_ns\[3\] -fixed no 342 57
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state\[5\] -fixed no 159 64
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[10\] -fixed no 365 43
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[125\] -fixed no 368 31
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/starto_en_RNO -fixed no 309 63
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int7_i_o2 -fixed no 344 24
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count\[1\] -fixed no 158 31
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_e_4_2 -fixed no 341 36
set_location mss_top_sb_0/CoreUARTapb_0_0/p_NxtPrdataComb.nxtprdata_xhdl7_1_6_0_0_2\[0\] -fixed no 278 39
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_state_ns_i_i_o2\[1\] -fixed no 159 30
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/wr_pointer_RNO\[0\] -fixed no 166 12
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmmod_ns_i_0\[2\] -fixed no 290 60
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serDAT_WRITE_PROC.un91_fsmsta_0_o2_i_o2_0 -fixed no 352 57
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/SDAO_int_1_sqmuxa_0_m2 -fixed no 341 57
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_a2_5\[4\] -fixed no 330 42
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FRAMESYNC_WRITE_PROC.un19_framesync -fixed no 369 57
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[10\] -fixed no 323 25
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNI6JQB1\[2\] -fixed no 388 33
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int7_i_o2_1_13 -fixed no 345 33
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_bit_cnt_RNO\[3\] -fixed no 266 63
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[49\] -fixed no 354 40
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmdet_RNO\[4\] -fixed no 301 63
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[32\] -fixed no 374 37
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift\[0\] -fixed no 158 16
set_location mss_top_sb_0/CoreUARTapb_0_0/p_NxtPrdataComb.nxtprdata_xhdl7_1_6_0_a2_5\[3\] -fixed no 287 36
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/data_out_xhdl1\[3\] -fixed no 285 64
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[128\] -fixed no 380 37
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_4\[1\] -fixed no 348 39
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0\[3\] -fixed no 319 36
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/receive_shift.rx_bit_cnt_4_i_o2\[0\] -fixed no 256 60
set_location mss_top_sb_0/CoreUARTapb_1_0/controlReg1\[3\] -fixed no 286 46
set_location mss_top_sb_0/CoreUARTapb_0_0/iPRDATA\[7\] -fixed no 299 37
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[71\] -fixed no 312 31
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[6\] -fixed no 367 43
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/nedetect_0_sqmuxa_0_a2_0_a2 -fixed no 321 63
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/samples\[1\] -fixed no 265 61
set_location mss_top_sb_0/CoreUARTapb_1_0/p_NxtPrdataComb.nxtprdata_xhdl7_1_6_0_0_3_0\[4\] -fixed no 289 42
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/receive_shift.rx_shift_12\[4\] -fixed no 280 69
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr\[9\] -fixed no 166 76
set_location mss_top_sb_0/CoreUARTapb_1_0/p_CtrlReg2Seq.un13_psel_0_a2_0_a2_1 -fixed no 305 39
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sm.un5_xmit_pulse_i_a3_i_0 -fixed no 159 63
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FRAMESYNC_WRITE_PROC.framesync_7_enl\[1\] -fixed no 344 57
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[28\] -fixed no 367 31
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_shift\[3\] -fixed no 279 70
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_a2_9\[1\] -fixed no 317 36
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/temp_xhdl17_i_o2_0 -fixed no 282 57
set_location mss_top_sb_0/corepwm_0_0/PWM_STRETCH\[2\] -fixed no 322 40
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serDAT_WRITE_PROC.serdat_9_i_m2_i_m2\[1\] -fixed no 346 48
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/SDAO_int_1_sqmuxa_0_a4_3_a2_0_0_a2 -fixed no 298 60
set_location mss_top_sb_0/CORERESETP_0/MSS_HPMS_READY_int -fixed no 259 64
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmmod_ns_0_0\[3\] -fixed no 297 57
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/sersta_RNO_2\[2\] -fixed no 371 60
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO_8\[1\] -fixed no 373 33
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_clock_int_RNO -fixed no 163 72
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/un1_counter_0_sqmuxa_0_x2_i_o2_0_3\[6\] -fixed no 184 36
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0_o2\[8\] -fixed no 373 36
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serSTA_WRITE_PROC.sersta_32_0_0_o2_RNI5C9Q2\[1\] -fixed no 351 60
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNI4IRB1\[2\] -fixed no 387 33
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmmod_ns_0_a4_0\[5\] -fixed no 313 63
set_location mss_top_sb_0/CoreUARTapb_1_0/p_NxtPrdataComb.nxtprdata_xhdl7_1_6_0_0_0\[1\] -fixed no 298 45
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[62\] -fixed no 369 43
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmmod_ns_0_o3_1_i_a2_RNIU777\[3\] -fixed no 340 66
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNIATKO2\[2\] -fixed no 370 39
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FSMSTA_SYNC_PROC.un136_framesync_RNIV8OA2 -fixed no 343 66
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta_nxt_cnst_i_0_0_0\[0\] -fixed no 367 63
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_a2_6\[5\] -fixed no 337 42
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsync_ns_i_0_o2\[4\] -fixed no 305 51
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/fifo_write_xhdl6_RNO -fixed no 287 57
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[106\] -fixed no 352 43
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/STARTO_EN_WRITE_PROC.un8_busfree_i_o4 -fixed no 316 60
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_3_1\[3\] -fixed no 337 39
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta_3_sqmuxa_RNI5CDM -fixed no 338 60
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmmod_ns_0_0_a4_3\[3\] -fixed no 307 57
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/rd_pointer_RNO\[0\] -fixed no 201 63
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/un1_counter_0_sqmuxa_0_x2_i_m2_ns\[6\] -fixed no 186 36
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNI95SG5\[2\] -fixed no 383 36
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/pedetect_0_sqmuxa_0_a2_0_a2 -fixed no 312 60
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNI110H5\[2\] -fixed no 383 39
set_location mss_top_sb_0/CoreUARTapb_1_0/iPRDATA\[1\] -fixed no 290 46
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m1_e_7_3 -fixed no 345 36
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr\[5\] -fixed no 164 73
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FSMSTA_SYNC_PROC.fsmsta_8_1_iv\[4\] -fixed no 338 63
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift\[6\] -fixed no 156 19
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serCON_WRITE_PROC.un70_ens1_i_a4 -fixed no 335 60
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3\[2\] -fixed no 333 42
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNI693H5\[2\] -fixed no 390 33
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/xmit_state_ns_0_0\[2\] -fixed no 183 60
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_RNIBVS11\[25\] -fixed no 367 81
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/rx_dout_reg_empty_RNO -fixed no 295 57
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/sersta_RNO_1\[3\] -fixed no 363 60
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr_lm_0\[7\] -fixed no 166 69
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmmod_ns_0_0\[0\] -fixed no 320 63
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[20\] -fixed no 339 25
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PSELSBUS_0_a2_0_0\[1\] -fixed no 325 36
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[7\] -fixed no 340 25
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_empty -fixed no 235 37
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_3_0\[0\] -fixed no 336 39
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO_12\[4\] -fixed no 322 33
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/framesync_RNIU94P1\[3\] -fixed no 336 57
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_lm_0\[18\] -fixed no 374 87
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/un9_clear_overflow_0_0 -fixed no 233 36
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt\[2\] -fixed no 171 31
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_byte_xhdl5\[3\] -fixed no 283 70
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/xmit_cntr\[0\] -fixed no 194 43
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_lm_0\[15\] -fixed no 353 84
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_lm_0\[1\] -fixed no 351 84
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[18\] -fixed no 341 28
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNI5NJO2\[2\] -fixed no 377 36
set_location mss_top_sb_0/CoreUARTapb_0_0/p_NxtPrdataComb.nxtprdata_xhdl7_1_6_0_0\[7\] -fixed no 291 39
set_location mss_top_sb_0/CoreUARTapb_0_0/un1_nxtprdata_xhdl722_i_a2_0_a2 -fixed no 308 42
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_shift_RNO\[7\] -fixed no 264 69
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_state\[0\] -fixed no 261 61
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmdet_RNI2H373\[1\] -fixed no 308 57
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serCON_WRITE_PROC.un5_penable_0_a2_1_a2_0 -fixed no 332 39
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0\[0\] -fixed no 313 39
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0_a2_4_s\[27\] -fixed no 389 36
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_lm_0\[0\] -fixed no 338 24
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[98\] -fixed no 352 40
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift\[7\] -fixed no 157 19
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg_1_sqmuxa_2_0_a2_0_a2 -fixed no 364 39
set_location mss_top_sb_0/CoreUARTapb_0_0/controlReg3\[1\] -fixed no 283 40
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNIBD2H5\[2\] -fixed no 377 39
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr\[6\] -fixed no 214 40
set_location mss_top_sb_0/CoreUARTapb_1_0/controlReg3\[1\] -fixed no 288 46
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/counter\[6\] -fixed no 177 37
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr\[8\] -fixed no 201 37
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[39\] -fixed no 354 34
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FSMSTA_SYNC_PROC.fsmsta_8_0_iv_2_RNO_1\[3\] -fixed no 356 57
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA\[2\] -fixed no 326 39
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[14\] -fixed no 365 40
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/busfree_RNO -fixed no 320 60
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmmod_RNO\[2\] -fixed no 295 60
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/adrcomp_2_sqmuxa_i_a4_7 -fixed no 328 57
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta_3_sqmuxa_0 -fixed no 327 60
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr\[0\] -fixed no 164 70
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/counter\[2\] -fixed no 173 37
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count\[2\] -fixed no 159 34
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/rx_dout_reg\[2\] -fixed no 279 46
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/receive_shift.rx_bit_cnt_4_i_a2\[3\] -fixed no 273 60
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[0\] -fixed no 338 25
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/counter\[0\] -fixed no 204 61
set_location mss_top_sb_0/CoreUARTapb_0_0/controlReg1\[2\] -fixed no 285 40
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[111\] -fixed no 353 37
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/adrcomp_2_sqmuxa_i_o2_1 -fixed no 361 57
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serDAT_WRITE_PROC.un91_fsmsta_0_o2_i_o2_1_RNI09JO -fixed no 366 66
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[5\] -fixed no 374 34
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_ns_0_0_a2_0_4\[0\] -fixed no 179 63
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serDAT_WRITE_PROC.serdat_9_i_m2_i_m2\[2\] -fixed no 340 48
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_lm_0\[23\] -fixed no 370 81
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO_8\[3\] -fixed no 320 30
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[69\] -fixed no 319 31
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[20\] -fixed no 366 43
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_lm_0\[14\] -fixed no 315 24
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serSTA_WRITE_PROC.sersta_32_0_0_o2_0_RNI15K9\[1\] -fixed no 369 63
set_location mss_top_sb_0/CoreUARTapb_0_0/iPRDATA\[4\] -fixed no 284 37
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/wr_pointer\[6\] -fixed no 210 64
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FSMSTA_SYNC_PROC.fsmsta_8_1_iv_RNO_3\[4\] -fixed no 349 63
set_location mss_top_sb_0/CoreUARTapb_1_0/iPRDATA\[5\] -fixed no 291 43
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmdet\[4\] -fixed no 301 64
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_bit_cnt_RNO\[1\] -fixed no 265 63
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[28\] -fixed no 367 28
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/data_out_xhdl1\[3\] -fixed no 186 61
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[8\] -fixed no 349 31
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/samples\[2\] -fixed no 160 31
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serCON_WRITE_PROC.un5_penable_0_a2_1_o2 -fixed no 319 45
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FSMSTA_SYNC_PROC.fsmsta_8_0_iv_i\[3\] -fixed no 339 63
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/receive_count\[1\] -fixed no 264 61
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/txrdy_int -fixed no 175 64
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/receive_shift.rx_shift_12\[2\] -fixed no 278 69
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serdat\[7\] -fixed no 329 49
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/counter\[1\] -fixed no 277 61
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[7\] -fixed no 354 85
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_state\[1\] -fixed no 163 31
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int7_i_o2_1_19 -fixed no 347 33
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[3\] -fixed no 357 82
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/counter\[5\] -fixed no 281 61
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/un1_samples8_1_0_0 -fixed no 259 60
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/samples\[0\] -fixed no 164 31
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsync_ns_i_0_a2_1\[3\] -fixed no 311 66
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmmod\[2\] -fixed no 295 61
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/read_n_hold -fixed no 273 64
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m5_0_a2_3 -fixed no 325 42
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg\[7\] -fixed no 233 67
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO_10\[3\] -fixed no 358 42
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/data_out_xhdl1\[1\] -fixed no 127 64
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/starto_en_1_sqmuxa_i_0 -fixed no 311 63
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/data_out_xhdl1\[2\] -fixed no 165 13
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count_RNO\[0\] -fixed no 162 30
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_lm_0\[11\] -fixed no 352 84
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_3_1\[0\] -fixed no 324 36
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[107\] -fixed no 356 37
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/SDAO_int_RNO_2 -fixed no 328 51
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNI9RJO2\[2\] -fixed no 363 39
set_location mss_top_sb_0/CoreUARTapb_0_0/p_NxtPrdataComb.nxtprdata_xhdl7_1_6_0_0\[2\] -fixed no 281 39
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO_7\[1\] -fixed no 376 36
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr\[4\] -fixed no 197 40
set_location mss_top_sb_0/CoreUARTapb_0_0/p_NxtPrdataComb.nxtprdata_xhdl7_1_6_0_0_3\[3\] -fixed no 282 36
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/counter\[5\] -fixed no 173 64
set_location mss_top_sb_0/CoreUARTapb_0_0/p_NxtPrdataComb.nxtprdata_xhdl7_1_6_0_0_0\[5\] -fixed no 291 36
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/wr_pointer\[0\] -fixed no 200 64
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_lm_0\[24\] -fixed no 339 27
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_0 -fixed no 358 36
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/framing_error_i_RNO -fixed no 166 33
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[4\] -fixed no 335 25
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[17\] -fixed no 366 40
set_location mss_top_sb_0/CoreUARTapb_1_0/p_NxtPrdataComb.nxtprdata_xhdl7_1_6_0_0_0\[0\] -fixed no 289 45
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_lm_0\[5\] -fixed no 334 24
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/framing_error_int_0_sqmuxa_0_a2_2 -fixed no 262 60
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/make_xmit_clock.xmit_cntr_3_1.N_1510_i_i -fixed no 193 42
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/PCLK_count2_RNO\[1\] -fixed no 304 51
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[55\] -fixed no 362 34
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FSMSTA_SYNC_PROC.fsmsta_8_0_iv_1_RNO\[3\] -fixed no 347 63
set_location mss_top_sb_0/CoreUARTapb_0_0/p_CtrlReg1Seq.un5_psel_0_a2_0_a2 -fixed no 294 39
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[90\] -fixed no 347 31
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/sersta_RNO_3\[0\] -fixed no 365 66
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/tx_byte\[5\] -fixed no 168 61
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[119\] -fixed no 379 34
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/wr_pointer\[6\] -fixed no 126 64
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg\[5\] -fixed no 228 67
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/xmit_clock -fixed no 172 73
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_empty_RNO -fixed no 235 36
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/ack_bit_1_sqmuxa_0_a2_1 -fixed no 340 51
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO_11\[3\] -fixed no 379 30
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_enable_reg1\[4\] -fixed no 311 43
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/fifo_read_en0_RNIH9V8 -fixed no 178 63
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_ns_i_0_0_a2_0\[3\] -fixed no 144 63
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_shift.rx_shift_12\[2\] -fixed no 161 15
set_location mss_top_sb_0/CoreUARTapb_0_0/p_NxtPrdataComb.nxtprdata_xhdl7_1_6_0_0_0\[0\] -fixed no 279 39
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serDAT_WRITE_PROC.bsd7_tmp_6_RNO_2 -fixed no 325 45
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift\[4\] -fixed no 159 16
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FSMSTA_SYNC_PROC.fsmsta_8_0_iv_0_RNO_0\[1\] -fixed no 356 60
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr_lm_0\[11\] -fixed no 161 72
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsync\[1\] -fixed no 300 67
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr_lm_0\[10\] -fixed no 200 36
set_location mss_top_sb_0/CoreUARTapb_1_0/p_NxtPrdataComb.nxtprdata_xhdl7_1_6_0_0_0\[5\] -fixed no 296 42
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/xmit_state_RNIDCIK\[4\] -fixed no 174 60
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_byte_xhdl5\[6\] -fixed no 274 70
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/SCLI_ff_reg\[2\] -fixed no 322 64
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte\[5\] -fixed no 139 64
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO\[3\] -fixed no 376 30
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[85\] -fixed no 337 31
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_1\[4\] -fixed no 327 42
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FSMSTA_SYNC_PROC.fsmsta_8_0_iv_0_RNO_4\[1\] -fixed no 350 60
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/receive_shift.rx_shift_12\[0\] -fixed no 276 69
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO_6\[3\] -fixed no 382 30
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_0\[6\] -fixed no 320 36
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/temp_xhdl17_i_o2 -fixed no 278 57
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_state_ns_0_0\[0\] -fixed no 261 60
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/xmit_cnt.xmit_bit_sel_3_i_0_0_o2\[3\] -fixed no 170 60
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg\[2\] -fixed no 229 67
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[4\] -fixed no 350 85
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/rx_dout_reg\[1\] -fixed no 282 46
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[29\] -fixed no 378 88
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsync_ns_i_a3\[6\] -fixed no 303 66
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_3\[5\] -fixed no 331 42
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_0\[2\] -fixed no 327 36
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_4\[7\] -fixed no 361 36
set_location mss_top_sb_0/CoreUARTapb_0_0/p_NxtPrdataComb.nxtprdata_xhdl7_1_6_0_0_3\[4\] -fixed no 284 36
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta_RNIAIK5\[0\] -fixed no 368 63
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0_a2_5_0\[27\] -fixed no 365 39
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_461_i_0_o2_s_0 -fixed no 340 36
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/rd_pointer_RNO\[0\] -fixed no 295 63
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO\[1\] -fixed no 378 30
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[24\] -fixed no 362 43
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[5\] -fixed no 356 85
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_e -fixed no 342 39
set_location mss_top_sb_0/CoreUARTapb_1_0/p_CtrlReg2Seq.un13_psel_0_a2_0_a2 -fixed no 297 42
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_xhdl2_1_7_i_m2_i_m2_am -fixed no 138 63
set_location mss_top_sb_0/CoreUARTapb_0_0/iPRDATA\[2\] -fixed no 281 40
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serSTA_WRITE_PROC.sersta_32_0_0_o2\[4\] -fixed no 367 66
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[52\] -fixed no 349 43
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FSMSTA_SYNC_PROC.fsmsta_8_0_iv_0_RNO\[1\] -fixed no 345 60
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/rd_pointer\[4\] -fixed no 292 64
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/clear_parity_reg -fixed no 165 34
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/counter\[6\] -fixed no 174 64
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/counter\[6\] -fixed no 282 61
set_location mss_top_sb_0/CoreUARTapb_0_0/un1_nxtprdata_xhdl722_i_a2_0_a2_0 -fixed no 314 45
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serDAT_WRITE_PROC.serdat_9_i_m2_i_m2\[3\] -fixed no 343 48
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/rd_pointer\[5\] -fixed no 173 13
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_lm_0\[5\] -fixed no 356 84
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/PCLK_count2_ov_RNO -fixed no 303 51
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_e_1_2 -fixed no 368 36
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/wr_pointer\[0\] -fixed no 128 64
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta_cnst_i_a4\[0\] -fixed no 337 60
set_location mss_top_sb_0/CoreUARTapb_0_0/p_NxtPrdataComb.nxtprdata_xhdl7_1_6_0_0\[6\] -fixed no 297 36
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsync_ns_i_o3_i_o2\[5\] -fixed no 309 66
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/un1_counter_1_axb_0_1 -fixed no 179 36
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/wr_pointer\[5\] -fixed no 281 64
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte\[6\] -fixed no 140 64
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/overflow_reg -fixed no 292 58
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr_lm_0\[5\] -fixed no 203 39
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO_6\[4\] -fixed no 318 33
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_e_0_3 -fixed no 334 45
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/xmit_cntr\[3\] -fixed no 171 73
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/rd_pointer\[6\] -fixed no 198 64
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/sersta_RNO_0\[0\] -fixed no 370 66
set_location mss_top_sb_0/CoreUARTapb_0_0_intr_or_1 -fixed no 274 39
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[115\] -fixed no 312 34
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serDAT_WRITE_PROC.ack_7_u_RNO_0 -fixed no 333 48
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNI7LRB1\[2\] -fixed no 380 39
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/xmit_state_ns_0_0\[5\] -fixed no 192 60
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsync_RNO_0\[4\] -fixed no 310 66
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/SDAO_int_RNO -fixed no 315 57
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNI9D4H5\[2\] -fixed no 379 39
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_a2_3\[6\] -fixed no 339 42
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serSTA_WRITE_PROC.sersta_32_0_0_o2_0\[1\] -fixed no 363 57
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[16\] -fixed no 360 40
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/SCLI_ff_reg\[1\] -fixed no 314 64
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/rd_pointer\[3\] -fixed no 135 70
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/INDELAY_WRITE_PROC.indelay_4\[0\] -fixed no 311 51
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[82\] -fixed no 367 40
set_location mss_top_sb_0/CoreUARTapb_0_0/p_NxtPrdataComb.nxtprdata_xhdl7_1_6_0_0_0\[6\] -fixed no 293 36
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/counter\[3\] -fixed no 279 61
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO_9\[3\] -fixed no 321 30
set_location mss_top_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNINJS6 -fixed no 220 54
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/SDAO_int_1_sqmuxa_0_a4_2 -fixed no 312 57
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[2\] -fixed no 358 82
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[31\] -fixed no 362 28
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/SCLSCL -fixed no 317 64
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[118\] -fixed no 323 34
set_location mss_top_sb_0/CoreUARTapb_0_0_intr_or_0 -fixed no 281 36
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmmod_ns_0_a4_0_1_i_o4\[1\] -fixed no 300 63
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_4\[4\] -fixed no 334 42
set_location mss_top_sb_0/CoreUARTapb_1_0/p_NxtPrdataComb.nxtprdata_xhdl7_1_6_0_a2_5\[4\] -fixed no 293 45
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/un2_temp_xhdl5_0_a2_0_a2_4_RNIGOP21 -fixed no 213 60
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO_11\[2\] -fixed no 350 33
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_a2_15_1\[0\] -fixed no 385 36
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/read_n_hold -fixed no 188 61
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/sercon\[2\] -fixed no 337 46
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_bit_cnt\[0\] -fixed no 264 64
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/receive_count_RNO\[1\] -fixed no 264 60
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/make_xmit_clock.xmit_cntr_3_1.N_1508_i_i -fixed no 171 72
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serSTA_WRITE_PROC.sersta_32_0_0\[4\] -fixed no 360 66
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO_0\[3\] -fixed no 373 30
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/txrdy_int -fixed no 213 61
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO_6\[1\] -fixed no 374 27
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/sersta\[3\] -fixed no 362 61
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNIH5MO2\[2\] -fixed no 372 39
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_lm_0\[15\] -fixed no 313 24
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO_4\[2\] -fixed no 377 33
set_location mss_top_sb_0/CoreUARTapb_0_0/p_NxtPrdataComb.nxtprdata_xhdl7_1_6_0_0_2\[1\] -fixed no 276 36
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_enable_reg1\[1\] -fixed no 303 43
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/CLK_COUNTER1_PROC.PCLK_count1_10\[1\] -fixed no 313 51
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/data_out_xhdl1\[0\] -fixed no 164 13
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m1_0_a2_1_0 -fixed no 323 39
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/indelay\[3\] -fixed no 308 52
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[94\] -fixed no 321 31
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[13\] -fixed no 355 85
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/rx_dout_reg\[4\] -fixed no 284 46
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_lm_0\[4\] -fixed no 350 84
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serCON_WRITE_PROC.un5_penable_0_a2_1_a2 -fixed no 331 45
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0\[4\] -fixed no 326 42
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_4\[6\] -fixed no 346 42
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_lm_0\[4\] -fixed no 335 24
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serDAT_WRITE_PROC.bsd7_tmp_6_RNO -fixed no 324 51
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_xhdl2_1_7_i_m2_i_m2_bm -fixed no 132 63
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta_RNO_4\[2\] -fixed no 344 60
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt\[1\] -fixed no 169 31
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/receive_count_RNO\[3\] -fixed no 252 60
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[27\] -fixed no 364 31
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_5\[1\] -fixed no 346 39
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FRAMESYNC_WRITE_PROC.framesync_7_enl\[0\] -fixed no 320 57
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta\[0\] -fixed no 337 64
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/SCLO_int -fixed no 317 61
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/counter\[0\] -fixed no 171 37
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr\[2\] -fixed no 212 40
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO_1\[2\] -fixed no 357 45
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/fifo_read_en0_RNII7J2 -fixed no 214 60
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serdat\[0\] -fixed no 341 49
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO_1\[3\] -fixed no 385 30
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/counter_RNICE1S\[0\] -fixed no 183 36
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/wr_pointer\[2\] -fixed no 158 13
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNI31UG5\[2\] -fixed no 352 36
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/data_out_xhdl1\[4\] -fixed no 156 13
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg\[7\] -fixed no 279 37
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[59\] -fixed no 368 34
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg\[4\] -fixed no 231 67
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt_RNO\[0\] -fixed no 170 30
set_location mss_top_sb_0/CORERESETP_0/un6_fic_2_apb_m_preset_n_clk_base -fixed no 288 72
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/fifo_read_en0_1_i_a3_i_0 -fixed no 195 60
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m1_e_0_0 -fixed no 316 36
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_RNIK7S11\[18\] -fixed no 375 87
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/tx_xhdl2 -fixed no 178 61
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr\[6\] -fixed no 167 70
set_location mss_top_sb_0/corepwm_0_0/PWM_STRETCH\[1\] -fixed no 316 40
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serSTA_WRITE_PROC.un27_si_int -fixed no 368 57
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m1_0_a2_3 -fixed no 340 39
set_location mss_top_sb_0/CoreUARTapb_0_0/controlReg1\[4\] -fixed no 285 37
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_lm_0\[25\] -fixed no 368 27
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmmod_ns_i_o3\[2\] -fixed no 302 57
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int\[3\] -fixed no 376 31
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_a2_4\[1\] -fixed no 327 39
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_xhdl2_3_iv_i_a2_0_a2 -fixed no 158 63
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[1\] -fixed no 318 25
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/xmit_state\[1\] -fixed no 192 61
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/PCLK_count2_ov_0_sqmuxa_i_o4_1 -fixed no 301 66
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_e_8 -fixed no 338 39
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_lm_0\[17\] -fixed no 337 27
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2\[6\] -fixed no 347 42
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[24\] -fixed no 375 88
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_lm_0\[3\] -fixed no 316 24
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_0_a2_5_0_0 -fixed no 359 39
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta_RNI6VTG\[4\] -fixed no 365 60
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/INDELAY_WRITE_PROC.un5_fsmsync -fixed no 309 51
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/sercon\[7\] -fixed no 343 37
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_e_0_5 -fixed no 318 42
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/rd_pointer_RNO\[0\] -fixed no 140 69
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsync_ns_0_0_a2\[0\] -fixed no 293 60
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serDAT_WRITE_PROC.serdat_9_i_m2_i_m2\[6\] -fixed no 334 48
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_e_1 -fixed no 342 36
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/clear_parity_en_xhdl3 -fixed no 156 34
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/counter_0_sqmuxa_0_a2_i -fixed no 287 60
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[89\] -fixed no 339 31
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/data_out_xhdl1\[7\] -fixed no 131 64
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr\[1\] -fixed no 162 73
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[30\] -fixed no 364 28
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state\[1\] -fixed no 166 64
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta_RNIJVE8\[4\] -fixed no 350 66
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_2\[5\] -fixed no 342 42
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/un1_fifo_write_0_a2 -fixed no 292 57
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_0_1\[7\] -fixed no 331 36
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_a2_5\[2\] -fixed no 320 39
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/rxrdy_xhdl4_RNO -fixed no 160 33
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/temp_xhdl17_i_a2 -fixed no 289 57
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg\[6\] -fixed no 289 37
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[13\] -fixed no 381 37
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serDAT_WRITE_PROC.serdat_9_i_m2_i_m2\[7\] -fixed no 329 48
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/xmit_pulse_0_o2 -fixed no 179 60
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/data_out_xhdl1\[6\] -fixed no 272 64
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serCON_WRITE_PROC.un93_ens1 -fixed no 327 57
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmdet_RNO\[6\] -fixed no 306 63
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr_lm_0\[5\] -fixed no 164 72
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift\[1\] -fixed no 156 16
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/xmit_state_RNO\[0\] -fixed no 196 60
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[20\] -fixed no 364 85
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FSMSTA_SYNC_PROC.un53_fsmdet -fixed no 311 60
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/rx_dout_reg\[0\] -fixed no 278 46
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[97\] -fixed no 311 34
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_0_a2_5_0 -fixed no 356 39
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_a2_16_RNI2RJC5\[0\] -fixed no 367 36
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/bsd7 -fixed no 335 52
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO_11\[1\] -fixed no 374 36
set_location mss_top_sb_0/CoreUARTapb_0_0/controlReg2\[6\] -fixed no 293 37
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/un1_counter_0_sqmuxa_0_x2_i_o2_0_x_RNIE98T\[6\] -fixed no 286 60
set_location mss_top_sb_0/CoreUARTapb_0_0/p_NxtPrdataComb.nxtprdata_xhdl7_1_6_0_a2_9\[2\] -fixed no 280 36
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[48\] -fixed no 354 43
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_a2_16_RNISM681\[0\] -fixed no 369 36
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/counter\[0\] -fixed no 276 61
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/wr_pointer\[3\] -fixed no 279 64
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg\[3\] -fixed no 232 67
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsync\[6\] -fixed no 308 64
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_lm_0\[19\] -fixed no 373 87
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmmod_ns_0_0_a4_3_0\[3\] -fixed no 301 57
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_a1\[3\] -fixed no 344 36
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FSMSTA_SYNC_PROC.un54_fsmdet -fixed no 329 60
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_ns_0_0\[0\] -fixed no 167 63
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3\[5\] -fixed no 343 42
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmmod\[3\] -fixed no 297 58
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_xhdl5\[2\] -fixed no 165 16
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_lm_0\[27\] -fixed no 366 27
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/bsd7_tmp -fixed no 325 52
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/sersta\[2\] -fixed no 364 61
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_e_0_0_0 -fixed no 337 45
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_6\[3\] -fixed no 313 36
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_a2_4\[0\] -fixed no 321 39
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr\[10\] -fixed no 200 37
set_location mss_top_sb_0/CoreUARTapb_1_0/p_NxtPrdataComb.nxtprdata_xhdl7_1_6_0_0_3_0\[3\] -fixed no 295 45
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_state_ns_0_0_0_o2\[0\] -fixed no 173 30
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/make_xmit_clock.un36_baud_clock_int_0_a4_0_a2 -fixed no 192 42
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FSMSTA_SYNC_PROC.fsmsta_8_0_iv_3_RNO\[0\] -fixed no 344 63
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m1_e_7_1 -fixed no 357 48
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[26\] -fixed no 356 40
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[11\] -fixed no 368 43
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int7_i_o2_1_11 -fixed no 343 27
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_ns_0_0\[5\] -fixed no 166 63
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/SDAI_ff_reg\[1\] -fixed no 314 52
set_location mss_top_sb_0/CoreUARTapb_0_0/controlReg2\[2\] -fixed no 286 40
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/xmit_bit_sel\[1\] -fixed no 177 61
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/SCLO_int_RNI96C8 -fixed no 322 60
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg_1_sqmuxa_3_0_a2_0_a2 -fixed no 365 36
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/SDAO_INT_WRITE_PROC.un25_fsmsta_1_0_0_o2 -fixed no 349 57
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[122\] -fixed no 382 34
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/SDAO_int -fixed no 315 58
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_RNIB95R1\[10\] -fixed no 366 81
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_xhdl2_1_7_i_m2_i_m2_am_1_1 -fixed no 136 63
set_location mss_top_sb_0/CoreUARTapb_1_0/controlReg2\[3\] -fixed no 295 46
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/data_out_xhdl1\[5\] -fixed no 148 67
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_lm_0\[10\] -fixed no 349 84
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[7\] -fixed no 354 31
set_location mss_top_sb_0/corepwm_0_0/PWM_STRETCH\[3\] -fixed no 312 37
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[75\] -fixed no 350 37
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_state_ns_0_0_o2\[0\] -fixed no 268 63
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/data_out_xhdl1\[2\] -fixed no 120 64
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_byte_xhdl5\[4\] -fixed no 282 70
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/counter\[1\] -fixed no 169 64
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNI6KRB1\[2\] -fixed no 335 39
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serDAT_WRITE_PROC.ack_7_u -fixed no 330 48
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/un1_counter_0_sqmuxa_0_x2_i_o2_0_sx\[6\] -fixed no 280 57
set_location mss_top_sb_0/CoreUARTapb_1_0/controlReg3\[0\] -fixed no 293 46
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/data_out_xhdl1\[6\] -fixed no 185 61
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/sersta_RNO\[2\] -fixed no 364 60
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmmod_ns_0_a4_0\[1\] -fixed no 323 63
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[123\] -fixed no 357 43
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr\[0\] -fixed no 215 40
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/adrcomp_2_sqmuxa_i_a4_8 -fixed no 338 48
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_4\[3\] -fixed no 315 36
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/rd_pointer\[4\] -fixed no 136 70
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/sersta_RNO_0\[3\] -fixed no 366 60
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr_lm_0\[8\] -fixed no 201 36
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FSMSTA_SYNC_PROC.un136_framesync_RNI6AB62 -fixed no 342 66
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_lm_0\[31\] -fixed no 362 27
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNIDVJO2\[2\] -fixed no 360 39
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/data_out_xhdl1\[0\] -fixed no 187 61
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/un1_counter_1_axb_0_1 -fixed no 285 57
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/rd_pointer\[6\] -fixed no 294 64
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta_nxt_cnst_i_0_0\[0\] -fixed no 363 63
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta_nxt_cnst_i\[2\] -fixed no 348 63
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[2\] -fixed no 320 25
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_xhdl5\[5\] -fixed no 164 16
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/xmit_state\[3\] -fixed no 180 61
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FSMSTA_SYNC_PROC.fsmsta_8_0_iv_2_RNO_0\[3\] -fixed no 342 60
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsync\[7\] -fixed no 303 64
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_lm_0\[3\] -fixed no 357 81
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/data_out_xhdl1\[2\] -fixed no 284 64
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/tx_hold_reg\[1\] -fixed no 234 61
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/xmit_sm.un5_xmit_pulse_i_a3_0_a2_i -fixed no 194 60
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/SDAInt -fixed no 323 52
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg\[5\] -fixed no 290 37
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/data_out_xhdl1_0_sqmuxa -fixed no 168 36
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/rd_pointer\[0\] -fixed no 295 64
set_location mss_top_sb_0/CoreUARTapb_0_0/controlReg1\[3\] -fixed no 287 37
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsync\[3\] -fixed no 307 64
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_1_1\[1\] -fixed no 344 39
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int7_i_o2_1_3 -fixed no 344 33
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/sersta_RNO_1\[0\] -fixed no 363 66
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state\[3\] -fixed no 165 64
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_xhdl5_1_sqmuxa_0_a3_0_a2_0_a2 -fixed no 156 33
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FSMSYNC_SYNC_PROC.un141_ens1_2 -fixed no 305 66
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_2\[6\] -fixed no 340 42
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/framing_error_i -fixed no 269 61
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsync_RNO\[6\] -fixed no 308 63
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[96\] -fixed no 375 37
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/SDAI_ff_reg\[0\] -fixed no 322 52
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/receive_shift.rx_shift_12\[1\] -fixed no 277 69
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/SCLI_ff_reg\[0\] -fixed no 323 61
set_location mss_top_sb_0/CoreUARTapb_1_0/controlReg2\[6\] -fixed no 292 43
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[38\] -fixed no 360 43
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/receive_count\[3\] -fixed no 252 61
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr\[8\] -fixed no 163 76
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta_RNO_3\[2\] -fixed no 332 60
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr_lm_0\[4\] -fixed no 197 39
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[72\] -fixed no 322 31
set_location mss_top_sb_0/CoreUARTapb_0_0/controlReg1\[5\] -fixed no 298 37
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/rxrdy_xhdl4 -fixed no 290 58
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int7_i_a2 -fixed no 345 27
set_location mss_top_sb_0/CoreUARTapb_0_0/p_NxtPrdataComb.nxtprdata_xhdl7_1_6_0_0_0\[1\] -fixed no 276 39
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/make_xmit_clock.un36_baud_clock_int_0_a4_0_a2 -fixed no 172 72
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_lm_0\[28\] -fixed no 366 84
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[101\] -fixed no 326 34
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta_nxt_cnst_i_0_0_o2\[0\] -fixed no 361 63
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/rd_pointer\[1\] -fixed no 169 13
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/counter_RNIJT0G\[3\] -fixed no 181 36
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[40\] -fixed no 350 34
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_state_ns_i_i\[1\] -fixed no 163 30
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_lm_0\[25\] -fixed no 367 84
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m1_0_a2_2 -fixed no 328 36
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_state_ns_0_0_0\[0\] -fixed no 156 30
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_xhdl5\[1\] -fixed no 162 16
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/rx_dout_reg\[7\] -fixed no 281 46
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/SCLINT_WRITE_PROC.SCLI_ff_reg_3\[0\] -fixed no 323 60
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/data_out_xhdl1\[0\] -fixed no 145 67
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/xmit_bit_sel_RNO\[1\] -fixed no 177 60
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[27\] -fixed no 362 85
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serDAT_WRITE_PROC.un91_fsmsta_0 -fixed no 337 51
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/adrcomp_2_sqmuxa_i_o2_1_RNO -fixed no 360 57
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_shift.rx_shift_12\[4\] -fixed no 159 15
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/SDAI_ff_reg\[2\] -fixed no 315 52
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[120\] -fixed no 359 40
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/sercon\[3\] -fixed no 325 61
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/PCLK_count1_RNIJI2R\[1\] -fixed no 316 51
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/adrcomp -fixed no 324 61
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/wr_pointer\[5\] -fixed no 209 64
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_state\[0\] -fixed no 156 31
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNI3NLO2\[2\] -fixed no 381 39
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/rxrdy_xhdl4_RNO -fixed no 290 57
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/un1_counter_0_sqmuxa_0_x2_i_m2_ns_1\[6\] -fixed no 180 36
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_a2_15\[0\] -fixed no 319 39
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/starto_en_1_sqmuxa_i_o2 -fixed no 303 57
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[4\] -fixed no 357 37
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/tx_byte\[7\] -fixed no 179 61
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[68\] -fixed no 317 31
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/fifo_write_xhdl6 -fixed no 287 58
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/nedetect_RNO -fixed no 318 63
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[23\] -fixed no 362 31
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta_nxt_cnst_i_0_0_a2_3\[0\] -fixed no 356 63
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNI1TRG5\[2\] -fixed no 350 36
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[30\] -fixed no 368 85
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/PCLK_count2\[0\] -fixed no 300 52
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_ns_0_0_a2_0_5\[0\] -fixed no 177 63
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/counter\[5\] -fixed no 209 61
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[3\] -fixed no 316 25
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/xmit_state_ns_0_0\[0\] -fixed no 193 60
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_byte_xhdl5\[7\] -fixed no 275 70
set_location mss_top_sb_0/CoreUARTapb_1_0/p_NxtPrdataComb.nxtprdata_xhdl7_1_6_0_0_2\[0\] -fixed no 276 45
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[9\] -fixed no 355 31
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_lm_0\[0\] -fixed no 376 33
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/clear_parity_reg -fixed no 270 61
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/counter\[2\] -fixed no 170 64
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/wr_pointer\[4\] -fixed no 208 64
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/tx_hold_reg\[7\] -fixed no 236 67
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PSELSBUS_0_a2_0_0_RNIJD1H4\[1\] -fixed no 355 39
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/data_out_xhdl1\[4\] -fixed no 191 61
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/xmit_bit_sel_RNO\[3\] -fixed no 182 60
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO_1\[4\] -fixed no 315 33
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/rx_dout_reg_empty -fixed no 295 58
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m1_0_a2_12_0 -fixed no 315 39
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_shift.rx_shift_12\[6\] -fixed no 156 18
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift\[3\] -fixed no 157 16
set_location mss_top_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNINJS6/U0_RGB1 -fixed no 219 87
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_lm_0\[16\] -fixed no 359 84
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/rd_pointer\[1\] -fixed no 289 64
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serDAT_WRITE_PROC.bsd7_8_m_ns_RNO_3 -fixed no 342 51
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FSMSTA_SYNC_PROC.fsmsta_8_1_iv_0\[4\] -fixed no 341 60
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[21\] -fixed no 361 31
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FRAMESYNC_WRITE_PROC.un25_framesync -fixed no 311 57
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr\[7\] -fixed no 166 70
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNI792H5\[2\] -fixed no 386 33
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serDAT_WRITE_PROC.bsd7_tmp_6s2_0_0 -fixed no 326 51
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/PCLK_count2_ov_0_sqmuxa_i_o4_3 -fixed no 315 60
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serSTA_WRITE_PROC.sersta_32_0_0\[1\] -fixed no 360 60
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/counter\[3\] -fixed no 207 61
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/adrcomp_2_sqmuxa_i_o2_0 -fixed no 334 57
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/rd_pointer\[2\] -fixed no 290 64
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr\[10\] -fixed no 164 76
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serdat\[2\] -fixed no 340 49
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/INDELAY_WRITE_PROC.indelay_4\[3\] -fixed no 308 51
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta_nxt_cnst_i_0_0_a2_2\[0\] -fixed no 371 63
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO_12\[2\] -fixed no 350 42
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[19\] -fixed no 373 88
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_a2_4_4_1\[0\] -fixed no 394 36
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr_lm_0\[8\] -fixed no 163 75
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_a2_7_0\[6\] -fixed no 331 48
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serCON_WRITE_PROC.un16_ens1_1 -fixed no 334 60
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serSTA_WRITE_PROC.sersta_32_0_0_a2_0\[4\] -fixed no 362 66
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/indelay\[2\] -fixed no 306 52
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/fifo_write_tx_RNO -fixed no 231 60
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_shift.rx_shift_12\[1\] -fixed no 156 15
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[109\] -fixed no 382 37
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/rx_dout_reg_empty_1_sqmuxa_i_0_0 -fixed no 288 57
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/data_out_xhdl1\[1\] -fixed no 163 13
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serDAT_WRITE_PROC.un91_fsmsta_0_o2_i_o2_0_RNILA041 -fixed no 339 51
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_461_i_0_o2_s -fixed no 324 45
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FSMSTA_SYNC_PROC.un136_framesync -fixed no 336 60
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr\[7\] -fixed no 213 40
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/fifo_write_tx -fixed no 231 61
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\] -fixed no 317 39
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/adrcompen -fixed no 347 58
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta_nxt_cnst_i_RNO\[2\] -fixed no 351 63
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr_lm_0\[11\] -fixed no 199 39
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FSMSTA_SYNC_PROC.fsmsta_8_0_iv_3\[0\] -fixed no 336 63
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[79\] -fixed no 355 37
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[93\] -fixed no 341 31
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FSMSTA_SYNC_PROC.un54_fsmdet_RNIL7MT -fixed no 326 60
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FSMSTA_SYNC_PROC.fsmsta_8_0_iv\[1\] -fixed no 341 63
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/un1_counter_0_sqmuxa_0_x2_i_m2\[6\] -fixed no 283 57
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/wr_pointer\[5\] -fixed no 161 13
set_location mss_top_sb_0/CoreUARTapb_0_0/p_NxtPrdataComb.nxtprdata_xhdl7_1_6_0_0\[5\] -fixed no 292 36
set_location mss_top_sb_0/CoreUARTapb_0_0/p_NxtPrdataComb.nxtprdata_xhdl7_1_6_0_a2_14\[0\] -fixed no 299 42
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta_RNIL1F8\[4\] -fixed no 343 63
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/counter\[4\] -fixed no 175 37
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_byte_xhdl5\[0\] -fixed no 284 70
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[30\] -fixed no 373 34
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte\[2\] -fixed no 143 64
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/rxrdy_xhdl4 -fixed no 160 34
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/sync_update_0_sqmuxa_0_a2_0_a2_0 -fixed no 312 45
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_lm_0\[21\] -fixed no 376 87
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO_3\[4\] -fixed no 326 33
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m1_0_a2_0_0 -fixed no 314 39
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/counter\[6\] -fixed no 210 61
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmdet_RNO\[2\] -fixed no 304 60
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmmod_ns_0_o3_1_i_a2_RNI21FB2\[3\] -fixed no 332 57
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO_9\[4\] -fixed no 323 33
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/xmit_cntr\[1\] -fixed no 195 43
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serDAT_WRITE_PROC.bsd7_8_m_ns_RNO_4 -fixed no 344 51
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta_RNO\[2\] -fixed no 346 63
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/rd_pointer\[3\] -fixed no 171 13
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serDAT_WRITE_PROC.bsd7_8_m_ns -fixed no 335 51
set_location mss_top_sb_0/CoreUARTapb_0_0/controlReg2\[1\] -fixed no 276 40
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO_7\[2\] -fixed no 349 33
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/nedetect -fixed no 321 64
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr_lm_0\[4\] -fixed no 156 72
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[44\] -fixed no 377 37
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serCON_WRITE_PROC.sercon_8_2\[4\] -fixed no 305 57
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg\[6\] -fixed no 235 67
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_clock_int -fixed no 201 40
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg\[2\] -fixed no 280 37
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[14\] -fixed no 315 25
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/rd_pointer\[0\] -fixed no 175 13
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[91\] -fixed no 340 31
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serCON_WRITE_PROC.un81_ens1 -fixed no 330 60
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/reg_write.un1_csn_0_a2_2_a2_0 -fixed no 390 36
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/xmit_state_ns_0_0_a2_0_4\[0\] -fixed no 212 60
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_xhdl5\[4\] -fixed no 163 16
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/framesync\[2\] -fixed no 338 58
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[60\] -fixed no 348 34
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_a2_0\[5\] -fixed no 317 42
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/make_xmit_clock.xmit_cntr_3_1.N_1473_i_i -fixed no 195 42
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO_3\[2\] -fixed no 360 42
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serCON_WRITE_PROC.un76_ens1 -fixed no 322 57
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr_one_RNIEJAA -fixed no 197 42
set_location mss_top_sb_0/CORERESETP_0/mss_ready_state -fixed no 288 73
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/clear_framing_error_reg0 -fixed no 272 61
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg_1_sqmuxa_1_0_a2_0_a2 -fixed no 331 39
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_RNIIC021\[30\] -fixed no 360 84
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsync_RNO\[2\] -fixed no 302 66
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_a2_13\[0\] -fixed no 318 36
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/PCLK_count2\[1\] -fixed no 304 52
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/UG09.make_baud_cntr_one.un1_baud_cntr_i_o4_8 -fixed no 202 36
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/data_out_xhdl1\[0\] -fixed no 276 64
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count_RNO\[3\] -fixed no 157 30
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/tx_hold_reg\[0\] -fixed no 230 61
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m1_e_8 -fixed no 328 42
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/rd_pointer\[6\] -fixed no 138 70
set_location mss_top_sb_0/CoreUARTapb_0_0/controlReg2\[0\] -fixed no 279 40
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsync\[4\] -fixed no 304 67
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0\[1\] -fixed no 347 39
set_location mss_top_sb_0/CoreUARTapb_1_0/p_NxtPrdataComb.nxtprdata_xhdl7_1_6_0_0\[0\] -fixed no 292 45
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/tx_hold_reg\[5\] -fixed no 234 67
set_location mss_top_sb_0/CoreUARTapb_1_0/iPRDATA\[7\] -fixed no 294 43
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[105\] -fixed no 331 34
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FSMSTA_SYNC_PROC.fsmsta_8_0_iv_1_RNO\[0\] -fixed no 306 60
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/sersta\[4\] -fixed no 360 67
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_empty_RNI0DIH -fixed no 229 36
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int7_i_o2_1_14 -fixed no 344 27
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/indelay\[1\] -fixed no 302 52
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmdet\[5\] -fixed no 308 61
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_xhdl5\[6\] -fixed no 158 19
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[9\] -fixed no 359 88
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_lm_0\[30\] -fixed no 364 27
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/PCLK_count1_ov_RNO -fixed no 310 51
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/temp_xhdl17_i_o2_0_3 -fixed no 281 57
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FSMSYNC_SYNC_PROC.un135_ens1_1_a4_0 -fixed no 349 66
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_state_ns_i_a3_0_4_a2\[1\] -fixed no 157 33
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FSMSTA_SYNC_PROC.fsmsta_8_0_iv_i\[0\] -fixed no 337 63
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/wr_pointer\[3\] -fixed no 123 64
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO_1\[1\] -fixed no 373 27
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_lm_0\[11\] -fixed no 312 24
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_a2_2_0\[3\] -fixed no 309 36
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/xmit_bit_sel\[0\] -fixed no 176 61
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/tx_hold_reg\[3\] -fixed no 230 67
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/adrcomp_RNO -fixed no 324 60
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsync_ns_0_0_o2\[0\] -fixed no 297 60
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[108\] -fixed no 378 37
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/rd_pointer\[1\] -fixed no 193 64
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/SDAO_int_RNO_1 -fixed no 318 57
set_location mss_top_sb_0/CoreUARTapb_0_0/p_NxtPrdataComb.nxtprdata_xhdl7_1_6_0_0\[1\] -fixed no 282 39
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/indelay\[0\] -fixed no 311 52
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsync_ns_0_0\[0\] -fixed no 303 63
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/un1_counter_0_sqmuxa_0_x2_i_o2_0\[6\] -fixed no 277 57
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_bit_cnt\[3\] -fixed no 266 64
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/data_out_xhdl1\[7\] -fixed no 170 37
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int7_i_o2_1_17 -fixed no 346 33
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/xmit_state_RNO\[3\] -fixed no 180 60
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO_4\[1\] -fixed no 371 30
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/un2_framesync_1_1.CO0 -fixed no 340 57
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO_2\[1\] -fixed no 380 30
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FRAMESYNC_WRITE_PROC.framesync_7_e2 -fixed no 333 57
set_location mss_top_sb_0/CoreUARTapb_0_0/p_CtrlReg2Seq.un13_psel_0_a2_0_a2 -fixed no 292 39
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta_nxt_cnst_i_0\[2\] -fixed no 364 63
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serDAT_WRITE_PROC.bsd7_tmp_6_RNO_1 -fixed no 327 51
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/UG09.make_baud_cntr_one.un1_baud_cntr_i_i_a2 -fixed no 158 72
set_location mss_top_sb_0/corepwm_0_0/PWM_STRETCH_0_sqmuxa_0_a2_0_a2 -fixed no 315 42
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt_RNO\[3\] -fixed no 168 30
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNI5JRB1\[2\] -fixed no 357 39
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[24\] -fixed no 339 28
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/un1_framing_error_i4_i_0 -fixed no 270 60
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/ack_bit_1_sqmuxa_0_a2_2 -fixed no 327 45
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/fifo_read_en0 -fixed no 195 61
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta_nxt_cnst_i_0_0_1\[0\] -fixed no 360 63
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg\[3\] -fixed no 277 37
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/SDAO_INT_WRITE_PROC.un25_fsmsta_1_0_0_o2_1 -fixed no 357 57
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rcv_cnt.receive_count_3_i_a2\[0\] -fixed no 254 60
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/xmit_bit_sel\[2\] -fixed no 175 61
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[16\] -fixed no 317 25
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_xhdl2 -fixed no 158 64
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_2\[2\] -fixed no 322 39
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/wr_pointer\[1\] -fixed no 277 64
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/data_out_xhdl1\[7\] -fixed no 271 64
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/framing_error_int -fixed no 266 61
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[47\] -fixed no 377 34
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serdat_1_sqmuxa_1_0 -fixed no 325 48
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[21\] -fixed no 376 88
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[14\] -fixed no 348 85
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serDAT_WRITE_PROC.ack_7_u_RNO -fixed no 328 48
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count\[3\] -fixed no 157 31
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[112\] -fixed no 351 37
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serCON_WRITE_PROC.un60_ens1_0_x2_0_x2 -fixed no 323 57
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNICD1H5\[2\] -fixed no 387 39
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_filtered.m3_0_o2_i_o2 -fixed no 164 30
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_clock_int_RNO -fixed no 201 39
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serDAT_WRITE_PROC.bsd7_8_m_ns_RNO_6 -fixed no 334 51
set_location mss_top_sb_0/CoreUARTapb_1_0/p_NxtPrdataComb.nxtprdata_xhdl7_1_6_0_0\[1\] -fixed no 290 45
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/make_xmit_clock.xmit_cntr_3_1.SUM_0_x3_i_o2\[1\] -fixed no 196 42
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta_cnst_i_a4_0\[0\] -fixed no 336 48
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/receive_shift.rx_shift_12\[6\] -fixed no 265 69
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[34\] -fixed no 348 40
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/SDAO_INT_WRITE_PROC.un33_fsmsta_0_o2 -fixed no 337 57
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/un1_counter_0_sqmuxa_0_x2_i_o2_0_x_RNIHOT42\[6\] -fixed no 283 60
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/make_xmit_clock.xmit_cntr_3_1.SUM_0_x3_0_x2\[0\] -fixed no 174 72
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_lm_0\[21\] -fixed no 336 24
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/make_xmit_clock.xmit_cntr_3_1.N_1478_i_i -fixed no 168 72
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta_RNIHTE8\[4\] -fixed no 361 60
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_a2_0\[4\] -fixed no 312 42
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/FRAMESYNC_WRITE_PROC.framesync_7_enl_am\[3\] -fixed no 326 57
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNI5PLO2\[2\] -fixed no 380 33
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[10\] -fixed no 349 85
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/rd_pointer\[4\] -fixed no 172 13
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_xhdl5\[3\] -fixed no 166 16
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[113\] -fixed no 351 40
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_output_select.1.PWM_output_generation.PWM_int_7_f0_37_i_0_0_o2_4 -fixed no 343 24
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/tx_byte\[1\] -fixed no 170 61
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/data_out_xhdl1_0_sqmuxa -fixed no 155 66
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/rx_state_ns_0_x3_0_x2_i_x2\[1\] -fixed no 230 36
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt\[0\] -fixed no 170 31
set_location mss_top_sb_0/CoreUARTapb_0_0/p_NxtPrdataComb.nxtprdata_xhdl7_1_6_0_0_0\[2\] -fixed no 277 39
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/receive_shift.rx_shift_12\[5\] -fixed no 281 69
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNI5RNO2\[2\] -fixed no 375 39
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m1_0_a2_9_0 -fixed no 311 36
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[58\] -fixed no 381 34
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/xmit_bit_sel\[3\] -fixed no 184 61
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/SDAO_INT_WRITE_PROC.un70_fsmsta_0_a2 -fixed no 321 57
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/data_out_xhdl1\[5\] -fixed no 190 61
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/xmit_cntr\[1\] -fixed no 173 73
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/sersta_RNO_0\[2\] -fixed no 367 60
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[64\] -fixed no 372 37
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte\[1\] -fixed no 136 64
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/ack_bit -fixed no 326 52
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_0_a2_7_0 -fixed no 358 39
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_shift\[5\] -fixed no 281 70
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/un2_temp_xhdl5_0_a2_0_a2_4 -fixed no 211 60
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/fifo_write_tx_RNO -fixed no 228 60
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta_cnst_i_o4_5\[0\] -fixed no 339 48
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/reg_write.un1_csn_0_a2_1_a2 -fixed no 235 60
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_state_ns_i_i_o2\[1\] -fixed no 260 60
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/data_out_xhdl1\[1\] -fixed no 283 64
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNIDD0H5\[2\] -fixed no 391 33
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[26\] -fixed no 365 28
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_state_ns_i_i\[1\] -fixed no 274 60
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/rd_pointer\[6\] -fixed no 174 13
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr\[9\] -fixed no 203 37
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/SDAO_INT_WRITE_PROC.un25_fsmsta_0 -fixed no 352 60
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/xmit_state\[0\] -fixed no 196 61
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/wr_pointer\[4\] -fixed no 280 64
set_location mss_top_sb_0/CoreUARTapb_1_0/p_NxtPrdataComb.nxtprdata_xhdl7_1_6_0_0_2\[1\] -fixed no 277 45
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/receive_count_RNO\[2\] -fixed no 263 60
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/rx_dout_reg\[3\] -fixed no 287 46
set_location mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[88\] -fixed no 349 40
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/sersta\[1\] -fixed no 360 61
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/clear_parity_en_xhdl3 -fixed no 267 61
set_location mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNI990H5\[2\] -fixed no 376 39
set_location mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsync_ns_i_0_a4_0\[2\] -fixed no 305 63
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8_Q_0_inst -fixed no 144 11
set_location mss_top_sb_0/CCC_0/CCC_INST -fixed no 372 92
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8_Q_0_inst -fixed no 108 68
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8_Q_0_inst -fixed no 264 68
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8_Q_0_inst -fixed no 180 68
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_cry_1_0\[30\] -fixed no 348 27
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_cry_1\[30\] -fixed no 324 27
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_s_121 -fixed no 348 81
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/rd_pointer_s_119 -fixed no 168 12
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/wr_pointer_s_120 -fixed no 156 12
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_output_select.4.PWM_output_generation.un145_pwm_enable_reg_0_I_1 -fixed no 327 33
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr_cry\[0\] -fixed no 204 39
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/un1_counter_1_cry_0 -fixed no 204 60
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_s_122 -fixed no 324 24
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/un1_counter_1_cry_0 -fixed no 168 63
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_cry_1\[15\] -fixed no 312 27
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/un1_counter_1_cry_0 -fixed no 276 60
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/rd_pointer_s_117 -fixed no 132 69
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/un1_counter_1_cry_0 -fixed no 171 36
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_output_select.1.PWM_output_generation.un31_pwm_enable_reg_0_I_1 -fixed no 351 30
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/wr_pointer_s_118 -fixed no 120 63
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_cry_1\[30\] -fixed no 360 87
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_output_select.2.PWM_output_generation.un69_pwm_enable_reg_0_I_1 -fixed no 351 33
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_cry_1_0\[30\] -fixed no 369 84
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/wr_pointer_s_114 -fixed no 204 63
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr_cry_1\[11\] -fixed no 156 75
set_location mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_output_select.3.PWM_output_generation.un107_pwm_enable_reg_0_I_1 -fixed no 327 30
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/wr_pointer_s_116 -fixed no 276 63
set_location mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_cry_1\[15\] -fixed no 348 87
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/rd_pointer_s_113 -fixed no 192 63
set_location mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr_cry_1\[11\] -fixed no 192 36
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/rd_pointer_s_115 -fixed no 288 63
set_location mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr_cry\[0\] -fixed no 156 69
