Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Fri Nov 03 17:31:32 2017
| Host         : LAPTOP-BIJJ0SCS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file AUDIO_FX_TOP_timing_summary_routed.rpt -rpx AUDIO_FX_TOP_timing_summary_routed.rpx
| Design       : AUDIO_FX_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 10 register/latch pins with no clock driven by root clock pin: clk16/nolabel_line31/CLKVAR_reg/C (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: clk20k/CLK20K_reg/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: clk3/nolabel_line31/CLKVAR_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk50m/CLK50M_reg/C (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: clk700/nolabel_line31/CLKVAR_reg/C (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: keyboard/CLK50MHZ_reg/C (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: keyboard/uut/db_clk/O_reg/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: keyboard/uut/keycode_reg[0]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: keyboard/uut/keycode_reg[1]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: keyboard/uut/keycode_reg[2]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: keyboard/uut/keycode_reg[3]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: keyboard/uut/keycode_reg[4]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: keyboard/uut/keycode_reg[5]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: keyboard/uut/keycode_reg[6]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: keyboard/uut/keycode_reg[7]/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: u1/sclk_reg/C (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: u2/clk_counter_reg[0]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 238 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.324        0.000                      0                 1130        0.104        0.000                      0                 1130        4.500        0.000                       0                   576  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.324        0.000                      0                 1130        0.104        0.000                      0                 1130        4.500        0.000                       0                   576  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.324ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.324ns  (required time - arrival time)
  Source:                 clk20k/COUNT_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk20k/COUNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.105ns  (logic 1.076ns (26.214%)  route 3.029ns (73.786%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.553     5.074    clk20k/CLK_IBUF_BUFG
    SLICE_X32Y53         FDRE                                         r  clk20k/COUNT_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  clk20k/COUNT_reg[24]/Q
                         net (fo=2, routed)           0.814     6.344    clk20k/COUNT_reg_n_0_[24]
    SLICE_X33Y54         LUT4 (Prop_lut4_I1_O)        0.124     6.468 f  clk20k/COUNT[31]_i_12/O
                         net (fo=1, routed)           0.404     6.872    clk20k/COUNT[31]_i_12_n_0
    SLICE_X33Y53         LUT5 (Prop_lut5_I4_O)        0.124     6.996 f  clk20k/COUNT[31]_i_11/O
                         net (fo=1, routed)           0.296     7.292    clk20k/COUNT[31]_i_11_n_0
    SLICE_X33Y51         LUT6 (Prop_lut6_I5_O)        0.124     7.416 f  clk20k/COUNT[31]_i_8/O
                         net (fo=1, routed)           0.401     7.817    clk20k/COUNT[31]_i_8_n_0
    SLICE_X33Y50         LUT6 (Prop_lut6_I0_O)        0.124     7.941 f  clk20k/COUNT[31]_i_4/O
                         net (fo=2, routed)           0.441     8.382    clk20k/COUNT[31]_i_4_n_0
    SLICE_X33Y49         LUT2 (Prop_lut2_I1_O)        0.124     8.506 r  clk20k/COUNT[31]_i_1__0/O
                         net (fo=31, routed)          0.673     9.179    clk20k/COUNT[31]_i_1__0_n_0
    SLICE_X32Y49         FDRE                                         r  clk20k/COUNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.446    14.787    clk20k/CLK_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  clk20k/COUNT_reg[5]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X32Y49         FDRE (Setup_fdre_C_R)       -0.429    14.503    clk20k/COUNT_reg[5]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -9.179    
  -------------------------------------------------------------------
                         slack                                  5.324    

Slack (MET) :             5.324ns  (required time - arrival time)
  Source:                 clk20k/COUNT_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk20k/COUNT_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.105ns  (logic 1.076ns (26.214%)  route 3.029ns (73.786%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.553     5.074    clk20k/CLK_IBUF_BUFG
    SLICE_X32Y53         FDRE                                         r  clk20k/COUNT_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  clk20k/COUNT_reg[24]/Q
                         net (fo=2, routed)           0.814     6.344    clk20k/COUNT_reg_n_0_[24]
    SLICE_X33Y54         LUT4 (Prop_lut4_I1_O)        0.124     6.468 f  clk20k/COUNT[31]_i_12/O
                         net (fo=1, routed)           0.404     6.872    clk20k/COUNT[31]_i_12_n_0
    SLICE_X33Y53         LUT5 (Prop_lut5_I4_O)        0.124     6.996 f  clk20k/COUNT[31]_i_11/O
                         net (fo=1, routed)           0.296     7.292    clk20k/COUNT[31]_i_11_n_0
    SLICE_X33Y51         LUT6 (Prop_lut6_I5_O)        0.124     7.416 f  clk20k/COUNT[31]_i_8/O
                         net (fo=1, routed)           0.401     7.817    clk20k/COUNT[31]_i_8_n_0
    SLICE_X33Y50         LUT6 (Prop_lut6_I0_O)        0.124     7.941 f  clk20k/COUNT[31]_i_4/O
                         net (fo=2, routed)           0.441     8.382    clk20k/COUNT[31]_i_4_n_0
    SLICE_X33Y49         LUT2 (Prop_lut2_I1_O)        0.124     8.506 r  clk20k/COUNT[31]_i_1__0/O
                         net (fo=31, routed)          0.673     9.179    clk20k/COUNT[31]_i_1__0_n_0
    SLICE_X32Y49         FDRE                                         r  clk20k/COUNT_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.446    14.787    clk20k/CLK_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  clk20k/COUNT_reg[6]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X32Y49         FDRE (Setup_fdre_C_R)       -0.429    14.503    clk20k/COUNT_reg[6]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -9.179    
  -------------------------------------------------------------------
                         slack                                  5.324    

Slack (MET) :             5.324ns  (required time - arrival time)
  Source:                 clk20k/COUNT_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk20k/COUNT_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.105ns  (logic 1.076ns (26.214%)  route 3.029ns (73.786%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.553     5.074    clk20k/CLK_IBUF_BUFG
    SLICE_X32Y53         FDRE                                         r  clk20k/COUNT_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  clk20k/COUNT_reg[24]/Q
                         net (fo=2, routed)           0.814     6.344    clk20k/COUNT_reg_n_0_[24]
    SLICE_X33Y54         LUT4 (Prop_lut4_I1_O)        0.124     6.468 f  clk20k/COUNT[31]_i_12/O
                         net (fo=1, routed)           0.404     6.872    clk20k/COUNT[31]_i_12_n_0
    SLICE_X33Y53         LUT5 (Prop_lut5_I4_O)        0.124     6.996 f  clk20k/COUNT[31]_i_11/O
                         net (fo=1, routed)           0.296     7.292    clk20k/COUNT[31]_i_11_n_0
    SLICE_X33Y51         LUT6 (Prop_lut6_I5_O)        0.124     7.416 f  clk20k/COUNT[31]_i_8/O
                         net (fo=1, routed)           0.401     7.817    clk20k/COUNT[31]_i_8_n_0
    SLICE_X33Y50         LUT6 (Prop_lut6_I0_O)        0.124     7.941 f  clk20k/COUNT[31]_i_4/O
                         net (fo=2, routed)           0.441     8.382    clk20k/COUNT[31]_i_4_n_0
    SLICE_X33Y49         LUT2 (Prop_lut2_I1_O)        0.124     8.506 r  clk20k/COUNT[31]_i_1__0/O
                         net (fo=31, routed)          0.673     9.179    clk20k/COUNT[31]_i_1__0_n_0
    SLICE_X32Y49         FDRE                                         r  clk20k/COUNT_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.446    14.787    clk20k/CLK_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  clk20k/COUNT_reg[7]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X32Y49         FDRE (Setup_fdre_C_R)       -0.429    14.503    clk20k/COUNT_reg[7]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -9.179    
  -------------------------------------------------------------------
                         slack                                  5.324    

Slack (MET) :             5.324ns  (required time - arrival time)
  Source:                 clk20k/COUNT_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk20k/COUNT_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.105ns  (logic 1.076ns (26.214%)  route 3.029ns (73.786%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.553     5.074    clk20k/CLK_IBUF_BUFG
    SLICE_X32Y53         FDRE                                         r  clk20k/COUNT_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  clk20k/COUNT_reg[24]/Q
                         net (fo=2, routed)           0.814     6.344    clk20k/COUNT_reg_n_0_[24]
    SLICE_X33Y54         LUT4 (Prop_lut4_I1_O)        0.124     6.468 f  clk20k/COUNT[31]_i_12/O
                         net (fo=1, routed)           0.404     6.872    clk20k/COUNT[31]_i_12_n_0
    SLICE_X33Y53         LUT5 (Prop_lut5_I4_O)        0.124     6.996 f  clk20k/COUNT[31]_i_11/O
                         net (fo=1, routed)           0.296     7.292    clk20k/COUNT[31]_i_11_n_0
    SLICE_X33Y51         LUT6 (Prop_lut6_I5_O)        0.124     7.416 f  clk20k/COUNT[31]_i_8/O
                         net (fo=1, routed)           0.401     7.817    clk20k/COUNT[31]_i_8_n_0
    SLICE_X33Y50         LUT6 (Prop_lut6_I0_O)        0.124     7.941 f  clk20k/COUNT[31]_i_4/O
                         net (fo=2, routed)           0.441     8.382    clk20k/COUNT[31]_i_4_n_0
    SLICE_X33Y49         LUT2 (Prop_lut2_I1_O)        0.124     8.506 r  clk20k/COUNT[31]_i_1__0/O
                         net (fo=31, routed)          0.673     9.179    clk20k/COUNT[31]_i_1__0_n_0
    SLICE_X32Y49         FDRE                                         r  clk20k/COUNT_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.446    14.787    clk20k/CLK_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  clk20k/COUNT_reg[8]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X32Y49         FDRE (Setup_fdre_C_R)       -0.429    14.503    clk20k/COUNT_reg[8]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -9.179    
  -------------------------------------------------------------------
                         slack                                  5.324    

Slack (MET) :             5.359ns  (required time - arrival time)
  Source:                 clk1865/nolabel_line31/COUNT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1865/nolabel_line31/COUNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.963ns  (logic 1.302ns (32.851%)  route 2.661ns (67.149%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.565     5.086    clk1865/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X47Y39         FDRE                                         r  clk1865/nolabel_line31/COUNT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  clk1865/nolabel_line31/COUNT_reg[10]/Q
                         net (fo=3, routed)           1.298     6.840    clk1865/nolabel_line31/COUNT_reg[10]
    SLICE_X46Y41         LUT3 (Prop_lut3_I0_O)        0.124     6.964 r  clk1865/nolabel_line31/COUNT0_carry_i_1__8/O
                         net (fo=1, routed)           0.000     6.964    clk1865/nolabel_line31/COUNT0_carry_i_1__8_n_0
    SLICE_X46Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.340 r  clk1865/nolabel_line31/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.340    clk1865/nolabel_line31/COUNT0_carry_n_0
    SLICE_X46Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.457 r  clk1865/nolabel_line31/COUNT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.457    clk1865/nolabel_line31/COUNT0_carry__0_n_0
    SLICE_X46Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.686 r  clk1865/nolabel_line31/COUNT0_carry__1/CO[2]
                         net (fo=32, routed)          1.364     9.050    clk1865/nolabel_line31/clear
    SLICE_X47Y37         FDRE                                         r  clk1865/nolabel_line31/COUNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.444    14.785    clk1865/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X47Y37         FDRE                                         r  clk1865/nolabel_line31/COUNT_reg[0]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X47Y37         FDRE (Setup_fdre_C_R)       -0.615    14.409    clk1865/nolabel_line31/COUNT_reg[0]
  -------------------------------------------------------------------
                         required time                         14.409    
                         arrival time                          -9.050    
  -------------------------------------------------------------------
                         slack                                  5.359    

Slack (MET) :             5.359ns  (required time - arrival time)
  Source:                 clk1865/nolabel_line31/COUNT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1865/nolabel_line31/COUNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.963ns  (logic 1.302ns (32.851%)  route 2.661ns (67.149%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.565     5.086    clk1865/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X47Y39         FDRE                                         r  clk1865/nolabel_line31/COUNT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  clk1865/nolabel_line31/COUNT_reg[10]/Q
                         net (fo=3, routed)           1.298     6.840    clk1865/nolabel_line31/COUNT_reg[10]
    SLICE_X46Y41         LUT3 (Prop_lut3_I0_O)        0.124     6.964 r  clk1865/nolabel_line31/COUNT0_carry_i_1__8/O
                         net (fo=1, routed)           0.000     6.964    clk1865/nolabel_line31/COUNT0_carry_i_1__8_n_0
    SLICE_X46Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.340 r  clk1865/nolabel_line31/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.340    clk1865/nolabel_line31/COUNT0_carry_n_0
    SLICE_X46Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.457 r  clk1865/nolabel_line31/COUNT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.457    clk1865/nolabel_line31/COUNT0_carry__0_n_0
    SLICE_X46Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.686 r  clk1865/nolabel_line31/COUNT0_carry__1/CO[2]
                         net (fo=32, routed)          1.364     9.050    clk1865/nolabel_line31/clear
    SLICE_X47Y37         FDRE                                         r  clk1865/nolabel_line31/COUNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.444    14.785    clk1865/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X47Y37         FDRE                                         r  clk1865/nolabel_line31/COUNT_reg[1]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X47Y37         FDRE (Setup_fdre_C_R)       -0.615    14.409    clk1865/nolabel_line31/COUNT_reg[1]
  -------------------------------------------------------------------
                         required time                         14.409    
                         arrival time                          -9.050    
  -------------------------------------------------------------------
                         slack                                  5.359    

Slack (MET) :             5.359ns  (required time - arrival time)
  Source:                 clk1865/nolabel_line31/COUNT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1865/nolabel_line31/COUNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.963ns  (logic 1.302ns (32.851%)  route 2.661ns (67.149%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.565     5.086    clk1865/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X47Y39         FDRE                                         r  clk1865/nolabel_line31/COUNT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  clk1865/nolabel_line31/COUNT_reg[10]/Q
                         net (fo=3, routed)           1.298     6.840    clk1865/nolabel_line31/COUNT_reg[10]
    SLICE_X46Y41         LUT3 (Prop_lut3_I0_O)        0.124     6.964 r  clk1865/nolabel_line31/COUNT0_carry_i_1__8/O
                         net (fo=1, routed)           0.000     6.964    clk1865/nolabel_line31/COUNT0_carry_i_1__8_n_0
    SLICE_X46Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.340 r  clk1865/nolabel_line31/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.340    clk1865/nolabel_line31/COUNT0_carry_n_0
    SLICE_X46Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.457 r  clk1865/nolabel_line31/COUNT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.457    clk1865/nolabel_line31/COUNT0_carry__0_n_0
    SLICE_X46Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.686 r  clk1865/nolabel_line31/COUNT0_carry__1/CO[2]
                         net (fo=32, routed)          1.364     9.050    clk1865/nolabel_line31/clear
    SLICE_X47Y37         FDRE                                         r  clk1865/nolabel_line31/COUNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.444    14.785    clk1865/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X47Y37         FDRE                                         r  clk1865/nolabel_line31/COUNT_reg[2]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X47Y37         FDRE (Setup_fdre_C_R)       -0.615    14.409    clk1865/nolabel_line31/COUNT_reg[2]
  -------------------------------------------------------------------
                         required time                         14.409    
                         arrival time                          -9.050    
  -------------------------------------------------------------------
                         slack                                  5.359    

Slack (MET) :             5.359ns  (required time - arrival time)
  Source:                 clk1865/nolabel_line31/COUNT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1865/nolabel_line31/COUNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.963ns  (logic 1.302ns (32.851%)  route 2.661ns (67.149%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.565     5.086    clk1865/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X47Y39         FDRE                                         r  clk1865/nolabel_line31/COUNT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  clk1865/nolabel_line31/COUNT_reg[10]/Q
                         net (fo=3, routed)           1.298     6.840    clk1865/nolabel_line31/COUNT_reg[10]
    SLICE_X46Y41         LUT3 (Prop_lut3_I0_O)        0.124     6.964 r  clk1865/nolabel_line31/COUNT0_carry_i_1__8/O
                         net (fo=1, routed)           0.000     6.964    clk1865/nolabel_line31/COUNT0_carry_i_1__8_n_0
    SLICE_X46Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.340 r  clk1865/nolabel_line31/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.340    clk1865/nolabel_line31/COUNT0_carry_n_0
    SLICE_X46Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.457 r  clk1865/nolabel_line31/COUNT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.457    clk1865/nolabel_line31/COUNT0_carry__0_n_0
    SLICE_X46Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.686 r  clk1865/nolabel_line31/COUNT0_carry__1/CO[2]
                         net (fo=32, routed)          1.364     9.050    clk1865/nolabel_line31/clear
    SLICE_X47Y37         FDRE                                         r  clk1865/nolabel_line31/COUNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.444    14.785    clk1865/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X47Y37         FDRE                                         r  clk1865/nolabel_line31/COUNT_reg[3]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X47Y37         FDRE (Setup_fdre_C_R)       -0.615    14.409    clk1865/nolabel_line31/COUNT_reg[3]
  -------------------------------------------------------------------
                         required time                         14.409    
                         arrival time                          -9.050    
  -------------------------------------------------------------------
                         slack                                  5.359    

Slack (MET) :             5.384ns  (required time - arrival time)
  Source:                 clk20k/COUNT_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk20k/COUNT_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.128ns  (logic 1.076ns (26.067%)  route 3.052ns (73.933%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.553     5.074    clk20k/CLK_IBUF_BUFG
    SLICE_X32Y53         FDRE                                         r  clk20k/COUNT_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  clk20k/COUNT_reg[24]/Q
                         net (fo=2, routed)           0.814     6.344    clk20k/COUNT_reg_n_0_[24]
    SLICE_X33Y54         LUT4 (Prop_lut4_I1_O)        0.124     6.468 f  clk20k/COUNT[31]_i_12/O
                         net (fo=1, routed)           0.404     6.872    clk20k/COUNT[31]_i_12_n_0
    SLICE_X33Y53         LUT5 (Prop_lut5_I4_O)        0.124     6.996 f  clk20k/COUNT[31]_i_11/O
                         net (fo=1, routed)           0.296     7.292    clk20k/COUNT[31]_i_11_n_0
    SLICE_X33Y51         LUT6 (Prop_lut6_I5_O)        0.124     7.416 f  clk20k/COUNT[31]_i_8/O
                         net (fo=1, routed)           0.401     7.817    clk20k/COUNT[31]_i_8_n_0
    SLICE_X33Y50         LUT6 (Prop_lut6_I0_O)        0.124     7.941 f  clk20k/COUNT[31]_i_4/O
                         net (fo=2, routed)           0.441     8.382    clk20k/COUNT[31]_i_4_n_0
    SLICE_X33Y49         LUT2 (Prop_lut2_I1_O)        0.124     8.506 r  clk20k/COUNT[31]_i_1__0/O
                         net (fo=31, routed)          0.696     9.202    clk20k/COUNT[31]_i_1__0_n_0
    SLICE_X32Y51         FDRE                                         r  clk20k/COUNT_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.436    14.777    clk20k/CLK_IBUF_BUFG
    SLICE_X32Y51         FDRE                                         r  clk20k/COUNT_reg[13]/C
                         clock pessimism              0.273    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X32Y51         FDRE (Setup_fdre_C_R)       -0.429    14.586    clk20k/COUNT_reg[13]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                          -9.202    
  -------------------------------------------------------------------
                         slack                                  5.384    

Slack (MET) :             5.384ns  (required time - arrival time)
  Source:                 clk20k/COUNT_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk20k/COUNT_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.128ns  (logic 1.076ns (26.067%)  route 3.052ns (73.933%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.553     5.074    clk20k/CLK_IBUF_BUFG
    SLICE_X32Y53         FDRE                                         r  clk20k/COUNT_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  clk20k/COUNT_reg[24]/Q
                         net (fo=2, routed)           0.814     6.344    clk20k/COUNT_reg_n_0_[24]
    SLICE_X33Y54         LUT4 (Prop_lut4_I1_O)        0.124     6.468 f  clk20k/COUNT[31]_i_12/O
                         net (fo=1, routed)           0.404     6.872    clk20k/COUNT[31]_i_12_n_0
    SLICE_X33Y53         LUT5 (Prop_lut5_I4_O)        0.124     6.996 f  clk20k/COUNT[31]_i_11/O
                         net (fo=1, routed)           0.296     7.292    clk20k/COUNT[31]_i_11_n_0
    SLICE_X33Y51         LUT6 (Prop_lut6_I5_O)        0.124     7.416 f  clk20k/COUNT[31]_i_8/O
                         net (fo=1, routed)           0.401     7.817    clk20k/COUNT[31]_i_8_n_0
    SLICE_X33Y50         LUT6 (Prop_lut6_I0_O)        0.124     7.941 f  clk20k/COUNT[31]_i_4/O
                         net (fo=2, routed)           0.441     8.382    clk20k/COUNT[31]_i_4_n_0
    SLICE_X33Y49         LUT2 (Prop_lut2_I1_O)        0.124     8.506 r  clk20k/COUNT[31]_i_1__0/O
                         net (fo=31, routed)          0.696     9.202    clk20k/COUNT[31]_i_1__0_n_0
    SLICE_X32Y51         FDRE                                         r  clk20k/COUNT_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.436    14.777    clk20k/CLK_IBUF_BUFG
    SLICE_X32Y51         FDRE                                         r  clk20k/COUNT_reg[14]/C
                         clock pessimism              0.273    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X32Y51         FDRE (Setup_fdre_C_R)       -0.429    14.586    clk20k/COUNT_reg[14]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                          -9.202    
  -------------------------------------------------------------------
                         slack                                  5.384    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 clk700/nolabel_line31/COUNT_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk700/nolabel_line31/COUNT_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.355ns (74.391%)  route 0.122ns (25.609%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.564     1.447    clk700/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X29Y49         FDRE                                         r  clk700/nolabel_line31/COUNT_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk700/nolabel_line31/COUNT_reg[26]/Q
                         net (fo=3, routed)           0.122     1.710    clk700/nolabel_line31/COUNT_reg[26]
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.870 r  clk700/nolabel_line31/COUNT_reg[24]_i_1__12/CO[3]
                         net (fo=1, routed)           0.001     1.870    clk700/nolabel_line31/COUNT_reg[24]_i_1__12_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.924 r  clk700/nolabel_line31/COUNT_reg[28]_i_1__12/O[0]
                         net (fo=1, routed)           0.000     1.924    clk700/nolabel_line31/COUNT_reg[28]_i_1__12_n_7
    SLICE_X29Y50         FDRE                                         r  clk700/nolabel_line31/COUNT_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.832     1.959    clk700/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X29Y50         FDRE                                         r  clk700/nolabel_line31/COUNT_reg[28]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    clk700/nolabel_line31/COUNT_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 clk1661/nolabel_line31/COUNT_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1661/nolabel_line31/COUNT_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.373ns (72.941%)  route 0.138ns (27.059%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.564     1.447    clk1661/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  clk1661/nolabel_line31/COUNT_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  clk1661/nolabel_line31/COUNT_reg[22]/Q
                         net (fo=3, routed)           0.138     1.749    clk1661/nolabel_line31/COUNT_reg[22]
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.905 r  clk1661/nolabel_line31/COUNT_reg[20]_i_1__10/CO[3]
                         net (fo=1, routed)           0.001     1.906    clk1661/nolabel_line31/COUNT_reg[20]_i_1__10_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.959 r  clk1661/nolabel_line31/COUNT_reg[24]_i_1__10/O[0]
                         net (fo=1, routed)           0.000     1.959    clk1661/nolabel_line31/COUNT_reg[24]_i_1__10_n_7
    SLICE_X30Y50         FDRE                                         r  clk1661/nolabel_line31/COUNT_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.830     1.958    clk1661/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X30Y50         FDRE                                         r  clk1661/nolabel_line31/COUNT_reg[24]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    clk1661/nolabel_line31/COUNT_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 clk1568/nolabel_line31/COUNT_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1568/nolabel_line31/COUNT_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.355ns (73.047%)  route 0.131ns (26.953%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.564     1.447    clk1568/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  clk1568/nolabel_line31/COUNT_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk1568/nolabel_line31/COUNT_reg[23]/Q
                         net (fo=3, routed)           0.130     1.718    clk1568/nolabel_line31/COUNT_reg[23]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.878 r  clk1568/nolabel_line31/COUNT_reg[20]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001     1.879    clk1568/nolabel_line31/COUNT_reg[20]_i_1__5_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.933 r  clk1568/nolabel_line31/COUNT_reg[24]_i_1__5/O[0]
                         net (fo=1, routed)           0.000     1.933    clk1568/nolabel_line31/COUNT_reg[24]_i_1__5_n_7
    SLICE_X41Y50         FDRE                                         r  clk1568/nolabel_line31/COUNT_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.832     1.959    clk1568/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  clk1568/nolabel_line31/COUNT_reg[24]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    clk1568/nolabel_line31/COUNT_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 clk700/nolabel_line31/COUNT_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk700/nolabel_line31/COUNT_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.366ns (74.968%)  route 0.122ns (25.032%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.564     1.447    clk700/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X29Y49         FDRE                                         r  clk700/nolabel_line31/COUNT_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk700/nolabel_line31/COUNT_reg[26]/Q
                         net (fo=3, routed)           0.122     1.710    clk700/nolabel_line31/COUNT_reg[26]
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.870 r  clk700/nolabel_line31/COUNT_reg[24]_i_1__12/CO[3]
                         net (fo=1, routed)           0.001     1.870    clk700/nolabel_line31/COUNT_reg[24]_i_1__12_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.935 r  clk700/nolabel_line31/COUNT_reg[28]_i_1__12/O[2]
                         net (fo=1, routed)           0.000     1.935    clk700/nolabel_line31/COUNT_reg[28]_i_1__12_n_5
    SLICE_X29Y50         FDRE                                         r  clk700/nolabel_line31/COUNT_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.832     1.959    clk700/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X29Y50         FDRE                                         r  clk700/nolabel_line31/COUNT_reg[30]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    clk700/nolabel_line31/COUNT_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 clk1245/nolabel_line31/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1245/nolabel_line31/COUNT_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.355ns (72.716%)  route 0.133ns (27.284%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.563     1.446    clk1245/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  clk1245/nolabel_line31/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk1245/nolabel_line31/COUNT_reg[19]/Q
                         net (fo=3, routed)           0.133     1.720    clk1245/nolabel_line31/COUNT_reg[19]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.880 r  clk1245/nolabel_line31/COUNT_reg[16]_i_1__8/CO[3]
                         net (fo=1, routed)           0.001     1.880    clk1245/nolabel_line31/COUNT_reg[16]_i_1__8_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.934 r  clk1245/nolabel_line31/COUNT_reg[20]_i_1__8/O[0]
                         net (fo=1, routed)           0.000     1.934    clk1245/nolabel_line31/COUNT_reg[20]_i_1__8_n_7
    SLICE_X35Y50         FDRE                                         r  clk1245/nolabel_line31/COUNT_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.829     1.957    clk1245/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  clk1245/nolabel_line31/COUNT_reg[20]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    clk1245/nolabel_line31/COUNT_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 clk1661/nolabel_line31/COUNT_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1661/nolabel_line31/COUNT_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.386ns (73.611%)  route 0.138ns (26.389%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.564     1.447    clk1661/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  clk1661/nolabel_line31/COUNT_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  clk1661/nolabel_line31/COUNT_reg[22]/Q
                         net (fo=3, routed)           0.138     1.749    clk1661/nolabel_line31/COUNT_reg[22]
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.905 r  clk1661/nolabel_line31/COUNT_reg[20]_i_1__10/CO[3]
                         net (fo=1, routed)           0.001     1.906    clk1661/nolabel_line31/COUNT_reg[20]_i_1__10_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.972 r  clk1661/nolabel_line31/COUNT_reg[24]_i_1__10/O[2]
                         net (fo=1, routed)           0.000     1.972    clk1661/nolabel_line31/COUNT_reg[24]_i_1__10_n_5
    SLICE_X30Y50         FDRE                                         r  clk1661/nolabel_line31/COUNT_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.830     1.958    clk1661/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X30Y50         FDRE                                         r  clk1661/nolabel_line31/COUNT_reg[26]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    clk1661/nolabel_line31/COUNT_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 clk1568/nolabel_line31/COUNT_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1568/nolabel_line31/COUNT_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.366ns (73.643%)  route 0.131ns (26.357%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.564     1.447    clk1568/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  clk1568/nolabel_line31/COUNT_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk1568/nolabel_line31/COUNT_reg[23]/Q
                         net (fo=3, routed)           0.130     1.718    clk1568/nolabel_line31/COUNT_reg[23]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.878 r  clk1568/nolabel_line31/COUNT_reg[20]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001     1.879    clk1568/nolabel_line31/COUNT_reg[20]_i_1__5_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.944 r  clk1568/nolabel_line31/COUNT_reg[24]_i_1__5/O[2]
                         net (fo=1, routed)           0.000     1.944    clk1568/nolabel_line31/COUNT_reg[24]_i_1__5_n_5
    SLICE_X41Y50         FDRE                                         r  clk1568/nolabel_line31/COUNT_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.832     1.959    clk1568/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  clk1568/nolabel_line31/COUNT_reg[26]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    clk1568/nolabel_line31/COUNT_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 clk1245/nolabel_line31/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1245/nolabel_line31/COUNT_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.366ns (73.318%)  route 0.133ns (26.682%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.563     1.446    clk1245/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  clk1245/nolabel_line31/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk1245/nolabel_line31/COUNT_reg[19]/Q
                         net (fo=3, routed)           0.133     1.720    clk1245/nolabel_line31/COUNT_reg[19]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.880 r  clk1245/nolabel_line31/COUNT_reg[16]_i_1__8/CO[3]
                         net (fo=1, routed)           0.001     1.880    clk1245/nolabel_line31/COUNT_reg[16]_i_1__8_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.945 r  clk1245/nolabel_line31/COUNT_reg[20]_i_1__8/O[2]
                         net (fo=1, routed)           0.000     1.945    clk1245/nolabel_line31/COUNT_reg[20]_i_1__8_n_5
    SLICE_X35Y50         FDRE                                         r  clk1245/nolabel_line31/COUNT_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.829     1.957    clk1245/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  clk1245/nolabel_line31/COUNT_reg[22]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    clk1245/nolabel_line31/COUNT_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 clk20k/COUNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk20k/COUNT_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.355ns (71.038%)  route 0.145ns (28.962%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.564     1.447    clk20k/CLK_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  clk20k/COUNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk20k/COUNT_reg[7]/Q
                         net (fo=3, routed)           0.144     1.732    clk20k/COUNT_reg_n_0_[7]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.892 r  clk20k/COUNT_reg[8]_i_1__14/CO[3]
                         net (fo=1, routed)           0.001     1.893    clk20k/COUNT_reg[8]_i_1__14_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.947 r  clk20k/COUNT_reg[12]_i_1__14/O[0]
                         net (fo=1, routed)           0.000     1.947    clk20k/data0[9]
    SLICE_X32Y50         FDRE                                         r  clk20k/COUNT_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.830     1.958    clk20k/CLK_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  clk20k/COUNT_reg[9]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clk20k/COUNT_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 clk20k/COUNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk20k/COUNT_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.366ns (71.661%)  route 0.145ns (28.339%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.564     1.447    clk20k/CLK_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  clk20k/COUNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk20k/COUNT_reg[7]/Q
                         net (fo=3, routed)           0.144     1.732    clk20k/COUNT_reg_n_0_[7]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.892 r  clk20k/COUNT_reg[8]_i_1__14/CO[3]
                         net (fo=1, routed)           0.001     1.893    clk20k/COUNT_reg[8]_i_1__14_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.958 r  clk20k/COUNT_reg[12]_i_1__14/O[2]
                         net (fo=1, routed)           0.000     1.958    clk20k/data0[11]
    SLICE_X32Y50         FDRE                                         r  clk20k/COUNT_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.830     1.958    clk20k/CLK_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  clk20k/COUNT_reg[11]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clk20k/COUNT_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.139    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y41   clk1109/nolabel_line31/COUNT_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y41   clk1109/nolabel_line31/COUNT_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y41   clk1109/nolabel_line31/COUNT_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y42   clk1109/nolabel_line31/COUNT_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y42   clk1109/nolabel_line31/COUNT_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y39   clk1175/nolabel_line31/CLKVAR_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y47   clk1245/nolabel_line31/COUNT_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y47   clk1245/nolabel_line31/COUNT_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y42   clk1319/nolabel_line31/CLKVAR_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y45   clk1480/nolabel_line31/CLKVAR_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y43   clk700/nolabel_line31/COUNT_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y43   clk700/nolabel_line31/COUNT_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y42   clk1480/nolabel_line31/COUNT_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y42   clk1480/nolabel_line31/COUNT_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y43   clk1480/nolabel_line31/COUNT_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y60   clk16/nolabel_line31/COUNT_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y44   clk700/nolabel_line31/COUNT_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y44   clk700/nolabel_line31/COUNT_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y44   clk700/nolabel_line31/COUNT_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y36   clk1397/nolabel_line31/COUNT_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y33   clk1975/nolabel_line31/COUNT_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y74   clk3/nolabel_line31/COUNT_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y74   clk3/nolabel_line31/COUNT_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y75   clk3/nolabel_line31/COUNT_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y75   clk3/nolabel_line31/COUNT_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y75   clk3/nolabel_line31/COUNT_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y75   clk3/nolabel_line31/COUNT_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y48   clk700/nolabel_line31/COUNT_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y48   clk700/nolabel_line31/COUNT_reg[22]/C



