

================================================================
== Vivado HLS Report for 'Mat2AXIvideo'
================================================================
* Date:           Fri Dec  7 19:18:52 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        EdgeDetection
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tsbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.610|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |    1|  4008001|    1|  4008001|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+---------+----------+-----------+-----------+----------+----------+
        |               |    Latency    | Iteration|  Initiation Interval  |   Trip   |          |
        |   Loop Name   | min |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +---------------+-----+---------+----------+-----------+-----------+----------+----------+
        |- loop_height  |    0|  4008000| 3 ~ 2004 |          -|          -| 0 ~ 2000 |    no    |
        | + loop_width  |    0|     2001|         3|          1|          1| 0 ~ 2000 |    yes   |
        +---------------+-----+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     229|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     258|
|Register         |        -|      -|     297|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     297|     487|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |               Variable Name              | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |i_V_fu_251_p2                             |     +    |      0|  0|  39|          32|           1|
    |j_V_fu_262_p2                             |     +    |      0|  0|  39|          32|           1|
    |r_V_fu_235_p2                             |     +    |      0|  0|  40|          33|           2|
    |AXI_video_strm_V_data_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |AXI_video_strm_V_data_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |AXI_video_strm_V_last_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |AXI_video_strm_V_last_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |AXI_video_strm_V_user_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |AXI_video_strm_V_user_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001                 |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_io                        |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_io                        |    and   |      0|  0|   2|           1|           1|
    |AXI_video_strm_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |AXI_video_strm_V_last_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |AXI_video_strm_V_user_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |axi_last_V_fu_272_p2                      |   icmp   |      0|  0|  21|          33|          33|
    |exitcond1_i_fu_246_p2                     |   icmp   |      0|  0|  18|          32|          32|
    |exitcond_i_fu_257_p2                      |   icmp   |      0|  0|  18|          32|          32|
    |ap_block_pp0_stage0_11001                 |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                           |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2                           |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1          |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                             |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1                   |    xor   |      0|  0|   2|           2|           1|
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                     |          |      0|  0| 229|         216|         120|
    +------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |AXI_video_strm_V_data_V_1_data_out  |   9|          2|   32|         64|
    |AXI_video_strm_V_data_V_1_state     |  15|          3|    2|          6|
    |AXI_video_strm_V_dest_V_1_state     |  15|          3|    2|          6|
    |AXI_video_strm_V_id_V_1_state       |  15|          3|    2|          6|
    |AXI_video_strm_V_keep_V_1_state     |  15|          3|    2|          6|
    |AXI_video_strm_V_last_V_1_data_out  |   9|          2|    1|          2|
    |AXI_video_strm_V_last_V_1_state     |  15|          3|    2|          6|
    |AXI_video_strm_V_strb_V_1_state     |  15|          3|    2|          6|
    |AXI_video_strm_V_user_V_1_data_out  |   9|          2|    1|          2|
    |AXI_video_strm_V_user_V_1_state     |  15|          3|    2|          6|
    |OUTPUT_STREAM_TDATA_blk_n           |   9|          2|    1|          2|
    |ap_NS_fsm                           |  27|          5|    1|          5|
    |ap_done                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2             |   9|          2|    1|          2|
    |img_cols_V_blk_n                    |   9|          2|    1|          2|
    |img_data_stream_0_V_blk_n           |   9|          2|    1|          2|
    |img_data_stream_1_V_blk_n           |   9|          2|    1|          2|
    |img_data_stream_2_V_blk_n           |   9|          2|    1|          2|
    |img_rows_V_blk_n                    |   9|          2|    1|          2|
    |t_V_1_reg_220                       |   9|          2|   32|         64|
    |t_V_reg_209                         |   9|          2|   32|         64|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               | 258|         54|  122|        261|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |AXI_video_strm_V_data_V_1_payload_A  |  32|   0|   32|          0|
    |AXI_video_strm_V_data_V_1_payload_B  |  32|   0|   32|          0|
    |AXI_video_strm_V_data_V_1_sel_rd     |   1|   0|    1|          0|
    |AXI_video_strm_V_data_V_1_sel_wr     |   1|   0|    1|          0|
    |AXI_video_strm_V_data_V_1_state      |   2|   0|    2|          0|
    |AXI_video_strm_V_dest_V_1_sel_rd     |   1|   0|    1|          0|
    |AXI_video_strm_V_dest_V_1_state      |   2|   0|    2|          0|
    |AXI_video_strm_V_id_V_1_sel_rd       |   1|   0|    1|          0|
    |AXI_video_strm_V_id_V_1_state        |   2|   0|    2|          0|
    |AXI_video_strm_V_keep_V_1_sel_rd     |   1|   0|    1|          0|
    |AXI_video_strm_V_keep_V_1_state      |   2|   0|    2|          0|
    |AXI_video_strm_V_last_V_1_payload_A  |   1|   0|    1|          0|
    |AXI_video_strm_V_last_V_1_payload_B  |   1|   0|    1|          0|
    |AXI_video_strm_V_last_V_1_sel_rd     |   1|   0|    1|          0|
    |AXI_video_strm_V_last_V_1_sel_wr     |   1|   0|    1|          0|
    |AXI_video_strm_V_last_V_1_state      |   2|   0|    2|          0|
    |AXI_video_strm_V_strb_V_1_sel_rd     |   1|   0|    1|          0|
    |AXI_video_strm_V_strb_V_1_state      |   2|   0|    2|          0|
    |AXI_video_strm_V_user_V_1_payload_A  |   1|   0|    1|          0|
    |AXI_video_strm_V_user_V_1_payload_B  |   1|   0|    1|          0|
    |AXI_video_strm_V_user_V_1_sel_rd     |   1|   0|    1|          0|
    |AXI_video_strm_V_user_V_1_sel_wr     |   1|   0|    1|          0|
    |AXI_video_strm_V_user_V_1_state      |   2|   0|    2|          0|
    |ap_CS_fsm                            |   4|   0|    4|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |axi_last_V_reg_339                   |   1|   0|    1|          0|
    |cols_V_reg_311                       |  32|   0|   32|          0|
    |exitcond_i_reg_330                   |   1|   0|    1|          0|
    |exitcond_i_reg_330_pp0_iter1_reg     |   1|   0|    1|          0|
    |i_V_reg_325                          |  32|   0|   32|          0|
    |r_V_reg_316                          |  33|   0|   33|          0|
    |rows_V_reg_306                       |  32|   0|   32|          0|
    |t_V_1_reg_220                        |  32|   0|   32|          0|
    |t_V_reg_209                          |  32|   0|   32|          0|
    |tmp_user_V_fu_146                    |   1|   0|    1|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 297|   0|  297|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+-------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+-----------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |       Mat2AXIvideo      | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |       Mat2AXIvideo      | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |       Mat2AXIvideo      | return value |
|ap_done                      | out |    1| ap_ctrl_hs |       Mat2AXIvideo      | return value |
|ap_continue                  |  in |    1| ap_ctrl_hs |       Mat2AXIvideo      | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |       Mat2AXIvideo      | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |       Mat2AXIvideo      | return value |
|img_rows_V_dout              |  in |   32|   ap_fifo  |        img_rows_V       |    pointer   |
|img_rows_V_empty_n           |  in |    1|   ap_fifo  |        img_rows_V       |    pointer   |
|img_rows_V_read              | out |    1|   ap_fifo  |        img_rows_V       |    pointer   |
|img_cols_V_dout              |  in |   32|   ap_fifo  |        img_cols_V       |    pointer   |
|img_cols_V_empty_n           |  in |    1|   ap_fifo  |        img_cols_V       |    pointer   |
|img_cols_V_read              | out |    1|   ap_fifo  |        img_cols_V       |    pointer   |
|img_data_stream_0_V_dout     |  in |    8|   ap_fifo  |   img_data_stream_0_V   |    pointer   |
|img_data_stream_0_V_empty_n  |  in |    1|   ap_fifo  |   img_data_stream_0_V   |    pointer   |
|img_data_stream_0_V_read     | out |    1|   ap_fifo  |   img_data_stream_0_V   |    pointer   |
|img_data_stream_1_V_dout     |  in |    8|   ap_fifo  |   img_data_stream_1_V   |    pointer   |
|img_data_stream_1_V_empty_n  |  in |    1|   ap_fifo  |   img_data_stream_1_V   |    pointer   |
|img_data_stream_1_V_read     | out |    1|   ap_fifo  |   img_data_stream_1_V   |    pointer   |
|img_data_stream_2_V_dout     |  in |    8|   ap_fifo  |   img_data_stream_2_V   |    pointer   |
|img_data_stream_2_V_empty_n  |  in |    1|   ap_fifo  |   img_data_stream_2_V   |    pointer   |
|img_data_stream_2_V_read     | out |    1|   ap_fifo  |   img_data_stream_2_V   |    pointer   |
|OUTPUT_STREAM_TDATA          | out |   32|    axis    | AXI_video_strm_V_data_V |    pointer   |
|OUTPUT_STREAM_TVALID         | out |    1|    axis    | AXI_video_strm_V_dest_V |    pointer   |
|OUTPUT_STREAM_TREADY         |  in |    1|    axis    | AXI_video_strm_V_dest_V |    pointer   |
|OUTPUT_STREAM_TDEST          | out |    1|    axis    | AXI_video_strm_V_dest_V |    pointer   |
|OUTPUT_STREAM_TKEEP          | out |    4|    axis    | AXI_video_strm_V_keep_V |    pointer   |
|OUTPUT_STREAM_TSTRB          | out |    4|    axis    | AXI_video_strm_V_strb_V |    pointer   |
|OUTPUT_STREAM_TUSER          | out |    1|    axis    | AXI_video_strm_V_user_V |    pointer   |
|OUTPUT_STREAM_TLAST          | out |    1|    axis    | AXI_video_strm_V_last_V |    pointer   |
|OUTPUT_STREAM_TID            | out |    1|    axis    |  AXI_video_strm_V_id_V  |    pointer   |
+-----------------------------+-----+-----+------------+-------------------------+--------------+

