Analysis & Synthesis report for soc_system
Tue May  6 13:43:54 2025
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Tue May  6 13:43:54 2025           ;
; Quartus Prime Version       ; 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Revision Name               ; soc_system                                  ;
; Top-level Entity Name       ; soc_system_top                              ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; soc_system_top     ; soc_system         ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                             ; 4                  ;                    ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Tue May  6 13:43:05 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off soc_system -c soc_system
Warning (125092): Tcl Script File RAM.qip not found
    Info (125063): set_global_assignment -name QIP_FILE RAM.qip
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (12248): Elaborating Platform Designer system entity "soc_system.qsys"
Info (12250): 2025.05.06.13:43:14 Progress: Loading hardware/soc_system.qsys
Info (12250): 2025.05.06.13:43:14 Progress: Reading input file
Info (12250): 2025.05.06.13:43:14 Progress: Adding clk_0 [clock_source 21.1]
Info (12250): 2025.05.06.13:43:14 Progress: Parameterizing module clk_0
Info (12250): 2025.05.06.13:43:14 Progress: Adding hps_0 [altera_hps 21.1]
Info (12250): 2025.05.06.13:43:15 Progress: Parameterizing module hps_0
Info (12250): 2025.05.06.13:43:15 Progress: Building connections
Info (12250): 2025.05.06.13:43:15 Progress: Parameterizing connections
Info (12250): 2025.05.06.13:43:15 Progress: Validating
Info (12250): 2025.05.06.13:43:21 Progress: Done reading input file
Info (12250): Soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info (12250): Soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Info (12250): Soc_system: Generating soc_system "soc_system" for QUARTUS_SYNTH
Info (12250): Hps_0: "Running  for module: hps_0"
Info (12250): Hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info (12250): Hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Info (12250): Hps_0: "soc_system" instantiated altera_hps "hps_0"
Info (12250): Fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info (12250): Hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info (12250): Border: "hps_io" instantiated altera_interface_generator "border"
Info (12250): Soc_system: Done "soc_system" with 5 modules, 49 files
Info (12249): Finished elaborating Platform Designer system entity "soc_system.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file nbody.sv
    Info (12023): Found entity 1: nbody File: /home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/nbody.sv Line: 22
Error (10170): Verilog HDL syntax error at getAccl.sv(41) near text: "end";  expecting ";". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/getAccl.sv Line: 41
Error (10112): Ignored design unit "getAccl" at getAccl.sv(8) due to previous errors File: /home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/getAccl.sv Line: 8
Info (12021): Found 0 design units, including 0 entities, in source file getAccl.sv
Info (12021): Found 1 design units, including 1 entities, in source file shiftreg.sv
    Info (12023): Found entity 1: shift_register File: /home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/shiftreg.sv Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file vga_ball.sv
    Info (12023): Found entity 1: vga_ball File: /home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/vga_ball.sv Line: 15
    Info (12023): Found entity 2: vga_counters File: /home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/vga_ball.sv Line: 59
Error (10170): Verilog HDL syntax error at RAM2_inst.v(1) near text: "(";  expecting ";". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/RAM2_inst.v Line: 1
Error (10839): Verilog HDL error at RAM2_inst.v(1): declaring global objects is a SystemVerilog feature File: /home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/RAM2_inst.v Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file RAM2_inst.v
Info (12021): Found 1 design units, including 1 entities, in source file RAM2_bb.v
    Info (12023): Found entity 1: RAM2 File: /home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/RAM2_bb.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_top.sv
    Info (12023): Found entity 1: soc_system_top File: /home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/soc_system_top.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/soc_system.v
    Info (12023): Found entity 1: soc_system File: /home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/soc_system/synthesis/soc_system.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0.v
    Info (12023): Found entity 1: soc_system_hps_0 File: /home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/soc_system/synthesis/submodules/soc_system_hps_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v
    Info (12023): Found entity 1: soc_system_hps_0_hps_io File: /home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram.v
    Info (12023): Found entity 1: hps_sdram File: /home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/soc_system/synthesis/submodules/hps_sdram.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_dll_cyclonev File: /home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_oct_cyclonev File: /home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev File: /home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v
    Info (12023): Found entity 1: altera_mem_if_hhp_qseq_synth_top File: /home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
    Info (12023): Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev File: /home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v
    Info (12023): Found entity 1: hps_sdram_p0_altdqdqs File: /home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0.sv
    Info (12023): Found entity 1: hps_sdram_p0 File: /home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/soc_system/synthesis/submodules/hps_sdram_p0.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v
    Info (12023): Found entity 1: hps_sdram_p0_iss_probe File: /home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv
    Info (12023): Found entity 1: hps_sdram_p0_phy_csr File: /home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v
    Info (12023): Found entity 1: hps_sdram_p0_reset_sync File: /home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset.v
    Info (12023): Found entity 1: hps_sdram_p0_reset File: /home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/soc_system/synthesis/submodules/hps_sdram_p0_reset.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v
    Info (12023): Found entity 1: hps_sdram_p0_generic_ddio File: /home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_io_pads File: /home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_ldc File: /home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_memphy File: /home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads File: /home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v
    Info (12023): Found entity 1: hps_sdram_p0_clock_pair_generator File: /home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_pll.sv
    Info (12023): Found entity 1: hps_sdram_pll File: /home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/soc_system/synthesis/submodules/hps_sdram_pll.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv
    Info (12023): Found entity 1: soc_system_hps_0_hps_io_border File: /home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv
    Info (12023): Found entity 1: soc_system_hps_0_fpga_interfaces File: /home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file Mult.v
    Info (12023): Found entity 1: Mult File: /home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/Mult.v Line: 8
Info (12021): Found 1 design units, including 0 entities, in source file Mult/dspba_library_package.vhd
    Info (12022): Found design unit 1: dspba_library_package (mult) File: /home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/Mult/dspba_library_package.vhd Line: 17
Info (12021): Found 6 design units, including 3 entities, in source file Mult/dspba_library.vhd
    Info (12022): Found design unit 1: dspba_delay-delay File: /home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/Mult/dspba_library.vhd Line: 34
    Info (12022): Found design unit 2: dspba_sync_reg-sync_reg File: /home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/Mult/dspba_library.vhd Line: 117
    Info (12022): Found design unit 3: dspba_pipe-rtl File: /home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/Mult/dspba_library.vhd Line: 356
    Info (12023): Found entity 1: dspba_delay File: /home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/Mult/dspba_library.vhd Line: 18
    Info (12023): Found entity 2: dspba_sync_reg File: /home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/Mult/dspba_library.vhd Line: 93
    Info (12023): Found entity 3: dspba_pipe File: /home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/Mult/dspba_library.vhd Line: 343
Info (12021): Found 2 design units, including 1 entities, in source file Mult/Mult_0002.vhd
    Info (12022): Found design unit 1: Mult_0002-normal File: /home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/Mult/Mult_0002.vhd Line: 46
    Info (12023): Found entity 1: Mult_0002 File: /home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/Mult/Mult_0002.vhd Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file AddSub.v
    Info (12023): Found entity 1: AddSub File: /home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/AddSub.v Line: 8
Info (12021): Found 1 design units, including 0 entities, in source file AddSub/dspba_library_package.vhd
    Info (12022): Found design unit 1: dspba_library_package (addsub) File: /home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/AddSub/dspba_library_package.vhd Line: 17
Info (12021): Found 6 design units, including 3 entities, in source file AddSub/dspba_library.vhd
    Info (12022): Found design unit 1: dspba_delay-delay File: /home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/AddSub/dspba_library.vhd Line: 34
    Info (12022): Found design unit 2: dspba_sync_reg-sync_reg File: /home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/AddSub/dspba_library.vhd Line: 117
    Info (12022): Found design unit 3: dspba_pipe-rtl File: /home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/AddSub/dspba_library.vhd Line: 356
    Info (12023): Found entity 1: dspba_delay File: /home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/AddSub/dspba_library.vhd Line: 18
    Info (12023): Found entity 2: dspba_sync_reg File: /home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/AddSub/dspba_library.vhd Line: 93
    Info (12023): Found entity 3: dspba_pipe File: /home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/AddSub/dspba_library.vhd Line: 343
Info (12021): Found 2 design units, including 1 entities, in source file AddSub/AddSub_0002.vhd
    Info (12022): Found design unit 1: AddSub_0002-normal File: /home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/AddSub/AddSub_0002.vhd Line: 47
    Info (12023): Found entity 1: AddSub_0002 File: /home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/AddSub/AddSub_0002.vhd Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file InvSqrt.v
    Info (12023): Found entity 1: InvSqrt File: /home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/InvSqrt.v Line: 8
Info (12021): Found 1 design units, including 0 entities, in source file InvSqrt/dspba_library_package.vhd
    Info (12022): Found design unit 1: dspba_library_package (invsqrt) File: /home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/InvSqrt/dspba_library_package.vhd Line: 17
Info (12021): Found 6 design units, including 3 entities, in source file InvSqrt/dspba_library.vhd
    Info (12022): Found design unit 1: dspba_delay-delay File: /home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/InvSqrt/dspba_library.vhd Line: 34
    Info (12022): Found design unit 2: dspba_sync_reg-sync_reg File: /home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/InvSqrt/dspba_library.vhd Line: 117
    Info (12022): Found design unit 3: dspba_pipe-rtl File: /home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/InvSqrt/dspba_library.vhd Line: 356
    Info (12023): Found entity 1: dspba_delay File: /home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/InvSqrt/dspba_library.vhd Line: 18
    Info (12023): Found entity 2: dspba_sync_reg File: /home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/InvSqrt/dspba_library.vhd Line: 93
    Info (12023): Found entity 3: dspba_pipe File: /home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/InvSqrt/dspba_library.vhd Line: 343
Info (12021): Found 2 design units, including 1 entities, in source file InvSqrt/InvSqrt_0002.vhd
    Info (12022): Found design unit 1: InvSqrt_0002-normal File: /home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/InvSqrt/InvSqrt_0002.vhd Line: 45
    Info (12023): Found entity 1: InvSqrt_0002 File: /home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/InvSqrt/InvSqrt_0002.vhd Line: 36
Error (10228): Verilog HDL error at RAM2.v(40): module "RAM2" cannot be declared more than once File: /home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/RAM2.v Line: 40
Info (10499): HDL info at RAM2_bb.v(35): see declaration for object "RAM2" File: /home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/RAM2_bb.v Line: 35
Info (12021): Found 0 design units, including 0 entities, in source file RAM2.v
Info (15248): File "/home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/db/ip/soc_system/soc_system.v" is a duplicate of already analyzed file "/home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/soc_system/synthesis/soc_system.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/soc_system.v
Info (15248): File "/home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" is a duplicate of already analyzed file "/home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
Info (15248): File "/home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/db/ip/soc_system/submodules/altera_mem_if_dll_cyclonev.sv" is a duplicate of already analyzed file "/home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_mem_if_dll_cyclonev.sv
Info (15248): File "/home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" is a duplicate of already analyzed file "/home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
Info (15248): File "/home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/db/ip/soc_system/submodules/altera_mem_if_hhp_qseq_synth_top.v" is a duplicate of already analyzed file "/home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_mem_if_hhp_qseq_synth_top.v
Info (15248): File "/home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/db/ip/soc_system/submodules/altera_mem_if_oct_cyclonev.sv" is a duplicate of already analyzed file "/home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_mem_if_oct_cyclonev.sv
Info (15248): File "/home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/db/ip/soc_system/submodules/hps_sdram.v" is a duplicate of already analyzed file "/home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/soc_system/synthesis/submodules/hps_sdram.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/hps_sdram.v
Info (15248): File "/home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/db/ip/soc_system/submodules/hps_sdram_p0.sv" is a duplicate of already analyzed file "/home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/soc_system/synthesis/submodules/hps_sdram_p0.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0.sv
Info (15248): File "/home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" is a duplicate of already analyzed file "/home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
Info (15248): File "/home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" is a duplicate of already analyzed file "/home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v
Info (15248): File "/home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" is a duplicate of already analyzed file "/home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v
Info (15248): File "/home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v" is a duplicate of already analyzed file "/home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v
Info (15248): File "/home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/db/ip/soc_system/submodules/hps_sdram_p0_altdqdqs.v" is a duplicate of already analyzed file "/home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_altdqdqs.v
Info (15248): File "/home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/db/ip/soc_system/submodules/hps_sdram_p0_clock_pair_generator.v" is a duplicate of already analyzed file "/home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_clock_pair_generator.v
Info (15248): File "/home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/db/ip/soc_system/submodules/hps_sdram_p0_generic_ddio.v" is a duplicate of already analyzed file "/home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_generic_ddio.v
Info (15248): File "/home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/db/ip/soc_system/submodules/hps_sdram_p0_iss_probe.v" is a duplicate of already analyzed file "/home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_iss_probe.v
Info (15248): File "/home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/db/ip/soc_system/submodules/hps_sdram_p0_phy_csr.sv" is a duplicate of already analyzed file "/home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_phy_csr.sv
Info (15248): File "/home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/db/ip/soc_system/submodules/hps_sdram_p0_reset.v" is a duplicate of already analyzed file "/home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/soc_system/synthesis/submodules/hps_sdram_p0_reset.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_reset.v
Info (15248): File "/home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/db/ip/soc_system/submodules/hps_sdram_p0_reset_sync.v" is a duplicate of already analyzed file "/home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_reset_sync.v
Info (15248): File "/home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/db/ip/soc_system/submodules/hps_sdram_pll.sv" is a duplicate of already analyzed file "/home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/soc_system/synthesis/submodules/hps_sdram_pll.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/hps_sdram_pll.sv
Info (15248): File "/home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/db/ip/soc_system/submodules/soc_system_hps_0.v" is a duplicate of already analyzed file "/home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/soc_system/synthesis/submodules/soc_system_hps_0.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_hps_0.v
Info (15248): File "/home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sv" is a duplicate of already analyzed file "/home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sv
Info (15248): File "/home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/db/ip/soc_system/submodules/soc_system_hps_0_hps_io.v" is a duplicate of already analyzed file "/home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_hps_0_hps_io.v
Info (15248): File "/home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sv" is a duplicate of already analyzed file "/home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sv
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 1 warning
    Error: Peak virtual memory: 536 megabytes
    Error: Processing ended: Tue May  6 13:43:54 2025
    Error: Elapsed time: 00:00:49
    Error: Total CPU time (on all processors): 00:01:50


