
*** Running vivado
    with args -log clock.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source clock.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source clock.tcl -notrace
Command: synth_design -top clock -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11888
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1085.273 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'clock' [D:/ish/verilog/vivadoWS/240513_hw_clock_counter/240513_hw_clock_counter.srcs/sources_1/new/clockCounter.v:3]
INFO: [Synth 8-6157] synthesizing module 'fndController' [D:/ish/verilog/vivadoWS/240513_hw_clock_counter/240513_hw_clock_counter.srcs/sources_1/new/FNDcontroller.v:3]
INFO: [Synth 8-6157] synthesizing module 'clkDiv' [D:/ish/verilog/vivadoWS/240513_hw_clock_counter/240513_hw_clock_counter.srcs/sources_1/new/FNDcontroller.v:230]
	Parameter MAX_COUNT bound to: 100000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clkDiv' (1#1) [D:/ish/verilog/vivadoWS/240513_hw_clock_counter/240513_hw_clock_counter.srcs/sources_1/new/FNDcontroller.v:230]
INFO: [Synth 8-6157] synthesizing module 'counter' [D:/ish/verilog/vivadoWS/240513_hw_clock_counter/240513_hw_clock_counter.srcs/sources_1/new/FNDcontroller.v:199]
	Parameter MAX_COUNT bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (2#1) [D:/ish/verilog/vivadoWS/240513_hw_clock_counter/240513_hw_clock_counter.srcs/sources_1/new/FNDcontroller.v:199]
WARNING: [Synth 8-7071] port 'o_min_clk' of module 'counter' is unconnected for instance 'U_Counter_2bit' [D:/ish/verilog/vivadoWS/240513_hw_clock_counter/240513_hw_clock_counter.srcs/sources_1/new/FNDcontroller.v:34]
WARNING: [Synth 8-7023] instance 'U_Counter_2bit' of module 'counter' has 4 connections declared, but only 3 given [D:/ish/verilog/vivadoWS/240513_hw_clock_counter/240513_hw_clock_counter.srcs/sources_1/new/FNDcontroller.v:34]
INFO: [Synth 8-6157] synthesizing module 'FND_Sel_Decoder' [D:/ish/verilog/vivadoWS/240513_hw_clock_counter/240513_hw_clock_counter.srcs/sources_1/new/FNDcontroller.v:182]
INFO: [Synth 8-226] default block is never used [D:/ish/verilog/vivadoWS/240513_hw_clock_counter/240513_hw_clock_counter.srcs/sources_1/new/FNDcontroller.v:188]
INFO: [Synth 8-6155] done synthesizing module 'FND_Sel_Decoder' (3#1) [D:/ish/verilog/vivadoWS/240513_hw_clock_counter/240513_hw_clock_counter.srcs/sources_1/new/FNDcontroller.v:182]
INFO: [Synth 8-6157] synthesizing module 'digitSpilitter' [D:/ish/verilog/vivadoWS/240513_hw_clock_counter/240513_hw_clock_counter.srcs/sources_1/new/FNDcontroller.v:128]
INFO: [Synth 8-6155] done synthesizing module 'digitSpilitter' (4#1) [D:/ish/verilog/vivadoWS/240513_hw_clock_counter/240513_hw_clock_counter.srcs/sources_1/new/FNDcontroller.v:128]
WARNING: [Synth 8-689] width (4) of port connection 'o_digit_1' does not match port width (8) of module 'digitSpilitter' [D:/ish/verilog/vivadoWS/240513_hw_clock_counter/240513_hw_clock_counter.srcs/sources_1/new/FNDcontroller.v:49]
WARNING: [Synth 8-689] width (4) of port connection 'o_digit_10' does not match port width (8) of module 'digitSpilitter' [D:/ish/verilog/vivadoWS/240513_hw_clock_counter/240513_hw_clock_counter.srcs/sources_1/new/FNDcontroller.v:50]
WARNING: [Synth 8-689] width (4) of port connection 'o_digit_100' does not match port width (8) of module 'digitSpilitter' [D:/ish/verilog/vivadoWS/240513_hw_clock_counter/240513_hw_clock_counter.srcs/sources_1/new/FNDcontroller.v:51]
WARNING: [Synth 8-689] width (4) of port connection 'o_digit_1000' does not match port width (8) of module 'digitSpilitter' [D:/ish/verilog/vivadoWS/240513_hw_clock_counter/240513_hw_clock_counter.srcs/sources_1/new/FNDcontroller.v:52]
WARNING: [Synth 8-689] width (4) of port connection 'o_digit_1c' does not match port width (8) of module 'digitSpilitter' [D:/ish/verilog/vivadoWS/240513_hw_clock_counter/240513_hw_clock_counter.srcs/sources_1/new/FNDcontroller.v:53]
WARNING: [Synth 8-689] width (4) of port connection 'o_digit_10c' does not match port width (8) of module 'digitSpilitter' [D:/ish/verilog/vivadoWS/240513_hw_clock_counter/240513_hw_clock_counter.srcs/sources_1/new/FNDcontroller.v:54]
WARNING: [Synth 8-689] width (4) of port connection 'o_digit_100c' does not match port width (8) of module 'digitSpilitter' [D:/ish/verilog/vivadoWS/240513_hw_clock_counter/240513_hw_clock_counter.srcs/sources_1/new/FNDcontroller.v:55]
WARNING: [Synth 8-689] width (4) of port connection 'o_digit_1000c' does not match port width (8) of module 'digitSpilitter' [D:/ish/verilog/vivadoWS/240513_hw_clock_counter/240513_hw_clock_counter.srcs/sources_1/new/FNDcontroller.v:56]
INFO: [Synth 8-6157] synthesizing module 'mux' [D:/ish/verilog/vivadoWS/240513_hw_clock_counter/240513_hw_clock_counter.srcs/sources_1/new/FNDcontroller.v:92]
INFO: [Synth 8-226] default block is never used [D:/ish/verilog/vivadoWS/240513_hw_clock_counter/240513_hw_clock_counter.srcs/sources_1/new/FNDcontroller.v:102]
INFO: [Synth 8-6155] done synthesizing module 'mux' (5#1) [D:/ish/verilog/vivadoWS/240513_hw_clock_counter/240513_hw_clock_counter.srcs/sources_1/new/FNDcontroller.v:92]
WARNING: [Synth 8-689] width (4) of port connection 'y' does not match port width (8) of module 'mux' [D:/ish/verilog/vivadoWS/240513_hw_clock_counter/240513_hw_clock_counter.srcs/sources_1/new/FNDcontroller.v:65]
WARNING: [Synth 8-689] width (4) of port connection 'y' does not match port width (8) of module 'mux' [D:/ish/verilog/vivadoWS/240513_hw_clock_counter/240513_hw_clock_counter.srcs/sources_1/new/FNDcontroller.v:74]
INFO: [Synth 8-6157] synthesizing module 'mux_2x1' [D:/ish/verilog/vivadoWS/240513_hw_clock_counter/240513_hw_clock_counter.srcs/sources_1/new/FNDcontroller.v:112]
INFO: [Synth 8-6155] done synthesizing module 'mux_2x1' (6#1) [D:/ish/verilog/vivadoWS/240513_hw_clock_counter/240513_hw_clock_counter.srcs/sources_1/new/FNDcontroller.v:112]
WARNING: [Synth 8-689] width (4) of port connection 'y' does not match port width (8) of module 'mux_2x1' [D:/ish/verilog/vivadoWS/240513_hw_clock_counter/240513_hw_clock_counter.srcs/sources_1/new/FNDcontroller.v:81]
INFO: [Synth 8-6157] synthesizing module 'BCD_to_Segment' [D:/ish/verilog/vivadoWS/240513_hw_clock_counter/240513_hw_clock_counter.srcs/sources_1/new/FNDcontroller.v:154]
INFO: [Synth 8-6155] done synthesizing module 'BCD_to_Segment' (7#1) [D:/ish/verilog/vivadoWS/240513_hw_clock_counter/240513_hw_clock_counter.srcs/sources_1/new/FNDcontroller.v:154]
INFO: [Synth 8-6155] done synthesizing module 'fndController' (8#1) [D:/ish/verilog/vivadoWS/240513_hw_clock_counter/240513_hw_clock_counter.srcs/sources_1/new/FNDcontroller.v:3]
INFO: [Synth 8-6157] synthesizing module 'clkDiv__parameterized0' [D:/ish/verilog/vivadoWS/240513_hw_clock_counter/240513_hw_clock_counter.srcs/sources_1/new/FNDcontroller.v:230]
	Parameter MAX_COUNT bound to: 100000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clkDiv__parameterized0' (8#1) [D:/ish/verilog/vivadoWS/240513_hw_clock_counter/240513_hw_clock_counter.srcs/sources_1/new/FNDcontroller.v:230]
INFO: [Synth 8-6157] synthesizing module 'counter__parameterized0' [D:/ish/verilog/vivadoWS/240513_hw_clock_counter/240513_hw_clock_counter.srcs/sources_1/new/FNDcontroller.v:199]
	Parameter MAX_COUNT bound to: 60 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter__parameterized0' (8#1) [D:/ish/verilog/vivadoWS/240513_hw_clock_counter/240513_hw_clock_counter.srcs/sources_1/new/FNDcontroller.v:199]
WARNING: [Synth 8-7071] port 'o_min_clk' of module 'counter' is unconnected for instance 'U_Counter_m' [D:/ish/verilog/vivadoWS/240513_hw_clock_counter/240513_hw_clock_counter.srcs/sources_1/new/clockCounter.v:50]
WARNING: [Synth 8-7023] instance 'U_Counter_m' of module 'counter' has 4 connections declared, but only 3 given [D:/ish/verilog/vivadoWS/240513_hw_clock_counter/240513_hw_clock_counter.srcs/sources_1/new/clockCounter.v:50]
INFO: [Synth 8-6157] synthesizing module 'clkDiv__parameterized1' [D:/ish/verilog/vivadoWS/240513_hw_clock_counter/240513_hw_clock_counter.srcs/sources_1/new/FNDcontroller.v:230]
	Parameter MAX_COUNT bound to: 10000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clkDiv__parameterized1' (8#1) [D:/ish/verilog/vivadoWS/240513_hw_clock_counter/240513_hw_clock_counter.srcs/sources_1/new/FNDcontroller.v:230]
INFO: [Synth 8-6157] synthesizing module 'counter__parameterized1' [D:/ish/verilog/vivadoWS/240513_hw_clock_counter/240513_hw_clock_counter.srcs/sources_1/new/FNDcontroller.v:199]
	Parameter MAX_COUNT bound to: 10000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter__parameterized1' (8#1) [D:/ish/verilog/vivadoWS/240513_hw_clock_counter/240513_hw_clock_counter.srcs/sources_1/new/FNDcontroller.v:199]
WARNING: [Synth 8-7071] port 'o_min_clk' of module 'counter' is unconnected for instance 'U_Counter_10k' [D:/ish/verilog/vivadoWS/240513_hw_clock_counter/240513_hw_clock_counter.srcs/sources_1/new/clockCounter.v:66]
WARNING: [Synth 8-7023] instance 'U_Counter_10k' of module 'counter' has 4 connections declared, but only 3 given [D:/ish/verilog/vivadoWS/240513_hw_clock_counter/240513_hw_clock_counter.srcs/sources_1/new/clockCounter.v:66]
INFO: [Synth 8-6155] done synthesizing module 'clock' (9#1) [D:/ish/verilog/vivadoWS/240513_hw_clock_counter/240513_hw_clock_counter.srcs/sources_1/new/clockCounter.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1085.273 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1085.273 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1085.273 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1085.273 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/ish/verilog/vivadoWS/240513_hw_clock_counter/240513_hw_clock_counter.srcs/constrs_1/imports/user_util/MY_Basys-3-Master.xdc]
Finished Parsing XDC File [D:/ish/verilog/vivadoWS/240513_hw_clock_counter/240513_hw_clock_counter.srcs/constrs_1/imports/user_util/MY_Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/ish/verilog/vivadoWS/240513_hw_clock_counter/240513_hw_clock_counter.srcs/constrs_1/imports/user_util/MY_Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/clock_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/clock_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1165.254 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1165.254 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1165.254 ; gain = 79.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1165.254 ; gain = 79.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1165.254 ; gain = 79.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1165.254 ; gain = 79.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   27 Bit       Adders := 1     
	   2 Input   24 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 1     
	   2 Input   14 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input   27 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 3     
	   2 Input    6 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 1175.898 ; gain = 90.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 1181.074 ; gain = 95.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 1195.422 ; gain = 110.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 1195.957 ; gain = 110.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 1206.336 ; gain = 121.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 1206.336 ; gain = 121.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 1206.336 ; gain = 121.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 1206.336 ; gain = 121.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 1206.336 ; gain = 121.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 1206.336 ; gain = 121.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    41|
|3     |LUT1   |    10|
|4     |LUT2   |   134|
|5     |LUT3   |    38|
|6     |LUT4   |    56|
|7     |LUT5   |    33|
|8     |LUT6   |    76|
|9     |MUXF7  |     1|
|10    |FDCE   |    96|
|11    |FDRE   |     4|
|12    |IBUF   |     3|
|13    |OBUF   |    12|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 1206.336 ; gain = 121.062
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 1206.336 ; gain = 41.082
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 1206.336 ; gain = 121.062
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1218.391 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 42 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1218.398 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 1218.398 ; gain = 133.125
INFO: [Common 17-1381] The checkpoint 'D:/ish/verilog/vivadoWS/240513_hw_clock_counter/240513_hw_clock_counter.runs/synth_1/clock.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file clock_utilization_synth.rpt -pb clock_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May 13 18:55:31 2024...
