
---------- Begin Simulation Statistics ----------
final_tick                                10283499226                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 296123                       # Simulator instruction rate (inst/s)
host_mem_usage                                 786964                       # Number of bytes of host memory used
host_op_rate                                   296122                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    44.71                       # Real time elapsed on the host
host_tick_rate                              230021006                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    13238647                       # Number of instructions simulated
sim_ops                                      13238647                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.010283                       # Number of seconds simulated
sim_ticks                                 10283499226                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.978651                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  590055                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               590181                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               126                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            590169                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  6                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups              90                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               84                       # Number of indirect misses.
system.cpu.branchPred.lookups                  590454                       # Number of BP lookups
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           24                       # Number of mispredicted indirect branches.
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               105                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     589911                       # Number of branches committed
system.cpu.commit.bw_lim_events                386513                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            2178                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             13238647                       # Number of instructions committed
system.cpu.commit.committedOps               13238647                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     10271636                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.288855                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.891156                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      4509054     43.90%     43.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      3205602     31.21%     75.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       816403      7.95%     83.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       725517      7.06%     90.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       160587      1.56%     91.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       393030      3.83%     95.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          424      0.00%     95.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        74506      0.73%     96.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       386513      3.76%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     10271636                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     524290                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   20                       # Number of function calls committed.
system.cpu.commit.int_insts                  13107559                       # Number of committed integer instructions.
system.cpu.commit.loads                       3145796                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          8519925     64.36%     64.36% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          131072      0.99%     65.35% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv           131072      0.99%     66.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     66.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     66.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     66.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult         65536      0.50%     66.83% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     66.83% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv          65536      0.50%     67.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     67.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     67.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     67.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     67.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     67.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     67.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     67.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     67.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     67.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     67.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     67.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     67.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     67.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     67.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     67.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     67.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     67.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     67.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     67.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     67.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     67.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     67.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     67.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     67.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     67.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     67.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     67.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     67.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     67.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     67.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     67.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     67.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     67.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     67.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     67.33% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2883651     21.78%     89.11% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1048637      7.92%     97.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       262145      1.98%     99.01% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       131073      0.99%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          13238647                       # Class of committed instruction
system.cpu.commit.refs                        4325506                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                    13238647                       # Number of Instructions Simulated
system.cpu.committedOps                      13238647                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.776003                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.776003                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               2500202                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                    22                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               590004                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               13241645                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  1143746                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   6400444                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    152                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                    33                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                227469                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      590454                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1442292                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       8829099                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                    47                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                       13242090                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                     346                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.057475                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            1442741                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             590061                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.288990                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           10272013                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.289143                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.277184                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2896718     28.20%     28.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  4098230     39.90%     68.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  1703601     16.58%     84.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   983321      9.57%     94.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   426242      4.15%     98.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    32797      0.32%     98.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                        4      0.00%     98.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   131082      1.28%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                       18      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             10272013                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    393223                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   393257                       # number of floating regfile writes
system.cpu.idleCycles                            1214                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  132                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   590084                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.288784                       # Inst execution rate
system.cpu.iew.exec_refs                      4326004                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1179862                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  295104                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               3146311                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  2                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               156                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1180007                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            13240826                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               3146142                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               228                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              13239967                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  32752                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 30640                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    152                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 96156                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked         10839                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads          1287953                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           32                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           54                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads          515                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          297                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             54                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          121                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             11                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  10785941                       # num instructions consuming a value
system.cpu.iew.wb_count                      13239847                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.991117                       # average fanout of values written-back
system.cpu.iew.wb_producers                  10690134                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.288772                       # insts written-back per cycle
system.cpu.iew.wb_sent                       13239895                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 14878349                       # number of integer regfile reads
system.cpu.int_regfile_writes                11076712                       # number of integer regfile writes
system.cpu.ipc                               1.288655                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.288655                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 1      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8520848     64.36%     64.36% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               131077      0.99%     65.35% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                131072      0.99%     66.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     66.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     66.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     66.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult              65539      0.50%     66.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     66.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv               65540      0.50%     67.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     67.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     67.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     67.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     67.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     67.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     67.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     67.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     67.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     67.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     67.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     67.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     67.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     67.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     67.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     67.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     67.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     67.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     67.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     67.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     67.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     67.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     67.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     67.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     67.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     67.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     67.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     67.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     67.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     67.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     67.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     67.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     67.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     67.33% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2884003     21.78%     89.11% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1048828      7.92%     97.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          262213      1.98%     99.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         131074      0.99%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               13240195                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  524366                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             1048732                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       524330                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             524598                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                        2774                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.000210                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       1      0.04%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                   2760     99.50%     99.53% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     99.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     99.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     99.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     99.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     99.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     99.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     99.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     99.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     99.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     99.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     99.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     99.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     99.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     99.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     99.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     99.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     99.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     99.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     99.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     99.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     99.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     99.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     99.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     99.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     99.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     99.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     99.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     99.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     99.53% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%     99.53% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    13      0.47%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               12718602                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           35706453                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     12715517                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          12718457                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   13240824                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  13240195                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                   2                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            2178                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                 8                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              1                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         1213                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      10272013                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.288958                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.958018                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2338448     22.77%     22.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             3745172     36.46%     59.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             3267539     31.81%     91.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              727722      7.08%     98.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              189124      1.84%     99.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                3770      0.04%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                 235      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   1      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   2      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        10272013                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.288806                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads            846628                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           312271                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              3146311                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1180007                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  786481                       # number of misc regfile reads
system.cpu.misc_regfile_writes                 131072                       # number of misc regfile writes
system.cpu.numCycles                         10273227                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                 1177663                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              11469037                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 819005                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  1194662                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  96221                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     3                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              15273436                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               13241356                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            11470914                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   6543992                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 404900                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    152                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               1355330                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                     1877                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            393366                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         14880070                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            214                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                  2                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   1347702                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts              2                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     23125948                       # The number of ROB reads
system.cpu.rob.rob_writes                    26482029                       # The number of ROB writes
system.cpu.timesIdled                              18                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                     1                       # Number of system calls
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        39959                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           18                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          80961                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               18                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        28712                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         61538                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               8245                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        28707                       # Transaction distribution
system.membus.trans_dist::CleanEvict                5                       # Transaction distribution
system.membus.trans_dist::ReadExReq             24566                       # Transaction distribution
system.membus.trans_dist::ReadExResp            24566                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          8245                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            15                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        94349                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  94349                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port      3937152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3937152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             32826                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   32826    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               32826                       # Request fanout histogram
system.membus.reqLayer0.occupancy           176542366                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.7                       # Layer utilization (%)
system.membus.respLayer0.occupancy          173324793                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              1.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  10283499226                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               16422                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty         68660                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict                28                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq              24566                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp             24566                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          16422                       # Transaction distribution
system.l2bus.trans_dist::InvalidateReq             15                       # Transaction distribution
system.l2bus.trans_dist::InvalidateResp            15                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side           42                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side       121922                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                  121964                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         1344                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      5178880                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  5180224                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             28730                       # Total snoops (count)
system.l2bus.snoopTraffic                     1837248                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              69733                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.000272                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.016504                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    69714     99.97%     99.97% # Request fanout histogram
system.l2bus.snoop_fanout::1                       19      0.03%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                69733                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy            161027867                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.6                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy           123038916                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.2                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               63063                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED  10283499226                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1001                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.icache.demand_hits::.cpu.inst      1442256                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1442256                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1442256                       # number of overall hits
system.cpu.icache.overall_hits::total         1442256                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           36                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             36                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           36                       # number of overall misses
system.cpu.icache.overall_misses::total            36                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      3017014                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      3017014                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      3017014                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      3017014                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1442292                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1442292                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1442292                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1442292                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000025                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000025                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000025                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000025                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 83805.944444                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 83805.944444                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 83805.944444                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 83805.944444                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           15                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           15                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           21                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           21                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           21                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           21                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      2061059                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2061059                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      2061059                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2061059                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000015                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000015                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000015                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000015                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 98145.666667                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 98145.666667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 98145.666667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 98145.666667                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1442256                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1442256                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           36                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            36                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      3017014                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      3017014                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1442292                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1442292                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000025                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000025                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 83805.944444                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 83805.944444                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           15                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           21                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           21                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      2061059                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2061059                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 98145.666667                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 98145.666667                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  10283499226                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            16.483800                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1442277                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                21                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          68679.857143                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107107                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    16.483800                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.064390                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.064390                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           21                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.082031                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2884605                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2884605                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10283499226                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  10283499226                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  10283499226                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      2830539                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2830539                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2830539                       # number of overall hits
system.cpu.dcache.overall_hits::total         2830539                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       207355                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         207355                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       207355                       # number of overall misses
system.cpu.dcache.overall_misses::total        207355                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  17775028443                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  17775028443                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  17775028443                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  17775028443                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3037894                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3037894                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3037894                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3037894                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.068256                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.068256                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.068256                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.068256                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 85722.690280                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 85722.690280                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 85722.690280                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 85722.690280                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       441175                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             13739                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    32.111143                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        39953                       # number of writebacks
system.cpu.dcache.writebacks::total             39953                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       166373                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       166373                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       166373                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       166373                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        40982                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        40982                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        40982                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        40982                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3823739920                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3823739920                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3823739920                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3823739920                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013490                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013490                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013490                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013490                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 93302.911522                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 93302.911522                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 93302.911522                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 93302.911522                       # average overall mshr miss latency
system.cpu.dcache.replacements                  39958                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1841755                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1841755                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        16429                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         16429                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1044258215                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1044258215                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1858184                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1858184                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008841                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008841                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 63561.885386                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 63561.885386                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           28                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           28                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        16401                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        16401                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1008379372                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1008379372                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.008826                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008826                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 61482.798122                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 61482.798122                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       988784                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         988784                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       190926                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       190926                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  16730770228                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  16730770228                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1179710                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1179710                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.161841                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.161841                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 87629.606382                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 87629.606382                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       166345                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       166345                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        24581                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        24581                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2815360548                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2815360548                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.020836                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.020836                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 114534.011960                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 114534.011960                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  10283499226                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1022.677323                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2871521                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             40982                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             70.067859                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            318318                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1022.677323                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998708                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998708                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1016                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6116770                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6116770                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10283499226                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  10283499226                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst               1                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            8176                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                8177                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst              1                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           8176                       # number of overall hits
system.l2cache.overall_hits::total               8177                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            20                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         32791                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             32811                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           20                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        32791                       # number of overall misses
system.l2cache.overall_misses::total            32811                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      1973972                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data   3514295785                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total   3516269757                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      1973972                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data   3514295785                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total   3516269757                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           21                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        40967                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           40988                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           21                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        40967                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          40988                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.952381                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.800425                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.800503                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.952381                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.800425                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.800503                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 98698.600000                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 107172.571285                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 107167.405961                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 98698.600000                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 107172.571285                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 107167.405961                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks          28707                       # number of writebacks
system.l2cache.writebacks::total                28707                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           20                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        32791                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        32811                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           20                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        32791                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        32811                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      1573572                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data   2857819965                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total   2859393537                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      1573572                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data   2857819965                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total   2859393537                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.952381                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.800425                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.800503                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.952381                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.800425                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.800503                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 78678.600000                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 87152.571285                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 87147.405961                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 78678.600000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 87152.571285                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 87147.405961                       # average overall mshr miss latency
system.l2cache.replacements                     28730                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks        39953                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        39953                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks        39953                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        39953                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_misses::.cpu.data        24566                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total          24566                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data   2727036312                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total   2727036312                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data        24566                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total        24566                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 111008.561101                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 111008.561101                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data        24566                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total        24566                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data   2235224992                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total   2235224992                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 90988.561101                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 90988.561101                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst            1                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         8176                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         8177                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           20                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         8225                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         8245                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      1973972                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    787259473                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    789233445                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           21                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        16401                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        16422                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.952381                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.501494                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.502070                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 98698.600000                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 95715.437447                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 95722.673742                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           20                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         8225                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         8245                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      1573572                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    622594973                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    624168545                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.952381                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.501494                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.502070                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 78678.600000                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 75695.437447                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 75702.673742                       # average ReadSharedReq mshr miss latency
system.l2cache.InvalidateReq_misses::.cpu.data           15                       # number of InvalidateReq misses
system.l2cache.InvalidateReq_misses::total           15                       # number of InvalidateReq misses
system.l2cache.InvalidateReq_accesses::.cpu.data           15                       # number of InvalidateReq accesses(hits+misses)
system.l2cache.InvalidateReq_accesses::total           15                       # number of InvalidateReq accesses(hits+misses)
system.l2cache.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2cache.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2cache.InvalidateReq_mshr_misses::.cpu.data           15                       # number of InvalidateReq MSHR misses
system.l2cache.InvalidateReq_mshr_misses::total           15                       # number of InvalidateReq MSHR misses
system.l2cache.InvalidateReq_mshr_miss_latency::.cpu.data       435435                       # number of InvalidateReq MSHR miss cycles
system.l2cache.InvalidateReq_mshr_miss_latency::total       435435                       # number of InvalidateReq MSHR miss cycles
system.l2cache.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2cache.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2cache.InvalidateReq_avg_mshr_miss_latency::.cpu.data        29029                       # average InvalidateReq mshr miss latency
system.l2cache.InvalidateReq_avg_mshr_miss_latency::total        29029                       # average InvalidateReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  10283499226                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             4075.121854                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  80946                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                32826                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.465911                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                86086                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks     0.168702                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst     1.449745                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  4073.503407                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.000041                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.000354                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.994508                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.994903                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         4086                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               680514                       # Number of tag accesses
system.l2cache.tags.data_accesses              680514                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10283499226                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            1280                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data         2098624                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total             2099904                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           1280                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks      1837248                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total          1837248                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               20                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data            32791                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                32811                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks         28707                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total               28707                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst             124471                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          204076837                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              204201309                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst        124471                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total            124471                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks       178659808                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total             178659808                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks       178659808                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst            124471                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         204076837                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             382861117                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples     28705.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples        20.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples     32774.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.004473365538                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds          1683                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds          1683                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                91795                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState               27247                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        32811                       # Number of read requests accepted
system.mem_ctrl.writeReqs                       28707                       # Number of write requests accepted
system.mem_ctrl.readBursts                      32811                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                     28707                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                      17                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0               2082                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1               2052                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2               2046                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3               2048                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4               2049                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5               2048                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6               2048                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7               2045                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8               2048                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9               2047                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10              2047                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11              2046                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12              2046                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13              2047                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14              2047                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15              2048                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0               1784                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1               1792                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2               1792                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3               1792                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4               1805                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5               1792                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6               1792                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7               1792                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8               1796                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9               1792                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10              1792                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11              1792                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12              1796                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13              1792                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14              1792                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15              1792                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.17                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       24.70                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                     558824074                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                   163970000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat               1173711574                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                      17040.44                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 35790.44                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                     29743                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                    25899                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  90.70                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 90.22                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  32811                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                 28707                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    20637                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                     8662                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                     2668                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                      827                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                     874                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                     874                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                     927                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                     939                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                    1375                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                    1681                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                    1714                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                    1689                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                    1985                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                    1704                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                    2217                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                    1775                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                    2252                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                    1808                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                    1783                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                    1693                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                    1696                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                    1692                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       7                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       3                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       2                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         5834                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     674.303737                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    502.386700                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    382.355187                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           228      3.91%      3.91% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255         1181     20.24%     24.15% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383          248      4.25%     28.40% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511          422      7.23%     35.64% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639          294      5.04%     40.68% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767          300      5.14%     45.82% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895          241      4.13%     49.95% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023          210      3.60%     53.55% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151         2710     46.45%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          5834                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples         1683                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean       19.484254                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean      17.060567                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev     100.140966                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-255           1682     99.94%     99.94% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::4096-4351            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total           1683                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples         1683                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       17.043969                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      17.014005                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       1.010276                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16               808     48.01%     48.01% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::17                 1      0.06%     48.07% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18               870     51.69%     99.76% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::19                 2      0.12%     99.88% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::20                 1      0.06%     99.94% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::22                 1      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total           1683                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                 2098816                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                     1088                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                  1835840                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                  2099904                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys               1837248                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                        204.10                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                        178.52                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                     204.20                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                     178.66                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          2.99                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      1.59                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     1.39                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                    10283466193                       # Total gap between requests
system.mem_ctrl.avgGap                      167161.91                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst         1280                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data      2097536                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks      1835840                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 124471.249704939692                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 203971036.891484677792                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 178522889.889309763908                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst           20                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data        32791                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks        28707                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst       544841                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data   1173166733                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks 210757494520                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     27242.05                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     35777.10                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks   7341676.06                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     90.48                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy              20770260                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy              11039655                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy            116924640                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy            74875680                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      811324800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy        1364006580                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy        2800226880                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy          5199168495                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         505.583594                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE   7250998089                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF    343200000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT   2689301137                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy              20905920                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy              11100375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy            117224520                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy            74860020                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      811324800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy        1378546140                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy        2787983040                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy          5201944815                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         505.853572                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE   7219105017                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF    343200000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT   2721194209                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  10283499226                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
