#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1e8a6e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1e8a360 .scope module, "tb" "tb" 3 60;
 .timescale -12 -12;
L_0x1eb2940 .functor NOT 1, L_0x1eddaa0, C4<0>, C4<0>, C4<0>;
L_0x1edd880 .functor XOR 2, L_0x1edd740, L_0x1edd7e0, C4<00>, C4<00>;
L_0x1edd990 .functor XOR 2, L_0x1edd880, L_0x1edd8f0, C4<00>, C4<00>;
v0x1eda250_0 .net "Y2_dut", 0 0, L_0x1edc660;  1 drivers
v0x1eda310_0 .net "Y2_ref", 0 0, L_0x1ea4130;  1 drivers
v0x1eda3b0_0 .net "Y4_dut", 0 0, L_0x1edd540;  1 drivers
v0x1eda480_0 .net "Y4_ref", 0 0, L_0x1edb930;  1 drivers
v0x1eda550_0 .net *"_ivl_10", 1 0, L_0x1edd8f0;  1 drivers
v0x1eda640_0 .net *"_ivl_12", 1 0, L_0x1edd990;  1 drivers
v0x1eda6e0_0 .net *"_ivl_2", 1 0, L_0x1edd6a0;  1 drivers
v0x1eda7a0_0 .net *"_ivl_4", 1 0, L_0x1edd740;  1 drivers
v0x1eda880_0 .net *"_ivl_6", 1 0, L_0x1edd7e0;  1 drivers
v0x1eda960_0 .net *"_ivl_8", 1 0, L_0x1edd880;  1 drivers
v0x1edaa40_0 .var "clk", 0 0;
v0x1edaae0_0 .var/2u "stats1", 223 0;
v0x1edaba0_0 .var/2u "strobe", 0 0;
v0x1edac60_0 .net "tb_match", 0 0, L_0x1eddaa0;  1 drivers
v0x1edad30_0 .net "tb_mismatch", 0 0, L_0x1eb2940;  1 drivers
v0x1edadd0_0 .net "w", 0 0, v0x1ed8170_0;  1 drivers
v0x1edae70_0 .net "y", 6 1, v0x1ed8210_0;  1 drivers
L_0x1edd6a0 .concat [ 1 1 0 0], L_0x1edb930, L_0x1ea4130;
L_0x1edd740 .concat [ 1 1 0 0], L_0x1edb930, L_0x1ea4130;
L_0x1edd7e0 .concat [ 1 1 0 0], L_0x1edd540, L_0x1edc660;
L_0x1edd8f0 .concat [ 1 1 0 0], L_0x1edb930, L_0x1ea4130;
L_0x1eddaa0 .cmp/eeq 2, L_0x1edd6a0, L_0x1edd990;
S_0x1ea3460 .scope module, "good1" "reference_module" 3 105, 3 4 0, S_0x1e8a360;
 .timescale -12 -12;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y2";
    .port_info 3 /OUTPUT 1 "Y4";
L_0x1e8ea50 .functor NOT 1, v0x1ed8170_0, C4<0>, C4<0>, C4<0>;
L_0x1ea4130 .functor AND 1, L_0x1edb090, L_0x1e8ea50, C4<1>, C4<1>;
L_0x1eb29b0 .functor OR 1, L_0x1edb280, L_0x1edb320, C4<0>, C4<0>;
L_0x1edb530 .functor OR 1, L_0x1eb29b0, L_0x1edb460, C4<0>, C4<0>;
L_0x1edb820 .functor OR 1, L_0x1edb530, L_0x1edb670, C4<0>, C4<0>;
L_0x1edb930 .functor AND 1, L_0x1edb820, v0x1ed8170_0, C4<1>, C4<1>;
v0x1eb2ab0_0 .net "Y2", 0 0, L_0x1ea4130;  alias, 1 drivers
v0x1eb2b50_0 .net "Y4", 0 0, L_0x1edb930;  alias, 1 drivers
v0x1e8eb60_0 .net *"_ivl_1", 0 0, L_0x1edb090;  1 drivers
v0x1e8ec30_0 .net *"_ivl_10", 0 0, L_0x1eb29b0;  1 drivers
v0x1ed7180_0 .net *"_ivl_13", 0 0, L_0x1edb460;  1 drivers
v0x1ed72b0_0 .net *"_ivl_14", 0 0, L_0x1edb530;  1 drivers
v0x1ed7390_0 .net *"_ivl_17", 0 0, L_0x1edb670;  1 drivers
v0x1ed7470_0 .net *"_ivl_18", 0 0, L_0x1edb820;  1 drivers
v0x1ed7550_0 .net *"_ivl_2", 0 0, L_0x1e8ea50;  1 drivers
v0x1ed76c0_0 .net *"_ivl_7", 0 0, L_0x1edb280;  1 drivers
v0x1ed77a0_0 .net *"_ivl_9", 0 0, L_0x1edb320;  1 drivers
v0x1ed7880_0 .net "w", 0 0, v0x1ed8170_0;  alias, 1 drivers
v0x1ed7940_0 .net "y", 6 1, v0x1ed8210_0;  alias, 1 drivers
L_0x1edb090 .part v0x1ed8210_0, 0, 1;
L_0x1edb280 .part v0x1ed8210_0, 1, 1;
L_0x1edb320 .part v0x1ed8210_0, 2, 1;
L_0x1edb460 .part v0x1ed8210_0, 4, 1;
L_0x1edb670 .part v0x1ed8210_0, 5, 1;
S_0x1ed7aa0 .scope module, "stim1" "stimulus_gen" 3 100, 3 16 0, S_0x1e8a360;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 6 "y";
    .port_info 2 /OUTPUT 1 "w";
    .port_info 3 /INPUT 1 "tb_match";
v0x1ed7d00_0 .net "clk", 0 0, v0x1edaa40_0;  1 drivers
v0x1ed7de0_0 .var/2s "errored1", 31 0;
v0x1ed7ec0_0 .var/2s "onehot_error", 31 0;
v0x1ed7f80_0 .net "tb_match", 0 0, L_0x1eddaa0;  alias, 1 drivers
v0x1ed8040_0 .var/2s "temp", 31 0;
v0x1ed8170_0 .var "w", 0 0;
v0x1ed8210_0 .var "y", 6 1;
E_0x1e9d750/0 .event negedge, v0x1ed7d00_0;
E_0x1e9d750/1 .event posedge, v0x1ed7d00_0;
E_0x1e9d750 .event/or E_0x1e9d750/0, E_0x1e9d750/1;
S_0x1ed8310 .scope module, "top_module1" "top_module" 3 111, 4 1 0, S_0x1e8a360;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y2";
    .port_info 3 /OUTPUT 1 "Y4";
L_0x1edbb20 .functor NOT 1, v0x1ed8170_0, C4<0>, C4<0>, C4<0>;
L_0x1edbb90 .functor AND 1, L_0x1edba80, L_0x1edbb20, C4<1>, C4<1>;
L_0x1edbd40 .functor NOT 1, v0x1ed8170_0, C4<0>, C4<0>, C4<0>;
L_0x1edbdb0 .functor AND 1, L_0x1edbca0, L_0x1edbd40, C4<1>, C4<1>;
L_0x1edbef0 .functor OR 1, L_0x1edbb90, L_0x1edbdb0, C4<0>, C4<0>;
L_0x1edc0a0 .functor NOT 1, v0x1ed8170_0, C4<0>, C4<0>, C4<0>;
L_0x1edc260 .functor AND 1, L_0x1edc000, L_0x1edc0a0, C4<1>, C4<1>;
L_0x1edc370 .functor OR 1, L_0x1edbef0, L_0x1edc260, C4<0>, C4<0>;
L_0x1edc5a0 .functor AND 1, L_0x1edc4d0, v0x1ed8170_0, C4<1>, C4<1>;
L_0x1edc660 .functor OR 1, L_0x1edc370, L_0x1edc5a0, C4<0>, C4<0>;
L_0x1edc8c0 .functor NOT 1, v0x1ed8170_0, C4<0>, C4<0>, C4<0>;
L_0x1edc930 .functor AND 1, L_0x1edc820, L_0x1edc8c0, C4<1>, C4<1>;
L_0x1edcb40 .functor AND 1, L_0x1edca60, v0x1ed8170_0, C4<1>, C4<1>;
L_0x1edcc00 .functor OR 1, L_0x1edc930, L_0x1edcb40, C4<0>, C4<0>;
L_0x1edc9f0 .functor NOT 1, v0x1ed8170_0, C4<0>, C4<0>, C4<0>;
L_0x1edce30 .functor AND 1, L_0x1edcd90, L_0x1edc9f0, C4<1>, C4<1>;
L_0x1edcfd0 .functor OR 1, L_0x1edcc00, L_0x1edce30, C4<0>, C4<0>;
L_0x1edd3e0 .functor AND 1, L_0x1edd0e0, v0x1ed8170_0, C4<1>, C4<1>;
L_0x1edd540 .functor OR 1, L_0x1edcfd0, L_0x1edd3e0, C4<0>, C4<0>;
v0x1ed85b0_0 .net "Y2", 0 0, L_0x1edc660;  alias, 1 drivers
v0x1ed8670_0 .net "Y4", 0 0, L_0x1edd540;  alias, 1 drivers
v0x1ed8730_0 .net *"_ivl_1", 0 0, L_0x1edba80;  1 drivers
v0x1ed8820_0 .net *"_ivl_10", 0 0, L_0x1edbdb0;  1 drivers
v0x1ed8900_0 .net *"_ivl_12", 0 0, L_0x1edbef0;  1 drivers
v0x1ed8a30_0 .net *"_ivl_15", 0 0, L_0x1edc000;  1 drivers
v0x1ed8b10_0 .net *"_ivl_16", 0 0, L_0x1edc0a0;  1 drivers
v0x1ed8bf0_0 .net *"_ivl_18", 0 0, L_0x1edc260;  1 drivers
v0x1ed8cd0_0 .net *"_ivl_2", 0 0, L_0x1edbb20;  1 drivers
v0x1ed8e40_0 .net *"_ivl_20", 0 0, L_0x1edc370;  1 drivers
v0x1ed8f20_0 .net *"_ivl_23", 0 0, L_0x1edc4d0;  1 drivers
v0x1ed9000_0 .net *"_ivl_24", 0 0, L_0x1edc5a0;  1 drivers
v0x1ed90e0_0 .net *"_ivl_29", 0 0, L_0x1edc820;  1 drivers
v0x1ed91c0_0 .net *"_ivl_30", 0 0, L_0x1edc8c0;  1 drivers
v0x1ed92a0_0 .net *"_ivl_32", 0 0, L_0x1edc930;  1 drivers
v0x1ed9380_0 .net *"_ivl_35", 0 0, L_0x1edca60;  1 drivers
v0x1ed9460_0 .net *"_ivl_36", 0 0, L_0x1edcb40;  1 drivers
v0x1ed9540_0 .net *"_ivl_38", 0 0, L_0x1edcc00;  1 drivers
v0x1ed9620_0 .net *"_ivl_4", 0 0, L_0x1edbb90;  1 drivers
v0x1ed9700_0 .net *"_ivl_41", 0 0, L_0x1edcd90;  1 drivers
v0x1ed97e0_0 .net *"_ivl_42", 0 0, L_0x1edc9f0;  1 drivers
v0x1ed98c0_0 .net *"_ivl_44", 0 0, L_0x1edce30;  1 drivers
v0x1ed99a0_0 .net *"_ivl_46", 0 0, L_0x1edcfd0;  1 drivers
v0x1ed9a80_0 .net *"_ivl_49", 0 0, L_0x1edd0e0;  1 drivers
v0x1ed9b60_0 .net *"_ivl_50", 0 0, L_0x1edd3e0;  1 drivers
v0x1ed9c40_0 .net *"_ivl_7", 0 0, L_0x1edbca0;  1 drivers
v0x1ed9d20_0 .net *"_ivl_8", 0 0, L_0x1edbd40;  1 drivers
v0x1ed9e00_0 .net "w", 0 0, v0x1ed8170_0;  alias, 1 drivers
v0x1ed9ea0_0 .net "y", 6 1, v0x1ed8210_0;  alias, 1 drivers
L_0x1edba80 .part v0x1ed8210_0, 0, 1;
L_0x1edbca0 .part v0x1ed8210_0, 1, 1;
L_0x1edc000 .part v0x1ed8210_0, 2, 1;
L_0x1edc4d0 .part v0x1ed8210_0, 4, 1;
L_0x1edc820 .part v0x1ed8210_0, 1, 1;
L_0x1edca60 .part v0x1ed8210_0, 2, 1;
L_0x1edcd90 .part v0x1ed8210_0, 3, 1;
L_0x1edd0e0 .part v0x1ed8210_0, 5, 1;
S_0x1eda030 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 119, 3 119 0, S_0x1e8a360;
 .timescale -12 -12;
E_0x1e9d2a0 .event anyedge, v0x1edaba0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1edaba0_0;
    %nor/r;
    %assign/vec4 v0x1edaba0_0, 0;
    %wait E_0x1e9d2a0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1ed7aa0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1ed7de0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1ed7ec0_0, 0, 32;
    %end;
    .thread T_1, $init;
    .scope S_0x1ed7aa0;
T_2 ;
    %pushi/vec4 200, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1e9d750;
    %pushi/vec4 1, 0, 6;
    %vpi_func 3 30 "$random" 32 {0 0 0};
    %pushi/vec4 6, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x1ed8210_0, 0;
    %vpi_func 3 31 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x1ed8170_0, 0;
    %load/vec4 v0x1ed7f80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1ed7ec0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1ed7ec0_0, 0, 32;
T_2.2 ;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1ed7de0_0, 0, 32;
    %pushi/vec4 400, 0, 32;
T_2.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.5, 5;
    %jmp/1 T_2.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1e9d750;
T_2.6 ;
    %vpi_func 3 40 "$random" 32 {0 0 0};
    %cast2;
    %store/vec4 v0x1ed8040_0, 0, 32;
T_2.7 ;
    %load/vec4 v0x1ed8040_0;
    %parti/s 2, 5, 4;
    %load/vec4 v0x1ed8040_0;
    %parti/s 2, 2, 3;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %load/vec4 v0x1ed8040_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x1ed8040_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %cmp/e;
    %jmp/1 T_2.6, 4;
T_2.8 ;
    %load/vec4 v0x1ed8040_0;
    %parti/s 6, 1, 2;
    %assign/vec4 v0x1ed8210_0, 0;
    %vpi_func 3 45 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x1ed8170_0, 0;
    %load/vec4 v0x1ed7f80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.9, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1ed7de0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1ed7de0_0, 0, 32;
T_2.9 ;
    %jmp T_2.4;
T_2.5 ;
    %pop/vec4 1;
    %load/vec4 v0x1ed7ec0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0x1ed7de0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %vpi_call/w 3 50 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with semi-random inputs." {0 0 0};
T_2.11 ;
    %load/vec4 v0x1ed7ec0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.16, 9;
    %load/vec4 v0x1ed7de0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %vpi_call/w 3 53 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_2.14 ;
    %delay 1, 0;
    %vpi_call/w 3 55 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x1e8a360;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1edaa40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1edaba0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1e8a360;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x1edaa40_0;
    %inv;
    %store/vec4 v0x1edaa40_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x1e8a360;
T_5 ;
    %vpi_call/w 3 92 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 93 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1ed7d00_0, v0x1edad30_0, v0x1edae70_0, v0x1edadd0_0, v0x1eda310_0, v0x1eda250_0, v0x1eda480_0, v0x1eda3b0_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1e8a360;
T_6 ;
    %load/vec4 v0x1edaae0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x1edaae0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1edaae0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y2", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "Y2" {0 0 0};
T_6.1 ;
    %load/vec4 v0x1edaae0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x1edaae0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1edaae0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 130 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y4", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.3;
T_6.2 ;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has no mismatches.", "Y4" {0 0 0};
T_6.3 ;
    %load/vec4 v0x1edaae0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1edaae0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 134 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1edaae0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1edaae0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 135 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0x1e8a360;
T_7 ;
    %wait E_0x1e9d750;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1edaae0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1edaae0_0, 4, 32;
    %load/vec4 v0x1edac60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x1edaae0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 146 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1edaae0_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1edaae0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1edaae0_0, 4, 32;
T_7.0 ;
    %load/vec4 v0x1eda310_0;
    %load/vec4 v0x1eda310_0;
    %load/vec4 v0x1eda250_0;
    %xor;
    %load/vec4 v0x1eda310_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0x1edaae0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 150 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1edaae0_0, 4, 32;
T_7.6 ;
    %load/vec4 v0x1edaae0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1edaae0_0, 4, 32;
T_7.4 ;
    %load/vec4 v0x1eda480_0;
    %load/vec4 v0x1eda480_0;
    %load/vec4 v0x1eda3b0_0;
    %xor;
    %load/vec4 v0x1eda480_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.8, 6;
    %load/vec4 v0x1edaae0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %vpi_func 3 153 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1edaae0_0, 4, 32;
T_7.10 ;
    %load/vec4 v0x1edaae0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1edaae0_0, 4, 32;
T_7.8 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q6c/m2014_q6c_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/m2014_q6c/iter0/response1/top_module.sv";
