Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Wed Dec 17 15:54:54 2025
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab10_timing_summary_routed.rpt -pb lab10_timing_summary_routed.pb -rpx lab10_timing_summary_routed.rpx -warn_on_violation
| Design       : lab10
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  12          
SYNTH-9    Warning   Small multiplier                            17          
TIMING-18  Warning   Missing input or output delay               21          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.237        0.000                      0                 1378        0.082        0.000                      0                 1378        4.500        0.000                       0                   801  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)       Period(ns)      Frequency(MHz)
-----          ------------       ----------      --------------
sys_clk_pin    {0.000 5.000}      10.000          100.000         
  vga_clk_gen  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin          0.239        0.000                      0                 1183        0.082        0.000                      0                 1183        4.500        0.000                       0                   778  
  vga_clk_gen       11.216        0.000                      0                   63        0.417        0.000                      0                   63        9.500        0.000                       0                    23  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
vga_clk_gen   sys_clk_pin         0.237        0.000                      0                  185        1.077        0.000                      0                  185  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.334        0.000                      0                    6        1.215        0.000                      0                    6  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.239ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.239ns  (required time - arrival time)
  Source:                 fsm0/selection_index_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.720ns  (logic 3.669ns (37.748%)  route 6.051ns (62.252%))
  Logic Levels:           13  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 14.814 - 10.000 ) 
    Source Clock Delay      (SCD):    5.111ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.559     5.111    fsm0/clk_IBUF_BUFG
    SLICE_X33Y16         FDCE                                         r  fsm0/selection_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDCE (Prop_fdce_C_Q)         0.456     5.567 r  fsm0/selection_index_reg[1]/Q
                         net (fo=56, routed)          0.960     6.527    fsm0/selection_index[1]
    SLICE_X34Y16         LUT4 (Prop_lut4_I0_O)        0.124     6.651 r  fsm0/selectbox_addr[3]_i_16/O
                         net (fo=1, routed)           0.000     6.651    fsm0/selectbox_addr[3]_i_16_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.031 r  fsm0/selectbox_addr_reg[3]_i_11/CO[3]
                         net (fo=15, routed)          0.847     7.877    fsm0/selectbox_addr_reg[3]_i_11_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.630     8.507 r  fsm0/selectbox_addr_reg[6]_i_62/O[1]
                         net (fo=12, routed)          0.809     9.316    fsm0/selectbox_addr6[5]
    SLICE_X34Y14         LUT3 (Prop_lut3_I0_O)        0.306     9.622 r  fsm0/selectbox_addr[6]_i_67/O
                         net (fo=1, routed)           0.162     9.784    fsm0/selectbox_addr[6]_i_67_n_0
    SLICE_X34Y14         LUT5 (Prop_lut5_I2_O)        0.124     9.908 r  fsm0/selectbox_addr[6]_i_42/O
                         net (fo=1, routed)           0.472    10.380    fsm0/selectbox_addr[6]_i_42_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.765 r  fsm0/selectbox_addr_reg[6]_i_14/CO[3]
                         net (fo=1, routed)           0.000    10.765    vs0/selectbox_addr_reg[6]_0[0]
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.036 f  vs0/selectbox_addr_reg[6]_i_4/CO[0]
                         net (fo=2, routed)           0.684    11.721    vs0/is_on_sprite1__0
    SLICE_X32Y16         LUT4 (Prop_lut4_I2_O)        0.373    12.094 r  vs0/rgb_reg[7]_i_20/O
                         net (fo=1, routed)           0.159    12.253    ram_selectbox/rgb_reg_reg[7]_0
    SLICE_X32Y16         LUT5 (Prop_lut5_I3_O)        0.124    12.377 r  ram_selectbox/rgb_reg[7]_i_5/O
                         net (fo=15, routed)          0.381    12.757    vs0/rgb_reg_reg[7]
    SLICE_X28Y16         LUT2 (Prop_lut2_I1_O)        0.124    12.881 f  vs0/rgb_reg[11]_i_12/O
                         net (fo=4, routed)           0.452    13.333    vs0/rgb_reg[11]_i_12_n_0
    SLICE_X30Y15         LUT6 (Prop_lut6_I0_O)        0.124    13.457 r  vs0/rgb_reg[11]_i_4/O
                         net (fo=11, routed)          0.546    14.003    change_text_render0/rgb_reg_reg[8]_1
    SLICE_X29Y15         LUT6 (Prop_lut6_I2_O)        0.124    14.127 r  change_text_render0/rgb_reg[10]_i_3/O
                         net (fo=3, routed)           0.580    14.707    vs0/rgb_reg_reg[8]
    SLICE_X28Y17         LUT6 (Prop_lut6_I1_O)        0.124    14.831 r  vs0/rgb_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    14.831    rgb_next[9]
    SLICE_X28Y17         FDRE                                         r  rgb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.442    14.814    clk_IBUF_BUFG
    SLICE_X28Y17         FDRE                                         r  rgb_reg_reg[9]/C
                         clock pessimism              0.259    15.073    
                         clock uncertainty           -0.035    15.037    
    SLICE_X28Y17         FDRE (Setup_fdre_C_D)        0.032    15.069    rgb_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         15.069    
                         arrival time                         -14.831    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.302ns  (required time - arrival time)
  Source:                 fsm0/selection_index_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.659ns  (logic 3.669ns (37.986%)  route 5.990ns (62.014%))
  Logic Levels:           13  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 14.816 - 10.000 ) 
    Source Clock Delay      (SCD):    5.111ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.559     5.111    fsm0/clk_IBUF_BUFG
    SLICE_X33Y16         FDCE                                         r  fsm0/selection_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDCE (Prop_fdce_C_Q)         0.456     5.567 r  fsm0/selection_index_reg[1]/Q
                         net (fo=56, routed)          0.960     6.527    fsm0/selection_index[1]
    SLICE_X34Y16         LUT4 (Prop_lut4_I0_O)        0.124     6.651 r  fsm0/selectbox_addr[3]_i_16/O
                         net (fo=1, routed)           0.000     6.651    fsm0/selectbox_addr[3]_i_16_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.031 r  fsm0/selectbox_addr_reg[3]_i_11/CO[3]
                         net (fo=15, routed)          0.847     7.877    fsm0/selectbox_addr_reg[3]_i_11_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.630     8.507 r  fsm0/selectbox_addr_reg[6]_i_62/O[1]
                         net (fo=12, routed)          0.809     9.316    fsm0/selectbox_addr6[5]
    SLICE_X34Y14         LUT3 (Prop_lut3_I0_O)        0.306     9.622 r  fsm0/selectbox_addr[6]_i_67/O
                         net (fo=1, routed)           0.162     9.784    fsm0/selectbox_addr[6]_i_67_n_0
    SLICE_X34Y14         LUT5 (Prop_lut5_I2_O)        0.124     9.908 r  fsm0/selectbox_addr[6]_i_42/O
                         net (fo=1, routed)           0.472    10.380    fsm0/selectbox_addr[6]_i_42_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.765 r  fsm0/selectbox_addr_reg[6]_i_14/CO[3]
                         net (fo=1, routed)           0.000    10.765    vs0/selectbox_addr_reg[6]_0[0]
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.036 f  vs0/selectbox_addr_reg[6]_i_4/CO[0]
                         net (fo=2, routed)           0.684    11.721    vs0/is_on_sprite1__0
    SLICE_X32Y16         LUT4 (Prop_lut4_I2_O)        0.373    12.094 r  vs0/rgb_reg[7]_i_20/O
                         net (fo=1, routed)           0.159    12.253    ram_selectbox/rgb_reg_reg[7]_0
    SLICE_X32Y16         LUT5 (Prop_lut5_I3_O)        0.124    12.377 r  ram_selectbox/rgb_reg[7]_i_5/O
                         net (fo=15, routed)          0.381    12.757    vs0/rgb_reg_reg[7]
    SLICE_X28Y16         LUT2 (Prop_lut2_I1_O)        0.124    12.881 f  vs0/rgb_reg[11]_i_12/O
                         net (fo=4, routed)           0.452    13.333    vs0/rgb_reg[11]_i_12_n_0
    SLICE_X30Y15         LUT6 (Prop_lut6_I0_O)        0.124    13.457 r  vs0/rgb_reg[11]_i_4/O
                         net (fo=11, routed)          0.762    14.219    vs0/RAM_reg
    SLICE_X29Y14         LUT6 (Prop_lut6_I2_O)        0.124    14.343 r  vs0/rgb_reg[5]_i_2/O
                         net (fo=1, routed)           0.302    14.646    vs0/rgb_reg[5]_i_2_n_0
    SLICE_X28Y15         LUT6 (Prop_lut6_I0_O)        0.124    14.770 r  vs0/rgb_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    14.770    rgb_next[5]
    SLICE_X28Y15         FDRE                                         r  rgb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.444    14.816    clk_IBUF_BUFG
    SLICE_X28Y15         FDRE                                         r  rgb_reg_reg[5]/C
                         clock pessimism              0.259    15.075    
                         clock uncertainty           -0.035    15.039    
    SLICE_X28Y15         FDRE (Setup_fdre_C_D)        0.032    15.071    rgb_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                         -14.770    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.311ns  (required time - arrival time)
  Source:                 fsm0/selection_index_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.650ns  (logic 3.771ns (39.079%)  route 5.879ns (60.921%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 14.817 - 10.000 ) 
    Source Clock Delay      (SCD):    5.111ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.559     5.111    fsm0/clk_IBUF_BUFG
    SLICE_X33Y16         FDCE                                         r  fsm0/selection_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDCE (Prop_fdce_C_Q)         0.456     5.567 r  fsm0/selection_index_reg[1]/Q
                         net (fo=56, routed)          0.960     6.527    fsm0/selection_index[1]
    SLICE_X34Y16         LUT4 (Prop_lut4_I0_O)        0.124     6.651 r  fsm0/selectbox_addr[3]_i_16/O
                         net (fo=1, routed)           0.000     6.651    fsm0/selectbox_addr[3]_i_16_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.031 r  fsm0/selectbox_addr_reg[3]_i_11/CO[3]
                         net (fo=15, routed)          0.847     7.877    fsm0/selectbox_addr_reg[3]_i_11_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.630     8.507 r  fsm0/selectbox_addr_reg[6]_i_62/O[1]
                         net (fo=12, routed)          0.809     9.316    fsm0/selectbox_addr6[5]
    SLICE_X34Y14         LUT3 (Prop_lut3_I0_O)        0.306     9.622 r  fsm0/selectbox_addr[6]_i_67/O
                         net (fo=1, routed)           0.162     9.784    fsm0/selectbox_addr[6]_i_67_n_0
    SLICE_X34Y14         LUT5 (Prop_lut5_I2_O)        0.124     9.908 r  fsm0/selectbox_addr[6]_i_42/O
                         net (fo=1, routed)           0.472    10.380    fsm0/selectbox_addr[6]_i_42_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.765 r  fsm0/selectbox_addr_reg[6]_i_14/CO[3]
                         net (fo=1, routed)           0.000    10.765    vs0/selectbox_addr_reg[6]_0[0]
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.036 r  vs0/selectbox_addr_reg[6]_i_4/CO[0]
                         net (fo=2, routed)           0.684    11.721    vs0/is_on_sprite1__0
    SLICE_X32Y16         LUT4 (Prop_lut4_I2_O)        0.373    12.094 f  vs0/rgb_reg[7]_i_20/O
                         net (fo=1, routed)           0.159    12.253    ram_selectbox/rgb_reg_reg[7]_0
    SLICE_X32Y16         LUT5 (Prop_lut5_I3_O)        0.124    12.377 f  ram_selectbox/rgb_reg[7]_i_5/O
                         net (fo=15, routed)          0.619    12.995    ram_selectbox/current_state_reg
    SLICE_X30Y16         LUT2 (Prop_lut2_I0_O)        0.119    13.114 f  ram_selectbox/rgb_reg[3]_i_6/O
                         net (fo=1, routed)           0.867    13.982    vs0/rgb_reg_reg[3]_0
    SLICE_X28Y14         LUT6 (Prop_lut6_I1_O)        0.355    14.337 r  vs0/rgb_reg[3]_i_2/O
                         net (fo=1, routed)           0.300    14.636    vs0/rgb_reg[3]_i_2_n_0
    SLICE_X28Y13         LUT6 (Prop_lut6_I0_O)        0.124    14.760 r  vs0/rgb_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    14.760    rgb_next[3]
    SLICE_X28Y13         FDRE                                         r  rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.445    14.817    clk_IBUF_BUFG
    SLICE_X28Y13         FDRE                                         r  rgb_reg_reg[3]/C
                         clock pessimism              0.259    15.076    
                         clock uncertainty           -0.035    15.040    
    SLICE_X28Y13         FDRE (Setup_fdre_C_D)        0.031    15.071    rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                         -14.760    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.443ns  (required time - arrival time)
  Source:                 fsm0/selection_index_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.515ns  (logic 3.669ns (38.562%)  route 5.846ns (61.438%))
  Logic Levels:           13  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 14.816 - 10.000 ) 
    Source Clock Delay      (SCD):    5.111ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.559     5.111    fsm0/clk_IBUF_BUFG
    SLICE_X33Y16         FDCE                                         r  fsm0/selection_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDCE (Prop_fdce_C_Q)         0.456     5.567 r  fsm0/selection_index_reg[1]/Q
                         net (fo=56, routed)          0.960     6.527    fsm0/selection_index[1]
    SLICE_X34Y16         LUT4 (Prop_lut4_I0_O)        0.124     6.651 r  fsm0/selectbox_addr[3]_i_16/O
                         net (fo=1, routed)           0.000     6.651    fsm0/selectbox_addr[3]_i_16_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.031 r  fsm0/selectbox_addr_reg[3]_i_11/CO[3]
                         net (fo=15, routed)          0.847     7.877    fsm0/selectbox_addr_reg[3]_i_11_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.630     8.507 r  fsm0/selectbox_addr_reg[6]_i_62/O[1]
                         net (fo=12, routed)          0.809     9.316    fsm0/selectbox_addr6[5]
    SLICE_X34Y14         LUT3 (Prop_lut3_I0_O)        0.306     9.622 r  fsm0/selectbox_addr[6]_i_67/O
                         net (fo=1, routed)           0.162     9.784    fsm0/selectbox_addr[6]_i_67_n_0
    SLICE_X34Y14         LUT5 (Prop_lut5_I2_O)        0.124     9.908 r  fsm0/selectbox_addr[6]_i_42/O
                         net (fo=1, routed)           0.472    10.380    fsm0/selectbox_addr[6]_i_42_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.765 r  fsm0/selectbox_addr_reg[6]_i_14/CO[3]
                         net (fo=1, routed)           0.000    10.765    vs0/selectbox_addr_reg[6]_0[0]
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.036 f  vs0/selectbox_addr_reg[6]_i_4/CO[0]
                         net (fo=2, routed)           0.684    11.721    vs0/is_on_sprite1__0
    SLICE_X32Y16         LUT4 (Prop_lut4_I2_O)        0.373    12.094 r  vs0/rgb_reg[7]_i_20/O
                         net (fo=1, routed)           0.159    12.253    ram_selectbox/rgb_reg_reg[7]_0
    SLICE_X32Y16         LUT5 (Prop_lut5_I3_O)        0.124    12.377 r  ram_selectbox/rgb_reg[7]_i_5/O
                         net (fo=15, routed)          0.381    12.757    vs0/rgb_reg_reg[7]
    SLICE_X28Y16         LUT2 (Prop_lut2_I1_O)        0.124    12.881 f  vs0/rgb_reg[11]_i_12/O
                         net (fo=4, routed)           0.452    13.333    vs0/rgb_reg[11]_i_12_n_0
    SLICE_X30Y15         LUT6 (Prop_lut6_I0_O)        0.124    13.457 r  vs0/rgb_reg[11]_i_4/O
                         net (fo=11, routed)          0.546    14.003    change_text_render0/rgb_reg_reg[8]_1
    SLICE_X29Y15         LUT6 (Prop_lut6_I2_O)        0.124    14.127 r  change_text_render0/rgb_reg[10]_i_3/O
                         net (fo=3, routed)           0.375    14.501    vs0/rgb_reg_reg[8]
    SLICE_X28Y15         LUT6 (Prop_lut6_I1_O)        0.124    14.625 r  vs0/rgb_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    14.625    rgb_next[10]
    SLICE_X28Y15         FDRE                                         r  rgb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.444    14.816    clk_IBUF_BUFG
    SLICE_X28Y15         FDRE                                         r  rgb_reg_reg[10]/C
                         clock pessimism              0.259    15.075    
                         clock uncertainty           -0.035    15.039    
    SLICE_X28Y15         FDRE (Setup_fdre_C_D)        0.029    15.068    rgb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         15.068    
                         arrival time                         -14.625    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.451ns  (required time - arrival time)
  Source:                 fsm0/selection_index_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.518ns  (logic 3.669ns (38.548%)  route 5.849ns (61.452%))
  Logic Levels:           13  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 14.810 - 10.000 ) 
    Source Clock Delay      (SCD):    5.111ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.559     5.111    fsm0/clk_IBUF_BUFG
    SLICE_X33Y16         FDCE                                         r  fsm0/selection_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDCE (Prop_fdce_C_Q)         0.456     5.567 r  fsm0/selection_index_reg[1]/Q
                         net (fo=56, routed)          0.960     6.527    fsm0/selection_index[1]
    SLICE_X34Y16         LUT4 (Prop_lut4_I0_O)        0.124     6.651 r  fsm0/selectbox_addr[3]_i_16/O
                         net (fo=1, routed)           0.000     6.651    fsm0/selectbox_addr[3]_i_16_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.031 r  fsm0/selectbox_addr_reg[3]_i_11/CO[3]
                         net (fo=15, routed)          0.847     7.877    fsm0/selectbox_addr_reg[3]_i_11_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.630     8.507 r  fsm0/selectbox_addr_reg[6]_i_62/O[1]
                         net (fo=12, routed)          0.809     9.316    fsm0/selectbox_addr6[5]
    SLICE_X34Y14         LUT3 (Prop_lut3_I0_O)        0.306     9.622 r  fsm0/selectbox_addr[6]_i_67/O
                         net (fo=1, routed)           0.162     9.784    fsm0/selectbox_addr[6]_i_67_n_0
    SLICE_X34Y14         LUT5 (Prop_lut5_I2_O)        0.124     9.908 r  fsm0/selectbox_addr[6]_i_42/O
                         net (fo=1, routed)           0.472    10.380    fsm0/selectbox_addr[6]_i_42_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.765 r  fsm0/selectbox_addr_reg[6]_i_14/CO[3]
                         net (fo=1, routed)           0.000    10.765    vs0/selectbox_addr_reg[6]_0[0]
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.036 r  vs0/selectbox_addr_reg[6]_i_4/CO[0]
                         net (fo=2, routed)           0.684    11.721    vs0/is_on_sprite1__0
    SLICE_X32Y16         LUT4 (Prop_lut4_I2_O)        0.373    12.094 f  vs0/rgb_reg[7]_i_20/O
                         net (fo=1, routed)           0.159    12.253    ram_selectbox/rgb_reg_reg[7]_0
    SLICE_X32Y16         LUT5 (Prop_lut5_I3_O)        0.124    12.377 f  ram_selectbox/rgb_reg[7]_i_5/O
                         net (fo=15, routed)          0.381    12.757    vs0/rgb_reg_reg[7]
    SLICE_X28Y16         LUT2 (Prop_lut2_I1_O)        0.124    12.881 r  vs0/rgb_reg[11]_i_12/O
                         net (fo=4, routed)           0.326    13.207    vs0/rgb_reg[11]_i_12_n_0
    SLICE_X29Y14         LUT6 (Prop_lut6_I0_O)        0.124    13.331 f  vs0/rgb_reg[11]_i_10/O
                         net (fo=3, routed)           0.760    14.091    vs0/rgb_reg[11]_i_10_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I5_O)        0.124    14.215 r  vs0/rgb_reg[11]_i_2/O
                         net (fo=1, routed)           0.289    14.505    vs0/rgb_reg[11]_i_2_n_0
    SLICE_X31Y18         LUT6 (Prop_lut6_I0_O)        0.124    14.629 r  vs0/rgb_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    14.629    rgb_next[11]
    SLICE_X31Y18         FDRE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.438    14.810    clk_IBUF_BUFG
    SLICE_X31Y18         FDRE                                         r  rgb_reg_reg[11]/C
                         clock pessimism              0.274    15.084    
                         clock uncertainty           -0.035    15.048    
    SLICE_X31Y18         FDRE (Setup_fdre_C_D)        0.031    15.079    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                         -14.629    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.494ns  (required time - arrival time)
  Source:                 fsm0/selection_index_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.466ns  (logic 3.669ns (38.759%)  route 5.797ns (61.241%))
  Logic Levels:           13  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 14.815 - 10.000 ) 
    Source Clock Delay      (SCD):    5.111ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.559     5.111    fsm0/clk_IBUF_BUFG
    SLICE_X33Y16         FDCE                                         r  fsm0/selection_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDCE (Prop_fdce_C_Q)         0.456     5.567 r  fsm0/selection_index_reg[1]/Q
                         net (fo=56, routed)          0.960     6.527    fsm0/selection_index[1]
    SLICE_X34Y16         LUT4 (Prop_lut4_I0_O)        0.124     6.651 r  fsm0/selectbox_addr[3]_i_16/O
                         net (fo=1, routed)           0.000     6.651    fsm0/selectbox_addr[3]_i_16_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.031 r  fsm0/selectbox_addr_reg[3]_i_11/CO[3]
                         net (fo=15, routed)          0.847     7.877    fsm0/selectbox_addr_reg[3]_i_11_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.630     8.507 r  fsm0/selectbox_addr_reg[6]_i_62/O[1]
                         net (fo=12, routed)          0.809     9.316    fsm0/selectbox_addr6[5]
    SLICE_X34Y14         LUT3 (Prop_lut3_I0_O)        0.306     9.622 r  fsm0/selectbox_addr[6]_i_67/O
                         net (fo=1, routed)           0.162     9.784    fsm0/selectbox_addr[6]_i_67_n_0
    SLICE_X34Y14         LUT5 (Prop_lut5_I2_O)        0.124     9.908 r  fsm0/selectbox_addr[6]_i_42/O
                         net (fo=1, routed)           0.472    10.380    fsm0/selectbox_addr[6]_i_42_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.765 r  fsm0/selectbox_addr_reg[6]_i_14/CO[3]
                         net (fo=1, routed)           0.000    10.765    vs0/selectbox_addr_reg[6]_0[0]
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.036 f  vs0/selectbox_addr_reg[6]_i_4/CO[0]
                         net (fo=2, routed)           0.684    11.721    vs0/is_on_sprite1__0
    SLICE_X32Y16         LUT4 (Prop_lut4_I2_O)        0.373    12.094 r  vs0/rgb_reg[7]_i_20/O
                         net (fo=1, routed)           0.159    12.253    ram_selectbox/rgb_reg_reg[7]_0
    SLICE_X32Y16         LUT5 (Prop_lut5_I3_O)        0.124    12.377 r  ram_selectbox/rgb_reg[7]_i_5/O
                         net (fo=15, routed)          0.381    12.757    vs0/rgb_reg_reg[7]
    SLICE_X28Y16         LUT2 (Prop_lut2_I1_O)        0.124    12.881 f  vs0/rgb_reg[11]_i_12/O
                         net (fo=4, routed)           0.452    13.333    vs0/rgb_reg[11]_i_12_n_0
    SLICE_X30Y15         LUT6 (Prop_lut6_I0_O)        0.124    13.457 r  vs0/rgb_reg[11]_i_4/O
                         net (fo=11, routed)          0.546    14.003    change_text_render0/rgb_reg_reg[8]_1
    SLICE_X29Y15         LUT6 (Prop_lut6_I2_O)        0.124    14.127 r  change_text_render0/rgb_reg[10]_i_3/O
                         net (fo=3, routed)           0.326    14.453    vs0/rgb_reg_reg[8]
    SLICE_X28Y16         LUT6 (Prop_lut6_I1_O)        0.124    14.577 r  vs0/rgb_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    14.577    rgb_next[8]
    SLICE_X28Y16         FDRE                                         r  rgb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.443    14.815    clk_IBUF_BUFG
    SLICE_X28Y16         FDRE                                         r  rgb_reg_reg[8]/C
                         clock pessimism              0.259    15.074    
                         clock uncertainty           -0.035    15.038    
    SLICE_X28Y16         FDRE (Setup_fdre_C_D)        0.032    15.070    rgb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         15.070    
                         arrival time                         -14.577    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.728ns  (required time - arrival time)
  Source:                 fsm0/selection_index_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.227ns  (logic 3.545ns (38.419%)  route 5.682ns (61.581%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 14.814 - 10.000 ) 
    Source Clock Delay      (SCD):    5.111ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.559     5.111    fsm0/clk_IBUF_BUFG
    SLICE_X33Y16         FDCE                                         r  fsm0/selection_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDCE (Prop_fdce_C_Q)         0.456     5.567 r  fsm0/selection_index_reg[1]/Q
                         net (fo=56, routed)          0.960     6.527    fsm0/selection_index[1]
    SLICE_X34Y16         LUT4 (Prop_lut4_I0_O)        0.124     6.651 r  fsm0/selectbox_addr[3]_i_16/O
                         net (fo=1, routed)           0.000     6.651    fsm0/selectbox_addr[3]_i_16_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.031 r  fsm0/selectbox_addr_reg[3]_i_11/CO[3]
                         net (fo=15, routed)          0.847     7.877    fsm0/selectbox_addr_reg[3]_i_11_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.630     8.507 r  fsm0/selectbox_addr_reg[6]_i_62/O[1]
                         net (fo=12, routed)          0.809     9.316    fsm0/selectbox_addr6[5]
    SLICE_X34Y14         LUT3 (Prop_lut3_I0_O)        0.306     9.622 r  fsm0/selectbox_addr[6]_i_67/O
                         net (fo=1, routed)           0.162     9.784    fsm0/selectbox_addr[6]_i_67_n_0
    SLICE_X34Y14         LUT5 (Prop_lut5_I2_O)        0.124     9.908 r  fsm0/selectbox_addr[6]_i_42/O
                         net (fo=1, routed)           0.472    10.380    fsm0/selectbox_addr[6]_i_42_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.765 r  fsm0/selectbox_addr_reg[6]_i_14/CO[3]
                         net (fo=1, routed)           0.000    10.765    vs0/selectbox_addr_reg[6]_0[0]
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.036 f  vs0/selectbox_addr_reg[6]_i_4/CO[0]
                         net (fo=2, routed)           0.684    11.721    vs0/is_on_sprite1__0
    SLICE_X32Y16         LUT4 (Prop_lut4_I2_O)        0.373    12.094 r  vs0/rgb_reg[7]_i_20/O
                         net (fo=1, routed)           0.159    12.253    ram_selectbox/rgb_reg_reg[7]_0
    SLICE_X32Y16         LUT5 (Prop_lut5_I3_O)        0.124    12.377 r  ram_selectbox/rgb_reg[7]_i_5/O
                         net (fo=15, routed)          0.381    12.757    vs0/rgb_reg_reg[7]
    SLICE_X28Y16         LUT2 (Prop_lut2_I1_O)        0.124    12.881 f  vs0/rgb_reg[11]_i_12/O
                         net (fo=4, routed)           0.339    13.220    vs0/rgb_reg[11]_i_12_n_0
    SLICE_X28Y14         LUT6 (Prop_lut6_I1_O)        0.124    13.344 r  vs0/rgb_reg[2]_i_3/O
                         net (fo=4, routed)           0.870    14.214    vs0/rgb_reg[2]_i_3_n_0
    SLICE_X28Y17         LUT6 (Prop_lut6_I1_O)        0.124    14.338 r  vs0/rgb_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    14.338    rgb_next[1]
    SLICE_X28Y17         FDRE                                         r  rgb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.442    14.814    clk_IBUF_BUFG
    SLICE_X28Y17         FDRE                                         r  rgb_reg_reg[1]/C
                         clock pessimism              0.259    15.073    
                         clock uncertainty           -0.035    15.037    
    SLICE_X28Y17         FDRE (Setup_fdre_C_D)        0.029    15.066    rgb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.066    
                         arrival time                         -14.338    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             0.791ns  (required time - arrival time)
  Source:                 fsm0/selection_index_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.180ns  (logic 3.669ns (39.966%)  route 5.511ns (60.034%))
  Logic Levels:           13  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 14.815 - 10.000 ) 
    Source Clock Delay      (SCD):    5.111ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.559     5.111    fsm0/clk_IBUF_BUFG
    SLICE_X33Y16         FDCE                                         r  fsm0/selection_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDCE (Prop_fdce_C_Q)         0.456     5.567 r  fsm0/selection_index_reg[1]/Q
                         net (fo=56, routed)          0.960     6.527    fsm0/selection_index[1]
    SLICE_X34Y16         LUT4 (Prop_lut4_I0_O)        0.124     6.651 r  fsm0/selectbox_addr[3]_i_16/O
                         net (fo=1, routed)           0.000     6.651    fsm0/selectbox_addr[3]_i_16_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.031 r  fsm0/selectbox_addr_reg[3]_i_11/CO[3]
                         net (fo=15, routed)          0.847     7.877    fsm0/selectbox_addr_reg[3]_i_11_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.630     8.507 r  fsm0/selectbox_addr_reg[6]_i_62/O[1]
                         net (fo=12, routed)          0.809     9.316    fsm0/selectbox_addr6[5]
    SLICE_X34Y14         LUT3 (Prop_lut3_I0_O)        0.306     9.622 r  fsm0/selectbox_addr[6]_i_67/O
                         net (fo=1, routed)           0.162     9.784    fsm0/selectbox_addr[6]_i_67_n_0
    SLICE_X34Y14         LUT5 (Prop_lut5_I2_O)        0.124     9.908 r  fsm0/selectbox_addr[6]_i_42/O
                         net (fo=1, routed)           0.472    10.380    fsm0/selectbox_addr[6]_i_42_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.765 r  fsm0/selectbox_addr_reg[6]_i_14/CO[3]
                         net (fo=1, routed)           0.000    10.765    vs0/selectbox_addr_reg[6]_0[0]
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.036 r  vs0/selectbox_addr_reg[6]_i_4/CO[0]
                         net (fo=2, routed)           0.684    11.721    vs0/is_on_sprite1__0
    SLICE_X32Y16         LUT4 (Prop_lut4_I2_O)        0.373    12.094 f  vs0/rgb_reg[7]_i_20/O
                         net (fo=1, routed)           0.159    12.253    ram_selectbox/rgb_reg_reg[7]_0
    SLICE_X32Y16         LUT5 (Prop_lut5_I3_O)        0.124    12.377 f  ram_selectbox/rgb_reg[7]_i_5/O
                         net (fo=15, routed)          0.381    12.757    vs0/rgb_reg_reg[7]
    SLICE_X28Y16         LUT2 (Prop_lut2_I1_O)        0.124    12.881 r  vs0/rgb_reg[11]_i_12/O
                         net (fo=4, routed)           0.314    13.195    vs0/rgb_reg[11]_i_12_n_0
    SLICE_X29Y15         LUT6 (Prop_lut6_I4_O)        0.124    13.319 f  vs0/rgb_reg[2]_i_6/O
                         net (fo=3, routed)           0.317    13.636    vs0/rgb_reg[2]_i_6_n_0
    SLICE_X29Y14         LUT6 (Prop_lut6_I0_O)        0.124    13.760 f  vs0/rgb_reg[0]_i_5/O
                         net (fo=1, routed)           0.407    14.167    vs0/rgb_reg[0]_i_5_n_0
    SLICE_X31Y14         LUT6 (Prop_lut6_I5_O)        0.124    14.291 r  vs0/rgb_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    14.291    rgb_next[0]
    SLICE_X31Y14         FDRE                                         r  rgb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.443    14.815    clk_IBUF_BUFG
    SLICE_X31Y14         FDRE                                         r  rgb_reg_reg[0]/C
                         clock pessimism              0.274    15.089    
                         clock uncertainty           -0.035    15.053    
    SLICE_X31Y14         FDRE (Setup_fdre_C_D)        0.029    15.082    rgb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                         -14.291    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.908ns  (required time - arrival time)
  Source:                 fsm0/selection_index_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.111ns  (logic 3.545ns (38.907%)  route 5.566ns (61.093%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 14.815 - 10.000 ) 
    Source Clock Delay      (SCD):    5.111ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.559     5.111    fsm0/clk_IBUF_BUFG
    SLICE_X33Y16         FDCE                                         r  fsm0/selection_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDCE (Prop_fdce_C_Q)         0.456     5.567 r  fsm0/selection_index_reg[1]/Q
                         net (fo=56, routed)          0.960     6.527    fsm0/selection_index[1]
    SLICE_X34Y16         LUT4 (Prop_lut4_I0_O)        0.124     6.651 r  fsm0/selectbox_addr[3]_i_16/O
                         net (fo=1, routed)           0.000     6.651    fsm0/selectbox_addr[3]_i_16_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.031 r  fsm0/selectbox_addr_reg[3]_i_11/CO[3]
                         net (fo=15, routed)          0.847     7.877    fsm0/selectbox_addr_reg[3]_i_11_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.630     8.507 r  fsm0/selectbox_addr_reg[6]_i_62/O[1]
                         net (fo=12, routed)          0.809     9.316    fsm0/selectbox_addr6[5]
    SLICE_X34Y14         LUT3 (Prop_lut3_I0_O)        0.306     9.622 r  fsm0/selectbox_addr[6]_i_67/O
                         net (fo=1, routed)           0.162     9.784    fsm0/selectbox_addr[6]_i_67_n_0
    SLICE_X34Y14         LUT5 (Prop_lut5_I2_O)        0.124     9.908 r  fsm0/selectbox_addr[6]_i_42/O
                         net (fo=1, routed)           0.472    10.380    fsm0/selectbox_addr[6]_i_42_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.765 r  fsm0/selectbox_addr_reg[6]_i_14/CO[3]
                         net (fo=1, routed)           0.000    10.765    vs0/selectbox_addr_reg[6]_0[0]
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.036 r  vs0/selectbox_addr_reg[6]_i_4/CO[0]
                         net (fo=2, routed)           0.684    11.721    vs0/is_on_sprite1__0
    SLICE_X32Y16         LUT4 (Prop_lut4_I2_O)        0.373    12.094 f  vs0/rgb_reg[7]_i_20/O
                         net (fo=1, routed)           0.159    12.253    ram_selectbox/rgb_reg_reg[7]_0
    SLICE_X32Y16         LUT5 (Prop_lut5_I3_O)        0.124    12.377 f  ram_selectbox/rgb_reg[7]_i_5/O
                         net (fo=15, routed)          0.381    12.757    vs0/rgb_reg_reg[7]
    SLICE_X28Y16         LUT2 (Prop_lut2_I1_O)        0.124    12.881 r  vs0/rgb_reg[11]_i_12/O
                         net (fo=4, routed)           0.452    13.333    vs0/rgb_reg[11]_i_12_n_0
    SLICE_X30Y15         LUT6 (Prop_lut6_I0_O)        0.124    13.457 f  vs0/rgb_reg[11]_i_4/O
                         net (fo=11, routed)          0.641    14.098    vs0/RAM_reg
    SLICE_X30Y14         LUT6 (Prop_lut6_I3_O)        0.124    14.222 r  vs0/rgb_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    14.222    rgb_next[6]
    SLICE_X30Y14         FDRE                                         r  rgb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.443    14.815    clk_IBUF_BUFG
    SLICE_X30Y14         FDRE                                         r  rgb_reg_reg[6]/C
                         clock pessimism              0.274    15.089    
                         clock uncertainty           -0.035    15.053    
    SLICE_X30Y14         FDRE (Setup_fdre_C_D)        0.077    15.130    rgb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                         -14.222    
  -------------------------------------------------------------------
                         slack                                  0.908    

Slack (MET) :             0.958ns  (required time - arrival time)
  Source:                 fsm0/selection_index_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.002ns  (logic 3.545ns (39.380%)  route 5.457ns (60.620%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 14.816 - 10.000 ) 
    Source Clock Delay      (SCD):    5.111ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.559     5.111    fsm0/clk_IBUF_BUFG
    SLICE_X33Y16         FDCE                                         r  fsm0/selection_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDCE (Prop_fdce_C_Q)         0.456     5.567 r  fsm0/selection_index_reg[1]/Q
                         net (fo=56, routed)          0.960     6.527    fsm0/selection_index[1]
    SLICE_X34Y16         LUT4 (Prop_lut4_I0_O)        0.124     6.651 r  fsm0/selectbox_addr[3]_i_16/O
                         net (fo=1, routed)           0.000     6.651    fsm0/selectbox_addr[3]_i_16_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.031 r  fsm0/selectbox_addr_reg[3]_i_11/CO[3]
                         net (fo=15, routed)          0.847     7.877    fsm0/selectbox_addr_reg[3]_i_11_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.630     8.507 r  fsm0/selectbox_addr_reg[6]_i_62/O[1]
                         net (fo=12, routed)          0.809     9.316    fsm0/selectbox_addr6[5]
    SLICE_X34Y14         LUT3 (Prop_lut3_I0_O)        0.306     9.622 r  fsm0/selectbox_addr[6]_i_67/O
                         net (fo=1, routed)           0.162     9.784    fsm0/selectbox_addr[6]_i_67_n_0
    SLICE_X34Y14         LUT5 (Prop_lut5_I2_O)        0.124     9.908 r  fsm0/selectbox_addr[6]_i_42/O
                         net (fo=1, routed)           0.472    10.380    fsm0/selectbox_addr[6]_i_42_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.765 r  fsm0/selectbox_addr_reg[6]_i_14/CO[3]
                         net (fo=1, routed)           0.000    10.765    vs0/selectbox_addr_reg[6]_0[0]
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.036 f  vs0/selectbox_addr_reg[6]_i_4/CO[0]
                         net (fo=2, routed)           0.684    11.721    vs0/is_on_sprite1__0
    SLICE_X32Y16         LUT4 (Prop_lut4_I2_O)        0.373    12.094 r  vs0/rgb_reg[7]_i_20/O
                         net (fo=1, routed)           0.159    12.253    ram_selectbox/rgb_reg_reg[7]_0
    SLICE_X32Y16         LUT5 (Prop_lut5_I3_O)        0.124    12.377 r  ram_selectbox/rgb_reg[7]_i_5/O
                         net (fo=15, routed)          0.381    12.757    vs0/rgb_reg_reg[7]
    SLICE_X28Y16         LUT2 (Prop_lut2_I1_O)        0.124    12.881 f  vs0/rgb_reg[11]_i_12/O
                         net (fo=4, routed)           0.339    13.220    vs0/rgb_reg[11]_i_12_n_0
    SLICE_X28Y14         LUT6 (Prop_lut6_I1_O)        0.124    13.344 r  vs0/rgb_reg[2]_i_3/O
                         net (fo=4, routed)           0.645    13.989    vs0/rgb_reg[2]_i_3_n_0
    SLICE_X28Y15         LUT6 (Prop_lut6_I1_O)        0.124    14.113 r  vs0/rgb_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    14.113    rgb_next[2]
    SLICE_X28Y15         FDRE                                         r  rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.444    14.816    clk_IBUF_BUFG
    SLICE_X28Y15         FDRE                                         r  rgb_reg_reg[2]/C
                         clock pessimism              0.259    15.075    
                         clock uncertainty           -0.035    15.039    
    SLICE_X28Y15         FDRE (Setup_fdre_C_D)        0.031    15.070    rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.070    
                         arrival time                         -14.113    
  -------------------------------------------------------------------
                         slack                                  0.958    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 anim_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_anim_juice/RAM_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.164ns (50.888%)  route 0.158ns (49.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.568     1.481    clk_IBUF_BUFG
    SLICE_X8Y6           FDRE                                         r  anim_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y6           FDRE (Prop_fdre_C_Q)         0.164     1.645 r  anim_addr_reg[3]/Q
                         net (fo=4, routed)           0.158     1.804    ram_anim_juice/Q[3]
    RAMB18_X0Y3          RAMB18E1                                     r  ram_anim_juice/RAM_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.879     2.037    ram_anim_juice/clk_IBUF_BUFG
    RAMB18_X0Y3          RAMB18E1                                     r  ram_anim_juice/RAM_reg/CLKARDCLK
                         clock pessimism             -0.499     1.539    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.722    ram_anim_juice/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 anim_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_anim_tea/RAM_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.164ns (50.888%)  route 0.158ns (49.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.568     1.481    clk_IBUF_BUFG
    SLICE_X8Y6           FDRE                                         r  anim_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y6           FDRE (Prop_fdre_C_Q)         0.164     1.645 r  anim_addr_reg[3]/Q
                         net (fo=4, routed)           0.158     1.804    ram_anim_tea/Q[3]
    RAMB18_X0Y2          RAMB18E1                                     r  ram_anim_tea/RAM_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.879     2.037    ram_anim_tea/clk_IBUF_BUFG
    RAMB18_X0Y2          RAMB18E1                                     r  ram_anim_tea/RAM_reg/CLKARDCLK
                         clock pessimism             -0.499     1.539    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.722    ram_anim_tea/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 anim_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_anim_juice/RAM_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.801%)  route 0.172ns (51.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.567     1.480    clk_IBUF_BUFG
    SLICE_X8Y7           FDRE                                         r  anim_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y7           FDRE (Prop_fdre_C_Q)         0.164     1.644 r  anim_addr_reg[8]/Q
                         net (fo=4, routed)           0.172     1.816    ram_anim_juice/Q[8]
    RAMB18_X0Y3          RAMB18E1                                     r  ram_anim_juice/RAM_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.879     2.037    ram_anim_juice/clk_IBUF_BUFG
    RAMB18_X0Y3          RAMB18E1                                     r  ram_anim_juice/RAM_reg/CLKARDCLK
                         clock pessimism             -0.499     1.539    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.722    ram_anim_juice/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 anim_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_anim_tea/RAM_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.801%)  route 0.172ns (51.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.567     1.480    clk_IBUF_BUFG
    SLICE_X8Y7           FDRE                                         r  anim_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y7           FDRE (Prop_fdre_C_Q)         0.164     1.644 r  anim_addr_reg[8]/Q
                         net (fo=4, routed)           0.172     1.816    ram_anim_tea/Q[8]
    RAMB18_X0Y2          RAMB18E1                                     r  ram_anim_tea/RAM_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.879     2.037    ram_anim_tea/clk_IBUF_BUFG
    RAMB18_X0Y2          RAMB18E1                                     r  ram_anim_tea/RAM_reg/CLKARDCLK
                         clock pessimism             -0.499     1.539    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.722    ram_anim_tea/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 coin_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_coin1/RAM_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.141ns (23.812%)  route 0.451ns (76.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.563     1.476    clk_IBUF_BUFG
    SLICE_X32Y11         FDRE                                         r  coin_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y11         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  coin_addr_reg[1]/Q
                         net (fo=4, routed)           0.451     2.069    ram_coin1/Q[1]
    RAMB18_X1Y4          RAMB18E1                                     r  ram_coin1/RAM_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.875     2.033    ram_coin1/clk_IBUF_BUFG
    RAMB18_X1Y4          RAMB18E1                                     r  ram_coin1/RAM_reg/CLKARDCLK
                         clock pessimism             -0.250     1.784    
    RAMB18_X1Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.967    ram_coin1/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.967    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 coin_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_coin5/RAM_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.141ns (23.812%)  route 0.451ns (76.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.563     1.476    clk_IBUF_BUFG
    SLICE_X32Y11         FDRE                                         r  coin_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y11         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  coin_addr_reg[1]/Q
                         net (fo=4, routed)           0.451     2.069    ram_coin5/Q[1]
    RAMB18_X1Y5          RAMB18E1                                     r  ram_coin5/RAM_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.875     2.033    ram_coin5/clk_IBUF_BUFG
    RAMB18_X1Y5          RAMB18E1                                     r  ram_coin5/RAM_reg/CLKARDCLK
                         clock pessimism             -0.250     1.784    
    RAMB18_X1Y5          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.967    ram_coin5/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.967    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 coin_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_coin1/RAM_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.141ns (23.548%)  route 0.458ns (76.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.562     1.475    clk_IBUF_BUFG
    SLICE_X32Y12         FDRE                                         r  coin_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y12         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  coin_addr_reg[0]/Q
                         net (fo=4, routed)           0.458     2.074    ram_coin1/Q[0]
    RAMB18_X1Y4          RAMB18E1                                     r  ram_coin1/RAM_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.875     2.033    ram_coin1/clk_IBUF_BUFG
    RAMB18_X1Y4          RAMB18E1                                     r  ram_coin1/RAM_reg/CLKARDCLK
                         clock pessimism             -0.250     1.784    
    RAMB18_X1Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.967    ram_coin1/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.967    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 coin_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_coin5/RAM_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.141ns (23.548%)  route 0.458ns (76.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.562     1.475    clk_IBUF_BUFG
    SLICE_X32Y12         FDRE                                         r  coin_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y12         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  coin_addr_reg[0]/Q
                         net (fo=4, routed)           0.458     2.074    ram_coin5/Q[0]
    RAMB18_X1Y5          RAMB18E1                                     r  ram_coin5/RAM_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.875     2.033    ram_coin5/clk_IBUF_BUFG
    RAMB18_X1Y5          RAMB18E1                                     r  ram_coin5/RAM_reg/CLKARDCLK
                         clock pessimism             -0.250     1.784    
    RAMB18_X1Y5          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.967    ram_coin5/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.967    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 selectbox_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_selectbox/RAM_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.164ns (27.108%)  route 0.441ns (72.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.557     1.470    clk_IBUF_BUFG
    SLICE_X34Y18         FDRE                                         r  selectbox_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  selectbox_addr_reg[4]/Q
                         net (fo=1, routed)           0.441     2.075    ram_selectbox/Q[4]
    RAMB18_X1Y8          RAMB18E1                                     r  ram_selectbox/RAM_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.865     2.023    ram_selectbox/clk_IBUF_BUFG
    RAMB18_X1Y8          RAMB18E1                                     r  ram_selectbox/RAM_reg/CLKARDCLK
                         clock pessimism             -0.250     1.774    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.957    ram_selectbox/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.957    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 selectbox_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_selectbox/RAM_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.164ns (27.058%)  route 0.442ns (72.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.557     1.470    clk_IBUF_BUFG
    SLICE_X34Y18         FDRE                                         r  selectbox_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  selectbox_addr_reg[5]/Q
                         net (fo=1, routed)           0.442     2.076    ram_selectbox/Q[5]
    RAMB18_X1Y8          RAMB18E1                                     r  ram_selectbox/RAM_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.865     2.023    ram_selectbox/clk_IBUF_BUFG
    RAMB18_X1Y8          RAMB18E1                                     r  ram_selectbox/RAM_reg/CLKARDCLK
                         clock pessimism             -0.250     1.774    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.957    ram_selectbox/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.957    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.120    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y16  change_text_render0/char_rom/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y12  coin_count_disp0/char_rom/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y10  disp_count_disp0/char_rom/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y17  paid_text_render0/char_rom/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3   ram0/RAM_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y4   ram0/RAM_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y0   ram_anim_cola/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y3   ram_anim_juice/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y2   ram_anim_tea/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y1   ram_anim_water/RAM_reg/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y9   anim_addr_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y9   anim_addr_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y6    anim_addr_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y6    anim_addr_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y6    anim_addr_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y6    anim_addr_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y6    anim_addr_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y6    anim_addr_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y6    anim_addr_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y6    anim_addr_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y9   anim_addr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y9   anim_addr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y6    anim_addr_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y6    anim_addr_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y6    anim_addr_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y6    anim_addr_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y6    anim_addr_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y6    anim_addr_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y6    anim_addr_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y6    anim_addr_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_gen
  To Clock:  vga_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack       11.216ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.417ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.216ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/h_count_reg_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_gen rise@20.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        7.719ns  (logic 1.159ns (15.014%)  route 6.560ns (84.986%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.243ns = ( 26.243 - 20.000 ) 
    Source Clock Delay      (SCD):    6.999ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.566     5.118    clk_divider0/clk_IBUF_BUFG
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.456     5.574 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          1.425     6.999    vs0/CLK
    SLICE_X14Y16         FDRE                                         r  vs0/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y16         FDRE (Prop_fdre_C_Q)         0.518     7.517 r  vs0/h_count_reg_reg[0]/Q
                         net (fo=37, routed)          2.569    10.086    vs0/pixel_x[0]
    SLICE_X32Y12         LUT5 (Prop_lut5_I2_O)        0.152    10.238 f  vs0/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           1.839    12.077    vs0/h_count_reg[9]_i_3_n_0
    SLICE_X15Y20         LUT6 (Prop_lut6_I5_O)        0.332    12.409 r  vs0/v_count_reg[9]_i_2/O
                         net (fo=11, routed)          0.897    13.306    vs0/v_count_reg[9]_i_2_n_0
    SLICE_X14Y20         LUT2 (Prop_lut2_I0_O)        0.157    13.463 r  vs0/h_count_reg[9]_i_1/O
                         net (fo=10, routed)          1.255    14.718    vs0/h_count_reg[9]_i_1_n_0
    SLICE_X28Y18         FDRE                                         r  vs0/h_count_reg_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.448    24.820    clk_divider0/clk_IBUF_BUFG
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          1.056    26.243    vs0/CLK
    SLICE_X28Y18         FDRE                                         r  vs0/h_count_reg_reg[9]/C
                         clock pessimism              0.387    26.630    
                         clock uncertainty           -0.035    26.594    
    SLICE_X28Y18         FDRE (Setup_fdre_C_R)       -0.660    25.934    vs0/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         25.934    
                         arrival time                         -14.718    
  -------------------------------------------------------------------
                         slack                                 11.216    

Slack (MET) :             11.252ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/h_count_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_gen rise@20.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        7.516ns  (logic 1.159ns (15.421%)  route 6.357ns (84.579%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.537ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.074ns = ( 26.074 - 20.000 ) 
    Source Clock Delay      (SCD):    6.999ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.566     5.118    clk_divider0/clk_IBUF_BUFG
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.456     5.574 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          1.425     6.999    vs0/CLK
    SLICE_X14Y16         FDRE                                         r  vs0/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y16         FDRE (Prop_fdre_C_Q)         0.518     7.517 r  vs0/h_count_reg_reg[0]/Q
                         net (fo=37, routed)          2.569    10.086    vs0/pixel_x[0]
    SLICE_X32Y12         LUT5 (Prop_lut5_I2_O)        0.152    10.238 f  vs0/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           1.839    12.077    vs0/h_count_reg[9]_i_3_n_0
    SLICE_X15Y20         LUT6 (Prop_lut6_I5_O)        0.332    12.409 r  vs0/v_count_reg[9]_i_2/O
                         net (fo=11, routed)          0.897    13.306    vs0/v_count_reg[9]_i_2_n_0
    SLICE_X14Y20         LUT2 (Prop_lut2_I0_O)        0.157    13.463 r  vs0/h_count_reg[9]_i_1/O
                         net (fo=10, routed)          1.052    14.515    vs0/h_count_reg[9]_i_1_n_0
    SLICE_X28Y24         FDRE                                         r  vs0/h_count_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.448    24.820    clk_divider0/clk_IBUF_BUFG
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.888    26.074    vs0/CLK
    SLICE_X28Y24         FDRE                                         r  vs0/h_count_reg_reg[4]/C
                         clock pessimism              0.387    26.461    
                         clock uncertainty           -0.035    26.426    
    SLICE_X28Y24         FDRE (Setup_fdre_C_R)       -0.660    25.766    vs0/h_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         25.766    
                         arrival time                         -14.515    
  -------------------------------------------------------------------
                         slack                                 11.252    

Slack (MET) :             11.451ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/h_count_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_gen rise@20.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        7.386ns  (logic 1.159ns (15.693%)  route 6.227ns (84.307%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.239ns = ( 26.239 - 20.000 ) 
    Source Clock Delay      (SCD):    6.999ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.566     5.118    clk_divider0/clk_IBUF_BUFG
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.456     5.574 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          1.425     6.999    vs0/CLK
    SLICE_X14Y16         FDRE                                         r  vs0/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y16         FDRE (Prop_fdre_C_Q)         0.518     7.517 r  vs0/h_count_reg_reg[0]/Q
                         net (fo=37, routed)          2.569    10.086    vs0/pixel_x[0]
    SLICE_X32Y12         LUT5 (Prop_lut5_I2_O)        0.152    10.238 f  vs0/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           1.839    12.077    vs0/h_count_reg[9]_i_3_n_0
    SLICE_X15Y20         LUT6 (Prop_lut6_I5_O)        0.332    12.409 r  vs0/v_count_reg[9]_i_2/O
                         net (fo=11, routed)          0.897    13.306    vs0/v_count_reg[9]_i_2_n_0
    SLICE_X14Y20         LUT2 (Prop_lut2_I0_O)        0.157    13.463 r  vs0/h_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.922    14.384    vs0/h_count_reg[9]_i_1_n_0
    SLICE_X14Y22         FDRE                                         r  vs0/h_count_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.448    24.820    clk_divider0/clk_IBUF_BUFG
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          1.052    26.239    vs0/CLK
    SLICE_X14Y22         FDRE                                         r  vs0/h_count_reg_reg[5]/C
                         clock pessimism              0.387    26.626    
                         clock uncertainty           -0.035    26.591    
    SLICE_X14Y22         FDRE (Setup_fdre_C_R)       -0.755    25.836    vs0/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         25.836    
                         arrival time                         -14.384    
  -------------------------------------------------------------------
                         slack                                 11.451    

Slack (MET) :             11.451ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/h_count_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_gen rise@20.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        7.386ns  (logic 1.159ns (15.693%)  route 6.227ns (84.307%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.239ns = ( 26.239 - 20.000 ) 
    Source Clock Delay      (SCD):    6.999ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.566     5.118    clk_divider0/clk_IBUF_BUFG
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.456     5.574 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          1.425     6.999    vs0/CLK
    SLICE_X14Y16         FDRE                                         r  vs0/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y16         FDRE (Prop_fdre_C_Q)         0.518     7.517 r  vs0/h_count_reg_reg[0]/Q
                         net (fo=37, routed)          2.569    10.086    vs0/pixel_x[0]
    SLICE_X32Y12         LUT5 (Prop_lut5_I2_O)        0.152    10.238 f  vs0/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           1.839    12.077    vs0/h_count_reg[9]_i_3_n_0
    SLICE_X15Y20         LUT6 (Prop_lut6_I5_O)        0.332    12.409 r  vs0/v_count_reg[9]_i_2/O
                         net (fo=11, routed)          0.897    13.306    vs0/v_count_reg[9]_i_2_n_0
    SLICE_X14Y20         LUT2 (Prop_lut2_I0_O)        0.157    13.463 r  vs0/h_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.922    14.384    vs0/h_count_reg[9]_i_1_n_0
    SLICE_X14Y22         FDRE                                         r  vs0/h_count_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.448    24.820    clk_divider0/clk_IBUF_BUFG
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          1.052    26.239    vs0/CLK
    SLICE_X14Y22         FDRE                                         r  vs0/h_count_reg_reg[6]/C
                         clock pessimism              0.387    26.626    
                         clock uncertainty           -0.035    26.591    
    SLICE_X14Y22         FDRE (Setup_fdre_C_R)       -0.755    25.836    vs0/h_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         25.836    
                         arrival time                         -14.384    
  -------------------------------------------------------------------
                         slack                                 11.451    

Slack (MET) :             11.582ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/h_count_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_gen rise@20.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        7.561ns  (logic 1.159ns (15.328%)  route 6.402ns (84.672%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.450ns = ( 26.450 - 20.000 ) 
    Source Clock Delay      (SCD):    6.999ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.566     5.118    clk_divider0/clk_IBUF_BUFG
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.456     5.574 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          1.425     6.999    vs0/CLK
    SLICE_X14Y16         FDRE                                         r  vs0/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y16         FDRE (Prop_fdre_C_Q)         0.518     7.517 r  vs0/h_count_reg_reg[0]/Q
                         net (fo=37, routed)          2.569    10.086    vs0/pixel_x[0]
    SLICE_X32Y12         LUT5 (Prop_lut5_I2_O)        0.152    10.238 f  vs0/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           1.839    12.077    vs0/h_count_reg[9]_i_3_n_0
    SLICE_X15Y20         LUT6 (Prop_lut6_I5_O)        0.332    12.409 r  vs0/v_count_reg[9]_i_2/O
                         net (fo=11, routed)          0.897    13.306    vs0/v_count_reg[9]_i_2_n_0
    SLICE_X14Y20         LUT2 (Prop_lut2_I0_O)        0.157    13.463 r  vs0/h_count_reg[9]_i_1/O
                         net (fo=10, routed)          1.097    14.560    vs0/h_count_reg[9]_i_1_n_0
    SLICE_X15Y19         FDRE                                         r  vs0/h_count_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.448    24.820    clk_divider0/clk_IBUF_BUFG
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          1.263    26.450    vs0/CLK
    SLICE_X15Y19         FDRE                                         r  vs0/h_count_reg_reg[3]/C
                         clock pessimism              0.387    26.837    
                         clock uncertainty           -0.035    26.802    
    SLICE_X15Y19         FDRE (Setup_fdre_C_R)       -0.660    26.142    vs0/h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         26.142    
                         arrival time                         -14.560    
  -------------------------------------------------------------------
                         slack                                 11.582    

Slack (MET) :             11.622ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/h_count_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_gen rise@20.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        7.588ns  (logic 1.159ns (15.274%)  route 6.429ns (84.726%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.420ns = ( 26.420 - 20.000 ) 
    Source Clock Delay      (SCD):    6.999ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.566     5.118    clk_divider0/clk_IBUF_BUFG
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.456     5.574 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          1.425     6.999    vs0/CLK
    SLICE_X14Y16         FDRE                                         r  vs0/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y16         FDRE (Prop_fdre_C_Q)         0.518     7.517 r  vs0/h_count_reg_reg[0]/Q
                         net (fo=37, routed)          2.569    10.086    vs0/pixel_x[0]
    SLICE_X32Y12         LUT5 (Prop_lut5_I2_O)        0.152    10.238 f  vs0/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           1.839    12.077    vs0/h_count_reg[9]_i_3_n_0
    SLICE_X15Y20         LUT6 (Prop_lut6_I5_O)        0.332    12.409 r  vs0/v_count_reg[9]_i_2/O
                         net (fo=11, routed)          0.897    13.306    vs0/v_count_reg[9]_i_2_n_0
    SLICE_X14Y20         LUT2 (Prop_lut2_I0_O)        0.157    13.463 r  vs0/h_count_reg[9]_i_1/O
                         net (fo=10, routed)          1.124    14.587    vs0/h_count_reg[9]_i_1_n_0
    SLICE_X14Y16         FDRE                                         r  vs0/h_count_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.448    24.820    clk_divider0/clk_IBUF_BUFG
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          1.233    26.420    vs0/CLK
    SLICE_X14Y16         FDRE                                         r  vs0/h_count_reg_reg[0]/C
                         clock pessimism              0.579    26.999    
                         clock uncertainty           -0.035    26.964    
    SLICE_X14Y16         FDRE (Setup_fdre_C_R)       -0.755    26.209    vs0/h_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         26.209    
                         arrival time                         -14.587    
  -------------------------------------------------------------------
                         slack                                 11.622    

Slack (MET) :             11.695ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/h_count_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_gen rise@20.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        7.264ns  (logic 1.159ns (15.956%)  route 6.105ns (84.044%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.360ns = ( 26.360 - 20.000 ) 
    Source Clock Delay      (SCD):    6.999ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.566     5.118    clk_divider0/clk_IBUF_BUFG
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.456     5.574 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          1.425     6.999    vs0/CLK
    SLICE_X14Y16         FDRE                                         r  vs0/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y16         FDRE (Prop_fdre_C_Q)         0.518     7.517 r  vs0/h_count_reg_reg[0]/Q
                         net (fo=37, routed)          2.569    10.086    vs0/pixel_x[0]
    SLICE_X32Y12         LUT5 (Prop_lut5_I2_O)        0.152    10.238 f  vs0/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           1.839    12.077    vs0/h_count_reg[9]_i_3_n_0
    SLICE_X15Y20         LUT6 (Prop_lut6_I5_O)        0.332    12.409 r  vs0/v_count_reg[9]_i_2/O
                         net (fo=11, routed)          0.897    13.306    vs0/v_count_reg[9]_i_2_n_0
    SLICE_X14Y20         LUT2 (Prop_lut2_I0_O)        0.157    13.463 r  vs0/h_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.799    14.262    vs0/h_count_reg[9]_i_1_n_0
    SLICE_X14Y20         FDRE                                         r  vs0/h_count_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.448    24.820    clk_divider0/clk_IBUF_BUFG
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          1.173    26.360    vs0/CLK
    SLICE_X14Y20         FDRE                                         r  vs0/h_count_reg_reg[1]/C
                         clock pessimism              0.387    26.747    
                         clock uncertainty           -0.035    26.712    
    SLICE_X14Y20         FDRE (Setup_fdre_C_R)       -0.755    25.957    vs0/h_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         25.957    
                         arrival time                         -14.262    
  -------------------------------------------------------------------
                         slack                                 11.695    

Slack (MET) :             11.695ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/h_count_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_gen rise@20.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        7.264ns  (logic 1.159ns (15.956%)  route 6.105ns (84.044%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.360ns = ( 26.360 - 20.000 ) 
    Source Clock Delay      (SCD):    6.999ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.566     5.118    clk_divider0/clk_IBUF_BUFG
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.456     5.574 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          1.425     6.999    vs0/CLK
    SLICE_X14Y16         FDRE                                         r  vs0/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y16         FDRE (Prop_fdre_C_Q)         0.518     7.517 r  vs0/h_count_reg_reg[0]/Q
                         net (fo=37, routed)          2.569    10.086    vs0/pixel_x[0]
    SLICE_X32Y12         LUT5 (Prop_lut5_I2_O)        0.152    10.238 f  vs0/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           1.839    12.077    vs0/h_count_reg[9]_i_3_n_0
    SLICE_X15Y20         LUT6 (Prop_lut6_I5_O)        0.332    12.409 r  vs0/v_count_reg[9]_i_2/O
                         net (fo=11, routed)          0.897    13.306    vs0/v_count_reg[9]_i_2_n_0
    SLICE_X14Y20         LUT2 (Prop_lut2_I0_O)        0.157    13.463 r  vs0/h_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.799    14.262    vs0/h_count_reg[9]_i_1_n_0
    SLICE_X14Y20         FDRE                                         r  vs0/h_count_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.448    24.820    clk_divider0/clk_IBUF_BUFG
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          1.173    26.360    vs0/CLK
    SLICE_X14Y20         FDRE                                         r  vs0/h_count_reg_reg[2]/C
                         clock pessimism              0.387    26.747    
                         clock uncertainty           -0.035    26.712    
    SLICE_X14Y20         FDRE (Setup_fdre_C_R)       -0.755    25.957    vs0/h_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         25.957    
                         arrival time                         -14.262    
  -------------------------------------------------------------------
                         slack                                 11.695    

Slack (MET) :             11.695ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/h_count_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_gen rise@20.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        7.264ns  (logic 1.159ns (15.956%)  route 6.105ns (84.044%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.360ns = ( 26.360 - 20.000 ) 
    Source Clock Delay      (SCD):    6.999ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.566     5.118    clk_divider0/clk_IBUF_BUFG
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.456     5.574 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          1.425     6.999    vs0/CLK
    SLICE_X14Y16         FDRE                                         r  vs0/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y16         FDRE (Prop_fdre_C_Q)         0.518     7.517 r  vs0/h_count_reg_reg[0]/Q
                         net (fo=37, routed)          2.569    10.086    vs0/pixel_x[0]
    SLICE_X32Y12         LUT5 (Prop_lut5_I2_O)        0.152    10.238 f  vs0/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           1.839    12.077    vs0/h_count_reg[9]_i_3_n_0
    SLICE_X15Y20         LUT6 (Prop_lut6_I5_O)        0.332    12.409 r  vs0/v_count_reg[9]_i_2/O
                         net (fo=11, routed)          0.897    13.306    vs0/v_count_reg[9]_i_2_n_0
    SLICE_X14Y20         LUT2 (Prop_lut2_I0_O)        0.157    13.463 r  vs0/h_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.799    14.262    vs0/h_count_reg[9]_i_1_n_0
    SLICE_X14Y20         FDRE                                         r  vs0/h_count_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.448    24.820    clk_divider0/clk_IBUF_BUFG
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          1.173    26.360    vs0/CLK
    SLICE_X14Y20         FDRE                                         r  vs0/h_count_reg_reg[7]/C
                         clock pessimism              0.387    26.747    
                         clock uncertainty           -0.035    26.712    
    SLICE_X14Y20         FDRE (Setup_fdre_C_R)       -0.755    25.957    vs0/h_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         25.957    
                         arrival time                         -14.262    
  -------------------------------------------------------------------
                         slack                                 11.695    

Slack (MET) :             11.695ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/h_count_reg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_gen rise@20.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        7.264ns  (logic 1.159ns (15.956%)  route 6.105ns (84.044%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.360ns = ( 26.360 - 20.000 ) 
    Source Clock Delay      (SCD):    6.999ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.566     5.118    clk_divider0/clk_IBUF_BUFG
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.456     5.574 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          1.425     6.999    vs0/CLK
    SLICE_X14Y16         FDRE                                         r  vs0/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y16         FDRE (Prop_fdre_C_Q)         0.518     7.517 r  vs0/h_count_reg_reg[0]/Q
                         net (fo=37, routed)          2.569    10.086    vs0/pixel_x[0]
    SLICE_X32Y12         LUT5 (Prop_lut5_I2_O)        0.152    10.238 f  vs0/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           1.839    12.077    vs0/h_count_reg[9]_i_3_n_0
    SLICE_X15Y20         LUT6 (Prop_lut6_I5_O)        0.332    12.409 r  vs0/v_count_reg[9]_i_2/O
                         net (fo=11, routed)          0.897    13.306    vs0/v_count_reg[9]_i_2_n_0
    SLICE_X14Y20         LUT2 (Prop_lut2_I0_O)        0.157    13.463 r  vs0/h_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.799    14.262    vs0/h_count_reg[9]_i_1_n_0
    SLICE_X14Y20         FDRE                                         r  vs0/h_count_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.448    24.820    clk_divider0/clk_IBUF_BUFG
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          1.173    26.360    vs0/CLK
    SLICE_X14Y20         FDRE                                         r  vs0/h_count_reg_reg[8]/C
                         clock pessimism              0.387    26.747    
                         clock uncertainty           -0.035    26.712    
    SLICE_X14Y20         FDRE (Setup_fdre_C_R)       -0.755    25.957    vs0/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         25.957    
                         arrival time                         -14.262    
  -------------------------------------------------------------------
                         slack                                 11.695    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 vs0/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/v_count_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_gen rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.186ns (36.553%)  route 0.323ns (63.447%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.736ns
    Source Clock Delay      (SCD):    2.120ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.563     1.476    clk_divider0/clk_IBUF_BUFG
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.503     2.120    vs0/CLK
    SLICE_X29Y20         FDRE                                         r  vs0/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDRE (Prop_fdre_C_Q)         0.141     2.261 r  vs0/v_count_reg_reg[6]/Q
                         net (fo=89, routed)          0.323     2.584    vs0/pixel_y[3]
    SLICE_X29Y20         LUT6 (Prop_lut6_I5_O)        0.045     2.629 r  vs0/v_count_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     2.629    vs0/p_0_in__0[6]
    SLICE_X29Y20         FDRE                                         r  vs0/v_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.833     1.991    clk_divider0/clk_IBUF_BUFG
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.175     2.166 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.571     2.736    vs0/CLK
    SLICE_X29Y20         FDRE                                         r  vs0/v_count_reg_reg[6]/C
                         clock pessimism             -0.617     2.120    
    SLICE_X29Y20         FDRE (Hold_fdre_C_D)         0.092     2.212    vs0/v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.212    
                         arrival time                           2.629    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 vs0/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/h_count_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_gen rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.244ns (43.226%)  route 0.320ns (56.774%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.943ns
    Source Clock Delay      (SCD):    2.318ns
    Clock Pessimism Removal (CPR):    0.626ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.563     1.476    clk_divider0/clk_IBUF_BUFG
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.700     2.318    vs0/CLK
    SLICE_X14Y20         FDRE                                         r  vs0/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y20         FDRE (Prop_fdre_C_Q)         0.148     2.466 r  vs0/h_count_reg_reg[2]/Q
                         net (fo=67, routed)          0.320     2.786    vs0/pixel_x[2]
    SLICE_X14Y20         LUT3 (Prop_lut3_I2_O)        0.096     2.882 r  vs0/h_count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.882    vs0/p_0_in[2]
    SLICE_X14Y20         FDRE                                         r  vs0/h_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.833     1.991    clk_divider0/clk_IBUF_BUFG
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.175     2.166 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.777     2.943    vs0/CLK
    SLICE_X14Y20         FDRE                                         r  vs0/h_count_reg_reg[2]/C
                         clock pessimism             -0.626     2.318    
    SLICE_X14Y20         FDRE (Hold_fdre_C_D)         0.131     2.449    vs0/h_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.449    
                         arrival time                           2.882    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 vs0/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/v_count_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_gen rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.186ns (32.948%)  route 0.379ns (67.052%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.818ns
    Source Clock Delay      (SCD):    2.192ns
    Clock Pessimism Removal (CPR):    0.614ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.563     1.476    clk_divider0/clk_IBUF_BUFG
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.574     2.192    vs0/CLK
    SLICE_X28Y19         FDRE                                         r  vs0/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y19         FDRE (Prop_fdre_C_Q)         0.141     2.333 r  vs0/v_count_reg_reg[7]/Q
                         net (fo=102, routed)         0.379     2.711    vs0/pixel_y[4]
    SLICE_X29Y19         LUT6 (Prop_lut6_I1_O)        0.045     2.756 r  vs0/v_count_reg[9]_i_3/O
                         net (fo=1, routed)           0.000     2.756    vs0/p_0_in__0[9]
    SLICE_X29Y19         FDRE                                         r  vs0/v_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.833     1.991    clk_divider0/clk_IBUF_BUFG
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.175     2.166 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.652     2.818    vs0/CLK
    SLICE_X29Y19         FDRE                                         r  vs0/v_count_reg_reg[9]/C
                         clock pessimism             -0.614     2.205    
    SLICE_X29Y19         FDRE (Hold_fdre_C_D)         0.092     2.297    vs0/v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.297    
                         arrival time                           2.756    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 vs0/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/h_count_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_gen rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.209ns (27.881%)  route 0.541ns (72.119%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.943ns
    Source Clock Delay      (SCD):    2.275ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.563     1.476    clk_divider0/clk_IBUF_BUFG
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.658     2.275    vs0/CLK
    SLICE_X14Y16         FDRE                                         r  vs0/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y16         FDRE (Prop_fdre_C_Q)         0.164     2.439 r  vs0/h_count_reg_reg[0]/Q
                         net (fo=37, routed)          0.541     2.980    vs0/pixel_x[0]
    SLICE_X14Y20         LUT2 (Prop_lut2_I0_O)        0.045     3.025 r  vs0/h_count_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     3.025    vs0/p_0_in[1]
    SLICE_X14Y20         FDRE                                         r  vs0/h_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.833     1.991    clk_divider0/clk_IBUF_BUFG
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.175     2.166 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.777     2.943    vs0/CLK
    SLICE_X14Y20         FDRE                                         r  vs0/h_count_reg_reg[1]/C
                         clock pessimism             -0.549     2.395    
    SLICE_X14Y20         FDRE (Hold_fdre_C_D)         0.121     2.516    vs0/h_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.516    
                         arrival time                           3.025    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 vs0/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_gen rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.207ns (28.223%)  route 0.526ns (71.777%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.943ns
    Source Clock Delay      (SCD):    2.258ns
    Clock Pessimism Removal (CPR):    0.593ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.563     1.476    clk_divider0/clk_IBUF_BUFG
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.640     2.258    vs0/CLK
    SLICE_X14Y22         FDRE                                         r  vs0/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y22         FDRE (Prop_fdre_C_Q)         0.164     2.422 r  vs0/h_count_reg_reg[6]/Q
                         net (fo=125, routed)         0.526     2.948    vs0/pixel_x[6]
    SLICE_X14Y20         LUT5 (Prop_lut5_I1_O)        0.043     2.991 r  vs0/h_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     2.991    vs0/p_0_in[8]
    SLICE_X14Y20         FDRE                                         r  vs0/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.833     1.991    clk_divider0/clk_IBUF_BUFG
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.175     2.166 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.777     2.943    vs0/CLK
    SLICE_X14Y20         FDRE                                         r  vs0/h_count_reg_reg[8]/C
                         clock pessimism             -0.593     2.351    
    SLICE_X14Y20         FDRE (Hold_fdre_C_D)         0.131     2.482    vs0/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.482    
                         arrival time                           2.991    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 vs0/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_gen rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.186ns (30.505%)  route 0.424ns (69.495%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.736ns
    Source Clock Delay      (SCD):    2.120ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.563     1.476    clk_divider0/clk_IBUF_BUFG
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.503     2.120    vs0/CLK
    SLICE_X29Y20         FDRE                                         r  vs0/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDRE (Prop_fdre_C_Q)         0.141     2.261 r  vs0/v_count_reg_reg[5]/Q
                         net (fo=130, routed)         0.424     2.685    vs0/pixel_y[2]
    SLICE_X29Y20         LUT5 (Prop_lut5_I2_O)        0.045     2.730 r  vs0/v_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     2.730    vs0/p_0_in__0[8]
    SLICE_X29Y20         FDRE                                         r  vs0/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.833     1.991    clk_divider0/clk_IBUF_BUFG
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.175     2.166 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.571     2.736    vs0/CLK
    SLICE_X29Y20         FDRE                                         r  vs0/v_count_reg_reg[8]/C
                         clock pessimism             -0.617     2.120    
    SLICE_X29Y20         FDRE (Hold_fdre_C_D)         0.092     2.212    vs0/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.212    
                         arrival time                           2.730    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 vs0/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/h_count_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_gen rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.209ns (28.418%)  route 0.526ns (71.582%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.943ns
    Source Clock Delay      (SCD):    2.258ns
    Clock Pessimism Removal (CPR):    0.593ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.563     1.476    clk_divider0/clk_IBUF_BUFG
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.640     2.258    vs0/CLK
    SLICE_X14Y22         FDRE                                         r  vs0/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y22         FDRE (Prop_fdre_C_Q)         0.164     2.422 r  vs0/h_count_reg_reg[6]/Q
                         net (fo=125, routed)         0.526     2.948    vs0/pixel_x[6]
    SLICE_X14Y20         LUT4 (Prop_lut4_I2_O)        0.045     2.993 r  vs0/h_count_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     2.993    vs0/p_0_in[7]
    SLICE_X14Y20         FDRE                                         r  vs0/h_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.833     1.991    clk_divider0/clk_IBUF_BUFG
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.175     2.166 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.777     2.943    vs0/CLK
    SLICE_X14Y20         FDRE                                         r  vs0/h_count_reg_reg[7]/C
                         clock pessimism             -0.593     2.351    
    SLICE_X14Y20         FDRE (Hold_fdre_C_D)         0.120     2.471    vs0/h_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.471    
                         arrival time                           2.993    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.552ns  (arrival time - required time)
  Source:                 vs0/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/h_count_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_gen rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.209ns (36.386%)  route 0.365ns (63.614%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.873ns
    Source Clock Delay      (SCD):    2.318ns
    Clock Pessimism Removal (CPR):    0.593ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.563     1.476    clk_divider0/clk_IBUF_BUFG
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.700     2.318    vs0/CLK
    SLICE_X14Y20         FDRE                                         r  vs0/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y20         FDRE (Prop_fdre_C_Q)         0.164     2.482 r  vs0/h_count_reg_reg[1]/Q
                         net (fo=61, routed)          0.181     2.663    vs0/pixel_x[1]
    SLICE_X14Y21         LUT6 (Prop_lut6_I3_O)        0.045     2.708 r  vs0/h_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.184     2.892    vs0/p_0_in[5]
    SLICE_X14Y22         FDRE                                         r  vs0/h_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.833     1.991    clk_divider0/clk_IBUF_BUFG
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.175     2.166 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.707     2.873    vs0/CLK
    SLICE_X14Y22         FDRE                                         r  vs0/h_count_reg_reg[5]/C
                         clock pessimism             -0.593     2.281    
    SLICE_X14Y22         FDRE (Hold_fdre_C_D)         0.059     2.340    vs0/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.340    
                         arrival time                           2.892    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.614ns  (arrival time - required time)
  Source:                 vs0/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/h_count_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_gen rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.246ns (32.100%)  route 0.520ns (67.900%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.949ns
    Source Clock Delay      (SCD):    2.318ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.563     1.476    clk_divider0/clk_IBUF_BUFG
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.700     2.318    vs0/CLK
    SLICE_X14Y20         FDRE                                         r  vs0/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y20         FDRE (Prop_fdre_C_Q)         0.148     2.466 r  vs0/h_count_reg_reg[2]/Q
                         net (fo=67, routed)          0.240     2.706    vs0/pixel_x[2]
    SLICE_X15Y20         LUT4 (Prop_lut4_I0_O)        0.098     2.804 r  vs0/h_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.280     3.084    vs0/p_0_in[3]
    SLICE_X15Y19         FDRE                                         r  vs0/h_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.833     1.991    clk_divider0/clk_IBUF_BUFG
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.175     2.166 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.783     2.949    vs0/CLK
    SLICE_X15Y19         FDRE                                         r  vs0/h_count_reg_reg[3]/C
                         clock pessimism             -0.549     2.400    
    SLICE_X15Y19         FDRE (Hold_fdre_C_D)         0.070     2.470    vs0/h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.470    
                         arrival time                           3.084    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.630ns  (arrival time - required time)
  Source:                 vs0/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/h_count_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_gen rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.141ns (20.429%)  route 0.549ns (79.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.949ns
    Source Clock Delay      (SCD):    2.301ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.563     1.476    clk_divider0/clk_IBUF_BUFG
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.683     2.301    vs0/CLK
    SLICE_X13Y21         FDRE                                         r  vs0/mod2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDRE (Prop_fdre_C_Q)         0.141     2.442 r  vs0/mod2_reg_reg/Q
                         net (fo=25, routed)          0.549     2.991    vs0/pixel_tick
    SLICE_X15Y19         FDRE                                         r  vs0/h_count_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.833     1.991    clk_divider0/clk_IBUF_BUFG
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.175     2.166 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.783     2.949    vs0/CLK
    SLICE_X15Y19         FDRE                                         r  vs0/h_count_reg_reg[3]/C
                         clock pessimism             -0.549     2.400    
    SLICE_X15Y19         FDRE (Hold_fdre_C_CE)       -0.039     2.361    vs0/h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.361    
                         arrival time                           2.991    
  -------------------------------------------------------------------
                         slack                                  0.630    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_clk_gen
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_divider0/clk_out_reg/Q }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X14Y16  vs0/h_count_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X14Y20  vs0/h_count_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X14Y20  vs0/h_count_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X15Y19  vs0/h_count_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X28Y24  vs0/h_count_reg_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X14Y22  vs0/h_count_reg_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X14Y22  vs0/h_count_reg_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X14Y20  vs0/h_count_reg_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X14Y20  vs0/h_count_reg_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X28Y18  vs0/h_count_reg_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X14Y16  vs0/h_count_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X14Y16  vs0/h_count_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X14Y20  vs0/h_count_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X14Y20  vs0/h_count_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X14Y20  vs0/h_count_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X14Y20  vs0/h_count_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X15Y19  vs0/h_count_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X15Y19  vs0/h_count_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X28Y24  vs0/h_count_reg_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X28Y24  vs0/h_count_reg_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X14Y16  vs0/h_count_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X14Y16  vs0/h_count_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X14Y20  vs0/h_count_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X14Y20  vs0/h_count_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X14Y20  vs0/h_count_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X14Y20  vs0/h_count_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X15Y19  vs0/h_count_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X15Y19  vs0/h_count_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X28Y24  vs0/h_count_reg_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X28Y24  vs0/h_count_reg_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_gen
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.077ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        7.843ns  (logic 1.869ns (23.830%)  route 5.974ns (76.170%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -1.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 14.817 - 10.000 ) 
    Source Clock Delay      (SCD):    6.912ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.566     5.118    clk_divider0/clk_IBUF_BUFG
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.456     5.574 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          1.338     6.912    vs0/CLK
    SLICE_X14Y20         FDRE                                         r  vs0/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y20         FDRE (Prop_fdre_C_Q)         0.478     7.390 r  vs0/h_count_reg_reg[8]/Q
                         net (fo=54, routed)          0.900     8.290    vs0/pixel_x[8]
    SLICE_X15Y17         LUT5 (Prop_lut5_I2_O)        0.295     8.585 f  vs0/rgb_reg[5]_i_82/O
                         net (fo=5, routed)           0.363     8.948    vs0/rgb_reg[5]_i_82_n_0
    SLICE_X14Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.072 r  vs0/rgb_reg[5]_i_44/O
                         net (fo=10, routed)          0.700     9.772    vs0/rgb_reg[5]_i_44_n_0
    SLICE_X14Y18         LUT2 (Prop_lut2_I0_O)        0.148     9.920 r  vs0/rgb_reg[5]_i_63/O
                         net (fo=6, routed)           0.931    10.852    vs0/rgb_reg[5]_i_63_n_0
    SLICE_X14Y18         LUT3 (Prop_lut3_I0_O)        0.328    11.180 f  vs0/rgb_reg[5]_i_24/O
                         net (fo=1, routed)           0.949    12.129    vs0/rgb_reg[5]_i_24_n_0
    SLICE_X15Y15         LUT6 (Prop_lut6_I5_O)        0.124    12.253 r  vs0/rgb_reg[5]_i_5/O
                         net (fo=9, routed)           0.855    13.108    vs0/rgb_reg[5]_i_5_n_0
    SLICE_X14Y16         LUT6 (Prop_lut6_I0_O)        0.124    13.232 r  vs0/rgb_reg[7]_i_12/O
                         net (fo=1, routed)           0.612    13.844    vs0/rgb_reg[7]_i_12_n_0
    SLICE_X29Y13         LUT6 (Prop_lut6_I5_O)        0.124    13.968 r  vs0/rgb_reg[7]_i_3/O
                         net (fo=1, routed)           0.664    14.631    vs0/rgb_reg[7]_i_3_n_0
    SLICE_X28Y13         LUT6 (Prop_lut6_I2_O)        0.124    14.755 r  vs0/rgb_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    14.755    rgb_next[7]
    SLICE_X28Y13         FDRE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.445    14.817    clk_IBUF_BUFG
    SLICE_X28Y13         FDRE                                         r  rgb_reg_reg[7]/C
                         clock pessimism              0.180    14.997    
                         clock uncertainty           -0.035    14.961    
    SLICE_X28Y13         FDRE (Setup_fdre_C_D)        0.031    14.992    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.992    
                         arrival time                         -14.755    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.292ns  (required time - arrival time)
  Source:                 vs0/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            coin_count_disp0/char_rom/BRAM_PC_VGA_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        7.202ns  (logic 2.086ns (28.962%)  route 5.116ns (71.038%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -1.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    6.945ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.566     5.118    clk_divider0/clk_IBUF_BUFG
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.456     5.574 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          1.371     6.945    vs0/CLK
    SLICE_X31Y17         FDRE                                         r  vs0/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y17         FDRE (Prop_fdre_C_Q)         0.456     7.401 r  vs0/v_count_reg_reg[1]/Q
                         net (fo=154, routed)         1.830     9.231    vs0/ADDR[4]
    SLICE_X6Y24          LUT2 (Prop_lut2_I0_O)        0.124     9.355 r  vs0/BRAM_PC_VGA_0_i_141/O
                         net (fo=1, routed)           0.000     9.355    vs0/BRAM_PC_VGA_0_i_141_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.868 r  vs0/BRAM_PC_VGA_0_i_91/CO[3]
                         net (fo=1, routed)           0.009     9.877    vs0/BRAM_PC_VGA_0_i_91_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.131 f  vs0/BRAM_PC_VGA_0_i_60__0/CO[0]
                         net (fo=1, routed)           0.645    10.776    vs0/coin_count_disp0/in_text0_line127_in
    SLICE_X9Y26          LUT4 (Prop_lut4_I1_O)        0.367    11.143 r  vs0/BRAM_PC_VGA_0_i_30/O
                         net (fo=11, routed)          0.799    11.942    vs0/h_count_reg_reg[9]_3
    SLICE_X8Y32          LUT4 (Prop_lut4_I2_O)        0.124    12.066 f  vs0/BRAM_PC_VGA_0_i_56__0/O
                         net (fo=1, routed)           0.493    12.560    vs0/BRAM_PC_VGA_0_i_56__0_n_0
    SLICE_X8Y32          LUT6 (Prop_lut6_I5_O)        0.124    12.684 f  vs0/BRAM_PC_VGA_0_i_22/O
                         net (fo=1, routed)           0.620    13.304    vs0/BRAM_PC_VGA_0_i_22_n_0
    SLICE_X9Y30          LUT6 (Prop_lut6_I5_O)        0.124    13.428 r  vs0/BRAM_PC_VGA_0_i_6__2/O
                         net (fo=1, routed)           0.719    14.147    coin_count_disp0/char_rom/ADDR[8]
    RAMB18_X0Y12         RAMB18E1                                     r  coin_count_disp0/char_rom/BRAM_PC_VGA_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.489    14.860    coin_count_disp0/char_rom/clk_IBUF_BUFG
    RAMB18_X0Y12         RAMB18E1                                     r  coin_count_disp0/char_rom/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.180    15.040    
                         clock uncertainty           -0.035    15.005    
    RAMB18_X0Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    14.439    coin_count_disp0/char_rom/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         14.439    
                         arrival time                         -14.147    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.316ns  (required time - arrival time)
  Source:                 vs0/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        7.730ns  (logic 1.684ns (21.786%)  route 6.046ns (78.214%))
  Logic Levels:           8  (LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -1.951ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 14.814 - 10.000 ) 
    Source Clock Delay      (SCD):    6.945ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.566     5.118    clk_divider0/clk_IBUF_BUFG
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.456     5.574 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          1.371     6.945    vs0/CLK
    SLICE_X31Y17         FDRE                                         r  vs0/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y17         FDRE (Prop_fdre_C_Q)         0.456     7.401 r  vs0/v_count_reg_reg[1]/Q
                         net (fo=154, routed)         1.089     8.490    vs0/ADDR[4]
    SLICE_X31Y16         LUT3 (Prop_lut3_I2_O)        0.152     8.642 f  vs0/coin_addr[8]_i_34/O
                         net (fo=3, routed)           0.426     9.067    vs0/coin_addr[8]_i_34_n_0
    SLICE_X31Y16         LUT5 (Prop_lut5_I2_O)        0.332     9.399 f  vs0/coin_addr[8]_i_10/O
                         net (fo=13, routed)          0.699    10.098    vs0/coin_addr[8]_i_10_n_0
    SLICE_X33Y15         LUT6 (Prop_lut6_I0_O)        0.124    10.222 f  vs0/coin_addr[8]_i_3/O
                         net (fo=18, routed)          1.046    11.269    vs0/coin_addr[8]_i_3_n_0
    SLICE_X36Y15         LUT6 (Prop_lut6_I1_O)        0.124    11.393 r  vs0/rgb_reg[2]_i_7/O
                         net (fo=3, routed)           0.819    12.211    vs0/rgb_reg[2]_i_7_n_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I0_O)        0.124    12.335 r  vs0/rgb_reg[11]_i_14/O
                         net (fo=5, routed)           0.680    13.015    vs0/rgb_reg[11]_i_14_n_0
    SLICE_X31Y15         LUT5 (Prop_lut5_I1_O)        0.124    13.139 f  vs0/rgb_reg[10]_i_8/O
                         net (fo=12, routed)          0.649    13.788    vs0/current_state_reg
    SLICE_X29Y15         LUT6 (Prop_lut6_I4_O)        0.124    13.912 r  vs0/rgb_reg[9]_i_2/O
                         net (fo=1, routed)           0.638    14.551    vs0/rgb_reg[9]_i_2_n_0
    SLICE_X28Y17         LUT6 (Prop_lut6_I0_O)        0.124    14.675 r  vs0/rgb_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    14.675    rgb_next[9]
    SLICE_X28Y17         FDRE                                         r  rgb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.442    14.814    clk_IBUF_BUFG
    SLICE_X28Y17         FDRE                                         r  rgb_reg_reg[9]/C
                         clock pessimism              0.180    14.994    
                         clock uncertainty           -0.035    14.958    
    SLICE_X28Y17         FDRE (Setup_fdre_C_D)        0.032    14.990    rgb_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         14.990    
                         arrival time                         -14.675    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.339ns  (required time - arrival time)
  Source:                 vs0/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        7.703ns  (logic 1.684ns (21.860%)  route 6.019ns (78.140%))
  Logic Levels:           8  (LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -1.951ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 14.814 - 10.000 ) 
    Source Clock Delay      (SCD):    6.945ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.566     5.118    clk_divider0/clk_IBUF_BUFG
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.456     5.574 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          1.371     6.945    vs0/CLK
    SLICE_X31Y17         FDRE                                         r  vs0/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y17         FDRE (Prop_fdre_C_Q)         0.456     7.401 f  vs0/v_count_reg_reg[1]/Q
                         net (fo=154, routed)         1.089     8.490    vs0/ADDR[4]
    SLICE_X31Y16         LUT3 (Prop_lut3_I2_O)        0.152     8.642 r  vs0/coin_addr[8]_i_34/O
                         net (fo=3, routed)           0.426     9.067    vs0/coin_addr[8]_i_34_n_0
    SLICE_X31Y16         LUT5 (Prop_lut5_I2_O)        0.332     9.399 r  vs0/coin_addr[8]_i_10/O
                         net (fo=13, routed)          0.699    10.098    vs0/coin_addr[8]_i_10_n_0
    SLICE_X33Y15         LUT6 (Prop_lut6_I0_O)        0.124    10.222 r  vs0/coin_addr[8]_i_3/O
                         net (fo=18, routed)          1.046    11.269    vs0/coin_addr[8]_i_3_n_0
    SLICE_X36Y15         LUT6 (Prop_lut6_I1_O)        0.124    11.393 f  vs0/rgb_reg[2]_i_7/O
                         net (fo=3, routed)           0.819    12.211    vs0/rgb_reg[2]_i_7_n_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I0_O)        0.124    12.335 f  vs0/rgb_reg[11]_i_14/O
                         net (fo=5, routed)           0.680    13.015    vs0/rgb_reg[11]_i_14_n_0
    SLICE_X31Y15         LUT5 (Prop_lut5_I1_O)        0.124    13.139 r  vs0/rgb_reg[10]_i_8/O
                         net (fo=12, routed)          0.651    13.790    vs0/current_state_reg
    SLICE_X30Y16         LUT6 (Prop_lut6_I3_O)        0.124    13.914 r  vs0/rgb_reg[1]_i_2/O
                         net (fo=1, routed)           0.610    14.524    vs0/rgb_reg[1]_i_2_n_0
    SLICE_X28Y17         LUT6 (Prop_lut6_I0_O)        0.124    14.648 r  vs0/rgb_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    14.648    rgb_next[1]
    SLICE_X28Y17         FDRE                                         r  rgb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.442    14.814    clk_IBUF_BUFG
    SLICE_X28Y17         FDRE                                         r  rgb_reg_reg[1]/C
                         clock pessimism              0.180    14.994    
                         clock uncertainty           -0.035    14.958    
    SLICE_X28Y17         FDRE (Setup_fdre_C_D)        0.029    14.987    rgb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.987    
                         arrival time                         -14.648    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.354ns  (required time - arrival time)
  Source:                 vs0/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        7.687ns  (logic 1.684ns (21.907%)  route 6.003ns (78.093%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -1.955ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 14.810 - 10.000 ) 
    Source Clock Delay      (SCD):    6.945ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.566     5.118    clk_divider0/clk_IBUF_BUFG
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.456     5.574 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          1.371     6.945    vs0/CLK
    SLICE_X31Y17         FDRE                                         r  vs0/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y17         FDRE (Prop_fdre_C_Q)         0.456     7.401 r  vs0/v_count_reg_reg[1]/Q
                         net (fo=154, routed)         1.089     8.490    vs0/ADDR[4]
    SLICE_X31Y16         LUT3 (Prop_lut3_I2_O)        0.152     8.642 f  vs0/coin_addr[8]_i_34/O
                         net (fo=3, routed)           0.426     9.067    vs0/coin_addr[8]_i_34_n_0
    SLICE_X31Y16         LUT5 (Prop_lut5_I2_O)        0.332     9.399 f  vs0/coin_addr[8]_i_10/O
                         net (fo=13, routed)          0.699    10.098    vs0/coin_addr[8]_i_10_n_0
    SLICE_X33Y15         LUT6 (Prop_lut6_I0_O)        0.124    10.222 f  vs0/coin_addr[8]_i_3/O
                         net (fo=18, routed)          1.046    11.269    vs0/coin_addr[8]_i_3_n_0
    SLICE_X36Y15         LUT6 (Prop_lut6_I1_O)        0.124    11.393 r  vs0/rgb_reg[2]_i_7/O
                         net (fo=3, routed)           0.819    12.211    vs0/rgb_reg[2]_i_7_n_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I0_O)        0.124    12.335 r  vs0/rgb_reg[11]_i_14/O
                         net (fo=5, routed)           0.868    13.204    vs0/rgb_reg[11]_i_14_n_0
    SLICE_X34Y14         LUT6 (Prop_lut6_I2_O)        0.124    13.328 r  vs0/rgb_reg[11]_i_9/O
                         net (fo=1, routed)           0.767    14.094    vs0/rgb_reg[11]_i_9_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I4_O)        0.124    14.218 r  vs0/rgb_reg[11]_i_2/O
                         net (fo=1, routed)           0.289    14.508    vs0/rgb_reg[11]_i_2_n_0
    SLICE_X31Y18         LUT6 (Prop_lut6_I0_O)        0.124    14.632 r  vs0/rgb_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    14.632    rgb_next[11]
    SLICE_X31Y18         FDRE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.438    14.810    clk_IBUF_BUFG
    SLICE_X31Y18         FDRE                                         r  rgb_reg_reg[11]/C
                         clock pessimism              0.180    14.990    
                         clock uncertainty           -0.035    14.954    
    SLICE_X31Y18         FDRE (Setup_fdre_C_D)        0.031    14.985    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         14.985    
                         arrival time                         -14.632    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.377ns  (required time - arrival time)
  Source:                 vs0/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        7.718ns  (logic 1.684ns (21.820%)  route 6.034ns (78.180%))
  Logic Levels:           8  (LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -1.951ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 14.814 - 10.000 ) 
    Source Clock Delay      (SCD):    6.945ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.566     5.118    clk_divider0/clk_IBUF_BUFG
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.456     5.574 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          1.371     6.945    vs0/CLK
    SLICE_X31Y17         FDRE                                         r  vs0/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y17         FDRE (Prop_fdre_C_Q)         0.456     7.401 r  vs0/v_count_reg_reg[1]/Q
                         net (fo=154, routed)         1.089     8.490    vs0/ADDR[4]
    SLICE_X31Y16         LUT3 (Prop_lut3_I2_O)        0.152     8.642 f  vs0/coin_addr[8]_i_34/O
                         net (fo=3, routed)           0.426     9.067    vs0/coin_addr[8]_i_34_n_0
    SLICE_X31Y16         LUT5 (Prop_lut5_I2_O)        0.332     9.399 f  vs0/coin_addr[8]_i_10/O
                         net (fo=13, routed)          0.699    10.098    vs0/coin_addr[8]_i_10_n_0
    SLICE_X33Y15         LUT6 (Prop_lut6_I0_O)        0.124    10.222 f  vs0/coin_addr[8]_i_3/O
                         net (fo=18, routed)          1.046    11.269    vs0/coin_addr[8]_i_3_n_0
    SLICE_X36Y15         LUT6 (Prop_lut6_I1_O)        0.124    11.393 r  vs0/rgb_reg[2]_i_7/O
                         net (fo=3, routed)           0.819    12.211    vs0/rgb_reg[2]_i_7_n_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I0_O)        0.124    12.335 r  vs0/rgb_reg[11]_i_14/O
                         net (fo=5, routed)           0.680    13.015    vs0/rgb_reg[11]_i_14_n_0
    SLICE_X31Y15         LUT5 (Prop_lut5_I1_O)        0.124    13.139 f  vs0/rgb_reg[10]_i_8/O
                         net (fo=12, routed)          0.693    13.832    vs0/current_state_reg
    SLICE_X33Y15         LUT6 (Prop_lut6_I5_O)        0.124    13.956 r  vs0/rgb_reg[4]_i_2/O
                         net (fo=1, routed)           0.582    14.539    vs0/rgb_reg[4]_i_2_n_0
    SLICE_X30Y15         LUT6 (Prop_lut6_I0_O)        0.124    14.663 r  vs0/rgb_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    14.663    rgb_next[4]
    SLICE_X30Y15         FDRE                                         r  rgb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.442    14.814    clk_IBUF_BUFG
    SLICE_X30Y15         FDRE                                         r  rgb_reg_reg[4]/C
                         clock pessimism              0.180    14.994    
                         clock uncertainty           -0.035    14.958    
    SLICE_X30Y15         FDRE (Setup_fdre_C_D)        0.081    15.039    rgb_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.039    
                         arrival time                         -14.663    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.380ns  (required time - arrival time)
  Source:                 vs0/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        7.664ns  (logic 1.684ns (21.974%)  route 5.980ns (78.026%))
  Logic Levels:           8  (LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -1.950ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 14.815 - 10.000 ) 
    Source Clock Delay      (SCD):    6.945ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.566     5.118    clk_divider0/clk_IBUF_BUFG
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.456     5.574 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          1.371     6.945    vs0/CLK
    SLICE_X31Y17         FDRE                                         r  vs0/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y17         FDRE (Prop_fdre_C_Q)         0.456     7.401 f  vs0/v_count_reg_reg[1]/Q
                         net (fo=154, routed)         1.089     8.490    vs0/ADDR[4]
    SLICE_X31Y16         LUT3 (Prop_lut3_I2_O)        0.152     8.642 r  vs0/coin_addr[8]_i_34/O
                         net (fo=3, routed)           0.426     9.067    vs0/coin_addr[8]_i_34_n_0
    SLICE_X31Y16         LUT5 (Prop_lut5_I2_O)        0.332     9.399 r  vs0/coin_addr[8]_i_10/O
                         net (fo=13, routed)          0.699    10.098    vs0/coin_addr[8]_i_10_n_0
    SLICE_X33Y15         LUT6 (Prop_lut6_I0_O)        0.124    10.222 r  vs0/coin_addr[8]_i_3/O
                         net (fo=18, routed)          1.046    11.269    vs0/coin_addr[8]_i_3_n_0
    SLICE_X36Y15         LUT6 (Prop_lut6_I1_O)        0.124    11.393 f  vs0/rgb_reg[2]_i_7/O
                         net (fo=3, routed)           0.819    12.211    vs0/rgb_reg[2]_i_7_n_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I0_O)        0.124    12.335 f  vs0/rgb_reg[11]_i_14/O
                         net (fo=5, routed)           0.680    13.015    vs0/rgb_reg[11]_i_14_n_0
    SLICE_X31Y15         LUT5 (Prop_lut5_I1_O)        0.124    13.139 r  vs0/rgb_reg[10]_i_8/O
                         net (fo=12, routed)          0.520    13.659    vs0/current_state_reg
    SLICE_X30Y14         LUT6 (Prop_lut6_I3_O)        0.124    13.783 r  vs0/rgb_reg[0]_i_2/O
                         net (fo=1, routed)           0.701    14.485    vs0/rgb_reg[0]_i_2_n_0
    SLICE_X31Y14         LUT6 (Prop_lut6_I0_O)        0.124    14.609 r  vs0/rgb_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    14.609    rgb_next[0]
    SLICE_X31Y14         FDRE                                         r  rgb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.443    14.815    clk_IBUF_BUFG
    SLICE_X31Y14         FDRE                                         r  rgb_reg_reg[0]/C
                         clock pessimism              0.180    14.995    
                         clock uncertainty           -0.035    14.959    
    SLICE_X31Y14         FDRE (Setup_fdre_C_D)        0.029    14.988    rgb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.988    
                         arrival time                         -14.609    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.434ns  (required time - arrival time)
  Source:                 vs0/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            coin_count_disp0/char_rom/BRAM_PC_VGA_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        7.060ns  (logic 2.195ns (31.089%)  route 4.865ns (68.911%))
  Logic Levels:           6  (CARRY4=2 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    6.945ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.566     5.118    clk_divider0/clk_IBUF_BUFG
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.456     5.574 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          1.371     6.945    vs0/CLK
    SLICE_X31Y17         FDRE                                         r  vs0/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y17         FDRE (Prop_fdre_C_Q)         0.456     7.401 r  vs0/v_count_reg_reg[1]/Q
                         net (fo=154, routed)         1.830     9.231    vs0/ADDR[4]
    SLICE_X6Y24          LUT2 (Prop_lut2_I0_O)        0.124     9.355 r  vs0/BRAM_PC_VGA_0_i_141/O
                         net (fo=1, routed)           0.000     9.355    vs0/BRAM_PC_VGA_0_i_141_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.868 r  vs0/BRAM_PC_VGA_0_i_91/CO[3]
                         net (fo=1, routed)           0.009     9.877    vs0/BRAM_PC_VGA_0_i_91_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.131 f  vs0/BRAM_PC_VGA_0_i_60__0/CO[0]
                         net (fo=1, routed)           0.645    10.776    vs0/coin_count_disp0/in_text0_line127_in
    SLICE_X9Y26          LUT4 (Prop_lut4_I1_O)        0.367    11.143 r  vs0/BRAM_PC_VGA_0_i_30/O
                         net (fo=11, routed)          0.839    11.983    vs0/h_count_reg_reg[9]_3
    SLICE_X9Y29          LUT2 (Prop_lut2_I0_O)        0.149    12.132 r  vs0/BRAM_PC_VGA_0_i_13__0/O
                         net (fo=11, routed)          0.811    12.942    vs0/BRAM_PC_VGA_0_i_13__0_n_0
    SLICE_X9Y28          LUT6 (Prop_lut6_I0_O)        0.332    13.274 r  vs0/BRAM_PC_VGA_0_i_8__3/O
                         net (fo=1, routed)           0.731    14.005    coin_count_disp0/char_rom/ADDR[6]
    RAMB18_X0Y12         RAMB18E1                                     r  coin_count_disp0/char_rom/BRAM_PC_VGA_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.489    14.860    coin_count_disp0/char_rom/clk_IBUF_BUFG
    RAMB18_X0Y12         RAMB18E1                                     r  coin_count_disp0/char_rom/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.180    15.040    
                         clock uncertainty           -0.035    15.005    
    RAMB18_X0Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    14.439    coin_count_disp0/char_rom/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         14.439    
                         arrival time                         -14.005    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.434ns  (required time - arrival time)
  Source:                 vs0/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            coin_count_disp0/char_rom/BRAM_PC_VGA_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        6.887ns  (logic 2.363ns (34.311%)  route 4.524ns (65.689%))
  Logic Levels:           6  (CARRY4=2 LUT2=2 LUT4=1 MUXF7=1)
  Clock Path Skew:        -1.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    6.945ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.566     5.118    clk_divider0/clk_IBUF_BUFG
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.456     5.574 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          1.371     6.945    vs0/CLK
    SLICE_X31Y17         FDRE                                         r  vs0/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y17         FDRE (Prop_fdre_C_Q)         0.456     7.401 r  vs0/v_count_reg_reg[1]/Q
                         net (fo=154, routed)         1.830     9.231    vs0/ADDR[4]
    SLICE_X6Y24          LUT2 (Prop_lut2_I0_O)        0.124     9.355 r  vs0/BRAM_PC_VGA_0_i_141/O
                         net (fo=1, routed)           0.000     9.355    vs0/BRAM_PC_VGA_0_i_141_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.868 r  vs0/BRAM_PC_VGA_0_i_91/CO[3]
                         net (fo=1, routed)           0.009     9.877    vs0/BRAM_PC_VGA_0_i_91_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.131 f  vs0/BRAM_PC_VGA_0_i_60__0/CO[0]
                         net (fo=1, routed)           0.645    10.776    vs0/coin_count_disp0/in_text0_line127_in
    SLICE_X9Y26          LUT4 (Prop_lut4_I1_O)        0.367    11.143 r  vs0/BRAM_PC_VGA_0_i_30/O
                         net (fo=11, routed)          0.839    11.983    vs0/h_count_reg_reg[9]_3
    SLICE_X9Y29          LUT2 (Prop_lut2_I0_O)        0.149    12.132 r  vs0/BRAM_PC_VGA_0_i_13__0/O
                         net (fo=11, routed)          0.602    12.734    vs0/BRAM_PC_VGA_0_i_13__0_n_0
    SLICE_X10Y31         MUXF7 (Prop_muxf7_S_O)       0.500    13.234 r  vs0/BRAM_PC_VGA_0_i_5__2/O
                         net (fo=1, routed)           0.598    13.832    coin_count_disp0/char_rom/ADDR[9]
    RAMB18_X0Y12         RAMB18E1                                     r  coin_count_disp0/char_rom/BRAM_PC_VGA_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.489    14.860    coin_count_disp0/char_rom/clk_IBUF_BUFG
    RAMB18_X0Y12         RAMB18E1                                     r  coin_count_disp0/char_rom/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.180    15.040    
                         clock uncertainty           -0.035    15.005    
    RAMB18_X0Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.739    14.266    coin_count_disp0/char_rom/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         14.266    
                         arrival time                         -13.832    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.445ns  (required time - arrival time)
  Source:                 vs0/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        7.646ns  (logic 1.684ns (22.023%)  route 5.962ns (77.977%))
  Logic Levels:           8  (LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -1.950ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 14.815 - 10.000 ) 
    Source Clock Delay      (SCD):    6.945ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.566     5.118    clk_divider0/clk_IBUF_BUFG
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.456     5.574 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          1.371     6.945    vs0/CLK
    SLICE_X31Y17         FDRE                                         r  vs0/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y17         FDRE (Prop_fdre_C_Q)         0.456     7.401 f  vs0/v_count_reg_reg[1]/Q
                         net (fo=154, routed)         1.089     8.490    vs0/ADDR[4]
    SLICE_X31Y16         LUT3 (Prop_lut3_I2_O)        0.152     8.642 r  vs0/coin_addr[8]_i_34/O
                         net (fo=3, routed)           0.426     9.067    vs0/coin_addr[8]_i_34_n_0
    SLICE_X31Y16         LUT5 (Prop_lut5_I2_O)        0.332     9.399 r  vs0/coin_addr[8]_i_10/O
                         net (fo=13, routed)          0.699    10.098    vs0/coin_addr[8]_i_10_n_0
    SLICE_X33Y15         LUT6 (Prop_lut6_I0_O)        0.124    10.222 r  vs0/coin_addr[8]_i_3/O
                         net (fo=18, routed)          1.046    11.269    vs0/coin_addr[8]_i_3_n_0
    SLICE_X36Y15         LUT6 (Prop_lut6_I1_O)        0.124    11.393 f  vs0/rgb_reg[2]_i_7/O
                         net (fo=3, routed)           0.819    12.211    vs0/rgb_reg[2]_i_7_n_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I0_O)        0.124    12.335 f  vs0/rgb_reg[11]_i_14/O
                         net (fo=5, routed)           0.680    13.015    vs0/rgb_reg[11]_i_14_n_0
    SLICE_X31Y15         LUT5 (Prop_lut5_I1_O)        0.124    13.139 r  vs0/rgb_reg[10]_i_8/O
                         net (fo=12, routed)          0.524    13.663    vs0/current_state_reg
    SLICE_X30Y14         LUT6 (Prop_lut6_I3_O)        0.124    13.787 r  vs0/rgb_reg[6]_i_2/O
                         net (fo=2, routed)           0.680    14.467    vs0/rgb_reg[6]_i_2_n_0
    SLICE_X30Y14         LUT6 (Prop_lut6_I0_O)        0.124    14.591 r  vs0/rgb_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    14.591    rgb_next[6]
    SLICE_X30Y14         FDRE                                         r  rgb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.443    14.815    clk_IBUF_BUFG
    SLICE_X30Y14         FDRE                                         r  rgb_reg_reg[6]/C
                         clock pessimism              0.180    14.995    
                         clock uncertainty           -0.035    14.959    
    SLICE_X30Y14         FDRE (Setup_fdre_C_D)        0.077    15.036    rgb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                         -14.591    
  -------------------------------------------------------------------
                         slack                                  0.445    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.077ns  (arrival time - required time)
  Source:                 vs0/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            text_render0/char_rom/BRAM_PC_VGA_0/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.141ns (15.108%)  route 0.792ns (84.892%))
  Logic Levels:           0  
  Clock Path Skew:        -0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.563     1.476    clk_divider0/clk_IBUF_BUFG
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.497     2.114    vs0/CLK
    SLICE_X29Y24         FDRE                                         r  vs0/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y24         FDRE (Prop_fdre_C_Q)         0.141     2.255 r  vs0/v_count_reg_reg[2]/Q
                         net (fo=142, routed)         0.792     3.047    text_render0/char_rom/ADDR[5]
    RAMB18_X0Y13         RAMB18E1                                     r  text_render0/char_rom/BRAM_PC_VGA_0/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.873     2.031    text_render0/char_rom/clk_IBUF_BUFG
    RAMB18_X0Y13         RAMB18E1                                     r  text_render0/char_rom/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.245     1.787    
    RAMB18_X0Y13         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.970    text_render0/char_rom/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -1.970    
                         arrival time                           3.047    
  -------------------------------------------------------------------
                         slack                                  1.077    

Slack (MET) :             1.079ns  (arrival time - required time)
  Source:                 vs0/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            change_text_render0/text_pixel_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.186ns (26.178%)  route 0.525ns (73.822%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.563     1.476    clk_divider0/clk_IBUF_BUFG
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.579     2.196    vs0/CLK
    SLICE_X29Y18         FDRE                                         r  vs0/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y18         FDRE (Prop_fdre_C_Q)         0.141     2.337 r  vs0/v_count_reg_reg[3]/Q
                         net (fo=139, routed)         0.525     2.862    vs0/pixel_y[0]
    SLICE_X13Y23         LUT6 (Prop_lut6_I4_O)        0.045     2.907 r  vs0/text_pixel_i_1__1/O
                         net (fo=1, routed)           0.000     2.907    change_text_render0/text_pixel_reg_2
    SLICE_X13Y23         FDRE                                         r  change_text_render0/text_pixel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.823     1.981    change_text_render0/clk_IBUF_BUFG
    SLICE_X13Y23         FDRE                                         r  change_text_render0/text_pixel_reg/C
                         clock pessimism             -0.245     1.736    
    SLICE_X13Y23         FDRE (Hold_fdre_C_D)         0.091     1.827    change_text_render0/text_pixel_reg
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           2.907    
  -------------------------------------------------------------------
                         slack                                  1.079    

Slack (MET) :             1.136ns  (arrival time - required time)
  Source:                 vs0/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            paid_text_render0/is_text_area_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.209ns (32.234%)  route 0.439ns (67.766%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.579ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    2.318ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.563     1.476    clk_divider0/clk_IBUF_BUFG
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.700     2.318    vs0/CLK
    SLICE_X14Y20         FDRE                                         r  vs0/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y20         FDRE (Prop_fdre_C_Q)         0.164     2.482 f  vs0/h_count_reg_reg[7]/Q
                         net (fo=71, routed)          0.439     2.921    vs0/pixel_x[7]
    SLICE_X13Y22         LUT6 (Prop_lut6_I2_O)        0.045     2.966 r  vs0/is_text_area_i_1__0/O
                         net (fo=1, routed)           0.000     2.966    paid_text_render0/is_text_area0
    SLICE_X13Y22         FDRE                                         r  paid_text_render0/is_text_area_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.825     1.983    paid_text_render0/clk_IBUF_BUFG
    SLICE_X13Y22         FDRE                                         r  paid_text_render0/is_text_area_reg/C
                         clock pessimism             -0.245     1.738    
    SLICE_X13Y22         FDRE (Hold_fdre_C_D)         0.092     1.830    paid_text_render0/is_text_area_reg
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           2.966    
  -------------------------------------------------------------------
                         slack                                  1.136    

Slack (MET) :             1.136ns  (arrival time - required time)
  Source:                 vs0/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            change_text_render0/is_text_area_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.846ns  (logic 0.186ns (21.994%)  route 0.660ns (78.006%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    2.120ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.563     1.476    clk_divider0/clk_IBUF_BUFG
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.503     2.120    vs0/CLK
    SLICE_X29Y20         FDRE                                         r  vs0/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDRE (Prop_fdre_C_Q)         0.141     2.261 f  vs0/v_count_reg_reg[6]/Q
                         net (fo=89, routed)          0.660     2.921    vs0/pixel_y[3]
    SLICE_X13Y22         LUT6 (Prop_lut6_I5_O)        0.045     2.966 r  vs0/is_text_area_i_1__1/O
                         net (fo=1, routed)           0.000     2.966    change_text_render0/is_text_area0
    SLICE_X13Y22         FDRE                                         r  change_text_render0/is_text_area_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.825     1.983    change_text_render0/clk_IBUF_BUFG
    SLICE_X13Y22         FDRE                                         r  change_text_render0/is_text_area_reg/C
                         clock pessimism             -0.245     1.738    
    SLICE_X13Y22         FDRE (Hold_fdre_C_D)         0.091     1.829    change_text_render0/is_text_area_reg
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           2.966    
  -------------------------------------------------------------------
                         slack                                  1.136    

Slack (MET) :             1.183ns  (arrival time - required time)
  Source:                 vs0/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            paid_text_render0/text_pixel_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.186ns (20.837%)  route 0.707ns (79.163%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    2.120ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.563     1.476    clk_divider0/clk_IBUF_BUFG
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.503     2.120    vs0/CLK
    SLICE_X29Y20         FDRE                                         r  vs0/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDRE (Prop_fdre_C_Q)         0.141     2.261 r  vs0/v_count_reg_reg[4]/Q
                         net (fo=124, routed)         0.707     2.968    vs0/pixel_y[1]
    SLICE_X11Y22         LUT6 (Prop_lut6_I1_O)        0.045     3.013 r  vs0/text_pixel_i_1__0/O
                         net (fo=1, routed)           0.000     3.013    paid_text_render0/text_pixel_reg_0
    SLICE_X11Y22         FDRE                                         r  paid_text_render0/text_pixel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.825     1.983    paid_text_render0/clk_IBUF_BUFG
    SLICE_X11Y22         FDRE                                         r  paid_text_render0/text_pixel_reg/C
                         clock pessimism             -0.245     1.738    
    SLICE_X11Y22         FDRE (Hold_fdre_C_D)         0.091     1.829    paid_text_render0/text_pixel_reg
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           3.013    
  -------------------------------------------------------------------
                         slack                                  1.183    

Slack (MET) :             1.220ns  (arrival time - required time)
  Source:                 vs0/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            change_text_render0/char_rom/BRAM_PC_VGA_0/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.141ns (13.018%)  route 0.942ns (86.982%))
  Logic Levels:           0  
  Clock Path Skew:        -0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.563     1.476    clk_divider0/clk_IBUF_BUFG
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.497     2.114    vs0/CLK
    SLICE_X29Y24         FDRE                                         r  vs0/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y24         FDRE (Prop_fdre_C_Q)         0.141     2.255 r  vs0/v_count_reg_reg[2]/Q
                         net (fo=142, routed)         0.942     3.197    change_text_render0/char_rom/ADDR[5]
    RAMB18_X0Y16         RAMB18E1                                     r  change_text_render0/char_rom/BRAM_PC_VGA_0/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.880     2.038    change_text_render0/char_rom/clk_IBUF_BUFG
    RAMB18_X0Y16         RAMB18E1                                     r  change_text_render0/char_rom/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.245     1.794    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.977    change_text_render0/char_rom/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -1.977    
                         arrival time                           3.197    
  -------------------------------------------------------------------
                         slack                                  1.220    

Slack (MET) :             1.220ns  (arrival time - required time)
  Source:                 vs0/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            paid_text_render0/char_rom/BRAM_PC_VGA_0/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.141ns (13.018%)  route 0.942ns (86.982%))
  Logic Levels:           0  
  Clock Path Skew:        -0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.563     1.476    clk_divider0/clk_IBUF_BUFG
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.497     2.114    vs0/CLK
    SLICE_X29Y24         FDRE                                         r  vs0/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y24         FDRE (Prop_fdre_C_Q)         0.141     2.255 r  vs0/v_count_reg_reg[2]/Q
                         net (fo=142, routed)         0.942     3.197    paid_text_render0/char_rom/ADDR[5]
    RAMB18_X0Y17         RAMB18E1                                     r  paid_text_render0/char_rom/BRAM_PC_VGA_0/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.880     2.038    paid_text_render0/char_rom/clk_IBUF_BUFG
    RAMB18_X0Y17         RAMB18E1                                     r  paid_text_render0/char_rom/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.245     1.794    
    RAMB18_X0Y17         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.977    paid_text_render0/char_rom/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -1.977    
                         arrival time                           3.197    
  -------------------------------------------------------------------
                         slack                                  1.220    

Slack (MET) :             1.246ns  (arrival time - required time)
  Source:                 vs0/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            disp_count_disp0/char_rom/BRAM_PC_VGA_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.186ns (16.951%)  route 0.911ns (83.049%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.563     1.476    clk_divider0/clk_IBUF_BUFG
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.497     2.114    vs0/CLK
    SLICE_X28Y24         FDRE                                         r  vs0/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y24         FDRE (Prop_fdre_C_Q)         0.141     2.255 r  vs0/h_count_reg_reg[4]/Q
                         net (fo=192, routed)         0.490     2.745    vs0/pixel_x[4]
    SLICE_X34Y27         LUT5 (Prop_lut5_I2_O)        0.045     2.790 r  vs0/BRAM_PC_VGA_0_i_7__3/O
                         net (fo=1, routed)           0.421     3.211    disp_count_disp0/char_rom/ADDR[7]
    RAMB18_X1Y10         RAMB18E1                                     r  disp_count_disp0/char_rom/BRAM_PC_VGA_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.868     2.026    disp_count_disp0/char_rom/clk_IBUF_BUFG
    RAMB18_X1Y10         RAMB18E1                                     r  disp_count_disp0/char_rom/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.245     1.782    
    RAMB18_X1Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.965    disp_count_disp0/char_rom/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -1.965    
                         arrival time                           3.211    
  -------------------------------------------------------------------
                         slack                                  1.246    

Slack (MET) :             1.296ns  (arrival time - required time)
  Source:                 vs0/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            coin_count_disp0/char_rom/BRAM_PC_VGA_0/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.209ns (21.098%)  route 0.782ns (78.902%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.489ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    2.275ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.563     1.476    clk_divider0/clk_IBUF_BUFG
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.658     2.275    vs0/CLK
    SLICE_X14Y16         FDRE                                         r  vs0/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y16         FDRE (Prop_fdre_C_Q)         0.164     2.439 f  vs0/h_count_reg_reg[0]/Q
                         net (fo=37, routed)          0.444     2.884    vs0/pixel_x[0]
    SLICE_X8Y23          LUT1 (Prop_lut1_I0_O)        0.045     2.929 r  vs0/h_count_reg[0]_i_1/O
                         net (fo=6, routed)           0.338     3.266    coin_count_disp0/char_rom/ADDR[0]
    RAMB18_X0Y12         RAMB18E1                                     r  coin_count_disp0/char_rom/BRAM_PC_VGA_0/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.873     2.031    coin_count_disp0/char_rom/clk_IBUF_BUFG
    RAMB18_X0Y12         RAMB18E1                                     r  coin_count_disp0/char_rom/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.245     1.787    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     1.970    coin_count_disp0/char_rom/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -1.970    
                         arrival time                           3.266    
  -------------------------------------------------------------------
                         slack                                  1.296    

Slack (MET) :             1.296ns  (arrival time - required time)
  Source:                 vs0/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            text_render0/char_rom/BRAM_PC_VGA_0/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.209ns (21.098%)  route 0.782ns (78.902%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.489ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    2.275ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.563     1.476    clk_divider0/clk_IBUF_BUFG
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.658     2.275    vs0/CLK
    SLICE_X14Y16         FDRE                                         r  vs0/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y16         FDRE (Prop_fdre_C_Q)         0.164     2.439 f  vs0/h_count_reg_reg[0]/Q
                         net (fo=37, routed)          0.444     2.884    vs0/pixel_x[0]
    SLICE_X8Y23          LUT1 (Prop_lut1_I0_O)        0.045     2.929 r  vs0/h_count_reg[0]_i_1/O
                         net (fo=6, routed)           0.338     3.266    text_render0/char_rom/ADDR[0]
    RAMB18_X0Y13         RAMB18E1                                     r  text_render0/char_rom/BRAM_PC_VGA_0/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.873     2.031    text_render0/char_rom/clk_IBUF_BUFG
    RAMB18_X0Y13         RAMB18E1                                     r  text_render0/char_rom/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.245     1.787    
    RAMB18_X0Y13         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     1.970    text_render0/char_rom/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -1.970    
                         arrival time                           3.266    
  -------------------------------------------------------------------
                         slack                                  1.296    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.334ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.215ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.334ns  (required time - arrival time)
  Source:                 prev_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm0/selection_index_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.055ns  (logic 0.718ns (17.705%)  route 3.337ns (82.295%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 14.815 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.620     5.172    clk_IBUF_BUFG
    SLICE_X7Y27          FDCE                                         r  prev_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDCE (Prop_fdce_C_Q)         0.419     5.591 f  prev_state_reg/Q
                         net (fo=44, routed)          1.189     6.780    main_state_machine/prev_state
    SLICE_X4Y24          LUT3 (Prop_lut3_I1_O)        0.299     7.079 f  main_state_machine/btn_right_d_i_1/O
                         net (fo=6, routed)           2.148     9.227    fsm0/reset
    SLICE_X37Y14         FDCE                                         f  fsm0/selection_index_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.443    14.815    fsm0/clk_IBUF_BUFG
    SLICE_X37Y14         FDCE                                         r  fsm0/selection_index_reg[0]/C
                         clock pessimism              0.187    15.002    
                         clock uncertainty           -0.035    14.966    
    SLICE_X37Y14         FDCE (Recov_fdce_C_CLR)     -0.405    14.561    fsm0/selection_index_reg[0]
  -------------------------------------------------------------------
                         required time                         14.561    
                         arrival time                          -9.227    
  -------------------------------------------------------------------
                         slack                                  5.334    

Slack (MET) :             5.565ns  (required time - arrival time)
  Source:                 prev_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm0/selection_index_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.894ns  (logic 0.718ns (18.438%)  route 3.176ns (81.562%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 14.813 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.620     5.172    clk_IBUF_BUFG
    SLICE_X7Y27          FDCE                                         r  prev_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDCE (Prop_fdce_C_Q)         0.419     5.591 f  prev_state_reg/Q
                         net (fo=44, routed)          1.189     6.780    main_state_machine/prev_state
    SLICE_X4Y24          LUT3 (Prop_lut3_I1_O)        0.299     7.079 f  main_state_machine/btn_right_d_i_1/O
                         net (fo=6, routed)           1.987     9.066    fsm0/reset
    SLICE_X33Y16         FDCE                                         f  fsm0/selection_index_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.441    14.813    fsm0/clk_IBUF_BUFG
    SLICE_X33Y16         FDCE                                         r  fsm0/selection_index_reg[1]/C
                         clock pessimism              0.259    15.072    
                         clock uncertainty           -0.035    15.036    
    SLICE_X33Y16         FDCE (Recov_fdce_C_CLR)     -0.405    14.631    fsm0/selection_index_reg[1]
  -------------------------------------------------------------------
                         required time                         14.631    
                         arrival time                          -9.066    
  -------------------------------------------------------------------
                         slack                                  5.565    

Slack (MET) :             5.565ns  (required time - arrival time)
  Source:                 prev_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm0/selection_index_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.894ns  (logic 0.718ns (18.438%)  route 3.176ns (81.562%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 14.813 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.620     5.172    clk_IBUF_BUFG
    SLICE_X7Y27          FDCE                                         r  prev_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDCE (Prop_fdce_C_Q)         0.419     5.591 f  prev_state_reg/Q
                         net (fo=44, routed)          1.189     6.780    main_state_machine/prev_state
    SLICE_X4Y24          LUT3 (Prop_lut3_I1_O)        0.299     7.079 f  main_state_machine/btn_right_d_i_1/O
                         net (fo=6, routed)           1.987     9.066    fsm0/reset
    SLICE_X33Y16         FDCE                                         f  fsm0/selection_index_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.441    14.813    fsm0/clk_IBUF_BUFG
    SLICE_X33Y16         FDCE                                         r  fsm0/selection_index_reg[2]/C
                         clock pessimism              0.259    15.072    
                         clock uncertainty           -0.035    15.036    
    SLICE_X33Y16         FDCE (Recov_fdce_C_CLR)     -0.405    14.631    fsm0/selection_index_reg[2]
  -------------------------------------------------------------------
                         required time                         14.631    
                         arrival time                          -9.066    
  -------------------------------------------------------------------
                         slack                                  5.565    

Slack (MET) :             5.565ns  (required time - arrival time)
  Source:                 prev_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm0/selection_index_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.894ns  (logic 0.718ns (18.438%)  route 3.176ns (81.562%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 14.813 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.620     5.172    clk_IBUF_BUFG
    SLICE_X7Y27          FDCE                                         r  prev_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDCE (Prop_fdce_C_Q)         0.419     5.591 f  prev_state_reg/Q
                         net (fo=44, routed)          1.189     6.780    main_state_machine/prev_state
    SLICE_X4Y24          LUT3 (Prop_lut3_I1_O)        0.299     7.079 f  main_state_machine/btn_right_d_i_1/O
                         net (fo=6, routed)           1.987     9.066    fsm0/reset
    SLICE_X33Y16         FDCE                                         f  fsm0/selection_index_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.441    14.813    fsm0/clk_IBUF_BUFG
    SLICE_X33Y16         FDCE                                         r  fsm0/selection_index_reg[3]/C
                         clock pessimism              0.259    15.072    
                         clock uncertainty           -0.035    15.036    
    SLICE_X33Y16         FDCE (Recov_fdce_C_CLR)     -0.405    14.631    fsm0/selection_index_reg[3]
  -------------------------------------------------------------------
                         required time                         14.631    
                         arrival time                          -9.066    
  -------------------------------------------------------------------
                         slack                                  5.565    

Slack (MET) :             6.555ns  (required time - arrival time)
  Source:                 prev_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm0/btn_left_d_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.991ns  (logic 0.718ns (24.008%)  route 2.273ns (75.992%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 14.813 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.620     5.172    clk_IBUF_BUFG
    SLICE_X7Y27          FDCE                                         r  prev_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDCE (Prop_fdce_C_Q)         0.419     5.591 f  prev_state_reg/Q
                         net (fo=44, routed)          1.189     6.780    main_state_machine/prev_state
    SLICE_X4Y24          LUT3 (Prop_lut3_I1_O)        0.299     7.079 f  main_state_machine/btn_right_d_i_1/O
                         net (fo=6, routed)           1.083     8.163    fsm0/reset
    SLICE_X14Y21         FDCE                                         f  fsm0/btn_left_d_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.441    14.813    fsm0/clk_IBUF_BUFG
    SLICE_X14Y21         FDCE                                         r  fsm0/btn_left_d_reg/C
                         clock pessimism              0.259    15.072    
                         clock uncertainty           -0.035    15.036    
    SLICE_X14Y21         FDCE (Recov_fdce_C_CLR)     -0.319    14.717    fsm0/btn_left_d_reg
  -------------------------------------------------------------------
                         required time                         14.717    
                         arrival time                          -8.163    
  -------------------------------------------------------------------
                         slack                                  6.555    

Slack (MET) :             6.555ns  (required time - arrival time)
  Source:                 prev_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm0/btn_right_d_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.991ns  (logic 0.718ns (24.008%)  route 2.273ns (75.992%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 14.813 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.620     5.172    clk_IBUF_BUFG
    SLICE_X7Y27          FDCE                                         r  prev_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDCE (Prop_fdce_C_Q)         0.419     5.591 f  prev_state_reg/Q
                         net (fo=44, routed)          1.189     6.780    main_state_machine/prev_state
    SLICE_X4Y24          LUT3 (Prop_lut3_I1_O)        0.299     7.079 f  main_state_machine/btn_right_d_i_1/O
                         net (fo=6, routed)           1.083     8.163    fsm0/reset
    SLICE_X14Y21         FDCE                                         f  fsm0/btn_right_d_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.441    14.813    fsm0/clk_IBUF_BUFG
    SLICE_X14Y21         FDCE                                         r  fsm0/btn_right_d_reg/C
                         clock pessimism              0.259    15.072    
                         clock uncertainty           -0.035    15.036    
    SLICE_X14Y21         FDCE (Recov_fdce_C_CLR)     -0.319    14.717    fsm0/btn_right_d_reg
  -------------------------------------------------------------------
                         required time                         14.717    
                         arrival time                          -8.163    
  -------------------------------------------------------------------
                         slack                                  6.555    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.215ns  (arrival time - required time)
  Source:                 prev_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm0/btn_left_d_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.155ns  (logic 0.227ns (19.659%)  route 0.928ns (80.341%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.585     1.498    clk_IBUF_BUFG
    SLICE_X7Y27          FDCE                                         r  prev_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDCE (Prop_fdce_C_Q)         0.128     1.626 f  prev_state_reg/Q
                         net (fo=44, routed)          0.461     2.088    main_state_machine/prev_state
    SLICE_X4Y24          LUT3 (Prop_lut3_I1_O)        0.099     2.187 f  main_state_machine/btn_right_d_i_1/O
                         net (fo=6, routed)           0.466     2.653    fsm0/reset
    SLICE_X14Y21         FDCE                                         f  fsm0/btn_left_d_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.826     1.984    fsm0/clk_IBUF_BUFG
    SLICE_X14Y21         FDCE                                         r  fsm0/btn_left_d_reg/C
                         clock pessimism             -0.479     1.505    
    SLICE_X14Y21         FDCE (Remov_fdce_C_CLR)     -0.067     1.438    fsm0/btn_left_d_reg
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           2.653    
  -------------------------------------------------------------------
                         slack                                  1.215    

Slack (MET) :             1.215ns  (arrival time - required time)
  Source:                 prev_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm0/btn_right_d_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.155ns  (logic 0.227ns (19.659%)  route 0.928ns (80.341%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.585     1.498    clk_IBUF_BUFG
    SLICE_X7Y27          FDCE                                         r  prev_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDCE (Prop_fdce_C_Q)         0.128     1.626 f  prev_state_reg/Q
                         net (fo=44, routed)          0.461     2.088    main_state_machine/prev_state
    SLICE_X4Y24          LUT3 (Prop_lut3_I1_O)        0.099     2.187 f  main_state_machine/btn_right_d_i_1/O
                         net (fo=6, routed)           0.466     2.653    fsm0/reset
    SLICE_X14Y21         FDCE                                         f  fsm0/btn_right_d_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.826     1.984    fsm0/clk_IBUF_BUFG
    SLICE_X14Y21         FDCE                                         r  fsm0/btn_right_d_reg/C
                         clock pessimism             -0.479     1.505    
    SLICE_X14Y21         FDCE (Remov_fdce_C_CLR)     -0.067     1.438    fsm0/btn_right_d_reg
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           2.653    
  -------------------------------------------------------------------
                         slack                                  1.215    

Slack (MET) :             1.507ns  (arrival time - required time)
  Source:                 prev_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm0/selection_index_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.654ns  (logic 0.227ns (13.721%)  route 1.427ns (86.279%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.585     1.498    clk_IBUF_BUFG
    SLICE_X7Y27          FDCE                                         r  prev_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDCE (Prop_fdce_C_Q)         0.128     1.626 f  prev_state_reg/Q
                         net (fo=44, routed)          0.461     2.088    main_state_machine/prev_state
    SLICE_X4Y24          LUT3 (Prop_lut3_I1_O)        0.099     2.187 f  main_state_machine/btn_right_d_i_1/O
                         net (fo=6, routed)           0.966     3.153    fsm0/reset
    SLICE_X37Y14         FDCE                                         f  fsm0/selection_index_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.829     1.987    fsm0/clk_IBUF_BUFG
    SLICE_X37Y14         FDCE                                         r  fsm0/selection_index_reg[0]/C
                         clock pessimism             -0.250     1.737    
    SLICE_X37Y14         FDCE (Remov_fdce_C_CLR)     -0.092     1.645    fsm0/selection_index_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           3.153    
  -------------------------------------------------------------------
                         slack                                  1.507    

Slack (MET) :             1.680ns  (arrival time - required time)
  Source:                 prev_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm0/selection_index_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.596ns  (logic 0.227ns (14.221%)  route 1.369ns (85.779%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.585     1.498    clk_IBUF_BUFG
    SLICE_X7Y27          FDCE                                         r  prev_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDCE (Prop_fdce_C_Q)         0.128     1.626 f  prev_state_reg/Q
                         net (fo=44, routed)          0.461     2.088    main_state_machine/prev_state
    SLICE_X4Y24          LUT3 (Prop_lut3_I1_O)        0.099     2.187 f  main_state_machine/btn_right_d_i_1/O
                         net (fo=6, routed)           0.908     3.095    fsm0/reset
    SLICE_X33Y16         FDCE                                         f  fsm0/selection_index_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.827     1.985    fsm0/clk_IBUF_BUFG
    SLICE_X33Y16         FDCE                                         r  fsm0/selection_index_reg[1]/C
                         clock pessimism             -0.479     1.506    
    SLICE_X33Y16         FDCE (Remov_fdce_C_CLR)     -0.092     1.414    fsm0/selection_index_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           3.095    
  -------------------------------------------------------------------
                         slack                                  1.680    

Slack (MET) :             1.680ns  (arrival time - required time)
  Source:                 prev_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm0/selection_index_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.596ns  (logic 0.227ns (14.221%)  route 1.369ns (85.779%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.585     1.498    clk_IBUF_BUFG
    SLICE_X7Y27          FDCE                                         r  prev_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDCE (Prop_fdce_C_Q)         0.128     1.626 f  prev_state_reg/Q
                         net (fo=44, routed)          0.461     2.088    main_state_machine/prev_state
    SLICE_X4Y24          LUT3 (Prop_lut3_I1_O)        0.099     2.187 f  main_state_machine/btn_right_d_i_1/O
                         net (fo=6, routed)           0.908     3.095    fsm0/reset
    SLICE_X33Y16         FDCE                                         f  fsm0/selection_index_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.827     1.985    fsm0/clk_IBUF_BUFG
    SLICE_X33Y16         FDCE                                         r  fsm0/selection_index_reg[2]/C
                         clock pessimism             -0.479     1.506    
    SLICE_X33Y16         FDCE (Remov_fdce_C_CLR)     -0.092     1.414    fsm0/selection_index_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           3.095    
  -------------------------------------------------------------------
                         slack                                  1.680    

Slack (MET) :             1.680ns  (arrival time - required time)
  Source:                 prev_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm0/selection_index_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.596ns  (logic 0.227ns (14.221%)  route 1.369ns (85.779%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.585     1.498    clk_IBUF_BUFG
    SLICE_X7Y27          FDCE                                         r  prev_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDCE (Prop_fdce_C_Q)         0.128     1.626 f  prev_state_reg/Q
                         net (fo=44, routed)          0.461     2.088    main_state_machine/prev_state
    SLICE_X4Y24          LUT3 (Prop_lut3_I1_O)        0.099     2.187 f  main_state_machine/btn_right_d_i_1/O
                         net (fo=6, routed)           0.908     3.095    fsm0/reset
    SLICE_X33Y16         FDCE                                         f  fsm0/selection_index_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.827     1.985    fsm0/clk_IBUF_BUFG
    SLICE_X33Y16         FDCE                                         r  fsm0/selection_index_reg[3]/C
                         clock pessimism             -0.479     1.506    
    SLICE_X33Y16         FDCE (Remov_fdce_C_CLR)     -0.092     1.414    fsm0/selection_index_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           3.095    
  -------------------------------------------------------------------
                         slack                                  1.680    





