
*** Running vivado
    with args -log counter_top.vdi -applog -m64 -messageDb vivado.pb -mode batch -source counter_top.tcl -notrace

WARNING: Default location for XILINX_VIVADO_HLS not found: 

****** Vivado v2015.1 (64-bit)
  **** SW Build 1215546 on Mon Apr 27 19:22:08 MDT 2015
  **** IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source counter_top.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 5451 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/repos/ECEN5863_HW/HW7_Practical/Vivado/counter/counter.srcs/constrs_2/new/counter_top.xdc]
Finished Parsing XDC File [E:/repos/ECEN5863_HW/HW7_Practical/Vivado/counter/counter.srcs/constrs_2/new/counter_top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:01:53 ; elapsed = 00:02:01 . Memory (MB): peak = 558.430 ; gain = 358.484
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 561.520 ; gain = 3.090
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 18f9974f4

Time (s): cpu = 00:00:49 ; elapsed = 00:00:53 . Memory (MB): peak = 1098.781 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant Propagation | Checksum: 18f9974f4

Time (s): cpu = 00:00:53 ; elapsed = 00:00:58 . Memory (MB): peak = 1098.781 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 16344 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: 1a80c6594

Time (s): cpu = 00:01:23 ; elapsed = 00:01:29 . Memory (MB): peak = 1098.781 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.281 . Memory (MB): peak = 1098.781 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1a80c6594

Time (s): cpu = 00:01:24 ; elapsed = 00:01:30 . Memory (MB): peak = 1098.781 ; gain = 0.000
Implement Debug Cores | Checksum: 18f9974f4
Logic Optimization | Checksum: 18f9974f4

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.13 ns.
Ending Power Optimization Task | Checksum: 1a80c6594

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.203 . Memory (MB): peak = 1098.781 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:49 ; elapsed = 00:01:55 . Memory (MB): peak = 1098.781 ; gain = 540.352
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.140 . Memory (MB): peak = 1098.781 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1098.781 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/repos/ECEN5863_HW/HW7_Practical/Vivado/counter/counter.runs/impl_1/counter_top_drc_opted.rpt.
report_drc: Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 1098.781 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: fc8c34fa

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1098.781 ; gain = 0.000

Phase 2 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 1098.781 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.109 . Memory (MB): peak = 1098.781 ; gain = 0.000

Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1 Pre-Place Cells
Phase 2.1.1 Pre-Place Cells | Checksum: b4915c18

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1098.781 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.2 IO & Clk Clean Up
Phase 2.1.2 IO & Clk Clean Up | Checksum: b4915c18

Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 1137.727 ; gain = 38.945

Phase 2.1.3 Implementation Feasibility check On IDelay
Phase 2.1.3 Implementation Feasibility check On IDelay | Checksum: b4915c18

Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 1137.727 ; gain = 38.945

Phase 2.1.4 Commit IO Placement
Phase 2.1.4 Commit IO Placement | Checksum: f94d817d

Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 1137.727 ; gain = 38.945
Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 16d391674

Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 1137.727 ; gain = 38.945

Phase 2.2 Build Placer Netlist Model

Phase 2.2.1 Place Init Design
Phase 2.2.1 Place Init Design | Checksum: 23fa1037d

Time (s): cpu = 00:00:50 ; elapsed = 00:00:55 . Memory (MB): peak = 1137.727 ; gain = 38.945
Phase 2.2 Build Placer Netlist Model | Checksum: 23fa1037d

Time (s): cpu = 00:00:51 ; elapsed = 00:00:55 . Memory (MB): peak = 1137.727 ; gain = 38.945

Phase 2.3 Constrain Clocks/Macros

Phase 2.3.1 Constrain Global/Regional Clocks
Phase 2.3.1 Constrain Global/Regional Clocks | Checksum: 23fa1037d

Time (s): cpu = 00:00:51 ; elapsed = 00:00:55 . Memory (MB): peak = 1137.727 ; gain = 38.945
Phase 2.3 Constrain Clocks/Macros | Checksum: 23fa1037d

Time (s): cpu = 00:00:51 ; elapsed = 00:00:55 . Memory (MB): peak = 1137.727 ; gain = 38.945
Phase 2 Placer Initialization | Checksum: 23fa1037d

Time (s): cpu = 00:00:51 ; elapsed = 00:00:55 . Memory (MB): peak = 1137.727 ; gain = 38.945

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 16e383511

Time (s): cpu = 00:01:24 ; elapsed = 00:01:19 . Memory (MB): peak = 1164.617 ; gain = 65.836

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 16e383511

Time (s): cpu = 00:01:25 ; elapsed = 00:01:19 . Memory (MB): peak = 1164.617 ; gain = 65.836

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 1b7e8a6a7

Time (s): cpu = 00:01:31 ; elapsed = 00:01:25 . Memory (MB): peak = 1164.617 ; gain = 65.836

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 1a9ee6957

Time (s): cpu = 00:01:32 ; elapsed = 00:01:26 . Memory (MB): peak = 1164.617 ; gain = 65.836

Phase 4.4 Small Shape Detail Placement

Phase 4.4.1 Commit Small Macros & Core Logic

Phase 4.4.1.1 Commit Slice Clusters
Phase 4.4.1.1 Commit Slice Clusters | Checksum: 187712508

Time (s): cpu = 00:02:05 ; elapsed = 00:01:55 . Memory (MB): peak = 1223.809 ; gain = 125.027
Phase 4.4.1 Commit Small Macros & Core Logic | Checksum: 187712508

Time (s): cpu = 00:02:05 ; elapsed = 00:01:56 . Memory (MB): peak = 1223.809 ; gain = 125.027

Phase 4.4.2 Clock Restriction Legalization for Leaf Columns
Phase 4.4.2 Clock Restriction Legalization for Leaf Columns | Checksum: 187712508

Time (s): cpu = 00:02:06 ; elapsed = 00:01:56 . Memory (MB): peak = 1237.250 ; gain = 138.469

Phase 4.4.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.4.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 187712508

Time (s): cpu = 00:02:07 ; elapsed = 00:01:57 . Memory (MB): peak = 1237.250 ; gain = 138.469
Phase 4.4 Small Shape Detail Placement | Checksum: 187712508

Time (s): cpu = 00:02:07 ; elapsed = 00:01:57 . Memory (MB): peak = 1237.250 ; gain = 138.469

Phase 4.5 Re-assign LUT pins
Phase 4.5 Re-assign LUT pins | Checksum: 187712508

Time (s): cpu = 00:02:13 ; elapsed = 00:02:03 . Memory (MB): peak = 1237.250 ; gain = 138.469
Phase 4 Detail Placement | Checksum: 187712508

Time (s): cpu = 00:02:13 ; elapsed = 00:02:03 . Memory (MB): peak = 1237.250 ; gain = 138.469

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: a2f22a18

Time (s): cpu = 00:02:13 ; elapsed = 00:02:04 . Memory (MB): peak = 1237.250 ; gain = 138.469

Phase 5.2 Post Commit Optimization
Phase 5.2 Post Commit Optimization | Checksum: a2f22a18

Time (s): cpu = 00:02:14 ; elapsed = 00:02:04 . Memory (MB): peak = 1237.250 ; gain = 138.469

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: a2f22a18

Time (s): cpu = 00:02:14 ; elapsed = 00:02:04 . Memory (MB): peak = 1237.250 ; gain = 138.469

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: a2f22a18

Time (s): cpu = 00:02:14 ; elapsed = 00:02:04 . Memory (MB): peak = 1237.250 ; gain = 138.469

Phase 5.5 Placer Reporting
Phase 5.5 Placer Reporting | Checksum: a2f22a18

Time (s): cpu = 00:02:14 ; elapsed = 00:02:05 . Memory (MB): peak = 1237.250 ; gain = 138.469

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 9ade4cea

Time (s): cpu = 00:02:15 ; elapsed = 00:02:05 . Memory (MB): peak = 1237.250 ; gain = 138.469
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 9ade4cea

Time (s): cpu = 00:02:15 ; elapsed = 00:02:05 . Memory (MB): peak = 1237.250 ; gain = 138.469
Ending Placer Task | Checksum: 9a0180b1

Time (s): cpu = 00:02:15 ; elapsed = 00:02:05 . Memory (MB): peak = 1237.250 ; gain = 138.469
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:31 ; elapsed = 00:02:15 . Memory (MB): peak = 1237.250 ; gain = 138.469
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:29 ; elapsed = 00:00:12 . Memory (MB): peak = 1237.250 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:30 ; elapsed = 00:00:14 . Memory (MB): peak = 1237.250 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.093 . Memory (MB): peak = 1237.250 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1237.250 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.109 . Memory (MB): peak = 1237.250 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: ec91c1f1

Time (s): cpu = 00:01:03 ; elapsed = 00:00:47 . Memory (MB): peak = 1336.945 ; gain = 26.992

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Pre Route Cleanup
Phase 2.1 Pre Route Cleanup | Checksum: ec91c1f1

Time (s): cpu = 00:01:06 ; elapsed = 00:00:50 . Memory (MB): peak = 1345.109 ; gain = 35.156
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: d30a3a2f

Time (s): cpu = 00:01:07 ; elapsed = 00:00:51 . Memory (MB): peak = 1385.246 ; gain = 75.293

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 8e119d51

Time (s): cpu = 00:01:16 ; elapsed = 00:00:57 . Memory (MB): peak = 1479.816 ; gain = 169.863

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2576
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 1286a4a36

Time (s): cpu = 00:01:27 ; elapsed = 00:01:03 . Memory (MB): peak = 1479.816 ; gain = 169.863
Phase 4 Rip-up And Reroute | Checksum: 1286a4a36

Time (s): cpu = 00:01:27 ; elapsed = 00:01:03 . Memory (MB): peak = 1479.816 ; gain = 169.863

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 1286a4a36

Time (s): cpu = 00:01:27 ; elapsed = 00:01:03 . Memory (MB): peak = 1479.816 ; gain = 169.863

Phase 6 Post Hold Fix
Phase 6 Post Hold Fix | Checksum: 1286a4a36

Time (s): cpu = 00:01:27 ; elapsed = 00:01:03 . Memory (MB): peak = 1479.816 ; gain = 169.863

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.78472 %
  Global Horizontal Routing Utilization  = 6.98538 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 36.036%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 54.0541%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 72.0588%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 26.4706%, No Congested Regions.
Phase 7 Route finalize | Checksum: 1286a4a36

Time (s): cpu = 00:01:28 ; elapsed = 00:01:04 . Memory (MB): peak = 1479.816 ; gain = 169.863

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1286a4a36

Time (s): cpu = 00:01:28 ; elapsed = 00:01:04 . Memory (MB): peak = 1479.816 ; gain = 169.863

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 887a7d9a

Time (s): cpu = 00:01:36 ; elapsed = 00:01:12 . Memory (MB): peak = 1479.816 ; gain = 169.863
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:36 ; elapsed = 00:01:12 . Memory (MB): peak = 1479.816 ; gain = 169.863

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:48 ; elapsed = 00:01:20 . Memory (MB): peak = 1479.816 ; gain = 242.566
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:29 ; elapsed = 00:00:13 . Memory (MB): peak = 1479.816 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:31 ; elapsed = 00:00:16 . Memory (MB): peak = 1479.816 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/repos/ECEN5863_HW/HW7_Practical/Vivado/counter/counter.runs/impl_1/counter_top_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 1522.344 ; gain = 42.527
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
report_timing_summary: Time (s): cpu = 00:00:40 ; elapsed = 00:00:24 . Memory (MB): peak = 1547.590 ; gain = 25.246
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:01:08 ; elapsed = 00:01:02 . Memory (MB): peak = 1569.789 ; gain = 22.199
INFO: [Common 17-206] Exiting Vivado at Sun Nov 08 16:04:43 2020...
