Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Dec 26 13:46:10 2020
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file SingleCycleProcessor_control_sets_placed.rpt
| Design       : SingleCycleProcessor
| Device       : xc7a35t
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    42 |
|    Minimum number of control sets                        |    42 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    54 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    42 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |    32 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              35 |           12 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             129 |           36 |
| Yes          | No                    | No                     |               2 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             260 |           83 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------+------------------------------------------+----------------------------------------+------------------+----------------+--------------+
|          Clock Signal         |               Enable Signal              |            Set/Reset Signal            | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------+------------------------------------------+----------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG                | down/FSM_sequential_state_reg[1]_0       |                                        |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG                |                                          | upper/FSM_sequential_state_reg[0]_0[0] |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                | left/FSM_sequential_state_reg[0]_0       | right/aCount_reg[3]                    |                1 |              4 |         4.00 |
|  controller/addEn_reg_i_2_n_0 |                                          |                                        |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                | middle/FSM_sequential_state_reg[1]_25[0] | controller/SR[0]                       |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                | middle/FSM_sequential_state_reg[1]_14[0] | controller/SR[0]                       |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                | middle/FSM_sequential_state_reg[1]_26[0] | controller/SR[0]                       |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                | middle/FSM_sequential_state_reg[1]_13[0] | controller/SR[0]                       |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                | middle/E[0]                              | controller/SR[0]                       |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                | middle/pCount_reg[0][0]                  | controller/SR[0]                       |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                | middle/pCount_reg[0]_0[0]                | controller/SR[0]                       |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                | middle/FSM_sequential_state_reg[1]_21[0] | controller/SR[0]                       |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                | middle/FSM_sequential_state_reg[1]_24[0] | controller/SR[0]                       |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                | middle/FSM_sequential_state_reg[1]_3[0]  | controller/SR[0]                       |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                | middle/FSM_sequential_state_reg[1]_22[0] | controller/SR[0]                       |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                | middle/FSM_sequential_state_reg[1]_4[0]  | controller/SR[0]                       |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                | middle/FSM_sequential_state_reg[1]_5[0]  | controller/SR[0]                       |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                | middle/FSM_sequential_state_reg[1]_6[0]  | controller/SR[0]                       |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                | middle/FSM_sequential_state_reg[1]_7[0]  | controller/SR[0]                       |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                | middle/FSM_sequential_state_reg[1]_8[0]  | controller/SR[0]                       |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                | middle/FSM_sequential_state_reg[1]_28[0] | controller/SR[0]                       |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                | middle/FSM_sequential_state_reg[1]_11[0] | controller/SR[0]                       |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                | middle/FSM_sequential_state_reg[1]_9[0]  | controller/SR[0]                       |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                | middle/FSM_sequential_state_reg[1]_0[0]  | controller/SR[0]                       |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                | middle/FSM_sequential_state_reg[1]_12[0] | controller/SR[0]                       |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                | middle/FSM_sequential_state_reg[1]_18[0] | controller/SR[0]                       |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                | middle/FSM_sequential_state_reg[1]_19[0] | controller/SR[0]                       |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                | middle/FSM_sequential_state_reg[1]_2[0]  | controller/SR[0]                       |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                | middle/FSM_sequential_state_reg[1]_17[0] | controller/SR[0]                       |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                | middle/FSM_sequential_state_reg[1]_16[0] | controller/SR[0]                       |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                | middle/FSM_sequential_state_reg[1]_27[0] | controller/SR[0]                       |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                | middle/FSM_sequential_state_reg[1]_10[0] | controller/SR[0]                       |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                | middle/FSM_sequential_state_reg[1]_15[0] | controller/SR[0]                       |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                | middle/FSM_sequential_state_reg[1]_1[0]  | controller/SR[0]                       |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                | middle/FSM_sequential_state_reg[1]_20[0] | controller/SR[0]                       |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG                | middle/FSM_sequential_state_reg[1]_23[0] | controller/SR[0]                       |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                |                                          | down/gotInput                          |                7 |             25 |         3.57 |
|  clk_IBUF_BUFG                |                                          | left/gotInput                          |                7 |             25 |         3.57 |
|  clk_IBUF_BUFG                |                                          | middle/gotInput                        |                7 |             25 |         3.57 |
|  clk_IBUF_BUFG                |                                          | upper/gotInput                         |                7 |             25 |         3.57 |
|  clk_IBUF_BUFG                |                                          | right/gotInput                         |                7 |             25 |         3.57 |
|  clk_IBUF_BUFG                |                                          |                                        |               10 |             28 |         2.80 |
+-------------------------------+------------------------------------------+----------------------------------------+------------------+----------------+--------------+


