Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Fri Dec  6 14:21:45 2024
| Host         : voidhoge running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/hoge/programming/fpga/pycmpgen/results/vld/default/square10/timing_report.txt
| Design       : shift_register
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  100         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (100)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (100)
5. checking no_input_delay (10)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (100)
--------------------------
 There are 100 register/latch pins with no clock driven by root clock pin: clk (HIGH)

src0_reg[0]/C
src0_reg[1]/C
src0_reg[2]/C
src0_reg[3]/C
src0_reg[4]/C
src0_reg[5]/C
src0_reg[6]/C
src0_reg[7]/C
src0_reg[8]/C
src0_reg[9]/C
src1_reg[0]/C
src1_reg[1]/C
src1_reg[2]/C
src1_reg[3]/C
src1_reg[4]/C
src1_reg[5]/C
src1_reg[6]/C
src1_reg[7]/C
src1_reg[8]/C
src1_reg[9]/C
src2_reg[0]/C
src2_reg[1]/C
src2_reg[2]/C
src2_reg[3]/C
src2_reg[4]/C
src2_reg[5]/C
src2_reg[6]/C
src2_reg[7]/C
src2_reg[8]/C
src2_reg[9]/C
src3_reg[0]/C
src3_reg[1]/C
src3_reg[2]/C
src3_reg[3]/C
src3_reg[4]/C
src3_reg[5]/C
src3_reg[6]/C
src3_reg[7]/C
src3_reg[8]/C
src3_reg[9]/C
src4_reg[0]/C
src4_reg[1]/C
src4_reg[2]/C
src4_reg[3]/C
src4_reg[4]/C
src4_reg[5]/C
src4_reg[6]/C
src4_reg[7]/C
src4_reg[8]/C
src4_reg[9]/C
src5_reg[0]/C
src5_reg[1]/C
src5_reg[2]/C
src5_reg[3]/C
src5_reg[4]/C
src5_reg[5]/C
src5_reg[6]/C
src5_reg[7]/C
src5_reg[8]/C
src5_reg[9]/C
src6_reg[0]/C
src6_reg[1]/C
src6_reg[2]/C
src6_reg[3]/C
src6_reg[4]/C
src6_reg[5]/C
src6_reg[6]/C
src6_reg[7]/C
src6_reg[8]/C
src6_reg[9]/C
src7_reg[0]/C
src7_reg[1]/C
src7_reg[2]/C
src7_reg[3]/C
src7_reg[4]/C
src7_reg[5]/C
src7_reg[6]/C
src7_reg[7]/C
src7_reg[8]/C
src7_reg[9]/C
src8_reg[0]/C
src8_reg[1]/C
src8_reg[2]/C
src8_reg[3]/C
src8_reg[4]/C
src8_reg[5]/C
src8_reg[6]/C
src8_reg[7]/C
src8_reg[8]/C
src8_reg[9]/C
src9_reg[0]/C
src9_reg[1]/C
src9_reg[2]/C
src9_reg[3]/C
src9_reg[4]/C
src9_reg[5]/C
src9_reg[6]/C
src9_reg[7]/C
src9_reg[8]/C
src9_reg[9]/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (100)
--------------------------------------------------
 There are 100 pins that are not constrained for maximum delay. (HIGH)

src0_reg[0]/D
src0_reg[1]/D
src0_reg[2]/D
src0_reg[3]/D
src0_reg[4]/D
src0_reg[5]/D
src0_reg[6]/D
src0_reg[7]/D
src0_reg[8]/D
src0_reg[9]/D
src1_reg[0]/D
src1_reg[1]/D
src1_reg[2]/D
src1_reg[3]/D
src1_reg[4]/D
src1_reg[5]/D
src1_reg[6]/D
src1_reg[7]/D
src1_reg[8]/D
src1_reg[9]/D
src2_reg[0]/D
src2_reg[1]/D
src2_reg[2]/D
src2_reg[3]/D
src2_reg[4]/D
src2_reg[5]/D
src2_reg[6]/D
src2_reg[7]/D
src2_reg[8]/D
src2_reg[9]/D
src3_reg[0]/D
src3_reg[1]/D
src3_reg[2]/D
src3_reg[3]/D
src3_reg[4]/D
src3_reg[5]/D
src3_reg[6]/D
src3_reg[7]/D
src3_reg[8]/D
src3_reg[9]/D
src4_reg[0]/D
src4_reg[1]/D
src4_reg[2]/D
src4_reg[3]/D
src4_reg[4]/D
src4_reg[5]/D
src4_reg[6]/D
src4_reg[7]/D
src4_reg[8]/D
src4_reg[9]/D
src5_reg[0]/D
src5_reg[1]/D
src5_reg[2]/D
src5_reg[3]/D
src5_reg[4]/D
src5_reg[5]/D
src5_reg[6]/D
src5_reg[7]/D
src5_reg[8]/D
src5_reg[9]/D
src6_reg[0]/D
src6_reg[1]/D
src6_reg[2]/D
src6_reg[3]/D
src6_reg[4]/D
src6_reg[5]/D
src6_reg[6]/D
src6_reg[7]/D
src6_reg[8]/D
src6_reg[9]/D
src7_reg[0]/D
src7_reg[1]/D
src7_reg[2]/D
src7_reg[3]/D
src7_reg[4]/D
src7_reg[5]/D
src7_reg[6]/D
src7_reg[7]/D
src7_reg[8]/D
src7_reg[9]/D
src8_reg[0]/D
src8_reg[1]/D
src8_reg[2]/D
src8_reg[3]/D
src8_reg[4]/D
src8_reg[5]/D
src8_reg[6]/D
src8_reg[7]/D
src8_reg[8]/D
src8_reg[9]/D
src9_reg[0]/D
src9_reg[1]/D
src9_reg[2]/D
src9_reg[3]/D
src9_reg[4]/D
src9_reg[5]/D
src9_reg[6]/D
src9_reg[7]/D
src9_reg[8]/D
src9_reg[9]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

src0_
src1_
src2_
src3_
src4_
src5_
src6_
src7_
src8_
src9_

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

dst0[0]
dst10[0]
dst11[0]
dst12[0]
dst13[0]
dst1[0]
dst2[0]
dst3[0]
dst4[0]
dst5[0]
dst6[0]
dst7[0]
dst8[0]
dst9[0]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  114          inf        0.000                      0                  114           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           114 Endpoints
Min Delay           114 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src3_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst13[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.415ns  (logic 4.994ns (59.343%)  route 3.421ns (40.657%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDRE                         0.000     0.000 r  src3_reg[7]/C
    SLICE_X5Y58          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src3_reg[7]/Q
                         net (fo=5, routed)           0.966     1.279    compressor/comp/gpc4/src3[2]
    SLICE_X3Y59                                                       r  compressor/comp/gpc4/lut4_prop1/I1
    SLICE_X3Y59          LUT4 (Prop_lut4_I1_O)        0.215     1.494 r  compressor/comp/gpc4/lut4_prop1/O
                         net (fo=1, routed)           0.000     1.494    compressor/comp/gpc4/lut4_prop1_n_0
    SLICE_X3Y59                                                       r  compressor/comp/gpc4/carry4_inst0/S[1]
    SLICE_X3Y59          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     1.971 r  compressor/comp/gpc4/carry4_inst0/O[3]
                         net (fo=4, routed)           0.606     2.577    compressor/comp/gpc18/lut6_2_inst1/I0
    SLICE_X2Y60                                                       r  compressor/comp/gpc18/lut6_2_inst1/LUT6/I0
    SLICE_X2Y60          LUT6 (Prop_lut6_I0_O)        0.234     2.811 r  compressor/comp/gpc18/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     2.811    compressor/comp/gpc18/lut6_2_inst1_n_1
    SLICE_X2Y60                                                       r  compressor/comp/gpc18/carry4_inst0/S[1]
    SLICE_X2Y60          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     3.292 r  compressor/comp/gpc18/carry4_inst0/O[3]
                         net (fo=2, routed)           0.497     3.788    compressor/ra/ra/rowadder_0/cascade_fa_13/lut2_gene10_0[3]
    SLICE_X1Y60                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_13/lut2_prop9/I1
    SLICE_X1Y60          LUT2 (Prop_lut2_I1_O)        0.222     4.010 r  compressor/ra/ra/rowadder_0/cascade_fa_13/lut2_prop9/O
                         net (fo=1, routed)           0.000     4.010    compressor/ra/ra/rowadder_0/cascade_fa_13/prop[9]
    SLICE_X1Y60                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_13/carry4_inst2/S[1]
    SLICE_X1Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.422 r  compressor/ra/ra/rowadder_0/cascade_fa_13/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     4.422    compressor/ra/ra/rowadder_0/cascade_fa_13/carryout[11]
    SLICE_X1Y61                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_13/carry4_inst3/CI
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     4.609 r  compressor/ra/ra/rowadder_0/cascade_fa_13/carry4_inst3/CO[0]
                         net (fo=1, routed)           1.353     5.962    dst13_OBUF[0]
    V14                                                               r  dst13_OBUF[0]_inst/I
    V14                  OBUF (Prop_obuf_I_O)         2.453     8.415 r  dst13_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.415    dst13[0]
    V14                                                               r  dst13[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src3_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst12[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.328ns  (logic 4.913ns (58.998%)  route 3.415ns (41.002%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDRE                         0.000     0.000 r  src3_reg[7]/C
    SLICE_X5Y58          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src3_reg[7]/Q
                         net (fo=5, routed)           0.966     1.279    compressor/comp/gpc4/src3[2]
    SLICE_X3Y59                                                       r  compressor/comp/gpc4/lut4_prop1/I1
    SLICE_X3Y59          LUT4 (Prop_lut4_I1_O)        0.215     1.494 r  compressor/comp/gpc4/lut4_prop1/O
                         net (fo=1, routed)           0.000     1.494    compressor/comp/gpc4/lut4_prop1_n_0
    SLICE_X3Y59                                                       r  compressor/comp/gpc4/carry4_inst0/S[1]
    SLICE_X3Y59          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     1.971 r  compressor/comp/gpc4/carry4_inst0/O[3]
                         net (fo=4, routed)           0.606     2.577    compressor/comp/gpc18/lut6_2_inst1/I0
    SLICE_X2Y60                                                       r  compressor/comp/gpc18/lut6_2_inst1/LUT6/I0
    SLICE_X2Y60          LUT6 (Prop_lut6_I0_O)        0.234     2.811 r  compressor/comp/gpc18/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     2.811    compressor/comp/gpc18/lut6_2_inst1_n_1
    SLICE_X2Y60                                                       r  compressor/comp/gpc18/carry4_inst0/S[1]
    SLICE_X2Y60          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     3.292 r  compressor/comp/gpc18/carry4_inst0/O[3]
                         net (fo=2, routed)           0.497     3.788    compressor/ra/ra/rowadder_0/cascade_fa_13/lut2_gene10_0[3]
    SLICE_X1Y60                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_13/lut2_prop9/I1
    SLICE_X1Y60          LUT2 (Prop_lut2_I1_O)        0.222     4.010 r  compressor/ra/ra/rowadder_0/cascade_fa_13/lut2_prop9/O
                         net (fo=1, routed)           0.000     4.010    compressor/ra/ra/rowadder_0/cascade_fa_13/prop[9]
    SLICE_X1Y60                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_13/carry4_inst2/S[1]
    SLICE_X1Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.422 r  compressor/ra/ra/rowadder_0/cascade_fa_13/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     4.422    compressor/ra/ra/rowadder_0/cascade_fa_13/carryout[11]
    SLICE_X1Y61                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_13/carry4_inst3/CI
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     4.581 r  compressor/ra/ra/rowadder_0/cascade_fa_13/carry4_inst3/O[0]
                         net (fo=1, routed)           1.346     5.928    dst12_OBUF[0]
    T13                                                               r  dst12_OBUF[0]_inst/I
    T13                  OBUF (Prop_obuf_I_O)         2.400     8.328 r  dst12_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.328    dst12[0]
    T13                                                               r  dst12[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst11[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.310ns  (logic 4.670ns (56.193%)  route 3.640ns (43.807%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDRE                         0.000     0.000 r  src2_reg[7]/C
    SLICE_X3Y58          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src2_reg[7]/Q
                         net (fo=3, routed)           0.726     1.039    compressor/comp/gpc3/src2[1]
    SLICE_X4Y58                                                       r  compressor/comp/gpc3/lut2_prop0/I0
    SLICE_X4Y58          LUT2 (Prop_lut2_I0_O)        0.211     1.250 r  compressor/comp/gpc3/lut2_prop0/O
                         net (fo=1, routed)           0.000     1.250    compressor/comp/gpc3/lut2_prop0_n_0
    SLICE_X4Y58                                                       r  compressor/comp/gpc3/carry4_inst0/S[0]
    SLICE_X4Y58          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     1.553 r  compressor/comp/gpc3/carry4_inst0/O[1]
                         net (fo=2, routed)           0.837     2.390    compressor/comp/gpc17/dst[0]
    SLICE_X2Y59                                                       r  compressor/comp/gpc17/lut2_prop0/I0
    SLICE_X2Y59          LUT2 (Prop_lut2_I0_O)        0.225     2.615 r  compressor/comp/gpc17/lut2_prop0/O
                         net (fo=1, routed)           0.000     2.615    compressor/comp/gpc17/lut2_prop0_n_0
    SLICE_X2Y59                                                       r  compressor/comp/gpc17/carry4_inst0/S[0]
    SLICE_X2Y59          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.454     3.069 r  compressor/comp/gpc17/carry4_inst0/O[3]
                         net (fo=2, routed)           0.706     3.775    compressor/ra/ra/rowadder_0/cascade_fa_13/lut2_gene7_0[3]
    SLICE_X1Y59                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_13/lut2_prop6/I1
    SLICE_X1Y59          LUT2 (Prop_lut2_I1_O)        0.222     3.997 r  compressor/ra/ra/rowadder_0/cascade_fa_13/lut2_prop6/O
                         net (fo=1, routed)           0.000     3.997    compressor/ra/ra/rowadder_0/cascade_fa_13/prop[6]
    SLICE_X1Y59                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_13/carry4_inst1/S[2]
    SLICE_X1Y59          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     4.298 r  compressor/ra/ra/rowadder_0/cascade_fa_13/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     4.298    compressor/ra/ra/rowadder_0/cascade_fa_13/carryout[7]
    SLICE_X1Y60                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_13/carry4_inst2/CI
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     4.532 r  compressor/ra/ra/rowadder_0/cascade_fa_13/carry4_inst2/O[3]
                         net (fo=1, routed)           1.371     5.903    dst11_OBUF[0]
    U13                                                               r  dst11_OBUF[0]_inst/I
    U13                  OBUF (Prop_obuf_I_O)         2.407     8.310 r  dst11_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.310    dst11[0]
    U13                                                               r  dst11[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst9[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.262ns  (logic 4.655ns (56.345%)  route 3.607ns (43.655%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDRE                         0.000     0.000 r  src2_reg[7]/C
    SLICE_X3Y58          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src2_reg[7]/Q
                         net (fo=3, routed)           0.726     1.039    compressor/comp/gpc3/src2[1]
    SLICE_X4Y58                                                       r  compressor/comp/gpc3/lut2_prop0/I0
    SLICE_X4Y58          LUT2 (Prop_lut2_I0_O)        0.211     1.250 r  compressor/comp/gpc3/lut2_prop0/O
                         net (fo=1, routed)           0.000     1.250    compressor/comp/gpc3/lut2_prop0_n_0
    SLICE_X4Y58                                                       r  compressor/comp/gpc3/carry4_inst0/S[0]
    SLICE_X4Y58          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     1.553 r  compressor/comp/gpc3/carry4_inst0/O[1]
                         net (fo=2, routed)           0.837     2.390    compressor/comp/gpc17/dst[0]
    SLICE_X2Y59                                                       r  compressor/comp/gpc17/lut2_prop0/I0
    SLICE_X2Y59          LUT2 (Prop_lut2_I0_O)        0.225     2.615 r  compressor/comp/gpc17/lut2_prop0/O
                         net (fo=1, routed)           0.000     2.615    compressor/comp/gpc17/lut2_prop0_n_0
    SLICE_X2Y59                                                       r  compressor/comp/gpc17/carry4_inst0/S[0]
    SLICE_X2Y59          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.454     3.069 r  compressor/comp/gpc17/carry4_inst0/O[3]
                         net (fo=2, routed)           0.706     3.775    compressor/ra/ra/rowadder_0/cascade_fa_13/lut2_gene7_0[3]
    SLICE_X1Y59                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_13/lut2_prop6/I1
    SLICE_X1Y59          LUT2 (Prop_lut2_I1_O)        0.222     3.997 r  compressor/ra/ra/rowadder_0/cascade_fa_13/lut2_prop6/O
                         net (fo=1, routed)           0.000     3.997    compressor/ra/ra/rowadder_0/cascade_fa_13/prop[6]
    SLICE_X1Y59                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_13/carry4_inst1/S[2]
    SLICE_X1Y59          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     4.298 r  compressor/ra/ra/rowadder_0/cascade_fa_13/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     4.298    compressor/ra/ra/rowadder_0/cascade_fa_13/carryout[7]
    SLICE_X1Y60                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_13/carry4_inst2/CI
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.528 r  compressor/ra/ra/rowadder_0/cascade_fa_13/carry4_inst2/O[1]
                         net (fo=1, routed)           1.337     5.866    dst9_OBUF[0]
    V17                                                               r  dst9_OBUF[0]_inst/I
    V17                  OBUF (Prop_obuf_I_O)         2.396     8.262 r  dst9_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.262    dst9[0]
    V17                                                               r  dst9[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst10[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.262ns  (logic 4.634ns (56.085%)  route 3.628ns (43.915%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDRE                         0.000     0.000 r  src2_reg[7]/C
    SLICE_X3Y58          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src2_reg[7]/Q
                         net (fo=3, routed)           0.726     1.039    compressor/comp/gpc3/src2[1]
    SLICE_X4Y58                                                       r  compressor/comp/gpc3/lut2_prop0/I0
    SLICE_X4Y58          LUT2 (Prop_lut2_I0_O)        0.211     1.250 r  compressor/comp/gpc3/lut2_prop0/O
                         net (fo=1, routed)           0.000     1.250    compressor/comp/gpc3/lut2_prop0_n_0
    SLICE_X4Y58                                                       r  compressor/comp/gpc3/carry4_inst0/S[0]
    SLICE_X4Y58          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     1.553 r  compressor/comp/gpc3/carry4_inst0/O[1]
                         net (fo=2, routed)           0.837     2.390    compressor/comp/gpc17/dst[0]
    SLICE_X2Y59                                                       r  compressor/comp/gpc17/lut2_prop0/I0
    SLICE_X2Y59          LUT2 (Prop_lut2_I0_O)        0.225     2.615 r  compressor/comp/gpc17/lut2_prop0/O
                         net (fo=1, routed)           0.000     2.615    compressor/comp/gpc17/lut2_prop0_n_0
    SLICE_X2Y59                                                       r  compressor/comp/gpc17/carry4_inst0/S[0]
    SLICE_X2Y59          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.454     3.069 r  compressor/comp/gpc17/carry4_inst0/O[3]
                         net (fo=2, routed)           0.706     3.775    compressor/ra/ra/rowadder_0/cascade_fa_13/lut2_gene7_0[3]
    SLICE_X1Y59                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_13/lut2_prop6/I1
    SLICE_X1Y59          LUT2 (Prop_lut2_I1_O)        0.222     3.997 r  compressor/ra/ra/rowadder_0/cascade_fa_13/lut2_prop6/O
                         net (fo=1, routed)           0.000     3.997    compressor/ra/ra/rowadder_0/cascade_fa_13/prop[6]
    SLICE_X1Y59                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_13/carry4_inst1/S[2]
    SLICE_X1Y59          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     4.298 r  compressor/ra/ra/rowadder_0/cascade_fa_13/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     4.298    compressor/ra/ra/rowadder_0/cascade_fa_13/carryout[7]
    SLICE_X1Y60                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_13/carry4_inst2/CI
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     4.479 r  compressor/ra/ra/rowadder_0/cascade_fa_13/carry4_inst2/O[2]
                         net (fo=1, routed)           1.359     5.838    dst10_OBUF[0]
    T9                                                                r  dst10_OBUF[0]_inst/I
    T9                   OBUF (Prop_obuf_I_O)         2.424     8.262 r  dst10_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.262    dst10[0]
    T9                                                                r  dst10[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst8[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.148ns  (logic 4.592ns (56.361%)  route 3.555ns (43.639%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDRE                         0.000     0.000 r  src2_reg[7]/C
    SLICE_X3Y58          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src2_reg[7]/Q
                         net (fo=3, routed)           0.726     1.039    compressor/comp/gpc3/src2[1]
    SLICE_X4Y58                                                       r  compressor/comp/gpc3/lut2_prop0/I0
    SLICE_X4Y58          LUT2 (Prop_lut2_I0_O)        0.211     1.250 r  compressor/comp/gpc3/lut2_prop0/O
                         net (fo=1, routed)           0.000     1.250    compressor/comp/gpc3/lut2_prop0_n_0
    SLICE_X4Y58                                                       r  compressor/comp/gpc3/carry4_inst0/S[0]
    SLICE_X4Y58          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     1.553 r  compressor/comp/gpc3/carry4_inst0/O[1]
                         net (fo=2, routed)           0.837     2.390    compressor/comp/gpc17/dst[0]
    SLICE_X2Y59                                                       r  compressor/comp/gpc17/lut2_prop0/I0
    SLICE_X2Y59          LUT2 (Prop_lut2_I0_O)        0.225     2.615 r  compressor/comp/gpc17/lut2_prop0/O
                         net (fo=1, routed)           0.000     2.615    compressor/comp/gpc17/lut2_prop0_n_0
    SLICE_X2Y59                                                       r  compressor/comp/gpc17/carry4_inst0/S[0]
    SLICE_X2Y59          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.454     3.069 r  compressor/comp/gpc17/carry4_inst0/O[3]
                         net (fo=2, routed)           0.706     3.775    compressor/ra/ra/rowadder_0/cascade_fa_13/lut2_gene7_0[3]
    SLICE_X1Y59                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_13/lut2_prop6/I1
    SLICE_X1Y59          LUT2 (Prop_lut2_I1_O)        0.222     3.997 r  compressor/ra/ra/rowadder_0/cascade_fa_13/lut2_prop6/O
                         net (fo=1, routed)           0.000     3.997    compressor/ra/ra/rowadder_0/cascade_fa_13/prop[6]
    SLICE_X1Y59                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_13/carry4_inst1/S[2]
    SLICE_X1Y59          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     4.298 r  compressor/ra/ra/rowadder_0/cascade_fa_13/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     4.298    compressor/ra/ra/rowadder_0/cascade_fa_13/carryout[7]
    SLICE_X1Y60                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_13/carry4_inst2/CI
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     4.457 r  compressor/ra/ra/rowadder_0/cascade_fa_13/carry4_inst2/O[0]
                         net (fo=1, routed)           1.286     5.743    dst8_OBUF[0]
    T11                                                               r  dst8_OBUF[0]_inst/I
    T11                  OBUF (Prop_obuf_I_O)         2.404     8.148 r  dst8_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.148    dst8[0]
    T11                                                               r  dst8[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst7[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.007ns  (logic 4.687ns (58.535%)  route 3.320ns (41.465%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE                         0.000     0.000 r  src0_reg[4]/C
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src0_reg[4]/Q
                         net (fo=7, routed)           0.721     1.062    compressor/comp/gpc1/lut6_2_inst1/I3
    SLICE_X2Y56                                                       r  compressor/comp/gpc1/lut6_2_inst1/LUT6/I3
    SLICE_X2Y56          LUT6 (Prop_lut6_I3_O)        0.097     1.159 r  compressor/comp/gpc1/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.159    compressor/comp/gpc1/lut6_2_inst1_n_1
    SLICE_X2Y56                                                       r  compressor/comp/gpc1/carry4_inst0/S[1]
    SLICE_X2Y56          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     1.591 r  compressor/comp/gpc1/carry4_inst0/O[2]
                         net (fo=4, routed)           0.807     2.399    compressor/comp/gpc16/lut6_2_inst1/I0
    SLICE_X2Y58                                                       r  compressor/comp/gpc16/lut6_2_inst1/LUT6/I0
    SLICE_X2Y58          LUT6 (Prop_lut6_I0_O)        0.217     2.616 r  compressor/comp/gpc16/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     2.616    compressor/comp/gpc16/lut6_2_inst1_n_1
    SLICE_X2Y58                                                       r  compressor/comp/gpc16/carry4_inst0/S[1]
    SLICE_X2Y58          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     3.048 r  compressor/comp/gpc16/carry4_inst0/O[2]
                         net (fo=2, routed)           0.591     3.639    compressor/ra/ra/rowadder_0/cascade_fa_13/dst[0]
    SLICE_X1Y58                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_13/lut2_prop3/I1
    SLICE_X1Y58          LUT2 (Prop_lut2_I1_O)        0.217     3.856 r  compressor/ra/ra/rowadder_0/cascade_fa_13/lut2_prop3/O
                         net (fo=1, routed)           0.000     3.856    compressor/ra/ra/rowadder_0/cascade_fa_13/prop[3]
    SLICE_X1Y58                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_13/carry4_inst0/S[3]
    SLICE_X1Y58          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.155 r  compressor/ra/ra/rowadder_0/cascade_fa_13/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     4.155    compressor/ra/ra/rowadder_0/cascade_fa_13/carryout[3]
    SLICE_X1Y59                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_13/carry4_inst1/CI
    SLICE_X1Y59          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     4.389 r  compressor/ra/ra/rowadder_0/cascade_fa_13/carry4_inst1/O[3]
                         net (fo=1, routed)           1.201     5.589    dst7_OBUF[0]
    U11                                                               r  dst7_OBUF[0]_inst/I
    U11                  OBUF (Prop_obuf_I_O)         2.418     8.007 r  dst7_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.007    dst7[0]
    U11                                                               r  dst7[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst5[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.993ns  (logic 4.680ns (58.544%)  route 3.314ns (41.456%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE                         0.000     0.000 r  src0_reg[4]/C
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src0_reg[4]/Q
                         net (fo=7, routed)           0.721     1.062    compressor/comp/gpc1/lut6_2_inst1/I3
    SLICE_X2Y56                                                       r  compressor/comp/gpc1/lut6_2_inst1/LUT6/I3
    SLICE_X2Y56          LUT6 (Prop_lut6_I3_O)        0.097     1.159 r  compressor/comp/gpc1/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.159    compressor/comp/gpc1/lut6_2_inst1_n_1
    SLICE_X2Y56                                                       r  compressor/comp/gpc1/carry4_inst0/S[1]
    SLICE_X2Y56          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     1.591 r  compressor/comp/gpc1/carry4_inst0/O[2]
                         net (fo=4, routed)           0.807     2.399    compressor/comp/gpc16/lut6_2_inst1/I0
    SLICE_X2Y58                                                       r  compressor/comp/gpc16/lut6_2_inst1/LUT6/I0
    SLICE_X2Y58          LUT6 (Prop_lut6_I0_O)        0.217     2.616 r  compressor/comp/gpc16/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     2.616    compressor/comp/gpc16/lut6_2_inst1_n_1
    SLICE_X2Y58                                                       r  compressor/comp/gpc16/carry4_inst0/S[1]
    SLICE_X2Y58          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     3.048 r  compressor/comp/gpc16/carry4_inst0/O[2]
                         net (fo=2, routed)           0.591     3.639    compressor/ra/ra/rowadder_0/cascade_fa_13/dst[0]
    SLICE_X1Y58                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_13/lut2_prop3/I1
    SLICE_X1Y58          LUT2 (Prop_lut2_I1_O)        0.217     3.856 r  compressor/ra/ra/rowadder_0/cascade_fa_13/lut2_prop3/O
                         net (fo=1, routed)           0.000     3.856    compressor/ra/ra/rowadder_0/cascade_fa_13/prop[3]
    SLICE_X1Y58                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_13/carry4_inst0/S[3]
    SLICE_X1Y58          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.155 r  compressor/ra/ra/rowadder_0/cascade_fa_13/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     4.155    compressor/ra/ra/rowadder_0/cascade_fa_13/carryout[3]
    SLICE_X1Y59                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_13/carry4_inst1/CI
    SLICE_X1Y59          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.385 r  compressor/ra/ra/rowadder_0/cascade_fa_13/carry4_inst1/O[1]
                         net (fo=1, routed)           1.194     5.579    dst5_OBUF[0]
    V12                                                               r  dst5_OBUF[0]_inst/I
    V12                  OBUF (Prop_obuf_I_O)         2.415     7.993 r  dst5_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.993    dst5[0]
    V12                                                               r  dst5[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst6[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.955ns  (logic 4.644ns (58.373%)  route 3.312ns (41.627%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE                         0.000     0.000 r  src0_reg[4]/C
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src0_reg[4]/Q
                         net (fo=7, routed)           0.721     1.062    compressor/comp/gpc1/lut6_2_inst1/I3
    SLICE_X2Y56                                                       r  compressor/comp/gpc1/lut6_2_inst1/LUT6/I3
    SLICE_X2Y56          LUT6 (Prop_lut6_I3_O)        0.097     1.159 r  compressor/comp/gpc1/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.159    compressor/comp/gpc1/lut6_2_inst1_n_1
    SLICE_X2Y56                                                       r  compressor/comp/gpc1/carry4_inst0/S[1]
    SLICE_X2Y56          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     1.591 r  compressor/comp/gpc1/carry4_inst0/O[2]
                         net (fo=4, routed)           0.807     2.399    compressor/comp/gpc16/lut6_2_inst1/I0
    SLICE_X2Y58                                                       r  compressor/comp/gpc16/lut6_2_inst1/LUT6/I0
    SLICE_X2Y58          LUT6 (Prop_lut6_I0_O)        0.217     2.616 r  compressor/comp/gpc16/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     2.616    compressor/comp/gpc16/lut6_2_inst1_n_1
    SLICE_X2Y58                                                       r  compressor/comp/gpc16/carry4_inst0/S[1]
    SLICE_X2Y58          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     3.048 r  compressor/comp/gpc16/carry4_inst0/O[2]
                         net (fo=2, routed)           0.591     3.639    compressor/ra/ra/rowadder_0/cascade_fa_13/dst[0]
    SLICE_X1Y58                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_13/lut2_prop3/I1
    SLICE_X1Y58          LUT2 (Prop_lut2_I1_O)        0.217     3.856 r  compressor/ra/ra/rowadder_0/cascade_fa_13/lut2_prop3/O
                         net (fo=1, routed)           0.000     3.856    compressor/ra/ra/rowadder_0/cascade_fa_13/prop[3]
    SLICE_X1Y58                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_13/carry4_inst0/S[3]
    SLICE_X1Y58          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.155 r  compressor/ra/ra/rowadder_0/cascade_fa_13/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     4.155    compressor/ra/ra/rowadder_0/cascade_fa_13/carryout[3]
    SLICE_X1Y59                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_13/carry4_inst1/CI
    SLICE_X1Y59          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     4.336 r  compressor/ra/ra/rowadder_0/cascade_fa_13/carry4_inst1/O[2]
                         net (fo=1, routed)           1.192     5.528    dst6_OBUF[0]
    U12                                                               r  dst6_OBUF[0]_inst/I
    U12                  OBUF (Prop_obuf_I_O)         2.428     7.955 r  dst6_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.955    dst6[0]
    U12                                                               r  dst6[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst4[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.931ns  (logic 4.616ns (58.209%)  route 3.314ns (41.791%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE                         0.000     0.000 r  src0_reg[4]/C
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src0_reg[4]/Q
                         net (fo=7, routed)           0.721     1.062    compressor/comp/gpc1/lut6_2_inst1/I3
    SLICE_X2Y56                                                       r  compressor/comp/gpc1/lut6_2_inst1/LUT6/I3
    SLICE_X2Y56          LUT6 (Prop_lut6_I3_O)        0.097     1.159 r  compressor/comp/gpc1/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.159    compressor/comp/gpc1/lut6_2_inst1_n_1
    SLICE_X2Y56                                                       r  compressor/comp/gpc1/carry4_inst0/S[1]
    SLICE_X2Y56          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     1.591 r  compressor/comp/gpc1/carry4_inst0/O[2]
                         net (fo=4, routed)           0.807     2.399    compressor/comp/gpc16/lut6_2_inst1/I0
    SLICE_X2Y58                                                       r  compressor/comp/gpc16/lut6_2_inst1/LUT6/I0
    SLICE_X2Y58          LUT6 (Prop_lut6_I0_O)        0.217     2.616 r  compressor/comp/gpc16/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     2.616    compressor/comp/gpc16/lut6_2_inst1_n_1
    SLICE_X2Y58                                                       r  compressor/comp/gpc16/carry4_inst0/S[1]
    SLICE_X2Y58          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     3.048 r  compressor/comp/gpc16/carry4_inst0/O[2]
                         net (fo=2, routed)           0.591     3.639    compressor/ra/ra/rowadder_0/cascade_fa_13/dst[0]
    SLICE_X1Y58                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_13/lut2_prop3/I1
    SLICE_X1Y58          LUT2 (Prop_lut2_I1_O)        0.217     3.856 r  compressor/ra/ra/rowadder_0/cascade_fa_13/lut2_prop3/O
                         net (fo=1, routed)           0.000     3.856    compressor/ra/ra/rowadder_0/cascade_fa_13/prop[3]
    SLICE_X1Y58                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_13/carry4_inst0/S[3]
    SLICE_X1Y58          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.155 r  compressor/ra/ra/rowadder_0/cascade_fa_13/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     4.155    compressor/ra/ra/rowadder_0/cascade_fa_13/carryout[3]
    SLICE_X1Y59                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_13/carry4_inst1/CI
    SLICE_X1Y59          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     4.314 r  compressor/ra/ra/rowadder_0/cascade_fa_13/carry4_inst1/O[0]
                         net (fo=1, routed)           1.195     5.508    dst4_OBUF[0]
    V10                                                               r  dst4_OBUF[0]_inst/I
    V10                  OBUF (Prop_obuf_I_O)         2.422     7.931 r  dst4_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.931    dst4[0]
    V10                                                               r  dst4[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src1_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src1_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.141ns (57.785%)  route 0.103ns (42.215%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y59          FDRE                         0.000     0.000 r  src1_reg[5]/C
    SLICE_X1Y59          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src1_reg[5]/Q
                         net (fo=2, routed)           0.103     0.244    src1[5]
    SLICE_X3Y58          FDRE                                         r  src1_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src3_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src3_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.128ns (52.330%)  route 0.117ns (47.670%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDRE                         0.000     0.000 r  src3_reg[8]/C
    SLICE_X5Y58          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src3_reg[8]/Q
                         net (fo=5, routed)           0.117     0.245    src3[8]
    SLICE_X5Y59          FDRE                                         r  src3_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src0_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.141ns (57.477%)  route 0.104ns (42.523%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDRE                         0.000     0.000 r  src0_reg[2]/C
    SLICE_X1Y58          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src0_reg[2]/Q
                         net (fo=2, routed)           0.104     0.245    src0[2]
    SLICE_X3Y58          FDRE                                         r  src0_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src9_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.128ns (51.958%)  route 0.118ns (48.042%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE                         0.000     0.000 r  src9_reg[8]/C
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src9_reg[8]/Q
                         net (fo=7, routed)           0.118     0.246    src9[8]
    SLICE_X3Y62          FDRE                                         r  src9_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src7_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.128ns (51.156%)  route 0.122ns (48.844%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y60          FDRE                         0.000     0.000 r  src7_reg[7]/C
    SLICE_X5Y60          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src7_reg[7]/Q
                         net (fo=5, routed)           0.122     0.250    src7[7]
    SLICE_X4Y61          FDRE                                         r  src7_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src5_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.141ns (55.850%)  route 0.111ns (44.151%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDRE                         0.000     0.000 r  src5_reg[7]/C
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src5_reg[7]/Q
                         net (fo=3, routed)           0.111     0.252    src5[7]
    SLICE_X3Y62          FDRE                                         r  src5_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src8_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src8_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.585%)  route 0.113ns (44.415%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE                         0.000     0.000 r  src8_reg[2]/C
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src8_reg[2]/Q
                         net (fo=3, routed)           0.113     0.254    src8[2]
    SLICE_X3Y63          FDRE                                         r  src8_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src9_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.128ns (50.456%)  route 0.126ns (49.544%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE                         0.000     0.000 r  src9_reg[7]/C
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src9_reg[7]/Q
                         net (fo=2, routed)           0.126     0.254    src9[7]
    SLICE_X3Y63          FDRE                                         r  src9_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src5_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.128ns (50.445%)  route 0.126ns (49.555%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59          FDRE                         0.000     0.000 r  src5_reg[5]/C
    SLICE_X4Y59          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src5_reg[5]/Q
                         net (fo=5, routed)           0.126     0.254    src5[5]
    SLICE_X4Y59          FDRE                                         r  src5_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src3_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src3_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.141ns (54.068%)  route 0.120ns (45.932%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDRE                         0.000     0.000 r  src3_reg[5]/C
    SLICE_X5Y58          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src3_reg[5]/Q
                         net (fo=3, routed)           0.120     0.261    src3[5]
    SLICE_X5Y58          FDRE                                         r  src3_reg[6]/D
  -------------------------------------------------------------------    -------------------





