<PISI>
    <Source>
        <Name>yosys</Name>
        <Homepage>https://yosyshq.net/yosys/</Homepage>
        <Packager>
            <Name>Marcus Mellor</Name>
            <Email>infinitymdm@gmail.com</Email>
        </Packager>
        <License>ISC</License>
        <PartOf>office.scientific</PartOf>
        <Summary xml:lang="en">Yosys Open SYnthesis Suite</Summary>
        <Description xml:lang="en">Yosys is a framework for Verilog RTL synthesis. It currently has extensive Verilog-2005 support and provides a basic set of synthesis algorithms for various application domains.
</Description>
        <Archive type="binary" sha1sum="79eb0752a961b8e0d15c77d298c97498fbc89c5a">https://sources.getsol.us/README.Solus</Archive>
    </Source>
    <Package>
        <Name>yosys</Name>
        <Summary xml:lang="en">Yosys Open SYnthesis Suite</Summary>
        <Description xml:lang="en">Yosys is a framework for Verilog RTL synthesis. It currently has extensive Verilog-2005 support and provides a basic set of synthesis algorithms for various application domains.
</Description>
        <PartOf>office.scientific</PartOf>
        <Files>
            <Path fileType="executable">/usr/bin/yosys</Path>
            <Path fileType="executable">/usr/bin/yosys-abc</Path>
            <Path fileType="executable">/usr/bin/yosys-filterlib</Path>
            <Path fileType="executable">/usr/bin/yosys-smtbmc</Path>
            <Path fileType="executable">/usr/bin/yosys-witness</Path>
            <Path fileType="data">/usr/share/yosys/abc9_map.v</Path>
            <Path fileType="data">/usr/share/yosys/abc9_model.v</Path>
            <Path fileType="data">/usr/share/yosys/abc9_unmap.v</Path>
            <Path fileType="data">/usr/share/yosys/achronix/speedster22i/cells_map.v</Path>
            <Path fileType="data">/usr/share/yosys/achronix/speedster22i/cells_sim.v</Path>
            <Path fileType="data">/usr/share/yosys/adff2dff.v</Path>
            <Path fileType="data">/usr/share/yosys/anlogic/arith_map.v</Path>
            <Path fileType="data">/usr/share/yosys/anlogic/brams.txt</Path>
            <Path fileType="data">/usr/share/yosys/anlogic/brams_map.v</Path>
            <Path fileType="data">/usr/share/yosys/anlogic/cells_map.v</Path>
            <Path fileType="data">/usr/share/yosys/anlogic/cells_sim.v</Path>
            <Path fileType="data">/usr/share/yosys/anlogic/eagle_bb.v</Path>
            <Path fileType="data">/usr/share/yosys/anlogic/lutrams.txt</Path>
            <Path fileType="data">/usr/share/yosys/anlogic/lutrams_map.v</Path>
            <Path fileType="data">/usr/share/yosys/cells.lib</Path>
            <Path fileType="data">/usr/share/yosys/choices/han-carlson.v</Path>
            <Path fileType="data">/usr/share/yosys/choices/kogge-stone.v</Path>
            <Path fileType="data">/usr/share/yosys/choices/sklansky.v</Path>
            <Path fileType="data">/usr/share/yosys/cmp2lcu.v</Path>
            <Path fileType="data">/usr/share/yosys/cmp2lut.v</Path>
            <Path fileType="data">/usr/share/yosys/cmp2softlogic.v</Path>
            <Path fileType="data">/usr/share/yosys/coolrunner2/cells_counter_map.v</Path>
            <Path fileType="data">/usr/share/yosys/coolrunner2/cells_latch.v</Path>
            <Path fileType="data">/usr/share/yosys/coolrunner2/cells_sim.v</Path>
            <Path fileType="data">/usr/share/yosys/coolrunner2/tff_extract.v</Path>
            <Path fileType="data">/usr/share/yosys/coolrunner2/xc2_dff.lib</Path>
            <Path fileType="data">/usr/share/yosys/dff2ff.v</Path>
            <Path fileType="data">/usr/share/yosys/ecp5/ccu2c_sim.vh</Path>
            <Path fileType="data">/usr/share/yosys/ecp5/cells_bb.v</Path>
            <Path fileType="data">/usr/share/yosys/ecp5/cells_ff.vh</Path>
            <Path fileType="data">/usr/share/yosys/ecp5/cells_io.vh</Path>
            <Path fileType="data">/usr/share/yosys/ecp5/cells_sim.v</Path>
            <Path fileType="data">/usr/share/yosys/ecp5/common_sim.vh</Path>
            <Path fileType="data">/usr/share/yosys/efinix/arith_map.v</Path>
            <Path fileType="data">/usr/share/yosys/efinix/brams.txt</Path>
            <Path fileType="data">/usr/share/yosys/efinix/brams_map.v</Path>
            <Path fileType="data">/usr/share/yosys/efinix/cells_map.v</Path>
            <Path fileType="data">/usr/share/yosys/efinix/cells_sim.v</Path>
            <Path fileType="data">/usr/share/yosys/efinix/gbuf_map.v</Path>
            <Path fileType="data">/usr/share/yosys/fabulous/arith_map.v</Path>
            <Path fileType="data">/usr/share/yosys/fabulous/cells_map.v</Path>
            <Path fileType="data">/usr/share/yosys/fabulous/ff_map.v</Path>
            <Path fileType="data">/usr/share/yosys/fabulous/io_map.v</Path>
            <Path fileType="data">/usr/share/yosys/fabulous/latches_map.v</Path>
            <Path fileType="data">/usr/share/yosys/fabulous/prims.v</Path>
            <Path fileType="data">/usr/share/yosys/fabulous/ram_regfile.txt</Path>
            <Path fileType="data">/usr/share/yosys/fabulous/regfile_map.v</Path>
            <Path fileType="data">/usr/share/yosys/gate2lut.v</Path>
            <Path fileType="data">/usr/share/yosys/gatemate/arith_map.v</Path>
            <Path fileType="data">/usr/share/yosys/gatemate/brams.txt</Path>
            <Path fileType="data">/usr/share/yosys/gatemate/brams_init_20.vh</Path>
            <Path fileType="data">/usr/share/yosys/gatemate/brams_init_40.vh</Path>
            <Path fileType="data">/usr/share/yosys/gatemate/brams_map.v</Path>
            <Path fileType="data">/usr/share/yosys/gatemate/cells_bb.v</Path>
            <Path fileType="data">/usr/share/yosys/gatemate/cells_sim.v</Path>
            <Path fileType="data">/usr/share/yosys/gatemate/inv_map.v</Path>
            <Path fileType="data">/usr/share/yosys/gatemate/lut_map.v</Path>
            <Path fileType="data">/usr/share/yosys/gatemate/lut_tree_cells.genlib</Path>
            <Path fileType="data">/usr/share/yosys/gatemate/lut_tree_map.v</Path>
            <Path fileType="data">/usr/share/yosys/gatemate/mul_map.v</Path>
            <Path fileType="data">/usr/share/yosys/gatemate/mux_map.v</Path>
            <Path fileType="data">/usr/share/yosys/gatemate/reg_map.v</Path>
            <Path fileType="data">/usr/share/yosys/gowin/arith_map.v</Path>
            <Path fileType="data">/usr/share/yosys/gowin/brams.txt</Path>
            <Path fileType="data">/usr/share/yosys/gowin/brams_map.v</Path>
            <Path fileType="data">/usr/share/yosys/gowin/brams_map_gw5a.v</Path>
            <Path fileType="data">/usr/share/yosys/gowin/cells_map.v</Path>
            <Path fileType="data">/usr/share/yosys/gowin/cells_sim.v</Path>
            <Path fileType="data">/usr/share/yosys/gowin/cells_xtra_gw1n.v</Path>
            <Path fileType="data">/usr/share/yosys/gowin/cells_xtra_gw2a.v</Path>
            <Path fileType="data">/usr/share/yosys/gowin/cells_xtra_gw5a.v</Path>
            <Path fileType="data">/usr/share/yosys/gowin/lutrams.txt</Path>
            <Path fileType="data">/usr/share/yosys/gowin/lutrams_map.v</Path>
            <Path fileType="data">/usr/share/yosys/greenpak4/cells_blackbox.v</Path>
            <Path fileType="data">/usr/share/yosys/greenpak4/cells_latch.v</Path>
            <Path fileType="data">/usr/share/yosys/greenpak4/cells_map.v</Path>
            <Path fileType="data">/usr/share/yosys/greenpak4/cells_sim.v</Path>
            <Path fileType="data">/usr/share/yosys/greenpak4/cells_sim_ams.v</Path>
            <Path fileType="data">/usr/share/yosys/greenpak4/cells_sim_digital.v</Path>
            <Path fileType="data">/usr/share/yosys/greenpak4/cells_sim_wip.v</Path>
            <Path fileType="data">/usr/share/yosys/greenpak4/gp_dff.lib</Path>
            <Path fileType="data">/usr/share/yosys/ice40/abc9_model.v</Path>
            <Path fileType="data">/usr/share/yosys/ice40/arith_map.v</Path>
            <Path fileType="data">/usr/share/yosys/ice40/brams.txt</Path>
            <Path fileType="data">/usr/share/yosys/ice40/brams_map.v</Path>
            <Path fileType="data">/usr/share/yosys/ice40/cells_map.v</Path>
            <Path fileType="data">/usr/share/yosys/ice40/cells_sim.v</Path>
            <Path fileType="data">/usr/share/yosys/ice40/dsp_map.v</Path>
            <Path fileType="data">/usr/share/yosys/ice40/ff_map.v</Path>
            <Path fileType="data">/usr/share/yosys/ice40/latches_map.v</Path>
            <Path fileType="data">/usr/share/yosys/ice40/spram.txt</Path>
            <Path fileType="data">/usr/share/yosys/ice40/spram_map.v</Path>
            <Path fileType="data">/usr/share/yosys/intel/common/altpll_bb.v</Path>
            <Path fileType="data">/usr/share/yosys/intel/common/brams_m9k.txt</Path>
            <Path fileType="data">/usr/share/yosys/intel/common/brams_map_m9k.v</Path>
            <Path fileType="data">/usr/share/yosys/intel/common/ff_map.v</Path>
            <Path fileType="data">/usr/share/yosys/intel/common/m9k_bb.v</Path>
            <Path fileType="data">/usr/share/yosys/intel/cyclone10lp/cells_map.v</Path>
            <Path fileType="data">/usr/share/yosys/intel/cyclone10lp/cells_sim.v</Path>
            <Path fileType="data">/usr/share/yosys/intel/cycloneiv/cells_map.v</Path>
            <Path fileType="data">/usr/share/yosys/intel/cycloneiv/cells_sim.v</Path>
            <Path fileType="data">/usr/share/yosys/intel/cycloneive/cells_map.v</Path>
            <Path fileType="data">/usr/share/yosys/intel/cycloneive/cells_sim.v</Path>
            <Path fileType="data">/usr/share/yosys/intel/max10/cells_map.v</Path>
            <Path fileType="data">/usr/share/yosys/intel/max10/cells_sim.v</Path>
            <Path fileType="data">/usr/share/yosys/intel_alm/common/abc9_map.v</Path>
            <Path fileType="data">/usr/share/yosys/intel_alm/common/abc9_model.v</Path>
            <Path fileType="data">/usr/share/yosys/intel_alm/common/abc9_unmap.v</Path>
            <Path fileType="data">/usr/share/yosys/intel_alm/common/alm_map.v</Path>
            <Path fileType="data">/usr/share/yosys/intel_alm/common/alm_sim.v</Path>
            <Path fileType="data">/usr/share/yosys/intel_alm/common/arith_alm_map.v</Path>
            <Path fileType="data">/usr/share/yosys/intel_alm/common/bram_m10k.txt</Path>
            <Path fileType="data">/usr/share/yosys/intel_alm/common/bram_m10k_map.v</Path>
            <Path fileType="data">/usr/share/yosys/intel_alm/common/dff_map.v</Path>
            <Path fileType="data">/usr/share/yosys/intel_alm/common/dff_sim.v</Path>
            <Path fileType="data">/usr/share/yosys/intel_alm/common/dsp_map.v</Path>
            <Path fileType="data">/usr/share/yosys/intel_alm/common/dsp_sim.v</Path>
            <Path fileType="data">/usr/share/yosys/intel_alm/common/lutram_mlab.txt</Path>
            <Path fileType="data">/usr/share/yosys/intel_alm/common/megafunction_bb.v</Path>
            <Path fileType="data">/usr/share/yosys/intel_alm/common/mem_sim.v</Path>
            <Path fileType="data">/usr/share/yosys/intel_alm/common/misc_sim.v</Path>
            <Path fileType="data">/usr/share/yosys/intel_alm/cyclonev/cells_sim.v</Path>
            <Path fileType="data">/usr/share/yosys/lattice/arith_map_ccu2c.v</Path>
            <Path fileType="data">/usr/share/yosys/lattice/arith_map_ccu2d.v</Path>
            <Path fileType="data">/usr/share/yosys/lattice/arith_map_nexus.v</Path>
            <Path fileType="data">/usr/share/yosys/lattice/brams_16kd.txt</Path>
            <Path fileType="data">/usr/share/yosys/lattice/brams_8kc.txt</Path>
            <Path fileType="data">/usr/share/yosys/lattice/brams_map_16kd.v</Path>
            <Path fileType="data">/usr/share/yosys/lattice/brams_map_8kc.v</Path>
            <Path fileType="data">/usr/share/yosys/lattice/brams_map_nexus.v</Path>
            <Path fileType="data">/usr/share/yosys/lattice/brams_nexus.txt</Path>
            <Path fileType="data">/usr/share/yosys/lattice/ccu2c_sim.vh</Path>
            <Path fileType="data">/usr/share/yosys/lattice/ccu2d_sim.vh</Path>
            <Path fileType="data">/usr/share/yosys/lattice/cells_bb_ecp5.v</Path>
            <Path fileType="data">/usr/share/yosys/lattice/cells_bb_nexus.v</Path>
            <Path fileType="data">/usr/share/yosys/lattice/cells_bb_xo2.v</Path>
            <Path fileType="data">/usr/share/yosys/lattice/cells_bb_xo3.v</Path>
            <Path fileType="data">/usr/share/yosys/lattice/cells_bb_xo3d.v</Path>
            <Path fileType="data">/usr/share/yosys/lattice/cells_ff.vh</Path>
            <Path fileType="data">/usr/share/yosys/lattice/cells_io.vh</Path>
            <Path fileType="data">/usr/share/yosys/lattice/cells_map_nexus.v</Path>
            <Path fileType="data">/usr/share/yosys/lattice/cells_map_trellis.v</Path>
            <Path fileType="data">/usr/share/yosys/lattice/cells_sim_ecp5.v</Path>
            <Path fileType="data">/usr/share/yosys/lattice/cells_sim_nexus.v</Path>
            <Path fileType="data">/usr/share/yosys/lattice/cells_sim_xo2.v</Path>
            <Path fileType="data">/usr/share/yosys/lattice/cells_sim_xo3.v</Path>
            <Path fileType="data">/usr/share/yosys/lattice/cells_sim_xo3d.v</Path>
            <Path fileType="data">/usr/share/yosys/lattice/common_sim.vh</Path>
            <Path fileType="data">/usr/share/yosys/lattice/dsp_map_18x18.v</Path>
            <Path fileType="data">/usr/share/yosys/lattice/dsp_map_nexus.v</Path>
            <Path fileType="data">/usr/share/yosys/lattice/latches_map.v</Path>
            <Path fileType="data">/usr/share/yosys/lattice/lrams_map_nexus.v</Path>
            <Path fileType="data">/usr/share/yosys/lattice/lrams_nexus.txt</Path>
            <Path fileType="data">/usr/share/yosys/lattice/lutrams_map_nexus.v</Path>
            <Path fileType="data">/usr/share/yosys/lattice/lutrams_map_trellis.v</Path>
            <Path fileType="data">/usr/share/yosys/lattice/lutrams_nexus.txt</Path>
            <Path fileType="data">/usr/share/yosys/lattice/lutrams_trellis.txt</Path>
            <Path fileType="data">/usr/share/yosys/lattice/parse_init.vh</Path>
            <Path fileType="data">/usr/share/yosys/microchip/LSRAM.txt</Path>
            <Path fileType="data">/usr/share/yosys/microchip/LSRAM_map.v</Path>
            <Path fileType="data">/usr/share/yosys/microchip/arith_map.v</Path>
            <Path fileType="data">/usr/share/yosys/microchip/brams_defs.vh</Path>
            <Path fileType="data">/usr/share/yosys/microchip/cells_map.v</Path>
            <Path fileType="data">/usr/share/yosys/microchip/cells_sim.v</Path>
            <Path fileType="data">/usr/share/yosys/microchip/polarfire_dsp_map.v</Path>
            <Path fileType="data">/usr/share/yosys/microchip/uSRAM.txt</Path>
            <Path fileType="data">/usr/share/yosys/microchip/uSRAM_map.v</Path>
            <Path fileType="data">/usr/share/yosys/mul2dsp.v</Path>
            <Path fileType="data">/usr/share/yosys/nanoxplore/arith_map.v</Path>
            <Path fileType="data">/usr/share/yosys/nanoxplore/brams.txt</Path>
            <Path fileType="data">/usr/share/yosys/nanoxplore/brams_init.vh</Path>
            <Path fileType="data">/usr/share/yosys/nanoxplore/brams_map.v</Path>
            <Path fileType="data">/usr/share/yosys/nanoxplore/cells_bb.v</Path>
            <Path fileType="data">/usr/share/yosys/nanoxplore/cells_bb_l.v</Path>
            <Path fileType="data">/usr/share/yosys/nanoxplore/cells_bb_m.v</Path>
            <Path fileType="data">/usr/share/yosys/nanoxplore/cells_bb_u.v</Path>
            <Path fileType="data">/usr/share/yosys/nanoxplore/cells_map.v</Path>
            <Path fileType="data">/usr/share/yosys/nanoxplore/cells_sim.v</Path>
            <Path fileType="data">/usr/share/yosys/nanoxplore/cells_sim_l.v</Path>
            <Path fileType="data">/usr/share/yosys/nanoxplore/cells_sim_m.v</Path>
            <Path fileType="data">/usr/share/yosys/nanoxplore/cells_sim_u.v</Path>
            <Path fileType="data">/usr/share/yosys/nanoxplore/cells_wrap.v</Path>
            <Path fileType="data">/usr/share/yosys/nanoxplore/cells_wrap_l.v</Path>
            <Path fileType="data">/usr/share/yosys/nanoxplore/cells_wrap_m.v</Path>
            <Path fileType="data">/usr/share/yosys/nanoxplore/cells_wrap_u.v</Path>
            <Path fileType="data">/usr/share/yosys/nanoxplore/io_map.v</Path>
            <Path fileType="data">/usr/share/yosys/nanoxplore/latches_map.v</Path>
            <Path fileType="data">/usr/share/yosys/nanoxplore/rf_init.vh</Path>
            <Path fileType="data">/usr/share/yosys/nanoxplore/rf_rams_l.txt</Path>
            <Path fileType="data">/usr/share/yosys/nanoxplore/rf_rams_m.txt</Path>
            <Path fileType="data">/usr/share/yosys/nanoxplore/rf_rams_map_l.v</Path>
            <Path fileType="data">/usr/share/yosys/nanoxplore/rf_rams_map_m.v</Path>
            <Path fileType="data">/usr/share/yosys/nanoxplore/rf_rams_map_u.v</Path>
            <Path fileType="data">/usr/share/yosys/nanoxplore/rf_rams_u.txt</Path>
            <Path fileType="data">/usr/share/yosys/nexus/cells_sim.v</Path>
            <Path fileType="data">/usr/share/yosys/nexus/cells_xtra.v</Path>
            <Path fileType="data">/usr/share/yosys/nexus/parse_init.vh</Path>
            <Path fileType="data">/usr/share/yosys/pmux2mux.v</Path>
            <Path fileType="data">/usr/share/yosys/python3/smtio.py</Path>
            <Path fileType="data">/usr/share/yosys/python3/ywio.py</Path>
            <Path fileType="data">/usr/share/yosys/quicklogic/common/cells_sim.v</Path>
            <Path fileType="data">/usr/share/yosys/quicklogic/pp3/abc9_map.v</Path>
            <Path fileType="data">/usr/share/yosys/quicklogic/pp3/abc9_model.v</Path>
            <Path fileType="data">/usr/share/yosys/quicklogic/pp3/abc9_unmap.v</Path>
            <Path fileType="data">/usr/share/yosys/quicklogic/pp3/cells_map.v</Path>
            <Path fileType="data">/usr/share/yosys/quicklogic/pp3/cells_sim.v</Path>
            <Path fileType="data">/usr/share/yosys/quicklogic/pp3/ffs_map.v</Path>
            <Path fileType="data">/usr/share/yosys/quicklogic/pp3/latches_map.v</Path>
            <Path fileType="data">/usr/share/yosys/quicklogic/pp3/lut_map.v</Path>
            <Path fileType="data">/usr/share/yosys/quicklogic/qlf_k6n10f/TDP18K_FIFO.v</Path>
            <Path fileType="data">/usr/share/yosys/quicklogic/qlf_k6n10f/arith_map.v</Path>
            <Path fileType="data">/usr/share/yosys/quicklogic/qlf_k6n10f/bram_types_sim.v</Path>
            <Path fileType="data">/usr/share/yosys/quicklogic/qlf_k6n10f/brams_map.v</Path>
            <Path fileType="data">/usr/share/yosys/quicklogic/qlf_k6n10f/brams_sim.v</Path>
            <Path fileType="data">/usr/share/yosys/quicklogic/qlf_k6n10f/cells_sim.v</Path>
            <Path fileType="data">/usr/share/yosys/quicklogic/qlf_k6n10f/dsp_final_map.v</Path>
            <Path fileType="data">/usr/share/yosys/quicklogic/qlf_k6n10f/dsp_map.v</Path>
            <Path fileType="data">/usr/share/yosys/quicklogic/qlf_k6n10f/dsp_sim.v</Path>
            <Path fileType="data">/usr/share/yosys/quicklogic/qlf_k6n10f/ffs_map.v</Path>
            <Path fileType="data">/usr/share/yosys/quicklogic/qlf_k6n10f/libmap_brams.txt</Path>
            <Path fileType="data">/usr/share/yosys/quicklogic/qlf_k6n10f/libmap_brams_map.v</Path>
            <Path fileType="data">/usr/share/yosys/quicklogic/qlf_k6n10f/sram1024x18_mem.v</Path>
            <Path fileType="data">/usr/share/yosys/quicklogic/qlf_k6n10f/ufifo_ctl.v</Path>
            <Path fileType="data">/usr/share/yosys/sf2/arith_map.v</Path>
            <Path fileType="data">/usr/share/yosys/sf2/cells_map.v</Path>
            <Path fileType="data">/usr/share/yosys/sf2/cells_sim.v</Path>
            <Path fileType="data">/usr/share/yosys/simcells.v</Path>
            <Path fileType="data">/usr/share/yosys/simlib.v</Path>
            <Path fileType="data">/usr/share/yosys/smtmap.v</Path>
            <Path fileType="data">/usr/share/yosys/techmap.v</Path>
            <Path fileType="data">/usr/share/yosys/xilinx/abc9_model.v</Path>
            <Path fileType="data">/usr/share/yosys/xilinx/arith_map.v</Path>
            <Path fileType="data">/usr/share/yosys/xilinx/brams_defs.vh</Path>
            <Path fileType="data">/usr/share/yosys/xilinx/brams_xc2v.txt</Path>
            <Path fileType="data">/usr/share/yosys/xilinx/brams_xc2v_map.v</Path>
            <Path fileType="data">/usr/share/yosys/xilinx/brams_xc3sda.txt</Path>
            <Path fileType="data">/usr/share/yosys/xilinx/brams_xc3sda_map.v</Path>
            <Path fileType="data">/usr/share/yosys/xilinx/brams_xc4v.txt</Path>
            <Path fileType="data">/usr/share/yosys/xilinx/brams_xc4v_map.v</Path>
            <Path fileType="data">/usr/share/yosys/xilinx/brams_xc5v_map.v</Path>
            <Path fileType="data">/usr/share/yosys/xilinx/brams_xc6v_map.v</Path>
            <Path fileType="data">/usr/share/yosys/xilinx/brams_xcu_map.v</Path>
            <Path fileType="data">/usr/share/yosys/xilinx/brams_xcv.txt</Path>
            <Path fileType="data">/usr/share/yosys/xilinx/brams_xcv_map.v</Path>
            <Path fileType="data">/usr/share/yosys/xilinx/cells_map.v</Path>
            <Path fileType="data">/usr/share/yosys/xilinx/cells_sim.v</Path>
            <Path fileType="data">/usr/share/yosys/xilinx/cells_xtra.v</Path>
            <Path fileType="data">/usr/share/yosys/xilinx/ff_map.v</Path>
            <Path fileType="data">/usr/share/yosys/xilinx/lut_map.v</Path>
            <Path fileType="data">/usr/share/yosys/xilinx/lutrams_xc5v.txt</Path>
            <Path fileType="data">/usr/share/yosys/xilinx/lutrams_xc5v_map.v</Path>
            <Path fileType="data">/usr/share/yosys/xilinx/lutrams_xcu.txt</Path>
            <Path fileType="data">/usr/share/yosys/xilinx/lutrams_xcv.txt</Path>
            <Path fileType="data">/usr/share/yosys/xilinx/lutrams_xcv_map.v</Path>
            <Path fileType="data">/usr/share/yosys/xilinx/mux_map.v</Path>
            <Path fileType="data">/usr/share/yosys/xilinx/urams.txt</Path>
            <Path fileType="data">/usr/share/yosys/xilinx/urams_map.v</Path>
            <Path fileType="data">/usr/share/yosys/xilinx/xc3s_mult_map.v</Path>
            <Path fileType="data">/usr/share/yosys/xilinx/xc3sda_dsp_map.v</Path>
            <Path fileType="data">/usr/share/yosys/xilinx/xc4v_dsp_map.v</Path>
            <Path fileType="data">/usr/share/yosys/xilinx/xc5v_dsp_map.v</Path>
            <Path fileType="data">/usr/share/yosys/xilinx/xc6s_dsp_map.v</Path>
            <Path fileType="data">/usr/share/yosys/xilinx/xc7_dsp_map.v</Path>
            <Path fileType="data">/usr/share/yosys/xilinx/xcu_dsp_map.v</Path>
        </Files>
    </Package>
    <Package>
        <Name>yosys-devel</Name>
        <Summary xml:lang="en">Development files for yosys</Summary>
        <Description xml:lang="en">Yosys is a framework for Verilog RTL synthesis. It currently has extensive Verilog-2005 support and provides a basic set of synthesis algorithms for various application domains.
</Description>
        <PartOf>programming.devel</PartOf>
        <RuntimeDependencies>
            <Dependency release="26">yosys</Dependency>
        </RuntimeDependencies>
        <Files>
            <Path fileType="executable">/usr/bin/yosys-config</Path>
            <Path fileType="data">/usr/share/yosys/include/backends/cxxrtl/runtime/cxxrtl/capi/cxxrtl_capi.cc</Path>
            <Path fileType="data">/usr/share/yosys/include/backends/cxxrtl/runtime/cxxrtl/capi/cxxrtl_capi.h</Path>
            <Path fileType="data">/usr/share/yosys/include/backends/cxxrtl/runtime/cxxrtl/capi/cxxrtl_capi_vcd.cc</Path>
            <Path fileType="data">/usr/share/yosys/include/backends/cxxrtl/runtime/cxxrtl/capi/cxxrtl_capi_vcd.h</Path>
            <Path fileType="data">/usr/share/yosys/include/backends/cxxrtl/runtime/cxxrtl/cxxrtl.h</Path>
            <Path fileType="data">/usr/share/yosys/include/backends/cxxrtl/runtime/cxxrtl/cxxrtl_replay.h</Path>
            <Path fileType="data">/usr/share/yosys/include/backends/cxxrtl/runtime/cxxrtl/cxxrtl_time.h</Path>
            <Path fileType="data">/usr/share/yosys/include/backends/cxxrtl/runtime/cxxrtl/cxxrtl_vcd.h</Path>
            <Path fileType="data">/usr/share/yosys/include/backends/rtlil/rtlil_backend.h</Path>
            <Path fileType="data">/usr/share/yosys/include/frontends/ast/ast.h</Path>
            <Path fileType="data">/usr/share/yosys/include/frontends/ast/ast_binding.h</Path>
            <Path fileType="data">/usr/share/yosys/include/frontends/blif/blifparse.h</Path>
            <Path fileType="data">/usr/share/yosys/include/kernel/binding.h</Path>
            <Path fileType="data">/usr/share/yosys/include/kernel/bitpattern.h</Path>
            <Path fileType="data">/usr/share/yosys/include/kernel/cellaigs.h</Path>
            <Path fileType="data">/usr/share/yosys/include/kernel/celledges.h</Path>
            <Path fileType="data">/usr/share/yosys/include/kernel/celltypes.h</Path>
            <Path fileType="data">/usr/share/yosys/include/kernel/consteval.h</Path>
            <Path fileType="data">/usr/share/yosys/include/kernel/constids.inc</Path>
            <Path fileType="data">/usr/share/yosys/include/kernel/cost.h</Path>
            <Path fileType="data">/usr/share/yosys/include/kernel/drivertools.h</Path>
            <Path fileType="data">/usr/share/yosys/include/kernel/ff.h</Path>
            <Path fileType="data">/usr/share/yosys/include/kernel/ffinit.h</Path>
            <Path fileType="data">/usr/share/yosys/include/kernel/ffmerge.h</Path>
            <Path fileType="data">/usr/share/yosys/include/kernel/fmt.h</Path>
            <Path fileType="data">/usr/share/yosys/include/kernel/fstdata.h</Path>
            <Path fileType="data">/usr/share/yosys/include/kernel/gzip.h</Path>
            <Path fileType="data">/usr/share/yosys/include/kernel/hashlib.h</Path>
            <Path fileType="data">/usr/share/yosys/include/kernel/io.h</Path>
            <Path fileType="data">/usr/share/yosys/include/kernel/json.h</Path>
            <Path fileType="data">/usr/share/yosys/include/kernel/log.h</Path>
            <Path fileType="data">/usr/share/yosys/include/kernel/macc.h</Path>
            <Path fileType="data">/usr/share/yosys/include/kernel/mem.h</Path>
            <Path fileType="data">/usr/share/yosys/include/kernel/modtools.h</Path>
            <Path fileType="data">/usr/share/yosys/include/kernel/qcsat.h</Path>
            <Path fileType="data">/usr/share/yosys/include/kernel/register.h</Path>
            <Path fileType="data">/usr/share/yosys/include/kernel/rtlil.h</Path>
            <Path fileType="data">/usr/share/yosys/include/kernel/satgen.h</Path>
            <Path fileType="data">/usr/share/yosys/include/kernel/scopeinfo.h</Path>
            <Path fileType="data">/usr/share/yosys/include/kernel/sexpr.h</Path>
            <Path fileType="data">/usr/share/yosys/include/kernel/sigtools.h</Path>
            <Path fileType="data">/usr/share/yosys/include/kernel/threading.h</Path>
            <Path fileType="data">/usr/share/yosys/include/kernel/timinginfo.h</Path>
            <Path fileType="data">/usr/share/yosys/include/kernel/utils.h</Path>
            <Path fileType="data">/usr/share/yosys/include/kernel/yosys.h</Path>
            <Path fileType="data">/usr/share/yosys/include/kernel/yosys_common.h</Path>
            <Path fileType="data">/usr/share/yosys/include/kernel/yw.h</Path>
            <Path fileType="data">/usr/share/yosys/include/libs/ezsat/ezminisat.h</Path>
            <Path fileType="data">/usr/share/yosys/include/libs/ezsat/ezsat.h</Path>
            <Path fileType="data">/usr/share/yosys/include/libs/fst/fstapi.h</Path>
            <Path fileType="data">/usr/share/yosys/include/libs/json11/json11.hpp</Path>
            <Path fileType="data">/usr/share/yosys/include/libs/sha1/sha1.h</Path>
            <Path fileType="data">/usr/share/yosys/include/passes/fsm/fsmdata.h</Path>
            <Path fileType="data">/usr/share/yosys/include/passes/techmap/libparse.h</Path>
        </Files>
    </Package>
    <History>
        <Update release="26">
            <Date>2025-11-13</Date>
            <Version>0.59.1</Version>
            <Comment>Packaging update</Comment>
            <Name>Marcus Mellor</Name>
            <Email>infinitymdm@gmail.com</Email>
        </Update>
    </History>
</PISI>