#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue Nov 21 12:10:04 2023
# Process ID: 13984
# Current directory: C:/Users/sucit/OneDrive/Documents/Repositories/ECE_481/Lab6/Lab6.runs/synth_1
# Command line: vivado.exe -log WaveGen.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source WaveGen.tcl
# Log file: C:/Users/sucit/OneDrive/Documents/Repositories/ECE_481/Lab6/Lab6.runs/synth_1/WaveGen.vds
# Journal file: C:/Users/sucit/OneDrive/Documents/Repositories/ECE_481/Lab6/Lab6.runs/synth_1\vivado.jou
# Running On: ndturner, OS: Windows, CPU Frequency: 2688 MHz, CPU Physical cores: 14, Host memory: 34014 MB
#-----------------------------------------------------------
source WaveGen.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1467.457 ; gain = 160.250
Command: read_checkpoint -auto_incremental -incremental C:/Users/sucit/OneDrive/Documents/Repositories/ECE_481/Lab6/Lab6.srcs/utils_1/imports/synth_1/WaveGen.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/sucit/OneDrive/Documents/Repositories/ECE_481/Lab6/Lab6.srcs/utils_1/imports/synth_1/WaveGen.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top WaveGen -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19712
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2303.508 ; gain = 411.109
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'WaveGen' [C:/Users/sucit/OneDrive/Documents/Repositories/ECE_481/Lab6/Lab6.srcs/sources_1/new/WaveGen.vhd:57]
INFO: [Synth 8-3491] module 'DAC_controller' declared at 'C:/Users/sucit/OneDrive/Documents/Repositories/ECE_481/Lab6/Lab6.srcs/sources_1/new/DAC_controller.vhd:29' bound to instance 'WaveGen_cntrl' of component 'DAC_controller' [C:/Users/sucit/OneDrive/Documents/Repositories/ECE_481/Lab6/Lab6.srcs/sources_1/new/WaveGen.vhd:276]
INFO: [Synth 8-638] synthesizing module 'DAC_controller' [C:/Users/sucit/OneDrive/Documents/Repositories/ECE_481/Lab6/Lab6.srcs/sources_1/new/DAC_controller.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'DAC_controller' (0#1) [C:/Users/sucit/OneDrive/Documents/Repositories/ECE_481/Lab6/Lab6.srcs/sources_1/new/DAC_controller.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'WaveGen' (0#1) [C:/Users/sucit/OneDrive/Documents/Repositories/ECE_481/Lab6/Lab6.srcs/sources_1/new/WaveGen.vhd:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2394.359 ; gain = 501.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2412.262 ; gain = 519.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2412.262 ; gain = 519.863
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2412.262 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/sucit/OneDrive/Documents/Repositories/ECE_481/Lab6/Lab6.srcs/constrs_1/new/Lab6.xdc]
Finished Parsing XDC File [C:/Users/sucit/OneDrive/Documents/Repositories/ECE_481/Lab6/Lab6.srcs/constrs_1/new/Lab6.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/sucit/OneDrive/Documents/Repositories/ECE_481/Lab6/Lab6.srcs/constrs_1/new/Lab6.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/WaveGen_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/WaveGen_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2518.887 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2518.887 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 2518.887 ; gain = 626.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 2518.887 ; gain = 626.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 2518.887 ; gain = 626.488
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'pr_state_reg' in module 'DAC_controller'
WARNING: [Synth 8-6040] Register BuffCount_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register BuffCount_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                00000000000000001 |                            00000
                     s15 |                00000000000000010 |                            00001
                     s14 |                00000000000000100 |                            00010
                     s13 |                00000000000001000 |                            00011
                     s12 |                00000000000010000 |                            00100
                     s11 |                00000000000100000 |                            00101
                     s10 |                00000000001000000 |                            00110
                      s9 |                00000000010000000 |                            00111
                      s8 |                00000000100000000 |                            01000
                      s7 |                00000001000000000 |                            01001
                      s6 |                00000010000000000 |                            01010
                      s5 |                00000100000000000 |                            01011
                      s4 |                00001000000000000 |                            01100
                      s3 |                00010000000000000 |                            01101
                      s2 |                00100000000000000 |                            01110
                      s1 |                01000000000000000 |                            01111
                      s0 |                10000000000000000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pr_state_reg' using encoding 'one-hot' in module 'DAC_controller'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 2518.887 ; gain = 626.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	  17 Input   17 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 1     
	 103 Input   12 Bit        Muxes := 1     
	  17 Input    1 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-6040] Register BuffCount_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register BuffCount_reg_rep_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 2518.887 ; gain = 626.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+-------------------+---------------+----------------+
|Module Name | RTL Object        | Depth x Width | Implemented As | 
+------------+-------------------+---------------+----------------+
|WaveGen     | sine_table[0]     | 128x12        | LUT            | 
|WaveGen     | triangle_table[0] | 128x3         | LUT            | 
|WaveGen     | sawtooth_table[0] | 128x10        | LUT            | 
|WaveGen     | sine_table[0]     | 128x12        | LUT            | 
|WaveGen     | triangle_table[0] | 128x3         | LUT            | 
|WaveGen     | sawtooth_table[0] | 128x10        | LUT            | 
+------------+-------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:29 . Memory (MB): peak = 2518.887 ; gain = 626.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:30 . Memory (MB): peak = 2518.887 ; gain = 626.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:30 . Memory (MB): peak = 2518.887 ; gain = 626.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:35 . Memory (MB): peak = 2518.887 ; gain = 626.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:35 . Memory (MB): peak = 2518.887 ; gain = 626.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:35 . Memory (MB): peak = 2518.887 ; gain = 626.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:35 . Memory (MB): peak = 2518.887 ; gain = 626.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:35 . Memory (MB): peak = 2518.887 ; gain = 626.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:35 . Memory (MB): peak = 2518.887 ; gain = 626.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |     5|
|3     |LUT1   |     4|
|4     |LUT2   |    12|
|5     |LUT3   |     3|
|6     |LUT4   |     5|
|7     |LUT5   |    15|
|8     |LUT6   |    54|
|9     |MUXF7  |    18|
|10    |FDCE   |    16|
|11    |FDPE   |     1|
|12    |FDRE   |    44|
|13    |IBUF   |     5|
|14    |OBUF   |     5|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:35 . Memory (MB): peak = 2518.887 ; gain = 626.488
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:33 . Memory (MB): peak = 2518.887 ; gain = 519.863
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:35 . Memory (MB): peak = 2518.887 ; gain = 626.488
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2518.887 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2518.887 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 6521ca47
INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:41 . Memory (MB): peak = 2518.887 ; gain = 1026.586
INFO: [Common 17-1381] The checkpoint 'C:/Users/sucit/OneDrive/Documents/Repositories/ECE_481/Lab6/Lab6.runs/synth_1/WaveGen.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file WaveGen_utilization_synth.rpt -pb WaveGen_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov 21 12:11:03 2023...
