
assignment-simulation.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000050e8  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002f8  080051f4  080051f4  000151f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080054ec  080054ec  0002009c  2**0
                  CONTENTS
  4 .ARM          00000000  080054ec  080054ec  0002009c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080054ec  080054ec  0002009c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080054ec  080054ec  000154ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080054f0  080054f0  000154f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000009c  20000000  080054f4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000228  2000009c  08005590  0002009c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002c4  08005590  000202c4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014360  00000000  00000000  000200c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002d00  00000000  00000000  00034425  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000db0  00000000  00000000  00037128  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000c80  00000000  00000000  00037ed8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019150  00000000  00000000  00038b58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010985  00000000  00000000  00051ca8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000892c2  00000000  00000000  0006262d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000eb8ef  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003ae8  00000000  00000000  000eb944  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000009c 	.word	0x2000009c
 8000128:	00000000 	.word	0x00000000
 800012c:	080051dc 	.word	0x080051dc

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200000a0 	.word	0x200000a0
 8000148:	080051dc 	.word	0x080051dc

0800014c <initButton>:
int button_flag[NO_BUTTONS + 1];
int TimerForKeyPress[NO_BUTTONS + 1];

int Button1PressCounter = 1;    /* INITIALLY, MODE = 1 */

void initButton() {
 800014c:	b480      	push	{r7}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0
	for (int i = 1; i <= NO_BUTTONS; i++) {
 8000152:	2301      	movs	r3, #1
 8000154:	607b      	str	r3, [r7, #4]
 8000156:	e020      	b.n	800019a <initButton+0x4e>
		KeyReg0[i] = NORMAL_STATE;
 8000158:	4a14      	ldr	r2, [pc, #80]	; (80001ac <initButton+0x60>)
 800015a:	687b      	ldr	r3, [r7, #4]
 800015c:	2101      	movs	r1, #1
 800015e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		KeyReg1[i] = NORMAL_STATE;
 8000162:	4a13      	ldr	r2, [pc, #76]	; (80001b0 <initButton+0x64>)
 8000164:	687b      	ldr	r3, [r7, #4]
 8000166:	2101      	movs	r1, #1
 8000168:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		KeyReg2[i] = NORMAL_STATE;
 800016c:	4a11      	ldr	r2, [pc, #68]	; (80001b4 <initButton+0x68>)
 800016e:	687b      	ldr	r3, [r7, #4]
 8000170:	2101      	movs	r1, #1
 8000172:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		KeyReg3[i] = NORMAL_STATE; 
 8000176:	4a10      	ldr	r2, [pc, #64]	; (80001b8 <initButton+0x6c>)
 8000178:	687b      	ldr	r3, [r7, #4]
 800017a:	2101      	movs	r1, #1
 800017c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		button_flag[i] = 0;
 8000180:	4a0e      	ldr	r2, [pc, #56]	; (80001bc <initButton+0x70>)
 8000182:	687b      	ldr	r3, [r7, #4]
 8000184:	2100      	movs	r1, #0
 8000186:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		TimerForKeyPress[i] = 200;
 800018a:	4a0d      	ldr	r2, [pc, #52]	; (80001c0 <initButton+0x74>)
 800018c:	687b      	ldr	r3, [r7, #4]
 800018e:	21c8      	movs	r1, #200	; 0xc8
 8000190:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int i = 1; i <= NO_BUTTONS; i++) {
 8000194:	687b      	ldr	r3, [r7, #4]
 8000196:	3301      	adds	r3, #1
 8000198:	607b      	str	r3, [r7, #4]
 800019a:	687b      	ldr	r3, [r7, #4]
 800019c:	2b04      	cmp	r3, #4
 800019e:	dddb      	ble.n	8000158 <initButton+0xc>
	}
}
 80001a0:	bf00      	nop
 80001a2:	bf00      	nop
 80001a4:	370c      	adds	r7, #12
 80001a6:	46bd      	mov	sp, r7
 80001a8:	bc80      	pop	{r7}
 80001aa:	4770      	bx	lr
 80001ac:	200000f0 	.word	0x200000f0
 80001b0:	2000014c 	.word	0x2000014c
 80001b4:	20000188 	.word	0x20000188
 80001b8:	200000dc 	.word	0x200000dc
 80001bc:	20000174 	.word	0x20000174
 80001c0:	20000160 	.word	0x20000160

080001c4 <getKeyInput>:

void getKeyInput() {
 80001c4:	b580      	push	{r7, lr}
 80001c6:	b082      	sub	sp, #8
 80001c8:	af00      	add	r7, sp, #0
    for (int i = 1; i <= NO_BUTTONS; i++) {
 80001ca:	2301      	movs	r3, #1
 80001cc:	607b      	str	r3, [r7, #4]
 80001ce:	e099      	b.n	8000304 <getKeyInput+0x140>
        KeyReg0[i] = KeyReg1[i];
 80001d0:	4a51      	ldr	r2, [pc, #324]	; (8000318 <getKeyInput+0x154>)
 80001d2:	687b      	ldr	r3, [r7, #4]
 80001d4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001d8:	4950      	ldr	r1, [pc, #320]	; (800031c <getKeyInput+0x158>)
 80001da:	687b      	ldr	r3, [r7, #4]
 80001dc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        KeyReg1[i] = KeyReg2[i];
 80001e0:	4a4f      	ldr	r2, [pc, #316]	; (8000320 <getKeyInput+0x15c>)
 80001e2:	687b      	ldr	r3, [r7, #4]
 80001e4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001e8:	494b      	ldr	r1, [pc, #300]	; (8000318 <getKeyInput+0x154>)
 80001ea:	687b      	ldr	r3, [r7, #4]
 80001ec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        if (i == 1) KeyReg2[i] = HAL_GPIO_ReadPin(BUTTON_1_GPIO_Port, BUTTON_1_Pin);
 80001f0:	687b      	ldr	r3, [r7, #4]
 80001f2:	2b01      	cmp	r3, #1
 80001f4:	d109      	bne.n	800020a <getKeyInput+0x46>
 80001f6:	2102      	movs	r1, #2
 80001f8:	484a      	ldr	r0, [pc, #296]	; (8000324 <getKeyInput+0x160>)
 80001fa:	f002 faaf 	bl	800275c <HAL_GPIO_ReadPin>
 80001fe:	4603      	mov	r3, r0
 8000200:	4619      	mov	r1, r3
 8000202:	4a47      	ldr	r2, [pc, #284]	; (8000320 <getKeyInput+0x15c>)
 8000204:	687b      	ldr	r3, [r7, #4]
 8000206:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        if (i == 2) KeyReg2[i] = HAL_GPIO_ReadPin(BUTTON_2_1_GPIO_Port, BUTTON_2_1_Pin);
 800020a:	687b      	ldr	r3, [r7, #4]
 800020c:	2b02      	cmp	r3, #2
 800020e:	d10a      	bne.n	8000226 <getKeyInput+0x62>
 8000210:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000214:	4844      	ldr	r0, [pc, #272]	; (8000328 <getKeyInput+0x164>)
 8000216:	f002 faa1 	bl	800275c <HAL_GPIO_ReadPin>
 800021a:	4603      	mov	r3, r0
 800021c:	4619      	mov	r1, r3
 800021e:	4a40      	ldr	r2, [pc, #256]	; (8000320 <getKeyInput+0x15c>)
 8000220:	687b      	ldr	r3, [r7, #4]
 8000222:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        if (i == 3) KeyReg2[i] = HAL_GPIO_ReadPin(BUTTON_3_GPIO_Port, BUTTON_3_Pin);
 8000226:	687b      	ldr	r3, [r7, #4]
 8000228:	2b03      	cmp	r3, #3
 800022a:	d109      	bne.n	8000240 <getKeyInput+0x7c>
 800022c:	2101      	movs	r1, #1
 800022e:	483e      	ldr	r0, [pc, #248]	; (8000328 <getKeyInput+0x164>)
 8000230:	f002 fa94 	bl	800275c <HAL_GPIO_ReadPin>
 8000234:	4603      	mov	r3, r0
 8000236:	4619      	mov	r1, r3
 8000238:	4a39      	ldr	r2, [pc, #228]	; (8000320 <getKeyInput+0x15c>)
 800023a:	687b      	ldr	r3, [r7, #4]
 800023c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        if (i == 4) KeyReg2[i] = HAL_GPIO_ReadPin(BUTTON_PEDESTRIAN_GPIO_Port, BUTTON_PEDESTRIAN_Pin);
 8000240:	687b      	ldr	r3, [r7, #4]
 8000242:	2b04      	cmp	r3, #4
 8000244:	d109      	bne.n	800025a <getKeyInput+0x96>
 8000246:	2101      	movs	r1, #1
 8000248:	4836      	ldr	r0, [pc, #216]	; (8000324 <getKeyInput+0x160>)
 800024a:	f002 fa87 	bl	800275c <HAL_GPIO_ReadPin>
 800024e:	4603      	mov	r3, r0
 8000250:	4619      	mov	r1, r3
 8000252:	4a33      	ldr	r2, [pc, #204]	; (8000320 <getKeyInput+0x15c>)
 8000254:	687b      	ldr	r3, [r7, #4]
 8000256:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

        if ((KeyReg0[i] == KeyReg1[i]) && (KeyReg1[i] == KeyReg2[i])) {
 800025a:	4a30      	ldr	r2, [pc, #192]	; (800031c <getKeyInput+0x158>)
 800025c:	687b      	ldr	r3, [r7, #4]
 800025e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000262:	492d      	ldr	r1, [pc, #180]	; (8000318 <getKeyInput+0x154>)
 8000264:	687b      	ldr	r3, [r7, #4]
 8000266:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800026a:	429a      	cmp	r2, r3
 800026c:	d147      	bne.n	80002fe <getKeyInput+0x13a>
 800026e:	4a2a      	ldr	r2, [pc, #168]	; (8000318 <getKeyInput+0x154>)
 8000270:	687b      	ldr	r3, [r7, #4]
 8000272:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000276:	492a      	ldr	r1, [pc, #168]	; (8000320 <getKeyInput+0x15c>)
 8000278:	687b      	ldr	r3, [r7, #4]
 800027a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800027e:	429a      	cmp	r2, r3
 8000280:	d13d      	bne.n	80002fe <getKeyInput+0x13a>
            if (KeyReg3[i] != KeyReg2[i]) {
 8000282:	4a2a      	ldr	r2, [pc, #168]	; (800032c <getKeyInput+0x168>)
 8000284:	687b      	ldr	r3, [r7, #4]
 8000286:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800028a:	4925      	ldr	r1, [pc, #148]	; (8000320 <getKeyInput+0x15c>)
 800028c:	687b      	ldr	r3, [r7, #4]
 800028e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000292:	429a      	cmp	r2, r3
 8000294:	d016      	beq.n	80002c4 <getKeyInput+0x100>
                KeyReg3[i] = KeyReg2[i];
 8000296:	4a22      	ldr	r2, [pc, #136]	; (8000320 <getKeyInput+0x15c>)
 8000298:	687b      	ldr	r3, [r7, #4]
 800029a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800029e:	4923      	ldr	r1, [pc, #140]	; (800032c <getKeyInput+0x168>)
 80002a0:	687b      	ldr	r3, [r7, #4]
 80002a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

                if (KeyReg2[i] == PRESSED_STATE) {
 80002a6:	4a1e      	ldr	r2, [pc, #120]	; (8000320 <getKeyInput+0x15c>)
 80002a8:	687b      	ldr	r3, [r7, #4]
 80002aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80002ae:	2b00      	cmp	r3, #0
 80002b0:	d125      	bne.n	80002fe <getKeyInput+0x13a>
                    subKeyProcess(i);
 80002b2:	6878      	ldr	r0, [r7, #4]
 80002b4:	f000 f858 	bl	8000368 <subKeyProcess>
                    TimerForKeyPress[i] = 200;
 80002b8:	4a1d      	ldr	r2, [pc, #116]	; (8000330 <getKeyInput+0x16c>)
 80002ba:	687b      	ldr	r3, [r7, #4]
 80002bc:	21c8      	movs	r1, #200	; 0xc8
 80002be:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 80002c2:	e01c      	b.n	80002fe <getKeyInput+0x13a>
                }
            } else {
                TimerForKeyPress[i]--;
 80002c4:	4a1a      	ldr	r2, [pc, #104]	; (8000330 <getKeyInput+0x16c>)
 80002c6:	687b      	ldr	r3, [r7, #4]
 80002c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80002cc:	1e5a      	subs	r2, r3, #1
 80002ce:	4918      	ldr	r1, [pc, #96]	; (8000330 <getKeyInput+0x16c>)
 80002d0:	687b      	ldr	r3, [r7, #4]
 80002d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                if (TimerForKeyPress[i] == 0) {
 80002d6:	4a16      	ldr	r2, [pc, #88]	; (8000330 <getKeyInput+0x16c>)
 80002d8:	687b      	ldr	r3, [r7, #4]
 80002da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80002de:	2b00      	cmp	r3, #0
 80002e0:	d10d      	bne.n	80002fe <getKeyInput+0x13a>
                    if (KeyReg2[i] == PRESSED_STATE) {
 80002e2:	4a0f      	ldr	r2, [pc, #60]	; (8000320 <getKeyInput+0x15c>)
 80002e4:	687b      	ldr	r3, [r7, #4]
 80002e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80002ea:	2b00      	cmp	r3, #0
 80002ec:	d102      	bne.n	80002f4 <getKeyInput+0x130>
                        subKeyProcess(i);
 80002ee:	6878      	ldr	r0, [r7, #4]
 80002f0:	f000 f83a 	bl	8000368 <subKeyProcess>
                    }

                    TimerForKeyPress[i] = 200;
 80002f4:	4a0e      	ldr	r2, [pc, #56]	; (8000330 <getKeyInput+0x16c>)
 80002f6:	687b      	ldr	r3, [r7, #4]
 80002f8:	21c8      	movs	r1, #200	; 0xc8
 80002fa:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (int i = 1; i <= NO_BUTTONS; i++) {
 80002fe:	687b      	ldr	r3, [r7, #4]
 8000300:	3301      	adds	r3, #1
 8000302:	607b      	str	r3, [r7, #4]
 8000304:	687b      	ldr	r3, [r7, #4]
 8000306:	2b04      	cmp	r3, #4
 8000308:	f77f af62 	ble.w	80001d0 <getKeyInput+0xc>
                }
            }
        }
    }
}
 800030c:	bf00      	nop
 800030e:	bf00      	nop
 8000310:	3708      	adds	r7, #8
 8000312:	46bd      	mov	sp, r7
 8000314:	bd80      	pop	{r7, pc}
 8000316:	bf00      	nop
 8000318:	2000014c 	.word	0x2000014c
 800031c:	200000f0 	.word	0x200000f0
 8000320:	20000188 	.word	0x20000188
 8000324:	40010800 	.word	0x40010800
 8000328:	40010c00 	.word	0x40010c00
 800032c:	200000dc 	.word	0x200000dc
 8000330:	20000160 	.word	0x20000160

08000334 <isButtonPressed>:

int isButtonPressed(int index) {
 8000334:	b480      	push	{r7}
 8000336:	b083      	sub	sp, #12
 8000338:	af00      	add	r7, sp, #0
 800033a:	6078      	str	r0, [r7, #4]
//	if (index > NO_BUTTONS)
//		return 0;

	if (button_flag[index]) {
 800033c:	4a09      	ldr	r2, [pc, #36]	; (8000364 <isButtonPressed+0x30>)
 800033e:	687b      	ldr	r3, [r7, #4]
 8000340:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000344:	2b00      	cmp	r3, #0
 8000346:	d006      	beq.n	8000356 <isButtonPressed+0x22>
		button_flag[index] = 0;
 8000348:	4a06      	ldr	r2, [pc, #24]	; (8000364 <isButtonPressed+0x30>)
 800034a:	687b      	ldr	r3, [r7, #4]
 800034c:	2100      	movs	r1, #0
 800034e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		return 1;
 8000352:	2301      	movs	r3, #1
 8000354:	e000      	b.n	8000358 <isButtonPressed+0x24>
	}
	return 0;
 8000356:	2300      	movs	r3, #0
}
 8000358:	4618      	mov	r0, r3
 800035a:	370c      	adds	r7, #12
 800035c:	46bd      	mov	sp, r7
 800035e:	bc80      	pop	{r7}
 8000360:	4770      	bx	lr
 8000362:	bf00      	nop
 8000364:	20000174 	.word	0x20000174

08000368 <subKeyProcess>:

void subKeyProcess(int index) {
 8000368:	b480      	push	{r7}
 800036a:	b083      	sub	sp, #12
 800036c:	af00      	add	r7, sp, #0
 800036e:	6078      	str	r0, [r7, #4]
	button_flag[index] = 1;
 8000370:	4a04      	ldr	r2, [pc, #16]	; (8000384 <subKeyProcess+0x1c>)
 8000372:	687b      	ldr	r3, [r7, #4]
 8000374:	2101      	movs	r1, #1
 8000376:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 800037a:	bf00      	nop
 800037c:	370c      	adds	r7, #12
 800037e:	46bd      	mov	sp, r7
 8000380:	bc80      	pop	{r7}
 8000382:	4770      	bx	lr
 8000384:	20000174 	.word	0x20000174

08000388 <fsm_automatic_run>:
 *      Author: ProX
 */

#include "fsm_automatic.h"

void fsm_automatic_run(UART_HandleTypeDef huart2) {
 8000388:	b084      	sub	sp, #16
 800038a:	b580      	push	{r7, lr}
 800038c:	af00      	add	r7, sp, #0
 800038e:	f107 0c08 	add.w	ip, r7, #8
 8000392:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
    /* CHANGE TO MANUAL MODE WHEN BUTTON1 IS PRESSED */
    if (isButtonPressed(1)) {
 8000396:	2001      	movs	r0, #1
 8000398:	f7ff ffcc 	bl	8000334 <isButtonPressed>
 800039c:	4603      	mov	r3, r0
 800039e:	2b00      	cmp	r3, #0
 80003a0:	d006      	beq.n	80003b0 <fsm_automatic_run+0x28>
    	status = MANUAL_MODE;
 80003a2:	4bbc      	ldr	r3, [pc, #752]	; (8000694 <fsm_automatic_run+0x30c>)
 80003a4:	2203      	movs	r2, #3
 80003a6:	601a      	str	r2, [r3, #0]
		traffic_status = INIT;
 80003a8:	4bbb      	ldr	r3, [pc, #748]	; (8000698 <fsm_automatic_run+0x310>)
 80003aa:	2201      	movs	r2, #1
 80003ac:	601a      	str	r2, [r3, #0]
		return;
 80003ae:	e16c      	b.n	800068a <fsm_automatic_run+0x302>
    }

    switch (traffic_status) {
 80003b0:	4bb9      	ldr	r3, [pc, #740]	; (8000698 <fsm_automatic_run+0x310>)
 80003b2:	681b      	ldr	r3, [r3, #0]
 80003b4:	2b01      	cmp	r3, #1
 80003b6:	d04d      	beq.n	8000454 <fsm_automatic_run+0xcc>
 80003b8:	2b00      	cmp	r3, #0
 80003ba:	f340 8166 	ble.w	800068a <fsm_automatic_run+0x302>
 80003be:	2b50      	cmp	r3, #80	; 0x50
 80003c0:	f300 8163 	bgt.w	800068a <fsm_automatic_run+0x302>
 80003c4:	2b32      	cmp	r3, #50	; 0x32
 80003c6:	f2c0 8160 	blt.w	800068a <fsm_automatic_run+0x302>
 80003ca:	3b32      	subs	r3, #50	; 0x32
 80003cc:	2b1e      	cmp	r3, #30
 80003ce:	f200 815c 	bhi.w	800068a <fsm_automatic_run+0x302>
 80003d2:	a201      	add	r2, pc, #4	; (adr r2, 80003d8 <fsm_automatic_run+0x50>)
 80003d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80003d8:	080004df 	.word	0x080004df
 80003dc:	0800068b 	.word	0x0800068b
 80003e0:	0800068b 	.word	0x0800068b
 80003e4:	0800068b 	.word	0x0800068b
 80003e8:	0800068b 	.word	0x0800068b
 80003ec:	0800068b 	.word	0x0800068b
 80003f0:	0800068b 	.word	0x0800068b
 80003f4:	0800068b 	.word	0x0800068b
 80003f8:	0800068b 	.word	0x0800068b
 80003fc:	0800068b 	.word	0x0800068b
 8000400:	08000537 	.word	0x08000537
 8000404:	0800068b 	.word	0x0800068b
 8000408:	0800068b 	.word	0x0800068b
 800040c:	0800068b 	.word	0x0800068b
 8000410:	0800068b 	.word	0x0800068b
 8000414:	0800068b 	.word	0x0800068b
 8000418:	0800068b 	.word	0x0800068b
 800041c:	0800068b 	.word	0x0800068b
 8000420:	0800068b 	.word	0x0800068b
 8000424:	0800068b 	.word	0x0800068b
 8000428:	080005ab 	.word	0x080005ab
 800042c:	0800068b 	.word	0x0800068b
 8000430:	0800068b 	.word	0x0800068b
 8000434:	0800068b 	.word	0x0800068b
 8000438:	0800068b 	.word	0x0800068b
 800043c:	0800068b 	.word	0x0800068b
 8000440:	0800068b 	.word	0x0800068b
 8000444:	0800068b 	.word	0x0800068b
 8000448:	0800068b 	.word	0x0800068b
 800044c:	0800068b 	.word	0x0800068b
 8000450:	08000601 	.word	0x08000601
    case INIT:
    	/* UART COMMUNICATION */
    	HAL_UART_Transmit(&huart2, (void *)str, sprintf(str, "Mode: Automatic mode\r\n"), 1000);
 8000454:	4991      	ldr	r1, [pc, #580]	; (800069c <fsm_automatic_run+0x314>)
 8000456:	4892      	ldr	r0, [pc, #584]	; (80006a0 <fsm_automatic_run+0x318>)
 8000458:	f004 fb4a 	bl	8004af0 <siprintf>
 800045c:	4603      	mov	r3, r0
 800045e:	b29a      	uxth	r2, r3
 8000460:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000464:	498e      	ldr	r1, [pc, #568]	; (80006a0 <fsm_automatic_run+0x318>)
 8000466:	f107 0008 	add.w	r0, r7, #8
 800046a:	f003 fd50 	bl	8003f0e <HAL_UART_Transmit>

    	resetLights();
 800046e:	f000 fd4b 	bl	8000f08 <resetLights>
    	/* INACTIVE pedestrian light when in INIT state */
    	pedestrian_status = PEDESTRIAN_INACTIVE;
 8000472:	4b8c      	ldr	r3, [pc, #560]	; (80006a4 <fsm_automatic_run+0x31c>)
 8000474:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8000478:	601a      	str	r2, [r3, #0]

        traffic_status = RED_GREEN;
 800047a:	4b87      	ldr	r3, [pc, #540]	; (8000698 <fsm_automatic_run+0x310>)
 800047c:	2232      	movs	r2, #50	; 0x32
 800047e:	601a      	str	r2, [r3, #0]
        HAL_UART_Transmit(&huart2, (void *)str, sprintf(str, "RED   GREEN\r\n"), 1000);
 8000480:	4989      	ldr	r1, [pc, #548]	; (80006a8 <fsm_automatic_run+0x320>)
 8000482:	4887      	ldr	r0, [pc, #540]	; (80006a0 <fsm_automatic_run+0x318>)
 8000484:	f004 fb34 	bl	8004af0 <siprintf>
 8000488:	4603      	mov	r3, r0
 800048a:	b29a      	uxth	r2, r3
 800048c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000490:	4983      	ldr	r1, [pc, #524]	; (80006a0 <fsm_automatic_run+0x318>)
 8000492:	f107 0008 	add.w	r0, r7, #8
 8000496:	f003 fd3a 	bl	8003f0e <HAL_UART_Transmit>

        setTimer(1, green_counter);
 800049a:	4b84      	ldr	r3, [pc, #528]	; (80006ac <fsm_automatic_run+0x324>)
 800049c:	681b      	ldr	r3, [r3, #0]
 800049e:	4619      	mov	r1, r3
 80004a0:	2001      	movs	r0, #1
 80004a2:	f001 fbd3 	bl	8001c4c <setTimer>

		setTimer(3, 250); 		// timer 3 for counting light
 80004a6:	21fa      	movs	r1, #250	; 0xfa
 80004a8:	2003      	movs	r0, #3
 80004aa:	f001 fbcf 	bl	8001c4c <setTimer>

        counter_light_1 = red_counter / 1000;
 80004ae:	4b80      	ldr	r3, [pc, #512]	; (80006b0 <fsm_automatic_run+0x328>)
 80004b0:	681b      	ldr	r3, [r3, #0]
 80004b2:	4a80      	ldr	r2, [pc, #512]	; (80006b4 <fsm_automatic_run+0x32c>)
 80004b4:	fb82 1203 	smull	r1, r2, r2, r3
 80004b8:	1192      	asrs	r2, r2, #6
 80004ba:	17db      	asrs	r3, r3, #31
 80004bc:	1ad3      	subs	r3, r2, r3
 80004be:	4a7e      	ldr	r2, [pc, #504]	; (80006b8 <fsm_automatic_run+0x330>)
 80004c0:	6013      	str	r3, [r2, #0]
        counter_light_2 = green_counter / 1000;
 80004c2:	4b7a      	ldr	r3, [pc, #488]	; (80006ac <fsm_automatic_run+0x324>)
 80004c4:	681b      	ldr	r3, [r3, #0]
 80004c6:	4a7b      	ldr	r2, [pc, #492]	; (80006b4 <fsm_automatic_run+0x32c>)
 80004c8:	fb82 1203 	smull	r1, r2, r2, r3
 80004cc:	1192      	asrs	r2, r2, #6
 80004ce:	17db      	asrs	r3, r3, #31
 80004d0:	1ad3      	subs	r3, r2, r3
 80004d2:	4a7a      	ldr	r2, [pc, #488]	; (80006bc <fsm_automatic_run+0x334>)
 80004d4:	6013      	str	r3, [r2, #0]
        counter_lights = READ_UART;
 80004d6:	4b7a      	ldr	r3, [pc, #488]	; (80006c0 <fsm_automatic_run+0x338>)
 80004d8:	2264      	movs	r2, #100	; 0x64
 80004da:	601a      	str	r2, [r3, #0]

        break;
 80004dc:	e0d5      	b.n	800068a <fsm_automatic_run+0x302>

    case RED_GREEN:
    	setRedLight1(0);
 80004de:	2000      	movs	r0, #0
 80004e0:	f000 fd5e 	bl	8000fa0 <setRedLight1>
    	setGreenLight2(0);
 80004e4:	2000      	movs	r0, #0
 80004e6:	f000 fdd3 	bl	8001090 <setGreenLight2>

        if (timer_flag[1] == 1) {
 80004ea:	4b76      	ldr	r3, [pc, #472]	; (80006c4 <fsm_automatic_run+0x33c>)
 80004ec:	685b      	ldr	r3, [r3, #4]
 80004ee:	2b01      	cmp	r3, #1
 80004f0:	f040 80c4 	bne.w	800067c <fsm_automatic_run+0x2f4>
            traffic_status = RED_AMBER;
 80004f4:	4b68      	ldr	r3, [pc, #416]	; (8000698 <fsm_automatic_run+0x310>)
 80004f6:	223c      	movs	r2, #60	; 0x3c
 80004f8:	601a      	str	r2, [r3, #0]
            HAL_UART_Transmit(&huart2, (void *)str, sprintf(str, "RED   AMBER\r\n"), 1000);
 80004fa:	4973      	ldr	r1, [pc, #460]	; (80006c8 <fsm_automatic_run+0x340>)
 80004fc:	4868      	ldr	r0, [pc, #416]	; (80006a0 <fsm_automatic_run+0x318>)
 80004fe:	f004 faf7 	bl	8004af0 <siprintf>
 8000502:	4603      	mov	r3, r0
 8000504:	b29a      	uxth	r2, r3
 8000506:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800050a:	4965      	ldr	r1, [pc, #404]	; (80006a0 <fsm_automatic_run+0x318>)
 800050c:	f107 0008 	add.w	r0, r7, #8
 8000510:	f003 fcfd 	bl	8003f0e <HAL_UART_Transmit>
            setTimer(1, amber_counter);
 8000514:	4b6d      	ldr	r3, [pc, #436]	; (80006cc <fsm_automatic_run+0x344>)
 8000516:	681b      	ldr	r3, [r3, #0]
 8000518:	4619      	mov	r1, r3
 800051a:	2001      	movs	r0, #1
 800051c:	f001 fb96 	bl	8001c4c <setTimer>

            counter_light_2 = amber_counter / 1000;
 8000520:	4b6a      	ldr	r3, [pc, #424]	; (80006cc <fsm_automatic_run+0x344>)
 8000522:	681b      	ldr	r3, [r3, #0]
 8000524:	4a63      	ldr	r2, [pc, #396]	; (80006b4 <fsm_automatic_run+0x32c>)
 8000526:	fb82 1203 	smull	r1, r2, r2, r3
 800052a:	1192      	asrs	r2, r2, #6
 800052c:	17db      	asrs	r3, r3, #31
 800052e:	1ad3      	subs	r3, r2, r3
 8000530:	4a62      	ldr	r2, [pc, #392]	; (80006bc <fsm_automatic_run+0x334>)
 8000532:	6013      	str	r3, [r2, #0]
        }    

        break;
 8000534:	e0a2      	b.n	800067c <fsm_automatic_run+0x2f4>

    case RED_AMBER:
    	setRedLight1(0);
 8000536:	2000      	movs	r0, #0
 8000538:	f000 fd32 	bl	8000fa0 <setRedLight1>
    	setAmberLight2(0);
 800053c:	2000      	movs	r0, #0
 800053e:	f000 fdc5 	bl	80010cc <setAmberLight2>

        if (timer_flag[1] == 1) {
 8000542:	4b60      	ldr	r3, [pc, #384]	; (80006c4 <fsm_automatic_run+0x33c>)
 8000544:	685b      	ldr	r3, [r3, #4]
 8000546:	2b01      	cmp	r3, #1
 8000548:	f040 809a 	bne.w	8000680 <fsm_automatic_run+0x2f8>
            traffic_status = GREEN_RED;
 800054c:	4b52      	ldr	r3, [pc, #328]	; (8000698 <fsm_automatic_run+0x310>)
 800054e:	2246      	movs	r2, #70	; 0x46
 8000550:	601a      	str	r2, [r3, #0]
            HAL_UART_Transmit(&huart2, (void *)str, sprintf(str, "GREEN   RED\r\n"), 1000);
 8000552:	495f      	ldr	r1, [pc, #380]	; (80006d0 <fsm_automatic_run+0x348>)
 8000554:	4852      	ldr	r0, [pc, #328]	; (80006a0 <fsm_automatic_run+0x318>)
 8000556:	f004 facb 	bl	8004af0 <siprintf>
 800055a:	4603      	mov	r3, r0
 800055c:	b29a      	uxth	r2, r3
 800055e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000562:	494f      	ldr	r1, [pc, #316]	; (80006a0 <fsm_automatic_run+0x318>)
 8000564:	f107 0008 	add.w	r0, r7, #8
 8000568:	f003 fcd1 	bl	8003f0e <HAL_UART_Transmit>
            setTimer(1, green_counter);
 800056c:	4b4f      	ldr	r3, [pc, #316]	; (80006ac <fsm_automatic_run+0x324>)
 800056e:	681b      	ldr	r3, [r3, #0]
 8000570:	4619      	mov	r1, r3
 8000572:	2001      	movs	r0, #1
 8000574:	f001 fb6a 	bl	8001c4c <setTimer>

            counter_light_1 = green_counter / 1000;
 8000578:	4b4c      	ldr	r3, [pc, #304]	; (80006ac <fsm_automatic_run+0x324>)
 800057a:	681b      	ldr	r3, [r3, #0]
 800057c:	4a4d      	ldr	r2, [pc, #308]	; (80006b4 <fsm_automatic_run+0x32c>)
 800057e:	fb82 1203 	smull	r1, r2, r2, r3
 8000582:	1192      	asrs	r2, r2, #6
 8000584:	17db      	asrs	r3, r3, #31
 8000586:	1ad3      	subs	r3, r2, r3
 8000588:	4a4b      	ldr	r2, [pc, #300]	; (80006b8 <fsm_automatic_run+0x330>)
 800058a:	6013      	str	r3, [r2, #0]
            counter_light_2 = red_counter / 1000;
 800058c:	4b48      	ldr	r3, [pc, #288]	; (80006b0 <fsm_automatic_run+0x328>)
 800058e:	681b      	ldr	r3, [r3, #0]
 8000590:	4a48      	ldr	r2, [pc, #288]	; (80006b4 <fsm_automatic_run+0x32c>)
 8000592:	fb82 1203 	smull	r1, r2, r2, r3
 8000596:	1192      	asrs	r2, r2, #6
 8000598:	17db      	asrs	r3, r3, #31
 800059a:	1ad3      	subs	r3, r2, r3
 800059c:	4a47      	ldr	r2, [pc, #284]	; (80006bc <fsm_automatic_run+0x334>)
 800059e:	6013      	str	r3, [r2, #0]

            /* INACTIVE pedestrian light when traffic light is backing to GREEN_RED mode */
            pedestrian_status = PEDESTRIAN_INACTIVE;
 80005a0:	4b40      	ldr	r3, [pc, #256]	; (80006a4 <fsm_automatic_run+0x31c>)
 80005a2:	f44f 72c8 	mov.w	r2, #400	; 0x190
 80005a6:	601a      	str	r2, [r3, #0]
        }

        break;
 80005a8:	e06a      	b.n	8000680 <fsm_automatic_run+0x2f8>

    case GREEN_RED:
    	setGreenLight1(0);
 80005aa:	2000      	movs	r0, #0
 80005ac:	f000 fd16 	bl	8000fdc <setGreenLight1>
    	setRedLight2(0);
 80005b0:	2000      	movs	r0, #0
 80005b2:	f000 fd4f 	bl	8001054 <setRedLight2>

        if (timer_flag[1] == 1) {
 80005b6:	4b43      	ldr	r3, [pc, #268]	; (80006c4 <fsm_automatic_run+0x33c>)
 80005b8:	685b      	ldr	r3, [r3, #4]
 80005ba:	2b01      	cmp	r3, #1
 80005bc:	d162      	bne.n	8000684 <fsm_automatic_run+0x2fc>
            traffic_status = AMBER_RED;
 80005be:	4b36      	ldr	r3, [pc, #216]	; (8000698 <fsm_automatic_run+0x310>)
 80005c0:	2250      	movs	r2, #80	; 0x50
 80005c2:	601a      	str	r2, [r3, #0]
            HAL_UART_Transmit(&huart2, (void *)str, sprintf(str, "AMBER   RED\r\n"), 1000);
 80005c4:	4943      	ldr	r1, [pc, #268]	; (80006d4 <fsm_automatic_run+0x34c>)
 80005c6:	4836      	ldr	r0, [pc, #216]	; (80006a0 <fsm_automatic_run+0x318>)
 80005c8:	f004 fa92 	bl	8004af0 <siprintf>
 80005cc:	4603      	mov	r3, r0
 80005ce:	b29a      	uxth	r2, r3
 80005d0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80005d4:	4932      	ldr	r1, [pc, #200]	; (80006a0 <fsm_automatic_run+0x318>)
 80005d6:	f107 0008 	add.w	r0, r7, #8
 80005da:	f003 fc98 	bl	8003f0e <HAL_UART_Transmit>
            setTimer(1, amber_counter);
 80005de:	4b3b      	ldr	r3, [pc, #236]	; (80006cc <fsm_automatic_run+0x344>)
 80005e0:	681b      	ldr	r3, [r3, #0]
 80005e2:	4619      	mov	r1, r3
 80005e4:	2001      	movs	r0, #1
 80005e6:	f001 fb31 	bl	8001c4c <setTimer>

            counter_light_1 = amber_counter / 1000;
 80005ea:	4b38      	ldr	r3, [pc, #224]	; (80006cc <fsm_automatic_run+0x344>)
 80005ec:	681b      	ldr	r3, [r3, #0]
 80005ee:	4a31      	ldr	r2, [pc, #196]	; (80006b4 <fsm_automatic_run+0x32c>)
 80005f0:	fb82 1203 	smull	r1, r2, r2, r3
 80005f4:	1192      	asrs	r2, r2, #6
 80005f6:	17db      	asrs	r3, r3, #31
 80005f8:	1ad3      	subs	r3, r2, r3
 80005fa:	4a2f      	ldr	r2, [pc, #188]	; (80006b8 <fsm_automatic_run+0x330>)
 80005fc:	6013      	str	r3, [r2, #0]
        }

        break;
 80005fe:	e041      	b.n	8000684 <fsm_automatic_run+0x2fc>

    case AMBER_RED:
    	setAmberLight1(0);
 8000600:	2000      	movs	r0, #0
 8000602:	f000 fd09 	bl	8001018 <setAmberLight1>
    	setRedLight2(0);
 8000606:	2000      	movs	r0, #0
 8000608:	f000 fd24 	bl	8001054 <setRedLight2>

        if (timer_flag[1] == 1) {
 800060c:	4b2d      	ldr	r3, [pc, #180]	; (80006c4 <fsm_automatic_run+0x33c>)
 800060e:	685b      	ldr	r3, [r3, #4]
 8000610:	2b01      	cmp	r3, #1
 8000612:	d139      	bne.n	8000688 <fsm_automatic_run+0x300>
            traffic_status = RED_GREEN;
 8000614:	4b20      	ldr	r3, [pc, #128]	; (8000698 <fsm_automatic_run+0x310>)
 8000616:	2232      	movs	r2, #50	; 0x32
 8000618:	601a      	str	r2, [r3, #0]
            HAL_UART_Transmit(&huart2, (void *)str, sprintf(str, "RED   GREEN\r\n"), 1000);
 800061a:	4923      	ldr	r1, [pc, #140]	; (80006a8 <fsm_automatic_run+0x320>)
 800061c:	4820      	ldr	r0, [pc, #128]	; (80006a0 <fsm_automatic_run+0x318>)
 800061e:	f004 fa67 	bl	8004af0 <siprintf>
 8000622:	4603      	mov	r3, r0
 8000624:	b29a      	uxth	r2, r3
 8000626:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800062a:	491d      	ldr	r1, [pc, #116]	; (80006a0 <fsm_automatic_run+0x318>)
 800062c:	f107 0008 	add.w	r0, r7, #8
 8000630:	f003 fc6d 	bl	8003f0e <HAL_UART_Transmit>
            setTimer(1, green_counter);
 8000634:	4b1d      	ldr	r3, [pc, #116]	; (80006ac <fsm_automatic_run+0x324>)
 8000636:	681b      	ldr	r3, [r3, #0]
 8000638:	4619      	mov	r1, r3
 800063a:	2001      	movs	r0, #1
 800063c:	f001 fb06 	bl	8001c4c <setTimer>

            counter_light_1 = red_counter / 1000;
 8000640:	4b1b      	ldr	r3, [pc, #108]	; (80006b0 <fsm_automatic_run+0x328>)
 8000642:	681b      	ldr	r3, [r3, #0]
 8000644:	4a1b      	ldr	r2, [pc, #108]	; (80006b4 <fsm_automatic_run+0x32c>)
 8000646:	fb82 1203 	smull	r1, r2, r2, r3
 800064a:	1192      	asrs	r2, r2, #6
 800064c:	17db      	asrs	r3, r3, #31
 800064e:	1ad3      	subs	r3, r2, r3
 8000650:	4a19      	ldr	r2, [pc, #100]	; (80006b8 <fsm_automatic_run+0x330>)
 8000652:	6013      	str	r3, [r2, #0]
            counter_light_2 = green_counter / 1000;
 8000654:	4b15      	ldr	r3, [pc, #84]	; (80006ac <fsm_automatic_run+0x324>)
 8000656:	681b      	ldr	r3, [r3, #0]
 8000658:	4a16      	ldr	r2, [pc, #88]	; (80006b4 <fsm_automatic_run+0x32c>)
 800065a:	fb82 1203 	smull	r1, r2, r2, r3
 800065e:	1192      	asrs	r2, r2, #6
 8000660:	17db      	asrs	r3, r3, #31
 8000662:	1ad3      	subs	r3, r2, r3
 8000664:	4a15      	ldr	r2, [pc, #84]	; (80006bc <fsm_automatic_run+0x334>)
 8000666:	6013      	str	r3, [r2, #0]

            /* If the pedestrian light is PEDESTRIAN_RED, change to PEDESTRIAN_GREEN when the traffic light is backing to RED_GREEN mode */
            /* If the pedestrian light is INACTIVE => no change */
            if(pedestrian_status == PEDESTRIAN_RED){
 8000668:	4b0e      	ldr	r3, [pc, #56]	; (80006a4 <fsm_automatic_run+0x31c>)
 800066a:	681b      	ldr	r3, [r3, #0]
 800066c:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 8000670:	d10a      	bne.n	8000688 <fsm_automatic_run+0x300>
            	pedestrian_status = PEDESTRIAN_GREEN;
 8000672:	4b0c      	ldr	r3, [pc, #48]	; (80006a4 <fsm_automatic_run+0x31c>)
 8000674:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8000678:	601a      	str	r2, [r3, #0]
            }
        }
        break;
 800067a:	e005      	b.n	8000688 <fsm_automatic_run+0x300>
        break;
 800067c:	bf00      	nop
 800067e:	e004      	b.n	800068a <fsm_automatic_run+0x302>
        break;
 8000680:	bf00      	nop
 8000682:	e002      	b.n	800068a <fsm_automatic_run+0x302>
        break;
 8000684:	bf00      	nop
 8000686:	e000      	b.n	800068a <fsm_automatic_run+0x302>
        break;
 8000688:	bf00      	nop
    }
}
 800068a:	46bd      	mov	sp, r7
 800068c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000690:	b004      	add	sp, #16
 8000692:	4770      	bx	lr
 8000694:	20000000 	.word	0x20000000
 8000698:	2000000c 	.word	0x2000000c
 800069c:	080051f4 	.word	0x080051f4
 80006a0:	200001bc 	.word	0x200001bc
 80006a4:	20000004 	.word	0x20000004
 80006a8:	0800520c 	.word	0x0800520c
 80006ac:	20000018 	.word	0x20000018
 80006b0:	20000010 	.word	0x20000010
 80006b4:	10624dd3 	.word	0x10624dd3
 80006b8:	2000001c 	.word	0x2000001c
 80006bc:	20000020 	.word	0x20000020
 80006c0:	20000024 	.word	0x20000024
 80006c4:	200002a0 	.word	0x200002a0
 80006c8:	0800521c 	.word	0x0800521c
 80006cc:	20000014 	.word	0x20000014
 80006d0:	0800522c 	.word	0x0800522c
 80006d4:	0800523c 	.word	0x0800523c

080006d8 <fsm_manual_run>:

#include "fsm_manual.h"

int blink = 0;

void fsm_manual_run(UART_HandleTypeDef huart2) {
 80006d8:	b084      	sub	sp, #16
 80006da:	b580      	push	{r7, lr}
 80006dc:	af00      	add	r7, sp, #0
 80006de:	f107 0c08 	add.w	ip, r7, #8
 80006e2:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	/* OUT OF TIME FOR MANUAL EVENTS */
	if (timer_flag[1] == 1) {
 80006e6:	4ba3      	ldr	r3, [pc, #652]	; (8000974 <fsm_manual_run+0x29c>)
 80006e8:	685b      	ldr	r3, [r3, #4]
 80006ea:	2b01      	cmp	r3, #1
 80006ec:	d106      	bne.n	80006fc <fsm_manual_run+0x24>
		status = AUTOMATIC_MODE;
 80006ee:	4ba2      	ldr	r3, [pc, #648]	; (8000978 <fsm_manual_run+0x2a0>)
 80006f0:	2202      	movs	r2, #2
 80006f2:	601a      	str	r2, [r3, #0]
		traffic_status = INIT;
 80006f4:	4ba1      	ldr	r3, [pc, #644]	; (800097c <fsm_manual_run+0x2a4>)
 80006f6:	2201      	movs	r2, #1
 80006f8:	601a      	str	r2, [r3, #0]
		return;
 80006fa:	e2f0      	b.n	8000cde <fsm_manual_run+0x606>
	}

	if (timer_flag[2] == 1) { // using timer2 to blink the led
 80006fc:	4b9d      	ldr	r3, [pc, #628]	; (8000974 <fsm_manual_run+0x29c>)
 80006fe:	689b      	ldr	r3, [r3, #8]
 8000700:	2b01      	cmp	r3, #1
 8000702:	d10a      	bne.n	800071a <fsm_manual_run+0x42>
		blink = 1 - blink;
 8000704:	4b9e      	ldr	r3, [pc, #632]	; (8000980 <fsm_manual_run+0x2a8>)
 8000706:	681b      	ldr	r3, [r3, #0]
 8000708:	f1c3 0301 	rsb	r3, r3, #1
 800070c:	4a9c      	ldr	r2, [pc, #624]	; (8000980 <fsm_manual_run+0x2a8>)
 800070e:	6013      	str	r3, [r2, #0]
		setTimer(2, 500); // toggle every 500ms, this would get f = 2Hz for blinking the led
 8000710:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000714:	2002      	movs	r0, #2
 8000716:	f001 fa99 	bl	8001c4c <setTimer>
	}

	switch (traffic_status) {
 800071a:	4b98      	ldr	r3, [pc, #608]	; (800097c <fsm_manual_run+0x2a4>)
 800071c:	681b      	ldr	r3, [r3, #0]
 800071e:	3b01      	subs	r3, #1
 8000720:	2b03      	cmp	r3, #3
 8000722:	f200 82af 	bhi.w	8000c84 <fsm_manual_run+0x5ac>
 8000726:	a201      	add	r2, pc, #4	; (adr r2, 800072c <fsm_manual_run+0x54>)
 8000728:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800072c:	0800073d 	.word	0x0800073d
 8000730:	080007df 	.word	0x080007df
 8000734:	080009c9 	.word	0x080009c9
 8000738:	08000b6b 	.word	0x08000b6b
	case INIT:
		/* UART COMMUNICATION */
		HAL_UART_Transmit(&huart2, (void *)str, sprintf(str, "Mode: Manual mode\r\n"), 1000);
 800073c:	4991      	ldr	r1, [pc, #580]	; (8000984 <fsm_manual_run+0x2ac>)
 800073e:	4892      	ldr	r0, [pc, #584]	; (8000988 <fsm_manual_run+0x2b0>)
 8000740:	f004 f9d6 	bl	8004af0 <siprintf>
 8000744:	4603      	mov	r3, r0
 8000746:	b29a      	uxth	r2, r3
 8000748:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800074c:	498e      	ldr	r1, [pc, #568]	; (8000988 <fsm_manual_run+0x2b0>)
 800074e:	f107 0008 	add.w	r0, r7, #8
 8000752:	f003 fbdc 	bl	8003f0e <HAL_UART_Transmit>


		// change traffic state to MAN_RED when change from AUTOMATIC to MANUAL
		traffic_status = MAN_RED;
 8000756:	4b89      	ldr	r3, [pc, #548]	; (800097c <fsm_manual_run+0x2a4>)
 8000758:	2202      	movs	r2, #2
 800075a:	601a      	str	r2, [r3, #0]

		time_modify_counter = red_counter; // update temporary counter storing red led delay
 800075c:	4b8b      	ldr	r3, [pc, #556]	; (800098c <fsm_manual_run+0x2b4>)
 800075e:	681b      	ldr	r3, [r3, #0]
 8000760:	4a8b      	ldr	r2, [pc, #556]	; (8000990 <fsm_manual_run+0x2b8>)
 8000762:	6013      	str	r3, [r2, #0]
		counter_light_1 = red_counter / 1000; 		// counter light 1 show the value of current manual light
 8000764:	4b89      	ldr	r3, [pc, #548]	; (800098c <fsm_manual_run+0x2b4>)
 8000766:	681b      	ldr	r3, [r3, #0]
 8000768:	4a8a      	ldr	r2, [pc, #552]	; (8000994 <fsm_manual_run+0x2bc>)
 800076a:	fb82 1203 	smull	r1, r2, r2, r3
 800076e:	1192      	asrs	r2, r2, #6
 8000770:	17db      	asrs	r3, r3, #31
 8000772:	1ad3      	subs	r3, r2, r3
 8000774:	4a88      	ldr	r2, [pc, #544]	; (8000998 <fsm_manual_run+0x2c0>)
 8000776:	6013      	str	r3, [r2, #0]
		counter_light_2 = traffic_status;					// counter light 2 show the mode
 8000778:	4b80      	ldr	r3, [pc, #512]	; (800097c <fsm_manual_run+0x2a4>)
 800077a:	681b      	ldr	r3, [r3, #0]
 800077c:	4a87      	ldr	r2, [pc, #540]	; (800099c <fsm_manual_run+0x2c4>)
 800077e:	6013      	str	r3, [r2, #0]
		counter_lights = READ_UART;					// reset counter for switching 7-seg lights
 8000780:	4b87      	ldr	r3, [pc, #540]	; (80009a0 <fsm_manual_run+0x2c8>)
 8000782:	2264      	movs	r2, #100	; 0x64
 8000784:	601a      	str	r2, [r3, #0]

		setTimer(1, 5000);				// reuse timer 0 to 5 seconds for manual event
 8000786:	f241 3188 	movw	r1, #5000	; 0x1388
 800078a:	2001      	movs	r0, #1
 800078c:	f001 fa5e 	bl	8001c4c <setTimer>
		setTimer(2, 500); 				// set timer 1 for led blinking
 8000790:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000794:	2002      	movs	r0, #2
 8000796:	f001 fa59 	bl	8001c4c <setTimer>
		setTimer(3, 250);				// timer 3 still counting 7-seg light
 800079a:	21fa      	movs	r1, #250	; 0xfa
 800079c:	2003      	movs	r0, #3
 800079e:	f001 fa55 	bl	8001c4c <setTimer>

		/* UART COMMUNICATION */
		HAL_UART_Transmit(&huart2, (void *)str, sprintf(str, "Mode 2: Modifying RED\r\n"), 1000);
 80007a2:	4980      	ldr	r1, [pc, #512]	; (80009a4 <fsm_manual_run+0x2cc>)
 80007a4:	4878      	ldr	r0, [pc, #480]	; (8000988 <fsm_manual_run+0x2b0>)
 80007a6:	f004 f9a3 	bl	8004af0 <siprintf>
 80007aa:	4603      	mov	r3, r0
 80007ac:	b29a      	uxth	r2, r3
 80007ae:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80007b2:	4975      	ldr	r1, [pc, #468]	; (8000988 <fsm_manual_run+0x2b0>)
 80007b4:	f107 0008 	add.w	r0, r7, #8
 80007b8:	f003 fba9 	bl	8003f0e <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart2, (void *)str, sprintf(str, "Current time = %d\r\n", counter_light_1), 1000);
 80007bc:	4b76      	ldr	r3, [pc, #472]	; (8000998 <fsm_manual_run+0x2c0>)
 80007be:	681b      	ldr	r3, [r3, #0]
 80007c0:	461a      	mov	r2, r3
 80007c2:	4979      	ldr	r1, [pc, #484]	; (80009a8 <fsm_manual_run+0x2d0>)
 80007c4:	4870      	ldr	r0, [pc, #448]	; (8000988 <fsm_manual_run+0x2b0>)
 80007c6:	f004 f993 	bl	8004af0 <siprintf>
 80007ca:	4603      	mov	r3, r0
 80007cc:	b29a      	uxth	r2, r3
 80007ce:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80007d2:	496d      	ldr	r1, [pc, #436]	; (8000988 <fsm_manual_run+0x2b0>)
 80007d4:	f107 0008 	add.w	r0, r7, #8
 80007d8:	f003 fb99 	bl	8003f0e <HAL_UART_Transmit>

		break;
 80007dc:	e27f      	b.n	8000cde <fsm_manual_run+0x606>
	case MAN_RED:
		/* BLINK LEDs */
		setRedLight1(blink);
 80007de:	4b68      	ldr	r3, [pc, #416]	; (8000980 <fsm_manual_run+0x2a8>)
 80007e0:	681b      	ldr	r3, [r3, #0]
 80007e2:	4618      	mov	r0, r3
 80007e4:	f000 fbdc 	bl	8000fa0 <setRedLight1>
		setRedLight2(blink);
 80007e8:	4b65      	ldr	r3, [pc, #404]	; (8000980 <fsm_manual_run+0x2a8>)
 80007ea:	681b      	ldr	r3, [r3, #0]
 80007ec:	4618      	mov	r0, r3
 80007ee:	f000 fc31 	bl	8001054 <setRedLight2>

		/* CHANGE MODE = 3 (MAN_AMBER) WHEN BUTTON1 IS PRESSED */
		if (isButtonPressed(1)) {
 80007f2:	2001      	movs	r0, #1
 80007f4:	f7ff fd9e 	bl	8000334 <isButtonPressed>
 80007f8:	4603      	mov	r3, r0
 80007fa:	2b00      	cmp	r3, #0
 80007fc:	d042      	beq.n	8000884 <fsm_manual_run+0x1ac>
			traffic_status = MAN_AMBER;
 80007fe:	4b5f      	ldr	r3, [pc, #380]	; (800097c <fsm_manual_run+0x2a4>)
 8000800:	2203      	movs	r2, #3
 8000802:	601a      	str	r2, [r3, #0]

			time_modify_counter = amber_counter;	// update temporary counter storing red led delay
 8000804:	4b69      	ldr	r3, [pc, #420]	; (80009ac <fsm_manual_run+0x2d4>)
 8000806:	681b      	ldr	r3, [r3, #0]
 8000808:	4a61      	ldr	r2, [pc, #388]	; (8000990 <fsm_manual_run+0x2b8>)
 800080a:	6013      	str	r3, [r2, #0]
			counter_light_1 = amber_counter / 1000;	// counter light 1 show the value of current manual light
 800080c:	4b67      	ldr	r3, [pc, #412]	; (80009ac <fsm_manual_run+0x2d4>)
 800080e:	681b      	ldr	r3, [r3, #0]
 8000810:	4a60      	ldr	r2, [pc, #384]	; (8000994 <fsm_manual_run+0x2bc>)
 8000812:	fb82 1203 	smull	r1, r2, r2, r3
 8000816:	1192      	asrs	r2, r2, #6
 8000818:	17db      	asrs	r3, r3, #31
 800081a:	1ad3      	subs	r3, r2, r3
 800081c:	4a5e      	ldr	r2, [pc, #376]	; (8000998 <fsm_manual_run+0x2c0>)
 800081e:	6013      	str	r3, [r2, #0]
			counter_light_2 = traffic_status;				// counter light 2 show the mode
 8000820:	4b56      	ldr	r3, [pc, #344]	; (800097c <fsm_manual_run+0x2a4>)
 8000822:	681b      	ldr	r3, [r3, #0]
 8000824:	4a5d      	ldr	r2, [pc, #372]	; (800099c <fsm_manual_run+0x2c4>)
 8000826:	6013      	str	r3, [r2, #0]
			counter_lights = READ_UART;				// reset counter for switching 7-seg lights
 8000828:	4b5d      	ldr	r3, [pc, #372]	; (80009a0 <fsm_manual_run+0x2c8>)
 800082a:	2264      	movs	r2, #100	; 0x64
 800082c:	601a      	str	r2, [r3, #0]

			setTimer(1, 5000);			// reuse timer 0 to 5 seconds for manual event
 800082e:	f241 3188 	movw	r1, #5000	; 0x1388
 8000832:	2001      	movs	r0, #1
 8000834:	f001 fa0a 	bl	8001c4c <setTimer>
			setTimer(2, 500); 			// set timer 1 for led blinking
 8000838:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800083c:	2002      	movs	r0, #2
 800083e:	f001 fa05 	bl	8001c4c <setTimer>
			setTimer(3, 250);			// timer 3 still counting 7-seg light
 8000842:	21fa      	movs	r1, #250	; 0xfa
 8000844:	2003      	movs	r0, #3
 8000846:	f001 fa01 	bl	8001c4c <setTimer>

			/* UART COMMUNICATION */
			HAL_UART_Transmit(&huart2, (void *)str, sprintf(str, "Mode 3: Modifying AMBER\r\n"), 1000);
 800084a:	4959      	ldr	r1, [pc, #356]	; (80009b0 <fsm_manual_run+0x2d8>)
 800084c:	484e      	ldr	r0, [pc, #312]	; (8000988 <fsm_manual_run+0x2b0>)
 800084e:	f004 f94f 	bl	8004af0 <siprintf>
 8000852:	4603      	mov	r3, r0
 8000854:	b29a      	uxth	r2, r3
 8000856:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800085a:	494b      	ldr	r1, [pc, #300]	; (8000988 <fsm_manual_run+0x2b0>)
 800085c:	f107 0008 	add.w	r0, r7, #8
 8000860:	f003 fb55 	bl	8003f0e <HAL_UART_Transmit>
			HAL_UART_Transmit(&huart2, (void *)str, sprintf(str, "Current time = %d\r\n", counter_light_1), 1000);
 8000864:	4b4c      	ldr	r3, [pc, #304]	; (8000998 <fsm_manual_run+0x2c0>)
 8000866:	681b      	ldr	r3, [r3, #0]
 8000868:	461a      	mov	r2, r3
 800086a:	494f      	ldr	r1, [pc, #316]	; (80009a8 <fsm_manual_run+0x2d0>)
 800086c:	4846      	ldr	r0, [pc, #280]	; (8000988 <fsm_manual_run+0x2b0>)
 800086e:	f004 f93f 	bl	8004af0 <siprintf>
 8000872:	4603      	mov	r3, r0
 8000874:	b29a      	uxth	r2, r3
 8000876:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800087a:	4943      	ldr	r1, [pc, #268]	; (8000988 <fsm_manual_run+0x2b0>)
 800087c:	f107 0008 	add.w	r0, r7, #8
 8000880:	f003 fb45 	bl	8003f0e <HAL_UART_Transmit>
		}

		if (isButtonPressed(2) == 1) { // increasing 7-segment light counter
 8000884:	2002      	movs	r0, #2
 8000886:	f7ff fd55 	bl	8000334 <isButtonPressed>
 800088a:	4603      	mov	r3, r0
 800088c:	2b01      	cmp	r3, #1
 800088e:	d129      	bne.n	80008e4 <fsm_manual_run+0x20c>
			time_modify_counter += UPDATED_TIME;
 8000890:	4b3f      	ldr	r3, [pc, #252]	; (8000990 <fsm_manual_run+0x2b8>)
 8000892:	681b      	ldr	r3, [r3, #0]
 8000894:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 8000898:	4a3d      	ldr	r2, [pc, #244]	; (8000990 <fsm_manual_run+0x2b8>)
 800089a:	6013      	str	r3, [r2, #0]
			HAL_UART_Transmit(&huart2, (void *)str, sprintf(str, "Updated time = %d\r\n", time_modify_counter / 1000), 1000);
 800089c:	4b3c      	ldr	r3, [pc, #240]	; (8000990 <fsm_manual_run+0x2b8>)
 800089e:	681b      	ldr	r3, [r3, #0]
 80008a0:	4a3c      	ldr	r2, [pc, #240]	; (8000994 <fsm_manual_run+0x2bc>)
 80008a2:	fb82 1203 	smull	r1, r2, r2, r3
 80008a6:	1192      	asrs	r2, r2, #6
 80008a8:	17db      	asrs	r3, r3, #31
 80008aa:	1ad3      	subs	r3, r2, r3
 80008ac:	461a      	mov	r2, r3
 80008ae:	4941      	ldr	r1, [pc, #260]	; (80009b4 <fsm_manual_run+0x2dc>)
 80008b0:	4835      	ldr	r0, [pc, #212]	; (8000988 <fsm_manual_run+0x2b0>)
 80008b2:	f004 f91d 	bl	8004af0 <siprintf>
 80008b6:	4603      	mov	r3, r0
 80008b8:	b29a      	uxth	r2, r3
 80008ba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80008be:	4932      	ldr	r1, [pc, #200]	; (8000988 <fsm_manual_run+0x2b0>)
 80008c0:	f107 0008 	add.w	r0, r7, #8
 80008c4:	f003 fb23 	bl	8003f0e <HAL_UART_Transmit>
			if (time_modify_counter > MAX_TIME)
 80008c8:	4b31      	ldr	r3, [pc, #196]	; (8000990 <fsm_manual_run+0x2b8>)
 80008ca:	681b      	ldr	r3, [r3, #0]
 80008cc:	4a3a      	ldr	r2, [pc, #232]	; (80009b8 <fsm_manual_run+0x2e0>)
 80008ce:	4293      	cmp	r3, r2
 80008d0:	dd03      	ble.n	80008da <fsm_manual_run+0x202>
				time_modify_counter = 1000; // 1 second
 80008d2:	4b2f      	ldr	r3, [pc, #188]	; (8000990 <fsm_manual_run+0x2b8>)
 80008d4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80008d8:	601a      	str	r2, [r3, #0]
			setTimer(1, 5000); // set 5 seconds for manual events
 80008da:	f241 3188 	movw	r1, #5000	; 0x1388
 80008de:	2001      	movs	r0, #1
 80008e0:	f001 f9b4 	bl	8001c4c <setTimer>
		}

		if (isButtonPressed(3) == 1) { // set the new value for 7-segment light counter
 80008e4:	2003      	movs	r0, #3
 80008e6:	f7ff fd25 	bl	8000334 <isButtonPressed>
 80008ea:	4603      	mov	r3, r0
 80008ec:	2b01      	cmp	r3, #1
 80008ee:	f040 81cb 	bne.w	8000c88 <fsm_manual_run+0x5b0>
			red_counter = time_modify_counter;
 80008f2:	4b27      	ldr	r3, [pc, #156]	; (8000990 <fsm_manual_run+0x2b8>)
 80008f4:	681b      	ldr	r3, [r3, #0]
 80008f6:	4a25      	ldr	r2, [pc, #148]	; (800098c <fsm_manual_run+0x2b4>)
 80008f8:	6013      	str	r3, [r2, #0]
			green_counter = red_counter - amber_counter;
 80008fa:	4b24      	ldr	r3, [pc, #144]	; (800098c <fsm_manual_run+0x2b4>)
 80008fc:	681a      	ldr	r2, [r3, #0]
 80008fe:	4b2b      	ldr	r3, [pc, #172]	; (80009ac <fsm_manual_run+0x2d4>)
 8000900:	681b      	ldr	r3, [r3, #0]
 8000902:	1ad3      	subs	r3, r2, r3
 8000904:	4a2d      	ldr	r2, [pc, #180]	; (80009bc <fsm_manual_run+0x2e4>)
 8000906:	6013      	str	r3, [r2, #0]
			setTimer(1, 5000);								// set 5 seconds for manual events
 8000908:	f241 3188 	movw	r1, #5000	; 0x1388
 800090c:	2001      	movs	r0, #1
 800090e:	f001 f99d 	bl	8001c4c <setTimer>
			counter_light_1 = red_counter / 1000; // counter light 1 show the value of current manual light
 8000912:	4b1e      	ldr	r3, [pc, #120]	; (800098c <fsm_manual_run+0x2b4>)
 8000914:	681b      	ldr	r3, [r3, #0]
 8000916:	4a1f      	ldr	r2, [pc, #124]	; (8000994 <fsm_manual_run+0x2bc>)
 8000918:	fb82 1203 	smull	r1, r2, r2, r3
 800091c:	1192      	asrs	r2, r2, #6
 800091e:	17db      	asrs	r3, r3, #31
 8000920:	1ad3      	subs	r3, r2, r3
 8000922:	4a1d      	ldr	r2, [pc, #116]	; (8000998 <fsm_manual_run+0x2c0>)
 8000924:	6013      	str	r3, [r2, #0]
			counter_lights = READ_UART;								// reset counter for switching 7-seg lights
 8000926:	4b1e      	ldr	r3, [pc, #120]	; (80009a0 <fsm_manual_run+0x2c8>)
 8000928:	2264      	movs	r2, #100	; 0x64
 800092a:	601a      	str	r2, [r3, #0]

			status = AUTOMATIC_MODE;
 800092c:	4b12      	ldr	r3, [pc, #72]	; (8000978 <fsm_manual_run+0x2a0>)
 800092e:	2202      	movs	r2, #2
 8000930:	601a      	str	r2, [r3, #0]
			traffic_status = INIT;
 8000932:	4b12      	ldr	r3, [pc, #72]	; (800097c <fsm_manual_run+0x2a4>)
 8000934:	2201      	movs	r2, #1
 8000936:	601a      	str	r2, [r3, #0]

			/* UART COMMUNICATION */
			HAL_UART_Transmit(&huart2, (void *)str, sprintf(str, "Upon update:\r\n"), 1000);
 8000938:	4921      	ldr	r1, [pc, #132]	; (80009c0 <fsm_manual_run+0x2e8>)
 800093a:	4813      	ldr	r0, [pc, #76]	; (8000988 <fsm_manual_run+0x2b0>)
 800093c:	f004 f8d8 	bl	8004af0 <siprintf>
 8000940:	4603      	mov	r3, r0
 8000942:	b29a      	uxth	r2, r3
 8000944:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000948:	490f      	ldr	r1, [pc, #60]	; (8000988 <fsm_manual_run+0x2b0>)
 800094a:	f107 0008 	add.w	r0, r7, #8
 800094e:	f003 fade 	bl	8003f0e <HAL_UART_Transmit>
			HAL_UART_Transmit(&huart2, (void *)str, sprintf(str, "RED counter = %d\r\n", counter_light_1), 1000);
 8000952:	4b11      	ldr	r3, [pc, #68]	; (8000998 <fsm_manual_run+0x2c0>)
 8000954:	681b      	ldr	r3, [r3, #0]
 8000956:	461a      	mov	r2, r3
 8000958:	491a      	ldr	r1, [pc, #104]	; (80009c4 <fsm_manual_run+0x2ec>)
 800095a:	480b      	ldr	r0, [pc, #44]	; (8000988 <fsm_manual_run+0x2b0>)
 800095c:	f004 f8c8 	bl	8004af0 <siprintf>
 8000960:	4603      	mov	r3, r0
 8000962:	b29a      	uxth	r2, r3
 8000964:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000968:	4907      	ldr	r1, [pc, #28]	; (8000988 <fsm_manual_run+0x2b0>)
 800096a:	f107 0008 	add.w	r0, r7, #8
 800096e:	f003 face 	bl	8003f0e <HAL_UART_Transmit>
		}
		break;
 8000972:	e189      	b.n	8000c88 <fsm_manual_run+0x5b0>
 8000974:	200002a0 	.word	0x200002a0
 8000978:	20000000 	.word	0x20000000
 800097c:	2000000c 	.word	0x2000000c
 8000980:	200000b8 	.word	0x200000b8
 8000984:	0800524c 	.word	0x0800524c
 8000988:	200001bc 	.word	0x200001bc
 800098c:	20000010 	.word	0x20000010
 8000990:	200000c4 	.word	0x200000c4
 8000994:	10624dd3 	.word	0x10624dd3
 8000998:	2000001c 	.word	0x2000001c
 800099c:	20000020 	.word	0x20000020
 80009a0:	20000024 	.word	0x20000024
 80009a4:	08005260 	.word	0x08005260
 80009a8:	08005278 	.word	0x08005278
 80009ac:	20000014 	.word	0x20000014
 80009b0:	0800528c 	.word	0x0800528c
 80009b4:	080052a8 	.word	0x080052a8
 80009b8:	000182b8 	.word	0x000182b8
 80009bc:	20000018 	.word	0x20000018
 80009c0:	080052bc 	.word	0x080052bc
 80009c4:	080052cc 	.word	0x080052cc

	case MAN_AMBER:
		/* BLINK LEDs */
		setAmberLight1(blink);
 80009c8:	4bb1      	ldr	r3, [pc, #708]	; (8000c90 <fsm_manual_run+0x5b8>)
 80009ca:	681b      	ldr	r3, [r3, #0]
 80009cc:	4618      	mov	r0, r3
 80009ce:	f000 fb23 	bl	8001018 <setAmberLight1>
		setAmberLight2(blink);
 80009d2:	4baf      	ldr	r3, [pc, #700]	; (8000c90 <fsm_manual_run+0x5b8>)
 80009d4:	681b      	ldr	r3, [r3, #0]
 80009d6:	4618      	mov	r0, r3
 80009d8:	f000 fb78 	bl	80010cc <setAmberLight2>

		/* CHANGE MODE = 4 (MAN_GREEN) WHEN BUTTON1 IS PRESSED */
		if (isButtonPressed(1)) {
 80009dc:	2001      	movs	r0, #1
 80009de:	f7ff fca9 	bl	8000334 <isButtonPressed>
 80009e2:	4603      	mov	r3, r0
 80009e4:	2b00      	cmp	r3, #0
 80009e6:	d048      	beq.n	8000a7a <fsm_manual_run+0x3a2>
			traffic_status = MAN_GREEN;
 80009e8:	4baa      	ldr	r3, [pc, #680]	; (8000c94 <fsm_manual_run+0x5bc>)
 80009ea:	2204      	movs	r2, #4
 80009ec:	601a      	str	r2, [r3, #0]

			time_modify_counter = green_counter / 1000;	// update temporary counter storing red led delay
 80009ee:	4baa      	ldr	r3, [pc, #680]	; (8000c98 <fsm_manual_run+0x5c0>)
 80009f0:	681b      	ldr	r3, [r3, #0]
 80009f2:	4aaa      	ldr	r2, [pc, #680]	; (8000c9c <fsm_manual_run+0x5c4>)
 80009f4:	fb82 1203 	smull	r1, r2, r2, r3
 80009f8:	1192      	asrs	r2, r2, #6
 80009fa:	17db      	asrs	r3, r3, #31
 80009fc:	1ad3      	subs	r3, r2, r3
 80009fe:	4aa8      	ldr	r2, [pc, #672]	; (8000ca0 <fsm_manual_run+0x5c8>)
 8000a00:	6013      	str	r3, [r2, #0]
			counter_light_1 = green_counter / 1000;			// counter light 1 show the value of current manual light
 8000a02:	4ba5      	ldr	r3, [pc, #660]	; (8000c98 <fsm_manual_run+0x5c0>)
 8000a04:	681b      	ldr	r3, [r3, #0]
 8000a06:	4aa5      	ldr	r2, [pc, #660]	; (8000c9c <fsm_manual_run+0x5c4>)
 8000a08:	fb82 1203 	smull	r1, r2, r2, r3
 8000a0c:	1192      	asrs	r2, r2, #6
 8000a0e:	17db      	asrs	r3, r3, #31
 8000a10:	1ad3      	subs	r3, r2, r3
 8000a12:	4aa4      	ldr	r2, [pc, #656]	; (8000ca4 <fsm_manual_run+0x5cc>)
 8000a14:	6013      	str	r3, [r2, #0]
			counter_light_2 = traffic_status;						// counter light 2 show the mode
 8000a16:	4b9f      	ldr	r3, [pc, #636]	; (8000c94 <fsm_manual_run+0x5bc>)
 8000a18:	681b      	ldr	r3, [r3, #0]
 8000a1a:	4aa3      	ldr	r2, [pc, #652]	; (8000ca8 <fsm_manual_run+0x5d0>)
 8000a1c:	6013      	str	r3, [r2, #0]
			counter_lights = READ_UART;						// reset counter for switching 7-seg lights
 8000a1e:	4ba3      	ldr	r3, [pc, #652]	; (8000cac <fsm_manual_run+0x5d4>)
 8000a20:	2264      	movs	r2, #100	; 0x64
 8000a22:	601a      	str	r2, [r3, #0]

			setTimer(1, 5000);				// reuse timer 0 to 5 seconds for manual event
 8000a24:	f241 3188 	movw	r1, #5000	; 0x1388
 8000a28:	2001      	movs	r0, #1
 8000a2a:	f001 f90f 	bl	8001c4c <setTimer>
			setTimer(2, 500); 				// set timer 1 for led blinking
 8000a2e:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000a32:	2002      	movs	r0, #2
 8000a34:	f001 f90a 	bl	8001c4c <setTimer>
			setTimer(3, 250);				// timer 3 still counting 7-seg light
 8000a38:	21fa      	movs	r1, #250	; 0xfa
 8000a3a:	2003      	movs	r0, #3
 8000a3c:	f001 f906 	bl	8001c4c <setTimer>

			/* UART COMMUNICATION */
			HAL_UART_Transmit(&huart2, (void *)str, sprintf(str, "Mode 4: Modifying GREEN\r\n"), 1000);
 8000a40:	499b      	ldr	r1, [pc, #620]	; (8000cb0 <fsm_manual_run+0x5d8>)
 8000a42:	489c      	ldr	r0, [pc, #624]	; (8000cb4 <fsm_manual_run+0x5dc>)
 8000a44:	f004 f854 	bl	8004af0 <siprintf>
 8000a48:	4603      	mov	r3, r0
 8000a4a:	b29a      	uxth	r2, r3
 8000a4c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000a50:	4998      	ldr	r1, [pc, #608]	; (8000cb4 <fsm_manual_run+0x5dc>)
 8000a52:	f107 0008 	add.w	r0, r7, #8
 8000a56:	f003 fa5a 	bl	8003f0e <HAL_UART_Transmit>
			HAL_UART_Transmit(&huart2, (void *)str, sprintf(str, "Current time = %d\r\n", counter_light_1), 1000);
 8000a5a:	4b92      	ldr	r3, [pc, #584]	; (8000ca4 <fsm_manual_run+0x5cc>)
 8000a5c:	681b      	ldr	r3, [r3, #0]
 8000a5e:	461a      	mov	r2, r3
 8000a60:	4995      	ldr	r1, [pc, #596]	; (8000cb8 <fsm_manual_run+0x5e0>)
 8000a62:	4894      	ldr	r0, [pc, #592]	; (8000cb4 <fsm_manual_run+0x5dc>)
 8000a64:	f004 f844 	bl	8004af0 <siprintf>
 8000a68:	4603      	mov	r3, r0
 8000a6a:	b29a      	uxth	r2, r3
 8000a6c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000a70:	4990      	ldr	r1, [pc, #576]	; (8000cb4 <fsm_manual_run+0x5dc>)
 8000a72:	f107 0008 	add.w	r0, r7, #8
 8000a76:	f003 fa4a 	bl	8003f0e <HAL_UART_Transmit>
		}

		if (isButtonPressed(2) == 1) { // increasing 7-segment light counter
 8000a7a:	2002      	movs	r0, #2
 8000a7c:	f7ff fc5a 	bl	8000334 <isButtonPressed>
 8000a80:	4603      	mov	r3, r0
 8000a82:	2b01      	cmp	r3, #1
 8000a84:	d129      	bne.n	8000ada <fsm_manual_run+0x402>
			time_modify_counter += UPDATED_TIME;
 8000a86:	4b86      	ldr	r3, [pc, #536]	; (8000ca0 <fsm_manual_run+0x5c8>)
 8000a88:	681b      	ldr	r3, [r3, #0]
 8000a8a:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 8000a8e:	4a84      	ldr	r2, [pc, #528]	; (8000ca0 <fsm_manual_run+0x5c8>)
 8000a90:	6013      	str	r3, [r2, #0]
			HAL_UART_Transmit(&huart2, (void *)str, sprintf(str, "Updated time = %d\r\n", time_modify_counter / 1000), 1000);
 8000a92:	4b83      	ldr	r3, [pc, #524]	; (8000ca0 <fsm_manual_run+0x5c8>)
 8000a94:	681b      	ldr	r3, [r3, #0]
 8000a96:	4a81      	ldr	r2, [pc, #516]	; (8000c9c <fsm_manual_run+0x5c4>)
 8000a98:	fb82 1203 	smull	r1, r2, r2, r3
 8000a9c:	1192      	asrs	r2, r2, #6
 8000a9e:	17db      	asrs	r3, r3, #31
 8000aa0:	1ad3      	subs	r3, r2, r3
 8000aa2:	461a      	mov	r2, r3
 8000aa4:	4985      	ldr	r1, [pc, #532]	; (8000cbc <fsm_manual_run+0x5e4>)
 8000aa6:	4883      	ldr	r0, [pc, #524]	; (8000cb4 <fsm_manual_run+0x5dc>)
 8000aa8:	f004 f822 	bl	8004af0 <siprintf>
 8000aac:	4603      	mov	r3, r0
 8000aae:	b29a      	uxth	r2, r3
 8000ab0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ab4:	497f      	ldr	r1, [pc, #508]	; (8000cb4 <fsm_manual_run+0x5dc>)
 8000ab6:	f107 0008 	add.w	r0, r7, #8
 8000aba:	f003 fa28 	bl	8003f0e <HAL_UART_Transmit>
			if (time_modify_counter > MAX_TIME)
 8000abe:	4b78      	ldr	r3, [pc, #480]	; (8000ca0 <fsm_manual_run+0x5c8>)
 8000ac0:	681b      	ldr	r3, [r3, #0]
 8000ac2:	4a7f      	ldr	r2, [pc, #508]	; (8000cc0 <fsm_manual_run+0x5e8>)
 8000ac4:	4293      	cmp	r3, r2
 8000ac6:	dd03      	ble.n	8000ad0 <fsm_manual_run+0x3f8>
				time_modify_counter = 1000; // 1 second
 8000ac8:	4b75      	ldr	r3, [pc, #468]	; (8000ca0 <fsm_manual_run+0x5c8>)
 8000aca:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000ace:	601a      	str	r2, [r3, #0]
			setTimer(1, 5000); // set 5 seconds for manual events
 8000ad0:	f241 3188 	movw	r1, #5000	; 0x1388
 8000ad4:	2001      	movs	r0, #1
 8000ad6:	f001 f8b9 	bl	8001c4c <setTimer>
		}

		if (isButtonPressed(3) == 1) { // set the new value for 7-segment light counter
 8000ada:	2003      	movs	r0, #3
 8000adc:	f7ff fc2a 	bl	8000334 <isButtonPressed>
 8000ae0:	4603      	mov	r3, r0
 8000ae2:	2b01      	cmp	r3, #1
 8000ae4:	f040 80d2 	bne.w	8000c8c <fsm_manual_run+0x5b4>
			amber_counter = time_modify_counter;
 8000ae8:	4b6d      	ldr	r3, [pc, #436]	; (8000ca0 <fsm_manual_run+0x5c8>)
 8000aea:	681b      	ldr	r3, [r3, #0]
 8000aec:	4a75      	ldr	r2, [pc, #468]	; (8000cc4 <fsm_manual_run+0x5ec>)
 8000aee:	6013      	str	r3, [r2, #0]
			red_counter = amber_counter + green_counter;
 8000af0:	4b74      	ldr	r3, [pc, #464]	; (8000cc4 <fsm_manual_run+0x5ec>)
 8000af2:	681a      	ldr	r2, [r3, #0]
 8000af4:	4b68      	ldr	r3, [pc, #416]	; (8000c98 <fsm_manual_run+0x5c0>)
 8000af6:	681b      	ldr	r3, [r3, #0]
 8000af8:	4413      	add	r3, r2
 8000afa:	4a73      	ldr	r2, [pc, #460]	; (8000cc8 <fsm_manual_run+0x5f0>)
 8000afc:	6013      	str	r3, [r2, #0]
			setTimer(1, 5000);									// set 5 seconds for manual events
 8000afe:	f241 3188 	movw	r1, #5000	; 0x1388
 8000b02:	2001      	movs	r0, #1
 8000b04:	f001 f8a2 	bl	8001c4c <setTimer>
			counter_light_1 = amber_counter / 1000; // counter light 1 show the value of current manual light
 8000b08:	4b6e      	ldr	r3, [pc, #440]	; (8000cc4 <fsm_manual_run+0x5ec>)
 8000b0a:	681b      	ldr	r3, [r3, #0]
 8000b0c:	4a63      	ldr	r2, [pc, #396]	; (8000c9c <fsm_manual_run+0x5c4>)
 8000b0e:	fb82 1203 	smull	r1, r2, r2, r3
 8000b12:	1192      	asrs	r2, r2, #6
 8000b14:	17db      	asrs	r3, r3, #31
 8000b16:	1ad3      	subs	r3, r2, r3
 8000b18:	4a62      	ldr	r2, [pc, #392]	; (8000ca4 <fsm_manual_run+0x5cc>)
 8000b1a:	6013      	str	r3, [r2, #0]
			counter_lights = READ_UART;									// reset counter for switching 7-seg lights
 8000b1c:	4b63      	ldr	r3, [pc, #396]	; (8000cac <fsm_manual_run+0x5d4>)
 8000b1e:	2264      	movs	r2, #100	; 0x64
 8000b20:	601a      	str	r2, [r3, #0]

			status = AUTOMATIC_MODE;
 8000b22:	4b6a      	ldr	r3, [pc, #424]	; (8000ccc <fsm_manual_run+0x5f4>)
 8000b24:	2202      	movs	r2, #2
 8000b26:	601a      	str	r2, [r3, #0]
			traffic_status = INIT;
 8000b28:	4b5a      	ldr	r3, [pc, #360]	; (8000c94 <fsm_manual_run+0x5bc>)
 8000b2a:	2201      	movs	r2, #1
 8000b2c:	601a      	str	r2, [r3, #0]

			/* UART COMMUNICATION */
			HAL_UART_Transmit(&huart2, (void *)str, sprintf(str, "Upon update:\r\n"), 1000);
 8000b2e:	4968      	ldr	r1, [pc, #416]	; (8000cd0 <fsm_manual_run+0x5f8>)
 8000b30:	4860      	ldr	r0, [pc, #384]	; (8000cb4 <fsm_manual_run+0x5dc>)
 8000b32:	f003 ffdd 	bl	8004af0 <siprintf>
 8000b36:	4603      	mov	r3, r0
 8000b38:	b29a      	uxth	r2, r3
 8000b3a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000b3e:	495d      	ldr	r1, [pc, #372]	; (8000cb4 <fsm_manual_run+0x5dc>)
 8000b40:	f107 0008 	add.w	r0, r7, #8
 8000b44:	f003 f9e3 	bl	8003f0e <HAL_UART_Transmit>
			HAL_UART_Transmit(&huart2, (void *)str, sprintf(str, "AMBER counter = %d\r\n", counter_light_1), 1000);
 8000b48:	4b56      	ldr	r3, [pc, #344]	; (8000ca4 <fsm_manual_run+0x5cc>)
 8000b4a:	681b      	ldr	r3, [r3, #0]
 8000b4c:	461a      	mov	r2, r3
 8000b4e:	4961      	ldr	r1, [pc, #388]	; (8000cd4 <fsm_manual_run+0x5fc>)
 8000b50:	4858      	ldr	r0, [pc, #352]	; (8000cb4 <fsm_manual_run+0x5dc>)
 8000b52:	f003 ffcd 	bl	8004af0 <siprintf>
 8000b56:	4603      	mov	r3, r0
 8000b58:	b29a      	uxth	r2, r3
 8000b5a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000b5e:	4955      	ldr	r1, [pc, #340]	; (8000cb4 <fsm_manual_run+0x5dc>)
 8000b60:	f107 0008 	add.w	r0, r7, #8
 8000b64:	f003 f9d3 	bl	8003f0e <HAL_UART_Transmit>
		}

		break;
 8000b68:	e090      	b.n	8000c8c <fsm_manual_run+0x5b4>

	case MAN_GREEN:
		/* BLINK LEDs */
		setGreenLight1(blink);
 8000b6a:	4b49      	ldr	r3, [pc, #292]	; (8000c90 <fsm_manual_run+0x5b8>)
 8000b6c:	681b      	ldr	r3, [r3, #0]
 8000b6e:	4618      	mov	r0, r3
 8000b70:	f000 fa34 	bl	8000fdc <setGreenLight1>
		setGreenLight2(blink);
 8000b74:	4b46      	ldr	r3, [pc, #280]	; (8000c90 <fsm_manual_run+0x5b8>)
 8000b76:	681b      	ldr	r3, [r3, #0]
 8000b78:	4618      	mov	r0, r3
 8000b7a:	f000 fa89 	bl	8001090 <setGreenLight2>

		/* CHANGE MODE = 1 (AUTOMATIC) WHEN BUTTON1 IS PRESSED */
		if (isButtonPressed(1)) {
 8000b7e:	2001      	movs	r0, #1
 8000b80:	f7ff fbd8 	bl	8000334 <isButtonPressed>
 8000b84:	4603      	mov	r3, r0
 8000b86:	2b00      	cmp	r3, #0
 8000b88:	d005      	beq.n	8000b96 <fsm_manual_run+0x4be>
			status = AUTOMATIC_MODE;
 8000b8a:	4b50      	ldr	r3, [pc, #320]	; (8000ccc <fsm_manual_run+0x5f4>)
 8000b8c:	2202      	movs	r2, #2
 8000b8e:	601a      	str	r2, [r3, #0]
			traffic_status = INIT;
 8000b90:	4b40      	ldr	r3, [pc, #256]	; (8000c94 <fsm_manual_run+0x5bc>)
 8000b92:	2201      	movs	r2, #1
 8000b94:	601a      	str	r2, [r3, #0]
		}

		if (isButtonPressed(2) == 1) { // increasing 7-segment light counter
 8000b96:	2002      	movs	r0, #2
 8000b98:	f7ff fbcc 	bl	8000334 <isButtonPressed>
 8000b9c:	4603      	mov	r3, r0
 8000b9e:	2b01      	cmp	r3, #1
 8000ba0:	d129      	bne.n	8000bf6 <fsm_manual_run+0x51e>
			time_modify_counter += UPDATED_TIME;
 8000ba2:	4b3f      	ldr	r3, [pc, #252]	; (8000ca0 <fsm_manual_run+0x5c8>)
 8000ba4:	681b      	ldr	r3, [r3, #0]
 8000ba6:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 8000baa:	4a3d      	ldr	r2, [pc, #244]	; (8000ca0 <fsm_manual_run+0x5c8>)
 8000bac:	6013      	str	r3, [r2, #0]
			HAL_UART_Transmit(&huart2, (void *)str, sprintf(str, "Updated time = %d\r\n", time_modify_counter / 1000), 1000);
 8000bae:	4b3c      	ldr	r3, [pc, #240]	; (8000ca0 <fsm_manual_run+0x5c8>)
 8000bb0:	681b      	ldr	r3, [r3, #0]
 8000bb2:	4a3a      	ldr	r2, [pc, #232]	; (8000c9c <fsm_manual_run+0x5c4>)
 8000bb4:	fb82 1203 	smull	r1, r2, r2, r3
 8000bb8:	1192      	asrs	r2, r2, #6
 8000bba:	17db      	asrs	r3, r3, #31
 8000bbc:	1ad3      	subs	r3, r2, r3
 8000bbe:	461a      	mov	r2, r3
 8000bc0:	493e      	ldr	r1, [pc, #248]	; (8000cbc <fsm_manual_run+0x5e4>)
 8000bc2:	483c      	ldr	r0, [pc, #240]	; (8000cb4 <fsm_manual_run+0x5dc>)
 8000bc4:	f003 ff94 	bl	8004af0 <siprintf>
 8000bc8:	4603      	mov	r3, r0
 8000bca:	b29a      	uxth	r2, r3
 8000bcc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000bd0:	4938      	ldr	r1, [pc, #224]	; (8000cb4 <fsm_manual_run+0x5dc>)
 8000bd2:	f107 0008 	add.w	r0, r7, #8
 8000bd6:	f003 f99a 	bl	8003f0e <HAL_UART_Transmit>
			if (time_modify_counter > MAX_TIME)
 8000bda:	4b31      	ldr	r3, [pc, #196]	; (8000ca0 <fsm_manual_run+0x5c8>)
 8000bdc:	681b      	ldr	r3, [r3, #0]
 8000bde:	4a38      	ldr	r2, [pc, #224]	; (8000cc0 <fsm_manual_run+0x5e8>)
 8000be0:	4293      	cmp	r3, r2
 8000be2:	dd03      	ble.n	8000bec <fsm_manual_run+0x514>
				time_modify_counter = 1000; // 1 second
 8000be4:	4b2e      	ldr	r3, [pc, #184]	; (8000ca0 <fsm_manual_run+0x5c8>)
 8000be6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000bea:	601a      	str	r2, [r3, #0]
			setTimer(1, 5000); // set 5 seconds for manual events
 8000bec:	f241 3188 	movw	r1, #5000	; 0x1388
 8000bf0:	2001      	movs	r0, #1
 8000bf2:	f001 f82b 	bl	8001c4c <setTimer>
		}

		if (isButtonPressed(3) == 1) { // set the new value for 7-segment light counter
 8000bf6:	2003      	movs	r0, #3
 8000bf8:	f7ff fb9c 	bl	8000334 <isButtonPressed>
 8000bfc:	4603      	mov	r3, r0
 8000bfe:	2b01      	cmp	r3, #1
 8000c00:	d16c      	bne.n	8000cdc <fsm_manual_run+0x604>
			green_counter = time_modify_counter;
 8000c02:	4b27      	ldr	r3, [pc, #156]	; (8000ca0 <fsm_manual_run+0x5c8>)
 8000c04:	681b      	ldr	r3, [r3, #0]
 8000c06:	4a24      	ldr	r2, [pc, #144]	; (8000c98 <fsm_manual_run+0x5c0>)
 8000c08:	6013      	str	r3, [r2, #0]
			red_counter = amber_counter + green_counter;
 8000c0a:	4b2e      	ldr	r3, [pc, #184]	; (8000cc4 <fsm_manual_run+0x5ec>)
 8000c0c:	681a      	ldr	r2, [r3, #0]
 8000c0e:	4b22      	ldr	r3, [pc, #136]	; (8000c98 <fsm_manual_run+0x5c0>)
 8000c10:	681b      	ldr	r3, [r3, #0]
 8000c12:	4413      	add	r3, r2
 8000c14:	4a2c      	ldr	r2, [pc, #176]	; (8000cc8 <fsm_manual_run+0x5f0>)
 8000c16:	6013      	str	r3, [r2, #0]
			setTimer(1, 5000);									// set 5 seconds for manual events
 8000c18:	f241 3188 	movw	r1, #5000	; 0x1388
 8000c1c:	2001      	movs	r0, #1
 8000c1e:	f001 f815 	bl	8001c4c <setTimer>
			counter_light_1 = green_counter / 1000; // counter light 1 show the value of current manual light
 8000c22:	4b1d      	ldr	r3, [pc, #116]	; (8000c98 <fsm_manual_run+0x5c0>)
 8000c24:	681b      	ldr	r3, [r3, #0]
 8000c26:	4a1d      	ldr	r2, [pc, #116]	; (8000c9c <fsm_manual_run+0x5c4>)
 8000c28:	fb82 1203 	smull	r1, r2, r2, r3
 8000c2c:	1192      	asrs	r2, r2, #6
 8000c2e:	17db      	asrs	r3, r3, #31
 8000c30:	1ad3      	subs	r3, r2, r3
 8000c32:	4a1c      	ldr	r2, [pc, #112]	; (8000ca4 <fsm_manual_run+0x5cc>)
 8000c34:	6013      	str	r3, [r2, #0]
			counter_lights = READ_UART;									// reset counter for switching 7-seg lights
 8000c36:	4b1d      	ldr	r3, [pc, #116]	; (8000cac <fsm_manual_run+0x5d4>)
 8000c38:	2264      	movs	r2, #100	; 0x64
 8000c3a:	601a      	str	r2, [r3, #0]

			status = AUTOMATIC_MODE;
 8000c3c:	4b23      	ldr	r3, [pc, #140]	; (8000ccc <fsm_manual_run+0x5f4>)
 8000c3e:	2202      	movs	r2, #2
 8000c40:	601a      	str	r2, [r3, #0]
			traffic_status = INIT;
 8000c42:	4b14      	ldr	r3, [pc, #80]	; (8000c94 <fsm_manual_run+0x5bc>)
 8000c44:	2201      	movs	r2, #1
 8000c46:	601a      	str	r2, [r3, #0]

			/* UART COMMUNICATION */
			HAL_UART_Transmit(&huart2, (void *)str, sprintf(str, "Upon update:\r\n"), 1000);
 8000c48:	4921      	ldr	r1, [pc, #132]	; (8000cd0 <fsm_manual_run+0x5f8>)
 8000c4a:	481a      	ldr	r0, [pc, #104]	; (8000cb4 <fsm_manual_run+0x5dc>)
 8000c4c:	f003 ff50 	bl	8004af0 <siprintf>
 8000c50:	4603      	mov	r3, r0
 8000c52:	b29a      	uxth	r2, r3
 8000c54:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000c58:	4916      	ldr	r1, [pc, #88]	; (8000cb4 <fsm_manual_run+0x5dc>)
 8000c5a:	f107 0008 	add.w	r0, r7, #8
 8000c5e:	f003 f956 	bl	8003f0e <HAL_UART_Transmit>
			HAL_UART_Transmit(&huart2, (void *)str, sprintf(str, "GREEN counter = %d\r\n", counter_light_1), 1000);
 8000c62:	4b10      	ldr	r3, [pc, #64]	; (8000ca4 <fsm_manual_run+0x5cc>)
 8000c64:	681b      	ldr	r3, [r3, #0]
 8000c66:	461a      	mov	r2, r3
 8000c68:	491b      	ldr	r1, [pc, #108]	; (8000cd8 <fsm_manual_run+0x600>)
 8000c6a:	4812      	ldr	r0, [pc, #72]	; (8000cb4 <fsm_manual_run+0x5dc>)
 8000c6c:	f003 ff40 	bl	8004af0 <siprintf>
 8000c70:	4603      	mov	r3, r0
 8000c72:	b29a      	uxth	r2, r3
 8000c74:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000c78:	490e      	ldr	r1, [pc, #56]	; (8000cb4 <fsm_manual_run+0x5dc>)
 8000c7a:	f107 0008 	add.w	r0, r7, #8
 8000c7e:	f003 f946 	bl	8003f0e <HAL_UART_Transmit>
		}

		break;
 8000c82:	e02b      	b.n	8000cdc <fsm_manual_run+0x604>
	default:
		break;
 8000c84:	bf00      	nop
 8000c86:	e02a      	b.n	8000cde <fsm_manual_run+0x606>
		break;
 8000c88:	bf00      	nop
 8000c8a:	e028      	b.n	8000cde <fsm_manual_run+0x606>
		break;
 8000c8c:	bf00      	nop
 8000c8e:	e026      	b.n	8000cde <fsm_manual_run+0x606>
 8000c90:	200000b8 	.word	0x200000b8
 8000c94:	2000000c 	.word	0x2000000c
 8000c98:	20000018 	.word	0x20000018
 8000c9c:	10624dd3 	.word	0x10624dd3
 8000ca0:	200000c4 	.word	0x200000c4
 8000ca4:	2000001c 	.word	0x2000001c
 8000ca8:	20000020 	.word	0x20000020
 8000cac:	20000024 	.word	0x20000024
 8000cb0:	080052e0 	.word	0x080052e0
 8000cb4:	200001bc 	.word	0x200001bc
 8000cb8:	08005278 	.word	0x08005278
 8000cbc:	080052a8 	.word	0x080052a8
 8000cc0:	000182b8 	.word	0x000182b8
 8000cc4:	20000014 	.word	0x20000014
 8000cc8:	20000010 	.word	0x20000010
 8000ccc:	20000000 	.word	0x20000000
 8000cd0:	080052bc 	.word	0x080052bc
 8000cd4:	080052fc 	.word	0x080052fc
 8000cd8:	08005314 	.word	0x08005314
		break;
 8000cdc:	bf00      	nop
	}
}
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000ce4:	b004      	add	sp, #16
 8000ce6:	4770      	bx	lr

08000ce8 <PedestrianRed>:
 *      Author: ProX
 */

#include "fsm_pedestrian.h"

void PedestrianRed() {
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(D6_PEDESTRIAN_GPIO_Port, D6_PEDESTRIAN_Pin, 1);
 8000cec:	2201      	movs	r2, #1
 8000cee:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000cf2:	4805      	ldr	r0, [pc, #20]	; (8000d08 <PedestrianRed+0x20>)
 8000cf4:	f001 fd49 	bl	800278a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D7_PEDESTRIAN_GPIO_Port, D7_PEDESTRIAN_Pin, 0);
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000cfe:	4803      	ldr	r0, [pc, #12]	; (8000d0c <PedestrianRed+0x24>)
 8000d00:	f001 fd43 	bl	800278a <HAL_GPIO_WritePin>
}
 8000d04:	bf00      	nop
 8000d06:	bd80      	pop	{r7, pc}
 8000d08:	40010c00 	.word	0x40010c00
 8000d0c:	40010800 	.word	0x40010800

08000d10 <PedestrianGreen>:

void PedestrianGreen() {
 8000d10:	b580      	push	{r7, lr}
 8000d12:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(D6_PEDESTRIAN_GPIO_Port, D6_PEDESTRIAN_Pin, 0);
 8000d14:	2200      	movs	r2, #0
 8000d16:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000d1a:	4805      	ldr	r0, [pc, #20]	; (8000d30 <PedestrianGreen+0x20>)
 8000d1c:	f001 fd35 	bl	800278a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D7_PEDESTRIAN_GPIO_Port, D7_PEDESTRIAN_Pin, 1);
 8000d20:	2201      	movs	r2, #1
 8000d22:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000d26:	4803      	ldr	r0, [pc, #12]	; (8000d34 <PedestrianGreen+0x24>)
 8000d28:	f001 fd2f 	bl	800278a <HAL_GPIO_WritePin>
}
 8000d2c:	bf00      	nop
 8000d2e:	bd80      	pop	{r7, pc}
 8000d30:	40010c00 	.word	0x40010c00
 8000d34:	40010800 	.word	0x40010800

08000d38 <PedestrianInvalid>:

void PedestrianInvalid() {
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(D6_PEDESTRIAN_GPIO_Port, D6_PEDESTRIAN_Pin, 1);
 8000d3c:	2201      	movs	r2, #1
 8000d3e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000d42:	4805      	ldr	r0, [pc, #20]	; (8000d58 <PedestrianInvalid+0x20>)
 8000d44:	f001 fd21 	bl	800278a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D7_PEDESTRIAN_GPIO_Port, D7_PEDESTRIAN_Pin, 1);
 8000d48:	2201      	movs	r2, #1
 8000d4a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000d4e:	4803      	ldr	r0, [pc, #12]	; (8000d5c <PedestrianInvalid+0x24>)
 8000d50:	f001 fd1b 	bl	800278a <HAL_GPIO_WritePin>
}
 8000d54:	bf00      	nop
 8000d56:	bd80      	pop	{r7, pc}
 8000d58:	40010c00 	.word	0x40010c00
 8000d5c:	40010800 	.word	0x40010800

08000d60 <fsm_pedestrian_run>:

void fsm_pedestrian_run(void) {
 8000d60:	b580      	push	{r7, lr}
 8000d62:	af00      	add	r7, sp, #0
	switch (pedestrian_status) {
 8000d64:	4b23      	ldr	r3, [pc, #140]	; (8000df4 <fsm_pedestrian_run+0x94>)
 8000d66:	681b      	ldr	r3, [r3, #0]
 8000d68:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 8000d6c:	d03c      	beq.n	8000de8 <fsm_pedestrian_run+0x88>
 8000d6e:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 8000d72:	dc3d      	bgt.n	8000df0 <fsm_pedestrian_run+0x90>
 8000d74:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 8000d78:	d003      	beq.n	8000d82 <fsm_pedestrian_run+0x22>
 8000d7a:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8000d7e:	d02d      	beq.n	8000ddc <fsm_pedestrian_run+0x7c>

	case PEDESTRIAN_RED:
		PedestrianRed();
		break;
	}
}
 8000d80:	e036      	b.n	8000df0 <fsm_pedestrian_run+0x90>
		PedestrianInvalid();
 8000d82:	f7ff ffd9 	bl	8000d38 <PedestrianInvalid>
		buzzer_status = OFF;
 8000d86:	4b1c      	ldr	r3, [pc, #112]	; (8000df8 <fsm_pedestrian_run+0x98>)
 8000d88:	2209      	movs	r2, #9
 8000d8a:	601a      	str	r2, [r3, #0]
		if (isButtonPressed(4)) {
 8000d8c:	2004      	movs	r0, #4
 8000d8e:	f7ff fad1 	bl	8000334 <isButtonPressed>
 8000d92:	4603      	mov	r3, r0
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	d02a      	beq.n	8000dee <fsm_pedestrian_run+0x8e>
			PedestrianGreen();
 8000d98:	f7ff ffba 	bl	8000d10 <PedestrianGreen>
			if (traffic_status == RED_AMBER || traffic_status == RED_GREEN) {
 8000d9c:	4b17      	ldr	r3, [pc, #92]	; (8000dfc <fsm_pedestrian_run+0x9c>)
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	2b3c      	cmp	r3, #60	; 0x3c
 8000da2:	d003      	beq.n	8000dac <fsm_pedestrian_run+0x4c>
 8000da4:	4b15      	ldr	r3, [pc, #84]	; (8000dfc <fsm_pedestrian_run+0x9c>)
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	2b32      	cmp	r3, #50	; 0x32
 8000daa:	d104      	bne.n	8000db6 <fsm_pedestrian_run+0x56>
				pedestrian_status = PEDESTRIAN_GREEN;
 8000dac:	4b11      	ldr	r3, [pc, #68]	; (8000df4 <fsm_pedestrian_run+0x94>)
 8000dae:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8000db2:	601a      	str	r2, [r3, #0]
 8000db4:	e011      	b.n	8000dda <fsm_pedestrian_run+0x7a>
			else if (traffic_status == GREEN_RED || traffic_status == AMBER_RED) {
 8000db6:	4b11      	ldr	r3, [pc, #68]	; (8000dfc <fsm_pedestrian_run+0x9c>)
 8000db8:	681b      	ldr	r3, [r3, #0]
 8000dba:	2b46      	cmp	r3, #70	; 0x46
 8000dbc:	d003      	beq.n	8000dc6 <fsm_pedestrian_run+0x66>
 8000dbe:	4b0f      	ldr	r3, [pc, #60]	; (8000dfc <fsm_pedestrian_run+0x9c>)
 8000dc0:	681b      	ldr	r3, [r3, #0]
 8000dc2:	2b50      	cmp	r3, #80	; 0x50
 8000dc4:	d104      	bne.n	8000dd0 <fsm_pedestrian_run+0x70>
				pedestrian_status = PEDESTRIAN_RED;
 8000dc6:	4b0b      	ldr	r3, [pc, #44]	; (8000df4 <fsm_pedestrian_run+0x94>)
 8000dc8:	f44f 7216 	mov.w	r2, #600	; 0x258
 8000dcc:	601a      	str	r2, [r3, #0]
 8000dce:	e004      	b.n	8000dda <fsm_pedestrian_run+0x7a>
				pedestrian_status = PEDESTRIAN_INACTIVE;
 8000dd0:	4b08      	ldr	r3, [pc, #32]	; (8000df4 <fsm_pedestrian_run+0x94>)
 8000dd2:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8000dd6:	601a      	str	r2, [r3, #0]
		break;
 8000dd8:	e009      	b.n	8000dee <fsm_pedestrian_run+0x8e>
 8000dda:	e008      	b.n	8000dee <fsm_pedestrian_run+0x8e>
		PedestrianGreen();
 8000ddc:	f7ff ff98 	bl	8000d10 <PedestrianGreen>
		buzzer_status = ON;
 8000de0:	4b05      	ldr	r3, [pc, #20]	; (8000df8 <fsm_pedestrian_run+0x98>)
 8000de2:	2207      	movs	r2, #7
 8000de4:	601a      	str	r2, [r3, #0]
		break;
 8000de6:	e003      	b.n	8000df0 <fsm_pedestrian_run+0x90>
		PedestrianRed();
 8000de8:	f7ff ff7e 	bl	8000ce8 <PedestrianRed>
		break;
 8000dec:	e000      	b.n	8000df0 <fsm_pedestrian_run+0x90>
		break;
 8000dee:	bf00      	nop
}
 8000df0:	bf00      	nop
 8000df2:	bd80      	pop	{r7, pc}
 8000df4:	20000004 	.word	0x20000004
 8000df8:	20000008 	.word	0x20000008
 8000dfc:	2000000c 	.word	0x2000000c

08000e00 <fsm_buzzer_run>:

int buzzer_volume = 0;
int freq = 0;			

void fsm_buzzer_run() {
 8000e00:	b580      	push	{r7, lr}
 8000e02:	af00      	add	r7, sp, #0
   switch(buzzer_status) {
 8000e04:	4b38      	ldr	r3, [pc, #224]	; (8000ee8 <fsm_buzzer_run+0xe8>)
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	2b09      	cmp	r3, #9
 8000e0a:	d006      	beq.n	8000e1a <fsm_buzzer_run+0x1a>
 8000e0c:	2b09      	cmp	r3, #9
 8000e0e:	dc69      	bgt.n	8000ee4 <fsm_buzzer_run+0xe4>
 8000e10:	2b07      	cmp	r3, #7
 8000e12:	d00b      	beq.n	8000e2c <fsm_buzzer_run+0x2c>
 8000e14:	2b08      	cmp	r3, #8
 8000e16:	d031      	beq.n	8000e7c <fsm_buzzer_run+0x7c>
			setTimer(3, (1000 - freq * 10));
		}

		break;
	}
}
 8000e18:	e064      	b.n	8000ee4 <fsm_buzzer_run+0xe4>
		buzzer_volume = 0;
 8000e1a:	4b34      	ldr	r3, [pc, #208]	; (8000eec <fsm_buzzer_run+0xec>)
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	601a      	str	r2, [r3, #0]
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, buzzer_volume);
 8000e20:	4b32      	ldr	r3, [pc, #200]	; (8000eec <fsm_buzzer_run+0xec>)
 8000e22:	681a      	ldr	r2, [r3, #0]
 8000e24:	4b32      	ldr	r3, [pc, #200]	; (8000ef0 <fsm_buzzer_run+0xf0>)
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	635a      	str	r2, [r3, #52]	; 0x34
		break;
 8000e2a:	e05b      	b.n	8000ee4 <fsm_buzzer_run+0xe4>
		if (status == RED_AMBER && timer_counter[0] <= amber_counter) {
 8000e2c:	4b31      	ldr	r3, [pc, #196]	; (8000ef4 <fsm_buzzer_run+0xf4>)
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	2b3c      	cmp	r3, #60	; 0x3c
 8000e32:	d10b      	bne.n	8000e4c <fsm_buzzer_run+0x4c>
 8000e34:	4b30      	ldr	r3, [pc, #192]	; (8000ef8 <fsm_buzzer_run+0xf8>)
 8000e36:	681a      	ldr	r2, [r3, #0]
 8000e38:	4b30      	ldr	r3, [pc, #192]	; (8000efc <fsm_buzzer_run+0xfc>)
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	429a      	cmp	r2, r3
 8000e3e:	dc05      	bgt.n	8000e4c <fsm_buzzer_run+0x4c>
			buzzer_status = HURRY;
 8000e40:	4b29      	ldr	r3, [pc, #164]	; (8000ee8 <fsm_buzzer_run+0xe8>)
 8000e42:	2208      	movs	r2, #8
 8000e44:	601a      	str	r2, [r3, #0]
			buzzer_volume = 10;
 8000e46:	4b29      	ldr	r3, [pc, #164]	; (8000eec <fsm_buzzer_run+0xec>)
 8000e48:	220a      	movs	r2, #10
 8000e4a:	601a      	str	r2, [r3, #0]
		if (timer_flag[3] == 1) {
 8000e4c:	4b2c      	ldr	r3, [pc, #176]	; (8000f00 <fsm_buzzer_run+0x100>)
 8000e4e:	68db      	ldr	r3, [r3, #12]
 8000e50:	2b01      	cmp	r3, #1
 8000e52:	d144      	bne.n	8000ede <fsm_buzzer_run+0xde>
			buzzer_volume = (buzzer_volume == 0) ? 10 : 0;
 8000e54:	4b25      	ldr	r3, [pc, #148]	; (8000eec <fsm_buzzer_run+0xec>)
 8000e56:	681b      	ldr	r3, [r3, #0]
 8000e58:	2b00      	cmp	r3, #0
 8000e5a:	d101      	bne.n	8000e60 <fsm_buzzer_run+0x60>
 8000e5c:	230a      	movs	r3, #10
 8000e5e:	e000      	b.n	8000e62 <fsm_buzzer_run+0x62>
 8000e60:	2300      	movs	r3, #0
 8000e62:	4a22      	ldr	r2, [pc, #136]	; (8000eec <fsm_buzzer_run+0xec>)
 8000e64:	6013      	str	r3, [r2, #0]
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, buzzer_volume);
 8000e66:	4b21      	ldr	r3, [pc, #132]	; (8000eec <fsm_buzzer_run+0xec>)
 8000e68:	681a      	ldr	r2, [r3, #0]
 8000e6a:	4b21      	ldr	r3, [pc, #132]	; (8000ef0 <fsm_buzzer_run+0xf0>)
 8000e6c:	681b      	ldr	r3, [r3, #0]
 8000e6e:	635a      	str	r2, [r3, #52]	; 0x34
			setTimer(3, 1000);
 8000e70:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000e74:	2003      	movs	r0, #3
 8000e76:	f000 fee9 	bl	8001c4c <setTimer>
		break;
 8000e7a:	e030      	b.n	8000ede <fsm_buzzer_run+0xde>
		if (status != RED_AMBER && status != RED_GREEN) {
 8000e7c:	4b1d      	ldr	r3, [pc, #116]	; (8000ef4 <fsm_buzzer_run+0xf4>)
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	2b3c      	cmp	r3, #60	; 0x3c
 8000e82:	d006      	beq.n	8000e92 <fsm_buzzer_run+0x92>
 8000e84:	4b1b      	ldr	r3, [pc, #108]	; (8000ef4 <fsm_buzzer_run+0xf4>)
 8000e86:	681b      	ldr	r3, [r3, #0]
 8000e88:	2b32      	cmp	r3, #50	; 0x32
 8000e8a:	d002      	beq.n	8000e92 <fsm_buzzer_run+0x92>
			buzzer_status = OFF;
 8000e8c:	4b16      	ldr	r3, [pc, #88]	; (8000ee8 <fsm_buzzer_run+0xe8>)
 8000e8e:	2209      	movs	r2, #9
 8000e90:	601a      	str	r2, [r3, #0]
		freq += 10;
 8000e92:	4b1c      	ldr	r3, [pc, #112]	; (8000f04 <fsm_buzzer_run+0x104>)
 8000e94:	681b      	ldr	r3, [r3, #0]
 8000e96:	330a      	adds	r3, #10
 8000e98:	4a1a      	ldr	r2, [pc, #104]	; (8000f04 <fsm_buzzer_run+0x104>)
 8000e9a:	6013      	str	r3, [r2, #0]
		if (timer_flag[3] == 1) {
 8000e9c:	4b18      	ldr	r3, [pc, #96]	; (8000f00 <fsm_buzzer_run+0x100>)
 8000e9e:	68db      	ldr	r3, [r3, #12]
 8000ea0:	2b01      	cmp	r3, #1
 8000ea2:	d11e      	bne.n	8000ee2 <fsm_buzzer_run+0xe2>
			buzzer_volume = (buzzer_volume == 0) ? (10 + freq) : 0;
 8000ea4:	4b11      	ldr	r3, [pc, #68]	; (8000eec <fsm_buzzer_run+0xec>)
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	d103      	bne.n	8000eb4 <fsm_buzzer_run+0xb4>
 8000eac:	4b15      	ldr	r3, [pc, #84]	; (8000f04 <fsm_buzzer_run+0x104>)
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	330a      	adds	r3, #10
 8000eb2:	e000      	b.n	8000eb6 <fsm_buzzer_run+0xb6>
 8000eb4:	2300      	movs	r3, #0
 8000eb6:	4a0d      	ldr	r2, [pc, #52]	; (8000eec <fsm_buzzer_run+0xec>)
 8000eb8:	6013      	str	r3, [r2, #0]
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, buzzer_volume);
 8000eba:	4b0c      	ldr	r3, [pc, #48]	; (8000eec <fsm_buzzer_run+0xec>)
 8000ebc:	681a      	ldr	r2, [r3, #0]
 8000ebe:	4b0c      	ldr	r3, [pc, #48]	; (8000ef0 <fsm_buzzer_run+0xf0>)
 8000ec0:	681b      	ldr	r3, [r3, #0]
 8000ec2:	635a      	str	r2, [r3, #52]	; 0x34
			setTimer(3, (1000 - freq * 10));
 8000ec4:	4b0f      	ldr	r3, [pc, #60]	; (8000f04 <fsm_buzzer_run+0x104>)
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	f06f 0209 	mvn.w	r2, #9
 8000ecc:	fb02 f303 	mul.w	r3, r2, r3
 8000ed0:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 8000ed4:	4619      	mov	r1, r3
 8000ed6:	2003      	movs	r0, #3
 8000ed8:	f000 feb8 	bl	8001c4c <setTimer>
		break;
 8000edc:	e001      	b.n	8000ee2 <fsm_buzzer_run+0xe2>
		break;
 8000ede:	bf00      	nop
 8000ee0:	e000      	b.n	8000ee4 <fsm_buzzer_run+0xe4>
		break;
 8000ee2:	bf00      	nop
}
 8000ee4:	bf00      	nop
 8000ee6:	bd80      	pop	{r7, pc}
 8000ee8:	20000008 	.word	0x20000008
 8000eec:	200000bc 	.word	0x200000bc
 8000ef0:	20000104 	.word	0x20000104
 8000ef4:	20000000 	.word	0x20000000
 8000ef8:	20000290 	.word	0x20000290
 8000efc:	20000014 	.word	0x20000014
 8000f00:	200002a0 	.word	0x200002a0
 8000f04:	200000c0 	.word	0x200000c0

08000f08 <resetLights>:
 */

#include "graphics.h"

void resetLights()
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	af00      	add	r7, sp, #0
	time_modify_counter = 0;
 8000f0c:	4b20      	ldr	r3, [pc, #128]	; (8000f90 <resetLights+0x88>)
 8000f0e:	2200      	movs	r2, #0
 8000f10:	601a      	str	r2, [r3, #0]
	traffic_status = INIT;
 8000f12:	4b20      	ldr	r3, [pc, #128]	; (8000f94 <resetLights+0x8c>)
 8000f14:	2201      	movs	r2, #1
 8000f16:	601a      	str	r2, [r3, #0]

	HAL_GPIO_WritePin(LED_RED_1_GPIO_Port, LED_RED_1_Pin, GPIO_PIN_SET);
 8000f18:	2201      	movs	r2, #1
 8000f1a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000f1e:	481e      	ldr	r0, [pc, #120]	; (8000f98 <resetLights+0x90>)
 8000f20:	f001 fc33 	bl	800278a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN_1_GPIO_Port, LED_GREEN_1_Pin, GPIO_PIN_SET);
 8000f24:	2201      	movs	r2, #1
 8000f26:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000f2a:	481b      	ldr	r0, [pc, #108]	; (8000f98 <resetLights+0x90>)
 8000f2c:	f001 fc2d 	bl	800278a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_AMBER_1_GPIO_Port, LED_AMBER_1_Pin, GPIO_PIN_SET);
 8000f30:	2201      	movs	r2, #1
 8000f32:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000f36:	4818      	ldr	r0, [pc, #96]	; (8000f98 <resetLights+0x90>)
 8000f38:	f001 fc27 	bl	800278a <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(LED_RED_2_GPIO_Port, LED_RED_2_Pin, GPIO_PIN_SET);
 8000f3c:	2201      	movs	r2, #1
 8000f3e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000f42:	4816      	ldr	r0, [pc, #88]	; (8000f9c <resetLights+0x94>)
 8000f44:	f001 fc21 	bl	800278a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN_2_GPIO_Port, LED_GREEN_2_Pin, GPIO_PIN_SET);
 8000f48:	2201      	movs	r2, #1
 8000f4a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000f4e:	4813      	ldr	r0, [pc, #76]	; (8000f9c <resetLights+0x94>)
 8000f50:	f001 fc1b 	bl	800278a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_AMBER_2_GPIO_Port, LED_AMBER_2_Pin, GPIO_PIN_SET);
 8000f54:	2201      	movs	r2, #1
 8000f56:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000f5a:	4810      	ldr	r0, [pc, #64]	; (8000f9c <resetLights+0x94>)
 8000f5c:	f001 fc15 	bl	800278a <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, GPIO_PIN_SET);
 8000f60:	2201      	movs	r2, #1
 8000f62:	2140      	movs	r1, #64	; 0x40
 8000f64:	480c      	ldr	r0, [pc, #48]	; (8000f98 <resetLights+0x90>)
 8000f66:	f001 fc10 	bl	800278a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_SET);
 8000f6a:	2201      	movs	r2, #1
 8000f6c:	2180      	movs	r1, #128	; 0x80
 8000f6e:	480a      	ldr	r0, [pc, #40]	; (8000f98 <resetLights+0x90>)
 8000f70:	f001 fc0b 	bl	800278a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_SET);
 8000f74:	2201      	movs	r2, #1
 8000f76:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000f7a:	4807      	ldr	r0, [pc, #28]	; (8000f98 <resetLights+0x90>)
 8000f7c:	f001 fc05 	bl	800278a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_SET);
 8000f80:	2201      	movs	r2, #1
 8000f82:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000f86:	4804      	ldr	r0, [pc, #16]	; (8000f98 <resetLights+0x90>)
 8000f88:	f001 fbff 	bl	800278a <HAL_GPIO_WritePin>
}
 8000f8c:	bf00      	nop
 8000f8e:	bd80      	pop	{r7, pc}
 8000f90:	200000c4 	.word	0x200000c4
 8000f94:	2000000c 	.word	0x2000000c
 8000f98:	40010c00 	.word	0x40010c00
 8000f9c:	40010800 	.word	0x40010800

08000fa0 <setRedLight1>:

void setRedLight1(int blink)
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	b082      	sub	sp, #8
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(LED_RED_1_GPIO_Port, LED_RED_1_Pin, blink);
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	b2db      	uxtb	r3, r3
 8000fac:	461a      	mov	r2, r3
 8000fae:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000fb2:	4809      	ldr	r0, [pc, #36]	; (8000fd8 <setRedLight1+0x38>)
 8000fb4:	f001 fbe9 	bl	800278a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN_1_GPIO_Port, LED_GREEN_1_Pin, GPIO_PIN_SET);
 8000fb8:	2201      	movs	r2, #1
 8000fba:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000fbe:	4806      	ldr	r0, [pc, #24]	; (8000fd8 <setRedLight1+0x38>)
 8000fc0:	f001 fbe3 	bl	800278a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_AMBER_1_GPIO_Port, LED_AMBER_1_Pin, GPIO_PIN_SET);
 8000fc4:	2201      	movs	r2, #1
 8000fc6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000fca:	4803      	ldr	r0, [pc, #12]	; (8000fd8 <setRedLight1+0x38>)
 8000fcc:	f001 fbdd 	bl	800278a <HAL_GPIO_WritePin>
}
 8000fd0:	bf00      	nop
 8000fd2:	3708      	adds	r7, #8
 8000fd4:	46bd      	mov	sp, r7
 8000fd6:	bd80      	pop	{r7, pc}
 8000fd8:	40010c00 	.word	0x40010c00

08000fdc <setGreenLight1>:
void setGreenLight1(int blink)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b082      	sub	sp, #8
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(LED_RED_1_GPIO_Port, LED_RED_1_Pin, GPIO_PIN_SET);
 8000fe4:	2201      	movs	r2, #1
 8000fe6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000fea:	480a      	ldr	r0, [pc, #40]	; (8001014 <setGreenLight1+0x38>)
 8000fec:	f001 fbcd 	bl	800278a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN_1_GPIO_Port, LED_GREEN_1_Pin, blink);
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	b2db      	uxtb	r3, r3
 8000ff4:	461a      	mov	r2, r3
 8000ff6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000ffa:	4806      	ldr	r0, [pc, #24]	; (8001014 <setGreenLight1+0x38>)
 8000ffc:	f001 fbc5 	bl	800278a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_AMBER_1_GPIO_Port, LED_AMBER_1_Pin, GPIO_PIN_SET);
 8001000:	2201      	movs	r2, #1
 8001002:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001006:	4803      	ldr	r0, [pc, #12]	; (8001014 <setGreenLight1+0x38>)
 8001008:	f001 fbbf 	bl	800278a <HAL_GPIO_WritePin>
}
 800100c:	bf00      	nop
 800100e:	3708      	adds	r7, #8
 8001010:	46bd      	mov	sp, r7
 8001012:	bd80      	pop	{r7, pc}
 8001014:	40010c00 	.word	0x40010c00

08001018 <setAmberLight1>:
void setAmberLight1(int blink)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	b082      	sub	sp, #8
 800101c:	af00      	add	r7, sp, #0
 800101e:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(LED_RED_1_GPIO_Port, LED_RED_1_Pin, GPIO_PIN_SET);
 8001020:	2201      	movs	r2, #1
 8001022:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001026:	480a      	ldr	r0, [pc, #40]	; (8001050 <setAmberLight1+0x38>)
 8001028:	f001 fbaf 	bl	800278a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN_1_GPIO_Port, LED_GREEN_1_Pin, GPIO_PIN_SET);
 800102c:	2201      	movs	r2, #1
 800102e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001032:	4807      	ldr	r0, [pc, #28]	; (8001050 <setAmberLight1+0x38>)
 8001034:	f001 fba9 	bl	800278a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_AMBER_1_GPIO_Port, LED_AMBER_1_Pin, blink);
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	b2db      	uxtb	r3, r3
 800103c:	461a      	mov	r2, r3
 800103e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001042:	4803      	ldr	r0, [pc, #12]	; (8001050 <setAmberLight1+0x38>)
 8001044:	f001 fba1 	bl	800278a <HAL_GPIO_WritePin>
}
 8001048:	bf00      	nop
 800104a:	3708      	adds	r7, #8
 800104c:	46bd      	mov	sp, r7
 800104e:	bd80      	pop	{r7, pc}
 8001050:	40010c00 	.word	0x40010c00

08001054 <setRedLight2>:

void setRedLight2(int blink)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	b082      	sub	sp, #8
 8001058:	af00      	add	r7, sp, #0
 800105a:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(LED_RED_2_GPIO_Port, LED_RED_2_Pin, blink);
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	b2db      	uxtb	r3, r3
 8001060:	461a      	mov	r2, r3
 8001062:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001066:	4809      	ldr	r0, [pc, #36]	; (800108c <setRedLight2+0x38>)
 8001068:	f001 fb8f 	bl	800278a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN_2_GPIO_Port, LED_GREEN_2_Pin, GPIO_PIN_SET);
 800106c:	2201      	movs	r2, #1
 800106e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001072:	4806      	ldr	r0, [pc, #24]	; (800108c <setRedLight2+0x38>)
 8001074:	f001 fb89 	bl	800278a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_AMBER_2_GPIO_Port, LED_AMBER_2_Pin, GPIO_PIN_SET);
 8001078:	2201      	movs	r2, #1
 800107a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800107e:	4803      	ldr	r0, [pc, #12]	; (800108c <setRedLight2+0x38>)
 8001080:	f001 fb83 	bl	800278a <HAL_GPIO_WritePin>
}
 8001084:	bf00      	nop
 8001086:	3708      	adds	r7, #8
 8001088:	46bd      	mov	sp, r7
 800108a:	bd80      	pop	{r7, pc}
 800108c:	40010800 	.word	0x40010800

08001090 <setGreenLight2>:
void setGreenLight2(int blink)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b082      	sub	sp, #8
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(LED_RED_2_GPIO_Port, LED_RED_2_Pin, GPIO_PIN_SET);
 8001098:	2201      	movs	r2, #1
 800109a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800109e:	480a      	ldr	r0, [pc, #40]	; (80010c8 <setGreenLight2+0x38>)
 80010a0:	f001 fb73 	bl	800278a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN_2_GPIO_Port, LED_GREEN_2_Pin, blink);
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	b2db      	uxtb	r3, r3
 80010a8:	461a      	mov	r2, r3
 80010aa:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80010ae:	4806      	ldr	r0, [pc, #24]	; (80010c8 <setGreenLight2+0x38>)
 80010b0:	f001 fb6b 	bl	800278a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_AMBER_2_GPIO_Port, LED_AMBER_2_Pin, GPIO_PIN_SET);
 80010b4:	2201      	movs	r2, #1
 80010b6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80010ba:	4803      	ldr	r0, [pc, #12]	; (80010c8 <setGreenLight2+0x38>)
 80010bc:	f001 fb65 	bl	800278a <HAL_GPIO_WritePin>
}
 80010c0:	bf00      	nop
 80010c2:	3708      	adds	r7, #8
 80010c4:	46bd      	mov	sp, r7
 80010c6:	bd80      	pop	{r7, pc}
 80010c8:	40010800 	.word	0x40010800

080010cc <setAmberLight2>:
void setAmberLight2(int blink)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b082      	sub	sp, #8
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(LED_RED_2_GPIO_Port, LED_RED_2_Pin, GPIO_PIN_SET);
 80010d4:	2201      	movs	r2, #1
 80010d6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80010da:	480a      	ldr	r0, [pc, #40]	; (8001104 <setAmberLight2+0x38>)
 80010dc:	f001 fb55 	bl	800278a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN_2_GPIO_Port, LED_GREEN_2_Pin, GPIO_PIN_SET);
 80010e0:	2201      	movs	r2, #1
 80010e2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80010e6:	4807      	ldr	r0, [pc, #28]	; (8001104 <setAmberLight2+0x38>)
 80010e8:	f001 fb4f 	bl	800278a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_AMBER_2_GPIO_Port, LED_AMBER_2_Pin, blink);
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	b2db      	uxtb	r3, r3
 80010f0:	461a      	mov	r2, r3
 80010f2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80010f6:	4803      	ldr	r0, [pc, #12]	; (8001104 <setAmberLight2+0x38>)
 80010f8:	f001 fb47 	bl	800278a <HAL_GPIO_WritePin>
}
 80010fc:	bf00      	nop
 80010fe:	3708      	adds	r7, #8
 8001100:	46bd      	mov	sp, r7
 8001102:	bd80      	pop	{r7, pc}
 8001104:	40010800 	.word	0x40010800

08001108 <display7SegmentLED>:

void display7SegmentLED(int number, GPIO_TypeDef *GPIOx[], uint16_t GPIO_Pins[])
{
 8001108:	b590      	push	{r4, r7, lr}
 800110a:	b0cd      	sub	sp, #308	; 0x134
 800110c:	af00      	add	r7, sp, #0
 800110e:	f107 030c 	add.w	r3, r7, #12
 8001112:	6018      	str	r0, [r3, #0]
 8001114:	f107 0308 	add.w	r3, r7, #8
 8001118:	6019      	str	r1, [r3, #0]
 800111a:	1d3b      	adds	r3, r7, #4
 800111c:	601a      	str	r2, [r3, #0]
	int num[10][7] = {
 800111e:	f107 0314 	add.w	r3, r7, #20
 8001122:	4a1e      	ldr	r2, [pc, #120]	; (800119c <display7SegmentLED+0x94>)
 8001124:	4618      	mov	r0, r3
 8001126:	4611      	mov	r1, r2
 8001128:	f44f 738c 	mov.w	r3, #280	; 0x118
 800112c:	461a      	mov	r2, r3
 800112e:	f003 fc13 	bl	8004958 <memcpy>
		{0, 0, 0, 1, 1, 1, 1}, // 7
		{0, 0, 0, 0, 0, 0, 0}, // 8
		{0, 0, 0, 0, 1, 0, 0}  // 9
	};

	for (int i = 0; i < 7; i++)
 8001132:	2300      	movs	r3, #0
 8001134:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 8001138:	e025      	b.n	8001186 <display7SegmentLED+0x7e>
	{
		HAL_GPIO_WritePin(GPIOx[i], GPIO_Pins[i], num[number][i]);
 800113a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800113e:	009b      	lsls	r3, r3, #2
 8001140:	f107 0208 	add.w	r2, r7, #8
 8001144:	6812      	ldr	r2, [r2, #0]
 8001146:	4413      	add	r3, r2
 8001148:	6818      	ldr	r0, [r3, #0]
 800114a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800114e:	005b      	lsls	r3, r3, #1
 8001150:	1d3a      	adds	r2, r7, #4
 8001152:	6812      	ldr	r2, [r2, #0]
 8001154:	4413      	add	r3, r2
 8001156:	881c      	ldrh	r4, [r3, #0]
 8001158:	f107 0114 	add.w	r1, r7, #20
 800115c:	f107 030c 	add.w	r3, r7, #12
 8001160:	681a      	ldr	r2, [r3, #0]
 8001162:	4613      	mov	r3, r2
 8001164:	00db      	lsls	r3, r3, #3
 8001166:	1a9b      	subs	r3, r3, r2
 8001168:	f8d7 212c 	ldr.w	r2, [r7, #300]	; 0x12c
 800116c:	4413      	add	r3, r2
 800116e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001172:	b2db      	uxtb	r3, r3
 8001174:	461a      	mov	r2, r3
 8001176:	4621      	mov	r1, r4
 8001178:	f001 fb07 	bl	800278a <HAL_GPIO_WritePin>
	for (int i = 0; i < 7; i++)
 800117c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8001180:	3301      	adds	r3, #1
 8001182:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 8001186:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800118a:	2b06      	cmp	r3, #6
 800118c:	ddd5      	ble.n	800113a <display7SegmentLED+0x32>
	}
}
 800118e:	bf00      	nop
 8001190:	bf00      	nop
 8001192:	f507 779a 	add.w	r7, r7, #308	; 0x134
 8001196:	46bd      	mov	sp, r7
 8001198:	bd90      	pop	{r4, r7, pc}
 800119a:	bf00      	nop
 800119c:	0800532c 	.word	0x0800532c

080011a0 <display7SegmentLight>:

void display7SegmentLight(UART_HandleTypeDef huart2)
{
 80011a0:	b084      	sub	sp, #16
 80011a2:	b5b0      	push	{r4, r5, r7, lr}
 80011a4:	b08c      	sub	sp, #48	; 0x30
 80011a6:	af00      	add	r7, sp, #0
 80011a8:	f107 0440 	add.w	r4, r7, #64	; 0x40
 80011ac:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	uint16_t GPIO_Pins[] = {SEG0_Pin, SEG1_Pin, SEG2_Pin, SEG3_Pin,
 80011b0:	4b9a      	ldr	r3, [pc, #616]	; (800141c <display7SegmentLight+0x27c>)
 80011b2:	f107 0420 	add.w	r4, r7, #32
 80011b6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80011b8:	c407      	stmia	r4!, {r0, r1, r2}
 80011ba:	8023      	strh	r3, [r4, #0]
							SEG4_Pin, SEG5_Pin, SEG6_Pin};
	GPIO_TypeDef * GPIOx[] = {SEG0_GPIO_Port, SEG1_GPIO_Port, SEG2_GPIO_Port,
 80011bc:	4b98      	ldr	r3, [pc, #608]	; (8001420 <display7SegmentLight+0x280>)
 80011be:	1d3c      	adds	r4, r7, #4
 80011c0:	461d      	mov	r5, r3
 80011c2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80011c4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80011c6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80011ca:	e884 0007 	stmia.w	r4, {r0, r1, r2}
			SEG3_GPIO_Port, SEG4_GPIO_Port, SEG5_GPIO_Port, SEG6_GPIO_Port};
	switch (counter_lights)
 80011ce:	4b95      	ldr	r3, [pc, #596]	; (8001424 <display7SegmentLight+0x284>)
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80011d6:	f000 80cb 	beq.w	8001370 <display7SegmentLight+0x1d0>
 80011da:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80011de:	f300 810a 	bgt.w	80013f6 <display7SegmentLight+0x256>
 80011e2:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 80011e6:	f000 8092 	beq.w	800130e <display7SegmentLight+0x16e>
 80011ea:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 80011ee:	f300 8102 	bgt.w	80013f6 <display7SegmentLight+0x256>
 80011f2:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 80011f6:	d053      	beq.n	80012a0 <display7SegmentLight+0x100>
 80011f8:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 80011fc:	f300 80fb 	bgt.w	80013f6 <display7SegmentLight+0x256>
 8001200:	2b64      	cmp	r3, #100	; 0x64
 8001202:	d002      	beq.n	800120a <display7SegmentLight+0x6a>
 8001204:	2bc8      	cmp	r3, #200	; 0xc8
 8001206:	d019      	beq.n	800123c <display7SegmentLight+0x9c>
 8001208:	e0f5      	b.n	80013f6 <display7SegmentLight+0x256>
	{
	case READ_UART:
		if (status == AUTOMATIC_MODE)
 800120a:	4b87      	ldr	r3, [pc, #540]	; (8001428 <display7SegmentLight+0x288>)
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	2b02      	cmp	r3, #2
 8001210:	d110      	bne.n	8001234 <display7SegmentLight+0x94>
			HAL_UART_Transmit(&huart2, (void *)str, sprintf(str, "Light 1 = %d   Light 2 = %d\r\n", counter_light_1, counter_light_2), 1000);
 8001212:	4b86      	ldr	r3, [pc, #536]	; (800142c <display7SegmentLight+0x28c>)
 8001214:	681a      	ldr	r2, [r3, #0]
 8001216:	4b86      	ldr	r3, [pc, #536]	; (8001430 <display7SegmentLight+0x290>)
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	4986      	ldr	r1, [pc, #536]	; (8001434 <display7SegmentLight+0x294>)
 800121c:	4886      	ldr	r0, [pc, #536]	; (8001438 <display7SegmentLight+0x298>)
 800121e:	f003 fc67 	bl	8004af0 <siprintf>
 8001222:	4603      	mov	r3, r0
 8001224:	b29a      	uxth	r2, r3
 8001226:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800122a:	4983      	ldr	r1, [pc, #524]	; (8001438 <display7SegmentLight+0x298>)
 800122c:	f107 0040 	add.w	r0, r7, #64	; 0x40
 8001230:	f002 fe6d 	bl	8003f0e <HAL_UART_Transmit>
		counter_lights = LIGHT_1;
 8001234:	4b7b      	ldr	r3, [pc, #492]	; (8001424 <display7SegmentLight+0x284>)
 8001236:	22c8      	movs	r2, #200	; 0xc8
 8001238:	601a      	str	r2, [r3, #0]
		break;
 800123a:	e0e7      	b.n	800140c <display7SegmentLight+0x26c>
	case LIGHT_1:
		HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, GPIO_PIN_RESET);
 800123c:	2200      	movs	r2, #0
 800123e:	2140      	movs	r1, #64	; 0x40
 8001240:	487e      	ldr	r0, [pc, #504]	; (800143c <display7SegmentLight+0x29c>)
 8001242:	f001 faa2 	bl	800278a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_SET);
 8001246:	2201      	movs	r2, #1
 8001248:	2180      	movs	r1, #128	; 0x80
 800124a:	487c      	ldr	r0, [pc, #496]	; (800143c <display7SegmentLight+0x29c>)
 800124c:	f001 fa9d 	bl	800278a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_SET);
 8001250:	2201      	movs	r2, #1
 8001252:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001256:	4879      	ldr	r0, [pc, #484]	; (800143c <display7SegmentLight+0x29c>)
 8001258:	f001 fa97 	bl	800278a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_SET);
 800125c:	2201      	movs	r2, #1
 800125e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001262:	4876      	ldr	r0, [pc, #472]	; (800143c <display7SegmentLight+0x29c>)
 8001264:	f001 fa91 	bl	800278a <HAL_GPIO_WritePin>
		display7SegmentLED(counter_light_1 / 10, GPIOx, GPIO_Pins); // first digit of light 1
 8001268:	4b70      	ldr	r3, [pc, #448]	; (800142c <display7SegmentLight+0x28c>)
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	4a74      	ldr	r2, [pc, #464]	; (8001440 <display7SegmentLight+0x2a0>)
 800126e:	fb82 1203 	smull	r1, r2, r2, r3
 8001272:	1092      	asrs	r2, r2, #2
 8001274:	17db      	asrs	r3, r3, #31
 8001276:	1ad3      	subs	r3, r2, r3
 8001278:	f107 0220 	add.w	r2, r7, #32
 800127c:	1d39      	adds	r1, r7, #4
 800127e:	4618      	mov	r0, r3
 8001280:	f7ff ff42 	bl	8001108 <display7SegmentLED>
		if (timer_flag[3] == 1)
 8001284:	4b6f      	ldr	r3, [pc, #444]	; (8001444 <display7SegmentLight+0x2a4>)
 8001286:	68db      	ldr	r3, [r3, #12]
 8001288:	2b01      	cmp	r3, #1
 800128a:	f040 80b8 	bne.w	80013fe <display7SegmentLight+0x25e>
		{
			counter_lights = LIGHT_2;
 800128e:	4b65      	ldr	r3, [pc, #404]	; (8001424 <display7SegmentLight+0x284>)
 8001290:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001294:	601a      	str	r2, [r3, #0]
			setTimer(3, 250);
 8001296:	21fa      	movs	r1, #250	; 0xfa
 8001298:	2003      	movs	r0, #3
 800129a:	f000 fcd7 	bl	8001c4c <setTimer>
		}
		break;
 800129e:	e0ae      	b.n	80013fe <display7SegmentLight+0x25e>
	case LIGHT_2:
		HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, GPIO_PIN_SET);
 80012a0:	2201      	movs	r2, #1
 80012a2:	2140      	movs	r1, #64	; 0x40
 80012a4:	4865      	ldr	r0, [pc, #404]	; (800143c <display7SegmentLight+0x29c>)
 80012a6:	f001 fa70 	bl	800278a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_RESET);
 80012aa:	2200      	movs	r2, #0
 80012ac:	2180      	movs	r1, #128	; 0x80
 80012ae:	4863      	ldr	r0, [pc, #396]	; (800143c <display7SegmentLight+0x29c>)
 80012b0:	f001 fa6b 	bl	800278a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_SET);
 80012b4:	2201      	movs	r2, #1
 80012b6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80012ba:	4860      	ldr	r0, [pc, #384]	; (800143c <display7SegmentLight+0x29c>)
 80012bc:	f001 fa65 	bl	800278a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_SET);
 80012c0:	2201      	movs	r2, #1
 80012c2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80012c6:	485d      	ldr	r0, [pc, #372]	; (800143c <display7SegmentLight+0x29c>)
 80012c8:	f001 fa5f 	bl	800278a <HAL_GPIO_WritePin>
		display7SegmentLED(counter_light_1 % 10, GPIOx, GPIO_Pins); // second digit of light 1
 80012cc:	4b57      	ldr	r3, [pc, #348]	; (800142c <display7SegmentLight+0x28c>)
 80012ce:	681a      	ldr	r2, [r3, #0]
 80012d0:	4b5b      	ldr	r3, [pc, #364]	; (8001440 <display7SegmentLight+0x2a0>)
 80012d2:	fb83 1302 	smull	r1, r3, r3, r2
 80012d6:	1099      	asrs	r1, r3, #2
 80012d8:	17d3      	asrs	r3, r2, #31
 80012da:	1ac8      	subs	r0, r1, r3
 80012dc:	4603      	mov	r3, r0
 80012de:	009b      	lsls	r3, r3, #2
 80012e0:	4403      	add	r3, r0
 80012e2:	005b      	lsls	r3, r3, #1
 80012e4:	1ad0      	subs	r0, r2, r3
 80012e6:	f107 0220 	add.w	r2, r7, #32
 80012ea:	1d3b      	adds	r3, r7, #4
 80012ec:	4619      	mov	r1, r3
 80012ee:	f7ff ff0b 	bl	8001108 <display7SegmentLED>
		if (timer_flag[3] == 1)
 80012f2:	4b54      	ldr	r3, [pc, #336]	; (8001444 <display7SegmentLight+0x2a4>)
 80012f4:	68db      	ldr	r3, [r3, #12]
 80012f6:	2b01      	cmp	r3, #1
 80012f8:	f040 8083 	bne.w	8001402 <display7SegmentLight+0x262>
		{
			counter_lights = LIGHT_3;
 80012fc:	4b49      	ldr	r3, [pc, #292]	; (8001424 <display7SegmentLight+0x284>)
 80012fe:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8001302:	601a      	str	r2, [r3, #0]
			setTimer(3, 250);
 8001304:	21fa      	movs	r1, #250	; 0xfa
 8001306:	2003      	movs	r0, #3
 8001308:	f000 fca0 	bl	8001c4c <setTimer>
		}
		break;
 800130c:	e079      	b.n	8001402 <display7SegmentLight+0x262>
	case LIGHT_3:
		HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, GPIO_PIN_SET);
 800130e:	2201      	movs	r2, #1
 8001310:	2140      	movs	r1, #64	; 0x40
 8001312:	484a      	ldr	r0, [pc, #296]	; (800143c <display7SegmentLight+0x29c>)
 8001314:	f001 fa39 	bl	800278a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_SET);
 8001318:	2201      	movs	r2, #1
 800131a:	2180      	movs	r1, #128	; 0x80
 800131c:	4847      	ldr	r0, [pc, #284]	; (800143c <display7SegmentLight+0x29c>)
 800131e:	f001 fa34 	bl	800278a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_RESET);
 8001322:	2200      	movs	r2, #0
 8001324:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001328:	4844      	ldr	r0, [pc, #272]	; (800143c <display7SegmentLight+0x29c>)
 800132a:	f001 fa2e 	bl	800278a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_SET);
 800132e:	2201      	movs	r2, #1
 8001330:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001334:	4841      	ldr	r0, [pc, #260]	; (800143c <display7SegmentLight+0x29c>)
 8001336:	f001 fa28 	bl	800278a <HAL_GPIO_WritePin>
		display7SegmentLED(counter_light_2 / 10, GPIOx, GPIO_Pins); // first digit of light 2
 800133a:	4b3d      	ldr	r3, [pc, #244]	; (8001430 <display7SegmentLight+0x290>)
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	4a40      	ldr	r2, [pc, #256]	; (8001440 <display7SegmentLight+0x2a0>)
 8001340:	fb82 1203 	smull	r1, r2, r2, r3
 8001344:	1092      	asrs	r2, r2, #2
 8001346:	17db      	asrs	r3, r3, #31
 8001348:	1ad3      	subs	r3, r2, r3
 800134a:	f107 0220 	add.w	r2, r7, #32
 800134e:	1d39      	adds	r1, r7, #4
 8001350:	4618      	mov	r0, r3
 8001352:	f7ff fed9 	bl	8001108 <display7SegmentLED>
		if (timer_flag[3] == 1)
 8001356:	4b3b      	ldr	r3, [pc, #236]	; (8001444 <display7SegmentLight+0x2a4>)
 8001358:	68db      	ldr	r3, [r3, #12]
 800135a:	2b01      	cmp	r3, #1
 800135c:	d153      	bne.n	8001406 <display7SegmentLight+0x266>
		{
			counter_lights = LIGHT_4;
 800135e:	4b31      	ldr	r3, [pc, #196]	; (8001424 <display7SegmentLight+0x284>)
 8001360:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001364:	601a      	str	r2, [r3, #0]
			setTimer(3, 250);
 8001366:	21fa      	movs	r1, #250	; 0xfa
 8001368:	2003      	movs	r0, #3
 800136a:	f000 fc6f 	bl	8001c4c <setTimer>
		}
		break;
 800136e:	e04a      	b.n	8001406 <display7SegmentLight+0x266>
	case LIGHT_4:
		HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, GPIO_PIN_SET);
 8001370:	2201      	movs	r2, #1
 8001372:	2140      	movs	r1, #64	; 0x40
 8001374:	4831      	ldr	r0, [pc, #196]	; (800143c <display7SegmentLight+0x29c>)
 8001376:	f001 fa08 	bl	800278a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_SET);
 800137a:	2201      	movs	r2, #1
 800137c:	2180      	movs	r1, #128	; 0x80
 800137e:	482f      	ldr	r0, [pc, #188]	; (800143c <display7SegmentLight+0x29c>)
 8001380:	f001 fa03 	bl	800278a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_SET);
 8001384:	2201      	movs	r2, #1
 8001386:	f44f 7180 	mov.w	r1, #256	; 0x100
 800138a:	482c      	ldr	r0, [pc, #176]	; (800143c <display7SegmentLight+0x29c>)
 800138c:	f001 f9fd 	bl	800278a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_RESET);
 8001390:	2200      	movs	r2, #0
 8001392:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001396:	4829      	ldr	r0, [pc, #164]	; (800143c <display7SegmentLight+0x29c>)
 8001398:	f001 f9f7 	bl	800278a <HAL_GPIO_WritePin>
		display7SegmentLED(counter_light_2 % 10, GPIOx, GPIO_Pins); // second digit of light 2
 800139c:	4b24      	ldr	r3, [pc, #144]	; (8001430 <display7SegmentLight+0x290>)
 800139e:	681a      	ldr	r2, [r3, #0]
 80013a0:	4b27      	ldr	r3, [pc, #156]	; (8001440 <display7SegmentLight+0x2a0>)
 80013a2:	fb83 1302 	smull	r1, r3, r3, r2
 80013a6:	1099      	asrs	r1, r3, #2
 80013a8:	17d3      	asrs	r3, r2, #31
 80013aa:	1ac8      	subs	r0, r1, r3
 80013ac:	4603      	mov	r3, r0
 80013ae:	009b      	lsls	r3, r3, #2
 80013b0:	4403      	add	r3, r0
 80013b2:	005b      	lsls	r3, r3, #1
 80013b4:	1ad0      	subs	r0, r2, r3
 80013b6:	f107 0220 	add.w	r2, r7, #32
 80013ba:	1d3b      	adds	r3, r7, #4
 80013bc:	4619      	mov	r1, r3
 80013be:	f7ff fea3 	bl	8001108 <display7SegmentLED>
		if (timer_flag[3] == 1)
 80013c2:	4b20      	ldr	r3, [pc, #128]	; (8001444 <display7SegmentLight+0x2a4>)
 80013c4:	68db      	ldr	r3, [r3, #12]
 80013c6:	2b01      	cmp	r3, #1
 80013c8:	d11f      	bne.n	800140a <display7SegmentLight+0x26a>
		{
			counter_lights = READ_UART;
 80013ca:	4b16      	ldr	r3, [pc, #88]	; (8001424 <display7SegmentLight+0x284>)
 80013cc:	2264      	movs	r2, #100	; 0x64
 80013ce:	601a      	str	r2, [r3, #0]
			if (status == AUTOMATIC_MODE)
 80013d0:	4b15      	ldr	r3, [pc, #84]	; (8001428 <display7SegmentLight+0x288>)
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	2b02      	cmp	r3, #2
 80013d6:	d109      	bne.n	80013ec <display7SegmentLight+0x24c>
			{
				counter_light_1--;
 80013d8:	4b14      	ldr	r3, [pc, #80]	; (800142c <display7SegmentLight+0x28c>)
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	3b01      	subs	r3, #1
 80013de:	4a13      	ldr	r2, [pc, #76]	; (800142c <display7SegmentLight+0x28c>)
 80013e0:	6013      	str	r3, [r2, #0]
				counter_light_2--;
 80013e2:	4b13      	ldr	r3, [pc, #76]	; (8001430 <display7SegmentLight+0x290>)
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	3b01      	subs	r3, #1
 80013e8:	4a11      	ldr	r2, [pc, #68]	; (8001430 <display7SegmentLight+0x290>)
 80013ea:	6013      	str	r3, [r2, #0]
			}
			setTimer(3, 250);
 80013ec:	21fa      	movs	r1, #250	; 0xfa
 80013ee:	2003      	movs	r0, #3
 80013f0:	f000 fc2c 	bl	8001c4c <setTimer>
		}
		break;
 80013f4:	e009      	b.n	800140a <display7SegmentLight+0x26a>
	default:
		counter_lights = READ_UART;
 80013f6:	4b0b      	ldr	r3, [pc, #44]	; (8001424 <display7SegmentLight+0x284>)
 80013f8:	2264      	movs	r2, #100	; 0x64
 80013fa:	601a      	str	r2, [r3, #0]
		break;
 80013fc:	e006      	b.n	800140c <display7SegmentLight+0x26c>
		break;
 80013fe:	bf00      	nop
 8001400:	e004      	b.n	800140c <display7SegmentLight+0x26c>
		break;
 8001402:	bf00      	nop
 8001404:	e002      	b.n	800140c <display7SegmentLight+0x26c>
		break;
 8001406:	bf00      	nop
 8001408:	e000      	b.n	800140c <display7SegmentLight+0x26c>
		break;
 800140a:	bf00      	nop
	}
}
 800140c:	bf00      	nop
 800140e:	3730      	adds	r7, #48	; 0x30
 8001410:	46bd      	mov	sp, r7
 8001412:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8001416:	b004      	add	sp, #16
 8001418:	4770      	bx	lr
 800141a:	bf00      	nop
 800141c:	08005464 	.word	0x08005464
 8001420:	08005474 	.word	0x08005474
 8001424:	20000024 	.word	0x20000024
 8001428:	20000000 	.word	0x20000000
 800142c:	2000001c 	.word	0x2000001c
 8001430:	20000020 	.word	0x20000020
 8001434:	08005444 	.word	0x08005444
 8001438:	200001bc 	.word	0x200001bc
 800143c:	40010c00 	.word	0x40010c00
 8001440:	66666667 	.word	0x66666667
 8001444:	200002a0 	.word	0x200002a0

08001448 <fsm_run>:
static void MX_TIM2_Init(void);
static void MX_GPIO_Init(void);
static void MX_USART2_UART_Init(void);
static void MX_TIM3_Init(void);
/* USER CODE BEGIN PFP */
void fsm_run(){
 8001448:	b5f0      	push	{r4, r5, r6, r7, lr}
 800144a:	b08f      	sub	sp, #60	; 0x3c
 800144c:	af0e      	add	r7, sp, #56	; 0x38
	if (buffer_flag == 1) {
 800144e:	4b27      	ldr	r3, [pc, #156]	; (80014ec <fsm_run+0xa4>)
 8001450:	781b      	ldrb	r3, [r3, #0]
 8001452:	2b01      	cmp	r3, #1
 8001454:	d102      	bne.n	800145c <fsm_run+0x14>
		buffer_flag = 0;
 8001456:	4b25      	ldr	r3, [pc, #148]	; (80014ec <fsm_run+0xa4>)
 8001458:	2200      	movs	r2, #0
 800145a:	701a      	strb	r2, [r3, #0]
	}

	 fsm_pedestrian_run();
 800145c:	f7ff fc80 	bl	8000d60 <fsm_pedestrian_run>
	 fsm_buzzer_run();
 8001460:	f7ff fcce 	bl	8000e00 <fsm_buzzer_run>

	if (status == AUTOMATIC_MODE)
 8001464:	4b22      	ldr	r3, [pc, #136]	; (80014f0 <fsm_run+0xa8>)
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	2b02      	cmp	r3, #2
 800146a:	d110      	bne.n	800148e <fsm_run+0x46>
		fsm_automatic_run(huart2);
 800146c:	4e21      	ldr	r6, [pc, #132]	; (80014f4 <fsm_run+0xac>)
 800146e:	466d      	mov	r5, sp
 8001470:	f106 0410 	add.w	r4, r6, #16
 8001474:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001476:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001478:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800147a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800147c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800147e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001480:	6823      	ldr	r3, [r4, #0]
 8001482:	602b      	str	r3, [r5, #0]
 8001484:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001488:	f7fe ff7e 	bl	8000388 <fsm_automatic_run>
 800148c:	e013      	b.n	80014b6 <fsm_run+0x6e>
	else if (status == MANUAL_MODE)
 800148e:	4b18      	ldr	r3, [pc, #96]	; (80014f0 <fsm_run+0xa8>)
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	2b03      	cmp	r3, #3
 8001494:	d10f      	bne.n	80014b6 <fsm_run+0x6e>
		fsm_manual_run(huart2);
 8001496:	4e17      	ldr	r6, [pc, #92]	; (80014f4 <fsm_run+0xac>)
 8001498:	466d      	mov	r5, sp
 800149a:	f106 0410 	add.w	r4, r6, #16
 800149e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80014a0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80014a2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80014a4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80014a6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80014a8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80014aa:	6823      	ldr	r3, [r4, #0]
 80014ac:	602b      	str	r3, [r5, #0]
 80014ae:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80014b2:	f7ff f911 	bl	80006d8 <fsm_manual_run>

	if (buffer_flag == 1) {
 80014b6:	4b0d      	ldr	r3, [pc, #52]	; (80014ec <fsm_run+0xa4>)
 80014b8:	781b      	ldrb	r3, [r3, #0]
 80014ba:	2b01      	cmp	r3, #1
 80014bc:	d102      	bne.n	80014c4 <fsm_run+0x7c>
		buffer_flag = 0;
 80014be:	4b0b      	ldr	r3, [pc, #44]	; (80014ec <fsm_run+0xa4>)
 80014c0:	2200      	movs	r2, #0
 80014c2:	701a      	strb	r2, [r3, #0]
	}

	display7SegmentLight(huart2);
 80014c4:	4e0b      	ldr	r6, [pc, #44]	; (80014f4 <fsm_run+0xac>)
 80014c6:	466d      	mov	r5, sp
 80014c8:	f106 0410 	add.w	r4, r6, #16
 80014cc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80014ce:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80014d0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80014d2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80014d4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80014d6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80014d8:	6823      	ldr	r3, [r4, #0]
 80014da:	602b      	str	r3, [r5, #0]
 80014dc:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80014e0:	f7ff fe5e 	bl	80011a0 <display7SegmentLight>
}
 80014e4:	bf00      	nop
 80014e6:	3704      	adds	r7, #4
 80014e8:	46bd      	mov	sp, r7
 80014ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80014ec:	200000ca 	.word	0x200000ca
 80014f0:	20000000 	.word	0x20000000
 80014f4:	20000224 	.word	0x20000224

080014f8 <HAL_UART_RxCpltCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b082      	sub	sp, #8
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART2) {
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	4a13      	ldr	r2, [pc, #76]	; (8001554 <HAL_UART_RxCpltCallback+0x5c>)
 8001506:	4293      	cmp	r3, r2
 8001508:	d11f      	bne.n	800154a <HAL_UART_RxCpltCallback+0x52>
		buffer[index_buffer++] = temp;
 800150a:	4b13      	ldr	r3, [pc, #76]	; (8001558 <HAL_UART_RxCpltCallback+0x60>)
 800150c:	781b      	ldrb	r3, [r3, #0]
 800150e:	1c5a      	adds	r2, r3, #1
 8001510:	b2d1      	uxtb	r1, r2
 8001512:	4a11      	ldr	r2, [pc, #68]	; (8001558 <HAL_UART_RxCpltCallback+0x60>)
 8001514:	7011      	strb	r1, [r2, #0]
 8001516:	461a      	mov	r2, r3
 8001518:	4b10      	ldr	r3, [pc, #64]	; (800155c <HAL_UART_RxCpltCallback+0x64>)
 800151a:	7819      	ldrb	r1, [r3, #0]
 800151c:	4b10      	ldr	r3, [pc, #64]	; (8001560 <HAL_UART_RxCpltCallback+0x68>)
 800151e:	5499      	strb	r1, [r3, r2]
		if (index_buffer == MAX_BUFFER_SIZE)
 8001520:	4b0d      	ldr	r3, [pc, #52]	; (8001558 <HAL_UART_RxCpltCallback+0x60>)
 8001522:	781b      	ldrb	r3, [r3, #0]
 8001524:	2b1e      	cmp	r3, #30
 8001526:	d102      	bne.n	800152e <HAL_UART_RxCpltCallback+0x36>
			index_buffer = 0;
 8001528:	4b0b      	ldr	r3, [pc, #44]	; (8001558 <HAL_UART_RxCpltCallback+0x60>)
 800152a:	2200      	movs	r2, #0
 800152c:	701a      	strb	r2, [r3, #0]
		buffer_flag = 1;
 800152e:	4b0d      	ldr	r3, [pc, #52]	; (8001564 <HAL_UART_RxCpltCallback+0x6c>)
 8001530:	2201      	movs	r2, #1
 8001532:	701a      	strb	r2, [r3, #0]
		HAL_UART_Transmit(&huart2, &temp, 1, 50);
 8001534:	2332      	movs	r3, #50	; 0x32
 8001536:	2201      	movs	r2, #1
 8001538:	4908      	ldr	r1, [pc, #32]	; (800155c <HAL_UART_RxCpltCallback+0x64>)
 800153a:	480b      	ldr	r0, [pc, #44]	; (8001568 <HAL_UART_RxCpltCallback+0x70>)
 800153c:	f002 fce7 	bl	8003f0e <HAL_UART_Transmit>
		HAL_UART_Receive_IT(&huart2, &temp, 1);
 8001540:	2201      	movs	r2, #1
 8001542:	4906      	ldr	r1, [pc, #24]	; (800155c <HAL_UART_RxCpltCallback+0x64>)
 8001544:	4808      	ldr	r0, [pc, #32]	; (8001568 <HAL_UART_RxCpltCallback+0x70>)
 8001546:	f002 fd74 	bl	8004032 <HAL_UART_Receive_IT>
	}
}
 800154a:	bf00      	nop
 800154c:	3708      	adds	r7, #8
 800154e:	46bd      	mov	sp, r7
 8001550:	bd80      	pop	{r7, pc}
 8001552:	bf00      	nop
 8001554:	40004400 	.word	0x40004400
 8001558:	200000c9 	.word	0x200000c9
 800155c:	200000c8 	.word	0x200000c8
 8001560:	2000019c 	.word	0x2000019c
 8001564:	200000ca 	.word	0x200000ca
 8001568:	20000224 	.word	0x20000224

0800156c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001570:	f000 fd5a 	bl	8002028 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001574:	f000 f846 	bl	8001604 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_TIM2_Init();
 8001578:	f000 f886 	bl	8001688 <MX_TIM2_Init>
  MX_GPIO_Init();
 800157c:	f000 f970 	bl	8001860 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001580:	f000 f944 	bl	800180c <MX_USART2_UART_Init>
  MX_TIM3_Init();
 8001584:	f000 f8cc 	bl	8001720 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
	HAL_TIM_Base_Start_IT(&htim2);
 8001588:	4815      	ldr	r0, [pc, #84]	; (80015e0 <main+0x74>)
 800158a:	f001 fd81 	bl	8003090 <HAL_TIM_Base_Start_IT>
	HAL_UART_Receive_IT(&huart2, &temp, 1);
 800158e:	2201      	movs	r2, #1
 8001590:	4914      	ldr	r1, [pc, #80]	; (80015e4 <main+0x78>)
 8001592:	4815      	ldr	r0, [pc, #84]	; (80015e8 <main+0x7c>)
 8001594:	f002 fd4d 	bl	8004032 <HAL_UART_Receive_IT>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8001598:	2100      	movs	r1, #0
 800159a:	4814      	ldr	r0, [pc, #80]	; (80015ec <main+0x80>)
 800159c:	f001 fe1c 	bl	80031d8 <HAL_TIM_PWM_Start>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	initButton();
 80015a0:	f7fe fdd4 	bl	800014c <initButton>
	HAL_GPIO_WritePin(D6_PEDESTRIAN_GPIO_Port, D6_PEDESTRIAN_Pin, GPIO_PIN_SET);
 80015a4:	2201      	movs	r2, #1
 80015a6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80015aa:	4811      	ldr	r0, [pc, #68]	; (80015f0 <main+0x84>)
 80015ac:	f001 f8ed 	bl	800278a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D7_PEDESTRIAN_GPIO_Port, D7_PEDESTRIAN_Pin, GPIO_PIN_SET);
 80015b0:	2201      	movs	r2, #1
 80015b2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80015b6:	480f      	ldr	r0, [pc, #60]	; (80015f4 <main+0x88>)
 80015b8:	f001 f8e7 	bl	800278a <HAL_GPIO_WritePin>

	SCH_Add_Task(timerRun, 1, 1);
 80015bc:	2201      	movs	r2, #1
 80015be:	2101      	movs	r1, #1
 80015c0:	480d      	ldr	r0, [pc, #52]	; (80015f8 <main+0x8c>)
 80015c2:	f000 fa3d 	bl	8001a40 <SCH_Add_Task>
	SCH_Add_Task(getKeyInput, 1, 1);
 80015c6:	2201      	movs	r2, #1
 80015c8:	2101      	movs	r1, #1
 80015ca:	480c      	ldr	r0, [pc, #48]	; (80015fc <main+0x90>)
 80015cc:	f000 fa38 	bl	8001a40 <SCH_Add_Task>
	SCH_Add_Task(fsm_run, 3, 1);
 80015d0:	2201      	movs	r2, #1
 80015d2:	2103      	movs	r1, #3
 80015d4:	480a      	ldr	r0, [pc, #40]	; (8001600 <main+0x94>)
 80015d6:	f000 fa33 	bl	8001a40 <SCH_Add_Task>
	while (1) {


    /* USER CODE END WHILE */
	SCH_Dispatch_Tasks();
 80015da:	f000 fab5 	bl	8001b48 <SCH_Dispatch_Tasks>
 80015de:	e7fc      	b.n	80015da <main+0x6e>
 80015e0:	200001dc 	.word	0x200001dc
 80015e4:	200000c8 	.word	0x200000c8
 80015e8:	20000224 	.word	0x20000224
 80015ec:	20000104 	.word	0x20000104
 80015f0:	40010c00 	.word	0x40010c00
 80015f4:	40010800 	.word	0x40010800
 80015f8:	08001c8d 	.word	0x08001c8d
 80015fc:	080001c5 	.word	0x080001c5
 8001600:	08001449 	.word	0x08001449

08001604 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	b090      	sub	sp, #64	; 0x40
 8001608:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800160a:	f107 0318 	add.w	r3, r7, #24
 800160e:	2228      	movs	r2, #40	; 0x28
 8001610:	2100      	movs	r1, #0
 8001612:	4618      	mov	r0, r3
 8001614:	f003 f9ae 	bl	8004974 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001618:	1d3b      	adds	r3, r7, #4
 800161a:	2200      	movs	r2, #0
 800161c:	601a      	str	r2, [r3, #0]
 800161e:	605a      	str	r2, [r3, #4]
 8001620:	609a      	str	r2, [r3, #8]
 8001622:	60da      	str	r2, [r3, #12]
 8001624:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001626:	2302      	movs	r3, #2
 8001628:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800162a:	2301      	movs	r3, #1
 800162c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800162e:	2310      	movs	r3, #16
 8001630:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001632:	2302      	movs	r3, #2
 8001634:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8001636:	2300      	movs	r3, #0
 8001638:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 800163a:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 800163e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001640:	f107 0318 	add.w	r3, r7, #24
 8001644:	4618      	mov	r0, r3
 8001646:	f001 f8b9 	bl	80027bc <HAL_RCC_OscConfig>
 800164a:	4603      	mov	r3, r0
 800164c:	2b00      	cmp	r3, #0
 800164e:	d001      	beq.n	8001654 <SystemClock_Config+0x50>
  {
    Error_Handler();
 8001650:	f000 f980 	bl	8001954 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001654:	230f      	movs	r3, #15
 8001656:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001658:	2302      	movs	r3, #2
 800165a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800165c:	2300      	movs	r3, #0
 800165e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001660:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001664:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001666:	2300      	movs	r3, #0
 8001668:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800166a:	1d3b      	adds	r3, r7, #4
 800166c:	2102      	movs	r1, #2
 800166e:	4618      	mov	r0, r3
 8001670:	f001 fb24 	bl	8002cbc <HAL_RCC_ClockConfig>
 8001674:	4603      	mov	r3, r0
 8001676:	2b00      	cmp	r3, #0
 8001678:	d001      	beq.n	800167e <SystemClock_Config+0x7a>
  {
    Error_Handler();
 800167a:	f000 f96b 	bl	8001954 <Error_Handler>
  }
}
 800167e:	bf00      	nop
 8001680:	3740      	adds	r7, #64	; 0x40
 8001682:	46bd      	mov	sp, r7
 8001684:	bd80      	pop	{r7, pc}
	...

08001688 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b086      	sub	sp, #24
 800168c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800168e:	f107 0308 	add.w	r3, r7, #8
 8001692:	2200      	movs	r2, #0
 8001694:	601a      	str	r2, [r3, #0]
 8001696:	605a      	str	r2, [r3, #4]
 8001698:	609a      	str	r2, [r3, #8]
 800169a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800169c:	463b      	mov	r3, r7
 800169e:	2200      	movs	r2, #0
 80016a0:	601a      	str	r2, [r3, #0]
 80016a2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80016a4:	4b1d      	ldr	r3, [pc, #116]	; (800171c <MX_TIM2_Init+0x94>)
 80016a6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80016aa:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 80016ac:	4b1b      	ldr	r3, [pc, #108]	; (800171c <MX_TIM2_Init+0x94>)
 80016ae:	f641 723f 	movw	r2, #7999	; 0x1f3f
 80016b2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016b4:	4b19      	ldr	r3, [pc, #100]	; (800171c <MX_TIM2_Init+0x94>)
 80016b6:	2200      	movs	r2, #0
 80016b8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 79;
 80016ba:	4b18      	ldr	r3, [pc, #96]	; (800171c <MX_TIM2_Init+0x94>)
 80016bc:	224f      	movs	r2, #79	; 0x4f
 80016be:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016c0:	4b16      	ldr	r3, [pc, #88]	; (800171c <MX_TIM2_Init+0x94>)
 80016c2:	2200      	movs	r2, #0
 80016c4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016c6:	4b15      	ldr	r3, [pc, #84]	; (800171c <MX_TIM2_Init+0x94>)
 80016c8:	2200      	movs	r2, #0
 80016ca:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80016cc:	4813      	ldr	r0, [pc, #76]	; (800171c <MX_TIM2_Init+0x94>)
 80016ce:	f001 fc8f 	bl	8002ff0 <HAL_TIM_Base_Init>
 80016d2:	4603      	mov	r3, r0
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d001      	beq.n	80016dc <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80016d8:	f000 f93c 	bl	8001954 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80016dc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80016e0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80016e2:	f107 0308 	add.w	r3, r7, #8
 80016e6:	4619      	mov	r1, r3
 80016e8:	480c      	ldr	r0, [pc, #48]	; (800171c <MX_TIM2_Init+0x94>)
 80016ea:	f001 ffd7 	bl	800369c <HAL_TIM_ConfigClockSource>
 80016ee:	4603      	mov	r3, r0
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d001      	beq.n	80016f8 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80016f4:	f000 f92e 	bl	8001954 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016f8:	2300      	movs	r3, #0
 80016fa:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016fc:	2300      	movs	r3, #0
 80016fe:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001700:	463b      	mov	r3, r7
 8001702:	4619      	mov	r1, r3
 8001704:	4805      	ldr	r0, [pc, #20]	; (800171c <MX_TIM2_Init+0x94>)
 8001706:	f002 fb4b 	bl	8003da0 <HAL_TIMEx_MasterConfigSynchronization>
 800170a:	4603      	mov	r3, r0
 800170c:	2b00      	cmp	r3, #0
 800170e:	d001      	beq.n	8001714 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001710:	f000 f920 	bl	8001954 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001714:	bf00      	nop
 8001716:	3718      	adds	r7, #24
 8001718:	46bd      	mov	sp, r7
 800171a:	bd80      	pop	{r7, pc}
 800171c:	200001dc 	.word	0x200001dc

08001720 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	b08e      	sub	sp, #56	; 0x38
 8001724:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001726:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800172a:	2200      	movs	r2, #0
 800172c:	601a      	str	r2, [r3, #0]
 800172e:	605a      	str	r2, [r3, #4]
 8001730:	609a      	str	r2, [r3, #8]
 8001732:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001734:	f107 0320 	add.w	r3, r7, #32
 8001738:	2200      	movs	r2, #0
 800173a:	601a      	str	r2, [r3, #0]
 800173c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800173e:	1d3b      	adds	r3, r7, #4
 8001740:	2200      	movs	r2, #0
 8001742:	601a      	str	r2, [r3, #0]
 8001744:	605a      	str	r2, [r3, #4]
 8001746:	609a      	str	r2, [r3, #8]
 8001748:	60da      	str	r2, [r3, #12]
 800174a:	611a      	str	r2, [r3, #16]
 800174c:	615a      	str	r2, [r3, #20]
 800174e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001750:	4b2c      	ldr	r3, [pc, #176]	; (8001804 <MX_TIM3_Init+0xe4>)
 8001752:	4a2d      	ldr	r2, [pc, #180]	; (8001808 <MX_TIM3_Init+0xe8>)
 8001754:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 79;
 8001756:	4b2b      	ldr	r3, [pc, #172]	; (8001804 <MX_TIM3_Init+0xe4>)
 8001758:	224f      	movs	r2, #79	; 0x4f
 800175a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800175c:	4b29      	ldr	r3, [pc, #164]	; (8001804 <MX_TIM3_Init+0xe4>)
 800175e:	2200      	movs	r2, #0
 8001760:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 79;
 8001762:	4b28      	ldr	r3, [pc, #160]	; (8001804 <MX_TIM3_Init+0xe4>)
 8001764:	224f      	movs	r2, #79	; 0x4f
 8001766:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001768:	4b26      	ldr	r3, [pc, #152]	; (8001804 <MX_TIM3_Init+0xe4>)
 800176a:	2200      	movs	r2, #0
 800176c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800176e:	4b25      	ldr	r3, [pc, #148]	; (8001804 <MX_TIM3_Init+0xe4>)
 8001770:	2200      	movs	r2, #0
 8001772:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001774:	4823      	ldr	r0, [pc, #140]	; (8001804 <MX_TIM3_Init+0xe4>)
 8001776:	f001 fc3b 	bl	8002ff0 <HAL_TIM_Base_Init>
 800177a:	4603      	mov	r3, r0
 800177c:	2b00      	cmp	r3, #0
 800177e:	d001      	beq.n	8001784 <MX_TIM3_Init+0x64>
  {
    Error_Handler();
 8001780:	f000 f8e8 	bl	8001954 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001784:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001788:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800178a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800178e:	4619      	mov	r1, r3
 8001790:	481c      	ldr	r0, [pc, #112]	; (8001804 <MX_TIM3_Init+0xe4>)
 8001792:	f001 ff83 	bl	800369c <HAL_TIM_ConfigClockSource>
 8001796:	4603      	mov	r3, r0
 8001798:	2b00      	cmp	r3, #0
 800179a:	d001      	beq.n	80017a0 <MX_TIM3_Init+0x80>
  {
    Error_Handler();
 800179c:	f000 f8da 	bl	8001954 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80017a0:	4818      	ldr	r0, [pc, #96]	; (8001804 <MX_TIM3_Init+0xe4>)
 80017a2:	f001 fcc1 	bl	8003128 <HAL_TIM_PWM_Init>
 80017a6:	4603      	mov	r3, r0
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d001      	beq.n	80017b0 <MX_TIM3_Init+0x90>
  {
    Error_Handler();
 80017ac:	f000 f8d2 	bl	8001954 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80017b0:	2300      	movs	r3, #0
 80017b2:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80017b4:	2300      	movs	r3, #0
 80017b6:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80017b8:	f107 0320 	add.w	r3, r7, #32
 80017bc:	4619      	mov	r1, r3
 80017be:	4811      	ldr	r0, [pc, #68]	; (8001804 <MX_TIM3_Init+0xe4>)
 80017c0:	f002 faee 	bl	8003da0 <HAL_TIMEx_MasterConfigSynchronization>
 80017c4:	4603      	mov	r3, r0
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d001      	beq.n	80017ce <MX_TIM3_Init+0xae>
  {
    Error_Handler();
 80017ca:	f000 f8c3 	bl	8001954 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80017ce:	2360      	movs	r3, #96	; 0x60
 80017d0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80017d2:	2300      	movs	r3, #0
 80017d4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80017d6:	2300      	movs	r3, #0
 80017d8:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80017da:	2300      	movs	r3, #0
 80017dc:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80017de:	1d3b      	adds	r3, r7, #4
 80017e0:	2200      	movs	r2, #0
 80017e2:	4619      	mov	r1, r3
 80017e4:	4807      	ldr	r0, [pc, #28]	; (8001804 <MX_TIM3_Init+0xe4>)
 80017e6:	f001 fe9b 	bl	8003520 <HAL_TIM_PWM_ConfigChannel>
 80017ea:	4603      	mov	r3, r0
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d001      	beq.n	80017f4 <MX_TIM3_Init+0xd4>
  {
    Error_Handler();
 80017f0:	f000 f8b0 	bl	8001954 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80017f4:	4803      	ldr	r0, [pc, #12]	; (8001804 <MX_TIM3_Init+0xe4>)
 80017f6:	f000 faeb 	bl	8001dd0 <HAL_TIM_MspPostInit>

}
 80017fa:	bf00      	nop
 80017fc:	3738      	adds	r7, #56	; 0x38
 80017fe:	46bd      	mov	sp, r7
 8001800:	bd80      	pop	{r7, pc}
 8001802:	bf00      	nop
 8001804:	20000104 	.word	0x20000104
 8001808:	40000400 	.word	0x40000400

0800180c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800180c:	b580      	push	{r7, lr}
 800180e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001810:	4b11      	ldr	r3, [pc, #68]	; (8001858 <MX_USART2_UART_Init+0x4c>)
 8001812:	4a12      	ldr	r2, [pc, #72]	; (800185c <MX_USART2_UART_Init+0x50>)
 8001814:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8001816:	4b10      	ldr	r3, [pc, #64]	; (8001858 <MX_USART2_UART_Init+0x4c>)
 8001818:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800181c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800181e:	4b0e      	ldr	r3, [pc, #56]	; (8001858 <MX_USART2_UART_Init+0x4c>)
 8001820:	2200      	movs	r2, #0
 8001822:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001824:	4b0c      	ldr	r3, [pc, #48]	; (8001858 <MX_USART2_UART_Init+0x4c>)
 8001826:	2200      	movs	r2, #0
 8001828:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800182a:	4b0b      	ldr	r3, [pc, #44]	; (8001858 <MX_USART2_UART_Init+0x4c>)
 800182c:	2200      	movs	r2, #0
 800182e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001830:	4b09      	ldr	r3, [pc, #36]	; (8001858 <MX_USART2_UART_Init+0x4c>)
 8001832:	220c      	movs	r2, #12
 8001834:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001836:	4b08      	ldr	r3, [pc, #32]	; (8001858 <MX_USART2_UART_Init+0x4c>)
 8001838:	2200      	movs	r2, #0
 800183a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800183c:	4b06      	ldr	r3, [pc, #24]	; (8001858 <MX_USART2_UART_Init+0x4c>)
 800183e:	2200      	movs	r2, #0
 8001840:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001842:	4805      	ldr	r0, [pc, #20]	; (8001858 <MX_USART2_UART_Init+0x4c>)
 8001844:	f002 fb16 	bl	8003e74 <HAL_UART_Init>
 8001848:	4603      	mov	r3, r0
 800184a:	2b00      	cmp	r3, #0
 800184c:	d001      	beq.n	8001852 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800184e:	f000 f881 	bl	8001954 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001852:	bf00      	nop
 8001854:	bd80      	pop	{r7, pc}
 8001856:	bf00      	nop
 8001858:	20000224 	.word	0x20000224
 800185c:	40004400 	.word	0x40004400

08001860 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	b086      	sub	sp, #24
 8001864:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001866:	f107 0308 	add.w	r3, r7, #8
 800186a:	2200      	movs	r2, #0
 800186c:	601a      	str	r2, [r3, #0]
 800186e:	605a      	str	r2, [r3, #4]
 8001870:	609a      	str	r2, [r3, #8]
 8001872:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001874:	4b2f      	ldr	r3, [pc, #188]	; (8001934 <MX_GPIO_Init+0xd4>)
 8001876:	699b      	ldr	r3, [r3, #24]
 8001878:	4a2e      	ldr	r2, [pc, #184]	; (8001934 <MX_GPIO_Init+0xd4>)
 800187a:	f043 0304 	orr.w	r3, r3, #4
 800187e:	6193      	str	r3, [r2, #24]
 8001880:	4b2c      	ldr	r3, [pc, #176]	; (8001934 <MX_GPIO_Init+0xd4>)
 8001882:	699b      	ldr	r3, [r3, #24]
 8001884:	f003 0304 	and.w	r3, r3, #4
 8001888:	607b      	str	r3, [r7, #4]
 800188a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800188c:	4b29      	ldr	r3, [pc, #164]	; (8001934 <MX_GPIO_Init+0xd4>)
 800188e:	699b      	ldr	r3, [r3, #24]
 8001890:	4a28      	ldr	r2, [pc, #160]	; (8001934 <MX_GPIO_Init+0xd4>)
 8001892:	f043 0308 	orr.w	r3, r3, #8
 8001896:	6193      	str	r3, [r2, #24]
 8001898:	4b26      	ldr	r3, [pc, #152]	; (8001934 <MX_GPIO_Init+0xd4>)
 800189a:	699b      	ldr	r3, [r3, #24]
 800189c:	f003 0308 	and.w	r3, r3, #8
 80018a0:	603b      	str	r3, [r7, #0]
 80018a2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SEG2_Pin|SEG3_Pin|D7_PEDESTRIAN_Pin|SEG4_Pin
 80018a4:	2200      	movs	r2, #0
 80018a6:	f64f 71a0 	movw	r1, #65440	; 0xffa0
 80018aa:	4823      	ldr	r0, [pc, #140]	; (8001938 <MX_GPIO_Init+0xd8>)
 80018ac:	f000 ff6d 	bl	800278a <HAL_GPIO_WritePin>
                          |LED_1_Pin|SEG5_Pin|SEG6_Pin|LED_RED_2_Pin
                          |LED_AMBER_2_Pin|LED_GREEN_2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SEG0_Pin|SEG1_Pin|D6_PEDESTRIAN_Pin|LED_RED_1_Pin
 80018b0:	2200      	movs	r2, #0
 80018b2:	f24e 71fe 	movw	r1, #59390	; 0xe7fe
 80018b6:	4821      	ldr	r0, [pc, #132]	; (800193c <MX_GPIO_Init+0xdc>)
 80018b8:	f000 ff67 	bl	800278a <HAL_GPIO_WritePin>
                          |LED_AMBER_1_Pin|LED_GREEN_1_Pin|LED_2_Pin|LED_4_Pin
                          |LED_3_Pin|EN0_Pin|EN1_Pin|EN2_Pin
                          |EN3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : BUTTON_PEDESTRIAN_Pin BUTTON_1_Pin BUTTON_2_Pin */
  GPIO_InitStruct.Pin = BUTTON_PEDESTRIAN_Pin|BUTTON_1_Pin|BUTTON_2_Pin;
 80018bc:	2313      	movs	r3, #19
 80018be:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018c0:	2300      	movs	r3, #0
 80018c2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80018c4:	2301      	movs	r3, #1
 80018c6:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018c8:	f107 0308 	add.w	r3, r7, #8
 80018cc:	4619      	mov	r1, r3
 80018ce:	481a      	ldr	r0, [pc, #104]	; (8001938 <MX_GPIO_Init+0xd8>)
 80018d0:	f000 fdca 	bl	8002468 <HAL_GPIO_Init>

  /*Configure GPIO pins : SEG2_Pin SEG3_Pin D7_PEDESTRIAN_Pin SEG4_Pin
                           LED_1_Pin SEG5_Pin SEG6_Pin LED_RED_2_Pin
                           LED_AMBER_2_Pin LED_GREEN_2_Pin */
  GPIO_InitStruct.Pin = SEG2_Pin|SEG3_Pin|D7_PEDESTRIAN_Pin|SEG4_Pin
 80018d4:	f64f 73a0 	movw	r3, #65440	; 0xffa0
 80018d8:	60bb      	str	r3, [r7, #8]
                          |LED_1_Pin|SEG5_Pin|SEG6_Pin|LED_RED_2_Pin
                          |LED_AMBER_2_Pin|LED_GREEN_2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018da:	2301      	movs	r3, #1
 80018dc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018de:	2300      	movs	r3, #0
 80018e0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018e2:	2302      	movs	r3, #2
 80018e4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018e6:	f107 0308 	add.w	r3, r7, #8
 80018ea:	4619      	mov	r1, r3
 80018ec:	4812      	ldr	r0, [pc, #72]	; (8001938 <MX_GPIO_Init+0xd8>)
 80018ee:	f000 fdbb 	bl	8002468 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON_3_Pin BUTTON_2_1_Pin */
  GPIO_InitStruct.Pin = BUTTON_3_Pin|BUTTON_2_1_Pin;
 80018f2:	f640 0301 	movw	r3, #2049	; 0x801
 80018f6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018f8:	2300      	movs	r3, #0
 80018fa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80018fc:	2301      	movs	r3, #1
 80018fe:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001900:	f107 0308 	add.w	r3, r7, #8
 8001904:	4619      	mov	r1, r3
 8001906:	480d      	ldr	r0, [pc, #52]	; (800193c <MX_GPIO_Init+0xdc>)
 8001908:	f000 fdae 	bl	8002468 <HAL_GPIO_Init>

  /*Configure GPIO pins : SEG0_Pin SEG1_Pin D6_PEDESTRIAN_Pin LED_RED_1_Pin
                           LED_AMBER_1_Pin LED_GREEN_1_Pin LED_2_Pin LED_4_Pin
                           LED_3_Pin EN0_Pin EN1_Pin EN2_Pin
                           EN3_Pin */
  GPIO_InitStruct.Pin = SEG0_Pin|SEG1_Pin|D6_PEDESTRIAN_Pin|LED_RED_1_Pin
 800190c:	f24e 73fe 	movw	r3, #59390	; 0xe7fe
 8001910:	60bb      	str	r3, [r7, #8]
                          |LED_AMBER_1_Pin|LED_GREEN_1_Pin|LED_2_Pin|LED_4_Pin
                          |LED_3_Pin|EN0_Pin|EN1_Pin|EN2_Pin
                          |EN3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001912:	2301      	movs	r3, #1
 8001914:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001916:	2300      	movs	r3, #0
 8001918:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800191a:	2302      	movs	r3, #2
 800191c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800191e:	f107 0308 	add.w	r3, r7, #8
 8001922:	4619      	mov	r1, r3
 8001924:	4805      	ldr	r0, [pc, #20]	; (800193c <MX_GPIO_Init+0xdc>)
 8001926:	f000 fd9f 	bl	8002468 <HAL_GPIO_Init>

}
 800192a:	bf00      	nop
 800192c:	3718      	adds	r7, #24
 800192e:	46bd      	mov	sp, r7
 8001930:	bd80      	pop	{r7, pc}
 8001932:	bf00      	nop
 8001934:	40021000 	.word	0x40021000
 8001938:	40010800 	.word	0x40010800
 800193c:	40010c00 	.word	0x40010c00

08001940 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001940:	b580      	push	{r7, lr}
 8001942:	b082      	sub	sp, #8
 8001944:	af00      	add	r7, sp, #0
 8001946:	6078      	str	r0, [r7, #4]
//	timerRun();
//	getKeyInput();
	SCH_Update();
 8001948:	f000 f8d2 	bl	8001af0 <SCH_Update>
}
 800194c:	bf00      	nop
 800194e:	3708      	adds	r7, #8
 8001950:	46bd      	mov	sp, r7
 8001952:	bd80      	pop	{r7, pc}

08001954 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001954:	b480      	push	{r7}
 8001956:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001958:	b672      	cpsid	i
}
 800195a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 800195c:	e7fe      	b.n	800195c <Error_Handler+0x8>
	...

08001960 <UpdateTaskPosition>:

uint8_t task_position[SCH_MAX_TASKS];
uint8_t lock = UNLOCK;


void UpdateTaskPosition(struct sTask *updateTask){
 8001960:	b480      	push	{r7}
 8001962:	b085      	sub	sp, #20
 8001964:	af00      	add	r7, sp, #0
 8001966:	6078      	str	r0, [r7, #4]
	if(updateTask == TasksLinkedList){
 8001968:	4b34      	ldr	r3, [pc, #208]	; (8001a3c <UpdateTaskPosition+0xdc>)
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	687a      	ldr	r2, [r7, #4]
 800196e:	429a      	cmp	r2, r3
 8001970:	d05e      	beq.n	8001a30 <UpdateTaskPosition+0xd0>
		return;
	}
	struct sTask *it = TasksLinkedList;
 8001972:	4b32      	ldr	r3, [pc, #200]	; (8001a3c <UpdateTaskPosition+0xdc>)
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	60fb      	str	r3, [r7, #12]
	uint8_t check = 0;
 8001978:	2300      	movs	r3, #0
 800197a:	72fb      	strb	r3, [r7, #11]
	while(it->Delay <= updateTask->Delay){
 800197c:	e014      	b.n	80019a8 <UpdateTaskPosition+0x48>
		if(it == TasksLinkedList) check += 1;
 800197e:	4b2f      	ldr	r3, [pc, #188]	; (8001a3c <UpdateTaskPosition+0xdc>)
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	68fa      	ldr	r2, [r7, #12]
 8001984:	429a      	cmp	r2, r3
 8001986:	d102      	bne.n	800198e <UpdateTaskPosition+0x2e>
 8001988:	7afb      	ldrb	r3, [r7, #11]
 800198a:	3301      	adds	r3, #1
 800198c:	72fb      	strb	r3, [r7, #11]
		if(check == 2) break;
 800198e:	7afb      	ldrb	r3, [r7, #11]
 8001990:	2b02      	cmp	r3, #2
 8001992:	d010      	beq.n	80019b6 <UpdateTaskPosition+0x56>
		updateTask->Delay -= it->Delay;
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	68da      	ldr	r2, [r3, #12]
 8001998:	68fb      	ldr	r3, [r7, #12]
 800199a:	68db      	ldr	r3, [r3, #12]
 800199c:	1ad2      	subs	r2, r2, r3
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	60da      	str	r2, [r3, #12]
		it = it->right;
 80019a2:	68fb      	ldr	r3, [r7, #12]
 80019a4:	685b      	ldr	r3, [r3, #4]
 80019a6:	60fb      	str	r3, [r7, #12]
	while(it->Delay <= updateTask->Delay){
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	68da      	ldr	r2, [r3, #12]
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	68db      	ldr	r3, [r3, #12]
 80019b0:	429a      	cmp	r2, r3
 80019b2:	d9e4      	bls.n	800197e <UpdateTaskPosition+0x1e>
 80019b4:	e000      	b.n	80019b8 <UpdateTaskPosition+0x58>
		if(check == 2) break;
 80019b6:	bf00      	nop
	}

	//Insert to appropriate position
	if(updateTask->Delay <= 0) updateTask->RunMe = 1;
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	68db      	ldr	r3, [r3, #12]
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d102      	bne.n	80019c6 <UpdateTaskPosition+0x66>
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	2201      	movs	r2, #1
 80019c4:	761a      	strb	r2, [r3, #24]
	updateTask->right = it;
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	68fa      	ldr	r2, [r7, #12]
 80019ca:	605a      	str	r2, [r3, #4]
	updateTask->left = it->left;
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	681a      	ldr	r2, [r3, #0]
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	601a      	str	r2, [r3, #0]
	it->left->right = updateTask;
 80019d4:	68fb      	ldr	r3, [r7, #12]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	687a      	ldr	r2, [r7, #4]
 80019da:	605a      	str	r2, [r3, #4]
	it->left = updateTask;
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	687a      	ldr	r2, [r7, #4]
 80019e0:	601a      	str	r2, [r3, #0]

	//Update
	// Task is update to lowest
	if(check == 0){
 80019e2:	7afb      	ldrb	r3, [r7, #11]
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d111      	bne.n	8001a0c <UpdateTaskPosition+0xac>
			it->Delay -= updateTask->Delay;
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	68da      	ldr	r2, [r3, #12]
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	68db      	ldr	r3, [r3, #12]
 80019f0:	1ad2      	subs	r2, r2, r3
 80019f2:	68fb      	ldr	r3, [r7, #12]
 80019f4:	60da      	str	r2, [r3, #12]
			if(it->Delay <= 0) it->RunMe = 1;
 80019f6:	68fb      	ldr	r3, [r7, #12]
 80019f8:	68db      	ldr	r3, [r3, #12]
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d102      	bne.n	8001a04 <UpdateTaskPosition+0xa4>
 80019fe:	68fb      	ldr	r3, [r7, #12]
 8001a00:	2201      	movs	r2, #1
 8001a02:	761a      	strb	r2, [r3, #24]
			TasksLinkedList = updateTask;
 8001a04:	4a0d      	ldr	r2, [pc, #52]	; (8001a3c <UpdateTaskPosition+0xdc>)
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	6013      	str	r3, [r2, #0]
 8001a0a:	e012      	b.n	8001a32 <UpdateTaskPosition+0xd2>
	}
	// Task is update to middle
	else if (check == 1){
 8001a0c:	7afb      	ldrb	r3, [r7, #11]
 8001a0e:	2b01      	cmp	r3, #1
 8001a10:	d10f      	bne.n	8001a32 <UpdateTaskPosition+0xd2>
			it->Delay -= updateTask->Delay;
 8001a12:	68fb      	ldr	r3, [r7, #12]
 8001a14:	68da      	ldr	r2, [r3, #12]
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	68db      	ldr	r3, [r3, #12]
 8001a1a:	1ad2      	subs	r2, r2, r3
 8001a1c:	68fb      	ldr	r3, [r7, #12]
 8001a1e:	60da      	str	r2, [r3, #12]
			if(it->Delay <= 0) it->RunMe = 1;
 8001a20:	68fb      	ldr	r3, [r7, #12]
 8001a22:	68db      	ldr	r3, [r3, #12]
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d104      	bne.n	8001a32 <UpdateTaskPosition+0xd2>
 8001a28:	68fb      	ldr	r3, [r7, #12]
 8001a2a:	2201      	movs	r2, #1
 8001a2c:	761a      	strb	r2, [r3, #24]
 8001a2e:	e000      	b.n	8001a32 <UpdateTaskPosition+0xd2>
		return;
 8001a30:	bf00      	nop
	}
	// Do nothing when task is update to highest
}
 8001a32:	3714      	adds	r7, #20
 8001a34:	46bd      	mov	sp, r7
 8001a36:	bc80      	pop	{r7}
 8001a38:	4770      	bx	lr
 8001a3a:	bf00      	nop
 8001a3c:	200000cc 	.word	0x200000cc

08001a40 <SCH_Add_Task>:

void SCH_Add_Task(void (*funcPointer)(), uint32_t Delay, uint32_t Period){
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b086      	sub	sp, #24
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	60f8      	str	r0, [r7, #12]
 8001a48:	60b9      	str	r1, [r7, #8]
 8001a4a:	607a      	str	r2, [r7, #4]
	if(!funcPointer){
 8001a4c:	68fb      	ldr	r3, [r7, #12]
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d042      	beq.n	8001ad8 <SCH_Add_Task+0x98>
		return ;
	}
	uint32_t runnerID = 0;
 8001a52:	2300      	movs	r3, #0
 8001a54:	617b      	str	r3, [r7, #20]
	while((runnerID < SCH_MAX_TASKS) && (task_position[runnerID])){
 8001a56:	e002      	b.n	8001a5e <SCH_Add_Task+0x1e>
		runnerID += 1;
 8001a58:	697b      	ldr	r3, [r7, #20]
 8001a5a:	3301      	adds	r3, #1
 8001a5c:	617b      	str	r3, [r7, #20]
	while((runnerID < SCH_MAX_TASKS) && (task_position[runnerID])){
 8001a5e:	697b      	ldr	r3, [r7, #20]
 8001a60:	2b27      	cmp	r3, #39	; 0x27
 8001a62:	d805      	bhi.n	8001a70 <SCH_Add_Task+0x30>
 8001a64:	4a1f      	ldr	r2, [pc, #124]	; (8001ae4 <SCH_Add_Task+0xa4>)
 8001a66:	697b      	ldr	r3, [r7, #20]
 8001a68:	4413      	add	r3, r2
 8001a6a:	781b      	ldrb	r3, [r3, #0]
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d1f3      	bne.n	8001a58 <SCH_Add_Task+0x18>
	}
	if(runnerID == SCH_MAX_TASKS){
 8001a70:	697b      	ldr	r3, [r7, #20]
 8001a72:	2b28      	cmp	r3, #40	; 0x28
 8001a74:	d032      	beq.n	8001adc <SCH_Add_Task+0x9c>
		return -1;
	}else task_position[runnerID] = 1;
 8001a76:	4a1b      	ldr	r2, [pc, #108]	; (8001ae4 <SCH_Add_Task+0xa4>)
 8001a78:	697b      	ldr	r3, [r7, #20]
 8001a7a:	4413      	add	r3, r2
 8001a7c:	2201      	movs	r2, #1
 8001a7e:	701a      	strb	r2, [r3, #0]
	lock = LOCK;
 8001a80:	4b19      	ldr	r3, [pc, #100]	; (8001ae8 <SCH_Add_Task+0xa8>)
 8001a82:	2264      	movs	r2, #100	; 0x64
 8001a84:	701a      	strb	r2, [r3, #0]
	struct sTask *curTask = (struct sTask*)malloc(sizeof(struct sTask));
 8001a86:	201c      	movs	r0, #28
 8001a88:	f002 ff56 	bl	8004938 <malloc>
 8001a8c:	4603      	mov	r3, r0
 8001a8e:	613b      	str	r3, [r7, #16]
	curTask->Delay = Delay;
 8001a90:	693b      	ldr	r3, [r7, #16]
 8001a92:	68ba      	ldr	r2, [r7, #8]
 8001a94:	60da      	str	r2, [r3, #12]
	curTask->Period = Period;
 8001a96:	693b      	ldr	r3, [r7, #16]
 8001a98:	687a      	ldr	r2, [r7, #4]
 8001a9a:	611a      	str	r2, [r3, #16]
	curTask->funcPointer = funcPointer;
 8001a9c:	693b      	ldr	r3, [r7, #16]
 8001a9e:	68fa      	ldr	r2, [r7, #12]
 8001aa0:	609a      	str	r2, [r3, #8]
	curTask->taskID = runnerID;
 8001aa2:	693b      	ldr	r3, [r7, #16]
 8001aa4:	697a      	ldr	r2, [r7, #20]
 8001aa6:	615a      	str	r2, [r3, #20]
	curTask->RunMe = 0;
 8001aa8:	693b      	ldr	r3, [r7, #16]
 8001aaa:	2200      	movs	r2, #0
 8001aac:	761a      	strb	r2, [r3, #24]
	if(TasksLinkedList){
 8001aae:	4b0f      	ldr	r3, [pc, #60]	; (8001aec <SCH_Add_Task+0xac>)
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d003      	beq.n	8001abe <SCH_Add_Task+0x7e>
		UpdateTaskPosition(curTask);
 8001ab6:	6938      	ldr	r0, [r7, #16]
 8001ab8:	f7ff ff52 	bl	8001960 <UpdateTaskPosition>
 8001abc:	e008      	b.n	8001ad0 <SCH_Add_Task+0x90>
	}else{
		curTask->left = curTask;
 8001abe:	693b      	ldr	r3, [r7, #16]
 8001ac0:	693a      	ldr	r2, [r7, #16]
 8001ac2:	601a      	str	r2, [r3, #0]
		curTask->right = curTask;
 8001ac4:	693b      	ldr	r3, [r7, #16]
 8001ac6:	693a      	ldr	r2, [r7, #16]
 8001ac8:	605a      	str	r2, [r3, #4]
		TasksLinkedList = curTask;
 8001aca:	4a08      	ldr	r2, [pc, #32]	; (8001aec <SCH_Add_Task+0xac>)
 8001acc:	693b      	ldr	r3, [r7, #16]
 8001ace:	6013      	str	r3, [r2, #0]
	}
	lock = UNLOCK;
 8001ad0:	4b05      	ldr	r3, [pc, #20]	; (8001ae8 <SCH_Add_Task+0xa8>)
 8001ad2:	22c8      	movs	r2, #200	; 0xc8
 8001ad4:	701a      	strb	r2, [r3, #0]
 8001ad6:	e002      	b.n	8001ade <SCH_Add_Task+0x9e>
		return ;
 8001ad8:	bf00      	nop
 8001ada:	e000      	b.n	8001ade <SCH_Add_Task+0x9e>
		return -1;
 8001adc:	bf00      	nop
}
 8001ade:	3718      	adds	r7, #24
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	bd80      	pop	{r7, pc}
 8001ae4:	20000268 	.word	0x20000268
 8001ae8:	20000028 	.word	0x20000028
 8001aec:	200000cc 	.word	0x200000cc

08001af0 <SCH_Update>:

void SCH_Update(){
 8001af0:	b480      	push	{r7}
 8001af2:	af00      	add	r7, sp, #0
	if((TasksLinkedList) && (!TasksLinkedList->RunMe) && (lock == UNLOCK)){
 8001af4:	4b12      	ldr	r3, [pc, #72]	; (8001b40 <SCH_Update+0x50>)
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d01d      	beq.n	8001b38 <SCH_Update+0x48>
 8001afc:	4b10      	ldr	r3, [pc, #64]	; (8001b40 <SCH_Update+0x50>)
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	7e1b      	ldrb	r3, [r3, #24]
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d118      	bne.n	8001b38 <SCH_Update+0x48>
 8001b06:	4b0f      	ldr	r3, [pc, #60]	; (8001b44 <SCH_Update+0x54>)
 8001b08:	781b      	ldrb	r3, [r3, #0]
 8001b0a:	2bc8      	cmp	r3, #200	; 0xc8
 8001b0c:	d114      	bne.n	8001b38 <SCH_Update+0x48>
		if(TasksLinkedList->Delay > 0) TasksLinkedList->Delay -= 1;
 8001b0e:	4b0c      	ldr	r3, [pc, #48]	; (8001b40 <SCH_Update+0x50>)
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	68db      	ldr	r3, [r3, #12]
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d006      	beq.n	8001b26 <SCH_Update+0x36>
 8001b18:	4b09      	ldr	r3, [pc, #36]	; (8001b40 <SCH_Update+0x50>)
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	68da      	ldr	r2, [r3, #12]
 8001b1e:	4b08      	ldr	r3, [pc, #32]	; (8001b40 <SCH_Update+0x50>)
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	3a01      	subs	r2, #1
 8001b24:	60da      	str	r2, [r3, #12]
		if(TasksLinkedList->Delay <= 0) TasksLinkedList->RunMe = 1;
 8001b26:	4b06      	ldr	r3, [pc, #24]	; (8001b40 <SCH_Update+0x50>)
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	68db      	ldr	r3, [r3, #12]
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d103      	bne.n	8001b38 <SCH_Update+0x48>
 8001b30:	4b03      	ldr	r3, [pc, #12]	; (8001b40 <SCH_Update+0x50>)
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	2201      	movs	r2, #1
 8001b36:	761a      	strb	r2, [r3, #24]
	}
}
 8001b38:	bf00      	nop
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	bc80      	pop	{r7}
 8001b3e:	4770      	bx	lr
 8001b40:	200000cc 	.word	0x200000cc
 8001b44:	20000028 	.word	0x20000028

08001b48 <SCH_Dispatch_Tasks>:

void SCH_Dispatch_Tasks(){
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	b082      	sub	sp, #8
 8001b4c:	af00      	add	r7, sp, #0
	lock = LOCK;
 8001b4e:	4b25      	ldr	r3, [pc, #148]	; (8001be4 <SCH_Dispatch_Tasks+0x9c>)
 8001b50:	2264      	movs	r2, #100	; 0x64
 8001b52:	701a      	strb	r2, [r3, #0]
	while((TasksLinkedList) && (TasksLinkedList->RunMe)){
 8001b54:	e036      	b.n	8001bc4 <SCH_Dispatch_Tasks+0x7c>
		(*TasksLinkedList->funcPointer)();
 8001b56:	4b24      	ldr	r3, [pc, #144]	; (8001be8 <SCH_Dispatch_Tasks+0xa0>)
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	689b      	ldr	r3, [r3, #8]
 8001b5c:	4798      	blx	r3
//		One shot task
		if(TasksLinkedList->Period == 0){
 8001b5e:	4b22      	ldr	r3, [pc, #136]	; (8001be8 <SCH_Dispatch_Tasks+0xa0>)
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	691b      	ldr	r3, [r3, #16]
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d10d      	bne.n	8001b84 <SCH_Dispatch_Tasks+0x3c>
			struct sTask *toDelete = TasksLinkedList;
 8001b68:	4b1f      	ldr	r3, [pc, #124]	; (8001be8 <SCH_Dispatch_Tasks+0xa0>)
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	603b      	str	r3, [r7, #0]
			TasksLinkedList = TasksLinkedList->right;
 8001b6e:	4b1e      	ldr	r3, [pc, #120]	; (8001be8 <SCH_Dispatch_Tasks+0xa0>)
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	685b      	ldr	r3, [r3, #4]
 8001b74:	4a1c      	ldr	r2, [pc, #112]	; (8001be8 <SCH_Dispatch_Tasks+0xa0>)
 8001b76:	6013      	str	r3, [r2, #0]
			SCH_Delete_Task(toDelete->taskID);
 8001b78:	683b      	ldr	r3, [r7, #0]
 8001b7a:	695b      	ldr	r3, [r3, #20]
 8001b7c:	4618      	mov	r0, r3
 8001b7e:	f000 f835 	bl	8001bec <SCH_Delete_Task>
 8001b82:	e01f      	b.n	8001bc4 <SCH_Dispatch_Tasks+0x7c>
		}else{
//		Period task
			struct sTask *toFind = TasksLinkedList;
 8001b84:	4b18      	ldr	r3, [pc, #96]	; (8001be8 <SCH_Dispatch_Tasks+0xa0>)
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	607b      	str	r3, [r7, #4]
			TasksLinkedList->right->left = TasksLinkedList->left;
 8001b8a:	4b17      	ldr	r3, [pc, #92]	; (8001be8 <SCH_Dispatch_Tasks+0xa0>)
 8001b8c:	681a      	ldr	r2, [r3, #0]
 8001b8e:	4b16      	ldr	r3, [pc, #88]	; (8001be8 <SCH_Dispatch_Tasks+0xa0>)
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	685b      	ldr	r3, [r3, #4]
 8001b94:	6812      	ldr	r2, [r2, #0]
 8001b96:	601a      	str	r2, [r3, #0]
			TasksLinkedList->left->right = TasksLinkedList->right;
 8001b98:	4b13      	ldr	r3, [pc, #76]	; (8001be8 <SCH_Dispatch_Tasks+0xa0>)
 8001b9a:	681a      	ldr	r2, [r3, #0]
 8001b9c:	4b12      	ldr	r3, [pc, #72]	; (8001be8 <SCH_Dispatch_Tasks+0xa0>)
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	6852      	ldr	r2, [r2, #4]
 8001ba4:	605a      	str	r2, [r3, #4]
			TasksLinkedList = TasksLinkedList->right;
 8001ba6:	4b10      	ldr	r3, [pc, #64]	; (8001be8 <SCH_Dispatch_Tasks+0xa0>)
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	685b      	ldr	r3, [r3, #4]
 8001bac:	4a0e      	ldr	r2, [pc, #56]	; (8001be8 <SCH_Dispatch_Tasks+0xa0>)
 8001bae:	6013      	str	r3, [r2, #0]
			toFind->RunMe = 0;
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	761a      	strb	r2, [r3, #24]
			toFind->Delay = toFind->Period;
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	691a      	ldr	r2, [r3, #16]
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	60da      	str	r2, [r3, #12]
			UpdateTaskPosition(toFind);
 8001bbe:	6878      	ldr	r0, [r7, #4]
 8001bc0:	f7ff fece 	bl	8001960 <UpdateTaskPosition>
	while((TasksLinkedList) && (TasksLinkedList->RunMe)){
 8001bc4:	4b08      	ldr	r3, [pc, #32]	; (8001be8 <SCH_Dispatch_Tasks+0xa0>)
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d004      	beq.n	8001bd6 <SCH_Dispatch_Tasks+0x8e>
 8001bcc:	4b06      	ldr	r3, [pc, #24]	; (8001be8 <SCH_Dispatch_Tasks+0xa0>)
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	7e1b      	ldrb	r3, [r3, #24]
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d1bf      	bne.n	8001b56 <SCH_Dispatch_Tasks+0xe>
		}
	}
	lock = UNLOCK;
 8001bd6:	4b03      	ldr	r3, [pc, #12]	; (8001be4 <SCH_Dispatch_Tasks+0x9c>)
 8001bd8:	22c8      	movs	r2, #200	; 0xc8
 8001bda:	701a      	strb	r2, [r3, #0]
}
 8001bdc:	bf00      	nop
 8001bde:	3708      	adds	r7, #8
 8001be0:	46bd      	mov	sp, r7
 8001be2:	bd80      	pop	{r7, pc}
 8001be4:	20000028 	.word	0x20000028
 8001be8:	200000cc 	.word	0x200000cc

08001bec <SCH_Delete_Task>:

void SCH_Delete_Task(uint32_t index){
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b084      	sub	sp, #16
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]
	if(task_position[index]){
 8001bf4:	4a13      	ldr	r2, [pc, #76]	; (8001c44 <SCH_Delete_Task+0x58>)
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	4413      	add	r3, r2
 8001bfa:	781b      	ldrb	r3, [r3, #0]
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d01d      	beq.n	8001c3c <SCH_Delete_Task+0x50>
		task_position[index] = 0;
 8001c00:	4a10      	ldr	r2, [pc, #64]	; (8001c44 <SCH_Delete_Task+0x58>)
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	4413      	add	r3, r2
 8001c06:	2200      	movs	r2, #0
 8001c08:	701a      	strb	r2, [r3, #0]
		struct sTask *it = TasksLinkedList;
 8001c0a:	4b0f      	ldr	r3, [pc, #60]	; (8001c48 <SCH_Delete_Task+0x5c>)
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	60fb      	str	r3, [r7, #12]
		while(it->taskID != index){
 8001c10:	e002      	b.n	8001c18 <SCH_Delete_Task+0x2c>
			it = it->right;
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	685b      	ldr	r3, [r3, #4]
 8001c16:	60fb      	str	r3, [r7, #12]
		while(it->taskID != index){
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	695b      	ldr	r3, [r3, #20]
 8001c1c:	687a      	ldr	r2, [r7, #4]
 8001c1e:	429a      	cmp	r2, r3
 8001c20:	d1f7      	bne.n	8001c12 <SCH_Delete_Task+0x26>
		}
		it->right->left = it->left;
 8001c22:	68fb      	ldr	r3, [r7, #12]
 8001c24:	685b      	ldr	r3, [r3, #4]
 8001c26:	68fa      	ldr	r2, [r7, #12]
 8001c28:	6812      	ldr	r2, [r2, #0]
 8001c2a:	601a      	str	r2, [r3, #0]
		it->left->right = it->right;
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	68fa      	ldr	r2, [r7, #12]
 8001c32:	6852      	ldr	r2, [r2, #4]
 8001c34:	605a      	str	r2, [r3, #4]
		free(it);
 8001c36:	68f8      	ldr	r0, [r7, #12]
 8001c38:	f002 fe86 	bl	8004948 <free>
	}
}
 8001c3c:	bf00      	nop
 8001c3e:	3710      	adds	r7, #16
 8001c40:	46bd      	mov	sp, r7
 8001c42:	bd80      	pop	{r7, pc}
 8001c44:	20000268 	.word	0x20000268
 8001c48:	200000cc 	.word	0x200000cc

08001c4c <setTimer>:
#define TIMER_CYCLE 10

int timer_flag[NO_TIMERS + 1];
int timer_counter[NO_TIMERS + 1];

void setTimer(int flagNo, int duration) {
 8001c4c:	b480      	push	{r7}
 8001c4e:	b083      	sub	sp, #12
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	6078      	str	r0, [r7, #4]
 8001c54:	6039      	str	r1, [r7, #0]
	timer_counter[flagNo] = duration / TIMER_CYCLE;
 8001c56:	683b      	ldr	r3, [r7, #0]
 8001c58:	4a09      	ldr	r2, [pc, #36]	; (8001c80 <setTimer+0x34>)
 8001c5a:	fb82 1203 	smull	r1, r2, r2, r3
 8001c5e:	1092      	asrs	r2, r2, #2
 8001c60:	17db      	asrs	r3, r3, #31
 8001c62:	1ad2      	subs	r2, r2, r3
 8001c64:	4907      	ldr	r1, [pc, #28]	; (8001c84 <setTimer+0x38>)
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	timer_flag[flagNo] = 0;
 8001c6c:	4a06      	ldr	r2, [pc, #24]	; (8001c88 <setTimer+0x3c>)
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	2100      	movs	r1, #0
 8001c72:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8001c76:	bf00      	nop
 8001c78:	370c      	adds	r7, #12
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	bc80      	pop	{r7}
 8001c7e:	4770      	bx	lr
 8001c80:	66666667 	.word	0x66666667
 8001c84:	20000290 	.word	0x20000290
 8001c88:	200002a0 	.word	0x200002a0

08001c8c <timerRun>:

void timerRun() {
 8001c8c:	b480      	push	{r7}
 8001c8e:	b083      	sub	sp, #12
 8001c90:	af00      	add	r7, sp, #0
	for (int flagNo = 1; flagNo <= NO_TIMERS; flagNo++) {
 8001c92:	2301      	movs	r3, #1
 8001c94:	607b      	str	r3, [r7, #4]
 8001c96:	e01c      	b.n	8001cd2 <timerRun+0x46>
		if (timer_counter[flagNo] > 0) {
 8001c98:	4a12      	ldr	r2, [pc, #72]	; (8001ce4 <timerRun+0x58>)
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	dd13      	ble.n	8001ccc <timerRun+0x40>
			timer_counter[flagNo]--;
 8001ca4:	4a0f      	ldr	r2, [pc, #60]	; (8001ce4 <timerRun+0x58>)
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001cac:	1e5a      	subs	r2, r3, #1
 8001cae:	490d      	ldr	r1, [pc, #52]	; (8001ce4 <timerRun+0x58>)
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			if (timer_counter[flagNo] <= 0) {
 8001cb6:	4a0b      	ldr	r2, [pc, #44]	; (8001ce4 <timerRun+0x58>)
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	dc04      	bgt.n	8001ccc <timerRun+0x40>
				timer_flag[flagNo] = 1;
 8001cc2:	4a09      	ldr	r2, [pc, #36]	; (8001ce8 <timerRun+0x5c>)
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	2101      	movs	r1, #1
 8001cc8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int flagNo = 1; flagNo <= NO_TIMERS; flagNo++) {
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	3301      	adds	r3, #1
 8001cd0:	607b      	str	r3, [r7, #4]
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	2b03      	cmp	r3, #3
 8001cd6:	dddf      	ble.n	8001c98 <timerRun+0xc>
			}
		}
	}
}
 8001cd8:	bf00      	nop
 8001cda:	bf00      	nop
 8001cdc:	370c      	adds	r7, #12
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	bc80      	pop	{r7}
 8001ce2:	4770      	bx	lr
 8001ce4:	20000290 	.word	0x20000290
 8001ce8:	200002a0 	.word	0x200002a0

08001cec <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001cec:	b480      	push	{r7}
 8001cee:	b085      	sub	sp, #20
 8001cf0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001cf2:	4b15      	ldr	r3, [pc, #84]	; (8001d48 <HAL_MspInit+0x5c>)
 8001cf4:	699b      	ldr	r3, [r3, #24]
 8001cf6:	4a14      	ldr	r2, [pc, #80]	; (8001d48 <HAL_MspInit+0x5c>)
 8001cf8:	f043 0301 	orr.w	r3, r3, #1
 8001cfc:	6193      	str	r3, [r2, #24]
 8001cfe:	4b12      	ldr	r3, [pc, #72]	; (8001d48 <HAL_MspInit+0x5c>)
 8001d00:	699b      	ldr	r3, [r3, #24]
 8001d02:	f003 0301 	and.w	r3, r3, #1
 8001d06:	60bb      	str	r3, [r7, #8]
 8001d08:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d0a:	4b0f      	ldr	r3, [pc, #60]	; (8001d48 <HAL_MspInit+0x5c>)
 8001d0c:	69db      	ldr	r3, [r3, #28]
 8001d0e:	4a0e      	ldr	r2, [pc, #56]	; (8001d48 <HAL_MspInit+0x5c>)
 8001d10:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d14:	61d3      	str	r3, [r2, #28]
 8001d16:	4b0c      	ldr	r3, [pc, #48]	; (8001d48 <HAL_MspInit+0x5c>)
 8001d18:	69db      	ldr	r3, [r3, #28]
 8001d1a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d1e:	607b      	str	r3, [r7, #4]
 8001d20:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8001d22:	4b0a      	ldr	r3, [pc, #40]	; (8001d4c <HAL_MspInit+0x60>)
 8001d24:	685b      	ldr	r3, [r3, #4]
 8001d26:	60fb      	str	r3, [r7, #12]
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001d2e:	60fb      	str	r3, [r7, #12]
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001d36:	60fb      	str	r3, [r7, #12]
 8001d38:	4a04      	ldr	r2, [pc, #16]	; (8001d4c <HAL_MspInit+0x60>)
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d3e:	bf00      	nop
 8001d40:	3714      	adds	r7, #20
 8001d42:	46bd      	mov	sp, r7
 8001d44:	bc80      	pop	{r7}
 8001d46:	4770      	bx	lr
 8001d48:	40021000 	.word	0x40021000
 8001d4c:	40010000 	.word	0x40010000

08001d50 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b084      	sub	sp, #16
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001d60:	d114      	bne.n	8001d8c <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001d62:	4b19      	ldr	r3, [pc, #100]	; (8001dc8 <HAL_TIM_Base_MspInit+0x78>)
 8001d64:	69db      	ldr	r3, [r3, #28]
 8001d66:	4a18      	ldr	r2, [pc, #96]	; (8001dc8 <HAL_TIM_Base_MspInit+0x78>)
 8001d68:	f043 0301 	orr.w	r3, r3, #1
 8001d6c:	61d3      	str	r3, [r2, #28]
 8001d6e:	4b16      	ldr	r3, [pc, #88]	; (8001dc8 <HAL_TIM_Base_MspInit+0x78>)
 8001d70:	69db      	ldr	r3, [r3, #28]
 8001d72:	f003 0301 	and.w	r3, r3, #1
 8001d76:	60fb      	str	r3, [r7, #12]
 8001d78:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	2100      	movs	r1, #0
 8001d7e:	201c      	movs	r0, #28
 8001d80:	f000 fa8b 	bl	800229a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001d84:	201c      	movs	r0, #28
 8001d86:	f000 faa4 	bl	80022d2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001d8a:	e018      	b.n	8001dbe <HAL_TIM_Base_MspInit+0x6e>
  else if(htim_base->Instance==TIM3)
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	4a0e      	ldr	r2, [pc, #56]	; (8001dcc <HAL_TIM_Base_MspInit+0x7c>)
 8001d92:	4293      	cmp	r3, r2
 8001d94:	d113      	bne.n	8001dbe <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001d96:	4b0c      	ldr	r3, [pc, #48]	; (8001dc8 <HAL_TIM_Base_MspInit+0x78>)
 8001d98:	69db      	ldr	r3, [r3, #28]
 8001d9a:	4a0b      	ldr	r2, [pc, #44]	; (8001dc8 <HAL_TIM_Base_MspInit+0x78>)
 8001d9c:	f043 0302 	orr.w	r3, r3, #2
 8001da0:	61d3      	str	r3, [r2, #28]
 8001da2:	4b09      	ldr	r3, [pc, #36]	; (8001dc8 <HAL_TIM_Base_MspInit+0x78>)
 8001da4:	69db      	ldr	r3, [r3, #28]
 8001da6:	f003 0302 	and.w	r3, r3, #2
 8001daa:	60bb      	str	r3, [r7, #8]
 8001dac:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001dae:	2200      	movs	r2, #0
 8001db0:	2100      	movs	r1, #0
 8001db2:	201d      	movs	r0, #29
 8001db4:	f000 fa71 	bl	800229a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001db8:	201d      	movs	r0, #29
 8001dba:	f000 fa8a 	bl	80022d2 <HAL_NVIC_EnableIRQ>
}
 8001dbe:	bf00      	nop
 8001dc0:	3710      	adds	r7, #16
 8001dc2:	46bd      	mov	sp, r7
 8001dc4:	bd80      	pop	{r7, pc}
 8001dc6:	bf00      	nop
 8001dc8:	40021000 	.word	0x40021000
 8001dcc:	40000400 	.word	0x40000400

08001dd0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b088      	sub	sp, #32
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dd8:	f107 0310 	add.w	r3, r7, #16
 8001ddc:	2200      	movs	r2, #0
 8001dde:	601a      	str	r2, [r3, #0]
 8001de0:	605a      	str	r2, [r3, #4]
 8001de2:	609a      	str	r2, [r3, #8]
 8001de4:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM3)
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	4a0f      	ldr	r2, [pc, #60]	; (8001e28 <HAL_TIM_MspPostInit+0x58>)
 8001dec:	4293      	cmp	r3, r2
 8001dee:	d117      	bne.n	8001e20 <HAL_TIM_MspPostInit+0x50>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001df0:	4b0e      	ldr	r3, [pc, #56]	; (8001e2c <HAL_TIM_MspPostInit+0x5c>)
 8001df2:	699b      	ldr	r3, [r3, #24]
 8001df4:	4a0d      	ldr	r2, [pc, #52]	; (8001e2c <HAL_TIM_MspPostInit+0x5c>)
 8001df6:	f043 0304 	orr.w	r3, r3, #4
 8001dfa:	6193      	str	r3, [r2, #24]
 8001dfc:	4b0b      	ldr	r3, [pc, #44]	; (8001e2c <HAL_TIM_MspPostInit+0x5c>)
 8001dfe:	699b      	ldr	r3, [r3, #24]
 8001e00:	f003 0304 	and.w	r3, r3, #4
 8001e04:	60fb      	str	r3, [r7, #12]
 8001e06:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001e08:	2340      	movs	r3, #64	; 0x40
 8001e0a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e0c:	2302      	movs	r3, #2
 8001e0e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e10:	2302      	movs	r3, #2
 8001e12:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e14:	f107 0310 	add.w	r3, r7, #16
 8001e18:	4619      	mov	r1, r3
 8001e1a:	4805      	ldr	r0, [pc, #20]	; (8001e30 <HAL_TIM_MspPostInit+0x60>)
 8001e1c:	f000 fb24 	bl	8002468 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001e20:	bf00      	nop
 8001e22:	3720      	adds	r7, #32
 8001e24:	46bd      	mov	sp, r7
 8001e26:	bd80      	pop	{r7, pc}
 8001e28:	40000400 	.word	0x40000400
 8001e2c:	40021000 	.word	0x40021000
 8001e30:	40010800 	.word	0x40010800

08001e34 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b088      	sub	sp, #32
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e3c:	f107 0310 	add.w	r3, r7, #16
 8001e40:	2200      	movs	r2, #0
 8001e42:	601a      	str	r2, [r3, #0]
 8001e44:	605a      	str	r2, [r3, #4]
 8001e46:	609a      	str	r2, [r3, #8]
 8001e48:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	4a1f      	ldr	r2, [pc, #124]	; (8001ecc <HAL_UART_MspInit+0x98>)
 8001e50:	4293      	cmp	r3, r2
 8001e52:	d137      	bne.n	8001ec4 <HAL_UART_MspInit+0x90>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001e54:	4b1e      	ldr	r3, [pc, #120]	; (8001ed0 <HAL_UART_MspInit+0x9c>)
 8001e56:	69db      	ldr	r3, [r3, #28]
 8001e58:	4a1d      	ldr	r2, [pc, #116]	; (8001ed0 <HAL_UART_MspInit+0x9c>)
 8001e5a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001e5e:	61d3      	str	r3, [r2, #28]
 8001e60:	4b1b      	ldr	r3, [pc, #108]	; (8001ed0 <HAL_UART_MspInit+0x9c>)
 8001e62:	69db      	ldr	r3, [r3, #28]
 8001e64:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e68:	60fb      	str	r3, [r7, #12]
 8001e6a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e6c:	4b18      	ldr	r3, [pc, #96]	; (8001ed0 <HAL_UART_MspInit+0x9c>)
 8001e6e:	699b      	ldr	r3, [r3, #24]
 8001e70:	4a17      	ldr	r2, [pc, #92]	; (8001ed0 <HAL_UART_MspInit+0x9c>)
 8001e72:	f043 0304 	orr.w	r3, r3, #4
 8001e76:	6193      	str	r3, [r2, #24]
 8001e78:	4b15      	ldr	r3, [pc, #84]	; (8001ed0 <HAL_UART_MspInit+0x9c>)
 8001e7a:	699b      	ldr	r3, [r3, #24]
 8001e7c:	f003 0304 	and.w	r3, r3, #4
 8001e80:	60bb      	str	r3, [r7, #8]
 8001e82:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001e84:	2304      	movs	r3, #4
 8001e86:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e88:	2302      	movs	r3, #2
 8001e8a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001e8c:	2303      	movs	r3, #3
 8001e8e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e90:	f107 0310 	add.w	r3, r7, #16
 8001e94:	4619      	mov	r1, r3
 8001e96:	480f      	ldr	r0, [pc, #60]	; (8001ed4 <HAL_UART_MspInit+0xa0>)
 8001e98:	f000 fae6 	bl	8002468 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001e9c:	2308      	movs	r3, #8
 8001e9e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ea4:	2300      	movs	r3, #0
 8001ea6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ea8:	f107 0310 	add.w	r3, r7, #16
 8001eac:	4619      	mov	r1, r3
 8001eae:	4809      	ldr	r0, [pc, #36]	; (8001ed4 <HAL_UART_MspInit+0xa0>)
 8001eb0:	f000 fada 	bl	8002468 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	2100      	movs	r1, #0
 8001eb8:	2026      	movs	r0, #38	; 0x26
 8001eba:	f000 f9ee 	bl	800229a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001ebe:	2026      	movs	r0, #38	; 0x26
 8001ec0:	f000 fa07 	bl	80022d2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001ec4:	bf00      	nop
 8001ec6:	3720      	adds	r7, #32
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	bd80      	pop	{r7, pc}
 8001ecc:	40004400 	.word	0x40004400
 8001ed0:	40021000 	.word	0x40021000
 8001ed4:	40010800 	.word	0x40010800

08001ed8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ed8:	b480      	push	{r7}
 8001eda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001edc:	e7fe      	b.n	8001edc <NMI_Handler+0x4>

08001ede <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ede:	b480      	push	{r7}
 8001ee0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ee2:	e7fe      	b.n	8001ee2 <HardFault_Handler+0x4>

08001ee4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ee4:	b480      	push	{r7}
 8001ee6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ee8:	e7fe      	b.n	8001ee8 <MemManage_Handler+0x4>

08001eea <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001eea:	b480      	push	{r7}
 8001eec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001eee:	e7fe      	b.n	8001eee <BusFault_Handler+0x4>

08001ef0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ef0:	b480      	push	{r7}
 8001ef2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ef4:	e7fe      	b.n	8001ef4 <UsageFault_Handler+0x4>

08001ef6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001ef6:	b480      	push	{r7}
 8001ef8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001efa:	bf00      	nop
 8001efc:	46bd      	mov	sp, r7
 8001efe:	bc80      	pop	{r7}
 8001f00:	4770      	bx	lr

08001f02 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001f02:	b480      	push	{r7}
 8001f04:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f06:	bf00      	nop
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	bc80      	pop	{r7}
 8001f0c:	4770      	bx	lr

08001f0e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001f0e:	b480      	push	{r7}
 8001f10:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001f12:	bf00      	nop
 8001f14:	46bd      	mov	sp, r7
 8001f16:	bc80      	pop	{r7}
 8001f18:	4770      	bx	lr

08001f1a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001f1a:	b580      	push	{r7, lr}
 8001f1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001f1e:	f000 f8c9 	bl	80020b4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001f22:	bf00      	nop
 8001f24:	bd80      	pop	{r7, pc}
	...

08001f28 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001f2c:	4802      	ldr	r0, [pc, #8]	; (8001f38 <TIM2_IRQHandler+0x10>)
 8001f2e:	f001 f9ef 	bl	8003310 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001f32:	bf00      	nop
 8001f34:	bd80      	pop	{r7, pc}
 8001f36:	bf00      	nop
 8001f38:	200001dc 	.word	0x200001dc

08001f3c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001f40:	4802      	ldr	r0, [pc, #8]	; (8001f4c <TIM3_IRQHandler+0x10>)
 8001f42:	f001 f9e5 	bl	8003310 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001f46:	bf00      	nop
 8001f48:	bd80      	pop	{r7, pc}
 8001f4a:	bf00      	nop
 8001f4c:	20000104 	.word	0x20000104

08001f50 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001f54:	4802      	ldr	r0, [pc, #8]	; (8001f60 <USART2_IRQHandler+0x10>)
 8001f56:	f002 f89d 	bl	8004094 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001f5a:	bf00      	nop
 8001f5c:	bd80      	pop	{r7, pc}
 8001f5e:	bf00      	nop
 8001f60:	20000224 	.word	0x20000224

08001f64 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001f64:	b580      	push	{r7, lr}
 8001f66:	b086      	sub	sp, #24
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001f6c:	4a14      	ldr	r2, [pc, #80]	; (8001fc0 <_sbrk+0x5c>)
 8001f6e:	4b15      	ldr	r3, [pc, #84]	; (8001fc4 <_sbrk+0x60>)
 8001f70:	1ad3      	subs	r3, r2, r3
 8001f72:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001f74:	697b      	ldr	r3, [r7, #20]
 8001f76:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001f78:	4b13      	ldr	r3, [pc, #76]	; (8001fc8 <_sbrk+0x64>)
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d102      	bne.n	8001f86 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001f80:	4b11      	ldr	r3, [pc, #68]	; (8001fc8 <_sbrk+0x64>)
 8001f82:	4a12      	ldr	r2, [pc, #72]	; (8001fcc <_sbrk+0x68>)
 8001f84:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001f86:	4b10      	ldr	r3, [pc, #64]	; (8001fc8 <_sbrk+0x64>)
 8001f88:	681a      	ldr	r2, [r3, #0]
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	4413      	add	r3, r2
 8001f8e:	693a      	ldr	r2, [r7, #16]
 8001f90:	429a      	cmp	r2, r3
 8001f92:	d207      	bcs.n	8001fa4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001f94:	f002 fca6 	bl	80048e4 <__errno>
 8001f98:	4603      	mov	r3, r0
 8001f9a:	220c      	movs	r2, #12
 8001f9c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001f9e:	f04f 33ff 	mov.w	r3, #4294967295
 8001fa2:	e009      	b.n	8001fb8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001fa4:	4b08      	ldr	r3, [pc, #32]	; (8001fc8 <_sbrk+0x64>)
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001faa:	4b07      	ldr	r3, [pc, #28]	; (8001fc8 <_sbrk+0x64>)
 8001fac:	681a      	ldr	r2, [r3, #0]
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	4413      	add	r3, r2
 8001fb2:	4a05      	ldr	r2, [pc, #20]	; (8001fc8 <_sbrk+0x64>)
 8001fb4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001fb6:	68fb      	ldr	r3, [r7, #12]
}
 8001fb8:	4618      	mov	r0, r3
 8001fba:	3718      	adds	r7, #24
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	bd80      	pop	{r7, pc}
 8001fc0:	20002800 	.word	0x20002800
 8001fc4:	00000400 	.word	0x00000400
 8001fc8:	200000d0 	.word	0x200000d0
 8001fcc:	200002c8 	.word	0x200002c8

08001fd0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001fd0:	b480      	push	{r7}
 8001fd2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001fd4:	bf00      	nop
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	bc80      	pop	{r7}
 8001fda:	4770      	bx	lr

08001fdc <Reset_Handler>:
 8001fdc:	480c      	ldr	r0, [pc, #48]	; (8002010 <LoopFillZerobss+0x12>)
 8001fde:	490d      	ldr	r1, [pc, #52]	; (8002014 <LoopFillZerobss+0x16>)
 8001fe0:	4a0d      	ldr	r2, [pc, #52]	; (8002018 <LoopFillZerobss+0x1a>)
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	e002      	b.n	8001fec <LoopCopyDataInit>

08001fe6 <CopyDataInit>:
 8001fe6:	58d4      	ldr	r4, [r2, r3]
 8001fe8:	50c4      	str	r4, [r0, r3]
 8001fea:	3304      	adds	r3, #4

08001fec <LoopCopyDataInit>:
 8001fec:	18c4      	adds	r4, r0, r3
 8001fee:	428c      	cmp	r4, r1
 8001ff0:	d3f9      	bcc.n	8001fe6 <CopyDataInit>
 8001ff2:	4a0a      	ldr	r2, [pc, #40]	; (800201c <LoopFillZerobss+0x1e>)
 8001ff4:	4c0a      	ldr	r4, [pc, #40]	; (8002020 <LoopFillZerobss+0x22>)
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	e001      	b.n	8001ffe <LoopFillZerobss>

08001ffa <FillZerobss>:
 8001ffa:	6013      	str	r3, [r2, #0]
 8001ffc:	3204      	adds	r2, #4

08001ffe <LoopFillZerobss>:
 8001ffe:	42a2      	cmp	r2, r4
 8002000:	d3fb      	bcc.n	8001ffa <FillZerobss>
 8002002:	f7ff ffe5 	bl	8001fd0 <SystemInit>
 8002006:	f002 fc73 	bl	80048f0 <__libc_init_array>
 800200a:	f7ff faaf 	bl	800156c <main>
 800200e:	4770      	bx	lr
 8002010:	20000000 	.word	0x20000000
 8002014:	2000009c 	.word	0x2000009c
 8002018:	080054f4 	.word	0x080054f4
 800201c:	2000009c 	.word	0x2000009c
 8002020:	200002c4 	.word	0x200002c4

08002024 <ADC1_2_IRQHandler>:
 8002024:	e7fe      	b.n	8002024 <ADC1_2_IRQHandler>
	...

08002028 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800202c:	4b08      	ldr	r3, [pc, #32]	; (8002050 <HAL_Init+0x28>)
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	4a07      	ldr	r2, [pc, #28]	; (8002050 <HAL_Init+0x28>)
 8002032:	f043 0310 	orr.w	r3, r3, #16
 8002036:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002038:	2003      	movs	r0, #3
 800203a:	f000 f923 	bl	8002284 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800203e:	200f      	movs	r0, #15
 8002040:	f000 f808 	bl	8002054 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002044:	f7ff fe52 	bl	8001cec <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002048:	2300      	movs	r3, #0
}
 800204a:	4618      	mov	r0, r3
 800204c:	bd80      	pop	{r7, pc}
 800204e:	bf00      	nop
 8002050:	40022000 	.word	0x40022000

08002054 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	b082      	sub	sp, #8
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800205c:	4b12      	ldr	r3, [pc, #72]	; (80020a8 <HAL_InitTick+0x54>)
 800205e:	681a      	ldr	r2, [r3, #0]
 8002060:	4b12      	ldr	r3, [pc, #72]	; (80020ac <HAL_InitTick+0x58>)
 8002062:	781b      	ldrb	r3, [r3, #0]
 8002064:	4619      	mov	r1, r3
 8002066:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800206a:	fbb3 f3f1 	udiv	r3, r3, r1
 800206e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002072:	4618      	mov	r0, r3
 8002074:	f000 f93b 	bl	80022ee <HAL_SYSTICK_Config>
 8002078:	4603      	mov	r3, r0
 800207a:	2b00      	cmp	r3, #0
 800207c:	d001      	beq.n	8002082 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800207e:	2301      	movs	r3, #1
 8002080:	e00e      	b.n	80020a0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	2b0f      	cmp	r3, #15
 8002086:	d80a      	bhi.n	800209e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002088:	2200      	movs	r2, #0
 800208a:	6879      	ldr	r1, [r7, #4]
 800208c:	f04f 30ff 	mov.w	r0, #4294967295
 8002090:	f000 f903 	bl	800229a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002094:	4a06      	ldr	r2, [pc, #24]	; (80020b0 <HAL_InitTick+0x5c>)
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800209a:	2300      	movs	r3, #0
 800209c:	e000      	b.n	80020a0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800209e:	2301      	movs	r3, #1
}
 80020a0:	4618      	mov	r0, r3
 80020a2:	3708      	adds	r7, #8
 80020a4:	46bd      	mov	sp, r7
 80020a6:	bd80      	pop	{r7, pc}
 80020a8:	2000002c 	.word	0x2000002c
 80020ac:	20000034 	.word	0x20000034
 80020b0:	20000030 	.word	0x20000030

080020b4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80020b4:	b480      	push	{r7}
 80020b6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80020b8:	4b05      	ldr	r3, [pc, #20]	; (80020d0 <HAL_IncTick+0x1c>)
 80020ba:	781b      	ldrb	r3, [r3, #0]
 80020bc:	461a      	mov	r2, r3
 80020be:	4b05      	ldr	r3, [pc, #20]	; (80020d4 <HAL_IncTick+0x20>)
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	4413      	add	r3, r2
 80020c4:	4a03      	ldr	r2, [pc, #12]	; (80020d4 <HAL_IncTick+0x20>)
 80020c6:	6013      	str	r3, [r2, #0]
}
 80020c8:	bf00      	nop
 80020ca:	46bd      	mov	sp, r7
 80020cc:	bc80      	pop	{r7}
 80020ce:	4770      	bx	lr
 80020d0:	20000034 	.word	0x20000034
 80020d4:	200002b0 	.word	0x200002b0

080020d8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80020d8:	b480      	push	{r7}
 80020da:	af00      	add	r7, sp, #0
  return uwTick;
 80020dc:	4b02      	ldr	r3, [pc, #8]	; (80020e8 <HAL_GetTick+0x10>)
 80020de:	681b      	ldr	r3, [r3, #0]
}
 80020e0:	4618      	mov	r0, r3
 80020e2:	46bd      	mov	sp, r7
 80020e4:	bc80      	pop	{r7}
 80020e6:	4770      	bx	lr
 80020e8:	200002b0 	.word	0x200002b0

080020ec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020ec:	b480      	push	{r7}
 80020ee:	b085      	sub	sp, #20
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	f003 0307 	and.w	r3, r3, #7
 80020fa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80020fc:	4b0c      	ldr	r3, [pc, #48]	; (8002130 <__NVIC_SetPriorityGrouping+0x44>)
 80020fe:	68db      	ldr	r3, [r3, #12]
 8002100:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002102:	68ba      	ldr	r2, [r7, #8]
 8002104:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002108:	4013      	ands	r3, r2
 800210a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002110:	68bb      	ldr	r3, [r7, #8]
 8002112:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002114:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002118:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800211c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800211e:	4a04      	ldr	r2, [pc, #16]	; (8002130 <__NVIC_SetPriorityGrouping+0x44>)
 8002120:	68bb      	ldr	r3, [r7, #8]
 8002122:	60d3      	str	r3, [r2, #12]
}
 8002124:	bf00      	nop
 8002126:	3714      	adds	r7, #20
 8002128:	46bd      	mov	sp, r7
 800212a:	bc80      	pop	{r7}
 800212c:	4770      	bx	lr
 800212e:	bf00      	nop
 8002130:	e000ed00 	.word	0xe000ed00

08002134 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002134:	b480      	push	{r7}
 8002136:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002138:	4b04      	ldr	r3, [pc, #16]	; (800214c <__NVIC_GetPriorityGrouping+0x18>)
 800213a:	68db      	ldr	r3, [r3, #12]
 800213c:	0a1b      	lsrs	r3, r3, #8
 800213e:	f003 0307 	and.w	r3, r3, #7
}
 8002142:	4618      	mov	r0, r3
 8002144:	46bd      	mov	sp, r7
 8002146:	bc80      	pop	{r7}
 8002148:	4770      	bx	lr
 800214a:	bf00      	nop
 800214c:	e000ed00 	.word	0xe000ed00

08002150 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002150:	b480      	push	{r7}
 8002152:	b083      	sub	sp, #12
 8002154:	af00      	add	r7, sp, #0
 8002156:	4603      	mov	r3, r0
 8002158:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800215a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800215e:	2b00      	cmp	r3, #0
 8002160:	db0b      	blt.n	800217a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002162:	79fb      	ldrb	r3, [r7, #7]
 8002164:	f003 021f 	and.w	r2, r3, #31
 8002168:	4906      	ldr	r1, [pc, #24]	; (8002184 <__NVIC_EnableIRQ+0x34>)
 800216a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800216e:	095b      	lsrs	r3, r3, #5
 8002170:	2001      	movs	r0, #1
 8002172:	fa00 f202 	lsl.w	r2, r0, r2
 8002176:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800217a:	bf00      	nop
 800217c:	370c      	adds	r7, #12
 800217e:	46bd      	mov	sp, r7
 8002180:	bc80      	pop	{r7}
 8002182:	4770      	bx	lr
 8002184:	e000e100 	.word	0xe000e100

08002188 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002188:	b480      	push	{r7}
 800218a:	b083      	sub	sp, #12
 800218c:	af00      	add	r7, sp, #0
 800218e:	4603      	mov	r3, r0
 8002190:	6039      	str	r1, [r7, #0]
 8002192:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002194:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002198:	2b00      	cmp	r3, #0
 800219a:	db0a      	blt.n	80021b2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800219c:	683b      	ldr	r3, [r7, #0]
 800219e:	b2da      	uxtb	r2, r3
 80021a0:	490c      	ldr	r1, [pc, #48]	; (80021d4 <__NVIC_SetPriority+0x4c>)
 80021a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021a6:	0112      	lsls	r2, r2, #4
 80021a8:	b2d2      	uxtb	r2, r2
 80021aa:	440b      	add	r3, r1
 80021ac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80021b0:	e00a      	b.n	80021c8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021b2:	683b      	ldr	r3, [r7, #0]
 80021b4:	b2da      	uxtb	r2, r3
 80021b6:	4908      	ldr	r1, [pc, #32]	; (80021d8 <__NVIC_SetPriority+0x50>)
 80021b8:	79fb      	ldrb	r3, [r7, #7]
 80021ba:	f003 030f 	and.w	r3, r3, #15
 80021be:	3b04      	subs	r3, #4
 80021c0:	0112      	lsls	r2, r2, #4
 80021c2:	b2d2      	uxtb	r2, r2
 80021c4:	440b      	add	r3, r1
 80021c6:	761a      	strb	r2, [r3, #24]
}
 80021c8:	bf00      	nop
 80021ca:	370c      	adds	r7, #12
 80021cc:	46bd      	mov	sp, r7
 80021ce:	bc80      	pop	{r7}
 80021d0:	4770      	bx	lr
 80021d2:	bf00      	nop
 80021d4:	e000e100 	.word	0xe000e100
 80021d8:	e000ed00 	.word	0xe000ed00

080021dc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80021dc:	b480      	push	{r7}
 80021de:	b089      	sub	sp, #36	; 0x24
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	60f8      	str	r0, [r7, #12]
 80021e4:	60b9      	str	r1, [r7, #8]
 80021e6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	f003 0307 	and.w	r3, r3, #7
 80021ee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80021f0:	69fb      	ldr	r3, [r7, #28]
 80021f2:	f1c3 0307 	rsb	r3, r3, #7
 80021f6:	2b04      	cmp	r3, #4
 80021f8:	bf28      	it	cs
 80021fa:	2304      	movcs	r3, #4
 80021fc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80021fe:	69fb      	ldr	r3, [r7, #28]
 8002200:	3304      	adds	r3, #4
 8002202:	2b06      	cmp	r3, #6
 8002204:	d902      	bls.n	800220c <NVIC_EncodePriority+0x30>
 8002206:	69fb      	ldr	r3, [r7, #28]
 8002208:	3b03      	subs	r3, #3
 800220a:	e000      	b.n	800220e <NVIC_EncodePriority+0x32>
 800220c:	2300      	movs	r3, #0
 800220e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002210:	f04f 32ff 	mov.w	r2, #4294967295
 8002214:	69bb      	ldr	r3, [r7, #24]
 8002216:	fa02 f303 	lsl.w	r3, r2, r3
 800221a:	43da      	mvns	r2, r3
 800221c:	68bb      	ldr	r3, [r7, #8]
 800221e:	401a      	ands	r2, r3
 8002220:	697b      	ldr	r3, [r7, #20]
 8002222:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002224:	f04f 31ff 	mov.w	r1, #4294967295
 8002228:	697b      	ldr	r3, [r7, #20]
 800222a:	fa01 f303 	lsl.w	r3, r1, r3
 800222e:	43d9      	mvns	r1, r3
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002234:	4313      	orrs	r3, r2
         );
}
 8002236:	4618      	mov	r0, r3
 8002238:	3724      	adds	r7, #36	; 0x24
 800223a:	46bd      	mov	sp, r7
 800223c:	bc80      	pop	{r7}
 800223e:	4770      	bx	lr

08002240 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002240:	b580      	push	{r7, lr}
 8002242:	b082      	sub	sp, #8
 8002244:	af00      	add	r7, sp, #0
 8002246:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	3b01      	subs	r3, #1
 800224c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002250:	d301      	bcc.n	8002256 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002252:	2301      	movs	r3, #1
 8002254:	e00f      	b.n	8002276 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002256:	4a0a      	ldr	r2, [pc, #40]	; (8002280 <SysTick_Config+0x40>)
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	3b01      	subs	r3, #1
 800225c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800225e:	210f      	movs	r1, #15
 8002260:	f04f 30ff 	mov.w	r0, #4294967295
 8002264:	f7ff ff90 	bl	8002188 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002268:	4b05      	ldr	r3, [pc, #20]	; (8002280 <SysTick_Config+0x40>)
 800226a:	2200      	movs	r2, #0
 800226c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800226e:	4b04      	ldr	r3, [pc, #16]	; (8002280 <SysTick_Config+0x40>)
 8002270:	2207      	movs	r2, #7
 8002272:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002274:	2300      	movs	r3, #0
}
 8002276:	4618      	mov	r0, r3
 8002278:	3708      	adds	r7, #8
 800227a:	46bd      	mov	sp, r7
 800227c:	bd80      	pop	{r7, pc}
 800227e:	bf00      	nop
 8002280:	e000e010 	.word	0xe000e010

08002284 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002284:	b580      	push	{r7, lr}
 8002286:	b082      	sub	sp, #8
 8002288:	af00      	add	r7, sp, #0
 800228a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800228c:	6878      	ldr	r0, [r7, #4]
 800228e:	f7ff ff2d 	bl	80020ec <__NVIC_SetPriorityGrouping>
}
 8002292:	bf00      	nop
 8002294:	3708      	adds	r7, #8
 8002296:	46bd      	mov	sp, r7
 8002298:	bd80      	pop	{r7, pc}

0800229a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800229a:	b580      	push	{r7, lr}
 800229c:	b086      	sub	sp, #24
 800229e:	af00      	add	r7, sp, #0
 80022a0:	4603      	mov	r3, r0
 80022a2:	60b9      	str	r1, [r7, #8]
 80022a4:	607a      	str	r2, [r7, #4]
 80022a6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80022a8:	2300      	movs	r3, #0
 80022aa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80022ac:	f7ff ff42 	bl	8002134 <__NVIC_GetPriorityGrouping>
 80022b0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80022b2:	687a      	ldr	r2, [r7, #4]
 80022b4:	68b9      	ldr	r1, [r7, #8]
 80022b6:	6978      	ldr	r0, [r7, #20]
 80022b8:	f7ff ff90 	bl	80021dc <NVIC_EncodePriority>
 80022bc:	4602      	mov	r2, r0
 80022be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80022c2:	4611      	mov	r1, r2
 80022c4:	4618      	mov	r0, r3
 80022c6:	f7ff ff5f 	bl	8002188 <__NVIC_SetPriority>
}
 80022ca:	bf00      	nop
 80022cc:	3718      	adds	r7, #24
 80022ce:	46bd      	mov	sp, r7
 80022d0:	bd80      	pop	{r7, pc}

080022d2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80022d2:	b580      	push	{r7, lr}
 80022d4:	b082      	sub	sp, #8
 80022d6:	af00      	add	r7, sp, #0
 80022d8:	4603      	mov	r3, r0
 80022da:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80022dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022e0:	4618      	mov	r0, r3
 80022e2:	f7ff ff35 	bl	8002150 <__NVIC_EnableIRQ>
}
 80022e6:	bf00      	nop
 80022e8:	3708      	adds	r7, #8
 80022ea:	46bd      	mov	sp, r7
 80022ec:	bd80      	pop	{r7, pc}

080022ee <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80022ee:	b580      	push	{r7, lr}
 80022f0:	b082      	sub	sp, #8
 80022f2:	af00      	add	r7, sp, #0
 80022f4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80022f6:	6878      	ldr	r0, [r7, #4]
 80022f8:	f7ff ffa2 	bl	8002240 <SysTick_Config>
 80022fc:	4603      	mov	r3, r0
}
 80022fe:	4618      	mov	r0, r3
 8002300:	3708      	adds	r7, #8
 8002302:	46bd      	mov	sp, r7
 8002304:	bd80      	pop	{r7, pc}

08002306 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002306:	b480      	push	{r7}
 8002308:	b085      	sub	sp, #20
 800230a:	af00      	add	r7, sp, #0
 800230c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800230e:	2300      	movs	r3, #0
 8002310:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002318:	2b02      	cmp	r3, #2
 800231a:	d008      	beq.n	800232e <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	2204      	movs	r2, #4
 8002320:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	2200      	movs	r2, #0
 8002326:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 800232a:	2301      	movs	r3, #1
 800232c:	e020      	b.n	8002370 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	681a      	ldr	r2, [r3, #0]
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	f022 020e 	bic.w	r2, r2, #14
 800233c:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	681a      	ldr	r2, [r3, #0]
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	f022 0201 	bic.w	r2, r2, #1
 800234c:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002356:	2101      	movs	r1, #1
 8002358:	fa01 f202 	lsl.w	r2, r1, r2
 800235c:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	2201      	movs	r2, #1
 8002362:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	2200      	movs	r2, #0
 800236a:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 800236e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002370:	4618      	mov	r0, r3
 8002372:	3714      	adds	r7, #20
 8002374:	46bd      	mov	sp, r7
 8002376:	bc80      	pop	{r7}
 8002378:	4770      	bx	lr
	...

0800237c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 800237c:	b580      	push	{r7, lr}
 800237e:	b084      	sub	sp, #16
 8002380:	af00      	add	r7, sp, #0
 8002382:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002384:	2300      	movs	r3, #0
 8002386:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800238e:	2b02      	cmp	r3, #2
 8002390:	d005      	beq.n	800239e <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	2204      	movs	r2, #4
 8002396:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8002398:	2301      	movs	r3, #1
 800239a:	73fb      	strb	r3, [r7, #15]
 800239c:	e051      	b.n	8002442 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	681a      	ldr	r2, [r3, #0]
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	f022 020e 	bic.w	r2, r2, #14
 80023ac:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	681a      	ldr	r2, [r3, #0]
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	f022 0201 	bic.w	r2, r2, #1
 80023bc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	4a22      	ldr	r2, [pc, #136]	; (800244c <HAL_DMA_Abort_IT+0xd0>)
 80023c4:	4293      	cmp	r3, r2
 80023c6:	d029      	beq.n	800241c <HAL_DMA_Abort_IT+0xa0>
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	4a20      	ldr	r2, [pc, #128]	; (8002450 <HAL_DMA_Abort_IT+0xd4>)
 80023ce:	4293      	cmp	r3, r2
 80023d0:	d022      	beq.n	8002418 <HAL_DMA_Abort_IT+0x9c>
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	4a1f      	ldr	r2, [pc, #124]	; (8002454 <HAL_DMA_Abort_IT+0xd8>)
 80023d8:	4293      	cmp	r3, r2
 80023da:	d01a      	beq.n	8002412 <HAL_DMA_Abort_IT+0x96>
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	4a1d      	ldr	r2, [pc, #116]	; (8002458 <HAL_DMA_Abort_IT+0xdc>)
 80023e2:	4293      	cmp	r3, r2
 80023e4:	d012      	beq.n	800240c <HAL_DMA_Abort_IT+0x90>
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	4a1c      	ldr	r2, [pc, #112]	; (800245c <HAL_DMA_Abort_IT+0xe0>)
 80023ec:	4293      	cmp	r3, r2
 80023ee:	d00a      	beq.n	8002406 <HAL_DMA_Abort_IT+0x8a>
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	4a1a      	ldr	r2, [pc, #104]	; (8002460 <HAL_DMA_Abort_IT+0xe4>)
 80023f6:	4293      	cmp	r3, r2
 80023f8:	d102      	bne.n	8002400 <HAL_DMA_Abort_IT+0x84>
 80023fa:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80023fe:	e00e      	b.n	800241e <HAL_DMA_Abort_IT+0xa2>
 8002400:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002404:	e00b      	b.n	800241e <HAL_DMA_Abort_IT+0xa2>
 8002406:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800240a:	e008      	b.n	800241e <HAL_DMA_Abort_IT+0xa2>
 800240c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002410:	e005      	b.n	800241e <HAL_DMA_Abort_IT+0xa2>
 8002412:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002416:	e002      	b.n	800241e <HAL_DMA_Abort_IT+0xa2>
 8002418:	2310      	movs	r3, #16
 800241a:	e000      	b.n	800241e <HAL_DMA_Abort_IT+0xa2>
 800241c:	2301      	movs	r3, #1
 800241e:	4a11      	ldr	r2, [pc, #68]	; (8002464 <HAL_DMA_Abort_IT+0xe8>)
 8002420:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	2201      	movs	r2, #1
 8002426:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	2200      	movs	r2, #0
 800242e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002436:	2b00      	cmp	r3, #0
 8002438:	d003      	beq.n	8002442 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800243e:	6878      	ldr	r0, [r7, #4]
 8002440:	4798      	blx	r3
    } 
  }
  return status;
 8002442:	7bfb      	ldrb	r3, [r7, #15]
}
 8002444:	4618      	mov	r0, r3
 8002446:	3710      	adds	r7, #16
 8002448:	46bd      	mov	sp, r7
 800244a:	bd80      	pop	{r7, pc}
 800244c:	40020008 	.word	0x40020008
 8002450:	4002001c 	.word	0x4002001c
 8002454:	40020030 	.word	0x40020030
 8002458:	40020044 	.word	0x40020044
 800245c:	40020058 	.word	0x40020058
 8002460:	4002006c 	.word	0x4002006c
 8002464:	40020000 	.word	0x40020000

08002468 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002468:	b480      	push	{r7}
 800246a:	b08b      	sub	sp, #44	; 0x2c
 800246c:	af00      	add	r7, sp, #0
 800246e:	6078      	str	r0, [r7, #4]
 8002470:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002472:	2300      	movs	r3, #0
 8002474:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002476:	2300      	movs	r3, #0
 8002478:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800247a:	e148      	b.n	800270e <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800247c:	2201      	movs	r2, #1
 800247e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002480:	fa02 f303 	lsl.w	r3, r2, r3
 8002484:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002486:	683b      	ldr	r3, [r7, #0]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	69fa      	ldr	r2, [r7, #28]
 800248c:	4013      	ands	r3, r2
 800248e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002490:	69ba      	ldr	r2, [r7, #24]
 8002492:	69fb      	ldr	r3, [r7, #28]
 8002494:	429a      	cmp	r2, r3
 8002496:	f040 8137 	bne.w	8002708 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800249a:	683b      	ldr	r3, [r7, #0]
 800249c:	685b      	ldr	r3, [r3, #4]
 800249e:	4aa3      	ldr	r2, [pc, #652]	; (800272c <HAL_GPIO_Init+0x2c4>)
 80024a0:	4293      	cmp	r3, r2
 80024a2:	d05e      	beq.n	8002562 <HAL_GPIO_Init+0xfa>
 80024a4:	4aa1      	ldr	r2, [pc, #644]	; (800272c <HAL_GPIO_Init+0x2c4>)
 80024a6:	4293      	cmp	r3, r2
 80024a8:	d875      	bhi.n	8002596 <HAL_GPIO_Init+0x12e>
 80024aa:	4aa1      	ldr	r2, [pc, #644]	; (8002730 <HAL_GPIO_Init+0x2c8>)
 80024ac:	4293      	cmp	r3, r2
 80024ae:	d058      	beq.n	8002562 <HAL_GPIO_Init+0xfa>
 80024b0:	4a9f      	ldr	r2, [pc, #636]	; (8002730 <HAL_GPIO_Init+0x2c8>)
 80024b2:	4293      	cmp	r3, r2
 80024b4:	d86f      	bhi.n	8002596 <HAL_GPIO_Init+0x12e>
 80024b6:	4a9f      	ldr	r2, [pc, #636]	; (8002734 <HAL_GPIO_Init+0x2cc>)
 80024b8:	4293      	cmp	r3, r2
 80024ba:	d052      	beq.n	8002562 <HAL_GPIO_Init+0xfa>
 80024bc:	4a9d      	ldr	r2, [pc, #628]	; (8002734 <HAL_GPIO_Init+0x2cc>)
 80024be:	4293      	cmp	r3, r2
 80024c0:	d869      	bhi.n	8002596 <HAL_GPIO_Init+0x12e>
 80024c2:	4a9d      	ldr	r2, [pc, #628]	; (8002738 <HAL_GPIO_Init+0x2d0>)
 80024c4:	4293      	cmp	r3, r2
 80024c6:	d04c      	beq.n	8002562 <HAL_GPIO_Init+0xfa>
 80024c8:	4a9b      	ldr	r2, [pc, #620]	; (8002738 <HAL_GPIO_Init+0x2d0>)
 80024ca:	4293      	cmp	r3, r2
 80024cc:	d863      	bhi.n	8002596 <HAL_GPIO_Init+0x12e>
 80024ce:	4a9b      	ldr	r2, [pc, #620]	; (800273c <HAL_GPIO_Init+0x2d4>)
 80024d0:	4293      	cmp	r3, r2
 80024d2:	d046      	beq.n	8002562 <HAL_GPIO_Init+0xfa>
 80024d4:	4a99      	ldr	r2, [pc, #612]	; (800273c <HAL_GPIO_Init+0x2d4>)
 80024d6:	4293      	cmp	r3, r2
 80024d8:	d85d      	bhi.n	8002596 <HAL_GPIO_Init+0x12e>
 80024da:	2b12      	cmp	r3, #18
 80024dc:	d82a      	bhi.n	8002534 <HAL_GPIO_Init+0xcc>
 80024de:	2b12      	cmp	r3, #18
 80024e0:	d859      	bhi.n	8002596 <HAL_GPIO_Init+0x12e>
 80024e2:	a201      	add	r2, pc, #4	; (adr r2, 80024e8 <HAL_GPIO_Init+0x80>)
 80024e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80024e8:	08002563 	.word	0x08002563
 80024ec:	0800253d 	.word	0x0800253d
 80024f0:	0800254f 	.word	0x0800254f
 80024f4:	08002591 	.word	0x08002591
 80024f8:	08002597 	.word	0x08002597
 80024fc:	08002597 	.word	0x08002597
 8002500:	08002597 	.word	0x08002597
 8002504:	08002597 	.word	0x08002597
 8002508:	08002597 	.word	0x08002597
 800250c:	08002597 	.word	0x08002597
 8002510:	08002597 	.word	0x08002597
 8002514:	08002597 	.word	0x08002597
 8002518:	08002597 	.word	0x08002597
 800251c:	08002597 	.word	0x08002597
 8002520:	08002597 	.word	0x08002597
 8002524:	08002597 	.word	0x08002597
 8002528:	08002597 	.word	0x08002597
 800252c:	08002545 	.word	0x08002545
 8002530:	08002559 	.word	0x08002559
 8002534:	4a82      	ldr	r2, [pc, #520]	; (8002740 <HAL_GPIO_Init+0x2d8>)
 8002536:	4293      	cmp	r3, r2
 8002538:	d013      	beq.n	8002562 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800253a:	e02c      	b.n	8002596 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800253c:	683b      	ldr	r3, [r7, #0]
 800253e:	68db      	ldr	r3, [r3, #12]
 8002540:	623b      	str	r3, [r7, #32]
          break;
 8002542:	e029      	b.n	8002598 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002544:	683b      	ldr	r3, [r7, #0]
 8002546:	68db      	ldr	r3, [r3, #12]
 8002548:	3304      	adds	r3, #4
 800254a:	623b      	str	r3, [r7, #32]
          break;
 800254c:	e024      	b.n	8002598 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800254e:	683b      	ldr	r3, [r7, #0]
 8002550:	68db      	ldr	r3, [r3, #12]
 8002552:	3308      	adds	r3, #8
 8002554:	623b      	str	r3, [r7, #32]
          break;
 8002556:	e01f      	b.n	8002598 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002558:	683b      	ldr	r3, [r7, #0]
 800255a:	68db      	ldr	r3, [r3, #12]
 800255c:	330c      	adds	r3, #12
 800255e:	623b      	str	r3, [r7, #32]
          break;
 8002560:	e01a      	b.n	8002598 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002562:	683b      	ldr	r3, [r7, #0]
 8002564:	689b      	ldr	r3, [r3, #8]
 8002566:	2b00      	cmp	r3, #0
 8002568:	d102      	bne.n	8002570 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800256a:	2304      	movs	r3, #4
 800256c:	623b      	str	r3, [r7, #32]
          break;
 800256e:	e013      	b.n	8002598 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002570:	683b      	ldr	r3, [r7, #0]
 8002572:	689b      	ldr	r3, [r3, #8]
 8002574:	2b01      	cmp	r3, #1
 8002576:	d105      	bne.n	8002584 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002578:	2308      	movs	r3, #8
 800257a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	69fa      	ldr	r2, [r7, #28]
 8002580:	611a      	str	r2, [r3, #16]
          break;
 8002582:	e009      	b.n	8002598 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002584:	2308      	movs	r3, #8
 8002586:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	69fa      	ldr	r2, [r7, #28]
 800258c:	615a      	str	r2, [r3, #20]
          break;
 800258e:	e003      	b.n	8002598 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002590:	2300      	movs	r3, #0
 8002592:	623b      	str	r3, [r7, #32]
          break;
 8002594:	e000      	b.n	8002598 <HAL_GPIO_Init+0x130>
          break;
 8002596:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002598:	69bb      	ldr	r3, [r7, #24]
 800259a:	2bff      	cmp	r3, #255	; 0xff
 800259c:	d801      	bhi.n	80025a2 <HAL_GPIO_Init+0x13a>
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	e001      	b.n	80025a6 <HAL_GPIO_Init+0x13e>
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	3304      	adds	r3, #4
 80025a6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80025a8:	69bb      	ldr	r3, [r7, #24]
 80025aa:	2bff      	cmp	r3, #255	; 0xff
 80025ac:	d802      	bhi.n	80025b4 <HAL_GPIO_Init+0x14c>
 80025ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025b0:	009b      	lsls	r3, r3, #2
 80025b2:	e002      	b.n	80025ba <HAL_GPIO_Init+0x152>
 80025b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025b6:	3b08      	subs	r3, #8
 80025b8:	009b      	lsls	r3, r3, #2
 80025ba:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80025bc:	697b      	ldr	r3, [r7, #20]
 80025be:	681a      	ldr	r2, [r3, #0]
 80025c0:	210f      	movs	r1, #15
 80025c2:	693b      	ldr	r3, [r7, #16]
 80025c4:	fa01 f303 	lsl.w	r3, r1, r3
 80025c8:	43db      	mvns	r3, r3
 80025ca:	401a      	ands	r2, r3
 80025cc:	6a39      	ldr	r1, [r7, #32]
 80025ce:	693b      	ldr	r3, [r7, #16]
 80025d0:	fa01 f303 	lsl.w	r3, r1, r3
 80025d4:	431a      	orrs	r2, r3
 80025d6:	697b      	ldr	r3, [r7, #20]
 80025d8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80025da:	683b      	ldr	r3, [r7, #0]
 80025dc:	685b      	ldr	r3, [r3, #4]
 80025de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	f000 8090 	beq.w	8002708 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80025e8:	4b56      	ldr	r3, [pc, #344]	; (8002744 <HAL_GPIO_Init+0x2dc>)
 80025ea:	699b      	ldr	r3, [r3, #24]
 80025ec:	4a55      	ldr	r2, [pc, #340]	; (8002744 <HAL_GPIO_Init+0x2dc>)
 80025ee:	f043 0301 	orr.w	r3, r3, #1
 80025f2:	6193      	str	r3, [r2, #24]
 80025f4:	4b53      	ldr	r3, [pc, #332]	; (8002744 <HAL_GPIO_Init+0x2dc>)
 80025f6:	699b      	ldr	r3, [r3, #24]
 80025f8:	f003 0301 	and.w	r3, r3, #1
 80025fc:	60bb      	str	r3, [r7, #8]
 80025fe:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002600:	4a51      	ldr	r2, [pc, #324]	; (8002748 <HAL_GPIO_Init+0x2e0>)
 8002602:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002604:	089b      	lsrs	r3, r3, #2
 8002606:	3302      	adds	r3, #2
 8002608:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800260c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800260e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002610:	f003 0303 	and.w	r3, r3, #3
 8002614:	009b      	lsls	r3, r3, #2
 8002616:	220f      	movs	r2, #15
 8002618:	fa02 f303 	lsl.w	r3, r2, r3
 800261c:	43db      	mvns	r3, r3
 800261e:	68fa      	ldr	r2, [r7, #12]
 8002620:	4013      	ands	r3, r2
 8002622:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	4a49      	ldr	r2, [pc, #292]	; (800274c <HAL_GPIO_Init+0x2e4>)
 8002628:	4293      	cmp	r3, r2
 800262a:	d00d      	beq.n	8002648 <HAL_GPIO_Init+0x1e0>
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	4a48      	ldr	r2, [pc, #288]	; (8002750 <HAL_GPIO_Init+0x2e8>)
 8002630:	4293      	cmp	r3, r2
 8002632:	d007      	beq.n	8002644 <HAL_GPIO_Init+0x1dc>
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	4a47      	ldr	r2, [pc, #284]	; (8002754 <HAL_GPIO_Init+0x2ec>)
 8002638:	4293      	cmp	r3, r2
 800263a:	d101      	bne.n	8002640 <HAL_GPIO_Init+0x1d8>
 800263c:	2302      	movs	r3, #2
 800263e:	e004      	b.n	800264a <HAL_GPIO_Init+0x1e2>
 8002640:	2303      	movs	r3, #3
 8002642:	e002      	b.n	800264a <HAL_GPIO_Init+0x1e2>
 8002644:	2301      	movs	r3, #1
 8002646:	e000      	b.n	800264a <HAL_GPIO_Init+0x1e2>
 8002648:	2300      	movs	r3, #0
 800264a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800264c:	f002 0203 	and.w	r2, r2, #3
 8002650:	0092      	lsls	r2, r2, #2
 8002652:	4093      	lsls	r3, r2
 8002654:	68fa      	ldr	r2, [r7, #12]
 8002656:	4313      	orrs	r3, r2
 8002658:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800265a:	493b      	ldr	r1, [pc, #236]	; (8002748 <HAL_GPIO_Init+0x2e0>)
 800265c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800265e:	089b      	lsrs	r3, r3, #2
 8002660:	3302      	adds	r3, #2
 8002662:	68fa      	ldr	r2, [r7, #12]
 8002664:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002668:	683b      	ldr	r3, [r7, #0]
 800266a:	685b      	ldr	r3, [r3, #4]
 800266c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002670:	2b00      	cmp	r3, #0
 8002672:	d006      	beq.n	8002682 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002674:	4b38      	ldr	r3, [pc, #224]	; (8002758 <HAL_GPIO_Init+0x2f0>)
 8002676:	681a      	ldr	r2, [r3, #0]
 8002678:	4937      	ldr	r1, [pc, #220]	; (8002758 <HAL_GPIO_Init+0x2f0>)
 800267a:	69bb      	ldr	r3, [r7, #24]
 800267c:	4313      	orrs	r3, r2
 800267e:	600b      	str	r3, [r1, #0]
 8002680:	e006      	b.n	8002690 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002682:	4b35      	ldr	r3, [pc, #212]	; (8002758 <HAL_GPIO_Init+0x2f0>)
 8002684:	681a      	ldr	r2, [r3, #0]
 8002686:	69bb      	ldr	r3, [r7, #24]
 8002688:	43db      	mvns	r3, r3
 800268a:	4933      	ldr	r1, [pc, #204]	; (8002758 <HAL_GPIO_Init+0x2f0>)
 800268c:	4013      	ands	r3, r2
 800268e:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002690:	683b      	ldr	r3, [r7, #0]
 8002692:	685b      	ldr	r3, [r3, #4]
 8002694:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002698:	2b00      	cmp	r3, #0
 800269a:	d006      	beq.n	80026aa <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800269c:	4b2e      	ldr	r3, [pc, #184]	; (8002758 <HAL_GPIO_Init+0x2f0>)
 800269e:	685a      	ldr	r2, [r3, #4]
 80026a0:	492d      	ldr	r1, [pc, #180]	; (8002758 <HAL_GPIO_Init+0x2f0>)
 80026a2:	69bb      	ldr	r3, [r7, #24]
 80026a4:	4313      	orrs	r3, r2
 80026a6:	604b      	str	r3, [r1, #4]
 80026a8:	e006      	b.n	80026b8 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80026aa:	4b2b      	ldr	r3, [pc, #172]	; (8002758 <HAL_GPIO_Init+0x2f0>)
 80026ac:	685a      	ldr	r2, [r3, #4]
 80026ae:	69bb      	ldr	r3, [r7, #24]
 80026b0:	43db      	mvns	r3, r3
 80026b2:	4929      	ldr	r1, [pc, #164]	; (8002758 <HAL_GPIO_Init+0x2f0>)
 80026b4:	4013      	ands	r3, r2
 80026b6:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80026b8:	683b      	ldr	r3, [r7, #0]
 80026ba:	685b      	ldr	r3, [r3, #4]
 80026bc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d006      	beq.n	80026d2 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80026c4:	4b24      	ldr	r3, [pc, #144]	; (8002758 <HAL_GPIO_Init+0x2f0>)
 80026c6:	689a      	ldr	r2, [r3, #8]
 80026c8:	4923      	ldr	r1, [pc, #140]	; (8002758 <HAL_GPIO_Init+0x2f0>)
 80026ca:	69bb      	ldr	r3, [r7, #24]
 80026cc:	4313      	orrs	r3, r2
 80026ce:	608b      	str	r3, [r1, #8]
 80026d0:	e006      	b.n	80026e0 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80026d2:	4b21      	ldr	r3, [pc, #132]	; (8002758 <HAL_GPIO_Init+0x2f0>)
 80026d4:	689a      	ldr	r2, [r3, #8]
 80026d6:	69bb      	ldr	r3, [r7, #24]
 80026d8:	43db      	mvns	r3, r3
 80026da:	491f      	ldr	r1, [pc, #124]	; (8002758 <HAL_GPIO_Init+0x2f0>)
 80026dc:	4013      	ands	r3, r2
 80026de:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80026e0:	683b      	ldr	r3, [r7, #0]
 80026e2:	685b      	ldr	r3, [r3, #4]
 80026e4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d006      	beq.n	80026fa <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80026ec:	4b1a      	ldr	r3, [pc, #104]	; (8002758 <HAL_GPIO_Init+0x2f0>)
 80026ee:	68da      	ldr	r2, [r3, #12]
 80026f0:	4919      	ldr	r1, [pc, #100]	; (8002758 <HAL_GPIO_Init+0x2f0>)
 80026f2:	69bb      	ldr	r3, [r7, #24]
 80026f4:	4313      	orrs	r3, r2
 80026f6:	60cb      	str	r3, [r1, #12]
 80026f8:	e006      	b.n	8002708 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80026fa:	4b17      	ldr	r3, [pc, #92]	; (8002758 <HAL_GPIO_Init+0x2f0>)
 80026fc:	68da      	ldr	r2, [r3, #12]
 80026fe:	69bb      	ldr	r3, [r7, #24]
 8002700:	43db      	mvns	r3, r3
 8002702:	4915      	ldr	r1, [pc, #84]	; (8002758 <HAL_GPIO_Init+0x2f0>)
 8002704:	4013      	ands	r3, r2
 8002706:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8002708:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800270a:	3301      	adds	r3, #1
 800270c:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800270e:	683b      	ldr	r3, [r7, #0]
 8002710:	681a      	ldr	r2, [r3, #0]
 8002712:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002714:	fa22 f303 	lsr.w	r3, r2, r3
 8002718:	2b00      	cmp	r3, #0
 800271a:	f47f aeaf 	bne.w	800247c <HAL_GPIO_Init+0x14>
  }
}
 800271e:	bf00      	nop
 8002720:	bf00      	nop
 8002722:	372c      	adds	r7, #44	; 0x2c
 8002724:	46bd      	mov	sp, r7
 8002726:	bc80      	pop	{r7}
 8002728:	4770      	bx	lr
 800272a:	bf00      	nop
 800272c:	10320000 	.word	0x10320000
 8002730:	10310000 	.word	0x10310000
 8002734:	10220000 	.word	0x10220000
 8002738:	10210000 	.word	0x10210000
 800273c:	10120000 	.word	0x10120000
 8002740:	10110000 	.word	0x10110000
 8002744:	40021000 	.word	0x40021000
 8002748:	40010000 	.word	0x40010000
 800274c:	40010800 	.word	0x40010800
 8002750:	40010c00 	.word	0x40010c00
 8002754:	40011000 	.word	0x40011000
 8002758:	40010400 	.word	0x40010400

0800275c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800275c:	b480      	push	{r7}
 800275e:	b085      	sub	sp, #20
 8002760:	af00      	add	r7, sp, #0
 8002762:	6078      	str	r0, [r7, #4]
 8002764:	460b      	mov	r3, r1
 8002766:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	689a      	ldr	r2, [r3, #8]
 800276c:	887b      	ldrh	r3, [r7, #2]
 800276e:	4013      	ands	r3, r2
 8002770:	2b00      	cmp	r3, #0
 8002772:	d002      	beq.n	800277a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002774:	2301      	movs	r3, #1
 8002776:	73fb      	strb	r3, [r7, #15]
 8002778:	e001      	b.n	800277e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800277a:	2300      	movs	r3, #0
 800277c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800277e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002780:	4618      	mov	r0, r3
 8002782:	3714      	adds	r7, #20
 8002784:	46bd      	mov	sp, r7
 8002786:	bc80      	pop	{r7}
 8002788:	4770      	bx	lr

0800278a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800278a:	b480      	push	{r7}
 800278c:	b083      	sub	sp, #12
 800278e:	af00      	add	r7, sp, #0
 8002790:	6078      	str	r0, [r7, #4]
 8002792:	460b      	mov	r3, r1
 8002794:	807b      	strh	r3, [r7, #2]
 8002796:	4613      	mov	r3, r2
 8002798:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800279a:	787b      	ldrb	r3, [r7, #1]
 800279c:	2b00      	cmp	r3, #0
 800279e:	d003      	beq.n	80027a8 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80027a0:	887a      	ldrh	r2, [r7, #2]
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80027a6:	e003      	b.n	80027b0 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80027a8:	887b      	ldrh	r3, [r7, #2]
 80027aa:	041a      	lsls	r2, r3, #16
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	611a      	str	r2, [r3, #16]
}
 80027b0:	bf00      	nop
 80027b2:	370c      	adds	r7, #12
 80027b4:	46bd      	mov	sp, r7
 80027b6:	bc80      	pop	{r7}
 80027b8:	4770      	bx	lr
	...

080027bc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80027bc:	b580      	push	{r7, lr}
 80027be:	b086      	sub	sp, #24
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d101      	bne.n	80027ce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80027ca:	2301      	movs	r3, #1
 80027cc:	e26c      	b.n	8002ca8 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	f003 0301 	and.w	r3, r3, #1
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	f000 8087 	beq.w	80028ea <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80027dc:	4b92      	ldr	r3, [pc, #584]	; (8002a28 <HAL_RCC_OscConfig+0x26c>)
 80027de:	685b      	ldr	r3, [r3, #4]
 80027e0:	f003 030c 	and.w	r3, r3, #12
 80027e4:	2b04      	cmp	r3, #4
 80027e6:	d00c      	beq.n	8002802 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80027e8:	4b8f      	ldr	r3, [pc, #572]	; (8002a28 <HAL_RCC_OscConfig+0x26c>)
 80027ea:	685b      	ldr	r3, [r3, #4]
 80027ec:	f003 030c 	and.w	r3, r3, #12
 80027f0:	2b08      	cmp	r3, #8
 80027f2:	d112      	bne.n	800281a <HAL_RCC_OscConfig+0x5e>
 80027f4:	4b8c      	ldr	r3, [pc, #560]	; (8002a28 <HAL_RCC_OscConfig+0x26c>)
 80027f6:	685b      	ldr	r3, [r3, #4]
 80027f8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80027fc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002800:	d10b      	bne.n	800281a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002802:	4b89      	ldr	r3, [pc, #548]	; (8002a28 <HAL_RCC_OscConfig+0x26c>)
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800280a:	2b00      	cmp	r3, #0
 800280c:	d06c      	beq.n	80028e8 <HAL_RCC_OscConfig+0x12c>
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	685b      	ldr	r3, [r3, #4]
 8002812:	2b00      	cmp	r3, #0
 8002814:	d168      	bne.n	80028e8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002816:	2301      	movs	r3, #1
 8002818:	e246      	b.n	8002ca8 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	685b      	ldr	r3, [r3, #4]
 800281e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002822:	d106      	bne.n	8002832 <HAL_RCC_OscConfig+0x76>
 8002824:	4b80      	ldr	r3, [pc, #512]	; (8002a28 <HAL_RCC_OscConfig+0x26c>)
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	4a7f      	ldr	r2, [pc, #508]	; (8002a28 <HAL_RCC_OscConfig+0x26c>)
 800282a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800282e:	6013      	str	r3, [r2, #0]
 8002830:	e02e      	b.n	8002890 <HAL_RCC_OscConfig+0xd4>
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	685b      	ldr	r3, [r3, #4]
 8002836:	2b00      	cmp	r3, #0
 8002838:	d10c      	bne.n	8002854 <HAL_RCC_OscConfig+0x98>
 800283a:	4b7b      	ldr	r3, [pc, #492]	; (8002a28 <HAL_RCC_OscConfig+0x26c>)
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	4a7a      	ldr	r2, [pc, #488]	; (8002a28 <HAL_RCC_OscConfig+0x26c>)
 8002840:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002844:	6013      	str	r3, [r2, #0]
 8002846:	4b78      	ldr	r3, [pc, #480]	; (8002a28 <HAL_RCC_OscConfig+0x26c>)
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	4a77      	ldr	r2, [pc, #476]	; (8002a28 <HAL_RCC_OscConfig+0x26c>)
 800284c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002850:	6013      	str	r3, [r2, #0]
 8002852:	e01d      	b.n	8002890 <HAL_RCC_OscConfig+0xd4>
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	685b      	ldr	r3, [r3, #4]
 8002858:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800285c:	d10c      	bne.n	8002878 <HAL_RCC_OscConfig+0xbc>
 800285e:	4b72      	ldr	r3, [pc, #456]	; (8002a28 <HAL_RCC_OscConfig+0x26c>)
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	4a71      	ldr	r2, [pc, #452]	; (8002a28 <HAL_RCC_OscConfig+0x26c>)
 8002864:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002868:	6013      	str	r3, [r2, #0]
 800286a:	4b6f      	ldr	r3, [pc, #444]	; (8002a28 <HAL_RCC_OscConfig+0x26c>)
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	4a6e      	ldr	r2, [pc, #440]	; (8002a28 <HAL_RCC_OscConfig+0x26c>)
 8002870:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002874:	6013      	str	r3, [r2, #0]
 8002876:	e00b      	b.n	8002890 <HAL_RCC_OscConfig+0xd4>
 8002878:	4b6b      	ldr	r3, [pc, #428]	; (8002a28 <HAL_RCC_OscConfig+0x26c>)
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	4a6a      	ldr	r2, [pc, #424]	; (8002a28 <HAL_RCC_OscConfig+0x26c>)
 800287e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002882:	6013      	str	r3, [r2, #0]
 8002884:	4b68      	ldr	r3, [pc, #416]	; (8002a28 <HAL_RCC_OscConfig+0x26c>)
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	4a67      	ldr	r2, [pc, #412]	; (8002a28 <HAL_RCC_OscConfig+0x26c>)
 800288a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800288e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	685b      	ldr	r3, [r3, #4]
 8002894:	2b00      	cmp	r3, #0
 8002896:	d013      	beq.n	80028c0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002898:	f7ff fc1e 	bl	80020d8 <HAL_GetTick>
 800289c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800289e:	e008      	b.n	80028b2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80028a0:	f7ff fc1a 	bl	80020d8 <HAL_GetTick>
 80028a4:	4602      	mov	r2, r0
 80028a6:	693b      	ldr	r3, [r7, #16]
 80028a8:	1ad3      	subs	r3, r2, r3
 80028aa:	2b64      	cmp	r3, #100	; 0x64
 80028ac:	d901      	bls.n	80028b2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80028ae:	2303      	movs	r3, #3
 80028b0:	e1fa      	b.n	8002ca8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028b2:	4b5d      	ldr	r3, [pc, #372]	; (8002a28 <HAL_RCC_OscConfig+0x26c>)
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d0f0      	beq.n	80028a0 <HAL_RCC_OscConfig+0xe4>
 80028be:	e014      	b.n	80028ea <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028c0:	f7ff fc0a 	bl	80020d8 <HAL_GetTick>
 80028c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80028c6:	e008      	b.n	80028da <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80028c8:	f7ff fc06 	bl	80020d8 <HAL_GetTick>
 80028cc:	4602      	mov	r2, r0
 80028ce:	693b      	ldr	r3, [r7, #16]
 80028d0:	1ad3      	subs	r3, r2, r3
 80028d2:	2b64      	cmp	r3, #100	; 0x64
 80028d4:	d901      	bls.n	80028da <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80028d6:	2303      	movs	r3, #3
 80028d8:	e1e6      	b.n	8002ca8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80028da:	4b53      	ldr	r3, [pc, #332]	; (8002a28 <HAL_RCC_OscConfig+0x26c>)
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d1f0      	bne.n	80028c8 <HAL_RCC_OscConfig+0x10c>
 80028e6:	e000      	b.n	80028ea <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80028e8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	f003 0302 	and.w	r3, r3, #2
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d063      	beq.n	80029be <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80028f6:	4b4c      	ldr	r3, [pc, #304]	; (8002a28 <HAL_RCC_OscConfig+0x26c>)
 80028f8:	685b      	ldr	r3, [r3, #4]
 80028fa:	f003 030c 	and.w	r3, r3, #12
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d00b      	beq.n	800291a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002902:	4b49      	ldr	r3, [pc, #292]	; (8002a28 <HAL_RCC_OscConfig+0x26c>)
 8002904:	685b      	ldr	r3, [r3, #4]
 8002906:	f003 030c 	and.w	r3, r3, #12
 800290a:	2b08      	cmp	r3, #8
 800290c:	d11c      	bne.n	8002948 <HAL_RCC_OscConfig+0x18c>
 800290e:	4b46      	ldr	r3, [pc, #280]	; (8002a28 <HAL_RCC_OscConfig+0x26c>)
 8002910:	685b      	ldr	r3, [r3, #4]
 8002912:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002916:	2b00      	cmp	r3, #0
 8002918:	d116      	bne.n	8002948 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800291a:	4b43      	ldr	r3, [pc, #268]	; (8002a28 <HAL_RCC_OscConfig+0x26c>)
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	f003 0302 	and.w	r3, r3, #2
 8002922:	2b00      	cmp	r3, #0
 8002924:	d005      	beq.n	8002932 <HAL_RCC_OscConfig+0x176>
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	691b      	ldr	r3, [r3, #16]
 800292a:	2b01      	cmp	r3, #1
 800292c:	d001      	beq.n	8002932 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800292e:	2301      	movs	r3, #1
 8002930:	e1ba      	b.n	8002ca8 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002932:	4b3d      	ldr	r3, [pc, #244]	; (8002a28 <HAL_RCC_OscConfig+0x26c>)
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	695b      	ldr	r3, [r3, #20]
 800293e:	00db      	lsls	r3, r3, #3
 8002940:	4939      	ldr	r1, [pc, #228]	; (8002a28 <HAL_RCC_OscConfig+0x26c>)
 8002942:	4313      	orrs	r3, r2
 8002944:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002946:	e03a      	b.n	80029be <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	691b      	ldr	r3, [r3, #16]
 800294c:	2b00      	cmp	r3, #0
 800294e:	d020      	beq.n	8002992 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002950:	4b36      	ldr	r3, [pc, #216]	; (8002a2c <HAL_RCC_OscConfig+0x270>)
 8002952:	2201      	movs	r2, #1
 8002954:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002956:	f7ff fbbf 	bl	80020d8 <HAL_GetTick>
 800295a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800295c:	e008      	b.n	8002970 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800295e:	f7ff fbbb 	bl	80020d8 <HAL_GetTick>
 8002962:	4602      	mov	r2, r0
 8002964:	693b      	ldr	r3, [r7, #16]
 8002966:	1ad3      	subs	r3, r2, r3
 8002968:	2b02      	cmp	r3, #2
 800296a:	d901      	bls.n	8002970 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800296c:	2303      	movs	r3, #3
 800296e:	e19b      	b.n	8002ca8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002970:	4b2d      	ldr	r3, [pc, #180]	; (8002a28 <HAL_RCC_OscConfig+0x26c>)
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	f003 0302 	and.w	r3, r3, #2
 8002978:	2b00      	cmp	r3, #0
 800297a:	d0f0      	beq.n	800295e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800297c:	4b2a      	ldr	r3, [pc, #168]	; (8002a28 <HAL_RCC_OscConfig+0x26c>)
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	695b      	ldr	r3, [r3, #20]
 8002988:	00db      	lsls	r3, r3, #3
 800298a:	4927      	ldr	r1, [pc, #156]	; (8002a28 <HAL_RCC_OscConfig+0x26c>)
 800298c:	4313      	orrs	r3, r2
 800298e:	600b      	str	r3, [r1, #0]
 8002990:	e015      	b.n	80029be <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002992:	4b26      	ldr	r3, [pc, #152]	; (8002a2c <HAL_RCC_OscConfig+0x270>)
 8002994:	2200      	movs	r2, #0
 8002996:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002998:	f7ff fb9e 	bl	80020d8 <HAL_GetTick>
 800299c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800299e:	e008      	b.n	80029b2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80029a0:	f7ff fb9a 	bl	80020d8 <HAL_GetTick>
 80029a4:	4602      	mov	r2, r0
 80029a6:	693b      	ldr	r3, [r7, #16]
 80029a8:	1ad3      	subs	r3, r2, r3
 80029aa:	2b02      	cmp	r3, #2
 80029ac:	d901      	bls.n	80029b2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80029ae:	2303      	movs	r3, #3
 80029b0:	e17a      	b.n	8002ca8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80029b2:	4b1d      	ldr	r3, [pc, #116]	; (8002a28 <HAL_RCC_OscConfig+0x26c>)
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f003 0302 	and.w	r3, r3, #2
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d1f0      	bne.n	80029a0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	f003 0308 	and.w	r3, r3, #8
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d03a      	beq.n	8002a40 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	699b      	ldr	r3, [r3, #24]
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d019      	beq.n	8002a06 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80029d2:	4b17      	ldr	r3, [pc, #92]	; (8002a30 <HAL_RCC_OscConfig+0x274>)
 80029d4:	2201      	movs	r2, #1
 80029d6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029d8:	f7ff fb7e 	bl	80020d8 <HAL_GetTick>
 80029dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80029de:	e008      	b.n	80029f2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80029e0:	f7ff fb7a 	bl	80020d8 <HAL_GetTick>
 80029e4:	4602      	mov	r2, r0
 80029e6:	693b      	ldr	r3, [r7, #16]
 80029e8:	1ad3      	subs	r3, r2, r3
 80029ea:	2b02      	cmp	r3, #2
 80029ec:	d901      	bls.n	80029f2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80029ee:	2303      	movs	r3, #3
 80029f0:	e15a      	b.n	8002ca8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80029f2:	4b0d      	ldr	r3, [pc, #52]	; (8002a28 <HAL_RCC_OscConfig+0x26c>)
 80029f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029f6:	f003 0302 	and.w	r3, r3, #2
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d0f0      	beq.n	80029e0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80029fe:	2001      	movs	r0, #1
 8002a00:	f000 fad8 	bl	8002fb4 <RCC_Delay>
 8002a04:	e01c      	b.n	8002a40 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002a06:	4b0a      	ldr	r3, [pc, #40]	; (8002a30 <HAL_RCC_OscConfig+0x274>)
 8002a08:	2200      	movs	r2, #0
 8002a0a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a0c:	f7ff fb64 	bl	80020d8 <HAL_GetTick>
 8002a10:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a12:	e00f      	b.n	8002a34 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a14:	f7ff fb60 	bl	80020d8 <HAL_GetTick>
 8002a18:	4602      	mov	r2, r0
 8002a1a:	693b      	ldr	r3, [r7, #16]
 8002a1c:	1ad3      	subs	r3, r2, r3
 8002a1e:	2b02      	cmp	r3, #2
 8002a20:	d908      	bls.n	8002a34 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002a22:	2303      	movs	r3, #3
 8002a24:	e140      	b.n	8002ca8 <HAL_RCC_OscConfig+0x4ec>
 8002a26:	bf00      	nop
 8002a28:	40021000 	.word	0x40021000
 8002a2c:	42420000 	.word	0x42420000
 8002a30:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a34:	4b9e      	ldr	r3, [pc, #632]	; (8002cb0 <HAL_RCC_OscConfig+0x4f4>)
 8002a36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a38:	f003 0302 	and.w	r3, r3, #2
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d1e9      	bne.n	8002a14 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	f003 0304 	and.w	r3, r3, #4
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	f000 80a6 	beq.w	8002b9a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002a4e:	2300      	movs	r3, #0
 8002a50:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002a52:	4b97      	ldr	r3, [pc, #604]	; (8002cb0 <HAL_RCC_OscConfig+0x4f4>)
 8002a54:	69db      	ldr	r3, [r3, #28]
 8002a56:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d10d      	bne.n	8002a7a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a5e:	4b94      	ldr	r3, [pc, #592]	; (8002cb0 <HAL_RCC_OscConfig+0x4f4>)
 8002a60:	69db      	ldr	r3, [r3, #28]
 8002a62:	4a93      	ldr	r2, [pc, #588]	; (8002cb0 <HAL_RCC_OscConfig+0x4f4>)
 8002a64:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a68:	61d3      	str	r3, [r2, #28]
 8002a6a:	4b91      	ldr	r3, [pc, #580]	; (8002cb0 <HAL_RCC_OscConfig+0x4f4>)
 8002a6c:	69db      	ldr	r3, [r3, #28]
 8002a6e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a72:	60bb      	str	r3, [r7, #8]
 8002a74:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002a76:	2301      	movs	r3, #1
 8002a78:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a7a:	4b8e      	ldr	r3, [pc, #568]	; (8002cb4 <HAL_RCC_OscConfig+0x4f8>)
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d118      	bne.n	8002ab8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002a86:	4b8b      	ldr	r3, [pc, #556]	; (8002cb4 <HAL_RCC_OscConfig+0x4f8>)
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	4a8a      	ldr	r2, [pc, #552]	; (8002cb4 <HAL_RCC_OscConfig+0x4f8>)
 8002a8c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002a90:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002a92:	f7ff fb21 	bl	80020d8 <HAL_GetTick>
 8002a96:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a98:	e008      	b.n	8002aac <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a9a:	f7ff fb1d 	bl	80020d8 <HAL_GetTick>
 8002a9e:	4602      	mov	r2, r0
 8002aa0:	693b      	ldr	r3, [r7, #16]
 8002aa2:	1ad3      	subs	r3, r2, r3
 8002aa4:	2b64      	cmp	r3, #100	; 0x64
 8002aa6:	d901      	bls.n	8002aac <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002aa8:	2303      	movs	r3, #3
 8002aaa:	e0fd      	b.n	8002ca8 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002aac:	4b81      	ldr	r3, [pc, #516]	; (8002cb4 <HAL_RCC_OscConfig+0x4f8>)
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d0f0      	beq.n	8002a9a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	68db      	ldr	r3, [r3, #12]
 8002abc:	2b01      	cmp	r3, #1
 8002abe:	d106      	bne.n	8002ace <HAL_RCC_OscConfig+0x312>
 8002ac0:	4b7b      	ldr	r3, [pc, #492]	; (8002cb0 <HAL_RCC_OscConfig+0x4f4>)
 8002ac2:	6a1b      	ldr	r3, [r3, #32]
 8002ac4:	4a7a      	ldr	r2, [pc, #488]	; (8002cb0 <HAL_RCC_OscConfig+0x4f4>)
 8002ac6:	f043 0301 	orr.w	r3, r3, #1
 8002aca:	6213      	str	r3, [r2, #32]
 8002acc:	e02d      	b.n	8002b2a <HAL_RCC_OscConfig+0x36e>
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	68db      	ldr	r3, [r3, #12]
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d10c      	bne.n	8002af0 <HAL_RCC_OscConfig+0x334>
 8002ad6:	4b76      	ldr	r3, [pc, #472]	; (8002cb0 <HAL_RCC_OscConfig+0x4f4>)
 8002ad8:	6a1b      	ldr	r3, [r3, #32]
 8002ada:	4a75      	ldr	r2, [pc, #468]	; (8002cb0 <HAL_RCC_OscConfig+0x4f4>)
 8002adc:	f023 0301 	bic.w	r3, r3, #1
 8002ae0:	6213      	str	r3, [r2, #32]
 8002ae2:	4b73      	ldr	r3, [pc, #460]	; (8002cb0 <HAL_RCC_OscConfig+0x4f4>)
 8002ae4:	6a1b      	ldr	r3, [r3, #32]
 8002ae6:	4a72      	ldr	r2, [pc, #456]	; (8002cb0 <HAL_RCC_OscConfig+0x4f4>)
 8002ae8:	f023 0304 	bic.w	r3, r3, #4
 8002aec:	6213      	str	r3, [r2, #32]
 8002aee:	e01c      	b.n	8002b2a <HAL_RCC_OscConfig+0x36e>
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	68db      	ldr	r3, [r3, #12]
 8002af4:	2b05      	cmp	r3, #5
 8002af6:	d10c      	bne.n	8002b12 <HAL_RCC_OscConfig+0x356>
 8002af8:	4b6d      	ldr	r3, [pc, #436]	; (8002cb0 <HAL_RCC_OscConfig+0x4f4>)
 8002afa:	6a1b      	ldr	r3, [r3, #32]
 8002afc:	4a6c      	ldr	r2, [pc, #432]	; (8002cb0 <HAL_RCC_OscConfig+0x4f4>)
 8002afe:	f043 0304 	orr.w	r3, r3, #4
 8002b02:	6213      	str	r3, [r2, #32]
 8002b04:	4b6a      	ldr	r3, [pc, #424]	; (8002cb0 <HAL_RCC_OscConfig+0x4f4>)
 8002b06:	6a1b      	ldr	r3, [r3, #32]
 8002b08:	4a69      	ldr	r2, [pc, #420]	; (8002cb0 <HAL_RCC_OscConfig+0x4f4>)
 8002b0a:	f043 0301 	orr.w	r3, r3, #1
 8002b0e:	6213      	str	r3, [r2, #32]
 8002b10:	e00b      	b.n	8002b2a <HAL_RCC_OscConfig+0x36e>
 8002b12:	4b67      	ldr	r3, [pc, #412]	; (8002cb0 <HAL_RCC_OscConfig+0x4f4>)
 8002b14:	6a1b      	ldr	r3, [r3, #32]
 8002b16:	4a66      	ldr	r2, [pc, #408]	; (8002cb0 <HAL_RCC_OscConfig+0x4f4>)
 8002b18:	f023 0301 	bic.w	r3, r3, #1
 8002b1c:	6213      	str	r3, [r2, #32]
 8002b1e:	4b64      	ldr	r3, [pc, #400]	; (8002cb0 <HAL_RCC_OscConfig+0x4f4>)
 8002b20:	6a1b      	ldr	r3, [r3, #32]
 8002b22:	4a63      	ldr	r2, [pc, #396]	; (8002cb0 <HAL_RCC_OscConfig+0x4f4>)
 8002b24:	f023 0304 	bic.w	r3, r3, #4
 8002b28:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	68db      	ldr	r3, [r3, #12]
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d015      	beq.n	8002b5e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b32:	f7ff fad1 	bl	80020d8 <HAL_GetTick>
 8002b36:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b38:	e00a      	b.n	8002b50 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b3a:	f7ff facd 	bl	80020d8 <HAL_GetTick>
 8002b3e:	4602      	mov	r2, r0
 8002b40:	693b      	ldr	r3, [r7, #16]
 8002b42:	1ad3      	subs	r3, r2, r3
 8002b44:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b48:	4293      	cmp	r3, r2
 8002b4a:	d901      	bls.n	8002b50 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002b4c:	2303      	movs	r3, #3
 8002b4e:	e0ab      	b.n	8002ca8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b50:	4b57      	ldr	r3, [pc, #348]	; (8002cb0 <HAL_RCC_OscConfig+0x4f4>)
 8002b52:	6a1b      	ldr	r3, [r3, #32]
 8002b54:	f003 0302 	and.w	r3, r3, #2
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d0ee      	beq.n	8002b3a <HAL_RCC_OscConfig+0x37e>
 8002b5c:	e014      	b.n	8002b88 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b5e:	f7ff fabb 	bl	80020d8 <HAL_GetTick>
 8002b62:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b64:	e00a      	b.n	8002b7c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b66:	f7ff fab7 	bl	80020d8 <HAL_GetTick>
 8002b6a:	4602      	mov	r2, r0
 8002b6c:	693b      	ldr	r3, [r7, #16]
 8002b6e:	1ad3      	subs	r3, r2, r3
 8002b70:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b74:	4293      	cmp	r3, r2
 8002b76:	d901      	bls.n	8002b7c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002b78:	2303      	movs	r3, #3
 8002b7a:	e095      	b.n	8002ca8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b7c:	4b4c      	ldr	r3, [pc, #304]	; (8002cb0 <HAL_RCC_OscConfig+0x4f4>)
 8002b7e:	6a1b      	ldr	r3, [r3, #32]
 8002b80:	f003 0302 	and.w	r3, r3, #2
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d1ee      	bne.n	8002b66 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002b88:	7dfb      	ldrb	r3, [r7, #23]
 8002b8a:	2b01      	cmp	r3, #1
 8002b8c:	d105      	bne.n	8002b9a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b8e:	4b48      	ldr	r3, [pc, #288]	; (8002cb0 <HAL_RCC_OscConfig+0x4f4>)
 8002b90:	69db      	ldr	r3, [r3, #28]
 8002b92:	4a47      	ldr	r2, [pc, #284]	; (8002cb0 <HAL_RCC_OscConfig+0x4f4>)
 8002b94:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002b98:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	69db      	ldr	r3, [r3, #28]
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	f000 8081 	beq.w	8002ca6 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002ba4:	4b42      	ldr	r3, [pc, #264]	; (8002cb0 <HAL_RCC_OscConfig+0x4f4>)
 8002ba6:	685b      	ldr	r3, [r3, #4]
 8002ba8:	f003 030c 	and.w	r3, r3, #12
 8002bac:	2b08      	cmp	r3, #8
 8002bae:	d061      	beq.n	8002c74 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	69db      	ldr	r3, [r3, #28]
 8002bb4:	2b02      	cmp	r3, #2
 8002bb6:	d146      	bne.n	8002c46 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002bb8:	4b3f      	ldr	r3, [pc, #252]	; (8002cb8 <HAL_RCC_OscConfig+0x4fc>)
 8002bba:	2200      	movs	r2, #0
 8002bbc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bbe:	f7ff fa8b 	bl	80020d8 <HAL_GetTick>
 8002bc2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002bc4:	e008      	b.n	8002bd8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002bc6:	f7ff fa87 	bl	80020d8 <HAL_GetTick>
 8002bca:	4602      	mov	r2, r0
 8002bcc:	693b      	ldr	r3, [r7, #16]
 8002bce:	1ad3      	subs	r3, r2, r3
 8002bd0:	2b02      	cmp	r3, #2
 8002bd2:	d901      	bls.n	8002bd8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002bd4:	2303      	movs	r3, #3
 8002bd6:	e067      	b.n	8002ca8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002bd8:	4b35      	ldr	r3, [pc, #212]	; (8002cb0 <HAL_RCC_OscConfig+0x4f4>)
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d1f0      	bne.n	8002bc6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	6a1b      	ldr	r3, [r3, #32]
 8002be8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002bec:	d108      	bne.n	8002c00 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002bee:	4b30      	ldr	r3, [pc, #192]	; (8002cb0 <HAL_RCC_OscConfig+0x4f4>)
 8002bf0:	685b      	ldr	r3, [r3, #4]
 8002bf2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	689b      	ldr	r3, [r3, #8]
 8002bfa:	492d      	ldr	r1, [pc, #180]	; (8002cb0 <HAL_RCC_OscConfig+0x4f4>)
 8002bfc:	4313      	orrs	r3, r2
 8002bfe:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002c00:	4b2b      	ldr	r3, [pc, #172]	; (8002cb0 <HAL_RCC_OscConfig+0x4f4>)
 8002c02:	685b      	ldr	r3, [r3, #4]
 8002c04:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	6a19      	ldr	r1, [r3, #32]
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c10:	430b      	orrs	r3, r1
 8002c12:	4927      	ldr	r1, [pc, #156]	; (8002cb0 <HAL_RCC_OscConfig+0x4f4>)
 8002c14:	4313      	orrs	r3, r2
 8002c16:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002c18:	4b27      	ldr	r3, [pc, #156]	; (8002cb8 <HAL_RCC_OscConfig+0x4fc>)
 8002c1a:	2201      	movs	r2, #1
 8002c1c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c1e:	f7ff fa5b 	bl	80020d8 <HAL_GetTick>
 8002c22:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002c24:	e008      	b.n	8002c38 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c26:	f7ff fa57 	bl	80020d8 <HAL_GetTick>
 8002c2a:	4602      	mov	r2, r0
 8002c2c:	693b      	ldr	r3, [r7, #16]
 8002c2e:	1ad3      	subs	r3, r2, r3
 8002c30:	2b02      	cmp	r3, #2
 8002c32:	d901      	bls.n	8002c38 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002c34:	2303      	movs	r3, #3
 8002c36:	e037      	b.n	8002ca8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002c38:	4b1d      	ldr	r3, [pc, #116]	; (8002cb0 <HAL_RCC_OscConfig+0x4f4>)
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d0f0      	beq.n	8002c26 <HAL_RCC_OscConfig+0x46a>
 8002c44:	e02f      	b.n	8002ca6 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c46:	4b1c      	ldr	r3, [pc, #112]	; (8002cb8 <HAL_RCC_OscConfig+0x4fc>)
 8002c48:	2200      	movs	r2, #0
 8002c4a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c4c:	f7ff fa44 	bl	80020d8 <HAL_GetTick>
 8002c50:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c52:	e008      	b.n	8002c66 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c54:	f7ff fa40 	bl	80020d8 <HAL_GetTick>
 8002c58:	4602      	mov	r2, r0
 8002c5a:	693b      	ldr	r3, [r7, #16]
 8002c5c:	1ad3      	subs	r3, r2, r3
 8002c5e:	2b02      	cmp	r3, #2
 8002c60:	d901      	bls.n	8002c66 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002c62:	2303      	movs	r3, #3
 8002c64:	e020      	b.n	8002ca8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c66:	4b12      	ldr	r3, [pc, #72]	; (8002cb0 <HAL_RCC_OscConfig+0x4f4>)
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d1f0      	bne.n	8002c54 <HAL_RCC_OscConfig+0x498>
 8002c72:	e018      	b.n	8002ca6 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	69db      	ldr	r3, [r3, #28]
 8002c78:	2b01      	cmp	r3, #1
 8002c7a:	d101      	bne.n	8002c80 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002c7c:	2301      	movs	r3, #1
 8002c7e:	e013      	b.n	8002ca8 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002c80:	4b0b      	ldr	r3, [pc, #44]	; (8002cb0 <HAL_RCC_OscConfig+0x4f4>)
 8002c82:	685b      	ldr	r3, [r3, #4]
 8002c84:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	6a1b      	ldr	r3, [r3, #32]
 8002c90:	429a      	cmp	r2, r3
 8002c92:	d106      	bne.n	8002ca2 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c9e:	429a      	cmp	r2, r3
 8002ca0:	d001      	beq.n	8002ca6 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8002ca2:	2301      	movs	r3, #1
 8002ca4:	e000      	b.n	8002ca8 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8002ca6:	2300      	movs	r3, #0
}
 8002ca8:	4618      	mov	r0, r3
 8002caa:	3718      	adds	r7, #24
 8002cac:	46bd      	mov	sp, r7
 8002cae:	bd80      	pop	{r7, pc}
 8002cb0:	40021000 	.word	0x40021000
 8002cb4:	40007000 	.word	0x40007000
 8002cb8:	42420060 	.word	0x42420060

08002cbc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002cbc:	b580      	push	{r7, lr}
 8002cbe:	b084      	sub	sp, #16
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	6078      	str	r0, [r7, #4]
 8002cc4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d101      	bne.n	8002cd0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002ccc:	2301      	movs	r3, #1
 8002cce:	e0d0      	b.n	8002e72 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002cd0:	4b6a      	ldr	r3, [pc, #424]	; (8002e7c <HAL_RCC_ClockConfig+0x1c0>)
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	f003 0307 	and.w	r3, r3, #7
 8002cd8:	683a      	ldr	r2, [r7, #0]
 8002cda:	429a      	cmp	r2, r3
 8002cdc:	d910      	bls.n	8002d00 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002cde:	4b67      	ldr	r3, [pc, #412]	; (8002e7c <HAL_RCC_ClockConfig+0x1c0>)
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	f023 0207 	bic.w	r2, r3, #7
 8002ce6:	4965      	ldr	r1, [pc, #404]	; (8002e7c <HAL_RCC_ClockConfig+0x1c0>)
 8002ce8:	683b      	ldr	r3, [r7, #0]
 8002cea:	4313      	orrs	r3, r2
 8002cec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002cee:	4b63      	ldr	r3, [pc, #396]	; (8002e7c <HAL_RCC_ClockConfig+0x1c0>)
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	f003 0307 	and.w	r3, r3, #7
 8002cf6:	683a      	ldr	r2, [r7, #0]
 8002cf8:	429a      	cmp	r2, r3
 8002cfa:	d001      	beq.n	8002d00 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002cfc:	2301      	movs	r3, #1
 8002cfe:	e0b8      	b.n	8002e72 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	f003 0302 	and.w	r3, r3, #2
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d020      	beq.n	8002d4e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	f003 0304 	and.w	r3, r3, #4
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d005      	beq.n	8002d24 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002d18:	4b59      	ldr	r3, [pc, #356]	; (8002e80 <HAL_RCC_ClockConfig+0x1c4>)
 8002d1a:	685b      	ldr	r3, [r3, #4]
 8002d1c:	4a58      	ldr	r2, [pc, #352]	; (8002e80 <HAL_RCC_ClockConfig+0x1c4>)
 8002d1e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002d22:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	f003 0308 	and.w	r3, r3, #8
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d005      	beq.n	8002d3c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002d30:	4b53      	ldr	r3, [pc, #332]	; (8002e80 <HAL_RCC_ClockConfig+0x1c4>)
 8002d32:	685b      	ldr	r3, [r3, #4]
 8002d34:	4a52      	ldr	r2, [pc, #328]	; (8002e80 <HAL_RCC_ClockConfig+0x1c4>)
 8002d36:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002d3a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002d3c:	4b50      	ldr	r3, [pc, #320]	; (8002e80 <HAL_RCC_ClockConfig+0x1c4>)
 8002d3e:	685b      	ldr	r3, [r3, #4]
 8002d40:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	689b      	ldr	r3, [r3, #8]
 8002d48:	494d      	ldr	r1, [pc, #308]	; (8002e80 <HAL_RCC_ClockConfig+0x1c4>)
 8002d4a:	4313      	orrs	r3, r2
 8002d4c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	f003 0301 	and.w	r3, r3, #1
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d040      	beq.n	8002ddc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	685b      	ldr	r3, [r3, #4]
 8002d5e:	2b01      	cmp	r3, #1
 8002d60:	d107      	bne.n	8002d72 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d62:	4b47      	ldr	r3, [pc, #284]	; (8002e80 <HAL_RCC_ClockConfig+0x1c4>)
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d115      	bne.n	8002d9a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d6e:	2301      	movs	r3, #1
 8002d70:	e07f      	b.n	8002e72 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	685b      	ldr	r3, [r3, #4]
 8002d76:	2b02      	cmp	r3, #2
 8002d78:	d107      	bne.n	8002d8a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d7a:	4b41      	ldr	r3, [pc, #260]	; (8002e80 <HAL_RCC_ClockConfig+0x1c4>)
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d109      	bne.n	8002d9a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d86:	2301      	movs	r3, #1
 8002d88:	e073      	b.n	8002e72 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d8a:	4b3d      	ldr	r3, [pc, #244]	; (8002e80 <HAL_RCC_ClockConfig+0x1c4>)
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	f003 0302 	and.w	r3, r3, #2
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d101      	bne.n	8002d9a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d96:	2301      	movs	r3, #1
 8002d98:	e06b      	b.n	8002e72 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002d9a:	4b39      	ldr	r3, [pc, #228]	; (8002e80 <HAL_RCC_ClockConfig+0x1c4>)
 8002d9c:	685b      	ldr	r3, [r3, #4]
 8002d9e:	f023 0203 	bic.w	r2, r3, #3
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	685b      	ldr	r3, [r3, #4]
 8002da6:	4936      	ldr	r1, [pc, #216]	; (8002e80 <HAL_RCC_ClockConfig+0x1c4>)
 8002da8:	4313      	orrs	r3, r2
 8002daa:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002dac:	f7ff f994 	bl	80020d8 <HAL_GetTick>
 8002db0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002db2:	e00a      	b.n	8002dca <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002db4:	f7ff f990 	bl	80020d8 <HAL_GetTick>
 8002db8:	4602      	mov	r2, r0
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	1ad3      	subs	r3, r2, r3
 8002dbe:	f241 3288 	movw	r2, #5000	; 0x1388
 8002dc2:	4293      	cmp	r3, r2
 8002dc4:	d901      	bls.n	8002dca <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002dc6:	2303      	movs	r3, #3
 8002dc8:	e053      	b.n	8002e72 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002dca:	4b2d      	ldr	r3, [pc, #180]	; (8002e80 <HAL_RCC_ClockConfig+0x1c4>)
 8002dcc:	685b      	ldr	r3, [r3, #4]
 8002dce:	f003 020c 	and.w	r2, r3, #12
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	685b      	ldr	r3, [r3, #4]
 8002dd6:	009b      	lsls	r3, r3, #2
 8002dd8:	429a      	cmp	r2, r3
 8002dda:	d1eb      	bne.n	8002db4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002ddc:	4b27      	ldr	r3, [pc, #156]	; (8002e7c <HAL_RCC_ClockConfig+0x1c0>)
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	f003 0307 	and.w	r3, r3, #7
 8002de4:	683a      	ldr	r2, [r7, #0]
 8002de6:	429a      	cmp	r2, r3
 8002de8:	d210      	bcs.n	8002e0c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002dea:	4b24      	ldr	r3, [pc, #144]	; (8002e7c <HAL_RCC_ClockConfig+0x1c0>)
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	f023 0207 	bic.w	r2, r3, #7
 8002df2:	4922      	ldr	r1, [pc, #136]	; (8002e7c <HAL_RCC_ClockConfig+0x1c0>)
 8002df4:	683b      	ldr	r3, [r7, #0]
 8002df6:	4313      	orrs	r3, r2
 8002df8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002dfa:	4b20      	ldr	r3, [pc, #128]	; (8002e7c <HAL_RCC_ClockConfig+0x1c0>)
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	f003 0307 	and.w	r3, r3, #7
 8002e02:	683a      	ldr	r2, [r7, #0]
 8002e04:	429a      	cmp	r2, r3
 8002e06:	d001      	beq.n	8002e0c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002e08:	2301      	movs	r3, #1
 8002e0a:	e032      	b.n	8002e72 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f003 0304 	and.w	r3, r3, #4
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d008      	beq.n	8002e2a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002e18:	4b19      	ldr	r3, [pc, #100]	; (8002e80 <HAL_RCC_ClockConfig+0x1c4>)
 8002e1a:	685b      	ldr	r3, [r3, #4]
 8002e1c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	68db      	ldr	r3, [r3, #12]
 8002e24:	4916      	ldr	r1, [pc, #88]	; (8002e80 <HAL_RCC_ClockConfig+0x1c4>)
 8002e26:	4313      	orrs	r3, r2
 8002e28:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	f003 0308 	and.w	r3, r3, #8
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d009      	beq.n	8002e4a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002e36:	4b12      	ldr	r3, [pc, #72]	; (8002e80 <HAL_RCC_ClockConfig+0x1c4>)
 8002e38:	685b      	ldr	r3, [r3, #4]
 8002e3a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	691b      	ldr	r3, [r3, #16]
 8002e42:	00db      	lsls	r3, r3, #3
 8002e44:	490e      	ldr	r1, [pc, #56]	; (8002e80 <HAL_RCC_ClockConfig+0x1c4>)
 8002e46:	4313      	orrs	r3, r2
 8002e48:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002e4a:	f000 f821 	bl	8002e90 <HAL_RCC_GetSysClockFreq>
 8002e4e:	4602      	mov	r2, r0
 8002e50:	4b0b      	ldr	r3, [pc, #44]	; (8002e80 <HAL_RCC_ClockConfig+0x1c4>)
 8002e52:	685b      	ldr	r3, [r3, #4]
 8002e54:	091b      	lsrs	r3, r3, #4
 8002e56:	f003 030f 	and.w	r3, r3, #15
 8002e5a:	490a      	ldr	r1, [pc, #40]	; (8002e84 <HAL_RCC_ClockConfig+0x1c8>)
 8002e5c:	5ccb      	ldrb	r3, [r1, r3]
 8002e5e:	fa22 f303 	lsr.w	r3, r2, r3
 8002e62:	4a09      	ldr	r2, [pc, #36]	; (8002e88 <HAL_RCC_ClockConfig+0x1cc>)
 8002e64:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002e66:	4b09      	ldr	r3, [pc, #36]	; (8002e8c <HAL_RCC_ClockConfig+0x1d0>)
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	4618      	mov	r0, r3
 8002e6c:	f7ff f8f2 	bl	8002054 <HAL_InitTick>

  return HAL_OK;
 8002e70:	2300      	movs	r3, #0
}
 8002e72:	4618      	mov	r0, r3
 8002e74:	3710      	adds	r7, #16
 8002e76:	46bd      	mov	sp, r7
 8002e78:	bd80      	pop	{r7, pc}
 8002e7a:	bf00      	nop
 8002e7c:	40022000 	.word	0x40022000
 8002e80:	40021000 	.word	0x40021000
 8002e84:	080054a0 	.word	0x080054a0
 8002e88:	2000002c 	.word	0x2000002c
 8002e8c:	20000030 	.word	0x20000030

08002e90 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002e90:	b490      	push	{r4, r7}
 8002e92:	b08a      	sub	sp, #40	; 0x28
 8002e94:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002e96:	4b2a      	ldr	r3, [pc, #168]	; (8002f40 <HAL_RCC_GetSysClockFreq+0xb0>)
 8002e98:	1d3c      	adds	r4, r7, #4
 8002e9a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002e9c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002ea0:	f240 2301 	movw	r3, #513	; 0x201
 8002ea4:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002ea6:	2300      	movs	r3, #0
 8002ea8:	61fb      	str	r3, [r7, #28]
 8002eaa:	2300      	movs	r3, #0
 8002eac:	61bb      	str	r3, [r7, #24]
 8002eae:	2300      	movs	r3, #0
 8002eb0:	627b      	str	r3, [r7, #36]	; 0x24
 8002eb2:	2300      	movs	r3, #0
 8002eb4:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002eb6:	2300      	movs	r3, #0
 8002eb8:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002eba:	4b22      	ldr	r3, [pc, #136]	; (8002f44 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002ebc:	685b      	ldr	r3, [r3, #4]
 8002ebe:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002ec0:	69fb      	ldr	r3, [r7, #28]
 8002ec2:	f003 030c 	and.w	r3, r3, #12
 8002ec6:	2b04      	cmp	r3, #4
 8002ec8:	d002      	beq.n	8002ed0 <HAL_RCC_GetSysClockFreq+0x40>
 8002eca:	2b08      	cmp	r3, #8
 8002ecc:	d003      	beq.n	8002ed6 <HAL_RCC_GetSysClockFreq+0x46>
 8002ece:	e02d      	b.n	8002f2c <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002ed0:	4b1d      	ldr	r3, [pc, #116]	; (8002f48 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002ed2:	623b      	str	r3, [r7, #32]
      break;
 8002ed4:	e02d      	b.n	8002f32 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002ed6:	69fb      	ldr	r3, [r7, #28]
 8002ed8:	0c9b      	lsrs	r3, r3, #18
 8002eda:	f003 030f 	and.w	r3, r3, #15
 8002ede:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002ee2:	4413      	add	r3, r2
 8002ee4:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002ee8:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002eea:	69fb      	ldr	r3, [r7, #28]
 8002eec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d013      	beq.n	8002f1c <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002ef4:	4b13      	ldr	r3, [pc, #76]	; (8002f44 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002ef6:	685b      	ldr	r3, [r3, #4]
 8002ef8:	0c5b      	lsrs	r3, r3, #17
 8002efa:	f003 0301 	and.w	r3, r3, #1
 8002efe:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002f02:	4413      	add	r3, r2
 8002f04:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002f08:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002f0a:	697b      	ldr	r3, [r7, #20]
 8002f0c:	4a0e      	ldr	r2, [pc, #56]	; (8002f48 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002f0e:	fb02 f203 	mul.w	r2, r2, r3
 8002f12:	69bb      	ldr	r3, [r7, #24]
 8002f14:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f18:	627b      	str	r3, [r7, #36]	; 0x24
 8002f1a:	e004      	b.n	8002f26 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002f1c:	697b      	ldr	r3, [r7, #20]
 8002f1e:	4a0b      	ldr	r2, [pc, #44]	; (8002f4c <HAL_RCC_GetSysClockFreq+0xbc>)
 8002f20:	fb02 f303 	mul.w	r3, r2, r3
 8002f24:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8002f26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f28:	623b      	str	r3, [r7, #32]
      break;
 8002f2a:	e002      	b.n	8002f32 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002f2c:	4b06      	ldr	r3, [pc, #24]	; (8002f48 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002f2e:	623b      	str	r3, [r7, #32]
      break;
 8002f30:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002f32:	6a3b      	ldr	r3, [r7, #32]
}
 8002f34:	4618      	mov	r0, r3
 8002f36:	3728      	adds	r7, #40	; 0x28
 8002f38:	46bd      	mov	sp, r7
 8002f3a:	bc90      	pop	{r4, r7}
 8002f3c:	4770      	bx	lr
 8002f3e:	bf00      	nop
 8002f40:	08005490 	.word	0x08005490
 8002f44:	40021000 	.word	0x40021000
 8002f48:	007a1200 	.word	0x007a1200
 8002f4c:	003d0900 	.word	0x003d0900

08002f50 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002f50:	b480      	push	{r7}
 8002f52:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002f54:	4b02      	ldr	r3, [pc, #8]	; (8002f60 <HAL_RCC_GetHCLKFreq+0x10>)
 8002f56:	681b      	ldr	r3, [r3, #0]
}
 8002f58:	4618      	mov	r0, r3
 8002f5a:	46bd      	mov	sp, r7
 8002f5c:	bc80      	pop	{r7}
 8002f5e:	4770      	bx	lr
 8002f60:	2000002c 	.word	0x2000002c

08002f64 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002f64:	b580      	push	{r7, lr}
 8002f66:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002f68:	f7ff fff2 	bl	8002f50 <HAL_RCC_GetHCLKFreq>
 8002f6c:	4602      	mov	r2, r0
 8002f6e:	4b05      	ldr	r3, [pc, #20]	; (8002f84 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002f70:	685b      	ldr	r3, [r3, #4]
 8002f72:	0a1b      	lsrs	r3, r3, #8
 8002f74:	f003 0307 	and.w	r3, r3, #7
 8002f78:	4903      	ldr	r1, [pc, #12]	; (8002f88 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002f7a:	5ccb      	ldrb	r3, [r1, r3]
 8002f7c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002f80:	4618      	mov	r0, r3
 8002f82:	bd80      	pop	{r7, pc}
 8002f84:	40021000 	.word	0x40021000
 8002f88:	080054b0 	.word	0x080054b0

08002f8c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002f8c:	b580      	push	{r7, lr}
 8002f8e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002f90:	f7ff ffde 	bl	8002f50 <HAL_RCC_GetHCLKFreq>
 8002f94:	4602      	mov	r2, r0
 8002f96:	4b05      	ldr	r3, [pc, #20]	; (8002fac <HAL_RCC_GetPCLK2Freq+0x20>)
 8002f98:	685b      	ldr	r3, [r3, #4]
 8002f9a:	0adb      	lsrs	r3, r3, #11
 8002f9c:	f003 0307 	and.w	r3, r3, #7
 8002fa0:	4903      	ldr	r1, [pc, #12]	; (8002fb0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002fa2:	5ccb      	ldrb	r3, [r1, r3]
 8002fa4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002fa8:	4618      	mov	r0, r3
 8002faa:	bd80      	pop	{r7, pc}
 8002fac:	40021000 	.word	0x40021000
 8002fb0:	080054b0 	.word	0x080054b0

08002fb4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002fb4:	b480      	push	{r7}
 8002fb6:	b085      	sub	sp, #20
 8002fb8:	af00      	add	r7, sp, #0
 8002fba:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002fbc:	4b0a      	ldr	r3, [pc, #40]	; (8002fe8 <RCC_Delay+0x34>)
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	4a0a      	ldr	r2, [pc, #40]	; (8002fec <RCC_Delay+0x38>)
 8002fc2:	fba2 2303 	umull	r2, r3, r2, r3
 8002fc6:	0a5b      	lsrs	r3, r3, #9
 8002fc8:	687a      	ldr	r2, [r7, #4]
 8002fca:	fb02 f303 	mul.w	r3, r2, r3
 8002fce:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002fd0:	bf00      	nop
  }
  while (Delay --);
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	1e5a      	subs	r2, r3, #1
 8002fd6:	60fa      	str	r2, [r7, #12]
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d1f9      	bne.n	8002fd0 <RCC_Delay+0x1c>
}
 8002fdc:	bf00      	nop
 8002fde:	bf00      	nop
 8002fe0:	3714      	adds	r7, #20
 8002fe2:	46bd      	mov	sp, r7
 8002fe4:	bc80      	pop	{r7}
 8002fe6:	4770      	bx	lr
 8002fe8:	2000002c 	.word	0x2000002c
 8002fec:	10624dd3 	.word	0x10624dd3

08002ff0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002ff0:	b580      	push	{r7, lr}
 8002ff2:	b082      	sub	sp, #8
 8002ff4:	af00      	add	r7, sp, #0
 8002ff6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d101      	bne.n	8003002 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002ffe:	2301      	movs	r3, #1
 8003000:	e041      	b.n	8003086 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003008:	b2db      	uxtb	r3, r3
 800300a:	2b00      	cmp	r3, #0
 800300c:	d106      	bne.n	800301c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	2200      	movs	r2, #0
 8003012:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003016:	6878      	ldr	r0, [r7, #4]
 8003018:	f7fe fe9a 	bl	8001d50 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	2202      	movs	r2, #2
 8003020:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681a      	ldr	r2, [r3, #0]
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	3304      	adds	r3, #4
 800302c:	4619      	mov	r1, r3
 800302e:	4610      	mov	r0, r2
 8003030:	f000 fc1c 	bl	800386c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	2201      	movs	r2, #1
 8003038:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	2201      	movs	r2, #1
 8003040:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	2201      	movs	r2, #1
 8003048:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	2201      	movs	r2, #1
 8003050:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	2201      	movs	r2, #1
 8003058:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	2201      	movs	r2, #1
 8003060:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	2201      	movs	r2, #1
 8003068:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	2201      	movs	r2, #1
 8003070:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	2201      	movs	r2, #1
 8003078:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	2201      	movs	r2, #1
 8003080:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003084:	2300      	movs	r3, #0
}
 8003086:	4618      	mov	r0, r3
 8003088:	3708      	adds	r7, #8
 800308a:	46bd      	mov	sp, r7
 800308c:	bd80      	pop	{r7, pc}
	...

08003090 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003090:	b480      	push	{r7}
 8003092:	b085      	sub	sp, #20
 8003094:	af00      	add	r7, sp, #0
 8003096:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800309e:	b2db      	uxtb	r3, r3
 80030a0:	2b01      	cmp	r3, #1
 80030a2:	d001      	beq.n	80030a8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80030a4:	2301      	movs	r3, #1
 80030a6:	e035      	b.n	8003114 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	2202      	movs	r2, #2
 80030ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	68da      	ldr	r2, [r3, #12]
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	f042 0201 	orr.w	r2, r2, #1
 80030be:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	4a16      	ldr	r2, [pc, #88]	; (8003120 <HAL_TIM_Base_Start_IT+0x90>)
 80030c6:	4293      	cmp	r3, r2
 80030c8:	d009      	beq.n	80030de <HAL_TIM_Base_Start_IT+0x4e>
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80030d2:	d004      	beq.n	80030de <HAL_TIM_Base_Start_IT+0x4e>
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	4a12      	ldr	r2, [pc, #72]	; (8003124 <HAL_TIM_Base_Start_IT+0x94>)
 80030da:	4293      	cmp	r3, r2
 80030dc:	d111      	bne.n	8003102 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	689b      	ldr	r3, [r3, #8]
 80030e4:	f003 0307 	and.w	r3, r3, #7
 80030e8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	2b06      	cmp	r3, #6
 80030ee:	d010      	beq.n	8003112 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	681a      	ldr	r2, [r3, #0]
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	f042 0201 	orr.w	r2, r2, #1
 80030fe:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003100:	e007      	b.n	8003112 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	681a      	ldr	r2, [r3, #0]
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	f042 0201 	orr.w	r2, r2, #1
 8003110:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003112:	2300      	movs	r3, #0
}
 8003114:	4618      	mov	r0, r3
 8003116:	3714      	adds	r7, #20
 8003118:	46bd      	mov	sp, r7
 800311a:	bc80      	pop	{r7}
 800311c:	4770      	bx	lr
 800311e:	bf00      	nop
 8003120:	40012c00 	.word	0x40012c00
 8003124:	40000400 	.word	0x40000400

08003128 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003128:	b580      	push	{r7, lr}
 800312a:	b082      	sub	sp, #8
 800312c:	af00      	add	r7, sp, #0
 800312e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	2b00      	cmp	r3, #0
 8003134:	d101      	bne.n	800313a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003136:	2301      	movs	r3, #1
 8003138:	e041      	b.n	80031be <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003140:	b2db      	uxtb	r3, r3
 8003142:	2b00      	cmp	r3, #0
 8003144:	d106      	bne.n	8003154 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	2200      	movs	r2, #0
 800314a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800314e:	6878      	ldr	r0, [r7, #4]
 8003150:	f000 f839 	bl	80031c6 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	2202      	movs	r2, #2
 8003158:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681a      	ldr	r2, [r3, #0]
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	3304      	adds	r3, #4
 8003164:	4619      	mov	r1, r3
 8003166:	4610      	mov	r0, r2
 8003168:	f000 fb80 	bl	800386c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	2201      	movs	r2, #1
 8003170:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	2201      	movs	r2, #1
 8003178:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	2201      	movs	r2, #1
 8003180:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	2201      	movs	r2, #1
 8003188:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	2201      	movs	r2, #1
 8003190:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	2201      	movs	r2, #1
 8003198:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	2201      	movs	r2, #1
 80031a0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	2201      	movs	r2, #1
 80031a8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	2201      	movs	r2, #1
 80031b0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	2201      	movs	r2, #1
 80031b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80031bc:	2300      	movs	r3, #0
}
 80031be:	4618      	mov	r0, r3
 80031c0:	3708      	adds	r7, #8
 80031c2:	46bd      	mov	sp, r7
 80031c4:	bd80      	pop	{r7, pc}

080031c6 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80031c6:	b480      	push	{r7}
 80031c8:	b083      	sub	sp, #12
 80031ca:	af00      	add	r7, sp, #0
 80031cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80031ce:	bf00      	nop
 80031d0:	370c      	adds	r7, #12
 80031d2:	46bd      	mov	sp, r7
 80031d4:	bc80      	pop	{r7}
 80031d6:	4770      	bx	lr

080031d8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80031d8:	b580      	push	{r7, lr}
 80031da:	b084      	sub	sp, #16
 80031dc:	af00      	add	r7, sp, #0
 80031de:	6078      	str	r0, [r7, #4]
 80031e0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80031e2:	683b      	ldr	r3, [r7, #0]
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d109      	bne.n	80031fc <HAL_TIM_PWM_Start+0x24>
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80031ee:	b2db      	uxtb	r3, r3
 80031f0:	2b01      	cmp	r3, #1
 80031f2:	bf14      	ite	ne
 80031f4:	2301      	movne	r3, #1
 80031f6:	2300      	moveq	r3, #0
 80031f8:	b2db      	uxtb	r3, r3
 80031fa:	e022      	b.n	8003242 <HAL_TIM_PWM_Start+0x6a>
 80031fc:	683b      	ldr	r3, [r7, #0]
 80031fe:	2b04      	cmp	r3, #4
 8003200:	d109      	bne.n	8003216 <HAL_TIM_PWM_Start+0x3e>
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003208:	b2db      	uxtb	r3, r3
 800320a:	2b01      	cmp	r3, #1
 800320c:	bf14      	ite	ne
 800320e:	2301      	movne	r3, #1
 8003210:	2300      	moveq	r3, #0
 8003212:	b2db      	uxtb	r3, r3
 8003214:	e015      	b.n	8003242 <HAL_TIM_PWM_Start+0x6a>
 8003216:	683b      	ldr	r3, [r7, #0]
 8003218:	2b08      	cmp	r3, #8
 800321a:	d109      	bne.n	8003230 <HAL_TIM_PWM_Start+0x58>
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003222:	b2db      	uxtb	r3, r3
 8003224:	2b01      	cmp	r3, #1
 8003226:	bf14      	ite	ne
 8003228:	2301      	movne	r3, #1
 800322a:	2300      	moveq	r3, #0
 800322c:	b2db      	uxtb	r3, r3
 800322e:	e008      	b.n	8003242 <HAL_TIM_PWM_Start+0x6a>
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003236:	b2db      	uxtb	r3, r3
 8003238:	2b01      	cmp	r3, #1
 800323a:	bf14      	ite	ne
 800323c:	2301      	movne	r3, #1
 800323e:	2300      	moveq	r3, #0
 8003240:	b2db      	uxtb	r3, r3
 8003242:	2b00      	cmp	r3, #0
 8003244:	d001      	beq.n	800324a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003246:	2301      	movs	r3, #1
 8003248:	e059      	b.n	80032fe <HAL_TIM_PWM_Start+0x126>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800324a:	683b      	ldr	r3, [r7, #0]
 800324c:	2b00      	cmp	r3, #0
 800324e:	d104      	bne.n	800325a <HAL_TIM_PWM_Start+0x82>
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	2202      	movs	r2, #2
 8003254:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003258:	e013      	b.n	8003282 <HAL_TIM_PWM_Start+0xaa>
 800325a:	683b      	ldr	r3, [r7, #0]
 800325c:	2b04      	cmp	r3, #4
 800325e:	d104      	bne.n	800326a <HAL_TIM_PWM_Start+0x92>
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	2202      	movs	r2, #2
 8003264:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003268:	e00b      	b.n	8003282 <HAL_TIM_PWM_Start+0xaa>
 800326a:	683b      	ldr	r3, [r7, #0]
 800326c:	2b08      	cmp	r3, #8
 800326e:	d104      	bne.n	800327a <HAL_TIM_PWM_Start+0xa2>
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	2202      	movs	r2, #2
 8003274:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003278:	e003      	b.n	8003282 <HAL_TIM_PWM_Start+0xaa>
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	2202      	movs	r2, #2
 800327e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	2201      	movs	r2, #1
 8003288:	6839      	ldr	r1, [r7, #0]
 800328a:	4618      	mov	r0, r3
 800328c:	f000 fd64 	bl	8003d58 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	4a1c      	ldr	r2, [pc, #112]	; (8003308 <HAL_TIM_PWM_Start+0x130>)
 8003296:	4293      	cmp	r3, r2
 8003298:	d107      	bne.n	80032aa <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80032a8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	4a16      	ldr	r2, [pc, #88]	; (8003308 <HAL_TIM_PWM_Start+0x130>)
 80032b0:	4293      	cmp	r3, r2
 80032b2:	d009      	beq.n	80032c8 <HAL_TIM_PWM_Start+0xf0>
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80032bc:	d004      	beq.n	80032c8 <HAL_TIM_PWM_Start+0xf0>
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	4a12      	ldr	r2, [pc, #72]	; (800330c <HAL_TIM_PWM_Start+0x134>)
 80032c4:	4293      	cmp	r3, r2
 80032c6:	d111      	bne.n	80032ec <HAL_TIM_PWM_Start+0x114>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	689b      	ldr	r3, [r3, #8]
 80032ce:	f003 0307 	and.w	r3, r3, #7
 80032d2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	2b06      	cmp	r3, #6
 80032d8:	d010      	beq.n	80032fc <HAL_TIM_PWM_Start+0x124>
    {
      __HAL_TIM_ENABLE(htim);
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	681a      	ldr	r2, [r3, #0]
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	f042 0201 	orr.w	r2, r2, #1
 80032e8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80032ea:	e007      	b.n	80032fc <HAL_TIM_PWM_Start+0x124>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	681a      	ldr	r2, [r3, #0]
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f042 0201 	orr.w	r2, r2, #1
 80032fa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80032fc:	2300      	movs	r3, #0
}
 80032fe:	4618      	mov	r0, r3
 8003300:	3710      	adds	r7, #16
 8003302:	46bd      	mov	sp, r7
 8003304:	bd80      	pop	{r7, pc}
 8003306:	bf00      	nop
 8003308:	40012c00 	.word	0x40012c00
 800330c:	40000400 	.word	0x40000400

08003310 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003310:	b580      	push	{r7, lr}
 8003312:	b082      	sub	sp, #8
 8003314:	af00      	add	r7, sp, #0
 8003316:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	691b      	ldr	r3, [r3, #16]
 800331e:	f003 0302 	and.w	r3, r3, #2
 8003322:	2b02      	cmp	r3, #2
 8003324:	d122      	bne.n	800336c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	68db      	ldr	r3, [r3, #12]
 800332c:	f003 0302 	and.w	r3, r3, #2
 8003330:	2b02      	cmp	r3, #2
 8003332:	d11b      	bne.n	800336c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	f06f 0202 	mvn.w	r2, #2
 800333c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	2201      	movs	r2, #1
 8003342:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	699b      	ldr	r3, [r3, #24]
 800334a:	f003 0303 	and.w	r3, r3, #3
 800334e:	2b00      	cmp	r3, #0
 8003350:	d003      	beq.n	800335a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003352:	6878      	ldr	r0, [r7, #4]
 8003354:	f000 fa6f 	bl	8003836 <HAL_TIM_IC_CaptureCallback>
 8003358:	e005      	b.n	8003366 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800335a:	6878      	ldr	r0, [r7, #4]
 800335c:	f000 fa62 	bl	8003824 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003360:	6878      	ldr	r0, [r7, #4]
 8003362:	f000 fa71 	bl	8003848 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	2200      	movs	r2, #0
 800336a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	691b      	ldr	r3, [r3, #16]
 8003372:	f003 0304 	and.w	r3, r3, #4
 8003376:	2b04      	cmp	r3, #4
 8003378:	d122      	bne.n	80033c0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	68db      	ldr	r3, [r3, #12]
 8003380:	f003 0304 	and.w	r3, r3, #4
 8003384:	2b04      	cmp	r3, #4
 8003386:	d11b      	bne.n	80033c0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	f06f 0204 	mvn.w	r2, #4
 8003390:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	2202      	movs	r2, #2
 8003396:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	699b      	ldr	r3, [r3, #24]
 800339e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d003      	beq.n	80033ae <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80033a6:	6878      	ldr	r0, [r7, #4]
 80033a8:	f000 fa45 	bl	8003836 <HAL_TIM_IC_CaptureCallback>
 80033ac:	e005      	b.n	80033ba <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80033ae:	6878      	ldr	r0, [r7, #4]
 80033b0:	f000 fa38 	bl	8003824 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80033b4:	6878      	ldr	r0, [r7, #4]
 80033b6:	f000 fa47 	bl	8003848 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	2200      	movs	r2, #0
 80033be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	691b      	ldr	r3, [r3, #16]
 80033c6:	f003 0308 	and.w	r3, r3, #8
 80033ca:	2b08      	cmp	r3, #8
 80033cc:	d122      	bne.n	8003414 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	68db      	ldr	r3, [r3, #12]
 80033d4:	f003 0308 	and.w	r3, r3, #8
 80033d8:	2b08      	cmp	r3, #8
 80033da:	d11b      	bne.n	8003414 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	f06f 0208 	mvn.w	r2, #8
 80033e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	2204      	movs	r2, #4
 80033ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	69db      	ldr	r3, [r3, #28]
 80033f2:	f003 0303 	and.w	r3, r3, #3
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d003      	beq.n	8003402 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80033fa:	6878      	ldr	r0, [r7, #4]
 80033fc:	f000 fa1b 	bl	8003836 <HAL_TIM_IC_CaptureCallback>
 8003400:	e005      	b.n	800340e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003402:	6878      	ldr	r0, [r7, #4]
 8003404:	f000 fa0e 	bl	8003824 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003408:	6878      	ldr	r0, [r7, #4]
 800340a:	f000 fa1d 	bl	8003848 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	2200      	movs	r2, #0
 8003412:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	691b      	ldr	r3, [r3, #16]
 800341a:	f003 0310 	and.w	r3, r3, #16
 800341e:	2b10      	cmp	r3, #16
 8003420:	d122      	bne.n	8003468 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	68db      	ldr	r3, [r3, #12]
 8003428:	f003 0310 	and.w	r3, r3, #16
 800342c:	2b10      	cmp	r3, #16
 800342e:	d11b      	bne.n	8003468 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	f06f 0210 	mvn.w	r2, #16
 8003438:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	2208      	movs	r2, #8
 800343e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	69db      	ldr	r3, [r3, #28]
 8003446:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800344a:	2b00      	cmp	r3, #0
 800344c:	d003      	beq.n	8003456 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800344e:	6878      	ldr	r0, [r7, #4]
 8003450:	f000 f9f1 	bl	8003836 <HAL_TIM_IC_CaptureCallback>
 8003454:	e005      	b.n	8003462 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003456:	6878      	ldr	r0, [r7, #4]
 8003458:	f000 f9e4 	bl	8003824 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800345c:	6878      	ldr	r0, [r7, #4]
 800345e:	f000 f9f3 	bl	8003848 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	2200      	movs	r2, #0
 8003466:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	691b      	ldr	r3, [r3, #16]
 800346e:	f003 0301 	and.w	r3, r3, #1
 8003472:	2b01      	cmp	r3, #1
 8003474:	d10e      	bne.n	8003494 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	68db      	ldr	r3, [r3, #12]
 800347c:	f003 0301 	and.w	r3, r3, #1
 8003480:	2b01      	cmp	r3, #1
 8003482:	d107      	bne.n	8003494 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	f06f 0201 	mvn.w	r2, #1
 800348c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800348e:	6878      	ldr	r0, [r7, #4]
 8003490:	f7fe fa56 	bl	8001940 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	691b      	ldr	r3, [r3, #16]
 800349a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800349e:	2b80      	cmp	r3, #128	; 0x80
 80034a0:	d10e      	bne.n	80034c0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	68db      	ldr	r3, [r3, #12]
 80034a8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80034ac:	2b80      	cmp	r3, #128	; 0x80
 80034ae:	d107      	bne.n	80034c0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80034b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80034ba:	6878      	ldr	r0, [r7, #4]
 80034bc:	f000 fcd1 	bl	8003e62 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	691b      	ldr	r3, [r3, #16]
 80034c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80034ca:	2b40      	cmp	r3, #64	; 0x40
 80034cc:	d10e      	bne.n	80034ec <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	68db      	ldr	r3, [r3, #12]
 80034d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80034d8:	2b40      	cmp	r3, #64	; 0x40
 80034da:	d107      	bne.n	80034ec <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80034e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80034e6:	6878      	ldr	r0, [r7, #4]
 80034e8:	f000 f9b7 	bl	800385a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	691b      	ldr	r3, [r3, #16]
 80034f2:	f003 0320 	and.w	r3, r3, #32
 80034f6:	2b20      	cmp	r3, #32
 80034f8:	d10e      	bne.n	8003518 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	68db      	ldr	r3, [r3, #12]
 8003500:	f003 0320 	and.w	r3, r3, #32
 8003504:	2b20      	cmp	r3, #32
 8003506:	d107      	bne.n	8003518 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	f06f 0220 	mvn.w	r2, #32
 8003510:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003512:	6878      	ldr	r0, [r7, #4]
 8003514:	f000 fc9c 	bl	8003e50 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003518:	bf00      	nop
 800351a:	3708      	adds	r7, #8
 800351c:	46bd      	mov	sp, r7
 800351e:	bd80      	pop	{r7, pc}

08003520 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003520:	b580      	push	{r7, lr}
 8003522:	b084      	sub	sp, #16
 8003524:	af00      	add	r7, sp, #0
 8003526:	60f8      	str	r0, [r7, #12]
 8003528:	60b9      	str	r1, [r7, #8]
 800352a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003532:	2b01      	cmp	r3, #1
 8003534:	d101      	bne.n	800353a <HAL_TIM_PWM_ConfigChannel+0x1a>
 8003536:	2302      	movs	r3, #2
 8003538:	e0ac      	b.n	8003694 <HAL_TIM_PWM_ConfigChannel+0x174>
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	2201      	movs	r2, #1
 800353e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	2b0c      	cmp	r3, #12
 8003546:	f200 809f 	bhi.w	8003688 <HAL_TIM_PWM_ConfigChannel+0x168>
 800354a:	a201      	add	r2, pc, #4	; (adr r2, 8003550 <HAL_TIM_PWM_ConfigChannel+0x30>)
 800354c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003550:	08003585 	.word	0x08003585
 8003554:	08003689 	.word	0x08003689
 8003558:	08003689 	.word	0x08003689
 800355c:	08003689 	.word	0x08003689
 8003560:	080035c5 	.word	0x080035c5
 8003564:	08003689 	.word	0x08003689
 8003568:	08003689 	.word	0x08003689
 800356c:	08003689 	.word	0x08003689
 8003570:	08003607 	.word	0x08003607
 8003574:	08003689 	.word	0x08003689
 8003578:	08003689 	.word	0x08003689
 800357c:	08003689 	.word	0x08003689
 8003580:	08003647 	.word	0x08003647
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	68b9      	ldr	r1, [r7, #8]
 800358a:	4618      	mov	r0, r3
 800358c:	f000 f9c6 	bl	800391c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	699a      	ldr	r2, [r3, #24]
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	f042 0208 	orr.w	r2, r2, #8
 800359e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	699a      	ldr	r2, [r3, #24]
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	f022 0204 	bic.w	r2, r2, #4
 80035ae:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	6999      	ldr	r1, [r3, #24]
 80035b6:	68bb      	ldr	r3, [r7, #8]
 80035b8:	691a      	ldr	r2, [r3, #16]
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	430a      	orrs	r2, r1
 80035c0:	619a      	str	r2, [r3, #24]
      break;
 80035c2:	e062      	b.n	800368a <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	68b9      	ldr	r1, [r7, #8]
 80035ca:	4618      	mov	r0, r3
 80035cc:	f000 fa0c 	bl	80039e8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	699a      	ldr	r2, [r3, #24]
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80035de:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	699a      	ldr	r2, [r3, #24]
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80035ee:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	6999      	ldr	r1, [r3, #24]
 80035f6:	68bb      	ldr	r3, [r7, #8]
 80035f8:	691b      	ldr	r3, [r3, #16]
 80035fa:	021a      	lsls	r2, r3, #8
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	430a      	orrs	r2, r1
 8003602:	619a      	str	r2, [r3, #24]
      break;
 8003604:	e041      	b.n	800368a <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	68b9      	ldr	r1, [r7, #8]
 800360c:	4618      	mov	r0, r3
 800360e:	f000 fa55 	bl	8003abc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	69da      	ldr	r2, [r3, #28]
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	f042 0208 	orr.w	r2, r2, #8
 8003620:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	69da      	ldr	r2, [r3, #28]
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	f022 0204 	bic.w	r2, r2, #4
 8003630:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	69d9      	ldr	r1, [r3, #28]
 8003638:	68bb      	ldr	r3, [r7, #8]
 800363a:	691a      	ldr	r2, [r3, #16]
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	430a      	orrs	r2, r1
 8003642:	61da      	str	r2, [r3, #28]
      break;
 8003644:	e021      	b.n	800368a <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	68b9      	ldr	r1, [r7, #8]
 800364c:	4618      	mov	r0, r3
 800364e:	f000 fa9f 	bl	8003b90 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	69da      	ldr	r2, [r3, #28]
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003660:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	69da      	ldr	r2, [r3, #28]
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003670:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	69d9      	ldr	r1, [r3, #28]
 8003678:	68bb      	ldr	r3, [r7, #8]
 800367a:	691b      	ldr	r3, [r3, #16]
 800367c:	021a      	lsls	r2, r3, #8
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	430a      	orrs	r2, r1
 8003684:	61da      	str	r2, [r3, #28]
      break;
 8003686:	e000      	b.n	800368a <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8003688:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	2200      	movs	r2, #0
 800368e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003692:	2300      	movs	r3, #0
}
 8003694:	4618      	mov	r0, r3
 8003696:	3710      	adds	r7, #16
 8003698:	46bd      	mov	sp, r7
 800369a:	bd80      	pop	{r7, pc}

0800369c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800369c:	b580      	push	{r7, lr}
 800369e:	b084      	sub	sp, #16
 80036a0:	af00      	add	r7, sp, #0
 80036a2:	6078      	str	r0, [r7, #4]
 80036a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80036ac:	2b01      	cmp	r3, #1
 80036ae:	d101      	bne.n	80036b4 <HAL_TIM_ConfigClockSource+0x18>
 80036b0:	2302      	movs	r3, #2
 80036b2:	e0b3      	b.n	800381c <HAL_TIM_ConfigClockSource+0x180>
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	2201      	movs	r2, #1
 80036b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	2202      	movs	r2, #2
 80036c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	689b      	ldr	r3, [r3, #8]
 80036ca:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80036d2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80036da:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	68fa      	ldr	r2, [r7, #12]
 80036e2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80036e4:	683b      	ldr	r3, [r7, #0]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80036ec:	d03e      	beq.n	800376c <HAL_TIM_ConfigClockSource+0xd0>
 80036ee:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80036f2:	f200 8087 	bhi.w	8003804 <HAL_TIM_ConfigClockSource+0x168>
 80036f6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80036fa:	f000 8085 	beq.w	8003808 <HAL_TIM_ConfigClockSource+0x16c>
 80036fe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003702:	d87f      	bhi.n	8003804 <HAL_TIM_ConfigClockSource+0x168>
 8003704:	2b70      	cmp	r3, #112	; 0x70
 8003706:	d01a      	beq.n	800373e <HAL_TIM_ConfigClockSource+0xa2>
 8003708:	2b70      	cmp	r3, #112	; 0x70
 800370a:	d87b      	bhi.n	8003804 <HAL_TIM_ConfigClockSource+0x168>
 800370c:	2b60      	cmp	r3, #96	; 0x60
 800370e:	d050      	beq.n	80037b2 <HAL_TIM_ConfigClockSource+0x116>
 8003710:	2b60      	cmp	r3, #96	; 0x60
 8003712:	d877      	bhi.n	8003804 <HAL_TIM_ConfigClockSource+0x168>
 8003714:	2b50      	cmp	r3, #80	; 0x50
 8003716:	d03c      	beq.n	8003792 <HAL_TIM_ConfigClockSource+0xf6>
 8003718:	2b50      	cmp	r3, #80	; 0x50
 800371a:	d873      	bhi.n	8003804 <HAL_TIM_ConfigClockSource+0x168>
 800371c:	2b40      	cmp	r3, #64	; 0x40
 800371e:	d058      	beq.n	80037d2 <HAL_TIM_ConfigClockSource+0x136>
 8003720:	2b40      	cmp	r3, #64	; 0x40
 8003722:	d86f      	bhi.n	8003804 <HAL_TIM_ConfigClockSource+0x168>
 8003724:	2b30      	cmp	r3, #48	; 0x30
 8003726:	d064      	beq.n	80037f2 <HAL_TIM_ConfigClockSource+0x156>
 8003728:	2b30      	cmp	r3, #48	; 0x30
 800372a:	d86b      	bhi.n	8003804 <HAL_TIM_ConfigClockSource+0x168>
 800372c:	2b20      	cmp	r3, #32
 800372e:	d060      	beq.n	80037f2 <HAL_TIM_ConfigClockSource+0x156>
 8003730:	2b20      	cmp	r3, #32
 8003732:	d867      	bhi.n	8003804 <HAL_TIM_ConfigClockSource+0x168>
 8003734:	2b00      	cmp	r3, #0
 8003736:	d05c      	beq.n	80037f2 <HAL_TIM_ConfigClockSource+0x156>
 8003738:	2b10      	cmp	r3, #16
 800373a:	d05a      	beq.n	80037f2 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 800373c:	e062      	b.n	8003804 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	6818      	ldr	r0, [r3, #0]
 8003742:	683b      	ldr	r3, [r7, #0]
 8003744:	6899      	ldr	r1, [r3, #8]
 8003746:	683b      	ldr	r3, [r7, #0]
 8003748:	685a      	ldr	r2, [r3, #4]
 800374a:	683b      	ldr	r3, [r7, #0]
 800374c:	68db      	ldr	r3, [r3, #12]
 800374e:	f000 fae4 	bl	8003d1a <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	689b      	ldr	r3, [r3, #8]
 8003758:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003760:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	68fa      	ldr	r2, [r7, #12]
 8003768:	609a      	str	r2, [r3, #8]
      break;
 800376a:	e04e      	b.n	800380a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	6818      	ldr	r0, [r3, #0]
 8003770:	683b      	ldr	r3, [r7, #0]
 8003772:	6899      	ldr	r1, [r3, #8]
 8003774:	683b      	ldr	r3, [r7, #0]
 8003776:	685a      	ldr	r2, [r3, #4]
 8003778:	683b      	ldr	r3, [r7, #0]
 800377a:	68db      	ldr	r3, [r3, #12]
 800377c:	f000 facd 	bl	8003d1a <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	689a      	ldr	r2, [r3, #8]
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800378e:	609a      	str	r2, [r3, #8]
      break;
 8003790:	e03b      	b.n	800380a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	6818      	ldr	r0, [r3, #0]
 8003796:	683b      	ldr	r3, [r7, #0]
 8003798:	6859      	ldr	r1, [r3, #4]
 800379a:	683b      	ldr	r3, [r7, #0]
 800379c:	68db      	ldr	r3, [r3, #12]
 800379e:	461a      	mov	r2, r3
 80037a0:	f000 fa44 	bl	8003c2c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	2150      	movs	r1, #80	; 0x50
 80037aa:	4618      	mov	r0, r3
 80037ac:	f000 fa9b 	bl	8003ce6 <TIM_ITRx_SetConfig>
      break;
 80037b0:	e02b      	b.n	800380a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	6818      	ldr	r0, [r3, #0]
 80037b6:	683b      	ldr	r3, [r7, #0]
 80037b8:	6859      	ldr	r1, [r3, #4]
 80037ba:	683b      	ldr	r3, [r7, #0]
 80037bc:	68db      	ldr	r3, [r3, #12]
 80037be:	461a      	mov	r2, r3
 80037c0:	f000 fa62 	bl	8003c88 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	2160      	movs	r1, #96	; 0x60
 80037ca:	4618      	mov	r0, r3
 80037cc:	f000 fa8b 	bl	8003ce6 <TIM_ITRx_SetConfig>
      break;
 80037d0:	e01b      	b.n	800380a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	6818      	ldr	r0, [r3, #0]
 80037d6:	683b      	ldr	r3, [r7, #0]
 80037d8:	6859      	ldr	r1, [r3, #4]
 80037da:	683b      	ldr	r3, [r7, #0]
 80037dc:	68db      	ldr	r3, [r3, #12]
 80037de:	461a      	mov	r2, r3
 80037e0:	f000 fa24 	bl	8003c2c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	2140      	movs	r1, #64	; 0x40
 80037ea:	4618      	mov	r0, r3
 80037ec:	f000 fa7b 	bl	8003ce6 <TIM_ITRx_SetConfig>
      break;
 80037f0:	e00b      	b.n	800380a <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681a      	ldr	r2, [r3, #0]
 80037f6:	683b      	ldr	r3, [r7, #0]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	4619      	mov	r1, r3
 80037fc:	4610      	mov	r0, r2
 80037fe:	f000 fa72 	bl	8003ce6 <TIM_ITRx_SetConfig>
        break;
 8003802:	e002      	b.n	800380a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8003804:	bf00      	nop
 8003806:	e000      	b.n	800380a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8003808:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	2201      	movs	r2, #1
 800380e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	2200      	movs	r2, #0
 8003816:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800381a:	2300      	movs	r3, #0
}
 800381c:	4618      	mov	r0, r3
 800381e:	3710      	adds	r7, #16
 8003820:	46bd      	mov	sp, r7
 8003822:	bd80      	pop	{r7, pc}

08003824 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003824:	b480      	push	{r7}
 8003826:	b083      	sub	sp, #12
 8003828:	af00      	add	r7, sp, #0
 800382a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800382c:	bf00      	nop
 800382e:	370c      	adds	r7, #12
 8003830:	46bd      	mov	sp, r7
 8003832:	bc80      	pop	{r7}
 8003834:	4770      	bx	lr

08003836 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003836:	b480      	push	{r7}
 8003838:	b083      	sub	sp, #12
 800383a:	af00      	add	r7, sp, #0
 800383c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800383e:	bf00      	nop
 8003840:	370c      	adds	r7, #12
 8003842:	46bd      	mov	sp, r7
 8003844:	bc80      	pop	{r7}
 8003846:	4770      	bx	lr

08003848 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003848:	b480      	push	{r7}
 800384a:	b083      	sub	sp, #12
 800384c:	af00      	add	r7, sp, #0
 800384e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003850:	bf00      	nop
 8003852:	370c      	adds	r7, #12
 8003854:	46bd      	mov	sp, r7
 8003856:	bc80      	pop	{r7}
 8003858:	4770      	bx	lr

0800385a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800385a:	b480      	push	{r7}
 800385c:	b083      	sub	sp, #12
 800385e:	af00      	add	r7, sp, #0
 8003860:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003862:	bf00      	nop
 8003864:	370c      	adds	r7, #12
 8003866:	46bd      	mov	sp, r7
 8003868:	bc80      	pop	{r7}
 800386a:	4770      	bx	lr

0800386c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800386c:	b480      	push	{r7}
 800386e:	b085      	sub	sp, #20
 8003870:	af00      	add	r7, sp, #0
 8003872:	6078      	str	r0, [r7, #4]
 8003874:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	4a25      	ldr	r2, [pc, #148]	; (8003914 <TIM_Base_SetConfig+0xa8>)
 8003880:	4293      	cmp	r3, r2
 8003882:	d007      	beq.n	8003894 <TIM_Base_SetConfig+0x28>
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800388a:	d003      	beq.n	8003894 <TIM_Base_SetConfig+0x28>
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	4a22      	ldr	r2, [pc, #136]	; (8003918 <TIM_Base_SetConfig+0xac>)
 8003890:	4293      	cmp	r3, r2
 8003892:	d108      	bne.n	80038a6 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800389a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800389c:	683b      	ldr	r3, [r7, #0]
 800389e:	685b      	ldr	r3, [r3, #4]
 80038a0:	68fa      	ldr	r2, [r7, #12]
 80038a2:	4313      	orrs	r3, r2
 80038a4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	4a1a      	ldr	r2, [pc, #104]	; (8003914 <TIM_Base_SetConfig+0xa8>)
 80038aa:	4293      	cmp	r3, r2
 80038ac:	d007      	beq.n	80038be <TIM_Base_SetConfig+0x52>
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80038b4:	d003      	beq.n	80038be <TIM_Base_SetConfig+0x52>
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	4a17      	ldr	r2, [pc, #92]	; (8003918 <TIM_Base_SetConfig+0xac>)
 80038ba:	4293      	cmp	r3, r2
 80038bc:	d108      	bne.n	80038d0 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80038c4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80038c6:	683b      	ldr	r3, [r7, #0]
 80038c8:	68db      	ldr	r3, [r3, #12]
 80038ca:	68fa      	ldr	r2, [r7, #12]
 80038cc:	4313      	orrs	r3, r2
 80038ce:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80038d6:	683b      	ldr	r3, [r7, #0]
 80038d8:	695b      	ldr	r3, [r3, #20]
 80038da:	4313      	orrs	r3, r2
 80038dc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	68fa      	ldr	r2, [r7, #12]
 80038e2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80038e4:	683b      	ldr	r3, [r7, #0]
 80038e6:	689a      	ldr	r2, [r3, #8]
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80038ec:	683b      	ldr	r3, [r7, #0]
 80038ee:	681a      	ldr	r2, [r3, #0]
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	4a07      	ldr	r2, [pc, #28]	; (8003914 <TIM_Base_SetConfig+0xa8>)
 80038f8:	4293      	cmp	r3, r2
 80038fa:	d103      	bne.n	8003904 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80038fc:	683b      	ldr	r3, [r7, #0]
 80038fe:	691a      	ldr	r2, [r3, #16]
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	2201      	movs	r2, #1
 8003908:	615a      	str	r2, [r3, #20]
}
 800390a:	bf00      	nop
 800390c:	3714      	adds	r7, #20
 800390e:	46bd      	mov	sp, r7
 8003910:	bc80      	pop	{r7}
 8003912:	4770      	bx	lr
 8003914:	40012c00 	.word	0x40012c00
 8003918:	40000400 	.word	0x40000400

0800391c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800391c:	b480      	push	{r7}
 800391e:	b087      	sub	sp, #28
 8003920:	af00      	add	r7, sp, #0
 8003922:	6078      	str	r0, [r7, #4]
 8003924:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	6a1b      	ldr	r3, [r3, #32]
 800392a:	f023 0201 	bic.w	r2, r3, #1
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	6a1b      	ldr	r3, [r3, #32]
 8003936:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	685b      	ldr	r3, [r3, #4]
 800393c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	699b      	ldr	r3, [r3, #24]
 8003942:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800394a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	f023 0303 	bic.w	r3, r3, #3
 8003952:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003954:	683b      	ldr	r3, [r7, #0]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	68fa      	ldr	r2, [r7, #12]
 800395a:	4313      	orrs	r3, r2
 800395c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800395e:	697b      	ldr	r3, [r7, #20]
 8003960:	f023 0302 	bic.w	r3, r3, #2
 8003964:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003966:	683b      	ldr	r3, [r7, #0]
 8003968:	689b      	ldr	r3, [r3, #8]
 800396a:	697a      	ldr	r2, [r7, #20]
 800396c:	4313      	orrs	r3, r2
 800396e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	4a1c      	ldr	r2, [pc, #112]	; (80039e4 <TIM_OC1_SetConfig+0xc8>)
 8003974:	4293      	cmp	r3, r2
 8003976:	d10c      	bne.n	8003992 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003978:	697b      	ldr	r3, [r7, #20]
 800397a:	f023 0308 	bic.w	r3, r3, #8
 800397e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003980:	683b      	ldr	r3, [r7, #0]
 8003982:	68db      	ldr	r3, [r3, #12]
 8003984:	697a      	ldr	r2, [r7, #20]
 8003986:	4313      	orrs	r3, r2
 8003988:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800398a:	697b      	ldr	r3, [r7, #20]
 800398c:	f023 0304 	bic.w	r3, r3, #4
 8003990:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	4a13      	ldr	r2, [pc, #76]	; (80039e4 <TIM_OC1_SetConfig+0xc8>)
 8003996:	4293      	cmp	r3, r2
 8003998:	d111      	bne.n	80039be <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800399a:	693b      	ldr	r3, [r7, #16]
 800399c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80039a0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80039a2:	693b      	ldr	r3, [r7, #16]
 80039a4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80039a8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80039aa:	683b      	ldr	r3, [r7, #0]
 80039ac:	695b      	ldr	r3, [r3, #20]
 80039ae:	693a      	ldr	r2, [r7, #16]
 80039b0:	4313      	orrs	r3, r2
 80039b2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80039b4:	683b      	ldr	r3, [r7, #0]
 80039b6:	699b      	ldr	r3, [r3, #24]
 80039b8:	693a      	ldr	r2, [r7, #16]
 80039ba:	4313      	orrs	r3, r2
 80039bc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	693a      	ldr	r2, [r7, #16]
 80039c2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	68fa      	ldr	r2, [r7, #12]
 80039c8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80039ca:	683b      	ldr	r3, [r7, #0]
 80039cc:	685a      	ldr	r2, [r3, #4]
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	697a      	ldr	r2, [r7, #20]
 80039d6:	621a      	str	r2, [r3, #32]
}
 80039d8:	bf00      	nop
 80039da:	371c      	adds	r7, #28
 80039dc:	46bd      	mov	sp, r7
 80039de:	bc80      	pop	{r7}
 80039e0:	4770      	bx	lr
 80039e2:	bf00      	nop
 80039e4:	40012c00 	.word	0x40012c00

080039e8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80039e8:	b480      	push	{r7}
 80039ea:	b087      	sub	sp, #28
 80039ec:	af00      	add	r7, sp, #0
 80039ee:	6078      	str	r0, [r7, #4]
 80039f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	6a1b      	ldr	r3, [r3, #32]
 80039f6:	f023 0210 	bic.w	r2, r3, #16
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	6a1b      	ldr	r3, [r3, #32]
 8003a02:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	685b      	ldr	r3, [r3, #4]
 8003a08:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	699b      	ldr	r3, [r3, #24]
 8003a0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003a16:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003a1e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003a20:	683b      	ldr	r3, [r7, #0]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	021b      	lsls	r3, r3, #8
 8003a26:	68fa      	ldr	r2, [r7, #12]
 8003a28:	4313      	orrs	r3, r2
 8003a2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003a2c:	697b      	ldr	r3, [r7, #20]
 8003a2e:	f023 0320 	bic.w	r3, r3, #32
 8003a32:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003a34:	683b      	ldr	r3, [r7, #0]
 8003a36:	689b      	ldr	r3, [r3, #8]
 8003a38:	011b      	lsls	r3, r3, #4
 8003a3a:	697a      	ldr	r2, [r7, #20]
 8003a3c:	4313      	orrs	r3, r2
 8003a3e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	4a1d      	ldr	r2, [pc, #116]	; (8003ab8 <TIM_OC2_SetConfig+0xd0>)
 8003a44:	4293      	cmp	r3, r2
 8003a46:	d10d      	bne.n	8003a64 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003a48:	697b      	ldr	r3, [r7, #20]
 8003a4a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003a4e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003a50:	683b      	ldr	r3, [r7, #0]
 8003a52:	68db      	ldr	r3, [r3, #12]
 8003a54:	011b      	lsls	r3, r3, #4
 8003a56:	697a      	ldr	r2, [r7, #20]
 8003a58:	4313      	orrs	r3, r2
 8003a5a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003a5c:	697b      	ldr	r3, [r7, #20]
 8003a5e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003a62:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	4a14      	ldr	r2, [pc, #80]	; (8003ab8 <TIM_OC2_SetConfig+0xd0>)
 8003a68:	4293      	cmp	r3, r2
 8003a6a:	d113      	bne.n	8003a94 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003a6c:	693b      	ldr	r3, [r7, #16]
 8003a6e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003a72:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003a74:	693b      	ldr	r3, [r7, #16]
 8003a76:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003a7a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003a7c:	683b      	ldr	r3, [r7, #0]
 8003a7e:	695b      	ldr	r3, [r3, #20]
 8003a80:	009b      	lsls	r3, r3, #2
 8003a82:	693a      	ldr	r2, [r7, #16]
 8003a84:	4313      	orrs	r3, r2
 8003a86:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003a88:	683b      	ldr	r3, [r7, #0]
 8003a8a:	699b      	ldr	r3, [r3, #24]
 8003a8c:	009b      	lsls	r3, r3, #2
 8003a8e:	693a      	ldr	r2, [r7, #16]
 8003a90:	4313      	orrs	r3, r2
 8003a92:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	693a      	ldr	r2, [r7, #16]
 8003a98:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	68fa      	ldr	r2, [r7, #12]
 8003a9e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003aa0:	683b      	ldr	r3, [r7, #0]
 8003aa2:	685a      	ldr	r2, [r3, #4]
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	697a      	ldr	r2, [r7, #20]
 8003aac:	621a      	str	r2, [r3, #32]
}
 8003aae:	bf00      	nop
 8003ab0:	371c      	adds	r7, #28
 8003ab2:	46bd      	mov	sp, r7
 8003ab4:	bc80      	pop	{r7}
 8003ab6:	4770      	bx	lr
 8003ab8:	40012c00 	.word	0x40012c00

08003abc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003abc:	b480      	push	{r7}
 8003abe:	b087      	sub	sp, #28
 8003ac0:	af00      	add	r7, sp, #0
 8003ac2:	6078      	str	r0, [r7, #4]
 8003ac4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	6a1b      	ldr	r3, [r3, #32]
 8003aca:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	6a1b      	ldr	r3, [r3, #32]
 8003ad6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	685b      	ldr	r3, [r3, #4]
 8003adc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	69db      	ldr	r3, [r3, #28]
 8003ae2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003aea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	f023 0303 	bic.w	r3, r3, #3
 8003af2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003af4:	683b      	ldr	r3, [r7, #0]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	68fa      	ldr	r2, [r7, #12]
 8003afa:	4313      	orrs	r3, r2
 8003afc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003afe:	697b      	ldr	r3, [r7, #20]
 8003b00:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003b04:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003b06:	683b      	ldr	r3, [r7, #0]
 8003b08:	689b      	ldr	r3, [r3, #8]
 8003b0a:	021b      	lsls	r3, r3, #8
 8003b0c:	697a      	ldr	r2, [r7, #20]
 8003b0e:	4313      	orrs	r3, r2
 8003b10:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	4a1d      	ldr	r2, [pc, #116]	; (8003b8c <TIM_OC3_SetConfig+0xd0>)
 8003b16:	4293      	cmp	r3, r2
 8003b18:	d10d      	bne.n	8003b36 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003b1a:	697b      	ldr	r3, [r7, #20]
 8003b1c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003b20:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003b22:	683b      	ldr	r3, [r7, #0]
 8003b24:	68db      	ldr	r3, [r3, #12]
 8003b26:	021b      	lsls	r3, r3, #8
 8003b28:	697a      	ldr	r2, [r7, #20]
 8003b2a:	4313      	orrs	r3, r2
 8003b2c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003b2e:	697b      	ldr	r3, [r7, #20]
 8003b30:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003b34:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	4a14      	ldr	r2, [pc, #80]	; (8003b8c <TIM_OC3_SetConfig+0xd0>)
 8003b3a:	4293      	cmp	r3, r2
 8003b3c:	d113      	bne.n	8003b66 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003b3e:	693b      	ldr	r3, [r7, #16]
 8003b40:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003b44:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003b46:	693b      	ldr	r3, [r7, #16]
 8003b48:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003b4c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003b4e:	683b      	ldr	r3, [r7, #0]
 8003b50:	695b      	ldr	r3, [r3, #20]
 8003b52:	011b      	lsls	r3, r3, #4
 8003b54:	693a      	ldr	r2, [r7, #16]
 8003b56:	4313      	orrs	r3, r2
 8003b58:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003b5a:	683b      	ldr	r3, [r7, #0]
 8003b5c:	699b      	ldr	r3, [r3, #24]
 8003b5e:	011b      	lsls	r3, r3, #4
 8003b60:	693a      	ldr	r2, [r7, #16]
 8003b62:	4313      	orrs	r3, r2
 8003b64:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	693a      	ldr	r2, [r7, #16]
 8003b6a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	68fa      	ldr	r2, [r7, #12]
 8003b70:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003b72:	683b      	ldr	r3, [r7, #0]
 8003b74:	685a      	ldr	r2, [r3, #4]
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	697a      	ldr	r2, [r7, #20]
 8003b7e:	621a      	str	r2, [r3, #32]
}
 8003b80:	bf00      	nop
 8003b82:	371c      	adds	r7, #28
 8003b84:	46bd      	mov	sp, r7
 8003b86:	bc80      	pop	{r7}
 8003b88:	4770      	bx	lr
 8003b8a:	bf00      	nop
 8003b8c:	40012c00 	.word	0x40012c00

08003b90 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003b90:	b480      	push	{r7}
 8003b92:	b087      	sub	sp, #28
 8003b94:	af00      	add	r7, sp, #0
 8003b96:	6078      	str	r0, [r7, #4]
 8003b98:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	6a1b      	ldr	r3, [r3, #32]
 8003b9e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	6a1b      	ldr	r3, [r3, #32]
 8003baa:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	685b      	ldr	r3, [r3, #4]
 8003bb0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	69db      	ldr	r3, [r3, #28]
 8003bb6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003bbe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003bc6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003bc8:	683b      	ldr	r3, [r7, #0]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	021b      	lsls	r3, r3, #8
 8003bce:	68fa      	ldr	r2, [r7, #12]
 8003bd0:	4313      	orrs	r3, r2
 8003bd2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003bd4:	693b      	ldr	r3, [r7, #16]
 8003bd6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003bda:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003bdc:	683b      	ldr	r3, [r7, #0]
 8003bde:	689b      	ldr	r3, [r3, #8]
 8003be0:	031b      	lsls	r3, r3, #12
 8003be2:	693a      	ldr	r2, [r7, #16]
 8003be4:	4313      	orrs	r3, r2
 8003be6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	4a0f      	ldr	r2, [pc, #60]	; (8003c28 <TIM_OC4_SetConfig+0x98>)
 8003bec:	4293      	cmp	r3, r2
 8003bee:	d109      	bne.n	8003c04 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003bf0:	697b      	ldr	r3, [r7, #20]
 8003bf2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003bf6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003bf8:	683b      	ldr	r3, [r7, #0]
 8003bfa:	695b      	ldr	r3, [r3, #20]
 8003bfc:	019b      	lsls	r3, r3, #6
 8003bfe:	697a      	ldr	r2, [r7, #20]
 8003c00:	4313      	orrs	r3, r2
 8003c02:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	697a      	ldr	r2, [r7, #20]
 8003c08:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	68fa      	ldr	r2, [r7, #12]
 8003c0e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003c10:	683b      	ldr	r3, [r7, #0]
 8003c12:	685a      	ldr	r2, [r3, #4]
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	693a      	ldr	r2, [r7, #16]
 8003c1c:	621a      	str	r2, [r3, #32]
}
 8003c1e:	bf00      	nop
 8003c20:	371c      	adds	r7, #28
 8003c22:	46bd      	mov	sp, r7
 8003c24:	bc80      	pop	{r7}
 8003c26:	4770      	bx	lr
 8003c28:	40012c00 	.word	0x40012c00

08003c2c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003c2c:	b480      	push	{r7}
 8003c2e:	b087      	sub	sp, #28
 8003c30:	af00      	add	r7, sp, #0
 8003c32:	60f8      	str	r0, [r7, #12]
 8003c34:	60b9      	str	r1, [r7, #8]
 8003c36:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	6a1b      	ldr	r3, [r3, #32]
 8003c3c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	6a1b      	ldr	r3, [r3, #32]
 8003c42:	f023 0201 	bic.w	r2, r3, #1
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	699b      	ldr	r3, [r3, #24]
 8003c4e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003c50:	693b      	ldr	r3, [r7, #16]
 8003c52:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003c56:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	011b      	lsls	r3, r3, #4
 8003c5c:	693a      	ldr	r2, [r7, #16]
 8003c5e:	4313      	orrs	r3, r2
 8003c60:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003c62:	697b      	ldr	r3, [r7, #20]
 8003c64:	f023 030a 	bic.w	r3, r3, #10
 8003c68:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003c6a:	697a      	ldr	r2, [r7, #20]
 8003c6c:	68bb      	ldr	r3, [r7, #8]
 8003c6e:	4313      	orrs	r3, r2
 8003c70:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	693a      	ldr	r2, [r7, #16]
 8003c76:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	697a      	ldr	r2, [r7, #20]
 8003c7c:	621a      	str	r2, [r3, #32]
}
 8003c7e:	bf00      	nop
 8003c80:	371c      	adds	r7, #28
 8003c82:	46bd      	mov	sp, r7
 8003c84:	bc80      	pop	{r7}
 8003c86:	4770      	bx	lr

08003c88 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003c88:	b480      	push	{r7}
 8003c8a:	b087      	sub	sp, #28
 8003c8c:	af00      	add	r7, sp, #0
 8003c8e:	60f8      	str	r0, [r7, #12]
 8003c90:	60b9      	str	r1, [r7, #8]
 8003c92:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	6a1b      	ldr	r3, [r3, #32]
 8003c98:	f023 0210 	bic.w	r2, r3, #16
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	699b      	ldr	r3, [r3, #24]
 8003ca4:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	6a1b      	ldr	r3, [r3, #32]
 8003caa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003cac:	697b      	ldr	r3, [r7, #20]
 8003cae:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003cb2:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	031b      	lsls	r3, r3, #12
 8003cb8:	697a      	ldr	r2, [r7, #20]
 8003cba:	4313      	orrs	r3, r2
 8003cbc:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003cbe:	693b      	ldr	r3, [r7, #16]
 8003cc0:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003cc4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003cc6:	68bb      	ldr	r3, [r7, #8]
 8003cc8:	011b      	lsls	r3, r3, #4
 8003cca:	693a      	ldr	r2, [r7, #16]
 8003ccc:	4313      	orrs	r3, r2
 8003cce:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	697a      	ldr	r2, [r7, #20]
 8003cd4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	693a      	ldr	r2, [r7, #16]
 8003cda:	621a      	str	r2, [r3, #32]
}
 8003cdc:	bf00      	nop
 8003cde:	371c      	adds	r7, #28
 8003ce0:	46bd      	mov	sp, r7
 8003ce2:	bc80      	pop	{r7}
 8003ce4:	4770      	bx	lr

08003ce6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003ce6:	b480      	push	{r7}
 8003ce8:	b085      	sub	sp, #20
 8003cea:	af00      	add	r7, sp, #0
 8003cec:	6078      	str	r0, [r7, #4]
 8003cee:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	689b      	ldr	r3, [r3, #8]
 8003cf4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003cfc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003cfe:	683a      	ldr	r2, [r7, #0]
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	4313      	orrs	r3, r2
 8003d04:	f043 0307 	orr.w	r3, r3, #7
 8003d08:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	68fa      	ldr	r2, [r7, #12]
 8003d0e:	609a      	str	r2, [r3, #8]
}
 8003d10:	bf00      	nop
 8003d12:	3714      	adds	r7, #20
 8003d14:	46bd      	mov	sp, r7
 8003d16:	bc80      	pop	{r7}
 8003d18:	4770      	bx	lr

08003d1a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003d1a:	b480      	push	{r7}
 8003d1c:	b087      	sub	sp, #28
 8003d1e:	af00      	add	r7, sp, #0
 8003d20:	60f8      	str	r0, [r7, #12]
 8003d22:	60b9      	str	r1, [r7, #8]
 8003d24:	607a      	str	r2, [r7, #4]
 8003d26:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	689b      	ldr	r3, [r3, #8]
 8003d2c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003d2e:	697b      	ldr	r3, [r7, #20]
 8003d30:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003d34:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003d36:	683b      	ldr	r3, [r7, #0]
 8003d38:	021a      	lsls	r2, r3, #8
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	431a      	orrs	r2, r3
 8003d3e:	68bb      	ldr	r3, [r7, #8]
 8003d40:	4313      	orrs	r3, r2
 8003d42:	697a      	ldr	r2, [r7, #20]
 8003d44:	4313      	orrs	r3, r2
 8003d46:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	697a      	ldr	r2, [r7, #20]
 8003d4c:	609a      	str	r2, [r3, #8]
}
 8003d4e:	bf00      	nop
 8003d50:	371c      	adds	r7, #28
 8003d52:	46bd      	mov	sp, r7
 8003d54:	bc80      	pop	{r7}
 8003d56:	4770      	bx	lr

08003d58 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003d58:	b480      	push	{r7}
 8003d5a:	b087      	sub	sp, #28
 8003d5c:	af00      	add	r7, sp, #0
 8003d5e:	60f8      	str	r0, [r7, #12]
 8003d60:	60b9      	str	r1, [r7, #8]
 8003d62:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003d64:	68bb      	ldr	r3, [r7, #8]
 8003d66:	f003 031f 	and.w	r3, r3, #31
 8003d6a:	2201      	movs	r2, #1
 8003d6c:	fa02 f303 	lsl.w	r3, r2, r3
 8003d70:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	6a1a      	ldr	r2, [r3, #32]
 8003d76:	697b      	ldr	r3, [r7, #20]
 8003d78:	43db      	mvns	r3, r3
 8003d7a:	401a      	ands	r2, r3
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	6a1a      	ldr	r2, [r3, #32]
 8003d84:	68bb      	ldr	r3, [r7, #8]
 8003d86:	f003 031f 	and.w	r3, r3, #31
 8003d8a:	6879      	ldr	r1, [r7, #4]
 8003d8c:	fa01 f303 	lsl.w	r3, r1, r3
 8003d90:	431a      	orrs	r2, r3
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	621a      	str	r2, [r3, #32]
}
 8003d96:	bf00      	nop
 8003d98:	371c      	adds	r7, #28
 8003d9a:	46bd      	mov	sp, r7
 8003d9c:	bc80      	pop	{r7}
 8003d9e:	4770      	bx	lr

08003da0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003da0:	b480      	push	{r7}
 8003da2:	b085      	sub	sp, #20
 8003da4:	af00      	add	r7, sp, #0
 8003da6:	6078      	str	r0, [r7, #4]
 8003da8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003db0:	2b01      	cmp	r3, #1
 8003db2:	d101      	bne.n	8003db8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003db4:	2302      	movs	r3, #2
 8003db6:	e041      	b.n	8003e3c <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	2201      	movs	r2, #1
 8003dbc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	2202      	movs	r2, #2
 8003dc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	685b      	ldr	r3, [r3, #4]
 8003dce:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	689b      	ldr	r3, [r3, #8]
 8003dd6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003dde:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003de0:	683b      	ldr	r3, [r7, #0]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	68fa      	ldr	r2, [r7, #12]
 8003de6:	4313      	orrs	r3, r2
 8003de8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	68fa      	ldr	r2, [r7, #12]
 8003df0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	4a14      	ldr	r2, [pc, #80]	; (8003e48 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8003df8:	4293      	cmp	r3, r2
 8003dfa:	d009      	beq.n	8003e10 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003e04:	d004      	beq.n	8003e10 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	4a10      	ldr	r2, [pc, #64]	; (8003e4c <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8003e0c:	4293      	cmp	r3, r2
 8003e0e:	d10c      	bne.n	8003e2a <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003e10:	68bb      	ldr	r3, [r7, #8]
 8003e12:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003e16:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003e18:	683b      	ldr	r3, [r7, #0]
 8003e1a:	685b      	ldr	r3, [r3, #4]
 8003e1c:	68ba      	ldr	r2, [r7, #8]
 8003e1e:	4313      	orrs	r3, r2
 8003e20:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	68ba      	ldr	r2, [r7, #8]
 8003e28:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	2201      	movs	r2, #1
 8003e2e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	2200      	movs	r2, #0
 8003e36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003e3a:	2300      	movs	r3, #0
}
 8003e3c:	4618      	mov	r0, r3
 8003e3e:	3714      	adds	r7, #20
 8003e40:	46bd      	mov	sp, r7
 8003e42:	bc80      	pop	{r7}
 8003e44:	4770      	bx	lr
 8003e46:	bf00      	nop
 8003e48:	40012c00 	.word	0x40012c00
 8003e4c:	40000400 	.word	0x40000400

08003e50 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003e50:	b480      	push	{r7}
 8003e52:	b083      	sub	sp, #12
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003e58:	bf00      	nop
 8003e5a:	370c      	adds	r7, #12
 8003e5c:	46bd      	mov	sp, r7
 8003e5e:	bc80      	pop	{r7}
 8003e60:	4770      	bx	lr

08003e62 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003e62:	b480      	push	{r7}
 8003e64:	b083      	sub	sp, #12
 8003e66:	af00      	add	r7, sp, #0
 8003e68:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003e6a:	bf00      	nop
 8003e6c:	370c      	adds	r7, #12
 8003e6e:	46bd      	mov	sp, r7
 8003e70:	bc80      	pop	{r7}
 8003e72:	4770      	bx	lr

08003e74 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003e74:	b580      	push	{r7, lr}
 8003e76:	b082      	sub	sp, #8
 8003e78:	af00      	add	r7, sp, #0
 8003e7a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d101      	bne.n	8003e86 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003e82:	2301      	movs	r3, #1
 8003e84:	e03f      	b.n	8003f06 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003e8c:	b2db      	uxtb	r3, r3
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d106      	bne.n	8003ea0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	2200      	movs	r2, #0
 8003e96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003e9a:	6878      	ldr	r0, [r7, #4]
 8003e9c:	f7fd ffca 	bl	8001e34 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	2224      	movs	r2, #36	; 0x24
 8003ea4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	68da      	ldr	r2, [r3, #12]
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003eb6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003eb8:	6878      	ldr	r0, [r7, #4]
 8003eba:	f000 fc85 	bl	80047c8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	691a      	ldr	r2, [r3, #16]
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003ecc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	695a      	ldr	r2, [r3, #20]
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003edc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	68da      	ldr	r2, [r3, #12]
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003eec:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	2200      	movs	r2, #0
 8003ef2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	2220      	movs	r2, #32
 8003ef8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	2220      	movs	r2, #32
 8003f00:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003f04:	2300      	movs	r3, #0
}
 8003f06:	4618      	mov	r0, r3
 8003f08:	3708      	adds	r7, #8
 8003f0a:	46bd      	mov	sp, r7
 8003f0c:	bd80      	pop	{r7, pc}

08003f0e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003f0e:	b580      	push	{r7, lr}
 8003f10:	b08a      	sub	sp, #40	; 0x28
 8003f12:	af02      	add	r7, sp, #8
 8003f14:	60f8      	str	r0, [r7, #12]
 8003f16:	60b9      	str	r1, [r7, #8]
 8003f18:	603b      	str	r3, [r7, #0]
 8003f1a:	4613      	mov	r3, r2
 8003f1c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003f1e:	2300      	movs	r3, #0
 8003f20:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f28:	b2db      	uxtb	r3, r3
 8003f2a:	2b20      	cmp	r3, #32
 8003f2c:	d17c      	bne.n	8004028 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003f2e:	68bb      	ldr	r3, [r7, #8]
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d002      	beq.n	8003f3a <HAL_UART_Transmit+0x2c>
 8003f34:	88fb      	ldrh	r3, [r7, #6]
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d101      	bne.n	8003f3e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003f3a:	2301      	movs	r3, #1
 8003f3c:	e075      	b.n	800402a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003f44:	2b01      	cmp	r3, #1
 8003f46:	d101      	bne.n	8003f4c <HAL_UART_Transmit+0x3e>
 8003f48:	2302      	movs	r3, #2
 8003f4a:	e06e      	b.n	800402a <HAL_UART_Transmit+0x11c>
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	2201      	movs	r2, #1
 8003f50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	2200      	movs	r2, #0
 8003f58:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	2221      	movs	r2, #33	; 0x21
 8003f5e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003f62:	f7fe f8b9 	bl	80020d8 <HAL_GetTick>
 8003f66:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	88fa      	ldrh	r2, [r7, #6]
 8003f6c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	88fa      	ldrh	r2, [r7, #6]
 8003f72:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	689b      	ldr	r3, [r3, #8]
 8003f78:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003f7c:	d108      	bne.n	8003f90 <HAL_UART_Transmit+0x82>
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	691b      	ldr	r3, [r3, #16]
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d104      	bne.n	8003f90 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8003f86:	2300      	movs	r3, #0
 8003f88:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003f8a:	68bb      	ldr	r3, [r7, #8]
 8003f8c:	61bb      	str	r3, [r7, #24]
 8003f8e:	e003      	b.n	8003f98 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8003f90:	68bb      	ldr	r3, [r7, #8]
 8003f92:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003f94:	2300      	movs	r3, #0
 8003f96:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	2200      	movs	r2, #0
 8003f9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8003fa0:	e02a      	b.n	8003ff8 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003fa2:	683b      	ldr	r3, [r7, #0]
 8003fa4:	9300      	str	r3, [sp, #0]
 8003fa6:	697b      	ldr	r3, [r7, #20]
 8003fa8:	2200      	movs	r2, #0
 8003faa:	2180      	movs	r1, #128	; 0x80
 8003fac:	68f8      	ldr	r0, [r7, #12]
 8003fae:	f000 fa38 	bl	8004422 <UART_WaitOnFlagUntilTimeout>
 8003fb2:	4603      	mov	r3, r0
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d001      	beq.n	8003fbc <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8003fb8:	2303      	movs	r3, #3
 8003fba:	e036      	b.n	800402a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8003fbc:	69fb      	ldr	r3, [r7, #28]
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d10b      	bne.n	8003fda <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003fc2:	69bb      	ldr	r3, [r7, #24]
 8003fc4:	881b      	ldrh	r3, [r3, #0]
 8003fc6:	461a      	mov	r2, r3
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003fd0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003fd2:	69bb      	ldr	r3, [r7, #24]
 8003fd4:	3302      	adds	r3, #2
 8003fd6:	61bb      	str	r3, [r7, #24]
 8003fd8:	e007      	b.n	8003fea <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003fda:	69fb      	ldr	r3, [r7, #28]
 8003fdc:	781a      	ldrb	r2, [r3, #0]
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003fe4:	69fb      	ldr	r3, [r7, #28]
 8003fe6:	3301      	adds	r3, #1
 8003fe8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003fee:	b29b      	uxth	r3, r3
 8003ff0:	3b01      	subs	r3, #1
 8003ff2:	b29a      	uxth	r2, r3
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003ffc:	b29b      	uxth	r3, r3
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d1cf      	bne.n	8003fa2 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004002:	683b      	ldr	r3, [r7, #0]
 8004004:	9300      	str	r3, [sp, #0]
 8004006:	697b      	ldr	r3, [r7, #20]
 8004008:	2200      	movs	r2, #0
 800400a:	2140      	movs	r1, #64	; 0x40
 800400c:	68f8      	ldr	r0, [r7, #12]
 800400e:	f000 fa08 	bl	8004422 <UART_WaitOnFlagUntilTimeout>
 8004012:	4603      	mov	r3, r0
 8004014:	2b00      	cmp	r3, #0
 8004016:	d001      	beq.n	800401c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8004018:	2303      	movs	r3, #3
 800401a:	e006      	b.n	800402a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	2220      	movs	r2, #32
 8004020:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004024:	2300      	movs	r3, #0
 8004026:	e000      	b.n	800402a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8004028:	2302      	movs	r3, #2
  }
}
 800402a:	4618      	mov	r0, r3
 800402c:	3720      	adds	r7, #32
 800402e:	46bd      	mov	sp, r7
 8004030:	bd80      	pop	{r7, pc}

08004032 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004032:	b580      	push	{r7, lr}
 8004034:	b084      	sub	sp, #16
 8004036:	af00      	add	r7, sp, #0
 8004038:	60f8      	str	r0, [r7, #12]
 800403a:	60b9      	str	r1, [r7, #8]
 800403c:	4613      	mov	r3, r2
 800403e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004046:	b2db      	uxtb	r3, r3
 8004048:	2b20      	cmp	r3, #32
 800404a:	d11d      	bne.n	8004088 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800404c:	68bb      	ldr	r3, [r7, #8]
 800404e:	2b00      	cmp	r3, #0
 8004050:	d002      	beq.n	8004058 <HAL_UART_Receive_IT+0x26>
 8004052:	88fb      	ldrh	r3, [r7, #6]
 8004054:	2b00      	cmp	r3, #0
 8004056:	d101      	bne.n	800405c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004058:	2301      	movs	r3, #1
 800405a:	e016      	b.n	800408a <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004062:	2b01      	cmp	r3, #1
 8004064:	d101      	bne.n	800406a <HAL_UART_Receive_IT+0x38>
 8004066:	2302      	movs	r3, #2
 8004068:	e00f      	b.n	800408a <HAL_UART_Receive_IT+0x58>
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	2201      	movs	r2, #1
 800406e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	2200      	movs	r2, #0
 8004076:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 8004078:	88fb      	ldrh	r3, [r7, #6]
 800407a:	461a      	mov	r2, r3
 800407c:	68b9      	ldr	r1, [r7, #8]
 800407e:	68f8      	ldr	r0, [r7, #12]
 8004080:	f000 fa19 	bl	80044b6 <UART_Start_Receive_IT>
 8004084:	4603      	mov	r3, r0
 8004086:	e000      	b.n	800408a <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8004088:	2302      	movs	r3, #2
  }
}
 800408a:	4618      	mov	r0, r3
 800408c:	3710      	adds	r7, #16
 800408e:	46bd      	mov	sp, r7
 8004090:	bd80      	pop	{r7, pc}
	...

08004094 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004094:	b580      	push	{r7, lr}
 8004096:	b08a      	sub	sp, #40	; 0x28
 8004098:	af00      	add	r7, sp, #0
 800409a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	68db      	ldr	r3, [r3, #12]
 80040aa:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	695b      	ldr	r3, [r3, #20]
 80040b2:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 80040b4:	2300      	movs	r3, #0
 80040b6:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 80040b8:	2300      	movs	r3, #0
 80040ba:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80040bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040be:	f003 030f 	and.w	r3, r3, #15
 80040c2:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 80040c4:	69bb      	ldr	r3, [r7, #24]
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d10d      	bne.n	80040e6 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80040ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040cc:	f003 0320 	and.w	r3, r3, #32
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d008      	beq.n	80040e6 <HAL_UART_IRQHandler+0x52>
 80040d4:	6a3b      	ldr	r3, [r7, #32]
 80040d6:	f003 0320 	and.w	r3, r3, #32
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d003      	beq.n	80040e6 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80040de:	6878      	ldr	r0, [r7, #4]
 80040e0:	f000 fac9 	bl	8004676 <UART_Receive_IT>
      return;
 80040e4:	e17b      	b.n	80043de <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80040e6:	69bb      	ldr	r3, [r7, #24]
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	f000 80b1 	beq.w	8004250 <HAL_UART_IRQHandler+0x1bc>
 80040ee:	69fb      	ldr	r3, [r7, #28]
 80040f0:	f003 0301 	and.w	r3, r3, #1
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d105      	bne.n	8004104 <HAL_UART_IRQHandler+0x70>
 80040f8:	6a3b      	ldr	r3, [r7, #32]
 80040fa:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80040fe:	2b00      	cmp	r3, #0
 8004100:	f000 80a6 	beq.w	8004250 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004104:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004106:	f003 0301 	and.w	r3, r3, #1
 800410a:	2b00      	cmp	r3, #0
 800410c:	d00a      	beq.n	8004124 <HAL_UART_IRQHandler+0x90>
 800410e:	6a3b      	ldr	r3, [r7, #32]
 8004110:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004114:	2b00      	cmp	r3, #0
 8004116:	d005      	beq.n	8004124 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800411c:	f043 0201 	orr.w	r2, r3, #1
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004124:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004126:	f003 0304 	and.w	r3, r3, #4
 800412a:	2b00      	cmp	r3, #0
 800412c:	d00a      	beq.n	8004144 <HAL_UART_IRQHandler+0xb0>
 800412e:	69fb      	ldr	r3, [r7, #28]
 8004130:	f003 0301 	and.w	r3, r3, #1
 8004134:	2b00      	cmp	r3, #0
 8004136:	d005      	beq.n	8004144 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800413c:	f043 0202 	orr.w	r2, r3, #2
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004144:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004146:	f003 0302 	and.w	r3, r3, #2
 800414a:	2b00      	cmp	r3, #0
 800414c:	d00a      	beq.n	8004164 <HAL_UART_IRQHandler+0xd0>
 800414e:	69fb      	ldr	r3, [r7, #28]
 8004150:	f003 0301 	and.w	r3, r3, #1
 8004154:	2b00      	cmp	r3, #0
 8004156:	d005      	beq.n	8004164 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800415c:	f043 0204 	orr.w	r2, r3, #4
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8004164:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004166:	f003 0308 	and.w	r3, r3, #8
 800416a:	2b00      	cmp	r3, #0
 800416c:	d00f      	beq.n	800418e <HAL_UART_IRQHandler+0xfa>
 800416e:	6a3b      	ldr	r3, [r7, #32]
 8004170:	f003 0320 	and.w	r3, r3, #32
 8004174:	2b00      	cmp	r3, #0
 8004176:	d104      	bne.n	8004182 <HAL_UART_IRQHandler+0xee>
 8004178:	69fb      	ldr	r3, [r7, #28]
 800417a:	f003 0301 	and.w	r3, r3, #1
 800417e:	2b00      	cmp	r3, #0
 8004180:	d005      	beq.n	800418e <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004186:	f043 0208 	orr.w	r2, r3, #8
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004192:	2b00      	cmp	r3, #0
 8004194:	f000 811e 	beq.w	80043d4 <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004198:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800419a:	f003 0320 	and.w	r3, r3, #32
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d007      	beq.n	80041b2 <HAL_UART_IRQHandler+0x11e>
 80041a2:	6a3b      	ldr	r3, [r7, #32]
 80041a4:	f003 0320 	and.w	r3, r3, #32
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d002      	beq.n	80041b2 <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 80041ac:	6878      	ldr	r0, [r7, #4]
 80041ae:	f000 fa62 	bl	8004676 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	695b      	ldr	r3, [r3, #20]
 80041b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041bc:	2b00      	cmp	r3, #0
 80041be:	bf14      	ite	ne
 80041c0:	2301      	movne	r3, #1
 80041c2:	2300      	moveq	r3, #0
 80041c4:	b2db      	uxtb	r3, r3
 80041c6:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041cc:	f003 0308 	and.w	r3, r3, #8
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d102      	bne.n	80041da <HAL_UART_IRQHandler+0x146>
 80041d4:	697b      	ldr	r3, [r7, #20]
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d031      	beq.n	800423e <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80041da:	6878      	ldr	r0, [r7, #4]
 80041dc:	f000 f9a4 	bl	8004528 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	695b      	ldr	r3, [r3, #20]
 80041e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d023      	beq.n	8004236 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	695a      	ldr	r2, [r3, #20]
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80041fc:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004202:	2b00      	cmp	r3, #0
 8004204:	d013      	beq.n	800422e <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800420a:	4a76      	ldr	r2, [pc, #472]	; (80043e4 <HAL_UART_IRQHandler+0x350>)
 800420c:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004212:	4618      	mov	r0, r3
 8004214:	f7fe f8b2 	bl	800237c <HAL_DMA_Abort_IT>
 8004218:	4603      	mov	r3, r0
 800421a:	2b00      	cmp	r3, #0
 800421c:	d016      	beq.n	800424c <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004222:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004224:	687a      	ldr	r2, [r7, #4]
 8004226:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004228:	4610      	mov	r0, r2
 800422a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800422c:	e00e      	b.n	800424c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800422e:	6878      	ldr	r0, [r7, #4]
 8004230:	f000 f8e3 	bl	80043fa <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004234:	e00a      	b.n	800424c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004236:	6878      	ldr	r0, [r7, #4]
 8004238:	f000 f8df 	bl	80043fa <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800423c:	e006      	b.n	800424c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800423e:	6878      	ldr	r0, [r7, #4]
 8004240:	f000 f8db 	bl	80043fa <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	2200      	movs	r2, #0
 8004248:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800424a:	e0c3      	b.n	80043d4 <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800424c:	bf00      	nop
    return;
 800424e:	e0c1      	b.n	80043d4 <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004254:	2b01      	cmp	r3, #1
 8004256:	f040 80a1 	bne.w	800439c <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 800425a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800425c:	f003 0310 	and.w	r3, r3, #16
 8004260:	2b00      	cmp	r3, #0
 8004262:	f000 809b 	beq.w	800439c <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8004266:	6a3b      	ldr	r3, [r7, #32]
 8004268:	f003 0310 	and.w	r3, r3, #16
 800426c:	2b00      	cmp	r3, #0
 800426e:	f000 8095 	beq.w	800439c <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004272:	2300      	movs	r3, #0
 8004274:	60fb      	str	r3, [r7, #12]
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	60fb      	str	r3, [r7, #12]
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	685b      	ldr	r3, [r3, #4]
 8004284:	60fb      	str	r3, [r7, #12]
 8004286:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	695b      	ldr	r3, [r3, #20]
 800428e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004292:	2b00      	cmp	r3, #0
 8004294:	d04e      	beq.n	8004334 <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	685b      	ldr	r3, [r3, #4]
 800429e:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 80042a0:	8a3b      	ldrh	r3, [r7, #16]
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	f000 8098 	beq.w	80043d8 <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80042ac:	8a3a      	ldrh	r2, [r7, #16]
 80042ae:	429a      	cmp	r2, r3
 80042b0:	f080 8092 	bcs.w	80043d8 <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	8a3a      	ldrh	r2, [r7, #16]
 80042b8:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042be:	699b      	ldr	r3, [r3, #24]
 80042c0:	2b20      	cmp	r3, #32
 80042c2:	d02b      	beq.n	800431c <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	68da      	ldr	r2, [r3, #12]
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80042d2:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	695a      	ldr	r2, [r3, #20]
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	f022 0201 	bic.w	r2, r2, #1
 80042e2:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	695a      	ldr	r2, [r3, #20]
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80042f2:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	2220      	movs	r2, #32
 80042f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	2200      	movs	r2, #0
 8004300:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	68da      	ldr	r2, [r3, #12]
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	f022 0210 	bic.w	r2, r2, #16
 8004310:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004316:	4618      	mov	r0, r3
 8004318:	f7fd fff5 	bl	8002306 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004324:	b29b      	uxth	r3, r3
 8004326:	1ad3      	subs	r3, r2, r3
 8004328:	b29b      	uxth	r3, r3
 800432a:	4619      	mov	r1, r3
 800432c:	6878      	ldr	r0, [r7, #4]
 800432e:	f000 f86d 	bl	800440c <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8004332:	e051      	b.n	80043d8 <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800433c:	b29b      	uxth	r3, r3
 800433e:	1ad3      	subs	r3, r2, r3
 8004340:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004346:	b29b      	uxth	r3, r3
 8004348:	2b00      	cmp	r3, #0
 800434a:	d047      	beq.n	80043dc <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 800434c:	8a7b      	ldrh	r3, [r7, #18]
 800434e:	2b00      	cmp	r3, #0
 8004350:	d044      	beq.n	80043dc <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	68da      	ldr	r2, [r3, #12]
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004360:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	695a      	ldr	r2, [r3, #20]
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	f022 0201 	bic.w	r2, r2, #1
 8004370:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	2220      	movs	r2, #32
 8004376:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	2200      	movs	r2, #0
 800437e:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	68da      	ldr	r2, [r3, #12]
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	f022 0210 	bic.w	r2, r2, #16
 800438e:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004390:	8a7b      	ldrh	r3, [r7, #18]
 8004392:	4619      	mov	r1, r3
 8004394:	6878      	ldr	r0, [r7, #4]
 8004396:	f000 f839 	bl	800440c <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800439a:	e01f      	b.n	80043dc <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800439c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800439e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d008      	beq.n	80043b8 <HAL_UART_IRQHandler+0x324>
 80043a6:	6a3b      	ldr	r3, [r7, #32]
 80043a8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d003      	beq.n	80043b8 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 80043b0:	6878      	ldr	r0, [r7, #4]
 80043b2:	f000 f8f9 	bl	80045a8 <UART_Transmit_IT>
    return;
 80043b6:	e012      	b.n	80043de <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80043b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d00d      	beq.n	80043de <HAL_UART_IRQHandler+0x34a>
 80043c2:	6a3b      	ldr	r3, [r7, #32]
 80043c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d008      	beq.n	80043de <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 80043cc:	6878      	ldr	r0, [r7, #4]
 80043ce:	f000 f93a 	bl	8004646 <UART_EndTransmit_IT>
    return;
 80043d2:	e004      	b.n	80043de <HAL_UART_IRQHandler+0x34a>
    return;
 80043d4:	bf00      	nop
 80043d6:	e002      	b.n	80043de <HAL_UART_IRQHandler+0x34a>
      return;
 80043d8:	bf00      	nop
 80043da:	e000      	b.n	80043de <HAL_UART_IRQHandler+0x34a>
      return;
 80043dc:	bf00      	nop
  }
}
 80043de:	3728      	adds	r7, #40	; 0x28
 80043e0:	46bd      	mov	sp, r7
 80043e2:	bd80      	pop	{r7, pc}
 80043e4:	08004581 	.word	0x08004581

080043e8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80043e8:	b480      	push	{r7}
 80043ea:	b083      	sub	sp, #12
 80043ec:	af00      	add	r7, sp, #0
 80043ee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80043f0:	bf00      	nop
 80043f2:	370c      	adds	r7, #12
 80043f4:	46bd      	mov	sp, r7
 80043f6:	bc80      	pop	{r7}
 80043f8:	4770      	bx	lr

080043fa <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80043fa:	b480      	push	{r7}
 80043fc:	b083      	sub	sp, #12
 80043fe:	af00      	add	r7, sp, #0
 8004400:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004402:	bf00      	nop
 8004404:	370c      	adds	r7, #12
 8004406:	46bd      	mov	sp, r7
 8004408:	bc80      	pop	{r7}
 800440a:	4770      	bx	lr

0800440c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800440c:	b480      	push	{r7}
 800440e:	b083      	sub	sp, #12
 8004410:	af00      	add	r7, sp, #0
 8004412:	6078      	str	r0, [r7, #4]
 8004414:	460b      	mov	r3, r1
 8004416:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004418:	bf00      	nop
 800441a:	370c      	adds	r7, #12
 800441c:	46bd      	mov	sp, r7
 800441e:	bc80      	pop	{r7}
 8004420:	4770      	bx	lr

08004422 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8004422:	b580      	push	{r7, lr}
 8004424:	b084      	sub	sp, #16
 8004426:	af00      	add	r7, sp, #0
 8004428:	60f8      	str	r0, [r7, #12]
 800442a:	60b9      	str	r1, [r7, #8]
 800442c:	603b      	str	r3, [r7, #0]
 800442e:	4613      	mov	r3, r2
 8004430:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004432:	e02c      	b.n	800448e <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004434:	69bb      	ldr	r3, [r7, #24]
 8004436:	f1b3 3fff 	cmp.w	r3, #4294967295
 800443a:	d028      	beq.n	800448e <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800443c:	69bb      	ldr	r3, [r7, #24]
 800443e:	2b00      	cmp	r3, #0
 8004440:	d007      	beq.n	8004452 <UART_WaitOnFlagUntilTimeout+0x30>
 8004442:	f7fd fe49 	bl	80020d8 <HAL_GetTick>
 8004446:	4602      	mov	r2, r0
 8004448:	683b      	ldr	r3, [r7, #0]
 800444a:	1ad3      	subs	r3, r2, r3
 800444c:	69ba      	ldr	r2, [r7, #24]
 800444e:	429a      	cmp	r2, r3
 8004450:	d21d      	bcs.n	800448e <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	68da      	ldr	r2, [r3, #12]
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004460:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	695a      	ldr	r2, [r3, #20]
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	f022 0201 	bic.w	r2, r2, #1
 8004470:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	2220      	movs	r2, #32
 8004476:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	2220      	movs	r2, #32
 800447e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	2200      	movs	r2, #0
 8004486:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800448a:	2303      	movs	r3, #3
 800448c:	e00f      	b.n	80044ae <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	681a      	ldr	r2, [r3, #0]
 8004494:	68bb      	ldr	r3, [r7, #8]
 8004496:	4013      	ands	r3, r2
 8004498:	68ba      	ldr	r2, [r7, #8]
 800449a:	429a      	cmp	r2, r3
 800449c:	bf0c      	ite	eq
 800449e:	2301      	moveq	r3, #1
 80044a0:	2300      	movne	r3, #0
 80044a2:	b2db      	uxtb	r3, r3
 80044a4:	461a      	mov	r2, r3
 80044a6:	79fb      	ldrb	r3, [r7, #7]
 80044a8:	429a      	cmp	r2, r3
 80044aa:	d0c3      	beq.n	8004434 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80044ac:	2300      	movs	r3, #0
}
 80044ae:	4618      	mov	r0, r3
 80044b0:	3710      	adds	r7, #16
 80044b2:	46bd      	mov	sp, r7
 80044b4:	bd80      	pop	{r7, pc}

080044b6 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80044b6:	b480      	push	{r7}
 80044b8:	b085      	sub	sp, #20
 80044ba:	af00      	add	r7, sp, #0
 80044bc:	60f8      	str	r0, [r7, #12]
 80044be:	60b9      	str	r1, [r7, #8]
 80044c0:	4613      	mov	r3, r2
 80044c2:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	68ba      	ldr	r2, [r7, #8]
 80044c8:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	88fa      	ldrh	r2, [r7, #6]
 80044ce:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	88fa      	ldrh	r2, [r7, #6]
 80044d4:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	2200      	movs	r2, #0
 80044da:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	2222      	movs	r2, #34	; 0x22
 80044e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	2200      	movs	r2, #0
 80044e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	68da      	ldr	r2, [r3, #12]
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80044fa:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	695a      	ldr	r2, [r3, #20]
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	f042 0201 	orr.w	r2, r2, #1
 800450a:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	68da      	ldr	r2, [r3, #12]
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	f042 0220 	orr.w	r2, r2, #32
 800451a:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800451c:	2300      	movs	r3, #0
}
 800451e:	4618      	mov	r0, r3
 8004520:	3714      	adds	r7, #20
 8004522:	46bd      	mov	sp, r7
 8004524:	bc80      	pop	{r7}
 8004526:	4770      	bx	lr

08004528 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004528:	b480      	push	{r7}
 800452a:	b083      	sub	sp, #12
 800452c:	af00      	add	r7, sp, #0
 800452e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	68da      	ldr	r2, [r3, #12]
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800453e:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	695a      	ldr	r2, [r3, #20]
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	f022 0201 	bic.w	r2, r2, #1
 800454e:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004554:	2b01      	cmp	r3, #1
 8004556:	d107      	bne.n	8004568 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	68da      	ldr	r2, [r3, #12]
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	f022 0210 	bic.w	r2, r2, #16
 8004566:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	2220      	movs	r2, #32
 800456c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	2200      	movs	r2, #0
 8004574:	631a      	str	r2, [r3, #48]	; 0x30
}
 8004576:	bf00      	nop
 8004578:	370c      	adds	r7, #12
 800457a:	46bd      	mov	sp, r7
 800457c:	bc80      	pop	{r7}
 800457e:	4770      	bx	lr

08004580 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004580:	b580      	push	{r7, lr}
 8004582:	b084      	sub	sp, #16
 8004584:	af00      	add	r7, sp, #0
 8004586:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800458c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	2200      	movs	r2, #0
 8004592:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	2200      	movs	r2, #0
 8004598:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800459a:	68f8      	ldr	r0, [r7, #12]
 800459c:	f7ff ff2d 	bl	80043fa <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80045a0:	bf00      	nop
 80045a2:	3710      	adds	r7, #16
 80045a4:	46bd      	mov	sp, r7
 80045a6:	bd80      	pop	{r7, pc}

080045a8 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80045a8:	b480      	push	{r7}
 80045aa:	b085      	sub	sp, #20
 80045ac:	af00      	add	r7, sp, #0
 80045ae:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80045b6:	b2db      	uxtb	r3, r3
 80045b8:	2b21      	cmp	r3, #33	; 0x21
 80045ba:	d13e      	bne.n	800463a <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	689b      	ldr	r3, [r3, #8]
 80045c0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80045c4:	d114      	bne.n	80045f0 <UART_Transmit_IT+0x48>
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	691b      	ldr	r3, [r3, #16]
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d110      	bne.n	80045f0 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	6a1b      	ldr	r3, [r3, #32]
 80045d2:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	881b      	ldrh	r3, [r3, #0]
 80045d8:	461a      	mov	r2, r3
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80045e2:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	6a1b      	ldr	r3, [r3, #32]
 80045e8:	1c9a      	adds	r2, r3, #2
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	621a      	str	r2, [r3, #32]
 80045ee:	e008      	b.n	8004602 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	6a1b      	ldr	r3, [r3, #32]
 80045f4:	1c59      	adds	r1, r3, #1
 80045f6:	687a      	ldr	r2, [r7, #4]
 80045f8:	6211      	str	r1, [r2, #32]
 80045fa:	781a      	ldrb	r2, [r3, #0]
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004606:	b29b      	uxth	r3, r3
 8004608:	3b01      	subs	r3, #1
 800460a:	b29b      	uxth	r3, r3
 800460c:	687a      	ldr	r2, [r7, #4]
 800460e:	4619      	mov	r1, r3
 8004610:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004612:	2b00      	cmp	r3, #0
 8004614:	d10f      	bne.n	8004636 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	68da      	ldr	r2, [r3, #12]
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004624:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	68da      	ldr	r2, [r3, #12]
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004634:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004636:	2300      	movs	r3, #0
 8004638:	e000      	b.n	800463c <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800463a:	2302      	movs	r3, #2
  }
}
 800463c:	4618      	mov	r0, r3
 800463e:	3714      	adds	r7, #20
 8004640:	46bd      	mov	sp, r7
 8004642:	bc80      	pop	{r7}
 8004644:	4770      	bx	lr

08004646 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004646:	b580      	push	{r7, lr}
 8004648:	b082      	sub	sp, #8
 800464a:	af00      	add	r7, sp, #0
 800464c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	68da      	ldr	r2, [r3, #12]
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800465c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	2220      	movs	r2, #32
 8004662:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004666:	6878      	ldr	r0, [r7, #4]
 8004668:	f7ff febe 	bl	80043e8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800466c:	2300      	movs	r3, #0
}
 800466e:	4618      	mov	r0, r3
 8004670:	3708      	adds	r7, #8
 8004672:	46bd      	mov	sp, r7
 8004674:	bd80      	pop	{r7, pc}

08004676 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004676:	b580      	push	{r7, lr}
 8004678:	b086      	sub	sp, #24
 800467a:	af00      	add	r7, sp, #0
 800467c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004684:	b2db      	uxtb	r3, r3
 8004686:	2b22      	cmp	r3, #34	; 0x22
 8004688:	f040 8099 	bne.w	80047be <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	689b      	ldr	r3, [r3, #8]
 8004690:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004694:	d117      	bne.n	80046c6 <UART_Receive_IT+0x50>
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	691b      	ldr	r3, [r3, #16]
 800469a:	2b00      	cmp	r3, #0
 800469c:	d113      	bne.n	80046c6 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800469e:	2300      	movs	r3, #0
 80046a0:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046a6:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	685b      	ldr	r3, [r3, #4]
 80046ae:	b29b      	uxth	r3, r3
 80046b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80046b4:	b29a      	uxth	r2, r3
 80046b6:	693b      	ldr	r3, [r7, #16]
 80046b8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046be:	1c9a      	adds	r2, r3, #2
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	629a      	str	r2, [r3, #40]	; 0x28
 80046c4:	e026      	b.n	8004714 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046ca:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 80046cc:	2300      	movs	r3, #0
 80046ce:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	689b      	ldr	r3, [r3, #8]
 80046d4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80046d8:	d007      	beq.n	80046ea <UART_Receive_IT+0x74>
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	689b      	ldr	r3, [r3, #8]
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d10a      	bne.n	80046f8 <UART_Receive_IT+0x82>
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	691b      	ldr	r3, [r3, #16]
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d106      	bne.n	80046f8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	685b      	ldr	r3, [r3, #4]
 80046f0:	b2da      	uxtb	r2, r3
 80046f2:	697b      	ldr	r3, [r7, #20]
 80046f4:	701a      	strb	r2, [r3, #0]
 80046f6:	e008      	b.n	800470a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	685b      	ldr	r3, [r3, #4]
 80046fe:	b2db      	uxtb	r3, r3
 8004700:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004704:	b2da      	uxtb	r2, r3
 8004706:	697b      	ldr	r3, [r7, #20]
 8004708:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800470e:	1c5a      	adds	r2, r3, #1
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004718:	b29b      	uxth	r3, r3
 800471a:	3b01      	subs	r3, #1
 800471c:	b29b      	uxth	r3, r3
 800471e:	687a      	ldr	r2, [r7, #4]
 8004720:	4619      	mov	r1, r3
 8004722:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8004724:	2b00      	cmp	r3, #0
 8004726:	d148      	bne.n	80047ba <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	68da      	ldr	r2, [r3, #12]
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	f022 0220 	bic.w	r2, r2, #32
 8004736:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	68da      	ldr	r2, [r3, #12]
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004746:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	695a      	ldr	r2, [r3, #20]
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	f022 0201 	bic.w	r2, r2, #1
 8004756:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	2220      	movs	r2, #32
 800475c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004764:	2b01      	cmp	r3, #1
 8004766:	d123      	bne.n	80047b0 <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	2200      	movs	r2, #0
 800476c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	68da      	ldr	r2, [r3, #12]
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	f022 0210 	bic.w	r2, r2, #16
 800477c:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	f003 0310 	and.w	r3, r3, #16
 8004788:	2b10      	cmp	r3, #16
 800478a:	d10a      	bne.n	80047a2 <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800478c:	2300      	movs	r3, #0
 800478e:	60fb      	str	r3, [r7, #12]
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	60fb      	str	r3, [r7, #12]
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	685b      	ldr	r3, [r3, #4]
 800479e:	60fb      	str	r3, [r7, #12]
 80047a0:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80047a6:	4619      	mov	r1, r3
 80047a8:	6878      	ldr	r0, [r7, #4]
 80047aa:	f7ff fe2f 	bl	800440c <HAL_UARTEx_RxEventCallback>
 80047ae:	e002      	b.n	80047b6 <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 80047b0:	6878      	ldr	r0, [r7, #4]
 80047b2:	f7fc fea1 	bl	80014f8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80047b6:	2300      	movs	r3, #0
 80047b8:	e002      	b.n	80047c0 <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 80047ba:	2300      	movs	r3, #0
 80047bc:	e000      	b.n	80047c0 <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 80047be:	2302      	movs	r3, #2
  }
}
 80047c0:	4618      	mov	r0, r3
 80047c2:	3718      	adds	r7, #24
 80047c4:	46bd      	mov	sp, r7
 80047c6:	bd80      	pop	{r7, pc}

080047c8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80047c8:	b580      	push	{r7, lr}
 80047ca:	b084      	sub	sp, #16
 80047cc:	af00      	add	r7, sp, #0
 80047ce:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	691b      	ldr	r3, [r3, #16]
 80047d6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	68da      	ldr	r2, [r3, #12]
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	430a      	orrs	r2, r1
 80047e4:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	689a      	ldr	r2, [r3, #8]
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	691b      	ldr	r3, [r3, #16]
 80047ee:	431a      	orrs	r2, r3
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	695b      	ldr	r3, [r3, #20]
 80047f4:	4313      	orrs	r3, r2
 80047f6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	68db      	ldr	r3, [r3, #12]
 80047fe:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8004802:	f023 030c 	bic.w	r3, r3, #12
 8004806:	687a      	ldr	r2, [r7, #4]
 8004808:	6812      	ldr	r2, [r2, #0]
 800480a:	68b9      	ldr	r1, [r7, #8]
 800480c:	430b      	orrs	r3, r1
 800480e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	695b      	ldr	r3, [r3, #20]
 8004816:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	699a      	ldr	r2, [r3, #24]
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	430a      	orrs	r2, r1
 8004824:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	4a2c      	ldr	r2, [pc, #176]	; (80048dc <UART_SetConfig+0x114>)
 800482c:	4293      	cmp	r3, r2
 800482e:	d103      	bne.n	8004838 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004830:	f7fe fbac 	bl	8002f8c <HAL_RCC_GetPCLK2Freq>
 8004834:	60f8      	str	r0, [r7, #12]
 8004836:	e002      	b.n	800483e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004838:	f7fe fb94 	bl	8002f64 <HAL_RCC_GetPCLK1Freq>
 800483c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800483e:	68fa      	ldr	r2, [r7, #12]
 8004840:	4613      	mov	r3, r2
 8004842:	009b      	lsls	r3, r3, #2
 8004844:	4413      	add	r3, r2
 8004846:	009a      	lsls	r2, r3, #2
 8004848:	441a      	add	r2, r3
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	685b      	ldr	r3, [r3, #4]
 800484e:	009b      	lsls	r3, r3, #2
 8004850:	fbb2 f3f3 	udiv	r3, r2, r3
 8004854:	4a22      	ldr	r2, [pc, #136]	; (80048e0 <UART_SetConfig+0x118>)
 8004856:	fba2 2303 	umull	r2, r3, r2, r3
 800485a:	095b      	lsrs	r3, r3, #5
 800485c:	0119      	lsls	r1, r3, #4
 800485e:	68fa      	ldr	r2, [r7, #12]
 8004860:	4613      	mov	r3, r2
 8004862:	009b      	lsls	r3, r3, #2
 8004864:	4413      	add	r3, r2
 8004866:	009a      	lsls	r2, r3, #2
 8004868:	441a      	add	r2, r3
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	685b      	ldr	r3, [r3, #4]
 800486e:	009b      	lsls	r3, r3, #2
 8004870:	fbb2 f2f3 	udiv	r2, r2, r3
 8004874:	4b1a      	ldr	r3, [pc, #104]	; (80048e0 <UART_SetConfig+0x118>)
 8004876:	fba3 0302 	umull	r0, r3, r3, r2
 800487a:	095b      	lsrs	r3, r3, #5
 800487c:	2064      	movs	r0, #100	; 0x64
 800487e:	fb00 f303 	mul.w	r3, r0, r3
 8004882:	1ad3      	subs	r3, r2, r3
 8004884:	011b      	lsls	r3, r3, #4
 8004886:	3332      	adds	r3, #50	; 0x32
 8004888:	4a15      	ldr	r2, [pc, #84]	; (80048e0 <UART_SetConfig+0x118>)
 800488a:	fba2 2303 	umull	r2, r3, r2, r3
 800488e:	095b      	lsrs	r3, r3, #5
 8004890:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004894:	4419      	add	r1, r3
 8004896:	68fa      	ldr	r2, [r7, #12]
 8004898:	4613      	mov	r3, r2
 800489a:	009b      	lsls	r3, r3, #2
 800489c:	4413      	add	r3, r2
 800489e:	009a      	lsls	r2, r3, #2
 80048a0:	441a      	add	r2, r3
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	685b      	ldr	r3, [r3, #4]
 80048a6:	009b      	lsls	r3, r3, #2
 80048a8:	fbb2 f2f3 	udiv	r2, r2, r3
 80048ac:	4b0c      	ldr	r3, [pc, #48]	; (80048e0 <UART_SetConfig+0x118>)
 80048ae:	fba3 0302 	umull	r0, r3, r3, r2
 80048b2:	095b      	lsrs	r3, r3, #5
 80048b4:	2064      	movs	r0, #100	; 0x64
 80048b6:	fb00 f303 	mul.w	r3, r0, r3
 80048ba:	1ad3      	subs	r3, r2, r3
 80048bc:	011b      	lsls	r3, r3, #4
 80048be:	3332      	adds	r3, #50	; 0x32
 80048c0:	4a07      	ldr	r2, [pc, #28]	; (80048e0 <UART_SetConfig+0x118>)
 80048c2:	fba2 2303 	umull	r2, r3, r2, r3
 80048c6:	095b      	lsrs	r3, r3, #5
 80048c8:	f003 020f 	and.w	r2, r3, #15
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	440a      	add	r2, r1
 80048d2:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80048d4:	bf00      	nop
 80048d6:	3710      	adds	r7, #16
 80048d8:	46bd      	mov	sp, r7
 80048da:	bd80      	pop	{r7, pc}
 80048dc:	40013800 	.word	0x40013800
 80048e0:	51eb851f 	.word	0x51eb851f

080048e4 <__errno>:
 80048e4:	4b01      	ldr	r3, [pc, #4]	; (80048ec <__errno+0x8>)
 80048e6:	6818      	ldr	r0, [r3, #0]
 80048e8:	4770      	bx	lr
 80048ea:	bf00      	nop
 80048ec:	20000038 	.word	0x20000038

080048f0 <__libc_init_array>:
 80048f0:	b570      	push	{r4, r5, r6, lr}
 80048f2:	2600      	movs	r6, #0
 80048f4:	4d0c      	ldr	r5, [pc, #48]	; (8004928 <__libc_init_array+0x38>)
 80048f6:	4c0d      	ldr	r4, [pc, #52]	; (800492c <__libc_init_array+0x3c>)
 80048f8:	1b64      	subs	r4, r4, r5
 80048fa:	10a4      	asrs	r4, r4, #2
 80048fc:	42a6      	cmp	r6, r4
 80048fe:	d109      	bne.n	8004914 <__libc_init_array+0x24>
 8004900:	f000 fc6c 	bl	80051dc <_init>
 8004904:	2600      	movs	r6, #0
 8004906:	4d0a      	ldr	r5, [pc, #40]	; (8004930 <__libc_init_array+0x40>)
 8004908:	4c0a      	ldr	r4, [pc, #40]	; (8004934 <__libc_init_array+0x44>)
 800490a:	1b64      	subs	r4, r4, r5
 800490c:	10a4      	asrs	r4, r4, #2
 800490e:	42a6      	cmp	r6, r4
 8004910:	d105      	bne.n	800491e <__libc_init_array+0x2e>
 8004912:	bd70      	pop	{r4, r5, r6, pc}
 8004914:	f855 3b04 	ldr.w	r3, [r5], #4
 8004918:	4798      	blx	r3
 800491a:	3601      	adds	r6, #1
 800491c:	e7ee      	b.n	80048fc <__libc_init_array+0xc>
 800491e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004922:	4798      	blx	r3
 8004924:	3601      	adds	r6, #1
 8004926:	e7f2      	b.n	800490e <__libc_init_array+0x1e>
 8004928:	080054ec 	.word	0x080054ec
 800492c:	080054ec 	.word	0x080054ec
 8004930:	080054ec 	.word	0x080054ec
 8004934:	080054f0 	.word	0x080054f0

08004938 <malloc>:
 8004938:	4b02      	ldr	r3, [pc, #8]	; (8004944 <malloc+0xc>)
 800493a:	4601      	mov	r1, r0
 800493c:	6818      	ldr	r0, [r3, #0]
 800493e:	f000 b86d 	b.w	8004a1c <_malloc_r>
 8004942:	bf00      	nop
 8004944:	20000038 	.word	0x20000038

08004948 <free>:
 8004948:	4b02      	ldr	r3, [pc, #8]	; (8004954 <free+0xc>)
 800494a:	4601      	mov	r1, r0
 800494c:	6818      	ldr	r0, [r3, #0]
 800494e:	f000 b819 	b.w	8004984 <_free_r>
 8004952:	bf00      	nop
 8004954:	20000038 	.word	0x20000038

08004958 <memcpy>:
 8004958:	440a      	add	r2, r1
 800495a:	4291      	cmp	r1, r2
 800495c:	f100 33ff 	add.w	r3, r0, #4294967295
 8004960:	d100      	bne.n	8004964 <memcpy+0xc>
 8004962:	4770      	bx	lr
 8004964:	b510      	push	{r4, lr}
 8004966:	f811 4b01 	ldrb.w	r4, [r1], #1
 800496a:	4291      	cmp	r1, r2
 800496c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004970:	d1f9      	bne.n	8004966 <memcpy+0xe>
 8004972:	bd10      	pop	{r4, pc}

08004974 <memset>:
 8004974:	4603      	mov	r3, r0
 8004976:	4402      	add	r2, r0
 8004978:	4293      	cmp	r3, r2
 800497a:	d100      	bne.n	800497e <memset+0xa>
 800497c:	4770      	bx	lr
 800497e:	f803 1b01 	strb.w	r1, [r3], #1
 8004982:	e7f9      	b.n	8004978 <memset+0x4>

08004984 <_free_r>:
 8004984:	b538      	push	{r3, r4, r5, lr}
 8004986:	4605      	mov	r5, r0
 8004988:	2900      	cmp	r1, #0
 800498a:	d043      	beq.n	8004a14 <_free_r+0x90>
 800498c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004990:	1f0c      	subs	r4, r1, #4
 8004992:	2b00      	cmp	r3, #0
 8004994:	bfb8      	it	lt
 8004996:	18e4      	addlt	r4, r4, r3
 8004998:	f000 f8ca 	bl	8004b30 <__malloc_lock>
 800499c:	4a1e      	ldr	r2, [pc, #120]	; (8004a18 <_free_r+0x94>)
 800499e:	6813      	ldr	r3, [r2, #0]
 80049a0:	4610      	mov	r0, r2
 80049a2:	b933      	cbnz	r3, 80049b2 <_free_r+0x2e>
 80049a4:	6063      	str	r3, [r4, #4]
 80049a6:	6014      	str	r4, [r2, #0]
 80049a8:	4628      	mov	r0, r5
 80049aa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80049ae:	f000 b8c5 	b.w	8004b3c <__malloc_unlock>
 80049b2:	42a3      	cmp	r3, r4
 80049b4:	d90a      	bls.n	80049cc <_free_r+0x48>
 80049b6:	6821      	ldr	r1, [r4, #0]
 80049b8:	1862      	adds	r2, r4, r1
 80049ba:	4293      	cmp	r3, r2
 80049bc:	bf01      	itttt	eq
 80049be:	681a      	ldreq	r2, [r3, #0]
 80049c0:	685b      	ldreq	r3, [r3, #4]
 80049c2:	1852      	addeq	r2, r2, r1
 80049c4:	6022      	streq	r2, [r4, #0]
 80049c6:	6063      	str	r3, [r4, #4]
 80049c8:	6004      	str	r4, [r0, #0]
 80049ca:	e7ed      	b.n	80049a8 <_free_r+0x24>
 80049cc:	461a      	mov	r2, r3
 80049ce:	685b      	ldr	r3, [r3, #4]
 80049d0:	b10b      	cbz	r3, 80049d6 <_free_r+0x52>
 80049d2:	42a3      	cmp	r3, r4
 80049d4:	d9fa      	bls.n	80049cc <_free_r+0x48>
 80049d6:	6811      	ldr	r1, [r2, #0]
 80049d8:	1850      	adds	r0, r2, r1
 80049da:	42a0      	cmp	r0, r4
 80049dc:	d10b      	bne.n	80049f6 <_free_r+0x72>
 80049de:	6820      	ldr	r0, [r4, #0]
 80049e0:	4401      	add	r1, r0
 80049e2:	1850      	adds	r0, r2, r1
 80049e4:	4283      	cmp	r3, r0
 80049e6:	6011      	str	r1, [r2, #0]
 80049e8:	d1de      	bne.n	80049a8 <_free_r+0x24>
 80049ea:	6818      	ldr	r0, [r3, #0]
 80049ec:	685b      	ldr	r3, [r3, #4]
 80049ee:	4401      	add	r1, r0
 80049f0:	6011      	str	r1, [r2, #0]
 80049f2:	6053      	str	r3, [r2, #4]
 80049f4:	e7d8      	b.n	80049a8 <_free_r+0x24>
 80049f6:	d902      	bls.n	80049fe <_free_r+0x7a>
 80049f8:	230c      	movs	r3, #12
 80049fa:	602b      	str	r3, [r5, #0]
 80049fc:	e7d4      	b.n	80049a8 <_free_r+0x24>
 80049fe:	6820      	ldr	r0, [r4, #0]
 8004a00:	1821      	adds	r1, r4, r0
 8004a02:	428b      	cmp	r3, r1
 8004a04:	bf01      	itttt	eq
 8004a06:	6819      	ldreq	r1, [r3, #0]
 8004a08:	685b      	ldreq	r3, [r3, #4]
 8004a0a:	1809      	addeq	r1, r1, r0
 8004a0c:	6021      	streq	r1, [r4, #0]
 8004a0e:	6063      	str	r3, [r4, #4]
 8004a10:	6054      	str	r4, [r2, #4]
 8004a12:	e7c9      	b.n	80049a8 <_free_r+0x24>
 8004a14:	bd38      	pop	{r3, r4, r5, pc}
 8004a16:	bf00      	nop
 8004a18:	200000d4 	.word	0x200000d4

08004a1c <_malloc_r>:
 8004a1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a1e:	1ccd      	adds	r5, r1, #3
 8004a20:	f025 0503 	bic.w	r5, r5, #3
 8004a24:	3508      	adds	r5, #8
 8004a26:	2d0c      	cmp	r5, #12
 8004a28:	bf38      	it	cc
 8004a2a:	250c      	movcc	r5, #12
 8004a2c:	2d00      	cmp	r5, #0
 8004a2e:	4606      	mov	r6, r0
 8004a30:	db01      	blt.n	8004a36 <_malloc_r+0x1a>
 8004a32:	42a9      	cmp	r1, r5
 8004a34:	d903      	bls.n	8004a3e <_malloc_r+0x22>
 8004a36:	230c      	movs	r3, #12
 8004a38:	6033      	str	r3, [r6, #0]
 8004a3a:	2000      	movs	r0, #0
 8004a3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004a3e:	f000 f877 	bl	8004b30 <__malloc_lock>
 8004a42:	4921      	ldr	r1, [pc, #132]	; (8004ac8 <_malloc_r+0xac>)
 8004a44:	680a      	ldr	r2, [r1, #0]
 8004a46:	4614      	mov	r4, r2
 8004a48:	b99c      	cbnz	r4, 8004a72 <_malloc_r+0x56>
 8004a4a:	4f20      	ldr	r7, [pc, #128]	; (8004acc <_malloc_r+0xb0>)
 8004a4c:	683b      	ldr	r3, [r7, #0]
 8004a4e:	b923      	cbnz	r3, 8004a5a <_malloc_r+0x3e>
 8004a50:	4621      	mov	r1, r4
 8004a52:	4630      	mov	r0, r6
 8004a54:	f000 f83c 	bl	8004ad0 <_sbrk_r>
 8004a58:	6038      	str	r0, [r7, #0]
 8004a5a:	4629      	mov	r1, r5
 8004a5c:	4630      	mov	r0, r6
 8004a5e:	f000 f837 	bl	8004ad0 <_sbrk_r>
 8004a62:	1c43      	adds	r3, r0, #1
 8004a64:	d123      	bne.n	8004aae <_malloc_r+0x92>
 8004a66:	230c      	movs	r3, #12
 8004a68:	4630      	mov	r0, r6
 8004a6a:	6033      	str	r3, [r6, #0]
 8004a6c:	f000 f866 	bl	8004b3c <__malloc_unlock>
 8004a70:	e7e3      	b.n	8004a3a <_malloc_r+0x1e>
 8004a72:	6823      	ldr	r3, [r4, #0]
 8004a74:	1b5b      	subs	r3, r3, r5
 8004a76:	d417      	bmi.n	8004aa8 <_malloc_r+0x8c>
 8004a78:	2b0b      	cmp	r3, #11
 8004a7a:	d903      	bls.n	8004a84 <_malloc_r+0x68>
 8004a7c:	6023      	str	r3, [r4, #0]
 8004a7e:	441c      	add	r4, r3
 8004a80:	6025      	str	r5, [r4, #0]
 8004a82:	e004      	b.n	8004a8e <_malloc_r+0x72>
 8004a84:	6863      	ldr	r3, [r4, #4]
 8004a86:	42a2      	cmp	r2, r4
 8004a88:	bf0c      	ite	eq
 8004a8a:	600b      	streq	r3, [r1, #0]
 8004a8c:	6053      	strne	r3, [r2, #4]
 8004a8e:	4630      	mov	r0, r6
 8004a90:	f000 f854 	bl	8004b3c <__malloc_unlock>
 8004a94:	f104 000b 	add.w	r0, r4, #11
 8004a98:	1d23      	adds	r3, r4, #4
 8004a9a:	f020 0007 	bic.w	r0, r0, #7
 8004a9e:	1ac2      	subs	r2, r0, r3
 8004aa0:	d0cc      	beq.n	8004a3c <_malloc_r+0x20>
 8004aa2:	1a1b      	subs	r3, r3, r0
 8004aa4:	50a3      	str	r3, [r4, r2]
 8004aa6:	e7c9      	b.n	8004a3c <_malloc_r+0x20>
 8004aa8:	4622      	mov	r2, r4
 8004aaa:	6864      	ldr	r4, [r4, #4]
 8004aac:	e7cc      	b.n	8004a48 <_malloc_r+0x2c>
 8004aae:	1cc4      	adds	r4, r0, #3
 8004ab0:	f024 0403 	bic.w	r4, r4, #3
 8004ab4:	42a0      	cmp	r0, r4
 8004ab6:	d0e3      	beq.n	8004a80 <_malloc_r+0x64>
 8004ab8:	1a21      	subs	r1, r4, r0
 8004aba:	4630      	mov	r0, r6
 8004abc:	f000 f808 	bl	8004ad0 <_sbrk_r>
 8004ac0:	3001      	adds	r0, #1
 8004ac2:	d1dd      	bne.n	8004a80 <_malloc_r+0x64>
 8004ac4:	e7cf      	b.n	8004a66 <_malloc_r+0x4a>
 8004ac6:	bf00      	nop
 8004ac8:	200000d4 	.word	0x200000d4
 8004acc:	200000d8 	.word	0x200000d8

08004ad0 <_sbrk_r>:
 8004ad0:	b538      	push	{r3, r4, r5, lr}
 8004ad2:	2300      	movs	r3, #0
 8004ad4:	4d05      	ldr	r5, [pc, #20]	; (8004aec <_sbrk_r+0x1c>)
 8004ad6:	4604      	mov	r4, r0
 8004ad8:	4608      	mov	r0, r1
 8004ada:	602b      	str	r3, [r5, #0]
 8004adc:	f7fd fa42 	bl	8001f64 <_sbrk>
 8004ae0:	1c43      	adds	r3, r0, #1
 8004ae2:	d102      	bne.n	8004aea <_sbrk_r+0x1a>
 8004ae4:	682b      	ldr	r3, [r5, #0]
 8004ae6:	b103      	cbz	r3, 8004aea <_sbrk_r+0x1a>
 8004ae8:	6023      	str	r3, [r4, #0]
 8004aea:	bd38      	pop	{r3, r4, r5, pc}
 8004aec:	200002b4 	.word	0x200002b4

08004af0 <siprintf>:
 8004af0:	b40e      	push	{r1, r2, r3}
 8004af2:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004af6:	b500      	push	{lr}
 8004af8:	b09c      	sub	sp, #112	; 0x70
 8004afa:	ab1d      	add	r3, sp, #116	; 0x74
 8004afc:	9002      	str	r0, [sp, #8]
 8004afe:	9006      	str	r0, [sp, #24]
 8004b00:	9107      	str	r1, [sp, #28]
 8004b02:	9104      	str	r1, [sp, #16]
 8004b04:	4808      	ldr	r0, [pc, #32]	; (8004b28 <siprintf+0x38>)
 8004b06:	4909      	ldr	r1, [pc, #36]	; (8004b2c <siprintf+0x3c>)
 8004b08:	f853 2b04 	ldr.w	r2, [r3], #4
 8004b0c:	9105      	str	r1, [sp, #20]
 8004b0e:	6800      	ldr	r0, [r0, #0]
 8004b10:	a902      	add	r1, sp, #8
 8004b12:	9301      	str	r3, [sp, #4]
 8004b14:	f000 f874 	bl	8004c00 <_svfiprintf_r>
 8004b18:	2200      	movs	r2, #0
 8004b1a:	9b02      	ldr	r3, [sp, #8]
 8004b1c:	701a      	strb	r2, [r3, #0]
 8004b1e:	b01c      	add	sp, #112	; 0x70
 8004b20:	f85d eb04 	ldr.w	lr, [sp], #4
 8004b24:	b003      	add	sp, #12
 8004b26:	4770      	bx	lr
 8004b28:	20000038 	.word	0x20000038
 8004b2c:	ffff0208 	.word	0xffff0208

08004b30 <__malloc_lock>:
 8004b30:	4801      	ldr	r0, [pc, #4]	; (8004b38 <__malloc_lock+0x8>)
 8004b32:	f000 bafb 	b.w	800512c <__retarget_lock_acquire_recursive>
 8004b36:	bf00      	nop
 8004b38:	200002bc 	.word	0x200002bc

08004b3c <__malloc_unlock>:
 8004b3c:	4801      	ldr	r0, [pc, #4]	; (8004b44 <__malloc_unlock+0x8>)
 8004b3e:	f000 baf6 	b.w	800512e <__retarget_lock_release_recursive>
 8004b42:	bf00      	nop
 8004b44:	200002bc 	.word	0x200002bc

08004b48 <__ssputs_r>:
 8004b48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004b4c:	688e      	ldr	r6, [r1, #8]
 8004b4e:	4682      	mov	sl, r0
 8004b50:	429e      	cmp	r6, r3
 8004b52:	460c      	mov	r4, r1
 8004b54:	4690      	mov	r8, r2
 8004b56:	461f      	mov	r7, r3
 8004b58:	d838      	bhi.n	8004bcc <__ssputs_r+0x84>
 8004b5a:	898a      	ldrh	r2, [r1, #12]
 8004b5c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004b60:	d032      	beq.n	8004bc8 <__ssputs_r+0x80>
 8004b62:	6825      	ldr	r5, [r4, #0]
 8004b64:	6909      	ldr	r1, [r1, #16]
 8004b66:	3301      	adds	r3, #1
 8004b68:	eba5 0901 	sub.w	r9, r5, r1
 8004b6c:	6965      	ldr	r5, [r4, #20]
 8004b6e:	444b      	add	r3, r9
 8004b70:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004b74:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004b78:	106d      	asrs	r5, r5, #1
 8004b7a:	429d      	cmp	r5, r3
 8004b7c:	bf38      	it	cc
 8004b7e:	461d      	movcc	r5, r3
 8004b80:	0553      	lsls	r3, r2, #21
 8004b82:	d531      	bpl.n	8004be8 <__ssputs_r+0xa0>
 8004b84:	4629      	mov	r1, r5
 8004b86:	f7ff ff49 	bl	8004a1c <_malloc_r>
 8004b8a:	4606      	mov	r6, r0
 8004b8c:	b950      	cbnz	r0, 8004ba4 <__ssputs_r+0x5c>
 8004b8e:	230c      	movs	r3, #12
 8004b90:	f04f 30ff 	mov.w	r0, #4294967295
 8004b94:	f8ca 3000 	str.w	r3, [sl]
 8004b98:	89a3      	ldrh	r3, [r4, #12]
 8004b9a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004b9e:	81a3      	strh	r3, [r4, #12]
 8004ba0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004ba4:	464a      	mov	r2, r9
 8004ba6:	6921      	ldr	r1, [r4, #16]
 8004ba8:	f7ff fed6 	bl	8004958 <memcpy>
 8004bac:	89a3      	ldrh	r3, [r4, #12]
 8004bae:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004bb2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004bb6:	81a3      	strh	r3, [r4, #12]
 8004bb8:	6126      	str	r6, [r4, #16]
 8004bba:	444e      	add	r6, r9
 8004bbc:	6026      	str	r6, [r4, #0]
 8004bbe:	463e      	mov	r6, r7
 8004bc0:	6165      	str	r5, [r4, #20]
 8004bc2:	eba5 0509 	sub.w	r5, r5, r9
 8004bc6:	60a5      	str	r5, [r4, #8]
 8004bc8:	42be      	cmp	r6, r7
 8004bca:	d900      	bls.n	8004bce <__ssputs_r+0x86>
 8004bcc:	463e      	mov	r6, r7
 8004bce:	4632      	mov	r2, r6
 8004bd0:	4641      	mov	r1, r8
 8004bd2:	6820      	ldr	r0, [r4, #0]
 8004bd4:	f000 faba 	bl	800514c <memmove>
 8004bd8:	68a3      	ldr	r3, [r4, #8]
 8004bda:	6822      	ldr	r2, [r4, #0]
 8004bdc:	1b9b      	subs	r3, r3, r6
 8004bde:	4432      	add	r2, r6
 8004be0:	2000      	movs	r0, #0
 8004be2:	60a3      	str	r3, [r4, #8]
 8004be4:	6022      	str	r2, [r4, #0]
 8004be6:	e7db      	b.n	8004ba0 <__ssputs_r+0x58>
 8004be8:	462a      	mov	r2, r5
 8004bea:	f000 fac9 	bl	8005180 <_realloc_r>
 8004bee:	4606      	mov	r6, r0
 8004bf0:	2800      	cmp	r0, #0
 8004bf2:	d1e1      	bne.n	8004bb8 <__ssputs_r+0x70>
 8004bf4:	4650      	mov	r0, sl
 8004bf6:	6921      	ldr	r1, [r4, #16]
 8004bf8:	f7ff fec4 	bl	8004984 <_free_r>
 8004bfc:	e7c7      	b.n	8004b8e <__ssputs_r+0x46>
	...

08004c00 <_svfiprintf_r>:
 8004c00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c04:	4698      	mov	r8, r3
 8004c06:	898b      	ldrh	r3, [r1, #12]
 8004c08:	4607      	mov	r7, r0
 8004c0a:	061b      	lsls	r3, r3, #24
 8004c0c:	460d      	mov	r5, r1
 8004c0e:	4614      	mov	r4, r2
 8004c10:	b09d      	sub	sp, #116	; 0x74
 8004c12:	d50e      	bpl.n	8004c32 <_svfiprintf_r+0x32>
 8004c14:	690b      	ldr	r3, [r1, #16]
 8004c16:	b963      	cbnz	r3, 8004c32 <_svfiprintf_r+0x32>
 8004c18:	2140      	movs	r1, #64	; 0x40
 8004c1a:	f7ff feff 	bl	8004a1c <_malloc_r>
 8004c1e:	6028      	str	r0, [r5, #0]
 8004c20:	6128      	str	r0, [r5, #16]
 8004c22:	b920      	cbnz	r0, 8004c2e <_svfiprintf_r+0x2e>
 8004c24:	230c      	movs	r3, #12
 8004c26:	603b      	str	r3, [r7, #0]
 8004c28:	f04f 30ff 	mov.w	r0, #4294967295
 8004c2c:	e0d1      	b.n	8004dd2 <_svfiprintf_r+0x1d2>
 8004c2e:	2340      	movs	r3, #64	; 0x40
 8004c30:	616b      	str	r3, [r5, #20]
 8004c32:	2300      	movs	r3, #0
 8004c34:	9309      	str	r3, [sp, #36]	; 0x24
 8004c36:	2320      	movs	r3, #32
 8004c38:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004c3c:	2330      	movs	r3, #48	; 0x30
 8004c3e:	f04f 0901 	mov.w	r9, #1
 8004c42:	f8cd 800c 	str.w	r8, [sp, #12]
 8004c46:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8004dec <_svfiprintf_r+0x1ec>
 8004c4a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004c4e:	4623      	mov	r3, r4
 8004c50:	469a      	mov	sl, r3
 8004c52:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004c56:	b10a      	cbz	r2, 8004c5c <_svfiprintf_r+0x5c>
 8004c58:	2a25      	cmp	r2, #37	; 0x25
 8004c5a:	d1f9      	bne.n	8004c50 <_svfiprintf_r+0x50>
 8004c5c:	ebba 0b04 	subs.w	fp, sl, r4
 8004c60:	d00b      	beq.n	8004c7a <_svfiprintf_r+0x7a>
 8004c62:	465b      	mov	r3, fp
 8004c64:	4622      	mov	r2, r4
 8004c66:	4629      	mov	r1, r5
 8004c68:	4638      	mov	r0, r7
 8004c6a:	f7ff ff6d 	bl	8004b48 <__ssputs_r>
 8004c6e:	3001      	adds	r0, #1
 8004c70:	f000 80aa 	beq.w	8004dc8 <_svfiprintf_r+0x1c8>
 8004c74:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004c76:	445a      	add	r2, fp
 8004c78:	9209      	str	r2, [sp, #36]	; 0x24
 8004c7a:	f89a 3000 	ldrb.w	r3, [sl]
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	f000 80a2 	beq.w	8004dc8 <_svfiprintf_r+0x1c8>
 8004c84:	2300      	movs	r3, #0
 8004c86:	f04f 32ff 	mov.w	r2, #4294967295
 8004c8a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004c8e:	f10a 0a01 	add.w	sl, sl, #1
 8004c92:	9304      	str	r3, [sp, #16]
 8004c94:	9307      	str	r3, [sp, #28]
 8004c96:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004c9a:	931a      	str	r3, [sp, #104]	; 0x68
 8004c9c:	4654      	mov	r4, sl
 8004c9e:	2205      	movs	r2, #5
 8004ca0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004ca4:	4851      	ldr	r0, [pc, #324]	; (8004dec <_svfiprintf_r+0x1ec>)
 8004ca6:	f000 fa43 	bl	8005130 <memchr>
 8004caa:	9a04      	ldr	r2, [sp, #16]
 8004cac:	b9d8      	cbnz	r0, 8004ce6 <_svfiprintf_r+0xe6>
 8004cae:	06d0      	lsls	r0, r2, #27
 8004cb0:	bf44      	itt	mi
 8004cb2:	2320      	movmi	r3, #32
 8004cb4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004cb8:	0711      	lsls	r1, r2, #28
 8004cba:	bf44      	itt	mi
 8004cbc:	232b      	movmi	r3, #43	; 0x2b
 8004cbe:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004cc2:	f89a 3000 	ldrb.w	r3, [sl]
 8004cc6:	2b2a      	cmp	r3, #42	; 0x2a
 8004cc8:	d015      	beq.n	8004cf6 <_svfiprintf_r+0xf6>
 8004cca:	4654      	mov	r4, sl
 8004ccc:	2000      	movs	r0, #0
 8004cce:	f04f 0c0a 	mov.w	ip, #10
 8004cd2:	9a07      	ldr	r2, [sp, #28]
 8004cd4:	4621      	mov	r1, r4
 8004cd6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004cda:	3b30      	subs	r3, #48	; 0x30
 8004cdc:	2b09      	cmp	r3, #9
 8004cde:	d94e      	bls.n	8004d7e <_svfiprintf_r+0x17e>
 8004ce0:	b1b0      	cbz	r0, 8004d10 <_svfiprintf_r+0x110>
 8004ce2:	9207      	str	r2, [sp, #28]
 8004ce4:	e014      	b.n	8004d10 <_svfiprintf_r+0x110>
 8004ce6:	eba0 0308 	sub.w	r3, r0, r8
 8004cea:	fa09 f303 	lsl.w	r3, r9, r3
 8004cee:	4313      	orrs	r3, r2
 8004cf0:	46a2      	mov	sl, r4
 8004cf2:	9304      	str	r3, [sp, #16]
 8004cf4:	e7d2      	b.n	8004c9c <_svfiprintf_r+0x9c>
 8004cf6:	9b03      	ldr	r3, [sp, #12]
 8004cf8:	1d19      	adds	r1, r3, #4
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	9103      	str	r1, [sp, #12]
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	bfbb      	ittet	lt
 8004d02:	425b      	neglt	r3, r3
 8004d04:	f042 0202 	orrlt.w	r2, r2, #2
 8004d08:	9307      	strge	r3, [sp, #28]
 8004d0a:	9307      	strlt	r3, [sp, #28]
 8004d0c:	bfb8      	it	lt
 8004d0e:	9204      	strlt	r2, [sp, #16]
 8004d10:	7823      	ldrb	r3, [r4, #0]
 8004d12:	2b2e      	cmp	r3, #46	; 0x2e
 8004d14:	d10c      	bne.n	8004d30 <_svfiprintf_r+0x130>
 8004d16:	7863      	ldrb	r3, [r4, #1]
 8004d18:	2b2a      	cmp	r3, #42	; 0x2a
 8004d1a:	d135      	bne.n	8004d88 <_svfiprintf_r+0x188>
 8004d1c:	9b03      	ldr	r3, [sp, #12]
 8004d1e:	3402      	adds	r4, #2
 8004d20:	1d1a      	adds	r2, r3, #4
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	9203      	str	r2, [sp, #12]
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	bfb8      	it	lt
 8004d2a:	f04f 33ff 	movlt.w	r3, #4294967295
 8004d2e:	9305      	str	r3, [sp, #20]
 8004d30:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8004dfc <_svfiprintf_r+0x1fc>
 8004d34:	2203      	movs	r2, #3
 8004d36:	4650      	mov	r0, sl
 8004d38:	7821      	ldrb	r1, [r4, #0]
 8004d3a:	f000 f9f9 	bl	8005130 <memchr>
 8004d3e:	b140      	cbz	r0, 8004d52 <_svfiprintf_r+0x152>
 8004d40:	2340      	movs	r3, #64	; 0x40
 8004d42:	eba0 000a 	sub.w	r0, r0, sl
 8004d46:	fa03 f000 	lsl.w	r0, r3, r0
 8004d4a:	9b04      	ldr	r3, [sp, #16]
 8004d4c:	3401      	adds	r4, #1
 8004d4e:	4303      	orrs	r3, r0
 8004d50:	9304      	str	r3, [sp, #16]
 8004d52:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004d56:	2206      	movs	r2, #6
 8004d58:	4825      	ldr	r0, [pc, #148]	; (8004df0 <_svfiprintf_r+0x1f0>)
 8004d5a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004d5e:	f000 f9e7 	bl	8005130 <memchr>
 8004d62:	2800      	cmp	r0, #0
 8004d64:	d038      	beq.n	8004dd8 <_svfiprintf_r+0x1d8>
 8004d66:	4b23      	ldr	r3, [pc, #140]	; (8004df4 <_svfiprintf_r+0x1f4>)
 8004d68:	bb1b      	cbnz	r3, 8004db2 <_svfiprintf_r+0x1b2>
 8004d6a:	9b03      	ldr	r3, [sp, #12]
 8004d6c:	3307      	adds	r3, #7
 8004d6e:	f023 0307 	bic.w	r3, r3, #7
 8004d72:	3308      	adds	r3, #8
 8004d74:	9303      	str	r3, [sp, #12]
 8004d76:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004d78:	4433      	add	r3, r6
 8004d7a:	9309      	str	r3, [sp, #36]	; 0x24
 8004d7c:	e767      	b.n	8004c4e <_svfiprintf_r+0x4e>
 8004d7e:	460c      	mov	r4, r1
 8004d80:	2001      	movs	r0, #1
 8004d82:	fb0c 3202 	mla	r2, ip, r2, r3
 8004d86:	e7a5      	b.n	8004cd4 <_svfiprintf_r+0xd4>
 8004d88:	2300      	movs	r3, #0
 8004d8a:	f04f 0c0a 	mov.w	ip, #10
 8004d8e:	4619      	mov	r1, r3
 8004d90:	3401      	adds	r4, #1
 8004d92:	9305      	str	r3, [sp, #20]
 8004d94:	4620      	mov	r0, r4
 8004d96:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004d9a:	3a30      	subs	r2, #48	; 0x30
 8004d9c:	2a09      	cmp	r2, #9
 8004d9e:	d903      	bls.n	8004da8 <_svfiprintf_r+0x1a8>
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d0c5      	beq.n	8004d30 <_svfiprintf_r+0x130>
 8004da4:	9105      	str	r1, [sp, #20]
 8004da6:	e7c3      	b.n	8004d30 <_svfiprintf_r+0x130>
 8004da8:	4604      	mov	r4, r0
 8004daa:	2301      	movs	r3, #1
 8004dac:	fb0c 2101 	mla	r1, ip, r1, r2
 8004db0:	e7f0      	b.n	8004d94 <_svfiprintf_r+0x194>
 8004db2:	ab03      	add	r3, sp, #12
 8004db4:	9300      	str	r3, [sp, #0]
 8004db6:	462a      	mov	r2, r5
 8004db8:	4638      	mov	r0, r7
 8004dba:	4b0f      	ldr	r3, [pc, #60]	; (8004df8 <_svfiprintf_r+0x1f8>)
 8004dbc:	a904      	add	r1, sp, #16
 8004dbe:	f3af 8000 	nop.w
 8004dc2:	1c42      	adds	r2, r0, #1
 8004dc4:	4606      	mov	r6, r0
 8004dc6:	d1d6      	bne.n	8004d76 <_svfiprintf_r+0x176>
 8004dc8:	89ab      	ldrh	r3, [r5, #12]
 8004dca:	065b      	lsls	r3, r3, #25
 8004dcc:	f53f af2c 	bmi.w	8004c28 <_svfiprintf_r+0x28>
 8004dd0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004dd2:	b01d      	add	sp, #116	; 0x74
 8004dd4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004dd8:	ab03      	add	r3, sp, #12
 8004dda:	9300      	str	r3, [sp, #0]
 8004ddc:	462a      	mov	r2, r5
 8004dde:	4638      	mov	r0, r7
 8004de0:	4b05      	ldr	r3, [pc, #20]	; (8004df8 <_svfiprintf_r+0x1f8>)
 8004de2:	a904      	add	r1, sp, #16
 8004de4:	f000 f87c 	bl	8004ee0 <_printf_i>
 8004de8:	e7eb      	b.n	8004dc2 <_svfiprintf_r+0x1c2>
 8004dea:	bf00      	nop
 8004dec:	080054b8 	.word	0x080054b8
 8004df0:	080054c2 	.word	0x080054c2
 8004df4:	00000000 	.word	0x00000000
 8004df8:	08004b49 	.word	0x08004b49
 8004dfc:	080054be 	.word	0x080054be

08004e00 <_printf_common>:
 8004e00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004e04:	4616      	mov	r6, r2
 8004e06:	4699      	mov	r9, r3
 8004e08:	688a      	ldr	r2, [r1, #8]
 8004e0a:	690b      	ldr	r3, [r1, #16]
 8004e0c:	4607      	mov	r7, r0
 8004e0e:	4293      	cmp	r3, r2
 8004e10:	bfb8      	it	lt
 8004e12:	4613      	movlt	r3, r2
 8004e14:	6033      	str	r3, [r6, #0]
 8004e16:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004e1a:	460c      	mov	r4, r1
 8004e1c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004e20:	b10a      	cbz	r2, 8004e26 <_printf_common+0x26>
 8004e22:	3301      	adds	r3, #1
 8004e24:	6033      	str	r3, [r6, #0]
 8004e26:	6823      	ldr	r3, [r4, #0]
 8004e28:	0699      	lsls	r1, r3, #26
 8004e2a:	bf42      	ittt	mi
 8004e2c:	6833      	ldrmi	r3, [r6, #0]
 8004e2e:	3302      	addmi	r3, #2
 8004e30:	6033      	strmi	r3, [r6, #0]
 8004e32:	6825      	ldr	r5, [r4, #0]
 8004e34:	f015 0506 	ands.w	r5, r5, #6
 8004e38:	d106      	bne.n	8004e48 <_printf_common+0x48>
 8004e3a:	f104 0a19 	add.w	sl, r4, #25
 8004e3e:	68e3      	ldr	r3, [r4, #12]
 8004e40:	6832      	ldr	r2, [r6, #0]
 8004e42:	1a9b      	subs	r3, r3, r2
 8004e44:	42ab      	cmp	r3, r5
 8004e46:	dc28      	bgt.n	8004e9a <_printf_common+0x9a>
 8004e48:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004e4c:	1e13      	subs	r3, r2, #0
 8004e4e:	6822      	ldr	r2, [r4, #0]
 8004e50:	bf18      	it	ne
 8004e52:	2301      	movne	r3, #1
 8004e54:	0692      	lsls	r2, r2, #26
 8004e56:	d42d      	bmi.n	8004eb4 <_printf_common+0xb4>
 8004e58:	4649      	mov	r1, r9
 8004e5a:	4638      	mov	r0, r7
 8004e5c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004e60:	47c0      	blx	r8
 8004e62:	3001      	adds	r0, #1
 8004e64:	d020      	beq.n	8004ea8 <_printf_common+0xa8>
 8004e66:	6823      	ldr	r3, [r4, #0]
 8004e68:	68e5      	ldr	r5, [r4, #12]
 8004e6a:	f003 0306 	and.w	r3, r3, #6
 8004e6e:	2b04      	cmp	r3, #4
 8004e70:	bf18      	it	ne
 8004e72:	2500      	movne	r5, #0
 8004e74:	6832      	ldr	r2, [r6, #0]
 8004e76:	f04f 0600 	mov.w	r6, #0
 8004e7a:	68a3      	ldr	r3, [r4, #8]
 8004e7c:	bf08      	it	eq
 8004e7e:	1aad      	subeq	r5, r5, r2
 8004e80:	6922      	ldr	r2, [r4, #16]
 8004e82:	bf08      	it	eq
 8004e84:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004e88:	4293      	cmp	r3, r2
 8004e8a:	bfc4      	itt	gt
 8004e8c:	1a9b      	subgt	r3, r3, r2
 8004e8e:	18ed      	addgt	r5, r5, r3
 8004e90:	341a      	adds	r4, #26
 8004e92:	42b5      	cmp	r5, r6
 8004e94:	d11a      	bne.n	8004ecc <_printf_common+0xcc>
 8004e96:	2000      	movs	r0, #0
 8004e98:	e008      	b.n	8004eac <_printf_common+0xac>
 8004e9a:	2301      	movs	r3, #1
 8004e9c:	4652      	mov	r2, sl
 8004e9e:	4649      	mov	r1, r9
 8004ea0:	4638      	mov	r0, r7
 8004ea2:	47c0      	blx	r8
 8004ea4:	3001      	adds	r0, #1
 8004ea6:	d103      	bne.n	8004eb0 <_printf_common+0xb0>
 8004ea8:	f04f 30ff 	mov.w	r0, #4294967295
 8004eac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004eb0:	3501      	adds	r5, #1
 8004eb2:	e7c4      	b.n	8004e3e <_printf_common+0x3e>
 8004eb4:	2030      	movs	r0, #48	; 0x30
 8004eb6:	18e1      	adds	r1, r4, r3
 8004eb8:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004ebc:	1c5a      	adds	r2, r3, #1
 8004ebe:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004ec2:	4422      	add	r2, r4
 8004ec4:	3302      	adds	r3, #2
 8004ec6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004eca:	e7c5      	b.n	8004e58 <_printf_common+0x58>
 8004ecc:	2301      	movs	r3, #1
 8004ece:	4622      	mov	r2, r4
 8004ed0:	4649      	mov	r1, r9
 8004ed2:	4638      	mov	r0, r7
 8004ed4:	47c0      	blx	r8
 8004ed6:	3001      	adds	r0, #1
 8004ed8:	d0e6      	beq.n	8004ea8 <_printf_common+0xa8>
 8004eda:	3601      	adds	r6, #1
 8004edc:	e7d9      	b.n	8004e92 <_printf_common+0x92>
	...

08004ee0 <_printf_i>:
 8004ee0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004ee4:	460c      	mov	r4, r1
 8004ee6:	7e27      	ldrb	r7, [r4, #24]
 8004ee8:	4691      	mov	r9, r2
 8004eea:	2f78      	cmp	r7, #120	; 0x78
 8004eec:	4680      	mov	r8, r0
 8004eee:	469a      	mov	sl, r3
 8004ef0:	990c      	ldr	r1, [sp, #48]	; 0x30
 8004ef2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004ef6:	d807      	bhi.n	8004f08 <_printf_i+0x28>
 8004ef8:	2f62      	cmp	r7, #98	; 0x62
 8004efa:	d80a      	bhi.n	8004f12 <_printf_i+0x32>
 8004efc:	2f00      	cmp	r7, #0
 8004efe:	f000 80d9 	beq.w	80050b4 <_printf_i+0x1d4>
 8004f02:	2f58      	cmp	r7, #88	; 0x58
 8004f04:	f000 80a4 	beq.w	8005050 <_printf_i+0x170>
 8004f08:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8004f0c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004f10:	e03a      	b.n	8004f88 <_printf_i+0xa8>
 8004f12:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004f16:	2b15      	cmp	r3, #21
 8004f18:	d8f6      	bhi.n	8004f08 <_printf_i+0x28>
 8004f1a:	a001      	add	r0, pc, #4	; (adr r0, 8004f20 <_printf_i+0x40>)
 8004f1c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8004f20:	08004f79 	.word	0x08004f79
 8004f24:	08004f8d 	.word	0x08004f8d
 8004f28:	08004f09 	.word	0x08004f09
 8004f2c:	08004f09 	.word	0x08004f09
 8004f30:	08004f09 	.word	0x08004f09
 8004f34:	08004f09 	.word	0x08004f09
 8004f38:	08004f8d 	.word	0x08004f8d
 8004f3c:	08004f09 	.word	0x08004f09
 8004f40:	08004f09 	.word	0x08004f09
 8004f44:	08004f09 	.word	0x08004f09
 8004f48:	08004f09 	.word	0x08004f09
 8004f4c:	0800509b 	.word	0x0800509b
 8004f50:	08004fbd 	.word	0x08004fbd
 8004f54:	0800507d 	.word	0x0800507d
 8004f58:	08004f09 	.word	0x08004f09
 8004f5c:	08004f09 	.word	0x08004f09
 8004f60:	080050bd 	.word	0x080050bd
 8004f64:	08004f09 	.word	0x08004f09
 8004f68:	08004fbd 	.word	0x08004fbd
 8004f6c:	08004f09 	.word	0x08004f09
 8004f70:	08004f09 	.word	0x08004f09
 8004f74:	08005085 	.word	0x08005085
 8004f78:	680b      	ldr	r3, [r1, #0]
 8004f7a:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8004f7e:	1d1a      	adds	r2, r3, #4
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	600a      	str	r2, [r1, #0]
 8004f84:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004f88:	2301      	movs	r3, #1
 8004f8a:	e0a4      	b.n	80050d6 <_printf_i+0x1f6>
 8004f8c:	6825      	ldr	r5, [r4, #0]
 8004f8e:	6808      	ldr	r0, [r1, #0]
 8004f90:	062e      	lsls	r6, r5, #24
 8004f92:	f100 0304 	add.w	r3, r0, #4
 8004f96:	d50a      	bpl.n	8004fae <_printf_i+0xce>
 8004f98:	6805      	ldr	r5, [r0, #0]
 8004f9a:	600b      	str	r3, [r1, #0]
 8004f9c:	2d00      	cmp	r5, #0
 8004f9e:	da03      	bge.n	8004fa8 <_printf_i+0xc8>
 8004fa0:	232d      	movs	r3, #45	; 0x2d
 8004fa2:	426d      	negs	r5, r5
 8004fa4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004fa8:	230a      	movs	r3, #10
 8004faa:	485e      	ldr	r0, [pc, #376]	; (8005124 <_printf_i+0x244>)
 8004fac:	e019      	b.n	8004fe2 <_printf_i+0x102>
 8004fae:	f015 0f40 	tst.w	r5, #64	; 0x40
 8004fb2:	6805      	ldr	r5, [r0, #0]
 8004fb4:	600b      	str	r3, [r1, #0]
 8004fb6:	bf18      	it	ne
 8004fb8:	b22d      	sxthne	r5, r5
 8004fba:	e7ef      	b.n	8004f9c <_printf_i+0xbc>
 8004fbc:	680b      	ldr	r3, [r1, #0]
 8004fbe:	6825      	ldr	r5, [r4, #0]
 8004fc0:	1d18      	adds	r0, r3, #4
 8004fc2:	6008      	str	r0, [r1, #0]
 8004fc4:	0628      	lsls	r0, r5, #24
 8004fc6:	d501      	bpl.n	8004fcc <_printf_i+0xec>
 8004fc8:	681d      	ldr	r5, [r3, #0]
 8004fca:	e002      	b.n	8004fd2 <_printf_i+0xf2>
 8004fcc:	0669      	lsls	r1, r5, #25
 8004fce:	d5fb      	bpl.n	8004fc8 <_printf_i+0xe8>
 8004fd0:	881d      	ldrh	r5, [r3, #0]
 8004fd2:	2f6f      	cmp	r7, #111	; 0x6f
 8004fd4:	bf0c      	ite	eq
 8004fd6:	2308      	moveq	r3, #8
 8004fd8:	230a      	movne	r3, #10
 8004fda:	4852      	ldr	r0, [pc, #328]	; (8005124 <_printf_i+0x244>)
 8004fdc:	2100      	movs	r1, #0
 8004fde:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004fe2:	6866      	ldr	r6, [r4, #4]
 8004fe4:	2e00      	cmp	r6, #0
 8004fe6:	bfa8      	it	ge
 8004fe8:	6821      	ldrge	r1, [r4, #0]
 8004fea:	60a6      	str	r6, [r4, #8]
 8004fec:	bfa4      	itt	ge
 8004fee:	f021 0104 	bicge.w	r1, r1, #4
 8004ff2:	6021      	strge	r1, [r4, #0]
 8004ff4:	b90d      	cbnz	r5, 8004ffa <_printf_i+0x11a>
 8004ff6:	2e00      	cmp	r6, #0
 8004ff8:	d04d      	beq.n	8005096 <_printf_i+0x1b6>
 8004ffa:	4616      	mov	r6, r2
 8004ffc:	fbb5 f1f3 	udiv	r1, r5, r3
 8005000:	fb03 5711 	mls	r7, r3, r1, r5
 8005004:	5dc7      	ldrb	r7, [r0, r7]
 8005006:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800500a:	462f      	mov	r7, r5
 800500c:	42bb      	cmp	r3, r7
 800500e:	460d      	mov	r5, r1
 8005010:	d9f4      	bls.n	8004ffc <_printf_i+0x11c>
 8005012:	2b08      	cmp	r3, #8
 8005014:	d10b      	bne.n	800502e <_printf_i+0x14e>
 8005016:	6823      	ldr	r3, [r4, #0]
 8005018:	07df      	lsls	r7, r3, #31
 800501a:	d508      	bpl.n	800502e <_printf_i+0x14e>
 800501c:	6923      	ldr	r3, [r4, #16]
 800501e:	6861      	ldr	r1, [r4, #4]
 8005020:	4299      	cmp	r1, r3
 8005022:	bfde      	ittt	le
 8005024:	2330      	movle	r3, #48	; 0x30
 8005026:	f806 3c01 	strble.w	r3, [r6, #-1]
 800502a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800502e:	1b92      	subs	r2, r2, r6
 8005030:	6122      	str	r2, [r4, #16]
 8005032:	464b      	mov	r3, r9
 8005034:	4621      	mov	r1, r4
 8005036:	4640      	mov	r0, r8
 8005038:	f8cd a000 	str.w	sl, [sp]
 800503c:	aa03      	add	r2, sp, #12
 800503e:	f7ff fedf 	bl	8004e00 <_printf_common>
 8005042:	3001      	adds	r0, #1
 8005044:	d14c      	bne.n	80050e0 <_printf_i+0x200>
 8005046:	f04f 30ff 	mov.w	r0, #4294967295
 800504a:	b004      	add	sp, #16
 800504c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005050:	4834      	ldr	r0, [pc, #208]	; (8005124 <_printf_i+0x244>)
 8005052:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005056:	680e      	ldr	r6, [r1, #0]
 8005058:	6823      	ldr	r3, [r4, #0]
 800505a:	f856 5b04 	ldr.w	r5, [r6], #4
 800505e:	061f      	lsls	r7, r3, #24
 8005060:	600e      	str	r6, [r1, #0]
 8005062:	d514      	bpl.n	800508e <_printf_i+0x1ae>
 8005064:	07d9      	lsls	r1, r3, #31
 8005066:	bf44      	itt	mi
 8005068:	f043 0320 	orrmi.w	r3, r3, #32
 800506c:	6023      	strmi	r3, [r4, #0]
 800506e:	b91d      	cbnz	r5, 8005078 <_printf_i+0x198>
 8005070:	6823      	ldr	r3, [r4, #0]
 8005072:	f023 0320 	bic.w	r3, r3, #32
 8005076:	6023      	str	r3, [r4, #0]
 8005078:	2310      	movs	r3, #16
 800507a:	e7af      	b.n	8004fdc <_printf_i+0xfc>
 800507c:	6823      	ldr	r3, [r4, #0]
 800507e:	f043 0320 	orr.w	r3, r3, #32
 8005082:	6023      	str	r3, [r4, #0]
 8005084:	2378      	movs	r3, #120	; 0x78
 8005086:	4828      	ldr	r0, [pc, #160]	; (8005128 <_printf_i+0x248>)
 8005088:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800508c:	e7e3      	b.n	8005056 <_printf_i+0x176>
 800508e:	065e      	lsls	r6, r3, #25
 8005090:	bf48      	it	mi
 8005092:	b2ad      	uxthmi	r5, r5
 8005094:	e7e6      	b.n	8005064 <_printf_i+0x184>
 8005096:	4616      	mov	r6, r2
 8005098:	e7bb      	b.n	8005012 <_printf_i+0x132>
 800509a:	680b      	ldr	r3, [r1, #0]
 800509c:	6826      	ldr	r6, [r4, #0]
 800509e:	1d1d      	adds	r5, r3, #4
 80050a0:	6960      	ldr	r0, [r4, #20]
 80050a2:	600d      	str	r5, [r1, #0]
 80050a4:	0635      	lsls	r5, r6, #24
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	d501      	bpl.n	80050ae <_printf_i+0x1ce>
 80050aa:	6018      	str	r0, [r3, #0]
 80050ac:	e002      	b.n	80050b4 <_printf_i+0x1d4>
 80050ae:	0671      	lsls	r1, r6, #25
 80050b0:	d5fb      	bpl.n	80050aa <_printf_i+0x1ca>
 80050b2:	8018      	strh	r0, [r3, #0]
 80050b4:	2300      	movs	r3, #0
 80050b6:	4616      	mov	r6, r2
 80050b8:	6123      	str	r3, [r4, #16]
 80050ba:	e7ba      	b.n	8005032 <_printf_i+0x152>
 80050bc:	680b      	ldr	r3, [r1, #0]
 80050be:	1d1a      	adds	r2, r3, #4
 80050c0:	600a      	str	r2, [r1, #0]
 80050c2:	681e      	ldr	r6, [r3, #0]
 80050c4:	2100      	movs	r1, #0
 80050c6:	4630      	mov	r0, r6
 80050c8:	6862      	ldr	r2, [r4, #4]
 80050ca:	f000 f831 	bl	8005130 <memchr>
 80050ce:	b108      	cbz	r0, 80050d4 <_printf_i+0x1f4>
 80050d0:	1b80      	subs	r0, r0, r6
 80050d2:	6060      	str	r0, [r4, #4]
 80050d4:	6863      	ldr	r3, [r4, #4]
 80050d6:	6123      	str	r3, [r4, #16]
 80050d8:	2300      	movs	r3, #0
 80050da:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80050de:	e7a8      	b.n	8005032 <_printf_i+0x152>
 80050e0:	4632      	mov	r2, r6
 80050e2:	4649      	mov	r1, r9
 80050e4:	4640      	mov	r0, r8
 80050e6:	6923      	ldr	r3, [r4, #16]
 80050e8:	47d0      	blx	sl
 80050ea:	3001      	adds	r0, #1
 80050ec:	d0ab      	beq.n	8005046 <_printf_i+0x166>
 80050ee:	6823      	ldr	r3, [r4, #0]
 80050f0:	079b      	lsls	r3, r3, #30
 80050f2:	d413      	bmi.n	800511c <_printf_i+0x23c>
 80050f4:	68e0      	ldr	r0, [r4, #12]
 80050f6:	9b03      	ldr	r3, [sp, #12]
 80050f8:	4298      	cmp	r0, r3
 80050fa:	bfb8      	it	lt
 80050fc:	4618      	movlt	r0, r3
 80050fe:	e7a4      	b.n	800504a <_printf_i+0x16a>
 8005100:	2301      	movs	r3, #1
 8005102:	4632      	mov	r2, r6
 8005104:	4649      	mov	r1, r9
 8005106:	4640      	mov	r0, r8
 8005108:	47d0      	blx	sl
 800510a:	3001      	adds	r0, #1
 800510c:	d09b      	beq.n	8005046 <_printf_i+0x166>
 800510e:	3501      	adds	r5, #1
 8005110:	68e3      	ldr	r3, [r4, #12]
 8005112:	9903      	ldr	r1, [sp, #12]
 8005114:	1a5b      	subs	r3, r3, r1
 8005116:	42ab      	cmp	r3, r5
 8005118:	dcf2      	bgt.n	8005100 <_printf_i+0x220>
 800511a:	e7eb      	b.n	80050f4 <_printf_i+0x214>
 800511c:	2500      	movs	r5, #0
 800511e:	f104 0619 	add.w	r6, r4, #25
 8005122:	e7f5      	b.n	8005110 <_printf_i+0x230>
 8005124:	080054c9 	.word	0x080054c9
 8005128:	080054da 	.word	0x080054da

0800512c <__retarget_lock_acquire_recursive>:
 800512c:	4770      	bx	lr

0800512e <__retarget_lock_release_recursive>:
 800512e:	4770      	bx	lr

08005130 <memchr>:
 8005130:	4603      	mov	r3, r0
 8005132:	b510      	push	{r4, lr}
 8005134:	b2c9      	uxtb	r1, r1
 8005136:	4402      	add	r2, r0
 8005138:	4293      	cmp	r3, r2
 800513a:	4618      	mov	r0, r3
 800513c:	d101      	bne.n	8005142 <memchr+0x12>
 800513e:	2000      	movs	r0, #0
 8005140:	e003      	b.n	800514a <memchr+0x1a>
 8005142:	7804      	ldrb	r4, [r0, #0]
 8005144:	3301      	adds	r3, #1
 8005146:	428c      	cmp	r4, r1
 8005148:	d1f6      	bne.n	8005138 <memchr+0x8>
 800514a:	bd10      	pop	{r4, pc}

0800514c <memmove>:
 800514c:	4288      	cmp	r0, r1
 800514e:	b510      	push	{r4, lr}
 8005150:	eb01 0402 	add.w	r4, r1, r2
 8005154:	d902      	bls.n	800515c <memmove+0x10>
 8005156:	4284      	cmp	r4, r0
 8005158:	4623      	mov	r3, r4
 800515a:	d807      	bhi.n	800516c <memmove+0x20>
 800515c:	1e43      	subs	r3, r0, #1
 800515e:	42a1      	cmp	r1, r4
 8005160:	d008      	beq.n	8005174 <memmove+0x28>
 8005162:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005166:	f803 2f01 	strb.w	r2, [r3, #1]!
 800516a:	e7f8      	b.n	800515e <memmove+0x12>
 800516c:	4601      	mov	r1, r0
 800516e:	4402      	add	r2, r0
 8005170:	428a      	cmp	r2, r1
 8005172:	d100      	bne.n	8005176 <memmove+0x2a>
 8005174:	bd10      	pop	{r4, pc}
 8005176:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800517a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800517e:	e7f7      	b.n	8005170 <memmove+0x24>

08005180 <_realloc_r>:
 8005180:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005182:	4607      	mov	r7, r0
 8005184:	4614      	mov	r4, r2
 8005186:	460e      	mov	r6, r1
 8005188:	b921      	cbnz	r1, 8005194 <_realloc_r+0x14>
 800518a:	4611      	mov	r1, r2
 800518c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8005190:	f7ff bc44 	b.w	8004a1c <_malloc_r>
 8005194:	b922      	cbnz	r2, 80051a0 <_realloc_r+0x20>
 8005196:	f7ff fbf5 	bl	8004984 <_free_r>
 800519a:	4625      	mov	r5, r4
 800519c:	4628      	mov	r0, r5
 800519e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80051a0:	f000 f814 	bl	80051cc <_malloc_usable_size_r>
 80051a4:	42a0      	cmp	r0, r4
 80051a6:	d20f      	bcs.n	80051c8 <_realloc_r+0x48>
 80051a8:	4621      	mov	r1, r4
 80051aa:	4638      	mov	r0, r7
 80051ac:	f7ff fc36 	bl	8004a1c <_malloc_r>
 80051b0:	4605      	mov	r5, r0
 80051b2:	2800      	cmp	r0, #0
 80051b4:	d0f2      	beq.n	800519c <_realloc_r+0x1c>
 80051b6:	4631      	mov	r1, r6
 80051b8:	4622      	mov	r2, r4
 80051ba:	f7ff fbcd 	bl	8004958 <memcpy>
 80051be:	4631      	mov	r1, r6
 80051c0:	4638      	mov	r0, r7
 80051c2:	f7ff fbdf 	bl	8004984 <_free_r>
 80051c6:	e7e9      	b.n	800519c <_realloc_r+0x1c>
 80051c8:	4635      	mov	r5, r6
 80051ca:	e7e7      	b.n	800519c <_realloc_r+0x1c>

080051cc <_malloc_usable_size_r>:
 80051cc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80051d0:	1f18      	subs	r0, r3, #4
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	bfbc      	itt	lt
 80051d6:	580b      	ldrlt	r3, [r1, r0]
 80051d8:	18c0      	addlt	r0, r0, r3
 80051da:	4770      	bx	lr

080051dc <_init>:
 80051dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80051de:	bf00      	nop
 80051e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80051e2:	bc08      	pop	{r3}
 80051e4:	469e      	mov	lr, r3
 80051e6:	4770      	bx	lr

080051e8 <_fini>:
 80051e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80051ea:	bf00      	nop
 80051ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80051ee:	bc08      	pop	{r3}
 80051f0:	469e      	mov	lr, r3
 80051f2:	4770      	bx	lr
