{
  "name": "ostd::arch::kernel::tsc::determine_tsc_freq_via_pit",
  "span": "ostd/src/arch/x86/kernel/tsc.rs:31:1: 31:43",
  "mir": "fn ostd::arch::kernel::tsc::determine_tsc_freq_via_pit() -> u64 {\n    let mut _0: u64;\n    let mut _1: irq::top_half::IrqLine;\n    let mut _2: core::result::Result<irq::top_half::IrqLine, error::Error>;\n    let  _3: ();\n    let mut _4: &mut irq::top_half::IrqLine;\n    let  _5: ();\n    let mut _6: arch::timer::pit::OperatingMode;\n    let  _7: arch::irq::chip::MappedIrqLine;\n    let mut _8: irq::top_half::IrqLine;\n    let  _9: ();\n    let  _10: ();\n    let mut _11: bool;\n    let mut _12: &core::sync::atomic::AtomicBool;\n    let mut _13: core::sync::atomic::Ordering;\n    let  _14: ();\n    let mut _15: &core::sync::atomic::AtomicU64;\n    let mut _16: core::sync::atomic::Ordering;\n    debug irq => _1;\n    debug irq => _7;\n    bb0: {\n        StorageLive(_1);\n        StorageLive(_2);\n        _2 = irq::top_half::IrqLine::alloc() -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        _1 = core::result::Result::<irq::top_half::IrqLine, error::Error>::unwrap(move _2) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageDead(_2);\n        StorageLive(_4);\n        _4 = &mut _1;\n        _3 = irq::top_half::IrqLine::on_active::<for<'a> fn(&'a arch::trap::TrapFrame) {arch::kernel::tsc::determine_tsc_freq_via_pit::pit_callback}>(move _4, arch::kernel::tsc::determine_tsc_freq_via_pit::pit_callback) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        StorageDead(_4);\n        StorageLive(_6);\n        _6 = arch::timer::pit::OperatingMode::RateGenerator;\n        _5 = arch::timer::pit::init(move _6) -> [return: bb4, unwind unreachable];\n    }\n    bb4: {\n        StorageDead(_6);\n        StorageLive(_8);\n        _8 = move _1;\n        _7 = arch::timer::pit::enable_interrupt(move _8) -> [return: bb5, unwind unreachable];\n    }\n    bb5: {\n        StorageDead(_8);\n        goto -> bb6;\n    }\n    bb6: {\n        _9 = arch::irq::ops::enable_local_and_halt() -> [return: bb7, unwind unreachable];\n    }\n    bb7: {\n        _10 = arch::irq::ops::disable_local() -> [return: bb8, unwind unreachable];\n    }\n    bb8: {\n        StorageLive(_11);\n        StorageLive(_12);\n        _12 = {alloc371: &core::sync::atomic::AtomicBool};\n        StorageLive(_13);\n        _13 = core::sync::atomic::Ordering::Acquire;\n        _11 = core::sync::atomic::AtomicBool::load(move _12, move _13) -> [return: bb9, unwind unreachable];\n    }\n    bb9: {\n        switchInt(move _11) -> [0: bb11, otherwise: bb10];\n    }\n    bb10: {\n        StorageDead(_13);\n        StorageDead(_12);\n        StorageDead(_11);\n        _14 = core::mem::drop::<arch::irq::chip::MappedIrqLine>(_7) -> [return: bb12, unwind unreachable];\n    }\n    bb11: {\n        StorageDead(_13);\n        StorageDead(_12);\n        StorageDead(_11);\n        goto -> bb6;\n    }\n    bb12: {\n        StorageLive(_15);\n        _15 = {alloc375: &core::sync::atomic::AtomicU64};\n        StorageLive(_16);\n        _16 = core::sync::atomic::Ordering::Acquire;\n        _0 = core::sync::atomic::AtomicU64::load(move _15, move _16) -> [return: bb13, unwind unreachable];\n    }\n    bb13: {\n        StorageDead(_16);\n        StorageDead(_15);\n        StorageDead(_1);\n        return;\n    }\n}\n"
}