Summer Bootscamp 2024 - Verilog HDL 
--- 

■ Mentee

* 유준모 : https://github.com/smupepe

---
■ Reference

* Verilog_2024_Toy_Project.pptx

---
■ Supplementary Explanation for Toy Project

* Lab01, Lab02 : RCA is limited to 4 bits because it applies carry to the next calculation, which slows down the process. Calculations beyond 4 bits are performed using CLA.
