# SDMMC register descriptions

**Source**: Page 60, Chunk 243  
**Category**: SDMMC register descriptions  
**Chunk Index**: 243

---

Contents RM0433
55.10.14 SDMMC acknowledgment timer register (SDMMC_ACKTIMER) . . . 2453
55.10.15 SDMMC data FIFO registers x (SDMMC_FIFORx) . . . . . . . . . . . . . . 2453
55.10.16 SDMMC DMA control register (SDMMC_IDMACTRLR) . . . . . . . . . . 2454
55.10.17 SDMMC IDMA buffer size register (SDMMC_IDMABSIZER) . . . . . . 2455
55.10.18 SDMMC IDMA buffer 0 base address register
55.10.19 SDMMC IDMA buffer 1 base address register

---

**AI Reasoning**: The content chunk lists various SDMMC (Secure Digital Memory Card Controller) registers, which are technical specifications related to the configuration and control of the SDMMC hardware. Placing this under 'specifications' aligns with the nature of the content, which is focused on detailed technical descriptions of hardware registers. The filename 'sdmmc_registers.md' succinctly captures the essence of the content, making it easily discoverable.
