// Seed: 1090943149
module module_0;
  tri id_1;
  assign id_2[1] = (id_1) ? id_1 : 1 - id_1;
  wire id_3;
  supply1 id_4;
  wire id_5, id_6;
  specify
    (id_7 => id_8) = (id_4);
    (id_9 => id_10) = (id_7  : id_10  : 1'b0, 1  : 1 == id_7  : 1);
    specparam id_11 = id_10;
  endspecify
endmodule
module module_1 (
    output wire  id_0,
    output logic id_1,
    output tri0  id_2
);
  reg id_5;
  module_0 modCall_1 ();
  assign modCall_1.id_9 = 0;
  reg id_6;
  assign id_6 = 1;
  always @(posedge 1 != 1) begin : LABEL_0
    id_1 <= #1 1;
    id_5 <= id_6;
    `define pp_7 0
    id_5 = 1;
    forever id_4 <= id_4;
    $display(`pp_7, "");
  end
  buf primCall (id_0, id_5);
  wire id_8;
  wire id_9;
  wire id_10;
endmodule
