{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1764359699183 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Standard Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764359699183 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 28 16:54:59 2025 " "Processing started: Fri Nov 28 16:54:59 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764359699183 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764359699183 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off GeniusProject -c GeniusProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off GeniusProject -c GeniusProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764359699184 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1764359699507 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1764359699507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevel-RTL " "Found design unit 1: TopLevel-RTL" {  } { { "TopLevel.vhd" "" { Text "C:/Users/fachi/OneDrive/Documentos/Genius/TopLevel.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764359706816 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.vhd" "" { Text "C:/Users/fachi/OneDrive/Documentos/Genius/TopLevel.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764359706816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764359706816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controller-RTL " "Found design unit 1: Controller-RTL" {  } { { "Controller.vhd" "" { Text "C:/Users/fachi/OneDrive/Documentos/Genius/Controller.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764359706818 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.vhd" "" { Text "C:/Users/fachi/OneDrive/Documentos/Genius/Controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764359706818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764359706818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input.vhd 2 1 " "Found 2 design units, including 1 entities, in source file input.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Input-RTL " "Found design unit 1: Input-RTL" {  } { { "Input.vhd" "" { Text "C:/Users/fachi/OneDrive/Documentos/Genius/Input.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764359706819 ""} { "Info" "ISGN_ENTITY_NAME" "1 Input " "Found entity 1: Input" {  } { { "Input.vhd" "" { Text "C:/Users/fachi/OneDrive/Documentos/Genius/Input.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764359706819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764359706819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_input.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led_input.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Led_Input-RTL " "Found design unit 1: Led_Input-RTL" {  } { { "Led_Input.vhd" "" { Text "C:/Users/fachi/OneDrive/Documentos/Genius/Led_Input.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764359706821 ""} { "Info" "ISGN_ENTITY_NAME" "1 Led_Input " "Found entity 1: Led_Input" {  } { { "Led_Input.vhd" "" { Text "C:/Users/fachi/OneDrive/Documentos/Genius/Led_Input.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764359706821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764359706821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Comparator-RTL " "Found design unit 1: Comparator-RTL" {  } { { "Comparator.vhd" "" { Text "C:/Users/fachi/OneDrive/Documentos/Genius/Comparator.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764359706822 ""} { "Info" "ISGN_ENTITY_NAME" "1 Comparator " "Found entity 1: Comparator" {  } { { "Comparator.vhd" "" { Text "C:/Users/fachi/OneDrive/Documentos/Genius/Comparator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764359706822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764359706822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "show_sequence.vhd 2 1 " "Found 2 design units, including 1 entities, in source file show_sequence.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Show_Sequence-RTL " "Found design unit 1: Show_Sequence-RTL" {  } { { "Show_Sequence.vhd" "" { Text "C:/Users/fachi/OneDrive/Documentos/Genius/Show_Sequence.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764359706824 ""} { "Info" "ISGN_ENTITY_NAME" "1 Show_Sequence " "Found entity 1: Show_Sequence" {  } { { "Show_Sequence.vhd" "" { Text "C:/Users/fachi/OneDrive/Documentos/Genius/Show_Sequence.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764359706824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764359706824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr_3bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lfsr_3bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LFSR_3bits-rtl " "Found design unit 1: LFSR_3bits-rtl" {  } { { "LFSR_3bits.vhd" "" { Text "C:/Users/fachi/OneDrive/Documentos/Genius/LFSR_3bits.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764359706826 ""} { "Info" "ISGN_ENTITY_NAME" "1 LFSR_3bits " "Found entity 1: LFSR_3bits" {  } { { "LFSR_3bits.vhd" "" { Text "C:/Users/fachi/OneDrive/Documentos/Genius/LFSR_3bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764359706826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764359706826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seed_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seed_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Seed_Generator-rtl " "Found design unit 1: Seed_Generator-rtl" {  } { { "Seed_Generator.vhd" "" { Text "C:/Users/fachi/OneDrive/Documentos/Genius/Seed_Generator.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764359706827 ""} { "Info" "ISGN_ENTITY_NAME" "1 Seed_Generator " "Found entity 1: Seed_Generator" {  } { { "Seed_Generator.vhd" "" { Text "C:/Users/fachi/OneDrive/Documentos/Genius/Seed_Generator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764359706827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764359706827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reorder_vector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reorder_vector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reorder_Vector-rtl " "Found design unit 1: Reorder_Vector-rtl" {  } { { "Reorder_Vector.vhd" "" { Text "C:/Users/fachi/OneDrive/Documentos/Genius/Reorder_Vector.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764359706829 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reorder_Vector " "Found entity 1: Reorder_Vector" {  } { { "Reorder_Vector.vhd" "" { Text "C:/Users/fachi/OneDrive/Documentos/Genius/Reorder_Vector.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764359706829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764359706829 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "input_clear_delay_sig TopLevel.vhd(84) " "VHDL error at TopLevel.vhd(84): object \"input_clear_delay_sig\" is used but not declared" {  } { { "TopLevel.vhd" "" { Text "C:/Users/fachi/OneDrive/Documentos/Genius/TopLevel.vhd" 84 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1764359706830 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out input_clear_delay TopLevel.vhd(84) " "VHDL error at TopLevel.vhd(84): cannot associate formal port \"input_clear_delay\" of mode \"out\" with an expression" {  } { { "TopLevel.vhd" "" { Text "C:/Users/fachi/OneDrive/Documentos/Genius/TopLevel.vhd" 84 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "Analysis & Synthesis" 0 -1 1764359706830 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4806 " "Peak virtual memory: 4806 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764359707131 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Nov 28 16:55:07 2025 " "Processing ended: Fri Nov 28 16:55:07 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764359707131 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764359707131 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764359707131 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1764359707131 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1764359707783 ""}
