
ubuntu-preinstalled/getconf:     file format elf32-littlearm


Disassembly of section .init:

000011cc <.init>:
    11cc:	push	{r3, lr}
    11d0:	bl	1660 <abort@plt+0x378>
    11d4:	pop	{r3, pc}

Disassembly of section .plt:

000011d8 <strcmp@plt-0x14>:
    11d8:	push	{lr}		; (str lr, [sp, #-4]!)
    11dc:	ldr	lr, [pc, #4]	; 11e8 <strcmp@plt-0x4>
    11e0:	add	lr, pc, lr
    11e4:	ldr	pc, [lr, #8]!
    11e8:	andeq	r3, r1, ip, lsl #27

000011ec <strcmp@plt>:
    11ec:	add	ip, pc, #0, 12
    11f0:	add	ip, ip, #77824	; 0x13000
    11f4:	ldr	pc, [ip, #3468]!	; 0xd8c

000011f8 <__cxa_finalize@plt>:
    11f8:	add	ip, pc, #0, 12
    11fc:	add	ip, ip, #77824	; 0x13000
    1200:	ldr	pc, [ip, #3460]!	; 0xd84

00001204 <pathconf@plt>:
    1204:	add	ip, pc, #0, 12
    1208:	add	ip, ip, #77824	; 0x13000
    120c:	ldr	pc, [ip, #3452]!	; 0xd7c

00001210 <printf@plt>:
    1210:	add	ip, pc, #0, 12
    1214:	add	ip, ip, #77824	; 0x13000
    1218:	ldr	pc, [ip, #3444]!	; 0xd74

0000121c <__dcgettext@plt>:
    121c:	add	ip, pc, #0, 12
    1220:	add	ip, ip, #77824	; 0x13000
    1224:	ldr	pc, [ip, #3436]!	; 0xd6c

00001228 <free@plt>:
    1228:	add	ip, pc, #0, 12
    122c:	add	ip, ip, #77824	; 0x13000
    1230:	ldr	pc, [ip, #3428]!	; 0xd64

00001234 <confstr@plt>:
    1234:	add	ip, pc, #0, 12
    1238:	add	ip, ip, #77824	; 0x13000
    123c:	ldr	pc, [ip, #3420]!	; 0xd5c

00001240 <dcgettext@plt>:
    1240:	add	ip, pc, #0, 12
    1244:	add	ip, ip, #77824	; 0x13000
    1248:	ldr	pc, [ip, #3412]!	; 0xd54

0000124c <sysconf@plt>:
    124c:	add	ip, pc, #0, 12
    1250:	add	ip, ip, #77824	; 0x13000
    1254:	ldr	pc, [ip, #3404]!	; 0xd4c

00001258 <textdomain@plt>:
    1258:	add	ip, pc, #0, 12
    125c:	add	ip, ip, #77824	; 0x13000
    1260:	ldr	pc, [ip, #3396]!	; 0xd44

00001264 <error@plt>:
    1264:	add	ip, pc, #0, 12
    1268:	add	ip, ip, #77824	; 0x13000
    126c:	ldr	pc, [ip, #3388]!	; 0xd3c

00001270 <puts@plt>:
    1270:	add	ip, pc, #0, 12
    1274:	add	ip, ip, #77824	; 0x13000
    1278:	ldr	pc, [ip, #3380]!	; 0xd34

0000127c <malloc@plt>:
    127c:	add	ip, pc, #0, 12
    1280:	add	ip, ip, #77824	; 0x13000
    1284:	ldr	pc, [ip, #3372]!	; 0xd2c

00001288 <__libc_start_main@plt>:
    1288:	add	ip, pc, #0, 12
    128c:	add	ip, ip, #77824	; 0x13000
    1290:	ldr	pc, [ip, #3364]!	; 0xd24

00001294 <__gmon_start__@plt>:
    1294:	add	ip, pc, #0, 12
    1298:	add	ip, ip, #77824	; 0x13000
    129c:	ldr	pc, [ip, #3356]!	; 0xd1c

000012a0 <exit@plt>:
    12a0:	add	ip, pc, #0, 12
    12a4:	add	ip, ip, #77824	; 0x13000
    12a8:	ldr	pc, [ip, #3348]!	; 0xd14

000012ac <fprintf@plt>:
    12ac:	add	ip, pc, #0, 12
    12b0:	add	ip, ip, #77824	; 0x13000
    12b4:	ldr	pc, [ip, #3340]!	; 0xd0c

000012b8 <__errno_location@plt>:
    12b8:	add	ip, pc, #0, 12
    12bc:	add	ip, ip, #77824	; 0x13000
    12c0:	ldr	pc, [ip, #3332]!	; 0xd04

000012c4 <putchar@plt>:
    12c4:	add	ip, pc, #0, 12
    12c8:	add	ip, ip, #77824	; 0x13000
    12cc:	ldr	pc, [ip, #3324]!	; 0xcfc

000012d0 <setlocale@plt>:
    12d0:	add	ip, pc, #0, 12
    12d4:	add	ip, ip, #77824	; 0x13000
    12d8:	ldr	pc, [ip, #3316]!	; 0xcf4

000012dc <strncmp@plt>:
    12dc:	add	ip, pc, #0, 12
    12e0:	add	ip, ip, #77824	; 0x13000
    12e4:	ldr	pc, [ip, #3308]!	; 0xcec

000012e8 <abort@plt>:
    12e8:	add	ip, pc, #0, 12
    12ec:	add	ip, ip, #77824	; 0x13000
    12f0:	ldr	pc, [ip, #3300]!	; 0xce4

Disassembly of section .text:

000012f4 <.text>:
    12f4:	push	{r0, r1, r2, r5, r7, r8, r9, fp, lr}
    12f8:	ldrbtmi	r4, [fp], #-4080	; 0xfffff010
    12fc:	strmi	fp, [r4], -r3, lsl #1
    1300:	andcs	r4, r0, sp, lsl #12
    1304:	movwls	r4, #5657	; 0x1619
    1308:			; <UNDEFINED> instruction: 0xf7ff4ea3
    130c:	stmdbls	r1, {r1, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    1310:			; <UNDEFINED> instruction: 0xf7ff2005
    1314:	blmi	fe87d294 <abort@plt+0xfe87bfac>
    1318:			; <UNDEFINED> instruction: 0xf856447e
    131c:	strbmi	r8, [r0], -r3
    1320:	svc	0x009af7ff
    1324:	ldcle	12, cr2, [r1, #-4]!
    1328:	ldmibmi	sp, {r0, r1, r2, r3, r5, r6, fp, sp, lr}
    132c:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    1330:	svc	0x005cf7ff
    1334:	stmdacs	r0, {r1, r2, r9, sl, lr}
    1338:	ldmibmi	sl, {r3, r4, r5, r6, ip, lr, pc}
    133c:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    1340:	svc	0x0054f7ff
    1344:	stmdacs	r0, {r1, r2, r9, sl, lr}
    1348:	addshi	pc, r0, r0
    134c:	andcs	r4, r2, #2457600	; 0x258000
    1350:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    1354:	svc	0x00c2f7ff
    1358:	ldmvc	fp!, {r6, r8, fp, ip, sp, pc}
    135c:	cmple	r1, r0, lsl #22
    1360:	andsle	r2, r1, r2, lsl #24
    1364:	strcc	r3, [r8, #-3074]	; 0xfffff3fe
    1368:	andle	r2, sp, r1, lsl #24
    136c:	stmibmi	pc, {r1, r2, r3, r5, r6, fp, sp, lr}	; <UNPREDICTABLE>
    1370:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    1374:	svc	0x003af7ff
    1378:	cmple	sp, r0, lsl #16
    137c:			; <UNDEFINED> instruction: 0xf0002c02
    1380:	stccs	0, cr8, [r3], {236}	; 0xec
    1384:	rschi	pc, r1, r0
    1388:			; <UNDEFINED> instruction: 0xf9cef000
    138c:	bne	ff909f98 <abort@plt+0xff908cb0>
    1390:	bcs	48d20 <abort@plt+0x47a38>
    1394:	svcmi	0x0086d8f8
    1398:	beq	fe0fbcdc <abort@plt+0xfe0fa9f4>
    139c:			; <UNDEFINED> instruction: 0xf8df4e85
    13a0:	ldrbtmi	fp, [pc], #-536	; 13a8 <abort@plt+0xc0>
    13a4:			; <UNDEFINED> instruction: 0xf855447e
    13a8:	ldrbtmi	r9, [fp], #35	; 0x23
    13ac:	orreq	lr, r3, #5120	; 0x1400
    13b0:	strbmi	r9, [r9], -r1, lsl #6
    13b4:			; <UNDEFINED> instruction: 0xf7ff4630
    13b8:	cmplt	r0, sl, lsl pc
    13bc:	ldrbmi	r2, [r9], -r7, lsl #4
    13c0:			; <UNDEFINED> instruction: 0xf7ff4630
    13c4:	stmdblt	r0!, {r2, r3, r7, r8, r9, sl, fp, sp, lr, pc}^
    13c8:			; <UNDEFINED> instruction: 0x46491df0
    13cc:	svc	0x000ef7ff
    13d0:	ldmvs	fp!, {r3, r4, r5, r8, fp, ip, sp, pc}
    13d4:	subsle	r2, fp, r1, lsl #22
    13d8:	rsbsle	r2, r7, r2, lsl #22
    13dc:			; <UNDEFINED> instruction: 0xf0002b00
    13e0:			; <UNDEFINED> instruction: 0xf8578093
    13e4:	cdpcs	15, 0, cr6, cr0, cr12, {0}
    13e8:	ldmdbmi	r4!, {r0, r1, r5, r6, r7, r8, ip, lr, pc}^
    13ec:	strbmi	r2, [r0], -r5, lsl #4
    13f0:			; <UNDEFINED> instruction: 0xf7ff4479
    13f4:	blls	7d04c <abort@plt+0x7bd64>
    13f8:	ldmdavs	fp, {r0, r4, r5, r9, sl, lr}
    13fc:	andcs	r4, r2, r2, lsl #12
    1400:	svc	0x0030f7ff
    1404:	strcc	r6, [r1], #-2222	; 0xfffff752
    1408:	strcc	r4, [r4, #-2413]	; 0xfffff693
    140c:			; <UNDEFINED> instruction: 0x46304479
    1410:	mcr	7, 7, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    1414:	adcsle	r2, r4, r0, lsl #16
    1418:	ldrtmi	r4, [r0], -sl, ror #18
    141c:			; <UNDEFINED> instruction: 0xf7ff4479
    1420:	stmdacs	r0, {r1, r2, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    1424:	movwcs	fp, #7956	; 0x1f14
    1428:	ldr	r2, [r0, r2, lsl #6]!
    142c:	stmdbmi	r7!, {r1, r2, r5, r6, r9, fp, lr}^
    1430:	ldrbtmi	r4, [sl], #-2151	; 0xfffff799
    1434:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    1438:	mcr	7, 7, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
    143c:	andcs	r4, r5, #1654784	; 0x194000
    1440:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    1444:	mrc	7, 7, APSR_nzcv, cr12, cr15, {7}
    1448:	ldrbtmi	r4, [r9], #-2403	; 0xfffff69d
    144c:	mcr	7, 7, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    1450:	ldrtmi	r4, [r0], -r2, ror #18
    1454:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1458:	mrc	7, 7, APSR_nzcv, cr2, cr15, {7}
    145c:	ldrbtmi	r4, [r9], #-2400	; 0xfffff6a0
    1460:	mrc	7, 6, APSR_nzcv, cr6, cr15, {7}
    1464:	andlt	r2, r3, r0
    1468:	svchi	0x00f0e8bd
    146c:	andcs	r4, r5, #1523712	; 0x174000
    1470:			; <UNDEFINED> instruction: 0xf7ff4479
    1474:			; <UNDEFINED> instruction: 0xf7ffeee6
    1478:	ldmdbmi	fp, {r2, r3, r6, r7, r9, sl, fp, sp, lr, pc}^
    147c:	andcs	r4, r5, #48, 12	; 0x3000000
    1480:			; <UNDEFINED> instruction: 0xf7ff4479
    1484:	ldmdbmi	r9, {r1, r2, r3, r4, r6, r7, r9, sl, fp, sp, lr, pc}^
    1488:			; <UNDEFINED> instruction: 0xf7ff4479
    148c:	strb	lr, [r9, r2, asr #29]!
    1490:			; <UNDEFINED> instruction: 0xf43f2c02
    1494:	andcs	sl, r0, #484	; 0x1e4
    1498:			; <UNDEFINED> instruction: 0x46116878
    149c:	mcr	7, 6, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
    14a0:			; <UNDEFINED> instruction: 0xf7ff4605
    14a4:	strmi	lr, [r4], -ip, ror #29
    14a8:	rsble	r2, r2, r0, lsl #16
    14ac:	ldmdavs	r8!, {r0, r5, r9, sl, lr}^
    14b0:			; <UNDEFINED> instruction: 0xf7ff462a
    14b4:	adcmi	lr, r8, #192, 28	; 0xc00
    14b8:	cmple	r2, r1, lsl #12
    14bc:	strtmi	r4, [r2], -ip, asr #16
    14c0:			; <UNDEFINED> instruction: 0xf7ff4478
    14c4:	andcs	lr, r0, r6, lsr #29
    14c8:	mcr	7, 7, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
    14cc:			; <UNDEFINED> instruction: 0xf43f2c01
    14d0:			; <UNDEFINED> instruction: 0xf7ffaf5b
    14d4:			; <UNDEFINED> instruction: 0xf10aeef2
    14d8:	movwcs	r0, #2564	; 0xa04
    14dc:	strmi	r6, [r4], -r3
    14e0:			; <UNDEFINED> instruction: 0xf8556879
    14e4:	ldrbmi	r0, [r5], #-10
    14e8:	mcr	7, 4, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    14ec:			; <UNDEFINED> instruction: 0xd1211c42
    14f0:	stmdbcs	r0, {r0, r5, fp, sp, lr}
    14f4:	ldmdbmi	pc!, {r3, r6, r8, ip, lr, pc}	; <UNPREDICTABLE>
    14f8:	strbmi	r2, [r0], -r5, lsl #4
    14fc:			; <UNDEFINED> instruction: 0xf7ff4479
    1500:			; <UNDEFINED> instruction: 0xf7ffee8e
    1504:			; <UNDEFINED> instruction: 0xe7deeeb6
    1508:			; <UNDEFINED> instruction: 0xf43f2c02
    150c:	ldmdavs	r8!, {r0, r2, r3, r4, r5, r8, r9, sl, fp, sp, pc}^
    1510:	mrc	7, 4, APSR_nzcv, cr12, cr15, {7}
    1514:	strmi	r1, [r1], -r3, asr #24
    1518:	ldmdavs	fp!, {r1, r4, r8, ip, lr, pc}^
    151c:	blcs	502f4 <abort@plt+0x4f00c>
    1520:	ldmdbmi	r5!, {r1, r2, r4, r8, fp, ip, lr, pc}
    1524:	strbmi	r2, [r0], -r5, lsl #4
    1528:			; <UNDEFINED> instruction: 0xf7ff4479
    152c:			; <UNDEFINED> instruction: 0xf7ffee78
    1530:	strb	lr, [r8, r0, lsr #29]
    1534:	ldmdami	r1!, {r0, r9, sl, lr}
    1538:			; <UNDEFINED> instruction: 0xf7ff4478
    153c:	strb	lr, [r2, sl, ror #28]
    1540:	ldrbtmi	r4, [r8], #-2095	; 0xfffff7d1
    1544:	mcr	7, 3, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    1548:	stmiavs	r8!, {r0, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    154c:			; <UNDEFINED> instruction: 0xf91cf000
    1550:	ldrbtmi	r4, [r8], #-2092	; 0xfffff7d4
    1554:	mrc	7, 2, APSR_nzcv, cr12, cr15, {7}
    1558:	stmdami	fp!, {r0, r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    155c:			; <UNDEFINED> instruction: 0xf0004478
    1560:			; <UNDEFINED> instruction: 0xf7fff913
    1564:	bmi	a7d014 <abort@plt+0xa7bd2c>
    1568:	stmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
    156c:			; <UNDEFINED> instruction: 0xf7ff2003
    1570:	stmdbmi	r7!, {r1, r3, r4, r5, r6, r9, sl, fp, sp, lr, pc}
    1574:	strbmi	r2, [r0], -r5, lsl #4
    1578:			; <UNDEFINED> instruction: 0xf7ff4479
    157c:			; <UNDEFINED> instruction: 0x4621ee50
    1580:	andcs	r4, r3, r2, lsl #12
    1584:	mcr	7, 3, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    1588:	andcs	r4, r3, r2, lsr #20
    158c:	ldrbtmi	r6, [sl], #-2091	; 0xfffff7d5
    1590:	mcr	7, 3, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    1594:	ldrdeq	r0, [r0], -r2
    1598:	andeq	r3, r1, r8, asr ip
    159c:	andeq	r0, r0, r4, lsl #1
    15a0:	andeq	r0, r0, r2, asr r6
    15a4:	andeq	r0, r0, r6, ror r7
    15a8:			; <UNDEFINED> instruction: 0x000008b6
    15ac:	muleq	r0, sl, r8
    15b0:	andeq	r2, r1, r2, asr #23
    15b4:	muleq	r0, ip, r5
    15b8:	andeq	r0, r0, lr, ror #16
    15bc:	andeq	r0, r0, ip, asr r8
    15c0:	andeq	r0, r0, r0, lsl #16
    15c4:	strdeq	r0, [r0], -r8
    15c8:	andeq	r0, r0, sl, asr r5
    15cc:	andeq	r0, r0, r0, ror #10
    15d0:	andeq	r0, r0, lr, ror r5
    15d4:	andeq	r0, r0, r2, lsl #11
    15d8:	andeq	r0, r0, r2, asr #12
    15dc:	andeq	r0, r0, lr, lsr r6
    15e0:	andeq	r0, r0, r6, asr #12
    15e4:	andeq	r0, r0, ip, asr #12
    15e8:	andeq	r0, r0, ip, lsl r7
    15ec:	andeq	r0, r0, r8, asr #14
    15f0:			; <UNDEFINED> instruction: 0x000004b8
    15f4:	andeq	r0, r0, r4, lsr r7
    15f8:	andeq	r0, r0, r8, lsl #14
    15fc:	andeq	r0, r0, r4, lsl #14
    1600:	strdeq	r0, [r0], -sl
    1604:	strdeq	r0, [r0], -r2
    1608:			; <UNDEFINED> instruction: 0x000006b4
    160c:	andeq	r0, r0, r8, lsl #8
    1610:	andeq	r0, r0, r4, ror #7
    1614:	muleq	r0, r2, r6
    1618:	bleq	3d75c <abort@plt+0x3c474>
    161c:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    1620:	strbtmi	fp, [sl], -r2, lsl #24
    1624:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    1628:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    162c:	ldrmi	sl, [sl], #776	; 0x308
    1630:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    1634:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    1638:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    163c:			; <UNDEFINED> instruction: 0xf85a4b06
    1640:	stmdami	r6, {r0, r1, ip, sp}
    1644:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    1648:	mrc	7, 0, APSR_nzcv, cr14, cr15, {7}
    164c:	mcr	7, 2, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    1650:	andeq	r3, r1, r4, lsr #18
    1654:	andeq	r0, r0, r4, rrx
    1658:	andeq	r0, r0, ip, ror r0
    165c:	andeq	r0, r0, r0, lsl #1
    1660:	ldr	r3, [pc, #20]	; 167c <abort@plt+0x394>
    1664:	ldr	r2, [pc, #20]	; 1680 <abort@plt+0x398>
    1668:	add	r3, pc, r3
    166c:	ldr	r2, [r3, r2]
    1670:	cmp	r2, #0
    1674:	bxeq	lr
    1678:	b	1294 <__gmon_start__@plt>
    167c:	andeq	r3, r1, r4, lsl #18
    1680:	andeq	r0, r0, r8, ror r0
    1684:	blmi	1d36a4 <abort@plt+0x1d23bc>
    1688:	bmi	1d2870 <abort@plt+0x1d1588>
    168c:	addmi	r4, r3, #2063597568	; 0x7b000000
    1690:	andle	r4, r3, sl, ror r4
    1694:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1698:	ldrmi	fp, [r8, -r3, lsl #2]
    169c:	svclt	0x00004770
    16a0:	andeq	r3, r1, ip, ror r9
    16a4:	andeq	r3, r1, r8, ror r9
    16a8:	andeq	r3, r1, r0, ror #17
    16ac:	andeq	r0, r0, r0, ror r0
    16b0:	stmdbmi	r9, {r3, fp, lr}
    16b4:	bmi	25289c <abort@plt+0x2515b4>
    16b8:	bne	2528a4 <abort@plt+0x2515bc>
    16bc:	svceq	0x00cb447a
    16c0:			; <UNDEFINED> instruction: 0x01a1eb03
    16c4:	andle	r1, r3, r9, asr #32
    16c8:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    16cc:	ldrmi	fp, [r8, -r3, lsl #2]
    16d0:	svclt	0x00004770
    16d4:	andeq	r3, r1, r0, asr r9
    16d8:	andeq	r3, r1, ip, asr #18
    16dc:			; <UNDEFINED> instruction: 0x000138b4
    16e0:	andeq	r0, r0, r8, lsl #1
    16e4:	blmi	2aeb0c <abort@plt+0x2ad824>
    16e8:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    16ec:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    16f0:	blmi	26fca4 <abort@plt+0x26e9bc>
    16f4:	ldrdlt	r5, [r3, -r3]!
    16f8:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    16fc:			; <UNDEFINED> instruction: 0xf7ff6818
    1700:			; <UNDEFINED> instruction: 0xf7ffed7c
    1704:	blmi	1c1608 <abort@plt+0x1c0320>
    1708:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    170c:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    1710:	andeq	r3, r1, sl, lsl r9
    1714:	andeq	r3, r1, r4, lsl #17
    1718:	andeq	r0, r0, ip, rrx
    171c:	andeq	r3, r1, r6, lsl #18
    1720:	strdeq	r3, [r1], -sl
    1724:	svclt	0x0000e7c4
    1728:	andcs	r4, r5, #4352	; 0x1100
    172c:	ldrbtmi	r4, [ip], #-2065	; 0xfffff7ef
    1730:	strlt	r4, [r0, #2833]	; 0xb11
    1734:	stmiapl	r6!, {r0, r2, r5, fp, ip, lr}^
    1738:			; <UNDEFINED> instruction: 0x46284910
    173c:	ldmdavs	r7!, {r0, r3, r4, r5, r6, sl, lr}
    1740:	stcl	7, cr15, [ip, #-1020]!	; 0xfffffc04
    1744:	stmiapl	r4!, {r1, r2, r3, r8, r9, fp, lr}^
    1748:	strmi	r6, [r1], -r2, lsr #16
    174c:			; <UNDEFINED> instruction: 0xf7ff4638
    1750:	stmdbmi	ip, {r1, r2, r3, r5, r7, r8, sl, fp, sp, lr, pc}
    1754:	strtmi	r2, [r8], -r5, lsl #4
    1758:	ldmdavs	r6!, {r0, r3, r4, r5, r6, sl, lr}
    175c:	ldcl	7, cr15, [lr, #-1020]	; 0xfffffc04
    1760:	strmi	r6, [r1], -r2, lsr #16
    1764:			; <UNDEFINED> instruction: 0xf7ff4630
    1768:	andcs	lr, r2, r2, lsr #27
    176c:	ldc	7, cr15, [r8, #1020]	; 0x3fc
    1770:	andeq	r3, r1, r2, asr #16
    1774:	andeq	r0, r0, r4, lsl #1
    1778:	andeq	r0, r0, r4, ror r0
    177c:			; <UNDEFINED> instruction: 0x000001b0
    1780:	andeq	r0, r0, r8, rrx
    1784:	andeq	r0, r0, ip, asr #3
    1788:	svcmi	0x00f8e92d
    178c:	ldcmi	6, cr4, [r9], #-24	; 0xffffffe8
    1790:			; <UNDEFINED> instruction: 0x4d3a4939
    1794:	svcmi	0x003a447c
    1798:			; <UNDEFINED> instruction: 0xf8df4479
    179c:	ldrbtmi	r8, [sp], #-232	; 0xffffff18
    17a0:	ldrdls	pc, [r4], #143	; 0x8f	; <UNPREDICTABLE>
    17a4:	ldrbtmi	r4, [r8], #1151	; 0x47f
    17a8:	strd	r4, [r3], -r9
    17ac:			; <UNDEFINED> instruction: 0xf854b3c3
    17b0:	biclt	r1, r1, ip, lsl #30
    17b4:			; <UNDEFINED> instruction: 0xf7ff4628
    17b8:	stmiavs	r3!, {r2, r3, r5, r8, sl, fp, sp, lr, pc}
    17bc:	andsle	r2, r5, r1, lsl #22
    17c0:	mvnsle	r2, r2, lsl #22
    17c4:	ldrtmi	r6, [r0], -r1, ror #16
    17c8:	ldc	7, cr15, [ip, #-1020]	; 0xfffffc04
    17cc:	andle	r1, r3, r2, asr #24
    17d0:	strbmi	r4, [r0], -r1, lsl #12
    17d4:	ldc	7, cr15, [ip, #-1020]	; 0xfffffc04
    17d8:			; <UNDEFINED> instruction: 0xf7ff200a
    17dc:			; <UNDEFINED> instruction: 0xf854ed74
    17e0:	stmdbcs	r0, {r2, r3, r8, r9, sl, fp, ip}
    17e4:	strmi	sp, [r8], -r6, ror #3
    17e8:	ldcl	7, cr15, [sl, #-1020]	; 0xfffffc04
    17ec:	stmdavs	r0!, {r9, sp}^
    17f0:			; <UNDEFINED> instruction: 0xf7ff4611
    17f4:	strmi	lr, [r3], r0, lsr #26
    17f8:	stcl	7, cr15, [r0, #-1020]	; 0xfffffc04
    17fc:	cmplt	r8, #136314880	; 0x8200000
    1800:	ldrbmi	r4, [sl], -r1, lsl #12
    1804:			; <UNDEFINED> instruction: 0xf7ff6860
    1808:	ldrbmi	lr, [r8, #-3350]	; 0xfffff2ea
    180c:	tstle	fp, r1, lsl #12
    1810:			; <UNDEFINED> instruction: 0x46384652
    1814:	ldcl	7, cr15, [ip], #1020	; 0x3fc
    1818:			; <UNDEFINED> instruction: 0xf7ff4650
    181c:	strb	lr, [r6, r6, lsl #26]
    1820:			; <UNDEFINED> instruction: 0xf7ff6860
    1824:	mcrrne	13, 1, lr, r3, cr4
    1828:	tstle	r8, r1, lsl #12
    182c:	blcc	1d1b9c0 <abort@plt+0x1d1a6d8>
    1830:	ldmle	r1, {r0, r8, r9, fp, sp}^
    1834:	ldrbtmi	r4, [r8], #-2069	; 0xfffff7eb
    1838:	stcl	7, cr15, [sl], #1020	; 0x3fc
    183c:	ldmdami	r4, {r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    1840:			; <UNDEFINED> instruction: 0xf7ff4478
    1844:	strb	lr, [r7, r6, ror #25]
    1848:	ldc	7, cr15, [r6, #-1020]!	; 0xfffffc04
    184c:	ldrbtmi	r4, [sl], #-2577	; 0xfffff5ef
    1850:	andcs	r6, r3, r1, lsl #16
    1854:	stc	7, cr15, [r6, #-1020]	; 0xfffffc04
    1858:	andcs	r4, r5, #15360	; 0x3c00
    185c:			; <UNDEFINED> instruction: 0xf859490f
    1860:	ldrbtmi	r0, [r9], #-3
    1864:	ldcl	7, cr15, [sl], {255}	; 0xff
    1868:			; <UNDEFINED> instruction: 0x46024651
    186c:			; <UNDEFINED> instruction: 0xf7ff2003
    1870:	svclt	0x0000ecfa
    1874:	ldrdeq	r2, [r1], -r0
    1878:	andeq	r0, r0, r8, lsr #3
    187c:	andeq	r0, r0, lr, lsr #3
    1880:	ldrdeq	r0, [r0], -r4
    1884:	andeq	r0, r0, lr, lsr #3
    1888:	andeq	r3, r1, r8, asr #15
    188c:	andeq	r0, r0, r2, lsr #2
    1890:	andeq	r0, r0, r4, lsl r1
    1894:	andeq	r0, r0, r2, lsr #2
    1898:	andeq	r0, r0, r4, lsl #1
    189c:	strdeq	r0, [r0], -sl
    18a0:	mvnsmi	lr, #737280	; 0xb4000
    18a4:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    18a8:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    18ac:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    18b0:	stc	7, cr15, [ip], {255}	; 0xff
    18b4:	blne	1d92ab0 <abort@plt+0x1d917c8>
    18b8:	strhle	r1, [sl], -r6
    18bc:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    18c0:	svccc	0x0004f855
    18c4:	strbmi	r3, [sl], -r1, lsl #8
    18c8:	ldrtmi	r4, [r8], -r1, asr #12
    18cc:	adcmi	r4, r6, #152, 14	; 0x2600000
    18d0:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    18d4:	svclt	0x000083f8
    18d8:			; <UNDEFINED> instruction: 0x000126b2
    18dc:	andeq	r2, r1, r8, lsr #13
    18e0:	svclt	0x00004770

Disassembly of section .fini:

000018e4 <.fini>:
    18e4:	push	{r3, lr}
    18e8:	pop	{r3, pc}
