digraph "CFG for '_Z11crossFilterPKdPKfS2_S2_Pf' function" {
	label="CFG for '_Z11crossFilterPKdPKfS2_S2_Pf' function";

	Node0x55b1ab0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b2ccfb70",label="{%5:\l  %6 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %7 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !4\l  %8 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %9 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %10 = getelementptr inbounds double, double addrspace(1)* %0, i64 1\l  %11 = load double, double addrspace(1)* %10, align 8, !tbaa !5,\l... !amdgpu.noclobber !9\l  %12 = fptosi double %11 to i32\l  %13 = getelementptr inbounds double, double addrspace(1)* %0, i64 9\l  %14 = load double, double addrspace(1)* %13, align 8, !tbaa !5,\l... !amdgpu.noclobber !9\l  %15 = fptosi double %14 to i32\l  %16 = shl nsw i32 %8, 5\l  %17 = add nsw i32 %16, %6\l  %18 = add nsw i32 %16, %7\l  %19 = icmp slt i32 %18, %12\l  %20 = icmp slt i32 %6, %15\l  %21 = select i1 %19, i1 %20, i1 false\l  br i1 %21, label %22, label %35\l|{<s0>T|<s1>F}}"];
	Node0x55b1ab0:s0 -> Node0x55b5190;
	Node0x55b1ab0:s1 -> Node0x55b5220;
	Node0x55b5190 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#93b5fe70",label="{%22:\l22:                                               \l  %23 = mul nsw i32 %18, %15\l  %24 = mul nsw i32 %7, %15\l  br label %25\l}"];
	Node0x55b5190 -> Node0x55b5480;
	Node0x55b5480 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7ac8e70",label="{%25:\l25:                                               \l  %26 = phi i32 [ %6, %22 ], [ %33, %25 ]\l  %27 = add nsw i32 %26, %23\l  %28 = sext i32 %27 to i64\l  %29 = getelementptr inbounds float, float addrspace(1)* %1, i64 %28\l  %30 = load float, float addrspace(1)* %29, align 4, !tbaa !10,\l... !amdgpu.noclobber !9\l  %31 = add nsw i32 %26, %24\l  %32 = getelementptr inbounds [2592 x float], [2592 x float] addrspace(3)*\l... @_ZZ11crossFilterPKdPKfS2_S2_PfE4shW1, i32 0, i32 %31\l  store float %30, float addrspace(3)* %32, align 4, !tbaa !10\l  %33 = add nuw nsw i32 %26, 32\l  %34 = icmp slt i32 %33, %15\l  br i1 %34, label %25, label %35, !llvm.loop !12\l|{<s0>T|<s1>F}}"];
	Node0x55b5480:s0 -> Node0x55b5480;
	Node0x55b5480:s1 -> Node0x55b5220;
	Node0x55b5220 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b2ccfb70",label="{%35:\l35:                                               \l  %36 = shl nsw i32 %9, 5\l  %37 = add nsw i32 %36, %7\l  %38 = icmp slt i32 %37, %12\l  %39 = select i1 %38, i1 %20, i1 false\l  br i1 %39, label %40, label %53\l|{<s0>T|<s1>F}}"];
	Node0x55b5220:s0 -> Node0x55b68a0;
	Node0x55b5220:s1 -> Node0x55b68f0;
	Node0x55b68a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#93b5fe70",label="{%40:\l40:                                               \l  %41 = mul nsw i32 %37, %15\l  %42 = mul nsw i32 %7, %15\l  br label %43\l}"];
	Node0x55b68a0 -> Node0x55b6b10;
	Node0x55b6b10 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7ac8e70",label="{%43:\l43:                                               \l  %44 = phi i32 [ %6, %40 ], [ %51, %43 ]\l  %45 = add nsw i32 %44, %41\l  %46 = sext i32 %45 to i64\l  %47 = getelementptr inbounds float, float addrspace(1)* %2, i64 %46\l  %48 = load float, float addrspace(1)* %47, align 4, !tbaa !10,\l... !amdgpu.noclobber !9\l  %49 = add nsw i32 %44, %42\l  %50 = getelementptr inbounds [2592 x float], [2592 x float] addrspace(3)*\l... @_ZZ11crossFilterPKdPKfS2_S2_PfE4shW2, i32 0, i32 %49\l  store float %48, float addrspace(3)* %50, align 4, !tbaa !10\l  %51 = add nuw nsw i32 %44, 32\l  %52 = icmp slt i32 %51, %15\l  br i1 %52, label %43, label %53, !llvm.loop !14\l|{<s0>T|<s1>F}}"];
	Node0x55b6b10:s0 -> Node0x55b6b10;
	Node0x55b6b10:s1 -> Node0x55b68f0;
	Node0x55b68f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b2ccfb70",label="{%53:\l53:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %54 = icmp slt i32 %17, %12\l  %55 = select i1 %38, i1 %54, i1 false\l  %56 = icmp sgt i32 %15, 0\l  %57 = select i1 %55, i1 %56, i1 false\l  br i1 %57, label %58, label %213\l|{<s0>T|<s1>F}}"];
	Node0x55b68f0:s0 -> Node0x55b7890;
	Node0x55b68f0:s1 -> Node0x55b7920;
	Node0x55b7890 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#93b5fe70",label="{%58:\l58:                                               \l  %59 = shl nuw nsw i32 %15, 1\l  %60 = add i32 %59, -1\l  %61 = mul nsw i32 %6, %15\l  %62 = mul nsw i32 %7, %15\l  %63 = add i32 %62, %15\l  %64 = add nsw i32 %15, -1\l  %65 = add i32 %64, %62\l  %66 = mul nsw i32 %37, %12\l  %67 = add nsw i32 %66, %17\l  %68 = sext i32 %67 to i64\l  %69 = getelementptr inbounds float, float addrspace(1)* %3, i64 %68\l  %70 = mul i32 %12, %12\l  %71 = tail call i32 @llvm.smax.i32(i32 %60, i32 1)\l  br label %72\l}"];
	Node0x55b7890 -> Node0x55b8540;
	Node0x55b8540 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7ac8e70",label="{%72:\l72:                                               \l  %73 = phi i32 [ 1, %58 ], [ %211, %201 ]\l  %74 = phi i32 [ 0, %58 ], [ %210, %201 ]\l  %75 = phi i32 [ 0, %58 ], [ %209, %201 ]\l  %76 = icmp slt i32 %75, %15\l  br i1 %76, label %77, label %161\l|{<s0>T|<s1>F}}"];
	Node0x55b8540:s0 -> Node0x55b8a80;
	Node0x55b8540:s1 -> Node0x55b8b10;
	Node0x55b8a80 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f3c7b170",label="{%77:\l77:                                               \l  %78 = add i32 %65, %74\l  %79 = and i32 %73, 7\l  %80 = icmp ult i32 %75, 7\l  br i1 %80, label %181, label %81\l|{<s0>T|<s1>F}}"];
	Node0x55b8a80:s0 -> Node0x55b8e30;
	Node0x55b8a80:s1 -> Node0x55b8e80;
	Node0x55b8e80 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%81:\l81:                                               \l  %82 = and i32 %73, -8\l  br label %83\l}"];
	Node0x55b8e80 -> Node0x55b9080;
	Node0x55b9080 [shape=record,color="#b70d28ff", style=filled, fillcolor="#c32e3170",label="{%83:\l83:                                               \l  %84 = phi float [ 0.000000e+00, %81 ], [ %157, %83 ]\l  %85 = phi i32 [ 0, %81 ], [ %158, %83 ]\l  %86 = phi i32 [ 0, %81 ], [ %159, %83 ]\l  %87 = add nsw i32 %85, %61\l  %88 = getelementptr inbounds [2592 x float], [2592 x float] addrspace(3)*\l... @_ZZ11crossFilterPKdPKfS2_S2_PfE4shW1, i32 0, i32 %87\l  %89 = load float, float addrspace(3)* %88, align 4, !tbaa !10\l  %90 = add i32 %78, %85\l  %91 = getelementptr inbounds [2592 x float], [2592 x float] addrspace(3)*\l... @_ZZ11crossFilterPKdPKfS2_S2_PfE4shW2, i32 0, i32 %90\l  %92 = load float, float addrspace(3)* %91, align 4, !tbaa !10\l  %93 = fmul contract float %89, %92\l  %94 = fadd contract float %84, %93\l  %95 = or i32 %85, 1\l  %96 = add nsw i32 %95, %61\l  %97 = getelementptr inbounds [2592 x float], [2592 x float] addrspace(3)*\l... @_ZZ11crossFilterPKdPKfS2_S2_PfE4shW1, i32 0, i32 %96\l  %98 = load float, float addrspace(3)* %97, align 4, !tbaa !10\l  %99 = add i32 %78, %95\l  %100 = getelementptr inbounds [2592 x float], [2592 x float] addrspace(3)*\l... @_ZZ11crossFilterPKdPKfS2_S2_PfE4shW2, i32 0, i32 %99\l  %101 = load float, float addrspace(3)* %100, align 4, !tbaa !10\l  %102 = fmul contract float %98, %101\l  %103 = fadd contract float %94, %102\l  %104 = or i32 %85, 2\l  %105 = add nsw i32 %104, %61\l  %106 = getelementptr inbounds [2592 x float], [2592 x float] addrspace(3)*\l... @_ZZ11crossFilterPKdPKfS2_S2_PfE4shW1, i32 0, i32 %105\l  %107 = load float, float addrspace(3)* %106, align 4, !tbaa !10\l  %108 = add i32 %78, %104\l  %109 = getelementptr inbounds [2592 x float], [2592 x float] addrspace(3)*\l... @_ZZ11crossFilterPKdPKfS2_S2_PfE4shW2, i32 0, i32 %108\l  %110 = load float, float addrspace(3)* %109, align 4, !tbaa !10\l  %111 = fmul contract float %107, %110\l  %112 = fadd contract float %103, %111\l  %113 = or i32 %85, 3\l  %114 = add nsw i32 %113, %61\l  %115 = getelementptr inbounds [2592 x float], [2592 x float] addrspace(3)*\l... @_ZZ11crossFilterPKdPKfS2_S2_PfE4shW1, i32 0, i32 %114\l  %116 = load float, float addrspace(3)* %115, align 4, !tbaa !10\l  %117 = add i32 %78, %113\l  %118 = getelementptr inbounds [2592 x float], [2592 x float] addrspace(3)*\l... @_ZZ11crossFilterPKdPKfS2_S2_PfE4shW2, i32 0, i32 %117\l  %119 = load float, float addrspace(3)* %118, align 4, !tbaa !10\l  %120 = fmul contract float %116, %119\l  %121 = fadd contract float %112, %120\l  %122 = or i32 %85, 4\l  %123 = add nsw i32 %122, %61\l  %124 = getelementptr inbounds [2592 x float], [2592 x float] addrspace(3)*\l... @_ZZ11crossFilterPKdPKfS2_S2_PfE4shW1, i32 0, i32 %123\l  %125 = load float, float addrspace(3)* %124, align 4, !tbaa !10\l  %126 = add i32 %78, %122\l  %127 = getelementptr inbounds [2592 x float], [2592 x float] addrspace(3)*\l... @_ZZ11crossFilterPKdPKfS2_S2_PfE4shW2, i32 0, i32 %126\l  %128 = load float, float addrspace(3)* %127, align 4, !tbaa !10\l  %129 = fmul contract float %125, %128\l  %130 = fadd contract float %121, %129\l  %131 = or i32 %85, 5\l  %132 = add nsw i32 %131, %61\l  %133 = getelementptr inbounds [2592 x float], [2592 x float] addrspace(3)*\l... @_ZZ11crossFilterPKdPKfS2_S2_PfE4shW1, i32 0, i32 %132\l  %134 = load float, float addrspace(3)* %133, align 4, !tbaa !10\l  %135 = add i32 %78, %131\l  %136 = getelementptr inbounds [2592 x float], [2592 x float] addrspace(3)*\l... @_ZZ11crossFilterPKdPKfS2_S2_PfE4shW2, i32 0, i32 %135\l  %137 = load float, float addrspace(3)* %136, align 4, !tbaa !10\l  %138 = fmul contract float %134, %137\l  %139 = fadd contract float %130, %138\l  %140 = or i32 %85, 6\l  %141 = add nsw i32 %140, %61\l  %142 = getelementptr inbounds [2592 x float], [2592 x float] addrspace(3)*\l... @_ZZ11crossFilterPKdPKfS2_S2_PfE4shW1, i32 0, i32 %141\l  %143 = load float, float addrspace(3)* %142, align 4, !tbaa !10\l  %144 = add i32 %78, %140\l  %145 = getelementptr inbounds [2592 x float], [2592 x float] addrspace(3)*\l... @_ZZ11crossFilterPKdPKfS2_S2_PfE4shW2, i32 0, i32 %144\l  %146 = load float, float addrspace(3)* %145, align 4, !tbaa !10\l  %147 = fmul contract float %143, %146\l  %148 = fadd contract float %139, %147\l  %149 = or i32 %85, 7\l  %150 = add nsw i32 %149, %61\l  %151 = getelementptr inbounds [2592 x float], [2592 x float] addrspace(3)*\l... @_ZZ11crossFilterPKdPKfS2_S2_PfE4shW1, i32 0, i32 %150\l  %152 = load float, float addrspace(3)* %151, align 4, !tbaa !10\l  %153 = add i32 %78, %149\l  %154 = getelementptr inbounds [2592 x float], [2592 x float] addrspace(3)*\l... @_ZZ11crossFilterPKdPKfS2_S2_PfE4shW2, i32 0, i32 %153\l  %155 = load float, float addrspace(3)* %154, align 4, !tbaa !10\l  %156 = fmul contract float %152, %155\l  %157 = fadd contract float %148, %156\l  %158 = add nuw nsw i32 %85, 8\l  %159 = add i32 %86, 8\l  %160 = icmp eq i32 %159, %82\l  br i1 %160, label %181, label %83, !llvm.loop !15\l|{<s0>T|<s1>F}}"];
	Node0x55b9080:s0 -> Node0x55b8e30;
	Node0x55b9080:s1 -> Node0x55b9080;
	Node0x55b8b10 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f3c7b170",label="{%161:\l161:                                              \l  %162 = sub nsw i32 %75, %15\l  %163 = add nsw i32 %162, 1\l  %164 = icmp slt i32 %163, %15\l  br i1 %164, label %165, label %201\l|{<s0>T|<s1>F}}"];
	Node0x55b8b10:s0 -> Node0x55b9f90;
	Node0x55b8b10:s1 -> Node0x55b8670;
	Node0x55b9f90 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%165:\l165:                                              \l  %166 = add i32 %63, %74\l  br label %167\l}"];
	Node0x55b9f90 -> Node0x55bd310;
	Node0x55bd310 [shape=record,color="#b70d28ff", style=filled, fillcolor="#c32e3170",label="{%167:\l167:                                              \l  %168 = phi i32 [ %163, %165 ], [ %179, %167 ]\l  %169 = phi float [ 0.000000e+00, %165 ], [ %178, %167 ]\l  %170 = phi i32 [ %162, %165 ], [ %168, %167 ]\l  %171 = add nsw i32 %168, %61\l  %172 = getelementptr inbounds [2592 x float], [2592 x float] addrspace(3)*\l... @_ZZ11crossFilterPKdPKfS2_S2_PfE4shW1, i32 0, i32 %171\l  %173 = load float, float addrspace(3)* %172, align 4, !tbaa !10\l  %174 = add i32 %166, %170\l  %175 = getelementptr inbounds [2592 x float], [2592 x float] addrspace(3)*\l... @_ZZ11crossFilterPKdPKfS2_S2_PfE4shW2, i32 0, i32 %174\l  %176 = load float, float addrspace(3)* %175, align 4, !tbaa !10\l  %177 = fmul contract float %173, %176\l  %178 = fadd contract float %169, %177\l  %179 = add nsw i32 %168, 1\l  %180 = icmp slt i32 %179, %15\l  br i1 %180, label %167, label %201, !llvm.loop !16\l|{<s0>T|<s1>F}}"];
	Node0x55bd310:s0 -> Node0x55bd310;
	Node0x55bd310:s1 -> Node0x55b8670;
	Node0x55b8e30 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f3c7b170",label="{%181:\l181:                                              \l  %182 = phi float [ undef, %77 ], [ %157, %83 ]\l  %183 = phi float [ 0.000000e+00, %77 ], [ %157, %83 ]\l  %184 = phi i32 [ 0, %77 ], [ %158, %83 ]\l  %185 = icmp eq i32 %79, 0\l  br i1 %185, label %201, label %186\l|{<s0>T|<s1>F}}"];
	Node0x55b8e30:s0 -> Node0x55b8670;
	Node0x55b8e30:s1 -> Node0x55bdff0;
	Node0x55bdff0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%186:\l186:                                              \l  %187 = phi float [ %197, %186 ], [ %183, %181 ]\l  %188 = phi i32 [ %198, %186 ], [ %184, %181 ]\l  %189 = phi i32 [ %199, %186 ], [ 0, %181 ]\l  %190 = add nsw i32 %188, %61\l  %191 = getelementptr inbounds [2592 x float], [2592 x float] addrspace(3)*\l... @_ZZ11crossFilterPKdPKfS2_S2_PfE4shW1, i32 0, i32 %190\l  %192 = load float, float addrspace(3)* %191, align 4, !tbaa !10\l  %193 = add i32 %78, %188\l  %194 = getelementptr inbounds [2592 x float], [2592 x float] addrspace(3)*\l... @_ZZ11crossFilterPKdPKfS2_S2_PfE4shW2, i32 0, i32 %193\l  %195 = load float, float addrspace(3)* %194, align 4, !tbaa !10\l  %196 = fmul contract float %192, %195\l  %197 = fadd contract float %187, %196\l  %198 = add nuw nsw i32 %188, 1\l  %199 = add i32 %189, 1\l  %200 = icmp eq i32 %199, %79\l  br i1 %200, label %201, label %186, !llvm.loop !17\l|{<s0>T|<s1>F}}"];
	Node0x55bdff0:s0 -> Node0x55b8670;
	Node0x55bdff0:s1 -> Node0x55bdff0;
	Node0x55b8670 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7ac8e70",label="{%201:\l201:                                              \l  %202 = phi float [ 0.000000e+00, %161 ], [ %182, %181 ], [ %197, %186 ], [\l... %178, %167 ]\l  %203 = load float, float addrspace(1)* %69, align 4, !tbaa !10\l  %204 = fmul contract float %202, %203\l  %205 = mul i32 %70, %75\l  %206 = add nsw i32 %205, %67\l  %207 = sext i32 %206 to i64\l  %208 = getelementptr inbounds float, float addrspace(1)* %4, i64 %207\l  store float %204, float addrspace(1)* %208, align 4, !tbaa !10\l  %209 = add nuw nsw i32 %75, 1\l  %210 = xor i32 %75, -1\l  %211 = add nuw i32 %73, 1\l  %212 = icmp eq i32 %209, %71\l  br i1 %212, label %213, label %72, !llvm.loop !19\l|{<s0>T|<s1>F}}"];
	Node0x55b8670:s0 -> Node0x55b7920;
	Node0x55b8670:s1 -> Node0x55b8540;
	Node0x55b7920 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b2ccfb70",label="{%213:\l213:                                              \l  ret void\l}"];
}
