Efinity Synthesis report for project One_wire
Version: 2023.2.307
Generated at: Jul 05, 2024 18:20:57
Copyright (C) 2013 - 2023  All rights reserved.

### ### ### ### ### ### ### ### ### ### ### ### ### ### ###
Top-level Entity Name : one_wire_interface

### ### File List (begin) ### ### ###
/home/tejas/Downloads/efinity/2023.2/project/One_wire/one_wire.v
/home/tejas/Downloads/efinity/2023.2/project/One_wire/one_wire_crc.v
/home/tejas/Downloads/efinity/2023.2/project/One_wire/one_wire_inteface.v
/home/tejas/Downloads/efinity/2023.2/project/One_wire/one_wire_data_shifter.v
/home/tejas/Downloads/efinity/2023.2/project/One_wire/one_wire_data_ctrl.v
/home/tejas/Downloads/efinity/2023.2/project/One_wire/one_wire_bram.v
/home/tejas/Downloads/efinity/2023.2/project/One_wire/uart_rx.v
/home/tejas/Downloads/efinity/2023.2/project/One_wire/ip/one_wire_fifo/one_wire_fifo.v
### ### File List (end) ### ### ###

"MEM|SYN-0677" : ... Zero initialization of uninitialized memory block 'read_data_reg'. (/home/tejas/Downloads/efinity/2023.2/project/One_wire/one_wire_inteface.v:56)

### ### EFX_FF CE enables (begin) ### ### ###
Total number of enable signals: 0
Total number of FFs with enable signals: 0
### ### EFX_FF CE enables (end) ### ### ###

### ### EFX_FF SR set/reset (begin) ### ### ###
Total number of set/reset signals: 0
Total number of FFs with set/reset signals: 0
### ### EFX_FF SR set/reset (end) ### ### ###

### ### Sequential Elements Trimming Report (begin) ### ### ### 
FF instance: state[0]~FF(unreachable)
### ### Sequential Elements Trimming Report (end) ### ### ### 

### ### Module Resource Usage Distribution Estimates (begin) ### ###

**Note: some resources maybe grouped under different hierarchy due to optimization and LUT mapping

Module                                          FFs        ADDs        LUTs      RAMs DSP/MULTs
---------------------------------------         ---        ----        ----      ---- ---------

### ### Module Resource Usage Distribution Estimates (end) ### ###


### ### Clock Load Distribution Report (begin) ### ###

 No clock loads in design

### ### Clock Load Distribution Report (end) ### ###

### ### EFX Flow Options (begin) ### ### ###

family : Trion
device : T120F324
project : One_wire
project-xml : /home/tejas/Downloads/efinity/2023.2/project/One_wire/One_wire.xml
root : one_wire_interface
I,include : /home/tejas/Downloads/efinity/2023.2/project/One_wire
I,include : /home/tejas/Downloads/efinity/2023.2/project/One_wire/ip/one_wire_fifo
I,include : ip/one_wire_fifo
output-dir : /home/tejas/Downloads/efinity/2023.2/project/One_wire/outflow
work-dir : /home/tejas/Downloads/efinity/2023.2/project/One_wire/work_syn
write-efx-verilog : /home/tejas/Downloads/efinity/2023.2/project/One_wire/outflow/One_wire.map.v
binary-db : /home/tejas/Downloads/efinity/2023.2/project/One_wire/outflow/One_wire.vdb
insert-ios : 0
max-carry-cascade : 640
max_mult : -1
max_ram : -1
mode : speed
veri_options : verilog_mode=verilog_2k,vhdl_mode=vhdl_2008

### ### EFX Flow Options (end) ### ### ###

### ### Resource Summary (begin) ### ### ### 
INPUT  PORTS    : 	118
OUTPUT PORTS    : 	4

### ### Resource Summary (end) ### ### ###

Plain synthesis (without verilog dump and post-map checks) time : 4s
Elapsed synthesis time : 4s
