

================================================================
== Vitis HLS Report for 'open_dhcp_port'
================================================================
* Date:           Sat Mar 18 14:32:20 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        dhcp_client_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  1.168 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  6.400 ns|  6.400 ns|    2|    2|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.88>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %portOpen, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %portOpen, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %portOpen, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %portOpen, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %s_axis_open_port_status, void @empty_5, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %m_axis_open_port, void @empty_5, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specpipeline_ln36 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:36]   --->   Operation 10 'specpipeline' 'specpipeline_ln36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%openPortWaitTime_V_load = load i32 %openPortWaitTime_V"   --->   Operation 11 'load' 'openPortWaitTime_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.85ns)   --->   "%icmp_ln1064 = icmp_eq  i32 %openPortWaitTime_V_load, i32 0"   --->   Operation 12 'icmp' 'icmp_ln1064' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %icmp_ln1064, void, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:45]   --->   Operation 13 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.88ns)   --->   "%add_ln886 = add i32 %openPortWaitTime_V_load, i32 4294967295"   --->   Operation 14 'add' 'add_ln886' <Predicate = (!icmp_ln1064)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%store_ln886 = store i32 %add_ln886, i32 %openPortWaitTime_V"   --->   Operation 15 'store' 'store_ln886' <Predicate = (!icmp_ln1064)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %open_dhcp_port.exit"   --->   Operation 16 'br' 'br_ln0' <Predicate = (!icmp_ln1064)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%odp_listenDone_load = load i1 %odp_listenDone" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:46]   --->   Operation 17 'load' 'odp_listenDone_load' <Predicate = (icmp_ln1064)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%odp_waitListenStatus_load = load i1 %odp_waitListenStatus" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:46]   --->   Operation 18 'load' 'odp_waitListenStatus_load' <Predicate = (icmp_ln1064)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.12ns)   --->   "%or_ln46 = or i1 %odp_listenDone_load, i1 %odp_waitListenStatus_load" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:46]   --->   Operation 19 'or' 'or_ln46' <Predicate = (icmp_ln1064)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %or_ln46, void, void %._crit_edge.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:46]   --->   Operation 20 'br' 'br_ln46' <Predicate = (icmp_ln1064)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (0.00ns)   --->   "%tmp_i = nbwritereq i1 @_ssdm_op_NbWriteReq.axis.i16P128A, i16 %m_axis_open_port, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:139]   --->   Operation 21 'nbwritereq' 'tmp_i' <Predicate = (icmp_ln1064 & !or_ln46)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 2 <SV = 1> <Delay = 0.24>
ST_2 : Operation 22 [1/2] (0.00ns)   --->   "%tmp_i = nbwritereq i1 @_ssdm_op_NbWriteReq.axis.i16P128A, i16 %m_axis_open_port, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:139]   --->   Operation 22 'nbwritereq' 'tmp_i' <Predicate = (icmp_ln1064 & !or_ln46)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %tmp_i, void %._crit_edge.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:46]   --->   Operation 23 'br' 'br_ln46' <Predicate = (icmp_ln1064 & !or_ln46)> <Delay = 0.00>
ST_2 : Operation 24 [2/2] (0.00ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %m_axis_open_port, i16 68" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 24 'write' 'write_ln173' <Predicate = (icmp_ln1064 & !or_ln46 & tmp_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%store_ln48 = store i1 1, i1 %odp_waitListenStatus" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:48]   --->   Operation 25 'store' 'store_ln48' <Predicate = (icmp_ln1064 & !or_ln46 & tmp_i)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_i_23 = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i8P128A, i8 %s_axis_open_port_status, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 26 'nbreadreq' 'tmp_i_23' <Predicate = (icmp_ln1064 & !tmp_i) | (icmp_ln1064 & or_ln46)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 27 [1/1] (0.12ns)   --->   "%and_ln50 = and i1 %odp_waitListenStatus_load, i1 %tmp_i_23" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:50]   --->   Operation 27 'and' 'and_ln50' <Predicate = (icmp_ln1064 & !tmp_i) | (icmp_ln1064 & or_ln46)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln50 = br i1 %and_ln50, void %._crit_edge3.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:50]   --->   Operation 28 'br' 'br_ln50' <Predicate = (icmp_ln1064 & !tmp_i) | (icmp_ln1064 & or_ln46)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%s_axis_open_port_status_read = read i8 @_ssdm_op_Read.axis.volatile.i8P128A, i8 %s_axis_open_port_status" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 29 'read' 's_axis_open_port_status_read' <Predicate = (icmp_ln1064 & !tmp_i & and_ln50) | (icmp_ln1064 & or_ln46 & and_ln50)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln144 = trunc i8 %s_axis_open_port_status_read" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 30 'trunc' 'trunc_ln144' <Predicate = (icmp_ln1064 & !tmp_i & and_ln50) | (icmp_ln1064 & or_ln46 & and_ln50)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%store_ln144 = store i1 %trunc_ln144, i1 %odp_listenDone" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 31 'store' 'store_ln144' <Predicate = (icmp_ln1064 & !tmp_i & and_ln50) | (icmp_ln1064 & or_ln46 & and_ln50)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.16>
ST_3 : Operation 32 [1/2] (0.00ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %m_axis_open_port, i16 68" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 32 'write' 'write_ln173' <Predicate = (icmp_ln1064 & !or_ln46 & tmp_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln49 = br void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:49]   --->   Operation 33 'br' 'br_ln49' <Predicate = (icmp_ln1064 & !or_ln46 & tmp_i)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %portOpen, i1 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 34 'write' 'write_ln173' <Predicate = (icmp_ln1064 & !tmp_i & and_ln50) | (icmp_ln1064 & or_ln46 & and_ln50)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln53 = br void %._crit_edge3.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:53]   --->   Operation 35 'br' 'br_ln53' <Predicate = (icmp_ln1064 & !tmp_i & and_ln50) | (icmp_ln1064 & or_ln46 & and_ln50)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 36 'br' 'br_ln0' <Predicate = (icmp_ln1064 & !tmp_i) | (icmp_ln1064 & or_ln46)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln54 = br void %open_dhcp_port.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:54]   --->   Operation 37 'br' 'br_ln54' <Predicate = (icmp_ln1064)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 38 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.2ns, clock uncertainty: 0.864ns.

 <State 1>: 0.88ns
The critical path consists of the following:
	'load' operation ('openPortWaitTime_V_load') on static variable 'openPortWaitTime_V' [14]  (0 ns)
	'add' operation ('add_ln886') [18]  (0.88 ns)

 <State 2>: 0.244ns
The critical path consists of the following:
	axis request operation ('tmp_i_23', /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135) on port 's_axis_open_port_status' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135) [34]  (0 ns)
	'and' operation ('and_ln50', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:50) [35]  (0.122 ns)
	blocking operation 0.122 ns on control path)

 <State 3>: 1.17ns
The critical path consists of the following:
	fifo write operation ('write_ln173', /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 'portOpen' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) [41]  (1.17 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
