#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Mon Dec 02 22:01:39 2019
# Process ID: 428
# Current directory: E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15940 E:\AOften\Computer Organization and Design\lab\vivado5\SingleCPU\SingleCPU.xpr
# Log file: E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/vivado.log
# Journal file: E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.xpr}
launch_simulation
source ctrsim.tcl
set_property top aluctrsim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
source aluctrsim.tcl
close_sim
launch_simulation
source aluctrsim.tcl
add_wave {{/aluctrsim/ALUOp}} 
add_wave {{/aluctrsim/funct}} 
close_sim
close_sim
set_property top alusim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
source alusim.tcl
set_property top regsim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
source regsim.tcl
close_sim
close_sim
launch_simulation
source regsim.tcl
set_property top topsim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_simulation
launch_simulation
source topsim.tcl
add_wave {{/topsim/uut}} 
close_sim
close_sim
launch_simulation
source topsim.tcl
add_wave {{/topsim/uut}} 
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
close [ open {E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/mux2.v} w ]
add_files {{E:/AOften/Computer Organization and Design/lab/vivado5/SingleCPU/SingleCPU.srcs/sources_1/new/mux2.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_simulation
launch_simulation
launch_simulation
