# (c) Copyright 2012-2020 PRO DESIGN Electronic GmbH.                     
# All rights reserved.                                                    
#                                                                         
# This file is owned and controlled by PRO DESIGN and must be used solely 
# for design, simulation, implementation and creation of design files     
# limited to profpga systems or technologies. Use with non-profpga        
# systems or technologies is expressly prohibited and immediately         
# terminates your license.                                                
#                                                                         
# PRO DESIGN IS PROVIDING THIS DESIGN, CODE, OR INFORMATION "AS IS" SOLELY
# FOR USE IN DEVELOPING PROGRAMS AND SOLUTIONS FOR PRO DESIGN SYSTEMS. BY 
# PROVIDING THIS DESIGN, CODE, OR INFORMATION AS ONE POSSIBLE             
# IMPLEMENTATION OF THIS FEATURE, APPLICATION OR STANDARD, PRO DESIGN IS  
# MAKING NO REPRESENTATION THAT THIS IMPLEMENTATION IS FREE FROM ANY      
# CLAIMS OF INFRINGEMENT, AND YOU ARE RESPONSIBLE FOR OBTAINING ANY       
# RIGHTS YOU MAY REQUIRE FOR YOUR IMPLEMENTATION. PRO DESIGN EXPRESSLY    
# DISCLAIMS ANY WARRANTY WHATSOEVER WITH RESPECT TO THE ADEQUACY OF THE   
# IMPLEMENTATION, INCLUDING BUT NOT LIMITED TO ANY WARRANTIES OR          
# REPRESENTATIONS THAT THIS IMPLEMENTATION IS FREE FROM CLAIMS OF         
# INFRINGEMENT, IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A   
# PARTICULAR PURPOSE.                                                     
#                                                                         
# PRO DESIGN products are not intended for use in life support appliances,
# devices, or systems. Use in such applications are expressly             
# prohibited.                                                             
#                                                                         
# This file was generated by profpga_brdgen version 14.0 
#   on Mon Jul  4 20:00:45 2022 


# FPGA module FM-XC7Z100-R1 
# pins which are not connected to an x-board 
set_property  IOSTANDARD LVDS_25 [get_ports {CLK0_N}]
set_property  PACKAGE_PIN AD28 [get_ports {CLK0_N}]
set_property  IOSTANDARD LVDS_25 [get_ports {CLK0_P}]
set_property  PACKAGE_PIN AC28 [get_ports {CLK0_P}]
set_property  IOSTANDARD LVDS_25 [get_ports {CLK1_N}]
set_property  PACKAGE_PIN AF28 [get_ports {CLK1_N}]
set_property  IOSTANDARD LVDS_25 [get_ports {CLK1_P}]
set_property  PACKAGE_PIN AE28 [get_ports {CLK1_P}]
set_property  IOSTANDARD LVDS_25 [get_ports {CLK2_N}]
set_property  PACKAGE_PIN U27 [get_ports {CLK2_N}]
set_property  IOSTANDARD LVDS_25 [get_ports {CLK2_P}]
set_property  PACKAGE_PIN U26 [get_ports {CLK2_P}]
set_property  IOSTANDARD LVDS_25 [get_ports {CLK3_N}]
set_property  PACKAGE_PIN R26 [get_ports {CLK3_N}]
set_property  IOSTANDARD LVDS_25 [get_ports {CLK3_P}]
set_property  PACKAGE_PIN R25 [get_ports {CLK3_P}]
set_property  IOSTANDARD LVDS_25 [get_ports {CLK4_N}]
set_property  PACKAGE_PIN AC27 [get_ports {CLK4_N}]
set_property  IOSTANDARD LVDS_25 [get_ports {CLK4_P}]
set_property  PACKAGE_PIN AB27 [get_ports {CLK4_P}]
set_property  IOSTANDARD LVDS_25 [get_ports {CLK5_N}]
set_property  PACKAGE_PIN AF27 [get_ports {CLK5_N}]
set_property  IOSTANDARD LVDS_25 [get_ports {CLK5_P}]
set_property  PACKAGE_PIN AE27 [get_ports {CLK5_P}]
set_property  IOSTANDARD LVDS_25 [get_ports {CLK6_N}]
set_property  PACKAGE_PIN V26 [get_ports {CLK6_N}]
set_property  IOSTANDARD LVDS_25 [get_ports {CLK6_P}]
set_property  PACKAGE_PIN U25 [get_ports {CLK6_P}]
set_property  IOSTANDARD LVDS_25 [get_ports {CLK7_N}]
set_property  PACKAGE_PIN T27 [get_ports {CLK7_N}]
set_property  IOSTANDARD LVDS_25 [get_ports {CLK7_P}]
set_property  PACKAGE_PIN R27 [get_ports {CLK7_P}]
set_property  IOSTANDARD LVDS_25 [get_ports {SYNC0_N}]
set_property  PACKAGE_PIN V22 [get_ports {SYNC0_N}]
set_property  IOSTANDARD LVDS_25 [get_ports {SYNC0_P}]
set_property  PACKAGE_PIN U22 [get_ports {SYNC0_P}]
set_property  IOSTANDARD LVDS_25 [get_ports {SYNC1_N}]
set_property  PACKAGE_PIN R23 [get_ports {SYNC1_N}]
set_property  IOSTANDARD LVDS_25 [get_ports {SYNC1_P}]
set_property  PACKAGE_PIN R22 [get_ports {SYNC1_P}]
set_property  IOSTANDARD LVDS_25 [get_ports {SYNC2_N}]
set_property  PACKAGE_PIN R21 [get_ports {SYNC2_N}]
set_property  IOSTANDARD LVDS_25 [get_ports {SYNC2_P}]
set_property  PACKAGE_PIN P21 [get_ports {SYNC2_P}]
set_property  IOSTANDARD LVDS_25 [get_ports {SYNC3_N}]
set_property  PACKAGE_PIN P28 [get_ports {SYNC3_N}]
set_property  IOSTANDARD LVDS_25 [get_ports {SYNC3_P}]
set_property  PACKAGE_PIN N28 [get_ports {SYNC3_P}]
set_property  IOSTANDARD LVDS_25 [get_ports {SYNC4_N}]
set_property  PACKAGE_PIN T23 [get_ports {SYNC4_N}]
set_property  IOSTANDARD LVDS_25 [get_ports {SYNC4_P}]
set_property  PACKAGE_PIN T22 [get_ports {SYNC4_P}]
set_property  IOSTANDARD LVDS_25 [get_ports {SYNC5_N}]
set_property  PACKAGE_PIN U29 [get_ports {SYNC5_N}]
set_property  IOSTANDARD LVDS_25 [get_ports {SYNC5_P}]
set_property  PACKAGE_PIN T29 [get_ports {SYNC5_P}]
set_property  IOSTANDARD LVDS_25 [get_ports {SYNC6_N}]
set_property  PACKAGE_PIN U30 [get_ports {SYNC6_N}]
set_property  IOSTANDARD LVDS_25 [get_ports {SYNC6_P}]
set_property  PACKAGE_PIN T30 [get_ports {SYNC6_P}]
set_property  IOSTANDARD LVDS_25 [get_ports {SYNC7_N}]
set_property  PACKAGE_PIN T28 [get_ports {SYNC7_N}]
set_property  IOSTANDARD LVDS_25 [get_ports {SYNC7_P}]
set_property  PACKAGE_PIN R28 [get_ports {SYNC7_P}]
set_property  IOSTANDARD LVDS_25 [get_ports {SRC_CLK0_N}]
set_property  PACKAGE_PIN N27 [get_ports {SRC_CLK0_N}]
set_property  IOSTANDARD LVDS_25 [get_ports {SRC_CLK0_P}]
set_property  PACKAGE_PIN N26 [get_ports {SRC_CLK0_P}]
set_property  IOSTANDARD LVDS_25 [get_ports {SRC_CLK1_N}]
set_property  PACKAGE_PIN P26 [get_ports {SRC_CLK1_N}]
set_property  IOSTANDARD LVDS_25 [get_ports {SRC_CLK1_P}]
set_property  PACKAGE_PIN P25 [get_ports {SRC_CLK1_P}]
set_property  IOSTANDARD LVDS_25 [get_ports {SRC_CLK2_N}]
set_property  PACKAGE_PIN T25 [get_ports {SRC_CLK2_N}]
set_property  IOSTANDARD LVDS_25 [get_ports {SRC_CLK2_P}]
set_property  PACKAGE_PIN T24 [get_ports {SRC_CLK2_P}]
set_property  IOSTANDARD LVDS_25 [get_ports {SRC_CLK3_N}]
set_property  PACKAGE_PIN P24 [get_ports {SRC_CLK3_N}]
set_property  IOSTANDARD LVDS_25 [get_ports {SRC_CLK3_P}]
set_property  PACKAGE_PIN P23 [get_ports {SRC_CLK3_P}]
set_property  IOSTANDARD LVDS_25 [get_ports {SRC_SYNC0_N}]
set_property  PACKAGE_PIN R30 [get_ports {SRC_SYNC0_N}]
set_property  IOSTANDARD LVDS_25 [get_ports {SRC_SYNC0_P}]
set_property  PACKAGE_PIN P30 [get_ports {SRC_SYNC0_P}]
set_property  IOSTANDARD LVDS_25 [get_ports {SRC_SYNC1_N}]
set_property  PACKAGE_PIN P29 [get_ports {SRC_SYNC1_N}]
set_property  IOSTANDARD LVDS_25 [get_ports {SRC_SYNC1_P}]
set_property  PACKAGE_PIN N29 [get_ports {SRC_SYNC1_P}]
set_property  IOSTANDARD LVDS_25 [get_ports {SRC_SYNC2_N}]
set_property  PACKAGE_PIN W30 [get_ports {SRC_SYNC2_N}]
set_property  IOSTANDARD LVDS_25 [get_ports {SRC_SYNC2_P}]
set_property  PACKAGE_PIN W29 [get_ports {SRC_SYNC2_P}]
set_property  IOSTANDARD LVDS_25 [get_ports {SRC_SYNC3_N}]
set_property  PACKAGE_PIN V29 [get_ports {SRC_SYNC3_N}]
set_property  IOSTANDARD LVDS_25 [get_ports {SRC_SYNC3_P}]
set_property  PACKAGE_PIN V28 [get_ports {SRC_SYNC3_P}]
set_property  IOSTANDARD LVCMOS25 [get_ports {UART_RXD}]
set_property  PACKAGE_PIN W28 [get_ports {UART_RXD}]
set_property  IOSTANDARD LVCMOS25 [get_ports {UART_RTS}]
set_property  PACKAGE_PIN V27 [get_ports {UART_RTS}]
set_property  IOSTANDARD LVCMOS25 [get_ports {UART_CTS}]
set_property  PACKAGE_PIN W26 [get_ports {UART_CTS}]
set_property  IOSTANDARD LVCMOS25 [get_ports {UART_TXD}]
set_property  PACKAGE_PIN W25 [get_ports {UART_TXD}]
set_property  IOSTANDARD LVCMOS25 [get_ports {DMBI_H2F[*]}]
set_property  PACKAGE_PIN AD25 [get_ports {DMBI_H2F[19]}]
set_property  PACKAGE_PIN AD29 [get_ports {DMBI_H2F[18]}]
set_property  PACKAGE_PIN AC29 [get_ports {DMBI_H2F[17]}]
set_property  PACKAGE_PIN AE30 [get_ports {DMBI_H2F[16]}]
set_property  PACKAGE_PIN AD30 [get_ports {DMBI_H2F[15]}]
set_property  PACKAGE_PIN AD26 [get_ports {DMBI_H2F[14]}]
set_property  PACKAGE_PIN AC26 [get_ports {DMBI_H2F[13]}]
set_property  PACKAGE_PIN AB26 [get_ports {DMBI_H2F[12]}]
set_property  PACKAGE_PIN AB25 [get_ports {DMBI_H2F[11]}]
set_property  PACKAGE_PIN AA28 [get_ports {DMBI_H2F[10]}]
set_property  PACKAGE_PIN AA27 [get_ports {DMBI_H2F[9]}]
set_property  PACKAGE_PIN AA29 [get_ports {DMBI_H2F[8]}]
set_property  PACKAGE_PIN Y28 [get_ports {DMBI_H2F[7]}]
set_property  PACKAGE_PIN Y27 [get_ports {DMBI_H2F[6]}]
set_property  PACKAGE_PIN Y26 [get_ports {DMBI_H2F[5]}]
set_property  PACKAGE_PIN AB30 [get_ports {DMBI_H2F[4]}]
set_property  PACKAGE_PIN AB29 [get_ports {DMBI_H2F[3]}]
set_property  PACKAGE_PIN AA30 [get_ports {DMBI_H2F[2]}]
set_property  PACKAGE_PIN Y30 [get_ports {DMBI_H2F[1]}]
set_property  PACKAGE_PIN Y25 [get_ports {DMBI_H2F[0]}]
set_property  IOSTANDARD LVCMOS25 [get_ports {DMBI_F2H[*]}]
set_property  PACKAGE_PIN AK26 [get_ports {DMBI_F2H[19]}]
set_property  PACKAGE_PIN AJ26 [get_ports {DMBI_F2H[18]}]
set_property  PACKAGE_PIN AH27 [get_ports {DMBI_F2H[17]}]
set_property  PACKAGE_PIN AH26 [get_ports {DMBI_F2H[16]}]
set_property  PACKAGE_PIN AK28 [get_ports {DMBI_F2H[15]}]
set_property  PACKAGE_PIN AK27 [get_ports {DMBI_F2H[14]}]
set_property  PACKAGE_PIN AJ29 [get_ports {DMBI_F2H[13]}]
set_property  PACKAGE_PIN AJ28 [get_ports {DMBI_F2H[12]}]
set_property  PACKAGE_PIN AK30 [get_ports {DMBI_F2H[11]}]
set_property  PACKAGE_PIN AJ30 [get_ports {DMBI_F2H[10]}]
set_property  PACKAGE_PIN AH29 [get_ports {DMBI_F2H[9]}]
set_property  PACKAGE_PIN AH28 [get_ports {DMBI_F2H[8]}]
set_property  PACKAGE_PIN AF25 [get_ports {DMBI_F2H[7]}]
set_property  PACKAGE_PIN AE25 [get_ports {DMBI_F2H[6]}]
set_property  PACKAGE_PIN AG27 [get_ports {DMBI_F2H[5]}]
set_property  PACKAGE_PIN AG26 [get_ports {DMBI_F2H[4]}]
set_property  PACKAGE_PIN AG30 [get_ports {DMBI_F2H[3]}]
set_property  PACKAGE_PIN AF30 [get_ports {DMBI_F2H[2]}]
set_property  PACKAGE_PIN AG29 [get_ports {DMBI_F2H[1]}]
set_property  PACKAGE_PIN AF29 [get_ports {DMBI_F2H[0]}]
set_property  IOSTANDARD LVCMOS25 [get_ports {LED_BLUE_LED}]
set_property  PACKAGE_PIN U24 [get_ports {LED_BLUE_LED}]
set_property  IOSTANDARD LVCMOS25 [get_ports {LED_YELLOW_LED}]
set_property  PACKAGE_PIN V24 [get_ports {LED_YELLOW_LED}]
set_property  IOSTANDARD LVCMOS25 [get_ports {LED_RED_LED}]
set_property  PACKAGE_PIN V23 [get_ports {LED_RED_LED}]
set_property  IOSTANDARD LVCMOS25 [get_ports {LED_GREEN_LED}]
set_property  PACKAGE_PIN W24 [get_ports {LED_GREEN_LED}]


# VREF/DCI constraints for banks related to connector TA2
#   set_property DCI_CASCADE {33 35} [get_iobanks 34]
#   set_property INTERNAL_VREF {0.90} [get_iobanks 34]
#   set_property INTERNAL_VREF {0.90} [get_iobanks 35]
#   set_property INTERNAL_VREF {0.90} [get_iobanks 33]
