# compile verilog/system verilog design source files
verilog xil_defaultlib  "simtime_dec_time_synth.v"
verilog xil_defaultlib  "../../../../Washer.srcs/sources_1/new/time_dec.v"
verilog xil_defaultlib  "../../../../Washer.srcs/sim_1/new/simtime_dec.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
