
---------- Begin Simulation Statistics ----------
final_tick                                58030326000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_mem_usage                                 925876                       # Number of bytes of host memory used
host_seconds                                  1310.28                       # Real time elapsed on the host
host_tick_rate                               44288619                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_seconds                                  0.058030                       # Number of seconds simulated
sim_ticks                                 58030326000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 152932530                       # number of cc regfile reads
system.cpu.cc_regfile_writes                134550920                       # number of cc regfile writes
system.cpu.committedInsts::0                100000000                       # Number of Instructions Simulated
system.cpu.committedInsts::1                 46728725                       # Number of Instructions Simulated
system.cpu.committedInsts::total            146728725                       # Number of Instructions Simulated
system.cpu.committedOps::0                  146474675                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::1                   91060350                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::total              237535025                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi::0                            1.160607                       # CPI: Cycles Per Instruction
system.cpu.cpi::1                            2.483711                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.790988                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   2459749                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1939202                       # number of floating regfile writes
system.cpu.idleCycles                           40965                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              1142113                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches::0               7187009                       # Number of branches executed
system.cpu.iew.exec_branches::1              10678670                       # Number of branches executed
system.cpu.iew.exec_branches::total          17865679                       # Number of branches executed
system.cpu.iew.exec_nop::0                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::1                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::total                      0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.103993                       # Inst execution rate
system.cpu.iew.exec_refs::0                  22411808                       # number of memory reference insts executed
system.cpu.iew.exec_refs::1                  23574153                       # number of memory reference insts executed
system.cpu.iew.exec_refs::total              45985961                       # number of memory reference insts executed
system.cpu.iew.exec_stores::0                 4334798                       # Number of stores executed
system.cpu.iew.exec_stores::1                 9159750                       # Number of stores executed
system.cpu.iew.exec_stores::total            13494548                       # Number of stores executed
system.cpu.iew.exec_swp::0                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::1                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::total                      0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                21909747                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              32777136                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                806                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             13801264                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           253059024                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts::0           18077010                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::1           14414403                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::total       32491413                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1066369                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             244190802                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   1000                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  3133                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                1097347                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  4726                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           6795                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       529274                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         612839                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers::0              207245000                       # num instructions consuming a value
system.cpu.iew.wb_consumers::1               95718257                       # num instructions consuming a value
system.cpu.iew.wb_consumers::total          302963257                       # num instructions consuming a value
system.cpu.iew.wb_count::0                  148978497                       # cumulative count of insts written-back
system.cpu.iew.wb_count::1                   94923258                       # cumulative count of insts written-back
system.cpu.iew.wb_count::total              243901755                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout::0                  0.537374                       # average fanout of values written-back
system.cpu.iew.wb_fanout::1                  0.643422                       # average fanout of values written-back
system.cpu.iew.wb_fanout::total              0.570879                       # average fanout of values written-back
system.cpu.iew.wb_producers::0              111368176                       # num instructions producing a value
system.cpu.iew.wb_producers::1               61587260                       # num instructions producing a value
system.cpu.iew.wb_producers::total          172955436                       # num instructions producing a value
system.cpu.iew.wb_rate::0                    1.283626                       # insts written-back per cycle
system.cpu.iew.wb_rate::1                    0.817876                       # insts written-back per cycle
system.cpu.iew.wb_rate::total                2.101503                       # insts written-back per cycle
system.cpu.iew.wb_sent::0                   148991666                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::1                    94970507                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::total               243962173                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                429174946                       # number of integer regfile reads
system.cpu.int_regfile_writes               210338319                       # number of integer regfile writes
system.cpu.ipc::0                            0.861618                       # IPC: Instructions Per Cycle
system.cpu.ipc::1                            0.402623                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.264242                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             50740      0.03%      0.03% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             127150687     84.97%     85.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   15      0.00%     85.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    49      0.00%     85.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 202      0.00%     85.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     85.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     85.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     85.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     85.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     85.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     85.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     85.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   43      0.00%     85.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     85.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  552      0.00%     85.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   17      0.00%     85.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  289      0.00%     85.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 483      0.00%     85.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     85.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     85.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 46      0.00%     85.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     85.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     85.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     85.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               1      0.00%     85.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     85.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     85.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               6      0.00%     85.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               1      0.00%     85.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     85.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     85.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     85.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     85.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     85.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     85.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     85.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     85.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     85.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     85.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     85.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     85.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     85.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     85.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     85.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     85.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     85.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             17951205     12.00%     97.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             3929375      2.63%     99.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          132147      0.09%     99.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         427051      0.29%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              149642909                       # Type of FU issued
system.cpu.iq.FU_type_1::No_OpClass           1368140      1.43%      1.43% # Type of FU issued
system.cpu.iq.FU_type_1::IntAlu              69630848     72.66%     74.09% # Type of FU issued
system.cpu.iq.FU_type_1::IntMult               218598      0.23%     74.32% # Type of FU issued
system.cpu.iq.FU_type_1::IntDiv                 12189      0.01%     74.33% # Type of FU issued
system.cpu.iq.FU_type_1::FloatAdd              180756      0.19%     74.52% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCmp                   0      0.00%     74.52% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCvt                   0      0.00%     74.52% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMult                  0      0.00%     74.52% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMultAcc               0      0.00%     74.52% # Type of FU issued
system.cpu.iq.FU_type_1::FloatDiv                   0      0.00%     74.52% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMisc                  0      0.00%     74.52% # Type of FU issued
system.cpu.iq.FU_type_1::FloatSqrt                  0      0.00%     74.52% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAdd                 1019      0.00%     74.52% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAddAcc                 0      0.00%     74.52% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAlu                30507      0.03%     74.55% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCmp                    0      0.00%     74.55% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCvt                  208      0.00%     74.55% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMisc              196283      0.20%     74.76% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMult                   0      0.00%     74.76% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMultAcc                0      0.00%     74.76% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShift                  6      0.00%     74.76% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShiftAcc               0      0.00%     74.76% # Type of FU issued
system.cpu.iq.FU_type_1::SimdDiv                    0      0.00%     74.76% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSqrt                   0      0.00%     74.76% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAdd           27248      0.03%     74.78% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAlu               0      0.00%     74.78% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCmp               0      0.00%     74.78% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCvt          149607      0.16%     74.94% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatDiv            2570      0.00%     74.94% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMisc              0      0.00%     74.94% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMult          17389      0.02%     74.96% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMultAcc            0      0.00%     74.96% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatSqrt            176      0.00%     74.96% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAdd              0      0.00%     74.96% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAlu              0      0.00%     74.96% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceCmp              0      0.00%     74.96% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceAdd            0      0.00%     74.96% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceCmp            0      0.00%     74.96% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAes                    0      0.00%     74.96% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAesMix                 0      0.00%     74.96% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash               0      0.00%     74.96% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash2              0      0.00%     74.96% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash             0      0.00%     74.96% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash2            0      0.00%     74.96% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma2              0      0.00%     74.96% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma3              0      0.00%     74.96% # Type of FU issued
system.cpu.iq.FU_type_1::SimdPredAlu                0      0.00%     74.96% # Type of FU issued
system.cpu.iq.FU_type_1::MemRead             13311674     13.89%     88.85% # Type of FU issued
system.cpu.iq.FU_type_1::MemWrite             7993897      8.34%     97.19% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemRead         1423539      1.49%     98.68% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemWrite        1265970      1.32%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::total               95830624                       # Type of FU issued
system.cpu.iq.FU_type::total                245473533      0.00%      0.00% # Type of FU issued
system.cpu.iq.fp_alu_accesses                 7683890                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            11590083                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      3807704                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            4184532                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt::0                 41874770                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::1                 22647987                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::total             64522757                       # FU busy when requested
system.cpu.iq.fu_busy_rate::0                0.170588                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::1                0.092262                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::total            0.262850                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                46850664     72.61%     72.61% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                 279017      0.43%     73.04% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                    2867      0.00%     73.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                184157      0.29%     73.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     73.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     73.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     73.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     73.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     73.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     73.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     73.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                    319      0.00%     73.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     73.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  15299      0.02%     73.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%     73.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    146      0.00%     73.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                 15848      0.02%     73.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     73.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     73.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   12      0.00%     73.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     73.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     73.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     73.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd             11297      0.02%     73.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     73.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     73.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt             40692      0.06%     73.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv              3525      0.01%     73.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     73.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult             3106      0.00%     73.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     73.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt               13      0.00%     73.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     73.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     73.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     73.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     73.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     73.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     73.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     73.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     73.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     73.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     73.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     73.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     73.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     73.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     73.47% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                6357704      9.85%     83.33% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               8600653     13.33%     96.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead            804716      1.25%     97.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite          1352720      2.10%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              355724333                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          716232837                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    240094051                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         264405172                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  253056386                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 245473533                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2638                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        15523984                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued           1502598                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           1246                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     27137946                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     116019688                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.115792                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.489977                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            17294810     14.91%     14.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            23949881     20.64%     35.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            36096903     31.11%     66.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            16403116     14.14%     80.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            13634231     11.75%     92.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             6567347      5.66%     98.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             1774614      1.53%     99.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              291133      0.25%     99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                7653      0.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       116019688                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.115045                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            251495                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            80125                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             17962516                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             4341685                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep1.conflictingLoads            610912                       # Number of conflicting loads.
system.cpu.memDep1.conflictingStores           756043                       # Number of conflicting stores.
system.cpu.memDep1.insertedLoads             14814620                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep1.insertedStores             9459579                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                79192283                       # number of misc regfile reads
system.cpu.numCycles                        116060653                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1295                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload0.numSyscalls                   20                       # Number of system calls
system.cpu.workload1.numSyscalls                   17                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         40906                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           37                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       374908                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       751356                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
sim_insts                                   146728725                       # Number of instructions simulated
sim_ops                                     237535025                       # Number of ops (including micro ops) simulated
host_inst_rate                                 111983                       # Simulator instruction rate (inst/s)
host_op_rate                                   181286                       # Simulator op (including micro ops) rate (op/s)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                19505653                       # Number of BP lookups
system.cpu.branchPred.condPredicted          14640914                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1241797                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             12699525                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                12415566                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             97.764019                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1469547                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect               1459                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          457128                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             428175                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            28953                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted       112828                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        14025093                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1392                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1088839                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    116008231                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.047570                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     1.942636                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         8525354      7.35%      7.35% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        61746358     53.23%     60.57% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2        16656176     14.36%     74.93% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         9263418      7.99%     82.92% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         6020590      5.19%     88.11% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         3942597      3.40%     91.51% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         2988907      2.58%     94.08% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         1961374      1.69%     95.77% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         4903457      4.23%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    116008231                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted::0         100000000                       # Number of instructions committed
system.cpu.commit.instsCommitted::1          46728725                       # Number of instructions committed
system.cpu.commit.instsCommitted::total     146728725                       # Number of instructions committed
system.cpu.commit.opsCommitted::0           146474675                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::1            91060350                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::total       237535025                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs::0                 22264347                       # Number of memory references committed
system.cpu.commit.memRefs::1                 22787030                       # Number of memory references committed
system.cpu.commit.memRefs::total             45051377                       # Number of memory references committed
system.cpu.commit.loads::0                   17946357                       # Number of loads committed
system.cpu.commit.loads::1                   13824978                       # Number of loads committed
system.cpu.commit.loads::total               31771335                       # Number of loads committed
system.cpu.commit.amos::0                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::1                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::total                       0                       # Number of atomic instructions committed
system.cpu.commit.membars::0                       18                       # Number of memory barriers committed
system.cpu.commit.membars::1                      900                       # Number of memory barriers committed
system.cpu.commit.membars::total                  918                       # Number of memory barriers committed
system.cpu.commit.branches::0                 7160498                       # Number of branches committed
system.cpu.commit.branches::1                10371502                       # Number of branches committed
system.cpu.commit.branches::total            17532000                       # Number of branches committed
system.cpu.commit.vector::0                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::1                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::total                     0                       # Number of committed Vector instructions.
system.cpu.commit.floating::0                  527329                       # Number of committed floating point instructions.
system.cpu.commit.floating::1                 3183597                       # Number of committed floating point instructions.
system.cpu.commit.floating::total             3710926                       # Number of committed floating point instructions.
system.cpu.commit.integer::0                146423808                       # Number of committed integer instructions.
system.cpu.commit.integer::1                 89342604                       # Number of committed integer instructions.
system.cpu.commit.integer::total            235766412                       # Number of committed integer instructions.
system.cpu.commit.functionCalls::0              90318                       # Number of function calls committed.
system.cpu.commit.functionCalls::1            1259487                       # Number of function calls committed.
system.cpu.commit.functionCalls::total        1349805                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass        49637      0.03%      0.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    124159328     84.77%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           15      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv           42      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          167      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd           34      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu          341      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           12      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt          226      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc          474      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift           46      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            1      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            4      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     17814647     12.16%     96.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      3923861      2.68%     99.64% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       131710      0.09%     99.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       394129      0.27%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    146474675                       # Class of committed instruction
system.cpu.commit.committedInstType_1::No_OpClass      1286957      1.41%      1.41% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntAlu     66186408     72.68%     74.10% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntMult       208206      0.23%     74.33% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntDiv         7417      0.01%     74.33% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatAdd       167383      0.18%     74.52% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCmp            0      0.00%     74.52% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCvt            0      0.00%     74.52% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMult            0      0.00%     74.52% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMultAcc            0      0.00%     74.52% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatDiv            0      0.00%     74.52% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMisc            0      0.00%     74.52% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatSqrt            0      0.00%     74.52% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAdd          962      0.00%     74.52% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAddAcc            0      0.00%     74.52% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAlu        29930      0.03%     74.55% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCmp            0      0.00%     74.55% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCvt          172      0.00%     74.55% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMisc       194675      0.21%     74.77% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMult            0      0.00%     74.77% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMultAcc            0      0.00%     74.77% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShift            6      0.00%     74.77% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShiftAcc            0      0.00%     74.77% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdDiv            0      0.00%     74.77% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSqrt            0      0.00%     74.77% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAdd        27245      0.03%     74.80% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAlu            0      0.00%     74.80% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCmp            0      0.00%     74.80% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCvt       143824      0.16%     74.95% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatDiv         2570      0.00%     74.96% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMisc            0      0.00%     74.96% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMult        17389      0.02%     74.98% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMultAcc            0      0.00%     74.98% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatSqrt          176      0.00%     74.98% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAdd            0      0.00%     74.98% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAlu            0      0.00%     74.98% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceCmp            0      0.00%     74.98% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceAdd            0      0.00%     74.98% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceCmp            0      0.00%     74.98% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAes            0      0.00%     74.98% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAesMix            0      0.00%     74.98% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash            0      0.00%     74.98% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash2            0      0.00%     74.98% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash            0      0.00%     74.98% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash2            0      0.00%     74.98% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma2            0      0.00%     74.98% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma3            0      0.00%     74.98% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdPredAlu            0      0.00%     74.98% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemRead     12487549     13.71%     88.69% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemWrite      7738653      8.50%     97.19% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemRead      1337429      1.47%     98.66% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemWrite      1223399      1.34%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::total     91060350                       # Class of committed instruction
system.cpu.commit.committedInstType::total    237535025      0.00%      0.00% # Class of committed instruction
system.cpu.commit.commitEligibleSamples       4903457                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     43131848                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         43131848                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     43138954                       # number of overall hits
system.cpu.dcache.overall_hits::total        43138954                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       146966                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         146966                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       147245                       # number of overall misses
system.cpu.dcache.overall_misses::total        147245                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1551542997                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1551542997                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1551542997                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1551542997                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     43278814                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     43278814                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     43286199                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     43286199                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003396                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003396                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003402                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003402                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 10557.156057                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 10557.156057                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 10537.152345                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 10537.152345                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          165                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1184                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              38                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    20.625000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    31.157895                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       109378                       # number of writebacks
system.cpu.dcache.writebacks::total            109378                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36819                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36819                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36819                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36819                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       110147                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       110147                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       110411                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       110411                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1106331498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1106331498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1111421498                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1111421498                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002545                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002545                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002551                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002551                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 10044.136454                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 10044.136454                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 10066.220739                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 10066.220739                       # average overall mshr miss latency
system.cpu.dcache.replacements                 109378                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     29910809                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        29910809                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        87258                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         87258                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    825029000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    825029000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     29998067                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     29998067                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002909                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002909                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data  9455.052832                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  9455.052832                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        36736                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        36736                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        50522                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        50522                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    440826000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    440826000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001684                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001684                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data  8725.426547                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  8725.426547                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     13221039                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       13221039                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        59708                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        59708                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    726513997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    726513997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13280747                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13280747                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004496                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004496                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 12167.783161                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 12167.783161                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           83                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           83                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        59625                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        59625                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    665505498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    665505498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004490                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004490                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 11161.517786                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 11161.517786                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         7106                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          7106                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          279                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          279                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         7385                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         7385                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.037779                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.037779                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          264                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          264                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      5090000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      5090000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.035748                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.035748                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 19280.303030                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 19280.303030                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  58030326000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1022.810829                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            43249367                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            110402                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            391.744416                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1022.810829                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998839                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998839                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           54                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          228                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          521                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          213                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          86682800                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         86682800                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  58030326000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 91699756                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              66693838                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  62731707                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               9816728                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                1097347                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             12191000                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                154167                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              257218476                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts               4659970                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    32525063                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    13497844                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        176721                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         39783                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  58030326000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  58030326000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  58030326000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            1001388                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      164302432                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    19505653                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           14313288                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                     114509979                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 1250352                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                      16946                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                17682                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.cacheLines                  47059613                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 45198                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                    21612                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.nisnDist::samples          116019688                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.277488                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.110062                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 37424115     32.26%     32.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                 21298974     18.36%     50.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  7139921      6.15%     56.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  6866569      5.92%     62.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  8395588      7.24%     69.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                 34894521     30.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                5                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            116019688                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.168064                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.415660                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     46784971                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         46784971                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     46784971                       # number of overall hits
system.cpu.icache.overall_hits::total        46784971                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       274337                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         274337                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       274337                       # number of overall misses
system.cpu.icache.overall_misses::total        274337                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   2419481363                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2419481363                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   2419481363                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2419481363                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     47059308                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     47059308                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     47059308                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     47059308                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.005830                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005830                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.005830                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005830                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst  8819.376763                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  8819.376763                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst  8819.376763                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  8819.376763                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs       156821                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          696                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              8490                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets              12                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    18.471260                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets           58                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       265525                       # number of writebacks
system.cpu.icache.writebacks::total            265525                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         8295                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         8295                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         8295                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         8295                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       266042                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       266042                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       266042                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       266042                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   2224000894                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2224000894                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   2224000894                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2224000894                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.005653                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005653                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.005653                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005653                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst  8359.585682                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total  8359.585682                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst  8359.585682                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total  8359.585682                       # average overall mshr miss latency
system.cpu.icache.replacements                 265525                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     46784971                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        46784971                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       274337                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        274337                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   2419481363                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2419481363                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     47059308                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     47059308                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.005830                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005830                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst  8819.376763                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  8819.376763                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         8295                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         8295                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       266042                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       266042                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   2224000894                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2224000894                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005653                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005653                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst  8359.585682                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total  8359.585682                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  58030326000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.815511                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            47051013                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            266042                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            176.855583                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.815511                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999640                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999640                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           63                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           36                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          359                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          94384658                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         94384658                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  58030326000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts0.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.interrupts1.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    47081277                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                        129943                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  58030326000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  58030326000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  58030326000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     1718322                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                   16159                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                    9                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 145                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                  23695                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads               124540                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                     13                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.lsq1.forwLoads                      632376                       # Number of loads that had data forwarded from stores
system.cpu.lsq1.squashedLoads                  989642                       # Number of loads squashed
system.cpu.lsq1.ignoredResponses                 1664                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq1.memOrderViolation                6650                       # Number of memory ordering violations
system.cpu.lsq1.squashedStores                 497527                       # Number of stores squashed
system.cpu.lsq1.rescheduledLoads                10452                       # Number of loads that were rescheduled
system.cpu.lsq1.blockedByCache                     30                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  58030326000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                1097347                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 98911945                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                33556805                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            360                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  65514147                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              32958772                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              254409343                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts               1323471                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents               7301565                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1031328                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 238479                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                2484648                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents        22675969                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           365650535                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   694550550                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                447299885                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   2548564                       # Number of floating rename lookups
system.cpu.rename.committedMaps             337567551                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 28082949                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      11                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  10                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  33993661                       # count of insts added to the skid buffer
system.cpu.rob.reads                        846940067                       # The number of ROB reads
system.cpu.rob.writes                       505408862                       # The number of ROB writes
system.cpu.thread0.numInsts                  46728725                       # Number of Instructions committed
system.cpu.thread0.numOps                    91060350                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               262848                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               107470                       # number of demand (read+write) hits
system.l2.demand_hits::total                   370318                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              262848                       # number of overall hits
system.l2.overall_hits::.cpu.data              107470                       # number of overall hits
system.l2.overall_hits::total                  370318                       # number of overall hits
system.l2.demand_misses::.cpu.inst               3168                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               2932                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6100                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              3168                       # number of overall misses
system.l2.overall_misses::.cpu.data              2932                       # number of overall misses
system.l2.overall_misses::total                  6100                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    226957500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    243271000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        470228500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    226957500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    243271000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       470228500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           266016                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           110402                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               376418                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          266016                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          110402                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              376418                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.011909                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.026557                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.016205                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.011909                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.026557                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.016205                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 71640.625000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 82971.009550                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77086.639344                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 71640.625000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 82971.009550                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77086.639344                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.data              78                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  78                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data             78                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 78                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          3168                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          2854                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6022                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         3168                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         2854                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        34884                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            40906                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    207949500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    212956500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    420906000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    207949500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    212956500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   2081507417                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2502413417                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.011909                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.025851                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.015998                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.011909                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.025851                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.108672                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65640.625000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 74616.853539                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69894.719362                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65640.625000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 74616.853539                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 59669.401932                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61174.727839                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       106384                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           106384                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       106384                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       106384                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       268500                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           268500                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       268500                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       268500                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        34884                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          34884                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   2081507417                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   2081507417                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 59669.401932                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 59669.401932                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu.data                9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    9                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            9                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                9                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             57205                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 57205                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            2425                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2425                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    202833000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     202833000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         59630                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             59630                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.040667                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.040667                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 83642.474227                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83642.474227                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu.data           77                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               77                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu.data         2348                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2348                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    175600500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    175600500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.039376                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.039376                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 74787.265758                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74787.265758                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         262848                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             262848                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         3168                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3168                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    226957500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    226957500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       266016                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         266016                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.011909                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.011909                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 71640.625000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 71640.625000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         3168                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3168                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    207949500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    207949500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.011909                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.011909                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65640.625000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65640.625000                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         50265                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             50265                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          507                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             507                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     40438000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     40438000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        50772                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         50772                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.009986                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.009986                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79759.368836                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79759.368836                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          506                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          506                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     37356000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     37356000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.009966                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.009966                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73826.086957                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73826.086957                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  58030326000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                  557998                       # number of hwpf issued
system.l2.prefetcher.pfIdentified              557999                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    1                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 44921                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  58030326000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 39446.707877                       # Cycle average of tags in use
system.l2.tags.total_refs                      786117                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     40906                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     19.217645                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      2900.966571                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2483.659010                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher 34062.082296                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.044265                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.037898                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.519746                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.601909                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022         34884                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          6022                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4        34877                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           50                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5972                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.532288                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.091888                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  12061882                       # Number of tag accesses
system.l2.tags.data_accesses                 12061882                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  58030326000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.cpu.inst::samples      3168.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2854.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     34884.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000676500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               93839                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       40906                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     40906                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.90                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 40906                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5973                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   26977                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3281                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     995                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     811                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     749                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     718                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     683                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     636                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      61                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2617984                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     45.11                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   56297497500                       # Total gap between requests
system.mem_ctrls.avgGap                    1376265.03                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       202752                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       182656                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.l2.prefetcher      2232576                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 3493897.311553962529                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 3147595.620951707009                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.l2.prefetcher 38472573.805633969605                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         3168                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         2854                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher        34884                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     90355124                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    106464467                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher    997520675                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28521.19                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     37303.60                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     28595.36                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       202752                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       182656                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher      2232576                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2617984                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       202752                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       202752                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         3168                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         2854                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher        34884                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          40906                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      3493897                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      3147596                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher     38472574                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         45114067                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      3493897                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      3493897                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      3493897                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      3147596                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher     38472574                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        45114067                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                40906                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2492                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2297                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2434                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2440                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2534                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2585                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2462                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2549                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2495                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2580                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2710                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2800                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2715                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2606                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2638                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2569                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               427352766                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             204530000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1194340266                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10447.19                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29197.19                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               36998                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            90.45                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         3908                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   669.903787                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   445.968472                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   416.468553                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          671     17.17%     17.17% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          437     11.18%     28.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          205      5.25%     33.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          161      4.12%     37.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          130      3.33%     41.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           72      1.84%     42.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           62      1.59%     44.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           59      1.51%     45.98% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2111     54.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         3908                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2617984                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               45.114067                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.35                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.35                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               90.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  58030326000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        12395040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         6588120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      141322020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 4580297280.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   1526684580                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  20998016160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   27265303200                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   469.845770                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  54570594972                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1937520000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1522211028                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        15508080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         8242740                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      150746820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 4580297280.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   1869394800                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  20709418080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   27333607800                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   471.022820                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  53817281611                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1937520000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   2275524389                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  58030326000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              38558                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2348                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2348                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         38558                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        81812                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        81812                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  81812                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2617984                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      2617984                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2617984                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             40906                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   40906    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               40906                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  58030326000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer4.occupancy            63145418                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          213913750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            316814                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       106384                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       268519                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            39749                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               9                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              9                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            59630                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           59630                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        266042                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        50772                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       797583                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       330200                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1127783                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     34018624                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     14065920                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               48084544                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           39775                       # Total snoops (count)
system.tol2bus.snoopTraffic                      1664                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           416202                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000091                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.009555                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 416164     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     38      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             416202                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  58030326000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          750581000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         399073479                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         165612490                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
