<profile>

<ReportVersion>
<Version>2020.2</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>zynq</ProductFamily>
<Part>xc7z020-clg484-1</Part>
<TopModelName>backprop</TopModelName>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>0.10</ClockUncertainty>
<FlowTarget>vivado</FlowTarget>
</UserAssignments>

<PerformanceEstimates>
<PipelineType>none</PipelineType>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>12.658</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>31445472</Best-caseLatency>
<Average-caseLatency>31445472</Average-caseLatency>
<Worst-caseLatency>31445472</Worst-caseLatency>
<Best-caseRealTimeLatency>0.398 sec</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.398 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.398 sec</Worst-caseRealTimeLatency>
<Interval-min>31445473</Interval-min>
<Interval-max>31445473</Interval-max>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<VITIS_LOOP_275_1>
<TripCount>163</TripCount>
<Latency>31445471</Latency>
<AbsoluteTimeLatency>398049979</AbsoluteTimeLatency>
<IterationLatency>192917</IterationLatency>
<VITIS_LOOP_276_2>
<TripCount>64</TripCount>
<Latency>64</Latency>
<AbsoluteTimeLatency>810</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</VITIS_LOOP_276_2>
<VITIS_LOOP_38_1>
<TripCount>64</TripCount>
<Latency>892</Latency>
<AbsoluteTimeLatency>11291</AbsoluteTimeLatency>
<PipelineII>13</PipelineII>
<PipelineDepth>74</PipelineDepth>
</VITIS_LOOP_38_1>
<VITIS_LOOP_28_1>
<TripCount>64</TripCount>
<Latency>70</Latency>
<AbsoluteTimeLatency>886</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>8</PipelineDepth>
</VITIS_LOOP_28_1>
<VITIS_LOOP_18_1>
<TripCount>64</TripCount>
<Latency>116</Latency>
<AbsoluteTimeLatency>1468</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>54</PipelineDepth>
</VITIS_LOOP_18_1>
<VITIS_LOOP_52_1>
<TripCount>64</TripCount>
<Latency>4360</Latency>
<AbsoluteTimeLatency>55190</AbsoluteTimeLatency>
<PipelineII>64</PipelineII>
<PipelineDepth>329</PipelineDepth>
</VITIS_LOOP_52_1>
<VITIS_LOOP_28_1>
<TripCount>64</TripCount>
<Latency>70</Latency>
<AbsoluteTimeLatency>886</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>8</PipelineDepth>
</VITIS_LOOP_28_1>
<VITIS_LOOP_18_1>
<TripCount>64</TripCount>
<Latency>116</Latency>
<AbsoluteTimeLatency>1468</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>54</PipelineDepth>
</VITIS_LOOP_18_1>
<VITIS_LOOP_66_1>
<TripCount>3</TripCount>
<Latency>456</Latency>
<AbsoluteTimeLatency>5772</AbsoluteTimeLatency>
<PipelineII>64</PipelineII>
<PipelineDepth>328</PipelineDepth>
</VITIS_LOOP_66_1>
<VITIS_LOOP_28_1>
<TripCount>3</TripCount>
<Latency>19</Latency>
<AbsoluteTimeLatency>240</AbsoluteTimeLatency>
<PipelineII>6</PipelineII>
<PipelineDepth>7</PipelineDepth>
</VITIS_LOOP_28_1>
<VITIS_LOOP_18_1>
<TripCount>3</TripCount>
<Latency>156</Latency>
<AbsoluteTimeLatency>1974</AbsoluteTimeLatency>
<PipelineII>52</PipelineII>
<PipelineDepth>53</PipelineDepth>
</VITIS_LOOP_18_1>
<VITIS_LOOP_8_1>
<TripCount>3</TripCount>
<Latency>21</Latency>
<AbsoluteTimeLatency>265</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>20</PipelineDepth>
</VITIS_LOOP_8_1>
<VITIS_LOOP_11_2>
<TripCount>3</TripCount>
<Latency>48</Latency>
<AbsoluteTimeLatency>607</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>47</PipelineDepth>
</VITIS_LOOP_11_2>
<VITIS_LOOP_80_1>
<TripCount>3</TripCount>
<Latency>14</Latency>
<AbsoluteTimeLatency>177</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>13</PipelineDepth>
</VITIS_LOOP_80_1>
<VITIS_LOOP_89_1>
<TripCount>64</TripCount>
<Latency>135</Latency>
<AbsoluteTimeLatency>1708</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>10</PipelineDepth>
</VITIS_LOOP_89_1>
<VITIS_LOOP_101_1>
<TripCount>64</TripCount>
<Latency>218</Latency>
<AbsoluteTimeLatency>2759</AbsoluteTimeLatency>
<PipelineII>3</PipelineII>
<PipelineDepth>30</PipelineDepth>
</VITIS_LOOP_101_1>
<VITIS_LOOP_114_1>
<TripCount>64</TripCount>
<Latency>2055</Latency>
<AbsoluteTimeLatency>26013</AbsoluteTimeLatency>
<PipelineII>32</PipelineII>
<PipelineDepth>40</PipelineDepth>
</VITIS_LOOP_114_1>
<VITIS_LOOP_126_1>
<TripCount>64</TripCount>
<Latency>4366</Latency>
<AbsoluteTimeLatency>55266</AbsoluteTimeLatency>
<PipelineII>64</PipelineII>
<PipelineDepth>335</PipelineDepth>
</VITIS_LOOP_126_1>
<VITIS_LOOP_139_1>
<TripCount>13</TripCount>
<Latency>424</Latency>
<AbsoluteTimeLatency>5367</AbsoluteTimeLatency>
<PipelineII>32</PipelineII>
<PipelineDepth>40</PipelineDepth>
</VITIS_LOOP_139_1>
</VITIS_LOOP_275_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<BRAM_18K>100</BRAM_18K>
<DSP>68</DSP>
<FF>43376</FF>
<LUT>37005</LUT>
<URAM>0</URAM>
</Resources>
<AvailableResources>
<BRAM_18K>280</BRAM_18K>
<DSP>220</DSP>
<FF>106400</FF>
<LUT>53200</LUT>
<URAM>0</URAM>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>s_axi_BUS_A_AWVALID</name>
<Object>BUS_A</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_BUS_A_AWREADY</name>
<Object>BUS_A</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_BUS_A_AWADDR</name>
<Object>BUS_A</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>17</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_BUS_A_WVALID</name>
<Object>BUS_A</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_BUS_A_WREADY</name>
<Object>BUS_A</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_BUS_A_WDATA</name>
<Object>BUS_A</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_BUS_A_WSTRB</name>
<Object>BUS_A</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_BUS_A_ARVALID</name>
<Object>BUS_A</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_BUS_A_ARREADY</name>
<Object>BUS_A</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_BUS_A_ARADDR</name>
<Object>BUS_A</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>17</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_BUS_A_RVALID</name>
<Object>BUS_A</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_BUS_A_RREADY</name>
<Object>BUS_A</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_BUS_A_RDATA</name>
<Object>BUS_A</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_BUS_A_RRESP</name>
<Object>BUS_A</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_BUS_A_BVALID</name>
<Object>BUS_A</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_BUS_A_BREADY</name>
<Object>BUS_A</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_BUS_A_BRESP</name>
<Object>BUS_A</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>ap_clk</name>
<Object>backprop</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst_n</name>
<Object>backprop</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>interrupt</name>
<Object>backprop</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
</InterfaceSummary>

</profile>
