INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/carv/Documents/Vivado_Projects/hy220_ex04_csd4334/hy220_ex04_csd4334.srcs/sources_1/imports/yes/debouncer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/carv/Documents/Vivado_Projects/hy220_ex04_csd4334/hy220_ex04_csd4334.srcs/sources_1/imports/yes/maze_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maze_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/carv/Documents/Vivado_Projects/hy220_ex04_csd4334/hy220_ex04_csd4334.srcs/sources_1/imports/yes/rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/carv/Documents/Vivado_Projects/hy220_ex04_csd4334/hy220_ex04_csd4334.srcs/sources_1/imports/yes/rom_dp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_dp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/carv/Documents/Vivado_Projects/hy220_ex04_csd4334/hy220_ex04_csd4334.srcs/sources_1/imports/yes/vga_frame.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_frame
WARNING: [VRFC 10-3380] identifier 'playerout' is used before its declaration [/home/carv/Documents/Vivado_Projects/hy220_ex04_csd4334/hy220_ex04_csd4334.srcs/sources_1/imports/yes/vga_frame.sv:123]
WARNING: [VRFC 10-3380] identifier 'playerout' is used before its declaration [/home/carv/Documents/Vivado_Projects/hy220_ex04_csd4334/hy220_ex04_csd4334.srcs/sources_1/imports/yes/vga_frame.sv:124]
WARNING: [VRFC 10-3380] identifier 'playerout' is used before its declaration [/home/carv/Documents/Vivado_Projects/hy220_ex04_csd4334/hy220_ex04_csd4334.srcs/sources_1/imports/yes/vga_frame.sv:125]
WARNING: [VRFC 10-3380] identifier 'exitout' is used before its declaration [/home/carv/Documents/Vivado_Projects/hy220_ex04_csd4334/hy220_ex04_csd4334.srcs/sources_1/imports/yes/vga_frame.sv:128]
WARNING: [VRFC 10-3380] identifier 'exitout' is used before its declaration [/home/carv/Documents/Vivado_Projects/hy220_ex04_csd4334/hy220_ex04_csd4334.srcs/sources_1/imports/yes/vga_frame.sv:129]
WARNING: [VRFC 10-3380] identifier 'exitout' is used before its declaration [/home/carv/Documents/Vivado_Projects/hy220_ex04_csd4334/hy220_ex04_csd4334.srcs/sources_1/imports/yes/vga_frame.sv:130]
WARNING: [VRFC 10-3380] identifier 'mazeout' is used before its declaration [/home/carv/Documents/Vivado_Projects/hy220_ex04_csd4334/hy220_ex04_csd4334.srcs/sources_1/imports/yes/vga_frame.sv:133]
WARNING: [VRFC 10-3380] identifier 'mazeout' is used before its declaration [/home/carv/Documents/Vivado_Projects/hy220_ex04_csd4334/hy220_ex04_csd4334.srcs/sources_1/imports/yes/vga_frame.sv:134]
WARNING: [VRFC 10-3380] identifier 'mazeout' is used before its declaration [/home/carv/Documents/Vivado_Projects/hy220_ex04_csd4334/hy220_ex04_csd4334.srcs/sources_1/imports/yes/vga_frame.sv:135]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/carv/Documents/Vivado_Projects/hy220_ex04_csd4334/hy220_ex04_csd4334.srcs/sources_1/imports/yes/vga_maze_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_maze_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/carv/Documents/Vivado_Projects/hy220_ex04_csd4334/hy220_ex04_csd4334.srcs/sources_1/imports/yes/vga_sync.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_sync
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/carv/Documents/Vivado_Projects/hy220_ex04_csd4334/hy220_ex04_csd4334.srcs/sim_1/imports/yes/vga_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_tb
