`timescale 1ns / 1ps


module AND(
input a,b,
output y
);

assign y = a & b ;

endmodule
