<!DOCTYPE html><html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en-us"><head><style type="text/css"> @import url('http://www.gnu.org/software/emacs/manual.css');</style></head><body style="padding:1rem;"><strong>verilog-cpp-keywords</strong> is a variable defined in `<code>verilog-mode.el</code>'.</br>
Its value is <pre></br>
("module" "macromodule" "primitive" "timescale" "define" "ifdef" "ifndef" "else" "endif")
</pre></br>
</br>
<strong id="documentation">Documentation:</strong></br>
Keywords to complete when at first word of a line in declarative scope.</br>
(initial, always, begin, assign...)</br>
The procedures and variables defined within the Verilog program</br>
will be completed at runtime and should not be added to this list.<br/><br/><br/><br/><small>A courtesy of <a href="http://endlessparentheses.com/">Endless Parentheses</a>. Content under GPL as a part of GNU Emacs.</small></body></html>
