// Seed: 3488808790
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  reg   id_4;
  logic id_5;
  ;
  assign id_1 = id_4;
  wire id_6;
  always @(-1) id_4 = id_5;
  final $clog2(49);
  ;
endmodule
module module_1 #(
    parameter id_2 = 32'd2
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  input wire id_8;
  output logic [7:0] id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire _id_2;
  inout wire id_1;
  assign id_7[-1?id_2 :-1] = -1;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_1
  );
  wire id_10;
  wire id_11;
endmodule
