##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for ClockCsBtns(fixed-function)
		4.2::Critical Path Report for ClockUsPWM
		4.3::Critical Path Report for ClockUsTimer
		4.4::Critical Path Report for CyBUS_CLK
		4.5::Critical Path Report for \CsBtns:PWM:PWMHW\/tc
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. ClockUsTimer:R)
		5.2::Critical Path Report for (ClockCsBtns(fixed-function):R vs. \CsBtns:PWM:PWMHW\/tc:R)
		5.3::Critical Path Report for (ClockUsPWM:R vs. ClockUsPWM:R)
		5.4::Critical Path Report for (ClockUsTimer:R vs. ClockUsTimer:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 18
Clock: ADC_theACLK                  | N/A                   | Target: 1.60 MHz    | 
Clock: ADC_theACLK(routed)          | N/A                   | Target: 1.60 MHz    | 
Clock: ClockCamera                  | N/A                   | Target: 24.00 MHz   | 
Clock: ClockCamera(routed)          | N/A                   | Target: 24.00 MHz   | 
Clock: ClockCsBtns                  | N/A                   | Target: 12.00 MHz   | 
Clock: ClockCsBtns(fixed-function)  | Frequency: 27.41 MHz  | Target: 12.00 MHz   | 
Clock: ClockLcdBacklight            | N/A                   | Target: 0.01 MHz    | 
Clock: ClockLcdBacklight(routed)    | N/A                   | Target: 0.01 MHz    | 
Clock: ClockUsPWM                   | Frequency: 62.72 MHz  | Target: 6.00 MHz    | 
Clock: ClockUsTimer                 | Frequency: 45.16 MHz  | Target: 1.00 MHz    | 
Clock: CyBUS_CLK                    | Frequency: 57.13 MHz  | Target: 24.00 MHz   | 
Clock: CyBUS_CLK(fixed-function)    | N/A                   | Target: 24.00 MHz   | 
Clock: CyILO                        | N/A                   | Target: 0.00 MHz    | 
Clock: CyIMO                        | N/A                   | Target: 3.00 MHz    | 
Clock: CyMASTER_CLK                 | N/A                   | Target: 24.00 MHz   | 
Clock: CyPLL_OUT                    | N/A                   | Target: 24.00 MHz   | 
Clock: \Camera:PCLK(0)_PAD\         | N/A                   | Target: 100.00 MHz  | 
Clock: \CsBtns:PWM:PWMHW\/tc        | Frequency: 27.41 MHz  | Target: 6.00 MHz    | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock                 Capture Clock          Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------------------  ---------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
ClockCsBtns(fixed-function)  \CsBtns:PWM:PWMHW\/tc  83333.3          46850       N/A              N/A         N/A              N/A         N/A              N/A         
ClockUsPWM                   ClockUsPWM             166667           150724      N/A              N/A         N/A              N/A         N/A              N/A         
ClockUsTimer                 ClockUsTimer           1e+006           977858      N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                    ClockUsTimer           41666.7          24162       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name                  Setup to Clk  Clock Name:Phase         
-------------------------  ------------  -----------------------  
\Camera:D(0)_PAD\          3350          \Camera:PCLK(0)_PAD\:R   
\Camera:D(1)_PAD\          2885          \Camera:PCLK(0)_PAD\:R   
\Camera:D(2)_PAD\          2631          \Camera:PCLK(0)_PAD\:R   
\Camera:D(3)_PAD\          3124          \Camera:PCLK(0)_PAD\:R   
\Camera:D(4)_PAD\          3014          \Camera:PCLK(0)_PAD\:R   
\Camera:D(5)_PAD\          1533          \Camera:PCLK(0)_PAD\:R   
\Camera:D(6)_PAD\          1780          \Camera:PCLK(0)_PAD\:R   
\Camera:D(7)_PAD\          -14           \Camera:PCLK(0)_PAD\:R   
\Camera:HREF(0)_PAD\       -961          \Camera:PCLK(0)_PAD\:R   
\CsBtns:Button(0)_PAD\:in  9120          \CsBtns:PWM:PWMHW\/tc:R  
\CsBtns:Button(1)_PAD\:in  9377          \CsBtns:PWM:PWMHW\/tc:R  


                       3.2::Clock to Out
                       -----------------

Port Name                   Clock to Out  Clock Name:Phase               
--------------------------  ------------  -----------------------------  
LcdDB4(0)_PAD               24532         CyBUS_CLK:R                    
LcdDB5(0)_PAD               24468         CyBUS_CLK:R                    
LcdDB6(0)_PAD               24924         CyBUS_CLK:R                    
LcdDB7(0)_PAD               24061         CyBUS_CLK:R                    
LcdE(0)_PAD                 23998         CyBUS_CLK:R                    
LcdRS(0)_PAD                24724         CyBUS_CLK:R                    
LcdV0(0)_PAD                19516         ClockLcdBacklight(routed):R    
LcdV0(0)_PAD                19516         ClockLcdBacklight(routed):F    
UsTrig(0)_PAD               22844         ClockUsPWM:R                   
\Camera:SIOC(0)_PAD\:out    21578         CyBUS_CLK(fixed-function):R    
\Camera:SIOD(0)_PAD\:out    21858         CyBUS_CLK(fixed-function):R    
\Camera:XCLK(0)_PAD\        24132         ClockCamera(routed):R          
\Camera:XCLK(0)_PAD\        24132         ClockCamera(routed):F          
\CsBtns:Button(0)_PAD\:out  25559         ClockCsBtns(fixed-function):R  
\CsBtns:Button(1)_PAD\:out  27106         ClockCsBtns(fixed-function):R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for ClockCsBtns(fixed-function)
*********************************************************
Clock: ClockCsBtns(fixed-function)
Frequency: 27.41 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CsBtns:PWM:PWMHW\/cmp
Path End       : Net_23/main_0
Capture Clock  : Net_23/clock_0
Path slack     : 46850p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                7799
+ Cycle adjust (ClockCsBtns(fixed-function):R#2 vs. \CsBtns:PWM:PWMHW\/tc:R#2)   83333
- Setup time                                                                     -3510
------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                   87622

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       40772
-------------------------------------   ----- 
End-of-path arrival time (ps)           40772
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\CsBtns:PWM:PWMHW\/clock                                      timercell           0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\CsBtns:PWM:PWMHW\/cmp        timercell     1000   1000  46850  RISE       1
\CsBtns:Button(1)\/pin_input  iocell38     10450  11450  46850  RISE       1
\CsBtns:Button(1)\/pad_out    iocell38     15656  27106  46850  RISE       1
\CsBtns:Button(1)\/pad_in     iocell38         0  27106  46850  RISE       1
\CsBtns:Button(1)\/fb         iocell38      7673  34779  46850  RISE       1
Net_23/main_0                 macrocell2    5993  40772  46850  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\CsBtns:PWM:PWMHW\/clock                                      timercell           0      0  RISE       1
\CsBtns:PWM:PWMHW\/tc                                         timercell        1000   1000  
\CsBtns:PWM:PWMHW\/tc (TOTAL_ADJUSTMENTS)                     timercell           0   1000  RISE       1
--\CsBtns:PWM:PWMHW\/tc (Clock Phase Adjustment Delay)        timercell           0    N/A  
Net_23/clock_0                                                macrocell2       6799   7799  RISE       1


===================================================================== 
4.2::Critical Path Report for ClockUsPWM
****************************************
Clock: ClockUsPWM
Frequency: 62.72 MHz | Target: 6.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsPWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \UsPWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \UsPWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 150724p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (ClockUsPWM:R#1 vs. ClockUsPWM:R#2)   166667
- Setup time                                          -4230
--------------------------------------------------   ------ 
End-of-path required time (ps)                       162437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11713
-------------------------------------   ----- 
End-of-path arrival time (ps)           11713
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell2       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\UsPWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell2    760    760  150724  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell3      0    760  150724  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell3   2740   3500  150724  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell2   3083   6583  150724  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell2   5130  11713  150724  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell3      0  11713  150724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell3       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for ClockUsTimer
******************************************
Clock: ClockUsTimer
Frequency: 45.16 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:trig_rise_detected\/q
Path End       : \UsTimer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \UsTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 977858p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (ClockUsTimer:R#1 vs. ClockUsTimer:R#2)   1000000
- Setup time                                               -4230
------------------------------------------------------   ------- 
End-of-path required time (ps)                            995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17912
-------------------------------------   ----- 
End-of-path arrival time (ps)           17912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:trig_rise_detected\/clock_0              macrocell16         0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\UsTimer:TimerUDB:trig_rise_detected\/q       macrocell16     1250   1250  977858  RISE       1
\UsTimer:TimerUDB:trig_reg\/main_2            macrocell15     4342   5592  977858  RISE       1
\UsTimer:TimerUDB:trig_reg\/q                 macrocell15     3350   8942  977858  RISE       1
\UsTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell4   3839  12782  977858  RISE       1
\UsTimer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell4   5130  17912  977858  RISE       1
\UsTimer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell5      0  17912  977858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sT16:timerdp:u1\/clock                   datapathcell5       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 57.13 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UsEcho(0)/fb
Path End       : \UsTimer:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \UsTimer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 24162p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#24 vs. ClockUsTimer:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13995
-------------------------------------   ----- 
End-of-path arrival time (ps)           13995
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UsEcho(0)/in_clock                                          iocell21            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
UsEcho(0)/fb                              iocell21      2030   2030  24162  RISE       1
\UsTimer:TimerUDB:capt_fifo_load\/main_2  macrocell8    5046   7076  24162  RISE       1
\UsTimer:TimerUDB:capt_fifo_load\/q       macrocell8    3350  10426  24162  RISE       1
\UsTimer:TimerUDB:capt_int_temp\/main_2   macrocell9    3568  13995  24162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:capt_int_temp\/clock_0                   macrocell9          0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for \CsBtns:PWM:PWMHW\/tc
***************************************************
Clock: \CsBtns:PWM:PWMHW\/tc
Frequency: 27.41 MHz | Target: 6.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CsBtns:PWM:PWMHW\/cmp
Path End       : Net_23/main_0
Capture Clock  : Net_23/clock_0
Path slack     : 46850p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                7799
+ Cycle adjust (ClockCsBtns(fixed-function):R#2 vs. \CsBtns:PWM:PWMHW\/tc:R#2)   83333
- Setup time                                                                     -3510
------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                   87622

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       40772
-------------------------------------   ----- 
End-of-path arrival time (ps)           40772
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\CsBtns:PWM:PWMHW\/clock                                      timercell           0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\CsBtns:PWM:PWMHW\/cmp        timercell     1000   1000  46850  RISE       1
\CsBtns:Button(1)\/pin_input  iocell38     10450  11450  46850  RISE       1
\CsBtns:Button(1)\/pad_out    iocell38     15656  27106  46850  RISE       1
\CsBtns:Button(1)\/pad_in     iocell38         0  27106  46850  RISE       1
\CsBtns:Button(1)\/fb         iocell38      7673  34779  46850  RISE       1
Net_23/main_0                 macrocell2    5993  40772  46850  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\CsBtns:PWM:PWMHW\/clock                                      timercell           0      0  RISE       1
\CsBtns:PWM:PWMHW\/tc                                         timercell        1000   1000  
\CsBtns:PWM:PWMHW\/tc (TOTAL_ADJUSTMENTS)                     timercell           0   1000  RISE       1
--\CsBtns:PWM:PWMHW\/tc (Clock Phase Adjustment Delay)        timercell           0    N/A  
Net_23/clock_0                                                macrocell2       6799   7799  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. ClockUsTimer:R)
**************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UsEcho(0)/fb
Path End       : \UsTimer:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \UsTimer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 24162p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#24 vs. ClockUsTimer:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13995
-------------------------------------   ----- 
End-of-path arrival time (ps)           13995
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UsEcho(0)/in_clock                                          iocell21            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
UsEcho(0)/fb                              iocell21      2030   2030  24162  RISE       1
\UsTimer:TimerUDB:capt_fifo_load\/main_2  macrocell8    5046   7076  24162  RISE       1
\UsTimer:TimerUDB:capt_fifo_load\/q       macrocell8    3350  10426  24162  RISE       1
\UsTimer:TimerUDB:capt_int_temp\/main_2   macrocell9    3568  13995  24162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:capt_int_temp\/clock_0                   macrocell9          0      0  RISE       1


5.2::Critical Path Report for (ClockCsBtns(fixed-function):R vs. \CsBtns:PWM:PWMHW\/tc:R)
*****************************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CsBtns:PWM:PWMHW\/cmp
Path End       : Net_23/main_0
Capture Clock  : Net_23/clock_0
Path slack     : 46850p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                7799
+ Cycle adjust (ClockCsBtns(fixed-function):R#2 vs. \CsBtns:PWM:PWMHW\/tc:R#2)   83333
- Setup time                                                                     -3510
------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                   87622

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       40772
-------------------------------------   ----- 
End-of-path arrival time (ps)           40772
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\CsBtns:PWM:PWMHW\/clock                                      timercell           0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\CsBtns:PWM:PWMHW\/cmp        timercell     1000   1000  46850  RISE       1
\CsBtns:Button(1)\/pin_input  iocell38     10450  11450  46850  RISE       1
\CsBtns:Button(1)\/pad_out    iocell38     15656  27106  46850  RISE       1
\CsBtns:Button(1)\/pad_in     iocell38         0  27106  46850  RISE       1
\CsBtns:Button(1)\/fb         iocell38      7673  34779  46850  RISE       1
Net_23/main_0                 macrocell2    5993  40772  46850  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\CsBtns:PWM:PWMHW\/clock                                      timercell           0      0  RISE       1
\CsBtns:PWM:PWMHW\/tc                                         timercell        1000   1000  
\CsBtns:PWM:PWMHW\/tc (TOTAL_ADJUSTMENTS)                     timercell           0   1000  RISE       1
--\CsBtns:PWM:PWMHW\/tc (Clock Phase Adjustment Delay)        timercell           0    N/A  
Net_23/clock_0                                                macrocell2       6799   7799  RISE       1


5.3::Critical Path Report for (ClockUsPWM:R vs. ClockUsPWM:R)
*************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsPWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \UsPWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \UsPWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 150724p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (ClockUsPWM:R#1 vs. ClockUsPWM:R#2)   166667
- Setup time                                          -4230
--------------------------------------------------   ------ 
End-of-path required time (ps)                       162437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11713
-------------------------------------   ----- 
End-of-path arrival time (ps)           11713
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell2       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\UsPWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell2    760    760  150724  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell3      0    760  150724  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell3   2740   3500  150724  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell2   3083   6583  150724  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell2   5130  11713  150724  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell3      0  11713  150724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell3       0      0  RISE       1


5.4::Critical Path Report for (ClockUsTimer:R vs. ClockUsTimer:R)
*****************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:trig_rise_detected\/q
Path End       : \UsTimer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \UsTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 977858p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (ClockUsTimer:R#1 vs. ClockUsTimer:R#2)   1000000
- Setup time                                               -4230
------------------------------------------------------   ------- 
End-of-path required time (ps)                            995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17912
-------------------------------------   ----- 
End-of-path arrival time (ps)           17912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:trig_rise_detected\/clock_0              macrocell16         0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\UsTimer:TimerUDB:trig_rise_detected\/q       macrocell16     1250   1250  977858  RISE       1
\UsTimer:TimerUDB:trig_reg\/main_2            macrocell15     4342   5592  977858  RISE       1
\UsTimer:TimerUDB:trig_reg\/q                 macrocell15     3350   8942  977858  RISE       1
\UsTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell4   3839  12782  977858  RISE       1
\UsTimer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell4   5130  17912  977858  RISE       1
\UsTimer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell5      0  17912  977858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sT16:timerdp:u1\/clock                   datapathcell5       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UsEcho(0)/fb
Path End       : \UsTimer:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \UsTimer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 24162p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#24 vs. ClockUsTimer:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13995
-------------------------------------   ----- 
End-of-path arrival time (ps)           13995
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UsEcho(0)/in_clock                                          iocell21            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
UsEcho(0)/fb                              iocell21      2030   2030  24162  RISE       1
\UsTimer:TimerUDB:capt_fifo_load\/main_2  macrocell8    5046   7076  24162  RISE       1
\UsTimer:TimerUDB:capt_fifo_load\/q       macrocell8    3350  10426  24162  RISE       1
\UsTimer:TimerUDB:capt_int_temp\/main_2   macrocell9    3568  13995  24162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:capt_int_temp\/clock_0                   macrocell9          0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UsEcho(0)/fb
Path End       : \UsTimer:TimerUDB:int_capt_count_0\/main_2
Capture Clock  : \UsTimer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 24167p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#24 vs. ClockUsTimer:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13989
-------------------------------------   ----- 
End-of-path arrival time (ps)           13989
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UsEcho(0)/in_clock                                          iocell21            0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
UsEcho(0)/fb                                iocell21      2030   2030  24162  RISE       1
\UsTimer:TimerUDB:capt_fifo_load\/main_2    macrocell8    5046   7076  24162  RISE       1
\UsTimer:TimerUDB:capt_fifo_load\/q         macrocell8    3350  10426  24162  RISE       1
\UsTimer:TimerUDB:int_capt_count_0\/main_2  macrocell11   3563  13989  24167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:int_capt_count_0\/clock_0                macrocell11         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UsEcho(0)/fb
Path End       : \UsTimer:TimerUDB:int_capt_count_1\/main_2
Capture Clock  : \UsTimer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 24167p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#24 vs. ClockUsTimer:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13989
-------------------------------------   ----- 
End-of-path arrival time (ps)           13989
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UsEcho(0)/in_clock                                          iocell21            0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
UsEcho(0)/fb                                iocell21      2030   2030  24162  RISE       1
\UsTimer:TimerUDB:capt_fifo_load\/main_2    macrocell8    5046   7076  24162  RISE       1
\UsTimer:TimerUDB:capt_fifo_load\/q         macrocell8    3350  10426  24162  RISE       1
\UsTimer:TimerUDB:int_capt_count_1\/main_2  macrocell12   3563  13989  24167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:int_capt_count_1\/clock_0                macrocell12         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UsEcho(0)/fb
Path End       : \UsTimer:TimerUDB:sT16:timerdp:u1\/f0_load
Capture Clock  : \UsTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 24648p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#24 vs. ClockUsTimer:R#2)   41667
- Setup time                                           -3130
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13889
-------------------------------------   ----- 
End-of-path arrival time (ps)           13889
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UsEcho(0)/in_clock                                          iocell21            0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
UsEcho(0)/fb                                iocell21        2030   2030  24162  RISE       1
\UsTimer:TimerUDB:capt_fifo_load\/main_2    macrocell8      5046   7076  24162  RISE       1
\UsTimer:TimerUDB:capt_fifo_load\/q         macrocell8      3350  10426  24162  RISE       1
\UsTimer:TimerUDB:sT16:timerdp:u1\/f0_load  datapathcell5   3463  13889  24648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sT16:timerdp:u1\/clock                   datapathcell5       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UsEcho(0)/fb
Path End       : \UsTimer:TimerUDB:sT16:timerdp:u0\/f0_load
Capture Clock  : \UsTimer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 24653p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#24 vs. ClockUsTimer:R#2)   41667
- Setup time                                           -3130
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13884
-------------------------------------   ----- 
End-of-path arrival time (ps)           13884
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UsEcho(0)/in_clock                                          iocell21            0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
UsEcho(0)/fb                                iocell21        2030   2030  24162  RISE       1
\UsTimer:TimerUDB:capt_fifo_load\/main_2    macrocell8      5046   7076  24162  RISE       1
\UsTimer:TimerUDB:capt_fifo_load\/q         macrocell8      3350  10426  24162  RISE       1
\UsTimer:TimerUDB:sT16:timerdp:u0\/f0_load  datapathcell4   3458  13884  24653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell4       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UsEcho(0)/fb
Path End       : \UsTimer:TimerUDB:trig_fall_detected\/main_2
Capture Clock  : \UsTimer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 30131p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#24 vs. ClockUsTimer:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8026
-------------------------------------   ---- 
End-of-path arrival time (ps)           8026
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UsEcho(0)/in_clock                                          iocell21            0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
UsEcho(0)/fb                                  iocell21      2030   2030  24162  RISE       1
\UsTimer:TimerUDB:trig_fall_detected\/main_2  macrocell14   5996   8026  30131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:trig_fall_detected\/clock_0              macrocell14         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UsEcho(0)/fb
Path End       : \UsTimer:TimerUDB:trig_rise_detected\/main_2
Capture Clock  : \UsTimer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 30131p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#24 vs. ClockUsTimer:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8026
-------------------------------------   ---- 
End-of-path arrival time (ps)           8026
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UsEcho(0)/in_clock                                          iocell21            0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
UsEcho(0)/fb                                  iocell21      2030   2030  24162  RISE       1
\UsTimer:TimerUDB:trig_rise_detected\/main_2  macrocell16   5996   8026  30131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:trig_rise_detected\/clock_0              macrocell16         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UsEcho(0)/fb
Path End       : \UsTimer:TimerUDB:capture_last\/main_0
Capture Clock  : \UsTimer:TimerUDB:capture_last\/clock_0
Path slack     : 30144p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#24 vs. ClockUsTimer:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8012
-------------------------------------   ---- 
End-of-path arrival time (ps)           8012
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UsEcho(0)/in_clock                                          iocell21            0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
UsEcho(0)/fb                            iocell21      2030   2030  24162  RISE       1
\UsTimer:TimerUDB:capture_last\/main_0  macrocell10   5982   8012  30144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:capture_last\/clock_0                    macrocell10         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CsBtns:PWM:PWMHW\/cmp
Path End       : Net_23/main_0
Capture Clock  : Net_23/clock_0
Path slack     : 46850p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                7799
+ Cycle adjust (ClockCsBtns(fixed-function):R#2 vs. \CsBtns:PWM:PWMHW\/tc:R#2)   83333
- Setup time                                                                     -3510
------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                   87622

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       40772
-------------------------------------   ----- 
End-of-path arrival time (ps)           40772
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\CsBtns:PWM:PWMHW\/clock                                      timercell           0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\CsBtns:PWM:PWMHW\/cmp        timercell     1000   1000  46850  RISE       1
\CsBtns:Button(1)\/pin_input  iocell38     10450  11450  46850  RISE       1
\CsBtns:Button(1)\/pad_out    iocell38     15656  27106  46850  RISE       1
\CsBtns:Button(1)\/pad_in     iocell38         0  27106  46850  RISE       1
\CsBtns:Button(1)\/fb         iocell38      7673  34779  46850  RISE       1
Net_23/main_0                 macrocell2    5993  40772  46850  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\CsBtns:PWM:PWMHW\/clock                                      timercell           0      0  RISE       1
\CsBtns:PWM:PWMHW\/tc                                         timercell        1000   1000  
\CsBtns:PWM:PWMHW\/tc (TOTAL_ADJUSTMENTS)                     timercell           0   1000  RISE       1
--\CsBtns:PWM:PWMHW\/tc (Clock Phase Adjustment Delay)        timercell           0    N/A  
Net_23/clock_0                                                macrocell2       6799   7799  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CsBtns:PWM:PWMHW\/cmp
Path End       : Net_22/main_0
Capture Clock  : Net_22/clock_0
Path slack     : 48654p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                7799
+ Cycle adjust (ClockCsBtns(fixed-function):R#2 vs. \CsBtns:PWM:PWMHW\/tc:R#2)   83333
- Setup time                                                                     -3510
------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                   87622

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38968
-------------------------------------   ----- 
End-of-path arrival time (ps)           38968
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\CsBtns:PWM:PWMHW\/clock                                      timercell           0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\CsBtns:PWM:PWMHW\/cmp        timercell     1000   1000  46850  RISE       1
\CsBtns:Button(0)\/pin_input  iocell37      9775  10775  48654  RISE       1
\CsBtns:Button(0)\/pad_out    iocell37     14784  25559  48654  RISE       1
\CsBtns:Button(0)\/pad_in     iocell37         0  25559  48654  RISE       1
\CsBtns:Button(0)\/fb         iocell37      6792  32351  48654  RISE       1
Net_22/main_0                 macrocell1    6617  38968  48654  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\CsBtns:PWM:PWMHW\/clock                                      timercell           0      0  RISE       1
\CsBtns:PWM:PWMHW\/tc                                         timercell        1000   1000  
\CsBtns:PWM:PWMHW\/tc (TOTAL_ADJUSTMENTS)                     timercell           0   1000  RISE       1
--\CsBtns:PWM:PWMHW\/tc (Clock Phase Adjustment Delay)        timercell           0    N/A  
Net_22/clock_0                                                macrocell1       6799   7799  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsPWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \UsPWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \UsPWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 150724p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (ClockUsPWM:R#1 vs. ClockUsPWM:R#2)   166667
- Setup time                                          -4230
--------------------------------------------------   ------ 
End-of-path required time (ps)                       162437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11713
-------------------------------------   ----- 
End-of-path arrival time (ps)           11713
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell2       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\UsPWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell2    760    760  150724  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell3      0    760  150724  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell3   2740   3500  150724  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell2   3083   6583  150724  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell2   5130  11713  150724  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell3      0  11713  150724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell3       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsPWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \UsPWM:PWMUDB:status_0\/main_1
Capture Clock  : \UsPWM:PWMUDB:status_0\/clock_0
Path slack     : 152325p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (ClockUsPWM:R#1 vs. ClockUsPWM:R#2)   166667
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10832
-------------------------------------   ----- 
End-of-path arrival time (ps)           10832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell2       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\UsPWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell2   1520   1520  152325  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell3      0   1520  152325  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell3   2230   3750  152325  RISE       1
\UsPWM:PWMUDB:status_0\/main_1         macrocell6      7082  10832  152325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:status_0\/clock_0                            macrocell6          0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsPWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \UsPWM:PWMUDB:prevCompare1\/main_0
Capture Clock  : \UsPWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 152338p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (ClockUsPWM:R#1 vs. ClockUsPWM:R#2)   166667
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10819
-------------------------------------   ----- 
End-of-path arrival time (ps)           10819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell2       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\UsPWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell2   1520   1520  152325  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell3      0   1520  152325  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell3   2230   3750  152325  RISE       1
\UsPWM:PWMUDB:prevCompare1\/main_0     macrocell4      7069  10819  152338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:prevCompare1\/clock_0                        macrocell4          0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsPWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \UsPWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \UsPWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 154023p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (ClockUsPWM:R#1 vs. ClockUsPWM:R#2)   166667
- Setup time                                          -6060
--------------------------------------------------   ------ 
End-of-path required time (ps)                       160607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6583
-------------------------------------   ---- 
End-of-path arrival time (ps)           6583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell2       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\UsPWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell2    760    760  150724  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell3      0    760  150724  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell3   2740   3500  150724  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell3   3083   6583  154023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell3       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsPWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \UsPWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \UsPWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 154024p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (ClockUsPWM:R#1 vs. ClockUsPWM:R#2)   166667
- Setup time                                          -6060
--------------------------------------------------   ------ 
End-of-path required time (ps)                       160607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6583
-------------------------------------   ---- 
End-of-path arrival time (ps)           6583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell2       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\UsPWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell2    760    760  150724  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell3      0    760  150724  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell3   2740   3500  150724  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell2   3083   6583  154024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell2       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsPWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \UsPWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \UsPWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 154084p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (ClockUsPWM:R#1 vs. ClockUsPWM:R#2)   166667
- Setup time                                           -500
--------------------------------------------------   ------ 
End-of-path required time (ps)                       166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12083
-------------------------------------   ----- 
End-of-path arrival time (ps)           12083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell2       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\UsPWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell2    760    760  150724  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell3      0    760  150724  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell3   2740   3500  150724  RISE       1
\UsPWM:PWMUDB:status_2\/main_1          macrocell7      2930   6430  154084  RISE       1
\UsPWM:PWMUDB:status_2\/q               macrocell7      3350   9780  154084  RISE       1
\UsPWM:PWMUDB:genblk8:stsreg\/status_2  statusicell1    2303  12083  154084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:genblk8:stsreg\/clock                        statusicell1        0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsPWM:PWMUDB:runmode_enable\/q
Path End       : \UsPWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \UsPWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 155782p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (ClockUsPWM:R#1 vs. ClockUsPWM:R#2)   166667
- Setup time                                          -6060
--------------------------------------------------   ------ 
End-of-path required time (ps)                       160607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4824
-------------------------------------   ---- 
End-of-path arrival time (ps)           4824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:runmode_enable\/clock_0                      macrocell5          0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\UsPWM:PWMUDB:runmode_enable\/q         macrocell5      1250   1250  152656  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell3   3574   4824  155782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell3       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsPWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_657/main_1
Capture Clock  : Net_657/clock_0
Path slack     : 155926p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (ClockUsPWM:R#1 vs. ClockUsPWM:R#2)   166667
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7231
-------------------------------------   ---- 
End-of-path arrival time (ps)           7231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell2       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\UsPWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell2   1520   1520  152325  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell3      0   1520  152325  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell3   2230   3750  152325  RISE       1
Net_657/main_1                         macrocell3      3481   7231  155926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_657/clock_0                                            macrocell3          0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsPWM:PWMUDB:runmode_enable\/q
Path End       : \UsPWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \UsPWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 155956p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (ClockUsPWM:R#1 vs. ClockUsPWM:R#2)   166667
- Setup time                                          -6060
--------------------------------------------------   ------ 
End-of-path required time (ps)                       160607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4651
-------------------------------------   ---- 
End-of-path arrival time (ps)           4651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:runmode_enable\/clock_0                      macrocell5          0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\UsPWM:PWMUDB:runmode_enable\/q         macrocell5      1250   1250  152656  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell2   3401   4651  155956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell2       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsPWM:PWMUDB:runmode_enable\/q
Path End       : Net_657/main_0
Capture Clock  : Net_657/clock_0
Path slack     : 158339p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (ClockUsPWM:R#1 vs. ClockUsPWM:R#2)   166667
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4818
-------------------------------------   ---- 
End-of-path arrival time (ps)           4818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:runmode_enable\/clock_0                      macrocell5          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\UsPWM:PWMUDB:runmode_enable\/q  macrocell5    1250   1250  152656  RISE       1
Net_657/main_0                   macrocell3    3568   4818  158339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_657/clock_0                                            macrocell3          0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsPWM:PWMUDB:status_0\/q
Path End       : \UsPWM:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \UsPWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 158700p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (ClockUsPWM:R#1 vs. ClockUsPWM:R#2)   166667
- Setup time                                           -500
--------------------------------------------------   ------ 
End-of-path required time (ps)                       166167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7466
-------------------------------------   ---- 
End-of-path arrival time (ps)           7466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:status_0\/clock_0                            macrocell6          0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\UsPWM:PWMUDB:status_0\/q               macrocell6     1250   1250  158700  RISE       1
\UsPWM:PWMUDB:genblk8:stsreg\/status_0  statusicell1   6216   7466  158700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:genblk8:stsreg\/clock                        statusicell1        0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsPWM:PWMUDB:prevCompare1\/q
Path End       : \UsPWM:PWMUDB:status_0\/main_0
Capture Clock  : \UsPWM:PWMUDB:status_0\/clock_0
Path slack     : 159623p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (ClockUsPWM:R#1 vs. ClockUsPWM:R#2)   166667
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:prevCompare1\/clock_0                        macrocell4          0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\UsPWM:PWMUDB:prevCompare1\/q   macrocell4    1250   1250  159623  RISE       1
\UsPWM:PWMUDB:status_0\/main_0  macrocell6    2284   3534  159623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:status_0\/clock_0                            macrocell6          0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsPWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \UsPWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \UsPWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 159646p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (ClockUsPWM:R#1 vs. ClockUsPWM:R#2)   166667
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3511
-------------------------------------   ---- 
End-of-path arrival time (ps)           3511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:genblk1:ctrlreg\/clock                       controlcell2        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\UsPWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2   1210   1210  159646  RISE       1
\UsPWM:PWMUDB:runmode_enable\/main_0      macrocell5     2301   3511  159646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:runmode_enable\/clock_0                      macrocell5          0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:trig_rise_detected\/q
Path End       : \UsTimer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \UsTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 977858p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (ClockUsTimer:R#1 vs. ClockUsTimer:R#2)   1000000
- Setup time                                               -4230
------------------------------------------------------   ------- 
End-of-path required time (ps)                            995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17912
-------------------------------------   ----- 
End-of-path arrival time (ps)           17912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:trig_rise_detected\/clock_0              macrocell16         0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\UsTimer:TimerUDB:trig_rise_detected\/q       macrocell16     1250   1250  977858  RISE       1
\UsTimer:TimerUDB:trig_reg\/main_2            macrocell15     4342   5592  977858  RISE       1
\UsTimer:TimerUDB:trig_reg\/q                 macrocell15     3350   8942  977858  RISE       1
\UsTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell4   3839  12782  977858  RISE       1
\UsTimer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell4   5130  17912  977858  RISE       1
\UsTimer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell5      0  17912  977858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sT16:timerdp:u1\/clock                   datapathcell5       0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:trig_rise_detected\/q
Path End       : \UsTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \UsTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 980588p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (ClockUsTimer:R#1 vs. ClockUsTimer:R#2)   1000000
- Setup time                                               -6060
------------------------------------------------------   ------- 
End-of-path required time (ps)                            993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13352
-------------------------------------   ----- 
End-of-path arrival time (ps)           13352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:trig_rise_detected\/clock_0              macrocell16         0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\UsTimer:TimerUDB:trig_rise_detected\/q       macrocell16     1250   1250  977858  RISE       1
\UsTimer:TimerUDB:trig_reg\/main_2            macrocell15     4342   5592  977858  RISE       1
\UsTimer:TimerUDB:trig_reg\/q                 macrocell15     3350   8942  977858  RISE       1
\UsTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_1  datapathcell5   4409  13352  980588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sT16:timerdp:u1\/clock                   datapathcell5       0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:trig_rise_detected\/q
Path End       : \UsTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \UsTimer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 981158p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (ClockUsTimer:R#1 vs. ClockUsTimer:R#2)   1000000
- Setup time                                               -6060
------------------------------------------------------   ------- 
End-of-path required time (ps)                            993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12782
-------------------------------------   ----- 
End-of-path arrival time (ps)           12782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:trig_rise_detected\/clock_0              macrocell16         0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\UsTimer:TimerUDB:trig_rise_detected\/q       macrocell16     1250   1250  977858  RISE       1
\UsTimer:TimerUDB:trig_reg\/main_2            macrocell15     4342   5592  977858  RISE       1
\UsTimer:TimerUDB:trig_reg\/q                 macrocell15     3350   8942  977858  RISE       1
\UsTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell4   3839  12782  981158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell4       0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:trig_rise_detected\/q
Path End       : \UsTimer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \UsTimer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 985745p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (ClockUsTimer:R#1 vs. ClockUsTimer:R#2)   1000000
- Setup time                                                -500
------------------------------------------------------   ------- 
End-of-path required time (ps)                            999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13755
-------------------------------------   ----- 
End-of-path arrival time (ps)           13755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:trig_rise_detected\/clock_0              macrocell16         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\UsTimer:TimerUDB:trig_rise_detected\/q    macrocell16    1250   1250  977858  RISE       1
\UsTimer:TimerUDB:status_tc\/main_3        macrocell13    6854   8104  985745  RISE       1
\UsTimer:TimerUDB:status_tc\/q             macrocell13    3350  11454  985745  RISE       1
\UsTimer:TimerUDB:rstSts:stsreg\/status_0  statusicell2   2300  13755  985745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:rstSts:stsreg\/clock                     statusicell2        0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \UsTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \UsTimer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 986523p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (ClockUsTimer:R#1 vs. ClockUsTimer:R#2)   1000000
- Setup time                                               -6060
------------------------------------------------------   ------- 
End-of-path required time (ps)                            993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7417
-------------------------------------   ---- 
End-of-path arrival time (ps)           7417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell4       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\UsTimer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell4    760    760  983223  RISE       1
\UsTimer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell5      0    760  983223  RISE       1
\UsTimer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell5   2740   3500  983223  RISE       1
\UsTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell4   3917   7417  986523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell4       0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \UsTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \UsTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 986930p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (ClockUsTimer:R#1 vs. ClockUsTimer:R#2)   1000000
- Setup time                                               -6060
------------------------------------------------------   ------- 
End-of-path required time (ps)                            993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7010
-------------------------------------   ---- 
End-of-path arrival time (ps)           7010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell4       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\UsTimer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell4    760    760  983223  RISE       1
\UsTimer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell5      0    760  983223  RISE       1
\UsTimer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell5   2740   3500  983223  RISE       1
\UsTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell5   3510   7010  986930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sT16:timerdp:u1\/clock                   datapathcell5       0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:trig_rise_detected\/q
Path End       : \UsTimer:TimerUDB:trig_rise_detected\/main_4
Capture Clock  : \UsTimer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 989466p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (ClockUsTimer:R#1 vs. ClockUsTimer:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7024
-------------------------------------   ---- 
End-of-path arrival time (ps)           7024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:trig_rise_detected\/clock_0              macrocell16         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UsTimer:TimerUDB:trig_rise_detected\/q       macrocell16   1250   1250  977858  RISE       1
\UsTimer:TimerUDB:trig_rise_detected\/main_4  macrocell16   5774   7024  989466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:trig_rise_detected\/clock_0              macrocell16         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \UsTimer:TimerUDB:trig_fall_detected\/main_1
Capture Clock  : \UsTimer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 991188p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (ClockUsTimer:R#1 vs. ClockUsTimer:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5302
-------------------------------------   ---- 
End-of-path arrival time (ps)           5302
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell3        0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell3   1210   1210  978165  RISE       1
\UsTimer:TimerUDB:trig_fall_detected\/main_1           macrocell14    4092   5302  991188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:trig_fall_detected\/clock_0              macrocell14         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \UsTimer:TimerUDB:trig_rise_detected\/main_1
Capture Clock  : \UsTimer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 991188p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (ClockUsTimer:R#1 vs. ClockUsTimer:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5302
-------------------------------------   ---- 
End-of-path arrival time (ps)           5302
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell3        0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell3   1210   1210  978165  RISE       1
\UsTimer:TimerUDB:trig_rise_detected\/main_1           macrocell16    4092   5302  991188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:trig_rise_detected\/clock_0              macrocell16         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \UsTimer:TimerUDB:trig_fall_detected\/main_0
Capture Clock  : \UsTimer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 991360p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (ClockUsTimer:R#1 vs. ClockUsTimer:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5130
-------------------------------------   ---- 
End-of-path arrival time (ps)           5130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell3        0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3   1210   1210  978335  RISE       1
\UsTimer:TimerUDB:trig_fall_detected\/main_0           macrocell14    3920   5130  991360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:trig_fall_detected\/clock_0              macrocell14         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \UsTimer:TimerUDB:trig_rise_detected\/main_0
Capture Clock  : \UsTimer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 991360p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (ClockUsTimer:R#1 vs. ClockUsTimer:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5130
-------------------------------------   ---- 
End-of-path arrival time (ps)           5130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell3        0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3   1210   1210  978335  RISE       1
\UsTimer:TimerUDB:trig_rise_detected\/main_0           macrocell16    3920   5130  991360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:trig_rise_detected\/clock_0              macrocell16         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:int_capt_count_1\/q
Path End       : \UsTimer:TimerUDB:int_capt_count_0\/main_3
Capture Clock  : \UsTimer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 992465p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (ClockUsTimer:R#1 vs. ClockUsTimer:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4025
-------------------------------------   ---- 
End-of-path arrival time (ps)           4025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:int_capt_count_1\/clock_0                macrocell12         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UsTimer:TimerUDB:int_capt_count_1\/q       macrocell12   1250   1250  992465  RISE       1
\UsTimer:TimerUDB:int_capt_count_0\/main_3  macrocell11   2775   4025  992465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:int_capt_count_0\/clock_0                macrocell11         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:int_capt_count_1\/q
Path End       : \UsTimer:TimerUDB:int_capt_count_1\/main_3
Capture Clock  : \UsTimer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 992465p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (ClockUsTimer:R#1 vs. ClockUsTimer:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4025
-------------------------------------   ---- 
End-of-path arrival time (ps)           4025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:int_capt_count_1\/clock_0                macrocell12         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UsTimer:TimerUDB:int_capt_count_1\/q       macrocell12   1250   1250  992465  RISE       1
\UsTimer:TimerUDB:int_capt_count_1\/main_3  macrocell12   2775   4025  992465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:int_capt_count_1\/clock_0                macrocell12         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:int_capt_count_1\/q
Path End       : \UsTimer:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \UsTimer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 992466p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (ClockUsTimer:R#1 vs. ClockUsTimer:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4024
-------------------------------------   ---- 
End-of-path arrival time (ps)           4024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:int_capt_count_1\/clock_0                macrocell12         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UsTimer:TimerUDB:int_capt_count_1\/q    macrocell12   1250   1250  992465  RISE       1
\UsTimer:TimerUDB:capt_int_temp\/main_3  macrocell9    2774   4024  992466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:capt_int_temp\/clock_0                   macrocell9          0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \UsTimer:TimerUDB:int_capt_count_0\/main_1
Capture Clock  : \UsTimer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 992471p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (ClockUsTimer:R#1 vs. ClockUsTimer:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4019
-------------------------------------   ---- 
End-of-path arrival time (ps)           4019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell3        0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell3   1210   1210  992471  RISE       1
\UsTimer:TimerUDB:int_capt_count_0\/main_1             macrocell11    2809   4019  992471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:int_capt_count_0\/clock_0                macrocell11         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \UsTimer:TimerUDB:int_capt_count_1\/main_1
Capture Clock  : \UsTimer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 992471p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (ClockUsTimer:R#1 vs. ClockUsTimer:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4019
-------------------------------------   ---- 
End-of-path arrival time (ps)           4019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell3        0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell3   1210   1210  992471  RISE       1
\UsTimer:TimerUDB:int_capt_count_1\/main_1             macrocell12    2809   4019  992471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:int_capt_count_1\/clock_0                macrocell12         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \UsTimer:TimerUDB:int_capt_count_0\/main_0
Capture Clock  : \UsTimer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 992485p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (ClockUsTimer:R#1 vs. ClockUsTimer:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4005
-------------------------------------   ---- 
End-of-path arrival time (ps)           4005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell3        0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell3   1210   1210  992485  RISE       1
\UsTimer:TimerUDB:int_capt_count_0\/main_0             macrocell11    2795   4005  992485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:int_capt_count_0\/clock_0                macrocell11         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \UsTimer:TimerUDB:int_capt_count_1\/main_0
Capture Clock  : \UsTimer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 992485p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (ClockUsTimer:R#1 vs. ClockUsTimer:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4005
-------------------------------------   ---- 
End-of-path arrival time (ps)           4005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell3        0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell3   1210   1210  992485  RISE       1
\UsTimer:TimerUDB:int_capt_count_1\/main_0             macrocell12    2795   4005  992485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:int_capt_count_1\/clock_0                macrocell12         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \UsTimer:TimerUDB:capt_int_temp\/main_0
Capture Clock  : \UsTimer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 992489p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (ClockUsTimer:R#1 vs. ClockUsTimer:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4001
-------------------------------------   ---- 
End-of-path arrival time (ps)           4001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell3        0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell3   1210   1210  992485  RISE       1
\UsTimer:TimerUDB:capt_int_temp\/main_0                macrocell9     2791   4001  992489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:capt_int_temp\/clock_0                   macrocell9          0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \UsTimer:TimerUDB:capt_int_temp\/main_1
Capture Clock  : \UsTimer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 992492p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (ClockUsTimer:R#1 vs. ClockUsTimer:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3998
-------------------------------------   ---- 
End-of-path arrival time (ps)           3998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell3        0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell3   1210   1210  992471  RISE       1
\UsTimer:TimerUDB:capt_int_temp\/main_1                macrocell9     2788   3998  992492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:capt_int_temp\/clock_0                   macrocell9          0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:int_capt_count_0\/q
Path End       : \UsTimer:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \UsTimer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 992638p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (ClockUsTimer:R#1 vs. ClockUsTimer:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3852
-------------------------------------   ---- 
End-of-path arrival time (ps)           3852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:int_capt_count_0\/clock_0                macrocell11         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UsTimer:TimerUDB:int_capt_count_0\/q    macrocell11   1250   1250  992638  RISE       1
\UsTimer:TimerUDB:capt_int_temp\/main_4  macrocell9    2602   3852  992638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:capt_int_temp\/clock_0                   macrocell9          0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:int_capt_count_0\/q
Path End       : \UsTimer:TimerUDB:int_capt_count_0\/main_4
Capture Clock  : \UsTimer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 992646p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (ClockUsTimer:R#1 vs. ClockUsTimer:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3844
-------------------------------------   ---- 
End-of-path arrival time (ps)           3844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:int_capt_count_0\/clock_0                macrocell11         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UsTimer:TimerUDB:int_capt_count_0\/q       macrocell11   1250   1250  992638  RISE       1
\UsTimer:TimerUDB:int_capt_count_0\/main_4  macrocell11   2594   3844  992646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:int_capt_count_0\/clock_0                macrocell11         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:int_capt_count_0\/q
Path End       : \UsTimer:TimerUDB:int_capt_count_1\/main_4
Capture Clock  : \UsTimer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 992646p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (ClockUsTimer:R#1 vs. ClockUsTimer:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3844
-------------------------------------   ---- 
End-of-path arrival time (ps)           3844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:int_capt_count_0\/clock_0                macrocell11         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UsTimer:TimerUDB:int_capt_count_0\/q       macrocell11   1250   1250  992638  RISE       1
\UsTimer:TimerUDB:int_capt_count_1\/main_4  macrocell12   2594   3844  992646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:int_capt_count_1\/clock_0                macrocell12         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:trig_fall_detected\/q
Path End       : \UsTimer:TimerUDB:trig_fall_detected\/main_4
Capture Clock  : \UsTimer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 992942p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (ClockUsTimer:R#1 vs. ClockUsTimer:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:trig_fall_detected\/clock_0              macrocell14         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UsTimer:TimerUDB:trig_fall_detected\/q       macrocell14   1250   1250  992942  RISE       1
\UsTimer:TimerUDB:trig_fall_detected\/main_4  macrocell14   2298   3548  992942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:trig_fall_detected\/clock_0              macrocell14         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:capture_last\/q
Path End       : \UsTimer:TimerUDB:trig_fall_detected\/main_3
Capture Clock  : \UsTimer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 992951p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (ClockUsTimer:R#1 vs. ClockUsTimer:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:capture_last\/clock_0                    macrocell10         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UsTimer:TimerUDB:capture_last\/q             macrocell10   1250   1250  985135  RISE       1
\UsTimer:TimerUDB:trig_fall_detected\/main_3  macrocell14   2289   3539  992951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:trig_fall_detected\/clock_0              macrocell14         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:capture_last\/q
Path End       : \UsTimer:TimerUDB:trig_rise_detected\/main_3
Capture Clock  : \UsTimer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 992951p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (ClockUsTimer:R#1 vs. ClockUsTimer:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:capture_last\/clock_0                    macrocell10         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UsTimer:TimerUDB:capture_last\/q             macrocell10   1250   1250  985135  RISE       1
\UsTimer:TimerUDB:trig_rise_detected\/main_3  macrocell16   2289   3539  992951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:trig_rise_detected\/clock_0              macrocell16         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:capt_int_temp\/q
Path End       : \UsTimer:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \UsTimer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 995947p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (ClockUsTimer:R#1 vs. ClockUsTimer:R#2)   1000000
- Setup time                                                -500
------------------------------------------------------   ------- 
End-of-path required time (ps)                            999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:capt_int_temp\/clock_0                   macrocell9          0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\UsTimer:TimerUDB:capt_int_temp\/q         macrocell9     1250   1250  995947  RISE       1
\UsTimer:TimerUDB:rstSts:stsreg\/status_1  statusicell2   2303   3553  995947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:rstSts:stsreg\/clock                     statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

