//  Precision RTL Synthesis 2013a.9 (Production Release) Thu Aug  8 04:05:44 PDT 2013
//  
//  Copyright (c) Mentor Graphics Corporation, 1996-2013, All Rights Reserved.
//             Portions copyright 1991-2008 Compuware Corporation
//                       UNPUBLISHED, LICENSED SOFTWARE.
//            CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//          PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
//  
//  Running on Windows 7 stuart@SHDL-1 Service Pack 1 6.01.7601 x86
//  
//  Start time Thu Feb 06 02:26:41 2014

***************************************************************
Device Utilization for v50bg256
***************************************************************
Resource                          Used    Avail   Utilization
---------------------------------------------------------------
IOs                               33      180      18.33%
Global Buffers                    1       4        25.00%
LUTs                              16      1536      1.04%
CLB Slices                        8       768       1.04%
Dffs or Latches                   16      1536      1.04%
Block RAMs                        0       8         0.00%
---------------------------------------------------------------

**********************************************************

Library: work    Cell: adder_subtractor    View: INTERFACE

**********************************************************

  Cell      Library  References     Total Area

 BUFGP      xcv     1 x
 GND        xcv     1 x
 IBUF       xcv    16 x
 LD         xcv     8 x      1      8 Dffs or Latches
 LD_1       xcv     8 x      1      8 Dffs or Latches
 LUT2       xcv    16 x      1     16 LUTs
 MUXCY_L    xcv    14 x      1     14 MUX CARRYs
 OBUF       xcv    16 x
 VCC        xcv     1 x
 XORCY      xcv    16 x

 Number of ports :                      33
 Number of nets :                      114
 Number of instances :                  97
 Number of references to this view :     0

Total accumulated area : 
 Number of Dffs or Latches :            16
 Number of LUTs :                       16
 Number of MUX CARRYs :                 14
 Number of gates :                      16
 Number of accumulated instances :      97


*****************************
 IO Register Mapping Report
*****************************
Design: work.adder_subtractor.INTERFACE

+----------+-----------+----------+----------+----------+
| Port     | Direction |   INFF   |  OUTFF   |  TRIFF   |
+----------+-----------+----------+----------+----------+
| mode     | Input     |          |          |          |
+----------+-----------+----------+----------+----------+
| a(7)     | Input     |          |          |          |
+----------+-----------+----------+----------+----------+
| a(6)     | Input     |          |          |          |
+----------+-----------+----------+----------+----------+
| a(5)     | Input     |          |          |          |
+----------+-----------+----------+----------+----------+
| a(4)     | Input     |          |          |          |
+----------+-----------+----------+----------+----------+
| a(3)     | Input     |          |          |          |
+----------+-----------+----------+----------+----------+
| a(2)     | Input     |          |          |          |
+----------+-----------+----------+----------+----------+
| a(1)     | Input     |          |          |          |
+----------+-----------+----------+----------+----------+
| a(0)     | Input     |          |          |          |
+----------+-----------+----------+----------+----------+
| b(7)     | Input     |          |          |          |
+----------+-----------+----------+----------+----------+
| b(6)     | Input     |          |          |          |
+----------+-----------+----------+----------+----------+
| b(5)     | Input     |          |          |          |
+----------+-----------+----------+----------+----------+
| b(4)     | Input     |          |          |          |
+----------+-----------+----------+----------+----------+
| b(3)     | Input     |          |          |          |
+----------+-----------+----------+----------+----------+
| b(2)     | Input     |          |          |          |
+----------+-----------+----------+----------+----------+
| b(1)     | Input     |          |          |          |
+----------+-----------+----------+----------+----------+
| b(0)     | Input     |          |          |          |
+----------+-----------+----------+----------+----------+
| o1(7)    | Output    |          |          |          |
+----------+-----------+----------+----------+----------+
| o1(6)    | Output    |          |          |          |
+----------+-----------+----------+----------+----------+
| o1(5)    | Output    |          |          |          |
+----------+-----------+----------+----------+----------+
| o1(4)    | Output    |          |          |          |
+----------+-----------+----------+----------+----------+
| o1(3)    | Output    |          |          |          |
+----------+-----------+----------+----------+----------+
| o1(2)    | Output    |          |          |          |
+----------+-----------+----------+----------+----------+
| o1(1)    | Output    |          |          |          |
+----------+-----------+----------+----------+----------+
| o1(0)    | Output    |          |          |          |
+----------+-----------+----------+----------+----------+
| o2(7)    | Output    |          |          |          |
+----------+-----------+----------+----------+----------+
| o2(6)    | Output    |          |          |          |
+----------+-----------+----------+----------+----------+
| o2(5)    | Output    |          |          |          |
+----------+-----------+----------+----------+----------+
| o2(4)    | Output    |          |          |          |
+----------+-----------+----------+----------+----------+
| o2(3)    | Output    |          |          |          |
+----------+-----------+----------+----------+----------+
| o2(2)    | Output    |          |          |          |
+----------+-----------+----------+----------+----------+
| o2(1)    | Output    |          |          |          |
+----------+-----------+----------+----------+----------+
| o2(0)    | Output    |          |          |          |
+----------+-----------+----------+----------+----------+
Total registers mapped: 0
