Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Dec  3 11:27:18 2019
| Host         : DESKTOP-S201MJR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ./report/CNN_timing_routed.rpt
| Design       : CNN
| Device       : 7k325t-ffg676
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 604 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 451 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.380        0.000                      0                11266        0.071        0.000                      0                11266        1.858        0.000                       0                  4024  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.380        0.000                      0                11266        0.071        0.000                      0                11266        1.858        0.000                       0                  4024  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.380ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.858ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.380ns  (required time - arrival time)
  Source:                 padded_4_V_U/gen_buffer[1].CNN_padded_0_V_memcore_U/CNN_padded_0_V_memcore_ram_U/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            resample_U0/ap_phi_reg_pp0_iter0_square_image_V_load_2_reg_1253_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.591ns  (logic 2.067ns (45.025%)  route 2.524ns (54.975%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4023, unset)         0.537     0.537    padded_4_V_U/gen_buffer[1].CNN_padded_0_V_memcore_U/CNN_padded_0_V_memcore_ram_U/ap_clk
    RAMB18_X2Y37         RAMB18E1                                     r  padded_4_V_U/gen_buffer[1].CNN_padded_0_V_memcore_U/CNN_padded_0_V_memcore_ram_U/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y37         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[7])
                                                      1.800     2.337 r  padded_4_V_U/gen_buffer[1].CNN_padded_0_V_memcore_U/CNN_padded_0_V_memcore_ram_U/ram_reg/DOBDO[7]
                         net (fo=1, routed)           0.894     3.231    padded_4_V_U/gen_buffer[1].CNN_padded_0_V_memcore_U/CNN_padded_0_V_memcore_ram_U/buf_q1[1]_2[7]
    SLICE_X50Y89         LUT3 (Prop_lut3_I0_O)        0.047     3.278 r  padded_4_V_U/gen_buffer[1].CNN_padded_0_V_memcore_U/CNN_padded_0_V_memcore_ram_U/mux_16_0_reg[7]_i_15/O
                         net (fo=3, routed)           0.834     4.112    resample_U0/padded_4_V_t_q1[7]
    SLICE_X55Y109        LUT6 (Prop_lut6_I2_O)        0.134     4.246 r  resample_U0/ap_phi_reg_pp0_iter0_square_image_V_load_1_reg_1204[7]_i_9/O
                         net (fo=1, routed)           0.384     4.630    resample_U0/ap_phi_reg_pp0_iter0_square_image_V_load_1_reg_1204[7]_i_9_n_8
    SLICE_X69Y109        LUT5 (Prop_lut5_I0_O)        0.043     4.673 f  resample_U0/ap_phi_reg_pp0_iter0_square_image_V_load_1_reg_1204[7]_i_6/O
                         net (fo=2, routed)           0.412     5.085    resample_U0/ap_phi_reg_pp0_iter0_square_image_V_load_1_reg_1204[7]_i_6_n_8
    SLICE_X83Y110        LUT6 (Prop_lut6_I5_O)        0.043     5.128 r  resample_U0/ap_phi_reg_pp0_iter0_square_image_V_load_2_reg_1253[7]_i_1/O
                         net (fo=1, routed)           0.000     5.128    resample_U0/ap_phi_reg_pp0_iter0_square_image_V_load_2_reg_1253[7]_i_1_n_8
    SLICE_X83Y110        FDRE                                         r  resample_U0/ap_phi_reg_pp0_iter0_square_image_V_load_2_reg_1253_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=4023, unset)         0.510     5.510    resample_U0/ap_clk
    SLICE_X83Y110        FDRE                                         r  resample_U0/ap_phi_reg_pp0_iter0_square_image_V_load_2_reg_1253_reg[7]/C
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    SLICE_X83Y110        FDRE (Setup_fdre_C_D)        0.033     5.508    resample_U0/ap_phi_reg_pp0_iter0_square_image_V_load_2_reg_1253_reg[7]
  -------------------------------------------------------------------
                         required time                          5.508    
                         arrival time                          -5.128    
  -------------------------------------------------------------------
                         slack                                  0.380    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 conv2d_3x3_1chan_rev_U0/p_Val2_phi_reg_584_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            conv2d_3x3_1chan_rev_U0/p_Val2_phi_reg_584_pp0_iter10_reg_reg[45]_srl9/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.091ns (44.798%)  route 0.112ns (55.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4023, unset)         0.266     0.266    conv2d_3x3_1chan_rev_U0/ap_clk
    SLICE_X59Y137        FDRE                                         r  conv2d_3x3_1chan_rev_U0/p_Val2_phi_reg_584_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y137        FDRE (Prop_fdre_C_Q)         0.091     0.357 r  conv2d_3x3_1chan_rev_U0/p_Val2_phi_reg_584_reg[45]/Q
                         net (fo=2, routed)           0.112     0.469    conv2d_3x3_1chan_rev_U0/p_Val2_phi_reg_584[45]
    SLICE_X56Y136        SRL16E                                       r  conv2d_3x3_1chan_rev_U0/p_Val2_phi_reg_584_pp0_iter10_reg_reg[45]_srl9/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4023, unset)         0.280     0.280    conv2d_3x3_1chan_rev_U0/ap_clk
    SLICE_X56Y136        SRL16E                                       r  conv2d_3x3_1chan_rev_U0/p_Val2_phi_reg_584_pp0_iter10_reg_reg[45]_srl9/CLK
                         clock pessimism              0.000     0.280    
    SLICE_X56Y136        SRL16E (Hold_srl16e_CLK_D)
                                                      0.118     0.398    conv2d_3x3_1chan_rev_U0/p_Val2_phi_reg_584_pp0_iter10_reg_reg[45]_srl9
  -------------------------------------------------------------------
                         required time                         -0.398    
                         arrival time                           0.469    
  -------------------------------------------------------------------
                         slack                                  0.071    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X2Y29   batchnorm_V_U/CNN_batchnorm_V_memcore_U/CNN_batchnorm_V_memcore_ram_U/ram_reg_0/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         2.500       1.858      SLICE_X56Y134  conv2d_3x3_1chan_rev_U0/p_Val2_phi_reg_584_pp0_iter10_reg_reg[30]_srl9/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         2.500       1.858      SLICE_X56Y134  conv2d_3x3_1chan_rev_U0/p_Val2_phi_reg_584_pp0_iter10_reg_reg[30]_srl9/CLK



