// Seed: 2315636890
module module_0 (
    input wire id_0,
    output uwire id_1,
    input supply0 id_2,
    output tri1 id_3
);
endmodule
module module_1 (
    input tri0 id_0,
    output wor id_1,
    input supply1 id_2
    , id_6,
    input tri1 id_3,
    input tri id_4
);
  wire id_7;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_4,
      id_1
  );
  assign modCall_1.id_3 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_1 = {id_3 == id_2, 1, id_1} == 1;
endmodule
module module_3 #(
    parameter id_6 = 32'd39,
    parameter id_7 = 32'd98
) (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  reg id_4;
  tri id_5;
  assign id_3 = id_4;
  initial begin : LABEL_0
    id_4 <= #1 id_3;
    if (id_5) assume (1 === 1);
  end
  module_2 modCall_1 (
      id_1,
      id_1,
      id_5
  );
  defparam id_6.id_7 = 1'b0;
  tri1 id_8;
  generate
    assign id_8 = 1;
  endgenerate
endmodule
