![Banner](https://github.com/machineware-gmbh/.github/blob/main/profile/banner.jpg?raw=true)

**MachineWare GmbH** is a provider of high-performance full system simulation solutions based in Aachen, Germany.
Our Virtual Prototypes simulate your hardware at bit-level accuracy, shortening development time and enhancing software security, stability, and quality.
We support ARM, RISC-V and custom processor architectures.

Check out our open-source SystemC TLM-2.0 productivity library [VCML](https://github.com/machineware-gmbh/vcml).
It comes with many free component models for standard components such as UARTs, NICs and more.
All model building blocks and interfaces are part of the open-source release.

### Impressum

> MachineWare GmbH<br>
> Augustastr. 59<br>
> 52070 Aachen<br>
> Germany<br>
>
> Geschäftsführer: Lukas Jünger, Dr. Jan Henrik Weinstock<br>
> Registergericht: Amtsgericht Aachen<br>
> Handelsregister: HRB 25734<br>
> USt-IdNr.: DE352781752<br>
