// Seed: 1084371065
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_5;
  tri0 id_6 = 1'b0;
endmodule
module module_1 #(
    parameter id_9 = 32'd65
) (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output logic [7:0] id_3;
  input wire id_2;
  inout reg id_1;
  parameter id_5 = {1{-1}};
  always @(*) begin : LABEL_0
    id_1 <= id_2 == id_1;
  end
  or primCall (id_4, id_5, id_1, id_2);
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5
  );
  parameter id_6 = id_5;
  bit id_7;
  ;
  assign id_7 = -1 > id_2;
  wire [-1 : -1] id_8;
  assign id_7 = id_7;
  integer _id_9;
  assign id_1 = "" ? id_5 : id_6;
  wire [-1  >  -1 : -1] id_10;
  always @('h0 | 1'b0 - 1'b0 or id_5) begin : LABEL_1
    if (id_5 < 1) id_1 <= -1;
    else id_7 <= 1 >= -1;
  end
  assign id_3[id_9] = ~id_8 == -1;
endmodule
