0.6
2019.1
May 24 2019
14:51:52
/home/it/Documents/DSD_Labs/lab5/lab5_task2_clock/lab5_task2_clock.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
/home/it/Documents/DSD_Labs/lab5/lab5_task2_clock/lab5_task2_clock.srcs/sim_1/new/tb_ModN_Counter.sv,1733535698,systemVerilog,,,,ModN_Counter_tb,,,,,,,,
/home/it/Documents/DSD_Labs/lab5/lab5_task2_clock/lab5_task2_clock.srcs/sim_1/new/tb_clock_divider.sv,1733396930,systemVerilog,,,,tb_clock_divider,,,,,,,,
/home/it/Documents/DSD_Labs/lab5/lab5_task2_clock/lab5_task2_clock.srcs/sim_1/new/tb_realTime_counter.sv,1733541174,systemVerilog,,,,tb_realTime_counter,,,,,,,,
/home/it/Documents/DSD_Labs/lab5/lab5_task2_clock/lab5_task2_clock.srcs/sources_1/new/Clock_Divider.sv,1733253118,systemVerilog,,/home/it/Documents/DSD_Labs/lab5/lab5_task2_clock/lab5_task2_clock.srcs/sources_1/new/ModN_Counter.sv,,Clock_Divider,,,,,,,,
/home/it/Documents/DSD_Labs/lab5/lab5_task2_clock/lab5_task2_clock.srcs/sources_1/new/ModN_Counter.sv,1733541234,systemVerilog,,/home/it/Documents/DSD_Labs/lab5/lab5_task2_clock/lab5_task2_clock.srcs/sources_1/new/Real_Time_Counter.sv,,ModN_Counter,,,,,,,,
/home/it/Documents/DSD_Labs/lab5/lab5_task2_clock/lab5_task2_clock.srcs/sources_1/new/Real_Time_Counter.sv,1733539492,systemVerilog,,/home/it/Documents/DSD_Labs/lab5/lab5_task2_clock/lab5_task2_clock.srcs/sources_1/new/flip_flop.sv,,Real_Time_Counter,,,,,,,,
/home/it/Documents/DSD_Labs/lab5/lab5_task2_clock/lab5_task2_clock.srcs/sources_1/new/flip_flop.sv,1733124375,systemVerilog,,/home/it/Documents/DSD_Labs/lab5/lab5_task2_clock/lab5_task2_clock.srcs/sources_1/new/nbit_counter.sv,,flip_flop,,,,,,,,
/home/it/Documents/DSD_Labs/lab5/lab5_task2_clock/lab5_task2_clock.srcs/sources_1/new/nbit_counter.sv,1733253118,systemVerilog,,/home/it/Documents/DSD_Labs/lab5/lab5_task2_clock/lab5_task2_clock.srcs/sim_1/new/tb_realTime_counter.sv,,nbit_counter,,,,,,,,
