# Credits / Links
## Learning
### Not Risc-v related, but very interesting to learn low level stuff
[Write your own virtual machine](https://www.jmeiners.com/lc3-vm/) \
[Uxn](https://wiki.xxiivv.com/site/uxn.html)

### Simulator
[RARS -- RISC-V Assembler and Runtime Simulator](https://github.com/TheThirdOne/rars)

## Other implementations
[https://github.com/cnlohr/mini-rv32ima/](https://github.com/cnlohr/mini-rv32ima/)
[https://github.com/racerxdl/riscv-emulator](https://github.com/racerxdl/riscv-emulator) \
[https://github.com/edubart/riscvm](https://github.com/edubart/riscvm)

## Testing
[picorv32](https://github.com/YosysHQ/picorv32) \
[About the Testing of My Simple RISC-V Core (regymm(Peter Gu)'s Blog)](https://www.ustcpetergu.com/MyBlog/experience/2021/07/09/about-riscv-testing.html)