{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1537152610602 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1537152610609 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 16 23:50:10 2018 " "Processing started: Sun Sep 16 23:50:10 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1537152610609 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537152610609 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off relogio -c relogio " "Command: quartus_map --read_settings_files=on --write_settings_files=off relogio -c relogio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537152610609 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1537152611187 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1537152611188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_6x1-mux_arch " "Found design unit 1: mux_6x1-mux_arch" {  } { { "mux.vhd" "" { Text "C:/Users/user/Documents/GitHub/Clock_descomp/mux.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537152627904 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_6x1 " "Found entity 1: mux_6x1" {  } { { "mux.vhd" "" { Text "C:/Users/user/Documents/GitHub/Clock_descomp/mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537152627904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537152627904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relogio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file relogio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 relogio-Behavioral " "Found design unit 1: relogio-Behavioral" {  } { { "relogio.vhd" "" { Text "C:/Users/user/Documents/GitHub/Clock_descomp/relogio.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537152627906 ""} { "Info" "ISGN_ENTITY_NAME" "1 relogio " "Found entity 1: relogio" {  } { { "relogio.vhd" "" { Text "C:/Users/user/Documents/GitHub/Clock_descomp/relogio.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537152627906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537152627906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador-reg_arch " "Found design unit 1: registrador-reg_arch" {  } { { "registrador.vhd" "" { Text "C:/Users/user/Documents/GitHub/Clock_descomp/registrador.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537152627908 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "registrador.vhd" "" { Text "C:/Users/user/Documents/GitHub/Clock_descomp/registrador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537152627908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537152627908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-Behavioral " "Found design unit 1: ula-Behavioral" {  } { { "ula.vhd" "" { Text "C:/Users/user/Documents/GitHub/Clock_descomp/ula.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537152627910 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.vhd" "" { Text "C:/Users/user/Documents/GitHub/Clock_descomp/ula.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537152627910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537152627910 ""}
{ "Warning" "WSGN_SEARCH_FILE" "diagrama_de_blocos_relogio.vhd 2 1 " "Using design file diagrama_de_blocos_relogio.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 diagrama_de_blocos_relogio-bdf_type " "Found design unit 1: diagrama_de_blocos_relogio-bdf_type" {  } { { "diagrama_de_blocos_relogio.vhd" "" { Text "C:/Users/user/Documents/GitHub/Clock_descomp/diagrama_de_blocos_relogio.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537152627967 ""} { "Info" "ISGN_ENTITY_NAME" "1 diagrama_de_blocos_relogio " "Found entity 1: diagrama_de_blocos_relogio" {  } { { "diagrama_de_blocos_relogio.vhd" "" { Text "C:/Users/user/Documents/GitHub/Clock_descomp/diagrama_de_blocos_relogio.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537152627967 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1537152627967 ""}
{ "Warning" "WSGN_SKIP_FILE_CANDID_TOP" "diagrama_de_blocos_relogio " "Found the following files while searching for definition of entity \"diagrama_de_blocos_relogio\", but did not use these files because already using a different file containing the entity definition" { { "Warning" "WSGN_SKIP_FILE_CANDID_SUB" "diagrama_de_blocos_relogio.bdf " "File: diagrama_de_blocos_relogio.bdf" {  } {  } 0 12126 "File: %1!s!" 0 0 "Design Software" 0 -1 1537152627967 ""}  } {  } 0 12300 "Found the following files while searching for definition of entity \"%1!s!\", but did not use these files because already using a different file containing the entity definition" 0 0 "Analysis & Synthesis" 0 -1 1537152627967 "|diagrama_de_blocos_relogio"}
{ "Info" "ISGN_START_ELABORATION_TOP" "diagrama_de_blocos_relogio " "Elaborating entity \"diagrama_de_blocos_relogio\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1537152627968 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SYNTHESIZED_WIRE_14 diagrama_de_blocos_relogio.vhd(202) " "VHDL Process Statement warning at diagrama_de_blocos_relogio.vhd(202): signal \"SYNTHESIZED_WIRE_14\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "diagrama_de_blocos_relogio.vhd" "" { Text "C:/Users/user/Documents/GitHub/Clock_descomp/diagrama_de_blocos_relogio.vhd" 202 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1537152627980 "|diagrama_de_blocos_relogio"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE diagrama_de_blocos_relogio.vhd(202) " "VHDL warning at diagrama_de_blocos_relogio.vhd(202): comparison between unequal length operands always returns FALSE" {  } { { "diagrama_de_blocos_relogio.vhd" "" { Text "C:/Users/user/Documents/GitHub/Clock_descomp/diagrama_de_blocos_relogio.vhd" 202 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537152627981 "|diagrama_de_blocos_relogio"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador registrador:b2v_DH " "Elaborating entity \"registrador\" for hierarchy \"registrador:b2v_DH\"" {  } { { "diagrama_de_blocos_relogio.vhd" "b2v_DH" { Text "C:/Users/user/Documents/GitHub/Clock_descomp/diagrama_de_blocos_relogio.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537152628029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula ula:b2v_inst " "Elaborating entity \"ula\" for hierarchy \"ula:b2v_inst\"" {  } { { "diagrama_de_blocos_relogio.vhd" "b2v_inst" { Text "C:/Users/user/Documents/GitHub/Clock_descomp/diagrama_de_blocos_relogio.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537152628031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_6x1 mux_6x1:b2v_mux_das_constantes " "Elaborating entity \"mux_6x1\" for hierarchy \"mux_6x1:b2v_mux_das_constantes\"" {  } { { "diagrama_de_blocos_relogio.vhd" "b2v_mux_das_constantes" { Text "C:/Users/user/Documents/GitHub/Clock_descomp/diagrama_de_blocos_relogio.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537152628033 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A mux.vhd(16) " "VHDL Process Statement warning at mux.vhd(16): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "C:/Users/user/Documents/GitHub/Clock_descomp/mux.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1537152628034 "|diagrama_de_blocos_relogio|mux_6x1:mux_dos_registradores"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B mux.vhd(18) " "VHDL Process Statement warning at mux.vhd(18): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "C:/Users/user/Documents/GitHub/Clock_descomp/mux.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1537152628034 "|diagrama_de_blocos_relogio|mux_6x1:mux_dos_registradores"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C mux.vhd(20) " "VHDL Process Statement warning at mux.vhd(20): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "C:/Users/user/Documents/GitHub/Clock_descomp/mux.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1537152628034 "|diagrama_de_blocos_relogio|mux_6x1:mux_dos_registradores"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D mux.vhd(22) " "VHDL Process Statement warning at mux.vhd(22): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "C:/Users/user/Documents/GitHub/Clock_descomp/mux.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1537152628034 "|diagrama_de_blocos_relogio|mux_6x1:mux_dos_registradores"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "E mux.vhd(24) " "VHDL Process Statement warning at mux.vhd(24): signal \"E\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "C:/Users/user/Documents/GitHub/Clock_descomp/mux.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1537152628034 "|diagrama_de_blocos_relogio|mux_6x1:mux_dos_registradores"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "F mux.vhd(26) " "VHDL Process Statement warning at mux.vhd(26): signal \"F\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "C:/Users/user/Documents/GitHub/Clock_descomp/mux.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1537152628034 "|diagrama_de_blocos_relogio|mux_6x1:mux_dos_registradores"}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "func ula:b2v_inst 2 1 " "Actual width (2) of port \"func\" on instance \"ula:b2v_inst\" is not compatible with the formal port width (1) declared by the instantiated entity" {  } { { "diagrama_de_blocos_relogio.vhd" "b2v_inst" { Text "C:/Users/user/Documents/GitHub/Clock_descomp/diagrama_de_blocos_relogio.vhd" 139 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1537152628074 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1537152628095 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 13 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5066 " "Peak virtual memory: 5066 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1537152628306 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Sep 16 23:50:28 2018 " "Processing ended: Sun Sep 16 23:50:28 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1537152628306 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1537152628306 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1537152628306 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1537152628306 ""}
