Protel Design System Design Rule Check
PCB File : C:\Users\bens\Documents\Altium\BMC-CAN\Board.PcbDoc
Date     : 10/22/2020
Time     : 5:10:54 PM

Processing Rule : Clearance Constraint (Gap=0.127mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
   Violation between Un-Routed Net Constraint: Net VCC_PROT Between Pad L1-1(154.065mm,87.63mm) on Top Layer And Pad C11-2(157.781mm,90.678mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VCC_PROT Between Pad L1-1(154.065mm,87.63mm) on Top Layer And Pad D4-1(154.686mm,81.31mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VCC_PROT Between Via (151.511mm,81.153mm) from Top Layer to Bottom Layer And Pad D4-1(154.686mm,81.31mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U4-20(84.951mm,93.644mm) on Top Layer And Via (85.201mm,92.694mm) from Top Layer to Bottom Layer 
   Violation between Un-Routed Net Constraint: Net VCC_PROT Between Track (148.833mm,77.146mm)(148.833mm,77.296mm) on Top Layer And Via (151.511mm,81.153mm) from Top Layer to Bottom Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Via (84.201mm,75.819mm) from Top Layer to Bottom Layer And Via (85.217mm,75.692mm) from Top Layer to Bottom Layer 
Rule Violations :6

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.09mm) (Max=50mm) (Preferred=0.254mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
   Violation between Hole Size Constraint: (4.2mm > 2.54mm) Pad H1-0(156.591mm,31.623mm) on Multi-Layer Actual Hole Size = 4.2mm
   Violation between Hole Size Constraint: (4.2mm > 2.54mm) Pad H2-0(155.575mm,120.904mm) on Multi-Layer Actual Hole Size = 4.2mm
   Violation between Hole Size Constraint: (4.2mm > 2.54mm) Pad H3-0(66.929mm,120.904mm) on Multi-Layer Actual Hole Size = 4.2mm
   Violation between Hole Size Constraint: (4.2mm > 2.54mm) Pad H4-0(67.437mm,32.258mm) on Multi-Layer Actual Hole Size = 4.2mm
   Violation between Hole Size Constraint: (3.96mm > 2.54mm) Pad P4-1(83.693mm,45.974mm) on Multi-Layer Actual Hole Size = 3.96mm
   Violation between Hole Size Constraint: (3.96mm > 2.54mm) Pad P4-2(96.393mm,32.969mm) on Multi-Layer Actual Hole Size = 3.96mm
   Violation between Hole Size Constraint: (3.96mm > 2.54mm) Pad P5-1(123.952mm,45.72mm) on Multi-Layer Actual Hole Size = 3.96mm
   Violation between Hole Size Constraint: (3.96mm > 2.54mm) Pad P5-2(136.652mm,32.715mm) on Multi-Layer Actual Hole Size = 3.96mm
Rule Violations :8

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.127mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.024mm < 0.127mm) Between Pad Q6-5(122.687mm,65.082mm) on Top Layer And Via (122.301mm,64.008mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.024mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.082mm < 0.127mm) Between Pad Q6-5(122.687mm,65.082mm) on Top Layer And Via (123.317mm,64.008mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.082mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.127mm) Between Pad Q6-5(124.017mm,65.082mm) on Top Layer And Via (123.317mm,64.008mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.024mm < 0.127mm) Between Pad Q6-5(124.017mm,65.082mm) on Top Layer And Via (124.333mm,64.008mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.024mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.024mm < 0.127mm) Between Pad Q6-5(125.352mm,65.082mm) on Top Layer And Via (125.476mm,64.008mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.024mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U1-1(113.25mm,103.334mm) on Top Layer And Pad U1-2(113.25mm,102.834mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U1-10(113.25mm,98.834mm) on Top Layer And Pad U1-11(113.25mm,98.334mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U1-10(113.25mm,98.834mm) on Top Layer And Pad U1-9(113.25mm,99.334mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U1-11(113.25mm,98.334mm) on Top Layer And Pad U1-12(113.25mm,97.834mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U1-13(114.725mm,96.359mm) on Top Layer And Pad U1-14(115.225mm,96.359mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U1-14(115.225mm,96.359mm) on Top Layer And Pad U1-15(115.725mm,96.359mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U1-15(115.725mm,96.359mm) on Top Layer And Pad U1-16(116.225mm,96.359mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U1-16(116.225mm,96.359mm) on Top Layer And Pad U1-17(116.725mm,96.359mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U1-17(116.725mm,96.359mm) on Top Layer And Pad U1-18(117.225mm,96.359mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U1-18(117.225mm,96.359mm) on Top Layer And Pad U1-19(117.725mm,96.359mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U1-19(117.725mm,96.359mm) on Top Layer And Pad U1-20(118.225mm,96.359mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U1-2(113.25mm,102.834mm) on Top Layer And Pad U1-3(113.25mm,102.334mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U1-20(118.225mm,96.359mm) on Top Layer And Pad U1-21(118.725mm,96.359mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U1-21(118.725mm,96.359mm) on Top Layer And Pad U1-22(119.225mm,96.359mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U1-22(119.225mm,96.359mm) on Top Layer And Pad U1-23(119.725mm,96.359mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U1-23(119.725mm,96.359mm) on Top Layer And Pad U1-24(120.225mm,96.359mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U1-25(121.7mm,97.834mm) on Top Layer And Pad U1-26(121.7mm,98.334mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U1-26(121.7mm,98.334mm) on Top Layer And Pad U1-27(121.7mm,98.834mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U1-27(121.7mm,98.834mm) on Top Layer And Pad U1-28(121.7mm,99.334mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U1-28(121.7mm,99.334mm) on Top Layer And Pad U1-29(121.7mm,99.834mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U1-29(121.7mm,99.834mm) on Top Layer And Pad U1-30(121.7mm,100.334mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U1-3(113.25mm,102.334mm) on Top Layer And Pad U1-4(113.25mm,101.834mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U1-30(121.7mm,100.334mm) on Top Layer And Pad U1-31(121.7mm,100.834mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U1-31(121.7mm,100.834mm) on Top Layer And Pad U1-32(121.7mm,101.334mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U1-32(121.7mm,101.334mm) on Top Layer And Pad U1-33(121.7mm,101.834mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U1-33(121.7mm,101.834mm) on Top Layer And Pad U1-34(121.7mm,102.334mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U1-34(121.7mm,102.334mm) on Top Layer And Pad U1-35(121.7mm,102.834mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U1-35(121.7mm,102.834mm) on Top Layer And Pad U1-36(121.7mm,103.334mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U1-37(120.225mm,104.809mm) on Top Layer And Pad U1-38(119.725mm,104.809mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U1-38(119.725mm,104.809mm) on Top Layer And Pad U1-39(119.225mm,104.809mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U1-39(119.225mm,104.809mm) on Top Layer And Pad U1-40(118.725mm,104.809mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U1-4(113.25mm,101.834mm) on Top Layer And Pad U1-5(113.25mm,101.334mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U1-40(118.725mm,104.809mm) on Top Layer And Pad U1-41(118.225mm,104.809mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U1-41(118.225mm,104.809mm) on Top Layer And Pad U1-42(117.725mm,104.809mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U1-42(117.725mm,104.809mm) on Top Layer And Pad U1-43(117.225mm,104.809mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U1-43(117.225mm,104.809mm) on Top Layer And Pad U1-44(116.725mm,104.809mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U1-44(116.725mm,104.809mm) on Top Layer And Pad U1-45(116.225mm,104.809mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U1-45(116.225mm,104.809mm) on Top Layer And Pad U1-46(115.725mm,104.809mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U1-46(115.725mm,104.809mm) on Top Layer And Pad U1-47(115.225mm,104.809mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U1-47(115.225mm,104.809mm) on Top Layer And Pad U1-48(114.725mm,104.809mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U1-5(113.25mm,101.334mm) on Top Layer And Pad U1-6(113.25mm,100.834mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U1-6(113.25mm,100.834mm) on Top Layer And Pad U1-7(113.25mm,100.334mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U1-7(113.25mm,100.334mm) on Top Layer And Pad U1-8(113.25mm,99.834mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U1-8(113.25mm,99.834mm) on Top Layer And Pad U1-9(113.25mm,99.334mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.07mm < 0.127mm) Between Pad U4-1(82.251mm,92.944mm) on Top Layer And Pad U4-25(84.201mm,91.694mm) on Top Layer [Top Solder] Mask Sliver [0.07mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.07mm < 0.127mm) Between Pad U4-10(84.451mm,89.744mm) on Top Layer And Pad U4-25(84.201mm,91.694mm) on Top Layer [Top Solder] Mask Sliver [0.07mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.07mm < 0.127mm) Between Pad U4-11(84.951mm,89.744mm) on Top Layer And Pad U4-25(84.201mm,91.694mm) on Top Layer [Top Solder] Mask Sliver [0.07mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.07mm < 0.127mm) Between Pad U4-12(85.451mm,89.744mm) on Top Layer And Pad U4-25(84.201mm,91.694mm) on Top Layer [Top Solder] Mask Sliver [0.07mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.07mm < 0.127mm) Between Pad U4-13(86.151mm,90.444mm) on Top Layer And Pad U4-25(84.201mm,91.694mm) on Top Layer [Top Solder] Mask Sliver [0.07mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.07mm < 0.127mm) Between Pad U4-14(86.151mm,90.944mm) on Top Layer And Pad U4-25(84.201mm,91.694mm) on Top Layer [Top Solder] Mask Sliver [0.07mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.07mm < 0.127mm) Between Pad U4-15(86.151mm,91.444mm) on Top Layer And Pad U4-25(84.201mm,91.694mm) on Top Layer [Top Solder] Mask Sliver [0.07mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.07mm < 0.127mm) Between Pad U4-16(86.151mm,91.944mm) on Top Layer And Pad U4-25(84.201mm,91.694mm) on Top Layer [Top Solder] Mask Sliver [0.07mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.07mm < 0.127mm) Between Pad U4-17(86.151mm,92.444mm) on Top Layer And Pad U4-25(84.201mm,91.694mm) on Top Layer [Top Solder] Mask Sliver [0.07mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.07mm < 0.127mm) Between Pad U4-18(86.151mm,92.944mm) on Top Layer And Pad U4-25(84.201mm,91.694mm) on Top Layer [Top Solder] Mask Sliver [0.07mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.07mm < 0.127mm) Between Pad U4-19(85.451mm,93.644mm) on Top Layer And Pad U4-25(84.201mm,91.694mm) on Top Layer [Top Solder] Mask Sliver [0.07mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.07mm < 0.127mm) Between Pad U4-2(82.251mm,92.444mm) on Top Layer And Pad U4-25(84.201mm,91.694mm) on Top Layer [Top Solder] Mask Sliver [0.07mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.07mm < 0.127mm) Between Pad U4-20(84.951mm,93.644mm) on Top Layer And Pad U4-25(84.201mm,91.694mm) on Top Layer [Top Solder] Mask Sliver [0.07mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.07mm < 0.127mm) Between Pad U4-21(84.451mm,93.644mm) on Top Layer And Pad U4-25(84.201mm,91.694mm) on Top Layer [Top Solder] Mask Sliver [0.07mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.07mm < 0.127mm) Between Pad U4-22(83.951mm,93.644mm) on Top Layer And Pad U4-25(84.201mm,91.694mm) on Top Layer [Top Solder] Mask Sliver [0.07mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.07mm < 0.127mm) Between Pad U4-23(83.451mm,93.644mm) on Top Layer And Pad U4-25(84.201mm,91.694mm) on Top Layer [Top Solder] Mask Sliver [0.07mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.07mm < 0.127mm) Between Pad U4-24(82.951mm,93.644mm) on Top Layer And Pad U4-25(84.201mm,91.694mm) on Top Layer [Top Solder] Mask Sliver [0.07mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.07mm < 0.127mm) Between Pad U4-25(84.201mm,91.694mm) on Top Layer And Pad U4-3(82.251mm,91.944mm) on Top Layer [Top Solder] Mask Sliver [0.07mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.07mm < 0.127mm) Between Pad U4-25(84.201mm,91.694mm) on Top Layer And Pad U4-4(82.251mm,91.444mm) on Top Layer [Top Solder] Mask Sliver [0.07mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.07mm < 0.127mm) Between Pad U4-25(84.201mm,91.694mm) on Top Layer And Pad U4-5(82.251mm,90.944mm) on Top Layer [Top Solder] Mask Sliver [0.07mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.07mm < 0.127mm) Between Pad U4-25(84.201mm,91.694mm) on Top Layer And Pad U4-6(82.251mm,90.444mm) on Top Layer [Top Solder] Mask Sliver [0.07mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.07mm < 0.127mm) Between Pad U4-25(84.201mm,91.694mm) on Top Layer And Pad U4-7(82.951mm,89.744mm) on Top Layer [Top Solder] Mask Sliver [0.07mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.07mm < 0.127mm) Between Pad U4-25(84.201mm,91.694mm) on Top Layer And Pad U4-8(83.451mm,89.744mm) on Top Layer [Top Solder] Mask Sliver [0.07mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.07mm < 0.127mm) Between Pad U4-25(84.201mm,91.694mm) on Top Layer And Pad U4-9(83.951mm,89.744mm) on Top Layer [Top Solder] Mask Sliver [0.07mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.091mm < 0.127mm) Between Via (86.224mm,76.572mm) from Top Layer to Bottom Layer And Via (86.36mm,75.692mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.091mm] / [Bottom Solder] Mask Sliver [0.091mm]
Rule Violations :74

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (135.197mm,94.306mm) on Top Overlay And Pad U3-1(135.047mm,93.456mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Arc (155.386mm,81.407mm) on Top Overlay And Pad D4-1(154.686mm,81.31mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Arc (81.801mm,93.444mm) on Top Overlay And Pad U4-1(82.251mm,92.944mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C10-1(146.85mm,109.347mm) on Top Layer And Track (144.35mm,108.447mm)(147.75mm,108.447mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C10-1(146.85mm,109.347mm) on Top Layer And Track (144.35mm,110.247mm)(147.75mm,110.247mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad C10-1(146.85mm,109.347mm) on Top Layer And Track (146.05mm,108.447mm)(146.05mm,110.247mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C10-1(146.85mm,109.347mm) on Top Layer And Track (147.75mm,108.447mm)(147.75mm,108.847mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C10-1(146.85mm,109.347mm) on Top Layer And Track (147.75mm,109.847mm)(147.75mm,110.247mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C10-2(145.25mm,109.347mm) on Top Layer And Track (144.35mm,108.447mm)(144.35mm,108.847mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C10-2(145.25mm,109.347mm) on Top Layer And Track (144.35mm,108.447mm)(147.75mm,108.447mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C10-2(145.25mm,109.347mm) on Top Layer And Track (144.35mm,109.847mm)(144.35mm,110.247mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C10-2(145.25mm,109.347mm) on Top Layer And Track (144.35mm,110.247mm)(147.75mm,110.247mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad C10-2(145.25mm,109.347mm) on Top Layer And Track (146.05mm,108.447mm)(146.05mm,110.247mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C11-1(159.131mm,90.678mm) on Top Layer And Track (157.056mm,89.978mm)(159.856mm,89.978mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C11-1(159.131mm,90.678mm) on Top Layer And Track (157.056mm,91.378mm)(159.856mm,91.378mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C11-1(159.131mm,90.678mm) on Top Layer And Track (158.456mm,89.978mm)(158.456mm,91.378mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C11-1(159.131mm,90.678mm) on Top Layer And Track (159.856mm,89.978mm)(159.856mm,90.278mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C11-1(159.131mm,90.678mm) on Top Layer And Track (159.856mm,91.078mm)(159.856mm,91.378mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C11-2(157.781mm,90.678mm) on Top Layer And Track (157.056mm,89.978mm)(157.056mm,90.278mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C11-2(157.781mm,90.678mm) on Top Layer And Track (157.056mm,89.978mm)(159.856mm,89.978mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C11-2(157.781mm,90.678mm) on Top Layer And Track (157.056mm,91.078mm)(157.056mm,91.378mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C11-2(157.781mm,90.678mm) on Top Layer And Track (157.056mm,91.378mm)(159.856mm,91.378mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C11-2(157.781mm,90.678mm) on Top Layer And Track (158.456mm,89.978mm)(158.456mm,91.378mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C12-1(159.131mm,92.837mm) on Top Layer And Track (157.056mm,92.137mm)(159.856mm,92.137mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C12-1(159.131mm,92.837mm) on Top Layer And Track (157.056mm,93.537mm)(159.856mm,93.537mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C12-1(159.131mm,92.837mm) on Top Layer And Track (158.456mm,92.137mm)(158.456mm,93.537mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C12-1(159.131mm,92.837mm) on Top Layer And Track (159.856mm,92.137mm)(159.856mm,92.437mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C12-1(159.131mm,92.837mm) on Top Layer And Track (159.856mm,93.237mm)(159.856mm,93.537mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C12-2(157.781mm,92.837mm) on Top Layer And Track (157.056mm,92.137mm)(157.056mm,92.437mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C12-2(157.781mm,92.837mm) on Top Layer And Track (157.056mm,92.137mm)(159.856mm,92.137mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C12-2(157.781mm,92.837mm) on Top Layer And Track (157.056mm,93.237mm)(157.056mm,93.537mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C12-2(157.781mm,92.837mm) on Top Layer And Track (157.056mm,93.537mm)(159.856mm,93.537mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C12-2(157.781mm,92.837mm) on Top Layer And Track (158.456mm,92.137mm)(158.456mm,93.537mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C13-1(76.875mm,93.345mm) on Top Layer And Track (74.8mm,92.645mm)(77.6mm,92.645mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C13-1(76.875mm,93.345mm) on Top Layer And Track (74.8mm,94.045mm)(77.6mm,94.045mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C13-1(76.875mm,93.345mm) on Top Layer And Track (76.2mm,92.645mm)(76.2mm,94.045mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C13-1(76.875mm,93.345mm) on Top Layer And Track (77.6mm,92.645mm)(77.6mm,92.945mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C13-1(76.875mm,93.345mm) on Top Layer And Track (77.6mm,93.745mm)(77.6mm,94.045mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C13-2(75.525mm,93.345mm) on Top Layer And Track (74.8mm,92.645mm)(74.8mm,92.945mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C13-2(75.525mm,93.345mm) on Top Layer And Track (74.8mm,92.645mm)(77.6mm,92.645mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C13-2(75.525mm,93.345mm) on Top Layer And Track (74.8mm,93.745mm)(74.8mm,94.045mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C13-2(75.525mm,93.345mm) on Top Layer And Track (74.8mm,94.045mm)(77.6mm,94.045mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C13-2(75.525mm,93.345mm) on Top Layer And Track (76.2mm,92.645mm)(76.2mm,94.045mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C14-1(77.47mm,89.662mm) on Top Layer And Track (76.77mm,88.937mm)(76.77mm,91.737mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C14-1(77.47mm,89.662mm) on Top Layer And Track (76.77mm,88.937mm)(77.07mm,88.937mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C14-1(77.47mm,89.662mm) on Top Layer And Track (76.77mm,90.337mm)(78.17mm,90.337mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C14-1(77.47mm,89.662mm) on Top Layer And Track (77.87mm,88.937mm)(78.17mm,88.937mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C14-1(77.47mm,89.662mm) on Top Layer And Track (78.17mm,88.937mm)(78.17mm,91.737mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C14-2(77.47mm,91.012mm) on Top Layer And Text "C13" (77.577mm,91.813mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C14-2(77.47mm,91.012mm) on Top Layer And Track (76.77mm,88.937mm)(76.77mm,91.737mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C14-2(77.47mm,91.012mm) on Top Layer And Track (76.77mm,90.337mm)(78.17mm,90.337mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C14-2(77.47mm,91.012mm) on Top Layer And Track (76.77mm,91.737mm)(77.07mm,91.737mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C14-2(77.47mm,91.012mm) on Top Layer And Track (77.87mm,91.737mm)(78.17mm,91.737mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C14-2(77.47mm,91.012mm) on Top Layer And Track (78.17mm,88.937mm)(78.17mm,91.737mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C15-1(78.158mm,97.282mm) on Top Layer And Track (74.333mm,96.157mm)(79.083mm,96.157mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C15-1(78.158mm,97.282mm) on Top Layer And Track (74.333mm,98.407mm)(79.083mm,98.407mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C15-1(78.158mm,97.282mm) on Top Layer And Track (79.083mm,96.157mm)(79.083mm,96.407mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C15-1(78.158mm,97.282mm) on Top Layer And Track (79.083mm,98.157mm)(79.083mm,98.407mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C15-2(75.258mm,97.282mm) on Top Layer And Track (74.333mm,96.157mm)(74.333mm,96.407mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C15-2(75.258mm,97.282mm) on Top Layer And Track (74.333mm,96.157mm)(79.083mm,96.157mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C15-2(75.258mm,97.282mm) on Top Layer And Track (74.333mm,98.157mm)(74.333mm,98.407mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C15-2(75.258mm,97.282mm) on Top Layer And Track (74.333mm,98.407mm)(79.083mm,98.407mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C16-1(72.517mm,86.106mm) on Top Layer And Track (71.817mm,84.031mm)(71.817mm,86.831mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C16-1(72.517mm,86.106mm) on Top Layer And Track (71.817mm,85.431mm)(73.217mm,85.431mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C16-1(72.517mm,86.106mm) on Top Layer And Track (71.817mm,86.831mm)(72.117mm,86.831mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C16-1(72.517mm,86.106mm) on Top Layer And Track (72.917mm,86.831mm)(73.217mm,86.831mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C16-1(72.517mm,86.106mm) on Top Layer And Track (73.217mm,84.031mm)(73.217mm,86.831mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C16-2(72.517mm,84.756mm) on Top Layer And Track (71.817mm,84.031mm)(71.817mm,86.831mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C16-2(72.517mm,84.756mm) on Top Layer And Track (71.817mm,84.031mm)(72.117mm,84.031mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C16-2(72.517mm,84.756mm) on Top Layer And Track (71.817mm,85.431mm)(73.217mm,85.431mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C16-2(72.517mm,84.756mm) on Top Layer And Track (72.917mm,84.031mm)(73.217mm,84.031mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C16-2(72.517mm,84.756mm) on Top Layer And Track (73.217mm,84.031mm)(73.217mm,86.831mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C17-1(74.676mm,84.709mm) on Top Layer And Track (73.976mm,83.984mm)(73.976mm,86.784mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C17-1(74.676mm,84.709mm) on Top Layer And Track (73.976mm,83.984mm)(74.276mm,83.984mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C17-1(74.676mm,84.709mm) on Top Layer And Track (73.976mm,85.384mm)(75.376mm,85.384mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C17-1(74.676mm,84.709mm) on Top Layer And Track (75.076mm,83.984mm)(75.376mm,83.984mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C17-1(74.676mm,84.709mm) on Top Layer And Track (75.376mm,83.984mm)(75.376mm,86.784mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C17-2(74.676mm,86.059mm) on Top Layer And Track (73.976mm,83.984mm)(73.976mm,86.784mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C17-2(74.676mm,86.059mm) on Top Layer And Track (73.976mm,85.384mm)(75.376mm,85.384mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C17-2(74.676mm,86.059mm) on Top Layer And Track (73.976mm,86.784mm)(74.276mm,86.784mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C17-2(74.676mm,86.059mm) on Top Layer And Track (75.076mm,86.784mm)(75.376mm,86.784mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C17-2(74.676mm,86.059mm) on Top Layer And Track (75.376mm,83.984mm)(75.376mm,86.784mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C18-1(81.407mm,101.386mm) on Top Layer And Track (80.707mm,100.711mm)(82.107mm,100.711mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C18-1(81.407mm,101.386mm) on Top Layer And Track (80.707mm,102.111mm)(81.007mm,102.111mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C18-1(81.407mm,101.386mm) on Top Layer And Track (80.707mm,99.311mm)(80.707mm,102.111mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C18-1(81.407mm,101.386mm) on Top Layer And Track (81.807mm,102.111mm)(82.107mm,102.111mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C18-1(81.407mm,101.386mm) on Top Layer And Track (82.107mm,99.311mm)(82.107mm,102.111mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C18-2(81.407mm,100.036mm) on Top Layer And Track (80.707mm,100.711mm)(82.107mm,100.711mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C18-2(81.407mm,100.036mm) on Top Layer And Track (80.707mm,99.311mm)(80.707mm,102.111mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C18-2(81.407mm,100.036mm) on Top Layer And Track (80.707mm,99.311mm)(81.007mm,99.311mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C18-2(81.407mm,100.036mm) on Top Layer And Track (81.807mm,99.311mm)(82.107mm,99.311mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C18-2(81.407mm,100.036mm) on Top Layer And Track (82.107mm,99.311mm)(82.107mm,102.111mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C19-1(93.178mm,93.472mm) on Top Layer And Track (92.453mm,92.772mm)(92.453mm,93.072mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C19-1(93.178mm,93.472mm) on Top Layer And Track (92.453mm,92.772mm)(95.253mm,92.772mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C19-1(93.178mm,93.472mm) on Top Layer And Track (92.453mm,93.872mm)(92.453mm,94.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C19-1(93.178mm,93.472mm) on Top Layer And Track (92.453mm,94.172mm)(95.253mm,94.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C19-1(93.178mm,93.472mm) on Top Layer And Track (93.853mm,92.772mm)(93.853mm,94.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C19-2(94.528mm,93.472mm) on Top Layer And Track (92.453mm,92.772mm)(95.253mm,92.772mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C19-2(94.528mm,93.472mm) on Top Layer And Track (92.453mm,94.172mm)(95.253mm,94.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C19-2(94.528mm,93.472mm) on Top Layer And Track (93.853mm,92.772mm)(93.853mm,94.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C19-2(94.528mm,93.472mm) on Top Layer And Track (95.253mm,92.772mm)(95.253mm,93.072mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C19-2(94.528mm,93.472mm) on Top Layer And Track (95.253mm,93.872mm)(95.253mm,94.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C20-1(93.138mm,91.313mm) on Top Layer And Track (92.413mm,90.613mm)(92.413mm,90.913mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C20-1(93.138mm,91.313mm) on Top Layer And Track (92.413mm,90.613mm)(95.213mm,90.613mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C20-1(93.138mm,91.313mm) on Top Layer And Track (92.413mm,91.713mm)(92.413mm,92.013mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C20-1(93.138mm,91.313mm) on Top Layer And Track (92.413mm,92.013mm)(95.213mm,92.013mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C20-1(93.138mm,91.313mm) on Top Layer And Track (93.813mm,90.613mm)(93.813mm,92.013mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C20-2(94.488mm,91.313mm) on Top Layer And Track (92.413mm,90.613mm)(95.213mm,90.613mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C20-2(94.488mm,91.313mm) on Top Layer And Track (92.413mm,92.013mm)(95.213mm,92.013mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C20-2(94.488mm,91.313mm) on Top Layer And Track (93.813mm,90.613mm)(93.813mm,92.013mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C20-2(94.488mm,91.313mm) on Top Layer And Track (95.213mm,90.613mm)(95.213mm,90.913mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C20-2(94.488mm,91.313mm) on Top Layer And Track (95.213mm,91.713mm)(95.213mm,92.013mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C21-1(146.939mm,112.014mm) on Top Layer And Track (144.439mm,111.114mm)(147.839mm,111.114mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C21-1(146.939mm,112.014mm) on Top Layer And Track (144.439mm,112.914mm)(147.839mm,112.914mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad C21-1(146.939mm,112.014mm) on Top Layer And Track (146.139mm,111.114mm)(146.139mm,112.914mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C21-1(146.939mm,112.014mm) on Top Layer And Track (147.839mm,111.114mm)(147.839mm,111.514mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C21-1(146.939mm,112.014mm) on Top Layer And Track (147.839mm,112.514mm)(147.839mm,112.914mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C21-2(145.339mm,112.014mm) on Top Layer And Track (144.439mm,111.114mm)(144.439mm,111.514mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C21-2(145.339mm,112.014mm) on Top Layer And Track (144.439mm,111.114mm)(147.839mm,111.114mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C21-2(145.339mm,112.014mm) on Top Layer And Track (144.439mm,112.514mm)(144.439mm,112.914mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C21-2(145.339mm,112.014mm) on Top Layer And Track (144.439mm,112.914mm)(147.839mm,112.914mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad C21-2(145.339mm,112.014mm) on Top Layer And Track (146.139mm,111.114mm)(146.139mm,112.914mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C22-1(146.977mm,114.427mm) on Top Layer And Track (144.477mm,113.527mm)(147.877mm,113.527mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C22-1(146.977mm,114.427mm) on Top Layer And Track (144.477mm,115.327mm)(147.877mm,115.327mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad C22-1(146.977mm,114.427mm) on Top Layer And Track (146.177mm,113.527mm)(146.177mm,115.327mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C22-1(146.977mm,114.427mm) on Top Layer And Track (147.877mm,113.527mm)(147.877mm,113.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C22-1(146.977mm,114.427mm) on Top Layer And Track (147.877mm,114.927mm)(147.877mm,115.327mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C22-2(145.377mm,114.427mm) on Top Layer And Track (144.477mm,113.527mm)(144.477mm,113.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C22-2(145.377mm,114.427mm) on Top Layer And Track (144.477mm,113.527mm)(147.877mm,113.527mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C22-2(145.377mm,114.427mm) on Top Layer And Track (144.477mm,114.927mm)(144.477mm,115.327mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C22-2(145.377mm,114.427mm) on Top Layer And Track (144.477mm,115.327mm)(147.877mm,115.327mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad C22-2(145.377mm,114.427mm) on Top Layer And Track (146.177mm,113.527mm)(146.177mm,115.327mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad C3-1(113.919mm,108.168mm) on Top Layer And Track (113.259mm,108.966mm)(113.259mm,109.22mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad C3-1(113.919mm,108.168mm) on Top Layer And Track (114.579mm,108.966mm)(114.579mm,109.22mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad C3-2(113.919mm,110.018mm) on Top Layer And Track (113.259mm,108.966mm)(113.259mm,109.22mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad C3-2(113.919mm,110.018mm) on Top Layer And Track (114.579mm,108.966mm)(114.579mm,109.22mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad C4-1(109.002mm,99.06mm) on Top Layer And Track (107.95mm,98.4mm)(108.204mm,98.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad C4-1(109.002mm,99.06mm) on Top Layer And Track (107.95mm,99.72mm)(108.204mm,99.72mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad C4-2(107.152mm,99.06mm) on Top Layer And Track (107.95mm,98.4mm)(108.204mm,98.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad C4-2(107.152mm,99.06mm) on Top Layer And Track (107.95mm,99.72mm)(108.204mm,99.72mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad C5-1(125.186mm,103.632mm) on Top Layer And Track (125.984mm,102.972mm)(126.238mm,102.972mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad C5-1(125.186mm,103.632mm) on Top Layer And Track (125.984mm,104.292mm)(126.238mm,104.292mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad C5-2(127.036mm,103.632mm) on Top Layer And Track (125.984mm,102.972mm)(126.238mm,102.972mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad C5-2(127.036mm,103.632mm) on Top Layer And Track (125.984mm,104.292mm)(126.238mm,104.292mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad C6-1(121.158mm,92.964mm) on Top Layer And Track (121.956mm,92.304mm)(122.21mm,92.304mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad C6-1(121.158mm,92.964mm) on Top Layer And Track (121.956mm,93.624mm)(122.21mm,93.624mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad C6-2(123.008mm,92.964mm) on Top Layer And Track (121.956mm,92.304mm)(122.21mm,92.304mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad C6-2(123.008mm,92.964mm) on Top Layer And Track (121.956mm,93.624mm)(122.21mm,93.624mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad C8-1(136.997mm,95.885mm) on Top Layer And Track (137.795mm,95.225mm)(138.049mm,95.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad C8-1(136.997mm,95.885mm) on Top Layer And Track (137.795mm,96.545mm)(138.049mm,96.545mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad C8-2(138.847mm,95.885mm) on Top Layer And Track (137.795mm,95.225mm)(138.049mm,95.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad C8-2(138.847mm,95.885mm) on Top Layer And Track (137.795mm,96.545mm)(138.049mm,96.545mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad C9-1(146.05mm,89.59mm) on Top Layer And Track (145.39mm,90.388mm)(145.39mm,90.642mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad C9-1(146.05mm,89.59mm) on Top Layer And Track (146.71mm,90.388mm)(146.71mm,90.642mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad C9-2(146.05mm,91.44mm) on Top Layer And Track (145.39mm,90.388mm)(145.39mm,90.642mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad C9-2(146.05mm,91.44mm) on Top Layer And Track (146.71mm,90.388mm)(146.71mm,90.642mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D1-1(130.429mm,122.493mm) on Top Layer And Track (129.679mm,121.793mm)(129.679mm,123.143mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D1-1(130.429mm,122.493mm) on Top Layer And Track (129.679mm,123.143mm)(131.154mm,123.143mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D1-1(130.429mm,122.493mm) on Top Layer And Track (131.154mm,121.793mm)(131.154mm,123.143mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D2-1(135.255mm,122.555mm) on Top Layer And Track (134.505mm,121.855mm)(134.505mm,123.205mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D2-1(135.255mm,122.555mm) on Top Layer And Track (134.505mm,123.205mm)(135.98mm,123.205mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D2-1(135.255mm,122.555mm) on Top Layer And Track (135.98mm,121.855mm)(135.98mm,123.205mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D3-1(139.319mm,122.493mm) on Top Layer And Track (138.569mm,121.793mm)(138.569mm,123.143mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D3-1(139.319mm,122.493mm) on Top Layer And Track (138.569mm,123.143mm)(140.044mm,123.143mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D3-1(139.319mm,122.493mm) on Top Layer And Track (140.044mm,121.793mm)(140.044mm,123.143mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad D4-1(154.686mm,81.31mm) on Top Layer And Track (153.986mm,80.91mm)(154.161mm,80.91mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad D4-1(154.686mm,81.31mm) on Top Layer And Track (155.211mm,80.91mm)(155.386mm,80.91mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad D4-2(154.686mm,78.71mm) on Top Layer And Track (153.986mm,79.11mm)(154.161mm,79.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad D4-2(154.686mm,78.71mm) on Top Layer And Track (155.211mm,79.11mm)(155.386mm,79.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad L1-1(154.065mm,87.63mm) on Top Layer And Track (150.665mm,84.63mm)(152.865mm,84.63mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad L1-1(154.065mm,87.63mm) on Top Layer And Track (150.665mm,90.63mm)(152.865mm,90.63mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad L1-2(149.465mm,87.63mm) on Top Layer And Track (150.665mm,84.63mm)(152.865mm,84.63mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad L1-2(149.465mm,87.63mm) on Top Layer And Track (150.665mm,90.63mm)(152.865mm,90.63mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad L2-1(139.573mm,99.554mm) on Top Layer And Track (136.573mm,100.754mm)(136.573mm,102.954mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad L2-1(139.573mm,99.554mm) on Top Layer And Track (142.573mm,100.754mm)(142.573mm,102.954mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad L2-2(139.573mm,104.154mm) on Top Layer And Track (136.573mm,100.754mm)(136.573mm,102.954mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad L2-2(139.573mm,104.154mm) on Top Layer And Track (142.573mm,100.754mm)(142.573mm,102.954mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Q3-5(143.161mm,64.42mm) on Top Layer And Track (142.611mm,58.58mm)(142.611mm,64.58mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.156mm < 0.254mm) Between Pad Q3-5(145.161mm,62.33mm) on Top Layer And Track (142.611mm,58.58mm)(142.611mm,64.58mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.156mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Q3-5(145.161mm,62.33mm) on Top Layer And Track (147.711mm,58.58mm)(147.711mm,64.58mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Q3-5(147.161mm,64.42mm) on Top Layer And Track (147.711mm,58.58mm)(147.711mm,64.58mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Q4-5(77.883mm,59.659mm) on Top Layer And Track (77.333mm,59.499mm)(77.333mm,65.499mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Q4-5(79.883mm,61.749mm) on Top Layer And Track (77.333mm,59.499mm)(77.333mm,65.499mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Q4-5(79.883mm,61.749mm) on Top Layer And Track (82.433mm,59.499mm)(82.433mm,65.499mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Q4-5(81.883mm,59.659mm) on Top Layer And Track (82.433mm,59.499mm)(82.433mm,65.499mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Q5-5(101.543mm,62.003mm) on Top Layer And Track (104.093mm,59.753mm)(104.093mm,65.753mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Q5-5(101.543mm,62.003mm) on Top Layer And Track (98.993mm,59.753mm)(98.993mm,65.753mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Q5-5(103.543mm,59.913mm) on Top Layer And Track (104.093mm,59.753mm)(104.093mm,65.753mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Q5-5(99.543mm,59.913mm) on Top Layer And Track (98.993mm,59.753mm)(98.993mm,65.753mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Q6-5(121.352mm,65.082mm) on Top Layer And Track (120.802mm,59.242mm)(120.802mm,65.242mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.156mm < 0.254mm) Between Pad Q6-5(123.352mm,62.992mm) on Top Layer And Track (120.802mm,59.242mm)(120.802mm,65.242mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.156mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Q6-5(123.352mm,62.992mm) on Top Layer And Track (125.902mm,59.242mm)(125.902mm,65.242mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Q6-5(125.352mm,65.082mm) on Top Layer And Track (125.902mm,59.242mm)(125.902mm,65.242mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1-1(115.873mm,109.616mm) on Top Layer And Track (115.173mm,107.696mm)(115.173mm,110.236mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1-1(115.873mm,109.616mm) on Top Layer And Track (115.173mm,108.966mm)(116.573mm,108.966mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R1-1(115.873mm,109.616mm) on Top Layer And Track (115.173mm,110.236mm)(115.365mm,110.236mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R1-1(115.873mm,109.616mm) on Top Layer And Track (116.381mm,110.236mm)(116.573mm,110.236mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1-1(115.873mm,109.616mm) on Top Layer And Track (116.573mm,107.696mm)(116.573mm,110.236mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R11-1(127.544mm,98.298mm) on Top Layer And Track (126.492mm,97.638mm)(126.746mm,97.638mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R11-1(127.544mm,98.298mm) on Top Layer And Track (126.492mm,98.958mm)(126.746mm,98.958mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R11-2(125.694mm,98.298mm) on Top Layer And Track (126.492mm,97.638mm)(126.746mm,97.638mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R11-2(125.694mm,98.298mm) on Top Layer And Track (126.492mm,98.958mm)(126.746mm,98.958mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1-2(115.873mm,108.316mm) on Top Layer And Track (115.173mm,107.696mm)(115.173mm,110.236mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R1-2(115.873mm,108.316mm) on Top Layer And Track (115.173mm,107.696mm)(115.365mm,107.696mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1-2(115.873mm,108.316mm) on Top Layer And Track (115.173mm,108.966mm)(116.573mm,108.966mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R1-2(115.873mm,108.316mm) on Top Layer And Track (116.381mm,107.696mm)(116.573mm,107.696mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1-2(115.873mm,108.316mm) on Top Layer And Track (116.573mm,107.696mm)(116.573mm,110.236mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R13-1(88.646mm,75.819mm) on Top Layer And Track (87.521mm,73.769mm)(87.521mm,74.569mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R13-1(88.646mm,75.819mm) on Top Layer And Track (87.521mm,73.769mm)(96.121mm,73.769mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R13-1(88.646mm,75.819mm) on Top Layer And Track (87.521mm,77.069mm)(87.521mm,77.869mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R13-1(88.646mm,75.819mm) on Top Layer And Track (87.521mm,77.869mm)(96.121mm,77.869mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R13-2(94.996mm,75.819mm) on Top Layer And Track (87.521mm,73.769mm)(96.121mm,73.769mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R13-2(94.996mm,75.819mm) on Top Layer And Track (87.521mm,77.869mm)(96.121mm,77.869mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R13-2(94.996mm,75.819mm) on Top Layer And Track (96.121mm,73.769mm)(96.121mm,74.569mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R13-2(94.996mm,75.819mm) on Top Layer And Track (96.121mm,77.069mm)(96.121mm,77.869mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R14-1(140.603mm,87.376mm) on Top Layer And Track (139.778mm,86.476mm)(139.778mm,86.676mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R14-1(140.603mm,87.376mm) on Top Layer And Track (139.778mm,86.476mm)(143.178mm,86.476mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R14-1(140.603mm,87.376mm) on Top Layer And Track (139.778mm,88.076mm)(139.778mm,88.276mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R14-1(140.603mm,87.376mm) on Top Layer And Track (139.778mm,88.276mm)(143.178mm,88.276mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R14-1(140.603mm,87.376mm) on Top Layer And Track (141.478mm,86.476mm)(141.478mm,88.276mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R14-2(142.353mm,87.376mm) on Top Layer And Track (139.778mm,86.476mm)(143.178mm,86.476mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R14-2(142.353mm,87.376mm) on Top Layer And Track (139.778mm,88.276mm)(143.178mm,88.276mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R14-2(142.353mm,87.376mm) on Top Layer And Track (141.478mm,86.476mm)(141.478mm,88.276mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R14-2(142.353mm,87.376mm) on Top Layer And Track (143.178mm,86.476mm)(143.178mm,86.676mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R14-2(142.353mm,87.376mm) on Top Layer And Track (143.178mm,88.076mm)(143.178mm,88.276mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R15-1(85.598mm,85.57mm) on Top Layer And Track (84.698mm,82.995mm)(84.698mm,86.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R15-1(85.598mm,85.57mm) on Top Layer And Track (84.698mm,84.695mm)(86.498mm,84.695mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R15-1(85.598mm,85.57mm) on Top Layer And Track (84.698mm,86.395mm)(84.898mm,86.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R15-1(85.598mm,85.57mm) on Top Layer And Track (86.298mm,86.395mm)(86.498mm,86.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R15-1(85.598mm,85.57mm) on Top Layer And Track (86.498mm,82.995mm)(86.498mm,86.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R15-2(85.598mm,83.82mm) on Top Layer And Track (84.698mm,82.995mm)(84.698mm,86.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R15-2(85.598mm,83.82mm) on Top Layer And Track (84.698mm,82.995mm)(84.898mm,82.995mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R15-2(85.598mm,83.82mm) on Top Layer And Track (84.698mm,84.695mm)(86.498mm,84.695mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R15-2(85.598mm,83.82mm) on Top Layer And Track (86.298mm,82.995mm)(86.498mm,82.995mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R15-2(85.598mm,83.82mm) on Top Layer And Track (86.498mm,82.995mm)(86.498mm,86.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R16-1(88.9mm,83.58mm) on Top Layer And Track (88mm,82.755mm)(88.2mm,82.755mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R16-1(88.9mm,83.58mm) on Top Layer And Track (88mm,82.755mm)(88mm,86.155mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R16-1(88.9mm,83.58mm) on Top Layer And Track (88mm,84.455mm)(89.8mm,84.455mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R16-1(88.9mm,83.58mm) on Top Layer And Track (89.6mm,82.755mm)(89.8mm,82.755mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R16-1(88.9mm,83.58mm) on Top Layer And Track (89.8mm,82.755mm)(89.8mm,86.155mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R16-2(88.9mm,85.33mm) on Top Layer And Track (88mm,82.755mm)(88mm,86.155mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R16-2(88.9mm,85.33mm) on Top Layer And Track (88mm,84.455mm)(89.8mm,84.455mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R16-2(88.9mm,85.33mm) on Top Layer And Track (88mm,86.155mm)(88.2mm,86.155mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R16-2(88.9mm,85.33mm) on Top Layer And Track (89.6mm,86.155mm)(89.8mm,86.155mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R16-2(88.9mm,85.33mm) on Top Layer And Track (89.8mm,82.755mm)(89.8mm,86.155mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R17-1(94.489mm,95.885mm) on Top Layer And Track (92.569mm,95.185mm)(95.109mm,95.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R17-1(94.489mm,95.885mm) on Top Layer And Track (92.569mm,96.585mm)(95.109mm,96.585mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R17-1(94.489mm,95.885mm) on Top Layer And Track (93.839mm,95.185mm)(93.839mm,96.585mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R17-1(94.489mm,95.885mm) on Top Layer And Track (95.109mm,95.185mm)(95.109mm,95.377mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R17-1(94.489mm,95.885mm) on Top Layer And Track (95.109mm,96.393mm)(95.109mm,96.585mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R17-2(93.189mm,95.885mm) on Top Layer And Track (92.569mm,95.185mm)(92.569mm,95.377mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R17-2(93.189mm,95.885mm) on Top Layer And Track (92.569mm,95.185mm)(95.109mm,95.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R17-2(93.189mm,95.885mm) on Top Layer And Track (92.569mm,96.393mm)(92.569mm,96.585mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R17-2(93.189mm,95.885mm) on Top Layer And Track (92.569mm,96.585mm)(95.109mm,96.585mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R17-2(93.189mm,95.885mm) on Top Layer And Track (93.839mm,95.185mm)(93.839mm,96.585mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R18-1(97.79mm,96.169mm) on Top Layer And Track (97.09mm,94.249mm)(97.09mm,96.789mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R18-1(97.79mm,96.169mm) on Top Layer And Track (97.09mm,95.519mm)(98.49mm,95.519mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R18-1(97.79mm,96.169mm) on Top Layer And Track (97.09mm,96.789mm)(97.282mm,96.789mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R18-1(97.79mm,96.169mm) on Top Layer And Track (98.298mm,96.789mm)(98.49mm,96.789mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R18-1(97.79mm,96.169mm) on Top Layer And Track (98.49mm,94.249mm)(98.49mm,96.789mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R18-2(97.79mm,94.869mm) on Top Layer And Track (97.09mm,94.249mm)(97.09mm,96.789mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R18-2(97.79mm,94.869mm) on Top Layer And Track (97.09mm,94.249mm)(97.282mm,94.249mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R18-2(97.79mm,94.869mm) on Top Layer And Track (97.09mm,95.519mm)(98.49mm,95.519mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R18-2(97.79mm,94.869mm) on Top Layer And Track (98.298mm,94.249mm)(98.49mm,94.249mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R18-2(97.79mm,94.869mm) on Top Layer And Track (98.49mm,94.249mm)(98.49mm,96.789mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R19-1(97.917mm,92.456mm) on Top Layer And Track (97.217mm,90.536mm)(97.217mm,93.076mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R19-1(97.917mm,92.456mm) on Top Layer And Track (97.217mm,91.806mm)(98.617mm,91.806mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R19-1(97.917mm,92.456mm) on Top Layer And Track (97.217mm,93.076mm)(97.409mm,93.076mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R19-1(97.917mm,92.456mm) on Top Layer And Track (98.425mm,93.076mm)(98.617mm,93.076mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R19-1(97.917mm,92.456mm) on Top Layer And Track (98.617mm,90.536mm)(98.617mm,93.076mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R19-2(97.917mm,91.156mm) on Top Layer And Track (97.217mm,90.536mm)(97.217mm,93.076mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R19-2(97.917mm,91.156mm) on Top Layer And Track (97.217mm,90.536mm)(97.409mm,90.536mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R19-2(97.917mm,91.156mm) on Top Layer And Track (97.217mm,91.806mm)(98.617mm,91.806mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R19-2(97.917mm,91.156mm) on Top Layer And Track (98.425mm,90.536mm)(98.617mm,90.536mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R19-2(97.917mm,91.156mm) on Top Layer And Track (98.617mm,90.536mm)(98.617mm,93.076mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R20-1(93.472mm,86.332mm) on Top Layer And Track (92.572mm,83.757mm)(92.572mm,87.157mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R20-1(93.472mm,86.332mm) on Top Layer And Track (92.572mm,85.457mm)(94.372mm,85.457mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R20-1(93.472mm,86.332mm) on Top Layer And Track (92.572mm,87.157mm)(92.772mm,87.157mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R20-1(93.472mm,86.332mm) on Top Layer And Track (94.172mm,87.157mm)(94.372mm,87.157mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R20-1(93.472mm,86.332mm) on Top Layer And Track (94.372mm,83.757mm)(94.372mm,87.157mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R20-2(93.472mm,84.582mm) on Top Layer And Track (92.572mm,83.757mm)(92.572mm,87.157mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R20-2(93.472mm,84.582mm) on Top Layer And Track (92.572mm,83.757mm)(92.772mm,83.757mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R20-2(93.472mm,84.582mm) on Top Layer And Track (92.572mm,85.457mm)(94.372mm,85.457mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R20-2(93.472mm,84.582mm) on Top Layer And Track (94.172mm,83.757mm)(94.372mm,83.757mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R20-2(93.472mm,84.582mm) on Top Layer And Track (94.372mm,83.757mm)(94.372mm,87.157mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R21-1(97.282mm,86.219mm) on Top Layer And Track (96.382mm,83.644mm)(96.382mm,87.044mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R21-1(97.282mm,86.219mm) on Top Layer And Track (96.382mm,85.344mm)(98.182mm,85.344mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R21-1(97.282mm,86.219mm) on Top Layer And Track (96.382mm,87.044mm)(96.582mm,87.044mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R21-1(97.282mm,86.219mm) on Top Layer And Track (97.982mm,87.044mm)(98.182mm,87.044mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R21-1(97.282mm,86.219mm) on Top Layer And Track (98.182mm,83.644mm)(98.182mm,87.044mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R21-2(97.282mm,84.469mm) on Top Layer And Track (96.382mm,83.644mm)(96.382mm,87.044mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R21-2(97.282mm,84.469mm) on Top Layer And Track (96.382mm,83.644mm)(96.582mm,83.644mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R21-2(97.282mm,84.469mm) on Top Layer And Track (96.382mm,85.344mm)(98.182mm,85.344mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R21-2(97.282mm,84.469mm) on Top Layer And Track (97.982mm,83.644mm)(98.182mm,83.644mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R21-2(97.282mm,84.469mm) on Top Layer And Track (98.182mm,83.644mm)(98.182mm,87.044mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R23-1(132.192mm,79.248mm) on Top Layer And Track (131.572mm,78.548mm)(131.572mm,78.74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R23-1(132.192mm,79.248mm) on Top Layer And Track (131.572mm,78.548mm)(134.112mm,78.548mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R23-1(132.192mm,79.248mm) on Top Layer And Track (131.572mm,79.756mm)(131.572mm,79.948mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R23-1(132.192mm,79.248mm) on Top Layer And Track (131.572mm,79.948mm)(134.112mm,79.948mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R23-1(132.192mm,79.248mm) on Top Layer And Track (132.842mm,78.548mm)(132.842mm,79.948mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R23-2(133.492mm,79.248mm) on Top Layer And Track (131.572mm,78.548mm)(134.112mm,78.548mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R23-2(133.492mm,79.248mm) on Top Layer And Track (131.572mm,79.948mm)(134.112mm,79.948mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R23-2(133.492mm,79.248mm) on Top Layer And Track (132.842mm,78.548mm)(132.842mm,79.948mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R23-2(133.492mm,79.248mm) on Top Layer And Track (134.112mm,78.548mm)(134.112mm,78.74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R23-2(133.492mm,79.248mm) on Top Layer And Track (134.112mm,79.756mm)(134.112mm,79.948mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R4-1(74.422mm,107.188mm) on Top Layer And Track (73.762mm,107.986mm)(73.762mm,108.24mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R4-1(74.422mm,107.188mm) on Top Layer And Track (75.082mm,107.986mm)(75.082mm,108.24mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R4-2(74.422mm,109.038mm) on Top Layer And Track (73.762mm,107.986mm)(73.762mm,108.24mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R4-2(74.422mm,109.038mm) on Top Layer And Track (75.082mm,107.986mm)(75.082mm,108.24mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R8-1(82.804mm,85.838mm) on Top Layer And Track (81.904mm,83.263mm)(81.904mm,86.663mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R8-1(82.804mm,85.838mm) on Top Layer And Track (81.904mm,84.963mm)(83.704mm,84.963mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R8-1(82.804mm,85.838mm) on Top Layer And Track (81.904mm,86.663mm)(82.104mm,86.663mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R8-1(82.804mm,85.838mm) on Top Layer And Track (83.504mm,86.663mm)(83.704mm,86.663mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R8-1(82.804mm,85.838mm) on Top Layer And Track (83.704mm,83.263mm)(83.704mm,86.663mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R8-2(82.804mm,84.088mm) on Top Layer And Track (81.904mm,83.263mm)(81.904mm,86.663mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R8-2(82.804mm,84.088mm) on Top Layer And Track (81.904mm,83.263mm)(82.104mm,83.263mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R8-2(82.804mm,84.088mm) on Top Layer And Track (81.904mm,84.963mm)(83.704mm,84.963mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R8-2(82.804mm,84.088mm) on Top Layer And Track (83.504mm,83.263mm)(83.704mm,83.263mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R8-2(82.804mm,84.088mm) on Top Layer And Track (83.704mm,83.263mm)(83.704mm,86.663mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R9-1(131.699mm,102.815mm) on Top Layer And Track (131.039mm,101.763mm)(131.039mm,102.017mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R9-1(131.699mm,102.815mm) on Top Layer And Track (132.359mm,101.763mm)(132.359mm,102.017mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R9-2(131.699mm,100.965mm) on Top Layer And Track (131.039mm,101.763mm)(131.039mm,102.017mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R9-2(131.699mm,100.965mm) on Top Layer And Track (132.359mm,101.763mm)(132.359mm,102.017mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U3-1(135.047mm,93.456mm) on Top Layer And Track (136.422mm,89.051mm)(136.422mm,94.051mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U3-2(135.047mm,92.186mm) on Top Layer And Track (136.422mm,89.051mm)(136.422mm,94.051mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U3-3(135.047mm,90.916mm) on Top Layer And Track (136.422mm,89.051mm)(136.422mm,94.051mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U3-4(135.047mm,89.646mm) on Top Layer And Track (136.422mm,89.051mm)(136.422mm,94.051mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U3-5(140.797mm,89.646mm) on Top Layer And Track (139.422mm,89.051mm)(139.422mm,94.051mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U3-6(140.797mm,90.916mm) on Top Layer And Track (139.422mm,89.051mm)(139.422mm,94.051mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U3-7(140.797mm,92.186mm) on Top Layer And Track (139.422mm,89.051mm)(139.422mm,94.051mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U3-8(140.797mm,93.456mm) on Top Layer And Track (139.422mm,89.051mm)(139.422mm,94.051mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U3-9(137.922mm,91.551mm) on Top Layer And Track (136.422mm,89.051mm)(136.422mm,94.051mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U3-9(137.922mm,91.551mm) on Top Layer And Track (139.422mm,89.051mm)(139.422mm,94.051mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad U4-1(82.251mm,92.944mm) on Top Layer And Track (82.201mm,93.319mm)(82.201mm,93.694mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad U4-12(85.451mm,89.744mm) on Top Layer And Track (85.826mm,89.694mm)(86.201mm,89.694mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad U4-13(86.151mm,90.444mm) on Top Layer And Track (86.201mm,89.694mm)(86.201mm,90.069mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad U4-18(86.151mm,92.944mm) on Top Layer And Track (86.201mm,93.319mm)(86.201mm,93.694mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad U4-19(85.451mm,93.644mm) on Top Layer And Track (85.826mm,93.694mm)(86.201mm,93.694mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad U4-24(82.951mm,93.644mm) on Top Layer And Track (82.201mm,93.694mm)(82.576mm,93.694mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad U4-6(82.251mm,90.444mm) on Top Layer And Track (82.201mm,89.694mm)(82.201mm,90.069mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad U4-7(82.951mm,89.744mm) on Top Layer And Track (82.201mm,89.694mm)(82.576mm,89.694mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
Rule Violations :341

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C13" (77.577mm,91.813mm) on Top Overlay And Text "C14" (75.938mm,89.381mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C13" (77.577mm,91.813mm) on Top Overlay And Track (76.77mm,88.937mm)(76.77mm,91.737mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C13" (77.577mm,91.813mm) on Top Overlay And Track (76.77mm,91.737mm)(77.07mm,91.737mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.105mm < 0.254mm) Between Text "C13" (77.577mm,91.813mm) on Top Overlay And Track (77.87mm,91.737mm)(78.17mm,91.737mm) on Top Overlay Silk Text to Silk Clearance [0.105mm]
   Violation between Silk To Silk Clearance Constraint: (0.174mm < 0.254mm) Between Text "D1" (129.278mm,121.381mm) on Top Overlay And Track (129.679mm,121.793mm)(129.679mm,123.143mm) on Top Overlay Silk Text to Silk Clearance [0.174mm]
   Violation between Silk To Silk Clearance Constraint: (0.174mm < 0.254mm) Between Text "D2" (134.104mm,121.214mm) on Top Overlay And Track (134.505mm,121.855mm)(134.505mm,123.205mm) on Top Overlay Silk Text to Silk Clearance [0.174mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R13" (88.539mm,78.875mm) on Top Overlay And Text "R16" (89.4mm,79.663mm) on Top Overlay Silk Text to Silk Clearance [0mm]
Rule Violations :7

Processing Rule : Net Antennae (Tolerance=0mm) (All)
   Violation between Net Antennae: Via (100.838mm,62.865mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (100.838mm,63.754mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (101.981mm,63.754mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (123.317mm,62.992mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (124.333mm,62.992mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (144.526mm,62.103mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (145.669mm,62.103mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (151.511mm,81.153mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (79.375mm,62.103mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (80.391mm,62.103mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (84.201mm,91.694mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (85.217mm,75.692mm) from Top Layer to Bottom Layer 
Rule Violations :12

Processing Rule : Board Clearance Constraint (Gap=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 448
Waived Violations : 0
Time Elapsed        : 00:00:02