

================================================================
== Vitis HLS Report for 'activation_accelerator_Pipeline_VITIS_LOOP_171_1'
================================================================
* Date:           Sun Oct 12 09:48:03 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    98311|    98311|  0.983 ms|  0.983 ms|  98311|  98311|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_171_1  |    98309|    98309|         9|          3|          1|  32768|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 3, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.52>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sum_sq = alloca i32 1"   --->   Operation 12 'alloca' 'sum_sq' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 13 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %i"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %sum_sq"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i127"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i_14 = load i16 %i" [activation_accelerator.cpp:172]   --->   Operation 17 'load' 'i_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 18 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.10ns)   --->   "%icmp_ln171 = icmp_eq  i16 %i_14, i16 32768" [activation_accelerator.cpp:171]   --->   Operation 19 'icmp' 'icmp_ln171' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32768, i64 32768, i64 32768"   --->   Operation 20 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.85ns)   --->   "%add_ln171 = add i16 %i_14, i16 1" [activation_accelerator.cpp:171]   --->   Operation 21 'add' 'add_ln171' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln171 = br i1 %icmp_ln171, void %for.inc.i127.split, void %for.end.i129.exitStub" [activation_accelerator.cpp:171]   --->   Operation 22 'br' 'br_ln171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%lshr_ln7 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %i_14, i32 2, i32 14" [activation_accelerator.cpp:172]   --->   Operation 23 'partselect' 'lshr_ln7' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln172 = zext i13 %lshr_ln7" [activation_accelerator.cpp:172]   --->   Operation 24 'zext' 'zext_ln172' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i32 %x, i64 0, i64 %zext_ln172" [activation_accelerator.cpp:172]   --->   Operation 25 'getelementptr' 'x_addr' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%x_2_addr = getelementptr i32 %x_2, i64 0, i64 %zext_ln172" [activation_accelerator.cpp:172]   --->   Operation 26 'getelementptr' 'x_2_addr' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%x_4_addr = getelementptr i32 %x_4, i64 0, i64 %zext_ln172" [activation_accelerator.cpp:172]   --->   Operation 27 'getelementptr' 'x_4_addr' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%x_6_addr = getelementptr i32 %x_6, i64 0, i64 %zext_ln172" [activation_accelerator.cpp:172]   --->   Operation 28 'getelementptr' 'x_6_addr' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln172 = trunc i16 %i_14" [activation_accelerator.cpp:172]   --->   Operation 29 'trunc' 'trunc_ln172' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (1.23ns)   --->   "%x_load = load i13 %x_addr" [activation_accelerator.cpp:172]   --->   Operation 30 'load' 'x_load' <Predicate = (!icmp_ln171)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_1 : Operation 31 [2/2] (1.23ns)   --->   "%x_2_load = load i13 %x_2_addr" [activation_accelerator.cpp:172]   --->   Operation 31 'load' 'x_2_load' <Predicate = (!icmp_ln171)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_1 : Operation 32 [2/2] (1.23ns)   --->   "%x_4_load = load i13 %x_4_addr" [activation_accelerator.cpp:172]   --->   Operation 32 'load' 'x_4_load' <Predicate = (!icmp_ln171)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_1 : Operation 33 [2/2] (1.23ns)   --->   "%x_6_load = load i13 %x_6_addr" [activation_accelerator.cpp:172]   --->   Operation 33 'load' 'x_6_load' <Predicate = (!icmp_ln171)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_1 : Operation 34 [1/1] (0.42ns)   --->   "%store_ln171 = store i16 %add_ln171, i16 %i" [activation_accelerator.cpp:171]   --->   Operation 34 'store' 'store_ln171' <Predicate = (!icmp_ln171)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 35 [1/2] (1.23ns)   --->   "%x_load = load i13 %x_addr" [activation_accelerator.cpp:172]   --->   Operation 35 'load' 'x_load' <Predicate = (!icmp_ln171)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_2 : Operation 36 [1/2] (1.23ns)   --->   "%x_2_load = load i13 %x_2_addr" [activation_accelerator.cpp:172]   --->   Operation 36 'load' 'x_2_load' <Predicate = (!icmp_ln171)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_2 : Operation 37 [1/2] (1.23ns)   --->   "%x_4_load = load i13 %x_4_addr" [activation_accelerator.cpp:172]   --->   Operation 37 'load' 'x_4_load' <Predicate = (!icmp_ln171)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_2 : Operation 38 [1/2] (1.23ns)   --->   "%x_6_load = load i13 %x_6_addr" [activation_accelerator.cpp:172]   --->   Operation 38 'load' 'x_6_load' <Predicate = (!icmp_ln171)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_2 : Operation 39 [1/1] (0.52ns)   --->   "%tmp_8 = mux i32 @_ssdm_op_Mux.ap_auto.4f32.i2, i32 %x_load, i32 %x_2_load, i32 %x_4_load, i32 %x_6_load, i2 %trunc_ln172" [activation_accelerator.cpp:172]   --->   Operation 39 'mux' 'tmp_8' <Predicate = (!icmp_ln171)> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.01>
ST_3 : Operation 40 [3/3] (7.01ns)   --->   "%mul_i2 = fmul i32 %tmp_8, i32 %tmp_8" [activation_accelerator.cpp:172]   --->   Operation 40 'fmul' 'mul_i2' <Predicate = (!icmp_ln171)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 41 [2/3] (7.01ns)   --->   "%mul_i2 = fmul i32 %tmp_8, i32 %tmp_8" [activation_accelerator.cpp:172]   --->   Operation 41 'fmul' 'mul_i2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 42 [1/3] (7.01ns)   --->   "%mul_i2 = fmul i32 %tmp_8, i32 %tmp_8" [activation_accelerator.cpp:172]   --->   Operation 42 'fmul' 'mul_i2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.43>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%sum_sq_load = load i32 %sum_sq" [activation_accelerator.cpp:172]   --->   Operation 43 'load' 'sum_sq_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [4/4] (6.43ns)   --->   "%sum_sq_1 = fadd i32 %sum_sq_load, i32 %mul_i2" [activation_accelerator.cpp:172]   --->   Operation 44 'fadd' 'sum_sq_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%sum_sq_load_1 = load i32 %sum_sq"   --->   Operation 51 'load' 'sum_sq_load_1' <Predicate = (icmp_ln171)> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %sum_sq_out, i32 %sum_sq_load_1"   --->   Operation 52 'write' 'write_ln0' <Predicate = (icmp_ln171)> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 53 'ret' 'ret_ln0' <Predicate = (icmp_ln171)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.43>
ST_7 : Operation 45 [3/4] (6.43ns)   --->   "%sum_sq_1 = fadd i32 %sum_sq_load, i32 %mul_i2" [activation_accelerator.cpp:172]   --->   Operation 45 'fadd' 'sum_sq_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.43>
ST_8 : Operation 46 [2/4] (6.43ns)   --->   "%sum_sq_1 = fadd i32 %sum_sq_load, i32 %mul_i2" [activation_accelerator.cpp:172]   --->   Operation 46 'fadd' 'sum_sq_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.86>
ST_9 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln170 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31" [activation_accelerator.cpp:170]   --->   Operation 47 'specloopname' 'specloopname_ln170' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 48 [1/4] (6.43ns)   --->   "%sum_sq_1 = fadd i32 %sum_sq_load, i32 %mul_i2" [activation_accelerator.cpp:172]   --->   Operation 48 'fadd' 'sum_sq_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 49 [1/1] (0.42ns)   --->   "%store_ln171 = store i32 %sum_sq_1, i32 %sum_sq" [activation_accelerator.cpp:171]   --->   Operation 49 'store' 'store_ln171' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln171 = br void %for.inc.i127" [activation_accelerator.cpp:171]   --->   Operation 50 'br' 'br_ln171' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sum_sq_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
sum_sq             (alloca           ) [ 0111111111]
i                  (alloca           ) [ 0100000000]
store_ln0          (store            ) [ 0000000000]
store_ln0          (store            ) [ 0000000000]
br_ln0             (br               ) [ 0000000000]
i_14               (load             ) [ 0000000000]
specpipeline_ln0   (specpipeline     ) [ 0000000000]
icmp_ln171         (icmp             ) [ 0111111000]
empty              (speclooptripcount) [ 0000000000]
add_ln171          (add              ) [ 0000000000]
br_ln171           (br               ) [ 0000000000]
lshr_ln7           (partselect       ) [ 0000000000]
zext_ln172         (zext             ) [ 0000000000]
x_addr             (getelementptr    ) [ 0010000000]
x_2_addr           (getelementptr    ) [ 0010000000]
x_4_addr           (getelementptr    ) [ 0010000000]
x_6_addr           (getelementptr    ) [ 0010000000]
trunc_ln172        (trunc            ) [ 0010000000]
store_ln171        (store            ) [ 0000000000]
x_load             (load             ) [ 0000000000]
x_2_load           (load             ) [ 0000000000]
x_4_load           (load             ) [ 0000000000]
x_6_load           (load             ) [ 0000000000]
tmp_8              (mux              ) [ 0111110000]
mul_i2             (fmul             ) [ 0111001111]
sum_sq_load        (load             ) [ 0111000111]
specloopname_ln170 (specloopname     ) [ 0000000000]
sum_sq_1           (fadd             ) [ 0000000000]
store_ln171        (store            ) [ 0000000000]
br_ln171           (br               ) [ 0000000000]
sum_sq_load_1      (load             ) [ 0000000000]
write_ln0          (write            ) [ 0000000000]
ret_ln0            (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="x_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sum_sq_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_sq_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4f32.i2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="sum_sq_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_sq/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="i_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="write_ln0_write_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="0" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="0" index="2" bw="32" slack="0"/>
<pin id="60" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/6 "/>
</bind>
</comp>

<comp id="63" class="1004" name="x_addr_gep_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="32" slack="0"/>
<pin id="65" dir="0" index="1" bw="1" slack="0"/>
<pin id="66" dir="0" index="2" bw="13" slack="0"/>
<pin id="67" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="x_2_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="13" slack="0"/>
<pin id="74" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_2_addr/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="x_4_addr_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="32" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="13" slack="0"/>
<pin id="81" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_4_addr/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="x_6_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="13" slack="0"/>
<pin id="88" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_6_addr/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_access_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="13" slack="0"/>
<pin id="93" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="94" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_access_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="13" slack="0"/>
<pin id="99" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="100" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_2_load/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_access_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="13" slack="0"/>
<pin id="105" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_4_load/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_access_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="13" slack="0"/>
<pin id="111" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="112" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_6_load/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="0" index="1" bw="32" slack="1"/>
<pin id="118" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_sq_1/6 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="1"/>
<pin id="121" dir="0" index="1" bw="32" slack="1"/>
<pin id="122" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_i2/3 "/>
</bind>
</comp>

<comp id="123" class="1004" name="store_ln0_store_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="0"/>
<pin id="125" dir="0" index="1" bw="16" slack="0"/>
<pin id="126" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="store_ln0_store_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="i_14_load_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="16" slack="0"/>
<pin id="135" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_14/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="icmp_ln171_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="16" slack="0"/>
<pin id="138" dir="0" index="1" bw="16" slack="0"/>
<pin id="139" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln171/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="add_ln171_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="16" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln171/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="lshr_ln7_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="13" slack="0"/>
<pin id="150" dir="0" index="1" bw="16" slack="0"/>
<pin id="151" dir="0" index="2" bw="3" slack="0"/>
<pin id="152" dir="0" index="3" bw="5" slack="0"/>
<pin id="153" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln7/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="zext_ln172_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="13" slack="0"/>
<pin id="160" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln172/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="trunc_ln172_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="16" slack="0"/>
<pin id="168" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln172/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="store_ln171_store_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="16" slack="0"/>
<pin id="172" dir="0" index="1" bw="16" slack="0"/>
<pin id="173" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln171/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="tmp_8_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="0" index="1" bw="32" slack="0"/>
<pin id="178" dir="0" index="2" bw="32" slack="0"/>
<pin id="179" dir="0" index="3" bw="32" slack="0"/>
<pin id="180" dir="0" index="4" bw="32" slack="0"/>
<pin id="181" dir="0" index="5" bw="2" slack="1"/>
<pin id="182" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="sum_sq_load_load_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="5"/>
<pin id="190" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_sq_load/6 "/>
</bind>
</comp>

<comp id="192" class="1004" name="store_ln171_store_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="8"/>
<pin id="195" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln171/9 "/>
</bind>
</comp>

<comp id="197" class="1004" name="sum_sq_load_1_load_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="5"/>
<pin id="199" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_sq_load_1/6 "/>
</bind>
</comp>

<comp id="201" class="1005" name="sum_sq_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="0"/>
<pin id="203" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sum_sq "/>
</bind>
</comp>

<comp id="209" class="1005" name="i_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="16" slack="0"/>
<pin id="211" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="216" class="1005" name="icmp_ln171_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="1"/>
<pin id="218" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln171 "/>
</bind>
</comp>

<comp id="220" class="1005" name="x_addr_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="13" slack="1"/>
<pin id="222" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="x_addr "/>
</bind>
</comp>

<comp id="225" class="1005" name="x_2_addr_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="13" slack="1"/>
<pin id="227" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="x_2_addr "/>
</bind>
</comp>

<comp id="230" class="1005" name="x_4_addr_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="13" slack="1"/>
<pin id="232" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="x_4_addr "/>
</bind>
</comp>

<comp id="235" class="1005" name="x_6_addr_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="13" slack="1"/>
<pin id="237" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="x_6_addr "/>
</bind>
</comp>

<comp id="240" class="1005" name="trunc_ln172_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="2" slack="1"/>
<pin id="242" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln172 "/>
</bind>
</comp>

<comp id="245" class="1005" name="tmp_8_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="1"/>
<pin id="247" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="251" class="1005" name="mul_i2_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="1"/>
<pin id="253" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_i2 "/>
</bind>
</comp>

<comp id="256" class="1005" name="sum_sq_load_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="1"/>
<pin id="258" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_sq_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="10" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="10" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="61"><net_src comp="46" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="8" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="68"><net_src comp="0" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="69"><net_src comp="38" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="75"><net_src comp="2" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="38" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="4" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="38" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="38" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="63" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="102"><net_src comp="70" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="108"><net_src comp="77" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="114"><net_src comp="84" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="127"><net_src comp="12" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="132"><net_src comp="14" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="140"><net_src comp="133" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="24" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="133" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="30" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="32" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="133" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="156"><net_src comp="34" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="157"><net_src comp="36" pin="0"/><net_sink comp="148" pin=3"/></net>

<net id="161"><net_src comp="148" pin="4"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="163"><net_src comp="158" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="164"><net_src comp="158" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="165"><net_src comp="158" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="169"><net_src comp="133" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="174"><net_src comp="142" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="183"><net_src comp="40" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="184"><net_src comp="91" pin="3"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="97" pin="3"/><net_sink comp="175" pin=2"/></net>

<net id="186"><net_src comp="103" pin="3"/><net_sink comp="175" pin=3"/></net>

<net id="187"><net_src comp="109" pin="3"/><net_sink comp="175" pin=4"/></net>

<net id="191"><net_src comp="188" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="196"><net_src comp="115" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="200"><net_src comp="197" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="204"><net_src comp="48" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="206"><net_src comp="201" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="207"><net_src comp="201" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="208"><net_src comp="201" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="212"><net_src comp="52" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="214"><net_src comp="209" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="215"><net_src comp="209" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="219"><net_src comp="136" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="63" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="228"><net_src comp="70" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="233"><net_src comp="77" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="238"><net_src comp="84" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="243"><net_src comp="166" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="175" pin=5"/></net>

<net id="248"><net_src comp="175" pin="6"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="250"><net_src comp="245" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="254"><net_src comp="119" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="259"><net_src comp="188" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="115" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sum_sq_out | {6 }
 - Input state : 
	Port: activation_accelerator_Pipeline_VITIS_LOOP_171_1 : x | {1 2 }
	Port: activation_accelerator_Pipeline_VITIS_LOOP_171_1 : x_2 | {1 2 }
	Port: activation_accelerator_Pipeline_VITIS_LOOP_171_1 : x_4 | {1 2 }
	Port: activation_accelerator_Pipeline_VITIS_LOOP_171_1 : x_6 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		i_14 : 1
		icmp_ln171 : 2
		add_ln171 : 2
		br_ln171 : 3
		lshr_ln7 : 2
		zext_ln172 : 3
		x_addr : 4
		x_2_addr : 4
		x_4_addr : 4
		x_6_addr : 4
		trunc_ln172 : 2
		x_load : 5
		x_2_load : 5
		x_4_load : 5
		x_6_load : 5
		store_ln171 : 3
	State 2
		tmp_8 : 1
	State 3
	State 4
	State 5
	State 6
		sum_sq_1 : 1
		write_ln0 : 1
	State 7
	State 8
	State 9
		store_ln171 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|   fadd   |       grp_fu_115      |    2    |   227   |   214   |
|----------|-----------------------|---------|---------|---------|
|   fmul   |       grp_fu_119      |    3    |   128   |   135   |
|----------|-----------------------|---------|---------|---------|
|    add   |    add_ln171_fu_142   |    0    |    0    |    23   |
|----------|-----------------------|---------|---------|---------|
|    mux   |      tmp_8_fu_175     |    0    |    0    |    20   |
|----------|-----------------------|---------|---------|---------|
|   icmp   |   icmp_ln171_fu_136   |    0    |    0    |    13   |
|----------|-----------------------|---------|---------|---------|
|   write  | write_ln0_write_fu_56 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|partselect|    lshr_ln7_fu_148    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   zext   |   zext_ln172_fu_158   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   trunc  |   trunc_ln172_fu_166  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    5    |   355   |   405   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|     i_reg_209     |   16   |
| icmp_ln171_reg_216|    1   |
|   mul_i2_reg_251  |   32   |
|sum_sq_load_reg_256|   32   |
|   sum_sq_reg_201  |   32   |
|   tmp_8_reg_245   |   32   |
|trunc_ln172_reg_240|    2   |
|  x_2_addr_reg_225 |   13   |
|  x_4_addr_reg_230 |   13   |
|  x_6_addr_reg_235 |   13   |
|   x_addr_reg_220  |   13   |
+-------------------+--------+
|       Total       |   199  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_91 |  p0  |   2  |  13  |   26   ||    9    |
|  grp_access_fu_97 |  p0  |   2  |  13  |   26   ||    9    |
| grp_access_fu_103 |  p0  |   2  |  13  |   26   ||    9    |
| grp_access_fu_109 |  p0  |   2  |  13  |   26   ||    9    |
|     grp_fu_115    |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   168  ||  2.135  ||    45   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   355  |   405  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   45   |
|  Register |    -   |    -   |   199  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    2   |   554  |   450  |
+-----------+--------+--------+--------+--------+
