# hades.models.Design file
#  
[name] unnamed
[components]
hades.models.rtlib.io.OpinVector i5 28800 10800 @N 1001 16 1.0E-9 0
hades.models.rtlib.io.Constant i4 5400 2400 @N 1001 16 0000000000000001_B 1.0E-8
hades.models.io.ClockGen i3 4800 8400 @N 1001 2.0 0.5 0.0 null
hades.models.rtlib.register.Reg i2 23400 6000 @N 1001 16 0000000000000000_B 1.0E-8
hades.models.rtlib.register.Reg i1 16800 6000 @N 1001 16 0000000000000000_B 1.0E-8
hades.models.rtlib.register.Reg i0 10200 6000 @N 1001 16 0000000000000000_B 1.0E-8
[end components]
[signals]
hades.signals.SignalStdLogicVector n4 16 2 i2 Q i5 A 2 2 25200 8400 25200 10800 2 25200 10800 28800 10800 0 
hades.signals.SignalStdLogicVector n3 16 2 i1 Q i2 D 5 2 18600 8400 18600 9000 2 18600 9000 22200 9000 2 22200 9000 22200 5400 2 22200 5400 25200 5400 2 25200 5400 25200 6000 0 
hades.signals.SignalStdLogicVector n2 16 2 i0 Q i1 D 5 2 12000 8400 12000 9000 2 12000 9000 15000 9000 2 15000 9000 15000 5400 2 15000 5400 18600 5400 2 18600 5400 18600 6000 0 
hades.signals.SignalStdLogicVector n1 16 2 i4 Y i0 D 3 2 7200 4200 7200 4800 2 7200 4800 12000 4800 2 12000 4800 12000 6000 0 
hades.signals.SignalStdLogic1164 n0 4 i3 clk i2 CLK i1 CLK i0 CLK 9 2 15600 9600 22800 9600 2 22800 9600 22800 7200 2 22800 7200 23400 7200 2 9000 9600 15600 9600 2 15600 9600 15600 7200 2 15600 7200 16800 7200 2 7200 9600 9000 9600 2 9000 9600 9000 7200 2 9000 7200 10200 7200 2 9000 9600 15600 9600 
[end signals]
[end]
