[verilog]
include_paths = [
    "hdl/src/",
    "hdl/include",
    "testbench/"
]