## *ğŸšŒ Buses in Computer Architecture*  
A *bus* is a communication system that transfers data between different components of a computer (CPU, memory, I/O devices). It consists of *wires (or traces on a motherboard)* that carry *data, addresses, and control signals*.

---

## *ğŸ“Œ Types of Buses*
There are three main types of buses in a computer:  

1ï¸âƒ£ *Address Bus* (Single Direction â†’)  
2ï¸âƒ£ *Data Bus* (Bidirectional â‡„)  
3ï¸âƒ£ *Control Bus* (Single Direction or Bidirectional â†’ or â‡„)  

---

### *1ï¸âƒ£ Address Bus* ğŸš (Single Direction â†’)  
- *Purpose:* Carries memory or I/O addresses from the CPU to other components.  
- *Direction:* *Unidirectional* (Only from CPU to memory/I/O).  
- *Example:* If the CPU wants to read from memory location *1000, it sends **1000* through the address bus.  

ğŸ“Œ *More address lines = more memory can be accessed.*  
âœ… Example:  
   - *16-bit address bus* â†’ Can access *2Â¹â¶ = 65,536 (64 KB) memory locations*.  
   - *32-bit address bus* â†’ Can access *4 GB* of memory.  
   - *64-bit address bus* â†’ Can access *16 EB (Exabytes)* of memory.  

---

### *2ï¸âƒ£ Data Bus* ğŸš (Bidirectional â‡„)  
- *Purpose:* Transfers actual data between CPU, memory, and I/O devices.  
- *Direction:* *Bidirectional* (CPU can *read* or *write* data).  
- *Example:* If the CPU wants to *add two numbers, it first fetches them through the **data bus, processes them, and then stores the result back via the **data bus*.  

ğŸ“Œ *More data lines = faster data transfer.*  
âœ… Example:  
   - *8-bit data bus* â†’ Can transfer *1 byte* at a time.  
   - *16-bit data bus* â†’ Can transfer *2 bytes* at a time.  
   - *64-bit data bus* â†’ Can transfer *8 bytes* at a time (modern CPUs).  

---

### *3ï¸âƒ£ Control Bus* ğŸš (Single/Bidirectional â†’ or â‡„)  
- *Purpose:* Carries control signals (commands) to *coordinate operations*.  
- *Direction:* *Both* unidirectional and bidirectional (depending on the signal).  
- *Example:* If the CPU wants to read from memory, it sends a *"READ" control signal* to memory via the control bus.  

ğŸ“Œ *Common Control Signals:*  
âœ” *Read Signal:* Tells memory to send data.  
âœ” *Write Signal:* Tells memory to store data.  
âœ” *Interrupt Request (IRQ):* Sent from I/O devices to CPU (e.g., a key was pressed).  
âœ” *Clock Signal:* Synchronizes operations in the CPU.  

---

## *ğŸ–¥ How These Buses Work Together*
ğŸ”¹ *Example:* The CPU wants to read data from memory:  
1ï¸âƒ£ *CPU places the address* on the *Address Bus*.  
2ï¸âƒ£ *Control Bus signals* a *READ operation*.  
3ï¸âƒ£ *Memory places the data* on the *Data Bus*.  
4ï¸âƒ£ *CPU receives the data* and processes it.  

---

## *ğŸ›£ System Bus vs Expansion Bus*
Computers also have different categories of buses:

### *1ï¸âƒ£ System Bus (Internal Bus)*
- Connects CPU, memory, and internal components.
- Includes *Address Bus, Data Bus, and Control Bus*.
- Faster because it is directly connected to the processor.

### *2ï¸âƒ£ Expansion Bus (External Bus)*
- Connects external devices (USB, PCI, etc.).
- Allows the CPU to communicate with peripheral devices.
- *Examples:* PCI, PCIe, USB, SATA.

---

## *ğŸš€ Summary Table*
| *Bus Type*  | *Purpose*                 | *Direction* | *Examples* |
|--------------|----------------------------|-------------|------------|
| *Address Bus*  | Sends memory/I/O addresses | Unidirectional (â†’) | 32-bit, 64-bit |
| *Data Bus*     | Transfers actual data      | Bidirectional (â‡„) | 8-bit, 16-bit, 64-bit |
| *Control Bus*  | Sends control signals     | Uni/Bidirectional | Read, Write, Interrupt |

---

## *ğŸ”¥ Final Thoughts*
âœ… *More address lines = More memory access*.  
âœ… *More data lines = Faster processing*.  
âœ… *Control Bus ensures smooth operation*.  

