$date
	Sun Mar 16 20:57:08 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ckt_three_testbench $end
$var wire 1 ! S $end
$var wire 1 " C $end
$var reg 1 # x $end
$var reg 1 $ y $end
$scope module dut $end
$var wire 1 " C $end
$var wire 1 ! S $end
$var wire 1 # x $end
$var wire 1 $ y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1$
1#
1"
0!
$end
#10
1!
0"
0$
#20
0!
0#
#30
1!
1$
#40
