[View]
Entity=TutorVHDL
Architecture=TutorVHDL
TopLevelType=1
[file:.\src\TutorVHDL.vhd]
Enabled=1
[file:.\src\TestBench\tutorvhdl_TB.vhd]
Enabled=1
LIB=
[file:.\src\TestBench\tutorvhdl_TB_runtest.do]
Enabled=1
[file:.\src\untitled.asdb]
Enabled=1
[file:.\src\untitled.awc]
Enabled=1
[file:.\src\zadanie3_wave.asdb]
Enabled=1
[file:.\src\zadanie3_wave.awc]
Enabled=1
[file:.\src\zadanie2_wave.asdb]
Enabled=1
[file:.\src\zadanie2_wave.awc]
Enabled=1
[file:.\src\zadanie4_wave.asdb]
Enabled=1
[file:.\src\zadanie4_wave.awc]
Enabled=1
[file:.\src\zadanie_5_wave.asdb]
Enabled=1
[file:.\src\zadanie_5_wave.awc]
Enabled=1
[file:.\src\zadanie5_wave.asdb]
Enabled=1
[file:.\src\zadanie5_wave.awc]
Enabled=1
[file:.\src\zadanie6_wave.asdb]
Enabled=1
[file:.\src\zadanie6_wave.awc]
Enabled=1
[file:.\src\zadanie7_wave.asdb]
Enabled=1
[file:.\src\zadanie7_wave.awc]
Enabled=1
[file:.\src\waves\untitled.asdb]
Enabled=1
[file:.\src\waves\untitled.awc]
Enabled=1
[file:.\src\waves\zadanie3_wave.asdb]
Enabled=1
[file:.\src\waves\zadanie3_wave.awc]
Enabled=1
[file:.\src\waves\zadanie2_wave.asdb]
Enabled=1
[file:.\src\waves\zadanie2_wave.awc]
Enabled=1
[file:.\src\waves\zadanie4_wave.asdb]
Enabled=1
[file:.\src\waves\zadanie4_wave.awc]
Enabled=1
[file:.\src\waves\zadanie5_wave.asdb]
Enabled=1
[file:.\src\waves\zadanie5_wave.awc]
Enabled=1
[file:.\src\waves\zadanie6_wave.asdb]
Enabled=1
[file:.\src\waves\zadanie6_wave.awc]
Enabled=1
[file:.\src\waves\zadanie7_wave.awc]
Enabled=1
[file:.\src\waves\zadanie7_wave.asdb]
Enabled=1
[file:.\src\zadanie8_9_10.asdb]
Enabled=1
[file:.\src\zadanie8_9_10.awc]
Enabled=1
[file:.\src\TutorVHDL.asdb]
Enabled=1
[file:.\src\TutorVHDL.awc]
Enabled=1
[file:.\src\waves\zadanie8_9_10.awc]
Enabled=1
[file:.\src\waves\zadanie8_9_10.asdb]
Enabled=1
[file:.\synthesis\TutorVHDL.edn]
Enabled=1
SIM.FUNC.INCLUDED=0
LIB=TutorVHDL_post_synthesis
SYNTHESIS.EXCLUDED=1
[file:.\synthesis\TutorVHDL.vhd]
Enabled=1
LIB=TutorVHDL_post_synthesis
SIM.POST.INCLUDED=0
SIM.FUNC.INCLUDED=0
SIM.POST.AUTO=0
SIM.POST.INDEX=0
SYNTHESIS.EXCLUDED=1
[file:.\src\TestBench\tutorvhdl_TB_synth.vhd]
Enabled=1
LIB=TutorVHDL_post_synthesis
[file:.\src\TestBench\tutorvhdl_TB_synth_runtest.do]
Enabled=1
[file:.\src\tutor_tb_synth.asdb]
Enabled=1
[file:.\src\tutor_tb_synth.awc]
Enabled=1
[file:.\src\TutorVHDL.xdc]
Enabled=1
[file:.\implement\TutorVHDL.v]
Enabled=1
SIM.FUNC.INCLUDED=0
LIB=TutorVHDL_timing
SIM.TIME.INCLUDED=0
SIM.TIME.AUTO=0
[file:.\implement\TutorVHDL.sdf]
Enabled=1
[file:.\implement\glbl.v]
Enabled=1
LIB=TutorVHDL_timing
SIM.FUNC.INCLUDED=0
SIM.TIME.INCLUDED=0
SIM.TIME.AUTO=0
[file:.\src\tutorvhdl_TB_tim\TutorVHDL_TB.v]
Enabled=1
LIB=TutorVHDL_timing
[file:.\src\tutorvhdl_TB_tim\TutorVHDL_TB_runtest.do]
Enabled=1
[file:.\src\TestBench\tutorvhdl_TB_tim.v]
Enabled=1
LIB=TutorVHDL_timing
[file:.\src\TestBench\tutorvhdl_TB_tim_runtest.do]
Enabled=1
[file:.\src\implementacja_lab_5.asdb]
Enabled=1
[file:.\src\implementacja_lab_5.awc]
Enabled=1
[file:.\src\Top.bde]
Enabled=1
[file:.\src\Prescaler.vhd]
Enabled=1
[file:.\compile\Top.vhd]
Generated=TRUE
Enabled=1
[file:.\src\Debouncer.vhd]
Enabled=1
[file:.\synthesis\Top.edn]
Enabled=1
SIM.FUNC.INCLUDED=0
LIB=TutorVHDL_post_synthesis
SYNTHESIS.EXCLUDED=1
[file:.\synthesis\Top.vhd]
Enabled=1
LIB=TutorVHDL_post_synthesis
SIM.POST.INCLUDED=1
SIM.FUNC.INCLUDED=0
SIM.POST.AUTO=1
SIM.POST.INDEX=0
SYNTHESIS.EXCLUDED=1
[file:.\implement\Top.v]
Enabled=1
SIM.FUNC.INCLUDED=0
LIB=TutorVHDL_timing
SIM.TIME.INCLUDED=1
SIM.TIME.AUTO=1
[file:.\implement\Top.sdf]
Enabled=1
