void F_1 ( T_1 V_1 )\r\n{\r\nunsigned long V_2 ;\r\nF_2 ( V_2 ) ;\r\nswitch ( V_1 ) {\r\ncase V_3 :\r\nV_4 = 0 ;\r\nV_5 = V_6 ;\r\nbreak;\r\ncase V_7 :\r\nV_5 &= ~ V_6 ;\r\nV_4 = 0 ;\r\nbreak;\r\ncase V_8 :\r\nV_5 |= V_9 ;\r\nV_4 = 0 ;\r\nbreak;\r\ncase V_10 :\r\nV_5 &= ~ V_9 ;\r\nV_4 = 0 ;\r\nbreak;\r\n#ifdef F_3\r\ncase V_11 :\r\nif ( ! ( V_5 & V_9 ) )\r\nV_4 ^= 0 ;\r\nbreak;\r\n#endif\r\n#ifdef F_4\r\ncase V_12 :\r\nif ( ! ( V_5 & V_9 ) )\r\nV_4 |= 0 ;\r\nbreak;\r\ncase V_13 :\r\nif ( ! ( V_5 & V_9 ) )\r\nV_4 &= ~ 0 ;\r\nbreak;\r\n#endif\r\ncase V_14 :\r\nbreak;\r\ncase V_15 :\r\nif ( V_5 & V_9 )\r\nV_4 &= ~ 0 ;\r\nbreak;\r\ncase V_16 :\r\nif ( V_5 & V_9 )\r\nV_4 |= 0 ;\r\nbreak;\r\ncase V_17 :\r\nbreak;\r\ncase V_18 :\r\nbreak;\r\ncase V_19 :\r\nif ( V_5 & V_9 )\r\nV_4 &= ~ 0 ;\r\nbreak;\r\ncase V_20 :\r\nif ( V_5 & V_9 )\r\nV_4 |= 0 ;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\nF_5 ( V_2 ) ;\r\n}
