{"vcs1":{"timestamp_begin":1696262208.474509626, "rt":16.87, "ut":14.87, "st":0.82}}
{"vcselab":{"timestamp_begin":1696262225.451408631, "rt":1.75, "ut":0.45, "st":0.19}}
{"link":{"timestamp_begin":1696262227.279631989, "rt":0.65, "ut":0.42, "st":0.26}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1696262207.612842311}
{"VCS_COMP_START_TIME": 1696262207.612842311}
{"VCS_COMP_END_TIME": 1696262228.117904082}
{"VCS_USER_OPTIONS": "-full64 -debug_access+r -sverilog +acc +vpi +incdir+/home/hitesh.patel/UVM/UVM_1.2/src /home/hitesh.patel/UVM/UVM_1.2/src/uvm.sv /home/hitesh.patel/UVM/UVM_1.2/src/dpi/uvm_dpi.cc -CFLAGS -DVCS -assert svaext -timescale=1ns/1ns +vcs+lic+wait -f compile.f ../TOP/ei_tdp_ram_top.sv +define+UVM_REPORT_DISABLE_FILE_LINE"}
{"vcs1": {"peak_mem": 390620}}
{"stitch_vcselab": {"peak_mem": 227832}}
