# twitchcore

A RISC-V core, first in Python, then in Verilog, then on FPGA.

