Anuradha Agarwal , Hemanth Sampath , Veena Yelamanchili , Ranga Vemuri, Fast and accurate parasitic capacitance models for layout-aware, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996610]
Raoul F. Badaoui , Hemanth Sampath , Anuradha Agarwal , Ranga Vemuri, A high level language for pre-layout extraction in parasite-aware analog circuit synthesis, Proceedings of the 14th ACM Great Lakes symposium on VLSI, April 26-28, 2004, Boston, MA, USA[doi>10.1145/988952.989018]
Beckenbach, E. and Bellman, R. 1961. An Introduction to Inequalities. Random House, New York.
Mark de Berg , Otfried Cheong , Marc van Kreveld , Mark Overmars, Computational Geometry: Algorithms and Applications, Springer-Verlag TELOS, Santa Clara, CA, 2008
Thomas T. Cormen , Charles E. Leiserson , Ronald L. Rivest, Introduction to algorithms, MIT Press, Cambridge, MA, 1990
Mohamed Dessouky , Marie-Minerve LouÃ«rat , Jacky Porte, Layout-oriented synthesis of high performance analog circuits, Proceedings of the conference on Design, automation and test in Europe, p.53-57, March 27-30, 2000, Paris, France[doi>10.1145/343647.343698]
Gajski, D. D. and Lin, Y.-L. S. 1988. Module generation and silicon compilation, In Physical Design Automation of VLSI Systems, B. T. Preas, and M. J. Lorenzetti, Eds. Benjamin/Cummings, Publishing, Chapter 7, 283--345.
Gourley, K. D. and Green, D. M. 1983. A polygon-to-rectangle conversion algorithm. IEEE Comput. Graph. Appli. 3, 1, 31--36.
Krzysztof Kuchcinski, Constraints-driven scheduling and resource assignment, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.8 n.3, p.355-383, July 2003[doi>10.1145/785411.785416]
Krzysztof Kuchcinski , Christophe Wolinski, Global approach to assignment and scheduling of complex behaviors based on HCDG and constraint programming, Journal of Systems Architecture: the EUROMICRO Journal, v.49 n.12-15, p.489-503, December 2003[doi>10.1016/S1383-7621(03)00075-4]
Kuhn, J. 1987. Analog module generators for silicon compilation. VLSI Syst. Des. 74--80.
Qiao Li , Sung-Mo Kang, Efficient algorithms for polygon to trapezoid decomposition and trapezoid corner stitching, Proceedings of the 10th Great Lakes symposium on VLSI, p.183-188, March 02-04, 2000, Chicago, Illinois, USA[doi>10.1145/330855.331038]
Mario A. Lopez , Dinesh P. Mehta, Efficient decomposition of polygons into L-shapes with application to VLSI layouts, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.1 n.3, p.371-395, July 1996[doi>10.1145/234860.234865]
Marple, D., Smulders, M., and Hegen, H. 1990. Tailor: A layout system based on trapezoidal corner stitching. IEEE Trans. Comput.-Aided Des. 9, 1, 66--90.
Marriott, K. and Stuckey, P. J. 1998. Programming with Constraints: An Introduction. The MIT Press.
Carver Mead , Lynn Conway, Introduction to VLSI Systems, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1979
D. P. Mehta , G. Blust, Corner stitching for simple rectilinear shapes [VLSI layouts], IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.16 n.2, p.186-198, November 2006[doi>10.1109/43.573833]
Nahar, S. and Sahni, S. 1988. Fast algorithm for polygon decomposition. IEEE Trans. Comput.-Aided Des. 7, 4, 473--483.
Newton, A. R. 1987. Symbolic layout and procedural design. In Design Systems for VLSI Circuits, G. D. Micheli, et al., eds. Martinus Nijhoff, 65--112.
Onodera, H., Kanbara, H., and Tamaru, K. 1990. Operational-Amplifier compilation with performance optimization. IEEE J. Solid-State Circuits 25, 2, 466--473.
Ottmann, T., Widmayer, P., and Wood, D. 1985. A fast algorithm for the Boolean masking problem. Comput. Vision, Graph. Image Proc. 30, 3, 249--268.
Ousterhout, J. K. 1984. Corner stitching: A data-structuring technique for VLSI layout tools. IEEE Trans. Comput.-Aided Des. 3, 1, 87--100.
John K. Ousterhout , Gordon T. Hamachi , Robert N. Mayo , Walter S. Scott , George S. Taylor, Magic: A VLSI layout system, Proceedings of the 21st Design Automation Conference, p.152-159, June 25-27, 1984, Albuquerque, New Mexico, USA
Jan M. Rabaey, Digital integrated circuits: a design perspective, Prentice-Hall, Inc., Upper Saddle River, NJ, 1996
Sampath, H. and Vemuri, R. 2003. MSL: A high-level language for parameterized analog and mixed-signal layout generators. In Proceedings of the IFIP 12th International Conference on Very Large Scale Integration of System-on-Chip, 416--421.
Walter S Scott , John K. Ousterhout, Magic's circuit extractor, Proceedings of the 22nd ACM/IEEE Design Automation Conference, p.286-292, June 1985, Las Vegas, Nevada, USA
Tseng, I.-L. and Postula, A. 2004a. GBLD: A formal model for layout description and generation. In Proceedings of Forum on specification and Design Languages (FDL), 660--670.
Tseng, I.-L. and Postula, A. 2004b. A layout-aware circuit sizing model using parametric analysis. In Proceedings of the 12th Workshop on Synthesis and System Integration of Mixed Information Technologies (SASIMI), 235--240.
I-Lun Tseng , Adam Postula, An efficient algorithm for partitioning parameterized polygons into rectangles, Proceedings of the 16th ACM Great Lakes symposium on VLSI, April 30-May 01, 2006, Philadelphia, PA, USA[doi>10.1145/1127908.1127992]
P. Vancorenland , G. Van der Plas , M. Steyaert , G. Gielen , W. Sansen, A layout-aware synthesis methodology for RF circuits, Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design, November 04-08, 2001, San Jose, California
