{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 04 17:28:25 2013 " "Info: Processing started: Mon Nov 04 17:28:25 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --generate_functional_sim_netlist sketch -c sketch " "Info: Command: quartus_map --generate_functional_sim_netlist sketch -c sketch" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_pll.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Info (12023): Found entity 1: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "D:/Digital Logic/Lab7/part2/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_adapter.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Info (12023): Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "D:/Digital Logic/Lab7/part2/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_address_translator.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Info (12023): Found entity 1: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "D:/Digital Logic/Lab7/part2/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_controller.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Info (12023): Found entity 1: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "D:/Digital Logic/Lab7/part2/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "X x sketch.v(62) " "Info (10281): Verilog HDL Declaration information at sketch.v(62): object \"X\" differs only in case from object \"x\" in the same scope" {  } { { "sketch.v" "" { Text "D:/Digital Logic/Lab7/part2/sketch.v" 62 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Y y sketch.v(63) " "Info (10281): Verilog HDL Declaration information at sketch.v(63): object \"Y\" differs only in case from object \"y\" in the same scope" {  } { { "sketch.v" "" { Text "D:/Digital Logic/Lab7/part2/sketch.v" 63 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "t T sketch.v(115) " "Info (10281): Verilog HDL Declaration information at sketch.v(115): object \"t\" differs only in case from object \"T\" in the same scope" {  } { { "sketch.v" "" { Text "D:/Digital Logic/Lab7/part2/sketch.v" 115 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sketch.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file sketch.v" { { "Info" "ISGN_ENTITY_NAME" "1 sketch " "Info (12023): Found entity 1: sketch" {  } { { "sketch.v" "" { Text "D:/Digital Logic/Lab7/part2/sketch.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "sketch " "Info (12127): Elaborating entity \"sketch\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[16..8\] sketch.v(57) " "Warning (10034): Output port \"LEDR\[16..8\]\" at sketch.v(57) has no driver" {  } { { "sketch.v" "" { Text "D:/Digital Logic/Lab7/part2/sketch.v" 57 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Info (12128): Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "sketch.v" "VGA" { Text "D:/Digital Logic/Lab7/part2/sketch.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Info (12128): Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter/vga_adapter.v" "user_input_translator" { Text "D:/Digital Logic/Lab7/part2/vga_adapter/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "VideoMemory" { Text "D:/Digital Logic/Lab7/part2/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Info (12130): Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "" { Text "D:/Digital Logic/Lab7/part2/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Info (12133): Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Info (12134): Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Info (12134): Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Info (12134): Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Info (12134): Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Info (12134): Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19200 " "Info (12134): Parameter \"NUMWORDS_A\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Info (12134): Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 19200 " "Info (12134): Parameter \"NUMWORDS_B\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Info (12134): Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Info (12134): Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Info (12134): Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Info (12134): Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Info (12134): Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Info (12134): Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE display.mif " "Info (12134): Parameter \"INIT_FILE\" = \"display.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "vga_adapter/vga_adapter.v" "" { Text "D:/Digital Logic/Lab7/part2/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d3g1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d3g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d3g1 " "Info (12023): Found entity 1: altsyncram_d3g1" {  } { { "db/altsyncram_d3g1.tdf" "" { Text "D:/Digital Logic/Lab7/part2/db/altsyncram_d3g1.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d3g1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_d3g1:auto_generated " "Info (12128): Elaborating entity \"altsyncram_d3g1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_d3g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtq1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dtq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtq1 " "Info (12023): Found entity 1: altsyncram_dtq1" {  } { { "db/altsyncram_dtq1.tdf" "" { Text "D:/Digital Logic/Lab7/part2/db/altsyncram_dtq1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtq1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_d3g1:auto_generated\|altsyncram_dtq1:altsyncram1 " "Info (12128): Elaborating entity \"altsyncram_dtq1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_d3g1:auto_generated\|altsyncram_dtq1:altsyncram1\"" {  } { { "db/altsyncram_d3g1.tdf" "altsyncram1" { Text "D:/Digital Logic/Lab7/part2/db/altsyncram_d3g1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "clocken1 " "Warning (287013): Variable or input pin \"clocken1\" is defined but never used" {  } { { "db/altsyncram_dtq1.tdf" "" { Text "D:/Digital Logic/Lab7/part2/db/altsyncram_dtq1.tdf" 37 2 0 } } { "db/altsyncram_d3g1.tdf" "" { Text "D:/Digital Logic/Lab7/part2/db/altsyncram_d3g1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "vga_adapter/vga_adapter.v" "" { Text "D:/Digital Logic/Lab7/part2/vga_adapter/vga_adapter.v" 213 0 0 } } { "sketch.v" "" { Text "D:/Digital Logic/Lab7/part2/sketch.v" 98 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used" 0 0 "" 0 -1}
{ "Warning" "WMIO_MIO_MIF_REINITIALIZED_WARNING" "19200 19200 19200 10 " "Warning (113031): 19200 out of 19200 addresses are reinitialized. The latest initialized data will replace the existing data. There are 19200 warnings found, and 10 warnings are reported." { { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "19040 " "Warning (113030): Memory Initialization File address 19040 is reinitialized" {  } { { "D:/Digital Logic/Lab7/part2/display.mif" "" { Text "D:/Digital Logic/Lab7/part2/display.mif" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "19041 " "Warning (113030): Memory Initialization File address 19041 is reinitialized" {  } { { "D:/Digital Logic/Lab7/part2/display.mif" "" { Text "D:/Digital Logic/Lab7/part2/display.mif" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "19042 " "Warning (113030): Memory Initialization File address 19042 is reinitialized" {  } { { "D:/Digital Logic/Lab7/part2/display.mif" "" { Text "D:/Digital Logic/Lab7/part2/display.mif" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "19043 " "Warning (113030): Memory Initialization File address 19043 is reinitialized" {  } { { "D:/Digital Logic/Lab7/part2/display.mif" "" { Text "D:/Digital Logic/Lab7/part2/display.mif" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "19044 " "Warning (113030): Memory Initialization File address 19044 is reinitialized" {  } { { "D:/Digital Logic/Lab7/part2/display.mif" "" { Text "D:/Digital Logic/Lab7/part2/display.mif" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "19045 " "Warning (113030): Memory Initialization File address 19045 is reinitialized" {  } { { "D:/Digital Logic/Lab7/part2/display.mif" "" { Text "D:/Digital Logic/Lab7/part2/display.mif" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "19046 " "Warning (113030): Memory Initialization File address 19046 is reinitialized" {  } { { "D:/Digital Logic/Lab7/part2/display.mif" "" { Text "D:/Digital Logic/Lab7/part2/display.mif" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "19047 " "Warning (113030): Memory Initialization File address 19047 is reinitialized" {  } { { "D:/Digital Logic/Lab7/part2/display.mif" "" { Text "D:/Digital Logic/Lab7/part2/display.mif" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "19048 " "Warning (113030): Memory Initialization File address 19048 is reinitialized" {  } { { "D:/Digital Logic/Lab7/part2/display.mif" "" { Text "D:/Digital Logic/Lab7/part2/display.mif" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "19049 " "Warning (113030): Memory Initialization File address 19049 is reinitialized" {  } { { "D:/Digital Logic/Lab7/part2/display.mif" "" { Text "D:/Digital Logic/Lab7/part2/display.mif" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1}  } { { "D:/Digital Logic/Lab7/part2/display.mif" "" { Text "D:/Digital Logic/Lab7/part2/display.mif" 1 -1 0 } }  } 0 113031 "%1!u! out of %2!d! addresses are reinitialized. The latest initialized data will replace the existing data. There are %3!u! warnings found, and %4!u! warnings are reported." 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_6oa.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/decode_6oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_6oa " "Info (12023): Found entity 1: decode_6oa" {  } { { "db/decode_6oa.tdf" "" { Text "D:/Digital Logic/Lab7/part2/db/decode_6oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_6oa vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_d3g1:auto_generated\|altsyncram_dtq1:altsyncram1\|decode_6oa:decode3 " "Info (12128): Elaborating entity \"decode_6oa\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_d3g1:auto_generated\|altsyncram_dtq1:altsyncram1\|decode_6oa:decode3\"" {  } { { "db/altsyncram_dtq1.tdf" "decode3" { Text "D:/Digital Logic/Lab7/part2/db/altsyncram_dtq1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_6oa vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_d3g1:auto_generated\|altsyncram_dtq1:altsyncram1\|decode_6oa:decode_a " "Info (12128): Elaborating entity \"decode_6oa\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_d3g1:auto_generated\|altsyncram_dtq1:altsyncram1\|decode_6oa:decode_a\"" {  } { { "db/altsyncram_dtq1.tdf" "decode_a" { Text "D:/Digital Logic/Lab7/part2/db/altsyncram_dtq1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_hib.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/mux_hib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_hib " "Info (12023): Found entity 1: mux_hib" {  } { { "db/mux_hib.tdf" "" { Text "D:/Digital Logic/Lab7/part2/db/mux_hib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_hib vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_d3g1:auto_generated\|altsyncram_dtq1:altsyncram1\|mux_hib:mux5 " "Info (12128): Elaborating entity \"mux_hib\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_d3g1:auto_generated\|altsyncram_dtq1:altsyncram1\|mux_hib:mux5\"" {  } { { "db/altsyncram_dtq1.tdf" "mux5" { Text "D:/Digital Logic/Lab7/part2/db/altsyncram_dtq1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Info (12128): Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_adapter/vga_adapter.v" "mypll" { Text "D:/Digital Logic/Lab7/part2/vga_adapter/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Info (12128): Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "altpll_component" { Text "D:/Digital Logic/Lab7/part2/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Info (12130): Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "" { Text "D:/Digital Logic/Lab7/part2/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Info (12133): Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info (12134): Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info (12134): Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info (12134): Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Info (12134): Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info (12134): Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Info (12134): Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info (12134): Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info (12134): Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Info (12134): Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Info (12134): Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info (12134): Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "vga_adapter/vga_pll.v" "" { Text "D:/Digital Logic/Lab7/part2/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Info (12128): Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_adapter/vga_adapter.v" "controller" { Text "D:/Digital Logic/Lab7/part2/vga_adapter/vga_adapter.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 13 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "398 " "Info: Peak virtual memory: 398 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 04 17:28:36 2013 " "Info: Processing ended: Mon Nov 04 17:28:36 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Info: Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
