<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>AMDGPUISelLowering.h source code [llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::AMDGPUISD::NodeType,llvm::AMDGPUTargetLowering "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AMDGPU</a>/<a href='AMDGPUISelLowering.h.html'>AMDGPUISelLowering.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- AMDGPUISelLowering.h - AMDGPU Lowering Interface --------*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>/// \file</i></td></tr>
<tr><th id="10">10</th><td><i>/// Interface definition of the TargetLowering class that is common</i></td></tr>
<tr><th id="11">11</th><td><i>/// to all AMD GPUs.</i></td></tr>
<tr><th id="12">12</th><td><i>//</i></td></tr>
<tr><th id="13">13</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="14">14</th><td></td></tr>
<tr><th id="15">15</th><td><u>#<span data-ppcond="15">ifndef</span> <span class="macro" data-ref="_M/LLVM_LIB_TARGET_AMDGPU_AMDGPUISELLOWERING_H">LLVM_LIB_TARGET_AMDGPU_AMDGPUISELLOWERING_H</span></u></td></tr>
<tr><th id="16">16</th><td><u>#define <dfn class="macro" id="_M/LLVM_LIB_TARGET_AMDGPU_AMDGPUISELLOWERING_H" data-ref="_M/LLVM_LIB_TARGET_AMDGPU_AMDGPUISELLOWERING_H">LLVM_LIB_TARGET_AMDGPU_AMDGPUISELLOWERING_H</dfn></u></td></tr>
<tr><th id="17">17</th><td></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="AMDGPU.h.html">"AMDGPU.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/CodeGen/CallingConvLower.h.html">"llvm/CodeGen/CallingConvLower.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetLowering.h.html">"llvm/CodeGen/TargetLowering.h"</a></u></td></tr>
<tr><th id="21">21</th><td></td></tr>
<tr><th id="22">22</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="23">23</th><td></td></tr>
<tr><th id="24">24</th><td><b>class</b> <dfn class="type" id="llvm::AMDGPUMachineFunction" title='llvm::AMDGPUMachineFunction' data-ref="llvm::AMDGPUMachineFunction">AMDGPUMachineFunction</dfn>;</td></tr>
<tr><th id="25">25</th><td><b>class</b> <a class="type" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget" id="llvm::AMDGPUSubtarget">AMDGPUSubtarget</a>;</td></tr>
<tr><th id="26">26</th><td><b>struct</b> <a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::ArgDescriptor" title='llvm::ArgDescriptor' data-ref="llvm::ArgDescriptor" id="llvm::ArgDescriptor">ArgDescriptor</a>;</td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td><b>class</b> <dfn class="type def" id="llvm::AMDGPUTargetLowering" title='llvm::AMDGPUTargetLowering' data-ref="llvm::AMDGPUTargetLowering">AMDGPUTargetLowering</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering" title='llvm::TargetLowering' data-ref="llvm::TargetLowering">TargetLowering</a> {</td></tr>
<tr><th id="29">29</th><td><b>private</b>:</td></tr>
<tr><th id="30">30</th><td>  <em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget">AMDGPUSubtarget</a> *<dfn class="decl" id="llvm::AMDGPUTargetLowering::Subtarget" title='llvm::AMDGPUTargetLowering::Subtarget' data-ref="llvm::AMDGPUTargetLowering::Subtarget">Subtarget</dfn>;</td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td>  <i class="doc">/// <span class="command">\returns</span> AMDGPUISD::FFBH_U32 node if the incoming<span class="command"> \p</span> <span class="arg">Op</span> may have been</i></td></tr>
<tr><th id="33">33</th><td><i class="doc">  /// legalized from a smaller type VT. Need to match pre-legalized type because</i></td></tr>
<tr><th id="34">34</th><td><i class="doc">  /// the generic legalization inserts the add/sub between the select and</i></td></tr>
<tr><th id="35">35</th><td><i class="doc">  /// compare.</i></td></tr>
<tr><th id="36">36</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm20AMDGPUTargetLowering11getFFBX_U32ERNS_12SelectionDAGENS_7SDValueERKNS_5SDLocEj" title='llvm::AMDGPUTargetLowering::getFFBX_U32' data-ref="_ZNK4llvm20AMDGPUTargetLowering11getFFBX_U32ERNS_12SelectionDAGENS_7SDValueERKNS_5SDLocEj">getFFBX_U32</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col7 decl" id="37DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="37DAG">DAG</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="38Op" title='Op' data-type='llvm::SDValue' data-ref="38Op">Op</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> &amp;<dfn class="local col9 decl" id="39DL" title='DL' data-type='const llvm::SDLoc &amp;' data-ref="39DL">DL</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="40Opc" title='Opc' data-type='unsigned int' data-ref="40Opc">Opc</dfn>) <em>const</em>;</td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><b>public</b>:</td></tr>
<tr><th id="39">39</th><td>  <em>static</em> <em>unsigned</em> <dfn class="decl" id="_ZN4llvm20AMDGPUTargetLowering15numBitsUnsignedENS_7SDValueERNS_12SelectionDAGE" title='llvm::AMDGPUTargetLowering::numBitsUnsigned' data-ref="_ZN4llvm20AMDGPUTargetLowering15numBitsUnsignedENS_7SDValueERNS_12SelectionDAGE">numBitsUnsigned</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="41Op" title='Op' data-type='llvm::SDValue' data-ref="41Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col2 decl" id="42DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="42DAG">DAG</dfn>);</td></tr>
<tr><th id="40">40</th><td>  <em>static</em> <em>unsigned</em> <dfn class="decl" id="_ZN4llvm20AMDGPUTargetLowering13numBitsSignedENS_7SDValueERNS_12SelectionDAGE" title='llvm::AMDGPUTargetLowering::numBitsSigned' data-ref="_ZN4llvm20AMDGPUTargetLowering13numBitsSignedENS_7SDValueERNS_12SelectionDAGE">numBitsSigned</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="43Op" title='Op' data-type='llvm::SDValue' data-ref="43Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col4 decl" id="44DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="44DAG">DAG</dfn>);</td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td><b>protected</b>:</td></tr>
<tr><th id="43">43</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm20AMDGPUTargetLowering22LowerEXTRACT_SUBVECTORENS_7SDValueERNS_12SelectionDAGE" title='llvm::AMDGPUTargetLowering::LowerEXTRACT_SUBVECTOR' data-ref="_ZNK4llvm20AMDGPUTargetLowering22LowerEXTRACT_SUBVECTORENS_7SDValueERNS_12SelectionDAGE">LowerEXTRACT_SUBVECTOR</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="45Op" title='Op' data-type='llvm::SDValue' data-ref="45Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col6 decl" id="46DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="46DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="44">44</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm20AMDGPUTargetLowering19LowerCONCAT_VECTORSENS_7SDValueERNS_12SelectionDAGE" title='llvm::AMDGPUTargetLowering::LowerCONCAT_VECTORS' data-ref="_ZNK4llvm20AMDGPUTargetLowering19LowerCONCAT_VECTORSENS_7SDValueERNS_12SelectionDAGE">LowerCONCAT_VECTORS</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="47Op" title='Op' data-type='llvm::SDValue' data-ref="47Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col8 decl" id="48DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="48DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="45">45</th><td>  <i class="doc">/// Split a vector store into multiple scalar stores.</i></td></tr>
<tr><th id="46">46</th><td><i class="doc">  /// <span class="command">\returns</span> The resulting chain.</i></td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm20AMDGPUTargetLowering9LowerFREMENS_7SDValueERNS_12SelectionDAGE" title='llvm::AMDGPUTargetLowering::LowerFREM' data-ref="_ZNK4llvm20AMDGPUTargetLowering9LowerFREMENS_7SDValueERNS_12SelectionDAGE">LowerFREM</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="49Op" title='Op' data-type='llvm::SDValue' data-ref="49Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col0 decl" id="50DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="50DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="49">49</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm20AMDGPUTargetLowering10LowerFCEILENS_7SDValueERNS_12SelectionDAGE" title='llvm::AMDGPUTargetLowering::LowerFCEIL' data-ref="_ZNK4llvm20AMDGPUTargetLowering10LowerFCEILENS_7SDValueERNS_12SelectionDAGE">LowerFCEIL</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="51Op" title='Op' data-type='llvm::SDValue' data-ref="51Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col2 decl" id="52DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="52DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="50">50</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm20AMDGPUTargetLowering11LowerFTRUNCENS_7SDValueERNS_12SelectionDAGE" title='llvm::AMDGPUTargetLowering::LowerFTRUNC' data-ref="_ZNK4llvm20AMDGPUTargetLowering11LowerFTRUNCENS_7SDValueERNS_12SelectionDAGE">LowerFTRUNC</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="53Op" title='Op' data-type='llvm::SDValue' data-ref="53Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col4 decl" id="54DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="54DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="51">51</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm20AMDGPUTargetLowering10LowerFRINTENS_7SDValueERNS_12SelectionDAGE" title='llvm::AMDGPUTargetLowering::LowerFRINT' data-ref="_ZNK4llvm20AMDGPUTargetLowering10LowerFRINTENS_7SDValueERNS_12SelectionDAGE">LowerFRINT</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="55Op" title='Op' data-type='llvm::SDValue' data-ref="55Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col6 decl" id="56DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="56DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="52">52</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm20AMDGPUTargetLowering15LowerFNEARBYINTENS_7SDValueERNS_12SelectionDAGE" title='llvm::AMDGPUTargetLowering::LowerFNEARBYINT' data-ref="_ZNK4llvm20AMDGPUTargetLowering15LowerFNEARBYINTENS_7SDValueERNS_12SelectionDAGE">LowerFNEARBYINT</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="57Op" title='Op' data-type='llvm::SDValue' data-ref="57Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col8 decl" id="58DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="58DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm20AMDGPUTargetLowering16LowerFROUND32_16ENS_7SDValueERNS_12SelectionDAGE" title='llvm::AMDGPUTargetLowering::LowerFROUND32_16' data-ref="_ZNK4llvm20AMDGPUTargetLowering16LowerFROUND32_16ENS_7SDValueERNS_12SelectionDAGE">LowerFROUND32_16</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="59Op" title='Op' data-type='llvm::SDValue' data-ref="59Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col0 decl" id="60DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="60DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="55">55</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm20AMDGPUTargetLowering13LowerFROUND64ENS_7SDValueERNS_12SelectionDAGE" title='llvm::AMDGPUTargetLowering::LowerFROUND64' data-ref="_ZNK4llvm20AMDGPUTargetLowering13LowerFROUND64ENS_7SDValueERNS_12SelectionDAGE">LowerFROUND64</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="61Op" title='Op' data-type='llvm::SDValue' data-ref="61Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col2 decl" id="62DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="62DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="56">56</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm20AMDGPUTargetLowering11LowerFROUNDENS_7SDValueERNS_12SelectionDAGE" title='llvm::AMDGPUTargetLowering::LowerFROUND' data-ref="_ZNK4llvm20AMDGPUTargetLowering11LowerFROUNDENS_7SDValueERNS_12SelectionDAGE">LowerFROUND</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="63Op" title='Op' data-type='llvm::SDValue' data-ref="63Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col4 decl" id="64DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="64DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="57">57</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm20AMDGPUTargetLowering11LowerFFLOORENS_7SDValueERNS_12SelectionDAGE" title='llvm::AMDGPUTargetLowering::LowerFFLOOR' data-ref="_ZNK4llvm20AMDGPUTargetLowering11LowerFFLOORENS_7SDValueERNS_12SelectionDAGE">LowerFFLOOR</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="65Op" title='Op' data-type='llvm::SDValue' data-ref="65Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col6 decl" id="66DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="66DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="58">58</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm20AMDGPUTargetLowering9LowerFLOGENS_7SDValueERNS_12SelectionDAGEd" title='llvm::AMDGPUTargetLowering::LowerFLOG' data-ref="_ZNK4llvm20AMDGPUTargetLowering9LowerFLOGENS_7SDValueERNS_12SelectionDAGEd">LowerFLOG</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="67Op" title='Op' data-type='llvm::SDValue' data-ref="67Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col8 decl" id="68DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="68DAG">DAG</dfn>,</td></tr>
<tr><th id="59">59</th><td>                    <em>double</em> <dfn class="local col9 decl" id="69Log2BaseInverted" title='Log2BaseInverted' data-type='double' data-ref="69Log2BaseInverted">Log2BaseInverted</dfn>) <em>const</em>;</td></tr>
<tr><th id="60">60</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm20AMDGPUTargetLowering9lowerFEXPENS_7SDValueERNS_12SelectionDAGE" title='llvm::AMDGPUTargetLowering::lowerFEXP' data-ref="_ZNK4llvm20AMDGPUTargetLowering9lowerFEXPENS_7SDValueERNS_12SelectionDAGE">lowerFEXP</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="70Op" title='Op' data-type='llvm::SDValue' data-ref="70Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col1 decl" id="71DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="71DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm20AMDGPUTargetLowering14LowerCTLZ_CTTZENS_7SDValueERNS_12SelectionDAGE" title='llvm::AMDGPUTargetLowering::LowerCTLZ_CTTZ' data-ref="_ZNK4llvm20AMDGPUTargetLowering14LowerCTLZ_CTTZENS_7SDValueERNS_12SelectionDAGE">LowerCTLZ_CTTZ</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="72Op" title='Op' data-type='llvm::SDValue' data-ref="72Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col3 decl" id="73DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="73DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm20AMDGPUTargetLowering16LowerINT_TO_FP32ENS_7SDValueERNS_12SelectionDAGEb" title='llvm::AMDGPUTargetLowering::LowerINT_TO_FP32' data-ref="_ZNK4llvm20AMDGPUTargetLowering16LowerINT_TO_FP32ENS_7SDValueERNS_12SelectionDAGEb">LowerINT_TO_FP32</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="74Op" title='Op' data-type='llvm::SDValue' data-ref="74Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col5 decl" id="75DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="75DAG">DAG</dfn>, <em>bool</em> <dfn class="local col6 decl" id="76Signed" title='Signed' data-type='bool' data-ref="76Signed">Signed</dfn>) <em>const</em>;</td></tr>
<tr><th id="65">65</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm20AMDGPUTargetLowering16LowerINT_TO_FP64ENS_7SDValueERNS_12SelectionDAGEb" title='llvm::AMDGPUTargetLowering::LowerINT_TO_FP64' data-ref="_ZNK4llvm20AMDGPUTargetLowering16LowerINT_TO_FP64ENS_7SDValueERNS_12SelectionDAGEb">LowerINT_TO_FP64</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="77Op" title='Op' data-type='llvm::SDValue' data-ref="77Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col8 decl" id="78DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="78DAG">DAG</dfn>, <em>bool</em> <dfn class="local col9 decl" id="79Signed" title='Signed' data-type='bool' data-ref="79Signed">Signed</dfn>) <em>const</em>;</td></tr>
<tr><th id="66">66</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm20AMDGPUTargetLowering15LowerUINT_TO_FPENS_7SDValueERNS_12SelectionDAGE" title='llvm::AMDGPUTargetLowering::LowerUINT_TO_FP' data-ref="_ZNK4llvm20AMDGPUTargetLowering15LowerUINT_TO_FPENS_7SDValueERNS_12SelectionDAGE">LowerUINT_TO_FP</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="80Op" title='Op' data-type='llvm::SDValue' data-ref="80Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col1 decl" id="81DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="81DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="67">67</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm20AMDGPUTargetLowering15LowerSINT_TO_FPENS_7SDValueERNS_12SelectionDAGE" title='llvm::AMDGPUTargetLowering::LowerSINT_TO_FP' data-ref="_ZNK4llvm20AMDGPUTargetLowering15LowerSINT_TO_FPENS_7SDValueERNS_12SelectionDAGE">LowerSINT_TO_FP</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="82Op" title='Op' data-type='llvm::SDValue' data-ref="82Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col3 decl" id="83DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="83DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm20AMDGPUTargetLowering16LowerFP64_TO_INTENS_7SDValueERNS_12SelectionDAGEb" title='llvm::AMDGPUTargetLowering::LowerFP64_TO_INT' data-ref="_ZNK4llvm20AMDGPUTargetLowering16LowerFP64_TO_INTENS_7SDValueERNS_12SelectionDAGEb">LowerFP64_TO_INT</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="84Op" title='Op' data-type='llvm::SDValue' data-ref="84Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col5 decl" id="85DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="85DAG">DAG</dfn>, <em>bool</em> <dfn class="local col6 decl" id="86Signed" title='Signed' data-type='bool' data-ref="86Signed">Signed</dfn>) <em>const</em>;</td></tr>
<tr><th id="70">70</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm20AMDGPUTargetLowering15LowerFP_TO_FP16ENS_7SDValueERNS_12SelectionDAGE" title='llvm::AMDGPUTargetLowering::LowerFP_TO_FP16' data-ref="_ZNK4llvm20AMDGPUTargetLowering15LowerFP_TO_FP16ENS_7SDValueERNS_12SelectionDAGE">LowerFP_TO_FP16</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="87Op" title='Op' data-type='llvm::SDValue' data-ref="87Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col8 decl" id="88DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="88DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="71">71</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm20AMDGPUTargetLowering15LowerFP_TO_UINTENS_7SDValueERNS_12SelectionDAGE" title='llvm::AMDGPUTargetLowering::LowerFP_TO_UINT' data-ref="_ZNK4llvm20AMDGPUTargetLowering15LowerFP_TO_UINTENS_7SDValueERNS_12SelectionDAGE">LowerFP_TO_UINT</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="89Op" title='Op' data-type='llvm::SDValue' data-ref="89Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col0 decl" id="90DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="90DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="72">72</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm20AMDGPUTargetLowering15LowerFP_TO_SINTENS_7SDValueERNS_12SelectionDAGE" title='llvm::AMDGPUTargetLowering::LowerFP_TO_SINT' data-ref="_ZNK4llvm20AMDGPUTargetLowering15LowerFP_TO_SINTENS_7SDValueERNS_12SelectionDAGE">LowerFP_TO_SINT</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="91Op" title='Op' data-type='llvm::SDValue' data-ref="91Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col2 decl" id="92DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="92DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="73">73</th><td></td></tr>
<tr><th id="74">74</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm20AMDGPUTargetLowering22LowerSIGN_EXTEND_INREGENS_7SDValueERNS_12SelectionDAGE" title='llvm::AMDGPUTargetLowering::LowerSIGN_EXTEND_INREG' data-ref="_ZNK4llvm20AMDGPUTargetLowering22LowerSIGN_EXTEND_INREGENS_7SDValueERNS_12SelectionDAGE">LowerSIGN_EXTEND_INREG</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="93Op" title='Op' data-type='llvm::SDValue' data-ref="93Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col4 decl" id="94DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="94DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td><b>protected</b>:</td></tr>
<tr><th id="77">77</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm20AMDGPUTargetLowering23shouldCombineMemoryTypeENS_3EVTE" title='llvm::AMDGPUTargetLowering::shouldCombineMemoryType' data-ref="_ZNK4llvm20AMDGPUTargetLowering23shouldCombineMemoryTypeENS_3EVTE">shouldCombineMemoryType</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col5 decl" id="95VT" title='VT' data-type='llvm::EVT' data-ref="95VT">VT</dfn>) <em>const</em>;</td></tr>
<tr><th id="78">78</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm20AMDGPUTargetLowering18performLoadCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::AMDGPUTargetLowering::performLoadCombine' data-ref="_ZNK4llvm20AMDGPUTargetLowering18performLoadCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">performLoadCombine</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col6 decl" id="96N" title='N' data-type='llvm::SDNode *' data-ref="96N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col7 decl" id="97DCI" title='DCI' data-type='llvm::TargetLowering::DAGCombinerInfo &amp;' data-ref="97DCI">DCI</dfn>) <em>const</em>;</td></tr>
<tr><th id="79">79</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm20AMDGPUTargetLowering19performStoreCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::AMDGPUTargetLowering::performStoreCombine' data-ref="_ZNK4llvm20AMDGPUTargetLowering19performStoreCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">performStoreCombine</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col8 decl" id="98N" title='N' data-type='llvm::SDNode *' data-ref="98N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col9 decl" id="99DCI" title='DCI' data-type='llvm::TargetLowering::DAGCombinerInfo &amp;' data-ref="99DCI">DCI</dfn>) <em>const</em>;</td></tr>
<tr><th id="80">80</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm20AMDGPUTargetLowering25performAssertSZExtCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::AMDGPUTargetLowering::performAssertSZExtCombine' data-ref="_ZNK4llvm20AMDGPUTargetLowering25performAssertSZExtCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">performAssertSZExtCombine</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col0 decl" id="100N" title='N' data-type='llvm::SDNode *' data-ref="100N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col1 decl" id="101DCI" title='DCI' data-type='llvm::TargetLowering::DAGCombinerInfo &amp;' data-ref="101DCI">DCI</dfn>) <em>const</em>;</td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm20AMDGPUTargetLowering28splitBinaryBitConstantOpImplERNS_14TargetLowering15DAGCombinerInfoERKNS_5SDLocEjNS_7SDValueEjj" title='llvm::AMDGPUTargetLowering::splitBinaryBitConstantOpImpl' data-ref="_ZNK4llvm20AMDGPUTargetLowering28splitBinaryBitConstantOpImplERNS_14TargetLowering15DAGCombinerInfoERKNS_5SDLocEjNS_7SDValueEjj">splitBinaryBitConstantOpImpl</dfn>(<a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col2 decl" id="102DCI" title='DCI' data-type='llvm::TargetLowering::DAGCombinerInfo &amp;' data-ref="102DCI">DCI</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> &amp;<dfn class="local col3 decl" id="103SL" title='SL' data-type='const llvm::SDLoc &amp;' data-ref="103SL">SL</dfn>,</td></tr>
<tr><th id="83">83</th><td>                                       <em>unsigned</em> <dfn class="local col4 decl" id="104Opc" title='Opc' data-type='unsigned int' data-ref="104Opc">Opc</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="105LHS" title='LHS' data-type='llvm::SDValue' data-ref="105LHS">LHS</dfn>,</td></tr>
<tr><th id="84">84</th><td>                                       <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col6 decl" id="106ValLo" title='ValLo' data-type='uint32_t' data-ref="106ValLo">ValLo</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col7 decl" id="107ValHi" title='ValHi' data-type='uint32_t' data-ref="107ValHi">ValHi</dfn>) <em>const</em>;</td></tr>
<tr><th id="85">85</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm20AMDGPUTargetLowering17performShlCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::AMDGPUTargetLowering::performShlCombine' data-ref="_ZNK4llvm20AMDGPUTargetLowering17performShlCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">performShlCombine</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col8 decl" id="108N" title='N' data-type='llvm::SDNode *' data-ref="108N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col9 decl" id="109DCI" title='DCI' data-type='llvm::TargetLowering::DAGCombinerInfo &amp;' data-ref="109DCI">DCI</dfn>) <em>const</em>;</td></tr>
<tr><th id="86">86</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm20AMDGPUTargetLowering17performSraCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::AMDGPUTargetLowering::performSraCombine' data-ref="_ZNK4llvm20AMDGPUTargetLowering17performSraCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">performSraCombine</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col0 decl" id="110N" title='N' data-type='llvm::SDNode *' data-ref="110N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col1 decl" id="111DCI" title='DCI' data-type='llvm::TargetLowering::DAGCombinerInfo &amp;' data-ref="111DCI">DCI</dfn>) <em>const</em>;</td></tr>
<tr><th id="87">87</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm20AMDGPUTargetLowering17performSrlCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::AMDGPUTargetLowering::performSrlCombine' data-ref="_ZNK4llvm20AMDGPUTargetLowering17performSrlCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">performSrlCombine</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col2 decl" id="112N" title='N' data-type='llvm::SDNode *' data-ref="112N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col3 decl" id="113DCI" title='DCI' data-type='llvm::TargetLowering::DAGCombinerInfo &amp;' data-ref="113DCI">DCI</dfn>) <em>const</em>;</td></tr>
<tr><th id="88">88</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm20AMDGPUTargetLowering22performTruncateCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::AMDGPUTargetLowering::performTruncateCombine' data-ref="_ZNK4llvm20AMDGPUTargetLowering22performTruncateCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">performTruncateCombine</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col4 decl" id="114N" title='N' data-type='llvm::SDNode *' data-ref="114N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col5 decl" id="115DCI" title='DCI' data-type='llvm::TargetLowering::DAGCombinerInfo &amp;' data-ref="115DCI">DCI</dfn>) <em>const</em>;</td></tr>
<tr><th id="89">89</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm20AMDGPUTargetLowering17performMulCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::AMDGPUTargetLowering::performMulCombine' data-ref="_ZNK4llvm20AMDGPUTargetLowering17performMulCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">performMulCombine</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col6 decl" id="116N" title='N' data-type='llvm::SDNode *' data-ref="116N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col7 decl" id="117DCI" title='DCI' data-type='llvm::TargetLowering::DAGCombinerInfo &amp;' data-ref="117DCI">DCI</dfn>) <em>const</em>;</td></tr>
<tr><th id="90">90</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm20AMDGPUTargetLowering19performMulhsCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::AMDGPUTargetLowering::performMulhsCombine' data-ref="_ZNK4llvm20AMDGPUTargetLowering19performMulhsCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">performMulhsCombine</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col8 decl" id="118N" title='N' data-type='llvm::SDNode *' data-ref="118N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col9 decl" id="119DCI" title='DCI' data-type='llvm::TargetLowering::DAGCombinerInfo &amp;' data-ref="119DCI">DCI</dfn>) <em>const</em>;</td></tr>
<tr><th id="91">91</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm20AMDGPUTargetLowering19performMulhuCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::AMDGPUTargetLowering::performMulhuCombine' data-ref="_ZNK4llvm20AMDGPUTargetLowering19performMulhuCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">performMulhuCombine</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col0 decl" id="120N" title='N' data-type='llvm::SDNode *' data-ref="120N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col1 decl" id="121DCI" title='DCI' data-type='llvm::TargetLowering::DAGCombinerInfo &amp;' data-ref="121DCI">DCI</dfn>) <em>const</em>;</td></tr>
<tr><th id="92">92</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm20AMDGPUTargetLowering23performMulLoHi24CombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::AMDGPUTargetLowering::performMulLoHi24Combine' data-ref="_ZNK4llvm20AMDGPUTargetLowering23performMulLoHi24CombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">performMulLoHi24Combine</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col2 decl" id="122N" title='N' data-type='llvm::SDNode *' data-ref="122N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col3 decl" id="123DCI" title='DCI' data-type='llvm::TargetLowering::DAGCombinerInfo &amp;' data-ref="123DCI">DCI</dfn>) <em>const</em>;</td></tr>
<tr><th id="93">93</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm20AMDGPUTargetLowering23performCtlz_CttzCombineERKNS_5SDLocENS_7SDValueES4_S4_RNS_14TargetLowering15DAGCombinerInfoE" title='llvm::AMDGPUTargetLowering::performCtlz_CttzCombine' data-ref="_ZNK4llvm20AMDGPUTargetLowering23performCtlz_CttzCombineERKNS_5SDLocENS_7SDValueES4_S4_RNS_14TargetLowering15DAGCombinerInfoE">performCtlz_CttzCombine</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> &amp;<dfn class="local col4 decl" id="124SL" title='SL' data-type='const llvm::SDLoc &amp;' data-ref="124SL">SL</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="125Cond" title='Cond' data-type='llvm::SDValue' data-ref="125Cond">Cond</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="126LHS" title='LHS' data-type='llvm::SDValue' data-ref="126LHS">LHS</dfn>,</td></tr>
<tr><th id="94">94</th><td>                             <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="127RHS" title='RHS' data-type='llvm::SDValue' data-ref="127RHS">RHS</dfn>, <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col8 decl" id="128DCI" title='DCI' data-type='llvm::TargetLowering::DAGCombinerInfo &amp;' data-ref="128DCI">DCI</dfn>) <em>const</em>;</td></tr>
<tr><th id="95">95</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm20AMDGPUTargetLowering20performSelectCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::AMDGPUTargetLowering::performSelectCombine' data-ref="_ZNK4llvm20AMDGPUTargetLowering20performSelectCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">performSelectCombine</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col9 decl" id="129N" title='N' data-type='llvm::SDNode *' data-ref="129N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col0 decl" id="130DCI" title='DCI' data-type='llvm::TargetLowering::DAGCombinerInfo &amp;' data-ref="130DCI">DCI</dfn>) <em>const</em>;</td></tr>
<tr><th id="96">96</th><td></td></tr>
<tr><th id="97">97</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm20AMDGPUTargetLowering26isConstantCostlierToNegateENS_7SDValueE" title='llvm::AMDGPUTargetLowering::isConstantCostlierToNegate' data-ref="_ZNK4llvm20AMDGPUTargetLowering26isConstantCostlierToNegateENS_7SDValueE">isConstantCostlierToNegate</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="131N" title='N' data-type='llvm::SDValue' data-ref="131N">N</dfn>) <em>const</em>;</td></tr>
<tr><th id="98">98</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm20AMDGPUTargetLowering18performFNegCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::AMDGPUTargetLowering::performFNegCombine' data-ref="_ZNK4llvm20AMDGPUTargetLowering18performFNegCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">performFNegCombine</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col2 decl" id="132N" title='N' data-type='llvm::SDNode *' data-ref="132N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col3 decl" id="133DCI" title='DCI' data-type='llvm::TargetLowering::DAGCombinerInfo &amp;' data-ref="133DCI">DCI</dfn>) <em>const</em>;</td></tr>
<tr><th id="99">99</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm20AMDGPUTargetLowering18performFAbsCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::AMDGPUTargetLowering::performFAbsCombine' data-ref="_ZNK4llvm20AMDGPUTargetLowering18performFAbsCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">performFAbsCombine</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col4 decl" id="134N" title='N' data-type='llvm::SDNode *' data-ref="134N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col5 decl" id="135DCI" title='DCI' data-type='llvm::TargetLowering::DAGCombinerInfo &amp;' data-ref="135DCI">DCI</dfn>) <em>const</em>;</td></tr>
<tr><th id="100">100</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm20AMDGPUTargetLowering17performRcpCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::AMDGPUTargetLowering::performRcpCombine' data-ref="_ZNK4llvm20AMDGPUTargetLowering17performRcpCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">performRcpCombine</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col6 decl" id="136N" title='N' data-type='llvm::SDNode *' data-ref="136N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col7 decl" id="137DCI" title='DCI' data-type='llvm::TargetLowering::DAGCombinerInfo &amp;' data-ref="137DCI">DCI</dfn>) <em>const</em>;</td></tr>
<tr><th id="101">101</th><td></td></tr>
<tr><th id="102">102</th><td>  <em>static</em> <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="decl" id="_ZN4llvm20AMDGPUTargetLowering20getEquivalentMemTypeERNS_11LLVMContextENS_3EVTE" title='llvm::AMDGPUTargetLowering::getEquivalentMemType' data-ref="_ZN4llvm20AMDGPUTargetLowering20getEquivalentMemTypeERNS_11LLVMContextENS_3EVTE">getEquivalentMemType</dfn>(<a class="type" href="../../../include/llvm/IR/LLVMContext.h.html#llvm::LLVMContext" title='llvm::LLVMContext' data-ref="llvm::LLVMContext">LLVMContext</a> &amp;<dfn class="local col8 decl" id="138Context" title='Context' data-type='llvm::LLVMContext &amp;' data-ref="138Context">Context</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col9 decl" id="139VT" title='VT' data-type='llvm::EVT' data-ref="139VT">VT</dfn>);</td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td>  <b>virtual</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="virtual decl" id="_ZNK4llvm20AMDGPUTargetLowering18LowerGlobalAddressEPNS_21AMDGPUMachineFunctionENS_7SDValueERNS_12SelectionDAGE" title='llvm::AMDGPUTargetLowering::LowerGlobalAddress' data-ref="_ZNK4llvm20AMDGPUTargetLowering18LowerGlobalAddressEPNS_21AMDGPUMachineFunctionENS_7SDValueERNS_12SelectionDAGE">LowerGlobalAddress</dfn>(<a class="type" href="#llvm::AMDGPUMachineFunction" title='llvm::AMDGPUMachineFunction' data-ref="llvm::AMDGPUMachineFunction">AMDGPUMachineFunction</a> *<dfn class="local col0 decl" id="140MFI" title='MFI' data-type='llvm::AMDGPUMachineFunction *' data-ref="140MFI">MFI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="141Op" title='Op' data-type='llvm::SDValue' data-ref="141Op">Op</dfn>,</td></tr>
<tr><th id="105">105</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col2 decl" id="142DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="142DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="106">106</th><td></td></tr>
<tr><th id="107">107</th><td>  <i class="doc">/// Return 64-bit value Op as two 32-bit integers.</i></td></tr>
<tr><th id="108">108</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>&gt; <dfn class="decl" id="_ZNK4llvm20AMDGPUTargetLowering15split64BitValueENS_7SDValueERNS_12SelectionDAGE" title='llvm::AMDGPUTargetLowering::split64BitValue' data-ref="_ZNK4llvm20AMDGPUTargetLowering15split64BitValueENS_7SDValueERNS_12SelectionDAGE">split64BitValue</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="143Op" title='Op' data-type='llvm::SDValue' data-ref="143Op">Op</dfn>,</td></tr>
<tr><th id="109">109</th><td>                                              <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col4 decl" id="144DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="144DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="110">110</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm20AMDGPUTargetLowering11getLoHalf64ENS_7SDValueERNS_12SelectionDAGE" title='llvm::AMDGPUTargetLowering::getLoHalf64' data-ref="_ZNK4llvm20AMDGPUTargetLowering11getLoHalf64ENS_7SDValueERNS_12SelectionDAGE">getLoHalf64</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="145Op" title='Op' data-type='llvm::SDValue' data-ref="145Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col6 decl" id="146DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="146DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="111">111</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm20AMDGPUTargetLowering11getHiHalf64ENS_7SDValueERNS_12SelectionDAGE" title='llvm::AMDGPUTargetLowering::getHiHalf64' data-ref="_ZNK4llvm20AMDGPUTargetLowering11getHiHalf64ENS_7SDValueERNS_12SelectionDAGE">getHiHalf64</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="147Op" title='Op' data-type='llvm::SDValue' data-ref="147Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col8 decl" id="148DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="148DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td>  <i class="doc">/// Split a vector type into two parts. The first part is a power of two</i></td></tr>
<tr><th id="114">114</th><td><i class="doc">  /// vector. The second part is whatever is left over, and is a scalar if it</i></td></tr>
<tr><th id="115">115</th><td><i class="doc">  /// would otherwise be a 1-vector.</i></td></tr>
<tr><th id="116">116</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a>&gt; <dfn class="decl" id="_ZNK4llvm20AMDGPUTargetLowering15getSplitDestVTsERKNS_3EVTERNS_12SelectionDAGE" title='llvm::AMDGPUTargetLowering::getSplitDestVTs' data-ref="_ZNK4llvm20AMDGPUTargetLowering15getSplitDestVTsERKNS_3EVTERNS_12SelectionDAGE">getSplitDestVTs</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> &amp;<dfn class="local col9 decl" id="149VT" title='VT' data-type='const llvm::EVT &amp;' data-ref="149VT">VT</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col0 decl" id="150DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="150DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="117">117</th><td></td></tr>
<tr><th id="118">118</th><td>  <i class="doc">/// Split a vector value into two parts of types LoVT and HiVT. HiVT could be</i></td></tr>
<tr><th id="119">119</th><td><i class="doc">  /// scalar.</i></td></tr>
<tr><th id="120">120</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>&gt; <dfn class="decl" id="_ZNK4llvm20AMDGPUTargetLowering11splitVectorERKNS_7SDValueERKNS_5SDLocERKNS_3EVTES9_RNS_12SelectionDAGE" title='llvm::AMDGPUTargetLowering::splitVector' data-ref="_ZNK4llvm20AMDGPUTargetLowering11splitVectorERKNS_7SDValueERKNS_5SDLocERKNS_3EVTES9_RNS_12SelectionDAGE">splitVector</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col1 decl" id="151N" title='N' data-type='const llvm::SDValue &amp;' data-ref="151N">N</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> &amp;<dfn class="local col2 decl" id="152DL" title='DL' data-type='const llvm::SDLoc &amp;' data-ref="152DL">DL</dfn>,</td></tr>
<tr><th id="121">121</th><td>                                          <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> &amp;<dfn class="local col3 decl" id="153LoVT" title='LoVT' data-type='const llvm::EVT &amp;' data-ref="153LoVT">LoVT</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> &amp;<dfn class="local col4 decl" id="154HighVT" title='HighVT' data-type='const llvm::EVT &amp;' data-ref="154HighVT">HighVT</dfn>,</td></tr>
<tr><th id="122">122</th><td>                                          <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col5 decl" id="155DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="155DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="123">123</th><td></td></tr>
<tr><th id="124">124</th><td>  <i class="doc">/// Split a vector load into 2 loads of half the vector.</i></td></tr>
<tr><th id="125">125</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm20AMDGPUTargetLowering15SplitVectorLoadENS_7SDValueERNS_12SelectionDAGE" title='llvm::AMDGPUTargetLowering::SplitVectorLoad' data-ref="_ZNK4llvm20AMDGPUTargetLowering15SplitVectorLoadENS_7SDValueERNS_12SelectionDAGE">SplitVectorLoad</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="156Op" title='Op' data-type='llvm::SDValue' data-ref="156Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col7 decl" id="157DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="157DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="126">126</th><td></td></tr>
<tr><th id="127">127</th><td>  <i class="doc">/// Widen a vector load from vec3 to vec4.</i></td></tr>
<tr><th id="128">128</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm20AMDGPUTargetLowering15WidenVectorLoadENS_7SDValueERNS_12SelectionDAGE" title='llvm::AMDGPUTargetLowering::WidenVectorLoad' data-ref="_ZNK4llvm20AMDGPUTargetLowering15WidenVectorLoadENS_7SDValueERNS_12SelectionDAGE">WidenVectorLoad</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="158Op" title='Op' data-type='llvm::SDValue' data-ref="158Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col9 decl" id="159DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="159DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="129">129</th><td></td></tr>
<tr><th id="130">130</th><td>  <i class="doc">/// Split a vector store into 2 stores of half the vector.</i></td></tr>
<tr><th id="131">131</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm20AMDGPUTargetLowering16SplitVectorStoreENS_7SDValueERNS_12SelectionDAGE" title='llvm::AMDGPUTargetLowering::SplitVectorStore' data-ref="_ZNK4llvm20AMDGPUTargetLowering16SplitVectorStoreENS_7SDValueERNS_12SelectionDAGE">SplitVectorStore</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="160Op" title='Op' data-type='llvm::SDValue' data-ref="160Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col1 decl" id="161DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="161DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="132">132</th><td></td></tr>
<tr><th id="133">133</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm20AMDGPUTargetLowering10LowerSTOREENS_7SDValueERNS_12SelectionDAGE" title='llvm::AMDGPUTargetLowering::LowerSTORE' data-ref="_ZNK4llvm20AMDGPUTargetLowering10LowerSTOREENS_7SDValueERNS_12SelectionDAGE">LowerSTORE</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="162Op" title='Op' data-type='llvm::SDValue' data-ref="162Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col3 decl" id="163DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="163DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="134">134</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm20AMDGPUTargetLowering12LowerSDIVREMENS_7SDValueERNS_12SelectionDAGE" title='llvm::AMDGPUTargetLowering::LowerSDIVREM' data-ref="_ZNK4llvm20AMDGPUTargetLowering12LowerSDIVREMENS_7SDValueERNS_12SelectionDAGE">LowerSDIVREM</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="164Op" title='Op' data-type='llvm::SDValue' data-ref="164Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col5 decl" id="165DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="165DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="135">135</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm20AMDGPUTargetLowering12LowerUDIVREMENS_7SDValueERNS_12SelectionDAGE" title='llvm::AMDGPUTargetLowering::LowerUDIVREM' data-ref="_ZNK4llvm20AMDGPUTargetLowering12LowerUDIVREMENS_7SDValueERNS_12SelectionDAGE">LowerUDIVREM</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="166Op" title='Op' data-type='llvm::SDValue' data-ref="166Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col7 decl" id="167DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="167DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="136">136</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm20AMDGPUTargetLowering13LowerDIVREM24ENS_7SDValueERNS_12SelectionDAGEb" title='llvm::AMDGPUTargetLowering::LowerDIVREM24' data-ref="_ZNK4llvm20AMDGPUTargetLowering13LowerDIVREM24ENS_7SDValueERNS_12SelectionDAGEb">LowerDIVREM24</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="168Op" title='Op' data-type='llvm::SDValue' data-ref="168Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col9 decl" id="169DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="169DAG">DAG</dfn>, <em>bool</em> <dfn class="local col0 decl" id="170sign" title='sign' data-type='bool' data-ref="170sign">sign</dfn>) <em>const</em>;</td></tr>
<tr><th id="137">137</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm20AMDGPUTargetLowering14LowerUDIVREM64ENS_7SDValueERNS_12SelectionDAGERNS_15SmallVectorImplIS1_EE" title='llvm::AMDGPUTargetLowering::LowerUDIVREM64' data-ref="_ZNK4llvm20AMDGPUTargetLowering14LowerUDIVREM64ENS_7SDValueERNS_12SelectionDAGERNS_15SmallVectorImplIS1_EE">LowerUDIVREM64</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="171Op" title='Op' data-type='llvm::SDValue' data-ref="171Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col2 decl" id="172DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="172DAG">DAG</dfn>,</td></tr>
<tr><th id="138">138</th><td>                                    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>&gt; &amp;<dfn class="local col3 decl" id="173Results" title='Results' data-type='SmallVectorImpl&lt;llvm::SDValue&gt; &amp;' data-ref="173Results">Results</dfn>) <em>const</em>;</td></tr>
<tr><th id="139">139</th><td></td></tr>
<tr><th id="140">140</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm20AMDGPUTargetLowering29analyzeFormalArgumentsComputeERNS_7CCStateERKNS_15SmallVectorImplINS_3ISD8InputArgEEE" title='llvm::AMDGPUTargetLowering::analyzeFormalArgumentsCompute' data-ref="_ZNK4llvm20AMDGPUTargetLowering29analyzeFormalArgumentsComputeERNS_7CCStateERKNS_15SmallVectorImplINS_3ISD8InputArgEEE">analyzeFormalArgumentsCompute</dfn>(</td></tr>
<tr><th id="141">141</th><td>    <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCState" title='llvm::CCState' data-ref="llvm::CCState">CCState</a> &amp;<dfn class="local col4 decl" id="174State" title='State' data-type='llvm::CCState &amp;' data-ref="174State">State</dfn>,</td></tr>
<tr><th id="142">142</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::InputArg" title='llvm::ISD::InputArg' data-ref="llvm::ISD::InputArg">InputArg</a>&gt; &amp;<dfn class="local col5 decl" id="175Ins" title='Ins' data-type='const SmallVectorImpl&lt;ISD::InputArg&gt; &amp;' data-ref="175Ins">Ins</dfn>) <em>const</em>;</td></tr>
<tr><th id="143">143</th><td></td></tr>
<tr><th id="144">144</th><td><b>public</b>:</td></tr>
<tr><th id="145">145</th><td>  <dfn class="decl" id="_ZN4llvm20AMDGPUTargetLoweringC1ERKNS_13TargetMachineERKNS_15AMDGPUSubtargetE" title='llvm::AMDGPUTargetLowering::AMDGPUTargetLowering' data-ref="_ZN4llvm20AMDGPUTargetLoweringC1ERKNS_13TargetMachineERKNS_15AMDGPUSubtargetE">AMDGPUTargetLowering</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/Target/TargetMachine.h.html#llvm::TargetMachine" title='llvm::TargetMachine' data-ref="llvm::TargetMachine">TargetMachine</a> &amp;<dfn class="local col6 decl" id="176TM" title='TM' data-type='const llvm::TargetMachine &amp;' data-ref="176TM">TM</dfn>, <em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget">AMDGPUSubtarget</a> &amp;<dfn class="local col7 decl" id="177STI" title='STI' data-type='const llvm::AMDGPUSubtarget &amp;' data-ref="177STI">STI</dfn>);</td></tr>
<tr><th id="146">146</th><td></td></tr>
<tr><th id="147">147</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm20AMDGPUTargetLowering19mayIgnoreSignedZeroENS_7SDValueE" title='llvm::AMDGPUTargetLowering::mayIgnoreSignedZero' data-ref="_ZNK4llvm20AMDGPUTargetLowering19mayIgnoreSignedZeroENS_7SDValueE">mayIgnoreSignedZero</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="178Op" title='Op' data-type='llvm::SDValue' data-ref="178Op">Op</dfn>) <em>const</em> {</td></tr>
<tr><th id="148">148</th><td>    <b>if</b> (<a class="member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase16getTargetMachineEv" title='llvm::TargetLoweringBase::getTargetMachine' data-ref="_ZNK4llvm18TargetLoweringBase16getTargetMachineEv">getTargetMachine</a>().<a class="ref" href="../../../include/llvm/Target/TargetMachine.h.html#llvm::TargetMachine::Options" title='llvm::TargetMachine::Options' data-ref="llvm::TargetMachine::Options">Options</a>.<a class="ref" href="../../../include/llvm/Target/TargetOptions.h.html#llvm::TargetOptions::NoSignedZerosFPMath" title='llvm::TargetOptions::NoSignedZerosFPMath' data-ref="llvm::TargetOptions::NoSignedZerosFPMath">NoSignedZerosFPMath</a>)</td></tr>
<tr><th id="149">149</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="150">150</th><td></td></tr>
<tr><th id="151">151</th><td>    <em>const</em> <em>auto</em> <dfn class="local col9 decl" id="179Flags" title='Flags' data-type='const llvm::SDNodeFlags' data-ref="179Flags">Flags</dfn> = <a class="local col8 ref" href="#178Op" title='Op' data-ref="178Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode8getFlagsEv" title='llvm::SDNode::getFlags' data-ref="_ZNK4llvm6SDNode8getFlagsEv">getFlags</a>();</td></tr>
<tr><th id="152">152</th><td>    <b>if</b> (<a class="local col9 ref" href="#179Flags" title='Flags' data-ref="179Flags">Flags</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm11SDNodeFlags9isDefinedEv" title='llvm::SDNodeFlags::isDefined' data-ref="_ZNK4llvm11SDNodeFlags9isDefinedEv">isDefined</a>())</td></tr>
<tr><th id="153">153</th><td>      <b>return</b> <a class="local col9 ref" href="#179Flags" title='Flags' data-ref="179Flags">Flags</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm11SDNodeFlags16hasNoSignedZerosEv" title='llvm::SDNodeFlags::hasNoSignedZeros' data-ref="_ZNK4llvm11SDNodeFlags16hasNoSignedZerosEv">hasNoSignedZeros</a>();</td></tr>
<tr><th id="154">154</th><td></td></tr>
<tr><th id="155">155</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="156">156</th><td>  }</td></tr>
<tr><th id="157">157</th><td></td></tr>
<tr><th id="158">158</th><td>  <em>static</em> <b>inline</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl def" id="_ZN4llvm20AMDGPUTargetLowering12stripBitcastENS_7SDValueE" title='llvm::AMDGPUTargetLowering::stripBitcast' data-ref="_ZN4llvm20AMDGPUTargetLowering12stripBitcastENS_7SDValueE">stripBitcast</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="180Val" title='Val' data-type='llvm::SDValue' data-ref="180Val">Val</dfn>) {</td></tr>
<tr><th id="159">159</th><td>    <b>return</b> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#180Val" title='Val' data-ref="180Val">Val</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BITCAST" title='llvm::ISD::NodeType::BITCAST' data-ref="llvm::ISD::NodeType::BITCAST">BITCAST</a> ? <a class="local col0 ref" href="#180Val" title='Val' data-ref="180Val">Val</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>) : <a class="local col0 ref" href="#180Val" title='Val' data-ref="180Val">Val</a>;</td></tr>
<tr><th id="160">160</th><td>  }</td></tr>
<tr><th id="161">161</th><td></td></tr>
<tr><th id="162">162</th><td>  <em>static</em> <em>bool</em> <dfn class="decl" id="_ZN4llvm20AMDGPUTargetLowering21allUsesHaveSourceModsEPKNS_6SDNodeEj" title='llvm::AMDGPUTargetLowering::allUsesHaveSourceMods' data-ref="_ZN4llvm20AMDGPUTargetLowering21allUsesHaveSourceModsEPKNS_6SDNodeEj">allUsesHaveSourceMods</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col1 decl" id="181N" title='N' data-type='const llvm::SDNode *' data-ref="181N">N</dfn>,</td></tr>
<tr><th id="163">163</th><td>                                    <em>unsigned</em> <dfn class="local col2 decl" id="182CostThreshold" title='CostThreshold' data-type='unsigned int' data-ref="182CostThreshold">CostThreshold</dfn> = <var>4</var>);</td></tr>
<tr><th id="164">164</th><td>  <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm20AMDGPUTargetLowering10isFAbsFreeENS_3EVTE" title='llvm::AMDGPUTargetLowering::isFAbsFree' data-ref="_ZNK4llvm20AMDGPUTargetLowering10isFAbsFreeENS_3EVTE">isFAbsFree</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col3 decl" id="183VT" title='VT' data-type='llvm::EVT' data-ref="183VT">VT</dfn>) <em>const</em> override;</td></tr>
<tr><th id="165">165</th><td>  <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm20AMDGPUTargetLowering10isFNegFreeENS_3EVTE" title='llvm::AMDGPUTargetLowering::isFNegFree' data-ref="_ZNK4llvm20AMDGPUTargetLowering10isFNegFreeENS_3EVTE">isFNegFree</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col4 decl" id="184VT" title='VT' data-type='llvm::EVT' data-ref="184VT">VT</dfn>) <em>const</em> override;</td></tr>
<tr><th id="166">166</th><td>  <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm20AMDGPUTargetLowering14isTruncateFreeENS_3EVTES1_" title='llvm::AMDGPUTargetLowering::isTruncateFree' data-ref="_ZNK4llvm20AMDGPUTargetLowering14isTruncateFreeENS_3EVTES1_">isTruncateFree</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col5 decl" id="185Src" title='Src' data-type='llvm::EVT' data-ref="185Src">Src</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col6 decl" id="186Dest" title='Dest' data-type='llvm::EVT' data-ref="186Dest">Dest</dfn>) <em>const</em> override;</td></tr>
<tr><th id="167">167</th><td>  <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm20AMDGPUTargetLowering14isTruncateFreeEPNS_4TypeES2_" title='llvm::AMDGPUTargetLowering::isTruncateFree' data-ref="_ZNK4llvm20AMDGPUTargetLowering14isTruncateFreeEPNS_4TypeES2_">isTruncateFree</dfn>(<a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<dfn class="local col7 decl" id="187Src" title='Src' data-type='llvm::Type *' data-ref="187Src">Src</dfn>, <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<dfn class="local col8 decl" id="188Dest" title='Dest' data-type='llvm::Type *' data-ref="188Dest">Dest</dfn>) <em>const</em> override;</td></tr>
<tr><th id="168">168</th><td></td></tr>
<tr><th id="169">169</th><td>  <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm20AMDGPUTargetLowering10isZExtFreeEPNS_4TypeES2_" title='llvm::AMDGPUTargetLowering::isZExtFree' data-ref="_ZNK4llvm20AMDGPUTargetLowering10isZExtFreeEPNS_4TypeES2_">isZExtFree</dfn>(<a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<dfn class="local col9 decl" id="189Src" title='Src' data-type='llvm::Type *' data-ref="189Src">Src</dfn>, <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<dfn class="local col0 decl" id="190Dest" title='Dest' data-type='llvm::Type *' data-ref="190Dest">Dest</dfn>) <em>const</em> override;</td></tr>
<tr><th id="170">170</th><td>  <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm20AMDGPUTargetLowering10isZExtFreeENS_3EVTES1_" title='llvm::AMDGPUTargetLowering::isZExtFree' data-ref="_ZNK4llvm20AMDGPUTargetLowering10isZExtFreeENS_3EVTES1_">isZExtFree</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col1 decl" id="191Src" title='Src' data-type='llvm::EVT' data-ref="191Src">Src</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col2 decl" id="192Dest" title='Dest' data-type='llvm::EVT' data-ref="192Dest">Dest</dfn>) <em>const</em> override;</td></tr>
<tr><th id="171">171</th><td>  <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm20AMDGPUTargetLowering10isZExtFreeENS_7SDValueENS_3EVTE" title='llvm::AMDGPUTargetLowering::isZExtFree' data-ref="_ZNK4llvm20AMDGPUTargetLowering10isZExtFreeENS_7SDValueENS_3EVTE">isZExtFree</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="193Val" title='Val' data-type='llvm::SDValue' data-ref="193Val">Val</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col4 decl" id="194VT2" title='VT2' data-type='llvm::EVT' data-ref="194VT2">VT2</dfn>) <em>const</em> override;</td></tr>
<tr><th id="172">172</th><td></td></tr>
<tr><th id="173">173</th><td>  <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm20AMDGPUTargetLowering21isNarrowingProfitableENS_3EVTES1_" title='llvm::AMDGPUTargetLowering::isNarrowingProfitable' data-ref="_ZNK4llvm20AMDGPUTargetLowering21isNarrowingProfitableENS_3EVTES1_">isNarrowingProfitable</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col5 decl" id="195VT1" title='VT1' data-type='llvm::EVT' data-ref="195VT1">VT1</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col6 decl" id="196VT2" title='VT2' data-type='llvm::EVT' data-ref="196VT2">VT2</dfn>) <em>const</em> override;</td></tr>
<tr><th id="174">174</th><td></td></tr>
<tr><th id="175">175</th><td>  <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="virtual decl" id="_ZNK4llvm20AMDGPUTargetLowering14getVectorIdxTyERKNS_10DataLayoutE" title='llvm::AMDGPUTargetLowering::getVectorIdxTy' data-ref="_ZNK4llvm20AMDGPUTargetLowering14getVectorIdxTyERKNS_10DataLayoutE">getVectorIdxTy</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/DataLayout.h.html#llvm::DataLayout" title='llvm::DataLayout' data-ref="llvm::DataLayout">DataLayout</a> &amp;) <em>const</em> override;</td></tr>
<tr><th id="176">176</th><td>  <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm20AMDGPUTargetLowering17isSelectSupportedENS_18TargetLoweringBase17SelectSupportKindE" title='llvm::AMDGPUTargetLowering::isSelectSupported' data-ref="_ZNK4llvm20AMDGPUTargetLowering17isSelectSupportedENS_18TargetLoweringBase17SelectSupportKindE">isSelectSupported</dfn>(<a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::SelectSupportKind" title='llvm::TargetLoweringBase::SelectSupportKind' data-ref="llvm::TargetLoweringBase::SelectSupportKind">SelectSupportKind</a>) <em>const</em> override;</td></tr>
<tr><th id="177">177</th><td></td></tr>
<tr><th id="178">178</th><td>  <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm20AMDGPUTargetLowering12isFPImmLegalERKNS_7APFloatENS_3EVTEb" title='llvm::AMDGPUTargetLowering::isFPImmLegal' data-ref="_ZNK4llvm20AMDGPUTargetLowering12isFPImmLegalERKNS_7APFloatENS_3EVTEb">isFPImmLegal</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/ADT/APFloat.h.html#llvm::APFloat" title='llvm::APFloat' data-ref="llvm::APFloat">APFloat</a> &amp;<dfn class="local col7 decl" id="197Imm" title='Imm' data-type='const llvm::APFloat &amp;' data-ref="197Imm">Imm</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col8 decl" id="198VT" title='VT' data-type='llvm::EVT' data-ref="198VT">VT</dfn>,</td></tr>
<tr><th id="179">179</th><td>                    <em>bool</em> <dfn class="local col9 decl" id="199ForCodeSize" title='ForCodeSize' data-type='bool' data-ref="199ForCodeSize">ForCodeSize</dfn>) <em>const</em> override;</td></tr>
<tr><th id="180">180</th><td>  <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm20AMDGPUTargetLowering22ShouldShrinkFPConstantENS_3EVTE" title='llvm::AMDGPUTargetLowering::ShouldShrinkFPConstant' data-ref="_ZNK4llvm20AMDGPUTargetLowering22ShouldShrinkFPConstantENS_3EVTE">ShouldShrinkFPConstant</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col0 decl" id="200VT" title='VT' data-type='llvm::EVT' data-ref="200VT">VT</dfn>) <em>const</em> override;</td></tr>
<tr><th id="181">181</th><td>  <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm20AMDGPUTargetLowering21shouldReduceLoadWidthEPNS_6SDNodeENS_3ISD11LoadExtTypeENS_3EVTE" title='llvm::AMDGPUTargetLowering::shouldReduceLoadWidth' data-ref="_ZNK4llvm20AMDGPUTargetLowering21shouldReduceLoadWidthEPNS_6SDNodeENS_3ISD11LoadExtTypeENS_3EVTE">shouldReduceLoadWidth</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col1 decl" id="201Load" title='Load' data-type='llvm::SDNode *' data-ref="201Load">Load</dfn>,</td></tr>
<tr><th id="182">182</th><td>                             <span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::LoadExtType" title='llvm::ISD::LoadExtType' data-ref="llvm::ISD::LoadExtType">LoadExtType</a> <dfn class="local col2 decl" id="202ExtType" title='ExtType' data-type='ISD::LoadExtType' data-ref="202ExtType">ExtType</dfn>,</td></tr>
<tr><th id="183">183</th><td>                             <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col3 decl" id="203ExtVT" title='ExtVT' data-type='llvm::EVT' data-ref="203ExtVT">ExtVT</dfn>) <em>const</em> override;</td></tr>
<tr><th id="184">184</th><td></td></tr>
<tr><th id="185">185</th><td>  <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm20AMDGPUTargetLowering23isLoadBitCastBeneficialENS_3EVTES1_" title='llvm::AMDGPUTargetLowering::isLoadBitCastBeneficial' data-ref="_ZNK4llvm20AMDGPUTargetLowering23isLoadBitCastBeneficialENS_3EVTES1_">isLoadBitCastBeneficial</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a>) <em>const</em> final;</td></tr>
<tr><th id="186">186</th><td></td></tr>
<tr><th id="187">187</th><td>  <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm20AMDGPUTargetLowering28storeOfVectorConstantIsCheapENS_3EVTEjj" title='llvm::AMDGPUTargetLowering::storeOfVectorConstantIsCheap' data-ref="_ZNK4llvm20AMDGPUTargetLowering28storeOfVectorConstantIsCheapENS_3EVTEjj">storeOfVectorConstantIsCheap</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col4 decl" id="204MemVT" title='MemVT' data-type='llvm::EVT' data-ref="204MemVT">MemVT</dfn>,</td></tr>
<tr><th id="188">188</th><td>                                    <em>unsigned</em> <dfn class="local col5 decl" id="205NumElem" title='NumElem' data-type='unsigned int' data-ref="205NumElem">NumElem</dfn>,</td></tr>
<tr><th id="189">189</th><td>                                    <em>unsigned</em> <dfn class="local col6 decl" id="206AS" title='AS' data-type='unsigned int' data-ref="206AS">AS</dfn>) <em>const</em> override;</td></tr>
<tr><th id="190">190</th><td>  <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm20AMDGPUTargetLowering36aggressivelyPreferBuildVectorSourcesENS_3EVTE" title='llvm::AMDGPUTargetLowering::aggressivelyPreferBuildVectorSources' data-ref="_ZNK4llvm20AMDGPUTargetLowering36aggressivelyPreferBuildVectorSourcesENS_3EVTE">aggressivelyPreferBuildVectorSources</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col7 decl" id="207VecVT" title='VecVT' data-type='llvm::EVT' data-ref="207VecVT">VecVT</dfn>) <em>const</em> override;</td></tr>
<tr><th id="191">191</th><td>  <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm20AMDGPUTargetLowering22isCheapToSpeculateCttzEv" title='llvm::AMDGPUTargetLowering::isCheapToSpeculateCttz' data-ref="_ZNK4llvm20AMDGPUTargetLowering22isCheapToSpeculateCttzEv">isCheapToSpeculateCttz</dfn>() <em>const</em> override;</td></tr>
<tr><th id="192">192</th><td>  <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm20AMDGPUTargetLowering22isCheapToSpeculateCtlzEv" title='llvm::AMDGPUTargetLowering::isCheapToSpeculateCtlz' data-ref="_ZNK4llvm20AMDGPUTargetLowering22isCheapToSpeculateCtlzEv">isCheapToSpeculateCtlz</dfn>() <em>const</em> override;</td></tr>
<tr><th id="193">193</th><td></td></tr>
<tr><th id="194">194</th><td>  <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm20AMDGPUTargetLowering21isSDNodeAlwaysUniformEPKNS_6SDNodeE" title='llvm::AMDGPUTargetLowering::isSDNodeAlwaysUniform' data-ref="_ZNK4llvm20AMDGPUTargetLowering21isSDNodeAlwaysUniformEPKNS_6SDNodeE">isSDNodeAlwaysUniform</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col8 decl" id="208N" title='N' data-type='const llvm::SDNode *' data-ref="208N">N</dfn>) <em>const</em> override;</td></tr>
<tr><th id="195">195</th><td>  <em>static</em> <a class="typedef" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCAssignFn" title='llvm::CCAssignFn' data-type='bool (unsigned int, llvm::MVT, llvm::MVT, CCValAssign::LocInfo, ISD::ArgFlagsTy, llvm::CCState &amp;)' data-ref="llvm::CCAssignFn">CCAssignFn</a> *<dfn class="decl" id="_ZN4llvm20AMDGPUTargetLowering17CCAssignFnForCallEjb" title='llvm::AMDGPUTargetLowering::CCAssignFnForCall' data-ref="_ZN4llvm20AMDGPUTargetLowering17CCAssignFnForCallEjb">CCAssignFnForCall</dfn>(<span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col9 decl" id="209CC" title='CC' data-type='CallingConv::ID' data-ref="209CC">CC</dfn>, <em>bool</em> <dfn class="local col0 decl" id="210IsVarArg" title='IsVarArg' data-type='bool' data-ref="210IsVarArg">IsVarArg</dfn>);</td></tr>
<tr><th id="196">196</th><td>  <em>static</em> <a class="typedef" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCAssignFn" title='llvm::CCAssignFn' data-type='bool (unsigned int, llvm::MVT, llvm::MVT, CCValAssign::LocInfo, ISD::ArgFlagsTy, llvm::CCState &amp;)' data-ref="llvm::CCAssignFn">CCAssignFn</a> *<dfn class="decl" id="_ZN4llvm20AMDGPUTargetLowering19CCAssignFnForReturnEjb" title='llvm::AMDGPUTargetLowering::CCAssignFnForReturn' data-ref="_ZN4llvm20AMDGPUTargetLowering19CCAssignFnForReturnEjb">CCAssignFnForReturn</dfn>(<span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col1 decl" id="211CC" title='CC' data-type='CallingConv::ID' data-ref="211CC">CC</dfn>, <em>bool</em> <dfn class="local col2 decl" id="212IsVarArg" title='IsVarArg' data-type='bool' data-ref="212IsVarArg">IsVarArg</dfn>);</td></tr>
<tr><th id="197">197</th><td></td></tr>
<tr><th id="198">198</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="virtual decl" id="_ZNK4llvm20AMDGPUTargetLowering11LowerReturnENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS_5SDLocERNS_12SelectionDAGE" title='llvm::AMDGPUTargetLowering::LowerReturn' data-ref="_ZNK4llvm20AMDGPUTargetLowering11LowerReturnENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS_5SDLocERNS_12SelectionDAGE">LowerReturn</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="213Chain" title='Chain' data-type='llvm::SDValue' data-ref="213Chain">Chain</dfn>, <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col4 decl" id="214CallConv" title='CallConv' data-type='CallingConv::ID' data-ref="214CallConv">CallConv</dfn>, <em>bool</em> <dfn class="local col5 decl" id="215isVarArg" title='isVarArg' data-type='bool' data-ref="215isVarArg">isVarArg</dfn>,</td></tr>
<tr><th id="199">199</th><td>                      <em>const</em> <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::OutputArg" title='llvm::ISD::OutputArg' data-ref="llvm::ISD::OutputArg">OutputArg</a>&gt; &amp;<dfn class="local col6 decl" id="216Outs" title='Outs' data-type='const SmallVectorImpl&lt;ISD::OutputArg&gt; &amp;' data-ref="216Outs">Outs</dfn>,</td></tr>
<tr><th id="200">200</th><td>                      <em>const</em> <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>&gt; &amp;<dfn class="local col7 decl" id="217OutVals" title='OutVals' data-type='const SmallVectorImpl&lt;llvm::SDValue&gt; &amp;' data-ref="217OutVals">OutVals</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> &amp;<dfn class="local col8 decl" id="218DL" title='DL' data-type='const llvm::SDLoc &amp;' data-ref="218DL">DL</dfn>,</td></tr>
<tr><th id="201">201</th><td>                      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col9 decl" id="219DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="219DAG">DAG</dfn>) <em>const</em> override;</td></tr>
<tr><th id="202">202</th><td></td></tr>
<tr><th id="203">203</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm20AMDGPUTargetLowering19addTokenForArgumentENS_7SDValueERNS_12SelectionDAGERNS_16MachineFrameInfoEi" title='llvm::AMDGPUTargetLowering::addTokenForArgument' data-ref="_ZNK4llvm20AMDGPUTargetLowering19addTokenForArgumentENS_7SDValueERNS_12SelectionDAGERNS_16MachineFrameInfoEi">addTokenForArgument</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="220Chain" title='Chain' data-type='llvm::SDValue' data-ref="220Chain">Chain</dfn>,</td></tr>
<tr><th id="204">204</th><td>                              <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col1 decl" id="221DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="221DAG">DAG</dfn>,</td></tr>
<tr><th id="205">205</th><td>                              <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col2 decl" id="222MFI" title='MFI' data-type='llvm::MachineFrameInfo &amp;' data-ref="222MFI">MFI</dfn>,</td></tr>
<tr><th id="206">206</th><td>                              <em>int</em> <dfn class="local col3 decl" id="223ClobberedFI" title='ClobberedFI' data-type='int' data-ref="223ClobberedFI">ClobberedFI</dfn>) <em>const</em>;</td></tr>
<tr><th id="207">207</th><td></td></tr>
<tr><th id="208">208</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm20AMDGPUTargetLowering18lowerUnhandledCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEENS_9StringRefE" title='llvm::AMDGPUTargetLowering::lowerUnhandledCall' data-ref="_ZNK4llvm20AMDGPUTargetLowering18lowerUnhandledCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEENS_9StringRefE">lowerUnhandledCall</dfn>(<a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::CallLoweringInfo" title='llvm::TargetLowering::CallLoweringInfo' data-ref="llvm::TargetLowering::CallLoweringInfo">CallLoweringInfo</a> &amp;<dfn class="local col4 decl" id="224CLI" title='CLI' data-type='llvm::TargetLowering::CallLoweringInfo &amp;' data-ref="224CLI">CLI</dfn>,</td></tr>
<tr><th id="209">209</th><td>                             <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>&gt; &amp;<dfn class="local col5 decl" id="225InVals" title='InVals' data-type='SmallVectorImpl&lt;llvm::SDValue&gt; &amp;' data-ref="225InVals">InVals</dfn>,</td></tr>
<tr><th id="210">210</th><td>                             <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col6 decl" id="226Reason" title='Reason' data-type='llvm::StringRef' data-ref="226Reason">Reason</dfn>) <em>const</em>;</td></tr>
<tr><th id="211">211</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="virtual decl" id="_ZNK4llvm20AMDGPUTargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE" title='llvm::AMDGPUTargetLowering::LowerCall' data-ref="_ZNK4llvm20AMDGPUTargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE">LowerCall</dfn>(<a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::CallLoweringInfo" title='llvm::TargetLowering::CallLoweringInfo' data-ref="llvm::TargetLowering::CallLoweringInfo">CallLoweringInfo</a> &amp;<dfn class="local col7 decl" id="227CLI" title='CLI' data-type='llvm::TargetLowering::CallLoweringInfo &amp;' data-ref="227CLI">CLI</dfn>,</td></tr>
<tr><th id="212">212</th><td>                    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>&gt; &amp;<dfn class="local col8 decl" id="228InVals" title='InVals' data-type='SmallVectorImpl&lt;llvm::SDValue&gt; &amp;' data-ref="228InVals">InVals</dfn>) <em>const</em> override;</td></tr>
<tr><th id="213">213</th><td></td></tr>
<tr><th id="214">214</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm20AMDGPUTargetLowering23LowerDYNAMIC_STACKALLOCENS_7SDValueERNS_12SelectionDAGE" title='llvm::AMDGPUTargetLowering::LowerDYNAMIC_STACKALLOC' data-ref="_ZNK4llvm20AMDGPUTargetLowering23LowerDYNAMIC_STACKALLOCENS_7SDValueERNS_12SelectionDAGE">LowerDYNAMIC_STACKALLOC</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="229Op" title='Op' data-type='llvm::SDValue' data-ref="229Op">Op</dfn>,</td></tr>
<tr><th id="215">215</th><td>                                  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col0 decl" id="230DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="230DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="216">216</th><td></td></tr>
<tr><th id="217">217</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="virtual decl" id="_ZNK4llvm20AMDGPUTargetLowering14LowerOperationENS_7SDValueERNS_12SelectionDAGE" title='llvm::AMDGPUTargetLowering::LowerOperation' data-ref="_ZNK4llvm20AMDGPUTargetLowering14LowerOperationENS_7SDValueERNS_12SelectionDAGE">LowerOperation</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="231Op" title='Op' data-type='llvm::SDValue' data-ref="231Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col2 decl" id="232DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="232DAG">DAG</dfn>) <em>const</em> override;</td></tr>
<tr><th id="218">218</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="virtual decl" id="_ZNK4llvm20AMDGPUTargetLowering17PerformDAGCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::AMDGPUTargetLowering::PerformDAGCombine' data-ref="_ZNK4llvm20AMDGPUTargetLowering17PerformDAGCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">PerformDAGCombine</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col3 decl" id="233N" title='N' data-type='llvm::SDNode *' data-ref="233N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col4 decl" id="234DCI" title='DCI' data-type='llvm::TargetLowering::DAGCombinerInfo &amp;' data-ref="234DCI">DCI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="219">219</th><td>  <em>void</em> <dfn class="virtual decl" id="_ZNK4llvm20AMDGPUTargetLowering18ReplaceNodeResultsEPNS_6SDNodeERNS_15SmallVectorImplINS_7SDValueEEERNS_12SelectionDAGE" title='llvm::AMDGPUTargetLowering::ReplaceNodeResults' data-ref="_ZNK4llvm20AMDGPUTargetLowering18ReplaceNodeResultsEPNS_6SDNodeERNS_15SmallVectorImplINS_7SDValueEEERNS_12SelectionDAGE">ReplaceNodeResults</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> * <dfn class="local col5 decl" id="235N" title='N' data-type='llvm::SDNode *' data-ref="235N">N</dfn>,</td></tr>
<tr><th id="220">220</th><td>                          <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>&gt; &amp;<dfn class="local col6 decl" id="236Results" title='Results' data-type='SmallVectorImpl&lt;llvm::SDValue&gt; &amp;' data-ref="236Results">Results</dfn>,</td></tr>
<tr><th id="221">221</th><td>                          <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col7 decl" id="237DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="237DAG">DAG</dfn>) <em>const</em> override;</td></tr>
<tr><th id="222">222</th><td></td></tr>
<tr><th id="223">223</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm20AMDGPUTargetLowering20combineFMinMaxLegacyERKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_S5_S5_RNS_14TargetLowering15DAGCombinerInfoE" title='llvm::AMDGPUTargetLowering::combineFMinMaxLegacy' data-ref="_ZNK4llvm20AMDGPUTargetLowering20combineFMinMaxLegacyERKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_S5_S5_RNS_14TargetLowering15DAGCombinerInfoE">combineFMinMaxLegacy</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> &amp;<dfn class="local col8 decl" id="238DL" title='DL' data-type='const llvm::SDLoc &amp;' data-ref="238DL">DL</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col9 decl" id="239VT" title='VT' data-type='llvm::EVT' data-ref="239VT">VT</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="240LHS" title='LHS' data-type='llvm::SDValue' data-ref="240LHS">LHS</dfn>,</td></tr>
<tr><th id="224">224</th><td>                               <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="241RHS" title='RHS' data-type='llvm::SDValue' data-ref="241RHS">RHS</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="242True" title='True' data-type='llvm::SDValue' data-ref="242True">True</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="243False" title='False' data-type='llvm::SDValue' data-ref="243False">False</dfn>,</td></tr>
<tr><th id="225">225</th><td>                               <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="244CC" title='CC' data-type='llvm::SDValue' data-ref="244CC">CC</dfn>, <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col5 decl" id="245DCI" title='DCI' data-type='llvm::TargetLowering::DAGCombinerInfo &amp;' data-ref="245DCI">DCI</dfn>) <em>const</em>;</td></tr>
<tr><th id="226">226</th><td></td></tr>
<tr><th id="227">227</th><td>  <em>const</em> <em>char</em>* <dfn class="virtual decl" id="_ZNK4llvm20AMDGPUTargetLowering17getTargetNodeNameEj" title='llvm::AMDGPUTargetLowering::getTargetNodeName' data-ref="_ZNK4llvm20AMDGPUTargetLowering17getTargetNodeNameEj">getTargetNodeName</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="246Opcode" title='Opcode' data-type='unsigned int' data-ref="246Opcode">Opcode</dfn>) <em>const</em> override;</td></tr>
<tr><th id="228">228</th><td></td></tr>
<tr><th id="229">229</th><td>  <i>// FIXME: Turn off MergeConsecutiveStores() before Instruction Selection for</i></td></tr>
<tr><th id="230">230</th><td><i>  // AMDGPU.  Commit r319036,</i></td></tr>
<tr><th id="231">231</th><td><i>  // (<a href="https://github.com/llvm/llvm-project/commit/db77e57ea86d941a4262ef60261692f4cb6893e6">https://github.com/llvm/llvm-project/commit/db77e57ea86d941a4262ef60261692f4cb6893e6</a>)</i></td></tr>
<tr><th id="232">232</th><td><i>  // turned on MergeConsecutiveStores() before Instruction Selection for all</i></td></tr>
<tr><th id="233">233</th><td><i>  // targets.  Enough AMDGPU compiles go into an infinite loop (</i></td></tr>
<tr><th id="234">234</th><td><i>  // MergeConsecutiveStores() merges two stores; LegalizeStoreOps() un-merges;</i></td></tr>
<tr><th id="235">235</th><td><i>  // MergeConsecutiveStores() re-merges, etc. ) to warrant turning it off for</i></td></tr>
<tr><th id="236">236</th><td><i>  // now.</i></td></tr>
<tr><th id="237">237</th><td>  <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm20AMDGPUTargetLowering28mergeStoresAfterLegalizationENS_3EVTE" title='llvm::AMDGPUTargetLowering::mergeStoresAfterLegalization' data-ref="_ZNK4llvm20AMDGPUTargetLowering28mergeStoresAfterLegalizationENS_3EVTE">mergeStoresAfterLegalization</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a>) <em>const</em> override { <b>return</b> <b>false</b>; }</td></tr>
<tr><th id="238">238</th><td></td></tr>
<tr><th id="239">239</th><td>  <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm20AMDGPUTargetLowering12isFsqrtCheapENS_7SDValueERNS_12SelectionDAGE" title='llvm::AMDGPUTargetLowering::isFsqrtCheap' data-ref="_ZNK4llvm20AMDGPUTargetLowering12isFsqrtCheapENS_7SDValueERNS_12SelectionDAGE">isFsqrtCheap</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="247Operand" title='Operand' data-type='llvm::SDValue' data-ref="247Operand">Operand</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col8 decl" id="248DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="248DAG">DAG</dfn>) <em>const</em> override {</td></tr>
<tr><th id="240">240</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="241">241</th><td>  }</td></tr>
<tr><th id="242">242</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="virtual decl" id="_ZNK4llvm20AMDGPUTargetLowering15getSqrtEstimateENS_7SDValueERNS_12SelectionDAGEiRiRbb" title='llvm::AMDGPUTargetLowering::getSqrtEstimate' data-ref="_ZNK4llvm20AMDGPUTargetLowering15getSqrtEstimateENS_7SDValueERNS_12SelectionDAGEiRiRbb">getSqrtEstimate</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="249Operand" title='Operand' data-type='llvm::SDValue' data-ref="249Operand">Operand</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col0 decl" id="250DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="250DAG">DAG</dfn>, <em>int</em> <dfn class="local col1 decl" id="251Enabled" title='Enabled' data-type='int' data-ref="251Enabled">Enabled</dfn>,</td></tr>
<tr><th id="243">243</th><td>                           <em>int</em> &amp;<dfn class="local col2 decl" id="252RefinementSteps" title='RefinementSteps' data-type='int &amp;' data-ref="252RefinementSteps">RefinementSteps</dfn>, <em>bool</em> &amp;<dfn class="local col3 decl" id="253UseOneConstNR" title='UseOneConstNR' data-type='bool &amp;' data-ref="253UseOneConstNR">UseOneConstNR</dfn>,</td></tr>
<tr><th id="244">244</th><td>                           <em>bool</em> <dfn class="local col4 decl" id="254Reciprocal" title='Reciprocal' data-type='bool' data-ref="254Reciprocal">Reciprocal</dfn>) <em>const</em> override;</td></tr>
<tr><th id="245">245</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="virtual decl" id="_ZNK4llvm20AMDGPUTargetLowering16getRecipEstimateENS_7SDValueERNS_12SelectionDAGEiRi" title='llvm::AMDGPUTargetLowering::getRecipEstimate' data-ref="_ZNK4llvm20AMDGPUTargetLowering16getRecipEstimateENS_7SDValueERNS_12SelectionDAGEiRi">getRecipEstimate</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="255Operand" title='Operand' data-type='llvm::SDValue' data-ref="255Operand">Operand</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col6 decl" id="256DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="256DAG">DAG</dfn>, <em>int</em> <dfn class="local col7 decl" id="257Enabled" title='Enabled' data-type='int' data-ref="257Enabled">Enabled</dfn>,</td></tr>
<tr><th id="246">246</th><td>                           <em>int</em> &amp;<dfn class="local col8 decl" id="258RefinementSteps" title='RefinementSteps' data-type='int &amp;' data-ref="258RefinementSteps">RefinementSteps</dfn>) <em>const</em> override;</td></tr>
<tr><th id="247">247</th><td></td></tr>
<tr><th id="248">248</th><td>  <b>virtual</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="virtual decl" id="_ZNK4llvm20AMDGPUTargetLowering15PostISelFoldingEPNS_13MachineSDNodeERNS_12SelectionDAGE" title='llvm::AMDGPUTargetLowering::PostISelFolding' data-ref="_ZNK4llvm20AMDGPUTargetLowering15PostISelFoldingEPNS_13MachineSDNodeERNS_12SelectionDAGE">PostISelFolding</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::MachineSDNode" title='llvm::MachineSDNode' data-ref="llvm::MachineSDNode">MachineSDNode</a> *<dfn class="local col9 decl" id="259N" title='N' data-type='llvm::MachineSDNode *' data-ref="259N">N</dfn>,</td></tr>
<tr><th id="249">249</th><td>                                  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col0 decl" id="260DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="260DAG">DAG</dfn>) <em>const</em> = <var>0</var>;</td></tr>
<tr><th id="250">250</th><td></td></tr>
<tr><th id="251">251</th><td>  <i class="doc">/// Determine which of the bits specified in<span class="command"> \p</span> <span class="arg">Mask</span> are known to be</i></td></tr>
<tr><th id="252">252</th><td><i class="doc">  /// either zero or one and return them in the<span class="command"> \p</span> <span class="arg">KnownZero</span> and<span class="command"> \p</span> <span class="arg">KnownOne</span></i></td></tr>
<tr><th id="253">253</th><td><i class="doc">  /// bitsets.</i></td></tr>
<tr><th id="254">254</th><td>  <em>void</em> <dfn class="virtual decl" id="_ZNK4llvm20AMDGPUTargetLowering29computeKnownBitsForTargetNodeENS_7SDValueERNS_9KnownBitsERKNS_5APIntERKNS_12SelectionDAGEj" title='llvm::AMDGPUTargetLowering::computeKnownBitsForTargetNode' data-ref="_ZNK4llvm20AMDGPUTargetLowering29computeKnownBitsForTargetNodeENS_7SDValueERNS_9KnownBitsERKNS_5APIntERKNS_12SelectionDAGEj">computeKnownBitsForTargetNode</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="261Op" title='Op' data-type='const llvm::SDValue' data-ref="261Op">Op</dfn>,</td></tr>
<tr><th id="255">255</th><td>                                     <a class="type" href="../../../include/llvm/Support/KnownBits.h.html#llvm::KnownBits" title='llvm::KnownBits' data-ref="llvm::KnownBits">KnownBits</a> &amp;<dfn class="local col2 decl" id="262Known" title='Known' data-type='llvm::KnownBits &amp;' data-ref="262Known">Known</dfn>,</td></tr>
<tr><th id="256">256</th><td>                                     <em>const</em> <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> &amp;<dfn class="local col3 decl" id="263DemandedElts" title='DemandedElts' data-type='const llvm::APInt &amp;' data-ref="263DemandedElts">DemandedElts</dfn>,</td></tr>
<tr><th id="257">257</th><td>                                     <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col4 decl" id="264DAG" title='DAG' data-type='const llvm::SelectionDAG &amp;' data-ref="264DAG">DAG</dfn>,</td></tr>
<tr><th id="258">258</th><td>                                     <em>unsigned</em> <dfn class="local col5 decl" id="265Depth" title='Depth' data-type='unsigned int' data-ref="265Depth">Depth</dfn> = <var>0</var>) <em>const</em> override;</td></tr>
<tr><th id="259">259</th><td></td></tr>
<tr><th id="260">260</th><td>  <em>unsigned</em> <dfn class="virtual decl" id="_ZNK4llvm20AMDGPUTargetLowering31ComputeNumSignBitsForTargetNodeENS_7SDValueERKNS_5APIntERKNS_12SelectionDAGEj" title='llvm::AMDGPUTargetLowering::ComputeNumSignBitsForTargetNode' data-ref="_ZNK4llvm20AMDGPUTargetLowering31ComputeNumSignBitsForTargetNodeENS_7SDValueERKNS_5APIntERKNS_12SelectionDAGEj">ComputeNumSignBitsForTargetNode</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="266Op" title='Op' data-type='llvm::SDValue' data-ref="266Op">Op</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> &amp;<dfn class="local col7 decl" id="267DemandedElts" title='DemandedElts' data-type='const llvm::APInt &amp;' data-ref="267DemandedElts">DemandedElts</dfn>,</td></tr>
<tr><th id="261">261</th><td>                                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col8 decl" id="268DAG" title='DAG' data-type='const llvm::SelectionDAG &amp;' data-ref="268DAG">DAG</dfn>,</td></tr>
<tr><th id="262">262</th><td>                                           <em>unsigned</em> <dfn class="local col9 decl" id="269Depth" title='Depth' data-type='unsigned int' data-ref="269Depth">Depth</dfn> = <var>0</var>) <em>const</em> override;</td></tr>
<tr><th id="263">263</th><td></td></tr>
<tr><th id="264">264</th><td>  <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm20AMDGPUTargetLowering28isKnownNeverNaNForTargetNodeENS_7SDValueERKNS_12SelectionDAGEbj" title='llvm::AMDGPUTargetLowering::isKnownNeverNaNForTargetNode' data-ref="_ZNK4llvm20AMDGPUTargetLowering28isKnownNeverNaNForTargetNodeENS_7SDValueERKNS_12SelectionDAGEbj">isKnownNeverNaNForTargetNode</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="270Op" title='Op' data-type='llvm::SDValue' data-ref="270Op">Op</dfn>,</td></tr>
<tr><th id="265">265</th><td>                                    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col1 decl" id="271DAG" title='DAG' data-type='const llvm::SelectionDAG &amp;' data-ref="271DAG">DAG</dfn>,</td></tr>
<tr><th id="266">266</th><td>                                    <em>bool</em> <dfn class="local col2 decl" id="272SNaN" title='SNaN' data-type='bool' data-ref="272SNaN">SNaN</dfn> = <b>false</b>,</td></tr>
<tr><th id="267">267</th><td>                                    <em>unsigned</em> <dfn class="local col3 decl" id="273Depth" title='Depth' data-type='unsigned int' data-ref="273Depth">Depth</dfn> = <var>0</var>) <em>const</em> override;</td></tr>
<tr><th id="268">268</th><td></td></tr>
<tr><th id="269">269</th><td>  <i class="doc">/// Helper function that adds Reg to the LiveIn list of the DAG's</i></td></tr>
<tr><th id="270">270</th><td><i class="doc">  /// MachineFunction.</i></td></tr>
<tr><th id="271">271</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="272">272</th><td><i class="doc">  /// <span class="command">\returns</span> a RegisterSDNode representing Reg if<span class="command"> \p</span> <span class="arg">RawReg</span> is true, otherwise</i></td></tr>
<tr><th id="273">273</th><td><i class="doc">  /// a copy from the register.</i></td></tr>
<tr><th id="274">274</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm20AMDGPUTargetLowering20CreateLiveInRegisterERNS_12SelectionDAGEPKNS_19TargetRegisterClassEjNS_3EVTERKNS_5SDLocEb" title='llvm::AMDGPUTargetLowering::CreateLiveInRegister' data-ref="_ZNK4llvm20AMDGPUTargetLowering20CreateLiveInRegisterERNS_12SelectionDAGEPKNS_19TargetRegisterClassEjNS_3EVTERKNS_5SDLocEb">CreateLiveInRegister</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col4 decl" id="274DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="274DAG">DAG</dfn>,</td></tr>
<tr><th id="275">275</th><td>                               <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col5 decl" id="275RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="275RC">RC</dfn>,</td></tr>
<tr><th id="276">276</th><td>                               <em>unsigned</em> <dfn class="local col6 decl" id="276Reg" title='Reg' data-type='unsigned int' data-ref="276Reg">Reg</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col7 decl" id="277VT" title='VT' data-type='llvm::EVT' data-ref="277VT">VT</dfn>,</td></tr>
<tr><th id="277">277</th><td>                               <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> &amp;<dfn class="local col8 decl" id="278SL" title='SL' data-type='const llvm::SDLoc &amp;' data-ref="278SL">SL</dfn>,</td></tr>
<tr><th id="278">278</th><td>                               <em>bool</em> <dfn class="local col9 decl" id="279RawReg" title='RawReg' data-type='bool' data-ref="279RawReg">RawReg</dfn> = <b>false</b>) <em>const</em>;</td></tr>
<tr><th id="279">279</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl def" id="_ZNK4llvm20AMDGPUTargetLowering20CreateLiveInRegisterERNS_12SelectionDAGEPKNS_19TargetRegisterClassEjNS_3EVTE" title='llvm::AMDGPUTargetLowering::CreateLiveInRegister' data-ref="_ZNK4llvm20AMDGPUTargetLowering20CreateLiveInRegisterERNS_12SelectionDAGEPKNS_19TargetRegisterClassEjNS_3EVTE">CreateLiveInRegister</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col0 decl" id="280DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="280DAG">DAG</dfn>,</td></tr>
<tr><th id="280">280</th><td>                               <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="281RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="281RC">RC</dfn>,</td></tr>
<tr><th id="281">281</th><td>                               <em>unsigned</em> <dfn class="local col2 decl" id="282Reg" title='Reg' data-type='unsigned int' data-ref="282Reg">Reg</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col3 decl" id="283VT" title='VT' data-type='llvm::EVT' data-ref="283VT">VT</dfn>) <em>const</em> {</td></tr>
<tr><th id="282">282</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm20AMDGPUTargetLowering20CreateLiveInRegisterERNS_12SelectionDAGEPKNS_19TargetRegisterClassEjNS_3EVTERKNS_5SDLocEb" title='llvm::AMDGPUTargetLowering::CreateLiveInRegister' data-ref="_ZNK4llvm20AMDGPUTargetLowering20CreateLiveInRegisterERNS_12SelectionDAGEPKNS_19TargetRegisterClassEjNS_3EVTERKNS_5SDLocEb">CreateLiveInRegister</a>(<span class='refarg'><a class="local col0 ref" href="#280DAG" title='DAG' data-ref="280DAG">DAG</a></span>, <a class="local col1 ref" href="#281RC" title='RC' data-ref="281RC">RC</a>, <a class="local col2 ref" href="#282Reg" title='Reg' data-ref="282Reg">Reg</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col3 ref" href="#283VT" title='VT' data-ref="283VT">VT</a>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="local col0 ref" href="#280DAG" title='DAG' data-ref="280DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG12getEntryNodeEv" title='llvm::SelectionDAG::getEntryNode' data-ref="_ZNK4llvm12SelectionDAG12getEntryNodeEv">getEntryNode</a>()));</td></tr>
<tr><th id="283">283</th><td>  }</td></tr>
<tr><th id="284">284</th><td></td></tr>
<tr><th id="285">285</th><td>  <i>// Returns the raw live in register rather than a copy from it.</i></td></tr>
<tr><th id="286">286</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl def" id="_ZNK4llvm20AMDGPUTargetLowering23CreateLiveInRegisterRawERNS_12SelectionDAGEPKNS_19TargetRegisterClassEjNS_3EVTE" title='llvm::AMDGPUTargetLowering::CreateLiveInRegisterRaw' data-ref="_ZNK4llvm20AMDGPUTargetLowering23CreateLiveInRegisterRawERNS_12SelectionDAGEPKNS_19TargetRegisterClassEjNS_3EVTE">CreateLiveInRegisterRaw</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col4 decl" id="284DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="284DAG">DAG</dfn>,</td></tr>
<tr><th id="287">287</th><td>                                  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col5 decl" id="285RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="285RC">RC</dfn>,</td></tr>
<tr><th id="288">288</th><td>                                  <em>unsigned</em> <dfn class="local col6 decl" id="286Reg" title='Reg' data-type='unsigned int' data-ref="286Reg">Reg</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col7 decl" id="287VT" title='VT' data-type='llvm::EVT' data-ref="287VT">VT</dfn>) <em>const</em> {</td></tr>
<tr><th id="289">289</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm20AMDGPUTargetLowering20CreateLiveInRegisterERNS_12SelectionDAGEPKNS_19TargetRegisterClassEjNS_3EVTERKNS_5SDLocEb" title='llvm::AMDGPUTargetLowering::CreateLiveInRegister' data-ref="_ZNK4llvm20AMDGPUTargetLowering20CreateLiveInRegisterERNS_12SelectionDAGEPKNS_19TargetRegisterClassEjNS_3EVTERKNS_5SDLocEb">CreateLiveInRegister</a>(<span class='refarg'><a class="local col4 ref" href="#284DAG" title='DAG' data-ref="284DAG">DAG</a></span>, <a class="local col5 ref" href="#285RC" title='RC' data-ref="285RC">RC</a>, <a class="local col6 ref" href="#286Reg" title='Reg' data-ref="286Reg">Reg</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col7 ref" href="#287VT" title='VT' data-ref="287VT">VT</a>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="local col4 ref" href="#284DAG" title='DAG' data-ref="284DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG12getEntryNodeEv" title='llvm::SelectionDAG::getEntryNode' data-ref="_ZNK4llvm12SelectionDAG12getEntryNodeEv">getEntryNode</a>()), <b>true</b>);</td></tr>
<tr><th id="290">290</th><td>  }</td></tr>
<tr><th id="291">291</th><td></td></tr>
<tr><th id="292">292</th><td>  <i class="doc">/// Similar to CreateLiveInRegister, except value maybe loaded from a stack</i></td></tr>
<tr><th id="293">293</th><td><i class="doc">  /// slot rather than passed in a register.</i></td></tr>
<tr><th id="294">294</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm20AMDGPUTargetLowering19loadStackInputValueERNS_12SelectionDAGENS_3EVTERKNS_5SDLocEl" title='llvm::AMDGPUTargetLowering::loadStackInputValue' data-ref="_ZNK4llvm20AMDGPUTargetLowering19loadStackInputValueERNS_12SelectionDAGENS_3EVTERKNS_5SDLocEl">loadStackInputValue</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col8 decl" id="288DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="288DAG">DAG</dfn>,</td></tr>
<tr><th id="295">295</th><td>                              <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col9 decl" id="289VT" title='VT' data-type='llvm::EVT' data-ref="289VT">VT</dfn>,</td></tr>
<tr><th id="296">296</th><td>                              <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> &amp;<dfn class="local col0 decl" id="290SL" title='SL' data-type='const llvm::SDLoc &amp;' data-ref="290SL">SL</dfn>,</td></tr>
<tr><th id="297">297</th><td>                              <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col1 decl" id="291Offset" title='Offset' data-type='int64_t' data-ref="291Offset">Offset</dfn>) <em>const</em>;</td></tr>
<tr><th id="298">298</th><td></td></tr>
<tr><th id="299">299</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm20AMDGPUTargetLowering20storeStackInputValueERNS_12SelectionDAGERKNS_5SDLocENS_7SDValueES6_l" title='llvm::AMDGPUTargetLowering::storeStackInputValue' data-ref="_ZNK4llvm20AMDGPUTargetLowering20storeStackInputValueERNS_12SelectionDAGERKNS_5SDLocENS_7SDValueES6_l">storeStackInputValue</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col2 decl" id="292DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="292DAG">DAG</dfn>,</td></tr>
<tr><th id="300">300</th><td>                               <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> &amp;<dfn class="local col3 decl" id="293SL" title='SL' data-type='const llvm::SDLoc &amp;' data-ref="293SL">SL</dfn>,</td></tr>
<tr><th id="301">301</th><td>                               <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="294Chain" title='Chain' data-type='llvm::SDValue' data-ref="294Chain">Chain</dfn>,</td></tr>
<tr><th id="302">302</th><td>                               <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="295ArgVal" title='ArgVal' data-type='llvm::SDValue' data-ref="295ArgVal">ArgVal</dfn>,</td></tr>
<tr><th id="303">303</th><td>                               <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col6 decl" id="296Offset" title='Offset' data-type='int64_t' data-ref="296Offset">Offset</dfn>) <em>const</em>;</td></tr>
<tr><th id="304">304</th><td></td></tr>
<tr><th id="305">305</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm20AMDGPUTargetLowering14loadInputValueERNS_12SelectionDAGEPKNS_19TargetRegisterClassENS_3EVTERKNS_5SDLocERKNS_13ArgDescriptorE" title='llvm::AMDGPUTargetLowering::loadInputValue' data-ref="_ZNK4llvm20AMDGPUTargetLowering14loadInputValueERNS_12SelectionDAGEPKNS_19TargetRegisterClassENS_3EVTERKNS_5SDLocERKNS_13ArgDescriptorE">loadInputValue</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col7 decl" id="297DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="297DAG">DAG</dfn>,</td></tr>
<tr><th id="306">306</th><td>                         <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="298RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="298RC">RC</dfn>,</td></tr>
<tr><th id="307">307</th><td>                         <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col9 decl" id="299VT" title='VT' data-type='llvm::EVT' data-ref="299VT">VT</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> &amp;<dfn class="local col0 decl" id="300SL" title='SL' data-type='const llvm::SDLoc &amp;' data-ref="300SL">SL</dfn>,</td></tr>
<tr><th id="308">308</th><td>                         <em>const</em> <a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::ArgDescriptor" title='llvm::ArgDescriptor' data-ref="llvm::ArgDescriptor">ArgDescriptor</a> &amp;<dfn class="local col1 decl" id="301Arg" title='Arg' data-type='const llvm::ArgDescriptor &amp;' data-ref="301Arg">Arg</dfn>) <em>const</em>;</td></tr>
<tr><th id="309">309</th><td></td></tr>
<tr><th id="310">310</th><td>  <b>enum</b> <dfn class="type def" id="llvm::AMDGPUTargetLowering::ImplicitParameter" title='llvm::AMDGPUTargetLowering::ImplicitParameter' data-ref="llvm::AMDGPUTargetLowering::ImplicitParameter">ImplicitParameter</dfn> {</td></tr>
<tr><th id="311">311</th><td>    <dfn class="enum" id="llvm::AMDGPUTargetLowering::ImplicitParameter::FIRST_IMPLICIT" title='llvm::AMDGPUTargetLowering::ImplicitParameter::FIRST_IMPLICIT' data-ref="llvm::AMDGPUTargetLowering::ImplicitParameter::FIRST_IMPLICIT">FIRST_IMPLICIT</dfn>,</td></tr>
<tr><th id="312">312</th><td>    <dfn class="enum" id="llvm::AMDGPUTargetLowering::ImplicitParameter::GRID_DIM" title='llvm::AMDGPUTargetLowering::ImplicitParameter::GRID_DIM' data-ref="llvm::AMDGPUTargetLowering::ImplicitParameter::GRID_DIM">GRID_DIM</dfn> = <a class="enum" href="#llvm::AMDGPUTargetLowering::ImplicitParameter::FIRST_IMPLICIT" title='llvm::AMDGPUTargetLowering::ImplicitParameter::FIRST_IMPLICIT' data-ref="llvm::AMDGPUTargetLowering::ImplicitParameter::FIRST_IMPLICIT">FIRST_IMPLICIT</a>,</td></tr>
<tr><th id="313">313</th><td>    <dfn class="enum" id="llvm::AMDGPUTargetLowering::ImplicitParameter::GRID_OFFSET" title='llvm::AMDGPUTargetLowering::ImplicitParameter::GRID_OFFSET' data-ref="llvm::AMDGPUTargetLowering::ImplicitParameter::GRID_OFFSET">GRID_OFFSET</dfn>,</td></tr>
<tr><th id="314">314</th><td>  };</td></tr>
<tr><th id="315">315</th><td></td></tr>
<tr><th id="316">316</th><td>  <i class="doc">/// Helper function that returns the byte offset of the given</i></td></tr>
<tr><th id="317">317</th><td><i class="doc">  /// type of implicit parameter.</i></td></tr>
<tr><th id="318">318</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="decl" id="_ZNK4llvm20AMDGPUTargetLowering26getImplicitParameterOffsetERKNS_15MachineFunctionENS0_17ImplicitParameterE" title='llvm::AMDGPUTargetLowering::getImplicitParameterOffset' data-ref="_ZNK4llvm20AMDGPUTargetLowering26getImplicitParameterOffsetERKNS_15MachineFunctionENS0_17ImplicitParameterE">getImplicitParameterOffset</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="302MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="302MF">MF</dfn>,</td></tr>
<tr><th id="319">319</th><td>                                      <em>const</em> <a class="type" href="#llvm::AMDGPUTargetLowering::ImplicitParameter" title='llvm::AMDGPUTargetLowering::ImplicitParameter' data-ref="llvm::AMDGPUTargetLowering::ImplicitParameter">ImplicitParameter</a> <dfn class="local col3 decl" id="303Param" title='Param' data-type='const llvm::AMDGPUTargetLowering::ImplicitParameter' data-ref="303Param">Param</dfn>) <em>const</em>;</td></tr>
<tr><th id="320">320</th><td></td></tr>
<tr><th id="321">321</th><td>  <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="virtual decl def" id="_ZNK4llvm20AMDGPUTargetLowering17getFenceOperandTyERKNS_10DataLayoutE" title='llvm::AMDGPUTargetLowering::getFenceOperandTy' data-ref="_ZNK4llvm20AMDGPUTargetLowering17getFenceOperandTyERKNS_10DataLayoutE">getFenceOperandTy</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/DataLayout.h.html#llvm::DataLayout" title='llvm::DataLayout' data-ref="llvm::DataLayout">DataLayout</a> &amp;<dfn class="local col4 decl" id="304DL" title='DL' data-type='const llvm::DataLayout &amp;' data-ref="304DL">DL</dfn>) <em>const</em> override {</td></tr>
<tr><th id="322">322</th><td>    <b>return</b> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>;</td></tr>
<tr><th id="323">323</th><td>  }</td></tr>
<tr><th id="324">324</th><td></td></tr>
<tr><th id="325">325</th><td>  <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::AtomicExpansionKind" title='llvm::TargetLoweringBase::AtomicExpansionKind' data-ref="llvm::TargetLoweringBase::AtomicExpansionKind">AtomicExpansionKind</a> <dfn class="virtual decl" id="_ZNK4llvm20AMDGPUTargetLowering25shouldExpandAtomicRMWInIREPNS_13AtomicRMWInstE" title='llvm::AMDGPUTargetLowering::shouldExpandAtomicRMWInIR' data-ref="_ZNK4llvm20AMDGPUTargetLowering25shouldExpandAtomicRMWInIREPNS_13AtomicRMWInstE">shouldExpandAtomicRMWInIR</dfn>(<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::AtomicRMWInst" title='llvm::AtomicRMWInst' data-ref="llvm::AtomicRMWInst">AtomicRMWInst</a> *) <em>const</em> override;</td></tr>
<tr><th id="326">326</th><td></td></tr>
<tr><th id="327">327</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm20AMDGPUTargetLowering16SelectFlatOffsetEbRNS_12SelectionDAGEPNS_6SDNodeENS_7SDValueERS5_S6_S6_" title='llvm::AMDGPUTargetLowering::SelectFlatOffset' data-ref="_ZNK4llvm20AMDGPUTargetLowering16SelectFlatOffsetEbRNS_12SelectionDAGEPNS_6SDNodeENS_7SDValueERS5_S6_S6_">SelectFlatOffset</dfn>(<em>bool</em> <dfn class="local col5 decl" id="305IsSigned" title='IsSigned' data-type='bool' data-ref="305IsSigned">IsSigned</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col6 decl" id="306DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="306DAG">DAG</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col7 decl" id="307N" title='N' data-type='llvm::SDNode *' data-ref="307N">N</dfn>,</td></tr>
<tr><th id="328">328</th><td>                        <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="308Addr" title='Addr' data-type='llvm::SDValue' data-ref="308Addr">Addr</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col9 decl" id="309VAddr" title='VAddr' data-type='llvm::SDValue &amp;' data-ref="309VAddr">VAddr</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col0 decl" id="310Offset" title='Offset' data-type='llvm::SDValue &amp;' data-ref="310Offset">Offset</dfn>,</td></tr>
<tr><th id="329">329</th><td>                        <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col1 decl" id="311SLC" title='SLC' data-type='llvm::SDValue &amp;' data-ref="311SLC">SLC</dfn>) <em>const</em>;</td></tr>
<tr><th id="330">330</th><td>};</td></tr>
<tr><th id="331">331</th><td></td></tr>
<tr><th id="332">332</th><td><b>namespace</b> <span class="namespace">AMDGPUISD</span> {</td></tr>
<tr><th id="333">333</th><td></td></tr>
<tr><th id="334">334</th><td><b>enum</b> <dfn class="type def" id="llvm::AMDGPUISD::NodeType" title='llvm::AMDGPUISD::NodeType' data-ref="llvm::AMDGPUISD::NodeType">NodeType</dfn> : <em>unsigned</em> {</td></tr>
<tr><th id="335">335</th><td>  <i>// AMDIL ISD Opcodes</i></td></tr>
<tr><th id="336">336</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::FIRST_NUMBER" title='llvm::AMDGPUISD::NodeType::FIRST_NUMBER' data-ref="llvm::AMDGPUISD::NodeType::FIRST_NUMBER">FIRST_NUMBER</dfn> = <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BUILTIN_OP_END" title='llvm::ISD::NodeType::BUILTIN_OP_END' data-ref="llvm::ISD::NodeType::BUILTIN_OP_END">BUILTIN_OP_END</a>,</td></tr>
<tr><th id="337">337</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::UMUL" title='llvm::AMDGPUISD::NodeType::UMUL' data-ref="llvm::AMDGPUISD::NodeType::UMUL">UMUL</dfn>,        <i>// 32bit unsigned multiplication</i></td></tr>
<tr><th id="338">338</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::BRANCH_COND" title='llvm::AMDGPUISD::NodeType::BRANCH_COND' data-ref="llvm::AMDGPUISD::NodeType::BRANCH_COND">BRANCH_COND</dfn>,</td></tr>
<tr><th id="339">339</th><td>  <i>// End AMDIL ISD Opcodes</i></td></tr>
<tr><th id="340">340</th><td><i></i></td></tr>
<tr><th id="341">341</th><td><i>  // Function call.</i></td></tr>
<tr><th id="342">342</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::CALL" title='llvm::AMDGPUISD::NodeType::CALL' data-ref="llvm::AMDGPUISD::NodeType::CALL">CALL</dfn>,</td></tr>
<tr><th id="343">343</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::TC_RETURN" title='llvm::AMDGPUISD::NodeType::TC_RETURN' data-ref="llvm::AMDGPUISD::NodeType::TC_RETURN">TC_RETURN</dfn>,</td></tr>
<tr><th id="344">344</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::TRAP" title='llvm::AMDGPUISD::NodeType::TRAP' data-ref="llvm::AMDGPUISD::NodeType::TRAP">TRAP</dfn>,</td></tr>
<tr><th id="345">345</th><td></td></tr>
<tr><th id="346">346</th><td>  <i>// Masked control flow nodes.</i></td></tr>
<tr><th id="347">347</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::IF" title='llvm::AMDGPUISD::NodeType::IF' data-ref="llvm::AMDGPUISD::NodeType::IF">IF</dfn>,</td></tr>
<tr><th id="348">348</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::ELSE" title='llvm::AMDGPUISD::NodeType::ELSE' data-ref="llvm::AMDGPUISD::NodeType::ELSE">ELSE</dfn>,</td></tr>
<tr><th id="349">349</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::LOOP" title='llvm::AMDGPUISD::NodeType::LOOP' data-ref="llvm::AMDGPUISD::NodeType::LOOP">LOOP</dfn>,</td></tr>
<tr><th id="350">350</th><td></td></tr>
<tr><th id="351">351</th><td>  <i>// A uniform kernel return that terminates the wavefront.</i></td></tr>
<tr><th id="352">352</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::ENDPGM" title='llvm::AMDGPUISD::NodeType::ENDPGM' data-ref="llvm::AMDGPUISD::NodeType::ENDPGM">ENDPGM</dfn>,</td></tr>
<tr><th id="353">353</th><td></td></tr>
<tr><th id="354">354</th><td>  <i>// Return to a shader part's epilog code.</i></td></tr>
<tr><th id="355">355</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::RETURN_TO_EPILOG" title='llvm::AMDGPUISD::NodeType::RETURN_TO_EPILOG' data-ref="llvm::AMDGPUISD::NodeType::RETURN_TO_EPILOG">RETURN_TO_EPILOG</dfn>,</td></tr>
<tr><th id="356">356</th><td></td></tr>
<tr><th id="357">357</th><td>  <i>// Return with values from a non-entry function.</i></td></tr>
<tr><th id="358">358</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::RET_FLAG" title='llvm::AMDGPUISD::NodeType::RET_FLAG' data-ref="llvm::AMDGPUISD::NodeType::RET_FLAG">RET_FLAG</dfn>,</td></tr>
<tr><th id="359">359</th><td></td></tr>
<tr><th id="360">360</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::DWORDADDR" title='llvm::AMDGPUISD::NodeType::DWORDADDR' data-ref="llvm::AMDGPUISD::NodeType::DWORDADDR">DWORDADDR</dfn>,</td></tr>
<tr><th id="361">361</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::FRACT" title='llvm::AMDGPUISD::NodeType::FRACT' data-ref="llvm::AMDGPUISD::NodeType::FRACT">FRACT</dfn>,</td></tr>
<tr><th id="362">362</th><td></td></tr>
<tr><th id="363">363</th><td>  <i class="doc">/// CLAMP value between 0.0 and 1.0. NaN clamped to 0, following clamp output</i></td></tr>
<tr><th id="364">364</th><td><i class="doc">  /// modifier behavior with dx10_enable.</i></td></tr>
<tr><th id="365">365</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::CLAMP" title='llvm::AMDGPUISD::NodeType::CLAMP' data-ref="llvm::AMDGPUISD::NodeType::CLAMP">CLAMP</dfn>,</td></tr>
<tr><th id="366">366</th><td></td></tr>
<tr><th id="367">367</th><td>  <i>// This is SETCC with the full mask result which is used for a compare with a</i></td></tr>
<tr><th id="368">368</th><td><i>  // result bit per item in the wavefront.</i></td></tr>
<tr><th id="369">369</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::SETCC" title='llvm::AMDGPUISD::NodeType::SETCC' data-ref="llvm::AMDGPUISD::NodeType::SETCC">SETCC</dfn>,</td></tr>
<tr><th id="370">370</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::SETREG" title='llvm::AMDGPUISD::NodeType::SETREG' data-ref="llvm::AMDGPUISD::NodeType::SETREG">SETREG</dfn>,</td></tr>
<tr><th id="371">371</th><td>  <i>// FP ops with input and output chain.</i></td></tr>
<tr><th id="372">372</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::FMA_W_CHAIN" title='llvm::AMDGPUISD::NodeType::FMA_W_CHAIN' data-ref="llvm::AMDGPUISD::NodeType::FMA_W_CHAIN">FMA_W_CHAIN</dfn>,</td></tr>
<tr><th id="373">373</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::FMUL_W_CHAIN" title='llvm::AMDGPUISD::NodeType::FMUL_W_CHAIN' data-ref="llvm::AMDGPUISD::NodeType::FMUL_W_CHAIN">FMUL_W_CHAIN</dfn>,</td></tr>
<tr><th id="374">374</th><td></td></tr>
<tr><th id="375">375</th><td>  <i>// SIN_HW, COS_HW - f32 for SI, 1 ULP max error, valid from -100 pi to 100 pi.</i></td></tr>
<tr><th id="376">376</th><td><i>  // Denormals handled on some parts.</i></td></tr>
<tr><th id="377">377</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::COS_HW" title='llvm::AMDGPUISD::NodeType::COS_HW' data-ref="llvm::AMDGPUISD::NodeType::COS_HW">COS_HW</dfn>,</td></tr>
<tr><th id="378">378</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::SIN_HW" title='llvm::AMDGPUISD::NodeType::SIN_HW' data-ref="llvm::AMDGPUISD::NodeType::SIN_HW">SIN_HW</dfn>,</td></tr>
<tr><th id="379">379</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::FMAX_LEGACY" title='llvm::AMDGPUISD::NodeType::FMAX_LEGACY' data-ref="llvm::AMDGPUISD::NodeType::FMAX_LEGACY">FMAX_LEGACY</dfn>,</td></tr>
<tr><th id="380">380</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::FMIN_LEGACY" title='llvm::AMDGPUISD::NodeType::FMIN_LEGACY' data-ref="llvm::AMDGPUISD::NodeType::FMIN_LEGACY">FMIN_LEGACY</dfn>,</td></tr>
<tr><th id="381">381</th><td></td></tr>
<tr><th id="382">382</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::FMAX3" title='llvm::AMDGPUISD::NodeType::FMAX3' data-ref="llvm::AMDGPUISD::NodeType::FMAX3">FMAX3</dfn>,</td></tr>
<tr><th id="383">383</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::SMAX3" title='llvm::AMDGPUISD::NodeType::SMAX3' data-ref="llvm::AMDGPUISD::NodeType::SMAX3">SMAX3</dfn>,</td></tr>
<tr><th id="384">384</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::UMAX3" title='llvm::AMDGPUISD::NodeType::UMAX3' data-ref="llvm::AMDGPUISD::NodeType::UMAX3">UMAX3</dfn>,</td></tr>
<tr><th id="385">385</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::FMIN3" title='llvm::AMDGPUISD::NodeType::FMIN3' data-ref="llvm::AMDGPUISD::NodeType::FMIN3">FMIN3</dfn>,</td></tr>
<tr><th id="386">386</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::SMIN3" title='llvm::AMDGPUISD::NodeType::SMIN3' data-ref="llvm::AMDGPUISD::NodeType::SMIN3">SMIN3</dfn>,</td></tr>
<tr><th id="387">387</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::UMIN3" title='llvm::AMDGPUISD::NodeType::UMIN3' data-ref="llvm::AMDGPUISD::NodeType::UMIN3">UMIN3</dfn>,</td></tr>
<tr><th id="388">388</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::FMED3" title='llvm::AMDGPUISD::NodeType::FMED3' data-ref="llvm::AMDGPUISD::NodeType::FMED3">FMED3</dfn>,</td></tr>
<tr><th id="389">389</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::SMED3" title='llvm::AMDGPUISD::NodeType::SMED3' data-ref="llvm::AMDGPUISD::NodeType::SMED3">SMED3</dfn>,</td></tr>
<tr><th id="390">390</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::UMED3" title='llvm::AMDGPUISD::NodeType::UMED3' data-ref="llvm::AMDGPUISD::NodeType::UMED3">UMED3</dfn>,</td></tr>
<tr><th id="391">391</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::FDOT2" title='llvm::AMDGPUISD::NodeType::FDOT2' data-ref="llvm::AMDGPUISD::NodeType::FDOT2">FDOT2</dfn>,</td></tr>
<tr><th id="392">392</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::URECIP" title='llvm::AMDGPUISD::NodeType::URECIP' data-ref="llvm::AMDGPUISD::NodeType::URECIP">URECIP</dfn>,</td></tr>
<tr><th id="393">393</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::DIV_SCALE" title='llvm::AMDGPUISD::NodeType::DIV_SCALE' data-ref="llvm::AMDGPUISD::NodeType::DIV_SCALE">DIV_SCALE</dfn>,</td></tr>
<tr><th id="394">394</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::DIV_FMAS" title='llvm::AMDGPUISD::NodeType::DIV_FMAS' data-ref="llvm::AMDGPUISD::NodeType::DIV_FMAS">DIV_FMAS</dfn>,</td></tr>
<tr><th id="395">395</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::DIV_FIXUP" title='llvm::AMDGPUISD::NodeType::DIV_FIXUP' data-ref="llvm::AMDGPUISD::NodeType::DIV_FIXUP">DIV_FIXUP</dfn>,</td></tr>
<tr><th id="396">396</th><td>  <i>// For emitting ISD::FMAD when f32 denormals are enabled because mac/mad is</i></td></tr>
<tr><th id="397">397</th><td><i>  // treated as an illegal operation.</i></td></tr>
<tr><th id="398">398</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::FMAD_FTZ" title='llvm::AMDGPUISD::NodeType::FMAD_FTZ' data-ref="llvm::AMDGPUISD::NodeType::FMAD_FTZ">FMAD_FTZ</dfn>,</td></tr>
<tr><th id="399">399</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::TRIG_PREOP" title='llvm::AMDGPUISD::NodeType::TRIG_PREOP' data-ref="llvm::AMDGPUISD::NodeType::TRIG_PREOP">TRIG_PREOP</dfn>, <i>// 1 ULP max error for f64</i></td></tr>
<tr><th id="400">400</th><td></td></tr>
<tr><th id="401">401</th><td>  <i>// RCP, RSQ - For f32, 1 ULP max error, no denormal handling.</i></td></tr>
<tr><th id="402">402</th><td><i>  //            For f64, max error 2^29 ULP, handles denormals.</i></td></tr>
<tr><th id="403">403</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::RCP" title='llvm::AMDGPUISD::NodeType::RCP' data-ref="llvm::AMDGPUISD::NodeType::RCP">RCP</dfn>,</td></tr>
<tr><th id="404">404</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::RSQ" title='llvm::AMDGPUISD::NodeType::RSQ' data-ref="llvm::AMDGPUISD::NodeType::RSQ">RSQ</dfn>,</td></tr>
<tr><th id="405">405</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::RCP_LEGACY" title='llvm::AMDGPUISD::NodeType::RCP_LEGACY' data-ref="llvm::AMDGPUISD::NodeType::RCP_LEGACY">RCP_LEGACY</dfn>,</td></tr>
<tr><th id="406">406</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::RSQ_LEGACY" title='llvm::AMDGPUISD::NodeType::RSQ_LEGACY' data-ref="llvm::AMDGPUISD::NodeType::RSQ_LEGACY">RSQ_LEGACY</dfn>,</td></tr>
<tr><th id="407">407</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::RCP_IFLAG" title='llvm::AMDGPUISD::NodeType::RCP_IFLAG' data-ref="llvm::AMDGPUISD::NodeType::RCP_IFLAG">RCP_IFLAG</dfn>,</td></tr>
<tr><th id="408">408</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::FMUL_LEGACY" title='llvm::AMDGPUISD::NodeType::FMUL_LEGACY' data-ref="llvm::AMDGPUISD::NodeType::FMUL_LEGACY">FMUL_LEGACY</dfn>,</td></tr>
<tr><th id="409">409</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::RSQ_CLAMP" title='llvm::AMDGPUISD::NodeType::RSQ_CLAMP' data-ref="llvm::AMDGPUISD::NodeType::RSQ_CLAMP">RSQ_CLAMP</dfn>,</td></tr>
<tr><th id="410">410</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::LDEXP" title='llvm::AMDGPUISD::NodeType::LDEXP' data-ref="llvm::AMDGPUISD::NodeType::LDEXP">LDEXP</dfn>,</td></tr>
<tr><th id="411">411</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::FP_CLASS" title='llvm::AMDGPUISD::NodeType::FP_CLASS' data-ref="llvm::AMDGPUISD::NodeType::FP_CLASS">FP_CLASS</dfn>,</td></tr>
<tr><th id="412">412</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::DOT4" title='llvm::AMDGPUISD::NodeType::DOT4' data-ref="llvm::AMDGPUISD::NodeType::DOT4">DOT4</dfn>,</td></tr>
<tr><th id="413">413</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::CARRY" title='llvm::AMDGPUISD::NodeType::CARRY' data-ref="llvm::AMDGPUISD::NodeType::CARRY">CARRY</dfn>,</td></tr>
<tr><th id="414">414</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::BORROW" title='llvm::AMDGPUISD::NodeType::BORROW' data-ref="llvm::AMDGPUISD::NodeType::BORROW">BORROW</dfn>,</td></tr>
<tr><th id="415">415</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::BFE_U32" title='llvm::AMDGPUISD::NodeType::BFE_U32' data-ref="llvm::AMDGPUISD::NodeType::BFE_U32">BFE_U32</dfn>, <i>// Extract range of bits with zero extension to 32-bits.</i></td></tr>
<tr><th id="416">416</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::BFE_I32" title='llvm::AMDGPUISD::NodeType::BFE_I32' data-ref="llvm::AMDGPUISD::NodeType::BFE_I32">BFE_I32</dfn>, <i>// Extract range of bits with sign extension to 32-bits.</i></td></tr>
<tr><th id="417">417</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::BFI" title='llvm::AMDGPUISD::NodeType::BFI' data-ref="llvm::AMDGPUISD::NodeType::BFI">BFI</dfn>, <i>// (src0 &amp; src1) | (~src0 &amp; src2)</i></td></tr>
<tr><th id="418">418</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::BFM" title='llvm::AMDGPUISD::NodeType::BFM' data-ref="llvm::AMDGPUISD::NodeType::BFM">BFM</dfn>, <i>// Insert a range of bits into a 32-bit word.</i></td></tr>
<tr><th id="419">419</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::FFBH_U32" title='llvm::AMDGPUISD::NodeType::FFBH_U32' data-ref="llvm::AMDGPUISD::NodeType::FFBH_U32">FFBH_U32</dfn>, <i>// ctlz with -1 if input is zero.</i></td></tr>
<tr><th id="420">420</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::FFBH_I32" title='llvm::AMDGPUISD::NodeType::FFBH_I32' data-ref="llvm::AMDGPUISD::NodeType::FFBH_I32">FFBH_I32</dfn>,</td></tr>
<tr><th id="421">421</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::FFBL_B32" title='llvm::AMDGPUISD::NodeType::FFBL_B32' data-ref="llvm::AMDGPUISD::NodeType::FFBL_B32">FFBL_B32</dfn>, <i>// cttz with -1 if input is zero.</i></td></tr>
<tr><th id="422">422</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::MUL_U24" title='llvm::AMDGPUISD::NodeType::MUL_U24' data-ref="llvm::AMDGPUISD::NodeType::MUL_U24">MUL_U24</dfn>,</td></tr>
<tr><th id="423">423</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::MUL_I24" title='llvm::AMDGPUISD::NodeType::MUL_I24' data-ref="llvm::AMDGPUISD::NodeType::MUL_I24">MUL_I24</dfn>,</td></tr>
<tr><th id="424">424</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::MULHI_U24" title='llvm::AMDGPUISD::NodeType::MULHI_U24' data-ref="llvm::AMDGPUISD::NodeType::MULHI_U24">MULHI_U24</dfn>,</td></tr>
<tr><th id="425">425</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::MULHI_I24" title='llvm::AMDGPUISD::NodeType::MULHI_I24' data-ref="llvm::AMDGPUISD::NodeType::MULHI_I24">MULHI_I24</dfn>,</td></tr>
<tr><th id="426">426</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::MAD_U24" title='llvm::AMDGPUISD::NodeType::MAD_U24' data-ref="llvm::AMDGPUISD::NodeType::MAD_U24">MAD_U24</dfn>,</td></tr>
<tr><th id="427">427</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::MAD_I24" title='llvm::AMDGPUISD::NodeType::MAD_I24' data-ref="llvm::AMDGPUISD::NodeType::MAD_I24">MAD_I24</dfn>,</td></tr>
<tr><th id="428">428</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::MAD_U64_U32" title='llvm::AMDGPUISD::NodeType::MAD_U64_U32' data-ref="llvm::AMDGPUISD::NodeType::MAD_U64_U32">MAD_U64_U32</dfn>,</td></tr>
<tr><th id="429">429</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::MAD_I64_I32" title='llvm::AMDGPUISD::NodeType::MAD_I64_I32' data-ref="llvm::AMDGPUISD::NodeType::MAD_I64_I32">MAD_I64_I32</dfn>,</td></tr>
<tr><th id="430">430</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::MUL_LOHI_I24" title='llvm::AMDGPUISD::NodeType::MUL_LOHI_I24' data-ref="llvm::AMDGPUISD::NodeType::MUL_LOHI_I24">MUL_LOHI_I24</dfn>,</td></tr>
<tr><th id="431">431</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::MUL_LOHI_U24" title='llvm::AMDGPUISD::NodeType::MUL_LOHI_U24' data-ref="llvm::AMDGPUISD::NodeType::MUL_LOHI_U24">MUL_LOHI_U24</dfn>,</td></tr>
<tr><th id="432">432</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::PERM" title='llvm::AMDGPUISD::NodeType::PERM' data-ref="llvm::AMDGPUISD::NodeType::PERM">PERM</dfn>,</td></tr>
<tr><th id="433">433</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::TEXTURE_FETCH" title='llvm::AMDGPUISD::NodeType::TEXTURE_FETCH' data-ref="llvm::AMDGPUISD::NodeType::TEXTURE_FETCH">TEXTURE_FETCH</dfn>,</td></tr>
<tr><th id="434">434</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::EXPORT" title='llvm::AMDGPUISD::NodeType::EXPORT' data-ref="llvm::AMDGPUISD::NodeType::EXPORT">EXPORT</dfn>, <i>// exp on SI+</i></td></tr>
<tr><th id="435">435</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::EXPORT_DONE" title='llvm::AMDGPUISD::NodeType::EXPORT_DONE' data-ref="llvm::AMDGPUISD::NodeType::EXPORT_DONE">EXPORT_DONE</dfn>, <i>// exp on SI+ with done bit set</i></td></tr>
<tr><th id="436">436</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::R600_EXPORT" title='llvm::AMDGPUISD::NodeType::R600_EXPORT' data-ref="llvm::AMDGPUISD::NodeType::R600_EXPORT">R600_EXPORT</dfn>,</td></tr>
<tr><th id="437">437</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::CONST_ADDRESS" title='llvm::AMDGPUISD::NodeType::CONST_ADDRESS' data-ref="llvm::AMDGPUISD::NodeType::CONST_ADDRESS">CONST_ADDRESS</dfn>,</td></tr>
<tr><th id="438">438</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::REGISTER_LOAD" title='llvm::AMDGPUISD::NodeType::REGISTER_LOAD' data-ref="llvm::AMDGPUISD::NodeType::REGISTER_LOAD">REGISTER_LOAD</dfn>,</td></tr>
<tr><th id="439">439</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::REGISTER_STORE" title='llvm::AMDGPUISD::NodeType::REGISTER_STORE' data-ref="llvm::AMDGPUISD::NodeType::REGISTER_STORE">REGISTER_STORE</dfn>,</td></tr>
<tr><th id="440">440</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::SAMPLE" title='llvm::AMDGPUISD::NodeType::SAMPLE' data-ref="llvm::AMDGPUISD::NodeType::SAMPLE">SAMPLE</dfn>,</td></tr>
<tr><th id="441">441</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::SAMPLEB" title='llvm::AMDGPUISD::NodeType::SAMPLEB' data-ref="llvm::AMDGPUISD::NodeType::SAMPLEB">SAMPLEB</dfn>,</td></tr>
<tr><th id="442">442</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::SAMPLED" title='llvm::AMDGPUISD::NodeType::SAMPLED' data-ref="llvm::AMDGPUISD::NodeType::SAMPLED">SAMPLED</dfn>,</td></tr>
<tr><th id="443">443</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::SAMPLEL" title='llvm::AMDGPUISD::NodeType::SAMPLEL' data-ref="llvm::AMDGPUISD::NodeType::SAMPLEL">SAMPLEL</dfn>,</td></tr>
<tr><th id="444">444</th><td></td></tr>
<tr><th id="445">445</th><td>  <i>// These cvt_f32_ubyte* nodes need to remain consecutive and in order.</i></td></tr>
<tr><th id="446">446</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::CVT_F32_UBYTE0" title='llvm::AMDGPUISD::NodeType::CVT_F32_UBYTE0' data-ref="llvm::AMDGPUISD::NodeType::CVT_F32_UBYTE0">CVT_F32_UBYTE0</dfn>,</td></tr>
<tr><th id="447">447</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::CVT_F32_UBYTE1" title='llvm::AMDGPUISD::NodeType::CVT_F32_UBYTE1' data-ref="llvm::AMDGPUISD::NodeType::CVT_F32_UBYTE1">CVT_F32_UBYTE1</dfn>,</td></tr>
<tr><th id="448">448</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::CVT_F32_UBYTE2" title='llvm::AMDGPUISD::NodeType::CVT_F32_UBYTE2' data-ref="llvm::AMDGPUISD::NodeType::CVT_F32_UBYTE2">CVT_F32_UBYTE2</dfn>,</td></tr>
<tr><th id="449">449</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::CVT_F32_UBYTE3" title='llvm::AMDGPUISD::NodeType::CVT_F32_UBYTE3' data-ref="llvm::AMDGPUISD::NodeType::CVT_F32_UBYTE3">CVT_F32_UBYTE3</dfn>,</td></tr>
<tr><th id="450">450</th><td></td></tr>
<tr><th id="451">451</th><td>  <i>// Convert two float 32 numbers into a single register holding two packed f16</i></td></tr>
<tr><th id="452">452</th><td><i>  // with round to zero.</i></td></tr>
<tr><th id="453">453</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::CVT_PKRTZ_F16_F32" title='llvm::AMDGPUISD::NodeType::CVT_PKRTZ_F16_F32' data-ref="llvm::AMDGPUISD::NodeType::CVT_PKRTZ_F16_F32">CVT_PKRTZ_F16_F32</dfn>,</td></tr>
<tr><th id="454">454</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::CVT_PKNORM_I16_F32" title='llvm::AMDGPUISD::NodeType::CVT_PKNORM_I16_F32' data-ref="llvm::AMDGPUISD::NodeType::CVT_PKNORM_I16_F32">CVT_PKNORM_I16_F32</dfn>,</td></tr>
<tr><th id="455">455</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::CVT_PKNORM_U16_F32" title='llvm::AMDGPUISD::NodeType::CVT_PKNORM_U16_F32' data-ref="llvm::AMDGPUISD::NodeType::CVT_PKNORM_U16_F32">CVT_PKNORM_U16_F32</dfn>,</td></tr>
<tr><th id="456">456</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::CVT_PK_I16_I32" title='llvm::AMDGPUISD::NodeType::CVT_PK_I16_I32' data-ref="llvm::AMDGPUISD::NodeType::CVT_PK_I16_I32">CVT_PK_I16_I32</dfn>,</td></tr>
<tr><th id="457">457</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::CVT_PK_U16_U32" title='llvm::AMDGPUISD::NodeType::CVT_PK_U16_U32' data-ref="llvm::AMDGPUISD::NodeType::CVT_PK_U16_U32">CVT_PK_U16_U32</dfn>,</td></tr>
<tr><th id="458">458</th><td></td></tr>
<tr><th id="459">459</th><td>  <i>// Same as the standard node, except the high bits of the resulting integer</i></td></tr>
<tr><th id="460">460</th><td><i>  // are known 0.</i></td></tr>
<tr><th id="461">461</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::FP_TO_FP16" title='llvm::AMDGPUISD::NodeType::FP_TO_FP16' data-ref="llvm::AMDGPUISD::NodeType::FP_TO_FP16">FP_TO_FP16</dfn>,</td></tr>
<tr><th id="462">462</th><td></td></tr>
<tr><th id="463">463</th><td>  <i>// Wrapper around fp16 results that are known to zero the high bits.</i></td></tr>
<tr><th id="464">464</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::FP16_ZEXT" title='llvm::AMDGPUISD::NodeType::FP16_ZEXT' data-ref="llvm::AMDGPUISD::NodeType::FP16_ZEXT">FP16_ZEXT</dfn>,</td></tr>
<tr><th id="465">465</th><td></td></tr>
<tr><th id="466">466</th><td>  <i class="doc">/// This node is for VLIW targets and it is used to represent a vector</i></td></tr>
<tr><th id="467">467</th><td><i class="doc">  /// that is stored in consecutive registers with the same channel.</i></td></tr>
<tr><th id="468">468</th><td><i class="doc">  /// For example:</i></td></tr>
<tr><th id="469">469</th><td><i class="doc">  ///   |X  |Y|Z|W|</i></td></tr>
<tr><th id="470">470</th><td><i class="doc">  /// T0|v.x| | | |</i></td></tr>
<tr><th id="471">471</th><td><i class="doc">  /// T1|v.y| | | |</i></td></tr>
<tr><th id="472">472</th><td><i class="doc">  /// T2|v.z| | | |</i></td></tr>
<tr><th id="473">473</th><td><i class="doc">  /// T3|v.w| | | |</i></td></tr>
<tr><th id="474">474</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::BUILD_VERTICAL_VECTOR" title='llvm::AMDGPUISD::NodeType::BUILD_VERTICAL_VECTOR' data-ref="llvm::AMDGPUISD::NodeType::BUILD_VERTICAL_VECTOR">BUILD_VERTICAL_VECTOR</dfn>,</td></tr>
<tr><th id="475">475</th><td>  <i class="doc">/// Pointer to the start of the shader's constant data.</i></td></tr>
<tr><th id="476">476</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::CONST_DATA_PTR" title='llvm::AMDGPUISD::NodeType::CONST_DATA_PTR' data-ref="llvm::AMDGPUISD::NodeType::CONST_DATA_PTR">CONST_DATA_PTR</dfn>,</td></tr>
<tr><th id="477">477</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::INIT_EXEC" title='llvm::AMDGPUISD::NodeType::INIT_EXEC' data-ref="llvm::AMDGPUISD::NodeType::INIT_EXEC">INIT_EXEC</dfn>,</td></tr>
<tr><th id="478">478</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::INIT_EXEC_FROM_INPUT" title='llvm::AMDGPUISD::NodeType::INIT_EXEC_FROM_INPUT' data-ref="llvm::AMDGPUISD::NodeType::INIT_EXEC_FROM_INPUT">INIT_EXEC_FROM_INPUT</dfn>,</td></tr>
<tr><th id="479">479</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::SENDMSG" title='llvm::AMDGPUISD::NodeType::SENDMSG' data-ref="llvm::AMDGPUISD::NodeType::SENDMSG">SENDMSG</dfn>,</td></tr>
<tr><th id="480">480</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::SENDMSGHALT" title='llvm::AMDGPUISD::NodeType::SENDMSGHALT' data-ref="llvm::AMDGPUISD::NodeType::SENDMSGHALT">SENDMSGHALT</dfn>,</td></tr>
<tr><th id="481">481</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::INTERP_MOV" title='llvm::AMDGPUISD::NodeType::INTERP_MOV' data-ref="llvm::AMDGPUISD::NodeType::INTERP_MOV">INTERP_MOV</dfn>,</td></tr>
<tr><th id="482">482</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::INTERP_P1" title='llvm::AMDGPUISD::NodeType::INTERP_P1' data-ref="llvm::AMDGPUISD::NodeType::INTERP_P1">INTERP_P1</dfn>,</td></tr>
<tr><th id="483">483</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::INTERP_P2" title='llvm::AMDGPUISD::NodeType::INTERP_P2' data-ref="llvm::AMDGPUISD::NodeType::INTERP_P2">INTERP_P2</dfn>,</td></tr>
<tr><th id="484">484</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::INTERP_P1LL_F16" title='llvm::AMDGPUISD::NodeType::INTERP_P1LL_F16' data-ref="llvm::AMDGPUISD::NodeType::INTERP_P1LL_F16">INTERP_P1LL_F16</dfn>,</td></tr>
<tr><th id="485">485</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::INTERP_P1LV_F16" title='llvm::AMDGPUISD::NodeType::INTERP_P1LV_F16' data-ref="llvm::AMDGPUISD::NodeType::INTERP_P1LV_F16">INTERP_P1LV_F16</dfn>,</td></tr>
<tr><th id="486">486</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::INTERP_P2_F16" title='llvm::AMDGPUISD::NodeType::INTERP_P2_F16' data-ref="llvm::AMDGPUISD::NodeType::INTERP_P2_F16">INTERP_P2_F16</dfn>,</td></tr>
<tr><th id="487">487</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::PC_ADD_REL_OFFSET" title='llvm::AMDGPUISD::NodeType::PC_ADD_REL_OFFSET' data-ref="llvm::AMDGPUISD::NodeType::PC_ADD_REL_OFFSET">PC_ADD_REL_OFFSET</dfn>,</td></tr>
<tr><th id="488">488</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::KILL" title='llvm::AMDGPUISD::NodeType::KILL' data-ref="llvm::AMDGPUISD::NodeType::KILL">KILL</dfn>,</td></tr>
<tr><th id="489">489</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::DUMMY_CHAIN" title='llvm::AMDGPUISD::NodeType::DUMMY_CHAIN' data-ref="llvm::AMDGPUISD::NodeType::DUMMY_CHAIN">DUMMY_CHAIN</dfn>,</td></tr>
<tr><th id="490">490</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::FIRST_MEM_OPCODE_NUMBER" title='llvm::AMDGPUISD::NodeType::FIRST_MEM_OPCODE_NUMBER' data-ref="llvm::AMDGPUISD::NodeType::FIRST_MEM_OPCODE_NUMBER">FIRST_MEM_OPCODE_NUMBER</dfn> = <span class="namespace">ISD::</span><a class="ref" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::FIRST_TARGET_MEMORY_OPCODE" title='llvm::ISD::FIRST_TARGET_MEMORY_OPCODE' data-ref="llvm::ISD::FIRST_TARGET_MEMORY_OPCODE">FIRST_TARGET_MEMORY_OPCODE</a>,</td></tr>
<tr><th id="491">491</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::LOAD_D16_HI" title='llvm::AMDGPUISD::NodeType::LOAD_D16_HI' data-ref="llvm::AMDGPUISD::NodeType::LOAD_D16_HI">LOAD_D16_HI</dfn>,</td></tr>
<tr><th id="492">492</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::LOAD_D16_LO" title='llvm::AMDGPUISD::NodeType::LOAD_D16_LO' data-ref="llvm::AMDGPUISD::NodeType::LOAD_D16_LO">LOAD_D16_LO</dfn>,</td></tr>
<tr><th id="493">493</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::LOAD_D16_HI_I8" title='llvm::AMDGPUISD::NodeType::LOAD_D16_HI_I8' data-ref="llvm::AMDGPUISD::NodeType::LOAD_D16_HI_I8">LOAD_D16_HI_I8</dfn>,</td></tr>
<tr><th id="494">494</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::LOAD_D16_HI_U8" title='llvm::AMDGPUISD::NodeType::LOAD_D16_HI_U8' data-ref="llvm::AMDGPUISD::NodeType::LOAD_D16_HI_U8">LOAD_D16_HI_U8</dfn>,</td></tr>
<tr><th id="495">495</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::LOAD_D16_LO_I8" title='llvm::AMDGPUISD::NodeType::LOAD_D16_LO_I8' data-ref="llvm::AMDGPUISD::NodeType::LOAD_D16_LO_I8">LOAD_D16_LO_I8</dfn>,</td></tr>
<tr><th id="496">496</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::LOAD_D16_LO_U8" title='llvm::AMDGPUISD::NodeType::LOAD_D16_LO_U8' data-ref="llvm::AMDGPUISD::NodeType::LOAD_D16_LO_U8">LOAD_D16_LO_U8</dfn>,</td></tr>
<tr><th id="497">497</th><td></td></tr>
<tr><th id="498">498</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::STORE_MSKOR" title='llvm::AMDGPUISD::NodeType::STORE_MSKOR' data-ref="llvm::AMDGPUISD::NodeType::STORE_MSKOR">STORE_MSKOR</dfn>,</td></tr>
<tr><th id="499">499</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::LOAD_CONSTANT" title='llvm::AMDGPUISD::NodeType::LOAD_CONSTANT' data-ref="llvm::AMDGPUISD::NodeType::LOAD_CONSTANT">LOAD_CONSTANT</dfn>,</td></tr>
<tr><th id="500">500</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::TBUFFER_STORE_FORMAT" title='llvm::AMDGPUISD::NodeType::TBUFFER_STORE_FORMAT' data-ref="llvm::AMDGPUISD::NodeType::TBUFFER_STORE_FORMAT">TBUFFER_STORE_FORMAT</dfn>,</td></tr>
<tr><th id="501">501</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::TBUFFER_STORE_FORMAT_D16" title='llvm::AMDGPUISD::NodeType::TBUFFER_STORE_FORMAT_D16' data-ref="llvm::AMDGPUISD::NodeType::TBUFFER_STORE_FORMAT_D16">TBUFFER_STORE_FORMAT_D16</dfn>,</td></tr>
<tr><th id="502">502</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::TBUFFER_LOAD_FORMAT" title='llvm::AMDGPUISD::NodeType::TBUFFER_LOAD_FORMAT' data-ref="llvm::AMDGPUISD::NodeType::TBUFFER_LOAD_FORMAT">TBUFFER_LOAD_FORMAT</dfn>,</td></tr>
<tr><th id="503">503</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::TBUFFER_LOAD_FORMAT_D16" title='llvm::AMDGPUISD::NodeType::TBUFFER_LOAD_FORMAT_D16' data-ref="llvm::AMDGPUISD::NodeType::TBUFFER_LOAD_FORMAT_D16">TBUFFER_LOAD_FORMAT_D16</dfn>,</td></tr>
<tr><th id="504">504</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::DS_ORDERED_COUNT" title='llvm::AMDGPUISD::NodeType::DS_ORDERED_COUNT' data-ref="llvm::AMDGPUISD::NodeType::DS_ORDERED_COUNT">DS_ORDERED_COUNT</dfn>,</td></tr>
<tr><th id="505">505</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::ATOMIC_CMP_SWAP" title='llvm::AMDGPUISD::NodeType::ATOMIC_CMP_SWAP' data-ref="llvm::AMDGPUISD::NodeType::ATOMIC_CMP_SWAP">ATOMIC_CMP_SWAP</dfn>,</td></tr>
<tr><th id="506">506</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::ATOMIC_INC" title='llvm::AMDGPUISD::NodeType::ATOMIC_INC' data-ref="llvm::AMDGPUISD::NodeType::ATOMIC_INC">ATOMIC_INC</dfn>,</td></tr>
<tr><th id="507">507</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::ATOMIC_DEC" title='llvm::AMDGPUISD::NodeType::ATOMIC_DEC' data-ref="llvm::AMDGPUISD::NodeType::ATOMIC_DEC">ATOMIC_DEC</dfn>,</td></tr>
<tr><th id="508">508</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::ATOMIC_LOAD_FMIN" title='llvm::AMDGPUISD::NodeType::ATOMIC_LOAD_FMIN' data-ref="llvm::AMDGPUISD::NodeType::ATOMIC_LOAD_FMIN">ATOMIC_LOAD_FMIN</dfn>,</td></tr>
<tr><th id="509">509</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::ATOMIC_LOAD_FMAX" title='llvm::AMDGPUISD::NodeType::ATOMIC_LOAD_FMAX' data-ref="llvm::AMDGPUISD::NodeType::ATOMIC_LOAD_FMAX">ATOMIC_LOAD_FMAX</dfn>,</td></tr>
<tr><th id="510">510</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::BUFFER_LOAD" title='llvm::AMDGPUISD::NodeType::BUFFER_LOAD' data-ref="llvm::AMDGPUISD::NodeType::BUFFER_LOAD">BUFFER_LOAD</dfn>,</td></tr>
<tr><th id="511">511</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::BUFFER_LOAD_UBYTE" title='llvm::AMDGPUISD::NodeType::BUFFER_LOAD_UBYTE' data-ref="llvm::AMDGPUISD::NodeType::BUFFER_LOAD_UBYTE">BUFFER_LOAD_UBYTE</dfn>,</td></tr>
<tr><th id="512">512</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::BUFFER_LOAD_USHORT" title='llvm::AMDGPUISD::NodeType::BUFFER_LOAD_USHORT' data-ref="llvm::AMDGPUISD::NodeType::BUFFER_LOAD_USHORT">BUFFER_LOAD_USHORT</dfn>,</td></tr>
<tr><th id="513">513</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::BUFFER_LOAD_BYTE" title='llvm::AMDGPUISD::NodeType::BUFFER_LOAD_BYTE' data-ref="llvm::AMDGPUISD::NodeType::BUFFER_LOAD_BYTE">BUFFER_LOAD_BYTE</dfn>,</td></tr>
<tr><th id="514">514</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::BUFFER_LOAD_SHORT" title='llvm::AMDGPUISD::NodeType::BUFFER_LOAD_SHORT' data-ref="llvm::AMDGPUISD::NodeType::BUFFER_LOAD_SHORT">BUFFER_LOAD_SHORT</dfn>,</td></tr>
<tr><th id="515">515</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::BUFFER_LOAD_FORMAT" title='llvm::AMDGPUISD::NodeType::BUFFER_LOAD_FORMAT' data-ref="llvm::AMDGPUISD::NodeType::BUFFER_LOAD_FORMAT">BUFFER_LOAD_FORMAT</dfn>,</td></tr>
<tr><th id="516">516</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::BUFFER_LOAD_FORMAT_D16" title='llvm::AMDGPUISD::NodeType::BUFFER_LOAD_FORMAT_D16' data-ref="llvm::AMDGPUISD::NodeType::BUFFER_LOAD_FORMAT_D16">BUFFER_LOAD_FORMAT_D16</dfn>,</td></tr>
<tr><th id="517">517</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::SBUFFER_LOAD" title='llvm::AMDGPUISD::NodeType::SBUFFER_LOAD' data-ref="llvm::AMDGPUISD::NodeType::SBUFFER_LOAD">SBUFFER_LOAD</dfn>,</td></tr>
<tr><th id="518">518</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::BUFFER_STORE" title='llvm::AMDGPUISD::NodeType::BUFFER_STORE' data-ref="llvm::AMDGPUISD::NodeType::BUFFER_STORE">BUFFER_STORE</dfn>,</td></tr>
<tr><th id="519">519</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::BUFFER_STORE_BYTE" title='llvm::AMDGPUISD::NodeType::BUFFER_STORE_BYTE' data-ref="llvm::AMDGPUISD::NodeType::BUFFER_STORE_BYTE">BUFFER_STORE_BYTE</dfn>,</td></tr>
<tr><th id="520">520</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::BUFFER_STORE_SHORT" title='llvm::AMDGPUISD::NodeType::BUFFER_STORE_SHORT' data-ref="llvm::AMDGPUISD::NodeType::BUFFER_STORE_SHORT">BUFFER_STORE_SHORT</dfn>,</td></tr>
<tr><th id="521">521</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::BUFFER_STORE_FORMAT" title='llvm::AMDGPUISD::NodeType::BUFFER_STORE_FORMAT' data-ref="llvm::AMDGPUISD::NodeType::BUFFER_STORE_FORMAT">BUFFER_STORE_FORMAT</dfn>,</td></tr>
<tr><th id="522">522</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::BUFFER_STORE_FORMAT_D16" title='llvm::AMDGPUISD::NodeType::BUFFER_STORE_FORMAT_D16' data-ref="llvm::AMDGPUISD::NodeType::BUFFER_STORE_FORMAT_D16">BUFFER_STORE_FORMAT_D16</dfn>,</td></tr>
<tr><th id="523">523</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::BUFFER_ATOMIC_SWAP" title='llvm::AMDGPUISD::NodeType::BUFFER_ATOMIC_SWAP' data-ref="llvm::AMDGPUISD::NodeType::BUFFER_ATOMIC_SWAP">BUFFER_ATOMIC_SWAP</dfn>,</td></tr>
<tr><th id="524">524</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::BUFFER_ATOMIC_ADD" title='llvm::AMDGPUISD::NodeType::BUFFER_ATOMIC_ADD' data-ref="llvm::AMDGPUISD::NodeType::BUFFER_ATOMIC_ADD">BUFFER_ATOMIC_ADD</dfn>,</td></tr>
<tr><th id="525">525</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::BUFFER_ATOMIC_SUB" title='llvm::AMDGPUISD::NodeType::BUFFER_ATOMIC_SUB' data-ref="llvm::AMDGPUISD::NodeType::BUFFER_ATOMIC_SUB">BUFFER_ATOMIC_SUB</dfn>,</td></tr>
<tr><th id="526">526</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::BUFFER_ATOMIC_SMIN" title='llvm::AMDGPUISD::NodeType::BUFFER_ATOMIC_SMIN' data-ref="llvm::AMDGPUISD::NodeType::BUFFER_ATOMIC_SMIN">BUFFER_ATOMIC_SMIN</dfn>,</td></tr>
<tr><th id="527">527</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::BUFFER_ATOMIC_UMIN" title='llvm::AMDGPUISD::NodeType::BUFFER_ATOMIC_UMIN' data-ref="llvm::AMDGPUISD::NodeType::BUFFER_ATOMIC_UMIN">BUFFER_ATOMIC_UMIN</dfn>,</td></tr>
<tr><th id="528">528</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::BUFFER_ATOMIC_SMAX" title='llvm::AMDGPUISD::NodeType::BUFFER_ATOMIC_SMAX' data-ref="llvm::AMDGPUISD::NodeType::BUFFER_ATOMIC_SMAX">BUFFER_ATOMIC_SMAX</dfn>,</td></tr>
<tr><th id="529">529</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::BUFFER_ATOMIC_UMAX" title='llvm::AMDGPUISD::NodeType::BUFFER_ATOMIC_UMAX' data-ref="llvm::AMDGPUISD::NodeType::BUFFER_ATOMIC_UMAX">BUFFER_ATOMIC_UMAX</dfn>,</td></tr>
<tr><th id="530">530</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::BUFFER_ATOMIC_AND" title='llvm::AMDGPUISD::NodeType::BUFFER_ATOMIC_AND' data-ref="llvm::AMDGPUISD::NodeType::BUFFER_ATOMIC_AND">BUFFER_ATOMIC_AND</dfn>,</td></tr>
<tr><th id="531">531</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::BUFFER_ATOMIC_OR" title='llvm::AMDGPUISD::NodeType::BUFFER_ATOMIC_OR' data-ref="llvm::AMDGPUISD::NodeType::BUFFER_ATOMIC_OR">BUFFER_ATOMIC_OR</dfn>,</td></tr>
<tr><th id="532">532</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::BUFFER_ATOMIC_XOR" title='llvm::AMDGPUISD::NodeType::BUFFER_ATOMIC_XOR' data-ref="llvm::AMDGPUISD::NodeType::BUFFER_ATOMIC_XOR">BUFFER_ATOMIC_XOR</dfn>,</td></tr>
<tr><th id="533">533</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::BUFFER_ATOMIC_CMPSWAP" title='llvm::AMDGPUISD::NodeType::BUFFER_ATOMIC_CMPSWAP' data-ref="llvm::AMDGPUISD::NodeType::BUFFER_ATOMIC_CMPSWAP">BUFFER_ATOMIC_CMPSWAP</dfn>,</td></tr>
<tr><th id="534">534</th><td></td></tr>
<tr><th id="535">535</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::NodeType::LAST_AMDGPU_ISD_NUMBER" title='llvm::AMDGPUISD::NodeType::LAST_AMDGPU_ISD_NUMBER' data-ref="llvm::AMDGPUISD::NodeType::LAST_AMDGPU_ISD_NUMBER">LAST_AMDGPU_ISD_NUMBER</dfn></td></tr>
<tr><th id="536">536</th><td>};</td></tr>
<tr><th id="537">537</th><td></td></tr>
<tr><th id="538">538</th><td></td></tr>
<tr><th id="539">539</th><td>} <i>// End namespace AMDGPUISD</i></td></tr>
<tr><th id="540">540</th><td></td></tr>
<tr><th id="541">541</th><td>} <i>// End namespace llvm</i></td></tr>
<tr><th id="542">542</th><td></td></tr>
<tr><th id="543">543</th><td><u>#<span data-ppcond="15">endif</span></u></td></tr>
<tr><th id="544">544</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='AMDGPUAlwaysInlinePass.cpp.html'>llvm/llvm/lib/Target/AMDGPU/AMDGPUAlwaysInlinePass.cpp</a><br/>Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
