$date
	Tue Nov 22 16:57:12 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module register_file_4_tb $end
$var wire 4 ! l_port_read_1 [3:0] $end
$var wire 4 " l_port_read_0 [3:0] $end
$var reg 1 # l_clk $end
$var reg 4 $ l_port_write [3:0] $end
$var reg 2 % l_reg_read_0 [1:0] $end
$var reg 2 & l_reg_read_1 [1:0] $end
$var reg 2 ' l_reg_write [1:0] $end
$var reg 1 ( l_write_enable $end
$scope module m_dut $end
$var wire 1 # i_clk $end
$var wire 4 ) i_port_write [3:0] $end
$var wire 2 * i_reg_read_0 [1:0] $end
$var wire 2 + i_reg_read_1 [1:0] $end
$var wire 2 , i_reg_write [1:0] $end
$var wire 1 ( i_write_enable $end
$var wire 1 - l_and_0 $end
$var wire 1 . l_and_1 $end
$var wire 1 / l_and_2 $end
$var wire 1 0 l_and_3 $end
$var wire 4 1 o_port_read_1 [3:0] $end
$var wire 4 2 o_port_read_0 [3:0] $end
$var wire 4 3 l_reg_3 [3:0] $end
$var wire 4 4 l_reg_2 [3:0] $end
$var wire 4 5 l_reg_1 [3:0] $end
$var wire 4 6 l_reg_0 [3:0] $end
$var wire 4 7 l_one_hot [3:0] $end
$scope module m_decoder_2_4_0 $end
$var wire 2 8 i_binary [1:0] $end
$var reg 4 9 o_one_hot [3:0] $end
$scope begin decoder $end
$upscope $end
$upscope $end
$scope module m_mux_4_0 $end
$var wire 2 : i_s [1:0] $end
$var wire 4 ; o_out [3:0] $end
$var wire 4 < l_out1 [3:0] $end
$var wire 4 = l_out0 [3:0] $end
$var wire 4 > i_in3 [3:0] $end
$var wire 4 ? i_in2 [3:0] $end
$var wire 4 @ i_in1 [3:0] $end
$var wire 4 A i_in0 [3:0] $end
$scope module mux_2_0 $end
$var wire 1 B i_s $end
$var wire 4 C i_in1 [3:0] $end
$var wire 4 D i_in0 [3:0] $end
$var reg 4 E o_out [3:0] $end
$upscope $end
$scope module mux_2_1 $end
$var wire 1 F i_s $end
$var wire 4 G i_in1 [3:0] $end
$var wire 4 H i_in0 [3:0] $end
$var reg 4 I o_out [3:0] $end
$upscope $end
$scope module mux_2_2 $end
$var wire 4 J i_in0 [3:0] $end
$var wire 4 K i_in1 [3:0] $end
$var wire 1 L i_s $end
$var reg 4 M o_out [3:0] $end
$upscope $end
$upscope $end
$scope module m_mux_4_1 $end
$var wire 2 N i_s [1:0] $end
$var wire 4 O o_out [3:0] $end
$var wire 4 P l_out1 [3:0] $end
$var wire 4 Q l_out0 [3:0] $end
$var wire 4 R i_in3 [3:0] $end
$var wire 4 S i_in2 [3:0] $end
$var wire 4 T i_in1 [3:0] $end
$var wire 4 U i_in0 [3:0] $end
$scope module mux_2_0 $end
$var wire 1 V i_s $end
$var wire 4 W i_in1 [3:0] $end
$var wire 4 X i_in0 [3:0] $end
$var reg 4 Y o_out [3:0] $end
$upscope $end
$scope module mux_2_1 $end
$var wire 1 Z i_s $end
$var wire 4 [ i_in1 [3:0] $end
$var wire 4 \ i_in0 [3:0] $end
$var reg 4 ] o_out [3:0] $end
$upscope $end
$scope module mux_2_2 $end
$var wire 4 ^ i_in0 [3:0] $end
$var wire 4 _ i_in1 [3:0] $end
$var wire 1 ` i_s $end
$var reg 4 a o_out [3:0] $end
$upscope $end
$upscope $end
$scope module m_register_en_4_0 $end
$var wire 1 # i_clk $end
$var wire 4 b i_d [3:0] $end
$var wire 1 - i_en $end
$var wire 4 c o_q [3:0] $end
$scope module m_dffen_0 $end
$var wire 1 # i_clk $end
$var wire 1 d i_d $end
$var wire 1 - i_en $end
$var wire 1 e o_qn $end
$var wire 1 f o_q $end
$var wire 1 g l_mux $end
$scope module d_flip_flop_0 $end
$var wire 1 # i_clk $end
$var wire 1 h l_clkn $end
$var wire 1 e o_qn $end
$var wire 1 f o_q $end
$var wire 1 i l_x $end
$var wire 1 g i_d $end
$scope module m_d_latch_0 $end
$var wire 1 h i_clk $end
$var wire 1 j l_dn $end
$var wire 1 k l_r $end
$var wire 1 l l_s $end
$var wire 1 m o_qn $end
$var wire 1 i o_q $end
$var wire 1 g i_d $end
$scope module m_sr_latch_0 $end
$var wire 1 k i_r $end
$var wire 1 l i_s $end
$var wire 1 i o_q $end
$var wire 1 m o_qn $end
$upscope $end
$upscope $end
$scope module m_d_latch_1 $end
$var wire 1 # i_clk $end
$var wire 1 i i_d $end
$var wire 1 n l_dn $end
$var wire 1 o l_r $end
$var wire 1 p l_s $end
$var wire 1 e o_qn $end
$var wire 1 f o_q $end
$scope module m_sr_latch_0 $end
$var wire 1 o i_r $end
$var wire 1 p i_s $end
$var wire 1 f o_q $end
$var wire 1 e o_qn $end
$upscope $end
$upscope $end
$upscope $end
$scope module m_mux_2_0 $end
$var wire 1 f i_in0 $end
$var wire 1 d i_in1 $end
$var wire 1 - i_s $end
$var reg 1 g o_out $end
$upscope $end
$upscope $end
$scope module m_dffen_1 $end
$var wire 1 # i_clk $end
$var wire 1 q i_d $end
$var wire 1 - i_en $end
$var wire 1 r o_qn $end
$var wire 1 s o_q $end
$var wire 1 t l_mux $end
$scope module d_flip_flop_0 $end
$var wire 1 # i_clk $end
$var wire 1 u l_clkn $end
$var wire 1 r o_qn $end
$var wire 1 s o_q $end
$var wire 1 v l_x $end
$var wire 1 t i_d $end
$scope module m_d_latch_0 $end
$var wire 1 u i_clk $end
$var wire 1 w l_dn $end
$var wire 1 x l_r $end
$var wire 1 y l_s $end
$var wire 1 z o_qn $end
$var wire 1 v o_q $end
$var wire 1 t i_d $end
$scope module m_sr_latch_0 $end
$var wire 1 x i_r $end
$var wire 1 y i_s $end
$var wire 1 v o_q $end
$var wire 1 z o_qn $end
$upscope $end
$upscope $end
$scope module m_d_latch_1 $end
$var wire 1 # i_clk $end
$var wire 1 v i_d $end
$var wire 1 { l_dn $end
$var wire 1 | l_r $end
$var wire 1 } l_s $end
$var wire 1 r o_qn $end
$var wire 1 s o_q $end
$scope module m_sr_latch_0 $end
$var wire 1 | i_r $end
$var wire 1 } i_s $end
$var wire 1 s o_q $end
$var wire 1 r o_qn $end
$upscope $end
$upscope $end
$upscope $end
$scope module m_mux_2_0 $end
$var wire 1 s i_in0 $end
$var wire 1 q i_in1 $end
$var wire 1 - i_s $end
$var reg 1 t o_out $end
$upscope $end
$upscope $end
$scope module m_dffen_2 $end
$var wire 1 # i_clk $end
$var wire 1 ~ i_d $end
$var wire 1 - i_en $end
$var wire 1 !" o_qn $end
$var wire 1 "" o_q $end
$var wire 1 #" l_mux $end
$scope module d_flip_flop_0 $end
$var wire 1 # i_clk $end
$var wire 1 $" l_clkn $end
$var wire 1 !" o_qn $end
$var wire 1 "" o_q $end
$var wire 1 %" l_x $end
$var wire 1 #" i_d $end
$scope module m_d_latch_0 $end
$var wire 1 $" i_clk $end
$var wire 1 &" l_dn $end
$var wire 1 '" l_r $end
$var wire 1 (" l_s $end
$var wire 1 )" o_qn $end
$var wire 1 %" o_q $end
$var wire 1 #" i_d $end
$scope module m_sr_latch_0 $end
$var wire 1 '" i_r $end
$var wire 1 (" i_s $end
$var wire 1 %" o_q $end
$var wire 1 )" o_qn $end
$upscope $end
$upscope $end
$scope module m_d_latch_1 $end
$var wire 1 # i_clk $end
$var wire 1 %" i_d $end
$var wire 1 *" l_dn $end
$var wire 1 +" l_r $end
$var wire 1 ," l_s $end
$var wire 1 !" o_qn $end
$var wire 1 "" o_q $end
$scope module m_sr_latch_0 $end
$var wire 1 +" i_r $end
$var wire 1 ," i_s $end
$var wire 1 "" o_q $end
$var wire 1 !" o_qn $end
$upscope $end
$upscope $end
$upscope $end
$scope module m_mux_2_0 $end
$var wire 1 "" i_in0 $end
$var wire 1 ~ i_in1 $end
$var wire 1 - i_s $end
$var reg 1 #" o_out $end
$upscope $end
$upscope $end
$scope module m_dffen_3 $end
$var wire 1 # i_clk $end
$var wire 1 -" i_d $end
$var wire 1 - i_en $end
$var wire 1 ." o_qn $end
$var wire 1 /" o_q $end
$var wire 1 0" l_mux $end
$scope module d_flip_flop_0 $end
$var wire 1 # i_clk $end
$var wire 1 1" l_clkn $end
$var wire 1 ." o_qn $end
$var wire 1 /" o_q $end
$var wire 1 2" l_x $end
$var wire 1 0" i_d $end
$scope module m_d_latch_0 $end
$var wire 1 1" i_clk $end
$var wire 1 3" l_dn $end
$var wire 1 4" l_r $end
$var wire 1 5" l_s $end
$var wire 1 6" o_qn $end
$var wire 1 2" o_q $end
$var wire 1 0" i_d $end
$scope module m_sr_latch_0 $end
$var wire 1 4" i_r $end
$var wire 1 5" i_s $end
$var wire 1 2" o_q $end
$var wire 1 6" o_qn $end
$upscope $end
$upscope $end
$scope module m_d_latch_1 $end
$var wire 1 # i_clk $end
$var wire 1 2" i_d $end
$var wire 1 7" l_dn $end
$var wire 1 8" l_r $end
$var wire 1 9" l_s $end
$var wire 1 ." o_qn $end
$var wire 1 /" o_q $end
$scope module m_sr_latch_0 $end
$var wire 1 8" i_r $end
$var wire 1 9" i_s $end
$var wire 1 /" o_q $end
$var wire 1 ." o_qn $end
$upscope $end
$upscope $end
$upscope $end
$scope module m_mux_2_0 $end
$var wire 1 /" i_in0 $end
$var wire 1 -" i_in1 $end
$var wire 1 - i_s $end
$var reg 1 0" o_out $end
$upscope $end
$upscope $end
$upscope $end
$scope module m_register_en_4_1 $end
$var wire 1 # i_clk $end
$var wire 4 :" i_d [3:0] $end
$var wire 1 . i_en $end
$var wire 4 ;" o_q [3:0] $end
$scope module m_dffen_0 $end
$var wire 1 # i_clk $end
$var wire 1 <" i_d $end
$var wire 1 . i_en $end
$var wire 1 =" o_qn $end
$var wire 1 >" o_q $end
$var wire 1 ?" l_mux $end
$scope module d_flip_flop_0 $end
$var wire 1 # i_clk $end
$var wire 1 @" l_clkn $end
$var wire 1 =" o_qn $end
$var wire 1 >" o_q $end
$var wire 1 A" l_x $end
$var wire 1 ?" i_d $end
$scope module m_d_latch_0 $end
$var wire 1 @" i_clk $end
$var wire 1 B" l_dn $end
$var wire 1 C" l_r $end
$var wire 1 D" l_s $end
$var wire 1 E" o_qn $end
$var wire 1 A" o_q $end
$var wire 1 ?" i_d $end
$scope module m_sr_latch_0 $end
$var wire 1 C" i_r $end
$var wire 1 D" i_s $end
$var wire 1 A" o_q $end
$var wire 1 E" o_qn $end
$upscope $end
$upscope $end
$scope module m_d_latch_1 $end
$var wire 1 # i_clk $end
$var wire 1 A" i_d $end
$var wire 1 F" l_dn $end
$var wire 1 G" l_r $end
$var wire 1 H" l_s $end
$var wire 1 =" o_qn $end
$var wire 1 >" o_q $end
$scope module m_sr_latch_0 $end
$var wire 1 G" i_r $end
$var wire 1 H" i_s $end
$var wire 1 >" o_q $end
$var wire 1 =" o_qn $end
$upscope $end
$upscope $end
$upscope $end
$scope module m_mux_2_0 $end
$var wire 1 >" i_in0 $end
$var wire 1 <" i_in1 $end
$var wire 1 . i_s $end
$var reg 1 ?" o_out $end
$upscope $end
$upscope $end
$scope module m_dffen_1 $end
$var wire 1 # i_clk $end
$var wire 1 I" i_d $end
$var wire 1 . i_en $end
$var wire 1 J" o_qn $end
$var wire 1 K" o_q $end
$var wire 1 L" l_mux $end
$scope module d_flip_flop_0 $end
$var wire 1 # i_clk $end
$var wire 1 M" l_clkn $end
$var wire 1 J" o_qn $end
$var wire 1 K" o_q $end
$var wire 1 N" l_x $end
$var wire 1 L" i_d $end
$scope module m_d_latch_0 $end
$var wire 1 M" i_clk $end
$var wire 1 O" l_dn $end
$var wire 1 P" l_r $end
$var wire 1 Q" l_s $end
$var wire 1 R" o_qn $end
$var wire 1 N" o_q $end
$var wire 1 L" i_d $end
$scope module m_sr_latch_0 $end
$var wire 1 P" i_r $end
$var wire 1 Q" i_s $end
$var wire 1 N" o_q $end
$var wire 1 R" o_qn $end
$upscope $end
$upscope $end
$scope module m_d_latch_1 $end
$var wire 1 # i_clk $end
$var wire 1 N" i_d $end
$var wire 1 S" l_dn $end
$var wire 1 T" l_r $end
$var wire 1 U" l_s $end
$var wire 1 J" o_qn $end
$var wire 1 K" o_q $end
$scope module m_sr_latch_0 $end
$var wire 1 T" i_r $end
$var wire 1 U" i_s $end
$var wire 1 K" o_q $end
$var wire 1 J" o_qn $end
$upscope $end
$upscope $end
$upscope $end
$scope module m_mux_2_0 $end
$var wire 1 K" i_in0 $end
$var wire 1 I" i_in1 $end
$var wire 1 . i_s $end
$var reg 1 L" o_out $end
$upscope $end
$upscope $end
$scope module m_dffen_2 $end
$var wire 1 # i_clk $end
$var wire 1 V" i_d $end
$var wire 1 . i_en $end
$var wire 1 W" o_qn $end
$var wire 1 X" o_q $end
$var wire 1 Y" l_mux $end
$scope module d_flip_flop_0 $end
$var wire 1 # i_clk $end
$var wire 1 Z" l_clkn $end
$var wire 1 W" o_qn $end
$var wire 1 X" o_q $end
$var wire 1 [" l_x $end
$var wire 1 Y" i_d $end
$scope module m_d_latch_0 $end
$var wire 1 Z" i_clk $end
$var wire 1 \" l_dn $end
$var wire 1 ]" l_r $end
$var wire 1 ^" l_s $end
$var wire 1 _" o_qn $end
$var wire 1 [" o_q $end
$var wire 1 Y" i_d $end
$scope module m_sr_latch_0 $end
$var wire 1 ]" i_r $end
$var wire 1 ^" i_s $end
$var wire 1 [" o_q $end
$var wire 1 _" o_qn $end
$upscope $end
$upscope $end
$scope module m_d_latch_1 $end
$var wire 1 # i_clk $end
$var wire 1 [" i_d $end
$var wire 1 `" l_dn $end
$var wire 1 a" l_r $end
$var wire 1 b" l_s $end
$var wire 1 W" o_qn $end
$var wire 1 X" o_q $end
$scope module m_sr_latch_0 $end
$var wire 1 a" i_r $end
$var wire 1 b" i_s $end
$var wire 1 X" o_q $end
$var wire 1 W" o_qn $end
$upscope $end
$upscope $end
$upscope $end
$scope module m_mux_2_0 $end
$var wire 1 X" i_in0 $end
$var wire 1 V" i_in1 $end
$var wire 1 . i_s $end
$var reg 1 Y" o_out $end
$upscope $end
$upscope $end
$scope module m_dffen_3 $end
$var wire 1 # i_clk $end
$var wire 1 c" i_d $end
$var wire 1 . i_en $end
$var wire 1 d" o_qn $end
$var wire 1 e" o_q $end
$var wire 1 f" l_mux $end
$scope module d_flip_flop_0 $end
$var wire 1 # i_clk $end
$var wire 1 g" l_clkn $end
$var wire 1 d" o_qn $end
$var wire 1 e" o_q $end
$var wire 1 h" l_x $end
$var wire 1 f" i_d $end
$scope module m_d_latch_0 $end
$var wire 1 g" i_clk $end
$var wire 1 i" l_dn $end
$var wire 1 j" l_r $end
$var wire 1 k" l_s $end
$var wire 1 l" o_qn $end
$var wire 1 h" o_q $end
$var wire 1 f" i_d $end
$scope module m_sr_latch_0 $end
$var wire 1 j" i_r $end
$var wire 1 k" i_s $end
$var wire 1 h" o_q $end
$var wire 1 l" o_qn $end
$upscope $end
$upscope $end
$scope module m_d_latch_1 $end
$var wire 1 # i_clk $end
$var wire 1 h" i_d $end
$var wire 1 m" l_dn $end
$var wire 1 n" l_r $end
$var wire 1 o" l_s $end
$var wire 1 d" o_qn $end
$var wire 1 e" o_q $end
$scope module m_sr_latch_0 $end
$var wire 1 n" i_r $end
$var wire 1 o" i_s $end
$var wire 1 e" o_q $end
$var wire 1 d" o_qn $end
$upscope $end
$upscope $end
$upscope $end
$scope module m_mux_2_0 $end
$var wire 1 e" i_in0 $end
$var wire 1 c" i_in1 $end
$var wire 1 . i_s $end
$var reg 1 f" o_out $end
$upscope $end
$upscope $end
$upscope $end
$scope module m_register_en_4_2 $end
$var wire 1 # i_clk $end
$var wire 4 p" i_d [3:0] $end
$var wire 1 / i_en $end
$var wire 4 q" o_q [3:0] $end
$scope module m_dffen_0 $end
$var wire 1 # i_clk $end
$var wire 1 r" i_d $end
$var wire 1 / i_en $end
$var wire 1 s" o_qn $end
$var wire 1 t" o_q $end
$var wire 1 u" l_mux $end
$scope module d_flip_flop_0 $end
$var wire 1 # i_clk $end
$var wire 1 v" l_clkn $end
$var wire 1 s" o_qn $end
$var wire 1 t" o_q $end
$var wire 1 w" l_x $end
$var wire 1 u" i_d $end
$scope module m_d_latch_0 $end
$var wire 1 v" i_clk $end
$var wire 1 x" l_dn $end
$var wire 1 y" l_r $end
$var wire 1 z" l_s $end
$var wire 1 {" o_qn $end
$var wire 1 w" o_q $end
$var wire 1 u" i_d $end
$scope module m_sr_latch_0 $end
$var wire 1 y" i_r $end
$var wire 1 z" i_s $end
$var wire 1 w" o_q $end
$var wire 1 {" o_qn $end
$upscope $end
$upscope $end
$scope module m_d_latch_1 $end
$var wire 1 # i_clk $end
$var wire 1 w" i_d $end
$var wire 1 |" l_dn $end
$var wire 1 }" l_r $end
$var wire 1 ~" l_s $end
$var wire 1 s" o_qn $end
$var wire 1 t" o_q $end
$scope module m_sr_latch_0 $end
$var wire 1 }" i_r $end
$var wire 1 ~" i_s $end
$var wire 1 t" o_q $end
$var wire 1 s" o_qn $end
$upscope $end
$upscope $end
$upscope $end
$scope module m_mux_2_0 $end
$var wire 1 t" i_in0 $end
$var wire 1 r" i_in1 $end
$var wire 1 / i_s $end
$var reg 1 u" o_out $end
$upscope $end
$upscope $end
$scope module m_dffen_1 $end
$var wire 1 # i_clk $end
$var wire 1 !# i_d $end
$var wire 1 / i_en $end
$var wire 1 "# o_qn $end
$var wire 1 ## o_q $end
$var wire 1 $# l_mux $end
$scope module d_flip_flop_0 $end
$var wire 1 # i_clk $end
$var wire 1 %# l_clkn $end
$var wire 1 "# o_qn $end
$var wire 1 ## o_q $end
$var wire 1 &# l_x $end
$var wire 1 $# i_d $end
$scope module m_d_latch_0 $end
$var wire 1 %# i_clk $end
$var wire 1 '# l_dn $end
$var wire 1 (# l_r $end
$var wire 1 )# l_s $end
$var wire 1 *# o_qn $end
$var wire 1 &# o_q $end
$var wire 1 $# i_d $end
$scope module m_sr_latch_0 $end
$var wire 1 (# i_r $end
$var wire 1 )# i_s $end
$var wire 1 &# o_q $end
$var wire 1 *# o_qn $end
$upscope $end
$upscope $end
$scope module m_d_latch_1 $end
$var wire 1 # i_clk $end
$var wire 1 &# i_d $end
$var wire 1 +# l_dn $end
$var wire 1 ,# l_r $end
$var wire 1 -# l_s $end
$var wire 1 "# o_qn $end
$var wire 1 ## o_q $end
$scope module m_sr_latch_0 $end
$var wire 1 ,# i_r $end
$var wire 1 -# i_s $end
$var wire 1 ## o_q $end
$var wire 1 "# o_qn $end
$upscope $end
$upscope $end
$upscope $end
$scope module m_mux_2_0 $end
$var wire 1 ## i_in0 $end
$var wire 1 !# i_in1 $end
$var wire 1 / i_s $end
$var reg 1 $# o_out $end
$upscope $end
$upscope $end
$scope module m_dffen_2 $end
$var wire 1 # i_clk $end
$var wire 1 .# i_d $end
$var wire 1 / i_en $end
$var wire 1 /# o_qn $end
$var wire 1 0# o_q $end
$var wire 1 1# l_mux $end
$scope module d_flip_flop_0 $end
$var wire 1 # i_clk $end
$var wire 1 2# l_clkn $end
$var wire 1 /# o_qn $end
$var wire 1 0# o_q $end
$var wire 1 3# l_x $end
$var wire 1 1# i_d $end
$scope module m_d_latch_0 $end
$var wire 1 2# i_clk $end
$var wire 1 4# l_dn $end
$var wire 1 5# l_r $end
$var wire 1 6# l_s $end
$var wire 1 7# o_qn $end
$var wire 1 3# o_q $end
$var wire 1 1# i_d $end
$scope module m_sr_latch_0 $end
$var wire 1 5# i_r $end
$var wire 1 6# i_s $end
$var wire 1 3# o_q $end
$var wire 1 7# o_qn $end
$upscope $end
$upscope $end
$scope module m_d_latch_1 $end
$var wire 1 # i_clk $end
$var wire 1 3# i_d $end
$var wire 1 8# l_dn $end
$var wire 1 9# l_r $end
$var wire 1 :# l_s $end
$var wire 1 /# o_qn $end
$var wire 1 0# o_q $end
$scope module m_sr_latch_0 $end
$var wire 1 9# i_r $end
$var wire 1 :# i_s $end
$var wire 1 0# o_q $end
$var wire 1 /# o_qn $end
$upscope $end
$upscope $end
$upscope $end
$scope module m_mux_2_0 $end
$var wire 1 0# i_in0 $end
$var wire 1 .# i_in1 $end
$var wire 1 / i_s $end
$var reg 1 1# o_out $end
$upscope $end
$upscope $end
$scope module m_dffen_3 $end
$var wire 1 # i_clk $end
$var wire 1 ;# i_d $end
$var wire 1 / i_en $end
$var wire 1 <# o_qn $end
$var wire 1 =# o_q $end
$var wire 1 ># l_mux $end
$scope module d_flip_flop_0 $end
$var wire 1 # i_clk $end
$var wire 1 ?# l_clkn $end
$var wire 1 <# o_qn $end
$var wire 1 =# o_q $end
$var wire 1 @# l_x $end
$var wire 1 ># i_d $end
$scope module m_d_latch_0 $end
$var wire 1 ?# i_clk $end
$var wire 1 A# l_dn $end
$var wire 1 B# l_r $end
$var wire 1 C# l_s $end
$var wire 1 D# o_qn $end
$var wire 1 @# o_q $end
$var wire 1 ># i_d $end
$scope module m_sr_latch_0 $end
$var wire 1 B# i_r $end
$var wire 1 C# i_s $end
$var wire 1 @# o_q $end
$var wire 1 D# o_qn $end
$upscope $end
$upscope $end
$scope module m_d_latch_1 $end
$var wire 1 # i_clk $end
$var wire 1 @# i_d $end
$var wire 1 E# l_dn $end
$var wire 1 F# l_r $end
$var wire 1 G# l_s $end
$var wire 1 <# o_qn $end
$var wire 1 =# o_q $end
$scope module m_sr_latch_0 $end
$var wire 1 F# i_r $end
$var wire 1 G# i_s $end
$var wire 1 =# o_q $end
$var wire 1 <# o_qn $end
$upscope $end
$upscope $end
$upscope $end
$scope module m_mux_2_0 $end
$var wire 1 =# i_in0 $end
$var wire 1 ;# i_in1 $end
$var wire 1 / i_s $end
$var reg 1 ># o_out $end
$upscope $end
$upscope $end
$upscope $end
$scope module m_register_en_4_3 $end
$var wire 1 # i_clk $end
$var wire 4 H# i_d [3:0] $end
$var wire 1 0 i_en $end
$var wire 4 I# o_q [3:0] $end
$scope module m_dffen_0 $end
$var wire 1 # i_clk $end
$var wire 1 J# i_d $end
$var wire 1 0 i_en $end
$var wire 1 K# o_qn $end
$var wire 1 L# o_q $end
$var wire 1 M# l_mux $end
$scope module d_flip_flop_0 $end
$var wire 1 # i_clk $end
$var wire 1 N# l_clkn $end
$var wire 1 K# o_qn $end
$var wire 1 L# o_q $end
$var wire 1 O# l_x $end
$var wire 1 M# i_d $end
$scope module m_d_latch_0 $end
$var wire 1 N# i_clk $end
$var wire 1 P# l_dn $end
$var wire 1 Q# l_r $end
$var wire 1 R# l_s $end
$var wire 1 S# o_qn $end
$var wire 1 O# o_q $end
$var wire 1 M# i_d $end
$scope module m_sr_latch_0 $end
$var wire 1 Q# i_r $end
$var wire 1 R# i_s $end
$var wire 1 O# o_q $end
$var wire 1 S# o_qn $end
$upscope $end
$upscope $end
$scope module m_d_latch_1 $end
$var wire 1 # i_clk $end
$var wire 1 O# i_d $end
$var wire 1 T# l_dn $end
$var wire 1 U# l_r $end
$var wire 1 V# l_s $end
$var wire 1 K# o_qn $end
$var wire 1 L# o_q $end
$scope module m_sr_latch_0 $end
$var wire 1 U# i_r $end
$var wire 1 V# i_s $end
$var wire 1 L# o_q $end
$var wire 1 K# o_qn $end
$upscope $end
$upscope $end
$upscope $end
$scope module m_mux_2_0 $end
$var wire 1 L# i_in0 $end
$var wire 1 J# i_in1 $end
$var wire 1 0 i_s $end
$var reg 1 M# o_out $end
$upscope $end
$upscope $end
$scope module m_dffen_1 $end
$var wire 1 # i_clk $end
$var wire 1 W# i_d $end
$var wire 1 0 i_en $end
$var wire 1 X# o_qn $end
$var wire 1 Y# o_q $end
$var wire 1 Z# l_mux $end
$scope module d_flip_flop_0 $end
$var wire 1 # i_clk $end
$var wire 1 [# l_clkn $end
$var wire 1 X# o_qn $end
$var wire 1 Y# o_q $end
$var wire 1 \# l_x $end
$var wire 1 Z# i_d $end
$scope module m_d_latch_0 $end
$var wire 1 [# i_clk $end
$var wire 1 ]# l_dn $end
$var wire 1 ^# l_r $end
$var wire 1 _# l_s $end
$var wire 1 `# o_qn $end
$var wire 1 \# o_q $end
$var wire 1 Z# i_d $end
$scope module m_sr_latch_0 $end
$var wire 1 ^# i_r $end
$var wire 1 _# i_s $end
$var wire 1 \# o_q $end
$var wire 1 `# o_qn $end
$upscope $end
$upscope $end
$scope module m_d_latch_1 $end
$var wire 1 # i_clk $end
$var wire 1 \# i_d $end
$var wire 1 a# l_dn $end
$var wire 1 b# l_r $end
$var wire 1 c# l_s $end
$var wire 1 X# o_qn $end
$var wire 1 Y# o_q $end
$scope module m_sr_latch_0 $end
$var wire 1 b# i_r $end
$var wire 1 c# i_s $end
$var wire 1 Y# o_q $end
$var wire 1 X# o_qn $end
$upscope $end
$upscope $end
$upscope $end
$scope module m_mux_2_0 $end
$var wire 1 Y# i_in0 $end
$var wire 1 W# i_in1 $end
$var wire 1 0 i_s $end
$var reg 1 Z# o_out $end
$upscope $end
$upscope $end
$scope module m_dffen_2 $end
$var wire 1 # i_clk $end
$var wire 1 d# i_d $end
$var wire 1 0 i_en $end
$var wire 1 e# o_qn $end
$var wire 1 f# o_q $end
$var wire 1 g# l_mux $end
$scope module d_flip_flop_0 $end
$var wire 1 # i_clk $end
$var wire 1 h# l_clkn $end
$var wire 1 e# o_qn $end
$var wire 1 f# o_q $end
$var wire 1 i# l_x $end
$var wire 1 g# i_d $end
$scope module m_d_latch_0 $end
$var wire 1 h# i_clk $end
$var wire 1 j# l_dn $end
$var wire 1 k# l_r $end
$var wire 1 l# l_s $end
$var wire 1 m# o_qn $end
$var wire 1 i# o_q $end
$var wire 1 g# i_d $end
$scope module m_sr_latch_0 $end
$var wire 1 k# i_r $end
$var wire 1 l# i_s $end
$var wire 1 i# o_q $end
$var wire 1 m# o_qn $end
$upscope $end
$upscope $end
$scope module m_d_latch_1 $end
$var wire 1 # i_clk $end
$var wire 1 i# i_d $end
$var wire 1 n# l_dn $end
$var wire 1 o# l_r $end
$var wire 1 p# l_s $end
$var wire 1 e# o_qn $end
$var wire 1 f# o_q $end
$scope module m_sr_latch_0 $end
$var wire 1 o# i_r $end
$var wire 1 p# i_s $end
$var wire 1 f# o_q $end
$var wire 1 e# o_qn $end
$upscope $end
$upscope $end
$upscope $end
$scope module m_mux_2_0 $end
$var wire 1 f# i_in0 $end
$var wire 1 d# i_in1 $end
$var wire 1 0 i_s $end
$var reg 1 g# o_out $end
$upscope $end
$upscope $end
$scope module m_dffen_3 $end
$var wire 1 # i_clk $end
$var wire 1 q# i_d $end
$var wire 1 0 i_en $end
$var wire 1 r# o_qn $end
$var wire 1 s# o_q $end
$var wire 1 t# l_mux $end
$scope module d_flip_flop_0 $end
$var wire 1 # i_clk $end
$var wire 1 u# l_clkn $end
$var wire 1 r# o_qn $end
$var wire 1 s# o_q $end
$var wire 1 v# l_x $end
$var wire 1 t# i_d $end
$scope module m_d_latch_0 $end
$var wire 1 u# i_clk $end
$var wire 1 w# l_dn $end
$var wire 1 x# l_r $end
$var wire 1 y# l_s $end
$var wire 1 z# o_qn $end
$var wire 1 v# o_q $end
$var wire 1 t# i_d $end
$scope module m_sr_latch_0 $end
$var wire 1 x# i_r $end
$var wire 1 y# i_s $end
$var wire 1 v# o_q $end
$var wire 1 z# o_qn $end
$upscope $end
$upscope $end
$scope module m_d_latch_1 $end
$var wire 1 # i_clk $end
$var wire 1 v# i_d $end
$var wire 1 {# l_dn $end
$var wire 1 |# l_r $end
$var wire 1 }# l_s $end
$var wire 1 r# o_qn $end
$var wire 1 s# o_q $end
$scope module m_sr_latch_0 $end
$var wire 1 |# i_r $end
$var wire 1 }# i_s $end
$var wire 1 s# o_q $end
$var wire 1 r# o_qn $end
$upscope $end
$upscope $end
$upscope $end
$scope module m_mux_2_0 $end
$var wire 1 s# i_in0 $end
$var wire 1 q# i_in1 $end
$var wire 1 0 i_s $end
$var reg 1 t# o_out $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x}#
x|#
x{#
xz#
0y#
0x#
xw#
xv#
0u#
xt#
xs#
xr#
xq#
xp#
xo#
xn#
xm#
0l#
0k#
xj#
xi#
0h#
xg#
xf#
xe#
xd#
xc#
xb#
xa#
x`#
0_#
0^#
x]#
x\#
0[#
xZ#
xY#
xX#
xW#
xV#
xU#
xT#
xS#
0R#
0Q#
xP#
xO#
0N#
xM#
xL#
xK#
xJ#
bx I#
bx H#
xG#
xF#
xE#
xD#
0C#
0B#
xA#
x@#
0?#
x>#
x=#
x<#
x;#
x:#
x9#
x8#
x7#
06#
05#
x4#
x3#
02#
x1#
x0#
x/#
x.#
x-#
x,#
x+#
x*#
0)#
0(#
x'#
x&#
0%#
x$#
x##
x"#
x!#
x~"
x}"
x|"
x{"
0z"
0y"
xx"
xw"
0v"
xu"
xt"
xs"
xr"
bx q"
bx p"
xo"
xn"
xm"
xl"
0k"
0j"
xi"
xh"
0g"
xf"
xe"
xd"
xc"
xb"
xa"
x`"
x_"
0^"
0]"
x\"
x["
0Z"
xY"
xX"
xW"
xV"
xU"
xT"
xS"
xR"
0Q"
0P"
xO"
xN"
0M"
xL"
xK"
xJ"
xI"
xH"
xG"
xF"
xE"
0D"
0C"
xB"
xA"
0@"
x?"
x>"
x="
x<"
bx ;"
bx :"
x9"
x8"
x7"
x6"
05"
04"
x3"
x2"
01"
x0"
x/"
x."
x-"
x,"
x+"
x*"
x)"
0("
0'"
x&"
x%"
0$"
x#"
x""
x!"
x~
x}
x|
x{
xz
0y
0x
xw
xv
0u
xt
xs
xr
xq
xp
xo
xn
xm
0l
0k
xj
xi
0h
xg
xf
xe
xd
bx c
bx b
b0x a
x`
b0x _
b0x ^
b0x ]
bx \
bx [
xZ
b0x Y
bx X
bx W
xV
bx U
bx T
bx S
bx R
b0x Q
b0x P
b0x O
bx N
b0x M
xL
b0x K
b0x J
b0x I
bx H
bx G
xF
b0x E
bx D
bx C
xB
bx A
bx @
bx ?
bx >
b0x =
b0x <
b0x ;
bx :
bx 9
bx 8
bx 7
bx 6
bx 5
bx 4
bx 3
b0x 2
b0x 1
x0
x/
x.
x-
bx ,
bx +
bx *
bx )
x(
bx '
bx &
bx %
bx $
1#
b0x "
b0x !
$end
#5
0{
07"
1m
1n
1v
1)"
1*"
12"
0i
0z
0%"
06"
1k
1y
1'"
15"
xC"
xD"
xP"
xQ"
x]"
x^"
xj"
xk"
xy"
xz"
x(#
x)#
x5#
x6#
xB#
xC#
xQ#
xR#
x^#
x_#
xk#
xl#
xx#
xy#
1h
0o
0p
1u
0|
0}
1$"
0+"
0,"
11"
08"
09"
1@"
0G"
0H"
1M"
0T"
0U"
1Z"
0a"
0b"
1g"
0n"
0o"
1v"
0}"
0~"
1%#
0,#
0-#
12#
09#
0:#
1?#
0F#
0G#
1N#
0U#
0V#
1[#
0b#
0c#
1h#
0o#
0p#
1u#
0|#
0}#
0#
1j
0w
1&"
03"
0g
1t
0#"
10"
00
0/
0.
1-
bx !
bx 1
bx O
bx a
bx "
bx 2
bx ;
bx M
bx Q
bx Y
bx ^
bx P
bx ]
bx _
bx =
bx E
bx J
bx <
bx I
bx K
0d
1q
0~
1-"
0<"
1I"
0V"
1c"
0r"
1!#
0.#
1;#
0J#
1W#
0d#
1q#
b1 7
b1 9
0V
0Z
0`
0B
0F
0L
1(
b1010 $
b1010 )
b1010 b
b1010 :"
b1010 p"
b1010 H#
b0 '
b0 ,
b0 8
b0 &
b0 +
b0 N
b0 %
b0 *
b0 :
#10
b1010 "
b1010 2
b1010 ;
b1010 M
b1010 !
b1010 1
b1010 O
b1010 a
1e
1s
1!"
b1010 =
b1010 E
b1010 J
b1010 Q
b1010 Y
b1010 ^
1/"
0k
0f
0y
0r
0'"
b1010 6
b1010 A
b1010 D
b1010 U
b1010 X
b1010 c
0""
05"
0."
0C"
0D"
0P"
0Q"
0]"
0^"
0j"
0k"
0y"
0z"
0(#
0)#
05#
06#
0B#
0C#
0Q#
0R#
0^#
0_#
0k#
0l#
0x#
0y#
0h
1o
0u
1}
0$"
1+"
01"
19"
0@"
xG"
xH"
0M"
xT"
xU"
0Z"
xa"
xb"
0g"
xn"
xo"
0v"
x}"
x~"
0%#
x,#
x-#
02#
x9#
x:#
0?#
xF#
xG#
0N#
xU#
xV#
0[#
xb#
xc#
0h#
xo#
xp#
0u#
x|#
x}#
1#
#15
1k
1y
1'"
15"
xC"
xD"
xP"
xQ"
x]"
x^"
xj"
xk"
xy"
xz"
x(#
x)#
x5#
x6#
xB#
xC#
xQ#
xR#
x^#
x_#
xk#
xl#
xx#
xy#
1h
0o
1u
0}
1$"
0+"
11"
09"
1@"
0G"
0H"
1M"
0T"
0U"
1Z"
0a"
0b"
1g"
0n"
0o"
1v"
0}"
0~"
1%#
0,#
0-#
12#
09#
0:#
1?#
0F#
0G#
1N#
0U#
0V#
1[#
0b#
0c#
1h#
0o#
0p#
1u#
0|#
0}#
0#
#16
1{"
1|"
0+#
08#
0E#
0w"
1&#
13#
1@#
1*"
1y"
0*#
0(#
07#
05#
0D#
0B#
0%"
0z"
1x"
1)#
0'#
16#
04#
1C#
0A#
1)"
1'"
0u"
1$#
11#
1>#
0("
1&"
1/
0-
0#"
bx "
bx 2
bx ;
bx M
1~
1V"
1.#
1d#
b100 7
b100 9
1L
b1110 $
b1110 )
b1110 b
b1110 :"
b1110 p"
b1110 H#
b10 '
b10 ,
b10 8
b10 %
b10 *
b10 :
#20
b1110 "
b1110 2
b1110 ;
b1110 M
1s"
b1110 <
b1110 I
b1110 K
b1110 P
b1110 ]
b1110 _
1##
10#
1=#
0k
0y
0'"
05"
0C"
0D"
0P"
0Q"
0]"
0^"
0j"
0k"
0y"
b1110 4
b1110 ?
b1110 H
b1110 S
b1110 \
b1110 q"
0t"
0)#
0"#
06#
0/#
0C#
0<#
0Q#
0R#
0^#
0_#
0k#
0l#
0x#
0y#
0h
1o
0u
1}
0$"
1+"
01"
19"
0@"
xG"
xH"
0M"
xT"
xU"
0Z"
xa"
xb"
0g"
xn"
xo"
0v"
1}"
0%#
1-#
02#
1:#
0?#
1G#
0N#
xU#
xV#
0[#
xb#
xc#
0h#
xo#
xp#
0u#
x|#
x}#
1#
#25
1k
1y
1'"
15"
xC"
xD"
xP"
xQ"
x]"
x^"
xj"
xk"
1y"
1)#
16#
1C#
xQ#
xR#
x^#
x_#
xk#
xl#
xx#
xy#
1h
0o
1u
0}
1$"
0+"
11"
09"
1@"
0G"
0H"
1M"
0T"
0U"
1Z"
0a"
0b"
1g"
0n"
0o"
1v"
0}"
1%#
0-#
12#
0:#
1?#
0G#
1N#
0U#
0V#
1[#
0b#
0c#
1h#
0o#
0p#
1u#
0|#
0}#
0#
#26
0T#
0a#
0n#
0{#
1O#
1\#
1i#
1v#
1|"
0S#
0Q#
0`#
0^#
0m#
0k#
0z#
0x#
0w"
1R#
0P#
1_#
0]#
1l#
0j#
1y#
0w#
1{"
1y"
1M#
1Z#
1g#
1t#
0z"
1x"
10
0/
0u"
b1110 !
b1110 1
b1110 O
b1110 a
1d
1<"
1r"
1J#
b1000 7
b1000 9
1`
b1111 $
b1111 )
b1111 b
b1111 :"
b1111 p"
b1111 H#
b11 '
b11 ,
b11 8
b10 &
b10 +
b10 N
#30
1L#
1Y#
1f#
b1111 3
b1111 >
b1111 G
b1111 R
b1111 [
b1111 I#
1s#
0k
0y
0'"
05"
0C"
0D"
0P"
0Q"
0]"
0^"
0j"
0k"
0y"
0)#
06#
0C#
0R#
0K#
0_#
0X#
0l#
0e#
0y#
0r#
0h
1o
0u
1}
0$"
1+"
01"
19"
0@"
xG"
xH"
0M"
xT"
xU"
0Z"
xa"
xb"
0g"
xn"
xo"
0v"
1}"
0%#
1-#
02#
1:#
0?#
1G#
0N#
1V#
0[#
1c#
0h#
1p#
0u#
1}#
1#
#35
1k
1y
1'"
15"
xC"
xD"
xP"
xQ"
x]"
x^"
xj"
xk"
1y"
1)#
16#
1C#
1R#
1_#
1l#
1y#
1h
0o
1u
0}
1$"
0+"
11"
09"
1@"
0G"
0H"
1M"
0T"
0U"
1Z"
0a"
0b"
1g"
0n"
0o"
1v"
0}"
1%#
0-#
12#
0:#
1?#
0G#
1N#
0V#
1[#
0c#
1h#
0p#
1u#
0}#
0#
#36
1z
1{
0v
0T#
0a#
0n#
1x
1O#
1\#
1i#
0y
1w
0Q#
0^#
0k#
0t
1R#
0P#
1_#
0]#
1l#
0j#
00
1-
b1111 "
b1111 2
b1111 ;
b1111 M
1M#
1Z#
1g#
b1010 !
b1010 1
b1010 O
b1010 a
bx =
bx E
bx J
b1111 <
b1111 I
b1111 K
0d
0q
0~
0<"
0I"
0V"
0r"
0!#
0.#
0J#
0W#
0d#
b1 7
b1 9
0`
1B
1F
b1000 $
b1000 )
b1000 b
b1000 :"
b1000 p"
b1000 H#
b0 '
b0 ,
b0 8
b0 &
b0 +
b0 N
b11 %
b11 *
b11 :
#40
b1000 !
b1000 1
b1000 O
b1000 a
1r
b1000 Q
b1000 Y
b1000 ^
0k
0x
b1000 6
b1000 A
b1000 D
b1000 U
b1000 X
b1000 c
0s
0'"
05"
0C"
0D"
0P"
0Q"
0]"
0^"
0j"
0k"
0y"
0)#
06#
0C#
0R#
0_#
0l#
0y#
0h
1o
0u
1|
0$"
1+"
01"
19"
0@"
xG"
xH"
0M"
xT"
xU"
0Z"
xa"
xb"
0g"
xn"
xo"
0v"
1}"
0%#
1-#
02#
1:#
0?#
1G#
0N#
1V#
0[#
1c#
0h#
1p#
0u#
1}#
1#
#45
1k
1x
1'"
15"
xC"
xD"
xP"
xQ"
x]"
x^"
xj"
xk"
1y"
1)#
16#
1C#
1R#
1_#
1l#
1y#
1h
0o
1u
0|
1$"
0+"
11"
09"
1@"
0G"
0H"
1M"
0T"
0U"
1Z"
0a"
0b"
1g"
0n"
0o"
1v"
0}"
1%#
0-#
12#
0:#
1?#
0G#
1N#
0V#
1[#
0c#
1h#
0p#
1u#
0}#
0#
#46
0-
0-"
0c"
0;#
0q#
0(
b0 $
b0 )
b0 b
b0 :"
b0 p"
b0 H#
#50
0k
0x
0'"
05"
0C"
0D"
0P"
0Q"
0]"
0^"
0j"
0k"
0y"
0)#
06#
0C#
0R#
0_#
0l#
0y#
0h
1o
0u
1|
0$"
1+"
01"
19"
0@"
xG"
xH"
0M"
xT"
xU"
0Z"
xa"
xb"
0g"
xn"
xo"
0v"
1}"
0%#
1-#
02#
1:#
0?#
1G#
0N#
1V#
0[#
1c#
0h#
1p#
0u#
1}#
1#
#55
1k
1x
1'"
15"
xC"
xD"
xP"
xQ"
x]"
x^"
xj"
xk"
1y"
1)#
16#
1C#
1R#
1_#
1l#
1y#
1h
0o
1u
0|
1$"
0+"
11"
09"
1@"
0G"
0H"
1M"
0T"
0U"
1Z"
0a"
0b"
1g"
0n"
0o"
1v"
0}"
1%#
0-#
12#
0:#
1?#
0G#
1N#
0V#
1[#
0c#
1h#
0p#
1u#
0}#
0#
#56
