---
id: ISO/IEC10861
title:
- type: main
  content: 'ISO/IEC Standard for Information Technology- Microprocessor Systems- High-Performance
    Synchronous 32-Bit Bus: Multibus II'
  format: text/plain
link:
- content: https://ieeexplore.ieee.org/document/4140846
  type: src
type: standard
docid:
- id: ISO/IEC 10861
  type: IEEE
  primary: true
- id: ISO/IEC 10861â„¢
  type: IEEE
  scope: trademark
  primary: true
- id: 978-1-55937-368-5
  type: ISBN
- id: 10.1109/IEEESTD.1994.339590
  type: DOI
docnumber: ISO/IEC 10861
date:
- type: created
  value: '1994'
- type: published
  value: '2017-03-28'
- type: issued
  value: '1994'
contributor:
- organization:
    name:
    - Institute of Electrical and Electronics Engineers
    abbreviation: IEEE
    url: http://www.ieee.org
    contact:
    - address:
        city: New York
        country: USA
  role:
  - publisher
revdate: '2017-03-28'
language:
- en
script:
- Latn
abstract:
- content: The operation, functions, and attributes of a parallel system bus (PSB),
    called MULTIBUS II, are defined. A high-performance backplane bus intended for
    use in multiple processor systems, the PSB incorporates synchronous, 32-bit multiplexed
    address/data, with error detection, and uses a 10 MHz bus clock. This design is
    intended to provide reliable state-of-the-art operation and to allow the implementation
    of cost-effective, high-performance VLSI for the bus interface. Memory, I/O, message,
    and geographic address spaces are defined. Error detection and retry are provided
    for messages. The message-passing design allows a VLSI implementation, so that
    virtually all modules on the bus will utilize the bus at its highest performance--32
    to 40 Mbyte/s. An overview of PSB, signal descriptions, the PSB protocol, electrical
    characteristics, and mechanical specifications are covered.
  language:
  - en
  script:
  - Latn
  format: text/plain
docstatus:
  stage:
    value: Inactive
copyright:
- owner:
  - name:
    - Institute of Electrical and Electronics Engineers
    abbreviation: IEEE
    url: http://www.ieee.org
  from: '1994'
fetched: '2022-08-13'
keyword:
- high performance synchronous
- synchronous 32 bit bus
- multibus
- multibus II
- system bus architectures
editorialgroup:
  committee:
  - Microprocessor Standards Committee of the IEEE Computer Society
ics:
- code: '35.200'
  text: Interface and interconnection equipment
