
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.20+70 (git sha1 6e907acf8, gcc 11.2.1 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Verilog-2005 frontend: /foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_core_digital.v
Parsing SystemVerilog input from `/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_core_digital.v' to AST representation.
Generating RTLIL representation for module `\adc_core_digital'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v
Parsing SystemVerilog input from `/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v' to AST representation.
Generating RTLIL representation for module `\adc_control_nonbinary'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_row_col_decoder.v
Parsing SystemVerilog input from `/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_row_col_decoder.v' to AST representation.
Generating RTLIL representation for module `\adc_row_col_decoder'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_osr.v
Parsing SystemVerilog input from `/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_osr.v' to AST representation.
Generating RTLIL representation for module `\adc_osr'.
Successfully finished Verilog frontend.

5. Generating Graphviz representation of design.
Writing dot description to `/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/runs/leberkaskrapfen/tmp/synthesis/hierarchy.dot'.
Dumping module adc_core_digital to page 1.

6. Executing HIERARCHY pass (managing design hierarchy).

6.1. Analyzing design hierarchy..
Top module:  \adc_core_digital
Used module:     \adc_osr
Used module:     \adc_row_col_decoder
Used module:     \adc_control_nonbinary
Parameter \MATRIX_BITS = 12
Parameter \NONBINARY_REDUNDANCY = 3

6.2. Executing AST frontend in derive mode using pre-parsed AST for module `\adc_control_nonbinary'.
Parameter \MATRIX_BITS = 12
Parameter \NONBINARY_REDUNDANCY = 3
Generating RTLIL representation for module `$paramod$8afb02d65be9a894aa0f8d4ca81b0b22ab95769f\adc_control_nonbinary'.

6.3. Analyzing design hierarchy..
Top module:  \adc_core_digital
Used module:     \adc_osr
Used module:     \adc_row_col_decoder
Used module:     $paramod$8afb02d65be9a894aa0f8d4ca81b0b22ab95769f\adc_control_nonbinary

6.4. Analyzing design hierarchy..
Top module:  \adc_core_digital
Used module:     \adc_osr
Used module:     \adc_row_col_decoder
Used module:     $paramod$8afb02d65be9a894aa0f8d4ca81b0b22ab95769f\adc_control_nonbinary
Removing unused module `\adc_control_nonbinary'.
Removed 1 unused modules.

7. Executing TRIBUF pass.

8. Executing SYNTH pass.

8.1. Executing HIERARCHY pass (managing design hierarchy).

8.1.1. Analyzing design hierarchy..
Top module:  \adc_core_digital
Used module:     \adc_osr
Used module:     \adc_row_col_decoder
Used module:     $paramod$8afb02d65be9a894aa0f8d4ca81b0b22ab95769f\adc_control_nonbinary

8.1.2. Analyzing design hierarchy..
Top module:  \adc_core_digital
Used module:     \adc_osr
Used module:     \adc_row_col_decoder
Used module:     $paramod$8afb02d65be9a894aa0f8d4ca81b0b22ab95769f\adc_control_nonbinary
Removed 0 unused modules.

8.2. Executing PROC pass (convert processes to netlists).

8.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

8.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_osr.v:56$91 in module adc_osr.
Marked 1 switch rules as full_case in process $proc$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:92$138 in module $paramod$8afb02d65be9a894aa0f8d4ca81b0b22ab95769f\adc_control_nonbinary.
Removed a total of 0 dead cases.

8.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 12 redundant assignments.
Promoted 0 assignments to connections.

8.2.4. Executing PROC_INIT pass (extract init attributes).

8.2.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst_n in `\adc_osr.$proc$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_osr.v:56$91'.
Found async reset \rst_n in `$paramod$8afb02d65be9a894aa0f8d4ca81b0b22ab95769f\adc_control_nonbinary.$proc$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:92$138'.

8.2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

8.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\adc_osr.$proc$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_osr.v:56$91'.
     1/5: $0\data_valid_r[0:0]
     2/5: $0\output_r[15:0]
     3/5: $0\sample_count_r[8:0]
     4/5: $0\osr_mode_r[2:0]
     5/5: $0\result_r[19:0]
Creating decoders for process `$paramod$8afb02d65be9a894aa0f8d4ca81b0b22ab95769f\adc_control_nonbinary.$proc$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:92$138'.
     1/7: $0\conv_finished_r[0:0]
     2/7: $0\data_register_r[11:0]
     3/7: $0\average_sum_r[4:0]
     4/7: $0\average_counter_r[4:0]
     5/7: $0\sampled_avg_control_r[2:0]
     6/7: $0\shift_register_r[16:0]
     7/7: $0\result_out[11:0]

8.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).

8.2.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\adc_osr.\result_r' using process `\adc_osr.$proc$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_osr.v:56$91'.
  created $adff cell `$procdff$209' with positive edge clock and negative level reset.
Creating register for signal `\adc_osr.\osr_mode_r' using process `\adc_osr.$proc$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_osr.v:56$91'.
  created $adff cell `$procdff$210' with positive edge clock and negative level reset.
Creating register for signal `\adc_osr.\sample_count_r' using process `\adc_osr.$proc$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_osr.v:56$91'.
  created $adff cell `$procdff$211' with positive edge clock and negative level reset.
Creating register for signal `\adc_osr.\output_r' using process `\adc_osr.$proc$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_osr.v:56$91'.
  created $adff cell `$procdff$212' with positive edge clock and negative level reset.
Creating register for signal `\adc_osr.\data_valid_r' using process `\adc_osr.$proc$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_osr.v:56$91'.
  created $adff cell `$procdff$213' with positive edge clock and negative level reset.
Creating register for signal `$paramod$8afb02d65be9a894aa0f8d4ca81b0b22ab95769f\adc_control_nonbinary.\result_out' using process `$paramod$8afb02d65be9a894aa0f8d4ca81b0b22ab95769f\adc_control_nonbinary.$proc$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:92$138'.
  created $adff cell `$procdff$214' with positive edge clock and negative level reset.
Creating register for signal `$paramod$8afb02d65be9a894aa0f8d4ca81b0b22ab95769f\adc_control_nonbinary.\average_counter_r' using process `$paramod$8afb02d65be9a894aa0f8d4ca81b0b22ab95769f\adc_control_nonbinary.$proc$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:92$138'.
  created $adff cell `$procdff$215' with positive edge clock and negative level reset.
Creating register for signal `$paramod$8afb02d65be9a894aa0f8d4ca81b0b22ab95769f\adc_control_nonbinary.\average_sum_r' using process `$paramod$8afb02d65be9a894aa0f8d4ca81b0b22ab95769f\adc_control_nonbinary.$proc$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:92$138'.
  created $adff cell `$procdff$216' with positive edge clock and negative level reset.
Creating register for signal `$paramod$8afb02d65be9a894aa0f8d4ca81b0b22ab95769f\adc_control_nonbinary.\sampled_avg_control_r' using process `$paramod$8afb02d65be9a894aa0f8d4ca81b0b22ab95769f\adc_control_nonbinary.$proc$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:92$138'.
  created $adff cell `$procdff$217' with positive edge clock and negative level reset.
Creating register for signal `$paramod$8afb02d65be9a894aa0f8d4ca81b0b22ab95769f\adc_control_nonbinary.\shift_register_r' using process `$paramod$8afb02d65be9a894aa0f8d4ca81b0b22ab95769f\adc_control_nonbinary.$proc$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:92$138'.
  created $adff cell `$procdff$218' with positive edge clock and negative level reset.
Creating register for signal `$paramod$8afb02d65be9a894aa0f8d4ca81b0b22ab95769f\adc_control_nonbinary.\data_register_r' using process `$paramod$8afb02d65be9a894aa0f8d4ca81b0b22ab95769f\adc_control_nonbinary.$proc$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:92$138'.
  created $adff cell `$procdff$219' with positive edge clock and negative level reset.
Creating register for signal `$paramod$8afb02d65be9a894aa0f8d4ca81b0b22ab95769f\adc_control_nonbinary.\conv_finished_r' using process `$paramod$8afb02d65be9a894aa0f8d4ca81b0b22ab95769f\adc_control_nonbinary.$proc$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:92$138'.
  created $adff cell `$procdff$220' with positive edge clock and negative level reset.

8.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

8.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `adc_osr.$proc$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_osr.v:56$91'.
Removing empty process `$paramod$8afb02d65be9a894aa0f8d4ca81b0b22ab95769f\adc_control_nonbinary.$proc$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:92$138'.
Cleaned up 0 empty switches.

8.2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module adc_osr.
<suppressed ~3 debug messages>
Optimizing module adc_row_col_decoder.
Optimizing module $paramod$8afb02d65be9a894aa0f8d4ca81b0b22ab95769f\adc_control_nonbinary.
<suppressed ~5 debug messages>
Optimizing module adc_core_digital.

8.3. Executing FLATTEN pass (flatten design).
Deleting now unused module adc_osr.
Deleting now unused module adc_row_col_decoder.
Deleting now unused module $paramod$8afb02d65be9a894aa0f8d4ca81b0b22ab95769f\adc_control_nonbinary.
<suppressed ~4 debug messages>

8.4. Executing OPT_EXPR pass (perform const folding).
Optimizing module adc_core_digital.
<suppressed ~2 debug messages>

8.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \adc_core_digital..
Removed 4 unused cells and 51 unused wires.
<suppressed ~5 debug messages>

8.6. Executing CHECK pass (checking for obvious problems).
Checking module adc_core_digital...
Found and reported 0 problems.

8.7. Executing OPT pass (performing simple optimizations).

8.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module adc_core_digital.

8.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\adc_core_digital'.
<suppressed ~24 debug messages>
Removed a total of 8 cells.

8.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \adc_core_digital..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~16 debug messages>

8.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \adc_core_digital.
Performed a total of 0 changes.

8.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\adc_core_digital'.
Removed a total of 0 cells.

8.7.6. Executing OPT_DFF pass (perform DFF optimizations).

8.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \adc_core_digital..
Removed 0 unused cells and 7 unused wires.
<suppressed ~1 debug messages>

8.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module adc_core_digital.

8.7.9. Rerunning OPT passes. (Maybe there is more to do..)

8.7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \adc_core_digital..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~16 debug messages>

8.7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \adc_core_digital.
Performed a total of 0 changes.

8.7.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\adc_core_digital'.
Removed a total of 0 cells.

8.7.13. Executing OPT_DFF pass (perform DFF optimizations).

8.7.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \adc_core_digital..

8.7.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module adc_core_digital.

8.7.16. Finished OPT passes. (There is nothing left to do.)

8.8. Executing FSM pass (extract and optimize FSM).

8.8.1. Executing FSM_DETECT pass (finding FSMs in design).

8.8.2. Executing FSM_EXTRACT pass (extracting FSM from design).

8.8.3. Executing FSM_OPT pass (simple optimizations of FSMs).

8.8.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \adc_core_digital..

8.8.5. Executing FSM_OPT pass (simple optimizations of FSMs).

8.8.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

8.8.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

8.8.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

8.9. Executing OPT pass (performing simple optimizations).

8.9.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module adc_core_digital.

8.9.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\adc_core_digital'.
Removed a total of 0 cells.

8.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \adc_core_digital..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~16 debug messages>

8.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \adc_core_digital.
Performed a total of 0 changes.

8.9.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\adc_core_digital'.
Removed a total of 0 cells.

8.9.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\osr.$procdff$212 ($adff) from module adc_core_digital (D = \osr.next_output_w, Q = \osr.output_r).
Adding EN signal on $flatten\osr.$procdff$210 ($adff) from module adc_core_digital (D = \config_1_in [5:3], Q = \osr.osr_mode_r).
Adding EN signal on $flatten\cnb.$procdff$218 ($adff) from module adc_core_digital (D = { \cnb.shift_register_r [0] \cnb.shift_register_r [16:1] }, Q = \cnb.shift_register_r).
Adding EN signal on $flatten\cnb.$procdff$217 ($adff) from module adc_core_digital (D = \config_1_in [2:0], Q = \cnb.sampled_avg_control_r).
Adding EN signal on $flatten\cnb.$procdff$214 ($adff) from module adc_core_digital (D = \cnb.next_data_register_w, Q = \cnb.result_out).

8.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \adc_core_digital..
Removed 4 unused cells and 4 unused wires.
<suppressed ~8 debug messages>

8.9.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module adc_core_digital.

8.9.9. Rerunning OPT passes. (Maybe there is more to do..)

8.9.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \adc_core_digital..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~12 debug messages>

8.9.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \adc_core_digital.
Performed a total of 0 changes.

8.9.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\adc_core_digital'.
Removed a total of 0 cells.

8.9.13. Executing OPT_DFF pass (perform DFF optimizations).

8.9.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \adc_core_digital..

8.9.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module adc_core_digital.

8.9.16. Finished OPT passes. (There is nothing left to do.)

8.10. Executing WREDUCE pass (reducing word size of cells).
Removed top 2 bits (of 3) from port B of cell adc_core_digital.$flatten\cnb.$eq$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:176$201 ($eq).
Removed top 1 bits (of 3) from port B of cell adc_core_digital.$flatten\cnb.$eq$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:177$202 ($eq).
Removed top 1 bits (of 3) from port B of cell adc_core_digital.$flatten\cnb.$eq$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:178$203 ($eq).
Removed top 1 bits (of 2) from port B of cell adc_core_digital.$auto$opt_dff.cc:195:make_patterns_logic$223 ($ne).
Removed top 16 bits (of 17) from port B of cell adc_core_digital.$flatten\cnb.$eq$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:169$183 ($eq).
Removed top 15 bits (of 17) from port B of cell adc_core_digital.$flatten\cnb.$eq$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:168$182 ($eq).
Removed top 14 bits (of 17) from port B of cell adc_core_digital.$flatten\cnb.$eq$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:167$181 ($eq).
Removed top 13 bits (of 17) from port B of cell adc_core_digital.$flatten\cnb.$eq$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:166$180 ($eq).
Removed top 12 bits (of 17) from port B of cell adc_core_digital.$flatten\cnb.$eq$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:165$179 ($eq).
Removed top 11 bits (of 17) from port B of cell adc_core_digital.$flatten\cnb.$eq$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:164$178 ($eq).
Removed top 10 bits (of 17) from port B of cell adc_core_digital.$flatten\cnb.$eq$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:163$177 ($eq).
Removed top 9 bits (of 17) from port B of cell adc_core_digital.$flatten\cnb.$eq$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:162$176 ($eq).
Removed top 8 bits (of 17) from port B of cell adc_core_digital.$flatten\cnb.$eq$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:161$175 ($eq).
Removed top 7 bits (of 17) from port B of cell adc_core_digital.$flatten\cnb.$eq$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:160$174 ($eq).
Removed top 6 bits (of 17) from port B of cell adc_core_digital.$flatten\cnb.$eq$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:159$173 ($eq).
Removed top 5 bits (of 17) from port B of cell adc_core_digital.$flatten\cnb.$eq$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:158$172 ($eq).
Removed top 4 bits (of 17) from port B of cell adc_core_digital.$flatten\cnb.$eq$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:157$171 ($eq).
Removed top 3 bits (of 17) from port B of cell adc_core_digital.$flatten\cnb.$eq$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:156$170 ($eq).
Removed top 2 bits (of 17) from port B of cell adc_core_digital.$flatten\cnb.$eq$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:155$169 ($eq).
Removed top 1 bits (of 17) from port B of cell adc_core_digital.$flatten\cnb.$eq$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:154$168 ($eq).
Removed top 1 bits (of 5) from port B of cell adc_core_digital.$flatten\cnb.$eq$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:142$158 ($eq).
Removed top 2 bits (of 5) from port B of cell adc_core_digital.$flatten\cnb.$eq$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:141$157 ($eq).
Removed top 3 bits (of 5) from port B of cell adc_core_digital.$flatten\cnb.$eq$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:140$156 ($eq).
Removed top 4 bits (of 5) from port B of cell adc_core_digital.$flatten\cnb.$add$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:137$153 ($add).
Removed top 27 bits (of 32) from mux cell adc_core_digital.$flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:136$152 ($mux).
Removed top 31 bits (of 32) from port B of cell adc_core_digital.$flatten\cnb.$add$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:136$150 ($add).
Removed top 27 bits (of 32) from port Y of cell adc_core_digital.$flatten\cnb.$add$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:136$150 ($add).
Removed top 1 bits (of 32) from port A of cell adc_core_digital.$flatten\pdc.$shr$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_row_col_decoder.v:49$86 ($shr).
Removed top 31 bits (of 32) from port B of cell adc_core_digital.$flatten\pdc.$eq$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_row_col_decoder.v:40$84 ($eq).
Removed top 28 bits (of 32) from port Y of cell adc_core_digital.$flatten\pdc.$mod$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_row_col_decoder.v:40$83 ($and).
Removed top 1 bits (of 32) from port A of cell adc_core_digital.$flatten\ndc.$shr$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_row_col_decoder.v:49$86 ($shr).
Removed top 31 bits (of 32) from port B of cell adc_core_digital.$flatten\ndc.$eq$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_row_col_decoder.v:40$84 ($eq).
Removed top 28 bits (of 32) from port Y of cell adc_core_digital.$flatten\ndc.$mod$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_row_col_decoder.v:40$83 ($and).
Removed top 2 bits (of 3) from port B of cell adc_core_digital.$flatten\osr.$eq$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_osr.v:113$119 ($eq).
Removed top 1 bits (of 3) from port B of cell adc_core_digital.$flatten\osr.$eq$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_osr.v:101$111 ($eq).
Removed top 1 bits (of 3) from port B of cell adc_core_digital.$flatten\osr.$eq$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_osr.v:100$110 ($eq).
Removed top 23 bits (of 32) from mux cell adc_core_digital.$flatten\osr.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_osr.v:90$107 ($mux).
Removed top 31 bits (of 32) from port B of cell adc_core_digital.$flatten\osr.$add$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_osr.v:90$106 ($add).
Removed top 23 bits (of 32) from port Y of cell adc_core_digital.$flatten\osr.$add$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_osr.v:90$106 ($add).
Removed top 8 bits (of 20) from port A of cell adc_core_digital.$flatten\osr.$add$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_osr.v:87$103 ($add).
Removed top 8 bits (of 9) from port B of cell adc_core_digital.$flatten\osr.$eq$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_osr.v:80$97 ($eq).
Removed top 27 bits (of 32) from wire adc_core_digital.$flatten\cnb.$add$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:136$150_Y.
Removed top 28 bits (of 32) from wire adc_core_digital.$flatten\ndc.$mod$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_row_col_decoder.v:40$83_Y.
Removed top 23 bits (of 32) from wire adc_core_digital.$flatten\osr.$add$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_osr.v:90$106_Y.

8.11. Executing PEEPOPT pass (run peephole optimizers).

8.12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \adc_core_digital..
Removed 0 unused cells and 5 unused wires.
<suppressed ~1 debug messages>

8.13. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module adc_core_digital:
  creating $macc model for $flatten\cnb.$add$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:122$142 ($add).
  creating $macc model for $flatten\cnb.$add$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:136$150 ($add).
  creating $macc model for $flatten\cnb.$add$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:137$153 ($add).
  creating $macc model for $flatten\osr.$add$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_osr.v:87$103 ($add).
  creating $macc model for $flatten\osr.$add$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_osr.v:90$106 ($add).
  creating $alu model for $macc $flatten\osr.$add$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_osr.v:90$106.
  creating $alu model for $macc $flatten\osr.$add$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_osr.v:87$103.
  creating $alu model for $macc $flatten\cnb.$add$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:137$153.
  creating $alu model for $macc $flatten\cnb.$add$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:136$150.
  creating $alu model for $macc $flatten\cnb.$add$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:122$142.
  creating $alu model for $flatten\cnb.$lt$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:54$130 ($lt): new $alu
  creating $alu cell for $flatten\cnb.$lt$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:54$130: $auto$alumacc.cc:485:replace_alu$232
  creating $alu cell for $flatten\cnb.$add$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:122$142: $auto$alumacc.cc:485:replace_alu$237
  creating $alu cell for $flatten\cnb.$add$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:136$150: $auto$alumacc.cc:485:replace_alu$240
  creating $alu cell for $flatten\cnb.$add$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:137$153: $auto$alumacc.cc:485:replace_alu$243
  creating $alu cell for $flatten\osr.$add$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_osr.v:87$103: $auto$alumacc.cc:485:replace_alu$246
  creating $alu cell for $flatten\osr.$add$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_osr.v:90$106: $auto$alumacc.cc:485:replace_alu$249
  created 6 $alu and 0 $macc cells.

8.14. Executing SHARE pass (SAT-based resource sharing).
Found 4 cells in module adc_core_digital that may be considered for resource sharing.
  Analyzing resource sharing options for $flatten\pdc.$shr$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_row_col_decoder.v:49$86 ($shr):
    Found 1 activation_patterns using ctrl signal \pdc.row_is_odd.
    Found 1 candidates: $flatten\ndc.$shr$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_row_col_decoder.v:49$86
    Analyzing resource sharing with $flatten\ndc.$shr$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_row_col_decoder.v:49$86 ($shr):
      Found 1 activation_patterns using ctrl signal \ndc.row_is_odd.
      Activation pattern for cell $flatten\pdc.$shr$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_row_col_decoder.v:49$86: \pdc.row_is_odd = 1'1
      Activation pattern for cell $flatten\ndc.$shr$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_row_col_decoder.v:49$86: \ndc.row_is_odd = 1'1
      Size of SAT problem: 0 cells, 1781 variables, 4967 clauses
      According to the SAT solver this pair of cells can be shared.
      Activation signal for $flatten\pdc.$shr$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_row_col_decoder.v:49$86: $auto$share.cc:977:make_cell_activation_logic$252
      New cell: $auto$share.cc:667:make_supercell$259 ($shr)
  Analyzing resource sharing options for $auto$share.cc:667:make_supercell$259 ($shr):
    Found 2 activation_patterns using ctrl signal { \pdc.row_is_odd \ndc.row_is_odd }.
    No candidates found.
  Analyzing resource sharing options for $flatten\pdc.$shl$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_row_col_decoder.v:50$87 ($shl):
    Found 1 activation_patterns using ctrl signal \pdc.row_is_odd.
    Found 1 candidates: $flatten\ndc.$shl$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_row_col_decoder.v:50$87
    Analyzing resource sharing with $flatten\ndc.$shl$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_row_col_decoder.v:50$87 ($shl):
      Found 1 activation_patterns using ctrl signal \ndc.row_is_odd.
      Activation pattern for cell $flatten\pdc.$shl$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_row_col_decoder.v:50$87: \pdc.row_is_odd = 1'0
      Activation pattern for cell $flatten\ndc.$shl$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_row_col_decoder.v:50$87: \ndc.row_is_odd = 1'0
      Size of SAT problem: 0 cells, 1781 variables, 4967 clauses
      According to the SAT solver this pair of cells can be shared.
      Activation signal for $flatten\pdc.$shl$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_row_col_decoder.v:50$87: $auto$share.cc:977:make_cell_activation_logic$262
      New cell: $auto$share.cc:667:make_supercell$269 ($shl)
  Analyzing resource sharing options for $auto$share.cc:667:make_supercell$269 ($shl):
    Found 2 activation_patterns using ctrl signal { \pdc.row_is_odd \ndc.row_is_odd }.
    No candidates found.
Removing 4 cells in module adc_core_digital:
  Removing cell $flatten\ndc.$shl$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_row_col_decoder.v:50$87 ($shl).
  Removing cell $flatten\pdc.$shl$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_row_col_decoder.v:50$87 ($shl).
  Removing cell $flatten\ndc.$shr$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_row_col_decoder.v:49$86 ($shr).
  Removing cell $flatten\pdc.$shr$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_row_col_decoder.v:49$86 ($shr).

8.15. Executing OPT pass (performing simple optimizations).

8.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module adc_core_digital.
<suppressed ~5 debug messages>

8.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\adc_core_digital'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

8.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \adc_core_digital..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~14 debug messages>

8.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \adc_core_digital.
Performed a total of 0 changes.

8.15.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\adc_core_digital'.
Removed a total of 0 cells.

8.15.6. Executing OPT_DFF pass (perform DFF optimizations).

8.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \adc_core_digital..
Removed 1 unused cells and 9 unused wires.
<suppressed ~4 debug messages>

8.15.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module adc_core_digital.

8.15.9. Rerunning OPT passes. (Maybe there is more to do..)

8.15.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \adc_core_digital..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~14 debug messages>

8.15.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \adc_core_digital.
Performed a total of 0 changes.

8.15.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\adc_core_digital'.
Removed a total of 0 cells.

8.15.13. Executing OPT_DFF pass (perform DFF optimizations).

8.15.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \adc_core_digital..

8.15.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module adc_core_digital.

8.15.16. Finished OPT passes. (There is nothing left to do.)

8.16. Executing MEMORY pass.

8.16.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

8.16.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

8.16.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

8.16.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

8.16.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

8.16.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \adc_core_digital..

8.16.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

8.16.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

8.16.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \adc_core_digital..

8.16.10. Executing MEMORY_COLLECT pass (generating $mem cells).

8.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \adc_core_digital..

8.18. Executing OPT pass (performing simple optimizations).

8.18.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module adc_core_digital.
<suppressed ~18 debug messages>

8.18.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\adc_core_digital'.
Removed a total of 0 cells.

8.18.3. Executing OPT_DFF pass (perform DFF optimizations).

8.18.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \adc_core_digital..
Removed 2 unused cells and 12 unused wires.
<suppressed ~3 debug messages>

8.18.5. Finished fast OPT passes.

8.19. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

8.20. Executing OPT pass (performing simple optimizations).

8.20.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module adc_core_digital.
<suppressed ~2 debug messages>

8.20.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\adc_core_digital'.
Removed a total of 0 cells.

8.20.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \adc_core_digital..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~14 debug messages>

8.20.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \adc_core_digital.
    Consolidated identical input bits for $mux cell $flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:167$186:
      Old ports: A=12'000000000000, B=12'000000000001, Y=$flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:167$186_Y
      New ports: A=1'0, B=1'1, Y=$flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:167$186_Y [0]
      New connections: $flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:167$186_Y [11:1] = 11'00000000000
    Consolidated identical input bits for $mux cell $flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:179$205:
      Old ports: A=5'00001, B=5'11111, Y=$flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:179$205_Y
      New ports: A=1'0, B=1'1, Y=$flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:179$205_Y [1]
      New connections: { $flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:179$205_Y [4:2] $flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:179$205_Y [0] } = { $flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:179$205_Y [1] $flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:179$205_Y [1] $flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:179$205_Y [1] 1'1 }
    Consolidated identical input bits for $mux cell $flatten\osr.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_osr.v:116$123:
      Old ports: A=9'000000001, B=9'100000000, Y=$flatten\osr.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_osr.v:116$123_Y
      New ports: A=2'01, B=2'10, Y={ $flatten\osr.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_osr.v:116$123_Y [8] $flatten\osr.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_osr.v:116$123_Y [0] }
      New connections: $flatten\osr.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_osr.v:116$123_Y [7:1] = 7'0000000
  Optimizing cells in module \adc_core_digital.
    Consolidated identical input bits for $mux cell $flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:166$187:
      Old ports: A=$flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:167$186_Y, B=12'000000000010, Y=$flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:166$187_Y
      New ports: A={ 1'0 $flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:167$186_Y [0] }, B=2'10, Y=$flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:166$187_Y [1:0]
      New connections: $flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:166$187_Y [11:2] = 10'0000000000
    Consolidated identical input bits for $mux cell $flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:178$206:
      Old ports: A=$flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:179$205_Y, B=5'01111, Y=$flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:178$206_Y
      New ports: A={ $flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:179$205_Y [1] $flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:179$205_Y [1] }, B=2'01, Y={ $flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:178$206_Y [4] $flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:178$206_Y [1] }
      New connections: { $flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:178$206_Y [3:2] $flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:178$206_Y [0] } = { $flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:178$206_Y [1] $flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:178$206_Y [1] 1'1 }
    Consolidated identical input bits for $mux cell $flatten\osr.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_osr.v:115$124:
      Old ports: A=$flatten\osr.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_osr.v:116$123_Y, B=9'001000000, Y=$flatten\osr.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_osr.v:115$124_Y
      New ports: A={ $flatten\osr.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_osr.v:116$123_Y [8] 1'0 $flatten\osr.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_osr.v:116$123_Y [0] }, B=3'010, Y={ $flatten\osr.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_osr.v:115$124_Y [8] $flatten\osr.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_osr.v:115$124_Y [6] $flatten\osr.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_osr.v:115$124_Y [0] }
      New connections: { $flatten\osr.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_osr.v:115$124_Y [7] $flatten\osr.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_osr.v:115$124_Y [5:1] } = 6'000000
  Optimizing cells in module \adc_core_digital.
    Consolidated identical input bits for $mux cell $flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:165$188:
      Old ports: A=$flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:166$187_Y, B=12'000000000100, Y=$flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:165$188_Y
      New ports: A={ 1'0 $flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:166$187_Y [1:0] }, B=3'100, Y=$flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:165$188_Y [2:0]
      New connections: $flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:165$188_Y [11:3] = 9'000000000
    Consolidated identical input bits for $mux cell $flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:177$207:
      Old ports: A=$flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:178$206_Y, B=5'00111, Y=$flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:177$207_Y
      New ports: A={ $flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:178$206_Y [4] $flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:178$206_Y [1] $flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:178$206_Y [1] }, B=3'001, Y={ $flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:177$207_Y [4:3] $flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:177$207_Y [1] }
      New connections: { $flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:177$207_Y [2] $flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:177$207_Y [0] } = { $flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:177$207_Y [1] 1'1 }
    Consolidated identical input bits for $mux cell $flatten\osr.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_osr.v:114$125:
      Old ports: A=$flatten\osr.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_osr.v:115$124_Y, B=9'000010000, Y=$flatten\osr.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_osr.v:114$125_Y
      New ports: A={ $flatten\osr.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_osr.v:115$124_Y [8] $flatten\osr.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_osr.v:115$124_Y [6] 1'0 $flatten\osr.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_osr.v:115$124_Y [0] }, B=4'0010, Y={ $flatten\osr.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_osr.v:114$125_Y [8] $flatten\osr.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_osr.v:114$125_Y [6] $flatten\osr.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_osr.v:114$125_Y [4] $flatten\osr.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_osr.v:114$125_Y [0] }
      New connections: { $flatten\osr.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_osr.v:114$125_Y [7] $flatten\osr.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_osr.v:114$125_Y [5] $flatten\osr.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_osr.v:114$125_Y [3:1] } = 5'00000
  Optimizing cells in module \adc_core_digital.
    Consolidated identical input bits for $mux cell $flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:164$189:
      Old ports: A=$flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:165$188_Y, B=12'000000000110, Y=$flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:164$189_Y
      New ports: A=$flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:165$188_Y [2:0], B=3'110, Y=$flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:164$189_Y [2:0]
      New connections: $flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:164$189_Y [11:3] = 9'000000000
    Consolidated identical input bits for $mux cell $flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:176$208:
      Old ports: A=$flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:177$207_Y, B=5'00011, Y=\cnb.average_count_limit_w
      New ports: A={ $flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:177$207_Y [4:3] $flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:177$207_Y [1] $flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:177$207_Y [1] }, B=4'0001, Y=\cnb.average_count_limit_w [4:1]
      New connections: \cnb.average_count_limit_w [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\osr.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_osr.v:113$126:
      Old ports: A=$flatten\osr.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_osr.v:114$125_Y, B=9'000000100, Y=\osr.osr_count_limit_w
      New ports: A={ $flatten\osr.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_osr.v:114$125_Y [8] $flatten\osr.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_osr.v:114$125_Y [6] $flatten\osr.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_osr.v:114$125_Y [4] 1'0 $flatten\osr.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_osr.v:114$125_Y [0] }, B=5'00010, Y={ \osr.osr_count_limit_w [8] \osr.osr_count_limit_w [6] \osr.osr_count_limit_w [4] \osr.osr_count_limit_w [2] \osr.osr_count_limit_w [0] }
      New connections: { \osr.osr_count_limit_w [7] \osr.osr_count_limit_w [5] \osr.osr_count_limit_w [3] \osr.osr_count_limit_w [1] } = 4'0000
  Optimizing cells in module \adc_core_digital.
    Consolidated identical input bits for $mux cell $flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:163$190:
      Old ports: A=$flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:164$189_Y, B=12'000000001001, Y=$flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:163$190_Y
      New ports: A={ 1'0 $flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:164$189_Y [2:0] }, B=4'1001, Y=$flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:163$190_Y [3:0]
      New connections: $flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:163$190_Y [11:4] = 8'00000000
  Optimizing cells in module \adc_core_digital.
    Consolidated identical input bits for $mux cell $flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:162$191:
      Old ports: A=$flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:163$190_Y, B=12'000000001111, Y=$flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:162$191_Y
      New ports: A=$flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:163$190_Y [3:0], B=4'1111, Y=$flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:162$191_Y [3:0]
      New connections: $flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:162$191_Y [11:4] = 8'00000000
  Optimizing cells in module \adc_core_digital.
    Consolidated identical input bits for $mux cell $flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:161$192:
      Old ports: A=$flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:162$191_Y, B=12'000000011001, Y=$flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:161$192_Y
      New ports: A={ 1'0 $flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:162$191_Y [3:0] }, B=5'11001, Y=$flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:161$192_Y [4:0]
      New connections: $flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:161$192_Y [11:5] = 7'0000000
  Optimizing cells in module \adc_core_digital.
    Consolidated identical input bits for $mux cell $flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:160$193:
      Old ports: A=$flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:161$192_Y, B=12'000000101001, Y=$flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:160$193_Y
      New ports: A={ 1'0 $flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:161$192_Y [4:0] }, B=6'101001, Y=$flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:160$193_Y [5:0]
      New connections: $flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:160$193_Y [11:6] = 6'000000
  Optimizing cells in module \adc_core_digital.
    Consolidated identical input bits for $mux cell $flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:159$194:
      Old ports: A=$flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:160$193_Y, B=12'000001000011, Y=$flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:159$194_Y
      New ports: A={ 1'0 $flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:160$193_Y [5:0] }, B=7'1000011, Y=$flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:159$194_Y [6:0]
      New connections: $flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:159$194_Y [11:7] = 5'00000
  Optimizing cells in module \adc_core_digital.
    Consolidated identical input bits for $mux cell $flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:158$195:
      Old ports: A=$flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:159$194_Y, B=12'000001101110, Y=$flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:158$195_Y
      New ports: A=$flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:159$194_Y [6:0], B=7'1101110, Y=$flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:158$195_Y [6:0]
      New connections: $flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:158$195_Y [11:7] = 5'00000
  Optimizing cells in module \adc_core_digital.
    Consolidated identical input bits for $mux cell $flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:157$196:
      Old ports: A=$flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:158$195_Y, B=12'000010110100, Y=$flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:157$196_Y
      New ports: A={ 1'0 $flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:158$195_Y [6:0] }, B=8'10110100, Y=$flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:157$196_Y [7:0]
      New connections: $flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:157$196_Y [11:8] = 4'0000
  Optimizing cells in module \adc_core_digital.
    Consolidated identical input bits for $mux cell $flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:156$197:
      Old ports: A=$flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:157$196_Y, B=12'000100100111, Y=$flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:156$197_Y
      New ports: A={ 1'0 $flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:157$196_Y [7:0] }, B=9'100100111, Y=$flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:156$197_Y [8:0]
      New connections: $flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:156$197_Y [11:9] = 3'000
  Optimizing cells in module \adc_core_digital.
    Consolidated identical input bits for $mux cell $flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:155$198:
      Old ports: A=$flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:156$197_Y, B=12'000111100110, Y=$flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:155$198_Y
      New ports: A=$flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:156$197_Y [8:0], B=9'111100110, Y=$flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:155$198_Y [8:0]
      New connections: $flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:155$198_Y [11:9] = 3'000
  Optimizing cells in module \adc_core_digital.
    Consolidated identical input bits for $mux cell $flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:154$199:
      Old ports: A=$flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:155$198_Y, B=12'001100100110, Y=$flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:154$199_Y
      New ports: A={ 1'0 $flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:155$198_Y [8:0] }, B=10'1100100110, Y=$flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:154$199_Y [9:0]
      New connections: $flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:154$199_Y [11:10] = 2'00
  Optimizing cells in module \adc_core_digital.
    Consolidated identical input bits for $mux cell $flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:153$200:
      Old ports: A=$flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:154$199_Y, B=12'100000000000, Y=\cnb.nonbinary_value_w
      New ports: A={ 1'0 $flatten\cnb.$ternary$/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/src/adc_control_nonbinary.v:154$199_Y [9:0] }, B=11'10000000000, Y={ \cnb.nonbinary_value_w [11] \cnb.nonbinary_value_w [9:0] }
      New connections: \cnb.nonbinary_value_w [10] = 1'0
  Optimizing cells in module \adc_core_digital.
Performed a total of 23 changes.

8.20.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\adc_core_digital'.
Removed a total of 0 cells.

8.20.6. Executing OPT_SHARE pass.

8.20.7. Executing OPT_DFF pass (perform DFF optimizations).

8.20.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \adc_core_digital..

8.20.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module adc_core_digital.
<suppressed ~2 debug messages>

8.20.10. Rerunning OPT passes. (Maybe there is more to do..)

8.20.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \adc_core_digital..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~14 debug messages>

8.20.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \adc_core_digital.
Performed a total of 0 changes.

8.20.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\adc_core_digital'.
Removed a total of 0 cells.

8.20.14. Executing OPT_SHARE pass.

8.20.15. Executing OPT_DFF pass (perform DFF optimizations).

8.20.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \adc_core_digital..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

8.20.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module adc_core_digital.

8.20.18. Rerunning OPT passes. (Maybe there is more to do..)

8.20.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \adc_core_digital..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~14 debug messages>

8.20.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \adc_core_digital.
Performed a total of 0 changes.

8.20.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\adc_core_digital'.
Removed a total of 0 cells.

8.20.22. Executing OPT_SHARE pass.

8.20.23. Executing OPT_DFF pass (perform DFF optimizations).

8.20.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \adc_core_digital..

8.20.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module adc_core_digital.

8.20.26. Finished OPT passes. (There is nothing left to do.)

8.21. Executing TECHMAP pass (map to technology primitives).

8.21.1. Executing Verilog-2005 frontend: /foss/tools/yosys/6e907ac/bin/../share/yosys/techmap.v
Parsing Verilog input from `/foss/tools/yosys/6e907ac/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

8.21.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $eq.
Using template $paramod$b18e16801adf491a64caa0542270798e5d4ac6b6\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $ne.
Using template $paramod$2407cc82e5cb694244124c65ef486a1415b4b030\_90_alu for cells of type $alu.
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $not.
Using template $paramod$constmap:997cac949252598d6d0434ff0dda2162a4052de7$paramod$0ddbb34be80d837cf9fac692c1c9964d9998f784\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod$ee3d784672cdb1cb32d9a801a3af776716f16b74\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $or.
Using template $paramod$constmap:e41cd6eb79129ad1b525df6781cbb9eedc0ae2dc$paramod$b1f8e9a58fee383a65180922397f7058048191fe\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$constmap:124b9c795ca6c09cd29e420de72743bb9a4a23ab$paramod$335cfd09f1afa8139c4aafcbbe5f361887b79c5e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$53700bbee849b2010ad0b60a61ccd204a10e24ca\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000101 for cells of type $lcu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000010100 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001100 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001001 for cells of type $lcu.
No more expansions possible.
<suppressed ~2252 debug messages>

8.22. Executing OPT pass (performing simple optimizations).

8.22.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module adc_core_digital.
<suppressed ~738 debug messages>

8.22.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\adc_core_digital'.
<suppressed ~597 debug messages>
Removed a total of 199 cells.

8.22.3. Executing OPT_DFF pass (perform DFF optimizations).

8.22.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \adc_core_digital..
Removed 77 unused cells and 331 unused wires.
<suppressed ~78 debug messages>

8.22.5. Finished fast OPT passes.

8.23. Executing ABC pass (technology mapping using ABC).

8.23.1. Extracting gate netlist of module `\adc_core_digital' to `<abc-temp-dir>/input.blif'..
Extracted 890 gates and 984 wires to a netlist network with 92 inputs and 175 outputs.

8.23.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

8.23.1.2. Re-integrating ABC results.
ABC RESULTS:               NOT cells:       64
ABC RESULTS:               MUX cells:      146
ABC RESULTS:              XNOR cells:       24
ABC RESULTS:               XOR cells:       72
ABC RESULTS:               AND cells:       16
ABC RESULTS:               NOR cells:       60
ABC RESULTS:            ANDNOT cells:      232
ABC RESULTS:              NAND cells:       35
ABC RESULTS:             ORNOT cells:       45
ABC RESULTS:                OR cells:      186
ABC RESULTS:        internal signals:      717
ABC RESULTS:           input signals:       92
ABC RESULTS:          output signals:      175
Removing temp directory.

8.24. Executing OPT pass (performing simple optimizations).

8.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module adc_core_digital.
<suppressed ~30 debug messages>

8.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\adc_core_digital'.
<suppressed ~36 debug messages>
Removed a total of 12 cells.

8.24.3. Executing OPT_DFF pass (perform DFF optimizations).

8.24.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \adc_core_digital..
Removed 0 unused cells and 573 unused wires.
<suppressed ~4 debug messages>

8.24.5. Finished fast OPT passes.

8.25. Executing HIERARCHY pass (managing design hierarchy).

8.25.1. Analyzing design hierarchy..
Top module:  \adc_core_digital

8.25.2. Analyzing design hierarchy..
Top module:  \adc_core_digital
Removed 0 unused modules.

8.26. Printing statistics.

=== adc_core_digital ===

   Number of wires:                795
   Number of wire bits:           1421
   Number of public wires:         101
   Number of public wire bits:     727
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                972
     $_ANDNOT_                     231
     $_AND_                         16
     $_DFFE_PN0N_                   16
     $_DFFE_PN0P_                   34
     $_DFFE_PN1N_                    1
     $_DFF_PN0_                     51
     $_DFF_PN1_                      2
     $_MUX_                        146
     $_NAND_                        34
     $_NOR_                         59
     $_NOT_                         64
     $_ORNOT_                       45
     $_OR_                         183
     $_XNOR_                        24
     $_XOR_                         66

8.27. Executing CHECK pass (checking for obvious problems).
Checking module adc_core_digital...
Found and reported 0 problems.

9. Generating Graphviz representation of design.
Writing dot description to `/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/runs/leberkaskrapfen/tmp/synthesis/post_techmap.dot'.
Dumping module adc_core_digital to page 1.
Warning: WIDTHLABEL \config_1_in [4] 1
Warning: WIDTHLABEL \config_1_in [3] 1
Warning: WIDTHLABEL \config_1_in [5] 1
Warning: WIDTHLABEL \osr.osr_mode_r [1] 1
Warning: WIDTHLABEL \osr.osr_mode_r [0] 1
Warning: WIDTHLABEL \osr.osr_mode_r [1] 1
Warning: WIDTHLABEL \osr.osr_mode_r [0] 1
Warning: WIDTHLABEL \osr.osr_mode_r [2] 1
Warning: WIDTHLABEL \osr.osr_mode_r [1] 1
Warning: WIDTHLABEL \osr.osr_mode_r [0] 1
Warning: WIDTHLABEL \osr.osr_mode_r [2] 1
Warning: WIDTHLABEL \osr.osr_mode_r [0] 1
Warning: WIDTHLABEL \osr.osr_mode_r [1] 1
Warning: WIDTHLABEL \osr.osr_mode_r [2] 1
Warning: WIDTHLABEL \osr.sample_count_r [0] 1
Warning: WIDTHLABEL \osr.sample_count_r [1] 1
Warning: WIDTHLABEL \osr.sample_count_r [2] 1
Warning: WIDTHLABEL \osr.sample_count_r [3] 1
Warning: WIDTHLABEL \osr.sample_count_r [4] 1
Warning: WIDTHLABEL \osr.sample_count_r [5] 1
Warning: WIDTHLABEL \osr.osr_mode_r [2] 1
Warning: WIDTHLABEL \osr.sample_count_r [6] 1
Warning: WIDTHLABEL \osr.sample_count_r [7] 1
Warning: WIDTHLABEL \osr.osr_mode_r [2] 1
Warning: WIDTHLABEL \osr.sample_count_r [8] 1
Warning: WIDTHLABEL \osr.sample_count_r [8] 1
Warning: WIDTHLABEL \osr.sample_count_r [1] 1
Warning: WIDTHLABEL \osr.sample_count_r [0] 1
Warning: WIDTHLABEL \osr.sample_count_r [2] 1
Warning: WIDTHLABEL \osr.sample_count_r [3] 1
Warning: WIDTHLABEL \osr.sample_count_r [4] 1
Warning: WIDTHLABEL \osr.sample_count_r [5] 1
Warning: WIDTHLABEL \osr.sample_count_r [6] 1
Warning: WIDTHLABEL \osr.sample_count_r [7] 1
Warning: WIDTHLABEL \cnb.shift_register_r [3] 1
Warning: WIDTHLABEL \cnb.shift_register_r [2] 1
Warning: WIDTHLABEL \cnb.shift_register_r [4] 1
Warning: WIDTHLABEL \cnb.shift_register_r [5] 1
Warning: WIDTHLABEL \cnb.sampled_avg_control_r [0] 1
Warning: WIDTHLABEL \cnb.sampled_avg_control_r [1] 1
Warning: WIDTHLABEL \cnb.sampled_avg_control_r [0] 1
Warning: WIDTHLABEL \cnb.sampled_avg_control_r [1] 1
Warning: WIDTHLABEL \cnb.sampled_avg_control_r [1] 1
Warning: WIDTHLABEL \cnb.sampled_avg_control_r [0] 1
Warning: WIDTHLABEL \cnb.sampled_avg_control_r [0] 1
Warning: WIDTHLABEL \cnb.sampled_avg_control_r [1] 1
Warning: WIDTHLABEL \cnb.sampled_avg_control_r [2] 1
Warning: WIDTHLABEL \cnb.average_counter_r [4] 1
Warning: WIDTHLABEL \cnb.average_counter_r [4] 1
Warning: WIDTHLABEL \cnb.average_counter_r [3] 1
Warning: WIDTHLABEL \cnb.sampled_avg_control_r [2] 1
Warning: WIDTHLABEL \cnb.sampled_avg_control_r [2] 1
Warning: WIDTHLABEL \cnb.sampled_avg_control_r [2] 1
Warning: WIDTHLABEL \cnb.average_counter_r [2] 1
Warning: WIDTHLABEL \cnb.average_counter_r [2] 1
Warning: WIDTHLABEL \cnb.average_counter_r [1] 1
Warning: WIDTHLABEL \cnb.average_counter_r [1] 1
Warning: WIDTHLABEL \cnb.average_counter_r [0] 1
Warning: WIDTHLABEL \cnb.average_sum_r [0] 1
Warning: WIDTHLABEL \cnb.next_average_sum_w [0] 1
Warning: WIDTHLABEL \cnb.average_sum_r [1] 1
Warning: WIDTHLABEL \cnb.average_sum_r [0] 1
Warning: WIDTHLABEL \cnb.next_average_sum_w [1] 1
Warning: WIDTHLABEL \cnb.average_sum_r [2] 1
Warning: WIDTHLABEL \cnb.next_average_sum_w [2] 1
Warning: WIDTHLABEL \cnb.average_sum_r [3] 1
Warning: WIDTHLABEL \cnb.next_average_sum_w [3] 1
Warning: WIDTHLABEL \cnb.average_sum_r [4] 1
Warning: WIDTHLABEL \cnb.average_sum_r [3] 1
Warning: WIDTHLABEL \cnb.average_sum_r [2] 1
Warning: WIDTHLABEL \cnb.next_average_sum_w [4] 1
Warning: WIDTHLABEL \cnb.average_counter_r [0] 1
Warning: WIDTHLABEL \cnb.next_average_counter_w [0] 1
Warning: WIDTHLABEL \cnb.average_counter_r [1] 1
Warning: WIDTHLABEL \cnb.average_counter_r [0] 1
Warning: WIDTHLABEL \cnb.next_average_counter_w [1] 1
Warning: WIDTHLABEL \cnb.average_counter_r [1] 1
Warning: WIDTHLABEL \cnb.average_counter_r [0] 1
Warning: WIDTHLABEL \cnb.next_average_counter_w [2] 1
Warning: WIDTHLABEL \cnb.next_average_counter_w [3] 1
Warning: WIDTHLABEL \cnb.average_counter_r [3] 1
Warning: WIDTHLABEL \cnb.average_counter_r [2] 1
Warning: WIDTHLABEL \cnb.next_average_counter_w [4] 1
Warning: WIDTHLABEL \cnb.sampled_avg_control_r [2] 1
Warning: WIDTHLABEL \cnb.shift_register_r [16] 1
Warning: WIDTHLABEL \cnb.shift_register_r [5] 1
Warning: WIDTHLABEL \cnb.shift_register_r [4] 1
Warning: WIDTHLABEL \cnb.shift_register_r [7] 1
Warning: WIDTHLABEL \cnb.shift_register_r [6] 1
Warning: WIDTHLABEL \cnb.shift_register_r [1] 1
Warning: WIDTHLABEL \cnb.shift_register_r [0] 1
Warning: WIDTHLABEL \cnb.shift_register_r [9] 1
Warning: WIDTHLABEL \cnb.shift_register_r [8] 1
Warning: WIDTHLABEL \cnb.shift_register_r [11] 1
Warning: WIDTHLABEL \cnb.shift_register_r [10] 1
Warning: WIDTHLABEL \cnb.shift_register_r [15] 1
Warning: WIDTHLABEL \cnb.shift_register_r [14] 1
Warning: WIDTHLABEL \cnb.shift_register_r [12] 1
Warning: WIDTHLABEL \cnb.shift_register_r [13] 1
Warning: WIDTHLABEL \cnb.shift_register_r [13] 1
Warning: WIDTHLABEL \cnb.shift_register_r [12] 1
Warning: WIDTHLABEL \cnb.shift_register_r [11] 1
Warning: WIDTHLABEL \cnb.shift_register_r [10] 1
Warning: WIDTHLABEL \cnb.shift_register_r [16] 1
Warning: WIDTHLABEL \cnb.shift_register_r [8] 1
Warning: WIDTHLABEL \cnb.shift_register_r [9] 1
Warning: WIDTHLABEL \cnb.shift_register_r [9] 1
Warning: WIDTHLABEL \cnb.shift_register_r [8] 1
Warning: WIDTHLABEL \cnb.shift_register_r [6] 1
Warning: WIDTHLABEL \cnb.shift_register_r [7] 1
Warning: WIDTHLABEL \cnb.shift_register_r [7] 1
Warning: WIDTHLABEL \cnb.shift_register_r [6] 1
Warning: WIDTHLABEL \cnb.shift_register_r [3] 1
Warning: WIDTHLABEL \cnb.shift_register_r [2] 1
Warning: WIDTHLABEL \cnb.shift_register_r [2] 1
Warning: WIDTHLABEL \cnb.shift_register_r [3] 1
Warning: WIDTHLABEL \cnb.shift_register_r [5] 1
Warning: WIDTHLABEL \cnb.shift_register_r [4] 1
Warning: WIDTHLABEL \cnb.shift_register_r [4] 1
Warning: WIDTHLABEL \cnb.shift_register_r [5] 1
Warning: WIDTHLABEL \cnb.shift_register_r [10] 1
Warning: WIDTHLABEL \cnb.shift_register_r [11] 1
Warning: WIDTHLABEL \cnb.shift_register_r [13] 1
Warning: WIDTHLABEL \cnb.shift_register_r [12] 1
Warning: WIDTHLABEL \cnb.shift_register_r [15] 1
Warning: WIDTHLABEL \cnb.shift_register_r [14] 1
Warning: WIDTHLABEL \cnb.shift_register_r [14] 1
Warning: WIDTHLABEL \cnb.shift_register_r [15] 1
Warning: WIDTHLABEL \cnb.shift_register_r [16] 1
Warning: WIDTHLABEL \cnb.data_register_r [0] 1
Warning: WIDTHLABEL \nmatrix_bincap_out_n [0] 1
Warning: WIDTHLABEL \nmatrix_bincap_out_n [0] 1
Warning: WIDTHLABEL \pmatrix_bincap_out_n [0] 1
Warning: WIDTHLABEL \pmatrix_bincap_out_n [0] 1
Warning: WIDTHLABEL \cnb.data_register_r [0] 1
Warning: WIDTHLABEL \cnb.shift_register_r [0] 1
Warning: WIDTHLABEL \cnb.next_data_register_w [0] 1
Warning: WIDTHLABEL \cnb.shift_register_r [0] 1
Warning: WIDTHLABEL \cnb.data_register_r [1] 1
Warning: WIDTHLABEL \cnb.data_register_r [0] 1
Warning: WIDTHLABEL \nmatrix_bincap_out_n [1] 1
Warning: WIDTHLABEL \nmatrix_bincap_out_n [1] 1
Warning: WIDTHLABEL \cnb.next_data_register_w [1] 1
Warning: WIDTHLABEL \cnb.data_register_r [2] 1
Warning: WIDTHLABEL \nmatrix_bincap_out_n [2] 1
Warning: WIDTHLABEL \nmatrix_bincap_out_n [2] 1
Warning: WIDTHLABEL \cnb.next_data_register_w [2] 1
Warning: WIDTHLABEL \cnb.data_register_r [3] 1
Warning: WIDTHLABEL \cnb.data_register_r [2] 1
Warning: WIDTHLABEL \cnb.next_data_register_w [3] 1
Warning: WIDTHLABEL \cnb.data_register_r [4] 1
Warning: WIDTHLABEL \cnb.data_register_r [3] 1
Warning: WIDTHLABEL \cnb.next_data_register_w [4] 1
Warning: WIDTHLABEL \cnb.data_register_r [5] 1
Warning: WIDTHLABEL \cnb.data_register_r [4] 1
Warning: WIDTHLABEL \cnb.next_data_register_w [5] 1
Warning: WIDTHLABEL \cnb.data_register_r [6] 1
Warning: WIDTHLABEL \cnb.next_data_register_w [6] 1
Warning: WIDTHLABEL \cnb.data_register_r [7] 1
Warning: WIDTHLABEL \cnb.data_register_r [6] 1
Warning: WIDTHLABEL \cnb.next_data_register_w [7] 1
Warning: WIDTHLABEL \cnb.data_register_r [8] 1
Warning: WIDTHLABEL \cnb.data_register_r [7] 1
Warning: WIDTHLABEL \cnb.next_data_register_w [8] 1
Warning: WIDTHLABEL \cnb.data_register_r [9] 1
Warning: WIDTHLABEL \cnb.data_register_r [8] 1
Warning: WIDTHLABEL \cnb.next_data_register_w [9] 1
Warning: WIDTHLABEL \cnb.data_register_r [10] 1
Warning: WIDTHLABEL \cnb.data_register_r [9] 1
Warning: WIDTHLABEL \cnb.data_register_r [10] 1
Warning: WIDTHLABEL \cnb.next_data_register_w [10] 1
Warning: WIDTHLABEL \cnb.data_register_r [11] 1
Warning: WIDTHLABEL \cnb.data_register_r [10] 1
Warning: WIDTHLABEL \nmatrix_row_out_n [8] 1
Warning: WIDTHLABEL \nmatrix_row_out_n [8] 1
Warning: WIDTHLABEL \cnb.next_data_register_w [11] 1
Warning: WIDTHLABEL \nmatrix_bincap_out_n [1] 1
Warning: WIDTHLABEL \pmatrix_bincap_out_n [1] 1
Warning: WIDTHLABEL \nmatrix_bincap_out_n [2] 1
Warning: WIDTHLABEL \pmatrix_bincap_out_n [2] 1
Warning: WIDTHLABEL \nmatrix_row_out_n [8] 1
Warning: WIDTHLABEL \pmatrix_row_out_n [8] 1
Warning: WIDTHLABEL \pmatrix_col_out_n [0] 1
Warning: WIDTHLABEL \pmatrix_col_out_n [1] 1
Warning: WIDTHLABEL \pmatrix_col_out_n [2] 1
Warning: WIDTHLABEL \pmatrix_col_out_n [3] 1
Warning: WIDTHLABEL \pmatrix_col_out_n [4] 1
Warning: WIDTHLABEL \pmatrix_col_out_n [5] 1
Warning: WIDTHLABEL \pmatrix_col_out_n [6] 1
Warning: WIDTHLABEL \pmatrix_col_out_n [7] 1
Warning: WIDTHLABEL \pmatrix_col_out_n [8] 1
Warning: WIDTHLABEL \pmatrix_col_out_n [9] 1
Warning: WIDTHLABEL \pmatrix_col_out_n [10] 1
Warning: WIDTHLABEL \pmatrix_col_out_n [11] 1
Warning: WIDTHLABEL \pmatrix_col_out_n [12] 1
Warning: WIDTHLABEL \pmatrix_col_out_n [13] 1
Warning: WIDTHLABEL \pmatrix_col_out_n [14] 1
Warning: WIDTHLABEL \pmatrix_col_out_n [15] 1
Warning: WIDTHLABEL \pmatrix_col_out_n [16] 1
Warning: WIDTHLABEL \pmatrix_col_out_n [17] 1
Warning: WIDTHLABEL \pmatrix_col_out_n [18] 1
Warning: WIDTHLABEL \pmatrix_col_out_n [19] 1
Warning: WIDTHLABEL \pmatrix_col_out_n [20] 1
Warning: WIDTHLABEL \pmatrix_col_out_n [21] 1
Warning: WIDTHLABEL \pmatrix_col_out_n [22] 1
Warning: WIDTHLABEL \pmatrix_col_out_n [23] 1
Warning: WIDTHLABEL \pmatrix_col_out_n [24] 1
Warning: WIDTHLABEL \pmatrix_col_out_n [25] 1
Warning: WIDTHLABEL \pmatrix_col_out_n [26] 1
Warning: WIDTHLABEL \pmatrix_col_out_n [27] 1
Warning: WIDTHLABEL \pmatrix_col_out_n [28] 1
Warning: WIDTHLABEL \pmatrix_col_out_n [29] 1
Warning: WIDTHLABEL \pmatrix_col_out_n [30] 1
Warning: WIDTHLABEL \pmatrix_col_out_n [31] 1
Warning: WIDTHLABEL \nmatrix_col_out_n [0] 1
Warning: WIDTHLABEL \nmatrix_col_out_n [1] 1
Warning: WIDTHLABEL \nmatrix_col_out_n [2] 1
Warning: WIDTHLABEL \nmatrix_col_out_n [3] 1
Warning: WIDTHLABEL \nmatrix_col_out_n [4] 1
Warning: WIDTHLABEL \nmatrix_col_out_n [5] 1
Warning: WIDTHLABEL \nmatrix_col_out_n [6] 1
Warning: WIDTHLABEL \nmatrix_col_out_n [7] 1
Warning: WIDTHLABEL \nmatrix_col_out_n [8] 1
Warning: WIDTHLABEL \nmatrix_col_out_n [9] 1
Warning: WIDTHLABEL \nmatrix_col_out_n [10] 1
Warning: WIDTHLABEL \nmatrix_col_out_n [11] 1
Warning: WIDTHLABEL \nmatrix_col_out_n [12] 1
Warning: WIDTHLABEL \nmatrix_col_out_n [13] 1
Warning: WIDTHLABEL \nmatrix_col_out_n [14] 1
Warning: WIDTHLABEL \nmatrix_col_out_n [15] 1
Warning: WIDTHLABEL \nmatrix_col_out_n [16] 1
Warning: WIDTHLABEL \nmatrix_col_out_n [17] 1
Warning: WIDTHLABEL \nmatrix_col_out_n [18] 1
Warning: WIDTHLABEL \nmatrix_col_out_n [19] 1
Warning: WIDTHLABEL \nmatrix_col_out_n [20] 1
Warning: WIDTHLABEL \nmatrix_col_out_n [21] 1
Warning: WIDTHLABEL \nmatrix_col_out_n [22] 1
Warning: WIDTHLABEL \nmatrix_col_out_n [23] 1
Warning: WIDTHLABEL \nmatrix_col_out_n [24] 1
Warning: WIDTHLABEL \nmatrix_col_out_n [25] 1
Warning: WIDTHLABEL \nmatrix_col_out_n [26] 1
Warning: WIDTHLABEL \nmatrix_col_out_n [27] 1
Warning: WIDTHLABEL \nmatrix_col_out_n [28] 1
Warning: WIDTHLABEL \nmatrix_col_out_n [29] 1
Warning: WIDTHLABEL \nmatrix_col_out_n [30] 1
Warning: WIDTHLABEL \nmatrix_col_out_n [31] 1
Warning: WIDTHLABEL \cnb.result_out [4] 1
Warning: WIDTHLABEL \osr.result_r [4] 1
Warning: WIDTHLABEL \cnb.result_out [4] 1
Warning: WIDTHLABEL \osr.result_r [3] 1
Warning: WIDTHLABEL \cnb.result_out [3] 1
Warning: WIDTHLABEL \osr.result_r [3] 1
Warning: WIDTHLABEL \cnb.result_out [3] 1
Warning: WIDTHLABEL \osr.result_r [2] 1
Warning: WIDTHLABEL \cnb.result_out [2] 1
Warning: WIDTHLABEL \osr.result_r [2] 1
Warning: WIDTHLABEL \cnb.result_out [2] 1
Warning: WIDTHLABEL \osr.result_r [1] 1
Warning: WIDTHLABEL \cnb.result_out [1] 1
Warning: WIDTHLABEL \osr.result_r [1] 1
Warning: WIDTHLABEL \cnb.result_out [1] 1
Warning: WIDTHLABEL \osr.result_r [0] 1
Warning: WIDTHLABEL \cnb.result_out [0] 1
Warning: WIDTHLABEL \osr.next_output_w [0] 1
Warning: WIDTHLABEL \cnb.result_out [3] 1
Warning: WIDTHLABEL \cnb.result_out [5] 1
Warning: WIDTHLABEL \osr.result_r [5] 1
Warning: WIDTHLABEL \cnb.result_out [5] 1
Warning: WIDTHLABEL \osr.result_r [4] 1
Warning: WIDTHLABEL \cnb.result_out [4] 1
Warning: WIDTHLABEL \osr.next_output_w [1] 1
Warning: WIDTHLABEL \cnb.result_out [2] 1
Warning: WIDTHLABEL \cnb.result_out [6] 1
Warning: WIDTHLABEL \osr.result_r [6] 1
Warning: WIDTHLABEL \cnb.result_out [6] 1
Warning: WIDTHLABEL \osr.result_r [5] 1
Warning: WIDTHLABEL \cnb.result_out [5] 1
Warning: WIDTHLABEL \osr.next_output_w [2] 1
Warning: WIDTHLABEL \cnb.result_out [1] 1
Warning: WIDTHLABEL \cnb.result_out [7] 1
Warning: WIDTHLABEL \osr.result_r [7] 1
Warning: WIDTHLABEL \cnb.result_out [7] 1
Warning: WIDTHLABEL \osr.result_r [6] 1
Warning: WIDTHLABEL \cnb.result_out [6] 1
Warning: WIDTHLABEL \osr.next_output_w [3] 1
Warning: WIDTHLABEL \osr.result_r [0] 1
Warning: WIDTHLABEL \cnb.result_out [0] 1
Warning: WIDTHLABEL \cnb.result_out [0] 1
Warning: WIDTHLABEL \osr.next_result_w [0] 1
Warning: WIDTHLABEL \osr.next_result_w [2] 1
Warning: WIDTHLABEL \osr.next_result_w [4] 1
Warning: WIDTHLABEL \osr.next_result_w [6] 1
Warning: WIDTHLABEL \osr.result_r [8] 1
Warning: WIDTHLABEL \cnb.result_out [8] 1
Warning: WIDTHLABEL \osr.result_r [7] 1
Warning: WIDTHLABEL \cnb.result_out [7] 1
Warning: WIDTHLABEL \cnb.result_out [8] 1
Warning: WIDTHLABEL \osr.next_result_w [8] 1
Warning: WIDTHLABEL \osr.next_result_w [8] 1
Warning: WIDTHLABEL \osr.next_result_w [6] 1
Warning: WIDTHLABEL \osr.next_result_w [4] 1
Warning: WIDTHLABEL \osr.next_result_w [2] 1
Warning: WIDTHLABEL \osr.next_result_w [0] 1
Warning: WIDTHLABEL \osr.next_output_w [4] 1
Warning: WIDTHLABEL \osr.next_result_w [1] 1
Warning: WIDTHLABEL \osr.next_result_w [3] 1
Warning: WIDTHLABEL \osr.next_result_w [5] 1
Warning: WIDTHLABEL \osr.next_result_w [7] 1
Warning: WIDTHLABEL \osr.result_r [9] 1
Warning: WIDTHLABEL \cnb.result_out [9] 1
Warning: WIDTHLABEL \osr.result_r [8] 1
Warning: WIDTHLABEL \cnb.result_out [8] 1
Warning: WIDTHLABEL \cnb.result_out [9] 1
Warning: WIDTHLABEL \osr.next_result_w [9] 1
Warning: WIDTHLABEL \osr.next_result_w [9] 1
Warning: WIDTHLABEL \osr.next_result_w [7] 1
Warning: WIDTHLABEL \osr.next_result_w [5] 1
Warning: WIDTHLABEL \osr.next_result_w [3] 1
Warning: WIDTHLABEL \osr.next_result_w [1] 1
Warning: WIDTHLABEL \osr.next_output_w [5] 1
Warning: WIDTHLABEL \osr.result_r [10] 1
Warning: WIDTHLABEL \cnb.result_out [10] 1
Warning: WIDTHLABEL \osr.result_r [9] 1
Warning: WIDTHLABEL \cnb.result_out [9] 1
Warning: WIDTHLABEL \cnb.result_out [10] 1
Warning: WIDTHLABEL \osr.next_result_w [10] 1
Warning: WIDTHLABEL \osr.next_result_w [10] 1
Warning: WIDTHLABEL \osr.next_result_w [8] 1
Warning: WIDTHLABEL \osr.next_result_w [6] 1
Warning: WIDTHLABEL \osr.next_result_w [4] 1
Warning: WIDTHLABEL \osr.next_result_w [2] 1
Warning: WIDTHLABEL \osr.next_output_w [6] 1
Warning: WIDTHLABEL \osr.result_r [11] 1
Warning: WIDTHLABEL \cnb.result_out [11] 1
Warning: WIDTHLABEL \osr.result_r [10] 1
Warning: WIDTHLABEL \cnb.result_out [10] 1
Warning: WIDTHLABEL \cnb.result_out [11] 1
Warning: WIDTHLABEL \osr.next_result_w [11] 1
Warning: WIDTHLABEL \osr.next_result_w [11] 1
Warning: WIDTHLABEL \osr.next_result_w [9] 1
Warning: WIDTHLABEL \osr.next_result_w [7] 1
Warning: WIDTHLABEL \osr.next_result_w [5] 1
Warning: WIDTHLABEL \osr.next_result_w [3] 1
Warning: WIDTHLABEL \osr.next_output_w [7] 1
Warning: WIDTHLABEL \osr.result_r [11] 1
Warning: WIDTHLABEL \cnb.result_out [11] 1
Warning: WIDTHLABEL \osr.result_r [12] 1
Warning: WIDTHLABEL \osr.next_result_w [12] 1
Warning: WIDTHLABEL \osr.next_result_w [12] 1
Warning: WIDTHLABEL \osr.next_result_w [10] 1
Warning: WIDTHLABEL \osr.next_result_w [8] 1
Warning: WIDTHLABEL \osr.next_result_w [6] 1
Warning: WIDTHLABEL \osr.next_result_w [4] 1
Warning: WIDTHLABEL \osr.next_output_w [8] 1
Warning: WIDTHLABEL \osr.result_r [12] 1
Warning: WIDTHLABEL \osr.result_r [13] 1
Warning: WIDTHLABEL \osr.next_result_w [13] 1
Warning: WIDTHLABEL \osr.next_result_w [13] 1
Warning: WIDTHLABEL \osr.next_result_w [11] 1
Warning: WIDTHLABEL \osr.next_result_w [9] 1
Warning: WIDTHLABEL \osr.next_result_w [7] 1
Warning: WIDTHLABEL \osr.next_result_w [5] 1
Warning: WIDTHLABEL \osr.next_output_w [9] 1
Warning: WIDTHLABEL \osr.result_r [13] 1
Warning: WIDTHLABEL \osr.result_r [12] 1
Warning: WIDTHLABEL \osr.result_r [14] 1
Warning: WIDTHLABEL \osr.next_result_w [14] 1
Warning: WIDTHLABEL \osr.next_result_w [14] 1
Warning: WIDTHLABEL \osr.next_result_w [12] 1
Warning: WIDTHLABEL \osr.next_result_w [10] 1
Warning: WIDTHLABEL \osr.next_result_w [8] 1
Warning: WIDTHLABEL \osr.next_result_w [6] 1
Warning: WIDTHLABEL \osr.next_output_w [10] 1
Warning: WIDTHLABEL \osr.result_r [14] 1
Warning: WIDTHLABEL \osr.result_r [15] 1
Warning: WIDTHLABEL \osr.next_result_w [15] 1
Warning: WIDTHLABEL \osr.next_result_w [15] 1
Warning: WIDTHLABEL \osr.next_result_w [13] 1
Warning: WIDTHLABEL \osr.next_result_w [11] 1
Warning: WIDTHLABEL \osr.next_result_w [9] 1
Warning: WIDTHLABEL \osr.next_result_w [7] 1
Warning: WIDTHLABEL \osr.next_output_w [11] 1
Warning: WIDTHLABEL \osr.result_r [15] 1
Warning: WIDTHLABEL \osr.result_r [14] 1
Warning: WIDTHLABEL \osr.result_r [16] 1
Warning: WIDTHLABEL \osr.next_result_w [16] 1
Warning: WIDTHLABEL \osr.next_result_w [16] 1
Warning: WIDTHLABEL \osr.next_result_w [14] 1
Warning: WIDTHLABEL \osr.next_result_w [12] 1
Warning: WIDTHLABEL \osr.next_result_w [10] 1
Warning: WIDTHLABEL \osr.next_result_w [8] 1
Warning: WIDTHLABEL \osr.next_output_w [12] 1
Warning: WIDTHLABEL \osr.result_r [16] 1
Warning: WIDTHLABEL \osr.result_r [17] 1
Warning: WIDTHLABEL \osr.next_result_w [17] 1
Warning: WIDTHLABEL \osr.next_result_w [17] 1
Warning: WIDTHLABEL \osr.next_result_w [15] 1
Warning: WIDTHLABEL \osr.next_result_w [13] 1
Warning: WIDTHLABEL \osr.next_result_w [11] 1
Warning: WIDTHLABEL \osr.next_result_w [9] 1
Warning: WIDTHLABEL \osr.next_output_w [13] 1
Warning: WIDTHLABEL \osr.result_r [17] 1
Warning: WIDTHLABEL \osr.result_r [16] 1
Warning: WIDTHLABEL \osr.result_r [18] 1
Warning: WIDTHLABEL \osr.next_result_w [18] 1
Warning: WIDTHLABEL \osr.next_result_w [18] 1
Warning: WIDTHLABEL \osr.next_result_w [16] 1
Warning: WIDTHLABEL \osr.next_result_w [14] 1
Warning: WIDTHLABEL \osr.next_result_w [12] 1
Warning: WIDTHLABEL \osr.next_result_w [10] 1
Warning: WIDTHLABEL \osr.next_output_w [14] 1
Warning: WIDTHLABEL \osr.result_r [18] 1
Warning: WIDTHLABEL \osr.result_r [19] 1
Warning: WIDTHLABEL \osr.next_result_w [19] 1
Warning: WIDTHLABEL \osr.next_result_w [19] 1
Warning: WIDTHLABEL \osr.next_result_w [17] 1
Warning: WIDTHLABEL \osr.next_result_w [15] 1
Warning: WIDTHLABEL \osr.next_result_w [13] 1
Warning: WIDTHLABEL \osr.next_result_w [11] 1
Warning: WIDTHLABEL \osr.next_output_w [15] 1
Warning: WIDTHLABEL \osr.sample_count_r [0] 1
Warning: WIDTHLABEL \osr.next_sample_count_w [0] 1
Warning: WIDTHLABEL \osr.sample_count_r [1] 1
Warning: WIDTHLABEL \osr.sample_count_r [0] 1
Warning: WIDTHLABEL \osr.next_sample_count_w [1] 1
Warning: WIDTHLABEL \osr.sample_count_r [1] 1
Warning: WIDTHLABEL \osr.sample_count_r [0] 1
Warning: WIDTHLABEL \osr.sample_count_r [2] 1
Warning: WIDTHLABEL \osr.next_sample_count_w [2] 1
Warning: WIDTHLABEL \osr.sample_count_r [2] 1
Warning: WIDTHLABEL \osr.sample_count_r [3] 1
Warning: WIDTHLABEL \osr.next_sample_count_w [3] 1
Warning: WIDTHLABEL \osr.sample_count_r [2] 1
Warning: WIDTHLABEL \osr.sample_count_r [3] 1
Warning: WIDTHLABEL \osr.sample_count_r [4] 1
Warning: WIDTHLABEL \osr.next_sample_count_w [4] 1
Warning: WIDTHLABEL \osr.sample_count_r [4] 1
Warning: WIDTHLABEL \osr.sample_count_r [5] 1
Warning: WIDTHLABEL \osr.next_sample_count_w [5] 1
Warning: WIDTHLABEL \osr.sample_count_r [4] 1
Warning: WIDTHLABEL \osr.sample_count_r [5] 1
Warning: WIDTHLABEL \osr.sample_count_r [6] 1
Warning: WIDTHLABEL \osr.next_sample_count_w [6] 1
Warning: WIDTHLABEL \osr.sample_count_r [6] 1
Warning: WIDTHLABEL \osr.sample_count_r [7] 1
Warning: WIDTHLABEL \osr.next_sample_count_w [7] 1
Warning: WIDTHLABEL \osr.sample_count_r [6] 1
Warning: WIDTHLABEL \osr.sample_count_r [7] 1
Warning: WIDTHLABEL \osr.next_sample_count_w [8] 1
Warning: WIDTHLABEL \cnb.shift_register_r [1] 1
Warning: WIDTHLABEL \cnb.shift_register_r [2] 1
Warning: WIDTHLABEL \pmatrix_row_out_n [8] 1
Warning: WIDTHLABEL \nmatrix_row_out_n [1] 1
Warning: WIDTHLABEL \nmatrix_row_out_n [8] 1
Warning: WIDTHLABEL \nmatrix_row_out_n [2] 1
Warning: WIDTHLABEL \pmatrix_row_out_n [8] 1
Warning: WIDTHLABEL \nmatrix_row_out_n [3] 1
Warning: WIDTHLABEL \nmatrix_row_out_n [8] 1
Warning: WIDTHLABEL \nmatrix_row_out_n [4] 1
Warning: WIDTHLABEL \pmatrix_row_out_n [8] 1
Warning: WIDTHLABEL \nmatrix_row_out_n [5] 1
Warning: WIDTHLABEL \nmatrix_row_out_n [8] 1
Warning: WIDTHLABEL \nmatrix_row_out_n [6] 1
Warning: WIDTHLABEL \pmatrix_row_out_n [8] 1
Warning: WIDTHLABEL \nmatrix_row_out_n [7] 1
Warning: WIDTHLABEL \nmatrix_row_out_n [8] 1
Warning: WIDTHLABEL \nmatrix_row_out_n [9] 1
Warning: WIDTHLABEL \nmatrix_row_out_n [8] 1
Warning: WIDTHLABEL \nmatrix_row_out_n [10] 1
Warning: WIDTHLABEL \nmatrix_row_out_n [8] 1
Warning: WIDTHLABEL \nmatrix_row_out_n [11] 1
Warning: WIDTHLABEL \nmatrix_row_out_n [8] 1
Warning: WIDTHLABEL \nmatrix_row_out_n [12] 1
Warning: WIDTHLABEL \nmatrix_row_out_n [8] 1
Warning: WIDTHLABEL \nmatrix_row_out_n [13] 1
Warning: WIDTHLABEL \nmatrix_row_out_n [8] 1
Warning: WIDTHLABEL \nmatrix_row_out_n [14] 1
Warning: WIDTHLABEL \nmatrix_row_out_n [8] 1
Warning: WIDTHLABEL \nmatrix_row_out_n [15] 1
Warning: WIDTHLABEL \nmatrix_row_out_n [8] 1
Warning: WIDTHLABEL \pmatrix_row_out_n [1] 1
Warning: WIDTHLABEL \nmatrix_row_out_n [8] 1
Warning: WIDTHLABEL \pmatrix_row_out_n [2] 1
Warning: WIDTHLABEL \nmatrix_row_out_n [8] 1
Warning: WIDTHLABEL \pmatrix_row_out_n [3] 1
Warning: WIDTHLABEL \nmatrix_row_out_n [8] 1
Warning: WIDTHLABEL \pmatrix_row_out_n [4] 1
Warning: WIDTHLABEL \nmatrix_row_out_n [8] 1
Warning: WIDTHLABEL \pmatrix_row_out_n [5] 1
Warning: WIDTHLABEL \nmatrix_row_out_n [8] 1
Warning: WIDTHLABEL \pmatrix_row_out_n [6] 1
Warning: WIDTHLABEL \nmatrix_row_out_n [8] 1
Warning: WIDTHLABEL \pmatrix_row_out_n [7] 1
Warning: WIDTHLABEL \pmatrix_row_out_n [8] 1
Warning: WIDTHLABEL \pmatrix_row_out_n [9] 1
Warning: WIDTHLABEL \nmatrix_row_out_n [8] 1
Warning: WIDTHLABEL \pmatrix_row_out_n [10] 1
Warning: WIDTHLABEL \pmatrix_row_out_n [8] 1
Warning: WIDTHLABEL \pmatrix_row_out_n [11] 1
Warning: WIDTHLABEL \nmatrix_row_out_n [8] 1
Warning: WIDTHLABEL \pmatrix_row_out_n [12] 1
Warning: WIDTHLABEL \pmatrix_row_out_n [8] 1
Warning: WIDTHLABEL \pmatrix_row_out_n [13] 1
Warning: WIDTHLABEL \nmatrix_row_out_n [8] 1
Warning: WIDTHLABEL \pmatrix_row_out_n [14] 1
Warning: WIDTHLABEL \pmatrix_row_out_n [8] 1
Warning: WIDTHLABEL \pmatrix_row_out_n [15] 1
Warning: WIDTHLABEL \config_1_in [0] 1
Warning: WIDTHLABEL \cnb.shift_register_r [0] 1
Warning: WIDTHLABEL \cnb.sampled_avg_control_r [0] 1
Warning: WIDTHLABEL \config_1_in [1] 1
Warning: WIDTHLABEL \cnb.shift_register_r [0] 1
Warning: WIDTHLABEL \cnb.sampled_avg_control_r [1] 1
Warning: WIDTHLABEL \config_1_in [2] 1
Warning: WIDTHLABEL \cnb.shift_register_r [0] 1
Warning: WIDTHLABEL \cnb.sampled_avg_control_r [2] 1
Warning: WIDTHLABEL \cnb.next_data_register_w [0] 1
Warning: WIDTHLABEL \cnb.data_register_r [0] 1
Warning: WIDTHLABEL \cnb.next_data_register_w [1] 1
Warning: WIDTHLABEL \cnb.data_register_r [1] 1
Warning: WIDTHLABEL \cnb.next_data_register_w [2] 1
Warning: WIDTHLABEL \cnb.data_register_r [2] 1
Warning: WIDTHLABEL \cnb.next_data_register_w [3] 1
Warning: WIDTHLABEL \cnb.data_register_r [3] 1
Warning: WIDTHLABEL \cnb.next_data_register_w [4] 1
Warning: WIDTHLABEL \cnb.data_register_r [4] 1
Warning: WIDTHLABEL \cnb.next_data_register_w [5] 1
Warning: WIDTHLABEL \cnb.data_register_r [5] 1
Warning: WIDTHLABEL \cnb.next_data_register_w [6] 1
Warning: WIDTHLABEL \cnb.data_register_r [6] 1
Warning: WIDTHLABEL \cnb.next_data_register_w [7] 1
Warning: WIDTHLABEL \cnb.data_register_r [7] 1
Warning: WIDTHLABEL \cnb.next_data_register_w [8] 1
Warning: WIDTHLABEL \cnb.data_register_r [8] 1
Warning: WIDTHLABEL \cnb.next_data_register_w [9] 1
Warning: WIDTHLABEL \cnb.data_register_r [9] 1
Warning: WIDTHLABEL \cnb.next_data_register_w [10] 1
Warning: WIDTHLABEL \cnb.data_register_r [10] 1
Warning: WIDTHLABEL \cnb.next_data_register_w [11] 1
Warning: WIDTHLABEL \cnb.data_register_r [11] 1
Warning: WIDTHLABEL \config_1_in [3] 1
Warning: WIDTHLABEL \osr.osr_mode_r [0] 1
Warning: WIDTHLABEL \config_1_in [4] 1
Warning: WIDTHLABEL \osr.osr_mode_r [1] 1
Warning: WIDTHLABEL \config_1_in [5] 1
Warning: WIDTHLABEL \osr.osr_mode_r [2] 1
Warning: WIDTHLABEL \osr.next_sample_count_w [0] 1
Warning: WIDTHLABEL \osr.sample_count_r [0] 1
Warning: WIDTHLABEL \osr.next_sample_count_w [1] 1
Warning: WIDTHLABEL \osr.sample_count_r [1] 1
Warning: WIDTHLABEL \osr.next_sample_count_w [2] 1
Warning: WIDTHLABEL \osr.sample_count_r [2] 1
Warning: WIDTHLABEL \osr.next_sample_count_w [3] 1
Warning: WIDTHLABEL \osr.sample_count_r [3] 1
Warning: WIDTHLABEL \osr.next_sample_count_w [4] 1
Warning: WIDTHLABEL \osr.sample_count_r [4] 1
Warning: WIDTHLABEL \osr.next_sample_count_w [5] 1
Warning: WIDTHLABEL \osr.sample_count_r [5] 1
Warning: WIDTHLABEL \osr.next_sample_count_w [6] 1
Warning: WIDTHLABEL \osr.sample_count_r [6] 1
Warning: WIDTHLABEL \osr.next_sample_count_w [7] 1
Warning: WIDTHLABEL \osr.sample_count_r [7] 1
Warning: WIDTHLABEL \osr.next_sample_count_w [8] 1
Warning: WIDTHLABEL \osr.sample_count_r [8] 1
Warning: WIDTHLABEL \cnb.shift_register_r [1] 1
Warning: WIDTHLABEL \cnb.shift_register_r [0] 1
Warning: WIDTHLABEL \cnb.shift_register_r [2] 1
Warning: WIDTHLABEL \cnb.shift_register_r [1] 1
Warning: WIDTHLABEL \cnb.shift_register_r [3] 1
Warning: WIDTHLABEL \cnb.shift_register_r [2] 1
Warning: WIDTHLABEL \cnb.shift_register_r [4] 1
Warning: WIDTHLABEL \cnb.shift_register_r [3] 1
Warning: WIDTHLABEL \cnb.shift_register_r [5] 1
Warning: WIDTHLABEL \cnb.shift_register_r [4] 1
Warning: WIDTHLABEL \cnb.shift_register_r [6] 1
Warning: WIDTHLABEL \cnb.shift_register_r [5] 1
Warning: WIDTHLABEL \cnb.shift_register_r [7] 1
Warning: WIDTHLABEL \cnb.shift_register_r [6] 1
Warning: WIDTHLABEL \cnb.shift_register_r [8] 1
Warning: WIDTHLABEL \cnb.shift_register_r [7] 1
Warning: WIDTHLABEL \cnb.shift_register_r [9] 1
Warning: WIDTHLABEL \cnb.shift_register_r [8] 1
Warning: WIDTHLABEL \cnb.shift_register_r [10] 1
Warning: WIDTHLABEL \cnb.shift_register_r [9] 1
Warning: WIDTHLABEL \cnb.shift_register_r [11] 1
Warning: WIDTHLABEL \cnb.shift_register_r [10] 1
Warning: WIDTHLABEL \cnb.shift_register_r [12] 1
Warning: WIDTHLABEL \cnb.shift_register_r [11] 1
Warning: WIDTHLABEL \cnb.shift_register_r [13] 1
Warning: WIDTHLABEL \cnb.shift_register_r [12] 1
Warning: WIDTHLABEL \cnb.shift_register_r [14] 1
Warning: WIDTHLABEL \cnb.shift_register_r [13] 1
Warning: WIDTHLABEL \cnb.shift_register_r [15] 1
Warning: WIDTHLABEL \cnb.shift_register_r [14] 1
Warning: WIDTHLABEL \cnb.shift_register_r [16] 1
Warning: WIDTHLABEL \cnb.shift_register_r [15] 1
Warning: WIDTHLABEL \cnb.shift_register_r [0] 1
Warning: WIDTHLABEL \cnb.shift_register_r [16] 1
Warning: WIDTHLABEL \osr.next_result_w [0] 1
Warning: WIDTHLABEL \osr.result_r [0] 1
Warning: WIDTHLABEL \osr.next_result_w [1] 1
Warning: WIDTHLABEL \osr.result_r [1] 1
Warning: WIDTHLABEL \osr.next_result_w [2] 1
Warning: WIDTHLABEL \osr.result_r [2] 1
Warning: WIDTHLABEL \osr.next_result_w [3] 1
Warning: WIDTHLABEL \osr.result_r [3] 1
Warning: WIDTHLABEL \osr.next_result_w [4] 1
Warning: WIDTHLABEL \osr.result_r [4] 1
Warning: WIDTHLABEL \osr.next_result_w [5] 1
Warning: WIDTHLABEL \osr.result_r [5] 1
Warning: WIDTHLABEL \osr.next_result_w [6] 1
Warning: WIDTHLABEL \osr.result_r [6] 1
Warning: WIDTHLABEL \osr.next_result_w [7] 1
Warning: WIDTHLABEL \osr.result_r [7] 1
Warning: WIDTHLABEL \osr.next_result_w [8] 1
Warning: WIDTHLABEL \osr.result_r [8] 1
Warning: WIDTHLABEL \osr.next_result_w [9] 1
Warning: WIDTHLABEL \osr.result_r [9] 1
Warning: WIDTHLABEL \osr.next_result_w [10] 1
Warning: WIDTHLABEL \osr.result_r [10] 1
Warning: WIDTHLABEL \osr.next_result_w [11] 1
Warning: WIDTHLABEL \osr.result_r [11] 1
Warning: WIDTHLABEL \osr.next_result_w [12] 1
Warning: WIDTHLABEL \osr.result_r [12] 1
Warning: WIDTHLABEL \osr.next_result_w [13] 1
Warning: WIDTHLABEL \osr.result_r [13] 1
Warning: WIDTHLABEL \osr.next_result_w [14] 1
Warning: WIDTHLABEL \osr.result_r [14] 1
Warning: WIDTHLABEL \osr.next_result_w [15] 1
Warning: WIDTHLABEL \osr.result_r [15] 1
Warning: WIDTHLABEL \osr.next_result_w [16] 1
Warning: WIDTHLABEL \osr.result_r [16] 1
Warning: WIDTHLABEL \osr.next_result_w [17] 1
Warning: WIDTHLABEL \osr.result_r [17] 1
Warning: WIDTHLABEL \osr.next_result_w [18] 1
Warning: WIDTHLABEL \osr.result_r [18] 1
Warning: WIDTHLABEL \osr.next_result_w [19] 1
Warning: WIDTHLABEL \osr.result_r [19] 1
Warning: WIDTHLABEL \osr.next_output_w [0] 1
Warning: WIDTHLABEL \osr.output_r [0] 1
Warning: WIDTHLABEL \osr.next_output_w [1] 1
Warning: WIDTHLABEL \osr.output_r [1] 1
Warning: WIDTHLABEL \osr.next_output_w [2] 1
Warning: WIDTHLABEL \osr.output_r [2] 1
Warning: WIDTHLABEL \osr.next_output_w [3] 1
Warning: WIDTHLABEL \osr.output_r [3] 1
Warning: WIDTHLABEL \osr.next_output_w [4] 1
Warning: WIDTHLABEL \osr.output_r [4] 1
Warning: WIDTHLABEL \osr.next_output_w [5] 1
Warning: WIDTHLABEL \osr.output_r [5] 1
Warning: WIDTHLABEL \osr.next_output_w [6] 1
Warning: WIDTHLABEL \osr.output_r [6] 1
Warning: WIDTHLABEL \osr.next_output_w [7] 1
Warning: WIDTHLABEL \osr.output_r [7] 1
Warning: WIDTHLABEL \osr.next_output_w [8] 1
Warning: WIDTHLABEL \osr.output_r [8] 1
Warning: WIDTHLABEL \osr.next_output_w [9] 1
Warning: WIDTHLABEL \osr.output_r [9] 1
Warning: WIDTHLABEL \osr.next_output_w [10] 1
Warning: WIDTHLABEL \osr.output_r [10] 1
Warning: WIDTHLABEL \osr.next_output_w [11] 1
Warning: WIDTHLABEL \osr.output_r [11] 1
Warning: WIDTHLABEL \osr.next_output_w [12] 1
Warning: WIDTHLABEL \osr.output_r [12] 1
Warning: WIDTHLABEL \osr.next_output_w [13] 1
Warning: WIDTHLABEL \osr.output_r [13] 1
Warning: WIDTHLABEL \osr.next_output_w [14] 1
Warning: WIDTHLABEL \osr.output_r [14] 1
Warning: WIDTHLABEL \osr.next_output_w [15] 1
Warning: WIDTHLABEL \osr.output_r [15] 1
Warning: WIDTHLABEL \cnb.next_average_counter_w [0] 1
Warning: WIDTHLABEL \cnb.average_counter_r [0] 1
Warning: WIDTHLABEL \cnb.next_average_counter_w [1] 1
Warning: WIDTHLABEL \cnb.average_counter_r [1] 1
Warning: WIDTHLABEL \cnb.next_average_counter_w [2] 1
Warning: WIDTHLABEL \cnb.average_counter_r [2] 1
Warning: WIDTHLABEL \cnb.next_average_counter_w [3] 1
Warning: WIDTHLABEL \cnb.average_counter_r [3] 1
Warning: WIDTHLABEL \cnb.next_average_counter_w [4] 1
Warning: WIDTHLABEL \cnb.average_counter_r [4] 1
Warning: WIDTHLABEL \cnb.next_average_sum_w [0] 1
Warning: WIDTHLABEL \cnb.average_sum_r [0] 1
Warning: WIDTHLABEL \cnb.next_average_sum_w [1] 1
Warning: WIDTHLABEL \cnb.average_sum_r [1] 1
Warning: WIDTHLABEL \cnb.next_average_sum_w [2] 1
Warning: WIDTHLABEL \cnb.average_sum_r [2] 1
Warning: WIDTHLABEL \cnb.next_average_sum_w [3] 1
Warning: WIDTHLABEL \cnb.average_sum_r [3] 1
Warning: WIDTHLABEL \cnb.next_average_sum_w [4] 1
Warning: WIDTHLABEL \cnb.average_sum_r [4] 1
Warning: WIDTHLABEL \cnb.next_data_register_w [0] 1
Warning: WIDTHLABEL \cnb.result_out [0] 1
Warning: WIDTHLABEL \cnb.next_data_register_w [1] 1
Warning: WIDTHLABEL \cnb.result_out [1] 1
Warning: WIDTHLABEL \cnb.next_data_register_w [2] 1
Warning: WIDTHLABEL \cnb.result_out [2] 1
Warning: WIDTHLABEL \cnb.next_data_register_w [3] 1
Warning: WIDTHLABEL \cnb.result_out [3] 1
Warning: WIDTHLABEL \cnb.next_data_register_w [4] 1
Warning: WIDTHLABEL \cnb.result_out [4] 1
Warning: WIDTHLABEL \cnb.next_data_register_w [5] 1
Warning: WIDTHLABEL \cnb.result_out [5] 1
Warning: WIDTHLABEL \cnb.next_data_register_w [6] 1
Warning: WIDTHLABEL \cnb.result_out [6] 1
Warning: WIDTHLABEL \cnb.next_data_register_w [7] 1
Warning: WIDTHLABEL \cnb.result_out [7] 1
Warning: WIDTHLABEL \cnb.next_data_register_w [8] 1
Warning: WIDTHLABEL \cnb.result_out [8] 1
Warning: WIDTHLABEL \cnb.next_data_register_w [9] 1
Warning: WIDTHLABEL \cnb.result_out [9] 1
Warning: WIDTHLABEL \cnb.next_data_register_w [10] 1
Warning: WIDTHLABEL \cnb.result_out [10] 1
Warning: WIDTHLABEL \cnb.next_data_register_w [11] 1
Warning: WIDTHLABEL \cnb.result_out [11] 1

10. Executing SHARE pass (SAT-based resource sharing).

11. Executing OPT pass (performing simple optimizations).

11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module adc_core_digital.

11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\adc_core_digital'.
Removed a total of 0 cells.

11.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \adc_core_digital..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

11.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \adc_core_digital.
Performed a total of 0 changes.

11.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\adc_core_digital'.
Removed a total of 0 cells.

11.6. Executing OPT_DFF pass (perform DFF optimizations).

11.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \adc_core_digital..

11.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module adc_core_digital.

11.9. Finished OPT passes. (There is nothing left to do.)

12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \adc_core_digital..
Removed 0 unused cells and 57 unused wires.
<suppressed ~57 debug messages>

13. Printing statistics.

=== adc_core_digital ===

   Number of wires:                738
   Number of wire bits:           1047
   Number of public wires:          44
   Number of public wire bits:     353
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                972
     $_ANDNOT_                     231
     $_AND_                         16
     $_DFFE_PN0N_                   16
     $_DFFE_PN0P_                   34
     $_DFFE_PN1N_                    1
     $_DFF_PN0_                     51
     $_DFF_PN1_                      2
     $_MUX_                        146
     $_NAND_                        34
     $_NOR_                         59
     $_NOT_                         64
     $_ORNOT_                       45
     $_OR_                         183
     $_XNOR_                        24
     $_XOR_                         66

mapping tbuf

14. Executing TECHMAP pass (map to technology primitives).

14.1. Executing Verilog-2005 frontend: /foss/pdk/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v
Parsing Verilog input from `/foss/pdk/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v' to AST representation.
Generating RTLIL representation for module `\$_TBUF_'.
Successfully finished Verilog frontend.

14.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

15. Executing SIMPLEMAP pass (map simple cells to gate primitives).

16. Executing TECHMAP pass (map to technology primitives).

16.1. Executing Verilog-2005 frontend: /foss/pdk/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v
Parsing Verilog input from `/foss/pdk/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Successfully finished Verilog frontend.

16.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

17. Executing SIMPLEMAP pass (map simple cells to gate primitives).

18. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell sky130_fd_sc_hd__dfxtp_2 (noninv, pins=3, area=21.27) is a direct match for cell type $_DFF_P_.
  cell sky130_fd_sc_hd__dfrtp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN0_.
  cell sky130_fd_sc_hd__dfstp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN1_.
  cell sky130_fd_sc_hd__dfbbn_2 (noninv, pins=6, area=35.03) is a direct match for cell type $_DFFSR_NNN_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \sky130_fd_sc_hd__dfxtp_2 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sky130_fd_sc_hd__dfrtp_2 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    \sky130_fd_sc_hd__dfstp_2 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    \sky130_fd_sc_hd__dfbbn_2 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    unmapped dff cell: $_DFFSR_PNN_
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

18.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\adc_core_digital':
  mapped 101 $_DFF_PN0_ cells to \sky130_fd_sc_hd__dfrtp_2 cells.
  mapped 3 $_DFF_PN1_ cells to \sky130_fd_sc_hd__dfstp_2 cells.

19. Printing statistics.

=== adc_core_digital ===

   Number of wires:                789
   Number of wire bits:           1098
   Number of public wires:          44
   Number of public wire bits:     353
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1023
     $_ANDNOT_                     231
     $_AND_                         16
     $_MUX_                        197
     $_NAND_                        34
     $_NOR_                         59
     $_NOT_                         64
     $_ORNOT_                       45
     $_OR_                         183
     $_XNOR_                        24
     $_XOR_                         66
     sky130_fd_sc_hd__dfrtp_2      101
     sky130_fd_sc_hd__dfstp_2        3

[INFO]: USING STRATEGY DELAY 4

20. Executing ABC pass (technology mapping using ABC).

20.1. Extracting gate netlist of module `\adc_core_digital' to `/tmp/yosys-abc-VxUjC6/input.blif'..
Extracted 919 gates and 1030 wires to a netlist network with 111 inputs and 206 outputs.

20.1.1. Executing ABC.
Running ABC command: "/foss/tools/yosys/6e907ac/bin/yosys-abc" -s -f /tmp/yosys-abc-VxUjC6/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-VxUjC6/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-VxUjC6/input.blif 
ABC: + read_lib -w /foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/runs/leberkaskrapfen/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.03 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/runs/leberkaskrapfen/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.04 sec
ABC: Memory =    7.77 MB. Time =     0.04 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/runs/leberkaskrapfen/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/runs/leberkaskrapfen/tmp/synthesis/synthesis.sdc 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + &get -n 
ABC: + &st 
ABC: + &syn2 
ABC: + &if -g -K 6 
ABC: + &synch2 
ABC: + &nf 
ABC: + &put 
ABC: + &get -n 
ABC: + &st 
ABC: + &syn2 
ABC: + &if -g -K 6 
ABC: + &synch2 
ABC: + &nf 
ABC: + &put 
ABC: + &get -n 
ABC: + &st 
ABC: + &syn2 
ABC: + &if -g -K 6 
ABC: + &synch2 
ABC: + &nf 
ABC: + &put 
ABC: + &get -n 
ABC: + &st 
ABC: + &syn2 
ABC: + &if -g -K 6 
ABC: + &synch2 
ABC: + &nf 
ABC: + &put 
ABC: + &get -n 
ABC: + &st 
ABC: + &syn2 
ABC: + &if -g -K 6 
ABC: + &synch2 
ABC: + &nf 
ABC: + &put 
ABC: + buffer -c -N 10 
ABC: + topo 
ABC: + stime -c 
ABC: WireLoad = "Small"  Gates =    911 ( 16.4 %)   Cap = 15.4 ff ( 12.6 %)   Area =     9547.91 ( 76.2 %)   Delay =  5056.89 ps  (  2.4 %)               
ABC: + upsize -c 
ABC: + dnsize -c 
ABC: + 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =    911 ( 16.4 %)   Cap = 14.1 ff (  4.8 %)   Area =     8002.68 ( 82.7 %)   Delay =  4041.63 ps  ( 27.4 %)               
ABC: Path  0 --      19 : 0    8 pi                         A =   0.00  Df =  92.0  -49.9 ps  S = 135.6 ps  Cin =  0.0 ff  Cout =  28.5 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --     412 : 4    7 sky130_fd_sc_hd__or4_4     A =  11.26  Df = 581.1 -291.7 ps  S = 101.9 ps  Cin =  2.4 ff  Cout =  14.0 ff  Cmax = 534.7 ff  G =  553  
ABC: Path  2 --     427 : 4    2 sky130_fd_sc_hd__or4_4     A =  11.26  Df =1154.6 -724.9 ps  S = 100.9 ps  Cin =  2.4 ff  Cout =  14.1 ff  Cmax = 534.7 ff  G =  546  
ABC: Path  3 --     428 : 1   10 sky130_fd_sc_hd__buf_6     A =  11.26  Df =1311.2 -758.1 ps  S =  69.7 ps  Cin =  4.6 ff  Cout =  29.3 ff  Cmax = 785.5 ff  G =  602  
ABC: Path  4 --     429 : 4    1 sky130_fd_sc_hd__or4_4     A =  11.26  Df =1780.8-1061.7 ps  S =  83.3 ps  Cin =  2.4 ff  Cout =   4.4 ff  Cmax = 534.7 ff  G =  179  
ABC: Path  5 --     430 : 5    3 sky130_fd_sc_hd__o2111ai_2 A =  15.01  Df =1877.5 -828.0 ps  S = 214.6 ps  Cin =  4.3 ff  Cout =   9.6 ff  Cmax = 129.1 ff  G =  210  
ABC: Path  6 --     535 : 5    2 sky130_fd_sc_hd__a311o_2   A =  11.26  Df =2100.3 -429.6 ps  S =  65.9 ps  Cin =  2.3 ff  Cout =   7.1 ff  Cmax = 298.5 ff  G =  296  
ABC: Path  7 --     546 : 3    5 sky130_fd_sc_hd__a21oi_2   A =   8.76  Df =2341.5 -154.8 ps  S = 257.7 ps  Cin =  4.6 ff  Cout =  19.3 ff  Cmax = 128.2 ff  G =  408  
ABC: Path  8 --     644 : 5    2 sky130_fd_sc_hd__o41a_2    A =  12.51  Df =2674.1 -127.6 ps  S =  74.8 ps  Cin =  2.4 ff  Cout =   7.3 ff  Cmax = 305.8 ff  G =  289  
ABC: Path  9 --     657 : 5    1 sky130_fd_sc_hd__o221a_2   A =  11.26  Df =2953.4 -217.2 ps  S =  55.3 ps  Cin =  2.3 ff  Cout =   5.2 ff  Cmax = 281.1 ff  G =  206  
ABC: Path 10 --     661 : 4    3 sky130_fd_sc_hd__a211o_4   A =  17.52  Df =3293.8 -360.7 ps  S =  80.6 ps  Cin =  4.6 ff  Cout =  23.1 ff  Cmax = 559.4 ff  G =  473  
ABC: Path 11 --     664 : 4    2 sky130_fd_sc_hd__o31ai_4   A =  21.27  Df =3685.1 -645.5 ps  S = 455.1 ps  Cin =  8.6 ff  Cout =  35.1 ff  Cmax = 144.7 ff  G =  407  
ABC: Path 12 --    1227 : 3    1 sky130_fd_sc_hd__mux2_1    A =  11.26  Df =3884.2 -543.5 ps  S =  53.5 ps  Cin =  2.3 ff  Cout =   2.5 ff  Cmax = 173.0 ff  G =  105  
ABC: Path 13 --    1228 : 1    1 sky130_fd_sc_hd__buf_4     A =   7.51  Df =4041.6 -529.7 ps  S = 102.7 ps  Cin =  2.4 ff  Cout =  33.4 ff  Cmax = 561.2 ff  G = 1393  
ABC: Start-point = pi18 (\cnb.shift_register_r [5]).  End-point = po205 ($auto$rtlil.cc:2560:MuxGate$4534).
ABC: + print_stats -m 
ABC: netlist                       : i/o =  111/  206  lat =    0  nd =   911  edge =   2409  area =8003.59  delay =16.00  lev = 16
ABC: + write_blif /tmp/yosys-abc-VxUjC6/output.blif 

20.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__o2111ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a21boi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a2111oi_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o32ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor4b_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nor3b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a2111oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__xnor2_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or4b_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__and4bb_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o21bai_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a211oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or4_4 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__nor4_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a22oi_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__and4bb_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o21ba_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o41a_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o2bb2a_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a2bb2o_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a211o_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o31ai_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand4_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or3b_4 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and2_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o221ai_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__a211oi_4 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__or2b_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__o211ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or3_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a21oi_4 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a221oi_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a311o_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a2bb2o_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a31oi_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a41o_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__and4b_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__or4_2 cells:       17
ABC RESULTS:   sky130_fd_sc_hd__and3b_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nand3b_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__xnor2_2 cells:       49
ABC RESULTS:   sky130_fd_sc_hd__xor2_2 cells:       18
ABC RESULTS:   sky130_fd_sc_hd__xor2_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand2_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__buf_6 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:       46
ABC RESULTS:   sky130_fd_sc_hd__or2_4 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__buf_2 cells:       25
ABC RESULTS:   sky130_fd_sc_hd__a21bo_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__or3b_2 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:       36
ABC RESULTS:   sky130_fd_sc_hd__a32o_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:       28
ABC RESULTS:   sky130_fd_sc_hd__a221o_2 cells:       14
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:       26
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:       15
ABC RESULTS:   sky130_fd_sc_hd__o221a_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:       18
ABC RESULTS:   sky130_fd_sc_hd__a211o_2 cells:       13
ABC RESULTS:   sky130_fd_sc_hd__a22oi_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:       25
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:       71
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:       49
ABC RESULTS:   sky130_fd_sc_hd__o2bb2a_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:       19
ABC RESULTS:   sky130_fd_sc_hd__a2111o_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__o32a_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__o311a_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o31a_2 cells:       14
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:       31
ABC RESULTS:   sky130_fd_sc_hd__o22a_2 cells:       13
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:       28
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:       22
ABC RESULTS:   sky130_fd_sc_hd__mux2_2 cells:       57
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:       69
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:       57
ABC RESULTS:   sky130_fd_sc_hd__o31ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__mux2_1 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__buf_4 cells:        5
ABC RESULTS:        internal signals:      713
ABC RESULTS:           input signals:      111
ABC RESULTS:          output signals:      206
Removing temp directory.

21. Executing SETUNDEF pass (replace undef values with defined constants).

22. Executing HILOMAP pass (mapping to constant drivers).

23. Executing SPLITNETS pass (splitting up multi-bit signals).

24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \adc_core_digital..
Removed 0 unused cells and 1037 unused wires.
<suppressed ~21 debug messages>

25. Executing INSBUF pass (insert buffer cells for connected wires).
Added adc_core_digital.$auto$insbuf.cc:79:execute$5459: \nmatrix_row_out_n [1] -> \nmatrix_rowon_out_n [0]
Added adc_core_digital.$auto$insbuf.cc:79:execute$5460: \nmatrix_row_out_n [2] -> \nmatrix_rowon_out_n [1]
Added adc_core_digital.$auto$insbuf.cc:79:execute$5461: \nmatrix_row_out_n [3] -> \nmatrix_rowon_out_n [2]
Added adc_core_digital.$auto$insbuf.cc:79:execute$5462: \nmatrix_row_out_n [4] -> \nmatrix_rowon_out_n [3]
Added adc_core_digital.$auto$insbuf.cc:79:execute$5463: \nmatrix_row_out_n [5] -> \nmatrix_rowon_out_n [4]
Added adc_core_digital.$auto$insbuf.cc:79:execute$5464: \nmatrix_row_out_n [6] -> \nmatrix_rowon_out_n [5]
Added adc_core_digital.$auto$insbuf.cc:79:execute$5465: \nmatrix_row_out_n [7] -> \nmatrix_rowon_out_n [6]
Added adc_core_digital.$auto$insbuf.cc:79:execute$5466: \nmatrix_row_out_n [8] -> \nmatrix_rowon_out_n [7]
Added adc_core_digital.$auto$insbuf.cc:79:execute$5467: \nmatrix_row_out_n [9] -> \nmatrix_rowon_out_n [8]
Added adc_core_digital.$auto$insbuf.cc:79:execute$5468: \nmatrix_row_out_n [10] -> \nmatrix_rowon_out_n [9]
Added adc_core_digital.$auto$insbuf.cc:79:execute$5469: \nmatrix_row_out_n [11] -> \nmatrix_rowon_out_n [10]
Added adc_core_digital.$auto$insbuf.cc:79:execute$5470: \nmatrix_row_out_n [12] -> \nmatrix_rowon_out_n [11]
Added adc_core_digital.$auto$insbuf.cc:79:execute$5471: \nmatrix_row_out_n [13] -> \nmatrix_rowon_out_n [12]
Added adc_core_digital.$auto$insbuf.cc:79:execute$5472: \nmatrix_row_out_n [14] -> \nmatrix_rowon_out_n [13]
Added adc_core_digital.$auto$insbuf.cc:79:execute$5473: \nmatrix_row_out_n [15] -> \nmatrix_rowon_out_n [14]
Added adc_core_digital.$auto$insbuf.cc:79:execute$5474: \pmatrix_row_out_n [1] -> \pmatrix_rowon_out_n [0]
Added adc_core_digital.$auto$insbuf.cc:79:execute$5475: \pmatrix_row_out_n [2] -> \pmatrix_rowon_out_n [1]
Added adc_core_digital.$auto$insbuf.cc:79:execute$5476: \pmatrix_row_out_n [3] -> \pmatrix_rowon_out_n [2]
Added adc_core_digital.$auto$insbuf.cc:79:execute$5477: \pmatrix_row_out_n [4] -> \pmatrix_rowon_out_n [3]
Added adc_core_digital.$auto$insbuf.cc:79:execute$5478: \pmatrix_row_out_n [5] -> \pmatrix_rowon_out_n [4]
Added adc_core_digital.$auto$insbuf.cc:79:execute$5479: \pmatrix_row_out_n [6] -> \pmatrix_rowon_out_n [5]
Added adc_core_digital.$auto$insbuf.cc:79:execute$5480: \pmatrix_row_out_n [7] -> \pmatrix_rowon_out_n [6]
Added adc_core_digital.$auto$insbuf.cc:79:execute$5481: \pmatrix_row_out_n [8] -> \pmatrix_rowon_out_n [7]
Added adc_core_digital.$auto$insbuf.cc:79:execute$5482: \pmatrix_row_out_n [9] -> \pmatrix_rowon_out_n [8]
Added adc_core_digital.$auto$insbuf.cc:79:execute$5483: \pmatrix_row_out_n [10] -> \pmatrix_rowon_out_n [9]
Added adc_core_digital.$auto$insbuf.cc:79:execute$5484: \pmatrix_row_out_n [11] -> \pmatrix_rowon_out_n [10]
Added adc_core_digital.$auto$insbuf.cc:79:execute$5485: \pmatrix_row_out_n [12] -> \pmatrix_rowon_out_n [11]
Added adc_core_digital.$auto$insbuf.cc:79:execute$5486: \pmatrix_row_out_n [13] -> \pmatrix_rowon_out_n [12]
Added adc_core_digital.$auto$insbuf.cc:79:execute$5487: \pmatrix_row_out_n [14] -> \pmatrix_rowon_out_n [13]
Added adc_core_digital.$auto$insbuf.cc:79:execute$5488: \pmatrix_row_out_n [15] -> \pmatrix_rowon_out_n [14]
Added adc_core_digital.$auto$insbuf.cc:79:execute$5489: \enable_loop_out -> \sample_matrix_out_n
Added adc_core_digital.$auto$insbuf.cc:79:execute$5490: \sample_matrix_out -> \sample_switch_out
Added adc_core_digital.$auto$insbuf.cc:79:execute$5491: \enable_loop_out -> \sample_switch_out_n

26. Executing CHECK pass (checking for obvious problems).
Checking module adc_core_digital...
Warning: Wire adc_core_digital.\sample_switch_out_n is used but has no driver.
Warning: Wire adc_core_digital.\sample_switch_out is used but has no driver.
Warning: Wire adc_core_digital.\sample_matrix_out_n is used but has no driver.
Warning: Wire adc_core_digital.\sample_matrix_out is used but has no driver.
Warning: Wire adc_core_digital.\result_out [15] is used but has no driver.
Warning: Wire adc_core_digital.\result_out [14] is used but has no driver.
Warning: Wire adc_core_digital.\result_out [13] is used but has no driver.
Warning: Wire adc_core_digital.\result_out [12] is used but has no driver.
Warning: Wire adc_core_digital.\result_out [11] is used but has no driver.
Warning: Wire adc_core_digital.\result_out [10] is used but has no driver.
Warning: Wire adc_core_digital.\result_out [9] is used but has no driver.
Warning: Wire adc_core_digital.\result_out [8] is used but has no driver.
Warning: Wire adc_core_digital.\result_out [7] is used but has no driver.
Warning: Wire adc_core_digital.\result_out [6] is used but has no driver.
Warning: Wire adc_core_digital.\result_out [5] is used but has no driver.
Warning: Wire adc_core_digital.\result_out [4] is used but has no driver.
Warning: Wire adc_core_digital.\result_out [3] is used but has no driver.
Warning: Wire adc_core_digital.\result_out [2] is used but has no driver.
Warning: Wire adc_core_digital.\result_out [1] is used but has no driver.
Warning: Wire adc_core_digital.\result_out [0] is used but has no driver.
Warning: Wire adc_core_digital.\pmatrix_rowon_out_n [15] is used but has no driver.
Warning: Wire adc_core_digital.\pmatrix_rowon_out_n [14] is used but has no driver.
Warning: Wire adc_core_digital.\pmatrix_rowon_out_n [13] is used but has no driver.
Warning: Wire adc_core_digital.\pmatrix_rowon_out_n [12] is used but has no driver.
Warning: Wire adc_core_digital.\pmatrix_rowon_out_n [11] is used but has no driver.
Warning: Wire adc_core_digital.\pmatrix_rowon_out_n [10] is used but has no driver.
Warning: Wire adc_core_digital.\pmatrix_rowon_out_n [9] is used but has no driver.
Warning: Wire adc_core_digital.\pmatrix_rowon_out_n [8] is used but has no driver.
Warning: Wire adc_core_digital.\pmatrix_rowon_out_n [7] is used but has no driver.
Warning: Wire adc_core_digital.\pmatrix_rowon_out_n [6] is used but has no driver.
Warning: Wire adc_core_digital.\pmatrix_rowon_out_n [5] is used but has no driver.
Warning: Wire adc_core_digital.\pmatrix_rowon_out_n [4] is used but has no driver.
Warning: Wire adc_core_digital.\pmatrix_rowon_out_n [3] is used but has no driver.
Warning: Wire adc_core_digital.\pmatrix_rowon_out_n [2] is used but has no driver.
Warning: Wire adc_core_digital.\pmatrix_rowon_out_n [1] is used but has no driver.
Warning: Wire adc_core_digital.\pmatrix_rowon_out_n [0] is used but has no driver.
Warning: Wire adc_core_digital.\pmatrix_row_out_n [15] is used but has no driver.
Warning: Wire adc_core_digital.\pmatrix_row_out_n [14] is used but has no driver.
Warning: Wire adc_core_digital.\pmatrix_row_out_n [13] is used but has no driver.
Warning: Wire adc_core_digital.\pmatrix_row_out_n [12] is used but has no driver.
Warning: Wire adc_core_digital.\pmatrix_row_out_n [11] is used but has no driver.
Warning: Wire adc_core_digital.\pmatrix_row_out_n [10] is used but has no driver.
Warning: Wire adc_core_digital.\pmatrix_row_out_n [9] is used but has no driver.
Warning: Wire adc_core_digital.\pmatrix_row_out_n [8] is used but has no driver.
Warning: Wire adc_core_digital.\pmatrix_row_out_n [7] is used but has no driver.
Warning: Wire adc_core_digital.\pmatrix_row_out_n [6] is used but has no driver.
Warning: Wire adc_core_digital.\pmatrix_row_out_n [5] is used but has no driver.
Warning: Wire adc_core_digital.\pmatrix_row_out_n [4] is used but has no driver.
Warning: Wire adc_core_digital.\pmatrix_row_out_n [3] is used but has no driver.
Warning: Wire adc_core_digital.\pmatrix_row_out_n [2] is used but has no driver.
Warning: Wire adc_core_digital.\pmatrix_row_out_n [1] is used but has no driver.
Warning: Wire adc_core_digital.\pmatrix_row_out_n [0] is used but has no driver.
Warning: Wire adc_core_digital.\pmatrix_col_out_n [31] is used but has no driver.
Warning: Wire adc_core_digital.\pmatrix_col_out_n [30] is used but has no driver.
Warning: Wire adc_core_digital.\pmatrix_col_out_n [29] is used but has no driver.
Warning: Wire adc_core_digital.\pmatrix_col_out_n [28] is used but has no driver.
Warning: Wire adc_core_digital.\pmatrix_col_out_n [27] is used but has no driver.
Warning: Wire adc_core_digital.\pmatrix_col_out_n [26] is used but has no driver.
Warning: Wire adc_core_digital.\pmatrix_col_out_n [25] is used but has no driver.
Warning: Wire adc_core_digital.\pmatrix_col_out_n [24] is used but has no driver.
Warning: Wire adc_core_digital.\pmatrix_col_out_n [23] is used but has no driver.
Warning: Wire adc_core_digital.\pmatrix_col_out_n [22] is used but has no driver.
Warning: Wire adc_core_digital.\pmatrix_col_out_n [21] is used but has no driver.
Warning: Wire adc_core_digital.\pmatrix_col_out_n [20] is used but has no driver.
Warning: Wire adc_core_digital.\pmatrix_col_out_n [19] is used but has no driver.
Warning: Wire adc_core_digital.\pmatrix_col_out_n [18] is used but has no driver.
Warning: Wire adc_core_digital.\pmatrix_col_out_n [17] is used but has no driver.
Warning: Wire adc_core_digital.\pmatrix_col_out_n [16] is used but has no driver.
Warning: Wire adc_core_digital.\pmatrix_col_out_n [15] is used but has no driver.
Warning: Wire adc_core_digital.\pmatrix_col_out_n [14] is used but has no driver.
Warning: Wire adc_core_digital.\pmatrix_col_out_n [13] is used but has no driver.
Warning: Wire adc_core_digital.\pmatrix_col_out_n [12] is used but has no driver.
Warning: Wire adc_core_digital.\pmatrix_col_out_n [11] is used but has no driver.
Warning: Wire adc_core_digital.\pmatrix_col_out_n [10] is used but has no driver.
Warning: Wire adc_core_digital.\pmatrix_col_out_n [9] is used but has no driver.
Warning: Wire adc_core_digital.\pmatrix_col_out_n [8] is used but has no driver.
Warning: Wire adc_core_digital.\pmatrix_col_out_n [7] is used but has no driver.
Warning: Wire adc_core_digital.\pmatrix_col_out_n [6] is used but has no driver.
Warning: Wire adc_core_digital.\pmatrix_col_out_n [5] is used but has no driver.
Warning: Wire adc_core_digital.\pmatrix_col_out_n [4] is used but has no driver.
Warning: Wire adc_core_digital.\pmatrix_col_out_n [3] is used but has no driver.
Warning: Wire adc_core_digital.\pmatrix_col_out_n [2] is used but has no driver.
Warning: Wire adc_core_digital.\pmatrix_col_out_n [1] is used but has no driver.
Warning: Wire adc_core_digital.\pmatrix_col_out_n [0] is used but has no driver.
Warning: Wire adc_core_digital.\pmatrix_c0_out_n is used but has no driver.
Warning: Wire adc_core_digital.\pmatrix_bincap_out_n [2] is used but has no driver.
Warning: Wire adc_core_digital.\pmatrix_bincap_out_n [1] is used but has no driver.
Warning: Wire adc_core_digital.\pmatrix_bincap_out_n [0] is used but has no driver.
Warning: Wire adc_core_digital.\nmatrix_rowon_out_n [15] is used but has no driver.
Warning: Wire adc_core_digital.\nmatrix_rowon_out_n [14] is used but has no driver.
Warning: Wire adc_core_digital.\nmatrix_rowon_out_n [13] is used but has no driver.
Warning: Wire adc_core_digital.\nmatrix_rowon_out_n [12] is used but has no driver.
Warning: Wire adc_core_digital.\nmatrix_rowon_out_n [11] is used but has no driver.
Warning: Wire adc_core_digital.\nmatrix_rowon_out_n [10] is used but has no driver.
Warning: Wire adc_core_digital.\nmatrix_rowon_out_n [9] is used but has no driver.
Warning: Wire adc_core_digital.\nmatrix_rowon_out_n [8] is used but has no driver.
Warning: Wire adc_core_digital.\nmatrix_rowon_out_n [7] is used but has no driver.
Warning: Wire adc_core_digital.\nmatrix_rowon_out_n [6] is used but has no driver.
Warning: Wire adc_core_digital.\nmatrix_rowon_out_n [5] is used but has no driver.
Warning: Wire adc_core_digital.\nmatrix_rowon_out_n [4] is used but has no driver.
Warning: Wire adc_core_digital.\nmatrix_rowon_out_n [3] is used but has no driver.
Warning: Wire adc_core_digital.\nmatrix_rowon_out_n [2] is used but has no driver.
Warning: Wire adc_core_digital.\nmatrix_rowon_out_n [1] is used but has no driver.
Warning: Wire adc_core_digital.\nmatrix_rowon_out_n [0] is used but has no driver.
Warning: Wire adc_core_digital.\nmatrix_row_out_n [15] is used but has no driver.
Warning: Wire adc_core_digital.\nmatrix_row_out_n [14] is used but has no driver.
Warning: Wire adc_core_digital.\nmatrix_row_out_n [13] is used but has no driver.
Warning: Wire adc_core_digital.\nmatrix_row_out_n [12] is used but has no driver.
Warning: Wire adc_core_digital.\nmatrix_row_out_n [11] is used but has no driver.
Warning: Wire adc_core_digital.\nmatrix_row_out_n [10] is used but has no driver.
Warning: Wire adc_core_digital.\nmatrix_row_out_n [9] is used but has no driver.
Warning: Wire adc_core_digital.\nmatrix_row_out_n [8] is used but has no driver.
Warning: Wire adc_core_digital.\nmatrix_row_out_n [7] is used but has no driver.
Warning: Wire adc_core_digital.\nmatrix_row_out_n [6] is used but has no driver.
Warning: Wire adc_core_digital.\nmatrix_row_out_n [5] is used but has no driver.
Warning: Wire adc_core_digital.\nmatrix_row_out_n [4] is used but has no driver.
Warning: Wire adc_core_digital.\nmatrix_row_out_n [3] is used but has no driver.
Warning: Wire adc_core_digital.\nmatrix_row_out_n [2] is used but has no driver.
Warning: Wire adc_core_digital.\nmatrix_row_out_n [1] is used but has no driver.
Warning: Wire adc_core_digital.\nmatrix_row_out_n [0] is used but has no driver.
Warning: Wire adc_core_digital.\nmatrix_col_out_n [31] is used but has no driver.
Warning: Wire adc_core_digital.\nmatrix_col_out_n [30] is used but has no driver.
Warning: Wire adc_core_digital.\nmatrix_col_out_n [29] is used but has no driver.
Warning: Wire adc_core_digital.\nmatrix_col_out_n [28] is used but has no driver.
Warning: Wire adc_core_digital.\nmatrix_col_out_n [27] is used but has no driver.
Warning: Wire adc_core_digital.\nmatrix_col_out_n [26] is used but has no driver.
Warning: Wire adc_core_digital.\nmatrix_col_out_n [25] is used but has no driver.
Warning: Wire adc_core_digital.\nmatrix_col_out_n [24] is used but has no driver.
Warning: Wire adc_core_digital.\nmatrix_col_out_n [23] is used but has no driver.
Warning: Wire adc_core_digital.\nmatrix_col_out_n [22] is used but has no driver.
Warning: Wire adc_core_digital.\nmatrix_col_out_n [21] is used but has no driver.
Warning: Wire adc_core_digital.\nmatrix_col_out_n [20] is used but has no driver.
Warning: Wire adc_core_digital.\nmatrix_col_out_n [19] is used but has no driver.
Warning: Wire adc_core_digital.\nmatrix_col_out_n [18] is used but has no driver.
Warning: Wire adc_core_digital.\nmatrix_col_out_n [17] is used but has no driver.
Warning: Wire adc_core_digital.\nmatrix_col_out_n [16] is used but has no driver.
Warning: Wire adc_core_digital.\nmatrix_col_out_n [15] is used but has no driver.
Warning: Wire adc_core_digital.\nmatrix_col_out_n [14] is used but has no driver.
Warning: Wire adc_core_digital.\nmatrix_col_out_n [13] is used but has no driver.
Warning: Wire adc_core_digital.\nmatrix_col_out_n [12] is used but has no driver.
Warning: Wire adc_core_digital.\nmatrix_col_out_n [11] is used but has no driver.
Warning: Wire adc_core_digital.\nmatrix_col_out_n [10] is used but has no driver.
Warning: Wire adc_core_digital.\nmatrix_col_out_n [9] is used but has no driver.
Warning: Wire adc_core_digital.\nmatrix_col_out_n [8] is used but has no driver.
Warning: Wire adc_core_digital.\nmatrix_col_out_n [7] is used but has no driver.
Warning: Wire adc_core_digital.\nmatrix_col_out_n [6] is used but has no driver.
Warning: Wire adc_core_digital.\nmatrix_col_out_n [5] is used but has no driver.
Warning: Wire adc_core_digital.\nmatrix_col_out_n [4] is used but has no driver.
Warning: Wire adc_core_digital.\nmatrix_col_out_n [3] is used but has no driver.
Warning: Wire adc_core_digital.\nmatrix_col_out_n [2] is used but has no driver.
Warning: Wire adc_core_digital.\nmatrix_col_out_n [1] is used but has no driver.
Warning: Wire adc_core_digital.\nmatrix_col_out_n [0] is used but has no driver.
Warning: Wire adc_core_digital.\nmatrix_c0_out_n is used but has no driver.
Warning: Wire adc_core_digital.\nmatrix_bincap_out_n [2] is used but has no driver.
Warning: Wire adc_core_digital.\nmatrix_bincap_out_n [1] is used but has no driver.
Warning: Wire adc_core_digital.\nmatrix_bincap_out_n [0] is used but has no driver.
Warning: Wire adc_core_digital.\enable_loop_out is used but has no driver.
Warning: Wire adc_core_digital.\conv_finished_out is used but has no driver.
Found and reported 158 problems.

27. Printing statistics.

=== adc_core_digital ===

   Number of wires:                918
   Number of wire bits:           1089
   Number of public wires:         162
   Number of public wire bits:     333
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1054
     sky130_fd_sc_hd__a2111o_2       4
     sky130_fd_sc_hd__a2111oi_2      1
     sky130_fd_sc_hd__a2111oi_4      1
     sky130_fd_sc_hd__a211o_2       13
     sky130_fd_sc_hd__a211o_4        1
     sky130_fd_sc_hd__a211oi_2       1
     sky130_fd_sc_hd__a211oi_4       2
     sky130_fd_sc_hd__a21bo_2        6
     sky130_fd_sc_hd__a21boi_2       1
     sky130_fd_sc_hd__a21o_2        28
     sky130_fd_sc_hd__a21oi_2       36
     sky130_fd_sc_hd__a21oi_4        2
     sky130_fd_sc_hd__a221o_2       14
     sky130_fd_sc_hd__a221oi_4       1
     sky130_fd_sc_hd__a22o_2        18
     sky130_fd_sc_hd__a22oi_2        2
     sky130_fd_sc_hd__a22oi_4        1
     sky130_fd_sc_hd__a2bb2o_2       3
     sky130_fd_sc_hd__a2bb2o_4       1
     sky130_fd_sc_hd__a311o_2        3
     sky130_fd_sc_hd__a31o_2        22
     sky130_fd_sc_hd__a31oi_2        2
     sky130_fd_sc_hd__a32o_2         2
     sky130_fd_sc_hd__a41o_2         2
     sky130_fd_sc_hd__and2_2        28
     sky130_fd_sc_hd__and2_4         1
     sky130_fd_sc_hd__and2b_2        6
     sky130_fd_sc_hd__and3_2        26
     sky130_fd_sc_hd__and3b_2        2
     sky130_fd_sc_hd__and4_2         5
     sky130_fd_sc_hd__and4b_2        2
     sky130_fd_sc_hd__and4bb_2       2
     sky130_fd_sc_hd__and4bb_4       1
     sky130_fd_sc_hd__buf_1         69
     sky130_fd_sc_hd__buf_2         58
     sky130_fd_sc_hd__buf_4          5
     sky130_fd_sc_hd__buf_6          4
     sky130_fd_sc_hd__conb_1         6
     sky130_fd_sc_hd__dfrtp_2      101
     sky130_fd_sc_hd__dfstp_2        3
     sky130_fd_sc_hd__inv_2         46
     sky130_fd_sc_hd__mux2_1         2
     sky130_fd_sc_hd__mux2_2        57
     sky130_fd_sc_hd__nand2_2       57
     sky130_fd_sc_hd__nand2_4        1
     sky130_fd_sc_hd__nand3_2        1
     sky130_fd_sc_hd__nand3b_2       2
     sky130_fd_sc_hd__nand4_2        1
     sky130_fd_sc_hd__nor2_2        71
     sky130_fd_sc_hd__nor3_2         5
     sky130_fd_sc_hd__nor3b_2        1
     sky130_fd_sc_hd__nor4_2         1
     sky130_fd_sc_hd__nor4b_2        2
     sky130_fd_sc_hd__o2111ai_2      1
     sky130_fd_sc_hd__o211a_2       15
     sky130_fd_sc_hd__o211ai_2       1
     sky130_fd_sc_hd__o21a_2        19
     sky130_fd_sc_hd__o21ai_2       31
     sky130_fd_sc_hd__o21ba_2        1
     sky130_fd_sc_hd__o21bai_2       2
     sky130_fd_sc_hd__o221a_2        8
     sky130_fd_sc_hd__o221ai_4       1
     sky130_fd_sc_hd__o22a_2        13
     sky130_fd_sc_hd__o2bb2a_2       4
     sky130_fd_sc_hd__o2bb2a_4       1
     sky130_fd_sc_hd__o311a_2        2
     sky130_fd_sc_hd__o31a_2        14
     sky130_fd_sc_hd__o31ai_2        1
     sky130_fd_sc_hd__o31ai_4        1
     sky130_fd_sc_hd__o32a_2         8
     sky130_fd_sc_hd__o32ai_2        1
     sky130_fd_sc_hd__o41a_2         2
     sky130_fd_sc_hd__or2_2         49
     sky130_fd_sc_hd__or2_4          3
     sky130_fd_sc_hd__or2b_2         4
     sky130_fd_sc_hd__or3_2         25
     sky130_fd_sc_hd__or3_4          1
     sky130_fd_sc_hd__or3b_2        11
     sky130_fd_sc_hd__or3b_4         2
     sky130_fd_sc_hd__or4_2         17
     sky130_fd_sc_hd__or4_4          9
     sky130_fd_sc_hd__or4b_2         5
     sky130_fd_sc_hd__xnor2_2       49
     sky130_fd_sc_hd__xnor2_4        1
     sky130_fd_sc_hd__xor2_2        18
     sky130_fd_sc_hd__xor2_4         1

   Chip area for module '\adc_core_digital': 10922.976000

28. Executing Verilog backend.

28.1. Executing BMUXMAP pass.

28.2. Executing DEMUXMAP pass.
Dumping module `\adc_core_digital'.

Warnings: 433 unique messages, 872 total
End of script. Logfile hash: d5beebc0b1, CPU: user 0.66s system 0.01s, MEM: 31.23 MB peak
Yosys 0.20+70 (git sha1 6e907acf8, gcc 11.2.1 -fPIC -Os)
Time spent: 69% 2x abc (1 sec), 5% 34x opt_expr (0 sec), ...
