{
    "code": "```verilog\nmodule TopModule (\n    input logic clk,\n    input logic reset,\n    input logic j,\n    input logic k,\n    output logic out\n);\n    logic state;\n\n    parameter OFF = 1'b0;\n    parameter ON  = 1'b1;\n\n    always @(posedge clk) begin\n        if (reset) begin\n            state <= OFF;\n            out <= 1'b0;\n        end else begin\n            case (state)\n                OFF: begin\n                    out <= 1'b0;\n                    if (j) state <= ON;\n                end\n                ON: begin\n                    out <= 1'b1;\n                    if (k) state <= OFF;\n                end\n            endcase\n        end\n    end\nendmodule\n```",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "S"
    }
}