INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nfox/Documents/School/cse490-vivado/arch-project.srcs/sources_1/imports/cse490-project1/defines.sv" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'READ' [/home/nfox/Documents/School/cse490-vivado/arch-project.srcs/sources_1/imports/cse490-project1/defines.sv:1]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'WRITE' [/home/nfox/Documents/School/cse490-vivado/arch-project.srcs/sources_1/imports/cse490-project1/defines.sv:2]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nfox/Documents/School/cse490-vivado/arch-project.srcs/sources_1/imports/cse490-project1/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nfox/Documents/School/cse490-vivado/arch-project.srcs/sources_1/imports/cse490-project1/alu_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nfox/Documents/School/cse490-vivado/arch-project.srcs/sources_1/imports/cse490-project1/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nfox/Documents/School/cse490-vivado/arch-project.srcs/sources_1/imports/cse490-project1/memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nfox/Documents/School/cse490-vivado/arch-project.srcs/sources_1/imports/cse490-project1/pc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nfox/Documents/School/cse490-vivado/arch-project.srcs/sources_1/imports/cse490-project1/reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nfox/Documents/School/cse490-vivado/arch-project.srcs/sim_1/imports/cse490-project1/full_datapath_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_tb
