-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity myproject is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    x_V_ap_vld : IN STD_LOGIC;
    x_V : IN STD_LOGIC_VECTOR (223 downto 0);
    y_0_V : OUT STD_LOGIC_VECTOR (13 downto 0);
    y_0_V_ap_vld : OUT STD_LOGIC;
    y_1_V : OUT STD_LOGIC_VECTOR (13 downto 0);
    y_1_V_ap_vld : OUT STD_LOGIC;
    y_2_V : OUT STD_LOGIC_VECTOR (13 downto 0);
    y_2_V_ap_vld : OUT STD_LOGIC;
    y_3_V : OUT STD_LOGIC_VECTOR (13 downto 0);
    y_3_V_ap_vld : OUT STD_LOGIC;
    y_4_V : OUT STD_LOGIC_VECTOR (13 downto 0);
    y_4_V_ap_vld : OUT STD_LOGIC );
end;


architecture behav of myproject is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "myproject,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu9p-flga2577-2-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=4.349000,HLS_SYN_LAT=13,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=80,HLS_SYN_FF=10312,HLS_SYN_LUT=46496,HLS_VERSION=2020_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv224_lc_1 : STD_LOGIC_VECTOR (223 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_C4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011000100";
    constant ap_const_lv32_D1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011010001";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv32_45 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000101";
    constant ap_const_lv32_D2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011010010";
    constant ap_const_lv32_DF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011011111";
    constant ap_const_lv32_36 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110110";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv22_3FCB00 : STD_LOGIC_VECTOR (21 downto 0) := "1111111100101100000000";
    constant ap_const_lv22_3E4E00 : STD_LOGIC_VECTOR (21 downto 0) := "1111100100111000000000";
    constant ap_const_lv22_3EE500 : STD_LOGIC_VECTOR (21 downto 0) := "1111101110010100000000";
    constant ap_const_lv14_3F4D : STD_LOGIC_VECTOR (13 downto 0) := "11111101001101";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv22_3E7200 : STD_LOGIC_VECTOR (21 downto 0) := "1111100111001000000000";
    constant ap_const_lv46_273 : STD_LOGIC_VECTOR (45 downto 0) := "0000000000000000000000000000000000001001110011";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_2D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101101";
    constant ap_const_lv46_497 : STD_LOGIC_VECTOR (45 downto 0) := "0000000000000000000000000000000000010010010111";
    constant ap_const_lv14_179 : STD_LOGIC_VECTOR (13 downto 0) := "00000101111001";
    constant ap_const_lv22_C500 : STD_LOGIC_VECTOR (21 downto 0) := "0000001100010100000000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv33_6F0000 : STD_LOGIC_VECTOR (32 downto 0) := "000000000011011110000000000000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv15_3E9 : STD_LOGIC_VECTOR (14 downto 0) := "000001111101001";
    constant ap_const_lv11_713 : STD_LOGIC_VECTOR (10 downto 0) := "11100010011";
    constant ap_const_lv18_8A : STD_LOGIC_VECTOR (17 downto 0) := "000000000010001010";
    constant ap_const_lv24_FC4800 : STD_LOGIC_VECTOR (23 downto 0) := "111111000100100000000000";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv38_3F58000000 : STD_LOGIC_VECTOR (37 downto 0) := "11111101011000000000000000000000000000";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv12_3A : STD_LOGIC_VECTOR (11 downto 0) := "000000111010";
    constant ap_const_lv40_0 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000000000000000000000000";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_35 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110101";
    constant ap_const_lv46_3F2700000000 : STD_LOGIC_VECTOR (45 downto 0) := "1111110010011100000000000000000000000000000000";
    constant ap_const_lv38_3F26000000 : STD_LOGIC_VECTOR (37 downto 0) := "11111100100110000000000000000000000000";
    constant ap_const_lv22_3FFF61 : STD_LOGIC_VECTOR (21 downto 0) := "1111111111111101100001";
    constant ap_const_lv23_A3 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000010100011";
    constant ap_const_lv23_10000 : STD_LOGIC_VECTOR (22 downto 0) := "00000010000000000000000";
    constant ap_const_lv22_EE : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000011101110";
    constant ap_const_lv22_10000 : STD_LOGIC_VECTOR (21 downto 0) := "0000010000000000000000";
    constant ap_const_lv30_348 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000001101001000";
    constant ap_const_lv22_348 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000001101001000";
    constant ap_const_lv22_690 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000011010010000";
    constant ap_const_lv22_3F7C00 : STD_LOGIC_VECTOR (21 downto 0) := "1111110111110000000000";
    constant ap_const_lv22_C7 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000011000111";
    constant ap_const_lv22_3FFF39 : STD_LOGIC_VECTOR (21 downto 0) := "1111111111111100111001";
    constant ap_const_lv15_7F14 : STD_LOGIC_VECTOR (14 downto 0) := "111111100010100";
    constant ap_const_lv20_FDF00 : STD_LOGIC_VECTOR (19 downto 0) := "11111101111100000000";
    constant ap_const_lv17_4D : STD_LOGIC_VECTOR (16 downto 0) := "00000000001001101";
    constant ap_const_lv17_1EB00 : STD_LOGIC_VECTOR (16 downto 0) := "11110101100000000";
    constant ap_const_lv23_89 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000010001001";
    constant ap_const_lv21_1FFFBA : STD_LOGIC_VECTOR (20 downto 0) := "111111111111110111010";
    constant ap_const_lv11_6A0 : STD_LOGIC_VECTOR (10 downto 0) := "11010100000";
    constant ap_const_lv22_8D : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000010001101";
    constant ap_const_lv17_2D : STD_LOGIC_VECTOR (16 downto 0) := "00000000000101101";
    constant ap_const_lv17_1FB00 : STD_LOGIC_VECTOR (16 downto 0) := "11111101100000000";
    constant ap_const_lv38_3F0D000000 : STD_LOGIC_VECTOR (37 downto 0) := "11111100001101000000000000000000000000";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal x_V_ap_vld_in_sig : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal x_V_preg : STD_LOGIC_VECTOR (223 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    signal x_V_in_sig : STD_LOGIC_VECTOR (223 downto 0);
    signal x_V_ap_vld_preg : STD_LOGIC := '0';
    signal x_V_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal p_Val2_s_reg_1460 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_s_reg_1460_pp0_iter1_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_s_reg_1460_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_s_reg_1460_pp0_iter3_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_s_reg_1460_pp0_iter4_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_s_reg_1460_pp0_iter5_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_s_reg_1460_pp0_iter6_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_s_reg_1460_pp0_iter7_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_s_reg_1460_pp0_iter8_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_s_reg_1460_pp0_iter9_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_13_fu_368_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_13_reg_1468 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_13_reg_1468_pp0_iter1_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln728_fu_378_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal sext_ln728_reg_1475 : STD_LOGIC_VECTOR (21 downto 0);
    signal p_Val2_1_fu_386_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_1_reg_1482 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_1_reg_1482_pp0_iter1_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_1_reg_1482_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_1_reg_1482_pp0_iter3_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_1_reg_1482_pp0_iter4_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_1_reg_1482_pp0_iter5_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_1_reg_1482_pp0_iter6_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_1_reg_1482_pp0_iter7_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_1_reg_1482_pp0_iter8_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_1_reg_1482_pp0_iter9_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln727_fu_396_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal sext_ln727_reg_1489 : STD_LOGIC_VECTOR (21 downto 0);
    signal trunc_ln_reg_1494 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_4_reg_1499 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_4_reg_1499_pp0_iter1_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_4_reg_1499_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_4_reg_1499_pp0_iter3_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_4_reg_1499_pp0_iter4_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_4_reg_1499_pp0_iter5_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_4_reg_1499_pp0_iter6_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_4_reg_1499_pp0_iter7_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_4_reg_1499_pp0_iter8_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_4_reg_1499_pp0_iter9_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_4_reg_1499_pp0_iter10_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_5_reg_1505 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_5_reg_1505_pp0_iter1_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_5_reg_1505_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_5_reg_1505_pp0_iter3_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_5_reg_1505_pp0_iter4_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_5_reg_1505_pp0_iter5_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_5_reg_1505_pp0_iter6_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_5_reg_1505_pp0_iter7_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_5_reg_1505_pp0_iter8_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_5_reg_1505_pp0_iter9_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln708_5_reg_1519 : STD_LOGIC_VECTOR (13 downto 0);
    signal lhs_V_5_fu_475_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal lhs_V_5_reg_1524 : STD_LOGIC_VECTOR (14 downto 0);
    signal lhs_V_5_reg_1524_pp0_iter1_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal lhs_V_5_reg_1524_pp0_iter2_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal lhs_V_5_reg_1524_pp0_iter3_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal lhs_V_5_reg_1524_pp0_iter4_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal lhs_V_5_reg_1524_pp0_iter5_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal lhs_V_5_reg_1524_pp0_iter6_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal lhs_V_5_reg_1524_pp0_iter7_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal lhs_V_5_reg_1524_pp0_iter8_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal lhs_V_5_reg_1524_pp0_iter9_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_1277_p4 : STD_LOGIC_VECTOR (22 downto 0);
    signal ret_V_15_reg_1529 : STD_LOGIC_VECTOR (22 downto 0);
    signal r_V_15_fu_1287_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal r_V_15_reg_1534 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_1293_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal ret_V_26_reg_1544 : STD_LOGIC_VECTOR (21 downto 0);
    signal r_V_6_fu_1301_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal r_V_6_reg_1549 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln728_1_fu_505_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal sext_ln728_1_reg_1554 : STD_LOGIC_VECTOR (21 downto 0);
    signal sext_ln728_1_reg_1554_pp0_iter2_reg : STD_LOGIC_VECTOR (21 downto 0);
    signal sext_ln728_1_reg_1554_pp0_iter3_reg : STD_LOGIC_VECTOR (21 downto 0);
    signal sext_ln728_1_reg_1554_pp0_iter4_reg : STD_LOGIC_VECTOR (21 downto 0);
    signal sext_ln728_1_reg_1554_pp0_iter5_reg : STD_LOGIC_VECTOR (21 downto 0);
    signal sext_ln728_1_reg_1554_pp0_iter6_reg : STD_LOGIC_VECTOR (21 downto 0);
    signal sext_ln728_1_reg_1554_pp0_iter7_reg : STD_LOGIC_VECTOR (21 downto 0);
    signal sext_ln728_1_reg_1554_pp0_iter8_reg : STD_LOGIC_VECTOR (21 downto 0);
    signal sext_ln728_1_reg_1554_pp0_iter9_reg : STD_LOGIC_VECTOR (21 downto 0);
    signal sext_ln728_1_reg_1554_pp0_iter10_reg : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln1192_8_fu_515_p2 : STD_LOGIC_VECTOR (21 downto 0);
    attribute use_dsp48 : string;
    attribute use_dsp48 of add_ln1192_8_fu_515_p2 : signal is "no";
    signal add_ln1192_8_reg_1560 : STD_LOGIC_VECTOR (21 downto 0);
    signal trunc_ln708_7_reg_1565 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln1118_fu_538_p2 : STD_LOGIC_VECTOR (45 downto 0);
    signal mul_ln1118_reg_1570 : STD_LOGIC_VECTOR (45 downto 0);
    signal add_ln703_fu_544_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln703_reg_1575 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln708_s_reg_1580 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln708_11_reg_1585 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln1118_5_fu_628_p2 : STD_LOGIC_VECTOR (43 downto 0);
    signal mul_ln1118_5_reg_1590 : STD_LOGIC_VECTOR (43 downto 0);
    signal trunc_ln708_14_reg_1595 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln708_1_reg_1600 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln708_8_reg_1610 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln703_1_fu_715_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln703_1_reg_1615 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln708_13_reg_1625 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln1192_2_fu_1348_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal mul_ln1192_2_reg_1630 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln703_2_fu_742_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln703_2_reg_1635 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln708_2_reg_1640 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_generic_sincos_14_6_s_fu_273_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal outsin_V_13_reg_1645 : STD_LOGIC_VECTOR (9 downto 0);
    signal outsin_V_13_reg_1645_pp0_iter9_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal outsin_V_13_reg_1645_pp0_iter10_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_generic_sincos_14_6_s_fu_278_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal outsin_V_reg_1650 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_generic_sincos_14_6_s_fu_283_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal outsin_V_5_reg_1655 : STD_LOGIC_VECTOR (9 downto 0);
    signal ret_V_1_fu_788_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal ret_V_1_reg_1660 : STD_LOGIC_VECTOR (32 downto 0);
    signal grp_fu_1369_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal ret_V_3_reg_1665 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_generic_sincos_14_6_s_fu_288_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal outsin_V_19_reg_1670 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_generic_sincos_14_6_s_fu_293_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal outsin_V_20_reg_1675 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1192_9_fu_821_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln1192_9_reg_1680 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln1192_9_reg_1680_pp0_iter11_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_generic_sincos_14_6_s_fu_298_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal outsin_V_6_reg_1685 : STD_LOGIC_VECTOR (9 downto 0);
    signal outsin_V_6_reg_1685_pp0_iter11_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal outsin_V_6_reg_1685_pp0_iter12_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal r_V_10_fu_1386_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal r_V_10_reg_1692 : STD_LOGIC_VECTOR (22 downto 0);
    signal ret_V_13_fu_881_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal ret_V_13_reg_1697 : STD_LOGIC_VECTOR (19 downto 0);
    signal mul_ln728_fu_1392_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal mul_ln728_reg_1702 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_generic_sincos_14_6_s_fu_308_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal outsin_V_9_reg_1707 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_generic_sincos_14_6_s_fu_313_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal outsin_V_10_reg_1712 : STD_LOGIC_VECTOR (9 downto 0);
    signal ret_V_43_fu_890_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_43_reg_1717 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_generic_sincos_14_6_s_fu_318_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal outsin_V_22_reg_1722 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_generic_sincos_14_6_s_fu_323_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal outsin_V_24_reg_1727 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_V_4_fu_901_p2 : STD_LOGIC_VECTOR (50 downto 0);
    signal r_V_4_reg_1732 : STD_LOGIC_VECTOR (50 downto 0);
    signal add_ln1192_fu_920_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln1192_reg_1737 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_1398_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal r_V_7_reg_1742 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln1192_17_fu_1005_p2 : STD_LOGIC_VECTOR (37 downto 0);
    signal add_ln1192_17_reg_1747 : STD_LOGIC_VECTOR (37 downto 0);
    signal grp_generic_sincos_14_6_s_fu_333_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal outsin_V_8_reg_1752 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_1412_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ret_V_19_reg_1757 : STD_LOGIC_VECTOR (16 downto 0);
    signal ret_V_23_fu_1048_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal ret_V_23_reg_1762 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1431_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal ret_V_25_reg_1767 : STD_LOGIC_VECTOR (19 downto 0);
    signal ret_V_48_fu_1085_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ret_V_48_reg_1772 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln700_fu_1097_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal mul_ln700_reg_1777 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_9_fu_1439_p2 : STD_LOGIC_VECTOR (39 downto 0);
    signal r_V_9_reg_1782 : STD_LOGIC_VECTOR (39 downto 0);
    signal trunc_ln708_9_reg_1787 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln708_10_reg_1792 : STD_LOGIC_VECTOR (13 downto 0);
    signal r_V_24_fu_1454_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_24_reg_1797 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_generic_sincos_14_6_s_fu_348_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal outsin_V_16_reg_1802 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal grp_generic_sincos_14_6_s_fu_273_in_V : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_generic_sincos_14_6_s_fu_273_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call209 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call209 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call209 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call209 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call209 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call209 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call209 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call209 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call209 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call209 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call209 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call209 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call209 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call209 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp42 : BOOLEAN;
    signal grp_generic_sincos_14_6_s_fu_278_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call30 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call30 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call30 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call30 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call30 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call30 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call30 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call30 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call30 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call30 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call30 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call30 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call30 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call30 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp45 : BOOLEAN;
    signal grp_generic_sincos_14_6_s_fu_283_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call91 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call91 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call91 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call91 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call91 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call91 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call91 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call91 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call91 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call91 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call91 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call91 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call91 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call91 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp52 : BOOLEAN;
    signal grp_generic_sincos_14_6_s_fu_288_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call68 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call68 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call68 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call68 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call68 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call68 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call68 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call68 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call68 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call68 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call68 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call68 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call68 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call68 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp86 : BOOLEAN;
    signal grp_generic_sincos_14_6_s_fu_293_in_V : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_generic_sincos_14_6_s_fu_293_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call78 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call78 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call78 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call78 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call78 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call78 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call78 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call78 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call78 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call78 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call78 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call78 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call78 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call78 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp91 : BOOLEAN;
    signal grp_generic_sincos_14_6_s_fu_298_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call101 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call101 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call101 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call101 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call101 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call101 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call101 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call101 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call101 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call101 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call101 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call101 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call101 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call101 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp93 : BOOLEAN;
    signal grp_generic_sincos_14_6_s_fu_303_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_generic_sincos_14_6_s_fu_303_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call115 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call115 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call115 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call115 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call115 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call115 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call115 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call115 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call115 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call115 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call115 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call115 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call115 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call115 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp94 : BOOLEAN;
    signal grp_generic_sincos_14_6_s_fu_308_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call158 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call158 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call158 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call158 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call158 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call158 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call158 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call158 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call158 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call158 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call158 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call158 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call158 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call158 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp97 : BOOLEAN;
    signal grp_generic_sincos_14_6_s_fu_313_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call170 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call170 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call170 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call170 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call170 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call170 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call170 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call170 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call170 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call170 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call170 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call170 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call170 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call170 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp98 : BOOLEAN;
    signal grp_generic_sincos_14_6_s_fu_318_in_V : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_generic_sincos_14_6_s_fu_318_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call203 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call203 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call203 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call203 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call203 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call203 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call203 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call203 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call203 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call203 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call203 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call203 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call203 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call203 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp101 : BOOLEAN;
    signal grp_generic_sincos_14_6_s_fu_323_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call226 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call226 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call226 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call226 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call226 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call226 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call226 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call226 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call226 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call226 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call226 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call226 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call226 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call226 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp106 : BOOLEAN;
    signal grp_generic_sincos_14_6_s_fu_328_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_generic_sincos_14_6_s_fu_328_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call47 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call47 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call47 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call47 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call47 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call47 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call47 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call47 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call47 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call47 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call47 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call47 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call47 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call47 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp108 : BOOLEAN;
    signal grp_generic_sincos_14_6_s_fu_333_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call148 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call148 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call148 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call148 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call148 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call148 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call148 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call148 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call148 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call148 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call148 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call148 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call148 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call148 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp115 : BOOLEAN;
    signal grp_generic_sincos_14_6_s_fu_338_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_generic_sincos_14_6_s_fu_338_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call185 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call185 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call185 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call185 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call185 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call185 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call185 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call185 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call185 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call185 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call185 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call185 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call185 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call185 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp118 : BOOLEAN;
    signal grp_generic_sincos_14_6_s_fu_343_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_generic_sincos_14_6_s_fu_343_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call222 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call222 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call222 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call222 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call222 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call222 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call222 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call222 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call222 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call222 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call222 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call222 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call222 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call222 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp121 : BOOLEAN;
    signal grp_generic_sincos_14_6_s_fu_348_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call236 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call236 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call236 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call236 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call236 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call236 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call236 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call236 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call236 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call236 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call236 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call236 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call236 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call236 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp144 : BOOLEAN;
    signal grp_generic_sincos_14_6_s_fu_353_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_generic_sincos_14_6_s_fu_353_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call62 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call62 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call62 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call62 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call62 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call62 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call62 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call62 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call62 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call62 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call62 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call62 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call62 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call62 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp147 : BOOLEAN;
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal grp_fu_1268_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_6_fu_437_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln1_fu_447_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln1192_7_fu_455_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal lhs_V_1_fu_400_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln1192_30_fu_479_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln1192_28_fu_485_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal mul_ln1192_5_fu_1307_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal lhs_V_3_fu_508_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal ret_V_38_fu_520_p2 : STD_LOGIC_VECTOR (21 downto 0);
    attribute use_dsp48 of ret_V_38_fu_520_p2 : signal is "no";
    signal mul_ln1118_fu_538_p0 : STD_LOGIC_VECTOR (22 downto 0);
    signal sext_ln1118_12_fu_535_p1 : STD_LOGIC_VECTOR (45 downto 0);
    signal mul_ln1118_fu_538_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln700_2_fu_1322_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal mul_ln700_1_fu_1315_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal shl_ln1_fu_552_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal mul_ln728_4_fu_1328_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln700_fu_559_p2 : STD_LOGIC_VECTOR (29 downto 0);
    attribute use_dsp48 of add_ln700_fu_559_p2 : signal is "no";
    signal rhs_V_5_fu_564_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal ret_V_41_fu_571_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal shl_ln1118_3_fu_587_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal shl_ln1118_4_fu_598_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1118_13_fu_594_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal sext_ln1118_14_fu_605_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal r_V_31_fu_609_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal mul_ln1118_5_fu_628_p0 : STD_LOGIC_VECTOR (21 downto 0);
    signal sext_ln1118_15_fu_625_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal mul_ln1118_5_fu_628_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal grp_fu_1334_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal mul_ln1192_fu_1341_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal lhs_V_2_fu_649_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal ret_V_32_fu_656_p2 : STD_LOGIC_VECTOR (29 downto 0);
    attribute use_dsp48 of ret_V_32_fu_656_p2 : signal is "no";
    signal rhs_V_1_fu_671_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal sub_ln1192_fu_678_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal ret_V_36_fu_683_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal r_V_29_fu_700_p2 : STD_LOGIC_VECTOR (45 downto 0);
    signal r_V_34_fu_726_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal r_V_34_fu_726_p2 : STD_LOGIC_VECTOR (45 downto 0);
    signal grp_fu_1353_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal ret_V_34_fu_750_p2 : STD_LOGIC_VECTOR (21 downto 0);
    attribute use_dsp48 of ret_V_34_fu_750_p2 : signal is "no";
    signal grp_fu_1361_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal trunc_ln1193_fu_771_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln1118_fu_768_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal p_shl_fu_774_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal sub_ln1193_1_fu_782_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal r_V_26_fu_800_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_1377_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln703_3_fu_814_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln1192_5_fu_818_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal shl_ln_fu_830_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln1118_8_fu_837_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal sext_ln1118_4_fu_807_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal shl_ln1118_1_fu_847_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal shl_ln1118_2_fu_859_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln1118_9_fu_855_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1118_10_fu_867_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_28_fu_871_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln703_4_fu_877_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_27_fu_841_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal rhs_V_6_fu_887_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal r_V_4_fu_901_p0 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_4_fu_901_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln1192_3_fu_910_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln1192_2_fu_907_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_33_fu_914_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln703_1_fu_929_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal ret_V_10_fu_932_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln1192_4_fu_948_p0 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln1192_4_fu_948_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal lhs_V_4_fu_954_p3 : STD_LOGIC_VECTOR (36 downto 0);
    signal sext_ln1192_10_fu_961_p1 : STD_LOGIC_VECTOR (37 downto 0);
    signal mul_ln1192_4_fu_948_p2 : STD_LOGIC_VECTOR (37 downto 0);
    signal mul_ln728_1_fu_1406_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal sub_ln1192_1_fu_965_p2 : STD_LOGIC_VECTOR (37 downto 0);
    signal rhs_V_2_fu_971_p3 : STD_LOGIC_VECTOR (37 downto 0);
    signal mul_ln728_2_fu_987_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln728_2_fu_987_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal rhs_V_3_fu_993_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal add_ln1192_16_fu_978_p2 : STD_LOGIC_VECTOR (37 downto 0);
    signal sext_ln1192_11_fu_1001_p1 : STD_LOGIC_VECTOR (37 downto 0);
    signal lhs_V_6_fu_1020_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal rhs_V_8_fu_1031_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_1422_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln728_6_fu_1039_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal ret_V_45_fu_1043_p2 : STD_LOGIC_VECTOR (23 downto 0);
    attribute use_dsp48 of ret_V_45_fu_1043_p2 : signal is "no";
    signal r_V_19_fu_1054_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal r_V_32_fu_1057_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal lhs_V_7_fu_1066_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal lhs_V_8_fu_1078_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal rhs_V_9_fu_1082_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln700_fu_1097_p0 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln700_fu_1097_p1 : STD_LOGIC_VECTOR (50 downto 0);
    signal mul_ln728_3_fu_1112_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln728_3_fu_1112_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal rhs_V_4_fu_1118_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1192_12_fu_1126_p1 : STD_LOGIC_VECTOR (37 downto 0);
    signal add_ln1192_19_fu_1130_p2 : STD_LOGIC_VECTOR (37 downto 0);
    signal ret_V_40_fu_1135_p2 : STD_LOGIC_VECTOR (37 downto 0);
    signal grp_fu_1445_p3 : STD_LOGIC_VECTOR (37 downto 0);
    signal sext_ln703_11_fu_1166_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal ret_V_29_fu_1169_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal rhs_V_fu_1182_p3 : STD_LOGIC_VECTOR (49 downto 0);
    signal sext_ln728_2_fu_1190_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal ret_V_35_fu_1194_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal mul_ln1192_3_fu_1216_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln1192_3_fu_1216_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal mul_ln1192_3_fu_1216_p2 : STD_LOGIC_VECTOR (45 downto 0);
    signal ret_V_37_fu_1222_p2 : STD_LOGIC_VECTOR (45 downto 0);
    signal mul_ln1192_8_fu_1245_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln1192_8_fu_1245_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1192_8_fu_1245_p2 : STD_LOGIC_VECTOR (37 downto 0);
    signal ret_V_49_fu_1251_p2 : STD_LOGIC_VECTOR (37 downto 0);
    signal grp_fu_1268_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_1277_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_1277_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_15_fu_1287_p0 : STD_LOGIC_VECTOR (13 downto 0);
    signal r_V_14_fu_471_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal r_V_15_fu_1287_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_1293_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_1293_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_6_fu_1301_p0 : STD_LOGIC_VECTOR (13 downto 0);
    signal r_V_5_fu_502_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal r_V_6_fu_1301_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln1192_5_fu_1307_p0 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln1192_5_fu_1307_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln700_1_fu_1315_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln700_2_fu_1322_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln700_2_fu_1322_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln728_4_fu_1328_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln728_4_fu_1328_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_1334_p0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_1334_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_1334_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln1192_2_fu_1348_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln1192_2_fu_1348_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_1353_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_1361_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_1369_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_V_2_fu_794_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_1369_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_1369_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_1377_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1377_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal r_V_10_fu_1386_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln728_fu_1392_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1398_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln728_1_fu_1406_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln728_1_fu_1406_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_1412_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_1412_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_1422_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_V_16_fu_1017_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_1422_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_1431_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_V_21_fu_1063_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_1431_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_1445_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to12 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;

    component generic_sincos_14_6_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        in_V : IN STD_LOGIC_VECTOR (13 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component myproject_mac_muladd_9s_14s_22ns_22_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (8 downto 0);
        din1 : IN STD_LOGIC_VECTOR (13 downto 0);
        din2 : IN STD_LOGIC_VECTOR (21 downto 0);
        dout : OUT STD_LOGIC_VECTOR (21 downto 0) );
    end component;


    component myproject_ama_submuladd_14s_14s_9ns_18ns_23_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (13 downto 0);
        din1 : IN STD_LOGIC_VECTOR (13 downto 0);
        din2 : IN STD_LOGIC_VECTOR (8 downto 0);
        din3 : IN STD_LOGIC_VECTOR (17 downto 0);
        dout : OUT STD_LOGIC_VECTOR (22 downto 0) );
    end component;


    component myproject_mul_mul_14s_14s_28_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (13 downto 0);
        din1 : IN STD_LOGIC_VECTOR (13 downto 0);
        dout : OUT STD_LOGIC_VECTOR (27 downto 0) );
    end component;


    component myproject_mac_muladd_9ns_14s_18ns_22_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (8 downto 0);
        din1 : IN STD_LOGIC_VECTOR (13 downto 0);
        din2 : IN STD_LOGIC_VECTOR (17 downto 0);
        dout : OUT STD_LOGIC_VECTOR (21 downto 0) );
    end component;


    component myproject_mul_mul_14s_14s_22_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (13 downto 0);
        din1 : IN STD_LOGIC_VECTOR (13 downto 0);
        dout : OUT STD_LOGIC_VECTOR (21 downto 0) );
    end component;


    component myproject_mul_mul_11ns_28s_30_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (10 downto 0);
        din1 : IN STD_LOGIC_VECTOR (27 downto 0);
        dout : OUT STD_LOGIC_VECTOR (29 downto 0) );
    end component;


    component myproject_mul_mul_11ns_14s_22_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (10 downto 0);
        din1 : IN STD_LOGIC_VECTOR (13 downto 0);
        dout : OUT STD_LOGIC_VECTOR (21 downto 0) );
    end component;


    component myproject_mul_mul_12ns_14s_22_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (11 downto 0);
        din1 : IN STD_LOGIC_VECTOR (13 downto 0);
        dout : OUT STD_LOGIC_VECTOR (21 downto 0) );
    end component;


    component myproject_mac_muladd_14s_14s_17s_22_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (13 downto 0);
        din1 : IN STD_LOGIC_VECTOR (13 downto 0);
        din2 : IN STD_LOGIC_VECTOR (16 downto 0);
        dout : OUT STD_LOGIC_VECTOR (21 downto 0) );
    end component;


    component myproject_mul_mul_14s_28s_30_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (13 downto 0);
        din1 : IN STD_LOGIC_VECTOR (27 downto 0);
        dout : OUT STD_LOGIC_VECTOR (29 downto 0) );
    end component;


    component myproject_mul_mul_9ns_14s_22_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (8 downto 0);
        din1 : IN STD_LOGIC_VECTOR (13 downto 0);
        dout : OUT STD_LOGIC_VECTOR (21 downto 0) );
    end component;


    component myproject_mac_muladd_9s_14s_22s_22_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (8 downto 0);
        din1 : IN STD_LOGIC_VECTOR (13 downto 0);
        din2 : IN STD_LOGIC_VECTOR (21 downto 0);
        dout : OUT STD_LOGIC_VECTOR (21 downto 0) );
    end component;


    component myproject_am_addmul_9s_14s_30_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (8 downto 0);
        din1 : IN STD_LOGIC_VECTOR (13 downto 0);
        dout : OUT STD_LOGIC_VECTOR (29 downto 0) );
    end component;


    component myproject_mac_muladd_10s_10s_15s_20_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (9 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        din2 : IN STD_LOGIC_VECTOR (14 downto 0);
        dout : OUT STD_LOGIC_VECTOR (19 downto 0) );
    end component;


    component myproject_mac_muladd_8ns_10s_14s_17_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        din2 : IN STD_LOGIC_VECTOR (13 downto 0);
        dout : OUT STD_LOGIC_VECTOR (16 downto 0) );
    end component;


    component myproject_mul_mul_9ns_14s_23_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (8 downto 0);
        din1 : IN STD_LOGIC_VECTOR (13 downto 0);
        dout : OUT STD_LOGIC_VECTOR (22 downto 0) );
    end component;


    component myproject_mul_mul_8s_14s_21_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (13 downto 0);
        dout : OUT STD_LOGIC_VECTOR (20 downto 0) );
    end component;


    component myproject_am_addmul_10s_10s_11s_22_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (9 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        din2 : IN STD_LOGIC_VECTOR (10 downto 0);
        dout : OUT STD_LOGIC_VECTOR (21 downto 0) );
    end component;


    component myproject_ama_addmuladd_10s_10s_7ns_12s_17_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (9 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        din2 : IN STD_LOGIC_VECTOR (6 downto 0);
        din3 : IN STD_LOGIC_VECTOR (11 downto 0);
        dout : OUT STD_LOGIC_VECTOR (16 downto 0) );
    end component;


    component myproject_mac_muladd_10s_10s_23s_24_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (9 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        din2 : IN STD_LOGIC_VECTOR (22 downto 0);
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component myproject_mac_muladd_10s_10s_19s_20_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (9 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        din2 : IN STD_LOGIC_VECTOR (18 downto 0);
        dout : OUT STD_LOGIC_VECTOR (19 downto 0) );
    end component;


    component myproject_mul_mul_18s_22s_40_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (17 downto 0);
        din1 : IN STD_LOGIC_VECTOR (21 downto 0);
        dout : OUT STD_LOGIC_VECTOR (39 downto 0) );
    end component;


    component myproject_mac_muladd_17s_24s_33s_38_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (16 downto 0);
        din1 : IN STD_LOGIC_VECTOR (23 downto 0);
        din2 : IN STD_LOGIC_VECTOR (32 downto 0);
        dout : OUT STD_LOGIC_VECTOR (37 downto 0) );
    end component;


    component myproject_mul_mul_12s_20s_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (11 downto 0);
        din1 : IN STD_LOGIC_VECTOR (19 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    grp_generic_sincos_14_6_s_fu_273 : component generic_sincos_14_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => grp_generic_sincos_14_6_s_fu_273_in_V,
        ap_return => grp_generic_sincos_14_6_s_fu_273_ap_return,
        ap_ce => grp_generic_sincos_14_6_s_fu_273_ap_ce);

    grp_generic_sincos_14_6_s_fu_278 : component generic_sincos_14_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => trunc_ln_reg_1494,
        ap_return => grp_generic_sincos_14_6_s_fu_278_ap_return,
        ap_ce => grp_generic_sincos_14_6_s_fu_278_ap_ce);

    grp_generic_sincos_14_6_s_fu_283 : component generic_sincos_14_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => trunc_ln708_5_reg_1519,
        ap_return => grp_generic_sincos_14_6_s_fu_283_ap_return,
        ap_ce => grp_generic_sincos_14_6_s_fu_283_ap_ce);

    grp_generic_sincos_14_6_s_fu_288 : component generic_sincos_14_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => p_Val2_s_reg_1460_pp0_iter1_reg,
        ap_return => grp_generic_sincos_14_6_s_fu_288_ap_return,
        ap_ce => grp_generic_sincos_14_6_s_fu_288_ap_ce);

    grp_generic_sincos_14_6_s_fu_293 : component generic_sincos_14_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => grp_generic_sincos_14_6_s_fu_293_in_V,
        ap_return => grp_generic_sincos_14_6_s_fu_293_ap_return,
        ap_ce => grp_generic_sincos_14_6_s_fu_293_ap_ce);

    grp_generic_sincos_14_6_s_fu_298 : component generic_sincos_14_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => p_Val2_1_reg_1482_pp0_iter1_reg,
        ap_return => grp_generic_sincos_14_6_s_fu_298_ap_return,
        ap_ce => grp_generic_sincos_14_6_s_fu_298_ap_ce);

    grp_generic_sincos_14_6_s_fu_303 : component generic_sincos_14_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => trunc_ln708_7_reg_1565,
        ap_return => grp_generic_sincos_14_6_s_fu_303_ap_return,
        ap_ce => grp_generic_sincos_14_6_s_fu_303_ap_ce);

    grp_generic_sincos_14_6_s_fu_308 : component generic_sincos_14_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => add_ln703_reg_1575,
        ap_return => grp_generic_sincos_14_6_s_fu_308_ap_return,
        ap_ce => grp_generic_sincos_14_6_s_fu_308_ap_ce);

    grp_generic_sincos_14_6_s_fu_313 : component generic_sincos_14_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => trunc_ln708_s_reg_1580,
        ap_return => grp_generic_sincos_14_6_s_fu_313_ap_return,
        ap_ce => grp_generic_sincos_14_6_s_fu_313_ap_ce);

    grp_generic_sincos_14_6_s_fu_318 : component generic_sincos_14_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => grp_generic_sincos_14_6_s_fu_318_in_V,
        ap_return => grp_generic_sincos_14_6_s_fu_318_ap_return,
        ap_ce => grp_generic_sincos_14_6_s_fu_318_ap_ce);

    grp_generic_sincos_14_6_s_fu_323 : component generic_sincos_14_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => trunc_ln708_14_reg_1595,
        ap_return => grp_generic_sincos_14_6_s_fu_323_ap_return,
        ap_ce => grp_generic_sincos_14_6_s_fu_323_ap_ce);

    grp_generic_sincos_14_6_s_fu_328 : component generic_sincos_14_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => trunc_ln708_1_reg_1600,
        ap_return => grp_generic_sincos_14_6_s_fu_328_ap_return,
        ap_ce => grp_generic_sincos_14_6_s_fu_328_ap_ce);

    grp_generic_sincos_14_6_s_fu_333 : component generic_sincos_14_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => trunc_ln708_8_reg_1610,
        ap_return => grp_generic_sincos_14_6_s_fu_333_ap_return,
        ap_ce => grp_generic_sincos_14_6_s_fu_333_ap_ce);

    grp_generic_sincos_14_6_s_fu_338 : component generic_sincos_14_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => add_ln703_1_reg_1615,
        ap_return => grp_generic_sincos_14_6_s_fu_338_ap_return,
        ap_ce => grp_generic_sincos_14_6_s_fu_338_ap_ce);

    grp_generic_sincos_14_6_s_fu_343 : component generic_sincos_14_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => trunc_ln708_13_reg_1625,
        ap_return => grp_generic_sincos_14_6_s_fu_343_ap_return,
        ap_ce => grp_generic_sincos_14_6_s_fu_343_ap_ce);

    grp_generic_sincos_14_6_s_fu_348 : component generic_sincos_14_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => add_ln703_2_reg_1635,
        ap_return => grp_generic_sincos_14_6_s_fu_348_ap_return,
        ap_ce => grp_generic_sincos_14_6_s_fu_348_ap_ce);

    grp_generic_sincos_14_6_s_fu_353 : component generic_sincos_14_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => trunc_ln708_2_reg_1640,
        ap_return => grp_generic_sincos_14_6_s_fu_353_ap_return,
        ap_ce => grp_generic_sincos_14_6_s_fu_353_ap_ce);

    myproject_mac_muladd_9s_14s_22ns_22_1_1_U7 : component myproject_mac_muladd_9s_14s_22ns_22_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 9,
        din1_WIDTH => 14,
        din2_WIDTH => 22,
        dout_WIDTH => 22)
    port map (
        din0 => grp_fu_1268_p0,
        din1 => p_Val2_13_fu_368_p4,
        din2 => lhs_V_1_fu_400_p3,
        dout => grp_fu_1268_p3);

    myproject_ama_submuladd_14s_14s_9ns_18ns_23_1_1_U8 : component myproject_ama_submuladd_14s_14s_9ns_18ns_23_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 14,
        din1_WIDTH => 14,
        din2_WIDTH => 9,
        din3_WIDTH => 18,
        dout_WIDTH => 23)
    port map (
        din0 => p_Val2_1_fu_386_p4,
        din1 => p_Val2_13_fu_368_p4,
        din2 => grp_fu_1277_p2,
        din3 => grp_fu_1277_p3,
        dout => grp_fu_1277_p4);

    myproject_mul_mul_14s_14s_28_1_1_U9 : component myproject_mul_mul_14s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 14,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => r_V_15_fu_1287_p0,
        din1 => r_V_15_fu_1287_p1,
        dout => r_V_15_fu_1287_p2);

    myproject_mac_muladd_9ns_14s_18ns_22_1_1_U10 : component myproject_mac_muladd_9ns_14s_18ns_22_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 9,
        din1_WIDTH => 14,
        din2_WIDTH => 18,
        dout_WIDTH => 22)
    port map (
        din0 => grp_fu_1293_p0,
        din1 => p_Val2_1_fu_386_p4,
        din2 => grp_fu_1293_p2,
        dout => grp_fu_1293_p3);

    myproject_mul_mul_14s_14s_28_1_1_U11 : component myproject_mul_mul_14s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 14,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => r_V_6_fu_1301_p0,
        din1 => r_V_6_fu_1301_p1,
        dout => r_V_6_fu_1301_p2);

    myproject_mul_mul_14s_14s_22_1_1_U12 : component myproject_mul_mul_14s_14s_22_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 14,
        din1_WIDTH => 14,
        dout_WIDTH => 22)
    port map (
        din0 => mul_ln1192_5_fu_1307_p0,
        din1 => mul_ln1192_5_fu_1307_p1,
        dout => mul_ln1192_5_fu_1307_p2);

    myproject_mul_mul_11ns_28s_30_1_1_U13 : component myproject_mul_mul_11ns_28s_30_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 11,
        din1_WIDTH => 28,
        dout_WIDTH => 30)
    port map (
        din0 => mul_ln700_1_fu_1315_p0,
        din1 => r_V_15_reg_1534,
        dout => mul_ln700_1_fu_1315_p2);

    myproject_mul_mul_11ns_14s_22_1_1_U14 : component myproject_mul_mul_11ns_14s_22_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 11,
        din1_WIDTH => 14,
        dout_WIDTH => 22)
    port map (
        din0 => mul_ln700_2_fu_1322_p0,
        din1 => mul_ln700_2_fu_1322_p1,
        dout => mul_ln700_2_fu_1322_p2);

    myproject_mul_mul_12ns_14s_22_1_1_U15 : component myproject_mul_mul_12ns_14s_22_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 14,
        dout_WIDTH => 22)
    port map (
        din0 => mul_ln728_4_fu_1328_p0,
        din1 => mul_ln728_4_fu_1328_p1,
        dout => mul_ln728_4_fu_1328_p2);

    myproject_mac_muladd_14s_14s_17s_22_1_1_U16 : component myproject_mac_muladd_14s_14s_17s_22_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 14,
        din1_WIDTH => 14,
        din2_WIDTH => 17,
        dout_WIDTH => 22)
    port map (
        din0 => grp_fu_1334_p0,
        din1 => grp_fu_1334_p1,
        din2 => grp_fu_1334_p2,
        dout => grp_fu_1334_p3);

    myproject_mul_mul_14s_28s_30_1_1_U17 : component myproject_mul_mul_14s_28s_30_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 14,
        din1_WIDTH => 28,
        dout_WIDTH => 30)
    port map (
        din0 => p_Val2_s_reg_1460_pp0_iter1_reg,
        din1 => r_V_6_reg_1549,
        dout => mul_ln1192_fu_1341_p2);

    myproject_mul_mul_9ns_14s_22_1_1_U18 : component myproject_mul_mul_9ns_14s_22_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 9,
        din1_WIDTH => 14,
        dout_WIDTH => 22)
    port map (
        din0 => mul_ln1192_2_fu_1348_p0,
        din1 => mul_ln1192_2_fu_1348_p1,
        dout => mul_ln1192_2_fu_1348_p2);

    myproject_mac_muladd_9s_14s_22s_22_1_1_U19 : component myproject_mac_muladd_9s_14s_22s_22_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 9,
        din1_WIDTH => 14,
        din2_WIDTH => 22,
        dout_WIDTH => 22)
    port map (
        din0 => grp_fu_1353_p0,
        din1 => p_Val2_5_reg_1505_pp0_iter3_reg,
        din2 => mul_ln1192_2_reg_1630,
        dout => grp_fu_1353_p3);

    myproject_am_addmul_9s_14s_30_1_1_U20 : component myproject_am_addmul_9s_14s_30_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 9,
        din1_WIDTH => 14,
        dout_WIDTH => 30)
    port map (
        din0 => grp_fu_1361_p0,
        din1 => p_Val2_s_reg_1460_pp0_iter9_reg,
        dout => grp_fu_1361_p2);

    myproject_mac_muladd_10s_10s_15s_20_1_1_U21 : component myproject_mac_muladd_10s_10s_15s_20_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 10,
        din2_WIDTH => 15,
        dout_WIDTH => 20)
    port map (
        din0 => grp_fu_1369_p0,
        din1 => grp_fu_1369_p1,
        din2 => grp_fu_1369_p2,
        dout => grp_fu_1369_p3);

    myproject_mac_muladd_8ns_10s_14s_17_1_1_U22 : component myproject_mac_muladd_8ns_10s_14s_17_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 10,
        din2_WIDTH => 14,
        dout_WIDTH => 17)
    port map (
        din0 => grp_fu_1377_p0,
        din1 => outsin_V_5_reg_1655,
        din2 => grp_fu_1377_p2,
        dout => grp_fu_1377_p3);

    myproject_mul_mul_9ns_14s_23_1_1_U23 : component myproject_mul_mul_9ns_14s_23_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 9,
        din1_WIDTH => 14,
        dout_WIDTH => 23)
    port map (
        din0 => r_V_10_fu_1386_p0,
        din1 => p_Val2_5_reg_1505_pp0_iter9_reg,
        dout => r_V_10_fu_1386_p2);

    myproject_mul_mul_8s_14s_21_1_1_U24 : component myproject_mul_mul_8s_14s_21_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 14,
        dout_WIDTH => 21)
    port map (
        din0 => mul_ln728_fu_1392_p0,
        din1 => p_Val2_1_reg_1482_pp0_iter9_reg,
        dout => mul_ln728_fu_1392_p2);

    myproject_am_addmul_10s_10s_11s_22_1_1_U25 : component myproject_am_addmul_10s_10s_11s_22_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 10,
        din2_WIDTH => 11,
        dout_WIDTH => 22)
    port map (
        din0 => grp_fu_1398_p0,
        din1 => outsin_V_19_reg_1670,
        din2 => ret_V_10_fu_932_p2,
        dout => grp_fu_1398_p3);

    myproject_mul_mul_9ns_14s_22_1_1_U26 : component myproject_mul_mul_9ns_14s_22_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 9,
        din1_WIDTH => 14,
        dout_WIDTH => 22)
    port map (
        din0 => mul_ln728_1_fu_1406_p0,
        din1 => mul_ln728_1_fu_1406_p1,
        dout => mul_ln728_1_fu_1406_p2);

    myproject_ama_addmuladd_10s_10s_7ns_12s_17_1_1_U27 : component myproject_ama_addmuladd_10s_10s_7ns_12s_17_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 10,
        din2_WIDTH => 7,
        din3_WIDTH => 12,
        dout_WIDTH => 17)
    port map (
        din0 => outsin_V_9_reg_1707,
        din1 => outsin_V_10_reg_1712,
        din2 => grp_fu_1412_p2,
        din3 => grp_fu_1412_p3,
        dout => grp_fu_1412_p4);

    myproject_mac_muladd_10s_10s_23s_24_1_1_U28 : component myproject_mac_muladd_10s_10s_23s_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 10,
        din2_WIDTH => 23,
        dout_WIDTH => 24)
    port map (
        din0 => grp_fu_1422_p0,
        din1 => grp_fu_1422_p1,
        din2 => lhs_V_6_fu_1020_p3,
        dout => grp_fu_1422_p3);

    myproject_mac_muladd_10s_10s_19s_20_1_1_U29 : component myproject_mac_muladd_10s_10s_19s_20_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 10,
        din2_WIDTH => 19,
        dout_WIDTH => 20)
    port map (
        din0 => grp_fu_1431_p0,
        din1 => grp_fu_1431_p1,
        din2 => lhs_V_7_fu_1066_p3,
        dout => grp_fu_1431_p3);

    myproject_mul_mul_18s_22s_40_1_1_U30 : component myproject_mul_mul_18s_22s_40_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 22,
        dout_WIDTH => 40)
    port map (
        din0 => add_ln1192_9_reg_1680_pp0_iter11_reg,
        din1 => r_V_7_reg_1742,
        dout => r_V_9_fu_1439_p2);

    myproject_mac_muladd_17s_24s_33s_38_1_1_U31 : component myproject_mac_muladd_17s_24s_33s_38_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 17,
        din1_WIDTH => 24,
        din2_WIDTH => 33,
        dout_WIDTH => 38)
    port map (
        din0 => ret_V_19_reg_1757,
        din1 => ret_V_23_reg_1762,
        din2 => grp_fu_1445_p2,
        dout => grp_fu_1445_p3);

    myproject_mul_mul_12s_20s_32_1_1_U32 : component myproject_mul_mul_12s_20s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 20,
        dout_WIDTH => 32)
    port map (
        din0 => ret_V_29_fu_1169_p2,
        din1 => ret_V_25_reg_1767,
        dout => r_V_24_fu_1454_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    x_V_ap_vld_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                x_V_ap_vld_preg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    x_V_ap_vld_preg <= ap_const_logic_0;
                elsif ((not(((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (x_V_ap_vld = ap_const_logic_1))) then 
                    x_V_ap_vld_preg <= x_V_ap_vld;
                end if; 
            end if;
        end if;
    end process;


    x_V_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                x_V_preg <= ap_const_lv224_lc_1;
            else
                if ((not(((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (x_V_ap_vld = ap_const_logic_1))) then 
                    x_V_preg <= x_V;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                    add_ln1192_17_reg_1747(37 downto 3) <= add_ln1192_17_fu_1005_p2(37 downto 3);
                add_ln1192_9_reg_1680 <= add_ln1192_9_fu_821_p2;
                add_ln1192_9_reg_1680_pp0_iter11_reg <= add_ln1192_9_reg_1680;
                add_ln1192_reg_1737 <= add_ln1192_fu_920_p2;
                add_ln703_1_reg_1615 <= add_ln703_1_fu_715_p2;
                add_ln703_2_reg_1635 <= add_ln703_2_fu_742_p2;
                lhs_V_5_reg_1524_pp0_iter2_reg <= lhs_V_5_reg_1524_pp0_iter1_reg;
                lhs_V_5_reg_1524_pp0_iter3_reg <= lhs_V_5_reg_1524_pp0_iter2_reg;
                lhs_V_5_reg_1524_pp0_iter4_reg <= lhs_V_5_reg_1524_pp0_iter3_reg;
                lhs_V_5_reg_1524_pp0_iter5_reg <= lhs_V_5_reg_1524_pp0_iter4_reg;
                lhs_V_5_reg_1524_pp0_iter6_reg <= lhs_V_5_reg_1524_pp0_iter5_reg;
                lhs_V_5_reg_1524_pp0_iter7_reg <= lhs_V_5_reg_1524_pp0_iter6_reg;
                lhs_V_5_reg_1524_pp0_iter8_reg <= lhs_V_5_reg_1524_pp0_iter7_reg;
                lhs_V_5_reg_1524_pp0_iter9_reg <= lhs_V_5_reg_1524_pp0_iter8_reg;
                mul_ln1192_2_reg_1630 <= mul_ln1192_2_fu_1348_p2;
                mul_ln700_reg_1777 <= mul_ln700_fu_1097_p2;
                mul_ln728_reg_1702 <= mul_ln728_fu_1392_p2;
                outsin_V_10_reg_1712 <= grp_generic_sincos_14_6_s_fu_313_ap_return;
                outsin_V_13_reg_1645 <= grp_generic_sincos_14_6_s_fu_273_ap_return;
                outsin_V_13_reg_1645_pp0_iter10_reg <= outsin_V_13_reg_1645_pp0_iter9_reg;
                outsin_V_13_reg_1645_pp0_iter9_reg <= outsin_V_13_reg_1645;
                outsin_V_16_reg_1802 <= grp_generic_sincos_14_6_s_fu_348_ap_return;
                outsin_V_19_reg_1670 <= grp_generic_sincos_14_6_s_fu_288_ap_return;
                outsin_V_20_reg_1675 <= grp_generic_sincos_14_6_s_fu_293_ap_return;
                outsin_V_22_reg_1722 <= grp_generic_sincos_14_6_s_fu_318_ap_return;
                outsin_V_24_reg_1727 <= grp_generic_sincos_14_6_s_fu_323_ap_return;
                outsin_V_5_reg_1655 <= grp_generic_sincos_14_6_s_fu_283_ap_return;
                outsin_V_6_reg_1685 <= grp_generic_sincos_14_6_s_fu_298_ap_return;
                outsin_V_6_reg_1685_pp0_iter11_reg <= outsin_V_6_reg_1685;
                outsin_V_6_reg_1685_pp0_iter12_reg <= outsin_V_6_reg_1685_pp0_iter11_reg;
                outsin_V_8_reg_1752 <= grp_generic_sincos_14_6_s_fu_333_ap_return;
                outsin_V_9_reg_1707 <= grp_generic_sincos_14_6_s_fu_308_ap_return;
                outsin_V_reg_1650 <= grp_generic_sincos_14_6_s_fu_278_ap_return;
                p_Val2_1_reg_1482_pp0_iter2_reg <= p_Val2_1_reg_1482_pp0_iter1_reg;
                p_Val2_1_reg_1482_pp0_iter3_reg <= p_Val2_1_reg_1482_pp0_iter2_reg;
                p_Val2_1_reg_1482_pp0_iter4_reg <= p_Val2_1_reg_1482_pp0_iter3_reg;
                p_Val2_1_reg_1482_pp0_iter5_reg <= p_Val2_1_reg_1482_pp0_iter4_reg;
                p_Val2_1_reg_1482_pp0_iter6_reg <= p_Val2_1_reg_1482_pp0_iter5_reg;
                p_Val2_1_reg_1482_pp0_iter7_reg <= p_Val2_1_reg_1482_pp0_iter6_reg;
                p_Val2_1_reg_1482_pp0_iter8_reg <= p_Val2_1_reg_1482_pp0_iter7_reg;
                p_Val2_1_reg_1482_pp0_iter9_reg <= p_Val2_1_reg_1482_pp0_iter8_reg;
                p_Val2_4_reg_1499_pp0_iter10_reg <= p_Val2_4_reg_1499_pp0_iter9_reg;
                p_Val2_4_reg_1499_pp0_iter2_reg <= p_Val2_4_reg_1499_pp0_iter1_reg;
                p_Val2_4_reg_1499_pp0_iter3_reg <= p_Val2_4_reg_1499_pp0_iter2_reg;
                p_Val2_4_reg_1499_pp0_iter4_reg <= p_Val2_4_reg_1499_pp0_iter3_reg;
                p_Val2_4_reg_1499_pp0_iter5_reg <= p_Val2_4_reg_1499_pp0_iter4_reg;
                p_Val2_4_reg_1499_pp0_iter6_reg <= p_Val2_4_reg_1499_pp0_iter5_reg;
                p_Val2_4_reg_1499_pp0_iter7_reg <= p_Val2_4_reg_1499_pp0_iter6_reg;
                p_Val2_4_reg_1499_pp0_iter8_reg <= p_Val2_4_reg_1499_pp0_iter7_reg;
                p_Val2_4_reg_1499_pp0_iter9_reg <= p_Val2_4_reg_1499_pp0_iter8_reg;
                p_Val2_5_reg_1505_pp0_iter2_reg <= p_Val2_5_reg_1505_pp0_iter1_reg;
                p_Val2_5_reg_1505_pp0_iter3_reg <= p_Val2_5_reg_1505_pp0_iter2_reg;
                p_Val2_5_reg_1505_pp0_iter4_reg <= p_Val2_5_reg_1505_pp0_iter3_reg;
                p_Val2_5_reg_1505_pp0_iter5_reg <= p_Val2_5_reg_1505_pp0_iter4_reg;
                p_Val2_5_reg_1505_pp0_iter6_reg <= p_Val2_5_reg_1505_pp0_iter5_reg;
                p_Val2_5_reg_1505_pp0_iter7_reg <= p_Val2_5_reg_1505_pp0_iter6_reg;
                p_Val2_5_reg_1505_pp0_iter8_reg <= p_Val2_5_reg_1505_pp0_iter7_reg;
                p_Val2_5_reg_1505_pp0_iter9_reg <= p_Val2_5_reg_1505_pp0_iter8_reg;
                p_Val2_s_reg_1460_pp0_iter2_reg <= p_Val2_s_reg_1460_pp0_iter1_reg;
                p_Val2_s_reg_1460_pp0_iter3_reg <= p_Val2_s_reg_1460_pp0_iter2_reg;
                p_Val2_s_reg_1460_pp0_iter4_reg <= p_Val2_s_reg_1460_pp0_iter3_reg;
                p_Val2_s_reg_1460_pp0_iter5_reg <= p_Val2_s_reg_1460_pp0_iter4_reg;
                p_Val2_s_reg_1460_pp0_iter6_reg <= p_Val2_s_reg_1460_pp0_iter5_reg;
                p_Val2_s_reg_1460_pp0_iter7_reg <= p_Val2_s_reg_1460_pp0_iter6_reg;
                p_Val2_s_reg_1460_pp0_iter8_reg <= p_Val2_s_reg_1460_pp0_iter7_reg;
                p_Val2_s_reg_1460_pp0_iter9_reg <= p_Val2_s_reg_1460_pp0_iter8_reg;
                r_V_10_reg_1692 <= r_V_10_fu_1386_p2;
                r_V_24_reg_1797 <= r_V_24_fu_1454_p2;
                r_V_4_reg_1732 <= r_V_4_fu_901_p2;
                r_V_9_reg_1782 <= r_V_9_fu_1439_p2;
                    ret_V_13_reg_1697(19 downto 3) <= ret_V_13_fu_881_p2(19 downto 3);
                ret_V_1_reg_1660 <= ret_V_1_fu_788_p2;
                ret_V_23_reg_1762 <= ret_V_23_fu_1048_p2;
                ret_V_43_reg_1717 <= ret_V_43_fu_890_p2;
                ret_V_48_reg_1772 <= ret_V_48_fu_1085_p2;
                sext_ln728_1_reg_1554_pp0_iter10_reg <= sext_ln728_1_reg_1554_pp0_iter9_reg;
                sext_ln728_1_reg_1554_pp0_iter2_reg <= sext_ln728_1_reg_1554;
                sext_ln728_1_reg_1554_pp0_iter3_reg <= sext_ln728_1_reg_1554_pp0_iter2_reg;
                sext_ln728_1_reg_1554_pp0_iter4_reg <= sext_ln728_1_reg_1554_pp0_iter3_reg;
                sext_ln728_1_reg_1554_pp0_iter5_reg <= sext_ln728_1_reg_1554_pp0_iter4_reg;
                sext_ln728_1_reg_1554_pp0_iter6_reg <= sext_ln728_1_reg_1554_pp0_iter5_reg;
                sext_ln728_1_reg_1554_pp0_iter7_reg <= sext_ln728_1_reg_1554_pp0_iter6_reg;
                sext_ln728_1_reg_1554_pp0_iter8_reg <= sext_ln728_1_reg_1554_pp0_iter7_reg;
                sext_ln728_1_reg_1554_pp0_iter9_reg <= sext_ln728_1_reg_1554_pp0_iter8_reg;
                trunc_ln708_10_reg_1792 <= grp_fu_1445_p3(37 downto 24);
                trunc_ln708_13_reg_1625 <= r_V_34_fu_726_p2(45 downto 32);
                trunc_ln708_1_reg_1600 <= ret_V_32_fu_656_p2(29 downto 16);
                trunc_ln708_2_reg_1640 <= ret_V_34_fu_750_p2(21 downto 8);
                trunc_ln708_8_reg_1610 <= r_V_29_fu_700_p2(45 downto 32);
                trunc_ln708_9_reg_1787 <= ret_V_40_fu_1135_p2(37 downto 24);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                add_ln1192_8_reg_1560 <= add_ln1192_8_fu_515_p2;
                add_ln703_reg_1575 <= add_ln703_fu_544_p2;
                lhs_V_5_reg_1524 <= lhs_V_5_fu_475_p1;
                lhs_V_5_reg_1524_pp0_iter1_reg <= lhs_V_5_reg_1524;
                mul_ln1118_5_reg_1590 <= mul_ln1118_5_fu_628_p2;
                mul_ln1118_reg_1570 <= mul_ln1118_fu_538_p2;
                p_Val2_13_reg_1468 <= x_V_in_sig(55 downto 42);
                p_Val2_13_reg_1468_pp0_iter1_reg <= p_Val2_13_reg_1468;
                p_Val2_1_reg_1482 <= x_V_in_sig(209 downto 196);
                p_Val2_1_reg_1482_pp0_iter1_reg <= p_Val2_1_reg_1482;
                p_Val2_4_reg_1499 <= x_V_in_sig(69 downto 56);
                p_Val2_4_reg_1499_pp0_iter1_reg <= p_Val2_4_reg_1499;
                p_Val2_5_reg_1505 <= x_V_in_sig(223 downto 210);
                p_Val2_5_reg_1505_pp0_iter1_reg <= p_Val2_5_reg_1505;
                p_Val2_s_reg_1460 <= x_V_in_sig(41 downto 28);
                p_Val2_s_reg_1460_pp0_iter1_reg <= p_Val2_s_reg_1460;
                r_V_15_reg_1534 <= r_V_15_fu_1287_p2;
                r_V_6_reg_1549 <= r_V_6_fu_1301_p2;
                sext_ln727_reg_1489 <= sext_ln727_fu_396_p1;
                sext_ln728_1_reg_1554 <= sext_ln728_1_fu_505_p1;
                sext_ln728_reg_1475 <= sext_ln728_fu_378_p1;
                trunc_ln708_11_reg_1585 <= r_V_31_fu_609_p2(20 downto 8);
                trunc_ln708_14_reg_1595 <= grp_fu_1334_p3(21 downto 8);
                trunc_ln708_5_reg_1519 <= add_ln1192_7_fu_455_p2(21 downto 8);
                trunc_ln708_7_reg_1565 <= ret_V_38_fu_520_p2(21 downto 8);
                trunc_ln708_s_reg_1580 <= ret_V_41_fu_571_p2(29 downto 16);
                trunc_ln_reg_1494 <= grp_fu_1268_p3(21 downto 8);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then
                r_V_7_reg_1742 <= grp_fu_1398_p3;
                ret_V_19_reg_1757 <= grp_fu_1412_p4;
                ret_V_25_reg_1767 <= grp_fu_1431_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ret_V_15_reg_1529 <= grp_fu_1277_p4;
                ret_V_26_reg_1544 <= grp_fu_1293_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then
                ret_V_3_reg_1665 <= grp_fu_1369_p3;
            end if;
        end if;
    end process;
    ret_V_13_reg_1697(2 downto 0) <= "000";
    add_ln1192_17_reg_1747(2 downto 0) <= "000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln1192_16_fu_978_p2 <= std_logic_vector(unsigned(sub_ln1192_1_fu_965_p2) + unsigned(rhs_V_2_fu_971_p3));
    add_ln1192_17_fu_1005_p2 <= std_logic_vector(unsigned(add_ln1192_16_fu_978_p2) + unsigned(sext_ln1192_11_fu_1001_p1));
    add_ln1192_19_fu_1130_p2 <= std_logic_vector(unsigned(add_ln1192_17_reg_1747) + unsigned(sext_ln1192_12_fu_1126_p1));
    add_ln1192_28_fu_485_p2 <= std_logic_vector(unsigned(lhs_V_1_fu_400_p3) + unsigned(add_ln1192_30_fu_479_p2));
    add_ln1192_30_fu_479_p2 <= std_logic_vector(signed(ap_const_lv22_3E4E00) + signed(trunc_ln1_fu_447_p3));
    add_ln1192_7_fu_455_p2 <= std_logic_vector(signed(ap_const_lv22_3FCB00) + signed(trunc_ln1_fu_447_p3));
    add_ln1192_8_fu_515_p2 <= std_logic_vector(signed(mul_ln1192_5_fu_1307_p2) + signed(lhs_V_3_fu_508_p3));
    add_ln1192_9_fu_821_p2 <= std_logic_vector(signed(sext_ln703_3_fu_814_p1) + signed(sext_ln1192_5_fu_818_p1));
    add_ln1192_fu_920_p2 <= std_logic_vector(unsigned(ap_const_lv15_3E9) + unsigned(ret_V_33_fu_914_p2));
    add_ln700_fu_559_p2 <= std_logic_vector(signed(mul_ln700_1_fu_1315_p2) + signed(shl_ln1_fu_552_p3));
    add_ln703_1_fu_715_p2 <= std_logic_vector(signed(p_Val2_5_reg_1505_pp0_iter1_reg) + signed(p_Val2_13_reg_1468_pp0_iter1_reg));
    add_ln703_2_fu_742_p2 <= std_logic_vector(unsigned(ap_const_lv14_179) + unsigned(p_Val2_1_reg_1482_pp0_iter2_reg));
    add_ln703_fu_544_p2 <= std_logic_vector(signed(ap_const_lv14_3F4D) + signed(p_Val2_13_reg_1468));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp101_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp101 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp106_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp106 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp108_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp108 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp115_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp115 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp118_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp118 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp121_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp121 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp144_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp144 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp147_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp147 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp42_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp42 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp45_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp45 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp52_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp52 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp86_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp86 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp91_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp91 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp93_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp93 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp94_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp94 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp97_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp97 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp98_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp98 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;

        ap_block_state10_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call101 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call115 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call148 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call158 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call170 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call185 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call203 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call209 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call222 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call226 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call236 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call47 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call62 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call68 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call78 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call91 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call101 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call115 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call148 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call158 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call170 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call185 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call203 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call209 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call222 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call226 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call236 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call47 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call62 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call68 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call78 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call91 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call101 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call115 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call148 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call158 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call170 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call185 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call203 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call209 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call222 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call226 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call236 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call47 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call62 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call68 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call78 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call91 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call101 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call115 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call148 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call158 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call170 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call185 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call203 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call209 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call222 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call226 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call236 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call47 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call62 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call68 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call78 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call91 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call101 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call115 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call148 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call158 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call170 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call185 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call203 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call209 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call222 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call226 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call236 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call47 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call62 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call68 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call78 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call91 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call101_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call101 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call115_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call115 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call148_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call148 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call158_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call158 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call170_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call170 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call185_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call185 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call203_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call203 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call209_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call209 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call222_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call222 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call226_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call226 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call236_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call236 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call30_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call30 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call47_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call47 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call62_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call62 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call68_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call68 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call78_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call78 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call91_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call91 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;

        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call101 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call115 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call148 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call158 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call170 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call185 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call203 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call209 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call222 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call226 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call236 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call47 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call62 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call68 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call78 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call91 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call101 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call115 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call148 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call158 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call170 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call185 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call203 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call209 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call222 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call226 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call236 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call47 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call62 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call68 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call78 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call91 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call101 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call115 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call148 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call158 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call170 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call185 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call203 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call209 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call222 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call226 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call236 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call47 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call62 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call68 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call78 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call91 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call101 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call115 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call148 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call158 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call170 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call185 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call203 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call209 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call222 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call226 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call236 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call47 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call62 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call68 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call78 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call91 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call101 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call115 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call148 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call158 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call170 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call185 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call203 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call209 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call222 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call226 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call236 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call47 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call62 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call68 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call78 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call91 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call101 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call115 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call148 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call158 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call170 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call185 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call203 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call209 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call222 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call226 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call236 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call47 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call62 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call68 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call78 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call91 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call101 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call115 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call148 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call158 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call170 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call185 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call203 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call209 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call222 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call226 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call236 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call47 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call62 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call68 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call78 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call91 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call101 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call115 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call148 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call158 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call170 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call185 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call203 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call209 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call222 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call226 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call236 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call47 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call62 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call68 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call78 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call91 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_done_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to12_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to12 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to12 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to12)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to12 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1268_p0 <= ap_const_lv22_3FFF61(9 - 1 downto 0);
    grp_fu_1277_p2 <= ap_const_lv23_A3(9 - 1 downto 0);
    grp_fu_1277_p3 <= ap_const_lv23_10000(18 - 1 downto 0);
    grp_fu_1293_p0 <= ap_const_lv22_EE(9 - 1 downto 0);
    grp_fu_1293_p2 <= ap_const_lv22_10000(18 - 1 downto 0);
    grp_fu_1334_p0 <= sext_ln728_reg_1475(14 - 1 downto 0);
    grp_fu_1334_p1 <= sext_ln728_reg_1475(14 - 1 downto 0);
    grp_fu_1334_p2 <= ap_const_lv22_3F7C00(17 - 1 downto 0);
    grp_fu_1353_p0 <= ap_const_lv22_3FFF39(9 - 1 downto 0);
    grp_fu_1361_p0 <= ap_const_lv15_7F14(9 - 1 downto 0);
    grp_fu_1369_p0 <= r_V_2_fu_794_p1(10 - 1 downto 0);
    grp_fu_1369_p1 <= r_V_2_fu_794_p1(10 - 1 downto 0);
    grp_fu_1369_p2 <= ap_const_lv20_FDF00(15 - 1 downto 0);
    grp_fu_1377_p0 <= ap_const_lv17_4D(8 - 1 downto 0);
    grp_fu_1377_p2 <= ap_const_lv17_1EB00(14 - 1 downto 0);
    grp_fu_1398_p0 <= ap_const_lv11_6A0(10 - 1 downto 0);
    grp_fu_1412_p2 <= ap_const_lv17_2D(7 - 1 downto 0);
    grp_fu_1412_p3 <= ap_const_lv17_1FB00(12 - 1 downto 0);
    grp_fu_1422_p0 <= r_V_16_fu_1017_p1(10 - 1 downto 0);
    grp_fu_1422_p1 <= r_V_16_fu_1017_p1(10 - 1 downto 0);
    grp_fu_1431_p0 <= r_V_21_fu_1063_p1(10 - 1 downto 0);
    grp_fu_1431_p1 <= r_V_21_fu_1063_p1(10 - 1 downto 0);
    grp_fu_1445_p2 <= ap_const_lv38_3F0D000000(33 - 1 downto 0);

    grp_generic_sincos_14_6_s_fu_273_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp42)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp42) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_14_6_s_fu_273_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_14_6_s_fu_273_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_generic_sincos_14_6_s_fu_273_in_V <= add_ln1192_28_fu_485_p2(21 downto 8);

    grp_generic_sincos_14_6_s_fu_278_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp45)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp45) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_14_6_s_fu_278_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_14_6_s_fu_278_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_generic_sincos_14_6_s_fu_283_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp52)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp52) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_14_6_s_fu_283_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_14_6_s_fu_283_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_generic_sincos_14_6_s_fu_288_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp86)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp86) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_14_6_s_fu_288_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_14_6_s_fu_288_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_generic_sincos_14_6_s_fu_293_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp91)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp91) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_14_6_s_fu_293_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_14_6_s_fu_293_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_generic_sincos_14_6_s_fu_293_in_V <= ret_V_36_fu_683_p2(21 downto 8);

    grp_generic_sincos_14_6_s_fu_298_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp93)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp93) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_14_6_s_fu_298_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_14_6_s_fu_298_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_generic_sincos_14_6_s_fu_303_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp94)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp94) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_14_6_s_fu_303_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_14_6_s_fu_303_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_generic_sincos_14_6_s_fu_308_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp97)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp97) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_14_6_s_fu_308_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_14_6_s_fu_308_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_generic_sincos_14_6_s_fu_313_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp98)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp98) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_14_6_s_fu_313_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_14_6_s_fu_313_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_generic_sincos_14_6_s_fu_318_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp101)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp101) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_14_6_s_fu_318_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_14_6_s_fu_318_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

        grp_generic_sincos_14_6_s_fu_318_in_V <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln708_11_reg_1585),14));


    grp_generic_sincos_14_6_s_fu_323_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp106)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp106) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_14_6_s_fu_323_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_14_6_s_fu_323_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_generic_sincos_14_6_s_fu_328_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp108)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp108) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_14_6_s_fu_328_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_14_6_s_fu_328_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_generic_sincos_14_6_s_fu_333_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp115)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp115) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_14_6_s_fu_333_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_14_6_s_fu_333_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_generic_sincos_14_6_s_fu_338_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp118)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp118) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_14_6_s_fu_338_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_14_6_s_fu_338_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_generic_sincos_14_6_s_fu_343_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp121)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp121) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_14_6_s_fu_343_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_14_6_s_fu_343_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_generic_sincos_14_6_s_fu_348_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp144)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp144) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_14_6_s_fu_348_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_14_6_s_fu_348_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_generic_sincos_14_6_s_fu_353_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp147)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp147) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_14_6_s_fu_353_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_14_6_s_fu_353_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    lhs_V_1_fu_400_p3 <= (p_Val2_1_fu_386_p4 & ap_const_lv8_0);
    lhs_V_2_fu_649_p3 <= (p_Val2_5_reg_1505_pp0_iter1_reg & ap_const_lv16_0);
    lhs_V_3_fu_508_p3 <= (p_Val2_5_reg_1505 & ap_const_lv8_0);
    lhs_V_4_fu_954_p3 <= (mul_ln728_reg_1702 & ap_const_lv16_0);
        lhs_V_5_fu_475_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_1_fu_386_p4),15));

    lhs_V_6_fu_1020_p3 <= (ret_V_43_reg_1717 & ap_const_lv8_0);
    lhs_V_7_fu_1066_p3 <= (r_V_32_fu_1057_p2 & ap_const_lv8_0);
        lhs_V_8_fu_1078_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_generic_sincos_14_6_s_fu_343_ap_return),11));

    mul_ln1118_5_fu_628_p0 <= sext_ln1118_15_fu_625_p1(22 - 1 downto 0);
    mul_ln1118_5_fu_628_p1 <= sext_ln1118_15_fu_625_p1(22 - 1 downto 0);
    mul_ln1118_5_fu_628_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1118_5_fu_628_p0) * signed(mul_ln1118_5_fu_628_p1))), 44));
    mul_ln1118_fu_538_p0 <= sext_ln1118_12_fu_535_p1(23 - 1 downto 0);
    mul_ln1118_fu_538_p1 <= sext_ln1118_12_fu_535_p1(23 - 1 downto 0);
    mul_ln1118_fu_538_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1118_fu_538_p0) * signed(mul_ln1118_fu_538_p1))), 46));
    mul_ln1192_2_fu_1348_p0 <= ap_const_lv22_C7(9 - 1 downto 0);
    mul_ln1192_2_fu_1348_p1 <= sext_ln728_1_reg_1554_pp0_iter2_reg(14 - 1 downto 0);
    mul_ln1192_3_fu_1216_p0 <= outsin_V_6_reg_1685_pp0_iter12_reg;
    mul_ln1192_3_fu_1216_p1 <= r_V_9_reg_1782;
    mul_ln1192_3_fu_1216_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1192_3_fu_1216_p0) * signed(mul_ln1192_3_fu_1216_p1))), 46));
    mul_ln1192_4_fu_948_p0 <= r_V_10_reg_1692;
    mul_ln1192_4_fu_948_p1 <= ret_V_13_reg_1697;
    mul_ln1192_4_fu_948_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1192_4_fu_948_p0) * signed(mul_ln1192_4_fu_948_p1))), 38));
    mul_ln1192_5_fu_1307_p0 <= sext_ln728_1_fu_505_p1(14 - 1 downto 0);
    mul_ln1192_5_fu_1307_p1 <= sext_ln728_1_fu_505_p1(14 - 1 downto 0);
    mul_ln1192_8_fu_1245_p0 <= outsin_V_16_reg_1802;
    mul_ln1192_8_fu_1245_p1 <= r_V_24_reg_1797;
    mul_ln1192_8_fu_1245_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1192_8_fu_1245_p0) * signed(mul_ln1192_8_fu_1245_p1))), 38));
    mul_ln700_1_fu_1315_p0 <= ap_const_lv30_348(11 - 1 downto 0);
    mul_ln700_2_fu_1322_p0 <= ap_const_lv22_348(11 - 1 downto 0);
    mul_ln700_2_fu_1322_p1 <= sext_ln727_reg_1489(14 - 1 downto 0);
    mul_ln700_fu_1097_p0 <= add_ln1192_reg_1737;
    mul_ln700_fu_1097_p1 <= r_V_4_reg_1732;
    mul_ln700_fu_1097_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln700_fu_1097_p0) * signed(mul_ln700_fu_1097_p1))), 54));
    mul_ln728_1_fu_1406_p0 <= ap_const_lv22_8D(9 - 1 downto 0);
    mul_ln728_1_fu_1406_p1 <= sext_ln728_1_reg_1554_pp0_iter10_reg(14 - 1 downto 0);
    mul_ln728_2_fu_987_p1 <= outsin_V_6_reg_1685;
    mul_ln728_2_fu_987_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv18_8A) * signed(mul_ln728_2_fu_987_p1))), 18));
    mul_ln728_3_fu_1112_p1 <= outsin_V_8_reg_1752;
    mul_ln728_3_fu_1112_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv18_8A) * signed(mul_ln728_3_fu_1112_p1))), 18));
    mul_ln728_4_fu_1328_p0 <= ap_const_lv22_690(12 - 1 downto 0);
    mul_ln728_4_fu_1328_p1 <= sext_ln728_reg_1475(14 - 1 downto 0);
    mul_ln728_fu_1392_p0 <= ap_const_lv21_1FFFBA(8 - 1 downto 0);
    p_Val2_13_fu_368_p4 <= x_V_in_sig(55 downto 42);
    p_Val2_1_fu_386_p4 <= x_V_in_sig(209 downto 196);
    p_shl_fu_774_p3 <= (trunc_ln1193_fu_771_p1 & ap_const_lv5_0);
    r_V_10_fu_1386_p0 <= ap_const_lv23_89(9 - 1 downto 0);
        r_V_14_fu_471_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_1_fu_386_p4),28));

    r_V_15_fu_1287_p0 <= r_V_14_fu_471_p1(14 - 1 downto 0);
    r_V_15_fu_1287_p1 <= r_V_14_fu_471_p1(14 - 1 downto 0);
        r_V_16_fu_1017_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(outsin_V_6_reg_1685),20));

        r_V_19_fu_1054_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(outsin_V_22_reg_1722),11));

        r_V_21_fu_1063_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(outsin_V_13_reg_1645_pp0_iter10_reg),20));

    r_V_26_fu_800_p3 <= (p_Val2_5_reg_1505_pp0_iter9_reg & ap_const_lv3_0);
    r_V_27_fu_841_p2 <= std_logic_vector(signed(sext_ln1118_8_fu_837_p1) - signed(sext_ln1118_4_fu_807_p1));
    r_V_28_fu_871_p2 <= std_logic_vector(signed(sext_ln1118_9_fu_855_p1) - signed(sext_ln1118_10_fu_867_p1));
    r_V_29_fu_700_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv46_273) * signed(mul_ln1118_reg_1570))), 46));
        r_V_2_fu_794_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(outsin_V_reg_1650),20));

    r_V_31_fu_609_p2 <= std_logic_vector(signed(sext_ln1118_13_fu_594_p1) - signed(sext_ln1118_14_fu_605_p1));
    r_V_32_fu_1057_p2 <= std_logic_vector(unsigned(ap_const_lv11_0) - unsigned(r_V_19_fu_1054_p1));
    r_V_34_fu_726_p1 <= mul_ln1118_5_reg_1590;
    r_V_34_fu_726_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv46_497) * signed(r_V_34_fu_726_p1))), 46));
    r_V_4_fu_901_p0 <= ret_V_3_reg_1665;
    r_V_4_fu_901_p1 <= ret_V_1_reg_1660;
    r_V_4_fu_901_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_4_fu_901_p0) * signed(r_V_4_fu_901_p1))), 51));
        r_V_5_fu_502_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_4_reg_1499),28));

    r_V_6_fu_1301_p0 <= r_V_5_fu_502_p1(14 - 1 downto 0);
    r_V_6_fu_1301_p1 <= r_V_5_fu_502_p1(14 - 1 downto 0);
    ret_V_10_fu_932_p2 <= std_logic_vector(signed(ap_const_lv11_713) + signed(sext_ln703_1_fu_929_p1));
    ret_V_13_fu_881_p2 <= std_logic_vector(signed(sext_ln703_4_fu_877_p1) + signed(r_V_27_fu_841_p2));
    ret_V_1_fu_788_p2 <= std_logic_vector(unsigned(ap_const_lv33_6F0000) + unsigned(sub_ln1193_1_fu_782_p2));
    ret_V_23_fu_1048_p2 <= std_logic_vector(signed(ap_const_lv24_FC4800) + signed(ret_V_45_fu_1043_p2));
    ret_V_29_fu_1169_p2 <= std_logic_vector(unsigned(ap_const_lv12_3A) + unsigned(sext_ln703_11_fu_1166_p1));
    ret_V_32_fu_656_p2 <= std_logic_vector(signed(mul_ln1192_fu_1341_p2) + signed(lhs_V_2_fu_649_p3));
    ret_V_33_fu_914_p2 <= std_logic_vector(signed(sext_ln1192_3_fu_910_p1) - signed(sext_ln1192_2_fu_907_p1));
    ret_V_34_fu_750_p2 <= std_logic_vector(unsigned(ap_const_lv22_C500) + unsigned(grp_fu_1353_p3));
    ret_V_35_fu_1194_p2 <= std_logic_vector(unsigned(mul_ln700_reg_1777) - unsigned(sext_ln728_2_fu_1190_p1));
    ret_V_36_fu_683_p2 <= std_logic_vector(signed(ap_const_lv22_3E7200) + signed(sub_ln1192_fu_678_p2));
    ret_V_37_fu_1222_p2 <= std_logic_vector(signed(ap_const_lv46_3F2700000000) + signed(mul_ln1192_3_fu_1216_p2));
    ret_V_38_fu_520_p2 <= std_logic_vector(signed(ap_const_lv22_3EE500) + signed(mul_ln1192_5_fu_1307_p2));
    ret_V_40_fu_1135_p2 <= std_logic_vector(signed(ap_const_lv38_3F58000000) + signed(add_ln1192_19_fu_1130_p2));
    ret_V_41_fu_571_p2 <= std_logic_vector(unsigned(add_ln700_fu_559_p2) + unsigned(rhs_V_5_fu_564_p3));
    ret_V_43_fu_890_p2 <= std_logic_vector(signed(lhs_V_5_reg_1524_pp0_iter9_reg) + signed(rhs_V_6_fu_887_p1));
    ret_V_45_fu_1043_p2 <= std_logic_vector(signed(grp_fu_1422_p3) + signed(sext_ln728_6_fu_1039_p1));
    ret_V_48_fu_1085_p2 <= std_logic_vector(signed(lhs_V_8_fu_1078_p1) - signed(rhs_V_9_fu_1082_p1));
    ret_V_49_fu_1251_p2 <= std_logic_vector(signed(ap_const_lv38_3F26000000) + signed(mul_ln1192_8_fu_1245_p2));
    rhs_V_1_fu_671_p3 <= (p_Val2_13_reg_1468_pp0_iter1_reg & ap_const_lv8_0);
    rhs_V_2_fu_971_p3 <= (mul_ln728_1_fu_1406_p2 & ap_const_lv16_0);
    rhs_V_3_fu_993_p3 <= (mul_ln728_2_fu_987_p2 & ap_const_lv16_0);
    rhs_V_4_fu_1118_p3 <= (mul_ln728_3_fu_1112_p2 & ap_const_lv16_0);
    rhs_V_5_fu_564_p3 <= (mul_ln728_4_fu_1328_p2 & ap_const_lv8_0);
        rhs_V_6_fu_887_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_5_reg_1505_pp0_iter9_reg),15));

    rhs_V_8_fu_1031_p3 <= (grp_generic_sincos_14_6_s_fu_338_ap_return & ap_const_lv8_0);
        rhs_V_9_fu_1082_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(outsin_V_24_reg_1727),11));

    rhs_V_fu_1182_p3 <= (grp_generic_sincos_14_6_s_fu_353_ap_return & ap_const_lv40_0);
        sext_ln1118_10_fu_867_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_2_fu_859_p3),16));

        sext_ln1118_12_fu_535_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_15_reg_1529),46));

        sext_ln1118_13_fu_594_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_3_fu_587_p3),21));

        sext_ln1118_14_fu_605_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_4_fu_598_p3),21));

        sext_ln1118_15_fu_625_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_26_reg_1544),44));

        sext_ln1118_4_fu_807_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_26_fu_800_p3),20));

        sext_ln1118_8_fu_837_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln_fu_830_p3),20));

        sext_ln1118_9_fu_855_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_1_fu_847_p3),16));

        sext_ln1118_fu_768_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_1361_p2),33));

        sext_ln1192_10_fu_961_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(lhs_V_4_fu_954_p3),38));

        sext_ln1192_11_fu_1001_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_V_3_fu_993_p3),38));

        sext_ln1192_12_fu_1126_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_V_4_fu_1118_p3),38));

        sext_ln1192_2_fu_907_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_4_reg_1499_pp0_iter10_reg),15));

        sext_ln1192_3_fu_910_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_generic_sincos_14_6_s_fu_328_ap_return),15));

        sext_ln1192_5_fu_818_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_1377_p3),18));

        sext_ln703_11_fu_1166_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_48_reg_1772),12));

        sext_ln703_1_fu_929_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(outsin_V_20_reg_1675),11));

        sext_ln703_3_fu_814_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_26_fu_800_p3),18));

        sext_ln703_4_fu_877_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_28_fu_871_p2),20));

        sext_ln727_fu_396_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_1_fu_386_p4),22));

        sext_ln728_1_fu_505_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_s_reg_1460),22));

        sext_ln728_2_fu_1190_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_V_fu_1182_p3),54));

        sext_ln728_6_fu_1039_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_V_8_fu_1031_p3),24));

        sext_ln728_fu_378_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_13_fu_368_p4),22));

    shl_ln1118_1_fu_847_p3 <= (grp_generic_sincos_14_6_s_fu_303_ap_return & ap_const_lv5_0);
    shl_ln1118_2_fu_859_p3 <= (grp_generic_sincos_14_6_s_fu_303_ap_return & ap_const_lv3_0);
    shl_ln1118_3_fu_587_p3 <= (p_Val2_5_reg_1505 & ap_const_lv6_0);
    shl_ln1118_4_fu_598_p3 <= (p_Val2_5_reg_1505 & ap_const_lv2_0);
    shl_ln1_fu_552_p3 <= (mul_ln700_2_fu_1322_p2 & ap_const_lv8_0);
    shl_ln_fu_830_p3 <= (p_Val2_5_reg_1505_pp0_iter9_reg & ap_const_lv5_0);
    sub_ln1192_1_fu_965_p2 <= std_logic_vector(signed(sext_ln1192_10_fu_961_p1) - signed(mul_ln1192_4_fu_948_p2));
    sub_ln1192_fu_678_p2 <= std_logic_vector(unsigned(add_ln1192_8_reg_1560) - unsigned(rhs_V_1_fu_671_p3));
    sub_ln1193_1_fu_782_p2 <= std_logic_vector(signed(sext_ln1118_fu_768_p1) - signed(p_shl_fu_774_p3));
    tmp_6_fu_437_p4 <= x_V_in_sig(54 downto 42);
    trunc_ln1193_fu_771_p1 <= grp_fu_1361_p2(28 - 1 downto 0);
    trunc_ln1_fu_447_p3 <= (tmp_6_fu_437_p4 & ap_const_lv9_0);

    x_V_ap_vld_in_sig_assign_proc : process(x_V_ap_vld, x_V_ap_vld_preg)
    begin
        if ((x_V_ap_vld = ap_const_logic_1)) then 
            x_V_ap_vld_in_sig <= x_V_ap_vld;
        else 
            x_V_ap_vld_in_sig <= x_V_ap_vld_preg;
        end if; 
    end process;


    x_V_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, x_V_ap_vld, ap_block_pp0_stage0)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            x_V_blk_n <= x_V_ap_vld;
        else 
            x_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    x_V_in_sig_assign_proc : process(x_V_ap_vld, x_V, x_V_preg)
    begin
        if ((x_V_ap_vld = ap_const_logic_1)) then 
            x_V_in_sig <= x_V;
        else 
            x_V_in_sig <= x_V_preg;
        end if; 
    end process;

    y_0_V <= ret_V_35_fu_1194_p2(53 downto 40);

    y_0_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            y_0_V_ap_vld <= ap_const_logic_1;
        else 
            y_0_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    y_1_V <= ret_V_37_fu_1222_p2(45 downto 32);

    y_1_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            y_1_V_ap_vld <= ap_const_logic_1;
        else 
            y_1_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    y_2_V <= trunc_ln708_9_reg_1787;

    y_2_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            y_2_V_ap_vld <= ap_const_logic_1;
        else 
            y_2_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    y_3_V <= trunc_ln708_10_reg_1792;

    y_3_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            y_3_V_ap_vld <= ap_const_logic_1;
        else 
            y_3_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    y_4_V <= ret_V_49_fu_1251_p2(37 downto 24);

    y_4_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            y_4_V_ap_vld <= ap_const_logic_1;
        else 
            y_4_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

end behav;
