arch	circuit	script_params	vtr_flow_elapsed_time	vtr_max_mem_stage	vtr_max_mem	error	odin_synth_time	max_odin_mem	parmys_synth_time	max_parmys_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_status	vpr_revision	vpr_build_info	vpr_compiler	vpr_compiled	hostname	rundir	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_mem	pack_time	placed_wirelength_est	total_swap	accepted_swap	rejected_swap	aborted_swap	place_mem	place_time	place_quench_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	placed_geomean_nonvirtual_intradomain_critical_path_delay_est	place_delay_matrix_lookup_time	place_quench_timing_analysis_time	place_quench_sta_time	place_total_timing_analysis_time	place_total_sta_time	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	min_chan_width_total_timing_analysis_time	min_chan_width_total_sta_time	crit_path_num_rr_graph_nodes	crit_path_num_rr_graph_edges	crit_path_collapsed_nodes	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	geomean_nonvirtual_intradomain_critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	router_lookahead_computation_time	crit_path_route_time	crit_path_create_rr_graph_time	crit_path_create_intra_cluster_rr_graph_time	crit_path_tile_lookahead_computation_time	crit_path_router_lookahead_computation_time	crit_path_total_timing_analysis_time	crit_path_total_sta_time	
stratixiv_arch.timing.xml	styr.blif	common_--place_delay_model_delta	36.49	vpr	976.54 MiB		-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	10	-1	-1	success	06e69833b	release VTR_ASSERT_LEVEL=2	GNU 9.4.0 on Linux-4.15.0-213-generic x86_64	2024-09-24T21:01:36	betzgrp-wintermute.eecg.utoronto.ca	/home/yanhang1/vtr-verilog-to-routing	999972	10	10	168	178	1	68	30	11	8	88	io	auto	953.5 MiB	0.53	379	582	84	459	39	976.5 MiB	0.08	0.00	6.38543	-68.9302	-6.38543	6.38543	3.85	0.00117056	0.00108398	0.0191957	0.0180156	30	733	26	0	0	144567.	1642.81	1.72	0.412078	0.372155	11730	32605	-1	595	15	304	1303	77064	35227	6.62321	6.62321	-73.1566	-6.62321	0	0	194014.	2204.70	0.04	0.09	0.13	-1	-1	0.04	0.0430054	0.0396466	
stratixiv_arch.timing.xml	styr.blif	common_--place_delay_model_delta_override	36.53	vpr	976.46 MiB		-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	10	-1	-1	success	06e69833b	release VTR_ASSERT_LEVEL=2	GNU 9.4.0 on Linux-4.15.0-213-generic x86_64	2024-09-24T21:01:36	betzgrp-wintermute.eecg.utoronto.ca	/home/yanhang1/vtr-verilog-to-routing	999900	10	10	168	178	1	68	30	11	8	88	io	auto	953.4 MiB	0.51	402	582	89	465	28	976.5 MiB	0.08	0.00	6.38543	-69.465	-6.38543	6.38543	3.85	0.00117584	0.00109024	0.0188446	0.0177126	26	876	20	0	0	125464.	1425.72	2.46	0.460152	0.415471	11500	28430	-1	736	13	335	1253	78094	39338	6.89777	6.89777	-75.7093	-6.89777	0	0	163463.	1857.53	0.03	0.06	0.09	-1	-1	0.03	0.0204322	0.0190272	
