#-----------------------------------------------------------
# xsim v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Tue Feb 27 18:04:02 2024
# Process ID: 34424
# Current directory: /home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/encode/xsim_script.tcl}
# Log file: /home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/xsim.log
# Journal file: /home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/xsim.jou
# Running On: edabk-HP-280-Pro-G8-Microtower-PC, OS: Linux, CPU Frequency: 3110.685 MHz, CPU Physical cores: 8, Host memory: 16495 MB
#-----------------------------------------------------------
source xsim.dir/encode/xsim_script.tcl
# xsim {encode} -view {{encode_dataflow_ana.wcfg}} -tclbatch {encode.tcl} -protoinst {encode.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file encode.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_encode_top/AESL_inst_encode//AESL_inst_encode_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_encode_top/AESL_inst_encode/castIn_U0/castIn_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_encode_top/AESL_inst_encode/castOut_U0/castOut_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_encode_top/AESL_inst_encode/conv1_U0/conv1_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_encode_top/AESL_inst_encode/conv2_U0/conv2_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_encode_top/AESL_inst_encode/conv3_U0/conv3_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_encode_top/AESL_inst_encode/pool1_U0/grp_sp_pool_ap_fixed_32_6_5_3_0_s_fu_1810/grp_sp_pool_ap_fixed_32_6_5_3_0_s_fu_1810_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_encode_top/AESL_inst_encode/pool1_U0/pool1_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_encode_top/AESL_inst_encode/pool2_U0/grp_sp_pool_ap_fixed_32_6_5_3_0_1_fu_466/grp_sp_pool_ap_fixed_32_6_5_3_0_1_fu_466_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_encode_top/AESL_inst_encode/pool2_U0/pool2_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_encode_top/AESL_inst_encode/pool3_U0/grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274/grp_sp_pool_ap_fixed_32_6_5_3_0_2_Pipeline_PHeight_PWidth_fu_1328/grp_sp_pool_ap_fixed_32_6_5_3_0_2_Pipeline_PHeight_PWidth_fu_1328_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_encode_top/AESL_inst_encode/pool3_U0/grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274/grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_encode_top/AESL_inst_encode/pool3_U0/pool3_U0_activity
Time resolution is 1 ps
open_wave_config encode_dataflow_ana.wcfg
source encode.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(axis) -into $coutputgroup]
## add_wave /apatb_encode_top/AESL_inst_encode/full_out_AXI_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_encode_top/AESL_inst_encode/full_out_AXI_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_encode_top/AESL_inst_encode/full_out_AXI_TDEST -into $return_group -radix hex
## add_wave /apatb_encode_top/AESL_inst_encode/full_out_AXI_TID -into $return_group -radix hex
## add_wave /apatb_encode_top/AESL_inst_encode/full_out_AXI_TLAST -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_encode_top/AESL_inst_encode/full_out_AXI_TUSER -into $return_group -radix hex
## add_wave /apatb_encode_top/AESL_inst_encode/full_out_AXI_TSTRB -into $return_group -radix hex
## add_wave /apatb_encode_top/AESL_inst_encode/full_out_AXI_TKEEP -into $return_group -radix hex
## add_wave /apatb_encode_top/AESL_inst_encode/full_out_AXI_TDATA -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(axis) -into $cinputgroup]
## add_wave /apatb_encode_top/AESL_inst_encode/full_in_AXI_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_encode_top/AESL_inst_encode/full_in_AXI_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_encode_top/AESL_inst_encode/full_in_AXI_TDEST -into $return_group -radix hex
## add_wave /apatb_encode_top/AESL_inst_encode/full_in_AXI_TID -into $return_group -radix hex
## add_wave /apatb_encode_top/AESL_inst_encode/full_in_AXI_TLAST -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_encode_top/AESL_inst_encode/full_in_AXI_TUSER -into $return_group -radix hex
## add_wave /apatb_encode_top/AESL_inst_encode/full_in_AXI_TSTRB -into $return_group -radix hex
## add_wave /apatb_encode_top/AESL_inst_encode/full_in_AXI_TKEEP -into $return_group -radix hex
## add_wave /apatb_encode_top/AESL_inst_encode/full_in_AXI_TDATA -into $return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_encode_top/AESL_inst_encode/ap_start -into $blocksiggroup
## add_wave /apatb_encode_top/AESL_inst_encode/ap_done -into $blocksiggroup
## add_wave /apatb_encode_top/AESL_inst_encode/ap_ready -into $blocksiggroup
## add_wave /apatb_encode_top/AESL_inst_encode/ap_idle -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_encode_top/AESL_inst_encode/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_encode_top/AESL_inst_encode/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_encode_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_encode_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_encode_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_encode_top/LENGTH_full_in_AXI_V_data_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_encode_top/LENGTH_full_in_AXI_V_keep_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_encode_top/LENGTH_full_in_AXI_V_strb_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_encode_top/LENGTH_full_in_AXI_V_user_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_encode_top/LENGTH_full_in_AXI_V_last_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_encode_top/LENGTH_full_in_AXI_V_id_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_encode_top/LENGTH_full_in_AXI_V_dest_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_encode_top/LENGTH_full_out_AXI_V_data_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_encode_top/LENGTH_full_out_AXI_V_keep_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_encode_top/LENGTH_full_out_AXI_V_strb_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_encode_top/LENGTH_full_out_AXI_V_user_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_encode_top/LENGTH_full_out_AXI_V_last_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_encode_top/LENGTH_full_out_AXI_V_id_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_encode_top/LENGTH_full_out_AXI_V_dest_V -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(axis) -into $tbcoutputgroup]
## add_wave /apatb_encode_top/full_out_AXI_TREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_encode_top/full_out_AXI_TVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_encode_top/full_out_AXI_TDEST -into $tb_return_group -radix hex
## add_wave /apatb_encode_top/full_out_AXI_TID -into $tb_return_group -radix hex
## add_wave /apatb_encode_top/full_out_AXI_TLAST -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_encode_top/full_out_AXI_TUSER -into $tb_return_group -radix hex
## add_wave /apatb_encode_top/full_out_AXI_TSTRB -into $tb_return_group -radix hex
## add_wave /apatb_encode_top/full_out_AXI_TKEEP -into $tb_return_group -radix hex
## add_wave /apatb_encode_top/full_out_AXI_TDATA -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(axis) -into $tbcinputgroup]
## add_wave /apatb_encode_top/full_in_AXI_TREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_encode_top/full_in_AXI_TVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_encode_top/full_in_AXI_TDEST -into $tb_return_group -radix hex
## add_wave /apatb_encode_top/full_in_AXI_TID -into $tb_return_group -radix hex
## add_wave /apatb_encode_top/full_in_AXI_TLAST -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_encode_top/full_in_AXI_TUSER -into $tb_return_group -radix hex
## add_wave /apatb_encode_top/full_in_AXI_TSTRB -into $tb_return_group -radix hex
## add_wave /apatb_encode_top/full_in_AXI_TKEEP -into $tb_return_group -radix hex
## add_wave /apatb_encode_top/full_in_AXI_TDATA -into $tb_return_group -radix hex
## save_wave_config encode.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
find kernel block.
// RTL Simulation : 1 / 1 [100.00%] @ "148815000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 148875 ns : File "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode.autotb.v" Line 343
run: Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2729.824 ; gain = 0.000 ; free physical = 1031 ; free virtual = 4187
## quit
INFO: [Common 17-206] Exiting xsim at Tue Feb 27 18:05:09 2024...
