0.6
2017.4
Jan 30 2018
15:48:17
C:/Users/danes/Documents/repository/simple_platform/simple_platform.sim/sim_1/behav/xsim/glbl.v,1543231840,verilog,,,,glbl,,xil_defaultlib,,,,,,
C:/Users/danes/Documents/repository/simple_platform/simple_platform.srcs/sim_1/new/sim1.v,1544865267,systemVerilog,,,,sim1,,xil_defaultlib,../../../../simple_platform.srcs/sources_1/new;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/danes/Documents/repository/simple_platform/simple_platform.srcs/sources_1/imports/platform/camellia.v,1514772256,verilog,,,,Camellia_f_func;Camellia_fl;Camellia_fl_minus;Camellia_fl_plus;Camellia_key_scheduler;Camellia_p_func;Camellia_randomize;Camellia_sbox1;Camellia_sbox2;Camellia_sbox3;Camellia_sbox4;Camellia_sequencer;camellia,,xil_defaultlib,../../../../simple_platform.srcs/sources_1/new;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/danes/Documents/repository/simple_platform/simple_platform.srcs/sources_1/new/camellia_wrapper.v,1544798617,systemVerilog,C:/Users/danes/Documents/repository/simple_platform/simple_platform.srcs/sim_1/new/sim1.v;C:/Users/danes/Documents/repository/simple_platform/simple_platform.srcs/sources_1/new/core_wrapper.v;C:/Users/danes/Documents/repository/simple_platform/simple_platform.srcs/sources_1/new/serial_transmitter.v;C:/Users/danes/Documents/repository/simple_platform/simple_platform.srcs/sources_1/new/serial_transmitter_wrapper.v;C:/Users/danes/Documents/repository/simple_platform/simple_platform.srcs/sources_1/new/simple_platform.sv;C:/Users/danes/Documents/repository/simple_platform/simple_platform.srcs/sources_1/new/syscon.v;C:/Users/danes/Documents/repository/simple_platform/simple_platform.srcs/sources_1/new/wishbone_bus.v;C:/Users/danes/Documents/repository/simple_platform/simple_platform.srcs/sources_1/new/wishbone_bus_selector.v;C:/Users/danes/Documents/repository/simple_platform/simple_platform.srcs/sources_1/new/wishbone_master.v;C:/Users/danes/Documents/repository/simple_platform/simple_platform.srcs/sources_1/new/wishbone_slave.v,C:/Users/danes/Documents/repository/simple_platform/simple_platform.srcs/sources_1/new/core_wrapper.v,,$unit_1;camellia_wrapper,,xil_defaultlib,../../../../simple_platform.srcs/sources_1/new;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/danes/Documents/repository/simple_platform/simple_platform.srcs/sources_1/new/core_wrapper.v,1544369555,systemVerilog,,C:/Users/danes/Documents/repository/simple_platform/simple_platform.srcs/sources_1/new/serial_transmitter.v,,core_wrapper,,xil_defaultlib,../../../../simple_platform.srcs/sources_1/new;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/danes/Documents/repository/simple_platform/simple_platform.srcs/sources_1/new/serial_transmitter.v,1544541177,systemVerilog,,C:/Users/danes/Documents/repository/simple_platform/simple_platform.srcs/sources_1/new/serial_transmitter_wrapper.v,,serial_transmitter,,xil_defaultlib,../../../../simple_platform.srcs/sources_1/new;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/danes/Documents/repository/simple_platform/simple_platform.srcs/sources_1/new/serial_transmitter_wrapper.v,1544532472,systemVerilog,,C:/Users/danes/Documents/repository/simple_platform/simple_platform.srcs/sources_1/new/simple_platform.sv,,serial_transmitter_wrapper,,xil_defaultlib,../../../../simple_platform.srcs/sources_1/new;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/danes/Documents/repository/simple_platform/simple_platform.srcs/sources_1/new/simple_platform.sv,1544201239,systemVerilog,,C:/Users/danes/Documents/repository/simple_platform/simple_platform.srcs/sources_1/new/syscon.v,,simple_platform,,xil_defaultlib,../../../../simple_platform.srcs/sources_1/new;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/danes/Documents/repository/simple_platform/simple_platform.srcs/sources_1/new/syscon.v,1544360991,systemVerilog,,C:/Users/danes/Documents/repository/simple_platform/simple_platform.srcs/sources_1/new/wishbone_bus.v,,syscon,,xil_defaultlib,../../../../simple_platform.srcs/sources_1/new;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/danes/Documents/repository/simple_platform/simple_platform.srcs/sources_1/new/wishbone_bus.v,1544526083,systemVerilog,,C:/Users/danes/Documents/repository/simple_platform/simple_platform.srcs/sources_1/new/wishbone_bus_selector.v,,wishbone_bus,,xil_defaultlib,../../../../simple_platform.srcs/sources_1/new;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/danes/Documents/repository/simple_platform/simple_platform.srcs/sources_1/new/wishbone_bus_selector.v,1544799166,systemVerilog,,C:/Users/danes/Documents/repository/simple_platform/simple_platform.srcs/sources_1/new/wishbone_master.v,,wishbone_bus_selector,,xil_defaultlib,../../../../simple_platform.srcs/sources_1/new;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/danes/Documents/repository/simple_platform/simple_platform.srcs/sources_1/new/wishbone_master.v,1544525870,systemVerilog,,C:/Users/danes/Documents/repository/simple_platform/simple_platform.srcs/sources_1/new/wishbone_slave.v,,wishbone_master,,xil_defaultlib,../../../../simple_platform.srcs/sources_1/new;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/danes/Documents/repository/simple_platform/simple_platform.srcs/sources_1/new/wishbone_slave.v,1544532457,systemVerilog,,C:/Users/danes/Documents/repository/simple_platform/simple_platform.srcs/sim_1/new/sim1.v,,wishbone_slave,,xil_defaultlib,../../../../simple_platform.srcs/sources_1/new;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
