{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1551126537756 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1551126537756 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 25 14:28:57 2019 " "Processing started: Mon Feb 25 14:28:57 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1551126537756 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1551126537756 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_base -c DE1_SOC_golden_top --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_base -c DE1_SOC_golden_top --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1551126537756 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1551126538381 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1551126538381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gen_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gen_counter-rtl " "Found design unit 1: gen_counter-rtl" {  } { { "gen_counter.vhd" "" { Text "C:/EE457/homework1/generic_counter_homework_spring_2019_restored/gen_counter.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551126547614 ""} { "Info" "ISGN_ENTITY_NAME" "1 gen_counter " "Found entity 1: gen_counter" {  } { { "gen_counter.vhd" "" { Text "C:/EE457/homework1/generic_counter_homework_spring_2019_restored/gen_counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551126547614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1551126547614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment_cntrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seven_segment_cntrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_segment_cntrl-logic " "Found design unit 1: seven_segment_cntrl-logic" {  } { { "seven_segment_cntrl.vhd" "" { Text "C:/EE457/homework1/generic_counter_homework_spring_2019_restored/seven_segment_cntrl.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551126547614 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_cntrl " "Found entity 1: seven_segment_cntrl" {  } { { "seven_segment_cntrl.vhd" "" { Text "C:/EE457/homework1/generic_counter_homework_spring_2019_restored/seven_segment_cntrl.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551126547614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1551126547614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de1_top-struct " "Found design unit 1: de1_top-struct" {  } { { "DE1_top.vhd" "" { Text "C:/EE457/homework1/generic_counter_homework_spring_2019_restored/DE1_top.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551126547614 ""} { "Info" "ISGN_ENTITY_NAME" "1 de1_top " "Found entity 1: de1_top" {  } { { "DE1_top.vhd" "" { Text "C:/EE457/homework1/generic_counter_homework_spring_2019_restored/DE1_top.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551126547614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1551126547614 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_top " "Elaborating entity \"DE1_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1551126547660 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "enable_pulse_every_10_second DE1_top.vhd(39) " "VHDL Signal Declaration warning at DE1_top.vhd(39): used implicit default value for signal \"enable_pulse_every_10_second\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE1_top.vhd" "" { Text "C:/EE457/homework1/generic_counter_homework_spring_2019_restored/DE1_top.vhd" 39 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1551126547676 "|DE1_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_counter gen_counter:large_counter " "Elaborating entity \"gen_counter\" for hierarchy \"gen_counter:large_counter\"" {  } { { "DE1_top.vhd" "large_counter" { Text "C:/EE457/homework1/generic_counter_homework_spring_2019_restored/DE1_top.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1551126547739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_counter gen_counter:one_second_counter " "Elaborating entity \"gen_counter\" for hierarchy \"gen_counter:one_second_counter\"" {  } { { "DE1_top.vhd" "one_second_counter" { Text "C:/EE457/homework1/generic_counter_homework_spring_2019_restored/DE1_top.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1551126547785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_counter gen_counter:ten_second_counter " "Elaborating entity \"gen_counter\" for hierarchy \"gen_counter:ten_second_counter\"" {  } { { "DE1_top.vhd" "ten_second_counter" { Text "C:/EE457/homework1/generic_counter_homework_spring_2019_restored/DE1_top.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1551126547801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment_cntrl seven_segment_cntrl:hex0_driver " "Elaborating entity \"seven_segment_cntrl\" for hierarchy \"seven_segment_cntrl:hex0_driver\"" {  } { { "DE1_top.vhd" "hex0_driver" { Text "C:/EE457/homework1/generic_counter_homework_spring_2019_restored/DE1_top.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1551126547817 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "enable_pulse_every_second ledr\[9\] " "Net \"enable_pulse_every_second\", which fans out to \"ledr\[9\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "gen_counter:large_counter\|term " "Net is fed by \"gen_counter:large_counter\|term\"" {  } { { "gen_counter.vhd" "term" { Text "C:/EE457/homework1/generic_counter_homework_spring_2019_restored/gen_counter.vhd" 18 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1551126547988 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "gen_counter:one_second_counter\|term " "Net is fed by \"gen_counter:one_second_counter\|term\"" {  } { { "gen_counter.vhd" "term" { Text "C:/EE457/homework1/generic_counter_homework_spring_2019_restored/gen_counter.vhd" 18 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1551126547988 ""}  } { { "DE1_top.vhd" "enable_pulse_every_second" { Text "C:/EE457/homework1/generic_counter_homework_spring_2019_restored/DE1_top.vhd" 35 -1 0 } } { "DE1_top.vhd" "ledr\[9\]" { Text "C:/EE457/homework1/generic_counter_homework_spring_2019_restored/DE1_top.vhd" 23 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Design Software" 0 -1 1551126547988 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 3 s 2 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 3 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4860 " "Peak virtual memory: 4860 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1551126548129 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Feb 25 14:29:08 2019 " "Processing ended: Mon Feb 25 14:29:08 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1551126548129 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1551126548129 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1551126548129 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1551126548129 ""}
