

================================================================
== Vitis HLS Report for 'cyclicPrefixRemoval'
================================================================
* Date:           Wed May 17 15:22:48 2023

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        cpr
* Solution:       cpr (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.999 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     8803|     8803|  88.030 us|  88.030 us|  8804|  8804|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_12_1  |     8801|     8801|         3|          1|          1|  8800|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     85|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    -|      36|     40|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     54|    -|
|Register         |        -|    -|      85|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     121|    179|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------+---------------+---------+----+----+----+-----+
    |     Instance    |     Module    | BRAM_18K| DSP| FF | LUT| URAM|
    +-----------------+---------------+---------+----+----+----+-----+
    |control_s_axi_U  |control_s_axi  |        0|   0|  36|  40|    0|
    +-----------------+---------------+---------+----+----+----+-----+
    |Total            |               |        0|   0|  36|  40|    0|
    +-----------------+---------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |i_fu_85_p2                        |         +|   0|  0|  17|          14|           1|
    |and_ln17_fu_103_p2                |       and|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_io                |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_io                |       and|   0|  0|   2|           1|           1|
    |ap_condition_158                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln12_fu_79_p2                |      icmp|   0|  0|  12|          14|          14|
    |icmp_ln17_1_fu_97_p2              |      icmp|   0|  0|  12|          14|          13|
    |icmp_ln17_2_fu_109_p2             |      icmp|   0|  0|  12|          14|          13|
    |icmp_ln17_fu_91_p2                |      icmp|   0|  0|  12|          14|           9|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |or_ln17_fu_115_p2                 |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  85|          80|          61|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_v_1     |   9|          2|   14|         28|
    |i_1_fu_54                |   9|          2|   14|         28|
    |inpstream_TDATA_blk_n    |   9|          2|    1|          2|
    |oupstream_TDATA_blk_n    |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   32|         64|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_1_fu_54                         |  14|   0|   14|          0|
    |inpstream_read_reg_137            |  64|   0|   64|          0|
    |or_ln17_reg_142                   |   1|   0|    1|          0|
    |or_ln17_reg_142_pp0_iter1_reg     |   1|   0|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  85|   0|   85|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------------------+-----+-----+------------+---------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|              control|   return void|
|s_axi_control_AWREADY  |  out|    1|       s_axi|              control|   return void|
|s_axi_control_AWADDR   |   in|    4|       s_axi|              control|   return void|
|s_axi_control_WVALID   |   in|    1|       s_axi|              control|   return void|
|s_axi_control_WREADY   |  out|    1|       s_axi|              control|   return void|
|s_axi_control_WDATA    |   in|   32|       s_axi|              control|   return void|
|s_axi_control_WSTRB    |   in|    4|       s_axi|              control|   return void|
|s_axi_control_ARVALID  |   in|    1|       s_axi|              control|   return void|
|s_axi_control_ARREADY  |  out|    1|       s_axi|              control|   return void|
|s_axi_control_ARADDR   |   in|    4|       s_axi|              control|   return void|
|s_axi_control_RVALID   |  out|    1|       s_axi|              control|   return void|
|s_axi_control_RREADY   |   in|    1|       s_axi|              control|   return void|
|s_axi_control_RDATA    |  out|   32|       s_axi|              control|   return void|
|s_axi_control_RRESP    |  out|    2|       s_axi|              control|   return void|
|s_axi_control_BVALID   |  out|    1|       s_axi|              control|   return void|
|s_axi_control_BREADY   |   in|    1|       s_axi|              control|   return void|
|s_axi_control_BRESP    |  out|    2|       s_axi|              control|   return void|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  cyclicPrefixRemoval|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  cyclicPrefixRemoval|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  cyclicPrefixRemoval|  return value|
|inpstream_TVALID       |   in|    1|        axis|            inpstream|       pointer|
|inpstream_TDATA        |   in|   64|        axis|            inpstream|       pointer|
|inpstream_TREADY       |  out|    1|        axis|            inpstream|       pointer|
|oupstream_TREADY       |   in|    1|        axis|            oupstream|       pointer|
|oupstream_TDATA        |  out|   64|        axis|            oupstream|       pointer|
|oupstream_TVALID       |  out|    1|        axis|            oupstream|       pointer|
+-----------------------+-----+-----+------------+---------------------+--------------+

