Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Mon Apr 19 17:34:19 2021
| Host         : correlator2.fnal.gov running 64-bit Scientific Linux release 7.9 (Nitrogen)
| Command      : report_utilization -hierarchical -file hierarchical.rpt
| Design       : bd_0_wrapper
| Device       : xcvu9pflgb2104-2
| Design State : Synthesized
---------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-----------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+--------------+
|                                      Instance                                     |                                         Module                                        | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs  | RAMB36 | RAMB18 | URAM | DSP48 Blocks |
+-----------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+--------------+
| bd_0_wrapper                                                                      |                                                                                 (top) |      20749 |      16845 |       0 | 3904 | 30240 |      0 |     59 |    0 |           91 |
|   bd_0_i                                                                          |                                                                                  bd_0 |      20749 |      16845 |       0 | 3904 | 30240 |      0 |     59 |    0 |           91 |
|     hls_inst                                                                      |                                                                       bd_0_hls_inst_0 |      20749 |      16845 |       0 | 3904 | 30240 |      0 |     59 |    0 |           91 |
|       inst                                                                        |                                                             bd_0_hls_inst_0_myproject |      20749 |      16845 |       0 | 3904 | 30240 |      0 |     59 |    0 |           91 |
|         (inst)                                                                    |                                                             bd_0_hls_inst_0_myproject |         13 |         13 |       0 |    0 |     2 |      0 |      2 |    0 |            0 |
|         Block_ap_fixed_base_exit4339_proc_U0                                      |                                     bd_0_hls_inst_0_Block_ap_fixed_base_exit4339_proc |          2 |          2 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|         conv_2d_cl_array_array_ap_fixed_16u_config11_U0                           |                        bd_0_hls_inst_0_conv_2d_cl_array_array_ap_fixed_16u_config11_s |       2246 |       1734 |       0 |  512 |  2983 |      0 |      4 |    0 |           16 |
|           (conv_2d_cl_array_array_ap_fixed_16u_config11_U0)                       |                        bd_0_hls_inst_0_conv_2d_cl_array_array_ap_fixed_16u_config11_s |       1181 |       1181 |       0 |    0 |  2983 |      0 |      0 |    0 |            0 |
|           call_ret_shift_line_buffer_array_array_ap_fixed_16u_config11_s_fu_974   |                 bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config11_s |        512 |          0 |       0 |  512 |     0 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_0_0_U                                             |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_522 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_core_585 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_0_10_U                                            |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_523 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_core_584 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_0_11_U                                            |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_524 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_core_583 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_0_12_U                                            |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_525 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_core_582 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_0_13_U                                            |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_526 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_core_581 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_0_14_U                                            |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_527 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_core_580 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_0_15_U                                            |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_528 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_core_579 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_0_1_U                                             |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_529 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_core_578 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_0_2_U                                             |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_530 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_core_577 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_0_3_U                                             |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_531 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_core_576 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_0_4_U                                             |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_532 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_core_575 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_0_5_U                                             |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_533 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_core_574 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_0_6_U                                             |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_534 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_core_573 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_0_7_U                                             |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_535 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_core_572 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_0_8_U                                             |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_536 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_core_571 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_0_9_U                                             |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_537 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_core_570 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_1319_0_U                                          |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_538 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_core_569 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_1319_10_U                                         |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_539 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_core_568 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_1319_11_U                                         |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_540 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_core_567 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_1319_12_U                                         |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_541 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_core_566 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_1319_13_U                                         |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_542 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_core_565 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_1319_14_U                                         |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_543 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_core_564 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_1319_15_U                                         |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_544 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_core_563 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_1319_1_U                                          |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_545 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_core_562 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_1319_2_U                                          |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_546 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_core_561 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_1319_3_U                                          |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_547 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_core_560 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_1319_4_U                                          |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_548 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_core_559 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_1319_5_U                                          |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_549 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_core_558 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_1319_6_U                                          |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_550 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_core_557 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_1319_7_U                                          |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_551 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_core_556 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_1319_8_U                                          |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_552 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_core_555 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_1319_9_U                                          |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_553 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_core_554 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|           myproject_mul_mul_16s_16s_26_1_1_U231                                   |                                  bd_0_hls_inst_0_myproject_mul_mul_16s_16s_26_1_1_490 |         31 |         31 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|             myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                            |                          bd_0_hls_inst_0_myproject_mul_mul_16s_16s_26_1_1_DSP48_0_521 |         31 |         31 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|           myproject_mul_mul_16s_16s_26_1_1_U232                                   |                                  bd_0_hls_inst_0_myproject_mul_mul_16s_16s_26_1_1_491 |         33 |         33 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|             myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                            |                          bd_0_hls_inst_0_myproject_mul_mul_16s_16s_26_1_1_DSP48_0_520 |         33 |         33 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|           myproject_mul_mul_16s_16s_26_1_1_U233                                   |                                  bd_0_hls_inst_0_myproject_mul_mul_16s_16s_26_1_1_492 |         33 |         33 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|             myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                            |                          bd_0_hls_inst_0_myproject_mul_mul_16s_16s_26_1_1_DSP48_0_519 |         33 |         33 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|           myproject_mul_mul_16s_16s_26_1_1_U234                                   |                                  bd_0_hls_inst_0_myproject_mul_mul_16s_16s_26_1_1_493 |         33 |         33 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|             myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                            |                          bd_0_hls_inst_0_myproject_mul_mul_16s_16s_26_1_1_DSP48_0_518 |         33 |         33 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|           myproject_mul_mul_16s_16s_26_1_1_U235                                   |                                  bd_0_hls_inst_0_myproject_mul_mul_16s_16s_26_1_1_494 |         33 |         33 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|             myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                            |                          bd_0_hls_inst_0_myproject_mul_mul_16s_16s_26_1_1_DSP48_0_517 |         33 |         33 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|           myproject_mul_mul_16s_16s_26_1_1_U236                                   |                                  bd_0_hls_inst_0_myproject_mul_mul_16s_16s_26_1_1_495 |         33 |         33 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|             myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                            |                          bd_0_hls_inst_0_myproject_mul_mul_16s_16s_26_1_1_DSP48_0_516 |         33 |         33 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|           myproject_mul_mul_16s_16s_26_1_1_U237                                   |                                  bd_0_hls_inst_0_myproject_mul_mul_16s_16s_26_1_1_496 |         33 |         33 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|             myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                            |                          bd_0_hls_inst_0_myproject_mul_mul_16s_16s_26_1_1_DSP48_0_515 |         33 |         33 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|           myproject_mul_mul_16s_16s_26_1_1_U238                                   |                                  bd_0_hls_inst_0_myproject_mul_mul_16s_16s_26_1_1_497 |         33 |         33 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|             myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                            |                          bd_0_hls_inst_0_myproject_mul_mul_16s_16s_26_1_1_DSP48_0_514 |         33 |         33 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|           myproject_mul_mul_16s_16s_26_1_1_U239                                   |                                  bd_0_hls_inst_0_myproject_mul_mul_16s_16s_26_1_1_498 |         33 |         33 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|             myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                            |                          bd_0_hls_inst_0_myproject_mul_mul_16s_16s_26_1_1_DSP48_0_513 |         33 |         33 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|           myproject_mul_mul_16s_16s_26_1_1_U240                                   |                                  bd_0_hls_inst_0_myproject_mul_mul_16s_16s_26_1_1_499 |         33 |         33 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|             myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                            |                          bd_0_hls_inst_0_myproject_mul_mul_16s_16s_26_1_1_DSP48_0_512 |         33 |         33 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|           myproject_mul_mul_16s_16s_26_1_1_U241                                   |                                  bd_0_hls_inst_0_myproject_mul_mul_16s_16s_26_1_1_500 |         33 |         33 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|             myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                            |                          bd_0_hls_inst_0_myproject_mul_mul_16s_16s_26_1_1_DSP48_0_511 |         33 |         33 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|           myproject_mul_mul_16s_16s_26_1_1_U242                                   |                                  bd_0_hls_inst_0_myproject_mul_mul_16s_16s_26_1_1_501 |         33 |         33 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|             myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                            |                          bd_0_hls_inst_0_myproject_mul_mul_16s_16s_26_1_1_DSP48_0_510 |         33 |         33 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|           myproject_mul_mul_16s_16s_26_1_1_U243                                   |                                  bd_0_hls_inst_0_myproject_mul_mul_16s_16s_26_1_1_502 |         33 |         33 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|             myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                            |                          bd_0_hls_inst_0_myproject_mul_mul_16s_16s_26_1_1_DSP48_0_509 |         33 |         33 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|           myproject_mul_mul_16s_16s_26_1_1_U244                                   |                                  bd_0_hls_inst_0_myproject_mul_mul_16s_16s_26_1_1_503 |         33 |         33 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|             myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                            |                          bd_0_hls_inst_0_myproject_mul_mul_16s_16s_26_1_1_DSP48_0_508 |         33 |         33 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|           myproject_mul_mul_16s_16s_26_1_1_U245                                   |                                  bd_0_hls_inst_0_myproject_mul_mul_16s_16s_26_1_1_504 |         33 |         33 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|             myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                            |                          bd_0_hls_inst_0_myproject_mul_mul_16s_16s_26_1_1_DSP48_0_507 |         33 |         33 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|           myproject_mul_mul_16s_9s_25_1_1_U246                                    |                                   bd_0_hls_inst_0_myproject_mul_mul_16s_9s_25_1_1_505 |         60 |         60 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|             myproject_mul_mul_16s_9s_25_1_1_DSP48_4_U                             |                           bd_0_hls_inst_0_myproject_mul_mul_16s_9s_25_1_1_DSP48_4_506 |         60 |         60 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|           w11_V_U                                                                 |                  bd_0_hls_inst_0_conv_2d_cl_array_array_ap_fixed_16u_config11_s_w11_V |          4 |          4 |       0 |    0 |     0 |      0 |      4 |    0 |            0 |
|             conv_2d_cl_array_array_ap_fixed_16u_config11_s_w11_V_rom_U            |              bd_0_hls_inst_0_conv_2d_cl_array_array_ap_fixed_16u_config11_s_w11_V_rom |          4 |          4 |       0 |    0 |     0 |      0 |      4 |    0 |            0 |
|         conv_2d_cl_array_array_ap_fixed_16u_config7_U0                            |                         bd_0_hls_inst_0_conv_2d_cl_array_array_ap_fixed_16u_config7_s |       1531 |       1275 |       0 |  256 |  1906 |      0 |      2 |    0 |            8 |
|           (conv_2d_cl_array_array_ap_fixed_16u_config7_U0)                        |                         bd_0_hls_inst_0_conv_2d_cl_array_array_ap_fixed_16u_config7_s |        508 |        508 |       0 |    0 |  1905 |      0 |      0 |    0 |            0 |
|           call_ret_shift_line_buffer_array_array_ap_fixed_16u_config7_s_fu_812    |                  bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config7_s |        257 |          1 |       0 |  256 |     0 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_2_0_0_U                                           |          bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy |         17 |          1 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_core_489 |         17 |          1 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_2_0_1_U                                           |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_460 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_core_488 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_2_0_2_U                                           |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_461 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_core_487 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_2_0_3_U                                           |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_462 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_core_486 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_2_0_4_U                                           |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_463 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_core_485 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_2_0_5_U                                           |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_464 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_core_484 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_2_0_6_U                                           |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_465 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_core_483 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_2_0_7_U                                           |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_466 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_core_482 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_2_1_0_U                                           |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_467 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_core_481 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_2_1_1_U                                           |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_468 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_core_480 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_2_1_2_U                                           |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_469 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_core_479 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_2_1_3_U                                           |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_470 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_core_478 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_2_1_4_U                                           |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_471 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_core_477 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_2_1_5_U                                           |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_472 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_core_476 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_2_1_6_U                                           |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_473 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_core_475 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_2_1_7_U                                           |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_474 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_core_U |     bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config7_s_linevdy_core |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|           myproject_mul_mul_16s_16s_32_1_1_U114                                   |                                      bd_0_hls_inst_0_myproject_mul_mul_16s_16s_32_1_1 |         56 |         56 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|             myproject_mul_mul_16s_16s_32_1_1_DSP48_3_U                            |                          bd_0_hls_inst_0_myproject_mul_mul_16s_16s_32_1_1_DSP48_3_459 |         56 |         56 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|           myproject_mul_mul_16s_16s_32_1_1_U115                                   |                                  bd_0_hls_inst_0_myproject_mul_mul_16s_16s_32_1_1_446 |         56 |         56 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|             myproject_mul_mul_16s_16s_32_1_1_DSP48_3_U                            |                          bd_0_hls_inst_0_myproject_mul_mul_16s_16s_32_1_1_DSP48_3_458 |         56 |         56 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|           myproject_mul_mul_16s_16s_32_1_1_U116                                   |                                  bd_0_hls_inst_0_myproject_mul_mul_16s_16s_32_1_1_447 |         56 |         56 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|             myproject_mul_mul_16s_16s_32_1_1_DSP48_3_U                            |                          bd_0_hls_inst_0_myproject_mul_mul_16s_16s_32_1_1_DSP48_3_457 |         56 |         56 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|           myproject_mul_mul_16s_16s_32_1_1_U117                                   |                                  bd_0_hls_inst_0_myproject_mul_mul_16s_16s_32_1_1_448 |         56 |         56 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|             myproject_mul_mul_16s_16s_32_1_1_DSP48_3_U                            |                          bd_0_hls_inst_0_myproject_mul_mul_16s_16s_32_1_1_DSP48_3_456 |         56 |         56 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|           myproject_mul_mul_16s_16s_32_1_1_U118                                   |                                  bd_0_hls_inst_0_myproject_mul_mul_16s_16s_32_1_1_449 |         56 |         56 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|             myproject_mul_mul_16s_16s_32_1_1_DSP48_3_U                            |                          bd_0_hls_inst_0_myproject_mul_mul_16s_16s_32_1_1_DSP48_3_455 |         56 |         56 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|           myproject_mul_mul_16s_16s_32_1_1_U119                                   |                                  bd_0_hls_inst_0_myproject_mul_mul_16s_16s_32_1_1_450 |         56 |         56 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|             myproject_mul_mul_16s_16s_32_1_1_DSP48_3_U                            |                          bd_0_hls_inst_0_myproject_mul_mul_16s_16s_32_1_1_DSP48_3_454 |         56 |         56 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|           myproject_mul_mul_16s_16s_32_1_1_U120                                   |                                  bd_0_hls_inst_0_myproject_mul_mul_16s_16s_32_1_1_451 |         56 |         56 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|             myproject_mul_mul_16s_16s_32_1_1_DSP48_3_U                            |                              bd_0_hls_inst_0_myproject_mul_mul_16s_16s_32_1_1_DSP48_3 |         56 |         56 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|           myproject_mul_mul_16s_8s_24_1_1_U121                                    |                                   bd_0_hls_inst_0_myproject_mul_mul_16s_8s_24_1_1_452 |        606 |        606 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|             myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U                             |                           bd_0_hls_inst_0_myproject_mul_mul_16s_8s_24_1_1_DSP48_1_453 |        606 |        606 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|           outidx10_U                                                              |                bd_0_hls_inst_0_conv_2d_cl_array_array_ap_fixed_16u_config7_s_outidx10 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|             conv_2d_cl_array_array_ap_fixed_16u_config7_s_outidx10_rom_U          |            bd_0_hls_inst_0_conv_2d_cl_array_array_ap_fixed_16u_config7_s_outidx10_rom |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|           w7_V_U                                                                  |                    bd_0_hls_inst_0_conv_2d_cl_array_array_ap_fixed_16u_config7_s_w7_V |          9 |          9 |       0 |    0 |     0 |      0 |      2 |    0 |            0 |
|             conv_2d_cl_array_array_ap_fixed_16u_config7_s_w7_V_rom_U              |                bd_0_hls_inst_0_conv_2d_cl_array_array_ap_fixed_16u_config7_s_w7_V_rom |          9 |          9 |       0 |    0 |     0 |      0 |      2 |    0 |            0 |
|         conv_2d_cl_array_array_ap_fixed_8u_config2_U0                             |                          bd_0_hls_inst_0_conv_2d_cl_array_array_ap_fixed_8u_config2_s |       1234 |       1042 |       0 |  192 |  1751 |      0 |      6 |    0 |           24 |
|           (conv_2d_cl_array_array_ap_fixed_8u_config2_U0)                         |                          bd_0_hls_inst_0_conv_2d_cl_array_array_ap_fixed_8u_config2_s |        335 |        335 |       0 |    0 |  1751 |      0 |      0 |    0 |            0 |
|           call_ret_shift_line_buffer_array_array_ap_fixed_8u_config2_s_fu_546     |                   bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_8u_config2_s |        192 |          0 |       0 |  192 |     0 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_1_0_0_U                                           |          bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_8u_config2_s_line_bkb |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_8u_config2_s_line_bkb_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_8u_config2_s_line_bkb_core_445 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_1_0_1_U                                           |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_8u_config2_s_line_bkb_424 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_8u_config2_s_line_bkb_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_8u_config2_s_line_bkb_core_444 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_1_0_2_U                                           |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_8u_config2_s_line_bkb_425 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_8u_config2_s_line_bkb_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_8u_config2_s_line_bkb_core_443 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_1_1_0_U                                           |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_8u_config2_s_line_bkb_426 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_8u_config2_s_line_bkb_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_8u_config2_s_line_bkb_core_442 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_1_1_1_U                                           |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_8u_config2_s_line_bkb_427 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_8u_config2_s_line_bkb_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_8u_config2_s_line_bkb_core_441 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_1_1_2_U                                           |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_8u_config2_s_line_bkb_428 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_8u_config2_s_line_bkb_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_8u_config2_s_line_bkb_core_440 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_1_2_0_U                                           |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_8u_config2_s_line_bkb_429 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_8u_config2_s_line_bkb_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_8u_config2_s_line_bkb_core_439 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_1_2_1_U                                           |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_8u_config2_s_line_bkb_430 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_8u_config2_s_line_bkb_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_8u_config2_s_line_bkb_core_438 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_1_2_2_U                                           |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_8u_config2_s_line_bkb_431 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_8u_config2_s_line_bkb_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_8u_config2_s_line_bkb_core_437 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_1_3_0_U                                           |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_8u_config2_s_line_bkb_432 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_8u_config2_s_line_bkb_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_8u_config2_s_line_bkb_core_436 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_1_3_1_U                                           |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_8u_config2_s_line_bkb_433 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_8u_config2_s_line_bkb_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_8u_config2_s_line_bkb_core_435 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_1_3_2_U                                           |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_8u_config2_s_line_bkb_434 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_8u_config2_s_line_bkb_core_U |     bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_8u_config2_s_line_bkb_core |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|           myproject_mul_mul_16s_16s_26_1_1_U13                                    |                                  bd_0_hls_inst_0_myproject_mul_mul_16s_16s_26_1_1_378 |         10 |         10 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|             myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                            |                          bd_0_hls_inst_0_myproject_mul_mul_16s_16s_26_1_1_DSP48_0_423 |         10 |         10 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|           myproject_mul_mul_16s_16s_26_1_1_U14                                    |                                  bd_0_hls_inst_0_myproject_mul_mul_16s_16s_26_1_1_379 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|             myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                            |                          bd_0_hls_inst_0_myproject_mul_mul_16s_16s_26_1_1_DSP48_0_422 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|           myproject_mul_mul_16s_16s_26_1_1_U15                                    |                                  bd_0_hls_inst_0_myproject_mul_mul_16s_16s_26_1_1_380 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|             myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                            |                          bd_0_hls_inst_0_myproject_mul_mul_16s_16s_26_1_1_DSP48_0_421 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|           myproject_mul_mul_16s_16s_26_1_1_U16                                    |                                  bd_0_hls_inst_0_myproject_mul_mul_16s_16s_26_1_1_381 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|             myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                            |                          bd_0_hls_inst_0_myproject_mul_mul_16s_16s_26_1_1_DSP48_0_420 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|           myproject_mul_mul_16s_16s_26_1_1_U17                                    |                                  bd_0_hls_inst_0_myproject_mul_mul_16s_16s_26_1_1_382 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|             myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                            |                          bd_0_hls_inst_0_myproject_mul_mul_16s_16s_26_1_1_DSP48_0_419 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|           myproject_mul_mul_16s_16s_26_1_1_U18                                    |                                  bd_0_hls_inst_0_myproject_mul_mul_16s_16s_26_1_1_383 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|             myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                            |                          bd_0_hls_inst_0_myproject_mul_mul_16s_16s_26_1_1_DSP48_0_418 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|           myproject_mul_mul_16s_16s_26_1_1_U19                                    |                                  bd_0_hls_inst_0_myproject_mul_mul_16s_16s_26_1_1_384 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|             myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                            |                          bd_0_hls_inst_0_myproject_mul_mul_16s_16s_26_1_1_DSP48_0_417 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|           myproject_mul_mul_16s_16s_26_1_1_U20                                    |                                  bd_0_hls_inst_0_myproject_mul_mul_16s_16s_26_1_1_385 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|             myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                            |                          bd_0_hls_inst_0_myproject_mul_mul_16s_16s_26_1_1_DSP48_0_416 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|           myproject_mul_mul_16s_16s_26_1_1_U21                                    |                                  bd_0_hls_inst_0_myproject_mul_mul_16s_16s_26_1_1_386 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|             myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                            |                          bd_0_hls_inst_0_myproject_mul_mul_16s_16s_26_1_1_DSP48_0_415 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|           myproject_mul_mul_16s_16s_26_1_1_U22                                    |                                  bd_0_hls_inst_0_myproject_mul_mul_16s_16s_26_1_1_387 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|             myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                            |                          bd_0_hls_inst_0_myproject_mul_mul_16s_16s_26_1_1_DSP48_0_414 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|           myproject_mul_mul_16s_16s_26_1_1_U23                                    |                                  bd_0_hls_inst_0_myproject_mul_mul_16s_16s_26_1_1_388 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|             myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                            |                          bd_0_hls_inst_0_myproject_mul_mul_16s_16s_26_1_1_DSP48_0_413 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|           myproject_mul_mul_16s_16s_26_1_1_U24                                    |                                  bd_0_hls_inst_0_myproject_mul_mul_16s_16s_26_1_1_389 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|             myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                            |                          bd_0_hls_inst_0_myproject_mul_mul_16s_16s_26_1_1_DSP48_0_412 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|           myproject_mul_mul_16s_16s_26_1_1_U25                                    |                                  bd_0_hls_inst_0_myproject_mul_mul_16s_16s_26_1_1_390 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|             myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                            |                          bd_0_hls_inst_0_myproject_mul_mul_16s_16s_26_1_1_DSP48_0_411 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|           myproject_mul_mul_16s_16s_26_1_1_U26                                    |                                  bd_0_hls_inst_0_myproject_mul_mul_16s_16s_26_1_1_391 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|             myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                            |                          bd_0_hls_inst_0_myproject_mul_mul_16s_16s_26_1_1_DSP48_0_410 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|           myproject_mul_mul_16s_16s_26_1_1_U27                                    |                                  bd_0_hls_inst_0_myproject_mul_mul_16s_16s_26_1_1_392 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|             myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                            |                          bd_0_hls_inst_0_myproject_mul_mul_16s_16s_26_1_1_DSP48_0_409 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|           myproject_mul_mul_16s_16s_26_1_1_U28                                    |                                  bd_0_hls_inst_0_myproject_mul_mul_16s_16s_26_1_1_393 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|             myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                            |                          bd_0_hls_inst_0_myproject_mul_mul_16s_16s_26_1_1_DSP48_0_408 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|           myproject_mul_mul_16s_16s_26_1_1_U29                                    |                                  bd_0_hls_inst_0_myproject_mul_mul_16s_16s_26_1_1_394 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|             myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                            |                          bd_0_hls_inst_0_myproject_mul_mul_16s_16s_26_1_1_DSP48_0_407 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|           myproject_mul_mul_16s_16s_26_1_1_U30                                    |                                  bd_0_hls_inst_0_myproject_mul_mul_16s_16s_26_1_1_395 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|             myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                            |                          bd_0_hls_inst_0_myproject_mul_mul_16s_16s_26_1_1_DSP48_0_406 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|           myproject_mul_mul_16s_16s_26_1_1_U31                                    |                                  bd_0_hls_inst_0_myproject_mul_mul_16s_16s_26_1_1_396 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|             myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                            |                          bd_0_hls_inst_0_myproject_mul_mul_16s_16s_26_1_1_DSP48_0_405 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|           myproject_mul_mul_16s_16s_26_1_1_U32                                    |                                  bd_0_hls_inst_0_myproject_mul_mul_16s_16s_26_1_1_397 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|             myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                            |                          bd_0_hls_inst_0_myproject_mul_mul_16s_16s_26_1_1_DSP48_0_404 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|           myproject_mul_mul_16s_16s_26_1_1_U33                                    |                                  bd_0_hls_inst_0_myproject_mul_mul_16s_16s_26_1_1_398 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|             myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                            |                          bd_0_hls_inst_0_myproject_mul_mul_16s_16s_26_1_1_DSP48_0_403 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|           myproject_mul_mul_16s_16s_26_1_1_U34                                    |                                  bd_0_hls_inst_0_myproject_mul_mul_16s_16s_26_1_1_399 |        154 |        154 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|             myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                            |                          bd_0_hls_inst_0_myproject_mul_mul_16s_16s_26_1_1_DSP48_0_402 |        154 |        154 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|           myproject_mul_mul_16s_16s_26_1_1_U35                                    |                                  bd_0_hls_inst_0_myproject_mul_mul_16s_16s_26_1_1_400 |        294 |        294 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|             myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                            |                          bd_0_hls_inst_0_myproject_mul_mul_16s_16s_26_1_1_DSP48_0_401 |        294 |        294 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|           myproject_mul_mul_16s_8s_24_1_1_U36                                     |                                       bd_0_hls_inst_0_myproject_mul_mul_16s_8s_24_1_1 |        247 |        247 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|             myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U                             |                               bd_0_hls_inst_0_myproject_mul_mul_16s_8s_24_1_1_DSP48_1 |        247 |        247 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|           w2_V_U                                                                  |                     bd_0_hls_inst_0_conv_2d_cl_array_array_ap_fixed_8u_config2_s_w2_V |          3 |          3 |       0 |    0 |     0 |      0 |      6 |    0 |            0 |
|             conv_2d_cl_array_array_ap_fixed_8u_config2_s_w2_V_rom_U               |                 bd_0_hls_inst_0_conv_2d_cl_array_array_ap_fixed_8u_config2_s_w2_V_rom |          3 |          3 |       0 |    0 |     0 |      0 |      6 |    0 |            0 |
|         dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_U0                      |                   bd_0_hls_inst_0_dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_s |       5577 |       5577 |       0 |    0 | 16844 |      0 |      2 |    0 |            2 |
|           (dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_U0)                  |                   bd_0_hls_inst_0_dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_s |         31 |         31 |       0 |    0 |  4113 |      0 |      0 |    0 |            0 |
|           grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s_fu_1517       |                 bd_0_hls_inst_0_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s |       5546 |       5546 |       0 |    0 | 12731 |      0 |      2 |    0 |            2 |
|             (grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s_fu_1517)   |                 bd_0_hls_inst_0_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s |        120 |        120 |       0 |    0 | 12731 |      0 |      0 |    0 |            0 |
|             myproject_mul_mul_16s_16s_26_1_1_U367                                 |                                      bd_0_hls_inst_0_myproject_mul_mul_16s_16s_26_1_1 |       4135 |       4135 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|               myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                          |                              bd_0_hls_inst_0_myproject_mul_mul_16s_16s_26_1_1_DSP48_0 |       4135 |       4135 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|             myproject_mul_mul_16s_9s_25_1_1_U368                                  |                                       bd_0_hls_inst_0_myproject_mul_mul_16s_9s_25_1_1 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|               myproject_mul_mul_16s_9s_25_1_1_DSP48_4_U                           |                               bd_0_hls_inst_0_myproject_mul_mul_16s_9s_25_1_1_DSP48_4 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|             myproject_mux_2568_16_1_1_U364                                        |                                             bd_0_hls_inst_0_myproject_mux_2568_16_1_1 |       1088 |       1088 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|             outidx_U                                                              |          bd_0_hls_inst_0_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s_outbxn |        201 |        201 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|               dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s_outbxn_rom_U  |      bd_0_hls_inst_0_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s_outbxn_rom |        201 |        201 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|             w16_V_U                                                               |           bd_0_hls_inst_0_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s_w16_V |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|               dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s_w16_V_rom_U   |       bd_0_hls_inst_0_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s_w16_V_rom |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|         layer10_out_V_data_0_V_U                                                  |                                                        bd_0_hls_inst_0_fifo_w16_d64_A |         50 |         18 |       0 |   32 |     9 |      0 |      0 |    0 |            0 |
|           (layer10_out_V_data_0_V_U)                                              |                                                        bd_0_hls_inst_0_fifo_w16_d64_A |         13 |         13 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d64_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d64_A_shiftReg_377 |         37 |          5 |       0 |   32 |     0 |      0 |      0 |    0 |            0 |
|         layer10_out_V_data_10_V_U                                                 |                                                      bd_0_hls_inst_0_fifo_w16_d64_A_0 |         49 |         17 |       0 |   32 |     9 |      0 |      0 |    0 |            0 |
|           (layer10_out_V_data_10_V_U)                                             |                                                      bd_0_hls_inst_0_fifo_w16_d64_A_0 |         12 |         12 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d64_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d64_A_shiftReg_376 |         37 |          5 |       0 |   32 |     0 |      0 |      0 |    0 |            0 |
|         layer10_out_V_data_11_V_U                                                 |                                                      bd_0_hls_inst_0_fifo_w16_d64_A_1 |         49 |         17 |       0 |   32 |     9 |      0 |      0 |    0 |            0 |
|           (layer10_out_V_data_11_V_U)                                             |                                                      bd_0_hls_inst_0_fifo_w16_d64_A_1 |         12 |         12 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d64_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d64_A_shiftReg_375 |         37 |          5 |       0 |   32 |     0 |      0 |      0 |    0 |            0 |
|         layer10_out_V_data_12_V_U                                                 |                                                      bd_0_hls_inst_0_fifo_w16_d64_A_2 |         50 |         18 |       0 |   32 |     9 |      0 |      0 |    0 |            0 |
|           (layer10_out_V_data_12_V_U)                                             |                                                      bd_0_hls_inst_0_fifo_w16_d64_A_2 |         13 |         13 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d64_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d64_A_shiftReg_374 |         37 |          5 |       0 |   32 |     0 |      0 |      0 |    0 |            0 |
|         layer10_out_V_data_13_V_U                                                 |                                                      bd_0_hls_inst_0_fifo_w16_d64_A_3 |         49 |         17 |       0 |   32 |     9 |      0 |      0 |    0 |            0 |
|           (layer10_out_V_data_13_V_U)                                             |                                                      bd_0_hls_inst_0_fifo_w16_d64_A_3 |         12 |         12 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d64_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d64_A_shiftReg_373 |         37 |          5 |       0 |   32 |     0 |      0 |      0 |    0 |            0 |
|         layer10_out_V_data_14_V_U                                                 |                                                      bd_0_hls_inst_0_fifo_w16_d64_A_4 |         49 |         17 |       0 |   32 |     9 |      0 |      0 |    0 |            0 |
|           (layer10_out_V_data_14_V_U)                                             |                                                      bd_0_hls_inst_0_fifo_w16_d64_A_4 |         12 |         12 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d64_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d64_A_shiftReg_372 |         37 |          5 |       0 |   32 |     0 |      0 |      0 |    0 |            0 |
|         layer10_out_V_data_15_V_U                                                 |                                                      bd_0_hls_inst_0_fifo_w16_d64_A_5 |         49 |         17 |       0 |   32 |     9 |      0 |      0 |    0 |            0 |
|           (layer10_out_V_data_15_V_U)                                             |                                                      bd_0_hls_inst_0_fifo_w16_d64_A_5 |         12 |         12 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d64_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d64_A_shiftReg_371 |         37 |          5 |       0 |   32 |     0 |      0 |      0 |    0 |            0 |
|         layer10_out_V_data_1_V_U                                                  |                                                      bd_0_hls_inst_0_fifo_w16_d64_A_6 |         50 |         18 |       0 |   32 |     9 |      0 |      0 |    0 |            0 |
|           (layer10_out_V_data_1_V_U)                                              |                                                      bd_0_hls_inst_0_fifo_w16_d64_A_6 |         13 |         13 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d64_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d64_A_shiftReg_370 |         37 |          5 |       0 |   32 |     0 |      0 |      0 |    0 |            0 |
|         layer10_out_V_data_2_V_U                                                  |                                                      bd_0_hls_inst_0_fifo_w16_d64_A_7 |         49 |         17 |       0 |   32 |     9 |      0 |      0 |    0 |            0 |
|           (layer10_out_V_data_2_V_U)                                              |                                                      bd_0_hls_inst_0_fifo_w16_d64_A_7 |         12 |         12 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d64_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d64_A_shiftReg_369 |         37 |          5 |       0 |   32 |     0 |      0 |      0 |    0 |            0 |
|         layer10_out_V_data_3_V_U                                                  |                                                      bd_0_hls_inst_0_fifo_w16_d64_A_8 |         49 |         17 |       0 |   32 |     9 |      0 |      0 |    0 |            0 |
|           (layer10_out_V_data_3_V_U)                                              |                                                      bd_0_hls_inst_0_fifo_w16_d64_A_8 |         12 |         12 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d64_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d64_A_shiftReg_368 |         37 |          5 |       0 |   32 |     0 |      0 |      0 |    0 |            0 |
|         layer10_out_V_data_4_V_U                                                  |                                                      bd_0_hls_inst_0_fifo_w16_d64_A_9 |         50 |         18 |       0 |   32 |     9 |      0 |      0 |    0 |            0 |
|           (layer10_out_V_data_4_V_U)                                              |                                                      bd_0_hls_inst_0_fifo_w16_d64_A_9 |         13 |         13 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d64_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d64_A_shiftReg_367 |         37 |          5 |       0 |   32 |     0 |      0 |      0 |    0 |            0 |
|         layer10_out_V_data_5_V_U                                                  |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_10 |         51 |         19 |       0 |   32 |     9 |      0 |      0 |    0 |            0 |
|           (layer10_out_V_data_5_V_U)                                              |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_10 |         14 |         14 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d64_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d64_A_shiftReg_366 |         37 |          5 |       0 |   32 |     0 |      0 |      0 |    0 |            0 |
|         layer10_out_V_data_6_V_U                                                  |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_11 |         49 |         17 |       0 |   32 |     9 |      0 |      0 |    0 |            0 |
|           (layer10_out_V_data_6_V_U)                                              |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_11 |         12 |         12 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d64_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d64_A_shiftReg_365 |         37 |          5 |       0 |   32 |     0 |      0 |      0 |    0 |            0 |
|         layer10_out_V_data_7_V_U                                                  |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_12 |         49 |         17 |       0 |   32 |     9 |      0 |      0 |    0 |            0 |
|           (layer10_out_V_data_7_V_U)                                              |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_12 |         12 |         12 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d64_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d64_A_shiftReg_364 |         37 |          5 |       0 |   32 |     0 |      0 |      0 |    0 |            0 |
|         layer10_out_V_data_8_V_U                                                  |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_13 |         50 |         18 |       0 |   32 |     9 |      0 |      0 |    0 |            0 |
|           (layer10_out_V_data_8_V_U)                                              |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_13 |         13 |         13 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d64_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d64_A_shiftReg_363 |         37 |          5 |       0 |   32 |     0 |      0 |      0 |    0 |            0 |
|         layer10_out_V_data_9_V_U                                                  |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_14 |         50 |         18 |       0 |   32 |     9 |      0 |      0 |    0 |            0 |
|           (layer10_out_V_data_9_V_U)                                              |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_14 |         13 |         13 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d64_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d64_A_shiftReg_362 |         37 |          5 |       0 |   32 |     0 |      0 |      0 |    0 |            0 |
|         layer11_out_V_data_0_V_U                                                  |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_15 |         60 |         28 |       0 |   32 |     9 |      0 |      0 |    0 |            0 |
|           (layer11_out_V_data_0_V_U)                                              |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_15 |         12 |         12 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d64_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d64_A_shiftReg_361 |         48 |         16 |       0 |   32 |     0 |      0 |      0 |    0 |            0 |
|         layer11_out_V_data_10_V_U                                                 |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_16 |         58 |         26 |       0 |   32 |     9 |      0 |      0 |    0 |            0 |
|           (layer11_out_V_data_10_V_U)                                             |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_16 |         11 |         11 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d64_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d64_A_shiftReg_360 |         47 |         15 |       0 |   32 |     0 |      0 |      0 |    0 |            0 |
|         layer11_out_V_data_11_V_U                                                 |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_17 |         58 |         26 |       0 |   32 |     9 |      0 |      0 |    0 |            0 |
|           (layer11_out_V_data_11_V_U)                                             |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_17 |         11 |         11 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d64_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d64_A_shiftReg_359 |         47 |         15 |       0 |   32 |     0 |      0 |      0 |    0 |            0 |
|         layer11_out_V_data_12_V_U                                                 |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_18 |         60 |         28 |       0 |   32 |     9 |      0 |      0 |    0 |            0 |
|           (layer11_out_V_data_12_V_U)                                             |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_18 |         13 |         13 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d64_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d64_A_shiftReg_358 |         47 |         15 |       0 |   32 |     0 |      0 |      0 |    0 |            0 |
|         layer11_out_V_data_13_V_U                                                 |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_19 |         58 |         26 |       0 |   32 |     9 |      0 |      0 |    0 |            0 |
|           (layer11_out_V_data_13_V_U)                                             |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_19 |         11 |         11 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d64_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d64_A_shiftReg_357 |         47 |         15 |       0 |   32 |     0 |      0 |      0 |    0 |            0 |
|         layer11_out_V_data_14_V_U                                                 |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_20 |         60 |         28 |       0 |   32 |     9 |      0 |      0 |    0 |            0 |
|           (layer11_out_V_data_14_V_U)                                             |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_20 |         13 |         13 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d64_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d64_A_shiftReg_356 |         47 |         15 |       0 |   32 |     0 |      0 |      0 |    0 |            0 |
|         layer11_out_V_data_15_V_U                                                 |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_21 |         58 |         26 |       0 |   32 |     9 |      0 |      0 |    0 |            0 |
|           (layer11_out_V_data_15_V_U)                                             |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_21 |         11 |         11 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d64_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d64_A_shiftReg_355 |         47 |         15 |       0 |   32 |     0 |      0 |      0 |    0 |            0 |
|         layer11_out_V_data_1_V_U                                                  |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_22 |         58 |         26 |       0 |   32 |     9 |      0 |      0 |    0 |            0 |
|           (layer11_out_V_data_1_V_U)                                              |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_22 |         11 |         11 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d64_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d64_A_shiftReg_354 |         47 |         15 |       0 |   32 |     0 |      0 |      0 |    0 |            0 |
|         layer11_out_V_data_2_V_U                                                  |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_23 |         59 |         27 |       0 |   32 |     9 |      0 |      0 |    0 |            0 |
|           (layer11_out_V_data_2_V_U)                                              |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_23 |         12 |         12 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d64_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d64_A_shiftReg_353 |         47 |         15 |       0 |   32 |     0 |      0 |      0 |    0 |            0 |
|         layer11_out_V_data_3_V_U                                                  |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_24 |         58 |         26 |       0 |   32 |     9 |      0 |      0 |    0 |            0 |
|           (layer11_out_V_data_3_V_U)                                              |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_24 |         11 |         11 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d64_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d64_A_shiftReg_352 |         47 |         15 |       0 |   32 |     0 |      0 |      0 |    0 |            0 |
|         layer11_out_V_data_4_V_U                                                  |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_25 |         59 |         27 |       0 |   32 |     9 |      0 |      0 |    0 |            0 |
|           (layer11_out_V_data_4_V_U)                                              |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_25 |         12 |         12 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d64_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d64_A_shiftReg_351 |         47 |         15 |       0 |   32 |     0 |      0 |      0 |    0 |            0 |
|         layer11_out_V_data_5_V_U                                                  |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_26 |         58 |         26 |       0 |   32 |     9 |      0 |      0 |    0 |            0 |
|           (layer11_out_V_data_5_V_U)                                              |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_26 |         11 |         11 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d64_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d64_A_shiftReg_350 |         47 |         15 |       0 |   32 |     0 |      0 |      0 |    0 |            0 |
|         layer11_out_V_data_6_V_U                                                  |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_27 |         59 |         27 |       0 |   32 |     9 |      0 |      0 |    0 |            0 |
|           (layer11_out_V_data_6_V_U)                                              |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_27 |         11 |         11 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d64_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d64_A_shiftReg_349 |         48 |         16 |       0 |   32 |     0 |      0 |      0 |    0 |            0 |
|         layer11_out_V_data_7_V_U                                                  |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_28 |         59 |         27 |       0 |   32 |     9 |      0 |      0 |    0 |            0 |
|           (layer11_out_V_data_7_V_U)                                              |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_28 |         12 |         12 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d64_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d64_A_shiftReg_348 |         47 |         15 |       0 |   32 |     0 |      0 |      0 |    0 |            0 |
|         layer11_out_V_data_8_V_U                                                  |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_29 |         58 |         26 |       0 |   32 |     9 |      0 |      0 |    0 |            0 |
|           (layer11_out_V_data_8_V_U)                                              |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_29 |         11 |         11 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d64_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d64_A_shiftReg_347 |         47 |         15 |       0 |   32 |     0 |      0 |      0 |    0 |            0 |
|         layer11_out_V_data_9_V_U                                                  |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_30 |         58 |         26 |       0 |   32 |     9 |      0 |      0 |    0 |            0 |
|           (layer11_out_V_data_9_V_U)                                              |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_30 |         11 |         11 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d64_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d64_A_shiftReg_346 |         47 |         15 |       0 |   32 |     0 |      0 |      0 |    0 |            0 |
|         layer14_out_V_data_0_V_U                                                  |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_31 |         49 |         17 |       0 |   32 |     9 |      0 |      0 |    0 |            0 |
|           (layer14_out_V_data_0_V_U)                                              |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_31 |         12 |         12 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d64_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d64_A_shiftReg_345 |         37 |          5 |       0 |   32 |     0 |      0 |      0 |    0 |            0 |
|         layer14_out_V_data_10_V_U                                                 |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_32 |         50 |         18 |       0 |   32 |     9 |      0 |      0 |    0 |            0 |
|           (layer14_out_V_data_10_V_U)                                             |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_32 |         13 |         13 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d64_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d64_A_shiftReg_344 |         37 |          5 |       0 |   32 |     0 |      0 |      0 |    0 |            0 |
|         layer14_out_V_data_11_V_U                                                 |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_33 |         50 |         18 |       0 |   32 |     9 |      0 |      0 |    0 |            0 |
|           (layer14_out_V_data_11_V_U)                                             |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_33 |         13 |         13 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d64_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d64_A_shiftReg_343 |         37 |          5 |       0 |   32 |     0 |      0 |      0 |    0 |            0 |
|         layer14_out_V_data_12_V_U                                                 |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_34 |         50 |         18 |       0 |   32 |     9 |      0 |      0 |    0 |            0 |
|           (layer14_out_V_data_12_V_U)                                             |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_34 |         12 |         12 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d64_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d64_A_shiftReg_342 |         38 |          6 |       0 |   32 |     0 |      0 |      0 |    0 |            0 |
|         layer14_out_V_data_13_V_U                                                 |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_35 |         49 |         17 |       0 |   32 |     9 |      0 |      0 |    0 |            0 |
|           (layer14_out_V_data_13_V_U)                                             |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_35 |         12 |         12 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d64_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d64_A_shiftReg_341 |         37 |          5 |       0 |   32 |     0 |      0 |      0 |    0 |            0 |
|         layer14_out_V_data_14_V_U                                                 |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_36 |         49 |         17 |       0 |   32 |     9 |      0 |      0 |    0 |            0 |
|           (layer14_out_V_data_14_V_U)                                             |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_36 |         12 |         12 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d64_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d64_A_shiftReg_340 |         37 |          5 |       0 |   32 |     0 |      0 |      0 |    0 |            0 |
|         layer14_out_V_data_15_V_U                                                 |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_37 |         51 |         19 |       0 |   32 |     9 |      0 |      0 |    0 |            0 |
|           (layer14_out_V_data_15_V_U)                                             |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_37 |         13 |         13 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d64_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d64_A_shiftReg_339 |         38 |          6 |       0 |   32 |     0 |      0 |      0 |    0 |            0 |
|         layer14_out_V_data_1_V_U                                                  |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_38 |         49 |         17 |       0 |   32 |     9 |      0 |      0 |    0 |            0 |
|           (layer14_out_V_data_1_V_U)                                              |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_38 |         12 |         12 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d64_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d64_A_shiftReg_338 |         37 |          5 |       0 |   32 |     0 |      0 |      0 |    0 |            0 |
|         layer14_out_V_data_2_V_U                                                  |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_39 |         50 |         18 |       0 |   32 |     9 |      0 |      0 |    0 |            0 |
|           (layer14_out_V_data_2_V_U)                                              |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_39 |         13 |         13 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d64_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d64_A_shiftReg_337 |         37 |          5 |       0 |   32 |     0 |      0 |      0 |    0 |            0 |
|         layer14_out_V_data_3_V_U                                                  |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_40 |         50 |         18 |       0 |   32 |     9 |      0 |      0 |    0 |            0 |
|           (layer14_out_V_data_3_V_U)                                              |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_40 |         12 |         12 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d64_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d64_A_shiftReg_336 |         38 |          6 |       0 |   32 |     0 |      0 |      0 |    0 |            0 |
|         layer14_out_V_data_4_V_U                                                  |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_41 |         51 |         19 |       0 |   32 |     9 |      0 |      0 |    0 |            0 |
|           (layer14_out_V_data_4_V_U)                                              |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_41 |         13 |         13 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d64_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d64_A_shiftReg_335 |         38 |          6 |       0 |   32 |     0 |      0 |      0 |    0 |            0 |
|         layer14_out_V_data_5_V_U                                                  |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_42 |         49 |         17 |       0 |   32 |     9 |      0 |      0 |    0 |            0 |
|           (layer14_out_V_data_5_V_U)                                              |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_42 |         12 |         12 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d64_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d64_A_shiftReg_334 |         37 |          5 |       0 |   32 |     0 |      0 |      0 |    0 |            0 |
|         layer14_out_V_data_6_V_U                                                  |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_43 |         49 |         17 |       0 |   32 |     9 |      0 |      0 |    0 |            0 |
|           (layer14_out_V_data_6_V_U)                                              |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_43 |         12 |         12 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d64_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d64_A_shiftReg_333 |         37 |          5 |       0 |   32 |     0 |      0 |      0 |    0 |            0 |
|         layer14_out_V_data_7_V_U                                                  |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_44 |         50 |         18 |       0 |   32 |     9 |      0 |      0 |    0 |            0 |
|           (layer14_out_V_data_7_V_U)                                              |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_44 |         13 |         13 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d64_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d64_A_shiftReg_332 |         37 |          5 |       0 |   32 |     0 |      0 |      0 |    0 |            0 |
|         layer14_out_V_data_8_V_U                                                  |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_45 |         49 |         17 |       0 |   32 |     9 |      0 |      0 |    0 |            0 |
|           (layer14_out_V_data_8_V_U)                                              |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_45 |         12 |         12 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d64_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d64_A_shiftReg_331 |         37 |          5 |       0 |   32 |     0 |      0 |      0 |    0 |            0 |
|         layer14_out_V_data_9_V_U                                                  |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_46 |         51 |         19 |       0 |   32 |     9 |      0 |      0 |    0 |            0 |
|           (layer14_out_V_data_9_V_U)                                              |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_46 |         14 |         14 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d64_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d64_A_shiftReg_330 |         37 |          5 |       0 |   32 |     0 |      0 |      0 |    0 |            0 |
|         layer15_out_V_data_0_V_U                                                  |                                                        bd_0_hls_inst_0_fifo_w16_d16_A |         27 |         11 |       0 |   16 |     7 |      0 |      0 |    0 |            0 |
|           (layer15_out_V_data_0_V_U)                                              |                                                        bd_0_hls_inst_0_fifo_w16_d16_A |          9 |          9 |       0 |    0 |     7 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d16_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d16_A_shiftReg_329 |         18 |          2 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|         layer15_out_V_data_10_V_U                                                 |                                                     bd_0_hls_inst_0_fifo_w16_d16_A_47 |         28 |         12 |       0 |   16 |     7 |      0 |      0 |    0 |            0 |
|           (layer15_out_V_data_10_V_U)                                             |                                                     bd_0_hls_inst_0_fifo_w16_d16_A_47 |         10 |         10 |       0 |    0 |     7 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d16_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d16_A_shiftReg_328 |         18 |          2 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|         layer15_out_V_data_11_V_U                                                 |                                                     bd_0_hls_inst_0_fifo_w16_d16_A_48 |         29 |         13 |       0 |   16 |     7 |      0 |      0 |    0 |            0 |
|           (layer15_out_V_data_11_V_U)                                             |                                                     bd_0_hls_inst_0_fifo_w16_d16_A_48 |         11 |         11 |       0 |    0 |     7 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d16_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d16_A_shiftReg_327 |         18 |          2 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|         layer15_out_V_data_12_V_U                                                 |                                                     bd_0_hls_inst_0_fifo_w16_d16_A_49 |         27 |         11 |       0 |   16 |     7 |      0 |      0 |    0 |            0 |
|           (layer15_out_V_data_12_V_U)                                             |                                                     bd_0_hls_inst_0_fifo_w16_d16_A_49 |          9 |          9 |       0 |    0 |     7 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d16_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d16_A_shiftReg_326 |         18 |          2 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|         layer15_out_V_data_13_V_U                                                 |                                                     bd_0_hls_inst_0_fifo_w16_d16_A_50 |         29 |         13 |       0 |   16 |     7 |      0 |      0 |    0 |            0 |
|           (layer15_out_V_data_13_V_U)                                             |                                                     bd_0_hls_inst_0_fifo_w16_d16_A_50 |         11 |         11 |       0 |    0 |     7 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d16_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d16_A_shiftReg_325 |         18 |          2 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|         layer15_out_V_data_14_V_U                                                 |                                                     bd_0_hls_inst_0_fifo_w16_d16_A_51 |         27 |         11 |       0 |   16 |     7 |      0 |      0 |    0 |            0 |
|           (layer15_out_V_data_14_V_U)                                             |                                                     bd_0_hls_inst_0_fifo_w16_d16_A_51 |          9 |          9 |       0 |    0 |     7 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d16_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d16_A_shiftReg_324 |         18 |          2 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|         layer15_out_V_data_15_V_U                                                 |                                                     bd_0_hls_inst_0_fifo_w16_d16_A_52 |         28 |         12 |       0 |   16 |     7 |      0 |      0 |    0 |            0 |
|           (layer15_out_V_data_15_V_U)                                             |                                                     bd_0_hls_inst_0_fifo_w16_d16_A_52 |         10 |         10 |       0 |    0 |     7 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d16_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d16_A_shiftReg_323 |         18 |          2 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|         layer15_out_V_data_1_V_U                                                  |                                                     bd_0_hls_inst_0_fifo_w16_d16_A_53 |         27 |         11 |       0 |   16 |     7 |      0 |      0 |    0 |            0 |
|           (layer15_out_V_data_1_V_U)                                              |                                                     bd_0_hls_inst_0_fifo_w16_d16_A_53 |          9 |          9 |       0 |    0 |     7 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d16_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d16_A_shiftReg_322 |         18 |          2 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|         layer15_out_V_data_2_V_U                                                  |                                                     bd_0_hls_inst_0_fifo_w16_d16_A_54 |         27 |         11 |       0 |   16 |     7 |      0 |      0 |    0 |            0 |
|           (layer15_out_V_data_2_V_U)                                              |                                                     bd_0_hls_inst_0_fifo_w16_d16_A_54 |          9 |          9 |       0 |    0 |     7 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d16_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d16_A_shiftReg_321 |         18 |          2 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|         layer15_out_V_data_3_V_U                                                  |                                                     bd_0_hls_inst_0_fifo_w16_d16_A_55 |         27 |         11 |       0 |   16 |     7 |      0 |      0 |    0 |            0 |
|           (layer15_out_V_data_3_V_U)                                              |                                                     bd_0_hls_inst_0_fifo_w16_d16_A_55 |          9 |          9 |       0 |    0 |     7 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d16_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d16_A_shiftReg_320 |         18 |          2 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|         layer15_out_V_data_4_V_U                                                  |                                                     bd_0_hls_inst_0_fifo_w16_d16_A_56 |         28 |         12 |       0 |   16 |     7 |      0 |      0 |    0 |            0 |
|           (layer15_out_V_data_4_V_U)                                              |                                                     bd_0_hls_inst_0_fifo_w16_d16_A_56 |         10 |         10 |       0 |    0 |     7 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d16_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d16_A_shiftReg_319 |         18 |          2 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|         layer15_out_V_data_5_V_U                                                  |                                                     bd_0_hls_inst_0_fifo_w16_d16_A_57 |         28 |         12 |       0 |   16 |     7 |      0 |      0 |    0 |            0 |
|           (layer15_out_V_data_5_V_U)                                              |                                                     bd_0_hls_inst_0_fifo_w16_d16_A_57 |         10 |         10 |       0 |    0 |     7 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d16_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d16_A_shiftReg_318 |         18 |          2 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|         layer15_out_V_data_6_V_U                                                  |                                                     bd_0_hls_inst_0_fifo_w16_d16_A_58 |         28 |         12 |       0 |   16 |     7 |      0 |      0 |    0 |            0 |
|           (layer15_out_V_data_6_V_U)                                              |                                                     bd_0_hls_inst_0_fifo_w16_d16_A_58 |         10 |         10 |       0 |    0 |     7 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d16_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d16_A_shiftReg_317 |         18 |          2 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|         layer15_out_V_data_7_V_U                                                  |                                                     bd_0_hls_inst_0_fifo_w16_d16_A_59 |         27 |         11 |       0 |   16 |     7 |      0 |      0 |    0 |            0 |
|           (layer15_out_V_data_7_V_U)                                              |                                                     bd_0_hls_inst_0_fifo_w16_d16_A_59 |          9 |          9 |       0 |    0 |     7 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d16_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d16_A_shiftReg_316 |         18 |          2 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|         layer15_out_V_data_8_V_U                                                  |                                                     bd_0_hls_inst_0_fifo_w16_d16_A_60 |         28 |         12 |       0 |   16 |     7 |      0 |      0 |    0 |            0 |
|           (layer15_out_V_data_8_V_U)                                              |                                                     bd_0_hls_inst_0_fifo_w16_d16_A_60 |         10 |         10 |       0 |    0 |     7 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d16_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d16_A_shiftReg_315 |         18 |          2 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|         layer15_out_V_data_9_V_U                                                  |                                                     bd_0_hls_inst_0_fifo_w16_d16_A_61 |         27 |         11 |       0 |   16 |     7 |      0 |      0 |    0 |            0 |
|           (layer15_out_V_data_9_V_U)                                              |                                                     bd_0_hls_inst_0_fifo_w16_d16_A_61 |          9 |          9 |       0 |    0 |     7 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d16_A_ram                                                    |                                               bd_0_hls_inst_0_fifo_w16_d16_A_shiftReg |         18 |          2 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|         layer16_out_V_data_0_V_U                                                  |                                                         bd_0_hls_inst_0_fifo_w16_d1_A |         12 |         12 |       0 |    0 |    14 |      0 |      0 |    0 |            0 |
|           (layer16_out_V_data_0_V_U)                                              |                                                         bd_0_hls_inst_0_fifo_w16_d1_A |          7 |          7 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d1_A_ram                                                     |                                            bd_0_hls_inst_0_fifo_w16_d1_A_shiftReg_314 |          5 |          5 |       0 |    0 |    10 |      0 |      0 |    0 |            0 |
|         layer16_out_V_data_1_V_U                                                  |                                                      bd_0_hls_inst_0_fifo_w16_d1_A_62 |          6 |          6 |       0 |    0 |    14 |      0 |      0 |    0 |            0 |
|           (layer16_out_V_data_1_V_U)                                              |                                                      bd_0_hls_inst_0_fifo_w16_d1_A_62 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d1_A_ram                                                     |                                            bd_0_hls_inst_0_fifo_w16_d1_A_shiftReg_313 |          0 |          0 |       0 |    0 |    10 |      0 |      0 |    0 |            0 |
|         layer16_out_V_data_2_V_U                                                  |                                                      bd_0_hls_inst_0_fifo_w16_d1_A_63 |          6 |          6 |       0 |    0 |    14 |      0 |      0 |    0 |            0 |
|           (layer16_out_V_data_2_V_U)                                              |                                                      bd_0_hls_inst_0_fifo_w16_d1_A_63 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d1_A_ram                                                     |                                            bd_0_hls_inst_0_fifo_w16_d1_A_shiftReg_312 |          0 |          0 |       0 |    0 |    10 |      0 |      0 |    0 |            0 |
|         layer16_out_V_data_3_V_U                                                  |                                                      bd_0_hls_inst_0_fifo_w16_d1_A_64 |          6 |          6 |       0 |    0 |    14 |      0 |      0 |    0 |            0 |
|           (layer16_out_V_data_3_V_U)                                              |                                                      bd_0_hls_inst_0_fifo_w16_d1_A_64 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d1_A_ram                                                     |                                            bd_0_hls_inst_0_fifo_w16_d1_A_shiftReg_311 |          0 |          0 |       0 |    0 |    10 |      0 |      0 |    0 |            0 |
|         layer16_out_V_data_4_V_U                                                  |                                                      bd_0_hls_inst_0_fifo_w16_d1_A_65 |          7 |          7 |       0 |    0 |    14 |      0 |      0 |    0 |            0 |
|           (layer16_out_V_data_4_V_U)                                              |                                                      bd_0_hls_inst_0_fifo_w16_d1_A_65 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d1_A_ram                                                     |                                            bd_0_hls_inst_0_fifo_w16_d1_A_shiftReg_310 |          2 |          2 |       0 |    0 |    10 |      0 |      0 |    0 |            0 |
|         layer16_out_V_data_5_V_U                                                  |                                                      bd_0_hls_inst_0_fifo_w16_d1_A_66 |          6 |          6 |       0 |    0 |    14 |      0 |      0 |    0 |            0 |
|           (layer16_out_V_data_5_V_U)                                              |                                                      bd_0_hls_inst_0_fifo_w16_d1_A_66 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d1_A_ram                                                     |                                            bd_0_hls_inst_0_fifo_w16_d1_A_shiftReg_309 |          0 |          0 |       0 |    0 |    10 |      0 |      0 |    0 |            0 |
|         layer16_out_V_data_6_V_U                                                  |                                                      bd_0_hls_inst_0_fifo_w16_d1_A_67 |          7 |          7 |       0 |    0 |    14 |      0 |      0 |    0 |            0 |
|           (layer16_out_V_data_6_V_U)                                              |                                                      bd_0_hls_inst_0_fifo_w16_d1_A_67 |          7 |          7 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d1_A_ram                                                     |                                            bd_0_hls_inst_0_fifo_w16_d1_A_shiftReg_308 |          0 |          0 |       0 |    0 |    10 |      0 |      0 |    0 |            0 |
|         layer16_out_V_data_7_V_U                                                  |                                                      bd_0_hls_inst_0_fifo_w16_d1_A_68 |          7 |          7 |       0 |    0 |    14 |      0 |      0 |    0 |            0 |
|           (layer16_out_V_data_7_V_U)                                              |                                                      bd_0_hls_inst_0_fifo_w16_d1_A_68 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d1_A_ram                                                     |                                                bd_0_hls_inst_0_fifo_w16_d1_A_shiftReg |          1 |          1 |       0 |    0 |    10 |      0 |      0 |    0 |            0 |
|         layer18_out_V_data_0_V_U                                                  |                                                       bd_0_hls_inst_0_fifo_w16_d400_A |         45 |         45 |       0 |    0 |    63 |      0 |      1 |    0 |            0 |
|         layer18_out_V_data_1_V_U                                                  |                                                    bd_0_hls_inst_0_fifo_w16_d400_A_69 |         43 |         43 |       0 |    0 |    63 |      0 |      1 |    0 |            0 |
|         layer18_out_V_data_2_V_U                                                  |                                                    bd_0_hls_inst_0_fifo_w16_d400_A_70 |         43 |         43 |       0 |    0 |    63 |      0 |      1 |    0 |            0 |
|         layer19_out_V_data_0_V_U                                                  |                                                       bd_0_hls_inst_0_fifo_w16_d100_A |         38 |         38 |       0 |    0 |    57 |      0 |      1 |    0 |            0 |
|         layer19_out_V_data_1_V_U                                                  |                                                    bd_0_hls_inst_0_fifo_w16_d100_A_71 |         38 |         38 |       0 |    0 |    57 |      0 |      1 |    0 |            0 |
|         layer19_out_V_data_2_V_U                                                  |                                                    bd_0_hls_inst_0_fifo_w16_d100_A_72 |         40 |         40 |       0 |    0 |    57 |      0 |      1 |    0 |            0 |
|         layer19_out_V_data_3_V_U                                                  |                                                    bd_0_hls_inst_0_fifo_w16_d100_A_73 |         41 |         41 |       0 |    0 |    57 |      0 |      1 |    0 |            0 |
|         layer19_out_V_data_4_V_U                                                  |                                                    bd_0_hls_inst_0_fifo_w16_d100_A_74 |         37 |         37 |       0 |    0 |    57 |      0 |      1 |    0 |            0 |
|         layer19_out_V_data_5_V_U                                                  |                                                    bd_0_hls_inst_0_fifo_w16_d100_A_75 |         38 |         38 |       0 |    0 |    57 |      0 |      1 |    0 |            0 |
|         layer19_out_V_data_6_V_U                                                  |                                                    bd_0_hls_inst_0_fifo_w16_d100_A_76 |         38 |         38 |       0 |    0 |    57 |      0 |      1 |    0 |            0 |
|         layer19_out_V_data_7_V_U                                                  |                                                    bd_0_hls_inst_0_fifo_w16_d100_A_77 |         38 |         38 |       0 |    0 |    57 |      0 |      1 |    0 |            0 |
|         layer20_out_V_data_0_V_U                                                  |                                                    bd_0_hls_inst_0_fifo_w16_d100_A_78 |         38 |         38 |       0 |    0 |    57 |      0 |      1 |    0 |            0 |
|         layer20_out_V_data_10_V_U                                                 |                                                    bd_0_hls_inst_0_fifo_w16_d100_A_79 |         39 |         39 |       0 |    0 |    57 |      0 |      1 |    0 |            0 |
|         layer20_out_V_data_11_V_U                                                 |                                                    bd_0_hls_inst_0_fifo_w16_d100_A_80 |         39 |         39 |       0 |    0 |    57 |      0 |      1 |    0 |            0 |
|         layer20_out_V_data_12_V_U                                                 |                                                    bd_0_hls_inst_0_fifo_w16_d100_A_81 |         38 |         38 |       0 |    0 |    57 |      0 |      1 |    0 |            0 |
|         layer20_out_V_data_13_V_U                                                 |                                                    bd_0_hls_inst_0_fifo_w16_d100_A_82 |         38 |         38 |       0 |    0 |    57 |      0 |      1 |    0 |            0 |
|         layer20_out_V_data_14_V_U                                                 |                                                    bd_0_hls_inst_0_fifo_w16_d100_A_83 |         38 |         38 |       0 |    0 |    57 |      0 |      1 |    0 |            0 |
|         layer20_out_V_data_15_V_U                                                 |                                                    bd_0_hls_inst_0_fifo_w16_d100_A_84 |         38 |         38 |       0 |    0 |    57 |      0 |      1 |    0 |            0 |
|         layer20_out_V_data_1_V_U                                                  |                                                    bd_0_hls_inst_0_fifo_w16_d100_A_85 |         39 |         39 |       0 |    0 |    57 |      0 |      1 |    0 |            0 |
|         layer20_out_V_data_2_V_U                                                  |                                                    bd_0_hls_inst_0_fifo_w16_d100_A_86 |         38 |         38 |       0 |    0 |    57 |      0 |      1 |    0 |            0 |
|         layer20_out_V_data_3_V_U                                                  |                                                    bd_0_hls_inst_0_fifo_w16_d100_A_87 |         39 |         39 |       0 |    0 |    57 |      0 |      1 |    0 |            0 |
|         layer20_out_V_data_4_V_U                                                  |                                                    bd_0_hls_inst_0_fifo_w16_d100_A_88 |         40 |         40 |       0 |    0 |    57 |      0 |      1 |    0 |            0 |
|         layer20_out_V_data_5_V_U                                                  |                                                    bd_0_hls_inst_0_fifo_w16_d100_A_89 |         38 |         38 |       0 |    0 |    57 |      0 |      1 |    0 |            0 |
|         layer20_out_V_data_6_V_U                                                  |                                                    bd_0_hls_inst_0_fifo_w16_d100_A_90 |         38 |         38 |       0 |    0 |    57 |      0 |      1 |    0 |            0 |
|         layer20_out_V_data_7_V_U                                                  |                                                    bd_0_hls_inst_0_fifo_w16_d100_A_91 |         39 |         39 |       0 |    0 |    57 |      0 |      1 |    0 |            0 |
|         layer20_out_V_data_8_V_U                                                  |                                                    bd_0_hls_inst_0_fifo_w16_d100_A_92 |         38 |         38 |       0 |    0 |    57 |      0 |      1 |    0 |            0 |
|         layer20_out_V_data_9_V_U                                                  |                                                    bd_0_hls_inst_0_fifo_w16_d100_A_93 |         40 |         40 |       0 |    0 |    57 |      0 |      1 |    0 |            0 |
|         layer2_out_V_data_0_V_U                                                   |                                                       bd_0_hls_inst_0_fifo_w16_d256_A |         50 |         50 |       0 |    0 |    60 |      0 |      1 |    0 |            0 |
|         layer2_out_V_data_1_V_U                                                   |                                                    bd_0_hls_inst_0_fifo_w16_d256_A_94 |         50 |         50 |       0 |    0 |    60 |      0 |      1 |    0 |            0 |
|         layer2_out_V_data_2_V_U                                                   |                                                    bd_0_hls_inst_0_fifo_w16_d256_A_95 |         52 |         52 |       0 |    0 |    60 |      0 |      1 |    0 |            0 |
|         layer2_out_V_data_3_V_U                                                   |                                                    bd_0_hls_inst_0_fifo_w16_d256_A_96 |         50 |         50 |       0 |    0 |    60 |      0 |      1 |    0 |            0 |
|         layer2_out_V_data_4_V_U                                                   |                                                    bd_0_hls_inst_0_fifo_w16_d256_A_97 |         50 |         50 |       0 |    0 |    60 |      0 |      1 |    0 |            0 |
|         layer2_out_V_data_5_V_U                                                   |                                                    bd_0_hls_inst_0_fifo_w16_d256_A_98 |         50 |         50 |       0 |    0 |    60 |      0 |      1 |    0 |            0 |
|         layer2_out_V_data_6_V_U                                                   |                                                    bd_0_hls_inst_0_fifo_w16_d256_A_99 |         51 |         51 |       0 |    0 |    60 |      0 |      1 |    0 |            0 |
|         layer2_out_V_data_7_V_U                                                   |                                                   bd_0_hls_inst_0_fifo_w16_d256_A_100 |         50 |         50 |       0 |    0 |    60 |      0 |      1 |    0 |            0 |
|         layer5_out_V_data_0_V_U                                                   |                                                   bd_0_hls_inst_0_fifo_w16_d256_A_101 |         42 |         42 |       0 |    0 |    60 |      0 |      1 |    0 |            0 |
|         layer5_out_V_data_1_V_U                                                   |                                                   bd_0_hls_inst_0_fifo_w16_d256_A_102 |         43 |         43 |       0 |    0 |    60 |      0 |      1 |    0 |            0 |
|         layer5_out_V_data_2_V_U                                                   |                                                   bd_0_hls_inst_0_fifo_w16_d256_A_103 |         42 |         42 |       0 |    0 |    60 |      0 |      1 |    0 |            0 |
|         layer5_out_V_data_3_V_U                                                   |                                                   bd_0_hls_inst_0_fifo_w16_d256_A_104 |         42 |         42 |       0 |    0 |    60 |      0 |      1 |    0 |            0 |
|         layer5_out_V_data_4_V_U                                                   |                                                   bd_0_hls_inst_0_fifo_w16_d256_A_105 |         42 |         42 |       0 |    0 |    60 |      0 |      1 |    0 |            0 |
|         layer5_out_V_data_5_V_U                                                   |                                                   bd_0_hls_inst_0_fifo_w16_d256_A_106 |         42 |         42 |       0 |    0 |    60 |      0 |      1 |    0 |            0 |
|         layer5_out_V_data_6_V_U                                                   |                                                   bd_0_hls_inst_0_fifo_w16_d256_A_107 |         43 |         43 |       0 |    0 |    60 |      0 |      1 |    0 |            0 |
|         layer5_out_V_data_7_V_U                                                   |                                                   bd_0_hls_inst_0_fifo_w16_d256_A_108 |         42 |         42 |       0 |    0 |    60 |      0 |      1 |    0 |            0 |
|         layer6_out_V_data_0_V_U                                                   |                                                    bd_0_hls_inst_0_fifo_w16_d64_A_109 |         57 |         25 |       0 |   32 |     9 |      0 |      0 |    0 |            0 |
|           (layer6_out_V_data_0_V_U)                                               |                                                    bd_0_hls_inst_0_fifo_w16_d64_A_109 |         12 |         12 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d64_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d64_A_shiftReg_307 |         45 |         13 |       0 |   32 |     0 |      0 |      0 |    0 |            0 |
|         layer6_out_V_data_1_V_U                                                   |                                                    bd_0_hls_inst_0_fifo_w16_d64_A_110 |         57 |         25 |       0 |   32 |     9 |      0 |      0 |    0 |            0 |
|           (layer6_out_V_data_1_V_U)                                               |                                                    bd_0_hls_inst_0_fifo_w16_d64_A_110 |         12 |         12 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d64_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d64_A_shiftReg_306 |         45 |         13 |       0 |   32 |     0 |      0 |      0 |    0 |            0 |
|         layer6_out_V_data_2_V_U                                                   |                                                    bd_0_hls_inst_0_fifo_w16_d64_A_111 |         59 |         27 |       0 |   32 |     9 |      0 |      0 |    0 |            0 |
|           (layer6_out_V_data_2_V_U)                                               |                                                    bd_0_hls_inst_0_fifo_w16_d64_A_111 |         14 |         14 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d64_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d64_A_shiftReg_305 |         45 |         13 |       0 |   32 |     0 |      0 |      0 |    0 |            0 |
|         layer6_out_V_data_3_V_U                                                   |                                                    bd_0_hls_inst_0_fifo_w16_d64_A_112 |         59 |         27 |       0 |   32 |     9 |      0 |      0 |    0 |            0 |
|           (layer6_out_V_data_3_V_U)                                               |                                                    bd_0_hls_inst_0_fifo_w16_d64_A_112 |         14 |         14 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d64_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d64_A_shiftReg_304 |         45 |         13 |       0 |   32 |     0 |      0 |      0 |    0 |            0 |
|         layer6_out_V_data_4_V_U                                                   |                                                    bd_0_hls_inst_0_fifo_w16_d64_A_113 |         57 |         25 |       0 |   32 |     9 |      0 |      0 |    0 |            0 |
|           (layer6_out_V_data_4_V_U)                                               |                                                    bd_0_hls_inst_0_fifo_w16_d64_A_113 |         12 |         12 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d64_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d64_A_shiftReg_303 |         45 |         13 |       0 |   32 |     0 |      0 |      0 |    0 |            0 |
|         layer6_out_V_data_5_V_U                                                   |                                                    bd_0_hls_inst_0_fifo_w16_d64_A_114 |         57 |         25 |       0 |   32 |     9 |      0 |      0 |    0 |            0 |
|           (layer6_out_V_data_5_V_U)                                               |                                                    bd_0_hls_inst_0_fifo_w16_d64_A_114 |         12 |         12 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d64_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d64_A_shiftReg_302 |         45 |         13 |       0 |   32 |     0 |      0 |      0 |    0 |            0 |
|         layer6_out_V_data_6_V_U                                                   |                                                    bd_0_hls_inst_0_fifo_w16_d64_A_115 |         57 |         25 |       0 |   32 |     9 |      0 |      0 |    0 |            0 |
|           (layer6_out_V_data_6_V_U)                                               |                                                    bd_0_hls_inst_0_fifo_w16_d64_A_115 |         12 |         12 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d64_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d64_A_shiftReg_301 |         45 |         13 |       0 |   32 |     0 |      0 |      0 |    0 |            0 |
|         layer6_out_V_data_7_V_U                                                   |                                                    bd_0_hls_inst_0_fifo_w16_d64_A_116 |         58 |         26 |       0 |   32 |     9 |      0 |      0 |    0 |            0 |
|           (layer6_out_V_data_7_V_U)                                               |                                                    bd_0_hls_inst_0_fifo_w16_d64_A_116 |         12 |         12 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d64_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d64_A_shiftReg_300 |         46 |         14 |       0 |   32 |     0 |      0 |      0 |    0 |            0 |
|         layer7_out_V_data_0_V_U                                                   |                                                    bd_0_hls_inst_0_fifo_w16_d64_A_117 |         65 |         33 |       0 |   32 |     9 |      0 |      0 |    0 |            0 |
|           (layer7_out_V_data_0_V_U)                                               |                                                    bd_0_hls_inst_0_fifo_w16_d64_A_117 |         11 |         11 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d64_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d64_A_shiftReg_299 |         54 |         22 |       0 |   32 |     0 |      0 |      0 |    0 |            0 |
|         layer7_out_V_data_10_V_U                                                  |                                                    bd_0_hls_inst_0_fifo_w16_d64_A_118 |         65 |         33 |       0 |   32 |     9 |      0 |      0 |    0 |            0 |
|           (layer7_out_V_data_10_V_U)                                              |                                                    bd_0_hls_inst_0_fifo_w16_d64_A_118 |         11 |         11 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d64_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d64_A_shiftReg_298 |         54 |         22 |       0 |   32 |     0 |      0 |      0 |    0 |            0 |
|         layer7_out_V_data_11_V_U                                                  |                                                    bd_0_hls_inst_0_fifo_w16_d64_A_119 |         65 |         33 |       0 |   32 |     9 |      0 |      0 |    0 |            0 |
|           (layer7_out_V_data_11_V_U)                                              |                                                    bd_0_hls_inst_0_fifo_w16_d64_A_119 |         11 |         11 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d64_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d64_A_shiftReg_297 |         54 |         22 |       0 |   32 |     0 |      0 |      0 |    0 |            0 |
|         layer7_out_V_data_12_V_U                                                  |                                                    bd_0_hls_inst_0_fifo_w16_d64_A_120 |         65 |         33 |       0 |   32 |     9 |      0 |      0 |    0 |            0 |
|           (layer7_out_V_data_12_V_U)                                              |                                                    bd_0_hls_inst_0_fifo_w16_d64_A_120 |         11 |         11 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d64_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d64_A_shiftReg_296 |         54 |         22 |       0 |   32 |     0 |      0 |      0 |    0 |            0 |
|         layer7_out_V_data_13_V_U                                                  |                                                    bd_0_hls_inst_0_fifo_w16_d64_A_121 |         65 |         33 |       0 |   32 |     9 |      0 |      0 |    0 |            0 |
|           (layer7_out_V_data_13_V_U)                                              |                                                    bd_0_hls_inst_0_fifo_w16_d64_A_121 |         11 |         11 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d64_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d64_A_shiftReg_295 |         54 |         22 |       0 |   32 |     0 |      0 |      0 |    0 |            0 |
|         layer7_out_V_data_14_V_U                                                  |                                                    bd_0_hls_inst_0_fifo_w16_d64_A_122 |         65 |         33 |       0 |   32 |     9 |      0 |      0 |    0 |            0 |
|           (layer7_out_V_data_14_V_U)                                              |                                                    bd_0_hls_inst_0_fifo_w16_d64_A_122 |         11 |         11 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d64_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d64_A_shiftReg_294 |         54 |         22 |       0 |   32 |     0 |      0 |      0 |    0 |            0 |
|         layer7_out_V_data_15_V_U                                                  |                                                    bd_0_hls_inst_0_fifo_w16_d64_A_123 |         66 |         34 |       0 |   32 |     9 |      0 |      0 |    0 |            0 |
|           (layer7_out_V_data_15_V_U)                                              |                                                    bd_0_hls_inst_0_fifo_w16_d64_A_123 |         12 |         12 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d64_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d64_A_shiftReg_293 |         54 |         22 |       0 |   32 |     0 |      0 |      0 |    0 |            0 |
|         layer7_out_V_data_1_V_U                                                   |                                                    bd_0_hls_inst_0_fifo_w16_d64_A_124 |         65 |         33 |       0 |   32 |     9 |      0 |      0 |    0 |            0 |
|           (layer7_out_V_data_1_V_U)                                               |                                                    bd_0_hls_inst_0_fifo_w16_d64_A_124 |         11 |         11 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d64_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d64_A_shiftReg_292 |         54 |         22 |       0 |   32 |     0 |      0 |      0 |    0 |            0 |
|         layer7_out_V_data_2_V_U                                                   |                                                    bd_0_hls_inst_0_fifo_w16_d64_A_125 |         66 |         34 |       0 |   32 |     9 |      0 |      0 |    0 |            0 |
|           (layer7_out_V_data_2_V_U)                                               |                                                    bd_0_hls_inst_0_fifo_w16_d64_A_125 |         12 |         12 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d64_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d64_A_shiftReg_291 |         54 |         22 |       0 |   32 |     0 |      0 |      0 |    0 |            0 |
|         layer7_out_V_data_3_V_U                                                   |                                                    bd_0_hls_inst_0_fifo_w16_d64_A_126 |         67 |         35 |       0 |   32 |     9 |      0 |      0 |    0 |            0 |
|           (layer7_out_V_data_3_V_U)                                               |                                                    bd_0_hls_inst_0_fifo_w16_d64_A_126 |         13 |         13 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d64_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d64_A_shiftReg_290 |         54 |         22 |       0 |   32 |     0 |      0 |      0 |    0 |            0 |
|         layer7_out_V_data_4_V_U                                                   |                                                    bd_0_hls_inst_0_fifo_w16_d64_A_127 |         66 |         34 |       0 |   32 |     9 |      0 |      0 |    0 |            0 |
|           (layer7_out_V_data_4_V_U)                                               |                                                    bd_0_hls_inst_0_fifo_w16_d64_A_127 |         12 |         12 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d64_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d64_A_shiftReg_289 |         54 |         22 |       0 |   32 |     0 |      0 |      0 |    0 |            0 |
|         layer7_out_V_data_5_V_U                                                   |                                                    bd_0_hls_inst_0_fifo_w16_d64_A_128 |         65 |         33 |       0 |   32 |     9 |      0 |      0 |    0 |            0 |
|           (layer7_out_V_data_5_V_U)                                               |                                                    bd_0_hls_inst_0_fifo_w16_d64_A_128 |         11 |         11 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d64_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d64_A_shiftReg_288 |         54 |         22 |       0 |   32 |     0 |      0 |      0 |    0 |            0 |
|         layer7_out_V_data_6_V_U                                                   |                                                    bd_0_hls_inst_0_fifo_w16_d64_A_129 |         66 |         34 |       0 |   32 |     9 |      0 |      0 |    0 |            0 |
|           (layer7_out_V_data_6_V_U)                                               |                                                    bd_0_hls_inst_0_fifo_w16_d64_A_129 |         12 |         12 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d64_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d64_A_shiftReg_287 |         54 |         22 |       0 |   32 |     0 |      0 |      0 |    0 |            0 |
|         layer7_out_V_data_7_V_U                                                   |                                                    bd_0_hls_inst_0_fifo_w16_d64_A_130 |         66 |         34 |       0 |   32 |     9 |      0 |      0 |    0 |            0 |
|           (layer7_out_V_data_7_V_U)                                               |                                                    bd_0_hls_inst_0_fifo_w16_d64_A_130 |         12 |         12 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d64_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d64_A_shiftReg_286 |         54 |         22 |       0 |   32 |     0 |      0 |      0 |    0 |            0 |
|         layer7_out_V_data_8_V_U                                                   |                                                    bd_0_hls_inst_0_fifo_w16_d64_A_131 |         66 |         34 |       0 |   32 |     9 |      0 |      0 |    0 |            0 |
|           (layer7_out_V_data_8_V_U)                                               |                                                    bd_0_hls_inst_0_fifo_w16_d64_A_131 |         12 |         12 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d64_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d64_A_shiftReg_285 |         54 |         22 |       0 |   32 |     0 |      0 |      0 |    0 |            0 |
|         layer7_out_V_data_9_V_U                                                   |                                                    bd_0_hls_inst_0_fifo_w16_d64_A_132 |         65 |         33 |       0 |   32 |     9 |      0 |      0 |    0 |            0 |
|           (layer7_out_V_data_9_V_U)                                               |                                                    bd_0_hls_inst_0_fifo_w16_d64_A_132 |         11 |         11 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d64_A_ram                                                    |                                               bd_0_hls_inst_0_fifo_w16_d64_A_shiftReg |         54 |         22 |       0 |   32 |     0 |      0 |      0 |    0 |            0 |
|         leaky_relu_array_array_LeakyReLU_config10_317_U0                          |                         bd_0_hls_inst_0_leaky_relu_array_array_LeakyReLU_config10_317 |         61 |         61 |       0 |    0 |    16 |      0 |      0 |    0 |           16 |
|           (leaky_relu_array_array_LeakyReLU_config10_317_U0)                      |                         bd_0_hls_inst_0_leaky_relu_array_array_LeakyReLU_config10_317 |         61 |         61 |       0 |    0 |    16 |      0 |      0 |    0 |            0 |
|           myproject_mul_mul_16s_10ns_26_1_1_U149                                  |                                 bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_253 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|             myproject_mul_mul_16s_10ns_26_1_1_DSP48_2_U                           |                         bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_DSP48_2_284 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|           myproject_mul_mul_16s_10ns_26_1_1_U150                                  |                                 bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_254 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|             myproject_mul_mul_16s_10ns_26_1_1_DSP48_2_U                           |                         bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_DSP48_2_283 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|           myproject_mul_mul_16s_10ns_26_1_1_U151                                  |                                 bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_255 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|             myproject_mul_mul_16s_10ns_26_1_1_DSP48_2_U                           |                         bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_DSP48_2_282 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|           myproject_mul_mul_16s_10ns_26_1_1_U152                                  |                                 bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_256 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|             myproject_mul_mul_16s_10ns_26_1_1_DSP48_2_U                           |                         bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_DSP48_2_281 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|           myproject_mul_mul_16s_10ns_26_1_1_U153                                  |                                 bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_257 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|             myproject_mul_mul_16s_10ns_26_1_1_DSP48_2_U                           |                         bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_DSP48_2_280 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|           myproject_mul_mul_16s_10ns_26_1_1_U154                                  |                                 bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_258 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|             myproject_mul_mul_16s_10ns_26_1_1_DSP48_2_U                           |                         bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_DSP48_2_279 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|           myproject_mul_mul_16s_10ns_26_1_1_U155                                  |                                 bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_259 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|             myproject_mul_mul_16s_10ns_26_1_1_DSP48_2_U                           |                         bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_DSP48_2_278 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|           myproject_mul_mul_16s_10ns_26_1_1_U156                                  |                                 bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_260 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|             myproject_mul_mul_16s_10ns_26_1_1_DSP48_2_U                           |                         bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_DSP48_2_277 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|           myproject_mul_mul_16s_10ns_26_1_1_U157                                  |                                 bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_261 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|             myproject_mul_mul_16s_10ns_26_1_1_DSP48_2_U                           |                         bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_DSP48_2_276 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|           myproject_mul_mul_16s_10ns_26_1_1_U158                                  |                                 bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_262 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|             myproject_mul_mul_16s_10ns_26_1_1_DSP48_2_U                           |                         bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_DSP48_2_275 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|           myproject_mul_mul_16s_10ns_26_1_1_U159                                  |                                 bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_263 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|             myproject_mul_mul_16s_10ns_26_1_1_DSP48_2_U                           |                         bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_DSP48_2_274 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|           myproject_mul_mul_16s_10ns_26_1_1_U160                                  |                                 bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_264 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|             myproject_mul_mul_16s_10ns_26_1_1_DSP48_2_U                           |                         bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_DSP48_2_273 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|           myproject_mul_mul_16s_10ns_26_1_1_U161                                  |                                 bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_265 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|             myproject_mul_mul_16s_10ns_26_1_1_DSP48_2_U                           |                         bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_DSP48_2_272 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|           myproject_mul_mul_16s_10ns_26_1_1_U162                                  |                                 bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_266 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|             myproject_mul_mul_16s_10ns_26_1_1_DSP48_2_U                           |                         bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_DSP48_2_271 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|           myproject_mul_mul_16s_10ns_26_1_1_U163                                  |                                 bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_267 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|             myproject_mul_mul_16s_10ns_26_1_1_DSP48_2_U                           |                         bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_DSP48_2_270 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|           myproject_mul_mul_16s_10ns_26_1_1_U164                                  |                                 bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_268 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|             myproject_mul_mul_16s_10ns_26_1_1_DSP48_2_U                           |                         bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_DSP48_2_269 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|         leaky_relu_array_array_LeakyReLU_config14_318_U0                          |                         bd_0_hls_inst_0_leaky_relu_array_array_LeakyReLU_config14_318 |        184 |        184 |       0 |    0 |    16 |      0 |      0 |    0 |           16 |
|           (leaky_relu_array_array_LeakyReLU_config14_318_U0)                      |                         bd_0_hls_inst_0_leaky_relu_array_array_LeakyReLU_config14_318 |        184 |        184 |       0 |    0 |    16 |      0 |      0 |    0 |            0 |
|           myproject_mul_mul_16s_10ns_26_1_1_U281                                  |                                 bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_221 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|             myproject_mul_mul_16s_10ns_26_1_1_DSP48_2_U                           |                         bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_DSP48_2_252 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|           myproject_mul_mul_16s_10ns_26_1_1_U282                                  |                                 bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_222 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|             myproject_mul_mul_16s_10ns_26_1_1_DSP48_2_U                           |                         bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_DSP48_2_251 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|           myproject_mul_mul_16s_10ns_26_1_1_U283                                  |                                 bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_223 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|             myproject_mul_mul_16s_10ns_26_1_1_DSP48_2_U                           |                         bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_DSP48_2_250 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|           myproject_mul_mul_16s_10ns_26_1_1_U284                                  |                                 bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_224 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|             myproject_mul_mul_16s_10ns_26_1_1_DSP48_2_U                           |                         bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_DSP48_2_249 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|           myproject_mul_mul_16s_10ns_26_1_1_U285                                  |                                 bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_225 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|             myproject_mul_mul_16s_10ns_26_1_1_DSP48_2_U                           |                         bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_DSP48_2_248 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|           myproject_mul_mul_16s_10ns_26_1_1_U286                                  |                                 bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_226 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|             myproject_mul_mul_16s_10ns_26_1_1_DSP48_2_U                           |                         bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_DSP48_2_247 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|           myproject_mul_mul_16s_10ns_26_1_1_U287                                  |                                 bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_227 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|             myproject_mul_mul_16s_10ns_26_1_1_DSP48_2_U                           |                         bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_DSP48_2_246 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|           myproject_mul_mul_16s_10ns_26_1_1_U288                                  |                                 bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_228 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|             myproject_mul_mul_16s_10ns_26_1_1_DSP48_2_U                           |                         bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_DSP48_2_245 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|           myproject_mul_mul_16s_10ns_26_1_1_U289                                  |                                 bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_229 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|             myproject_mul_mul_16s_10ns_26_1_1_DSP48_2_U                           |                         bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_DSP48_2_244 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|           myproject_mul_mul_16s_10ns_26_1_1_U290                                  |                                 bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_230 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|             myproject_mul_mul_16s_10ns_26_1_1_DSP48_2_U                           |                         bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_DSP48_2_243 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|           myproject_mul_mul_16s_10ns_26_1_1_U291                                  |                                 bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_231 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|             myproject_mul_mul_16s_10ns_26_1_1_DSP48_2_U                           |                         bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_DSP48_2_242 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|           myproject_mul_mul_16s_10ns_26_1_1_U292                                  |                                 bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_232 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|             myproject_mul_mul_16s_10ns_26_1_1_DSP48_2_U                           |                         bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_DSP48_2_241 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|           myproject_mul_mul_16s_10ns_26_1_1_U293                                  |                                 bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_233 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|             myproject_mul_mul_16s_10ns_26_1_1_DSP48_2_U                           |                         bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_DSP48_2_240 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|           myproject_mul_mul_16s_10ns_26_1_1_U294                                  |                                 bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_234 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|             myproject_mul_mul_16s_10ns_26_1_1_DSP48_2_U                           |                         bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_DSP48_2_239 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|           myproject_mul_mul_16s_10ns_26_1_1_U295                                  |                                 bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_235 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|             myproject_mul_mul_16s_10ns_26_1_1_DSP48_2_U                           |                         bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_DSP48_2_238 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|           myproject_mul_mul_16s_10ns_26_1_1_U296                                  |                                 bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_236 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|             myproject_mul_mul_16s_10ns_26_1_1_DSP48_2_U                           |                         bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_DSP48_2_237 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|         leaky_relu_array_array_ap_fixed_8u_LeakyReLU_config5_316_U0               |              bd_0_hls_inst_0_leaky_relu_array_array_ap_fixed_8u_LeakyReLU_config5_316 |         98 |         98 |       0 |    0 |    18 |      0 |      0 |    0 |            8 |
|           (leaky_relu_array_array_ap_fixed_8u_LeakyReLU_config5_316_U0)           |              bd_0_hls_inst_0_leaky_relu_array_array_ap_fixed_8u_LeakyReLU_config5_316 |         98 |         98 |       0 |    0 |    18 |      0 |      0 |    0 |            0 |
|           myproject_mul_mul_16s_10ns_26_1_1_U51                                   |                                     bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|             myproject_mul_mul_16s_10ns_26_1_1_DSP48_2_U                           |                         bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_DSP48_2_220 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|           myproject_mul_mul_16s_10ns_26_1_1_U52                                   |                                 bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_207 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|             myproject_mul_mul_16s_10ns_26_1_1_DSP48_2_U                           |                         bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_DSP48_2_219 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|           myproject_mul_mul_16s_10ns_26_1_1_U53                                   |                                 bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_208 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|             myproject_mul_mul_16s_10ns_26_1_1_DSP48_2_U                           |                         bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_DSP48_2_218 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|           myproject_mul_mul_16s_10ns_26_1_1_U54                                   |                                 bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_209 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|             myproject_mul_mul_16s_10ns_26_1_1_DSP48_2_U                           |                         bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_DSP48_2_217 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|           myproject_mul_mul_16s_10ns_26_1_1_U55                                   |                                 bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_210 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|             myproject_mul_mul_16s_10ns_26_1_1_DSP48_2_U                           |                         bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_DSP48_2_216 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|           myproject_mul_mul_16s_10ns_26_1_1_U56                                   |                                 bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_211 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|             myproject_mul_mul_16s_10ns_26_1_1_DSP48_2_U                           |                         bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_DSP48_2_215 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|           myproject_mul_mul_16s_10ns_26_1_1_U57                                   |                                 bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_212 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|             myproject_mul_mul_16s_10ns_26_1_1_DSP48_2_U                           |                         bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_DSP48_2_214 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|           myproject_mul_mul_16s_10ns_26_1_1_U58                                   |                                 bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_213 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|             myproject_mul_mul_16s_10ns_26_1_1_DSP48_2_U                           |                             bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_DSP48_2 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|         pooling2d_cl_array_array_ap_fixed_16u_config15_U0                         |                      bd_0_hls_inst_0_pooling2d_cl_array_array_ap_fixed_16u_config15_s |       1787 |       1531 |       0 |  256 |  1621 |      0 |      0 |    0 |            0 |
|           (pooling2d_cl_array_array_ap_fixed_16u_config15_U0)                     |                      bd_0_hls_inst_0_pooling2d_cl_array_array_ap_fixed_16u_config15_s |        760 |        760 |       0 |    0 |  1365 |      0 |      0 |    0 |            0 |
|           call_ret_shift_line_buffer_array_array_ap_fixed_16u_config15_s_fu_907   |                 bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config15_s |       1027 |        771 |       0 |  256 |   256 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_3_0_0_U                                           |          bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config15_s_linbhl |         64 |         48 |       0 |   16 |    16 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_16u_config15_s_linbhl_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config15_s_linbhl_core_206 |         64 |         48 |       0 |   16 |    16 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_3_0_10_U                                          |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config15_s_linbhl_177 |         64 |         48 |       0 |   16 |    16 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_16u_config15_s_linbhl_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config15_s_linbhl_core_205 |         64 |         48 |       0 |   16 |    16 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_3_0_11_U                                          |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config15_s_linbhl_178 |         64 |         48 |       0 |   16 |    16 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_16u_config15_s_linbhl_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config15_s_linbhl_core_204 |         64 |         48 |       0 |   16 |    16 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_3_0_12_U                                          |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config15_s_linbhl_179 |         64 |         48 |       0 |   16 |    16 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_16u_config15_s_linbhl_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config15_s_linbhl_core_203 |         64 |         48 |       0 |   16 |    16 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_3_0_13_U                                          |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config15_s_linbhl_180 |         64 |         48 |       0 |   16 |    16 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_16u_config15_s_linbhl_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config15_s_linbhl_core_202 |         64 |         48 |       0 |   16 |    16 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_3_0_14_U                                          |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config15_s_linbhl_181 |         64 |         48 |       0 |   16 |    16 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_16u_config15_s_linbhl_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config15_s_linbhl_core_201 |         64 |         48 |       0 |   16 |    16 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_3_0_15_U                                          |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config15_s_linbhl_182 |         67 |         51 |       0 |   16 |    16 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_16u_config15_s_linbhl_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config15_s_linbhl_core_200 |         67 |         51 |       0 |   16 |    16 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_3_0_1_U                                           |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config15_s_linbhl_183 |         64 |         48 |       0 |   16 |    16 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_16u_config15_s_linbhl_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config15_s_linbhl_core_199 |         64 |         48 |       0 |   16 |    16 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_3_0_2_U                                           |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config15_s_linbhl_184 |         64 |         48 |       0 |   16 |    16 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_16u_config15_s_linbhl_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config15_s_linbhl_core_198 |         64 |         48 |       0 |   16 |    16 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_3_0_3_U                                           |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config15_s_linbhl_185 |         64 |         48 |       0 |   16 |    16 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_16u_config15_s_linbhl_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config15_s_linbhl_core_197 |         64 |         48 |       0 |   16 |    16 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_3_0_4_U                                           |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config15_s_linbhl_186 |         64 |         48 |       0 |   16 |    16 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_16u_config15_s_linbhl_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config15_s_linbhl_core_196 |         64 |         48 |       0 |   16 |    16 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_3_0_5_U                                           |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config15_s_linbhl_187 |         64 |         48 |       0 |   16 |    16 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_16u_config15_s_linbhl_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config15_s_linbhl_core_195 |         64 |         48 |       0 |   16 |    16 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_3_0_6_U                                           |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config15_s_linbhl_188 |         64 |         48 |       0 |   16 |    16 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_16u_config15_s_linbhl_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config15_s_linbhl_core_194 |         64 |         48 |       0 |   16 |    16 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_3_0_7_U                                           |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config15_s_linbhl_189 |         64 |         48 |       0 |   16 |    16 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_16u_config15_s_linbhl_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config15_s_linbhl_core_193 |         64 |         48 |       0 |   16 |    16 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_3_0_8_U                                           |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config15_s_linbhl_190 |         64 |         48 |       0 |   16 |    16 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_16u_config15_s_linbhl_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config15_s_linbhl_core_192 |         64 |         48 |       0 |   16 |    16 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_3_0_9_U                                           |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config15_s_linbhl_191 |         64 |         48 |       0 |   16 |    16 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_16u_config15_s_linbhl_core_U |     bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_16u_config15_s_linbhl_core |         64 |         48 |       0 |   16 |    16 |      0 |      0 |    0 |            0 |
|         pooling2d_cl_array_array_ap_fixed_8u_config6_U0                           |                        bd_0_hls_inst_0_pooling2d_cl_array_array_ap_fixed_8u_config6_s |        917 |        789 |       0 |  128 |   856 |      0 |      0 |    0 |            0 |
|           (pooling2d_cl_array_array_ap_fixed_8u_config6_U0)                       |                        bd_0_hls_inst_0_pooling2d_cl_array_array_ap_fixed_8u_config6_s |        401 |        401 |       0 |    0 |   728 |      0 |      0 |    0 |            0 |
|           call_ret_shift_line_buffer_array_array_ap_fixed_8u_config6_s_fu_499     |                   bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_8u_config6_s |        516 |        388 |       0 |  128 |   128 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_4_0_0_U                                           |          bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_8u_config6_s_line_ncg |         64 |         48 |       0 |   16 |    16 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_8u_config6_s_line_ncg_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_8u_config6_s_line_ncg_core_176 |         64 |         48 |       0 |   16 |    16 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_4_0_1_U                                           |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_8u_config6_s_line_ncg_163 |         64 |         48 |       0 |   16 |    16 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_8u_config6_s_line_ncg_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_8u_config6_s_line_ncg_core_175 |         64 |         48 |       0 |   16 |    16 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_4_0_2_U                                           |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_8u_config6_s_line_ncg_164 |         64 |         48 |       0 |   16 |    16 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_8u_config6_s_line_ncg_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_8u_config6_s_line_ncg_core_174 |         64 |         48 |       0 |   16 |    16 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_4_0_3_U                                           |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_8u_config6_s_line_ncg_165 |         64 |         48 |       0 |   16 |    16 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_8u_config6_s_line_ncg_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_8u_config6_s_line_ncg_core_173 |         64 |         48 |       0 |   16 |    16 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_4_0_4_U                                           |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_8u_config6_s_line_ncg_166 |         64 |         48 |       0 |   16 |    16 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_8u_config6_s_line_ncg_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_8u_config6_s_line_ncg_core_172 |         64 |         48 |       0 |   16 |    16 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_4_0_5_U                                           |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_8u_config6_s_line_ncg_167 |         64 |         48 |       0 |   16 |    16 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_8u_config6_s_line_ncg_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_8u_config6_s_line_ncg_core_171 |         64 |         48 |       0 |   16 |    16 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_4_0_6_U                                           |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_8u_config6_s_line_ncg_168 |         64 |         48 |       0 |   16 |    16 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_8u_config6_s_line_ncg_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_8u_config6_s_line_ncg_core_170 |         64 |         48 |       0 |   16 |    16 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_4_0_7_U                                           |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_8u_config6_s_line_ncg_169 |         68 |         52 |       0 |   16 |    16 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_8u_config6_s_line_ncg_core_U |     bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_8u_config6_s_line_ncg_core |         68 |         52 |       0 |   16 |    16 |      0 |      0 |    0 |            0 |
|         softmax_array_array_ap_fixed_8u_softmax_config17_U0                       |                    bd_0_hls_inst_0_softmax_array_array_ap_fixed_8u_softmax_config17_s |        411 |        411 |       0 |    0 |   588 |      0 |      0 |    0 |            1 |
|           (softmax_array_array_ap_fixed_8u_softmax_config17_U0)                   |                    bd_0_hls_inst_0_softmax_array_array_ap_fixed_8u_softmax_config17_s |          5 |          5 |       0 |    0 |    19 |      0 |      0 |    0 |            0 |
|           grp_softmax_latency_array_array_softmax_config17_s_fu_154               |                        bd_0_hls_inst_0_softmax_latency_array_array_softmax_config17_s |        284 |        284 |       0 |    0 |   281 |      0 |      0 |    0 |            1 |
|           regslice_both_res_V_data_0_V_U                                          |                                                     bd_0_hls_inst_0_regslice_both_139 |         16 |         16 |       0 |    0 |    36 |      0 |      0 |    0 |            0 |
|             (regslice_both_res_V_data_0_V_U)                                      |                                                     bd_0_hls_inst_0_regslice_both_139 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|             ibuf_inst                                                             |                                                              bd_0_hls_inst_0_ibuf_161 |         11 |         11 |       0 |    0 |    17 |      0 |      0 |    0 |            0 |
|             obuf_inst                                                             |                                                              bd_0_hls_inst_0_obuf_162 |          2 |          2 |       0 |    0 |    17 |      0 |      0 |    0 |            0 |
|           regslice_both_res_V_data_1_V_U                                          |                                                     bd_0_hls_inst_0_regslice_both_140 |         15 |         15 |       0 |    0 |    36 |      0 |      0 |    0 |            0 |
|             (regslice_both_res_V_data_1_V_U)                                      |                                                     bd_0_hls_inst_0_regslice_both_140 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|             ibuf_inst                                                             |                                                              bd_0_hls_inst_0_ibuf_159 |         10 |         10 |       0 |    0 |    17 |      0 |      0 |    0 |            0 |
|             obuf_inst                                                             |                                                              bd_0_hls_inst_0_obuf_160 |          3 |          3 |       0 |    0 |    17 |      0 |      0 |    0 |            0 |
|           regslice_both_res_V_data_2_V_U                                          |                                                     bd_0_hls_inst_0_regslice_both_141 |         15 |         15 |       0 |    0 |    36 |      0 |      0 |    0 |            0 |
|             (regslice_both_res_V_data_2_V_U)                                      |                                                     bd_0_hls_inst_0_regslice_both_141 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|             ibuf_inst                                                             |                                                              bd_0_hls_inst_0_ibuf_157 |         10 |         10 |       0 |    0 |    17 |      0 |      0 |    0 |            0 |
|             obuf_inst                                                             |                                                              bd_0_hls_inst_0_obuf_158 |          2 |          2 |       0 |    0 |    17 |      0 |      0 |    0 |            0 |
|           regslice_both_res_V_data_3_V_U                                          |                                                     bd_0_hls_inst_0_regslice_both_142 |         19 |         19 |       0 |    0 |    36 |      0 |      0 |    0 |            0 |
|             (regslice_both_res_V_data_3_V_U)                                      |                                                     bd_0_hls_inst_0_regslice_both_142 |          7 |          7 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|             ibuf_inst                                                             |                                                              bd_0_hls_inst_0_ibuf_155 |         10 |         10 |       0 |    0 |    17 |      0 |      0 |    0 |            0 |
|             obuf_inst                                                             |                                                              bd_0_hls_inst_0_obuf_156 |          2 |          2 |       0 |    0 |    17 |      0 |      0 |    0 |            0 |
|           regslice_both_res_V_data_4_V_U                                          |                                                     bd_0_hls_inst_0_regslice_both_143 |         14 |         14 |       0 |    0 |    36 |      0 |      0 |    0 |            0 |
|             (regslice_both_res_V_data_4_V_U)                                      |                                                     bd_0_hls_inst_0_regslice_both_143 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|             ibuf_inst                                                             |                                                              bd_0_hls_inst_0_ibuf_153 |         10 |         10 |       0 |    0 |    17 |      0 |      0 |    0 |            0 |
|             obuf_inst                                                             |                                                              bd_0_hls_inst_0_obuf_154 |          2 |          2 |       0 |    0 |    17 |      0 |      0 |    0 |            0 |
|           regslice_both_res_V_data_5_V_U                                          |                                                     bd_0_hls_inst_0_regslice_both_144 |         14 |         14 |       0 |    0 |    36 |      0 |      0 |    0 |            0 |
|             (regslice_both_res_V_data_5_V_U)                                      |                                                     bd_0_hls_inst_0_regslice_both_144 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|             ibuf_inst                                                             |                                                              bd_0_hls_inst_0_ibuf_151 |         10 |         10 |       0 |    0 |    17 |      0 |      0 |    0 |            0 |
|             obuf_inst                                                             |                                                              bd_0_hls_inst_0_obuf_152 |          2 |          2 |       0 |    0 |    17 |      0 |      0 |    0 |            0 |
|           regslice_both_res_V_data_6_V_U                                          |                                                     bd_0_hls_inst_0_regslice_both_145 |         15 |         15 |       0 |    0 |    36 |      0 |      0 |    0 |            0 |
|             (regslice_both_res_V_data_6_V_U)                                      |                                                     bd_0_hls_inst_0_regslice_both_145 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|             ibuf_inst                                                             |                                                              bd_0_hls_inst_0_ibuf_149 |         10 |         10 |       0 |    0 |    17 |      0 |      0 |    0 |            0 |
|             obuf_inst                                                             |                                                              bd_0_hls_inst_0_obuf_150 |          2 |          2 |       0 |    0 |    17 |      0 |      0 |    0 |            0 |
|           regslice_both_res_V_data_7_V_U                                          |                                                     bd_0_hls_inst_0_regslice_both_146 |         14 |         14 |       0 |    0 |    36 |      0 |      0 |    0 |            0 |
|             (regslice_both_res_V_data_7_V_U)                                      |                                                     bd_0_hls_inst_0_regslice_both_146 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|             ibuf_inst                                                             |                                                              bd_0_hls_inst_0_ibuf_147 |         10 |         10 |       0 |    0 |    17 |      0 |      0 |    0 |            0 |
|             obuf_inst                                                             |                                                              bd_0_hls_inst_0_obuf_148 |          2 |          2 |       0 |    0 |    17 |      0 |      0 |    0 |            0 |
|         start_for_conv_2d_cl_array_array_ap_fixed_16u_config11_U0_U               |             bd_0_hls_inst_0_start_for_conv_2d_cl_array_array_ap_fixed_16u_config11_U0 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|         start_for_conv_2d_cl_array_array_ap_fixed_16u_config7_U0_U                |              bd_0_hls_inst_0_start_for_conv_2d_cl_array_array_ap_fixed_16u_config7_U0 |          7 |          7 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|         start_for_conv_2d_cl_array_array_ap_fixed_8u_config2_U0_U                 |               bd_0_hls_inst_0_start_for_conv_2d_cl_array_array_ap_fixed_8u_config2_U0 |          7 |          7 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|         start_for_dense_array_array_ap_fixed_16_6_5_3_0_8u_configbAo_U            |          bd_0_hls_inst_0_start_for_dense_array_array_ap_fixed_16_6_5_3_0_8u_configbAo |          7 |          7 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|         start_for_leaky_relu_array_array_LeakyReLU_config10_317_U0_U              |            bd_0_hls_inst_0_start_for_leaky_relu_array_array_LeakyReLU_config10_317_U0 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|         start_for_leaky_relu_array_array_LeakyReLU_config14_318_U0_U              |            bd_0_hls_inst_0_start_for_leaky_relu_array_array_LeakyReLU_config14_318_U0 |          7 |          7 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|         start_for_leaky_relu_array_array_ap_fixed_8u_LeakyReLU_cobzo_U            |          bd_0_hls_inst_0_start_for_leaky_relu_array_array_ap_fixed_8u_LeakyReLU_cobzo |          7 |          7 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|         start_for_pooling2d_cl_array_array_ap_fixed_16u_config15_U0_U             |           bd_0_hls_inst_0_start_for_pooling2d_cl_array_array_ap_fixed_16u_config15_U0 |          7 |          7 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|         start_for_pooling2d_cl_array_array_ap_fixed_8u_config6_U0_U               |             bd_0_hls_inst_0_start_for_pooling2d_cl_array_array_ap_fixed_8u_config6_U0 |          7 |          7 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|         start_for_softmax_array_array_ap_fixed_8u_softmax_config1bBo_U            |          bd_0_hls_inst_0_start_for_softmax_array_array_ap_fixed_8u_softmax_config1bBo |          7 |          7 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|         start_for_zeropad2d_cl_array_array_ap_fixed_16u_config20_U0_U             |           bd_0_hls_inst_0_start_for_zeropad2d_cl_array_array_ap_fixed_16u_config20_U0 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|         start_for_zeropad2d_cl_array_array_ap_fixed_8u_config19_U0_U              |            bd_0_hls_inst_0_start_for_zeropad2d_cl_array_array_ap_fixed_8u_config19_U0 |          7 |          7 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|         zeropad2d_cl_array_array_ap_fixed_16u_config20_U0                         |                      bd_0_hls_inst_0_zeropad2d_cl_array_array_ap_fixed_16u_config20_s |        181 |        181 |       0 |    0 |    26 |      0 |      0 |    0 |            0 |
|         zeropad2d_cl_array_array_ap_fixed_3u_config18_U0                          |                       bd_0_hls_inst_0_zeropad2d_cl_array_array_ap_fixed_3u_config18_s |        112 |        112 |       0 |    0 |   149 |      0 |      0 |    0 |            0 |
|           (zeropad2d_cl_array_array_ap_fixed_3u_config18_U0)                      |                       bd_0_hls_inst_0_zeropad2d_cl_array_array_ap_fixed_3u_config18_s |         46 |         46 |       0 |    0 |    47 |      0 |      0 |    0 |            0 |
|           regslice_both_data_V_data_0_V_U                                         |                                                         bd_0_hls_inst_0_regslice_both |         14 |         14 |       0 |    0 |    34 |      0 |      0 |    0 |            0 |
|             ibuf_inst                                                             |                                                              bd_0_hls_inst_0_ibuf_137 |         11 |         11 |       0 |    0 |    17 |      0 |      0 |    0 |            0 |
|             obuf_inst                                                             |                                                              bd_0_hls_inst_0_obuf_138 |          3 |          3 |       0 |    0 |    17 |      0 |      0 |    0 |            0 |
|           regslice_both_data_V_data_1_V_U                                         |                                                     bd_0_hls_inst_0_regslice_both_133 |         40 |         40 |       0 |    0 |    34 |      0 |      0 |    0 |            0 |
|             ibuf_inst                                                             |                                                              bd_0_hls_inst_0_ibuf_135 |         10 |         10 |       0 |    0 |    17 |      0 |      0 |    0 |            0 |
|             obuf_inst                                                             |                                                              bd_0_hls_inst_0_obuf_136 |         30 |         30 |       0 |    0 |    17 |      0 |      0 |    0 |            0 |
|           regslice_both_data_V_data_2_V_U                                         |                                                     bd_0_hls_inst_0_regslice_both_134 |         12 |         12 |       0 |    0 |    34 |      0 |      0 |    0 |            0 |
|             ibuf_inst                                                             |                                                                  bd_0_hls_inst_0_ibuf |         10 |         10 |       0 |    0 |    17 |      0 |      0 |    0 |            0 |
|             obuf_inst                                                             |                                                                  bd_0_hls_inst_0_obuf |          2 |          2 |       0 |    0 |    17 |      0 |      0 |    0 |            0 |
|         zeropad2d_cl_array_array_ap_fixed_8u_config19_U0                          |                       bd_0_hls_inst_0_zeropad2d_cl_array_array_ap_fixed_8u_config19_s |         31 |         31 |       0 |    0 |    26 |      0 |      0 |    0 |            0 |
+-----------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+--------------+


