// Seed: 2376164444
module module_0 (
    output wire id_0,
    input supply0 id_1,
    input wand id_2,
    output wand id_3,
    input tri1 id_4,
    output uwire id_5,
    input tri0 id_6,
    output uwire id_7,
    input tri0 id_8,
    input uwire id_9
);
  assign id_3 = 1 ? 1 : 1'd0;
endmodule
module module_1 (
    input wand id_0,
    input supply0 id_1,
    input tri1 id_2,
    input wor id_3,
    output supply1 id_4,
    output uwire id_5,
    output supply1 id_6,
    output tri0 id_7,
    input wor id_8,
    output tri0 id_9,
    output supply0 id_10,
    output uwire id_11,
    output tri1 id_12,
    output wand id_13,
    input tri id_14,
    output supply1 id_15,
    output wand id_16
    , id_31,
    input wand id_17,
    output tri0 id_18,
    input supply1 id_19,
    output logic id_20,
    input supply0 id_21,
    input tri1 id_22,
    input tri id_23,
    input supply0 id_24,
    output tri id_25,
    output supply0 id_26,
    output tri0 id_27,
    output tri0 id_28,
    output tri1 id_29
);
  always_ff id_20 <= 1;
  module_0 modCall_1 (
      id_6,
      id_1,
      id_17,
      id_11,
      id_19,
      id_5,
      id_8,
      id_28,
      id_23,
      id_22
  );
  assign modCall_1.id_9 = 0;
endmodule
