{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1759998137599 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1759998137603 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 09 02:22:17 2025 " "Processing started: Thu Oct 09 02:22:17 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1759998137603 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1759998137603 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Memoria -c Memoria --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Memoria -c Memoria --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1759998137603 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1759998138032 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1759998138032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller/videogen.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller/videogen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 videoGen " "Found entity 1: videoGen" {  } { { "VGA_Controller/videoGen.sv" "" { Text "C:/Users/space/Desktop/Brayan/Taller_Digitales/Taller_3/VGA_Controller/videoGen.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759998143723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1759998143723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller/vgacontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller/vgacontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vgaController " "Found entity 1: vgaController" {  } { { "VGA_Controller/vgaController.sv" "" { Text "C:/Users/space/Desktop/Brayan/Taller_Digitales/Taller_3/VGA_Controller/vgaController.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759998143724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1759998143724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller/vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller/vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "VGA_Controller/vga.sv" "" { Text "C:/Users/space/Desktop/Brayan/Taller_Digitales/Taller_3/VGA_Controller/vga.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759998143725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1759998143725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller/rectgen.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller/rectgen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rectgen " "Found entity 1: rectgen" {  } { { "VGA_Controller/rectgen.sv" "" { Text "C:/Users/space/Desktop/Brayan/Taller_Digitales/Taller_3/VGA_Controller/rectgen.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759998143727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1759998143727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller/pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller/pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "VGA_Controller/pll.sv" "" { Text "C:/Users/space/Desktop/Brayan/Taller_Digitales/Taller_3/VGA_Controller/pll.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759998143728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1759998143728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.sv" "" { Text "C:/Users/space/Desktop/Brayan/Taller_Digitales/Taller_3/FSM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759998143730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1759998143730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkcounter.sv 1 1 " "Found 1 design units, including 1 entities, in source file clkcounter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clkCounter " "Found entity 1: clkCounter" {  } { { "clkCounter.sv" "" { Text "C:/Users/space/Desktop/Brayan/Taller_Digitales/Taller_3/clkCounter.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759998143732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1759998143732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_tb " "Found entity 1: FSM_tb" {  } { { "FSM_tb.sv" "" { Text "C:/Users/space/Desktop/Brayan/Taller_Digitales/Taller_3/FSM_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759998143733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1759998143733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_counter_seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file clk_counter_seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clk_counter_seg " "Found entity 1: clk_counter_seg" {  } { { "clk_counter_seg.sv" "" { Text "C:/Users/space/Desktop/Brayan/Taller_Digitales/Taller_3/clk_counter_seg.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759998143734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1759998143734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shuffle.sv 1 1 " "Found 1 design units, including 1 entities, in source file shuffle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Shuffle " "Found entity 1: Shuffle" {  } { { "Shuffle.sv" "" { Text "C:/Users/space/Desktop/Brayan/Taller_Digitales/Taller_3/Shuffle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759998143736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1759998143736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_shifter.sv 1 1 " "Found 1 design units, including 1 entities, in source file bit_shifter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bit_shifter " "Found entity 1: bit_shifter" {  } { { "bit_shifter.sv" "" { Text "C:/Users/space/Desktop/Brayan/Taller_Digitales/Taller_3/bit_shifter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759998143737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1759998143737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_shuffle.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_shuffle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_shuffle " "Found entity 1: top_shuffle" {  } { { "top_shuffle.sv" "" { Text "C:/Users/space/Desktop/Brayan/Taller_Digitales/Taller_3/top_shuffle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759998143738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1759998143738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_shuffle_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_shuffle_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_shuffle_tb " "Found entity 1: top_shuffle_tb" {  } { { "top_shuffle_tb.sv" "" { Text "C:/Users/space/Desktop/Brayan/Taller_Digitales/Taller_3/top_shuffle_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759998143740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1759998143740 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mostrar_carta_random.sv(28) " "Verilog HDL information at mostrar_carta_random.sv(28): always construct contains both blocking and non-blocking assignments" {  } { { "mostrar_carta_random.sv" "" { Text "C:/Users/space/Desktop/Brayan/Taller_Digitales/Taller_3/mostrar_carta_random.sv" 28 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1759998143741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mostrar_carta_random.sv 1 1 " "Found 1 design units, including 1 entities, in source file mostrar_carta_random.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mostrar_carta_random " "Found entity 1: mostrar_carta_random" {  } { { "mostrar_carta_random.sv" "" { Text "C:/Users/space/Desktop/Brayan/Taller_Digitales/Taller_3/mostrar_carta_random.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759998143741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1759998143741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_mostrar_carta_random.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_mostrar_carta_random.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mostrar_carta_random " "Found entity 1: top_mostrar_carta_random" {  } { { "top_mostrar_carta_random.sv" "" { Text "C:/Users/space/Desktop/Brayan/Taller_Digitales/Taller_3/top_mostrar_carta_random.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759998143742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1759998143742 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "5 top_mostrar_carta_random_tb.sv(37) " "Verilog HDL Expression warning at top_mostrar_carta_random_tb.sv(37): truncated literal to match 5 bits" {  } { { "top_mostrar_carta_random_tb.sv" "" { Text "C:/Users/space/Desktop/Brayan/Taller_Digitales/Taller_3/top_mostrar_carta_random_tb.sv" 37 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1759998143744 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "5 top_mostrar_carta_random_tb.sv(40) " "Verilog HDL Expression warning at top_mostrar_carta_random_tb.sv(40): truncated literal to match 5 bits" {  } { { "top_mostrar_carta_random_tb.sv" "" { Text "C:/Users/space/Desktop/Brayan/Taller_Digitales/Taller_3/top_mostrar_carta_random_tb.sv" 40 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1759998143744 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "5 top_mostrar_carta_random_tb.sv(41) " "Verilog HDL Expression warning at top_mostrar_carta_random_tb.sv(41): truncated literal to match 5 bits" {  } { { "top_mostrar_carta_random_tb.sv" "" { Text "C:/Users/space/Desktop/Brayan/Taller_Digitales/Taller_3/top_mostrar_carta_random_tb.sv" 41 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1759998143744 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "5 top_mostrar_carta_random_tb.sv(42) " "Verilog HDL Expression warning at top_mostrar_carta_random_tb.sv(42): truncated literal to match 5 bits" {  } { { "top_mostrar_carta_random_tb.sv" "" { Text "C:/Users/space/Desktop/Brayan/Taller_Digitales/Taller_3/top_mostrar_carta_random_tb.sv" 42 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1759998143744 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "5 top_mostrar_carta_random_tb.sv(43) " "Verilog HDL Expression warning at top_mostrar_carta_random_tb.sv(43): truncated literal to match 5 bits" {  } { { "top_mostrar_carta_random_tb.sv" "" { Text "C:/Users/space/Desktop/Brayan/Taller_Digitales/Taller_3/top_mostrar_carta_random_tb.sv" 43 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1759998143744 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "5 top_mostrar_carta_random_tb.sv(44) " "Verilog HDL Expression warning at top_mostrar_carta_random_tb.sv(44): truncated literal to match 5 bits" {  } { { "top_mostrar_carta_random_tb.sv" "" { Text "C:/Users/space/Desktop/Brayan/Taller_Digitales/Taller_3/top_mostrar_carta_random_tb.sv" 44 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1759998143744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_mostrar_carta_random_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_mostrar_carta_random_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mostrar_carta_random_tb " "Found entity 1: top_mostrar_carta_random_tb" {  } { { "top_mostrar_carta_random_tb.sv" "" { Text "C:/Users/space/Desktop/Brayan/Taller_Digitales/Taller_3/top_mostrar_carta_random_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759998143744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1759998143744 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "verificar_pareja.sv(22) " "Verilog HDL information at verificar_pareja.sv(22): always construct contains both blocking and non-blocking assignments" {  } { { "verificar_pareja.sv" "" { Text "C:/Users/space/Desktop/Brayan/Taller_Digitales/Taller_3/verificar_pareja.sv" 22 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1759998143746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verificar_pareja.sv 1 1 " "Found 1 design units, including 1 entities, in source file verificar_pareja.sv" { { "Info" "ISGN_ENTITY_NAME" "1 verificar_pareja " "Found entity 1: verificar_pareja" {  } { { "verificar_pareja.sv" "" { Text "C:/Users/space/Desktop/Brayan/Taller_Digitales/Taller_3/verificar_pareja.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759998143747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1759998143747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verificar_pareja_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file verificar_pareja_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 verificar_pareja_tb " "Found entity 1: verificar_pareja_tb" {  } { { "verificar_pareja_tb.sv" "" { Text "C:/Users/space/Desktop/Brayan/Taller_Digitales/Taller_3/verificar_pareja_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759998143748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1759998143748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_verificar_pareja.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_verificar_pareja.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_verificar_pareja " "Found entity 1: top_verificar_pareja" {  } { { "top_verificar_pareja.sv" "" { Text "C:/Users/space/Desktop/Brayan/Taller_Digitales/Taller_3/top_verificar_pareja.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759998143749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1759998143749 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "vga.sv(21) " "Verilog HDL Instantiation warning at vga.sv(21): instance has no name" {  } { { "VGA_Controller/vga.sv" "" { Text "C:/Users/space/Desktop/Brayan/Taller_Digitales/Taller_3/VGA_Controller/vga.sv" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Design Software" 0 -1 1759998143750 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_verificar_pareja " "Elaborating entity \"top_verificar_pareja\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1759998143773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verificar_pareja verificar_pareja:uut " "Elaborating entity \"verificar_pareja\" for hierarchy \"verificar_pareja:uut\"" {  } { { "top_verificar_pareja.sv" "uut" { Text "C:/Users/space/Desktop/Brayan/Taller_Digitales/Taller_3/top_verificar_pareja.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1759998143774 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 verificar_pareja.sv(65) " "Verilog HDL assignment warning at verificar_pareja.sv(65): truncated value with size 32 to match size of target (4)" {  } { { "verificar_pareja.sv" "" { Text "C:/Users/space/Desktop/Brayan/Taller_Digitales/Taller_3/verificar_pareja.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1759998143778 "|top_verificar_pareja|verificar_pareja:uut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 verificar_pareja.sv(67) " "Verilog HDL assignment warning at verificar_pareja.sv(67): truncated value with size 32 to match size of target (2)" {  } { { "verificar_pareja.sv" "" { Text "C:/Users/space/Desktop/Brayan/Taller_Digitales/Taller_3/verificar_pareja.sv" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1759998143778 "|top_verificar_pareja|verificar_pareja:uut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 verificar_pareja.sv(66) " "Verilog HDL assignment warning at verificar_pareja.sv(66): truncated value with size 32 to match size of target (4)" {  } { { "verificar_pareja.sv" "" { Text "C:/Users/space/Desktop/Brayan/Taller_Digitales/Taller_3/verificar_pareja.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1759998143778 "|top_verificar_pareja|verificar_pareja:uut"}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/space/Desktop/Brayan/Taller_Digitales/Taller_3/output_files/Memoria.map.smsg " "Generated suppressed messages file C:/Users/space/Desktop/Brayan/Taller_Digitales/Taller_3/output_files/Memoria.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1759998143844 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4801 " "Peak virtual memory: 4801 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1759998143852 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 09 02:22:23 2025 " "Processing ended: Thu Oct 09 02:22:23 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1759998143852 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1759998143852 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1759998143852 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1759998143852 ""}
