// Seed: 71653125
module module_0 (
    output supply1 id_0
    , id_3,
    output supply0 id_1
);
  wire id_4;
  assign id_1 = 1;
  wire id_5;
endmodule
module module_1 (
    input  tri   id_0,
    input  tri0  id_1,
    input  uwire id_2,
    output tri0  id_3,
    input  wire  id_4,
    input  uwire id_5,
    input  tri0  id_6,
    input  wire  id_7,
    input  tri   id_8,
    output tri0  id_9,
    input  wand  id_10,
    output tri0  id_11,
    input  tri1  id_12,
    output wand  id_13,
    output tri0  id_14,
    output wire  id_15,
    input  wand  id_16,
    output tri1  id_17
);
  tri0 id_19;
  module_0 modCall_1 (
      id_9,
      id_13
  );
  assign modCall_1.id_1 = 0;
  uwire id_20;
  wire  id_21;
  wire  id_22 = id_19 ? 1 : 1;
  assign id_13 = id_20;
  wire id_23;
  id_24(
      1
  );
endmodule
