{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79994,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79999,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 5.93819e-05,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 5.39362e-05,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 5.61288e-06,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 5.39362e-05,
	"finish__design__instance__count__class:fill_cell": 1818,
	"finish__design__instance__area__class:fill_cell": 8698.34,
	"finish__design__instance__count__class:tap_cell": 319,
	"finish__design__instance__area__class:tap_cell": 399.133,
	"finish__design__instance__count__class:buffer": 72,
	"finish__design__instance__area__class:buffer": 540.518,
	"finish__design__instance__count__class:clock_buffer": 17,
	"finish__design__instance__area__class:clock_buffer": 425.408,
	"finish__design__instance__count__class:timing_repair_buffer": 219,
	"finish__design__instance__area__class:timing_repair_buffer": 2142.05,
	"finish__design__instance__count__class:inverter": 30,
	"finish__design__instance__area__class:inverter": 112.608,
	"finish__design__instance__count__class:clock_inverter": 15,
	"finish__design__instance__area__class:clock_inverter": 152.646,
	"finish__design__instance__count__class:sequential_cell": 254,
	"finish__design__instance__area__class:sequential_cell": 7241.95,
	"finish__design__instance__count__class:multi_input_combinational_cell": 589,
	"finish__design__instance__area__class:multi_input_combinational_cell": 3759.86,
	"finish__design__instance__count": 3333,
	"finish__design__instance__area": 23472.5,
	"finish__timing__setup__tns": 0,
	"finish__timing__hold__tns": 0,
	"finish__timing__setup__ws": 15.8683,
	"finish__timing__hold__ws": 0.263853,
	"finish__timing__fmax__clock:core_clock": 2.42033e+08,
	"finish__timing__fmax": 2.42033e+08,
	"finish__clock__skew__setup": 0.00877459,
	"finish__clock__skew__hold": 0.00877459,
	"finish__timing__drv__max_slew_limit": 0.377459,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.471002,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000631475,
	"finish__power__switching__total": 0.000182067,
	"finish__power__leakage__total": 5.92979e-09,
	"finish__power__total": 0.000813548,
	"finish__design__io": 297,
	"finish__design__die__area": 24598.8,
	"finish__design__core__area": 23472.5,
	"finish__design__instance__count": 1515,
	"finish__design__instance__area": 14774.2,
	"finish__design__instance__count__stdcell": 1515,
	"finish__design__instance__area__stdcell": 14774.2,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.629424,
	"finish__design__instance__utilization__stdcell": 0.629424,
	"finish__design__rows": 56,
	"finish__design__rows:unithd": 56,
	"finish__design__sites": 18760,
	"finish__design__sites:unithd": 18760,
	"finish__flow__warnings__count": 0,
	"finish__flow__errors__count": 0
}