#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Nov  4 20:39:33 2023
# Process ID: 9160
# Current directory: /home/vs/funtion/verilog/ELD_LAB
# Command line: vivado
# Log file: /home/vs/funtion/verilog/ELD_LAB/vivado.log
# Journal file: /home/vs/funtion/verilog/ELD_LAB/vivado.jou
#-----------------------------------------------------------
start_gui
create_project HW8_ARM_2x2matrix_into /home/vs/funtion/verilog/ELD_LAB/HW8_ARM_2x2matrix_into -part xc7z020clg484-1
set_property board_part digilentinc.com:zedboard:part0:1.0 [current_project]
create_bd_design "test"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
set_property -dict [list CONFIG.PCW_USE_M_AXI_GP0 {0} CONFIG.PCW_EN_CLK0_PORT {0}] [get_bd_cells processing_system7_0]
regenerate_bd_layout
set_property screensize {246 108} [get_bd_cells processing_system7_0]
set_property location {1 161 148} [get_bd_cells processing_system7_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
endgroup
set_property screensize {378 228} [get_bd_cells processing_system7_0]
startgroup
set_property -dict [list CONFIG.PCW_USE_M_AXI_GP0 {0} CONFIG.PCW_EN_CLK0_PORT {0} CONFIG.PCW_EN_RST0_PORT {0} CONFIG.PCW_QSPI_PERIPHERAL_ENABLE {1} CONFIG.PCW_ENET0_PERIPHERAL_ENABLE {0} CONFIG.PCW_SD0_PERIPHERAL_ENABLE {0}] [get_bd_cells processing_system7_0]
endgroup
startgroup
set_property -dict [list CONFIG.PCW_USB0_PERIPHERAL_ENABLE {0}] [get_bd_cells processing_system7_0]
endgroup
startgroup
set_property -dict [list CONFIG.PCW_UART1_PERIPHERAL_ENABLE {0} CONFIG.PCW_TTC0_PERIPHERAL_ENABLE {0} CONFIG.PCW_GPIO_MIO_GPIO_ENABLE {0}] [get_bd_cells processing_system7_0]
endgroup
set_property screensize {337 52} [get_bd_cells processing_system7_0]
set_property location {432 161} [get_bd_intf_ports FIXED_IO]
set_property location {415 141} [get_bd_intf_ports DDR]
set_property screensize {336 107} [get_bd_cells processing_system7_0]
validate_bd_design
set_property screensize {288 97} [get_bd_cells processing_system7_0]
set_property screensize {279 105} [get_bd_cells processing_system7_0]
generate_target all [get_files  /home/vs/funtion/verilog/ELD_LAB/HW8_ARM_2x2matrix_into/HW8_ARM_2x2matrix_into.srcs/sources_1/bd/test/test.bd]
catch { config_ip_cache -export [get_ips -all test_processing_system7_0_0] }
export_ip_user_files -of_objects [get_files /home/vs/funtion/verilog/ELD_LAB/HW8_ARM_2x2matrix_into/HW8_ARM_2x2matrix_into.srcs/sources_1/bd/test/test.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/vs/funtion/verilog/ELD_LAB/HW8_ARM_2x2matrix_into/HW8_ARM_2x2matrix_into.srcs/sources_1/bd/test/test.bd]
launch_runs -jobs 8 test_processing_system7_0_0_synth_1
export_simulation -of_objects [get_files /home/vs/funtion/verilog/ELD_LAB/HW8_ARM_2x2matrix_into/HW8_ARM_2x2matrix_into.srcs/sources_1/bd/test/test.bd] -directory /home/vs/funtion/verilog/ELD_LAB/HW8_ARM_2x2matrix_into/HW8_ARM_2x2matrix_into.ip_user_files/sim_scripts -ip_user_files_dir /home/vs/funtion/verilog/ELD_LAB/HW8_ARM_2x2matrix_into/HW8_ARM_2x2matrix_into.ip_user_files -ipstatic_source_dir /home/vs/funtion/verilog/ELD_LAB/HW8_ARM_2x2matrix_into/HW8_ARM_2x2matrix_into.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/vs/funtion/verilog/ELD_LAB/HW8_ARM_2x2matrix_into/HW8_ARM_2x2matrix_into.cache/compile_simlib/modelsim} {questa=/home/vs/funtion/verilog/ELD_LAB/HW8_ARM_2x2matrix_into/HW8_ARM_2x2matrix_into.cache/compile_simlib/questa} {ies=/home/vs/funtion/verilog/ELD_LAB/HW8_ARM_2x2matrix_into/HW8_ARM_2x2matrix_into.cache/compile_simlib/ies} {xcelium=/home/vs/funtion/verilog/ELD_LAB/HW8_ARM_2x2matrix_into/HW8_ARM_2x2matrix_into.cache/compile_simlib/xcelium} {vcs=/home/vs/funtion/verilog/ELD_LAB/HW8_ARM_2x2matrix_into/HW8_ARM_2x2matrix_into.cache/compile_simlib/vcs} {riviera=/home/vs/funtion/verilog/ELD_LAB/HW8_ARM_2x2matrix_into/HW8_ARM_2x2matrix_into.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files /home/vs/funtion/verilog/ELD_LAB/HW8_ARM_2x2matrix_into/HW8_ARM_2x2matrix_into.srcs/sources_1/bd/test/test.bd] -top
add_files -norecurse /home/vs/funtion/verilog/ELD_LAB/HW8_ARM_2x2matrix_into/HW8_ARM_2x2matrix_into.srcs/sources_1/bd/test/hdl/test_wrapper.v
file mkdir /home/vs/funtion/verilog/ELD_LAB/HW8_ARM_2x2matrix_into/HW8_ARM_2x2matrix_into.sdk
write_hwdef -force  -file /home/vs/funtion/verilog/ELD_LAB/HW8_ARM_2x2matrix_into/HW8_ARM_2x2matrix_into.sdk/test_wrapper.hdf
launch_sdk -workspace /home/vs/funtion/verilog/ELD_LAB/HW8_ARM_2x2matrix_into/HW8_ARM_2x2matrix_into.sdk -hwspec /home/vs/funtion/verilog/ELD_LAB/HW8_ARM_2x2matrix_into/HW8_ARM_2x2matrix_into.sdk/test_wrapper.hdf
open_project /home/vs/funtion/verilog/ELD_LAB/LAB_8_ARM_BASIC/LAB_8_ARM_BASIC.xpr
update_compile_order -fileset sources_1
launch_sdk -workspace /home/vs/funtion/verilog/ELD_LAB/LAB_8_ARM_BASIC/LAB_8_ARM_BASIC.sdk -hwspec /home/vs/funtion/verilog/ELD_LAB/LAB_8_ARM_BASIC/LAB_8_ARM_BASIC.sdk/design_test_wrapper.hdf
current_project HW8_ARM_2x2matrix_into
write_hwdef -force  -file /home/vs/funtion/verilog/ELD_LAB/HW8_ARM_2x2matrix_into/HW8_ARM_2x2matrix_into.sdk/test_wrapper.hdf
launch_sdk -workspace /home/vs/funtion/verilog/ELD_LAB/HW8_ARM_2x2matrix_into/HW8_ARM_2x2matrix_into.sdk -hwspec /home/vs/funtion/verilog/ELD_LAB/HW8_ARM_2x2matrix_into/HW8_ARM_2x2matrix_into.sdk/test_wrapper.hdf
close_project
close_project
create_project HW8.1_try2 /home/vs/funtion/verilog/ELD_LAB/HW8.1_try2 -part xc7z020clg484-1
set_property board_part digilentinc.com:zedboard:part0:1.0 [current_project]
create_bd_design "test"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
set_property -dict [list CONFIG.PCW_USE_M_AXI_GP0 {0} CONFIG.PCW_EN_CLK0_PORT {0} CONFIG.PCW_QSPI_PERIPHERAL_ENABLE {0} CONFIG.PCW_ENET0_PERIPHERAL_ENABLE {0} CONFIG.PCW_SD0_PERIPHERAL_ENABLE {0} CONFIG.PCW_TTC0_PERIPHERAL_ENABLE {0} CONFIG.PCW_USB0_PERIPHERAL_ENABLE {0} CONFIG.PCW_GPIO_MIO_GPIO_ENABLE {0}] [get_bd_cells processing_system7_0]
endgroup
startgroup
set_property -dict [list CONFIG.PCW_EN_RST0_PORT {0}] [get_bd_cells processing_system7_0]
endgroup
set_property location {1 165 -190} [get_bd_cells processing_system7_0]
set_property location {1 210 -200} [get_bd_cells processing_system7_0]
set_property location {1 117 -200} [get_bd_cells processing_system7_0]
set_property location {393 -280} [get_bd_intf_ports DDR]
set_property location {441 -208} [get_bd_intf_ports DDR]
set_property location {0.5 -76 -195} [get_bd_cells processing_system7_0]
set_property location {1 -120 -226} [get_bd_cells processing_system7_0]
set_property location {1.5 293 -94} [get_bd_cells processing_system7_0]
set_property location {1 300 -230} [get_bd_cells processing_system7_0]
set_property location {1 366 -234} [get_bd_cells processing_system7_0]
validate_bd_design
generate_target all [get_files  /home/vs/funtion/verilog/ELD_LAB/HW8.1_try2/HW8.1_try2.srcs/sources_1/bd/test/test.bd]
catch { config_ip_cache -export [get_ips -all test_processing_system7_0_0] }
export_ip_user_files -of_objects [get_files /home/vs/funtion/verilog/ELD_LAB/HW8.1_try2/HW8.1_try2.srcs/sources_1/bd/test/test.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/vs/funtion/verilog/ELD_LAB/HW8.1_try2/HW8.1_try2.srcs/sources_1/bd/test/test.bd]
launch_runs -jobs 8 test_processing_system7_0_0_synth_1
export_simulation -of_objects [get_files /home/vs/funtion/verilog/ELD_LAB/HW8.1_try2/HW8.1_try2.srcs/sources_1/bd/test/test.bd] -directory /home/vs/funtion/verilog/ELD_LAB/HW8.1_try2/HW8.1_try2.ip_user_files/sim_scripts -ip_user_files_dir /home/vs/funtion/verilog/ELD_LAB/HW8.1_try2/HW8.1_try2.ip_user_files -ipstatic_source_dir /home/vs/funtion/verilog/ELD_LAB/HW8.1_try2/HW8.1_try2.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/vs/funtion/verilog/ELD_LAB/HW8.1_try2/HW8.1_try2.cache/compile_simlib/modelsim} {questa=/home/vs/funtion/verilog/ELD_LAB/HW8.1_try2/HW8.1_try2.cache/compile_simlib/questa} {ies=/home/vs/funtion/verilog/ELD_LAB/HW8.1_try2/HW8.1_try2.cache/compile_simlib/ies} {xcelium=/home/vs/funtion/verilog/ELD_LAB/HW8.1_try2/HW8.1_try2.cache/compile_simlib/xcelium} {vcs=/home/vs/funtion/verilog/ELD_LAB/HW8.1_try2/HW8.1_try2.cache/compile_simlib/vcs} {riviera=/home/vs/funtion/verilog/ELD_LAB/HW8.1_try2/HW8.1_try2.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files /home/vs/funtion/verilog/ELD_LAB/HW8.1_try2/HW8.1_try2.srcs/sources_1/bd/test/test.bd] -top
add_files -norecurse /home/vs/funtion/verilog/ELD_LAB/HW8.1_try2/HW8.1_try2.srcs/sources_1/bd/test/hdl/test_wrapper.v
file mkdir /home/vs/funtion/verilog/ELD_LAB/HW8.1_try2/HW8.1_try2.sdk
write_hwdef -force  -file /home/vs/funtion/verilog/ELD_LAB/HW8.1_try2/HW8.1_try2.sdk/test_wrapper.hdf
write_hwdef -force  -file /home/vs/funtion/verilog/ELD_LAB/HW8.1_try2/HW8.1_try2.sdk/test_wrapper.hdf
launch_sdk -workspace /home/vs/funtion/verilog/ELD_LAB/HW8.1_try2/HW8.1_try2.sdk -hwspec /home/vs/funtion/verilog/ELD_LAB/HW8.1_try2/HW8.1_try2.sdk/test_wrapper.hdf
