{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 06 09:06:28 2015 " "Info: Processing started: Wed May 06 09:06:28 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DMFBTrainMoveVoltageGenerator -c DMFBTrainMoveVoltageGenerator --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DMFBTrainMoveVoltageGenerator -c DMFBTrainMoveVoltageGenerator --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "DMFBTrainMoveVoltageGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFBTrainMoveVoltageGenerator.v" 9 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "DMFB_Train_Controller:C0\|next " "Info: Detected ripple clock \"DMFB_Train_Controller:C0\|next\" as buffer" {  } { { "DMFB_Train_Controller.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFB_Train_Controller.v" 23 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DMFB_Train_Controller:C0\|next" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register DMFB_Train_Datapath:D0\|NextMoveGenerator:N0\|A3\[3\] register DMFB_Train_Datapath:D0\|Train_Display_Generator:D5\|disp10\[4\] 63.24 MHz 15.814 ns Internal " "Info: Clock \"clock\" has Internal fmax of 63.24 MHz between source register \"DMFB_Train_Datapath:D0\|NextMoveGenerator:N0\|A3\[3\]\" and destination register \"DMFB_Train_Datapath:D0\|Train_Display_Generator:D5\|disp10\[4\]\" (period= 15.814 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.955 ns + Longest register register " "Info: + Longest register to register delay is 3.955 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DMFB_Train_Datapath:D0\|NextMoveGenerator:N0\|A3\[3\] 1 REG LCFF_X57_Y13_N31 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X57_Y13_N31; Fanout = 12; REG Node = 'DMFB_Train_Datapath:D0\|NextMoveGenerator:N0\|A3\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DMFB_Train_Datapath:D0|NextMoveGenerator:N0|A3[3] } "NODE_NAME" } } { "NextMoveGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/NextMoveGenerator.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.750 ns) + CELL(0.398 ns) 1.148 ns DMFB_Train_Datapath:D0\|Train_Display_Generator:D5\|Equal5~0 2 COMB LCCOMB_X56_Y13_N8 2 " "Info: 2: + IC(0.750 ns) + CELL(0.398 ns) = 1.148 ns; Loc. = LCCOMB_X56_Y13_N8; Fanout = 2; COMB Node = 'DMFB_Train_Datapath:D0\|Train_Display_Generator:D5\|Equal5~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.148 ns" { DMFB_Train_Datapath:D0|NextMoveGenerator:N0|A3[3] DMFB_Train_Datapath:D0|Train_Display_Generator:D5|Equal5~0 } "NODE_NAME" } } { "Train_Display_Generator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/Train_Display_Generator.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.272 ns) + CELL(0.275 ns) 1.695 ns DMFB_Train_Datapath:D0\|Train_Display_Generator:D5\|Equal1~2 3 COMB LCCOMB_X56_Y13_N26 2 " "Info: 3: + IC(0.272 ns) + CELL(0.275 ns) = 1.695 ns; Loc. = LCCOMB_X56_Y13_N26; Fanout = 2; COMB Node = 'DMFB_Train_Datapath:D0\|Train_Display_Generator:D5\|Equal1~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.547 ns" { DMFB_Train_Datapath:D0|Train_Display_Generator:D5|Equal5~0 DMFB_Train_Datapath:D0|Train_Display_Generator:D5|Equal1~2 } "NODE_NAME" } } { "Train_Display_Generator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/Train_Display_Generator.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.389 ns) 2.339 ns DMFB_Train_Datapath:D0\|Train_Display_Generator:D5\|Equal3~2 4 COMB LCCOMB_X56_Y13_N20 3 " "Info: 4: + IC(0.255 ns) + CELL(0.389 ns) = 2.339 ns; Loc. = LCCOMB_X56_Y13_N20; Fanout = 3; COMB Node = 'DMFB_Train_Datapath:D0\|Train_Display_Generator:D5\|Equal3~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.644 ns" { DMFB_Train_Datapath:D0|Train_Display_Generator:D5|Equal1~2 DMFB_Train_Datapath:D0|Train_Display_Generator:D5|Equal3~2 } "NODE_NAME" } } { "Train_Display_Generator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/Train_Display_Generator.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.694 ns) + CELL(0.420 ns) 3.453 ns DMFB_Train_Datapath:D0\|Train_Display_Generator:D5\|disp10~20 5 COMB LCCOMB_X54_Y13_N22 1 " "Info: 5: + IC(0.694 ns) + CELL(0.420 ns) = 3.453 ns; Loc. = LCCOMB_X54_Y13_N22; Fanout = 1; COMB Node = 'DMFB_Train_Datapath:D0\|Train_Display_Generator:D5\|disp10~20'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.114 ns" { DMFB_Train_Datapath:D0|Train_Display_Generator:D5|Equal3~2 DMFB_Train_Datapath:D0|Train_Display_Generator:D5|disp10~20 } "NODE_NAME" } } { "Train_Display_Generator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/Train_Display_Generator.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.150 ns) 3.871 ns DMFB_Train_Datapath:D0\|Train_Display_Generator:D5\|disp10~21 6 COMB LCCOMB_X54_Y13_N4 1 " "Info: 6: + IC(0.268 ns) + CELL(0.150 ns) = 3.871 ns; Loc. = LCCOMB_X54_Y13_N4; Fanout = 1; COMB Node = 'DMFB_Train_Datapath:D0\|Train_Display_Generator:D5\|disp10~21'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.418 ns" { DMFB_Train_Datapath:D0|Train_Display_Generator:D5|disp10~20 DMFB_Train_Datapath:D0|Train_Display_Generator:D5|disp10~21 } "NODE_NAME" } } { "Train_Display_Generator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/Train_Display_Generator.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.955 ns DMFB_Train_Datapath:D0\|Train_Display_Generator:D5\|disp10\[4\] 7 REG LCFF_X54_Y13_N5 1 " "Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 3.955 ns; Loc. = LCFF_X54_Y13_N5; Fanout = 1; REG Node = 'DMFB_Train_Datapath:D0\|Train_Display_Generator:D5\|disp10\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { DMFB_Train_Datapath:D0|Train_Display_Generator:D5|disp10~21 DMFB_Train_Datapath:D0|Train_Display_Generator:D5|disp10[4] } "NODE_NAME" } } { "Train_Display_Generator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/Train_Display_Generator.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.716 ns ( 43.39 % ) " "Info: Total cell delay = 1.716 ns ( 43.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.239 ns ( 56.61 % ) " "Info: Total interconnect delay = 2.239 ns ( 56.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.955 ns" { DMFB_Train_Datapath:D0|NextMoveGenerator:N0|A3[3] DMFB_Train_Datapath:D0|Train_Display_Generator:D5|Equal5~0 DMFB_Train_Datapath:D0|Train_Display_Generator:D5|Equal1~2 DMFB_Train_Datapath:D0|Train_Display_Generator:D5|Equal3~2 DMFB_Train_Datapath:D0|Train_Display_Generator:D5|disp10~20 DMFB_Train_Datapath:D0|Train_Display_Generator:D5|disp10~21 DMFB_Train_Datapath:D0|Train_Display_Generator:D5|disp10[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.955 ns" { DMFB_Train_Datapath:D0|NextMoveGenerator:N0|A3[3] {} DMFB_Train_Datapath:D0|Train_Display_Generator:D5|Equal5~0 {} DMFB_Train_Datapath:D0|Train_Display_Generator:D5|Equal1~2 {} DMFB_Train_Datapath:D0|Train_Display_Generator:D5|Equal3~2 {} DMFB_Train_Datapath:D0|Train_Display_Generator:D5|disp10~20 {} DMFB_Train_Datapath:D0|Train_Display_Generator:D5|disp10~21 {} DMFB_Train_Datapath:D0|Train_Display_Generator:D5|disp10[4] {} } { 0.000ns 0.750ns 0.272ns 0.255ns 0.694ns 0.268ns 0.000ns } { 0.000ns 0.398ns 0.275ns 0.389ns 0.420ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.738 ns - Smallest " "Info: - Smallest clock skew is -3.738 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.669 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.669 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "DMFBTrainMoveVoltageGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFBTrainMoveVoltageGenerator.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G2 89 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 89; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "DMFBTrainMoveVoltageGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFBTrainMoveVoltageGenerator.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.015 ns) + CELL(0.537 ns) 2.669 ns DMFB_Train_Datapath:D0\|Train_Display_Generator:D5\|disp10\[4\] 3 REG LCFF_X54_Y13_N5 1 " "Info: 3: + IC(1.015 ns) + CELL(0.537 ns) = 2.669 ns; Loc. = LCFF_X54_Y13_N5; Fanout = 1; REG Node = 'DMFB_Train_Datapath:D0\|Train_Display_Generator:D5\|disp10\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.552 ns" { clock~clkctrl DMFB_Train_Datapath:D0|Train_Display_Generator:D5|disp10[4] } "NODE_NAME" } } { "Train_Display_Generator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/Train_Display_Generator.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.55 % ) " "Info: Total cell delay = 1.536 ns ( 57.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.133 ns ( 42.45 % ) " "Info: Total interconnect delay = 1.133 ns ( 42.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { clock clock~clkctrl DMFB_Train_Datapath:D0|Train_Display_Generator:D5|disp10[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { clock {} clock~combout {} clock~clkctrl {} DMFB_Train_Datapath:D0|Train_Display_Generator:D5|disp10[4] {} } { 0.000ns 0.000ns 0.118ns 1.015ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 6.407 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 6.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "DMFBTrainMoveVoltageGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFBTrainMoveVoltageGenerator.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.949 ns) + CELL(0.787 ns) 3.735 ns DMFB_Train_Controller:C0\|next 2 REG LCFF_X62_Y15_N5 2 " "Info: 2: + IC(1.949 ns) + CELL(0.787 ns) = 3.735 ns; Loc. = LCFF_X62_Y15_N5; Fanout = 2; REG Node = 'DMFB_Train_Controller:C0\|next'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.736 ns" { clock DMFB_Train_Controller:C0|next } "NODE_NAME" } } { "DMFB_Train_Controller.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFB_Train_Controller.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.111 ns) + CELL(0.000 ns) 4.846 ns DMFB_Train_Controller:C0\|next~clkctrl 3 COMB CLKCTRL_G5 28 " "Info: 3: + IC(1.111 ns) + CELL(0.000 ns) = 4.846 ns; Loc. = CLKCTRL_G5; Fanout = 28; COMB Node = 'DMFB_Train_Controller:C0\|next~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.111 ns" { DMFB_Train_Controller:C0|next DMFB_Train_Controller:C0|next~clkctrl } "NODE_NAME" } } { "DMFB_Train_Controller.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFB_Train_Controller.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.537 ns) 6.407 ns DMFB_Train_Datapath:D0\|NextMoveGenerator:N0\|A3\[3\] 4 REG LCFF_X57_Y13_N31 12 " "Info: 4: + IC(1.024 ns) + CELL(0.537 ns) = 6.407 ns; Loc. = LCFF_X57_Y13_N31; Fanout = 12; REG Node = 'DMFB_Train_Datapath:D0\|NextMoveGenerator:N0\|A3\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { DMFB_Train_Controller:C0|next~clkctrl DMFB_Train_Datapath:D0|NextMoveGenerator:N0|A3[3] } "NODE_NAME" } } { "NextMoveGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/NextMoveGenerator.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 36.26 % ) " "Info: Total cell delay = 2.323 ns ( 36.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.084 ns ( 63.74 % ) " "Info: Total interconnect delay = 4.084 ns ( 63.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.407 ns" { clock DMFB_Train_Controller:C0|next DMFB_Train_Controller:C0|next~clkctrl DMFB_Train_Datapath:D0|NextMoveGenerator:N0|A3[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.407 ns" { clock {} clock~combout {} DMFB_Train_Controller:C0|next {} DMFB_Train_Controller:C0|next~clkctrl {} DMFB_Train_Datapath:D0|NextMoveGenerator:N0|A3[3] {} } { 0.000ns 0.000ns 1.949ns 1.111ns 1.024ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { clock clock~clkctrl DMFB_Train_Datapath:D0|Train_Display_Generator:D5|disp10[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { clock {} clock~combout {} clock~clkctrl {} DMFB_Train_Datapath:D0|Train_Display_Generator:D5|disp10[4] {} } { 0.000ns 0.000ns 0.118ns 1.015ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.407 ns" { clock DMFB_Train_Controller:C0|next DMFB_Train_Controller:C0|next~clkctrl DMFB_Train_Datapath:D0|NextMoveGenerator:N0|A3[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.407 ns" { clock {} clock~combout {} DMFB_Train_Controller:C0|next {} DMFB_Train_Controller:C0|next~clkctrl {} DMFB_Train_Datapath:D0|NextMoveGenerator:N0|A3[3] {} } { 0.000ns 0.000ns 1.949ns 1.111ns 1.024ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "NextMoveGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/NextMoveGenerator.v" 35 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Train_Display_Generator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/Train_Display_Generator.v" 12 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "NextMoveGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/NextMoveGenerator.v" 35 -1 0 } } { "Train_Display_Generator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/Train_Display_Generator.v" 12 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.955 ns" { DMFB_Train_Datapath:D0|NextMoveGenerator:N0|A3[3] DMFB_Train_Datapath:D0|Train_Display_Generator:D5|Equal5~0 DMFB_Train_Datapath:D0|Train_Display_Generator:D5|Equal1~2 DMFB_Train_Datapath:D0|Train_Display_Generator:D5|Equal3~2 DMFB_Train_Datapath:D0|Train_Display_Generator:D5|disp10~20 DMFB_Train_Datapath:D0|Train_Display_Generator:D5|disp10~21 DMFB_Train_Datapath:D0|Train_Display_Generator:D5|disp10[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.955 ns" { DMFB_Train_Datapath:D0|NextMoveGenerator:N0|A3[3] {} DMFB_Train_Datapath:D0|Train_Display_Generator:D5|Equal5~0 {} DMFB_Train_Datapath:D0|Train_Display_Generator:D5|Equal1~2 {} DMFB_Train_Datapath:D0|Train_Display_Generator:D5|Equal3~2 {} DMFB_Train_Datapath:D0|Train_Display_Generator:D5|disp10~20 {} DMFB_Train_Datapath:D0|Train_Display_Generator:D5|disp10~21 {} DMFB_Train_Datapath:D0|Train_Display_Generator:D5|disp10[4] {} } { 0.000ns 0.750ns 0.272ns 0.255ns 0.694ns 0.268ns 0.000ns } { 0.000ns 0.398ns 0.275ns 0.389ns 0.420ns 0.150ns 0.084ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { clock clock~clkctrl DMFB_Train_Datapath:D0|Train_Display_Generator:D5|disp10[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { clock {} clock~combout {} clock~clkctrl {} DMFB_Train_Datapath:D0|Train_Display_Generator:D5|disp10[4] {} } { 0.000ns 0.000ns 0.118ns 1.015ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.407 ns" { clock DMFB_Train_Controller:C0|next DMFB_Train_Controller:C0|next~clkctrl DMFB_Train_Datapath:D0|NextMoveGenerator:N0|A3[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.407 ns" { clock {} clock~combout {} DMFB_Train_Controller:C0|next {} DMFB_Train_Controller:C0|next~clkctrl {} DMFB_Train_Datapath:D0|NextMoveGenerator:N0|A3[3] {} } { 0.000ns 0.000ns 1.949ns 1.111ns 1.024ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock 28 " "Warning: Circuit may not operate. Detected 28 non-operational path(s) clocked by clock \"clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "DMFB_Train_Controller:C0\|reset_N DMFB_Train_Datapath:D0\|NextMoveGenerator:N0\|locCurrent\[2\] clock 1.634 ns " "Info: Found hold time violation between source  pin or register \"DMFB_Train_Controller:C0\|reset_N\" and destination pin or register \"DMFB_Train_Datapath:D0\|NextMoveGenerator:N0\|locCurrent\[2\]\" for clock \"clock\" (Hold time is 1.634 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.738 ns + Largest " "Info: + Largest clock skew is 3.738 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 6.417 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 6.417 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "DMFBTrainMoveVoltageGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFBTrainMoveVoltageGenerator.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.949 ns) + CELL(0.787 ns) 3.735 ns DMFB_Train_Controller:C0\|next 2 REG LCFF_X62_Y15_N5 2 " "Info: 2: + IC(1.949 ns) + CELL(0.787 ns) = 3.735 ns; Loc. = LCFF_X62_Y15_N5; Fanout = 2; REG Node = 'DMFB_Train_Controller:C0\|next'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.736 ns" { clock DMFB_Train_Controller:C0|next } "NODE_NAME" } } { "DMFB_Train_Controller.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFB_Train_Controller.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.111 ns) + CELL(0.000 ns) 4.846 ns DMFB_Train_Controller:C0\|next~clkctrl 3 COMB CLKCTRL_G5 28 " "Info: 3: + IC(1.111 ns) + CELL(0.000 ns) = 4.846 ns; Loc. = CLKCTRL_G5; Fanout = 28; COMB Node = 'DMFB_Train_Controller:C0\|next~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.111 ns" { DMFB_Train_Controller:C0|next DMFB_Train_Controller:C0|next~clkctrl } "NODE_NAME" } } { "DMFB_Train_Controller.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFB_Train_Controller.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.537 ns) 6.417 ns DMFB_Train_Datapath:D0\|NextMoveGenerator:N0\|locCurrent\[2\] 4 REG LCFF_X58_Y15_N29 12 " "Info: 4: + IC(1.034 ns) + CELL(0.537 ns) = 6.417 ns; Loc. = LCFF_X58_Y15_N29; Fanout = 12; REG Node = 'DMFB_Train_Datapath:D0\|NextMoveGenerator:N0\|locCurrent\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { DMFB_Train_Controller:C0|next~clkctrl DMFB_Train_Datapath:D0|NextMoveGenerator:N0|locCurrent[2] } "NODE_NAME" } } { "NextMoveGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/NextMoveGenerator.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 36.20 % ) " "Info: Total cell delay = 2.323 ns ( 36.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.094 ns ( 63.80 % ) " "Info: Total interconnect delay = 4.094 ns ( 63.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.417 ns" { clock DMFB_Train_Controller:C0|next DMFB_Train_Controller:C0|next~clkctrl DMFB_Train_Datapath:D0|NextMoveGenerator:N0|locCurrent[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.417 ns" { clock {} clock~combout {} DMFB_Train_Controller:C0|next {} DMFB_Train_Controller:C0|next~clkctrl {} DMFB_Train_Datapath:D0|NextMoveGenerator:N0|locCurrent[2] {} } { 0.000ns 0.000ns 1.949ns 1.111ns 1.034ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.679 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to source register is 2.679 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "DMFBTrainMoveVoltageGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFBTrainMoveVoltageGenerator.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G2 89 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 89; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "DMFBTrainMoveVoltageGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFBTrainMoveVoltageGenerator.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.537 ns) 2.679 ns DMFB_Train_Controller:C0\|reset_N 3 REG LCFF_X63_Y14_N5 2 " "Info: 3: + IC(1.025 ns) + CELL(0.537 ns) = 2.679 ns; Loc. = LCFF_X63_Y14_N5; Fanout = 2; REG Node = 'DMFB_Train_Controller:C0\|reset_N'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { clock~clkctrl DMFB_Train_Controller:C0|reset_N } "NODE_NAME" } } { "DMFB_Train_Controller.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFB_Train_Controller.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.33 % ) " "Info: Total cell delay = 1.536 ns ( 57.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.143 ns ( 42.67 % ) " "Info: Total interconnect delay = 1.143 ns ( 42.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.679 ns" { clock clock~clkctrl DMFB_Train_Controller:C0|reset_N } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.679 ns" { clock {} clock~combout {} clock~clkctrl {} DMFB_Train_Controller:C0|reset_N {} } { 0.000ns 0.000ns 0.118ns 1.025ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.417 ns" { clock DMFB_Train_Controller:C0|next DMFB_Train_Controller:C0|next~clkctrl DMFB_Train_Datapath:D0|NextMoveGenerator:N0|locCurrent[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.417 ns" { clock {} clock~combout {} DMFB_Train_Controller:C0|next {} DMFB_Train_Controller:C0|next~clkctrl {} DMFB_Train_Datapath:D0|NextMoveGenerator:N0|locCurrent[2] {} } { 0.000ns 0.000ns 1.949ns 1.111ns 1.034ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.679 ns" { clock clock~clkctrl DMFB_Train_Controller:C0|reset_N } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.679 ns" { clock {} clock~combout {} clock~clkctrl {} DMFB_Train_Controller:C0|reset_N {} } { 0.000ns 0.000ns 0.118ns 1.025ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "DMFB_Train_Controller.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFB_Train_Controller.v" 22 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.120 ns - Shortest register register " "Info: - Shortest register to register delay is 2.120 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DMFB_Train_Controller:C0\|reset_N 1 REG LCFF_X63_Y14_N5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X63_Y14_N5; Fanout = 2; REG Node = 'DMFB_Train_Controller:C0\|reset_N'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DMFB_Train_Controller:C0|reset_N } "NODE_NAME" } } { "DMFB_Train_Controller.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFB_Train_Controller.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.150 ns) 1.146 ns DMFB_Train_Datapath:D0\|NextMoveGenerator:N0\|always0~0 2 COMB LCCOMB_X58_Y15_N24 30 " "Info: 2: + IC(0.996 ns) + CELL(0.150 ns) = 1.146 ns; Loc. = LCCOMB_X58_Y15_N24; Fanout = 30; COMB Node = 'DMFB_Train_Datapath:D0\|NextMoveGenerator:N0\|always0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.146 ns" { DMFB_Train_Controller:C0|reset_N DMFB_Train_Datapath:D0|NextMoveGenerator:N0|always0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.470 ns) + CELL(0.420 ns) 2.036 ns DMFB_Train_Datapath:D0\|NextMoveGenerator:N0\|locCurrent~18 3 COMB LCCOMB_X58_Y15_N28 1 " "Info: 3: + IC(0.470 ns) + CELL(0.420 ns) = 2.036 ns; Loc. = LCCOMB_X58_Y15_N28; Fanout = 1; COMB Node = 'DMFB_Train_Datapath:D0\|NextMoveGenerator:N0\|locCurrent~18'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.890 ns" { DMFB_Train_Datapath:D0|NextMoveGenerator:N0|always0~0 DMFB_Train_Datapath:D0|NextMoveGenerator:N0|locCurrent~18 } "NODE_NAME" } } { "NextMoveGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/NextMoveGenerator.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.120 ns DMFB_Train_Datapath:D0\|NextMoveGenerator:N0\|locCurrent\[2\] 4 REG LCFF_X58_Y15_N29 12 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 2.120 ns; Loc. = LCFF_X58_Y15_N29; Fanout = 12; REG Node = 'DMFB_Train_Datapath:D0\|NextMoveGenerator:N0\|locCurrent\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { DMFB_Train_Datapath:D0|NextMoveGenerator:N0|locCurrent~18 DMFB_Train_Datapath:D0|NextMoveGenerator:N0|locCurrent[2] } "NODE_NAME" } } { "NextMoveGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/NextMoveGenerator.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.654 ns ( 30.85 % ) " "Info: Total cell delay = 0.654 ns ( 30.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.466 ns ( 69.15 % ) " "Info: Total interconnect delay = 1.466 ns ( 69.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.120 ns" { DMFB_Train_Controller:C0|reset_N DMFB_Train_Datapath:D0|NextMoveGenerator:N0|always0~0 DMFB_Train_Datapath:D0|NextMoveGenerator:N0|locCurrent~18 DMFB_Train_Datapath:D0|NextMoveGenerator:N0|locCurrent[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.120 ns" { DMFB_Train_Controller:C0|reset_N {} DMFB_Train_Datapath:D0|NextMoveGenerator:N0|always0~0 {} DMFB_Train_Datapath:D0|NextMoveGenerator:N0|locCurrent~18 {} DMFB_Train_Datapath:D0|NextMoveGenerator:N0|locCurrent[2] {} } { 0.000ns 0.996ns 0.470ns 0.000ns } { 0.000ns 0.150ns 0.420ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "NextMoveGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/NextMoveGenerator.v" 35 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "DMFB_Train_Controller.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFB_Train_Controller.v" 22 -1 0 } } { "NextMoveGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/NextMoveGenerator.v" 35 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.417 ns" { clock DMFB_Train_Controller:C0|next DMFB_Train_Controller:C0|next~clkctrl DMFB_Train_Datapath:D0|NextMoveGenerator:N0|locCurrent[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.417 ns" { clock {} clock~combout {} DMFB_Train_Controller:C0|next {} DMFB_Train_Controller:C0|next~clkctrl {} DMFB_Train_Datapath:D0|NextMoveGenerator:N0|locCurrent[2] {} } { 0.000ns 0.000ns 1.949ns 1.111ns 1.034ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.679 ns" { clock clock~clkctrl DMFB_Train_Controller:C0|reset_N } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.679 ns" { clock {} clock~combout {} clock~clkctrl {} DMFB_Train_Controller:C0|reset_N {} } { 0.000ns 0.000ns 0.118ns 1.025ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.120 ns" { DMFB_Train_Controller:C0|reset_N DMFB_Train_Datapath:D0|NextMoveGenerator:N0|always0~0 DMFB_Train_Datapath:D0|NextMoveGenerator:N0|locCurrent~18 DMFB_Train_Datapath:D0|NextMoveGenerator:N0|locCurrent[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.120 ns" { DMFB_Train_Controller:C0|reset_N {} DMFB_Train_Datapath:D0|NextMoveGenerator:N0|always0~0 {} DMFB_Train_Datapath:D0|NextMoveGenerator:N0|locCurrent~18 {} DMFB_Train_Datapath:D0|NextMoveGenerator:N0|locCurrent[2] {} } { 0.000ns 0.996ns 0.470ns 0.000ns } { 0.000ns 0.150ns 0.420ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "DMFB_Train_Controller:C0\|stateCurrent.applyVoltage reset clock 4.935 ns register " "Info: tsu for register \"DMFB_Train_Controller:C0\|stateCurrent.applyVoltage\" (data pin = \"reset\", clock pin = \"clock\") is 4.935 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.650 ns + Longest pin register " "Info: + Longest pin to register delay is 7.650 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns reset 1 PIN PIN_N23 8 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 8; PIN Node = 'reset'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "DMFBTrainMoveVoltageGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFBTrainMoveVoltageGenerator.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.385 ns) + CELL(0.150 ns) 6.377 ns DMFB_Train_Controller:C0\|Selector0~4 2 COMB LCCOMB_X62_Y15_N30 2 " "Info: 2: + IC(5.385 ns) + CELL(0.150 ns) = 6.377 ns; Loc. = LCCOMB_X62_Y15_N30; Fanout = 2; COMB Node = 'DMFB_Train_Controller:C0\|Selector0~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.535 ns" { reset DMFB_Train_Controller:C0|Selector0~4 } "NODE_NAME" } } { "DMFB_Train_Controller.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFB_Train_Controller.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.753 ns) + CELL(0.436 ns) 7.566 ns DMFB_Train_Controller:C0\|Selector7~1 3 COMB LCCOMB_X63_Y14_N0 1 " "Info: 3: + IC(0.753 ns) + CELL(0.436 ns) = 7.566 ns; Loc. = LCCOMB_X63_Y14_N0; Fanout = 1; COMB Node = 'DMFB_Train_Controller:C0\|Selector7~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.189 ns" { DMFB_Train_Controller:C0|Selector0~4 DMFB_Train_Controller:C0|Selector7~1 } "NODE_NAME" } } { "DMFB_Train_Controller.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFB_Train_Controller.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.650 ns DMFB_Train_Controller:C0\|stateCurrent.applyVoltage 4 REG LCFF_X63_Y14_N1 5 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 7.650 ns; Loc. = LCFF_X63_Y14_N1; Fanout = 5; REG Node = 'DMFB_Train_Controller:C0\|stateCurrent.applyVoltage'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { DMFB_Train_Controller:C0|Selector7~1 DMFB_Train_Controller:C0|stateCurrent.applyVoltage } "NODE_NAME" } } { "DMFB_Train_Controller.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFB_Train_Controller.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.512 ns ( 19.76 % ) " "Info: Total cell delay = 1.512 ns ( 19.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.138 ns ( 80.24 % ) " "Info: Total interconnect delay = 6.138 ns ( 80.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.650 ns" { reset DMFB_Train_Controller:C0|Selector0~4 DMFB_Train_Controller:C0|Selector7~1 DMFB_Train_Controller:C0|stateCurrent.applyVoltage } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.650 ns" { reset {} reset~combout {} DMFB_Train_Controller:C0|Selector0~4 {} DMFB_Train_Controller:C0|Selector7~1 {} DMFB_Train_Controller:C0|stateCurrent.applyVoltage {} } { 0.000ns 0.000ns 5.385ns 0.753ns 0.000ns } { 0.000ns 0.842ns 0.150ns 0.436ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "DMFB_Train_Controller.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFB_Train_Controller.v" 38 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.679 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.679 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "DMFBTrainMoveVoltageGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFBTrainMoveVoltageGenerator.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G2 89 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 89; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "DMFBTrainMoveVoltageGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFBTrainMoveVoltageGenerator.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.537 ns) 2.679 ns DMFB_Train_Controller:C0\|stateCurrent.applyVoltage 3 REG LCFF_X63_Y14_N1 5 " "Info: 3: + IC(1.025 ns) + CELL(0.537 ns) = 2.679 ns; Loc. = LCFF_X63_Y14_N1; Fanout = 5; REG Node = 'DMFB_Train_Controller:C0\|stateCurrent.applyVoltage'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { clock~clkctrl DMFB_Train_Controller:C0|stateCurrent.applyVoltage } "NODE_NAME" } } { "DMFB_Train_Controller.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFB_Train_Controller.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.33 % ) " "Info: Total cell delay = 1.536 ns ( 57.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.143 ns ( 42.67 % ) " "Info: Total interconnect delay = 1.143 ns ( 42.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.679 ns" { clock clock~clkctrl DMFB_Train_Controller:C0|stateCurrent.applyVoltage } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.679 ns" { clock {} clock~combout {} clock~clkctrl {} DMFB_Train_Controller:C0|stateCurrent.applyVoltage {} } { 0.000ns 0.000ns 0.118ns 1.025ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.650 ns" { reset DMFB_Train_Controller:C0|Selector0~4 DMFB_Train_Controller:C0|Selector7~1 DMFB_Train_Controller:C0|stateCurrent.applyVoltage } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.650 ns" { reset {} reset~combout {} DMFB_Train_Controller:C0|Selector0~4 {} DMFB_Train_Controller:C0|Selector7~1 {} DMFB_Train_Controller:C0|stateCurrent.applyVoltage {} } { 0.000ns 0.000ns 5.385ns 0.753ns 0.000ns } { 0.000ns 0.842ns 0.150ns 0.436ns 0.084ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.679 ns" { clock clock~clkctrl DMFB_Train_Controller:C0|stateCurrent.applyVoltage } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.679 ns" { clock {} clock~combout {} clock~clkctrl {} DMFB_Train_Controller:C0|stateCurrent.applyVoltage {} } { 0.000ns 0.000ns 0.118ns 1.025ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock A3\[3\] DMFB_Train_Datapath:D0\|NextMoveGenerator:N0\|A3\[3\] 12.209 ns register " "Info: tco from clock \"clock\" to destination pin \"A3\[3\]\" through register \"DMFB_Train_Datapath:D0\|NextMoveGenerator:N0\|A3\[3\]\" is 12.209 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 6.407 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 6.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "DMFBTrainMoveVoltageGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFBTrainMoveVoltageGenerator.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.949 ns) + CELL(0.787 ns) 3.735 ns DMFB_Train_Controller:C0\|next 2 REG LCFF_X62_Y15_N5 2 " "Info: 2: + IC(1.949 ns) + CELL(0.787 ns) = 3.735 ns; Loc. = LCFF_X62_Y15_N5; Fanout = 2; REG Node = 'DMFB_Train_Controller:C0\|next'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.736 ns" { clock DMFB_Train_Controller:C0|next } "NODE_NAME" } } { "DMFB_Train_Controller.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFB_Train_Controller.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.111 ns) + CELL(0.000 ns) 4.846 ns DMFB_Train_Controller:C0\|next~clkctrl 3 COMB CLKCTRL_G5 28 " "Info: 3: + IC(1.111 ns) + CELL(0.000 ns) = 4.846 ns; Loc. = CLKCTRL_G5; Fanout = 28; COMB Node = 'DMFB_Train_Controller:C0\|next~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.111 ns" { DMFB_Train_Controller:C0|next DMFB_Train_Controller:C0|next~clkctrl } "NODE_NAME" } } { "DMFB_Train_Controller.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFB_Train_Controller.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.537 ns) 6.407 ns DMFB_Train_Datapath:D0\|NextMoveGenerator:N0\|A3\[3\] 4 REG LCFF_X57_Y13_N31 12 " "Info: 4: + IC(1.024 ns) + CELL(0.537 ns) = 6.407 ns; Loc. = LCFF_X57_Y13_N31; Fanout = 12; REG Node = 'DMFB_Train_Datapath:D0\|NextMoveGenerator:N0\|A3\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { DMFB_Train_Controller:C0|next~clkctrl DMFB_Train_Datapath:D0|NextMoveGenerator:N0|A3[3] } "NODE_NAME" } } { "NextMoveGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/NextMoveGenerator.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 36.26 % ) " "Info: Total cell delay = 2.323 ns ( 36.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.084 ns ( 63.74 % ) " "Info: Total interconnect delay = 4.084 ns ( 63.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.407 ns" { clock DMFB_Train_Controller:C0|next DMFB_Train_Controller:C0|next~clkctrl DMFB_Train_Datapath:D0|NextMoveGenerator:N0|A3[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.407 ns" { clock {} clock~combout {} DMFB_Train_Controller:C0|next {} DMFB_Train_Controller:C0|next~clkctrl {} DMFB_Train_Datapath:D0|NextMoveGenerator:N0|A3[3] {} } { 0.000ns 0.000ns 1.949ns 1.111ns 1.024ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "NextMoveGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/NextMoveGenerator.v" 35 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.552 ns + Longest register pin " "Info: + Longest register to pin delay is 5.552 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DMFB_Train_Datapath:D0\|NextMoveGenerator:N0\|A3\[3\] 1 REG LCFF_X57_Y13_N31 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X57_Y13_N31; Fanout = 12; REG Node = 'DMFB_Train_Datapath:D0\|NextMoveGenerator:N0\|A3\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DMFB_Train_Datapath:D0|NextMoveGenerator:N0|A3[3] } "NODE_NAME" } } { "NextMoveGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/NextMoveGenerator.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.754 ns) + CELL(2.798 ns) 5.552 ns A3\[3\] 2 PIN PIN_B20 0 " "Info: 2: + IC(2.754 ns) + CELL(2.798 ns) = 5.552 ns; Loc. = PIN_B20; Fanout = 0; PIN Node = 'A3\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.552 ns" { DMFB_Train_Datapath:D0|NextMoveGenerator:N0|A3[3] A3[3] } "NODE_NAME" } } { "DMFBTrainMoveVoltageGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFBTrainMoveVoltageGenerator.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.798 ns ( 50.40 % ) " "Info: Total cell delay = 2.798 ns ( 50.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.754 ns ( 49.60 % ) " "Info: Total interconnect delay = 2.754 ns ( 49.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.552 ns" { DMFB_Train_Datapath:D0|NextMoveGenerator:N0|A3[3] A3[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.552 ns" { DMFB_Train_Datapath:D0|NextMoveGenerator:N0|A3[3] {} A3[3] {} } { 0.000ns 2.754ns } { 0.000ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.407 ns" { clock DMFB_Train_Controller:C0|next DMFB_Train_Controller:C0|next~clkctrl DMFB_Train_Datapath:D0|NextMoveGenerator:N0|A3[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.407 ns" { clock {} clock~combout {} DMFB_Train_Controller:C0|next {} DMFB_Train_Controller:C0|next~clkctrl {} DMFB_Train_Datapath:D0|NextMoveGenerator:N0|A3[3] {} } { 0.000ns 0.000ns 1.949ns 1.111ns 1.024ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.552 ns" { DMFB_Train_Datapath:D0|NextMoveGenerator:N0|A3[3] A3[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.552 ns" { DMFB_Train_Datapath:D0|NextMoveGenerator:N0|A3[3] {} A3[3] {} } { 0.000ns 2.754ns } { 0.000ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "DMFB_Train_Datapath:D0\|NextMoveGenerator:N0\|dropletCount\[1\] dropletSelect clock 4.283 ns register " "Info: th for register \"DMFB_Train_Datapath:D0\|NextMoveGenerator:N0\|dropletCount\[1\]\" (data pin = \"dropletSelect\", clock pin = \"clock\") is 4.283 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 6.415 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 6.415 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "DMFBTrainMoveVoltageGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFBTrainMoveVoltageGenerator.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.949 ns) + CELL(0.787 ns) 3.735 ns DMFB_Train_Controller:C0\|next 2 REG LCFF_X62_Y15_N5 2 " "Info: 2: + IC(1.949 ns) + CELL(0.787 ns) = 3.735 ns; Loc. = LCFF_X62_Y15_N5; Fanout = 2; REG Node = 'DMFB_Train_Controller:C0\|next'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.736 ns" { clock DMFB_Train_Controller:C0|next } "NODE_NAME" } } { "DMFB_Train_Controller.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFB_Train_Controller.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.111 ns) + CELL(0.000 ns) 4.846 ns DMFB_Train_Controller:C0\|next~clkctrl 3 COMB CLKCTRL_G5 28 " "Info: 3: + IC(1.111 ns) + CELL(0.000 ns) = 4.846 ns; Loc. = CLKCTRL_G5; Fanout = 28; COMB Node = 'DMFB_Train_Controller:C0\|next~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.111 ns" { DMFB_Train_Controller:C0|next DMFB_Train_Controller:C0|next~clkctrl } "NODE_NAME" } } { "DMFB_Train_Controller.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFB_Train_Controller.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.537 ns) 6.415 ns DMFB_Train_Datapath:D0\|NextMoveGenerator:N0\|dropletCount\[1\] 4 REG LCFF_X62_Y14_N1 4 " "Info: 4: + IC(1.032 ns) + CELL(0.537 ns) = 6.415 ns; Loc. = LCFF_X62_Y14_N1; Fanout = 4; REG Node = 'DMFB_Train_Datapath:D0\|NextMoveGenerator:N0\|dropletCount\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { DMFB_Train_Controller:C0|next~clkctrl DMFB_Train_Datapath:D0|NextMoveGenerator:N0|dropletCount[1] } "NODE_NAME" } } { "NextMoveGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/NextMoveGenerator.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 36.21 % ) " "Info: Total cell delay = 2.323 ns ( 36.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.092 ns ( 63.79 % ) " "Info: Total interconnect delay = 4.092 ns ( 63.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.415 ns" { clock DMFB_Train_Controller:C0|next DMFB_Train_Controller:C0|next~clkctrl DMFB_Train_Datapath:D0|NextMoveGenerator:N0|dropletCount[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.415 ns" { clock {} clock~combout {} DMFB_Train_Controller:C0|next {} DMFB_Train_Controller:C0|next~clkctrl {} DMFB_Train_Datapath:D0|NextMoveGenerator:N0|dropletCount[1] {} } { 0.000ns 0.000ns 1.949ns 1.111ns 1.032ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "NextMoveGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/NextMoveGenerator.v" 35 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.398 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.398 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns dropletSelect 1 PIN PIN_N26 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 5; PIN Node = 'dropletSelect'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dropletSelect } "NODE_NAME" } } { "DMFBTrainMoveVoltageGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFBTrainMoveVoltageGenerator.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.165 ns) + CELL(0.150 ns) 2.314 ns DMFB_Train_Datapath:D0\|NextMoveGenerator:N0\|dropletCount\[1\]~0 2 COMB LCCOMB_X62_Y14_N0 1 " "Info: 2: + IC(1.165 ns) + CELL(0.150 ns) = 2.314 ns; Loc. = LCCOMB_X62_Y14_N0; Fanout = 1; COMB Node = 'DMFB_Train_Datapath:D0\|NextMoveGenerator:N0\|dropletCount\[1\]~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { dropletSelect DMFB_Train_Datapath:D0|NextMoveGenerator:N0|dropletCount[1]~0 } "NODE_NAME" } } { "NextMoveGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/NextMoveGenerator.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.398 ns DMFB_Train_Datapath:D0\|NextMoveGenerator:N0\|dropletCount\[1\] 3 REG LCFF_X62_Y14_N1 4 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.398 ns; Loc. = LCFF_X62_Y14_N1; Fanout = 4; REG Node = 'DMFB_Train_Datapath:D0\|NextMoveGenerator:N0\|dropletCount\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { DMFB_Train_Datapath:D0|NextMoveGenerator:N0|dropletCount[1]~0 DMFB_Train_Datapath:D0|NextMoveGenerator:N0|dropletCount[1] } "NODE_NAME" } } { "NextMoveGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/NextMoveGenerator.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.233 ns ( 51.42 % ) " "Info: Total cell delay = 1.233 ns ( 51.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.165 ns ( 48.58 % ) " "Info: Total interconnect delay = 1.165 ns ( 48.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.398 ns" { dropletSelect DMFB_Train_Datapath:D0|NextMoveGenerator:N0|dropletCount[1]~0 DMFB_Train_Datapath:D0|NextMoveGenerator:N0|dropletCount[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.398 ns" { dropletSelect {} dropletSelect~combout {} DMFB_Train_Datapath:D0|NextMoveGenerator:N0|dropletCount[1]~0 {} DMFB_Train_Datapath:D0|NextMoveGenerator:N0|dropletCount[1] {} } { 0.000ns 0.000ns 1.165ns 0.000ns } { 0.000ns 0.999ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.415 ns" { clock DMFB_Train_Controller:C0|next DMFB_Train_Controller:C0|next~clkctrl DMFB_Train_Datapath:D0|NextMoveGenerator:N0|dropletCount[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.415 ns" { clock {} clock~combout {} DMFB_Train_Controller:C0|next {} DMFB_Train_Controller:C0|next~clkctrl {} DMFB_Train_Datapath:D0|NextMoveGenerator:N0|dropletCount[1] {} } { 0.000ns 0.000ns 1.949ns 1.111ns 1.032ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.398 ns" { dropletSelect DMFB_Train_Datapath:D0|NextMoveGenerator:N0|dropletCount[1]~0 DMFB_Train_Datapath:D0|NextMoveGenerator:N0|dropletCount[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.398 ns" { dropletSelect {} dropletSelect~combout {} DMFB_Train_Datapath:D0|NextMoveGenerator:N0|dropletCount[1]~0 {} DMFB_Train_Datapath:D0|NextMoveGenerator:N0|dropletCount[1] {} } { 0.000ns 0.000ns 1.165ns 0.000ns } { 0.000ns 0.999ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "187 " "Info: Peak virtual memory: 187 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 06 09:06:29 2015 " "Info: Processing ended: Wed May 06 09:06:29 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
