aag 2624 179 239 1 2206
2
4
6
8
10
12
14
16
18
20
22
24
26
28
30
32
34
36
38
40
42
44
46
48
50
52
54
56
58
60
62
64
66
68
70
72
74
76
78
80
82
84
86
88
90
92
94
96
98
100
102
104
106
108
110
112
114
116
118
120
122
124
126
128
130
132
134
136
138
140
142
144
146
148
150
152
154
156
158
160
162
164
166
168
170
172
174
176
178
180
182
184
186
188
190
192
194
196
198
200
202
204
206
208
210
212
214
216
218
220
222
224
226
228
230
232
234
236
238
240
242
244
246
248
250
252
254
256
258
260
262
264
266
268
270
272
274
276
278
280
282
284
286
288
290
292
294
296
298
300
302
304
306
308
310
312
314
316
318
320
322
324
326
328
330
332
334
336
338
340
342
344
346
348
350
352
354
356
358
360 1
362 943
364 955
366 967
368 979
370 991
372 1003
374 1015
376 1027
378 1043
380 1055
382 1067
384 1079
386 1091
388 1103
390 1115
392 1127
394 1139
396 1151
398 1163
400 1175
402 1187
404 1199
406 1211
408 1223
410 1235
412 1247
414 1259
416 1271
418 1283
420 1295
422 1307
424 1319
426 1331
428 1343
430 1355
432 1367
434 1379
436 1391
438 1403
440 1415
442 1427
444 1439
446 1451
448 1463
450 1475
452 1487
454 1499
456 1511
458 1539
460 1551
462 1559
464 1567
466 1575
468 1583
470 1591
472 1603
474 1615
476 1627
478 1639
480 1651
482 1663
484 1675
486 1687
488 1699
490 1711
492 1723
494 1735
496 1747
498 1759
500 1771
502 1783
504 1795
506 1921
508 1940
510 1958
512 1975
514 1987
516 1999
518 2011
520 2023
522 2035
524 2047
526 2059
528 2071
530 2083
532 2095
534 2107
536 2119
538 2131
540 2143
542 2155
544 2167
546 2179
548 2191
550 2203
552 2215
554 2227
556 2239
558 2251
560 2285
562 2303
564 2321
566 2339
568 2357
570 2375
572 2393
574 2411
576 2431
578 2469
580 2501
582 2519
584 2537
586 2555
588 2573
590 2591
592 2609
594 2627
596 2937
598 2965
600 2971
602 2977
604 2983
606 2989
608 2995
610 3001
612 3007
614 3013
616 3025
618 3037
620 3049
622 3061
624 3073
626 3085
628 3097
630 3109
632 4503
634 4552
636 4590
638 4628
640 4635
642 4641
644 4647
646 4653
648 4659
650 4665
652 4671
654 4677
656 4683
658 4689
660 4695
662 4701
664 4707
666 4713
668 4719
670 4725
672 4731
674 4737
676 4743
678 4749
680 4755
682 4761
684 4767
686 4773
688 4779
690 4785
692 4791
694 4797
696 4803
698 4809
700 4815
702 4821
704 4827
706 4833
708 4839
710 4845
712 4851
714 4857
716 4863
718 4869
720 4875
722 4881
724 4887
726 4893
728 4899
730 4905
732 4911
734 4917
736 4923
738 4924
740 4932
742 4953
744 4959
746 4965
748 4971
750 4977
752 4983
754 4989
756 4995
758 5001
760 5007
762 5013
764 5019
766 5025
768 5031
770 5037
772 5043
774 5063
776 5069
778 5075
780 5081
782 5087
784 5093
786 5099
788 5105
790 5111
792 5117
794 5123
796 5129
798 5135
800 5141
802 5147
804 5153
806 5159
808 5165
810 5171
812 5177
814 5183
816 5189
818 5195
820 5201
822 5207
824 5213
826 5219
828 5225
830 5231
832 5237
834 5243
836 5249
893
838 741 360
840 740 360
842 839 360
844 739 360
846 738 360
848 845 360
850 849 843
852 851 842
854 852 848
856 848 843
858 849 840
860 859 857
862 860 848
864 863 855
866 339 337
868 866 341
870 869 340
872 870 867
874 338 336
876 875 867
878 867 341
880 866 340
882 881 879
884 336 335
886 884 876
888 886 882
890 889 873
892 890 864
894 337 335
896 894 339
898 896 341
900 247 245
902 900 249
904 902 250
906 904 253
908 906 255
910 908 257
912 910 259
914 912 898
916 4 3
918 916 7
920 918 9
922 920 11
924 922 13
926 924 15
928 926 17
930 928 914
932 363 360
934 362 360
936 933 360
938 930 18
940 934 931
942 941 939
944 365 360
946 364 360
948 945 360
950 930 20
952 946 931
954 953 951
956 367 360
958 366 360
960 957 360
962 930 22
964 958 931
966 965 963
968 369 360
970 368 360
972 969 360
974 930 24
976 970 931
978 977 975
980 371 360
982 370 360
984 981 360
986 930 26
988 982 931
990 989 987
992 373 360
994 372 360
996 993 360
998 930 28
1000 994 931
1002 1001 999
1004 375 360
1006 374 360
1008 1005 360
1010 930 30
1012 1006 931
1014 1013 1011
1016 377 360
1018 376 360
1020 1017 360
1022 930 32
1024 1018 931
1026 1025 1023
1028 894 338
1030 1028 341
1032 379 360
1034 378 360
1036 1033 360
1038 1030 178
1040 1034 1031
1042 1041 1039
1044 381 360
1046 380 360
1048 1045 360
1050 1030 180
1052 1046 1031
1054 1053 1051
1056 383 360
1058 382 360
1060 1057 360
1062 1030 182
1064 1058 1031
1066 1065 1063
1068 385 360
1070 384 360
1072 1069 360
1074 1030 184
1076 1070 1031
1078 1077 1075
1080 387 360
1082 386 360
1084 1081 360
1086 1030 186
1088 1082 1031
1090 1089 1087
1092 389 360
1094 388 360
1096 1093 360
1098 1030 188
1100 1094 1031
1102 1101 1099
1104 391 360
1106 390 360
1108 1105 360
1110 1030 190
1112 1106 1031
1114 1113 1111
1116 393 360
1118 392 360
1120 1117 360
1122 1030 192
1124 1118 1031
1126 1125 1123
1128 395 360
1130 394 360
1132 1129 360
1134 1030 34
1136 1130 1031
1138 1137 1135
1140 397 360
1142 396 360
1144 1141 360
1146 1030 36
1148 1142 1031
1150 1149 1147
1152 399 360
1154 398 360
1156 1153 360
1158 1030 38
1160 1154 1031
1162 1161 1159
1164 401 360
1166 400 360
1168 1165 360
1170 1030 40
1172 1166 1031
1174 1173 1171
1176 403 360
1178 402 360
1180 1177 360
1182 1030 42
1184 1178 1031
1186 1185 1183
1188 405 360
1190 404 360
1192 1189 360
1194 1030 44
1196 1190 1031
1198 1197 1195
1200 407 360
1202 406 360
1204 1201 360
1206 1030 46
1208 1202 1031
1210 1209 1207
1212 409 360
1214 408 360
1216 1213 360
1218 1030 48
1220 1214 1031
1222 1221 1219
1224 411 360
1226 410 360
1228 1225 360
1230 1030 50
1232 1226 1031
1234 1233 1231
1236 413 360
1238 412 360
1240 1237 360
1242 1030 52
1244 1238 1031
1246 1245 1243
1248 415 360
1250 414 360
1252 1249 360
1254 1030 54
1256 1250 1031
1258 1257 1255
1260 417 360
1262 416 360
1264 1261 360
1266 1030 56
1268 1262 1031
1270 1269 1267
1272 419 360
1274 418 360
1276 1273 360
1278 1030 58
1280 1274 1031
1282 1281 1279
1284 421 360
1286 420 360
1288 1285 360
1290 1030 60
1292 1286 1031
1294 1293 1291
1296 423 360
1298 422 360
1300 1297 360
1302 1030 62
1304 1298 1031
1306 1305 1303
1308 425 360
1310 424 360
1312 1309 360
1314 1030 64
1316 1310 1031
1318 1317 1315
1320 427 360
1322 426 360
1324 1321 360
1326 1030 66
1328 1322 1031
1330 1329 1327
1332 429 360
1334 428 360
1336 1333 360
1338 1030 68
1340 1334 1031
1342 1341 1339
1344 431 360
1346 430 360
1348 1345 360
1350 1030 70
1352 1346 1031
1354 1353 1351
1356 433 360
1358 432 360
1360 1357 360
1362 1030 72
1364 1358 1031
1366 1365 1363
1368 435 360
1370 434 360
1372 1369 360
1374 1030 74
1376 1370 1031
1378 1377 1375
1380 437 360
1382 436 360
1384 1381 360
1386 1030 76
1388 1382 1031
1390 1389 1387
1392 439 360
1394 438 360
1396 1393 360
1398 1030 78
1400 1394 1031
1402 1401 1399
1404 441 360
1406 440 360
1408 1405 360
1410 1030 80
1412 1406 1031
1414 1413 1411
1416 443 360
1418 442 360
1420 1417 360
1422 1030 82
1424 1418 1031
1426 1425 1423
1428 445 360
1430 444 360
1432 1429 360
1434 1030 84
1436 1430 1031
1438 1437 1435
1440 447 360
1442 446 360
1444 1441 360
1446 1030 86
1448 1442 1031
1450 1449 1447
1452 449 360
1454 448 360
1456 1453 360
1458 1030 88
1460 1454 1031
1462 1461 1459
1464 451 360
1466 450 360
1468 1465 360
1470 1030 90
1472 1466 1031
1474 1473 1471
1476 453 360
1478 452 360
1480 1477 360
1482 1030 92
1484 1478 1031
1486 1485 1483
1488 455 360
1490 454 360
1492 1489 360
1494 1030 94
1496 1490 1031
1498 1497 1495
1500 457 360
1502 456 360
1504 1501 360
1506 1030 96
1508 1502 1031
1510 1509 1507
1512 5 2
1514 1512 7
1516 1514 9
1518 1516 11
1520 1518 13
1522 1520 15
1524 1522 17
1526 1524 914
1528 459 360
1530 458 360
1532 1529 360
1534 1526 18
1536 1530 1527
1538 1537 1535
1540 461 360
1542 460 360
1544 1541 360
1546 1526 20
1548 1542 1527
1550 1549 1547
1552 462 360
1554 1526 22
1556 1552 1527
1558 1557 1555
1560 464 360
1562 1526 24
1564 1560 1527
1566 1565 1563
1568 466 360
1570 1526 26
1572 1568 1527
1574 1573 1571
1576 468 360
1578 1526 28
1580 1576 1527
1582 1581 1579
1584 470 360
1586 1526 30
1588 1584 1527
1590 1589 1587
1592 473 360
1594 472 360
1596 1593 360
1598 1526 32
1600 1594 1527
1602 1601 1599
1604 475 360
1606 474 360
1608 1605 360
1610 1030 282
1612 1606 1031
1614 1613 1611
1616 477 360
1618 476 360
1620 1617 360
1622 1030 284
1624 1618 1031
1626 1625 1623
1628 479 360
1630 478 360
1632 1629 360
1634 1030 286
1636 1630 1031
1638 1637 1635
1640 481 360
1642 480 360
1644 1641 360
1646 1030 288
1648 1642 1031
1650 1649 1647
1652 483 360
1654 482 360
1656 1653 360
1658 1030 290
1660 1654 1031
1662 1661 1659
1664 485 360
1666 484 360
1668 1665 360
1670 1030 292
1672 1666 1031
1674 1673 1671
1676 487 360
1678 486 360
1680 1677 360
1682 1030 294
1684 1678 1031
1686 1685 1683
1688 489 360
1690 488 360
1692 1689 360
1694 1030 296
1696 1690 1031
1698 1697 1695
1700 491 360
1702 490 360
1704 1701 360
1706 1030 194
1708 1702 1031
1710 1709 1707
1712 493 360
1714 492 360
1716 1713 360
1718 1030 196
1720 1714 1031
1722 1721 1719
1724 495 360
1726 494 360
1728 1725 360
1730 1030 198
1732 1726 1031
1734 1733 1731
1736 497 360
1738 496 360
1740 1737 360
1742 1030 200
1744 1738 1031
1746 1745 1743
1748 499 360
1750 498 360
1752 1749 360
1754 1030 202
1756 1750 1031
1758 1757 1755
1760 501 360
1762 500 360
1764 1761 360
1766 1030 204
1768 1762 1031
1770 1769 1767
1772 503 360
1774 502 360
1776 1773 360
1778 1030 206
1780 1774 1031
1782 1781 1779
1784 505 360
1786 504 360
1788 1785 360
1790 1030 208
1792 1786 1031
1794 1793 1791
1796 337 334
1798 1796 339
1800 1798 340
1802 507 360
1804 506 360
1806 1803 360
1808 509 360
1810 508 360
1812 1809 360
1814 511 360
1816 510 360
1818 1815 360
1820 1811 1805
1822 1820 1817
1824 1822 1800
1826 1544 1531
1828 1826 1553
1830 1828 1561
1832 1830 1569
1834 1832 1577
1836 1834 1585
1838 1836 1595
1840 1838 1824
1842 1836 1596
1844 1842 1824
1846 1544 1532
1848 1846 1553
1850 1848 1561
1852 1850 1569
1854 1852 1577
1856 1854 1585
1858 1856 1595
1860 1858 1824
1862 983 971
1864 1862 995
1866 1864 1008
1868 1866 1019
1870 1868 1860
1872 1811 1806
1874 1872 1817
1876 1874 1800
1878 1876 332
1880 1812 1805
1882 1880 1817
1884 1882 1800
1886 1884 342
1888 1812 1806
1890 1888 1817
1892 1890 1800
1894 1892 260
1896 1820 1818
1898 1896 1800
1900 1898 260
1902 1901 1804
1904 1902 1895
1906 1904 1887
1908 1906 1879
1910 1908 1861
1912 1910 1871
1914 1913 1871
1916 1915 1845
1918 1916 1841
1920 1919 1841
1922 1901 1810
1924 1922 1895
1926 1924 1887
1928 1926 1879
1930 1928 1861
1932 1930 1871
1934 1933 1871
1936 1935 1845
1938 1937 1845
1940 1939 1841
1942 1901 1816
1944 1942 1895
1946 1944 1887
1948 1946 1879
1950 1948 1861
1952 1951 1861
1954 1953 1871
1956 1954 1845
1958 1956 1841
1960 884 339
1962 1960 341
1964 513 360
1966 512 360
1968 1965 360
1970 1962 298
1972 1966 1963
1974 1973 1971
1976 515 360
1978 514 360
1980 1977 360
1982 1962 300
1984 1978 1963
1986 1985 1983
1988 517 360
1990 516 360
1992 1989 360
1994 1962 302
1996 1990 1963
1998 1997 1995
2000 519 360
2002 518 360
2004 2001 360
2006 1962 304
2008 2002 1963
2010 2009 2007
2012 521 360
2014 520 360
2016 2013 360
2018 1962 306
2020 2014 1963
2022 2021 2019
2024 523 360
2026 522 360
2028 2025 360
2030 1962 308
2032 2026 1963
2034 2033 2031
2036 525 360
2038 524 360
2040 2037 360
2042 1962 310
2044 2038 1963
2046 2045 2043
2048 527 360
2050 526 360
2052 2049 360
2054 1962 312
2056 2050 1963
2058 2057 2055
2060 529 360
2062 528 360
2064 2061 360
2066 1962 314
2068 2062 1963
2070 2069 2067
2072 531 360
2074 530 360
2076 2073 360
2078 1962 316
2080 2074 1963
2082 2081 2079
2084 533 360
2086 532 360
2088 2085 360
2090 1962 318
2092 2086 1963
2094 2093 2091
2096 535 360
2098 534 360
2100 2097 360
2102 1962 320
2104 2098 1963
2106 2105 2103
2108 537 360
2110 536 360
2112 2109 360
2114 1962 322
2116 2110 1963
2118 2117 2115
2120 539 360
2122 538 360
2124 2121 360
2126 1962 324
2128 2122 1963
2130 2129 2127
2132 541 360
2134 540 360
2136 2133 360
2138 1962 326
2140 2134 1963
2142 2141 2139
2144 543 360
2146 542 360
2148 2145 360
2150 1962 328
2152 2146 1963
2154 2153 2151
2156 545 360
2158 544 360
2160 2157 360
2162 1030 228
2164 2158 1031
2166 2165 2163
2168 547 360
2170 546 360
2172 2169 360
2174 1030 230
2176 2170 1031
2178 2177 2175
2180 549 360
2182 548 360
2184 2181 360
2186 1030 232
2188 2182 1031
2190 2189 2187
2192 551 360
2194 550 360
2196 2193 360
2198 1030 234
2200 2194 1031
2202 2201 2199
2204 553 360
2206 552 360
2208 2205 360
2210 1030 236
2212 2206 1031
2214 2213 2211
2216 555 360
2218 554 360
2220 2217 360
2222 1030 238
2224 2218 1031
2226 2225 2223
2228 557 360
2230 556 360
2232 2229 360
2234 1030 240
2236 2230 1031
2238 2237 2235
2240 559 360
2242 558 360
2244 2241 360
2246 1030 242
2248 2242 1031
2250 2249 2247
2252 4 2
2254 2252 7
2256 2254 9
2258 2256 11
2260 2258 13
2262 2260 15
2264 2262 17
2266 2264 914
2268 807 360
2270 806 360
2272 2269 360
2274 561 360
2276 560 360
2278 2275 360
2280 2270 2266
2282 2276 2267
2284 2283 2281
2286 809 360
2288 808 360
2290 2287 360
2292 563 360
2294 562 360
2296 2293 360
2298 2288 2266
2300 2294 2267
2302 2301 2299
2304 811 360
2306 810 360
2308 2305 360
2310 565 360
2312 564 360
2314 2311 360
2316 2306 2266
2318 2312 2267
2320 2319 2317
2322 813 360
2324 812 360
2326 2323 360
2328 567 360
2330 566 360
2332 2329 360
2334 2324 2266
2336 2330 2267
2338 2337 2335
2340 815 360
2342 814 360
2344 2341 360
2346 569 360
2348 568 360
2350 2347 360
2352 2342 2266
2354 2348 2267
2356 2355 2353
2358 817 360
2360 816 360
2362 2359 360
2364 571 360
2366 570 360
2368 2365 360
2370 2360 2266
2372 2366 2267
2374 2373 2371
2376 819 360
2378 818 360
2380 2377 360
2382 573 360
2384 572 360
2386 2383 360
2388 2378 2266
2390 2384 2267
2392 2391 2389
2394 821 360
2396 820 360
2398 2395 360
2400 575 360
2402 574 360
2404 2401 360
2406 2396 2266
2408 2402 2267
2410 2409 2407
2412 916 6
2414 2412 9
2416 2414 11
2418 2416 13
2420 2418 15
2422 2420 17
2424 2422 914
2426 2424 30
2428 2425 30
2430 2429 2427
2432 246 245
2434 2432 249
2436 2434 251
2438 2436 253
2440 2438 255
2442 2440 257
2444 2442 259
2446 2444 898
2448 5 3
2450 2448 7
2452 2450 9
2454 2452 11
2456 2454 13
2458 2456 15
2460 2458 17
2462 2460 2446
2464 2462 18
2466 2463 18
2468 2467 2465
2470 2448 6
2472 2470 9
2474 2472 11
2476 2474 13
2478 2476 15
2480 2478 17
2482 2480 914
2484 823 360
2486 822 360
2488 2485 360
2490 581 360
2492 580 360
2494 2491 360
2496 2486 2482
2498 2492 2483
2500 2499 2497
2502 825 360
2504 824 360
2506 2503 360
2508 583 360
2510 582 360
2512 2509 360
2514 2504 2482
2516 2510 2483
2518 2517 2515
2520 827 360
2522 826 360
2524 2521 360
2526 585 360
2528 584 360
2530 2527 360
2532 2522 2482
2534 2528 2483
2536 2535 2533
2538 829 360
2540 828 360
2542 2539 360
2544 587 360
2546 586 360
2548 2545 360
2550 2540 2482
2552 2546 2483
2554 2553 2551
2556 831 360
2558 830 360
2560 2557 360
2562 589 360
2564 588 360
2566 2563 360
2568 2558 2482
2570 2564 2483
2572 2571 2569
2574 833 360
2576 832 360
2578 2575 360
2580 591 360
2582 590 360
2584 2581 360
2586 2576 2482
2588 2582 2483
2590 2589 2587
2592 835 360
2594 834 360
2596 2593 360
2598 593 360
2600 592 360
2602 2599 360
2604 2594 2482
2606 2600 2483
2608 2607 2605
2610 837 360
2612 836 360
2614 2611 360
2616 595 360
2618 594 360
2620 2617 360
2622 2612 2482
2624 2618 2483
2626 2625 2623
2628 578 360
2630 2629 18
2632 597 360
2634 596 360
2636 2633 360
2638 2634 2631
2640 599 360
2642 598 360
2644 2641 360
2646 2644 2635
2648 737 360
2650 736 360
2652 2649 360
2654 743 360
2656 742 360
2658 2655 360
2660 744 360
2662 747 360
2664 746 360
2666 2663 360
2668 749 360
2670 748 360
2672 2669 360
2674 750 360
2676 753 360
2678 752 360
2680 2677 360
2682 755 360
2684 754 360
2686 2683 360
2688 757 360
2690 756 360
2692 2689 360
2694 2661 2657
2696 2694 2665
2698 2696 2672
2700 2698 2675
2702 2700 2679
2704 2702 2686
2706 2704 2692
2708 2707 2652
2710 2661 2658
2712 2710 2666
2714 2712 2671
2716 2714 2675
2718 2716 2680
2720 2718 2685
2722 2720 2691
2724 2723 2651
2726 2725 2709
2728 1966 937
2730 1969 934
2732 2731 2729
2734 1978 949
2736 1981 946
2738 2737 2735
2740 1990 961
2742 1993 958
2744 2743 2741
2746 2002 973
2748 2005 970
2750 2749 2747
2752 2014 985
2754 2017 982
2756 2755 2753
2758 2026 997
2760 2029 994
2762 2761 2759
2764 2038 1009
2766 2041 1006
2768 2767 2765
2770 2050 1021
2772 2053 1018
2774 2773 2771
2776 2738 2732
2778 2776 2744
2780 2778 2750
2782 2780 2756
2784 2782 2762
2786 2784 2768
2788 2786 2774
2790 2788 2726
2792 601 360
2794 600 360
2796 2793 360
2798 2797 2062
2800 2794 2065
2802 2801 2799
2804 603 360
2806 602 360
2808 2805 360
2810 2809 2074
2812 2806 2077
2814 2813 2811
2816 605 360
2818 604 360
2820 2817 360
2822 2821 2086
2824 2818 2089
2826 2825 2823
2828 607 360
2830 606 360
2832 2829 360
2834 2833 2098
2836 2830 2101
2838 2837 2835
2840 609 360
2842 608 360
2844 2841 360
2846 2845 2110
2848 2842 2113
2850 2849 2847
2852 611 360
2854 610 360
2856 2853 360
2858 2857 2122
2860 2854 2125
2862 2861 2859
2864 613 360
2866 612 360
2868 2865 360
2870 2869 2134
2872 2866 2137
2874 2873 2871
2876 615 360
2878 614 360
2880 2877 360
2882 2881 2146
2884 2878 2149
2886 2885 2883
2888 2814 2802
2890 2888 2826
2892 2890 2838
2894 2892 2850
2896 2894 2862
2898 2896 2874
2900 2898 2886
2902 2900 2790
2904 577 360
2906 2905 360
2908 2906 2902
2910 2634 227
2912 2911 227
2914 2909 2634
2916 2913 2908
2918 2917 2915
2920 2644 2636
2922 2920 330
2924 2923 2634
2926 2919 2646
2928 2924 2647
2930 2929 2927
2932 2638 2462
2934 2931 2463
2936 2935 2933
2938 2642 2631
2940 2939 2631
2942 2642 227
2944 2943 227
2946 2909 2642
2948 2945 2908
2950 2949 2947
2952 2923 2642
2954 2951 2646
2956 2952 2647
2958 2957 2955
2960 2941 2462
2962 2959 2463
2964 2963 2961
2966 934 930
2968 2794 931
2970 2969 2967
2972 946 930
2974 2806 931
2976 2975 2973
2978 958 930
2980 2818 931
2982 2981 2979
2984 970 930
2986 2830 931
2988 2987 2985
2990 982 930
2992 2842 931
2994 2993 2991
2996 994 930
2998 2854 931
3000 2999 2997
3002 1006 930
3004 2866 931
3006 3005 3003
3008 1018 930
3010 2878 931
3012 3011 3009
3014 617 360
3016 616 360
3018 3015 360
3020 1030 344
3022 3016 1031
3024 3023 3021
3026 619 360
3028 618 360
3030 3027 360
3032 1030 346
3034 3028 1031
3036 3035 3033
3038 621 360
3040 620 360
3042 3039 360
3044 1030 348
3046 3040 1031
3048 3047 3045
3050 623 360
3052 622 360
3054 3051 360
3056 1030 350
3058 3052 1031
3060 3059 3057
3062 625 360
3064 624 360
3066 3063 360
3068 1030 352
3070 3064 1031
3072 3071 3069
3074 627 360
3076 626 360
3078 3075 360
3080 1030 354
3082 3076 1031
3084 3083 3081
3086 629 360
3088 628 360
3090 3087 360
3092 1030 356
3094 3088 1031
3096 3095 3093
3098 631 360
3100 630 360
3102 3099 360
3104 1030 358
3106 3100 1031
3108 3107 3105
3110 633 360
3112 632 360
3114 3111 360
3116 635 360
3118 634 360
3120 3117 360
3122 637 360
3124 636 360
3126 3123 360
3128 639 360
3130 638 360
3132 3129 360
3134 3119 3113
3136 3134 3125
3138 3136 3131
3140 336 334
3142 3140 339
3144 3142 341
3146 3144 3138
3148 3119 3114
3150 3148 3125
3152 3150 3131
3154 1882 342
3156 3154 3152
3158 3156 1800
3160 3120 3113
3162 3160 3125
3164 3162 3131
3166 1896 260
3168 3166 3164
3170 3168 1800
3172 3120 3114
3174 3172 3125
3176 3174 3131
3178 3176 1030
3180 3178 281
3182 3178 280
3184 3134 3126
3186 3184 3131
3188 3186 2922
3190 2270 1705
3192 2273 1702
3194 3193 3191
3196 2288 1717
3198 2291 1714
3200 3199 3197
3202 2306 1729
3204 2309 1726
3206 3205 3203
3208 2324 1741
3210 2327 1738
3212 3211 3209
3214 2342 1753
3216 2345 1750
3218 3217 3215
3220 2360 1765
3222 2363 1762
3224 3223 3221
3226 2378 1777
3228 2381 1774
3230 3229 3227
3232 2396 1789
3234 2399 1786
3236 3235 3233
3238 3200 3194
3240 3238 3206
3242 3240 3212
3244 3242 3218
3246 3244 3224
3248 3246 3230
3250 3248 3236
3252 759 360
3254 758 360
3256 3253 360
3258 3257 2276
3260 3254 2279
3262 3261 3259
3264 761 360
3266 760 360
3268 3265 360
3270 3269 2294
3272 3266 2297
3274 3273 3271
3276 763 360
3278 762 360
3280 3277 360
3282 3281 2312
3284 3278 2315
3286 3285 3283
3288 765 360
3290 764 360
3292 3289 360
3294 3293 2330
3296 3290 2333
3298 3297 3295
3300 767 360
3302 766 360
3304 3301 360
3306 3305 2348
3308 3302 2351
3310 3309 3307
3312 769 360
3314 768 360
3316 3313 360
3318 3317 2366
3320 3314 2369
3322 3321 3319
3324 771 360
3326 770 360
3328 3325 360
3330 3329 2384
3332 3326 2387
3334 3333 3331
3336 773 360
3338 772 360
3340 3337 360
3342 3341 2402
3344 3338 2405
3346 3345 3343
3348 3274 3262
3350 3348 3286
3352 3350 3298
3354 3352 3310
3356 3354 3322
3358 3356 3334
3360 3358 3346
3362 3360 3250
3364 3019 2486
3366 3016 2489
3368 3367 3365
3370 3031 2504
3372 3028 2507
3374 3373 3371
3376 3043 2522
3378 3040 2525
3380 3379 3377
3382 3055 2540
3384 3052 2543
3386 3385 3383
3388 3067 2558
3390 3064 2561
3392 3391 3389
3394 3079 2576
3396 3076 2579
3398 3397 3395
3400 3091 2594
3402 3088 2597
3404 3403 3401
3406 3103 2612
3408 3100 2615
3410 3409 3407
3412 3374 3368
3414 3412 3380
3416 3414 3386
3418 3416 3392
3420 3418 3398
3422 3420 3404
3424 3422 3410
3426 3424 3362
3428 2492 1037
3430 2495 1034
3432 3431 3429
3434 2510 1049
3436 2513 1046
3438 3437 3435
3440 2528 1061
3442 2531 1058
3444 3443 3441
3446 2546 1073
3448 2549 1070
3450 3449 3447
3452 2564 1085
3454 2567 1082
3456 3455 3453
3458 2582 1097
3460 2585 1094
3462 3461 3459
3464 2600 1109
3466 2603 1106
3468 3467 3465
3470 2618 1121
3472 2621 1118
3474 3473 3471
3476 3438 3432
3478 3476 3444
3480 3478 3450
3482 3480 3456
3484 3482 3462
3486 3484 3468
3488 3486 3474
3490 3488 3426
3492 721 360
3494 720 360
3496 3493 360
3498 775 360
3500 774 360
3502 3499 360
3504 3500 3497
3506 3503 3494
3508 3507 3505
3510 723 360
3512 722 360
3514 3511 360
3516 777 360
3518 776 360
3520 3517 360
3522 3518 3515
3524 3521 3512
3526 3525 3523
3528 725 360
3530 724 360
3532 3529 360
3534 779 360
3536 778 360
3538 3535 360
3540 3536 3533
3542 3539 3530
3544 3543 3541
3546 727 360
3548 726 360
3550 3547 360
3552 781 360
3554 780 360
3556 3553 360
3558 3554 3551
3560 3557 3548
3562 3561 3559
3564 729 360
3566 728 360
3568 3565 360
3570 783 360
3572 782 360
3574 3571 360
3576 3572 3569
3578 3575 3566
3580 3579 3577
3582 731 360
3584 730 360
3586 3583 360
3588 785 360
3590 784 360
3592 3589 360
3594 3590 3587
3596 3593 3584
3598 3597 3595
3600 733 360
3602 732 360
3604 3601 360
3606 787 360
3608 786 360
3610 3607 360
3612 3608 3605
3614 3611 3602
3616 3615 3613
3618 735 360
3620 734 360
3622 3619 360
3624 789 360
3626 788 360
3628 3625 360
3630 3626 3623
3632 3629 3620
3634 3633 3631
3636 3526 3508
3638 3636 3544
3640 3638 3562
3642 3640 3580
3644 3642 3598
3646 3644 3616
3648 3646 3634
3650 3648 3490
3652 791 360
3654 790 360
3656 3653 360
3658 3654 2161
3660 3657 2158
3662 3661 3659
3664 793 360
3666 792 360
3668 3665 360
3670 3666 2173
3672 3669 2170
3674 3673 3671
3676 795 360
3678 794 360
3680 3677 360
3682 3678 2185
3684 3681 2182
3686 3685 3683
3688 797 360
3690 796 360
3692 3689 360
3694 3690 2197
3696 3693 2194
3698 3697 3695
3700 799 360
3702 798 360
3704 3701 360
3706 3702 2209
3708 3705 2206
3710 3709 3707
3712 801 360
3714 800 360
3716 3713 360
3718 3714 2221
3720 3717 2218
3722 3721 3719
3724 803 360
3726 802 360
3728 3725 360
3730 3726 2233
3732 3729 2230
3734 3733 3731
3736 805 360
3738 804 360
3740 3737 360
3742 3738 2245
3744 3741 2242
3746 3745 3743
3748 3674 3662
3750 3748 3686
3752 3750 3698
3754 3752 3710
3756 3754 3722
3758 3756 3734
3760 3758 3746
3762 3760 3650
3764 1609 934
3766 1606 937
3768 3767 3765
3770 1621 946
3772 1618 949
3774 3773 3771
3776 1633 958
3778 1630 961
3780 3779 3777
3782 1645 970
3784 1642 973
3786 3785 3783
3788 1657 982
3790 1654 985
3792 3791 3789
3794 1669 994
3796 1666 997
3798 3797 3795
3800 1681 1006
3802 1678 1009
3804 3803 3801
3806 1693 1018
3808 1690 1021
3810 3809 3807
3812 3774 3768
3814 3812 3780
3816 3814 3786
3818 3816 3792
3820 3818 3798
3822 3820 3804
3824 3822 3810
3826 3824 3762
3828 705 360
3830 704 360
3832 3829 360
3834 3833 2794
3836 3830 2797
3838 3837 3835
3840 707 360
3842 706 360
3844 3841 360
3846 3845 2806
3848 3842 2809
3850 3849 3847
3852 709 360
3854 708 360
3856 3853 360
3858 3857 2818
3860 3854 2821
3862 3861 3859
3864 711 360
3866 710 360
3868 3865 360
3870 3869 2830
3872 3866 2833
3874 3873 3871
3876 713 360
3878 712 360
3880 3877 360
3882 3881 2842
3884 3878 2845
3886 3885 3883
3888 715 360
3890 714 360
3892 3889 360
3894 3893 2854
3896 3890 2857
3898 3897 3895
3900 717 360
3902 716 360
3904 3901 360
3906 3905 2866
3908 3902 2869
3910 3909 3907
3912 719 360
3914 718 360
3916 3913 360
3918 3917 2878
3920 3914 2881
3922 3921 3919
3924 3850 3838
3926 3924 3862
3928 3926 3874
3930 3928 3886
3932 3930 3898
3934 3932 3910
3936 3934 3922
3938 3936 3826
3940 641 360
3942 640 360
3944 3941 360
3946 3942 1133
3948 3945 1130
3950 3949 3947
3952 643 360
3954 642 360
3956 3953 360
3958 3954 1145
3960 3957 1142
3962 3961 3959
3964 645 360
3966 644 360
3968 3965 360
3970 3966 1157
3972 3969 1154
3974 3973 3971
3976 647 360
3978 646 360
3980 3977 360
3982 3978 1169
3984 3981 1166
3986 3985 3983
3988 649 360
3990 648 360
3992 3989 360
3994 3990 1181
3996 3993 1178
3998 3997 3995
4000 651 360
4002 650 360
4004 4001 360
4006 4002 1193
4008 4005 1190
4010 4009 4007
4012 653 360
4014 652 360
4016 4013 360
4018 4014 1205
4020 4017 1202
4022 4021 4019
4024 655 360
4026 654 360
4028 4025 360
4030 4026 1217
4032 4029 1214
4034 4033 4031
4036 657 360
4038 656 360
4040 4037 360
4042 4038 1229
4044 4041 1226
4046 4045 4043
4048 659 360
4050 658 360
4052 4049 360
4054 4050 1241
4056 4053 1238
4058 4057 4055
4060 661 360
4062 660 360
4064 4061 360
4066 4062 1253
4068 4065 1250
4070 4069 4067
4072 663 360
4074 662 360
4076 4073 360
4078 4074 1265
4080 4077 1262
4082 4081 4079
4084 665 360
4086 664 360
4088 4085 360
4090 4086 1277
4092 4089 1274
4094 4093 4091
4096 667 360
4098 666 360
4100 4097 360
4102 4098 1289
4104 4101 1286
4106 4105 4103
4108 669 360
4110 668 360
4112 4109 360
4114 4110 1301
4116 4113 1298
4118 4117 4115
4120 671 360
4122 670 360
4124 4121 360
4126 4122 1313
4128 4125 1310
4130 4129 4127
4132 673 360
4134 672 360
4136 4133 360
4138 4134 1325
4140 4137 1322
4142 4141 4139
4144 675 360
4146 674 360
4148 4145 360
4150 4146 1337
4152 4149 1334
4154 4153 4151
4156 677 360
4158 676 360
4160 4157 360
4162 4158 1349
4164 4161 1346
4166 4165 4163
4168 679 360
4170 678 360
4172 4169 360
4174 4170 1361
4176 4173 1358
4178 4177 4175
4180 681 360
4182 680 360
4184 4181 360
4186 4182 1373
4188 4185 1370
4190 4189 4187
4192 683 360
4194 682 360
4196 4193 360
4198 4194 1385
4200 4197 1382
4202 4201 4199
4204 685 360
4206 684 360
4208 4205 360
4210 4206 1397
4212 4209 1394
4214 4213 4211
4216 687 360
4218 686 360
4220 4217 360
4222 4218 1409
4224 4221 1406
4226 4225 4223
4228 689 360
4230 688 360
4232 4229 360
4234 4230 1421
4236 4233 1418
4238 4237 4235
4240 691 360
4242 690 360
4244 4241 360
4246 4242 1433
4248 4245 1430
4250 4249 4247
4252 693 360
4254 692 360
4256 4253 360
4258 4254 1445
4260 4257 1442
4262 4261 4259
4264 695 360
4266 694 360
4268 4265 360
4270 4266 1457
4272 4269 1454
4274 4273 4271
4276 697 360
4278 696 360
4280 4277 360
4282 4278 1469
4284 4281 1466
4286 4285 4283
4288 699 360
4290 698 360
4292 4289 360
4294 4290 1481
4296 4293 1478
4298 4297 4295
4300 701 360
4302 700 360
4304 4301 360
4306 4302 1493
4308 4305 1490
4310 4309 4307
4312 703 360
4314 702 360
4316 4313 360
4318 4314 1505
4320 4317 1502
4322 4321 4319
4324 3962 3950
4326 4324 3974
4328 4326 3986
4330 4328 3998
4332 4330 4010
4334 4332 4022
4336 4334 4034
4338 4336 4046
4340 4338 4058
4342 4340 4070
4344 4342 4082
4346 4344 4094
4348 4346 4106
4350 4348 4118
4352 4350 4130
4354 4352 4142
4356 4354 4154
4358 4356 4166
4360 4358 4178
4362 4360 4190
4364 4362 4202
4366 4364 4214
4368 4366 4226
4370 4368 4238
4372 4370 4250
4374 4372 4262
4376 4374 4274
4378 4376 4286
4380 4378 4298
4382 4380 4310
4384 4382 4322
4386 4384 3938
4388 4386 2651
4390 4389 3188
4392 4390 1800
4394 3188 262
4396 4394 1800
4398 3188 263
4400 4398 1800
4402 3148 3126
4404 4402 3131
4406 4404 2922
4408 4386 2652
4410 4409 4406
4412 4410 1800
4414 4406 262
4416 4414 1800
4418 4406 263
4420 4418 1800
4422 3160 3126
4424 4422 3131
4426 1796 338
4428 4426 341
4430 4428 4424
4432 3172 3126
4434 4432 3131
4436 884 338
4438 4436 341
4440 4438 4434
4442 3136 3132
4444 3140 338
4446 4444 341
4448 4446 4442
4450 3150 3132
4452 896 340
4454 4452 4450
4456 4455 3112
4458 4457 4455
4460 4459 4449
4462 4461 4449
4464 4463 4441
4466 4465 4441
4468 4467 4431
4470 4469 4431
4472 4471 4421
4474 4473 4421
4476 4475 4417
4478 4476 4413
4480 4478 4401
4482 4481 4401
4484 4483 4397
4486 4484 4393
4488 4486 3183
4490 4489 3183
4492 4491 3181
4494 4492 3171
4496 4495 3171
4498 4497 3159
4500 4498 3147
4502 4501 3147
4504 4455 3118
4506 4505 4455
4508 4507 4449
4510 4509 4449
4512 4511 4441
4514 4513 4441
4516 4515 4431
4518 4517 4431
4520 4519 4421
4522 4520 4417
4524 4522 4413
4526 4525 4413
4528 4527 4401
4530 4529 4401
4532 4531 4397
4534 4533 4397
4536 4535 4393
4538 4537 4393
4540 4539 3183
4542 4540 3181
4544 4542 3171
4546 4545 3171
4548 4547 3159
4550 4549 3159
4552 4551 3147
4554 4455 3124
4556 4554 4449
4558 4556 4441
4560 4558 4431
4562 4560 4421
4564 4562 4417
4566 4564 4413
4568 4566 4401
4570 4569 4401
4572 4571 4397
4574 4573 4397
4576 4575 4393
4578 4576 3183
4580 4579 3183
4582 4581 3181
4584 4583 3181
4586 4585 3171
4588 4586 3159
4590 4588 3147
4592 4455 3130
4594 4592 4449
4596 4594 4441
4598 4596 4431
4600 4598 4421
4602 4601 4421
4604 4603 4417
4606 4605 4417
4608 4607 4413
4610 4609 4413
4612 4611 4401
4614 4612 4397
4616 4614 4393
4618 4617 4393
4620 4619 3183
4622 4620 3181
4624 4622 3171
4626 4624 3159
4628 4626 3147
4630 1962 114
4632 3942 1963
4634 4633 4631
4636 1962 116
4638 3954 1963
4640 4639 4637
4642 1962 118
4644 3966 1963
4646 4645 4643
4648 1962 120
4650 3978 1963
4652 4651 4649
4654 1962 122
4656 3990 1963
4658 4657 4655
4660 1962 124
4662 4002 1963
4664 4663 4661
4666 1962 126
4668 4014 1963
4670 4669 4667
4672 1962 128
4674 4026 1963
4676 4675 4673
4678 1962 130
4680 4038 1963
4682 4681 4679
4684 1962 132
4686 4050 1963
4688 4687 4685
4690 1962 134
4692 4062 1963
4694 4693 4691
4696 1962 136
4698 4074 1963
4700 4699 4697
4702 1962 138
4704 4086 1963
4706 4705 4703
4708 1962 140
4710 4098 1963
4712 4711 4709
4714 1962 142
4716 4110 1963
4718 4717 4715
4720 1962 144
4722 4122 1963
4724 4723 4721
4726 1962 146
4728 4134 1963
4730 4729 4727
4732 1962 148
4734 4146 1963
4736 4735 4733
4738 1962 150
4740 4158 1963
4742 4741 4739
4744 1962 152
4746 4170 1963
4748 4747 4745
4750 1962 154
4752 4182 1963
4754 4753 4751
4756 1962 156
4758 4194 1963
4760 4759 4757
4762 1962 158
4764 4206 1963
4766 4765 4763
4768 1962 160
4770 4218 1963
4772 4771 4769
4774 1962 162
4776 4230 1963
4778 4777 4775
4780 1962 164
4782 4242 1963
4784 4783 4781
4786 1962 166
4788 4254 1963
4790 4789 4787
4792 1962 168
4794 4266 1963
4796 4795 4793
4798 1962 170
4800 4278 1963
4802 4801 4799
4804 1962 172
4806 4290 1963
4808 4807 4805
4810 1962 174
4812 4302 1963
4814 4813 4811
4816 1962 176
4818 4314 1963
4820 4819 4817
4822 1030 264
4824 3830 1031
4826 4825 4823
4828 1030 266
4830 3842 1031
4832 4831 4829
4834 1030 268
4836 3854 1031
4838 4837 4835
4840 1030 270
4842 3866 1031
4844 4843 4841
4846 1030 272
4848 3878 1031
4850 4849 4847
4852 1030 274
4854 3890 1031
4856 4855 4853
4858 1030 276
4860 3902 1031
4862 4861 4859
4864 1030 278
4866 3914 1031
4868 4867 4865
4870 1030 210
4872 3494 1031
4874 4873 4871
4876 1030 212
4878 3512 1031
4880 4879 4877
4882 1030 214
4884 3530 1031
4886 4885 4883
4888 1030 216
4890 3548 1031
4892 4891 4889
4894 1030 218
4896 3566 1031
4898 4897 4895
4900 1030 220
4902 3584 1031
4904 4903 4901
4906 1030 222
4908 3602 1031
4910 4909 4907
4912 1030 224
4914 3620 1031
4916 4915 4913
4918 2462 24
4920 2463 24
4922 4921 4919
4924 3177 849
4926 846 843
4928 847 840
4930 4929 4927
4932 4931 3177
4934 2252 6
4936 4934 9
4938 4936 11
4940 4938 13
4942 4940 15
4944 4942 17
4946 4944 914
4948 4946 18
4950 4947 2656
4952 4951 4949
4954 4946 20
4956 4947 2660
4958 4957 4955
4960 4946 22
4962 4947 2664
4964 4963 4961
4966 4946 24
4968 4947 2670
4970 4969 4967
4972 4946 26
4974 4947 2674
4976 4975 4973
4978 4946 28
4980 4947 2678
4982 4981 4979
4984 4946 30
4986 4947 2684
4988 4987 4985
4990 4946 32
4992 4947 2690
4994 4993 4991
4996 1030 98
4998 3254 1031
5000 4999 4997
5002 1030 100
5004 3266 1031
5006 5005 5003
5008 1030 102
5010 3278 1031
5012 5011 5009
5014 1030 104
5016 3290 1031
5018 5017 5015
5020 1030 106
5022 3302 1031
5024 5023 5021
5026 1030 108
5028 3314 1031
5030 5029 5027
5032 1030 110
5034 3326 1031
5036 5035 5033
5038 1030 112
5040 3338 1031
5042 5041 5039
5044 1512 6
5046 5044 9
5048 5046 11
5050 5048 13
5052 5050 15
5054 5052 17
5056 5054 914
5058 5056 18
5060 5057 3500
5062 5061 5059
5064 5056 20
5066 5057 3518
5068 5067 5065
5070 5056 22
5072 5057 3536
5074 5073 5071
5076 5056 24
5078 5057 3554
5080 5079 5077
5082 5056 26
5084 5057 3572
5086 5085 5083
5088 5056 28
5090 5057 3590
5092 5091 5089
5094 5056 30
5096 5057 3608
5098 5097 5095
5100 5056 32
5102 5057 3626
5104 5103 5101
5106 5056 3500
5108 5057 3654
5110 5109 5107
5112 5056 3518
5114 5057 3666
5116 5115 5113
5118 5056 3536
5120 5057 3678
5122 5121 5119
5124 5056 3554
5126 5057 3690
5128 5127 5125
5130 5056 3572
5132 5057 3702
5134 5133 5131
5136 5056 3590
5138 5057 3714
5140 5139 5137
5142 5056 3608
5144 5057 3726
5146 5145 5143
5148 5056 3626
5150 5057 3738
5152 5151 5149
5154 2266 18
5156 2270 2267
5158 5157 5155
5160 2266 20
5162 2288 2267
5164 5163 5161
5166 2266 22
5168 2306 2267
5170 5169 5167
5172 2266 24
5174 2324 2267
5176 5175 5173
5178 2266 26
5180 2342 2267
5182 5181 5179
5184 2266 28
5186 2360 2267
5188 5187 5185
5190 2266 30
5192 2378 2267
5194 5193 5191
5196 2266 32
5198 2396 2267
5200 5199 5197
5202 2482 18
5204 2486 2483
5206 5205 5203
5208 2482 20
5210 2504 2483
5212 5211 5209
5214 2482 22
5216 2522 2483
5218 5217 5215
5220 2482 24
5222 2540 2483
5224 5223 5221
5226 2482 26
5228 2558 2483
5230 5229 5227
5232 2482 28
5234 2576 2483
5236 5235 5233
5238 2482 30
5240 2594 2483
5242 5241 5239
5244 2482 32
5246 2612 2483
5248 5247 5245
i0 controllable_addr_abs<0>
i1 controllable_addr_abs<1>
i2 controllable_addr_abs<2>
i3 controllable_addr_abs<3>
i4 controllable_addr_abs<4>
i5 controllable_addr_abs<5>
i6 controllable_addr_abs<6>
i7 controllable_addr_abs<7>
i8 controllable_write8_val_abs<0>
i9 controllable_write8_val_abs<1>
i10 controllable_write8_val_abs<2>
i11 controllable_write8_val_abs<3>
i12 controllable_write8_val_abs<4>
i13 controllable_write8_val_abs<5>
i14 controllable_write8_val_abs<6>
i15 controllable_write8_val_abs<7>
i16 i_reqBuf_abs<0>
i17 i_reqBuf_abs<1>
i18 i_reqBuf_abs<2>
i19 i_reqBuf_abs<3>
i20 i_reqBuf_abs<4>
i21 i_reqBuf_abs<5>
i22 i_reqBuf_abs<6>
i23 i_reqBuf_abs<7>
i24 i_reqBuf_abs<8>
i25 i_reqBuf_abs<9>
i26 i_reqBuf_abs<10>
i27 i_reqBuf_abs<11>
i28 i_reqBuf_abs<12>
i29 i_reqBuf_abs<13>
i30 i_reqBuf_abs<14>
i31 i_reqBuf_abs<15>
i32 i_reqBuf_abs<16>
i33 i_reqBuf_abs<17>
i34 i_reqBuf_abs<18>
i35 i_reqBuf_abs<19>
i36 i_reqBuf_abs<20>
i37 i_reqBuf_abs<21>
i38 i_reqBuf_abs<22>
i39 i_reqBuf_abs<23>
i40 i_reqBuf_abs<24>
i41 i_reqBuf_abs<25>
i42 i_reqBuf_abs<26>
i43 i_reqBuf_abs<27>
i44 i_reqBuf_abs<28>
i45 i_reqBuf_abs<29>
i46 i_reqBuf_abs<30>
i47 i_reqBuf_abs<31>
i48 i_reqLBA1_abs<0>
i49 i_reqLBA1_abs<1>
i50 i_reqLBA1_abs<2>
i51 i_reqLBA1_abs<3>
i52 i_reqLBA1_abs<4>
i53 i_reqLBA1_abs<5>
i54 i_reqLBA1_abs<6>
i55 i_reqLBA1_abs<7>
i56 controllable_fillPrdAddr_abs<0>
i57 controllable_fillPrdAddr_abs<1>
i58 controllable_fillPrdAddr_abs<2>
i59 controllable_fillPrdAddr_abs<3>
i60 controllable_fillPrdAddr_abs<4>
i61 controllable_fillPrdAddr_abs<5>
i62 controllable_fillPrdAddr_abs<6>
i63 controllable_fillPrdAddr_abs<7>
i64 controllable_fillPrdAddr_abs<8>
i65 controllable_fillPrdAddr_abs<9>
i66 controllable_fillPrdAddr_abs<10>
i67 controllable_fillPrdAddr_abs<11>
i68 controllable_fillPrdAddr_abs<12>
i69 controllable_fillPrdAddr_abs<13>
i70 controllable_fillPrdAddr_abs<14>
i71 controllable_fillPrdAddr_abs<15>
i72 controllable_fillPrdAddr_abs<16>
i73 controllable_fillPrdAddr_abs<17>
i74 controllable_fillPrdAddr_abs<18>
i75 controllable_fillPrdAddr_abs<19>
i76 controllable_fillPrdAddr_abs<20>
i77 controllable_fillPrdAddr_abs<21>
i78 controllable_fillPrdAddr_abs<22>
i79 controllable_fillPrdAddr_abs<23>
i80 controllable_fillPrdAddr_abs<24>
i81 controllable_fillPrdAddr_abs<25>
i82 controllable_fillPrdAddr_abs<26>
i83 controllable_fillPrdAddr_abs<27>
i84 controllable_fillPrdAddr_abs<28>
i85 controllable_fillPrdAddr_abs<29>
i86 controllable_fillPrdAddr_abs<30>
i87 controllable_fillPrdAddr_abs<31>
i88 i_reqLBA3_abs<0>
i89 i_reqLBA3_abs<1>
i90 i_reqLBA3_abs<2>
i91 i_reqLBA3_abs<3>
i92 i_reqLBA3_abs<4>
i93 i_reqLBA3_abs<5>
i94 i_reqLBA3_abs<6>
i95 i_reqLBA3_abs<7>
i96 i_reqLBA0_abs<0>
i97 i_reqLBA0_abs<1>
i98 i_reqLBA0_abs<2>
i99 i_reqLBA0_abs<3>
i100 i_reqLBA0_abs<4>
i101 i_reqLBA0_abs<5>
i102 i_reqLBA0_abs<6>
i103 i_reqLBA0_abs<7>
i104 i_reqLBA4_abs<0>
i105 i_reqLBA4_abs<1>
i106 i_reqLBA4_abs<2>
i107 i_reqLBA4_abs<3>
i108 i_reqLBA4_abs<4>
i109 i_reqLBA4_abs<5>
i110 i_reqLBA4_abs<6>
i111 i_reqLBA4_abs<7>
i112 controllable_dmaStartClass_conc
i113 i_reqLBA5_abs<0>
i114 i_reqLBA5_abs<1>
i115 i_reqLBA5_abs<2>
i116 i_reqLBA5_abs<3>
i117 i_reqLBA5_abs<4>
i118 i_reqLBA5_abs<5>
i119 i_reqLBA5_abs<6>
i120 i_reqLBA5_abs<7>
i121 controllable_bank_abs<0>
i122 controllable_bank_abs<1>
i123 controllable_bank_abs<2>
i124 controllable_bank_abs<3>
i125 controllable_bank_abs<4>
i126 controllable_bank_abs<5>
i127 controllable_bank_abs<6>
i128 controllable_bank_abs<7>
i129 controllable_featXFRClass_conc
i130 i_transSuccess_conc
i131 i_reqSect1_abs<0>
i132 i_reqSect1_abs<1>
i133 i_reqSect1_abs<2>
i134 i_reqSect1_abs<3>
i135 i_reqSect1_abs<4>
i136 i_reqSect1_abs<5>
i137 i_reqSect1_abs<6>
i138 i_reqSect1_abs<7>
i139 i_osReqType_conc
i140 i_reqSect0_abs<0>
i141 i_reqSect0_abs<1>
i142 i_reqSect0_abs<2>
i143 i_reqSect0_abs<3>
i144 i_reqSect0_abs<4>
i145 i_reqSect0_abs<5>
i146 i_reqSect0_abs<6>
i147 i_reqSect0_abs<7>
i148 controllable_fillPrdNSect_abs<0>
i149 controllable_fillPrdNSect_abs<1>
i150 controllable_fillPrdNSect_abs<2>
i151 controllable_fillPrdNSect_abs<3>
i152 controllable_fillPrdNSect_abs<4>
i153 controllable_fillPrdNSect_abs<5>
i154 controllable_fillPrdNSect_abs<6>
i155 controllable_fillPrdNSect_abs<7>
i156 controllable_fillPrdNSect_abs<8>
i157 controllable_fillPrdNSect_abs<9>
i158 controllable_fillPrdNSect_abs<10>
i159 controllable_fillPrdNSect_abs<11>
i160 controllable_fillPrdNSect_abs<12>
i161 controllable_fillPrdNSect_abs<13>
i162 controllable_fillPrdNSect_abs<14>
i163 controllable_fillPrdNSect_abs<15>
i164 controllable_busMasterClass_conc
i165 controllable_featWCClass_conc
i166 controllable_tag_conc<0>
i167 controllable_tag_conc<1>
i168 controllable_tag_conc<2>
i169 controllable_tag_conc<3>
i170 controllable_featNWCClass_conc
i171 i_reqLBA2_abs<0>
i172 i_reqLBA2_abs<1>
i173 i_reqLBA2_abs<2>
i174 i_reqLBA2_abs<3>
i175 i_reqLBA2_abs<4>
i176 i_reqLBA2_abs<5>
i177 i_reqLBA2_abs<6>
i178 i_reqLBA2_abs<7>
l0 n361
l1 state_regSectors0_abs<0>_out
l2 state_regSectors0_abs<1>_out
l3 state_regSectors0_abs<2>_out
l4 state_regSectors0_abs<3>_out
l5 state_regSectors0_abs<4>_out
l6 state_regSectors0_abs<5>_out
l7 state_regSectors0_abs<6>_out
l8 state_regSectors0_abs<7>_out
l9 state_os_lba3_abs<0>_out
l10 state_os_lba3_abs<1>_out
l11 state_os_lba3_abs<2>_out
l12 state_os_lba3_abs<3>_out
l13 state_os_lba3_abs<4>_out
l14 state_os_lba3_abs<5>_out
l15 state_os_lba3_abs<6>_out
l16 state_os_lba3_abs<7>_out
l17 state_os_buf_abs<0>_out
l18 state_os_buf_abs<1>_out
l19 state_os_buf_abs<2>_out
l20 state_os_buf_abs<3>_out
l21 state_os_buf_abs<4>_out
l22 state_os_buf_abs<5>_out
l23 state_os_buf_abs<6>_out
l24 state_os_buf_abs<7>_out
l25 state_os_buf_abs<8>_out
l26 state_os_buf_abs<9>_out
l27 state_os_buf_abs<10>_out
l28 state_os_buf_abs<11>_out
l29 state_os_buf_abs<12>_out
l30 state_os_buf_abs<13>_out
l31 state_os_buf_abs<14>_out
l32 state_os_buf_abs<15>_out
l33 state_os_buf_abs<16>_out
l34 state_os_buf_abs<17>_out
l35 state_os_buf_abs<18>_out
l36 state_os_buf_abs<19>_out
l37 state_os_buf_abs<20>_out
l38 state_os_buf_abs<21>_out
l39 state_os_buf_abs<22>_out
l40 state_os_buf_abs<23>_out
l41 state_os_buf_abs<24>_out
l42 state_os_buf_abs<25>_out
l43 state_os_buf_abs<26>_out
l44 state_os_buf_abs<27>_out
l45 state_os_buf_abs<28>_out
l46 state_os_buf_abs<29>_out
l47 state_os_buf_abs<30>_out
l48 state_os_buf_abs<31>_out
l49 state_regFeature0_abs<0>_out
l50 state_regFeature0_abs<1>_out
l51 state_regFeature0_abs<2>_out
l52 state_regFeature0_abs<3>_out
l53 state_regFeature0_abs<4>_out
l54 state_regFeature0_abs<5>_out
l55 state_regFeature0_abs<6>_out
l56 state_regFeature0_abs<7>_out
l57 state_os_sect0_abs<0>_out
l58 state_os_sect0_abs<1>_out
l59 state_os_sect0_abs<2>_out
l60 state_os_sect0_abs<3>_out
l61 state_os_sect0_abs<4>_out
l62 state_os_sect0_abs<5>_out
l63 state_os_sect0_abs<6>_out
l64 state_os_sect0_abs<7>_out
l65 state_os_lba0_abs<0>_out
l66 state_os_lba0_abs<1>_out
l67 state_os_lba0_abs<2>_out
l68 state_os_lba0_abs<3>_out
l69 state_os_lba0_abs<4>_out
l70 state_os_lba0_abs<5>_out
l71 state_os_lba0_abs<6>_out
l72 state_os_lba0_abs<7>_out
l73 state_setFeatState_conc<0>_out
l74 state_setFeatState_conc<1>_out
l75 state_setFeatState_conc<2>_out
l76 state_bufSectors_abs<0>_out
l77 state_bufSectors_abs<1>_out
l78 state_bufSectors_abs<2>_out
l79 state_bufSectors_abs<3>_out
l80 state_bufSectors_abs<4>_out
l81 state_bufSectors_abs<5>_out
l82 state_bufSectors_abs<6>_out
l83 state_bufSectors_abs<7>_out
l84 state_bufSectors_abs<8>_out
l85 state_bufSectors_abs<9>_out
l86 state_bufSectors_abs<10>_out
l87 state_bufSectors_abs<11>_out
l88 state_bufSectors_abs<12>_out
l89 state_bufSectors_abs<13>_out
l90 state_bufSectors_abs<14>_out
l91 state_bufSectors_abs<15>_out
l92 state_os_lba5_abs<0>_out
l93 state_os_lba5_abs<1>_out
l94 state_os_lba5_abs<2>_out
l95 state_os_lba5_abs<3>_out
l96 state_os_lba5_abs<4>_out
l97 state_os_lba5_abs<5>_out
l98 state_os_lba5_abs<6>_out
l99 state_os_lba5_abs<7>_out
l100 state_regLBALow1_abs<0>_out
l101 state_regLBALow1_abs<1>_out
l102 state_regLBALow1_abs<2>_out
l103 state_regLBALow1_abs<3>_out
l104 state_regLBALow1_abs<4>_out
l105 state_regLBALow1_abs<5>_out
l106 state_regLBALow1_abs<6>_out
l107 state_regLBALow1_abs<7>_out
l108 state_regDev_LBA_abs_out
l109 state_regBMCommand_Start_abs_out
l110 state_regLBAMid1_abs<0>_out
l111 state_regLBAMid1_abs<1>_out
l112 state_regLBAMid1_abs<2>_out
l113 state_regLBAMid1_abs<3>_out
l114 state_regLBAMid1_abs<4>_out
l115 state_regLBAMid1_abs<5>_out
l116 state_regLBAMid1_abs<6>_out
l117 state_regLBAMid1_abs<7>_out
l118 state_stDMACmd_conc<0>_out
l119 state_stDMACmd_conc<1>_out
l120 state_regSectors1_abs<0>_out
l121 state_regSectors1_abs<1>_out
l122 state_regSectors1_abs<2>_out
l123 state_regSectors1_abs<3>_out
l124 state_regSectors1_abs<4>_out
l125 state_regSectors1_abs<5>_out
l126 state_regSectors1_abs<6>_out
l127 state_regSectors1_abs<7>_out
l128 state_os_lba2_abs<0>_out
l129 state_os_lba2_abs<1>_out
l130 state_os_lba2_abs<2>_out
l131 state_os_lba2_abs<3>_out
l132 state_os_lba2_abs<4>_out
l133 state_os_lba2_abs<5>_out
l134 state_os_lba2_abs<6>_out
l135 state_os_lba2_abs<7>_out
l136 state_osState_conc<0>_out
l137 state_osState_conc<1>_out
l138 state_osState_conc<2>_out
l139 state_osState_conc<3>_out
l140 state_bufAddr_abs<0>_out
l141 state_bufAddr_abs<1>_out
l142 state_bufAddr_abs<2>_out
l143 state_bufAddr_abs<3>_out
l144 state_bufAddr_abs<4>_out
l145 state_bufAddr_abs<5>_out
l146 state_bufAddr_abs<6>_out
l147 state_bufAddr_abs<7>_out
l148 state_bufAddr_abs<8>_out
l149 state_bufAddr_abs<9>_out
l150 state_bufAddr_abs<10>_out
l151 state_bufAddr_abs<11>_out
l152 state_bufAddr_abs<12>_out
l153 state_bufAddr_abs<13>_out
l154 state_bufAddr_abs<14>_out
l155 state_bufAddr_abs<15>_out
l156 state_bufAddr_abs<16>_out
l157 state_bufAddr_abs<17>_out
l158 state_bufAddr_abs<18>_out
l159 state_bufAddr_abs<19>_out
l160 state_bufAddr_abs<20>_out
l161 state_bufAddr_abs<21>_out
l162 state_bufAddr_abs<22>_out
l163 state_bufAddr_abs<23>_out
l164 state_bufAddr_abs<24>_out
l165 state_bufAddr_abs<25>_out
l166 state_bufAddr_abs<26>_out
l167 state_bufAddr_abs<27>_out
l168 state_bufAddr_abs<28>_out
l169 state_bufAddr_abs<29>_out
l170 state_bufAddr_abs<30>_out
l171 state_bufAddr_abs<31>_out
l172 state_os_sect1_abs<0>_out
l173 state_os_sect1_abs<1>_out
l174 state_os_sect1_abs<2>_out
l175 state_os_sect1_abs<3>_out
l176 state_os_sect1_abs<4>_out
l177 state_os_sect1_abs<5>_out
l178 state_os_sect1_abs<6>_out
l179 state_os_sect1_abs<7>_out
l180 state_os_lba4_abs<0>_out
l181 state_os_lba4_abs<1>_out
l182 state_os_lba4_abs<2>_out
l183 state_os_lba4_abs<3>_out
l184 state_os_lba4_abs<4>_out
l185 state_os_lba4_abs<5>_out
l186 state_os_lba4_abs<6>_out
l187 state_os_lba4_abs<7>_out
l188 state_regBMCommand_RW_abs_out
l189 fair_cnt<0>_out
l190 fair_cnt<1>_out
l191 state_regCommand_abs<0>_out
l192 state_regCommand_abs<1>_out
l193 state_regCommand_abs<2>_out
l194 state_regCommand_abs<3>_out
l195 state_regCommand_abs<4>_out
l196 state_regCommand_abs<5>_out
l197 state_regCommand_abs<6>_out
l198 state_regCommand_abs<7>_out
l199 state_os_lba1_abs<0>_out
l200 state_os_lba1_abs<1>_out
l201 state_os_lba1_abs<2>_out
l202 state_os_lba1_abs<3>_out
l203 state_os_lba1_abs<4>_out
l204 state_os_lba1_abs<5>_out
l205 state_os_lba1_abs<6>_out
l206 state_os_lba1_abs<7>_out
l207 state_regLBAHigh0_abs<0>_out
l208 state_regLBAHigh0_abs<1>_out
l209 state_regLBAHigh0_abs<2>_out
l210 state_regLBAHigh0_abs<3>_out
l211 state_regLBAHigh0_abs<4>_out
l212 state_regLBAHigh0_abs<5>_out
l213 state_regLBAHigh0_abs<6>_out
l214 state_regLBAHigh0_abs<7>_out
l215 state_regLBAHigh1_abs<0>_out
l216 state_regLBAHigh1_abs<1>_out
l217 state_regLBAHigh1_abs<2>_out
l218 state_regLBAHigh1_abs<3>_out
l219 state_regLBAHigh1_abs<4>_out
l220 state_regLBAHigh1_abs<5>_out
l221 state_regLBAHigh1_abs<6>_out
l222 state_regLBAHigh1_abs<7>_out
l223 state_regLBALow0_abs<0>_out
l224 state_regLBALow0_abs<1>_out
l225 state_regLBALow0_abs<2>_out
l226 state_regLBALow0_abs<3>_out
l227 state_regLBALow0_abs<4>_out
l228 state_regLBALow0_abs<5>_out
l229 state_regLBALow0_abs<6>_out
l230 state_regLBALow0_abs<7>_out
l231 state_regLBAMid0_abs<0>_out
l232 state_regLBAMid0_abs<1>_out
l233 state_regLBAMid0_abs<2>_out
l234 state_regLBAMid0_abs<3>_out
l235 state_regLBAMid0_abs<4>_out
l236 state_regLBAMid0_abs<5>_out
l237 state_regLBAMid0_abs<6>_out
l238 state_regLBAMid0_abs<7>_out
o0 o_err
c
ide_hard_drive_controller_2
This file was written by ABC on Tue Mar 11 20:24:23 2014
For information about AIGER format, refer to http://fmv.jku.at/aiger
-------------------------------
This AIGER file has been created by the following sequence of commands:
> vl2mv driver_b3.v   ---gives--> driver_b3.mv
> abc -c "read_blif_mv driver_b3.mv; write_aiger -s driver_b3n.aig"   ---gives--> driver_b3n.aig
> aigtoaig driver_b3n.aig driver_b3n.aag   ---gives--> driver_b3n.aag (this file)
Content of driver_b3.v:
// IDE hard drive controller specification and operating system interface
// specification for device driver synthesis.
// This file describes a GR(1) game played by a device driver for an IDE hard
// disk against its environment consisting of the hard disk and operating
// system.

`define CMD_READ_DMA_EXT  200
`define CMD_WRITE_DMA_EXT 37
`define CMD_SET_FEATURE   239
`define FEAT_WC           2
`define FEAT_NWC          130
`define FEAT_XFR_MODE     3
`define XM_ULTRA_DMA      8

`define RCMD              8
`define REG_FEATURE0      1
`define REG_SECTORS       2
`define REG_LBA_LOW       3
`define REG_LBA_MID       4
`define REG_LBA_HIGH      5
`define REG_DEV           6
`define REG_ERRCMD        7

`define RCTL              1
`define REG_CTLSTAT       2
`define REG_BM_STATUS     2
`define REG_BM_PRD        4
`define RDMA              2
`define REG_BM_COMMAND    0

//typedef enum {read=0, write=1} i_osReqType_enum;
`define read              0
`define write             1

//typedef enum {write8, write32, fillPrd, reset, os_req, ack_read_succ, ack_read_fail, ack_write_succ, ack_write_fail, class_event} controllable_tag_enum;
`define write8            0
`define write32           1
`define fillPrd           2
`define reset             3
`define os_req            4
`define ack_read_succ     5
`define ack_read_fail     6
`define ack_write_succ    7
`define ack_write_fail    8
`define class_event       9

//typedef enum {idle=0, command=1, reset_signal=2, reset_ready=3} state_stInternal_enum;
`define idle              0
`define command           1
`define reset_signal      2
`define reset_ready       3

//typedef enum {wait_bm_ready=0, dma_read=1, bm_read_prd=2, bm_ready=3} state_stDMACmd_enum;
`define wait_bm_ready     0
`define dma_read          1
`define bm_read_prd       2
`define bm_ready          3

//typedef enum {command_start=0, dma_cmd=1, set_features_cmd=2} state_stCommand_enum;
`define command_start     0
`define dma_cmd           1
`define set_features_cmd  2


//typedef enum {setFeatIdle=0, setFeatWC=1, setFeatNWC=2, setFeatXFR0=3, setFeatXFR1=4} state_setFeatState_enum;
`define setFeatIdle       0
`define setFeatWC         1
`define setFeatNWC        2
`define setFeatXFR0       3
`define setFeatXFR1       4

//typedef enum {os_init=0, os_reset=1, os_write_cache=2, os_idle=3, os_read_pending=4, os_write_pending=5, os_read_ack_succ=6, os_read_ack_fail=7, os_write_ack_succ=8, os_write_ack_fail=9, os_error=10} state_osState_enum;
`define os_init           0
`define os_reset          1
`define os_write_cache    2
`define os_idle           3
`define os_read_pending   4
`define os_write_pending  5
`define os_read_ack_succ  6
`define os_read_ack_fail  7
`define os_write_ack_succ 8
`define os_write_ack_fail 9
`define os_error          10

module ide_hard_drive_controller_2(
        o_err,
        i_clk,
        i_osReqType_conc,
        i_reqLBA0_abs,
        i_reqLBA1_abs,
        i_reqLBA2_abs,
        i_reqLBA3_abs,
        i_reqLBA4_abs,
        i_reqLBA5_abs,
        i_reqSect0_abs,
        i_reqSect1_abs,
        i_reqBuf_abs,
        i_transSuccess_conc,
        controllable_tag_conc,
        controllable_bank_abs,
        controllable_addr_abs,
        controllable_write8_val_abs,
        controllable_fillPrdAddr_abs,
        controllable_fillPrdNSect_abs,
        controllable_featWCClass_conc,
        controllable_featNWCClass_conc,
        controllable_featXFRClass_conc,
        controllable_busMasterClass_conc,
        controllable_dmaStartClass_conc );

input i_clk;
input i_osReqType_conc ;
input [7:0] i_reqLBA0_abs ;
input [7:0] i_reqLBA1_abs ;
input [7:0] i_reqLBA2_abs ;
input [7:0] i_reqLBA3_abs ;
input [7:0] i_reqLBA4_abs ;
input [7:0] i_reqLBA5_abs ;
input [7:0] i_reqSect0_abs ;
input [7:0] i_reqSect1_abs ;
input [31:0] i_reqBuf_abs ;
input i_transSuccess_conc ;
input [3:0] controllable_tag_conc ;
input [7:0] controllable_bank_abs ;
input [7:0] controllable_addr_abs ;
input [7:0] controllable_write8_val_abs ;
input [31:0] controllable_fillPrdAddr_abs ;
input [15:0] controllable_fillPrdNSect_abs ;
input controllable_featWCClass_conc ;
input controllable_featNWCClass_conc ;
input controllable_featXFRClass_conc ;
input controllable_busMasterClass_conc ;
input controllable_dmaStartClass_conc ;
output o_err;

reg [1:0] state_stDMACmd_conc ;
reg [2:0] state_setFeatState_conc ;
reg [7:0] state_regFeature0_abs ;
reg [7:0] state_regSectors0_abs ;
reg [7:0] state_regSectors1_abs ;
reg [7:0] state_regLBALow0_abs ;
reg [7:0] state_regLBALow1_abs ;
reg [7:0] state_regLBAMid0_abs ;
reg [7:0] state_regLBAMid1_abs ;
reg [7:0] state_regLBAHigh0_abs ;
reg [7:0] state_regLBAHigh1_abs ;
reg state_regDev_LBA_abs ;
reg [7:0] state_regCommand_abs ;
reg state_regBMCommand_Start_abs ;
reg state_regBMCommand_RW_abs ;
reg [31:0] state_bufAddr_abs ;
reg [15:0] state_bufSectors_abs ;

reg [3:0] state_osState_conc ;
reg [7:0] state_os_lba0_abs ;
reg [7:0] state_os_lba1_abs ;
reg [7:0] state_os_lba2_abs ;
reg [7:0] state_os_lba3_abs ;
reg [7:0] state_os_lba4_abs ;
reg [7:0] state_os_lba5_abs ;
reg [7:0] state_os_sect0_abs ;
reg [7:0] state_os_sect1_abs ;
reg [31:0] state_os_buf_abs ;

reg [1:0] fair_cnt;

wire transferMode3;
wire nwc;
wire bm_event;
wire transferCorrect;
wire transferCorrect_0;
wire transferCorrect_1;
wire buechi_satisfied;
wire [1:0] next_state_stDMACmd_conc ;
wire [2:0] next_state_setFeatState_conc ;
wire [7:0] next_state_regFeature0_abs ;
wire [7:0] next_state_regSectors0_abs ;
wire [7:0] next_state_regSectors1_abs ;
wire [7:0] next_state_regLBALow0_abs ;
wire [7:0] next_state_regLBALow1_abs ;
wire [7:0] next_state_regLBAMid0_abs ;
wire [7:0] next_state_regLBAMid1_abs ;
wire [7:0] next_state_regLBAHigh0_abs ;
wire [7:0] next_state_regLBAHigh1_abs ;
wire next_state_regDev_LBA_abs ;
wire [7:0] next_state_regCommand_abs ;
wire next_state_regBMCommand_Start_abs ;
wire next_state_regBMCommand_RW_abs ;
wire [31:0] next_state_bufAddr_abs ;
wire [15:0] next_state_bufSectors_abs ;

wire [3:0] next_state_osState_conc ;
wire [7:0] next_state_os_lba0_abs ;
wire [7:0] next_state_os_lba1_abs ;
wire [7:0] next_state_os_lba2_abs ;
wire [7:0] next_state_os_lba3_abs ;
wire [7:0] next_state_os_lba4_abs ;
wire [7:0] next_state_os_lba5_abs ;
wire [7:0] next_state_os_sect0_abs ;
wire [7:0] next_state_os_sect1_abs ;
wire [31:0] next_state_os_buf_abs ;

// some abbreviations:
assign transferMode3 = (state_setFeatState_conc==`setFeatXFR1 && controllable_featXFRClass_conc==1);
assign nwc =           (state_setFeatState_conc==`setFeatNWC  && controllable_featNWCClass_conc==1);
assign bm_event = (state_stDMACmd_conc==`bm_ready && controllable_busMasterClass_conc==1);
assign transferCorrect = (state_os_lba0_abs==state_regLBALow0_abs    &&
                          state_os_lba1_abs==state_regLBALow1_abs    &&
                          state_os_lba2_abs==state_regLBAMid0_abs    &&
                          state_os_lba3_abs==state_regLBAMid1_abs    &&
                          state_os_lba4_abs==state_regLBAHigh0_abs   &&
                          state_os_lba5_abs==state_regLBAHigh1_abs   &&
                          state_os_sect0_abs==state_regSectors0_abs  &&
                          state_os_sect1_abs==state_regSectors1_abs  &&
                          state_os_buf_abs==state_bufAddr_abs);
assign transferCorrect_0 = (transferCorrect      &&
                            state_regBMCommand_RW_abs==0);
assign transferCorrect_1 = (transferCorrect      &&
                            state_regBMCommand_RW_abs==1);


// state updates:
  //Device state updates:
assign next_state_regFeature0_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_FEATURE0) ? controllable_write8_val_abs  : state_regFeature0_abs;
assign next_state_regSectors0_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_SECTORS)  ? controllable_write8_val_abs  : state_regSectors0_abs;
assign next_state_regSectors1_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_SECTORS)  ? state_regSectors0_abs : state_regSectors1_abs;
assign next_state_regLBALow0_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_LOW)  ? controllable_write8_val_abs  : state_regLBALow0_abs;
assign next_state_regLBALow1_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_LOW)  ? state_regLBALow0_abs  : state_regLBALow1_abs;
assign next_state_regLBAMid0_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_MID)  ? controllable_write8_val_abs  : state_regLBAMid0_abs;
assign next_state_regLBAMid1_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_MID)  ? state_regLBAMid0_abs  : state_regLBAMid1_abs;
assign next_state_regLBAHigh0_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_HIGH) ? controllable_write8_val_abs  : state_regLBAHigh0_abs;
assign next_state_regLBAHigh1_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_HIGH) ? state_regLBAHigh0_abs : state_regLBAHigh1_abs;
assign next_state_regDev_LBA_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_DEV)      ? controllable_write8_val_abs[6:6] : state_regDev_LBA_abs;
assign next_state_regCommand_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_ERRCMD)   ? controllable_write8_val_abs  : state_regCommand_abs;
assign next_state_regBMCommand_Start_abs = (controllable_tag_conc==`write8 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_COMMAND) ? controllable_write8_val_abs[0:0] : state_regBMCommand_Start_abs;
assign next_state_regBMCommand_RW_abs = (controllable_tag_conc==`write8 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_COMMAND) ? controllable_write8_val_abs[3:3] : state_regBMCommand_RW_abs;
assign next_state_bufAddr_abs = (controllable_tag_conc==`fillPrd) ? controllable_fillPrdAddr_abs : state_bufAddr_abs;
assign next_state_bufSectors_abs = (controllable_tag_conc==`fillPrd) ? controllable_fillPrdNSect_abs : state_bufSectors_abs;

assign next_state_setFeatState_conc = (controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatIdle && state_regFeature0_abs==`FEAT_WC) ? `setFeatWC :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatIdle && state_regFeature0_abs==`FEAT_NWC) ? `setFeatNWC :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatIdle && state_regFeature0_abs==`FEAT_XFR_MODE && state_regSectors0_abs[7:3]==`XM_ULTRA_DMA) ? `setFeatXFR0 :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatIdle && state_regFeature0_abs==`FEAT_XFR_MODE) ? `setFeatXFR1 :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatWC   && controllable_featWCClass_conc==1) ? `setFeatIdle :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatNWC  && controllable_featNWCClass_conc==1) ? `setFeatIdle :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatXFR0 && controllable_featXFRClass_conc==1) ? `setFeatIdle :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatXFR1 && controllable_featXFRClass_conc==1) ? `setFeatIdle : state_setFeatState_conc)))))));

assign next_state_stDMACmd_conc = (controllable_tag_conc==`write8 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_COMMAND) ?
               (
                 (state_regBMCommand_Start_abs==0 && controllable_write8_val_abs[0:0]==1) ? `bm_read_prd : state_stDMACmd_conc
               ) :
               (
                 (state_stDMACmd_conc==`bm_read_prd) ?
                 (((state_regBMCommand_RW_abs == 1 && state_regCommand_abs != `CMD_READ_DMA_EXT) || (state_regBMCommand_RW_abs == 0 && state_regCommand_abs != `CMD_WRITE_DMA_EXT) || (state_regSectors0_abs != state_bufSectors_abs[7:0]) || (state_regSectors1_abs != state_bufSectors_abs[15:8]) || state_regDev_LBA_abs != 1) ? state_stDMACmd_conc : ((controllable_dmaStartClass_conc==1) ? `bm_ready : state_stDMACmd_conc)) :
                 ((state_stDMACmd_conc==`bm_ready && controllable_busMasterClass_conc==1) ? `wait_bm_ready : state_stDMACmd_conc)
               );

//OS state updates
assign next_state_os_lba0_abs = (controllable_tag_conc==`os_req) ? i_reqLBA0_abs : state_os_lba0_abs;
assign next_state_os_lba1_abs = (controllable_tag_conc==`os_req) ? i_reqLBA1_abs : state_os_lba1_abs;
assign next_state_os_lba2_abs = (controllable_tag_conc==`os_req) ? i_reqLBA2_abs : state_os_lba2_abs;
assign next_state_os_lba3_abs = (controllable_tag_conc==`os_req) ? i_reqLBA3_abs : state_os_lba3_abs;
assign next_state_os_lba4_abs = (controllable_tag_conc==`os_req) ? i_reqLBA4_abs : state_os_lba4_abs;
assign next_state_os_lba5_abs = (controllable_tag_conc==`os_req) ? i_reqLBA5_abs : state_os_lba5_abs;
assign next_state_os_sect0_abs = (controllable_tag_conc==`os_req) ? i_reqSect0_abs : state_os_sect0_abs;
assign next_state_os_sect1_abs = (controllable_tag_conc==`os_req) ? i_reqSect1_abs : state_os_sect1_abs;
assign next_state_os_buf_abs = (controllable_tag_conc==`os_req) ? i_reqBuf_abs : state_os_buf_abs;

assign next_state_osState_conc = (state_osState_conc==`os_init && controllable_tag_conc==`reset) ? `os_reset :
      ((state_osState_conc==`os_reset && nwc && controllable_tag_conc==`class_event) ? `os_write_cache :
      ((state_osState_conc==`os_write_cache && transferMode3 && controllable_tag_conc==`class_event) ? `os_idle :
      ((state_osState_conc==`os_idle && controllable_tag_conc==`os_req && i_osReqType_conc==`read) ? `os_read_pending :
      ((state_osState_conc==`os_idle && controllable_tag_conc==`os_req && i_osReqType_conc==`write) ? `os_write_pending :
      ((state_osState_conc==`os_read_pending && bm_event && !transferCorrect_0 && controllable_tag_conc==`class_event) ? `os_error :
      ((state_osState_conc==`os_read_pending && bm_event && i_transSuccess_conc==1 && controllable_tag_conc==`class_event) ? `os_read_ack_succ :
      ((state_osState_conc==`os_read_pending && bm_event && i_transSuccess_conc==0 && controllable_tag_conc==`class_event) ? `os_read_ack_fail :
      ((state_osState_conc==`os_write_pending && bm_event && !transferCorrect_1 && controllable_tag_conc==`class_event) ? `os_error :
      ((state_osState_conc==`os_write_pending && bm_event && i_transSuccess_conc==1 && controllable_tag_conc==`class_event) ? `os_write_ack_succ :
      ((state_osState_conc==`os_write_pending && bm_event && i_transSuccess_conc==0 && controllable_tag_conc==`class_event) ? `os_write_ack_fail :
      ((state_osState_conc==`os_read_ack_succ && controllable_tag_conc==`ack_read_succ) ? `os_idle :
      ((state_osState_conc==`os_read_ack_fail && controllable_tag_conc==`ack_read_fail) ? `os_idle :
      ((state_osState_conc==`os_write_ack_succ && controllable_tag_conc==`ack_write_succ) ? `os_idle :
      ((state_osState_conc==`os_write_ack_fail && controllable_tag_conc==`ack_write_fail) ? `os_idle : state_osState_conc))))))))))))));


// buechi-to-safety construction:                            
assign buechi_satisfied = (state_osState_conc == `os_idle);                          
                            
assign o_err = (fair_cnt >= 3) || controllable_tag_conc >= 10;

initial
 begin
  state_stDMACmd_conc = `wait_bm_ready;
  state_setFeatState_conc = `setFeatIdle;
  state_regFeature0_abs = 0;
  state_regSectors0_abs = 0;
  state_regSectors1_abs = 0;
  state_regLBALow0_abs = 0;
  state_regLBALow1_abs = 0;
  state_regLBAMid0_abs = 0;
  state_regLBAMid1_abs = 0;
  state_regLBAHigh0_abs = 0;
  state_regLBAHigh1_abs = 0;
  state_regDev_LBA_abs = 0;
  state_regCommand_abs = 0;
  state_regBMCommand_Start_abs = 0;
  state_regBMCommand_RW_abs = 0;
  state_bufAddr_abs = 0;
  state_bufSectors_abs = 0;
  state_osState_conc = `os_init;
  state_os_lba0_abs = 0;
  state_os_lba1_abs = 0;
  state_os_lba2_abs = 0;
  state_os_lba3_abs = 0;
  state_os_lba4_abs = 0;
  state_os_lba5_abs = 0;
  state_os_sect0_abs = 0;
  state_os_sect1_abs = 0;
  state_os_buf_abs = 0;
  fair_cnt = 0;
 end

always @(posedge i_clk)
 begin

  if(buechi_satisfied)
   begin
    fair_cnt = 0;
   end
  else
   begin
    fair_cnt = fair_cnt + 1;
   end
 
  //Device state updates:
  state_regFeature0_abs          = next_state_regFeature0_abs ;
  state_regSectors0_abs          = next_state_regSectors0_abs ;
  state_regSectors1_abs          = next_state_regSectors1_abs ;
  state_regLBALow0_abs           = next_state_regLBALow0_abs ;
  state_regLBALow1_abs           = next_state_regLBALow1_abs ;
  state_regLBAMid0_abs           = next_state_regLBAMid0_abs ;
  state_regLBAMid1_abs           = next_state_regLBAMid1_abs ;
  state_regLBAHigh0_abs          = next_state_regLBAHigh0_abs ;
  state_regLBAHigh1_abs          = next_state_regLBAHigh1_abs ;
  state_regDev_LBA_abs           = next_state_regDev_LBA_abs ;
  state_regCommand_abs           = next_state_regCommand_abs ;
  state_regBMCommand_Start_abs   = next_state_regBMCommand_Start_abs ;
  state_regBMCommand_RW_abs      = next_state_regBMCommand_RW_abs ;
  state_bufAddr_abs              = next_state_bufAddr_abs ;
  state_bufSectors_abs           = next_state_bufSectors_abs ;
  state_setFeatState_conc        = next_state_setFeatState_conc ;
  state_stDMACmd_conc            = next_state_stDMACmd_conc ;
  state_os_lba0_abs              = next_state_os_lba0_abs ;
  state_os_lba1_abs              = next_state_os_lba1_abs ;
  state_os_lba2_abs              = next_state_os_lba2_abs ;
  state_os_lba3_abs              = next_state_os_lba3_abs ;
  state_os_lba4_abs              = next_state_os_lba4_abs ;
  state_os_lba5_abs              = next_state_os_lba5_abs ;
  state_os_sect0_abs             = next_state_os_sect0_abs ;
  state_os_sect1_abs             = next_state_os_sect1_abs ;
  state_os_buf_abs               = next_state_os_buf_abs ;
  state_osState_conc             = next_state_osState_conc ;
 end
 
 
endmodule
-------------------------------
#!SYNTCOMP
SOLVED_BY : 2/3 [2015-pre-classification], 4/4 [2017-pre-classification], 10/10 [SYNTCOMP2017-RealSeq], 6/6 [SYNTCOMP2017-RealPar], 6/6 [SYNTCOMP2017-SyntSeq], 4/4 [SYNTCOMP2017-SyntPar]
SOLVED_IN : 0.834064 [2015-pre-classification], 0.204 [SYNTCOMP2017-RealSeq], 0.070541 [SYNTCOMP2017-RealPar]
STATUS : unrealizable
REF_SIZE : 0
#.
