

================================================================
== Vitis HLS Report for 'tpgBackground'
================================================================
* Date:           Tue Apr  9 10:34:53 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.250 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_518_1  |        ?|        ?|         ?|          -|          -|  0 ~ 65535|        no|
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.73>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0243485_lcssa498 = alloca i32 1"   --->   Operation 6 'alloca' 'p_0_0_0_0_0243485_lcssa498' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_0_1_0_0_0245487_lcssa501 = alloca i32 1"   --->   Operation 7 'alloca' 'p_0_1_0_0_0245487_lcssa501' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_0_2_0_0_0247489_lcssa504 = alloca i32 1"   --->   Operation 8 'alloca' 'p_0_2_0_0_0247489_lcssa504' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_0_3_0_0_0249491_lcssa507 = alloca i32 1"   --->   Operation 9 'alloca' 'p_0_3_0_0_0249491_lcssa507' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_0_4_0_0_0251493_lcssa510 = alloca i32 1"   --->   Operation 10 'alloca' 'p_0_4_0_0_0251493_lcssa510' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_0_5_0_0_0253495_lcssa513 = alloca i32 1"   --->   Operation 11 'alloca' 'p_0_5_0_0_0253495_lcssa513' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%outpix_val_V = alloca i32 1"   --->   Operation 12 'alloca' 'outpix_val_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%outpix_val_V_1 = alloca i32 1"   --->   Operation 13 'alloca' 'outpix_val_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%outpix_val_V_2 = alloca i32 1"   --->   Operation 14 'alloca' 'outpix_val_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%outpix_val_V_3 = alloca i32 1"   --->   Operation 15 'alloca' 'outpix_val_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%outpix_val_V_4 = alloca i32 1"   --->   Operation 16 'alloca' 'outpix_val_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%outpix_val_V_5 = alloca i32 1"   --->   Operation 17 'alloca' 'outpix_val_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%y = alloca i32 1"   --->   Operation 18 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%hBarSel_1_2_loc_0 = alloca i32 1"   --->   Operation 19 'alloca' 'hBarSel_1_2_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%hBarSel_0_2_loc_0 = alloca i32 1"   --->   Operation 20 'alloca' 'hBarSel_0_2_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%vBarSel_1_loc_0 = alloca i32 1"   --->   Operation 21 'alloca' 'vBarSel_1_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%hBarSel_1_loc_0 = alloca i32 1"   --->   Operation 22 'alloca' 'hBarSel_1_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%hBarSel_0_loc_0 = alloca i32 1"   --->   Operation 23 'alloca' 'hBarSel_0_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%vBarSel_loc_0 = alloca i32 1"   --->   Operation 24 'alloca' 'vBarSel_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%hBarSel_1_3_loc_0 = alloca i32 1"   --->   Operation 25 'alloca' 'hBarSel_1_3_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%hBarSel_0_3_loc_0 = alloca i32 1"   --->   Operation 26 'alloca' 'hBarSel_0_3_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%colorFormatLocal = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %colorFormat" [E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:514]   --->   Operation 27 'read' 'colorFormatLocal' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %colorFormatLocal, i32 1, i32 7" [E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:514]   --->   Operation 28 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.81ns)   --->   "%icmp = icmp_eq  i7 %tmp, i7 0" [E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:514]   --->   Operation 29 'icmp' 'icmp' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.84ns)   --->   "%cmp4_i276 = icmp_eq  i8 %colorFormatLocal, i8 0" [E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:514]   --->   Operation 30 'icmp' 'cmp4_i276' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.84ns)   --->   "%cmp6_i279 = icmp_eq  i8 %colorFormatLocal, i8 1" [E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:514]   --->   Operation 31 'icmp' 'cmp6_i279' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.20ns)   --->   "%select_ln1162 = select i1 %cmp6_i279, i64 1, i64 2" [E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1162]   --->   Operation 32 'select' 'select_ln1162' <Predicate = true> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%blkYuv_addr = getelementptr i8 %blkYuv, i64 0, i64 %select_ln1162" [E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1162]   --->   Operation 33 'getelementptr' 'blkYuv_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (0.67ns)   --->   "%blkYuv_load = load i2 %blkYuv_addr" [E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1161]   --->   Operation 34 'load' 'blkYuv_load' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3> <ROM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%whiYuv_addr = getelementptr i8 %whiYuv, i64 0, i64 %select_ln1162" [E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1459]   --->   Operation 35 'getelementptr' 'whiYuv_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (0.67ns)   --->   "%whiYuv_load = load i2 %whiYuv_addr" [E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1458]   --->   Operation 36 'load' 'whiYuv_load' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3> <ROM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%blkYuv_1_addr = getelementptr i8 %blkYuv_1, i64 0, i64 %select_ln1162" [E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1474]   --->   Operation 37 'getelementptr' 'blkYuv_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (0.67ns)   --->   "%blkYuv_1_load = load i2 %blkYuv_1_addr" [E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1473]   --->   Operation 38 'load' 'blkYuv_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3> <ROM>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%hBarSel_0_1_load = load i8 %hBarSel_0_1" [E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1212]   --->   Operation 39 'load' 'hBarSel_0_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%hBarSel_1_1_load = load i8 %hBarSel_1_1" [E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1212]   --->   Operation 40 'load' 'hBarSel_1_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%vBarSel_load = load i3 %vBarSel" [E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1348]   --->   Operation 41 'load' 'vBarSel_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln1367 = zext i3 %vBarSel_load" [E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1367]   --->   Operation 42 'zext' 'zext_ln1367' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%hBarSel_0_load = load i3 %hBarSel_0" [E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1367]   --->   Operation 43 'load' 'hBarSel_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln1367_1 = zext i3 %hBarSel_0_load" [E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1367]   --->   Operation 44 'zext' 'zext_ln1367_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%hBarSel_1_load = load i3 %hBarSel_1" [E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1367]   --->   Operation 45 'load' 'hBarSel_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln1530 = zext i3 %hBarSel_1_load" [E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1530]   --->   Operation 46 'zext' 'zext_ln1530' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%vBarSel_1_load = load i8 %vBarSel_1" [E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1530]   --->   Operation 47 'load' 'vBarSel_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%hBarSel_0_2_load = load i3 %hBarSel_0_2" [E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1548]   --->   Operation 48 'load' 'hBarSel_0_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln1548 = zext i3 %hBarSel_0_2_load" [E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1548]   --->   Operation 49 'zext' 'zext_ln1548' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%hBarSel_1_2_load = load i3 %hBarSel_1_2" [E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1548]   --->   Operation 50 'load' 'hBarSel_1_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln518 = zext i3 %hBarSel_1_2_load" [E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:518]   --->   Operation 51 'zext' 'zext_ln518' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%store_ln518 = store i8 %hBarSel_0_1_load, i8 %hBarSel_0_3_loc_0" [E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:518]   --->   Operation 52 'store' 'store_ln518' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%store_ln518 = store i8 %hBarSel_1_1_load, i8 %hBarSel_1_3_loc_0" [E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:518]   --->   Operation 53 'store' 'store_ln518' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%store_ln518 = store i8 %zext_ln1367, i8 %vBarSel_loc_0" [E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:518]   --->   Operation 54 'store' 'store_ln518' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%store_ln518 = store i8 %zext_ln1367_1, i8 %hBarSel_0_loc_0" [E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:518]   --->   Operation 55 'store' 'store_ln518' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%store_ln518 = store i8 %zext_ln1530, i8 %hBarSel_1_loc_0" [E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:518]   --->   Operation 56 'store' 'store_ln518' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%store_ln518 = store i8 %vBarSel_1_load, i8 %vBarSel_1_loc_0" [E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:518]   --->   Operation 57 'store' 'store_ln518' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%store_ln518 = store i8 %zext_ln1548, i8 %hBarSel_0_2_loc_0" [E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:518]   --->   Operation 58 'store' 'store_ln518' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%store_ln518 = store i8 %zext_ln518, i8 %hBarSel_1_2_loc_0" [E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:518]   --->   Operation 59 'store' 'store_ln518' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.42ns)   --->   "%store_ln518 = store i16 0, i16 %y" [E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:518]   --->   Operation 60 'store' 'store_ln518' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.61>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %colorFormat, void "   --->   Operation 61 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %motionSpeed, void "   --->   Operation 62 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %bckgndId, void "   --->   Operation 63 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %enableInput, void "   --->   Operation 64 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %passthruEndY, void "   --->   Operation 65 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %passthruEndX, void "   --->   Operation 66 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %passthruStartY, void "   --->   Operation 67 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %passthruStartX, void "   --->   Operation 68 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %height, void "   --->   Operation 69 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %width, void "   --->   Operation 70 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %ovrlayYUV, void @empty_29, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %srcYUV, void @empty_29, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%loopHeight = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %height" [E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:505]   --->   Operation 73 'read' 'loopHeight' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%loopWidth = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %width" [E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:506]   --->   Operation 74 'read' 'loopWidth' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%enableInput_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %enableInput"   --->   Operation 75 'read' 'enableInput_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.84ns)   --->   "%cmp8 = icmp_ne  i8 %enableInput_read, i8 0"   --->   Operation 76 'icmp' 'cmp8' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%bckgndId_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %bckgndId"   --->   Operation 77 'read' 'bckgndId_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%passthruStartX_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %passthruStartX"   --->   Operation 78 'read' 'passthruStartX_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%passthruStartY_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %passthruStartY"   --->   Operation 79 'read' 'passthruStartY_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%passthruEndX_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %passthruEndX"   --->   Operation 80 'read' 'passthruEndX_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%passthruEndY_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %passthruEndY"   --->   Operation 81 'read' 'passthruEndY_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%loopHeight_cast17 = zext i16 %loopHeight" [E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:505]   --->   Operation 82 'zext' 'loopHeight_cast17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%empty = trunc i16 %loopHeight" [E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:505]   --->   Operation 83 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.39ns)   --->   "%pix_val_V = select i1 %cmp4_i276, i8 0, i8 128" [E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:514]   --->   Operation 84 'select' 'pix_val_V' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 85 [1/2] (0.67ns)   --->   "%blkYuv_load = load i2 %blkYuv_addr" [E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1161]   --->   Operation 85 'load' 'blkYuv_load' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3> <ROM>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln1196 = zext i16 %loopWidth" [E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1196]   --->   Operation 86 'zext' 'zext_ln1196' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln1196 = trunc i16 %loopWidth" [E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1196]   --->   Operation 87 'trunc' 'trunc_ln1196' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.83ns)   --->   "%add_ln1196 = add i14 %trunc_ln1196, i14 7" [E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1196]   --->   Operation 88 'add' 'add_ln1196' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%barWidth = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %add_ln1196, i32 3, i32 13"   --->   Operation 89 'partselect' 'barWidth' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.83ns)   --->   "%add_ln1328 = add i14 %trunc_ln1196, i14 15" [E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1328]   --->   Operation 90 'add' 'add_ln1328' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i10 @_ssdm_op_PartSelect.i10.i14.i32.i32, i14 %add_ln1328, i32 4, i32 13" [E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1328]   --->   Operation 91 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.78ns)   --->   "%add_ln214 = add i10 %trunc_ln1, i10 1022"   --->   Operation 92 'add' 'add_ln214' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.83ns)   --->   "%add_ln1329 = add i14 %empty, i14 15" [E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1329]   --->   Operation 93 'add' 'add_ln1329' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i10 @_ssdm_op_PartSelect.i10.i14.i32.i32, i14 %add_ln1329, i32 4, i32 13"   --->   Operation 94 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln1496 = zext i10 %tmp_3"   --->   Operation 95 'zext' 'zext_ln1496' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.78ns)   --->   "%add_ln1496 = add i11 %zext_ln1496, i11 2047"   --->   Operation 96 'add' 'add_ln1496' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.85ns)   --->   "%sub40_i = add i17 %zext_ln1196, i17 131071" [E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1196]   --->   Operation 97 'add' 'sub40_i' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.39ns)   --->   "%outpix_val_V_68 = select i1 %cmp4_i276, i8 255, i8 128" [E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:514]   --->   Operation 98 'select' 'outpix_val_V_68' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 99 [1/2] (0.67ns)   --->   "%whiYuv_load = load i2 %whiYuv_addr" [E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1458]   --->   Operation 99 'load' 'whiYuv_load' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3> <ROM>
ST_2 : Operation 100 [1/2] (0.67ns)   --->   "%blkYuv_1_load = load i2 %blkYuv_1_addr" [E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1473]   --->   Operation 100 'load' 'blkYuv_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3> <ROM>
ST_2 : Operation 101 [1/1] (0.85ns)   --->   "%add_ln1404 = add i17 %loopHeight_cast17, i17 131071" [E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1404]   --->   Operation 101 'add' 'add_ln1404' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.39ns)   --->   "%select_ln1161 = select i1 %cmp4_i276, i8 0, i8 %blkYuv_load" [E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1161]   --->   Operation 102 'select' 'select_ln1161' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.39ns)   --->   "%select_ln1458 = select i1 %cmp4_i276, i8 255, i8 %whiYuv_load" [E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1458]   --->   Operation 103 'select' 'select_ln1458' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.39ns)   --->   "%select_ln1473 = select i1 %cmp4_i276, i8 0, i8 %blkYuv_1_load" [E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1473]   --->   Operation 104 'select' 'select_ln1473' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln518 = br void %VITIS_LOOP_520_2" [E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:518]   --->   Operation 105 'br' 'br_ln518' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.52>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%y_1 = load i16 %y"   --->   Operation 106 'load' 'y_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln518_1 = zext i16 %y_1" [E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:518]   --->   Operation 107 'zext' 'zext_ln518_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (1.10ns)   --->   "%icmp_ln518 = icmp_eq  i16 %y_1, i16 %loopHeight" [E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:518]   --->   Operation 108 'icmp' 'icmp_ln518' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 65535, i64 0"   --->   Operation 109 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.85ns)   --->   "%add_ln518 = add i16 %y_1, i16 1" [E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:518]   --->   Operation 110 'add' 'add_ln518' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln518 = br i1 %icmp_ln518, void %VITIS_LOOP_520_2.split, void %for.end105.loopexit" [E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:518]   --->   Operation 111 'br' 'br_ln518' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%outpix_val_V_load = load i8 %outpix_val_V"   --->   Operation 112 'load' 'outpix_val_V_load' <Predicate = (!icmp_ln518)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%outpix_val_V_1_load = load i8 %outpix_val_V_1"   --->   Operation 113 'load' 'outpix_val_V_1_load' <Predicate = (!icmp_ln518)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%outpix_val_V_2_load = load i8 %outpix_val_V_2"   --->   Operation 114 'load' 'outpix_val_V_2_load' <Predicate = (!icmp_ln518)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%outpix_val_V_3_load = load i8 %outpix_val_V_3"   --->   Operation 115 'load' 'outpix_val_V_3_load' <Predicate = (!icmp_ln518)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%outpix_val_V_4_load = load i8 %outpix_val_V_4"   --->   Operation 116 'load' 'outpix_val_V_4_load' <Predicate = (!icmp_ln518)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%outpix_val_V_5_load = load i8 %outpix_val_V_5"   --->   Operation 117 'load' 'outpix_val_V_5_load' <Predicate = (!icmp_ln518)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (1.10ns)   --->   "%cmp59_not = icmp_ult  i16 %y_1, i16 %passthruStartY_read"   --->   Operation 118 'icmp' 'cmp59_not' <Predicate = (!icmp_ln518)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 119 [1/1] (1.10ns)   --->   "%ult = icmp_ult  i16 %y_1, i16 %passthruEndY_read"   --->   Operation 119 'icmp' 'ult' <Predicate = (!icmp_ln518)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (1.10ns)   --->   "%icmp_ln1404 = icmp_eq  i16 %y_1, i16 0" [E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1404]   --->   Operation 120 'icmp' 'icmp_ln1404' <Predicate = (!icmp_ln518)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 121 [1/1] (1.09ns)   --->   "%icmp_ln1404_1 = icmp_eq  i17 %add_ln1404, i17 %zext_ln518_1" [E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1404]   --->   Operation 121 'icmp' 'icmp_ln1404_1' <Predicate = (!icmp_ln518)> <Delay = 1.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%empty_65 = wait i32 @_ssdm_op_Wait"   --->   Operation 122 'wait' 'empty_65' <Predicate = (!icmp_ln518)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.42ns)   --->   "%store_ln518 = store i16 %add_ln518, i16 %y" [E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:518]   --->   Operation 123 'store' 'store_ln518' <Predicate = (!icmp_ln518)> <Delay = 0.42>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%rampStart_load = load i8 %rampStart" [E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:705]   --->   Operation 124 'load' 'rampStart_load' <Predicate = (icmp_ln518)> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%motionSpeed_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %motionSpeed" [E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:705]   --->   Operation 125 'read' 'motionSpeed_read' <Predicate = (icmp_ln518)> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.76ns)   --->   "%add_ln705 = add i8 %motionSpeed_read, i8 %rampStart_load" [E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:705]   --->   Operation 126 'add' 'add_ln705' <Predicate = (icmp_ln518)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%store_ln705 = store i8 %add_ln705, i8 %rampStart" [E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:705]   --->   Operation 127 'store' 'store_ln705' <Predicate = (icmp_ln518)> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%ret_ln706 = ret" [E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:706]   --->   Operation 128 'ret' 'ret_ln706' <Predicate = (icmp_ln518)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.94>
ST_4 : Operation 129 [1/1] (0.28ns)   --->   "%rev265 = xor i1 %ult, i1 1"   --->   Operation 129 'xor' 'rev265' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 130 [2/2] (1.65ns)   --->   "%call_ln506 = call void @tpgBackground_Pipeline_VITIS_LOOP_520_2, i8 %outpix_val_V_5_load, i8 %outpix_val_V_4_load, i8 %outpix_val_V_3_load, i8 %outpix_val_V_2_load, i8 %outpix_val_V_1_load, i8 %outpix_val_V_load, i16 %loopWidth, i48 %ovrlayYUV, i8 %pix_val_V, i8 %select_ln1161, i1 %cmp8, i8 %bckgndId_read, i48 %srcYUV, i1 %cmp6_i279, i1 %cmp4_i276, i11 %barWidth, i11 %barWidth, i10 %add_ln214, i16 %y_1, i11 %add_ln1496, i8 %outpix_val_V_68, i8 %select_ln1458, i8 %select_ln1473, i17 %sub40_i, i1 %icmp_ln1404_1, i1 %icmp_ln1404, i1 %icmp, i16 %passthruStartX_read, i16 %passthruEndX_read, i1 %cmp59_not, i1 %rev265, i8 %hBarSel_0_3_loc_0, i8 %hBarSel_1_3_loc_0, i8 %vBarSel_loc_0, i8 %hBarSel_0_loc_0, i8 %hBarSel_1_loc_0, i8 %vBarSel_1_loc_0, i8 %hBarSel_0_2_loc_0, i8 %hBarSel_1_2_loc_0, i8 %outpix_val_V_5, i8 %outpix_val_V_4, i8 %outpix_val_V_3, i8 %outpix_val_V_2, i8 %outpix_val_V_1, i8 %outpix_val_V, i8 %p_0_5_0_0_0253495_lcssa513, i8 %p_0_4_0_0_0251493_lcssa510, i8 %p_0_3_0_0_0249491_lcssa507, i8 %p_0_2_0_0_0247489_lcssa504, i8 %p_0_1_0_0_0245487_lcssa501, i8 %p_0_0_0_0_0243485_lcssa498, i8 %tpgBarSelYuv_y, i8 %tpgBarSelYuv_u, i8 %tpgBarSelYuv_v, i11 %xBar_V, i8 %hBarSel_1_1, i2 %tpgBarSelRgb_r, i2 %tpgBarSelRgb_g, i2 %tpgBarSelRgb_b, i8 %hBarSel_0_1, i11 %xBar_V_1, i32 %s, i3 %tpgTartanBarArray, i10 %xCount_V, i3 %hBarSel_1, i3 %hBarSel_0, i10 %xCount_V_1, i10 %yCount_V, i3 %vBarSel, i10 %xCount_V_2, i10 %xCount_V_3, i1 %vHatch, i10 %yCount_V_1, i2 %tpgCheckerBoardArray, i10 %xCount_V_4, i3 %hBarSel_1_2, i3 %hBarSel_0_2, i10 %xCount_V_5, i10 %yCount_V_2, i8 %vBarSel_1, i28 %rSerie_V, i28 %gSerie_V, i28 %bSerie_V" [E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:506]   --->   Operation 130 'call' 'call_ln506' <Predicate = true> <Delay = 1.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%specloopname_ln507 = specloopname void @_ssdm_op_SpecLoopName, void @empty_36" [E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:507]   --->   Operation 131 'specloopname' 'specloopname_ln507' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 132 [1/2] (0.00ns)   --->   "%call_ln506 = call void @tpgBackground_Pipeline_VITIS_LOOP_520_2, i8 %outpix_val_V_5_load, i8 %outpix_val_V_4_load, i8 %outpix_val_V_3_load, i8 %outpix_val_V_2_load, i8 %outpix_val_V_1_load, i8 %outpix_val_V_load, i16 %loopWidth, i48 %ovrlayYUV, i8 %pix_val_V, i8 %select_ln1161, i1 %cmp8, i8 %bckgndId_read, i48 %srcYUV, i1 %cmp6_i279, i1 %cmp4_i276, i11 %barWidth, i11 %barWidth, i10 %add_ln214, i16 %y_1, i11 %add_ln1496, i8 %outpix_val_V_68, i8 %select_ln1458, i8 %select_ln1473, i17 %sub40_i, i1 %icmp_ln1404_1, i1 %icmp_ln1404, i1 %icmp, i16 %passthruStartX_read, i16 %passthruEndX_read, i1 %cmp59_not, i1 %rev265, i8 %hBarSel_0_3_loc_0, i8 %hBarSel_1_3_loc_0, i8 %vBarSel_loc_0, i8 %hBarSel_0_loc_0, i8 %hBarSel_1_loc_0, i8 %vBarSel_1_loc_0, i8 %hBarSel_0_2_loc_0, i8 %hBarSel_1_2_loc_0, i8 %outpix_val_V_5, i8 %outpix_val_V_4, i8 %outpix_val_V_3, i8 %outpix_val_V_2, i8 %outpix_val_V_1, i8 %outpix_val_V, i8 %p_0_5_0_0_0253495_lcssa513, i8 %p_0_4_0_0_0251493_lcssa510, i8 %p_0_3_0_0_0249491_lcssa507, i8 %p_0_2_0_0_0247489_lcssa504, i8 %p_0_1_0_0_0245487_lcssa501, i8 %p_0_0_0_0_0243485_lcssa498, i8 %tpgBarSelYuv_y, i8 %tpgBarSelYuv_u, i8 %tpgBarSelYuv_v, i11 %xBar_V, i8 %hBarSel_1_1, i2 %tpgBarSelRgb_r, i2 %tpgBarSelRgb_g, i2 %tpgBarSelRgb_b, i8 %hBarSel_0_1, i11 %xBar_V_1, i32 %s, i3 %tpgTartanBarArray, i10 %xCount_V, i3 %hBarSel_1, i3 %hBarSel_0, i10 %xCount_V_1, i10 %yCount_V, i3 %vBarSel, i10 %xCount_V_2, i10 %xCount_V_3, i1 %vHatch, i10 %yCount_V_1, i2 %tpgCheckerBoardArray, i10 %xCount_V_4, i3 %hBarSel_1_2, i3 %hBarSel_0_2, i10 %xCount_V_5, i10 %yCount_V_2, i8 %vBarSel_1, i28 %rSerie_V, i28 %gSerie_V, i28 %bSerie_V" [E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:506]   --->   Operation 132 'call' 'call_ln506' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln518 = br void %VITIS_LOOP_520_2" [E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:518]   --->   Operation 133 'br' 'br_ln518' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 1.73ns
The critical path consists of the following:
	wire read operation ('colorFormatLocal', E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:514) on port 'colorFormat' (E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:514) [84]  (0 ns)
	'icmp' operation ('cmp6_i279', E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:514) [98]  (0.849 ns)
	'select' operation ('select_ln1162', E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1162) [99]  (0.208 ns)
	'getelementptr' operation ('blkYuv_addr', E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1162) [100]  (0 ns)
	'load' operation ('blkYuv_load', E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1161) on array 'blkYuv' [101]  (0.677 ns)

 <State 2>: 1.62ns
The critical path consists of the following:
	wire read operation ('loopWidth', E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:506) on port 'width' (E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:506) [83]  (0 ns)
	'add' operation ('add_ln1328', E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1328) [106]  (0.831 ns)
	'add' operation ('add_ln214') [108]  (0.787 ns)

 <State 3>: 1.53ns
The critical path consists of the following:
	'load' operation ('y') on local variable 'y' [147]  (0 ns)
	'add' operation ('add_ln518', E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:518) [151]  (0.853 ns)
	'store' operation ('store_ln518', E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:518) of variable 'add_ln518', E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:518 on local variable 'y' [168]  (0.427 ns)
	blocking operation 0.249 ns on control path)

 <State 4>: 1.94ns
The critical path consists of the following:
	'xor' operation ('rev265') [163]  (0.287 ns)
	'call' operation ('call_ln506', E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:506) to 'tpgBackground_Pipeline_VITIS_LOOP_520_2' [167]  (1.66 ns)

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
