// Seed: 3012547039
module module_0 (
    input tri0 id_0,
    input tri0 id_1
);
  wire id_3;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    input wor id_0,
    input wor id_1,
    input supply1 id_2,
    input wor id_3,
    input wand id_4,
    output tri0 id_5,
    input tri id_6,
    output supply1 id_7
);
  wor  id_9;
  wire id_10;
  module_0 modCall_1 (
      id_6,
      id_0
  );
  assign id_10 = id_6;
  assign id_9  = -1 - -1;
  assign id_10 = id_3;
  wire id_11;
  assign id_10 = id_10;
  logic id_12;
  ;
  logic id_13;
  ;
endmodule
