set_property SRC_FILE_INFO {cfile:{a:/heap/Analysis_code/FPGA code/fpga_microblaze/fpga_microblaze.srcs/sources_1/bd/mb_test/ip/mb_test_clk_wiz_0_1/mb_test_clk_wiz_0_1.xdc} rfile:../../../fpga_microblaze.srcs/sources_1/bd/mb_test/ip/mb_test_clk_wiz_0_1/mb_test_clk_wiz_0_1.xdc id:1 order:EARLY scoped_inst:inst} [current_design]
current_instance inst
set_property src_info {type:SCOPED_XDC file:1 line:57 export:INPUT save:INPUT read:READ} [current_design]
set_input_jitter [get_clocks -of_objects [get_ports clk_in1]] 0.83333
