
    mysystem u0 (
        .clk_clk                                   (  CLOCK_50 ),                                   //                          clk.clk
        .reset_reset_n                             ( hps_fpga_reset_n ),                             //                        reset.reset_n
        .memory_mem_a                              ( HPS_DDR3_ADDR ),                              //                       memory.mem_a
        .memory_mem_ba                             ( HPS_DDR3_BA ),                             //                             .mem_ba
        .memory_mem_ck                             ( HPS_DDR3_CK_P ),                             //                             .mem_ck
        .memory_mem_ck_n                           ( HPS_DDR3_CK_N),                           //                             .mem_ck_n
        .memory_mem_cke                            ( HPS_DDR3_CKE),                            //                             .mem_cke
        .memory_mem_cs_n                           ( HPS_DDR3_CS_N),                           //                             .mem_cs_n
        .memory_mem_ras_n                          ( HPS_DDR3_RAS_N),                          //                             .mem_ras_n
        .memory_mem_cas_n                          ( HPS_DDR3_CAS_N),                          //                             .mem_cas_n
        .memory_mem_we_n                           ( HPS_DDR3_WE_N),                           //                             .mem_we_n
        .memory_mem_reset_n                        ( HPS_DDR3_RESET_N),                        //                             .mem_reset_n
        .memory_mem_dq                             ( HPS_DDR3_DQ),                             //                             .mem_dq
        .memory_mem_dqs                            ( HPS_DDR3_DQS_P),                            //                             .mem_dqs
        .memory_mem_dqs_n                          ( HPS_DDR3_DQS_N),                          //                             .mem_dqs_n
        .memory_mem_odt                            ( HPS_DDR3_ODT),                            //                             .mem_odt
        .memory_mem_dm                             ( HPS_DDR3_DM),                             //                             .mem_dm
        .memory_oct_rzqin                          ( HPS_DDR3_RZQ),                          //                             .oct_rzqin
        .hps_io_hps_io_sdio_inst_CMD               ( HPS_SD_CMD   ),               //                       hps_io.hps_io_sdio_inst_CMD
        .hps_io_hps_io_sdio_inst_D0                ( HPS_SD_DATA[0]),                //                             .hps_io_sdio_inst_D0
        .hps_io_hps_io_sdio_inst_D1                ( HPS_SD_DATA[1]),                //                             .hps_io_sdio_inst_D1
        .hps_io_hps_io_sdio_inst_CLK               ( HPS_SD_CLK),               //                             .hps_io_sdio_inst_CLK
        .hps_io_hps_io_sdio_inst_D2                ( HPS_SD_DATA[2]),                //                             .hps_io_sdio_inst_D2
        .hps_io_hps_io_sdio_inst_D3                ( HPS_SD_DATA[3]),                //                             .hps_io_sdio_inst_D3
        .hps_io_hps_io_usb1_inst_D0                ( HPS_USB_DATA[0]),                //                             .hps_io_usb1_inst_D0
        .hps_io_hps_io_usb1_inst_D1                ( HPS_USB_DATA[1]),                //                             .hps_io_usb1_inst_D1
        .hps_io_hps_io_usb1_inst_D2                ( HPS_USB_DATA[2]),                //                             .hps_io_usb1_inst_D2
        .hps_io_hps_io_usb1_inst_D3                ( HPS_USB_DATA[3]),                //                             .hps_io_usb1_inst_D3
        .hps_io_hps_io_usb1_inst_D4                ( HPS_USB_DATA[4]),                //                             .hps_io_usb1_inst_D4
        .hps_io_hps_io_usb1_inst_D5                ( HPS_USB_DATA[5]),                //                             .hps_io_usb1_inst_D5
        .hps_io_hps_io_usb1_inst_D6                ( HPS_USB_DATA[6]),                //                             .hps_io_usb1_inst_D6
        .hps_io_hps_io_usb1_inst_D7                ( HPS_USB_DATA[7]),                //                             .hps_io_usb1_inst_D7
        .hps_io_hps_io_usb1_inst_CLK               ( HPS_USB_CLKOUT ),               //                             .hps_io_usb1_inst_CLK
        .hps_io_hps_io_usb1_inst_STP               ( HPS_USB_STP    ),               //                             .hps_io_usb1_inst_STP
        .hps_io_hps_io_usb1_inst_DIR               ( HPS_USB_DIR    ),               //                             .hps_io_usb1_inst_DIR
        .hps_io_hps_io_us b1_inst_NXT              ( HPS_USB_NXT    ),               //                             .hps_io_usb1_inst_NXT
        .hps_io_hps_io_uart0_inst_RX               ( HPS_USB_RX     ),               //                             .hps_io_uart0_inst_RX
        .hps_io_hps_io_uart0_inst_TX               ( HPS_USB_TX     ),               //                             .hps_io_uart0_inst_TX
        .clk_65_clk                                ( clk_65         ),                                //                       clk_65.clk
        .alt_vip_itc_0_clocked_video_vid_clk       ( ~clk_65        ),       //  alt_vip_itc_0_clocked_video.vid_clk
        .alt_vip_itc_0_clocked_video_vid_data      ( {vid_r,vid_g,vid_b}),      //                             .vid_data
        .alt_vip_itc_0_clocked_video_underflow     (),     //                             .underflow
        .alt_vip_itc_0_clocked_video_vid_datavalid (vid_datavalid   ), //                             .vid_datavalid
        .alt_vip_itc_0_clocked_video_vid_v_sync    (vid_v_sync),    //                             .vid_v_sync
        .alt_vip_itc_0_clocked_video_vid_h_sync    (vid_h_sync),    //                             .vid_h_sync
        .alt_vip_itc_0_clocked_video_vid_f         (),         //                             .vid_f
        .alt_vip_itc_0_clocked_video_vid_h         (),         //                             .vid_h
        .alt_vip_itc_0_clocked_video_vid_v         (),         //                             .vid_v
        .switches_external_connection_export       ( SW),       // switches_external_connection.export
        .led_external_connection_export            ( LEDR)             //      led_external_connection.export
    );
