<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<section xmlns="http://docbook.org/ns/docbook" version="5.0" xmlns:xlink="http://www.w3.org/1999/xlink" xml:id="_struct_u_s_a_r_t___type_def" xml:lang="en-US">
<title>USART_TypeDef Struct Reference</title>
<indexterm><primary>USART_TypeDef</primary></indexterm>
<para>

<para>Universal Synchronous Asynchronous Receiver Transmitter. </para>
 
</para>
<para>
<computeroutput>#include &lt;stm32f401xe.h&gt;</computeroutput>
</para>
<simplesect>
    <title>Data Fields    </title>
        <itemizedlist>
            <listitem><para><link linkend="_core__cm4_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_u_s_a_r_t___type_def_1af6aca2bbd40c0fb6df7c3aebe224a360">SR</link></para>
</listitem>
            <listitem><para><link linkend="_core__cm4_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_u_s_a_r_t___type_def_1a3df0d8dfcd1ec958659ffe21eb64fa94">DR</link></para>
</listitem>
            <listitem><para><link linkend="_core__cm4_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_u_s_a_r_t___type_def_1a092e59d908b2ca112e31047e942340cb">BRR</link></para>
</listitem>
            <listitem><para><link linkend="_core__cm4_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_u_s_a_r_t___type_def_1ab0ec7102960640751d44e92ddac994f0">CR1</link></para>
</listitem>
            <listitem><para><link linkend="_core__cm4_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_u_s_a_r_t___type_def_1afdfa307571967afb1d97943e982b6586">CR2</link></para>
</listitem>
            <listitem><para><link linkend="_core__cm4_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_u_s_a_r_t___type_def_1add5b8e29a64c55dcd65ca4201118e9d1">CR3</link></para>
</listitem>
            <listitem><para><link linkend="_core__cm4_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_u_s_a_r_t___type_def_1a5dd0cb6c861eaf26470f56f451c1edbf">GTPR</link></para>
</listitem>
        </itemizedlist>
</simplesect>
<section>
<title>Detailed Description</title>

<para>Universal Synchronous Asynchronous Receiver Transmitter. </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00518">518</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<section>
<title>Field Documentation</title>
<anchor xml:id="_struct_u_s_a_r_t___type_def_1a092e59d908b2ca112e31047e942340cb"/><section>
    <title>BRR</title>
<indexterm><primary>BRR</primary><secondary>USART_TypeDef</secondary></indexterm>
<indexterm><primary>USART_TypeDef</primary><secondary>BRR</secondary></indexterm>
<para><computeroutput><link linkend="_core__cm4_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t BRR</computeroutput></para>
<para>USART Baud rate register, Address offset: 0x08 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00522">522</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_struct_u_s_a_r_t___type_def_1ab0ec7102960640751d44e92ddac994f0"/><section>
    <title>CR1</title>
<indexterm><primary>CR1</primary><secondary>USART_TypeDef</secondary></indexterm>
<indexterm><primary>USART_TypeDef</primary><secondary>CR1</secondary></indexterm>
<para><computeroutput><link linkend="_core__cm4_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t CR1</computeroutput></para>
<para>USART Control register 1, Address offset: 0x0C </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00523">523</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_struct_u_s_a_r_t___type_def_1afdfa307571967afb1d97943e982b6586"/><section>
    <title>CR2</title>
<indexterm><primary>CR2</primary><secondary>USART_TypeDef</secondary></indexterm>
<indexterm><primary>USART_TypeDef</primary><secondary>CR2</secondary></indexterm>
<para><computeroutput><link linkend="_core__cm4_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t CR2</computeroutput></para>
<para>USART Control register 2, Address offset: 0x10 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00524">524</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_struct_u_s_a_r_t___type_def_1add5b8e29a64c55dcd65ca4201118e9d1"/><section>
    <title>CR3</title>
<indexterm><primary>CR3</primary><secondary>USART_TypeDef</secondary></indexterm>
<indexterm><primary>USART_TypeDef</primary><secondary>CR3</secondary></indexterm>
<para><computeroutput><link linkend="_core__cm4_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t CR3</computeroutput></para>
<para>USART Control register 3, Address offset: 0x14 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00525">525</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_struct_u_s_a_r_t___type_def_1a3df0d8dfcd1ec958659ffe21eb64fa94"/><section>
    <title>DR</title>
<indexterm><primary>DR</primary><secondary>USART_TypeDef</secondary></indexterm>
<indexterm><primary>USART_TypeDef</primary><secondary>DR</secondary></indexterm>
<para><computeroutput><link linkend="_core__cm4_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t DR</computeroutput></para>
<para>USART Data register, Address offset: 0x04 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00521">521</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_struct_u_s_a_r_t___type_def_1a5dd0cb6c861eaf26470f56f451c1edbf"/><section>
    <title>GTPR</title>
<indexterm><primary>GTPR</primary><secondary>USART_TypeDef</secondary></indexterm>
<indexterm><primary>USART_TypeDef</primary><secondary>GTPR</secondary></indexterm>
<para><computeroutput><link linkend="_core__cm4_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t GTPR</computeroutput></para>
<para>USART Guard time and prescaler register, Address offset: 0x18 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00526">526</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_struct_u_s_a_r_t___type_def_1af6aca2bbd40c0fb6df7c3aebe224a360"/><section>
    <title>SR</title>
<indexterm><primary>SR</primary><secondary>USART_TypeDef</secondary></indexterm>
<indexterm><primary>USART_TypeDef</primary><secondary>SR</secondary></indexterm>
<para><computeroutput><link linkend="_core__cm4_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t SR</computeroutput></para>
<para>USART Status register, Address offset: 0x00 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00520">520</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<para>
The documentation for this struct was generated from the following file:</para>
C:/Users/dayton.flores/OneDrive/Documents/School/CU/ECEN 5803/Project 1/Module 1/Code2/sqrt_approx/mbed/TARGET_NUCLEO_F401RE/<link linkend="_stm32f401xe_8h">stm32f401xe.h</link></section>
</section>
