vhdl xil_defaultlib  \
"../../../bd/design_1/ipshared/e678/hdl/speed_sensor_v1_0_S00_AXI.vhd" \
"../../../bd/design_1/ipshared/e678/speed_sensor/speed_sensor_Core1.vhd" \
"../../../bd/design_1/ipshared/e678/hdl/speed_sensor_v1_0.vhd" \
"../../../bd/design_1/ip/design_1_speed_sensor_0_1/sim/design_1_speed_sensor_0_1.vhd" \
"../../../bd/design_1/ip/design_1_rst_ps7_0_100M_0/sim/design_1_rst_ps7_0_100M_0.vhd" \
"../../../bd/design_1/sim/design_1.vhd" \

# Do not sort compile order
nosort
