// Seed: 1992201235
module module_0 #(
    parameter id_2 = 32'd62,
    parameter id_5 = 32'd24
);
  localparam id_1 = -1 - -1;
  wire _id_2;
  wire [id_2 : 1 'b0] id_3, id_4, _id_5;
  wire [id_5 : -1 'h0] id_6, id_7, id_8[1 : 1];
  wire [id_2 : !  1] id_9;
  assign module_1.id_2 = 0;
  logic [1 : 1] id_10;
  ;
  wire id_11;
  assign id_2 = id_4;
  wire id_12;
  ;
  assign id_8 = id_8;
endmodule
module module_1 #(
    parameter id_0 = 32'd84,
    parameter id_1 = 32'd3,
    parameter id_2 = 32'd51,
    parameter id_6 = 32'd54,
    parameter id_8 = 32'd99
) (
    input wor _id_0,
    input wor _id_1,
    input uwire _id_2,
    output wire id_3,
    input tri void id_4
);
  assign id_3 = -1;
  logic [7:0][id_2 : -1] _id_6, id_7;
  wire _id_8;
  assign id_7[id_0] = -1;
  logic [7:0][id_6] id_9;
  ;
  module_0 modCall_1 ();
  assign id_3 = 1;
  wire [-1 : 1] id_10;
  parameter [1 : id_0] id_11 = 1 * 1;
  logic ["" : id_1] id_12 = id_11;
  wire  [ id_8 : 1] id_13;
  assign id_10 = id_0;
endmodule
