
I2C_with_MPU92_65.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a4bc  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000638  0800a5d0  0800a5d0  0000b5d0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ac08  0800ac08  0000c264  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800ac08  0800ac08  0000bc08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ac10  0800ac10  0000c264  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ac10  0800ac10  0000bc10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ac14  0800ac14  0000bc14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000264  20000000  0800ac18  0000c000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002f0  20000268  0800ae7c  0000c268  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000558  0800ae7c  0000c558  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000c264  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d5dd  00000000  00000000  0000c28d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002009  00000000  00000000  0001986a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c88  00000000  00000000  0001b878  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000009c3  00000000  00000000  0001c500  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000188f6  00000000  00000000  0001cec3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f211  00000000  00000000  000357b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00089218  00000000  00000000  000449ca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000cdbe2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004b5c  00000000  00000000  000cdc28  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006c  00000000  00000000  000d2784  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000268 	.word	0x20000268
 800012c:	00000000 	.word	0x00000000
 8000130:	0800a5b4 	.word	0x0800a5b4

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000026c 	.word	0x2000026c
 800014c:	0800a5b4 	.word	0x0800a5b4

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_frsub>:
 8000b68:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b6c:	e002      	b.n	8000b74 <__addsf3>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_fsub>:
 8000b70:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b74 <__addsf3>:
 8000b74:	0042      	lsls	r2, r0, #1
 8000b76:	bf1f      	itttt	ne
 8000b78:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b7c:	ea92 0f03 	teqne	r2, r3
 8000b80:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b84:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b88:	d06a      	beq.n	8000c60 <__addsf3+0xec>
 8000b8a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b8e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b92:	bfc1      	itttt	gt
 8000b94:	18d2      	addgt	r2, r2, r3
 8000b96:	4041      	eorgt	r1, r0
 8000b98:	4048      	eorgt	r0, r1
 8000b9a:	4041      	eorgt	r1, r0
 8000b9c:	bfb8      	it	lt
 8000b9e:	425b      	neglt	r3, r3
 8000ba0:	2b19      	cmp	r3, #25
 8000ba2:	bf88      	it	hi
 8000ba4:	4770      	bxhi	lr
 8000ba6:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000baa:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bae:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bba:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000bbe:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000bc2:	bf18      	it	ne
 8000bc4:	4249      	negne	r1, r1
 8000bc6:	ea92 0f03 	teq	r2, r3
 8000bca:	d03f      	beq.n	8000c4c <__addsf3+0xd8>
 8000bcc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bd0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd4:	eb10 000c 	adds.w	r0, r0, ip
 8000bd8:	f1c3 0320 	rsb	r3, r3, #32
 8000bdc:	fa01 f103 	lsl.w	r1, r1, r3
 8000be0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000be4:	d502      	bpl.n	8000bec <__addsf3+0x78>
 8000be6:	4249      	negs	r1, r1
 8000be8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bec:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000bf0:	d313      	bcc.n	8000c1a <__addsf3+0xa6>
 8000bf2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000bf6:	d306      	bcc.n	8000c06 <__addsf3+0x92>
 8000bf8:	0840      	lsrs	r0, r0, #1
 8000bfa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bfe:	f102 0201 	add.w	r2, r2, #1
 8000c02:	2afe      	cmp	r2, #254	@ 0xfe
 8000c04:	d251      	bcs.n	8000caa <__addsf3+0x136>
 8000c06:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000c0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c0e:	bf08      	it	eq
 8000c10:	f020 0001 	biceq.w	r0, r0, #1
 8000c14:	ea40 0003 	orr.w	r0, r0, r3
 8000c18:	4770      	bx	lr
 8000c1a:	0049      	lsls	r1, r1, #1
 8000c1c:	eb40 0000 	adc.w	r0, r0, r0
 8000c20:	3a01      	subs	r2, #1
 8000c22:	bf28      	it	cs
 8000c24:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000c28:	d2ed      	bcs.n	8000c06 <__addsf3+0x92>
 8000c2a:	fab0 fc80 	clz	ip, r0
 8000c2e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c32:	ebb2 020c 	subs.w	r2, r2, ip
 8000c36:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c3a:	bfaa      	itet	ge
 8000c3c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c40:	4252      	neglt	r2, r2
 8000c42:	4318      	orrge	r0, r3
 8000c44:	bfbc      	itt	lt
 8000c46:	40d0      	lsrlt	r0, r2
 8000c48:	4318      	orrlt	r0, r3
 8000c4a:	4770      	bx	lr
 8000c4c:	f092 0f00 	teq	r2, #0
 8000c50:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c54:	bf06      	itte	eq
 8000c56:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c5a:	3201      	addeq	r2, #1
 8000c5c:	3b01      	subne	r3, #1
 8000c5e:	e7b5      	b.n	8000bcc <__addsf3+0x58>
 8000c60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c68:	bf18      	it	ne
 8000c6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c6e:	d021      	beq.n	8000cb4 <__addsf3+0x140>
 8000c70:	ea92 0f03 	teq	r2, r3
 8000c74:	d004      	beq.n	8000c80 <__addsf3+0x10c>
 8000c76:	f092 0f00 	teq	r2, #0
 8000c7a:	bf08      	it	eq
 8000c7c:	4608      	moveq	r0, r1
 8000c7e:	4770      	bx	lr
 8000c80:	ea90 0f01 	teq	r0, r1
 8000c84:	bf1c      	itt	ne
 8000c86:	2000      	movne	r0, #0
 8000c88:	4770      	bxne	lr
 8000c8a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c8e:	d104      	bne.n	8000c9a <__addsf3+0x126>
 8000c90:	0040      	lsls	r0, r0, #1
 8000c92:	bf28      	it	cs
 8000c94:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c98:	4770      	bx	lr
 8000c9a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c9e:	bf3c      	itt	cc
 8000ca0:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000ca4:	4770      	bxcc	lr
 8000ca6:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000caa:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000cae:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cb2:	4770      	bx	lr
 8000cb4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb8:	bf16      	itet	ne
 8000cba:	4608      	movne	r0, r1
 8000cbc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cc0:	4601      	movne	r1, r0
 8000cc2:	0242      	lsls	r2, r0, #9
 8000cc4:	bf06      	itte	eq
 8000cc6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cca:	ea90 0f01 	teqeq	r0, r1
 8000cce:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_ui2f>:
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e004      	b.n	8000ce4 <__aeabi_i2f+0x8>
 8000cda:	bf00      	nop

08000cdc <__aeabi_i2f>:
 8000cdc:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000ce0:	bf48      	it	mi
 8000ce2:	4240      	negmi	r0, r0
 8000ce4:	ea5f 0c00 	movs.w	ip, r0
 8000ce8:	bf08      	it	eq
 8000cea:	4770      	bxeq	lr
 8000cec:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000cf0:	4601      	mov	r1, r0
 8000cf2:	f04f 0000 	mov.w	r0, #0
 8000cf6:	e01c      	b.n	8000d32 <__aeabi_l2f+0x2a>

08000cf8 <__aeabi_ul2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f04f 0300 	mov.w	r3, #0
 8000d04:	e00a      	b.n	8000d1c <__aeabi_l2f+0x14>
 8000d06:	bf00      	nop

08000d08 <__aeabi_l2f>:
 8000d08:	ea50 0201 	orrs.w	r2, r0, r1
 8000d0c:	bf08      	it	eq
 8000d0e:	4770      	bxeq	lr
 8000d10:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000d14:	d502      	bpl.n	8000d1c <__aeabi_l2f+0x14>
 8000d16:	4240      	negs	r0, r0
 8000d18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1c:	ea5f 0c01 	movs.w	ip, r1
 8000d20:	bf02      	ittt	eq
 8000d22:	4684      	moveq	ip, r0
 8000d24:	4601      	moveq	r1, r0
 8000d26:	2000      	moveq	r0, #0
 8000d28:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000d2c:	bf08      	it	eq
 8000d2e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000d32:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000d36:	fabc f28c 	clz	r2, ip
 8000d3a:	3a08      	subs	r2, #8
 8000d3c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d40:	db10      	blt.n	8000d64 <__aeabi_l2f+0x5c>
 8000d42:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d46:	4463      	add	r3, ip
 8000d48:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d4c:	f1c2 0220 	rsb	r2, r2, #32
 8000d50:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d54:	fa20 f202 	lsr.w	r2, r0, r2
 8000d58:	eb43 0002 	adc.w	r0, r3, r2
 8000d5c:	bf08      	it	eq
 8000d5e:	f020 0001 	biceq.w	r0, r0, #1
 8000d62:	4770      	bx	lr
 8000d64:	f102 0220 	add.w	r2, r2, #32
 8000d68:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d6c:	f1c2 0220 	rsb	r2, r2, #32
 8000d70:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d74:	fa21 f202 	lsr.w	r2, r1, r2
 8000d78:	eb43 0002 	adc.w	r0, r3, r2
 8000d7c:	bf08      	it	eq
 8000d7e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d82:	4770      	bx	lr

08000d84 <__aeabi_fmul>:
 8000d84:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000d88:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d8c:	bf1e      	ittt	ne
 8000d8e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d92:	ea92 0f0c 	teqne	r2, ip
 8000d96:	ea93 0f0c 	teqne	r3, ip
 8000d9a:	d06f      	beq.n	8000e7c <__aeabi_fmul+0xf8>
 8000d9c:	441a      	add	r2, r3
 8000d9e:	ea80 0c01 	eor.w	ip, r0, r1
 8000da2:	0240      	lsls	r0, r0, #9
 8000da4:	bf18      	it	ne
 8000da6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000daa:	d01e      	beq.n	8000dea <__aeabi_fmul+0x66>
 8000dac:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000db0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000db4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000db8:	fba0 3101 	umull	r3, r1, r0, r1
 8000dbc:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000dc0:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000dc4:	bf3e      	ittt	cc
 8000dc6:	0049      	lslcc	r1, r1, #1
 8000dc8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dcc:	005b      	lslcc	r3, r3, #1
 8000dce:	ea40 0001 	orr.w	r0, r0, r1
 8000dd2:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000dd6:	2afd      	cmp	r2, #253	@ 0xfd
 8000dd8:	d81d      	bhi.n	8000e16 <__aeabi_fmul+0x92>
 8000dda:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000dde:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000de2:	bf08      	it	eq
 8000de4:	f020 0001 	biceq.w	r0, r0, #1
 8000de8:	4770      	bx	lr
 8000dea:	f090 0f00 	teq	r0, #0
 8000dee:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000df2:	bf08      	it	eq
 8000df4:	0249      	lsleq	r1, r1, #9
 8000df6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dfa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dfe:	3a7f      	subs	r2, #127	@ 0x7f
 8000e00:	bfc2      	ittt	gt
 8000e02:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000e06:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e0a:	4770      	bxgt	lr
 8000e0c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e10:	f04f 0300 	mov.w	r3, #0
 8000e14:	3a01      	subs	r2, #1
 8000e16:	dc5d      	bgt.n	8000ed4 <__aeabi_fmul+0x150>
 8000e18:	f112 0f19 	cmn.w	r2, #25
 8000e1c:	bfdc      	itt	le
 8000e1e:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000e22:	4770      	bxle	lr
 8000e24:	f1c2 0200 	rsb	r2, r2, #0
 8000e28:	0041      	lsls	r1, r0, #1
 8000e2a:	fa21 f102 	lsr.w	r1, r1, r2
 8000e2e:	f1c2 0220 	rsb	r2, r2, #32
 8000e32:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e36:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e3a:	f140 0000 	adc.w	r0, r0, #0
 8000e3e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e42:	bf08      	it	eq
 8000e44:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e48:	4770      	bx	lr
 8000e4a:	f092 0f00 	teq	r2, #0
 8000e4e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000e52:	bf02      	ittt	eq
 8000e54:	0040      	lsleq	r0, r0, #1
 8000e56:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000e5a:	3a01      	subeq	r2, #1
 8000e5c:	d0f9      	beq.n	8000e52 <__aeabi_fmul+0xce>
 8000e5e:	ea40 000c 	orr.w	r0, r0, ip
 8000e62:	f093 0f00 	teq	r3, #0
 8000e66:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000e6a:	bf02      	ittt	eq
 8000e6c:	0049      	lsleq	r1, r1, #1
 8000e6e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000e72:	3b01      	subeq	r3, #1
 8000e74:	d0f9      	beq.n	8000e6a <__aeabi_fmul+0xe6>
 8000e76:	ea41 010c 	orr.w	r1, r1, ip
 8000e7a:	e78f      	b.n	8000d9c <__aeabi_fmul+0x18>
 8000e7c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e80:	ea92 0f0c 	teq	r2, ip
 8000e84:	bf18      	it	ne
 8000e86:	ea93 0f0c 	teqne	r3, ip
 8000e8a:	d00a      	beq.n	8000ea2 <__aeabi_fmul+0x11e>
 8000e8c:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000e90:	bf18      	it	ne
 8000e92:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000e96:	d1d8      	bne.n	8000e4a <__aeabi_fmul+0xc6>
 8000e98:	ea80 0001 	eor.w	r0, r0, r1
 8000e9c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ea0:	4770      	bx	lr
 8000ea2:	f090 0f00 	teq	r0, #0
 8000ea6:	bf17      	itett	ne
 8000ea8:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000eac:	4608      	moveq	r0, r1
 8000eae:	f091 0f00 	teqne	r1, #0
 8000eb2:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000eb6:	d014      	beq.n	8000ee2 <__aeabi_fmul+0x15e>
 8000eb8:	ea92 0f0c 	teq	r2, ip
 8000ebc:	d101      	bne.n	8000ec2 <__aeabi_fmul+0x13e>
 8000ebe:	0242      	lsls	r2, r0, #9
 8000ec0:	d10f      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ec2:	ea93 0f0c 	teq	r3, ip
 8000ec6:	d103      	bne.n	8000ed0 <__aeabi_fmul+0x14c>
 8000ec8:	024b      	lsls	r3, r1, #9
 8000eca:	bf18      	it	ne
 8000ecc:	4608      	movne	r0, r1
 8000ece:	d108      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ed0:	ea80 0001 	eor.w	r0, r0, r1
 8000ed4:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ed8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000edc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ee0:	4770      	bx	lr
 8000ee2:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ee6:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000eea:	4770      	bx	lr

08000eec <__aeabi_fdiv>:
 8000eec:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000ef0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ef4:	bf1e      	ittt	ne
 8000ef6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000efa:	ea92 0f0c 	teqne	r2, ip
 8000efe:	ea93 0f0c 	teqne	r3, ip
 8000f02:	d069      	beq.n	8000fd8 <__aeabi_fdiv+0xec>
 8000f04:	eba2 0203 	sub.w	r2, r2, r3
 8000f08:	ea80 0c01 	eor.w	ip, r0, r1
 8000f0c:	0249      	lsls	r1, r1, #9
 8000f0e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f12:	d037      	beq.n	8000f84 <__aeabi_fdiv+0x98>
 8000f14:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000f18:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f1c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f20:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000f24:	428b      	cmp	r3, r1
 8000f26:	bf38      	it	cc
 8000f28:	005b      	lslcc	r3, r3, #1
 8000f2a:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000f2e:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000f32:	428b      	cmp	r3, r1
 8000f34:	bf24      	itt	cs
 8000f36:	1a5b      	subcs	r3, r3, r1
 8000f38:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f3c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f40:	bf24      	itt	cs
 8000f42:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f46:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f4a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f4e:	bf24      	itt	cs
 8000f50:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f54:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f58:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f5c:	bf24      	itt	cs
 8000f5e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f62:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f66:	011b      	lsls	r3, r3, #4
 8000f68:	bf18      	it	ne
 8000f6a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f6e:	d1e0      	bne.n	8000f32 <__aeabi_fdiv+0x46>
 8000f70:	2afd      	cmp	r2, #253	@ 0xfd
 8000f72:	f63f af50 	bhi.w	8000e16 <__aeabi_fmul+0x92>
 8000f76:	428b      	cmp	r3, r1
 8000f78:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f7c:	bf08      	it	eq
 8000f7e:	f020 0001 	biceq.w	r0, r0, #1
 8000f82:	4770      	bx	lr
 8000f84:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000f88:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f8c:	327f      	adds	r2, #127	@ 0x7f
 8000f8e:	bfc2      	ittt	gt
 8000f90:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000f94:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f98:	4770      	bxgt	lr
 8000f9a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f9e:	f04f 0300 	mov.w	r3, #0
 8000fa2:	3a01      	subs	r2, #1
 8000fa4:	e737      	b.n	8000e16 <__aeabi_fmul+0x92>
 8000fa6:	f092 0f00 	teq	r2, #0
 8000faa:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000fae:	bf02      	ittt	eq
 8000fb0:	0040      	lsleq	r0, r0, #1
 8000fb2:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000fb6:	3a01      	subeq	r2, #1
 8000fb8:	d0f9      	beq.n	8000fae <__aeabi_fdiv+0xc2>
 8000fba:	ea40 000c 	orr.w	r0, r0, ip
 8000fbe:	f093 0f00 	teq	r3, #0
 8000fc2:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000fc6:	bf02      	ittt	eq
 8000fc8:	0049      	lsleq	r1, r1, #1
 8000fca:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000fce:	3b01      	subeq	r3, #1
 8000fd0:	d0f9      	beq.n	8000fc6 <__aeabi_fdiv+0xda>
 8000fd2:	ea41 010c 	orr.w	r1, r1, ip
 8000fd6:	e795      	b.n	8000f04 <__aeabi_fdiv+0x18>
 8000fd8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fdc:	ea92 0f0c 	teq	r2, ip
 8000fe0:	d108      	bne.n	8000ff4 <__aeabi_fdiv+0x108>
 8000fe2:	0242      	lsls	r2, r0, #9
 8000fe4:	f47f af7d 	bne.w	8000ee2 <__aeabi_fmul+0x15e>
 8000fe8:	ea93 0f0c 	teq	r3, ip
 8000fec:	f47f af70 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8000ff0:	4608      	mov	r0, r1
 8000ff2:	e776      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ff4:	ea93 0f0c 	teq	r3, ip
 8000ff8:	d104      	bne.n	8001004 <__aeabi_fdiv+0x118>
 8000ffa:	024b      	lsls	r3, r1, #9
 8000ffc:	f43f af4c 	beq.w	8000e98 <__aeabi_fmul+0x114>
 8001000:	4608      	mov	r0, r1
 8001002:	e76e      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001004:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8001008:	bf18      	it	ne
 800100a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800100e:	d1ca      	bne.n	8000fa6 <__aeabi_fdiv+0xba>
 8001010:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8001014:	f47f af5c 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8001018:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 800101c:	f47f af3c 	bne.w	8000e98 <__aeabi_fmul+0x114>
 8001020:	e75f      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001022:	bf00      	nop

08001024 <__aeabi_d2lz>:
 8001024:	b538      	push	{r3, r4, r5, lr}
 8001026:	2200      	movs	r2, #0
 8001028:	2300      	movs	r3, #0
 800102a:	4604      	mov	r4, r0
 800102c:	460d      	mov	r5, r1
 800102e:	f7ff fcc5 	bl	80009bc <__aeabi_dcmplt>
 8001032:	b928      	cbnz	r0, 8001040 <__aeabi_d2lz+0x1c>
 8001034:	4620      	mov	r0, r4
 8001036:	4629      	mov	r1, r5
 8001038:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800103c:	f000 b80a 	b.w	8001054 <__aeabi_d2ulz>
 8001040:	4620      	mov	r0, r4
 8001042:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8001046:	f000 f805 	bl	8001054 <__aeabi_d2ulz>
 800104a:	4240      	negs	r0, r0
 800104c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001050:	bd38      	pop	{r3, r4, r5, pc}
 8001052:	bf00      	nop

08001054 <__aeabi_d2ulz>:
 8001054:	b5d0      	push	{r4, r6, r7, lr}
 8001056:	2200      	movs	r2, #0
 8001058:	4b0b      	ldr	r3, [pc, #44]	@ (8001088 <__aeabi_d2ulz+0x34>)
 800105a:	4606      	mov	r6, r0
 800105c:	460f      	mov	r7, r1
 800105e:	f7ff fa3b 	bl	80004d8 <__aeabi_dmul>
 8001062:	f7ff fd11 	bl	8000a88 <__aeabi_d2uiz>
 8001066:	4604      	mov	r4, r0
 8001068:	f7ff f9bc 	bl	80003e4 <__aeabi_ui2d>
 800106c:	2200      	movs	r2, #0
 800106e:	4b07      	ldr	r3, [pc, #28]	@ (800108c <__aeabi_d2ulz+0x38>)
 8001070:	f7ff fa32 	bl	80004d8 <__aeabi_dmul>
 8001074:	4602      	mov	r2, r0
 8001076:	460b      	mov	r3, r1
 8001078:	4630      	mov	r0, r6
 800107a:	4639      	mov	r1, r7
 800107c:	f7ff f874 	bl	8000168 <__aeabi_dsub>
 8001080:	f7ff fd02 	bl	8000a88 <__aeabi_d2uiz>
 8001084:	4621      	mov	r1, r4
 8001086:	bdd0      	pop	{r4, r6, r7, pc}
 8001088:	3df00000 	.word	0x3df00000
 800108c:	41f00000 	.word	0x41f00000

08001090 <newLoRa>:
										  |    spreading factor = 7				       |
											|           bandwidth = 125 KHz        |
											| 		    coding rate = 4/5            |
											----------------------------------------
\* ----------------------------------------------------------------------------- */
LoRa newLoRa(){
 8001090:	b4b0      	push	{r4, r5, r7}
 8001092:	b08f      	sub	sp, #60	@ 0x3c
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]
	LoRa new_LoRa;

	new_LoRa.frequency             = 433       ;
 8001098:	f240 13b1 	movw	r3, #433	@ 0x1b1
 800109c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	new_LoRa.spredingFactor        = SF_7      ;
 800109e:	2307      	movs	r3, #7
 80010a0:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
	new_LoRa.bandWidth			   = BW_125KHz ;
 80010a4:	2307      	movs	r3, #7
 80010a6:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
	new_LoRa.crcRate               = CR_4_5    ;
 80010aa:	2301      	movs	r3, #1
 80010ac:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
	new_LoRa.power				   = POWER_20db;
 80010b0:	23ff      	movs	r3, #255	@ 0xff
 80010b2:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
	new_LoRa.overCurrentProtection = 100       ;
 80010b6:	2364      	movs	r3, #100	@ 0x64
 80010b8:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	new_LoRa.preamble			   = 8         ;
 80010bc:	2308      	movs	r3, #8
 80010be:	86bb      	strh	r3, [r7, #52]	@ 0x34

	return new_LoRa;
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	461d      	mov	r5, r3
 80010c4:	f107 040c 	add.w	r4, r7, #12
 80010c8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80010ca:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80010cc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80010ce:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80010d0:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80010d4:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 80010d8:	6878      	ldr	r0, [r7, #4]
 80010da:	373c      	adds	r7, #60	@ 0x3c
 80010dc:	46bd      	mov	sp, r7
 80010de:	bcb0      	pop	{r4, r5, r7}
 80010e0:	4770      	bx	lr

080010e2 <LoRa_gotoMode>:
			LoRa* LoRa    --> LoRa object handler
			mode	        --> select from defined modes

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_gotoMode(LoRa* _LoRa, int mode){
 80010e2:	b580      	push	{r7, lr}
 80010e4:	b084      	sub	sp, #16
 80010e6:	af00      	add	r7, sp, #0
 80010e8:	6078      	str	r0, [r7, #4]
 80010ea:	6039      	str	r1, [r7, #0]
	uint8_t    read;
	uint8_t    data;

	read = LoRa_read(_LoRa, RegOpMode);
 80010ec:	2101      	movs	r1, #1
 80010ee:	6878      	ldr	r0, [r7, #4]
 80010f0:	f000 f9ff 	bl	80014f2 <LoRa_read>
 80010f4:	4603      	mov	r3, r0
 80010f6:	73bb      	strb	r3, [r7, #14]
	data = read;
 80010f8:	7bbb      	ldrb	r3, [r7, #14]
 80010fa:	73fb      	strb	r3, [r7, #15]

	if(mode == SLEEP_MODE){
 80010fc:	683b      	ldr	r3, [r7, #0]
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d107      	bne.n	8001112 <LoRa_gotoMode+0x30>
		data = (read & 0xF8) | 0x00;
 8001102:	7bbb      	ldrb	r3, [r7, #14]
 8001104:	f023 0307 	bic.w	r3, r3, #7
 8001108:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = SLEEP_MODE;
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	2200      	movs	r2, #0
 800110e:	61da      	str	r2, [r3, #28]
 8001110:	e03e      	b.n	8001190 <LoRa_gotoMode+0xae>
	}else if (mode == STNBY_MODE){
 8001112:	683b      	ldr	r3, [r7, #0]
 8001114:	2b01      	cmp	r3, #1
 8001116:	d10c      	bne.n	8001132 <LoRa_gotoMode+0x50>
		data = (read & 0xF8) | 0x01;
 8001118:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800111c:	f023 0307 	bic.w	r3, r3, #7
 8001120:	b25b      	sxtb	r3, r3
 8001122:	f043 0301 	orr.w	r3, r3, #1
 8001126:	b25b      	sxtb	r3, r3
 8001128:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = STNBY_MODE;
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	2201      	movs	r2, #1
 800112e:	61da      	str	r2, [r3, #28]
 8001130:	e02e      	b.n	8001190 <LoRa_gotoMode+0xae>
	}else if (mode == TRANSMIT_MODE){
 8001132:	683b      	ldr	r3, [r7, #0]
 8001134:	2b03      	cmp	r3, #3
 8001136:	d10c      	bne.n	8001152 <LoRa_gotoMode+0x70>
		data = (read & 0xF8) | 0x03;
 8001138:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800113c:	f023 0307 	bic.w	r3, r3, #7
 8001140:	b25b      	sxtb	r3, r3
 8001142:	f043 0303 	orr.w	r3, r3, #3
 8001146:	b25b      	sxtb	r3, r3
 8001148:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = TRANSMIT_MODE;
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	2203      	movs	r2, #3
 800114e:	61da      	str	r2, [r3, #28]
 8001150:	e01e      	b.n	8001190 <LoRa_gotoMode+0xae>
	}else if (mode == RXCONTIN_MODE){
 8001152:	683b      	ldr	r3, [r7, #0]
 8001154:	2b05      	cmp	r3, #5
 8001156:	d10c      	bne.n	8001172 <LoRa_gotoMode+0x90>
		data = (read & 0xF8) | 0x05;
 8001158:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800115c:	f023 0307 	bic.w	r3, r3, #7
 8001160:	b25b      	sxtb	r3, r3
 8001162:	f043 0305 	orr.w	r3, r3, #5
 8001166:	b25b      	sxtb	r3, r3
 8001168:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = RXCONTIN_MODE;
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	2205      	movs	r2, #5
 800116e:	61da      	str	r2, [r3, #28]
 8001170:	e00e      	b.n	8001190 <LoRa_gotoMode+0xae>
	}else if (mode == RXSINGLE_MODE){
 8001172:	683b      	ldr	r3, [r7, #0]
 8001174:	2b06      	cmp	r3, #6
 8001176:	d10b      	bne.n	8001190 <LoRa_gotoMode+0xae>
		data = (read & 0xF8) | 0x06;
 8001178:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800117c:	f023 0307 	bic.w	r3, r3, #7
 8001180:	b25b      	sxtb	r3, r3
 8001182:	f043 0306 	orr.w	r3, r3, #6
 8001186:	b25b      	sxtb	r3, r3
 8001188:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = RXSINGLE_MODE;
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	2206      	movs	r2, #6
 800118e:	61da      	str	r2, [r3, #28]
	}

	LoRa_write(_LoRa, RegOpMode, data);
 8001190:	7bfb      	ldrb	r3, [r7, #15]
 8001192:	461a      	mov	r2, r3
 8001194:	2101      	movs	r1, #1
 8001196:	6878      	ldr	r0, [r7, #4]
 8001198:	f000 f9c5 	bl	8001526 <LoRa_write>
	//HAL_Delay(10);
}
 800119c:	bf00      	nop
 800119e:	3710      	adds	r7, #16
 80011a0:	46bd      	mov	sp, r7
 80011a2:	bd80      	pop	{r7, pc}

080011a4 <LoRa_readReg>:
			uint8_t* output		--> pointer to the beginning of output array
			uint16_t w_length	--> detemines number of bytes that you want to read

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_readReg(LoRa* _LoRa, uint8_t* address, uint16_t r_length, uint8_t* output, uint16_t w_length){
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b084      	sub	sp, #16
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	60f8      	str	r0, [r7, #12]
 80011ac:	60b9      	str	r1, [r7, #8]
 80011ae:	603b      	str	r3, [r7, #0]
 80011b0:	4613      	mov	r3, r2
 80011b2:	80fb      	strh	r3, [r7, #6]
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 80011b4:	68fb      	ldr	r3, [r7, #12]
 80011b6:	6818      	ldr	r0, [r3, #0]
 80011b8:	68fb      	ldr	r3, [r7, #12]
 80011ba:	889b      	ldrh	r3, [r3, #4]
 80011bc:	2200      	movs	r2, #0
 80011be:	4619      	mov	r1, r3
 80011c0:	f001 fe77 	bl	8002eb2 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(_LoRa->hSPIx, address, r_length, TRANSMIT_TIMEOUT);
 80011c4:	68fb      	ldr	r3, [r7, #12]
 80011c6:	6998      	ldr	r0, [r3, #24]
 80011c8:	88fa      	ldrh	r2, [r7, #6]
 80011ca:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80011ce:	68b9      	ldr	r1, [r7, #8]
 80011d0:	f003 fb82 	bl	80048d8 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 80011d4:	bf00      	nop
 80011d6:	68fb      	ldr	r3, [r7, #12]
 80011d8:	699b      	ldr	r3, [r3, #24]
 80011da:	4618      	mov	r0, r3
 80011dc:	f003 ff82 	bl	80050e4 <HAL_SPI_GetState>
 80011e0:	4603      	mov	r3, r0
 80011e2:	2b01      	cmp	r3, #1
 80011e4:	d1f7      	bne.n	80011d6 <LoRa_readReg+0x32>
		;
	HAL_SPI_Receive(_LoRa->hSPIx, output, w_length, RECEIVE_TIMEOUT);
 80011e6:	68fb      	ldr	r3, [r7, #12]
 80011e8:	6998      	ldr	r0, [r3, #24]
 80011ea:	8b3a      	ldrh	r2, [r7, #24]
 80011ec:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80011f0:	6839      	ldr	r1, [r7, #0]
 80011f2:	f003 fcb5 	bl	8004b60 <HAL_SPI_Receive>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 80011f6:	bf00      	nop
 80011f8:	68fb      	ldr	r3, [r7, #12]
 80011fa:	699b      	ldr	r3, [r3, #24]
 80011fc:	4618      	mov	r0, r3
 80011fe:	f003 ff71 	bl	80050e4 <HAL_SPI_GetState>
 8001202:	4603      	mov	r3, r0
 8001204:	2b01      	cmp	r3, #1
 8001206:	d1f7      	bne.n	80011f8 <LoRa_readReg+0x54>
		;
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 8001208:	68fb      	ldr	r3, [r7, #12]
 800120a:	6818      	ldr	r0, [r3, #0]
 800120c:	68fb      	ldr	r3, [r7, #12]
 800120e:	889b      	ldrh	r3, [r3, #4]
 8001210:	2201      	movs	r2, #1
 8001212:	4619      	mov	r1, r3
 8001214:	f001 fe4d 	bl	8002eb2 <HAL_GPIO_WritePin>
}
 8001218:	bf00      	nop
 800121a:	3710      	adds	r7, #16
 800121c:	46bd      	mov	sp, r7
 800121e:	bd80      	pop	{r7, pc}

08001220 <LoRa_writeReg>:
			uint8_t* output		--> pointer to the beginning of values array
			uint16_t w_length	--> detemines number of bytes that you want to send

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_writeReg(LoRa* _LoRa, uint8_t* address, uint16_t r_length, uint8_t* values, uint16_t w_length){
 8001220:	b580      	push	{r7, lr}
 8001222:	b084      	sub	sp, #16
 8001224:	af00      	add	r7, sp, #0
 8001226:	60f8      	str	r0, [r7, #12]
 8001228:	60b9      	str	r1, [r7, #8]
 800122a:	603b      	str	r3, [r7, #0]
 800122c:	4613      	mov	r3, r2
 800122e:	80fb      	strh	r3, [r7, #6]
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 8001230:	68fb      	ldr	r3, [r7, #12]
 8001232:	6818      	ldr	r0, [r3, #0]
 8001234:	68fb      	ldr	r3, [r7, #12]
 8001236:	889b      	ldrh	r3, [r3, #4]
 8001238:	2200      	movs	r2, #0
 800123a:	4619      	mov	r1, r3
 800123c:	f001 fe39 	bl	8002eb2 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(_LoRa->hSPIx, address, r_length, TRANSMIT_TIMEOUT);
 8001240:	68fb      	ldr	r3, [r7, #12]
 8001242:	6998      	ldr	r0, [r3, #24]
 8001244:	88fa      	ldrh	r2, [r7, #6]
 8001246:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 800124a:	68b9      	ldr	r1, [r7, #8]
 800124c:	f003 fb44 	bl	80048d8 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8001250:	bf00      	nop
 8001252:	68fb      	ldr	r3, [r7, #12]
 8001254:	699b      	ldr	r3, [r3, #24]
 8001256:	4618      	mov	r0, r3
 8001258:	f003 ff44 	bl	80050e4 <HAL_SPI_GetState>
 800125c:	4603      	mov	r3, r0
 800125e:	2b01      	cmp	r3, #1
 8001260:	d1f7      	bne.n	8001252 <LoRa_writeReg+0x32>
		;
	HAL_SPI_Transmit(_LoRa->hSPIx, values, w_length, TRANSMIT_TIMEOUT);
 8001262:	68fb      	ldr	r3, [r7, #12]
 8001264:	6998      	ldr	r0, [r3, #24]
 8001266:	8b3a      	ldrh	r2, [r7, #24]
 8001268:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 800126c:	6839      	ldr	r1, [r7, #0]
 800126e:	f003 fb33 	bl	80048d8 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8001272:	bf00      	nop
 8001274:	68fb      	ldr	r3, [r7, #12]
 8001276:	699b      	ldr	r3, [r3, #24]
 8001278:	4618      	mov	r0, r3
 800127a:	f003 ff33 	bl	80050e4 <HAL_SPI_GetState>
 800127e:	4603      	mov	r3, r0
 8001280:	2b01      	cmp	r3, #1
 8001282:	d1f7      	bne.n	8001274 <LoRa_writeReg+0x54>
		;
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 8001284:	68fb      	ldr	r3, [r7, #12]
 8001286:	6818      	ldr	r0, [r3, #0]
 8001288:	68fb      	ldr	r3, [r7, #12]
 800128a:	889b      	ldrh	r3, [r3, #4]
 800128c:	2201      	movs	r2, #1
 800128e:	4619      	mov	r1, r3
 8001290:	f001 fe0f 	bl	8002eb2 <HAL_GPIO_WritePin>
}
 8001294:	bf00      	nop
 8001296:	3710      	adds	r7, #16
 8001298:	46bd      	mov	sp, r7
 800129a:	bd80      	pop	{r7, pc}

0800129c <LoRa_setLowDaraRateOptimization>:
			LoRa*	LoRa         --> LoRa object handler
			uint8_t	value        --> 0 to disable, otherwise to enable

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setLowDaraRateOptimization(LoRa* _LoRa, uint8_t value){
 800129c:	b580      	push	{r7, lr}
 800129e:	b084      	sub	sp, #16
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	6078      	str	r0, [r7, #4]
 80012a4:	460b      	mov	r3, r1
 80012a6:	70fb      	strb	r3, [r7, #3]
	uint8_t	data;
	uint8_t	read;

	read = LoRa_read(_LoRa, RegModemConfig3);
 80012a8:	2126      	movs	r1, #38	@ 0x26
 80012aa:	6878      	ldr	r0, [r7, #4]
 80012ac:	f000 f921 	bl	80014f2 <LoRa_read>
 80012b0:	4603      	mov	r3, r0
 80012b2:	73bb      	strb	r3, [r7, #14]

	if(value)
 80012b4:	78fb      	ldrb	r3, [r7, #3]
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d004      	beq.n	80012c4 <LoRa_setLowDaraRateOptimization+0x28>
		data = read | 0x08;
 80012ba:	7bbb      	ldrb	r3, [r7, #14]
 80012bc:	f043 0308 	orr.w	r3, r3, #8
 80012c0:	73fb      	strb	r3, [r7, #15]
 80012c2:	e003      	b.n	80012cc <LoRa_setLowDaraRateOptimization+0x30>
	else
		data = read & 0xF7;
 80012c4:	7bbb      	ldrb	r3, [r7, #14]
 80012c6:	f023 0308 	bic.w	r3, r3, #8
 80012ca:	73fb      	strb	r3, [r7, #15]

	LoRa_write(_LoRa, RegModemConfig3, data);
 80012cc:	7bfb      	ldrb	r3, [r7, #15]
 80012ce:	461a      	mov	r2, r3
 80012d0:	2126      	movs	r1, #38	@ 0x26
 80012d2:	6878      	ldr	r0, [r7, #4]
 80012d4:	f000 f927 	bl	8001526 <LoRa_write>
	HAL_Delay(10);
 80012d8:	200a      	movs	r0, #10
 80012da:	f001 fb47 	bl	800296c <HAL_Delay>
}
 80012de:	bf00      	nop
 80012e0:	3710      	adds	r7, #16
 80012e2:	46bd      	mov	sp, r7
 80012e4:	bd80      	pop	{r7, pc}
	...

080012e8 <LoRa_setAutoLDO>:
		arguments   :
			LoRa*	LoRa         --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setAutoLDO(LoRa* _LoRa){
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b096      	sub	sp, #88	@ 0x58
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	6078      	str	r0, [r7, #4]
	double BW[] = {7.8, 10.4, 15.6, 20.8, 31.25, 41.7, 62.5, 125.0, 250.0, 500.0};
 80012f0:	4a17      	ldr	r2, [pc, #92]	@ (8001350 <LoRa_setAutoLDO+0x68>)
 80012f2:	f107 0308 	add.w	r3, r7, #8
 80012f6:	4611      	mov	r1, r2
 80012f8:	2250      	movs	r2, #80	@ 0x50
 80012fa:	4618      	mov	r0, r3
 80012fc:	f005 fb4d 	bl	800699a <memcpy>

	LoRa_setLowDaraRateOptimization(_LoRa, (long)((1 << _LoRa->spredingFactor) / ((double)BW[_LoRa->bandWidth])) > 16.0);
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001306:	461a      	mov	r2, r3
 8001308:	2301      	movs	r3, #1
 800130a:	4093      	lsls	r3, r2
 800130c:	4618      	mov	r0, r3
 800130e:	f7ff f879 	bl	8000404 <__aeabi_i2d>
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001318:	00db      	lsls	r3, r3, #3
 800131a:	3358      	adds	r3, #88	@ 0x58
 800131c:	443b      	add	r3, r7
 800131e:	3b50      	subs	r3, #80	@ 0x50
 8001320:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001324:	f7ff fa02 	bl	800072c <__aeabi_ddiv>
 8001328:	4602      	mov	r2, r0
 800132a:	460b      	mov	r3, r1
 800132c:	4610      	mov	r0, r2
 800132e:	4619      	mov	r1, r3
 8001330:	f7ff fb82 	bl	8000a38 <__aeabi_d2iz>
 8001334:	4603      	mov	r3, r0
 8001336:	2b10      	cmp	r3, #16
 8001338:	bfcc      	ite	gt
 800133a:	2301      	movgt	r3, #1
 800133c:	2300      	movle	r3, #0
 800133e:	b2db      	uxtb	r3, r3
 8001340:	4619      	mov	r1, r3
 8001342:	6878      	ldr	r0, [r7, #4]
 8001344:	f7ff ffaa 	bl	800129c <LoRa_setLowDaraRateOptimization>
}
 8001348:	bf00      	nop
 800134a:	3758      	adds	r7, #88	@ 0x58
 800134c:	46bd      	mov	sp, r7
 800134e:	bd80      	pop	{r7, pc}
 8001350:	0800a5d0 	.word	0x0800a5d0

08001354 <LoRa_setFrequency>:
			LoRa* LoRa        --> LoRa object handler
			int   freq        --> desired frequency in MHz unit, e.g 434

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setFrequency(LoRa* _LoRa, int freq){
 8001354:	b580      	push	{r7, lr}
 8001356:	b084      	sub	sp, #16
 8001358:	af00      	add	r7, sp, #0
 800135a:	6078      	str	r0, [r7, #4]
 800135c:	6039      	str	r1, [r7, #0]
	uint8_t  data;
	uint32_t F;
	F = (freq * 524288)>>5;
 800135e:	683b      	ldr	r3, [r7, #0]
 8001360:	04db      	lsls	r3, r3, #19
 8001362:	115b      	asrs	r3, r3, #5
 8001364:	60fb      	str	r3, [r7, #12]

	// write Msb:
	data = F >> 16;
 8001366:	68fb      	ldr	r3, [r7, #12]
 8001368:	0c1b      	lsrs	r3, r3, #16
 800136a:	72fb      	strb	r3, [r7, #11]
	LoRa_write(_LoRa, RegFrMsb, data);
 800136c:	7afb      	ldrb	r3, [r7, #11]
 800136e:	461a      	mov	r2, r3
 8001370:	2106      	movs	r1, #6
 8001372:	6878      	ldr	r0, [r7, #4]
 8001374:	f000 f8d7 	bl	8001526 <LoRa_write>
	HAL_Delay(5);
 8001378:	2005      	movs	r0, #5
 800137a:	f001 faf7 	bl	800296c <HAL_Delay>

	// write Mid:
	data = F >> 8;
 800137e:	68fb      	ldr	r3, [r7, #12]
 8001380:	0a1b      	lsrs	r3, r3, #8
 8001382:	72fb      	strb	r3, [r7, #11]
	LoRa_write(_LoRa, RegFrMid, data);
 8001384:	7afb      	ldrb	r3, [r7, #11]
 8001386:	461a      	mov	r2, r3
 8001388:	2107      	movs	r1, #7
 800138a:	6878      	ldr	r0, [r7, #4]
 800138c:	f000 f8cb 	bl	8001526 <LoRa_write>
	HAL_Delay(5);
 8001390:	2005      	movs	r0, #5
 8001392:	f001 faeb 	bl	800296c <HAL_Delay>

	// write Lsb:
	data = F >> 0;
 8001396:	68fb      	ldr	r3, [r7, #12]
 8001398:	72fb      	strb	r3, [r7, #11]
	LoRa_write(_LoRa, RegFrLsb, data);
 800139a:	7afb      	ldrb	r3, [r7, #11]
 800139c:	461a      	mov	r2, r3
 800139e:	2108      	movs	r1, #8
 80013a0:	6878      	ldr	r0, [r7, #4]
 80013a2:	f000 f8c0 	bl	8001526 <LoRa_write>
	HAL_Delay(5);
 80013a6:	2005      	movs	r0, #5
 80013a8:	f001 fae0 	bl	800296c <HAL_Delay>
}
 80013ac:	bf00      	nop
 80013ae:	3710      	adds	r7, #16
 80013b0:	46bd      	mov	sp, r7
 80013b2:	bd80      	pop	{r7, pc}

080013b4 <LoRa_setSpreadingFactor>:
			LoRa* LoRa        --> LoRa object handler
			int   SP          --> desired spreading factor e.g 7

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setSpreadingFactor(LoRa* _LoRa, int SF){
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b084      	sub	sp, #16
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	6078      	str	r0, [r7, #4]
 80013bc:	6039      	str	r1, [r7, #0]
	uint8_t	data;
	uint8_t	read;

	if(SF>12)
 80013be:	683b      	ldr	r3, [r7, #0]
 80013c0:	2b0c      	cmp	r3, #12
 80013c2:	dd01      	ble.n	80013c8 <LoRa_setSpreadingFactor+0x14>
		SF = 12;
 80013c4:	230c      	movs	r3, #12
 80013c6:	603b      	str	r3, [r7, #0]
	if(SF<7)
 80013c8:	683b      	ldr	r3, [r7, #0]
 80013ca:	2b06      	cmp	r3, #6
 80013cc:	dc01      	bgt.n	80013d2 <LoRa_setSpreadingFactor+0x1e>
		SF = 7;
 80013ce:	2307      	movs	r3, #7
 80013d0:	603b      	str	r3, [r7, #0]

	read = LoRa_read(_LoRa, RegModemConfig2);
 80013d2:	211e      	movs	r1, #30
 80013d4:	6878      	ldr	r0, [r7, #4]
 80013d6:	f000 f88c 	bl	80014f2 <LoRa_read>
 80013da:	4603      	mov	r3, r0
 80013dc:	73fb      	strb	r3, [r7, #15]
	HAL_Delay(10);
 80013de:	200a      	movs	r0, #10
 80013e0:	f001 fac4 	bl	800296c <HAL_Delay>

	data = (SF << 4) + (read & 0x0F);
 80013e4:	683b      	ldr	r3, [r7, #0]
 80013e6:	b2db      	uxtb	r3, r3
 80013e8:	011b      	lsls	r3, r3, #4
 80013ea:	b2da      	uxtb	r2, r3
 80013ec:	7bfb      	ldrb	r3, [r7, #15]
 80013ee:	f003 030f 	and.w	r3, r3, #15
 80013f2:	b2db      	uxtb	r3, r3
 80013f4:	4413      	add	r3, r2
 80013f6:	73bb      	strb	r3, [r7, #14]
	LoRa_write(_LoRa, RegModemConfig2, data);
 80013f8:	7bbb      	ldrb	r3, [r7, #14]
 80013fa:	461a      	mov	r2, r3
 80013fc:	211e      	movs	r1, #30
 80013fe:	6878      	ldr	r0, [r7, #4]
 8001400:	f000 f891 	bl	8001526 <LoRa_write>
	HAL_Delay(10);
 8001404:	200a      	movs	r0, #10
 8001406:	f001 fab1 	bl	800296c <HAL_Delay>

	LoRa_setAutoLDO(_LoRa);
 800140a:	6878      	ldr	r0, [r7, #4]
 800140c:	f7ff ff6c 	bl	80012e8 <LoRa_setAutoLDO>
}
 8001410:	bf00      	nop
 8001412:	3710      	adds	r7, #16
 8001414:	46bd      	mov	sp, r7
 8001416:	bd80      	pop	{r7, pc}

08001418 <LoRa_setPower>:
			LoRa* LoRa        --> LoRa object handler
			int   power       --> desired power like POWER_17db

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setPower(LoRa* _LoRa, uint8_t power){
 8001418:	b580      	push	{r7, lr}
 800141a:	b082      	sub	sp, #8
 800141c:	af00      	add	r7, sp, #0
 800141e:	6078      	str	r0, [r7, #4]
 8001420:	460b      	mov	r3, r1
 8001422:	70fb      	strb	r3, [r7, #3]
	LoRa_write(_LoRa, RegPaConfig, power);
 8001424:	78fb      	ldrb	r3, [r7, #3]
 8001426:	461a      	mov	r2, r3
 8001428:	2109      	movs	r1, #9
 800142a:	6878      	ldr	r0, [r7, #4]
 800142c:	f000 f87b 	bl	8001526 <LoRa_write>
	HAL_Delay(10);
 8001430:	200a      	movs	r0, #10
 8001432:	f001 fa9b 	bl	800296c <HAL_Delay>
}
 8001436:	bf00      	nop
 8001438:	3708      	adds	r7, #8
 800143a:	46bd      	mov	sp, r7
 800143c:	bd80      	pop	{r7, pc}
	...

08001440 <LoRa_setOCP>:
			LoRa* LoRa        --> LoRa object handler
			int   current     --> desired max currnet in mA, e.g 120

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setOCP(LoRa* _LoRa, uint8_t current){
 8001440:	b580      	push	{r7, lr}
 8001442:	b084      	sub	sp, #16
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
 8001448:	460b      	mov	r3, r1
 800144a:	70fb      	strb	r3, [r7, #3]
	uint8_t	OcpTrim = 0;
 800144c:	2300      	movs	r3, #0
 800144e:	73fb      	strb	r3, [r7, #15]

	if(current<45)
 8001450:	78fb      	ldrb	r3, [r7, #3]
 8001452:	2b2c      	cmp	r3, #44	@ 0x2c
 8001454:	d801      	bhi.n	800145a <LoRa_setOCP+0x1a>
		current = 45;
 8001456:	232d      	movs	r3, #45	@ 0x2d
 8001458:	70fb      	strb	r3, [r7, #3]
	if(current>240)
 800145a:	78fb      	ldrb	r3, [r7, #3]
 800145c:	2bf0      	cmp	r3, #240	@ 0xf0
 800145e:	d901      	bls.n	8001464 <LoRa_setOCP+0x24>
		current = 240;
 8001460:	23f0      	movs	r3, #240	@ 0xf0
 8001462:	70fb      	strb	r3, [r7, #3]

	if(current <= 120)
 8001464:	78fb      	ldrb	r3, [r7, #3]
 8001466:	2b78      	cmp	r3, #120	@ 0x78
 8001468:	d809      	bhi.n	800147e <LoRa_setOCP+0x3e>
		OcpTrim = (current - 45)/5;
 800146a:	78fb      	ldrb	r3, [r7, #3]
 800146c:	3b2d      	subs	r3, #45	@ 0x2d
 800146e:	4a12      	ldr	r2, [pc, #72]	@ (80014b8 <LoRa_setOCP+0x78>)
 8001470:	fb82 1203 	smull	r1, r2, r2, r3
 8001474:	1052      	asrs	r2, r2, #1
 8001476:	17db      	asrs	r3, r3, #31
 8001478:	1ad3      	subs	r3, r2, r3
 800147a:	73fb      	strb	r3, [r7, #15]
 800147c:	e00b      	b.n	8001496 <LoRa_setOCP+0x56>
	else if(current <= 240)
 800147e:	78fb      	ldrb	r3, [r7, #3]
 8001480:	2bf0      	cmp	r3, #240	@ 0xf0
 8001482:	d808      	bhi.n	8001496 <LoRa_setOCP+0x56>
		OcpTrim = (current + 30)/10;
 8001484:	78fb      	ldrb	r3, [r7, #3]
 8001486:	331e      	adds	r3, #30
 8001488:	4a0b      	ldr	r2, [pc, #44]	@ (80014b8 <LoRa_setOCP+0x78>)
 800148a:	fb82 1203 	smull	r1, r2, r2, r3
 800148e:	1092      	asrs	r2, r2, #2
 8001490:	17db      	asrs	r3, r3, #31
 8001492:	1ad3      	subs	r3, r2, r3
 8001494:	73fb      	strb	r3, [r7, #15]

	OcpTrim = OcpTrim + (1 << 5);
 8001496:	7bfb      	ldrb	r3, [r7, #15]
 8001498:	3320      	adds	r3, #32
 800149a:	73fb      	strb	r3, [r7, #15]
	LoRa_write(_LoRa, RegOcp, OcpTrim);
 800149c:	7bfb      	ldrb	r3, [r7, #15]
 800149e:	461a      	mov	r2, r3
 80014a0:	210b      	movs	r1, #11
 80014a2:	6878      	ldr	r0, [r7, #4]
 80014a4:	f000 f83f 	bl	8001526 <LoRa_write>
	HAL_Delay(10);
 80014a8:	200a      	movs	r0, #10
 80014aa:	f001 fa5f 	bl	800296c <HAL_Delay>
}
 80014ae:	bf00      	nop
 80014b0:	3710      	adds	r7, #16
 80014b2:	46bd      	mov	sp, r7
 80014b4:	bd80      	pop	{r7, pc}
 80014b6:	bf00      	nop
 80014b8:	66666667 	.word	0x66666667

080014bc <LoRa_setTOMsb_setCRCon>:
		arguments   :
			LoRa* LoRa        --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setTOMsb_setCRCon(LoRa* _LoRa){
 80014bc:	b580      	push	{r7, lr}
 80014be:	b084      	sub	sp, #16
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	6078      	str	r0, [r7, #4]
	uint8_t read, data;

	read = LoRa_read(_LoRa, RegModemConfig2);
 80014c4:	211e      	movs	r1, #30
 80014c6:	6878      	ldr	r0, [r7, #4]
 80014c8:	f000 f813 	bl	80014f2 <LoRa_read>
 80014cc:	4603      	mov	r3, r0
 80014ce:	73fb      	strb	r3, [r7, #15]

	data = read | 0x07;
 80014d0:	7bfb      	ldrb	r3, [r7, #15]
 80014d2:	f043 0307 	orr.w	r3, r3, #7
 80014d6:	73bb      	strb	r3, [r7, #14]
	LoRa_write(_LoRa, RegModemConfig2, data);\
 80014d8:	7bbb      	ldrb	r3, [r7, #14]
 80014da:	461a      	mov	r2, r3
 80014dc:	211e      	movs	r1, #30
 80014de:	6878      	ldr	r0, [r7, #4]
 80014e0:	f000 f821 	bl	8001526 <LoRa_write>
	HAL_Delay(10);
 80014e4:	200a      	movs	r0, #10
 80014e6:	f001 fa41 	bl	800296c <HAL_Delay>
}
 80014ea:	bf00      	nop
 80014ec:	3710      	adds	r7, #16
 80014ee:	46bd      	mov	sp, r7
 80014f0:	bd80      	pop	{r7, pc}

080014f2 <LoRa_read>:
			LoRa*   LoRa        --> LoRa object handler
			uint8_t address     -->	address of the register e.g 0x1D

		returns     : register value
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_read(LoRa* _LoRa, uint8_t address){
 80014f2:	b580      	push	{r7, lr}
 80014f4:	b086      	sub	sp, #24
 80014f6:	af02      	add	r7, sp, #8
 80014f8:	6078      	str	r0, [r7, #4]
 80014fa:	460b      	mov	r3, r1
 80014fc:	70fb      	strb	r3, [r7, #3]
	uint8_t read_data;
	uint8_t data_addr;

	data_addr = address & 0x7F;
 80014fe:	78fb      	ldrb	r3, [r7, #3]
 8001500:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001504:	b2db      	uxtb	r3, r3
 8001506:	73bb      	strb	r3, [r7, #14]
	LoRa_readReg(_LoRa, &data_addr, 1, &read_data, 1);
 8001508:	f107 030f 	add.w	r3, r7, #15
 800150c:	f107 010e 	add.w	r1, r7, #14
 8001510:	2201      	movs	r2, #1
 8001512:	9200      	str	r2, [sp, #0]
 8001514:	2201      	movs	r2, #1
 8001516:	6878      	ldr	r0, [r7, #4]
 8001518:	f7ff fe44 	bl	80011a4 <LoRa_readReg>
	//HAL_Delay(5);

	return read_data;
 800151c:	7bfb      	ldrb	r3, [r7, #15]
}
 800151e:	4618      	mov	r0, r3
 8001520:	3710      	adds	r7, #16
 8001522:	46bd      	mov	sp, r7
 8001524:	bd80      	pop	{r7, pc}

08001526 <LoRa_write>:
			uint8_t address     -->	address of the register e.g 0x1D
			uint8_t value       --> value that you want to write

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_write(LoRa* _LoRa, uint8_t address, uint8_t value){
 8001526:	b580      	push	{r7, lr}
 8001528:	b086      	sub	sp, #24
 800152a:	af02      	add	r7, sp, #8
 800152c:	6078      	str	r0, [r7, #4]
 800152e:	460b      	mov	r3, r1
 8001530:	70fb      	strb	r3, [r7, #3]
 8001532:	4613      	mov	r3, r2
 8001534:	70bb      	strb	r3, [r7, #2]
	uint8_t data;
	uint8_t addr;

	addr = address | 0x80;
 8001536:	78fb      	ldrb	r3, [r7, #3]
 8001538:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800153c:	b2db      	uxtb	r3, r3
 800153e:	73bb      	strb	r3, [r7, #14]
	data = value;
 8001540:	78bb      	ldrb	r3, [r7, #2]
 8001542:	73fb      	strb	r3, [r7, #15]
	LoRa_writeReg(_LoRa, &addr, 1, &data, 1);
 8001544:	f107 030f 	add.w	r3, r7, #15
 8001548:	f107 010e 	add.w	r1, r7, #14
 800154c:	2201      	movs	r2, #1
 800154e:	9200      	str	r2, [sp, #0]
 8001550:	2201      	movs	r2, #1
 8001552:	6878      	ldr	r0, [r7, #4]
 8001554:	f7ff fe64 	bl	8001220 <LoRa_writeReg>
	//HAL_Delay(5);
}
 8001558:	bf00      	nop
 800155a:	3710      	adds	r7, #16
 800155c:	46bd      	mov	sp, r7
 800155e:	bd80      	pop	{r7, pc}

08001560 <LoRa_BurstWrite>:
			uint8_t address     -->	address of the register e.g 0x1D
			uint8_t *value      --> address of values that you want to write

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_BurstWrite(LoRa* _LoRa, uint8_t address, uint8_t *value, uint8_t length){
 8001560:	b580      	push	{r7, lr}
 8001562:	b086      	sub	sp, #24
 8001564:	af00      	add	r7, sp, #0
 8001566:	60f8      	str	r0, [r7, #12]
 8001568:	607a      	str	r2, [r7, #4]
 800156a:	461a      	mov	r2, r3
 800156c:	460b      	mov	r3, r1
 800156e:	72fb      	strb	r3, [r7, #11]
 8001570:	4613      	mov	r3, r2
 8001572:	72bb      	strb	r3, [r7, #10]
	uint8_t addr;
	addr = address | 0x80;
 8001574:	7afb      	ldrb	r3, [r7, #11]
 8001576:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800157a:	b2db      	uxtb	r3, r3
 800157c:	75fb      	strb	r3, [r7, #23]

	//NSS = 1
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 800157e:	68fb      	ldr	r3, [r7, #12]
 8001580:	6818      	ldr	r0, [r3, #0]
 8001582:	68fb      	ldr	r3, [r7, #12]
 8001584:	889b      	ldrh	r3, [r3, #4]
 8001586:	2200      	movs	r2, #0
 8001588:	4619      	mov	r1, r3
 800158a:	f001 fc92 	bl	8002eb2 <HAL_GPIO_WritePin>

	HAL_SPI_Transmit(_LoRa->hSPIx, &addr, 1, TRANSMIT_TIMEOUT);
 800158e:	68fb      	ldr	r3, [r7, #12]
 8001590:	6998      	ldr	r0, [r3, #24]
 8001592:	f107 0117 	add.w	r1, r7, #23
 8001596:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 800159a:	2201      	movs	r2, #1
 800159c:	f003 f99c 	bl	80048d8 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 80015a0:	bf00      	nop
 80015a2:	68fb      	ldr	r3, [r7, #12]
 80015a4:	699b      	ldr	r3, [r3, #24]
 80015a6:	4618      	mov	r0, r3
 80015a8:	f003 fd9c 	bl	80050e4 <HAL_SPI_GetState>
 80015ac:	4603      	mov	r3, r0
 80015ae:	2b01      	cmp	r3, #1
 80015b0:	d1f7      	bne.n	80015a2 <LoRa_BurstWrite+0x42>
		;
	//Write data in FiFo
	HAL_SPI_Transmit(_LoRa->hSPIx, value, length, TRANSMIT_TIMEOUT);
 80015b2:	68fb      	ldr	r3, [r7, #12]
 80015b4:	6998      	ldr	r0, [r3, #24]
 80015b6:	7abb      	ldrb	r3, [r7, #10]
 80015b8:	b29a      	uxth	r2, r3
 80015ba:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80015be:	6879      	ldr	r1, [r7, #4]
 80015c0:	f003 f98a 	bl	80048d8 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 80015c4:	bf00      	nop
 80015c6:	68fb      	ldr	r3, [r7, #12]
 80015c8:	699b      	ldr	r3, [r3, #24]
 80015ca:	4618      	mov	r0, r3
 80015cc:	f003 fd8a 	bl	80050e4 <HAL_SPI_GetState>
 80015d0:	4603      	mov	r3, r0
 80015d2:	2b01      	cmp	r3, #1
 80015d4:	d1f7      	bne.n	80015c6 <LoRa_BurstWrite+0x66>
		;
	//NSS = 0
	//HAL_Delay(5);
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 80015d6:	68fb      	ldr	r3, [r7, #12]
 80015d8:	6818      	ldr	r0, [r3, #0]
 80015da:	68fb      	ldr	r3, [r7, #12]
 80015dc:	889b      	ldrh	r3, [r3, #4]
 80015de:	2201      	movs	r2, #1
 80015e0:	4619      	mov	r1, r3
 80015e2:	f001 fc66 	bl	8002eb2 <HAL_GPIO_WritePin>
}
 80015e6:	bf00      	nop
 80015e8:	3718      	adds	r7, #24
 80015ea:	46bd      	mov	sp, r7
 80015ec:	bd80      	pop	{r7, pc}

080015ee <LoRa_isvalid>:
		arguments   :
			LoRa* LoRa --> LoRa object handler

		returns     : returns 1 if all of the values were given, otherwise returns 0
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_isvalid(LoRa* _LoRa){
 80015ee:	b480      	push	{r7}
 80015f0:	b083      	sub	sp, #12
 80015f2:	af00      	add	r7, sp, #0
 80015f4:	6078      	str	r0, [r7, #4]

	return 1;
 80015f6:	2301      	movs	r3, #1
}
 80015f8:	4618      	mov	r0, r3
 80015fa:	370c      	adds	r7, #12
 80015fc:	46bd      	mov	sp, r7
 80015fe:	bc80      	pop	{r7}
 8001600:	4770      	bx	lr

08001602 <LoRa_transmit>:
			uint8_t  data			--> A pointer to the data you wanna send
			uint8_t	 length   --> Size of your data in Bytes
			uint16_t timeOut	--> Timeout in milliseconds
		returns     : 1 in case of success, 0 in case of timeout
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_transmit(LoRa* _LoRa, uint8_t* data, uint8_t length, uint16_t timeout){
 8001602:	b580      	push	{r7, lr}
 8001604:	b086      	sub	sp, #24
 8001606:	af00      	add	r7, sp, #0
 8001608:	60f8      	str	r0, [r7, #12]
 800160a:	60b9      	str	r1, [r7, #8]
 800160c:	4611      	mov	r1, r2
 800160e:	461a      	mov	r2, r3
 8001610:	460b      	mov	r3, r1
 8001612:	71fb      	strb	r3, [r7, #7]
 8001614:	4613      	mov	r3, r2
 8001616:	80bb      	strh	r3, [r7, #4]
	uint8_t read;

	int mode = _LoRa->current_mode;
 8001618:	68fb      	ldr	r3, [r7, #12]
 800161a:	69db      	ldr	r3, [r3, #28]
 800161c:	617b      	str	r3, [r7, #20]
	LoRa_gotoMode(_LoRa, STNBY_MODE);
 800161e:	2101      	movs	r1, #1
 8001620:	68f8      	ldr	r0, [r7, #12]
 8001622:	f7ff fd5e 	bl	80010e2 <LoRa_gotoMode>
	read = LoRa_read(_LoRa, RegFiFoTxBaseAddr);
 8001626:	210e      	movs	r1, #14
 8001628:	68f8      	ldr	r0, [r7, #12]
 800162a:	f7ff ff62 	bl	80014f2 <LoRa_read>
 800162e:	4603      	mov	r3, r0
 8001630:	74fb      	strb	r3, [r7, #19]
	LoRa_write(_LoRa, RegFiFoAddPtr, read);
 8001632:	7cfb      	ldrb	r3, [r7, #19]
 8001634:	461a      	mov	r2, r3
 8001636:	210d      	movs	r1, #13
 8001638:	68f8      	ldr	r0, [r7, #12]
 800163a:	f7ff ff74 	bl	8001526 <LoRa_write>
	LoRa_write(_LoRa, RegPayloadLength, length);
 800163e:	79fb      	ldrb	r3, [r7, #7]
 8001640:	461a      	mov	r2, r3
 8001642:	2122      	movs	r1, #34	@ 0x22
 8001644:	68f8      	ldr	r0, [r7, #12]
 8001646:	f7ff ff6e 	bl	8001526 <LoRa_write>
	LoRa_BurstWrite(_LoRa, RegFiFo, data, length);
 800164a:	79fb      	ldrb	r3, [r7, #7]
 800164c:	68ba      	ldr	r2, [r7, #8]
 800164e:	2100      	movs	r1, #0
 8001650:	68f8      	ldr	r0, [r7, #12]
 8001652:	f7ff ff85 	bl	8001560 <LoRa_BurstWrite>
	LoRa_gotoMode(_LoRa, TRANSMIT_MODE);
 8001656:	2103      	movs	r1, #3
 8001658:	68f8      	ldr	r0, [r7, #12]
 800165a:	f7ff fd42 	bl	80010e2 <LoRa_gotoMode>
	while(1){
		read = LoRa_read(_LoRa, RegIrqFlags);
 800165e:	2112      	movs	r1, #18
 8001660:	68f8      	ldr	r0, [r7, #12]
 8001662:	f7ff ff46 	bl	80014f2 <LoRa_read>
 8001666:	4603      	mov	r3, r0
 8001668:	74fb      	strb	r3, [r7, #19]
		if((read & 0x08)!=0){
 800166a:	7cfb      	ldrb	r3, [r7, #19]
 800166c:	f003 0308 	and.w	r3, r3, #8
 8001670:	2b00      	cmp	r3, #0
 8001672:	d00a      	beq.n	800168a <LoRa_transmit+0x88>
			LoRa_write(_LoRa, RegIrqFlags, 0xFF);
 8001674:	22ff      	movs	r2, #255	@ 0xff
 8001676:	2112      	movs	r1, #18
 8001678:	68f8      	ldr	r0, [r7, #12]
 800167a:	f7ff ff54 	bl	8001526 <LoRa_write>
			LoRa_gotoMode(_LoRa, mode);
 800167e:	6979      	ldr	r1, [r7, #20]
 8001680:	68f8      	ldr	r0, [r7, #12]
 8001682:	f7ff fd2e 	bl	80010e2 <LoRa_gotoMode>
			return 1;
 8001686:	2301      	movs	r3, #1
 8001688:	e00f      	b.n	80016aa <LoRa_transmit+0xa8>
		}
		else{
			if(--timeout==0){
 800168a:	88bb      	ldrh	r3, [r7, #4]
 800168c:	3b01      	subs	r3, #1
 800168e:	80bb      	strh	r3, [r7, #4]
 8001690:	88bb      	ldrh	r3, [r7, #4]
 8001692:	2b00      	cmp	r3, #0
 8001694:	d105      	bne.n	80016a2 <LoRa_transmit+0xa0>
				LoRa_gotoMode(_LoRa, mode);
 8001696:	6979      	ldr	r1, [r7, #20]
 8001698:	68f8      	ldr	r0, [r7, #12]
 800169a:	f7ff fd22 	bl	80010e2 <LoRa_gotoMode>
				return 0;
 800169e:	2300      	movs	r3, #0
 80016a0:	e003      	b.n	80016aa <LoRa_transmit+0xa8>
			}
		}
		HAL_Delay(1);
 80016a2:	2001      	movs	r0, #1
 80016a4:	f001 f962 	bl	800296c <HAL_Delay>
		read = LoRa_read(_LoRa, RegIrqFlags);
 80016a8:	e7d9      	b.n	800165e <LoRa_transmit+0x5c>
	}
}
 80016aa:	4618      	mov	r0, r3
 80016ac:	3718      	adds	r7, #24
 80016ae:	46bd      	mov	sp, r7
 80016b0:	bd80      	pop	{r7, pc}

080016b2 <LoRa_init>:
		arguments   :
			LoRa* LoRa        --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
uint16_t LoRa_init(LoRa* _LoRa){
 80016b2:	b580      	push	{r7, lr}
 80016b4:	b084      	sub	sp, #16
 80016b6:	af00      	add	r7, sp, #0
 80016b8:	6078      	str	r0, [r7, #4]
	uint8_t    data;
	uint8_t    read;

	if(LoRa_isvalid(_LoRa)){
 80016ba:	6878      	ldr	r0, [r7, #4]
 80016bc:	f7ff ff97 	bl	80015ee <LoRa_isvalid>
 80016c0:	4603      	mov	r3, r0
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	f000 8096 	beq.w	80017f4 <LoRa_init+0x142>
		// goto sleep mode:
			LoRa_gotoMode(_LoRa, SLEEP_MODE);
 80016c8:	2100      	movs	r1, #0
 80016ca:	6878      	ldr	r0, [r7, #4]
 80016cc:	f7ff fd09 	bl	80010e2 <LoRa_gotoMode>
			HAL_Delay(10);
 80016d0:	200a      	movs	r0, #10
 80016d2:	f001 f94b 	bl	800296c <HAL_Delay>

		// turn on LoRa mode:
			read = LoRa_read(_LoRa, RegOpMode);
 80016d6:	2101      	movs	r1, #1
 80016d8:	6878      	ldr	r0, [r7, #4]
 80016da:	f7ff ff0a 	bl	80014f2 <LoRa_read>
 80016de:	4603      	mov	r3, r0
 80016e0:	73fb      	strb	r3, [r7, #15]
			HAL_Delay(10);
 80016e2:	200a      	movs	r0, #10
 80016e4:	f001 f942 	bl	800296c <HAL_Delay>
			data = read | 0x80;
 80016e8:	7bfb      	ldrb	r3, [r7, #15]
 80016ea:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80016ee:	73bb      	strb	r3, [r7, #14]
			LoRa_write(_LoRa, RegOpMode, data);
 80016f0:	7bbb      	ldrb	r3, [r7, #14]
 80016f2:	461a      	mov	r2, r3
 80016f4:	2101      	movs	r1, #1
 80016f6:	6878      	ldr	r0, [r7, #4]
 80016f8:	f7ff ff15 	bl	8001526 <LoRa_write>
			HAL_Delay(100);
 80016fc:	2064      	movs	r0, #100	@ 0x64
 80016fe:	f001 f935 	bl	800296c <HAL_Delay>

		// set frequency:
			LoRa_setFrequency(_LoRa, _LoRa->frequency);
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	6a1b      	ldr	r3, [r3, #32]
 8001706:	4619      	mov	r1, r3
 8001708:	6878      	ldr	r0, [r7, #4]
 800170a:	f7ff fe23 	bl	8001354 <LoRa_setFrequency>

		// set output power gain:
			LoRa_setPower(_LoRa, _LoRa->power);
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8001714:	4619      	mov	r1, r3
 8001716:	6878      	ldr	r0, [r7, #4]
 8001718:	f7ff fe7e 	bl	8001418 <LoRa_setPower>

		// set over current protection:
			LoRa_setOCP(_LoRa, _LoRa->overCurrentProtection);
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 8001722:	4619      	mov	r1, r3
 8001724:	6878      	ldr	r0, [r7, #4]
 8001726:	f7ff fe8b 	bl	8001440 <LoRa_setOCP>

		// set LNA gain:
			LoRa_write(_LoRa, RegLna, 0x23);
 800172a:	2223      	movs	r2, #35	@ 0x23
 800172c:	210c      	movs	r1, #12
 800172e:	6878      	ldr	r0, [r7, #4]
 8001730:	f7ff fef9 	bl	8001526 <LoRa_write>

		// set spreading factor, CRC on, and Timeout Msb:
			LoRa_setTOMsb_setCRCon(_LoRa);
 8001734:	6878      	ldr	r0, [r7, #4]
 8001736:	f7ff fec1 	bl	80014bc <LoRa_setTOMsb_setCRCon>
			LoRa_setSpreadingFactor(_LoRa, _LoRa->spredingFactor);
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001740:	4619      	mov	r1, r3
 8001742:	6878      	ldr	r0, [r7, #4]
 8001744:	f7ff fe36 	bl	80013b4 <LoRa_setSpreadingFactor>

		// set Timeout Lsb:
			LoRa_write(_LoRa, RegSymbTimeoutL, 0xFF);
 8001748:	22ff      	movs	r2, #255	@ 0xff
 800174a:	211f      	movs	r1, #31
 800174c:	6878      	ldr	r0, [r7, #4]
 800174e:	f7ff feea 	bl	8001526 <LoRa_write>

		// set bandwidth, coding rate and expilicit mode:
			// 8 bit RegModemConfig --> | X | X | X | X | X | X | X | X |
			//       bits represent --> |   bandwidth   |     CR    |I/E|
			data = 0;
 8001752:	2300      	movs	r3, #0
 8001754:	73bb      	strb	r3, [r7, #14]
			data = (_LoRa->bandWidth << 4) + (_LoRa->crcRate << 1);
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800175c:	011b      	lsls	r3, r3, #4
 800175e:	b2da      	uxtb	r2, r3
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8001766:	005b      	lsls	r3, r3, #1
 8001768:	b2db      	uxtb	r3, r3
 800176a:	4413      	add	r3, r2
 800176c:	73bb      	strb	r3, [r7, #14]
			LoRa_write(_LoRa, RegModemConfig1, data);
 800176e:	7bbb      	ldrb	r3, [r7, #14]
 8001770:	461a      	mov	r2, r3
 8001772:	211d      	movs	r1, #29
 8001774:	6878      	ldr	r0, [r7, #4]
 8001776:	f7ff fed6 	bl	8001526 <LoRa_write>
			LoRa_setAutoLDO(_LoRa);
 800177a:	6878      	ldr	r0, [r7, #4]
 800177c:	f7ff fdb4 	bl	80012e8 <LoRa_setAutoLDO>

		// set preamble:
			LoRa_write(_LoRa, RegPreambleMsb, _LoRa->preamble >> 8);
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001784:	0a1b      	lsrs	r3, r3, #8
 8001786:	b29b      	uxth	r3, r3
 8001788:	b2db      	uxtb	r3, r3
 800178a:	461a      	mov	r2, r3
 800178c:	2120      	movs	r1, #32
 800178e:	6878      	ldr	r0, [r7, #4]
 8001790:	f7ff fec9 	bl	8001526 <LoRa_write>
			LoRa_write(_LoRa, RegPreambleLsb, _LoRa->preamble >> 0);
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001798:	b2db      	uxtb	r3, r3
 800179a:	461a      	mov	r2, r3
 800179c:	2121      	movs	r1, #33	@ 0x21
 800179e:	6878      	ldr	r0, [r7, #4]
 80017a0:	f7ff fec1 	bl	8001526 <LoRa_write>

		// DIO mapping:   --> DIO: RxDone
			read = LoRa_read(_LoRa, RegDioMapping1);
 80017a4:	2140      	movs	r1, #64	@ 0x40
 80017a6:	6878      	ldr	r0, [r7, #4]
 80017a8:	f7ff fea3 	bl	80014f2 <LoRa_read>
 80017ac:	4603      	mov	r3, r0
 80017ae:	73fb      	strb	r3, [r7, #15]
			data = read | 0x3F;
 80017b0:	7bfb      	ldrb	r3, [r7, #15]
 80017b2:	f043 033f 	orr.w	r3, r3, #63	@ 0x3f
 80017b6:	73bb      	strb	r3, [r7, #14]
			LoRa_write(_LoRa, RegDioMapping1, data);
 80017b8:	7bbb      	ldrb	r3, [r7, #14]
 80017ba:	461a      	mov	r2, r3
 80017bc:	2140      	movs	r1, #64	@ 0x40
 80017be:	6878      	ldr	r0, [r7, #4]
 80017c0:	f7ff feb1 	bl	8001526 <LoRa_write>

		// goto standby mode:
			LoRa_gotoMode(_LoRa, STNBY_MODE);
 80017c4:	2101      	movs	r1, #1
 80017c6:	6878      	ldr	r0, [r7, #4]
 80017c8:	f7ff fc8b 	bl	80010e2 <LoRa_gotoMode>
			_LoRa->current_mode = STNBY_MODE;
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	2201      	movs	r2, #1
 80017d0:	61da      	str	r2, [r3, #28]
			HAL_Delay(10);
 80017d2:	200a      	movs	r0, #10
 80017d4:	f001 f8ca 	bl	800296c <HAL_Delay>

			read = LoRa_read(_LoRa, RegVersion);
 80017d8:	2142      	movs	r1, #66	@ 0x42
 80017da:	6878      	ldr	r0, [r7, #4]
 80017dc:	f7ff fe89 	bl	80014f2 <LoRa_read>
 80017e0:	4603      	mov	r3, r0
 80017e2:	73fb      	strb	r3, [r7, #15]
			if(read == 0x12)
 80017e4:	7bfb      	ldrb	r3, [r7, #15]
 80017e6:	2b12      	cmp	r3, #18
 80017e8:	d101      	bne.n	80017ee <LoRa_init+0x13c>
				return LORA_OK;
 80017ea:	23c8      	movs	r3, #200	@ 0xc8
 80017ec:	e004      	b.n	80017f8 <LoRa_init+0x146>
			else
				return LORA_NOT_FOUND;
 80017ee:	f44f 73ca 	mov.w	r3, #404	@ 0x194
 80017f2:	e001      	b.n	80017f8 <LoRa_init+0x146>
	}
	else {
		return LORA_UNAVAILABLE;
 80017f4:	f240 13f7 	movw	r3, #503	@ 0x1f7
	}
}
 80017f8:	4618      	mov	r0, r3
 80017fa:	3710      	adds	r7, #16
 80017fc:	46bd      	mov	sp, r7
 80017fe:	bd80      	pop	{r7, pc}

08001800 <_write>:


extern UART_HandleTypeDef huart1;  // make sure this matches your USART handle

int _write(int file, char *ptr, int len)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	b084      	sub	sp, #16
 8001804:	af00      	add	r7, sp, #0
 8001806:	60f8      	str	r0, [r7, #12]
 8001808:	60b9      	str	r1, [r7, #8]
 800180a:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart1, (uint8_t*)ptr, len, HAL_MAX_DELAY);
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	b29a      	uxth	r2, r3
 8001810:	f04f 33ff 	mov.w	r3, #4294967295
 8001814:	68b9      	ldr	r1, [r7, #8]
 8001816:	4804      	ldr	r0, [pc, #16]	@ (8001828 <_write+0x28>)
 8001818:	f003 fdcd 	bl	80053b6 <HAL_UART_Transmit>
    return len;
 800181c:	687b      	ldr	r3, [r7, #4]
}
 800181e:	4618      	mov	r0, r3
 8001820:	3710      	adds	r7, #16
 8001822:	46bd      	mov	sp, r7
 8001824:	bd80      	pop	{r7, pc}
 8001826:	bf00      	nop
 8001828:	20000330 	.word	0x20000330

0800182c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800182c:	b5b0      	push	{r4, r5, r7, lr}
 800182e:	b0a6      	sub	sp, #152	@ 0x98
 8001830:	af04      	add	r7, sp, #16

  /* USER CODE BEGIN 1 */
	uint8_t mpu_ok  = 0;
 8001832:	2300      	movs	r3, #0
 8001834:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
	uint8_t lora_ok = 0;
 8001838:	2300      	movs	r3, #0
 800183a:	f887 3086 	strb.w	r3, [r7, #134]	@ 0x86

	float roll_offset = 0;
 800183e:	f04f 0300 	mov.w	r3, #0
 8001842:	67fb      	str	r3, [r7, #124]	@ 0x7c
	float pitch_offset = 0;
 8001844:	f04f 0300 	mov.w	r3, #0
 8001848:	67bb      	str	r3, [r7, #120]	@ 0x78
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800184a:	f001 f82d 	bl	80028a8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800184e:	f000 f933 	bl	8001ab8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001852:	f000 fa05 	bl	8001c60 <MX_GPIO_Init>
  MX_I2C2_Init();
 8001856:	f000 f975 	bl	8001b44 <MX_I2C2_Init>
  MX_USART1_UART_Init();
 800185a:	f000 f9d7 	bl	8001c0c <MX_USART1_UART_Init>
  MX_SPI1_Init();
 800185e:	f000 f99f 	bl	8001ba0 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */

  extern uint32_t timer;
  timer = HAL_GetTick();
 8001862:	f001 f879 	bl	8002958 <HAL_GetTick>
 8001866:	4603      	mov	r3, r0
 8001868:	4a82      	ldr	r2, [pc, #520]	@ (8001a74 <main+0x248>)
 800186a:	6013      	str	r3, [r2, #0]


  myLoRa = newLoRa();
 800186c:	4c82      	ldr	r4, [pc, #520]	@ (8001a78 <main+0x24c>)
 800186e:	463b      	mov	r3, r7
 8001870:	4618      	mov	r0, r3
 8001872:	f7ff fc0d 	bl	8001090 <newLoRa>
 8001876:	4625      	mov	r5, r4
 8001878:	463c      	mov	r4, r7
 800187a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800187c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800187e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001880:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001882:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8001886:	e885 0007 	stmia.w	r5, {r0, r1, r2}

  myLoRa.CS_port         = GPIOA;
 800188a:	4b7b      	ldr	r3, [pc, #492]	@ (8001a78 <main+0x24c>)
 800188c:	4a7b      	ldr	r2, [pc, #492]	@ (8001a7c <main+0x250>)
 800188e:	601a      	str	r2, [r3, #0]
  myLoRa.CS_pin          = GPIO_PIN_4;
 8001890:	4b79      	ldr	r3, [pc, #484]	@ (8001a78 <main+0x24c>)
 8001892:	2210      	movs	r2, #16
 8001894:	809a      	strh	r2, [r3, #4]
  myLoRa.reset_port      = GPIOB;
 8001896:	4b78      	ldr	r3, [pc, #480]	@ (8001a78 <main+0x24c>)
 8001898:	4a79      	ldr	r2, [pc, #484]	@ (8001a80 <main+0x254>)
 800189a:	609a      	str	r2, [r3, #8]
  myLoRa.reset_pin       = GPIO_PIN_1;
 800189c:	4b76      	ldr	r3, [pc, #472]	@ (8001a78 <main+0x24c>)
 800189e:	2202      	movs	r2, #2
 80018a0:	819a      	strh	r2, [r3, #12]
  myLoRa.hSPIx           = &hspi1;
 80018a2:	4b75      	ldr	r3, [pc, #468]	@ (8001a78 <main+0x24c>)
 80018a4:	4a77      	ldr	r2, [pc, #476]	@ (8001a84 <main+0x258>)
 80018a6:	619a      	str	r2, [r3, #24]

//  myLoRa.CS_port         = GPIOA;
//  myLoRa.CS_pin          = GPIO_PIN_4;
//  myLoRa.reset_port      = GPIOB;
//  myLoRa.reset_pin       = GPIO_PIN_1;
  myLoRa.DIO0_port       = GPIOB;
 80018a8:	4b73      	ldr	r3, [pc, #460]	@ (8001a78 <main+0x24c>)
 80018aa:	4a75      	ldr	r2, [pc, #468]	@ (8001a80 <main+0x254>)
 80018ac:	611a      	str	r2, [r3, #16]
  myLoRa.DIO0_pin        = GPIO_PIN_0;
 80018ae:	4b72      	ldr	r3, [pc, #456]	@ (8001a78 <main+0x24c>)
 80018b0:	2201      	movs	r2, #1
 80018b2:	829a      	strh	r2, [r3, #20]
//  myLoRa.hSPIx           = &hspi1;


  myLoRa.frequency             = 433;             // default = 433 MHz
 80018b4:	4b70      	ldr	r3, [pc, #448]	@ (8001a78 <main+0x24c>)
 80018b6:	f240 12b1 	movw	r2, #433	@ 0x1b1
 80018ba:	621a      	str	r2, [r3, #32]
  myLoRa.spredingFactor        = SF_7;            // default = SF_7
 80018bc:	4b6e      	ldr	r3, [pc, #440]	@ (8001a78 <main+0x24c>)
 80018be:	2207      	movs	r2, #7
 80018c0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  myLoRa.bandWidth             = BW_125KHz;       // default = BW_125KHz
 80018c4:	4b6c      	ldr	r3, [pc, #432]	@ (8001a78 <main+0x24c>)
 80018c6:	2207      	movs	r2, #7
 80018c8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
  myLoRa.crcRate               = CR_4_5;          // default = CR_4_5
 80018cc:	4b6a      	ldr	r3, [pc, #424]	@ (8001a78 <main+0x24c>)
 80018ce:	2201      	movs	r2, #1
 80018d0:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
  myLoRa.power                 = POWER_20db;      // default = 20db
 80018d4:	4b68      	ldr	r3, [pc, #416]	@ (8001a78 <main+0x24c>)
 80018d6:	22ff      	movs	r2, #255	@ 0xff
 80018d8:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
  myLoRa.overCurrentProtection = 100;             // default = 100 mA
 80018dc:	4b66      	ldr	r3, [pc, #408]	@ (8001a78 <main+0x24c>)
 80018de:	2264      	movs	r2, #100	@ 0x64
 80018e0:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
  myLoRa.preamble              = 8;              // default = 8;
 80018e4:	4b64      	ldr	r3, [pc, #400]	@ (8001a78 <main+0x24c>)
 80018e6:	2208      	movs	r2, #8
 80018e8:	851a      	strh	r2, [r3, #40]	@ 0x28

  printf("Initializing LoRa...\r\n");
 80018ea:	4867      	ldr	r0, [pc, #412]	@ (8001a88 <main+0x25c>)
 80018ec:	f004 fec6 	bl	800667c <puts>

  while (!lora_ok)
 80018f0:	e013      	b.n	800191a <main+0xee>
  {
      if (LoRa_init(&myLoRa) == LORA_OK)
 80018f2:	4861      	ldr	r0, [pc, #388]	@ (8001a78 <main+0x24c>)
 80018f4:	f7ff fedd 	bl	80016b2 <LoRa_init>
 80018f8:	4603      	mov	r3, r0
 80018fa:	2bc8      	cmp	r3, #200	@ 0xc8
 80018fc:	d106      	bne.n	800190c <main+0xe0>
      {
          lora_ok = 1;
 80018fe:	2301      	movs	r3, #1
 8001900:	f887 3086 	strb.w	r3, [r7, #134]	@ 0x86
          printf("LoRa initialized successfully\r\n");
 8001904:	4861      	ldr	r0, [pc, #388]	@ (8001a8c <main+0x260>)
 8001906:	f004 feb9 	bl	800667c <puts>
 800190a:	e006      	b.n	800191a <main+0xee>
      }
      else
      {
          printf("LoRa init failed, retrying...\r\n");
 800190c:	4860      	ldr	r0, [pc, #384]	@ (8001a90 <main+0x264>)
 800190e:	f004 feb5 	bl	800667c <puts>
          HAL_Delay(500);
 8001912:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001916:	f001 f829 	bl	800296c <HAL_Delay>
  while (!lora_ok)
 800191a:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 800191e:	2b00      	cmp	r3, #0
 8001920:	d0e7      	beq.n	80018f2 <main+0xc6>
  }


  uint8_t txBuffer[50];

  HAL_Delay(1000);
 8001922:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001926:	f001 f821 	bl	800296c <HAL_Delay>
  MPU6050_Read_All(&hi2c2, &MPU6050);
 800192a:	495a      	ldr	r1, [pc, #360]	@ (8001a94 <main+0x268>)
 800192c:	485a      	ldr	r0, [pc, #360]	@ (8001a98 <main+0x26c>)
 800192e:	f000 fa7b 	bl	8001e28 <MPU6050_Read_All>
  roll_offset  = MPU6050.KalmanAngleX;
 8001932:	4b58      	ldr	r3, [pc, #352]	@ (8001a94 <main+0x268>)
 8001934:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	@ 0x48
 8001938:	4610      	mov	r0, r2
 800193a:	4619      	mov	r1, r3
 800193c:	f7ff f8c4 	bl	8000ac8 <__aeabi_d2f>
 8001940:	4603      	mov	r3, r0
 8001942:	67fb      	str	r3, [r7, #124]	@ 0x7c
  pitch_offset = MPU6050.KalmanAngleY;
 8001944:	4b53      	ldr	r3, [pc, #332]	@ (8001a94 <main+0x268>)
 8001946:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	@ 0x50
 800194a:	4610      	mov	r0, r2
 800194c:	4619      	mov	r1, r3
 800194e:	f7ff f8bb 	bl	8000ac8 <__aeabi_d2f>
 8001952:	4603      	mov	r3, r0
 8001954:	67bb      	str	r3, [r7, #120]	@ 0x78

  int counter = 0; // Define a counter
 8001956:	2300      	movs	r3, #0
 8001958:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80

  printf("Initializing MPU6050...\r\n");
 800195c:	484f      	ldr	r0, [pc, #316]	@ (8001a9c <main+0x270>)
 800195e:	f004 fe8d 	bl	800667c <puts>

  while (!mpu_ok)
 8001962:	e013      	b.n	800198c <main+0x160>
  {
      if (MPU6050_Init(&hi2c2) == 0)
 8001964:	484c      	ldr	r0, [pc, #304]	@ (8001a98 <main+0x26c>)
 8001966:	f000 fa07 	bl	8001d78 <MPU6050_Init>
 800196a:	4603      	mov	r3, r0
 800196c:	2b00      	cmp	r3, #0
 800196e:	d106      	bne.n	800197e <main+0x152>
      {
          mpu_ok = 1;
 8001970:	2301      	movs	r3, #1
 8001972:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
          printf("MPU6050 initialized successfully\r\n");
 8001976:	484a      	ldr	r0, [pc, #296]	@ (8001aa0 <main+0x274>)
 8001978:	f004 fe80 	bl	800667c <puts>
 800197c:	e006      	b.n	800198c <main+0x160>
      }
      else
      {
          printf("MPU6050 init failed, retrying...\r\n");
 800197e:	4849      	ldr	r0, [pc, #292]	@ (8001aa4 <main+0x278>)
 8001980:	f004 fe7c 	bl	800667c <puts>
          HAL_Delay(500);
 8001984:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001988:	f000 fff0 	bl	800296c <HAL_Delay>
  while (!mpu_ok)
 800198c:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8001990:	2b00      	cmp	r3, #0
 8001992:	d0e7      	beq.n	8001964 <main+0x138>
      }
  }
  int hornStatus = 0;
 8001994:	2300      	movs	r3, #0
 8001996:	677b      	str	r3, [r7, #116]	@ 0x74
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  int hornStatus = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_12);
 8001998:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800199c:	4838      	ldr	r0, [pc, #224]	@ (8001a80 <main+0x254>)
 800199e:	f001 fa71 	bl	8002e84 <HAL_GPIO_ReadPin>
 80019a2:	4603      	mov	r3, r0
 80019a4:	673b      	str	r3, [r7, #112]	@ 0x70


	  // main loop
	  MPU6050_Read_All(&hi2c2, &MPU6050);
 80019a6:	493b      	ldr	r1, [pc, #236]	@ (8001a94 <main+0x268>)
 80019a8:	483b      	ldr	r0, [pc, #236]	@ (8001a98 <main+0x26c>)
 80019aa:	f000 fa3d 	bl	8001e28 <MPU6050_Read_All>
	  float roll  = MPU6050.KalmanAngleX - roll_offset;
 80019ae:	4b39      	ldr	r3, [pc, #228]	@ (8001a94 <main+0x268>)
 80019b0:	e9d3 4512 	ldrd	r4, r5, [r3, #72]	@ 0x48
 80019b4:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 80019b6:	f7fe fd37 	bl	8000428 <__aeabi_f2d>
 80019ba:	4602      	mov	r2, r0
 80019bc:	460b      	mov	r3, r1
 80019be:	4620      	mov	r0, r4
 80019c0:	4629      	mov	r1, r5
 80019c2:	f7fe fbd1 	bl	8000168 <__aeabi_dsub>
 80019c6:	4602      	mov	r2, r0
 80019c8:	460b      	mov	r3, r1
 80019ca:	4610      	mov	r0, r2
 80019cc:	4619      	mov	r1, r3
 80019ce:	f7ff f87b 	bl	8000ac8 <__aeabi_d2f>
 80019d2:	4603      	mov	r3, r0
 80019d4:	66fb      	str	r3, [r7, #108]	@ 0x6c
	  float pitch = MPU6050.KalmanAngleY - pitch_offset;
 80019d6:	4b2f      	ldr	r3, [pc, #188]	@ (8001a94 <main+0x268>)
 80019d8:	e9d3 4514 	ldrd	r4, r5, [r3, #80]	@ 0x50
 80019dc:	6fb8      	ldr	r0, [r7, #120]	@ 0x78
 80019de:	f7fe fd23 	bl	8000428 <__aeabi_f2d>
 80019e2:	4602      	mov	r2, r0
 80019e4:	460b      	mov	r3, r1
 80019e6:	4620      	mov	r0, r4
 80019e8:	4629      	mov	r1, r5
 80019ea:	f7fe fbbd 	bl	8000168 <__aeabi_dsub>
 80019ee:	4602      	mov	r2, r0
 80019f0:	460b      	mov	r3, r1
 80019f2:	4610      	mov	r0, r2
 80019f4:	4619      	mov	r1, r3
 80019f6:	f7ff f867 	bl	8000ac8 <__aeabi_d2f>
 80019fa:	4603      	mov	r3, r0
 80019fc:	66bb      	str	r3, [r7, #104]	@ 0x68

	  uint8_t len = sprintf((char*)txBuffer,
 80019fe:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8001a00:	f7fe fd12 	bl	8000428 <__aeabi_f2d>
 8001a04:	4604      	mov	r4, r0
 8001a06:	460d      	mov	r5, r1
 8001a08:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 8001a0a:	f7fe fd0d 	bl	8000428 <__aeabi_f2d>
 8001a0e:	4602      	mov	r2, r0
 8001a10:	460b      	mov	r3, r1
 8001a12:	f107 0034 	add.w	r0, r7, #52	@ 0x34
 8001a16:	6f39      	ldr	r1, [r7, #112]	@ 0x70
 8001a18:	9102      	str	r1, [sp, #8]
 8001a1a:	e9cd 2300 	strd	r2, r3, [sp]
 8001a1e:	4622      	mov	r2, r4
 8001a20:	462b      	mov	r3, r5
 8001a22:	4921      	ldr	r1, [pc, #132]	@ (8001aa8 <main+0x27c>)
 8001a24:	f004 fe32 	bl	800668c <siprintf>
 8001a28:	4603      	mov	r3, r0
 8001a2a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	                        "R=%.2f,P=%.2f,H=%d",
	                        roll, pitch, hornStatus);

	  printf("Sending: %s\r\n", txBuffer);
 8001a2e:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001a32:	4619      	mov	r1, r3
 8001a34:	481d      	ldr	r0, [pc, #116]	@ (8001aac <main+0x280>)
 8001a36:	f004 fdb9 	bl	80065ac <iprintf>

	  if (LoRa_transmit(&myLoRa, txBuffer, len, 1000))
 8001a3a:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 8001a3e:	f107 0134 	add.w	r1, r7, #52	@ 0x34
 8001a42:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001a46:	480c      	ldr	r0, [pc, #48]	@ (8001a78 <main+0x24c>)
 8001a48:	f7ff fddb 	bl	8001602 <LoRa_transmit>
 8001a4c:	4603      	mov	r3, r0
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d003      	beq.n	8001a5a <main+0x22e>
	  {
	      printf("LoRa Send Success!\r\n");
 8001a52:	4817      	ldr	r0, [pc, #92]	@ (8001ab0 <main+0x284>)
 8001a54:	f004 fe12 	bl	800667c <puts>
 8001a58:	e002      	b.n	8001a60 <main+0x234>
	  }
	  else
	  {
	      printf("LoRa Send Failed (Timeout)\r\n");
 8001a5a:	4816      	ldr	r0, [pc, #88]	@ (8001ab4 <main+0x288>)
 8001a5c:	f004 fe0e 	bl	800667c <puts>
	  }


	        counter++; // Increment counter
 8001a60:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001a64:	3301      	adds	r3, #1
 8001a66:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80



	         HAL_Delay(200);
 8001a6a:	20c8      	movs	r0, #200	@ 0xc8
 8001a6c:	f000 ff7e 	bl	800296c <HAL_Delay>
  {
 8001a70:	e792      	b.n	8001998 <main+0x16c>
 8001a72:	bf00      	nop
 8001a74:	20000400 	.word	0x20000400
 8001a78:	20000378 	.word	0x20000378
 8001a7c:	40010800 	.word	0x40010800
 8001a80:	40010c00 	.word	0x40010c00
 8001a84:	200002d8 	.word	0x200002d8
 8001a88:	0800a620 	.word	0x0800a620
 8001a8c:	0800a638 	.word	0x0800a638
 8001a90:	0800a658 	.word	0x0800a658
 8001a94:	200003a8 	.word	0x200003a8
 8001a98:	20000284 	.word	0x20000284
 8001a9c:	0800a678 	.word	0x0800a678
 8001aa0:	0800a694 	.word	0x0800a694
 8001aa4:	0800a6b8 	.word	0x0800a6b8
 8001aa8:	0800a6dc 	.word	0x0800a6dc
 8001aac:	0800a6f0 	.word	0x0800a6f0
 8001ab0:	0800a700 	.word	0x0800a700
 8001ab4:	0800a714 	.word	0x0800a714

08001ab8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b090      	sub	sp, #64	@ 0x40
 8001abc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001abe:	f107 0318 	add.w	r3, r7, #24
 8001ac2:	2228      	movs	r2, #40	@ 0x28
 8001ac4:	2100      	movs	r1, #0
 8001ac6:	4618      	mov	r0, r3
 8001ac8:	f004 feda 	bl	8006880 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001acc:	1d3b      	adds	r3, r7, #4
 8001ace:	2200      	movs	r2, #0
 8001ad0:	601a      	str	r2, [r3, #0]
 8001ad2:	605a      	str	r2, [r3, #4]
 8001ad4:	609a      	str	r2, [r3, #8]
 8001ad6:	60da      	str	r2, [r3, #12]
 8001ad8:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001ada:	2301      	movs	r3, #1
 8001adc:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001ade:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001ae2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001ae4:	2300      	movs	r3, #0
 8001ae6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001ae8:	2301      	movs	r3, #1
 8001aea:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001aec:	2302      	movs	r3, #2
 8001aee:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001af0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001af4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001af6:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8001afa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001afc:	f107 0318 	add.w	r3, r7, #24
 8001b00:	4618      	mov	r0, r3
 8001b02:	f002 fa55 	bl	8003fb0 <HAL_RCC_OscConfig>
 8001b06:	4603      	mov	r3, r0
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d001      	beq.n	8001b10 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001b0c:	f000 f92e 	bl	8001d6c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b10:	230f      	movs	r3, #15
 8001b12:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001b14:	2302      	movs	r3, #2
 8001b16:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b18:	2300      	movs	r3, #0
 8001b1a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001b1c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001b20:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001b22:	2300      	movs	r3, #0
 8001b24:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001b26:	1d3b      	adds	r3, r7, #4
 8001b28:	2102      	movs	r1, #2
 8001b2a:	4618      	mov	r0, r3
 8001b2c:	f002 fcc2 	bl	80044b4 <HAL_RCC_ClockConfig>
 8001b30:	4603      	mov	r3, r0
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d001      	beq.n	8001b3a <SystemClock_Config+0x82>
  {
    Error_Handler();
 8001b36:	f000 f919 	bl	8001d6c <Error_Handler>
  }
}
 8001b3a:	bf00      	nop
 8001b3c:	3740      	adds	r7, #64	@ 0x40
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	bd80      	pop	{r7, pc}
	...

08001b44 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001b48:	4b12      	ldr	r3, [pc, #72]	@ (8001b94 <MX_I2C2_Init+0x50>)
 8001b4a:	4a13      	ldr	r2, [pc, #76]	@ (8001b98 <MX_I2C2_Init+0x54>)
 8001b4c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 400000;
 8001b4e:	4b11      	ldr	r3, [pc, #68]	@ (8001b94 <MX_I2C2_Init+0x50>)
 8001b50:	4a12      	ldr	r2, [pc, #72]	@ (8001b9c <MX_I2C2_Init+0x58>)
 8001b52:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001b54:	4b0f      	ldr	r3, [pc, #60]	@ (8001b94 <MX_I2C2_Init+0x50>)
 8001b56:	2200      	movs	r2, #0
 8001b58:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8001b5a:	4b0e      	ldr	r3, [pc, #56]	@ (8001b94 <MX_I2C2_Init+0x50>)
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001b60:	4b0c      	ldr	r3, [pc, #48]	@ (8001b94 <MX_I2C2_Init+0x50>)
 8001b62:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001b66:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001b68:	4b0a      	ldr	r3, [pc, #40]	@ (8001b94 <MX_I2C2_Init+0x50>)
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8001b6e:	4b09      	ldr	r3, [pc, #36]	@ (8001b94 <MX_I2C2_Init+0x50>)
 8001b70:	2200      	movs	r2, #0
 8001b72:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001b74:	4b07      	ldr	r3, [pc, #28]	@ (8001b94 <MX_I2C2_Init+0x50>)
 8001b76:	2200      	movs	r2, #0
 8001b78:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001b7a:	4b06      	ldr	r3, [pc, #24]	@ (8001b94 <MX_I2C2_Init+0x50>)
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001b80:	4804      	ldr	r0, [pc, #16]	@ (8001b94 <MX_I2C2_Init+0x50>)
 8001b82:	f001 f9af 	bl	8002ee4 <HAL_I2C_Init>
 8001b86:	4603      	mov	r3, r0
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d001      	beq.n	8001b90 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001b8c:	f000 f8ee 	bl	8001d6c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001b90:	bf00      	nop
 8001b92:	bd80      	pop	{r7, pc}
 8001b94:	20000284 	.word	0x20000284
 8001b98:	40005800 	.word	0x40005800
 8001b9c:	00061a80 	.word	0x00061a80

08001ba0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001ba4:	4b17      	ldr	r3, [pc, #92]	@ (8001c04 <MX_SPI1_Init+0x64>)
 8001ba6:	4a18      	ldr	r2, [pc, #96]	@ (8001c08 <MX_SPI1_Init+0x68>)
 8001ba8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001baa:	4b16      	ldr	r3, [pc, #88]	@ (8001c04 <MX_SPI1_Init+0x64>)
 8001bac:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001bb0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001bb2:	4b14      	ldr	r3, [pc, #80]	@ (8001c04 <MX_SPI1_Init+0x64>)
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001bb8:	4b12      	ldr	r3, [pc, #72]	@ (8001c04 <MX_SPI1_Init+0x64>)
 8001bba:	2200      	movs	r2, #0
 8001bbc:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001bbe:	4b11      	ldr	r3, [pc, #68]	@ (8001c04 <MX_SPI1_Init+0x64>)
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001bc4:	4b0f      	ldr	r3, [pc, #60]	@ (8001c04 <MX_SPI1_Init+0x64>)
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001bca:	4b0e      	ldr	r3, [pc, #56]	@ (8001c04 <MX_SPI1_Init+0x64>)
 8001bcc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001bd0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001bd2:	4b0c      	ldr	r3, [pc, #48]	@ (8001c04 <MX_SPI1_Init+0x64>)
 8001bd4:	2210      	movs	r2, #16
 8001bd6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001bd8:	4b0a      	ldr	r3, [pc, #40]	@ (8001c04 <MX_SPI1_Init+0x64>)
 8001bda:	2200      	movs	r2, #0
 8001bdc:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001bde:	4b09      	ldr	r3, [pc, #36]	@ (8001c04 <MX_SPI1_Init+0x64>)
 8001be0:	2200      	movs	r2, #0
 8001be2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001be4:	4b07      	ldr	r3, [pc, #28]	@ (8001c04 <MX_SPI1_Init+0x64>)
 8001be6:	2200      	movs	r2, #0
 8001be8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001bea:	4b06      	ldr	r3, [pc, #24]	@ (8001c04 <MX_SPI1_Init+0x64>)
 8001bec:	220a      	movs	r2, #10
 8001bee:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001bf0:	4804      	ldr	r0, [pc, #16]	@ (8001c04 <MX_SPI1_Init+0x64>)
 8001bf2:	f002 fded 	bl	80047d0 <HAL_SPI_Init>
 8001bf6:	4603      	mov	r3, r0
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d001      	beq.n	8001c00 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001bfc:	f000 f8b6 	bl	8001d6c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001c00:	bf00      	nop
 8001c02:	bd80      	pop	{r7, pc}
 8001c04:	200002d8 	.word	0x200002d8
 8001c08:	40013000 	.word	0x40013000

08001c0c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001c10:	4b11      	ldr	r3, [pc, #68]	@ (8001c58 <MX_USART1_UART_Init+0x4c>)
 8001c12:	4a12      	ldr	r2, [pc, #72]	@ (8001c5c <MX_USART1_UART_Init+0x50>)
 8001c14:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001c16:	4b10      	ldr	r3, [pc, #64]	@ (8001c58 <MX_USART1_UART_Init+0x4c>)
 8001c18:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001c1c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001c1e:	4b0e      	ldr	r3, [pc, #56]	@ (8001c58 <MX_USART1_UART_Init+0x4c>)
 8001c20:	2200      	movs	r2, #0
 8001c22:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001c24:	4b0c      	ldr	r3, [pc, #48]	@ (8001c58 <MX_USART1_UART_Init+0x4c>)
 8001c26:	2200      	movs	r2, #0
 8001c28:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001c2a:	4b0b      	ldr	r3, [pc, #44]	@ (8001c58 <MX_USART1_UART_Init+0x4c>)
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001c30:	4b09      	ldr	r3, [pc, #36]	@ (8001c58 <MX_USART1_UART_Init+0x4c>)
 8001c32:	220c      	movs	r2, #12
 8001c34:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c36:	4b08      	ldr	r3, [pc, #32]	@ (8001c58 <MX_USART1_UART_Init+0x4c>)
 8001c38:	2200      	movs	r2, #0
 8001c3a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c3c:	4b06      	ldr	r3, [pc, #24]	@ (8001c58 <MX_USART1_UART_Init+0x4c>)
 8001c3e:	2200      	movs	r2, #0
 8001c40:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001c42:	4805      	ldr	r0, [pc, #20]	@ (8001c58 <MX_USART1_UART_Init+0x4c>)
 8001c44:	f003 fb67 	bl	8005316 <HAL_UART_Init>
 8001c48:	4603      	mov	r3, r0
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d001      	beq.n	8001c52 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001c4e:	f000 f88d 	bl	8001d6c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001c52:	bf00      	nop
 8001c54:	bd80      	pop	{r7, pc}
 8001c56:	bf00      	nop
 8001c58:	20000330 	.word	0x20000330
 8001c5c:	40013800 	.word	0x40013800

08001c60 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001c60:	b580      	push	{r7, lr}
 8001c62:	b088      	sub	sp, #32
 8001c64:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c66:	f107 0310 	add.w	r3, r7, #16
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	601a      	str	r2, [r3, #0]
 8001c6e:	605a      	str	r2, [r3, #4]
 8001c70:	609a      	str	r2, [r3, #8]
 8001c72:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c74:	4b39      	ldr	r3, [pc, #228]	@ (8001d5c <MX_GPIO_Init+0xfc>)
 8001c76:	699b      	ldr	r3, [r3, #24]
 8001c78:	4a38      	ldr	r2, [pc, #224]	@ (8001d5c <MX_GPIO_Init+0xfc>)
 8001c7a:	f043 0310 	orr.w	r3, r3, #16
 8001c7e:	6193      	str	r3, [r2, #24]
 8001c80:	4b36      	ldr	r3, [pc, #216]	@ (8001d5c <MX_GPIO_Init+0xfc>)
 8001c82:	699b      	ldr	r3, [r3, #24]
 8001c84:	f003 0310 	and.w	r3, r3, #16
 8001c88:	60fb      	str	r3, [r7, #12]
 8001c8a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001c8c:	4b33      	ldr	r3, [pc, #204]	@ (8001d5c <MX_GPIO_Init+0xfc>)
 8001c8e:	699b      	ldr	r3, [r3, #24]
 8001c90:	4a32      	ldr	r2, [pc, #200]	@ (8001d5c <MX_GPIO_Init+0xfc>)
 8001c92:	f043 0320 	orr.w	r3, r3, #32
 8001c96:	6193      	str	r3, [r2, #24]
 8001c98:	4b30      	ldr	r3, [pc, #192]	@ (8001d5c <MX_GPIO_Init+0xfc>)
 8001c9a:	699b      	ldr	r3, [r3, #24]
 8001c9c:	f003 0320 	and.w	r3, r3, #32
 8001ca0:	60bb      	str	r3, [r7, #8]
 8001ca2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ca4:	4b2d      	ldr	r3, [pc, #180]	@ (8001d5c <MX_GPIO_Init+0xfc>)
 8001ca6:	699b      	ldr	r3, [r3, #24]
 8001ca8:	4a2c      	ldr	r2, [pc, #176]	@ (8001d5c <MX_GPIO_Init+0xfc>)
 8001caa:	f043 0304 	orr.w	r3, r3, #4
 8001cae:	6193      	str	r3, [r2, #24]
 8001cb0:	4b2a      	ldr	r3, [pc, #168]	@ (8001d5c <MX_GPIO_Init+0xfc>)
 8001cb2:	699b      	ldr	r3, [r3, #24]
 8001cb4:	f003 0304 	and.w	r3, r3, #4
 8001cb8:	607b      	str	r3, [r7, #4]
 8001cba:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cbc:	4b27      	ldr	r3, [pc, #156]	@ (8001d5c <MX_GPIO_Init+0xfc>)
 8001cbe:	699b      	ldr	r3, [r3, #24]
 8001cc0:	4a26      	ldr	r2, [pc, #152]	@ (8001d5c <MX_GPIO_Init+0xfc>)
 8001cc2:	f043 0308 	orr.w	r3, r3, #8
 8001cc6:	6193      	str	r3, [r2, #24]
 8001cc8:	4b24      	ldr	r3, [pc, #144]	@ (8001d5c <MX_GPIO_Init+0xfc>)
 8001cca:	699b      	ldr	r3, [r3, #24]
 8001ccc:	f003 0308 	and.w	r3, r3, #8
 8001cd0:	603b      	str	r3, [r7, #0]
 8001cd2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8001cd4:	2201      	movs	r2, #1
 8001cd6:	2110      	movs	r1, #16
 8001cd8:	4821      	ldr	r0, [pc, #132]	@ (8001d60 <MX_GPIO_Init+0x100>)
 8001cda:	f001 f8ea 	bl	8002eb2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RESET_NOT_WIRED_GPIO_Port, RESET_NOT_WIRED_Pin, GPIO_PIN_SET);
 8001cde:	2201      	movs	r2, #1
 8001ce0:	2102      	movs	r1, #2
 8001ce2:	4820      	ldr	r0, [pc, #128]	@ (8001d64 <MX_GPIO_Init+0x104>)
 8001ce4:	f001 f8e5 	bl	8002eb2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001ce8:	2310      	movs	r3, #16
 8001cea:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001cec:	2301      	movs	r3, #1
 8001cee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cf4:	2302      	movs	r3, #2
 8001cf6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cf8:	f107 0310 	add.w	r3, r7, #16
 8001cfc:	4619      	mov	r1, r3
 8001cfe:	4818      	ldr	r0, [pc, #96]	@ (8001d60 <MX_GPIO_Init+0x100>)
 8001d00:	f000 ff3c 	bl	8002b7c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001d04:	2301      	movs	r3, #1
 8001d06:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001d08:	4b17      	ldr	r3, [pc, #92]	@ (8001d68 <MX_GPIO_Init+0x108>)
 8001d0a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d10:	f107 0310 	add.w	r3, r7, #16
 8001d14:	4619      	mov	r1, r3
 8001d16:	4813      	ldr	r0, [pc, #76]	@ (8001d64 <MX_GPIO_Init+0x104>)
 8001d18:	f000 ff30 	bl	8002b7c <HAL_GPIO_Init>

  /*Configure GPIO pin : RESET_NOT_WIRED_Pin */
  GPIO_InitStruct.Pin = RESET_NOT_WIRED_Pin;
 8001d1c:	2302      	movs	r3, #2
 8001d1e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d20:	2301      	movs	r3, #1
 8001d22:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d24:	2300      	movs	r3, #0
 8001d26:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d28:	2302      	movs	r3, #2
 8001d2a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(RESET_NOT_WIRED_GPIO_Port, &GPIO_InitStruct);
 8001d2c:	f107 0310 	add.w	r3, r7, #16
 8001d30:	4619      	mov	r1, r3
 8001d32:	480c      	ldr	r0, [pc, #48]	@ (8001d64 <MX_GPIO_Init+0x104>)
 8001d34:	f000 ff22 	bl	8002b7c <HAL_GPIO_Init>

  /*Configure GPIO pin : horn_Pin */
  GPIO_InitStruct.Pin = horn_Pin;
 8001d38:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001d3c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d3e:	2300      	movs	r3, #0
 8001d40:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d42:	2300      	movs	r3, #0
 8001d44:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(horn_GPIO_Port, &GPIO_InitStruct);
 8001d46:	f107 0310 	add.w	r3, r7, #16
 8001d4a:	4619      	mov	r1, r3
 8001d4c:	4805      	ldr	r0, [pc, #20]	@ (8001d64 <MX_GPIO_Init+0x104>)
 8001d4e:	f000 ff15 	bl	8002b7c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001d52:	bf00      	nop
 8001d54:	3720      	adds	r7, #32
 8001d56:	46bd      	mov	sp, r7
 8001d58:	bd80      	pop	{r7, pc}
 8001d5a:	bf00      	nop
 8001d5c:	40021000 	.word	0x40021000
 8001d60:	40010800 	.word	0x40010800
 8001d64:	40010c00 	.word	0x40010c00
 8001d68:	10110000 	.word	0x10110000

08001d6c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001d6c:	b480      	push	{r7}
 8001d6e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001d70:	b672      	cpsid	i
}
 8001d72:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001d74:	bf00      	nop
 8001d76:	e7fd      	b.n	8001d74 <Error_Handler+0x8>

08001d78 <MPU6050_Init>:
    .Q_bias = 0.003f,
    .R_measure = 0.03f,
};

uint8_t MPU6050_Init(I2C_HandleTypeDef *I2Cx)
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	b088      	sub	sp, #32
 8001d7c:	af04      	add	r7, sp, #16
 8001d7e:	6078      	str	r0, [r7, #4]
    uint8_t check;
    uint8_t Data;

    // check device ID WHO_AM_I

    HAL_I2C_Mem_Read(I2Cx, MPU6050_ADDR, WHO_AM_I_REG, 1, &check, 1, i2c_timeout);
 8001d80:	2364      	movs	r3, #100	@ 0x64
 8001d82:	9302      	str	r3, [sp, #8]
 8001d84:	2301      	movs	r3, #1
 8001d86:	9301      	str	r3, [sp, #4]
 8001d88:	f107 030f 	add.w	r3, r7, #15
 8001d8c:	9300      	str	r3, [sp, #0]
 8001d8e:	2301      	movs	r3, #1
 8001d90:	2275      	movs	r2, #117	@ 0x75
 8001d92:	21d0      	movs	r1, #208	@ 0xd0
 8001d94:	6878      	ldr	r0, [r7, #4]
 8001d96:	f001 fae3 	bl	8003360 <HAL_I2C_Mem_Read>

    if (check == 104) // 0x68 will be returned by the sensor if everything goes well
 8001d9a:	7bfb      	ldrb	r3, [r7, #15]
 8001d9c:	2b68      	cmp	r3, #104	@ 0x68
 8001d9e:	d13d      	bne.n	8001e1c <MPU6050_Init+0xa4>
    {
        // power management register 0X6B we should write all 0's to wake the sensor up
        Data = 0;
 8001da0:	2300      	movs	r3, #0
 8001da2:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, PWR_MGMT_1_REG, 1, &Data, 1, i2c_timeout);
 8001da4:	2364      	movs	r3, #100	@ 0x64
 8001da6:	9302      	str	r3, [sp, #8]
 8001da8:	2301      	movs	r3, #1
 8001daa:	9301      	str	r3, [sp, #4]
 8001dac:	f107 030e 	add.w	r3, r7, #14
 8001db0:	9300      	str	r3, [sp, #0]
 8001db2:	2301      	movs	r3, #1
 8001db4:	226b      	movs	r2, #107	@ 0x6b
 8001db6:	21d0      	movs	r1, #208	@ 0xd0
 8001db8:	6878      	ldr	r0, [r7, #4]
 8001dba:	f001 f9d7 	bl	800316c <HAL_I2C_Mem_Write>

        // Set DATA RATE of 1KHz by writing SMPLRT_DIV register
        Data = 0x07;
 8001dbe:	2307      	movs	r3, #7
 8001dc0:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, SMPLRT_DIV_REG, 1, &Data, 1, i2c_timeout);
 8001dc2:	2364      	movs	r3, #100	@ 0x64
 8001dc4:	9302      	str	r3, [sp, #8]
 8001dc6:	2301      	movs	r3, #1
 8001dc8:	9301      	str	r3, [sp, #4]
 8001dca:	f107 030e 	add.w	r3, r7, #14
 8001dce:	9300      	str	r3, [sp, #0]
 8001dd0:	2301      	movs	r3, #1
 8001dd2:	2219      	movs	r2, #25
 8001dd4:	21d0      	movs	r1, #208	@ 0xd0
 8001dd6:	6878      	ldr	r0, [r7, #4]
 8001dd8:	f001 f9c8 	bl	800316c <HAL_I2C_Mem_Write>

        // Set accelerometer configuration in ACCEL_CONFIG Register
        // XA_ST=0,YA_ST=0,ZA_ST=0, FS_SEL=0 ->  2g
        Data = 0x00;
 8001ddc:	2300      	movs	r3, #0
 8001dde:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, ACCEL_CONFIG_REG, 1, &Data, 1, i2c_timeout);
 8001de0:	2364      	movs	r3, #100	@ 0x64
 8001de2:	9302      	str	r3, [sp, #8]
 8001de4:	2301      	movs	r3, #1
 8001de6:	9301      	str	r3, [sp, #4]
 8001de8:	f107 030e 	add.w	r3, r7, #14
 8001dec:	9300      	str	r3, [sp, #0]
 8001dee:	2301      	movs	r3, #1
 8001df0:	221c      	movs	r2, #28
 8001df2:	21d0      	movs	r1, #208	@ 0xd0
 8001df4:	6878      	ldr	r0, [r7, #4]
 8001df6:	f001 f9b9 	bl	800316c <HAL_I2C_Mem_Write>

        // Set Gyroscopic configuration in GYRO_CONFIG Register
        // XG_ST=0,YG_ST=0,ZG_ST=0, FS_SEL=0 ->  250 /s
        Data = 0x00;
 8001dfa:	2300      	movs	r3, #0
 8001dfc:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, GYRO_CONFIG_REG, 1, &Data, 1, i2c_timeout);
 8001dfe:	2364      	movs	r3, #100	@ 0x64
 8001e00:	9302      	str	r3, [sp, #8]
 8001e02:	2301      	movs	r3, #1
 8001e04:	9301      	str	r3, [sp, #4]
 8001e06:	f107 030e 	add.w	r3, r7, #14
 8001e0a:	9300      	str	r3, [sp, #0]
 8001e0c:	2301      	movs	r3, #1
 8001e0e:	221b      	movs	r2, #27
 8001e10:	21d0      	movs	r1, #208	@ 0xd0
 8001e12:	6878      	ldr	r0, [r7, #4]
 8001e14:	f001 f9aa 	bl	800316c <HAL_I2C_Mem_Write>
        return 0;
 8001e18:	2300      	movs	r3, #0
 8001e1a:	e000      	b.n	8001e1e <MPU6050_Init+0xa6>
    }
    return 1;
 8001e1c:	2301      	movs	r3, #1
}
 8001e1e:	4618      	mov	r0, r3
 8001e20:	3710      	adds	r7, #16
 8001e22:	46bd      	mov	sp, r7
 8001e24:	bd80      	pop	{r7, pc}
	...

08001e28 <MPU6050_Read_All>:
    temp = (int16_t)(Rec_Data[0] << 8 | Rec_Data[1]);
    DataStruct->Temperature = (float)((int16_t)temp / (float)340.0 + (float)36.53);
}

void MPU6050_Read_All(I2C_HandleTypeDef *I2Cx, MPU6050_t *DataStruct)
{
 8001e28:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001e2c:	b094      	sub	sp, #80	@ 0x50
 8001e2e:	af04      	add	r7, sp, #16
 8001e30:	6078      	str	r0, [r7, #4]
 8001e32:	6039      	str	r1, [r7, #0]
    uint8_t Rec_Data[14];
    int16_t temp;

    // Read 14 BYTES of data starting from ACCEL_XOUT_H register

    HAL_I2C_Mem_Read(I2Cx, MPU6050_ADDR, ACCEL_XOUT_H_REG, 1, Rec_Data, 14, i2c_timeout);
 8001e34:	2364      	movs	r3, #100	@ 0x64
 8001e36:	9302      	str	r3, [sp, #8]
 8001e38:	230e      	movs	r3, #14
 8001e3a:	9301      	str	r3, [sp, #4]
 8001e3c:	f107 0308 	add.w	r3, r7, #8
 8001e40:	9300      	str	r3, [sp, #0]
 8001e42:	2301      	movs	r3, #1
 8001e44:	223b      	movs	r2, #59	@ 0x3b
 8001e46:	21d0      	movs	r1, #208	@ 0xd0
 8001e48:	6878      	ldr	r0, [r7, #4]
 8001e4a:	f001 fa89 	bl	8003360 <HAL_I2C_Mem_Read>

    DataStruct->Accel_X_RAW = (int16_t)(Rec_Data[0] << 8 | Rec_Data[1]);
 8001e4e:	7a3b      	ldrb	r3, [r7, #8]
 8001e50:	b21b      	sxth	r3, r3
 8001e52:	021b      	lsls	r3, r3, #8
 8001e54:	b21a      	sxth	r2, r3
 8001e56:	7a7b      	ldrb	r3, [r7, #9]
 8001e58:	b21b      	sxth	r3, r3
 8001e5a:	4313      	orrs	r3, r2
 8001e5c:	b21a      	sxth	r2, r3
 8001e5e:	683b      	ldr	r3, [r7, #0]
 8001e60:	801a      	strh	r2, [r3, #0]
    DataStruct->Accel_Y_RAW = (int16_t)(Rec_Data[2] << 8 | Rec_Data[3]);
 8001e62:	7abb      	ldrb	r3, [r7, #10]
 8001e64:	b21b      	sxth	r3, r3
 8001e66:	021b      	lsls	r3, r3, #8
 8001e68:	b21a      	sxth	r2, r3
 8001e6a:	7afb      	ldrb	r3, [r7, #11]
 8001e6c:	b21b      	sxth	r3, r3
 8001e6e:	4313      	orrs	r3, r2
 8001e70:	b21a      	sxth	r2, r3
 8001e72:	683b      	ldr	r3, [r7, #0]
 8001e74:	805a      	strh	r2, [r3, #2]
    DataStruct->Accel_Z_RAW = (int16_t)(Rec_Data[4] << 8 | Rec_Data[5]);
 8001e76:	7b3b      	ldrb	r3, [r7, #12]
 8001e78:	b21b      	sxth	r3, r3
 8001e7a:	021b      	lsls	r3, r3, #8
 8001e7c:	b21a      	sxth	r2, r3
 8001e7e:	7b7b      	ldrb	r3, [r7, #13]
 8001e80:	b21b      	sxth	r3, r3
 8001e82:	4313      	orrs	r3, r2
 8001e84:	b21a      	sxth	r2, r3
 8001e86:	683b      	ldr	r3, [r7, #0]
 8001e88:	809a      	strh	r2, [r3, #4]
    temp = (int16_t)(Rec_Data[6] << 8 | Rec_Data[7]);
 8001e8a:	7bbb      	ldrb	r3, [r7, #14]
 8001e8c:	b21b      	sxth	r3, r3
 8001e8e:	021b      	lsls	r3, r3, #8
 8001e90:	b21a      	sxth	r2, r3
 8001e92:	7bfb      	ldrb	r3, [r7, #15]
 8001e94:	b21b      	sxth	r3, r3
 8001e96:	4313      	orrs	r3, r2
 8001e98:	86fb      	strh	r3, [r7, #54]	@ 0x36
    DataStruct->Gyro_X_RAW = (int16_t)(Rec_Data[8] << 8 | Rec_Data[9]);
 8001e9a:	7c3b      	ldrb	r3, [r7, #16]
 8001e9c:	b21b      	sxth	r3, r3
 8001e9e:	021b      	lsls	r3, r3, #8
 8001ea0:	b21a      	sxth	r2, r3
 8001ea2:	7c7b      	ldrb	r3, [r7, #17]
 8001ea4:	b21b      	sxth	r3, r3
 8001ea6:	4313      	orrs	r3, r2
 8001ea8:	b21a      	sxth	r2, r3
 8001eaa:	683b      	ldr	r3, [r7, #0]
 8001eac:	841a      	strh	r2, [r3, #32]
    DataStruct->Gyro_Y_RAW = (int16_t)(Rec_Data[10] << 8 | Rec_Data[11]);
 8001eae:	7cbb      	ldrb	r3, [r7, #18]
 8001eb0:	b21b      	sxth	r3, r3
 8001eb2:	021b      	lsls	r3, r3, #8
 8001eb4:	b21a      	sxth	r2, r3
 8001eb6:	7cfb      	ldrb	r3, [r7, #19]
 8001eb8:	b21b      	sxth	r3, r3
 8001eba:	4313      	orrs	r3, r2
 8001ebc:	b21a      	sxth	r2, r3
 8001ebe:	683b      	ldr	r3, [r7, #0]
 8001ec0:	845a      	strh	r2, [r3, #34]	@ 0x22
    DataStruct->Gyro_Z_RAW = (int16_t)(Rec_Data[12] << 8 | Rec_Data[13]);
 8001ec2:	7d3b      	ldrb	r3, [r7, #20]
 8001ec4:	b21b      	sxth	r3, r3
 8001ec6:	021b      	lsls	r3, r3, #8
 8001ec8:	b21a      	sxth	r2, r3
 8001eca:	7d7b      	ldrb	r3, [r7, #21]
 8001ecc:	b21b      	sxth	r3, r3
 8001ece:	4313      	orrs	r3, r2
 8001ed0:	b21a      	sxth	r2, r3
 8001ed2:	683b      	ldr	r3, [r7, #0]
 8001ed4:	849a      	strh	r2, [r3, #36]	@ 0x24

    DataStruct->Ax = DataStruct->Accel_X_RAW / 16384.0;
 8001ed6:	683b      	ldr	r3, [r7, #0]
 8001ed8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001edc:	4618      	mov	r0, r3
 8001ede:	f7fe fa91 	bl	8000404 <__aeabi_i2d>
 8001ee2:	f04f 0200 	mov.w	r2, #0
 8001ee6:	4b96      	ldr	r3, [pc, #600]	@ (8002140 <MPU6050_Read_All+0x318>)
 8001ee8:	f7fe fc20 	bl	800072c <__aeabi_ddiv>
 8001eec:	4602      	mov	r2, r0
 8001eee:	460b      	mov	r3, r1
 8001ef0:	6839      	ldr	r1, [r7, #0]
 8001ef2:	e9c1 2302 	strd	r2, r3, [r1, #8]
    DataStruct->Ay = DataStruct->Accel_Y_RAW / 16384.0;
 8001ef6:	683b      	ldr	r3, [r7, #0]
 8001ef8:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001efc:	4618      	mov	r0, r3
 8001efe:	f7fe fa81 	bl	8000404 <__aeabi_i2d>
 8001f02:	f04f 0200 	mov.w	r2, #0
 8001f06:	4b8e      	ldr	r3, [pc, #568]	@ (8002140 <MPU6050_Read_All+0x318>)
 8001f08:	f7fe fc10 	bl	800072c <__aeabi_ddiv>
 8001f0c:	4602      	mov	r2, r0
 8001f0e:	460b      	mov	r3, r1
 8001f10:	6839      	ldr	r1, [r7, #0]
 8001f12:	e9c1 2304 	strd	r2, r3, [r1, #16]
    DataStruct->Az = DataStruct->Accel_Z_RAW / Accel_Z_corrector;
 8001f16:	683b      	ldr	r3, [r7, #0]
 8001f18:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001f1c:	4618      	mov	r0, r3
 8001f1e:	f7fe fa71 	bl	8000404 <__aeabi_i2d>
 8001f22:	a381      	add	r3, pc, #516	@ (adr r3, 8002128 <MPU6050_Read_All+0x300>)
 8001f24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f28:	f7fe fc00 	bl	800072c <__aeabi_ddiv>
 8001f2c:	4602      	mov	r2, r0
 8001f2e:	460b      	mov	r3, r1
 8001f30:	6839      	ldr	r1, [r7, #0]
 8001f32:	e9c1 2306 	strd	r2, r3, [r1, #24]
    DataStruct->Temperature = (float)((int16_t)temp / (float)340.0 + (float)36.53);
 8001f36:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	f7fe fece 	bl	8000cdc <__aeabi_i2f>
 8001f40:	4603      	mov	r3, r0
 8001f42:	4980      	ldr	r1, [pc, #512]	@ (8002144 <MPU6050_Read_All+0x31c>)
 8001f44:	4618      	mov	r0, r3
 8001f46:	f7fe ffd1 	bl	8000eec <__aeabi_fdiv>
 8001f4a:	4603      	mov	r3, r0
 8001f4c:	497e      	ldr	r1, [pc, #504]	@ (8002148 <MPU6050_Read_All+0x320>)
 8001f4e:	4618      	mov	r0, r3
 8001f50:	f7fe fe10 	bl	8000b74 <__addsf3>
 8001f54:	4603      	mov	r3, r0
 8001f56:	461a      	mov	r2, r3
 8001f58:	683b      	ldr	r3, [r7, #0]
 8001f5a:	641a      	str	r2, [r3, #64]	@ 0x40
    DataStruct->Gx = DataStruct->Gyro_X_RAW / 131.0;
 8001f5c:	683b      	ldr	r3, [r7, #0]
 8001f5e:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8001f62:	4618      	mov	r0, r3
 8001f64:	f7fe fa4e 	bl	8000404 <__aeabi_i2d>
 8001f68:	a371      	add	r3, pc, #452	@ (adr r3, 8002130 <MPU6050_Read_All+0x308>)
 8001f6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f6e:	f7fe fbdd 	bl	800072c <__aeabi_ddiv>
 8001f72:	4602      	mov	r2, r0
 8001f74:	460b      	mov	r3, r1
 8001f76:	6839      	ldr	r1, [r7, #0]
 8001f78:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
    DataStruct->Gy = DataStruct->Gyro_Y_RAW / 131.0;
 8001f7c:	683b      	ldr	r3, [r7, #0]
 8001f7e:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	@ 0x22
 8001f82:	4618      	mov	r0, r3
 8001f84:	f7fe fa3e 	bl	8000404 <__aeabi_i2d>
 8001f88:	a369      	add	r3, pc, #420	@ (adr r3, 8002130 <MPU6050_Read_All+0x308>)
 8001f8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f8e:	f7fe fbcd 	bl	800072c <__aeabi_ddiv>
 8001f92:	4602      	mov	r2, r0
 8001f94:	460b      	mov	r3, r1
 8001f96:	6839      	ldr	r1, [r7, #0]
 8001f98:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
    DataStruct->Gz = DataStruct->Gyro_Z_RAW / 131.0;
 8001f9c:	683b      	ldr	r3, [r7, #0]
 8001f9e:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	@ 0x24
 8001fa2:	4618      	mov	r0, r3
 8001fa4:	f7fe fa2e 	bl	8000404 <__aeabi_i2d>
 8001fa8:	a361      	add	r3, pc, #388	@ (adr r3, 8002130 <MPU6050_Read_All+0x308>)
 8001faa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fae:	f7fe fbbd 	bl	800072c <__aeabi_ddiv>
 8001fb2:	4602      	mov	r2, r0
 8001fb4:	460b      	mov	r3, r1
 8001fb6:	6839      	ldr	r1, [r7, #0]
 8001fb8:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38

    // Kalman angle solve
    double dt = (double)(HAL_GetTick() - timer) / 1000;
 8001fbc:	f000 fccc 	bl	8002958 <HAL_GetTick>
 8001fc0:	4602      	mov	r2, r0
 8001fc2:	4b62      	ldr	r3, [pc, #392]	@ (800214c <MPU6050_Read_All+0x324>)
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	1ad3      	subs	r3, r2, r3
 8001fc8:	4618      	mov	r0, r3
 8001fca:	f7fe fa0b 	bl	80003e4 <__aeabi_ui2d>
 8001fce:	f04f 0200 	mov.w	r2, #0
 8001fd2:	4b5f      	ldr	r3, [pc, #380]	@ (8002150 <MPU6050_Read_All+0x328>)
 8001fd4:	f7fe fbaa 	bl	800072c <__aeabi_ddiv>
 8001fd8:	4602      	mov	r2, r0
 8001fda:	460b      	mov	r3, r1
 8001fdc:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    timer = HAL_GetTick();
 8001fe0:	f000 fcba 	bl	8002958 <HAL_GetTick>
 8001fe4:	4603      	mov	r3, r0
 8001fe6:	4a59      	ldr	r2, [pc, #356]	@ (800214c <MPU6050_Read_All+0x324>)
 8001fe8:	6013      	str	r3, [r2, #0]
    double roll;
    double roll_sqrt = sqrt(
        DataStruct->Accel_X_RAW * DataStruct->Accel_X_RAW + DataStruct->Accel_Z_RAW * DataStruct->Accel_Z_RAW);
 8001fea:	683b      	ldr	r3, [r7, #0]
 8001fec:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001ff0:	461a      	mov	r2, r3
 8001ff2:	683b      	ldr	r3, [r7, #0]
 8001ff4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001ff8:	fb03 f202 	mul.w	r2, r3, r2
 8001ffc:	683b      	ldr	r3, [r7, #0]
 8001ffe:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002002:	4619      	mov	r1, r3
 8002004:	683b      	ldr	r3, [r7, #0]
 8002006:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800200a:	fb01 f303 	mul.w	r3, r1, r3
 800200e:	4413      	add	r3, r2
    double roll_sqrt = sqrt(
 8002010:	4618      	mov	r0, r3
 8002012:	f7fe f9f7 	bl	8000404 <__aeabi_i2d>
 8002016:	4602      	mov	r2, r0
 8002018:	460b      	mov	r3, r1
 800201a:	4610      	mov	r0, r2
 800201c:	4619      	mov	r1, r3
 800201e:	f007 ff6b 	bl	8009ef8 <sqrt>
 8002022:	e9c7 0108 	strd	r0, r1, [r7, #32]
    if (roll_sqrt != 0.0)
 8002026:	f04f 0200 	mov.w	r2, #0
 800202a:	f04f 0300 	mov.w	r3, #0
 800202e:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8002032:	f7fe fcb9 	bl	80009a8 <__aeabi_dcmpeq>
 8002036:	4603      	mov	r3, r0
 8002038:	2b00      	cmp	r3, #0
 800203a:	d119      	bne.n	8002070 <MPU6050_Read_All+0x248>
    {
        roll = atan(DataStruct->Accel_Y_RAW / roll_sqrt) * RAD_TO_DEG;
 800203c:	683b      	ldr	r3, [r7, #0]
 800203e:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002042:	4618      	mov	r0, r3
 8002044:	f7fe f9de 	bl	8000404 <__aeabi_i2d>
 8002048:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800204c:	f7fe fb6e 	bl	800072c <__aeabi_ddiv>
 8002050:	4602      	mov	r2, r0
 8002052:	460b      	mov	r3, r1
 8002054:	4610      	mov	r0, r2
 8002056:	4619      	mov	r1, r3
 8002058:	f007 ff72 	bl	8009f40 <atan>
 800205c:	a336      	add	r3, pc, #216	@ (adr r3, 8002138 <MPU6050_Read_All+0x310>)
 800205e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002062:	f7fe fa39 	bl	80004d8 <__aeabi_dmul>
 8002066:	4602      	mov	r2, r0
 8002068:	460b      	mov	r3, r1
 800206a:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
 800206e:	e005      	b.n	800207c <MPU6050_Read_All+0x254>
    }
    else
    {
        roll = 0.0;
 8002070:	f04f 0200 	mov.w	r2, #0
 8002074:	f04f 0300 	mov.w	r3, #0
 8002078:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    }
    double pitch = atan2(-DataStruct->Accel_X_RAW, DataStruct->Accel_Z_RAW) * RAD_TO_DEG;
 800207c:	683b      	ldr	r3, [r7, #0]
 800207e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002082:	425b      	negs	r3, r3
 8002084:	4618      	mov	r0, r3
 8002086:	f7fe f9bd 	bl	8000404 <__aeabi_i2d>
 800208a:	4682      	mov	sl, r0
 800208c:	468b      	mov	fp, r1
 800208e:	683b      	ldr	r3, [r7, #0]
 8002090:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002094:	4618      	mov	r0, r3
 8002096:	f7fe f9b5 	bl	8000404 <__aeabi_i2d>
 800209a:	4602      	mov	r2, r0
 800209c:	460b      	mov	r3, r1
 800209e:	4650      	mov	r0, sl
 80020a0:	4659      	mov	r1, fp
 80020a2:	f007 ff27 	bl	8009ef4 <atan2>
 80020a6:	a324      	add	r3, pc, #144	@ (adr r3, 8002138 <MPU6050_Read_All+0x310>)
 80020a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020ac:	f7fe fa14 	bl	80004d8 <__aeabi_dmul>
 80020b0:	4602      	mov	r2, r0
 80020b2:	460b      	mov	r3, r1
 80020b4:	e9c7 2306 	strd	r2, r3, [r7, #24]
    if ((pitch < -90 && DataStruct->KalmanAngleY > 90) || (pitch > 90 && DataStruct->KalmanAngleY < -90))
 80020b8:	f04f 0200 	mov.w	r2, #0
 80020bc:	4b25      	ldr	r3, [pc, #148]	@ (8002154 <MPU6050_Read_All+0x32c>)
 80020be:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80020c2:	f7fe fc7b 	bl	80009bc <__aeabi_dcmplt>
 80020c6:	4603      	mov	r3, r0
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d00a      	beq.n	80020e2 <MPU6050_Read_All+0x2ba>
 80020cc:	683b      	ldr	r3, [r7, #0]
 80020ce:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 80020d2:	f04f 0200 	mov.w	r2, #0
 80020d6:	4b20      	ldr	r3, [pc, #128]	@ (8002158 <MPU6050_Read_All+0x330>)
 80020d8:	f7fe fc8e 	bl	80009f8 <__aeabi_dcmpgt>
 80020dc:	4603      	mov	r3, r0
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d114      	bne.n	800210c <MPU6050_Read_All+0x2e4>
 80020e2:	f04f 0200 	mov.w	r2, #0
 80020e6:	4b1c      	ldr	r3, [pc, #112]	@ (8002158 <MPU6050_Read_All+0x330>)
 80020e8:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80020ec:	f7fe fc84 	bl	80009f8 <__aeabi_dcmpgt>
 80020f0:	4603      	mov	r3, r0
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d034      	beq.n	8002160 <MPU6050_Read_All+0x338>
 80020f6:	683b      	ldr	r3, [r7, #0]
 80020f8:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 80020fc:	f04f 0200 	mov.w	r2, #0
 8002100:	4b14      	ldr	r3, [pc, #80]	@ (8002154 <MPU6050_Read_All+0x32c>)
 8002102:	f7fe fc5b 	bl	80009bc <__aeabi_dcmplt>
 8002106:	4603      	mov	r3, r0
 8002108:	2b00      	cmp	r3, #0
 800210a:	d029      	beq.n	8002160 <MPU6050_Read_All+0x338>
    {
        KalmanY.angle = pitch;
 800210c:	4913      	ldr	r1, [pc, #76]	@ (800215c <MPU6050_Read_All+0x334>)
 800210e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002112:	e9c1 2306 	strd	r2, r3, [r1, #24]
        DataStruct->KalmanAngleY = pitch;
 8002116:	6839      	ldr	r1, [r7, #0]
 8002118:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800211c:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
 8002120:	e031      	b.n	8002186 <MPU6050_Read_All+0x35e>
 8002122:	bf00      	nop
 8002124:	f3af 8000 	nop.w
 8002128:	00000000 	.word	0x00000000
 800212c:	40cc2900 	.word	0x40cc2900
 8002130:	00000000 	.word	0x00000000
 8002134:	40606000 	.word	0x40606000
 8002138:	1a63c1f8 	.word	0x1a63c1f8
 800213c:	404ca5dc 	.word	0x404ca5dc
 8002140:	40d00000 	.word	0x40d00000
 8002144:	43aa0000 	.word	0x43aa0000
 8002148:	42121eb8 	.word	0x42121eb8
 800214c:	20000400 	.word	0x20000400
 8002150:	408f4000 	.word	0x408f4000
 8002154:	c0568000 	.word	0xc0568000
 8002158:	40568000 	.word	0x40568000
 800215c:	20000048 	.word	0x20000048
    }
    else
    {
        DataStruct->KalmanAngleY = Kalman_getAngle(&KalmanY, pitch, DataStruct->Gy, dt);
 8002160:	683b      	ldr	r3, [r7, #0]
 8002162:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 8002166:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800216a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800216e:	e9cd 2300 	strd	r2, r3, [sp]
 8002172:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002176:	481c      	ldr	r0, [pc, #112]	@ (80021e8 <MPU6050_Read_All+0x3c0>)
 8002178:	f000 f83c 	bl	80021f4 <Kalman_getAngle>
 800217c:	4602      	mov	r2, r0
 800217e:	460b      	mov	r3, r1
 8002180:	6839      	ldr	r1, [r7, #0]
 8002182:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
    }
    if (fabs(DataStruct->KalmanAngleY) > 90)
 8002186:	683b      	ldr	r3, [r7, #0]
 8002188:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	@ 0x50
 800218c:	4690      	mov	r8, r2
 800218e:	f023 4900 	bic.w	r9, r3, #2147483648	@ 0x80000000
 8002192:	f04f 0200 	mov.w	r2, #0
 8002196:	4b15      	ldr	r3, [pc, #84]	@ (80021ec <MPU6050_Read_All+0x3c4>)
 8002198:	4640      	mov	r0, r8
 800219a:	4649      	mov	r1, r9
 800219c:	f7fe fc2c 	bl	80009f8 <__aeabi_dcmpgt>
 80021a0:	4603      	mov	r3, r0
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d008      	beq.n	80021b8 <MPU6050_Read_All+0x390>
        DataStruct->Gx = -DataStruct->Gx;
 80021a6:	683b      	ldr	r3, [r7, #0]
 80021a8:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 80021ac:	4614      	mov	r4, r2
 80021ae:	f083 4500 	eor.w	r5, r3, #2147483648	@ 0x80000000
 80021b2:	683b      	ldr	r3, [r7, #0]
 80021b4:	e9c3 450a 	strd	r4, r5, [r3, #40]	@ 0x28
    DataStruct->KalmanAngleX = Kalman_getAngle(&KalmanX, roll, DataStruct->Gx, dt);
 80021b8:	683b      	ldr	r3, [r7, #0]
 80021ba:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 80021be:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80021c2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80021c6:	e9cd 2300 	strd	r2, r3, [sp]
 80021ca:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80021ce:	4808      	ldr	r0, [pc, #32]	@ (80021f0 <MPU6050_Read_All+0x3c8>)
 80021d0:	f000 f810 	bl	80021f4 <Kalman_getAngle>
 80021d4:	4602      	mov	r2, r0
 80021d6:	460b      	mov	r3, r1
 80021d8:	6839      	ldr	r1, [r7, #0]
 80021da:	e9c1 2312 	strd	r2, r3, [r1, #72]	@ 0x48
}
 80021de:	bf00      	nop
 80021e0:	3740      	adds	r7, #64	@ 0x40
 80021e2:	46bd      	mov	sp, r7
 80021e4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80021e8:	20000048 	.word	0x20000048
 80021ec:	40568000 	.word	0x40568000
 80021f0:	20000000 	.word	0x20000000

080021f4 <Kalman_getAngle>:

double Kalman_getAngle(Kalman_t *Kalman, double newAngle, double newRate, double dt)
{
 80021f4:	b5b0      	push	{r4, r5, r7, lr}
 80021f6:	b092      	sub	sp, #72	@ 0x48
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	60f8      	str	r0, [r7, #12]
 80021fc:	e9c7 2300 	strd	r2, r3, [r7]
    double rate = newRate - Kalman->bias;
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8002206:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	@ 0x58
 800220a:	f7fd ffad 	bl	8000168 <__aeabi_dsub>
 800220e:	4602      	mov	r2, r0
 8002210:	460b      	mov	r3, r1
 8002212:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
    Kalman->angle += dt * rate;
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 800221c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8002220:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	@ 0x60
 8002224:	f7fe f958 	bl	80004d8 <__aeabi_dmul>
 8002228:	4602      	mov	r2, r0
 800222a:	460b      	mov	r3, r1
 800222c:	4620      	mov	r0, r4
 800222e:	4629      	mov	r1, r5
 8002230:	f7fd ff9c 	bl	800016c <__adddf3>
 8002234:	4602      	mov	r2, r0
 8002236:	460b      	mov	r3, r1
 8002238:	68f9      	ldr	r1, [r7, #12]
 800223a:	e9c1 2306 	strd	r2, r3, [r1, #24]

    Kalman->P[0][0] += dt * (dt * Kalman->P[1][1] - Kalman->P[0][1] - Kalman->P[1][0] + Kalman->Q_angle);
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	@ 0x28
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
 800224a:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 800224e:	f7fe f943 	bl	80004d8 <__aeabi_dmul>
 8002252:	4602      	mov	r2, r0
 8002254:	460b      	mov	r3, r1
 8002256:	4610      	mov	r0, r2
 8002258:	4619      	mov	r1, r3
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 8002260:	f7fd ff82 	bl	8000168 <__aeabi_dsub>
 8002264:	4602      	mov	r2, r0
 8002266:	460b      	mov	r3, r1
 8002268:	4610      	mov	r0, r2
 800226a:	4619      	mov	r1, r3
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8002272:	f7fd ff79 	bl	8000168 <__aeabi_dsub>
 8002276:	4602      	mov	r2, r0
 8002278:	460b      	mov	r3, r1
 800227a:	4610      	mov	r0, r2
 800227c:	4619      	mov	r1, r3
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002284:	f7fd ff72 	bl	800016c <__adddf3>
 8002288:	4602      	mov	r2, r0
 800228a:	460b      	mov	r3, r1
 800228c:	4610      	mov	r0, r2
 800228e:	4619      	mov	r1, r3
 8002290:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 8002294:	f7fe f920 	bl	80004d8 <__aeabi_dmul>
 8002298:	4602      	mov	r2, r0
 800229a:	460b      	mov	r3, r1
 800229c:	4620      	mov	r0, r4
 800229e:	4629      	mov	r1, r5
 80022a0:	f7fd ff64 	bl	800016c <__adddf3>
 80022a4:	4602      	mov	r2, r0
 80022a6:	460b      	mov	r3, r1
 80022a8:	68f9      	ldr	r1, [r7, #12]
 80022aa:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
    Kalman->P[0][1] -= dt * Kalman->P[1][1];
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	@ 0x30
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
 80022ba:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 80022be:	f7fe f90b 	bl	80004d8 <__aeabi_dmul>
 80022c2:	4602      	mov	r2, r0
 80022c4:	460b      	mov	r3, r1
 80022c6:	4620      	mov	r0, r4
 80022c8:	4629      	mov	r1, r5
 80022ca:	f7fd ff4d 	bl	8000168 <__aeabi_dsub>
 80022ce:	4602      	mov	r2, r0
 80022d0:	460b      	mov	r3, r1
 80022d2:	68f9      	ldr	r1, [r7, #12]
 80022d4:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
    Kalman->P[1][0] -= dt * Kalman->P[1][1];
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	@ 0x38
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
 80022e4:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 80022e8:	f7fe f8f6 	bl	80004d8 <__aeabi_dmul>
 80022ec:	4602      	mov	r2, r0
 80022ee:	460b      	mov	r3, r1
 80022f0:	4620      	mov	r0, r4
 80022f2:	4629      	mov	r1, r5
 80022f4:	f7fd ff38 	bl	8000168 <__aeabi_dsub>
 80022f8:	4602      	mov	r2, r0
 80022fa:	460b      	mov	r3, r1
 80022fc:	68f9      	ldr	r1, [r7, #12]
 80022fe:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
    Kalman->P[1][1] += Kalman->Q_bias * dt;
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	e9d3 4510 	ldrd	r4, r5, [r3, #64]	@ 0x40
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 800230e:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 8002312:	f7fe f8e1 	bl	80004d8 <__aeabi_dmul>
 8002316:	4602      	mov	r2, r0
 8002318:	460b      	mov	r3, r1
 800231a:	4620      	mov	r0, r4
 800231c:	4629      	mov	r1, r5
 800231e:	f7fd ff25 	bl	800016c <__adddf3>
 8002322:	4602      	mov	r2, r0
 8002324:	460b      	mov	r3, r1
 8002326:	68f9      	ldr	r1, [r7, #12]
 8002328:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40

    double S = Kalman->P[0][0] + Kalman->R_measure;
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	@ 0x28
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8002338:	f7fd ff18 	bl	800016c <__adddf3>
 800233c:	4602      	mov	r2, r0
 800233e:	460b      	mov	r3, r1
 8002340:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    double K[2];
    K[0] = Kalman->P[0][0] / S;
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	@ 0x28
 800234a:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800234e:	f7fe f9ed 	bl	800072c <__aeabi_ddiv>
 8002352:	4602      	mov	r2, r0
 8002354:	460b      	mov	r3, r1
 8002356:	e9c7 2304 	strd	r2, r3, [r7, #16]
    K[1] = Kalman->P[1][0] / S;
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 8002360:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8002364:	f7fe f9e2 	bl	800072c <__aeabi_ddiv>
 8002368:	4602      	mov	r2, r0
 800236a:	460b      	mov	r3, r1
 800236c:	e9c7 2306 	strd	r2, r3, [r7, #24]

    double y = newAngle - Kalman->angle;
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8002376:	e9d7 0100 	ldrd	r0, r1, [r7]
 800237a:	f7fd fef5 	bl	8000168 <__aeabi_dsub>
 800237e:	4602      	mov	r2, r0
 8002380:	460b      	mov	r3, r1
 8002382:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    Kalman->angle += K[0] * y;
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 800238c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002390:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8002394:	f7fe f8a0 	bl	80004d8 <__aeabi_dmul>
 8002398:	4602      	mov	r2, r0
 800239a:	460b      	mov	r3, r1
 800239c:	4620      	mov	r0, r4
 800239e:	4629      	mov	r1, r5
 80023a0:	f7fd fee4 	bl	800016c <__adddf3>
 80023a4:	4602      	mov	r2, r0
 80023a6:	460b      	mov	r3, r1
 80023a8:	68f9      	ldr	r1, [r7, #12]
 80023aa:	e9c1 2306 	strd	r2, r3, [r1, #24]
    Kalman->bias += K[1] * y;
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	e9d3 4508 	ldrd	r4, r5, [r3, #32]
 80023b4:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80023b8:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80023bc:	f7fe f88c 	bl	80004d8 <__aeabi_dmul>
 80023c0:	4602      	mov	r2, r0
 80023c2:	460b      	mov	r3, r1
 80023c4:	4620      	mov	r0, r4
 80023c6:	4629      	mov	r1, r5
 80023c8:	f7fd fed0 	bl	800016c <__adddf3>
 80023cc:	4602      	mov	r2, r0
 80023ce:	460b      	mov	r3, r1
 80023d0:	68f9      	ldr	r1, [r7, #12]
 80023d2:	e9c1 2308 	strd	r2, r3, [r1, #32]

    double P00_temp = Kalman->P[0][0];
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 80023dc:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    double P01_temp = Kalman->P[0][1];
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 80023e6:	e9c7 2308 	strd	r2, r3, [r7, #32]

    Kalman->P[0][0] -= K[0] * P00_temp;
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	@ 0x28
 80023f0:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80023f4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80023f8:	f7fe f86e 	bl	80004d8 <__aeabi_dmul>
 80023fc:	4602      	mov	r2, r0
 80023fe:	460b      	mov	r3, r1
 8002400:	4620      	mov	r0, r4
 8002402:	4629      	mov	r1, r5
 8002404:	f7fd feb0 	bl	8000168 <__aeabi_dsub>
 8002408:	4602      	mov	r2, r0
 800240a:	460b      	mov	r3, r1
 800240c:	68f9      	ldr	r1, [r7, #12]
 800240e:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
    Kalman->P[0][1] -= K[0] * P01_temp;
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	@ 0x30
 8002418:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800241c:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002420:	f7fe f85a 	bl	80004d8 <__aeabi_dmul>
 8002424:	4602      	mov	r2, r0
 8002426:	460b      	mov	r3, r1
 8002428:	4620      	mov	r0, r4
 800242a:	4629      	mov	r1, r5
 800242c:	f7fd fe9c 	bl	8000168 <__aeabi_dsub>
 8002430:	4602      	mov	r2, r0
 8002432:	460b      	mov	r3, r1
 8002434:	68f9      	ldr	r1, [r7, #12]
 8002436:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
    Kalman->P[1][0] -= K[1] * P00_temp;
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	@ 0x38
 8002440:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002444:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002448:	f7fe f846 	bl	80004d8 <__aeabi_dmul>
 800244c:	4602      	mov	r2, r0
 800244e:	460b      	mov	r3, r1
 8002450:	4620      	mov	r0, r4
 8002452:	4629      	mov	r1, r5
 8002454:	f7fd fe88 	bl	8000168 <__aeabi_dsub>
 8002458:	4602      	mov	r2, r0
 800245a:	460b      	mov	r3, r1
 800245c:	68f9      	ldr	r1, [r7, #12]
 800245e:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
    Kalman->P[1][1] -= K[1] * P01_temp;
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	e9d3 4510 	ldrd	r4, r5, [r3, #64]	@ 0x40
 8002468:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800246c:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002470:	f7fe f832 	bl	80004d8 <__aeabi_dmul>
 8002474:	4602      	mov	r2, r0
 8002476:	460b      	mov	r3, r1
 8002478:	4620      	mov	r0, r4
 800247a:	4629      	mov	r1, r5
 800247c:	f7fd fe74 	bl	8000168 <__aeabi_dsub>
 8002480:	4602      	mov	r2, r0
 8002482:	460b      	mov	r3, r1
 8002484:	68f9      	ldr	r1, [r7, #12]
 8002486:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40

    return Kalman->angle;
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
};
 8002490:	4610      	mov	r0, r2
 8002492:	4619      	mov	r1, r3
 8002494:	3748      	adds	r7, #72	@ 0x48
 8002496:	46bd      	mov	sp, r7
 8002498:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800249c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800249c:	b480      	push	{r7}
 800249e:	b085      	sub	sp, #20
 80024a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80024a2:	4b15      	ldr	r3, [pc, #84]	@ (80024f8 <HAL_MspInit+0x5c>)
 80024a4:	699b      	ldr	r3, [r3, #24]
 80024a6:	4a14      	ldr	r2, [pc, #80]	@ (80024f8 <HAL_MspInit+0x5c>)
 80024a8:	f043 0301 	orr.w	r3, r3, #1
 80024ac:	6193      	str	r3, [r2, #24]
 80024ae:	4b12      	ldr	r3, [pc, #72]	@ (80024f8 <HAL_MspInit+0x5c>)
 80024b0:	699b      	ldr	r3, [r3, #24]
 80024b2:	f003 0301 	and.w	r3, r3, #1
 80024b6:	60bb      	str	r3, [r7, #8]
 80024b8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80024ba:	4b0f      	ldr	r3, [pc, #60]	@ (80024f8 <HAL_MspInit+0x5c>)
 80024bc:	69db      	ldr	r3, [r3, #28]
 80024be:	4a0e      	ldr	r2, [pc, #56]	@ (80024f8 <HAL_MspInit+0x5c>)
 80024c0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80024c4:	61d3      	str	r3, [r2, #28]
 80024c6:	4b0c      	ldr	r3, [pc, #48]	@ (80024f8 <HAL_MspInit+0x5c>)
 80024c8:	69db      	ldr	r3, [r3, #28]
 80024ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80024ce:	607b      	str	r3, [r7, #4]
 80024d0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80024d2:	4b0a      	ldr	r3, [pc, #40]	@ (80024fc <HAL_MspInit+0x60>)
 80024d4:	685b      	ldr	r3, [r3, #4]
 80024d6:	60fb      	str	r3, [r7, #12]
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80024de:	60fb      	str	r3, [r7, #12]
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80024e6:	60fb      	str	r3, [r7, #12]
 80024e8:	4a04      	ldr	r2, [pc, #16]	@ (80024fc <HAL_MspInit+0x60>)
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80024ee:	bf00      	nop
 80024f0:	3714      	adds	r7, #20
 80024f2:	46bd      	mov	sp, r7
 80024f4:	bc80      	pop	{r7}
 80024f6:	4770      	bx	lr
 80024f8:	40021000 	.word	0x40021000
 80024fc:	40010000 	.word	0x40010000

08002500 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	b088      	sub	sp, #32
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002508:	f107 0310 	add.w	r3, r7, #16
 800250c:	2200      	movs	r2, #0
 800250e:	601a      	str	r2, [r3, #0]
 8002510:	605a      	str	r2, [r3, #4]
 8002512:	609a      	str	r2, [r3, #8]
 8002514:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C2)
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	4a16      	ldr	r2, [pc, #88]	@ (8002574 <HAL_I2C_MspInit+0x74>)
 800251c:	4293      	cmp	r3, r2
 800251e:	d124      	bne.n	800256a <HAL_I2C_MspInit+0x6a>
  {
    /* USER CODE BEGIN I2C2_MspInit 0 */

    /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002520:	4b15      	ldr	r3, [pc, #84]	@ (8002578 <HAL_I2C_MspInit+0x78>)
 8002522:	699b      	ldr	r3, [r3, #24]
 8002524:	4a14      	ldr	r2, [pc, #80]	@ (8002578 <HAL_I2C_MspInit+0x78>)
 8002526:	f043 0308 	orr.w	r3, r3, #8
 800252a:	6193      	str	r3, [r2, #24]
 800252c:	4b12      	ldr	r3, [pc, #72]	@ (8002578 <HAL_I2C_MspInit+0x78>)
 800252e:	699b      	ldr	r3, [r3, #24]
 8002530:	f003 0308 	and.w	r3, r3, #8
 8002534:	60fb      	str	r3, [r7, #12]
 8002536:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002538:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800253c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800253e:	2312      	movs	r3, #18
 8002540:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002542:	2303      	movs	r3, #3
 8002544:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002546:	f107 0310 	add.w	r3, r7, #16
 800254a:	4619      	mov	r1, r3
 800254c:	480b      	ldr	r0, [pc, #44]	@ (800257c <HAL_I2C_MspInit+0x7c>)
 800254e:	f000 fb15 	bl	8002b7c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002552:	4b09      	ldr	r3, [pc, #36]	@ (8002578 <HAL_I2C_MspInit+0x78>)
 8002554:	69db      	ldr	r3, [r3, #28]
 8002556:	4a08      	ldr	r2, [pc, #32]	@ (8002578 <HAL_I2C_MspInit+0x78>)
 8002558:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800255c:	61d3      	str	r3, [r2, #28]
 800255e:	4b06      	ldr	r3, [pc, #24]	@ (8002578 <HAL_I2C_MspInit+0x78>)
 8002560:	69db      	ldr	r3, [r3, #28]
 8002562:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002566:	60bb      	str	r3, [r7, #8]
 8002568:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 800256a:	bf00      	nop
 800256c:	3720      	adds	r7, #32
 800256e:	46bd      	mov	sp, r7
 8002570:	bd80      	pop	{r7, pc}
 8002572:	bf00      	nop
 8002574:	40005800 	.word	0x40005800
 8002578:	40021000 	.word	0x40021000
 800257c:	40010c00 	.word	0x40010c00

08002580 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002580:	b580      	push	{r7, lr}
 8002582:	b088      	sub	sp, #32
 8002584:	af00      	add	r7, sp, #0
 8002586:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002588:	f107 0310 	add.w	r3, r7, #16
 800258c:	2200      	movs	r2, #0
 800258e:	601a      	str	r2, [r3, #0]
 8002590:	605a      	str	r2, [r3, #4]
 8002592:	609a      	str	r2, [r3, #8]
 8002594:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	4a1b      	ldr	r2, [pc, #108]	@ (8002608 <HAL_SPI_MspInit+0x88>)
 800259c:	4293      	cmp	r3, r2
 800259e:	d12f      	bne.n	8002600 <HAL_SPI_MspInit+0x80>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80025a0:	4b1a      	ldr	r3, [pc, #104]	@ (800260c <HAL_SPI_MspInit+0x8c>)
 80025a2:	699b      	ldr	r3, [r3, #24]
 80025a4:	4a19      	ldr	r2, [pc, #100]	@ (800260c <HAL_SPI_MspInit+0x8c>)
 80025a6:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80025aa:	6193      	str	r3, [r2, #24]
 80025ac:	4b17      	ldr	r3, [pc, #92]	@ (800260c <HAL_SPI_MspInit+0x8c>)
 80025ae:	699b      	ldr	r3, [r3, #24]
 80025b0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80025b4:	60fb      	str	r3, [r7, #12]
 80025b6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80025b8:	4b14      	ldr	r3, [pc, #80]	@ (800260c <HAL_SPI_MspInit+0x8c>)
 80025ba:	699b      	ldr	r3, [r3, #24]
 80025bc:	4a13      	ldr	r2, [pc, #76]	@ (800260c <HAL_SPI_MspInit+0x8c>)
 80025be:	f043 0304 	orr.w	r3, r3, #4
 80025c2:	6193      	str	r3, [r2, #24]
 80025c4:	4b11      	ldr	r3, [pc, #68]	@ (800260c <HAL_SPI_MspInit+0x8c>)
 80025c6:	699b      	ldr	r3, [r3, #24]
 80025c8:	f003 0304 	and.w	r3, r3, #4
 80025cc:	60bb      	str	r3, [r7, #8]
 80025ce:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 80025d0:	23a0      	movs	r3, #160	@ 0xa0
 80025d2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025d4:	2302      	movs	r3, #2
 80025d6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80025d8:	2303      	movs	r3, #3
 80025da:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025dc:	f107 0310 	add.w	r3, r7, #16
 80025e0:	4619      	mov	r1, r3
 80025e2:	480b      	ldr	r0, [pc, #44]	@ (8002610 <HAL_SPI_MspInit+0x90>)
 80025e4:	f000 faca 	bl	8002b7c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80025e8:	2340      	movs	r3, #64	@ 0x40
 80025ea:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80025ec:	2300      	movs	r3, #0
 80025ee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025f0:	2300      	movs	r3, #0
 80025f2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025f4:	f107 0310 	add.w	r3, r7, #16
 80025f8:	4619      	mov	r1, r3
 80025fa:	4805      	ldr	r0, [pc, #20]	@ (8002610 <HAL_SPI_MspInit+0x90>)
 80025fc:	f000 fabe 	bl	8002b7c <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8002600:	bf00      	nop
 8002602:	3720      	adds	r7, #32
 8002604:	46bd      	mov	sp, r7
 8002606:	bd80      	pop	{r7, pc}
 8002608:	40013000 	.word	0x40013000
 800260c:	40021000 	.word	0x40021000
 8002610:	40010800 	.word	0x40010800

08002614 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002614:	b580      	push	{r7, lr}
 8002616:	b088      	sub	sp, #32
 8002618:	af00      	add	r7, sp, #0
 800261a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800261c:	f107 0310 	add.w	r3, r7, #16
 8002620:	2200      	movs	r2, #0
 8002622:	601a      	str	r2, [r3, #0]
 8002624:	605a      	str	r2, [r3, #4]
 8002626:	609a      	str	r2, [r3, #8]
 8002628:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	4a1c      	ldr	r2, [pc, #112]	@ (80026a0 <HAL_UART_MspInit+0x8c>)
 8002630:	4293      	cmp	r3, r2
 8002632:	d131      	bne.n	8002698 <HAL_UART_MspInit+0x84>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002634:	4b1b      	ldr	r3, [pc, #108]	@ (80026a4 <HAL_UART_MspInit+0x90>)
 8002636:	699b      	ldr	r3, [r3, #24]
 8002638:	4a1a      	ldr	r2, [pc, #104]	@ (80026a4 <HAL_UART_MspInit+0x90>)
 800263a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800263e:	6193      	str	r3, [r2, #24]
 8002640:	4b18      	ldr	r3, [pc, #96]	@ (80026a4 <HAL_UART_MspInit+0x90>)
 8002642:	699b      	ldr	r3, [r3, #24]
 8002644:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002648:	60fb      	str	r3, [r7, #12]
 800264a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800264c:	4b15      	ldr	r3, [pc, #84]	@ (80026a4 <HAL_UART_MspInit+0x90>)
 800264e:	699b      	ldr	r3, [r3, #24]
 8002650:	4a14      	ldr	r2, [pc, #80]	@ (80026a4 <HAL_UART_MspInit+0x90>)
 8002652:	f043 0304 	orr.w	r3, r3, #4
 8002656:	6193      	str	r3, [r2, #24]
 8002658:	4b12      	ldr	r3, [pc, #72]	@ (80026a4 <HAL_UART_MspInit+0x90>)
 800265a:	699b      	ldr	r3, [r3, #24]
 800265c:	f003 0304 	and.w	r3, r3, #4
 8002660:	60bb      	str	r3, [r7, #8]
 8002662:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002664:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002668:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800266a:	2302      	movs	r3, #2
 800266c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800266e:	2303      	movs	r3, #3
 8002670:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002672:	f107 0310 	add.w	r3, r7, #16
 8002676:	4619      	mov	r1, r3
 8002678:	480b      	ldr	r0, [pc, #44]	@ (80026a8 <HAL_UART_MspInit+0x94>)
 800267a:	f000 fa7f 	bl	8002b7c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800267e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002682:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002684:	2300      	movs	r3, #0
 8002686:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002688:	2300      	movs	r3, #0
 800268a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800268c:	f107 0310 	add.w	r3, r7, #16
 8002690:	4619      	mov	r1, r3
 8002692:	4805      	ldr	r0, [pc, #20]	@ (80026a8 <HAL_UART_MspInit+0x94>)
 8002694:	f000 fa72 	bl	8002b7c <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8002698:	bf00      	nop
 800269a:	3720      	adds	r7, #32
 800269c:	46bd      	mov	sp, r7
 800269e:	bd80      	pop	{r7, pc}
 80026a0:	40013800 	.word	0x40013800
 80026a4:	40021000 	.word	0x40021000
 80026a8:	40010800 	.word	0x40010800

080026ac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80026ac:	b480      	push	{r7}
 80026ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80026b0:	bf00      	nop
 80026b2:	e7fd      	b.n	80026b0 <NMI_Handler+0x4>

080026b4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80026b4:	b480      	push	{r7}
 80026b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80026b8:	bf00      	nop
 80026ba:	e7fd      	b.n	80026b8 <HardFault_Handler+0x4>

080026bc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80026bc:	b480      	push	{r7}
 80026be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80026c0:	bf00      	nop
 80026c2:	e7fd      	b.n	80026c0 <MemManage_Handler+0x4>

080026c4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80026c4:	b480      	push	{r7}
 80026c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80026c8:	bf00      	nop
 80026ca:	e7fd      	b.n	80026c8 <BusFault_Handler+0x4>

080026cc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80026cc:	b480      	push	{r7}
 80026ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80026d0:	bf00      	nop
 80026d2:	e7fd      	b.n	80026d0 <UsageFault_Handler+0x4>

080026d4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80026d4:	b480      	push	{r7}
 80026d6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80026d8:	bf00      	nop
 80026da:	46bd      	mov	sp, r7
 80026dc:	bc80      	pop	{r7}
 80026de:	4770      	bx	lr

080026e0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80026e0:	b480      	push	{r7}
 80026e2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80026e4:	bf00      	nop
 80026e6:	46bd      	mov	sp, r7
 80026e8:	bc80      	pop	{r7}
 80026ea:	4770      	bx	lr

080026ec <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80026ec:	b480      	push	{r7}
 80026ee:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80026f0:	bf00      	nop
 80026f2:	46bd      	mov	sp, r7
 80026f4:	bc80      	pop	{r7}
 80026f6:	4770      	bx	lr

080026f8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80026f8:	b580      	push	{r7, lr}
 80026fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80026fc:	f000 f91a 	bl	8002934 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002700:	bf00      	nop
 8002702:	bd80      	pop	{r7, pc}

08002704 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002704:	b480      	push	{r7}
 8002706:	af00      	add	r7, sp, #0
  return 1;
 8002708:	2301      	movs	r3, #1
}
 800270a:	4618      	mov	r0, r3
 800270c:	46bd      	mov	sp, r7
 800270e:	bc80      	pop	{r7}
 8002710:	4770      	bx	lr

08002712 <_kill>:

int _kill(int pid, int sig)
{
 8002712:	b580      	push	{r7, lr}
 8002714:	b082      	sub	sp, #8
 8002716:	af00      	add	r7, sp, #0
 8002718:	6078      	str	r0, [r7, #4]
 800271a:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800271c:	f004 f902 	bl	8006924 <__errno>
 8002720:	4603      	mov	r3, r0
 8002722:	2216      	movs	r2, #22
 8002724:	601a      	str	r2, [r3, #0]
  return -1;
 8002726:	f04f 33ff 	mov.w	r3, #4294967295
}
 800272a:	4618      	mov	r0, r3
 800272c:	3708      	adds	r7, #8
 800272e:	46bd      	mov	sp, r7
 8002730:	bd80      	pop	{r7, pc}

08002732 <_exit>:

void _exit (int status)
{
 8002732:	b580      	push	{r7, lr}
 8002734:	b082      	sub	sp, #8
 8002736:	af00      	add	r7, sp, #0
 8002738:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800273a:	f04f 31ff 	mov.w	r1, #4294967295
 800273e:	6878      	ldr	r0, [r7, #4]
 8002740:	f7ff ffe7 	bl	8002712 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002744:	bf00      	nop
 8002746:	e7fd      	b.n	8002744 <_exit+0x12>

08002748 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002748:	b580      	push	{r7, lr}
 800274a:	b086      	sub	sp, #24
 800274c:	af00      	add	r7, sp, #0
 800274e:	60f8      	str	r0, [r7, #12]
 8002750:	60b9      	str	r1, [r7, #8]
 8002752:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002754:	2300      	movs	r3, #0
 8002756:	617b      	str	r3, [r7, #20]
 8002758:	e00a      	b.n	8002770 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800275a:	f3af 8000 	nop.w
 800275e:	4601      	mov	r1, r0
 8002760:	68bb      	ldr	r3, [r7, #8]
 8002762:	1c5a      	adds	r2, r3, #1
 8002764:	60ba      	str	r2, [r7, #8]
 8002766:	b2ca      	uxtb	r2, r1
 8002768:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800276a:	697b      	ldr	r3, [r7, #20]
 800276c:	3301      	adds	r3, #1
 800276e:	617b      	str	r3, [r7, #20]
 8002770:	697a      	ldr	r2, [r7, #20]
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	429a      	cmp	r2, r3
 8002776:	dbf0      	blt.n	800275a <_read+0x12>
  }

  return len;
 8002778:	687b      	ldr	r3, [r7, #4]
}
 800277a:	4618      	mov	r0, r3
 800277c:	3718      	adds	r7, #24
 800277e:	46bd      	mov	sp, r7
 8002780:	bd80      	pop	{r7, pc}

08002782 <_close>:
  }
  return len;
}

int _close(int file)
{
 8002782:	b480      	push	{r7}
 8002784:	b083      	sub	sp, #12
 8002786:	af00      	add	r7, sp, #0
 8002788:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800278a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800278e:	4618      	mov	r0, r3
 8002790:	370c      	adds	r7, #12
 8002792:	46bd      	mov	sp, r7
 8002794:	bc80      	pop	{r7}
 8002796:	4770      	bx	lr

08002798 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002798:	b480      	push	{r7}
 800279a:	b083      	sub	sp, #12
 800279c:	af00      	add	r7, sp, #0
 800279e:	6078      	str	r0, [r7, #4]
 80027a0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80027a2:	683b      	ldr	r3, [r7, #0]
 80027a4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80027a8:	605a      	str	r2, [r3, #4]
  return 0;
 80027aa:	2300      	movs	r3, #0
}
 80027ac:	4618      	mov	r0, r3
 80027ae:	370c      	adds	r7, #12
 80027b0:	46bd      	mov	sp, r7
 80027b2:	bc80      	pop	{r7}
 80027b4:	4770      	bx	lr

080027b6 <_isatty>:

int _isatty(int file)
{
 80027b6:	b480      	push	{r7}
 80027b8:	b083      	sub	sp, #12
 80027ba:	af00      	add	r7, sp, #0
 80027bc:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80027be:	2301      	movs	r3, #1
}
 80027c0:	4618      	mov	r0, r3
 80027c2:	370c      	adds	r7, #12
 80027c4:	46bd      	mov	sp, r7
 80027c6:	bc80      	pop	{r7}
 80027c8:	4770      	bx	lr

080027ca <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80027ca:	b480      	push	{r7}
 80027cc:	b085      	sub	sp, #20
 80027ce:	af00      	add	r7, sp, #0
 80027d0:	60f8      	str	r0, [r7, #12]
 80027d2:	60b9      	str	r1, [r7, #8]
 80027d4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80027d6:	2300      	movs	r3, #0
}
 80027d8:	4618      	mov	r0, r3
 80027da:	3714      	adds	r7, #20
 80027dc:	46bd      	mov	sp, r7
 80027de:	bc80      	pop	{r7}
 80027e0:	4770      	bx	lr
	...

080027e4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80027e4:	b580      	push	{r7, lr}
 80027e6:	b086      	sub	sp, #24
 80027e8:	af00      	add	r7, sp, #0
 80027ea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80027ec:	4a14      	ldr	r2, [pc, #80]	@ (8002840 <_sbrk+0x5c>)
 80027ee:	4b15      	ldr	r3, [pc, #84]	@ (8002844 <_sbrk+0x60>)
 80027f0:	1ad3      	subs	r3, r2, r3
 80027f2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80027f4:	697b      	ldr	r3, [r7, #20]
 80027f6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80027f8:	4b13      	ldr	r3, [pc, #76]	@ (8002848 <_sbrk+0x64>)
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d102      	bne.n	8002806 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002800:	4b11      	ldr	r3, [pc, #68]	@ (8002848 <_sbrk+0x64>)
 8002802:	4a12      	ldr	r2, [pc, #72]	@ (800284c <_sbrk+0x68>)
 8002804:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002806:	4b10      	ldr	r3, [pc, #64]	@ (8002848 <_sbrk+0x64>)
 8002808:	681a      	ldr	r2, [r3, #0]
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	4413      	add	r3, r2
 800280e:	693a      	ldr	r2, [r7, #16]
 8002810:	429a      	cmp	r2, r3
 8002812:	d207      	bcs.n	8002824 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002814:	f004 f886 	bl	8006924 <__errno>
 8002818:	4603      	mov	r3, r0
 800281a:	220c      	movs	r2, #12
 800281c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800281e:	f04f 33ff 	mov.w	r3, #4294967295
 8002822:	e009      	b.n	8002838 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002824:	4b08      	ldr	r3, [pc, #32]	@ (8002848 <_sbrk+0x64>)
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800282a:	4b07      	ldr	r3, [pc, #28]	@ (8002848 <_sbrk+0x64>)
 800282c:	681a      	ldr	r2, [r3, #0]
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	4413      	add	r3, r2
 8002832:	4a05      	ldr	r2, [pc, #20]	@ (8002848 <_sbrk+0x64>)
 8002834:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002836:	68fb      	ldr	r3, [r7, #12]
}
 8002838:	4618      	mov	r0, r3
 800283a:	3718      	adds	r7, #24
 800283c:	46bd      	mov	sp, r7
 800283e:	bd80      	pop	{r7, pc}
 8002840:	20005000 	.word	0x20005000
 8002844:	00000400 	.word	0x00000400
 8002848:	20000404 	.word	0x20000404
 800284c:	20000558 	.word	0x20000558

08002850 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002850:	b480      	push	{r7}
 8002852:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002854:	bf00      	nop
 8002856:	46bd      	mov	sp, r7
 8002858:	bc80      	pop	{r7}
 800285a:	4770      	bx	lr

0800285c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800285c:	f7ff fff8 	bl	8002850 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002860:	480b      	ldr	r0, [pc, #44]	@ (8002890 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8002862:	490c      	ldr	r1, [pc, #48]	@ (8002894 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002864:	4a0c      	ldr	r2, [pc, #48]	@ (8002898 <LoopFillZerobss+0x16>)
  movs r3, #0
 8002866:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002868:	e002      	b.n	8002870 <LoopCopyDataInit>

0800286a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800286a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800286c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800286e:	3304      	adds	r3, #4

08002870 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002870:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002872:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002874:	d3f9      	bcc.n	800286a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002876:	4a09      	ldr	r2, [pc, #36]	@ (800289c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002878:	4c09      	ldr	r4, [pc, #36]	@ (80028a0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800287a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800287c:	e001      	b.n	8002882 <LoopFillZerobss>

0800287e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800287e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002880:	3204      	adds	r2, #4

08002882 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002882:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002884:	d3fb      	bcc.n	800287e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002886:	f004 f853 	bl	8006930 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800288a:	f7fe ffcf 	bl	800182c <main>
  bx lr
 800288e:	4770      	bx	lr
  ldr r0, =_sdata
 8002890:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002894:	20000264 	.word	0x20000264
  ldr r2, =_sidata
 8002898:	0800ac18 	.word	0x0800ac18
  ldr r2, =_sbss
 800289c:	20000268 	.word	0x20000268
  ldr r4, =_ebss
 80028a0:	20000558 	.word	0x20000558

080028a4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80028a4:	e7fe      	b.n	80028a4 <ADC1_2_IRQHandler>
	...

080028a8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80028a8:	b580      	push	{r7, lr}
 80028aa:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80028ac:	4b08      	ldr	r3, [pc, #32]	@ (80028d0 <HAL_Init+0x28>)
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	4a07      	ldr	r2, [pc, #28]	@ (80028d0 <HAL_Init+0x28>)
 80028b2:	f043 0310 	orr.w	r3, r3, #16
 80028b6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80028b8:	2003      	movs	r0, #3
 80028ba:	f000 f92b 	bl	8002b14 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80028be:	200f      	movs	r0, #15
 80028c0:	f000 f808 	bl	80028d4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80028c4:	f7ff fdea 	bl	800249c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80028c8:	2300      	movs	r3, #0
}
 80028ca:	4618      	mov	r0, r3
 80028cc:	bd80      	pop	{r7, pc}
 80028ce:	bf00      	nop
 80028d0:	40022000 	.word	0x40022000

080028d4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80028d4:	b580      	push	{r7, lr}
 80028d6:	b082      	sub	sp, #8
 80028d8:	af00      	add	r7, sp, #0
 80028da:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80028dc:	4b12      	ldr	r3, [pc, #72]	@ (8002928 <HAL_InitTick+0x54>)
 80028de:	681a      	ldr	r2, [r3, #0]
 80028e0:	4b12      	ldr	r3, [pc, #72]	@ (800292c <HAL_InitTick+0x58>)
 80028e2:	781b      	ldrb	r3, [r3, #0]
 80028e4:	4619      	mov	r1, r3
 80028e6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80028ea:	fbb3 f3f1 	udiv	r3, r3, r1
 80028ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80028f2:	4618      	mov	r0, r3
 80028f4:	f000 f935 	bl	8002b62 <HAL_SYSTICK_Config>
 80028f8:	4603      	mov	r3, r0
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d001      	beq.n	8002902 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80028fe:	2301      	movs	r3, #1
 8002900:	e00e      	b.n	8002920 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	2b0f      	cmp	r3, #15
 8002906:	d80a      	bhi.n	800291e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002908:	2200      	movs	r2, #0
 800290a:	6879      	ldr	r1, [r7, #4]
 800290c:	f04f 30ff 	mov.w	r0, #4294967295
 8002910:	f000 f90b 	bl	8002b2a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002914:	4a06      	ldr	r2, [pc, #24]	@ (8002930 <HAL_InitTick+0x5c>)
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800291a:	2300      	movs	r3, #0
 800291c:	e000      	b.n	8002920 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800291e:	2301      	movs	r3, #1
}
 8002920:	4618      	mov	r0, r3
 8002922:	3708      	adds	r7, #8
 8002924:	46bd      	mov	sp, r7
 8002926:	bd80      	pop	{r7, pc}
 8002928:	20000090 	.word	0x20000090
 800292c:	20000098 	.word	0x20000098
 8002930:	20000094 	.word	0x20000094

08002934 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002934:	b480      	push	{r7}
 8002936:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002938:	4b05      	ldr	r3, [pc, #20]	@ (8002950 <HAL_IncTick+0x1c>)
 800293a:	781b      	ldrb	r3, [r3, #0]
 800293c:	461a      	mov	r2, r3
 800293e:	4b05      	ldr	r3, [pc, #20]	@ (8002954 <HAL_IncTick+0x20>)
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	4413      	add	r3, r2
 8002944:	4a03      	ldr	r2, [pc, #12]	@ (8002954 <HAL_IncTick+0x20>)
 8002946:	6013      	str	r3, [r2, #0]
}
 8002948:	bf00      	nop
 800294a:	46bd      	mov	sp, r7
 800294c:	bc80      	pop	{r7}
 800294e:	4770      	bx	lr
 8002950:	20000098 	.word	0x20000098
 8002954:	20000408 	.word	0x20000408

08002958 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002958:	b480      	push	{r7}
 800295a:	af00      	add	r7, sp, #0
  return uwTick;
 800295c:	4b02      	ldr	r3, [pc, #8]	@ (8002968 <HAL_GetTick+0x10>)
 800295e:	681b      	ldr	r3, [r3, #0]
}
 8002960:	4618      	mov	r0, r3
 8002962:	46bd      	mov	sp, r7
 8002964:	bc80      	pop	{r7}
 8002966:	4770      	bx	lr
 8002968:	20000408 	.word	0x20000408

0800296c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800296c:	b580      	push	{r7, lr}
 800296e:	b084      	sub	sp, #16
 8002970:	af00      	add	r7, sp, #0
 8002972:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002974:	f7ff fff0 	bl	8002958 <HAL_GetTick>
 8002978:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002984:	d005      	beq.n	8002992 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002986:	4b0a      	ldr	r3, [pc, #40]	@ (80029b0 <HAL_Delay+0x44>)
 8002988:	781b      	ldrb	r3, [r3, #0]
 800298a:	461a      	mov	r2, r3
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	4413      	add	r3, r2
 8002990:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002992:	bf00      	nop
 8002994:	f7ff ffe0 	bl	8002958 <HAL_GetTick>
 8002998:	4602      	mov	r2, r0
 800299a:	68bb      	ldr	r3, [r7, #8]
 800299c:	1ad3      	subs	r3, r2, r3
 800299e:	68fa      	ldr	r2, [r7, #12]
 80029a0:	429a      	cmp	r2, r3
 80029a2:	d8f7      	bhi.n	8002994 <HAL_Delay+0x28>
  {
  }
}
 80029a4:	bf00      	nop
 80029a6:	bf00      	nop
 80029a8:	3710      	adds	r7, #16
 80029aa:	46bd      	mov	sp, r7
 80029ac:	bd80      	pop	{r7, pc}
 80029ae:	bf00      	nop
 80029b0:	20000098 	.word	0x20000098

080029b4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80029b4:	b480      	push	{r7}
 80029b6:	b085      	sub	sp, #20
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	f003 0307 	and.w	r3, r3, #7
 80029c2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80029c4:	4b0c      	ldr	r3, [pc, #48]	@ (80029f8 <__NVIC_SetPriorityGrouping+0x44>)
 80029c6:	68db      	ldr	r3, [r3, #12]
 80029c8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80029ca:	68ba      	ldr	r2, [r7, #8]
 80029cc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80029d0:	4013      	ands	r3, r2
 80029d2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80029d8:	68bb      	ldr	r3, [r7, #8]
 80029da:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80029dc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80029e0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80029e4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80029e6:	4a04      	ldr	r2, [pc, #16]	@ (80029f8 <__NVIC_SetPriorityGrouping+0x44>)
 80029e8:	68bb      	ldr	r3, [r7, #8]
 80029ea:	60d3      	str	r3, [r2, #12]
}
 80029ec:	bf00      	nop
 80029ee:	3714      	adds	r7, #20
 80029f0:	46bd      	mov	sp, r7
 80029f2:	bc80      	pop	{r7}
 80029f4:	4770      	bx	lr
 80029f6:	bf00      	nop
 80029f8:	e000ed00 	.word	0xe000ed00

080029fc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80029fc:	b480      	push	{r7}
 80029fe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002a00:	4b04      	ldr	r3, [pc, #16]	@ (8002a14 <__NVIC_GetPriorityGrouping+0x18>)
 8002a02:	68db      	ldr	r3, [r3, #12]
 8002a04:	0a1b      	lsrs	r3, r3, #8
 8002a06:	f003 0307 	and.w	r3, r3, #7
}
 8002a0a:	4618      	mov	r0, r3
 8002a0c:	46bd      	mov	sp, r7
 8002a0e:	bc80      	pop	{r7}
 8002a10:	4770      	bx	lr
 8002a12:	bf00      	nop
 8002a14:	e000ed00 	.word	0xe000ed00

08002a18 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002a18:	b480      	push	{r7}
 8002a1a:	b083      	sub	sp, #12
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	4603      	mov	r3, r0
 8002a20:	6039      	str	r1, [r7, #0]
 8002a22:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a24:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	db0a      	blt.n	8002a42 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a2c:	683b      	ldr	r3, [r7, #0]
 8002a2e:	b2da      	uxtb	r2, r3
 8002a30:	490c      	ldr	r1, [pc, #48]	@ (8002a64 <__NVIC_SetPriority+0x4c>)
 8002a32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a36:	0112      	lsls	r2, r2, #4
 8002a38:	b2d2      	uxtb	r2, r2
 8002a3a:	440b      	add	r3, r1
 8002a3c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002a40:	e00a      	b.n	8002a58 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a42:	683b      	ldr	r3, [r7, #0]
 8002a44:	b2da      	uxtb	r2, r3
 8002a46:	4908      	ldr	r1, [pc, #32]	@ (8002a68 <__NVIC_SetPriority+0x50>)
 8002a48:	79fb      	ldrb	r3, [r7, #7]
 8002a4a:	f003 030f 	and.w	r3, r3, #15
 8002a4e:	3b04      	subs	r3, #4
 8002a50:	0112      	lsls	r2, r2, #4
 8002a52:	b2d2      	uxtb	r2, r2
 8002a54:	440b      	add	r3, r1
 8002a56:	761a      	strb	r2, [r3, #24]
}
 8002a58:	bf00      	nop
 8002a5a:	370c      	adds	r7, #12
 8002a5c:	46bd      	mov	sp, r7
 8002a5e:	bc80      	pop	{r7}
 8002a60:	4770      	bx	lr
 8002a62:	bf00      	nop
 8002a64:	e000e100 	.word	0xe000e100
 8002a68:	e000ed00 	.word	0xe000ed00

08002a6c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002a6c:	b480      	push	{r7}
 8002a6e:	b089      	sub	sp, #36	@ 0x24
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	60f8      	str	r0, [r7, #12]
 8002a74:	60b9      	str	r1, [r7, #8]
 8002a76:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	f003 0307 	and.w	r3, r3, #7
 8002a7e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002a80:	69fb      	ldr	r3, [r7, #28]
 8002a82:	f1c3 0307 	rsb	r3, r3, #7
 8002a86:	2b04      	cmp	r3, #4
 8002a88:	bf28      	it	cs
 8002a8a:	2304      	movcs	r3, #4
 8002a8c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002a8e:	69fb      	ldr	r3, [r7, #28]
 8002a90:	3304      	adds	r3, #4
 8002a92:	2b06      	cmp	r3, #6
 8002a94:	d902      	bls.n	8002a9c <NVIC_EncodePriority+0x30>
 8002a96:	69fb      	ldr	r3, [r7, #28]
 8002a98:	3b03      	subs	r3, #3
 8002a9a:	e000      	b.n	8002a9e <NVIC_EncodePriority+0x32>
 8002a9c:	2300      	movs	r3, #0
 8002a9e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002aa0:	f04f 32ff 	mov.w	r2, #4294967295
 8002aa4:	69bb      	ldr	r3, [r7, #24]
 8002aa6:	fa02 f303 	lsl.w	r3, r2, r3
 8002aaa:	43da      	mvns	r2, r3
 8002aac:	68bb      	ldr	r3, [r7, #8]
 8002aae:	401a      	ands	r2, r3
 8002ab0:	697b      	ldr	r3, [r7, #20]
 8002ab2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002ab4:	f04f 31ff 	mov.w	r1, #4294967295
 8002ab8:	697b      	ldr	r3, [r7, #20]
 8002aba:	fa01 f303 	lsl.w	r3, r1, r3
 8002abe:	43d9      	mvns	r1, r3
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ac4:	4313      	orrs	r3, r2
         );
}
 8002ac6:	4618      	mov	r0, r3
 8002ac8:	3724      	adds	r7, #36	@ 0x24
 8002aca:	46bd      	mov	sp, r7
 8002acc:	bc80      	pop	{r7}
 8002ace:	4770      	bx	lr

08002ad0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	b082      	sub	sp, #8
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	3b01      	subs	r3, #1
 8002adc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002ae0:	d301      	bcc.n	8002ae6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002ae2:	2301      	movs	r3, #1
 8002ae4:	e00f      	b.n	8002b06 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002ae6:	4a0a      	ldr	r2, [pc, #40]	@ (8002b10 <SysTick_Config+0x40>)
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	3b01      	subs	r3, #1
 8002aec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002aee:	210f      	movs	r1, #15
 8002af0:	f04f 30ff 	mov.w	r0, #4294967295
 8002af4:	f7ff ff90 	bl	8002a18 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002af8:	4b05      	ldr	r3, [pc, #20]	@ (8002b10 <SysTick_Config+0x40>)
 8002afa:	2200      	movs	r2, #0
 8002afc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002afe:	4b04      	ldr	r3, [pc, #16]	@ (8002b10 <SysTick_Config+0x40>)
 8002b00:	2207      	movs	r2, #7
 8002b02:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002b04:	2300      	movs	r3, #0
}
 8002b06:	4618      	mov	r0, r3
 8002b08:	3708      	adds	r7, #8
 8002b0a:	46bd      	mov	sp, r7
 8002b0c:	bd80      	pop	{r7, pc}
 8002b0e:	bf00      	nop
 8002b10:	e000e010 	.word	0xe000e010

08002b14 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b14:	b580      	push	{r7, lr}
 8002b16:	b082      	sub	sp, #8
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002b1c:	6878      	ldr	r0, [r7, #4]
 8002b1e:	f7ff ff49 	bl	80029b4 <__NVIC_SetPriorityGrouping>
}
 8002b22:	bf00      	nop
 8002b24:	3708      	adds	r7, #8
 8002b26:	46bd      	mov	sp, r7
 8002b28:	bd80      	pop	{r7, pc}

08002b2a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002b2a:	b580      	push	{r7, lr}
 8002b2c:	b086      	sub	sp, #24
 8002b2e:	af00      	add	r7, sp, #0
 8002b30:	4603      	mov	r3, r0
 8002b32:	60b9      	str	r1, [r7, #8]
 8002b34:	607a      	str	r2, [r7, #4]
 8002b36:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002b38:	2300      	movs	r3, #0
 8002b3a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002b3c:	f7ff ff5e 	bl	80029fc <__NVIC_GetPriorityGrouping>
 8002b40:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002b42:	687a      	ldr	r2, [r7, #4]
 8002b44:	68b9      	ldr	r1, [r7, #8]
 8002b46:	6978      	ldr	r0, [r7, #20]
 8002b48:	f7ff ff90 	bl	8002a6c <NVIC_EncodePriority>
 8002b4c:	4602      	mov	r2, r0
 8002b4e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002b52:	4611      	mov	r1, r2
 8002b54:	4618      	mov	r0, r3
 8002b56:	f7ff ff5f 	bl	8002a18 <__NVIC_SetPriority>
}
 8002b5a:	bf00      	nop
 8002b5c:	3718      	adds	r7, #24
 8002b5e:	46bd      	mov	sp, r7
 8002b60:	bd80      	pop	{r7, pc}

08002b62 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002b62:	b580      	push	{r7, lr}
 8002b64:	b082      	sub	sp, #8
 8002b66:	af00      	add	r7, sp, #0
 8002b68:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002b6a:	6878      	ldr	r0, [r7, #4]
 8002b6c:	f7ff ffb0 	bl	8002ad0 <SysTick_Config>
 8002b70:	4603      	mov	r3, r0
}
 8002b72:	4618      	mov	r0, r3
 8002b74:	3708      	adds	r7, #8
 8002b76:	46bd      	mov	sp, r7
 8002b78:	bd80      	pop	{r7, pc}
	...

08002b7c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002b7c:	b480      	push	{r7}
 8002b7e:	b08b      	sub	sp, #44	@ 0x2c
 8002b80:	af00      	add	r7, sp, #0
 8002b82:	6078      	str	r0, [r7, #4]
 8002b84:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002b86:	2300      	movs	r3, #0
 8002b88:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002b8a:	2300      	movs	r3, #0
 8002b8c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002b8e:	e169      	b.n	8002e64 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002b90:	2201      	movs	r2, #1
 8002b92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b94:	fa02 f303 	lsl.w	r3, r2, r3
 8002b98:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002b9a:	683b      	ldr	r3, [r7, #0]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	69fa      	ldr	r2, [r7, #28]
 8002ba0:	4013      	ands	r3, r2
 8002ba2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002ba4:	69ba      	ldr	r2, [r7, #24]
 8002ba6:	69fb      	ldr	r3, [r7, #28]
 8002ba8:	429a      	cmp	r2, r3
 8002baa:	f040 8158 	bne.w	8002e5e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002bae:	683b      	ldr	r3, [r7, #0]
 8002bb0:	685b      	ldr	r3, [r3, #4]
 8002bb2:	4a9a      	ldr	r2, [pc, #616]	@ (8002e1c <HAL_GPIO_Init+0x2a0>)
 8002bb4:	4293      	cmp	r3, r2
 8002bb6:	d05e      	beq.n	8002c76 <HAL_GPIO_Init+0xfa>
 8002bb8:	4a98      	ldr	r2, [pc, #608]	@ (8002e1c <HAL_GPIO_Init+0x2a0>)
 8002bba:	4293      	cmp	r3, r2
 8002bbc:	d875      	bhi.n	8002caa <HAL_GPIO_Init+0x12e>
 8002bbe:	4a98      	ldr	r2, [pc, #608]	@ (8002e20 <HAL_GPIO_Init+0x2a4>)
 8002bc0:	4293      	cmp	r3, r2
 8002bc2:	d058      	beq.n	8002c76 <HAL_GPIO_Init+0xfa>
 8002bc4:	4a96      	ldr	r2, [pc, #600]	@ (8002e20 <HAL_GPIO_Init+0x2a4>)
 8002bc6:	4293      	cmp	r3, r2
 8002bc8:	d86f      	bhi.n	8002caa <HAL_GPIO_Init+0x12e>
 8002bca:	4a96      	ldr	r2, [pc, #600]	@ (8002e24 <HAL_GPIO_Init+0x2a8>)
 8002bcc:	4293      	cmp	r3, r2
 8002bce:	d052      	beq.n	8002c76 <HAL_GPIO_Init+0xfa>
 8002bd0:	4a94      	ldr	r2, [pc, #592]	@ (8002e24 <HAL_GPIO_Init+0x2a8>)
 8002bd2:	4293      	cmp	r3, r2
 8002bd4:	d869      	bhi.n	8002caa <HAL_GPIO_Init+0x12e>
 8002bd6:	4a94      	ldr	r2, [pc, #592]	@ (8002e28 <HAL_GPIO_Init+0x2ac>)
 8002bd8:	4293      	cmp	r3, r2
 8002bda:	d04c      	beq.n	8002c76 <HAL_GPIO_Init+0xfa>
 8002bdc:	4a92      	ldr	r2, [pc, #584]	@ (8002e28 <HAL_GPIO_Init+0x2ac>)
 8002bde:	4293      	cmp	r3, r2
 8002be0:	d863      	bhi.n	8002caa <HAL_GPIO_Init+0x12e>
 8002be2:	4a92      	ldr	r2, [pc, #584]	@ (8002e2c <HAL_GPIO_Init+0x2b0>)
 8002be4:	4293      	cmp	r3, r2
 8002be6:	d046      	beq.n	8002c76 <HAL_GPIO_Init+0xfa>
 8002be8:	4a90      	ldr	r2, [pc, #576]	@ (8002e2c <HAL_GPIO_Init+0x2b0>)
 8002bea:	4293      	cmp	r3, r2
 8002bec:	d85d      	bhi.n	8002caa <HAL_GPIO_Init+0x12e>
 8002bee:	2b12      	cmp	r3, #18
 8002bf0:	d82a      	bhi.n	8002c48 <HAL_GPIO_Init+0xcc>
 8002bf2:	2b12      	cmp	r3, #18
 8002bf4:	d859      	bhi.n	8002caa <HAL_GPIO_Init+0x12e>
 8002bf6:	a201      	add	r2, pc, #4	@ (adr r2, 8002bfc <HAL_GPIO_Init+0x80>)
 8002bf8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002bfc:	08002c77 	.word	0x08002c77
 8002c00:	08002c51 	.word	0x08002c51
 8002c04:	08002c63 	.word	0x08002c63
 8002c08:	08002ca5 	.word	0x08002ca5
 8002c0c:	08002cab 	.word	0x08002cab
 8002c10:	08002cab 	.word	0x08002cab
 8002c14:	08002cab 	.word	0x08002cab
 8002c18:	08002cab 	.word	0x08002cab
 8002c1c:	08002cab 	.word	0x08002cab
 8002c20:	08002cab 	.word	0x08002cab
 8002c24:	08002cab 	.word	0x08002cab
 8002c28:	08002cab 	.word	0x08002cab
 8002c2c:	08002cab 	.word	0x08002cab
 8002c30:	08002cab 	.word	0x08002cab
 8002c34:	08002cab 	.word	0x08002cab
 8002c38:	08002cab 	.word	0x08002cab
 8002c3c:	08002cab 	.word	0x08002cab
 8002c40:	08002c59 	.word	0x08002c59
 8002c44:	08002c6d 	.word	0x08002c6d
 8002c48:	4a79      	ldr	r2, [pc, #484]	@ (8002e30 <HAL_GPIO_Init+0x2b4>)
 8002c4a:	4293      	cmp	r3, r2
 8002c4c:	d013      	beq.n	8002c76 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002c4e:	e02c      	b.n	8002caa <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002c50:	683b      	ldr	r3, [r7, #0]
 8002c52:	68db      	ldr	r3, [r3, #12]
 8002c54:	623b      	str	r3, [r7, #32]
          break;
 8002c56:	e029      	b.n	8002cac <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002c58:	683b      	ldr	r3, [r7, #0]
 8002c5a:	68db      	ldr	r3, [r3, #12]
 8002c5c:	3304      	adds	r3, #4
 8002c5e:	623b      	str	r3, [r7, #32]
          break;
 8002c60:	e024      	b.n	8002cac <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002c62:	683b      	ldr	r3, [r7, #0]
 8002c64:	68db      	ldr	r3, [r3, #12]
 8002c66:	3308      	adds	r3, #8
 8002c68:	623b      	str	r3, [r7, #32]
          break;
 8002c6a:	e01f      	b.n	8002cac <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002c6c:	683b      	ldr	r3, [r7, #0]
 8002c6e:	68db      	ldr	r3, [r3, #12]
 8002c70:	330c      	adds	r3, #12
 8002c72:	623b      	str	r3, [r7, #32]
          break;
 8002c74:	e01a      	b.n	8002cac <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002c76:	683b      	ldr	r3, [r7, #0]
 8002c78:	689b      	ldr	r3, [r3, #8]
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d102      	bne.n	8002c84 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002c7e:	2304      	movs	r3, #4
 8002c80:	623b      	str	r3, [r7, #32]
          break;
 8002c82:	e013      	b.n	8002cac <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002c84:	683b      	ldr	r3, [r7, #0]
 8002c86:	689b      	ldr	r3, [r3, #8]
 8002c88:	2b01      	cmp	r3, #1
 8002c8a:	d105      	bne.n	8002c98 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002c8c:	2308      	movs	r3, #8
 8002c8e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	69fa      	ldr	r2, [r7, #28]
 8002c94:	611a      	str	r2, [r3, #16]
          break;
 8002c96:	e009      	b.n	8002cac <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002c98:	2308      	movs	r3, #8
 8002c9a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	69fa      	ldr	r2, [r7, #28]
 8002ca0:	615a      	str	r2, [r3, #20]
          break;
 8002ca2:	e003      	b.n	8002cac <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002ca4:	2300      	movs	r3, #0
 8002ca6:	623b      	str	r3, [r7, #32]
          break;
 8002ca8:	e000      	b.n	8002cac <HAL_GPIO_Init+0x130>
          break;
 8002caa:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002cac:	69bb      	ldr	r3, [r7, #24]
 8002cae:	2bff      	cmp	r3, #255	@ 0xff
 8002cb0:	d801      	bhi.n	8002cb6 <HAL_GPIO_Init+0x13a>
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	e001      	b.n	8002cba <HAL_GPIO_Init+0x13e>
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	3304      	adds	r3, #4
 8002cba:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002cbc:	69bb      	ldr	r3, [r7, #24]
 8002cbe:	2bff      	cmp	r3, #255	@ 0xff
 8002cc0:	d802      	bhi.n	8002cc8 <HAL_GPIO_Init+0x14c>
 8002cc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cc4:	009b      	lsls	r3, r3, #2
 8002cc6:	e002      	b.n	8002cce <HAL_GPIO_Init+0x152>
 8002cc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cca:	3b08      	subs	r3, #8
 8002ccc:	009b      	lsls	r3, r3, #2
 8002cce:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002cd0:	697b      	ldr	r3, [r7, #20]
 8002cd2:	681a      	ldr	r2, [r3, #0]
 8002cd4:	210f      	movs	r1, #15
 8002cd6:	693b      	ldr	r3, [r7, #16]
 8002cd8:	fa01 f303 	lsl.w	r3, r1, r3
 8002cdc:	43db      	mvns	r3, r3
 8002cde:	401a      	ands	r2, r3
 8002ce0:	6a39      	ldr	r1, [r7, #32]
 8002ce2:	693b      	ldr	r3, [r7, #16]
 8002ce4:	fa01 f303 	lsl.w	r3, r1, r3
 8002ce8:	431a      	orrs	r2, r3
 8002cea:	697b      	ldr	r3, [r7, #20]
 8002cec:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002cee:	683b      	ldr	r3, [r7, #0]
 8002cf0:	685b      	ldr	r3, [r3, #4]
 8002cf2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	f000 80b1 	beq.w	8002e5e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002cfc:	4b4d      	ldr	r3, [pc, #308]	@ (8002e34 <HAL_GPIO_Init+0x2b8>)
 8002cfe:	699b      	ldr	r3, [r3, #24]
 8002d00:	4a4c      	ldr	r2, [pc, #304]	@ (8002e34 <HAL_GPIO_Init+0x2b8>)
 8002d02:	f043 0301 	orr.w	r3, r3, #1
 8002d06:	6193      	str	r3, [r2, #24]
 8002d08:	4b4a      	ldr	r3, [pc, #296]	@ (8002e34 <HAL_GPIO_Init+0x2b8>)
 8002d0a:	699b      	ldr	r3, [r3, #24]
 8002d0c:	f003 0301 	and.w	r3, r3, #1
 8002d10:	60bb      	str	r3, [r7, #8]
 8002d12:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002d14:	4a48      	ldr	r2, [pc, #288]	@ (8002e38 <HAL_GPIO_Init+0x2bc>)
 8002d16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d18:	089b      	lsrs	r3, r3, #2
 8002d1a:	3302      	adds	r3, #2
 8002d1c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d20:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002d22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d24:	f003 0303 	and.w	r3, r3, #3
 8002d28:	009b      	lsls	r3, r3, #2
 8002d2a:	220f      	movs	r2, #15
 8002d2c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d30:	43db      	mvns	r3, r3
 8002d32:	68fa      	ldr	r2, [r7, #12]
 8002d34:	4013      	ands	r3, r2
 8002d36:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	4a40      	ldr	r2, [pc, #256]	@ (8002e3c <HAL_GPIO_Init+0x2c0>)
 8002d3c:	4293      	cmp	r3, r2
 8002d3e:	d013      	beq.n	8002d68 <HAL_GPIO_Init+0x1ec>
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	4a3f      	ldr	r2, [pc, #252]	@ (8002e40 <HAL_GPIO_Init+0x2c4>)
 8002d44:	4293      	cmp	r3, r2
 8002d46:	d00d      	beq.n	8002d64 <HAL_GPIO_Init+0x1e8>
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	4a3e      	ldr	r2, [pc, #248]	@ (8002e44 <HAL_GPIO_Init+0x2c8>)
 8002d4c:	4293      	cmp	r3, r2
 8002d4e:	d007      	beq.n	8002d60 <HAL_GPIO_Init+0x1e4>
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	4a3d      	ldr	r2, [pc, #244]	@ (8002e48 <HAL_GPIO_Init+0x2cc>)
 8002d54:	4293      	cmp	r3, r2
 8002d56:	d101      	bne.n	8002d5c <HAL_GPIO_Init+0x1e0>
 8002d58:	2303      	movs	r3, #3
 8002d5a:	e006      	b.n	8002d6a <HAL_GPIO_Init+0x1ee>
 8002d5c:	2304      	movs	r3, #4
 8002d5e:	e004      	b.n	8002d6a <HAL_GPIO_Init+0x1ee>
 8002d60:	2302      	movs	r3, #2
 8002d62:	e002      	b.n	8002d6a <HAL_GPIO_Init+0x1ee>
 8002d64:	2301      	movs	r3, #1
 8002d66:	e000      	b.n	8002d6a <HAL_GPIO_Init+0x1ee>
 8002d68:	2300      	movs	r3, #0
 8002d6a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002d6c:	f002 0203 	and.w	r2, r2, #3
 8002d70:	0092      	lsls	r2, r2, #2
 8002d72:	4093      	lsls	r3, r2
 8002d74:	68fa      	ldr	r2, [r7, #12]
 8002d76:	4313      	orrs	r3, r2
 8002d78:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002d7a:	492f      	ldr	r1, [pc, #188]	@ (8002e38 <HAL_GPIO_Init+0x2bc>)
 8002d7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d7e:	089b      	lsrs	r3, r3, #2
 8002d80:	3302      	adds	r3, #2
 8002d82:	68fa      	ldr	r2, [r7, #12]
 8002d84:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002d88:	683b      	ldr	r3, [r7, #0]
 8002d8a:	685b      	ldr	r3, [r3, #4]
 8002d8c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d006      	beq.n	8002da2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002d94:	4b2d      	ldr	r3, [pc, #180]	@ (8002e4c <HAL_GPIO_Init+0x2d0>)
 8002d96:	689a      	ldr	r2, [r3, #8]
 8002d98:	492c      	ldr	r1, [pc, #176]	@ (8002e4c <HAL_GPIO_Init+0x2d0>)
 8002d9a:	69bb      	ldr	r3, [r7, #24]
 8002d9c:	4313      	orrs	r3, r2
 8002d9e:	608b      	str	r3, [r1, #8]
 8002da0:	e006      	b.n	8002db0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002da2:	4b2a      	ldr	r3, [pc, #168]	@ (8002e4c <HAL_GPIO_Init+0x2d0>)
 8002da4:	689a      	ldr	r2, [r3, #8]
 8002da6:	69bb      	ldr	r3, [r7, #24]
 8002da8:	43db      	mvns	r3, r3
 8002daa:	4928      	ldr	r1, [pc, #160]	@ (8002e4c <HAL_GPIO_Init+0x2d0>)
 8002dac:	4013      	ands	r3, r2
 8002dae:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002db0:	683b      	ldr	r3, [r7, #0]
 8002db2:	685b      	ldr	r3, [r3, #4]
 8002db4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d006      	beq.n	8002dca <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002dbc:	4b23      	ldr	r3, [pc, #140]	@ (8002e4c <HAL_GPIO_Init+0x2d0>)
 8002dbe:	68da      	ldr	r2, [r3, #12]
 8002dc0:	4922      	ldr	r1, [pc, #136]	@ (8002e4c <HAL_GPIO_Init+0x2d0>)
 8002dc2:	69bb      	ldr	r3, [r7, #24]
 8002dc4:	4313      	orrs	r3, r2
 8002dc6:	60cb      	str	r3, [r1, #12]
 8002dc8:	e006      	b.n	8002dd8 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002dca:	4b20      	ldr	r3, [pc, #128]	@ (8002e4c <HAL_GPIO_Init+0x2d0>)
 8002dcc:	68da      	ldr	r2, [r3, #12]
 8002dce:	69bb      	ldr	r3, [r7, #24]
 8002dd0:	43db      	mvns	r3, r3
 8002dd2:	491e      	ldr	r1, [pc, #120]	@ (8002e4c <HAL_GPIO_Init+0x2d0>)
 8002dd4:	4013      	ands	r3, r2
 8002dd6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002dd8:	683b      	ldr	r3, [r7, #0]
 8002dda:	685b      	ldr	r3, [r3, #4]
 8002ddc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d006      	beq.n	8002df2 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002de4:	4b19      	ldr	r3, [pc, #100]	@ (8002e4c <HAL_GPIO_Init+0x2d0>)
 8002de6:	685a      	ldr	r2, [r3, #4]
 8002de8:	4918      	ldr	r1, [pc, #96]	@ (8002e4c <HAL_GPIO_Init+0x2d0>)
 8002dea:	69bb      	ldr	r3, [r7, #24]
 8002dec:	4313      	orrs	r3, r2
 8002dee:	604b      	str	r3, [r1, #4]
 8002df0:	e006      	b.n	8002e00 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002df2:	4b16      	ldr	r3, [pc, #88]	@ (8002e4c <HAL_GPIO_Init+0x2d0>)
 8002df4:	685a      	ldr	r2, [r3, #4]
 8002df6:	69bb      	ldr	r3, [r7, #24]
 8002df8:	43db      	mvns	r3, r3
 8002dfa:	4914      	ldr	r1, [pc, #80]	@ (8002e4c <HAL_GPIO_Init+0x2d0>)
 8002dfc:	4013      	ands	r3, r2
 8002dfe:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002e00:	683b      	ldr	r3, [r7, #0]
 8002e02:	685b      	ldr	r3, [r3, #4]
 8002e04:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d021      	beq.n	8002e50 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002e0c:	4b0f      	ldr	r3, [pc, #60]	@ (8002e4c <HAL_GPIO_Init+0x2d0>)
 8002e0e:	681a      	ldr	r2, [r3, #0]
 8002e10:	490e      	ldr	r1, [pc, #56]	@ (8002e4c <HAL_GPIO_Init+0x2d0>)
 8002e12:	69bb      	ldr	r3, [r7, #24]
 8002e14:	4313      	orrs	r3, r2
 8002e16:	600b      	str	r3, [r1, #0]
 8002e18:	e021      	b.n	8002e5e <HAL_GPIO_Init+0x2e2>
 8002e1a:	bf00      	nop
 8002e1c:	10320000 	.word	0x10320000
 8002e20:	10310000 	.word	0x10310000
 8002e24:	10220000 	.word	0x10220000
 8002e28:	10210000 	.word	0x10210000
 8002e2c:	10120000 	.word	0x10120000
 8002e30:	10110000 	.word	0x10110000
 8002e34:	40021000 	.word	0x40021000
 8002e38:	40010000 	.word	0x40010000
 8002e3c:	40010800 	.word	0x40010800
 8002e40:	40010c00 	.word	0x40010c00
 8002e44:	40011000 	.word	0x40011000
 8002e48:	40011400 	.word	0x40011400
 8002e4c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002e50:	4b0b      	ldr	r3, [pc, #44]	@ (8002e80 <HAL_GPIO_Init+0x304>)
 8002e52:	681a      	ldr	r2, [r3, #0]
 8002e54:	69bb      	ldr	r3, [r7, #24]
 8002e56:	43db      	mvns	r3, r3
 8002e58:	4909      	ldr	r1, [pc, #36]	@ (8002e80 <HAL_GPIO_Init+0x304>)
 8002e5a:	4013      	ands	r3, r2
 8002e5c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002e5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e60:	3301      	adds	r3, #1
 8002e62:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002e64:	683b      	ldr	r3, [r7, #0]
 8002e66:	681a      	ldr	r2, [r3, #0]
 8002e68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e6a:	fa22 f303 	lsr.w	r3, r2, r3
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	f47f ae8e 	bne.w	8002b90 <HAL_GPIO_Init+0x14>
  }
}
 8002e74:	bf00      	nop
 8002e76:	bf00      	nop
 8002e78:	372c      	adds	r7, #44	@ 0x2c
 8002e7a:	46bd      	mov	sp, r7
 8002e7c:	bc80      	pop	{r7}
 8002e7e:	4770      	bx	lr
 8002e80:	40010400 	.word	0x40010400

08002e84 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002e84:	b480      	push	{r7}
 8002e86:	b085      	sub	sp, #20
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	6078      	str	r0, [r7, #4]
 8002e8c:	460b      	mov	r3, r1
 8002e8e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	689a      	ldr	r2, [r3, #8]
 8002e94:	887b      	ldrh	r3, [r7, #2]
 8002e96:	4013      	ands	r3, r2
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d002      	beq.n	8002ea2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002e9c:	2301      	movs	r3, #1
 8002e9e:	73fb      	strb	r3, [r7, #15]
 8002ea0:	e001      	b.n	8002ea6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002ea2:	2300      	movs	r3, #0
 8002ea4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002ea6:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ea8:	4618      	mov	r0, r3
 8002eaa:	3714      	adds	r7, #20
 8002eac:	46bd      	mov	sp, r7
 8002eae:	bc80      	pop	{r7}
 8002eb0:	4770      	bx	lr

08002eb2 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002eb2:	b480      	push	{r7}
 8002eb4:	b083      	sub	sp, #12
 8002eb6:	af00      	add	r7, sp, #0
 8002eb8:	6078      	str	r0, [r7, #4]
 8002eba:	460b      	mov	r3, r1
 8002ebc:	807b      	strh	r3, [r7, #2]
 8002ebe:	4613      	mov	r3, r2
 8002ec0:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002ec2:	787b      	ldrb	r3, [r7, #1]
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d003      	beq.n	8002ed0 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002ec8:	887a      	ldrh	r2, [r7, #2]
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002ece:	e003      	b.n	8002ed8 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002ed0:	887b      	ldrh	r3, [r7, #2]
 8002ed2:	041a      	lsls	r2, r3, #16
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	611a      	str	r2, [r3, #16]
}
 8002ed8:	bf00      	nop
 8002eda:	370c      	adds	r7, #12
 8002edc:	46bd      	mov	sp, r7
 8002ede:	bc80      	pop	{r7}
 8002ee0:	4770      	bx	lr
	...

08002ee4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002ee4:	b580      	push	{r7, lr}
 8002ee6:	b084      	sub	sp, #16
 8002ee8:	af00      	add	r7, sp, #0
 8002eea:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d101      	bne.n	8002ef6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002ef2:	2301      	movs	r3, #1
 8002ef4:	e12b      	b.n	800314e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002efc:	b2db      	uxtb	r3, r3
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d106      	bne.n	8002f10 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	2200      	movs	r2, #0
 8002f06:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002f0a:	6878      	ldr	r0, [r7, #4]
 8002f0c:	f7ff faf8 	bl	8002500 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	2224      	movs	r2, #36	@ 0x24
 8002f14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	681a      	ldr	r2, [r3, #0]
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f022 0201 	bic.w	r2, r2, #1
 8002f26:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	681a      	ldr	r2, [r3, #0]
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002f36:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	681a      	ldr	r2, [r3, #0]
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002f46:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002f48:	f001 fbfc 	bl	8004744 <HAL_RCC_GetPCLK1Freq>
 8002f4c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	685b      	ldr	r3, [r3, #4]
 8002f52:	4a81      	ldr	r2, [pc, #516]	@ (8003158 <HAL_I2C_Init+0x274>)
 8002f54:	4293      	cmp	r3, r2
 8002f56:	d807      	bhi.n	8002f68 <HAL_I2C_Init+0x84>
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	4a80      	ldr	r2, [pc, #512]	@ (800315c <HAL_I2C_Init+0x278>)
 8002f5c:	4293      	cmp	r3, r2
 8002f5e:	bf94      	ite	ls
 8002f60:	2301      	movls	r3, #1
 8002f62:	2300      	movhi	r3, #0
 8002f64:	b2db      	uxtb	r3, r3
 8002f66:	e006      	b.n	8002f76 <HAL_I2C_Init+0x92>
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	4a7d      	ldr	r2, [pc, #500]	@ (8003160 <HAL_I2C_Init+0x27c>)
 8002f6c:	4293      	cmp	r3, r2
 8002f6e:	bf94      	ite	ls
 8002f70:	2301      	movls	r3, #1
 8002f72:	2300      	movhi	r3, #0
 8002f74:	b2db      	uxtb	r3, r3
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d001      	beq.n	8002f7e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002f7a:	2301      	movs	r3, #1
 8002f7c:	e0e7      	b.n	800314e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	4a78      	ldr	r2, [pc, #480]	@ (8003164 <HAL_I2C_Init+0x280>)
 8002f82:	fba2 2303 	umull	r2, r3, r2, r3
 8002f86:	0c9b      	lsrs	r3, r3, #18
 8002f88:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	685b      	ldr	r3, [r3, #4]
 8002f90:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	68ba      	ldr	r2, [r7, #8]
 8002f9a:	430a      	orrs	r2, r1
 8002f9c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	6a1b      	ldr	r3, [r3, #32]
 8002fa4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	685b      	ldr	r3, [r3, #4]
 8002fac:	4a6a      	ldr	r2, [pc, #424]	@ (8003158 <HAL_I2C_Init+0x274>)
 8002fae:	4293      	cmp	r3, r2
 8002fb0:	d802      	bhi.n	8002fb8 <HAL_I2C_Init+0xd4>
 8002fb2:	68bb      	ldr	r3, [r7, #8]
 8002fb4:	3301      	adds	r3, #1
 8002fb6:	e009      	b.n	8002fcc <HAL_I2C_Init+0xe8>
 8002fb8:	68bb      	ldr	r3, [r7, #8]
 8002fba:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002fbe:	fb02 f303 	mul.w	r3, r2, r3
 8002fc2:	4a69      	ldr	r2, [pc, #420]	@ (8003168 <HAL_I2C_Init+0x284>)
 8002fc4:	fba2 2303 	umull	r2, r3, r2, r3
 8002fc8:	099b      	lsrs	r3, r3, #6
 8002fca:	3301      	adds	r3, #1
 8002fcc:	687a      	ldr	r2, [r7, #4]
 8002fce:	6812      	ldr	r2, [r2, #0]
 8002fd0:	430b      	orrs	r3, r1
 8002fd2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	69db      	ldr	r3, [r3, #28]
 8002fda:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002fde:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	685b      	ldr	r3, [r3, #4]
 8002fe6:	495c      	ldr	r1, [pc, #368]	@ (8003158 <HAL_I2C_Init+0x274>)
 8002fe8:	428b      	cmp	r3, r1
 8002fea:	d819      	bhi.n	8003020 <HAL_I2C_Init+0x13c>
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	1e59      	subs	r1, r3, #1
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	685b      	ldr	r3, [r3, #4]
 8002ff4:	005b      	lsls	r3, r3, #1
 8002ff6:	fbb1 f3f3 	udiv	r3, r1, r3
 8002ffa:	1c59      	adds	r1, r3, #1
 8002ffc:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003000:	400b      	ands	r3, r1
 8003002:	2b00      	cmp	r3, #0
 8003004:	d00a      	beq.n	800301c <HAL_I2C_Init+0x138>
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	1e59      	subs	r1, r3, #1
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	685b      	ldr	r3, [r3, #4]
 800300e:	005b      	lsls	r3, r3, #1
 8003010:	fbb1 f3f3 	udiv	r3, r1, r3
 8003014:	3301      	adds	r3, #1
 8003016:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800301a:	e051      	b.n	80030c0 <HAL_I2C_Init+0x1dc>
 800301c:	2304      	movs	r3, #4
 800301e:	e04f      	b.n	80030c0 <HAL_I2C_Init+0x1dc>
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	689b      	ldr	r3, [r3, #8]
 8003024:	2b00      	cmp	r3, #0
 8003026:	d111      	bne.n	800304c <HAL_I2C_Init+0x168>
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	1e58      	subs	r0, r3, #1
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	6859      	ldr	r1, [r3, #4]
 8003030:	460b      	mov	r3, r1
 8003032:	005b      	lsls	r3, r3, #1
 8003034:	440b      	add	r3, r1
 8003036:	fbb0 f3f3 	udiv	r3, r0, r3
 800303a:	3301      	adds	r3, #1
 800303c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003040:	2b00      	cmp	r3, #0
 8003042:	bf0c      	ite	eq
 8003044:	2301      	moveq	r3, #1
 8003046:	2300      	movne	r3, #0
 8003048:	b2db      	uxtb	r3, r3
 800304a:	e012      	b.n	8003072 <HAL_I2C_Init+0x18e>
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	1e58      	subs	r0, r3, #1
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	6859      	ldr	r1, [r3, #4]
 8003054:	460b      	mov	r3, r1
 8003056:	009b      	lsls	r3, r3, #2
 8003058:	440b      	add	r3, r1
 800305a:	0099      	lsls	r1, r3, #2
 800305c:	440b      	add	r3, r1
 800305e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003062:	3301      	adds	r3, #1
 8003064:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003068:	2b00      	cmp	r3, #0
 800306a:	bf0c      	ite	eq
 800306c:	2301      	moveq	r3, #1
 800306e:	2300      	movne	r3, #0
 8003070:	b2db      	uxtb	r3, r3
 8003072:	2b00      	cmp	r3, #0
 8003074:	d001      	beq.n	800307a <HAL_I2C_Init+0x196>
 8003076:	2301      	movs	r3, #1
 8003078:	e022      	b.n	80030c0 <HAL_I2C_Init+0x1dc>
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	689b      	ldr	r3, [r3, #8]
 800307e:	2b00      	cmp	r3, #0
 8003080:	d10e      	bne.n	80030a0 <HAL_I2C_Init+0x1bc>
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	1e58      	subs	r0, r3, #1
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	6859      	ldr	r1, [r3, #4]
 800308a:	460b      	mov	r3, r1
 800308c:	005b      	lsls	r3, r3, #1
 800308e:	440b      	add	r3, r1
 8003090:	fbb0 f3f3 	udiv	r3, r0, r3
 8003094:	3301      	adds	r3, #1
 8003096:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800309a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800309e:	e00f      	b.n	80030c0 <HAL_I2C_Init+0x1dc>
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	1e58      	subs	r0, r3, #1
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	6859      	ldr	r1, [r3, #4]
 80030a8:	460b      	mov	r3, r1
 80030aa:	009b      	lsls	r3, r3, #2
 80030ac:	440b      	add	r3, r1
 80030ae:	0099      	lsls	r1, r3, #2
 80030b0:	440b      	add	r3, r1
 80030b2:	fbb0 f3f3 	udiv	r3, r0, r3
 80030b6:	3301      	adds	r3, #1
 80030b8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80030bc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80030c0:	6879      	ldr	r1, [r7, #4]
 80030c2:	6809      	ldr	r1, [r1, #0]
 80030c4:	4313      	orrs	r3, r2
 80030c6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	69da      	ldr	r2, [r3, #28]
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	6a1b      	ldr	r3, [r3, #32]
 80030da:	431a      	orrs	r2, r3
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	430a      	orrs	r2, r1
 80030e2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	689b      	ldr	r3, [r3, #8]
 80030ea:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80030ee:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80030f2:	687a      	ldr	r2, [r7, #4]
 80030f4:	6911      	ldr	r1, [r2, #16]
 80030f6:	687a      	ldr	r2, [r7, #4]
 80030f8:	68d2      	ldr	r2, [r2, #12]
 80030fa:	4311      	orrs	r1, r2
 80030fc:	687a      	ldr	r2, [r7, #4]
 80030fe:	6812      	ldr	r2, [r2, #0]
 8003100:	430b      	orrs	r3, r1
 8003102:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	68db      	ldr	r3, [r3, #12]
 800310a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	695a      	ldr	r2, [r3, #20]
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	699b      	ldr	r3, [r3, #24]
 8003116:	431a      	orrs	r2, r3
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	430a      	orrs	r2, r1
 800311e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	681a      	ldr	r2, [r3, #0]
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	f042 0201 	orr.w	r2, r2, #1
 800312e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	2200      	movs	r2, #0
 8003134:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	2220      	movs	r2, #32
 800313a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	2200      	movs	r2, #0
 8003142:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	2200      	movs	r2, #0
 8003148:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800314c:	2300      	movs	r3, #0
}
 800314e:	4618      	mov	r0, r3
 8003150:	3710      	adds	r7, #16
 8003152:	46bd      	mov	sp, r7
 8003154:	bd80      	pop	{r7, pc}
 8003156:	bf00      	nop
 8003158:	000186a0 	.word	0x000186a0
 800315c:	001e847f 	.word	0x001e847f
 8003160:	003d08ff 	.word	0x003d08ff
 8003164:	431bde83 	.word	0x431bde83
 8003168:	10624dd3 	.word	0x10624dd3

0800316c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800316c:	b580      	push	{r7, lr}
 800316e:	b088      	sub	sp, #32
 8003170:	af02      	add	r7, sp, #8
 8003172:	60f8      	str	r0, [r7, #12]
 8003174:	4608      	mov	r0, r1
 8003176:	4611      	mov	r1, r2
 8003178:	461a      	mov	r2, r3
 800317a:	4603      	mov	r3, r0
 800317c:	817b      	strh	r3, [r7, #10]
 800317e:	460b      	mov	r3, r1
 8003180:	813b      	strh	r3, [r7, #8]
 8003182:	4613      	mov	r3, r2
 8003184:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003186:	f7ff fbe7 	bl	8002958 <HAL_GetTick>
 800318a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003192:	b2db      	uxtb	r3, r3
 8003194:	2b20      	cmp	r3, #32
 8003196:	f040 80d9 	bne.w	800334c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800319a:	697b      	ldr	r3, [r7, #20]
 800319c:	9300      	str	r3, [sp, #0]
 800319e:	2319      	movs	r3, #25
 80031a0:	2201      	movs	r2, #1
 80031a2:	496d      	ldr	r1, [pc, #436]	@ (8003358 <HAL_I2C_Mem_Write+0x1ec>)
 80031a4:	68f8      	ldr	r0, [r7, #12]
 80031a6:	f000 fccd 	bl	8003b44 <I2C_WaitOnFlagUntilTimeout>
 80031aa:	4603      	mov	r3, r0
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d001      	beq.n	80031b4 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80031b0:	2302      	movs	r3, #2
 80031b2:	e0cc      	b.n	800334e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80031ba:	2b01      	cmp	r3, #1
 80031bc:	d101      	bne.n	80031c2 <HAL_I2C_Mem_Write+0x56>
 80031be:	2302      	movs	r3, #2
 80031c0:	e0c5      	b.n	800334e <HAL_I2C_Mem_Write+0x1e2>
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	2201      	movs	r2, #1
 80031c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	f003 0301 	and.w	r3, r3, #1
 80031d4:	2b01      	cmp	r3, #1
 80031d6:	d007      	beq.n	80031e8 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	681a      	ldr	r2, [r3, #0]
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	f042 0201 	orr.w	r2, r2, #1
 80031e6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	681a      	ldr	r2, [r3, #0]
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80031f6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	2221      	movs	r2, #33	@ 0x21
 80031fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	2240      	movs	r2, #64	@ 0x40
 8003204:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	2200      	movs	r2, #0
 800320c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	6a3a      	ldr	r2, [r7, #32]
 8003212:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003218:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800321e:	b29a      	uxth	r2, r3
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	4a4d      	ldr	r2, [pc, #308]	@ (800335c <HAL_I2C_Mem_Write+0x1f0>)
 8003228:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800322a:	88f8      	ldrh	r0, [r7, #6]
 800322c:	893a      	ldrh	r2, [r7, #8]
 800322e:	8979      	ldrh	r1, [r7, #10]
 8003230:	697b      	ldr	r3, [r7, #20]
 8003232:	9301      	str	r3, [sp, #4]
 8003234:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003236:	9300      	str	r3, [sp, #0]
 8003238:	4603      	mov	r3, r0
 800323a:	68f8      	ldr	r0, [r7, #12]
 800323c:	f000 fb04 	bl	8003848 <I2C_RequestMemoryWrite>
 8003240:	4603      	mov	r3, r0
 8003242:	2b00      	cmp	r3, #0
 8003244:	d052      	beq.n	80032ec <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003246:	2301      	movs	r3, #1
 8003248:	e081      	b.n	800334e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800324a:	697a      	ldr	r2, [r7, #20]
 800324c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800324e:	68f8      	ldr	r0, [r7, #12]
 8003250:	f000 fd92 	bl	8003d78 <I2C_WaitOnTXEFlagUntilTimeout>
 8003254:	4603      	mov	r3, r0
 8003256:	2b00      	cmp	r3, #0
 8003258:	d00d      	beq.n	8003276 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800325e:	2b04      	cmp	r3, #4
 8003260:	d107      	bne.n	8003272 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	681a      	ldr	r2, [r3, #0]
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003270:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003272:	2301      	movs	r3, #1
 8003274:	e06b      	b.n	800334e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800327a:	781a      	ldrb	r2, [r3, #0]
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003286:	1c5a      	adds	r2, r3, #1
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003290:	3b01      	subs	r3, #1
 8003292:	b29a      	uxth	r2, r3
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800329c:	b29b      	uxth	r3, r3
 800329e:	3b01      	subs	r3, #1
 80032a0:	b29a      	uxth	r2, r3
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	695b      	ldr	r3, [r3, #20]
 80032ac:	f003 0304 	and.w	r3, r3, #4
 80032b0:	2b04      	cmp	r3, #4
 80032b2:	d11b      	bne.n	80032ec <HAL_I2C_Mem_Write+0x180>
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d017      	beq.n	80032ec <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032c0:	781a      	ldrb	r2, [r3, #0]
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032cc:	1c5a      	adds	r2, r3, #1
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032d6:	3b01      	subs	r3, #1
 80032d8:	b29a      	uxth	r2, r3
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032e2:	b29b      	uxth	r3, r3
 80032e4:	3b01      	subs	r3, #1
 80032e6:	b29a      	uxth	r2, r3
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d1aa      	bne.n	800324a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80032f4:	697a      	ldr	r2, [r7, #20]
 80032f6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80032f8:	68f8      	ldr	r0, [r7, #12]
 80032fa:	f000 fd85 	bl	8003e08 <I2C_WaitOnBTFFlagUntilTimeout>
 80032fe:	4603      	mov	r3, r0
 8003300:	2b00      	cmp	r3, #0
 8003302:	d00d      	beq.n	8003320 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003308:	2b04      	cmp	r3, #4
 800330a:	d107      	bne.n	800331c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	681a      	ldr	r2, [r3, #0]
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800331a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800331c:	2301      	movs	r3, #1
 800331e:	e016      	b.n	800334e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	681a      	ldr	r2, [r3, #0]
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800332e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	2220      	movs	r2, #32
 8003334:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	2200      	movs	r2, #0
 800333c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	2200      	movs	r2, #0
 8003344:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003348:	2300      	movs	r3, #0
 800334a:	e000      	b.n	800334e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 800334c:	2302      	movs	r3, #2
  }
}
 800334e:	4618      	mov	r0, r3
 8003350:	3718      	adds	r7, #24
 8003352:	46bd      	mov	sp, r7
 8003354:	bd80      	pop	{r7, pc}
 8003356:	bf00      	nop
 8003358:	00100002 	.word	0x00100002
 800335c:	ffff0000 	.word	0xffff0000

08003360 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003360:	b580      	push	{r7, lr}
 8003362:	b08c      	sub	sp, #48	@ 0x30
 8003364:	af02      	add	r7, sp, #8
 8003366:	60f8      	str	r0, [r7, #12]
 8003368:	4608      	mov	r0, r1
 800336a:	4611      	mov	r1, r2
 800336c:	461a      	mov	r2, r3
 800336e:	4603      	mov	r3, r0
 8003370:	817b      	strh	r3, [r7, #10]
 8003372:	460b      	mov	r3, r1
 8003374:	813b      	strh	r3, [r7, #8]
 8003376:	4613      	mov	r3, r2
 8003378:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 800337a:	2300      	movs	r3, #0
 800337c:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800337e:	f7ff faeb 	bl	8002958 <HAL_GetTick>
 8003382:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800338a:	b2db      	uxtb	r3, r3
 800338c:	2b20      	cmp	r3, #32
 800338e:	f040 8250 	bne.w	8003832 <HAL_I2C_Mem_Read+0x4d2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003392:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003394:	9300      	str	r3, [sp, #0]
 8003396:	2319      	movs	r3, #25
 8003398:	2201      	movs	r2, #1
 800339a:	4982      	ldr	r1, [pc, #520]	@ (80035a4 <HAL_I2C_Mem_Read+0x244>)
 800339c:	68f8      	ldr	r0, [r7, #12]
 800339e:	f000 fbd1 	bl	8003b44 <I2C_WaitOnFlagUntilTimeout>
 80033a2:	4603      	mov	r3, r0
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d001      	beq.n	80033ac <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 80033a8:	2302      	movs	r3, #2
 80033aa:	e243      	b.n	8003834 <HAL_I2C_Mem_Read+0x4d4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80033b2:	2b01      	cmp	r3, #1
 80033b4:	d101      	bne.n	80033ba <HAL_I2C_Mem_Read+0x5a>
 80033b6:	2302      	movs	r3, #2
 80033b8:	e23c      	b.n	8003834 <HAL_I2C_Mem_Read+0x4d4>
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	2201      	movs	r2, #1
 80033be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	f003 0301 	and.w	r3, r3, #1
 80033cc:	2b01      	cmp	r3, #1
 80033ce:	d007      	beq.n	80033e0 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	681a      	ldr	r2, [r3, #0]
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	f042 0201 	orr.w	r2, r2, #1
 80033de:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	681a      	ldr	r2, [r3, #0]
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80033ee:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	2222      	movs	r2, #34	@ 0x22
 80033f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	2240      	movs	r2, #64	@ 0x40
 80033fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	2200      	movs	r2, #0
 8003404:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800340a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8003410:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003416:	b29a      	uxth	r2, r3
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	4a62      	ldr	r2, [pc, #392]	@ (80035a8 <HAL_I2C_Mem_Read+0x248>)
 8003420:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003422:	88f8      	ldrh	r0, [r7, #6]
 8003424:	893a      	ldrh	r2, [r7, #8]
 8003426:	8979      	ldrh	r1, [r7, #10]
 8003428:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800342a:	9301      	str	r3, [sp, #4]
 800342c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800342e:	9300      	str	r3, [sp, #0]
 8003430:	4603      	mov	r3, r0
 8003432:	68f8      	ldr	r0, [r7, #12]
 8003434:	f000 fa9e 	bl	8003974 <I2C_RequestMemoryRead>
 8003438:	4603      	mov	r3, r0
 800343a:	2b00      	cmp	r3, #0
 800343c:	d001      	beq.n	8003442 <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 800343e:	2301      	movs	r3, #1
 8003440:	e1f8      	b.n	8003834 <HAL_I2C_Mem_Read+0x4d4>
    }

    if (hi2c->XferSize == 0U)
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003446:	2b00      	cmp	r3, #0
 8003448:	d113      	bne.n	8003472 <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800344a:	2300      	movs	r3, #0
 800344c:	61fb      	str	r3, [r7, #28]
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	695b      	ldr	r3, [r3, #20]
 8003454:	61fb      	str	r3, [r7, #28]
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	699b      	ldr	r3, [r3, #24]
 800345c:	61fb      	str	r3, [r7, #28]
 800345e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	681a      	ldr	r2, [r3, #0]
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800346e:	601a      	str	r2, [r3, #0]
 8003470:	e1cc      	b.n	800380c <HAL_I2C_Mem_Read+0x4ac>
    }
    else if (hi2c->XferSize == 1U)
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003476:	2b01      	cmp	r3, #1
 8003478:	d11e      	bne.n	80034b8 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	681a      	ldr	r2, [r3, #0]
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003488:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800348a:	b672      	cpsid	i
}
 800348c:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800348e:	2300      	movs	r3, #0
 8003490:	61bb      	str	r3, [r7, #24]
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	695b      	ldr	r3, [r3, #20]
 8003498:	61bb      	str	r3, [r7, #24]
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	699b      	ldr	r3, [r3, #24]
 80034a0:	61bb      	str	r3, [r7, #24]
 80034a2:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	681a      	ldr	r2, [r3, #0]
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80034b2:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80034b4:	b662      	cpsie	i
}
 80034b6:	e035      	b.n	8003524 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034bc:	2b02      	cmp	r3, #2
 80034be:	d11e      	bne.n	80034fe <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	681a      	ldr	r2, [r3, #0]
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80034ce:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80034d0:	b672      	cpsid	i
}
 80034d2:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80034d4:	2300      	movs	r3, #0
 80034d6:	617b      	str	r3, [r7, #20]
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	695b      	ldr	r3, [r3, #20]
 80034de:	617b      	str	r3, [r7, #20]
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	699b      	ldr	r3, [r3, #24]
 80034e6:	617b      	str	r3, [r7, #20]
 80034e8:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	681a      	ldr	r2, [r3, #0]
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80034f8:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80034fa:	b662      	cpsie	i
}
 80034fc:	e012      	b.n	8003524 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	681a      	ldr	r2, [r3, #0]
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800350c:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800350e:	2300      	movs	r3, #0
 8003510:	613b      	str	r3, [r7, #16]
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	695b      	ldr	r3, [r3, #20]
 8003518:	613b      	str	r3, [r7, #16]
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	699b      	ldr	r3, [r3, #24]
 8003520:	613b      	str	r3, [r7, #16]
 8003522:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8003524:	e172      	b.n	800380c <HAL_I2C_Mem_Read+0x4ac>
    {
      if (hi2c->XferSize <= 3U)
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800352a:	2b03      	cmp	r3, #3
 800352c:	f200 811f 	bhi.w	800376e <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003534:	2b01      	cmp	r3, #1
 8003536:	d123      	bne.n	8003580 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003538:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800353a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800353c:	68f8      	ldr	r0, [r7, #12]
 800353e:	f000 fcab 	bl	8003e98 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003542:	4603      	mov	r3, r0
 8003544:	2b00      	cmp	r3, #0
 8003546:	d001      	beq.n	800354c <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 8003548:	2301      	movs	r3, #1
 800354a:	e173      	b.n	8003834 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	691a      	ldr	r2, [r3, #16]
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003556:	b2d2      	uxtb	r2, r2
 8003558:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800355e:	1c5a      	adds	r2, r3, #1
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003568:	3b01      	subs	r3, #1
 800356a:	b29a      	uxth	r2, r3
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003574:	b29b      	uxth	r3, r3
 8003576:	3b01      	subs	r3, #1
 8003578:	b29a      	uxth	r2, r3
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800357e:	e145      	b.n	800380c <HAL_I2C_Mem_Read+0x4ac>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003584:	2b02      	cmp	r3, #2
 8003586:	d152      	bne.n	800362e <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003588:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800358a:	9300      	str	r3, [sp, #0]
 800358c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800358e:	2200      	movs	r2, #0
 8003590:	4906      	ldr	r1, [pc, #24]	@ (80035ac <HAL_I2C_Mem_Read+0x24c>)
 8003592:	68f8      	ldr	r0, [r7, #12]
 8003594:	f000 fad6 	bl	8003b44 <I2C_WaitOnFlagUntilTimeout>
 8003598:	4603      	mov	r3, r0
 800359a:	2b00      	cmp	r3, #0
 800359c:	d008      	beq.n	80035b0 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 800359e:	2301      	movs	r3, #1
 80035a0:	e148      	b.n	8003834 <HAL_I2C_Mem_Read+0x4d4>
 80035a2:	bf00      	nop
 80035a4:	00100002 	.word	0x00100002
 80035a8:	ffff0000 	.word	0xffff0000
 80035ac:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 80035b0:	b672      	cpsid	i
}
 80035b2:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	681a      	ldr	r2, [r3, #0]
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80035c2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	691a      	ldr	r2, [r3, #16]
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035ce:	b2d2      	uxtb	r2, r2
 80035d0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035d6:	1c5a      	adds	r2, r3, #1
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035e0:	3b01      	subs	r3, #1
 80035e2:	b29a      	uxth	r2, r3
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035ec:	b29b      	uxth	r3, r3
 80035ee:	3b01      	subs	r3, #1
 80035f0:	b29a      	uxth	r2, r3
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80035f6:	b662      	cpsie	i
}
 80035f8:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	691a      	ldr	r2, [r3, #16]
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003604:	b2d2      	uxtb	r2, r2
 8003606:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800360c:	1c5a      	adds	r2, r3, #1
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003616:	3b01      	subs	r3, #1
 8003618:	b29a      	uxth	r2, r3
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003622:	b29b      	uxth	r3, r3
 8003624:	3b01      	subs	r3, #1
 8003626:	b29a      	uxth	r2, r3
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800362c:	e0ee      	b.n	800380c <HAL_I2C_Mem_Read+0x4ac>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800362e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003630:	9300      	str	r3, [sp, #0]
 8003632:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003634:	2200      	movs	r2, #0
 8003636:	4981      	ldr	r1, [pc, #516]	@ (800383c <HAL_I2C_Mem_Read+0x4dc>)
 8003638:	68f8      	ldr	r0, [r7, #12]
 800363a:	f000 fa83 	bl	8003b44 <I2C_WaitOnFlagUntilTimeout>
 800363e:	4603      	mov	r3, r0
 8003640:	2b00      	cmp	r3, #0
 8003642:	d001      	beq.n	8003648 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 8003644:	2301      	movs	r3, #1
 8003646:	e0f5      	b.n	8003834 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	681a      	ldr	r2, [r3, #0]
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003656:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003658:	b672      	cpsid	i
}
 800365a:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	691a      	ldr	r2, [r3, #16]
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003666:	b2d2      	uxtb	r2, r2
 8003668:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800366e:	1c5a      	adds	r2, r3, #1
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003678:	3b01      	subs	r3, #1
 800367a:	b29a      	uxth	r2, r3
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003684:	b29b      	uxth	r3, r3
 8003686:	3b01      	subs	r3, #1
 8003688:	b29a      	uxth	r2, r3
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800368e:	4b6c      	ldr	r3, [pc, #432]	@ (8003840 <HAL_I2C_Mem_Read+0x4e0>)
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	08db      	lsrs	r3, r3, #3
 8003694:	4a6b      	ldr	r2, [pc, #428]	@ (8003844 <HAL_I2C_Mem_Read+0x4e4>)
 8003696:	fba2 2303 	umull	r2, r3, r2, r3
 800369a:	0a1a      	lsrs	r2, r3, #8
 800369c:	4613      	mov	r3, r2
 800369e:	009b      	lsls	r3, r3, #2
 80036a0:	4413      	add	r3, r2
 80036a2:	00da      	lsls	r2, r3, #3
 80036a4:	1ad3      	subs	r3, r2, r3
 80036a6:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 80036a8:	6a3b      	ldr	r3, [r7, #32]
 80036aa:	3b01      	subs	r3, #1
 80036ac:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 80036ae:	6a3b      	ldr	r3, [r7, #32]
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d118      	bne.n	80036e6 <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	2200      	movs	r2, #0
 80036b8:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	2220      	movs	r2, #32
 80036be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	2200      	movs	r2, #0
 80036c6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036ce:	f043 0220 	orr.w	r2, r3, #32
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 80036d6:	b662      	cpsie	i
}
 80036d8:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	2200      	movs	r2, #0
 80036de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 80036e2:	2301      	movs	r3, #1
 80036e4:	e0a6      	b.n	8003834 <HAL_I2C_Mem_Read+0x4d4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	695b      	ldr	r3, [r3, #20]
 80036ec:	f003 0304 	and.w	r3, r3, #4
 80036f0:	2b04      	cmp	r3, #4
 80036f2:	d1d9      	bne.n	80036a8 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	681a      	ldr	r2, [r3, #0]
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003702:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	691a      	ldr	r2, [r3, #16]
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800370e:	b2d2      	uxtb	r2, r2
 8003710:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003716:	1c5a      	adds	r2, r3, #1
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003720:	3b01      	subs	r3, #1
 8003722:	b29a      	uxth	r2, r3
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800372c:	b29b      	uxth	r3, r3
 800372e:	3b01      	subs	r3, #1
 8003730:	b29a      	uxth	r2, r3
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8003736:	b662      	cpsie	i
}
 8003738:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	691a      	ldr	r2, [r3, #16]
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003744:	b2d2      	uxtb	r2, r2
 8003746:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800374c:	1c5a      	adds	r2, r3, #1
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003756:	3b01      	subs	r3, #1
 8003758:	b29a      	uxth	r2, r3
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003762:	b29b      	uxth	r3, r3
 8003764:	3b01      	subs	r3, #1
 8003766:	b29a      	uxth	r2, r3
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800376c:	e04e      	b.n	800380c <HAL_I2C_Mem_Read+0x4ac>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800376e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003770:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003772:	68f8      	ldr	r0, [r7, #12]
 8003774:	f000 fb90 	bl	8003e98 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003778:	4603      	mov	r3, r0
 800377a:	2b00      	cmp	r3, #0
 800377c:	d001      	beq.n	8003782 <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 800377e:	2301      	movs	r3, #1
 8003780:	e058      	b.n	8003834 <HAL_I2C_Mem_Read+0x4d4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	691a      	ldr	r2, [r3, #16]
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800378c:	b2d2      	uxtb	r2, r2
 800378e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003794:	1c5a      	adds	r2, r3, #1
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800379e:	3b01      	subs	r3, #1
 80037a0:	b29a      	uxth	r2, r3
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80037aa:	b29b      	uxth	r3, r3
 80037ac:	3b01      	subs	r3, #1
 80037ae:	b29a      	uxth	r2, r3
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	695b      	ldr	r3, [r3, #20]
 80037ba:	f003 0304 	and.w	r3, r3, #4
 80037be:	2b04      	cmp	r3, #4
 80037c0:	d124      	bne.n	800380c <HAL_I2C_Mem_Read+0x4ac>
        {
          if (hi2c->XferSize == 3U)
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80037c6:	2b03      	cmp	r3, #3
 80037c8:	d107      	bne.n	80037da <HAL_I2C_Mem_Read+0x47a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	681a      	ldr	r2, [r3, #0]
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80037d8:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	691a      	ldr	r2, [r3, #16]
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037e4:	b2d2      	uxtb	r2, r2
 80037e6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037ec:	1c5a      	adds	r2, r3, #1
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80037f6:	3b01      	subs	r3, #1
 80037f8:	b29a      	uxth	r2, r3
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003802:	b29b      	uxth	r3, r3
 8003804:	3b01      	subs	r3, #1
 8003806:	b29a      	uxth	r2, r3
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003810:	2b00      	cmp	r3, #0
 8003812:	f47f ae88 	bne.w	8003526 <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	2220      	movs	r2, #32
 800381a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	2200      	movs	r2, #0
 8003822:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	2200      	movs	r2, #0
 800382a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800382e:	2300      	movs	r3, #0
 8003830:	e000      	b.n	8003834 <HAL_I2C_Mem_Read+0x4d4>
  }
  else
  {
    return HAL_BUSY;
 8003832:	2302      	movs	r3, #2
  }
}
 8003834:	4618      	mov	r0, r3
 8003836:	3728      	adds	r7, #40	@ 0x28
 8003838:	46bd      	mov	sp, r7
 800383a:	bd80      	pop	{r7, pc}
 800383c:	00010004 	.word	0x00010004
 8003840:	20000090 	.word	0x20000090
 8003844:	14f8b589 	.word	0x14f8b589

08003848 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003848:	b580      	push	{r7, lr}
 800384a:	b088      	sub	sp, #32
 800384c:	af02      	add	r7, sp, #8
 800384e:	60f8      	str	r0, [r7, #12]
 8003850:	4608      	mov	r0, r1
 8003852:	4611      	mov	r1, r2
 8003854:	461a      	mov	r2, r3
 8003856:	4603      	mov	r3, r0
 8003858:	817b      	strh	r3, [r7, #10]
 800385a:	460b      	mov	r3, r1
 800385c:	813b      	strh	r3, [r7, #8]
 800385e:	4613      	mov	r3, r2
 8003860:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	681a      	ldr	r2, [r3, #0]
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003870:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003872:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003874:	9300      	str	r3, [sp, #0]
 8003876:	6a3b      	ldr	r3, [r7, #32]
 8003878:	2200      	movs	r2, #0
 800387a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800387e:	68f8      	ldr	r0, [r7, #12]
 8003880:	f000 f960 	bl	8003b44 <I2C_WaitOnFlagUntilTimeout>
 8003884:	4603      	mov	r3, r0
 8003886:	2b00      	cmp	r3, #0
 8003888:	d00d      	beq.n	80038a6 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003894:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003898:	d103      	bne.n	80038a2 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80038a0:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80038a2:	2303      	movs	r3, #3
 80038a4:	e05f      	b.n	8003966 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80038a6:	897b      	ldrh	r3, [r7, #10]
 80038a8:	b2db      	uxtb	r3, r3
 80038aa:	461a      	mov	r2, r3
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80038b4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80038b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038b8:	6a3a      	ldr	r2, [r7, #32]
 80038ba:	492d      	ldr	r1, [pc, #180]	@ (8003970 <I2C_RequestMemoryWrite+0x128>)
 80038bc:	68f8      	ldr	r0, [r7, #12]
 80038be:	f000 f9bb 	bl	8003c38 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80038c2:	4603      	mov	r3, r0
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d001      	beq.n	80038cc <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80038c8:	2301      	movs	r3, #1
 80038ca:	e04c      	b.n	8003966 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80038cc:	2300      	movs	r3, #0
 80038ce:	617b      	str	r3, [r7, #20]
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	695b      	ldr	r3, [r3, #20]
 80038d6:	617b      	str	r3, [r7, #20]
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	699b      	ldr	r3, [r3, #24]
 80038de:	617b      	str	r3, [r7, #20]
 80038e0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80038e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80038e4:	6a39      	ldr	r1, [r7, #32]
 80038e6:	68f8      	ldr	r0, [r7, #12]
 80038e8:	f000 fa46 	bl	8003d78 <I2C_WaitOnTXEFlagUntilTimeout>
 80038ec:	4603      	mov	r3, r0
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d00d      	beq.n	800390e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038f6:	2b04      	cmp	r3, #4
 80038f8:	d107      	bne.n	800390a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	681a      	ldr	r2, [r3, #0]
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003908:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800390a:	2301      	movs	r3, #1
 800390c:	e02b      	b.n	8003966 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800390e:	88fb      	ldrh	r3, [r7, #6]
 8003910:	2b01      	cmp	r3, #1
 8003912:	d105      	bne.n	8003920 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003914:	893b      	ldrh	r3, [r7, #8]
 8003916:	b2da      	uxtb	r2, r3
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	611a      	str	r2, [r3, #16]
 800391e:	e021      	b.n	8003964 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003920:	893b      	ldrh	r3, [r7, #8]
 8003922:	0a1b      	lsrs	r3, r3, #8
 8003924:	b29b      	uxth	r3, r3
 8003926:	b2da      	uxtb	r2, r3
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800392e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003930:	6a39      	ldr	r1, [r7, #32]
 8003932:	68f8      	ldr	r0, [r7, #12]
 8003934:	f000 fa20 	bl	8003d78 <I2C_WaitOnTXEFlagUntilTimeout>
 8003938:	4603      	mov	r3, r0
 800393a:	2b00      	cmp	r3, #0
 800393c:	d00d      	beq.n	800395a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003942:	2b04      	cmp	r3, #4
 8003944:	d107      	bne.n	8003956 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	681a      	ldr	r2, [r3, #0]
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003954:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003956:	2301      	movs	r3, #1
 8003958:	e005      	b.n	8003966 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800395a:	893b      	ldrh	r3, [r7, #8]
 800395c:	b2da      	uxtb	r2, r3
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003964:	2300      	movs	r3, #0
}
 8003966:	4618      	mov	r0, r3
 8003968:	3718      	adds	r7, #24
 800396a:	46bd      	mov	sp, r7
 800396c:	bd80      	pop	{r7, pc}
 800396e:	bf00      	nop
 8003970:	00010002 	.word	0x00010002

08003974 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003974:	b580      	push	{r7, lr}
 8003976:	b088      	sub	sp, #32
 8003978:	af02      	add	r7, sp, #8
 800397a:	60f8      	str	r0, [r7, #12]
 800397c:	4608      	mov	r0, r1
 800397e:	4611      	mov	r1, r2
 8003980:	461a      	mov	r2, r3
 8003982:	4603      	mov	r3, r0
 8003984:	817b      	strh	r3, [r7, #10]
 8003986:	460b      	mov	r3, r1
 8003988:	813b      	strh	r3, [r7, #8]
 800398a:	4613      	mov	r3, r2
 800398c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	681a      	ldr	r2, [r3, #0]
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800399c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	681a      	ldr	r2, [r3, #0]
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80039ac:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80039ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039b0:	9300      	str	r3, [sp, #0]
 80039b2:	6a3b      	ldr	r3, [r7, #32]
 80039b4:	2200      	movs	r2, #0
 80039b6:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80039ba:	68f8      	ldr	r0, [r7, #12]
 80039bc:	f000 f8c2 	bl	8003b44 <I2C_WaitOnFlagUntilTimeout>
 80039c0:	4603      	mov	r3, r0
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d00d      	beq.n	80039e2 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039d0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80039d4:	d103      	bne.n	80039de <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80039dc:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80039de:	2303      	movs	r3, #3
 80039e0:	e0aa      	b.n	8003b38 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80039e2:	897b      	ldrh	r3, [r7, #10]
 80039e4:	b2db      	uxtb	r3, r3
 80039e6:	461a      	mov	r2, r3
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80039f0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80039f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039f4:	6a3a      	ldr	r2, [r7, #32]
 80039f6:	4952      	ldr	r1, [pc, #328]	@ (8003b40 <I2C_RequestMemoryRead+0x1cc>)
 80039f8:	68f8      	ldr	r0, [r7, #12]
 80039fa:	f000 f91d 	bl	8003c38 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80039fe:	4603      	mov	r3, r0
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d001      	beq.n	8003a08 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003a04:	2301      	movs	r3, #1
 8003a06:	e097      	b.n	8003b38 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003a08:	2300      	movs	r3, #0
 8003a0a:	617b      	str	r3, [r7, #20]
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	695b      	ldr	r3, [r3, #20]
 8003a12:	617b      	str	r3, [r7, #20]
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	699b      	ldr	r3, [r3, #24]
 8003a1a:	617b      	str	r3, [r7, #20]
 8003a1c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003a1e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a20:	6a39      	ldr	r1, [r7, #32]
 8003a22:	68f8      	ldr	r0, [r7, #12]
 8003a24:	f000 f9a8 	bl	8003d78 <I2C_WaitOnTXEFlagUntilTimeout>
 8003a28:	4603      	mov	r3, r0
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d00d      	beq.n	8003a4a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a32:	2b04      	cmp	r3, #4
 8003a34:	d107      	bne.n	8003a46 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	681a      	ldr	r2, [r3, #0]
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003a44:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003a46:	2301      	movs	r3, #1
 8003a48:	e076      	b.n	8003b38 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003a4a:	88fb      	ldrh	r3, [r7, #6]
 8003a4c:	2b01      	cmp	r3, #1
 8003a4e:	d105      	bne.n	8003a5c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003a50:	893b      	ldrh	r3, [r7, #8]
 8003a52:	b2da      	uxtb	r2, r3
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	611a      	str	r2, [r3, #16]
 8003a5a:	e021      	b.n	8003aa0 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003a5c:	893b      	ldrh	r3, [r7, #8]
 8003a5e:	0a1b      	lsrs	r3, r3, #8
 8003a60:	b29b      	uxth	r3, r3
 8003a62:	b2da      	uxtb	r2, r3
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003a6a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a6c:	6a39      	ldr	r1, [r7, #32]
 8003a6e:	68f8      	ldr	r0, [r7, #12]
 8003a70:	f000 f982 	bl	8003d78 <I2C_WaitOnTXEFlagUntilTimeout>
 8003a74:	4603      	mov	r3, r0
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d00d      	beq.n	8003a96 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a7e:	2b04      	cmp	r3, #4
 8003a80:	d107      	bne.n	8003a92 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	681a      	ldr	r2, [r3, #0]
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003a90:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003a92:	2301      	movs	r3, #1
 8003a94:	e050      	b.n	8003b38 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003a96:	893b      	ldrh	r3, [r7, #8]
 8003a98:	b2da      	uxtb	r2, r3
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003aa0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003aa2:	6a39      	ldr	r1, [r7, #32]
 8003aa4:	68f8      	ldr	r0, [r7, #12]
 8003aa6:	f000 f967 	bl	8003d78 <I2C_WaitOnTXEFlagUntilTimeout>
 8003aaa:	4603      	mov	r3, r0
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d00d      	beq.n	8003acc <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ab4:	2b04      	cmp	r3, #4
 8003ab6:	d107      	bne.n	8003ac8 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	681a      	ldr	r2, [r3, #0]
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003ac6:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003ac8:	2301      	movs	r3, #1
 8003aca:	e035      	b.n	8003b38 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	681a      	ldr	r2, [r3, #0]
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003ada:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003adc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ade:	9300      	str	r3, [sp, #0]
 8003ae0:	6a3b      	ldr	r3, [r7, #32]
 8003ae2:	2200      	movs	r2, #0
 8003ae4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003ae8:	68f8      	ldr	r0, [r7, #12]
 8003aea:	f000 f82b 	bl	8003b44 <I2C_WaitOnFlagUntilTimeout>
 8003aee:	4603      	mov	r3, r0
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d00d      	beq.n	8003b10 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003afe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003b02:	d103      	bne.n	8003b0c <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003b0a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003b0c:	2303      	movs	r3, #3
 8003b0e:	e013      	b.n	8003b38 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003b10:	897b      	ldrh	r3, [r7, #10]
 8003b12:	b2db      	uxtb	r3, r3
 8003b14:	f043 0301 	orr.w	r3, r3, #1
 8003b18:	b2da      	uxtb	r2, r3
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003b20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b22:	6a3a      	ldr	r2, [r7, #32]
 8003b24:	4906      	ldr	r1, [pc, #24]	@ (8003b40 <I2C_RequestMemoryRead+0x1cc>)
 8003b26:	68f8      	ldr	r0, [r7, #12]
 8003b28:	f000 f886 	bl	8003c38 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003b2c:	4603      	mov	r3, r0
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d001      	beq.n	8003b36 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8003b32:	2301      	movs	r3, #1
 8003b34:	e000      	b.n	8003b38 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8003b36:	2300      	movs	r3, #0
}
 8003b38:	4618      	mov	r0, r3
 8003b3a:	3718      	adds	r7, #24
 8003b3c:	46bd      	mov	sp, r7
 8003b3e:	bd80      	pop	{r7, pc}
 8003b40:	00010002 	.word	0x00010002

08003b44 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003b44:	b580      	push	{r7, lr}
 8003b46:	b084      	sub	sp, #16
 8003b48:	af00      	add	r7, sp, #0
 8003b4a:	60f8      	str	r0, [r7, #12]
 8003b4c:	60b9      	str	r1, [r7, #8]
 8003b4e:	603b      	str	r3, [r7, #0]
 8003b50:	4613      	mov	r3, r2
 8003b52:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003b54:	e048      	b.n	8003be8 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003b56:	683b      	ldr	r3, [r7, #0]
 8003b58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b5c:	d044      	beq.n	8003be8 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b5e:	f7fe fefb 	bl	8002958 <HAL_GetTick>
 8003b62:	4602      	mov	r2, r0
 8003b64:	69bb      	ldr	r3, [r7, #24]
 8003b66:	1ad3      	subs	r3, r2, r3
 8003b68:	683a      	ldr	r2, [r7, #0]
 8003b6a:	429a      	cmp	r2, r3
 8003b6c:	d302      	bcc.n	8003b74 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003b6e:	683b      	ldr	r3, [r7, #0]
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d139      	bne.n	8003be8 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003b74:	68bb      	ldr	r3, [r7, #8]
 8003b76:	0c1b      	lsrs	r3, r3, #16
 8003b78:	b2db      	uxtb	r3, r3
 8003b7a:	2b01      	cmp	r3, #1
 8003b7c:	d10d      	bne.n	8003b9a <I2C_WaitOnFlagUntilTimeout+0x56>
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	695b      	ldr	r3, [r3, #20]
 8003b84:	43da      	mvns	r2, r3
 8003b86:	68bb      	ldr	r3, [r7, #8]
 8003b88:	4013      	ands	r3, r2
 8003b8a:	b29b      	uxth	r3, r3
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	bf0c      	ite	eq
 8003b90:	2301      	moveq	r3, #1
 8003b92:	2300      	movne	r3, #0
 8003b94:	b2db      	uxtb	r3, r3
 8003b96:	461a      	mov	r2, r3
 8003b98:	e00c      	b.n	8003bb4 <I2C_WaitOnFlagUntilTimeout+0x70>
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	699b      	ldr	r3, [r3, #24]
 8003ba0:	43da      	mvns	r2, r3
 8003ba2:	68bb      	ldr	r3, [r7, #8]
 8003ba4:	4013      	ands	r3, r2
 8003ba6:	b29b      	uxth	r3, r3
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	bf0c      	ite	eq
 8003bac:	2301      	moveq	r3, #1
 8003bae:	2300      	movne	r3, #0
 8003bb0:	b2db      	uxtb	r3, r3
 8003bb2:	461a      	mov	r2, r3
 8003bb4:	79fb      	ldrb	r3, [r7, #7]
 8003bb6:	429a      	cmp	r2, r3
 8003bb8:	d116      	bne.n	8003be8 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	2200      	movs	r2, #0
 8003bbe:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	2220      	movs	r2, #32
 8003bc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	2200      	movs	r2, #0
 8003bcc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bd4:	f043 0220 	orr.w	r2, r3, #32
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	2200      	movs	r2, #0
 8003be0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003be4:	2301      	movs	r3, #1
 8003be6:	e023      	b.n	8003c30 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003be8:	68bb      	ldr	r3, [r7, #8]
 8003bea:	0c1b      	lsrs	r3, r3, #16
 8003bec:	b2db      	uxtb	r3, r3
 8003bee:	2b01      	cmp	r3, #1
 8003bf0:	d10d      	bne.n	8003c0e <I2C_WaitOnFlagUntilTimeout+0xca>
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	695b      	ldr	r3, [r3, #20]
 8003bf8:	43da      	mvns	r2, r3
 8003bfa:	68bb      	ldr	r3, [r7, #8]
 8003bfc:	4013      	ands	r3, r2
 8003bfe:	b29b      	uxth	r3, r3
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	bf0c      	ite	eq
 8003c04:	2301      	moveq	r3, #1
 8003c06:	2300      	movne	r3, #0
 8003c08:	b2db      	uxtb	r3, r3
 8003c0a:	461a      	mov	r2, r3
 8003c0c:	e00c      	b.n	8003c28 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	699b      	ldr	r3, [r3, #24]
 8003c14:	43da      	mvns	r2, r3
 8003c16:	68bb      	ldr	r3, [r7, #8]
 8003c18:	4013      	ands	r3, r2
 8003c1a:	b29b      	uxth	r3, r3
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	bf0c      	ite	eq
 8003c20:	2301      	moveq	r3, #1
 8003c22:	2300      	movne	r3, #0
 8003c24:	b2db      	uxtb	r3, r3
 8003c26:	461a      	mov	r2, r3
 8003c28:	79fb      	ldrb	r3, [r7, #7]
 8003c2a:	429a      	cmp	r2, r3
 8003c2c:	d093      	beq.n	8003b56 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003c2e:	2300      	movs	r3, #0
}
 8003c30:	4618      	mov	r0, r3
 8003c32:	3710      	adds	r7, #16
 8003c34:	46bd      	mov	sp, r7
 8003c36:	bd80      	pop	{r7, pc}

08003c38 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003c38:	b580      	push	{r7, lr}
 8003c3a:	b084      	sub	sp, #16
 8003c3c:	af00      	add	r7, sp, #0
 8003c3e:	60f8      	str	r0, [r7, #12]
 8003c40:	60b9      	str	r1, [r7, #8]
 8003c42:	607a      	str	r2, [r7, #4]
 8003c44:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003c46:	e071      	b.n	8003d2c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	695b      	ldr	r3, [r3, #20]
 8003c4e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c52:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003c56:	d123      	bne.n	8003ca0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	681a      	ldr	r2, [r3, #0]
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003c66:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003c70:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	2200      	movs	r2, #0
 8003c76:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	2220      	movs	r2, #32
 8003c7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	2200      	movs	r2, #0
 8003c84:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c8c:	f043 0204 	orr.w	r2, r3, #4
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	2200      	movs	r2, #0
 8003c98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003c9c:	2301      	movs	r3, #1
 8003c9e:	e067      	b.n	8003d70 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ca6:	d041      	beq.n	8003d2c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ca8:	f7fe fe56 	bl	8002958 <HAL_GetTick>
 8003cac:	4602      	mov	r2, r0
 8003cae:	683b      	ldr	r3, [r7, #0]
 8003cb0:	1ad3      	subs	r3, r2, r3
 8003cb2:	687a      	ldr	r2, [r7, #4]
 8003cb4:	429a      	cmp	r2, r3
 8003cb6:	d302      	bcc.n	8003cbe <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d136      	bne.n	8003d2c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003cbe:	68bb      	ldr	r3, [r7, #8]
 8003cc0:	0c1b      	lsrs	r3, r3, #16
 8003cc2:	b2db      	uxtb	r3, r3
 8003cc4:	2b01      	cmp	r3, #1
 8003cc6:	d10c      	bne.n	8003ce2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	695b      	ldr	r3, [r3, #20]
 8003cce:	43da      	mvns	r2, r3
 8003cd0:	68bb      	ldr	r3, [r7, #8]
 8003cd2:	4013      	ands	r3, r2
 8003cd4:	b29b      	uxth	r3, r3
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	bf14      	ite	ne
 8003cda:	2301      	movne	r3, #1
 8003cdc:	2300      	moveq	r3, #0
 8003cde:	b2db      	uxtb	r3, r3
 8003ce0:	e00b      	b.n	8003cfa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	699b      	ldr	r3, [r3, #24]
 8003ce8:	43da      	mvns	r2, r3
 8003cea:	68bb      	ldr	r3, [r7, #8]
 8003cec:	4013      	ands	r3, r2
 8003cee:	b29b      	uxth	r3, r3
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	bf14      	ite	ne
 8003cf4:	2301      	movne	r3, #1
 8003cf6:	2300      	moveq	r3, #0
 8003cf8:	b2db      	uxtb	r3, r3
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d016      	beq.n	8003d2c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	2200      	movs	r2, #0
 8003d02:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	2220      	movs	r2, #32
 8003d08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	2200      	movs	r2, #0
 8003d10:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d18:	f043 0220 	orr.w	r2, r3, #32
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	2200      	movs	r2, #0
 8003d24:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003d28:	2301      	movs	r3, #1
 8003d2a:	e021      	b.n	8003d70 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003d2c:	68bb      	ldr	r3, [r7, #8]
 8003d2e:	0c1b      	lsrs	r3, r3, #16
 8003d30:	b2db      	uxtb	r3, r3
 8003d32:	2b01      	cmp	r3, #1
 8003d34:	d10c      	bne.n	8003d50 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	695b      	ldr	r3, [r3, #20]
 8003d3c:	43da      	mvns	r2, r3
 8003d3e:	68bb      	ldr	r3, [r7, #8]
 8003d40:	4013      	ands	r3, r2
 8003d42:	b29b      	uxth	r3, r3
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	bf14      	ite	ne
 8003d48:	2301      	movne	r3, #1
 8003d4a:	2300      	moveq	r3, #0
 8003d4c:	b2db      	uxtb	r3, r3
 8003d4e:	e00b      	b.n	8003d68 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	699b      	ldr	r3, [r3, #24]
 8003d56:	43da      	mvns	r2, r3
 8003d58:	68bb      	ldr	r3, [r7, #8]
 8003d5a:	4013      	ands	r3, r2
 8003d5c:	b29b      	uxth	r3, r3
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	bf14      	ite	ne
 8003d62:	2301      	movne	r3, #1
 8003d64:	2300      	moveq	r3, #0
 8003d66:	b2db      	uxtb	r3, r3
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	f47f af6d 	bne.w	8003c48 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003d6e:	2300      	movs	r3, #0
}
 8003d70:	4618      	mov	r0, r3
 8003d72:	3710      	adds	r7, #16
 8003d74:	46bd      	mov	sp, r7
 8003d76:	bd80      	pop	{r7, pc}

08003d78 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003d78:	b580      	push	{r7, lr}
 8003d7a:	b084      	sub	sp, #16
 8003d7c:	af00      	add	r7, sp, #0
 8003d7e:	60f8      	str	r0, [r7, #12]
 8003d80:	60b9      	str	r1, [r7, #8]
 8003d82:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003d84:	e034      	b.n	8003df0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003d86:	68f8      	ldr	r0, [r7, #12]
 8003d88:	f000 f8e3 	bl	8003f52 <I2C_IsAcknowledgeFailed>
 8003d8c:	4603      	mov	r3, r0
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d001      	beq.n	8003d96 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003d92:	2301      	movs	r3, #1
 8003d94:	e034      	b.n	8003e00 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d96:	68bb      	ldr	r3, [r7, #8]
 8003d98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d9c:	d028      	beq.n	8003df0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d9e:	f7fe fddb 	bl	8002958 <HAL_GetTick>
 8003da2:	4602      	mov	r2, r0
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	1ad3      	subs	r3, r2, r3
 8003da8:	68ba      	ldr	r2, [r7, #8]
 8003daa:	429a      	cmp	r2, r3
 8003dac:	d302      	bcc.n	8003db4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003dae:	68bb      	ldr	r3, [r7, #8]
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d11d      	bne.n	8003df0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	695b      	ldr	r3, [r3, #20]
 8003dba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003dbe:	2b80      	cmp	r3, #128	@ 0x80
 8003dc0:	d016      	beq.n	8003df0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	2200      	movs	r2, #0
 8003dc6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	2220      	movs	r2, #32
 8003dcc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	2200      	movs	r2, #0
 8003dd4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ddc:	f043 0220 	orr.w	r2, r3, #32
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	2200      	movs	r2, #0
 8003de8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003dec:	2301      	movs	r3, #1
 8003dee:	e007      	b.n	8003e00 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	695b      	ldr	r3, [r3, #20]
 8003df6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003dfa:	2b80      	cmp	r3, #128	@ 0x80
 8003dfc:	d1c3      	bne.n	8003d86 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003dfe:	2300      	movs	r3, #0
}
 8003e00:	4618      	mov	r0, r3
 8003e02:	3710      	adds	r7, #16
 8003e04:	46bd      	mov	sp, r7
 8003e06:	bd80      	pop	{r7, pc}

08003e08 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003e08:	b580      	push	{r7, lr}
 8003e0a:	b084      	sub	sp, #16
 8003e0c:	af00      	add	r7, sp, #0
 8003e0e:	60f8      	str	r0, [r7, #12]
 8003e10:	60b9      	str	r1, [r7, #8]
 8003e12:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003e14:	e034      	b.n	8003e80 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003e16:	68f8      	ldr	r0, [r7, #12]
 8003e18:	f000 f89b 	bl	8003f52 <I2C_IsAcknowledgeFailed>
 8003e1c:	4603      	mov	r3, r0
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d001      	beq.n	8003e26 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003e22:	2301      	movs	r3, #1
 8003e24:	e034      	b.n	8003e90 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e26:	68bb      	ldr	r3, [r7, #8]
 8003e28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e2c:	d028      	beq.n	8003e80 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e2e:	f7fe fd93 	bl	8002958 <HAL_GetTick>
 8003e32:	4602      	mov	r2, r0
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	1ad3      	subs	r3, r2, r3
 8003e38:	68ba      	ldr	r2, [r7, #8]
 8003e3a:	429a      	cmp	r2, r3
 8003e3c:	d302      	bcc.n	8003e44 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003e3e:	68bb      	ldr	r3, [r7, #8]
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d11d      	bne.n	8003e80 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	695b      	ldr	r3, [r3, #20]
 8003e4a:	f003 0304 	and.w	r3, r3, #4
 8003e4e:	2b04      	cmp	r3, #4
 8003e50:	d016      	beq.n	8003e80 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	2200      	movs	r2, #0
 8003e56:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	2220      	movs	r2, #32
 8003e5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	2200      	movs	r2, #0
 8003e64:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e6c:	f043 0220 	orr.w	r2, r3, #32
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	2200      	movs	r2, #0
 8003e78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003e7c:	2301      	movs	r3, #1
 8003e7e:	e007      	b.n	8003e90 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	695b      	ldr	r3, [r3, #20]
 8003e86:	f003 0304 	and.w	r3, r3, #4
 8003e8a:	2b04      	cmp	r3, #4
 8003e8c:	d1c3      	bne.n	8003e16 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003e8e:	2300      	movs	r3, #0
}
 8003e90:	4618      	mov	r0, r3
 8003e92:	3710      	adds	r7, #16
 8003e94:	46bd      	mov	sp, r7
 8003e96:	bd80      	pop	{r7, pc}

08003e98 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003e98:	b580      	push	{r7, lr}
 8003e9a:	b084      	sub	sp, #16
 8003e9c:	af00      	add	r7, sp, #0
 8003e9e:	60f8      	str	r0, [r7, #12]
 8003ea0:	60b9      	str	r1, [r7, #8]
 8003ea2:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003ea4:	e049      	b.n	8003f3a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	695b      	ldr	r3, [r3, #20]
 8003eac:	f003 0310 	and.w	r3, r3, #16
 8003eb0:	2b10      	cmp	r3, #16
 8003eb2:	d119      	bne.n	8003ee8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	f06f 0210 	mvn.w	r2, #16
 8003ebc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	2200      	movs	r2, #0
 8003ec2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	2220      	movs	r2, #32
 8003ec8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	2200      	movs	r2, #0
 8003ed0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	2200      	movs	r2, #0
 8003ee0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003ee4:	2301      	movs	r3, #1
 8003ee6:	e030      	b.n	8003f4a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ee8:	f7fe fd36 	bl	8002958 <HAL_GetTick>
 8003eec:	4602      	mov	r2, r0
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	1ad3      	subs	r3, r2, r3
 8003ef2:	68ba      	ldr	r2, [r7, #8]
 8003ef4:	429a      	cmp	r2, r3
 8003ef6:	d302      	bcc.n	8003efe <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003ef8:	68bb      	ldr	r3, [r7, #8]
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d11d      	bne.n	8003f3a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	695b      	ldr	r3, [r3, #20]
 8003f04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f08:	2b40      	cmp	r3, #64	@ 0x40
 8003f0a:	d016      	beq.n	8003f3a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	2200      	movs	r2, #0
 8003f10:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	2220      	movs	r2, #32
 8003f16:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	2200      	movs	r2, #0
 8003f1e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f26:	f043 0220 	orr.w	r2, r3, #32
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	2200      	movs	r2, #0
 8003f32:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8003f36:	2301      	movs	r3, #1
 8003f38:	e007      	b.n	8003f4a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	695b      	ldr	r3, [r3, #20]
 8003f40:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f44:	2b40      	cmp	r3, #64	@ 0x40
 8003f46:	d1ae      	bne.n	8003ea6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003f48:	2300      	movs	r3, #0
}
 8003f4a:	4618      	mov	r0, r3
 8003f4c:	3710      	adds	r7, #16
 8003f4e:	46bd      	mov	sp, r7
 8003f50:	bd80      	pop	{r7, pc}

08003f52 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003f52:	b480      	push	{r7}
 8003f54:	b083      	sub	sp, #12
 8003f56:	af00      	add	r7, sp, #0
 8003f58:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	695b      	ldr	r3, [r3, #20]
 8003f60:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f64:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f68:	d11b      	bne.n	8003fa2 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003f72:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	2200      	movs	r2, #0
 8003f78:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	2220      	movs	r2, #32
 8003f7e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	2200      	movs	r2, #0
 8003f86:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f8e:	f043 0204 	orr.w	r2, r3, #4
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	2200      	movs	r2, #0
 8003f9a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003f9e:	2301      	movs	r3, #1
 8003fa0:	e000      	b.n	8003fa4 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003fa2:	2300      	movs	r3, #0
}
 8003fa4:	4618      	mov	r0, r3
 8003fa6:	370c      	adds	r7, #12
 8003fa8:	46bd      	mov	sp, r7
 8003faa:	bc80      	pop	{r7}
 8003fac:	4770      	bx	lr
	...

08003fb0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003fb0:	b580      	push	{r7, lr}
 8003fb2:	b086      	sub	sp, #24
 8003fb4:	af00      	add	r7, sp, #0
 8003fb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d101      	bne.n	8003fc2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003fbe:	2301      	movs	r3, #1
 8003fc0:	e272      	b.n	80044a8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	f003 0301 	and.w	r3, r3, #1
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	f000 8087 	beq.w	80040de <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003fd0:	4b92      	ldr	r3, [pc, #584]	@ (800421c <HAL_RCC_OscConfig+0x26c>)
 8003fd2:	685b      	ldr	r3, [r3, #4]
 8003fd4:	f003 030c 	and.w	r3, r3, #12
 8003fd8:	2b04      	cmp	r3, #4
 8003fda:	d00c      	beq.n	8003ff6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003fdc:	4b8f      	ldr	r3, [pc, #572]	@ (800421c <HAL_RCC_OscConfig+0x26c>)
 8003fde:	685b      	ldr	r3, [r3, #4]
 8003fe0:	f003 030c 	and.w	r3, r3, #12
 8003fe4:	2b08      	cmp	r3, #8
 8003fe6:	d112      	bne.n	800400e <HAL_RCC_OscConfig+0x5e>
 8003fe8:	4b8c      	ldr	r3, [pc, #560]	@ (800421c <HAL_RCC_OscConfig+0x26c>)
 8003fea:	685b      	ldr	r3, [r3, #4]
 8003fec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003ff0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003ff4:	d10b      	bne.n	800400e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ff6:	4b89      	ldr	r3, [pc, #548]	@ (800421c <HAL_RCC_OscConfig+0x26c>)
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d06c      	beq.n	80040dc <HAL_RCC_OscConfig+0x12c>
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	685b      	ldr	r3, [r3, #4]
 8004006:	2b00      	cmp	r3, #0
 8004008:	d168      	bne.n	80040dc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800400a:	2301      	movs	r3, #1
 800400c:	e24c      	b.n	80044a8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	685b      	ldr	r3, [r3, #4]
 8004012:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004016:	d106      	bne.n	8004026 <HAL_RCC_OscConfig+0x76>
 8004018:	4b80      	ldr	r3, [pc, #512]	@ (800421c <HAL_RCC_OscConfig+0x26c>)
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	4a7f      	ldr	r2, [pc, #508]	@ (800421c <HAL_RCC_OscConfig+0x26c>)
 800401e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004022:	6013      	str	r3, [r2, #0]
 8004024:	e02e      	b.n	8004084 <HAL_RCC_OscConfig+0xd4>
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	685b      	ldr	r3, [r3, #4]
 800402a:	2b00      	cmp	r3, #0
 800402c:	d10c      	bne.n	8004048 <HAL_RCC_OscConfig+0x98>
 800402e:	4b7b      	ldr	r3, [pc, #492]	@ (800421c <HAL_RCC_OscConfig+0x26c>)
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	4a7a      	ldr	r2, [pc, #488]	@ (800421c <HAL_RCC_OscConfig+0x26c>)
 8004034:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004038:	6013      	str	r3, [r2, #0]
 800403a:	4b78      	ldr	r3, [pc, #480]	@ (800421c <HAL_RCC_OscConfig+0x26c>)
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	4a77      	ldr	r2, [pc, #476]	@ (800421c <HAL_RCC_OscConfig+0x26c>)
 8004040:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004044:	6013      	str	r3, [r2, #0]
 8004046:	e01d      	b.n	8004084 <HAL_RCC_OscConfig+0xd4>
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	685b      	ldr	r3, [r3, #4]
 800404c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004050:	d10c      	bne.n	800406c <HAL_RCC_OscConfig+0xbc>
 8004052:	4b72      	ldr	r3, [pc, #456]	@ (800421c <HAL_RCC_OscConfig+0x26c>)
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	4a71      	ldr	r2, [pc, #452]	@ (800421c <HAL_RCC_OscConfig+0x26c>)
 8004058:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800405c:	6013      	str	r3, [r2, #0]
 800405e:	4b6f      	ldr	r3, [pc, #444]	@ (800421c <HAL_RCC_OscConfig+0x26c>)
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	4a6e      	ldr	r2, [pc, #440]	@ (800421c <HAL_RCC_OscConfig+0x26c>)
 8004064:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004068:	6013      	str	r3, [r2, #0]
 800406a:	e00b      	b.n	8004084 <HAL_RCC_OscConfig+0xd4>
 800406c:	4b6b      	ldr	r3, [pc, #428]	@ (800421c <HAL_RCC_OscConfig+0x26c>)
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	4a6a      	ldr	r2, [pc, #424]	@ (800421c <HAL_RCC_OscConfig+0x26c>)
 8004072:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004076:	6013      	str	r3, [r2, #0]
 8004078:	4b68      	ldr	r3, [pc, #416]	@ (800421c <HAL_RCC_OscConfig+0x26c>)
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	4a67      	ldr	r2, [pc, #412]	@ (800421c <HAL_RCC_OscConfig+0x26c>)
 800407e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004082:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	685b      	ldr	r3, [r3, #4]
 8004088:	2b00      	cmp	r3, #0
 800408a:	d013      	beq.n	80040b4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800408c:	f7fe fc64 	bl	8002958 <HAL_GetTick>
 8004090:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004092:	e008      	b.n	80040a6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004094:	f7fe fc60 	bl	8002958 <HAL_GetTick>
 8004098:	4602      	mov	r2, r0
 800409a:	693b      	ldr	r3, [r7, #16]
 800409c:	1ad3      	subs	r3, r2, r3
 800409e:	2b64      	cmp	r3, #100	@ 0x64
 80040a0:	d901      	bls.n	80040a6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80040a2:	2303      	movs	r3, #3
 80040a4:	e200      	b.n	80044a8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80040a6:	4b5d      	ldr	r3, [pc, #372]	@ (800421c <HAL_RCC_OscConfig+0x26c>)
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d0f0      	beq.n	8004094 <HAL_RCC_OscConfig+0xe4>
 80040b2:	e014      	b.n	80040de <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040b4:	f7fe fc50 	bl	8002958 <HAL_GetTick>
 80040b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80040ba:	e008      	b.n	80040ce <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80040bc:	f7fe fc4c 	bl	8002958 <HAL_GetTick>
 80040c0:	4602      	mov	r2, r0
 80040c2:	693b      	ldr	r3, [r7, #16]
 80040c4:	1ad3      	subs	r3, r2, r3
 80040c6:	2b64      	cmp	r3, #100	@ 0x64
 80040c8:	d901      	bls.n	80040ce <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80040ca:	2303      	movs	r3, #3
 80040cc:	e1ec      	b.n	80044a8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80040ce:	4b53      	ldr	r3, [pc, #332]	@ (800421c <HAL_RCC_OscConfig+0x26c>)
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d1f0      	bne.n	80040bc <HAL_RCC_OscConfig+0x10c>
 80040da:	e000      	b.n	80040de <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80040dc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	f003 0302 	and.w	r3, r3, #2
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d063      	beq.n	80041b2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80040ea:	4b4c      	ldr	r3, [pc, #304]	@ (800421c <HAL_RCC_OscConfig+0x26c>)
 80040ec:	685b      	ldr	r3, [r3, #4]
 80040ee:	f003 030c 	and.w	r3, r3, #12
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d00b      	beq.n	800410e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80040f6:	4b49      	ldr	r3, [pc, #292]	@ (800421c <HAL_RCC_OscConfig+0x26c>)
 80040f8:	685b      	ldr	r3, [r3, #4]
 80040fa:	f003 030c 	and.w	r3, r3, #12
 80040fe:	2b08      	cmp	r3, #8
 8004100:	d11c      	bne.n	800413c <HAL_RCC_OscConfig+0x18c>
 8004102:	4b46      	ldr	r3, [pc, #280]	@ (800421c <HAL_RCC_OscConfig+0x26c>)
 8004104:	685b      	ldr	r3, [r3, #4]
 8004106:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800410a:	2b00      	cmp	r3, #0
 800410c:	d116      	bne.n	800413c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800410e:	4b43      	ldr	r3, [pc, #268]	@ (800421c <HAL_RCC_OscConfig+0x26c>)
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	f003 0302 	and.w	r3, r3, #2
 8004116:	2b00      	cmp	r3, #0
 8004118:	d005      	beq.n	8004126 <HAL_RCC_OscConfig+0x176>
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	691b      	ldr	r3, [r3, #16]
 800411e:	2b01      	cmp	r3, #1
 8004120:	d001      	beq.n	8004126 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004122:	2301      	movs	r3, #1
 8004124:	e1c0      	b.n	80044a8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004126:	4b3d      	ldr	r3, [pc, #244]	@ (800421c <HAL_RCC_OscConfig+0x26c>)
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	695b      	ldr	r3, [r3, #20]
 8004132:	00db      	lsls	r3, r3, #3
 8004134:	4939      	ldr	r1, [pc, #228]	@ (800421c <HAL_RCC_OscConfig+0x26c>)
 8004136:	4313      	orrs	r3, r2
 8004138:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800413a:	e03a      	b.n	80041b2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	691b      	ldr	r3, [r3, #16]
 8004140:	2b00      	cmp	r3, #0
 8004142:	d020      	beq.n	8004186 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004144:	4b36      	ldr	r3, [pc, #216]	@ (8004220 <HAL_RCC_OscConfig+0x270>)
 8004146:	2201      	movs	r2, #1
 8004148:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800414a:	f7fe fc05 	bl	8002958 <HAL_GetTick>
 800414e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004150:	e008      	b.n	8004164 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004152:	f7fe fc01 	bl	8002958 <HAL_GetTick>
 8004156:	4602      	mov	r2, r0
 8004158:	693b      	ldr	r3, [r7, #16]
 800415a:	1ad3      	subs	r3, r2, r3
 800415c:	2b02      	cmp	r3, #2
 800415e:	d901      	bls.n	8004164 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004160:	2303      	movs	r3, #3
 8004162:	e1a1      	b.n	80044a8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004164:	4b2d      	ldr	r3, [pc, #180]	@ (800421c <HAL_RCC_OscConfig+0x26c>)
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	f003 0302 	and.w	r3, r3, #2
 800416c:	2b00      	cmp	r3, #0
 800416e:	d0f0      	beq.n	8004152 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004170:	4b2a      	ldr	r3, [pc, #168]	@ (800421c <HAL_RCC_OscConfig+0x26c>)
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	695b      	ldr	r3, [r3, #20]
 800417c:	00db      	lsls	r3, r3, #3
 800417e:	4927      	ldr	r1, [pc, #156]	@ (800421c <HAL_RCC_OscConfig+0x26c>)
 8004180:	4313      	orrs	r3, r2
 8004182:	600b      	str	r3, [r1, #0]
 8004184:	e015      	b.n	80041b2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004186:	4b26      	ldr	r3, [pc, #152]	@ (8004220 <HAL_RCC_OscConfig+0x270>)
 8004188:	2200      	movs	r2, #0
 800418a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800418c:	f7fe fbe4 	bl	8002958 <HAL_GetTick>
 8004190:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004192:	e008      	b.n	80041a6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004194:	f7fe fbe0 	bl	8002958 <HAL_GetTick>
 8004198:	4602      	mov	r2, r0
 800419a:	693b      	ldr	r3, [r7, #16]
 800419c:	1ad3      	subs	r3, r2, r3
 800419e:	2b02      	cmp	r3, #2
 80041a0:	d901      	bls.n	80041a6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80041a2:	2303      	movs	r3, #3
 80041a4:	e180      	b.n	80044a8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80041a6:	4b1d      	ldr	r3, [pc, #116]	@ (800421c <HAL_RCC_OscConfig+0x26c>)
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	f003 0302 	and.w	r3, r3, #2
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d1f0      	bne.n	8004194 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	f003 0308 	and.w	r3, r3, #8
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d03a      	beq.n	8004234 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	699b      	ldr	r3, [r3, #24]
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d019      	beq.n	80041fa <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80041c6:	4b17      	ldr	r3, [pc, #92]	@ (8004224 <HAL_RCC_OscConfig+0x274>)
 80041c8:	2201      	movs	r2, #1
 80041ca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80041cc:	f7fe fbc4 	bl	8002958 <HAL_GetTick>
 80041d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80041d2:	e008      	b.n	80041e6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80041d4:	f7fe fbc0 	bl	8002958 <HAL_GetTick>
 80041d8:	4602      	mov	r2, r0
 80041da:	693b      	ldr	r3, [r7, #16]
 80041dc:	1ad3      	subs	r3, r2, r3
 80041de:	2b02      	cmp	r3, #2
 80041e0:	d901      	bls.n	80041e6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80041e2:	2303      	movs	r3, #3
 80041e4:	e160      	b.n	80044a8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80041e6:	4b0d      	ldr	r3, [pc, #52]	@ (800421c <HAL_RCC_OscConfig+0x26c>)
 80041e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041ea:	f003 0302 	and.w	r3, r3, #2
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d0f0      	beq.n	80041d4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80041f2:	2001      	movs	r0, #1
 80041f4:	f000 face 	bl	8004794 <RCC_Delay>
 80041f8:	e01c      	b.n	8004234 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80041fa:	4b0a      	ldr	r3, [pc, #40]	@ (8004224 <HAL_RCC_OscConfig+0x274>)
 80041fc:	2200      	movs	r2, #0
 80041fe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004200:	f7fe fbaa 	bl	8002958 <HAL_GetTick>
 8004204:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004206:	e00f      	b.n	8004228 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004208:	f7fe fba6 	bl	8002958 <HAL_GetTick>
 800420c:	4602      	mov	r2, r0
 800420e:	693b      	ldr	r3, [r7, #16]
 8004210:	1ad3      	subs	r3, r2, r3
 8004212:	2b02      	cmp	r3, #2
 8004214:	d908      	bls.n	8004228 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004216:	2303      	movs	r3, #3
 8004218:	e146      	b.n	80044a8 <HAL_RCC_OscConfig+0x4f8>
 800421a:	bf00      	nop
 800421c:	40021000 	.word	0x40021000
 8004220:	42420000 	.word	0x42420000
 8004224:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004228:	4b92      	ldr	r3, [pc, #584]	@ (8004474 <HAL_RCC_OscConfig+0x4c4>)
 800422a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800422c:	f003 0302 	and.w	r3, r3, #2
 8004230:	2b00      	cmp	r3, #0
 8004232:	d1e9      	bne.n	8004208 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	f003 0304 	and.w	r3, r3, #4
 800423c:	2b00      	cmp	r3, #0
 800423e:	f000 80a6 	beq.w	800438e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004242:	2300      	movs	r3, #0
 8004244:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004246:	4b8b      	ldr	r3, [pc, #556]	@ (8004474 <HAL_RCC_OscConfig+0x4c4>)
 8004248:	69db      	ldr	r3, [r3, #28]
 800424a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800424e:	2b00      	cmp	r3, #0
 8004250:	d10d      	bne.n	800426e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004252:	4b88      	ldr	r3, [pc, #544]	@ (8004474 <HAL_RCC_OscConfig+0x4c4>)
 8004254:	69db      	ldr	r3, [r3, #28]
 8004256:	4a87      	ldr	r2, [pc, #540]	@ (8004474 <HAL_RCC_OscConfig+0x4c4>)
 8004258:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800425c:	61d3      	str	r3, [r2, #28]
 800425e:	4b85      	ldr	r3, [pc, #532]	@ (8004474 <HAL_RCC_OscConfig+0x4c4>)
 8004260:	69db      	ldr	r3, [r3, #28]
 8004262:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004266:	60bb      	str	r3, [r7, #8]
 8004268:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800426a:	2301      	movs	r3, #1
 800426c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800426e:	4b82      	ldr	r3, [pc, #520]	@ (8004478 <HAL_RCC_OscConfig+0x4c8>)
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004276:	2b00      	cmp	r3, #0
 8004278:	d118      	bne.n	80042ac <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800427a:	4b7f      	ldr	r3, [pc, #508]	@ (8004478 <HAL_RCC_OscConfig+0x4c8>)
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	4a7e      	ldr	r2, [pc, #504]	@ (8004478 <HAL_RCC_OscConfig+0x4c8>)
 8004280:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004284:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004286:	f7fe fb67 	bl	8002958 <HAL_GetTick>
 800428a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800428c:	e008      	b.n	80042a0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800428e:	f7fe fb63 	bl	8002958 <HAL_GetTick>
 8004292:	4602      	mov	r2, r0
 8004294:	693b      	ldr	r3, [r7, #16]
 8004296:	1ad3      	subs	r3, r2, r3
 8004298:	2b64      	cmp	r3, #100	@ 0x64
 800429a:	d901      	bls.n	80042a0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800429c:	2303      	movs	r3, #3
 800429e:	e103      	b.n	80044a8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042a0:	4b75      	ldr	r3, [pc, #468]	@ (8004478 <HAL_RCC_OscConfig+0x4c8>)
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d0f0      	beq.n	800428e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	68db      	ldr	r3, [r3, #12]
 80042b0:	2b01      	cmp	r3, #1
 80042b2:	d106      	bne.n	80042c2 <HAL_RCC_OscConfig+0x312>
 80042b4:	4b6f      	ldr	r3, [pc, #444]	@ (8004474 <HAL_RCC_OscConfig+0x4c4>)
 80042b6:	6a1b      	ldr	r3, [r3, #32]
 80042b8:	4a6e      	ldr	r2, [pc, #440]	@ (8004474 <HAL_RCC_OscConfig+0x4c4>)
 80042ba:	f043 0301 	orr.w	r3, r3, #1
 80042be:	6213      	str	r3, [r2, #32]
 80042c0:	e02d      	b.n	800431e <HAL_RCC_OscConfig+0x36e>
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	68db      	ldr	r3, [r3, #12]
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d10c      	bne.n	80042e4 <HAL_RCC_OscConfig+0x334>
 80042ca:	4b6a      	ldr	r3, [pc, #424]	@ (8004474 <HAL_RCC_OscConfig+0x4c4>)
 80042cc:	6a1b      	ldr	r3, [r3, #32]
 80042ce:	4a69      	ldr	r2, [pc, #420]	@ (8004474 <HAL_RCC_OscConfig+0x4c4>)
 80042d0:	f023 0301 	bic.w	r3, r3, #1
 80042d4:	6213      	str	r3, [r2, #32]
 80042d6:	4b67      	ldr	r3, [pc, #412]	@ (8004474 <HAL_RCC_OscConfig+0x4c4>)
 80042d8:	6a1b      	ldr	r3, [r3, #32]
 80042da:	4a66      	ldr	r2, [pc, #408]	@ (8004474 <HAL_RCC_OscConfig+0x4c4>)
 80042dc:	f023 0304 	bic.w	r3, r3, #4
 80042e0:	6213      	str	r3, [r2, #32]
 80042e2:	e01c      	b.n	800431e <HAL_RCC_OscConfig+0x36e>
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	68db      	ldr	r3, [r3, #12]
 80042e8:	2b05      	cmp	r3, #5
 80042ea:	d10c      	bne.n	8004306 <HAL_RCC_OscConfig+0x356>
 80042ec:	4b61      	ldr	r3, [pc, #388]	@ (8004474 <HAL_RCC_OscConfig+0x4c4>)
 80042ee:	6a1b      	ldr	r3, [r3, #32]
 80042f0:	4a60      	ldr	r2, [pc, #384]	@ (8004474 <HAL_RCC_OscConfig+0x4c4>)
 80042f2:	f043 0304 	orr.w	r3, r3, #4
 80042f6:	6213      	str	r3, [r2, #32]
 80042f8:	4b5e      	ldr	r3, [pc, #376]	@ (8004474 <HAL_RCC_OscConfig+0x4c4>)
 80042fa:	6a1b      	ldr	r3, [r3, #32]
 80042fc:	4a5d      	ldr	r2, [pc, #372]	@ (8004474 <HAL_RCC_OscConfig+0x4c4>)
 80042fe:	f043 0301 	orr.w	r3, r3, #1
 8004302:	6213      	str	r3, [r2, #32]
 8004304:	e00b      	b.n	800431e <HAL_RCC_OscConfig+0x36e>
 8004306:	4b5b      	ldr	r3, [pc, #364]	@ (8004474 <HAL_RCC_OscConfig+0x4c4>)
 8004308:	6a1b      	ldr	r3, [r3, #32]
 800430a:	4a5a      	ldr	r2, [pc, #360]	@ (8004474 <HAL_RCC_OscConfig+0x4c4>)
 800430c:	f023 0301 	bic.w	r3, r3, #1
 8004310:	6213      	str	r3, [r2, #32]
 8004312:	4b58      	ldr	r3, [pc, #352]	@ (8004474 <HAL_RCC_OscConfig+0x4c4>)
 8004314:	6a1b      	ldr	r3, [r3, #32]
 8004316:	4a57      	ldr	r2, [pc, #348]	@ (8004474 <HAL_RCC_OscConfig+0x4c4>)
 8004318:	f023 0304 	bic.w	r3, r3, #4
 800431c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	68db      	ldr	r3, [r3, #12]
 8004322:	2b00      	cmp	r3, #0
 8004324:	d015      	beq.n	8004352 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004326:	f7fe fb17 	bl	8002958 <HAL_GetTick>
 800432a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800432c:	e00a      	b.n	8004344 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800432e:	f7fe fb13 	bl	8002958 <HAL_GetTick>
 8004332:	4602      	mov	r2, r0
 8004334:	693b      	ldr	r3, [r7, #16]
 8004336:	1ad3      	subs	r3, r2, r3
 8004338:	f241 3288 	movw	r2, #5000	@ 0x1388
 800433c:	4293      	cmp	r3, r2
 800433e:	d901      	bls.n	8004344 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004340:	2303      	movs	r3, #3
 8004342:	e0b1      	b.n	80044a8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004344:	4b4b      	ldr	r3, [pc, #300]	@ (8004474 <HAL_RCC_OscConfig+0x4c4>)
 8004346:	6a1b      	ldr	r3, [r3, #32]
 8004348:	f003 0302 	and.w	r3, r3, #2
 800434c:	2b00      	cmp	r3, #0
 800434e:	d0ee      	beq.n	800432e <HAL_RCC_OscConfig+0x37e>
 8004350:	e014      	b.n	800437c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004352:	f7fe fb01 	bl	8002958 <HAL_GetTick>
 8004356:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004358:	e00a      	b.n	8004370 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800435a:	f7fe fafd 	bl	8002958 <HAL_GetTick>
 800435e:	4602      	mov	r2, r0
 8004360:	693b      	ldr	r3, [r7, #16]
 8004362:	1ad3      	subs	r3, r2, r3
 8004364:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004368:	4293      	cmp	r3, r2
 800436a:	d901      	bls.n	8004370 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800436c:	2303      	movs	r3, #3
 800436e:	e09b      	b.n	80044a8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004370:	4b40      	ldr	r3, [pc, #256]	@ (8004474 <HAL_RCC_OscConfig+0x4c4>)
 8004372:	6a1b      	ldr	r3, [r3, #32]
 8004374:	f003 0302 	and.w	r3, r3, #2
 8004378:	2b00      	cmp	r3, #0
 800437a:	d1ee      	bne.n	800435a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800437c:	7dfb      	ldrb	r3, [r7, #23]
 800437e:	2b01      	cmp	r3, #1
 8004380:	d105      	bne.n	800438e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004382:	4b3c      	ldr	r3, [pc, #240]	@ (8004474 <HAL_RCC_OscConfig+0x4c4>)
 8004384:	69db      	ldr	r3, [r3, #28]
 8004386:	4a3b      	ldr	r2, [pc, #236]	@ (8004474 <HAL_RCC_OscConfig+0x4c4>)
 8004388:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800438c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	69db      	ldr	r3, [r3, #28]
 8004392:	2b00      	cmp	r3, #0
 8004394:	f000 8087 	beq.w	80044a6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004398:	4b36      	ldr	r3, [pc, #216]	@ (8004474 <HAL_RCC_OscConfig+0x4c4>)
 800439a:	685b      	ldr	r3, [r3, #4]
 800439c:	f003 030c 	and.w	r3, r3, #12
 80043a0:	2b08      	cmp	r3, #8
 80043a2:	d061      	beq.n	8004468 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	69db      	ldr	r3, [r3, #28]
 80043a8:	2b02      	cmp	r3, #2
 80043aa:	d146      	bne.n	800443a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80043ac:	4b33      	ldr	r3, [pc, #204]	@ (800447c <HAL_RCC_OscConfig+0x4cc>)
 80043ae:	2200      	movs	r2, #0
 80043b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043b2:	f7fe fad1 	bl	8002958 <HAL_GetTick>
 80043b6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80043b8:	e008      	b.n	80043cc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80043ba:	f7fe facd 	bl	8002958 <HAL_GetTick>
 80043be:	4602      	mov	r2, r0
 80043c0:	693b      	ldr	r3, [r7, #16]
 80043c2:	1ad3      	subs	r3, r2, r3
 80043c4:	2b02      	cmp	r3, #2
 80043c6:	d901      	bls.n	80043cc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80043c8:	2303      	movs	r3, #3
 80043ca:	e06d      	b.n	80044a8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80043cc:	4b29      	ldr	r3, [pc, #164]	@ (8004474 <HAL_RCC_OscConfig+0x4c4>)
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d1f0      	bne.n	80043ba <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	6a1b      	ldr	r3, [r3, #32]
 80043dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80043e0:	d108      	bne.n	80043f4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80043e2:	4b24      	ldr	r3, [pc, #144]	@ (8004474 <HAL_RCC_OscConfig+0x4c4>)
 80043e4:	685b      	ldr	r3, [r3, #4]
 80043e6:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	689b      	ldr	r3, [r3, #8]
 80043ee:	4921      	ldr	r1, [pc, #132]	@ (8004474 <HAL_RCC_OscConfig+0x4c4>)
 80043f0:	4313      	orrs	r3, r2
 80043f2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80043f4:	4b1f      	ldr	r3, [pc, #124]	@ (8004474 <HAL_RCC_OscConfig+0x4c4>)
 80043f6:	685b      	ldr	r3, [r3, #4]
 80043f8:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	6a19      	ldr	r1, [r3, #32]
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004404:	430b      	orrs	r3, r1
 8004406:	491b      	ldr	r1, [pc, #108]	@ (8004474 <HAL_RCC_OscConfig+0x4c4>)
 8004408:	4313      	orrs	r3, r2
 800440a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800440c:	4b1b      	ldr	r3, [pc, #108]	@ (800447c <HAL_RCC_OscConfig+0x4cc>)
 800440e:	2201      	movs	r2, #1
 8004410:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004412:	f7fe faa1 	bl	8002958 <HAL_GetTick>
 8004416:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004418:	e008      	b.n	800442c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800441a:	f7fe fa9d 	bl	8002958 <HAL_GetTick>
 800441e:	4602      	mov	r2, r0
 8004420:	693b      	ldr	r3, [r7, #16]
 8004422:	1ad3      	subs	r3, r2, r3
 8004424:	2b02      	cmp	r3, #2
 8004426:	d901      	bls.n	800442c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004428:	2303      	movs	r3, #3
 800442a:	e03d      	b.n	80044a8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800442c:	4b11      	ldr	r3, [pc, #68]	@ (8004474 <HAL_RCC_OscConfig+0x4c4>)
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004434:	2b00      	cmp	r3, #0
 8004436:	d0f0      	beq.n	800441a <HAL_RCC_OscConfig+0x46a>
 8004438:	e035      	b.n	80044a6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800443a:	4b10      	ldr	r3, [pc, #64]	@ (800447c <HAL_RCC_OscConfig+0x4cc>)
 800443c:	2200      	movs	r2, #0
 800443e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004440:	f7fe fa8a 	bl	8002958 <HAL_GetTick>
 8004444:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004446:	e008      	b.n	800445a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004448:	f7fe fa86 	bl	8002958 <HAL_GetTick>
 800444c:	4602      	mov	r2, r0
 800444e:	693b      	ldr	r3, [r7, #16]
 8004450:	1ad3      	subs	r3, r2, r3
 8004452:	2b02      	cmp	r3, #2
 8004454:	d901      	bls.n	800445a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004456:	2303      	movs	r3, #3
 8004458:	e026      	b.n	80044a8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800445a:	4b06      	ldr	r3, [pc, #24]	@ (8004474 <HAL_RCC_OscConfig+0x4c4>)
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004462:	2b00      	cmp	r3, #0
 8004464:	d1f0      	bne.n	8004448 <HAL_RCC_OscConfig+0x498>
 8004466:	e01e      	b.n	80044a6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	69db      	ldr	r3, [r3, #28]
 800446c:	2b01      	cmp	r3, #1
 800446e:	d107      	bne.n	8004480 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8004470:	2301      	movs	r3, #1
 8004472:	e019      	b.n	80044a8 <HAL_RCC_OscConfig+0x4f8>
 8004474:	40021000 	.word	0x40021000
 8004478:	40007000 	.word	0x40007000
 800447c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004480:	4b0b      	ldr	r3, [pc, #44]	@ (80044b0 <HAL_RCC_OscConfig+0x500>)
 8004482:	685b      	ldr	r3, [r3, #4]
 8004484:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	6a1b      	ldr	r3, [r3, #32]
 8004490:	429a      	cmp	r2, r3
 8004492:	d106      	bne.n	80044a2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800449e:	429a      	cmp	r2, r3
 80044a0:	d001      	beq.n	80044a6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80044a2:	2301      	movs	r3, #1
 80044a4:	e000      	b.n	80044a8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80044a6:	2300      	movs	r3, #0
}
 80044a8:	4618      	mov	r0, r3
 80044aa:	3718      	adds	r7, #24
 80044ac:	46bd      	mov	sp, r7
 80044ae:	bd80      	pop	{r7, pc}
 80044b0:	40021000 	.word	0x40021000

080044b4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80044b4:	b580      	push	{r7, lr}
 80044b6:	b084      	sub	sp, #16
 80044b8:	af00      	add	r7, sp, #0
 80044ba:	6078      	str	r0, [r7, #4]
 80044bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d101      	bne.n	80044c8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80044c4:	2301      	movs	r3, #1
 80044c6:	e0d0      	b.n	800466a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80044c8:	4b6a      	ldr	r3, [pc, #424]	@ (8004674 <HAL_RCC_ClockConfig+0x1c0>)
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	f003 0307 	and.w	r3, r3, #7
 80044d0:	683a      	ldr	r2, [r7, #0]
 80044d2:	429a      	cmp	r2, r3
 80044d4:	d910      	bls.n	80044f8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80044d6:	4b67      	ldr	r3, [pc, #412]	@ (8004674 <HAL_RCC_ClockConfig+0x1c0>)
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	f023 0207 	bic.w	r2, r3, #7
 80044de:	4965      	ldr	r1, [pc, #404]	@ (8004674 <HAL_RCC_ClockConfig+0x1c0>)
 80044e0:	683b      	ldr	r3, [r7, #0]
 80044e2:	4313      	orrs	r3, r2
 80044e4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80044e6:	4b63      	ldr	r3, [pc, #396]	@ (8004674 <HAL_RCC_ClockConfig+0x1c0>)
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	f003 0307 	and.w	r3, r3, #7
 80044ee:	683a      	ldr	r2, [r7, #0]
 80044f0:	429a      	cmp	r2, r3
 80044f2:	d001      	beq.n	80044f8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80044f4:	2301      	movs	r3, #1
 80044f6:	e0b8      	b.n	800466a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	f003 0302 	and.w	r3, r3, #2
 8004500:	2b00      	cmp	r3, #0
 8004502:	d020      	beq.n	8004546 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f003 0304 	and.w	r3, r3, #4
 800450c:	2b00      	cmp	r3, #0
 800450e:	d005      	beq.n	800451c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004510:	4b59      	ldr	r3, [pc, #356]	@ (8004678 <HAL_RCC_ClockConfig+0x1c4>)
 8004512:	685b      	ldr	r3, [r3, #4]
 8004514:	4a58      	ldr	r2, [pc, #352]	@ (8004678 <HAL_RCC_ClockConfig+0x1c4>)
 8004516:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800451a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	f003 0308 	and.w	r3, r3, #8
 8004524:	2b00      	cmp	r3, #0
 8004526:	d005      	beq.n	8004534 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004528:	4b53      	ldr	r3, [pc, #332]	@ (8004678 <HAL_RCC_ClockConfig+0x1c4>)
 800452a:	685b      	ldr	r3, [r3, #4]
 800452c:	4a52      	ldr	r2, [pc, #328]	@ (8004678 <HAL_RCC_ClockConfig+0x1c4>)
 800452e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8004532:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004534:	4b50      	ldr	r3, [pc, #320]	@ (8004678 <HAL_RCC_ClockConfig+0x1c4>)
 8004536:	685b      	ldr	r3, [r3, #4]
 8004538:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	689b      	ldr	r3, [r3, #8]
 8004540:	494d      	ldr	r1, [pc, #308]	@ (8004678 <HAL_RCC_ClockConfig+0x1c4>)
 8004542:	4313      	orrs	r3, r2
 8004544:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	f003 0301 	and.w	r3, r3, #1
 800454e:	2b00      	cmp	r3, #0
 8004550:	d040      	beq.n	80045d4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	685b      	ldr	r3, [r3, #4]
 8004556:	2b01      	cmp	r3, #1
 8004558:	d107      	bne.n	800456a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800455a:	4b47      	ldr	r3, [pc, #284]	@ (8004678 <HAL_RCC_ClockConfig+0x1c4>)
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004562:	2b00      	cmp	r3, #0
 8004564:	d115      	bne.n	8004592 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004566:	2301      	movs	r3, #1
 8004568:	e07f      	b.n	800466a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	685b      	ldr	r3, [r3, #4]
 800456e:	2b02      	cmp	r3, #2
 8004570:	d107      	bne.n	8004582 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004572:	4b41      	ldr	r3, [pc, #260]	@ (8004678 <HAL_RCC_ClockConfig+0x1c4>)
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800457a:	2b00      	cmp	r3, #0
 800457c:	d109      	bne.n	8004592 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800457e:	2301      	movs	r3, #1
 8004580:	e073      	b.n	800466a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004582:	4b3d      	ldr	r3, [pc, #244]	@ (8004678 <HAL_RCC_ClockConfig+0x1c4>)
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	f003 0302 	and.w	r3, r3, #2
 800458a:	2b00      	cmp	r3, #0
 800458c:	d101      	bne.n	8004592 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800458e:	2301      	movs	r3, #1
 8004590:	e06b      	b.n	800466a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004592:	4b39      	ldr	r3, [pc, #228]	@ (8004678 <HAL_RCC_ClockConfig+0x1c4>)
 8004594:	685b      	ldr	r3, [r3, #4]
 8004596:	f023 0203 	bic.w	r2, r3, #3
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	685b      	ldr	r3, [r3, #4]
 800459e:	4936      	ldr	r1, [pc, #216]	@ (8004678 <HAL_RCC_ClockConfig+0x1c4>)
 80045a0:	4313      	orrs	r3, r2
 80045a2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80045a4:	f7fe f9d8 	bl	8002958 <HAL_GetTick>
 80045a8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80045aa:	e00a      	b.n	80045c2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80045ac:	f7fe f9d4 	bl	8002958 <HAL_GetTick>
 80045b0:	4602      	mov	r2, r0
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	1ad3      	subs	r3, r2, r3
 80045b6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80045ba:	4293      	cmp	r3, r2
 80045bc:	d901      	bls.n	80045c2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80045be:	2303      	movs	r3, #3
 80045c0:	e053      	b.n	800466a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80045c2:	4b2d      	ldr	r3, [pc, #180]	@ (8004678 <HAL_RCC_ClockConfig+0x1c4>)
 80045c4:	685b      	ldr	r3, [r3, #4]
 80045c6:	f003 020c 	and.w	r2, r3, #12
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	685b      	ldr	r3, [r3, #4]
 80045ce:	009b      	lsls	r3, r3, #2
 80045d0:	429a      	cmp	r2, r3
 80045d2:	d1eb      	bne.n	80045ac <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80045d4:	4b27      	ldr	r3, [pc, #156]	@ (8004674 <HAL_RCC_ClockConfig+0x1c0>)
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	f003 0307 	and.w	r3, r3, #7
 80045dc:	683a      	ldr	r2, [r7, #0]
 80045de:	429a      	cmp	r2, r3
 80045e0:	d210      	bcs.n	8004604 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80045e2:	4b24      	ldr	r3, [pc, #144]	@ (8004674 <HAL_RCC_ClockConfig+0x1c0>)
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	f023 0207 	bic.w	r2, r3, #7
 80045ea:	4922      	ldr	r1, [pc, #136]	@ (8004674 <HAL_RCC_ClockConfig+0x1c0>)
 80045ec:	683b      	ldr	r3, [r7, #0]
 80045ee:	4313      	orrs	r3, r2
 80045f0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80045f2:	4b20      	ldr	r3, [pc, #128]	@ (8004674 <HAL_RCC_ClockConfig+0x1c0>)
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	f003 0307 	and.w	r3, r3, #7
 80045fa:	683a      	ldr	r2, [r7, #0]
 80045fc:	429a      	cmp	r2, r3
 80045fe:	d001      	beq.n	8004604 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004600:	2301      	movs	r3, #1
 8004602:	e032      	b.n	800466a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	f003 0304 	and.w	r3, r3, #4
 800460c:	2b00      	cmp	r3, #0
 800460e:	d008      	beq.n	8004622 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004610:	4b19      	ldr	r3, [pc, #100]	@ (8004678 <HAL_RCC_ClockConfig+0x1c4>)
 8004612:	685b      	ldr	r3, [r3, #4]
 8004614:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	68db      	ldr	r3, [r3, #12]
 800461c:	4916      	ldr	r1, [pc, #88]	@ (8004678 <HAL_RCC_ClockConfig+0x1c4>)
 800461e:	4313      	orrs	r3, r2
 8004620:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	f003 0308 	and.w	r3, r3, #8
 800462a:	2b00      	cmp	r3, #0
 800462c:	d009      	beq.n	8004642 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800462e:	4b12      	ldr	r3, [pc, #72]	@ (8004678 <HAL_RCC_ClockConfig+0x1c4>)
 8004630:	685b      	ldr	r3, [r3, #4]
 8004632:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	691b      	ldr	r3, [r3, #16]
 800463a:	00db      	lsls	r3, r3, #3
 800463c:	490e      	ldr	r1, [pc, #56]	@ (8004678 <HAL_RCC_ClockConfig+0x1c4>)
 800463e:	4313      	orrs	r3, r2
 8004640:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004642:	f000 f821 	bl	8004688 <HAL_RCC_GetSysClockFreq>
 8004646:	4602      	mov	r2, r0
 8004648:	4b0b      	ldr	r3, [pc, #44]	@ (8004678 <HAL_RCC_ClockConfig+0x1c4>)
 800464a:	685b      	ldr	r3, [r3, #4]
 800464c:	091b      	lsrs	r3, r3, #4
 800464e:	f003 030f 	and.w	r3, r3, #15
 8004652:	490a      	ldr	r1, [pc, #40]	@ (800467c <HAL_RCC_ClockConfig+0x1c8>)
 8004654:	5ccb      	ldrb	r3, [r1, r3]
 8004656:	fa22 f303 	lsr.w	r3, r2, r3
 800465a:	4a09      	ldr	r2, [pc, #36]	@ (8004680 <HAL_RCC_ClockConfig+0x1cc>)
 800465c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800465e:	4b09      	ldr	r3, [pc, #36]	@ (8004684 <HAL_RCC_ClockConfig+0x1d0>)
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	4618      	mov	r0, r3
 8004664:	f7fe f936 	bl	80028d4 <HAL_InitTick>

  return HAL_OK;
 8004668:	2300      	movs	r3, #0
}
 800466a:	4618      	mov	r0, r3
 800466c:	3710      	adds	r7, #16
 800466e:	46bd      	mov	sp, r7
 8004670:	bd80      	pop	{r7, pc}
 8004672:	bf00      	nop
 8004674:	40022000 	.word	0x40022000
 8004678:	40021000 	.word	0x40021000
 800467c:	0800a730 	.word	0x0800a730
 8004680:	20000090 	.word	0x20000090
 8004684:	20000094 	.word	0x20000094

08004688 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004688:	b480      	push	{r7}
 800468a:	b087      	sub	sp, #28
 800468c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800468e:	2300      	movs	r3, #0
 8004690:	60fb      	str	r3, [r7, #12]
 8004692:	2300      	movs	r3, #0
 8004694:	60bb      	str	r3, [r7, #8]
 8004696:	2300      	movs	r3, #0
 8004698:	617b      	str	r3, [r7, #20]
 800469a:	2300      	movs	r3, #0
 800469c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800469e:	2300      	movs	r3, #0
 80046a0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80046a2:	4b1e      	ldr	r3, [pc, #120]	@ (800471c <HAL_RCC_GetSysClockFreq+0x94>)
 80046a4:	685b      	ldr	r3, [r3, #4]
 80046a6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	f003 030c 	and.w	r3, r3, #12
 80046ae:	2b04      	cmp	r3, #4
 80046b0:	d002      	beq.n	80046b8 <HAL_RCC_GetSysClockFreq+0x30>
 80046b2:	2b08      	cmp	r3, #8
 80046b4:	d003      	beq.n	80046be <HAL_RCC_GetSysClockFreq+0x36>
 80046b6:	e027      	b.n	8004708 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80046b8:	4b19      	ldr	r3, [pc, #100]	@ (8004720 <HAL_RCC_GetSysClockFreq+0x98>)
 80046ba:	613b      	str	r3, [r7, #16]
      break;
 80046bc:	e027      	b.n	800470e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	0c9b      	lsrs	r3, r3, #18
 80046c2:	f003 030f 	and.w	r3, r3, #15
 80046c6:	4a17      	ldr	r2, [pc, #92]	@ (8004724 <HAL_RCC_GetSysClockFreq+0x9c>)
 80046c8:	5cd3      	ldrb	r3, [r2, r3]
 80046ca:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d010      	beq.n	80046f8 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80046d6:	4b11      	ldr	r3, [pc, #68]	@ (800471c <HAL_RCC_GetSysClockFreq+0x94>)
 80046d8:	685b      	ldr	r3, [r3, #4]
 80046da:	0c5b      	lsrs	r3, r3, #17
 80046dc:	f003 0301 	and.w	r3, r3, #1
 80046e0:	4a11      	ldr	r2, [pc, #68]	@ (8004728 <HAL_RCC_GetSysClockFreq+0xa0>)
 80046e2:	5cd3      	ldrb	r3, [r2, r3]
 80046e4:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	4a0d      	ldr	r2, [pc, #52]	@ (8004720 <HAL_RCC_GetSysClockFreq+0x98>)
 80046ea:	fb03 f202 	mul.w	r2, r3, r2
 80046ee:	68bb      	ldr	r3, [r7, #8]
 80046f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80046f4:	617b      	str	r3, [r7, #20]
 80046f6:	e004      	b.n	8004702 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	4a0c      	ldr	r2, [pc, #48]	@ (800472c <HAL_RCC_GetSysClockFreq+0xa4>)
 80046fc:	fb02 f303 	mul.w	r3, r2, r3
 8004700:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8004702:	697b      	ldr	r3, [r7, #20]
 8004704:	613b      	str	r3, [r7, #16]
      break;
 8004706:	e002      	b.n	800470e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004708:	4b05      	ldr	r3, [pc, #20]	@ (8004720 <HAL_RCC_GetSysClockFreq+0x98>)
 800470a:	613b      	str	r3, [r7, #16]
      break;
 800470c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800470e:	693b      	ldr	r3, [r7, #16]
}
 8004710:	4618      	mov	r0, r3
 8004712:	371c      	adds	r7, #28
 8004714:	46bd      	mov	sp, r7
 8004716:	bc80      	pop	{r7}
 8004718:	4770      	bx	lr
 800471a:	bf00      	nop
 800471c:	40021000 	.word	0x40021000
 8004720:	007a1200 	.word	0x007a1200
 8004724:	0800a748 	.word	0x0800a748
 8004728:	0800a758 	.word	0x0800a758
 800472c:	003d0900 	.word	0x003d0900

08004730 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004730:	b480      	push	{r7}
 8004732:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004734:	4b02      	ldr	r3, [pc, #8]	@ (8004740 <HAL_RCC_GetHCLKFreq+0x10>)
 8004736:	681b      	ldr	r3, [r3, #0]
}
 8004738:	4618      	mov	r0, r3
 800473a:	46bd      	mov	sp, r7
 800473c:	bc80      	pop	{r7}
 800473e:	4770      	bx	lr
 8004740:	20000090 	.word	0x20000090

08004744 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004744:	b580      	push	{r7, lr}
 8004746:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004748:	f7ff fff2 	bl	8004730 <HAL_RCC_GetHCLKFreq>
 800474c:	4602      	mov	r2, r0
 800474e:	4b05      	ldr	r3, [pc, #20]	@ (8004764 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004750:	685b      	ldr	r3, [r3, #4]
 8004752:	0a1b      	lsrs	r3, r3, #8
 8004754:	f003 0307 	and.w	r3, r3, #7
 8004758:	4903      	ldr	r1, [pc, #12]	@ (8004768 <HAL_RCC_GetPCLK1Freq+0x24>)
 800475a:	5ccb      	ldrb	r3, [r1, r3]
 800475c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004760:	4618      	mov	r0, r3
 8004762:	bd80      	pop	{r7, pc}
 8004764:	40021000 	.word	0x40021000
 8004768:	0800a740 	.word	0x0800a740

0800476c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800476c:	b580      	push	{r7, lr}
 800476e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004770:	f7ff ffde 	bl	8004730 <HAL_RCC_GetHCLKFreq>
 8004774:	4602      	mov	r2, r0
 8004776:	4b05      	ldr	r3, [pc, #20]	@ (800478c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004778:	685b      	ldr	r3, [r3, #4]
 800477a:	0adb      	lsrs	r3, r3, #11
 800477c:	f003 0307 	and.w	r3, r3, #7
 8004780:	4903      	ldr	r1, [pc, #12]	@ (8004790 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004782:	5ccb      	ldrb	r3, [r1, r3]
 8004784:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004788:	4618      	mov	r0, r3
 800478a:	bd80      	pop	{r7, pc}
 800478c:	40021000 	.word	0x40021000
 8004790:	0800a740 	.word	0x0800a740

08004794 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004794:	b480      	push	{r7}
 8004796:	b085      	sub	sp, #20
 8004798:	af00      	add	r7, sp, #0
 800479a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800479c:	4b0a      	ldr	r3, [pc, #40]	@ (80047c8 <RCC_Delay+0x34>)
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	4a0a      	ldr	r2, [pc, #40]	@ (80047cc <RCC_Delay+0x38>)
 80047a2:	fba2 2303 	umull	r2, r3, r2, r3
 80047a6:	0a5b      	lsrs	r3, r3, #9
 80047a8:	687a      	ldr	r2, [r7, #4]
 80047aa:	fb02 f303 	mul.w	r3, r2, r3
 80047ae:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80047b0:	bf00      	nop
  }
  while (Delay --);
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	1e5a      	subs	r2, r3, #1
 80047b6:	60fa      	str	r2, [r7, #12]
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d1f9      	bne.n	80047b0 <RCC_Delay+0x1c>
}
 80047bc:	bf00      	nop
 80047be:	bf00      	nop
 80047c0:	3714      	adds	r7, #20
 80047c2:	46bd      	mov	sp, r7
 80047c4:	bc80      	pop	{r7}
 80047c6:	4770      	bx	lr
 80047c8:	20000090 	.word	0x20000090
 80047cc:	10624dd3 	.word	0x10624dd3

080047d0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80047d0:	b580      	push	{r7, lr}
 80047d2:	b082      	sub	sp, #8
 80047d4:	af00      	add	r7, sp, #0
 80047d6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d101      	bne.n	80047e2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80047de:	2301      	movs	r3, #1
 80047e0:	e076      	b.n	80048d0 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d108      	bne.n	80047fc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	685b      	ldr	r3, [r3, #4]
 80047ee:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80047f2:	d009      	beq.n	8004808 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	2200      	movs	r2, #0
 80047f8:	61da      	str	r2, [r3, #28]
 80047fa:	e005      	b.n	8004808 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	2200      	movs	r2, #0
 8004800:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	2200      	movs	r2, #0
 8004806:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	2200      	movs	r2, #0
 800480c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004814:	b2db      	uxtb	r3, r3
 8004816:	2b00      	cmp	r3, #0
 8004818:	d106      	bne.n	8004828 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	2200      	movs	r2, #0
 800481e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004822:	6878      	ldr	r0, [r7, #4]
 8004824:	f7fd feac 	bl	8002580 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	2202      	movs	r2, #2
 800482c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	681a      	ldr	r2, [r3, #0]
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800483e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	685b      	ldr	r3, [r3, #4]
 8004844:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	689b      	ldr	r3, [r3, #8]
 800484c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004850:	431a      	orrs	r2, r3
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	68db      	ldr	r3, [r3, #12]
 8004856:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800485a:	431a      	orrs	r2, r3
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	691b      	ldr	r3, [r3, #16]
 8004860:	f003 0302 	and.w	r3, r3, #2
 8004864:	431a      	orrs	r2, r3
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	695b      	ldr	r3, [r3, #20]
 800486a:	f003 0301 	and.w	r3, r3, #1
 800486e:	431a      	orrs	r2, r3
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	699b      	ldr	r3, [r3, #24]
 8004874:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004878:	431a      	orrs	r2, r3
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	69db      	ldr	r3, [r3, #28]
 800487e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004882:	431a      	orrs	r2, r3
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	6a1b      	ldr	r3, [r3, #32]
 8004888:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800488c:	ea42 0103 	orr.w	r1, r2, r3
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004894:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	430a      	orrs	r2, r1
 800489e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	699b      	ldr	r3, [r3, #24]
 80048a4:	0c1a      	lsrs	r2, r3, #16
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	f002 0204 	and.w	r2, r2, #4
 80048ae:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	69da      	ldr	r2, [r3, #28]
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80048be:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	2200      	movs	r2, #0
 80048c4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	2201      	movs	r2, #1
 80048ca:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80048ce:	2300      	movs	r3, #0
}
 80048d0:	4618      	mov	r0, r3
 80048d2:	3708      	adds	r7, #8
 80048d4:	46bd      	mov	sp, r7
 80048d6:	bd80      	pop	{r7, pc}

080048d8 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80048d8:	b580      	push	{r7, lr}
 80048da:	b088      	sub	sp, #32
 80048dc:	af00      	add	r7, sp, #0
 80048de:	60f8      	str	r0, [r7, #12]
 80048e0:	60b9      	str	r1, [r7, #8]
 80048e2:	603b      	str	r3, [r7, #0]
 80048e4:	4613      	mov	r3, r2
 80048e6:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80048e8:	f7fe f836 	bl	8002958 <HAL_GetTick>
 80048ec:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80048ee:	88fb      	ldrh	r3, [r7, #6]
 80048f0:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80048f8:	b2db      	uxtb	r3, r3
 80048fa:	2b01      	cmp	r3, #1
 80048fc:	d001      	beq.n	8004902 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80048fe:	2302      	movs	r3, #2
 8004900:	e12a      	b.n	8004b58 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8004902:	68bb      	ldr	r3, [r7, #8]
 8004904:	2b00      	cmp	r3, #0
 8004906:	d002      	beq.n	800490e <HAL_SPI_Transmit+0x36>
 8004908:	88fb      	ldrh	r3, [r7, #6]
 800490a:	2b00      	cmp	r3, #0
 800490c:	d101      	bne.n	8004912 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800490e:	2301      	movs	r3, #1
 8004910:	e122      	b.n	8004b58 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004918:	2b01      	cmp	r3, #1
 800491a:	d101      	bne.n	8004920 <HAL_SPI_Transmit+0x48>
 800491c:	2302      	movs	r3, #2
 800491e:	e11b      	b.n	8004b58 <HAL_SPI_Transmit+0x280>
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	2201      	movs	r2, #1
 8004924:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	2203      	movs	r2, #3
 800492c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	2200      	movs	r2, #0
 8004934:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	68ba      	ldr	r2, [r7, #8]
 800493a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	88fa      	ldrh	r2, [r7, #6]
 8004940:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	88fa      	ldrh	r2, [r7, #6]
 8004946:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	2200      	movs	r2, #0
 800494c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	2200      	movs	r2, #0
 8004952:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	2200      	movs	r2, #0
 8004958:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	2200      	movs	r2, #0
 800495e:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	2200      	movs	r2, #0
 8004964:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	689b      	ldr	r3, [r3, #8]
 800496a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800496e:	d10f      	bne.n	8004990 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	681a      	ldr	r2, [r3, #0]
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800497e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	681a      	ldr	r2, [r3, #0]
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800498e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800499a:	2b40      	cmp	r3, #64	@ 0x40
 800499c:	d007      	beq.n	80049ae <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	681a      	ldr	r2, [r3, #0]
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80049ac:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	68db      	ldr	r3, [r3, #12]
 80049b2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80049b6:	d152      	bne.n	8004a5e <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	685b      	ldr	r3, [r3, #4]
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d002      	beq.n	80049c6 <HAL_SPI_Transmit+0xee>
 80049c0:	8b7b      	ldrh	r3, [r7, #26]
 80049c2:	2b01      	cmp	r3, #1
 80049c4:	d145      	bne.n	8004a52 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049ca:	881a      	ldrh	r2, [r3, #0]
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049d6:	1c9a      	adds	r2, r3, #2
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80049e0:	b29b      	uxth	r3, r3
 80049e2:	3b01      	subs	r3, #1
 80049e4:	b29a      	uxth	r2, r3
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80049ea:	e032      	b.n	8004a52 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	689b      	ldr	r3, [r3, #8]
 80049f2:	f003 0302 	and.w	r3, r3, #2
 80049f6:	2b02      	cmp	r3, #2
 80049f8:	d112      	bne.n	8004a20 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049fe:	881a      	ldrh	r2, [r3, #0]
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a0a:	1c9a      	adds	r2, r3, #2
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004a14:	b29b      	uxth	r3, r3
 8004a16:	3b01      	subs	r3, #1
 8004a18:	b29a      	uxth	r2, r3
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004a1e:	e018      	b.n	8004a52 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004a20:	f7fd ff9a 	bl	8002958 <HAL_GetTick>
 8004a24:	4602      	mov	r2, r0
 8004a26:	69fb      	ldr	r3, [r7, #28]
 8004a28:	1ad3      	subs	r3, r2, r3
 8004a2a:	683a      	ldr	r2, [r7, #0]
 8004a2c:	429a      	cmp	r2, r3
 8004a2e:	d803      	bhi.n	8004a38 <HAL_SPI_Transmit+0x160>
 8004a30:	683b      	ldr	r3, [r7, #0]
 8004a32:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a36:	d102      	bne.n	8004a3e <HAL_SPI_Transmit+0x166>
 8004a38:	683b      	ldr	r3, [r7, #0]
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d109      	bne.n	8004a52 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	2201      	movs	r2, #1
 8004a42:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	2200      	movs	r2, #0
 8004a4a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004a4e:	2303      	movs	r3, #3
 8004a50:	e082      	b.n	8004b58 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004a56:	b29b      	uxth	r3, r3
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d1c7      	bne.n	80049ec <HAL_SPI_Transmit+0x114>
 8004a5c:	e053      	b.n	8004b06 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	685b      	ldr	r3, [r3, #4]
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d002      	beq.n	8004a6c <HAL_SPI_Transmit+0x194>
 8004a66:	8b7b      	ldrh	r3, [r7, #26]
 8004a68:	2b01      	cmp	r3, #1
 8004a6a:	d147      	bne.n	8004afc <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	330c      	adds	r3, #12
 8004a76:	7812      	ldrb	r2, [r2, #0]
 8004a78:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a7e:	1c5a      	adds	r2, r3, #1
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004a88:	b29b      	uxth	r3, r3
 8004a8a:	3b01      	subs	r3, #1
 8004a8c:	b29a      	uxth	r2, r3
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004a92:	e033      	b.n	8004afc <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	689b      	ldr	r3, [r3, #8]
 8004a9a:	f003 0302 	and.w	r3, r3, #2
 8004a9e:	2b02      	cmp	r3, #2
 8004aa0:	d113      	bne.n	8004aca <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	330c      	adds	r3, #12
 8004aac:	7812      	ldrb	r2, [r2, #0]
 8004aae:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ab4:	1c5a      	adds	r2, r3, #1
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004abe:	b29b      	uxth	r3, r3
 8004ac0:	3b01      	subs	r3, #1
 8004ac2:	b29a      	uxth	r2, r3
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004ac8:	e018      	b.n	8004afc <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004aca:	f7fd ff45 	bl	8002958 <HAL_GetTick>
 8004ace:	4602      	mov	r2, r0
 8004ad0:	69fb      	ldr	r3, [r7, #28]
 8004ad2:	1ad3      	subs	r3, r2, r3
 8004ad4:	683a      	ldr	r2, [r7, #0]
 8004ad6:	429a      	cmp	r2, r3
 8004ad8:	d803      	bhi.n	8004ae2 <HAL_SPI_Transmit+0x20a>
 8004ada:	683b      	ldr	r3, [r7, #0]
 8004adc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ae0:	d102      	bne.n	8004ae8 <HAL_SPI_Transmit+0x210>
 8004ae2:	683b      	ldr	r3, [r7, #0]
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d109      	bne.n	8004afc <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	2201      	movs	r2, #1
 8004aec:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	2200      	movs	r2, #0
 8004af4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004af8:	2303      	movs	r3, #3
 8004afa:	e02d      	b.n	8004b58 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004b00:	b29b      	uxth	r3, r3
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d1c6      	bne.n	8004a94 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004b06:	69fa      	ldr	r2, [r7, #28]
 8004b08:	6839      	ldr	r1, [r7, #0]
 8004b0a:	68f8      	ldr	r0, [r7, #12]
 8004b0c:	f000 fbd2 	bl	80052b4 <SPI_EndRxTxTransaction>
 8004b10:	4603      	mov	r3, r0
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d002      	beq.n	8004b1c <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	2220      	movs	r2, #32
 8004b1a:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	689b      	ldr	r3, [r3, #8]
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d10a      	bne.n	8004b3a <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004b24:	2300      	movs	r3, #0
 8004b26:	617b      	str	r3, [r7, #20]
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	68db      	ldr	r3, [r3, #12]
 8004b2e:	617b      	str	r3, [r7, #20]
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	689b      	ldr	r3, [r3, #8]
 8004b36:	617b      	str	r3, [r7, #20]
 8004b38:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	2201      	movs	r2, #1
 8004b3e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	2200      	movs	r2, #0
 8004b46:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d001      	beq.n	8004b56 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8004b52:	2301      	movs	r3, #1
 8004b54:	e000      	b.n	8004b58 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8004b56:	2300      	movs	r3, #0
  }
}
 8004b58:	4618      	mov	r0, r3
 8004b5a:	3720      	adds	r7, #32
 8004b5c:	46bd      	mov	sp, r7
 8004b5e:	bd80      	pop	{r7, pc}

08004b60 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004b60:	b580      	push	{r7, lr}
 8004b62:	b088      	sub	sp, #32
 8004b64:	af02      	add	r7, sp, #8
 8004b66:	60f8      	str	r0, [r7, #12]
 8004b68:	60b9      	str	r1, [r7, #8]
 8004b6a:	603b      	str	r3, [r7, #0]
 8004b6c:	4613      	mov	r3, r2
 8004b6e:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004b76:	b2db      	uxtb	r3, r3
 8004b78:	2b01      	cmp	r3, #1
 8004b7a:	d001      	beq.n	8004b80 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8004b7c:	2302      	movs	r3, #2
 8004b7e:	e104      	b.n	8004d8a <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	685b      	ldr	r3, [r3, #4]
 8004b84:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004b88:	d112      	bne.n	8004bb0 <HAL_SPI_Receive+0x50>
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	689b      	ldr	r3, [r3, #8]
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d10e      	bne.n	8004bb0 <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	2204      	movs	r2, #4
 8004b96:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8004b9a:	88fa      	ldrh	r2, [r7, #6]
 8004b9c:	683b      	ldr	r3, [r7, #0]
 8004b9e:	9300      	str	r3, [sp, #0]
 8004ba0:	4613      	mov	r3, r2
 8004ba2:	68ba      	ldr	r2, [r7, #8]
 8004ba4:	68b9      	ldr	r1, [r7, #8]
 8004ba6:	68f8      	ldr	r0, [r7, #12]
 8004ba8:	f000 f8f3 	bl	8004d92 <HAL_SPI_TransmitReceive>
 8004bac:	4603      	mov	r3, r0
 8004bae:	e0ec      	b.n	8004d8a <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004bb0:	f7fd fed2 	bl	8002958 <HAL_GetTick>
 8004bb4:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8004bb6:	68bb      	ldr	r3, [r7, #8]
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d002      	beq.n	8004bc2 <HAL_SPI_Receive+0x62>
 8004bbc:	88fb      	ldrh	r3, [r7, #6]
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d101      	bne.n	8004bc6 <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 8004bc2:	2301      	movs	r3, #1
 8004bc4:	e0e1      	b.n	8004d8a <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004bcc:	2b01      	cmp	r3, #1
 8004bce:	d101      	bne.n	8004bd4 <HAL_SPI_Receive+0x74>
 8004bd0:	2302      	movs	r3, #2
 8004bd2:	e0da      	b.n	8004d8a <HAL_SPI_Receive+0x22a>
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	2201      	movs	r2, #1
 8004bd8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	2204      	movs	r2, #4
 8004be0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	2200      	movs	r2, #0
 8004be8:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	68ba      	ldr	r2, [r7, #8]
 8004bee:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	88fa      	ldrh	r2, [r7, #6]
 8004bf4:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	88fa      	ldrh	r2, [r7, #6]
 8004bfa:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	2200      	movs	r2, #0
 8004c00:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	2200      	movs	r2, #0
 8004c06:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	2200      	movs	r2, #0
 8004c0c:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	2200      	movs	r2, #0
 8004c12:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	2200      	movs	r2, #0
 8004c18:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	689b      	ldr	r3, [r3, #8]
 8004c1e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004c22:	d10f      	bne.n	8004c44 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	681a      	ldr	r2, [r3, #0]
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004c32:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	681a      	ldr	r2, [r3, #0]
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004c42:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c4e:	2b40      	cmp	r3, #64	@ 0x40
 8004c50:	d007      	beq.n	8004c62 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	681a      	ldr	r2, [r3, #0]
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004c60:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	68db      	ldr	r3, [r3, #12]
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d170      	bne.n	8004d4c <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8004c6a:	e035      	b.n	8004cd8 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	689b      	ldr	r3, [r3, #8]
 8004c72:	f003 0301 	and.w	r3, r3, #1
 8004c76:	2b01      	cmp	r3, #1
 8004c78:	d115      	bne.n	8004ca6 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	f103 020c 	add.w	r2, r3, #12
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c86:	7812      	ldrb	r2, [r2, #0]
 8004c88:	b2d2      	uxtb	r2, r2
 8004c8a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c90:	1c5a      	adds	r2, r3, #1
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004c9a:	b29b      	uxth	r3, r3
 8004c9c:	3b01      	subs	r3, #1
 8004c9e:	b29a      	uxth	r2, r3
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004ca4:	e018      	b.n	8004cd8 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004ca6:	f7fd fe57 	bl	8002958 <HAL_GetTick>
 8004caa:	4602      	mov	r2, r0
 8004cac:	697b      	ldr	r3, [r7, #20]
 8004cae:	1ad3      	subs	r3, r2, r3
 8004cb0:	683a      	ldr	r2, [r7, #0]
 8004cb2:	429a      	cmp	r2, r3
 8004cb4:	d803      	bhi.n	8004cbe <HAL_SPI_Receive+0x15e>
 8004cb6:	683b      	ldr	r3, [r7, #0]
 8004cb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cbc:	d102      	bne.n	8004cc4 <HAL_SPI_Receive+0x164>
 8004cbe:	683b      	ldr	r3, [r7, #0]
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d109      	bne.n	8004cd8 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	2201      	movs	r2, #1
 8004cc8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	2200      	movs	r2, #0
 8004cd0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004cd4:	2303      	movs	r3, #3
 8004cd6:	e058      	b.n	8004d8a <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004cdc:	b29b      	uxth	r3, r3
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d1c4      	bne.n	8004c6c <HAL_SPI_Receive+0x10c>
 8004ce2:	e038      	b.n	8004d56 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	689b      	ldr	r3, [r3, #8]
 8004cea:	f003 0301 	and.w	r3, r3, #1
 8004cee:	2b01      	cmp	r3, #1
 8004cf0:	d113      	bne.n	8004d1a <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	68da      	ldr	r2, [r3, #12]
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cfc:	b292      	uxth	r2, r2
 8004cfe:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d04:	1c9a      	adds	r2, r3, #2
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004d0e:	b29b      	uxth	r3, r3
 8004d10:	3b01      	subs	r3, #1
 8004d12:	b29a      	uxth	r2, r3
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004d18:	e018      	b.n	8004d4c <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004d1a:	f7fd fe1d 	bl	8002958 <HAL_GetTick>
 8004d1e:	4602      	mov	r2, r0
 8004d20:	697b      	ldr	r3, [r7, #20]
 8004d22:	1ad3      	subs	r3, r2, r3
 8004d24:	683a      	ldr	r2, [r7, #0]
 8004d26:	429a      	cmp	r2, r3
 8004d28:	d803      	bhi.n	8004d32 <HAL_SPI_Receive+0x1d2>
 8004d2a:	683b      	ldr	r3, [r7, #0]
 8004d2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d30:	d102      	bne.n	8004d38 <HAL_SPI_Receive+0x1d8>
 8004d32:	683b      	ldr	r3, [r7, #0]
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d109      	bne.n	8004d4c <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	2201      	movs	r2, #1
 8004d3c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	2200      	movs	r2, #0
 8004d44:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004d48:	2303      	movs	r3, #3
 8004d4a:	e01e      	b.n	8004d8a <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004d50:	b29b      	uxth	r3, r3
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d1c6      	bne.n	8004ce4 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004d56:	697a      	ldr	r2, [r7, #20]
 8004d58:	6839      	ldr	r1, [r7, #0]
 8004d5a:	68f8      	ldr	r0, [r7, #12]
 8004d5c:	f000 fa58 	bl	8005210 <SPI_EndRxTransaction>
 8004d60:	4603      	mov	r3, r0
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d002      	beq.n	8004d6c <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	2220      	movs	r2, #32
 8004d6a:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	2201      	movs	r2, #1
 8004d70:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	2200      	movs	r2, #0
 8004d78:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d001      	beq.n	8004d88 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8004d84:	2301      	movs	r3, #1
 8004d86:	e000      	b.n	8004d8a <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8004d88:	2300      	movs	r3, #0
  }
}
 8004d8a:	4618      	mov	r0, r3
 8004d8c:	3718      	adds	r7, #24
 8004d8e:	46bd      	mov	sp, r7
 8004d90:	bd80      	pop	{r7, pc}

08004d92 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8004d92:	b580      	push	{r7, lr}
 8004d94:	b08a      	sub	sp, #40	@ 0x28
 8004d96:	af00      	add	r7, sp, #0
 8004d98:	60f8      	str	r0, [r7, #12]
 8004d9a:	60b9      	str	r1, [r7, #8]
 8004d9c:	607a      	str	r2, [r7, #4]
 8004d9e:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004da0:	2301      	movs	r3, #1
 8004da2:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004da4:	f7fd fdd8 	bl	8002958 <HAL_GetTick>
 8004da8:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004db0:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	685b      	ldr	r3, [r3, #4]
 8004db6:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8004db8:	887b      	ldrh	r3, [r7, #2]
 8004dba:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004dbc:	7ffb      	ldrb	r3, [r7, #31]
 8004dbe:	2b01      	cmp	r3, #1
 8004dc0:	d00c      	beq.n	8004ddc <HAL_SPI_TransmitReceive+0x4a>
 8004dc2:	69bb      	ldr	r3, [r7, #24]
 8004dc4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004dc8:	d106      	bne.n	8004dd8 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	689b      	ldr	r3, [r3, #8]
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d102      	bne.n	8004dd8 <HAL_SPI_TransmitReceive+0x46>
 8004dd2:	7ffb      	ldrb	r3, [r7, #31]
 8004dd4:	2b04      	cmp	r3, #4
 8004dd6:	d001      	beq.n	8004ddc <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8004dd8:	2302      	movs	r3, #2
 8004dda:	e17f      	b.n	80050dc <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004ddc:	68bb      	ldr	r3, [r7, #8]
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d005      	beq.n	8004dee <HAL_SPI_TransmitReceive+0x5c>
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	d002      	beq.n	8004dee <HAL_SPI_TransmitReceive+0x5c>
 8004de8:	887b      	ldrh	r3, [r7, #2]
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d101      	bne.n	8004df2 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8004dee:	2301      	movs	r3, #1
 8004df0:	e174      	b.n	80050dc <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004df8:	2b01      	cmp	r3, #1
 8004dfa:	d101      	bne.n	8004e00 <HAL_SPI_TransmitReceive+0x6e>
 8004dfc:	2302      	movs	r3, #2
 8004dfe:	e16d      	b.n	80050dc <HAL_SPI_TransmitReceive+0x34a>
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	2201      	movs	r2, #1
 8004e04:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004e0e:	b2db      	uxtb	r3, r3
 8004e10:	2b04      	cmp	r3, #4
 8004e12:	d003      	beq.n	8004e1c <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	2205      	movs	r2, #5
 8004e18:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	2200      	movs	r2, #0
 8004e20:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	687a      	ldr	r2, [r7, #4]
 8004e26:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	887a      	ldrh	r2, [r7, #2]
 8004e2c:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	887a      	ldrh	r2, [r7, #2]
 8004e32:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	68ba      	ldr	r2, [r7, #8]
 8004e38:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	887a      	ldrh	r2, [r7, #2]
 8004e3e:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	887a      	ldrh	r2, [r7, #2]
 8004e44:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	2200      	movs	r2, #0
 8004e4a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	2200      	movs	r2, #0
 8004e50:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e5c:	2b40      	cmp	r3, #64	@ 0x40
 8004e5e:	d007      	beq.n	8004e70 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	681a      	ldr	r2, [r3, #0]
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004e6e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	68db      	ldr	r3, [r3, #12]
 8004e74:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004e78:	d17e      	bne.n	8004f78 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	685b      	ldr	r3, [r3, #4]
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d002      	beq.n	8004e88 <HAL_SPI_TransmitReceive+0xf6>
 8004e82:	8afb      	ldrh	r3, [r7, #22]
 8004e84:	2b01      	cmp	r3, #1
 8004e86:	d16c      	bne.n	8004f62 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e8c:	881a      	ldrh	r2, [r3, #0]
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e98:	1c9a      	adds	r2, r3, #2
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004ea2:	b29b      	uxth	r3, r3
 8004ea4:	3b01      	subs	r3, #1
 8004ea6:	b29a      	uxth	r2, r3
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004eac:	e059      	b.n	8004f62 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	689b      	ldr	r3, [r3, #8]
 8004eb4:	f003 0302 	and.w	r3, r3, #2
 8004eb8:	2b02      	cmp	r3, #2
 8004eba:	d11b      	bne.n	8004ef4 <HAL_SPI_TransmitReceive+0x162>
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004ec0:	b29b      	uxth	r3, r3
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d016      	beq.n	8004ef4 <HAL_SPI_TransmitReceive+0x162>
 8004ec6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ec8:	2b01      	cmp	r3, #1
 8004eca:	d113      	bne.n	8004ef4 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ed0:	881a      	ldrh	r2, [r3, #0]
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004edc:	1c9a      	adds	r2, r3, #2
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004ee6:	b29b      	uxth	r3, r3
 8004ee8:	3b01      	subs	r3, #1
 8004eea:	b29a      	uxth	r2, r3
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004ef0:	2300      	movs	r3, #0
 8004ef2:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	689b      	ldr	r3, [r3, #8]
 8004efa:	f003 0301 	and.w	r3, r3, #1
 8004efe:	2b01      	cmp	r3, #1
 8004f00:	d119      	bne.n	8004f36 <HAL_SPI_TransmitReceive+0x1a4>
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004f06:	b29b      	uxth	r3, r3
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d014      	beq.n	8004f36 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	68da      	ldr	r2, [r3, #12]
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f16:	b292      	uxth	r2, r2
 8004f18:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f1e:	1c9a      	adds	r2, r3, #2
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004f28:	b29b      	uxth	r3, r3
 8004f2a:	3b01      	subs	r3, #1
 8004f2c:	b29a      	uxth	r2, r3
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004f32:	2301      	movs	r3, #1
 8004f34:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004f36:	f7fd fd0f 	bl	8002958 <HAL_GetTick>
 8004f3a:	4602      	mov	r2, r0
 8004f3c:	6a3b      	ldr	r3, [r7, #32]
 8004f3e:	1ad3      	subs	r3, r2, r3
 8004f40:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004f42:	429a      	cmp	r2, r3
 8004f44:	d80d      	bhi.n	8004f62 <HAL_SPI_TransmitReceive+0x1d0>
 8004f46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f4c:	d009      	beq.n	8004f62 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	2201      	movs	r2, #1
 8004f52:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	2200      	movs	r2, #0
 8004f5a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8004f5e:	2303      	movs	r3, #3
 8004f60:	e0bc      	b.n	80050dc <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004f66:	b29b      	uxth	r3, r3
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d1a0      	bne.n	8004eae <HAL_SPI_TransmitReceive+0x11c>
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004f70:	b29b      	uxth	r3, r3
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d19b      	bne.n	8004eae <HAL_SPI_TransmitReceive+0x11c>
 8004f76:	e082      	b.n	800507e <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	685b      	ldr	r3, [r3, #4]
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d002      	beq.n	8004f86 <HAL_SPI_TransmitReceive+0x1f4>
 8004f80:	8afb      	ldrh	r3, [r7, #22]
 8004f82:	2b01      	cmp	r3, #1
 8004f84:	d171      	bne.n	800506a <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	330c      	adds	r3, #12
 8004f90:	7812      	ldrb	r2, [r2, #0]
 8004f92:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f98:	1c5a      	adds	r2, r3, #1
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004fa2:	b29b      	uxth	r3, r3
 8004fa4:	3b01      	subs	r3, #1
 8004fa6:	b29a      	uxth	r2, r3
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004fac:	e05d      	b.n	800506a <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	689b      	ldr	r3, [r3, #8]
 8004fb4:	f003 0302 	and.w	r3, r3, #2
 8004fb8:	2b02      	cmp	r3, #2
 8004fba:	d11c      	bne.n	8004ff6 <HAL_SPI_TransmitReceive+0x264>
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004fc0:	b29b      	uxth	r3, r3
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d017      	beq.n	8004ff6 <HAL_SPI_TransmitReceive+0x264>
 8004fc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fc8:	2b01      	cmp	r3, #1
 8004fca:	d114      	bne.n	8004ff6 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	330c      	adds	r3, #12
 8004fd6:	7812      	ldrb	r2, [r2, #0]
 8004fd8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fde:	1c5a      	adds	r2, r3, #1
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004fe8:	b29b      	uxth	r3, r3
 8004fea:	3b01      	subs	r3, #1
 8004fec:	b29a      	uxth	r2, r3
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004ff2:	2300      	movs	r3, #0
 8004ff4:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	689b      	ldr	r3, [r3, #8]
 8004ffc:	f003 0301 	and.w	r3, r3, #1
 8005000:	2b01      	cmp	r3, #1
 8005002:	d119      	bne.n	8005038 <HAL_SPI_TransmitReceive+0x2a6>
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005008:	b29b      	uxth	r3, r3
 800500a:	2b00      	cmp	r3, #0
 800500c:	d014      	beq.n	8005038 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	68da      	ldr	r2, [r3, #12]
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005018:	b2d2      	uxtb	r2, r2
 800501a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005020:	1c5a      	adds	r2, r3, #1
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800502a:	b29b      	uxth	r3, r3
 800502c:	3b01      	subs	r3, #1
 800502e:	b29a      	uxth	r2, r3
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005034:	2301      	movs	r3, #1
 8005036:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005038:	f7fd fc8e 	bl	8002958 <HAL_GetTick>
 800503c:	4602      	mov	r2, r0
 800503e:	6a3b      	ldr	r3, [r7, #32]
 8005040:	1ad3      	subs	r3, r2, r3
 8005042:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005044:	429a      	cmp	r2, r3
 8005046:	d803      	bhi.n	8005050 <HAL_SPI_TransmitReceive+0x2be>
 8005048:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800504a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800504e:	d102      	bne.n	8005056 <HAL_SPI_TransmitReceive+0x2c4>
 8005050:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005052:	2b00      	cmp	r3, #0
 8005054:	d109      	bne.n	800506a <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	2201      	movs	r2, #1
 800505a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	2200      	movs	r2, #0
 8005062:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8005066:	2303      	movs	r3, #3
 8005068:	e038      	b.n	80050dc <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800506e:	b29b      	uxth	r3, r3
 8005070:	2b00      	cmp	r3, #0
 8005072:	d19c      	bne.n	8004fae <HAL_SPI_TransmitReceive+0x21c>
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005078:	b29b      	uxth	r3, r3
 800507a:	2b00      	cmp	r3, #0
 800507c:	d197      	bne.n	8004fae <HAL_SPI_TransmitReceive+0x21c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800507e:	6a3a      	ldr	r2, [r7, #32]
 8005080:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005082:	68f8      	ldr	r0, [r7, #12]
 8005084:	f000 f916 	bl	80052b4 <SPI_EndRxTxTransaction>
 8005088:	4603      	mov	r3, r0
 800508a:	2b00      	cmp	r3, #0
 800508c:	d008      	beq.n	80050a0 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	2220      	movs	r2, #32
 8005092:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	2200      	movs	r2, #0
 8005098:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 800509c:	2301      	movs	r3, #1
 800509e:	e01d      	b.n	80050dc <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	689b      	ldr	r3, [r3, #8]
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d10a      	bne.n	80050be <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80050a8:	2300      	movs	r3, #0
 80050aa:	613b      	str	r3, [r7, #16]
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	68db      	ldr	r3, [r3, #12]
 80050b2:	613b      	str	r3, [r7, #16]
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	689b      	ldr	r3, [r3, #8]
 80050ba:	613b      	str	r3, [r7, #16]
 80050bc:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	2201      	movs	r2, #1
 80050c2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	2200      	movs	r2, #0
 80050ca:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d001      	beq.n	80050da <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 80050d6:	2301      	movs	r3, #1
 80050d8:	e000      	b.n	80050dc <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 80050da:	2300      	movs	r3, #0
  }
}
 80050dc:	4618      	mov	r0, r3
 80050de:	3728      	adds	r7, #40	@ 0x28
 80050e0:	46bd      	mov	sp, r7
 80050e2:	bd80      	pop	{r7, pc}

080050e4 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 80050e4:	b480      	push	{r7}
 80050e6:	b083      	sub	sp, #12
 80050e8:	af00      	add	r7, sp, #0
 80050ea:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80050f2:	b2db      	uxtb	r3, r3
}
 80050f4:	4618      	mov	r0, r3
 80050f6:	370c      	adds	r7, #12
 80050f8:	46bd      	mov	sp, r7
 80050fa:	bc80      	pop	{r7}
 80050fc:	4770      	bx	lr
	...

08005100 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005100:	b580      	push	{r7, lr}
 8005102:	b088      	sub	sp, #32
 8005104:	af00      	add	r7, sp, #0
 8005106:	60f8      	str	r0, [r7, #12]
 8005108:	60b9      	str	r1, [r7, #8]
 800510a:	603b      	str	r3, [r7, #0]
 800510c:	4613      	mov	r3, r2
 800510e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005110:	f7fd fc22 	bl	8002958 <HAL_GetTick>
 8005114:	4602      	mov	r2, r0
 8005116:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005118:	1a9b      	subs	r3, r3, r2
 800511a:	683a      	ldr	r2, [r7, #0]
 800511c:	4413      	add	r3, r2
 800511e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005120:	f7fd fc1a 	bl	8002958 <HAL_GetTick>
 8005124:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005126:	4b39      	ldr	r3, [pc, #228]	@ (800520c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	015b      	lsls	r3, r3, #5
 800512c:	0d1b      	lsrs	r3, r3, #20
 800512e:	69fa      	ldr	r2, [r7, #28]
 8005130:	fb02 f303 	mul.w	r3, r2, r3
 8005134:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005136:	e054      	b.n	80051e2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005138:	683b      	ldr	r3, [r7, #0]
 800513a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800513e:	d050      	beq.n	80051e2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005140:	f7fd fc0a 	bl	8002958 <HAL_GetTick>
 8005144:	4602      	mov	r2, r0
 8005146:	69bb      	ldr	r3, [r7, #24]
 8005148:	1ad3      	subs	r3, r2, r3
 800514a:	69fa      	ldr	r2, [r7, #28]
 800514c:	429a      	cmp	r2, r3
 800514e:	d902      	bls.n	8005156 <SPI_WaitFlagStateUntilTimeout+0x56>
 8005150:	69fb      	ldr	r3, [r7, #28]
 8005152:	2b00      	cmp	r3, #0
 8005154:	d13d      	bne.n	80051d2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	685a      	ldr	r2, [r3, #4]
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005164:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	685b      	ldr	r3, [r3, #4]
 800516a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800516e:	d111      	bne.n	8005194 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	689b      	ldr	r3, [r3, #8]
 8005174:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005178:	d004      	beq.n	8005184 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	689b      	ldr	r3, [r3, #8]
 800517e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005182:	d107      	bne.n	8005194 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	681a      	ldr	r2, [r3, #0]
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005192:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005198:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800519c:	d10f      	bne.n	80051be <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	681a      	ldr	r2, [r3, #0]
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80051ac:	601a      	str	r2, [r3, #0]
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	681a      	ldr	r2, [r3, #0]
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80051bc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	2201      	movs	r2, #1
 80051c2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	2200      	movs	r2, #0
 80051ca:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80051ce:	2303      	movs	r3, #3
 80051d0:	e017      	b.n	8005202 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80051d2:	697b      	ldr	r3, [r7, #20]
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d101      	bne.n	80051dc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80051d8:	2300      	movs	r3, #0
 80051da:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80051dc:	697b      	ldr	r3, [r7, #20]
 80051de:	3b01      	subs	r3, #1
 80051e0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	689a      	ldr	r2, [r3, #8]
 80051e8:	68bb      	ldr	r3, [r7, #8]
 80051ea:	4013      	ands	r3, r2
 80051ec:	68ba      	ldr	r2, [r7, #8]
 80051ee:	429a      	cmp	r2, r3
 80051f0:	bf0c      	ite	eq
 80051f2:	2301      	moveq	r3, #1
 80051f4:	2300      	movne	r3, #0
 80051f6:	b2db      	uxtb	r3, r3
 80051f8:	461a      	mov	r2, r3
 80051fa:	79fb      	ldrb	r3, [r7, #7]
 80051fc:	429a      	cmp	r2, r3
 80051fe:	d19b      	bne.n	8005138 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005200:	2300      	movs	r3, #0
}
 8005202:	4618      	mov	r0, r3
 8005204:	3720      	adds	r7, #32
 8005206:	46bd      	mov	sp, r7
 8005208:	bd80      	pop	{r7, pc}
 800520a:	bf00      	nop
 800520c:	20000090 	.word	0x20000090

08005210 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005210:	b580      	push	{r7, lr}
 8005212:	b086      	sub	sp, #24
 8005214:	af02      	add	r7, sp, #8
 8005216:	60f8      	str	r0, [r7, #12]
 8005218:	60b9      	str	r1, [r7, #8]
 800521a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	685b      	ldr	r3, [r3, #4]
 8005220:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005224:	d111      	bne.n	800524a <SPI_EndRxTransaction+0x3a>
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	689b      	ldr	r3, [r3, #8]
 800522a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800522e:	d004      	beq.n	800523a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	689b      	ldr	r3, [r3, #8]
 8005234:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005238:	d107      	bne.n	800524a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	681a      	ldr	r2, [r3, #0]
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005248:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	685b      	ldr	r3, [r3, #4]
 800524e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005252:	d117      	bne.n	8005284 <SPI_EndRxTransaction+0x74>
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	689b      	ldr	r3, [r3, #8]
 8005258:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800525c:	d112      	bne.n	8005284 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	9300      	str	r3, [sp, #0]
 8005262:	68bb      	ldr	r3, [r7, #8]
 8005264:	2200      	movs	r2, #0
 8005266:	2101      	movs	r1, #1
 8005268:	68f8      	ldr	r0, [r7, #12]
 800526a:	f7ff ff49 	bl	8005100 <SPI_WaitFlagStateUntilTimeout>
 800526e:	4603      	mov	r3, r0
 8005270:	2b00      	cmp	r3, #0
 8005272:	d01a      	beq.n	80052aa <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005278:	f043 0220 	orr.w	r2, r3, #32
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8005280:	2303      	movs	r3, #3
 8005282:	e013      	b.n	80052ac <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	9300      	str	r3, [sp, #0]
 8005288:	68bb      	ldr	r3, [r7, #8]
 800528a:	2200      	movs	r2, #0
 800528c:	2180      	movs	r1, #128	@ 0x80
 800528e:	68f8      	ldr	r0, [r7, #12]
 8005290:	f7ff ff36 	bl	8005100 <SPI_WaitFlagStateUntilTimeout>
 8005294:	4603      	mov	r3, r0
 8005296:	2b00      	cmp	r3, #0
 8005298:	d007      	beq.n	80052aa <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800529e:	f043 0220 	orr.w	r2, r3, #32
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80052a6:	2303      	movs	r3, #3
 80052a8:	e000      	b.n	80052ac <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 80052aa:	2300      	movs	r3, #0
}
 80052ac:	4618      	mov	r0, r3
 80052ae:	3710      	adds	r7, #16
 80052b0:	46bd      	mov	sp, r7
 80052b2:	bd80      	pop	{r7, pc}

080052b4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80052b4:	b580      	push	{r7, lr}
 80052b6:	b086      	sub	sp, #24
 80052b8:	af02      	add	r7, sp, #8
 80052ba:	60f8      	str	r0, [r7, #12]
 80052bc:	60b9      	str	r1, [r7, #8]
 80052be:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	9300      	str	r3, [sp, #0]
 80052c4:	68bb      	ldr	r3, [r7, #8]
 80052c6:	2201      	movs	r2, #1
 80052c8:	2102      	movs	r1, #2
 80052ca:	68f8      	ldr	r0, [r7, #12]
 80052cc:	f7ff ff18 	bl	8005100 <SPI_WaitFlagStateUntilTimeout>
 80052d0:	4603      	mov	r3, r0
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d007      	beq.n	80052e6 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80052da:	f043 0220 	orr.w	r2, r3, #32
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80052e2:	2303      	movs	r3, #3
 80052e4:	e013      	b.n	800530e <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	9300      	str	r3, [sp, #0]
 80052ea:	68bb      	ldr	r3, [r7, #8]
 80052ec:	2200      	movs	r2, #0
 80052ee:	2180      	movs	r1, #128	@ 0x80
 80052f0:	68f8      	ldr	r0, [r7, #12]
 80052f2:	f7ff ff05 	bl	8005100 <SPI_WaitFlagStateUntilTimeout>
 80052f6:	4603      	mov	r3, r0
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d007      	beq.n	800530c <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005300:	f043 0220 	orr.w	r2, r3, #32
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8005308:	2303      	movs	r3, #3
 800530a:	e000      	b.n	800530e <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 800530c:	2300      	movs	r3, #0
}
 800530e:	4618      	mov	r0, r3
 8005310:	3710      	adds	r7, #16
 8005312:	46bd      	mov	sp, r7
 8005314:	bd80      	pop	{r7, pc}

08005316 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005316:	b580      	push	{r7, lr}
 8005318:	b082      	sub	sp, #8
 800531a:	af00      	add	r7, sp, #0
 800531c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	2b00      	cmp	r3, #0
 8005322:	d101      	bne.n	8005328 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005324:	2301      	movs	r3, #1
 8005326:	e042      	b.n	80053ae <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800532e:	b2db      	uxtb	r3, r3
 8005330:	2b00      	cmp	r3, #0
 8005332:	d106      	bne.n	8005342 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	2200      	movs	r2, #0
 8005338:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800533c:	6878      	ldr	r0, [r7, #4]
 800533e:	f7fd f969 	bl	8002614 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	2224      	movs	r2, #36	@ 0x24
 8005346:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	68da      	ldr	r2, [r3, #12]
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005358:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800535a:	6878      	ldr	r0, [r7, #4]
 800535c:	f000 f972 	bl	8005644 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	691a      	ldr	r2, [r3, #16]
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800536e:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	695a      	ldr	r2, [r3, #20]
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800537e:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	68da      	ldr	r2, [r3, #12]
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800538e:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	2200      	movs	r2, #0
 8005394:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	2220      	movs	r2, #32
 800539a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	2220      	movs	r2, #32
 80053a2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	2200      	movs	r2, #0
 80053aa:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80053ac:	2300      	movs	r3, #0
}
 80053ae:	4618      	mov	r0, r3
 80053b0:	3708      	adds	r7, #8
 80053b2:	46bd      	mov	sp, r7
 80053b4:	bd80      	pop	{r7, pc}

080053b6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80053b6:	b580      	push	{r7, lr}
 80053b8:	b08a      	sub	sp, #40	@ 0x28
 80053ba:	af02      	add	r7, sp, #8
 80053bc:	60f8      	str	r0, [r7, #12]
 80053be:	60b9      	str	r1, [r7, #8]
 80053c0:	603b      	str	r3, [r7, #0]
 80053c2:	4613      	mov	r3, r2
 80053c4:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80053c6:	2300      	movs	r3, #0
 80053c8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80053d0:	b2db      	uxtb	r3, r3
 80053d2:	2b20      	cmp	r3, #32
 80053d4:	d175      	bne.n	80054c2 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80053d6:	68bb      	ldr	r3, [r7, #8]
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d002      	beq.n	80053e2 <HAL_UART_Transmit+0x2c>
 80053dc:	88fb      	ldrh	r3, [r7, #6]
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d101      	bne.n	80053e6 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80053e2:	2301      	movs	r3, #1
 80053e4:	e06e      	b.n	80054c4 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	2200      	movs	r2, #0
 80053ea:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	2221      	movs	r2, #33	@ 0x21
 80053f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80053f4:	f7fd fab0 	bl	8002958 <HAL_GetTick>
 80053f8:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	88fa      	ldrh	r2, [r7, #6]
 80053fe:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	88fa      	ldrh	r2, [r7, #6]
 8005404:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	689b      	ldr	r3, [r3, #8]
 800540a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800540e:	d108      	bne.n	8005422 <HAL_UART_Transmit+0x6c>
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	691b      	ldr	r3, [r3, #16]
 8005414:	2b00      	cmp	r3, #0
 8005416:	d104      	bne.n	8005422 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005418:	2300      	movs	r3, #0
 800541a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800541c:	68bb      	ldr	r3, [r7, #8]
 800541e:	61bb      	str	r3, [r7, #24]
 8005420:	e003      	b.n	800542a <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005422:	68bb      	ldr	r3, [r7, #8]
 8005424:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005426:	2300      	movs	r3, #0
 8005428:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800542a:	e02e      	b.n	800548a <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800542c:	683b      	ldr	r3, [r7, #0]
 800542e:	9300      	str	r3, [sp, #0]
 8005430:	697b      	ldr	r3, [r7, #20]
 8005432:	2200      	movs	r2, #0
 8005434:	2180      	movs	r1, #128	@ 0x80
 8005436:	68f8      	ldr	r0, [r7, #12]
 8005438:	f000 f848 	bl	80054cc <UART_WaitOnFlagUntilTimeout>
 800543c:	4603      	mov	r3, r0
 800543e:	2b00      	cmp	r3, #0
 8005440:	d005      	beq.n	800544e <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	2220      	movs	r2, #32
 8005446:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800544a:	2303      	movs	r3, #3
 800544c:	e03a      	b.n	80054c4 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800544e:	69fb      	ldr	r3, [r7, #28]
 8005450:	2b00      	cmp	r3, #0
 8005452:	d10b      	bne.n	800546c <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005454:	69bb      	ldr	r3, [r7, #24]
 8005456:	881b      	ldrh	r3, [r3, #0]
 8005458:	461a      	mov	r2, r3
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005462:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005464:	69bb      	ldr	r3, [r7, #24]
 8005466:	3302      	adds	r3, #2
 8005468:	61bb      	str	r3, [r7, #24]
 800546a:	e007      	b.n	800547c <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800546c:	69fb      	ldr	r3, [r7, #28]
 800546e:	781a      	ldrb	r2, [r3, #0]
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005476:	69fb      	ldr	r3, [r7, #28]
 8005478:	3301      	adds	r3, #1
 800547a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005480:	b29b      	uxth	r3, r3
 8005482:	3b01      	subs	r3, #1
 8005484:	b29a      	uxth	r2, r3
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800548e:	b29b      	uxth	r3, r3
 8005490:	2b00      	cmp	r3, #0
 8005492:	d1cb      	bne.n	800542c <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005494:	683b      	ldr	r3, [r7, #0]
 8005496:	9300      	str	r3, [sp, #0]
 8005498:	697b      	ldr	r3, [r7, #20]
 800549a:	2200      	movs	r2, #0
 800549c:	2140      	movs	r1, #64	@ 0x40
 800549e:	68f8      	ldr	r0, [r7, #12]
 80054a0:	f000 f814 	bl	80054cc <UART_WaitOnFlagUntilTimeout>
 80054a4:	4603      	mov	r3, r0
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d005      	beq.n	80054b6 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	2220      	movs	r2, #32
 80054ae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80054b2:	2303      	movs	r3, #3
 80054b4:	e006      	b.n	80054c4 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	2220      	movs	r2, #32
 80054ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80054be:	2300      	movs	r3, #0
 80054c0:	e000      	b.n	80054c4 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80054c2:	2302      	movs	r3, #2
  }
}
 80054c4:	4618      	mov	r0, r3
 80054c6:	3720      	adds	r7, #32
 80054c8:	46bd      	mov	sp, r7
 80054ca:	bd80      	pop	{r7, pc}

080054cc <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80054cc:	b580      	push	{r7, lr}
 80054ce:	b086      	sub	sp, #24
 80054d0:	af00      	add	r7, sp, #0
 80054d2:	60f8      	str	r0, [r7, #12]
 80054d4:	60b9      	str	r1, [r7, #8]
 80054d6:	603b      	str	r3, [r7, #0]
 80054d8:	4613      	mov	r3, r2
 80054da:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80054dc:	e03b      	b.n	8005556 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80054de:	6a3b      	ldr	r3, [r7, #32]
 80054e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054e4:	d037      	beq.n	8005556 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80054e6:	f7fd fa37 	bl	8002958 <HAL_GetTick>
 80054ea:	4602      	mov	r2, r0
 80054ec:	683b      	ldr	r3, [r7, #0]
 80054ee:	1ad3      	subs	r3, r2, r3
 80054f0:	6a3a      	ldr	r2, [r7, #32]
 80054f2:	429a      	cmp	r2, r3
 80054f4:	d302      	bcc.n	80054fc <UART_WaitOnFlagUntilTimeout+0x30>
 80054f6:	6a3b      	ldr	r3, [r7, #32]
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d101      	bne.n	8005500 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80054fc:	2303      	movs	r3, #3
 80054fe:	e03a      	b.n	8005576 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	68db      	ldr	r3, [r3, #12]
 8005506:	f003 0304 	and.w	r3, r3, #4
 800550a:	2b00      	cmp	r3, #0
 800550c:	d023      	beq.n	8005556 <UART_WaitOnFlagUntilTimeout+0x8a>
 800550e:	68bb      	ldr	r3, [r7, #8]
 8005510:	2b80      	cmp	r3, #128	@ 0x80
 8005512:	d020      	beq.n	8005556 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005514:	68bb      	ldr	r3, [r7, #8]
 8005516:	2b40      	cmp	r3, #64	@ 0x40
 8005518:	d01d      	beq.n	8005556 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	f003 0308 	and.w	r3, r3, #8
 8005524:	2b08      	cmp	r3, #8
 8005526:	d116      	bne.n	8005556 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005528:	2300      	movs	r3, #0
 800552a:	617b      	str	r3, [r7, #20]
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	617b      	str	r3, [r7, #20]
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	685b      	ldr	r3, [r3, #4]
 800553a:	617b      	str	r3, [r7, #20]
 800553c:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800553e:	68f8      	ldr	r0, [r7, #12]
 8005540:	f000 f81d 	bl	800557e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	2208      	movs	r2, #8
 8005548:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	2200      	movs	r2, #0
 800554e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005552:	2301      	movs	r3, #1
 8005554:	e00f      	b.n	8005576 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	681a      	ldr	r2, [r3, #0]
 800555c:	68bb      	ldr	r3, [r7, #8]
 800555e:	4013      	ands	r3, r2
 8005560:	68ba      	ldr	r2, [r7, #8]
 8005562:	429a      	cmp	r2, r3
 8005564:	bf0c      	ite	eq
 8005566:	2301      	moveq	r3, #1
 8005568:	2300      	movne	r3, #0
 800556a:	b2db      	uxtb	r3, r3
 800556c:	461a      	mov	r2, r3
 800556e:	79fb      	ldrb	r3, [r7, #7]
 8005570:	429a      	cmp	r2, r3
 8005572:	d0b4      	beq.n	80054de <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005574:	2300      	movs	r3, #0
}
 8005576:	4618      	mov	r0, r3
 8005578:	3718      	adds	r7, #24
 800557a:	46bd      	mov	sp, r7
 800557c:	bd80      	pop	{r7, pc}

0800557e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800557e:	b480      	push	{r7}
 8005580:	b095      	sub	sp, #84	@ 0x54
 8005582:	af00      	add	r7, sp, #0
 8005584:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	330c      	adds	r3, #12
 800558c:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800558e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005590:	e853 3f00 	ldrex	r3, [r3]
 8005594:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005596:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005598:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800559c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	330c      	adds	r3, #12
 80055a4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80055a6:	643a      	str	r2, [r7, #64]	@ 0x40
 80055a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055aa:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80055ac:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80055ae:	e841 2300 	strex	r3, r2, [r1]
 80055b2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80055b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d1e5      	bne.n	8005586 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	3314      	adds	r3, #20
 80055c0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055c2:	6a3b      	ldr	r3, [r7, #32]
 80055c4:	e853 3f00 	ldrex	r3, [r3]
 80055c8:	61fb      	str	r3, [r7, #28]
   return(result);
 80055ca:	69fb      	ldr	r3, [r7, #28]
 80055cc:	f023 0301 	bic.w	r3, r3, #1
 80055d0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	3314      	adds	r3, #20
 80055d8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80055da:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80055dc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055de:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80055e0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80055e2:	e841 2300 	strex	r3, r2, [r1]
 80055e6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80055e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d1e5      	bne.n	80055ba <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055f2:	2b01      	cmp	r3, #1
 80055f4:	d119      	bne.n	800562a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	330c      	adds	r3, #12
 80055fc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	e853 3f00 	ldrex	r3, [r3]
 8005604:	60bb      	str	r3, [r7, #8]
   return(result);
 8005606:	68bb      	ldr	r3, [r7, #8]
 8005608:	f023 0310 	bic.w	r3, r3, #16
 800560c:	647b      	str	r3, [r7, #68]	@ 0x44
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	330c      	adds	r3, #12
 8005614:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005616:	61ba      	str	r2, [r7, #24]
 8005618:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800561a:	6979      	ldr	r1, [r7, #20]
 800561c:	69ba      	ldr	r2, [r7, #24]
 800561e:	e841 2300 	strex	r3, r2, [r1]
 8005622:	613b      	str	r3, [r7, #16]
   return(result);
 8005624:	693b      	ldr	r3, [r7, #16]
 8005626:	2b00      	cmp	r3, #0
 8005628:	d1e5      	bne.n	80055f6 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	2220      	movs	r2, #32
 800562e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	2200      	movs	r2, #0
 8005636:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005638:	bf00      	nop
 800563a:	3754      	adds	r7, #84	@ 0x54
 800563c:	46bd      	mov	sp, r7
 800563e:	bc80      	pop	{r7}
 8005640:	4770      	bx	lr
	...

08005644 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005644:	b580      	push	{r7, lr}
 8005646:	b084      	sub	sp, #16
 8005648:	af00      	add	r7, sp, #0
 800564a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	691b      	ldr	r3, [r3, #16]
 8005652:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	68da      	ldr	r2, [r3, #12]
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	430a      	orrs	r2, r1
 8005660:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	689a      	ldr	r2, [r3, #8]
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	691b      	ldr	r3, [r3, #16]
 800566a:	431a      	orrs	r2, r3
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	695b      	ldr	r3, [r3, #20]
 8005670:	4313      	orrs	r3, r2
 8005672:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	68db      	ldr	r3, [r3, #12]
 800567a:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 800567e:	f023 030c 	bic.w	r3, r3, #12
 8005682:	687a      	ldr	r2, [r7, #4]
 8005684:	6812      	ldr	r2, [r2, #0]
 8005686:	68b9      	ldr	r1, [r7, #8]
 8005688:	430b      	orrs	r3, r1
 800568a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	695b      	ldr	r3, [r3, #20]
 8005692:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	699a      	ldr	r2, [r3, #24]
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	430a      	orrs	r2, r1
 80056a0:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	4a2c      	ldr	r2, [pc, #176]	@ (8005758 <UART_SetConfig+0x114>)
 80056a8:	4293      	cmp	r3, r2
 80056aa:	d103      	bne.n	80056b4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80056ac:	f7ff f85e 	bl	800476c <HAL_RCC_GetPCLK2Freq>
 80056b0:	60f8      	str	r0, [r7, #12]
 80056b2:	e002      	b.n	80056ba <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80056b4:	f7ff f846 	bl	8004744 <HAL_RCC_GetPCLK1Freq>
 80056b8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80056ba:	68fa      	ldr	r2, [r7, #12]
 80056bc:	4613      	mov	r3, r2
 80056be:	009b      	lsls	r3, r3, #2
 80056c0:	4413      	add	r3, r2
 80056c2:	009a      	lsls	r2, r3, #2
 80056c4:	441a      	add	r2, r3
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	685b      	ldr	r3, [r3, #4]
 80056ca:	009b      	lsls	r3, r3, #2
 80056cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80056d0:	4a22      	ldr	r2, [pc, #136]	@ (800575c <UART_SetConfig+0x118>)
 80056d2:	fba2 2303 	umull	r2, r3, r2, r3
 80056d6:	095b      	lsrs	r3, r3, #5
 80056d8:	0119      	lsls	r1, r3, #4
 80056da:	68fa      	ldr	r2, [r7, #12]
 80056dc:	4613      	mov	r3, r2
 80056de:	009b      	lsls	r3, r3, #2
 80056e0:	4413      	add	r3, r2
 80056e2:	009a      	lsls	r2, r3, #2
 80056e4:	441a      	add	r2, r3
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	685b      	ldr	r3, [r3, #4]
 80056ea:	009b      	lsls	r3, r3, #2
 80056ec:	fbb2 f2f3 	udiv	r2, r2, r3
 80056f0:	4b1a      	ldr	r3, [pc, #104]	@ (800575c <UART_SetConfig+0x118>)
 80056f2:	fba3 0302 	umull	r0, r3, r3, r2
 80056f6:	095b      	lsrs	r3, r3, #5
 80056f8:	2064      	movs	r0, #100	@ 0x64
 80056fa:	fb00 f303 	mul.w	r3, r0, r3
 80056fe:	1ad3      	subs	r3, r2, r3
 8005700:	011b      	lsls	r3, r3, #4
 8005702:	3332      	adds	r3, #50	@ 0x32
 8005704:	4a15      	ldr	r2, [pc, #84]	@ (800575c <UART_SetConfig+0x118>)
 8005706:	fba2 2303 	umull	r2, r3, r2, r3
 800570a:	095b      	lsrs	r3, r3, #5
 800570c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005710:	4419      	add	r1, r3
 8005712:	68fa      	ldr	r2, [r7, #12]
 8005714:	4613      	mov	r3, r2
 8005716:	009b      	lsls	r3, r3, #2
 8005718:	4413      	add	r3, r2
 800571a:	009a      	lsls	r2, r3, #2
 800571c:	441a      	add	r2, r3
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	685b      	ldr	r3, [r3, #4]
 8005722:	009b      	lsls	r3, r3, #2
 8005724:	fbb2 f2f3 	udiv	r2, r2, r3
 8005728:	4b0c      	ldr	r3, [pc, #48]	@ (800575c <UART_SetConfig+0x118>)
 800572a:	fba3 0302 	umull	r0, r3, r3, r2
 800572e:	095b      	lsrs	r3, r3, #5
 8005730:	2064      	movs	r0, #100	@ 0x64
 8005732:	fb00 f303 	mul.w	r3, r0, r3
 8005736:	1ad3      	subs	r3, r2, r3
 8005738:	011b      	lsls	r3, r3, #4
 800573a:	3332      	adds	r3, #50	@ 0x32
 800573c:	4a07      	ldr	r2, [pc, #28]	@ (800575c <UART_SetConfig+0x118>)
 800573e:	fba2 2303 	umull	r2, r3, r2, r3
 8005742:	095b      	lsrs	r3, r3, #5
 8005744:	f003 020f 	and.w	r2, r3, #15
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	440a      	add	r2, r1
 800574e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005750:	bf00      	nop
 8005752:	3710      	adds	r7, #16
 8005754:	46bd      	mov	sp, r7
 8005756:	bd80      	pop	{r7, pc}
 8005758:	40013800 	.word	0x40013800
 800575c:	51eb851f 	.word	0x51eb851f

08005760 <__cvt>:
 8005760:	2b00      	cmp	r3, #0
 8005762:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005766:	461d      	mov	r5, r3
 8005768:	bfbb      	ittet	lt
 800576a:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 800576e:	461d      	movlt	r5, r3
 8005770:	2300      	movge	r3, #0
 8005772:	232d      	movlt	r3, #45	@ 0x2d
 8005774:	b088      	sub	sp, #32
 8005776:	4614      	mov	r4, r2
 8005778:	bfb8      	it	lt
 800577a:	4614      	movlt	r4, r2
 800577c:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800577e:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8005780:	7013      	strb	r3, [r2, #0]
 8005782:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005784:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8005788:	f023 0820 	bic.w	r8, r3, #32
 800578c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005790:	d005      	beq.n	800579e <__cvt+0x3e>
 8005792:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8005796:	d100      	bne.n	800579a <__cvt+0x3a>
 8005798:	3601      	adds	r6, #1
 800579a:	2302      	movs	r3, #2
 800579c:	e000      	b.n	80057a0 <__cvt+0x40>
 800579e:	2303      	movs	r3, #3
 80057a0:	aa07      	add	r2, sp, #28
 80057a2:	9204      	str	r2, [sp, #16]
 80057a4:	aa06      	add	r2, sp, #24
 80057a6:	e9cd a202 	strd	sl, r2, [sp, #8]
 80057aa:	e9cd 3600 	strd	r3, r6, [sp]
 80057ae:	4622      	mov	r2, r4
 80057b0:	462b      	mov	r3, r5
 80057b2:	f001 f98d 	bl	8006ad0 <_dtoa_r>
 80057b6:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80057ba:	4607      	mov	r7, r0
 80057bc:	d119      	bne.n	80057f2 <__cvt+0x92>
 80057be:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80057c0:	07db      	lsls	r3, r3, #31
 80057c2:	d50e      	bpl.n	80057e2 <__cvt+0x82>
 80057c4:	eb00 0906 	add.w	r9, r0, r6
 80057c8:	2200      	movs	r2, #0
 80057ca:	2300      	movs	r3, #0
 80057cc:	4620      	mov	r0, r4
 80057ce:	4629      	mov	r1, r5
 80057d0:	f7fb f8ea 	bl	80009a8 <__aeabi_dcmpeq>
 80057d4:	b108      	cbz	r0, 80057da <__cvt+0x7a>
 80057d6:	f8cd 901c 	str.w	r9, [sp, #28]
 80057da:	2230      	movs	r2, #48	@ 0x30
 80057dc:	9b07      	ldr	r3, [sp, #28]
 80057de:	454b      	cmp	r3, r9
 80057e0:	d31e      	bcc.n	8005820 <__cvt+0xc0>
 80057e2:	4638      	mov	r0, r7
 80057e4:	9b07      	ldr	r3, [sp, #28]
 80057e6:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 80057e8:	1bdb      	subs	r3, r3, r7
 80057ea:	6013      	str	r3, [r2, #0]
 80057ec:	b008      	add	sp, #32
 80057ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80057f2:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80057f6:	eb00 0906 	add.w	r9, r0, r6
 80057fa:	d1e5      	bne.n	80057c8 <__cvt+0x68>
 80057fc:	7803      	ldrb	r3, [r0, #0]
 80057fe:	2b30      	cmp	r3, #48	@ 0x30
 8005800:	d10a      	bne.n	8005818 <__cvt+0xb8>
 8005802:	2200      	movs	r2, #0
 8005804:	2300      	movs	r3, #0
 8005806:	4620      	mov	r0, r4
 8005808:	4629      	mov	r1, r5
 800580a:	f7fb f8cd 	bl	80009a8 <__aeabi_dcmpeq>
 800580e:	b918      	cbnz	r0, 8005818 <__cvt+0xb8>
 8005810:	f1c6 0601 	rsb	r6, r6, #1
 8005814:	f8ca 6000 	str.w	r6, [sl]
 8005818:	f8da 3000 	ldr.w	r3, [sl]
 800581c:	4499      	add	r9, r3
 800581e:	e7d3      	b.n	80057c8 <__cvt+0x68>
 8005820:	1c59      	adds	r1, r3, #1
 8005822:	9107      	str	r1, [sp, #28]
 8005824:	701a      	strb	r2, [r3, #0]
 8005826:	e7d9      	b.n	80057dc <__cvt+0x7c>

08005828 <__exponent>:
 8005828:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800582a:	2900      	cmp	r1, #0
 800582c:	bfb6      	itet	lt
 800582e:	232d      	movlt	r3, #45	@ 0x2d
 8005830:	232b      	movge	r3, #43	@ 0x2b
 8005832:	4249      	neglt	r1, r1
 8005834:	2909      	cmp	r1, #9
 8005836:	7002      	strb	r2, [r0, #0]
 8005838:	7043      	strb	r3, [r0, #1]
 800583a:	dd29      	ble.n	8005890 <__exponent+0x68>
 800583c:	f10d 0307 	add.w	r3, sp, #7
 8005840:	461d      	mov	r5, r3
 8005842:	270a      	movs	r7, #10
 8005844:	fbb1 f6f7 	udiv	r6, r1, r7
 8005848:	461a      	mov	r2, r3
 800584a:	fb07 1416 	mls	r4, r7, r6, r1
 800584e:	3430      	adds	r4, #48	@ 0x30
 8005850:	f802 4c01 	strb.w	r4, [r2, #-1]
 8005854:	460c      	mov	r4, r1
 8005856:	2c63      	cmp	r4, #99	@ 0x63
 8005858:	4631      	mov	r1, r6
 800585a:	f103 33ff 	add.w	r3, r3, #4294967295
 800585e:	dcf1      	bgt.n	8005844 <__exponent+0x1c>
 8005860:	3130      	adds	r1, #48	@ 0x30
 8005862:	1e94      	subs	r4, r2, #2
 8005864:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005868:	4623      	mov	r3, r4
 800586a:	1c41      	adds	r1, r0, #1
 800586c:	42ab      	cmp	r3, r5
 800586e:	d30a      	bcc.n	8005886 <__exponent+0x5e>
 8005870:	f10d 0309 	add.w	r3, sp, #9
 8005874:	1a9b      	subs	r3, r3, r2
 8005876:	42ac      	cmp	r4, r5
 8005878:	bf88      	it	hi
 800587a:	2300      	movhi	r3, #0
 800587c:	3302      	adds	r3, #2
 800587e:	4403      	add	r3, r0
 8005880:	1a18      	subs	r0, r3, r0
 8005882:	b003      	add	sp, #12
 8005884:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005886:	f813 6b01 	ldrb.w	r6, [r3], #1
 800588a:	f801 6f01 	strb.w	r6, [r1, #1]!
 800588e:	e7ed      	b.n	800586c <__exponent+0x44>
 8005890:	2330      	movs	r3, #48	@ 0x30
 8005892:	3130      	adds	r1, #48	@ 0x30
 8005894:	7083      	strb	r3, [r0, #2]
 8005896:	70c1      	strb	r1, [r0, #3]
 8005898:	1d03      	adds	r3, r0, #4
 800589a:	e7f1      	b.n	8005880 <__exponent+0x58>

0800589c <_printf_float>:
 800589c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80058a0:	b091      	sub	sp, #68	@ 0x44
 80058a2:	460c      	mov	r4, r1
 80058a4:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 80058a8:	4616      	mov	r6, r2
 80058aa:	461f      	mov	r7, r3
 80058ac:	4605      	mov	r5, r0
 80058ae:	f000 ffef 	bl	8006890 <_localeconv_r>
 80058b2:	6803      	ldr	r3, [r0, #0]
 80058b4:	4618      	mov	r0, r3
 80058b6:	9308      	str	r3, [sp, #32]
 80058b8:	f7fa fc4a 	bl	8000150 <strlen>
 80058bc:	2300      	movs	r3, #0
 80058be:	930e      	str	r3, [sp, #56]	@ 0x38
 80058c0:	f8d8 3000 	ldr.w	r3, [r8]
 80058c4:	9009      	str	r0, [sp, #36]	@ 0x24
 80058c6:	3307      	adds	r3, #7
 80058c8:	f023 0307 	bic.w	r3, r3, #7
 80058cc:	f103 0208 	add.w	r2, r3, #8
 80058d0:	f894 a018 	ldrb.w	sl, [r4, #24]
 80058d4:	f8d4 b000 	ldr.w	fp, [r4]
 80058d8:	f8c8 2000 	str.w	r2, [r8]
 80058dc:	e9d3 8900 	ldrd	r8, r9, [r3]
 80058e0:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80058e4:	930b      	str	r3, [sp, #44]	@ 0x2c
 80058e6:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 80058ea:	f04f 32ff 	mov.w	r2, #4294967295
 80058ee:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80058f2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80058f6:	4b9c      	ldr	r3, [pc, #624]	@ (8005b68 <_printf_float+0x2cc>)
 80058f8:	f7fb f888 	bl	8000a0c <__aeabi_dcmpun>
 80058fc:	bb70      	cbnz	r0, 800595c <_printf_float+0xc0>
 80058fe:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8005902:	f04f 32ff 	mov.w	r2, #4294967295
 8005906:	4b98      	ldr	r3, [pc, #608]	@ (8005b68 <_printf_float+0x2cc>)
 8005908:	f7fb f862 	bl	80009d0 <__aeabi_dcmple>
 800590c:	bb30      	cbnz	r0, 800595c <_printf_float+0xc0>
 800590e:	2200      	movs	r2, #0
 8005910:	2300      	movs	r3, #0
 8005912:	4640      	mov	r0, r8
 8005914:	4649      	mov	r1, r9
 8005916:	f7fb f851 	bl	80009bc <__aeabi_dcmplt>
 800591a:	b110      	cbz	r0, 8005922 <_printf_float+0x86>
 800591c:	232d      	movs	r3, #45	@ 0x2d
 800591e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005922:	4a92      	ldr	r2, [pc, #584]	@ (8005b6c <_printf_float+0x2d0>)
 8005924:	4b92      	ldr	r3, [pc, #584]	@ (8005b70 <_printf_float+0x2d4>)
 8005926:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800592a:	bf8c      	ite	hi
 800592c:	4690      	movhi	r8, r2
 800592e:	4698      	movls	r8, r3
 8005930:	2303      	movs	r3, #3
 8005932:	f04f 0900 	mov.w	r9, #0
 8005936:	6123      	str	r3, [r4, #16]
 8005938:	f02b 0304 	bic.w	r3, fp, #4
 800593c:	6023      	str	r3, [r4, #0]
 800593e:	4633      	mov	r3, r6
 8005940:	4621      	mov	r1, r4
 8005942:	4628      	mov	r0, r5
 8005944:	9700      	str	r7, [sp, #0]
 8005946:	aa0f      	add	r2, sp, #60	@ 0x3c
 8005948:	f000 f9d4 	bl	8005cf4 <_printf_common>
 800594c:	3001      	adds	r0, #1
 800594e:	f040 8090 	bne.w	8005a72 <_printf_float+0x1d6>
 8005952:	f04f 30ff 	mov.w	r0, #4294967295
 8005956:	b011      	add	sp, #68	@ 0x44
 8005958:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800595c:	4642      	mov	r2, r8
 800595e:	464b      	mov	r3, r9
 8005960:	4640      	mov	r0, r8
 8005962:	4649      	mov	r1, r9
 8005964:	f7fb f852 	bl	8000a0c <__aeabi_dcmpun>
 8005968:	b148      	cbz	r0, 800597e <_printf_float+0xe2>
 800596a:	464b      	mov	r3, r9
 800596c:	2b00      	cmp	r3, #0
 800596e:	bfb8      	it	lt
 8005970:	232d      	movlt	r3, #45	@ 0x2d
 8005972:	4a80      	ldr	r2, [pc, #512]	@ (8005b74 <_printf_float+0x2d8>)
 8005974:	bfb8      	it	lt
 8005976:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800597a:	4b7f      	ldr	r3, [pc, #508]	@ (8005b78 <_printf_float+0x2dc>)
 800597c:	e7d3      	b.n	8005926 <_printf_float+0x8a>
 800597e:	6863      	ldr	r3, [r4, #4]
 8005980:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8005984:	1c5a      	adds	r2, r3, #1
 8005986:	d13f      	bne.n	8005a08 <_printf_float+0x16c>
 8005988:	2306      	movs	r3, #6
 800598a:	6063      	str	r3, [r4, #4]
 800598c:	2200      	movs	r2, #0
 800598e:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8005992:	6023      	str	r3, [r4, #0]
 8005994:	9206      	str	r2, [sp, #24]
 8005996:	aa0e      	add	r2, sp, #56	@ 0x38
 8005998:	e9cd a204 	strd	sl, r2, [sp, #16]
 800599c:	aa0d      	add	r2, sp, #52	@ 0x34
 800599e:	9203      	str	r2, [sp, #12]
 80059a0:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 80059a4:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80059a8:	6863      	ldr	r3, [r4, #4]
 80059aa:	4642      	mov	r2, r8
 80059ac:	9300      	str	r3, [sp, #0]
 80059ae:	4628      	mov	r0, r5
 80059b0:	464b      	mov	r3, r9
 80059b2:	910a      	str	r1, [sp, #40]	@ 0x28
 80059b4:	f7ff fed4 	bl	8005760 <__cvt>
 80059b8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80059ba:	4680      	mov	r8, r0
 80059bc:	2947      	cmp	r1, #71	@ 0x47
 80059be:	990d      	ldr	r1, [sp, #52]	@ 0x34
 80059c0:	d128      	bne.n	8005a14 <_printf_float+0x178>
 80059c2:	1cc8      	adds	r0, r1, #3
 80059c4:	db02      	blt.n	80059cc <_printf_float+0x130>
 80059c6:	6863      	ldr	r3, [r4, #4]
 80059c8:	4299      	cmp	r1, r3
 80059ca:	dd40      	ble.n	8005a4e <_printf_float+0x1b2>
 80059cc:	f1aa 0a02 	sub.w	sl, sl, #2
 80059d0:	fa5f fa8a 	uxtb.w	sl, sl
 80059d4:	4652      	mov	r2, sl
 80059d6:	3901      	subs	r1, #1
 80059d8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80059dc:	910d      	str	r1, [sp, #52]	@ 0x34
 80059de:	f7ff ff23 	bl	8005828 <__exponent>
 80059e2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80059e4:	4681      	mov	r9, r0
 80059e6:	1813      	adds	r3, r2, r0
 80059e8:	2a01      	cmp	r2, #1
 80059ea:	6123      	str	r3, [r4, #16]
 80059ec:	dc02      	bgt.n	80059f4 <_printf_float+0x158>
 80059ee:	6822      	ldr	r2, [r4, #0]
 80059f0:	07d2      	lsls	r2, r2, #31
 80059f2:	d501      	bpl.n	80059f8 <_printf_float+0x15c>
 80059f4:	3301      	adds	r3, #1
 80059f6:	6123      	str	r3, [r4, #16]
 80059f8:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d09e      	beq.n	800593e <_printf_float+0xa2>
 8005a00:	232d      	movs	r3, #45	@ 0x2d
 8005a02:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005a06:	e79a      	b.n	800593e <_printf_float+0xa2>
 8005a08:	2947      	cmp	r1, #71	@ 0x47
 8005a0a:	d1bf      	bne.n	800598c <_printf_float+0xf0>
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d1bd      	bne.n	800598c <_printf_float+0xf0>
 8005a10:	2301      	movs	r3, #1
 8005a12:	e7ba      	b.n	800598a <_printf_float+0xee>
 8005a14:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005a18:	d9dc      	bls.n	80059d4 <_printf_float+0x138>
 8005a1a:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8005a1e:	d118      	bne.n	8005a52 <_printf_float+0x1b6>
 8005a20:	2900      	cmp	r1, #0
 8005a22:	6863      	ldr	r3, [r4, #4]
 8005a24:	dd0b      	ble.n	8005a3e <_printf_float+0x1a2>
 8005a26:	6121      	str	r1, [r4, #16]
 8005a28:	b913      	cbnz	r3, 8005a30 <_printf_float+0x194>
 8005a2a:	6822      	ldr	r2, [r4, #0]
 8005a2c:	07d0      	lsls	r0, r2, #31
 8005a2e:	d502      	bpl.n	8005a36 <_printf_float+0x19a>
 8005a30:	3301      	adds	r3, #1
 8005a32:	440b      	add	r3, r1
 8005a34:	6123      	str	r3, [r4, #16]
 8005a36:	f04f 0900 	mov.w	r9, #0
 8005a3a:	65a1      	str	r1, [r4, #88]	@ 0x58
 8005a3c:	e7dc      	b.n	80059f8 <_printf_float+0x15c>
 8005a3e:	b913      	cbnz	r3, 8005a46 <_printf_float+0x1aa>
 8005a40:	6822      	ldr	r2, [r4, #0]
 8005a42:	07d2      	lsls	r2, r2, #31
 8005a44:	d501      	bpl.n	8005a4a <_printf_float+0x1ae>
 8005a46:	3302      	adds	r3, #2
 8005a48:	e7f4      	b.n	8005a34 <_printf_float+0x198>
 8005a4a:	2301      	movs	r3, #1
 8005a4c:	e7f2      	b.n	8005a34 <_printf_float+0x198>
 8005a4e:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8005a52:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005a54:	4299      	cmp	r1, r3
 8005a56:	db05      	blt.n	8005a64 <_printf_float+0x1c8>
 8005a58:	6823      	ldr	r3, [r4, #0]
 8005a5a:	6121      	str	r1, [r4, #16]
 8005a5c:	07d8      	lsls	r0, r3, #31
 8005a5e:	d5ea      	bpl.n	8005a36 <_printf_float+0x19a>
 8005a60:	1c4b      	adds	r3, r1, #1
 8005a62:	e7e7      	b.n	8005a34 <_printf_float+0x198>
 8005a64:	2900      	cmp	r1, #0
 8005a66:	bfcc      	ite	gt
 8005a68:	2201      	movgt	r2, #1
 8005a6a:	f1c1 0202 	rsble	r2, r1, #2
 8005a6e:	4413      	add	r3, r2
 8005a70:	e7e0      	b.n	8005a34 <_printf_float+0x198>
 8005a72:	6823      	ldr	r3, [r4, #0]
 8005a74:	055a      	lsls	r2, r3, #21
 8005a76:	d407      	bmi.n	8005a88 <_printf_float+0x1ec>
 8005a78:	6923      	ldr	r3, [r4, #16]
 8005a7a:	4642      	mov	r2, r8
 8005a7c:	4631      	mov	r1, r6
 8005a7e:	4628      	mov	r0, r5
 8005a80:	47b8      	blx	r7
 8005a82:	3001      	adds	r0, #1
 8005a84:	d12b      	bne.n	8005ade <_printf_float+0x242>
 8005a86:	e764      	b.n	8005952 <_printf_float+0xb6>
 8005a88:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005a8c:	f240 80dc 	bls.w	8005c48 <_printf_float+0x3ac>
 8005a90:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005a94:	2200      	movs	r2, #0
 8005a96:	2300      	movs	r3, #0
 8005a98:	f7fa ff86 	bl	80009a8 <__aeabi_dcmpeq>
 8005a9c:	2800      	cmp	r0, #0
 8005a9e:	d033      	beq.n	8005b08 <_printf_float+0x26c>
 8005aa0:	2301      	movs	r3, #1
 8005aa2:	4631      	mov	r1, r6
 8005aa4:	4628      	mov	r0, r5
 8005aa6:	4a35      	ldr	r2, [pc, #212]	@ (8005b7c <_printf_float+0x2e0>)
 8005aa8:	47b8      	blx	r7
 8005aaa:	3001      	adds	r0, #1
 8005aac:	f43f af51 	beq.w	8005952 <_printf_float+0xb6>
 8005ab0:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8005ab4:	4543      	cmp	r3, r8
 8005ab6:	db02      	blt.n	8005abe <_printf_float+0x222>
 8005ab8:	6823      	ldr	r3, [r4, #0]
 8005aba:	07d8      	lsls	r0, r3, #31
 8005abc:	d50f      	bpl.n	8005ade <_printf_float+0x242>
 8005abe:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005ac2:	4631      	mov	r1, r6
 8005ac4:	4628      	mov	r0, r5
 8005ac6:	47b8      	blx	r7
 8005ac8:	3001      	adds	r0, #1
 8005aca:	f43f af42 	beq.w	8005952 <_printf_float+0xb6>
 8005ace:	f04f 0900 	mov.w	r9, #0
 8005ad2:	f108 38ff 	add.w	r8, r8, #4294967295
 8005ad6:	f104 0a1a 	add.w	sl, r4, #26
 8005ada:	45c8      	cmp	r8, r9
 8005adc:	dc09      	bgt.n	8005af2 <_printf_float+0x256>
 8005ade:	6823      	ldr	r3, [r4, #0]
 8005ae0:	079b      	lsls	r3, r3, #30
 8005ae2:	f100 8102 	bmi.w	8005cea <_printf_float+0x44e>
 8005ae6:	68e0      	ldr	r0, [r4, #12]
 8005ae8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005aea:	4298      	cmp	r0, r3
 8005aec:	bfb8      	it	lt
 8005aee:	4618      	movlt	r0, r3
 8005af0:	e731      	b.n	8005956 <_printf_float+0xba>
 8005af2:	2301      	movs	r3, #1
 8005af4:	4652      	mov	r2, sl
 8005af6:	4631      	mov	r1, r6
 8005af8:	4628      	mov	r0, r5
 8005afa:	47b8      	blx	r7
 8005afc:	3001      	adds	r0, #1
 8005afe:	f43f af28 	beq.w	8005952 <_printf_float+0xb6>
 8005b02:	f109 0901 	add.w	r9, r9, #1
 8005b06:	e7e8      	b.n	8005ada <_printf_float+0x23e>
 8005b08:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	dc38      	bgt.n	8005b80 <_printf_float+0x2e4>
 8005b0e:	2301      	movs	r3, #1
 8005b10:	4631      	mov	r1, r6
 8005b12:	4628      	mov	r0, r5
 8005b14:	4a19      	ldr	r2, [pc, #100]	@ (8005b7c <_printf_float+0x2e0>)
 8005b16:	47b8      	blx	r7
 8005b18:	3001      	adds	r0, #1
 8005b1a:	f43f af1a 	beq.w	8005952 <_printf_float+0xb6>
 8005b1e:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8005b22:	ea59 0303 	orrs.w	r3, r9, r3
 8005b26:	d102      	bne.n	8005b2e <_printf_float+0x292>
 8005b28:	6823      	ldr	r3, [r4, #0]
 8005b2a:	07d9      	lsls	r1, r3, #31
 8005b2c:	d5d7      	bpl.n	8005ade <_printf_float+0x242>
 8005b2e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005b32:	4631      	mov	r1, r6
 8005b34:	4628      	mov	r0, r5
 8005b36:	47b8      	blx	r7
 8005b38:	3001      	adds	r0, #1
 8005b3a:	f43f af0a 	beq.w	8005952 <_printf_float+0xb6>
 8005b3e:	f04f 0a00 	mov.w	sl, #0
 8005b42:	f104 0b1a 	add.w	fp, r4, #26
 8005b46:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005b48:	425b      	negs	r3, r3
 8005b4a:	4553      	cmp	r3, sl
 8005b4c:	dc01      	bgt.n	8005b52 <_printf_float+0x2b6>
 8005b4e:	464b      	mov	r3, r9
 8005b50:	e793      	b.n	8005a7a <_printf_float+0x1de>
 8005b52:	2301      	movs	r3, #1
 8005b54:	465a      	mov	r2, fp
 8005b56:	4631      	mov	r1, r6
 8005b58:	4628      	mov	r0, r5
 8005b5a:	47b8      	blx	r7
 8005b5c:	3001      	adds	r0, #1
 8005b5e:	f43f aef8 	beq.w	8005952 <_printf_float+0xb6>
 8005b62:	f10a 0a01 	add.w	sl, sl, #1
 8005b66:	e7ee      	b.n	8005b46 <_printf_float+0x2aa>
 8005b68:	7fefffff 	.word	0x7fefffff
 8005b6c:	0800a75e 	.word	0x0800a75e
 8005b70:	0800a75a 	.word	0x0800a75a
 8005b74:	0800a766 	.word	0x0800a766
 8005b78:	0800a762 	.word	0x0800a762
 8005b7c:	0800a76a 	.word	0x0800a76a
 8005b80:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005b82:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8005b86:	4553      	cmp	r3, sl
 8005b88:	bfa8      	it	ge
 8005b8a:	4653      	movge	r3, sl
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	4699      	mov	r9, r3
 8005b90:	dc36      	bgt.n	8005c00 <_printf_float+0x364>
 8005b92:	f04f 0b00 	mov.w	fp, #0
 8005b96:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005b9a:	f104 021a 	add.w	r2, r4, #26
 8005b9e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005ba0:	930a      	str	r3, [sp, #40]	@ 0x28
 8005ba2:	eba3 0309 	sub.w	r3, r3, r9
 8005ba6:	455b      	cmp	r3, fp
 8005ba8:	dc31      	bgt.n	8005c0e <_printf_float+0x372>
 8005baa:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005bac:	459a      	cmp	sl, r3
 8005bae:	dc3a      	bgt.n	8005c26 <_printf_float+0x38a>
 8005bb0:	6823      	ldr	r3, [r4, #0]
 8005bb2:	07da      	lsls	r2, r3, #31
 8005bb4:	d437      	bmi.n	8005c26 <_printf_float+0x38a>
 8005bb6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005bb8:	ebaa 0903 	sub.w	r9, sl, r3
 8005bbc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005bbe:	ebaa 0303 	sub.w	r3, sl, r3
 8005bc2:	4599      	cmp	r9, r3
 8005bc4:	bfa8      	it	ge
 8005bc6:	4699      	movge	r9, r3
 8005bc8:	f1b9 0f00 	cmp.w	r9, #0
 8005bcc:	dc33      	bgt.n	8005c36 <_printf_float+0x39a>
 8005bce:	f04f 0800 	mov.w	r8, #0
 8005bd2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005bd6:	f104 0b1a 	add.w	fp, r4, #26
 8005bda:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005bdc:	ebaa 0303 	sub.w	r3, sl, r3
 8005be0:	eba3 0309 	sub.w	r3, r3, r9
 8005be4:	4543      	cmp	r3, r8
 8005be6:	f77f af7a 	ble.w	8005ade <_printf_float+0x242>
 8005bea:	2301      	movs	r3, #1
 8005bec:	465a      	mov	r2, fp
 8005bee:	4631      	mov	r1, r6
 8005bf0:	4628      	mov	r0, r5
 8005bf2:	47b8      	blx	r7
 8005bf4:	3001      	adds	r0, #1
 8005bf6:	f43f aeac 	beq.w	8005952 <_printf_float+0xb6>
 8005bfa:	f108 0801 	add.w	r8, r8, #1
 8005bfe:	e7ec      	b.n	8005bda <_printf_float+0x33e>
 8005c00:	4642      	mov	r2, r8
 8005c02:	4631      	mov	r1, r6
 8005c04:	4628      	mov	r0, r5
 8005c06:	47b8      	blx	r7
 8005c08:	3001      	adds	r0, #1
 8005c0a:	d1c2      	bne.n	8005b92 <_printf_float+0x2f6>
 8005c0c:	e6a1      	b.n	8005952 <_printf_float+0xb6>
 8005c0e:	2301      	movs	r3, #1
 8005c10:	4631      	mov	r1, r6
 8005c12:	4628      	mov	r0, r5
 8005c14:	920a      	str	r2, [sp, #40]	@ 0x28
 8005c16:	47b8      	blx	r7
 8005c18:	3001      	adds	r0, #1
 8005c1a:	f43f ae9a 	beq.w	8005952 <_printf_float+0xb6>
 8005c1e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005c20:	f10b 0b01 	add.w	fp, fp, #1
 8005c24:	e7bb      	b.n	8005b9e <_printf_float+0x302>
 8005c26:	4631      	mov	r1, r6
 8005c28:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005c2c:	4628      	mov	r0, r5
 8005c2e:	47b8      	blx	r7
 8005c30:	3001      	adds	r0, #1
 8005c32:	d1c0      	bne.n	8005bb6 <_printf_float+0x31a>
 8005c34:	e68d      	b.n	8005952 <_printf_float+0xb6>
 8005c36:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005c38:	464b      	mov	r3, r9
 8005c3a:	4631      	mov	r1, r6
 8005c3c:	4628      	mov	r0, r5
 8005c3e:	4442      	add	r2, r8
 8005c40:	47b8      	blx	r7
 8005c42:	3001      	adds	r0, #1
 8005c44:	d1c3      	bne.n	8005bce <_printf_float+0x332>
 8005c46:	e684      	b.n	8005952 <_printf_float+0xb6>
 8005c48:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8005c4c:	f1ba 0f01 	cmp.w	sl, #1
 8005c50:	dc01      	bgt.n	8005c56 <_printf_float+0x3ba>
 8005c52:	07db      	lsls	r3, r3, #31
 8005c54:	d536      	bpl.n	8005cc4 <_printf_float+0x428>
 8005c56:	2301      	movs	r3, #1
 8005c58:	4642      	mov	r2, r8
 8005c5a:	4631      	mov	r1, r6
 8005c5c:	4628      	mov	r0, r5
 8005c5e:	47b8      	blx	r7
 8005c60:	3001      	adds	r0, #1
 8005c62:	f43f ae76 	beq.w	8005952 <_printf_float+0xb6>
 8005c66:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005c6a:	4631      	mov	r1, r6
 8005c6c:	4628      	mov	r0, r5
 8005c6e:	47b8      	blx	r7
 8005c70:	3001      	adds	r0, #1
 8005c72:	f43f ae6e 	beq.w	8005952 <_printf_float+0xb6>
 8005c76:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005c7a:	2200      	movs	r2, #0
 8005c7c:	2300      	movs	r3, #0
 8005c7e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005c82:	f7fa fe91 	bl	80009a8 <__aeabi_dcmpeq>
 8005c86:	b9c0      	cbnz	r0, 8005cba <_printf_float+0x41e>
 8005c88:	4653      	mov	r3, sl
 8005c8a:	f108 0201 	add.w	r2, r8, #1
 8005c8e:	4631      	mov	r1, r6
 8005c90:	4628      	mov	r0, r5
 8005c92:	47b8      	blx	r7
 8005c94:	3001      	adds	r0, #1
 8005c96:	d10c      	bne.n	8005cb2 <_printf_float+0x416>
 8005c98:	e65b      	b.n	8005952 <_printf_float+0xb6>
 8005c9a:	2301      	movs	r3, #1
 8005c9c:	465a      	mov	r2, fp
 8005c9e:	4631      	mov	r1, r6
 8005ca0:	4628      	mov	r0, r5
 8005ca2:	47b8      	blx	r7
 8005ca4:	3001      	adds	r0, #1
 8005ca6:	f43f ae54 	beq.w	8005952 <_printf_float+0xb6>
 8005caa:	f108 0801 	add.w	r8, r8, #1
 8005cae:	45d0      	cmp	r8, sl
 8005cb0:	dbf3      	blt.n	8005c9a <_printf_float+0x3fe>
 8005cb2:	464b      	mov	r3, r9
 8005cb4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8005cb8:	e6e0      	b.n	8005a7c <_printf_float+0x1e0>
 8005cba:	f04f 0800 	mov.w	r8, #0
 8005cbe:	f104 0b1a 	add.w	fp, r4, #26
 8005cc2:	e7f4      	b.n	8005cae <_printf_float+0x412>
 8005cc4:	2301      	movs	r3, #1
 8005cc6:	4642      	mov	r2, r8
 8005cc8:	e7e1      	b.n	8005c8e <_printf_float+0x3f2>
 8005cca:	2301      	movs	r3, #1
 8005ccc:	464a      	mov	r2, r9
 8005cce:	4631      	mov	r1, r6
 8005cd0:	4628      	mov	r0, r5
 8005cd2:	47b8      	blx	r7
 8005cd4:	3001      	adds	r0, #1
 8005cd6:	f43f ae3c 	beq.w	8005952 <_printf_float+0xb6>
 8005cda:	f108 0801 	add.w	r8, r8, #1
 8005cde:	68e3      	ldr	r3, [r4, #12]
 8005ce0:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8005ce2:	1a5b      	subs	r3, r3, r1
 8005ce4:	4543      	cmp	r3, r8
 8005ce6:	dcf0      	bgt.n	8005cca <_printf_float+0x42e>
 8005ce8:	e6fd      	b.n	8005ae6 <_printf_float+0x24a>
 8005cea:	f04f 0800 	mov.w	r8, #0
 8005cee:	f104 0919 	add.w	r9, r4, #25
 8005cf2:	e7f4      	b.n	8005cde <_printf_float+0x442>

08005cf4 <_printf_common>:
 8005cf4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005cf8:	4616      	mov	r6, r2
 8005cfa:	4698      	mov	r8, r3
 8005cfc:	688a      	ldr	r2, [r1, #8]
 8005cfe:	690b      	ldr	r3, [r1, #16]
 8005d00:	4607      	mov	r7, r0
 8005d02:	4293      	cmp	r3, r2
 8005d04:	bfb8      	it	lt
 8005d06:	4613      	movlt	r3, r2
 8005d08:	6033      	str	r3, [r6, #0]
 8005d0a:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005d0e:	460c      	mov	r4, r1
 8005d10:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005d14:	b10a      	cbz	r2, 8005d1a <_printf_common+0x26>
 8005d16:	3301      	adds	r3, #1
 8005d18:	6033      	str	r3, [r6, #0]
 8005d1a:	6823      	ldr	r3, [r4, #0]
 8005d1c:	0699      	lsls	r1, r3, #26
 8005d1e:	bf42      	ittt	mi
 8005d20:	6833      	ldrmi	r3, [r6, #0]
 8005d22:	3302      	addmi	r3, #2
 8005d24:	6033      	strmi	r3, [r6, #0]
 8005d26:	6825      	ldr	r5, [r4, #0]
 8005d28:	f015 0506 	ands.w	r5, r5, #6
 8005d2c:	d106      	bne.n	8005d3c <_printf_common+0x48>
 8005d2e:	f104 0a19 	add.w	sl, r4, #25
 8005d32:	68e3      	ldr	r3, [r4, #12]
 8005d34:	6832      	ldr	r2, [r6, #0]
 8005d36:	1a9b      	subs	r3, r3, r2
 8005d38:	42ab      	cmp	r3, r5
 8005d3a:	dc2b      	bgt.n	8005d94 <_printf_common+0xa0>
 8005d3c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005d40:	6822      	ldr	r2, [r4, #0]
 8005d42:	3b00      	subs	r3, #0
 8005d44:	bf18      	it	ne
 8005d46:	2301      	movne	r3, #1
 8005d48:	0692      	lsls	r2, r2, #26
 8005d4a:	d430      	bmi.n	8005dae <_printf_common+0xba>
 8005d4c:	4641      	mov	r1, r8
 8005d4e:	4638      	mov	r0, r7
 8005d50:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005d54:	47c8      	blx	r9
 8005d56:	3001      	adds	r0, #1
 8005d58:	d023      	beq.n	8005da2 <_printf_common+0xae>
 8005d5a:	6823      	ldr	r3, [r4, #0]
 8005d5c:	6922      	ldr	r2, [r4, #16]
 8005d5e:	f003 0306 	and.w	r3, r3, #6
 8005d62:	2b04      	cmp	r3, #4
 8005d64:	bf14      	ite	ne
 8005d66:	2500      	movne	r5, #0
 8005d68:	6833      	ldreq	r3, [r6, #0]
 8005d6a:	f04f 0600 	mov.w	r6, #0
 8005d6e:	bf08      	it	eq
 8005d70:	68e5      	ldreq	r5, [r4, #12]
 8005d72:	f104 041a 	add.w	r4, r4, #26
 8005d76:	bf08      	it	eq
 8005d78:	1aed      	subeq	r5, r5, r3
 8005d7a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8005d7e:	bf08      	it	eq
 8005d80:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005d84:	4293      	cmp	r3, r2
 8005d86:	bfc4      	itt	gt
 8005d88:	1a9b      	subgt	r3, r3, r2
 8005d8a:	18ed      	addgt	r5, r5, r3
 8005d8c:	42b5      	cmp	r5, r6
 8005d8e:	d11a      	bne.n	8005dc6 <_printf_common+0xd2>
 8005d90:	2000      	movs	r0, #0
 8005d92:	e008      	b.n	8005da6 <_printf_common+0xb2>
 8005d94:	2301      	movs	r3, #1
 8005d96:	4652      	mov	r2, sl
 8005d98:	4641      	mov	r1, r8
 8005d9a:	4638      	mov	r0, r7
 8005d9c:	47c8      	blx	r9
 8005d9e:	3001      	adds	r0, #1
 8005da0:	d103      	bne.n	8005daa <_printf_common+0xb6>
 8005da2:	f04f 30ff 	mov.w	r0, #4294967295
 8005da6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005daa:	3501      	adds	r5, #1
 8005dac:	e7c1      	b.n	8005d32 <_printf_common+0x3e>
 8005dae:	2030      	movs	r0, #48	@ 0x30
 8005db0:	18e1      	adds	r1, r4, r3
 8005db2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005db6:	1c5a      	adds	r2, r3, #1
 8005db8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005dbc:	4422      	add	r2, r4
 8005dbe:	3302      	adds	r3, #2
 8005dc0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005dc4:	e7c2      	b.n	8005d4c <_printf_common+0x58>
 8005dc6:	2301      	movs	r3, #1
 8005dc8:	4622      	mov	r2, r4
 8005dca:	4641      	mov	r1, r8
 8005dcc:	4638      	mov	r0, r7
 8005dce:	47c8      	blx	r9
 8005dd0:	3001      	adds	r0, #1
 8005dd2:	d0e6      	beq.n	8005da2 <_printf_common+0xae>
 8005dd4:	3601      	adds	r6, #1
 8005dd6:	e7d9      	b.n	8005d8c <_printf_common+0x98>

08005dd8 <_printf_i>:
 8005dd8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005ddc:	7e0f      	ldrb	r7, [r1, #24]
 8005dde:	4691      	mov	r9, r2
 8005de0:	2f78      	cmp	r7, #120	@ 0x78
 8005de2:	4680      	mov	r8, r0
 8005de4:	460c      	mov	r4, r1
 8005de6:	469a      	mov	sl, r3
 8005de8:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005dea:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005dee:	d807      	bhi.n	8005e00 <_printf_i+0x28>
 8005df0:	2f62      	cmp	r7, #98	@ 0x62
 8005df2:	d80a      	bhi.n	8005e0a <_printf_i+0x32>
 8005df4:	2f00      	cmp	r7, #0
 8005df6:	f000 80d1 	beq.w	8005f9c <_printf_i+0x1c4>
 8005dfa:	2f58      	cmp	r7, #88	@ 0x58
 8005dfc:	f000 80b8 	beq.w	8005f70 <_printf_i+0x198>
 8005e00:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005e04:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005e08:	e03a      	b.n	8005e80 <_printf_i+0xa8>
 8005e0a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005e0e:	2b15      	cmp	r3, #21
 8005e10:	d8f6      	bhi.n	8005e00 <_printf_i+0x28>
 8005e12:	a101      	add	r1, pc, #4	@ (adr r1, 8005e18 <_printf_i+0x40>)
 8005e14:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005e18:	08005e71 	.word	0x08005e71
 8005e1c:	08005e85 	.word	0x08005e85
 8005e20:	08005e01 	.word	0x08005e01
 8005e24:	08005e01 	.word	0x08005e01
 8005e28:	08005e01 	.word	0x08005e01
 8005e2c:	08005e01 	.word	0x08005e01
 8005e30:	08005e85 	.word	0x08005e85
 8005e34:	08005e01 	.word	0x08005e01
 8005e38:	08005e01 	.word	0x08005e01
 8005e3c:	08005e01 	.word	0x08005e01
 8005e40:	08005e01 	.word	0x08005e01
 8005e44:	08005f83 	.word	0x08005f83
 8005e48:	08005eaf 	.word	0x08005eaf
 8005e4c:	08005f3d 	.word	0x08005f3d
 8005e50:	08005e01 	.word	0x08005e01
 8005e54:	08005e01 	.word	0x08005e01
 8005e58:	08005fa5 	.word	0x08005fa5
 8005e5c:	08005e01 	.word	0x08005e01
 8005e60:	08005eaf 	.word	0x08005eaf
 8005e64:	08005e01 	.word	0x08005e01
 8005e68:	08005e01 	.word	0x08005e01
 8005e6c:	08005f45 	.word	0x08005f45
 8005e70:	6833      	ldr	r3, [r6, #0]
 8005e72:	1d1a      	adds	r2, r3, #4
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	6032      	str	r2, [r6, #0]
 8005e78:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005e7c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005e80:	2301      	movs	r3, #1
 8005e82:	e09c      	b.n	8005fbe <_printf_i+0x1e6>
 8005e84:	6833      	ldr	r3, [r6, #0]
 8005e86:	6820      	ldr	r0, [r4, #0]
 8005e88:	1d19      	adds	r1, r3, #4
 8005e8a:	6031      	str	r1, [r6, #0]
 8005e8c:	0606      	lsls	r6, r0, #24
 8005e8e:	d501      	bpl.n	8005e94 <_printf_i+0xbc>
 8005e90:	681d      	ldr	r5, [r3, #0]
 8005e92:	e003      	b.n	8005e9c <_printf_i+0xc4>
 8005e94:	0645      	lsls	r5, r0, #25
 8005e96:	d5fb      	bpl.n	8005e90 <_printf_i+0xb8>
 8005e98:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005e9c:	2d00      	cmp	r5, #0
 8005e9e:	da03      	bge.n	8005ea8 <_printf_i+0xd0>
 8005ea0:	232d      	movs	r3, #45	@ 0x2d
 8005ea2:	426d      	negs	r5, r5
 8005ea4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005ea8:	230a      	movs	r3, #10
 8005eaa:	4858      	ldr	r0, [pc, #352]	@ (800600c <_printf_i+0x234>)
 8005eac:	e011      	b.n	8005ed2 <_printf_i+0xfa>
 8005eae:	6821      	ldr	r1, [r4, #0]
 8005eb0:	6833      	ldr	r3, [r6, #0]
 8005eb2:	0608      	lsls	r0, r1, #24
 8005eb4:	f853 5b04 	ldr.w	r5, [r3], #4
 8005eb8:	d402      	bmi.n	8005ec0 <_printf_i+0xe8>
 8005eba:	0649      	lsls	r1, r1, #25
 8005ebc:	bf48      	it	mi
 8005ebe:	b2ad      	uxthmi	r5, r5
 8005ec0:	2f6f      	cmp	r7, #111	@ 0x6f
 8005ec2:	6033      	str	r3, [r6, #0]
 8005ec4:	bf14      	ite	ne
 8005ec6:	230a      	movne	r3, #10
 8005ec8:	2308      	moveq	r3, #8
 8005eca:	4850      	ldr	r0, [pc, #320]	@ (800600c <_printf_i+0x234>)
 8005ecc:	2100      	movs	r1, #0
 8005ece:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005ed2:	6866      	ldr	r6, [r4, #4]
 8005ed4:	2e00      	cmp	r6, #0
 8005ed6:	60a6      	str	r6, [r4, #8]
 8005ed8:	db05      	blt.n	8005ee6 <_printf_i+0x10e>
 8005eda:	6821      	ldr	r1, [r4, #0]
 8005edc:	432e      	orrs	r6, r5
 8005ede:	f021 0104 	bic.w	r1, r1, #4
 8005ee2:	6021      	str	r1, [r4, #0]
 8005ee4:	d04b      	beq.n	8005f7e <_printf_i+0x1a6>
 8005ee6:	4616      	mov	r6, r2
 8005ee8:	fbb5 f1f3 	udiv	r1, r5, r3
 8005eec:	fb03 5711 	mls	r7, r3, r1, r5
 8005ef0:	5dc7      	ldrb	r7, [r0, r7]
 8005ef2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005ef6:	462f      	mov	r7, r5
 8005ef8:	42bb      	cmp	r3, r7
 8005efa:	460d      	mov	r5, r1
 8005efc:	d9f4      	bls.n	8005ee8 <_printf_i+0x110>
 8005efe:	2b08      	cmp	r3, #8
 8005f00:	d10b      	bne.n	8005f1a <_printf_i+0x142>
 8005f02:	6823      	ldr	r3, [r4, #0]
 8005f04:	07df      	lsls	r7, r3, #31
 8005f06:	d508      	bpl.n	8005f1a <_printf_i+0x142>
 8005f08:	6923      	ldr	r3, [r4, #16]
 8005f0a:	6861      	ldr	r1, [r4, #4]
 8005f0c:	4299      	cmp	r1, r3
 8005f0e:	bfde      	ittt	le
 8005f10:	2330      	movle	r3, #48	@ 0x30
 8005f12:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005f16:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005f1a:	1b92      	subs	r2, r2, r6
 8005f1c:	6122      	str	r2, [r4, #16]
 8005f1e:	464b      	mov	r3, r9
 8005f20:	4621      	mov	r1, r4
 8005f22:	4640      	mov	r0, r8
 8005f24:	f8cd a000 	str.w	sl, [sp]
 8005f28:	aa03      	add	r2, sp, #12
 8005f2a:	f7ff fee3 	bl	8005cf4 <_printf_common>
 8005f2e:	3001      	adds	r0, #1
 8005f30:	d14a      	bne.n	8005fc8 <_printf_i+0x1f0>
 8005f32:	f04f 30ff 	mov.w	r0, #4294967295
 8005f36:	b004      	add	sp, #16
 8005f38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005f3c:	6823      	ldr	r3, [r4, #0]
 8005f3e:	f043 0320 	orr.w	r3, r3, #32
 8005f42:	6023      	str	r3, [r4, #0]
 8005f44:	2778      	movs	r7, #120	@ 0x78
 8005f46:	4832      	ldr	r0, [pc, #200]	@ (8006010 <_printf_i+0x238>)
 8005f48:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005f4c:	6823      	ldr	r3, [r4, #0]
 8005f4e:	6831      	ldr	r1, [r6, #0]
 8005f50:	061f      	lsls	r7, r3, #24
 8005f52:	f851 5b04 	ldr.w	r5, [r1], #4
 8005f56:	d402      	bmi.n	8005f5e <_printf_i+0x186>
 8005f58:	065f      	lsls	r7, r3, #25
 8005f5a:	bf48      	it	mi
 8005f5c:	b2ad      	uxthmi	r5, r5
 8005f5e:	6031      	str	r1, [r6, #0]
 8005f60:	07d9      	lsls	r1, r3, #31
 8005f62:	bf44      	itt	mi
 8005f64:	f043 0320 	orrmi.w	r3, r3, #32
 8005f68:	6023      	strmi	r3, [r4, #0]
 8005f6a:	b11d      	cbz	r5, 8005f74 <_printf_i+0x19c>
 8005f6c:	2310      	movs	r3, #16
 8005f6e:	e7ad      	b.n	8005ecc <_printf_i+0xf4>
 8005f70:	4826      	ldr	r0, [pc, #152]	@ (800600c <_printf_i+0x234>)
 8005f72:	e7e9      	b.n	8005f48 <_printf_i+0x170>
 8005f74:	6823      	ldr	r3, [r4, #0]
 8005f76:	f023 0320 	bic.w	r3, r3, #32
 8005f7a:	6023      	str	r3, [r4, #0]
 8005f7c:	e7f6      	b.n	8005f6c <_printf_i+0x194>
 8005f7e:	4616      	mov	r6, r2
 8005f80:	e7bd      	b.n	8005efe <_printf_i+0x126>
 8005f82:	6833      	ldr	r3, [r6, #0]
 8005f84:	6825      	ldr	r5, [r4, #0]
 8005f86:	1d18      	adds	r0, r3, #4
 8005f88:	6961      	ldr	r1, [r4, #20]
 8005f8a:	6030      	str	r0, [r6, #0]
 8005f8c:	062e      	lsls	r6, r5, #24
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	d501      	bpl.n	8005f96 <_printf_i+0x1be>
 8005f92:	6019      	str	r1, [r3, #0]
 8005f94:	e002      	b.n	8005f9c <_printf_i+0x1c4>
 8005f96:	0668      	lsls	r0, r5, #25
 8005f98:	d5fb      	bpl.n	8005f92 <_printf_i+0x1ba>
 8005f9a:	8019      	strh	r1, [r3, #0]
 8005f9c:	2300      	movs	r3, #0
 8005f9e:	4616      	mov	r6, r2
 8005fa0:	6123      	str	r3, [r4, #16]
 8005fa2:	e7bc      	b.n	8005f1e <_printf_i+0x146>
 8005fa4:	6833      	ldr	r3, [r6, #0]
 8005fa6:	2100      	movs	r1, #0
 8005fa8:	1d1a      	adds	r2, r3, #4
 8005faa:	6032      	str	r2, [r6, #0]
 8005fac:	681e      	ldr	r6, [r3, #0]
 8005fae:	6862      	ldr	r2, [r4, #4]
 8005fb0:	4630      	mov	r0, r6
 8005fb2:	f000 fce4 	bl	800697e <memchr>
 8005fb6:	b108      	cbz	r0, 8005fbc <_printf_i+0x1e4>
 8005fb8:	1b80      	subs	r0, r0, r6
 8005fba:	6060      	str	r0, [r4, #4]
 8005fbc:	6863      	ldr	r3, [r4, #4]
 8005fbe:	6123      	str	r3, [r4, #16]
 8005fc0:	2300      	movs	r3, #0
 8005fc2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005fc6:	e7aa      	b.n	8005f1e <_printf_i+0x146>
 8005fc8:	4632      	mov	r2, r6
 8005fca:	4649      	mov	r1, r9
 8005fcc:	4640      	mov	r0, r8
 8005fce:	6923      	ldr	r3, [r4, #16]
 8005fd0:	47d0      	blx	sl
 8005fd2:	3001      	adds	r0, #1
 8005fd4:	d0ad      	beq.n	8005f32 <_printf_i+0x15a>
 8005fd6:	6823      	ldr	r3, [r4, #0]
 8005fd8:	079b      	lsls	r3, r3, #30
 8005fda:	d413      	bmi.n	8006004 <_printf_i+0x22c>
 8005fdc:	68e0      	ldr	r0, [r4, #12]
 8005fde:	9b03      	ldr	r3, [sp, #12]
 8005fe0:	4298      	cmp	r0, r3
 8005fe2:	bfb8      	it	lt
 8005fe4:	4618      	movlt	r0, r3
 8005fe6:	e7a6      	b.n	8005f36 <_printf_i+0x15e>
 8005fe8:	2301      	movs	r3, #1
 8005fea:	4632      	mov	r2, r6
 8005fec:	4649      	mov	r1, r9
 8005fee:	4640      	mov	r0, r8
 8005ff0:	47d0      	blx	sl
 8005ff2:	3001      	adds	r0, #1
 8005ff4:	d09d      	beq.n	8005f32 <_printf_i+0x15a>
 8005ff6:	3501      	adds	r5, #1
 8005ff8:	68e3      	ldr	r3, [r4, #12]
 8005ffa:	9903      	ldr	r1, [sp, #12]
 8005ffc:	1a5b      	subs	r3, r3, r1
 8005ffe:	42ab      	cmp	r3, r5
 8006000:	dcf2      	bgt.n	8005fe8 <_printf_i+0x210>
 8006002:	e7eb      	b.n	8005fdc <_printf_i+0x204>
 8006004:	2500      	movs	r5, #0
 8006006:	f104 0619 	add.w	r6, r4, #25
 800600a:	e7f5      	b.n	8005ff8 <_printf_i+0x220>
 800600c:	0800a76c 	.word	0x0800a76c
 8006010:	0800a77d 	.word	0x0800a77d

08006014 <_scanf_float>:
 8006014:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006018:	b087      	sub	sp, #28
 800601a:	9303      	str	r3, [sp, #12]
 800601c:	688b      	ldr	r3, [r1, #8]
 800601e:	4691      	mov	r9, r2
 8006020:	1e5a      	subs	r2, r3, #1
 8006022:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8006026:	bf82      	ittt	hi
 8006028:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800602c:	eb03 0b05 	addhi.w	fp, r3, r5
 8006030:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8006034:	460a      	mov	r2, r1
 8006036:	f04f 0500 	mov.w	r5, #0
 800603a:	bf88      	it	hi
 800603c:	608b      	strhi	r3, [r1, #8]
 800603e:	680b      	ldr	r3, [r1, #0]
 8006040:	4680      	mov	r8, r0
 8006042:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8006046:	f842 3b1c 	str.w	r3, [r2], #28
 800604a:	460c      	mov	r4, r1
 800604c:	bf98      	it	ls
 800604e:	f04f 0b00 	movls.w	fp, #0
 8006052:	4616      	mov	r6, r2
 8006054:	46aa      	mov	sl, r5
 8006056:	462f      	mov	r7, r5
 8006058:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800605c:	9201      	str	r2, [sp, #4]
 800605e:	9502      	str	r5, [sp, #8]
 8006060:	68a2      	ldr	r2, [r4, #8]
 8006062:	b15a      	cbz	r2, 800607c <_scanf_float+0x68>
 8006064:	f8d9 3000 	ldr.w	r3, [r9]
 8006068:	781b      	ldrb	r3, [r3, #0]
 800606a:	2b4e      	cmp	r3, #78	@ 0x4e
 800606c:	d862      	bhi.n	8006134 <_scanf_float+0x120>
 800606e:	2b40      	cmp	r3, #64	@ 0x40
 8006070:	d83a      	bhi.n	80060e8 <_scanf_float+0xd4>
 8006072:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8006076:	b2c8      	uxtb	r0, r1
 8006078:	280e      	cmp	r0, #14
 800607a:	d938      	bls.n	80060ee <_scanf_float+0xda>
 800607c:	b11f      	cbz	r7, 8006086 <_scanf_float+0x72>
 800607e:	6823      	ldr	r3, [r4, #0]
 8006080:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006084:	6023      	str	r3, [r4, #0]
 8006086:	f10a 3aff 	add.w	sl, sl, #4294967295
 800608a:	f1ba 0f01 	cmp.w	sl, #1
 800608e:	f200 8114 	bhi.w	80062ba <_scanf_float+0x2a6>
 8006092:	9b01      	ldr	r3, [sp, #4]
 8006094:	429e      	cmp	r6, r3
 8006096:	f200 8105 	bhi.w	80062a4 <_scanf_float+0x290>
 800609a:	2001      	movs	r0, #1
 800609c:	b007      	add	sp, #28
 800609e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80060a2:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 80060a6:	2a0d      	cmp	r2, #13
 80060a8:	d8e8      	bhi.n	800607c <_scanf_float+0x68>
 80060aa:	a101      	add	r1, pc, #4	@ (adr r1, 80060b0 <_scanf_float+0x9c>)
 80060ac:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80060b0:	080061f9 	.word	0x080061f9
 80060b4:	0800607d 	.word	0x0800607d
 80060b8:	0800607d 	.word	0x0800607d
 80060bc:	0800607d 	.word	0x0800607d
 80060c0:	08006255 	.word	0x08006255
 80060c4:	0800622f 	.word	0x0800622f
 80060c8:	0800607d 	.word	0x0800607d
 80060cc:	0800607d 	.word	0x0800607d
 80060d0:	08006207 	.word	0x08006207
 80060d4:	0800607d 	.word	0x0800607d
 80060d8:	0800607d 	.word	0x0800607d
 80060dc:	0800607d 	.word	0x0800607d
 80060e0:	0800607d 	.word	0x0800607d
 80060e4:	080061c3 	.word	0x080061c3
 80060e8:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 80060ec:	e7db      	b.n	80060a6 <_scanf_float+0x92>
 80060ee:	290e      	cmp	r1, #14
 80060f0:	d8c4      	bhi.n	800607c <_scanf_float+0x68>
 80060f2:	a001      	add	r0, pc, #4	@ (adr r0, 80060f8 <_scanf_float+0xe4>)
 80060f4:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80060f8:	080061b3 	.word	0x080061b3
 80060fc:	0800607d 	.word	0x0800607d
 8006100:	080061b3 	.word	0x080061b3
 8006104:	08006243 	.word	0x08006243
 8006108:	0800607d 	.word	0x0800607d
 800610c:	08006155 	.word	0x08006155
 8006110:	08006199 	.word	0x08006199
 8006114:	08006199 	.word	0x08006199
 8006118:	08006199 	.word	0x08006199
 800611c:	08006199 	.word	0x08006199
 8006120:	08006199 	.word	0x08006199
 8006124:	08006199 	.word	0x08006199
 8006128:	08006199 	.word	0x08006199
 800612c:	08006199 	.word	0x08006199
 8006130:	08006199 	.word	0x08006199
 8006134:	2b6e      	cmp	r3, #110	@ 0x6e
 8006136:	d809      	bhi.n	800614c <_scanf_float+0x138>
 8006138:	2b60      	cmp	r3, #96	@ 0x60
 800613a:	d8b2      	bhi.n	80060a2 <_scanf_float+0x8e>
 800613c:	2b54      	cmp	r3, #84	@ 0x54
 800613e:	d07b      	beq.n	8006238 <_scanf_float+0x224>
 8006140:	2b59      	cmp	r3, #89	@ 0x59
 8006142:	d19b      	bne.n	800607c <_scanf_float+0x68>
 8006144:	2d07      	cmp	r5, #7
 8006146:	d199      	bne.n	800607c <_scanf_float+0x68>
 8006148:	2508      	movs	r5, #8
 800614a:	e02f      	b.n	80061ac <_scanf_float+0x198>
 800614c:	2b74      	cmp	r3, #116	@ 0x74
 800614e:	d073      	beq.n	8006238 <_scanf_float+0x224>
 8006150:	2b79      	cmp	r3, #121	@ 0x79
 8006152:	e7f6      	b.n	8006142 <_scanf_float+0x12e>
 8006154:	6821      	ldr	r1, [r4, #0]
 8006156:	05c8      	lsls	r0, r1, #23
 8006158:	d51e      	bpl.n	8006198 <_scanf_float+0x184>
 800615a:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800615e:	6021      	str	r1, [r4, #0]
 8006160:	3701      	adds	r7, #1
 8006162:	f1bb 0f00 	cmp.w	fp, #0
 8006166:	d003      	beq.n	8006170 <_scanf_float+0x15c>
 8006168:	3201      	adds	r2, #1
 800616a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800616e:	60a2      	str	r2, [r4, #8]
 8006170:	68a3      	ldr	r3, [r4, #8]
 8006172:	3b01      	subs	r3, #1
 8006174:	60a3      	str	r3, [r4, #8]
 8006176:	6923      	ldr	r3, [r4, #16]
 8006178:	3301      	adds	r3, #1
 800617a:	6123      	str	r3, [r4, #16]
 800617c:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8006180:	3b01      	subs	r3, #1
 8006182:	2b00      	cmp	r3, #0
 8006184:	f8c9 3004 	str.w	r3, [r9, #4]
 8006188:	f340 8083 	ble.w	8006292 <_scanf_float+0x27e>
 800618c:	f8d9 3000 	ldr.w	r3, [r9]
 8006190:	3301      	adds	r3, #1
 8006192:	f8c9 3000 	str.w	r3, [r9]
 8006196:	e763      	b.n	8006060 <_scanf_float+0x4c>
 8006198:	eb1a 0105 	adds.w	r1, sl, r5
 800619c:	f47f af6e 	bne.w	800607c <_scanf_float+0x68>
 80061a0:	460d      	mov	r5, r1
 80061a2:	468a      	mov	sl, r1
 80061a4:	6822      	ldr	r2, [r4, #0]
 80061a6:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 80061aa:	6022      	str	r2, [r4, #0]
 80061ac:	f806 3b01 	strb.w	r3, [r6], #1
 80061b0:	e7de      	b.n	8006170 <_scanf_float+0x15c>
 80061b2:	6822      	ldr	r2, [r4, #0]
 80061b4:	0610      	lsls	r0, r2, #24
 80061b6:	f57f af61 	bpl.w	800607c <_scanf_float+0x68>
 80061ba:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80061be:	6022      	str	r2, [r4, #0]
 80061c0:	e7f4      	b.n	80061ac <_scanf_float+0x198>
 80061c2:	f1ba 0f00 	cmp.w	sl, #0
 80061c6:	d10c      	bne.n	80061e2 <_scanf_float+0x1ce>
 80061c8:	b977      	cbnz	r7, 80061e8 <_scanf_float+0x1d4>
 80061ca:	6822      	ldr	r2, [r4, #0]
 80061cc:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80061d0:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80061d4:	d108      	bne.n	80061e8 <_scanf_float+0x1d4>
 80061d6:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80061da:	f04f 0a01 	mov.w	sl, #1
 80061de:	6022      	str	r2, [r4, #0]
 80061e0:	e7e4      	b.n	80061ac <_scanf_float+0x198>
 80061e2:	f1ba 0f02 	cmp.w	sl, #2
 80061e6:	d051      	beq.n	800628c <_scanf_float+0x278>
 80061e8:	2d01      	cmp	r5, #1
 80061ea:	d002      	beq.n	80061f2 <_scanf_float+0x1de>
 80061ec:	2d04      	cmp	r5, #4
 80061ee:	f47f af45 	bne.w	800607c <_scanf_float+0x68>
 80061f2:	3501      	adds	r5, #1
 80061f4:	b2ed      	uxtb	r5, r5
 80061f6:	e7d9      	b.n	80061ac <_scanf_float+0x198>
 80061f8:	f1ba 0f01 	cmp.w	sl, #1
 80061fc:	f47f af3e 	bne.w	800607c <_scanf_float+0x68>
 8006200:	f04f 0a02 	mov.w	sl, #2
 8006204:	e7d2      	b.n	80061ac <_scanf_float+0x198>
 8006206:	b975      	cbnz	r5, 8006226 <_scanf_float+0x212>
 8006208:	2f00      	cmp	r7, #0
 800620a:	f47f af38 	bne.w	800607e <_scanf_float+0x6a>
 800620e:	6822      	ldr	r2, [r4, #0]
 8006210:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8006214:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8006218:	f040 80ff 	bne.w	800641a <_scanf_float+0x406>
 800621c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8006220:	2501      	movs	r5, #1
 8006222:	6022      	str	r2, [r4, #0]
 8006224:	e7c2      	b.n	80061ac <_scanf_float+0x198>
 8006226:	2d03      	cmp	r5, #3
 8006228:	d0e3      	beq.n	80061f2 <_scanf_float+0x1de>
 800622a:	2d05      	cmp	r5, #5
 800622c:	e7df      	b.n	80061ee <_scanf_float+0x1da>
 800622e:	2d02      	cmp	r5, #2
 8006230:	f47f af24 	bne.w	800607c <_scanf_float+0x68>
 8006234:	2503      	movs	r5, #3
 8006236:	e7b9      	b.n	80061ac <_scanf_float+0x198>
 8006238:	2d06      	cmp	r5, #6
 800623a:	f47f af1f 	bne.w	800607c <_scanf_float+0x68>
 800623e:	2507      	movs	r5, #7
 8006240:	e7b4      	b.n	80061ac <_scanf_float+0x198>
 8006242:	6822      	ldr	r2, [r4, #0]
 8006244:	0591      	lsls	r1, r2, #22
 8006246:	f57f af19 	bpl.w	800607c <_scanf_float+0x68>
 800624a:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800624e:	6022      	str	r2, [r4, #0]
 8006250:	9702      	str	r7, [sp, #8]
 8006252:	e7ab      	b.n	80061ac <_scanf_float+0x198>
 8006254:	6822      	ldr	r2, [r4, #0]
 8006256:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800625a:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800625e:	d005      	beq.n	800626c <_scanf_float+0x258>
 8006260:	0550      	lsls	r0, r2, #21
 8006262:	f57f af0b 	bpl.w	800607c <_scanf_float+0x68>
 8006266:	2f00      	cmp	r7, #0
 8006268:	f000 80d7 	beq.w	800641a <_scanf_float+0x406>
 800626c:	0591      	lsls	r1, r2, #22
 800626e:	bf58      	it	pl
 8006270:	9902      	ldrpl	r1, [sp, #8]
 8006272:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8006276:	bf58      	it	pl
 8006278:	1a79      	subpl	r1, r7, r1
 800627a:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800627e:	f04f 0700 	mov.w	r7, #0
 8006282:	bf58      	it	pl
 8006284:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8006288:	6022      	str	r2, [r4, #0]
 800628a:	e78f      	b.n	80061ac <_scanf_float+0x198>
 800628c:	f04f 0a03 	mov.w	sl, #3
 8006290:	e78c      	b.n	80061ac <_scanf_float+0x198>
 8006292:	4649      	mov	r1, r9
 8006294:	4640      	mov	r0, r8
 8006296:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800629a:	4798      	blx	r3
 800629c:	2800      	cmp	r0, #0
 800629e:	f43f aedf 	beq.w	8006060 <_scanf_float+0x4c>
 80062a2:	e6eb      	b.n	800607c <_scanf_float+0x68>
 80062a4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80062a8:	464a      	mov	r2, r9
 80062aa:	4640      	mov	r0, r8
 80062ac:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80062b0:	4798      	blx	r3
 80062b2:	6923      	ldr	r3, [r4, #16]
 80062b4:	3b01      	subs	r3, #1
 80062b6:	6123      	str	r3, [r4, #16]
 80062b8:	e6eb      	b.n	8006092 <_scanf_float+0x7e>
 80062ba:	1e6b      	subs	r3, r5, #1
 80062bc:	2b06      	cmp	r3, #6
 80062be:	d824      	bhi.n	800630a <_scanf_float+0x2f6>
 80062c0:	2d02      	cmp	r5, #2
 80062c2:	d836      	bhi.n	8006332 <_scanf_float+0x31e>
 80062c4:	9b01      	ldr	r3, [sp, #4]
 80062c6:	429e      	cmp	r6, r3
 80062c8:	f67f aee7 	bls.w	800609a <_scanf_float+0x86>
 80062cc:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80062d0:	464a      	mov	r2, r9
 80062d2:	4640      	mov	r0, r8
 80062d4:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80062d8:	4798      	blx	r3
 80062da:	6923      	ldr	r3, [r4, #16]
 80062dc:	3b01      	subs	r3, #1
 80062de:	6123      	str	r3, [r4, #16]
 80062e0:	e7f0      	b.n	80062c4 <_scanf_float+0x2b0>
 80062e2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80062e6:	464a      	mov	r2, r9
 80062e8:	4640      	mov	r0, r8
 80062ea:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 80062ee:	4798      	blx	r3
 80062f0:	6923      	ldr	r3, [r4, #16]
 80062f2:	3b01      	subs	r3, #1
 80062f4:	6123      	str	r3, [r4, #16]
 80062f6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80062fa:	fa5f fa8a 	uxtb.w	sl, sl
 80062fe:	f1ba 0f02 	cmp.w	sl, #2
 8006302:	d1ee      	bne.n	80062e2 <_scanf_float+0x2ce>
 8006304:	3d03      	subs	r5, #3
 8006306:	b2ed      	uxtb	r5, r5
 8006308:	1b76      	subs	r6, r6, r5
 800630a:	6823      	ldr	r3, [r4, #0]
 800630c:	05da      	lsls	r2, r3, #23
 800630e:	d530      	bpl.n	8006372 <_scanf_float+0x35e>
 8006310:	055b      	lsls	r3, r3, #21
 8006312:	d511      	bpl.n	8006338 <_scanf_float+0x324>
 8006314:	9b01      	ldr	r3, [sp, #4]
 8006316:	429e      	cmp	r6, r3
 8006318:	f67f aebf 	bls.w	800609a <_scanf_float+0x86>
 800631c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006320:	464a      	mov	r2, r9
 8006322:	4640      	mov	r0, r8
 8006324:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006328:	4798      	blx	r3
 800632a:	6923      	ldr	r3, [r4, #16]
 800632c:	3b01      	subs	r3, #1
 800632e:	6123      	str	r3, [r4, #16]
 8006330:	e7f0      	b.n	8006314 <_scanf_float+0x300>
 8006332:	46aa      	mov	sl, r5
 8006334:	46b3      	mov	fp, r6
 8006336:	e7de      	b.n	80062f6 <_scanf_float+0x2e2>
 8006338:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800633c:	6923      	ldr	r3, [r4, #16]
 800633e:	2965      	cmp	r1, #101	@ 0x65
 8006340:	f103 33ff 	add.w	r3, r3, #4294967295
 8006344:	f106 35ff 	add.w	r5, r6, #4294967295
 8006348:	6123      	str	r3, [r4, #16]
 800634a:	d00c      	beq.n	8006366 <_scanf_float+0x352>
 800634c:	2945      	cmp	r1, #69	@ 0x45
 800634e:	d00a      	beq.n	8006366 <_scanf_float+0x352>
 8006350:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006354:	464a      	mov	r2, r9
 8006356:	4640      	mov	r0, r8
 8006358:	4798      	blx	r3
 800635a:	6923      	ldr	r3, [r4, #16]
 800635c:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8006360:	3b01      	subs	r3, #1
 8006362:	1eb5      	subs	r5, r6, #2
 8006364:	6123      	str	r3, [r4, #16]
 8006366:	464a      	mov	r2, r9
 8006368:	4640      	mov	r0, r8
 800636a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800636e:	4798      	blx	r3
 8006370:	462e      	mov	r6, r5
 8006372:	6822      	ldr	r2, [r4, #0]
 8006374:	f012 0210 	ands.w	r2, r2, #16
 8006378:	d001      	beq.n	800637e <_scanf_float+0x36a>
 800637a:	2000      	movs	r0, #0
 800637c:	e68e      	b.n	800609c <_scanf_float+0x88>
 800637e:	7032      	strb	r2, [r6, #0]
 8006380:	6823      	ldr	r3, [r4, #0]
 8006382:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8006386:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800638a:	d125      	bne.n	80063d8 <_scanf_float+0x3c4>
 800638c:	9b02      	ldr	r3, [sp, #8]
 800638e:	429f      	cmp	r7, r3
 8006390:	d00a      	beq.n	80063a8 <_scanf_float+0x394>
 8006392:	1bda      	subs	r2, r3, r7
 8006394:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8006398:	429e      	cmp	r6, r3
 800639a:	bf28      	it	cs
 800639c:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 80063a0:	4630      	mov	r0, r6
 80063a2:	491f      	ldr	r1, [pc, #124]	@ (8006420 <_scanf_float+0x40c>)
 80063a4:	f000 f972 	bl	800668c <siprintf>
 80063a8:	2200      	movs	r2, #0
 80063aa:	4640      	mov	r0, r8
 80063ac:	9901      	ldr	r1, [sp, #4]
 80063ae:	f002 fcfb 	bl	8008da8 <_strtod_r>
 80063b2:	9b03      	ldr	r3, [sp, #12]
 80063b4:	6825      	ldr	r5, [r4, #0]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	f015 0f02 	tst.w	r5, #2
 80063bc:	4606      	mov	r6, r0
 80063be:	460f      	mov	r7, r1
 80063c0:	f103 0204 	add.w	r2, r3, #4
 80063c4:	d015      	beq.n	80063f2 <_scanf_float+0x3de>
 80063c6:	9903      	ldr	r1, [sp, #12]
 80063c8:	600a      	str	r2, [r1, #0]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	e9c3 6700 	strd	r6, r7, [r3]
 80063d0:	68e3      	ldr	r3, [r4, #12]
 80063d2:	3301      	adds	r3, #1
 80063d4:	60e3      	str	r3, [r4, #12]
 80063d6:	e7d0      	b.n	800637a <_scanf_float+0x366>
 80063d8:	9b04      	ldr	r3, [sp, #16]
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d0e4      	beq.n	80063a8 <_scanf_float+0x394>
 80063de:	9905      	ldr	r1, [sp, #20]
 80063e0:	230a      	movs	r3, #10
 80063e2:	4640      	mov	r0, r8
 80063e4:	3101      	adds	r1, #1
 80063e6:	f002 fd5f 	bl	8008ea8 <_strtol_r>
 80063ea:	9b04      	ldr	r3, [sp, #16]
 80063ec:	9e05      	ldr	r6, [sp, #20]
 80063ee:	1ac2      	subs	r2, r0, r3
 80063f0:	e7d0      	b.n	8006394 <_scanf_float+0x380>
 80063f2:	076d      	lsls	r5, r5, #29
 80063f4:	d4e7      	bmi.n	80063c6 <_scanf_float+0x3b2>
 80063f6:	9d03      	ldr	r5, [sp, #12]
 80063f8:	602a      	str	r2, [r5, #0]
 80063fa:	681d      	ldr	r5, [r3, #0]
 80063fc:	4602      	mov	r2, r0
 80063fe:	460b      	mov	r3, r1
 8006400:	f7fa fb04 	bl	8000a0c <__aeabi_dcmpun>
 8006404:	b120      	cbz	r0, 8006410 <_scanf_float+0x3fc>
 8006406:	4807      	ldr	r0, [pc, #28]	@ (8006424 <_scanf_float+0x410>)
 8006408:	f000 fad6 	bl	80069b8 <nanf>
 800640c:	6028      	str	r0, [r5, #0]
 800640e:	e7df      	b.n	80063d0 <_scanf_float+0x3bc>
 8006410:	4630      	mov	r0, r6
 8006412:	4639      	mov	r1, r7
 8006414:	f7fa fb58 	bl	8000ac8 <__aeabi_d2f>
 8006418:	e7f8      	b.n	800640c <_scanf_float+0x3f8>
 800641a:	2700      	movs	r7, #0
 800641c:	e633      	b.n	8006086 <_scanf_float+0x72>
 800641e:	bf00      	nop
 8006420:	0800a78e 	.word	0x0800a78e
 8006424:	0800a8cf 	.word	0x0800a8cf

08006428 <std>:
 8006428:	2300      	movs	r3, #0
 800642a:	b510      	push	{r4, lr}
 800642c:	4604      	mov	r4, r0
 800642e:	e9c0 3300 	strd	r3, r3, [r0]
 8006432:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006436:	6083      	str	r3, [r0, #8]
 8006438:	8181      	strh	r1, [r0, #12]
 800643a:	6643      	str	r3, [r0, #100]	@ 0x64
 800643c:	81c2      	strh	r2, [r0, #14]
 800643e:	6183      	str	r3, [r0, #24]
 8006440:	4619      	mov	r1, r3
 8006442:	2208      	movs	r2, #8
 8006444:	305c      	adds	r0, #92	@ 0x5c
 8006446:	f000 fa1b 	bl	8006880 <memset>
 800644a:	4b0d      	ldr	r3, [pc, #52]	@ (8006480 <std+0x58>)
 800644c:	6224      	str	r4, [r4, #32]
 800644e:	6263      	str	r3, [r4, #36]	@ 0x24
 8006450:	4b0c      	ldr	r3, [pc, #48]	@ (8006484 <std+0x5c>)
 8006452:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006454:	4b0c      	ldr	r3, [pc, #48]	@ (8006488 <std+0x60>)
 8006456:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006458:	4b0c      	ldr	r3, [pc, #48]	@ (800648c <std+0x64>)
 800645a:	6323      	str	r3, [r4, #48]	@ 0x30
 800645c:	4b0c      	ldr	r3, [pc, #48]	@ (8006490 <std+0x68>)
 800645e:	429c      	cmp	r4, r3
 8006460:	d006      	beq.n	8006470 <std+0x48>
 8006462:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006466:	4294      	cmp	r4, r2
 8006468:	d002      	beq.n	8006470 <std+0x48>
 800646a:	33d0      	adds	r3, #208	@ 0xd0
 800646c:	429c      	cmp	r4, r3
 800646e:	d105      	bne.n	800647c <std+0x54>
 8006470:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006474:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006478:	f000 ba7e 	b.w	8006978 <__retarget_lock_init_recursive>
 800647c:	bd10      	pop	{r4, pc}
 800647e:	bf00      	nop
 8006480:	080066d1 	.word	0x080066d1
 8006484:	080066f3 	.word	0x080066f3
 8006488:	0800672b 	.word	0x0800672b
 800648c:	0800674f 	.word	0x0800674f
 8006490:	2000040c 	.word	0x2000040c

08006494 <stdio_exit_handler>:
 8006494:	4a02      	ldr	r2, [pc, #8]	@ (80064a0 <stdio_exit_handler+0xc>)
 8006496:	4903      	ldr	r1, [pc, #12]	@ (80064a4 <stdio_exit_handler+0x10>)
 8006498:	4803      	ldr	r0, [pc, #12]	@ (80064a8 <stdio_exit_handler+0x14>)
 800649a:	f000 b869 	b.w	8006570 <_fwalk_sglue>
 800649e:	bf00      	nop
 80064a0:	2000009c 	.word	0x2000009c
 80064a4:	080094dd 	.word	0x080094dd
 80064a8:	200000ac 	.word	0x200000ac

080064ac <cleanup_stdio>:
 80064ac:	6841      	ldr	r1, [r0, #4]
 80064ae:	4b0c      	ldr	r3, [pc, #48]	@ (80064e0 <cleanup_stdio+0x34>)
 80064b0:	b510      	push	{r4, lr}
 80064b2:	4299      	cmp	r1, r3
 80064b4:	4604      	mov	r4, r0
 80064b6:	d001      	beq.n	80064bc <cleanup_stdio+0x10>
 80064b8:	f003 f810 	bl	80094dc <_fflush_r>
 80064bc:	68a1      	ldr	r1, [r4, #8]
 80064be:	4b09      	ldr	r3, [pc, #36]	@ (80064e4 <cleanup_stdio+0x38>)
 80064c0:	4299      	cmp	r1, r3
 80064c2:	d002      	beq.n	80064ca <cleanup_stdio+0x1e>
 80064c4:	4620      	mov	r0, r4
 80064c6:	f003 f809 	bl	80094dc <_fflush_r>
 80064ca:	68e1      	ldr	r1, [r4, #12]
 80064cc:	4b06      	ldr	r3, [pc, #24]	@ (80064e8 <cleanup_stdio+0x3c>)
 80064ce:	4299      	cmp	r1, r3
 80064d0:	d004      	beq.n	80064dc <cleanup_stdio+0x30>
 80064d2:	4620      	mov	r0, r4
 80064d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80064d8:	f003 b800 	b.w	80094dc <_fflush_r>
 80064dc:	bd10      	pop	{r4, pc}
 80064de:	bf00      	nop
 80064e0:	2000040c 	.word	0x2000040c
 80064e4:	20000474 	.word	0x20000474
 80064e8:	200004dc 	.word	0x200004dc

080064ec <global_stdio_init.part.0>:
 80064ec:	b510      	push	{r4, lr}
 80064ee:	4b0b      	ldr	r3, [pc, #44]	@ (800651c <global_stdio_init.part.0+0x30>)
 80064f0:	4c0b      	ldr	r4, [pc, #44]	@ (8006520 <global_stdio_init.part.0+0x34>)
 80064f2:	4a0c      	ldr	r2, [pc, #48]	@ (8006524 <global_stdio_init.part.0+0x38>)
 80064f4:	4620      	mov	r0, r4
 80064f6:	601a      	str	r2, [r3, #0]
 80064f8:	2104      	movs	r1, #4
 80064fa:	2200      	movs	r2, #0
 80064fc:	f7ff ff94 	bl	8006428 <std>
 8006500:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006504:	2201      	movs	r2, #1
 8006506:	2109      	movs	r1, #9
 8006508:	f7ff ff8e 	bl	8006428 <std>
 800650c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006510:	2202      	movs	r2, #2
 8006512:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006516:	2112      	movs	r1, #18
 8006518:	f7ff bf86 	b.w	8006428 <std>
 800651c:	20000544 	.word	0x20000544
 8006520:	2000040c 	.word	0x2000040c
 8006524:	08006495 	.word	0x08006495

08006528 <__sfp_lock_acquire>:
 8006528:	4801      	ldr	r0, [pc, #4]	@ (8006530 <__sfp_lock_acquire+0x8>)
 800652a:	f000 ba26 	b.w	800697a <__retarget_lock_acquire_recursive>
 800652e:	bf00      	nop
 8006530:	2000054d 	.word	0x2000054d

08006534 <__sfp_lock_release>:
 8006534:	4801      	ldr	r0, [pc, #4]	@ (800653c <__sfp_lock_release+0x8>)
 8006536:	f000 ba21 	b.w	800697c <__retarget_lock_release_recursive>
 800653a:	bf00      	nop
 800653c:	2000054d 	.word	0x2000054d

08006540 <__sinit>:
 8006540:	b510      	push	{r4, lr}
 8006542:	4604      	mov	r4, r0
 8006544:	f7ff fff0 	bl	8006528 <__sfp_lock_acquire>
 8006548:	6a23      	ldr	r3, [r4, #32]
 800654a:	b11b      	cbz	r3, 8006554 <__sinit+0x14>
 800654c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006550:	f7ff bff0 	b.w	8006534 <__sfp_lock_release>
 8006554:	4b04      	ldr	r3, [pc, #16]	@ (8006568 <__sinit+0x28>)
 8006556:	6223      	str	r3, [r4, #32]
 8006558:	4b04      	ldr	r3, [pc, #16]	@ (800656c <__sinit+0x2c>)
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	2b00      	cmp	r3, #0
 800655e:	d1f5      	bne.n	800654c <__sinit+0xc>
 8006560:	f7ff ffc4 	bl	80064ec <global_stdio_init.part.0>
 8006564:	e7f2      	b.n	800654c <__sinit+0xc>
 8006566:	bf00      	nop
 8006568:	080064ad 	.word	0x080064ad
 800656c:	20000544 	.word	0x20000544

08006570 <_fwalk_sglue>:
 8006570:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006574:	4607      	mov	r7, r0
 8006576:	4688      	mov	r8, r1
 8006578:	4614      	mov	r4, r2
 800657a:	2600      	movs	r6, #0
 800657c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006580:	f1b9 0901 	subs.w	r9, r9, #1
 8006584:	d505      	bpl.n	8006592 <_fwalk_sglue+0x22>
 8006586:	6824      	ldr	r4, [r4, #0]
 8006588:	2c00      	cmp	r4, #0
 800658a:	d1f7      	bne.n	800657c <_fwalk_sglue+0xc>
 800658c:	4630      	mov	r0, r6
 800658e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006592:	89ab      	ldrh	r3, [r5, #12]
 8006594:	2b01      	cmp	r3, #1
 8006596:	d907      	bls.n	80065a8 <_fwalk_sglue+0x38>
 8006598:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800659c:	3301      	adds	r3, #1
 800659e:	d003      	beq.n	80065a8 <_fwalk_sglue+0x38>
 80065a0:	4629      	mov	r1, r5
 80065a2:	4638      	mov	r0, r7
 80065a4:	47c0      	blx	r8
 80065a6:	4306      	orrs	r6, r0
 80065a8:	3568      	adds	r5, #104	@ 0x68
 80065aa:	e7e9      	b.n	8006580 <_fwalk_sglue+0x10>

080065ac <iprintf>:
 80065ac:	b40f      	push	{r0, r1, r2, r3}
 80065ae:	b507      	push	{r0, r1, r2, lr}
 80065b0:	4906      	ldr	r1, [pc, #24]	@ (80065cc <iprintf+0x20>)
 80065b2:	ab04      	add	r3, sp, #16
 80065b4:	6808      	ldr	r0, [r1, #0]
 80065b6:	f853 2b04 	ldr.w	r2, [r3], #4
 80065ba:	6881      	ldr	r1, [r0, #8]
 80065bc:	9301      	str	r3, [sp, #4]
 80065be:	f002 fdf5 	bl	80091ac <_vfiprintf_r>
 80065c2:	b003      	add	sp, #12
 80065c4:	f85d eb04 	ldr.w	lr, [sp], #4
 80065c8:	b004      	add	sp, #16
 80065ca:	4770      	bx	lr
 80065cc:	200000a8 	.word	0x200000a8

080065d0 <_puts_r>:
 80065d0:	6a03      	ldr	r3, [r0, #32]
 80065d2:	b570      	push	{r4, r5, r6, lr}
 80065d4:	4605      	mov	r5, r0
 80065d6:	460e      	mov	r6, r1
 80065d8:	6884      	ldr	r4, [r0, #8]
 80065da:	b90b      	cbnz	r3, 80065e0 <_puts_r+0x10>
 80065dc:	f7ff ffb0 	bl	8006540 <__sinit>
 80065e0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80065e2:	07db      	lsls	r3, r3, #31
 80065e4:	d405      	bmi.n	80065f2 <_puts_r+0x22>
 80065e6:	89a3      	ldrh	r3, [r4, #12]
 80065e8:	0598      	lsls	r0, r3, #22
 80065ea:	d402      	bmi.n	80065f2 <_puts_r+0x22>
 80065ec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80065ee:	f000 f9c4 	bl	800697a <__retarget_lock_acquire_recursive>
 80065f2:	89a3      	ldrh	r3, [r4, #12]
 80065f4:	0719      	lsls	r1, r3, #28
 80065f6:	d502      	bpl.n	80065fe <_puts_r+0x2e>
 80065f8:	6923      	ldr	r3, [r4, #16]
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d135      	bne.n	800666a <_puts_r+0x9a>
 80065fe:	4621      	mov	r1, r4
 8006600:	4628      	mov	r0, r5
 8006602:	f000 f8e7 	bl	80067d4 <__swsetup_r>
 8006606:	b380      	cbz	r0, 800666a <_puts_r+0x9a>
 8006608:	f04f 35ff 	mov.w	r5, #4294967295
 800660c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800660e:	07da      	lsls	r2, r3, #31
 8006610:	d405      	bmi.n	800661e <_puts_r+0x4e>
 8006612:	89a3      	ldrh	r3, [r4, #12]
 8006614:	059b      	lsls	r3, r3, #22
 8006616:	d402      	bmi.n	800661e <_puts_r+0x4e>
 8006618:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800661a:	f000 f9af 	bl	800697c <__retarget_lock_release_recursive>
 800661e:	4628      	mov	r0, r5
 8006620:	bd70      	pop	{r4, r5, r6, pc}
 8006622:	2b00      	cmp	r3, #0
 8006624:	da04      	bge.n	8006630 <_puts_r+0x60>
 8006626:	69a2      	ldr	r2, [r4, #24]
 8006628:	429a      	cmp	r2, r3
 800662a:	dc17      	bgt.n	800665c <_puts_r+0x8c>
 800662c:	290a      	cmp	r1, #10
 800662e:	d015      	beq.n	800665c <_puts_r+0x8c>
 8006630:	6823      	ldr	r3, [r4, #0]
 8006632:	1c5a      	adds	r2, r3, #1
 8006634:	6022      	str	r2, [r4, #0]
 8006636:	7019      	strb	r1, [r3, #0]
 8006638:	68a3      	ldr	r3, [r4, #8]
 800663a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800663e:	3b01      	subs	r3, #1
 8006640:	60a3      	str	r3, [r4, #8]
 8006642:	2900      	cmp	r1, #0
 8006644:	d1ed      	bne.n	8006622 <_puts_r+0x52>
 8006646:	2b00      	cmp	r3, #0
 8006648:	da11      	bge.n	800666e <_puts_r+0x9e>
 800664a:	4622      	mov	r2, r4
 800664c:	210a      	movs	r1, #10
 800664e:	4628      	mov	r0, r5
 8006650:	f000 f881 	bl	8006756 <__swbuf_r>
 8006654:	3001      	adds	r0, #1
 8006656:	d0d7      	beq.n	8006608 <_puts_r+0x38>
 8006658:	250a      	movs	r5, #10
 800665a:	e7d7      	b.n	800660c <_puts_r+0x3c>
 800665c:	4622      	mov	r2, r4
 800665e:	4628      	mov	r0, r5
 8006660:	f000 f879 	bl	8006756 <__swbuf_r>
 8006664:	3001      	adds	r0, #1
 8006666:	d1e7      	bne.n	8006638 <_puts_r+0x68>
 8006668:	e7ce      	b.n	8006608 <_puts_r+0x38>
 800666a:	3e01      	subs	r6, #1
 800666c:	e7e4      	b.n	8006638 <_puts_r+0x68>
 800666e:	6823      	ldr	r3, [r4, #0]
 8006670:	1c5a      	adds	r2, r3, #1
 8006672:	6022      	str	r2, [r4, #0]
 8006674:	220a      	movs	r2, #10
 8006676:	701a      	strb	r2, [r3, #0]
 8006678:	e7ee      	b.n	8006658 <_puts_r+0x88>
	...

0800667c <puts>:
 800667c:	4b02      	ldr	r3, [pc, #8]	@ (8006688 <puts+0xc>)
 800667e:	4601      	mov	r1, r0
 8006680:	6818      	ldr	r0, [r3, #0]
 8006682:	f7ff bfa5 	b.w	80065d0 <_puts_r>
 8006686:	bf00      	nop
 8006688:	200000a8 	.word	0x200000a8

0800668c <siprintf>:
 800668c:	b40e      	push	{r1, r2, r3}
 800668e:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006692:	b510      	push	{r4, lr}
 8006694:	2400      	movs	r4, #0
 8006696:	b09d      	sub	sp, #116	@ 0x74
 8006698:	ab1f      	add	r3, sp, #124	@ 0x7c
 800669a:	9002      	str	r0, [sp, #8]
 800669c:	9006      	str	r0, [sp, #24]
 800669e:	9107      	str	r1, [sp, #28]
 80066a0:	9104      	str	r1, [sp, #16]
 80066a2:	4809      	ldr	r0, [pc, #36]	@ (80066c8 <siprintf+0x3c>)
 80066a4:	4909      	ldr	r1, [pc, #36]	@ (80066cc <siprintf+0x40>)
 80066a6:	f853 2b04 	ldr.w	r2, [r3], #4
 80066aa:	9105      	str	r1, [sp, #20]
 80066ac:	6800      	ldr	r0, [r0, #0]
 80066ae:	a902      	add	r1, sp, #8
 80066b0:	9301      	str	r3, [sp, #4]
 80066b2:	941b      	str	r4, [sp, #108]	@ 0x6c
 80066b4:	f002 fc56 	bl	8008f64 <_svfiprintf_r>
 80066b8:	9b02      	ldr	r3, [sp, #8]
 80066ba:	701c      	strb	r4, [r3, #0]
 80066bc:	b01d      	add	sp, #116	@ 0x74
 80066be:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80066c2:	b003      	add	sp, #12
 80066c4:	4770      	bx	lr
 80066c6:	bf00      	nop
 80066c8:	200000a8 	.word	0x200000a8
 80066cc:	ffff0208 	.word	0xffff0208

080066d0 <__sread>:
 80066d0:	b510      	push	{r4, lr}
 80066d2:	460c      	mov	r4, r1
 80066d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80066d8:	f000 f900 	bl	80068dc <_read_r>
 80066dc:	2800      	cmp	r0, #0
 80066de:	bfab      	itete	ge
 80066e0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80066e2:	89a3      	ldrhlt	r3, [r4, #12]
 80066e4:	181b      	addge	r3, r3, r0
 80066e6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80066ea:	bfac      	ite	ge
 80066ec:	6563      	strge	r3, [r4, #84]	@ 0x54
 80066ee:	81a3      	strhlt	r3, [r4, #12]
 80066f0:	bd10      	pop	{r4, pc}

080066f2 <__swrite>:
 80066f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80066f6:	461f      	mov	r7, r3
 80066f8:	898b      	ldrh	r3, [r1, #12]
 80066fa:	4605      	mov	r5, r0
 80066fc:	05db      	lsls	r3, r3, #23
 80066fe:	460c      	mov	r4, r1
 8006700:	4616      	mov	r6, r2
 8006702:	d505      	bpl.n	8006710 <__swrite+0x1e>
 8006704:	2302      	movs	r3, #2
 8006706:	2200      	movs	r2, #0
 8006708:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800670c:	f000 f8d4 	bl	80068b8 <_lseek_r>
 8006710:	89a3      	ldrh	r3, [r4, #12]
 8006712:	4632      	mov	r2, r6
 8006714:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006718:	81a3      	strh	r3, [r4, #12]
 800671a:	4628      	mov	r0, r5
 800671c:	463b      	mov	r3, r7
 800671e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006722:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006726:	f000 b8eb 	b.w	8006900 <_write_r>

0800672a <__sseek>:
 800672a:	b510      	push	{r4, lr}
 800672c:	460c      	mov	r4, r1
 800672e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006732:	f000 f8c1 	bl	80068b8 <_lseek_r>
 8006736:	1c43      	adds	r3, r0, #1
 8006738:	89a3      	ldrh	r3, [r4, #12]
 800673a:	bf15      	itete	ne
 800673c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800673e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006742:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006746:	81a3      	strheq	r3, [r4, #12]
 8006748:	bf18      	it	ne
 800674a:	81a3      	strhne	r3, [r4, #12]
 800674c:	bd10      	pop	{r4, pc}

0800674e <__sclose>:
 800674e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006752:	f000 b8a1 	b.w	8006898 <_close_r>

08006756 <__swbuf_r>:
 8006756:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006758:	460e      	mov	r6, r1
 800675a:	4614      	mov	r4, r2
 800675c:	4605      	mov	r5, r0
 800675e:	b118      	cbz	r0, 8006768 <__swbuf_r+0x12>
 8006760:	6a03      	ldr	r3, [r0, #32]
 8006762:	b90b      	cbnz	r3, 8006768 <__swbuf_r+0x12>
 8006764:	f7ff feec 	bl	8006540 <__sinit>
 8006768:	69a3      	ldr	r3, [r4, #24]
 800676a:	60a3      	str	r3, [r4, #8]
 800676c:	89a3      	ldrh	r3, [r4, #12]
 800676e:	071a      	lsls	r2, r3, #28
 8006770:	d501      	bpl.n	8006776 <__swbuf_r+0x20>
 8006772:	6923      	ldr	r3, [r4, #16]
 8006774:	b943      	cbnz	r3, 8006788 <__swbuf_r+0x32>
 8006776:	4621      	mov	r1, r4
 8006778:	4628      	mov	r0, r5
 800677a:	f000 f82b 	bl	80067d4 <__swsetup_r>
 800677e:	b118      	cbz	r0, 8006788 <__swbuf_r+0x32>
 8006780:	f04f 37ff 	mov.w	r7, #4294967295
 8006784:	4638      	mov	r0, r7
 8006786:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006788:	6823      	ldr	r3, [r4, #0]
 800678a:	6922      	ldr	r2, [r4, #16]
 800678c:	b2f6      	uxtb	r6, r6
 800678e:	1a98      	subs	r0, r3, r2
 8006790:	6963      	ldr	r3, [r4, #20]
 8006792:	4637      	mov	r7, r6
 8006794:	4283      	cmp	r3, r0
 8006796:	dc05      	bgt.n	80067a4 <__swbuf_r+0x4e>
 8006798:	4621      	mov	r1, r4
 800679a:	4628      	mov	r0, r5
 800679c:	f002 fe9e 	bl	80094dc <_fflush_r>
 80067a0:	2800      	cmp	r0, #0
 80067a2:	d1ed      	bne.n	8006780 <__swbuf_r+0x2a>
 80067a4:	68a3      	ldr	r3, [r4, #8]
 80067a6:	3b01      	subs	r3, #1
 80067a8:	60a3      	str	r3, [r4, #8]
 80067aa:	6823      	ldr	r3, [r4, #0]
 80067ac:	1c5a      	adds	r2, r3, #1
 80067ae:	6022      	str	r2, [r4, #0]
 80067b0:	701e      	strb	r6, [r3, #0]
 80067b2:	6962      	ldr	r2, [r4, #20]
 80067b4:	1c43      	adds	r3, r0, #1
 80067b6:	429a      	cmp	r2, r3
 80067b8:	d004      	beq.n	80067c4 <__swbuf_r+0x6e>
 80067ba:	89a3      	ldrh	r3, [r4, #12]
 80067bc:	07db      	lsls	r3, r3, #31
 80067be:	d5e1      	bpl.n	8006784 <__swbuf_r+0x2e>
 80067c0:	2e0a      	cmp	r6, #10
 80067c2:	d1df      	bne.n	8006784 <__swbuf_r+0x2e>
 80067c4:	4621      	mov	r1, r4
 80067c6:	4628      	mov	r0, r5
 80067c8:	f002 fe88 	bl	80094dc <_fflush_r>
 80067cc:	2800      	cmp	r0, #0
 80067ce:	d0d9      	beq.n	8006784 <__swbuf_r+0x2e>
 80067d0:	e7d6      	b.n	8006780 <__swbuf_r+0x2a>
	...

080067d4 <__swsetup_r>:
 80067d4:	b538      	push	{r3, r4, r5, lr}
 80067d6:	4b29      	ldr	r3, [pc, #164]	@ (800687c <__swsetup_r+0xa8>)
 80067d8:	4605      	mov	r5, r0
 80067da:	6818      	ldr	r0, [r3, #0]
 80067dc:	460c      	mov	r4, r1
 80067de:	b118      	cbz	r0, 80067e8 <__swsetup_r+0x14>
 80067e0:	6a03      	ldr	r3, [r0, #32]
 80067e2:	b90b      	cbnz	r3, 80067e8 <__swsetup_r+0x14>
 80067e4:	f7ff feac 	bl	8006540 <__sinit>
 80067e8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80067ec:	0719      	lsls	r1, r3, #28
 80067ee:	d422      	bmi.n	8006836 <__swsetup_r+0x62>
 80067f0:	06da      	lsls	r2, r3, #27
 80067f2:	d407      	bmi.n	8006804 <__swsetup_r+0x30>
 80067f4:	2209      	movs	r2, #9
 80067f6:	602a      	str	r2, [r5, #0]
 80067f8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80067fc:	f04f 30ff 	mov.w	r0, #4294967295
 8006800:	81a3      	strh	r3, [r4, #12]
 8006802:	e033      	b.n	800686c <__swsetup_r+0x98>
 8006804:	0758      	lsls	r0, r3, #29
 8006806:	d512      	bpl.n	800682e <__swsetup_r+0x5a>
 8006808:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800680a:	b141      	cbz	r1, 800681e <__swsetup_r+0x4a>
 800680c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006810:	4299      	cmp	r1, r3
 8006812:	d002      	beq.n	800681a <__swsetup_r+0x46>
 8006814:	4628      	mov	r0, r5
 8006816:	f000 ff2f 	bl	8007678 <_free_r>
 800681a:	2300      	movs	r3, #0
 800681c:	6363      	str	r3, [r4, #52]	@ 0x34
 800681e:	89a3      	ldrh	r3, [r4, #12]
 8006820:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006824:	81a3      	strh	r3, [r4, #12]
 8006826:	2300      	movs	r3, #0
 8006828:	6063      	str	r3, [r4, #4]
 800682a:	6923      	ldr	r3, [r4, #16]
 800682c:	6023      	str	r3, [r4, #0]
 800682e:	89a3      	ldrh	r3, [r4, #12]
 8006830:	f043 0308 	orr.w	r3, r3, #8
 8006834:	81a3      	strh	r3, [r4, #12]
 8006836:	6923      	ldr	r3, [r4, #16]
 8006838:	b94b      	cbnz	r3, 800684e <__swsetup_r+0x7a>
 800683a:	89a3      	ldrh	r3, [r4, #12]
 800683c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006840:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006844:	d003      	beq.n	800684e <__swsetup_r+0x7a>
 8006846:	4621      	mov	r1, r4
 8006848:	4628      	mov	r0, r5
 800684a:	f002 fe94 	bl	8009576 <__smakebuf_r>
 800684e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006852:	f013 0201 	ands.w	r2, r3, #1
 8006856:	d00a      	beq.n	800686e <__swsetup_r+0x9a>
 8006858:	2200      	movs	r2, #0
 800685a:	60a2      	str	r2, [r4, #8]
 800685c:	6962      	ldr	r2, [r4, #20]
 800685e:	4252      	negs	r2, r2
 8006860:	61a2      	str	r2, [r4, #24]
 8006862:	6922      	ldr	r2, [r4, #16]
 8006864:	b942      	cbnz	r2, 8006878 <__swsetup_r+0xa4>
 8006866:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800686a:	d1c5      	bne.n	80067f8 <__swsetup_r+0x24>
 800686c:	bd38      	pop	{r3, r4, r5, pc}
 800686e:	0799      	lsls	r1, r3, #30
 8006870:	bf58      	it	pl
 8006872:	6962      	ldrpl	r2, [r4, #20]
 8006874:	60a2      	str	r2, [r4, #8]
 8006876:	e7f4      	b.n	8006862 <__swsetup_r+0x8e>
 8006878:	2000      	movs	r0, #0
 800687a:	e7f7      	b.n	800686c <__swsetup_r+0x98>
 800687c:	200000a8 	.word	0x200000a8

08006880 <memset>:
 8006880:	4603      	mov	r3, r0
 8006882:	4402      	add	r2, r0
 8006884:	4293      	cmp	r3, r2
 8006886:	d100      	bne.n	800688a <memset+0xa>
 8006888:	4770      	bx	lr
 800688a:	f803 1b01 	strb.w	r1, [r3], #1
 800688e:	e7f9      	b.n	8006884 <memset+0x4>

08006890 <_localeconv_r>:
 8006890:	4800      	ldr	r0, [pc, #0]	@ (8006894 <_localeconv_r+0x4>)
 8006892:	4770      	bx	lr
 8006894:	200001e8 	.word	0x200001e8

08006898 <_close_r>:
 8006898:	b538      	push	{r3, r4, r5, lr}
 800689a:	2300      	movs	r3, #0
 800689c:	4d05      	ldr	r5, [pc, #20]	@ (80068b4 <_close_r+0x1c>)
 800689e:	4604      	mov	r4, r0
 80068a0:	4608      	mov	r0, r1
 80068a2:	602b      	str	r3, [r5, #0]
 80068a4:	f7fb ff6d 	bl	8002782 <_close>
 80068a8:	1c43      	adds	r3, r0, #1
 80068aa:	d102      	bne.n	80068b2 <_close_r+0x1a>
 80068ac:	682b      	ldr	r3, [r5, #0]
 80068ae:	b103      	cbz	r3, 80068b2 <_close_r+0x1a>
 80068b0:	6023      	str	r3, [r4, #0]
 80068b2:	bd38      	pop	{r3, r4, r5, pc}
 80068b4:	20000548 	.word	0x20000548

080068b8 <_lseek_r>:
 80068b8:	b538      	push	{r3, r4, r5, lr}
 80068ba:	4604      	mov	r4, r0
 80068bc:	4608      	mov	r0, r1
 80068be:	4611      	mov	r1, r2
 80068c0:	2200      	movs	r2, #0
 80068c2:	4d05      	ldr	r5, [pc, #20]	@ (80068d8 <_lseek_r+0x20>)
 80068c4:	602a      	str	r2, [r5, #0]
 80068c6:	461a      	mov	r2, r3
 80068c8:	f7fb ff7f 	bl	80027ca <_lseek>
 80068cc:	1c43      	adds	r3, r0, #1
 80068ce:	d102      	bne.n	80068d6 <_lseek_r+0x1e>
 80068d0:	682b      	ldr	r3, [r5, #0]
 80068d2:	b103      	cbz	r3, 80068d6 <_lseek_r+0x1e>
 80068d4:	6023      	str	r3, [r4, #0]
 80068d6:	bd38      	pop	{r3, r4, r5, pc}
 80068d8:	20000548 	.word	0x20000548

080068dc <_read_r>:
 80068dc:	b538      	push	{r3, r4, r5, lr}
 80068de:	4604      	mov	r4, r0
 80068e0:	4608      	mov	r0, r1
 80068e2:	4611      	mov	r1, r2
 80068e4:	2200      	movs	r2, #0
 80068e6:	4d05      	ldr	r5, [pc, #20]	@ (80068fc <_read_r+0x20>)
 80068e8:	602a      	str	r2, [r5, #0]
 80068ea:	461a      	mov	r2, r3
 80068ec:	f7fb ff2c 	bl	8002748 <_read>
 80068f0:	1c43      	adds	r3, r0, #1
 80068f2:	d102      	bne.n	80068fa <_read_r+0x1e>
 80068f4:	682b      	ldr	r3, [r5, #0]
 80068f6:	b103      	cbz	r3, 80068fa <_read_r+0x1e>
 80068f8:	6023      	str	r3, [r4, #0]
 80068fa:	bd38      	pop	{r3, r4, r5, pc}
 80068fc:	20000548 	.word	0x20000548

08006900 <_write_r>:
 8006900:	b538      	push	{r3, r4, r5, lr}
 8006902:	4604      	mov	r4, r0
 8006904:	4608      	mov	r0, r1
 8006906:	4611      	mov	r1, r2
 8006908:	2200      	movs	r2, #0
 800690a:	4d05      	ldr	r5, [pc, #20]	@ (8006920 <_write_r+0x20>)
 800690c:	602a      	str	r2, [r5, #0]
 800690e:	461a      	mov	r2, r3
 8006910:	f7fa ff76 	bl	8001800 <_write>
 8006914:	1c43      	adds	r3, r0, #1
 8006916:	d102      	bne.n	800691e <_write_r+0x1e>
 8006918:	682b      	ldr	r3, [r5, #0]
 800691a:	b103      	cbz	r3, 800691e <_write_r+0x1e>
 800691c:	6023      	str	r3, [r4, #0]
 800691e:	bd38      	pop	{r3, r4, r5, pc}
 8006920:	20000548 	.word	0x20000548

08006924 <__errno>:
 8006924:	4b01      	ldr	r3, [pc, #4]	@ (800692c <__errno+0x8>)
 8006926:	6818      	ldr	r0, [r3, #0]
 8006928:	4770      	bx	lr
 800692a:	bf00      	nop
 800692c:	200000a8 	.word	0x200000a8

08006930 <__libc_init_array>:
 8006930:	b570      	push	{r4, r5, r6, lr}
 8006932:	2600      	movs	r6, #0
 8006934:	4d0c      	ldr	r5, [pc, #48]	@ (8006968 <__libc_init_array+0x38>)
 8006936:	4c0d      	ldr	r4, [pc, #52]	@ (800696c <__libc_init_array+0x3c>)
 8006938:	1b64      	subs	r4, r4, r5
 800693a:	10a4      	asrs	r4, r4, #2
 800693c:	42a6      	cmp	r6, r4
 800693e:	d109      	bne.n	8006954 <__libc_init_array+0x24>
 8006940:	f003 fe38 	bl	800a5b4 <_init>
 8006944:	2600      	movs	r6, #0
 8006946:	4d0a      	ldr	r5, [pc, #40]	@ (8006970 <__libc_init_array+0x40>)
 8006948:	4c0a      	ldr	r4, [pc, #40]	@ (8006974 <__libc_init_array+0x44>)
 800694a:	1b64      	subs	r4, r4, r5
 800694c:	10a4      	asrs	r4, r4, #2
 800694e:	42a6      	cmp	r6, r4
 8006950:	d105      	bne.n	800695e <__libc_init_array+0x2e>
 8006952:	bd70      	pop	{r4, r5, r6, pc}
 8006954:	f855 3b04 	ldr.w	r3, [r5], #4
 8006958:	4798      	blx	r3
 800695a:	3601      	adds	r6, #1
 800695c:	e7ee      	b.n	800693c <__libc_init_array+0xc>
 800695e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006962:	4798      	blx	r3
 8006964:	3601      	adds	r6, #1
 8006966:	e7f2      	b.n	800694e <__libc_init_array+0x1e>
 8006968:	0800ac10 	.word	0x0800ac10
 800696c:	0800ac10 	.word	0x0800ac10
 8006970:	0800ac10 	.word	0x0800ac10
 8006974:	0800ac14 	.word	0x0800ac14

08006978 <__retarget_lock_init_recursive>:
 8006978:	4770      	bx	lr

0800697a <__retarget_lock_acquire_recursive>:
 800697a:	4770      	bx	lr

0800697c <__retarget_lock_release_recursive>:
 800697c:	4770      	bx	lr

0800697e <memchr>:
 800697e:	4603      	mov	r3, r0
 8006980:	b510      	push	{r4, lr}
 8006982:	b2c9      	uxtb	r1, r1
 8006984:	4402      	add	r2, r0
 8006986:	4293      	cmp	r3, r2
 8006988:	4618      	mov	r0, r3
 800698a:	d101      	bne.n	8006990 <memchr+0x12>
 800698c:	2000      	movs	r0, #0
 800698e:	e003      	b.n	8006998 <memchr+0x1a>
 8006990:	7804      	ldrb	r4, [r0, #0]
 8006992:	3301      	adds	r3, #1
 8006994:	428c      	cmp	r4, r1
 8006996:	d1f6      	bne.n	8006986 <memchr+0x8>
 8006998:	bd10      	pop	{r4, pc}

0800699a <memcpy>:
 800699a:	440a      	add	r2, r1
 800699c:	4291      	cmp	r1, r2
 800699e:	f100 33ff 	add.w	r3, r0, #4294967295
 80069a2:	d100      	bne.n	80069a6 <memcpy+0xc>
 80069a4:	4770      	bx	lr
 80069a6:	b510      	push	{r4, lr}
 80069a8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80069ac:	4291      	cmp	r1, r2
 80069ae:	f803 4f01 	strb.w	r4, [r3, #1]!
 80069b2:	d1f9      	bne.n	80069a8 <memcpy+0xe>
 80069b4:	bd10      	pop	{r4, pc}
	...

080069b8 <nanf>:
 80069b8:	4800      	ldr	r0, [pc, #0]	@ (80069bc <nanf+0x4>)
 80069ba:	4770      	bx	lr
 80069bc:	7fc00000 	.word	0x7fc00000

080069c0 <quorem>:
 80069c0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069c4:	6903      	ldr	r3, [r0, #16]
 80069c6:	690c      	ldr	r4, [r1, #16]
 80069c8:	4607      	mov	r7, r0
 80069ca:	42a3      	cmp	r3, r4
 80069cc:	db7e      	blt.n	8006acc <quorem+0x10c>
 80069ce:	3c01      	subs	r4, #1
 80069d0:	00a3      	lsls	r3, r4, #2
 80069d2:	f100 0514 	add.w	r5, r0, #20
 80069d6:	f101 0814 	add.w	r8, r1, #20
 80069da:	9300      	str	r3, [sp, #0]
 80069dc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80069e0:	9301      	str	r3, [sp, #4]
 80069e2:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80069e6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80069ea:	3301      	adds	r3, #1
 80069ec:	429a      	cmp	r2, r3
 80069ee:	fbb2 f6f3 	udiv	r6, r2, r3
 80069f2:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80069f6:	d32e      	bcc.n	8006a56 <quorem+0x96>
 80069f8:	f04f 0a00 	mov.w	sl, #0
 80069fc:	46c4      	mov	ip, r8
 80069fe:	46ae      	mov	lr, r5
 8006a00:	46d3      	mov	fp, sl
 8006a02:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006a06:	b298      	uxth	r0, r3
 8006a08:	fb06 a000 	mla	r0, r6, r0, sl
 8006a0c:	0c1b      	lsrs	r3, r3, #16
 8006a0e:	0c02      	lsrs	r2, r0, #16
 8006a10:	fb06 2303 	mla	r3, r6, r3, r2
 8006a14:	f8de 2000 	ldr.w	r2, [lr]
 8006a18:	b280      	uxth	r0, r0
 8006a1a:	b292      	uxth	r2, r2
 8006a1c:	1a12      	subs	r2, r2, r0
 8006a1e:	445a      	add	r2, fp
 8006a20:	f8de 0000 	ldr.w	r0, [lr]
 8006a24:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006a28:	b29b      	uxth	r3, r3
 8006a2a:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8006a2e:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8006a32:	b292      	uxth	r2, r2
 8006a34:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8006a38:	45e1      	cmp	r9, ip
 8006a3a:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8006a3e:	f84e 2b04 	str.w	r2, [lr], #4
 8006a42:	d2de      	bcs.n	8006a02 <quorem+0x42>
 8006a44:	9b00      	ldr	r3, [sp, #0]
 8006a46:	58eb      	ldr	r3, [r5, r3]
 8006a48:	b92b      	cbnz	r3, 8006a56 <quorem+0x96>
 8006a4a:	9b01      	ldr	r3, [sp, #4]
 8006a4c:	3b04      	subs	r3, #4
 8006a4e:	429d      	cmp	r5, r3
 8006a50:	461a      	mov	r2, r3
 8006a52:	d32f      	bcc.n	8006ab4 <quorem+0xf4>
 8006a54:	613c      	str	r4, [r7, #16]
 8006a56:	4638      	mov	r0, r7
 8006a58:	f001 f9c8 	bl	8007dec <__mcmp>
 8006a5c:	2800      	cmp	r0, #0
 8006a5e:	db25      	blt.n	8006aac <quorem+0xec>
 8006a60:	4629      	mov	r1, r5
 8006a62:	2000      	movs	r0, #0
 8006a64:	f858 2b04 	ldr.w	r2, [r8], #4
 8006a68:	f8d1 c000 	ldr.w	ip, [r1]
 8006a6c:	fa1f fe82 	uxth.w	lr, r2
 8006a70:	fa1f f38c 	uxth.w	r3, ip
 8006a74:	eba3 030e 	sub.w	r3, r3, lr
 8006a78:	4403      	add	r3, r0
 8006a7a:	0c12      	lsrs	r2, r2, #16
 8006a7c:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8006a80:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8006a84:	b29b      	uxth	r3, r3
 8006a86:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006a8a:	45c1      	cmp	r9, r8
 8006a8c:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006a90:	f841 3b04 	str.w	r3, [r1], #4
 8006a94:	d2e6      	bcs.n	8006a64 <quorem+0xa4>
 8006a96:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006a9a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006a9e:	b922      	cbnz	r2, 8006aaa <quorem+0xea>
 8006aa0:	3b04      	subs	r3, #4
 8006aa2:	429d      	cmp	r5, r3
 8006aa4:	461a      	mov	r2, r3
 8006aa6:	d30b      	bcc.n	8006ac0 <quorem+0x100>
 8006aa8:	613c      	str	r4, [r7, #16]
 8006aaa:	3601      	adds	r6, #1
 8006aac:	4630      	mov	r0, r6
 8006aae:	b003      	add	sp, #12
 8006ab0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ab4:	6812      	ldr	r2, [r2, #0]
 8006ab6:	3b04      	subs	r3, #4
 8006ab8:	2a00      	cmp	r2, #0
 8006aba:	d1cb      	bne.n	8006a54 <quorem+0x94>
 8006abc:	3c01      	subs	r4, #1
 8006abe:	e7c6      	b.n	8006a4e <quorem+0x8e>
 8006ac0:	6812      	ldr	r2, [r2, #0]
 8006ac2:	3b04      	subs	r3, #4
 8006ac4:	2a00      	cmp	r2, #0
 8006ac6:	d1ef      	bne.n	8006aa8 <quorem+0xe8>
 8006ac8:	3c01      	subs	r4, #1
 8006aca:	e7ea      	b.n	8006aa2 <quorem+0xe2>
 8006acc:	2000      	movs	r0, #0
 8006ace:	e7ee      	b.n	8006aae <quorem+0xee>

08006ad0 <_dtoa_r>:
 8006ad0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ad4:	4614      	mov	r4, r2
 8006ad6:	461d      	mov	r5, r3
 8006ad8:	69c7      	ldr	r7, [r0, #28]
 8006ada:	b097      	sub	sp, #92	@ 0x5c
 8006adc:	4681      	mov	r9, r0
 8006ade:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8006ae2:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8006ae4:	b97f      	cbnz	r7, 8006b06 <_dtoa_r+0x36>
 8006ae6:	2010      	movs	r0, #16
 8006ae8:	f000 fe0e 	bl	8007708 <malloc>
 8006aec:	4602      	mov	r2, r0
 8006aee:	f8c9 001c 	str.w	r0, [r9, #28]
 8006af2:	b920      	cbnz	r0, 8006afe <_dtoa_r+0x2e>
 8006af4:	21ef      	movs	r1, #239	@ 0xef
 8006af6:	4bac      	ldr	r3, [pc, #688]	@ (8006da8 <_dtoa_r+0x2d8>)
 8006af8:	48ac      	ldr	r0, [pc, #688]	@ (8006dac <_dtoa_r+0x2dc>)
 8006afa:	f002 fddd 	bl	80096b8 <__assert_func>
 8006afe:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006b02:	6007      	str	r7, [r0, #0]
 8006b04:	60c7      	str	r7, [r0, #12]
 8006b06:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006b0a:	6819      	ldr	r1, [r3, #0]
 8006b0c:	b159      	cbz	r1, 8006b26 <_dtoa_r+0x56>
 8006b0e:	685a      	ldr	r2, [r3, #4]
 8006b10:	2301      	movs	r3, #1
 8006b12:	4093      	lsls	r3, r2
 8006b14:	604a      	str	r2, [r1, #4]
 8006b16:	608b      	str	r3, [r1, #8]
 8006b18:	4648      	mov	r0, r9
 8006b1a:	f000 feeb 	bl	80078f4 <_Bfree>
 8006b1e:	2200      	movs	r2, #0
 8006b20:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006b24:	601a      	str	r2, [r3, #0]
 8006b26:	1e2b      	subs	r3, r5, #0
 8006b28:	bfaf      	iteee	ge
 8006b2a:	2300      	movge	r3, #0
 8006b2c:	2201      	movlt	r2, #1
 8006b2e:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8006b32:	9307      	strlt	r3, [sp, #28]
 8006b34:	bfa8      	it	ge
 8006b36:	6033      	strge	r3, [r6, #0]
 8006b38:	f8dd 801c 	ldr.w	r8, [sp, #28]
 8006b3c:	4b9c      	ldr	r3, [pc, #624]	@ (8006db0 <_dtoa_r+0x2e0>)
 8006b3e:	bfb8      	it	lt
 8006b40:	6032      	strlt	r2, [r6, #0]
 8006b42:	ea33 0308 	bics.w	r3, r3, r8
 8006b46:	d112      	bne.n	8006b6e <_dtoa_r+0x9e>
 8006b48:	f242 730f 	movw	r3, #9999	@ 0x270f
 8006b4c:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8006b4e:	6013      	str	r3, [r2, #0]
 8006b50:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8006b54:	4323      	orrs	r3, r4
 8006b56:	f000 855e 	beq.w	8007616 <_dtoa_r+0xb46>
 8006b5a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006b5c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8006db4 <_dtoa_r+0x2e4>
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	f000 8560 	beq.w	8007626 <_dtoa_r+0xb56>
 8006b66:	f10a 0303 	add.w	r3, sl, #3
 8006b6a:	f000 bd5a 	b.w	8007622 <_dtoa_r+0xb52>
 8006b6e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006b72:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8006b76:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006b7a:	2200      	movs	r2, #0
 8006b7c:	2300      	movs	r3, #0
 8006b7e:	f7f9 ff13 	bl	80009a8 <__aeabi_dcmpeq>
 8006b82:	4607      	mov	r7, r0
 8006b84:	b158      	cbz	r0, 8006b9e <_dtoa_r+0xce>
 8006b86:	2301      	movs	r3, #1
 8006b88:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8006b8a:	6013      	str	r3, [r2, #0]
 8006b8c:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006b8e:	b113      	cbz	r3, 8006b96 <_dtoa_r+0xc6>
 8006b90:	4b89      	ldr	r3, [pc, #548]	@ (8006db8 <_dtoa_r+0x2e8>)
 8006b92:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8006b94:	6013      	str	r3, [r2, #0]
 8006b96:	f8df a224 	ldr.w	sl, [pc, #548]	@ 8006dbc <_dtoa_r+0x2ec>
 8006b9a:	f000 bd44 	b.w	8007626 <_dtoa_r+0xb56>
 8006b9e:	ab14      	add	r3, sp, #80	@ 0x50
 8006ba0:	9301      	str	r3, [sp, #4]
 8006ba2:	ab15      	add	r3, sp, #84	@ 0x54
 8006ba4:	9300      	str	r3, [sp, #0]
 8006ba6:	4648      	mov	r0, r9
 8006ba8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8006bac:	f001 fa36 	bl	800801c <__d2b>
 8006bb0:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8006bb4:	9003      	str	r0, [sp, #12]
 8006bb6:	2e00      	cmp	r6, #0
 8006bb8:	d078      	beq.n	8006cac <_dtoa_r+0x1dc>
 8006bba:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006bbe:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006bc0:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006bc4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006bc8:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006bcc:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8006bd0:	9712      	str	r7, [sp, #72]	@ 0x48
 8006bd2:	4619      	mov	r1, r3
 8006bd4:	2200      	movs	r2, #0
 8006bd6:	4b7a      	ldr	r3, [pc, #488]	@ (8006dc0 <_dtoa_r+0x2f0>)
 8006bd8:	f7f9 fac6 	bl	8000168 <__aeabi_dsub>
 8006bdc:	a36c      	add	r3, pc, #432	@ (adr r3, 8006d90 <_dtoa_r+0x2c0>)
 8006bde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006be2:	f7f9 fc79 	bl	80004d8 <__aeabi_dmul>
 8006be6:	a36c      	add	r3, pc, #432	@ (adr r3, 8006d98 <_dtoa_r+0x2c8>)
 8006be8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bec:	f7f9 fabe 	bl	800016c <__adddf3>
 8006bf0:	4604      	mov	r4, r0
 8006bf2:	4630      	mov	r0, r6
 8006bf4:	460d      	mov	r5, r1
 8006bf6:	f7f9 fc05 	bl	8000404 <__aeabi_i2d>
 8006bfa:	a369      	add	r3, pc, #420	@ (adr r3, 8006da0 <_dtoa_r+0x2d0>)
 8006bfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c00:	f7f9 fc6a 	bl	80004d8 <__aeabi_dmul>
 8006c04:	4602      	mov	r2, r0
 8006c06:	460b      	mov	r3, r1
 8006c08:	4620      	mov	r0, r4
 8006c0a:	4629      	mov	r1, r5
 8006c0c:	f7f9 faae 	bl	800016c <__adddf3>
 8006c10:	4604      	mov	r4, r0
 8006c12:	460d      	mov	r5, r1
 8006c14:	f7f9 ff10 	bl	8000a38 <__aeabi_d2iz>
 8006c18:	2200      	movs	r2, #0
 8006c1a:	4607      	mov	r7, r0
 8006c1c:	2300      	movs	r3, #0
 8006c1e:	4620      	mov	r0, r4
 8006c20:	4629      	mov	r1, r5
 8006c22:	f7f9 fecb 	bl	80009bc <__aeabi_dcmplt>
 8006c26:	b140      	cbz	r0, 8006c3a <_dtoa_r+0x16a>
 8006c28:	4638      	mov	r0, r7
 8006c2a:	f7f9 fbeb 	bl	8000404 <__aeabi_i2d>
 8006c2e:	4622      	mov	r2, r4
 8006c30:	462b      	mov	r3, r5
 8006c32:	f7f9 feb9 	bl	80009a8 <__aeabi_dcmpeq>
 8006c36:	b900      	cbnz	r0, 8006c3a <_dtoa_r+0x16a>
 8006c38:	3f01      	subs	r7, #1
 8006c3a:	2f16      	cmp	r7, #22
 8006c3c:	d854      	bhi.n	8006ce8 <_dtoa_r+0x218>
 8006c3e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006c42:	4b60      	ldr	r3, [pc, #384]	@ (8006dc4 <_dtoa_r+0x2f4>)
 8006c44:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006c48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c4c:	f7f9 feb6 	bl	80009bc <__aeabi_dcmplt>
 8006c50:	2800      	cmp	r0, #0
 8006c52:	d04b      	beq.n	8006cec <_dtoa_r+0x21c>
 8006c54:	2300      	movs	r3, #0
 8006c56:	3f01      	subs	r7, #1
 8006c58:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006c5a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006c5c:	1b9b      	subs	r3, r3, r6
 8006c5e:	1e5a      	subs	r2, r3, #1
 8006c60:	bf49      	itett	mi
 8006c62:	f1c3 0301 	rsbmi	r3, r3, #1
 8006c66:	2300      	movpl	r3, #0
 8006c68:	9304      	strmi	r3, [sp, #16]
 8006c6a:	2300      	movmi	r3, #0
 8006c6c:	9209      	str	r2, [sp, #36]	@ 0x24
 8006c6e:	bf54      	ite	pl
 8006c70:	9304      	strpl	r3, [sp, #16]
 8006c72:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8006c74:	2f00      	cmp	r7, #0
 8006c76:	db3b      	blt.n	8006cf0 <_dtoa_r+0x220>
 8006c78:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006c7a:	970e      	str	r7, [sp, #56]	@ 0x38
 8006c7c:	443b      	add	r3, r7
 8006c7e:	9309      	str	r3, [sp, #36]	@ 0x24
 8006c80:	2300      	movs	r3, #0
 8006c82:	930a      	str	r3, [sp, #40]	@ 0x28
 8006c84:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006c86:	2b09      	cmp	r3, #9
 8006c88:	d865      	bhi.n	8006d56 <_dtoa_r+0x286>
 8006c8a:	2b05      	cmp	r3, #5
 8006c8c:	bfc4      	itt	gt
 8006c8e:	3b04      	subgt	r3, #4
 8006c90:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8006c92:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006c94:	bfc8      	it	gt
 8006c96:	2400      	movgt	r4, #0
 8006c98:	f1a3 0302 	sub.w	r3, r3, #2
 8006c9c:	bfd8      	it	le
 8006c9e:	2401      	movle	r4, #1
 8006ca0:	2b03      	cmp	r3, #3
 8006ca2:	d864      	bhi.n	8006d6e <_dtoa_r+0x29e>
 8006ca4:	e8df f003 	tbb	[pc, r3]
 8006ca8:	2c385553 	.word	0x2c385553
 8006cac:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8006cb0:	441e      	add	r6, r3
 8006cb2:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8006cb6:	2b20      	cmp	r3, #32
 8006cb8:	bfc1      	itttt	gt
 8006cba:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8006cbe:	fa08 f803 	lslgt.w	r8, r8, r3
 8006cc2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8006cc6:	fa24 f303 	lsrgt.w	r3, r4, r3
 8006cca:	bfd6      	itet	le
 8006ccc:	f1c3 0320 	rsble	r3, r3, #32
 8006cd0:	ea48 0003 	orrgt.w	r0, r8, r3
 8006cd4:	fa04 f003 	lslle.w	r0, r4, r3
 8006cd8:	f7f9 fb84 	bl	80003e4 <__aeabi_ui2d>
 8006cdc:	2201      	movs	r2, #1
 8006cde:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8006ce2:	3e01      	subs	r6, #1
 8006ce4:	9212      	str	r2, [sp, #72]	@ 0x48
 8006ce6:	e774      	b.n	8006bd2 <_dtoa_r+0x102>
 8006ce8:	2301      	movs	r3, #1
 8006cea:	e7b5      	b.n	8006c58 <_dtoa_r+0x188>
 8006cec:	900f      	str	r0, [sp, #60]	@ 0x3c
 8006cee:	e7b4      	b.n	8006c5a <_dtoa_r+0x18a>
 8006cf0:	9b04      	ldr	r3, [sp, #16]
 8006cf2:	1bdb      	subs	r3, r3, r7
 8006cf4:	9304      	str	r3, [sp, #16]
 8006cf6:	427b      	negs	r3, r7
 8006cf8:	930a      	str	r3, [sp, #40]	@ 0x28
 8006cfa:	2300      	movs	r3, #0
 8006cfc:	930e      	str	r3, [sp, #56]	@ 0x38
 8006cfe:	e7c1      	b.n	8006c84 <_dtoa_r+0x1b4>
 8006d00:	2301      	movs	r3, #1
 8006d02:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006d04:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006d06:	eb07 0b03 	add.w	fp, r7, r3
 8006d0a:	f10b 0301 	add.w	r3, fp, #1
 8006d0e:	2b01      	cmp	r3, #1
 8006d10:	9308      	str	r3, [sp, #32]
 8006d12:	bfb8      	it	lt
 8006d14:	2301      	movlt	r3, #1
 8006d16:	e006      	b.n	8006d26 <_dtoa_r+0x256>
 8006d18:	2301      	movs	r3, #1
 8006d1a:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006d1c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	dd28      	ble.n	8006d74 <_dtoa_r+0x2a4>
 8006d22:	469b      	mov	fp, r3
 8006d24:	9308      	str	r3, [sp, #32]
 8006d26:	2100      	movs	r1, #0
 8006d28:	2204      	movs	r2, #4
 8006d2a:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8006d2e:	f102 0514 	add.w	r5, r2, #20
 8006d32:	429d      	cmp	r5, r3
 8006d34:	d926      	bls.n	8006d84 <_dtoa_r+0x2b4>
 8006d36:	6041      	str	r1, [r0, #4]
 8006d38:	4648      	mov	r0, r9
 8006d3a:	f000 fd9b 	bl	8007874 <_Balloc>
 8006d3e:	4682      	mov	sl, r0
 8006d40:	2800      	cmp	r0, #0
 8006d42:	d143      	bne.n	8006dcc <_dtoa_r+0x2fc>
 8006d44:	4602      	mov	r2, r0
 8006d46:	f240 11af 	movw	r1, #431	@ 0x1af
 8006d4a:	4b1f      	ldr	r3, [pc, #124]	@ (8006dc8 <_dtoa_r+0x2f8>)
 8006d4c:	e6d4      	b.n	8006af8 <_dtoa_r+0x28>
 8006d4e:	2300      	movs	r3, #0
 8006d50:	e7e3      	b.n	8006d1a <_dtoa_r+0x24a>
 8006d52:	2300      	movs	r3, #0
 8006d54:	e7d5      	b.n	8006d02 <_dtoa_r+0x232>
 8006d56:	2401      	movs	r4, #1
 8006d58:	2300      	movs	r3, #0
 8006d5a:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006d5c:	9320      	str	r3, [sp, #128]	@ 0x80
 8006d5e:	f04f 3bff 	mov.w	fp, #4294967295
 8006d62:	2200      	movs	r2, #0
 8006d64:	2312      	movs	r3, #18
 8006d66:	f8cd b020 	str.w	fp, [sp, #32]
 8006d6a:	9221      	str	r2, [sp, #132]	@ 0x84
 8006d6c:	e7db      	b.n	8006d26 <_dtoa_r+0x256>
 8006d6e:	2301      	movs	r3, #1
 8006d70:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006d72:	e7f4      	b.n	8006d5e <_dtoa_r+0x28e>
 8006d74:	f04f 0b01 	mov.w	fp, #1
 8006d78:	465b      	mov	r3, fp
 8006d7a:	f8cd b020 	str.w	fp, [sp, #32]
 8006d7e:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 8006d82:	e7d0      	b.n	8006d26 <_dtoa_r+0x256>
 8006d84:	3101      	adds	r1, #1
 8006d86:	0052      	lsls	r2, r2, #1
 8006d88:	e7d1      	b.n	8006d2e <_dtoa_r+0x25e>
 8006d8a:	bf00      	nop
 8006d8c:	f3af 8000 	nop.w
 8006d90:	636f4361 	.word	0x636f4361
 8006d94:	3fd287a7 	.word	0x3fd287a7
 8006d98:	8b60c8b3 	.word	0x8b60c8b3
 8006d9c:	3fc68a28 	.word	0x3fc68a28
 8006da0:	509f79fb 	.word	0x509f79fb
 8006da4:	3fd34413 	.word	0x3fd34413
 8006da8:	0800a7a0 	.word	0x0800a7a0
 8006dac:	0800a7b7 	.word	0x0800a7b7
 8006db0:	7ff00000 	.word	0x7ff00000
 8006db4:	0800a79c 	.word	0x0800a79c
 8006db8:	0800a76b 	.word	0x0800a76b
 8006dbc:	0800a76a 	.word	0x0800a76a
 8006dc0:	3ff80000 	.word	0x3ff80000
 8006dc4:	0800a968 	.word	0x0800a968
 8006dc8:	0800a80f 	.word	0x0800a80f
 8006dcc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006dd0:	6018      	str	r0, [r3, #0]
 8006dd2:	9b08      	ldr	r3, [sp, #32]
 8006dd4:	2b0e      	cmp	r3, #14
 8006dd6:	f200 80a1 	bhi.w	8006f1c <_dtoa_r+0x44c>
 8006dda:	2c00      	cmp	r4, #0
 8006ddc:	f000 809e 	beq.w	8006f1c <_dtoa_r+0x44c>
 8006de0:	2f00      	cmp	r7, #0
 8006de2:	dd33      	ble.n	8006e4c <_dtoa_r+0x37c>
 8006de4:	4b9c      	ldr	r3, [pc, #624]	@ (8007058 <_dtoa_r+0x588>)
 8006de6:	f007 020f 	and.w	r2, r7, #15
 8006dea:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006dee:	05f8      	lsls	r0, r7, #23
 8006df0:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006df4:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 8006df8:	ea4f 1427 	mov.w	r4, r7, asr #4
 8006dfc:	d516      	bpl.n	8006e2c <_dtoa_r+0x35c>
 8006dfe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006e02:	4b96      	ldr	r3, [pc, #600]	@ (800705c <_dtoa_r+0x58c>)
 8006e04:	2603      	movs	r6, #3
 8006e06:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006e0a:	f7f9 fc8f 	bl	800072c <__aeabi_ddiv>
 8006e0e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006e12:	f004 040f 	and.w	r4, r4, #15
 8006e16:	4d91      	ldr	r5, [pc, #580]	@ (800705c <_dtoa_r+0x58c>)
 8006e18:	b954      	cbnz	r4, 8006e30 <_dtoa_r+0x360>
 8006e1a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006e1e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006e22:	f7f9 fc83 	bl	800072c <__aeabi_ddiv>
 8006e26:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006e2a:	e028      	b.n	8006e7e <_dtoa_r+0x3ae>
 8006e2c:	2602      	movs	r6, #2
 8006e2e:	e7f2      	b.n	8006e16 <_dtoa_r+0x346>
 8006e30:	07e1      	lsls	r1, r4, #31
 8006e32:	d508      	bpl.n	8006e46 <_dtoa_r+0x376>
 8006e34:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006e38:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006e3c:	f7f9 fb4c 	bl	80004d8 <__aeabi_dmul>
 8006e40:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006e44:	3601      	adds	r6, #1
 8006e46:	1064      	asrs	r4, r4, #1
 8006e48:	3508      	adds	r5, #8
 8006e4a:	e7e5      	b.n	8006e18 <_dtoa_r+0x348>
 8006e4c:	f000 80af 	beq.w	8006fae <_dtoa_r+0x4de>
 8006e50:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006e54:	427c      	negs	r4, r7
 8006e56:	4b80      	ldr	r3, [pc, #512]	@ (8007058 <_dtoa_r+0x588>)
 8006e58:	f004 020f 	and.w	r2, r4, #15
 8006e5c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006e60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e64:	f7f9 fb38 	bl	80004d8 <__aeabi_dmul>
 8006e68:	2602      	movs	r6, #2
 8006e6a:	2300      	movs	r3, #0
 8006e6c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006e70:	4d7a      	ldr	r5, [pc, #488]	@ (800705c <_dtoa_r+0x58c>)
 8006e72:	1124      	asrs	r4, r4, #4
 8006e74:	2c00      	cmp	r4, #0
 8006e76:	f040 808f 	bne.w	8006f98 <_dtoa_r+0x4c8>
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d1d3      	bne.n	8006e26 <_dtoa_r+0x356>
 8006e7e:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8006e82:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	f000 8094 	beq.w	8006fb2 <_dtoa_r+0x4e2>
 8006e8a:	2200      	movs	r2, #0
 8006e8c:	4620      	mov	r0, r4
 8006e8e:	4629      	mov	r1, r5
 8006e90:	4b73      	ldr	r3, [pc, #460]	@ (8007060 <_dtoa_r+0x590>)
 8006e92:	f7f9 fd93 	bl	80009bc <__aeabi_dcmplt>
 8006e96:	2800      	cmp	r0, #0
 8006e98:	f000 808b 	beq.w	8006fb2 <_dtoa_r+0x4e2>
 8006e9c:	9b08      	ldr	r3, [sp, #32]
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	f000 8087 	beq.w	8006fb2 <_dtoa_r+0x4e2>
 8006ea4:	f1bb 0f00 	cmp.w	fp, #0
 8006ea8:	dd34      	ble.n	8006f14 <_dtoa_r+0x444>
 8006eaa:	4620      	mov	r0, r4
 8006eac:	2200      	movs	r2, #0
 8006eae:	4629      	mov	r1, r5
 8006eb0:	4b6c      	ldr	r3, [pc, #432]	@ (8007064 <_dtoa_r+0x594>)
 8006eb2:	f7f9 fb11 	bl	80004d8 <__aeabi_dmul>
 8006eb6:	465c      	mov	r4, fp
 8006eb8:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006ebc:	f107 38ff 	add.w	r8, r7, #4294967295
 8006ec0:	3601      	adds	r6, #1
 8006ec2:	4630      	mov	r0, r6
 8006ec4:	f7f9 fa9e 	bl	8000404 <__aeabi_i2d>
 8006ec8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006ecc:	f7f9 fb04 	bl	80004d8 <__aeabi_dmul>
 8006ed0:	2200      	movs	r2, #0
 8006ed2:	4b65      	ldr	r3, [pc, #404]	@ (8007068 <_dtoa_r+0x598>)
 8006ed4:	f7f9 f94a 	bl	800016c <__adddf3>
 8006ed8:	4605      	mov	r5, r0
 8006eda:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8006ede:	2c00      	cmp	r4, #0
 8006ee0:	d16a      	bne.n	8006fb8 <_dtoa_r+0x4e8>
 8006ee2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006ee6:	2200      	movs	r2, #0
 8006ee8:	4b60      	ldr	r3, [pc, #384]	@ (800706c <_dtoa_r+0x59c>)
 8006eea:	f7f9 f93d 	bl	8000168 <__aeabi_dsub>
 8006eee:	4602      	mov	r2, r0
 8006ef0:	460b      	mov	r3, r1
 8006ef2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006ef6:	462a      	mov	r2, r5
 8006ef8:	4633      	mov	r3, r6
 8006efa:	f7f9 fd7d 	bl	80009f8 <__aeabi_dcmpgt>
 8006efe:	2800      	cmp	r0, #0
 8006f00:	f040 8298 	bne.w	8007434 <_dtoa_r+0x964>
 8006f04:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006f08:	462a      	mov	r2, r5
 8006f0a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006f0e:	f7f9 fd55 	bl	80009bc <__aeabi_dcmplt>
 8006f12:	bb38      	cbnz	r0, 8006f64 <_dtoa_r+0x494>
 8006f14:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8006f18:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8006f1c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	f2c0 8157 	blt.w	80071d2 <_dtoa_r+0x702>
 8006f24:	2f0e      	cmp	r7, #14
 8006f26:	f300 8154 	bgt.w	80071d2 <_dtoa_r+0x702>
 8006f2a:	4b4b      	ldr	r3, [pc, #300]	@ (8007058 <_dtoa_r+0x588>)
 8006f2c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006f30:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006f34:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8006f38:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	f280 80e5 	bge.w	800710a <_dtoa_r+0x63a>
 8006f40:	9b08      	ldr	r3, [sp, #32]
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	f300 80e1 	bgt.w	800710a <_dtoa_r+0x63a>
 8006f48:	d10c      	bne.n	8006f64 <_dtoa_r+0x494>
 8006f4a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006f4e:	2200      	movs	r2, #0
 8006f50:	4b46      	ldr	r3, [pc, #280]	@ (800706c <_dtoa_r+0x59c>)
 8006f52:	f7f9 fac1 	bl	80004d8 <__aeabi_dmul>
 8006f56:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006f5a:	f7f9 fd43 	bl	80009e4 <__aeabi_dcmpge>
 8006f5e:	2800      	cmp	r0, #0
 8006f60:	f000 8266 	beq.w	8007430 <_dtoa_r+0x960>
 8006f64:	2400      	movs	r4, #0
 8006f66:	4625      	mov	r5, r4
 8006f68:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006f6a:	4656      	mov	r6, sl
 8006f6c:	ea6f 0803 	mvn.w	r8, r3
 8006f70:	2700      	movs	r7, #0
 8006f72:	4621      	mov	r1, r4
 8006f74:	4648      	mov	r0, r9
 8006f76:	f000 fcbd 	bl	80078f4 <_Bfree>
 8006f7a:	2d00      	cmp	r5, #0
 8006f7c:	f000 80bd 	beq.w	80070fa <_dtoa_r+0x62a>
 8006f80:	b12f      	cbz	r7, 8006f8e <_dtoa_r+0x4be>
 8006f82:	42af      	cmp	r7, r5
 8006f84:	d003      	beq.n	8006f8e <_dtoa_r+0x4be>
 8006f86:	4639      	mov	r1, r7
 8006f88:	4648      	mov	r0, r9
 8006f8a:	f000 fcb3 	bl	80078f4 <_Bfree>
 8006f8e:	4629      	mov	r1, r5
 8006f90:	4648      	mov	r0, r9
 8006f92:	f000 fcaf 	bl	80078f4 <_Bfree>
 8006f96:	e0b0      	b.n	80070fa <_dtoa_r+0x62a>
 8006f98:	07e2      	lsls	r2, r4, #31
 8006f9a:	d505      	bpl.n	8006fa8 <_dtoa_r+0x4d8>
 8006f9c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006fa0:	f7f9 fa9a 	bl	80004d8 <__aeabi_dmul>
 8006fa4:	2301      	movs	r3, #1
 8006fa6:	3601      	adds	r6, #1
 8006fa8:	1064      	asrs	r4, r4, #1
 8006faa:	3508      	adds	r5, #8
 8006fac:	e762      	b.n	8006e74 <_dtoa_r+0x3a4>
 8006fae:	2602      	movs	r6, #2
 8006fb0:	e765      	b.n	8006e7e <_dtoa_r+0x3ae>
 8006fb2:	46b8      	mov	r8, r7
 8006fb4:	9c08      	ldr	r4, [sp, #32]
 8006fb6:	e784      	b.n	8006ec2 <_dtoa_r+0x3f2>
 8006fb8:	4b27      	ldr	r3, [pc, #156]	@ (8007058 <_dtoa_r+0x588>)
 8006fba:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006fbc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006fc0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006fc4:	4454      	add	r4, sl
 8006fc6:	2900      	cmp	r1, #0
 8006fc8:	d054      	beq.n	8007074 <_dtoa_r+0x5a4>
 8006fca:	2000      	movs	r0, #0
 8006fcc:	4928      	ldr	r1, [pc, #160]	@ (8007070 <_dtoa_r+0x5a0>)
 8006fce:	f7f9 fbad 	bl	800072c <__aeabi_ddiv>
 8006fd2:	4633      	mov	r3, r6
 8006fd4:	462a      	mov	r2, r5
 8006fd6:	f7f9 f8c7 	bl	8000168 <__aeabi_dsub>
 8006fda:	4656      	mov	r6, sl
 8006fdc:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006fe0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006fe4:	f7f9 fd28 	bl	8000a38 <__aeabi_d2iz>
 8006fe8:	4605      	mov	r5, r0
 8006fea:	f7f9 fa0b 	bl	8000404 <__aeabi_i2d>
 8006fee:	4602      	mov	r2, r0
 8006ff0:	460b      	mov	r3, r1
 8006ff2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006ff6:	f7f9 f8b7 	bl	8000168 <__aeabi_dsub>
 8006ffa:	4602      	mov	r2, r0
 8006ffc:	460b      	mov	r3, r1
 8006ffe:	3530      	adds	r5, #48	@ 0x30
 8007000:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8007004:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007008:	f806 5b01 	strb.w	r5, [r6], #1
 800700c:	f7f9 fcd6 	bl	80009bc <__aeabi_dcmplt>
 8007010:	2800      	cmp	r0, #0
 8007012:	d172      	bne.n	80070fa <_dtoa_r+0x62a>
 8007014:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007018:	2000      	movs	r0, #0
 800701a:	4911      	ldr	r1, [pc, #68]	@ (8007060 <_dtoa_r+0x590>)
 800701c:	f7f9 f8a4 	bl	8000168 <__aeabi_dsub>
 8007020:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007024:	f7f9 fcca 	bl	80009bc <__aeabi_dcmplt>
 8007028:	2800      	cmp	r0, #0
 800702a:	f040 80b4 	bne.w	8007196 <_dtoa_r+0x6c6>
 800702e:	42a6      	cmp	r6, r4
 8007030:	f43f af70 	beq.w	8006f14 <_dtoa_r+0x444>
 8007034:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007038:	2200      	movs	r2, #0
 800703a:	4b0a      	ldr	r3, [pc, #40]	@ (8007064 <_dtoa_r+0x594>)
 800703c:	f7f9 fa4c 	bl	80004d8 <__aeabi_dmul>
 8007040:	2200      	movs	r2, #0
 8007042:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007046:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800704a:	4b06      	ldr	r3, [pc, #24]	@ (8007064 <_dtoa_r+0x594>)
 800704c:	f7f9 fa44 	bl	80004d8 <__aeabi_dmul>
 8007050:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8007054:	e7c4      	b.n	8006fe0 <_dtoa_r+0x510>
 8007056:	bf00      	nop
 8007058:	0800a968 	.word	0x0800a968
 800705c:	0800a940 	.word	0x0800a940
 8007060:	3ff00000 	.word	0x3ff00000
 8007064:	40240000 	.word	0x40240000
 8007068:	401c0000 	.word	0x401c0000
 800706c:	40140000 	.word	0x40140000
 8007070:	3fe00000 	.word	0x3fe00000
 8007074:	4631      	mov	r1, r6
 8007076:	4628      	mov	r0, r5
 8007078:	f7f9 fa2e 	bl	80004d8 <__aeabi_dmul>
 800707c:	4656      	mov	r6, sl
 800707e:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007082:	9413      	str	r4, [sp, #76]	@ 0x4c
 8007084:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007088:	f7f9 fcd6 	bl	8000a38 <__aeabi_d2iz>
 800708c:	4605      	mov	r5, r0
 800708e:	f7f9 f9b9 	bl	8000404 <__aeabi_i2d>
 8007092:	4602      	mov	r2, r0
 8007094:	460b      	mov	r3, r1
 8007096:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800709a:	f7f9 f865 	bl	8000168 <__aeabi_dsub>
 800709e:	4602      	mov	r2, r0
 80070a0:	460b      	mov	r3, r1
 80070a2:	3530      	adds	r5, #48	@ 0x30
 80070a4:	f806 5b01 	strb.w	r5, [r6], #1
 80070a8:	42a6      	cmp	r6, r4
 80070aa:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80070ae:	f04f 0200 	mov.w	r2, #0
 80070b2:	d124      	bne.n	80070fe <_dtoa_r+0x62e>
 80070b4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80070b8:	4bae      	ldr	r3, [pc, #696]	@ (8007374 <_dtoa_r+0x8a4>)
 80070ba:	f7f9 f857 	bl	800016c <__adddf3>
 80070be:	4602      	mov	r2, r0
 80070c0:	460b      	mov	r3, r1
 80070c2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80070c6:	f7f9 fc97 	bl	80009f8 <__aeabi_dcmpgt>
 80070ca:	2800      	cmp	r0, #0
 80070cc:	d163      	bne.n	8007196 <_dtoa_r+0x6c6>
 80070ce:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80070d2:	2000      	movs	r0, #0
 80070d4:	49a7      	ldr	r1, [pc, #668]	@ (8007374 <_dtoa_r+0x8a4>)
 80070d6:	f7f9 f847 	bl	8000168 <__aeabi_dsub>
 80070da:	4602      	mov	r2, r0
 80070dc:	460b      	mov	r3, r1
 80070de:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80070e2:	f7f9 fc6b 	bl	80009bc <__aeabi_dcmplt>
 80070e6:	2800      	cmp	r0, #0
 80070e8:	f43f af14 	beq.w	8006f14 <_dtoa_r+0x444>
 80070ec:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80070ee:	1e73      	subs	r3, r6, #1
 80070f0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80070f2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80070f6:	2b30      	cmp	r3, #48	@ 0x30
 80070f8:	d0f8      	beq.n	80070ec <_dtoa_r+0x61c>
 80070fa:	4647      	mov	r7, r8
 80070fc:	e03b      	b.n	8007176 <_dtoa_r+0x6a6>
 80070fe:	4b9e      	ldr	r3, [pc, #632]	@ (8007378 <_dtoa_r+0x8a8>)
 8007100:	f7f9 f9ea 	bl	80004d8 <__aeabi_dmul>
 8007104:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8007108:	e7bc      	b.n	8007084 <_dtoa_r+0x5b4>
 800710a:	4656      	mov	r6, sl
 800710c:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8007110:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007114:	4620      	mov	r0, r4
 8007116:	4629      	mov	r1, r5
 8007118:	f7f9 fb08 	bl	800072c <__aeabi_ddiv>
 800711c:	f7f9 fc8c 	bl	8000a38 <__aeabi_d2iz>
 8007120:	4680      	mov	r8, r0
 8007122:	f7f9 f96f 	bl	8000404 <__aeabi_i2d>
 8007126:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800712a:	f7f9 f9d5 	bl	80004d8 <__aeabi_dmul>
 800712e:	4602      	mov	r2, r0
 8007130:	460b      	mov	r3, r1
 8007132:	4620      	mov	r0, r4
 8007134:	4629      	mov	r1, r5
 8007136:	f7f9 f817 	bl	8000168 <__aeabi_dsub>
 800713a:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800713e:	9d08      	ldr	r5, [sp, #32]
 8007140:	f806 4b01 	strb.w	r4, [r6], #1
 8007144:	eba6 040a 	sub.w	r4, r6, sl
 8007148:	42a5      	cmp	r5, r4
 800714a:	4602      	mov	r2, r0
 800714c:	460b      	mov	r3, r1
 800714e:	d133      	bne.n	80071b8 <_dtoa_r+0x6e8>
 8007150:	f7f9 f80c 	bl	800016c <__adddf3>
 8007154:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007158:	4604      	mov	r4, r0
 800715a:	460d      	mov	r5, r1
 800715c:	f7f9 fc4c 	bl	80009f8 <__aeabi_dcmpgt>
 8007160:	b9c0      	cbnz	r0, 8007194 <_dtoa_r+0x6c4>
 8007162:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007166:	4620      	mov	r0, r4
 8007168:	4629      	mov	r1, r5
 800716a:	f7f9 fc1d 	bl	80009a8 <__aeabi_dcmpeq>
 800716e:	b110      	cbz	r0, 8007176 <_dtoa_r+0x6a6>
 8007170:	f018 0f01 	tst.w	r8, #1
 8007174:	d10e      	bne.n	8007194 <_dtoa_r+0x6c4>
 8007176:	4648      	mov	r0, r9
 8007178:	9903      	ldr	r1, [sp, #12]
 800717a:	f000 fbbb 	bl	80078f4 <_Bfree>
 800717e:	2300      	movs	r3, #0
 8007180:	7033      	strb	r3, [r6, #0]
 8007182:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8007184:	3701      	adds	r7, #1
 8007186:	601f      	str	r7, [r3, #0]
 8007188:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800718a:	2b00      	cmp	r3, #0
 800718c:	f000 824b 	beq.w	8007626 <_dtoa_r+0xb56>
 8007190:	601e      	str	r6, [r3, #0]
 8007192:	e248      	b.n	8007626 <_dtoa_r+0xb56>
 8007194:	46b8      	mov	r8, r7
 8007196:	4633      	mov	r3, r6
 8007198:	461e      	mov	r6, r3
 800719a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800719e:	2a39      	cmp	r2, #57	@ 0x39
 80071a0:	d106      	bne.n	80071b0 <_dtoa_r+0x6e0>
 80071a2:	459a      	cmp	sl, r3
 80071a4:	d1f8      	bne.n	8007198 <_dtoa_r+0x6c8>
 80071a6:	2230      	movs	r2, #48	@ 0x30
 80071a8:	f108 0801 	add.w	r8, r8, #1
 80071ac:	f88a 2000 	strb.w	r2, [sl]
 80071b0:	781a      	ldrb	r2, [r3, #0]
 80071b2:	3201      	adds	r2, #1
 80071b4:	701a      	strb	r2, [r3, #0]
 80071b6:	e7a0      	b.n	80070fa <_dtoa_r+0x62a>
 80071b8:	2200      	movs	r2, #0
 80071ba:	4b6f      	ldr	r3, [pc, #444]	@ (8007378 <_dtoa_r+0x8a8>)
 80071bc:	f7f9 f98c 	bl	80004d8 <__aeabi_dmul>
 80071c0:	2200      	movs	r2, #0
 80071c2:	2300      	movs	r3, #0
 80071c4:	4604      	mov	r4, r0
 80071c6:	460d      	mov	r5, r1
 80071c8:	f7f9 fbee 	bl	80009a8 <__aeabi_dcmpeq>
 80071cc:	2800      	cmp	r0, #0
 80071ce:	d09f      	beq.n	8007110 <_dtoa_r+0x640>
 80071d0:	e7d1      	b.n	8007176 <_dtoa_r+0x6a6>
 80071d2:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80071d4:	2a00      	cmp	r2, #0
 80071d6:	f000 80ea 	beq.w	80073ae <_dtoa_r+0x8de>
 80071da:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80071dc:	2a01      	cmp	r2, #1
 80071de:	f300 80cd 	bgt.w	800737c <_dtoa_r+0x8ac>
 80071e2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80071e4:	2a00      	cmp	r2, #0
 80071e6:	f000 80c1 	beq.w	800736c <_dtoa_r+0x89c>
 80071ea:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80071ee:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80071f0:	9e04      	ldr	r6, [sp, #16]
 80071f2:	9a04      	ldr	r2, [sp, #16]
 80071f4:	2101      	movs	r1, #1
 80071f6:	441a      	add	r2, r3
 80071f8:	9204      	str	r2, [sp, #16]
 80071fa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80071fc:	4648      	mov	r0, r9
 80071fe:	441a      	add	r2, r3
 8007200:	9209      	str	r2, [sp, #36]	@ 0x24
 8007202:	f000 fc75 	bl	8007af0 <__i2b>
 8007206:	4605      	mov	r5, r0
 8007208:	b166      	cbz	r6, 8007224 <_dtoa_r+0x754>
 800720a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800720c:	2b00      	cmp	r3, #0
 800720e:	dd09      	ble.n	8007224 <_dtoa_r+0x754>
 8007210:	42b3      	cmp	r3, r6
 8007212:	bfa8      	it	ge
 8007214:	4633      	movge	r3, r6
 8007216:	9a04      	ldr	r2, [sp, #16]
 8007218:	1af6      	subs	r6, r6, r3
 800721a:	1ad2      	subs	r2, r2, r3
 800721c:	9204      	str	r2, [sp, #16]
 800721e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007220:	1ad3      	subs	r3, r2, r3
 8007222:	9309      	str	r3, [sp, #36]	@ 0x24
 8007224:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007226:	b30b      	cbz	r3, 800726c <_dtoa_r+0x79c>
 8007228:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800722a:	2b00      	cmp	r3, #0
 800722c:	f000 80c6 	beq.w	80073bc <_dtoa_r+0x8ec>
 8007230:	2c00      	cmp	r4, #0
 8007232:	f000 80c0 	beq.w	80073b6 <_dtoa_r+0x8e6>
 8007236:	4629      	mov	r1, r5
 8007238:	4622      	mov	r2, r4
 800723a:	4648      	mov	r0, r9
 800723c:	f000 fd10 	bl	8007c60 <__pow5mult>
 8007240:	9a03      	ldr	r2, [sp, #12]
 8007242:	4601      	mov	r1, r0
 8007244:	4605      	mov	r5, r0
 8007246:	4648      	mov	r0, r9
 8007248:	f000 fc68 	bl	8007b1c <__multiply>
 800724c:	9903      	ldr	r1, [sp, #12]
 800724e:	4680      	mov	r8, r0
 8007250:	4648      	mov	r0, r9
 8007252:	f000 fb4f 	bl	80078f4 <_Bfree>
 8007256:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007258:	1b1b      	subs	r3, r3, r4
 800725a:	930a      	str	r3, [sp, #40]	@ 0x28
 800725c:	f000 80b1 	beq.w	80073c2 <_dtoa_r+0x8f2>
 8007260:	4641      	mov	r1, r8
 8007262:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007264:	4648      	mov	r0, r9
 8007266:	f000 fcfb 	bl	8007c60 <__pow5mult>
 800726a:	9003      	str	r0, [sp, #12]
 800726c:	2101      	movs	r1, #1
 800726e:	4648      	mov	r0, r9
 8007270:	f000 fc3e 	bl	8007af0 <__i2b>
 8007274:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007276:	4604      	mov	r4, r0
 8007278:	2b00      	cmp	r3, #0
 800727a:	f000 81d8 	beq.w	800762e <_dtoa_r+0xb5e>
 800727e:	461a      	mov	r2, r3
 8007280:	4601      	mov	r1, r0
 8007282:	4648      	mov	r0, r9
 8007284:	f000 fcec 	bl	8007c60 <__pow5mult>
 8007288:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800728a:	4604      	mov	r4, r0
 800728c:	2b01      	cmp	r3, #1
 800728e:	f300 809f 	bgt.w	80073d0 <_dtoa_r+0x900>
 8007292:	9b06      	ldr	r3, [sp, #24]
 8007294:	2b00      	cmp	r3, #0
 8007296:	f040 8097 	bne.w	80073c8 <_dtoa_r+0x8f8>
 800729a:	9b07      	ldr	r3, [sp, #28]
 800729c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	f040 8093 	bne.w	80073cc <_dtoa_r+0x8fc>
 80072a6:	9b07      	ldr	r3, [sp, #28]
 80072a8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80072ac:	0d1b      	lsrs	r3, r3, #20
 80072ae:	051b      	lsls	r3, r3, #20
 80072b0:	b133      	cbz	r3, 80072c0 <_dtoa_r+0x7f0>
 80072b2:	9b04      	ldr	r3, [sp, #16]
 80072b4:	3301      	adds	r3, #1
 80072b6:	9304      	str	r3, [sp, #16]
 80072b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80072ba:	3301      	adds	r3, #1
 80072bc:	9309      	str	r3, [sp, #36]	@ 0x24
 80072be:	2301      	movs	r3, #1
 80072c0:	930a      	str	r3, [sp, #40]	@ 0x28
 80072c2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	f000 81b8 	beq.w	800763a <_dtoa_r+0xb6a>
 80072ca:	6923      	ldr	r3, [r4, #16]
 80072cc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80072d0:	6918      	ldr	r0, [r3, #16]
 80072d2:	f000 fbc1 	bl	8007a58 <__hi0bits>
 80072d6:	f1c0 0020 	rsb	r0, r0, #32
 80072da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80072dc:	4418      	add	r0, r3
 80072de:	f010 001f 	ands.w	r0, r0, #31
 80072e2:	f000 8082 	beq.w	80073ea <_dtoa_r+0x91a>
 80072e6:	f1c0 0320 	rsb	r3, r0, #32
 80072ea:	2b04      	cmp	r3, #4
 80072ec:	dd73      	ble.n	80073d6 <_dtoa_r+0x906>
 80072ee:	9b04      	ldr	r3, [sp, #16]
 80072f0:	f1c0 001c 	rsb	r0, r0, #28
 80072f4:	4403      	add	r3, r0
 80072f6:	9304      	str	r3, [sp, #16]
 80072f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80072fa:	4406      	add	r6, r0
 80072fc:	4403      	add	r3, r0
 80072fe:	9309      	str	r3, [sp, #36]	@ 0x24
 8007300:	9b04      	ldr	r3, [sp, #16]
 8007302:	2b00      	cmp	r3, #0
 8007304:	dd05      	ble.n	8007312 <_dtoa_r+0x842>
 8007306:	461a      	mov	r2, r3
 8007308:	4648      	mov	r0, r9
 800730a:	9903      	ldr	r1, [sp, #12]
 800730c:	f000 fd02 	bl	8007d14 <__lshift>
 8007310:	9003      	str	r0, [sp, #12]
 8007312:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007314:	2b00      	cmp	r3, #0
 8007316:	dd05      	ble.n	8007324 <_dtoa_r+0x854>
 8007318:	4621      	mov	r1, r4
 800731a:	461a      	mov	r2, r3
 800731c:	4648      	mov	r0, r9
 800731e:	f000 fcf9 	bl	8007d14 <__lshift>
 8007322:	4604      	mov	r4, r0
 8007324:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007326:	2b00      	cmp	r3, #0
 8007328:	d061      	beq.n	80073ee <_dtoa_r+0x91e>
 800732a:	4621      	mov	r1, r4
 800732c:	9803      	ldr	r0, [sp, #12]
 800732e:	f000 fd5d 	bl	8007dec <__mcmp>
 8007332:	2800      	cmp	r0, #0
 8007334:	da5b      	bge.n	80073ee <_dtoa_r+0x91e>
 8007336:	2300      	movs	r3, #0
 8007338:	220a      	movs	r2, #10
 800733a:	4648      	mov	r0, r9
 800733c:	9903      	ldr	r1, [sp, #12]
 800733e:	f000 fafb 	bl	8007938 <__multadd>
 8007342:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007344:	f107 38ff 	add.w	r8, r7, #4294967295
 8007348:	9003      	str	r0, [sp, #12]
 800734a:	2b00      	cmp	r3, #0
 800734c:	f000 8177 	beq.w	800763e <_dtoa_r+0xb6e>
 8007350:	4629      	mov	r1, r5
 8007352:	2300      	movs	r3, #0
 8007354:	220a      	movs	r2, #10
 8007356:	4648      	mov	r0, r9
 8007358:	f000 faee 	bl	8007938 <__multadd>
 800735c:	f1bb 0f00 	cmp.w	fp, #0
 8007360:	4605      	mov	r5, r0
 8007362:	dc6f      	bgt.n	8007444 <_dtoa_r+0x974>
 8007364:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007366:	2b02      	cmp	r3, #2
 8007368:	dc49      	bgt.n	80073fe <_dtoa_r+0x92e>
 800736a:	e06b      	b.n	8007444 <_dtoa_r+0x974>
 800736c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800736e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8007372:	e73c      	b.n	80071ee <_dtoa_r+0x71e>
 8007374:	3fe00000 	.word	0x3fe00000
 8007378:	40240000 	.word	0x40240000
 800737c:	9b08      	ldr	r3, [sp, #32]
 800737e:	1e5c      	subs	r4, r3, #1
 8007380:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007382:	42a3      	cmp	r3, r4
 8007384:	db09      	blt.n	800739a <_dtoa_r+0x8ca>
 8007386:	1b1c      	subs	r4, r3, r4
 8007388:	9b08      	ldr	r3, [sp, #32]
 800738a:	2b00      	cmp	r3, #0
 800738c:	f6bf af30 	bge.w	80071f0 <_dtoa_r+0x720>
 8007390:	9b04      	ldr	r3, [sp, #16]
 8007392:	9a08      	ldr	r2, [sp, #32]
 8007394:	1a9e      	subs	r6, r3, r2
 8007396:	2300      	movs	r3, #0
 8007398:	e72b      	b.n	80071f2 <_dtoa_r+0x722>
 800739a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800739c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800739e:	1ae3      	subs	r3, r4, r3
 80073a0:	441a      	add	r2, r3
 80073a2:	940a      	str	r4, [sp, #40]	@ 0x28
 80073a4:	9e04      	ldr	r6, [sp, #16]
 80073a6:	2400      	movs	r4, #0
 80073a8:	9b08      	ldr	r3, [sp, #32]
 80073aa:	920e      	str	r2, [sp, #56]	@ 0x38
 80073ac:	e721      	b.n	80071f2 <_dtoa_r+0x722>
 80073ae:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80073b0:	9e04      	ldr	r6, [sp, #16]
 80073b2:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80073b4:	e728      	b.n	8007208 <_dtoa_r+0x738>
 80073b6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80073ba:	e751      	b.n	8007260 <_dtoa_r+0x790>
 80073bc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80073be:	9903      	ldr	r1, [sp, #12]
 80073c0:	e750      	b.n	8007264 <_dtoa_r+0x794>
 80073c2:	f8cd 800c 	str.w	r8, [sp, #12]
 80073c6:	e751      	b.n	800726c <_dtoa_r+0x79c>
 80073c8:	2300      	movs	r3, #0
 80073ca:	e779      	b.n	80072c0 <_dtoa_r+0x7f0>
 80073cc:	9b06      	ldr	r3, [sp, #24]
 80073ce:	e777      	b.n	80072c0 <_dtoa_r+0x7f0>
 80073d0:	2300      	movs	r3, #0
 80073d2:	930a      	str	r3, [sp, #40]	@ 0x28
 80073d4:	e779      	b.n	80072ca <_dtoa_r+0x7fa>
 80073d6:	d093      	beq.n	8007300 <_dtoa_r+0x830>
 80073d8:	9a04      	ldr	r2, [sp, #16]
 80073da:	331c      	adds	r3, #28
 80073dc:	441a      	add	r2, r3
 80073de:	9204      	str	r2, [sp, #16]
 80073e0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80073e2:	441e      	add	r6, r3
 80073e4:	441a      	add	r2, r3
 80073e6:	9209      	str	r2, [sp, #36]	@ 0x24
 80073e8:	e78a      	b.n	8007300 <_dtoa_r+0x830>
 80073ea:	4603      	mov	r3, r0
 80073ec:	e7f4      	b.n	80073d8 <_dtoa_r+0x908>
 80073ee:	9b08      	ldr	r3, [sp, #32]
 80073f0:	46b8      	mov	r8, r7
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	dc20      	bgt.n	8007438 <_dtoa_r+0x968>
 80073f6:	469b      	mov	fp, r3
 80073f8:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80073fa:	2b02      	cmp	r3, #2
 80073fc:	dd1e      	ble.n	800743c <_dtoa_r+0x96c>
 80073fe:	f1bb 0f00 	cmp.w	fp, #0
 8007402:	f47f adb1 	bne.w	8006f68 <_dtoa_r+0x498>
 8007406:	4621      	mov	r1, r4
 8007408:	465b      	mov	r3, fp
 800740a:	2205      	movs	r2, #5
 800740c:	4648      	mov	r0, r9
 800740e:	f000 fa93 	bl	8007938 <__multadd>
 8007412:	4601      	mov	r1, r0
 8007414:	4604      	mov	r4, r0
 8007416:	9803      	ldr	r0, [sp, #12]
 8007418:	f000 fce8 	bl	8007dec <__mcmp>
 800741c:	2800      	cmp	r0, #0
 800741e:	f77f ada3 	ble.w	8006f68 <_dtoa_r+0x498>
 8007422:	4656      	mov	r6, sl
 8007424:	2331      	movs	r3, #49	@ 0x31
 8007426:	f108 0801 	add.w	r8, r8, #1
 800742a:	f806 3b01 	strb.w	r3, [r6], #1
 800742e:	e59f      	b.n	8006f70 <_dtoa_r+0x4a0>
 8007430:	46b8      	mov	r8, r7
 8007432:	9c08      	ldr	r4, [sp, #32]
 8007434:	4625      	mov	r5, r4
 8007436:	e7f4      	b.n	8007422 <_dtoa_r+0x952>
 8007438:	f8dd b020 	ldr.w	fp, [sp, #32]
 800743c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800743e:	2b00      	cmp	r3, #0
 8007440:	f000 8101 	beq.w	8007646 <_dtoa_r+0xb76>
 8007444:	2e00      	cmp	r6, #0
 8007446:	dd05      	ble.n	8007454 <_dtoa_r+0x984>
 8007448:	4629      	mov	r1, r5
 800744a:	4632      	mov	r2, r6
 800744c:	4648      	mov	r0, r9
 800744e:	f000 fc61 	bl	8007d14 <__lshift>
 8007452:	4605      	mov	r5, r0
 8007454:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007456:	2b00      	cmp	r3, #0
 8007458:	d05c      	beq.n	8007514 <_dtoa_r+0xa44>
 800745a:	4648      	mov	r0, r9
 800745c:	6869      	ldr	r1, [r5, #4]
 800745e:	f000 fa09 	bl	8007874 <_Balloc>
 8007462:	4606      	mov	r6, r0
 8007464:	b928      	cbnz	r0, 8007472 <_dtoa_r+0x9a2>
 8007466:	4602      	mov	r2, r0
 8007468:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800746c:	4b80      	ldr	r3, [pc, #512]	@ (8007670 <_dtoa_r+0xba0>)
 800746e:	f7ff bb43 	b.w	8006af8 <_dtoa_r+0x28>
 8007472:	692a      	ldr	r2, [r5, #16]
 8007474:	f105 010c 	add.w	r1, r5, #12
 8007478:	3202      	adds	r2, #2
 800747a:	0092      	lsls	r2, r2, #2
 800747c:	300c      	adds	r0, #12
 800747e:	f7ff fa8c 	bl	800699a <memcpy>
 8007482:	2201      	movs	r2, #1
 8007484:	4631      	mov	r1, r6
 8007486:	4648      	mov	r0, r9
 8007488:	f000 fc44 	bl	8007d14 <__lshift>
 800748c:	462f      	mov	r7, r5
 800748e:	4605      	mov	r5, r0
 8007490:	f10a 0301 	add.w	r3, sl, #1
 8007494:	9304      	str	r3, [sp, #16]
 8007496:	eb0a 030b 	add.w	r3, sl, fp
 800749a:	930a      	str	r3, [sp, #40]	@ 0x28
 800749c:	9b06      	ldr	r3, [sp, #24]
 800749e:	f003 0301 	and.w	r3, r3, #1
 80074a2:	9309      	str	r3, [sp, #36]	@ 0x24
 80074a4:	9b04      	ldr	r3, [sp, #16]
 80074a6:	4621      	mov	r1, r4
 80074a8:	9803      	ldr	r0, [sp, #12]
 80074aa:	f103 3bff 	add.w	fp, r3, #4294967295
 80074ae:	f7ff fa87 	bl	80069c0 <quorem>
 80074b2:	4603      	mov	r3, r0
 80074b4:	4639      	mov	r1, r7
 80074b6:	3330      	adds	r3, #48	@ 0x30
 80074b8:	9006      	str	r0, [sp, #24]
 80074ba:	9803      	ldr	r0, [sp, #12]
 80074bc:	930b      	str	r3, [sp, #44]	@ 0x2c
 80074be:	f000 fc95 	bl	8007dec <__mcmp>
 80074c2:	462a      	mov	r2, r5
 80074c4:	9008      	str	r0, [sp, #32]
 80074c6:	4621      	mov	r1, r4
 80074c8:	4648      	mov	r0, r9
 80074ca:	f000 fcab 	bl	8007e24 <__mdiff>
 80074ce:	68c2      	ldr	r2, [r0, #12]
 80074d0:	4606      	mov	r6, r0
 80074d2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80074d4:	bb02      	cbnz	r2, 8007518 <_dtoa_r+0xa48>
 80074d6:	4601      	mov	r1, r0
 80074d8:	9803      	ldr	r0, [sp, #12]
 80074da:	f000 fc87 	bl	8007dec <__mcmp>
 80074de:	4602      	mov	r2, r0
 80074e0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80074e2:	4631      	mov	r1, r6
 80074e4:	4648      	mov	r0, r9
 80074e6:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 80074ea:	f000 fa03 	bl	80078f4 <_Bfree>
 80074ee:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80074f0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80074f2:	9e04      	ldr	r6, [sp, #16]
 80074f4:	ea42 0103 	orr.w	r1, r2, r3
 80074f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80074fa:	4319      	orrs	r1, r3
 80074fc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80074fe:	d10d      	bne.n	800751c <_dtoa_r+0xa4c>
 8007500:	2b39      	cmp	r3, #57	@ 0x39
 8007502:	d027      	beq.n	8007554 <_dtoa_r+0xa84>
 8007504:	9a08      	ldr	r2, [sp, #32]
 8007506:	2a00      	cmp	r2, #0
 8007508:	dd01      	ble.n	800750e <_dtoa_r+0xa3e>
 800750a:	9b06      	ldr	r3, [sp, #24]
 800750c:	3331      	adds	r3, #49	@ 0x31
 800750e:	f88b 3000 	strb.w	r3, [fp]
 8007512:	e52e      	b.n	8006f72 <_dtoa_r+0x4a2>
 8007514:	4628      	mov	r0, r5
 8007516:	e7b9      	b.n	800748c <_dtoa_r+0x9bc>
 8007518:	2201      	movs	r2, #1
 800751a:	e7e2      	b.n	80074e2 <_dtoa_r+0xa12>
 800751c:	9908      	ldr	r1, [sp, #32]
 800751e:	2900      	cmp	r1, #0
 8007520:	db04      	blt.n	800752c <_dtoa_r+0xa5c>
 8007522:	9820      	ldr	r0, [sp, #128]	@ 0x80
 8007524:	4301      	orrs	r1, r0
 8007526:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007528:	4301      	orrs	r1, r0
 800752a:	d120      	bne.n	800756e <_dtoa_r+0xa9e>
 800752c:	2a00      	cmp	r2, #0
 800752e:	ddee      	ble.n	800750e <_dtoa_r+0xa3e>
 8007530:	2201      	movs	r2, #1
 8007532:	9903      	ldr	r1, [sp, #12]
 8007534:	4648      	mov	r0, r9
 8007536:	9304      	str	r3, [sp, #16]
 8007538:	f000 fbec 	bl	8007d14 <__lshift>
 800753c:	4621      	mov	r1, r4
 800753e:	9003      	str	r0, [sp, #12]
 8007540:	f000 fc54 	bl	8007dec <__mcmp>
 8007544:	2800      	cmp	r0, #0
 8007546:	9b04      	ldr	r3, [sp, #16]
 8007548:	dc02      	bgt.n	8007550 <_dtoa_r+0xa80>
 800754a:	d1e0      	bne.n	800750e <_dtoa_r+0xa3e>
 800754c:	07da      	lsls	r2, r3, #31
 800754e:	d5de      	bpl.n	800750e <_dtoa_r+0xa3e>
 8007550:	2b39      	cmp	r3, #57	@ 0x39
 8007552:	d1da      	bne.n	800750a <_dtoa_r+0xa3a>
 8007554:	2339      	movs	r3, #57	@ 0x39
 8007556:	f88b 3000 	strb.w	r3, [fp]
 800755a:	4633      	mov	r3, r6
 800755c:	461e      	mov	r6, r3
 800755e:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007562:	3b01      	subs	r3, #1
 8007564:	2a39      	cmp	r2, #57	@ 0x39
 8007566:	d04e      	beq.n	8007606 <_dtoa_r+0xb36>
 8007568:	3201      	adds	r2, #1
 800756a:	701a      	strb	r2, [r3, #0]
 800756c:	e501      	b.n	8006f72 <_dtoa_r+0x4a2>
 800756e:	2a00      	cmp	r2, #0
 8007570:	dd03      	ble.n	800757a <_dtoa_r+0xaaa>
 8007572:	2b39      	cmp	r3, #57	@ 0x39
 8007574:	d0ee      	beq.n	8007554 <_dtoa_r+0xa84>
 8007576:	3301      	adds	r3, #1
 8007578:	e7c9      	b.n	800750e <_dtoa_r+0xa3e>
 800757a:	9a04      	ldr	r2, [sp, #16]
 800757c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800757e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007582:	428a      	cmp	r2, r1
 8007584:	d028      	beq.n	80075d8 <_dtoa_r+0xb08>
 8007586:	2300      	movs	r3, #0
 8007588:	220a      	movs	r2, #10
 800758a:	9903      	ldr	r1, [sp, #12]
 800758c:	4648      	mov	r0, r9
 800758e:	f000 f9d3 	bl	8007938 <__multadd>
 8007592:	42af      	cmp	r7, r5
 8007594:	9003      	str	r0, [sp, #12]
 8007596:	f04f 0300 	mov.w	r3, #0
 800759a:	f04f 020a 	mov.w	r2, #10
 800759e:	4639      	mov	r1, r7
 80075a0:	4648      	mov	r0, r9
 80075a2:	d107      	bne.n	80075b4 <_dtoa_r+0xae4>
 80075a4:	f000 f9c8 	bl	8007938 <__multadd>
 80075a8:	4607      	mov	r7, r0
 80075aa:	4605      	mov	r5, r0
 80075ac:	9b04      	ldr	r3, [sp, #16]
 80075ae:	3301      	adds	r3, #1
 80075b0:	9304      	str	r3, [sp, #16]
 80075b2:	e777      	b.n	80074a4 <_dtoa_r+0x9d4>
 80075b4:	f000 f9c0 	bl	8007938 <__multadd>
 80075b8:	4629      	mov	r1, r5
 80075ba:	4607      	mov	r7, r0
 80075bc:	2300      	movs	r3, #0
 80075be:	220a      	movs	r2, #10
 80075c0:	4648      	mov	r0, r9
 80075c2:	f000 f9b9 	bl	8007938 <__multadd>
 80075c6:	4605      	mov	r5, r0
 80075c8:	e7f0      	b.n	80075ac <_dtoa_r+0xadc>
 80075ca:	f1bb 0f00 	cmp.w	fp, #0
 80075ce:	bfcc      	ite	gt
 80075d0:	465e      	movgt	r6, fp
 80075d2:	2601      	movle	r6, #1
 80075d4:	2700      	movs	r7, #0
 80075d6:	4456      	add	r6, sl
 80075d8:	2201      	movs	r2, #1
 80075da:	9903      	ldr	r1, [sp, #12]
 80075dc:	4648      	mov	r0, r9
 80075de:	9304      	str	r3, [sp, #16]
 80075e0:	f000 fb98 	bl	8007d14 <__lshift>
 80075e4:	4621      	mov	r1, r4
 80075e6:	9003      	str	r0, [sp, #12]
 80075e8:	f000 fc00 	bl	8007dec <__mcmp>
 80075ec:	2800      	cmp	r0, #0
 80075ee:	dcb4      	bgt.n	800755a <_dtoa_r+0xa8a>
 80075f0:	d102      	bne.n	80075f8 <_dtoa_r+0xb28>
 80075f2:	9b04      	ldr	r3, [sp, #16]
 80075f4:	07db      	lsls	r3, r3, #31
 80075f6:	d4b0      	bmi.n	800755a <_dtoa_r+0xa8a>
 80075f8:	4633      	mov	r3, r6
 80075fa:	461e      	mov	r6, r3
 80075fc:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007600:	2a30      	cmp	r2, #48	@ 0x30
 8007602:	d0fa      	beq.n	80075fa <_dtoa_r+0xb2a>
 8007604:	e4b5      	b.n	8006f72 <_dtoa_r+0x4a2>
 8007606:	459a      	cmp	sl, r3
 8007608:	d1a8      	bne.n	800755c <_dtoa_r+0xa8c>
 800760a:	2331      	movs	r3, #49	@ 0x31
 800760c:	f108 0801 	add.w	r8, r8, #1
 8007610:	f88a 3000 	strb.w	r3, [sl]
 8007614:	e4ad      	b.n	8006f72 <_dtoa_r+0x4a2>
 8007616:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8007618:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8007674 <_dtoa_r+0xba4>
 800761c:	b11b      	cbz	r3, 8007626 <_dtoa_r+0xb56>
 800761e:	f10a 0308 	add.w	r3, sl, #8
 8007622:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8007624:	6013      	str	r3, [r2, #0]
 8007626:	4650      	mov	r0, sl
 8007628:	b017      	add	sp, #92	@ 0x5c
 800762a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800762e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007630:	2b01      	cmp	r3, #1
 8007632:	f77f ae2e 	ble.w	8007292 <_dtoa_r+0x7c2>
 8007636:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007638:	930a      	str	r3, [sp, #40]	@ 0x28
 800763a:	2001      	movs	r0, #1
 800763c:	e64d      	b.n	80072da <_dtoa_r+0x80a>
 800763e:	f1bb 0f00 	cmp.w	fp, #0
 8007642:	f77f aed9 	ble.w	80073f8 <_dtoa_r+0x928>
 8007646:	4656      	mov	r6, sl
 8007648:	4621      	mov	r1, r4
 800764a:	9803      	ldr	r0, [sp, #12]
 800764c:	f7ff f9b8 	bl	80069c0 <quorem>
 8007650:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8007654:	f806 3b01 	strb.w	r3, [r6], #1
 8007658:	eba6 020a 	sub.w	r2, r6, sl
 800765c:	4593      	cmp	fp, r2
 800765e:	ddb4      	ble.n	80075ca <_dtoa_r+0xafa>
 8007660:	2300      	movs	r3, #0
 8007662:	220a      	movs	r2, #10
 8007664:	4648      	mov	r0, r9
 8007666:	9903      	ldr	r1, [sp, #12]
 8007668:	f000 f966 	bl	8007938 <__multadd>
 800766c:	9003      	str	r0, [sp, #12]
 800766e:	e7eb      	b.n	8007648 <_dtoa_r+0xb78>
 8007670:	0800a80f 	.word	0x0800a80f
 8007674:	0800a793 	.word	0x0800a793

08007678 <_free_r>:
 8007678:	b538      	push	{r3, r4, r5, lr}
 800767a:	4605      	mov	r5, r0
 800767c:	2900      	cmp	r1, #0
 800767e:	d040      	beq.n	8007702 <_free_r+0x8a>
 8007680:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007684:	1f0c      	subs	r4, r1, #4
 8007686:	2b00      	cmp	r3, #0
 8007688:	bfb8      	it	lt
 800768a:	18e4      	addlt	r4, r4, r3
 800768c:	f000 f8e6 	bl	800785c <__malloc_lock>
 8007690:	4a1c      	ldr	r2, [pc, #112]	@ (8007704 <_free_r+0x8c>)
 8007692:	6813      	ldr	r3, [r2, #0]
 8007694:	b933      	cbnz	r3, 80076a4 <_free_r+0x2c>
 8007696:	6063      	str	r3, [r4, #4]
 8007698:	6014      	str	r4, [r2, #0]
 800769a:	4628      	mov	r0, r5
 800769c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80076a0:	f000 b8e2 	b.w	8007868 <__malloc_unlock>
 80076a4:	42a3      	cmp	r3, r4
 80076a6:	d908      	bls.n	80076ba <_free_r+0x42>
 80076a8:	6820      	ldr	r0, [r4, #0]
 80076aa:	1821      	adds	r1, r4, r0
 80076ac:	428b      	cmp	r3, r1
 80076ae:	bf01      	itttt	eq
 80076b0:	6819      	ldreq	r1, [r3, #0]
 80076b2:	685b      	ldreq	r3, [r3, #4]
 80076b4:	1809      	addeq	r1, r1, r0
 80076b6:	6021      	streq	r1, [r4, #0]
 80076b8:	e7ed      	b.n	8007696 <_free_r+0x1e>
 80076ba:	461a      	mov	r2, r3
 80076bc:	685b      	ldr	r3, [r3, #4]
 80076be:	b10b      	cbz	r3, 80076c4 <_free_r+0x4c>
 80076c0:	42a3      	cmp	r3, r4
 80076c2:	d9fa      	bls.n	80076ba <_free_r+0x42>
 80076c4:	6811      	ldr	r1, [r2, #0]
 80076c6:	1850      	adds	r0, r2, r1
 80076c8:	42a0      	cmp	r0, r4
 80076ca:	d10b      	bne.n	80076e4 <_free_r+0x6c>
 80076cc:	6820      	ldr	r0, [r4, #0]
 80076ce:	4401      	add	r1, r0
 80076d0:	1850      	adds	r0, r2, r1
 80076d2:	4283      	cmp	r3, r0
 80076d4:	6011      	str	r1, [r2, #0]
 80076d6:	d1e0      	bne.n	800769a <_free_r+0x22>
 80076d8:	6818      	ldr	r0, [r3, #0]
 80076da:	685b      	ldr	r3, [r3, #4]
 80076dc:	4408      	add	r0, r1
 80076de:	6010      	str	r0, [r2, #0]
 80076e0:	6053      	str	r3, [r2, #4]
 80076e2:	e7da      	b.n	800769a <_free_r+0x22>
 80076e4:	d902      	bls.n	80076ec <_free_r+0x74>
 80076e6:	230c      	movs	r3, #12
 80076e8:	602b      	str	r3, [r5, #0]
 80076ea:	e7d6      	b.n	800769a <_free_r+0x22>
 80076ec:	6820      	ldr	r0, [r4, #0]
 80076ee:	1821      	adds	r1, r4, r0
 80076f0:	428b      	cmp	r3, r1
 80076f2:	bf01      	itttt	eq
 80076f4:	6819      	ldreq	r1, [r3, #0]
 80076f6:	685b      	ldreq	r3, [r3, #4]
 80076f8:	1809      	addeq	r1, r1, r0
 80076fa:	6021      	streq	r1, [r4, #0]
 80076fc:	6063      	str	r3, [r4, #4]
 80076fe:	6054      	str	r4, [r2, #4]
 8007700:	e7cb      	b.n	800769a <_free_r+0x22>
 8007702:	bd38      	pop	{r3, r4, r5, pc}
 8007704:	20000554 	.word	0x20000554

08007708 <malloc>:
 8007708:	4b02      	ldr	r3, [pc, #8]	@ (8007714 <malloc+0xc>)
 800770a:	4601      	mov	r1, r0
 800770c:	6818      	ldr	r0, [r3, #0]
 800770e:	f000 b825 	b.w	800775c <_malloc_r>
 8007712:	bf00      	nop
 8007714:	200000a8 	.word	0x200000a8

08007718 <sbrk_aligned>:
 8007718:	b570      	push	{r4, r5, r6, lr}
 800771a:	4e0f      	ldr	r6, [pc, #60]	@ (8007758 <sbrk_aligned+0x40>)
 800771c:	460c      	mov	r4, r1
 800771e:	6831      	ldr	r1, [r6, #0]
 8007720:	4605      	mov	r5, r0
 8007722:	b911      	cbnz	r1, 800772a <sbrk_aligned+0x12>
 8007724:	f001 ffb2 	bl	800968c <_sbrk_r>
 8007728:	6030      	str	r0, [r6, #0]
 800772a:	4621      	mov	r1, r4
 800772c:	4628      	mov	r0, r5
 800772e:	f001 ffad 	bl	800968c <_sbrk_r>
 8007732:	1c43      	adds	r3, r0, #1
 8007734:	d103      	bne.n	800773e <sbrk_aligned+0x26>
 8007736:	f04f 34ff 	mov.w	r4, #4294967295
 800773a:	4620      	mov	r0, r4
 800773c:	bd70      	pop	{r4, r5, r6, pc}
 800773e:	1cc4      	adds	r4, r0, #3
 8007740:	f024 0403 	bic.w	r4, r4, #3
 8007744:	42a0      	cmp	r0, r4
 8007746:	d0f8      	beq.n	800773a <sbrk_aligned+0x22>
 8007748:	1a21      	subs	r1, r4, r0
 800774a:	4628      	mov	r0, r5
 800774c:	f001 ff9e 	bl	800968c <_sbrk_r>
 8007750:	3001      	adds	r0, #1
 8007752:	d1f2      	bne.n	800773a <sbrk_aligned+0x22>
 8007754:	e7ef      	b.n	8007736 <sbrk_aligned+0x1e>
 8007756:	bf00      	nop
 8007758:	20000550 	.word	0x20000550

0800775c <_malloc_r>:
 800775c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007760:	1ccd      	adds	r5, r1, #3
 8007762:	f025 0503 	bic.w	r5, r5, #3
 8007766:	3508      	adds	r5, #8
 8007768:	2d0c      	cmp	r5, #12
 800776a:	bf38      	it	cc
 800776c:	250c      	movcc	r5, #12
 800776e:	2d00      	cmp	r5, #0
 8007770:	4606      	mov	r6, r0
 8007772:	db01      	blt.n	8007778 <_malloc_r+0x1c>
 8007774:	42a9      	cmp	r1, r5
 8007776:	d904      	bls.n	8007782 <_malloc_r+0x26>
 8007778:	230c      	movs	r3, #12
 800777a:	6033      	str	r3, [r6, #0]
 800777c:	2000      	movs	r0, #0
 800777e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007782:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007858 <_malloc_r+0xfc>
 8007786:	f000 f869 	bl	800785c <__malloc_lock>
 800778a:	f8d8 3000 	ldr.w	r3, [r8]
 800778e:	461c      	mov	r4, r3
 8007790:	bb44      	cbnz	r4, 80077e4 <_malloc_r+0x88>
 8007792:	4629      	mov	r1, r5
 8007794:	4630      	mov	r0, r6
 8007796:	f7ff ffbf 	bl	8007718 <sbrk_aligned>
 800779a:	1c43      	adds	r3, r0, #1
 800779c:	4604      	mov	r4, r0
 800779e:	d158      	bne.n	8007852 <_malloc_r+0xf6>
 80077a0:	f8d8 4000 	ldr.w	r4, [r8]
 80077a4:	4627      	mov	r7, r4
 80077a6:	2f00      	cmp	r7, #0
 80077a8:	d143      	bne.n	8007832 <_malloc_r+0xd6>
 80077aa:	2c00      	cmp	r4, #0
 80077ac:	d04b      	beq.n	8007846 <_malloc_r+0xea>
 80077ae:	6823      	ldr	r3, [r4, #0]
 80077b0:	4639      	mov	r1, r7
 80077b2:	4630      	mov	r0, r6
 80077b4:	eb04 0903 	add.w	r9, r4, r3
 80077b8:	f001 ff68 	bl	800968c <_sbrk_r>
 80077bc:	4581      	cmp	r9, r0
 80077be:	d142      	bne.n	8007846 <_malloc_r+0xea>
 80077c0:	6821      	ldr	r1, [r4, #0]
 80077c2:	4630      	mov	r0, r6
 80077c4:	1a6d      	subs	r5, r5, r1
 80077c6:	4629      	mov	r1, r5
 80077c8:	f7ff ffa6 	bl	8007718 <sbrk_aligned>
 80077cc:	3001      	adds	r0, #1
 80077ce:	d03a      	beq.n	8007846 <_malloc_r+0xea>
 80077d0:	6823      	ldr	r3, [r4, #0]
 80077d2:	442b      	add	r3, r5
 80077d4:	6023      	str	r3, [r4, #0]
 80077d6:	f8d8 3000 	ldr.w	r3, [r8]
 80077da:	685a      	ldr	r2, [r3, #4]
 80077dc:	bb62      	cbnz	r2, 8007838 <_malloc_r+0xdc>
 80077de:	f8c8 7000 	str.w	r7, [r8]
 80077e2:	e00f      	b.n	8007804 <_malloc_r+0xa8>
 80077e4:	6822      	ldr	r2, [r4, #0]
 80077e6:	1b52      	subs	r2, r2, r5
 80077e8:	d420      	bmi.n	800782c <_malloc_r+0xd0>
 80077ea:	2a0b      	cmp	r2, #11
 80077ec:	d917      	bls.n	800781e <_malloc_r+0xc2>
 80077ee:	1961      	adds	r1, r4, r5
 80077f0:	42a3      	cmp	r3, r4
 80077f2:	6025      	str	r5, [r4, #0]
 80077f4:	bf18      	it	ne
 80077f6:	6059      	strne	r1, [r3, #4]
 80077f8:	6863      	ldr	r3, [r4, #4]
 80077fa:	bf08      	it	eq
 80077fc:	f8c8 1000 	streq.w	r1, [r8]
 8007800:	5162      	str	r2, [r4, r5]
 8007802:	604b      	str	r3, [r1, #4]
 8007804:	4630      	mov	r0, r6
 8007806:	f000 f82f 	bl	8007868 <__malloc_unlock>
 800780a:	f104 000b 	add.w	r0, r4, #11
 800780e:	1d23      	adds	r3, r4, #4
 8007810:	f020 0007 	bic.w	r0, r0, #7
 8007814:	1ac2      	subs	r2, r0, r3
 8007816:	bf1c      	itt	ne
 8007818:	1a1b      	subne	r3, r3, r0
 800781a:	50a3      	strne	r3, [r4, r2]
 800781c:	e7af      	b.n	800777e <_malloc_r+0x22>
 800781e:	6862      	ldr	r2, [r4, #4]
 8007820:	42a3      	cmp	r3, r4
 8007822:	bf0c      	ite	eq
 8007824:	f8c8 2000 	streq.w	r2, [r8]
 8007828:	605a      	strne	r2, [r3, #4]
 800782a:	e7eb      	b.n	8007804 <_malloc_r+0xa8>
 800782c:	4623      	mov	r3, r4
 800782e:	6864      	ldr	r4, [r4, #4]
 8007830:	e7ae      	b.n	8007790 <_malloc_r+0x34>
 8007832:	463c      	mov	r4, r7
 8007834:	687f      	ldr	r7, [r7, #4]
 8007836:	e7b6      	b.n	80077a6 <_malloc_r+0x4a>
 8007838:	461a      	mov	r2, r3
 800783a:	685b      	ldr	r3, [r3, #4]
 800783c:	42a3      	cmp	r3, r4
 800783e:	d1fb      	bne.n	8007838 <_malloc_r+0xdc>
 8007840:	2300      	movs	r3, #0
 8007842:	6053      	str	r3, [r2, #4]
 8007844:	e7de      	b.n	8007804 <_malloc_r+0xa8>
 8007846:	230c      	movs	r3, #12
 8007848:	4630      	mov	r0, r6
 800784a:	6033      	str	r3, [r6, #0]
 800784c:	f000 f80c 	bl	8007868 <__malloc_unlock>
 8007850:	e794      	b.n	800777c <_malloc_r+0x20>
 8007852:	6005      	str	r5, [r0, #0]
 8007854:	e7d6      	b.n	8007804 <_malloc_r+0xa8>
 8007856:	bf00      	nop
 8007858:	20000554 	.word	0x20000554

0800785c <__malloc_lock>:
 800785c:	4801      	ldr	r0, [pc, #4]	@ (8007864 <__malloc_lock+0x8>)
 800785e:	f7ff b88c 	b.w	800697a <__retarget_lock_acquire_recursive>
 8007862:	bf00      	nop
 8007864:	2000054c 	.word	0x2000054c

08007868 <__malloc_unlock>:
 8007868:	4801      	ldr	r0, [pc, #4]	@ (8007870 <__malloc_unlock+0x8>)
 800786a:	f7ff b887 	b.w	800697c <__retarget_lock_release_recursive>
 800786e:	bf00      	nop
 8007870:	2000054c 	.word	0x2000054c

08007874 <_Balloc>:
 8007874:	b570      	push	{r4, r5, r6, lr}
 8007876:	69c6      	ldr	r6, [r0, #28]
 8007878:	4604      	mov	r4, r0
 800787a:	460d      	mov	r5, r1
 800787c:	b976      	cbnz	r6, 800789c <_Balloc+0x28>
 800787e:	2010      	movs	r0, #16
 8007880:	f7ff ff42 	bl	8007708 <malloc>
 8007884:	4602      	mov	r2, r0
 8007886:	61e0      	str	r0, [r4, #28]
 8007888:	b920      	cbnz	r0, 8007894 <_Balloc+0x20>
 800788a:	216b      	movs	r1, #107	@ 0x6b
 800788c:	4b17      	ldr	r3, [pc, #92]	@ (80078ec <_Balloc+0x78>)
 800788e:	4818      	ldr	r0, [pc, #96]	@ (80078f0 <_Balloc+0x7c>)
 8007890:	f001 ff12 	bl	80096b8 <__assert_func>
 8007894:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007898:	6006      	str	r6, [r0, #0]
 800789a:	60c6      	str	r6, [r0, #12]
 800789c:	69e6      	ldr	r6, [r4, #28]
 800789e:	68f3      	ldr	r3, [r6, #12]
 80078a0:	b183      	cbz	r3, 80078c4 <_Balloc+0x50>
 80078a2:	69e3      	ldr	r3, [r4, #28]
 80078a4:	68db      	ldr	r3, [r3, #12]
 80078a6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80078aa:	b9b8      	cbnz	r0, 80078dc <_Balloc+0x68>
 80078ac:	2101      	movs	r1, #1
 80078ae:	fa01 f605 	lsl.w	r6, r1, r5
 80078b2:	1d72      	adds	r2, r6, #5
 80078b4:	4620      	mov	r0, r4
 80078b6:	0092      	lsls	r2, r2, #2
 80078b8:	f001 ff1c 	bl	80096f4 <_calloc_r>
 80078bc:	b160      	cbz	r0, 80078d8 <_Balloc+0x64>
 80078be:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80078c2:	e00e      	b.n	80078e2 <_Balloc+0x6e>
 80078c4:	2221      	movs	r2, #33	@ 0x21
 80078c6:	2104      	movs	r1, #4
 80078c8:	4620      	mov	r0, r4
 80078ca:	f001 ff13 	bl	80096f4 <_calloc_r>
 80078ce:	69e3      	ldr	r3, [r4, #28]
 80078d0:	60f0      	str	r0, [r6, #12]
 80078d2:	68db      	ldr	r3, [r3, #12]
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	d1e4      	bne.n	80078a2 <_Balloc+0x2e>
 80078d8:	2000      	movs	r0, #0
 80078da:	bd70      	pop	{r4, r5, r6, pc}
 80078dc:	6802      	ldr	r2, [r0, #0]
 80078de:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80078e2:	2300      	movs	r3, #0
 80078e4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80078e8:	e7f7      	b.n	80078da <_Balloc+0x66>
 80078ea:	bf00      	nop
 80078ec:	0800a7a0 	.word	0x0800a7a0
 80078f0:	0800a820 	.word	0x0800a820

080078f4 <_Bfree>:
 80078f4:	b570      	push	{r4, r5, r6, lr}
 80078f6:	69c6      	ldr	r6, [r0, #28]
 80078f8:	4605      	mov	r5, r0
 80078fa:	460c      	mov	r4, r1
 80078fc:	b976      	cbnz	r6, 800791c <_Bfree+0x28>
 80078fe:	2010      	movs	r0, #16
 8007900:	f7ff ff02 	bl	8007708 <malloc>
 8007904:	4602      	mov	r2, r0
 8007906:	61e8      	str	r0, [r5, #28]
 8007908:	b920      	cbnz	r0, 8007914 <_Bfree+0x20>
 800790a:	218f      	movs	r1, #143	@ 0x8f
 800790c:	4b08      	ldr	r3, [pc, #32]	@ (8007930 <_Bfree+0x3c>)
 800790e:	4809      	ldr	r0, [pc, #36]	@ (8007934 <_Bfree+0x40>)
 8007910:	f001 fed2 	bl	80096b8 <__assert_func>
 8007914:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007918:	6006      	str	r6, [r0, #0]
 800791a:	60c6      	str	r6, [r0, #12]
 800791c:	b13c      	cbz	r4, 800792e <_Bfree+0x3a>
 800791e:	69eb      	ldr	r3, [r5, #28]
 8007920:	6862      	ldr	r2, [r4, #4]
 8007922:	68db      	ldr	r3, [r3, #12]
 8007924:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007928:	6021      	str	r1, [r4, #0]
 800792a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800792e:	bd70      	pop	{r4, r5, r6, pc}
 8007930:	0800a7a0 	.word	0x0800a7a0
 8007934:	0800a820 	.word	0x0800a820

08007938 <__multadd>:
 8007938:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800793c:	4607      	mov	r7, r0
 800793e:	460c      	mov	r4, r1
 8007940:	461e      	mov	r6, r3
 8007942:	2000      	movs	r0, #0
 8007944:	690d      	ldr	r5, [r1, #16]
 8007946:	f101 0c14 	add.w	ip, r1, #20
 800794a:	f8dc 3000 	ldr.w	r3, [ip]
 800794e:	3001      	adds	r0, #1
 8007950:	b299      	uxth	r1, r3
 8007952:	fb02 6101 	mla	r1, r2, r1, r6
 8007956:	0c1e      	lsrs	r6, r3, #16
 8007958:	0c0b      	lsrs	r3, r1, #16
 800795a:	fb02 3306 	mla	r3, r2, r6, r3
 800795e:	b289      	uxth	r1, r1
 8007960:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007964:	4285      	cmp	r5, r0
 8007966:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800796a:	f84c 1b04 	str.w	r1, [ip], #4
 800796e:	dcec      	bgt.n	800794a <__multadd+0x12>
 8007970:	b30e      	cbz	r6, 80079b6 <__multadd+0x7e>
 8007972:	68a3      	ldr	r3, [r4, #8]
 8007974:	42ab      	cmp	r3, r5
 8007976:	dc19      	bgt.n	80079ac <__multadd+0x74>
 8007978:	6861      	ldr	r1, [r4, #4]
 800797a:	4638      	mov	r0, r7
 800797c:	3101      	adds	r1, #1
 800797e:	f7ff ff79 	bl	8007874 <_Balloc>
 8007982:	4680      	mov	r8, r0
 8007984:	b928      	cbnz	r0, 8007992 <__multadd+0x5a>
 8007986:	4602      	mov	r2, r0
 8007988:	21ba      	movs	r1, #186	@ 0xba
 800798a:	4b0c      	ldr	r3, [pc, #48]	@ (80079bc <__multadd+0x84>)
 800798c:	480c      	ldr	r0, [pc, #48]	@ (80079c0 <__multadd+0x88>)
 800798e:	f001 fe93 	bl	80096b8 <__assert_func>
 8007992:	6922      	ldr	r2, [r4, #16]
 8007994:	f104 010c 	add.w	r1, r4, #12
 8007998:	3202      	adds	r2, #2
 800799a:	0092      	lsls	r2, r2, #2
 800799c:	300c      	adds	r0, #12
 800799e:	f7fe fffc 	bl	800699a <memcpy>
 80079a2:	4621      	mov	r1, r4
 80079a4:	4638      	mov	r0, r7
 80079a6:	f7ff ffa5 	bl	80078f4 <_Bfree>
 80079aa:	4644      	mov	r4, r8
 80079ac:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80079b0:	3501      	adds	r5, #1
 80079b2:	615e      	str	r6, [r3, #20]
 80079b4:	6125      	str	r5, [r4, #16]
 80079b6:	4620      	mov	r0, r4
 80079b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80079bc:	0800a80f 	.word	0x0800a80f
 80079c0:	0800a820 	.word	0x0800a820

080079c4 <__s2b>:
 80079c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80079c8:	4615      	mov	r5, r2
 80079ca:	2209      	movs	r2, #9
 80079cc:	461f      	mov	r7, r3
 80079ce:	3308      	adds	r3, #8
 80079d0:	460c      	mov	r4, r1
 80079d2:	fb93 f3f2 	sdiv	r3, r3, r2
 80079d6:	4606      	mov	r6, r0
 80079d8:	2201      	movs	r2, #1
 80079da:	2100      	movs	r1, #0
 80079dc:	429a      	cmp	r2, r3
 80079de:	db09      	blt.n	80079f4 <__s2b+0x30>
 80079e0:	4630      	mov	r0, r6
 80079e2:	f7ff ff47 	bl	8007874 <_Balloc>
 80079e6:	b940      	cbnz	r0, 80079fa <__s2b+0x36>
 80079e8:	4602      	mov	r2, r0
 80079ea:	21d3      	movs	r1, #211	@ 0xd3
 80079ec:	4b18      	ldr	r3, [pc, #96]	@ (8007a50 <__s2b+0x8c>)
 80079ee:	4819      	ldr	r0, [pc, #100]	@ (8007a54 <__s2b+0x90>)
 80079f0:	f001 fe62 	bl	80096b8 <__assert_func>
 80079f4:	0052      	lsls	r2, r2, #1
 80079f6:	3101      	adds	r1, #1
 80079f8:	e7f0      	b.n	80079dc <__s2b+0x18>
 80079fa:	9b08      	ldr	r3, [sp, #32]
 80079fc:	2d09      	cmp	r5, #9
 80079fe:	6143      	str	r3, [r0, #20]
 8007a00:	f04f 0301 	mov.w	r3, #1
 8007a04:	6103      	str	r3, [r0, #16]
 8007a06:	dd16      	ble.n	8007a36 <__s2b+0x72>
 8007a08:	f104 0909 	add.w	r9, r4, #9
 8007a0c:	46c8      	mov	r8, r9
 8007a0e:	442c      	add	r4, r5
 8007a10:	f818 3b01 	ldrb.w	r3, [r8], #1
 8007a14:	4601      	mov	r1, r0
 8007a16:	220a      	movs	r2, #10
 8007a18:	4630      	mov	r0, r6
 8007a1a:	3b30      	subs	r3, #48	@ 0x30
 8007a1c:	f7ff ff8c 	bl	8007938 <__multadd>
 8007a20:	45a0      	cmp	r8, r4
 8007a22:	d1f5      	bne.n	8007a10 <__s2b+0x4c>
 8007a24:	f1a5 0408 	sub.w	r4, r5, #8
 8007a28:	444c      	add	r4, r9
 8007a2a:	1b2d      	subs	r5, r5, r4
 8007a2c:	1963      	adds	r3, r4, r5
 8007a2e:	42bb      	cmp	r3, r7
 8007a30:	db04      	blt.n	8007a3c <__s2b+0x78>
 8007a32:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007a36:	2509      	movs	r5, #9
 8007a38:	340a      	adds	r4, #10
 8007a3a:	e7f6      	b.n	8007a2a <__s2b+0x66>
 8007a3c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8007a40:	4601      	mov	r1, r0
 8007a42:	220a      	movs	r2, #10
 8007a44:	4630      	mov	r0, r6
 8007a46:	3b30      	subs	r3, #48	@ 0x30
 8007a48:	f7ff ff76 	bl	8007938 <__multadd>
 8007a4c:	e7ee      	b.n	8007a2c <__s2b+0x68>
 8007a4e:	bf00      	nop
 8007a50:	0800a80f 	.word	0x0800a80f
 8007a54:	0800a820 	.word	0x0800a820

08007a58 <__hi0bits>:
 8007a58:	4603      	mov	r3, r0
 8007a5a:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8007a5e:	bf3a      	itte	cc
 8007a60:	0403      	lslcc	r3, r0, #16
 8007a62:	2010      	movcc	r0, #16
 8007a64:	2000      	movcs	r0, #0
 8007a66:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007a6a:	bf3c      	itt	cc
 8007a6c:	021b      	lslcc	r3, r3, #8
 8007a6e:	3008      	addcc	r0, #8
 8007a70:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007a74:	bf3c      	itt	cc
 8007a76:	011b      	lslcc	r3, r3, #4
 8007a78:	3004      	addcc	r0, #4
 8007a7a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007a7e:	bf3c      	itt	cc
 8007a80:	009b      	lslcc	r3, r3, #2
 8007a82:	3002      	addcc	r0, #2
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	db05      	blt.n	8007a94 <__hi0bits+0x3c>
 8007a88:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007a8c:	f100 0001 	add.w	r0, r0, #1
 8007a90:	bf08      	it	eq
 8007a92:	2020      	moveq	r0, #32
 8007a94:	4770      	bx	lr

08007a96 <__lo0bits>:
 8007a96:	6803      	ldr	r3, [r0, #0]
 8007a98:	4602      	mov	r2, r0
 8007a9a:	f013 0007 	ands.w	r0, r3, #7
 8007a9e:	d00b      	beq.n	8007ab8 <__lo0bits+0x22>
 8007aa0:	07d9      	lsls	r1, r3, #31
 8007aa2:	d421      	bmi.n	8007ae8 <__lo0bits+0x52>
 8007aa4:	0798      	lsls	r0, r3, #30
 8007aa6:	bf49      	itett	mi
 8007aa8:	085b      	lsrmi	r3, r3, #1
 8007aaa:	089b      	lsrpl	r3, r3, #2
 8007aac:	2001      	movmi	r0, #1
 8007aae:	6013      	strmi	r3, [r2, #0]
 8007ab0:	bf5c      	itt	pl
 8007ab2:	2002      	movpl	r0, #2
 8007ab4:	6013      	strpl	r3, [r2, #0]
 8007ab6:	4770      	bx	lr
 8007ab8:	b299      	uxth	r1, r3
 8007aba:	b909      	cbnz	r1, 8007ac0 <__lo0bits+0x2a>
 8007abc:	2010      	movs	r0, #16
 8007abe:	0c1b      	lsrs	r3, r3, #16
 8007ac0:	b2d9      	uxtb	r1, r3
 8007ac2:	b909      	cbnz	r1, 8007ac8 <__lo0bits+0x32>
 8007ac4:	3008      	adds	r0, #8
 8007ac6:	0a1b      	lsrs	r3, r3, #8
 8007ac8:	0719      	lsls	r1, r3, #28
 8007aca:	bf04      	itt	eq
 8007acc:	091b      	lsreq	r3, r3, #4
 8007ace:	3004      	addeq	r0, #4
 8007ad0:	0799      	lsls	r1, r3, #30
 8007ad2:	bf04      	itt	eq
 8007ad4:	089b      	lsreq	r3, r3, #2
 8007ad6:	3002      	addeq	r0, #2
 8007ad8:	07d9      	lsls	r1, r3, #31
 8007ada:	d403      	bmi.n	8007ae4 <__lo0bits+0x4e>
 8007adc:	085b      	lsrs	r3, r3, #1
 8007ade:	f100 0001 	add.w	r0, r0, #1
 8007ae2:	d003      	beq.n	8007aec <__lo0bits+0x56>
 8007ae4:	6013      	str	r3, [r2, #0]
 8007ae6:	4770      	bx	lr
 8007ae8:	2000      	movs	r0, #0
 8007aea:	4770      	bx	lr
 8007aec:	2020      	movs	r0, #32
 8007aee:	4770      	bx	lr

08007af0 <__i2b>:
 8007af0:	b510      	push	{r4, lr}
 8007af2:	460c      	mov	r4, r1
 8007af4:	2101      	movs	r1, #1
 8007af6:	f7ff febd 	bl	8007874 <_Balloc>
 8007afa:	4602      	mov	r2, r0
 8007afc:	b928      	cbnz	r0, 8007b0a <__i2b+0x1a>
 8007afe:	f240 1145 	movw	r1, #325	@ 0x145
 8007b02:	4b04      	ldr	r3, [pc, #16]	@ (8007b14 <__i2b+0x24>)
 8007b04:	4804      	ldr	r0, [pc, #16]	@ (8007b18 <__i2b+0x28>)
 8007b06:	f001 fdd7 	bl	80096b8 <__assert_func>
 8007b0a:	2301      	movs	r3, #1
 8007b0c:	6144      	str	r4, [r0, #20]
 8007b0e:	6103      	str	r3, [r0, #16]
 8007b10:	bd10      	pop	{r4, pc}
 8007b12:	bf00      	nop
 8007b14:	0800a80f 	.word	0x0800a80f
 8007b18:	0800a820 	.word	0x0800a820

08007b1c <__multiply>:
 8007b1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b20:	4617      	mov	r7, r2
 8007b22:	690a      	ldr	r2, [r1, #16]
 8007b24:	693b      	ldr	r3, [r7, #16]
 8007b26:	4689      	mov	r9, r1
 8007b28:	429a      	cmp	r2, r3
 8007b2a:	bfa2      	ittt	ge
 8007b2c:	463b      	movge	r3, r7
 8007b2e:	460f      	movge	r7, r1
 8007b30:	4699      	movge	r9, r3
 8007b32:	693d      	ldr	r5, [r7, #16]
 8007b34:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007b38:	68bb      	ldr	r3, [r7, #8]
 8007b3a:	6879      	ldr	r1, [r7, #4]
 8007b3c:	eb05 060a 	add.w	r6, r5, sl
 8007b40:	42b3      	cmp	r3, r6
 8007b42:	b085      	sub	sp, #20
 8007b44:	bfb8      	it	lt
 8007b46:	3101      	addlt	r1, #1
 8007b48:	f7ff fe94 	bl	8007874 <_Balloc>
 8007b4c:	b930      	cbnz	r0, 8007b5c <__multiply+0x40>
 8007b4e:	4602      	mov	r2, r0
 8007b50:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007b54:	4b40      	ldr	r3, [pc, #256]	@ (8007c58 <__multiply+0x13c>)
 8007b56:	4841      	ldr	r0, [pc, #260]	@ (8007c5c <__multiply+0x140>)
 8007b58:	f001 fdae 	bl	80096b8 <__assert_func>
 8007b5c:	f100 0414 	add.w	r4, r0, #20
 8007b60:	4623      	mov	r3, r4
 8007b62:	2200      	movs	r2, #0
 8007b64:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8007b68:	4573      	cmp	r3, lr
 8007b6a:	d320      	bcc.n	8007bae <__multiply+0x92>
 8007b6c:	f107 0814 	add.w	r8, r7, #20
 8007b70:	f109 0114 	add.w	r1, r9, #20
 8007b74:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8007b78:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8007b7c:	9302      	str	r3, [sp, #8]
 8007b7e:	1beb      	subs	r3, r5, r7
 8007b80:	3b15      	subs	r3, #21
 8007b82:	f023 0303 	bic.w	r3, r3, #3
 8007b86:	3304      	adds	r3, #4
 8007b88:	3715      	adds	r7, #21
 8007b8a:	42bd      	cmp	r5, r7
 8007b8c:	bf38      	it	cc
 8007b8e:	2304      	movcc	r3, #4
 8007b90:	9301      	str	r3, [sp, #4]
 8007b92:	9b02      	ldr	r3, [sp, #8]
 8007b94:	9103      	str	r1, [sp, #12]
 8007b96:	428b      	cmp	r3, r1
 8007b98:	d80c      	bhi.n	8007bb4 <__multiply+0x98>
 8007b9a:	2e00      	cmp	r6, #0
 8007b9c:	dd03      	ble.n	8007ba6 <__multiply+0x8a>
 8007b9e:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8007ba2:	2b00      	cmp	r3, #0
 8007ba4:	d055      	beq.n	8007c52 <__multiply+0x136>
 8007ba6:	6106      	str	r6, [r0, #16]
 8007ba8:	b005      	add	sp, #20
 8007baa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007bae:	f843 2b04 	str.w	r2, [r3], #4
 8007bb2:	e7d9      	b.n	8007b68 <__multiply+0x4c>
 8007bb4:	f8b1 a000 	ldrh.w	sl, [r1]
 8007bb8:	f1ba 0f00 	cmp.w	sl, #0
 8007bbc:	d01f      	beq.n	8007bfe <__multiply+0xe2>
 8007bbe:	46c4      	mov	ip, r8
 8007bc0:	46a1      	mov	r9, r4
 8007bc2:	2700      	movs	r7, #0
 8007bc4:	f85c 2b04 	ldr.w	r2, [ip], #4
 8007bc8:	f8d9 3000 	ldr.w	r3, [r9]
 8007bcc:	fa1f fb82 	uxth.w	fp, r2
 8007bd0:	b29b      	uxth	r3, r3
 8007bd2:	fb0a 330b 	mla	r3, sl, fp, r3
 8007bd6:	443b      	add	r3, r7
 8007bd8:	f8d9 7000 	ldr.w	r7, [r9]
 8007bdc:	0c12      	lsrs	r2, r2, #16
 8007bde:	0c3f      	lsrs	r7, r7, #16
 8007be0:	fb0a 7202 	mla	r2, sl, r2, r7
 8007be4:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8007be8:	b29b      	uxth	r3, r3
 8007bea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007bee:	4565      	cmp	r5, ip
 8007bf0:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8007bf4:	f849 3b04 	str.w	r3, [r9], #4
 8007bf8:	d8e4      	bhi.n	8007bc4 <__multiply+0xa8>
 8007bfa:	9b01      	ldr	r3, [sp, #4]
 8007bfc:	50e7      	str	r7, [r4, r3]
 8007bfe:	9b03      	ldr	r3, [sp, #12]
 8007c00:	3104      	adds	r1, #4
 8007c02:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8007c06:	f1b9 0f00 	cmp.w	r9, #0
 8007c0a:	d020      	beq.n	8007c4e <__multiply+0x132>
 8007c0c:	4647      	mov	r7, r8
 8007c0e:	46a4      	mov	ip, r4
 8007c10:	f04f 0a00 	mov.w	sl, #0
 8007c14:	6823      	ldr	r3, [r4, #0]
 8007c16:	f8b7 b000 	ldrh.w	fp, [r7]
 8007c1a:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8007c1e:	b29b      	uxth	r3, r3
 8007c20:	fb09 220b 	mla	r2, r9, fp, r2
 8007c24:	4452      	add	r2, sl
 8007c26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007c2a:	f84c 3b04 	str.w	r3, [ip], #4
 8007c2e:	f857 3b04 	ldr.w	r3, [r7], #4
 8007c32:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007c36:	f8bc 3000 	ldrh.w	r3, [ip]
 8007c3a:	42bd      	cmp	r5, r7
 8007c3c:	fb09 330a 	mla	r3, r9, sl, r3
 8007c40:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8007c44:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007c48:	d8e5      	bhi.n	8007c16 <__multiply+0xfa>
 8007c4a:	9a01      	ldr	r2, [sp, #4]
 8007c4c:	50a3      	str	r3, [r4, r2]
 8007c4e:	3404      	adds	r4, #4
 8007c50:	e79f      	b.n	8007b92 <__multiply+0x76>
 8007c52:	3e01      	subs	r6, #1
 8007c54:	e7a1      	b.n	8007b9a <__multiply+0x7e>
 8007c56:	bf00      	nop
 8007c58:	0800a80f 	.word	0x0800a80f
 8007c5c:	0800a820 	.word	0x0800a820

08007c60 <__pow5mult>:
 8007c60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007c64:	4615      	mov	r5, r2
 8007c66:	f012 0203 	ands.w	r2, r2, #3
 8007c6a:	4607      	mov	r7, r0
 8007c6c:	460e      	mov	r6, r1
 8007c6e:	d007      	beq.n	8007c80 <__pow5mult+0x20>
 8007c70:	4c25      	ldr	r4, [pc, #148]	@ (8007d08 <__pow5mult+0xa8>)
 8007c72:	3a01      	subs	r2, #1
 8007c74:	2300      	movs	r3, #0
 8007c76:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007c7a:	f7ff fe5d 	bl	8007938 <__multadd>
 8007c7e:	4606      	mov	r6, r0
 8007c80:	10ad      	asrs	r5, r5, #2
 8007c82:	d03d      	beq.n	8007d00 <__pow5mult+0xa0>
 8007c84:	69fc      	ldr	r4, [r7, #28]
 8007c86:	b97c      	cbnz	r4, 8007ca8 <__pow5mult+0x48>
 8007c88:	2010      	movs	r0, #16
 8007c8a:	f7ff fd3d 	bl	8007708 <malloc>
 8007c8e:	4602      	mov	r2, r0
 8007c90:	61f8      	str	r0, [r7, #28]
 8007c92:	b928      	cbnz	r0, 8007ca0 <__pow5mult+0x40>
 8007c94:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007c98:	4b1c      	ldr	r3, [pc, #112]	@ (8007d0c <__pow5mult+0xac>)
 8007c9a:	481d      	ldr	r0, [pc, #116]	@ (8007d10 <__pow5mult+0xb0>)
 8007c9c:	f001 fd0c 	bl	80096b8 <__assert_func>
 8007ca0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007ca4:	6004      	str	r4, [r0, #0]
 8007ca6:	60c4      	str	r4, [r0, #12]
 8007ca8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8007cac:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007cb0:	b94c      	cbnz	r4, 8007cc6 <__pow5mult+0x66>
 8007cb2:	f240 2171 	movw	r1, #625	@ 0x271
 8007cb6:	4638      	mov	r0, r7
 8007cb8:	f7ff ff1a 	bl	8007af0 <__i2b>
 8007cbc:	2300      	movs	r3, #0
 8007cbe:	4604      	mov	r4, r0
 8007cc0:	f8c8 0008 	str.w	r0, [r8, #8]
 8007cc4:	6003      	str	r3, [r0, #0]
 8007cc6:	f04f 0900 	mov.w	r9, #0
 8007cca:	07eb      	lsls	r3, r5, #31
 8007ccc:	d50a      	bpl.n	8007ce4 <__pow5mult+0x84>
 8007cce:	4631      	mov	r1, r6
 8007cd0:	4622      	mov	r2, r4
 8007cd2:	4638      	mov	r0, r7
 8007cd4:	f7ff ff22 	bl	8007b1c <__multiply>
 8007cd8:	4680      	mov	r8, r0
 8007cda:	4631      	mov	r1, r6
 8007cdc:	4638      	mov	r0, r7
 8007cde:	f7ff fe09 	bl	80078f4 <_Bfree>
 8007ce2:	4646      	mov	r6, r8
 8007ce4:	106d      	asrs	r5, r5, #1
 8007ce6:	d00b      	beq.n	8007d00 <__pow5mult+0xa0>
 8007ce8:	6820      	ldr	r0, [r4, #0]
 8007cea:	b938      	cbnz	r0, 8007cfc <__pow5mult+0x9c>
 8007cec:	4622      	mov	r2, r4
 8007cee:	4621      	mov	r1, r4
 8007cf0:	4638      	mov	r0, r7
 8007cf2:	f7ff ff13 	bl	8007b1c <__multiply>
 8007cf6:	6020      	str	r0, [r4, #0]
 8007cf8:	f8c0 9000 	str.w	r9, [r0]
 8007cfc:	4604      	mov	r4, r0
 8007cfe:	e7e4      	b.n	8007cca <__pow5mult+0x6a>
 8007d00:	4630      	mov	r0, r6
 8007d02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007d06:	bf00      	nop
 8007d08:	0800a930 	.word	0x0800a930
 8007d0c:	0800a7a0 	.word	0x0800a7a0
 8007d10:	0800a820 	.word	0x0800a820

08007d14 <__lshift>:
 8007d14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007d18:	460c      	mov	r4, r1
 8007d1a:	4607      	mov	r7, r0
 8007d1c:	4691      	mov	r9, r2
 8007d1e:	6923      	ldr	r3, [r4, #16]
 8007d20:	6849      	ldr	r1, [r1, #4]
 8007d22:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007d26:	68a3      	ldr	r3, [r4, #8]
 8007d28:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007d2c:	f108 0601 	add.w	r6, r8, #1
 8007d30:	42b3      	cmp	r3, r6
 8007d32:	db0b      	blt.n	8007d4c <__lshift+0x38>
 8007d34:	4638      	mov	r0, r7
 8007d36:	f7ff fd9d 	bl	8007874 <_Balloc>
 8007d3a:	4605      	mov	r5, r0
 8007d3c:	b948      	cbnz	r0, 8007d52 <__lshift+0x3e>
 8007d3e:	4602      	mov	r2, r0
 8007d40:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007d44:	4b27      	ldr	r3, [pc, #156]	@ (8007de4 <__lshift+0xd0>)
 8007d46:	4828      	ldr	r0, [pc, #160]	@ (8007de8 <__lshift+0xd4>)
 8007d48:	f001 fcb6 	bl	80096b8 <__assert_func>
 8007d4c:	3101      	adds	r1, #1
 8007d4e:	005b      	lsls	r3, r3, #1
 8007d50:	e7ee      	b.n	8007d30 <__lshift+0x1c>
 8007d52:	2300      	movs	r3, #0
 8007d54:	f100 0114 	add.w	r1, r0, #20
 8007d58:	f100 0210 	add.w	r2, r0, #16
 8007d5c:	4618      	mov	r0, r3
 8007d5e:	4553      	cmp	r3, sl
 8007d60:	db33      	blt.n	8007dca <__lshift+0xb6>
 8007d62:	6920      	ldr	r0, [r4, #16]
 8007d64:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007d68:	f104 0314 	add.w	r3, r4, #20
 8007d6c:	f019 091f 	ands.w	r9, r9, #31
 8007d70:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007d74:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007d78:	d02b      	beq.n	8007dd2 <__lshift+0xbe>
 8007d7a:	468a      	mov	sl, r1
 8007d7c:	2200      	movs	r2, #0
 8007d7e:	f1c9 0e20 	rsb	lr, r9, #32
 8007d82:	6818      	ldr	r0, [r3, #0]
 8007d84:	fa00 f009 	lsl.w	r0, r0, r9
 8007d88:	4310      	orrs	r0, r2
 8007d8a:	f84a 0b04 	str.w	r0, [sl], #4
 8007d8e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007d92:	459c      	cmp	ip, r3
 8007d94:	fa22 f20e 	lsr.w	r2, r2, lr
 8007d98:	d8f3      	bhi.n	8007d82 <__lshift+0x6e>
 8007d9a:	ebac 0304 	sub.w	r3, ip, r4
 8007d9e:	3b15      	subs	r3, #21
 8007da0:	f023 0303 	bic.w	r3, r3, #3
 8007da4:	3304      	adds	r3, #4
 8007da6:	f104 0015 	add.w	r0, r4, #21
 8007daa:	4560      	cmp	r0, ip
 8007dac:	bf88      	it	hi
 8007dae:	2304      	movhi	r3, #4
 8007db0:	50ca      	str	r2, [r1, r3]
 8007db2:	b10a      	cbz	r2, 8007db8 <__lshift+0xa4>
 8007db4:	f108 0602 	add.w	r6, r8, #2
 8007db8:	3e01      	subs	r6, #1
 8007dba:	4638      	mov	r0, r7
 8007dbc:	4621      	mov	r1, r4
 8007dbe:	612e      	str	r6, [r5, #16]
 8007dc0:	f7ff fd98 	bl	80078f4 <_Bfree>
 8007dc4:	4628      	mov	r0, r5
 8007dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007dca:	f842 0f04 	str.w	r0, [r2, #4]!
 8007dce:	3301      	adds	r3, #1
 8007dd0:	e7c5      	b.n	8007d5e <__lshift+0x4a>
 8007dd2:	3904      	subs	r1, #4
 8007dd4:	f853 2b04 	ldr.w	r2, [r3], #4
 8007dd8:	459c      	cmp	ip, r3
 8007dda:	f841 2f04 	str.w	r2, [r1, #4]!
 8007dde:	d8f9      	bhi.n	8007dd4 <__lshift+0xc0>
 8007de0:	e7ea      	b.n	8007db8 <__lshift+0xa4>
 8007de2:	bf00      	nop
 8007de4:	0800a80f 	.word	0x0800a80f
 8007de8:	0800a820 	.word	0x0800a820

08007dec <__mcmp>:
 8007dec:	4603      	mov	r3, r0
 8007dee:	690a      	ldr	r2, [r1, #16]
 8007df0:	6900      	ldr	r0, [r0, #16]
 8007df2:	b530      	push	{r4, r5, lr}
 8007df4:	1a80      	subs	r0, r0, r2
 8007df6:	d10e      	bne.n	8007e16 <__mcmp+0x2a>
 8007df8:	3314      	adds	r3, #20
 8007dfa:	3114      	adds	r1, #20
 8007dfc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007e00:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007e04:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007e08:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007e0c:	4295      	cmp	r5, r2
 8007e0e:	d003      	beq.n	8007e18 <__mcmp+0x2c>
 8007e10:	d205      	bcs.n	8007e1e <__mcmp+0x32>
 8007e12:	f04f 30ff 	mov.w	r0, #4294967295
 8007e16:	bd30      	pop	{r4, r5, pc}
 8007e18:	42a3      	cmp	r3, r4
 8007e1a:	d3f3      	bcc.n	8007e04 <__mcmp+0x18>
 8007e1c:	e7fb      	b.n	8007e16 <__mcmp+0x2a>
 8007e1e:	2001      	movs	r0, #1
 8007e20:	e7f9      	b.n	8007e16 <__mcmp+0x2a>
	...

08007e24 <__mdiff>:
 8007e24:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e28:	4689      	mov	r9, r1
 8007e2a:	4606      	mov	r6, r0
 8007e2c:	4611      	mov	r1, r2
 8007e2e:	4648      	mov	r0, r9
 8007e30:	4614      	mov	r4, r2
 8007e32:	f7ff ffdb 	bl	8007dec <__mcmp>
 8007e36:	1e05      	subs	r5, r0, #0
 8007e38:	d112      	bne.n	8007e60 <__mdiff+0x3c>
 8007e3a:	4629      	mov	r1, r5
 8007e3c:	4630      	mov	r0, r6
 8007e3e:	f7ff fd19 	bl	8007874 <_Balloc>
 8007e42:	4602      	mov	r2, r0
 8007e44:	b928      	cbnz	r0, 8007e52 <__mdiff+0x2e>
 8007e46:	f240 2137 	movw	r1, #567	@ 0x237
 8007e4a:	4b3e      	ldr	r3, [pc, #248]	@ (8007f44 <__mdiff+0x120>)
 8007e4c:	483e      	ldr	r0, [pc, #248]	@ (8007f48 <__mdiff+0x124>)
 8007e4e:	f001 fc33 	bl	80096b8 <__assert_func>
 8007e52:	2301      	movs	r3, #1
 8007e54:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007e58:	4610      	mov	r0, r2
 8007e5a:	b003      	add	sp, #12
 8007e5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e60:	bfbc      	itt	lt
 8007e62:	464b      	movlt	r3, r9
 8007e64:	46a1      	movlt	r9, r4
 8007e66:	4630      	mov	r0, r6
 8007e68:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007e6c:	bfba      	itte	lt
 8007e6e:	461c      	movlt	r4, r3
 8007e70:	2501      	movlt	r5, #1
 8007e72:	2500      	movge	r5, #0
 8007e74:	f7ff fcfe 	bl	8007874 <_Balloc>
 8007e78:	4602      	mov	r2, r0
 8007e7a:	b918      	cbnz	r0, 8007e84 <__mdiff+0x60>
 8007e7c:	f240 2145 	movw	r1, #581	@ 0x245
 8007e80:	4b30      	ldr	r3, [pc, #192]	@ (8007f44 <__mdiff+0x120>)
 8007e82:	e7e3      	b.n	8007e4c <__mdiff+0x28>
 8007e84:	f100 0b14 	add.w	fp, r0, #20
 8007e88:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007e8c:	f109 0310 	add.w	r3, r9, #16
 8007e90:	60c5      	str	r5, [r0, #12]
 8007e92:	f04f 0c00 	mov.w	ip, #0
 8007e96:	f109 0514 	add.w	r5, r9, #20
 8007e9a:	46d9      	mov	r9, fp
 8007e9c:	6926      	ldr	r6, [r4, #16]
 8007e9e:	f104 0e14 	add.w	lr, r4, #20
 8007ea2:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007ea6:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007eaa:	9301      	str	r3, [sp, #4]
 8007eac:	9b01      	ldr	r3, [sp, #4]
 8007eae:	f85e 0b04 	ldr.w	r0, [lr], #4
 8007eb2:	f853 af04 	ldr.w	sl, [r3, #4]!
 8007eb6:	b281      	uxth	r1, r0
 8007eb8:	9301      	str	r3, [sp, #4]
 8007eba:	fa1f f38a 	uxth.w	r3, sl
 8007ebe:	1a5b      	subs	r3, r3, r1
 8007ec0:	0c00      	lsrs	r0, r0, #16
 8007ec2:	4463      	add	r3, ip
 8007ec4:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8007ec8:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007ecc:	b29b      	uxth	r3, r3
 8007ece:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007ed2:	4576      	cmp	r6, lr
 8007ed4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007ed8:	f849 3b04 	str.w	r3, [r9], #4
 8007edc:	d8e6      	bhi.n	8007eac <__mdiff+0x88>
 8007ede:	1b33      	subs	r3, r6, r4
 8007ee0:	3b15      	subs	r3, #21
 8007ee2:	f023 0303 	bic.w	r3, r3, #3
 8007ee6:	3415      	adds	r4, #21
 8007ee8:	3304      	adds	r3, #4
 8007eea:	42a6      	cmp	r6, r4
 8007eec:	bf38      	it	cc
 8007eee:	2304      	movcc	r3, #4
 8007ef0:	441d      	add	r5, r3
 8007ef2:	445b      	add	r3, fp
 8007ef4:	461e      	mov	r6, r3
 8007ef6:	462c      	mov	r4, r5
 8007ef8:	4544      	cmp	r4, r8
 8007efa:	d30e      	bcc.n	8007f1a <__mdiff+0xf6>
 8007efc:	f108 0103 	add.w	r1, r8, #3
 8007f00:	1b49      	subs	r1, r1, r5
 8007f02:	f021 0103 	bic.w	r1, r1, #3
 8007f06:	3d03      	subs	r5, #3
 8007f08:	45a8      	cmp	r8, r5
 8007f0a:	bf38      	it	cc
 8007f0c:	2100      	movcc	r1, #0
 8007f0e:	440b      	add	r3, r1
 8007f10:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007f14:	b199      	cbz	r1, 8007f3e <__mdiff+0x11a>
 8007f16:	6117      	str	r7, [r2, #16]
 8007f18:	e79e      	b.n	8007e58 <__mdiff+0x34>
 8007f1a:	46e6      	mov	lr, ip
 8007f1c:	f854 1b04 	ldr.w	r1, [r4], #4
 8007f20:	fa1f fc81 	uxth.w	ip, r1
 8007f24:	44f4      	add	ip, lr
 8007f26:	0c08      	lsrs	r0, r1, #16
 8007f28:	4471      	add	r1, lr
 8007f2a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8007f2e:	b289      	uxth	r1, r1
 8007f30:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007f34:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007f38:	f846 1b04 	str.w	r1, [r6], #4
 8007f3c:	e7dc      	b.n	8007ef8 <__mdiff+0xd4>
 8007f3e:	3f01      	subs	r7, #1
 8007f40:	e7e6      	b.n	8007f10 <__mdiff+0xec>
 8007f42:	bf00      	nop
 8007f44:	0800a80f 	.word	0x0800a80f
 8007f48:	0800a820 	.word	0x0800a820

08007f4c <__ulp>:
 8007f4c:	4b0e      	ldr	r3, [pc, #56]	@ (8007f88 <__ulp+0x3c>)
 8007f4e:	400b      	ands	r3, r1
 8007f50:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8007f54:	2b00      	cmp	r3, #0
 8007f56:	dc08      	bgt.n	8007f6a <__ulp+0x1e>
 8007f58:	425b      	negs	r3, r3
 8007f5a:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8007f5e:	ea4f 5223 	mov.w	r2, r3, asr #20
 8007f62:	da04      	bge.n	8007f6e <__ulp+0x22>
 8007f64:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8007f68:	4113      	asrs	r3, r2
 8007f6a:	2200      	movs	r2, #0
 8007f6c:	e008      	b.n	8007f80 <__ulp+0x34>
 8007f6e:	f1a2 0314 	sub.w	r3, r2, #20
 8007f72:	2b1e      	cmp	r3, #30
 8007f74:	bfd6      	itet	le
 8007f76:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8007f7a:	2201      	movgt	r2, #1
 8007f7c:	40da      	lsrle	r2, r3
 8007f7e:	2300      	movs	r3, #0
 8007f80:	4619      	mov	r1, r3
 8007f82:	4610      	mov	r0, r2
 8007f84:	4770      	bx	lr
 8007f86:	bf00      	nop
 8007f88:	7ff00000 	.word	0x7ff00000

08007f8c <__b2d>:
 8007f8c:	6902      	ldr	r2, [r0, #16]
 8007f8e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f90:	f100 0614 	add.w	r6, r0, #20
 8007f94:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 8007f98:	f852 4c04 	ldr.w	r4, [r2, #-4]
 8007f9c:	4f1e      	ldr	r7, [pc, #120]	@ (8008018 <__b2d+0x8c>)
 8007f9e:	4620      	mov	r0, r4
 8007fa0:	f7ff fd5a 	bl	8007a58 <__hi0bits>
 8007fa4:	4603      	mov	r3, r0
 8007fa6:	f1c0 0020 	rsb	r0, r0, #32
 8007faa:	2b0a      	cmp	r3, #10
 8007fac:	f1a2 0504 	sub.w	r5, r2, #4
 8007fb0:	6008      	str	r0, [r1, #0]
 8007fb2:	dc12      	bgt.n	8007fda <__b2d+0x4e>
 8007fb4:	42ae      	cmp	r6, r5
 8007fb6:	bf2c      	ite	cs
 8007fb8:	2200      	movcs	r2, #0
 8007fba:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8007fbe:	f1c3 0c0b 	rsb	ip, r3, #11
 8007fc2:	3315      	adds	r3, #21
 8007fc4:	fa24 fe0c 	lsr.w	lr, r4, ip
 8007fc8:	fa04 f303 	lsl.w	r3, r4, r3
 8007fcc:	fa22 f20c 	lsr.w	r2, r2, ip
 8007fd0:	ea4e 0107 	orr.w	r1, lr, r7
 8007fd4:	431a      	orrs	r2, r3
 8007fd6:	4610      	mov	r0, r2
 8007fd8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007fda:	42ae      	cmp	r6, r5
 8007fdc:	bf36      	itet	cc
 8007fde:	f1a2 0508 	subcc.w	r5, r2, #8
 8007fe2:	2200      	movcs	r2, #0
 8007fe4:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8007fe8:	3b0b      	subs	r3, #11
 8007fea:	d012      	beq.n	8008012 <__b2d+0x86>
 8007fec:	f1c3 0720 	rsb	r7, r3, #32
 8007ff0:	fa22 f107 	lsr.w	r1, r2, r7
 8007ff4:	409c      	lsls	r4, r3
 8007ff6:	430c      	orrs	r4, r1
 8007ff8:	42b5      	cmp	r5, r6
 8007ffa:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 8007ffe:	bf94      	ite	ls
 8008000:	2400      	movls	r4, #0
 8008002:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 8008006:	409a      	lsls	r2, r3
 8008008:	40fc      	lsrs	r4, r7
 800800a:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 800800e:	4322      	orrs	r2, r4
 8008010:	e7e1      	b.n	8007fd6 <__b2d+0x4a>
 8008012:	ea44 0107 	orr.w	r1, r4, r7
 8008016:	e7de      	b.n	8007fd6 <__b2d+0x4a>
 8008018:	3ff00000 	.word	0x3ff00000

0800801c <__d2b>:
 800801c:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8008020:	2101      	movs	r1, #1
 8008022:	4690      	mov	r8, r2
 8008024:	4699      	mov	r9, r3
 8008026:	9e08      	ldr	r6, [sp, #32]
 8008028:	f7ff fc24 	bl	8007874 <_Balloc>
 800802c:	4604      	mov	r4, r0
 800802e:	b930      	cbnz	r0, 800803e <__d2b+0x22>
 8008030:	4602      	mov	r2, r0
 8008032:	f240 310f 	movw	r1, #783	@ 0x30f
 8008036:	4b23      	ldr	r3, [pc, #140]	@ (80080c4 <__d2b+0xa8>)
 8008038:	4823      	ldr	r0, [pc, #140]	@ (80080c8 <__d2b+0xac>)
 800803a:	f001 fb3d 	bl	80096b8 <__assert_func>
 800803e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008042:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008046:	b10d      	cbz	r5, 800804c <__d2b+0x30>
 8008048:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800804c:	9301      	str	r3, [sp, #4]
 800804e:	f1b8 0300 	subs.w	r3, r8, #0
 8008052:	d024      	beq.n	800809e <__d2b+0x82>
 8008054:	4668      	mov	r0, sp
 8008056:	9300      	str	r3, [sp, #0]
 8008058:	f7ff fd1d 	bl	8007a96 <__lo0bits>
 800805c:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008060:	b1d8      	cbz	r0, 800809a <__d2b+0x7e>
 8008062:	f1c0 0320 	rsb	r3, r0, #32
 8008066:	fa02 f303 	lsl.w	r3, r2, r3
 800806a:	430b      	orrs	r3, r1
 800806c:	40c2      	lsrs	r2, r0
 800806e:	6163      	str	r3, [r4, #20]
 8008070:	9201      	str	r2, [sp, #4]
 8008072:	9b01      	ldr	r3, [sp, #4]
 8008074:	2b00      	cmp	r3, #0
 8008076:	bf0c      	ite	eq
 8008078:	2201      	moveq	r2, #1
 800807a:	2202      	movne	r2, #2
 800807c:	61a3      	str	r3, [r4, #24]
 800807e:	6122      	str	r2, [r4, #16]
 8008080:	b1ad      	cbz	r5, 80080ae <__d2b+0x92>
 8008082:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8008086:	4405      	add	r5, r0
 8008088:	6035      	str	r5, [r6, #0]
 800808a:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800808e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008090:	6018      	str	r0, [r3, #0]
 8008092:	4620      	mov	r0, r4
 8008094:	b002      	add	sp, #8
 8008096:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800809a:	6161      	str	r1, [r4, #20]
 800809c:	e7e9      	b.n	8008072 <__d2b+0x56>
 800809e:	a801      	add	r0, sp, #4
 80080a0:	f7ff fcf9 	bl	8007a96 <__lo0bits>
 80080a4:	9b01      	ldr	r3, [sp, #4]
 80080a6:	2201      	movs	r2, #1
 80080a8:	6163      	str	r3, [r4, #20]
 80080aa:	3020      	adds	r0, #32
 80080ac:	e7e7      	b.n	800807e <__d2b+0x62>
 80080ae:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80080b2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80080b6:	6030      	str	r0, [r6, #0]
 80080b8:	6918      	ldr	r0, [r3, #16]
 80080ba:	f7ff fccd 	bl	8007a58 <__hi0bits>
 80080be:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80080c2:	e7e4      	b.n	800808e <__d2b+0x72>
 80080c4:	0800a80f 	.word	0x0800a80f
 80080c8:	0800a820 	.word	0x0800a820

080080cc <__ratio>:
 80080cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080d0:	b085      	sub	sp, #20
 80080d2:	e9cd 1000 	strd	r1, r0, [sp]
 80080d6:	a902      	add	r1, sp, #8
 80080d8:	f7ff ff58 	bl	8007f8c <__b2d>
 80080dc:	468b      	mov	fp, r1
 80080de:	4606      	mov	r6, r0
 80080e0:	460f      	mov	r7, r1
 80080e2:	9800      	ldr	r0, [sp, #0]
 80080e4:	a903      	add	r1, sp, #12
 80080e6:	f7ff ff51 	bl	8007f8c <__b2d>
 80080ea:	460d      	mov	r5, r1
 80080ec:	9b01      	ldr	r3, [sp, #4]
 80080ee:	4689      	mov	r9, r1
 80080f0:	6919      	ldr	r1, [r3, #16]
 80080f2:	9b00      	ldr	r3, [sp, #0]
 80080f4:	4604      	mov	r4, r0
 80080f6:	691b      	ldr	r3, [r3, #16]
 80080f8:	4630      	mov	r0, r6
 80080fa:	1ac9      	subs	r1, r1, r3
 80080fc:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8008100:	1a9b      	subs	r3, r3, r2
 8008102:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8008106:	2b00      	cmp	r3, #0
 8008108:	bfcd      	iteet	gt
 800810a:	463a      	movgt	r2, r7
 800810c:	462a      	movle	r2, r5
 800810e:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8008112:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 8008116:	bfd8      	it	le
 8008118:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800811c:	464b      	mov	r3, r9
 800811e:	4622      	mov	r2, r4
 8008120:	4659      	mov	r1, fp
 8008122:	f7f8 fb03 	bl	800072c <__aeabi_ddiv>
 8008126:	b005      	add	sp, #20
 8008128:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800812c <__copybits>:
 800812c:	3901      	subs	r1, #1
 800812e:	b570      	push	{r4, r5, r6, lr}
 8008130:	1149      	asrs	r1, r1, #5
 8008132:	6914      	ldr	r4, [r2, #16]
 8008134:	3101      	adds	r1, #1
 8008136:	f102 0314 	add.w	r3, r2, #20
 800813a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800813e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8008142:	1f05      	subs	r5, r0, #4
 8008144:	42a3      	cmp	r3, r4
 8008146:	d30c      	bcc.n	8008162 <__copybits+0x36>
 8008148:	1aa3      	subs	r3, r4, r2
 800814a:	3b11      	subs	r3, #17
 800814c:	f023 0303 	bic.w	r3, r3, #3
 8008150:	3211      	adds	r2, #17
 8008152:	42a2      	cmp	r2, r4
 8008154:	bf88      	it	hi
 8008156:	2300      	movhi	r3, #0
 8008158:	4418      	add	r0, r3
 800815a:	2300      	movs	r3, #0
 800815c:	4288      	cmp	r0, r1
 800815e:	d305      	bcc.n	800816c <__copybits+0x40>
 8008160:	bd70      	pop	{r4, r5, r6, pc}
 8008162:	f853 6b04 	ldr.w	r6, [r3], #4
 8008166:	f845 6f04 	str.w	r6, [r5, #4]!
 800816a:	e7eb      	b.n	8008144 <__copybits+0x18>
 800816c:	f840 3b04 	str.w	r3, [r0], #4
 8008170:	e7f4      	b.n	800815c <__copybits+0x30>

08008172 <__any_on>:
 8008172:	f100 0214 	add.w	r2, r0, #20
 8008176:	6900      	ldr	r0, [r0, #16]
 8008178:	114b      	asrs	r3, r1, #5
 800817a:	4298      	cmp	r0, r3
 800817c:	b510      	push	{r4, lr}
 800817e:	db11      	blt.n	80081a4 <__any_on+0x32>
 8008180:	dd0a      	ble.n	8008198 <__any_on+0x26>
 8008182:	f011 011f 	ands.w	r1, r1, #31
 8008186:	d007      	beq.n	8008198 <__any_on+0x26>
 8008188:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800818c:	fa24 f001 	lsr.w	r0, r4, r1
 8008190:	fa00 f101 	lsl.w	r1, r0, r1
 8008194:	428c      	cmp	r4, r1
 8008196:	d10b      	bne.n	80081b0 <__any_on+0x3e>
 8008198:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800819c:	4293      	cmp	r3, r2
 800819e:	d803      	bhi.n	80081a8 <__any_on+0x36>
 80081a0:	2000      	movs	r0, #0
 80081a2:	bd10      	pop	{r4, pc}
 80081a4:	4603      	mov	r3, r0
 80081a6:	e7f7      	b.n	8008198 <__any_on+0x26>
 80081a8:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80081ac:	2900      	cmp	r1, #0
 80081ae:	d0f5      	beq.n	800819c <__any_on+0x2a>
 80081b0:	2001      	movs	r0, #1
 80081b2:	e7f6      	b.n	80081a2 <__any_on+0x30>

080081b4 <sulp>:
 80081b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80081b8:	460f      	mov	r7, r1
 80081ba:	4690      	mov	r8, r2
 80081bc:	f7ff fec6 	bl	8007f4c <__ulp>
 80081c0:	4604      	mov	r4, r0
 80081c2:	460d      	mov	r5, r1
 80081c4:	f1b8 0f00 	cmp.w	r8, #0
 80081c8:	d011      	beq.n	80081ee <sulp+0x3a>
 80081ca:	f3c7 530a 	ubfx	r3, r7, #20, #11
 80081ce:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80081d2:	2b00      	cmp	r3, #0
 80081d4:	dd0b      	ble.n	80081ee <sulp+0x3a>
 80081d6:	2400      	movs	r4, #0
 80081d8:	051b      	lsls	r3, r3, #20
 80081da:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 80081de:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 80081e2:	4622      	mov	r2, r4
 80081e4:	462b      	mov	r3, r5
 80081e6:	f7f8 f977 	bl	80004d8 <__aeabi_dmul>
 80081ea:	4604      	mov	r4, r0
 80081ec:	460d      	mov	r5, r1
 80081ee:	4620      	mov	r0, r4
 80081f0:	4629      	mov	r1, r5
 80081f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

080081f8 <_strtod_l>:
 80081f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081fc:	b09f      	sub	sp, #124	@ 0x7c
 80081fe:	9217      	str	r2, [sp, #92]	@ 0x5c
 8008200:	2200      	movs	r2, #0
 8008202:	460c      	mov	r4, r1
 8008204:	921a      	str	r2, [sp, #104]	@ 0x68
 8008206:	f04f 0a00 	mov.w	sl, #0
 800820a:	f04f 0b00 	mov.w	fp, #0
 800820e:	460a      	mov	r2, r1
 8008210:	9005      	str	r0, [sp, #20]
 8008212:	9219      	str	r2, [sp, #100]	@ 0x64
 8008214:	7811      	ldrb	r1, [r2, #0]
 8008216:	292b      	cmp	r1, #43	@ 0x2b
 8008218:	d048      	beq.n	80082ac <_strtod_l+0xb4>
 800821a:	d836      	bhi.n	800828a <_strtod_l+0x92>
 800821c:	290d      	cmp	r1, #13
 800821e:	d830      	bhi.n	8008282 <_strtod_l+0x8a>
 8008220:	2908      	cmp	r1, #8
 8008222:	d830      	bhi.n	8008286 <_strtod_l+0x8e>
 8008224:	2900      	cmp	r1, #0
 8008226:	d039      	beq.n	800829c <_strtod_l+0xa4>
 8008228:	2200      	movs	r2, #0
 800822a:	920e      	str	r2, [sp, #56]	@ 0x38
 800822c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800822e:	782a      	ldrb	r2, [r5, #0]
 8008230:	2a30      	cmp	r2, #48	@ 0x30
 8008232:	f040 80b0 	bne.w	8008396 <_strtod_l+0x19e>
 8008236:	786a      	ldrb	r2, [r5, #1]
 8008238:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800823c:	2a58      	cmp	r2, #88	@ 0x58
 800823e:	d16c      	bne.n	800831a <_strtod_l+0x122>
 8008240:	9302      	str	r3, [sp, #8]
 8008242:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008244:	4a8f      	ldr	r2, [pc, #572]	@ (8008484 <_strtod_l+0x28c>)
 8008246:	9301      	str	r3, [sp, #4]
 8008248:	ab1a      	add	r3, sp, #104	@ 0x68
 800824a:	9300      	str	r3, [sp, #0]
 800824c:	9805      	ldr	r0, [sp, #20]
 800824e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8008250:	a919      	add	r1, sp, #100	@ 0x64
 8008252:	f001 facb 	bl	80097ec <__gethex>
 8008256:	f010 060f 	ands.w	r6, r0, #15
 800825a:	4604      	mov	r4, r0
 800825c:	d005      	beq.n	800826a <_strtod_l+0x72>
 800825e:	2e06      	cmp	r6, #6
 8008260:	d126      	bne.n	80082b0 <_strtod_l+0xb8>
 8008262:	2300      	movs	r3, #0
 8008264:	3501      	adds	r5, #1
 8008266:	9519      	str	r5, [sp, #100]	@ 0x64
 8008268:	930e      	str	r3, [sp, #56]	@ 0x38
 800826a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800826c:	2b00      	cmp	r3, #0
 800826e:	f040 8582 	bne.w	8008d76 <_strtod_l+0xb7e>
 8008272:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008274:	b1bb      	cbz	r3, 80082a6 <_strtod_l+0xae>
 8008276:	4650      	mov	r0, sl
 8008278:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 800827c:	b01f      	add	sp, #124	@ 0x7c
 800827e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008282:	2920      	cmp	r1, #32
 8008284:	d1d0      	bne.n	8008228 <_strtod_l+0x30>
 8008286:	3201      	adds	r2, #1
 8008288:	e7c3      	b.n	8008212 <_strtod_l+0x1a>
 800828a:	292d      	cmp	r1, #45	@ 0x2d
 800828c:	d1cc      	bne.n	8008228 <_strtod_l+0x30>
 800828e:	2101      	movs	r1, #1
 8008290:	910e      	str	r1, [sp, #56]	@ 0x38
 8008292:	1c51      	adds	r1, r2, #1
 8008294:	9119      	str	r1, [sp, #100]	@ 0x64
 8008296:	7852      	ldrb	r2, [r2, #1]
 8008298:	2a00      	cmp	r2, #0
 800829a:	d1c7      	bne.n	800822c <_strtod_l+0x34>
 800829c:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800829e:	9419      	str	r4, [sp, #100]	@ 0x64
 80082a0:	2b00      	cmp	r3, #0
 80082a2:	f040 8566 	bne.w	8008d72 <_strtod_l+0xb7a>
 80082a6:	4650      	mov	r0, sl
 80082a8:	4659      	mov	r1, fp
 80082aa:	e7e7      	b.n	800827c <_strtod_l+0x84>
 80082ac:	2100      	movs	r1, #0
 80082ae:	e7ef      	b.n	8008290 <_strtod_l+0x98>
 80082b0:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80082b2:	b13a      	cbz	r2, 80082c4 <_strtod_l+0xcc>
 80082b4:	2135      	movs	r1, #53	@ 0x35
 80082b6:	a81c      	add	r0, sp, #112	@ 0x70
 80082b8:	f7ff ff38 	bl	800812c <__copybits>
 80082bc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80082be:	9805      	ldr	r0, [sp, #20]
 80082c0:	f7ff fb18 	bl	80078f4 <_Bfree>
 80082c4:	3e01      	subs	r6, #1
 80082c6:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 80082c8:	2e04      	cmp	r6, #4
 80082ca:	d806      	bhi.n	80082da <_strtod_l+0xe2>
 80082cc:	e8df f006 	tbb	[pc, r6]
 80082d0:	201d0314 	.word	0x201d0314
 80082d4:	14          	.byte	0x14
 80082d5:	00          	.byte	0x00
 80082d6:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 80082da:	05e1      	lsls	r1, r4, #23
 80082dc:	bf48      	it	mi
 80082de:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 80082e2:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80082e6:	0d1b      	lsrs	r3, r3, #20
 80082e8:	051b      	lsls	r3, r3, #20
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	d1bd      	bne.n	800826a <_strtod_l+0x72>
 80082ee:	f7fe fb19 	bl	8006924 <__errno>
 80082f2:	2322      	movs	r3, #34	@ 0x22
 80082f4:	6003      	str	r3, [r0, #0]
 80082f6:	e7b8      	b.n	800826a <_strtod_l+0x72>
 80082f8:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80082fc:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8008300:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8008304:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8008308:	e7e7      	b.n	80082da <_strtod_l+0xe2>
 800830a:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 8008488 <_strtod_l+0x290>
 800830e:	e7e4      	b.n	80082da <_strtod_l+0xe2>
 8008310:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8008314:	f04f 3aff 	mov.w	sl, #4294967295
 8008318:	e7df      	b.n	80082da <_strtod_l+0xe2>
 800831a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800831c:	1c5a      	adds	r2, r3, #1
 800831e:	9219      	str	r2, [sp, #100]	@ 0x64
 8008320:	785b      	ldrb	r3, [r3, #1]
 8008322:	2b30      	cmp	r3, #48	@ 0x30
 8008324:	d0f9      	beq.n	800831a <_strtod_l+0x122>
 8008326:	2b00      	cmp	r3, #0
 8008328:	d09f      	beq.n	800826a <_strtod_l+0x72>
 800832a:	2301      	movs	r3, #1
 800832c:	2700      	movs	r7, #0
 800832e:	220a      	movs	r2, #10
 8008330:	46b9      	mov	r9, r7
 8008332:	9308      	str	r3, [sp, #32]
 8008334:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008336:	970b      	str	r7, [sp, #44]	@ 0x2c
 8008338:	930c      	str	r3, [sp, #48]	@ 0x30
 800833a:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800833c:	7805      	ldrb	r5, [r0, #0]
 800833e:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8008342:	b2d9      	uxtb	r1, r3
 8008344:	2909      	cmp	r1, #9
 8008346:	d928      	bls.n	800839a <_strtod_l+0x1a2>
 8008348:	2201      	movs	r2, #1
 800834a:	4950      	ldr	r1, [pc, #320]	@ (800848c <_strtod_l+0x294>)
 800834c:	f001 f969 	bl	8009622 <strncmp>
 8008350:	2800      	cmp	r0, #0
 8008352:	d032      	beq.n	80083ba <_strtod_l+0x1c2>
 8008354:	2000      	movs	r0, #0
 8008356:	462a      	mov	r2, r5
 8008358:	4603      	mov	r3, r0
 800835a:	464d      	mov	r5, r9
 800835c:	900a      	str	r0, [sp, #40]	@ 0x28
 800835e:	2a65      	cmp	r2, #101	@ 0x65
 8008360:	d001      	beq.n	8008366 <_strtod_l+0x16e>
 8008362:	2a45      	cmp	r2, #69	@ 0x45
 8008364:	d114      	bne.n	8008390 <_strtod_l+0x198>
 8008366:	b91d      	cbnz	r5, 8008370 <_strtod_l+0x178>
 8008368:	9a08      	ldr	r2, [sp, #32]
 800836a:	4302      	orrs	r2, r0
 800836c:	d096      	beq.n	800829c <_strtod_l+0xa4>
 800836e:	2500      	movs	r5, #0
 8008370:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8008372:	1c62      	adds	r2, r4, #1
 8008374:	9219      	str	r2, [sp, #100]	@ 0x64
 8008376:	7862      	ldrb	r2, [r4, #1]
 8008378:	2a2b      	cmp	r2, #43	@ 0x2b
 800837a:	d07a      	beq.n	8008472 <_strtod_l+0x27a>
 800837c:	2a2d      	cmp	r2, #45	@ 0x2d
 800837e:	d07e      	beq.n	800847e <_strtod_l+0x286>
 8008380:	f04f 0c00 	mov.w	ip, #0
 8008384:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8008388:	2909      	cmp	r1, #9
 800838a:	f240 8085 	bls.w	8008498 <_strtod_l+0x2a0>
 800838e:	9419      	str	r4, [sp, #100]	@ 0x64
 8008390:	f04f 0800 	mov.w	r8, #0
 8008394:	e0a5      	b.n	80084e2 <_strtod_l+0x2ea>
 8008396:	2300      	movs	r3, #0
 8008398:	e7c8      	b.n	800832c <_strtod_l+0x134>
 800839a:	f1b9 0f08 	cmp.w	r9, #8
 800839e:	bfd8      	it	le
 80083a0:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 80083a2:	f100 0001 	add.w	r0, r0, #1
 80083a6:	bfd6      	itet	le
 80083a8:	fb02 3301 	mlale	r3, r2, r1, r3
 80083ac:	fb02 3707 	mlagt	r7, r2, r7, r3
 80083b0:	930b      	strle	r3, [sp, #44]	@ 0x2c
 80083b2:	f109 0901 	add.w	r9, r9, #1
 80083b6:	9019      	str	r0, [sp, #100]	@ 0x64
 80083b8:	e7bf      	b.n	800833a <_strtod_l+0x142>
 80083ba:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80083bc:	1c5a      	adds	r2, r3, #1
 80083be:	9219      	str	r2, [sp, #100]	@ 0x64
 80083c0:	785a      	ldrb	r2, [r3, #1]
 80083c2:	f1b9 0f00 	cmp.w	r9, #0
 80083c6:	d03b      	beq.n	8008440 <_strtod_l+0x248>
 80083c8:	464d      	mov	r5, r9
 80083ca:	900a      	str	r0, [sp, #40]	@ 0x28
 80083cc:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 80083d0:	2b09      	cmp	r3, #9
 80083d2:	d912      	bls.n	80083fa <_strtod_l+0x202>
 80083d4:	2301      	movs	r3, #1
 80083d6:	e7c2      	b.n	800835e <_strtod_l+0x166>
 80083d8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80083da:	3001      	adds	r0, #1
 80083dc:	1c5a      	adds	r2, r3, #1
 80083de:	9219      	str	r2, [sp, #100]	@ 0x64
 80083e0:	785a      	ldrb	r2, [r3, #1]
 80083e2:	2a30      	cmp	r2, #48	@ 0x30
 80083e4:	d0f8      	beq.n	80083d8 <_strtod_l+0x1e0>
 80083e6:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 80083ea:	2b08      	cmp	r3, #8
 80083ec:	f200 84c8 	bhi.w	8008d80 <_strtod_l+0xb88>
 80083f0:	900a      	str	r0, [sp, #40]	@ 0x28
 80083f2:	2000      	movs	r0, #0
 80083f4:	4605      	mov	r5, r0
 80083f6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80083f8:	930c      	str	r3, [sp, #48]	@ 0x30
 80083fa:	3a30      	subs	r2, #48	@ 0x30
 80083fc:	f100 0301 	add.w	r3, r0, #1
 8008400:	d018      	beq.n	8008434 <_strtod_l+0x23c>
 8008402:	462e      	mov	r6, r5
 8008404:	f04f 0e0a 	mov.w	lr, #10
 8008408:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800840a:	4419      	add	r1, r3
 800840c:	910a      	str	r1, [sp, #40]	@ 0x28
 800840e:	1c71      	adds	r1, r6, #1
 8008410:	eba1 0c05 	sub.w	ip, r1, r5
 8008414:	4563      	cmp	r3, ip
 8008416:	dc15      	bgt.n	8008444 <_strtod_l+0x24c>
 8008418:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800841c:	182b      	adds	r3, r5, r0
 800841e:	2b08      	cmp	r3, #8
 8008420:	f105 0501 	add.w	r5, r5, #1
 8008424:	4405      	add	r5, r0
 8008426:	dc1a      	bgt.n	800845e <_strtod_l+0x266>
 8008428:	230a      	movs	r3, #10
 800842a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800842c:	fb03 2301 	mla	r3, r3, r1, r2
 8008430:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008432:	2300      	movs	r3, #0
 8008434:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008436:	4618      	mov	r0, r3
 8008438:	1c51      	adds	r1, r2, #1
 800843a:	9119      	str	r1, [sp, #100]	@ 0x64
 800843c:	7852      	ldrb	r2, [r2, #1]
 800843e:	e7c5      	b.n	80083cc <_strtod_l+0x1d4>
 8008440:	4648      	mov	r0, r9
 8008442:	e7ce      	b.n	80083e2 <_strtod_l+0x1ea>
 8008444:	2e08      	cmp	r6, #8
 8008446:	dc05      	bgt.n	8008454 <_strtod_l+0x25c>
 8008448:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800844a:	fb0e f606 	mul.w	r6, lr, r6
 800844e:	960b      	str	r6, [sp, #44]	@ 0x2c
 8008450:	460e      	mov	r6, r1
 8008452:	e7dc      	b.n	800840e <_strtod_l+0x216>
 8008454:	2910      	cmp	r1, #16
 8008456:	bfd8      	it	le
 8008458:	fb0e f707 	mulle.w	r7, lr, r7
 800845c:	e7f8      	b.n	8008450 <_strtod_l+0x258>
 800845e:	2b0f      	cmp	r3, #15
 8008460:	bfdc      	itt	le
 8008462:	230a      	movle	r3, #10
 8008464:	fb03 2707 	mlale	r7, r3, r7, r2
 8008468:	e7e3      	b.n	8008432 <_strtod_l+0x23a>
 800846a:	2300      	movs	r3, #0
 800846c:	930a      	str	r3, [sp, #40]	@ 0x28
 800846e:	2301      	movs	r3, #1
 8008470:	e77a      	b.n	8008368 <_strtod_l+0x170>
 8008472:	f04f 0c00 	mov.w	ip, #0
 8008476:	1ca2      	adds	r2, r4, #2
 8008478:	9219      	str	r2, [sp, #100]	@ 0x64
 800847a:	78a2      	ldrb	r2, [r4, #2]
 800847c:	e782      	b.n	8008384 <_strtod_l+0x18c>
 800847e:	f04f 0c01 	mov.w	ip, #1
 8008482:	e7f8      	b.n	8008476 <_strtod_l+0x27e>
 8008484:	0800aa44 	.word	0x0800aa44
 8008488:	7ff00000 	.word	0x7ff00000
 800848c:	0800a879 	.word	0x0800a879
 8008490:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008492:	1c51      	adds	r1, r2, #1
 8008494:	9119      	str	r1, [sp, #100]	@ 0x64
 8008496:	7852      	ldrb	r2, [r2, #1]
 8008498:	2a30      	cmp	r2, #48	@ 0x30
 800849a:	d0f9      	beq.n	8008490 <_strtod_l+0x298>
 800849c:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 80084a0:	2908      	cmp	r1, #8
 80084a2:	f63f af75 	bhi.w	8008390 <_strtod_l+0x198>
 80084a6:	f04f 080a 	mov.w	r8, #10
 80084aa:	3a30      	subs	r2, #48	@ 0x30
 80084ac:	9209      	str	r2, [sp, #36]	@ 0x24
 80084ae:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80084b0:	920f      	str	r2, [sp, #60]	@ 0x3c
 80084b2:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80084b4:	1c56      	adds	r6, r2, #1
 80084b6:	9619      	str	r6, [sp, #100]	@ 0x64
 80084b8:	7852      	ldrb	r2, [r2, #1]
 80084ba:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 80084be:	f1be 0f09 	cmp.w	lr, #9
 80084c2:	d939      	bls.n	8008538 <_strtod_l+0x340>
 80084c4:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80084c6:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 80084ca:	1a76      	subs	r6, r6, r1
 80084cc:	2e08      	cmp	r6, #8
 80084ce:	dc03      	bgt.n	80084d8 <_strtod_l+0x2e0>
 80084d0:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80084d2:	4588      	cmp	r8, r1
 80084d4:	bfa8      	it	ge
 80084d6:	4688      	movge	r8, r1
 80084d8:	f1bc 0f00 	cmp.w	ip, #0
 80084dc:	d001      	beq.n	80084e2 <_strtod_l+0x2ea>
 80084de:	f1c8 0800 	rsb	r8, r8, #0
 80084e2:	2d00      	cmp	r5, #0
 80084e4:	d14e      	bne.n	8008584 <_strtod_l+0x38c>
 80084e6:	9908      	ldr	r1, [sp, #32]
 80084e8:	4308      	orrs	r0, r1
 80084ea:	f47f aebe 	bne.w	800826a <_strtod_l+0x72>
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	f47f aed4 	bne.w	800829c <_strtod_l+0xa4>
 80084f4:	2a69      	cmp	r2, #105	@ 0x69
 80084f6:	d028      	beq.n	800854a <_strtod_l+0x352>
 80084f8:	dc25      	bgt.n	8008546 <_strtod_l+0x34e>
 80084fa:	2a49      	cmp	r2, #73	@ 0x49
 80084fc:	d025      	beq.n	800854a <_strtod_l+0x352>
 80084fe:	2a4e      	cmp	r2, #78	@ 0x4e
 8008500:	f47f aecc 	bne.w	800829c <_strtod_l+0xa4>
 8008504:	4999      	ldr	r1, [pc, #612]	@ (800876c <_strtod_l+0x574>)
 8008506:	a819      	add	r0, sp, #100	@ 0x64
 8008508:	f001 fb92 	bl	8009c30 <__match>
 800850c:	2800      	cmp	r0, #0
 800850e:	f43f aec5 	beq.w	800829c <_strtod_l+0xa4>
 8008512:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008514:	781b      	ldrb	r3, [r3, #0]
 8008516:	2b28      	cmp	r3, #40	@ 0x28
 8008518:	d12e      	bne.n	8008578 <_strtod_l+0x380>
 800851a:	4995      	ldr	r1, [pc, #596]	@ (8008770 <_strtod_l+0x578>)
 800851c:	aa1c      	add	r2, sp, #112	@ 0x70
 800851e:	a819      	add	r0, sp, #100	@ 0x64
 8008520:	f001 fb9a 	bl	8009c58 <__hexnan>
 8008524:	2805      	cmp	r0, #5
 8008526:	d127      	bne.n	8008578 <_strtod_l+0x380>
 8008528:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800852a:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800852e:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8008532:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8008536:	e698      	b.n	800826a <_strtod_l+0x72>
 8008538:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800853a:	fb08 2101 	mla	r1, r8, r1, r2
 800853e:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8008542:	9209      	str	r2, [sp, #36]	@ 0x24
 8008544:	e7b5      	b.n	80084b2 <_strtod_l+0x2ba>
 8008546:	2a6e      	cmp	r2, #110	@ 0x6e
 8008548:	e7da      	b.n	8008500 <_strtod_l+0x308>
 800854a:	498a      	ldr	r1, [pc, #552]	@ (8008774 <_strtod_l+0x57c>)
 800854c:	a819      	add	r0, sp, #100	@ 0x64
 800854e:	f001 fb6f 	bl	8009c30 <__match>
 8008552:	2800      	cmp	r0, #0
 8008554:	f43f aea2 	beq.w	800829c <_strtod_l+0xa4>
 8008558:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800855a:	4987      	ldr	r1, [pc, #540]	@ (8008778 <_strtod_l+0x580>)
 800855c:	3b01      	subs	r3, #1
 800855e:	a819      	add	r0, sp, #100	@ 0x64
 8008560:	9319      	str	r3, [sp, #100]	@ 0x64
 8008562:	f001 fb65 	bl	8009c30 <__match>
 8008566:	b910      	cbnz	r0, 800856e <_strtod_l+0x376>
 8008568:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800856a:	3301      	adds	r3, #1
 800856c:	9319      	str	r3, [sp, #100]	@ 0x64
 800856e:	f04f 0a00 	mov.w	sl, #0
 8008572:	f8df b208 	ldr.w	fp, [pc, #520]	@ 800877c <_strtod_l+0x584>
 8008576:	e678      	b.n	800826a <_strtod_l+0x72>
 8008578:	4881      	ldr	r0, [pc, #516]	@ (8008780 <_strtod_l+0x588>)
 800857a:	f001 f897 	bl	80096ac <nan>
 800857e:	4682      	mov	sl, r0
 8008580:	468b      	mov	fp, r1
 8008582:	e672      	b.n	800826a <_strtod_l+0x72>
 8008584:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008586:	f1b9 0f00 	cmp.w	r9, #0
 800858a:	bf08      	it	eq
 800858c:	46a9      	moveq	r9, r5
 800858e:	eba8 0303 	sub.w	r3, r8, r3
 8008592:	2d10      	cmp	r5, #16
 8008594:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8008596:	462c      	mov	r4, r5
 8008598:	9309      	str	r3, [sp, #36]	@ 0x24
 800859a:	bfa8      	it	ge
 800859c:	2410      	movge	r4, #16
 800859e:	f7f7 ff21 	bl	80003e4 <__aeabi_ui2d>
 80085a2:	2d09      	cmp	r5, #9
 80085a4:	4682      	mov	sl, r0
 80085a6:	468b      	mov	fp, r1
 80085a8:	dc11      	bgt.n	80085ce <_strtod_l+0x3d6>
 80085aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80085ac:	2b00      	cmp	r3, #0
 80085ae:	f43f ae5c 	beq.w	800826a <_strtod_l+0x72>
 80085b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80085b4:	dd76      	ble.n	80086a4 <_strtod_l+0x4ac>
 80085b6:	2b16      	cmp	r3, #22
 80085b8:	dc5d      	bgt.n	8008676 <_strtod_l+0x47e>
 80085ba:	4972      	ldr	r1, [pc, #456]	@ (8008784 <_strtod_l+0x58c>)
 80085bc:	4652      	mov	r2, sl
 80085be:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80085c2:	465b      	mov	r3, fp
 80085c4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80085c8:	f7f7 ff86 	bl	80004d8 <__aeabi_dmul>
 80085cc:	e7d7      	b.n	800857e <_strtod_l+0x386>
 80085ce:	4b6d      	ldr	r3, [pc, #436]	@ (8008784 <_strtod_l+0x58c>)
 80085d0:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80085d4:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 80085d8:	f7f7 ff7e 	bl	80004d8 <__aeabi_dmul>
 80085dc:	4682      	mov	sl, r0
 80085de:	4638      	mov	r0, r7
 80085e0:	468b      	mov	fp, r1
 80085e2:	f7f7 feff 	bl	80003e4 <__aeabi_ui2d>
 80085e6:	4602      	mov	r2, r0
 80085e8:	460b      	mov	r3, r1
 80085ea:	4650      	mov	r0, sl
 80085ec:	4659      	mov	r1, fp
 80085ee:	f7f7 fdbd 	bl	800016c <__adddf3>
 80085f2:	2d0f      	cmp	r5, #15
 80085f4:	4682      	mov	sl, r0
 80085f6:	468b      	mov	fp, r1
 80085f8:	ddd7      	ble.n	80085aa <_strtod_l+0x3b2>
 80085fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80085fc:	1b2c      	subs	r4, r5, r4
 80085fe:	441c      	add	r4, r3
 8008600:	2c00      	cmp	r4, #0
 8008602:	f340 8093 	ble.w	800872c <_strtod_l+0x534>
 8008606:	f014 030f 	ands.w	r3, r4, #15
 800860a:	d00a      	beq.n	8008622 <_strtod_l+0x42a>
 800860c:	495d      	ldr	r1, [pc, #372]	@ (8008784 <_strtod_l+0x58c>)
 800860e:	4652      	mov	r2, sl
 8008610:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008614:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008618:	465b      	mov	r3, fp
 800861a:	f7f7 ff5d 	bl	80004d8 <__aeabi_dmul>
 800861e:	4682      	mov	sl, r0
 8008620:	468b      	mov	fp, r1
 8008622:	f034 040f 	bics.w	r4, r4, #15
 8008626:	d073      	beq.n	8008710 <_strtod_l+0x518>
 8008628:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800862c:	dd49      	ble.n	80086c2 <_strtod_l+0x4ca>
 800862e:	2400      	movs	r4, #0
 8008630:	46a0      	mov	r8, r4
 8008632:	46a1      	mov	r9, r4
 8008634:	940b      	str	r4, [sp, #44]	@ 0x2c
 8008636:	2322      	movs	r3, #34	@ 0x22
 8008638:	f04f 0a00 	mov.w	sl, #0
 800863c:	9a05      	ldr	r2, [sp, #20]
 800863e:	f8df b13c 	ldr.w	fp, [pc, #316]	@ 800877c <_strtod_l+0x584>
 8008642:	6013      	str	r3, [r2, #0]
 8008644:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008646:	2b00      	cmp	r3, #0
 8008648:	f43f ae0f 	beq.w	800826a <_strtod_l+0x72>
 800864c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800864e:	9805      	ldr	r0, [sp, #20]
 8008650:	f7ff f950 	bl	80078f4 <_Bfree>
 8008654:	4649      	mov	r1, r9
 8008656:	9805      	ldr	r0, [sp, #20]
 8008658:	f7ff f94c 	bl	80078f4 <_Bfree>
 800865c:	4641      	mov	r1, r8
 800865e:	9805      	ldr	r0, [sp, #20]
 8008660:	f7ff f948 	bl	80078f4 <_Bfree>
 8008664:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008666:	9805      	ldr	r0, [sp, #20]
 8008668:	f7ff f944 	bl	80078f4 <_Bfree>
 800866c:	4621      	mov	r1, r4
 800866e:	9805      	ldr	r0, [sp, #20]
 8008670:	f7ff f940 	bl	80078f4 <_Bfree>
 8008674:	e5f9      	b.n	800826a <_strtod_l+0x72>
 8008676:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008678:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800867c:	4293      	cmp	r3, r2
 800867e:	dbbc      	blt.n	80085fa <_strtod_l+0x402>
 8008680:	4c40      	ldr	r4, [pc, #256]	@ (8008784 <_strtod_l+0x58c>)
 8008682:	f1c5 050f 	rsb	r5, r5, #15
 8008686:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800868a:	4652      	mov	r2, sl
 800868c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008690:	465b      	mov	r3, fp
 8008692:	f7f7 ff21 	bl	80004d8 <__aeabi_dmul>
 8008696:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008698:	1b5d      	subs	r5, r3, r5
 800869a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800869e:	e9d4 2300 	ldrd	r2, r3, [r4]
 80086a2:	e791      	b.n	80085c8 <_strtod_l+0x3d0>
 80086a4:	3316      	adds	r3, #22
 80086a6:	dba8      	blt.n	80085fa <_strtod_l+0x402>
 80086a8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80086aa:	4650      	mov	r0, sl
 80086ac:	eba3 0808 	sub.w	r8, r3, r8
 80086b0:	4b34      	ldr	r3, [pc, #208]	@ (8008784 <_strtod_l+0x58c>)
 80086b2:	4659      	mov	r1, fp
 80086b4:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 80086b8:	e9d8 2300 	ldrd	r2, r3, [r8]
 80086bc:	f7f8 f836 	bl	800072c <__aeabi_ddiv>
 80086c0:	e75d      	b.n	800857e <_strtod_l+0x386>
 80086c2:	2300      	movs	r3, #0
 80086c4:	4650      	mov	r0, sl
 80086c6:	4659      	mov	r1, fp
 80086c8:	461e      	mov	r6, r3
 80086ca:	4f2f      	ldr	r7, [pc, #188]	@ (8008788 <_strtod_l+0x590>)
 80086cc:	1124      	asrs	r4, r4, #4
 80086ce:	2c01      	cmp	r4, #1
 80086d0:	dc21      	bgt.n	8008716 <_strtod_l+0x51e>
 80086d2:	b10b      	cbz	r3, 80086d8 <_strtod_l+0x4e0>
 80086d4:	4682      	mov	sl, r0
 80086d6:	468b      	mov	fp, r1
 80086d8:	492b      	ldr	r1, [pc, #172]	@ (8008788 <_strtod_l+0x590>)
 80086da:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 80086de:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 80086e2:	4652      	mov	r2, sl
 80086e4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80086e8:	465b      	mov	r3, fp
 80086ea:	f7f7 fef5 	bl	80004d8 <__aeabi_dmul>
 80086ee:	4b23      	ldr	r3, [pc, #140]	@ (800877c <_strtod_l+0x584>)
 80086f0:	460a      	mov	r2, r1
 80086f2:	400b      	ands	r3, r1
 80086f4:	4925      	ldr	r1, [pc, #148]	@ (800878c <_strtod_l+0x594>)
 80086f6:	4682      	mov	sl, r0
 80086f8:	428b      	cmp	r3, r1
 80086fa:	d898      	bhi.n	800862e <_strtod_l+0x436>
 80086fc:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8008700:	428b      	cmp	r3, r1
 8008702:	bf86      	itte	hi
 8008704:	f04f 3aff 	movhi.w	sl, #4294967295
 8008708:	f8df b084 	ldrhi.w	fp, [pc, #132]	@ 8008790 <_strtod_l+0x598>
 800870c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8008710:	2300      	movs	r3, #0
 8008712:	9308      	str	r3, [sp, #32]
 8008714:	e076      	b.n	8008804 <_strtod_l+0x60c>
 8008716:	07e2      	lsls	r2, r4, #31
 8008718:	d504      	bpl.n	8008724 <_strtod_l+0x52c>
 800871a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800871e:	f7f7 fedb 	bl	80004d8 <__aeabi_dmul>
 8008722:	2301      	movs	r3, #1
 8008724:	3601      	adds	r6, #1
 8008726:	1064      	asrs	r4, r4, #1
 8008728:	3708      	adds	r7, #8
 800872a:	e7d0      	b.n	80086ce <_strtod_l+0x4d6>
 800872c:	d0f0      	beq.n	8008710 <_strtod_l+0x518>
 800872e:	4264      	negs	r4, r4
 8008730:	f014 020f 	ands.w	r2, r4, #15
 8008734:	d00a      	beq.n	800874c <_strtod_l+0x554>
 8008736:	4b13      	ldr	r3, [pc, #76]	@ (8008784 <_strtod_l+0x58c>)
 8008738:	4650      	mov	r0, sl
 800873a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800873e:	4659      	mov	r1, fp
 8008740:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008744:	f7f7 fff2 	bl	800072c <__aeabi_ddiv>
 8008748:	4682      	mov	sl, r0
 800874a:	468b      	mov	fp, r1
 800874c:	1124      	asrs	r4, r4, #4
 800874e:	d0df      	beq.n	8008710 <_strtod_l+0x518>
 8008750:	2c1f      	cmp	r4, #31
 8008752:	dd1f      	ble.n	8008794 <_strtod_l+0x59c>
 8008754:	2400      	movs	r4, #0
 8008756:	46a0      	mov	r8, r4
 8008758:	46a1      	mov	r9, r4
 800875a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800875c:	2322      	movs	r3, #34	@ 0x22
 800875e:	9a05      	ldr	r2, [sp, #20]
 8008760:	f04f 0a00 	mov.w	sl, #0
 8008764:	f04f 0b00 	mov.w	fp, #0
 8008768:	6013      	str	r3, [r2, #0]
 800876a:	e76b      	b.n	8008644 <_strtod_l+0x44c>
 800876c:	0800a767 	.word	0x0800a767
 8008770:	0800aa30 	.word	0x0800aa30
 8008774:	0800a75f 	.word	0x0800a75f
 8008778:	0800a796 	.word	0x0800a796
 800877c:	7ff00000 	.word	0x7ff00000
 8008780:	0800a8cf 	.word	0x0800a8cf
 8008784:	0800a968 	.word	0x0800a968
 8008788:	0800a940 	.word	0x0800a940
 800878c:	7ca00000 	.word	0x7ca00000
 8008790:	7fefffff 	.word	0x7fefffff
 8008794:	f014 0310 	ands.w	r3, r4, #16
 8008798:	bf18      	it	ne
 800879a:	236a      	movne	r3, #106	@ 0x6a
 800879c:	4650      	mov	r0, sl
 800879e:	9308      	str	r3, [sp, #32]
 80087a0:	4659      	mov	r1, fp
 80087a2:	2300      	movs	r3, #0
 80087a4:	4e77      	ldr	r6, [pc, #476]	@ (8008984 <_strtod_l+0x78c>)
 80087a6:	07e7      	lsls	r7, r4, #31
 80087a8:	d504      	bpl.n	80087b4 <_strtod_l+0x5bc>
 80087aa:	e9d6 2300 	ldrd	r2, r3, [r6]
 80087ae:	f7f7 fe93 	bl	80004d8 <__aeabi_dmul>
 80087b2:	2301      	movs	r3, #1
 80087b4:	1064      	asrs	r4, r4, #1
 80087b6:	f106 0608 	add.w	r6, r6, #8
 80087ba:	d1f4      	bne.n	80087a6 <_strtod_l+0x5ae>
 80087bc:	b10b      	cbz	r3, 80087c2 <_strtod_l+0x5ca>
 80087be:	4682      	mov	sl, r0
 80087c0:	468b      	mov	fp, r1
 80087c2:	9b08      	ldr	r3, [sp, #32]
 80087c4:	b1b3      	cbz	r3, 80087f4 <_strtod_l+0x5fc>
 80087c6:	f3cb 520a 	ubfx	r2, fp, #20, #11
 80087ca:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 80087ce:	2b00      	cmp	r3, #0
 80087d0:	4659      	mov	r1, fp
 80087d2:	dd0f      	ble.n	80087f4 <_strtod_l+0x5fc>
 80087d4:	2b1f      	cmp	r3, #31
 80087d6:	dd58      	ble.n	800888a <_strtod_l+0x692>
 80087d8:	2b34      	cmp	r3, #52	@ 0x34
 80087da:	bfd8      	it	le
 80087dc:	f04f 33ff 	movle.w	r3, #4294967295
 80087e0:	f04f 0a00 	mov.w	sl, #0
 80087e4:	bfcf      	iteee	gt
 80087e6:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 80087ea:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 80087ee:	4093      	lslle	r3, r2
 80087f0:	ea03 0b01 	andle.w	fp, r3, r1
 80087f4:	2200      	movs	r2, #0
 80087f6:	2300      	movs	r3, #0
 80087f8:	4650      	mov	r0, sl
 80087fa:	4659      	mov	r1, fp
 80087fc:	f7f8 f8d4 	bl	80009a8 <__aeabi_dcmpeq>
 8008800:	2800      	cmp	r0, #0
 8008802:	d1a7      	bne.n	8008754 <_strtod_l+0x55c>
 8008804:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008806:	464a      	mov	r2, r9
 8008808:	9300      	str	r3, [sp, #0]
 800880a:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800880c:	462b      	mov	r3, r5
 800880e:	9805      	ldr	r0, [sp, #20]
 8008810:	f7ff f8d8 	bl	80079c4 <__s2b>
 8008814:	900b      	str	r0, [sp, #44]	@ 0x2c
 8008816:	2800      	cmp	r0, #0
 8008818:	f43f af09 	beq.w	800862e <_strtod_l+0x436>
 800881c:	2400      	movs	r4, #0
 800881e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008820:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008822:	2a00      	cmp	r2, #0
 8008824:	eba3 0308 	sub.w	r3, r3, r8
 8008828:	bfa8      	it	ge
 800882a:	2300      	movge	r3, #0
 800882c:	46a0      	mov	r8, r4
 800882e:	9312      	str	r3, [sp, #72]	@ 0x48
 8008830:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8008834:	9316      	str	r3, [sp, #88]	@ 0x58
 8008836:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008838:	9805      	ldr	r0, [sp, #20]
 800883a:	6859      	ldr	r1, [r3, #4]
 800883c:	f7ff f81a 	bl	8007874 <_Balloc>
 8008840:	4681      	mov	r9, r0
 8008842:	2800      	cmp	r0, #0
 8008844:	f43f aef7 	beq.w	8008636 <_strtod_l+0x43e>
 8008848:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800884a:	300c      	adds	r0, #12
 800884c:	691a      	ldr	r2, [r3, #16]
 800884e:	f103 010c 	add.w	r1, r3, #12
 8008852:	3202      	adds	r2, #2
 8008854:	0092      	lsls	r2, r2, #2
 8008856:	f7fe f8a0 	bl	800699a <memcpy>
 800885a:	ab1c      	add	r3, sp, #112	@ 0x70
 800885c:	9301      	str	r3, [sp, #4]
 800885e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8008860:	9300      	str	r3, [sp, #0]
 8008862:	4652      	mov	r2, sl
 8008864:	465b      	mov	r3, fp
 8008866:	9805      	ldr	r0, [sp, #20]
 8008868:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800886c:	f7ff fbd6 	bl	800801c <__d2b>
 8008870:	901a      	str	r0, [sp, #104]	@ 0x68
 8008872:	2800      	cmp	r0, #0
 8008874:	f43f aedf 	beq.w	8008636 <_strtod_l+0x43e>
 8008878:	2101      	movs	r1, #1
 800887a:	9805      	ldr	r0, [sp, #20]
 800887c:	f7ff f938 	bl	8007af0 <__i2b>
 8008880:	4680      	mov	r8, r0
 8008882:	b948      	cbnz	r0, 8008898 <_strtod_l+0x6a0>
 8008884:	f04f 0800 	mov.w	r8, #0
 8008888:	e6d5      	b.n	8008636 <_strtod_l+0x43e>
 800888a:	f04f 32ff 	mov.w	r2, #4294967295
 800888e:	fa02 f303 	lsl.w	r3, r2, r3
 8008892:	ea03 0a0a 	and.w	sl, r3, sl
 8008896:	e7ad      	b.n	80087f4 <_strtod_l+0x5fc>
 8008898:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800889a:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800889c:	2d00      	cmp	r5, #0
 800889e:	bfab      	itete	ge
 80088a0:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 80088a2:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 80088a4:	18ef      	addge	r7, r5, r3
 80088a6:	1b5e      	sublt	r6, r3, r5
 80088a8:	9b08      	ldr	r3, [sp, #32]
 80088aa:	bfa8      	it	ge
 80088ac:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 80088ae:	eba5 0503 	sub.w	r5, r5, r3
 80088b2:	4415      	add	r5, r2
 80088b4:	4b34      	ldr	r3, [pc, #208]	@ (8008988 <_strtod_l+0x790>)
 80088b6:	f105 35ff 	add.w	r5, r5, #4294967295
 80088ba:	bfb8      	it	lt
 80088bc:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 80088be:	429d      	cmp	r5, r3
 80088c0:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 80088c4:	da50      	bge.n	8008968 <_strtod_l+0x770>
 80088c6:	1b5b      	subs	r3, r3, r5
 80088c8:	2b1f      	cmp	r3, #31
 80088ca:	f04f 0101 	mov.w	r1, #1
 80088ce:	eba2 0203 	sub.w	r2, r2, r3
 80088d2:	dc3d      	bgt.n	8008950 <_strtod_l+0x758>
 80088d4:	fa01 f303 	lsl.w	r3, r1, r3
 80088d8:	9313      	str	r3, [sp, #76]	@ 0x4c
 80088da:	2300      	movs	r3, #0
 80088dc:	9310      	str	r3, [sp, #64]	@ 0x40
 80088de:	18bd      	adds	r5, r7, r2
 80088e0:	9b08      	ldr	r3, [sp, #32]
 80088e2:	42af      	cmp	r7, r5
 80088e4:	4416      	add	r6, r2
 80088e6:	441e      	add	r6, r3
 80088e8:	463b      	mov	r3, r7
 80088ea:	bfa8      	it	ge
 80088ec:	462b      	movge	r3, r5
 80088ee:	42b3      	cmp	r3, r6
 80088f0:	bfa8      	it	ge
 80088f2:	4633      	movge	r3, r6
 80088f4:	2b00      	cmp	r3, #0
 80088f6:	bfc2      	ittt	gt
 80088f8:	1aed      	subgt	r5, r5, r3
 80088fa:	1af6      	subgt	r6, r6, r3
 80088fc:	1aff      	subgt	r7, r7, r3
 80088fe:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008900:	2b00      	cmp	r3, #0
 8008902:	dd16      	ble.n	8008932 <_strtod_l+0x73a>
 8008904:	4641      	mov	r1, r8
 8008906:	461a      	mov	r2, r3
 8008908:	9805      	ldr	r0, [sp, #20]
 800890a:	f7ff f9a9 	bl	8007c60 <__pow5mult>
 800890e:	4680      	mov	r8, r0
 8008910:	2800      	cmp	r0, #0
 8008912:	d0b7      	beq.n	8008884 <_strtod_l+0x68c>
 8008914:	4601      	mov	r1, r0
 8008916:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8008918:	9805      	ldr	r0, [sp, #20]
 800891a:	f7ff f8ff 	bl	8007b1c <__multiply>
 800891e:	900a      	str	r0, [sp, #40]	@ 0x28
 8008920:	2800      	cmp	r0, #0
 8008922:	f43f ae88 	beq.w	8008636 <_strtod_l+0x43e>
 8008926:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008928:	9805      	ldr	r0, [sp, #20]
 800892a:	f7fe ffe3 	bl	80078f4 <_Bfree>
 800892e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008930:	931a      	str	r3, [sp, #104]	@ 0x68
 8008932:	2d00      	cmp	r5, #0
 8008934:	dc1d      	bgt.n	8008972 <_strtod_l+0x77a>
 8008936:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008938:	2b00      	cmp	r3, #0
 800893a:	dd27      	ble.n	800898c <_strtod_l+0x794>
 800893c:	4649      	mov	r1, r9
 800893e:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8008940:	9805      	ldr	r0, [sp, #20]
 8008942:	f7ff f98d 	bl	8007c60 <__pow5mult>
 8008946:	4681      	mov	r9, r0
 8008948:	bb00      	cbnz	r0, 800898c <_strtod_l+0x794>
 800894a:	f04f 0900 	mov.w	r9, #0
 800894e:	e672      	b.n	8008636 <_strtod_l+0x43e>
 8008950:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8008954:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8008958:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800895c:	35e2      	adds	r5, #226	@ 0xe2
 800895e:	fa01 f305 	lsl.w	r3, r1, r5
 8008962:	9310      	str	r3, [sp, #64]	@ 0x40
 8008964:	9113      	str	r1, [sp, #76]	@ 0x4c
 8008966:	e7ba      	b.n	80088de <_strtod_l+0x6e6>
 8008968:	2300      	movs	r3, #0
 800896a:	9310      	str	r3, [sp, #64]	@ 0x40
 800896c:	2301      	movs	r3, #1
 800896e:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008970:	e7b5      	b.n	80088de <_strtod_l+0x6e6>
 8008972:	462a      	mov	r2, r5
 8008974:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008976:	9805      	ldr	r0, [sp, #20]
 8008978:	f7ff f9cc 	bl	8007d14 <__lshift>
 800897c:	901a      	str	r0, [sp, #104]	@ 0x68
 800897e:	2800      	cmp	r0, #0
 8008980:	d1d9      	bne.n	8008936 <_strtod_l+0x73e>
 8008982:	e658      	b.n	8008636 <_strtod_l+0x43e>
 8008984:	0800aa58 	.word	0x0800aa58
 8008988:	fffffc02 	.word	0xfffffc02
 800898c:	2e00      	cmp	r6, #0
 800898e:	dd07      	ble.n	80089a0 <_strtod_l+0x7a8>
 8008990:	4649      	mov	r1, r9
 8008992:	4632      	mov	r2, r6
 8008994:	9805      	ldr	r0, [sp, #20]
 8008996:	f7ff f9bd 	bl	8007d14 <__lshift>
 800899a:	4681      	mov	r9, r0
 800899c:	2800      	cmp	r0, #0
 800899e:	d0d4      	beq.n	800894a <_strtod_l+0x752>
 80089a0:	2f00      	cmp	r7, #0
 80089a2:	dd08      	ble.n	80089b6 <_strtod_l+0x7be>
 80089a4:	4641      	mov	r1, r8
 80089a6:	463a      	mov	r2, r7
 80089a8:	9805      	ldr	r0, [sp, #20]
 80089aa:	f7ff f9b3 	bl	8007d14 <__lshift>
 80089ae:	4680      	mov	r8, r0
 80089b0:	2800      	cmp	r0, #0
 80089b2:	f43f ae40 	beq.w	8008636 <_strtod_l+0x43e>
 80089b6:	464a      	mov	r2, r9
 80089b8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80089ba:	9805      	ldr	r0, [sp, #20]
 80089bc:	f7ff fa32 	bl	8007e24 <__mdiff>
 80089c0:	4604      	mov	r4, r0
 80089c2:	2800      	cmp	r0, #0
 80089c4:	f43f ae37 	beq.w	8008636 <_strtod_l+0x43e>
 80089c8:	68c3      	ldr	r3, [r0, #12]
 80089ca:	4641      	mov	r1, r8
 80089cc:	930f      	str	r3, [sp, #60]	@ 0x3c
 80089ce:	2300      	movs	r3, #0
 80089d0:	60c3      	str	r3, [r0, #12]
 80089d2:	f7ff fa0b 	bl	8007dec <__mcmp>
 80089d6:	2800      	cmp	r0, #0
 80089d8:	da3d      	bge.n	8008a56 <_strtod_l+0x85e>
 80089da:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80089dc:	ea53 030a 	orrs.w	r3, r3, sl
 80089e0:	d163      	bne.n	8008aaa <_strtod_l+0x8b2>
 80089e2:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	d15f      	bne.n	8008aaa <_strtod_l+0x8b2>
 80089ea:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80089ee:	0d1b      	lsrs	r3, r3, #20
 80089f0:	051b      	lsls	r3, r3, #20
 80089f2:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80089f6:	d958      	bls.n	8008aaa <_strtod_l+0x8b2>
 80089f8:	6963      	ldr	r3, [r4, #20]
 80089fa:	b913      	cbnz	r3, 8008a02 <_strtod_l+0x80a>
 80089fc:	6923      	ldr	r3, [r4, #16]
 80089fe:	2b01      	cmp	r3, #1
 8008a00:	dd53      	ble.n	8008aaa <_strtod_l+0x8b2>
 8008a02:	4621      	mov	r1, r4
 8008a04:	2201      	movs	r2, #1
 8008a06:	9805      	ldr	r0, [sp, #20]
 8008a08:	f7ff f984 	bl	8007d14 <__lshift>
 8008a0c:	4641      	mov	r1, r8
 8008a0e:	4604      	mov	r4, r0
 8008a10:	f7ff f9ec 	bl	8007dec <__mcmp>
 8008a14:	2800      	cmp	r0, #0
 8008a16:	dd48      	ble.n	8008aaa <_strtod_l+0x8b2>
 8008a18:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008a1c:	9a08      	ldr	r2, [sp, #32]
 8008a1e:	0d1b      	lsrs	r3, r3, #20
 8008a20:	051b      	lsls	r3, r3, #20
 8008a22:	2a00      	cmp	r2, #0
 8008a24:	d062      	beq.n	8008aec <_strtod_l+0x8f4>
 8008a26:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8008a2a:	d85f      	bhi.n	8008aec <_strtod_l+0x8f4>
 8008a2c:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8008a30:	f67f ae94 	bls.w	800875c <_strtod_l+0x564>
 8008a34:	4650      	mov	r0, sl
 8008a36:	4659      	mov	r1, fp
 8008a38:	4ba3      	ldr	r3, [pc, #652]	@ (8008cc8 <_strtod_l+0xad0>)
 8008a3a:	2200      	movs	r2, #0
 8008a3c:	f7f7 fd4c 	bl	80004d8 <__aeabi_dmul>
 8008a40:	4ba2      	ldr	r3, [pc, #648]	@ (8008ccc <_strtod_l+0xad4>)
 8008a42:	4682      	mov	sl, r0
 8008a44:	400b      	ands	r3, r1
 8008a46:	468b      	mov	fp, r1
 8008a48:	2b00      	cmp	r3, #0
 8008a4a:	f47f adff 	bne.w	800864c <_strtod_l+0x454>
 8008a4e:	2322      	movs	r3, #34	@ 0x22
 8008a50:	9a05      	ldr	r2, [sp, #20]
 8008a52:	6013      	str	r3, [r2, #0]
 8008a54:	e5fa      	b.n	800864c <_strtod_l+0x454>
 8008a56:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8008a5a:	d165      	bne.n	8008b28 <_strtod_l+0x930>
 8008a5c:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8008a5e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008a62:	b35a      	cbz	r2, 8008abc <_strtod_l+0x8c4>
 8008a64:	4a9a      	ldr	r2, [pc, #616]	@ (8008cd0 <_strtod_l+0xad8>)
 8008a66:	4293      	cmp	r3, r2
 8008a68:	d12b      	bne.n	8008ac2 <_strtod_l+0x8ca>
 8008a6a:	9b08      	ldr	r3, [sp, #32]
 8008a6c:	4651      	mov	r1, sl
 8008a6e:	b303      	cbz	r3, 8008ab2 <_strtod_l+0x8ba>
 8008a70:	465a      	mov	r2, fp
 8008a72:	4b96      	ldr	r3, [pc, #600]	@ (8008ccc <_strtod_l+0xad4>)
 8008a74:	4013      	ands	r3, r2
 8008a76:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8008a7a:	f04f 32ff 	mov.w	r2, #4294967295
 8008a7e:	d81b      	bhi.n	8008ab8 <_strtod_l+0x8c0>
 8008a80:	0d1b      	lsrs	r3, r3, #20
 8008a82:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8008a86:	fa02 f303 	lsl.w	r3, r2, r3
 8008a8a:	4299      	cmp	r1, r3
 8008a8c:	d119      	bne.n	8008ac2 <_strtod_l+0x8ca>
 8008a8e:	4b91      	ldr	r3, [pc, #580]	@ (8008cd4 <_strtod_l+0xadc>)
 8008a90:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008a92:	429a      	cmp	r2, r3
 8008a94:	d102      	bne.n	8008a9c <_strtod_l+0x8a4>
 8008a96:	3101      	adds	r1, #1
 8008a98:	f43f adcd 	beq.w	8008636 <_strtod_l+0x43e>
 8008a9c:	f04f 0a00 	mov.w	sl, #0
 8008aa0:	4b8a      	ldr	r3, [pc, #552]	@ (8008ccc <_strtod_l+0xad4>)
 8008aa2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008aa4:	401a      	ands	r2, r3
 8008aa6:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8008aaa:	9b08      	ldr	r3, [sp, #32]
 8008aac:	2b00      	cmp	r3, #0
 8008aae:	d1c1      	bne.n	8008a34 <_strtod_l+0x83c>
 8008ab0:	e5cc      	b.n	800864c <_strtod_l+0x454>
 8008ab2:	f04f 33ff 	mov.w	r3, #4294967295
 8008ab6:	e7e8      	b.n	8008a8a <_strtod_l+0x892>
 8008ab8:	4613      	mov	r3, r2
 8008aba:	e7e6      	b.n	8008a8a <_strtod_l+0x892>
 8008abc:	ea53 030a 	orrs.w	r3, r3, sl
 8008ac0:	d0aa      	beq.n	8008a18 <_strtod_l+0x820>
 8008ac2:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008ac4:	b1db      	cbz	r3, 8008afe <_strtod_l+0x906>
 8008ac6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008ac8:	4213      	tst	r3, r2
 8008aca:	d0ee      	beq.n	8008aaa <_strtod_l+0x8b2>
 8008acc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008ace:	4650      	mov	r0, sl
 8008ad0:	4659      	mov	r1, fp
 8008ad2:	9a08      	ldr	r2, [sp, #32]
 8008ad4:	b1bb      	cbz	r3, 8008b06 <_strtod_l+0x90e>
 8008ad6:	f7ff fb6d 	bl	80081b4 <sulp>
 8008ada:	4602      	mov	r2, r0
 8008adc:	460b      	mov	r3, r1
 8008ade:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008ae2:	f7f7 fb43 	bl	800016c <__adddf3>
 8008ae6:	4682      	mov	sl, r0
 8008ae8:	468b      	mov	fp, r1
 8008aea:	e7de      	b.n	8008aaa <_strtod_l+0x8b2>
 8008aec:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8008af0:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8008af4:	f04f 3aff 	mov.w	sl, #4294967295
 8008af8:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8008afc:	e7d5      	b.n	8008aaa <_strtod_l+0x8b2>
 8008afe:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008b00:	ea13 0f0a 	tst.w	r3, sl
 8008b04:	e7e1      	b.n	8008aca <_strtod_l+0x8d2>
 8008b06:	f7ff fb55 	bl	80081b4 <sulp>
 8008b0a:	4602      	mov	r2, r0
 8008b0c:	460b      	mov	r3, r1
 8008b0e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008b12:	f7f7 fb29 	bl	8000168 <__aeabi_dsub>
 8008b16:	2200      	movs	r2, #0
 8008b18:	2300      	movs	r3, #0
 8008b1a:	4682      	mov	sl, r0
 8008b1c:	468b      	mov	fp, r1
 8008b1e:	f7f7 ff43 	bl	80009a8 <__aeabi_dcmpeq>
 8008b22:	2800      	cmp	r0, #0
 8008b24:	d0c1      	beq.n	8008aaa <_strtod_l+0x8b2>
 8008b26:	e619      	b.n	800875c <_strtod_l+0x564>
 8008b28:	4641      	mov	r1, r8
 8008b2a:	4620      	mov	r0, r4
 8008b2c:	f7ff face 	bl	80080cc <__ratio>
 8008b30:	2200      	movs	r2, #0
 8008b32:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8008b36:	4606      	mov	r6, r0
 8008b38:	460f      	mov	r7, r1
 8008b3a:	f7f7 ff49 	bl	80009d0 <__aeabi_dcmple>
 8008b3e:	2800      	cmp	r0, #0
 8008b40:	d06d      	beq.n	8008c1e <_strtod_l+0xa26>
 8008b42:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008b44:	2b00      	cmp	r3, #0
 8008b46:	d178      	bne.n	8008c3a <_strtod_l+0xa42>
 8008b48:	f1ba 0f00 	cmp.w	sl, #0
 8008b4c:	d156      	bne.n	8008bfc <_strtod_l+0xa04>
 8008b4e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008b50:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	d158      	bne.n	8008c0a <_strtod_l+0xa12>
 8008b58:	2200      	movs	r2, #0
 8008b5a:	4630      	mov	r0, r6
 8008b5c:	4639      	mov	r1, r7
 8008b5e:	4b5e      	ldr	r3, [pc, #376]	@ (8008cd8 <_strtod_l+0xae0>)
 8008b60:	f7f7 ff2c 	bl	80009bc <__aeabi_dcmplt>
 8008b64:	2800      	cmp	r0, #0
 8008b66:	d157      	bne.n	8008c18 <_strtod_l+0xa20>
 8008b68:	4630      	mov	r0, r6
 8008b6a:	4639      	mov	r1, r7
 8008b6c:	2200      	movs	r2, #0
 8008b6e:	4b5b      	ldr	r3, [pc, #364]	@ (8008cdc <_strtod_l+0xae4>)
 8008b70:	f7f7 fcb2 	bl	80004d8 <__aeabi_dmul>
 8008b74:	4606      	mov	r6, r0
 8008b76:	460f      	mov	r7, r1
 8008b78:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8008b7c:	9606      	str	r6, [sp, #24]
 8008b7e:	9307      	str	r3, [sp, #28]
 8008b80:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008b84:	4d51      	ldr	r5, [pc, #324]	@ (8008ccc <_strtod_l+0xad4>)
 8008b86:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8008b8a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008b8c:	401d      	ands	r5, r3
 8008b8e:	4b54      	ldr	r3, [pc, #336]	@ (8008ce0 <_strtod_l+0xae8>)
 8008b90:	429d      	cmp	r5, r3
 8008b92:	f040 80ab 	bne.w	8008cec <_strtod_l+0xaf4>
 8008b96:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008b98:	4650      	mov	r0, sl
 8008b9a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8008b9e:	4659      	mov	r1, fp
 8008ba0:	f7ff f9d4 	bl	8007f4c <__ulp>
 8008ba4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008ba8:	f7f7 fc96 	bl	80004d8 <__aeabi_dmul>
 8008bac:	4652      	mov	r2, sl
 8008bae:	465b      	mov	r3, fp
 8008bb0:	f7f7 fadc 	bl	800016c <__adddf3>
 8008bb4:	460b      	mov	r3, r1
 8008bb6:	4945      	ldr	r1, [pc, #276]	@ (8008ccc <_strtod_l+0xad4>)
 8008bb8:	4a4a      	ldr	r2, [pc, #296]	@ (8008ce4 <_strtod_l+0xaec>)
 8008bba:	4019      	ands	r1, r3
 8008bbc:	4291      	cmp	r1, r2
 8008bbe:	4682      	mov	sl, r0
 8008bc0:	d942      	bls.n	8008c48 <_strtod_l+0xa50>
 8008bc2:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008bc4:	4b43      	ldr	r3, [pc, #268]	@ (8008cd4 <_strtod_l+0xadc>)
 8008bc6:	429a      	cmp	r2, r3
 8008bc8:	d103      	bne.n	8008bd2 <_strtod_l+0x9da>
 8008bca:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008bcc:	3301      	adds	r3, #1
 8008bce:	f43f ad32 	beq.w	8008636 <_strtod_l+0x43e>
 8008bd2:	f04f 3aff 	mov.w	sl, #4294967295
 8008bd6:	f8df b0fc 	ldr.w	fp, [pc, #252]	@ 8008cd4 <_strtod_l+0xadc>
 8008bda:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008bdc:	9805      	ldr	r0, [sp, #20]
 8008bde:	f7fe fe89 	bl	80078f4 <_Bfree>
 8008be2:	4649      	mov	r1, r9
 8008be4:	9805      	ldr	r0, [sp, #20]
 8008be6:	f7fe fe85 	bl	80078f4 <_Bfree>
 8008bea:	4641      	mov	r1, r8
 8008bec:	9805      	ldr	r0, [sp, #20]
 8008bee:	f7fe fe81 	bl	80078f4 <_Bfree>
 8008bf2:	4621      	mov	r1, r4
 8008bf4:	9805      	ldr	r0, [sp, #20]
 8008bf6:	f7fe fe7d 	bl	80078f4 <_Bfree>
 8008bfa:	e61c      	b.n	8008836 <_strtod_l+0x63e>
 8008bfc:	f1ba 0f01 	cmp.w	sl, #1
 8008c00:	d103      	bne.n	8008c0a <_strtod_l+0xa12>
 8008c02:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008c04:	2b00      	cmp	r3, #0
 8008c06:	f43f ada9 	beq.w	800875c <_strtod_l+0x564>
 8008c0a:	2200      	movs	r2, #0
 8008c0c:	4b36      	ldr	r3, [pc, #216]	@ (8008ce8 <_strtod_l+0xaf0>)
 8008c0e:	2600      	movs	r6, #0
 8008c10:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8008c14:	4f30      	ldr	r7, [pc, #192]	@ (8008cd8 <_strtod_l+0xae0>)
 8008c16:	e7b3      	b.n	8008b80 <_strtod_l+0x988>
 8008c18:	2600      	movs	r6, #0
 8008c1a:	4f30      	ldr	r7, [pc, #192]	@ (8008cdc <_strtod_l+0xae4>)
 8008c1c:	e7ac      	b.n	8008b78 <_strtod_l+0x980>
 8008c1e:	4630      	mov	r0, r6
 8008c20:	4639      	mov	r1, r7
 8008c22:	4b2e      	ldr	r3, [pc, #184]	@ (8008cdc <_strtod_l+0xae4>)
 8008c24:	2200      	movs	r2, #0
 8008c26:	f7f7 fc57 	bl	80004d8 <__aeabi_dmul>
 8008c2a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008c2c:	4606      	mov	r6, r0
 8008c2e:	460f      	mov	r7, r1
 8008c30:	2b00      	cmp	r3, #0
 8008c32:	d0a1      	beq.n	8008b78 <_strtod_l+0x980>
 8008c34:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8008c38:	e7a2      	b.n	8008b80 <_strtod_l+0x988>
 8008c3a:	2200      	movs	r2, #0
 8008c3c:	4b26      	ldr	r3, [pc, #152]	@ (8008cd8 <_strtod_l+0xae0>)
 8008c3e:	4616      	mov	r6, r2
 8008c40:	461f      	mov	r7, r3
 8008c42:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8008c46:	e79b      	b.n	8008b80 <_strtod_l+0x988>
 8008c48:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8008c4c:	9b08      	ldr	r3, [sp, #32]
 8008c4e:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8008c52:	2b00      	cmp	r3, #0
 8008c54:	d1c1      	bne.n	8008bda <_strtod_l+0x9e2>
 8008c56:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008c5a:	0d1b      	lsrs	r3, r3, #20
 8008c5c:	051b      	lsls	r3, r3, #20
 8008c5e:	429d      	cmp	r5, r3
 8008c60:	d1bb      	bne.n	8008bda <_strtod_l+0x9e2>
 8008c62:	4630      	mov	r0, r6
 8008c64:	4639      	mov	r1, r7
 8008c66:	f7f8 f9dd 	bl	8001024 <__aeabi_d2lz>
 8008c6a:	f7f7 fc07 	bl	800047c <__aeabi_l2d>
 8008c6e:	4602      	mov	r2, r0
 8008c70:	460b      	mov	r3, r1
 8008c72:	4630      	mov	r0, r6
 8008c74:	4639      	mov	r1, r7
 8008c76:	f7f7 fa77 	bl	8000168 <__aeabi_dsub>
 8008c7a:	460b      	mov	r3, r1
 8008c7c:	4602      	mov	r2, r0
 8008c7e:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8008c82:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8008c86:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008c88:	ea46 060a 	orr.w	r6, r6, sl
 8008c8c:	431e      	orrs	r6, r3
 8008c8e:	d06a      	beq.n	8008d66 <_strtod_l+0xb6e>
 8008c90:	a309      	add	r3, pc, #36	@ (adr r3, 8008cb8 <_strtod_l+0xac0>)
 8008c92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c96:	f7f7 fe91 	bl	80009bc <__aeabi_dcmplt>
 8008c9a:	2800      	cmp	r0, #0
 8008c9c:	f47f acd6 	bne.w	800864c <_strtod_l+0x454>
 8008ca0:	a307      	add	r3, pc, #28	@ (adr r3, 8008cc0 <_strtod_l+0xac8>)
 8008ca2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ca6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008caa:	f7f7 fea5 	bl	80009f8 <__aeabi_dcmpgt>
 8008cae:	2800      	cmp	r0, #0
 8008cb0:	d093      	beq.n	8008bda <_strtod_l+0x9e2>
 8008cb2:	e4cb      	b.n	800864c <_strtod_l+0x454>
 8008cb4:	f3af 8000 	nop.w
 8008cb8:	94a03595 	.word	0x94a03595
 8008cbc:	3fdfffff 	.word	0x3fdfffff
 8008cc0:	35afe535 	.word	0x35afe535
 8008cc4:	3fe00000 	.word	0x3fe00000
 8008cc8:	39500000 	.word	0x39500000
 8008ccc:	7ff00000 	.word	0x7ff00000
 8008cd0:	000fffff 	.word	0x000fffff
 8008cd4:	7fefffff 	.word	0x7fefffff
 8008cd8:	3ff00000 	.word	0x3ff00000
 8008cdc:	3fe00000 	.word	0x3fe00000
 8008ce0:	7fe00000 	.word	0x7fe00000
 8008ce4:	7c9fffff 	.word	0x7c9fffff
 8008ce8:	bff00000 	.word	0xbff00000
 8008cec:	9b08      	ldr	r3, [sp, #32]
 8008cee:	b323      	cbz	r3, 8008d3a <_strtod_l+0xb42>
 8008cf0:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8008cf4:	d821      	bhi.n	8008d3a <_strtod_l+0xb42>
 8008cf6:	a328      	add	r3, pc, #160	@ (adr r3, 8008d98 <_strtod_l+0xba0>)
 8008cf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cfc:	4630      	mov	r0, r6
 8008cfe:	4639      	mov	r1, r7
 8008d00:	f7f7 fe66 	bl	80009d0 <__aeabi_dcmple>
 8008d04:	b1a0      	cbz	r0, 8008d30 <_strtod_l+0xb38>
 8008d06:	4639      	mov	r1, r7
 8008d08:	4630      	mov	r0, r6
 8008d0a:	f7f7 febd 	bl	8000a88 <__aeabi_d2uiz>
 8008d0e:	2801      	cmp	r0, #1
 8008d10:	bf38      	it	cc
 8008d12:	2001      	movcc	r0, #1
 8008d14:	f7f7 fb66 	bl	80003e4 <__aeabi_ui2d>
 8008d18:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008d1a:	4606      	mov	r6, r0
 8008d1c:	460f      	mov	r7, r1
 8008d1e:	b9fb      	cbnz	r3, 8008d60 <_strtod_l+0xb68>
 8008d20:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8008d24:	9014      	str	r0, [sp, #80]	@ 0x50
 8008d26:	9315      	str	r3, [sp, #84]	@ 0x54
 8008d28:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8008d2c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8008d30:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008d32:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8008d36:	1b5b      	subs	r3, r3, r5
 8008d38:	9311      	str	r3, [sp, #68]	@ 0x44
 8008d3a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008d3e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8008d42:	f7ff f903 	bl	8007f4c <__ulp>
 8008d46:	4602      	mov	r2, r0
 8008d48:	460b      	mov	r3, r1
 8008d4a:	4650      	mov	r0, sl
 8008d4c:	4659      	mov	r1, fp
 8008d4e:	f7f7 fbc3 	bl	80004d8 <__aeabi_dmul>
 8008d52:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8008d56:	f7f7 fa09 	bl	800016c <__adddf3>
 8008d5a:	4682      	mov	sl, r0
 8008d5c:	468b      	mov	fp, r1
 8008d5e:	e775      	b.n	8008c4c <_strtod_l+0xa54>
 8008d60:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8008d64:	e7e0      	b.n	8008d28 <_strtod_l+0xb30>
 8008d66:	a30e      	add	r3, pc, #56	@ (adr r3, 8008da0 <_strtod_l+0xba8>)
 8008d68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d6c:	f7f7 fe26 	bl	80009bc <__aeabi_dcmplt>
 8008d70:	e79d      	b.n	8008cae <_strtod_l+0xab6>
 8008d72:	2300      	movs	r3, #0
 8008d74:	930e      	str	r3, [sp, #56]	@ 0x38
 8008d76:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008d78:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8008d7a:	6013      	str	r3, [r2, #0]
 8008d7c:	f7ff ba79 	b.w	8008272 <_strtod_l+0x7a>
 8008d80:	2a65      	cmp	r2, #101	@ 0x65
 8008d82:	f43f ab72 	beq.w	800846a <_strtod_l+0x272>
 8008d86:	2a45      	cmp	r2, #69	@ 0x45
 8008d88:	f43f ab6f 	beq.w	800846a <_strtod_l+0x272>
 8008d8c:	2301      	movs	r3, #1
 8008d8e:	f7ff bbaa 	b.w	80084e6 <_strtod_l+0x2ee>
 8008d92:	bf00      	nop
 8008d94:	f3af 8000 	nop.w
 8008d98:	ffc00000 	.word	0xffc00000
 8008d9c:	41dfffff 	.word	0x41dfffff
 8008da0:	94a03595 	.word	0x94a03595
 8008da4:	3fcfffff 	.word	0x3fcfffff

08008da8 <_strtod_r>:
 8008da8:	4b01      	ldr	r3, [pc, #4]	@ (8008db0 <_strtod_r+0x8>)
 8008daa:	f7ff ba25 	b.w	80081f8 <_strtod_l>
 8008dae:	bf00      	nop
 8008db0:	200000f8 	.word	0x200000f8

08008db4 <_strtol_l.isra.0>:
 8008db4:	2b24      	cmp	r3, #36	@ 0x24
 8008db6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008dba:	4686      	mov	lr, r0
 8008dbc:	4690      	mov	r8, r2
 8008dbe:	d801      	bhi.n	8008dc4 <_strtol_l.isra.0+0x10>
 8008dc0:	2b01      	cmp	r3, #1
 8008dc2:	d106      	bne.n	8008dd2 <_strtol_l.isra.0+0x1e>
 8008dc4:	f7fd fdae 	bl	8006924 <__errno>
 8008dc8:	2316      	movs	r3, #22
 8008dca:	6003      	str	r3, [r0, #0]
 8008dcc:	2000      	movs	r0, #0
 8008dce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008dd2:	460d      	mov	r5, r1
 8008dd4:	4833      	ldr	r0, [pc, #204]	@ (8008ea4 <_strtol_l.isra.0+0xf0>)
 8008dd6:	462a      	mov	r2, r5
 8008dd8:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008ddc:	5d06      	ldrb	r6, [r0, r4]
 8008dde:	f016 0608 	ands.w	r6, r6, #8
 8008de2:	d1f8      	bne.n	8008dd6 <_strtol_l.isra.0+0x22>
 8008de4:	2c2d      	cmp	r4, #45	@ 0x2d
 8008de6:	d110      	bne.n	8008e0a <_strtol_l.isra.0+0x56>
 8008de8:	2601      	movs	r6, #1
 8008dea:	782c      	ldrb	r4, [r5, #0]
 8008dec:	1c95      	adds	r5, r2, #2
 8008dee:	f033 0210 	bics.w	r2, r3, #16
 8008df2:	d115      	bne.n	8008e20 <_strtol_l.isra.0+0x6c>
 8008df4:	2c30      	cmp	r4, #48	@ 0x30
 8008df6:	d10d      	bne.n	8008e14 <_strtol_l.isra.0+0x60>
 8008df8:	782a      	ldrb	r2, [r5, #0]
 8008dfa:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8008dfe:	2a58      	cmp	r2, #88	@ 0x58
 8008e00:	d108      	bne.n	8008e14 <_strtol_l.isra.0+0x60>
 8008e02:	786c      	ldrb	r4, [r5, #1]
 8008e04:	3502      	adds	r5, #2
 8008e06:	2310      	movs	r3, #16
 8008e08:	e00a      	b.n	8008e20 <_strtol_l.isra.0+0x6c>
 8008e0a:	2c2b      	cmp	r4, #43	@ 0x2b
 8008e0c:	bf04      	itt	eq
 8008e0e:	782c      	ldrbeq	r4, [r5, #0]
 8008e10:	1c95      	addeq	r5, r2, #2
 8008e12:	e7ec      	b.n	8008dee <_strtol_l.isra.0+0x3a>
 8008e14:	2b00      	cmp	r3, #0
 8008e16:	d1f6      	bne.n	8008e06 <_strtol_l.isra.0+0x52>
 8008e18:	2c30      	cmp	r4, #48	@ 0x30
 8008e1a:	bf14      	ite	ne
 8008e1c:	230a      	movne	r3, #10
 8008e1e:	2308      	moveq	r3, #8
 8008e20:	2200      	movs	r2, #0
 8008e22:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8008e26:	f10c 3cff 	add.w	ip, ip, #4294967295
 8008e2a:	fbbc f9f3 	udiv	r9, ip, r3
 8008e2e:	4610      	mov	r0, r2
 8008e30:	fb03 ca19 	mls	sl, r3, r9, ip
 8008e34:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8008e38:	2f09      	cmp	r7, #9
 8008e3a:	d80f      	bhi.n	8008e5c <_strtol_l.isra.0+0xa8>
 8008e3c:	463c      	mov	r4, r7
 8008e3e:	42a3      	cmp	r3, r4
 8008e40:	dd1b      	ble.n	8008e7a <_strtol_l.isra.0+0xc6>
 8008e42:	1c57      	adds	r7, r2, #1
 8008e44:	d007      	beq.n	8008e56 <_strtol_l.isra.0+0xa2>
 8008e46:	4581      	cmp	r9, r0
 8008e48:	d314      	bcc.n	8008e74 <_strtol_l.isra.0+0xc0>
 8008e4a:	d101      	bne.n	8008e50 <_strtol_l.isra.0+0x9c>
 8008e4c:	45a2      	cmp	sl, r4
 8008e4e:	db11      	blt.n	8008e74 <_strtol_l.isra.0+0xc0>
 8008e50:	2201      	movs	r2, #1
 8008e52:	fb00 4003 	mla	r0, r0, r3, r4
 8008e56:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008e5a:	e7eb      	b.n	8008e34 <_strtol_l.isra.0+0x80>
 8008e5c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8008e60:	2f19      	cmp	r7, #25
 8008e62:	d801      	bhi.n	8008e68 <_strtol_l.isra.0+0xb4>
 8008e64:	3c37      	subs	r4, #55	@ 0x37
 8008e66:	e7ea      	b.n	8008e3e <_strtol_l.isra.0+0x8a>
 8008e68:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8008e6c:	2f19      	cmp	r7, #25
 8008e6e:	d804      	bhi.n	8008e7a <_strtol_l.isra.0+0xc6>
 8008e70:	3c57      	subs	r4, #87	@ 0x57
 8008e72:	e7e4      	b.n	8008e3e <_strtol_l.isra.0+0x8a>
 8008e74:	f04f 32ff 	mov.w	r2, #4294967295
 8008e78:	e7ed      	b.n	8008e56 <_strtol_l.isra.0+0xa2>
 8008e7a:	1c53      	adds	r3, r2, #1
 8008e7c:	d108      	bne.n	8008e90 <_strtol_l.isra.0+0xdc>
 8008e7e:	2322      	movs	r3, #34	@ 0x22
 8008e80:	4660      	mov	r0, ip
 8008e82:	f8ce 3000 	str.w	r3, [lr]
 8008e86:	f1b8 0f00 	cmp.w	r8, #0
 8008e8a:	d0a0      	beq.n	8008dce <_strtol_l.isra.0+0x1a>
 8008e8c:	1e69      	subs	r1, r5, #1
 8008e8e:	e006      	b.n	8008e9e <_strtol_l.isra.0+0xea>
 8008e90:	b106      	cbz	r6, 8008e94 <_strtol_l.isra.0+0xe0>
 8008e92:	4240      	negs	r0, r0
 8008e94:	f1b8 0f00 	cmp.w	r8, #0
 8008e98:	d099      	beq.n	8008dce <_strtol_l.isra.0+0x1a>
 8008e9a:	2a00      	cmp	r2, #0
 8008e9c:	d1f6      	bne.n	8008e8c <_strtol_l.isra.0+0xd8>
 8008e9e:	f8c8 1000 	str.w	r1, [r8]
 8008ea2:	e794      	b.n	8008dce <_strtol_l.isra.0+0x1a>
 8008ea4:	0800aa81 	.word	0x0800aa81

08008ea8 <_strtol_r>:
 8008ea8:	f7ff bf84 	b.w	8008db4 <_strtol_l.isra.0>

08008eac <__ssputs_r>:
 8008eac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008eb0:	461f      	mov	r7, r3
 8008eb2:	688e      	ldr	r6, [r1, #8]
 8008eb4:	4682      	mov	sl, r0
 8008eb6:	42be      	cmp	r6, r7
 8008eb8:	460c      	mov	r4, r1
 8008eba:	4690      	mov	r8, r2
 8008ebc:	680b      	ldr	r3, [r1, #0]
 8008ebe:	d82d      	bhi.n	8008f1c <__ssputs_r+0x70>
 8008ec0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008ec4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008ec8:	d026      	beq.n	8008f18 <__ssputs_r+0x6c>
 8008eca:	6965      	ldr	r5, [r4, #20]
 8008ecc:	6909      	ldr	r1, [r1, #16]
 8008ece:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008ed2:	eba3 0901 	sub.w	r9, r3, r1
 8008ed6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008eda:	1c7b      	adds	r3, r7, #1
 8008edc:	444b      	add	r3, r9
 8008ede:	106d      	asrs	r5, r5, #1
 8008ee0:	429d      	cmp	r5, r3
 8008ee2:	bf38      	it	cc
 8008ee4:	461d      	movcc	r5, r3
 8008ee6:	0553      	lsls	r3, r2, #21
 8008ee8:	d527      	bpl.n	8008f3a <__ssputs_r+0x8e>
 8008eea:	4629      	mov	r1, r5
 8008eec:	f7fe fc36 	bl	800775c <_malloc_r>
 8008ef0:	4606      	mov	r6, r0
 8008ef2:	b360      	cbz	r0, 8008f4e <__ssputs_r+0xa2>
 8008ef4:	464a      	mov	r2, r9
 8008ef6:	6921      	ldr	r1, [r4, #16]
 8008ef8:	f7fd fd4f 	bl	800699a <memcpy>
 8008efc:	89a3      	ldrh	r3, [r4, #12]
 8008efe:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8008f02:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008f06:	81a3      	strh	r3, [r4, #12]
 8008f08:	6126      	str	r6, [r4, #16]
 8008f0a:	444e      	add	r6, r9
 8008f0c:	6026      	str	r6, [r4, #0]
 8008f0e:	463e      	mov	r6, r7
 8008f10:	6165      	str	r5, [r4, #20]
 8008f12:	eba5 0509 	sub.w	r5, r5, r9
 8008f16:	60a5      	str	r5, [r4, #8]
 8008f18:	42be      	cmp	r6, r7
 8008f1a:	d900      	bls.n	8008f1e <__ssputs_r+0x72>
 8008f1c:	463e      	mov	r6, r7
 8008f1e:	4632      	mov	r2, r6
 8008f20:	4641      	mov	r1, r8
 8008f22:	6820      	ldr	r0, [r4, #0]
 8008f24:	f000 fb63 	bl	80095ee <memmove>
 8008f28:	2000      	movs	r0, #0
 8008f2a:	68a3      	ldr	r3, [r4, #8]
 8008f2c:	1b9b      	subs	r3, r3, r6
 8008f2e:	60a3      	str	r3, [r4, #8]
 8008f30:	6823      	ldr	r3, [r4, #0]
 8008f32:	4433      	add	r3, r6
 8008f34:	6023      	str	r3, [r4, #0]
 8008f36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008f3a:	462a      	mov	r2, r5
 8008f3c:	f000 ff39 	bl	8009db2 <_realloc_r>
 8008f40:	4606      	mov	r6, r0
 8008f42:	2800      	cmp	r0, #0
 8008f44:	d1e0      	bne.n	8008f08 <__ssputs_r+0x5c>
 8008f46:	4650      	mov	r0, sl
 8008f48:	6921      	ldr	r1, [r4, #16]
 8008f4a:	f7fe fb95 	bl	8007678 <_free_r>
 8008f4e:	230c      	movs	r3, #12
 8008f50:	f8ca 3000 	str.w	r3, [sl]
 8008f54:	89a3      	ldrh	r3, [r4, #12]
 8008f56:	f04f 30ff 	mov.w	r0, #4294967295
 8008f5a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008f5e:	81a3      	strh	r3, [r4, #12]
 8008f60:	e7e9      	b.n	8008f36 <__ssputs_r+0x8a>
	...

08008f64 <_svfiprintf_r>:
 8008f64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f68:	4698      	mov	r8, r3
 8008f6a:	898b      	ldrh	r3, [r1, #12]
 8008f6c:	4607      	mov	r7, r0
 8008f6e:	061b      	lsls	r3, r3, #24
 8008f70:	460d      	mov	r5, r1
 8008f72:	4614      	mov	r4, r2
 8008f74:	b09d      	sub	sp, #116	@ 0x74
 8008f76:	d510      	bpl.n	8008f9a <_svfiprintf_r+0x36>
 8008f78:	690b      	ldr	r3, [r1, #16]
 8008f7a:	b973      	cbnz	r3, 8008f9a <_svfiprintf_r+0x36>
 8008f7c:	2140      	movs	r1, #64	@ 0x40
 8008f7e:	f7fe fbed 	bl	800775c <_malloc_r>
 8008f82:	6028      	str	r0, [r5, #0]
 8008f84:	6128      	str	r0, [r5, #16]
 8008f86:	b930      	cbnz	r0, 8008f96 <_svfiprintf_r+0x32>
 8008f88:	230c      	movs	r3, #12
 8008f8a:	603b      	str	r3, [r7, #0]
 8008f8c:	f04f 30ff 	mov.w	r0, #4294967295
 8008f90:	b01d      	add	sp, #116	@ 0x74
 8008f92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f96:	2340      	movs	r3, #64	@ 0x40
 8008f98:	616b      	str	r3, [r5, #20]
 8008f9a:	2300      	movs	r3, #0
 8008f9c:	9309      	str	r3, [sp, #36]	@ 0x24
 8008f9e:	2320      	movs	r3, #32
 8008fa0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008fa4:	2330      	movs	r3, #48	@ 0x30
 8008fa6:	f04f 0901 	mov.w	r9, #1
 8008faa:	f8cd 800c 	str.w	r8, [sp, #12]
 8008fae:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8009148 <_svfiprintf_r+0x1e4>
 8008fb2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008fb6:	4623      	mov	r3, r4
 8008fb8:	469a      	mov	sl, r3
 8008fba:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008fbe:	b10a      	cbz	r2, 8008fc4 <_svfiprintf_r+0x60>
 8008fc0:	2a25      	cmp	r2, #37	@ 0x25
 8008fc2:	d1f9      	bne.n	8008fb8 <_svfiprintf_r+0x54>
 8008fc4:	ebba 0b04 	subs.w	fp, sl, r4
 8008fc8:	d00b      	beq.n	8008fe2 <_svfiprintf_r+0x7e>
 8008fca:	465b      	mov	r3, fp
 8008fcc:	4622      	mov	r2, r4
 8008fce:	4629      	mov	r1, r5
 8008fd0:	4638      	mov	r0, r7
 8008fd2:	f7ff ff6b 	bl	8008eac <__ssputs_r>
 8008fd6:	3001      	adds	r0, #1
 8008fd8:	f000 80a7 	beq.w	800912a <_svfiprintf_r+0x1c6>
 8008fdc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008fde:	445a      	add	r2, fp
 8008fe0:	9209      	str	r2, [sp, #36]	@ 0x24
 8008fe2:	f89a 3000 	ldrb.w	r3, [sl]
 8008fe6:	2b00      	cmp	r3, #0
 8008fe8:	f000 809f 	beq.w	800912a <_svfiprintf_r+0x1c6>
 8008fec:	2300      	movs	r3, #0
 8008fee:	f04f 32ff 	mov.w	r2, #4294967295
 8008ff2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008ff6:	f10a 0a01 	add.w	sl, sl, #1
 8008ffa:	9304      	str	r3, [sp, #16]
 8008ffc:	9307      	str	r3, [sp, #28]
 8008ffe:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009002:	931a      	str	r3, [sp, #104]	@ 0x68
 8009004:	4654      	mov	r4, sl
 8009006:	2205      	movs	r2, #5
 8009008:	f814 1b01 	ldrb.w	r1, [r4], #1
 800900c:	484e      	ldr	r0, [pc, #312]	@ (8009148 <_svfiprintf_r+0x1e4>)
 800900e:	f7fd fcb6 	bl	800697e <memchr>
 8009012:	9a04      	ldr	r2, [sp, #16]
 8009014:	b9d8      	cbnz	r0, 800904e <_svfiprintf_r+0xea>
 8009016:	06d0      	lsls	r0, r2, #27
 8009018:	bf44      	itt	mi
 800901a:	2320      	movmi	r3, #32
 800901c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009020:	0711      	lsls	r1, r2, #28
 8009022:	bf44      	itt	mi
 8009024:	232b      	movmi	r3, #43	@ 0x2b
 8009026:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800902a:	f89a 3000 	ldrb.w	r3, [sl]
 800902e:	2b2a      	cmp	r3, #42	@ 0x2a
 8009030:	d015      	beq.n	800905e <_svfiprintf_r+0xfa>
 8009032:	4654      	mov	r4, sl
 8009034:	2000      	movs	r0, #0
 8009036:	f04f 0c0a 	mov.w	ip, #10
 800903a:	9a07      	ldr	r2, [sp, #28]
 800903c:	4621      	mov	r1, r4
 800903e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009042:	3b30      	subs	r3, #48	@ 0x30
 8009044:	2b09      	cmp	r3, #9
 8009046:	d94b      	bls.n	80090e0 <_svfiprintf_r+0x17c>
 8009048:	b1b0      	cbz	r0, 8009078 <_svfiprintf_r+0x114>
 800904a:	9207      	str	r2, [sp, #28]
 800904c:	e014      	b.n	8009078 <_svfiprintf_r+0x114>
 800904e:	eba0 0308 	sub.w	r3, r0, r8
 8009052:	fa09 f303 	lsl.w	r3, r9, r3
 8009056:	4313      	orrs	r3, r2
 8009058:	46a2      	mov	sl, r4
 800905a:	9304      	str	r3, [sp, #16]
 800905c:	e7d2      	b.n	8009004 <_svfiprintf_r+0xa0>
 800905e:	9b03      	ldr	r3, [sp, #12]
 8009060:	1d19      	adds	r1, r3, #4
 8009062:	681b      	ldr	r3, [r3, #0]
 8009064:	9103      	str	r1, [sp, #12]
 8009066:	2b00      	cmp	r3, #0
 8009068:	bfbb      	ittet	lt
 800906a:	425b      	neglt	r3, r3
 800906c:	f042 0202 	orrlt.w	r2, r2, #2
 8009070:	9307      	strge	r3, [sp, #28]
 8009072:	9307      	strlt	r3, [sp, #28]
 8009074:	bfb8      	it	lt
 8009076:	9204      	strlt	r2, [sp, #16]
 8009078:	7823      	ldrb	r3, [r4, #0]
 800907a:	2b2e      	cmp	r3, #46	@ 0x2e
 800907c:	d10a      	bne.n	8009094 <_svfiprintf_r+0x130>
 800907e:	7863      	ldrb	r3, [r4, #1]
 8009080:	2b2a      	cmp	r3, #42	@ 0x2a
 8009082:	d132      	bne.n	80090ea <_svfiprintf_r+0x186>
 8009084:	9b03      	ldr	r3, [sp, #12]
 8009086:	3402      	adds	r4, #2
 8009088:	1d1a      	adds	r2, r3, #4
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	9203      	str	r2, [sp, #12]
 800908e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009092:	9305      	str	r3, [sp, #20]
 8009094:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 800914c <_svfiprintf_r+0x1e8>
 8009098:	2203      	movs	r2, #3
 800909a:	4650      	mov	r0, sl
 800909c:	7821      	ldrb	r1, [r4, #0]
 800909e:	f7fd fc6e 	bl	800697e <memchr>
 80090a2:	b138      	cbz	r0, 80090b4 <_svfiprintf_r+0x150>
 80090a4:	2240      	movs	r2, #64	@ 0x40
 80090a6:	9b04      	ldr	r3, [sp, #16]
 80090a8:	eba0 000a 	sub.w	r0, r0, sl
 80090ac:	4082      	lsls	r2, r0
 80090ae:	4313      	orrs	r3, r2
 80090b0:	3401      	adds	r4, #1
 80090b2:	9304      	str	r3, [sp, #16]
 80090b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80090b8:	2206      	movs	r2, #6
 80090ba:	4825      	ldr	r0, [pc, #148]	@ (8009150 <_svfiprintf_r+0x1ec>)
 80090bc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80090c0:	f7fd fc5d 	bl	800697e <memchr>
 80090c4:	2800      	cmp	r0, #0
 80090c6:	d036      	beq.n	8009136 <_svfiprintf_r+0x1d2>
 80090c8:	4b22      	ldr	r3, [pc, #136]	@ (8009154 <_svfiprintf_r+0x1f0>)
 80090ca:	bb1b      	cbnz	r3, 8009114 <_svfiprintf_r+0x1b0>
 80090cc:	9b03      	ldr	r3, [sp, #12]
 80090ce:	3307      	adds	r3, #7
 80090d0:	f023 0307 	bic.w	r3, r3, #7
 80090d4:	3308      	adds	r3, #8
 80090d6:	9303      	str	r3, [sp, #12]
 80090d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80090da:	4433      	add	r3, r6
 80090dc:	9309      	str	r3, [sp, #36]	@ 0x24
 80090de:	e76a      	b.n	8008fb6 <_svfiprintf_r+0x52>
 80090e0:	460c      	mov	r4, r1
 80090e2:	2001      	movs	r0, #1
 80090e4:	fb0c 3202 	mla	r2, ip, r2, r3
 80090e8:	e7a8      	b.n	800903c <_svfiprintf_r+0xd8>
 80090ea:	2300      	movs	r3, #0
 80090ec:	f04f 0c0a 	mov.w	ip, #10
 80090f0:	4619      	mov	r1, r3
 80090f2:	3401      	adds	r4, #1
 80090f4:	9305      	str	r3, [sp, #20]
 80090f6:	4620      	mov	r0, r4
 80090f8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80090fc:	3a30      	subs	r2, #48	@ 0x30
 80090fe:	2a09      	cmp	r2, #9
 8009100:	d903      	bls.n	800910a <_svfiprintf_r+0x1a6>
 8009102:	2b00      	cmp	r3, #0
 8009104:	d0c6      	beq.n	8009094 <_svfiprintf_r+0x130>
 8009106:	9105      	str	r1, [sp, #20]
 8009108:	e7c4      	b.n	8009094 <_svfiprintf_r+0x130>
 800910a:	4604      	mov	r4, r0
 800910c:	2301      	movs	r3, #1
 800910e:	fb0c 2101 	mla	r1, ip, r1, r2
 8009112:	e7f0      	b.n	80090f6 <_svfiprintf_r+0x192>
 8009114:	ab03      	add	r3, sp, #12
 8009116:	9300      	str	r3, [sp, #0]
 8009118:	462a      	mov	r2, r5
 800911a:	4638      	mov	r0, r7
 800911c:	4b0e      	ldr	r3, [pc, #56]	@ (8009158 <_svfiprintf_r+0x1f4>)
 800911e:	a904      	add	r1, sp, #16
 8009120:	f7fc fbbc 	bl	800589c <_printf_float>
 8009124:	1c42      	adds	r2, r0, #1
 8009126:	4606      	mov	r6, r0
 8009128:	d1d6      	bne.n	80090d8 <_svfiprintf_r+0x174>
 800912a:	89ab      	ldrh	r3, [r5, #12]
 800912c:	065b      	lsls	r3, r3, #25
 800912e:	f53f af2d 	bmi.w	8008f8c <_svfiprintf_r+0x28>
 8009132:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009134:	e72c      	b.n	8008f90 <_svfiprintf_r+0x2c>
 8009136:	ab03      	add	r3, sp, #12
 8009138:	9300      	str	r3, [sp, #0]
 800913a:	462a      	mov	r2, r5
 800913c:	4638      	mov	r0, r7
 800913e:	4b06      	ldr	r3, [pc, #24]	@ (8009158 <_svfiprintf_r+0x1f4>)
 8009140:	a904      	add	r1, sp, #16
 8009142:	f7fc fe49 	bl	8005dd8 <_printf_i>
 8009146:	e7ed      	b.n	8009124 <_svfiprintf_r+0x1c0>
 8009148:	0800a87b 	.word	0x0800a87b
 800914c:	0800a881 	.word	0x0800a881
 8009150:	0800a885 	.word	0x0800a885
 8009154:	0800589d 	.word	0x0800589d
 8009158:	08008ead 	.word	0x08008ead

0800915c <__sfputc_r>:
 800915c:	6893      	ldr	r3, [r2, #8]
 800915e:	b410      	push	{r4}
 8009160:	3b01      	subs	r3, #1
 8009162:	2b00      	cmp	r3, #0
 8009164:	6093      	str	r3, [r2, #8]
 8009166:	da07      	bge.n	8009178 <__sfputc_r+0x1c>
 8009168:	6994      	ldr	r4, [r2, #24]
 800916a:	42a3      	cmp	r3, r4
 800916c:	db01      	blt.n	8009172 <__sfputc_r+0x16>
 800916e:	290a      	cmp	r1, #10
 8009170:	d102      	bne.n	8009178 <__sfputc_r+0x1c>
 8009172:	bc10      	pop	{r4}
 8009174:	f7fd baef 	b.w	8006756 <__swbuf_r>
 8009178:	6813      	ldr	r3, [r2, #0]
 800917a:	1c58      	adds	r0, r3, #1
 800917c:	6010      	str	r0, [r2, #0]
 800917e:	7019      	strb	r1, [r3, #0]
 8009180:	4608      	mov	r0, r1
 8009182:	bc10      	pop	{r4}
 8009184:	4770      	bx	lr

08009186 <__sfputs_r>:
 8009186:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009188:	4606      	mov	r6, r0
 800918a:	460f      	mov	r7, r1
 800918c:	4614      	mov	r4, r2
 800918e:	18d5      	adds	r5, r2, r3
 8009190:	42ac      	cmp	r4, r5
 8009192:	d101      	bne.n	8009198 <__sfputs_r+0x12>
 8009194:	2000      	movs	r0, #0
 8009196:	e007      	b.n	80091a8 <__sfputs_r+0x22>
 8009198:	463a      	mov	r2, r7
 800919a:	4630      	mov	r0, r6
 800919c:	f814 1b01 	ldrb.w	r1, [r4], #1
 80091a0:	f7ff ffdc 	bl	800915c <__sfputc_r>
 80091a4:	1c43      	adds	r3, r0, #1
 80091a6:	d1f3      	bne.n	8009190 <__sfputs_r+0xa>
 80091a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080091ac <_vfiprintf_r>:
 80091ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80091b0:	460d      	mov	r5, r1
 80091b2:	4614      	mov	r4, r2
 80091b4:	4698      	mov	r8, r3
 80091b6:	4606      	mov	r6, r0
 80091b8:	b09d      	sub	sp, #116	@ 0x74
 80091ba:	b118      	cbz	r0, 80091c4 <_vfiprintf_r+0x18>
 80091bc:	6a03      	ldr	r3, [r0, #32]
 80091be:	b90b      	cbnz	r3, 80091c4 <_vfiprintf_r+0x18>
 80091c0:	f7fd f9be 	bl	8006540 <__sinit>
 80091c4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80091c6:	07d9      	lsls	r1, r3, #31
 80091c8:	d405      	bmi.n	80091d6 <_vfiprintf_r+0x2a>
 80091ca:	89ab      	ldrh	r3, [r5, #12]
 80091cc:	059a      	lsls	r2, r3, #22
 80091ce:	d402      	bmi.n	80091d6 <_vfiprintf_r+0x2a>
 80091d0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80091d2:	f7fd fbd2 	bl	800697a <__retarget_lock_acquire_recursive>
 80091d6:	89ab      	ldrh	r3, [r5, #12]
 80091d8:	071b      	lsls	r3, r3, #28
 80091da:	d501      	bpl.n	80091e0 <_vfiprintf_r+0x34>
 80091dc:	692b      	ldr	r3, [r5, #16]
 80091de:	b99b      	cbnz	r3, 8009208 <_vfiprintf_r+0x5c>
 80091e0:	4629      	mov	r1, r5
 80091e2:	4630      	mov	r0, r6
 80091e4:	f7fd faf6 	bl	80067d4 <__swsetup_r>
 80091e8:	b170      	cbz	r0, 8009208 <_vfiprintf_r+0x5c>
 80091ea:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80091ec:	07dc      	lsls	r4, r3, #31
 80091ee:	d504      	bpl.n	80091fa <_vfiprintf_r+0x4e>
 80091f0:	f04f 30ff 	mov.w	r0, #4294967295
 80091f4:	b01d      	add	sp, #116	@ 0x74
 80091f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80091fa:	89ab      	ldrh	r3, [r5, #12]
 80091fc:	0598      	lsls	r0, r3, #22
 80091fe:	d4f7      	bmi.n	80091f0 <_vfiprintf_r+0x44>
 8009200:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009202:	f7fd fbbb 	bl	800697c <__retarget_lock_release_recursive>
 8009206:	e7f3      	b.n	80091f0 <_vfiprintf_r+0x44>
 8009208:	2300      	movs	r3, #0
 800920a:	9309      	str	r3, [sp, #36]	@ 0x24
 800920c:	2320      	movs	r3, #32
 800920e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009212:	2330      	movs	r3, #48	@ 0x30
 8009214:	f04f 0901 	mov.w	r9, #1
 8009218:	f8cd 800c 	str.w	r8, [sp, #12]
 800921c:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 80093c8 <_vfiprintf_r+0x21c>
 8009220:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009224:	4623      	mov	r3, r4
 8009226:	469a      	mov	sl, r3
 8009228:	f813 2b01 	ldrb.w	r2, [r3], #1
 800922c:	b10a      	cbz	r2, 8009232 <_vfiprintf_r+0x86>
 800922e:	2a25      	cmp	r2, #37	@ 0x25
 8009230:	d1f9      	bne.n	8009226 <_vfiprintf_r+0x7a>
 8009232:	ebba 0b04 	subs.w	fp, sl, r4
 8009236:	d00b      	beq.n	8009250 <_vfiprintf_r+0xa4>
 8009238:	465b      	mov	r3, fp
 800923a:	4622      	mov	r2, r4
 800923c:	4629      	mov	r1, r5
 800923e:	4630      	mov	r0, r6
 8009240:	f7ff ffa1 	bl	8009186 <__sfputs_r>
 8009244:	3001      	adds	r0, #1
 8009246:	f000 80a7 	beq.w	8009398 <_vfiprintf_r+0x1ec>
 800924a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800924c:	445a      	add	r2, fp
 800924e:	9209      	str	r2, [sp, #36]	@ 0x24
 8009250:	f89a 3000 	ldrb.w	r3, [sl]
 8009254:	2b00      	cmp	r3, #0
 8009256:	f000 809f 	beq.w	8009398 <_vfiprintf_r+0x1ec>
 800925a:	2300      	movs	r3, #0
 800925c:	f04f 32ff 	mov.w	r2, #4294967295
 8009260:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009264:	f10a 0a01 	add.w	sl, sl, #1
 8009268:	9304      	str	r3, [sp, #16]
 800926a:	9307      	str	r3, [sp, #28]
 800926c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009270:	931a      	str	r3, [sp, #104]	@ 0x68
 8009272:	4654      	mov	r4, sl
 8009274:	2205      	movs	r2, #5
 8009276:	f814 1b01 	ldrb.w	r1, [r4], #1
 800927a:	4853      	ldr	r0, [pc, #332]	@ (80093c8 <_vfiprintf_r+0x21c>)
 800927c:	f7fd fb7f 	bl	800697e <memchr>
 8009280:	9a04      	ldr	r2, [sp, #16]
 8009282:	b9d8      	cbnz	r0, 80092bc <_vfiprintf_r+0x110>
 8009284:	06d1      	lsls	r1, r2, #27
 8009286:	bf44      	itt	mi
 8009288:	2320      	movmi	r3, #32
 800928a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800928e:	0713      	lsls	r3, r2, #28
 8009290:	bf44      	itt	mi
 8009292:	232b      	movmi	r3, #43	@ 0x2b
 8009294:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009298:	f89a 3000 	ldrb.w	r3, [sl]
 800929c:	2b2a      	cmp	r3, #42	@ 0x2a
 800929e:	d015      	beq.n	80092cc <_vfiprintf_r+0x120>
 80092a0:	4654      	mov	r4, sl
 80092a2:	2000      	movs	r0, #0
 80092a4:	f04f 0c0a 	mov.w	ip, #10
 80092a8:	9a07      	ldr	r2, [sp, #28]
 80092aa:	4621      	mov	r1, r4
 80092ac:	f811 3b01 	ldrb.w	r3, [r1], #1
 80092b0:	3b30      	subs	r3, #48	@ 0x30
 80092b2:	2b09      	cmp	r3, #9
 80092b4:	d94b      	bls.n	800934e <_vfiprintf_r+0x1a2>
 80092b6:	b1b0      	cbz	r0, 80092e6 <_vfiprintf_r+0x13a>
 80092b8:	9207      	str	r2, [sp, #28]
 80092ba:	e014      	b.n	80092e6 <_vfiprintf_r+0x13a>
 80092bc:	eba0 0308 	sub.w	r3, r0, r8
 80092c0:	fa09 f303 	lsl.w	r3, r9, r3
 80092c4:	4313      	orrs	r3, r2
 80092c6:	46a2      	mov	sl, r4
 80092c8:	9304      	str	r3, [sp, #16]
 80092ca:	e7d2      	b.n	8009272 <_vfiprintf_r+0xc6>
 80092cc:	9b03      	ldr	r3, [sp, #12]
 80092ce:	1d19      	adds	r1, r3, #4
 80092d0:	681b      	ldr	r3, [r3, #0]
 80092d2:	9103      	str	r1, [sp, #12]
 80092d4:	2b00      	cmp	r3, #0
 80092d6:	bfbb      	ittet	lt
 80092d8:	425b      	neglt	r3, r3
 80092da:	f042 0202 	orrlt.w	r2, r2, #2
 80092de:	9307      	strge	r3, [sp, #28]
 80092e0:	9307      	strlt	r3, [sp, #28]
 80092e2:	bfb8      	it	lt
 80092e4:	9204      	strlt	r2, [sp, #16]
 80092e6:	7823      	ldrb	r3, [r4, #0]
 80092e8:	2b2e      	cmp	r3, #46	@ 0x2e
 80092ea:	d10a      	bne.n	8009302 <_vfiprintf_r+0x156>
 80092ec:	7863      	ldrb	r3, [r4, #1]
 80092ee:	2b2a      	cmp	r3, #42	@ 0x2a
 80092f0:	d132      	bne.n	8009358 <_vfiprintf_r+0x1ac>
 80092f2:	9b03      	ldr	r3, [sp, #12]
 80092f4:	3402      	adds	r4, #2
 80092f6:	1d1a      	adds	r2, r3, #4
 80092f8:	681b      	ldr	r3, [r3, #0]
 80092fa:	9203      	str	r2, [sp, #12]
 80092fc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009300:	9305      	str	r3, [sp, #20]
 8009302:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 80093cc <_vfiprintf_r+0x220>
 8009306:	2203      	movs	r2, #3
 8009308:	4650      	mov	r0, sl
 800930a:	7821      	ldrb	r1, [r4, #0]
 800930c:	f7fd fb37 	bl	800697e <memchr>
 8009310:	b138      	cbz	r0, 8009322 <_vfiprintf_r+0x176>
 8009312:	2240      	movs	r2, #64	@ 0x40
 8009314:	9b04      	ldr	r3, [sp, #16]
 8009316:	eba0 000a 	sub.w	r0, r0, sl
 800931a:	4082      	lsls	r2, r0
 800931c:	4313      	orrs	r3, r2
 800931e:	3401      	adds	r4, #1
 8009320:	9304      	str	r3, [sp, #16]
 8009322:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009326:	2206      	movs	r2, #6
 8009328:	4829      	ldr	r0, [pc, #164]	@ (80093d0 <_vfiprintf_r+0x224>)
 800932a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800932e:	f7fd fb26 	bl	800697e <memchr>
 8009332:	2800      	cmp	r0, #0
 8009334:	d03f      	beq.n	80093b6 <_vfiprintf_r+0x20a>
 8009336:	4b27      	ldr	r3, [pc, #156]	@ (80093d4 <_vfiprintf_r+0x228>)
 8009338:	bb1b      	cbnz	r3, 8009382 <_vfiprintf_r+0x1d6>
 800933a:	9b03      	ldr	r3, [sp, #12]
 800933c:	3307      	adds	r3, #7
 800933e:	f023 0307 	bic.w	r3, r3, #7
 8009342:	3308      	adds	r3, #8
 8009344:	9303      	str	r3, [sp, #12]
 8009346:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009348:	443b      	add	r3, r7
 800934a:	9309      	str	r3, [sp, #36]	@ 0x24
 800934c:	e76a      	b.n	8009224 <_vfiprintf_r+0x78>
 800934e:	460c      	mov	r4, r1
 8009350:	2001      	movs	r0, #1
 8009352:	fb0c 3202 	mla	r2, ip, r2, r3
 8009356:	e7a8      	b.n	80092aa <_vfiprintf_r+0xfe>
 8009358:	2300      	movs	r3, #0
 800935a:	f04f 0c0a 	mov.w	ip, #10
 800935e:	4619      	mov	r1, r3
 8009360:	3401      	adds	r4, #1
 8009362:	9305      	str	r3, [sp, #20]
 8009364:	4620      	mov	r0, r4
 8009366:	f810 2b01 	ldrb.w	r2, [r0], #1
 800936a:	3a30      	subs	r2, #48	@ 0x30
 800936c:	2a09      	cmp	r2, #9
 800936e:	d903      	bls.n	8009378 <_vfiprintf_r+0x1cc>
 8009370:	2b00      	cmp	r3, #0
 8009372:	d0c6      	beq.n	8009302 <_vfiprintf_r+0x156>
 8009374:	9105      	str	r1, [sp, #20]
 8009376:	e7c4      	b.n	8009302 <_vfiprintf_r+0x156>
 8009378:	4604      	mov	r4, r0
 800937a:	2301      	movs	r3, #1
 800937c:	fb0c 2101 	mla	r1, ip, r1, r2
 8009380:	e7f0      	b.n	8009364 <_vfiprintf_r+0x1b8>
 8009382:	ab03      	add	r3, sp, #12
 8009384:	9300      	str	r3, [sp, #0]
 8009386:	462a      	mov	r2, r5
 8009388:	4630      	mov	r0, r6
 800938a:	4b13      	ldr	r3, [pc, #76]	@ (80093d8 <_vfiprintf_r+0x22c>)
 800938c:	a904      	add	r1, sp, #16
 800938e:	f7fc fa85 	bl	800589c <_printf_float>
 8009392:	4607      	mov	r7, r0
 8009394:	1c78      	adds	r0, r7, #1
 8009396:	d1d6      	bne.n	8009346 <_vfiprintf_r+0x19a>
 8009398:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800939a:	07d9      	lsls	r1, r3, #31
 800939c:	d405      	bmi.n	80093aa <_vfiprintf_r+0x1fe>
 800939e:	89ab      	ldrh	r3, [r5, #12]
 80093a0:	059a      	lsls	r2, r3, #22
 80093a2:	d402      	bmi.n	80093aa <_vfiprintf_r+0x1fe>
 80093a4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80093a6:	f7fd fae9 	bl	800697c <__retarget_lock_release_recursive>
 80093aa:	89ab      	ldrh	r3, [r5, #12]
 80093ac:	065b      	lsls	r3, r3, #25
 80093ae:	f53f af1f 	bmi.w	80091f0 <_vfiprintf_r+0x44>
 80093b2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80093b4:	e71e      	b.n	80091f4 <_vfiprintf_r+0x48>
 80093b6:	ab03      	add	r3, sp, #12
 80093b8:	9300      	str	r3, [sp, #0]
 80093ba:	462a      	mov	r2, r5
 80093bc:	4630      	mov	r0, r6
 80093be:	4b06      	ldr	r3, [pc, #24]	@ (80093d8 <_vfiprintf_r+0x22c>)
 80093c0:	a904      	add	r1, sp, #16
 80093c2:	f7fc fd09 	bl	8005dd8 <_printf_i>
 80093c6:	e7e4      	b.n	8009392 <_vfiprintf_r+0x1e6>
 80093c8:	0800a87b 	.word	0x0800a87b
 80093cc:	0800a881 	.word	0x0800a881
 80093d0:	0800a885 	.word	0x0800a885
 80093d4:	0800589d 	.word	0x0800589d
 80093d8:	08009187 	.word	0x08009187

080093dc <__sflush_r>:
 80093dc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80093e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80093e2:	0716      	lsls	r6, r2, #28
 80093e4:	4605      	mov	r5, r0
 80093e6:	460c      	mov	r4, r1
 80093e8:	d454      	bmi.n	8009494 <__sflush_r+0xb8>
 80093ea:	684b      	ldr	r3, [r1, #4]
 80093ec:	2b00      	cmp	r3, #0
 80093ee:	dc02      	bgt.n	80093f6 <__sflush_r+0x1a>
 80093f0:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80093f2:	2b00      	cmp	r3, #0
 80093f4:	dd48      	ble.n	8009488 <__sflush_r+0xac>
 80093f6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80093f8:	2e00      	cmp	r6, #0
 80093fa:	d045      	beq.n	8009488 <__sflush_r+0xac>
 80093fc:	2300      	movs	r3, #0
 80093fe:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009402:	682f      	ldr	r7, [r5, #0]
 8009404:	6a21      	ldr	r1, [r4, #32]
 8009406:	602b      	str	r3, [r5, #0]
 8009408:	d030      	beq.n	800946c <__sflush_r+0x90>
 800940a:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800940c:	89a3      	ldrh	r3, [r4, #12]
 800940e:	0759      	lsls	r1, r3, #29
 8009410:	d505      	bpl.n	800941e <__sflush_r+0x42>
 8009412:	6863      	ldr	r3, [r4, #4]
 8009414:	1ad2      	subs	r2, r2, r3
 8009416:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009418:	b10b      	cbz	r3, 800941e <__sflush_r+0x42>
 800941a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800941c:	1ad2      	subs	r2, r2, r3
 800941e:	2300      	movs	r3, #0
 8009420:	4628      	mov	r0, r5
 8009422:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009424:	6a21      	ldr	r1, [r4, #32]
 8009426:	47b0      	blx	r6
 8009428:	1c43      	adds	r3, r0, #1
 800942a:	89a3      	ldrh	r3, [r4, #12]
 800942c:	d106      	bne.n	800943c <__sflush_r+0x60>
 800942e:	6829      	ldr	r1, [r5, #0]
 8009430:	291d      	cmp	r1, #29
 8009432:	d82b      	bhi.n	800948c <__sflush_r+0xb0>
 8009434:	4a28      	ldr	r2, [pc, #160]	@ (80094d8 <__sflush_r+0xfc>)
 8009436:	40ca      	lsrs	r2, r1
 8009438:	07d6      	lsls	r6, r2, #31
 800943a:	d527      	bpl.n	800948c <__sflush_r+0xb0>
 800943c:	2200      	movs	r2, #0
 800943e:	6062      	str	r2, [r4, #4]
 8009440:	6922      	ldr	r2, [r4, #16]
 8009442:	04d9      	lsls	r1, r3, #19
 8009444:	6022      	str	r2, [r4, #0]
 8009446:	d504      	bpl.n	8009452 <__sflush_r+0x76>
 8009448:	1c42      	adds	r2, r0, #1
 800944a:	d101      	bne.n	8009450 <__sflush_r+0x74>
 800944c:	682b      	ldr	r3, [r5, #0]
 800944e:	b903      	cbnz	r3, 8009452 <__sflush_r+0x76>
 8009450:	6560      	str	r0, [r4, #84]	@ 0x54
 8009452:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009454:	602f      	str	r7, [r5, #0]
 8009456:	b1b9      	cbz	r1, 8009488 <__sflush_r+0xac>
 8009458:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800945c:	4299      	cmp	r1, r3
 800945e:	d002      	beq.n	8009466 <__sflush_r+0x8a>
 8009460:	4628      	mov	r0, r5
 8009462:	f7fe f909 	bl	8007678 <_free_r>
 8009466:	2300      	movs	r3, #0
 8009468:	6363      	str	r3, [r4, #52]	@ 0x34
 800946a:	e00d      	b.n	8009488 <__sflush_r+0xac>
 800946c:	2301      	movs	r3, #1
 800946e:	4628      	mov	r0, r5
 8009470:	47b0      	blx	r6
 8009472:	4602      	mov	r2, r0
 8009474:	1c50      	adds	r0, r2, #1
 8009476:	d1c9      	bne.n	800940c <__sflush_r+0x30>
 8009478:	682b      	ldr	r3, [r5, #0]
 800947a:	2b00      	cmp	r3, #0
 800947c:	d0c6      	beq.n	800940c <__sflush_r+0x30>
 800947e:	2b1d      	cmp	r3, #29
 8009480:	d001      	beq.n	8009486 <__sflush_r+0xaa>
 8009482:	2b16      	cmp	r3, #22
 8009484:	d11d      	bne.n	80094c2 <__sflush_r+0xe6>
 8009486:	602f      	str	r7, [r5, #0]
 8009488:	2000      	movs	r0, #0
 800948a:	e021      	b.n	80094d0 <__sflush_r+0xf4>
 800948c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009490:	b21b      	sxth	r3, r3
 8009492:	e01a      	b.n	80094ca <__sflush_r+0xee>
 8009494:	690f      	ldr	r7, [r1, #16]
 8009496:	2f00      	cmp	r7, #0
 8009498:	d0f6      	beq.n	8009488 <__sflush_r+0xac>
 800949a:	0793      	lsls	r3, r2, #30
 800949c:	bf18      	it	ne
 800949e:	2300      	movne	r3, #0
 80094a0:	680e      	ldr	r6, [r1, #0]
 80094a2:	bf08      	it	eq
 80094a4:	694b      	ldreq	r3, [r1, #20]
 80094a6:	1bf6      	subs	r6, r6, r7
 80094a8:	600f      	str	r7, [r1, #0]
 80094aa:	608b      	str	r3, [r1, #8]
 80094ac:	2e00      	cmp	r6, #0
 80094ae:	ddeb      	ble.n	8009488 <__sflush_r+0xac>
 80094b0:	4633      	mov	r3, r6
 80094b2:	463a      	mov	r2, r7
 80094b4:	4628      	mov	r0, r5
 80094b6:	6a21      	ldr	r1, [r4, #32]
 80094b8:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 80094bc:	47e0      	blx	ip
 80094be:	2800      	cmp	r0, #0
 80094c0:	dc07      	bgt.n	80094d2 <__sflush_r+0xf6>
 80094c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80094c6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80094ca:	f04f 30ff 	mov.w	r0, #4294967295
 80094ce:	81a3      	strh	r3, [r4, #12]
 80094d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80094d2:	4407      	add	r7, r0
 80094d4:	1a36      	subs	r6, r6, r0
 80094d6:	e7e9      	b.n	80094ac <__sflush_r+0xd0>
 80094d8:	20400001 	.word	0x20400001

080094dc <_fflush_r>:
 80094dc:	b538      	push	{r3, r4, r5, lr}
 80094de:	690b      	ldr	r3, [r1, #16]
 80094e0:	4605      	mov	r5, r0
 80094e2:	460c      	mov	r4, r1
 80094e4:	b913      	cbnz	r3, 80094ec <_fflush_r+0x10>
 80094e6:	2500      	movs	r5, #0
 80094e8:	4628      	mov	r0, r5
 80094ea:	bd38      	pop	{r3, r4, r5, pc}
 80094ec:	b118      	cbz	r0, 80094f6 <_fflush_r+0x1a>
 80094ee:	6a03      	ldr	r3, [r0, #32]
 80094f0:	b90b      	cbnz	r3, 80094f6 <_fflush_r+0x1a>
 80094f2:	f7fd f825 	bl	8006540 <__sinit>
 80094f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80094fa:	2b00      	cmp	r3, #0
 80094fc:	d0f3      	beq.n	80094e6 <_fflush_r+0xa>
 80094fe:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009500:	07d0      	lsls	r0, r2, #31
 8009502:	d404      	bmi.n	800950e <_fflush_r+0x32>
 8009504:	0599      	lsls	r1, r3, #22
 8009506:	d402      	bmi.n	800950e <_fflush_r+0x32>
 8009508:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800950a:	f7fd fa36 	bl	800697a <__retarget_lock_acquire_recursive>
 800950e:	4628      	mov	r0, r5
 8009510:	4621      	mov	r1, r4
 8009512:	f7ff ff63 	bl	80093dc <__sflush_r>
 8009516:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009518:	4605      	mov	r5, r0
 800951a:	07da      	lsls	r2, r3, #31
 800951c:	d4e4      	bmi.n	80094e8 <_fflush_r+0xc>
 800951e:	89a3      	ldrh	r3, [r4, #12]
 8009520:	059b      	lsls	r3, r3, #22
 8009522:	d4e1      	bmi.n	80094e8 <_fflush_r+0xc>
 8009524:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009526:	f7fd fa29 	bl	800697c <__retarget_lock_release_recursive>
 800952a:	e7dd      	b.n	80094e8 <_fflush_r+0xc>

0800952c <__swhatbuf_r>:
 800952c:	b570      	push	{r4, r5, r6, lr}
 800952e:	460c      	mov	r4, r1
 8009530:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009534:	4615      	mov	r5, r2
 8009536:	2900      	cmp	r1, #0
 8009538:	461e      	mov	r6, r3
 800953a:	b096      	sub	sp, #88	@ 0x58
 800953c:	da0c      	bge.n	8009558 <__swhatbuf_r+0x2c>
 800953e:	89a3      	ldrh	r3, [r4, #12]
 8009540:	2100      	movs	r1, #0
 8009542:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009546:	bf14      	ite	ne
 8009548:	2340      	movne	r3, #64	@ 0x40
 800954a:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800954e:	2000      	movs	r0, #0
 8009550:	6031      	str	r1, [r6, #0]
 8009552:	602b      	str	r3, [r5, #0]
 8009554:	b016      	add	sp, #88	@ 0x58
 8009556:	bd70      	pop	{r4, r5, r6, pc}
 8009558:	466a      	mov	r2, sp
 800955a:	f000 f875 	bl	8009648 <_fstat_r>
 800955e:	2800      	cmp	r0, #0
 8009560:	dbed      	blt.n	800953e <__swhatbuf_r+0x12>
 8009562:	9901      	ldr	r1, [sp, #4]
 8009564:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009568:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800956c:	4259      	negs	r1, r3
 800956e:	4159      	adcs	r1, r3
 8009570:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009574:	e7eb      	b.n	800954e <__swhatbuf_r+0x22>

08009576 <__smakebuf_r>:
 8009576:	898b      	ldrh	r3, [r1, #12]
 8009578:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800957a:	079d      	lsls	r5, r3, #30
 800957c:	4606      	mov	r6, r0
 800957e:	460c      	mov	r4, r1
 8009580:	d507      	bpl.n	8009592 <__smakebuf_r+0x1c>
 8009582:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009586:	6023      	str	r3, [r4, #0]
 8009588:	6123      	str	r3, [r4, #16]
 800958a:	2301      	movs	r3, #1
 800958c:	6163      	str	r3, [r4, #20]
 800958e:	b003      	add	sp, #12
 8009590:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009592:	466a      	mov	r2, sp
 8009594:	ab01      	add	r3, sp, #4
 8009596:	f7ff ffc9 	bl	800952c <__swhatbuf_r>
 800959a:	9f00      	ldr	r7, [sp, #0]
 800959c:	4605      	mov	r5, r0
 800959e:	4639      	mov	r1, r7
 80095a0:	4630      	mov	r0, r6
 80095a2:	f7fe f8db 	bl	800775c <_malloc_r>
 80095a6:	b948      	cbnz	r0, 80095bc <__smakebuf_r+0x46>
 80095a8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80095ac:	059a      	lsls	r2, r3, #22
 80095ae:	d4ee      	bmi.n	800958e <__smakebuf_r+0x18>
 80095b0:	f023 0303 	bic.w	r3, r3, #3
 80095b4:	f043 0302 	orr.w	r3, r3, #2
 80095b8:	81a3      	strh	r3, [r4, #12]
 80095ba:	e7e2      	b.n	8009582 <__smakebuf_r+0xc>
 80095bc:	89a3      	ldrh	r3, [r4, #12]
 80095be:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80095c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80095c6:	81a3      	strh	r3, [r4, #12]
 80095c8:	9b01      	ldr	r3, [sp, #4]
 80095ca:	6020      	str	r0, [r4, #0]
 80095cc:	b15b      	cbz	r3, 80095e6 <__smakebuf_r+0x70>
 80095ce:	4630      	mov	r0, r6
 80095d0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80095d4:	f000 f84a 	bl	800966c <_isatty_r>
 80095d8:	b128      	cbz	r0, 80095e6 <__smakebuf_r+0x70>
 80095da:	89a3      	ldrh	r3, [r4, #12]
 80095dc:	f023 0303 	bic.w	r3, r3, #3
 80095e0:	f043 0301 	orr.w	r3, r3, #1
 80095e4:	81a3      	strh	r3, [r4, #12]
 80095e6:	89a3      	ldrh	r3, [r4, #12]
 80095e8:	431d      	orrs	r5, r3
 80095ea:	81a5      	strh	r5, [r4, #12]
 80095ec:	e7cf      	b.n	800958e <__smakebuf_r+0x18>

080095ee <memmove>:
 80095ee:	4288      	cmp	r0, r1
 80095f0:	b510      	push	{r4, lr}
 80095f2:	eb01 0402 	add.w	r4, r1, r2
 80095f6:	d902      	bls.n	80095fe <memmove+0x10>
 80095f8:	4284      	cmp	r4, r0
 80095fa:	4623      	mov	r3, r4
 80095fc:	d807      	bhi.n	800960e <memmove+0x20>
 80095fe:	1e43      	subs	r3, r0, #1
 8009600:	42a1      	cmp	r1, r4
 8009602:	d008      	beq.n	8009616 <memmove+0x28>
 8009604:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009608:	f803 2f01 	strb.w	r2, [r3, #1]!
 800960c:	e7f8      	b.n	8009600 <memmove+0x12>
 800960e:	4601      	mov	r1, r0
 8009610:	4402      	add	r2, r0
 8009612:	428a      	cmp	r2, r1
 8009614:	d100      	bne.n	8009618 <memmove+0x2a>
 8009616:	bd10      	pop	{r4, pc}
 8009618:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800961c:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009620:	e7f7      	b.n	8009612 <memmove+0x24>

08009622 <strncmp>:
 8009622:	b510      	push	{r4, lr}
 8009624:	b16a      	cbz	r2, 8009642 <strncmp+0x20>
 8009626:	3901      	subs	r1, #1
 8009628:	1884      	adds	r4, r0, r2
 800962a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800962e:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8009632:	429a      	cmp	r2, r3
 8009634:	d103      	bne.n	800963e <strncmp+0x1c>
 8009636:	42a0      	cmp	r0, r4
 8009638:	d001      	beq.n	800963e <strncmp+0x1c>
 800963a:	2a00      	cmp	r2, #0
 800963c:	d1f5      	bne.n	800962a <strncmp+0x8>
 800963e:	1ad0      	subs	r0, r2, r3
 8009640:	bd10      	pop	{r4, pc}
 8009642:	4610      	mov	r0, r2
 8009644:	e7fc      	b.n	8009640 <strncmp+0x1e>
	...

08009648 <_fstat_r>:
 8009648:	b538      	push	{r3, r4, r5, lr}
 800964a:	2300      	movs	r3, #0
 800964c:	4d06      	ldr	r5, [pc, #24]	@ (8009668 <_fstat_r+0x20>)
 800964e:	4604      	mov	r4, r0
 8009650:	4608      	mov	r0, r1
 8009652:	4611      	mov	r1, r2
 8009654:	602b      	str	r3, [r5, #0]
 8009656:	f7f9 f89f 	bl	8002798 <_fstat>
 800965a:	1c43      	adds	r3, r0, #1
 800965c:	d102      	bne.n	8009664 <_fstat_r+0x1c>
 800965e:	682b      	ldr	r3, [r5, #0]
 8009660:	b103      	cbz	r3, 8009664 <_fstat_r+0x1c>
 8009662:	6023      	str	r3, [r4, #0]
 8009664:	bd38      	pop	{r3, r4, r5, pc}
 8009666:	bf00      	nop
 8009668:	20000548 	.word	0x20000548

0800966c <_isatty_r>:
 800966c:	b538      	push	{r3, r4, r5, lr}
 800966e:	2300      	movs	r3, #0
 8009670:	4d05      	ldr	r5, [pc, #20]	@ (8009688 <_isatty_r+0x1c>)
 8009672:	4604      	mov	r4, r0
 8009674:	4608      	mov	r0, r1
 8009676:	602b      	str	r3, [r5, #0]
 8009678:	f7f9 f89d 	bl	80027b6 <_isatty>
 800967c:	1c43      	adds	r3, r0, #1
 800967e:	d102      	bne.n	8009686 <_isatty_r+0x1a>
 8009680:	682b      	ldr	r3, [r5, #0]
 8009682:	b103      	cbz	r3, 8009686 <_isatty_r+0x1a>
 8009684:	6023      	str	r3, [r4, #0]
 8009686:	bd38      	pop	{r3, r4, r5, pc}
 8009688:	20000548 	.word	0x20000548

0800968c <_sbrk_r>:
 800968c:	b538      	push	{r3, r4, r5, lr}
 800968e:	2300      	movs	r3, #0
 8009690:	4d05      	ldr	r5, [pc, #20]	@ (80096a8 <_sbrk_r+0x1c>)
 8009692:	4604      	mov	r4, r0
 8009694:	4608      	mov	r0, r1
 8009696:	602b      	str	r3, [r5, #0]
 8009698:	f7f9 f8a4 	bl	80027e4 <_sbrk>
 800969c:	1c43      	adds	r3, r0, #1
 800969e:	d102      	bne.n	80096a6 <_sbrk_r+0x1a>
 80096a0:	682b      	ldr	r3, [r5, #0]
 80096a2:	b103      	cbz	r3, 80096a6 <_sbrk_r+0x1a>
 80096a4:	6023      	str	r3, [r4, #0]
 80096a6:	bd38      	pop	{r3, r4, r5, pc}
 80096a8:	20000548 	.word	0x20000548

080096ac <nan>:
 80096ac:	2000      	movs	r0, #0
 80096ae:	4901      	ldr	r1, [pc, #4]	@ (80096b4 <nan+0x8>)
 80096b0:	4770      	bx	lr
 80096b2:	bf00      	nop
 80096b4:	7ff80000 	.word	0x7ff80000

080096b8 <__assert_func>:
 80096b8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80096ba:	4614      	mov	r4, r2
 80096bc:	461a      	mov	r2, r3
 80096be:	4b09      	ldr	r3, [pc, #36]	@ (80096e4 <__assert_func+0x2c>)
 80096c0:	4605      	mov	r5, r0
 80096c2:	681b      	ldr	r3, [r3, #0]
 80096c4:	68d8      	ldr	r0, [r3, #12]
 80096c6:	b14c      	cbz	r4, 80096dc <__assert_func+0x24>
 80096c8:	4b07      	ldr	r3, [pc, #28]	@ (80096e8 <__assert_func+0x30>)
 80096ca:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80096ce:	9100      	str	r1, [sp, #0]
 80096d0:	462b      	mov	r3, r5
 80096d2:	4906      	ldr	r1, [pc, #24]	@ (80096ec <__assert_func+0x34>)
 80096d4:	f000 fba8 	bl	8009e28 <fiprintf>
 80096d8:	f000 fbb8 	bl	8009e4c <abort>
 80096dc:	4b04      	ldr	r3, [pc, #16]	@ (80096f0 <__assert_func+0x38>)
 80096de:	461c      	mov	r4, r3
 80096e0:	e7f3      	b.n	80096ca <__assert_func+0x12>
 80096e2:	bf00      	nop
 80096e4:	200000a8 	.word	0x200000a8
 80096e8:	0800a894 	.word	0x0800a894
 80096ec:	0800a8a1 	.word	0x0800a8a1
 80096f0:	0800a8cf 	.word	0x0800a8cf

080096f4 <_calloc_r>:
 80096f4:	b570      	push	{r4, r5, r6, lr}
 80096f6:	fba1 5402 	umull	r5, r4, r1, r2
 80096fa:	b934      	cbnz	r4, 800970a <_calloc_r+0x16>
 80096fc:	4629      	mov	r1, r5
 80096fe:	f7fe f82d 	bl	800775c <_malloc_r>
 8009702:	4606      	mov	r6, r0
 8009704:	b928      	cbnz	r0, 8009712 <_calloc_r+0x1e>
 8009706:	4630      	mov	r0, r6
 8009708:	bd70      	pop	{r4, r5, r6, pc}
 800970a:	220c      	movs	r2, #12
 800970c:	2600      	movs	r6, #0
 800970e:	6002      	str	r2, [r0, #0]
 8009710:	e7f9      	b.n	8009706 <_calloc_r+0x12>
 8009712:	462a      	mov	r2, r5
 8009714:	4621      	mov	r1, r4
 8009716:	f7fd f8b3 	bl	8006880 <memset>
 800971a:	e7f4      	b.n	8009706 <_calloc_r+0x12>

0800971c <rshift>:
 800971c:	6903      	ldr	r3, [r0, #16]
 800971e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009722:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8009726:	f100 0414 	add.w	r4, r0, #20
 800972a:	ea4f 1261 	mov.w	r2, r1, asr #5
 800972e:	dd46      	ble.n	80097be <rshift+0xa2>
 8009730:	f011 011f 	ands.w	r1, r1, #31
 8009734:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8009738:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800973c:	d10c      	bne.n	8009758 <rshift+0x3c>
 800973e:	4629      	mov	r1, r5
 8009740:	f100 0710 	add.w	r7, r0, #16
 8009744:	42b1      	cmp	r1, r6
 8009746:	d335      	bcc.n	80097b4 <rshift+0x98>
 8009748:	1a9b      	subs	r3, r3, r2
 800974a:	009b      	lsls	r3, r3, #2
 800974c:	1eea      	subs	r2, r5, #3
 800974e:	4296      	cmp	r6, r2
 8009750:	bf38      	it	cc
 8009752:	2300      	movcc	r3, #0
 8009754:	4423      	add	r3, r4
 8009756:	e015      	b.n	8009784 <rshift+0x68>
 8009758:	46a1      	mov	r9, r4
 800975a:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800975e:	f1c1 0820 	rsb	r8, r1, #32
 8009762:	40cf      	lsrs	r7, r1
 8009764:	f105 0e04 	add.w	lr, r5, #4
 8009768:	4576      	cmp	r6, lr
 800976a:	46f4      	mov	ip, lr
 800976c:	d816      	bhi.n	800979c <rshift+0x80>
 800976e:	1a9a      	subs	r2, r3, r2
 8009770:	0092      	lsls	r2, r2, #2
 8009772:	3a04      	subs	r2, #4
 8009774:	3501      	adds	r5, #1
 8009776:	42ae      	cmp	r6, r5
 8009778:	bf38      	it	cc
 800977a:	2200      	movcc	r2, #0
 800977c:	18a3      	adds	r3, r4, r2
 800977e:	50a7      	str	r7, [r4, r2]
 8009780:	b107      	cbz	r7, 8009784 <rshift+0x68>
 8009782:	3304      	adds	r3, #4
 8009784:	42a3      	cmp	r3, r4
 8009786:	eba3 0204 	sub.w	r2, r3, r4
 800978a:	bf08      	it	eq
 800978c:	2300      	moveq	r3, #0
 800978e:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8009792:	6102      	str	r2, [r0, #16]
 8009794:	bf08      	it	eq
 8009796:	6143      	streq	r3, [r0, #20]
 8009798:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800979c:	f8dc c000 	ldr.w	ip, [ip]
 80097a0:	fa0c fc08 	lsl.w	ip, ip, r8
 80097a4:	ea4c 0707 	orr.w	r7, ip, r7
 80097a8:	f849 7b04 	str.w	r7, [r9], #4
 80097ac:	f85e 7b04 	ldr.w	r7, [lr], #4
 80097b0:	40cf      	lsrs	r7, r1
 80097b2:	e7d9      	b.n	8009768 <rshift+0x4c>
 80097b4:	f851 cb04 	ldr.w	ip, [r1], #4
 80097b8:	f847 cf04 	str.w	ip, [r7, #4]!
 80097bc:	e7c2      	b.n	8009744 <rshift+0x28>
 80097be:	4623      	mov	r3, r4
 80097c0:	e7e0      	b.n	8009784 <rshift+0x68>

080097c2 <__hexdig_fun>:
 80097c2:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 80097c6:	2b09      	cmp	r3, #9
 80097c8:	d802      	bhi.n	80097d0 <__hexdig_fun+0xe>
 80097ca:	3820      	subs	r0, #32
 80097cc:	b2c0      	uxtb	r0, r0
 80097ce:	4770      	bx	lr
 80097d0:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 80097d4:	2b05      	cmp	r3, #5
 80097d6:	d801      	bhi.n	80097dc <__hexdig_fun+0x1a>
 80097d8:	3847      	subs	r0, #71	@ 0x47
 80097da:	e7f7      	b.n	80097cc <__hexdig_fun+0xa>
 80097dc:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 80097e0:	2b05      	cmp	r3, #5
 80097e2:	d801      	bhi.n	80097e8 <__hexdig_fun+0x26>
 80097e4:	3827      	subs	r0, #39	@ 0x27
 80097e6:	e7f1      	b.n	80097cc <__hexdig_fun+0xa>
 80097e8:	2000      	movs	r0, #0
 80097ea:	4770      	bx	lr

080097ec <__gethex>:
 80097ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80097f0:	468a      	mov	sl, r1
 80097f2:	4690      	mov	r8, r2
 80097f4:	b085      	sub	sp, #20
 80097f6:	9302      	str	r3, [sp, #8]
 80097f8:	680b      	ldr	r3, [r1, #0]
 80097fa:	9001      	str	r0, [sp, #4]
 80097fc:	1c9c      	adds	r4, r3, #2
 80097fe:	46a1      	mov	r9, r4
 8009800:	f814 0b01 	ldrb.w	r0, [r4], #1
 8009804:	2830      	cmp	r0, #48	@ 0x30
 8009806:	d0fa      	beq.n	80097fe <__gethex+0x12>
 8009808:	eba9 0303 	sub.w	r3, r9, r3
 800980c:	f1a3 0b02 	sub.w	fp, r3, #2
 8009810:	f7ff ffd7 	bl	80097c2 <__hexdig_fun>
 8009814:	4605      	mov	r5, r0
 8009816:	2800      	cmp	r0, #0
 8009818:	d168      	bne.n	80098ec <__gethex+0x100>
 800981a:	2201      	movs	r2, #1
 800981c:	4648      	mov	r0, r9
 800981e:	499f      	ldr	r1, [pc, #636]	@ (8009a9c <__gethex+0x2b0>)
 8009820:	f7ff feff 	bl	8009622 <strncmp>
 8009824:	4607      	mov	r7, r0
 8009826:	2800      	cmp	r0, #0
 8009828:	d167      	bne.n	80098fa <__gethex+0x10e>
 800982a:	f899 0001 	ldrb.w	r0, [r9, #1]
 800982e:	4626      	mov	r6, r4
 8009830:	f7ff ffc7 	bl	80097c2 <__hexdig_fun>
 8009834:	2800      	cmp	r0, #0
 8009836:	d062      	beq.n	80098fe <__gethex+0x112>
 8009838:	4623      	mov	r3, r4
 800983a:	7818      	ldrb	r0, [r3, #0]
 800983c:	4699      	mov	r9, r3
 800983e:	2830      	cmp	r0, #48	@ 0x30
 8009840:	f103 0301 	add.w	r3, r3, #1
 8009844:	d0f9      	beq.n	800983a <__gethex+0x4e>
 8009846:	f7ff ffbc 	bl	80097c2 <__hexdig_fun>
 800984a:	fab0 f580 	clz	r5, r0
 800984e:	f04f 0b01 	mov.w	fp, #1
 8009852:	096d      	lsrs	r5, r5, #5
 8009854:	464a      	mov	r2, r9
 8009856:	4616      	mov	r6, r2
 8009858:	7830      	ldrb	r0, [r6, #0]
 800985a:	3201      	adds	r2, #1
 800985c:	f7ff ffb1 	bl	80097c2 <__hexdig_fun>
 8009860:	2800      	cmp	r0, #0
 8009862:	d1f8      	bne.n	8009856 <__gethex+0x6a>
 8009864:	2201      	movs	r2, #1
 8009866:	4630      	mov	r0, r6
 8009868:	498c      	ldr	r1, [pc, #560]	@ (8009a9c <__gethex+0x2b0>)
 800986a:	f7ff feda 	bl	8009622 <strncmp>
 800986e:	2800      	cmp	r0, #0
 8009870:	d13f      	bne.n	80098f2 <__gethex+0x106>
 8009872:	b944      	cbnz	r4, 8009886 <__gethex+0x9a>
 8009874:	1c74      	adds	r4, r6, #1
 8009876:	4622      	mov	r2, r4
 8009878:	4616      	mov	r6, r2
 800987a:	7830      	ldrb	r0, [r6, #0]
 800987c:	3201      	adds	r2, #1
 800987e:	f7ff ffa0 	bl	80097c2 <__hexdig_fun>
 8009882:	2800      	cmp	r0, #0
 8009884:	d1f8      	bne.n	8009878 <__gethex+0x8c>
 8009886:	1ba4      	subs	r4, r4, r6
 8009888:	00a7      	lsls	r7, r4, #2
 800988a:	7833      	ldrb	r3, [r6, #0]
 800988c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8009890:	2b50      	cmp	r3, #80	@ 0x50
 8009892:	d13e      	bne.n	8009912 <__gethex+0x126>
 8009894:	7873      	ldrb	r3, [r6, #1]
 8009896:	2b2b      	cmp	r3, #43	@ 0x2b
 8009898:	d033      	beq.n	8009902 <__gethex+0x116>
 800989a:	2b2d      	cmp	r3, #45	@ 0x2d
 800989c:	d034      	beq.n	8009908 <__gethex+0x11c>
 800989e:	2400      	movs	r4, #0
 80098a0:	1c71      	adds	r1, r6, #1
 80098a2:	7808      	ldrb	r0, [r1, #0]
 80098a4:	f7ff ff8d 	bl	80097c2 <__hexdig_fun>
 80098a8:	1e43      	subs	r3, r0, #1
 80098aa:	b2db      	uxtb	r3, r3
 80098ac:	2b18      	cmp	r3, #24
 80098ae:	d830      	bhi.n	8009912 <__gethex+0x126>
 80098b0:	f1a0 0210 	sub.w	r2, r0, #16
 80098b4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80098b8:	f7ff ff83 	bl	80097c2 <__hexdig_fun>
 80098bc:	f100 3cff 	add.w	ip, r0, #4294967295
 80098c0:	fa5f fc8c 	uxtb.w	ip, ip
 80098c4:	f1bc 0f18 	cmp.w	ip, #24
 80098c8:	f04f 030a 	mov.w	r3, #10
 80098cc:	d91e      	bls.n	800990c <__gethex+0x120>
 80098ce:	b104      	cbz	r4, 80098d2 <__gethex+0xe6>
 80098d0:	4252      	negs	r2, r2
 80098d2:	4417      	add	r7, r2
 80098d4:	f8ca 1000 	str.w	r1, [sl]
 80098d8:	b1ed      	cbz	r5, 8009916 <__gethex+0x12a>
 80098da:	f1bb 0f00 	cmp.w	fp, #0
 80098de:	bf0c      	ite	eq
 80098e0:	2506      	moveq	r5, #6
 80098e2:	2500      	movne	r5, #0
 80098e4:	4628      	mov	r0, r5
 80098e6:	b005      	add	sp, #20
 80098e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80098ec:	2500      	movs	r5, #0
 80098ee:	462c      	mov	r4, r5
 80098f0:	e7b0      	b.n	8009854 <__gethex+0x68>
 80098f2:	2c00      	cmp	r4, #0
 80098f4:	d1c7      	bne.n	8009886 <__gethex+0x9a>
 80098f6:	4627      	mov	r7, r4
 80098f8:	e7c7      	b.n	800988a <__gethex+0x9e>
 80098fa:	464e      	mov	r6, r9
 80098fc:	462f      	mov	r7, r5
 80098fe:	2501      	movs	r5, #1
 8009900:	e7c3      	b.n	800988a <__gethex+0x9e>
 8009902:	2400      	movs	r4, #0
 8009904:	1cb1      	adds	r1, r6, #2
 8009906:	e7cc      	b.n	80098a2 <__gethex+0xb6>
 8009908:	2401      	movs	r4, #1
 800990a:	e7fb      	b.n	8009904 <__gethex+0x118>
 800990c:	fb03 0002 	mla	r0, r3, r2, r0
 8009910:	e7ce      	b.n	80098b0 <__gethex+0xc4>
 8009912:	4631      	mov	r1, r6
 8009914:	e7de      	b.n	80098d4 <__gethex+0xe8>
 8009916:	4629      	mov	r1, r5
 8009918:	eba6 0309 	sub.w	r3, r6, r9
 800991c:	3b01      	subs	r3, #1
 800991e:	2b07      	cmp	r3, #7
 8009920:	dc0a      	bgt.n	8009938 <__gethex+0x14c>
 8009922:	9801      	ldr	r0, [sp, #4]
 8009924:	f7fd ffa6 	bl	8007874 <_Balloc>
 8009928:	4604      	mov	r4, r0
 800992a:	b940      	cbnz	r0, 800993e <__gethex+0x152>
 800992c:	4602      	mov	r2, r0
 800992e:	21e4      	movs	r1, #228	@ 0xe4
 8009930:	4b5b      	ldr	r3, [pc, #364]	@ (8009aa0 <__gethex+0x2b4>)
 8009932:	485c      	ldr	r0, [pc, #368]	@ (8009aa4 <__gethex+0x2b8>)
 8009934:	f7ff fec0 	bl	80096b8 <__assert_func>
 8009938:	3101      	adds	r1, #1
 800993a:	105b      	asrs	r3, r3, #1
 800993c:	e7ef      	b.n	800991e <__gethex+0x132>
 800993e:	2300      	movs	r3, #0
 8009940:	f100 0a14 	add.w	sl, r0, #20
 8009944:	4655      	mov	r5, sl
 8009946:	469b      	mov	fp, r3
 8009948:	45b1      	cmp	r9, r6
 800994a:	d337      	bcc.n	80099bc <__gethex+0x1d0>
 800994c:	f845 bb04 	str.w	fp, [r5], #4
 8009950:	eba5 050a 	sub.w	r5, r5, sl
 8009954:	10ad      	asrs	r5, r5, #2
 8009956:	6125      	str	r5, [r4, #16]
 8009958:	4658      	mov	r0, fp
 800995a:	f7fe f87d 	bl	8007a58 <__hi0bits>
 800995e:	016d      	lsls	r5, r5, #5
 8009960:	f8d8 6000 	ldr.w	r6, [r8]
 8009964:	1a2d      	subs	r5, r5, r0
 8009966:	42b5      	cmp	r5, r6
 8009968:	dd54      	ble.n	8009a14 <__gethex+0x228>
 800996a:	1bad      	subs	r5, r5, r6
 800996c:	4629      	mov	r1, r5
 800996e:	4620      	mov	r0, r4
 8009970:	f7fe fbff 	bl	8008172 <__any_on>
 8009974:	4681      	mov	r9, r0
 8009976:	b178      	cbz	r0, 8009998 <__gethex+0x1ac>
 8009978:	f04f 0901 	mov.w	r9, #1
 800997c:	1e6b      	subs	r3, r5, #1
 800997e:	1159      	asrs	r1, r3, #5
 8009980:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8009984:	f003 021f 	and.w	r2, r3, #31
 8009988:	fa09 f202 	lsl.w	r2, r9, r2
 800998c:	420a      	tst	r2, r1
 800998e:	d003      	beq.n	8009998 <__gethex+0x1ac>
 8009990:	454b      	cmp	r3, r9
 8009992:	dc36      	bgt.n	8009a02 <__gethex+0x216>
 8009994:	f04f 0902 	mov.w	r9, #2
 8009998:	4629      	mov	r1, r5
 800999a:	4620      	mov	r0, r4
 800999c:	f7ff febe 	bl	800971c <rshift>
 80099a0:	442f      	add	r7, r5
 80099a2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80099a6:	42bb      	cmp	r3, r7
 80099a8:	da42      	bge.n	8009a30 <__gethex+0x244>
 80099aa:	4621      	mov	r1, r4
 80099ac:	9801      	ldr	r0, [sp, #4]
 80099ae:	f7fd ffa1 	bl	80078f4 <_Bfree>
 80099b2:	2300      	movs	r3, #0
 80099b4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80099b6:	25a3      	movs	r5, #163	@ 0xa3
 80099b8:	6013      	str	r3, [r2, #0]
 80099ba:	e793      	b.n	80098e4 <__gethex+0xf8>
 80099bc:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 80099c0:	2a2e      	cmp	r2, #46	@ 0x2e
 80099c2:	d012      	beq.n	80099ea <__gethex+0x1fe>
 80099c4:	2b20      	cmp	r3, #32
 80099c6:	d104      	bne.n	80099d2 <__gethex+0x1e6>
 80099c8:	f845 bb04 	str.w	fp, [r5], #4
 80099cc:	f04f 0b00 	mov.w	fp, #0
 80099d0:	465b      	mov	r3, fp
 80099d2:	7830      	ldrb	r0, [r6, #0]
 80099d4:	9303      	str	r3, [sp, #12]
 80099d6:	f7ff fef4 	bl	80097c2 <__hexdig_fun>
 80099da:	9b03      	ldr	r3, [sp, #12]
 80099dc:	f000 000f 	and.w	r0, r0, #15
 80099e0:	4098      	lsls	r0, r3
 80099e2:	ea4b 0b00 	orr.w	fp, fp, r0
 80099e6:	3304      	adds	r3, #4
 80099e8:	e7ae      	b.n	8009948 <__gethex+0x15c>
 80099ea:	45b1      	cmp	r9, r6
 80099ec:	d8ea      	bhi.n	80099c4 <__gethex+0x1d8>
 80099ee:	2201      	movs	r2, #1
 80099f0:	4630      	mov	r0, r6
 80099f2:	492a      	ldr	r1, [pc, #168]	@ (8009a9c <__gethex+0x2b0>)
 80099f4:	9303      	str	r3, [sp, #12]
 80099f6:	f7ff fe14 	bl	8009622 <strncmp>
 80099fa:	9b03      	ldr	r3, [sp, #12]
 80099fc:	2800      	cmp	r0, #0
 80099fe:	d1e1      	bne.n	80099c4 <__gethex+0x1d8>
 8009a00:	e7a2      	b.n	8009948 <__gethex+0x15c>
 8009a02:	4620      	mov	r0, r4
 8009a04:	1ea9      	subs	r1, r5, #2
 8009a06:	f7fe fbb4 	bl	8008172 <__any_on>
 8009a0a:	2800      	cmp	r0, #0
 8009a0c:	d0c2      	beq.n	8009994 <__gethex+0x1a8>
 8009a0e:	f04f 0903 	mov.w	r9, #3
 8009a12:	e7c1      	b.n	8009998 <__gethex+0x1ac>
 8009a14:	da09      	bge.n	8009a2a <__gethex+0x23e>
 8009a16:	1b75      	subs	r5, r6, r5
 8009a18:	4621      	mov	r1, r4
 8009a1a:	462a      	mov	r2, r5
 8009a1c:	9801      	ldr	r0, [sp, #4]
 8009a1e:	f7fe f979 	bl	8007d14 <__lshift>
 8009a22:	4604      	mov	r4, r0
 8009a24:	1b7f      	subs	r7, r7, r5
 8009a26:	f100 0a14 	add.w	sl, r0, #20
 8009a2a:	f04f 0900 	mov.w	r9, #0
 8009a2e:	e7b8      	b.n	80099a2 <__gethex+0x1b6>
 8009a30:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8009a34:	42bd      	cmp	r5, r7
 8009a36:	dd6f      	ble.n	8009b18 <__gethex+0x32c>
 8009a38:	1bed      	subs	r5, r5, r7
 8009a3a:	42ae      	cmp	r6, r5
 8009a3c:	dc34      	bgt.n	8009aa8 <__gethex+0x2bc>
 8009a3e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009a42:	2b02      	cmp	r3, #2
 8009a44:	d022      	beq.n	8009a8c <__gethex+0x2a0>
 8009a46:	2b03      	cmp	r3, #3
 8009a48:	d024      	beq.n	8009a94 <__gethex+0x2a8>
 8009a4a:	2b01      	cmp	r3, #1
 8009a4c:	d115      	bne.n	8009a7a <__gethex+0x28e>
 8009a4e:	42ae      	cmp	r6, r5
 8009a50:	d113      	bne.n	8009a7a <__gethex+0x28e>
 8009a52:	2e01      	cmp	r6, #1
 8009a54:	d10b      	bne.n	8009a6e <__gethex+0x282>
 8009a56:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8009a5a:	9a02      	ldr	r2, [sp, #8]
 8009a5c:	2562      	movs	r5, #98	@ 0x62
 8009a5e:	6013      	str	r3, [r2, #0]
 8009a60:	2301      	movs	r3, #1
 8009a62:	6123      	str	r3, [r4, #16]
 8009a64:	f8ca 3000 	str.w	r3, [sl]
 8009a68:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009a6a:	601c      	str	r4, [r3, #0]
 8009a6c:	e73a      	b.n	80098e4 <__gethex+0xf8>
 8009a6e:	4620      	mov	r0, r4
 8009a70:	1e71      	subs	r1, r6, #1
 8009a72:	f7fe fb7e 	bl	8008172 <__any_on>
 8009a76:	2800      	cmp	r0, #0
 8009a78:	d1ed      	bne.n	8009a56 <__gethex+0x26a>
 8009a7a:	4621      	mov	r1, r4
 8009a7c:	9801      	ldr	r0, [sp, #4]
 8009a7e:	f7fd ff39 	bl	80078f4 <_Bfree>
 8009a82:	2300      	movs	r3, #0
 8009a84:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009a86:	2550      	movs	r5, #80	@ 0x50
 8009a88:	6013      	str	r3, [r2, #0]
 8009a8a:	e72b      	b.n	80098e4 <__gethex+0xf8>
 8009a8c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009a8e:	2b00      	cmp	r3, #0
 8009a90:	d1f3      	bne.n	8009a7a <__gethex+0x28e>
 8009a92:	e7e0      	b.n	8009a56 <__gethex+0x26a>
 8009a94:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009a96:	2b00      	cmp	r3, #0
 8009a98:	d1dd      	bne.n	8009a56 <__gethex+0x26a>
 8009a9a:	e7ee      	b.n	8009a7a <__gethex+0x28e>
 8009a9c:	0800a879 	.word	0x0800a879
 8009aa0:	0800a80f 	.word	0x0800a80f
 8009aa4:	0800a8d0 	.word	0x0800a8d0
 8009aa8:	1e6f      	subs	r7, r5, #1
 8009aaa:	f1b9 0f00 	cmp.w	r9, #0
 8009aae:	d130      	bne.n	8009b12 <__gethex+0x326>
 8009ab0:	b127      	cbz	r7, 8009abc <__gethex+0x2d0>
 8009ab2:	4639      	mov	r1, r7
 8009ab4:	4620      	mov	r0, r4
 8009ab6:	f7fe fb5c 	bl	8008172 <__any_on>
 8009aba:	4681      	mov	r9, r0
 8009abc:	2301      	movs	r3, #1
 8009abe:	4629      	mov	r1, r5
 8009ac0:	1b76      	subs	r6, r6, r5
 8009ac2:	2502      	movs	r5, #2
 8009ac4:	117a      	asrs	r2, r7, #5
 8009ac6:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8009aca:	f007 071f 	and.w	r7, r7, #31
 8009ace:	40bb      	lsls	r3, r7
 8009ad0:	4213      	tst	r3, r2
 8009ad2:	4620      	mov	r0, r4
 8009ad4:	bf18      	it	ne
 8009ad6:	f049 0902 	orrne.w	r9, r9, #2
 8009ada:	f7ff fe1f 	bl	800971c <rshift>
 8009ade:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8009ae2:	f1b9 0f00 	cmp.w	r9, #0
 8009ae6:	d047      	beq.n	8009b78 <__gethex+0x38c>
 8009ae8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009aec:	2b02      	cmp	r3, #2
 8009aee:	d015      	beq.n	8009b1c <__gethex+0x330>
 8009af0:	2b03      	cmp	r3, #3
 8009af2:	d017      	beq.n	8009b24 <__gethex+0x338>
 8009af4:	2b01      	cmp	r3, #1
 8009af6:	d109      	bne.n	8009b0c <__gethex+0x320>
 8009af8:	f019 0f02 	tst.w	r9, #2
 8009afc:	d006      	beq.n	8009b0c <__gethex+0x320>
 8009afe:	f8da 3000 	ldr.w	r3, [sl]
 8009b02:	ea49 0903 	orr.w	r9, r9, r3
 8009b06:	f019 0f01 	tst.w	r9, #1
 8009b0a:	d10e      	bne.n	8009b2a <__gethex+0x33e>
 8009b0c:	f045 0510 	orr.w	r5, r5, #16
 8009b10:	e032      	b.n	8009b78 <__gethex+0x38c>
 8009b12:	f04f 0901 	mov.w	r9, #1
 8009b16:	e7d1      	b.n	8009abc <__gethex+0x2d0>
 8009b18:	2501      	movs	r5, #1
 8009b1a:	e7e2      	b.n	8009ae2 <__gethex+0x2f6>
 8009b1c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009b1e:	f1c3 0301 	rsb	r3, r3, #1
 8009b22:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009b24:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009b26:	2b00      	cmp	r3, #0
 8009b28:	d0f0      	beq.n	8009b0c <__gethex+0x320>
 8009b2a:	f04f 0c00 	mov.w	ip, #0
 8009b2e:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8009b32:	f104 0314 	add.w	r3, r4, #20
 8009b36:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8009b3a:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8009b3e:	4618      	mov	r0, r3
 8009b40:	f853 2b04 	ldr.w	r2, [r3], #4
 8009b44:	f1b2 3fff 	cmp.w	r2, #4294967295
 8009b48:	d01b      	beq.n	8009b82 <__gethex+0x396>
 8009b4a:	3201      	adds	r2, #1
 8009b4c:	6002      	str	r2, [r0, #0]
 8009b4e:	2d02      	cmp	r5, #2
 8009b50:	f104 0314 	add.w	r3, r4, #20
 8009b54:	d13c      	bne.n	8009bd0 <__gethex+0x3e4>
 8009b56:	f8d8 2000 	ldr.w	r2, [r8]
 8009b5a:	3a01      	subs	r2, #1
 8009b5c:	42b2      	cmp	r2, r6
 8009b5e:	d109      	bne.n	8009b74 <__gethex+0x388>
 8009b60:	2201      	movs	r2, #1
 8009b62:	1171      	asrs	r1, r6, #5
 8009b64:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8009b68:	f006 061f 	and.w	r6, r6, #31
 8009b6c:	fa02 f606 	lsl.w	r6, r2, r6
 8009b70:	421e      	tst	r6, r3
 8009b72:	d13a      	bne.n	8009bea <__gethex+0x3fe>
 8009b74:	f045 0520 	orr.w	r5, r5, #32
 8009b78:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009b7a:	601c      	str	r4, [r3, #0]
 8009b7c:	9b02      	ldr	r3, [sp, #8]
 8009b7e:	601f      	str	r7, [r3, #0]
 8009b80:	e6b0      	b.n	80098e4 <__gethex+0xf8>
 8009b82:	4299      	cmp	r1, r3
 8009b84:	f843 cc04 	str.w	ip, [r3, #-4]
 8009b88:	d8d9      	bhi.n	8009b3e <__gethex+0x352>
 8009b8a:	68a3      	ldr	r3, [r4, #8]
 8009b8c:	459b      	cmp	fp, r3
 8009b8e:	db17      	blt.n	8009bc0 <__gethex+0x3d4>
 8009b90:	6861      	ldr	r1, [r4, #4]
 8009b92:	9801      	ldr	r0, [sp, #4]
 8009b94:	3101      	adds	r1, #1
 8009b96:	f7fd fe6d 	bl	8007874 <_Balloc>
 8009b9a:	4681      	mov	r9, r0
 8009b9c:	b918      	cbnz	r0, 8009ba6 <__gethex+0x3ba>
 8009b9e:	4602      	mov	r2, r0
 8009ba0:	2184      	movs	r1, #132	@ 0x84
 8009ba2:	4b19      	ldr	r3, [pc, #100]	@ (8009c08 <__gethex+0x41c>)
 8009ba4:	e6c5      	b.n	8009932 <__gethex+0x146>
 8009ba6:	6922      	ldr	r2, [r4, #16]
 8009ba8:	f104 010c 	add.w	r1, r4, #12
 8009bac:	3202      	adds	r2, #2
 8009bae:	0092      	lsls	r2, r2, #2
 8009bb0:	300c      	adds	r0, #12
 8009bb2:	f7fc fef2 	bl	800699a <memcpy>
 8009bb6:	4621      	mov	r1, r4
 8009bb8:	9801      	ldr	r0, [sp, #4]
 8009bba:	f7fd fe9b 	bl	80078f4 <_Bfree>
 8009bbe:	464c      	mov	r4, r9
 8009bc0:	6923      	ldr	r3, [r4, #16]
 8009bc2:	1c5a      	adds	r2, r3, #1
 8009bc4:	6122      	str	r2, [r4, #16]
 8009bc6:	2201      	movs	r2, #1
 8009bc8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009bcc:	615a      	str	r2, [r3, #20]
 8009bce:	e7be      	b.n	8009b4e <__gethex+0x362>
 8009bd0:	6922      	ldr	r2, [r4, #16]
 8009bd2:	455a      	cmp	r2, fp
 8009bd4:	dd0b      	ble.n	8009bee <__gethex+0x402>
 8009bd6:	2101      	movs	r1, #1
 8009bd8:	4620      	mov	r0, r4
 8009bda:	f7ff fd9f 	bl	800971c <rshift>
 8009bde:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009be2:	3701      	adds	r7, #1
 8009be4:	42bb      	cmp	r3, r7
 8009be6:	f6ff aee0 	blt.w	80099aa <__gethex+0x1be>
 8009bea:	2501      	movs	r5, #1
 8009bec:	e7c2      	b.n	8009b74 <__gethex+0x388>
 8009bee:	f016 061f 	ands.w	r6, r6, #31
 8009bf2:	d0fa      	beq.n	8009bea <__gethex+0x3fe>
 8009bf4:	4453      	add	r3, sl
 8009bf6:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8009bfa:	f7fd ff2d 	bl	8007a58 <__hi0bits>
 8009bfe:	f1c6 0620 	rsb	r6, r6, #32
 8009c02:	42b0      	cmp	r0, r6
 8009c04:	dbe7      	blt.n	8009bd6 <__gethex+0x3ea>
 8009c06:	e7f0      	b.n	8009bea <__gethex+0x3fe>
 8009c08:	0800a80f 	.word	0x0800a80f

08009c0c <L_shift>:
 8009c0c:	f1c2 0208 	rsb	r2, r2, #8
 8009c10:	0092      	lsls	r2, r2, #2
 8009c12:	b570      	push	{r4, r5, r6, lr}
 8009c14:	f1c2 0620 	rsb	r6, r2, #32
 8009c18:	6843      	ldr	r3, [r0, #4]
 8009c1a:	6804      	ldr	r4, [r0, #0]
 8009c1c:	fa03 f506 	lsl.w	r5, r3, r6
 8009c20:	432c      	orrs	r4, r5
 8009c22:	40d3      	lsrs	r3, r2
 8009c24:	6004      	str	r4, [r0, #0]
 8009c26:	f840 3f04 	str.w	r3, [r0, #4]!
 8009c2a:	4288      	cmp	r0, r1
 8009c2c:	d3f4      	bcc.n	8009c18 <L_shift+0xc>
 8009c2e:	bd70      	pop	{r4, r5, r6, pc}

08009c30 <__match>:
 8009c30:	b530      	push	{r4, r5, lr}
 8009c32:	6803      	ldr	r3, [r0, #0]
 8009c34:	3301      	adds	r3, #1
 8009c36:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009c3a:	b914      	cbnz	r4, 8009c42 <__match+0x12>
 8009c3c:	6003      	str	r3, [r0, #0]
 8009c3e:	2001      	movs	r0, #1
 8009c40:	bd30      	pop	{r4, r5, pc}
 8009c42:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009c46:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8009c4a:	2d19      	cmp	r5, #25
 8009c4c:	bf98      	it	ls
 8009c4e:	3220      	addls	r2, #32
 8009c50:	42a2      	cmp	r2, r4
 8009c52:	d0f0      	beq.n	8009c36 <__match+0x6>
 8009c54:	2000      	movs	r0, #0
 8009c56:	e7f3      	b.n	8009c40 <__match+0x10>

08009c58 <__hexnan>:
 8009c58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c5c:	2500      	movs	r5, #0
 8009c5e:	680b      	ldr	r3, [r1, #0]
 8009c60:	4682      	mov	sl, r0
 8009c62:	115e      	asrs	r6, r3, #5
 8009c64:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8009c68:	f013 031f 	ands.w	r3, r3, #31
 8009c6c:	bf18      	it	ne
 8009c6e:	3604      	addne	r6, #4
 8009c70:	1f37      	subs	r7, r6, #4
 8009c72:	4690      	mov	r8, r2
 8009c74:	46b9      	mov	r9, r7
 8009c76:	463c      	mov	r4, r7
 8009c78:	46ab      	mov	fp, r5
 8009c7a:	b087      	sub	sp, #28
 8009c7c:	6801      	ldr	r1, [r0, #0]
 8009c7e:	9301      	str	r3, [sp, #4]
 8009c80:	f846 5c04 	str.w	r5, [r6, #-4]
 8009c84:	9502      	str	r5, [sp, #8]
 8009c86:	784a      	ldrb	r2, [r1, #1]
 8009c88:	1c4b      	adds	r3, r1, #1
 8009c8a:	9303      	str	r3, [sp, #12]
 8009c8c:	b342      	cbz	r2, 8009ce0 <__hexnan+0x88>
 8009c8e:	4610      	mov	r0, r2
 8009c90:	9105      	str	r1, [sp, #20]
 8009c92:	9204      	str	r2, [sp, #16]
 8009c94:	f7ff fd95 	bl	80097c2 <__hexdig_fun>
 8009c98:	2800      	cmp	r0, #0
 8009c9a:	d151      	bne.n	8009d40 <__hexnan+0xe8>
 8009c9c:	9a04      	ldr	r2, [sp, #16]
 8009c9e:	9905      	ldr	r1, [sp, #20]
 8009ca0:	2a20      	cmp	r2, #32
 8009ca2:	d818      	bhi.n	8009cd6 <__hexnan+0x7e>
 8009ca4:	9b02      	ldr	r3, [sp, #8]
 8009ca6:	459b      	cmp	fp, r3
 8009ca8:	dd13      	ble.n	8009cd2 <__hexnan+0x7a>
 8009caa:	454c      	cmp	r4, r9
 8009cac:	d206      	bcs.n	8009cbc <__hexnan+0x64>
 8009cae:	2d07      	cmp	r5, #7
 8009cb0:	dc04      	bgt.n	8009cbc <__hexnan+0x64>
 8009cb2:	462a      	mov	r2, r5
 8009cb4:	4649      	mov	r1, r9
 8009cb6:	4620      	mov	r0, r4
 8009cb8:	f7ff ffa8 	bl	8009c0c <L_shift>
 8009cbc:	4544      	cmp	r4, r8
 8009cbe:	d952      	bls.n	8009d66 <__hexnan+0x10e>
 8009cc0:	2300      	movs	r3, #0
 8009cc2:	f1a4 0904 	sub.w	r9, r4, #4
 8009cc6:	f844 3c04 	str.w	r3, [r4, #-4]
 8009cca:	461d      	mov	r5, r3
 8009ccc:	464c      	mov	r4, r9
 8009cce:	f8cd b008 	str.w	fp, [sp, #8]
 8009cd2:	9903      	ldr	r1, [sp, #12]
 8009cd4:	e7d7      	b.n	8009c86 <__hexnan+0x2e>
 8009cd6:	2a29      	cmp	r2, #41	@ 0x29
 8009cd8:	d157      	bne.n	8009d8a <__hexnan+0x132>
 8009cda:	3102      	adds	r1, #2
 8009cdc:	f8ca 1000 	str.w	r1, [sl]
 8009ce0:	f1bb 0f00 	cmp.w	fp, #0
 8009ce4:	d051      	beq.n	8009d8a <__hexnan+0x132>
 8009ce6:	454c      	cmp	r4, r9
 8009ce8:	d206      	bcs.n	8009cf8 <__hexnan+0xa0>
 8009cea:	2d07      	cmp	r5, #7
 8009cec:	dc04      	bgt.n	8009cf8 <__hexnan+0xa0>
 8009cee:	462a      	mov	r2, r5
 8009cf0:	4649      	mov	r1, r9
 8009cf2:	4620      	mov	r0, r4
 8009cf4:	f7ff ff8a 	bl	8009c0c <L_shift>
 8009cf8:	4544      	cmp	r4, r8
 8009cfa:	d936      	bls.n	8009d6a <__hexnan+0x112>
 8009cfc:	4623      	mov	r3, r4
 8009cfe:	f1a8 0204 	sub.w	r2, r8, #4
 8009d02:	f853 1b04 	ldr.w	r1, [r3], #4
 8009d06:	429f      	cmp	r7, r3
 8009d08:	f842 1f04 	str.w	r1, [r2, #4]!
 8009d0c:	d2f9      	bcs.n	8009d02 <__hexnan+0xaa>
 8009d0e:	1b3b      	subs	r3, r7, r4
 8009d10:	f023 0303 	bic.w	r3, r3, #3
 8009d14:	3304      	adds	r3, #4
 8009d16:	3401      	adds	r4, #1
 8009d18:	3e03      	subs	r6, #3
 8009d1a:	42b4      	cmp	r4, r6
 8009d1c:	bf88      	it	hi
 8009d1e:	2304      	movhi	r3, #4
 8009d20:	2200      	movs	r2, #0
 8009d22:	4443      	add	r3, r8
 8009d24:	f843 2b04 	str.w	r2, [r3], #4
 8009d28:	429f      	cmp	r7, r3
 8009d2a:	d2fb      	bcs.n	8009d24 <__hexnan+0xcc>
 8009d2c:	683b      	ldr	r3, [r7, #0]
 8009d2e:	b91b      	cbnz	r3, 8009d38 <__hexnan+0xe0>
 8009d30:	4547      	cmp	r7, r8
 8009d32:	d128      	bne.n	8009d86 <__hexnan+0x12e>
 8009d34:	2301      	movs	r3, #1
 8009d36:	603b      	str	r3, [r7, #0]
 8009d38:	2005      	movs	r0, #5
 8009d3a:	b007      	add	sp, #28
 8009d3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d40:	3501      	adds	r5, #1
 8009d42:	2d08      	cmp	r5, #8
 8009d44:	f10b 0b01 	add.w	fp, fp, #1
 8009d48:	dd06      	ble.n	8009d58 <__hexnan+0x100>
 8009d4a:	4544      	cmp	r4, r8
 8009d4c:	d9c1      	bls.n	8009cd2 <__hexnan+0x7a>
 8009d4e:	2300      	movs	r3, #0
 8009d50:	2501      	movs	r5, #1
 8009d52:	f844 3c04 	str.w	r3, [r4, #-4]
 8009d56:	3c04      	subs	r4, #4
 8009d58:	6822      	ldr	r2, [r4, #0]
 8009d5a:	f000 000f 	and.w	r0, r0, #15
 8009d5e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8009d62:	6020      	str	r0, [r4, #0]
 8009d64:	e7b5      	b.n	8009cd2 <__hexnan+0x7a>
 8009d66:	2508      	movs	r5, #8
 8009d68:	e7b3      	b.n	8009cd2 <__hexnan+0x7a>
 8009d6a:	9b01      	ldr	r3, [sp, #4]
 8009d6c:	2b00      	cmp	r3, #0
 8009d6e:	d0dd      	beq.n	8009d2c <__hexnan+0xd4>
 8009d70:	f04f 32ff 	mov.w	r2, #4294967295
 8009d74:	f1c3 0320 	rsb	r3, r3, #32
 8009d78:	40da      	lsrs	r2, r3
 8009d7a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8009d7e:	4013      	ands	r3, r2
 8009d80:	f846 3c04 	str.w	r3, [r6, #-4]
 8009d84:	e7d2      	b.n	8009d2c <__hexnan+0xd4>
 8009d86:	3f04      	subs	r7, #4
 8009d88:	e7d0      	b.n	8009d2c <__hexnan+0xd4>
 8009d8a:	2004      	movs	r0, #4
 8009d8c:	e7d5      	b.n	8009d3a <__hexnan+0xe2>

08009d8e <__ascii_mbtowc>:
 8009d8e:	b082      	sub	sp, #8
 8009d90:	b901      	cbnz	r1, 8009d94 <__ascii_mbtowc+0x6>
 8009d92:	a901      	add	r1, sp, #4
 8009d94:	b142      	cbz	r2, 8009da8 <__ascii_mbtowc+0x1a>
 8009d96:	b14b      	cbz	r3, 8009dac <__ascii_mbtowc+0x1e>
 8009d98:	7813      	ldrb	r3, [r2, #0]
 8009d9a:	600b      	str	r3, [r1, #0]
 8009d9c:	7812      	ldrb	r2, [r2, #0]
 8009d9e:	1e10      	subs	r0, r2, #0
 8009da0:	bf18      	it	ne
 8009da2:	2001      	movne	r0, #1
 8009da4:	b002      	add	sp, #8
 8009da6:	4770      	bx	lr
 8009da8:	4610      	mov	r0, r2
 8009daa:	e7fb      	b.n	8009da4 <__ascii_mbtowc+0x16>
 8009dac:	f06f 0001 	mvn.w	r0, #1
 8009db0:	e7f8      	b.n	8009da4 <__ascii_mbtowc+0x16>

08009db2 <_realloc_r>:
 8009db2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009db6:	4607      	mov	r7, r0
 8009db8:	4614      	mov	r4, r2
 8009dba:	460d      	mov	r5, r1
 8009dbc:	b921      	cbnz	r1, 8009dc8 <_realloc_r+0x16>
 8009dbe:	4611      	mov	r1, r2
 8009dc0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009dc4:	f7fd bcca 	b.w	800775c <_malloc_r>
 8009dc8:	b92a      	cbnz	r2, 8009dd6 <_realloc_r+0x24>
 8009dca:	f7fd fc55 	bl	8007678 <_free_r>
 8009dce:	4625      	mov	r5, r4
 8009dd0:	4628      	mov	r0, r5
 8009dd2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009dd6:	f000 f840 	bl	8009e5a <_malloc_usable_size_r>
 8009dda:	4284      	cmp	r4, r0
 8009ddc:	4606      	mov	r6, r0
 8009dde:	d802      	bhi.n	8009de6 <_realloc_r+0x34>
 8009de0:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009de4:	d8f4      	bhi.n	8009dd0 <_realloc_r+0x1e>
 8009de6:	4621      	mov	r1, r4
 8009de8:	4638      	mov	r0, r7
 8009dea:	f7fd fcb7 	bl	800775c <_malloc_r>
 8009dee:	4680      	mov	r8, r0
 8009df0:	b908      	cbnz	r0, 8009df6 <_realloc_r+0x44>
 8009df2:	4645      	mov	r5, r8
 8009df4:	e7ec      	b.n	8009dd0 <_realloc_r+0x1e>
 8009df6:	42b4      	cmp	r4, r6
 8009df8:	4622      	mov	r2, r4
 8009dfa:	4629      	mov	r1, r5
 8009dfc:	bf28      	it	cs
 8009dfe:	4632      	movcs	r2, r6
 8009e00:	f7fc fdcb 	bl	800699a <memcpy>
 8009e04:	4629      	mov	r1, r5
 8009e06:	4638      	mov	r0, r7
 8009e08:	f7fd fc36 	bl	8007678 <_free_r>
 8009e0c:	e7f1      	b.n	8009df2 <_realloc_r+0x40>

08009e0e <__ascii_wctomb>:
 8009e0e:	4603      	mov	r3, r0
 8009e10:	4608      	mov	r0, r1
 8009e12:	b141      	cbz	r1, 8009e26 <__ascii_wctomb+0x18>
 8009e14:	2aff      	cmp	r2, #255	@ 0xff
 8009e16:	d904      	bls.n	8009e22 <__ascii_wctomb+0x14>
 8009e18:	228a      	movs	r2, #138	@ 0x8a
 8009e1a:	f04f 30ff 	mov.w	r0, #4294967295
 8009e1e:	601a      	str	r2, [r3, #0]
 8009e20:	4770      	bx	lr
 8009e22:	2001      	movs	r0, #1
 8009e24:	700a      	strb	r2, [r1, #0]
 8009e26:	4770      	bx	lr

08009e28 <fiprintf>:
 8009e28:	b40e      	push	{r1, r2, r3}
 8009e2a:	b503      	push	{r0, r1, lr}
 8009e2c:	4601      	mov	r1, r0
 8009e2e:	ab03      	add	r3, sp, #12
 8009e30:	4805      	ldr	r0, [pc, #20]	@ (8009e48 <fiprintf+0x20>)
 8009e32:	f853 2b04 	ldr.w	r2, [r3], #4
 8009e36:	6800      	ldr	r0, [r0, #0]
 8009e38:	9301      	str	r3, [sp, #4]
 8009e3a:	f7ff f9b7 	bl	80091ac <_vfiprintf_r>
 8009e3e:	b002      	add	sp, #8
 8009e40:	f85d eb04 	ldr.w	lr, [sp], #4
 8009e44:	b003      	add	sp, #12
 8009e46:	4770      	bx	lr
 8009e48:	200000a8 	.word	0x200000a8

08009e4c <abort>:
 8009e4c:	2006      	movs	r0, #6
 8009e4e:	b508      	push	{r3, lr}
 8009e50:	f000 f834 	bl	8009ebc <raise>
 8009e54:	2001      	movs	r0, #1
 8009e56:	f7f8 fc6c 	bl	8002732 <_exit>

08009e5a <_malloc_usable_size_r>:
 8009e5a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009e5e:	1f18      	subs	r0, r3, #4
 8009e60:	2b00      	cmp	r3, #0
 8009e62:	bfbc      	itt	lt
 8009e64:	580b      	ldrlt	r3, [r1, r0]
 8009e66:	18c0      	addlt	r0, r0, r3
 8009e68:	4770      	bx	lr

08009e6a <_raise_r>:
 8009e6a:	291f      	cmp	r1, #31
 8009e6c:	b538      	push	{r3, r4, r5, lr}
 8009e6e:	4605      	mov	r5, r0
 8009e70:	460c      	mov	r4, r1
 8009e72:	d904      	bls.n	8009e7e <_raise_r+0x14>
 8009e74:	2316      	movs	r3, #22
 8009e76:	6003      	str	r3, [r0, #0]
 8009e78:	f04f 30ff 	mov.w	r0, #4294967295
 8009e7c:	bd38      	pop	{r3, r4, r5, pc}
 8009e7e:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009e80:	b112      	cbz	r2, 8009e88 <_raise_r+0x1e>
 8009e82:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009e86:	b94b      	cbnz	r3, 8009e9c <_raise_r+0x32>
 8009e88:	4628      	mov	r0, r5
 8009e8a:	f000 f831 	bl	8009ef0 <_getpid_r>
 8009e8e:	4622      	mov	r2, r4
 8009e90:	4601      	mov	r1, r0
 8009e92:	4628      	mov	r0, r5
 8009e94:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009e98:	f000 b818 	b.w	8009ecc <_kill_r>
 8009e9c:	2b01      	cmp	r3, #1
 8009e9e:	d00a      	beq.n	8009eb6 <_raise_r+0x4c>
 8009ea0:	1c59      	adds	r1, r3, #1
 8009ea2:	d103      	bne.n	8009eac <_raise_r+0x42>
 8009ea4:	2316      	movs	r3, #22
 8009ea6:	6003      	str	r3, [r0, #0]
 8009ea8:	2001      	movs	r0, #1
 8009eaa:	e7e7      	b.n	8009e7c <_raise_r+0x12>
 8009eac:	2100      	movs	r1, #0
 8009eae:	4620      	mov	r0, r4
 8009eb0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009eb4:	4798      	blx	r3
 8009eb6:	2000      	movs	r0, #0
 8009eb8:	e7e0      	b.n	8009e7c <_raise_r+0x12>
	...

08009ebc <raise>:
 8009ebc:	4b02      	ldr	r3, [pc, #8]	@ (8009ec8 <raise+0xc>)
 8009ebe:	4601      	mov	r1, r0
 8009ec0:	6818      	ldr	r0, [r3, #0]
 8009ec2:	f7ff bfd2 	b.w	8009e6a <_raise_r>
 8009ec6:	bf00      	nop
 8009ec8:	200000a8 	.word	0x200000a8

08009ecc <_kill_r>:
 8009ecc:	b538      	push	{r3, r4, r5, lr}
 8009ece:	2300      	movs	r3, #0
 8009ed0:	4d06      	ldr	r5, [pc, #24]	@ (8009eec <_kill_r+0x20>)
 8009ed2:	4604      	mov	r4, r0
 8009ed4:	4608      	mov	r0, r1
 8009ed6:	4611      	mov	r1, r2
 8009ed8:	602b      	str	r3, [r5, #0]
 8009eda:	f7f8 fc1a 	bl	8002712 <_kill>
 8009ede:	1c43      	adds	r3, r0, #1
 8009ee0:	d102      	bne.n	8009ee8 <_kill_r+0x1c>
 8009ee2:	682b      	ldr	r3, [r5, #0]
 8009ee4:	b103      	cbz	r3, 8009ee8 <_kill_r+0x1c>
 8009ee6:	6023      	str	r3, [r4, #0]
 8009ee8:	bd38      	pop	{r3, r4, r5, pc}
 8009eea:	bf00      	nop
 8009eec:	20000548 	.word	0x20000548

08009ef0 <_getpid_r>:
 8009ef0:	f7f8 bc08 	b.w	8002704 <_getpid>

08009ef4 <atan2>:
 8009ef4:	f000 ba8c 	b.w	800a410 <__ieee754_atan2>

08009ef8 <sqrt>:
 8009ef8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009efa:	4606      	mov	r6, r0
 8009efc:	460f      	mov	r7, r1
 8009efe:	f000 f9b3 	bl	800a268 <__ieee754_sqrt>
 8009f02:	4632      	mov	r2, r6
 8009f04:	4604      	mov	r4, r0
 8009f06:	460d      	mov	r5, r1
 8009f08:	463b      	mov	r3, r7
 8009f0a:	4630      	mov	r0, r6
 8009f0c:	4639      	mov	r1, r7
 8009f0e:	f7f6 fd7d 	bl	8000a0c <__aeabi_dcmpun>
 8009f12:	b990      	cbnz	r0, 8009f3a <sqrt+0x42>
 8009f14:	2200      	movs	r2, #0
 8009f16:	2300      	movs	r3, #0
 8009f18:	4630      	mov	r0, r6
 8009f1a:	4639      	mov	r1, r7
 8009f1c:	f7f6 fd4e 	bl	80009bc <__aeabi_dcmplt>
 8009f20:	b158      	cbz	r0, 8009f3a <sqrt+0x42>
 8009f22:	f7fc fcff 	bl	8006924 <__errno>
 8009f26:	2321      	movs	r3, #33	@ 0x21
 8009f28:	2200      	movs	r2, #0
 8009f2a:	6003      	str	r3, [r0, #0]
 8009f2c:	2300      	movs	r3, #0
 8009f2e:	4610      	mov	r0, r2
 8009f30:	4619      	mov	r1, r3
 8009f32:	f7f6 fbfb 	bl	800072c <__aeabi_ddiv>
 8009f36:	4604      	mov	r4, r0
 8009f38:	460d      	mov	r5, r1
 8009f3a:	4620      	mov	r0, r4
 8009f3c:	4629      	mov	r1, r5
 8009f3e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009f40 <atan>:
 8009f40:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f44:	4bbc      	ldr	r3, [pc, #752]	@ (800a238 <atan+0x2f8>)
 8009f46:	f021 4600 	bic.w	r6, r1, #2147483648	@ 0x80000000
 8009f4a:	429e      	cmp	r6, r3
 8009f4c:	4604      	mov	r4, r0
 8009f4e:	460d      	mov	r5, r1
 8009f50:	468b      	mov	fp, r1
 8009f52:	d918      	bls.n	8009f86 <atan+0x46>
 8009f54:	4bb9      	ldr	r3, [pc, #740]	@ (800a23c <atan+0x2fc>)
 8009f56:	429e      	cmp	r6, r3
 8009f58:	d801      	bhi.n	8009f5e <atan+0x1e>
 8009f5a:	d109      	bne.n	8009f70 <atan+0x30>
 8009f5c:	b140      	cbz	r0, 8009f70 <atan+0x30>
 8009f5e:	4622      	mov	r2, r4
 8009f60:	462b      	mov	r3, r5
 8009f62:	4620      	mov	r0, r4
 8009f64:	4629      	mov	r1, r5
 8009f66:	f7f6 f901 	bl	800016c <__adddf3>
 8009f6a:	4604      	mov	r4, r0
 8009f6c:	460d      	mov	r5, r1
 8009f6e:	e006      	b.n	8009f7e <atan+0x3e>
 8009f70:	f1bb 0f00 	cmp.w	fp, #0
 8009f74:	f340 8123 	ble.w	800a1be <atan+0x27e>
 8009f78:	a593      	add	r5, pc, #588	@ (adr r5, 800a1c8 <atan+0x288>)
 8009f7a:	e9d5 4500 	ldrd	r4, r5, [r5]
 8009f7e:	4620      	mov	r0, r4
 8009f80:	4629      	mov	r1, r5
 8009f82:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f86:	4bae      	ldr	r3, [pc, #696]	@ (800a240 <atan+0x300>)
 8009f88:	429e      	cmp	r6, r3
 8009f8a:	d811      	bhi.n	8009fb0 <atan+0x70>
 8009f8c:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 8009f90:	429e      	cmp	r6, r3
 8009f92:	d80a      	bhi.n	8009faa <atan+0x6a>
 8009f94:	a38e      	add	r3, pc, #568	@ (adr r3, 800a1d0 <atan+0x290>)
 8009f96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f9a:	f7f6 f8e7 	bl	800016c <__adddf3>
 8009f9e:	2200      	movs	r2, #0
 8009fa0:	4ba8      	ldr	r3, [pc, #672]	@ (800a244 <atan+0x304>)
 8009fa2:	f7f6 fd29 	bl	80009f8 <__aeabi_dcmpgt>
 8009fa6:	2800      	cmp	r0, #0
 8009fa8:	d1e9      	bne.n	8009f7e <atan+0x3e>
 8009faa:	f04f 3aff 	mov.w	sl, #4294967295
 8009fae:	e027      	b.n	800a000 <atan+0xc0>
 8009fb0:	f000 f956 	bl	800a260 <fabs>
 8009fb4:	4ba4      	ldr	r3, [pc, #656]	@ (800a248 <atan+0x308>)
 8009fb6:	4604      	mov	r4, r0
 8009fb8:	429e      	cmp	r6, r3
 8009fba:	460d      	mov	r5, r1
 8009fbc:	f200 80b8 	bhi.w	800a130 <atan+0x1f0>
 8009fc0:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 8009fc4:	429e      	cmp	r6, r3
 8009fc6:	f200 809c 	bhi.w	800a102 <atan+0x1c2>
 8009fca:	4602      	mov	r2, r0
 8009fcc:	460b      	mov	r3, r1
 8009fce:	f7f6 f8cd 	bl	800016c <__adddf3>
 8009fd2:	2200      	movs	r2, #0
 8009fd4:	4b9b      	ldr	r3, [pc, #620]	@ (800a244 <atan+0x304>)
 8009fd6:	f7f6 f8c7 	bl	8000168 <__aeabi_dsub>
 8009fda:	2200      	movs	r2, #0
 8009fdc:	4606      	mov	r6, r0
 8009fde:	460f      	mov	r7, r1
 8009fe0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8009fe4:	4620      	mov	r0, r4
 8009fe6:	4629      	mov	r1, r5
 8009fe8:	f7f6 f8c0 	bl	800016c <__adddf3>
 8009fec:	4602      	mov	r2, r0
 8009fee:	460b      	mov	r3, r1
 8009ff0:	4630      	mov	r0, r6
 8009ff2:	4639      	mov	r1, r7
 8009ff4:	f7f6 fb9a 	bl	800072c <__aeabi_ddiv>
 8009ff8:	f04f 0a00 	mov.w	sl, #0
 8009ffc:	4604      	mov	r4, r0
 8009ffe:	460d      	mov	r5, r1
 800a000:	4622      	mov	r2, r4
 800a002:	462b      	mov	r3, r5
 800a004:	4620      	mov	r0, r4
 800a006:	4629      	mov	r1, r5
 800a008:	f7f6 fa66 	bl	80004d8 <__aeabi_dmul>
 800a00c:	4602      	mov	r2, r0
 800a00e:	460b      	mov	r3, r1
 800a010:	4680      	mov	r8, r0
 800a012:	4689      	mov	r9, r1
 800a014:	f7f6 fa60 	bl	80004d8 <__aeabi_dmul>
 800a018:	a36f      	add	r3, pc, #444	@ (adr r3, 800a1d8 <atan+0x298>)
 800a01a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a01e:	4606      	mov	r6, r0
 800a020:	460f      	mov	r7, r1
 800a022:	f7f6 fa59 	bl	80004d8 <__aeabi_dmul>
 800a026:	a36e      	add	r3, pc, #440	@ (adr r3, 800a1e0 <atan+0x2a0>)
 800a028:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a02c:	f7f6 f89e 	bl	800016c <__adddf3>
 800a030:	4632      	mov	r2, r6
 800a032:	463b      	mov	r3, r7
 800a034:	f7f6 fa50 	bl	80004d8 <__aeabi_dmul>
 800a038:	a36b      	add	r3, pc, #428	@ (adr r3, 800a1e8 <atan+0x2a8>)
 800a03a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a03e:	f7f6 f895 	bl	800016c <__adddf3>
 800a042:	4632      	mov	r2, r6
 800a044:	463b      	mov	r3, r7
 800a046:	f7f6 fa47 	bl	80004d8 <__aeabi_dmul>
 800a04a:	a369      	add	r3, pc, #420	@ (adr r3, 800a1f0 <atan+0x2b0>)
 800a04c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a050:	f7f6 f88c 	bl	800016c <__adddf3>
 800a054:	4632      	mov	r2, r6
 800a056:	463b      	mov	r3, r7
 800a058:	f7f6 fa3e 	bl	80004d8 <__aeabi_dmul>
 800a05c:	a366      	add	r3, pc, #408	@ (adr r3, 800a1f8 <atan+0x2b8>)
 800a05e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a062:	f7f6 f883 	bl	800016c <__adddf3>
 800a066:	4632      	mov	r2, r6
 800a068:	463b      	mov	r3, r7
 800a06a:	f7f6 fa35 	bl	80004d8 <__aeabi_dmul>
 800a06e:	a364      	add	r3, pc, #400	@ (adr r3, 800a200 <atan+0x2c0>)
 800a070:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a074:	f7f6 f87a 	bl	800016c <__adddf3>
 800a078:	4642      	mov	r2, r8
 800a07a:	464b      	mov	r3, r9
 800a07c:	f7f6 fa2c 	bl	80004d8 <__aeabi_dmul>
 800a080:	a361      	add	r3, pc, #388	@ (adr r3, 800a208 <atan+0x2c8>)
 800a082:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a086:	4680      	mov	r8, r0
 800a088:	4689      	mov	r9, r1
 800a08a:	4630      	mov	r0, r6
 800a08c:	4639      	mov	r1, r7
 800a08e:	f7f6 fa23 	bl	80004d8 <__aeabi_dmul>
 800a092:	a35f      	add	r3, pc, #380	@ (adr r3, 800a210 <atan+0x2d0>)
 800a094:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a098:	f7f6 f866 	bl	8000168 <__aeabi_dsub>
 800a09c:	4632      	mov	r2, r6
 800a09e:	463b      	mov	r3, r7
 800a0a0:	f7f6 fa1a 	bl	80004d8 <__aeabi_dmul>
 800a0a4:	a35c      	add	r3, pc, #368	@ (adr r3, 800a218 <atan+0x2d8>)
 800a0a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0aa:	f7f6 f85d 	bl	8000168 <__aeabi_dsub>
 800a0ae:	4632      	mov	r2, r6
 800a0b0:	463b      	mov	r3, r7
 800a0b2:	f7f6 fa11 	bl	80004d8 <__aeabi_dmul>
 800a0b6:	a35a      	add	r3, pc, #360	@ (adr r3, 800a220 <atan+0x2e0>)
 800a0b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0bc:	f7f6 f854 	bl	8000168 <__aeabi_dsub>
 800a0c0:	4632      	mov	r2, r6
 800a0c2:	463b      	mov	r3, r7
 800a0c4:	f7f6 fa08 	bl	80004d8 <__aeabi_dmul>
 800a0c8:	a357      	add	r3, pc, #348	@ (adr r3, 800a228 <atan+0x2e8>)
 800a0ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0ce:	f7f6 f84b 	bl	8000168 <__aeabi_dsub>
 800a0d2:	4632      	mov	r2, r6
 800a0d4:	463b      	mov	r3, r7
 800a0d6:	f7f6 f9ff 	bl	80004d8 <__aeabi_dmul>
 800a0da:	4602      	mov	r2, r0
 800a0dc:	460b      	mov	r3, r1
 800a0de:	4640      	mov	r0, r8
 800a0e0:	4649      	mov	r1, r9
 800a0e2:	f7f6 f843 	bl	800016c <__adddf3>
 800a0e6:	4622      	mov	r2, r4
 800a0e8:	462b      	mov	r3, r5
 800a0ea:	f7f6 f9f5 	bl	80004d8 <__aeabi_dmul>
 800a0ee:	f1ba 3fff 	cmp.w	sl, #4294967295
 800a0f2:	4602      	mov	r2, r0
 800a0f4:	460b      	mov	r3, r1
 800a0f6:	d144      	bne.n	800a182 <atan+0x242>
 800a0f8:	4620      	mov	r0, r4
 800a0fa:	4629      	mov	r1, r5
 800a0fc:	f7f6 f834 	bl	8000168 <__aeabi_dsub>
 800a100:	e733      	b.n	8009f6a <atan+0x2a>
 800a102:	2200      	movs	r2, #0
 800a104:	4b4f      	ldr	r3, [pc, #316]	@ (800a244 <atan+0x304>)
 800a106:	f7f6 f82f 	bl	8000168 <__aeabi_dsub>
 800a10a:	2200      	movs	r2, #0
 800a10c:	4606      	mov	r6, r0
 800a10e:	460f      	mov	r7, r1
 800a110:	4620      	mov	r0, r4
 800a112:	4629      	mov	r1, r5
 800a114:	4b4b      	ldr	r3, [pc, #300]	@ (800a244 <atan+0x304>)
 800a116:	f7f6 f829 	bl	800016c <__adddf3>
 800a11a:	4602      	mov	r2, r0
 800a11c:	460b      	mov	r3, r1
 800a11e:	4630      	mov	r0, r6
 800a120:	4639      	mov	r1, r7
 800a122:	f7f6 fb03 	bl	800072c <__aeabi_ddiv>
 800a126:	f04f 0a01 	mov.w	sl, #1
 800a12a:	4604      	mov	r4, r0
 800a12c:	460d      	mov	r5, r1
 800a12e:	e767      	b.n	800a000 <atan+0xc0>
 800a130:	4b46      	ldr	r3, [pc, #280]	@ (800a24c <atan+0x30c>)
 800a132:	429e      	cmp	r6, r3
 800a134:	d21a      	bcs.n	800a16c <atan+0x22c>
 800a136:	2200      	movs	r2, #0
 800a138:	4b45      	ldr	r3, [pc, #276]	@ (800a250 <atan+0x310>)
 800a13a:	f7f6 f815 	bl	8000168 <__aeabi_dsub>
 800a13e:	2200      	movs	r2, #0
 800a140:	4606      	mov	r6, r0
 800a142:	460f      	mov	r7, r1
 800a144:	4620      	mov	r0, r4
 800a146:	4629      	mov	r1, r5
 800a148:	4b41      	ldr	r3, [pc, #260]	@ (800a250 <atan+0x310>)
 800a14a:	f7f6 f9c5 	bl	80004d8 <__aeabi_dmul>
 800a14e:	2200      	movs	r2, #0
 800a150:	4b3c      	ldr	r3, [pc, #240]	@ (800a244 <atan+0x304>)
 800a152:	f7f6 f80b 	bl	800016c <__adddf3>
 800a156:	4602      	mov	r2, r0
 800a158:	460b      	mov	r3, r1
 800a15a:	4630      	mov	r0, r6
 800a15c:	4639      	mov	r1, r7
 800a15e:	f7f6 fae5 	bl	800072c <__aeabi_ddiv>
 800a162:	f04f 0a02 	mov.w	sl, #2
 800a166:	4604      	mov	r4, r0
 800a168:	460d      	mov	r5, r1
 800a16a:	e749      	b.n	800a000 <atan+0xc0>
 800a16c:	4602      	mov	r2, r0
 800a16e:	460b      	mov	r3, r1
 800a170:	2000      	movs	r0, #0
 800a172:	4938      	ldr	r1, [pc, #224]	@ (800a254 <atan+0x314>)
 800a174:	f7f6 fada 	bl	800072c <__aeabi_ddiv>
 800a178:	f04f 0a03 	mov.w	sl, #3
 800a17c:	4604      	mov	r4, r0
 800a17e:	460d      	mov	r5, r1
 800a180:	e73e      	b.n	800a000 <atan+0xc0>
 800a182:	4b35      	ldr	r3, [pc, #212]	@ (800a258 <atan+0x318>)
 800a184:	4e35      	ldr	r6, [pc, #212]	@ (800a25c <atan+0x31c>)
 800a186:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800a18a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a18e:	f7f5 ffeb 	bl	8000168 <__aeabi_dsub>
 800a192:	4622      	mov	r2, r4
 800a194:	462b      	mov	r3, r5
 800a196:	f7f5 ffe7 	bl	8000168 <__aeabi_dsub>
 800a19a:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800a19e:	4602      	mov	r2, r0
 800a1a0:	460b      	mov	r3, r1
 800a1a2:	e9d6 0100 	ldrd	r0, r1, [r6]
 800a1a6:	f7f5 ffdf 	bl	8000168 <__aeabi_dsub>
 800a1aa:	f1bb 0f00 	cmp.w	fp, #0
 800a1ae:	4604      	mov	r4, r0
 800a1b0:	460d      	mov	r5, r1
 800a1b2:	f6bf aee4 	bge.w	8009f7e <atan+0x3e>
 800a1b6:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800a1ba:	461d      	mov	r5, r3
 800a1bc:	e6df      	b.n	8009f7e <atan+0x3e>
 800a1be:	a51c      	add	r5, pc, #112	@ (adr r5, 800a230 <atan+0x2f0>)
 800a1c0:	e9d5 4500 	ldrd	r4, r5, [r5]
 800a1c4:	e6db      	b.n	8009f7e <atan+0x3e>
 800a1c6:	bf00      	nop
 800a1c8:	54442d18 	.word	0x54442d18
 800a1cc:	3ff921fb 	.word	0x3ff921fb
 800a1d0:	8800759c 	.word	0x8800759c
 800a1d4:	7e37e43c 	.word	0x7e37e43c
 800a1d8:	e322da11 	.word	0xe322da11
 800a1dc:	3f90ad3a 	.word	0x3f90ad3a
 800a1e0:	24760deb 	.word	0x24760deb
 800a1e4:	3fa97b4b 	.word	0x3fa97b4b
 800a1e8:	a0d03d51 	.word	0xa0d03d51
 800a1ec:	3fb10d66 	.word	0x3fb10d66
 800a1f0:	c54c206e 	.word	0xc54c206e
 800a1f4:	3fb745cd 	.word	0x3fb745cd
 800a1f8:	920083ff 	.word	0x920083ff
 800a1fc:	3fc24924 	.word	0x3fc24924
 800a200:	5555550d 	.word	0x5555550d
 800a204:	3fd55555 	.word	0x3fd55555
 800a208:	2c6a6c2f 	.word	0x2c6a6c2f
 800a20c:	bfa2b444 	.word	0xbfa2b444
 800a210:	52defd9a 	.word	0x52defd9a
 800a214:	3fadde2d 	.word	0x3fadde2d
 800a218:	af749a6d 	.word	0xaf749a6d
 800a21c:	3fb3b0f2 	.word	0x3fb3b0f2
 800a220:	fe231671 	.word	0xfe231671
 800a224:	3fbc71c6 	.word	0x3fbc71c6
 800a228:	9998ebc4 	.word	0x9998ebc4
 800a22c:	3fc99999 	.word	0x3fc99999
 800a230:	54442d18 	.word	0x54442d18
 800a234:	bff921fb 	.word	0xbff921fb
 800a238:	440fffff 	.word	0x440fffff
 800a23c:	7ff00000 	.word	0x7ff00000
 800a240:	3fdbffff 	.word	0x3fdbffff
 800a244:	3ff00000 	.word	0x3ff00000
 800a248:	3ff2ffff 	.word	0x3ff2ffff
 800a24c:	40038000 	.word	0x40038000
 800a250:	3ff80000 	.word	0x3ff80000
 800a254:	bff00000 	.word	0xbff00000
 800a258:	0800ab88 	.word	0x0800ab88
 800a25c:	0800aba8 	.word	0x0800aba8

0800a260 <fabs>:
 800a260:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800a264:	4619      	mov	r1, r3
 800a266:	4770      	bx	lr

0800a268 <__ieee754_sqrt>:
 800a268:	4a65      	ldr	r2, [pc, #404]	@ (800a400 <__ieee754_sqrt+0x198>)
 800a26a:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a26e:	438a      	bics	r2, r1
 800a270:	4606      	mov	r6, r0
 800a272:	460f      	mov	r7, r1
 800a274:	460b      	mov	r3, r1
 800a276:	4604      	mov	r4, r0
 800a278:	d10e      	bne.n	800a298 <__ieee754_sqrt+0x30>
 800a27a:	4602      	mov	r2, r0
 800a27c:	f7f6 f92c 	bl	80004d8 <__aeabi_dmul>
 800a280:	4602      	mov	r2, r0
 800a282:	460b      	mov	r3, r1
 800a284:	4630      	mov	r0, r6
 800a286:	4639      	mov	r1, r7
 800a288:	f7f5 ff70 	bl	800016c <__adddf3>
 800a28c:	4606      	mov	r6, r0
 800a28e:	460f      	mov	r7, r1
 800a290:	4630      	mov	r0, r6
 800a292:	4639      	mov	r1, r7
 800a294:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a298:	2900      	cmp	r1, #0
 800a29a:	dc0c      	bgt.n	800a2b6 <__ieee754_sqrt+0x4e>
 800a29c:	f021 4200 	bic.w	r2, r1, #2147483648	@ 0x80000000
 800a2a0:	4302      	orrs	r2, r0
 800a2a2:	d0f5      	beq.n	800a290 <__ieee754_sqrt+0x28>
 800a2a4:	b189      	cbz	r1, 800a2ca <__ieee754_sqrt+0x62>
 800a2a6:	4602      	mov	r2, r0
 800a2a8:	f7f5 ff5e 	bl	8000168 <__aeabi_dsub>
 800a2ac:	4602      	mov	r2, r0
 800a2ae:	460b      	mov	r3, r1
 800a2b0:	f7f6 fa3c 	bl	800072c <__aeabi_ddiv>
 800a2b4:	e7ea      	b.n	800a28c <__ieee754_sqrt+0x24>
 800a2b6:	150a      	asrs	r2, r1, #20
 800a2b8:	d115      	bne.n	800a2e6 <__ieee754_sqrt+0x7e>
 800a2ba:	2100      	movs	r1, #0
 800a2bc:	e009      	b.n	800a2d2 <__ieee754_sqrt+0x6a>
 800a2be:	0ae3      	lsrs	r3, r4, #11
 800a2c0:	3a15      	subs	r2, #21
 800a2c2:	0564      	lsls	r4, r4, #21
 800a2c4:	2b00      	cmp	r3, #0
 800a2c6:	d0fa      	beq.n	800a2be <__ieee754_sqrt+0x56>
 800a2c8:	e7f7      	b.n	800a2ba <__ieee754_sqrt+0x52>
 800a2ca:	460a      	mov	r2, r1
 800a2cc:	e7fa      	b.n	800a2c4 <__ieee754_sqrt+0x5c>
 800a2ce:	005b      	lsls	r3, r3, #1
 800a2d0:	3101      	adds	r1, #1
 800a2d2:	02d8      	lsls	r0, r3, #11
 800a2d4:	d5fb      	bpl.n	800a2ce <__ieee754_sqrt+0x66>
 800a2d6:	1e48      	subs	r0, r1, #1
 800a2d8:	1a12      	subs	r2, r2, r0
 800a2da:	f1c1 0020 	rsb	r0, r1, #32
 800a2de:	fa24 f000 	lsr.w	r0, r4, r0
 800a2e2:	4303      	orrs	r3, r0
 800a2e4:	408c      	lsls	r4, r1
 800a2e6:	2700      	movs	r7, #0
 800a2e8:	f2a2 38ff 	subw	r8, r2, #1023	@ 0x3ff
 800a2ec:	2116      	movs	r1, #22
 800a2ee:	07d2      	lsls	r2, r2, #31
 800a2f0:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 800a2f4:	463a      	mov	r2, r7
 800a2f6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a2fa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a2fe:	bf5c      	itt	pl
 800a300:	005b      	lslpl	r3, r3, #1
 800a302:	eb03 73d4 	addpl.w	r3, r3, r4, lsr #31
 800a306:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800a30a:	bf58      	it	pl
 800a30c:	0064      	lslpl	r4, r4, #1
 800a30e:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 800a312:	ea4f 0868 	mov.w	r8, r8, asr #1
 800a316:	0064      	lsls	r4, r4, #1
 800a318:	1815      	adds	r5, r2, r0
 800a31a:	429d      	cmp	r5, r3
 800a31c:	bfde      	ittt	le
 800a31e:	182a      	addle	r2, r5, r0
 800a320:	1b5b      	suble	r3, r3, r5
 800a322:	183f      	addle	r7, r7, r0
 800a324:	0fe5      	lsrs	r5, r4, #31
 800a326:	3901      	subs	r1, #1
 800a328:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 800a32c:	ea4f 0444 	mov.w	r4, r4, lsl #1
 800a330:	ea4f 0050 	mov.w	r0, r0, lsr #1
 800a334:	d1f0      	bne.n	800a318 <__ieee754_sqrt+0xb0>
 800a336:	460d      	mov	r5, r1
 800a338:	2620      	movs	r6, #32
 800a33a:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 800a33e:	4293      	cmp	r3, r2
 800a340:	eb00 0c01 	add.w	ip, r0, r1
 800a344:	dc02      	bgt.n	800a34c <__ieee754_sqrt+0xe4>
 800a346:	d113      	bne.n	800a370 <__ieee754_sqrt+0x108>
 800a348:	45a4      	cmp	ip, r4
 800a34a:	d811      	bhi.n	800a370 <__ieee754_sqrt+0x108>
 800a34c:	f1bc 0f00 	cmp.w	ip, #0
 800a350:	eb0c 0100 	add.w	r1, ip, r0
 800a354:	da3e      	bge.n	800a3d4 <__ieee754_sqrt+0x16c>
 800a356:	2900      	cmp	r1, #0
 800a358:	db3c      	blt.n	800a3d4 <__ieee754_sqrt+0x16c>
 800a35a:	f102 0e01 	add.w	lr, r2, #1
 800a35e:	1a9b      	subs	r3, r3, r2
 800a360:	4672      	mov	r2, lr
 800a362:	45a4      	cmp	ip, r4
 800a364:	bf88      	it	hi
 800a366:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800a36a:	eba4 040c 	sub.w	r4, r4, ip
 800a36e:	4405      	add	r5, r0
 800a370:	ea4f 7cd4 	mov.w	ip, r4, lsr #31
 800a374:	3e01      	subs	r6, #1
 800a376:	eb0c 0343 	add.w	r3, ip, r3, lsl #1
 800a37a:	ea4f 0444 	mov.w	r4, r4, lsl #1
 800a37e:	ea4f 0050 	mov.w	r0, r0, lsr #1
 800a382:	d1dc      	bne.n	800a33e <__ieee754_sqrt+0xd6>
 800a384:	431c      	orrs	r4, r3
 800a386:	d01a      	beq.n	800a3be <__ieee754_sqrt+0x156>
 800a388:	4c1e      	ldr	r4, [pc, #120]	@ (800a404 <__ieee754_sqrt+0x19c>)
 800a38a:	f8df 907c 	ldr.w	r9, [pc, #124]	@ 800a408 <__ieee754_sqrt+0x1a0>
 800a38e:	e9d4 0100 	ldrd	r0, r1, [r4]
 800a392:	e9d9 2300 	ldrd	r2, r3, [r9]
 800a396:	f7f5 fee7 	bl	8000168 <__aeabi_dsub>
 800a39a:	e9d4 ab00 	ldrd	sl, fp, [r4]
 800a39e:	4602      	mov	r2, r0
 800a3a0:	460b      	mov	r3, r1
 800a3a2:	4650      	mov	r0, sl
 800a3a4:	4659      	mov	r1, fp
 800a3a6:	f7f6 fb13 	bl	80009d0 <__aeabi_dcmple>
 800a3aa:	b140      	cbz	r0, 800a3be <__ieee754_sqrt+0x156>
 800a3ac:	e9d4 0100 	ldrd	r0, r1, [r4]
 800a3b0:	e9d9 2300 	ldrd	r2, r3, [r9]
 800a3b4:	f1b5 3fff 	cmp.w	r5, #4294967295
 800a3b8:	d10e      	bne.n	800a3d8 <__ieee754_sqrt+0x170>
 800a3ba:	4635      	mov	r5, r6
 800a3bc:	3701      	adds	r7, #1
 800a3be:	107b      	asrs	r3, r7, #1
 800a3c0:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 800a3c4:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 800a3c8:	eb03 5108 	add.w	r1, r3, r8, lsl #20
 800a3cc:	086b      	lsrs	r3, r5, #1
 800a3ce:	ea43 70c7 	orr.w	r0, r3, r7, lsl #31
 800a3d2:	e75b      	b.n	800a28c <__ieee754_sqrt+0x24>
 800a3d4:	4696      	mov	lr, r2
 800a3d6:	e7c2      	b.n	800a35e <__ieee754_sqrt+0xf6>
 800a3d8:	f7f5 fec8 	bl	800016c <__adddf3>
 800a3dc:	e9d4 ab00 	ldrd	sl, fp, [r4]
 800a3e0:	4602      	mov	r2, r0
 800a3e2:	460b      	mov	r3, r1
 800a3e4:	4650      	mov	r0, sl
 800a3e6:	4659      	mov	r1, fp
 800a3e8:	f7f6 fae8 	bl	80009bc <__aeabi_dcmplt>
 800a3ec:	b120      	cbz	r0, 800a3f8 <__ieee754_sqrt+0x190>
 800a3ee:	1cab      	adds	r3, r5, #2
 800a3f0:	bf08      	it	eq
 800a3f2:	3701      	addeq	r7, #1
 800a3f4:	3502      	adds	r5, #2
 800a3f6:	e7e2      	b.n	800a3be <__ieee754_sqrt+0x156>
 800a3f8:	1c6b      	adds	r3, r5, #1
 800a3fa:	f023 0501 	bic.w	r5, r3, #1
 800a3fe:	e7de      	b.n	800a3be <__ieee754_sqrt+0x156>
 800a400:	7ff00000 	.word	0x7ff00000
 800a404:	0800abd0 	.word	0x0800abd0
 800a408:	0800abc8 	.word	0x0800abc8
 800a40c:	00000000 	.word	0x00000000

0800a410 <__ieee754_atan2>:
 800a410:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a414:	4617      	mov	r7, r2
 800a416:	4690      	mov	r8, r2
 800a418:	4699      	mov	r9, r3
 800a41a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800a41e:	427b      	negs	r3, r7
 800a420:	f8df a184 	ldr.w	sl, [pc, #388]	@ 800a5a8 <__ieee754_atan2+0x198>
 800a424:	433b      	orrs	r3, r7
 800a426:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800a42a:	4553      	cmp	r3, sl
 800a42c:	4604      	mov	r4, r0
 800a42e:	460d      	mov	r5, r1
 800a430:	d809      	bhi.n	800a446 <__ieee754_atan2+0x36>
 800a432:	4246      	negs	r6, r0
 800a434:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800a438:	4306      	orrs	r6, r0
 800a43a:	ea43 76d6 	orr.w	r6, r3, r6, lsr #31
 800a43e:	4556      	cmp	r6, sl
 800a440:	468e      	mov	lr, r1
 800a442:	4683      	mov	fp, r0
 800a444:	d908      	bls.n	800a458 <__ieee754_atan2+0x48>
 800a446:	4642      	mov	r2, r8
 800a448:	464b      	mov	r3, r9
 800a44a:	4620      	mov	r0, r4
 800a44c:	4629      	mov	r1, r5
 800a44e:	f7f5 fe8d 	bl	800016c <__adddf3>
 800a452:	4604      	mov	r4, r0
 800a454:	460d      	mov	r5, r1
 800a456:	e016      	b.n	800a486 <__ieee754_atan2+0x76>
 800a458:	f109 4640 	add.w	r6, r9, #3221225472	@ 0xc0000000
 800a45c:	f506 1680 	add.w	r6, r6, #1048576	@ 0x100000
 800a460:	433e      	orrs	r6, r7
 800a462:	d103      	bne.n	800a46c <__ieee754_atan2+0x5c>
 800a464:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a468:	f7ff bd6a 	b.w	8009f40 <atan>
 800a46c:	ea4f 76a9 	mov.w	r6, r9, asr #30
 800a470:	f006 0602 	and.w	r6, r6, #2
 800a474:	ea53 0b0b 	orrs.w	fp, r3, fp
 800a478:	ea46 76d1 	orr.w	r6, r6, r1, lsr #31
 800a47c:	d107      	bne.n	800a48e <__ieee754_atan2+0x7e>
 800a47e:	2e02      	cmp	r6, #2
 800a480:	d064      	beq.n	800a54c <__ieee754_atan2+0x13c>
 800a482:	2e03      	cmp	r6, #3
 800a484:	d066      	beq.n	800a554 <__ieee754_atan2+0x144>
 800a486:	4620      	mov	r0, r4
 800a488:	4629      	mov	r1, r5
 800a48a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a48e:	4317      	orrs	r7, r2
 800a490:	d106      	bne.n	800a4a0 <__ieee754_atan2+0x90>
 800a492:	f1be 0f00 	cmp.w	lr, #0
 800a496:	db68      	blt.n	800a56a <__ieee754_atan2+0x15a>
 800a498:	a537      	add	r5, pc, #220	@ (adr r5, 800a578 <__ieee754_atan2+0x168>)
 800a49a:	e9d5 4500 	ldrd	r4, r5, [r5]
 800a49e:	e7f2      	b.n	800a486 <__ieee754_atan2+0x76>
 800a4a0:	4552      	cmp	r2, sl
 800a4a2:	d10f      	bne.n	800a4c4 <__ieee754_atan2+0xb4>
 800a4a4:	4293      	cmp	r3, r2
 800a4a6:	f106 36ff 	add.w	r6, r6, #4294967295
 800a4aa:	d107      	bne.n	800a4bc <__ieee754_atan2+0xac>
 800a4ac:	2e02      	cmp	r6, #2
 800a4ae:	d855      	bhi.n	800a55c <__ieee754_atan2+0x14c>
 800a4b0:	4b3e      	ldr	r3, [pc, #248]	@ (800a5ac <__ieee754_atan2+0x19c>)
 800a4b2:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800a4b6:	e9d3 4500 	ldrd	r4, r5, [r3]
 800a4ba:	e7e4      	b.n	800a486 <__ieee754_atan2+0x76>
 800a4bc:	2e02      	cmp	r6, #2
 800a4be:	d851      	bhi.n	800a564 <__ieee754_atan2+0x154>
 800a4c0:	4b3b      	ldr	r3, [pc, #236]	@ (800a5b0 <__ieee754_atan2+0x1a0>)
 800a4c2:	e7f6      	b.n	800a4b2 <__ieee754_atan2+0xa2>
 800a4c4:	4553      	cmp	r3, sl
 800a4c6:	d0e4      	beq.n	800a492 <__ieee754_atan2+0x82>
 800a4c8:	1a9b      	subs	r3, r3, r2
 800a4ca:	f1b3 7f74 	cmp.w	r3, #63963136	@ 0x3d00000
 800a4ce:	ea4f 5223 	mov.w	r2, r3, asr #20
 800a4d2:	da21      	bge.n	800a518 <__ieee754_atan2+0x108>
 800a4d4:	f1b9 0f00 	cmp.w	r9, #0
 800a4d8:	da01      	bge.n	800a4de <__ieee754_atan2+0xce>
 800a4da:	323c      	adds	r2, #60	@ 0x3c
 800a4dc:	db20      	blt.n	800a520 <__ieee754_atan2+0x110>
 800a4de:	4642      	mov	r2, r8
 800a4e0:	464b      	mov	r3, r9
 800a4e2:	4620      	mov	r0, r4
 800a4e4:	4629      	mov	r1, r5
 800a4e6:	f7f6 f921 	bl	800072c <__aeabi_ddiv>
 800a4ea:	f7ff feb9 	bl	800a260 <fabs>
 800a4ee:	f7ff fd27 	bl	8009f40 <atan>
 800a4f2:	4604      	mov	r4, r0
 800a4f4:	460d      	mov	r5, r1
 800a4f6:	2e01      	cmp	r6, #1
 800a4f8:	d015      	beq.n	800a526 <__ieee754_atan2+0x116>
 800a4fa:	2e02      	cmp	r6, #2
 800a4fc:	d017      	beq.n	800a52e <__ieee754_atan2+0x11e>
 800a4fe:	2e00      	cmp	r6, #0
 800a500:	d0c1      	beq.n	800a486 <__ieee754_atan2+0x76>
 800a502:	a31f      	add	r3, pc, #124	@ (adr r3, 800a580 <__ieee754_atan2+0x170>)
 800a504:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a508:	4620      	mov	r0, r4
 800a50a:	4629      	mov	r1, r5
 800a50c:	f7f5 fe2c 	bl	8000168 <__aeabi_dsub>
 800a510:	a31d      	add	r3, pc, #116	@ (adr r3, 800a588 <__ieee754_atan2+0x178>)
 800a512:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a516:	e016      	b.n	800a546 <__ieee754_atan2+0x136>
 800a518:	a517      	add	r5, pc, #92	@ (adr r5, 800a578 <__ieee754_atan2+0x168>)
 800a51a:	e9d5 4500 	ldrd	r4, r5, [r5]
 800a51e:	e7ea      	b.n	800a4f6 <__ieee754_atan2+0xe6>
 800a520:	2400      	movs	r4, #0
 800a522:	2500      	movs	r5, #0
 800a524:	e7e7      	b.n	800a4f6 <__ieee754_atan2+0xe6>
 800a526:	f105 4300 	add.w	r3, r5, #2147483648	@ 0x80000000
 800a52a:	461d      	mov	r5, r3
 800a52c:	e7ab      	b.n	800a486 <__ieee754_atan2+0x76>
 800a52e:	a314      	add	r3, pc, #80	@ (adr r3, 800a580 <__ieee754_atan2+0x170>)
 800a530:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a534:	4620      	mov	r0, r4
 800a536:	4629      	mov	r1, r5
 800a538:	f7f5 fe16 	bl	8000168 <__aeabi_dsub>
 800a53c:	4602      	mov	r2, r0
 800a53e:	460b      	mov	r3, r1
 800a540:	a111      	add	r1, pc, #68	@ (adr r1, 800a588 <__ieee754_atan2+0x178>)
 800a542:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a546:	f7f5 fe0f 	bl	8000168 <__aeabi_dsub>
 800a54a:	e782      	b.n	800a452 <__ieee754_atan2+0x42>
 800a54c:	a50e      	add	r5, pc, #56	@ (adr r5, 800a588 <__ieee754_atan2+0x178>)
 800a54e:	e9d5 4500 	ldrd	r4, r5, [r5]
 800a552:	e798      	b.n	800a486 <__ieee754_atan2+0x76>
 800a554:	a50e      	add	r5, pc, #56	@ (adr r5, 800a590 <__ieee754_atan2+0x180>)
 800a556:	e9d5 4500 	ldrd	r4, r5, [r5]
 800a55a:	e794      	b.n	800a486 <__ieee754_atan2+0x76>
 800a55c:	a50e      	add	r5, pc, #56	@ (adr r5, 800a598 <__ieee754_atan2+0x188>)
 800a55e:	e9d5 4500 	ldrd	r4, r5, [r5]
 800a562:	e790      	b.n	800a486 <__ieee754_atan2+0x76>
 800a564:	2400      	movs	r4, #0
 800a566:	2500      	movs	r5, #0
 800a568:	e78d      	b.n	800a486 <__ieee754_atan2+0x76>
 800a56a:	a50d      	add	r5, pc, #52	@ (adr r5, 800a5a0 <__ieee754_atan2+0x190>)
 800a56c:	e9d5 4500 	ldrd	r4, r5, [r5]
 800a570:	e789      	b.n	800a486 <__ieee754_atan2+0x76>
 800a572:	bf00      	nop
 800a574:	f3af 8000 	nop.w
 800a578:	54442d18 	.word	0x54442d18
 800a57c:	3ff921fb 	.word	0x3ff921fb
 800a580:	33145c07 	.word	0x33145c07
 800a584:	3ca1a626 	.word	0x3ca1a626
 800a588:	54442d18 	.word	0x54442d18
 800a58c:	400921fb 	.word	0x400921fb
 800a590:	54442d18 	.word	0x54442d18
 800a594:	c00921fb 	.word	0xc00921fb
 800a598:	54442d18 	.word	0x54442d18
 800a59c:	3fe921fb 	.word	0x3fe921fb
 800a5a0:	54442d18 	.word	0x54442d18
 800a5a4:	bff921fb 	.word	0xbff921fb
 800a5a8:	7ff00000 	.word	0x7ff00000
 800a5ac:	0800abf0 	.word	0x0800abf0
 800a5b0:	0800abd8 	.word	0x0800abd8

0800a5b4 <_init>:
 800a5b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a5b6:	bf00      	nop
 800a5b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a5ba:	bc08      	pop	{r3}
 800a5bc:	469e      	mov	lr, r3
 800a5be:	4770      	bx	lr

0800a5c0 <_fini>:
 800a5c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a5c2:	bf00      	nop
 800a5c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a5c6:	bc08      	pop	{r3}
 800a5c8:	469e      	mov	lr, r3
 800a5ca:	4770      	bx	lr
