$date
	Thu Aug  4 08:29:43 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module UpDown_Test $end
$var wire 7 ! BCD_output [6:0] $end
$var wire 4 " count [3:0] $end
$var reg 1 # clk $end
$var reg 1 $ mode $end
$var reg 1 % reset $end
$scope module uut $end
$var wire 1 & clk $end
$var wire 1 ' mode $end
$var wire 1 ( reset $end
$var reg 7 ) BCD_output [6:0] $end
$var reg 4 * count [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx *
bx )
x(
0'
0&
x%
0$
0#
bx "
bx !
$end
#5
1#
1&
#10
0#
0&
#15
1#
1&
#20
0#
0&
#25
1#
1&
#30
b1 )
b1 !
b0 *
b0 "
0#
0&
1%
1(
#35
1#
1&
#40
0#
0&
#45
1#
1&
#50
0#
0&
#55
1#
1&
#60
0#
0&
#65
1#
1&
#70
0#
0&
#75
1#
1&
#80
0#
0&
#85
1#
1&
#90
0#
0&
#95
1#
1&
#100
0#
0&
#105
1#
1&
#110
0#
0&
#115
1#
1&
#120
0#
0&
#125
1#
1&
#130
0#
0&
#135
1#
1&
#140
0#
0&
#145
1#
1&
#150
0#
0&
#155
1#
1&
#160
0#
0&
#165
1#
1&
#170
0#
0&
0%
0(
#175
b1001111 )
b1001111 !
b1 *
b1 "
1#
1&
#180
0#
0&
#185
b10010 )
b10010 !
b10 *
b10 "
1#
1&
#190
0#
0&
#195
b110 )
b110 !
b11 *
b11 "
1#
1&
#200
0#
0&
#205
b1001100 )
b1001100 !
b100 *
b100 "
1#
1&
#210
0#
0&
#215
b100100 )
b100100 !
b101 *
b101 "
1#
1&
#220
0#
0&
#225
b100000 )
b100000 !
b110 *
b110 "
1#
1&
#230
0#
0&
#235
b1111 )
b1111 !
b111 *
b111 "
1#
1&
#240
0#
0&
#245
b0 )
b0 !
b1000 *
b1000 "
1#
1&
#250
0#
0&
#255
b100 )
b100 !
b1001 *
b1001 "
1#
1&
#260
0#
0&
#265
b1001 )
b1001 !
b1010 *
b1010 "
1#
1&
#270
0#
0&
#275
b1100000 )
b1100000 !
b1011 *
b1011 "
1#
1&
#280
0#
0&
#285
b110001 )
b110001 !
b1100 *
b1100 "
1#
1&
#290
0#
0&
#295
b1 )
b1 !
b1101 *
b1101 "
1#
1&
#300
0#
0&
#305
b110000 )
b110000 !
b1110 *
b1110 "
1#
1&
#310
0#
0&
1$
1'
#315
b1 )
b1 !
b1101 *
b1101 "
1#
1&
#320
0#
0&
#325
b110001 )
b110001 !
b1100 *
b1100 "
1#
1&
#330
0#
0&
#335
b1100000 )
b1100000 !
b1011 *
b1011 "
1#
1&
#340
0#
0&
#345
b1001 )
b1001 !
b1010 *
b1010 "
1#
1&
#350
0#
0&
