Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat Nov 18 14:04:43 2023
| Host         : xjh-laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.413        0.000                      0                   12        0.121        0.000                      0                   12        4.500        0.000                       0                    81  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.413        0.000                      0                   12        0.121        0.000                      0                   12        4.500        0.000                       0                    81  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.413ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.413ns  (required time - arrival time)
  Source:                 craft_mix_columns_inst/r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_mix_columns_inst/r2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.583ns  (logic 0.718ns (45.362%)  route 0.865ns (54.638%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.610     5.212    craft_mix_columns_inst/clk
    SLICE_X55Y102        FDRE                                         r  craft_mix_columns_inst/r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y102        FDRE (Prop_fdre_C_Q)         0.419     5.631 r  craft_mix_columns_inst/r1_reg[3]/Q
                         net (fo=2, routed)           0.865     6.496    craft_mix_columns_inst/r1[3]
    SLICE_X55Y102        LUT4 (Prop_lut4_I0_O)        0.299     6.795 r  craft_mix_columns_inst/r2[3]_i_1/O
                         net (fo=1, routed)           0.000     6.795    craft_mix_columns_inst/t1[3]
    SLICE_X55Y102        FDRE                                         r  craft_mix_columns_inst/r2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.489    14.911    craft_mix_columns_inst/clk
    SLICE_X55Y102        FDRE                                         r  craft_mix_columns_inst/r2_reg[3]/C
                         clock pessimism              0.301    15.212    
                         clock uncertainty           -0.035    15.177    
    SLICE_X55Y102        FDRE (Setup_fdre_C_D)        0.031    15.208    craft_mix_columns_inst/r2_reg[3]
  -------------------------------------------------------------------
                         required time                         15.208    
                         arrival time                          -6.795    
  -------------------------------------------------------------------
                         slack                                  8.413    

Slack (MET) :             8.456ns  (required time - arrival time)
  Source:                 craft_mix_columns_inst/r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_mix_columns_inst/r2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.590ns  (logic 0.776ns (48.810%)  route 0.814ns (51.190%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.610     5.212    craft_mix_columns_inst/clk
    SLICE_X54Y102        FDRE                                         r  craft_mix_columns_inst/r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y102        FDRE (Prop_fdre_C_Q)         0.478     5.690 r  craft_mix_columns_inst/r1_reg[1]/Q
                         net (fo=2, routed)           0.814     6.504    craft_mix_columns_inst/r1[1]
    SLICE_X54Y102        LUT4 (Prop_lut4_I0_O)        0.298     6.802 r  craft_mix_columns_inst/r2[1]_i_1/O
                         net (fo=1, routed)           0.000     6.802    craft_mix_columns_inst/t1[1]
    SLICE_X54Y102        FDRE                                         r  craft_mix_columns_inst/r2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.489    14.911    craft_mix_columns_inst/clk
    SLICE_X54Y102        FDRE                                         r  craft_mix_columns_inst/r2_reg[1]/C
                         clock pessimism              0.301    15.212    
                         clock uncertainty           -0.035    15.177    
    SLICE_X54Y102        FDRE (Setup_fdre_C_D)        0.081    15.258    craft_mix_columns_inst/r2_reg[1]
  -------------------------------------------------------------------
                         required time                         15.258    
                         arrival time                          -6.802    
  -------------------------------------------------------------------
                         slack                                  8.456    

Slack (MET) :             8.760ns  (required time - arrival time)
  Source:                 craft_mix_columns_inst/r2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_mix_columns_inst/r3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.323ns  (logic 0.670ns (50.639%)  route 0.653ns (49.361%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.610     5.212    craft_mix_columns_inst/clk
    SLICE_X54Y102        FDRE                                         r  craft_mix_columns_inst/r2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y102        FDRE (Prop_fdre_C_Q)         0.518     5.730 r  craft_mix_columns_inst/r2_reg[1]/Q
                         net (fo=2, routed)           0.653     6.383    craft_mix_columns_inst/r2[1]
    SLICE_X54Y102        LUT5 (Prop_lut5_I0_O)        0.152     6.535 r  craft_mix_columns_inst/r3[1]_i_1/O
                         net (fo=1, routed)           0.000     6.535    craft_mix_columns_inst/t2[1]
    SLICE_X54Y102        FDRE                                         r  craft_mix_columns_inst/r3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.489    14.911    craft_mix_columns_inst/clk
    SLICE_X54Y102        FDRE                                         r  craft_mix_columns_inst/r3_reg[1]/C
                         clock pessimism              0.301    15.212    
                         clock uncertainty           -0.035    15.177    
    SLICE_X54Y102        FDRE (Setup_fdre_C_D)        0.118    15.295    craft_mix_columns_inst/r3_reg[1]
  -------------------------------------------------------------------
                         required time                         15.295    
                         arrival time                          -6.535    
  -------------------------------------------------------------------
                         slack                                  8.760    

Slack (MET) :             8.773ns  (required time - arrival time)
  Source:                 craft_mix_columns_inst/r2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_mix_columns_inst/r3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.309ns  (logic 0.668ns (51.017%)  route 0.641ns (48.983%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.610     5.212    craft_mix_columns_inst/clk
    SLICE_X54Y102        FDRE                                         r  craft_mix_columns_inst/r2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y102        FDRE (Prop_fdre_C_Q)         0.518     5.730 r  craft_mix_columns_inst/r2_reg[0]/Q
                         net (fo=2, routed)           0.641     6.372    craft_mix_columns_inst/r2[0]
    SLICE_X54Y102        LUT5 (Prop_lut5_I0_O)        0.150     6.522 r  craft_mix_columns_inst/r3[0]_i_1/O
                         net (fo=1, routed)           0.000     6.522    craft_mix_columns_inst/t2[0]
    SLICE_X54Y102        FDRE                                         r  craft_mix_columns_inst/r3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.489    14.911    craft_mix_columns_inst/clk
    SLICE_X54Y102        FDRE                                         r  craft_mix_columns_inst/r3_reg[0]/C
                         clock pessimism              0.301    15.212    
                         clock uncertainty           -0.035    15.177    
    SLICE_X54Y102        FDRE (Setup_fdre_C_D)        0.118    15.295    craft_mix_columns_inst/r3_reg[0]
  -------------------------------------------------------------------
                         required time                         15.295    
                         arrival time                          -6.522    
  -------------------------------------------------------------------
                         slack                                  8.773    

Slack (MET) :             8.777ns  (required time - arrival time)
  Source:                 craft_mix_columns_inst/r2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_mix_columns_inst/r3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.263ns  (logic 0.608ns (48.135%)  route 0.655ns (51.865%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.610     5.212    craft_mix_columns_inst/clk
    SLICE_X55Y102        FDRE                                         r  craft_mix_columns_inst/r2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y102        FDRE (Prop_fdre_C_Q)         0.456     5.668 r  craft_mix_columns_inst/r2_reg[3]/Q
                         net (fo=2, routed)           0.655     6.323    craft_mix_columns_inst/r2[3]
    SLICE_X55Y102        LUT5 (Prop_lut5_I0_O)        0.152     6.475 r  craft_mix_columns_inst/r3[3]_i_1/O
                         net (fo=1, routed)           0.000     6.475    craft_mix_columns_inst/t2[3]
    SLICE_X55Y102        FDRE                                         r  craft_mix_columns_inst/r3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.489    14.911    craft_mix_columns_inst/clk
    SLICE_X55Y102        FDRE                                         r  craft_mix_columns_inst/r3_reg[3]/C
                         clock pessimism              0.301    15.212    
                         clock uncertainty           -0.035    15.177    
    SLICE_X55Y102        FDRE (Setup_fdre_C_D)        0.075    15.252    craft_mix_columns_inst/r3_reg[3]
  -------------------------------------------------------------------
                         required time                         15.252    
                         arrival time                          -6.475    
  -------------------------------------------------------------------
                         slack                                  8.777    

Slack (MET) :             8.811ns  (required time - arrival time)
  Source:                 craft_mix_columns_inst/r2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_mix_columns_inst/r3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.228ns  (logic 0.606ns (49.333%)  route 0.622ns (50.667%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.610     5.212    craft_mix_columns_inst/clk
    SLICE_X55Y102        FDRE                                         r  craft_mix_columns_inst/r2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y102        FDRE (Prop_fdre_C_Q)         0.456     5.668 r  craft_mix_columns_inst/r2_reg[2]/Q
                         net (fo=2, routed)           0.622     6.291    craft_mix_columns_inst/r2[2]
    SLICE_X55Y102        LUT5 (Prop_lut5_I0_O)        0.150     6.441 r  craft_mix_columns_inst/r3[2]_i_1/O
                         net (fo=1, routed)           0.000     6.441    craft_mix_columns_inst/t2[2]
    SLICE_X55Y102        FDRE                                         r  craft_mix_columns_inst/r3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.489    14.911    craft_mix_columns_inst/clk
    SLICE_X55Y102        FDRE                                         r  craft_mix_columns_inst/r3_reg[2]/C
                         clock pessimism              0.301    15.212    
                         clock uncertainty           -0.035    15.177    
    SLICE_X55Y102        FDRE (Setup_fdre_C_D)        0.075    15.252    craft_mix_columns_inst/r3_reg[2]
  -------------------------------------------------------------------
                         required time                         15.252    
                         arrival time                          -6.441    
  -------------------------------------------------------------------
                         slack                                  8.811    

Slack (MET) :             8.989ns  (required time - arrival time)
  Source:                 craft_mix_columns_inst/r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_mix_columns_inst/r2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.774ns (73.556%)  route 0.278ns (26.444%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.610     5.212    craft_mix_columns_inst/clk
    SLICE_X54Y102        FDRE                                         r  craft_mix_columns_inst/r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y102        FDRE (Prop_fdre_C_Q)         0.478     5.690 r  craft_mix_columns_inst/r1_reg[0]/Q
                         net (fo=2, routed)           0.278     5.969    craft_mix_columns_inst/r1[0]
    SLICE_X54Y102        LUT4 (Prop_lut4_I0_O)        0.296     6.265 r  craft_mix_columns_inst/r2[0]_i_1/O
                         net (fo=1, routed)           0.000     6.265    craft_mix_columns_inst/t1[0]
    SLICE_X54Y102        FDRE                                         r  craft_mix_columns_inst/r2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.489    14.911    craft_mix_columns_inst/clk
    SLICE_X54Y102        FDRE                                         r  craft_mix_columns_inst/r2_reg[0]/C
                         clock pessimism              0.301    15.212    
                         clock uncertainty           -0.035    15.177    
    SLICE_X54Y102        FDRE (Setup_fdre_C_D)        0.077    15.254    craft_mix_columns_inst/r2_reg[0]
  -------------------------------------------------------------------
                         required time                         15.254    
                         arrival time                          -6.265    
  -------------------------------------------------------------------
                         slack                                  8.989    

Slack (MET) :             9.013ns  (required time - arrival time)
  Source:                 craft_mix_columns_inst/r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_mix_columns_inst/r2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.716ns (73.046%)  route 0.264ns (26.954%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.610     5.212    craft_mix_columns_inst/clk
    SLICE_X55Y102        FDRE                                         r  craft_mix_columns_inst/r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y102        FDRE (Prop_fdre_C_Q)         0.419     5.631 r  craft_mix_columns_inst/r1_reg[2]/Q
                         net (fo=2, routed)           0.264     5.896    craft_mix_columns_inst/r1[2]
    SLICE_X55Y102        LUT4 (Prop_lut4_I0_O)        0.297     6.193 r  craft_mix_columns_inst/r2[2]_i_1/O
                         net (fo=1, routed)           0.000     6.193    craft_mix_columns_inst/t1[2]
    SLICE_X55Y102        FDRE                                         r  craft_mix_columns_inst/r2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.489    14.911    craft_mix_columns_inst/clk
    SLICE_X55Y102        FDRE                                         r  craft_mix_columns_inst/r2_reg[2]/C
                         clock pessimism              0.301    15.212    
                         clock uncertainty           -0.035    15.177    
    SLICE_X55Y102        FDRE (Setup_fdre_C_D)        0.029    15.206    craft_mix_columns_inst/r2_reg[2]
  -------------------------------------------------------------------
                         required time                         15.206    
                         arrival time                          -6.193    
  -------------------------------------------------------------------
                         slack                                  9.013    

Slack (MET) :             9.232ns  (required time - arrival time)
  Source:                 craft_mix_columns_inst/r0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_mix_columns_inst/r1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.518ns (71.935%)  route 0.202ns (28.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.610     5.212    craft_mix_columns_inst/clk
    SLICE_X54Y102        FDRE                                         r  craft_mix_columns_inst/r0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y102        FDRE (Prop_fdre_C_Q)         0.518     5.730 r  craft_mix_columns_inst/r0_reg[1]/Q
                         net (fo=3, routed)           0.202     5.932    craft_mix_columns_inst/r0[1]
    SLICE_X54Y102        FDRE                                         r  craft_mix_columns_inst/r1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.489    14.911    craft_mix_columns_inst/clk
    SLICE_X54Y102        FDRE                                         r  craft_mix_columns_inst/r1_reg[1]/C
                         clock pessimism              0.301    15.212    
                         clock uncertainty           -0.035    15.177    
    SLICE_X54Y102        FDRE (Setup_fdre_C_D)       -0.013    15.164    craft_mix_columns_inst/r1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.164    
                         arrival time                          -5.932    
  -------------------------------------------------------------------
                         slack                                  9.232    

Slack (MET) :             9.244ns  (required time - arrival time)
  Source:                 craft_mix_columns_inst/r0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_mix_columns_inst/r1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.518ns (73.174%)  route 0.190ns (26.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.610     5.212    craft_mix_columns_inst/clk
    SLICE_X54Y102        FDRE                                         r  craft_mix_columns_inst/r0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y102        FDRE (Prop_fdre_C_Q)         0.518     5.730 r  craft_mix_columns_inst/r0_reg[0]/Q
                         net (fo=3, routed)           0.190     5.920    craft_mix_columns_inst/r0[0]
    SLICE_X54Y102        FDRE                                         r  craft_mix_columns_inst/r1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.489    14.911    craft_mix_columns_inst/clk
    SLICE_X54Y102        FDRE                                         r  craft_mix_columns_inst/r1_reg[0]/C
                         clock pessimism              0.301    15.212    
                         clock uncertainty           -0.035    15.177    
    SLICE_X54Y102        FDRE (Setup_fdre_C_D)       -0.013    15.164    craft_mix_columns_inst/r1_reg[0]
  -------------------------------------------------------------------
                         required time                         15.164    
                         arrival time                          -5.920    
  -------------------------------------------------------------------
                         slack                                  9.244    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 craft_mix_columns_inst/r0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_mix_columns_inst/r1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.559     1.478    craft_mix_columns_inst/clk
    SLICE_X55Y102        FDRE                                         r  craft_mix_columns_inst/r0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y102        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  craft_mix_columns_inst/r0_reg[2]/Q
                         net (fo=3, routed)           0.056     1.675    craft_mix_columns_inst/r0[2]
    SLICE_X55Y102        FDRE                                         r  craft_mix_columns_inst/r1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.828     1.994    craft_mix_columns_inst/clk
    SLICE_X55Y102        FDRE                                         r  craft_mix_columns_inst/r1_reg[2]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X55Y102        FDRE (Hold_fdre_C_D)         0.076     1.554    craft_mix_columns_inst/r1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 craft_mix_columns_inst/r0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_mix_columns_inst/r1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.559     1.478    craft_mix_columns_inst/clk
    SLICE_X55Y102        FDRE                                         r  craft_mix_columns_inst/r0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y102        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  craft_mix_columns_inst/r0_reg[3]/Q
                         net (fo=3, routed)           0.068     1.687    craft_mix_columns_inst/r0[3]
    SLICE_X55Y102        FDRE                                         r  craft_mix_columns_inst/r1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.828     1.994    craft_mix_columns_inst/clk
    SLICE_X55Y102        FDRE                                         r  craft_mix_columns_inst/r1_reg[3]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X55Y102        FDRE (Hold_fdre_C_D)         0.078     1.556    craft_mix_columns_inst/r1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.687    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 craft_mix_columns_inst/r0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_mix_columns_inst/r1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.559     1.478    craft_mix_columns_inst/clk
    SLICE_X54Y102        FDRE                                         r  craft_mix_columns_inst/r0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y102        FDRE (Prop_fdre_C_Q)         0.164     1.642 r  craft_mix_columns_inst/r0_reg[0]/Q
                         net (fo=3, routed)           0.056     1.698    craft_mix_columns_inst/r0[0]
    SLICE_X54Y102        FDRE                                         r  craft_mix_columns_inst/r1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.828     1.994    craft_mix_columns_inst/clk
    SLICE_X54Y102        FDRE                                         r  craft_mix_columns_inst/r1_reg[0]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X54Y102        FDRE (Hold_fdre_C_D)         0.064     1.542    craft_mix_columns_inst/r1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 craft_mix_columns_inst/r0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_mix_columns_inst/r1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.164ns (70.660%)  route 0.068ns (29.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.559     1.478    craft_mix_columns_inst/clk
    SLICE_X54Y102        FDRE                                         r  craft_mix_columns_inst/r0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y102        FDRE (Prop_fdre_C_Q)         0.164     1.642 r  craft_mix_columns_inst/r0_reg[1]/Q
                         net (fo=3, routed)           0.068     1.711    craft_mix_columns_inst/r0[1]
    SLICE_X54Y102        FDRE                                         r  craft_mix_columns_inst/r1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.828     1.994    craft_mix_columns_inst/clk
    SLICE_X54Y102        FDRE                                         r  craft_mix_columns_inst/r1_reg[1]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X54Y102        FDRE (Hold_fdre_C_D)         0.064     1.542    craft_mix_columns_inst/r1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 craft_mix_columns_inst/r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_mix_columns_inst/r2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.246ns (73.158%)  route 0.090ns (26.842%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.559     1.478    craft_mix_columns_inst/clk
    SLICE_X54Y102        FDRE                                         r  craft_mix_columns_inst/r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y102        FDRE (Prop_fdre_C_Q)         0.148     1.626 r  craft_mix_columns_inst/r1_reg[0]/Q
                         net (fo=2, routed)           0.090     1.717    craft_mix_columns_inst/r1[0]
    SLICE_X54Y102        LUT4 (Prop_lut4_I0_O)        0.098     1.815 r  craft_mix_columns_inst/r2[0]_i_1/O
                         net (fo=1, routed)           0.000     1.815    craft_mix_columns_inst/t1[0]
    SLICE_X54Y102        FDRE                                         r  craft_mix_columns_inst/r2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.828     1.994    craft_mix_columns_inst/clk
    SLICE_X54Y102        FDRE                                         r  craft_mix_columns_inst/r2_reg[0]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X54Y102        FDRE (Hold_fdre_C_D)         0.120     1.598    craft_mix_columns_inst/r2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 craft_mix_columns_inst/r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_mix_columns_inst/r2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.226ns (72.621%)  route 0.085ns (27.379%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.559     1.478    craft_mix_columns_inst/clk
    SLICE_X55Y102        FDRE                                         r  craft_mix_columns_inst/r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y102        FDRE (Prop_fdre_C_Q)         0.128     1.606 r  craft_mix_columns_inst/r1_reg[2]/Q
                         net (fo=2, routed)           0.085     1.692    craft_mix_columns_inst/r1[2]
    SLICE_X55Y102        LUT4 (Prop_lut4_I0_O)        0.098     1.790 r  craft_mix_columns_inst/r2[2]_i_1/O
                         net (fo=1, routed)           0.000     1.790    craft_mix_columns_inst/t1[2]
    SLICE_X55Y102        FDRE                                         r  craft_mix_columns_inst/r2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.828     1.994    craft_mix_columns_inst/clk
    SLICE_X55Y102        FDRE                                         r  craft_mix_columns_inst/r2_reg[2]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X55Y102        FDRE (Hold_fdre_C_D)         0.091     1.569    craft_mix_columns_inst/r2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 craft_mix_columns_inst/r2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_mix_columns_inst/r3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.187ns (48.904%)  route 0.195ns (51.096%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.559     1.478    craft_mix_columns_inst/clk
    SLICE_X55Y102        FDRE                                         r  craft_mix_columns_inst/r2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y102        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  craft_mix_columns_inst/r2_reg[2]/Q
                         net (fo=2, routed)           0.195     1.815    craft_mix_columns_inst/r2[2]
    SLICE_X55Y102        LUT5 (Prop_lut5_I0_O)        0.046     1.861 r  craft_mix_columns_inst/r3[2]_i_1/O
                         net (fo=1, routed)           0.000     1.861    craft_mix_columns_inst/t2[2]
    SLICE_X55Y102        FDRE                                         r  craft_mix_columns_inst/r3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.828     1.994    craft_mix_columns_inst/clk
    SLICE_X55Y102        FDRE                                         r  craft_mix_columns_inst/r3_reg[2]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X55Y102        FDRE (Hold_fdre_C_D)         0.107     1.585    craft_mix_columns_inst/r3_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 craft_mix_columns_inst/r2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_mix_columns_inst/r3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.210ns (51.172%)  route 0.200ns (48.828%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.559     1.478    craft_mix_columns_inst/clk
    SLICE_X54Y102        FDRE                                         r  craft_mix_columns_inst/r2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y102        FDRE (Prop_fdre_C_Q)         0.164     1.642 r  craft_mix_columns_inst/r2_reg[0]/Q
                         net (fo=2, routed)           0.200     1.843    craft_mix_columns_inst/r2[0]
    SLICE_X54Y102        LUT5 (Prop_lut5_I0_O)        0.046     1.889 r  craft_mix_columns_inst/r3[0]_i_1/O
                         net (fo=1, routed)           0.000     1.889    craft_mix_columns_inst/t2[0]
    SLICE_X54Y102        FDRE                                         r  craft_mix_columns_inst/r3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.828     1.994    craft_mix_columns_inst/clk
    SLICE_X54Y102        FDRE                                         r  craft_mix_columns_inst/r3_reg[0]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X54Y102        FDRE (Hold_fdre_C_D)         0.131     1.609    craft_mix_columns_inst/r3_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 craft_mix_columns_inst/r2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_mix_columns_inst/r3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.184ns (45.646%)  route 0.219ns (54.354%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.559     1.478    craft_mix_columns_inst/clk
    SLICE_X55Y102        FDRE                                         r  craft_mix_columns_inst/r2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y102        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  craft_mix_columns_inst/r2_reg[3]/Q
                         net (fo=2, routed)           0.219     1.839    craft_mix_columns_inst/r2[3]
    SLICE_X55Y102        LUT5 (Prop_lut5_I0_O)        0.043     1.882 r  craft_mix_columns_inst/r3[3]_i_1/O
                         net (fo=1, routed)           0.000     1.882    craft_mix_columns_inst/t2[3]
    SLICE_X55Y102        FDRE                                         r  craft_mix_columns_inst/r3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.828     1.994    craft_mix_columns_inst/clk
    SLICE_X55Y102        FDRE                                         r  craft_mix_columns_inst/r3_reg[3]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X55Y102        FDRE (Hold_fdre_C_D)         0.107     1.585    craft_mix_columns_inst/r3_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 craft_mix_columns_inst/r2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_mix_columns_inst/r3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.208ns (48.473%)  route 0.221ns (51.527%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.559     1.478    craft_mix_columns_inst/clk
    SLICE_X54Y102        FDRE                                         r  craft_mix_columns_inst/r2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y102        FDRE (Prop_fdre_C_Q)         0.164     1.642 r  craft_mix_columns_inst/r2_reg[1]/Q
                         net (fo=2, routed)           0.221     1.864    craft_mix_columns_inst/r2[1]
    SLICE_X54Y102        LUT5 (Prop_lut5_I0_O)        0.044     1.908 r  craft_mix_columns_inst/r3[1]_i_1/O
                         net (fo=1, routed)           0.000     1.908    craft_mix_columns_inst/t2[1]
    SLICE_X54Y102        FDRE                                         r  craft_mix_columns_inst/r3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.828     1.994    craft_mix_columns_inst/clk
    SLICE_X54Y102        FDRE                                         r  craft_mix_columns_inst/r3_reg[1]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X54Y102        FDRE (Hold_fdre_C_D)         0.131     1.609    craft_mix_columns_inst/r3_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.298    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y99    craft_key_register_inst/key_registers_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y98    craft_key_register_inst/key_registers_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y98    craft_key_register_inst/key_registers_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y99    craft_key_register_inst/key_registers_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y99    craft_key_register_inst/key_registers_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y100   craft_key_register_inst/key_registers_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y100   craft_key_register_inst/key_registers_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y99    craft_key_register_inst/key_registers_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y99    craft_key_register_inst/key_registers_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y99    craft_key_register_inst/key_registers_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y99    craft_key_register_inst/key_registers_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y98    craft_key_register_inst/key_registers_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y98    craft_key_register_inst/key_registers_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y98    craft_key_register_inst/key_registers_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y98    craft_key_register_inst/key_registers_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y99    craft_key_register_inst/key_registers_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y99    craft_key_register_inst/key_registers_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y99    craft_key_register_inst/key_registers_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y99    craft_key_register_inst/key_registers_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y99    craft_key_register_inst/key_registers_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y99    craft_key_register_inst/key_registers_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y98    craft_key_register_inst/key_registers_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y98    craft_key_register_inst/key_registers_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y98    craft_key_register_inst/key_registers_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y98    craft_key_register_inst/key_registers_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y99    craft_key_register_inst/key_registers_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y99    craft_key_register_inst/key_registers_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y99    craft_key_register_inst/key_registers_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y99    craft_key_register_inst/key_registers_reg[13]/C



