============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.12-s150_1
  Generated on:           Apr 27 2022  01:02:26 am
  Module:                 ALU
  Operating conditions:   PVT_0P77V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-18 ps) Late External Delay Assertion at pin Z[0]
          Group: clk
     Startpoint: (R) Z_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) Z[0]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      25            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      25            0     
                                              
      Output Delay:-      15                  
       Uncertainty:-       5                  
     Required Time:=       5                  
      Launch Clock:-       0                  
         Data Path:-      23                  
             Slack:=     -18                  

Exceptions/Constraints:
  output_delay              15             alu8.sdc_1_line_13_43_1 

#-----------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  Z_reg[0]/CLK   -       -       R     (arrival)                  7    -     0     0       0    (-,-) 
  Z_reg[0]/QN    -       CLK->QN R     DFFHQNx1_ASAP7_75t_SL      1  0.4    10    23      23    (-,-) 
  Z[0]           -       -       R     (port)                     -    -     -     0      23    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 2: VIOLATED (-18 ps) Late External Delay Assertion at pin Z[1]
          Group: clk
     Startpoint: (R) Z_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (R) Z[1]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      25            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      25            0     
                                              
      Output Delay:-      15                  
       Uncertainty:-       5                  
     Required Time:=       5                  
      Launch Clock:-       0                  
         Data Path:-      23                  
             Slack:=     -18                  

Exceptions/Constraints:
  output_delay              15             alu8.sdc_1_line_13_42_1 

#-----------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  Z_reg[1]/CLK   -       -       R     (arrival)                  7    -     0     0       0    (-,-) 
  Z_reg[1]/QN    -       CLK->QN R     DFFHQNx1_ASAP7_75t_SL      1  0.4    10    23      23    (-,-) 
  Z[1]           -       -       R     (port)                     -    -     -     0      23    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 3: VIOLATED (-18 ps) Late External Delay Assertion at pin Z[2]
          Group: clk
     Startpoint: (R) Z_reg[2]/CLK
          Clock: (R) clk
       Endpoint: (R) Z[2]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      25            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      25            0     
                                              
      Output Delay:-      15                  
       Uncertainty:-       5                  
     Required Time:=       5                  
      Launch Clock:-       0                  
         Data Path:-      23                  
             Slack:=     -18                  

Exceptions/Constraints:
  output_delay              15             alu8.sdc_1_line_13_41_1 

#-----------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  Z_reg[2]/CLK   -       -       R     (arrival)                  7    -     0     0       0    (-,-) 
  Z_reg[2]/QN    -       CLK->QN R     DFFHQNx1_ASAP7_75t_SL      1  0.4    10    23      23    (-,-) 
  Z[2]           -       -       R     (port)                     -    -     -     0      23    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 4: VIOLATED (-18 ps) Late External Delay Assertion at pin Z[3]
          Group: clk
     Startpoint: (R) Z_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (R) Z[3]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      25            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      25            0     
                                              
      Output Delay:-      15                  
       Uncertainty:-       5                  
     Required Time:=       5                  
      Launch Clock:-       0                  
         Data Path:-      23                  
             Slack:=     -18                  

Exceptions/Constraints:
  output_delay              15             alu8.sdc_1_line_13_40_1 

#-----------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  Z_reg[3]/CLK   -       -       R     (arrival)                  7    -     0     0       0    (-,-) 
  Z_reg[3]/QN    -       CLK->QN R     DFFHQNx1_ASAP7_75t_SL      1  0.4    10    23      23    (-,-) 
  Z[3]           -       -       R     (port)                     -    -     -     0      23    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 5: VIOLATED (-18 ps) Late External Delay Assertion at pin Z[4]
          Group: clk
     Startpoint: (R) Z_reg[4]/CLK
          Clock: (R) clk
       Endpoint: (R) Z[4]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      25            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      25            0     
                                              
      Output Delay:-      15                  
       Uncertainty:-       5                  
     Required Time:=       5                  
      Launch Clock:-       0                  
         Data Path:-      23                  
             Slack:=     -18                  

Exceptions/Constraints:
  output_delay              15             alu8.sdc_1_line_13_39_1 

#-----------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  Z_reg[4]/CLK   -       -       R     (arrival)                  7    -     0     0       0    (-,-) 
  Z_reg[4]/QN    -       CLK->QN R     DFFHQNx1_ASAP7_75t_SL      1  0.4    10    23      23    (-,-) 
  Z[4]           -       -       R     (port)                     -    -     -     0      23    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 6: VIOLATED (-18 ps) Late External Delay Assertion at pin Z[5]
          Group: clk
     Startpoint: (R) Z_reg[5]/CLK
          Clock: (R) clk
       Endpoint: (R) Z[5]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      25            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      25            0     
                                              
      Output Delay:-      15                  
       Uncertainty:-       5                  
     Required Time:=       5                  
      Launch Clock:-       0                  
         Data Path:-      23                  
             Slack:=     -18                  

Exceptions/Constraints:
  output_delay              15             alu8.sdc_1_line_13_38_1 

#-----------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  Z_reg[5]/CLK   -       -       R     (arrival)                  7    -     0     0       0    (-,-) 
  Z_reg[5]/QN    -       CLK->QN R     DFFHQNx1_ASAP7_75t_SL      1  0.4    10    23      23    (-,-) 
  Z[5]           -       -       R     (port)                     -    -     -     0      23    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 7: VIOLATED (-18 ps) Late External Delay Assertion at pin Z[6]
          Group: clk
     Startpoint: (R) Z_reg[6]/CLK
          Clock: (R) clk
       Endpoint: (R) Z[6]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      25            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      25            0     
                                              
      Output Delay:-      15                  
       Uncertainty:-       5                  
     Required Time:=       5                  
      Launch Clock:-       0                  
         Data Path:-      23                  
             Slack:=     -18                  

Exceptions/Constraints:
  output_delay              15             alu8.sdc_1_line_13_37_1 

#-----------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  Z_reg[6]/CLK   -       -       R     (arrival)                  7    -     0     0       0    (-,-) 
  Z_reg[6]/QN    -       CLK->QN R     DFFHQNx1_ASAP7_75t_SL      1  0.4    10    23      23    (-,-) 
  Z[6]           -       -       R     (port)                     -    -     -     0      23    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 8: MET (-0 ps) Setup Check with Pin Z_reg[4]/CLK->D
          Group: clk
     Startpoint: (R) A[5]
          Clock: (R) clk
       Endpoint: (F) Z_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      25            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      25            0     
                                              
             Setup:-       3                  
       Uncertainty:-       5                  
     Required Time:=      17                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-       3                  
             Slack:=      -0                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_1_line_9_23_1 

#---------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  A[5]           -       -     R     (arrival)                  1  2.4     0     0      15    (-,-) 
  g135/Y         -       A->Y  F     INVx3_ASAP7_75t_SL         1  1.0     2     2      18    (-,-) 
  Z_reg[4]/D     -       -     F     DFFHQNx1_ASAP7_75t_SL      1    -     -     0      18    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 9: MET (-0 ps) Setup Check with Pin Z_reg[5]/CLK->D
          Group: clk
     Startpoint: (R) A[6]
          Clock: (R) clk
       Endpoint: (F) Z_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      25            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      25            0     
                                              
             Setup:-       3                  
       Uncertainty:-       5                  
     Required Time:=      17                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-       3                  
             Slack:=      -0                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_1_line_9_22_1 

#---------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  A[6]           -       -     R     (arrival)                  1  2.4     0     0      15    (-,-) 
  g138/Y         -       A->Y  F     INVx3_ASAP7_75t_SL         1  1.0     2     2      18    (-,-) 
  Z_reg[5]/D     -       -     F     DFFHQNx1_ASAP7_75t_SL      1    -     -     0      18    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 10: MET (-0 ps) Setup Check with Pin Z_reg[3]/CLK->D
          Group: clk
     Startpoint: (R) A[4]
          Clock: (R) clk
       Endpoint: (F) Z_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      25            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      25            0     
                                              
             Setup:-       3                  
       Uncertainty:-       5                  
     Required Time:=      17                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-       3                  
             Slack:=      -0                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_1_line_9_24_1 

#---------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  A[4]           -       -     R     (arrival)                  1  2.4     0     0      15    (-,-) 
  g136/Y         -       A->Y  F     INVx3_ASAP7_75t_SL         1  1.0     2     2      18    (-,-) 
  Z_reg[3]/D     -       -     F     DFFHQNx1_ASAP7_75t_SL      1    -     -     0      18    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 11: MET (-0 ps) Setup Check with Pin Z_reg[1]/CLK->D
          Group: clk
     Startpoint: (R) A[2]
          Clock: (R) clk
       Endpoint: (F) Z_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      25            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      25            0     
                                              
             Setup:-       3                  
       Uncertainty:-       5                  
     Required Time:=      17                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-       3                  
             Slack:=      -0                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_1_line_9_26_1 

#---------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  A[2]           -       -     R     (arrival)                  1  2.4     0     0      15    (-,-) 
  g140/Y         -       A->Y  F     INVx3_ASAP7_75t_SL         1  1.0     2     2      18    (-,-) 
  Z_reg[1]/D     -       -     F     DFFHQNx1_ASAP7_75t_SL      1    -     -     0      18    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 12: MET (-0 ps) Setup Check with Pin Z_reg[2]/CLK->D
          Group: clk
     Startpoint: (R) A[3]
          Clock: (R) clk
       Endpoint: (F) Z_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      25            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      25            0     
                                              
             Setup:-       3                  
       Uncertainty:-       5                  
     Required Time:=      17                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-       3                  
             Slack:=      -0                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_1_line_9_25_1 

#---------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  A[3]           -       -     R     (arrival)                  1  2.4     0     0      15    (-,-) 
  g141/Y         -       A->Y  F     INVx3_ASAP7_75t_SL         1  1.0     2     2      18    (-,-) 
  Z_reg[2]/D     -       -     F     DFFHQNx1_ASAP7_75t_SL      1    -     -     0      18    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 13: MET (-0 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) A[1]
          Clock: (R) clk
       Endpoint: (F) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      25            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      25            0     
                                              
             Setup:-       3                  
       Uncertainty:-       5                  
     Required Time:=      17                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-       3                  
             Slack:=      -0                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_1_line_9_27_1 

#---------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  A[1]           -       -     R     (arrival)                  1  2.4     0     0      15    (-,-) 
  g139/Y         -       A->Y  F     INVx3_ASAP7_75t_SL         1  1.0     2     2      18    (-,-) 
  Z_reg[0]/D     -       -     F     DFFHQNx1_ASAP7_75t_SL      1    -     -     0      18    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 14: MET (-0 ps) Setup Check with Pin Z_reg[6]/CLK->D
          Group: clk
     Startpoint: (R) A[7]
          Clock: (R) clk
       Endpoint: (F) Z_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      25            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      25            0     
                                              
             Setup:-       3                  
       Uncertainty:-       5                  
     Required Time:=      17                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-       3                  
             Slack:=      -0                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_1_line_9 

#---------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  A[7]           -       -     R     (arrival)                  1  2.4     0     0      15    (-,-) 
  g137/Y         -       A->Y  F     INVx3_ASAP7_75t_SL         1  1.0     2     2      18    (-,-) 
  Z_reg[6]/D     -       -     F     DFFHQNx1_ASAP7_75t_SL      1    -     -     0      18    (-,-) 
#---------------------------------------------------------------------------------------------------

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

