;redcode
;assert 1
	SPL 0, #2
	CMP -207, <-120
	MOV -1, <-26
	MOV -4, <-20
	DJN -1, @-20
	ADD -1, <-20
	ADD -13, @21
	DJN 175, #5
	ADD 23, 123
	SPL -0
	JMN 12, #10
	MOV @121, 103
	SPL 0, <112
	ADD #270, <1
	SUB @-127, 100
	SLT 10, <-0
	SLT #-30, 9
	ADD -1, <-20
	ADD @121, 103
	SUB 100, 300
	MOV 401, -20
	SUB 10, <-0
	MOV 401, -20
	SUB 12, @10
	SLT 20, @12
	DJN -1, @-20
	JMN 12, #10
	SUB @121, 103
	SUB #12, @8
	SUB @124, 106
	ADD -207, <-120
	SUB @-127, 100
	MOV -4, <-20
	SUB #12, @8
	ADD 10, 9
	SUB -207, <-120
	SLT 20, @12
	SUB @-127, 100
	CMP -207, <-120
	SUB @-127, 100
	SUB @-127, 100
	CMP #42, @200
	JMP 15, -4
	SUB @-127, 100
	MOV -4, <-20
	SPL 0, #2
	DJN -1, @-20
	DJN -1, @-20
	MOV -1, <-26
	SPL 0, #2
	MOV -1, <-26
