# VHDL-MIPS-Processor---Single-Cycle-Architecture
A single-cycle MIPS processor in VHDL, featuring core components like the ALU, register file, and control unit. Supports basic MIPS instructions (add, sub, lw, sw, etc.) and includes test simulations for verification.
