/*
 * Generated by Bluespec Compiler, version 2021.07 (build 4cac6eb)
 * 
 * On Tue Apr 26 12:10:17 CEST 2022
 * 
 */

/* Generation options: */
#ifndef __top_h__
#define __top_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"


/* Class declaration for the top module */
class MOD_top : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_Reg<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_arbiter_firstHot;
  MOD_Reg<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_arbiter_firstHot_1;
  MOD_Reg<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_arbiter_lastSelect;
  MOD_Reg<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_arbiter_lastSelect_1;
  MOD_Reg<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_arbiter_lastSelect_1_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_dfltOutputCanPut;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_dfltOutputCanPut_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCanPeek_0;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCanPeek_0_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCanPeek_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCanPeek_1_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCanPeek_2;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDest_0;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDest_0_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDest_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDest_1_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDest_2;
  MOD_Wire<tUInt64> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_inputPeek_0;
  MOD_Wire<tUWide> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_inputPeek_0_1;
  MOD_Wire<tUInt64> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_inputPeek_1;
  MOD_Wire<tUWide> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_inputPeek_1_1;
  MOD_Wire<tUWide> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_inputPeek_2;
  MOD_Reg<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_moreFlits;
  MOD_Reg<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_moreFlits_1;
  MOD_Reg<tUInt64> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_noRouteSlv_currentReq;
  MOD_Reg<tUInt32> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_noRouteSlv_flitCount;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_outputCanPut_0;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_outputCanPut_0_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_outputCanPut_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_outputCanPut_1_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_selectInput_0;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_selectInput_0_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_selectInput_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_selectInput_1_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_selectInput_2;
  MOD_Wire<tUInt64> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_toDfltOutput;
  MOD_Wire<tUWide> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_toDfltOutput_1;
  MOD_Wire<tUInt64> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_toOutput_0;
  MOD_Wire<tUWide> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_toOutput_0_1;
  MOD_Wire<tUInt64> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_toOutput_1;
  MOD_Wire<tUWide> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_toOutput_1_1;
  MOD_Reg<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_arbiter_firstHot;
  MOD_Reg<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_arbiter_firstHot_1;
  MOD_Reg<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_arbiter_lastSelect;
  MOD_Reg<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_arbiter_lastSelect_1;
  MOD_Reg<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_arbiter_lastSelect_1_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_dfltOutputCanPut;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_dfltOutputCanPut_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_inputCanPeek_0;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_inputCanPeek_0_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_inputCanPeek_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_inputCanPeek_1_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_inputCanPeek_2;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_inputDest_0;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_inputDest_0_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_inputDest_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_inputDest_1_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_inputDest_2;
  MOD_Wire<tUWide> INST_AXI4_Interconnect_inst_mkAXI4Bus_inputPeek_0;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_inputPeek_0_1;
  MOD_Wire<tUWide> INST_AXI4_Interconnect_inst_mkAXI4Bus_inputPeek_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_inputPeek_1_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_inputPeek_2;
  MOD_Fifo<tUInt64> INST_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_awff;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_awug_canPeekWire;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_awug_dropWire;
  MOD_Wire<tUInt64> INST_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_awug_peekWire;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_doDrop;
  MOD_Reg<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_flitLeft;
  MOD_Wire<tUWide> INST_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_outflit;
  MOD_Fifo<tUWide> INST_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_wff;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_wug_canPeekWire;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_wug_dropWire;
  MOD_Wire<tUWide> INST_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_wug_peekWire;
  MOD_Fifo<tUInt64> INST_AXI4_Interconnect_inst_mkAXI4Bus_merged_1_awff;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_merged_1_awug_canPeekWire;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_merged_1_awug_dropWire;
  MOD_Wire<tUInt64> INST_AXI4_Interconnect_inst_mkAXI4Bus_merged_1_awug_peekWire;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_merged_1_doDrop;
  MOD_Reg<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_merged_1_flitLeft;
  MOD_Wire<tUWide> INST_AXI4_Interconnect_inst_mkAXI4Bus_merged_1_outflit;
  MOD_Fifo<tUWide> INST_AXI4_Interconnect_inst_mkAXI4Bus_merged_1_wff;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_merged_1_wug_canPeekWire;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_merged_1_wug_dropWire;
  MOD_Wire<tUWide> INST_AXI4_Interconnect_inst_mkAXI4Bus_merged_1_wug_peekWire;
  MOD_Reg<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_moreFlits;
  MOD_Reg<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_moreFlits_1;
  MOD_Reg<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_noRouteSlv_awidReg;
  MOD_Fifo<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_noRouteSlv_rspFF;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_outputCanPut_0;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_outputCanPut_0_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_outputCanPut_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_outputCanPut_1_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_selectInput_0;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_selectInput_0_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_selectInput_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_selectInput_1_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_selectInput_2;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_split_0_awug_canPutWire;
  MOD_Wire<tUInt64> INST_AXI4_Interconnect_inst_mkAXI4Bus_split_0_awug_putWire;
  MOD_Wire<tUWide> INST_AXI4_Interconnect_inst_mkAXI4Bus_split_0_doPut;
  MOD_Reg<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_split_0_flitLeft;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_split_0_wug_canPutWire;
  MOD_Wire<tUWide> INST_AXI4_Interconnect_inst_mkAXI4Bus_split_0_wug_putWire;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_split_1_awug_canPutWire;
  MOD_Wire<tUInt64> INST_AXI4_Interconnect_inst_mkAXI4Bus_split_1_awug_putWire;
  MOD_Wire<tUWide> INST_AXI4_Interconnect_inst_mkAXI4Bus_split_1_doPut;
  MOD_Reg<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_split_1_flitLeft;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_split_1_wug_canPutWire;
  MOD_Wire<tUWide> INST_AXI4_Interconnect_inst_mkAXI4Bus_split_1_wug_putWire;
  MOD_Wire<tUWide> INST_AXI4_Interconnect_inst_mkAXI4Bus_toDfltOutput;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_toDfltOutput_1;
  MOD_Wire<tUWide> INST_AXI4_Interconnect_inst_mkAXI4Bus_toOutput_0;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_toOutput_0_1;
  MOD_Wire<tUWide> INST_AXI4_Interconnect_inst_mkAXI4Bus_toOutput_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_toOutput_1_1;
  MOD_Reg<tUInt8> INST_master1_awSent;
  MOD_Reg<tUInt32> INST_master1_cnt;
  MOD_Reg<tUInt32> INST_master1_nextWriteAddr;
  MOD_Reg<tUInt8> INST_master1_reqSent;
  MOD_Reg<tUInt32> INST_master1_rspCnt;
  MOD_CReg<tUInt64> INST_master1_shim_shim_arff_rv;
  MOD_CReg<tUInt64> INST_master1_shim_shim_awff_rv;
  MOD_CReg<tUInt8> INST_master1_shim_shim_bff_rv;
  MOD_CReg<tUWide> INST_master1_shim_shim_rff_rv;
  MOD_CReg<tUWide> INST_master1_shim_shim_wff_rv;
  MOD_Reg<tUInt8> INST_master2_awSent;
  MOD_Reg<tUInt32> INST_master2_cnt;
  MOD_Reg<tUInt32> INST_master2_nextWriteAddr;
  MOD_Reg<tUInt8> INST_master2_reqSent;
  MOD_Reg<tUInt32> INST_master2_rspCnt;
  MOD_CReg<tUInt64> INST_master2_shim_shim_arff_rv;
  MOD_CReg<tUInt64> INST_master2_shim_shim_awff_rv;
  MOD_CReg<tUInt8> INST_master2_shim_shim_bff_rv;
  MOD_CReg<tUWide> INST_master2_shim_shim_rff_rv;
  MOD_CReg<tUWide> INST_master2_shim_shim_wff_rv;
  MOD_CReg<tUInt64> INST_slave1_shim_shim_arff_rv;
  MOD_CReg<tUInt64> INST_slave1_shim_shim_awff_rv;
  MOD_CReg<tUInt8> INST_slave1_shim_shim_bff_rv;
  MOD_CReg<tUWide> INST_slave1_shim_shim_rff_rv;
  MOD_CReg<tUWide> INST_slave1_shim_shim_wff_rv;
  MOD_CReg<tUInt64> INST_slave2_shim_shim_arff_rv;
  MOD_CReg<tUInt64> INST_slave2_shim_shim_awff_rv;
  MOD_CReg<tUInt8> INST_slave2_shim_shim_bff_rv;
  MOD_CReg<tUWide> INST_slave2_shim_shim_rff_rv;
  MOD_CReg<tUWide> INST_slave2_shim_shim_wff_rv;
 
 /* Constructor */
 public:
  MOD_top(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
 
 /* Publicly accessible definitions */
 public:
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_1_output_selected_3;
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_1_output_selected_2;
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_1_input_follow_flit_4;
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_1_input_first_flit_4;
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_1_input_follow_flit_3;
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_1_input_first_flit_3;
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_1_input_follow_flit_2;
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_1_input_first_flit_2;
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_1_dflt_output_selected;
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_1_output_selected_1;
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_1_output_selected;
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_1_input_follow_flit_1;
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_1_input_first_flit_1;
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_1_input_follow_flit;
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_1_input_first_flit;
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_output_selected_3;
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_output_selected_2;
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_input_follow_flit_4;
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_input_first_flit_4;
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_input_follow_flit_3;
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_input_first_flit_3;
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_input_follow_flit_2;
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_input_first_flit_2;
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_dflt_output_selected;
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_output_selected_1;
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_output_selected;
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_input_follow_flit_1;
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_input_first_flit_1;
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_input_follow_flit;
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_input_first_flit;
  tUInt8 DEF_slave2_shim_shim_rff_rv_port1__read__048_BIT_133___d1049;
  tUInt8 DEF_slave1_shim_shim_rff_rv_port1__read__042_BIT_133___d1043;
  tUInt8 DEF_NOT_AXI4_Interconnect_inst_mkAXI4Bus_1_noRoute_ETC___d1034;
  tUInt8 DEF_master2_shim_shim_arff_rv_port1__read__39_BIT_44___d840;
  tUInt8 DEF_master1_shim_shim_arff_rv_port1__read__29_BIT_44___d830;
  tUInt8 DEF_slave2_shim_shim_bff_rv_port1__read__75_BIT_4___d576;
  tUInt8 DEF_slave1_shim_shim_bff_rv_port1__read__69_BIT_4___d570;
  tUInt8 DEF_master2_shim_shim_wff_rv_port1__read__64_BIT_145___d165;
  tUInt8 DEF_master2_shim_shim_awff_rv_port1__read__51_BIT_44___d152;
  tUInt8 DEF_master1_shim_shim_wff_rv_port1__read__04_BIT_145___d105;
  tUInt8 DEF_master1_shim_shim_awff_rv_port1__read__0_BIT_44___d91;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDes_ETC___d1109;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDes_ETC___d1111;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDes_ETC___d1093;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDes_ETC___d1095;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_moreFlits_1_ETC___d1254;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_moreFlits_1_ETC___d1251;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDes_ETC___d1075;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDes_ETC___d1080;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDest_2_ETC___d1104;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDest_2_ETC___d1108;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDest_1_ETC___d1088;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDest_1_ETC___d1092;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDest_0_ETC___d1065;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDest_0_ETC___d1074;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_outputCanPu_ETC___d1077;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_outputCanPu_ETC___d1076;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCanPee_ETC___d1099;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCanPee_ETC___d1100;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCanPee_ETC___d1083;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCanPee_ETC___d1084;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCanPee_ETC___d1060;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCanPee_ETC___d1061;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDes_ETC___d1091;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDes_ETC___d1107;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDes_ETC___d1073;
  tUInt8 DEF_NOT_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCa_ETC___d1149;
  tUInt8 DEF_NOT_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCa_ETC___d1129;
  tUInt8 DEF_NOT_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCa_ETC___d1140;
  tUInt8 DEF_NOT_AXI4_Interconnect_inst_mkAXI4Bus_1_outputC_ETC___d1072;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDes_ETC___d899;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDes_ETC___d896;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_moreFlits_1_ETC___d981;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_moreFlits_1_ETC___d979;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDes_ETC___d866;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDes_ETC___d863;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_dfltOutputC_ETC___d872;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_dfltOutputC_ETC___d871;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_outputCanPu_ETC___d884;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_outputCanPu_ETC___d883;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCanPee_ETC___d891;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCanPee_ETC___d890;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCanPee_ETC___d858;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCanPee_ETC___d857;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDes_ETC___d882;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDes_ETC___d907;
  tUInt8 DEF_NOT_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCa_ETC___d939;
  tUInt8 DEF_NOT_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCa_ETC___d923;
  tUInt8 DEF_NOT_AXI4_Interconnect_inst_mkAXI4Bus_1_outputC_ETC___d881;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_inputDest__ETC___d636;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_inputDest__ETC___d638;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_inputDest__ETC___d620;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_inputDest__ETC___d622;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_moreFlits_1_4_ETC___d777;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_moreFlits_1_4_ETC___d774;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_inputDest__ETC___d602;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_inputDest__ETC___d607;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputDest_2_w_ETC___d631;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputDest_2_w_ETC___d635;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputDest_1_1_ETC___d615;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputDest_1_1_ETC___d619;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputDest_0_1_ETC___d592;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputDest_0_1_ETC___d601;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_outputCanPut__ETC___d604;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_outputCanPut__ETC___d603;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputCanPeek__ETC___d626;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputCanPeek__ETC___d627;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputCanPeek__ETC___d610;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputCanPeek__ETC___d611;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputCanPeek__ETC___d587;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputCanPeek__ETC___d588;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_inputDest__ETC___d618;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_inputDest__ETC___d634;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_inputDest__ETC___d600;
  tUInt8 DEF_NOT_AXI4_Interconnect_inst_mkAXI4Bus_inputCanP_ETC___d676;
  tUInt8 DEF_NOT_AXI4_Interconnect_inst_mkAXI4Bus_inputCanP_ETC___d656;
  tUInt8 DEF_NOT_AXI4_Interconnect_inst_mkAXI4Bus_inputCanP_ETC___d667;
  tUInt8 DEF_NOT_AXI4_Interconnect_inst_mkAXI4Bus_outputCan_ETC___d599;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_inputDest__ETC___d402;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_inputDest__ETC___d399;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_moreFlits_16__ETC___d490;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_moreFlits_16__ETC___d488;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_inputDest__ETC___d369;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_inputDest__ETC___d366;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_dfltOutputCan_ETC___d375;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_dfltOutputCan_ETC___d374;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_outputCanPut__ETC___d387;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_outputCanPut__ETC___d386;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputCanPeek__ETC___d394;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputCanPeek__ETC___d393;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputCanPeek__ETC___d361;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputCanPeek__ETC___d360;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_inputDest__ETC___d385;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_inputDest__ETC___d410;
  tUInt8 DEF_NOT_AXI4_Interconnect_inst_mkAXI4Bus_inputCanP_ETC___d442;
  tUInt8 DEF_NOT_AXI4_Interconnect_inst_mkAXI4Bus_inputCanP_ETC___d426;
  tUInt8 DEF_NOT_AXI4_Interconnect_inst_mkAXI4Bus_outputCan_ETC___d384;
  tUInt8 DEF_x__h11514;
  tUInt8 DEF_x__h9115;
  tUWide DEF_slave2_shim_shim_wff_rv_port1__read____d79;
  tUWide DEF_slave2_shim_shim_wff_rv_port0__read____d266;
  tUWide DEF_slave1_shim_shim_wff_rv_port1__read____d65;
  tUWide DEF_slave1_shim_shim_wff_rv_port0__read____d219;
  tUWide DEF_master2_shim_shim_wff_rv_port1__read____d164;
  tUWide DEF_master2_shim_shim_wff_rv_port0__read____d47;
  tUWide DEF_master1_shim_shim_wff_rv_port1__read____d104;
  tUWide DEF_master1_shim_shim_wff_rv_port0__read____d17;
  tUWide DEF_slave2_shim_shim_rff_rv_port1__read____d1048;
  tUWide DEF_slave1_shim_shim_rff_rv_port1__read____d1042;
  tUWide DEF_master2_shim_shim_rff_rv_port0__read____d1057;
  tUWide DEF_master1_shim_shim_rff_rv_port0__read____d1054;
  tUInt64 DEF_master2_shim_shim_arff_rv_port1__read____d839;
  tUInt64 DEF_master2_shim_shim_awff_rv_port1__read____d151;
  tUInt64 DEF_master1_shim_shim_arff_rv_port1__read____d829;
  tUInt64 DEF_master1_shim_shim_awff_rv_port1__read____d90;
  tUInt32 DEF_x__h77808;
  tUInt8 DEF_x__h15826;
  tUInt8 DEF_x__h13845;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_moreFlits_1___d1115;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_moreFlits_1___d642;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_moreFlits___d913;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_moreFlits___d416;
  tUInt8 DEF_slave2_shim_shim_bff_rv_port1__read____d575;
  tUInt8 DEF_slave1_shim_shim_bff_rv_port1__read____d569;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDest_2_ETC___d1103;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDest_1_ETC___d1087;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDest_0_ETC___d1064;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDest_1_ETC___d894;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDest_0_ETC___d861;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputDest_2_w_ETC___d630;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputDest_1_1_ETC___d614;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputDest_0_1_ETC___d591;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputDest_1_w_ETC___d397;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputDest_0_w_ETC___d364;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_outputCanPu_ETC___d1068;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_outputCanPu_ETC___d1070;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_outputCanPu_ETC___d877;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_outputCanPu_ETC___d879;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_outputCanPut__ETC___d595;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_outputCanPut__ETC___d597;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_outputCanPut__ETC___d380;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_outputCanPut__ETC___d382;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_noRouteSlv_rs_ETC___d359;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_merged_1_wff__ETC___d331;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_wff__ETC___d306;
  tUInt8 DEF_master2_awSent__h3158;
  tUInt8 DEF_master1_awSent__h1236;
  tUInt8 DEF_slave2_shim_shim_wff_rv_port0__read__66_BIT_145___d267;
  tUInt8 DEF_slave1_shim_shim_wff_rv_port0__read__19_BIT_145___d220;
  tUInt8 DEF_slave2_shim_shim_awff_rv_port0__read__58_BIT_45___d259;
  tUInt8 DEF_slave1_shim_shim_awff_rv_port0__read__11_BIT_45___d212;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDest_1_ETC___d898;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDest_1_ETC___d895;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDest_0_ETC___d865;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDest_0_ETC___d862;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputDest_1_w_ETC___d401;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputDest_1_w_ETC___d398;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputDest_0_w_ETC___d368;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputDest_0_w_ETC___d365;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCanPee_ETC___d1082;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCanPee_ETC___d1097;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCanPee_ETC___d1113;
  tUInt8 DEF_NOT_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDe_ETC___d1105;
  tUInt8 DEF_NOT_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDe_ETC___d1089;
  tUInt8 DEF_NOT_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDe_ETC___d1066;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCanPee_ETC___d911;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCanPee_ETC___d889;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputCanPeek__ETC___d609;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputCanPeek__ETC___d624;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputCanPeek__ETC___d640;
  tUInt8 DEF_NOT_AXI4_Interconnect_inst_mkAXI4Bus_inputDest_ETC___d632;
  tUInt8 DEF_NOT_AXI4_Interconnect_inst_mkAXI4Bus_inputDest_ETC___d616;
  tUInt8 DEF_NOT_AXI4_Interconnect_inst_mkAXI4Bus_inputDest_ETC___d593;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputCanPeek__ETC___d414;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputCanPeek__ETC___d392;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_split_1_fl_ETC___d358;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_split_1_flitL_ETC___d276;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_split_1_wug_c_ETC___d283;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_split_0_fl_ETC___d356;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_split_0_flitL_ETC___d229;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_split_0_wug_c_ETC___d236;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_merged_1_f_ETC___d333;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_merged_1_flit_ETC___d191;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_f_ETC___d308;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_flit_ETC___d131;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_noRouteSlv__ETC___d856;
  tUInt8 DEF_IF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_input_ETC___d1226;
  tUInt8 DEF_IF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_input_ETC___d1208;
  tUInt8 DEF_IF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_input_ETC___d1190;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_moreFlit_ETC___d984;
  tUInt8 DEF_IF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_input_ETC___d902;
  tUInt8 DEF_IF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_input_ETC___d869;
  tUInt8 DEF_IF_IF_AXI4_Interconnect_inst_mkAXI4Bus_inputDe_ETC___d754;
  tUInt8 DEF_IF_IF_AXI4_Interconnect_inst_mkAXI4Bus_inputDe_ETC___d735;
  tUInt8 DEF_IF_IF_AXI4_Interconnect_inst_mkAXI4Bus_inputDe_ETC___d717;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_moreFlits__ETC___d493;
  tUInt8 DEF_IF_IF_AXI4_Interconnect_inst_mkAXI4Bus_inputDe_ETC___d405;
  tUInt8 DEF_IF_IF_AXI4_Interconnect_inst_mkAXI4Bus_inputDe_ETC___d372;
  tUInt8 DEF_NOT_master2_shim_shim_rff_rv_port0__read__057__ETC___d1059;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_outputCanPu_ETC___d1078;
  tUInt8 DEF_NOT_master1_shim_shim_rff_rv_port0__read__054__ETC___d1056;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCanPee_ETC___d1101;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCanPee_ETC___d1085;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCanPee_ETC___d1062;
  tUInt8 DEF_NOT_IF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_i_ETC___d1227;
  tUInt8 DEF_NOT_IF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_i_ETC___d1209;
  tUInt8 DEF_NOT_IF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_i_ETC___d1191;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_dfltOutputC_ETC___d873;
  tUInt8 DEF_NOT_slave2_shim_shim_arff_rv_port0__read__52_B_ETC___d854;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_outputCanPu_ETC___d885;
  tUInt8 DEF_NOT_slave1_shim_shim_arff_rv_port0__read__49_B_ETC___d851;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCanPee_ETC___d892;
  tUInt8 DEF_NOT_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_more_ETC___d985;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCanPee_ETC___d859;
  tUInt8 DEF_NOT_IF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_i_ETC___d903;
  tUInt8 DEF_NOT_IF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_i_ETC___d870;
  tUInt8 DEF_NOT_master2_shim_shim_bff_rv_port0__read__84_B_ETC___d586;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_outputCanPut__ETC___d605;
  tUInt8 DEF_NOT_master1_shim_shim_bff_rv_port0__read__81_B_ETC___d583;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputCanPeek__ETC___d628;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputCanPeek__ETC___d612;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputCanPeek__ETC___d589;
  tUInt8 DEF_NOT_IF_IF_AXI4_Interconnect_inst_mkAXI4Bus_inp_ETC___d755;
  tUInt8 DEF_NOT_IF_IF_AXI4_Interconnect_inst_mkAXI4Bus_inp_ETC___d736;
  tUInt8 DEF_NOT_IF_IF_AXI4_Interconnect_inst_mkAXI4Bus_inp_ETC___d718;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_dfltOutputCan_ETC___d376;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_outputCanPut__ETC___d388;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputCanPeek__ETC___d395;
  tUInt8 DEF_NOT_IF_AXI4_Interconnect_inst_mkAXI4Bus_moreFl_ETC___d494;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputCanPeek__ETC___d362;
  tUInt8 DEF_NOT_IF_IF_AXI4_Interconnect_inst_mkAXI4Bus_inp_ETC___d406;
  tUInt8 DEF_NOT_IF_IF_AXI4_Interconnect_inst_mkAXI4Bus_inp_ETC___d373;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_split_1_awug__ETC___d279;
  tUInt8 DEF_NOT_slave2_shim_shim_wff_rv_port0__read__66_BI_ETC___d268;
  tUInt8 DEF_NOT_slave2_shim_shim_awff_rv_port0__read__58_B_ETC___d260;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_split_0_awug__ETC___d232;
  tUInt8 DEF_NOT_slave1_shim_shim_wff_rv_port0__read__19_BI_ETC___d221;
  tUInt8 DEF_NOT_slave1_shim_shim_awff_rv_port0__read__11_B_ETC___d213;
 
 /* Local definitions */
 private:
  tUInt64 DEF_v__h77442;
  tUInt64 DEF_v__h77180;
  tUInt64 DEF_v__h76896;
  tUInt64 DEF_v__h76634;
  tUInt64 DEF_v__h76350;
  tUInt64 DEF_v__h76088;
  tUInt64 DEF_v__h61564;
  tUInt64 DEF_v__h61216;
  tUInt64 DEF_v__h47106;
  tUInt64 DEF_v__h46844;
  tUInt64 DEF_v__h46560;
  tUInt64 DEF_v__h46298;
  tUInt64 DEF_v__h46014;
  tUInt64 DEF_v__h45752;
  tUInt64 DEF_v__h23396;
  tUInt64 DEF_v__h23046;
  tUInt64 DEF_v__h6623;
  tUInt64 DEF_v__h5218;
  tUInt64 DEF_v__h3839;
  tUInt64 DEF_v__h1923;
  tUInt32 DEF_signed_2___d749;
  tUInt32 DEF_signed_1___d472;
  tUInt32 DEF_signed_0___d466;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_toDfltOutput__ETC___d553;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_toOutput_1_wget____d540;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_toOutput_0_wget____d529;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputPeek_1_w_ETC___d512;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputPeek_0_w_ETC___d478;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_split_1_doPut_ETC___d286;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_split_0_doPut_ETC___d239;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_merged_1_outf_ETC___d337;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_outf_ETC___d312;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_split_1_wug_p_ETC___d272;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_split_0_wug_p_ETC___d225;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_merged_1_wff__ETC___d194;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_merged_1_wug__ETC___d185;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_wff__ETC___d134;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_wug__ETC___d125;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_toOutput_1__ETC___d1314;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_toOutput_0__ETC___d1308;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputPeek_2_ETC___d1291;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputPeek_1_ETC___d1273;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputPeek_0_ETC___d1241;
  tUInt64 DEF_AXI4_Interconnect_inst_mkAXI4Bus_merged_1_awff_ETC___d193;
  tUInt64 DEF_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_awff_ETC___d133;
  tUInt32 DEF__read__h3004;
  tUInt32 DEF__read__h1079;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_toOutput_1_wg_ETC___d542;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_toOutput_0_wg_ETC___d531;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_toOutput_1_wg_ETC___d544;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_toOutput_0_wg_ETC___d533;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_merged_1_outf_ETC___d342;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_outf_ETC___d317;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_split_1_doPut_ETC___d290;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_split_0_doPut_ETC___d243;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_merged_1_outf_ETC___d343;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_outf_ETC___d318;
  tUWide DEF_master2_shim_shim_wff_rv_port1__read__64_BITS__ETC___d166;
  tUWide DEF_master1_shim_shim_wff_rv_port1__read__04_BITS__ETC___d106;
  tUWide DEF_slave2_shim_shim_rff_rv_port1__read__048_BITS__ETC___d1050;
  tUWide DEF_slave1_shim_shim_rff_rv_port1__read__042_BITS__ETC___d1044;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_toOutput_0__ETC___d1309;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_toOutput_1__ETC___d1315;
  tUWide DEF_val__h6619;
  tUWide DEF_slave2_shim_shim_wff_rv_port1__read__9_BITS_14_ETC___d88;
  tUWide DEF_x__h6659;
  tUWide DEF_slave2_shim_shim_wff_rv_port1__read__9_BITS_14_ETC___d86;
  tUWide DEF_x__h6661;
  tUWide DEF_slave2_shim_shim_wff_rv_port1__read__9_BITS_14_ETC___d84;
  tUWide DEF_val__h5214;
  tUWide DEF_slave1_shim_shim_wff_rv_port1__read__5_BITS_14_ETC___d75;
  tUWide DEF_x__h5254;
  tUWide DEF_slave1_shim_shim_wff_rv_port1__read__5_BITS_14_ETC___d73;
  tUWide DEF_x__h5256;
  tUWide DEF_slave1_shim_shim_wff_rv_port1__read__5_BITS_14_ETC___d71;
  tUWide DEF_x__h6663;
  tUWide DEF_x__h5258;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputPeek_1_w_ETC___d515;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputPeek_0_w_ETC___d481;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_split_1_doPut_ETC___d287;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_split_0_doPut_ETC___d240;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputPeek_2_ETC___d1294;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputPeek_1_ETC___d1276;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputPeek_0_ETC___d1244;
  tUWide DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_inputPeek__ETC___d513;
  tUWide DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_inputPeek__ETC___d479;
  tUWide DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_toOutput_1_ETC___d546;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_toOutput_1_wg_ETC___d545;
  tUWide DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_toOutput_0_ETC___d535;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_toOutput_0_wg_ETC___d534;
  tUWide DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_merged_1_o_ETC___d346;
  tUWide DEF_DONTCARE_CONCAT_IF_AXI4_Interconnect_inst_mkAX_ETC___d345;
  tUWide DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_o_ETC___d321;
  tUWide DEF_DONTCARE_CONCAT_IF_AXI4_Interconnect_inst_mkAX_ETC___d320;
  tUWide DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_merged_1_o_ETC___d344;
  tUWide DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_o_ETC___d319;
  tUWide DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_w_ETC___d126;
  tUWide DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_merged_1_w_ETC___d186;
  tUWide DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputPee_ETC___d1292;
  tUWide DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputPee_ETC___d1274;
  tUWide DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputPee_ETC___d1242;
  tUInt64 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputPee_ETC___d974;
  tUInt64 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputPee_ETC___d1002;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_inputPeek__ETC___d809;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_inputPeek__ETC___d769;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_inputPeek__ETC___d796;
  tUInt8 DEF_NOT_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDe_ETC___d1150;
  tUInt8 DEF_NOT_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDe_ETC___d1130;
  tUInt8 DEF_NOT_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDe_ETC___d1141;
  tUInt8 DEF_NOT_AXI4_Interconnect_inst_mkAXI4Bus_inputDest_ETC___d677;
  tUInt8 DEF_NOT_AXI4_Interconnect_inst_mkAXI4Bus_inputDest_ETC___d657;
  tUInt8 DEF_NOT_AXI4_Interconnect_inst_mkAXI4Bus_inputDest_ETC___d668;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_moreFlit_ETC___d1262;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_moreFlits__ETC___d785;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_toOutput_1_wg_ETC___d547;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_toOutput_0_wg_ETC___d536;
  tUWide DEF_NOT_AXI4_Interconnect_inst_mkAXI4Bus_merged_0__ETC___d322;
  tUWide DEF_NOT_AXI4_Interconnect_inst_mkAXI4Bus_merged_1__ETC___d347;
  tUWide DEF__0_CONCAT_AXI4_Interconnect_inst_mkAXI4Bus_merg_ETC___d135;
  tUWide DEF__0_CONCAT_AXI4_Interconnect_inst_mkAXI4Bus_merg_ETC___d195;
  tUWide DEF__1_CONCAT_AXI4_Interconnect_inst_mkAXI4Bus_spli_ETC___d226;
  tUWide DEF__1_CONCAT_AXI4_Interconnect_inst_mkAXI4Bus_spli_ETC___d273;
  tUWide DEF__1_CONCAT_0_CONCAT_master1_cnt_3_PLUS_10000_4_5_ETC___d27;
  tUWide DEF_f_wdata__h1726;
  tUInt32 DEF_DONTCARE_CONCAT_1___d26;
  tUWide DEF__1_CONCAT_0_CONCAT_master2_cnt_3_PLUS_11000_4_5_ETC___d56;
  tUWide DEF_f_wdata__h3642;
  tUWide DEF__0_CONCAT_DONTCARE___d67;
  tUWide DEF__0_CONCAT_DONTCARE___d1270;
  tUWide DEF__1_CONCAT_AXI4_Interconnect_inst_mkAXI4Bus_1_to_ETC___d1310;
  tUWide DEF__1_CONCAT_AXI4_Interconnect_inst_mkAXI4Bus_1_to_ETC___d1316;
  tUWide DEF_slave1_shim_shim_rff_rv_port1__read__042_BITS__ETC___d1046;
  tUWide DEF_slave2_shim_shim_rff_rv_port1__read__048_BITS__ETC___d1052;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_noRouteSlv__ETC___d1040;
  tUWide DEF_DONTCARE_CONCAT_3_CONCAT_AXI4_Interconnect_ins_ETC___d1038;
  tUInt64 DEF__0_CONCAT_DONTCARE___d64;
  tUInt64 DEF__0_CONCAT_DONTCARE___d103;
  tUInt32 DEF__1_CONCAT_DONTCARE_CONCAT_1_CONCAT_DONTCARE_1___d12;
  tUInt8 DEF__0_CONCAT_DONTCARE___d789;
  tUInt8 DEF__0_CONCAT_DONTCARE___d506;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_moreFlit_ETC___d1264;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_moreFlit_ETC___d1263;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_moreFlit_ETC___d995;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_moreFlit_ETC___d994;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_moreFlits__ETC___d787;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_moreFlits__ETC___d786;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_moreFlits__ETC___d504;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_moreFlits__ETC___d503;
  tUInt8 DEF_NOT_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_more_ETC___d1265;
  tUInt8 DEF_NOT_IF_AXI4_Interconnect_inst_mkAXI4Bus_moreFl_ETC___d788;
  tUInt8 DEF_NOT_AXI4_Interconnect_inst_mkAXI4Bus_split_1_d_ETC___d288;
  tUInt8 DEF_NOT_AXI4_Interconnect_inst_mkAXI4Bus_split_0_d_ETC___d241;
  tUInt32 DEF_x__h77813;
 
 /* Rules */
 public:
  void RL_master1_putAXI4_AWFlit();
  void RL_master1_putAXI4_WFlit();
  void RL_master2_putAXI4_AWFlit();
  void RL_master2_putAXI4_WFlit();
  void RL_slave1_getAXI4_AWFlit();
  void RL_slave1_getAXI4_WFlit();
  void RL_slave2_getAXI4_AWFlit();
  void RL_slave2_getAXI4_WFlit();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_awug_setCanPeek();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_awug_setPeek();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_awug_warnDoDrop();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_awug_doDrop();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_wug_setCanPeek();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_wug_setPeek();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_wug_warnDoDrop();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_wug_doDrop();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_awFlit();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_wFlit();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_passFlit();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_genFirst();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_genOther();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_merged_1_awug_setCanPeek();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_merged_1_awug_setPeek();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_merged_1_awug_warnDoDrop();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_merged_1_awug_doDrop();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_merged_1_wug_setCanPeek();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_merged_1_wug_setPeek();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_merged_1_wug_warnDoDrop();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_merged_1_wug_doDrop();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_merged_1_awFlit();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_merged_1_wFlit();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_merged_1_passFlit();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_merged_1_genFirst();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_merged_1_genOther();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_split_0_awug_setCanPut();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_split_0_awug_warnDoPut();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_split_0_awug_doPut();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_split_0_wug_setCanPut();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_split_0_wug_warnDoPut();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_split_0_wug_doPut();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_split_0_putFirst();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_split_0_putOther();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_split_1_awug_setCanPut();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_split_1_awug_warnDoPut();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_split_1_awug_doPut();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_split_1_wug_setCanPut();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_split_1_wug_warnDoPut();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_split_1_wug_doPut();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_split_1_putFirst();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_split_1_putOther();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_set_input_canPeek_wire();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_set_input_peek_wires();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_set_input_canPeek_wire_1();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_set_input_peek_wires_1();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_set_output_canPut_wire();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_set_output_canPut_wire_1();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_set_dflt_output_canPut_wire();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_arbitrate();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_arbitration_fail();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_arbitration_fail_1();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_input_first_flit();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_input_follow_flit();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_input_first_flit_1();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_input_follow_flit_1();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_output_selected();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_output_selected_1();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_dflt_output_selected();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_set_input_canPeek_wire_2();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_set_input_peek_wires_2();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_set_input_canPeek_wire_3();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_set_input_peek_wires_3();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_set_input_canPeek_wire_4();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_set_input_peek_wires_4();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_set_output_canPut_wire_2();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_set_output_canPut_wire_3();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_arbitrate_1();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_arbitration_fail_2();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_legal_destination_fail_2();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_arbitration_fail_3();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_legal_destination_fail_3();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_arbitration_fail_4();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_legal_destination_fail_4();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_input_first_flit_2();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_input_follow_flit_2();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_input_first_flit_3();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_input_follow_flit_3();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_input_first_flit_4();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_input_follow_flit_4();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_output_selected_2();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_output_selected_3();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_set_input_canPeek_wire();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_set_input_peek_wires();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_set_input_canPeek_wire_1();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_set_input_peek_wires_1();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_set_output_canPut_wire();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_set_output_canPut_wire_1();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_set_dflt_output_canPut_wire();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_arbitrate();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_arbitration_fail();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_arbitration_fail_1();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_input_first_flit();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_input_follow_flit();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_input_first_flit_1();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_input_follow_flit_1();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_output_selected();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_output_selected_1();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_dflt_output_selected();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_set_input_canPeek_wire_2();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_set_input_peek_wires_2();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_set_input_canPeek_wire_3();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_set_input_peek_wires_3();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_set_input_canPeek_wire_4();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_set_input_peek_wires_4();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_set_output_canPut_wire_2();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_set_output_canPut_wire_3();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_arbitrate_1();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_arbitration_fail_2();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_legal_destination_fail_2();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_arbitration_fail_3();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_legal_destination_fail_3();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_arbitration_fail_4();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_legal_destination_fail_4();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_input_first_flit_2();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_input_follow_flit_2();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_input_first_flit_3();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_input_follow_flit_3();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_input_first_flit_4();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_input_follow_flit_4();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_output_selected_2();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_output_selected_3();
  void __me_check_60();
  void __me_check_62();
  void __me_check_64();
  void __me_check_82();
  void __me_check_84();
  void __me_check_86();
  void __me_check_88();
  void __me_check_100();
  void __me_check_102();
  void __me_check_104();
  void __me_check_122();
  void __me_check_124();
  void __me_check_126();
  void __me_check_128();
 
 /* Methods */
 public:
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_top &backing);
  void vcd_defs(tVCDDumpType dt, MOD_top &backing);
  void vcd_prims(tVCDDumpType dt, MOD_top &backing);
};

#endif /* ifndef __top_h__ */
