{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1716534572188 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716534572188 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 24 15:09:32 2024 " "Processing started: Fri May 24 15:09:32 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716534572188 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716534572188 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final_project_1 -c final_project_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off final_project_1 -c final_project_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716534572188 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1716534572989 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1716534572989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/final_project_1_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_1_soc/synthesis/final_project_1_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_1_soc " "Found entity 1: final_project_1_soc" {  } { { "final_project_1_soc/synthesis/final_project_1_soc.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/final_project_1_soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534580887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716534580887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_1_soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "final_project_1_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534580887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716534580887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_1_soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "final_project_1_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534580887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716534580887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/final_project_1_soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_1_soc/synthesis/submodules/final_project_1_soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_1_soc_irq_mapper " "Found entity 1: final_project_1_soc_irq_mapper" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_irq_mapper.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534580903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716534580903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_1_soc_mm_interconnect_0 " "Found entity 1: final_project_1_soc_mm_interconnect_0" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534580903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716534580903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_avalon_st_adapter_013.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_avalon_st_adapter_013.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_1_soc_mm_interconnect_0_avalon_st_adapter_013 " "Found entity 1: final_project_1_soc_mm_interconnect_0_avalon_st_adapter_013" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_avalon_st_adapter_013.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_avalon_st_adapter_013.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534580903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716534580903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_avalon_st_adapter_013_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_avalon_st_adapter_013_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_1_soc_mm_interconnect_0_avalon_st_adapter_013_error_adapter_0 " "Found entity 1: final_project_1_soc_mm_interconnect_0_avalon_st_adapter_013_error_adapter_0" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_avalon_st_adapter_013_error_adapter_0.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_avalon_st_adapter_013_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534580918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716534580918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_1_soc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: final_project_1_soc_mm_interconnect_0_avalon_st_adapter" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534580918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716534580918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_1_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: final_project_1_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534580918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716534580918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_1_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "final_project_1_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534580918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716534580918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_1_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "final_project_1_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534580918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716534580918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_1_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "final_project_1_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534580918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716534580918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_1_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "final_project_1_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534580918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716534580918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_1_soc/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "final_project_1_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534580934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716534580934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_1_soc/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "final_project_1_soc/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534580934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716534580934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_1_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "final_project_1_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534580934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716534580934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_1_soc_mm_interconnect_0_rsp_mux_001 " "Found entity 1: final_project_1_soc_mm_interconnect_0_rsp_mux_001" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534580940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716534580940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_project_1_soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "final_project_1_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534580940 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "final_project_1_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534580940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716534580940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_1_soc_mm_interconnect_0_rsp_mux " "Found entity 1: final_project_1_soc_mm_interconnect_0_rsp_mux" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534580940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716534580940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_1_soc_mm_interconnect_0_rsp_demux_002 " "Found entity 1: final_project_1_soc_mm_interconnect_0_rsp_demux_002" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_rsp_demux_002.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534580940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716534580940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_1_soc_mm_interconnect_0_rsp_demux " "Found entity 1: final_project_1_soc_mm_interconnect_0_rsp_demux" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534580940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716534580940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_1_soc_mm_interconnect_0_cmd_mux_002 " "Found entity 1: final_project_1_soc_mm_interconnect_0_cmd_mux_002" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_cmd_mux_002.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534580940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716534580940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_1_soc_mm_interconnect_0_cmd_mux " "Found entity 1: final_project_1_soc_mm_interconnect_0_cmd_mux" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534580940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716534580940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_1_soc_mm_interconnect_0_cmd_demux_001 " "Found entity 1: final_project_1_soc_mm_interconnect_0_cmd_demux_001" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534580940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716534580940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_1_soc_mm_interconnect_0_cmd_demux " "Found entity 1: final_project_1_soc_mm_interconnect_0_cmd_demux" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534580956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716534580956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_1_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "final_project_1_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534580956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716534580956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_1_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "final_project_1_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534580956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716534580956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file final_project_1_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "final_project_1_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534580956 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "final_project_1_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534580956 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "final_project_1_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534580956 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "final_project_1_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534580956 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "final_project_1_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534580956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716534580956 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "final_project_1_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1716534580956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_1_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "final_project_1_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534580972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716534580972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_1_soc/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "final_project_1_soc/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534580972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716534580972 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "final_project_1_soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1716534580972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_1_soc/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "final_project_1_soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534580972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716534580972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_1_soc/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "final_project_1_soc/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534580972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716534580972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_1_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "final_project_1_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534580972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716534580972 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_project_1_soc_mm_interconnect_0_router_015.sv(48) " "Verilog HDL Declaration information at final_project_1_soc_mm_interconnect_0_router_015.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router_015.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router_015.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1716534580972 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_project_1_soc_mm_interconnect_0_router_015.sv(49) " "Verilog HDL Declaration information at final_project_1_soc_mm_interconnect_0_router_015.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router_015.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router_015.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1716534580972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router_015.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router_015.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_1_soc_mm_interconnect_0_router_015_default_decode " "Found entity 1: final_project_1_soc_mm_interconnect_0_router_015_default_decode" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router_015.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router_015.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534580972 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_1_soc_mm_interconnect_0_router_015 " "Found entity 2: final_project_1_soc_mm_interconnect_0_router_015" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router_015.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router_015.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534580972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716534580972 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_project_1_soc_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at final_project_1_soc_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router_004.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1716534580972 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_project_1_soc_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at final_project_1_soc_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router_004.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1716534580972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_1_soc_mm_interconnect_0_router_004_default_decode " "Found entity 1: final_project_1_soc_mm_interconnect_0_router_004_default_decode" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router_004.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534580972 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_1_soc_mm_interconnect_0_router_004 " "Found entity 2: final_project_1_soc_mm_interconnect_0_router_004" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router_004.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534580972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716534580972 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_project_1_soc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at final_project_1_soc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router_002.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1716534580987 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_project_1_soc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at final_project_1_soc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router_002.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1716534580987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_1_soc_mm_interconnect_0_router_002_default_decode " "Found entity 1: final_project_1_soc_mm_interconnect_0_router_002_default_decode" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router_002.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534580987 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_1_soc_mm_interconnect_0_router_002 " "Found entity 2: final_project_1_soc_mm_interconnect_0_router_002" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router_002.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534580987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716534580987 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_project_1_soc_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at final_project_1_soc_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router_001.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1716534580987 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_project_1_soc_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at final_project_1_soc_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router_001.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1716534580987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_1_soc_mm_interconnect_0_router_001_default_decode " "Found entity 1: final_project_1_soc_mm_interconnect_0_router_001_default_decode" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router_001.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534580987 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_1_soc_mm_interconnect_0_router_001 " "Found entity 2: final_project_1_soc_mm_interconnect_0_router_001" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router_001.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534580987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716534580987 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_project_1_soc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at final_project_1_soc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1716534580987 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_project_1_soc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at final_project_1_soc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1716534580987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_1_soc_mm_interconnect_0_router_default_decode " "Found entity 1: final_project_1_soc_mm_interconnect_0_router_default_decode" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534580987 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_1_soc_mm_interconnect_0_router " "Found entity 2: final_project_1_soc_mm_interconnect_0_router" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534580987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716534580987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_1_soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "final_project_1_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534580987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716534580987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_1_soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "final_project_1_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534580987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716534580987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_1_soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "final_project_1_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534581003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716534581003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_1_soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "final_project_1_soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534581003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716534581003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_1_soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "final_project_1_soc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534581003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716534581003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/final_project_1_soc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_1_soc/synthesis/submodules/final_project_1_soc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_1_soc_sysid_qsys_0 " "Found entity 1: final_project_1_soc_sysid_qsys_0" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_sysid_qsys_0.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534581003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716534581003 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "spriteRam_avl_interface.sv(47) " "Verilog HDL information at spriteRam_avl_interface.sv(47): always construct contains both blocking and non-blocking assignments" {  } { { "final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" 47 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1716534581003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/spriteram_avl_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_1_soc/synthesis/submodules/spriteram_avl_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spriteRam_avl_interface " "Found entity 1: spriteRam_avl_interface" {  } { { "final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534581003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716534581003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_1_soc_sdram_pll_dffpipe_l2c " "Found entity 1: final_project_1_soc_sdram_pll_dffpipe_l2c" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram_pll.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534581003 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_1_soc_sdram_pll_stdsync_sv6 " "Found entity 2: final_project_1_soc_sdram_pll_stdsync_sv6" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram_pll.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534581003 ""} { "Info" "ISGN_ENTITY_NAME" "3 final_project_1_soc_sdram_pll_altpll_lqa2 " "Found entity 3: final_project_1_soc_sdram_pll_altpll_lqa2" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram_pll.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534581003 ""} { "Info" "ISGN_ENTITY_NAME" "4 final_project_1_soc_sdram_pll " "Found entity 4: final_project_1_soc_sdram_pll" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram_pll.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534581003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716534581003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_1_soc_sdram_input_efifo_module " "Found entity 1: final_project_1_soc_sdram_input_efifo_module" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534581018 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_1_soc_sdram " "Found entity 2: final_project_1_soc_sdram" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534581018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716534581018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/final_project_1_soc_otg_hpi_data.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_1_soc/synthesis/submodules/final_project_1_soc_otg_hpi_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_1_soc_otg_hpi_data " "Found entity 1: final_project_1_soc_otg_hpi_data" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_otg_hpi_data.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_otg_hpi_data.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534581018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716534581018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/final_project_1_soc_otg_hpi_cs.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_1_soc/synthesis/submodules/final_project_1_soc_otg_hpi_cs.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_1_soc_otg_hpi_cs " "Found entity 1: final_project_1_soc_otg_hpi_cs" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_otg_hpi_cs.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_otg_hpi_cs.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534581018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716534581018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/final_project_1_soc_otg_hpi_address.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_1_soc/synthesis/submodules/final_project_1_soc_otg_hpi_address.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_1_soc_otg_hpi_address " "Found entity 1: final_project_1_soc_otg_hpi_address" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_otg_hpi_address.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_otg_hpi_address.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534581018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716534581018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/final_project_1_soc_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_1_soc/synthesis/submodules/final_project_1_soc_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_1_soc_onchip_memory2_0 " "Found entity 1: final_project_1_soc_onchip_memory2_0" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_onchip_memory2_0.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534581018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716534581018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_1_soc_nios2_qsys_0 " "Found entity 1: final_project_1_soc_nios2_qsys_0" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534581018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716534581018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_1_soc_nios2_qsys_0_cpu_register_bank_a_module " "Found entity 1: final_project_1_soc_nios2_qsys_0_cpu_register_bank_a_module" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534581052 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_1_soc_nios2_qsys_0_cpu_register_bank_b_module " "Found entity 2: final_project_1_soc_nios2_qsys_0_cpu_register_bank_b_module" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534581052 ""} { "Info" "ISGN_ENTITY_NAME" "3 final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_debug " "Found entity 3: final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_debug" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534581052 ""} { "Info" "ISGN_ENTITY_NAME" "4 final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_break " "Found entity 4: final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_break" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534581052 ""} { "Info" "ISGN_ENTITY_NAME" "5 final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_xbrk " "Found entity 5: final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_xbrk" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534581052 ""} { "Info" "ISGN_ENTITY_NAME" "6 final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_dbrk " "Found entity 6: final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_dbrk" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534581052 ""} { "Info" "ISGN_ENTITY_NAME" "7 final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_itrace " "Found entity 7: final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_itrace" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534581052 ""} { "Info" "ISGN_ENTITY_NAME" "8 final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_td_mode " "Found entity 8: final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_td_mode" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534581052 ""} { "Info" "ISGN_ENTITY_NAME" "9 final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_dtrace " "Found entity 9: final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_dtrace" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534581052 ""} { "Info" "ISGN_ENTITY_NAME" "10 final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534581052 ""} { "Info" "ISGN_ENTITY_NAME" "11 final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534581052 ""} { "Info" "ISGN_ENTITY_NAME" "12 final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534581052 ""} { "Info" "ISGN_ENTITY_NAME" "13 final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_fifo " "Found entity 13: final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_fifo" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534581052 ""} { "Info" "ISGN_ENTITY_NAME" "14 final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_pib " "Found entity 14: final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_pib" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534581052 ""} { "Info" "ISGN_ENTITY_NAME" "15 final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_im " "Found entity 15: final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_im" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534581052 ""} { "Info" "ISGN_ENTITY_NAME" "16 final_project_1_soc_nios2_qsys_0_cpu_nios2_performance_monitors " "Found entity 16: final_project_1_soc_nios2_qsys_0_cpu_nios2_performance_monitors" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534581052 ""} { "Info" "ISGN_ENTITY_NAME" "17 final_project_1_soc_nios2_qsys_0_cpu_nios2_avalon_reg " "Found entity 17: final_project_1_soc_nios2_qsys_0_cpu_nios2_avalon_reg" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534581052 ""} { "Info" "ISGN_ENTITY_NAME" "18 final_project_1_soc_nios2_qsys_0_cpu_ociram_sp_ram_module " "Found entity 18: final_project_1_soc_nios2_qsys_0_cpu_ociram_sp_ram_module" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534581052 ""} { "Info" "ISGN_ENTITY_NAME" "19 final_project_1_soc_nios2_qsys_0_cpu_nios2_ocimem " "Found entity 19: final_project_1_soc_nios2_qsys_0_cpu_nios2_ocimem" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534581052 ""} { "Info" "ISGN_ENTITY_NAME" "20 final_project_1_soc_nios2_qsys_0_cpu_nios2_oci " "Found entity 20: final_project_1_soc_nios2_qsys_0_cpu_nios2_oci" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534581052 ""} { "Info" "ISGN_ENTITY_NAME" "21 final_project_1_soc_nios2_qsys_0_cpu " "Found entity 21: final_project_1_soc_nios2_qsys_0_cpu" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534581052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716534581052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_1_soc_nios2_qsys_0_cpu_debug_slave_sysclk " "Found entity 1: final_project_1_soc_nios2_qsys_0_cpu_debug_slave_sysclk" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu_debug_slave_sysclk.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534581052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716534581052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_1_soc_nios2_qsys_0_cpu_debug_slave_tck " "Found entity 1: final_project_1_soc_nios2_qsys_0_cpu_debug_slave_tck" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu_debug_slave_tck.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534581052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716534581052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper " "Found entity 1: final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534581052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716534581052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_1_soc_nios2_qsys_0_cpu_test_bench " "Found entity 1: final_project_1_soc_nios2_qsys_0_cpu_test_bench" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu_test_bench.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534581052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716534581052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/final_project_1_soc_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_1_soc/synthesis/submodules/final_project_1_soc_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_1_soc_keycode " "Found entity 1: final_project_1_soc_keycode" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_keycode.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534581052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716534581052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/final_project_1_soc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file final_project_1_soc/synthesis/submodules/final_project_1_soc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_1_soc_jtag_uart_0_sim_scfifo_w " "Found entity 1: final_project_1_soc_jtag_uart_0_sim_scfifo_w" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_jtag_uart_0.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534581068 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_1_soc_jtag_uart_0_scfifo_w " "Found entity 2: final_project_1_soc_jtag_uart_0_scfifo_w" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_jtag_uart_0.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534581068 ""} { "Info" "ISGN_ENTITY_NAME" "3 final_project_1_soc_jtag_uart_0_sim_scfifo_r " "Found entity 3: final_project_1_soc_jtag_uart_0_sim_scfifo_r" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_jtag_uart_0.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534581068 ""} { "Info" "ISGN_ENTITY_NAME" "4 final_project_1_soc_jtag_uart_0_scfifo_r " "Found entity 4: final_project_1_soc_jtag_uart_0_scfifo_r" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_jtag_uart_0.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534581068 ""} { "Info" "ISGN_ENTITY_NAME" "5 final_project_1_soc_jtag_uart_0 " "Found entity 5: final_project_1_soc_jtag_uart_0" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_jtag_uart_0.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534581068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716534581068 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "spriteRam_avl_interface.sv(47) " "Verilog HDL information at spriteRam_avl_interface.sv(47): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/spriteRam_avl_interface.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/spriteRam_avl_interface.sv" 47 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1716534581068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/ece385/final_project_1/rtl/spriteram_avl_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/ece385/final_project_1/rtl/spriteram_avl_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spriteRam_avl_interface " "Found entity 1: spriteRam_avl_interface" {  } { { "../rtl/spriteRam_avl_interface.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/spriteRam_avl_interface.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534581068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716534581068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/ece385/final_project_1/rtl/sprite_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/ece385/final_project_1/rtl/sprite_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_rom " "Found entity 1: sprite_rom" {  } { { "../rtl/sprite_rom.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/sprite_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534581068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716534581068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/ece385/final_project_1/rtl/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/ece385/final_project_1/rtl/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_controller " "Found entity 1: VGA_controller" {  } { { "../rtl/VGA_controller.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/VGA_controller.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534581068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716534581068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/ece385/final_project_1/rtl/vga_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/ece385/final_project_1/rtl/vga_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_clk " "Found entity 1: vga_clk" {  } { { "../rtl/vga_clk.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/vga_clk.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534581083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716534581083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/ece385/final_project_1/rtl/tristate.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/ece385/final_project_1/rtl/tristate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Found entity 1: tristate" {  } { { "../rtl/tristate.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/tristate.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534581083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716534581083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/ece385/final_project_1/rtl/palette_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/ece385/final_project_1/rtl/palette_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 palette_rom " "Found entity 1: palette_rom" {  } { { "../rtl/palette_rom.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/palette_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534581083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716534581083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/ece385/final_project_1/rtl/mem2io.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/ece385/final_project_1/rtl/mem2io.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mem2IO " "Found entity 1: Mem2IO" {  } { { "../rtl/Mem2IO.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/Mem2IO.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534581083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716534581083 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "hpi_io_intf.sv(43) " "Verilog HDL warning at hpi_io_intf.sv(43): extended using \"x\" or \"z\"" {  } { { "../rtl/hpi_io_intf.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/hpi_io_intf.sv" 43 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1716534581083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/ece385/final_project_1/rtl/hpi_io_intf.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/ece385/final_project_1/rtl/hpi_io_intf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hpi_io_intf " "Found entity 1: hpi_io_intf" {  } { { "../rtl/hpi_io_intf.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/hpi_io_intf.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534581083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716534581083 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "../rtl/HexDriver.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1716534581099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/ece385/final_project_1/rtl/hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/ece385/final_project_1/rtl/hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "../rtl/HexDriver.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534581099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716534581099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/ece385/final_project_1/rtl/final_project_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/ece385/final_project_1/rtl/final_project_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_1 " "Found entity 1: final_project_1" {  } { { "../rtl/final_project_1.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534581099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716534581099 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_project_1_soc_sdram.v(318) " "Verilog HDL or VHDL warning at final_project_1_soc_sdram.v(318): conditional expression evaluates to a constant" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1716534581114 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_project_1_soc_sdram.v(328) " "Verilog HDL or VHDL warning at final_project_1_soc_sdram.v(328): conditional expression evaluates to a constant" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1716534581114 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_project_1_soc_sdram.v(338) " "Verilog HDL or VHDL warning at final_project_1_soc_sdram.v(338): conditional expression evaluates to a constant" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1716534581114 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_project_1_soc_sdram.v(682) " "Verilog HDL or VHDL warning at final_project_1_soc_sdram.v(682): conditional expression evaluates to a constant" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1716534581114 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "final_project_1 " "Elaborating entity \"final_project_1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1716534581304 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Reset_game final_project_1.sv(49) " "Verilog HDL or VHDL warning at final_project_1.sv(49): object \"Reset_game\" assigned a value but never read" {  } { { "../rtl/final_project_1.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716534581304 "|final_project_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 final_project_1.sv(177) " "Verilog HDL assignment warning at final_project_1.sv(177): truncated value with size 32 to match size of target (19)" {  } { { "../rtl/final_project_1.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716534581304 "|final_project_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 final_project_1.sv(178) " "Verilog HDL assignment warning at final_project_1.sv(178): truncated value with size 32 to match size of target (19)" {  } { { "../rtl/final_project_1.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716534581304 "|final_project_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 final_project_1.sv(183) " "Verilog HDL assignment warning at final_project_1.sv(183): truncated value with size 32 to match size of target (19)" {  } { { "../rtl/final_project_1.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716534581304 "|final_project_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 final_project_1.sv(186) " "Verilog HDL assignment warning at final_project_1.sv(186): truncated value with size 32 to match size of target (19)" {  } { { "../rtl/final_project_1.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716534581304 "|final_project_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 final_project_1.sv(189) " "Verilog HDL assignment warning at final_project_1.sv(189): truncated value with size 32 to match size of target (19)" {  } { { "../rtl/final_project_1.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716534581304 "|final_project_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 final_project_1.sv(193) " "Verilog HDL assignment warning at final_project_1.sv(193): truncated value with size 32 to match size of target (19)" {  } { { "../rtl/final_project_1.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716534581304 "|final_project_1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R\[3..0\] final_project_1.sv(16) " "Output port \"VGA_R\[3..0\]\" at final_project_1.sv(16) has no driver" {  } { { "../rtl/final_project_1.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1716534581304 "|final_project_1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G\[3..0\] final_project_1.sv(17) " "Output port \"VGA_G\[3..0\]\" at final_project_1.sv(17) has no driver" {  } { { "../rtl/final_project_1.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1716534581304 "|final_project_1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B\[3..0\] final_project_1.sv(18) " "Output port \"VGA_B\[3..0\]\" at final_project_1.sv(18) has no driver" {  } { { "../rtl/final_project_1.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1716534581304 "|final_project_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hpi_io_intf hpi_io_intf:hpi_io_inst " "Elaborating entity \"hpi_io_intf\" for hierarchy \"hpi_io_intf:hpi_io_inst\"" {  } { { "../rtl/final_project_1.sv" "hpi_io_inst" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534581335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc final_project_1_soc:nios_system " "Elaborating entity \"final_project_1_soc\" for hierarchy \"final_project_1_soc:nios_system\"" {  } { { "../rtl/final_project_1.sv" "nios_system" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534581342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_jtag_uart_0 final_project_1_soc:nios_system\|final_project_1_soc_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"final_project_1_soc_jtag_uart_0\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_jtag_uart_0:jtag_uart_0\"" {  } { { "final_project_1_soc/synthesis/final_project_1_soc.v" "jtag_uart_0" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/final_project_1_soc.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534581373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_jtag_uart_0_scfifo_w final_project_1_soc:nios_system\|final_project_1_soc_jtag_uart_0:jtag_uart_0\|final_project_1_soc_jtag_uart_0_scfifo_w:the_final_project_1_soc_jtag_uart_0_scfifo_w " "Elaborating entity \"final_project_1_soc_jtag_uart_0_scfifo_w\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_jtag_uart_0:jtag_uart_0\|final_project_1_soc_jtag_uart_0_scfifo_w:the_final_project_1_soc_jtag_uart_0_scfifo_w\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_jtag_uart_0.v" "the_final_project_1_soc_jtag_uart_0_scfifo_w" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534581388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo final_project_1_soc:nios_system\|final_project_1_soc_jtag_uart_0:jtag_uart_0\|final_project_1_soc_jtag_uart_0_scfifo_w:the_final_project_1_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_jtag_uart_0:jtag_uart_0\|final_project_1_soc_jtag_uart_0_scfifo_w:the_final_project_1_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_jtag_uart_0.v" "wfifo" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534581558 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project_1_soc:nios_system\|final_project_1_soc_jtag_uart_0:jtag_uart_0\|final_project_1_soc_jtag_uart_0_scfifo_w:the_final_project_1_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"final_project_1_soc:nios_system\|final_project_1_soc_jtag_uart_0:jtag_uart_0\|final_project_1_soc_jtag_uart_0_scfifo_w:the_final_project_1_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_jtag_uart_0.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534581558 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project_1_soc:nios_system\|final_project_1_soc_jtag_uart_0:jtag_uart_0\|final_project_1_soc_jtag_uart_0_scfifo_w:the_final_project_1_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"final_project_1_soc:nios_system\|final_project_1_soc_jtag_uart_0:jtag_uart_0\|final_project_1_soc_jtag_uart_0_scfifo_w:the_final_project_1_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534581558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534581558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534581558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534581558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534581558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534581558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534581558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534581558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534581558 ""}  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_jtag_uart_0.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716534581558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534581605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716534581605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 final_project_1_soc:nios_system\|final_project_1_soc_jtag_uart_0:jtag_uart_0\|final_project_1_soc_jtag_uart_0_scfifo_w:the_final_project_1_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_jtag_uart_0:jtag_uart_0\|final_project_1_soc_jtag_uart_0_scfifo_w:the_final_project_1_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.0_quartus/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534581605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534581636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716534581636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 final_project_1_soc:nios_system\|final_project_1_soc_jtag_uart_0:jtag_uart_0\|final_project_1_soc_jtag_uart_0_scfifo_w:the_final_project_1_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_jtag_uart_0:jtag_uart_0\|final_project_1_soc_jtag_uart_0_scfifo_w:the_final_project_1_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534581636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534581658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716534581658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf final_project_1_soc:nios_system\|final_project_1_soc_jtag_uart_0:jtag_uart_0\|final_project_1_soc_jtag_uart_0_scfifo_w:the_final_project_1_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_jtag_uart_0:jtag_uart_0\|final_project_1_soc_jtag_uart_0_scfifo_w:the_final_project_1_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534581658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534581705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716534581705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 final_project_1_soc:nios_system\|final_project_1_soc_jtag_uart_0:jtag_uart_0\|final_project_1_soc_jtag_uart_0_scfifo_w:the_final_project_1_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_jtag_uart_0:jtag_uart_0\|final_project_1_soc_jtag_uart_0_scfifo_w:the_final_project_1_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534581705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534581758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716534581758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 final_project_1_soc:nios_system\|final_project_1_soc_jtag_uart_0:jtag_uart_0\|final_project_1_soc_jtag_uart_0_scfifo_w:the_final_project_1_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_jtag_uart_0:jtag_uart_0\|final_project_1_soc_jtag_uart_0_scfifo_w:the_final_project_1_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534581758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534581805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716534581805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob final_project_1_soc:nios_system\|final_project_1_soc_jtag_uart_0:jtag_uart_0\|final_project_1_soc_jtag_uart_0_scfifo_w:the_final_project_1_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_jtag_uart_0:jtag_uart_0\|final_project_1_soc_jtag_uart_0_scfifo_w:the_final_project_1_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534581805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_jtag_uart_0_scfifo_r final_project_1_soc:nios_system\|final_project_1_soc_jtag_uart_0:jtag_uart_0\|final_project_1_soc_jtag_uart_0_scfifo_r:the_final_project_1_soc_jtag_uart_0_scfifo_r " "Elaborating entity \"final_project_1_soc_jtag_uart_0_scfifo_r\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_jtag_uart_0:jtag_uart_0\|final_project_1_soc_jtag_uart_0_scfifo_r:the_final_project_1_soc_jtag_uart_0_scfifo_r\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_jtag_uart_0.v" "the_final_project_1_soc_jtag_uart_0_scfifo_r" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534581821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic final_project_1_soc:nios_system\|final_project_1_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_1_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_1_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_jtag_uart_0.v" "final_project_1_soc_jtag_uart_0_alt_jtag_atlantic" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534582075 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project_1_soc:nios_system\|final_project_1_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_1_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"final_project_1_soc:nios_system\|final_project_1_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_1_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_jtag_uart_0.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534582090 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project_1_soc:nios_system\|final_project_1_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_1_soc_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"final_project_1_soc:nios_system\|final_project_1_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_1_soc_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534582090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534582090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534582090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534582090 ""}  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_jtag_uart_0.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716534582090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter final_project_1_soc:nios_system\|final_project_1_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_1_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_1_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "d:/intelfpga_lite/18.0_quartus/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534582599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl final_project_1_soc:nios_system\|final_project_1_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_1_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_1_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/intelfpga_lite/18.0_quartus/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534582734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_keycode final_project_1_soc:nios_system\|final_project_1_soc_keycode:keycode " "Elaborating entity \"final_project_1_soc_keycode\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_keycode:keycode\"" {  } { { "final_project_1_soc/synthesis/final_project_1_soc.v" "keycode" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/final_project_1_soc.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534582765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_nios2_qsys_0 final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0 " "Elaborating entity \"final_project_1_soc_nios2_qsys_0\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\"" {  } { { "final_project_1_soc/synthesis/final_project_1_soc.v" "nios2_qsys_0" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/final_project_1_soc.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534582781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_nios2_qsys_0_cpu final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu " "Elaborating entity \"final_project_1_soc_nios2_qsys_0_cpu\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0.v" "cpu" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534582796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_nios2_qsys_0_cpu_test_bench final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_test_bench:the_final_project_1_soc_nios2_qsys_0_cpu_test_bench " "Elaborating entity \"final_project_1_soc_nios2_qsys_0_cpu_test_bench\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_test_bench:the_final_project_1_soc_nios2_qsys_0_cpu_test_bench\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "the_final_project_1_soc_nios2_qsys_0_cpu_test_bench" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 3546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534582881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_nios2_qsys_0_cpu_register_bank_a_module final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_register_bank_a_module:final_project_1_soc_nios2_qsys_0_cpu_register_bank_a " "Elaborating entity \"final_project_1_soc_nios2_qsys_0_cpu_register_bank_a_module\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_register_bank_a_module:final_project_1_soc_nios2_qsys_0_cpu_register_bank_a\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "final_project_1_soc_nios2_qsys_0_cpu_register_bank_a" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 4063 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534582881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_register_bank_a_module:final_project_1_soc_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_register_bank_a_module:final_project_1_soc_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "the_altsyncram" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534582950 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_register_bank_a_module:final_project_1_soc_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_register_bank_a_module:final_project_1_soc_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534582966 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_register_bank_a_module:final_project_1_soc_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_register_bank_a_module:final_project_1_soc_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534582966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534582966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534582966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534582966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534582966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534582966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534582966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534582966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534582966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534582966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534582966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534582966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534582966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534582966 ""}  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716534582966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/db/altsyncram_6mc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534583019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716534583019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_register_bank_a_module:final_project_1_soc_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_register_bank_a_module:final_project_1_soc_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.0_quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534583019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_nios2_qsys_0_cpu_register_bank_b_module final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_register_bank_b_module:final_project_1_soc_nios2_qsys_0_cpu_register_bank_b " "Elaborating entity \"final_project_1_soc_nios2_qsys_0_cpu_register_bank_b_module\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_register_bank_b_module:final_project_1_soc_nios2_qsys_0_cpu_register_bank_b\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "final_project_1_soc_nios2_qsys_0_cpu_register_bank_b" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 4081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534583035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_nios2_qsys_0_cpu_nios2_oci final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci " "Elaborating entity \"final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 4577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534583081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_debug final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_debug " "Elaborating entity \"final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_debug\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_debug\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_debug" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534583097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "the_altera_std_synchronizer" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534583135 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534583135 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534583135 ""}  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716534583135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_break final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_break:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_break " "Elaborating entity \"final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_break\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_break:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_break\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_break" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534583135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_xbrk final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_xbrk:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_xbrk " "Elaborating entity \"final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_xbrk\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_xbrk:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_xbrk\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_xbrk" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534583182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_dbrk final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_dbrk:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_dbrk " "Elaborating entity \"final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_dbrk\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_dbrk:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_dbrk\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_dbrk" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534583182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_itrace final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_itrace:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_itrace " "Elaborating entity \"final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_itrace\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_itrace:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_itrace\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_itrace" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534583197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_dtrace final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_dtrace:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_dtrace " "Elaborating entity \"final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_dtrace\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_dtrace:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_dtrace\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_dtrace" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534583197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_td_mode final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_dtrace:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_dtrace\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_td_mode:final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_td_mode\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_dtrace:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_dtrace\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_td_mode:final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534583251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_fifo final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_fifo:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_fifo " "Elaborating entity \"final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_fifo\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_fifo:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_fifo\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_fifo" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534583251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_fifo:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_fifo\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_fifo:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_fifo\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534583282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_fifo:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_fifo\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_fifo:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_fifo\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534583282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_fifo:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_fifo\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_fifo:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_fifo\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534583298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_pib final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_pib:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_pib " "Elaborating entity \"final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_pib\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_pib:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_pib\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_pib" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534583298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_im final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_im:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_im " "Elaborating entity \"final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_im\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_im:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_im\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_im" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534583313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_nios2_qsys_0_cpu_nios2_avalon_reg final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_avalon_reg " "Elaborating entity \"final_project_1_soc_nios2_qsys_0_cpu_nios2_avalon_reg\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_avalon_reg\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "the_final_project_1_soc_nios2_qsys_0_cpu_nios2_avalon_reg" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534583320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_nios2_qsys_0_cpu_nios2_ocimem final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_nios2_ocimem:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_ocimem " "Elaborating entity \"final_project_1_soc_nios2_qsys_0_cpu_nios2_ocimem\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_nios2_ocimem:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_ocimem\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "the_final_project_1_soc_nios2_qsys_0_cpu_nios2_ocimem" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534583335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_nios2_qsys_0_cpu_ociram_sp_ram_module final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_nios2_ocimem:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_ocimem\|final_project_1_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:final_project_1_soc_nios2_qsys_0_cpu_ociram_sp_ram " "Elaborating entity \"final_project_1_soc_nios2_qsys_0_cpu_ociram_sp_ram_module\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_nios2_ocimem:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_ocimem\|final_project_1_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:final_project_1_soc_nios2_qsys_0_cpu_ociram_sp_ram\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "final_project_1_soc_nios2_qsys_0_cpu_ociram_sp_ram" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534583367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_nios2_ocimem:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_ocimem\|final_project_1_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:final_project_1_soc_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_nios2_ocimem:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_ocimem\|final_project_1_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:final_project_1_soc_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "the_altsyncram" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534583382 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_nios2_ocimem:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_ocimem\|final_project_1_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:final_project_1_soc_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_nios2_ocimem:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_ocimem\|final_project_1_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:final_project_1_soc_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534583398 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_nios2_ocimem:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_ocimem\|final_project_1_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:final_project_1_soc_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_nios2_ocimem:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_ocimem\|final_project_1_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:final_project_1_soc_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534583398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534583398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534583398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534583398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534583398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534583398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534583398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534583398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534583398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534583398 ""}  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716534583398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534583451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716534583451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_nios2_ocimem:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_ocimem\|final_project_1_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:final_project_1_soc_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_nios2_ocimem:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_ocimem\|final_project_1_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:final_project_1_soc_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.0_quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534583451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper " "Elaborating entity \"final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "the_final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534583482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_nios2_qsys_0_cpu_debug_slave_tck final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|final_project_1_soc_nios2_qsys_0_cpu_debug_slave_tck:the_final_project_1_soc_nios2_qsys_0_cpu_debug_slave_tck " "Elaborating entity \"final_project_1_soc_nios2_qsys_0_cpu_debug_slave_tck\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|final_project_1_soc_nios2_qsys_0_cpu_debug_slave_tck:the_final_project_1_soc_nios2_qsys_0_cpu_debug_slave_tck\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v" "the_final_project_1_soc_nios2_qsys_0_cpu_debug_slave_tck" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534583482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_nios2_qsys_0_cpu_debug_slave_sysclk final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|final_project_1_soc_nios2_qsys_0_cpu_debug_slave_sysclk:the_final_project_1_soc_nios2_qsys_0_cpu_debug_slave_sysclk " "Elaborating entity \"final_project_1_soc_nios2_qsys_0_cpu_debug_slave_sysclk\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|final_project_1_soc_nios2_qsys_0_cpu_debug_slave_sysclk:the_final_project_1_soc_nios2_qsys_0_cpu_debug_slave_sysclk\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v" "the_final_project_1_soc_nios2_qsys_0_cpu_debug_slave_sysclk" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534583540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_1_soc_nios2_qsys_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_1_soc_nios2_qsys_0_cpu_debug_slave_phy\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v" "final_project_1_soc_nios2_qsys_0_cpu_debug_slave_phy" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534583603 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_1_soc_nios2_qsys_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_1_soc_nios2_qsys_0_cpu_debug_slave_phy\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534583613 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_1_soc_nios2_qsys_0_cpu_debug_slave_phy " "Instantiated megafunction \"final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_1_soc_nios2_qsys_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534583613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534583613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534583613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534583613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534583613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534583613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534583613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534583613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534583613 ""}  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716534583613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_1_soc_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_1_soc_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/intelfpga_lite/18.0_quartus/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534583613 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_1_soc_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_1_soc_nios2_qsys_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_1_soc_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_1_soc_nios2_qsys_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "d:/intelfpga_lite/18.0_quartus/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534583623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_1_soc_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_1_soc_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "d:/intelfpga_lite/18.0_quartus/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534583623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_1_soc_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_1_soc_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/intelfpga_lite/18.0_quartus/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534583633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_onchip_memory2_0 final_project_1_soc:nios_system\|final_project_1_soc_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"final_project_1_soc_onchip_memory2_0\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_onchip_memory2_0:onchip_memory2_0\"" {  } { { "final_project_1_soc/synthesis/final_project_1_soc.v" "onchip_memory2_0" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/final_project_1_soc.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534583653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram final_project_1_soc:nios_system\|final_project_1_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_onchip_memory2_0.v" "the_altsyncram" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_onchip_memory2_0.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534583693 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project_1_soc:nios_system\|final_project_1_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"final_project_1_soc:nios_system\|final_project_1_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_onchip_memory2_0.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_onchip_memory2_0.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534583703 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project_1_soc:nios_system\|final_project_1_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"final_project_1_soc:nios_system\|final_project_1_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534583703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file D:/intelFPGA_lite/ECE385/final_project_1/ECE385-HelperTools/SRAM/sprite.hex " "Parameter \"init_file\" = \"D:/intelFPGA_lite/ECE385/final_project_1/ECE385-HelperTools/SRAM/sprite.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534583703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534583703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 60000 " "Parameter \"maximum_depth\" = \"60000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534583703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 60000 " "Parameter \"numwords_a\" = \"60000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534583703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534583703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534583703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534583703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534583703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534583703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534583703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534583703 ""}  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_onchip_memory2_0.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_onchip_memory2_0.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716534583703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dii1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dii1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dii1 " "Found entity 1: altsyncram_dii1" {  } { { "db/altsyncram_dii1.tdf" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/db/altsyncram_dii1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534583755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716534583755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dii1 final_project_1_soc:nios_system\|final_project_1_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_dii1:auto_generated " "Elaborating entity \"altsyncram_dii1\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_dii1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.0_quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534583763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rsa " "Found entity 1: decode_rsa" {  } { { "db/decode_rsa.tdf" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/db/decode_rsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534584034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716534584034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_rsa final_project_1_soc:nios_system\|final_project_1_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_dii1:auto_generated\|decode_rsa:decode3 " "Elaborating entity \"decode_rsa\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_dii1:auto_generated\|decode_rsa:decode3\"" {  } { { "db/altsyncram_dii1.tdf" "decode3" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/db/altsyncram_dii1.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534584036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_bnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_bnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_bnb " "Found entity 1: mux_bnb" {  } { { "db/mux_bnb.tdf" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/db/mux_bnb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534584077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716534584077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_bnb final_project_1_soc:nios_system\|final_project_1_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_dii1:auto_generated\|mux_bnb:mux2 " "Elaborating entity \"mux_bnb\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_dii1:auto_generated\|mux_bnb:mux2\"" {  } { { "db/altsyncram_dii1.tdf" "mux2" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/db/altsyncram_dii1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534584085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_otg_hpi_address final_project_1_soc:nios_system\|final_project_1_soc_otg_hpi_address:otg_hpi_address " "Elaborating entity \"final_project_1_soc_otg_hpi_address\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_otg_hpi_address:otg_hpi_address\"" {  } { { "final_project_1_soc/synthesis/final_project_1_soc.v" "otg_hpi_address" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/final_project_1_soc.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534584147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_otg_hpi_cs final_project_1_soc:nios_system\|final_project_1_soc_otg_hpi_cs:otg_hpi_cs " "Elaborating entity \"final_project_1_soc_otg_hpi_cs\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_otg_hpi_cs:otg_hpi_cs\"" {  } { { "final_project_1_soc/synthesis/final_project_1_soc.v" "otg_hpi_cs" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/final_project_1_soc.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534584155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_otg_hpi_data final_project_1_soc:nios_system\|final_project_1_soc_otg_hpi_data:otg_hpi_data " "Elaborating entity \"final_project_1_soc_otg_hpi_data\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_otg_hpi_data:otg_hpi_data\"" {  } { { "final_project_1_soc/synthesis/final_project_1_soc.v" "otg_hpi_data" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/final_project_1_soc.v" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534584157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_sdram final_project_1_soc:nios_system\|final_project_1_soc_sdram:sdram " "Elaborating entity \"final_project_1_soc_sdram\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_sdram:sdram\"" {  } { { "final_project_1_soc/synthesis/final_project_1_soc.v" "sdram" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/final_project_1_soc.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534584177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_sdram_input_efifo_module final_project_1_soc:nios_system\|final_project_1_soc_sdram:sdram\|final_project_1_soc_sdram_input_efifo_module:the_final_project_1_soc_sdram_input_efifo_module " "Elaborating entity \"final_project_1_soc_sdram_input_efifo_module\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_sdram:sdram\|final_project_1_soc_sdram_input_efifo_module:the_final_project_1_soc_sdram_input_efifo_module\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram.v" "the_final_project_1_soc_sdram_input_efifo_module" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534584256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_sdram_pll final_project_1_soc:nios_system\|final_project_1_soc_sdram_pll:sdram_pll " "Elaborating entity \"final_project_1_soc_sdram_pll\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_sdram_pll:sdram_pll\"" {  } { { "final_project_1_soc/synthesis/final_project_1_soc.v" "sdram_pll" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/final_project_1_soc.v" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534584268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_sdram_pll_stdsync_sv6 final_project_1_soc:nios_system\|final_project_1_soc_sdram_pll:sdram_pll\|final_project_1_soc_sdram_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"final_project_1_soc_sdram_pll_stdsync_sv6\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_sdram_pll:sdram_pll\|final_project_1_soc_sdram_pll_stdsync_sv6:stdsync2\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram_pll.v" "stdsync2" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram_pll.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534584278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_sdram_pll_dffpipe_l2c final_project_1_soc:nios_system\|final_project_1_soc_sdram_pll:sdram_pll\|final_project_1_soc_sdram_pll_stdsync_sv6:stdsync2\|final_project_1_soc_sdram_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"final_project_1_soc_sdram_pll_dffpipe_l2c\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_sdram_pll:sdram_pll\|final_project_1_soc_sdram_pll_stdsync_sv6:stdsync2\|final_project_1_soc_sdram_pll_dffpipe_l2c:dffpipe3\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram_pll.v" "dffpipe3" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534584278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_sdram_pll_altpll_lqa2 final_project_1_soc:nios_system\|final_project_1_soc_sdram_pll:sdram_pll\|final_project_1_soc_sdram_pll_altpll_lqa2:sd1 " "Elaborating entity \"final_project_1_soc_sdram_pll_altpll_lqa2\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_sdram_pll:sdram_pll\|final_project_1_soc_sdram_pll_altpll_lqa2:sd1\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram_pll.v" "sd1" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram_pll.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534584288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spriteRam_avl_interface final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0 " "Elaborating entity \"spriteRam_avl_interface\" for hierarchy \"final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\"" {  } { { "final_project_1_soc/synthesis/final_project_1_soc.v" "spriteram_avl_interface_0" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/final_project_1_soc.v" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534584298 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 spriteRam_avl_interface.sv(131) " "Verilog HDL assignment warning at spriteRam_avl_interface.sv(131): truncated value with size 32 to match size of target (10)" {  } { { "final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716534584308 "|final_project_1|final_project_1_soc:nios_system|spriteRam_avl_interface:spriteram_avl_interface_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 spriteRam_avl_interface.sv(132) " "Verilog HDL assignment warning at spriteRam_avl_interface.sv(132): truncated value with size 32 to match size of target (10)" {  } { { "final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716534584308 "|final_project_1|final_project_1_soc:nios_system|spriteRam_avl_interface:spriteram_avl_interface_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 spriteRam_avl_interface.sv(135) " "Verilog HDL assignment warning at spriteRam_avl_interface.sv(135): truncated value with size 32 to match size of target (16)" {  } { { "final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716534584308 "|final_project_1|final_project_1_soc:nios_system|spriteRam_avl_interface:spriteram_avl_interface_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_sysid_qsys_0 final_project_1_soc:nios_system\|final_project_1_soc_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"final_project_1_soc_sysid_qsys_0\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_sysid_qsys_0:sysid_qsys_0\"" {  } { { "final_project_1_soc/synthesis/final_project_1_soc.v" "sysid_qsys_0" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/final_project_1_soc.v" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534584388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_mm_interconnect_0 final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"final_project_1_soc_mm_interconnect_0\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "final_project_1_soc/synthesis/final_project_1_soc.v" "mm_interconnect_0" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/final_project_1_soc.v" 436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534584398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" "nios2_qsys_0_data_master_translator" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" 1127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534584728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_translator" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" 1187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534584740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" 1251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534584750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spriteram_avl_interface_0_avl_mm_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spriteram_avl_interface_0_avl_mm_slave_translator\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" "spriteram_avl_interface_0_avl_mm_slave_translator" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" 1315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534584761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" 1379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534584781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" "nios2_qsys_0_debug_mem_slave_translator" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" 1443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534584791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" "sdram_pll_pll_slave_translator" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" 1507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534584801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" "sdram_s1_translator" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" 1571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534584819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" "keycode_s1_translator" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" 1635 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534584829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534584860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_agent\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" "nios2_qsys_0_data_master_agent" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" 2164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534584876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_agent" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" 2245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534584876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" 2329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534584891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "final_project_1_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534584907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" 2370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534584923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" 2995 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534584976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" 3036 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534585045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" "onchip_memory2_0_s1_agent" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" 3995 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534585092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "final_project_1_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534585108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" "onchip_memory2_0_s1_agent_rsp_fifo" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" 4036 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534585130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_mm_interconnect_0_router final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_router:router " "Elaborating entity \"final_project_1_soc_mm_interconnect_0_router\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_router:router\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" "router" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" 4052 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534585145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_mm_interconnect_0_router_default_decode final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_router:router\|final_project_1_soc_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"final_project_1_soc_mm_interconnect_0_router_default_decode\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_router:router\|final_project_1_soc_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router.sv" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534585177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_mm_interconnect_0_router_001 final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"final_project_1_soc_mm_interconnect_0_router_001\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_router_001:router_001\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" "router_001" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" 4068 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534585177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_mm_interconnect_0_router_001_default_decode final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_router_001:router_001\|final_project_1_soc_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"final_project_1_soc_mm_interconnect_0_router_001_default_decode\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_router_001:router_001\|final_project_1_soc_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router_001.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534585192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_mm_interconnect_0_router_002 final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"final_project_1_soc_mm_interconnect_0_router_002\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_router_002:router_002\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" "router_002" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" 4084 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534585208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_mm_interconnect_0_router_002_default_decode final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_router_002:router_002\|final_project_1_soc_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"final_project_1_soc_mm_interconnect_0_router_002_default_decode\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_router_002:router_002\|final_project_1_soc_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534585208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_mm_interconnect_0_router_004 final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"final_project_1_soc_mm_interconnect_0_router_004\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_router_004:router_004\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" "router_004" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" 4116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534585230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_mm_interconnect_0_router_004_default_decode final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_router_004:router_004\|final_project_1_soc_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"final_project_1_soc_mm_interconnect_0_router_004_default_decode\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_router_004:router_004\|final_project_1_soc_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534585230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_mm_interconnect_0_router_015 final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_router_015:router_015 " "Elaborating entity \"final_project_1_soc_mm_interconnect_0_router_015\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_router_015:router_015\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" "router_015" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" 4292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534585277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_mm_interconnect_0_router_015_default_decode final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_router_015:router_015\|final_project_1_soc_mm_interconnect_0_router_015_default_decode:the_default_decode " "Elaborating entity \"final_project_1_soc_mm_interconnect_0_router_015_default_decode\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_router_015:router_015\|final_project_1_soc_mm_interconnect_0_router_015_default_decode:the_default_decode\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router_015.sv" "the_default_decode" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router_015.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534585277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" "onchip_memory2_0_s1_burst_adapter" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" 4342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534585292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "final_project_1_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534585292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_mm_interconnect_0_cmd_demux final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"final_project_1_soc_mm_interconnect_0_cmd_demux\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" "cmd_demux" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" 4437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534585308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_mm_interconnect_0_cmd_demux_001 final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"final_project_1_soc_mm_interconnect_0_cmd_demux_001\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" 4478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534585330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_mm_interconnect_0_cmd_mux final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"final_project_1_soc_mm_interconnect_0_cmd_mux\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" "cmd_mux" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" 4495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534585346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_mm_interconnect_0_cmd_mux_002 final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"final_project_1_soc_mm_interconnect_0_cmd_mux_002\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" "cmd_mux_002" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" 4535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534585346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534585361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "final_project_1_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534585361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_mm_interconnect_0_rsp_demux final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"final_project_1_soc_mm_interconnect_0_rsp_demux\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" "rsp_demux" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" 4763 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534585408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_mm_interconnect_0_rsp_demux_002 final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"final_project_1_soc_mm_interconnect_0_rsp_demux_002\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" "rsp_demux_002" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" 4803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534585424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_mm_interconnect_0_rsp_mux final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"final_project_1_soc_mm_interconnect_0_rsp_mux\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" "rsp_mux" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" 5109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534585446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_rsp_mux.sv" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534585493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "final_project_1_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534585493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_mm_interconnect_0_rsp_mux_001 final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"final_project_1_soc_mm_interconnect_0_rsp_mux_001\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" 5150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534585509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_rsp_mux_001.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534585531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "final_project_1_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534585531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" "onchip_memory2_0_s1_rsp_width_adapter" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" 5216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534585546 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "final_project_1_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716534585546 "|final_project_1|final_project_1_soc:nios_system|final_project_1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "final_project_1_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716534585546 "|final_project_1|final_project_1_soc:nios_system|final_project_1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "final_project_1_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716534585546 "|final_project_1|final_project_1_soc:nios_system|final_project_1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" "onchip_memory2_0_s1_cmd_width_adapter" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" 5282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534585578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" "crosser" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" 5316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534585609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "final_project_1_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534585609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "final_project_1_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534585631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_mm_interconnect_0_avalon_st_adapter final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"final_project_1_soc_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" 5447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534585662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|final_project_1_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"final_project_1_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|final_project_1_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534585678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_mm_interconnect_0_avalon_st_adapter_013 final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_avalon_st_adapter_013:avalon_st_adapter_013 " "Elaborating entity \"final_project_1_soc_mm_interconnect_0_avalon_st_adapter_013\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_avalon_st_adapter_013:avalon_st_adapter_013\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" "avalon_st_adapter_013" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" 5824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534585709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_mm_interconnect_0_avalon_st_adapter_013_error_adapter_0 final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_avalon_st_adapter_013:avalon_st_adapter_013\|final_project_1_soc_mm_interconnect_0_avalon_st_adapter_013_error_adapter_0:error_adapter_0 " "Elaborating entity \"final_project_1_soc_mm_interconnect_0_avalon_st_adapter_013_error_adapter_0\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_avalon_st_adapter_013:avalon_st_adapter_013\|final_project_1_soc_mm_interconnect_0_avalon_st_adapter_013_error_adapter_0:error_adapter_0\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_avalon_st_adapter_013.v" "error_adapter_0" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_avalon_st_adapter_013.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534585725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_irq_mapper final_project_1_soc:nios_system\|final_project_1_soc_irq_mapper:irq_mapper " "Elaborating entity \"final_project_1_soc_irq_mapper\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_irq_mapper:irq_mapper\"" {  } { { "final_project_1_soc/synthesis/final_project_1_soc.v" "irq_mapper" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/final_project_1_soc.v" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534585731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller final_project_1_soc:nios_system\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"final_project_1_soc:nios_system\|altera_reset_controller:rst_controller\"" {  } { { "final_project_1_soc/synthesis/final_project_1_soc.v" "rst_controller" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/final_project_1_soc.v" 506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534585731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer final_project_1_soc:nios_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"final_project_1_soc:nios_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "final_project_1_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534585747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer final_project_1_soc:nios_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"final_project_1_soc:nios_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "final_project_1_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534585747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller final_project_1_soc:nios_system\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"final_project_1_soc:nios_system\|altera_reset_controller:rst_controller_001\"" {  } { { "final_project_1_soc/synthesis/final_project_1_soc.v" "rst_controller_001" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/final_project_1_soc.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534585747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller final_project_1_soc:nios_system\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"final_project_1_soc:nios_system\|altera_reset_controller:rst_controller_002\"" {  } { { "final_project_1_soc/synthesis/final_project_1_soc.v" "rst_controller_002" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/final_project_1_soc.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534585762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_clk vga_clk:vga_clk_instance " "Elaborating entity \"vga_clk\" for hierarchy \"vga_clk:vga_clk_instance\"" {  } { { "../rtl/final_project_1.sv" "vga_clk_instance" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534585762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_clk:vga_clk_instance\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_clk:vga_clk_instance\|altpll:altpll_component\"" {  } { { "../rtl/vga_clk.v" "altpll_component" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/vga_clk.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534585832 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_clk:vga_clk_instance\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_clk:vga_clk_instance\|altpll:altpll_component\"" {  } { { "../rtl/vga_clk.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/vga_clk.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534585832 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_clk:vga_clk_instance\|altpll:altpll_component " "Instantiated megafunction \"vga_clk:vga_clk_instance\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534585832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534585832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534585832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534585832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534585832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534585832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534585832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534585832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=vga_clk " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=vga_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534585832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534585832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534585832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534585832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534585832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534585832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534585832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534585832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534585832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534585832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534585832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534585832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534585832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534585832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534585832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534585832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534585832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534585832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534585832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534585832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534585832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534585832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534585832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534585832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534585832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534585832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534585832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534585832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534585832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534585832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534585832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534585832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534585832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534585832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534585832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534585832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534585832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534585832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534585832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534585832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534585832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534585832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534585832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534585832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534585832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534585832 ""}  } { { "../rtl/vga_clk.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/vga_clk.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716534585832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/vga_clk_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/vga_clk_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_clk_altpll " "Found entity 1: vga_clk_altpll" {  } { { "db/vga_clk_altpll.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/db/vga_clk_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534585878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716534585878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_clk_altpll vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated " "Elaborating entity \"vga_clk_altpll\" for hierarchy \"vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.0_quartus/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534585894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_controller VGA_controller:vga_controller_instance " "Elaborating entity \"VGA_controller\" for hierarchy \"VGA_controller:vga_controller_instance\"" {  } { { "../rtl/final_project_1.sv" "vga_controller_instance" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534585910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "palette_rom palette_rom:palette_rom_instance " "Elaborating entity \"palette_rom\" for hierarchy \"palette_rom:palette_rom_instance\"" {  } { { "../rtl/final_project_1.sv" "palette_rom_instance" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534585910 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "216 0 255 palette_rom.sv(10) " "Verilog HDL warning at palette_rom.sv(10): number of words (216) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "../rtl/palette_rom.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/palette_rom.sv" 10 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1716534585925 "|final_project_1|palette_rom:palette_rom_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "palette.data_a 0 palette_rom.sv(7) " "Net \"palette.data_a\" at palette_rom.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/palette_rom.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/palette_rom.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716534585925 "|final_project_1|palette_rom:palette_rom_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "palette.waddr_a 0 palette_rom.sv(7) " "Net \"palette.waddr_a\" at palette_rom.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/palette_rom.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/palette_rom.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716534585925 "|final_project_1|palette_rom:palette_rom_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "palette.we_a 0 palette_rom.sv(7) " "Net \"palette.we_a\" at palette_rom.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/palette_rom.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/palette_rom.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716534585925 "|final_project_1|palette_rom:palette_rom_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem2IO Mem2IO:memory_subsystem " "Elaborating entity \"Mem2IO\" for hierarchy \"Mem2IO:memory_subsystem\"" {  } { { "../rtl/final_project_1.sv" "memory_subsystem" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534585932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate tristate:tr0 " "Elaborating entity \"tristate\" for hierarchy \"tristate:tr0\"" {  } { { "../rtl/final_project_1.sv" "tr0" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534585947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex_inst_0 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex_inst_0\"" {  } { { "../rtl/final_project_1.sv" "hex_inst_0" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534585947 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1716534587502 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.05.24.15:09:50 Progress: Loading sldbbb9a0ab/alt_sld_fab_wrapper_hw.tcl " "2024.05.24.15:09:50 Progress: Loading sldbbb9a0ab/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716534590716 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716534593853 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716534593995 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716534599817 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716534599910 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716534599991 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716534600092 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716534600117 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716534600117 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1716534600806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbbb9a0ab/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbbb9a0ab/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldbbb9a0ab/alt_sld_fab.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/db/ip/sldbbb9a0ab/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534600994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716534600994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbbb9a0ab/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbbb9a0ab/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldbbb9a0ab/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/db/ip/sldbbb9a0ab/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534601068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716534601068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbbb9a0ab/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbbb9a0ab/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldbbb9a0ab/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/db/ip/sldbbb9a0ab/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534601076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716534601076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbbb9a0ab/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbbb9a0ab/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldbbb9a0ab/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/db/ip/sldbbb9a0ab/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534601129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716534601129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbbb9a0ab/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldbbb9a0ab/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldbbb9a0ab/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/db/ip/sldbbb9a0ab/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534601200 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldbbb9a0ab/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/db/ip/sldbbb9a0ab/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534601200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716534601200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbbb9a0ab/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbbb9a0ab/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldbbb9a0ab/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/db/ip/sldbbb9a0ab/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534601268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716534601268 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "palette_rom:palette_rom_instance\|palette " "RAM logic \"palette_rom:palette_rom_instance\|palette\" is uninferred due to asynchronous read logic" {  } { { "../rtl/palette_rom.sv" "palette" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/palette_rom.sv" 7 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1716534603747 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "final_project_1_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1716534603747 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1716534603747 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/intelFPGA_lite/ECE385/final_project_1/prj/db/final_project_1.ram0_palette_rom_87939644.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/intelFPGA_lite/ECE385/final_project_1/prj/db/final_project_1.ram0_palette_rom_87939644.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1716534603747 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "../rtl/final_project_1.sv" "Mult0" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 186 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716534605289 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|Mult1\"" {  } { { "final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" "Mult1" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" 135 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716534605289 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|Mod0\"" {  } { { "final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" "Mod0" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" 131 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716534605289 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|Div0\"" {  } { { "final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" "Div0" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" 132 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716534605289 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|Mult0\"" {  } { { "final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" "Mult0" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" 132 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716534605289 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1716534605289 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "../rtl/final_project_1.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 186 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534605358 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 19 " "Parameter \"LPM_WIDTHA\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534605358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534605358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 27 " "Parameter \"LPM_WIDTHP\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534605358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 27 " "Parameter \"LPM_WIDTHR\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534605358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534605358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534605358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534605358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534605358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534605358 ""}  } { { "../rtl/final_project_1.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 186 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716534605358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_ift.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_ift.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_ift " "Found entity 1: mult_ift" {  } { { "db/mult_ift.tdf" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/db/mult_ift.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534605411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716534605411 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_mult:Mult1\"" {  } { { "final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" 135 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534605443 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_mult:Mult1 " "Instantiated megafunction \"final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534605443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534605443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534605443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534605443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534605443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534605443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534605443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534605443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534605443 ""}  } { { "final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" 135 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716534605443 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_mult:Mult1\|multcore:mult_core final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/18.0_quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" 135 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534605543 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "d:/intelfpga_lite/18.0_quartus/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" 135 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534605590 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga_lite/18.0_quartus/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" 135 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534605659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mgh " "Found entity 1: add_sub_mgh" {  } { { "db/add_sub_mgh.tdf" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/db/add_sub_mgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534605712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716534605712 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga_lite/18.0_quartus/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" 135 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534605728 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga_lite/18.0_quartus/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" 135 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534605759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qgh " "Found entity 1: add_sub_qgh" {  } { { "db/add_sub_qgh.tdf" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/db/add_sub_qgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534605813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716534605813 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_mult:Mult1\|altshift:external_latency_ffs final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/18.0_quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" 135 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534605844 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_divide:Mod0\"" {  } { { "final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" 131 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534605891 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_divide:Mod0 " "Instantiated megafunction \"final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534605891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534605891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534605891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534605891 ""}  } { { "final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" 131 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716534605891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_l9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_l9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_l9m " "Found entity 1: lpm_divide_l9m" {  } { { "db/lpm_divide_l9m.tdf" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/db/lpm_divide_l9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534605944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716534605944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534605960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716534605960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_84f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_84f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_84f " "Found entity 1: alt_u_div_84f" {  } { { "db/alt_u_div_84f.tdf" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/db/alt_u_div_84f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534605991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716534605991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534606053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716534606053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534606099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716534606099 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_divide:Div0\"" {  } { { "final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" 132 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534606131 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_divide:Div0 " "Instantiated megafunction \"final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534606131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534606131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534606131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534606131 ""}  } { { "final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" 132 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716534606131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ihm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ihm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ihm " "Found entity 1: lpm_divide_ihm" {  } { { "db/lpm_divide_ihm.tdf" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/db/lpm_divide_ihm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534606178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716534606178 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_mult:Mult0\"" {  } { { "final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" 132 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534606227 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_mult:Mult0 " "Instantiated megafunction \"final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534606227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534606227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 13 " "Parameter \"LPM_WIDTHP\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534606227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 13 " "Parameter \"LPM_WIDTHR\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534606227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534606227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534606227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534606227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534606227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716534606227 ""}  } { { "final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" 132 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716534606227 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_mult:Mult0\|multcore:mult_core final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/18.0_quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" 132 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534606247 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "d:/intelfpga_lite/18.0_quartus/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" 132 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534606267 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga_lite/18.0_quartus/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" 132 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534606287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_jgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_jgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_jgh " "Found entity 1: add_sub_jgh" {  } { { "db/add_sub_jgh.tdf" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/db/add_sub_jgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716534606337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716534606337 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_mult:Mult0\|altshift:external_latency_ffs final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/18.0_quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" 132 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534606356 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1716534607029 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "3 " "Ignored 3 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "3 " "Ignored 3 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1716534607151 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1716534607151 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram.v" 442 -1 0 } } { "final_project_1_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram.v" 356 -1 0 } } { "final_project_1_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "final_project_1_soc/synthesis/submodules/final_project_1_soc_jtag_uart_0.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_jtag_uart_0.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/intelfpga_lite/18.0_quartus/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 2878 -1 0 } } { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 3879 -1 0 } } { "final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram.v" 306 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/intelfpga_lite/18.0_quartus/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "final_project_1_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 3501 -1 0 } } { "final_project_1_soc/synthesis/submodules/final_project_1_soc_jtag_uart_0.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_jtag_uart_0.v" 398 -1 0 } } { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 2099 -1 0 } } { "final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram_pll.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram_pll.v" 266 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/intelfpga_lite/18.0_quartus/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "final_project_1_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1716534607183 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1716534607183 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "../rtl/final_project_1.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716534608802 "|final_project_1|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "../rtl/final_project_1.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716534608802 "|final_project_1|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "../rtl/final_project_1.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716534608802 "|final_project_1|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "../rtl/final_project_1.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716534608802 "|final_project_1|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "../rtl/final_project_1.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716534608802 "|final_project_1|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "../rtl/final_project_1.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716534608802 "|final_project_1|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "../rtl/final_project_1.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716534608802 "|final_project_1|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "../rtl/final_project_1.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716534608802 "|final_project_1|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "../rtl/final_project_1.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716534608802 "|final_project_1|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "../rtl/final_project_1.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716534608802 "|final_project_1|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "../rtl/final_project_1.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716534608802 "|final_project_1|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "../rtl/final_project_1.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716534608802 "|final_project_1|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "../rtl/final_project_1.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716534608802 "|final_project_1|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "../rtl/final_project_1.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716534608802 "|final_project_1|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "CE GND " "Pin \"CE\" is stuck at GND" {  } { { "../rtl/final_project_1.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716534608802 "|final_project_1|CE"} { "Warning" "WMLS_MLS_STUCK_PIN" "UB GND " "Pin \"UB\" is stuck at GND" {  } { { "../rtl/final_project_1.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716534608802 "|final_project_1|UB"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB GND " "Pin \"LB\" is stuck at GND" {  } { { "../rtl/final_project_1.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716534608802 "|final_project_1|LB"} { "Warning" "WMLS_MLS_STUCK_PIN" "OE GND " "Pin \"OE\" is stuck at GND" {  } { { "../rtl/final_project_1.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716534608802 "|final_project_1|OE"} { "Warning" "WMLS_MLS_STUCK_PIN" "WE VCC " "Pin \"WE\" is stuck at VCC" {  } { { "../rtl/final_project_1.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716534608802 "|final_project_1|WE"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[19\] GND " "Pin \"SRAM_ADDR\[19\]\" is stuck at GND" {  } { { "../rtl/final_project_1.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716534608802 "|final_project_1|SRAM_ADDR[19]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1716534608802 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534609074 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "221 " "221 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1716534611593 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/intelfpga_lite/18.0_quartus/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1716534611740 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1716534611740 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534611878 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE2_115_Default 27 " "Ignored 27 assignments for entity \"DE2_115_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716534612285 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716534612285 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716534612285 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE2_115_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716534612285 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716534612285 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716534612285 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716534612285 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716534612285 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716534612285 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716534612285 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716534612285 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716534612285 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716534612285 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716534612285 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716534612285 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716534612285 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716534612285 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716534612285 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716534612285 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716534612285 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716534612285 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716534612285 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716534612285 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716534612285 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716534612285 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716534612285 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716534612285 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1716534612285 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1.map.smsg " "Generated suppressed messages file D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716534612736 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1716534615509 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716534615509 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "../rtl/final_project_1.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716534615936 "|final_project_1|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "../rtl/final_project_1.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716534615936 "|final_project_1|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "../rtl/final_project_1.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716534615936 "|final_project_1|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT " "No output dependent on input pin \"OTG_INT\"" {  } { { "../rtl/final_project_1.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716534615936 "|final_project_1|OTG_INT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1716534615936 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5993 " "Implemented 5993 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1716534615936 ""} { "Info" "ICUT_CUT_TM_OPINS" "100 " "Implemented 100 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1716534615936 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "64 " "Implemented 64 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1716534615936 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5574 " "Implemented 5574 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1716534615936 ""} { "Info" "ICUT_CUT_TM_RAMS" "240 " "Implemented 240 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1716534615936 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1716534615936 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "3 " "Implemented 3 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1716534615936 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1716534615936 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 81 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 81 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5037 " "Peak virtual memory: 5037 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716534616020 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 24 15:10:16 2024 " "Processing ended: Fri May 24 15:10:16 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716534616020 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:44 " "Elapsed time: 00:00:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716534616020 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:10 " "Total CPU time (on all processors): 00:01:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716534616020 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716534616020 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1716534617366 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716534617366 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 24 15:10:16 2024 " "Processing started: Fri May 24 15:10:16 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716534617366 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1716534617366 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off final_project_1 -c final_project_1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off final_project_1 -c final_project_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1716534617366 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1716534617482 ""}
{ "Info" "0" "" "Project  = final_project_1" {  } {  } 0 0 "Project  = final_project_1" 0 0 "Fitter" 0 0 1716534617482 ""}
{ "Info" "0" "" "Revision = final_project_1" {  } {  } 0 0 "Revision = final_project_1" 0 0 "Fitter" 0 0 1716534617482 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1716534617636 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1716534617636 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "final_project_1 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"final_project_1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1716534617667 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1716534617720 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1716534617720 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/vga_clk_altpll.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/db/vga_clk_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/intelFPGA_lite/ECE385/final_project_1/prj/" { { 0 { 0 ""} 0 990 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1716534617767 ""}  } { { "db/vga_clk_altpll.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/db/vga_clk_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/intelFPGA_lite/ECE385/final_project_1/prj/" { { 0 { 0 ""} 0 990 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1716534617767 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "final_project_1_soc:nios_system\|final_project_1_soc_sdram_pll:sdram_pll\|final_project_1_soc_sdram_pll_altpll_lqa2:sd1\|pll7 Cyclone IV E PLL " "Implemented PLL \"final_project_1_soc:nios_system\|final_project_1_soc_sdram_pll:sdram_pll\|final_project_1_soc_sdram_pll_altpll_lqa2:sd1\|pll7\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "final_project_1_soc:nios_system\|final_project_1_soc_sdram_pll:sdram_pll\|final_project_1_soc_sdram_pll_altpll_lqa2:sd1\|wire_pll7_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for final_project_1_soc:nios_system\|final_project_1_soc_sdram_pll:sdram_pll\|final_project_1_soc_sdram_pll_altpll_lqa2:sd1\|wire_pll7_clk\[0\] port" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram_pll.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram_pll.v" 150 -1 0 } } { "" "" { Generic "D:/intelFPGA_lite/ECE385/final_project_1/prj/" { { 0 { 0 ""} 0 2120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1716534617767 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "final_project_1_soc:nios_system\|final_project_1_soc_sdram_pll:sdram_pll\|final_project_1_soc_sdram_pll_altpll_lqa2:sd1\|wire_pll7_clk\[1\] 1 1 -54 -3000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -54 degrees (-3000 ps) for final_project_1_soc:nios_system\|final_project_1_soc_sdram_pll:sdram_pll\|final_project_1_soc_sdram_pll_altpll_lqa2:sd1\|wire_pll7_clk\[1\] port" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram_pll.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram_pll.v" 150 -1 0 } } { "" "" { Generic "D:/intelFPGA_lite/ECE385/final_project_1/prj/" { { 0 { 0 ""} 0 2121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1716534617767 ""}  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram_pll.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram_pll.v" 150 -1 0 } } { "" "" { Generic "D:/intelFPGA_lite/ECE385/final_project_1/prj/" { { 0 { 0 ""} 0 2120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1716534617767 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|final_project_1_soc_onchip_memory2_0:sprite_rom_inst\|altsyncram:the_altsyncram\|altsyncram_dii1:auto_generated\|ram_block1a50 " "Atom \"final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|final_project_1_soc_onchip_memory2_0:sprite_rom_inst\|altsyncram:the_altsyncram\|altsyncram_dii1:auto_generated\|ram_block1a50\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1716534617783 "|final_project_1|final_project_1_soc:nios_system|spriteRam_avl_interface:spriteram_avl_interface_0|final_project_1_soc_onchip_memory2_0:sprite_rom_inst|altsyncram:the_altsyncram|altsyncram_dii1:auto_generated|ram_block1a50"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1716534617783 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1716534618037 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1716534618037 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1716534618393 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1716534618393 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1716534618393 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1716534618393 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1716534618393 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1716534618393 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1716534618393 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1716534618393 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1716534618393 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1716534618393 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0_quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/ECE385/final_project_1/prj/" { { 0 { 0 ""} 0 14703 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1716534618408 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0_quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/ECE385/final_project_1/prj/" { { 0 { 0 ""} 0 14705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1716534618408 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0_quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/ECE385/final_project_1/prj/" { { 0 { 0 ""} 0 14707 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1716534618408 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0_quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/ECE385/final_project_1/prj/" { { 0 { 0 ""} 0 14709 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1716534618408 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0_quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/ECE385/final_project_1/prj/" { { 0 { 0 ""} 0 14711 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1716534618408 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1716534618408 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1716534618424 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1716534619071 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_WARNING" "final_project_1_soc:nios_system\|final_project_1_soc_sdram_pll:sdram_pll\|final_project_1_soc_sdram_pll_altpll_lqa2:sd1\|pll7 vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 " "The input ports of the PLL final_project_1_soc:nios_system\|final_project_1_soc_sdram_pll:sdram_pll\|final_project_1_soc_sdram_pll_altpll_lqa2:sd1\|pll7 and the PLL vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 are mismatched, preventing the PLLs to be merged" { { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "final_project_1_soc:nios_system\|final_project_1_soc_sdram_pll:sdram_pll\|final_project_1_soc_sdram_pll_altpll_lqa2:sd1\|pll7 vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 ARESET " "PLL final_project_1_soc:nios_system\|final_project_1_soc_sdram_pll:sdram_pll\|final_project_1_soc_sdram_pll_altpll_lqa2:sd1\|pll7 and PLL vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 have different input signals for input port ARESET" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram_pll.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/ECE385/final_project_1/prj/" { { 0 { 0 ""} 0 2120 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 990 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/vga_clk_altpll.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/db/vga_clk_altpll.v" 77 -1 0 } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "Design Software" 0 -1 1716534619810 ""}  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram_pll.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/ECE385/final_project_1/prj/" { { 0 { 0 ""} 0 2120 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 990 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/vga_clk_altpll.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/db/vga_clk_altpll.v" 77 -1 0 } }  } 0 176125 "The input ports of the PLL %1!s! and the PLL %2!s! are mismatched, preventing the PLLs to be merged" 0 0 "Fitter" 0 -1 1716534619810 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_FED_BY_REMOTE_CLOCK_PIN_NOT_COMPENSATED" "vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 0 Pin_Y2 " "PLL \"vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated because it is fed by a remote clock pin \"Pin_Y2\"" {  } { { "../rtl/final_project_1.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 122 0 0 } } { "db/vga_clk_altpll.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/db/vga_clk_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/ECE385/final_project_1/prj/" { { 0 { 0 ""} 0 990 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 176598 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated because it is fed by a remote clock pin \"%3!s!\"" 0 0 "Fitter" 0 -1 1716534619826 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1716534620412 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1716534620412 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1716534620412 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1716534620412 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1716534620412 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1716534620412 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1716534620412 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1716534620412 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1716534620412 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1716534620412 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1716534620412 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1716534620412 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1716534620412 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1716534620412 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1716534620412 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1716534620412 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1716534620412 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1716534620412 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1716534620412 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1716534620412 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1716534620412 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1716534620412 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1716534620412 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1716534620412 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1716534620412 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1716534620412 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1716534620412 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1716534620412 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1716534620412 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1716534620412 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1716534620412 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1716534620412 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1716534620412 ""}
{ "Info" "ISTA_SDC_FOUND" "final_project_1_soc/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'final_project_1_soc/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1716534620465 ""}
{ "Info" "ISTA_SDC_FOUND" "final_project_1_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'final_project_1_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1716534620465 ""}
{ "Info" "ISTA_SDC_FOUND" "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.sdc " "Reading SDC File: 'final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1716534620481 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_controller:vga_controller_instance\|VGA_BLANK_N CLOCK_50 " "Register VGA_controller:vga_controller_instance\|VGA_BLANK_N is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1716534620512 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1716534620512 "|final_project_1|CLOCK_50"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1716534620567 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1716534620567 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1716534620567 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1716534620567 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1716534620567 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1716534620567 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1716534620567 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1716534620567 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1716534620567 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1716534620567 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1716534620567 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1716534620567 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1716534620567 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1716534620939 ""}  } { { "../rtl/final_project_1.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/ECE385/final_project_1/prj/" { { 0 { 0 ""} 0 14687 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1716534620939 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "final_project_1_soc:nios_system\|final_project_1_soc_sdram_pll:sdram_pll\|final_project_1_soc_sdram_pll_altpll_lqa2:sd1\|wire_pll7_clk\[0\] (placed in counter C1 of PLL_1) " "Automatically promoted node final_project_1_soc:nios_system\|final_project_1_soc_sdram_pll:sdram_pll\|final_project_1_soc_sdram_pll_altpll_lqa2:sd1\|wire_pll7_clk\[0\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1716534620939 ""}  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram_pll.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/ECE385/final_project_1/prj/" { { 0 { 0 ""} 0 2120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1716534620939 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "final_project_1_soc:nios_system\|final_project_1_soc_sdram_pll:sdram_pll\|final_project_1_soc_sdram_pll_altpll_lqa2:sd1\|wire_pll7_clk\[1\] (placed in counter C0 of PLL_1) " "Automatically promoted node final_project_1_soc:nios_system\|final_project_1_soc_sdram_pll:sdram_pll\|final_project_1_soc_sdram_pll_altpll_lqa2:sd1\|wire_pll7_clk\[1\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1716534620939 ""}  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram_pll.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/ECE385/final_project_1/prj/" { { 0 { 0 ""} 0 2120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1716534620939 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3) " "Automatically promoted node vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1716534620939 ""}  } { { "db/vga_clk_altpll.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/db/vga_clk_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/ECE385/final_project_1/prj/" { { 0 { 0 ""} 0 990 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1716534620939 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1716534620939 ""}  } { { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/ECE385/final_project_1/prj/" { { 0 { 0 ""} 0 14076 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1716534620939 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "final_project_1_soc:nios_system\|altera_reset_controller:rst_controller_001\|r_sync_rst  " "Automatically promoted node final_project_1_soc:nios_system\|altera_reset_controller:rst_controller_001\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1716534620939 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|W_rf_wren " "Destination node final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|W_rf_wren" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 3452 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/ECE385/final_project_1/prj/" { { 0 { 0 ""} 0 3931 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1716534620939 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_project_1_soc:nios_system\|altera_reset_controller:rst_controller_001\|WideOr0~0 " "Destination node final_project_1_soc:nios_system\|altera_reset_controller:rst_controller_001\|WideOr0~0" {  } { { "final_project_1_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/ECE385/final_project_1/prj/" { { 0 { 0 ""} 0 6676 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1716534620939 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "d:/intelfpga_lite/18.0_quartus/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/ECE385/final_project_1/prj/" { { 0 { 0 ""} 0 3152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1716534620939 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1716534620939 ""}  } { { "final_project_1_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/ECE385/final_project_1/prj/" { { 0 { 0 ""} 0 1020 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1716534620939 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "final_project_1_soc:nios_system\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node final_project_1_soc:nios_system\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1716534620939 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_project_1_soc:nios_system\|final_project_1_soc_sdram:sdram\|active_rnw~2 " "Destination node final_project_1_soc:nios_system\|final_project_1_soc_sdram:sdram\|active_rnw~2" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram.v" 215 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/ECE385/final_project_1/prj/" { { 0 { 0 ""} 0 6569 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1716534620939 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_project_1_soc:nios_system\|final_project_1_soc_sdram:sdram\|active_cs_n~0 " "Destination node final_project_1_soc:nios_system\|final_project_1_soc_sdram:sdram\|active_cs_n~0" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/ECE385/final_project_1/prj/" { { 0 { 0 ""} 0 6581 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1716534620939 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_project_1_soc:nios_system\|final_project_1_soc_sdram:sdram\|active_cs_n~1 " "Destination node final_project_1_soc:nios_system\|final_project_1_soc_sdram:sdram\|active_cs_n~1" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/ECE385/final_project_1/prj/" { { 0 { 0 ""} 0 6582 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1716534620939 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_project_1_soc:nios_system\|final_project_1_soc_sdram:sdram\|i_refs\[0\] " "Destination node final_project_1_soc:nios_system\|final_project_1_soc_sdram:sdram\|i_refs\[0\]" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/ECE385/final_project_1/prj/" { { 0 { 0 ""} 0 2390 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1716534620939 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_project_1_soc:nios_system\|final_project_1_soc_sdram:sdram\|i_refs\[2\] " "Destination node final_project_1_soc:nios_system\|final_project_1_soc_sdram:sdram\|i_refs\[2\]" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/ECE385/final_project_1/prj/" { { 0 { 0 ""} 0 2388 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1716534620939 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_project_1_soc:nios_system\|final_project_1_soc_sdram:sdram\|i_refs\[1\] " "Destination node final_project_1_soc:nios_system\|final_project_1_soc_sdram:sdram\|i_refs\[1\]" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/ECE385/final_project_1/prj/" { { 0 { 0 ""} 0 2389 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1716534620939 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1716534620939 ""}  } { { "final_project_1_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/ECE385/final_project_1/prj/" { { 0 { 0 ""} 0 4295 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1716534620939 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "final_project_1_soc:nios_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node final_project_1_soc:nios_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1716534620939 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|LOCAL_REG\[0\]\[13\]~0 " "Destination node final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|LOCAL_REG\[0\]\[13\]~0" {  } { { "final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" 47 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/ECE385/final_project_1/prj/" { { 0 { 0 ""} 0 6328 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1716534620939 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|LOCAL_REG\[0\]\[13\]~4 " "Destination node final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|LOCAL_REG\[0\]\[13\]~4" {  } { { "final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" 47 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/ECE385/final_project_1/prj/" { { 0 { 0 ""} 0 6336 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1716534620939 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|LOCAL_REG\[0\]\[0\]~5 " "Destination node final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|LOCAL_REG\[0\]\[0\]~5" {  } { { "final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" 47 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/ECE385/final_project_1/prj/" { { 0 { 0 ""} 0 6351 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1716534620939 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|LOCAL_REG\[0\]\[0\]~9 " "Destination node final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|LOCAL_REG\[0\]\[0\]~9" {  } { { "final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" 47 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/ECE385/final_project_1/prj/" { { 0 { 0 ""} 0 6355 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1716534620939 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|LOCAL_REG\[0\]\[23\]~10 " "Destination node final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|LOCAL_REG\[0\]\[23\]~10" {  } { { "final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" 47 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/ECE385/final_project_1/prj/" { { 0 { 0 ""} 0 8072 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1716534620939 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|LOCAL_REG\[5\]\[16\]~14 " "Destination node final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|LOCAL_REG\[5\]\[16\]~14" {  } { { "final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" 47 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/ECE385/final_project_1/prj/" { { 0 { 0 ""} 0 8078 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1716534620939 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|LOCAL_REG\[6\]\[21\]~15 " "Destination node final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|LOCAL_REG\[6\]\[21\]~15" {  } { { "final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" 47 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/ECE385/final_project_1/prj/" { { 0 { 0 ""} 0 8085 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1716534620939 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|LOCAL_REG\[4\]\[20\]~16 " "Destination node final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|LOCAL_REG\[4\]\[20\]~16" {  } { { "final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" 47 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/ECE385/final_project_1/prj/" { { 0 { 0 ""} 0 8089 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1716534620939 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|LOCAL_REG\[7\]\[18\]~17 " "Destination node final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|LOCAL_REG\[7\]\[18\]~17" {  } { { "final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" 47 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/ECE385/final_project_1/prj/" { { 0 { 0 ""} 0 8091 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1716534620939 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|LOCAL_REG\[2\]\[17\]~18 " "Destination node final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|LOCAL_REG\[2\]\[17\]~18" {  } { { "final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" 47 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/ECE385/final_project_1/prj/" { { 0 { 0 ""} 0 8093 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1716534620939 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1716534620939 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1716534620939 ""}  } { { "final_project_1_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/ECE385/final_project_1/prj/" { { 0 { 0 ""} 0 1027 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1716534620939 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_debug\|resetrequest  " "Automatically promoted node final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1716534620939 ""}  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 186 -1 0 } } { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_debug\|resetrequest" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/ECE385/final_project_1/prj/" { { 0 { 0 ""} 0 3157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1716534620939 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "final_project_1_soc:nios_system\|final_project_1_soc_sdram_pll:sdram_pll\|prev_reset  " "Automatically promoted node final_project_1_soc:nios_system\|final_project_1_soc_sdram_pll:sdram_pll\|prev_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1716534620939 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_project_1_soc:nios_system\|final_project_1_soc_sdram_pll:sdram_pll\|readdata\[0\]~1 " "Destination node final_project_1_soc:nios_system\|final_project_1_soc_sdram_pll:sdram_pll\|readdata\[0\]~1" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram_pll.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram_pll.v" 252 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/ECE385/final_project_1/prj/" { { 0 { 0 ""} 0 8193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1716534620939 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1716534620939 ""}  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram_pll.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram_pll.v" 268 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/ECE385/final_project_1/prj/" { { 0 { 0 ""} 0 2151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1716534620939 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1716534621600 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1716534621609 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1716534621609 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1716534621609 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1716534621640 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1716534621640 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1716534621640 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1716534621640 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1716534621640 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1716534621640 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1716534621640 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1716534621640 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1716534621640 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[31\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[31\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1716534621640 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[30\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[30\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1716534621640 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1716534621640 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[29\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[29\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1716534621640 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[28\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[28\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1716534621640 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[27\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[27\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1716534621640 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[26\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[26\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1716534621640 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[25\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[25\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1716534621640 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[24\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[24\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1716534621640 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[23\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[23\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1716534621640 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[22\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[22\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1716534621640 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[21\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[21\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1716534621640 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[20\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[20\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1716534621640 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1716534621640 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[19\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[19\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1716534621640 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[18\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[18\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1716534621640 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[17\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[17\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1716534621640 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[16\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[16\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1716534621640 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1716534621640 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1716534621640 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1716534621640 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1716534621640 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1716534621640 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1716534621640 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1716534621640 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1716534621640 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1716534621640 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1716534621640 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1716534621640 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1716534621640 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1716534621656 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1716534622226 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1716534622226 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 I/O Input Buffer " "Packed 32 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1716534622226 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "87 I/O Output Buffer " "Packed 87 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1716534622226 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "66 " "Created 66 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1716534622226 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1716534622226 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 clk\[0\] VGA_CLK~output " "PLL \"vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"VGA_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/vga_clk_altpll.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/db/vga_clk_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "d:/intelfpga_lite/18.0_quartus/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../rtl/vga_clk.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/vga_clk.v" 90 0 0 } } { "../rtl/final_project_1.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 122 0 0 } } { "../rtl/final_project_1.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 19 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1716534622373 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SCLK " "Node \"EEP_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SDAT " "Node \"EEP_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_GTX_CLK " "Node \"ENET0_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_INT_N " "Node \"ENET0_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_LINK100 " "Node \"ENET0_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDC " "Node \"ENET0_MDC\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDIO " "Node \"ENET0_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RST_N " "Node \"ENET0_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CLK " "Node \"ENET0_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_COL " "Node \"ENET0_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CRS " "Node \"ENET0_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[0\] " "Node \"ENET0_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[1\] " "Node \"ENET0_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[2\] " "Node \"ENET0_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[3\] " "Node \"ENET0_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DV " "Node \"ENET0_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_ER " "Node \"ENET0_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_CLK " "Node \"ENET0_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[0\] " "Node \"ENET0_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[1\] " "Node \"ENET0_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[2\] " "Node \"ENET0_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[3\] " "Node \"ENET0_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_EN " "Node \"ENET0_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_ER " "Node \"ENET0_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_GTX_CLK " "Node \"ENET1_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_INT_N " "Node \"ENET1_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_LINK100 " "Node \"ENET1_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDC " "Node \"ENET1_MDC\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDIO " "Node \"ENET1_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RST_N " "Node \"ENET1_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CLK " "Node \"ENET1_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_COL " "Node \"ENET1_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CRS " "Node \"ENET1_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[0\] " "Node \"ENET1_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[1\] " "Node \"ENET1_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[2\] " "Node \"ENET1_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[3\] " "Node \"ENET1_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DV " "Node \"ENET1_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_ER " "Node \"ENET1_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_CLK " "Node \"ENET1_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[0\] " "Node \"ENET1_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[1\] " "Node \"ENET1_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[2\] " "Node \"ENET1_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[3\] " "Node \"ENET1_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_EN " "Node \"ENET1_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_ER " "Node \"ENET1_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENETCLK_25 " "Node \"ENETCLK_25\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENETCLK_25" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[0\] " "Node \"EX_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[1\] " "Node \"EX_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[2\] " "Node \"EX_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[3\] " "Node \"EX_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[4\] " "Node \"EX_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[5\] " "Node \"EX_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[6\] " "Node \"EX_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[22\] " "Node \"FL_ADDR\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RST_N " "Node \"FL_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RY " "Node \"FL_RY\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WP_N " "Node \"FL_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[0\] " "Node \"GPIO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[10\] " "Node \"GPIO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[11\] " "Node \"GPIO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[12\] " "Node \"GPIO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[13\] " "Node \"GPIO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[14\] " "Node \"GPIO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[15\] " "Node \"GPIO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[16\] " "Node \"GPIO\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[17\] " "Node \"GPIO\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[18\] " "Node \"GPIO\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[19\] " "Node \"GPIO\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[1\] " "Node \"GPIO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[20\] " "Node \"GPIO\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[21\] " "Node \"GPIO\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[22\] " "Node \"GPIO\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[23\] " "Node \"GPIO\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[24\] " "Node \"GPIO\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[25\] " "Node \"GPIO\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[26\] " "Node \"GPIO\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[27\] " "Node \"GPIO\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[28\] " "Node \"GPIO\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[29\] " "Node \"GPIO\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[2\] " "Node \"GPIO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[30\] " "Node \"GPIO\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[31\] " "Node \"GPIO\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[32\] " "Node \"GPIO\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[33\] " "Node \"GPIO\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[34\] " "Node \"GPIO\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[35\] " "Node \"GPIO\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[3\] " "Node \"GPIO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[4\] " "Node \"GPIO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[5\] " "Node \"GPIO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[6\] " "Node \"GPIO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[7\] " "Node \"GPIO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[8\] " "Node \"GPIO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[9\] " "Node \"GPIO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[0\] " "Node \"HEX6\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[1\] " "Node \"HEX6\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[2\] " "Node \"HEX6\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[3\] " "Node \"HEX6\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[4\] " "Node \"HEX6\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[5\] " "Node \"HEX6\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[6\] " "Node \"HEX6\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[0\] " "Node \"HEX7\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[1\] " "Node \"HEX7\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[2\] " "Node \"HEX7\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[3\] " "Node \"HEX7\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[4\] " "Node \"HEX7\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[5\] " "Node \"HEX7\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[6\] " "Node \"HEX7\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN0 " "Node \"HSMC_CLKIN0\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N1 " "Node \"HSMC_CLKIN_N1\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N2 " "Node \"HSMC_CLKIN_N2\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P1 " "Node \"HSMC_CLKIN_P1\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P2 " "Node \"HSMC_CLKIN_P2\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT0 " "Node \"HSMC_CLKOUT0\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N1 " "Node \"HSMC_CLKOUT_N1\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N2 " "Node \"HSMC_CLKOUT_N2\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P1 " "Node \"HSMC_CLKOUT_P1\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P2 " "Node \"HSMC_CLKOUT_P2\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[0\] " "Node \"HSMC_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[1\] " "Node \"HSMC_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[2\] " "Node \"HSMC_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[3\] " "Node \"HSMC_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Node \"HSMC_RX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Node \"HSMC_RX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Node \"HSMC_RX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Node \"HSMC_RX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Node \"HSMC_RX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Node \"HSMC_RX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Node \"HSMC_RX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Node \"HSMC_RX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Node \"HSMC_RX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Node \"HSMC_RX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Node \"HSMC_RX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Node \"HSMC_RX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Node \"HSMC_RX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Node \"HSMC_RX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Node \"HSMC_RX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Node \"HSMC_RX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Node \"HSMC_RX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[0\] " "Node \"HSMC_RX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[10\] " "Node \"HSMC_RX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[11\] " "Node \"HSMC_RX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[12\] " "Node \"HSMC_RX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[13\] " "Node \"HSMC_RX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[14\] " "Node \"HSMC_RX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[15\] " "Node \"HSMC_RX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[16\] " "Node \"HSMC_RX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[1\] " "Node \"HSMC_RX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[2\] " "Node \"HSMC_RX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[3\] " "Node \"HSMC_RX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[4\] " "Node \"HSMC_RX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[5\] " "Node \"HSMC_RX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[6\] " "Node \"HSMC_RX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[7\] " "Node \"HSMC_RX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[8\] " "Node \"HSMC_RX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[9\] " "Node \"HSMC_RX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Node \"HSMC_TX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Node \"HSMC_TX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Node \"HSMC_TX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Node \"HSMC_TX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Node \"HSMC_TX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Node \"HSMC_TX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Node \"HSMC_TX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Node \"HSMC_TX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Node \"HSMC_TX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Node \"HSMC_TX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Node \"HSMC_TX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Node \"HSMC_TX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Node \"HSMC_TX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Node \"HSMC_TX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Node \"HSMC_TX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Node \"HSMC_TX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Node \"HSMC_TX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[0\] " "Node \"HSMC_TX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[10\] " "Node \"HSMC_TX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[11\] " "Node \"HSMC_TX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[12\] " "Node \"HSMC_TX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[13\] " "Node \"HSMC_TX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[14\] " "Node \"HSMC_TX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[15\] " "Node \"HSMC_TX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[16\] " "Node \"HSMC_TX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[1\] " "Node \"HSMC_TX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[2\] " "Node \"HSMC_TX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[3\] " "Node \"HSMC_TX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[4\] " "Node \"HSMC_TX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[5\] " "Node \"HSMC_TX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[6\] " "Node \"HSMC_TX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[7\] " "Node \"HSMC_TX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[8\] " "Node \"HSMC_TX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[9\] " "Node \"HSMC_TX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BLON " "Node \"LCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[0\] " "Node \"LCD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[1\] " "Node \"LCD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[2\] " "Node \"LCD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[3\] " "Node \"LCD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[4\] " "Node \"LCD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[5\] " "Node \"LCD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[6\] " "Node \"LCD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[7\] " "Node \"LCD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_EN " "Node \"LCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_ON " "Node \"LCD_ON\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RS " "Node \"LCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RW " "Node \"LCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[0\] " "Node \"LEDG\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[1\] " "Node \"LEDG\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[2\] " "Node \"LEDG\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[3\] " "Node \"LEDG\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[4\] " "Node \"LEDG\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[5\] " "Node \"LEDG\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[6\] " "Node \"LEDG\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[7\] " "Node \"LEDG\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[8\] " "Node \"LEDG\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[0\] " "Node \"LEDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[10\] " "Node \"LEDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[11\] " "Node \"LEDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[12\] " "Node \"LEDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[13\] " "Node \"LEDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[14\] " "Node \"LEDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[15\] " "Node \"LEDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[16\] " "Node \"LEDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[17\] " "Node \"LEDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[1\] " "Node \"LEDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[2\] " "Node \"LEDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[5\] " "Node \"LEDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[6\] " "Node \"LEDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[7\] " "Node \"LEDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[0\] " "Node \"OTG_DREQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[0\] " "Node \"SD_DAT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[1\] " "Node \"SD_DAT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[2\] " "Node \"SD_DAT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[3\] " "Node \"SD_DAT\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKIN " "Node \"SMA_CLKIN\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKOUT " "Node \"SMA_CLKOUT\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[10\] " "Node \"SW\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[11\] " "Node \"SW\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[12\] " "Node \"SW\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[13\] " "Node \"SW\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[14\] " "Node \"SW\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[15\] " "Node \"SW\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[16\] " "Node \"SW\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[17\] " "Node \"SW\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_CTS " "Node \"UART_CTS\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RTS " "Node \"UART_RTS\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716534623044 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1716534623044 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716534623054 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1716534623074 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1716534624835 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716534625352 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1716534625415 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1716534630980 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716534630980 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1716534631827 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "30 X23_Y24 X33_Y36 " "Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X23_Y24 to location X33_Y36" {  } { { "loc" "" { Generic "D:/intelFPGA_lite/ECE385/final_project_1/prj/" { { 1 { 0 "Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X23_Y24 to location X33_Y36"} { { 12 { 0 ""} 23 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1716534634872 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1716534634872 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1716534635572 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1716534635572 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1716534635572 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716534635572 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.49 " "Total time spent on timing analysis during the Fitter is 0.49 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1716534635773 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1716534635819 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1716534636274 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1716534636290 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1716534636753 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716534637776 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1716534638815 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "16 " "Following 16 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[0\] a permanently disabled " "Pin SRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0_quartus/quartus/bin64/pin_planner.ppl" { SRAM_DQ[0] } } } { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "../rtl/final_project_1.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/ECE385/final_project_1/prj/" { { 0 { 0 ""} 0 449 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1716534638874 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[1\] a permanently disabled " "Pin SRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0_quartus/quartus/bin64/pin_planner.ppl" { SRAM_DQ[1] } } } { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "../rtl/final_project_1.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/ECE385/final_project_1/prj/" { { 0 { 0 ""} 0 450 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1716534638874 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[2\] a permanently disabled " "Pin SRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0_quartus/quartus/bin64/pin_planner.ppl" { SRAM_DQ[2] } } } { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "../rtl/final_project_1.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/ECE385/final_project_1/prj/" { { 0 { 0 ""} 0 451 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1716534638874 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[3\] a permanently disabled " "Pin SRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0_quartus/quartus/bin64/pin_planner.ppl" { SRAM_DQ[3] } } } { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "../rtl/final_project_1.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/ECE385/final_project_1/prj/" { { 0 { 0 ""} 0 452 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1716534638874 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[4\] a permanently disabled " "Pin SRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0_quartus/quartus/bin64/pin_planner.ppl" { SRAM_DQ[4] } } } { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "../rtl/final_project_1.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/ECE385/final_project_1/prj/" { { 0 { 0 ""} 0 453 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1716534638874 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[5\] a permanently disabled " "Pin SRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0_quartus/quartus/bin64/pin_planner.ppl" { SRAM_DQ[5] } } } { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "../rtl/final_project_1.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/ECE385/final_project_1/prj/" { { 0 { 0 ""} 0 454 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1716534638874 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[6\] a permanently disabled " "Pin SRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0_quartus/quartus/bin64/pin_planner.ppl" { SRAM_DQ[6] } } } { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "../rtl/final_project_1.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/ECE385/final_project_1/prj/" { { 0 { 0 ""} 0 455 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1716534638874 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[7\] a permanently disabled " "Pin SRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0_quartus/quartus/bin64/pin_planner.ppl" { SRAM_DQ[7] } } } { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "../rtl/final_project_1.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/ECE385/final_project_1/prj/" { { 0 { 0 ""} 0 456 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1716534638874 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[8\] a permanently disabled " "Pin SRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0_quartus/quartus/bin64/pin_planner.ppl" { SRAM_DQ[8] } } } { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "../rtl/final_project_1.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/ECE385/final_project_1/prj/" { { 0 { 0 ""} 0 457 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1716534638874 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[9\] a permanently disabled " "Pin SRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0_quartus/quartus/bin64/pin_planner.ppl" { SRAM_DQ[9] } } } { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "../rtl/final_project_1.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/ECE385/final_project_1/prj/" { { 0 { 0 ""} 0 458 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1716534638874 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[10\] a permanently disabled " "Pin SRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0_quartus/quartus/bin64/pin_planner.ppl" { SRAM_DQ[10] } } } { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "../rtl/final_project_1.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/ECE385/final_project_1/prj/" { { 0 { 0 ""} 0 459 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1716534638874 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[11\] a permanently disabled " "Pin SRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0_quartus/quartus/bin64/pin_planner.ppl" { SRAM_DQ[11] } } } { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "../rtl/final_project_1.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/ECE385/final_project_1/prj/" { { 0 { 0 ""} 0 460 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1716534638874 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[12\] a permanently disabled " "Pin SRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0_quartus/quartus/bin64/pin_planner.ppl" { SRAM_DQ[12] } } } { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "../rtl/final_project_1.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/ECE385/final_project_1/prj/" { { 0 { 0 ""} 0 461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1716534638874 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[13\] a permanently disabled " "Pin SRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0_quartus/quartus/bin64/pin_planner.ppl" { SRAM_DQ[13] } } } { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "../rtl/final_project_1.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/ECE385/final_project_1/prj/" { { 0 { 0 ""} 0 462 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1716534638874 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[14\] a permanently disabled " "Pin SRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0_quartus/quartus/bin64/pin_planner.ppl" { SRAM_DQ[14] } } } { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "../rtl/final_project_1.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/ECE385/final_project_1/prj/" { { 0 { 0 ""} 0 463 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1716534638874 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[15\] a permanently disabled " "Pin SRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.0_quartus/quartus/bin64/pin_planner.ppl" { SRAM_DQ[15] } } } { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "../rtl/final_project_1.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/ECE385/final_project_1/prj/" { { 0 { 0 ""} 0 464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1716534638874 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1716534638874 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1.fit.smsg " "Generated suppressed messages file D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1716534639193 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 371 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 371 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6796 " "Peak virtual memory: 6796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716534640519 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 24 15:10:40 2024 " "Processing ended: Fri May 24 15:10:40 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716534640519 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716534640519 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716534640519 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1716534640519 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1716534641684 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716534641684 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 24 15:10:41 2024 " "Processing started: Fri May 24 15:10:41 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716534641684 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1716534641684 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off final_project_1 -c final_project_1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off final_project_1 -c final_project_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1716534641684 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1716534642133 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1716534644695 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1716534644768 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4714 " "Peak virtual memory: 4714 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716534645084 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 24 15:10:45 2024 " "Processing ended: Fri May 24 15:10:45 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716534645084 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716534645084 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716534645084 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1716534645084 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1716534646049 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Power Analyzer Quartus Prime " "Running Quartus Prime Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716534646049 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 24 15:10:45 2024 " "Processing started: Fri May 24 15:10:45 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716534646049 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Power Analyzer" 0 -1 1716534646049 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off final_project_1 -c final_project_1 " "Command: quartus_pow --read_settings_files=off --write_settings_files=off final_project_1 -c final_project_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Power Analyzer" 0 -1 1716534646049 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Power Analyzer" 0 -1 1716534646513 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1716534646520 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1716534646520 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1716534647142 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1716534647142 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1716534647142 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1716534647142 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1716534647142 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1716534647142 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1716534647142 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1716534647142 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1716534647142 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1716534647142 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1716534647142 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1716534647142 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1716534647142 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1716534647142 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1716534647142 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1716534647142 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1716534647142 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1716534647142 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1716534647142 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1716534647142 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1716534647142 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1716534647142 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1716534647142 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1716534647142 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1716534647142 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1716534647142 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1716534647142 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1716534647142 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1716534647142 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1716534647142 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1716534647142 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1716534647142 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Power Analyzer" 0 -1 1716534647142 ""}
{ "Info" "ISTA_SDC_FOUND" "final_project_1_soc/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'final_project_1_soc/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1716534647173 ""}
{ "Info" "ISTA_SDC_FOUND" "final_project_1_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'final_project_1_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1716534647183 ""}
{ "Info" "ISTA_SDC_FOUND" "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.sdc " "Reading SDC File: 'final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1716534647193 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_controller:vga_controller_instance\|VGA_BLANK_N CLOCK_50 " "Register VGA_controller:vga_controller_instance\|VGA_BLANK_N is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1716534647214 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1716534647214 "|final_project_1|CLOCK_50"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1716534647263 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1716534647263 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1716534647263 ""}  } {  } 0 332056 "%1!s!" 0 0 "Power Analyzer" 0 -1 1716534647263 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1716534647263 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1716534647263 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1716534647263 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Power Analyzer" 0 -1 1716534647263 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1716534647327 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "Power Analyzer" 0 -1 1716534647349 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1716534647405 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Power Analyzer" 0 -1 1716534647544 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Power Analyzer" 0 -1 1716534647638 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Power Analyzer" 0 -1 1716534648133 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "0.085 millions of transitions / sec " "Average toggle rate for this design is 0.085 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Power Analyzer" 0 -1 1716534654359 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "184.68 mW " "Total thermal power estimate for the design is 184.68 mW" {  } { { "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Report_Window_01.qrpt" "" { Report "d:/intelfpga_lite/18.0_quartus/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Power Analyzer" 0 -1 1716534654501 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Power Analyzer 0 s 11 s Quartus Prime " "Quartus Prime Power Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5109 " "Peak virtual memory: 5109 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716534654664 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 24 15:10:54 2024 " "Processing ended: Fri May 24 15:10:54 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716534654664 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716534654664 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716534654664 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Power Analyzer" 0 -1 1716534654664 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Power Analyzer" 0 -1 1716534655851 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716534655851 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 24 15:10:55 2024 " "Processing started: Fri May 24 15:10:55 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716534655851 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1716534655851 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta final_project_1 -c final_project_1 " "Command: quartus_sta final_project_1 -c final_project_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1716534655851 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1716534655951 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE2_115_Default 27 " "Ignored 27 assignments for entity \"DE2_115_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716534656348 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716534656348 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716534656348 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE2_115_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716534656348 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716534656348 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716534656348 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716534656348 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716534656348 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716534656348 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716534656348 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716534656348 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716534656348 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716534656348 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716534656348 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716534656348 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716534656348 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716534656348 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716534656348 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716534656348 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716534656348 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716534656348 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716534656348 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716534656348 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716534656348 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716534656348 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716534656348 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716534656348 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1716534656348 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1716534656511 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1716534656511 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716534656549 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716534656549 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1716534657103 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1716534657103 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1716534657103 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1716534657103 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1716534657103 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1716534657103 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1716534657103 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1716534657103 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1716534657103 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1716534657103 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1716534657103 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1716534657103 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1716534657103 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1716534657103 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1716534657103 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1716534657103 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1716534657103 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1716534657103 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1716534657103 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1716534657103 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1716534657103 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1716534657103 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1716534657103 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1716534657103 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1716534657103 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1716534657103 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1716534657103 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1716534657103 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1716534657103 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1716534657103 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1716534657103 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1716534657103 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1716534657103 ""}
{ "Info" "ISTA_SDC_FOUND" "final_project_1_soc/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'final_project_1_soc/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1716534657133 ""}
{ "Info" "ISTA_SDC_FOUND" "final_project_1_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'final_project_1_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1716534657144 ""}
{ "Info" "ISTA_SDC_FOUND" "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.sdc " "Reading SDC File: 'final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1716534657152 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_controller:vga_controller_instance\|VGA_BLANK_N CLOCK_50 " "Register VGA_controller:vga_controller_instance\|VGA_BLANK_N is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1716534657172 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1716534657172 "|final_project_1|CLOCK_50"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1716534657214 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1716534657214 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1716534657214 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1716534657214 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1716534657214 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1716534657214 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1716534657214 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1716534657214 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1716534657214 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1716534657245 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.904 " "Worst-case setup slack is 45.904" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716534657253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716534657253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.904               0.000 altera_reserved_tck  " "   45.904               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716534657253 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716534657253 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.403 " "Worst-case hold slack is 0.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716534657265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716534657265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 altera_reserved_tck  " "    0.403               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716534657265 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716534657265 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.322 " "Worst-case recovery slack is 47.322" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716534657265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716534657265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.322               0.000 altera_reserved_tck  " "   47.322               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716534657265 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716534657265 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.004 " "Worst-case removal slack is 1.004" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716534657265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716534657265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.004               0.000 altera_reserved_tck  " "    1.004               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716534657265 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716534657265 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.635 " "Worst-case minimum pulse width slack is 49.635" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716534657265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716534657265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.635               0.000 altera_reserved_tck  " "   49.635               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716534657265 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716534657265 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716534657305 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716534657305 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716534657305 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716534657305 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 196.780 ns " "Worst Case Available Settling Time: 196.780 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716534657305 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716534657305 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716534657305 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716534657305 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1716534657305 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1716534657313 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1716534657333 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1716534657799 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_controller:vga_controller_instance\|VGA_BLANK_N CLOCK_50 " "Register VGA_controller:vga_controller_instance\|VGA_BLANK_N is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1716534658015 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1716534658015 "|final_project_1|CLOCK_50"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1716534658015 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1716534658015 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1716534658015 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1716534658015 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1716534658015 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1716534658015 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1716534658015 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1716534658015 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.278 " "Worst-case setup slack is 46.278" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716534658038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716534658038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.278               0.000 altera_reserved_tck  " "   46.278               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716534658038 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716534658038 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.354 " "Worst-case hold slack is 0.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716534658038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716534658038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 altera_reserved_tck  " "    0.354               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716534658038 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716534658038 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.631 " "Worst-case recovery slack is 47.631" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716534658038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716534658038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.631               0.000 altera_reserved_tck  " "   47.631               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716534658038 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716534658038 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.908 " "Worst-case removal slack is 0.908" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716534658038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716534658038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.908               0.000 altera_reserved_tck  " "    0.908               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716534658038 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716534658038 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.580 " "Worst-case minimum pulse width slack is 49.580" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716534658038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716534658038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.580               0.000 altera_reserved_tck  " "   49.580               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716534658038 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716534658038 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716534658084 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716534658084 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716534658084 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716534658084 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.078 ns " "Worst Case Available Settling Time: 197.078 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716534658084 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716534658084 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716534658084 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716534658084 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1716534658084 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1716534658084 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_controller:vga_controller_instance\|VGA_BLANK_N CLOCK_50 " "Register VGA_controller:vga_controller_instance\|VGA_BLANK_N is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1716534658247 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1716534658247 "|final_project_1|CLOCK_50"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1716534658247 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1716534658247 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1716534658247 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1716534658247 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1716534658247 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1716534658247 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1716534658247 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1716534658247 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 48.140 " "Worst-case setup slack is 48.140" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716534658247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716534658247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.140               0.000 altera_reserved_tck  " "   48.140               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716534658247 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716534658247 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.180 " "Worst-case hold slack is 0.180" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716534658262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716534658262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 altera_reserved_tck  " "    0.180               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716534658262 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716534658262 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.822 " "Worst-case recovery slack is 48.822" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716534658262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716534658262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.822               0.000 altera_reserved_tck  " "   48.822               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716534658262 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716534658262 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.489 " "Worst-case removal slack is 0.489" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716534658269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716534658269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.489               0.000 altera_reserved_tck  " "    0.489               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716534658269 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716534658269 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.474 " "Worst-case minimum pulse width slack is 49.474" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716534658269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716534658269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.474               0.000 altera_reserved_tck  " "   49.474               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716534658269 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716534658269 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716534658301 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716534658301 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716534658301 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716534658301 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.478 ns " "Worst Case Available Settling Time: 198.478 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716534658301 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716534658301 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716534658301 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716534658301 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1716534658301 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1716534658670 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1716534658670 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 56 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5052 " "Peak virtual memory: 5052 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716534658786 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 24 15:10:58 2024 " "Processing ended: Fri May 24 15:10:58 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716534658786 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716534658786 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716534658786 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1716534658786 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1716534659819 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716534659835 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 24 15:10:59 2024 " "Processing started: Fri May 24 15:10:59 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716534659835 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1716534659835 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off final_project_1 -c final_project_1 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off final_project_1 -c final_project_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1716534659835 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1716534660477 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final_project_1_7_1200mv_85c_slow.svo D:/intelFPGA_lite/ECE385/final_project_1/prj/simulation/modelsim/ simulation " "Generated file final_project_1_7_1200mv_85c_slow.svo in folder \"D:/intelFPGA_lite/ECE385/final_project_1/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1716534661580 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final_project_1_7_1200mv_0c_slow.svo D:/intelFPGA_lite/ECE385/final_project_1/prj/simulation/modelsim/ simulation " "Generated file final_project_1_7_1200mv_0c_slow.svo in folder \"D:/intelFPGA_lite/ECE385/final_project_1/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1716534662049 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final_project_1_min_1200mv_0c_fast.svo D:/intelFPGA_lite/ECE385/final_project_1/prj/simulation/modelsim/ simulation " "Generated file final_project_1_min_1200mv_0c_fast.svo in folder \"D:/intelFPGA_lite/ECE385/final_project_1/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1716534662512 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final_project_1.svo D:/intelFPGA_lite/ECE385/final_project_1/prj/simulation/modelsim/ simulation " "Generated file final_project_1.svo in folder \"D:/intelFPGA_lite/ECE385/final_project_1/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1716534662970 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final_project_1_7_1200mv_85c_v_slow.sdo D:/intelFPGA_lite/ECE385/final_project_1/prj/simulation/modelsim/ simulation " "Generated file final_project_1_7_1200mv_85c_v_slow.sdo in folder \"D:/intelFPGA_lite/ECE385/final_project_1/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1716534663353 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final_project_1_7_1200mv_0c_v_slow.sdo D:/intelFPGA_lite/ECE385/final_project_1/prj/simulation/modelsim/ simulation " "Generated file final_project_1_7_1200mv_0c_v_slow.sdo in folder \"D:/intelFPGA_lite/ECE385/final_project_1/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1716534663746 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final_project_1_min_1200mv_0c_v_fast.sdo D:/intelFPGA_lite/ECE385/final_project_1/prj/simulation/modelsim/ simulation " "Generated file final_project_1_min_1200mv_0c_v_fast.sdo in folder \"D:/intelFPGA_lite/ECE385/final_project_1/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1716534664135 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final_project_1_v.sdo D:/intelFPGA_lite/ECE385/final_project_1/prj/simulation/modelsim/ simulation " "Generated file final_project_1_v.sdo in folder \"D:/intelFPGA_lite/ECE385/final_project_1/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1716534664521 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4739 " "Peak virtual memory: 4739 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716534665250 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 24 15:11:05 2024 " "Processing ended: Fri May 24 15:11:05 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716534665250 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716534665250 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716534665250 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1716534665250 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 521 s " "Quartus Prime Full Compilation was successful. 0 errors, 521 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1716534665922 ""}
