#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Tue Sep 19 02:29:38 2017
# Process ID: 9552
# Current directory: Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/lbp_standalone/lbp_standalone.runs/synth_1
# Command line: vivado.exe -log lbp_standalone.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source lbp_standalone.tcl
# Log file: Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/lbp_standalone/lbp_standalone.runs/synth_1/lbp_standalone.vds
# Journal file: Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/lbp_standalone/lbp_standalone.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source lbp_standalone.tcl -notrace
Command: synth_design -top lbp_standalone -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10528 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 299.160 ; gain = 77.082
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'lbp_standalone' [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/src/top.vhd:32]
	Parameter cols bound to: 256 - type: integer 
	Parameter rows bound to: 256 - type: integer 
	Parameter radius bound to: 1 - type: integer 
	Parameter margin bound to: 1 - type: integer 
	Parameter kernels_x bound to: 1 - type: integer 
	Parameter kernels_y bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'host_interface_uart' [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/src/host_interface_uart.vhd:27]
INFO: [Synth 8-638] synthesizing module 'uart' [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/src/Third party/uart/source/uart.vhd:50]
	Parameter baud bound to: 115200 - type: integer 
	Parameter clock_frequency bound to: 50000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart' (1#1) [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/src/Third party/uart/source/uart.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'host_interface_uart' (2#1) [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/src/host_interface_uart.vhd:27]
INFO: [Synth 8-638] synthesizing module 'control_unit' [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/src/control_unit.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (3#1) [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/src/control_unit.vhd:36]
INFO: [Synth 8-638] synthesizing module 'processing_unit' [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/src/processing_unit.vhd:41]
	Parameter cols bound to: 256 - type: integer 
	Parameter rows bound to: 256 - type: integer 
	Parameter radius bound to: 1 - type: integer 
	Parameter margin bound to: 1 - type: integer 
	Parameter kernels_x bound to: 1 - type: integer 
	Parameter kernels_y bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pu_local_input_memory' [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/src/pu_local_input_memory.vhd:35]
	Parameter ports bound to: 1 - type: integer 
	Parameter mem_w bound to: 256 - type: integer 
	Parameter mem_h bound to: 256 - type: integer 
	Parameter radius bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ram' [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/src/ram_xilinx.vhd:19]
	Parameter INIT bound to: 12'b000000000000 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SRVAL bound to: 12'b000000000000 
	Parameter WRITE_MODE bound to: WRITE_FIRST - type: string 
INFO: [Synth 8-113] binding component instance 'ram_block' to cell 'RAMB16_S9' [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/src/ram_xilinx.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'ram' (4#1) [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/src/ram_xilinx.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'pu_local_input_memory' (5#1) [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/src/pu_local_input_memory.vhd:35]
INFO: [Synth 8-638] synthesizing module 'kernel_array' [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/src/kernel_array.vhd:34]
	Parameter kernels_x bound to: 1 - type: integer 
	Parameter kernels_y bound to: 1 - type: integer 
	Parameter cols bound to: 256 - type: integer 
	Parameter rows bound to: 256 - type: integer 
	Parameter radius bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'kernel' [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/src/kernel.vhd:30]
	Parameter kernel_col bound to: 0 - type: integer 
	Parameter kernel_row bound to: 0 - type: integer 
	Parameter kernel_cols bound to: 256 - type: integer 
	Parameter kernel_rows bound to: 256 - type: integer 
	Parameter radius bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lbp_operator' [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/src/lbp_operator.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'lbp_operator' (6#1) [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/src/lbp_operator.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'kernel' (7#1) [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/src/kernel.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'kernel_array' (8#1) [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/src/kernel_array.vhd:34]
INFO: [Synth 8-638] synthesizing module 'pu_local_output_memory' [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/src/pu_local_output_memory.vhd:32]
	Parameter ports bound to: 1 - type: integer 
	Parameter mem_w bound to: 256 - type: integer 
	Parameter mem_h bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pu_local_output_memory' (9#1) [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/src/pu_local_output_memory.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'processing_unit' (10#1) [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/src/processing_unit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'lbp_standalone' (11#1) [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/src/top.vhd:32]
WARNING: [Synth 8-3331] design pu_local_output_memory has unconnected port row[0][16]
WARNING: [Synth 8-3331] design pu_local_output_memory has unconnected port row[0][15]
WARNING: [Synth 8-3331] design pu_local_output_memory has unconnected port row[0][14]
WARNING: [Synth 8-3331] design pu_local_output_memory has unconnected port row[0][13]
WARNING: [Synth 8-3331] design pu_local_output_memory has unconnected port row[0][12]
WARNING: [Synth 8-3331] design pu_local_output_memory has unconnected port row[0][11]
WARNING: [Synth 8-3331] design pu_local_output_memory has unconnected port row[0][10]
WARNING: [Synth 8-3331] design pu_local_output_memory has unconnected port row[0][9]
WARNING: [Synth 8-3331] design pu_local_output_memory has unconnected port row[0][8]
WARNING: [Synth 8-3331] design pu_local_output_memory has unconnected port row[0][7]
WARNING: [Synth 8-3331] design pu_local_output_memory has unconnected port row[0][6]
WARNING: [Synth 8-3331] design pu_local_output_memory has unconnected port row[0][5]
WARNING: [Synth 8-3331] design pu_local_output_memory has unconnected port row[0][4]
WARNING: [Synth 8-3331] design pu_local_output_memory has unconnected port row[0][3]
WARNING: [Synth 8-3331] design pu_local_output_memory has unconnected port row[0][2]
WARNING: [Synth 8-3331] design pu_local_output_memory has unconnected port row[0][1]
WARNING: [Synth 8-3331] design pu_local_output_memory has unconnected port row[0][0]
WARNING: [Synth 8-3331] design pu_local_output_memory has unconnected port col[0][16]
WARNING: [Synth 8-3331] design pu_local_output_memory has unconnected port col[0][15]
WARNING: [Synth 8-3331] design pu_local_output_memory has unconnected port col[0][14]
WARNING: [Synth 8-3331] design pu_local_output_memory has unconnected port col[0][13]
WARNING: [Synth 8-3331] design pu_local_output_memory has unconnected port col[0][12]
WARNING: [Synth 8-3331] design pu_local_output_memory has unconnected port col[0][11]
WARNING: [Synth 8-3331] design pu_local_output_memory has unconnected port col[0][10]
WARNING: [Synth 8-3331] design pu_local_output_memory has unconnected port col[0][9]
WARNING: [Synth 8-3331] design pu_local_output_memory has unconnected port col[0][8]
WARNING: [Synth 8-3331] design pu_local_output_memory has unconnected port col[0][7]
WARNING: [Synth 8-3331] design pu_local_output_memory has unconnected port col[0][6]
WARNING: [Synth 8-3331] design pu_local_output_memory has unconnected port col[0][5]
WARNING: [Synth 8-3331] design pu_local_output_memory has unconnected port col[0][4]
WARNING: [Synth 8-3331] design pu_local_output_memory has unconnected port col[0][3]
WARNING: [Synth 8-3331] design pu_local_output_memory has unconnected port col[0][2]
WARNING: [Synth 8-3331] design pu_local_output_memory has unconnected port col[0][1]
WARNING: [Synth 8-3331] design pu_local_input_memory has unconnected port row[0][16]
WARNING: [Synth 8-3331] design pu_local_input_memory has unconnected port row[0][15]
WARNING: [Synth 8-3331] design pu_local_input_memory has unconnected port row[0][14]
WARNING: [Synth 8-3331] design pu_local_input_memory has unconnected port row[0][13]
WARNING: [Synth 8-3331] design pu_local_input_memory has unconnected port row[0][12]
WARNING: [Synth 8-3331] design pu_local_input_memory has unconnected port row[0][11]
WARNING: [Synth 8-3331] design pu_local_input_memory has unconnected port row[0][10]
WARNING: [Synth 8-3331] design pu_local_input_memory has unconnected port row[0][9]
WARNING: [Synth 8-3331] design pu_local_input_memory has unconnected port row[0][8]
WARNING: [Synth 8-3331] design pu_local_input_memory has unconnected port row[0][7]
WARNING: [Synth 8-3331] design pu_local_input_memory has unconnected port row[0][6]
WARNING: [Synth 8-3331] design pu_local_input_memory has unconnected port row[0][5]
WARNING: [Synth 8-3331] design pu_local_input_memory has unconnected port row[0][4]
WARNING: [Synth 8-3331] design pu_local_input_memory has unconnected port row[0][3]
WARNING: [Synth 8-3331] design pu_local_input_memory has unconnected port row[0][2]
WARNING: [Synth 8-3331] design pu_local_input_memory has unconnected port row[0][1]
WARNING: [Synth 8-3331] design pu_local_input_memory has unconnected port row[0][0]
WARNING: [Synth 8-3331] design pu_local_input_memory has unconnected port col[0][16]
WARNING: [Synth 8-3331] design pu_local_input_memory has unconnected port col[0][15]
WARNING: [Synth 8-3331] design pu_local_input_memory has unconnected port col[0][14]
WARNING: [Synth 8-3331] design pu_local_input_memory has unconnected port col[0][13]
WARNING: [Synth 8-3331] design pu_local_input_memory has unconnected port col[0][12]
WARNING: [Synth 8-3331] design pu_local_input_memory has unconnected port col[0][11]
WARNING: [Synth 8-3331] design pu_local_input_memory has unconnected port col[0][10]
WARNING: [Synth 8-3331] design pu_local_input_memory has unconnected port col[0][9]
WARNING: [Synth 8-3331] design pu_local_input_memory has unconnected port col[0][8]
WARNING: [Synth 8-3331] design pu_local_input_memory has unconnected port col[0][7]
WARNING: [Synth 8-3331] design pu_local_input_memory has unconnected port col[0][6]
WARNING: [Synth 8-3331] design pu_local_input_memory has unconnected port col[0][5]
WARNING: [Synth 8-3331] design pu_local_input_memory has unconnected port col[0][4]
WARNING: [Synth 8-3331] design pu_local_input_memory has unconnected port col[0][3]
WARNING: [Synth 8-3331] design pu_local_input_memory has unconnected port col[0][2]
WARNING: [Synth 8-3331] design pu_local_input_memory has unconnected port col[0][1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 342.246 ; gain = 120.168
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 342.246 ; gain = 120.168
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 64 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc]
WARNING: [Vivado 12-584] No ports matched 'SD_SPI_CS'. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SD_WP'. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SD_SPI_MOSI'. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SD_SPI_MISO'. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SD_SPI_SCLK'. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SD_CD'. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART_CTS'. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:113]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART_RTS'. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:114]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'OLED_DC'. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:137]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:137]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'OLED_RES'. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:138]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:138]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'OLED_SCLK'. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:139]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:139]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'OLED_SDIN'. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:140]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:140]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'OLED_VBAT'. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:141]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:141]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'OLED_VDD'. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:142]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:142]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LD[0]'. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:176]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:176]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LD[1]'. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:177]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:177]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LD[2]'. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:178]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:178]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LD[3]'. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:179]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:179]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LD[4]'. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:180]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:180]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LD[5]'. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:181]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:181]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LD[6]'. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:182]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:182]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LD[7]'. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:183]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:183]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[0]'. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:238]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:238]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[1]'. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:239]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:239]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[2]'. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:240]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:240]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[3]'. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:241]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:241]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[4]'. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:242]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:242]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[5]'. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:243]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:243]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[6]'. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:244]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:244]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[7]'. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:245]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:245]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 33]]'. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:363]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 34]]'. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:368]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 35]]'. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:373]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 13]]'. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:376]
Finished Parsing XDC File [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lbp_standalone_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lbp_standalone_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 64 instances were transformed.
  RAMB16_S9 => RAMB18E1: 64 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 667.699 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 667.699 ; gain = 445.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 667.699 ; gain = 445.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 667.699 ; gain = 445.621
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "rx_baud_tick" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "uart_rx_bit" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "uart_rx_bit" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "uart_rx_bit_tick" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "uart_rx_bit_spacing" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tx_baud_tick" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_cmd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_din_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_din_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_din_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_din_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_din_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_din_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_din_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_din_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_din_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_din_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_din_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_din_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_din_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_din_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_din_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_din_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_din_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_din_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_din_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_din_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_din_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_din_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_din_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_din_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_din_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_din_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_din_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_din_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_din_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_din_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_din_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_din_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "dout_reg[0][-1][-1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dout_reg[0][-1][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dout_reg[0][-1][1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "mem_din_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_din_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_din_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_din_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_din_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_din_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_din_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_din_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_din_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_din_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_din_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_din_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_din_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_din_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_din_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_din_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_din_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_din_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_din_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_din_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_din_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_din_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_din_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_din_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_din_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_din_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_din_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_din_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_din_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_din_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_din_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_din_reg[31]" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 667.699 ; gain = 445.621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 8     
	               17 Bit    Registers := 6     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 79    
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 3     
	  13 Input     17 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 2     
	  13 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	  13 Input      4 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 80    
	   4 Input      1 Bit        Muxes := 8     
	  13 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module uart 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 8     
Module control_unit 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 4     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
	  13 Input     17 Bit        Muxes := 2     
	  13 Input      8 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 7     
Module pu_local_input_memory 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               17 Bit    Registers := 1     
	                8 Bit    Registers := 41    
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 40    
Module lbp_operator 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module kernel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 4     
Module pu_local_output_memory 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
	                8 Bit    Registers := 33    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module processing_unit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "IUART/tx_baud_tick" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "KIN_MEM/dout_reg[0][-1][-1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "KIN_MEM/dout_reg[0][-1][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "KIN_MEM/dout_reg[0][-1][1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design processing_unit has unconnected port row[16]
WARNING: [Synth 8-3331] design processing_unit has unconnected port row[15]
WARNING: [Synth 8-3331] design processing_unit has unconnected port row[14]
WARNING: [Synth 8-3331] design processing_unit has unconnected port row[13]
WARNING: [Synth 8-3331] design processing_unit has unconnected port row[12]
WARNING: [Synth 8-3331] design processing_unit has unconnected port row[11]
WARNING: [Synth 8-3331] design processing_unit has unconnected port row[10]
WARNING: [Synth 8-3331] design processing_unit has unconnected port row[9]
WARNING: [Synth 8-3331] design processing_unit has unconnected port row[8]
WARNING: [Synth 8-3331] design processing_unit has unconnected port row[7]
WARNING: [Synth 8-3331] design processing_unit has unconnected port row[6]
WARNING: [Synth 8-3331] design processing_unit has unconnected port row[5]
WARNING: [Synth 8-3331] design processing_unit has unconnected port row[4]
WARNING: [Synth 8-3331] design processing_unit has unconnected port row[3]
WARNING: [Synth 8-3331] design processing_unit has unconnected port row[2]
WARNING: [Synth 8-3331] design processing_unit has unconnected port row[1]
WARNING: [Synth 8-3331] design processing_unit has unconnected port row[0]
WARNING: [Synth 8-3331] design processing_unit has unconnected port col[16]
WARNING: [Synth 8-3331] design processing_unit has unconnected port col[15]
WARNING: [Synth 8-3331] design processing_unit has unconnected port col[14]
WARNING: [Synth 8-3331] design processing_unit has unconnected port col[13]
WARNING: [Synth 8-3331] design processing_unit has unconnected port col[12]
WARNING: [Synth 8-3331] design processing_unit has unconnected port col[11]
WARNING: [Synth 8-3331] design processing_unit has unconnected port col[10]
WARNING: [Synth 8-3331] design processing_unit has unconnected port col[9]
WARNING: [Synth 8-3331] design processing_unit has unconnected port col[8]
WARNING: [Synth 8-3331] design processing_unit has unconnected port col[7]
WARNING: [Synth 8-3331] design processing_unit has unconnected port col[6]
WARNING: [Synth 8-3331] design processing_unit has unconnected port col[5]
WARNING: [Synth 8-3331] design processing_unit has unconnected port col[4]
WARNING: [Synth 8-3331] design processing_unit has unconnected port col[3]
WARNING: [Synth 8-3331] design processing_unit has unconnected port col[2]
WARNING: [Synth 8-3331] design processing_unit has unconnected port col[1]
INFO: [Synth 8-3886] merging instance 'PU/KIN_MEM/GPORT[0].address_reg[0][16]' (FDRE) to 'PU/KIN_MEM/GPORT[0].address_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'PU/KIN_MEM/GPORT[0].address_reg[0][1]' (FDRE) to 'PU/KIN_MEM/GPORT[0].address_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'PU/KIN_MEM/GPORT[0].address_reg[0][2]' (FDRE) to 'PU/KIN_MEM/GPORT[0].address_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'PU/KIN_MEM/GPORT[0].address_reg[0][3]' (FDRE) to 'PU/KIN_MEM/GPORT[0].address_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'PU/KIN_MEM/GPORT[0].address_reg[0][4]' (FDRE) to 'PU/KIN_MEM/GPORT[0].address_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'PU/KIN_MEM/GPORT[0].address_reg[0][5]' (FDRE) to 'PU/KIN_MEM/GPORT[0].address_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'PU/KIN_MEM/GPORT[0].address_reg[0][6]' (FDRE) to 'PU/KIN_MEM/GPORT[0].address_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'PU/KIN_MEM/GPORT[0].address_reg[0][7]' (FDRE) to 'PU/KIN_MEM/GPORT[0].address_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'PU/KIN_MEM/GPORT[0].address_reg[0][8]' (FDRE) to 'PU/KIN_MEM/GPORT[0].address_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'PU/KIN_MEM/GPORT[0].address_reg[0][9]' (FDRE) to 'PU/KIN_MEM/GPORT[0].address_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'PU/KIN_MEM/GPORT[0].address_reg[0][10]' (FDRE) to 'PU/KIN_MEM/GPORT[0].address_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'PU/KIN_MEM/GPORT[0].address_reg[0][11]' (FDRE) to 'PU/KIN_MEM/GPORT[0].address_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'PU/KIN_MEM/GPORT[0].address_reg[0][12]' (FDRE) to 'PU/KIN_MEM/GPORT[0].address_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'PU/KIN_MEM/GPORT[0].address_reg[0][13]' (FDRE) to 'PU/KIN_MEM/GPORT[0].address_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'PU/KIN_MEM/GPORT[0].address_reg[0][14]' (FDRE) to 'PU/KIN_MEM/GPORT[0].address_reg[0][15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PU/KIN_MEM/GPORT[0].address_reg[0][15] )
INFO: [Synth 8-3886] merging instance 'PU/KOUT_MEM/GPORT[0].address_reg[0][1]' (FDC) to 'PU/KOUT_MEM/GPORT[0].address_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'PU/KOUT_MEM/GPORT[0].address_reg[0][16]' (FDC) to 'PU/KOUT_MEM/GPORT[0].address_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'PU/KOUT_MEM/GPORT[0].address_reg[0][2]' (FDC) to 'PU/KOUT_MEM/GPORT[0].address_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'PU/KOUT_MEM/GPORT[0].address_reg[0][3]' (FDC) to 'PU/KOUT_MEM/GPORT[0].address_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'PU/KOUT_MEM/GPORT[0].address_reg[0][4]' (FDC) to 'PU/KOUT_MEM/GPORT[0].address_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'PU/KOUT_MEM/GPORT[0].address_reg[0][5]' (FDC) to 'PU/KOUT_MEM/GPORT[0].address_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'PU/KOUT_MEM/GPORT[0].address_reg[0][6]' (FDC) to 'PU/KOUT_MEM/GPORT[0].address_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'PU/KOUT_MEM/GPORT[0].address_reg[0][7]' (FDC) to 'PU/KOUT_MEM/GPORT[0].address_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'PU/KOUT_MEM/GPORT[0].address_reg[0][8]' (FDC) to 'PU/KOUT_MEM/GPORT[0].address_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'PU/KOUT_MEM/GPORT[0].address_reg[0][9]' (FDC) to 'PU/KOUT_MEM/GPORT[0].address_reg[0][10]'
INFO: [Synth 8-3886] merging instance 'PU/KOUT_MEM/GPORT[0].address_reg[0][10]' (FDC) to 'PU/KOUT_MEM/GPORT[0].address_reg[0][11]'
INFO: [Synth 8-3886] merging instance 'PU/KOUT_MEM/GPORT[0].address_reg[0][11]' (FDC) to 'PU/KOUT_MEM/GPORT[0].address_reg[0][12]'
INFO: [Synth 8-3886] merging instance 'PU/KOUT_MEM/GPORT[0].address_reg[0][12]' (FDC) to 'PU/KOUT_MEM/GPORT[0].address_reg[0][13]'
INFO: [Synth 8-3886] merging instance 'PU/KOUT_MEM/GPORT[0].address_reg[0][13]' (FDC) to 'PU/KOUT_MEM/GPORT[0].address_reg[0][14]'
INFO: [Synth 8-3886] merging instance 'PU/KOUT_MEM/GPORT[0].address_reg[0][14]' (FDC) to 'PU/KOUT_MEM/GPORT[0].address_reg[0][15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PU/KOUT_MEM/GPORT[0].address_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\CU/ret_ret_state_reg[0] )
INFO: [Synth 8-3886] merging instance 'CU/ret_ret_state_reg[3]' (FDE) to 'CU/ret_ret_state_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\CU/pu_reset_reg )
INFO: [Synth 8-3886] merging instance 'CU/host_dout_reg[7]' (FDE) to 'CU/host_dout_reg[0]'
INFO: [Synth 8-3886] merging instance 'CU/host_dout_reg[6]' (FDE) to 'CU/host_dout_reg[0]'
INFO: [Synth 8-3886] merging instance 'CU/host_dout_reg[5]' (FDE) to 'CU/host_dout_reg[0]'
INFO: [Synth 8-3886] merging instance 'CU/host_dout_reg[4]' (FDE) to 'CU/host_dout_reg[0]'
INFO: [Synth 8-3886] merging instance 'CU/host_dout_reg[3]' (FDE) to 'CU/host_dout_reg[1]'
INFO: [Synth 8-3886] merging instance 'CU/host_dout_reg[2]' (FDE) to 'CU/host_dout_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CU/host_dout_reg[0] )
WARNING: [Synth 8-3332] Sequential element (HIF/IUART/uart_tx_data_vec_reg[7]) is unused and will be removed from module lbp_standalone.
WARNING: [Synth 8-3332] Sequential element (HIF/IUART/uart_tx_data_vec_reg[6]) is unused and will be removed from module lbp_standalone.
WARNING: [Synth 8-3332] Sequential element (HIF/IUART/uart_tx_data_vec_reg[5]) is unused and will be removed from module lbp_standalone.
WARNING: [Synth 8-3332] Sequential element (HIF/IUART/uart_tx_data_vec_reg[4]) is unused and will be removed from module lbp_standalone.
WARNING: [Synth 8-3332] Sequential element (CU/ret_ret_state_reg[0]) is unused and will be removed from module lbp_standalone.
WARNING: [Synth 8-3332] Sequential element (CU/row_addr_reg[15]) is unused and will be removed from module lbp_standalone.
WARNING: [Synth 8-3332] Sequential element (CU/row_addr_reg[14]) is unused and will be removed from module lbp_standalone.
WARNING: [Synth 8-3332] Sequential element (CU/row_addr_reg[13]) is unused and will be removed from module lbp_standalone.
WARNING: [Synth 8-3332] Sequential element (CU/row_addr_reg[12]) is unused and will be removed from module lbp_standalone.
WARNING: [Synth 8-3332] Sequential element (CU/row_addr_reg[11]) is unused and will be removed from module lbp_standalone.
WARNING: [Synth 8-3332] Sequential element (CU/row_addr_reg[10]) is unused and will be removed from module lbp_standalone.
WARNING: [Synth 8-3332] Sequential element (CU/row_addr_reg[9]) is unused and will be removed from module lbp_standalone.
WARNING: [Synth 8-3332] Sequential element (CU/row_addr_reg[8]) is unused and will be removed from module lbp_standalone.
WARNING: [Synth 8-3332] Sequential element (CU/row_addr_reg[7]) is unused and will be removed from module lbp_standalone.
WARNING: [Synth 8-3332] Sequential element (CU/row_addr_reg[6]) is unused and will be removed from module lbp_standalone.
WARNING: [Synth 8-3332] Sequential element (CU/row_addr_reg[5]) is unused and will be removed from module lbp_standalone.
WARNING: [Synth 8-3332] Sequential element (CU/row_addr_reg[4]) is unused and will be removed from module lbp_standalone.
WARNING: [Synth 8-3332] Sequential element (CU/row_addr_reg[3]) is unused and will be removed from module lbp_standalone.
WARNING: [Synth 8-3332] Sequential element (CU/row_addr_reg[2]) is unused and will be removed from module lbp_standalone.
WARNING: [Synth 8-3332] Sequential element (CU/row_addr_reg[1]) is unused and will be removed from module lbp_standalone.
WARNING: [Synth 8-3332] Sequential element (CU/row_addr_reg[0]) is unused and will be removed from module lbp_standalone.
WARNING: [Synth 8-3332] Sequential element (CU/row_reg[16]) is unused and will be removed from module lbp_standalone.
WARNING: [Synth 8-3332] Sequential element (CU/row_reg[15]) is unused and will be removed from module lbp_standalone.
WARNING: [Synth 8-3332] Sequential element (CU/row_reg[14]) is unused and will be removed from module lbp_standalone.
WARNING: [Synth 8-3332] Sequential element (CU/row_reg[13]) is unused and will be removed from module lbp_standalone.
WARNING: [Synth 8-3332] Sequential element (CU/row_reg[12]) is unused and will be removed from module lbp_standalone.
WARNING: [Synth 8-3332] Sequential element (CU/row_reg[11]) is unused and will be removed from module lbp_standalone.
WARNING: [Synth 8-3332] Sequential element (CU/row_reg[10]) is unused and will be removed from module lbp_standalone.
WARNING: [Synth 8-3332] Sequential element (CU/row_reg[9]) is unused and will be removed from module lbp_standalone.
WARNING: [Synth 8-3332] Sequential element (CU/row_reg[8]) is unused and will be removed from module lbp_standalone.
WARNING: [Synth 8-3332] Sequential element (CU/row_reg[7]) is unused and will be removed from module lbp_standalone.
WARNING: [Synth 8-3332] Sequential element (CU/row_reg[6]) is unused and will be removed from module lbp_standalone.
WARNING: [Synth 8-3332] Sequential element (CU/row_reg[5]) is unused and will be removed from module lbp_standalone.
WARNING: [Synth 8-3332] Sequential element (CU/row_reg[4]) is unused and will be removed from module lbp_standalone.
WARNING: [Synth 8-3332] Sequential element (CU/row_reg[3]) is unused and will be removed from module lbp_standalone.
WARNING: [Synth 8-3332] Sequential element (CU/row_reg[2]) is unused and will be removed from module lbp_standalone.
WARNING: [Synth 8-3332] Sequential element (CU/row_reg[1]) is unused and will be removed from module lbp_standalone.
WARNING: [Synth 8-3332] Sequential element (CU/row_reg[0]) is unused and will be removed from module lbp_standalone.
WARNING: [Synth 8-3332] Sequential element (CU/col_addr_reg[15]) is unused and will be removed from module lbp_standalone.
WARNING: [Synth 8-3332] Sequential element (CU/col_addr_reg[14]) is unused and will be removed from module lbp_standalone.
WARNING: [Synth 8-3332] Sequential element (CU/col_addr_reg[13]) is unused and will be removed from module lbp_standalone.
WARNING: [Synth 8-3332] Sequential element (CU/col_addr_reg[12]) is unused and will be removed from module lbp_standalone.
WARNING: [Synth 8-3332] Sequential element (CU/col_addr_reg[11]) is unused and will be removed from module lbp_standalone.
WARNING: [Synth 8-3332] Sequential element (CU/col_addr_reg[10]) is unused and will be removed from module lbp_standalone.
WARNING: [Synth 8-3332] Sequential element (CU/col_addr_reg[9]) is unused and will be removed from module lbp_standalone.
WARNING: [Synth 8-3332] Sequential element (CU/col_addr_reg[8]) is unused and will be removed from module lbp_standalone.
WARNING: [Synth 8-3332] Sequential element (CU/col_addr_reg[7]) is unused and will be removed from module lbp_standalone.
WARNING: [Synth 8-3332] Sequential element (CU/col_addr_reg[6]) is unused and will be removed from module lbp_standalone.
WARNING: [Synth 8-3332] Sequential element (CU/col_addr_reg[5]) is unused and will be removed from module lbp_standalone.
WARNING: [Synth 8-3332] Sequential element (CU/col_addr_reg[4]) is unused and will be removed from module lbp_standalone.
WARNING: [Synth 8-3332] Sequential element (CU/col_addr_reg[3]) is unused and will be removed from module lbp_standalone.
WARNING: [Synth 8-3332] Sequential element (CU/col_addr_reg[2]) is unused and will be removed from module lbp_standalone.
WARNING: [Synth 8-3332] Sequential element (CU/col_addr_reg[1]) is unused and will be removed from module lbp_standalone.
WARNING: [Synth 8-3332] Sequential element (CU/col_addr_reg[0]) is unused and will be removed from module lbp_standalone.
WARNING: [Synth 8-3332] Sequential element (CU/col_reg[16]) is unused and will be removed from module lbp_standalone.
WARNING: [Synth 8-3332] Sequential element (CU/col_reg[15]) is unused and will be removed from module lbp_standalone.
WARNING: [Synth 8-3332] Sequential element (CU/col_reg[14]) is unused and will be removed from module lbp_standalone.
WARNING: [Synth 8-3332] Sequential element (CU/col_reg[13]) is unused and will be removed from module lbp_standalone.
WARNING: [Synth 8-3332] Sequential element (CU/col_reg[12]) is unused and will be removed from module lbp_standalone.
WARNING: [Synth 8-3332] Sequential element (CU/col_reg[11]) is unused and will be removed from module lbp_standalone.
WARNING: [Synth 8-3332] Sequential element (CU/col_reg[10]) is unused and will be removed from module lbp_standalone.
WARNING: [Synth 8-3332] Sequential element (CU/col_reg[9]) is unused and will be removed from module lbp_standalone.
WARNING: [Synth 8-3332] Sequential element (CU/col_reg[8]) is unused and will be removed from module lbp_standalone.
WARNING: [Synth 8-3332] Sequential element (CU/col_reg[7]) is unused and will be removed from module lbp_standalone.
WARNING: [Synth 8-3332] Sequential element (CU/col_reg[6]) is unused and will be removed from module lbp_standalone.
WARNING: [Synth 8-3332] Sequential element (CU/col_reg[5]) is unused and will be removed from module lbp_standalone.
WARNING: [Synth 8-3332] Sequential element (CU/col_reg[4]) is unused and will be removed from module lbp_standalone.
WARNING: [Synth 8-3332] Sequential element (CU/col_reg[3]) is unused and will be removed from module lbp_standalone.
WARNING: [Synth 8-3332] Sequential element (CU/col_reg[2]) is unused and will be removed from module lbp_standalone.
WARNING: [Synth 8-3332] Sequential element (CU/col_reg[1]) is unused and will be removed from module lbp_standalone.
WARNING: [Synth 8-3332] Sequential element (CU/col_reg[0]) is unused and will be removed from module lbp_standalone.
WARNING: [Synth 8-3332] Sequential element (CU/mem_dout_reg[7]) is unused and will be removed from module lbp_standalone.
WARNING: [Synth 8-3332] Sequential element (CU/mem_dout_reg[6]) is unused and will be removed from module lbp_standalone.
WARNING: [Synth 8-3332] Sequential element (CU/mem_dout_reg[5]) is unused and will be removed from module lbp_standalone.
WARNING: [Synth 8-3332] Sequential element (CU/mem_dout_reg[4]) is unused and will be removed from module lbp_standalone.
WARNING: [Synth 8-3332] Sequential element (CU/mem_dout_reg[3]) is unused and will be removed from module lbp_standalone.
WARNING: [Synth 8-3332] Sequential element (CU/mem_dout_reg[2]) is unused and will be removed from module lbp_standalone.
WARNING: [Synth 8-3332] Sequential element (CU/mem_dout_reg[1]) is unused and will be removed from module lbp_standalone.
WARNING: [Synth 8-3332] Sequential element (CU/mem_dout_reg[0]) is unused and will be removed from module lbp_standalone.
WARNING: [Synth 8-3332] Sequential element (CU/mem_we_reg) is unused and will be removed from module lbp_standalone.
WARNING: [Synth 8-3332] Sequential element (CU/host_dout_reg[0]) is unused and will be removed from module lbp_standalone.
WARNING: [Synth 8-3332] Sequential element (CU/pu_reset_reg) is unused and will be removed from module lbp_standalone.
WARNING: [Synth 8-3332] Sequential element (CU/pu_enable_reg) is unused and will be removed from module lbp_standalone.
WARNING: [Synth 8-3332] Sequential element (PU/KIN_MEM/GPORT[0].cur_col_s_reg[31]) is unused and will be removed from module lbp_standalone.
WARNING: [Synth 8-3332] Sequential element (PU/KIN_MEM/GPORT[0].cur_col_s_reg[30]) is unused and will be removed from module lbp_standalone.
WARNING: [Synth 8-3332] Sequential element (PU/KIN_MEM/GPORT[0].cur_col_s_reg[29]) is unused and will be removed from module lbp_standalone.
WARNING: [Synth 8-3332] Sequential element (PU/KIN_MEM/GPORT[0].cur_col_s_reg[28]) is unused and will be removed from module lbp_standalone.
WARNING: [Synth 8-3332] Sequential element (PU/KIN_MEM/GPORT[0].cur_col_s_reg[27]) is unused and will be removed from module lbp_standalone.
WARNING: [Synth 8-3332] Sequential element (PU/KIN_MEM/GPORT[0].cur_col_s_reg[26]) is unused and will be removed from module lbp_standalone.
WARNING: [Synth 8-3332] Sequential element (PU/KIN_MEM/GPORT[0].cur_col_s_reg[25]) is unused and will be removed from module lbp_standalone.
WARNING: [Synth 8-3332] Sequential element (PU/KIN_MEM/GPORT[0].cur_col_s_reg[24]) is unused and will be removed from module lbp_standalone.
WARNING: [Synth 8-3332] Sequential element (PU/KIN_MEM/GPORT[0].cur_col_s_reg[23]) is unused and will be removed from module lbp_standalone.
WARNING: [Synth 8-3332] Sequential element (PU/KIN_MEM/GPORT[0].cur_col_s_reg[22]) is unused and will be removed from module lbp_standalone.
WARNING: [Synth 8-3332] Sequential element (PU/KIN_MEM/GPORT[0].cur_col_s_reg[21]) is unused and will be removed from module lbp_standalone.
WARNING: [Synth 8-3332] Sequential element (PU/KIN_MEM/GPORT[0].cur_col_s_reg[20]) is unused and will be removed from module lbp_standalone.
WARNING: [Synth 8-3332] Sequential element (PU/KIN_MEM/GPORT[0].cur_col_s_reg[19]) is unused and will be removed from module lbp_standalone.
WARNING: [Synth 8-3332] Sequential element (PU/KIN_MEM/GPORT[0].cur_col_s_reg[18]) is unused and will be removed from module lbp_standalone.
WARNING: [Synth 8-3332] Sequential element (PU/KIN_MEM/GPORT[0].cur_col_s_reg[17]) is unused and will be removed from module lbp_standalone.
WARNING: [Synth 8-3332] Sequential element (PU/KIN_MEM/GPORT[0].cur_col_s_reg[16]) is unused and will be removed from module lbp_standalone.
WARNING: [Synth 8-3332] Sequential element (PU/KIN_MEM/GPORT[0].cur_col_s_reg[15]) is unused and will be removed from module lbp_standalone.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 667.699 ; gain = 445.621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 667.699 ; gain = 445.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 667.699 ; gain = 445.621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 667.699 ; gain = 445.621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 667.699 ; gain = 445.621
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 667.699 ; gain = 445.621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 667.699 ; gain = 445.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 667.699 ; gain = 445.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 667.699 ; gain = 445.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 667.699 ; gain = 445.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     4|
|3     |LUT2 |     7|
|4     |LUT3 |    12|
|5     |LUT4 |    14|
|6     |LUT5 |    14|
|7     |LUT6 |    27|
|8     |FDRE |    60|
|9     |FDSE |     5|
|10    |IBUF |     3|
|11    |OBUF |     1|
+------+-----+------+

Report Instance Areas: 
+------+----------+--------------------+------+
|      |Instance  |Module              |Cells |
+------+----------+--------------------+------+
|1     |top       |                    |   148|
|2     |  CU      |control_unit        |    30|
|3     |  HIF     |host_interface_uart |   113|
|4     |    IUART |uart                |   113|
+------+----------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 667.699 ; gain = 445.621
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 977 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 667.699 ; gain = 120.168
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 667.699 ; gain = 445.621
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

157 Infos, 233 Warnings, 30 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 667.699 ; gain = 447.781
INFO: [Common 17-1381] The checkpoint 'Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/lbp_standalone/lbp_standalone.runs/synth_1/lbp_standalone.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 667.699 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Sep 19 02:30:08 2017...
