{"_id": "5166df2ae88f3d0ab9718da9", "categories": {"audience": [{"fullname": "Science/Research", "fullpath": "Intended Audience :: by Industry or Sector :: Science/Research", "id": 367, "shortname": "scienceresearch"}, {"fullname": "Developers", "fullpath": "Intended Audience :: by End-User Class :: Developers", "id": 3, "shortname": "developers"}, {"fullname": "Engineering", "fullpath": "Intended Audience :: by Industry or Sector :: Engineering", "id": 729, "shortname": "audienceengineering"}], "database": [], "developmentstatus": [{"fullname": "3 - Alpha", "fullpath": "Development Status :: 3 - Alpha", "id": 9, "shortname": "alpha"}], "environment": [{"fullname": "Command-line", "fullpath": "User Interface :: Textual :: Command-line", "id": 459, "shortname": "ui_commandline"}], "language": [{"fullname": "Perl", "fullpath": "Programming Language :: Perl", "id": 176, "shortname": "perl"}, {"fullname": "VHDL/Verilog", "fullpath": "Programming Language :: VHDL/Verilog", "id": 551, "shortname": "vhdl_verilog"}], "license": [{"fullname": "GNU General Public License version 3.0 (GPLv3)", "fullpath": "License :: OSI-Approved Open Source :: GNU General Public License version 3.0 (GPLv3)", "id": 679, "shortname": "gplv3"}], "os": [{"fullname": "All POSIX (Linux/BSD/UNIX-like OSes)", "fullpath": "Operating System :: Grouping and Descriptive Categories :: All POSIX (Linux/BSD/UNIX-like OSes)", "id": 200, "shortname": "posix"}], "topic": [{"fullname": "Text Processing", "fullpath": "Topic :: Text Editors :: Text Processing", "id": 285, "shortname": "textprocessing"}, {"fullname": "Hardware", "fullpath": "Topic :: System :: Hardware", "id": 146, "shortname": "hardware"}, {"fullname": "Electronic Design Automation (EDA)", "fullpath": "Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)", "id": 246, "shortname": "eda"}], "translation": []}, "creation_date": "2010-06-11", "developers": [{"name": " estool", "url": "http://sourceforge.net/u/estool/", "username": "estool"}], "external_homepage": "http://smgenerator.sourceforge.net", "icon_url": null, "labels": [], "moved_to_url": "", "name": "SmGen", "preferred_support_tool": "_url", "preferred_support_url": "http://sourceforge.net/projects/smgenerator/forums/forum/1161791", "private": false, "screenshots": [], "short_description": "SmGen is a finite state machine generator for Verilog. Not an FSM entry tool though. The input is behavioral-like Verilog. SmGen generates a synthesizabe FSM based design from it. Clock boundaries are explicitly provided by the designer.", "shortname": "smgenerator", "socialnetworks": [], "status": "active", "summary": "", "tools": [{"label": "Support", "mount_point": "support", "name": "support"}, {"label": "Summary", "mount_point": "summary", "name": "summary", "sourceforge_group_id": 328297}, {"label": "Reviews", "mount_point": "reviews", "name": "reviews"}, {"label": "Files", "mount_point": "files", "name": "files"}, {"label": "Wiki", "mount_point": "wiki", "name": "wiki"}, {"label": "Activity", "mount_point": "activity", "name": "activity"}], "url": "http://sourceforge.net/p/smgenerator/", "video_url": ""}
