
---------- Begin Simulation Statistics ----------
final_tick                                 2199938500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 113296                       # Simulator instruction rate (inst/s)
host_mem_usage                                 724072                       # Number of bytes of host memory used
host_op_rate                                   208397                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    33.77                       # Real time elapsed on the host
host_tick_rate                               65136985                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     3826457                       # Number of instructions simulated
sim_ops                                       7038402                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002200                       # Number of seconds simulated
sim_ticks                                  2199938500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                   5090196                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3576345                       # number of cc regfile writes
system.cpu.committedInsts                     3826457                       # Number of Instructions Simulated
system.cpu.committedOps                       7038402                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.149857                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.149857                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                    216762                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   142917                       # number of floating regfile writes
system.cpu.idleCycles                          167025                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                84234                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   979956                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.085988                       # Inst execution rate
system.cpu.iew.exec_refs                      1562958                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     484229                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  475259                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1217159                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                234                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              8553                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               618875                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            10337708                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1078729                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            171029                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               9178094                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   5237                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                138842                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  80764                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                146207                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            368                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        46938                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          37296                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  12913372                       # num instructions consuming a value
system.cpu.iew.wb_count                       9067179                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.532462                       # average fanout of values written-back
system.cpu.iew.wb_producers                   6875877                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.060780                       # insts written-back per cycle
system.cpu.iew.wb_sent                        9125920                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 15168991                       # number of integer regfile reads
system.cpu.int_regfile_writes                 8741706                       # number of integer regfile writes
system.cpu.ipc                               0.869673                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.869673                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            182234      1.95%      1.95% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               6851404     73.28%     75.23% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                20613      0.22%     75.45% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                632012      6.76%     82.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                1290      0.01%     82.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     82.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     82.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     82.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     82.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     82.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     82.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     82.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 2446      0.03%     82.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     82.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                31575      0.34%     82.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     82.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                12018      0.13%     82.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                8708      0.09%     82.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     82.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     82.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1232      0.01%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd              16      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             535      0.01%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv             232      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1027472     10.99%     93.82% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              447305      4.78%     98.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           77319      0.83%     99.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          52712      0.56%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                9349123                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  227310                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              436684                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       195193                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             355016                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      138491                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014813                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  110402     79.72%     79.72% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     79.72% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     79.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     79.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     79.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     79.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     79.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     79.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     79.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     79.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     79.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     79.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     79.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    473      0.34%     80.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     80.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     56      0.04%     80.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    90      0.06%     80.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     80.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     80.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     80.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     80.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     80.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     80.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     80.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     80.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     80.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     80.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     80.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     80.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     80.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     80.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     80.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     80.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     80.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     80.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     80.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     80.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     80.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     80.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     80.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     80.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     80.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     80.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     80.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     80.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     80.16% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   3859      2.79%     82.95% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  4984      3.60%     86.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             12762      9.22%     95.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             5865      4.23%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                9078070                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           22650433                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      8871986                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          13282318                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   10335013                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   9349123                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2695                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         3299300                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             17527                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           2480                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      4202617                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       4232853                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.208705                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.356109                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1717532     40.58%     40.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              338231      7.99%     48.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              476777     11.26%     59.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              449906     10.63%     70.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              401469      9.48%     79.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              310631      7.34%     87.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              289829      6.85%     94.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              178209      4.21%     98.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               70269      1.66%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         4232853                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.124860                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            224830                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           154357                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1217159                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              618875                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 3401113                       # number of misc regfile reads
system.cpu.numCycles                          4399878                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            4916                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   419                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5411                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         13202                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        35875                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1935                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        72775                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1935                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               4044                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2977                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2434                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3747                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3747                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4044                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        20993                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        20993                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  20993                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       689152                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       689152                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  689152                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              7791                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7791    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                7791                       # Request fanout histogram
system.membus.reqLayer2.occupancy            26860500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           41300750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2199938500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             26679                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        23045                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        10168                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            9799                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            10220                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           10220                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         10681                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        15999                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        31529                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        78145                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                109674                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      1334272                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2962368                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                4296640                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            7137                       # Total snoops (count)
system.tol2bus.snoopTraffic                    190528                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            44037                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.044054                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.205217                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  42097     95.59%     95.59% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1940      4.41%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              44037                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           66623500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          39328999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          16021996                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.7                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2199938500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 8662                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                20445                       # number of demand (read+write) hits
system.l2.demand_hits::total                    29107                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                8662                       # number of overall hits
system.l2.overall_hits::.cpu.data               20445                       # number of overall hits
system.l2.overall_hits::total                   29107                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2019                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               5774                       # number of demand (read+write) misses
system.l2.demand_misses::total                   7793                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2019                       # number of overall misses
system.l2.overall_misses::.cpu.data              5774                       # number of overall misses
system.l2.overall_misses::total                  7793                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    165360000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    452848000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        618208000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    165360000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    452848000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       618208000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            10681                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            26219                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                36900                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           10681                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           26219                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               36900                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.189027                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.220222                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.211192                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.189027                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.220222                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.211192                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 81901.931649                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 78428.818843                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79328.628256                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 81901.931649                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 78428.818843                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79328.628256                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                2977                       # number of writebacks
system.l2.writebacks::total                      2977                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          2019                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          5773                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              7792                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2019                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         5773                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             7792                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    145180000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    395023500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    540203500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    145180000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    395023500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    540203500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.189027                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.220184                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.211165                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.189027                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.220184                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.211165                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 71906.884596                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 68426.034990                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69327.964579                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 71906.884596                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 68426.034990                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69327.964579                       # average overall mshr miss latency
system.l2.replacements                           7137                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        20068                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            20068                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        20068                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        20068                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        10166                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            10166                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        10166                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        10166                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          209                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           209                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              6473                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  6473                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3747                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3747                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    289066000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     289066000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         10220                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             10220                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.366634                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.366634                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77145.983453                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77145.983453                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3747                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3747                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    251596000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    251596000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.366634                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.366634                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67145.983453                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67145.983453                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           8662                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               8662                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2019                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2019                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    165360000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    165360000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        10681                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          10681                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.189027                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.189027                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 81901.931649                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81901.931649                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2019                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2019                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    145180000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    145180000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.189027                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.189027                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 71906.884596                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71906.884596                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         13972                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             13972                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         2027                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2027                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    163782000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    163782000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        15999                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         15999                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.126695                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.126695                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80800.197336                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80800.197336                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         2026                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2026                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    143427500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    143427500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.126633                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.126633                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70793.435341                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70793.435341                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   2199938500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1932.585389                       # Cycle average of tags in use
system.l2.tags.total_refs                       72559                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      9185                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.899728                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     184.727373                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       313.666770                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1434.191246                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.090199                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.153158                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.700289                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.943645                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          211                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1371                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          391                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    300265                       # Number of tag accesses
system.l2.tags.data_accesses                   300265                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2199938500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples      2962.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2018.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5659.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001040624500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          175                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          175                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               18479                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2756                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        7791                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2977                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7791                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2977                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    114                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    15                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.85                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  7791                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2977                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6334                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1024                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     251                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      49                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          175                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      43.760000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.525081                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    157.409122                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            163     93.14%     93.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            6      3.43%     96.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            2      1.14%     97.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            1      0.57%     98.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            1      0.57%     98.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            1      0.57%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            1      0.57%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           175                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          175                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.748571                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.715007                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.085265                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              114     65.14%     65.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      2.29%     67.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               47     26.86%     94.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                7      4.00%     98.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      1.71%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           175                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    7296                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  498624                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               190528                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    226.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     86.61                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    2199833000                       # Total gap between requests
system.mem_ctrls.avgGap                     204293.55                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       129152                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       362176                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       187584                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 58707095.675629116595                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 164630056.703857868910                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 85267838.169112458825                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2018                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         5773                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         2977                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     62066000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    159074000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  48980874250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     30756.19                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     27554.82                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  16453098.51                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       129152                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       369472                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        498624                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       129152                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       129152                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       190528                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       190528                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2018                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         5773                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           7791                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         2977                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          2977                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     58707096                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    167946513                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        226653609                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     58707096                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     58707096                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     86606057                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        86606057                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     86606057                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     58707096                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    167946513                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       313259666                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 7677                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                2931                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          434                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          506                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          683                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          474                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          438                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          734                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          562                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          365                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          480                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          628                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          548                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          281                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          375                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          396                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          485                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          288                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          160                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          148                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          217                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          204                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          158                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          374                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          275                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          146                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          133                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          192                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          171                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11           91                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12           87                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          239                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          228                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          108                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                77196250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              38385000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          221140000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10055.52                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28805.52                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                6060                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               2353                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            78.94                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           80.28                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         2182                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   309.822181                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   193.106613                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   307.553082                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          714     32.72%     32.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          527     24.15%     56.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          288     13.20%     70.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          171      7.84%     77.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          108      4.95%     82.86% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           75      3.44%     86.30% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           51      2.34%     88.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           52      2.38%     91.02% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          196      8.98%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         2182                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                491328                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             187584                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              223.337152                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               85.267838                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.41                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.74                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.67                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               79.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy         7161420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         3783615                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       24854340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy       6519780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 173328480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    588229740                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    349425120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    1153302495                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   524.243062                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    902657000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     73320000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1223961500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy         8510880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         4497075                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       29959440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy       8780040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 173328480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    564811290                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    369145920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    1159033125                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   526.847966                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    954216000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     73320000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1172402500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2199938500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   2199938500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.rename.squashCycles                  80764                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1133154                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  688406                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1586                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   1526916                       # Number of cycles rename is running
system.cpu.rename.unblockCycles                802027                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               10914850                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2119                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 236130                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  58122                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 407225                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents           31423                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            14783647                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    29444403                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 18405545                       # Number of integer rename lookups
system.cpu.rename.fpLookups                    254887                       # Number of floating rename lookups
system.cpu.rename.committedMaps               9881300                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  4902341                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      10                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  12                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1223055                       # count of insts added to the skid buffer
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2199938500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2199938500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       906349                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           906349                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       906349                       # number of overall hits
system.cpu.icache.overall_hits::total          906349                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        12172                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          12172                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        12172                       # number of overall misses
system.cpu.icache.overall_misses::total         12172                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    340151499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    340151499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    340151499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    340151499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       918521                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       918521                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       918521                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       918521                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.013252                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.013252                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.013252                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.013252                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 27945.407410                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 27945.407410                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 27945.407410                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 27945.407410                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          847                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                13                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    65.153846                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        10168                       # number of writebacks
system.cpu.icache.writebacks::total             10168                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1491                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1491                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1491                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1491                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        10681                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        10681                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        10681                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        10681                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    273259499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    273259499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    273259499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    273259499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.011628                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.011628                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.011628                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.011628                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 25583.699934                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 25583.699934                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 25583.699934                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 25583.699934                       # average overall mshr miss latency
system.cpu.icache.replacements                  10168                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       906349                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          906349                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        12172                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         12172                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    340151499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    340151499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       918521                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       918521                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.013252                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.013252                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 27945.407410                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 27945.407410                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1491                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1491                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        10681                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        10681                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    273259499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    273259499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.011628                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.011628                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 25583.699934                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 25583.699934                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2199938500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           504.653020                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              917029                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             10680                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             85.864139                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   504.653020                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.985650                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.985650                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          104                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          130                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          216                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1847722                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1847722                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2199938500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                       81314                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  424326                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 1113                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 368                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 255738                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                  602                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    251                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.dtb.rdAccesses                     1081296                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      484943                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           443                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           264                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2199938500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2199938500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2199938500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      919360                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           995                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2199938500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  1006451                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               1467343                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   1385238                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                293057                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  80764                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved               694952                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  3930                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               11220460                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 17019                       # Number of squashed instructions handled by decode
system.cpu.rob.reads                         13605684                       # The number of ROB reads
system.cpu.rob.writes                        20972441                       # The number of ROB writes
system.cpu.dcache.demand_hits::.cpu.data      1272888                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1272888                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1280626                       # number of overall hits
system.cpu.dcache.overall_hits::total         1280626                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        81375                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          81375                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        82023                       # number of overall misses
system.cpu.dcache.overall_misses::total         82023                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1718000493                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1718000493                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1718000493                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1718000493                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1354263                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1354263                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1362649                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1362649                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.060088                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.060088                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.060194                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.060194                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 21112.141235                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 21112.141235                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 20945.350609                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 20945.350609                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         7974                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          493                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               322                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    24.763975                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   246.500000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        20068                       # number of writebacks
system.cpu.dcache.writebacks::total             20068                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        55594                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        55594                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        55594                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        55594                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        25781                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        25781                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        26219                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        26219                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    697636994                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    697636994                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    709002994                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    709002994                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.019037                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.019037                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.019241                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.019241                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 27060.121562                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 27060.121562                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 27041.572676                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 27041.572676                       # average overall mshr miss latency
system.cpu.dcache.replacements                  25707                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       919275                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          919275                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        71147                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         71147                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1334418500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1334418500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       990422                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       990422                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.071835                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.071835                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 18755.794341                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 18755.794341                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        55586                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        55586                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        15561                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        15561                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    324495500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    324495500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.015711                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.015711                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 20853.126406                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 20853.126406                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       353613                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         353613                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        10228                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        10228                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    383581993                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    383581993                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       363841                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       363841                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.028111                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.028111                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 37503.127982                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 37503.127982                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            8                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            8                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        10220                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10220                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    373141494                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    373141494                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.028089                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.028089                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 36510.909393                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 36510.909393                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         7738                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          7738                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          648                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          648                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8386                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8386                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.077272                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.077272                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          438                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          438                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     11366000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     11366000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.052230                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.052230                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 25949.771689                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 25949.771689                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2199938500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           495.467489                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1306845                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             26219                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             49.843434                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   495.467489                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.967710                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.967710                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           81                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          410                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2751517                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2751517                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2199938500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   2199938500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1375869                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1202615                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80730                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               745113                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  739234                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.210992                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   40869                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 16                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           15226                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              11035                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             4191                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          788                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         3221167                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             215                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             77701                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples      3781655                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.861196                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.603038                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         1773540     46.90%     46.90% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1          653608     17.28%     64.18% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          309403      8.18%     72.36% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          326856      8.64%     81.01% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          151464      4.01%     85.01% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5           69483      1.84%     86.85% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           48397      1.28%     88.13% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           49465      1.31%     89.44% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          399439     10.56%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total      3781655                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted              3826457                       # Number of instructions committed
system.cpu.commit.opsCommitted                7038402                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     1155970                       # Number of memory references committed
system.cpu.commit.loads                        792833                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     810682                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     123616                       # Number of committed floating point instructions.
system.cpu.commit.integer                     6818711                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                 29680                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       138398      1.97%      1.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu      5098922     72.44%     74.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        20135      0.29%     74.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       568663      8.08%     82.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          980      0.01%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2442      0.03%     82.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     82.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        30662      0.44%     83.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     83.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        11988      0.17%     83.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc         8480      0.12%     83.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     83.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     83.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1222      0.02%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd           16      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt          393      0.01%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv          131      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead       765075     10.87%     94.45% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite       343540      4.88%     99.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        27758      0.39%     99.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite        19597      0.28%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total      7038402                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        399439                       # number cycles where commit BW limit reached
system.cpu.thread0.numInsts                   3826457                       # Number of Instructions committed
system.cpu.thread0.numOps                     7038402                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu.fetch.icacheStallCycles            1187741                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                        6646033                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     1375869                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             791138                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       2954437                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  169124                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  930                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          5116                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            2                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           65                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                    918522                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 30291                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples            4232853                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.796034                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.419267                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  2286241     54.01%     54.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                    84752      2.00%     56.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   151577      3.58%     59.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   165125      3.90%     63.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   122103      2.88%     66.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   151818      3.59%     69.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   138132      3.26%     73.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   189215      4.47%     77.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                   943890     22.30%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total              4232853                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.312706                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.510504                       # Number of inst fetches per cycle

---------- End Simulation Statistics   ----------
