Vivado Simulator v2025.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot dataproc_tb_behav xil_defaultlib.dataproc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.picorv32_pcpi_fast_mul
Compiling module xil_defaultlib.picorv32(COMPRESSED_ISA=1'b1,ENA...
Compiling module xil_defaultlib.spimemio_xfer
Compiling module xil_defaultlib.spimemio
Compiling module xil_defaultlib.simpleuart
Compiling module xil_defaultlib.data_prod
Compiling module xil_defaultlib.data_proc
Compiling module xil_defaultlib.data_proc_wrapper
Compiling module xil_defaultlib.soc_mem(WORDS=32768)
Compiling module xil_defaultlib.rvsoc(BARREL_SHIFTER=1'b0,ENABLE...
Compiling module xil_defaultlib.rvsoc_wrapper
Compiling module xil_defaultlib.spiflash
Compiling module xil_defaultlib.dataproc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot dataproc_tb_behav
