
*** Running vivado
    with args -log main_module.vds -m64 -mode batch -messageDb vivado.pb -notrace -source main_module.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source main_module.tcl -notrace
Command: synth_design -top main_module -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12566 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1046.117 ; gain = 154.137 ; free physical = 1144 ; free virtual = 13616
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main_module' [/home/strawberrylin/gitrepository/VerilogCourseDesign/flatdesign/flatdesign.srcs/sources_1/new/main_module.v:23]
INFO: [Synth 8-638] synthesizing module 'display_module' [/home/strawberrylin/gitrepository/VerilogCourseDesign/flatdesign/flatdesign.srcs/sources_1/new/display_module.v:23]
INFO: [Synth 8-638] synthesizing module 'dclock_1000Hz' [/home/strawberrylin/gitrepository/VerilogCourseDesign/flatdesign/flatdesign.srcs/sources_1/new/dclock_1000Hz.v:23]
INFO: [Synth 8-256] done synthesizing module 'dclock_1000Hz' (1#1) [/home/strawberrylin/gitrepository/VerilogCourseDesign/flatdesign/flatdesign.srcs/sources_1/new/dclock_1000Hz.v:23]
INFO: [Synth 8-638] synthesizing module 'seven_segment' [/home/strawberrylin/gitrepository/VerilogCourseDesign/flatdesign/flatdesign.srcs/sources_1/new/seven_segment.v:23]
INFO: [Synth 8-256] done synthesizing module 'seven_segment' (2#1) [/home/strawberrylin/gitrepository/VerilogCourseDesign/flatdesign/flatdesign.srcs/sources_1/new/seven_segment.v:23]
WARNING: [Synth 8-567] referenced signal 'power' should be on the sensitivity list [/home/strawberrylin/gitrepository/VerilogCourseDesign/flatdesign/flatdesign.srcs/sources_1/new/display_module.v:47]
INFO: [Synth 8-256] done synthesizing module 'display_module' (3#1) [/home/strawberrylin/gitrepository/VerilogCourseDesign/flatdesign/flatdesign.srcs/sources_1/new/display_module.v:23]
INFO: [Synth 8-256] done synthesizing module 'main_module' (4#1) [/home/strawberrylin/gitrepository/VerilogCourseDesign/flatdesign/flatdesign.srcs/sources_1/new/main_module.v:23]
WARNING: [Synth 8-3331] design display_module has unconnected port data3[3]
WARNING: [Synth 8-3331] design display_module has unconnected port data3[2]
WARNING: [Synth 8-3331] design display_module has unconnected port data3[1]
WARNING: [Synth 8-3331] design display_module has unconnected port data3[0]
WARNING: [Synth 8-3331] design display_module has unconnected port data6[3]
WARNING: [Synth 8-3331] design display_module has unconnected port data6[2]
WARNING: [Synth 8-3331] design display_module has unconnected port data6[1]
WARNING: [Synth 8-3331] design display_module has unconnected port data6[0]
WARNING: [Synth 8-3331] design main_module has unconnected port out_uprequire[3]
WARNING: [Synth 8-3331] design main_module has unconnected port out_downrequire[3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1086.555 ; gain = 194.574 ; free physical = 1102 ; free virtual = 13574
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1086.555 ; gain = 194.574 ; free physical = 1102 ; free virtual = 13574
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/strawberrylin/gitrepository/VerilogCourseDesign/flatdesign/flatdesign.srcs/constrs_1/new/liftdesign_t.xdc]
Finished Parsing XDC File [/home/strawberrylin/gitrepository/VerilogCourseDesign/flatdesign/flatdesign.srcs/constrs_1/new/liftdesign_t.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/strawberrylin/gitrepository/VerilogCourseDesign/flatdesign/flatdesign.srcs/constrs_1/new/liftdesign_t.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1424.266 ; gain = 0.000 ; free physical = 930 ; free virtual = 13402
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1424.266 ; gain = 532.285 ; free physical = 929 ; free virtual = 13401
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1424.266 ; gain = 532.285 ; free physical = 929 ; free virtual = 13401
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1424.266 ; gain = 532.285 ; free physical = 929 ; free virtual = 13401
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "dclk" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "clo_lable" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clo_lable" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "startchange" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "upled" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clo_lable" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clo_lable" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "startchange" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "upled" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "liftstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "liftstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "liftstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dcount5" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1424.266 ; gain = 532.285 ; free physical = 914 ; free virtual = 13386
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     27 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
+---Registers : 
	               32 Bit    Registers := 1     
	               27 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	  10 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   5 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   6 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 57    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
	  11 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	  10 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module main_module 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	  10 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   5 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   6 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 56    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
	  11 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	  10 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module dclock_1000Hz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module seven_segment 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module display_module 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1424.266 ; gain = 532.285 ; free physical = 914 ; free virtual = 13386
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "DISPLAY/DCLOCK/dclk" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design main_module has unconnected port out_uprequire[3]
WARNING: [Synth 8-3331] design main_module has unconnected port out_downrequire[3]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1424.266 ; gain = 532.285 ; free physical = 914 ; free virtual = 13386
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1424.266 ; gain = 532.285 ; free physical = 914 ; free virtual = 13386

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (startchange_reg)
WARNING: [Synth 8-3332] Sequential element (startchange_reg) is unused and will be removed from module main_module.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1424.266 ; gain = 532.285 ; free physical = 900 ; free virtual = 13372
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1424.266 ; gain = 532.285 ; free physical = 900 ; free virtual = 13372

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1424.266 ; gain = 532.285 ; free physical = 853 ; free virtual = 13324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1424.266 ; gain = 532.285 ; free physical = 853 ; free virtual = 13324
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1433.281 ; gain = 541.301 ; free physical = 824 ; free virtual = 13295
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1433.281 ; gain = 541.301 ; free physical = 824 ; free virtual = 13295

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1433.281 ; gain = 541.301 ; free physical = 824 ; free virtual = 13295
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1433.281 ; gain = 541.301 ; free physical = 824 ; free virtual = 13295
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1433.281 ; gain = 541.301 ; free physical = 824 ; free virtual = 13295
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1433.281 ; gain = 541.301 ; free physical = 824 ; free virtual = 13295
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1433.281 ; gain = 541.301 ; free physical = 824 ; free virtual = 13295
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1433.281 ; gain = 541.301 ; free physical = 824 ; free virtual = 13295
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1433.281 ; gain = 541.301 ; free physical = 824 ; free virtual = 13295
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    23|
|3     |LUT1   |    61|
|4     |LUT2   |    31|
|5     |LUT3   |    29|
|6     |LUT4   |    61|
|7     |LUT5   |    31|
|8     |LUT6   |   131|
|9     |MUXF7  |     1|
|10    |FDRE   |    92|
|11    |FDSE   |     1|
|12    |IBUF   |    14|
|13    |OBUF   |    31|
+------+-------+------+

Report Instance Areas: 
+------+-----------+---------------+------+
|      |Instance   |Module         |Cells |
+------+-----------+---------------+------+
|1     |top        |               |   507|
|2     |  DISPLAY  |display_module |   115|
|3     |    DCLOCK |dclock_1000Hz  |    71|
+------+-----------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1433.281 ; gain = 541.301 ; free physical = 824 ; free virtual = 13295
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1433.281 ; gain = 116.449 ; free physical = 824 ; free virtual = 13295
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1433.289 ; gain = 541.309 ; free physical = 824 ; free virtual = 13295
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 37 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1433.289 ; gain = 466.754 ; free physical = 824 ; free virtual = 13295
report_utilization: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1465.297 ; gain = 0.000 ; free physical = 824 ; free virtual = 13295
INFO: [Common 17-206] Exiting Vivado at Fri Sep 30 09:43:04 2016...
