; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1
@.str.2 = private unnamed_addr constant [17 x i8] c"__CUDA_PREC_SQRT\00", align 1

define void @triton_poi_fused_add_div_mean_mul_relu_std_sub_0(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, i32 %4) local_unnamed_addr !dbg !7 {
  %6 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #3, !dbg !10
  %7 = shl i32 %6, 8, !dbg !11
  %8 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %9 = shl i32 %8, 1, !dbg !12
  %10 = and i32 %9, 254, !dbg !12
  %11 = or disjoint i32 %7, %10, !dbg !13
  %12 = icmp slt i32 %11, 256, !dbg !14
  %.frozen = freeze i32 %11, !dbg !15
  %13 = sdiv i32 %.frozen, 4, !dbg !15
  %14 = mul i32 %13, 4, !dbg !16
  %.decomposed = sub i32 %.frozen, %14, !dbg !16
  %15 = sext i32 %.decomposed to i64, !dbg !17
  %16 = getelementptr float, ptr addrspace(1) %1, i64 %15, !dbg !17
  %17 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %16, i1 %12) #3, !dbg !18
  %18 = sext i32 %11 to i64, !dbg !19
  %19 = getelementptr float, ptr addrspace(1) %2, i64 %18, !dbg !19
  %20 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %19, i1 %12) #3, !dbg !20
  %21 = shl nsw i32 %13, 2, !dbg !21
  %22 = sext i32 %21 to i64, !dbg !22
  %23 = getelementptr float, ptr addrspace(1) %2, i64 %22, !dbg !22
  %24 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %23, i1 %12) #3, !dbg !23
  %25 = bitcast i32 %24 to float, !dbg !23
  %26 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %23, i1 %12) #3, !dbg !23
  %27 = bitcast i32 %26 to float, !dbg !23
  %28 = or disjoint i32 %21, 1, !dbg !24
  %29 = sext i32 %28 to i64, !dbg !25
  %30 = getelementptr float, ptr addrspace(1) %2, i64 %29, !dbg !25
  %31 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %30, i1 %12) #3, !dbg !26
  %32 = bitcast i32 %31 to float, !dbg !26
  %33 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %30, i1 %12) #3, !dbg !26
  %34 = bitcast i32 %33 to float, !dbg !26
  %35 = or disjoint i32 %21, 2, !dbg !27
  %36 = sext i32 %35 to i64, !dbg !28
  %37 = getelementptr float, ptr addrspace(1) %2, i64 %36, !dbg !28
  %38 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %37, i1 %12) #3, !dbg !29
  %39 = bitcast i32 %38 to float, !dbg !29
  %40 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %37, i1 %12) #3, !dbg !29
  %41 = bitcast i32 %40 to float, !dbg !29
  %42 = or disjoint i32 %21, 3, !dbg !30
  %43 = sext i32 %42 to i64, !dbg !31
  %44 = getelementptr float, ptr addrspace(1) %2, i64 %43, !dbg !31
  %45 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %44, i1 %12) #3, !dbg !32
  %46 = bitcast i32 %45 to float, !dbg !32
  %47 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %44, i1 %12) #3, !dbg !32
  %48 = bitcast i32 %47 to float, !dbg !32
  %49 = getelementptr float, ptr addrspace(1) %3, i64 %15, !dbg !33
  %50 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %49, i1 %12) #3, !dbg !34
  %51 = fcmp olt float %25, 0.000000e+00, !dbg !35
  %52 = fcmp olt float %27, 0.000000e+00, !dbg !35
  %53 = select i1 %51, float 0.000000e+00, float %25, !dbg !39
  %54 = select i1 %52, float 0.000000e+00, float %27, !dbg !39
  %55 = fcmp olt float %32, 0.000000e+00, !dbg !40
  %56 = fcmp olt float %34, 0.000000e+00, !dbg !40
  %57 = select i1 %55, float 0.000000e+00, float %32, !dbg !42
  %58 = select i1 %56, float 0.000000e+00, float %34, !dbg !42
  %59 = fadd float %53, %57, !dbg !43
  %60 = fadd float %54, %58, !dbg !43
  %61 = fcmp olt float %39, 0.000000e+00, !dbg !44
  %62 = fcmp olt float %41, 0.000000e+00, !dbg !44
  %63 = select i1 %61, float 0.000000e+00, float %39, !dbg !46
  %64 = select i1 %62, float 0.000000e+00, float %41, !dbg !46
  %65 = fadd float %59, %63, !dbg !47
  %66 = fadd float %60, %64, !dbg !47
  %67 = fcmp olt float %46, 0.000000e+00, !dbg !48
  %68 = fcmp olt float %48, 0.000000e+00, !dbg !48
  %69 = select i1 %67, float 0.000000e+00, float %46, !dbg !50
  %70 = select i1 %68, float 0.000000e+00, float %48, !dbg !50
  %71 = fadd float %65, %69, !dbg !51
  %72 = fadd float %66, %70, !dbg !51
  %73 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %71, float 4.000000e+00) #3, !dbg !52
  %74 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %72, float 4.000000e+00) #3, !dbg !52
  %75 = fsub float %53, %73, !dbg !53
  %76 = fsub float %54, %74, !dbg !53
  %77 = fmul float %75, %75, !dbg !54
  %78 = fmul float %76, %76, !dbg !54
  %79 = fsub float %57, %73, !dbg !55
  %80 = fsub float %58, %74, !dbg !55
  %81 = fmul float %79, %79, !dbg !56
  %82 = fmul float %80, %80, !dbg !56
  %83 = fadd float %77, %81, !dbg !57
  %84 = fadd float %78, %82, !dbg !57
  %85 = fsub float %63, %73, !dbg !58
  %86 = fsub float %64, %74, !dbg !58
  %87 = fmul float %85, %85, !dbg !59
  %88 = fmul float %86, %86, !dbg !59
  %89 = fadd float %87, %83, !dbg !60
  %90 = fadd float %88, %84, !dbg !60
  %91 = fsub float %69, %73, !dbg !61
  %92 = fsub float %70, %74, !dbg !61
  %93 = fmul float %91, %91, !dbg !62
  %94 = fmul float %92, %92, !dbg !62
  %95 = fadd float %93, %89, !dbg !63
  %96 = fadd float %94, %90, !dbg !63
  %97 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %95, float 3.000000e+00) #3, !dbg !64
  %98 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %96, float 3.000000e+00) #3, !dbg !64
  %99 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !65
  %.not.i = icmp eq i32 %99, 0, !dbg !65
  %100 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #3, !dbg !65
  %.not1.i = icmp eq i32 %100, 0, !dbg !65
  br i1 %.not.i, label %106, label %101, !dbg !65

101:                                              ; preds = %5
  br i1 %.not1.i, label %104, label %102, !dbg !65

102:                                              ; preds = %101
  %103 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %97) #3, !dbg !65
  br label %__nv_sqrtf.exit, !dbg !65

104:                                              ; preds = %101
  %105 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %97) #3, !dbg !65
  br label %__nv_sqrtf.exit, !dbg !65

106:                                              ; preds = %5
  br i1 %.not1.i, label %109, label %107, !dbg !65

107:                                              ; preds = %106
  %108 = tail call float @llvm.nvvm.sqrt.rn.f(float %97) #3, !dbg !65
  br label %__nv_sqrtf.exit, !dbg !65

109:                                              ; preds = %106
  %110 = tail call float @llvm.nvvm.sqrt.approx.f(float %97) #3, !dbg !65
  br label %__nv_sqrtf.exit, !dbg !65

__nv_sqrtf.exit:                                  ; preds = %102, %104, %107, %109
  %.0.i = phi float [ %103, %102 ], [ %105, %104 ], [ %108, %107 ], [ %110, %109 ], !dbg !65
  %111 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !65
  %.not.i1 = icmp eq i32 %111, 0, !dbg !65
  %112 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #3, !dbg !65
  %.not1.i4 = icmp eq i32 %112, 0, !dbg !65
  br i1 %.not.i1, label %118, label %113, !dbg !65

113:                                              ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i4, label %116, label %114, !dbg !65

114:                                              ; preds = %113
  %115 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %98) #3, !dbg !65
  br label %__nv_sqrtf.exit5, !dbg !65

116:                                              ; preds = %113
  %117 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %98) #3, !dbg !65
  br label %__nv_sqrtf.exit5, !dbg !65

118:                                              ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i4, label %121, label %119, !dbg !65

119:                                              ; preds = %118
  %120 = tail call float @llvm.nvvm.sqrt.rn.f(float %98) #3, !dbg !65
  br label %__nv_sqrtf.exit5, !dbg !65

121:                                              ; preds = %118
  %122 = tail call float @llvm.nvvm.sqrt.approx.f(float %98) #3, !dbg !65
  br label %__nv_sqrtf.exit5, !dbg !65

__nv_sqrtf.exit5:                                 ; preds = %114, %116, %119, %121
  %.0.i3 = phi float [ %115, %114 ], [ %117, %116 ], [ %120, %119 ], [ %122, %121 ], !dbg !65
  %123 = extractvalue { i32, i32 } %20, 1, !dbg !20
  %124 = bitcast i32 %123 to float, !dbg !20
  %125 = fcmp olt float %124, 0.000000e+00, !dbg !66
  %126 = select i1 %125, float 0.000000e+00, float %124, !dbg !68
  %127 = fsub float %126, %74, !dbg !69
  %128 = extractvalue { i32, i32 } %17, 1, !dbg !18
  %129 = bitcast i32 %128 to float, !dbg !18
  %130 = fmul float %127, %129, !dbg !70
  %131 = extractvalue { i32, i32 } %20, 0, !dbg !20
  %132 = bitcast i32 %131 to float, !dbg !20
  %133 = fcmp olt float %132, 0.000000e+00, !dbg !66
  %134 = select i1 %133, float 0.000000e+00, float %132, !dbg !68
  %135 = fsub float %134, %73, !dbg !69
  %136 = extractvalue { i32, i32 } %17, 0, !dbg !18
  %137 = bitcast i32 %136 to float, !dbg !18
  %138 = fmul float %135, %137, !dbg !70
  %139 = extractvalue { i32, i32 } %50, 1, !dbg !34
  %140 = bitcast i32 %139 to float, !dbg !34
  %141 = extractvalue { i32, i32 } %50, 0, !dbg !34
  %142 = bitcast i32 %141 to float, !dbg !34
  %143 = fadd float %.0.i, 0x3EB0C6F7A0000000, !dbg !71
  %144 = fadd float %.0.i3, 0x3EB0C6F7A0000000, !dbg !71
  %145 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %138, float %143) #3, !dbg !72
  %146 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %130, float %144) #3, !dbg !72
  %147 = fadd float %145, %142, !dbg !73
  %148 = fadd float %146, %140, !dbg !73
  %149 = fadd float %147, %132, !dbg !74
  %150 = fadd float %148, %124, !dbg !74
  %151 = getelementptr float, ptr addrspace(1) %0, i64 %18, !dbg !75
  %152 = bitcast float %149 to i32, !dbg !76
  %153 = bitcast float %150 to i32, !dbg !76
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %152, i32 %153, ptr addrspace(1) %151, i1 %12) #3, !dbg !76
  ret void, !dbg !77
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #1

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.ftz.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.ftz.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.f(float) #2

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #2 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #3 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "c6juvg4osepn67pfp7zwnsh4z56jcab4qyid2y62s55b5f6v77wz.py", directory: "inductor_cache/6j")
!4 = !{ptr @triton_poi_fused_add_div_mean_mul_relu_std_sub_0, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused_add_div_mean_mul_relu_std_sub_0, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused_add_div_mean_mul_relu_std_sub_0", linkageName: "triton_poi_fused_add_div_mean_mul_relu_std_sub_0", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 21, column: 28, scope: !7)
!11 = !DILocation(line: 21, column: 33, scope: !7)
!12 = !DILocation(line: 22, column: 36, scope: !7)
!13 = !DILocation(line: 22, column: 23, scope: !7)
!14 = !DILocation(line: 23, column: 21, scope: !7)
!15 = !DILocation(line: 26, column: 19, scope: !7)
!16 = !DILocation(line: 24, column: 19, scope: !7)
!17 = !DILocation(line: 27, column: 30, scope: !7)
!18 = !DILocation(line: 27, column: 35, scope: !7)
!19 = !DILocation(line: 28, column: 30, scope: !7)
!20 = !DILocation(line: 28, column: 35, scope: !7)
!21 = !DILocation(line: 29, column: 32, scope: !7)
!22 = !DILocation(line: 29, column: 30, scope: !7)
!23 = !DILocation(line: 29, column: 37, scope: !7)
!24 = !DILocation(line: 30, column: 34, scope: !7)
!25 = !DILocation(line: 30, column: 30, scope: !7)
!26 = !DILocation(line: 30, column: 41, scope: !7)
!27 = !DILocation(line: 31, column: 34, scope: !7)
!28 = !DILocation(line: 31, column: 30, scope: !7)
!29 = !DILocation(line: 31, column: 41, scope: !7)
!30 = !DILocation(line: 32, column: 35, scope: !7)
!31 = !DILocation(line: 32, column: 31, scope: !7)
!32 = !DILocation(line: 32, column: 42, scope: !7)
!33 = !DILocation(line: 33, column: 31, scope: !7)
!34 = !DILocation(line: 33, column: 36, scope: !7)
!35 = !DILocation(line: 118, column: 15, scope: !36, inlinedAt: !38)
!36 = distinct !DILexicalBlockFile(scope: !7, file: !37, discriminator: 0)
!37 = !DIFile(filename: "triton_helpers.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime")
!38 = !DILocation(line: 36, column: 40, scope: !7)
!39 = !DILocation(line: 121, column: 29, scope: !36, inlinedAt: !38)
!40 = !DILocation(line: 118, column: 15, scope: !36, inlinedAt: !41)
!41 = !DILocation(line: 37, column: 40, scope: !7)
!42 = !DILocation(line: 121, column: 29, scope: !36, inlinedAt: !41)
!43 = !DILocation(line: 38, column: 18, scope: !7)
!44 = !DILocation(line: 118, column: 15, scope: !36, inlinedAt: !45)
!45 = !DILocation(line: 39, column: 41, scope: !7)
!46 = !DILocation(line: 121, column: 29, scope: !36, inlinedAt: !45)
!47 = !DILocation(line: 40, column: 19, scope: !7)
!48 = !DILocation(line: 118, column: 15, scope: !36, inlinedAt: !49)
!49 = !DILocation(line: 41, column: 41, scope: !7)
!50 = !DILocation(line: 121, column: 29, scope: !36, inlinedAt: !49)
!51 = !DILocation(line: 42, column: 20, scope: !7)
!52 = !DILocation(line: 44, column: 20, scope: !7)
!53 = !DILocation(line: 47, column: 19, scope: !7)
!54 = !DILocation(line: 48, column: 20, scope: !7)
!55 = !DILocation(line: 49, column: 19, scope: !7)
!56 = !DILocation(line: 50, column: 20, scope: !7)
!57 = !DILocation(line: 51, column: 20, scope: !7)
!58 = !DILocation(line: 52, column: 20, scope: !7)
!59 = !DILocation(line: 53, column: 20, scope: !7)
!60 = !DILocation(line: 54, column: 20, scope: !7)
!61 = !DILocation(line: 55, column: 20, scope: !7)
!62 = !DILocation(line: 56, column: 20, scope: !7)
!63 = !DILocation(line: 57, column: 20, scope: !7)
!64 = !DILocation(line: 59, column: 20, scope: !7)
!65 = !DILocation(line: 60, column: 27, scope: !7)
!66 = !DILocation(line: 118, column: 15, scope: !36, inlinedAt: !67)
!67 = !DILocation(line: 35, column: 40, scope: !7)
!68 = !DILocation(line: 121, column: 29, scope: !36, inlinedAt: !67)
!69 = !DILocation(line: 45, column: 19, scope: !7)
!70 = !DILocation(line: 46, column: 19, scope: !7)
!71 = !DILocation(line: 62, column: 20, scope: !7)
!72 = !DILocation(line: 63, column: 20, scope: !7)
!73 = !DILocation(line: 64, column: 20, scope: !7)
!74 = !DILocation(line: 65, column: 19, scope: !7)
!75 = !DILocation(line: 66, column: 28, scope: !7)
!76 = !DILocation(line: 66, column: 40, scope: !7)
!77 = !DILocation(line: 66, column: 4, scope: !7)
