// Seed: 1358263001
`timescale 1ps / 1 ps
module module_0 (
    input logic id_0,
    output id_1
    , id_2
);
  assign id_1[1] = id_0;
  logic id_3;
  assign id_3 = id_2;
endmodule
