The Power of Assertions in SystemVerilog
