I 000051 55 6173          1667260210962 structural
(_unit VHDL(dec_ctrl_bin2dec7seg 0 6(structural 0 17))
	(_version vef)
	(_time 1667260210963 2022.10.31 17:50:10)
	(_source(\../src/dec_ctrl_bin2dec7seg.vhd\))
	(_parameters tan)
	(_code f1f4a3a1f5a6a6e4f6ffe2aaa4f6f3f7a2f4a7f7f3)
	(_ent
		(_time 1667260210959)
	)
	(_comp
		(conv_b2d
			(_object
				(_port(_int BIN 2 0 22(_ent (_in))))
				(_port(_int start -1 0 23(_ent (_in))))
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int ena -1 0 24(_ent (_in))))
				(_port(_int rst -1 0 24(_ent (_in))))
				(_port(_int U 3 0 25(_ent (_out))))
				(_port(_int D 3 0 25(_ent (_out))))
				(_port(_int C 3 0 25(_ent (_out))))
			)
		)
		(mux_3_to_1_4b
			(_object
				(_port(_int U 7 0 48(_ent (_in))))
				(_port(_int D 7 0 48(_ent (_in))))
				(_port(_int C 7 0 48(_ent (_in))))
				(_port(_int S 8 0 49(_ent (_in))))
				(_port(_int Y 7 0 50(_ent (_out))))
			)
		)
		(decod_bcd2seg7
			(_object
				(_port(_int BCD 4 0 32(_ent (_in))))
				(_port(_int SEG 5 0 33(_ent (_out))))
			)
		)
		(base_time
			(_object
				(_port(_int clk -1 0 65(_ent (_in))))
				(_port(_int ena -1 0 65(_ent (_in))))
				(_port(_int rst -1 0 65(_ent (_in))))
				(_port(_int bt -1 0 66(_ent (_out))))
			)
		)
		(reg_ser_par_3b
			(_object
				(_port(_int clk -1 0 73(_ent (_in))))
				(_port(_int ena -1 0 73(_ent (_in))))
				(_port(_int rst -1 0 73(_ent (_in))))
				(_port(_int d -1 0 74(_ent (_in))))
				(_port(_int sh -1 0 74(_ent (_in))))
				(_port(_int Q 9 0 75(_ent (_out))))
			)
		)
		(conv_b2sel
			(_object
				(_port(_int a -1 0 40(_ent (_in))))
				(_port(_int b -1 0 40(_ent (_in))))
				(_port(_int c -1 0 40(_ent (_in))))
				(_port(_int SEL 6 0 41(_ent (_out))))
			)
		)
		(starter
			(_object
				(_port(_int a -1 0 57(_ent (_in))))
				(_port(_int b -1 0 57(_ent (_in))))
				(_port(_int c -1 0 57(_ent (_in))))
				(_port(_int y -1 0 58(_ent (_out))))
			)
		)
	)
	(_inst UO 0 100(_comp conv_b2d)
		(_port
			((BIN)(BIN))
			((start)(start_s))
			((clk)(clk))
			((ena)(ena))
			((rst)(rst))
			((U)(conv_U))
			((D)(conv_D))
			((C)(conv_C))
		)
		(_use(_implicit)
			(_port
				((BIN)(BIN))
				((start)(start))
				((clk)(clk))
				((ena)(ena))
				((rst)(rst))
				((U)(U))
				((D)(D))
				((C)(C))
			)
		)
	)
	(_inst U1 0 112(_comp mux_3_to_1_4b)
		(_port
			((U)(conv_U))
			((D)(conv_D))
			((C)(conv_C))
			((S)(SEL_s))
			((Y)(Ys))
		)
		(_use(_implicit)
			(_port
				((U)(U))
				((D)(D))
				((C)(C))
				((S)(S))
				((Y)(Y))
			)
		)
	)
	(_inst U2 0 121(_comp decod_bcd2seg7)
		(_port
			((BCD)(Ys))
			((SEG)(SEG))
		)
		(_use(_implicit)
			(_port
				((BCD)(BCD))
				((SEG)(SEG))
			)
		)
	)
	(_inst U3 0 127(_comp base_time)
		(_port
			((clk)(clk))
			((ena)(ena))
			((rst)(rst))
			((bt)(bt_s))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((ena)(ena))
				((rst)(rst))
				((bt)(bt))
			)
		)
	)
	(_inst U4 0 135(_comp reg_ser_par_3b)
		(_port
			((clk)(clk))
			((ena)(ena))
			((rst)(rst))
			((d)(st_s))
			((sh)(bt_s))
			((Q(2))(C_s))
			((Q(1))(D_s))
			((Q(0))(U_s))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((ena)(ena))
				((rst)(rst))
				((d)(d))
				((sh)(sh))
				((Q)(Q))
			)
		)
	)
	(_inst U5 0 147(_comp conv_b2sel)
		(_port
			((a)(U_s))
			((b)(D_s))
			((c)(C_s))
			((SEL)(SEL_s))
		)
		(_use(_implicit)
			(_port
				((a)(a))
				((b)(b))
				((c)(c))
				((SEL)(SEL))
			)
		)
	)
	(_inst U6 0 155(_comp starter)
		(_port
			((a)(U_s))
			((b)(D_s))
			((c)(C_s))
			((y)(st_s))
		)
		(_use(_implicit)
			(_port
				((a)(a))
				((b)(b))
				((c)(c))
				((y)(y))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int BIN 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int ena -1 0 9(_ent(_in))))
		(_port(_int rst -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10(_array -1((_dto i 6 i 0)))))
		(_port(_int SEG 1 0 10(_ent(_out))))
		(_port(_int DISP_U -1 0 11(_ent(_out))))
		(_port(_int DISP_D -1 0 12(_ent(_out))))
		(_port(_int DISP_C -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 33(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 41(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 48(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 49(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 75(_array -1((_dto i 2 i 0)))))
		(_sig(_int bt_s -1 0 83(_arch(_uni))))
		(_sig(_int st_s -1 0 83(_arch(_uni))))
		(_sig(_int start_s -1 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 85(_array -1((_dto i 3 i 0)))))
		(_sig(_int conv_U 10 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int conv_D 10 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int conv_C 10 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int Ys 10 0 85(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 87(_array -1((_dto i 1 i 0)))))
		(_sig(_int SEL_s 11 0 87(_arch(_uni))))
		(_sig(_int U_s -1 0 89(_arch(_uni))))
		(_sig(_int D_s -1 0 89(_arch(_uni))))
		(_sig(_int C_s -1 0 89(_arch(_uni))))
		(_prcs
			(line__163(_arch 0 0 163(_assignment(_trgt(10))(_sens(8)(9)))))
			(line__165(_arch 1 0 165(_assignment(_alias((DISP_U)(U_s)))(_simpleassign BUF)(_trgt(5))(_sens(16)))))
			(line__166(_arch 2 0 166(_assignment(_alias((DISP_D)(D_s)))(_simpleassign BUF)(_trgt(6))(_sens(17)))))
			(line__167(_arch 3 0 167(_assignment(_alias((DISP_C)(C_s)))(_simpleassign BUF)(_trgt(7))(_sens(18)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 4 -1)
)
I 000051 55 3109          1667260211039 structural
(_unit VHDL(base_time 0 7(structural 0 14))
	(_version vef)
	(_time 1667260211040 2022.10.31 17:50:11)
	(_source(\../src/base_time.vhd\))
	(_parameters tan)
	(_code 3f3d3d3a686968293f3c79646a3936396b393a393d)
	(_ent
		(_time 1667260211027)
	)
	(_comp
		(adder_nbits
			(_object
				(_gen(_int N -2 0 18(_ent((i 20)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 20(_array -1((_dto c 1 i 0)))))
				(_port(_int A 1 0 20(_ent (_in))))
				(_port(_int B 1 0 20(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 21(_array -1((_dto c 2 i 0)))))
				(_port(_int Y 2 0 21(_ent (_out))))
			)
		)
		(reg_nbits
			(_object
				(_gen(_int N -2 0 26(_ent((i 20)))))
				(_port(_int clk -1 0 28(_ent (_in))))
				(_port(_int rst -1 0 28(_ent (_in))))
				(_port(_int ena -1 0 28(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 29(_array -1((_dto c 3 i 0)))))
				(_port(_int D 1 0 29(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~138 0 30(_array -1((_dto c 4 i 0)))))
				(_port(_int Q 2 0 30(_ent (_out))))
			)
		)
		(comp_n_bits
			(_object
				(_gen(_int N -2 0 35(_ent((i 20)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1310 0 37(_array -1((_dto c 5 i 0)))))
				(_port(_int A 1 0 37(_ent (_in))))
				(_port(_int B 1 0 37(_ent (_in))))
				(_port(_int Y -1 0 38(_ent (_out))))
			)
		)
	)
	(_inst U0 0 60(_comp adder_nbits)
		(_gen
			((N)((i 20)))
		)
		(_port
			((A)(int_s))
			((B)(aux_1))
			((Y)(sm))
		)
		(_use(_implicit)
			(_gen
				((N)((i 20)))
			)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_inst U1 0 68(_comp reg_nbits)
		(_gen
			((N)((i 20)))
		)
		(_port
			((clk)(clk))
			((rst)(as))
			((ena)(ena))
			((D)(sm))
			((Q)(int_s))
		)
		(_use(_implicit)
			(_gen
				((N)((i 20)))
			)
			(_port
				((clk)(clk))
				((rst)(rst))
				((ena)(ena))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst U2 0 80(_comp comp_n_bits)
		(_gen
			((N)((i 20)))
		)
		(_port
			((A)(int_s))
			((B)(nLim))
			((Y)(as))
		)
		(_use(_implicit)
			(_gen
				((N)((i 20)))
			)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int ena -1 0 9(_ent(_in))))
		(_port(_int rst -1 0 9(_ent(_in))))
		(_port(_int bt -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 46(_array -1((_dto i 19 i 0)))))
		(_sig(_int aux_1 0 0 46(_arch(_uni(_string \"00000000000000000001"\)))))
		(_sig(_int sm 0 0 47(_arch(_uni((_others(i 2)))))))
		(_sig(_int int_s 0 0 47(_arch(_uni((_others(i 2)))))))
		(_sig(_int as -1 0 48(_arch(_uni))))
		(_sig(_int nLim 0 0 53(_arch(_uni(_string \"00100100100111110000"\)))))
		(_prcs
			(line__78(_arch 0 0 78(_assignment(_alias((bt)(as)))(_simpleassign BUF)(_trgt(3))(_sens(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 6 -1)
)
I 000052 55 1286          1667260211106 artithmetic
(_unit VHDL(adder_nbits 0 6(artithmetic 0 14))
	(_version vef)
	(_time 1667260211107 2022.10.31 17:50:11)
	(_source(\../src/adder_nbits.vhd\))
	(_parameters tan)
	(_code 7e7c7f7f2f292e687a7c6c2779782b787c7877797a)
	(_ent
		(_time 1667260211100)
	)
	(_object
		(_gen(_int N -1 0 7 \20\ (_ent gms((i 20)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int A 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int B 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int Y 2 0 10(_ent(_out))))
		(_type(_int ~SIGNED{N-1~downto~0}~13 0 16(_array -2((_dto c 5 i 0)))))
		(_sig(_int Ys 3 0 16(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(3))(_sens(0)(1)))))
			(line__21(_arch 1 0 21(_assignment(_trgt(2))(_sens(3)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . artithmetic 6 -1)
)
I 000050 55 862           1667260211154 funtional
(_unit VHDL(comp_n_bits 0 5(funtional 0 13))
	(_version vef)
	(_time 1667260211155 2022.10.31 17:50:11)
	(_source(\../src/comp_n_bits.vhd\))
	(_parameters tan)
	(_code bcbebfe8b9ebbcabbdb9fae6b8b9eababebab5bbb8)
	(_ent
		(_time 1667260211145)
	)
	(_object
		(_gen(_int N -1 0 6 \20\ (_ent gms((i 20)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 8(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int Y -2 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . funtional 3 -1)
)
I 000050 55 1336          1667260211210 funtional
(_unit VHDL(reg_nbits 0 6(funtional 0 15))
	(_version vef)
	(_time 1667260211211 2022.10.31 17:50:11)
	(_source(\../src/reg_nbits.vhd\))
	(_parameters tan)
	(_code ebe8e9b8bcbcb8febcbbaeb1b8ede2ecefece8ece9)
	(_ent
		(_time 1667260211202)
	)
	(_object
		(_gen(_int N -1 0 7 \20\ (_ent gms((i 20)))))
		(_port(_int clk -2 0 9(_ent(_in)(_event))))
		(_port(_int rst -2 0 9(_ent(_in))))
		(_port(_int ena -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 18(_array -2((_dto i 19 i 0)))))
		(_sig(_int Qn 2 0 18(_arch(_uni(_string \"00000000000000000000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((Q)(Qn)))(_trgt(4))(_sens(5)))))
			(Reg(_arch 1 0 24(_prcs(_trgt(5))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 33686018 33686018 33686018 33686018)
	)
	(_model . funtional 4 -1)
)
I 000052 55 2450          1667260211258 artithmetic
(_unit VHDL(conv_b2d 0 10(artithmetic 0 19))
	(_version vef)
	(_time 1667260211259 2022.10.31 17:50:11)
	(_source(\../src/conv_b2d.vhd\))
	(_parameters tan)
	(_code 1a18181d1d4d1b0d1b175c404919181c1e1c191c4c)
	(_ent
		(_time 1667260211253)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1((_dto i 7 i 0)))))
		(_port(_int BIN 0 0 12(_ent(_in))))
		(_port(_int start -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 14(_ent(_in)(_event))))
		(_port(_int ena -1 0 14(_ent(_in))))
		(_port(_int rst -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int U 1 0 15(_ent(_out))))
		(_port(_int D 1 0 15(_ent(_out))))
		(_port(_int C 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qp 2 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Qf 2 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Q 2 0 22(_arch(_uni(_string \"0000"\)))))
		(_sig(_int busy -1 0 23(_arch(_uni((i 2))))))
		(_type(_int ~UNSIGNED{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_sig(_int Bs 3 0 24(_arch(_uni((_others(i 2)))))))
		(_type(_int ~UNSIGNED{3~downto~0}~13 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int As 4 0 25(_arch(_uni((_others(i 2)))))))
		(_sig(_int Rs 4 0 25(_arch(_uni((_others(i 2)))))))
		(_sig(_int U_aux 4 0 28(_arch(_uni((_others(i 2)))))))
		(_sig(_int aux_0 2 0 29(_arch(_uni((_others(i 2)))))))
		(_sig(_int busy_0 -1 0 30(_arch(_uni((i 2))))))
		(_sig(_int busy_1 -1 0 31(_arch(_uni((i 3))))))
		(_prcs
			(ASM(_arch 0 0 36(_prcs(_simple)(_trgt(9)(11)(12)(13)(14)(15)(5)(6)(7))(_sens(8)(12)(13)(14)(15)(16)(17)(18)(0)(1))(_mon)(_read(10)))))
			(line__111(_arch 1 0 111(_assignment(_alias((Q)(Qp)))(_trgt(10))(_sens(8)))))
			(FF(_arch 2 0 113(_prcs(_trgt(8))(_sens(2)(9)(4))(_dssslsensitivity 1)(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751554)
		(50463234)
		(50528770)
		(33751810 33686274)
		(50463490)
		(33686274)
		(33751810)
		(33751555)
		(33686019)
		(50529026)
	)
	(_model . artithmetic 3 -1)
)
I 000050 55 1066          1667260211325 flow_data
(_unit VHDL(conv_b2sel 0 4(flow_data 0 11))
	(_version vef)
	(_time 1667260211326 2022.10.31 17:50:11)
	(_source(\../src/conv_b2sel.vhd\))
	(_parameters tan)
	(_code 595b5b5a060e584e5e0d1f030a5a5b5e5a5f5c5f0a)
	(_ent
		(_time 1667260211320)
	)
	(_object
		(_port(_int a -1 0 6(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int SEL 0 0 7(_ent(_out))))
		(_sig(_int an -1 0 12(_int(_uni))))
		(_sig(_int bn -1 0 12(_int(_uni))))
		(_sig(_int cn -1 0 12(_int(_uni))))
		(_sig(_int m1 -1 0 12(_int(_uni))))
		(_sig(_int m2 -1 0 12(_int(_uni))))
		(_sig(_int s1 -1 0 12(_int(_uni))))
		(_sig(_int s2 -1 0 12(_int(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(3(1)))(_sens(0)(1)(2)))))
			(line__25(_arch 1 0 25(_assignment(_trgt(3(0)))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . flow_data 2 -1)
)
I 000050 55 975           1667260211421 funtional
(_unit VHDL(decod_bcd2seg7 0 5(funtional 0 12))
	(_version vef)
	(_time 1667260211422 2022.10.31 17:50:11)
	(_source(\../src/decod_bcd2seg7.vhd\))
	(_parameters tan)
	(_code c6c4c393c59191d09195d29fc1c0c4c0c5c0c2c5c4)
	(_ent
		(_time 1667260211409)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int BCD 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8(_array -1((_dto i 6 i 0)))))
		(_port(_int SEG 1 0 8(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529026 197379)
		(33686018 131843)
		(50528771 197378)
		(50463235 197379)
		(33686275 131843)
		(50463491 197123)
		(50529027 197123)
		(33686018 197379)
		(50529027 197379)
		(50463491 197379)
		(33686019 131586)
	)
	(_model . funtional 1 -1)
)
I 000051 55 875           1667260211482 functional
(_unit VHDL(mux_3_to_1_4b 0 4(functional 0 12))
	(_version vef)
	(_time 1667260211483 2022.10.31 17:50:11)
	(_source(\../src/mux_3_to_1_4b.vhd\))
	(_parameters tan)
	(_code 05075302055359105207165c020201035300530604)
	(_ent
		(_time 1667260211474)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int U 0 0 6(_ent(_in))))
		(_port(_int D 0 0 6(_ent(_in))))
		(_port(_int C 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int S 1 0 7(_ent(_in))))
		(_port(_int Y 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(515)
	)
	(_model . functional 1 -1)
)
I 000051 55 1299          1667260211535 functional
(_unit VHDL(reg_ser_par_3b 0 5(functional 0 14))
	(_version vef)
	(_time 1667260211536 2022.10.31 17:50:11)
	(_source(\../src/reg_ser_par_3b.vhd\))
	(_parameters tan)
	(_code 333033363564602667342069673431366534333532)
	(_ent
		(_time 1667260211525)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int ena -1 0 7(_ent(_in))))
		(_port(_int rst -1 0 7(_ent(_in))))
		(_port(_int d -1 0 8(_ent(_in))))
		(_port(_int sh -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int Qp 1 0 16(_arch(_uni((_others(i 2)))))))
		(_sig(_int Qf 1 0 16(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_alias((Qf)(Qp(d_1_0))(d)))(_trgt(7))(_sens(6(d_1_0))(3)))))
			(line__21(_arch 1 0 21(_assignment(_alias((Q)(Qp)))(_trgt(5))(_sens(6)))))
			(Reg(_arch 2 0 23(_prcs(_trgt(6))(_sens(0)(7)(2))(_dssslsensitivity 1)(_read(1)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(131586)
	)
	(_model . functional 3 -1)
)
I 000051 55 708           1667260211598 functional
(_unit VHDL(starter 0 5(functional 0 13))
	(_version vef)
	(_time 1667260211599 2022.10.31 17:50:11)
	(_source(\../src/starter.vhd\))
	(_parameters tan)
	(_code 727173727425276571766628267570757175767473)
	(_ent
		(_time 1667260211588)
	)
	(_object
		(_port(_int a -1 0 7(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int c -1 0 7(_ent(_in))))
		(_port(_int y -1 0 8(_ent(_out))))
		(_sig(_int an -1 0 14(_int(_uni))))
		(_sig(_int bn -1 0 14(_int(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . functional 1 -1)
)
I 000051 55 3134          1667260211675 structural
(_unit VHDL(base_time 0 7(structural 0 14))
	(_version vef)
	(_time 1667260211676 2022.10.31 17:50:11)
	(_source(\../src/base_time.vhd\))
	(_parameters tan)
	(_code c0c2c095c19697d6c0c3869b95c6c9c694c6c5c6c2)
	(_ent
		(_time 1667260211026)
	)
	(_comp
		(adder_nbits
			(_object
				(_gen(_int N -2 0 18(_ent((i 20)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 20(_array -1((_dto c 1 i 0)))))
				(_port(_int A 1 0 20(_ent (_in))))
				(_port(_int B 1 0 20(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 21(_array -1((_dto c 2 i 0)))))
				(_port(_int Y 2 0 21(_ent (_out))))
			)
		)
		(reg_nbits
			(_object
				(_gen(_int N -2 0 26(_ent((i 20)))))
				(_port(_int clk -1 0 28(_ent (_in))))
				(_port(_int rst -1 0 28(_ent (_in))))
				(_port(_int ena -1 0 28(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 29(_array -1((_dto c 3 i 0)))))
				(_port(_int D 1 0 29(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~138 0 30(_array -1((_dto c 4 i 0)))))
				(_port(_int Q 2 0 30(_ent (_out))))
			)
		)
		(comp_n_bits
			(_object
				(_gen(_int N -2 0 35(_ent((i 20)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1310 0 37(_array -1((_dto c 5 i 0)))))
				(_port(_int A 1 0 37(_ent (_in))))
				(_port(_int B 1 0 37(_ent (_in))))
				(_port(_int Y -1 0 38(_ent (_out))))
			)
		)
	)
	(_inst U0 0 60(_comp adder_nbits)
		(_gen
			((N)((i 20)))
		)
		(_port
			((A)(int_s))
			((B)(aux_1))
			((Y)(sm))
		)
		(_use(_ent . adder_nbits)
			(_gen
				((N)((i 20)))
			)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_inst U1 0 68(_comp reg_nbits)
		(_gen
			((N)((i 20)))
		)
		(_port
			((clk)(clk))
			((rst)(as))
			((ena)(ena))
			((D)(sm))
			((Q)(int_s))
		)
		(_use(_ent . reg_nbits)
			(_gen
				((N)((i 20)))
			)
			(_port
				((clk)(clk))
				((rst)(rst))
				((ena)(ena))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst U2 0 80(_comp comp_n_bits)
		(_gen
			((N)((i 20)))
		)
		(_port
			((A)(int_s))
			((B)(nLim))
			((Y)(as))
		)
		(_use(_ent . comp_n_bits)
			(_gen
				((N)((i 20)))
			)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int ena -1 0 9(_ent(_in))))
		(_port(_int rst -1 0 9(_ent(_in))))
		(_port(_int bt -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 46(_array -1((_dto i 19 i 0)))))
		(_sig(_int aux_1 0 0 46(_arch(_uni(_string \"00000000000000000001"\)))))
		(_sig(_int sm 0 0 47(_arch(_uni((_others(i 2)))))))
		(_sig(_int int_s 0 0 47(_arch(_uni((_others(i 2)))))))
		(_sig(_int as -1 0 48(_arch(_uni))))
		(_sig(_int nLim 0 0 53(_arch(_uni(_string \"00100100100111110000"\)))))
		(_prcs
			(line__78(_arch 0 0 78(_assignment(_alias((bt)(as)))(_simpleassign BUF)(_trgt(3))(_sens(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 6 -1)
)
I 000051 55 5704          1667260211712 structural
(_unit VHDL(dec_ctrl_bin2dec7seg 0 6(structural 0 17))
	(_version vef)
	(_time 1667260211713 2022.10.31 17:50:11)
	(_source(\../src/dec_ctrl_bin2dec7seg.vhd\))
	(_parameters tan)
	(_code dfddd98d8c8888cad8d1cc848ad8ddd98cda89d9dd)
	(_ent
		(_time 1667260210958)
	)
	(_comp
		(conv_b2d
			(_object
				(_port(_int BIN 2 0 22(_ent (_in))))
				(_port(_int start -1 0 23(_ent (_in))))
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int ena -1 0 24(_ent (_in))))
				(_port(_int rst -1 0 24(_ent (_in))))
				(_port(_int U 3 0 25(_ent (_out))))
				(_port(_int D 3 0 25(_ent (_out))))
				(_port(_int C 3 0 25(_ent (_out))))
			)
		)
		(mux_3_to_1_4b
			(_object
				(_port(_int U 7 0 48(_ent (_in))))
				(_port(_int D 7 0 48(_ent (_in))))
				(_port(_int C 7 0 48(_ent (_in))))
				(_port(_int S 8 0 49(_ent (_in))))
				(_port(_int Y 7 0 50(_ent (_out))))
			)
		)
		(decod_bcd2seg7
			(_object
				(_port(_int BCD 4 0 32(_ent (_in))))
				(_port(_int SEG 5 0 33(_ent (_out))))
			)
		)
		(base_time
			(_object
				(_port(_int clk -1 0 65(_ent (_in))))
				(_port(_int ena -1 0 65(_ent (_in))))
				(_port(_int rst -1 0 65(_ent (_in))))
				(_port(_int bt -1 0 66(_ent (_out))))
			)
		)
		(reg_ser_par_3b
			(_object
				(_port(_int clk -1 0 73(_ent (_in))))
				(_port(_int ena -1 0 73(_ent (_in))))
				(_port(_int rst -1 0 73(_ent (_in))))
				(_port(_int d -1 0 74(_ent (_in))))
				(_port(_int sh -1 0 74(_ent (_in))))
				(_port(_int Q 9 0 75(_ent (_out))))
			)
		)
		(conv_b2sel
			(_object
				(_port(_int a -1 0 40(_ent (_in))))
				(_port(_int b -1 0 40(_ent (_in))))
				(_port(_int c -1 0 40(_ent (_in))))
				(_port(_int SEL 6 0 41(_ent (_out))))
			)
		)
		(starter
			(_object
				(_port(_int a -1 0 57(_ent (_in))))
				(_port(_int b -1 0 57(_ent (_in))))
				(_port(_int c -1 0 57(_ent (_in))))
				(_port(_int y -1 0 58(_ent (_out))))
			)
		)
	)
	(_inst UO 0 100(_comp conv_b2d)
		(_port
			((BIN)(BIN))
			((start)(start_s))
			((clk)(clk))
			((ena)(ena))
			((rst)(rst))
			((U)(conv_U))
			((D)(conv_D))
			((C)(conv_C))
		)
		(_use(_ent . conv_b2d)
		)
	)
	(_inst U1 0 112(_comp mux_3_to_1_4b)
		(_port
			((U)(conv_U))
			((D)(conv_D))
			((C)(conv_C))
			((S)(SEL_s))
			((Y)(Ys))
		)
		(_use(_ent . mux_3_to_1_4b)
		)
	)
	(_inst U2 0 121(_comp decod_bcd2seg7)
		(_port
			((BCD)(Ys))
			((SEG)(SEG))
		)
		(_use(_ent . decod_bcd2seg7)
		)
	)
	(_inst U3 0 127(_comp base_time)
		(_port
			((clk)(clk))
			((ena)(ena))
			((rst)(rst))
			((bt)(bt_s))
		)
		(_use(_ent . base_time)
		)
	)
	(_inst U4 0 135(_comp reg_ser_par_3b)
		(_port
			((clk)(clk))
			((ena)(ena))
			((rst)(rst))
			((d)(st_s))
			((sh)(bt_s))
			((Q(2))(C_s))
			((Q(1))(D_s))
			((Q(0))(U_s))
		)
		(_use(_ent . reg_ser_par_3b)
			(_port
				((clk)(clk))
				((ena)(ena))
				((rst)(rst))
				((d)(d))
				((sh)(sh))
				((Q)(Q))
			)
		)
	)
	(_inst U5 0 147(_comp conv_b2sel)
		(_port
			((a)(U_s))
			((b)(D_s))
			((c)(C_s))
			((SEL)(SEL_s))
		)
		(_use(_ent . conv_b2sel)
		)
	)
	(_inst U6 0 155(_comp starter)
		(_port
			((a)(U_s))
			((b)(D_s))
			((c)(C_s))
			((y)(st_s))
		)
		(_use(_ent . starter)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int BIN 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int ena -1 0 9(_ent(_in))))
		(_port(_int rst -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10(_array -1((_dto i 6 i 0)))))
		(_port(_int SEG 1 0 10(_ent(_out))))
		(_port(_int DISP_U -1 0 11(_ent(_out))))
		(_port(_int DISP_D -1 0 12(_ent(_out))))
		(_port(_int DISP_C -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 33(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 41(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 48(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 49(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 75(_array -1((_dto i 2 i 0)))))
		(_sig(_int bt_s -1 0 83(_arch(_uni))))
		(_sig(_int st_s -1 0 83(_arch(_uni))))
		(_sig(_int start_s -1 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 85(_array -1((_dto i 3 i 0)))))
		(_sig(_int conv_U 10 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int conv_D 10 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int conv_C 10 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int Ys 10 0 85(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 87(_array -1((_dto i 1 i 0)))))
		(_sig(_int SEL_s 11 0 87(_arch(_uni))))
		(_sig(_int U_s -1 0 89(_arch(_uni))))
		(_sig(_int D_s -1 0 89(_arch(_uni))))
		(_sig(_int C_s -1 0 89(_arch(_uni))))
		(_prcs
			(line__163(_arch 0 0 163(_assignment(_trgt(10))(_sens(8)(9)))))
			(line__165(_arch 1 0 165(_assignment(_alias((DISP_U)(U_s)))(_simpleassign BUF)(_trgt(5))(_sens(16)))))
			(line__166(_arch 2 0 166(_assignment(_alias((DISP_D)(D_s)))(_simpleassign BUF)(_trgt(6))(_sens(17)))))
			(line__167(_arch 3 0 167(_assignment(_alias((DISP_C)(C_s)))(_simpleassign BUF)(_trgt(7))(_sens(18)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 4 -1)
)
I 000051 55 5704          1667260233126 structural
(_unit VHDL(dec_ctrl_bin2dec7seg 0 6(structural 0 17))
	(_version vef)
	(_time 1667260233127 2022.10.31 17:50:33)
	(_source(\../src/dec_ctrl_bin2dec7seg.vhd\))
	(_parameters tan)
	(_code 8d828f83dcdada988a839ed6d88a8f8bde88db8b8f)
	(_ent
		(_time 1667260210958)
	)
	(_comp
		(conv_b2d
			(_object
				(_port(_int BIN 2 0 22(_ent (_in))))
				(_port(_int start -1 0 23(_ent (_in))))
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int ena -1 0 24(_ent (_in))))
				(_port(_int rst -1 0 24(_ent (_in))))
				(_port(_int U 3 0 25(_ent (_out))))
				(_port(_int D 3 0 25(_ent (_out))))
				(_port(_int C 3 0 25(_ent (_out))))
			)
		)
		(mux_3_to_1_4b
			(_object
				(_port(_int U 7 0 48(_ent (_in))))
				(_port(_int D 7 0 48(_ent (_in))))
				(_port(_int C 7 0 48(_ent (_in))))
				(_port(_int S 8 0 49(_ent (_in))))
				(_port(_int Y 7 0 50(_ent (_out))))
			)
		)
		(decod_bcd2seg7
			(_object
				(_port(_int BCD 4 0 32(_ent (_in))))
				(_port(_int SEG 5 0 33(_ent (_out))))
			)
		)
		(base_time
			(_object
				(_port(_int clk -1 0 65(_ent (_in))))
				(_port(_int ena -1 0 65(_ent (_in))))
				(_port(_int rst -1 0 65(_ent (_in))))
				(_port(_int bt -1 0 66(_ent (_out))))
			)
		)
		(reg_ser_par_3b
			(_object
				(_port(_int clk -1 0 73(_ent (_in))))
				(_port(_int ena -1 0 73(_ent (_in))))
				(_port(_int rst -1 0 73(_ent (_in))))
				(_port(_int d -1 0 74(_ent (_in))))
				(_port(_int sh -1 0 74(_ent (_in))))
				(_port(_int Q 9 0 75(_ent (_out))))
			)
		)
		(conv_b2sel
			(_object
				(_port(_int a -1 0 40(_ent (_in))))
				(_port(_int b -1 0 40(_ent (_in))))
				(_port(_int c -1 0 40(_ent (_in))))
				(_port(_int SEL 6 0 41(_ent (_out))))
			)
		)
		(starter
			(_object
				(_port(_int a -1 0 57(_ent (_in))))
				(_port(_int b -1 0 57(_ent (_in))))
				(_port(_int c -1 0 57(_ent (_in))))
				(_port(_int y -1 0 58(_ent (_out))))
			)
		)
	)
	(_inst UO 0 100(_comp conv_b2d)
		(_port
			((BIN)(BIN))
			((start)(start_s))
			((clk)(clk))
			((ena)(ena))
			((rst)(rst))
			((U)(conv_U))
			((D)(conv_D))
			((C)(conv_C))
		)
		(_use(_ent . conv_b2d)
		)
	)
	(_inst U1 0 112(_comp mux_3_to_1_4b)
		(_port
			((U)(conv_U))
			((D)(conv_D))
			((C)(conv_C))
			((S)(SEL_s))
			((Y)(Ys))
		)
		(_use(_ent . mux_3_to_1_4b)
		)
	)
	(_inst U2 0 121(_comp decod_bcd2seg7)
		(_port
			((BCD)(Ys))
			((SEG)(SEG))
		)
		(_use(_ent . decod_bcd2seg7)
		)
	)
	(_inst U3 0 127(_comp base_time)
		(_port
			((clk)(clk))
			((ena)(ena))
			((rst)(rst))
			((bt)(bt_s))
		)
		(_use(_ent . base_time)
		)
	)
	(_inst U4 0 135(_comp reg_ser_par_3b)
		(_port
			((clk)(clk))
			((ena)(ena))
			((rst)(rst))
			((d)(st_s))
			((sh)(bt_s))
			((Q(2))(C_s))
			((Q(1))(D_s))
			((Q(0))(U_s))
		)
		(_use(_ent . reg_ser_par_3b)
			(_port
				((clk)(clk))
				((ena)(ena))
				((rst)(rst))
				((d)(d))
				((sh)(sh))
				((Q)(Q))
			)
		)
	)
	(_inst U5 0 147(_comp conv_b2sel)
		(_port
			((a)(U_s))
			((b)(D_s))
			((c)(C_s))
			((SEL)(SEL_s))
		)
		(_use(_ent . conv_b2sel)
		)
	)
	(_inst U6 0 155(_comp starter)
		(_port
			((a)(U_s))
			((b)(D_s))
			((c)(C_s))
			((y)(st_s))
		)
		(_use(_ent . starter)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int BIN 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int ena -1 0 9(_ent(_in))))
		(_port(_int rst -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10(_array -1((_dto i 6 i 0)))))
		(_port(_int SEG 1 0 10(_ent(_out))))
		(_port(_int DISP_U -1 0 11(_ent(_out))))
		(_port(_int DISP_D -1 0 12(_ent(_out))))
		(_port(_int DISP_C -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 33(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 41(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 48(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 49(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 75(_array -1((_dto i 2 i 0)))))
		(_sig(_int bt_s -1 0 83(_arch(_uni))))
		(_sig(_int st_s -1 0 83(_arch(_uni))))
		(_sig(_int start_s -1 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 85(_array -1((_dto i 3 i 0)))))
		(_sig(_int conv_U 10 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int conv_D 10 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int conv_C 10 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int Ys 10 0 85(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 87(_array -1((_dto i 1 i 0)))))
		(_sig(_int SEL_s 11 0 87(_arch(_uni))))
		(_sig(_int U_s -1 0 89(_arch(_uni))))
		(_sig(_int D_s -1 0 89(_arch(_uni))))
		(_sig(_int C_s -1 0 89(_arch(_uni))))
		(_prcs
			(line__163(_arch 0 0 163(_assignment(_trgt(10))(_sens(8)(9)))))
			(line__165(_arch 1 0 165(_assignment(_alias((DISP_U)(U_s)))(_simpleassign BUF)(_trgt(5))(_sens(16)))))
			(line__166(_arch 2 0 166(_assignment(_alias((DISP_D)(D_s)))(_simpleassign BUF)(_trgt(6))(_sens(17)))))
			(line__167(_arch 3 0 167(_assignment(_alias((DISP_C)(C_s)))(_simpleassign BUF)(_trgt(7))(_sens(18)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 4 -1)
)
I 000051 55 875           1667260233172 functional
(_unit VHDL(mux_3_to_1_4b 0 4(functional 0 12))
	(_version vef)
	(_time 1667260233173 2022.10.31 17:50:33)
	(_source(\../src/mux_3_to_1_4b.vhd\))
	(_parameters tan)
	(_code bcb3eee9eaeae0a9ebbeafe5bbbbb8baeab9eabfbd)
	(_ent
		(_time 1667260211473)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int U 0 0 6(_ent(_in))))
		(_port(_int D 0 0 6(_ent(_in))))
		(_port(_int C 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int S 1 0 7(_ent(_in))))
		(_port(_int Y 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(515)
	)
	(_model . functional 1 -1)
)
I 000051 55 1299          1667260233212 functional
(_unit VHDL(reg_ser_par_3b 0 5(functional 0 14))
	(_version vef)
	(_time 1667260233213 2022.10.31 17:50:33)
	(_source(\../src/reg_ser_par_3b.vhd\))
	(_parameters tan)
	(_code dbd5df898c8c88ce8fdcc8818fdcd9de8ddcdbddda)
	(_ent
		(_time 1667260211524)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int ena -1 0 7(_ent(_in))))
		(_port(_int rst -1 0 7(_ent(_in))))
		(_port(_int d -1 0 8(_ent(_in))))
		(_port(_int sh -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int Qp 1 0 16(_arch(_uni((_others(i 2)))))))
		(_sig(_int Qf 1 0 16(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_alias((Qf)(Qp(d_1_0))(d)))(_trgt(7))(_sens(6(d_1_0))(3)))))
			(line__21(_arch 1 0 21(_assignment(_alias((Q)(Qp)))(_trgt(5))(_sens(6)))))
			(Reg(_arch 2 0 23(_prcs(_trgt(6))(_sens(0)(7)(2))(_dssslsensitivity 1)(_read(1)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(131586)
	)
	(_model . functional 3 -1)
)
I 000051 55 708           1667260233263 functional
(_unit VHDL(starter 0 5(functional 0 13))
	(_version vef)
	(_time 1667260233264 2022.10.31 17:50:33)
	(_source(\../src/starter.vhd\))
	(_parameters tan)
	(_code 0a040e0d5f5d5f1d090e1e505e0d080d090d0e0c0b)
	(_ent
		(_time 1667260211587)
	)
	(_object
		(_port(_int a -1 0 7(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int c -1 0 7(_ent(_in))))
		(_port(_int y -1 0 8(_ent(_out))))
		(_sig(_int an -1 0 14(_int(_uni))))
		(_sig(_int bn -1 0 14(_int(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . functional 1 -1)
)
I 000050 55 1336          1667260233324 funtional
(_unit VHDL(reg_nbits 0 6(funtional 0 15))
	(_version vef)
	(_time 1667260233325 2022.10.31 17:50:33)
	(_source(\../src/reg_nbits.vhd\))
	(_parameters tan)
	(_code 49474c4b451e1a5c1e190c131a4f404e4d4e4a4e4b)
	(_ent
		(_time 1667260211201)
	)
	(_object
		(_gen(_int N -1 0 7 \20\ (_ent gms((i 20)))))
		(_port(_int clk -2 0 9(_ent(_in)(_event))))
		(_port(_int rst -2 0 9(_ent(_in))))
		(_port(_int ena -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 18(_array -2((_dto i 19 i 0)))))
		(_sig(_int Qn 2 0 18(_arch(_uni(_string \"00000000000000000000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((Q)(Qn)))(_trgt(4))(_sens(5)))))
			(Reg(_arch 1 0 24(_prcs(_trgt(5))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 33686018 33686018 33686018 33686018)
	)
	(_model . funtional 4 -1)
)
I 000050 55 975           1667260233379 funtional
(_unit VHDL(decod_bcd2seg7 0 5(funtional 0 12))
	(_version vef)
	(_time 1667260233380 2022.10.31 17:50:33)
	(_source(\../src/decod_bcd2seg7.vhd\))
	(_parameters tan)
	(_code 8788848985d0d091d0d493de808185818481838485)
	(_ent
		(_time 1667260211408)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int BCD 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8(_array -1((_dto i 6 i 0)))))
		(_port(_int SEG 1 0 8(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529026 197379)
		(33686018 131843)
		(50528771 197378)
		(50463235 197379)
		(33686275 131843)
		(50463491 197123)
		(50529027 197123)
		(33686018 197379)
		(50529027 197379)
		(50463491 197379)
		(33686019 131586)
	)
	(_model . funtional 1 -1)
)
I 000050 55 862           1667260233421 funtional
(_unit VHDL(comp_n_bits 0 5(funtional 0 13))
	(_version vef)
	(_time 1667260233422 2022.10.31 17:50:33)
	(_source(\../src/comp_n_bits.vhd\))
	(_parameters tan)
	(_code b6b9b2e2e6e1b6a1b7b3f0ecb2b3e0b0b4b0bfb1b2)
	(_ent
		(_time 1667260211144)
	)
	(_object
		(_gen(_int N -1 0 6 \20\ (_ent gms((i 20)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 8(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int Y -2 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . funtional 3 -1)
)
I 000052 55 2450          1667260233482 artithmetic
(_unit VHDL(conv_b2d 0 10(artithmetic 0 19))
	(_version vef)
	(_time 1667260233483 2022.10.31 17:50:33)
	(_source(\../src/conv_b2d.vhd\))
	(_parameters tan)
	(_code e5eae1b6b6b2e4f2e4e8a3bfb6e6e7e3e1e3e6e3b3)
	(_ent
		(_time 1667260211252)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1((_dto i 7 i 0)))))
		(_port(_int BIN 0 0 12(_ent(_in))))
		(_port(_int start -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 14(_ent(_in)(_event))))
		(_port(_int ena -1 0 14(_ent(_in))))
		(_port(_int rst -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int U 1 0 15(_ent(_out))))
		(_port(_int D 1 0 15(_ent(_out))))
		(_port(_int C 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qp 2 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Qf 2 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Q 2 0 22(_arch(_uni(_string \"0000"\)))))
		(_sig(_int busy -1 0 23(_arch(_uni((i 2))))))
		(_type(_int ~UNSIGNED{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_sig(_int Bs 3 0 24(_arch(_uni((_others(i 2)))))))
		(_type(_int ~UNSIGNED{3~downto~0}~13 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int As 4 0 25(_arch(_uni((_others(i 2)))))))
		(_sig(_int Rs 4 0 25(_arch(_uni((_others(i 2)))))))
		(_sig(_int U_aux 4 0 28(_arch(_uni((_others(i 2)))))))
		(_sig(_int aux_0 2 0 29(_arch(_uni((_others(i 2)))))))
		(_sig(_int busy_0 -1 0 30(_arch(_uni((i 2))))))
		(_sig(_int busy_1 -1 0 31(_arch(_uni((i 3))))))
		(_prcs
			(ASM(_arch 0 0 36(_prcs(_simple)(_trgt(9)(11)(12)(13)(14)(15)(5)(6)(7))(_sens(8)(12)(13)(14)(15)(16)(17)(18)(0)(1))(_mon)(_read(10)))))
			(line__111(_arch 1 0 111(_assignment(_alias((Q)(Qp)))(_trgt(10))(_sens(8)))))
			(FF(_arch 2 0 113(_prcs(_trgt(8))(_sens(2)(9)(4))(_dssslsensitivity 1)(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751554)
		(50463234)
		(50528770)
		(33751810 33686274)
		(50463490)
		(33686274)
		(33751810)
		(33751555)
		(33686019)
		(50529026)
	)
	(_model . artithmetic 3 -1)
)
I 000050 55 1066          1667260233584 flow_data
(_unit VHDL(conv_b2sel 0 4(flow_data 0 11))
	(_version vef)
	(_time 1667260233585 2022.10.31 17:50:33)
	(_source(\../src/conv_b2sel.vhd\))
	(_parameters tan)
	(_code 525d59510605534555061408015150555154575401)
	(_ent
		(_time 1667260211319)
	)
	(_object
		(_port(_int a -1 0 6(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int SEL 0 0 7(_ent(_out))))
		(_sig(_int an -1 0 12(_int(_uni))))
		(_sig(_int bn -1 0 12(_int(_uni))))
		(_sig(_int cn -1 0 12(_int(_uni))))
		(_sig(_int m1 -1 0 12(_int(_uni))))
		(_sig(_int m2 -1 0 12(_int(_uni))))
		(_sig(_int s1 -1 0 12(_int(_uni))))
		(_sig(_int s2 -1 0 12(_int(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(3(1)))(_sens(0)(1)(2)))))
			(line__25(_arch 1 0 25(_assignment(_trgt(3(0)))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . flow_data 2 -1)
)
I 000052 55 1286          1667260233628 artithmetic
(_unit VHDL(adder_nbits 0 6(artithmetic 0 14))
	(_version vef)
	(_time 1667260233629 2022.10.31 17:50:33)
	(_source(\../src/adder_nbits.vhd\))
	(_parameters tan)
	(_code 818e888f84d6d197858393d88687d4878387888685)
	(_ent
		(_time 1667260211099)
	)
	(_object
		(_gen(_int N -1 0 7 \20\ (_ent gms((i 20)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int A 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int B 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int Y 2 0 10(_ent(_out))))
		(_type(_int ~SIGNED{N-1~downto~0}~13 0 16(_array -2((_dto c 5 i 0)))))
		(_sig(_int Ys 3 0 16(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(3))(_sens(0)(1)))))
			(line__21(_arch 1 0 21(_assignment(_trgt(2))(_sens(3)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . artithmetic 6 -1)
)
I 000051 55 3134          1667260233668 structural
(_unit VHDL(base_time 0 7(structural 0 14))
	(_version vef)
	(_time 1667260233669 2022.10.31 17:50:33)
	(_source(\../src/base_time.vhd\))
	(_parameters tan)
	(_code b0bfbae4b1e6e7a6b0b3f6ebe5b6b9b6e4b6b5b6b2)
	(_ent
		(_time 1667260211026)
	)
	(_comp
		(adder_nbits
			(_object
				(_gen(_int N -2 0 18(_ent((i 20)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 20(_array -1((_dto c 1 i 0)))))
				(_port(_int A 1 0 20(_ent (_in))))
				(_port(_int B 1 0 20(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 21(_array -1((_dto c 2 i 0)))))
				(_port(_int Y 2 0 21(_ent (_out))))
			)
		)
		(reg_nbits
			(_object
				(_gen(_int N -2 0 26(_ent((i 20)))))
				(_port(_int clk -1 0 28(_ent (_in))))
				(_port(_int rst -1 0 28(_ent (_in))))
				(_port(_int ena -1 0 28(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 29(_array -1((_dto c 3 i 0)))))
				(_port(_int D 1 0 29(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~138 0 30(_array -1((_dto c 4 i 0)))))
				(_port(_int Q 2 0 30(_ent (_out))))
			)
		)
		(comp_n_bits
			(_object
				(_gen(_int N -2 0 35(_ent((i 20)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1310 0 37(_array -1((_dto c 5 i 0)))))
				(_port(_int A 1 0 37(_ent (_in))))
				(_port(_int B 1 0 37(_ent (_in))))
				(_port(_int Y -1 0 38(_ent (_out))))
			)
		)
	)
	(_inst U0 0 60(_comp adder_nbits)
		(_gen
			((N)((i 20)))
		)
		(_port
			((A)(int_s))
			((B)(aux_1))
			((Y)(sm))
		)
		(_use(_ent . adder_nbits)
			(_gen
				((N)((i 20)))
			)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_inst U1 0 68(_comp reg_nbits)
		(_gen
			((N)((i 20)))
		)
		(_port
			((clk)(clk))
			((rst)(as))
			((ena)(ena))
			((D)(sm))
			((Q)(int_s))
		)
		(_use(_ent . reg_nbits)
			(_gen
				((N)((i 20)))
			)
			(_port
				((clk)(clk))
				((rst)(rst))
				((ena)(ena))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst U2 0 80(_comp comp_n_bits)
		(_gen
			((N)((i 20)))
		)
		(_port
			((A)(int_s))
			((B)(nLim))
			((Y)(as))
		)
		(_use(_ent . comp_n_bits)
			(_gen
				((N)((i 20)))
			)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int ena -1 0 9(_ent(_in))))
		(_port(_int rst -1 0 9(_ent(_in))))
		(_port(_int bt -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 46(_array -1((_dto i 19 i 0)))))
		(_sig(_int aux_1 0 0 46(_arch(_uni(_string \"00000000000000000001"\)))))
		(_sig(_int sm 0 0 47(_arch(_uni((_others(i 2)))))))
		(_sig(_int int_s 0 0 47(_arch(_uni((_others(i 2)))))))
		(_sig(_int as -1 0 48(_arch(_uni))))
		(_sig(_int nLim 0 0 53(_arch(_uni(_string \"00100100100111110000"\)))))
		(_prcs
			(line__78(_arch 0 0 78(_assignment(_alias((bt)(as)))(_simpleassign BUF)(_trgt(3))(_sens(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 6 -1)
)
I 000052 55 2302          1667261432769 artithmetic
(_unit VHDL(conv_b2d 0 10(artithmetic 0 19))
	(_version vef)
	(_time 1667261432770 2022.10.31 18:10:32)
	(_source(\../src/conv_b2d.vhd\))
	(_parameters tan)
	(_code a6f5a1f1f6f1a7b1a7f7e0fcf5a5a4a0a2a0a5a0f0)
	(_ent
		(_time 1667260211252)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1((_dto i 7 i 0)))))
		(_port(_int BIN 0 0 12(_ent(_in))))
		(_port(_int start -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 14(_ent(_in)(_event))))
		(_port(_int ena -1 0 14(_ent(_in))))
		(_port(_int rst -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int U 1 0 15(_ent(_out))))
		(_port(_int D 1 0 15(_ent(_out))))
		(_port(_int C 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qp 2 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Qf 2 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Q 2 0 22(_arch(_uni(_string \"0000"\)))))
		(_sig(_int busy -1 0 23(_arch(_uni((i 2))))))
		(_type(_int ~UNSIGNED{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_sig(_int Bs 3 0 24(_arch(_uni((_others(i 2)))))))
		(_type(_int ~UNSIGNED{3~downto~0}~13 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int As 4 0 25(_arch(_uni((_others(i 2)))))))
		(_sig(_int Rs 4 0 25(_arch(_uni((_others(i 2)))))))
		(_sig(_int U_aux 4 0 28(_arch(_uni((_others(i 2)))))))
		(_sig(_int aux_0 2 0 29(_arch(_uni((_others(i 2)))))))
		(_sig(_int busy_0 -1 0 30(_arch(_uni((i 2))))))
		(_sig(_int busy_1 -1 0 31(_arch(_uni((i 3))))))
		(_prcs
			(FF(_arch 0 0 45(_prcs(_trgt(8)(9)(11)(12)(13)(14)(15)(5)(6)(7))(_sens(2)(8)(9)(12)(13)(14)(15)(16)(17)(18)(0)(1)(4))(_dssslsensitivity 1)(_mon)(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463234)
		(33751554)
		(50528770)
		(33751810 33686274)
		(50463490)
		(33686274)
		(33751810)
		(33751555)
		(33686019)
		(50529026)
	)
	(_model . artithmetic 1 -1)
)
I 000051 55 5704          1667261922009 structural
(_unit VHDL(dec_ctrl_bin2dec7seg 0 6(structural 0 17))
	(_version vef)
	(_time 1667261922010 2022.10.31 18:18:42)
	(_source(\../src/dec_ctrl_bin2dec7seg.vhd\))
	(_parameters tan)
	(_code c8cb9e9dc59f9fddcfc6db939dcfcace9bcd9ececa)
	(_ent
		(_time 1667260210958)
	)
	(_comp
		(conv_b2d
			(_object
				(_port(_int BIN 2 0 22(_ent (_in))))
				(_port(_int start -1 0 23(_ent (_in))))
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int ena -1 0 24(_ent (_in))))
				(_port(_int rst -1 0 24(_ent (_in))))
				(_port(_int U 3 0 25(_ent (_out))))
				(_port(_int D 3 0 25(_ent (_out))))
				(_port(_int C 3 0 25(_ent (_out))))
			)
		)
		(mux_3_to_1_4b
			(_object
				(_port(_int U 7 0 48(_ent (_in))))
				(_port(_int D 7 0 48(_ent (_in))))
				(_port(_int C 7 0 48(_ent (_in))))
				(_port(_int S 8 0 49(_ent (_in))))
				(_port(_int Y 7 0 50(_ent (_out))))
			)
		)
		(decod_bcd2seg7
			(_object
				(_port(_int BCD 4 0 32(_ent (_in))))
				(_port(_int SEG 5 0 33(_ent (_out))))
			)
		)
		(base_time
			(_object
				(_port(_int clk -1 0 65(_ent (_in))))
				(_port(_int ena -1 0 65(_ent (_in))))
				(_port(_int rst -1 0 65(_ent (_in))))
				(_port(_int bt -1 0 66(_ent (_out))))
			)
		)
		(reg_ser_par_3b
			(_object
				(_port(_int clk -1 0 73(_ent (_in))))
				(_port(_int ena -1 0 73(_ent (_in))))
				(_port(_int rst -1 0 73(_ent (_in))))
				(_port(_int d -1 0 74(_ent (_in))))
				(_port(_int sh -1 0 74(_ent (_in))))
				(_port(_int Q 9 0 75(_ent (_out))))
			)
		)
		(conv_b2sel
			(_object
				(_port(_int a -1 0 40(_ent (_in))))
				(_port(_int b -1 0 40(_ent (_in))))
				(_port(_int c -1 0 40(_ent (_in))))
				(_port(_int SEL 6 0 41(_ent (_out))))
			)
		)
		(starter
			(_object
				(_port(_int a -1 0 57(_ent (_in))))
				(_port(_int b -1 0 57(_ent (_in))))
				(_port(_int c -1 0 57(_ent (_in))))
				(_port(_int y -1 0 58(_ent (_out))))
			)
		)
	)
	(_inst UO 0 100(_comp conv_b2d)
		(_port
			((BIN)(BIN))
			((start)(start_s))
			((clk)(clk))
			((ena)(ena))
			((rst)(rst))
			((U)(conv_U))
			((D)(conv_D))
			((C)(conv_C))
		)
		(_use(_ent . conv_b2d)
		)
	)
	(_inst U1 0 112(_comp mux_3_to_1_4b)
		(_port
			((U)(conv_U))
			((D)(conv_D))
			((C)(conv_C))
			((S)(SEL_s))
			((Y)(Ys))
		)
		(_use(_ent . mux_3_to_1_4b)
		)
	)
	(_inst U2 0 121(_comp decod_bcd2seg7)
		(_port
			((BCD)(Ys))
			((SEG)(SEG))
		)
		(_use(_ent . decod_bcd2seg7)
		)
	)
	(_inst U3 0 127(_comp base_time)
		(_port
			((clk)(clk))
			((ena)(ena))
			((rst)(rst))
			((bt)(bt_s))
		)
		(_use(_ent . base_time)
		)
	)
	(_inst U4 0 135(_comp reg_ser_par_3b)
		(_port
			((clk)(clk))
			((ena)(ena))
			((rst)(rst))
			((d)(st_s))
			((sh)(bt_s))
			((Q(2))(C_s))
			((Q(1))(D_s))
			((Q(0))(U_s))
		)
		(_use(_ent . reg_ser_par_3b)
			(_port
				((clk)(clk))
				((ena)(ena))
				((rst)(rst))
				((d)(d))
				((sh)(sh))
				((Q)(Q))
			)
		)
	)
	(_inst U5 0 147(_comp conv_b2sel)
		(_port
			((a)(U_s))
			((b)(D_s))
			((c)(C_s))
			((SEL)(SEL_s))
		)
		(_use(_ent . conv_b2sel)
		)
	)
	(_inst U6 0 155(_comp starter)
		(_port
			((a)(U_s))
			((b)(D_s))
			((c)(C_s))
			((y)(st_s))
		)
		(_use(_ent . starter)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int BIN 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int ena -1 0 9(_ent(_in))))
		(_port(_int rst -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10(_array -1((_dto i 6 i 0)))))
		(_port(_int SEG 1 0 10(_ent(_out))))
		(_port(_int DISP_U -1 0 11(_ent(_out))))
		(_port(_int DISP_D -1 0 12(_ent(_out))))
		(_port(_int DISP_C -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 33(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 41(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 48(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 49(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 75(_array -1((_dto i 2 i 0)))))
		(_sig(_int bt_s -1 0 83(_arch(_uni))))
		(_sig(_int st_s -1 0 83(_arch(_uni))))
		(_sig(_int start_s -1 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 85(_array -1((_dto i 3 i 0)))))
		(_sig(_int conv_U 10 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int conv_D 10 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int conv_C 10 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int Ys 10 0 85(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 87(_array -1((_dto i 1 i 0)))))
		(_sig(_int SEL_s 11 0 87(_arch(_uni))))
		(_sig(_int U_s -1 0 89(_arch(_uni))))
		(_sig(_int D_s -1 0 89(_arch(_uni))))
		(_sig(_int C_s -1 0 89(_arch(_uni))))
		(_prcs
			(line__163(_arch 0 0 163(_assignment(_trgt(10))(_sens(8)(9)))))
			(line__165(_arch 1 0 165(_assignment(_alias((DISP_U)(U_s)))(_simpleassign BUF)(_trgt(5))(_sens(16)))))
			(line__166(_arch 2 0 166(_assignment(_alias((DISP_D)(D_s)))(_simpleassign BUF)(_trgt(6))(_sens(17)))))
			(line__167(_arch 3 0 167(_assignment(_alias((DISP_C)(C_s)))(_simpleassign BUF)(_trgt(7))(_sens(18)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 4 -1)
)
I 000052 55 2302          1667261922134 artithmetic
(_unit VHDL(conv_b2d 0 10(artithmetic 0 19))
	(_version vef)
	(_time 1667261922138 2022.10.31 18:18:42)
	(_source(\../src/conv_b2d.vhd\))
	(_parameters tan)
	(_code 35366530666234223464736f663637333133363363)
	(_ent
		(_time 1667260211252)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1((_dto i 7 i 0)))))
		(_port(_int BIN 0 0 12(_ent(_in))))
		(_port(_int start -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 14(_ent(_in)(_event))))
		(_port(_int ena -1 0 14(_ent(_in))))
		(_port(_int rst -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int U 1 0 15(_ent(_out))))
		(_port(_int D 1 0 15(_ent(_out))))
		(_port(_int C 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qp 2 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Qf 2 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Q 2 0 22(_arch(_uni(_string \"0000"\)))))
		(_sig(_int busy -1 0 23(_arch(_uni((i 2))))))
		(_type(_int ~UNSIGNED{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_sig(_int Bs 3 0 24(_arch(_uni((_others(i 2)))))))
		(_type(_int ~UNSIGNED{3~downto~0}~13 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int As 4 0 25(_arch(_uni((_others(i 2)))))))
		(_sig(_int Rs 4 0 25(_arch(_uni((_others(i 2)))))))
		(_sig(_int U_aux 4 0 28(_arch(_uni((_others(i 2)))))))
		(_sig(_int aux_0 2 0 29(_arch(_uni((_others(i 2)))))))
		(_sig(_int busy_0 -1 0 30(_arch(_uni((i 2))))))
		(_sig(_int busy_1 -1 0 31(_arch(_uni((i 3))))))
		(_prcs
			(FF(_arch 0 0 45(_prcs(_trgt(8)(9)(11)(12)(13)(14)(15)(5)(6)(7))(_sens(2)(8)(9)(12)(13)(14)(15)(16)(17)(18)(0)(1)(4))(_dssslsensitivity 1)(_mon)(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463234)
		(33751554)
		(50528770)
		(33751810 33686274)
		(50463490)
		(33686274)
		(33751810)
		(33751555)
		(33686019)
		(50529026)
	)
	(_model . artithmetic 1 -1)
)
I 000050 55 975           1667261922199 funtional
(_unit VHDL(decod_bcd2seg7 0 5(funtional 0 12))
	(_version vef)
	(_time 1667261922200 2022.10.31 18:18:42)
	(_source(\../src/decod_bcd2seg7.vhd\))
	(_parameters tan)
	(_code 8380d48d85d4d495d4d097da848581858085878081)
	(_ent
		(_time 1667260211408)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int BCD 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8(_array -1((_dto i 6 i 0)))))
		(_port(_int SEG 1 0 8(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529026 197379)
		(33686018 131843)
		(50528771 197378)
		(50463235 197379)
		(33686275 131843)
		(50463491 197123)
		(50529027 197123)
		(33686018 197379)
		(50529027 197379)
		(50463491 197379)
		(33686019 131586)
	)
	(_model . funtional 1 -1)
)
I 000051 55 875           1667261922235 functional
(_unit VHDL(mux_3_to_1_4b 0 4(functional 0 12))
	(_version vef)
	(_time 1667261922236 2022.10.31 18:18:42)
	(_source(\../src/mux_3_to_1_4b.vhd\))
	(_parameters tan)
	(_code a3a0a4f5a5f5ffb6f4a1b0faa4a4a7a5f5a6f5a0a2)
	(_ent
		(_time 1667260211473)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int U 0 0 6(_ent(_in))))
		(_port(_int D 0 0 6(_ent(_in))))
		(_port(_int C 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int S 1 0 7(_ent(_in))))
		(_port(_int Y 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(515)
	)
	(_model . functional 1 -1)
)
I 000050 55 1066          1667261922270 flow_data
(_unit VHDL(conv_b2sel 0 4(flow_data 0 11))
	(_version vef)
	(_time 1667261922271 2022.10.31 18:18:42)
	(_source(\../src/conv_b2sel.vhd\))
	(_parameters tan)
	(_code c2c192979695c3d5c596849891c1c0c5c1c4c7c491)
	(_ent
		(_time 1667260211319)
	)
	(_object
		(_port(_int a -1 0 6(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int SEL 0 0 7(_ent(_out))))
		(_sig(_int an -1 0 12(_int(_uni))))
		(_sig(_int bn -1 0 12(_int(_uni))))
		(_sig(_int cn -1 0 12(_int(_uni))))
		(_sig(_int m1 -1 0 12(_int(_uni))))
		(_sig(_int m2 -1 0 12(_int(_uni))))
		(_sig(_int s1 -1 0 12(_int(_uni))))
		(_sig(_int s2 -1 0 12(_int(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(3(1)))(_sens(0)(1)(2)))))
			(line__25(_arch 1 0 25(_assignment(_trgt(3(0)))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . flow_data 2 -1)
)
I 000051 55 1299          1667261922306 functional
(_unit VHDL(reg_ser_par_3b 0 5(functional 0 14))
	(_version vef)
	(_time 1667261922307 2022.10.31 18:18:42)
	(_source(\../src/reg_ser_par_3b.vhd\))
	(_parameters tan)
	(_code e1e3b0b2e5b6b2f4b5e6f2bbb5e6e3e4b7e6e1e7e0)
	(_ent
		(_time 1667260211524)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int ena -1 0 7(_ent(_in))))
		(_port(_int rst -1 0 7(_ent(_in))))
		(_port(_int d -1 0 8(_ent(_in))))
		(_port(_int sh -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int Qp 1 0 16(_arch(_uni((_others(i 2)))))))
		(_sig(_int Qf 1 0 16(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_alias((Qf)(Qp(d_1_0))(d)))(_trgt(7))(_sens(6(d_1_0))(3)))))
			(line__21(_arch 1 0 21(_assignment(_alias((Q)(Qp)))(_trgt(5))(_sens(6)))))
			(Reg(_arch 2 0 23(_prcs(_trgt(6))(_sens(0)(7)(2))(_dssslsensitivity 1)(_read(1)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(131586)
	)
	(_model . functional 3 -1)
)
I 000051 55 708           1667261922358 functional
(_unit VHDL(starter 0 5(functional 0 13))
	(_version vef)
	(_time 1667261922359 2022.10.31 18:18:42)
	(_source(\../src/starter.vhd\))
	(_parameters tan)
	(_code 10124716144745071314044a441712171317141611)
	(_ent
		(_time 1667260211587)
	)
	(_object
		(_port(_int a -1 0 7(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int c -1 0 7(_ent(_in))))
		(_port(_int y -1 0 8(_ent(_out))))
		(_sig(_int an -1 0 14(_int(_uni))))
		(_sig(_int bn -1 0 14(_int(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . functional 1 -1)
)
I 000050 55 1336          1667261922403 funtional
(_unit VHDL(reg_nbits 0 6(funtional 0 15))
	(_version vef)
	(_time 1667261922404 2022.10.31 18:18:42)
	(_source(\../src/reg_nbits.vhd\))
	(_parameters tan)
	(_code 4e4c184c1e191d5b191e0b141d4847494a494d494c)
	(_ent
		(_time 1667260211201)
	)
	(_object
		(_gen(_int N -1 0 7 \20\ (_ent gms((i 20)))))
		(_port(_int clk -2 0 9(_ent(_in)(_event))))
		(_port(_int rst -2 0 9(_ent(_in))))
		(_port(_int ena -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 18(_array -2((_dto i 19 i 0)))))
		(_sig(_int Qn 2 0 18(_arch(_uni(_string \"00000000000000000000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((Q)(Qn)))(_trgt(4))(_sens(5)))))
			(Reg(_arch 1 0 24(_prcs(_trgt(5))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 33686018 33686018 33686018 33686018)
	)
	(_model . funtional 4 -1)
)
I 000050 55 862           1667261922451 funtional
(_unit VHDL(comp_n_bits 0 5(funtional 0 13))
	(_version vef)
	(_time 1667261922452 2022.10.31 18:18:42)
	(_source(\../src/comp_n_bits.vhd\))
	(_parameters tan)
	(_code 7d7e2a7c7f2a7d6a7c783b2779782b7b7f7b747a79)
	(_ent
		(_time 1667260211144)
	)
	(_object
		(_gen(_int N -1 0 6 \20\ (_ent gms((i 20)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 8(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int Y -2 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . funtional 3 -1)
)
I 000052 55 1286          1667261922503 artithmetic
(_unit VHDL(adder_nbits 0 6(artithmetic 0 14))
	(_version vef)
	(_time 1667261922504 2022.10.31 18:18:42)
	(_source(\../src/adder_nbits.vhd\))
	(_parameters tan)
	(_code acaff9fbfbfbfcbaa8aebef5abaaf9aaaeaaa5aba8)
	(_ent
		(_time 1667260211099)
	)
	(_object
		(_gen(_int N -1 0 7 \20\ (_ent gms((i 20)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int A 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int B 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int Y 2 0 10(_ent(_out))))
		(_type(_int ~SIGNED{N-1~downto~0}~13 0 16(_array -2((_dto c 5 i 0)))))
		(_sig(_int Ys 3 0 16(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(3))(_sens(0)(1)))))
			(line__21(_arch 1 0 21(_assignment(_trgt(2))(_sens(3)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . artithmetic 6 -1)
)
I 000051 55 3134          1667261922545 structural
(_unit VHDL(base_time 0 7(structural 0 14))
	(_version vef)
	(_time 1667261922546 2022.10.31 18:18:42)
	(_source(\../src/base_time.vhd\))
	(_parameters tan)
	(_code dbd88d89888d8ccddbd89d808eddd2dd8fdddeddd9)
	(_ent
		(_time 1667260211026)
	)
	(_comp
		(adder_nbits
			(_object
				(_gen(_int N -2 0 18(_ent((i 20)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 20(_array -1((_dto c 1 i 0)))))
				(_port(_int A 1 0 20(_ent (_in))))
				(_port(_int B 1 0 20(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 21(_array -1((_dto c 2 i 0)))))
				(_port(_int Y 2 0 21(_ent (_out))))
			)
		)
		(reg_nbits
			(_object
				(_gen(_int N -2 0 26(_ent((i 20)))))
				(_port(_int clk -1 0 28(_ent (_in))))
				(_port(_int rst -1 0 28(_ent (_in))))
				(_port(_int ena -1 0 28(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 29(_array -1((_dto c 3 i 0)))))
				(_port(_int D 1 0 29(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~138 0 30(_array -1((_dto c 4 i 0)))))
				(_port(_int Q 2 0 30(_ent (_out))))
			)
		)
		(comp_n_bits
			(_object
				(_gen(_int N -2 0 35(_ent((i 20)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1310 0 37(_array -1((_dto c 5 i 0)))))
				(_port(_int A 1 0 37(_ent (_in))))
				(_port(_int B 1 0 37(_ent (_in))))
				(_port(_int Y -1 0 38(_ent (_out))))
			)
		)
	)
	(_inst U0 0 60(_comp adder_nbits)
		(_gen
			((N)((i 20)))
		)
		(_port
			((A)(int_s))
			((B)(aux_1))
			((Y)(sm))
		)
		(_use(_ent . adder_nbits)
			(_gen
				((N)((i 20)))
			)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_inst U1 0 68(_comp reg_nbits)
		(_gen
			((N)((i 20)))
		)
		(_port
			((clk)(clk))
			((rst)(as))
			((ena)(ena))
			((D)(sm))
			((Q)(int_s))
		)
		(_use(_ent . reg_nbits)
			(_gen
				((N)((i 20)))
			)
			(_port
				((clk)(clk))
				((rst)(rst))
				((ena)(ena))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst U2 0 80(_comp comp_n_bits)
		(_gen
			((N)((i 20)))
		)
		(_port
			((A)(int_s))
			((B)(nLim))
			((Y)(as))
		)
		(_use(_ent . comp_n_bits)
			(_gen
				((N)((i 20)))
			)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int ena -1 0 9(_ent(_in))))
		(_port(_int rst -1 0 9(_ent(_in))))
		(_port(_int bt -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 46(_array -1((_dto i 19 i 0)))))
		(_sig(_int aux_1 0 0 46(_arch(_uni(_string \"00000000000000000001"\)))))
		(_sig(_int sm 0 0 47(_arch(_uni((_others(i 2)))))))
		(_sig(_int int_s 0 0 47(_arch(_uni((_others(i 2)))))))
		(_sig(_int as -1 0 48(_arch(_uni))))
		(_sig(_int nLim 0 0 53(_arch(_uni(_string \"00100100100111110000"\)))))
		(_prcs
			(line__78(_arch 0 0 78(_assignment(_alias((bt)(as)))(_simpleassign BUF)(_trgt(3))(_sens(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 6 -1)
)
I 000052 55 2316          1667262022937 artithmetic
(_unit VHDL(conv_b2d 0 10(artithmetic 0 19))
	(_version vef)
	(_time 1667262022938 2022.10.31 18:20:22)
	(_source(\../src/conv_b2d.vhd\))
	(_parameters tan)
	(_code 025107045655031503534458510100040604010454)
	(_ent
		(_time 1667260211252)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1((_dto i 7 i 0)))))
		(_port(_int BIN 0 0 12(_ent(_in))))
		(_port(_int start -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 14(_ent(_in)(_event))))
		(_port(_int ena -1 0 14(_ent(_in))))
		(_port(_int rst -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int U 1 0 15(_ent(_out))))
		(_port(_int D 1 0 15(_ent(_out))))
		(_port(_int C 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qp 2 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Qf 2 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Q 2 0 22(_arch(_uni(_string \"0000"\)))))
		(_sig(_int busy -1 0 23(_arch(_uni((i 2))))))
		(_type(_int ~UNSIGNED{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_sig(_int Bs 3 0 24(_arch(_uni((_others(i 2)))))))
		(_type(_int ~UNSIGNED{3~downto~0}~13 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int As 4 0 25(_arch(_uni((_others(i 2)))))))
		(_sig(_int Rs 4 0 25(_arch(_uni((_others(i 2)))))))
		(_sig(_int U_aux 4 0 28(_arch(_uni((_others(i 2)))))))
		(_sig(_int aux_0 2 0 29(_arch(_uni((_others(i 2)))))))
		(_sig(_int busy_0 -1 0 30(_arch(_uni((i 2))))))
		(_sig(_int busy_1 -1 0 31(_arch(_uni((i 3))))))
		(_prcs
			(FF(_arch 0 0 45(_prcs(_trgt(8)(9)(11)(12)(13)(14)(15)(5)(6)(7))(_sens(2)(8)(9)(12)(13)(14)(15)(16)(17)(18)(0)(1)(4))(_dssslsensitivity 1)(_mon)(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463234)
		(33751554)
		(33686018)
		(50528770)
		(33751810 33686274)
		(50463490)
		(33686274)
		(33751810)
		(33751555)
		(33686019)
		(50529026)
	)
	(_model . artithmetic 1 -1)
)
I 000052 55 2316          1667262039755 artithmetic
(_unit VHDL(conv_b2d 0 10(artithmetic 0 19))
	(_version vef)
	(_time 1667262039756 2022.10.31 18:20:39)
	(_source(\../src/conv_b2d.vhd\))
	(_parameters tan)
	(_code aeaaaaf9adf9afb9afffe8f4fdadaca8aaa8ada8f8)
	(_ent
		(_time 1667260211252)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1((_dto i 7 i 0)))))
		(_port(_int BIN 0 0 12(_ent(_in))))
		(_port(_int start -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 14(_ent(_in)(_event))))
		(_port(_int ena -1 0 14(_ent(_in))))
		(_port(_int rst -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int U 1 0 15(_ent(_out))))
		(_port(_int D 1 0 15(_ent(_out))))
		(_port(_int C 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qp 2 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Qf 2 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Q 2 0 22(_arch(_uni(_string \"0000"\)))))
		(_sig(_int busy -1 0 23(_arch(_uni((i 2))))))
		(_type(_int ~UNSIGNED{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_sig(_int Bs 3 0 24(_arch(_uni((_others(i 2)))))))
		(_type(_int ~UNSIGNED{3~downto~0}~13 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int As 4 0 25(_arch(_uni((_others(i 2)))))))
		(_sig(_int Rs 4 0 25(_arch(_uni((_others(i 2)))))))
		(_sig(_int U_aux 4 0 28(_arch(_uni((_others(i 2)))))))
		(_sig(_int aux_0 2 0 29(_arch(_uni((_others(i 2)))))))
		(_sig(_int busy_0 -1 0 30(_arch(_uni((i 2))))))
		(_sig(_int busy_1 -1 0 31(_arch(_uni((i 3))))))
		(_prcs
			(FF(_arch 0 0 45(_prcs(_trgt(8)(9)(11)(12)(13)(14)(15)(5)(6)(7))(_sens(2)(8)(9)(12)(13)(14)(15)(16)(17)(18)(0)(1)(4))(_dssslsensitivity 1)(_mon)(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463234)
		(33751554)
		(33686018)
		(50528770)
		(33751810 33686274)
		(50463490)
		(33686274)
		(33751810)
		(33751555)
		(33686019)
		(50529026)
	)
	(_model . artithmetic 1 -1)
)
I 000052 55 2312          1667262508673 artithmetic
(_unit VHDL(conv_b2d 0 10(artithmetic 0 19))
	(_version vef)
	(_time 1667262508674 2022.10.31 18:28:28)
	(_source(\../src/conv_b2d.vhd\))
	(_parameters tan)
	(_code 686a3d68363f697f69392e323b6b6a6e6c6e6b6e3e)
	(_ent
		(_time 1667260211252)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1((_dto i 7 i 0)))))
		(_port(_int BIN 0 0 12(_ent(_in))))
		(_port(_int start -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 14(_ent(_in)(_event))))
		(_port(_int ena -1 0 14(_ent(_in))))
		(_port(_int rst -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int U 1 0 15(_ent(_out))))
		(_port(_int D 1 0 15(_ent(_out))))
		(_port(_int C 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qp 2 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Qf 2 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Q 2 0 22(_arch(_uni(_string \"0000"\)))))
		(_sig(_int busy -1 0 23(_arch(_uni((i 2))))))
		(_type(_int ~UNSIGNED{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_sig(_int Bs 3 0 24(_arch(_uni((_others(i 2)))))))
		(_type(_int ~UNSIGNED{3~downto~0}~13 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int As 4 0 25(_arch(_uni((_others(i 2)))))))
		(_sig(_int Rs 4 0 25(_arch(_uni((_others(i 2)))))))
		(_sig(_int U_aux 4 0 28(_arch(_uni((_others(i 2)))))))
		(_sig(_int aux_0 2 0 29(_arch(_uni((_others(i 2)))))))
		(_sig(_int busy_0 -1 0 30(_arch(_uni((i 2))))))
		(_sig(_int busy_1 -1 0 31(_arch(_uni((i 3))))))
		(_prcs
			(FF(_arch 0 0 45(_prcs(_trgt(8)(9)(11)(12)(13)(14)(15)(5)(6)(7))(_sens(2)(8)(9)(12)(13)(14)(15)(17)(18)(0)(1)(4))(_dssslsensitivity 1)(_mon)(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463234)
		(33751554)
		(33686018)
		(50528770)
		(33751810 33686274)
		(50463490)
		(33686274)
		(33751810)
		(33751555)
		(33686019)
		(50529026)
	)
	(_model . artithmetic 1 -1)
)
I 000052 55 2312          1667262981487 artithmetic
(_unit VHDL(conv_b2d 0 10(artithmetic 0 19))
	(_version vef)
	(_time 1667262981488 2022.10.31 18:36:21)
	(_source(\../src/conv_b2d.vhd\))
	(_parameters tan)
	(_code 555b5056060254425404130f065657535153565303)
	(_ent
		(_time 1667260211252)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1((_dto i 7 i 0)))))
		(_port(_int BIN 0 0 12(_ent(_in))))
		(_port(_int start -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 14(_ent(_in)(_event))))
		(_port(_int ena -1 0 14(_ent(_in))))
		(_port(_int rst -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int U 1 0 15(_ent(_out))))
		(_port(_int D 1 0 15(_ent(_out))))
		(_port(_int C 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qp 2 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Qf 2 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Q 2 0 22(_arch(_uni(_string \"0000"\)))))
		(_sig(_int busy -1 0 23(_arch(_uni((i 2))))))
		(_type(_int ~UNSIGNED{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_sig(_int Bs 3 0 24(_arch(_uni((_others(i 2)))))))
		(_type(_int ~UNSIGNED{3~downto~0}~13 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int As 4 0 25(_arch(_uni((_others(i 2)))))))
		(_sig(_int Rs 4 0 25(_arch(_uni((_others(i 2)))))))
		(_sig(_int U_aux 4 0 28(_arch(_uni((_others(i 2)))))))
		(_sig(_int aux_0 2 0 29(_arch(_uni((_others(i 2)))))))
		(_sig(_int busy_0 -1 0 30(_arch(_uni((i 2))))))
		(_sig(_int busy_1 -1 0 31(_arch(_uni((i 3))))))
		(_prcs
			(FF(_arch 0 0 45(_prcs(_trgt(8)(9)(11)(12)(13)(14)(15)(5)(6)(7))(_sens(2)(8)(9)(12)(13)(14)(15)(17)(18)(0)(1)(4))(_dssslsensitivity 1)(_mon)(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463234)
		(33751554)
		(33686018)
		(50528770)
		(33751810 33686274)
		(50463490)
		(33686274)
		(33751810)
		(33751555)
		(33686019)
		(50529026)
	)
	(_model . artithmetic 1 -1)
)
I 000051 55 5704          1667263556675 structural
(_unit VHDL(dec_ctrl_bin2dec7seg 0 6(structural 0 17))
	(_version vef)
	(_time 1667263556676 2022.10.31 18:45:56)
	(_source(\../src/dec_ctrl_bin2dec7seg.vhd\))
	(_parameters tan)
	(_code 282a782c257f7f3d2f263b737d2f2a2e7b2d7e2e2a)
	(_ent
		(_time 1667260210958)
	)
	(_comp
		(conv_b2d
			(_object
				(_port(_int BIN 2 0 22(_ent (_in))))
				(_port(_int start -1 0 23(_ent (_in))))
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int ena -1 0 24(_ent (_in))))
				(_port(_int rst -1 0 24(_ent (_in))))
				(_port(_int U 3 0 25(_ent (_out))))
				(_port(_int D 3 0 25(_ent (_out))))
				(_port(_int C 3 0 25(_ent (_out))))
			)
		)
		(mux_3_to_1_4b
			(_object
				(_port(_int U 7 0 48(_ent (_in))))
				(_port(_int D 7 0 48(_ent (_in))))
				(_port(_int C 7 0 48(_ent (_in))))
				(_port(_int S 8 0 49(_ent (_in))))
				(_port(_int Y 7 0 50(_ent (_out))))
			)
		)
		(decod_bcd2seg7
			(_object
				(_port(_int BCD 4 0 32(_ent (_in))))
				(_port(_int SEG 5 0 33(_ent (_out))))
			)
		)
		(base_time
			(_object
				(_port(_int clk -1 0 65(_ent (_in))))
				(_port(_int ena -1 0 65(_ent (_in))))
				(_port(_int rst -1 0 65(_ent (_in))))
				(_port(_int bt -1 0 66(_ent (_out))))
			)
		)
		(reg_ser_par_3b
			(_object
				(_port(_int clk -1 0 73(_ent (_in))))
				(_port(_int ena -1 0 73(_ent (_in))))
				(_port(_int rst -1 0 73(_ent (_in))))
				(_port(_int d -1 0 74(_ent (_in))))
				(_port(_int sh -1 0 74(_ent (_in))))
				(_port(_int Q 9 0 75(_ent (_out))))
			)
		)
		(conv_b2sel
			(_object
				(_port(_int a -1 0 40(_ent (_in))))
				(_port(_int b -1 0 40(_ent (_in))))
				(_port(_int c -1 0 40(_ent (_in))))
				(_port(_int SEL 6 0 41(_ent (_out))))
			)
		)
		(starter
			(_object
				(_port(_int a -1 0 57(_ent (_in))))
				(_port(_int b -1 0 57(_ent (_in))))
				(_port(_int c -1 0 57(_ent (_in))))
				(_port(_int y -1 0 58(_ent (_out))))
			)
		)
	)
	(_inst UO 0 100(_comp conv_b2d)
		(_port
			((BIN)(BIN))
			((start)(start_s))
			((clk)(clk))
			((ena)(ena))
			((rst)(rst))
			((U)(conv_U))
			((D)(conv_D))
			((C)(conv_C))
		)
		(_use(_ent . conv_b2d)
		)
	)
	(_inst U1 0 112(_comp mux_3_to_1_4b)
		(_port
			((U)(conv_U))
			((D)(conv_D))
			((C)(conv_C))
			((S)(SEL_s))
			((Y)(Ys))
		)
		(_use(_ent . mux_3_to_1_4b)
		)
	)
	(_inst U2 0 121(_comp decod_bcd2seg7)
		(_port
			((BCD)(Ys))
			((SEG)(SEG))
		)
		(_use(_ent . decod_bcd2seg7)
		)
	)
	(_inst U3 0 127(_comp base_time)
		(_port
			((clk)(clk))
			((ena)(ena))
			((rst)(rst))
			((bt)(bt_s))
		)
		(_use(_ent . base_time)
		)
	)
	(_inst U4 0 135(_comp reg_ser_par_3b)
		(_port
			((clk)(clk))
			((ena)(ena))
			((rst)(rst))
			((d)(st_s))
			((sh)(bt_s))
			((Q(2))(C_s))
			((Q(1))(D_s))
			((Q(0))(U_s))
		)
		(_use(_ent . reg_ser_par_3b)
			(_port
				((clk)(clk))
				((ena)(ena))
				((rst)(rst))
				((d)(d))
				((sh)(sh))
				((Q)(Q))
			)
		)
	)
	(_inst U5 0 147(_comp conv_b2sel)
		(_port
			((a)(U_s))
			((b)(D_s))
			((c)(C_s))
			((SEL)(SEL_s))
		)
		(_use(_ent . conv_b2sel)
		)
	)
	(_inst U6 0 155(_comp starter)
		(_port
			((a)(U_s))
			((b)(D_s))
			((c)(C_s))
			((y)(st_s))
		)
		(_use(_ent . starter)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int BIN 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int ena -1 0 9(_ent(_in))))
		(_port(_int rst -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10(_array -1((_dto i 6 i 0)))))
		(_port(_int SEG 1 0 10(_ent(_out))))
		(_port(_int DISP_U -1 0 11(_ent(_out))))
		(_port(_int DISP_D -1 0 12(_ent(_out))))
		(_port(_int DISP_C -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 33(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 41(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 48(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 49(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 75(_array -1((_dto i 2 i 0)))))
		(_sig(_int bt_s -1 0 83(_arch(_uni))))
		(_sig(_int st_s -1 0 83(_arch(_uni))))
		(_sig(_int start_s -1 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 85(_array -1((_dto i 3 i 0)))))
		(_sig(_int conv_U 10 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int conv_D 10 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int conv_C 10 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int Ys 10 0 85(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 87(_array -1((_dto i 1 i 0)))))
		(_sig(_int SEL_s 11 0 87(_arch(_uni))))
		(_sig(_int U_s -1 0 89(_arch(_uni))))
		(_sig(_int D_s -1 0 89(_arch(_uni))))
		(_sig(_int C_s -1 0 89(_arch(_uni))))
		(_prcs
			(line__163(_arch 0 0 163(_assignment(_trgt(10))(_sens(8)(9)))))
			(line__165(_arch 1 0 165(_assignment(_alias((DISP_U)(U_s)))(_simpleassign BUF)(_trgt(5))(_sens(16)))))
			(line__166(_arch 2 0 166(_assignment(_alias((DISP_D)(D_s)))(_simpleassign BUF)(_trgt(6))(_sens(17)))))
			(line__167(_arch 3 0 167(_assignment(_alias((DISP_C)(C_s)))(_simpleassign BUF)(_trgt(7))(_sens(18)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 4 -1)
)
I 000052 55 2312          1667263556722 artithmetic
(_unit VHDL(conv_b2d 0 10(artithmetic 0 19))
	(_version vef)
	(_time 1667263556723 2022.10.31 18:45:56)
	(_source(\../src/conv_b2d.vhd\))
	(_parameters tan)
	(_code 57550054060056405601110d045455515351545101)
	(_ent
		(_time 1667260211252)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1((_dto i 7 i 0)))))
		(_port(_int BIN 0 0 12(_ent(_in))))
		(_port(_int start -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 14(_ent(_in)(_event))))
		(_port(_int ena -1 0 14(_ent(_in))))
		(_port(_int rst -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int U 1 0 15(_ent(_out))))
		(_port(_int D 1 0 15(_ent(_out))))
		(_port(_int C 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qp 2 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Qf 2 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Q 2 0 22(_arch(_uni(_string \"0000"\)))))
		(_sig(_int busy -1 0 23(_arch(_uni((i 2))))))
		(_type(_int ~UNSIGNED{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_sig(_int Bs 3 0 24(_arch(_uni((_others(i 2)))))))
		(_type(_int ~UNSIGNED{3~downto~0}~13 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int As 4 0 25(_arch(_uni((_others(i 2)))))))
		(_sig(_int Rs 4 0 25(_arch(_uni((_others(i 2)))))))
		(_sig(_int U_aux 4 0 28(_arch(_uni((_others(i 2)))))))
		(_sig(_int aux_0 2 0 29(_arch(_uni((_others(i 2)))))))
		(_sig(_int busy_0 -1 0 30(_arch(_uni((i 2))))))
		(_sig(_int busy_1 -1 0 31(_arch(_uni((i 3))))))
		(_prcs
			(FF(_arch 0 0 45(_prcs(_trgt(5)(6)(7)(8)(9)(11)(12)(13)(14)(15))(_sens(2)(0)(1)(4)(8)(9)(12)(13)(14)(15)(17)(18))(_dssslsensitivity 1)(_mon)(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463234)
		(33751554)
		(33686018)
		(50528770)
		(33751810 33686274)
		(50463490)
		(33686274)
		(33751810)
		(33751555)
		(33686019)
		(50529026)
	)
	(_model . artithmetic 1 -1)
)
I 000050 55 975           1667263556769 funtional
(_unit VHDL(decod_bcd2seg7 0 5(funtional 0 12))
	(_version vef)
	(_time 1667263556770 2022.10.31 18:45:56)
	(_source(\../src/decod_bcd2seg7.vhd\))
	(_parameters tan)
	(_code 8684d68885d1d190d1d592df818084808580828584)
	(_ent
		(_time 1667260211408)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int BCD 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8(_array -1((_dto i 6 i 0)))))
		(_port(_int SEG 1 0 8(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529026 197379)
		(33686018 131843)
		(50528771 197378)
		(50463235 197379)
		(33686275 131843)
		(50463491 197123)
		(50529027 197123)
		(33686018 197379)
		(50529027 197379)
		(50463491 197379)
		(33686019 131586)
	)
	(_model . funtional 1 -1)
)
I 000051 55 875           1667263556796 functional
(_unit VHDL(mux_3_to_1_4b 0 4(functional 0 12))
	(_version vef)
	(_time 1667263556797 2022.10.31 18:45:56)
	(_source(\../src/mux_3_to_1_4b.vhd\))
	(_parameters tan)
	(_code 9597959b95c3c980c29786cc92929193c390c39694)
	(_ent
		(_time 1667260211473)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int U 0 0 6(_ent(_in))))
		(_port(_int D 0 0 6(_ent(_in))))
		(_port(_int C 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int S 1 0 7(_ent(_in))))
		(_port(_int Y 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(515)
	)
	(_model . functional 1 -1)
)
I 000050 55 1066          1667263556822 flow_data
(_unit VHDL(conv_b2sel 0 4(flow_data 0 11))
	(_version vef)
	(_time 1667263556823 2022.10.31 18:45:56)
	(_source(\../src/conv_b2sel.vhd\))
	(_parameters tan)
	(_code b5b7e2e1e6e2b4a2b2e1f3efe6b6b7b2b6b3b0b3e6)
	(_ent
		(_time 1667260211319)
	)
	(_object
		(_port(_int a -1 0 6(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int SEL 0 0 7(_ent(_out))))
		(_sig(_int an -1 0 12(_int(_uni))))
		(_sig(_int bn -1 0 12(_int(_uni))))
		(_sig(_int cn -1 0 12(_int(_uni))))
		(_sig(_int m1 -1 0 12(_int(_uni))))
		(_sig(_int m2 -1 0 12(_int(_uni))))
		(_sig(_int s1 -1 0 12(_int(_uni))))
		(_sig(_int s2 -1 0 12(_int(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(3(1)))(_sens(0)(1)(2)))))
			(line__25(_arch 1 0 25(_assignment(_trgt(3(0)))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . flow_data 2 -1)
)
I 000051 55 1299          1667263556862 functional
(_unit VHDL(reg_ser_par_3b 0 5(functional 0 14))
	(_version vef)
	(_time 1667263556863 2022.10.31 18:45:56)
	(_source(\../src/reg_ser_par_3b.vhd\))
	(_parameters tan)
	(_code e4e7b2b7e5b3b7f1b0e3f7beb0e3e6e1b2e3e4e2e5)
	(_ent
		(_time 1667260211524)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int ena -1 0 7(_ent(_in))))
		(_port(_int rst -1 0 7(_ent(_in))))
		(_port(_int d -1 0 8(_ent(_in))))
		(_port(_int sh -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int Qp 1 0 16(_arch(_uni((_others(i 2)))))))
		(_sig(_int Qf 1 0 16(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_alias((Qf)(Qp(d_1_0))(d)))(_trgt(7))(_sens(6(d_1_0))(3)))))
			(line__21(_arch 1 0 21(_assignment(_alias((Q)(Qp)))(_trgt(5))(_sens(6)))))
			(Reg(_arch 2 0 23(_prcs(_trgt(6))(_sens(0)(7)(2))(_dssslsensitivity 1)(_read(1)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(131586)
	)
	(_model . functional 3 -1)
)
I 000051 55 708           1667263556888 functional
(_unit VHDL(starter 0 5(functional 0 13))
	(_version vef)
	(_time 1667263556889 2022.10.31 18:45:56)
	(_source(\../src/starter.vhd\))
	(_parameters tan)
	(_code 030055040454561400071759570401040004070502)
	(_ent
		(_time 1667260211587)
	)
	(_object
		(_port(_int a -1 0 7(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int c -1 0 7(_ent(_in))))
		(_port(_int y -1 0 8(_ent(_out))))
		(_sig(_int an -1 0 14(_int(_uni))))
		(_sig(_int bn -1 0 14(_int(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . functional 1 -1)
)
I 000050 55 1336          1667263556913 funtional
(_unit VHDL(reg_nbits 0 6(funtional 0 15))
	(_version vef)
	(_time 1667263556914 2022.10.31 18:45:56)
	(_source(\../src/reg_nbits.vhd\))
	(_parameters tan)
	(_code 12114515154541074542574841141b151615111510)
	(_ent
		(_time 1667260211201)
	)
	(_object
		(_gen(_int N -1 0 7 \20\ (_ent gms((i 20)))))
		(_port(_int clk -2 0 9(_ent(_in)(_event))))
		(_port(_int rst -2 0 9(_ent(_in))))
		(_port(_int ena -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 18(_array -2((_dto i 19 i 0)))))
		(_sig(_int Qn 2 0 18(_arch(_uni(_string \"00000000000000000000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((Q)(Qn)))(_trgt(4))(_sens(5)))))
			(Reg(_arch 1 0 24(_prcs(_trgt(5))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 33686018 33686018 33686018 33686018)
	)
	(_model . funtional 4 -1)
)
I 000050 55 862           1667263556940 funtional
(_unit VHDL(comp_n_bits 0 5(funtional 0 13))
	(_version vef)
	(_time 1667263556941 2022.10.31 18:45:56)
	(_source(\../src/comp_n_bits.vhd\))
	(_parameters tan)
	(_code 3230643766653225333774683637643430343b3536)
	(_ent
		(_time 1667260211144)
	)
	(_object
		(_gen(_int N -1 0 6 \20\ (_ent gms((i 20)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 8(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int Y -2 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . funtional 3 -1)
)
I 000052 55 1286          1667263556966 artithmetic
(_unit VHDL(adder_nbits 0 6(artithmetic 0 14))
	(_version vef)
	(_time 1667263556967 2022.10.31 18:45:56)
	(_source(\../src/adder_nbits.vhd\))
	(_parameters tan)
	(_code 414315434416115745435318464714474347484645)
	(_ent
		(_time 1667260211099)
	)
	(_object
		(_gen(_int N -1 0 7 \20\ (_ent gms((i 20)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int A 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int B 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int Y 2 0 10(_ent(_out))))
		(_type(_int ~SIGNED{N-1~downto~0}~13 0 16(_array -2((_dto c 5 i 0)))))
		(_sig(_int Ys 3 0 16(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(3))(_sens(0)(1)))))
			(line__21(_arch 1 0 21(_assignment(_trgt(2))(_sens(3)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . artithmetic 6 -1)
)
I 000051 55 3134          1667263556997 structural
(_unit VHDL(base_time 0 7(structural 0 14))
	(_version vef)
	(_time 1667263556998 2022.10.31 18:45:56)
	(_source(\../src/base_time.vhd\))
	(_parameters tan)
	(_code 70722771712627667073362b257679762476757672)
	(_ent
		(_time 1667260211026)
	)
	(_comp
		(adder_nbits
			(_object
				(_gen(_int N -2 0 18(_ent((i 20)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 20(_array -1((_dto c 1 i 0)))))
				(_port(_int A 1 0 20(_ent (_in))))
				(_port(_int B 1 0 20(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 21(_array -1((_dto c 2 i 0)))))
				(_port(_int Y 2 0 21(_ent (_out))))
			)
		)
		(reg_nbits
			(_object
				(_gen(_int N -2 0 26(_ent((i 20)))))
				(_port(_int clk -1 0 28(_ent (_in))))
				(_port(_int rst -1 0 28(_ent (_in))))
				(_port(_int ena -1 0 28(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 29(_array -1((_dto c 3 i 0)))))
				(_port(_int D 1 0 29(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~138 0 30(_array -1((_dto c 4 i 0)))))
				(_port(_int Q 2 0 30(_ent (_out))))
			)
		)
		(comp_n_bits
			(_object
				(_gen(_int N -2 0 35(_ent((i 20)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1310 0 37(_array -1((_dto c 5 i 0)))))
				(_port(_int A 1 0 37(_ent (_in))))
				(_port(_int B 1 0 37(_ent (_in))))
				(_port(_int Y -1 0 38(_ent (_out))))
			)
		)
	)
	(_inst U0 0 60(_comp adder_nbits)
		(_gen
			((N)((i 20)))
		)
		(_port
			((A)(int_s))
			((B)(aux_1))
			((Y)(sm))
		)
		(_use(_ent . adder_nbits)
			(_gen
				((N)((i 20)))
			)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_inst U1 0 68(_comp reg_nbits)
		(_gen
			((N)((i 20)))
		)
		(_port
			((clk)(clk))
			((rst)(as))
			((ena)(ena))
			((D)(sm))
			((Q)(int_s))
		)
		(_use(_ent . reg_nbits)
			(_gen
				((N)((i 20)))
			)
			(_port
				((clk)(clk))
				((rst)(rst))
				((ena)(ena))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst U2 0 80(_comp comp_n_bits)
		(_gen
			((N)((i 20)))
		)
		(_port
			((A)(int_s))
			((B)(nLim))
			((Y)(as))
		)
		(_use(_ent . comp_n_bits)
			(_gen
				((N)((i 20)))
			)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int ena -1 0 9(_ent(_in))))
		(_port(_int rst -1 0 9(_ent(_in))))
		(_port(_int bt -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 46(_array -1((_dto i 19 i 0)))))
		(_sig(_int aux_1 0 0 46(_arch(_uni(_string \"00000000000000000001"\)))))
		(_sig(_int sm 0 0 47(_arch(_uni((_others(i 2)))))))
		(_sig(_int int_s 0 0 47(_arch(_uni((_others(i 2)))))))
		(_sig(_int as -1 0 48(_arch(_uni))))
		(_sig(_int nLim 0 0 53(_arch(_uni(_string \"00100100100111110000"\)))))
		(_prcs
			(line__78(_arch 0 0 78(_assignment(_alias((bt)(as)))(_simpleassign BUF)(_trgt(3))(_sens(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 6 -1)
)
I 000051 55 5704          1667455776567 structural
(_unit VHDL(dec_ctrl_bin2dec7seg 0 6(structural 0 17))
	(_version vef)
	(_time 1667455776568 2022.11.03 00:09:36)
	(_source(\../src/dec_ctrl_bin2dec7seg.vhd\))
	(_parameters tan)
	(_code 5c085b5f0a0b0b495b524f07095b5e5a0f590a5a5e)
	(_ent
		(_time 1667260210958)
	)
	(_comp
		(conv_b2d
			(_object
				(_port(_int BIN 2 0 22(_ent (_in))))
				(_port(_int start -1 0 23(_ent (_in))))
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int ena -1 0 24(_ent (_in))))
				(_port(_int rst -1 0 24(_ent (_in))))
				(_port(_int U 3 0 25(_ent (_out))))
				(_port(_int D 3 0 25(_ent (_out))))
				(_port(_int C 3 0 25(_ent (_out))))
			)
		)
		(mux_3_to_1_4b
			(_object
				(_port(_int U 7 0 48(_ent (_in))))
				(_port(_int D 7 0 48(_ent (_in))))
				(_port(_int C 7 0 48(_ent (_in))))
				(_port(_int S 8 0 49(_ent (_in))))
				(_port(_int Y 7 0 50(_ent (_out))))
			)
		)
		(decod_bcd2seg7
			(_object
				(_port(_int BCD 4 0 32(_ent (_in))))
				(_port(_int SEG 5 0 33(_ent (_out))))
			)
		)
		(base_time
			(_object
				(_port(_int clk -1 0 65(_ent (_in))))
				(_port(_int ena -1 0 65(_ent (_in))))
				(_port(_int rst -1 0 65(_ent (_in))))
				(_port(_int bt -1 0 66(_ent (_out))))
			)
		)
		(reg_ser_par_3b
			(_object
				(_port(_int clk -1 0 73(_ent (_in))))
				(_port(_int ena -1 0 73(_ent (_in))))
				(_port(_int rst -1 0 73(_ent (_in))))
				(_port(_int d -1 0 74(_ent (_in))))
				(_port(_int sh -1 0 74(_ent (_in))))
				(_port(_int Q 9 0 75(_ent (_out))))
			)
		)
		(conv_b2sel
			(_object
				(_port(_int a -1 0 40(_ent (_in))))
				(_port(_int b -1 0 40(_ent (_in))))
				(_port(_int c -1 0 40(_ent (_in))))
				(_port(_int SEL 6 0 41(_ent (_out))))
			)
		)
		(starter
			(_object
				(_port(_int a -1 0 57(_ent (_in))))
				(_port(_int b -1 0 57(_ent (_in))))
				(_port(_int c -1 0 57(_ent (_in))))
				(_port(_int y -1 0 58(_ent (_out))))
			)
		)
	)
	(_inst UO 0 100(_comp conv_b2d)
		(_port
			((BIN)(BIN))
			((start)(start_s))
			((clk)(clk))
			((ena)(ena))
			((rst)(rst))
			((U)(conv_U))
			((D)(conv_D))
			((C)(conv_C))
		)
		(_use(_ent . conv_b2d)
		)
	)
	(_inst U1 0 112(_comp mux_3_to_1_4b)
		(_port
			((U)(conv_U))
			((D)(conv_D))
			((C)(conv_C))
			((S)(SEL_s))
			((Y)(Ys))
		)
		(_use(_ent . mux_3_to_1_4b)
		)
	)
	(_inst U2 0 121(_comp decod_bcd2seg7)
		(_port
			((BCD)(Ys))
			((SEG)(SEG))
		)
		(_use(_ent . decod_bcd2seg7)
		)
	)
	(_inst U3 0 127(_comp base_time)
		(_port
			((clk)(clk))
			((ena)(ena))
			((rst)(rst))
			((bt)(bt_s))
		)
		(_use(_ent . base_time)
		)
	)
	(_inst U4 0 135(_comp reg_ser_par_3b)
		(_port
			((clk)(clk))
			((ena)(ena))
			((rst)(rst))
			((d)(st_s))
			((sh)(bt_s))
			((Q(2))(C_s))
			((Q(1))(D_s))
			((Q(0))(U_s))
		)
		(_use(_ent . reg_ser_par_3b)
			(_port
				((clk)(clk))
				((ena)(ena))
				((rst)(rst))
				((d)(d))
				((sh)(sh))
				((Q)(Q))
			)
		)
	)
	(_inst U5 0 147(_comp conv_b2sel)
		(_port
			((a)(U_s))
			((b)(D_s))
			((c)(C_s))
			((SEL)(SEL_s))
		)
		(_use(_ent . conv_b2sel)
		)
	)
	(_inst U6 0 155(_comp starter)
		(_port
			((a)(U_s))
			((b)(D_s))
			((c)(C_s))
			((y)(st_s))
		)
		(_use(_ent . starter)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int BIN 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int ena -1 0 9(_ent(_in))))
		(_port(_int rst -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10(_array -1((_dto i 6 i 0)))))
		(_port(_int SEG 1 0 10(_ent(_out))))
		(_port(_int DISP_U -1 0 11(_ent(_out))))
		(_port(_int DISP_D -1 0 12(_ent(_out))))
		(_port(_int DISP_C -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 33(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 41(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 48(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 49(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 75(_array -1((_dto i 2 i 0)))))
		(_sig(_int bt_s -1 0 83(_arch(_uni))))
		(_sig(_int st_s -1 0 83(_arch(_uni))))
		(_sig(_int start_s -1 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 85(_array -1((_dto i 3 i 0)))))
		(_sig(_int conv_U 10 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int conv_D 10 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int conv_C 10 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int Ys 10 0 85(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 87(_array -1((_dto i 1 i 0)))))
		(_sig(_int SEL_s 11 0 87(_arch(_uni))))
		(_sig(_int U_s -1 0 89(_arch(_uni))))
		(_sig(_int D_s -1 0 89(_arch(_uni))))
		(_sig(_int C_s -1 0 89(_arch(_uni))))
		(_prcs
			(line__163(_arch 0 0 163(_assignment(_trgt(10))(_sens(8)(9)))))
			(line__165(_arch 1 0 165(_assignment(_alias((DISP_U)(U_s)))(_simpleassign BUF)(_trgt(5))(_sens(16)))))
			(line__166(_arch 2 0 166(_assignment(_alias((DISP_D)(D_s)))(_simpleassign BUF)(_trgt(6))(_sens(17)))))
			(line__167(_arch 3 0 167(_assignment(_alias((DISP_C)(C_s)))(_simpleassign BUF)(_trgt(7))(_sens(18)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 4 -1)
)
I 000052 55 2312          1667455776595 artithmetic
(_unit VHDL(conv_b2d 0 10(artithmetic 0 19))
	(_version vef)
	(_time 1667455776596 2022.11.03 00:09:36)
	(_source(\../src/conv_b2d.vhd\))
	(_parameters tan)
	(_code 6c386c6c693b6d7b6d3a2a363f6f6e6a686a6f6a3a)
	(_ent
		(_time 1667260211252)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1((_dto i 7 i 0)))))
		(_port(_int BIN 0 0 12(_ent(_in))))
		(_port(_int start -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 14(_ent(_in)(_event))))
		(_port(_int ena -1 0 14(_ent(_in))))
		(_port(_int rst -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int U 1 0 15(_ent(_out))))
		(_port(_int D 1 0 15(_ent(_out))))
		(_port(_int C 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qp 2 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Qf 2 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Q 2 0 22(_arch(_uni(_string \"0000"\)))))
		(_sig(_int busy -1 0 23(_arch(_uni((i 2))))))
		(_type(_int ~UNSIGNED{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_sig(_int Bs 3 0 24(_arch(_uni((_others(i 2)))))))
		(_type(_int ~UNSIGNED{3~downto~0}~13 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int As 4 0 25(_arch(_uni((_others(i 2)))))))
		(_sig(_int Rs 4 0 25(_arch(_uni((_others(i 2)))))))
		(_sig(_int U_aux 4 0 28(_arch(_uni((_others(i 2)))))))
		(_sig(_int aux_0 2 0 29(_arch(_uni((_others(i 2)))))))
		(_sig(_int busy_0 -1 0 30(_arch(_uni((i 2))))))
		(_sig(_int busy_1 -1 0 31(_arch(_uni((i 3))))))
		(_prcs
			(FF(_arch 0 0 45(_prcs(_trgt(5)(6)(7)(8)(9)(11)(12)(13)(14)(15))(_sens(2)(0)(1)(4)(8)(9)(12)(13)(14)(15)(17)(18))(_dssslsensitivity 1)(_mon)(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463234)
		(33751554)
		(33686018)
		(50528770)
		(33751810 33686274)
		(50463490)
		(33686274)
		(33751810)
		(33751555)
		(33686019)
		(50529026)
	)
	(_model . artithmetic 1 -1)
)
I 000050 55 975           1667455776622 funtional
(_unit VHDL(decod_bcd2seg7 0 5(funtional 0 12))
	(_version vef)
	(_time 1667455776623 2022.11.03 00:09:36)
	(_source(\../src/decod_bcd2seg7.vhd\))
	(_parameters tan)
	(_code 8bdf8c85dcdcdc9ddcd89fd28c8d898d888d8f8889)
	(_ent
		(_time 1667260211408)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int BCD 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8(_array -1((_dto i 6 i 0)))))
		(_port(_int SEG 1 0 8(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529026 197379)
		(33686018 131843)
		(50528771 197378)
		(50463235 197379)
		(33686275 131843)
		(50463491 197123)
		(50529027 197123)
		(33686018 197379)
		(50529027 197379)
		(50463491 197379)
		(33686019 131586)
	)
	(_model . funtional 1 -1)
)
I 000051 55 875           1667455776645 functional
(_unit VHDL(mux_3_to_1_4b 0 4(functional 0 12))
	(_version vef)
	(_time 1667455776646 2022.11.03 00:09:36)
	(_source(\../src/mux_3_to_1_4b.vhd\))
	(_parameters tan)
	(_code aafefdfcfefcf6bffda8b9f3adadaeacfcaffca9ab)
	(_ent
		(_time 1667260211473)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int U 0 0 6(_ent(_in))))
		(_port(_int D 0 0 6(_ent(_in))))
		(_port(_int C 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int S 1 0 7(_ent(_in))))
		(_port(_int Y 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(515)
	)
	(_model . functional 1 -1)
)
I 000050 55 1066          1667455776670 flow_data
(_unit VHDL(conv_b2sel 0 4(flow_data 0 11))
	(_version vef)
	(_time 1667455776671 2022.11.03 00:09:36)
	(_source(\../src/conv_b2sel.vhd\))
	(_parameters tan)
	(_code baeebaeebdedbbadbdeefce0e9b9b8bdb9bcbfbce9)
	(_ent
		(_time 1667260211319)
	)
	(_object
		(_port(_int a -1 0 6(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int SEL 0 0 7(_ent(_out))))
		(_sig(_int an -1 0 12(_int(_uni))))
		(_sig(_int bn -1 0 12(_int(_uni))))
		(_sig(_int cn -1 0 12(_int(_uni))))
		(_sig(_int m1 -1 0 12(_int(_uni))))
		(_sig(_int m2 -1 0 12(_int(_uni))))
		(_sig(_int s1 -1 0 12(_int(_uni))))
		(_sig(_int s2 -1 0 12(_int(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(3(1)))(_sens(0)(1)(2)))))
			(line__25(_arch 1 0 25(_assignment(_trgt(3(0)))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . flow_data 2 -1)
)
I 000051 55 1299          1667455776696 functional
(_unit VHDL(reg_ser_par_3b 0 5(functional 0 14))
	(_version vef)
	(_time 1667455776697 2022.11.03 00:09:36)
	(_source(\../src/reg_ser_par_3b.vhd\))
	(_parameters tan)
	(_code d98cd88bd58e8acc8ddeca838ddedbdc8fded9dfd8)
	(_ent
		(_time 1667260211524)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int ena -1 0 7(_ent(_in))))
		(_port(_int rst -1 0 7(_ent(_in))))
		(_port(_int d -1 0 8(_ent(_in))))
		(_port(_int sh -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int Qp 1 0 16(_arch(_uni((_others(i 2)))))))
		(_sig(_int Qf 1 0 16(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_alias((Qf)(Qp(d_1_0))(d)))(_trgt(7))(_sens(6(d_1_0))(3)))))
			(line__21(_arch 1 0 21(_assignment(_alias((Q)(Qp)))(_trgt(5))(_sens(6)))))
			(Reg(_arch 2 0 23(_prcs(_trgt(6))(_sens(0)(7)(2))(_dssslsensitivity 1)(_read(1)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(131586)
	)
	(_model . functional 3 -1)
)
I 000051 55 708           1667455776721 functional
(_unit VHDL(starter 0 5(functional 0 13))
	(_version vef)
	(_time 1667455776722 2022.11.03 00:09:36)
	(_source(\../src/starter.vhd\))
	(_parameters tan)
	(_code e9bce9bbe4bebcfeeaedfdb3bdeeebeeeaeeedefe8)
	(_ent
		(_time 1667260211587)
	)
	(_object
		(_port(_int a -1 0 7(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int c -1 0 7(_ent(_in))))
		(_port(_int y -1 0 8(_ent(_out))))
		(_sig(_int an -1 0 14(_int(_uni))))
		(_sig(_int bn -1 0 14(_int(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . functional 1 -1)
)
I 000050 55 1336          1667455776745 funtional
(_unit VHDL(reg_nbits 0 6(funtional 0 15))
	(_version vef)
	(_time 1667455776746 2022.11.03 00:09:36)
	(_source(\../src/reg_nbits.vhd\))
	(_parameters tan)
	(_code 085d0e0e055f5b1d5f584d525b0e010f0c0f0b0f0a)
	(_ent
		(_time 1667260211201)
	)
	(_object
		(_gen(_int N -1 0 7 \20\ (_ent gms((i 20)))))
		(_port(_int clk -2 0 9(_ent(_in)(_event))))
		(_port(_int rst -2 0 9(_ent(_in))))
		(_port(_int ena -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 18(_array -2((_dto i 19 i 0)))))
		(_sig(_int Qn 2 0 18(_arch(_uni(_string \"00000000000000000000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((Q)(Qn)))(_trgt(4))(_sens(5)))))
			(Reg(_arch 1 0 24(_prcs(_trgt(5))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 33686018 33686018 33686018 33686018)
	)
	(_model . funtional 4 -1)
)
I 000050 55 862           1667455776773 funtional
(_unit VHDL(comp_n_bits 0 5(funtional 0 13))
	(_version vef)
	(_time 1667455776774 2022.11.03 00:09:36)
	(_source(\../src/comp_n_bits.vhd\))
	(_parameters tan)
	(_code 27732023767027302622617d2322712125212e2023)
	(_ent
		(_time 1667260211144)
	)
	(_object
		(_gen(_int N -1 0 6 \20\ (_ent gms((i 20)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 8(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int Y -2 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . funtional 3 -1)
)
I 000052 55 1286          1667455776798 artithmetic
(_unit VHDL(adder_nbits 0 6(artithmetic 0 14))
	(_version vef)
	(_time 1667455776799 2022.11.03 00:09:36)
	(_source(\../src/adder_nbits.vhd\))
	(_parameters tan)
	(_code 37633232346067213335256e3031623135313e3033)
	(_ent
		(_time 1667260211099)
	)
	(_object
		(_gen(_int N -1 0 7 \20\ (_ent gms((i 20)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int A 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int B 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int Y 2 0 10(_ent(_out))))
		(_type(_int ~SIGNED{N-1~downto~0}~13 0 16(_array -2((_dto c 5 i 0)))))
		(_sig(_int Ys 3 0 16(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(3))(_sens(0)(1)))))
			(line__21(_arch 1 0 21(_assignment(_trgt(2))(_sens(3)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . artithmetic 6 -1)
)
I 000051 55 3134          1667455776822 structural
(_unit VHDL(base_time 0 7(structural 0 14))
	(_version vef)
	(_time 1667455776823 2022.11.03 00:09:36)
	(_source(\../src/base_time.vhd\))
	(_parameters tan)
	(_code 56025055510001405655100d03505f500250535054)
	(_ent
		(_time 1667260211026)
	)
	(_comp
		(adder_nbits
			(_object
				(_gen(_int N -2 0 18(_ent((i 20)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 20(_array -1((_dto c 1 i 0)))))
				(_port(_int A 1 0 20(_ent (_in))))
				(_port(_int B 1 0 20(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 21(_array -1((_dto c 2 i 0)))))
				(_port(_int Y 2 0 21(_ent (_out))))
			)
		)
		(reg_nbits
			(_object
				(_gen(_int N -2 0 26(_ent((i 20)))))
				(_port(_int clk -1 0 28(_ent (_in))))
				(_port(_int rst -1 0 28(_ent (_in))))
				(_port(_int ena -1 0 28(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 29(_array -1((_dto c 3 i 0)))))
				(_port(_int D 1 0 29(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~138 0 30(_array -1((_dto c 4 i 0)))))
				(_port(_int Q 2 0 30(_ent (_out))))
			)
		)
		(comp_n_bits
			(_object
				(_gen(_int N -2 0 35(_ent((i 20)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1310 0 37(_array -1((_dto c 5 i 0)))))
				(_port(_int A 1 0 37(_ent (_in))))
				(_port(_int B 1 0 37(_ent (_in))))
				(_port(_int Y -1 0 38(_ent (_out))))
			)
		)
	)
	(_inst U0 0 60(_comp adder_nbits)
		(_gen
			((N)((i 20)))
		)
		(_port
			((A)(int_s))
			((B)(aux_1))
			((Y)(sm))
		)
		(_use(_ent . adder_nbits)
			(_gen
				((N)((i 20)))
			)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_inst U1 0 68(_comp reg_nbits)
		(_gen
			((N)((i 20)))
		)
		(_port
			((clk)(clk))
			((rst)(as))
			((ena)(ena))
			((D)(sm))
			((Q)(int_s))
		)
		(_use(_ent . reg_nbits)
			(_gen
				((N)((i 20)))
			)
			(_port
				((clk)(clk))
				((rst)(rst))
				((ena)(ena))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst U2 0 80(_comp comp_n_bits)
		(_gen
			((N)((i 20)))
		)
		(_port
			((A)(int_s))
			((B)(nLim))
			((Y)(as))
		)
		(_use(_ent . comp_n_bits)
			(_gen
				((N)((i 20)))
			)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int ena -1 0 9(_ent(_in))))
		(_port(_int rst -1 0 9(_ent(_in))))
		(_port(_int bt -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 46(_array -1((_dto i 19 i 0)))))
		(_sig(_int aux_1 0 0 46(_arch(_uni(_string \"00000000000000000001"\)))))
		(_sig(_int sm 0 0 47(_arch(_uni((_others(i 2)))))))
		(_sig(_int int_s 0 0 47(_arch(_uni((_others(i 2)))))))
		(_sig(_int as -1 0 48(_arch(_uni))))
		(_sig(_int nLim 0 0 53(_arch(_uni(_string \"00100100100111110000"\)))))
		(_prcs
			(line__78(_arch 0 0 78(_assignment(_alias((bt)(as)))(_simpleassign BUF)(_trgt(3))(_sens(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 6 -1)
)
V 000051 55 5704          1667455843604 structural
(_unit VHDL(dec_ctrl_bin2dec7seg 0 6(structural 0 17))
	(_version vef)
	(_time 1667455843605 2022.11.03 00:10:43)
	(_source(\../src/dec_ctrl_bin2dec7seg.vhd\))
	(_parameters tan)
	(_code 33673e3635646426343d2068663431356036653531)
	(_ent
		(_time 1667260210958)
	)
	(_comp
		(conv_b2d
			(_object
				(_port(_int BIN 2 0 22(_ent (_in))))
				(_port(_int start -1 0 23(_ent (_in))))
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int ena -1 0 24(_ent (_in))))
				(_port(_int rst -1 0 24(_ent (_in))))
				(_port(_int U 3 0 25(_ent (_out))))
				(_port(_int D 3 0 25(_ent (_out))))
				(_port(_int C 3 0 25(_ent (_out))))
			)
		)
		(mux_3_to_1_4b
			(_object
				(_port(_int U 7 0 48(_ent (_in))))
				(_port(_int D 7 0 48(_ent (_in))))
				(_port(_int C 7 0 48(_ent (_in))))
				(_port(_int S 8 0 49(_ent (_in))))
				(_port(_int Y 7 0 50(_ent (_out))))
			)
		)
		(decod_bcd2seg7
			(_object
				(_port(_int BCD 4 0 32(_ent (_in))))
				(_port(_int SEG 5 0 33(_ent (_out))))
			)
		)
		(base_time
			(_object
				(_port(_int clk -1 0 65(_ent (_in))))
				(_port(_int ena -1 0 65(_ent (_in))))
				(_port(_int rst -1 0 65(_ent (_in))))
				(_port(_int bt -1 0 66(_ent (_out))))
			)
		)
		(reg_ser_par_3b
			(_object
				(_port(_int clk -1 0 73(_ent (_in))))
				(_port(_int ena -1 0 73(_ent (_in))))
				(_port(_int rst -1 0 73(_ent (_in))))
				(_port(_int d -1 0 74(_ent (_in))))
				(_port(_int sh -1 0 74(_ent (_in))))
				(_port(_int Q 9 0 75(_ent (_out))))
			)
		)
		(conv_b2sel
			(_object
				(_port(_int a -1 0 40(_ent (_in))))
				(_port(_int b -1 0 40(_ent (_in))))
				(_port(_int c -1 0 40(_ent (_in))))
				(_port(_int SEL 6 0 41(_ent (_out))))
			)
		)
		(starter
			(_object
				(_port(_int a -1 0 57(_ent (_in))))
				(_port(_int b -1 0 57(_ent (_in))))
				(_port(_int c -1 0 57(_ent (_in))))
				(_port(_int y -1 0 58(_ent (_out))))
			)
		)
	)
	(_inst UO 0 100(_comp conv_b2d)
		(_port
			((BIN)(BIN))
			((start)(start_s))
			((clk)(clk))
			((ena)(ena))
			((rst)(rst))
			((U)(conv_U))
			((D)(conv_D))
			((C)(conv_C))
		)
		(_use(_ent . conv_b2d)
		)
	)
	(_inst U1 0 112(_comp mux_3_to_1_4b)
		(_port
			((U)(conv_U))
			((D)(conv_D))
			((C)(conv_C))
			((S)(SEL_s))
			((Y)(Ys))
		)
		(_use(_ent . mux_3_to_1_4b)
		)
	)
	(_inst U2 0 121(_comp decod_bcd2seg7)
		(_port
			((BCD)(Ys))
			((SEG)(SEG))
		)
		(_use(_ent . decod_bcd2seg7)
		)
	)
	(_inst U3 0 127(_comp base_time)
		(_port
			((clk)(clk))
			((ena)(ena))
			((rst)(rst))
			((bt)(bt_s))
		)
		(_use(_ent . base_time)
		)
	)
	(_inst U4 0 135(_comp reg_ser_par_3b)
		(_port
			((clk)(clk))
			((ena)(ena))
			((rst)(rst))
			((d)(st_s))
			((sh)(bt_s))
			((Q(2))(C_s))
			((Q(1))(D_s))
			((Q(0))(U_s))
		)
		(_use(_ent . reg_ser_par_3b)
			(_port
				((clk)(clk))
				((ena)(ena))
				((rst)(rst))
				((d)(d))
				((sh)(sh))
				((Q)(Q))
			)
		)
	)
	(_inst U5 0 147(_comp conv_b2sel)
		(_port
			((a)(U_s))
			((b)(D_s))
			((c)(C_s))
			((SEL)(SEL_s))
		)
		(_use(_ent . conv_b2sel)
		)
	)
	(_inst U6 0 155(_comp starter)
		(_port
			((a)(U_s))
			((b)(D_s))
			((c)(C_s))
			((y)(st_s))
		)
		(_use(_ent . starter)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int BIN 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int ena -1 0 9(_ent(_in))))
		(_port(_int rst -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10(_array -1((_dto i 6 i 0)))))
		(_port(_int SEG 1 0 10(_ent(_out))))
		(_port(_int DISP_U -1 0 11(_ent(_out))))
		(_port(_int DISP_D -1 0 12(_ent(_out))))
		(_port(_int DISP_C -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 33(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 41(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 48(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 49(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 75(_array -1((_dto i 2 i 0)))))
		(_sig(_int bt_s -1 0 83(_arch(_uni))))
		(_sig(_int st_s -1 0 83(_arch(_uni))))
		(_sig(_int start_s -1 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 85(_array -1((_dto i 3 i 0)))))
		(_sig(_int conv_U 10 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int conv_D 10 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int conv_C 10 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int Ys 10 0 85(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 87(_array -1((_dto i 1 i 0)))))
		(_sig(_int SEL_s 11 0 87(_arch(_uni))))
		(_sig(_int U_s -1 0 89(_arch(_uni))))
		(_sig(_int D_s -1 0 89(_arch(_uni))))
		(_sig(_int C_s -1 0 89(_arch(_uni))))
		(_prcs
			(line__163(_arch 0 0 163(_assignment(_trgt(10))(_sens(8)(9)))))
			(line__165(_arch 1 0 165(_assignment(_alias((DISP_U)(U_s)))(_simpleassign BUF)(_trgt(5))(_sens(16)))))
			(line__166(_arch 2 0 166(_assignment(_alias((DISP_D)(D_s)))(_simpleassign BUF)(_trgt(6))(_sens(17)))))
			(line__167(_arch 3 0 167(_assignment(_alias((DISP_C)(C_s)))(_simpleassign BUF)(_trgt(7))(_sens(18)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 4 -1)
)
V 000052 55 2312          1667455843620 artithmetic
(_unit VHDL(conv_b2d 0 10(artithmetic 0 19))
	(_version vef)
	(_time 1667455843621 2022.11.03 00:10:43)
	(_source(\../src/conv_b2d.vhd\))
	(_parameters tan)
	(_code 431749411614425442450519104041454745404515)
	(_ent
		(_time 1667260211252)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1((_dto i 7 i 0)))))
		(_port(_int BIN 0 0 12(_ent(_in))))
		(_port(_int start -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 14(_ent(_in)(_event))))
		(_port(_int ena -1 0 14(_ent(_in))))
		(_port(_int rst -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int U 1 0 15(_ent(_out))))
		(_port(_int D 1 0 15(_ent(_out))))
		(_port(_int C 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qp 2 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Qf 2 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Q 2 0 22(_arch(_uni(_string \"0000"\)))))
		(_sig(_int busy -1 0 23(_arch(_uni((i 2))))))
		(_type(_int ~UNSIGNED{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_sig(_int Bs 3 0 24(_arch(_uni((_others(i 2)))))))
		(_type(_int ~UNSIGNED{3~downto~0}~13 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int As 4 0 25(_arch(_uni((_others(i 2)))))))
		(_sig(_int Rs 4 0 25(_arch(_uni((_others(i 2)))))))
		(_sig(_int U_aux 4 0 28(_arch(_uni((_others(i 2)))))))
		(_sig(_int aux_0 2 0 29(_arch(_uni((_others(i 2)))))))
		(_sig(_int busy_0 -1 0 30(_arch(_uni((i 2))))))
		(_sig(_int busy_1 -1 0 31(_arch(_uni((i 3))))))
		(_prcs
			(FF(_arch 0 0 36(_prcs(_trgt(5)(6)(7)(8)(9)(11)(12)(13)(14)(15))(_sens(2)(0)(1)(4)(8)(9)(12)(13)(14)(15)(17)(18))(_dssslsensitivity 1)(_mon)(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463234)
		(33751554)
		(33686018)
		(50528770)
		(33751810 33686274)
		(50463490)
		(33686274)
		(33751810)
		(33751555)
		(33686019)
		(50529026)
	)
	(_model . artithmetic 1 -1)
)
V 000050 55 975           1667455843639 funtional
(_unit VHDL(decod_bcd2seg7 0 5(funtional 0 12))
	(_version vef)
	(_time 1667455843640 2022.11.03 00:10:43)
	(_source(\../src/decod_bcd2seg7.vhd\))
	(_parameters tan)
	(_code 53075e50550404450400470a545551555055575051)
	(_ent
		(_time 1667260211408)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int BCD 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8(_array -1((_dto i 6 i 0)))))
		(_port(_int SEG 1 0 8(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529026 197379)
		(33686018 131843)
		(50528771 197378)
		(50463235 197379)
		(33686275 131843)
		(50463491 197123)
		(50529027 197123)
		(33686018 197379)
		(50529027 197379)
		(50463491 197379)
		(33686019 131586)
	)
	(_model . funtional 1 -1)
)
V 000051 55 875           1667455843650 functional
(_unit VHDL(mux_3_to_1_4b 0 4(functional 0 12))
	(_version vef)
	(_time 1667455843651 2022.11.03 00:10:43)
	(_source(\../src/mux_3_to_1_4b.vhd\))
	(_parameters tan)
	(_code 62363f6365343e773560713b656566643467346163)
	(_ent
		(_time 1667260211473)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int U 0 0 6(_ent(_in))))
		(_port(_int D 0 0 6(_ent(_in))))
		(_port(_int C 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int S 1 0 7(_ent(_in))))
		(_port(_int Y 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(515)
	)
	(_model . functional 1 -1)
)
V 000050 55 1066          1667455843660 flow_data
(_unit VHDL(conv_b2sel 0 4(flow_data 0 11))
	(_version vef)
	(_time 1667455843661 2022.11.03 00:10:43)
	(_source(\../src/conv_b2sel.vhd\))
	(_parameters tan)
	(_code 623668623635637565362438316160656164676431)
	(_ent
		(_time 1667260211319)
	)
	(_object
		(_port(_int a -1 0 6(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int SEL 0 0 7(_ent(_out))))
		(_sig(_int an -1 0 12(_int(_uni))))
		(_sig(_int bn -1 0 12(_int(_uni))))
		(_sig(_int cn -1 0 12(_int(_uni))))
		(_sig(_int m1 -1 0 12(_int(_uni))))
		(_sig(_int m2 -1 0 12(_int(_uni))))
		(_sig(_int s1 -1 0 12(_int(_uni))))
		(_sig(_int s2 -1 0 12(_int(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(3(1)))(_sens(0)(1)(2)))))
			(line__25(_arch 1 0 25(_assignment(_trgt(3(0)))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . flow_data 2 -1)
)
V 000051 55 1299          1667455843671 functional
(_unit VHDL(reg_ser_par_3b 0 5(functional 0 14))
	(_version vef)
	(_time 1667455843672 2022.11.03 00:10:43)
	(_source(\../src/reg_ser_par_3b.vhd\))
	(_parameters tan)
	(_code 722779737525216726756128267570772475727473)
	(_ent
		(_time 1667260211524)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int ena -1 0 7(_ent(_in))))
		(_port(_int rst -1 0 7(_ent(_in))))
		(_port(_int d -1 0 8(_ent(_in))))
		(_port(_int sh -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int Qp 1 0 16(_arch(_uni((_others(i 2)))))))
		(_sig(_int Qf 1 0 16(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_alias((Qf)(Qp(d_1_0))(d)))(_trgt(7))(_sens(6(d_1_0))(3)))))
			(line__21(_arch 1 0 21(_assignment(_alias((Q)(Qp)))(_trgt(5))(_sens(6)))))
			(Reg(_arch 2 0 23(_prcs(_trgt(6))(_sens(0)(7)(2))(_dssslsensitivity 1)(_read(1)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(131586)
	)
	(_model . functional 3 -1)
)
V 000051 55 708           1667455843683 functional
(_unit VHDL(starter 0 5(functional 0 13))
	(_version vef)
	(_time 1667455843684 2022.11.03 00:10:43)
	(_source(\../src/starter.vhd\))
	(_parameters tan)
	(_code 81d48b8e84d6d496828595dbd58683868286858780)
	(_ent
		(_time 1667260211587)
	)
	(_object
		(_port(_int a -1 0 7(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int c -1 0 7(_ent(_in))))
		(_port(_int y -1 0 8(_ent(_out))))
		(_sig(_int an -1 0 14(_int(_uni))))
		(_sig(_int bn -1 0 14(_int(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . functional 1 -1)
)
V 000050 55 1336          1667455843692 funtional
(_unit VHDL(reg_nbits 0 6(funtional 0 15))
	(_version vef)
	(_time 1667455843693 2022.11.03 00:10:43)
	(_source(\../src/reg_nbits.vhd\))
	(_parameters tan)
	(_code 81d48a8f85d6d294d6d1c4dbd28788868586828683)
	(_ent
		(_time 1667260211201)
	)
	(_object
		(_gen(_int N -1 0 7 \20\ (_ent gms((i 20)))))
		(_port(_int clk -2 0 9(_ent(_in)(_event))))
		(_port(_int rst -2 0 9(_ent(_in))))
		(_port(_int ena -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int D 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Q 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 18(_array -2((_dto i 19 i 0)))))
		(_sig(_int Qn 2 0 18(_arch(_uni(_string \"00000000000000000000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((Q)(Qn)))(_trgt(4))(_sens(5)))))
			(Reg(_arch 1 0 24(_prcs(_trgt(5))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 33686018 33686018 33686018 33686018)
	)
	(_model . funtional 4 -1)
)
V 000050 55 862           1667455843706 funtional
(_unit VHDL(comp_n_bits 0 5(funtional 0 13))
	(_version vef)
	(_time 1667455843707 2022.11.03 00:10:43)
	(_source(\../src/comp_n_bits.vhd\))
	(_parameters tan)
	(_code 91c59b9ec6c691869094d7cb9594c7979397989695)
	(_ent
		(_time 1667260211144)
	)
	(_object
		(_gen(_int N -1 0 6 \20\ (_ent gms((i 20)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 8(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int Y -2 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . funtional 3 -1)
)
V 000052 55 1286          1667455843717 artithmetic
(_unit VHDL(adder_nbits 0 6(artithmetic 0 14))
	(_version vef)
	(_time 1667455843718 2022.11.03 00:10:43)
	(_source(\../src/adder_nbits.vhd\))
	(_parameters tan)
	(_code a1f5a9f6a4f6f1b7a5a3b3f8a6a7f4a7a3a7a8a6a5)
	(_ent
		(_time 1667260211099)
	)
	(_object
		(_gen(_int N -1 0 7 \20\ (_ent gms((i 20)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int A 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int B 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 10(_array -2((_dto c 4 i 0)))))
		(_port(_int Y 2 0 10(_ent(_out))))
		(_type(_int ~SIGNED{N-1~downto~0}~13 0 16(_array -2((_dto c 5 i 0)))))
		(_sig(_int Ys 3 0 16(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(3))(_sens(0)(1)))))
			(line__21(_arch 1 0 21(_assignment(_trgt(2))(_sens(3)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . artithmetic 6 -1)
)
V 000051 55 3134          1667455843729 structural
(_unit VHDL(base_time 0 7(structural 0 14))
	(_version vef)
	(_time 1667455843730 2022.11.03 00:10:43)
	(_source(\../src/base_time.vhd\))
	(_parameters tan)
	(_code b0e4bbe4b1e6e7a6b0b3f6ebe5b6b9b6e4b6b5b6b2)
	(_ent
		(_time 1667260211026)
	)
	(_comp
		(adder_nbits
			(_object
				(_gen(_int N -2 0 18(_ent((i 20)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 20(_array -1((_dto c 1 i 0)))))
				(_port(_int A 1 0 20(_ent (_in))))
				(_port(_int B 1 0 20(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 21(_array -1((_dto c 2 i 0)))))
				(_port(_int Y 2 0 21(_ent (_out))))
			)
		)
		(reg_nbits
			(_object
				(_gen(_int N -2 0 26(_ent((i 20)))))
				(_port(_int clk -1 0 28(_ent (_in))))
				(_port(_int rst -1 0 28(_ent (_in))))
				(_port(_int ena -1 0 28(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 29(_array -1((_dto c 3 i 0)))))
				(_port(_int D 1 0 29(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~138 0 30(_array -1((_dto c 4 i 0)))))
				(_port(_int Q 2 0 30(_ent (_out))))
			)
		)
		(comp_n_bits
			(_object
				(_gen(_int N -2 0 35(_ent((i 20)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1310 0 37(_array -1((_dto c 5 i 0)))))
				(_port(_int A 1 0 37(_ent (_in))))
				(_port(_int B 1 0 37(_ent (_in))))
				(_port(_int Y -1 0 38(_ent (_out))))
			)
		)
	)
	(_inst U0 0 60(_comp adder_nbits)
		(_gen
			((N)((i 20)))
		)
		(_port
			((A)(int_s))
			((B)(aux_1))
			((Y)(sm))
		)
		(_use(_ent . adder_nbits)
			(_gen
				((N)((i 20)))
			)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_inst U1 0 68(_comp reg_nbits)
		(_gen
			((N)((i 20)))
		)
		(_port
			((clk)(clk))
			((rst)(as))
			((ena)(ena))
			((D)(sm))
			((Q)(int_s))
		)
		(_use(_ent . reg_nbits)
			(_gen
				((N)((i 20)))
			)
			(_port
				((clk)(clk))
				((rst)(rst))
				((ena)(ena))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst U2 0 80(_comp comp_n_bits)
		(_gen
			((N)((i 20)))
		)
		(_port
			((A)(int_s))
			((B)(nLim))
			((Y)(as))
		)
		(_use(_ent . comp_n_bits)
			(_gen
				((N)((i 20)))
			)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int ena -1 0 9(_ent(_in))))
		(_port(_int rst -1 0 9(_ent(_in))))
		(_port(_int bt -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 46(_array -1((_dto i 19 i 0)))))
		(_sig(_int aux_1 0 0 46(_arch(_uni(_string \"00000000000000000001"\)))))
		(_sig(_int sm 0 0 47(_arch(_uni((_others(i 2)))))))
		(_sig(_int int_s 0 0 47(_arch(_uni((_others(i 2)))))))
		(_sig(_int as -1 0 48(_arch(_uni))))
		(_sig(_int nLim 0 0 53(_arch(_uni(_string \"00100100100111110000"\)))))
		(_prcs
			(line__78(_arch 0 0 78(_assignment(_alias((bt)(as)))(_simpleassign BUF)(_trgt(3))(_sens(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 6 -1)
)
