
PWM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000020d4  08000000  0c000000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 Stack         00000800  1ffe8000  1ffe8000  00018000  2**0
                  ALLOC
  2 .data         00000044  1ffe8800  0c0020d4  00010800  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00000138  1ffe8844  0c002118  00010844  2**2
                  ALLOC
  4 .no_init      00000014  2003ffc0  2003ffc0  00017fc0  2**2
                  ALLOC
  5 .debug_aranges 00000920  00000000  00000000  00010848  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000af72  00000000  00000000  00011168  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001c5b  00000000  00000000  0001c0da  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000443d  00000000  00000000  0001dd35  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000025ac  00000000  00000000  00022174  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00005d57  00000000  00000000  00024720  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00004d20  00000000  00000000  0002a477  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000007e8  00000000  00000000  0002f197  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .build_attributes 000003f9  00000000  00000000  0002f97f  2**0
                  CONTENTS, READONLY

Disassembly of section .text:

08000000 <__Vectors>:
 8000000:	00 88 fe 1f 01 02 00 08 99 02 00 08 99 02 00 08     ................
 8000010:	99 02 00 08 99 02 00 08 99 02 00 08 00 00 00 00     ................
	...
 800002c:	99 02 00 08 99 02 00 08 00 00 00 00 99 02 00 08     ................
 800003c:	f5 14 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 800004c:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 800005c:	99 02 00 08 99 02 00 08 00 00 00 00 00 00 00 00     ................
 800006c:	00 00 00 00 99 02 00 08 00 00 00 00 99 02 00 08     ................
 800007c:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 800008c:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 800009c:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 80000ac:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 80000bc:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 80000cc:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 80000dc:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 80000ec:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 80000fc:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 800010c:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 800011c:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 800012c:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 800013c:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 800014c:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 800015c:	99 02 00 08 00 00 00 00 00 00 00 00 00 00 00 00     ................
 800016c:	00 00 00 00 99 02 00 08 99 02 00 08 99 02 00 08     ................
 800017c:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 800018c:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 800019c:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 80001ac:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 80001bc:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 80001cc:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 80001dc:	00 00 00 00 99 02 00 08 99 02 00 08 99 02 00 08     ................
 80001ec:	99 02 00 08 99 02 00 08 00 00 00 00 99 02 00 08     ................
 80001fc:	00 00 00 00                                         ....

08000200 <Reset_Handler>:
/* Reset Handler */
    .thumb_func
    .globl  Reset_Handler
    .type   Reset_Handler, %function
Reset_Handler:
    ldr sp,=__initial_sp
 8000200:	f8df d074 	ldr.w	sp, [pc, #116]	; 8000278 <__zero_table_end__>

#ifndef __SKIP_SYSTEM_INIT
    ldr  r0, =SystemInit
 8000204:	481d      	ldr	r0, [pc, #116]	; (800027c <__zero_table_end__+0x4>)
    blx  r0
 8000206:	4780      	blx	r0
 *    offset 4: VMA of start of a section to copy to
 *    offset 8: size of the section to copy. Must be multiply of 4
 *
 *  All addresses must be aligned to 4 bytes boundary.
 */
	ldr	r4, =__copy_table_start__
 8000208:	4c1d      	ldr	r4, [pc, #116]	; (8000280 <__zero_table_end__+0x8>)
	ldr	r5, =__copy_table_end__
 800020a:	4d1e      	ldr	r5, [pc, #120]	; (8000284 <__zero_table_end__+0xc>)

.L_loop0:
	cmp	r4, r5
 800020c:	42ac      	cmp	r4, r5
	bge	.L_loop0_done
 800020e:	da09      	bge.n	8000224 <Reset_Handler+0x24>
	ldr	r1, [r4]
 8000210:	6821      	ldr	r1, [r4, #0]
	ldr	r2, [r4, #4]
 8000212:	6862      	ldr	r2, [r4, #4]
	ldr	r3, [r4, #8]
 8000214:	68a3      	ldr	r3, [r4, #8]

.L_loop0_0:
	subs	r3, #4
 8000216:	3b04      	subs	r3, #4
	ittt	ge
 8000218:	bfa2      	ittt	ge
	ldrge	r0, [r1, r3]
 800021a:	58c8      	ldrge	r0, [r1, r3]
	strge	r0, [r2, r3]
 800021c:	50d0      	strge	r0, [r2, r3]
	bge	.L_loop0_0
 800021e:	e7fa      	bge.n	8000216 <Reset_Handler+0x16>

	adds	r4, #12
 8000220:	340c      	adds	r4, #12
	b	.L_loop0
 8000222:	e7f3      	b.n	800020c <Reset_Handler+0xc>
 *    offset 4: Size of this BSS section. Must be multiply of 4
 *
 *  Define __SKIP_BSS_CLEAR to disable zeroing uninitialzed data in startup.
 */    
#ifndef __SKIP_BSS_CLEAR
	ldr	r3, =__zero_table_start__
 8000224:	4b18      	ldr	r3, [pc, #96]	; (8000288 <__zero_table_end__+0x10>)
	ldr	r4, =__zero_table_end__
 8000226:	4c19      	ldr	r4, [pc, #100]	; (800028c <__zero_table_end__+0x14>)

.L_loop2:
	cmp	r3, r4
 8000228:	42a3      	cmp	r3, r4
	bge	.L_loop2_done
 800022a:	da08      	bge.n	800023e <Reset_Handler+0x3e>
	ldr	r1, [r3]
 800022c:	6819      	ldr	r1, [r3, #0]
	ldr	r2, [r3, #4]
 800022e:	685a      	ldr	r2, [r3, #4]
	movs	r0, 0
 8000230:	2000      	movs	r0, #0

.L_loop2_0:
	subs	r2, #4
 8000232:	3a04      	subs	r2, #4
	itt	ge
 8000234:	bfa4      	itt	ge
	strge	r0, [r1, r2]
 8000236:	5088      	strge	r0, [r1, r2]
	bge	.L_loop2_0
 8000238:	e7fb      	bge.n	8000232 <Reset_Handler+0x32>

	adds	r3, #8
 800023a:	3308      	adds	r3, #8
	b	.L_loop2
 800023c:	e7f4      	b.n	8000228 <Reset_Handler+0x28>
.L_loop2_done:    
#endif /* __SKIP_BSS_CLEAR */
   
#ifndef __SKIP_LIBC_INIT_ARRAY
    ldr  r0, =__libc_init_array
 800023e:	4814      	ldr	r0, [pc, #80]	; (8000290 <__zero_table_end__+0x18>)
    blx  r0
 8000240:	4780      	blx	r0
#endif

    ldr  r0, =main
 8000242:	4814      	ldr	r0, [pc, #80]	; (8000294 <__zero_table_end__+0x1c>)
    blx  r0
 8000244:	4780      	blx	r0
	...

08000248 <__copy_table_start__>:
 8000248:	0c0020d4 	.word	0x0c0020d4
 800024c:	1ffe8800 	.word	0x1ffe8800
 8000250:	00000044 	.word	0x00000044
 8000254:	0c0020d4 	.word	0x0c0020d4
 8000258:	1ffe8800 	.word	0x1ffe8800
 800025c:	00000000 	.word	0x00000000

08000260 <__copy_table_end__>:
 8000260:	1ffe8844 	.word	0x1ffe8844
 8000264:	00000138 	.word	0x00000138
 8000268:	20000000 	.word	0x20000000
 800026c:	00000000 	.word	0x00000000
 8000270:	20000000 	.word	0x20000000
 8000274:	00000000 	.word	0x00000000

08000278 <__zero_table_end__>:
/* Reset Handler */
    .thumb_func
    .globl  Reset_Handler
    .type   Reset_Handler, %function
Reset_Handler:
    ldr sp,=__initial_sp
 8000278:	1ffe8800 	.word	0x1ffe8800

#ifndef __SKIP_SYSTEM_INIT
    ldr  r0, =SystemInit
 800027c:	0800029d 	.word	0x0800029d
 *    offset 4: VMA of start of a section to copy to
 *    offset 8: size of the section to copy. Must be multiply of 4
 *
 *  All addresses must be aligned to 4 bytes boundary.
 */
	ldr	r4, =__copy_table_start__
 8000280:	08000248 	.word	0x08000248
	ldr	r5, =__copy_table_end__
 8000284:	08000260 	.word	0x08000260
 *    offset 4: Size of this BSS section. Must be multiply of 4
 *
 *  Define __SKIP_BSS_CLEAR to disable zeroing uninitialzed data in startup.
 */    
#ifndef __SKIP_BSS_CLEAR
	ldr	r3, =__zero_table_start__
 8000288:	08000260 	.word	0x08000260
	ldr	r4, =__zero_table_end__
 800028c:	08000278 	.word	0x08000278
	b	.L_loop2
.L_loop2_done:    
#endif /* __SKIP_BSS_CLEAR */
   
#ifndef __SKIP_LIBC_INIT_ARRAY
    ldr  r0, =__libc_init_array
 8000290:	08001ff9 	.word	0x08001ff9
    blx  r0
#endif

    ldr  r0, =main
 8000294:	08001f6d 	.word	0x08001f6d

08000298 <BusFault_Handler>:
	.align	1
    .thumb_func
    .weak Default_Handler
    .type Default_Handler, %function
Default_Handler:
    b .
 8000298:	e7fe      	b.n	8000298 <BusFault_Handler>
	...

0800029c <SystemInit>:
/*******************************************************************************
 * API IMPLEMENTATION
 *******************************************************************************/

__WEAK void SystemInit(void)
{
 800029c:	b598      	push	{r3, r4, r7, lr}
 800029e:	af00      	add	r7, sp, #0
  memcpy(g_chipid, CHIPID_LOC, 16);
 80002a0:	4a05      	ldr	r2, [pc, #20]	; (80002b8 <SystemInit+0x1c>)
 80002a2:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 80002a6:	4614      	mov	r4, r2
 80002a8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80002aa:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  
  SystemCoreSetup();
 80002ae:	f001 fccb 	bl	8001c48 <SystemCoreSetup>
  SystemCoreClockSetup(); 
 80002b2:	f001 fd33 	bl	8001d1c <SystemCoreClockSetup>
}
 80002b6:	bd98      	pop	{r3, r4, r7, pc}
 80002b8:	2003ffc4 	.word	0x2003ffc4

080002bc <SystemCoreClockUpdate>:

  SystemCoreClockUpdate();
}

__WEAK void SystemCoreClockUpdate(void)
{
 80002bc:	b580      	push	{r7, lr}
 80002be:	b084      	sub	sp, #16
 80002c0:	af00      	add	r7, sp, #0
  uint32_t pdiv;
  uint32_t ndiv;
  uint32_t kdiv;
  uint32_t temp;

  if (SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSSEL_Msk)
 80002c2:	4b2f      	ldr	r3, [pc, #188]	; (8000380 <SystemCoreClockUpdate+0xc4>)
 80002c4:	68db      	ldr	r3, [r3, #12]
 80002c6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d03e      	beq.n	800034c <SystemCoreClockUpdate+0x90>
  {
    /* fPLL is clock source for fSYS */
    if(SCU_PLL->PLLCON2 & SCU_PLL_PLLCON2_PINSEL_Msk)
 80002ce:	4b2d      	ldr	r3, [pc, #180]	; (8000384 <SystemCoreClockUpdate+0xc8>)
 80002d0:	68db      	ldr	r3, [r3, #12]
 80002d2:	f003 0301 	and.w	r3, r3, #1
 80002d6:	2b00      	cmp	r3, #0
 80002d8:	d002      	beq.n	80002e0 <SystemCoreClockUpdate+0x24>
    {
      /* PLL input clock is the backup clock (fOFI) */
      temp = OFI_FREQUENCY;
 80002da:	4b2b      	ldr	r3, [pc, #172]	; (8000388 <SystemCoreClockUpdate+0xcc>)
 80002dc:	60fb      	str	r3, [r7, #12]
 80002de:	e002      	b.n	80002e6 <SystemCoreClockUpdate+0x2a>
    }
    else
    {
      /* PLL input clock is the high performance osicllator (fOSCHP) */
      temp = OSCHP_GetFrequency();
 80002e0:	f001 fd12 	bl	8001d08 <OSCHP_GetFrequency>
 80002e4:	60f8      	str	r0, [r7, #12]
    }

    /* check if PLL is locked */
    if (SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)
 80002e6:	4b27      	ldr	r3, [pc, #156]	; (8000384 <SystemCoreClockUpdate+0xc8>)
 80002e8:	681b      	ldr	r3, [r3, #0]
 80002ea:	f003 0304 	and.w	r3, r3, #4
 80002ee:	2b00      	cmp	r3, #0
 80002f0:	d020      	beq.n	8000334 <SystemCoreClockUpdate+0x78>
    {
      /* PLL normal mode */
      /* read back divider settings */
      pdiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk) >> SCU_PLL_PLLCON1_PDIV_Pos) + 1;
 80002f2:	4b24      	ldr	r3, [pc, #144]	; (8000384 <SystemCoreClockUpdate+0xc8>)
 80002f4:	689b      	ldr	r3, [r3, #8]
 80002f6:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 80002fa:	0e1b      	lsrs	r3, r3, #24
 80002fc:	3301      	adds	r3, #1
 80002fe:	60bb      	str	r3, [r7, #8]
      ndiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk) >> SCU_PLL_PLLCON1_NDIV_Pos) + 1;
 8000300:	4b20      	ldr	r3, [pc, #128]	; (8000384 <SystemCoreClockUpdate+0xc8>)
 8000302:	689b      	ldr	r3, [r3, #8]
 8000304:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 8000308:	0a1b      	lsrs	r3, r3, #8
 800030a:	3301      	adds	r3, #1
 800030c:	607b      	str	r3, [r7, #4]
      kdiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk) >> SCU_PLL_PLLCON1_K2DIV_Pos) + 1;
 800030e:	4b1d      	ldr	r3, [pc, #116]	; (8000384 <SystemCoreClockUpdate+0xc8>)
 8000310:	689b      	ldr	r3, [r3, #8]
 8000312:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8000316:	0c1b      	lsrs	r3, r3, #16
 8000318:	3301      	adds	r3, #1
 800031a:	603b      	str	r3, [r7, #0]

      temp = (temp / (pdiv * kdiv)) * ndiv;
 800031c:	68bb      	ldr	r3, [r7, #8]
 800031e:	683a      	ldr	r2, [r7, #0]
 8000320:	fb02 f303 	mul.w	r3, r2, r3
 8000324:	68fa      	ldr	r2, [r7, #12]
 8000326:	fbb2 f3f3 	udiv	r3, r2, r3
 800032a:	687a      	ldr	r2, [r7, #4]
 800032c:	fb02 f303 	mul.w	r3, r2, r3
 8000330:	60fb      	str	r3, [r7, #12]
 8000332:	e00d      	b.n	8000350 <SystemCoreClockUpdate+0x94>
    }
    else
    {
      /* PLL prescalar mode */
      /* read back divider settings */
      kdiv  = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K1DIV_Msk) >> SCU_PLL_PLLCON1_K1DIV_Pos) + 1;
 8000334:	4b13      	ldr	r3, [pc, #76]	; (8000384 <SystemCoreClockUpdate+0xc8>)
 8000336:	689b      	ldr	r3, [r3, #8]
 8000338:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800033c:	3301      	adds	r3, #1
 800033e:	603b      	str	r3, [r7, #0]
      
      temp = (temp / kdiv);
 8000340:	68fa      	ldr	r2, [r7, #12]
 8000342:	683b      	ldr	r3, [r7, #0]
 8000344:	fbb2 f3f3 	udiv	r3, r2, r3
 8000348:	60fb      	str	r3, [r7, #12]
 800034a:	e001      	b.n	8000350 <SystemCoreClockUpdate+0x94>
    }
  }
  else
  {
    /* fOFI is clock source for fSYS */    
    temp = OFI_FREQUENCY;
 800034c:	4b0e      	ldr	r3, [pc, #56]	; (8000388 <SystemCoreClockUpdate+0xcc>)
 800034e:	60fb      	str	r3, [r7, #12]
  }

  temp = temp / ((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk) + 1);
 8000350:	4b0b      	ldr	r3, [pc, #44]	; (8000380 <SystemCoreClockUpdate+0xc4>)
 8000352:	68db      	ldr	r3, [r3, #12]
 8000354:	b2db      	uxtb	r3, r3
 8000356:	3301      	adds	r3, #1
 8000358:	68fa      	ldr	r2, [r7, #12]
 800035a:	fbb2 f3f3 	udiv	r3, r2, r3
 800035e:	60fb      	str	r3, [r7, #12]
  temp = temp / ((SCU_CLK->CPUCLKCR & SCU_CLK_CPUCLKCR_CPUDIV_Msk) + 1);
 8000360:	4b07      	ldr	r3, [pc, #28]	; (8000380 <SystemCoreClockUpdate+0xc4>)
 8000362:	691b      	ldr	r3, [r3, #16]
 8000364:	f003 0301 	and.w	r3, r3, #1
 8000368:	3301      	adds	r3, #1
 800036a:	68fa      	ldr	r2, [r7, #12]
 800036c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000370:	60fb      	str	r3, [r7, #12]

  SystemCoreClock = temp;
 8000372:	4a06      	ldr	r2, [pc, #24]	; (800038c <SystemCoreClockUpdate+0xd0>)
 8000374:	68fb      	ldr	r3, [r7, #12]
 8000376:	6013      	str	r3, [r2, #0]
}
 8000378:	3710      	adds	r7, #16
 800037a:	46bd      	mov	sp, r7
 800037c:	bd80      	pop	{r7, pc}
 800037e:	bf00      	nop
 8000380:	50004600 	.word	0x50004600
 8000384:	50004710 	.word	0x50004710
 8000388:	016e3600 	.word	0x016e3600
 800038c:	2003ffc0 	.word	0x2003ffc0

08000390 <XMC_GPIO_Init>:
/*******************************************************************************
 * API IMPLEMENTATION
 *******************************************************************************/

void XMC_GPIO_Init(XMC_GPIO_PORT_t *const port, const uint8_t pin, const XMC_GPIO_CONFIG_t *const config)
{
 8000390:	b480      	push	{r7}
 8000392:	b085      	sub	sp, #20
 8000394:	af00      	add	r7, sp, #0
 8000396:	60f8      	str	r0, [r7, #12]
 8000398:	460b      	mov	r3, r1
 800039a:	607a      	str	r2, [r7, #4]
 800039c:	72fb      	strb	r3, [r7, #11]
  XMC_ASSERT("XMC_GPIO_Init: Invalid port", XMC_GPIO_CHECK_PORT(port));
  XMC_ASSERT("XMC_GPIO_Init: Invalid mode", XMC_GPIO_IsModeValid(config->mode));

  /* Switch to input */
  port->IOCR[pin >> 2U] &= (uint32_t)~(PORT_IOCR_PC_Msk << (PORT_IOCR_PC_Size * (pin & 0x3U)));
 800039e:	7afb      	ldrb	r3, [r7, #11]
 80003a0:	089b      	lsrs	r3, r3, #2
 80003a2:	b2db      	uxtb	r3, r3
 80003a4:	4618      	mov	r0, r3
 80003a6:	7afb      	ldrb	r3, [r7, #11]
 80003a8:	089b      	lsrs	r3, r3, #2
 80003aa:	b2db      	uxtb	r3, r3
 80003ac:	461a      	mov	r2, r3
 80003ae:	68fb      	ldr	r3, [r7, #12]
 80003b0:	3204      	adds	r2, #4
 80003b2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80003b6:	7afb      	ldrb	r3, [r7, #11]
 80003b8:	f003 0303 	and.w	r3, r3, #3
 80003bc:	00db      	lsls	r3, r3, #3
 80003be:	4619      	mov	r1, r3
 80003c0:	23f8      	movs	r3, #248	; 0xf8
 80003c2:	408b      	lsls	r3, r1
 80003c4:	43db      	mvns	r3, r3
 80003c6:	ea02 0103 	and.w	r1, r2, r3
 80003ca:	68fb      	ldr	r3, [r7, #12]
 80003cc:	1d02      	adds	r2, r0, #4
 80003ce:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* HW port control is disabled */
  port->HWSEL &= ~(uint32_t)((uint32_t)PORT_HWSEL_Msk << ((uint32_t)pin << 1U));
 80003d2:	68fb      	ldr	r3, [r7, #12]
 80003d4:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 80003d6:	7afb      	ldrb	r3, [r7, #11]
 80003d8:	005b      	lsls	r3, r3, #1
 80003da:	4619      	mov	r1, r3
 80003dc:	2303      	movs	r3, #3
 80003de:	408b      	lsls	r3, r1
 80003e0:	43db      	mvns	r3, r3
 80003e2:	401a      	ands	r2, r3
 80003e4:	68fb      	ldr	r3, [r7, #12]
 80003e6:	675a      	str	r2, [r3, #116]	; 0x74


  /* Enable digital input */
  if (XMC_GPIO_CHECK_ANALOG_PORT(port))
 80003e8:	68fb      	ldr	r3, [r7, #12]
 80003ea:	4a3a      	ldr	r2, [pc, #232]	; (80004d4 <XMC_GPIO_Init+0x144>)
 80003ec:	4293      	cmp	r3, r2
 80003ee:	d003      	beq.n	80003f8 <XMC_GPIO_Init+0x68>
 80003f0:	68fb      	ldr	r3, [r7, #12]
 80003f2:	4a39      	ldr	r2, [pc, #228]	; (80004d8 <XMC_GPIO_Init+0x148>)
 80003f4:	4293      	cmp	r3, r2
 80003f6:	d10a      	bne.n	800040e <XMC_GPIO_Init+0x7e>
  {
    port->PDISC &= ~(uint32_t)((uint32_t)0x1U << pin);
 80003f8:	68fb      	ldr	r3, [r7, #12]
 80003fa:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80003fc:	7afb      	ldrb	r3, [r7, #11]
 80003fe:	2101      	movs	r1, #1
 8000400:	fa01 f303 	lsl.w	r3, r1, r3
 8000404:	43db      	mvns	r3, r3
 8000406:	401a      	ands	r2, r3
 8000408:	68fb      	ldr	r3, [r7, #12]
 800040a:	661a      	str	r2, [r3, #96]	; 0x60
 800040c:	e042      	b.n	8000494 <XMC_GPIO_Init+0x104>
  }
  else
  {
    if ((config->mode & XMC_GPIO_MODE_OE) != 0)
 800040e:	687b      	ldr	r3, [r7, #4]
 8000410:	781b      	ldrb	r3, [r3, #0]
 8000412:	b2db      	uxtb	r3, r3
 8000414:	b25b      	sxtb	r3, r3
 8000416:	2b00      	cmp	r3, #0
 8000418:	da3c      	bge.n	8000494 <XMC_GPIO_Init+0x104>
    {
      /* If output is enabled */

      /* Set output level */
      port->OMR = (uint32_t)config->output_level << pin;
 800041a:	687b      	ldr	r3, [r7, #4]
 800041c:	685a      	ldr	r2, [r3, #4]
 800041e:	7afb      	ldrb	r3, [r7, #11]
 8000420:	409a      	lsls	r2, r3
 8000422:	68fb      	ldr	r3, [r7, #12]
 8000424:	605a      	str	r2, [r3, #4]

      /* Set output driver strength */
      port->PDR[pin >> 3U] &= (uint32_t)~(PORT_PDR_Msk << ((uint32_t)PORT_PDR_Size * ((uint32_t)pin & 0x7U)));
 8000426:	7afb      	ldrb	r3, [r7, #11]
 8000428:	08db      	lsrs	r3, r3, #3
 800042a:	b2db      	uxtb	r3, r3
 800042c:	4618      	mov	r0, r3
 800042e:	7afb      	ldrb	r3, [r7, #11]
 8000430:	08db      	lsrs	r3, r3, #3
 8000432:	b2db      	uxtb	r3, r3
 8000434:	461a      	mov	r2, r3
 8000436:	68fb      	ldr	r3, [r7, #12]
 8000438:	3210      	adds	r2, #16
 800043a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800043e:	7afb      	ldrb	r3, [r7, #11]
 8000440:	f003 0307 	and.w	r3, r3, #7
 8000444:	009b      	lsls	r3, r3, #2
 8000446:	4619      	mov	r1, r3
 8000448:	2307      	movs	r3, #7
 800044a:	408b      	lsls	r3, r1
 800044c:	43db      	mvns	r3, r3
 800044e:	ea02 0103 	and.w	r1, r2, r3
 8000452:	68fb      	ldr	r3, [r7, #12]
 8000454:	f100 0210 	add.w	r2, r0, #16
 8000458:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      port->PDR[pin >> 3U] |= (uint32_t)config->output_strength << ((uint32_t)PORT_PDR_Size * ((uint32_t)pin & 0x7U));
 800045c:	7afb      	ldrb	r3, [r7, #11]
 800045e:	08db      	lsrs	r3, r3, #3
 8000460:	b2db      	uxtb	r3, r3
 8000462:	4618      	mov	r0, r3
 8000464:	7afb      	ldrb	r3, [r7, #11]
 8000466:	08db      	lsrs	r3, r3, #3
 8000468:	b2db      	uxtb	r3, r3
 800046a:	461a      	mov	r2, r3
 800046c:	68fb      	ldr	r3, [r7, #12]
 800046e:	3210      	adds	r2, #16
 8000470:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000474:	687b      	ldr	r3, [r7, #4]
 8000476:	7a1b      	ldrb	r3, [r3, #8]
 8000478:	4619      	mov	r1, r3
 800047a:	7afb      	ldrb	r3, [r7, #11]
 800047c:	f003 0307 	and.w	r3, r3, #7
 8000480:	009b      	lsls	r3, r3, #2
 8000482:	fa01 f303 	lsl.w	r3, r1, r3
 8000486:	ea42 0103 	orr.w	r1, r2, r3
 800048a:	68fb      	ldr	r3, [r7, #12]
 800048c:	f100 0210 	add.w	r2, r0, #16
 8000490:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    }
  }

  /* Set mode */
  port->IOCR[pin >> 2U] |= (uint32_t)config->mode << ((uint32_t)PORT_IOCR_PC_Size * ((uint32_t)pin & 0x3U));
 8000494:	7afb      	ldrb	r3, [r7, #11]
 8000496:	089b      	lsrs	r3, r3, #2
 8000498:	b2db      	uxtb	r3, r3
 800049a:	4618      	mov	r0, r3
 800049c:	7afb      	ldrb	r3, [r7, #11]
 800049e:	089b      	lsrs	r3, r3, #2
 80004a0:	b2db      	uxtb	r3, r3
 80004a2:	461a      	mov	r2, r3
 80004a4:	68fb      	ldr	r3, [r7, #12]
 80004a6:	3204      	adds	r2, #4
 80004a8:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80004ac:	687b      	ldr	r3, [r7, #4]
 80004ae:	781b      	ldrb	r3, [r3, #0]
 80004b0:	4619      	mov	r1, r3
 80004b2:	7afb      	ldrb	r3, [r7, #11]
 80004b4:	f003 0303 	and.w	r3, r3, #3
 80004b8:	00db      	lsls	r3, r3, #3
 80004ba:	fa01 f303 	lsl.w	r3, r1, r3
 80004be:	ea42 0103 	orr.w	r1, r2, r3
 80004c2:	68fb      	ldr	r3, [r7, #12]
 80004c4:	1d02      	adds	r2, r0, #4
 80004c6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 80004ca:	3714      	adds	r7, #20
 80004cc:	46bd      	mov	sp, r7
 80004ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004d2:	4770      	bx	lr
 80004d4:	48028e00 	.word	0x48028e00
 80004d8:	48028f00 	.word	0x48028f00

080004dc <XMC_SCU_GetMirrorStatus>:
 * that a corresponding register of the hibernate domain is ready to accept a write or that the communication interface
 * is busy with executing the previous operation.\n
 * Note: There is no hibernate domain in XMC1x devices. This register is retained for legacy purpose.
 */
__STATIC_INLINE uint32_t XMC_SCU_GetMirrorStatus(void)
{
 80004dc:	b480      	push	{r7}
 80004de:	af00      	add	r7, sp, #0
  return (SCU_GENERAL->MIRRSTS);
 80004e0:	4b03      	ldr	r3, [pc, #12]	; (80004f0 <XMC_SCU_GetMirrorStatus+0x14>)
 80004e2:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
}
 80004e6:	4618      	mov	r0, r3
 80004e8:	46bd      	mov	sp, r7
 80004ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004ee:	4770      	bx	lr
 80004f0:	50004000 	.word	0x50004000

080004f4 <XMC_SCU_lDelay>:
/*********************************************************************************************************************
 * API IMPLEMENTATION
 ********************************************************************************************************************/
/* This is a local function used to generate the delay until register get updated with new configured value.  */
void XMC_SCU_lDelay(uint32_t delay)
{
 80004f4:	b580      	push	{r7, lr}
 80004f6:	b084      	sub	sp, #16
 80004f8:	af00      	add	r7, sp, #0
 80004fa:	6078      	str	r0, [r7, #4]
  uint32_t i;

  SystemCoreClockUpdate();
 80004fc:	f7ff fede 	bl	80002bc <SystemCoreClockUpdate>
  delay =  delay * (uint32_t)(SystemCoreClock / FREQ_1MHZ);
 8000500:	4b0b      	ldr	r3, [pc, #44]	; (8000530 <XMC_SCU_lDelay+0x3c>)
 8000502:	681b      	ldr	r3, [r3, #0]
 8000504:	4a0b      	ldr	r2, [pc, #44]	; (8000534 <XMC_SCU_lDelay+0x40>)
 8000506:	fba2 2303 	umull	r2, r3, r2, r3
 800050a:	0c9a      	lsrs	r2, r3, #18
 800050c:	687b      	ldr	r3, [r7, #4]
 800050e:	fb02 f303 	mul.w	r3, r2, r3
 8000512:	607b      	str	r3, [r7, #4]

  for (i = 0U; i < delay; ++i)
 8000514:	2300      	movs	r3, #0
 8000516:	60fb      	str	r3, [r7, #12]
 8000518:	e003      	b.n	8000522 <XMC_SCU_lDelay+0x2e>
  {
    __NOP();
 800051a:	bf00      	nop
  uint32_t i;

  SystemCoreClockUpdate();
  delay =  delay * (uint32_t)(SystemCoreClock / FREQ_1MHZ);

  for (i = 0U; i < delay; ++i)
 800051c:	68fb      	ldr	r3, [r7, #12]
 800051e:	3301      	adds	r3, #1
 8000520:	60fb      	str	r3, [r7, #12]
 8000522:	68fa      	ldr	r2, [r7, #12]
 8000524:	687b      	ldr	r3, [r7, #4]
 8000526:	429a      	cmp	r2, r3
 8000528:	d3f7      	bcc.n	800051a <XMC_SCU_lDelay+0x26>
  {
    __NOP();
  }
}
 800052a:	3710      	adds	r7, #16
 800052c:	46bd      	mov	sp, r7
 800052e:	bd80      	pop	{r7, pc}
 8000530:	2003ffc0 	.word	0x2003ffc0
 8000534:	431bde83 	.word	0x431bde83

08000538 <XMC_SCU_INTERUPT_GetEventStatus>:
  SCU_INTERRUPT->SRSET |= (uint32_t)event;
}

/* API to retrieve the SCU event status */
XMC_SCU_INTERRUPT_EVENT_t XMC_SCU_INTERUPT_GetEventStatus(void)
{
 8000538:	b480      	push	{r7}
 800053a:	af00      	add	r7, sp, #0
  return (SCU_INTERRUPT->SRRAW);
 800053c:	4b03      	ldr	r3, [pc, #12]	; (800054c <XMC_SCU_INTERUPT_GetEventStatus+0x14>)
 800053e:	685b      	ldr	r3, [r3, #4]
}
 8000540:	4618      	mov	r0, r3
 8000542:	46bd      	mov	sp, r7
 8000544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000548:	4770      	bx	lr
 800054a:	bf00      	nop
 800054c:	50004074 	.word	0x50004074

08000550 <XMC_SCU_INTERRUPT_ClearEventStatus>:

/* API to clear the SCU event status */
void XMC_SCU_INTERRUPT_ClearEventStatus(const XMC_SCU_INTERRUPT_EVENT_t event)
{
 8000550:	b480      	push	{r7}
 8000552:	b083      	sub	sp, #12
 8000554:	af00      	add	r7, sp, #0
 8000556:	6078      	str	r0, [r7, #4]
  SCU_INTERRUPT->SRCLR = (uint32_t)event;
 8000558:	4a03      	ldr	r2, [pc, #12]	; (8000568 <XMC_SCU_INTERRUPT_ClearEventStatus+0x18>)
 800055a:	687b      	ldr	r3, [r7, #4]
 800055c:	60d3      	str	r3, [r2, #12]
}
 800055e:	370c      	adds	r7, #12
 8000560:	46bd      	mov	sp, r7
 8000562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000566:	4770      	bx	lr
 8000568:	50004074 	.word	0x50004074

0800056c <XMC_SCU_CLOCK_Init>:
  return (SCU_GENERAL->RMDATA);
}

/* API to initialize the clock tree */
void XMC_SCU_CLOCK_Init(const XMC_SCU_CLOCK_CONFIG_t *const config)
{
 800056c:	b5b0      	push	{r4, r5, r7, lr}
 800056e:	b084      	sub	sp, #16
 8000570:	af02      	add	r7, sp, #8
 8000572:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("", ((config->fstdby_clksrc == XMC_SCU_HIB_STDBYCLKSRC_OSCULP) && (config->enable_osculp == true)) ||
             (config->fstdby_clksrc != XMC_SCU_HIB_STDBYCLKSRC_OSCULP));
  XMC_ASSERT("", ((config->syspll_config.clksrc == XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP) &&
                  (config->enable_oschp == true)) || (config->syspll_config.clksrc != XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP));

  XMC_SCU_CLOCK_SetSystemClockSource(XMC_SCU_CLOCK_SYSCLKSRC_OFI);
 8000574:	2000      	movs	r0, #0
 8000576:	f000 f891 	bl	800069c <XMC_SCU_CLOCK_SetSystemClockSource>

  XMC_SCU_HIB_EnableHibernateDomain();
 800057a:	f000 fa6f 	bl	8000a5c <XMC_SCU_HIB_EnableHibernateDomain>

  if (config->enable_osculp == true)
 800057e:	687b      	ldr	r3, [r7, #4]
 8000580:	79db      	ldrb	r3, [r3, #7]
 8000582:	2b00      	cmp	r3, #0
 8000584:	d00a      	beq.n	800059c <XMC_SCU_CLOCK_Init+0x30>
  {
    XMC_SCU_CLOCK_EnableLowPowerOscillator();
 8000586:	f000 faa7 	bl	8000ad8 <XMC_SCU_CLOCK_EnableLowPowerOscillator>
    while (XMC_SCU_CLOCK_IsLowPowerOscillatorStable() == false);
 800058a:	bf00      	nop
 800058c:	f000 fa92 	bl	8000ab4 <XMC_SCU_CLOCK_IsLowPowerOscillatorStable>
 8000590:	4603      	mov	r3, r0
 8000592:	f083 0301 	eor.w	r3, r3, #1
 8000596:	b2db      	uxtb	r3, r3
 8000598:	2b00      	cmp	r3, #0
 800059a:	d1f7      	bne.n	800058c <XMC_SCU_CLOCK_Init+0x20>
  }

  XMC_SCU_HIB_SetStandbyClockSource(config->fstdby_clksrc);
 800059c:	687b      	ldr	r3, [r7, #4]
 800059e:	7a5b      	ldrb	r3, [r3, #9]
 80005a0:	4618      	mov	r0, r3
 80005a2:	f000 f8f5 	bl	8000790 <XMC_SCU_HIB_SetStandbyClockSource>
  while (XMC_SCU_GetMirrorStatus() != 0)
 80005a6:	bf00      	nop
 80005a8:	f7ff ff98 	bl	80004dc <XMC_SCU_GetMirrorStatus>
 80005ac:	4603      	mov	r3, r0
 80005ae:	2b00      	cmp	r3, #0
 80005b0:	d1fa      	bne.n	80005a8 <XMC_SCU_CLOCK_Init+0x3c>
  {
    /* Wait until update of the stanby clock source is done in the HIB domain */
  }

  XMC_SCU_CLOCK_SetBackupClockCalibrationMode(config->calibration_mode);
 80005b2:	687b      	ldr	r3, [r7, #4]
 80005b4:	7a1b      	ldrb	r3, [r3, #8]
 80005b6:	4618      	mov	r0, r3
 80005b8:	f000 fa2a 	bl	8000a10 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode>

  XMC_SCU_CLOCK_SetSystemClockDivider((uint32_t)config->fsys_clkdiv);
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	7c1b      	ldrb	r3, [r3, #16]
 80005c0:	4618      	mov	r0, r3
 80005c2:	f000 f903 	bl	80007cc <XMC_SCU_CLOCK_SetSystemClockDivider>
  XMC_SCU_CLOCK_SetCpuClockDivider((uint32_t)config->fcpu_clkdiv);
 80005c6:	687b      	ldr	r3, [r7, #4]
 80005c8:	7c5b      	ldrb	r3, [r3, #17]
 80005ca:	4618      	mov	r0, r3
 80005cc:	f000 f926 	bl	800081c <XMC_SCU_CLOCK_SetCpuClockDivider>
  XMC_SCU_CLOCK_SetCcuClockDivider((uint32_t)config->fccu_clkdiv);
 80005d0:	687b      	ldr	r3, [r7, #4]
 80005d2:	7c9b      	ldrb	r3, [r3, #18]
 80005d4:	4618      	mov	r0, r3
 80005d6:	f000 f90d 	bl	80007f4 <XMC_SCU_CLOCK_SetCcuClockDivider>
  XMC_SCU_CLOCK_SetPeripheralClockDivider((uint32_t)config->fperipheral_clkdiv);
 80005da:	687b      	ldr	r3, [r7, #4]
 80005dc:	7cdb      	ldrb	r3, [r3, #19]
 80005de:	4618      	mov	r0, r3
 80005e0:	f000 f930 	bl	8000844 <XMC_SCU_CLOCK_SetPeripheralClockDivider>

  if (config->enable_oschp == true)
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	799b      	ldrb	r3, [r3, #6]
 80005e8:	2b00      	cmp	r3, #0
 80005ea:	d00a      	beq.n	8000602 <XMC_SCU_CLOCK_Init+0x96>
  {
    XMC_SCU_CLOCK_EnableHighPerformanceOscillator();
 80005ec:	f000 faac 	bl	8000b48 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator>
    while (XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable() == false);
 80005f0:	bf00      	nop
 80005f2:	f000 fad1 	bl	8000b98 <XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable>
 80005f6:	4603      	mov	r3, r0
 80005f8:	f083 0301 	eor.w	r3, r3, #1
 80005fc:	b2db      	uxtb	r3, r3
 80005fe:	2b00      	cmp	r3, #0
 8000600:	d1f7      	bne.n	80005f2 <XMC_SCU_CLOCK_Init+0x86>
  }

  if (config->syspll_config.mode == XMC_SCU_CLOCK_SYSPLL_MODE_DISABLED)
 8000602:	687b      	ldr	r3, [r7, #4]
 8000604:	78db      	ldrb	r3, [r3, #3]
 8000606:	2b00      	cmp	r3, #0
 8000608:	d109      	bne.n	800061e <XMC_SCU_CLOCK_Init+0xb2>
  {
    /* Do not enable PLL Power Down Mode when the OSC Watchdog is enabled */
    if (config->enable_oschp == false)
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	799b      	ldrb	r3, [r3, #6]
 800060e:	f083 0301 	eor.w	r3, r3, #1
 8000612:	b2db      	uxtb	r3, r3
 8000614:	2b00      	cmp	r3, #0
 8000616:	d017      	beq.n	8000648 <XMC_SCU_CLOCK_Init+0xdc>
    {
      XMC_SCU_CLOCK_DisableSystemPll();
 8000618:	f000 fae2 	bl	8000be0 <XMC_SCU_CLOCK_DisableSystemPll>
 800061c:	e014      	b.n	8000648 <XMC_SCU_CLOCK_Init+0xdc>
    }
  }
  else
  {

    XMC_SCU_CLOCK_EnableSystemPll();
 800061e:	f000 facf 	bl	8000bc0 <XMC_SCU_CLOCK_EnableSystemPll>
    XMC_SCU_CLOCK_StartSystemPll(config->syspll_config.clksrc,
 8000622:	687b      	ldr	r3, [r7, #4]
 8000624:	8899      	ldrh	r1, [r3, #4]
 8000626:	687b      	ldr	r3, [r7, #4]
 8000628:	78da      	ldrb	r2, [r3, #3]
                                 config->syspll_config.mode,
                                 (uint32_t)config->syspll_config.p_div,
 800062a:	687b      	ldr	r3, [r7, #4]
 800062c:	785b      	ldrb	r3, [r3, #1]
  }
  else
  {

    XMC_SCU_CLOCK_EnableSystemPll();
    XMC_SCU_CLOCK_StartSystemPll(config->syspll_config.clksrc,
 800062e:	461d      	mov	r5, r3
                                 config->syspll_config.mode,
                                 (uint32_t)config->syspll_config.p_div,
                                 (uint32_t)config->syspll_config.n_div,
 8000630:	687b      	ldr	r3, [r7, #4]
 8000632:	781b      	ldrb	r3, [r3, #0]
  }
  else
  {

    XMC_SCU_CLOCK_EnableSystemPll();
    XMC_SCU_CLOCK_StartSystemPll(config->syspll_config.clksrc,
 8000634:	461c      	mov	r4, r3
                                 config->syspll_config.mode,
                                 (uint32_t)config->syspll_config.p_div,
                                 (uint32_t)config->syspll_config.n_div,
                                 (uint32_t)config->syspll_config.k_div);
 8000636:	687b      	ldr	r3, [r7, #4]
 8000638:	789b      	ldrb	r3, [r3, #2]
  }
  else
  {

    XMC_SCU_CLOCK_EnableSystemPll();
    XMC_SCU_CLOCK_StartSystemPll(config->syspll_config.clksrc,
 800063a:	9300      	str	r3, [sp, #0]
 800063c:	4608      	mov	r0, r1
 800063e:	4611      	mov	r1, r2
 8000640:	462a      	mov	r2, r5
 8000642:	4623      	mov	r3, r4
 8000644:	f000 fadc 	bl	8000c00 <XMC_SCU_CLOCK_StartSystemPll>
                                 (uint32_t)config->syspll_config.n_div,
                                 (uint32_t)config->syspll_config.k_div);
  }

  /* use SYSPLL? */
  if (config->fsys_clksrc == XMC_SCU_CLOCK_SYSCLKSRC_PLL)
 8000648:	687b      	ldr	r3, [r7, #4]
 800064a:	68db      	ldr	r3, [r3, #12]
 800064c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000650:	d103      	bne.n	800065a <XMC_SCU_CLOCK_Init+0xee>
  {
    XMC_SCU_CLOCK_SetSystemClockSource(XMC_SCU_CLOCK_SYSCLKSRC_PLL);
 8000652:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8000656:	f000 f821 	bl	800069c <XMC_SCU_CLOCK_SetSystemClockSource>
  }
  SystemCoreClockUpdate();
 800065a:	f7ff fe2f 	bl	80002bc <SystemCoreClockUpdate>
}
 800065e:	3708      	adds	r7, #8
 8000660:	46bd      	mov	sp, r7
 8000662:	bdb0      	pop	{r4, r5, r7, pc}

08000664 <XMC_SCU_RESET_DeassertPeripheralReset>:
  *(volatile uint32_t *)(&(SCU_RESET->PRSET0) + (index * 3U)) = (uint32_t)mask;
}

/* API to manually de-assert a reset request */
void XMC_SCU_RESET_DeassertPeripheralReset(const XMC_SCU_PERIPHERAL_RESET_t peripheral)
{
 8000664:	b480      	push	{r7}
 8000666:	b085      	sub	sp, #20
 8000668:	af00      	add	r7, sp, #0
 800066a:	6078      	str	r0, [r7, #4]
  uint32_t index = (uint32_t)((((uint32_t)peripheral) & 0xf0000000UL) >> 28UL);
 800066c:	687b      	ldr	r3, [r7, #4]
 800066e:	0f1b      	lsrs	r3, r3, #28
 8000670:	60fb      	str	r3, [r7, #12]
  uint32_t mask = (((uint32_t)peripheral) & ((uint32_t)~0xf0000000UL));
 8000672:	687b      	ldr	r3, [r7, #4]
 8000674:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8000678:	60bb      	str	r3, [r7, #8]

  *(volatile uint32_t *)(&(SCU_RESET->PRCLR0) + (index * 3U)) = (uint32_t)mask;
 800067a:	68fa      	ldr	r2, [r7, #12]
 800067c:	4613      	mov	r3, r2
 800067e:	005b      	lsls	r3, r3, #1
 8000680:	4413      	add	r3, r2
 8000682:	009b      	lsls	r3, r3, #2
 8000684:	461a      	mov	r2, r3
 8000686:	4b04      	ldr	r3, [pc, #16]	; (8000698 <XMC_SCU_RESET_DeassertPeripheralReset+0x34>)
 8000688:	4413      	add	r3, r2
 800068a:	68ba      	ldr	r2, [r7, #8]
 800068c:	601a      	str	r2, [r3, #0]
}
 800068e:	3714      	adds	r7, #20
 8000690:	46bd      	mov	sp, r7
 8000692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000696:	4770      	bx	lr
 8000698:	50004414 	.word	0x50004414

0800069c <XMC_SCU_CLOCK_SetSystemClockSource>:
                    ((SCU_CLK->PBCLKCR & SCU_CLK_PBCLKCR_PBDIV_Msk) >> SCU_CLK_PBCLKCR_PBDIV_Pos));
}

/* API to select fSYS */
void XMC_SCU_CLOCK_SetSystemClockSource(const XMC_SCU_CLOCK_SYSCLKSRC_t source)
{
 800069c:	b480      	push	{r7}
 800069e:	b083      	sub	sp, #12
 80006a0:	af00      	add	r7, sp, #0
 80006a2:	6078      	str	r0, [r7, #4]
  SCU_CLK->SYSCLKCR = (SCU_CLK->SYSCLKCR & ((uint32_t)~SCU_CLK_SYSCLKCR_SYSSEL_Msk)) |
 80006a4:	4906      	ldr	r1, [pc, #24]	; (80006c0 <XMC_SCU_CLOCK_SetSystemClockSource+0x24>)
 80006a6:	4b06      	ldr	r3, [pc, #24]	; (80006c0 <XMC_SCU_CLOCK_SetSystemClockSource+0x24>)
 80006a8:	68db      	ldr	r3, [r3, #12]
 80006aa:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80006ae:	687b      	ldr	r3, [r7, #4]
 80006b0:	4313      	orrs	r3, r2
 80006b2:	60cb      	str	r3, [r1, #12]
                      ((uint32_t)source);
}
 80006b4:	370c      	adds	r7, #12
 80006b6:	46bd      	mov	sp, r7
 80006b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006bc:	4770      	bx	lr
 80006be:	bf00      	nop
 80006c0:	50004600 	.word	0x50004600

080006c4 <XMC_SCU_CLOCK_SetUsbClockSource>:

/* API to select fUSB */
void XMC_SCU_CLOCK_SetUsbClockSource(const XMC_SCU_CLOCK_USBCLKSRC_t source)
{
 80006c4:	b480      	push	{r7}
 80006c6:	b083      	sub	sp, #12
 80006c8:	af00      	add	r7, sp, #0
 80006ca:	6078      	str	r0, [r7, #4]
  SCU_CLK->USBCLKCR = (SCU_CLK->USBCLKCR & ((uint32_t)~SCU_CLK_USBCLKCR_USBSEL_Msk)) |
 80006cc:	4906      	ldr	r1, [pc, #24]	; (80006e8 <XMC_SCU_CLOCK_SetUsbClockSource+0x24>)
 80006ce:	4b06      	ldr	r3, [pc, #24]	; (80006e8 <XMC_SCU_CLOCK_SetUsbClockSource+0x24>)
 80006d0:	699b      	ldr	r3, [r3, #24]
 80006d2:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80006d6:	687b      	ldr	r3, [r7, #4]
 80006d8:	4313      	orrs	r3, r2
 80006da:	618b      	str	r3, [r1, #24]
                      ((uint32_t)source);
}
 80006dc:	370c      	adds	r7, #12
 80006de:	46bd      	mov	sp, r7
 80006e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e4:	4770      	bx	lr
 80006e6:	bf00      	nop
 80006e8:	50004600 	.word	0x50004600

080006ec <XMC_SCU_CLOCK_SetWdtClockSource>:

/* API to select fWDT */
void XMC_SCU_CLOCK_SetWdtClockSource(const XMC_SCU_CLOCK_WDTCLKSRC_t source)
{
 80006ec:	b480      	push	{r7}
 80006ee:	b083      	sub	sp, #12
 80006f0:	af00      	add	r7, sp, #0
 80006f2:	6078      	str	r0, [r7, #4]
  SCU_CLK->WDTCLKCR = (SCU_CLK->WDTCLKCR & ((uint32_t)~SCU_CLK_WDTCLKCR_WDTSEL_Msk)) |
 80006f4:	4906      	ldr	r1, [pc, #24]	; (8000710 <XMC_SCU_CLOCK_SetWdtClockSource+0x24>)
 80006f6:	4b06      	ldr	r3, [pc, #24]	; (8000710 <XMC_SCU_CLOCK_SetWdtClockSource+0x24>)
 80006f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80006fa:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80006fe:	687b      	ldr	r3, [r7, #4]
 8000700:	4313      	orrs	r3, r2
 8000702:	624b      	str	r3, [r1, #36]	; 0x24
                      ((uint32_t)source);
}
 8000704:	370c      	adds	r7, #12
 8000706:	46bd      	mov	sp, r7
 8000708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800070c:	4770      	bx	lr
 800070e:	bf00      	nop
 8000710:	50004600 	.word	0x50004600

08000714 <XMC_SCU_CLOCK_SetSystemPllClockSource>:
                      ((uint32_t)source);
}

/* API to select fPLL */
void XMC_SCU_CLOCK_SetSystemPllClockSource(const XMC_SCU_CLOCK_SYSPLLCLKSRC_t source)
{
 8000714:	b480      	push	{r7}
 8000716:	b083      	sub	sp, #12
 8000718:	af00      	add	r7, sp, #0
 800071a:	4603      	mov	r3, r0
 800071c:	80fb      	strh	r3, [r7, #6]
  /* Check input clock */
  if (source == XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP) /* Select PLLClockSource */
 800071e:	88fb      	ldrh	r3, [r7, #6]
 8000720:	2b00      	cmp	r3, #0
 8000722:	d108      	bne.n	8000736 <XMC_SCU_CLOCK_SetSystemPllClockSource+0x22>
  {
    SCU_PLL->PLLCON2 &= (uint32_t)~(SCU_PLL_PLLCON2_PINSEL_Msk | SCU_PLL_PLLCON2_K1INSEL_Msk);
 8000724:	4a0a      	ldr	r2, [pc, #40]	; (8000750 <XMC_SCU_CLOCK_SetSystemPllClockSource+0x3c>)
 8000726:	4b0a      	ldr	r3, [pc, #40]	; (8000750 <XMC_SCU_CLOCK_SetSystemPllClockSource+0x3c>)
 8000728:	68db      	ldr	r3, [r3, #12]
 800072a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800072e:	f023 0301 	bic.w	r3, r3, #1
 8000732:	60d3      	str	r3, [r2, #12]
 8000734:	e007      	b.n	8000746 <XMC_SCU_CLOCK_SetSystemPllClockSource+0x32>
  }
  else
  {
    SCU_PLL->PLLCON2 |= (uint32_t)(SCU_PLL_PLLCON2_PINSEL_Msk | SCU_PLL_PLLCON2_K1INSEL_Msk);
 8000736:	4a06      	ldr	r2, [pc, #24]	; (8000750 <XMC_SCU_CLOCK_SetSystemPllClockSource+0x3c>)
 8000738:	4b05      	ldr	r3, [pc, #20]	; (8000750 <XMC_SCU_CLOCK_SetSystemPllClockSource+0x3c>)
 800073a:	68db      	ldr	r3, [r3, #12]
 800073c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000740:	f043 0301 	orr.w	r3, r3, #1
 8000744:	60d3      	str	r3, [r2, #12]
  }
}
 8000746:	370c      	adds	r7, #12
 8000748:	46bd      	mov	sp, r7
 800074a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800074e:	4770      	bx	lr
 8000750:	50004710 	.word	0x50004710

08000754 <XMC_SCU_HIB_SetRtcClockSource>:

/* API to select fRTC */
void XMC_SCU_HIB_SetRtcClockSource(const XMC_SCU_HIB_RTCCLKSRC_t source)
{
 8000754:	b480      	push	{r7}
 8000756:	b083      	sub	sp, #12
 8000758:	af00      	add	r7, sp, #0
 800075a:	4603      	mov	r3, r0
 800075c:	71fb      	strb	r3, [r7, #7]
  /* Wait until the update of HDCR register in hibernate domain is completed */
  while ((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 800075e:	bf00      	nop
 8000760:	4b09      	ldr	r3, [pc, #36]	; (8000788 <XMC_SCU_HIB_SetRtcClockSource+0x34>)
 8000762:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8000766:	f003 0308 	and.w	r3, r3, #8
 800076a:	2b00      	cmp	r3, #0
 800076c:	d1f8      	bne.n	8000760 <XMC_SCU_HIB_SetRtcClockSource+0xc>
  {
  }

  SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ((uint32_t)~SCU_HIBERNATE_HDCR_RCS_Msk)) |
 800076e:	4907      	ldr	r1, [pc, #28]	; (800078c <XMC_SCU_HIB_SetRtcClockSource+0x38>)
 8000770:	4b06      	ldr	r3, [pc, #24]	; (800078c <XMC_SCU_HIB_SetRtcClockSource+0x38>)
 8000772:	68db      	ldr	r3, [r3, #12]
 8000774:	f023 0240 	bic.w	r2, r3, #64	; 0x40
                        ((uint32_t)source);
 8000778:	79fb      	ldrb	r3, [r7, #7]
  /* Wait until the update of HDCR register in hibernate domain is completed */
  while ((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
  {
  }

  SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ((uint32_t)~SCU_HIBERNATE_HDCR_RCS_Msk)) |
 800077a:	4313      	orrs	r3, r2
 800077c:	60cb      	str	r3, [r1, #12]
                        ((uint32_t)source);
}
 800077e:	370c      	adds	r7, #12
 8000780:	46bd      	mov	sp, r7
 8000782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000786:	4770      	bx	lr
 8000788:	50004000 	.word	0x50004000
 800078c:	50004300 	.word	0x50004300

08000790 <XMC_SCU_HIB_SetStandbyClockSource>:

/* API to select fSTDBY */
void XMC_SCU_HIB_SetStandbyClockSource(const XMC_SCU_HIB_STDBYCLKSRC_t source)
{
 8000790:	b480      	push	{r7}
 8000792:	b083      	sub	sp, #12
 8000794:	af00      	add	r7, sp, #0
 8000796:	4603      	mov	r3, r0
 8000798:	71fb      	strb	r3, [r7, #7]
  while ((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 800079a:	bf00      	nop
 800079c:	4b09      	ldr	r3, [pc, #36]	; (80007c4 <XMC_SCU_HIB_SetStandbyClockSource+0x34>)
 800079e:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80007a2:	f003 0308 	and.w	r3, r3, #8
 80007a6:	2b00      	cmp	r3, #0
 80007a8:	d1f8      	bne.n	800079c <XMC_SCU_HIB_SetStandbyClockSource+0xc>
  {
    /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
  }
  SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ((uint32_t)~SCU_HIBERNATE_HDCR_STDBYSEL_Msk)) |
 80007aa:	4907      	ldr	r1, [pc, #28]	; (80007c8 <XMC_SCU_HIB_SetStandbyClockSource+0x38>)
 80007ac:	4b06      	ldr	r3, [pc, #24]	; (80007c8 <XMC_SCU_HIB_SetStandbyClockSource+0x38>)
 80007ae:	68db      	ldr	r3, [r3, #12]
 80007b0:	f023 0280 	bic.w	r2, r3, #128	; 0x80
                        ((uint32_t)source);
 80007b4:	79fb      	ldrb	r3, [r7, #7]
{
  while ((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
  {
    /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
  }
  SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ((uint32_t)~SCU_HIBERNATE_HDCR_STDBYSEL_Msk)) |
 80007b6:	4313      	orrs	r3, r2
 80007b8:	60cb      	str	r3, [r1, #12]
                        ((uint32_t)source);
}
 80007ba:	370c      	adds	r7, #12
 80007bc:	46bd      	mov	sp, r7
 80007be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007c2:	4770      	bx	lr
 80007c4:	50004000 	.word	0x50004000
 80007c8:	50004300 	.word	0x50004300

080007cc <XMC_SCU_CLOCK_SetSystemClockDivider>:

/* API to program the divider placed between fsys and its parent */
void XMC_SCU_CLOCK_SetSystemClockDivider(const uint32_t divider)
{
 80007cc:	b480      	push	{r7}
 80007ce:	b083      	sub	sp, #12
 80007d0:	af00      	add	r7, sp, #0
 80007d2:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetSystemClockDivider:Wrong clock divider value",
             (divider <= (SCU_CLK_SYSCLKCR_SYSDIV_Msk + 1UL)) );

  SCU_CLK->SYSCLKCR = (SCU_CLK->SYSCLKCR & ((uint32_t)~SCU_CLK_SYSCLKCR_SYSDIV_Msk)) |
 80007d4:	4906      	ldr	r1, [pc, #24]	; (80007f0 <XMC_SCU_CLOCK_SetSystemClockDivider+0x24>)
 80007d6:	4b06      	ldr	r3, [pc, #24]	; (80007f0 <XMC_SCU_CLOCK_SetSystemClockDivider+0x24>)
 80007d8:	68db      	ldr	r3, [r3, #12]
 80007da:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
                      ((uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_SYSCLKCR_SYSDIV_Pos));
 80007de:	687b      	ldr	r3, [r7, #4]
 80007e0:	3b01      	subs	r3, #1
void XMC_SCU_CLOCK_SetSystemClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetSystemClockDivider:Wrong clock divider value",
             (divider <= (SCU_CLK_SYSCLKCR_SYSDIV_Msk + 1UL)) );

  SCU_CLK->SYSCLKCR = (SCU_CLK->SYSCLKCR & ((uint32_t)~SCU_CLK_SYSCLKCR_SYSDIV_Msk)) |
 80007e2:	4313      	orrs	r3, r2
 80007e4:	60cb      	str	r3, [r1, #12]
                      ((uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_SYSCLKCR_SYSDIV_Pos));
}
 80007e6:	370c      	adds	r7, #12
 80007e8:	46bd      	mov	sp, r7
 80007ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ee:	4770      	bx	lr
 80007f0:	50004600 	.word	0x50004600

080007f4 <XMC_SCU_CLOCK_SetCcuClockDivider>:

/* API to program the divider placed between fccu and its parent */
void XMC_SCU_CLOCK_SetCcuClockDivider(const uint32_t divider)
{
 80007f4:	b480      	push	{r7}
 80007f6:	b083      	sub	sp, #12
 80007f8:	af00      	add	r7, sp, #0
 80007fa:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetCapcomClockDivider:Wrong clock divider value", (divider <= 2UL) );

  SCU_CLK->CCUCLKCR = (SCU_CLK->CCUCLKCR & ((uint32_t)~SCU_CLK_CCUCLKCR_CCUDIV_Msk)) |
 80007fc:	4906      	ldr	r1, [pc, #24]	; (8000818 <XMC_SCU_CLOCK_SetCcuClockDivider+0x24>)
 80007fe:	4b06      	ldr	r3, [pc, #24]	; (8000818 <XMC_SCU_CLOCK_SetCcuClockDivider+0x24>)
 8000800:	6a1b      	ldr	r3, [r3, #32]
 8000802:	f023 0201 	bic.w	r2, r3, #1
                      (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CCUCLKCR_CCUDIV_Pos);
 8000806:	687b      	ldr	r3, [r7, #4]
 8000808:	3b01      	subs	r3, #1
/* API to program the divider placed between fccu and its parent */
void XMC_SCU_CLOCK_SetCcuClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetCapcomClockDivider:Wrong clock divider value", (divider <= 2UL) );

  SCU_CLK->CCUCLKCR = (SCU_CLK->CCUCLKCR & ((uint32_t)~SCU_CLK_CCUCLKCR_CCUDIV_Msk)) |
 800080a:	4313      	orrs	r3, r2
 800080c:	620b      	str	r3, [r1, #32]
                      (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CCUCLKCR_CCUDIV_Pos);
}
 800080e:	370c      	adds	r7, #12
 8000810:	46bd      	mov	sp, r7
 8000812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000816:	4770      	bx	lr
 8000818:	50004600 	.word	0x50004600

0800081c <XMC_SCU_CLOCK_SetCpuClockDivider>:

/* API to program the divider placed between fcpu and its parent */
void XMC_SCU_CLOCK_SetCpuClockDivider(const uint32_t divider)
{
 800081c:	b480      	push	{r7}
 800081e:	b083      	sub	sp, #12
 8000820:	af00      	add	r7, sp, #0
 8000822:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetCpuClockDivider:Wrong clock divider value", (divider <= 2UL) );

  SCU_CLK->CPUCLKCR = (SCU_CLK->CPUCLKCR & ((uint32_t)~SCU_CLK_CPUCLKCR_CPUDIV_Msk)) |
 8000824:	4906      	ldr	r1, [pc, #24]	; (8000840 <XMC_SCU_CLOCK_SetCpuClockDivider+0x24>)
 8000826:	4b06      	ldr	r3, [pc, #24]	; (8000840 <XMC_SCU_CLOCK_SetCpuClockDivider+0x24>)
 8000828:	691b      	ldr	r3, [r3, #16]
 800082a:	f023 0201 	bic.w	r2, r3, #1
                      (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CPUCLKCR_CPUDIV_Pos);
 800082e:	687b      	ldr	r3, [r7, #4]
 8000830:	3b01      	subs	r3, #1
/* API to program the divider placed between fcpu and its parent */
void XMC_SCU_CLOCK_SetCpuClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetCpuClockDivider:Wrong clock divider value", (divider <= 2UL) );

  SCU_CLK->CPUCLKCR = (SCU_CLK->CPUCLKCR & ((uint32_t)~SCU_CLK_CPUCLKCR_CPUDIV_Msk)) |
 8000832:	4313      	orrs	r3, r2
 8000834:	610b      	str	r3, [r1, #16]
                      (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CPUCLKCR_CPUDIV_Pos);
}
 8000836:	370c      	adds	r7, #12
 8000838:	46bd      	mov	sp, r7
 800083a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800083e:	4770      	bx	lr
 8000840:	50004600 	.word	0x50004600

08000844 <XMC_SCU_CLOCK_SetPeripheralClockDivider>:

/* API to program the divider placed between fperiph and its parent */
void XMC_SCU_CLOCK_SetPeripheralClockDivider(const uint32_t divider)
{
 8000844:	b480      	push	{r7}
 8000846:	b083      	sub	sp, #12
 8000848:	af00      	add	r7, sp, #0
 800084a:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetPeripheralClockDivider:Wrong clock divider value", (divider <= 2UL) );

  SCU_CLK->PBCLKCR = (SCU_CLK->PBCLKCR & ((uint32_t)~SCU_CLK_PBCLKCR_PBDIV_Msk)) |
 800084c:	4906      	ldr	r1, [pc, #24]	; (8000868 <XMC_SCU_CLOCK_SetPeripheralClockDivider+0x24>)
 800084e:	4b06      	ldr	r3, [pc, #24]	; (8000868 <XMC_SCU_CLOCK_SetPeripheralClockDivider+0x24>)
 8000850:	695b      	ldr	r3, [r3, #20]
 8000852:	f023 0201 	bic.w	r2, r3, #1
                     ((uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_PBCLKCR_PBDIV_Pos));
 8000856:	687b      	ldr	r3, [r7, #4]
 8000858:	3b01      	subs	r3, #1
/* API to program the divider placed between fperiph and its parent */
void XMC_SCU_CLOCK_SetPeripheralClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetPeripheralClockDivider:Wrong clock divider value", (divider <= 2UL) );

  SCU_CLK->PBCLKCR = (SCU_CLK->PBCLKCR & ((uint32_t)~SCU_CLK_PBCLKCR_PBDIV_Msk)) |
 800085a:	4313      	orrs	r3, r2
 800085c:	614b      	str	r3, [r1, #20]
                     ((uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_PBCLKCR_PBDIV_Pos));
}
 800085e:	370c      	adds	r7, #12
 8000860:	46bd      	mov	sp, r7
 8000862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000866:	4770      	bx	lr
 8000868:	50004600 	.word	0x50004600

0800086c <XMC_SCU_CLOCK_SetUsbClockDivider>:

/* API to program the divider placed between fsdmmc and its parent */
void XMC_SCU_CLOCK_SetUsbClockDivider(const uint32_t divider)
{
 800086c:	b480      	push	{r7}
 800086e:	b083      	sub	sp, #12
 8000870:	af00      	add	r7, sp, #0
 8000872:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetSdmmcClockDivider:Wrong clock divider value",
             (divider <= (SCU_CLK_USBCLKCR_USBDIV_Msk + 1UL)) );

  SCU_CLK->USBCLKCR = (SCU_CLK->USBCLKCR & ((uint32_t)~SCU_CLK_USBCLKCR_USBDIV_Msk)) |
 8000874:	4906      	ldr	r1, [pc, #24]	; (8000890 <XMC_SCU_CLOCK_SetUsbClockDivider+0x24>)
 8000876:	4b06      	ldr	r3, [pc, #24]	; (8000890 <XMC_SCU_CLOCK_SetUsbClockDivider+0x24>)
 8000878:	699b      	ldr	r3, [r3, #24]
 800087a:	f023 0207 	bic.w	r2, r3, #7
                      (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_USBCLKCR_USBDIV_Pos);
 800087e:	687b      	ldr	r3, [r7, #4]
 8000880:	3b01      	subs	r3, #1
void XMC_SCU_CLOCK_SetUsbClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetSdmmcClockDivider:Wrong clock divider value",
             (divider <= (SCU_CLK_USBCLKCR_USBDIV_Msk + 1UL)) );

  SCU_CLK->USBCLKCR = (SCU_CLK->USBCLKCR & ((uint32_t)~SCU_CLK_USBCLKCR_USBDIV_Msk)) |
 8000882:	4313      	orrs	r3, r2
 8000884:	618b      	str	r3, [r1, #24]
                      (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_USBCLKCR_USBDIV_Pos);
}
 8000886:	370c      	adds	r7, #12
 8000888:	46bd      	mov	sp, r7
 800088a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800088e:	4770      	bx	lr
 8000890:	50004600 	.word	0x50004600

08000894 <XMC_SCU_CLOCK_SetEbuClockDivider>:

#if defined(EBU)
/* API to program the divider placed between febu and its parent */
void XMC_SCU_CLOCK_SetEbuClockDivider(const uint32_t divider)
{
 8000894:	b480      	push	{r7}
 8000896:	b083      	sub	sp, #12
 8000898:	af00      	add	r7, sp, #0
 800089a:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetEbuClockDivider:Wrong clock divider value",
             (divider <= (SCU_CLK_EBUCLKCR_EBUDIV_Msk + 1UL) ) );

  SCU_CLK->EBUCLKCR = (SCU_CLK->EBUCLKCR & ((uint32_t)~SCU_CLK_EBUCLKCR_EBUDIV_Msk)) |
 800089c:	4906      	ldr	r1, [pc, #24]	; (80008b8 <XMC_SCU_CLOCK_SetEbuClockDivider+0x24>)
 800089e:	4b06      	ldr	r3, [pc, #24]	; (80008b8 <XMC_SCU_CLOCK_SetEbuClockDivider+0x24>)
 80008a0:	69db      	ldr	r3, [r3, #28]
 80008a2:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
                      (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_EBUCLKCR_EBUDIV_Pos);
 80008a6:	687b      	ldr	r3, [r7, #4]
 80008a8:	3b01      	subs	r3, #1
void XMC_SCU_CLOCK_SetEbuClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetEbuClockDivider:Wrong clock divider value",
             (divider <= (SCU_CLK_EBUCLKCR_EBUDIV_Msk + 1UL) ) );

  SCU_CLK->EBUCLKCR = (SCU_CLK->EBUCLKCR & ((uint32_t)~SCU_CLK_EBUCLKCR_EBUDIV_Msk)) |
 80008aa:	4313      	orrs	r3, r2
 80008ac:	61cb      	str	r3, [r1, #28]
                      (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_EBUCLKCR_EBUDIV_Pos);
}
 80008ae:	370c      	adds	r7, #12
 80008b0:	46bd      	mov	sp, r7
 80008b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b6:	4770      	bx	lr
 80008b8:	50004600 	.word	0x50004600

080008bc <XMC_SCU_CLOCK_SetWdtClockDivider>:
#endif

/* API to program the divider placed between fwdt and its parent */
void XMC_SCU_CLOCK_SetWdtClockDivider(const uint32_t divider)
{
 80008bc:	b480      	push	{r7}
 80008be:	b083      	sub	sp, #12
 80008c0:	af00      	add	r7, sp, #0
 80008c2:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetWdtClockDivider:Wrong clock divider value",
             (divider <= (SCU_CLK_WDTCLKCR_WDTDIV_Msk + 1UL) ) );

  SCU_CLK->WDTCLKCR = (SCU_CLK->WDTCLKCR & ((uint32_t)~SCU_CLK_WDTCLKCR_WDTDIV_Msk)) |
 80008c4:	4906      	ldr	r1, [pc, #24]	; (80008e0 <XMC_SCU_CLOCK_SetWdtClockDivider+0x24>)
 80008c6:	4b06      	ldr	r3, [pc, #24]	; (80008e0 <XMC_SCU_CLOCK_SetWdtClockDivider+0x24>)
 80008c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80008ca:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
                      (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_WDTCLKCR_WDTDIV_Pos);
 80008ce:	687b      	ldr	r3, [r7, #4]
 80008d0:	3b01      	subs	r3, #1
void XMC_SCU_CLOCK_SetWdtClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetWdtClockDivider:Wrong clock divider value",
             (divider <= (SCU_CLK_WDTCLKCR_WDTDIV_Msk + 1UL) ) );

  SCU_CLK->WDTCLKCR = (SCU_CLK->WDTCLKCR & ((uint32_t)~SCU_CLK_WDTCLKCR_WDTDIV_Msk)) |
 80008d2:	4313      	orrs	r3, r2
 80008d4:	624b      	str	r3, [r1, #36]	; 0x24
                      (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_WDTCLKCR_WDTDIV_Pos);
}
 80008d6:	370c      	adds	r7, #12
 80008d8:	46bd      	mov	sp, r7
 80008da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008de:	4770      	bx	lr
 80008e0:	50004600 	.word	0x50004600

080008e4 <XMC_SCU_CLOCK_EnableClock>:
}
#endif

/* API to enable a given module clock */
void XMC_SCU_CLOCK_EnableClock(const XMC_SCU_CLOCK_t clock)
{
 80008e4:	b480      	push	{r7}
 80008e6:	b083      	sub	sp, #12
 80008e8:	af00      	add	r7, sp, #0
 80008ea:	4603      	mov	r3, r0
 80008ec:	71fb      	strb	r3, [r7, #7]
  SCU_CLK->CLKSET = ((uint32_t)clock);
 80008ee:	4a04      	ldr	r2, [pc, #16]	; (8000900 <XMC_SCU_CLOCK_EnableClock+0x1c>)
 80008f0:	79fb      	ldrb	r3, [r7, #7]
 80008f2:	6053      	str	r3, [r2, #4]
}
 80008f4:	370c      	adds	r7, #12
 80008f6:	46bd      	mov	sp, r7
 80008f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008fc:	4770      	bx	lr
 80008fe:	bf00      	nop
 8000900:	50004600 	.word	0x50004600

08000904 <XMC_SCU_CLOCK_UngatePeripheralClock>:
  *(volatile uint32_t *)((&(SCU_CLK->CGATSET0)) + (index * 3U)) = (uint32_t)mask;
}

/* API to ungate a given module clock */
void XMC_SCU_CLOCK_UngatePeripheralClock(const XMC_SCU_PERIPHERAL_CLOCK_t peripheral)
{
 8000904:	b480      	push	{r7}
 8000906:	b085      	sub	sp, #20
 8000908:	af00      	add	r7, sp, #0
 800090a:	6078      	str	r0, [r7, #4]
  uint32_t index = (uint32_t)((peripheral & 0xf0000000UL) >> 28UL);
 800090c:	687b      	ldr	r3, [r7, #4]
 800090e:	0f1b      	lsrs	r3, r3, #28
 8000910:	60fb      	str	r3, [r7, #12]
  uint32_t mask = (peripheral & (uint32_t)~0xf0000000UL);
 8000912:	687b      	ldr	r3, [r7, #4]
 8000914:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8000918:	60bb      	str	r3, [r7, #8]

  *(volatile uint32_t *)(&(SCU_CLK->CGATCLR0) + (index * 3U)) = (uint32_t)mask;
 800091a:	68fa      	ldr	r2, [r7, #12]
 800091c:	4613      	mov	r3, r2
 800091e:	005b      	lsls	r3, r3, #1
 8000920:	4413      	add	r3, r2
 8000922:	009b      	lsls	r3, r3, #2
 8000924:	461a      	mov	r2, r3
 8000926:	4b04      	ldr	r3, [pc, #16]	; (8000938 <XMC_SCU_CLOCK_UngatePeripheralClock+0x34>)
 8000928:	4413      	add	r3, r2
 800092a:	68ba      	ldr	r2, [r7, #8]
 800092c:	601a      	str	r2, [r3, #0]
}
 800092e:	3714      	adds	r7, #20
 8000930:	46bd      	mov	sp, r7
 8000932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000936:	4770      	bx	lr
 8000938:	50004648 	.word	0x50004648

0800093c <XMC_SCU_CLOCK_EnableUsbPll>:
  return ((SCU_POWER->EVRVADCSTAT & SCU_POWER_EVRVADCSTAT_VADC33V_Msk) >> SCU_POWER_EVRVADCSTAT_VADC33V_Pos) * XMC_SCU_POWER_LSB33V;
}

/* API to enable USB PLL for USB clock */
void XMC_SCU_CLOCK_EnableUsbPll(void)
{
 800093c:	b480      	push	{r7}
 800093e:	af00      	add	r7, sp, #0
  SCU_PLL->USBPLLCON &= (uint32_t)~(SCU_PLL_USBPLLCON_VCOPWD_Msk | SCU_PLL_USBPLLCON_PLLPWD_Msk);
 8000940:	4a05      	ldr	r2, [pc, #20]	; (8000958 <XMC_SCU_CLOCK_EnableUsbPll+0x1c>)
 8000942:	4b05      	ldr	r3, [pc, #20]	; (8000958 <XMC_SCU_CLOCK_EnableUsbPll+0x1c>)
 8000944:	695b      	ldr	r3, [r3, #20]
 8000946:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800094a:	f023 0302 	bic.w	r3, r3, #2
 800094e:	6153      	str	r3, [r2, #20]
}
 8000950:	46bd      	mov	sp, r7
 8000952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000956:	4770      	bx	lr
 8000958:	50004710 	.word	0x50004710

0800095c <XMC_SCU_CLOCK_StartUsbPll>:
  SCU_PLL->USBPLLCON |= (uint32_t)(SCU_PLL_USBPLLCON_VCOPWD_Msk | SCU_PLL_USBPLLCON_PLLPWD_Msk);
}

/* API to configure USB PLL */
void XMC_SCU_CLOCK_StartUsbPll(uint32_t pdiv, uint32_t ndiv)
{
 800095c:	b480      	push	{r7}
 800095e:	b083      	sub	sp, #12
 8000960:	af00      	add	r7, sp, #0
 8000962:	6078      	str	r0, [r7, #4]
 8000964:	6039      	str	r1, [r7, #0]
  /* Go to bypass the USB PLL */
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_VCOBYP_Msk;
 8000966:	4a28      	ldr	r2, [pc, #160]	; (8000a08 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8000968:	4b27      	ldr	r3, [pc, #156]	; (8000a08 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 800096a:	695b      	ldr	r3, [r3, #20]
 800096c:	f043 0301 	orr.w	r3, r3, #1
 8000970:	6153      	str	r3, [r2, #20]
  while ((SCU_PLL->USBPLLSTAT & SCU_PLL_USBPLLSTAT_VCOBYST_Msk) == 0U)
 8000972:	bf00      	nop
 8000974:	4b24      	ldr	r3, [pc, #144]	; (8000a08 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8000976:	691b      	ldr	r3, [r3, #16]
 8000978:	f003 0301 	and.w	r3, r3, #1
 800097c:	2b00      	cmp	r3, #0
 800097e:	d0f9      	beq.n	8000974 <XMC_SCU_CLOCK_StartUsbPll+0x18>
  {
    /* wait for prescaler mode */
  }

  /* disconnect Oscillator from USB PLL */
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_FINDIS_Msk;
 8000980:	4a21      	ldr	r2, [pc, #132]	; (8000a08 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8000982:	4b21      	ldr	r3, [pc, #132]	; (8000a08 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8000984:	695b      	ldr	r3, [r3, #20]
 8000986:	f043 0310 	orr.w	r3, r3, #16
 800098a:	6153      	str	r3, [r2, #20]

  /* Setup Divider settings for USB PLL */
  SCU_PLL->USBPLLCON = (uint32_t)((uint32_t)((ndiv - 1U) << SCU_PLL_USBPLLCON_NDIV_Pos) |
 800098c:	491e      	ldr	r1, [pc, #120]	; (8000a08 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 800098e:	683b      	ldr	r3, [r7, #0]
 8000990:	3b01      	subs	r3, #1
 8000992:	021a      	lsls	r2, r3, #8
                                  (uint32_t)((pdiv - 1U) << SCU_PLL_USBPLLCON_PDIV_Pos));
 8000994:	687b      	ldr	r3, [r7, #4]
 8000996:	3b01      	subs	r3, #1
 8000998:	061b      	lsls	r3, r3, #24

  /* disconnect Oscillator from USB PLL */
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_FINDIS_Msk;

  /* Setup Divider settings for USB PLL */
  SCU_PLL->USBPLLCON = (uint32_t)((uint32_t)((ndiv - 1U) << SCU_PLL_USBPLLCON_NDIV_Pos) |
 800099a:	4313      	orrs	r3, r2
 800099c:	614b      	str	r3, [r1, #20]
                                  (uint32_t)((pdiv - 1U) << SCU_PLL_USBPLLCON_PDIV_Pos));

  /* Set OSCDISCDIS */
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_OSCDISCDIS_Msk;
 800099e:	4a1a      	ldr	r2, [pc, #104]	; (8000a08 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 80009a0:	4b19      	ldr	r3, [pc, #100]	; (8000a08 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 80009a2:	695b      	ldr	r3, [r3, #20]
 80009a4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80009a8:	6153      	str	r3, [r2, #20]

  /* connect Oscillator to USB PLL */
  SCU_PLL->USBPLLCON &= (uint32_t)~SCU_PLL_USBPLLCON_FINDIS_Msk;
 80009aa:	4a17      	ldr	r2, [pc, #92]	; (8000a08 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 80009ac:	4b16      	ldr	r3, [pc, #88]	; (8000a08 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 80009ae:	695b      	ldr	r3, [r3, #20]
 80009b0:	f023 0310 	bic.w	r3, r3, #16
 80009b4:	6153      	str	r3, [r2, #20]

  /* restart PLL Lock detection */
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_RESLD_Msk;
 80009b6:	4a14      	ldr	r2, [pc, #80]	; (8000a08 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 80009b8:	4b13      	ldr	r3, [pc, #76]	; (8000a08 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 80009ba:	695b      	ldr	r3, [r3, #20]
 80009bc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80009c0:	6153      	str	r3, [r2, #20]

  while ((SCU_PLL->USBPLLSTAT & SCU_PLL_USBPLLSTAT_VCOLOCK_Msk) == 0U)
 80009c2:	bf00      	nop
 80009c4:	4b10      	ldr	r3, [pc, #64]	; (8000a08 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 80009c6:	691b      	ldr	r3, [r3, #16]
 80009c8:	f003 0304 	and.w	r3, r3, #4
 80009cc:	2b00      	cmp	r3, #0
 80009ce:	d0f9      	beq.n	80009c4 <XMC_SCU_CLOCK_StartUsbPll+0x68>
  {
    /* wait for PLL Lock */
  }

  /* Disable bypass- put PLL clock back */
  SCU_PLL->USBPLLCON &= ~SCU_PLL_USBPLLCON_VCOBYP_Msk;
 80009d0:	4a0d      	ldr	r2, [pc, #52]	; (8000a08 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 80009d2:	4b0d      	ldr	r3, [pc, #52]	; (8000a08 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 80009d4:	695b      	ldr	r3, [r3, #20]
 80009d6:	f023 0301 	bic.w	r3, r3, #1
 80009da:	6153      	str	r3, [r2, #20]
  while ((SCU_PLL->USBPLLSTAT & SCU_PLL_USBPLLSTAT_VCOBYST_Msk) != 0U)
 80009dc:	bf00      	nop
 80009de:	4b0a      	ldr	r3, [pc, #40]	; (8000a08 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 80009e0:	691b      	ldr	r3, [r3, #16]
 80009e2:	f003 0301 	and.w	r3, r3, #1
 80009e6:	2b00      	cmp	r3, #0
 80009e8:	d1f9      	bne.n	80009de <XMC_SCU_CLOCK_StartUsbPll+0x82>
  {
    /* wait for normal mode */
  }

  /* Reset OSCDISCDIS */
  SCU_PLL->USBPLLCON &= ~SCU_PLL_USBPLLCON_OSCDISCDIS_Msk;
 80009ea:	4a07      	ldr	r2, [pc, #28]	; (8000a08 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 80009ec:	4b06      	ldr	r3, [pc, #24]	; (8000a08 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 80009ee:	695b      	ldr	r3, [r3, #20]
 80009f0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80009f4:	6153      	str	r3, [r2, #20]

  SCU_TRAP->TRAPCLR = SCU_TRAP_TRAPCLR_UVCOLCKT_Msk;
 80009f6:	4b05      	ldr	r3, [pc, #20]	; (8000a0c <XMC_SCU_CLOCK_StartUsbPll+0xb0>)
 80009f8:	2208      	movs	r2, #8
 80009fa:	60da      	str	r2, [r3, #12]
}
 80009fc:	370c      	adds	r7, #12
 80009fe:	46bd      	mov	sp, r7
 8000a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a04:	4770      	bx	lr
 8000a06:	bf00      	nop
 8000a08:	50004710 	.word	0x50004710
 8000a0c:	50004160 	.word	0x50004160

08000a10 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode>:
                                  SCU_PLL_USBPLLCON_VCOBYP_Msk);
}

/* API to onfigure the calibration mode for internal oscillator */
void XMC_SCU_CLOCK_SetBackupClockCalibrationMode(XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE_t mode)
{
 8000a10:	b580      	push	{r7, lr}
 8000a12:	b082      	sub	sp, #8
 8000a14:	af00      	add	r7, sp, #0
 8000a16:	4603      	mov	r3, r0
 8000a18:	71fb      	strb	r3, [r7, #7]
  /* Enable factory calibration based trimming */
  SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FOTR_Msk;
 8000a1a:	4a0f      	ldr	r2, [pc, #60]	; (8000a58 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x48>)
 8000a1c:	4b0e      	ldr	r3, [pc, #56]	; (8000a58 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x48>)
 8000a1e:	685b      	ldr	r3, [r3, #4]
 8000a20:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000a24:	6053      	str	r3, [r2, #4]

  if (mode == XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE_AUTOMATIC)
 8000a26:	79fb      	ldrb	r3, [r7, #7]
 8000a28:	2b01      	cmp	r3, #1
 8000a2a:	d10e      	bne.n	8000a4a <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x3a>
  {
    /* Disable factory calibration based trimming */
    SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_FOTR_Msk;
 8000a2c:	4a0a      	ldr	r2, [pc, #40]	; (8000a58 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x48>)
 8000a2e:	4b0a      	ldr	r3, [pc, #40]	; (8000a58 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x48>)
 8000a30:	685b      	ldr	r3, [r3, #4]
 8000a32:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8000a36:	6053      	str	r3, [r2, #4]
    XMC_SCU_lDelay(100UL);
 8000a38:	2064      	movs	r0, #100	; 0x64
 8000a3a:	f7ff fd5b 	bl	80004f4 <XMC_SCU_lDelay>

    /* Enable automatic calibration */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_AOTREN_Msk;
 8000a3e:	4a06      	ldr	r2, [pc, #24]	; (8000a58 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x48>)
 8000a40:	4b05      	ldr	r3, [pc, #20]	; (8000a58 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x48>)
 8000a42:	685b      	ldr	r3, [r3, #4]
 8000a44:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000a48:	6053      	str	r3, [r2, #4]
  }

  XMC_SCU_lDelay(100UL);
 8000a4a:	2064      	movs	r0, #100	; 0x64
 8000a4c:	f7ff fd52 	bl	80004f4 <XMC_SCU_lDelay>
}
 8000a50:	3708      	adds	r7, #8
 8000a52:	46bd      	mov	sp, r7
 8000a54:	bd80      	pop	{r7, pc}
 8000a56:	bf00      	nop
 8000a58:	50004710 	.word	0x50004710

08000a5c <XMC_SCU_HIB_EnableHibernateDomain>:
  return (bool)((SCU_PLL->USBPLLSTAT & SCU_PLL_USBPLLSTAT_VCOLOCK_Msk) != 0UL);
}

/* API to power up the hibernation domain */
void XMC_SCU_HIB_EnableHibernateDomain(void)
{
 8000a5c:	b480      	push	{r7}
 8000a5e:	af00      	add	r7, sp, #0
  /* Power up HIB domain if and only if it is currently powered down */
  if ((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0UL)
 8000a60:	4b12      	ldr	r3, [pc, #72]	; (8000aac <XMC_SCU_HIB_EnableHibernateDomain+0x50>)
 8000a62:	681b      	ldr	r3, [r3, #0]
 8000a64:	f003 0301 	and.w	r3, r3, #1
 8000a68:	2b00      	cmp	r3, #0
 8000a6a:	d109      	bne.n	8000a80 <XMC_SCU_HIB_EnableHibernateDomain+0x24>
  {
    SCU_POWER->PWRSET = (uint32_t)SCU_POWER_PWRSET_HIB_Msk;
 8000a6c:	4b0f      	ldr	r3, [pc, #60]	; (8000aac <XMC_SCU_HIB_EnableHibernateDomain+0x50>)
 8000a6e:	2201      	movs	r2, #1
 8000a70:	605a      	str	r2, [r3, #4]

    while ((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0UL)
 8000a72:	bf00      	nop
 8000a74:	4b0d      	ldr	r3, [pc, #52]	; (8000aac <XMC_SCU_HIB_EnableHibernateDomain+0x50>)
 8000a76:	681b      	ldr	r3, [r3, #0]
 8000a78:	f003 0301 	and.w	r3, r3, #1
 8000a7c:	2b00      	cmp	r3, #0
 8000a7e:	d0f9      	beq.n	8000a74 <XMC_SCU_HIB_EnableHibernateDomain+0x18>
      /* wait until HIB domain is enabled */
    }
  }

  /* Remove the reset only if HIB domain were in a state of reset */
  if ((SCU_RESET->RSTSTAT) & SCU_RESET_RSTSTAT_HIBRS_Msk)
 8000a80:	4b0b      	ldr	r3, [pc, #44]	; (8000ab0 <XMC_SCU_HIB_EnableHibernateDomain+0x54>)
 8000a82:	681b      	ldr	r3, [r3, #0]
 8000a84:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000a88:	2b00      	cmp	r3, #0
 8000a8a:	d00a      	beq.n	8000aa2 <XMC_SCU_HIB_EnableHibernateDomain+0x46>
  {
    SCU_RESET->RSTCLR = (uint32_t)SCU_RESET_RSTCLR_HIBRS_Msk;
 8000a8c:	4b08      	ldr	r3, [pc, #32]	; (8000ab0 <XMC_SCU_HIB_EnableHibernateDomain+0x54>)
 8000a8e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000a92:	609a      	str	r2, [r3, #8]
    while ((SCU_RESET->RSTSTAT & SCU_RESET_RSTSTAT_HIBRS_Msk) != 0UL)
 8000a94:	bf00      	nop
 8000a96:	4b06      	ldr	r3, [pc, #24]	; (8000ab0 <XMC_SCU_HIB_EnableHibernateDomain+0x54>)
 8000a98:	681b      	ldr	r3, [r3, #0]
 8000a9a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000a9e:	2b00      	cmp	r3, #0
 8000aa0:	d1f9      	bne.n	8000a96 <XMC_SCU_HIB_EnableHibernateDomain+0x3a>
    {
      /* wait until HIB domain is enabled */
    }
  }
}
 8000aa2:	46bd      	mov	sp, r7
 8000aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa8:	4770      	bx	lr
 8000aaa:	bf00      	nop
 8000aac:	50004200 	.word	0x50004200
 8000ab0:	50004400 	.word	0x50004400

08000ab4 <XMC_SCU_CLOCK_IsLowPowerOscillatorStable>:
}

#endif

bool XMC_SCU_CLOCK_IsLowPowerOscillatorStable(void)
{
 8000ab4:	b480      	push	{r7}
 8000ab6:	af00      	add	r7, sp, #0
  return ((SCU_HIBERNATE->HDSTAT & SCU_HIBERNATE_HDSTAT_ULPWDG_Msk) == 0UL);
 8000ab8:	4b06      	ldr	r3, [pc, #24]	; (8000ad4 <XMC_SCU_CLOCK_IsLowPowerOscillatorStable+0x20>)
 8000aba:	681b      	ldr	r3, [r3, #0]
 8000abc:	f003 0308 	and.w	r3, r3, #8
 8000ac0:	2b00      	cmp	r3, #0
 8000ac2:	bf0c      	ite	eq
 8000ac4:	2301      	moveq	r3, #1
 8000ac6:	2300      	movne	r3, #0
 8000ac8:	b2db      	uxtb	r3, r3
}
 8000aca:	4618      	mov	r0, r3
 8000acc:	46bd      	mov	sp, r7
 8000ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad2:	4770      	bx	lr
 8000ad4:	50004300 	.word	0x50004300

08000ad8 <XMC_SCU_CLOCK_EnableLowPowerOscillator>:

/* API to configure the 32khz Ultra Low Power oscillator */
void XMC_SCU_CLOCK_EnableLowPowerOscillator(void)
{
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	af00      	add	r7, sp, #0
  /* Enable OSC_ULP */
  XMC_SCU_INTERRUPT_ClearEventStatus(XMC_SCU_INTERRUPT_EVENT_OSCULCTRL_UPDATED);
 8000adc:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 8000ae0:	f7ff fd36 	bl	8000550 <XMC_SCU_INTERRUPT_ClearEventStatus>
  SCU_HIBERNATE->OSCULCTRL &= ~SCU_HIBERNATE_OSCULCTRL_MODE_Msk;
 8000ae4:	4a17      	ldr	r2, [pc, #92]	; (8000b44 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x6c>)
 8000ae6:	4b17      	ldr	r3, [pc, #92]	; (8000b44 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x6c>)
 8000ae8:	69db      	ldr	r3, [r3, #28]
 8000aea:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8000aee:	61d3      	str	r3, [r2, #28]
  while ((XMC_SCU_INTERUPT_GetEventStatus() & XMC_SCU_INTERRUPT_EVENT_OSCULCTRL_UPDATED) == 0);
 8000af0:	bf00      	nop
 8000af2:	f7ff fd21 	bl	8000538 <XMC_SCU_INTERUPT_GetEventStatus>
 8000af6:	4603      	mov	r3, r0
 8000af8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8000afc:	2b00      	cmp	r3, #0
 8000afe:	d0f8      	beq.n	8000af2 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x1a>

  /* Clear ULP WDG status */
  XMC_SCU_INTERRUPT_ClearEventStatus(XMC_SCU_INTERRUPT_EVENT_HDCLR_UPDATED);
 8000b00:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8000b04:	f7ff fd24 	bl	8000550 <XMC_SCU_INTERRUPT_ClearEventStatus>
  SCU_HIBERNATE->HDCLR = (uint32_t)SCU_HIBERNATE_HDCLR_ULPWDG_Msk;
 8000b08:	4b0e      	ldr	r3, [pc, #56]	; (8000b44 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x6c>)
 8000b0a:	2208      	movs	r2, #8
 8000b0c:	605a      	str	r2, [r3, #4]
  while ((XMC_SCU_INTERUPT_GetEventStatus() & XMC_SCU_INTERRUPT_EVENT_HDCLR_UPDATED) == 0);
 8000b0e:	bf00      	nop
 8000b10:	f7ff fd12 	bl	8000538 <XMC_SCU_INTERUPT_GetEventStatus>
 8000b14:	4603      	mov	r3, r0
 8000b16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	d0f8      	beq.n	8000b10 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x38>

  /* Enable ULP WDG */
  XMC_SCU_INTERRUPT_ClearEventStatus(XMC_SCU_INTERRUPT_EVENT_HDCR_UPDATED);
 8000b1e:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8000b22:	f7ff fd15 	bl	8000550 <XMC_SCU_INTERRUPT_ClearEventStatus>
  SCU_HIBERNATE->HDCR |= (uint32_t)SCU_HIBERNATE_HDCR_ULPWDGEN_Msk;
 8000b26:	4a07      	ldr	r2, [pc, #28]	; (8000b44 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x6c>)
 8000b28:	4b06      	ldr	r3, [pc, #24]	; (8000b44 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x6c>)
 8000b2a:	68db      	ldr	r3, [r3, #12]
 8000b2c:	f043 0308 	orr.w	r3, r3, #8
 8000b30:	60d3      	str	r3, [r2, #12]
  while ((XMC_SCU_INTERUPT_GetEventStatus() & XMC_SCU_INTERRUPT_EVENT_HDCR_UPDATED) == 0);
 8000b32:	bf00      	nop
 8000b34:	f7ff fd00 	bl	8000538 <XMC_SCU_INTERUPT_GetEventStatus>
 8000b38:	4603      	mov	r3, r0
 8000b3a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	d0f8      	beq.n	8000b34 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x5c>
}
 8000b42:	bd80      	pop	{r7, pc}
 8000b44:	50004300 	.word	0x50004300

08000b48 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator>:
  return (SCU_HIBERNATE->OSCULSTAT & SCU_HIBERNATE_OSCULSTAT_X1D_Msk);
}

/* API to enable High Precision High Speed oscillator */
void XMC_SCU_CLOCK_EnableHighPerformanceOscillator(void)
{
 8000b48:	b5b0      	push	{r4, r5, r7, lr}
 8000b4a:	af00      	add	r7, sp, #0
  SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_PLLPWD_Msk;
 8000b4c:	4a0f      	ldr	r2, [pc, #60]	; (8000b8c <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x44>)
 8000b4e:	4b0f      	ldr	r3, [pc, #60]	; (8000b8c <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x44>)
 8000b50:	685b      	ldr	r3, [r3, #4]
 8000b52:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000b56:	6053      	str	r3, [r2, #4]

  SCU_OSC->OSCHPCTRL = (uint32_t)((SCU_OSC->OSCHPCTRL & ~(SCU_OSC_OSCHPCTRL_MODE_Msk | SCU_OSC_OSCHPCTRL_OSCVAL_Msk)) |
 8000b58:	4d0d      	ldr	r5, [pc, #52]	; (8000b90 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x48>)
 8000b5a:	4b0d      	ldr	r3, [pc, #52]	; (8000b90 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x48>)
 8000b5c:	685b      	ldr	r3, [r3, #4]
 8000b5e:	f423 2470 	bic.w	r4, r3, #983040	; 0xf0000
 8000b62:	f024 0430 	bic.w	r4, r4, #48	; 0x30
                                  (((OSCHP_GetFrequency() / FOSCREF) - 1UL) << SCU_OSC_OSCHPCTRL_OSCVAL_Pos));
 8000b66:	f001 f8cf 	bl	8001d08 <OSCHP_GetFrequency>
 8000b6a:	4602      	mov	r2, r0
 8000b6c:	4b09      	ldr	r3, [pc, #36]	; (8000b94 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x4c>)
 8000b6e:	fba3 2302 	umull	r2, r3, r3, r2
 8000b72:	0d1b      	lsrs	r3, r3, #20
 8000b74:	3b01      	subs	r3, #1
 8000b76:	041b      	lsls	r3, r3, #16
/* API to enable High Precision High Speed oscillator */
void XMC_SCU_CLOCK_EnableHighPerformanceOscillator(void)
{
  SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_PLLPWD_Msk;

  SCU_OSC->OSCHPCTRL = (uint32_t)((SCU_OSC->OSCHPCTRL & ~(SCU_OSC_OSCHPCTRL_MODE_Msk | SCU_OSC_OSCHPCTRL_OSCVAL_Msk)) |
 8000b78:	4323      	orrs	r3, r4
 8000b7a:	606b      	str	r3, [r5, #4]
                                  (((OSCHP_GetFrequency() / FOSCREF) - 1UL) << SCU_OSC_OSCHPCTRL_OSCVAL_Pos));

  /* restart OSC Watchdog */
  SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_OSCRES_Msk;
 8000b7c:	4a03      	ldr	r2, [pc, #12]	; (8000b8c <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x44>)
 8000b7e:	4b03      	ldr	r3, [pc, #12]	; (8000b8c <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x44>)
 8000b80:	685b      	ldr	r3, [r3, #4]
 8000b82:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8000b86:	6053      	str	r3, [r2, #4]
}
 8000b88:	bdb0      	pop	{r4, r5, r7, pc}
 8000b8a:	bf00      	nop
 8000b8c:	50004710 	.word	0x50004710
 8000b90:	50004700 	.word	0x50004700
 8000b94:	6b5fca6b 	.word	0x6b5fca6b

08000b98 <XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable>:

bool XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable(void)
{
 8000b98:	b480      	push	{r7}
 8000b9a:	af00      	add	r7, sp, #0
  return ((SCU_PLL->PLLSTAT & XMC_SCU_PLL_PLLSTAT_OSC_USABLE) == XMC_SCU_PLL_PLLSTAT_OSC_USABLE);
 8000b9c:	4b07      	ldr	r3, [pc, #28]	; (8000bbc <XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable+0x24>)
 8000b9e:	681b      	ldr	r3, [r3, #0]
 8000ba0:	f403 7360 	and.w	r3, r3, #896	; 0x380
 8000ba4:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8000ba8:	bf0c      	ite	eq
 8000baa:	2301      	moveq	r3, #1
 8000bac:	2300      	movne	r3, #0
 8000bae:	b2db      	uxtb	r3, r3
}
 8000bb0:	4618      	mov	r0, r3
 8000bb2:	46bd      	mov	sp, r7
 8000bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb8:	4770      	bx	lr
 8000bba:	bf00      	nop
 8000bbc:	50004710 	.word	0x50004710

08000bc0 <XMC_SCU_CLOCK_EnableSystemPll>:
  return (SCU_OSC->OSCHPSTAT & SCU_OSC_OSCHPSTAT_X1D_Msk);
}

/* API to enable main PLL */
void XMC_SCU_CLOCK_EnableSystemPll(void)
{
 8000bc0:	b480      	push	{r7}
 8000bc2:	af00      	add	r7, sp, #0
  SCU_PLL->PLLCON0 &= (uint32_t)~(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 8000bc4:	4a05      	ldr	r2, [pc, #20]	; (8000bdc <XMC_SCU_CLOCK_EnableSystemPll+0x1c>)
 8000bc6:	4b05      	ldr	r3, [pc, #20]	; (8000bdc <XMC_SCU_CLOCK_EnableSystemPll+0x1c>)
 8000bc8:	685b      	ldr	r3, [r3, #4]
 8000bca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000bce:	f023 0302 	bic.w	r3, r3, #2
 8000bd2:	6053      	str	r3, [r2, #4]
}
 8000bd4:	46bd      	mov	sp, r7
 8000bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bda:	4770      	bx	lr
 8000bdc:	50004710 	.word	0x50004710

08000be0 <XMC_SCU_CLOCK_DisableSystemPll>:

/* API to disable main PLL */
void XMC_SCU_CLOCK_DisableSystemPll(void)
{
 8000be0:	b480      	push	{r7}
 8000be2:	af00      	add	r7, sp, #0
  SCU_PLL->PLLCON0 |= (uint32_t)(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 8000be4:	4a05      	ldr	r2, [pc, #20]	; (8000bfc <XMC_SCU_CLOCK_DisableSystemPll+0x1c>)
 8000be6:	4b05      	ldr	r3, [pc, #20]	; (8000bfc <XMC_SCU_CLOCK_DisableSystemPll+0x1c>)
 8000be8:	685b      	ldr	r3, [r3, #4]
 8000bea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000bee:	f043 0302 	orr.w	r3, r3, #2
 8000bf2:	6053      	str	r3, [r2, #4]
}
 8000bf4:	46bd      	mov	sp, r7
 8000bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bfa:	4770      	bx	lr
 8000bfc:	50004710 	.word	0x50004710

08000c00 <XMC_SCU_CLOCK_StartSystemPll>:
void XMC_SCU_CLOCK_StartSystemPll(XMC_SCU_CLOCK_SYSPLLCLKSRC_t source,
                                  XMC_SCU_CLOCK_SYSPLL_MODE_t mode,
                                  uint32_t pdiv,
                                  uint32_t ndiv,
                                  uint32_t kdiv)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	b086      	sub	sp, #24
 8000c04:	af00      	add	r7, sp, #0
 8000c06:	60ba      	str	r2, [r7, #8]
 8000c08:	607b      	str	r3, [r7, #4]
 8000c0a:	4603      	mov	r3, r0
 8000c0c:	81fb      	strh	r3, [r7, #14]
 8000c0e:	460b      	mov	r3, r1
 8000c10:	737b      	strb	r3, [r7, #13]

  uint32_t vco_frequency; /* Q10.22, max VCO frequency = 520MHz */
  uint32_t kdiv_temp;

  XMC_SCU_CLOCK_SetSystemPllClockSource(source);
 8000c12:	89fb      	ldrh	r3, [r7, #14]
 8000c14:	4618      	mov	r0, r3
 8000c16:	f7ff fd7d 	bl	8000714 <XMC_SCU_CLOCK_SetSystemPllClockSource>

  if (mode == XMC_SCU_CLOCK_SYSPLL_MODE_NORMAL)
 8000c1a:	7b7b      	ldrb	r3, [r7, #13]
 8000c1c:	2b01      	cmp	r3, #1
 8000c1e:	f040 808b 	bne.w	8000d38 <XMC_SCU_CLOCK_StartSystemPll+0x138>
  {
    /* Calculate initial step to be close to fOFI */
    if (source == XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP)
 8000c22:	89fb      	ldrh	r3, [r7, #14]
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d109      	bne.n	8000c3c <XMC_SCU_CLOCK_StartSystemPll+0x3c>
    {
      vco_frequency = (OSCHP_GetFrequency() / 1000000U) << 22;
 8000c28:	f001 f86e 	bl	8001d08 <OSCHP_GetFrequency>
 8000c2c:	4602      	mov	r2, r0
 8000c2e:	4b54      	ldr	r3, [pc, #336]	; (8000d80 <XMC_SCU_CLOCK_StartSystemPll+0x180>)
 8000c30:	fba3 2302 	umull	r2, r3, r3, r2
 8000c34:	0c9b      	lsrs	r3, r3, #18
 8000c36:	059b      	lsls	r3, r3, #22
 8000c38:	617b      	str	r3, [r7, #20]
 8000c3a:	e002      	b.n	8000c42 <XMC_SCU_CLOCK_StartSystemPll+0x42>
    }
    else
    {
      vco_frequency = (OFI_FREQUENCY / 1000000U) << 22;
 8000c3c:	f04f 63c0 	mov.w	r3, #100663296	; 0x6000000
 8000c40:	617b      	str	r3, [r7, #20]
    }
    vco_frequency = ((vco_frequency * ndiv) / pdiv);
 8000c42:	697b      	ldr	r3, [r7, #20]
 8000c44:	687a      	ldr	r2, [r7, #4]
 8000c46:	fb02 f203 	mul.w	r2, r2, r3
 8000c4a:	68bb      	ldr	r3, [r7, #8]
 8000c4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c50:	617b      	str	r3, [r7, #20]
    kdiv_temp = (vco_frequency / (OFI_FREQUENCY / 1000000U)) >> 22;
 8000c52:	697b      	ldr	r3, [r7, #20]
 8000c54:	4a4b      	ldr	r2, [pc, #300]	; (8000d84 <XMC_SCU_CLOCK_StartSystemPll+0x184>)
 8000c56:	fba2 2303 	umull	r2, r3, r2, r3
 8000c5a:	091b      	lsrs	r3, r3, #4
 8000c5c:	0d9b      	lsrs	r3, r3, #22
 8000c5e:	613b      	str	r3, [r7, #16]

    /* Switch to prescaler mode */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_VCOBYP_Msk;
 8000c60:	4a49      	ldr	r2, [pc, #292]	; (8000d88 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8000c62:	4b49      	ldr	r3, [pc, #292]	; (8000d88 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8000c64:	685b      	ldr	r3, [r3, #4]
 8000c66:	f043 0301 	orr.w	r3, r3, #1
 8000c6a:	6053      	str	r3, [r2, #4]
    while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOBYST_Msk) == 0U)
 8000c6c:	bf00      	nop
 8000c6e:	4b46      	ldr	r3, [pc, #280]	; (8000d88 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8000c70:	681b      	ldr	r3, [r3, #0]
 8000c72:	f003 0301 	and.w	r3, r3, #1
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	d0f9      	beq.n	8000c6e <XMC_SCU_CLOCK_StartSystemPll+0x6e>
    {
      /* wait for prescaler mode */
    }

    /* disconnect Oscillator from PLL */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FINDIS_Msk;
 8000c7a:	4a43      	ldr	r2, [pc, #268]	; (8000d88 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8000c7c:	4b42      	ldr	r3, [pc, #264]	; (8000d88 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8000c7e:	685b      	ldr	r3, [r3, #4]
 8000c80:	f043 0310 	orr.w	r3, r3, #16
 8000c84:	6053      	str	r3, [r2, #4]

    /* Setup divider settings for main PLL */
    SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~(SCU_PLL_PLLCON1_NDIV_Msk | SCU_PLL_PLLCON1_K2DIV_Msk |
 8000c86:	4940      	ldr	r1, [pc, #256]	; (8000d88 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8000c88:	4b3f      	ldr	r3, [pc, #252]	; (8000d88 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8000c8a:	689a      	ldr	r2, [r3, #8]
 8000c8c:	4b3f      	ldr	r3, [pc, #252]	; (8000d8c <XMC_SCU_CLOCK_StartSystemPll+0x18c>)
 8000c8e:	4013      	ands	r3, r2
                                   SCU_PLL_PLLCON1_PDIV_Msk)) | ((ndiv - 1UL) << SCU_PLL_PLLCON1_NDIV_Pos) |
 8000c90:	687a      	ldr	r2, [r7, #4]
 8000c92:	3a01      	subs	r2, #1
 8000c94:	0212      	lsls	r2, r2, #8
 8000c96:	431a      	orrs	r2, r3
                                  ((kdiv_temp - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos) |
 8000c98:	693b      	ldr	r3, [r7, #16]
 8000c9a:	3b01      	subs	r3, #1
 8000c9c:	041b      	lsls	r3, r3, #16
    /* disconnect Oscillator from PLL */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FINDIS_Msk;

    /* Setup divider settings for main PLL */
    SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~(SCU_PLL_PLLCON1_NDIV_Msk | SCU_PLL_PLLCON1_K2DIV_Msk |
                                   SCU_PLL_PLLCON1_PDIV_Msk)) | ((ndiv - 1UL) << SCU_PLL_PLLCON1_NDIV_Pos) |
 8000c9e:	431a      	orrs	r2, r3
                                  ((kdiv_temp - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos) |
                                  ((pdiv - 1UL) << SCU_PLL_PLLCON1_PDIV_Pos));
 8000ca0:	68bb      	ldr	r3, [r7, #8]
 8000ca2:	3b01      	subs	r3, #1
 8000ca4:	061b      	lsls	r3, r3, #24

    /* disconnect Oscillator from PLL */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FINDIS_Msk;

    /* Setup divider settings for main PLL */
    SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~(SCU_PLL_PLLCON1_NDIV_Msk | SCU_PLL_PLLCON1_K2DIV_Msk |
 8000ca6:	4313      	orrs	r3, r2
 8000ca8:	608b      	str	r3, [r1, #8]
                                   SCU_PLL_PLLCON1_PDIV_Msk)) | ((ndiv - 1UL) << SCU_PLL_PLLCON1_NDIV_Pos) |
                                  ((kdiv_temp - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos) |
                                  ((pdiv - 1UL) << SCU_PLL_PLLCON1_PDIV_Pos));

    /* Set OSCDISCDIS, OSC clock remains connected to the VCO in case of loss of lock */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 8000caa:	4a37      	ldr	r2, [pc, #220]	; (8000d88 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8000cac:	4b36      	ldr	r3, [pc, #216]	; (8000d88 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8000cae:	685b      	ldr	r3, [r3, #4]
 8000cb0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000cb4:	6053      	str	r3, [r2, #4]

    /* connect Oscillator to PLL */
    SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_FINDIS_Msk;
 8000cb6:	4a34      	ldr	r2, [pc, #208]	; (8000d88 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8000cb8:	4b33      	ldr	r3, [pc, #204]	; (8000d88 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8000cba:	685b      	ldr	r3, [r3, #4]
 8000cbc:	f023 0310 	bic.w	r3, r3, #16
 8000cc0:	6053      	str	r3, [r2, #4]

    /* restart PLL Lock detection */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_RESLD_Msk;
 8000cc2:	4a31      	ldr	r2, [pc, #196]	; (8000d88 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8000cc4:	4b30      	ldr	r3, [pc, #192]	; (8000d88 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8000cc6:	685b      	ldr	r3, [r3, #4]
 8000cc8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000ccc:	6053      	str	r3, [r2, #4]
    while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk) == 0U)
 8000cce:	bf00      	nop
 8000cd0:	4b2d      	ldr	r3, [pc, #180]	; (8000d88 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	f003 0304 	and.w	r3, r3, #4
 8000cd8:	2b00      	cmp	r3, #0
 8000cda:	d0f9      	beq.n	8000cd0 <XMC_SCU_CLOCK_StartSystemPll+0xd0>
    {
      /* wait for PLL Lock */
    }

    /* Switch to normal mode */
    SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_VCOBYP_Msk;
 8000cdc:	4a2a      	ldr	r2, [pc, #168]	; (8000d88 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8000cde:	4b2a      	ldr	r3, [pc, #168]	; (8000d88 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8000ce0:	685b      	ldr	r3, [r3, #4]
 8000ce2:	f023 0301 	bic.w	r3, r3, #1
 8000ce6:	6053      	str	r3, [r2, #4]
    while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOBYST_Msk) != 0U)
 8000ce8:	bf00      	nop
 8000cea:	4b27      	ldr	r3, [pc, #156]	; (8000d88 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8000cec:	681b      	ldr	r3, [r3, #0]
 8000cee:	f003 0301 	and.w	r3, r3, #1
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d1f9      	bne.n	8000cea <XMC_SCU_CLOCK_StartSystemPll+0xea>
    {
      /* wait for normal mode */
    }

    /* Ramp up PLL frequency in steps */
    kdiv_temp = (vco_frequency / 60UL) >> 22;
 8000cf6:	697b      	ldr	r3, [r7, #20]
 8000cf8:	4a25      	ldr	r2, [pc, #148]	; (8000d90 <XMC_SCU_CLOCK_StartSystemPll+0x190>)
 8000cfa:	fba2 2303 	umull	r2, r3, r2, r3
 8000cfe:	095b      	lsrs	r3, r3, #5
 8000d00:	0d9b      	lsrs	r3, r3, #22
 8000d02:	613b      	str	r3, [r7, #16]
    if (kdiv < kdiv_temp)
 8000d04:	6a3a      	ldr	r2, [r7, #32]
 8000d06:	693b      	ldr	r3, [r7, #16]
 8000d08:	429a      	cmp	r2, r3
 8000d0a:	d202      	bcs.n	8000d12 <XMC_SCU_CLOCK_StartSystemPll+0x112>
    {
      XMC_SCU_CLOCK_StepSystemPllFrequency(kdiv_temp);
 8000d0c:	6938      	ldr	r0, [r7, #16]
 8000d0e:	f000 f845 	bl	8000d9c <XMC_SCU_CLOCK_StepSystemPllFrequency>
    }

    kdiv_temp = (vco_frequency / 90UL) >> 22;
 8000d12:	697b      	ldr	r3, [r7, #20]
 8000d14:	085b      	lsrs	r3, r3, #1
 8000d16:	4a1f      	ldr	r2, [pc, #124]	; (8000d94 <XMC_SCU_CLOCK_StartSystemPll+0x194>)
 8000d18:	fba2 2303 	umull	r2, r3, r2, r3
 8000d1c:	095b      	lsrs	r3, r3, #5
 8000d1e:	0d9b      	lsrs	r3, r3, #22
 8000d20:	613b      	str	r3, [r7, #16]
    if (kdiv < kdiv_temp)
 8000d22:	6a3a      	ldr	r2, [r7, #32]
 8000d24:	693b      	ldr	r3, [r7, #16]
 8000d26:	429a      	cmp	r2, r3
 8000d28:	d202      	bcs.n	8000d30 <XMC_SCU_CLOCK_StartSystemPll+0x130>
    {
      XMC_SCU_CLOCK_StepSystemPllFrequency(kdiv_temp);
 8000d2a:	6938      	ldr	r0, [r7, #16]
 8000d2c:	f000 f836 	bl	8000d9c <XMC_SCU_CLOCK_StepSystemPllFrequency>
    }

    XMC_SCU_CLOCK_StepSystemPllFrequency(kdiv);
 8000d30:	6a38      	ldr	r0, [r7, #32]
 8000d32:	f000 f833 	bl	8000d9c <XMC_SCU_CLOCK_StepSystemPllFrequency>
 8000d36:	e01c      	b.n	8000d72 <XMC_SCU_CLOCK_StartSystemPll+0x172>
  }
  else
  {
    SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K1DIV_Msk) |
 8000d38:	4913      	ldr	r1, [pc, #76]	; (8000d88 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8000d3a:	4b13      	ldr	r3, [pc, #76]	; (8000d88 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8000d3c:	689b      	ldr	r3, [r3, #8]
 8000d3e:	f023 027f 	bic.w	r2, r3, #127	; 0x7f
                                  ((kdiv - 1UL) << SCU_PLL_PLLCON1_K1DIV_Pos));
 8000d42:	6a3b      	ldr	r3, [r7, #32]
 8000d44:	3b01      	subs	r3, #1

    XMC_SCU_CLOCK_StepSystemPllFrequency(kdiv);
  }
  else
  {
    SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K1DIV_Msk) |
 8000d46:	4313      	orrs	r3, r2
 8000d48:	608b      	str	r3, [r1, #8]
                                  ((kdiv - 1UL) << SCU_PLL_PLLCON1_K1DIV_Pos));

    while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_K1RDY_Msk) == 0U)
 8000d4a:	bf00      	nop
 8000d4c:	4b0e      	ldr	r3, [pc, #56]	; (8000d88 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	f003 0310 	and.w	r3, r3, #16
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	d0f9      	beq.n	8000d4c <XMC_SCU_CLOCK_StartSystemPll+0x14c>
    {
      /* wait until K1-divider operates on the configured value  */
    }

    /* Switch to prescaler mode */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_VCOBYP_Msk;
 8000d58:	4a0b      	ldr	r2, [pc, #44]	; (8000d88 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8000d5a:	4b0b      	ldr	r3, [pc, #44]	; (8000d88 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8000d5c:	685b      	ldr	r3, [r3, #4]
 8000d5e:	f043 0301 	orr.w	r3, r3, #1
 8000d62:	6053      	str	r3, [r2, #4]

    while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOBYST_Msk) == 0U)
 8000d64:	bf00      	nop
 8000d66:	4b08      	ldr	r3, [pc, #32]	; (8000d88 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8000d68:	681b      	ldr	r3, [r3, #0]
 8000d6a:	f003 0301 	and.w	r3, r3, #1
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	d0f9      	beq.n	8000d66 <XMC_SCU_CLOCK_StartSystemPll+0x166>
    {
      /* wait for prescaler mode */
    }
  }

  SCU_TRAP->TRAPCLR = SCU_TRAP_TRAPCLR_SOSCWDGT_Msk | SCU_TRAP_TRAPCLR_SVCOLCKT_Msk;
 8000d72:	4b09      	ldr	r3, [pc, #36]	; (8000d98 <XMC_SCU_CLOCK_StartSystemPll+0x198>)
 8000d74:	2205      	movs	r2, #5
 8000d76:	60da      	str	r2, [r3, #12]
}
 8000d78:	3718      	adds	r7, #24
 8000d7a:	46bd      	mov	sp, r7
 8000d7c:	bd80      	pop	{r7, pc}
 8000d7e:	bf00      	nop
 8000d80:	431bde83 	.word	0x431bde83
 8000d84:	aaaaaaab 	.word	0xaaaaaaab
 8000d88:	50004710 	.word	0x50004710
 8000d8c:	f08080ff 	.word	0xf08080ff
 8000d90:	88888889 	.word	0x88888889
 8000d94:	b60b60b7 	.word	0xb60b60b7
 8000d98:	50004160 	.word	0x50004160

08000d9c <XMC_SCU_CLOCK_StepSystemPllFrequency>:
  SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_PLLPWD_Msk;
}

/* API to step up/down the main PLL frequency */
void XMC_SCU_CLOCK_StepSystemPllFrequency(uint32_t kdiv)
{
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	b082      	sub	sp, #8
 8000da0:	af00      	add	r7, sp, #0
 8000da2:	6078      	str	r0, [r7, #4]
  SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K2DIV_Msk) |
 8000da4:	490b      	ldr	r1, [pc, #44]	; (8000dd4 <XMC_SCU_CLOCK_StepSystemPllFrequency+0x38>)
 8000da6:	4b0b      	ldr	r3, [pc, #44]	; (8000dd4 <XMC_SCU_CLOCK_StepSystemPllFrequency+0x38>)
 8000da8:	689b      	ldr	r3, [r3, #8]
 8000daa:	f423 02fe 	bic.w	r2, r3, #8323072	; 0x7f0000
                                ((kdiv - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos));
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	3b01      	subs	r3, #1
 8000db2:	041b      	lsls	r3, r3, #16
}

/* API to step up/down the main PLL frequency */
void XMC_SCU_CLOCK_StepSystemPllFrequency(uint32_t kdiv)
{
  SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K2DIV_Msk) |
 8000db4:	4313      	orrs	r3, r2
 8000db6:	608b      	str	r3, [r1, #8]
                                ((kdiv - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos));

  while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_K2RDY_Msk) == 0U)
 8000db8:	bf00      	nop
 8000dba:	4b06      	ldr	r3, [pc, #24]	; (8000dd4 <XMC_SCU_CLOCK_StepSystemPllFrequency+0x38>)
 8000dbc:	681b      	ldr	r3, [r3, #0]
 8000dbe:	f003 0320 	and.w	r3, r3, #32
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	d0f9      	beq.n	8000dba <XMC_SCU_CLOCK_StepSystemPllFrequency+0x1e>
  {
    /* wait until K2-divider operates on the configured value  */
  }

  XMC_SCU_lDelay(50U);
 8000dc6:	2032      	movs	r0, #50	; 0x32
 8000dc8:	f7ff fb94 	bl	80004f4 <XMC_SCU_lDelay>
}
 8000dcc:	3708      	adds	r7, #8
 8000dce:	46bd      	mov	sp, r7
 8000dd0:	bd80      	pop	{r7, pc}
 8000dd2:	bf00      	nop
 8000dd4:	50004710 	.word	0x50004710

08000dd8 <XMC_CCU4_StartPrescaler>:
 * \par<b>Related APIs:</b><br>
 * XMC_CCU4_Init()<BR> XMC_CCU4_EnableClock()<BR> XMC_CCU4_DisableClock()<BR> XMC_CCU4_StartPrescaler()<BR>
 * XMC_CCU4_StopPrescaler().
 */
__STATIC_INLINE void XMC_CCU4_StartPrescaler(XMC_CCU4_MODULE_t *const module)
{
 8000dd8:	b480      	push	{r7}
 8000dda:	b083      	sub	sp, #12
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_CCU4_StartPrescaler:Invalid Module Pointer", XMC_CCU4_IsValidModule(module));
  module->GIDLC = (uint32_t) CCU4_GIDLC_SPRB_Msk;
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000de6:	60da      	str	r2, [r3, #12]
}
 8000de8:	370c      	adds	r7, #12
 8000dea:	46bd      	mov	sp, r7
 8000dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df0:	4770      	bx	lr
 8000df2:	bf00      	nop

08000df4 <XMC_CCU4_lDeassertReset>:
    XMC_ASSERT("XMC_CCU4_lAssertReset:Invalid Module Pointer", 0);
  }
}

__STATIC_INLINE void XMC_CCU4_lDeassertReset(const XMC_CCU4_MODULE_t *const module)
{
 8000df4:	b580      	push	{r7, lr}
 8000df6:	b082      	sub	sp, #8
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	6078      	str	r0, [r7, #4]
  if (module == CCU40)
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	4a10      	ldr	r2, [pc, #64]	; (8000e40 <XMC_CCU4_lDeassertReset+0x4c>)
 8000e00:	4293      	cmp	r3, r2
 8000e02:	d103      	bne.n	8000e0c <XMC_CCU4_lDeassertReset+0x18>
  {
    XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_CCU40);
 8000e04:	2004      	movs	r0, #4
 8000e06:	f7ff fc2d 	bl	8000664 <XMC_SCU_RESET_DeassertPeripheralReset>
 8000e0a:	e016      	b.n	8000e3a <XMC_CCU4_lDeassertReset+0x46>
  }
#if defined(CCU41)
  else if (module == CCU41)
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	4a0d      	ldr	r2, [pc, #52]	; (8000e44 <XMC_CCU4_lDeassertReset+0x50>)
 8000e10:	4293      	cmp	r3, r2
 8000e12:	d103      	bne.n	8000e1c <XMC_CCU4_lDeassertReset+0x28>
  {
    XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_CCU41);
 8000e14:	2008      	movs	r0, #8
 8000e16:	f7ff fc25 	bl	8000664 <XMC_SCU_RESET_DeassertPeripheralReset>
 8000e1a:	e00e      	b.n	8000e3a <XMC_CCU4_lDeassertReset+0x46>
  }
#endif
#if defined(CCU42)
  else if (module == CCU42)
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	4a0a      	ldr	r2, [pc, #40]	; (8000e48 <XMC_CCU4_lDeassertReset+0x54>)
 8000e20:	4293      	cmp	r3, r2
 8000e22:	d103      	bne.n	8000e2c <XMC_CCU4_lDeassertReset+0x38>
  {
    XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_CCU42);
 8000e24:	2010      	movs	r0, #16
 8000e26:	f7ff fc1d 	bl	8000664 <XMC_SCU_RESET_DeassertPeripheralReset>
 8000e2a:	e006      	b.n	8000e3a <XMC_CCU4_lDeassertReset+0x46>
  }
#endif
#if defined(CCU43)
  else if (module == CCU43)
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	4a07      	ldr	r2, [pc, #28]	; (8000e4c <XMC_CCU4_lDeassertReset+0x58>)
 8000e30:	4293      	cmp	r3, r2
 8000e32:	d102      	bne.n	8000e3a <XMC_CCU4_lDeassertReset+0x46>
  {
    XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_CCU43);
 8000e34:	4806      	ldr	r0, [pc, #24]	; (8000e50 <XMC_CCU4_lDeassertReset+0x5c>)
 8000e36:	f7ff fc15 	bl	8000664 <XMC_SCU_RESET_DeassertPeripheralReset>
#endif
  else
  {
    XMC_ASSERT("XMC_CCU4_lDeassertReset:Invalid Module Pointer", 0);
  }
}
 8000e3a:	3708      	adds	r7, #8
 8000e3c:	46bd      	mov	sp, r7
 8000e3e:	bd80      	pop	{r7, pc}
 8000e40:	4000c000 	.word	0x4000c000
 8000e44:	40010000 	.word	0x40010000
 8000e48:	40014000 	.word	0x40014000
 8000e4c:	48004000 	.word	0x48004000
 8000e50:	10000001 	.word	0x10000001

08000e54 <XMC_CCU4_lUngateClock>:
    XMC_ASSERT("XMC_CCU4_lGateClock:Invalid Module Pointer", 0);
  }
}

__STATIC_INLINE void XMC_CCU4_lUngateClock(const XMC_CCU4_MODULE_t *const module)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	b082      	sub	sp, #8
 8000e58:	af00      	add	r7, sp, #0
 8000e5a:	6078      	str	r0, [r7, #4]
  if (module == CCU40)
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	4a10      	ldr	r2, [pc, #64]	; (8000ea0 <XMC_CCU4_lUngateClock+0x4c>)
 8000e60:	4293      	cmp	r3, r2
 8000e62:	d103      	bne.n	8000e6c <XMC_CCU4_lUngateClock+0x18>
  {
    XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_CCU40);
 8000e64:	2004      	movs	r0, #4
 8000e66:	f7ff fd4d 	bl	8000904 <XMC_SCU_CLOCK_UngatePeripheralClock>
 8000e6a:	e016      	b.n	8000e9a <XMC_CCU4_lUngateClock+0x46>
  }
#if defined(CCU41)
  else if (module == CCU41)
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	4a0d      	ldr	r2, [pc, #52]	; (8000ea4 <XMC_CCU4_lUngateClock+0x50>)
 8000e70:	4293      	cmp	r3, r2
 8000e72:	d103      	bne.n	8000e7c <XMC_CCU4_lUngateClock+0x28>
  {
    XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_CCU41);
 8000e74:	2008      	movs	r0, #8
 8000e76:	f7ff fd45 	bl	8000904 <XMC_SCU_CLOCK_UngatePeripheralClock>
 8000e7a:	e00e      	b.n	8000e9a <XMC_CCU4_lUngateClock+0x46>
  }
#endif
#if defined(CCU42)
  else if (module == CCU42)
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	4a0a      	ldr	r2, [pc, #40]	; (8000ea8 <XMC_CCU4_lUngateClock+0x54>)
 8000e80:	4293      	cmp	r3, r2
 8000e82:	d103      	bne.n	8000e8c <XMC_CCU4_lUngateClock+0x38>
  {
    XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_CCU42);
 8000e84:	2010      	movs	r0, #16
 8000e86:	f7ff fd3d 	bl	8000904 <XMC_SCU_CLOCK_UngatePeripheralClock>
 8000e8a:	e006      	b.n	8000e9a <XMC_CCU4_lUngateClock+0x46>
  }
#endif
#if defined(CCU43)
  else if (module == CCU43)
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	4a07      	ldr	r2, [pc, #28]	; (8000eac <XMC_CCU4_lUngateClock+0x58>)
 8000e90:	4293      	cmp	r3, r2
 8000e92:	d102      	bne.n	8000e9a <XMC_CCU4_lUngateClock+0x46>
  {
    XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_CCU43);
 8000e94:	4806      	ldr	r0, [pc, #24]	; (8000eb0 <XMC_CCU4_lUngateClock+0x5c>)
 8000e96:	f7ff fd35 	bl	8000904 <XMC_SCU_CLOCK_UngatePeripheralClock>
#endif
  else
  {
    XMC_ASSERT("XMC_CCU4_lUngateClock:Invalid Module Pointer", 0);
  }
}
 8000e9a:	3708      	adds	r7, #8
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	bd80      	pop	{r7, pc}
 8000ea0:	4000c000 	.word	0x4000c000
 8000ea4:	40010000 	.word	0x40010000
 8000ea8:	40014000 	.word	0x40014000
 8000eac:	48004000 	.word	0x48004000
 8000eb0:	10000001 	.word	0x10000001

08000eb4 <XMC_CCU4_EnableModule>:
/*********************************************************************************************************************
 * API IMPLEMENTATION
 ********************************************************************************************************************/

void XMC_CCU4_EnableModule(XMC_CCU4_MODULE_t *const module)
{
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	b082      	sub	sp, #8
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_CCU4_EnableModule:Invalid Module Pointer", XMC_CCU4_IsValidModule(module));

#if UC_FAMILY == XMC4
  /* Enable CCU4 module clock */
  XMC_SCU_CLOCK_EnableClock(XMC_SCU_CLOCK_CCU);
 8000ebc:	2010      	movs	r0, #16
 8000ebe:	f7ff fd11 	bl	80008e4 <XMC_SCU_CLOCK_EnableClock>
#endif

#if defined(CLOCK_GATING_SUPPORTED)
  XMC_CCU4_lUngateClock(module);
 8000ec2:	6878      	ldr	r0, [r7, #4]
 8000ec4:	f7ff ffc6 	bl	8000e54 <XMC_CCU4_lUngateClock>
#endif

#if defined(PERIPHERAL_RESET_SUPPORTED)
  XMC_CCU4_lDeassertReset(module);
 8000ec8:	6878      	ldr	r0, [r7, #4]
 8000eca:	f7ff ff93 	bl	8000df4 <XMC_CCU4_lDeassertReset>
#endif
}
 8000ece:	3708      	adds	r7, #8
 8000ed0:	46bd      	mov	sp, r7
 8000ed2:	bd80      	pop	{r7, pc}

08000ed4 <XMC_CCU4_Init>:
#endif
}

/* API to initialize CCU4 global resources  */
void XMC_CCU4_Init(XMC_CCU4_MODULE_t *const module, const XMC_CCU4_SLICE_MCMS_ACTION_t mcs_action)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b084      	sub	sp, #16
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	6078      	str	r0, [r7, #4]
 8000edc:	460b      	mov	r3, r1
 8000ede:	70fb      	strb	r3, [r7, #3]

  XMC_ASSERT("XMC_CCU4_Init:Invalid module pointer", XMC_CCU4_IsValidModule(module));
  XMC_ASSERT("XMC_CCU4_Init:Invalid mcs action", XMC_CCU4_SLICE_CHECK_MCS_ACTION(mcs_action));

  /* Enable CCU4 module */
  XMC_CCU4_EnableModule(module);
 8000ee0:	6878      	ldr	r0, [r7, #4]
 8000ee2:	f7ff ffe7 	bl	8000eb4 <XMC_CCU4_EnableModule>
  /* Start the prescaler */
  XMC_CCU4_StartPrescaler(module);
 8000ee6:	6878      	ldr	r0, [r7, #4]
 8000ee8:	f7ff ff76 	bl	8000dd8 <XMC_CCU4_StartPrescaler>

  gctrl = module->GCTRL;
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	60fb      	str	r3, [r7, #12]
  gctrl &= ~((uint32_t) CCU4_GCTRL_MSDE_Msk);
 8000ef2:	68fb      	ldr	r3, [r7, #12]
 8000ef4:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000ef8:	60fb      	str	r3, [r7, #12]
  gctrl |= ((uint32_t) mcs_action) << CCU4_GCTRL_MSDE_Pos;
 8000efa:	78fb      	ldrb	r3, [r7, #3]
 8000efc:	039b      	lsls	r3, r3, #14
 8000efe:	68fa      	ldr	r2, [r7, #12]
 8000f00:	4313      	orrs	r3, r2
 8000f02:	60fb      	str	r3, [r7, #12]

  module->GCTRL = gctrl;
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	68fa      	ldr	r2, [r7, #12]
 8000f08:	601a      	str	r2, [r3, #0]
}
 8000f0a:	3710      	adds	r7, #16
 8000f0c:	46bd      	mov	sp, r7
 8000f0e:	bd80      	pop	{r7, pc}

08000f10 <XMC_CCU4_SLICE_CompareInit>:
}

/* API to configure CC4 Slice as Timer */
void XMC_CCU4_SLICE_CompareInit(XMC_CCU4_SLICE_t *const slice,
                                const XMC_CCU4_SLICE_COMPARE_CONFIG_t *const compare_init)
{
 8000f10:	b480      	push	{r7}
 8000f12:	b083      	sub	sp, #12
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	6078      	str	r0, [r7, #4]
 8000f18:	6039      	str	r1, [r7, #0]
  XMC_ASSERT("XMC_CCU4_SLICE_CompareInit:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  XMC_ASSERT("XMC_CCU4_SLICE_CompareInit:Compare Init Pointer is NULL",
             (XMC_CCU4_SLICE_COMPARE_CONFIG_t *) NULL != compare_init);

  /* Program the timer mode */
  slice->TC = compare_init->tc;
 8000f1a:	683b      	ldr	r3, [r7, #0]
 8000f1c:	681a      	ldr	r2, [r3, #0]
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	615a      	str	r2, [r3, #20]
  /* Enable the timer concatenation */
  slice->CMC = ((uint32_t) compare_init->timer_concatenation << CCU4_CC4_CMC_TCE_Pos);
 8000f22:	683b      	ldr	r3, [r7, #0]
 8000f24:	795b      	ldrb	r3, [r3, #5]
 8000f26:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8000f2a:	b2db      	uxtb	r3, r3
 8000f2c:	051a      	lsls	r2, r3, #20
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	605a      	str	r2, [r3, #4]
  /* Program initial prescaler divider value */
  slice->PSC = (uint32_t) compare_init->prescaler_initval;
 8000f32:	683b      	ldr	r3, [r7, #0]
 8000f34:	791b      	ldrb	r3, [r3, #4]
 8000f36:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8000f3a:	b2db      	uxtb	r3, r3
 8000f3c:	461a      	mov	r2, r3
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	625a      	str	r2, [r3, #36]	; 0x24
  /* Program the dither compare value */
  slice->DITS = (uint32_t) compare_init->dither_limit;
 8000f42:	683b      	ldr	r3, [r7, #0]
 8000f44:	795b      	ldrb	r3, [r3, #5]
 8000f46:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8000f4a:	b2db      	uxtb	r3, r3
 8000f4c:	461a      	mov	r2, r3
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	621a      	str	r2, [r3, #32]
  /* Program timer output passive level */
  slice->PSL = (uint32_t) compare_init->passive_level;
 8000f52:	683b      	ldr	r3, [r7, #0]
 8000f54:	795b      	ldrb	r3, [r3, #5]
 8000f56:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8000f5a:	b2db      	uxtb	r3, r3
 8000f5c:	461a      	mov	r2, r3
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	619a      	str	r2, [r3, #24]
  /* Program floating prescaler compare value */
  slice->FPCS = (uint32_t) compare_init->float_limit;
 8000f62:	683b      	ldr	r3, [r7, #0]
 8000f64:	791b      	ldrb	r3, [r3, #4]
 8000f66:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8000f6a:	b2db      	uxtb	r3, r3
 8000f6c:	461a      	mov	r2, r3
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8000f72:	370c      	adds	r7, #12
 8000f74:	46bd      	mov	sp, r7
 8000f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f7a:	4770      	bx	lr

08000f7c <XMC_CCU4_SLICE_SetPrescaler>:
  XMC_CCU4_SLICE_SetDitherCompareValue((XMC_CCU4_SLICE_t *)slice, (uint8_t)spread);
}

/* Programs Pre-scalar divider  */
void XMC_CCU4_SLICE_SetPrescaler(XMC_CCU4_SLICE_t *const slice, const XMC_CCU4_SLICE_PRESCALER_t div_val)
{
 8000f7c:	b480      	push	{r7}
 8000f7e:	b085      	sub	sp, #20
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	6078      	str	r0, [r7, #4]
 8000f84:	460b      	mov	r3, r1
 8000f86:	70fb      	strb	r3, [r7, #3]
  uint32_t fpc;

  XMC_ASSERT("XMC_CCU4_SLICE_SetPrescaler:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));

  fpc = slice->FPC;
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f8c:	60fb      	str	r3, [r7, #12]
  fpc &= ~((uint32_t) CCU4_CC4_FPC_PVAL_Msk);
 8000f8e:	68fb      	ldr	r3, [r7, #12]
 8000f90:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8000f94:	60fb      	str	r3, [r7, #12]
  fpc |= ((uint32_t) div_val) << CCU4_CC4_FPC_PVAL_Pos;
 8000f96:	78fb      	ldrb	r3, [r7, #3]
 8000f98:	021b      	lsls	r3, r3, #8
 8000f9a:	68fa      	ldr	r2, [r7, #12]
 8000f9c:	4313      	orrs	r3, r2
 8000f9e:	60fb      	str	r3, [r7, #12]
  slice->FPC = fpc;
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	68fa      	ldr	r2, [r7, #12]
 8000fa4:	629a      	str	r2, [r3, #40]	; 0x28
  /*
   * In any case, update the initial value of the divider which is to be loaded once the prescaler increments to the
   * compare value.
   */
  slice->PSC = (uint32_t) div_val;
 8000fa6:	78fa      	ldrb	r2, [r7, #3]
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	625a      	str	r2, [r3, #36]	; 0x24
}
 8000fac:	3714      	adds	r7, #20
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb4:	4770      	bx	lr
 8000fb6:	bf00      	nop

08000fb8 <XMC_CCU4_SLICE_SetInterruptNode>:

/* Binds a capcom event to an NVIC node  */
void XMC_CCU4_SLICE_SetInterruptNode(XMC_CCU4_SLICE_t *const slice,
                                     const XMC_CCU4_SLICE_IRQ_ID_t event,
                                     const XMC_CCU4_SLICE_SR_ID_t sr)
{
 8000fb8:	b480      	push	{r7}
 8000fba:	b087      	sub	sp, #28
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	6078      	str	r0, [r7, #4]
 8000fc0:	460b      	mov	r3, r1
 8000fc2:	70fb      	strb	r3, [r7, #3]
 8000fc4:	4613      	mov	r3, r2
 8000fc6:	70bb      	strb	r3, [r7, #2]

  XMC_ASSERT("XMC_CCU4_SLICE_SetInterruptNode:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  XMC_ASSERT("XMC_CCU4_SLICE_SetInterruptNode:Invalid SR ID ", XMC_CCU4_SLICE_CHECK_SR_ID(sr));
  XMC_ASSERT("XMC_CCU4_SLICE_SetInterruptNode:Invalid event", XMC_CCU4_SLICE_CHECK_INTERRUPT(event));

  switch (event)
 8000fc8:	78fb      	ldrb	r3, [r7, #3]
 8000fca:	2b0b      	cmp	r3, #11
 8000fcc:	d836      	bhi.n	800103c <XMC_CCU4_SLICE_SetInterruptNode+0x84>
 8000fce:	a201      	add	r2, pc, #4	; (adr r2, 8000fd4 <XMC_CCU4_SLICE_SetInterruptNode+0x1c>)
 8000fd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fd4:	08001005 	.word	0x08001005
 8000fd8:	08001005 	.word	0x08001005
 8000fdc:	0800100f 	.word	0x0800100f
 8000fe0:	0800100f 	.word	0x0800100f
 8000fe4:	0800103d 	.word	0x0800103d
 8000fe8:	0800103d 	.word	0x0800103d
 8000fec:	0800103d 	.word	0x0800103d
 8000ff0:	0800103d 	.word	0x0800103d
 8000ff4:	08001019 	.word	0x08001019
 8000ff8:	08001025 	.word	0x08001025
 8000ffc:	08001031 	.word	0x08001031
 8001000:	08001031 	.word	0x08001031
  {
    case XMC_CCU4_SLICE_IRQ_ID_PERIOD_MATCH:
    case XMC_CCU4_SLICE_IRQ_ID_ONE_MATCH:
      mask = ((uint32_t) CCU4_CC4_SRS_POSR_Msk);
 8001004:	2303      	movs	r3, #3
 8001006:	613b      	str	r3, [r7, #16]
      pos  = CCU4_CC4_SRS_POSR_Pos;
 8001008:	2300      	movs	r3, #0
 800100a:	617b      	str	r3, [r7, #20]
      break;
 800100c:	e01b      	b.n	8001046 <XMC_CCU4_SLICE_SetInterruptNode+0x8e>

    case XMC_CCU4_SLICE_IRQ_ID_COMPARE_MATCH_UP:
    case XMC_CCU4_SLICE_IRQ_ID_COMPARE_MATCH_DOWN:
      mask = ((uint32_t) CCU4_CC4_SRS_CMSR_Msk);
 800100e:	230c      	movs	r3, #12
 8001010:	613b      	str	r3, [r7, #16]
      pos  = CCU4_CC4_SRS_CMSR_Pos;
 8001012:	2302      	movs	r3, #2
 8001014:	617b      	str	r3, [r7, #20]
      break;
 8001016:	e016      	b.n	8001046 <XMC_CCU4_SLICE_SetInterruptNode+0x8e>

    case XMC_CCU4_SLICE_IRQ_ID_EVENT0:
      mask = ((uint32_t) CCU4_CC4_SRS_E0SR_Msk);
 8001018:	f44f 7340 	mov.w	r3, #768	; 0x300
 800101c:	613b      	str	r3, [r7, #16]
      pos  = CCU4_CC4_SRS_E0SR_Pos;
 800101e:	2308      	movs	r3, #8
 8001020:	617b      	str	r3, [r7, #20]
      break;
 8001022:	e010      	b.n	8001046 <XMC_CCU4_SLICE_SetInterruptNode+0x8e>

    case XMC_CCU4_SLICE_IRQ_ID_EVENT1:
      mask = ((uint32_t) CCU4_CC4_SRS_E1SR_Msk);
 8001024:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001028:	613b      	str	r3, [r7, #16]
      pos  = CCU4_CC4_SRS_E1SR_Pos;
 800102a:	230a      	movs	r3, #10
 800102c:	617b      	str	r3, [r7, #20]
      break;
 800102e:	e00a      	b.n	8001046 <XMC_CCU4_SLICE_SetInterruptNode+0x8e>

    case XMC_CCU4_SLICE_IRQ_ID_EVENT2:
    case XMC_CCU4_SLICE_IRQ_ID_TRAP:
      mask = ((uint32_t) CCU4_CC4_SRS_E2SR_Msk);
 8001030:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8001034:	613b      	str	r3, [r7, #16]
      pos  = CCU4_CC4_SRS_E2SR_Pos;
 8001036:	230c      	movs	r3, #12
 8001038:	617b      	str	r3, [r7, #20]
      break;
 800103a:	e004      	b.n	8001046 <XMC_CCU4_SLICE_SetInterruptNode+0x8e>
	  
	default:
	  mask = 0;
 800103c:	2300      	movs	r3, #0
 800103e:	613b      	str	r3, [r7, #16]
	  pos = 0;
 8001040:	2300      	movs	r3, #0
 8001042:	617b      	str	r3, [r7, #20]
	  break;
 8001044:	bf00      	nop
  }

  if (mask != 0)
 8001046:	693b      	ldr	r3, [r7, #16]
 8001048:	2b00      	cmp	r3, #0
 800104a:	d013      	beq.n	8001074 <XMC_CCU4_SLICE_SetInterruptNode+0xbc>
  {
    srs = slice->SRS;
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8001052:	60fb      	str	r3, [r7, #12]
    srs &= ~mask;
 8001054:	693b      	ldr	r3, [r7, #16]
 8001056:	43db      	mvns	r3, r3
 8001058:	68fa      	ldr	r2, [r7, #12]
 800105a:	4013      	ands	r3, r2
 800105c:	60fb      	str	r3, [r7, #12]
    srs |= (uint32_t)sr << pos;
 800105e:	78ba      	ldrb	r2, [r7, #2]
 8001060:	697b      	ldr	r3, [r7, #20]
 8001062:	fa02 f303 	lsl.w	r3, r2, r3
 8001066:	68fa      	ldr	r2, [r7, #12]
 8001068:	4313      	orrs	r3, r2
 800106a:	60fb      	str	r3, [r7, #12]
    slice->SRS = srs;
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	68fa      	ldr	r2, [r7, #12]
 8001070:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
  }
}
 8001074:	371c      	adds	r7, #28
 8001076:	46bd      	mov	sp, r7
 8001078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107c:	4770      	bx	lr
 800107e:	bf00      	nop

08001080 <_init>:
  }
}

/* Init */
void _init(void)
{}
 8001080:	b480      	push	{r7}
 8001082:	af00      	add	r7, sp, #0
 8001084:	46bd      	mov	sp, r7
 8001086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800108a:	4770      	bx	lr

0800108c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800108c:	b480      	push	{r7}
 800108e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001090:	4b04      	ldr	r3, [pc, #16]	; (80010a4 <__NVIC_GetPriorityGrouping+0x18>)
 8001092:	68db      	ldr	r3, [r3, #12]
 8001094:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8001098:	0a1b      	lsrs	r3, r3, #8
}
 800109a:	4618      	mov	r0, r3
 800109c:	46bd      	mov	sp, r7
 800109e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a2:	4770      	bx	lr
 80010a4:	e000ed00 	.word	0xe000ed00

080010a8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80010a8:	b480      	push	{r7}
 80010aa:	b083      	sub	sp, #12
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	4603      	mov	r3, r0
 80010b0:	6039      	str	r1, [r7, #0]
 80010b2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80010b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	db0a      	blt.n	80010d2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010bc:	490d      	ldr	r1, [pc, #52]	; (80010f4 <__NVIC_SetPriority+0x4c>)
 80010be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010c2:	683a      	ldr	r2, [r7, #0]
 80010c4:	b2d2      	uxtb	r2, r2
 80010c6:	0092      	lsls	r2, r2, #2
 80010c8:	b2d2      	uxtb	r2, r2
 80010ca:	440b      	add	r3, r1
 80010cc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
 80010d0:	e00a      	b.n	80010e8 <__NVIC_SetPriority+0x40>
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010d2:	4909      	ldr	r1, [pc, #36]	; (80010f8 <__NVIC_SetPriority+0x50>)
 80010d4:	79fb      	ldrb	r3, [r7, #7]
 80010d6:	f003 030f 	and.w	r3, r3, #15
 80010da:	3b04      	subs	r3, #4
 80010dc:	683a      	ldr	r2, [r7, #0]
 80010de:	b2d2      	uxtb	r2, r2
 80010e0:	0092      	lsls	r2, r2, #2
 80010e2:	b2d2      	uxtb	r2, r2
 80010e4:	440b      	add	r3, r1
 80010e6:	761a      	strb	r2, [r3, #24]
  }
}
 80010e8:	370c      	adds	r7, #12
 80010ea:	46bd      	mov	sp, r7
 80010ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f0:	4770      	bx	lr
 80010f2:	bf00      	nop
 80010f4:	e000e100 	.word	0xe000e100
 80010f8:	e000ed00 	.word	0xe000ed00

080010fc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80010fc:	b480      	push	{r7}
 80010fe:	b089      	sub	sp, #36	; 0x24
 8001100:	af00      	add	r7, sp, #0
 8001102:	60f8      	str	r0, [r7, #12]
 8001104:	60b9      	str	r1, [r7, #8]
 8001106:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001108:	68fb      	ldr	r3, [r7, #12]
 800110a:	f003 0307 	and.w	r3, r3, #7
 800110e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001110:	69fb      	ldr	r3, [r7, #28]
 8001112:	f1c3 0307 	rsb	r3, r3, #7
 8001116:	2b06      	cmp	r3, #6
 8001118:	bf28      	it	cs
 800111a:	2306      	movcs	r3, #6
 800111c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800111e:	69fb      	ldr	r3, [r7, #28]
 8001120:	3306      	adds	r3, #6
 8001122:	2b06      	cmp	r3, #6
 8001124:	d902      	bls.n	800112c <NVIC_EncodePriority+0x30>
 8001126:	69fb      	ldr	r3, [r7, #28]
 8001128:	3b01      	subs	r3, #1
 800112a:	e000      	b.n	800112e <NVIC_EncodePriority+0x32>
 800112c:	2300      	movs	r3, #0
 800112e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001130:	69bb      	ldr	r3, [r7, #24]
 8001132:	2201      	movs	r2, #1
 8001134:	fa02 f303 	lsl.w	r3, r2, r3
 8001138:	1e5a      	subs	r2, r3, #1
 800113a:	68bb      	ldr	r3, [r7, #8]
 800113c:	401a      	ands	r2, r3
 800113e:	697b      	ldr	r3, [r7, #20]
 8001140:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001142:	697b      	ldr	r3, [r7, #20]
 8001144:	2101      	movs	r1, #1
 8001146:	fa01 f303 	lsl.w	r3, r1, r3
 800114a:	1e59      	subs	r1, r3, #1
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	400b      	ands	r3, r1
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

  return (
 8001150:	4313      	orrs	r3, r2
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
         );
}
 8001152:	4618      	mov	r0, r3
 8001154:	3724      	adds	r7, #36	; 0x24
 8001156:	46bd      	mov	sp, r7
 8001158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800115c:	4770      	bx	lr
 800115e:	bf00      	nop

08001160 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	b082      	sub	sp, #8
 8001164:	af00      	add	r7, sp, #0
 8001166:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	3b01      	subs	r3, #1
 800116c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001170:	d301      	bcc.n	8001176 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001172:	2301      	movs	r3, #1
 8001174:	e00f      	b.n	8001196 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001176:	4a0a      	ldr	r2, [pc, #40]	; (80011a0 <SysTick_Config+0x40>)
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	3b01      	subs	r3, #1
 800117c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800117e:	f04f 30ff 	mov.w	r0, #4294967295
 8001182:	213f      	movs	r1, #63	; 0x3f
 8001184:	f7ff ff90 	bl	80010a8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001188:	4b05      	ldr	r3, [pc, #20]	; (80011a0 <SysTick_Config+0x40>)
 800118a:	2200      	movs	r2, #0
 800118c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800118e:	4b04      	ldr	r3, [pc, #16]	; (80011a0 <SysTick_Config+0x40>)
 8001190:	2207      	movs	r2, #7
 8001192:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001194:	2300      	movs	r3, #0
}
 8001196:	4618      	mov	r0, r3
 8001198:	3708      	adds	r7, #8
 800119a:	46bd      	mov	sp, r7
 800119c:	bd80      	pop	{r7, pc}
 800119e:	bf00      	nop
 80011a0:	e000e010 	.word	0xe000e010

080011a4 <SYSTIMER_lInsertTimerList>:
**********************************************************************************************************************/
/*
 * This function is called to insert a timer into the timer list.
 */
static void SYSTIMER_lInsertTimerList(uint32_t tbl_index)
{
 80011a4:	b490      	push	{r4, r7}
 80011a6:	b086      	sub	sp, #24
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	6078      	str	r0, [r7, #4]
  SYSTIMER_OBJECT_t *object_ptr;
  int32_t delta_ticks;
  int32_t timer_count;
  bool found_flag = false;
 80011ac:	2300      	movs	r3, #0
 80011ae:	73fb      	strb	r3, [r7, #15]
   /* Get timer time */
  timer_count = (int32_t)g_timer_tbl[tbl_index].count;
 80011b0:	496b      	ldr	r1, [pc, #428]	; (8001360 <SYSTIMER_lInsertTimerList+0x1bc>)
 80011b2:	687a      	ldr	r2, [r7, #4]
 80011b4:	4613      	mov	r3, r2
 80011b6:	00db      	lsls	r3, r3, #3
 80011b8:	4413      	add	r3, r2
 80011ba:	009b      	lsls	r3, r3, #2
 80011bc:	440b      	add	r3, r1
 80011be:	3318      	adds	r3, #24
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	60bb      	str	r3, [r7, #8]
  /* Check if Timer list is NULL */
  if (NULL == g_timer_list)
 80011c4:	4b67      	ldr	r3, [pc, #412]	; (8001364 <SYSTIMER_lInsertTimerList+0x1c0>)
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d109      	bne.n	80011e0 <SYSTIMER_lInsertTimerList+0x3c>
  {
    /* Set this as first Timer */
    g_timer_list = &g_timer_tbl[tbl_index];
 80011cc:	687a      	ldr	r2, [r7, #4]
 80011ce:	4613      	mov	r3, r2
 80011d0:	00db      	lsls	r3, r3, #3
 80011d2:	4413      	add	r3, r2
 80011d4:	009b      	lsls	r3, r3, #2
 80011d6:	4a62      	ldr	r2, [pc, #392]	; (8001360 <SYSTIMER_lInsertTimerList+0x1bc>)
 80011d8:	4413      	add	r3, r2
 80011da:	4a62      	ldr	r2, [pc, #392]	; (8001364 <SYSTIMER_lInsertTimerList+0x1c0>)
 80011dc:	6013      	str	r3, [r2, #0]
 80011de:	e0bb      	b.n	8001358 <SYSTIMER_lInsertTimerList+0x1b4>
  }
  /* If not, find the correct place, and insert the specified timer */
  else
  {
    object_ptr = g_timer_list;
 80011e0:	4b60      	ldr	r3, [pc, #384]	; (8001364 <SYSTIMER_lInsertTimerList+0x1c0>)
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	617b      	str	r3, [r7, #20]
    /* Get timer tick */
    delta_ticks = timer_count;
 80011e6:	68bb      	ldr	r3, [r7, #8]
 80011e8:	613b      	str	r3, [r7, #16]
    /* Find correct place for inserting the timer */
    while ((NULL != object_ptr) && (false == found_flag))
 80011ea:	e0ab      	b.n	8001344 <SYSTIMER_lInsertTimerList+0x1a0>
    {
      /* Get timer Count Difference */
      delta_ticks -= (int32_t)object_ptr->count;
 80011ec:	697b      	ldr	r3, [r7, #20]
 80011ee:	699b      	ldr	r3, [r3, #24]
 80011f0:	461a      	mov	r2, r3
 80011f2:	693b      	ldr	r3, [r7, #16]
 80011f4:	1a9b      	subs	r3, r3, r2
 80011f6:	613b      	str	r3, [r7, #16]
      /* Check for delta ticks < 0 */
      if (delta_ticks <= 0)
 80011f8:	693b      	ldr	r3, [r7, #16]
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	dc7a      	bgt.n	80012f4 <SYSTIMER_lInsertTimerList+0x150>
      {
        /* Check If head item */
        if (NULL != object_ptr->prev)
 80011fe:	697b      	ldr	r3, [r7, #20]
 8001200:	685b      	ldr	r3, [r3, #4]
 8001202:	2b00      	cmp	r3, #0
 8001204:	d026      	beq.n	8001254 <SYSTIMER_lInsertTimerList+0xb0>
        {
          /* If Insert to list */
          object_ptr->prev->next = &g_timer_tbl[tbl_index];
 8001206:	697b      	ldr	r3, [r7, #20]
 8001208:	6859      	ldr	r1, [r3, #4]
 800120a:	687a      	ldr	r2, [r7, #4]
 800120c:	4613      	mov	r3, r2
 800120e:	00db      	lsls	r3, r3, #3
 8001210:	4413      	add	r3, r2
 8001212:	009b      	lsls	r3, r3, #2
 8001214:	4a52      	ldr	r2, [pc, #328]	; (8001360 <SYSTIMER_lInsertTimerList+0x1bc>)
 8001216:	4413      	add	r3, r2
 8001218:	600b      	str	r3, [r1, #0]
          g_timer_tbl[tbl_index].prev = object_ptr->prev;
 800121a:	697b      	ldr	r3, [r7, #20]
 800121c:	6859      	ldr	r1, [r3, #4]
 800121e:	4850      	ldr	r0, [pc, #320]	; (8001360 <SYSTIMER_lInsertTimerList+0x1bc>)
 8001220:	687a      	ldr	r2, [r7, #4]
 8001222:	4613      	mov	r3, r2
 8001224:	00db      	lsls	r3, r3, #3
 8001226:	4413      	add	r3, r2
 8001228:	009b      	lsls	r3, r3, #2
 800122a:	4403      	add	r3, r0
 800122c:	6059      	str	r1, [r3, #4]
          g_timer_tbl[tbl_index].next = object_ptr;
 800122e:	494c      	ldr	r1, [pc, #304]	; (8001360 <SYSTIMER_lInsertTimerList+0x1bc>)
 8001230:	687a      	ldr	r2, [r7, #4]
 8001232:	4613      	mov	r3, r2
 8001234:	00db      	lsls	r3, r3, #3
 8001236:	4413      	add	r3, r2
 8001238:	009b      	lsls	r3, r3, #2
 800123a:	440b      	add	r3, r1
 800123c:	697a      	ldr	r2, [r7, #20]
 800123e:	601a      	str	r2, [r3, #0]
          object_ptr->prev = &g_timer_tbl[tbl_index];
 8001240:	687a      	ldr	r2, [r7, #4]
 8001242:	4613      	mov	r3, r2
 8001244:	00db      	lsls	r3, r3, #3
 8001246:	4413      	add	r3, r2
 8001248:	009b      	lsls	r3, r3, #2
 800124a:	4a45      	ldr	r2, [pc, #276]	; (8001360 <SYSTIMER_lInsertTimerList+0x1bc>)
 800124c:	441a      	add	r2, r3
 800124e:	697b      	ldr	r3, [r7, #20]
 8001250:	605a      	str	r2, [r3, #4]
 8001252:	e01c      	b.n	800128e <SYSTIMER_lInsertTimerList+0xea>
        }
        else
        {
          /* Set Timer as first item */
          g_timer_tbl[tbl_index].next = g_timer_list;
 8001254:	4b43      	ldr	r3, [pc, #268]	; (8001364 <SYSTIMER_lInsertTimerList+0x1c0>)
 8001256:	6819      	ldr	r1, [r3, #0]
 8001258:	4841      	ldr	r0, [pc, #260]	; (8001360 <SYSTIMER_lInsertTimerList+0x1bc>)
 800125a:	687a      	ldr	r2, [r7, #4]
 800125c:	4613      	mov	r3, r2
 800125e:	00db      	lsls	r3, r3, #3
 8001260:	4413      	add	r3, r2
 8001262:	009b      	lsls	r3, r3, #2
 8001264:	4403      	add	r3, r0
 8001266:	6019      	str	r1, [r3, #0]
          g_timer_list->prev = &g_timer_tbl[tbl_index];
 8001268:	4b3e      	ldr	r3, [pc, #248]	; (8001364 <SYSTIMER_lInsertTimerList+0x1c0>)
 800126a:	6819      	ldr	r1, [r3, #0]
 800126c:	687a      	ldr	r2, [r7, #4]
 800126e:	4613      	mov	r3, r2
 8001270:	00db      	lsls	r3, r3, #3
 8001272:	4413      	add	r3, r2
 8001274:	009b      	lsls	r3, r3, #2
 8001276:	4a3a      	ldr	r2, [pc, #232]	; (8001360 <SYSTIMER_lInsertTimerList+0x1bc>)
 8001278:	4413      	add	r3, r2
 800127a:	604b      	str	r3, [r1, #4]
          g_timer_list = &g_timer_tbl[tbl_index];
 800127c:	687a      	ldr	r2, [r7, #4]
 800127e:	4613      	mov	r3, r2
 8001280:	00db      	lsls	r3, r3, #3
 8001282:	4413      	add	r3, r2
 8001284:	009b      	lsls	r3, r3, #2
 8001286:	4a36      	ldr	r2, [pc, #216]	; (8001360 <SYSTIMER_lInsertTimerList+0x1bc>)
 8001288:	4413      	add	r3, r2
 800128a:	4a36      	ldr	r2, [pc, #216]	; (8001364 <SYSTIMER_lInsertTimerList+0x1c0>)
 800128c:	6013      	str	r3, [r2, #0]
        }
        g_timer_tbl[tbl_index].count = g_timer_tbl[tbl_index].next->count + (uint32_t)delta_ticks;
 800128e:	4934      	ldr	r1, [pc, #208]	; (8001360 <SYSTIMER_lInsertTimerList+0x1bc>)
 8001290:	687a      	ldr	r2, [r7, #4]
 8001292:	4613      	mov	r3, r2
 8001294:	00db      	lsls	r3, r3, #3
 8001296:	4413      	add	r3, r2
 8001298:	009b      	lsls	r3, r3, #2
 800129a:	440b      	add	r3, r1
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	699a      	ldr	r2, [r3, #24]
 80012a0:	693b      	ldr	r3, [r7, #16]
 80012a2:	18d1      	adds	r1, r2, r3
 80012a4:	482e      	ldr	r0, [pc, #184]	; (8001360 <SYSTIMER_lInsertTimerList+0x1bc>)
 80012a6:	687a      	ldr	r2, [r7, #4]
 80012a8:	4613      	mov	r3, r2
 80012aa:	00db      	lsls	r3, r3, #3
 80012ac:	4413      	add	r3, r2
 80012ae:	009b      	lsls	r3, r3, #2
 80012b0:	4403      	add	r3, r0
 80012b2:	3318      	adds	r3, #24
 80012b4:	6019      	str	r1, [r3, #0]
        g_timer_tbl[tbl_index].next->count  -= g_timer_tbl[tbl_index].count;
 80012b6:	492a      	ldr	r1, [pc, #168]	; (8001360 <SYSTIMER_lInsertTimerList+0x1bc>)
 80012b8:	687a      	ldr	r2, [r7, #4]
 80012ba:	4613      	mov	r3, r2
 80012bc:	00db      	lsls	r3, r3, #3
 80012be:	4413      	add	r3, r2
 80012c0:	009b      	lsls	r3, r3, #2
 80012c2:	440b      	add	r3, r1
 80012c4:	6819      	ldr	r1, [r3, #0]
 80012c6:	4826      	ldr	r0, [pc, #152]	; (8001360 <SYSTIMER_lInsertTimerList+0x1bc>)
 80012c8:	687a      	ldr	r2, [r7, #4]
 80012ca:	4613      	mov	r3, r2
 80012cc:	00db      	lsls	r3, r3, #3
 80012ce:	4413      	add	r3, r2
 80012d0:	009b      	lsls	r3, r3, #2
 80012d2:	4403      	add	r3, r0
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	6998      	ldr	r0, [r3, #24]
 80012d8:	4c21      	ldr	r4, [pc, #132]	; (8001360 <SYSTIMER_lInsertTimerList+0x1bc>)
 80012da:	687a      	ldr	r2, [r7, #4]
 80012dc:	4613      	mov	r3, r2
 80012de:	00db      	lsls	r3, r3, #3
 80012e0:	4413      	add	r3, r2
 80012e2:	009b      	lsls	r3, r3, #2
 80012e4:	4423      	add	r3, r4
 80012e6:	3318      	adds	r3, #24
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	1ac3      	subs	r3, r0, r3
 80012ec:	618b      	str	r3, [r1, #24]
        found_flag = true;
 80012ee:	2301      	movs	r3, #1
 80012f0:	73fb      	strb	r3, [r7, #15]
 80012f2:	e024      	b.n	800133e <SYSTIMER_lInsertTimerList+0x19a>
      }
      /* Check for last item in list */
      else
      {
        if ((delta_ticks > 0) && (NULL == object_ptr->next))
 80012f4:	693b      	ldr	r3, [r7, #16]
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	dd21      	ble.n	800133e <SYSTIMER_lInsertTimerList+0x19a>
 80012fa:	697b      	ldr	r3, [r7, #20]
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d11d      	bne.n	800133e <SYSTIMER_lInsertTimerList+0x19a>
        {
          /* Yes, insert into */
          g_timer_tbl[tbl_index].prev = object_ptr;
 8001302:	4917      	ldr	r1, [pc, #92]	; (8001360 <SYSTIMER_lInsertTimerList+0x1bc>)
 8001304:	687a      	ldr	r2, [r7, #4]
 8001306:	4613      	mov	r3, r2
 8001308:	00db      	lsls	r3, r3, #3
 800130a:	4413      	add	r3, r2
 800130c:	009b      	lsls	r3, r3, #2
 800130e:	440b      	add	r3, r1
 8001310:	697a      	ldr	r2, [r7, #20]
 8001312:	605a      	str	r2, [r3, #4]
          object_ptr->next = &g_timer_tbl[tbl_index];
 8001314:	687a      	ldr	r2, [r7, #4]
 8001316:	4613      	mov	r3, r2
 8001318:	00db      	lsls	r3, r3, #3
 800131a:	4413      	add	r3, r2
 800131c:	009b      	lsls	r3, r3, #2
 800131e:	4a10      	ldr	r2, [pc, #64]	; (8001360 <SYSTIMER_lInsertTimerList+0x1bc>)
 8001320:	441a      	add	r2, r3
 8001322:	697b      	ldr	r3, [r7, #20]
 8001324:	601a      	str	r2, [r3, #0]
          g_timer_tbl[tbl_index].count = (uint32_t)delta_ticks;
 8001326:	6939      	ldr	r1, [r7, #16]
 8001328:	480d      	ldr	r0, [pc, #52]	; (8001360 <SYSTIMER_lInsertTimerList+0x1bc>)
 800132a:	687a      	ldr	r2, [r7, #4]
 800132c:	4613      	mov	r3, r2
 800132e:	00db      	lsls	r3, r3, #3
 8001330:	4413      	add	r3, r2
 8001332:	009b      	lsls	r3, r3, #2
 8001334:	4403      	add	r3, r0
 8001336:	3318      	adds	r3, #24
 8001338:	6019      	str	r1, [r3, #0]
          found_flag = true;
 800133a:	2301      	movs	r3, #1
 800133c:	73fb      	strb	r3, [r7, #15]
        }
      }
      /* Get the next item in timer list */
      object_ptr = object_ptr->next;
 800133e:	697b      	ldr	r3, [r7, #20]
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	617b      	str	r3, [r7, #20]
  {
    object_ptr = g_timer_list;
    /* Get timer tick */
    delta_ticks = timer_count;
    /* Find correct place for inserting the timer */
    while ((NULL != object_ptr) && (false == found_flag))
 8001344:	697b      	ldr	r3, [r7, #20]
 8001346:	2b00      	cmp	r3, #0
 8001348:	d006      	beq.n	8001358 <SYSTIMER_lInsertTimerList+0x1b4>
 800134a:	7bfb      	ldrb	r3, [r7, #15]
 800134c:	f083 0301 	eor.w	r3, r3, #1
 8001350:	b2db      	uxtb	r3, r3
 8001352:	2b00      	cmp	r3, #0
 8001354:	f47f af4a 	bne.w	80011ec <SYSTIMER_lInsertTimerList+0x48>
      }
      /* Get the next item in timer list */
      object_ptr = object_ptr->next;
    }
  }
}
 8001358:	3718      	adds	r7, #24
 800135a:	46bd      	mov	sp, r7
 800135c:	bc90      	pop	{r4, r7}
 800135e:	4770      	bx	lr
 8001360:	1ffe8858 	.word	0x1ffe8858
 8001364:	1ffe8844 	.word	0x1ffe8844

08001368 <SYSTIMER_lRemoveTimerList>:

/*
 * This function is called to remove a timer from the timer list. 
 */
static void SYSTIMER_lRemoveTimerList(uint32_t tbl_index)
{
 8001368:	b480      	push	{r7}
 800136a:	b085      	sub	sp, #20
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
  SYSTIMER_OBJECT_t *object_ptr;
  object_ptr = &g_timer_tbl[tbl_index];
 8001370:	687a      	ldr	r2, [r7, #4]
 8001372:	4613      	mov	r3, r2
 8001374:	00db      	lsls	r3, r3, #3
 8001376:	4413      	add	r3, r2
 8001378:	009b      	lsls	r3, r3, #2
 800137a:	4a29      	ldr	r2, [pc, #164]	; (8001420 <SYSTIMER_lRemoveTimerList+0xb8>)
 800137c:	4413      	add	r3, r2
 800137e:	60fb      	str	r3, [r7, #12]
  /* Check whether only one timer available */
  if ((NULL == object_ptr->prev) && (NULL == object_ptr->next ))
 8001380:	68fb      	ldr	r3, [r7, #12]
 8001382:	685b      	ldr	r3, [r3, #4]
 8001384:	2b00      	cmp	r3, #0
 8001386:	d107      	bne.n	8001398 <SYSTIMER_lRemoveTimerList+0x30>
 8001388:	68fb      	ldr	r3, [r7, #12]
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	2b00      	cmp	r3, #0
 800138e:	d103      	bne.n	8001398 <SYSTIMER_lRemoveTimerList+0x30>
  {
    /* set timer list as NULL */ 
    g_timer_list = NULL;                  
 8001390:	4b24      	ldr	r3, [pc, #144]	; (8001424 <SYSTIMER_lRemoveTimerList+0xbc>)
 8001392:	2200      	movs	r2, #0
 8001394:	601a      	str	r2, [r3, #0]
 8001396:	e03d      	b.n	8001414 <SYSTIMER_lRemoveTimerList+0xac>
  }
  /* Check if the first item in timer list */
  else if (NULL == object_ptr->prev)
 8001398:	68fb      	ldr	r3, [r7, #12]
 800139a:	685b      	ldr	r3, [r3, #4]
 800139c:	2b00      	cmp	r3, #0
 800139e:	d114      	bne.n	80013ca <SYSTIMER_lRemoveTimerList+0x62>
  {
    /* Remove timer from list, and reset timer list */
    g_timer_list  = object_ptr->next;
 80013a0:	68fb      	ldr	r3, [r7, #12]
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	4a1f      	ldr	r2, [pc, #124]	; (8001424 <SYSTIMER_lRemoveTimerList+0xbc>)
 80013a6:	6013      	str	r3, [r2, #0]
    g_timer_list->prev = NULL;
 80013a8:	4b1e      	ldr	r3, [pc, #120]	; (8001424 <SYSTIMER_lRemoveTimerList+0xbc>)
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	2200      	movs	r2, #0
 80013ae:	605a      	str	r2, [r3, #4]
    g_timer_list->count += object_ptr->count;
 80013b0:	4b1c      	ldr	r3, [pc, #112]	; (8001424 <SYSTIMER_lRemoveTimerList+0xbc>)
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	4a1b      	ldr	r2, [pc, #108]	; (8001424 <SYSTIMER_lRemoveTimerList+0xbc>)
 80013b6:	6812      	ldr	r2, [r2, #0]
 80013b8:	6991      	ldr	r1, [r2, #24]
 80013ba:	68fa      	ldr	r2, [r7, #12]
 80013bc:	6992      	ldr	r2, [r2, #24]
 80013be:	440a      	add	r2, r1
 80013c0:	619a      	str	r2, [r3, #24]
    object_ptr->next    = NULL;
 80013c2:	68fb      	ldr	r3, [r7, #12]
 80013c4:	2200      	movs	r2, #0
 80013c6:	601a      	str	r2, [r3, #0]
 80013c8:	e024      	b.n	8001414 <SYSTIMER_lRemoveTimerList+0xac>
  }
  /* Check if the last item in timer list */
  else if (NULL == object_ptr->next)
 80013ca:	68fb      	ldr	r3, [r7, #12]
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d107      	bne.n	80013e2 <SYSTIMER_lRemoveTimerList+0x7a>
  {
    /* Remove timer from list */
    object_ptr->prev->next = NULL;
 80013d2:	68fb      	ldr	r3, [r7, #12]
 80013d4:	685b      	ldr	r3, [r3, #4]
 80013d6:	2200      	movs	r2, #0
 80013d8:	601a      	str	r2, [r3, #0]
    object_ptr->prev = NULL;
 80013da:	68fb      	ldr	r3, [r7, #12]
 80013dc:	2200      	movs	r2, #0
 80013de:	605a      	str	r2, [r3, #4]
 80013e0:	e018      	b.n	8001414 <SYSTIMER_lRemoveTimerList+0xac>
  }
  else                       
  {
    /* Remove timer from list */
    object_ptr->prev->next  =  object_ptr->next;
 80013e2:	68fb      	ldr	r3, [r7, #12]
 80013e4:	685b      	ldr	r3, [r3, #4]
 80013e6:	68fa      	ldr	r2, [r7, #12]
 80013e8:	6812      	ldr	r2, [r2, #0]
 80013ea:	601a      	str	r2, [r3, #0]
    object_ptr->next->prev  =  object_ptr->prev;
 80013ec:	68fb      	ldr	r3, [r7, #12]
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	68fa      	ldr	r2, [r7, #12]
 80013f2:	6852      	ldr	r2, [r2, #4]
 80013f4:	605a      	str	r2, [r3, #4]
    object_ptr->next->count += object_ptr->count;
 80013f6:	68fb      	ldr	r3, [r7, #12]
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	68fa      	ldr	r2, [r7, #12]
 80013fc:	6812      	ldr	r2, [r2, #0]
 80013fe:	6991      	ldr	r1, [r2, #24]
 8001400:	68fa      	ldr	r2, [r7, #12]
 8001402:	6992      	ldr	r2, [r2, #24]
 8001404:	440a      	add	r2, r1
 8001406:	619a      	str	r2, [r3, #24]
    object_ptr->next = NULL;
 8001408:	68fb      	ldr	r3, [r7, #12]
 800140a:	2200      	movs	r2, #0
 800140c:	601a      	str	r2, [r3, #0]
    object_ptr->prev = NULL;
 800140e:	68fb      	ldr	r3, [r7, #12]
 8001410:	2200      	movs	r2, #0
 8001412:	605a      	str	r2, [r3, #4]
  }
}
 8001414:	3714      	adds	r7, #20
 8001416:	46bd      	mov	sp, r7
 8001418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141c:	4770      	bx	lr
 800141e:	bf00      	nop
 8001420:	1ffe8858 	.word	0x1ffe8858
 8001424:	1ffe8844 	.word	0x1ffe8844

08001428 <SYSTIMER_lTimerHandler>:

/*
 * Handler function called from SysTick event handler.
 */
static void SYSTIMER_lTimerHandler(void)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	b082      	sub	sp, #8
 800142c:	af00      	add	r7, sp, #0
  SYSTIMER_OBJECT_t *object_ptr;
  /* Get first item of timer list */
  object_ptr = g_timer_list;
 800142e:	4b2f      	ldr	r3, [pc, #188]	; (80014ec <SYSTIMER_lTimerHandler+0xc4>)
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	607b      	str	r3, [r7, #4]
  while ((NULL != object_ptr) && (0U == object_ptr->count))
 8001434:	e050      	b.n	80014d8 <SYSTIMER_lTimerHandler+0xb0>
  {
    if (true == object_ptr->delete_swtmr)
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	f893 3020 	ldrb.w	r3, [r3, #32]
 800143c:	2b00      	cmp	r3, #0
 800143e:	d013      	beq.n	8001468 <SYSTIMER_lTimerHandler+0x40>
    {
      /* Yes, remove this timer from timer list */
      SYSTIMER_lRemoveTimerList((uint32_t)object_ptr->id);
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	695b      	ldr	r3, [r3, #20]
 8001444:	4618      	mov	r0, r3
 8001446:	f7ff ff8f 	bl	8001368 <SYSTIMER_lRemoveTimerList>
      /* Set timer status as SYSTIMER_STATE_NOT_INITIALIZED */
      object_ptr->state = SYSTIMER_STATE_NOT_INITIALIZED;
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	2200      	movs	r2, #0
 800144e:	735a      	strb	r2, [r3, #13]
      /* Release resource which are hold by this timer */
      g_timer_tracker &= ~(1U << object_ptr->id);
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	695b      	ldr	r3, [r3, #20]
 8001454:	461a      	mov	r2, r3
 8001456:	2301      	movs	r3, #1
 8001458:	4093      	lsls	r3, r2
 800145a:	43da      	mvns	r2, r3
 800145c:	4b24      	ldr	r3, [pc, #144]	; (80014f0 <SYSTIMER_lTimerHandler+0xc8>)
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	4013      	ands	r3, r2
 8001462:	4a23      	ldr	r2, [pc, #140]	; (80014f0 <SYSTIMER_lTimerHandler+0xc8>)
 8001464:	6013      	str	r3, [r2, #0]
 8001466:	e034      	b.n	80014d2 <SYSTIMER_lTimerHandler+0xaa>
    }
    /* Check whether timer is a one shot timer */
    else if (SYSTIMER_MODE_ONE_SHOT == object_ptr->mode)
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	7b1b      	ldrb	r3, [r3, #12]
 800146c:	2b00      	cmp	r3, #0
 800146e:	d112      	bne.n	8001496 <SYSTIMER_lTimerHandler+0x6e>
    {
      if (SYSTIMER_STATE_RUNNING == object_ptr->state)
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	7b5b      	ldrb	r3, [r3, #13]
 8001474:	2b01      	cmp	r3, #1
 8001476:	d12c      	bne.n	80014d2 <SYSTIMER_lTimerHandler+0xaa>
      {
        /* Yes, remove this timer from timer list */
        SYSTIMER_lRemoveTimerList((uint32_t)object_ptr->id);
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	695b      	ldr	r3, [r3, #20]
 800147c:	4618      	mov	r0, r3
 800147e:	f7ff ff73 	bl	8001368 <SYSTIMER_lRemoveTimerList>
        /* Set timer status as SYSTIMER_STATE_STOPPED */
        object_ptr->state = SYSTIMER_STATE_STOPPED;
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	2202      	movs	r2, #2
 8001486:	735a      	strb	r2, [r3, #13]
        /* Call timer callback function */
        (object_ptr->callback)(object_ptr->args);
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	689b      	ldr	r3, [r3, #8]
 800148c:	687a      	ldr	r2, [r7, #4]
 800148e:	6912      	ldr	r2, [r2, #16]
 8001490:	4610      	mov	r0, r2
 8001492:	4798      	blx	r3
 8001494:	e01d      	b.n	80014d2 <SYSTIMER_lTimerHandler+0xaa>
      }
    }
    /* Check whether timer is periodic timer */
    else if (SYSTIMER_MODE_PERIODIC == object_ptr->mode)
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	7b1b      	ldrb	r3, [r3, #12]
 800149a:	2b01      	cmp	r3, #1
 800149c:	d118      	bne.n	80014d0 <SYSTIMER_lTimerHandler+0xa8>
    {
      if (SYSTIMER_STATE_RUNNING == object_ptr->state)
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	7b5b      	ldrb	r3, [r3, #13]
 80014a2:	2b01      	cmp	r3, #1
 80014a4:	d115      	bne.n	80014d2 <SYSTIMER_lTimerHandler+0xaa>
      {
        /* Yes, remove this timer from timer list */
        SYSTIMER_lRemoveTimerList((uint32_t)object_ptr->id);
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	695b      	ldr	r3, [r3, #20]
 80014aa:	4618      	mov	r0, r3
 80014ac:	f7ff ff5c 	bl	8001368 <SYSTIMER_lRemoveTimerList>
        /* Reset timer tick */
        object_ptr->count = object_ptr->reload;
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	69da      	ldr	r2, [r3, #28]
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	619a      	str	r2, [r3, #24]
        /* Insert timer into timer list */
        SYSTIMER_lInsertTimerList((uint32_t)object_ptr->id);
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	695b      	ldr	r3, [r3, #20]
 80014bc:	4618      	mov	r0, r3
 80014be:	f7ff fe71 	bl	80011a4 <SYSTIMER_lInsertTimerList>
        /* Call timer callback function */
        (object_ptr->callback)(object_ptr->args);
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	689b      	ldr	r3, [r3, #8]
 80014c6:	687a      	ldr	r2, [r7, #4]
 80014c8:	6912      	ldr	r2, [r2, #16]
 80014ca:	4610      	mov	r0, r2
 80014cc:	4798      	blx	r3
 80014ce:	e000      	b.n	80014d2 <SYSTIMER_lTimerHandler+0xaa>
      }
    }
    else
    {
      break;
 80014d0:	e009      	b.n	80014e6 <SYSTIMER_lTimerHandler+0xbe>
    }
    /* Get first item of timer list */
    object_ptr = g_timer_list;
 80014d2:	4b06      	ldr	r3, [pc, #24]	; (80014ec <SYSTIMER_lTimerHandler+0xc4>)
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	607b      	str	r3, [r7, #4]
static void SYSTIMER_lTimerHandler(void)
{
  SYSTIMER_OBJECT_t *object_ptr;
  /* Get first item of timer list */
  object_ptr = g_timer_list;
  while ((NULL != object_ptr) && (0U == object_ptr->count))
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d003      	beq.n	80014e6 <SYSTIMER_lTimerHandler+0xbe>
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	699b      	ldr	r3, [r3, #24]
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d0a7      	beq.n	8001436 <SYSTIMER_lTimerHandler+0xe>
      break;
    }
    /* Get first item of timer list */
    object_ptr = g_timer_list;
  }
}
 80014e6:	3708      	adds	r7, #8
 80014e8:	46bd      	mov	sp, r7
 80014ea:	bd80      	pop	{r7, pc}
 80014ec:	1ffe8844 	.word	0x1ffe8844
 80014f0:	1ffe8848 	.word	0x1ffe8848

080014f4 <SysTick_Handler>:

/*
 *  SysTick Event Handler.
 */
void SysTick_Handler(void)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b082      	sub	sp, #8
 80014f8:	af00      	add	r7, sp, #0
  SYSTIMER_OBJECT_t *object_ptr;
  object_ptr = g_timer_list;
 80014fa:	4b0e      	ldr	r3, [pc, #56]	; (8001534 <SysTick_Handler+0x40>)
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	607b      	str	r3, [r7, #4]
  g_systick_count++;
 8001500:	4b0d      	ldr	r3, [pc, #52]	; (8001538 <SysTick_Handler+0x44>)
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	3301      	adds	r3, #1
 8001506:	4a0c      	ldr	r2, [pc, #48]	; (8001538 <SysTick_Handler+0x44>)
 8001508:	6013      	str	r3, [r2, #0]

  if (NULL != object_ptr)
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	2b00      	cmp	r3, #0
 800150e:	d00e      	beq.n	800152e <SysTick_Handler+0x3a>
  {
    if (object_ptr->count > 1UL)
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	699b      	ldr	r3, [r3, #24]
 8001514:	2b01      	cmp	r3, #1
 8001516:	d905      	bls.n	8001524 <SysTick_Handler+0x30>
    {
      object_ptr->count--;
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	699b      	ldr	r3, [r3, #24]
 800151c:	1e5a      	subs	r2, r3, #1
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	619a      	str	r2, [r3, #24]
 8001522:	e004      	b.n	800152e <SysTick_Handler+0x3a>
    }
    else
    {
      object_ptr->count = 0U;
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	2200      	movs	r2, #0
 8001528:	619a      	str	r2, [r3, #24]
      SYSTIMER_lTimerHandler();
 800152a:	f7ff ff7d 	bl	8001428 <SYSTIMER_lTimerHandler>
    }
  }
}
 800152e:	3708      	adds	r7, #8
 8001530:	46bd      	mov	sp, r7
 8001532:	bd80      	pop	{r7, pc}
 8001534:	1ffe8844 	.word	0x1ffe8844
 8001538:	1ffe884c 	.word	0x1ffe884c

0800153c <SYSTIMER_Init>:

/*
 * Initialization function which initializes the SYSTIMER APP, configures SysTick timer and SysTick exception.
 */
SYSTIMER_STATUS_t SYSTIMER_Init(SYSTIMER_t *handle)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	b084      	sub	sp, #16
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]
  SYSTIMER_STATUS_t status = SYSTIMER_STATUS_SUCCESS;
 8001544:	2300      	movs	r3, #0
 8001546:	73fb      	strb	r3, [r7, #15]
  XMC_ASSERT("SYSTIMER_Init: SYSTIMER APP handle pointer uninitialized", (handle != NULL));

  /* Check APP initialization status to ensure whether SYSTIMER_Init called or not, initialize SYSTIMER if
   * SYSTIMER_Init called first time.
   */
  if (false == handle->init_status)
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	781b      	ldrb	r3, [r3, #0]
 800154c:	f083 0301 	eor.w	r3, r3, #1
 8001550:	b2db      	uxtb	r3, r3
 8001552:	2b00      	cmp	r3, #0
 8001554:	d020      	beq.n	8001598 <SYSTIMER_Init+0x5c>
  {
    /* Initialize the header of the list */
    g_timer_list = NULL;
 8001556:	4b13      	ldr	r3, [pc, #76]	; (80015a4 <SYSTIMER_Init+0x68>)
 8001558:	2200      	movs	r2, #0
 800155a:	601a      	str	r2, [r3, #0]
    /* Initialize SysTick timer */
    status = (SYSTIMER_STATUS_t)SysTick_Config((uint32_t)(SYSTIMER_SYSTICK_CLOCK * SYSTIMER_TICK_PERIOD));
 800155c:	4812      	ldr	r0, [pc, #72]	; (80015a8 <SYSTIMER_Init+0x6c>)
 800155e:	f7ff fdff 	bl	8001160 <SysTick_Config>
 8001562:	4603      	mov	r3, r0
 8001564:	73fb      	strb	r3, [r7, #15]

    if (SYSTIMER_STATUS_FAILURE == status)
 8001566:	7bfb      	ldrb	r3, [r7, #15]
 8001568:	2b01      	cmp	r3, #1
 800156a:	d015      	beq.n	8001598 <SYSTIMER_Init+0x5c>
    }
    else
    {
#if (UC_FAMILY == XMC4)
      /* setting of First SW Timer period is always and subpriority value for XMC4000 devices */
      NVIC_SetPriority(SysTick_IRQn, NVIC_EncodePriority(
 800156c:	f7ff fd8e 	bl	800108c <__NVIC_GetPriorityGrouping>
 8001570:	4603      	mov	r3, r0
 8001572:	4618      	mov	r0, r3
 8001574:	213f      	movs	r1, #63	; 0x3f
 8001576:	2200      	movs	r2, #0
 8001578:	f7ff fdc0 	bl	80010fc <NVIC_EncodePriority>
 800157c:	4603      	mov	r3, r0
 800157e:	f04f 30ff 	mov.w	r0, #4294967295
 8001582:	4619      	mov	r1, r3
 8001584:	f7ff fd90 	bl	80010a8 <__NVIC_SetPriority>
      NVIC_GetPriorityGrouping(), SYSTIMER_PRIORITY, SYSTIMER_SUBPRIORITY));
#elif (UC_FAMILY == XMC1)
      /* setting of priority value for XMC1000 devices */
      NVIC_SetPriority(SysTick_IRQn, SYSTIMER_PRIORITY);
#endif      
      g_timer_tracker = 0U;
 8001588:	4b08      	ldr	r3, [pc, #32]	; (80015ac <SYSTIMER_Init+0x70>)
 800158a:	2200      	movs	r2, #0
 800158c:	601a      	str	r2, [r3, #0]
      /* Update the Initialization status of the SYSTIMER APP instance */
      handle->init_status = true;
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	2201      	movs	r2, #1
 8001592:	701a      	strb	r2, [r3, #0]
      status = SYSTIMER_STATUS_SUCCESS;
 8001594:	2300      	movs	r3, #0
 8001596:	73fb      	strb	r3, [r7, #15]
    }
  }

  return (status);
 8001598:	7bfb      	ldrb	r3, [r7, #15]
}
 800159a:	4618      	mov	r0, r3
 800159c:	3710      	adds	r7, #16
 800159e:	46bd      	mov	sp, r7
 80015a0:	bd80      	pop	{r7, pc}
 80015a2:	bf00      	nop
 80015a4:	1ffe8844 	.word	0x1ffe8844
 80015a8:	00023280 	.word	0x00023280
 80015ac:	1ffe8848 	.word	0x1ffe8848

080015b0 <SYSTIMER_CreateTimer>:
  uint32_t period,
  SYSTIMER_MODE_t mode,
  SYSTIMER_CALLBACK_t callback,
  void  *args
)
{
 80015b0:	b480      	push	{r7}
 80015b2:	b089      	sub	sp, #36	; 0x24
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	60f8      	str	r0, [r7, #12]
 80015b8:	607a      	str	r2, [r7, #4]
 80015ba:	603b      	str	r3, [r7, #0]
 80015bc:	460b      	mov	r3, r1
 80015be:	72fb      	strb	r3, [r7, #11]
  uint32_t id = 0U;
 80015c0:	2300      	movs	r3, #0
 80015c2:	61fb      	str	r3, [r7, #28]
  uint32_t count = 0U;
 80015c4:	2300      	movs	r3, #0
 80015c6:	61bb      	str	r3, [r7, #24]
  uint32_t period_ratio = 0U;
 80015c8:	2300      	movs	r3, #0
 80015ca:	617b      	str	r3, [r7, #20]
            ((period >= SYSTIMER_TICK_PERIOD_US) && (period > 0U) && (period <= 0xFFFFFFFFU)));
  XMC_ASSERT("SYSTIMER_CreateTimer: Timer creation failure due to invalid timer mode",
            ((SYSTIMER_MODE_ONE_SHOT == mode) || (SYSTIMER_MODE_PERIODIC == mode)));
  XMC_ASSERT("SYSTIMER_CreateTimer: Can not create software without user callback", (NULL != callback));
  
  if (period < SYSTIMER_TICK_PERIOD_US)
 80015cc:	68fb      	ldr	r3, [r7, #12]
 80015ce:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80015d2:	d202      	bcs.n	80015da <SYSTIMER_CreateTimer+0x2a>
  {
    id = 0U;
 80015d4:	2300      	movs	r3, #0
 80015d6:	61fb      	str	r3, [r7, #28]
 80015d8:	e07b      	b.n	80016d2 <SYSTIMER_CreateTimer+0x122>
  }
  else
  {
    for (count = 0U; count < SYSTIMER_CFG_MAX_TMR; count++)
 80015da:	2300      	movs	r3, #0
 80015dc:	61bb      	str	r3, [r7, #24]
 80015de:	e075      	b.n	80016cc <SYSTIMER_CreateTimer+0x11c>
    {
      /* Check for free timer ID */
      if (0U == (g_timer_tracker & (1U << count)))
 80015e0:	69bb      	ldr	r3, [r7, #24]
 80015e2:	2201      	movs	r2, #1
 80015e4:	409a      	lsls	r2, r3
 80015e6:	4b3e      	ldr	r3, [pc, #248]	; (80016e0 <SYSTIMER_CreateTimer+0x130>)
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	4013      	ands	r3, r2
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d16a      	bne.n	80016c6 <SYSTIMER_CreateTimer+0x116>
      {
        /* If yes, assign ID to this timer */
        g_timer_tracker |= (1U << count);
 80015f0:	69bb      	ldr	r3, [r7, #24]
 80015f2:	2201      	movs	r2, #1
 80015f4:	409a      	lsls	r2, r3
 80015f6:	4b3a      	ldr	r3, [pc, #232]	; (80016e0 <SYSTIMER_CreateTimer+0x130>)
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	4313      	orrs	r3, r2
 80015fc:	4a38      	ldr	r2, [pc, #224]	; (80016e0 <SYSTIMER_CreateTimer+0x130>)
 80015fe:	6013      	str	r3, [r2, #0]
        /* Initialize the timer as per input values */
        g_timer_tbl[count].id     = count;
 8001600:	4938      	ldr	r1, [pc, #224]	; (80016e4 <SYSTIMER_CreateTimer+0x134>)
 8001602:	69ba      	ldr	r2, [r7, #24]
 8001604:	4613      	mov	r3, r2
 8001606:	00db      	lsls	r3, r3, #3
 8001608:	4413      	add	r3, r2
 800160a:	009b      	lsls	r3, r3, #2
 800160c:	440b      	add	r3, r1
 800160e:	3310      	adds	r3, #16
 8001610:	69ba      	ldr	r2, [r7, #24]
 8001612:	605a      	str	r2, [r3, #4]
        g_timer_tbl[count].mode   = mode;
 8001614:	4933      	ldr	r1, [pc, #204]	; (80016e4 <SYSTIMER_CreateTimer+0x134>)
 8001616:	69ba      	ldr	r2, [r7, #24]
 8001618:	4613      	mov	r3, r2
 800161a:	00db      	lsls	r3, r3, #3
 800161c:	4413      	add	r3, r2
 800161e:	009b      	lsls	r3, r3, #2
 8001620:	440b      	add	r3, r1
 8001622:	3308      	adds	r3, #8
 8001624:	7afa      	ldrb	r2, [r7, #11]
 8001626:	711a      	strb	r2, [r3, #4]
        g_timer_tbl[count].state  = SYSTIMER_STATE_STOPPED;
 8001628:	492e      	ldr	r1, [pc, #184]	; (80016e4 <SYSTIMER_CreateTimer+0x134>)
 800162a:	69ba      	ldr	r2, [r7, #24]
 800162c:	4613      	mov	r3, r2
 800162e:	00db      	lsls	r3, r3, #3
 8001630:	4413      	add	r3, r2
 8001632:	009b      	lsls	r3, r3, #2
 8001634:	440b      	add	r3, r1
 8001636:	3308      	adds	r3, #8
 8001638:	2202      	movs	r2, #2
 800163a:	715a      	strb	r2, [r3, #5]
        period_ratio = (uint32_t)(period / SYSTIMER_TICK_PERIOD_US);
 800163c:	68fb      	ldr	r3, [r7, #12]
 800163e:	4a2a      	ldr	r2, [pc, #168]	; (80016e8 <SYSTIMER_CreateTimer+0x138>)
 8001640:	fba2 2303 	umull	r2, r3, r2, r3
 8001644:	099b      	lsrs	r3, r3, #6
 8001646:	617b      	str	r3, [r7, #20]
        g_timer_tbl[count].count  = (period_ratio + HW_TIMER_ADDITIONAL_CNT);
 8001648:	697b      	ldr	r3, [r7, #20]
 800164a:	1c59      	adds	r1, r3, #1
 800164c:	4825      	ldr	r0, [pc, #148]	; (80016e4 <SYSTIMER_CreateTimer+0x134>)
 800164e:	69ba      	ldr	r2, [r7, #24]
 8001650:	4613      	mov	r3, r2
 8001652:	00db      	lsls	r3, r3, #3
 8001654:	4413      	add	r3, r2
 8001656:	009b      	lsls	r3, r3, #2
 8001658:	4403      	add	r3, r0
 800165a:	3318      	adds	r3, #24
 800165c:	6019      	str	r1, [r3, #0]
        g_timer_tbl[count].reload  = period_ratio;
 800165e:	4921      	ldr	r1, [pc, #132]	; (80016e4 <SYSTIMER_CreateTimer+0x134>)
 8001660:	69ba      	ldr	r2, [r7, #24]
 8001662:	4613      	mov	r3, r2
 8001664:	00db      	lsls	r3, r3, #3
 8001666:	4413      	add	r3, r2
 8001668:	009b      	lsls	r3, r3, #2
 800166a:	440b      	add	r3, r1
 800166c:	3318      	adds	r3, #24
 800166e:	697a      	ldr	r2, [r7, #20]
 8001670:	605a      	str	r2, [r3, #4]
        g_timer_tbl[count].callback = callback;
 8001672:	491c      	ldr	r1, [pc, #112]	; (80016e4 <SYSTIMER_CreateTimer+0x134>)
 8001674:	69ba      	ldr	r2, [r7, #24]
 8001676:	4613      	mov	r3, r2
 8001678:	00db      	lsls	r3, r3, #3
 800167a:	4413      	add	r3, r2
 800167c:	009b      	lsls	r3, r3, #2
 800167e:	440b      	add	r3, r1
 8001680:	3308      	adds	r3, #8
 8001682:	687a      	ldr	r2, [r7, #4]
 8001684:	601a      	str	r2, [r3, #0]
        g_timer_tbl[count].args = args;
 8001686:	4917      	ldr	r1, [pc, #92]	; (80016e4 <SYSTIMER_CreateTimer+0x134>)
 8001688:	69ba      	ldr	r2, [r7, #24]
 800168a:	4613      	mov	r3, r2
 800168c:	00db      	lsls	r3, r3, #3
 800168e:	4413      	add	r3, r2
 8001690:	009b      	lsls	r3, r3, #2
 8001692:	440b      	add	r3, r1
 8001694:	3310      	adds	r3, #16
 8001696:	683a      	ldr	r2, [r7, #0]
 8001698:	601a      	str	r2, [r3, #0]
        g_timer_tbl[count].prev   = NULL;
 800169a:	4912      	ldr	r1, [pc, #72]	; (80016e4 <SYSTIMER_CreateTimer+0x134>)
 800169c:	69ba      	ldr	r2, [r7, #24]
 800169e:	4613      	mov	r3, r2
 80016a0:	00db      	lsls	r3, r3, #3
 80016a2:	4413      	add	r3, r2
 80016a4:	009b      	lsls	r3, r3, #2
 80016a6:	440b      	add	r3, r1
 80016a8:	2200      	movs	r2, #0
 80016aa:	605a      	str	r2, [r3, #4]
        g_timer_tbl[count].next   = NULL;
 80016ac:	490d      	ldr	r1, [pc, #52]	; (80016e4 <SYSTIMER_CreateTimer+0x134>)
 80016ae:	69ba      	ldr	r2, [r7, #24]
 80016b0:	4613      	mov	r3, r2
 80016b2:	00db      	lsls	r3, r3, #3
 80016b4:	4413      	add	r3, r2
 80016b6:	009b      	lsls	r3, r3, #2
 80016b8:	440b      	add	r3, r1
 80016ba:	2200      	movs	r2, #0
 80016bc:	601a      	str	r2, [r3, #0]
        id = count + 1U;
 80016be:	69bb      	ldr	r3, [r7, #24]
 80016c0:	3301      	adds	r3, #1
 80016c2:	61fb      	str	r3, [r7, #28]
        break;
 80016c4:	e005      	b.n	80016d2 <SYSTIMER_CreateTimer+0x122>
  {
    id = 0U;
  }
  else
  {
    for (count = 0U; count < SYSTIMER_CFG_MAX_TMR; count++)
 80016c6:	69bb      	ldr	r3, [r7, #24]
 80016c8:	3301      	adds	r3, #1
 80016ca:	61bb      	str	r3, [r7, #24]
 80016cc:	69bb      	ldr	r3, [r7, #24]
 80016ce:	2b07      	cmp	r3, #7
 80016d0:	d986      	bls.n	80015e0 <SYSTIMER_CreateTimer+0x30>
      }
    }

  }

  return (id);
 80016d2:	69fb      	ldr	r3, [r7, #28]
}  
 80016d4:	4618      	mov	r0, r3
 80016d6:	3724      	adds	r7, #36	; 0x24
 80016d8:	46bd      	mov	sp, r7
 80016da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016de:	4770      	bx	lr
 80016e0:	1ffe8848 	.word	0x1ffe8848
 80016e4:	1ffe8858 	.word	0x1ffe8858
 80016e8:	10624dd3 	.word	0x10624dd3

080016ec <SYSTIMER_StartTimer>:

/*
 *  API to start the software timer.
 */
SYSTIMER_STATUS_t SYSTIMER_StartTimer(uint32_t id)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b084      	sub	sp, #16
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]
  SYSTIMER_STATUS_t status;
  status = SYSTIMER_STATUS_FAILURE;
 80016f4:	2301      	movs	r3, #1
 80016f6:	73fb      	strb	r3, [r7, #15]
  XMC_ASSERT("SYSTIMER_StartTimer: Failure in timer restart operation due to invalid timer ID",
            ((id <= SYSTIMER_CFG_MAX_TMR) && (id > 0U)));
  XMC_ASSERT("SYSTIMER_StartTimer: Error during start of software timer", (0U != (g_timer_tracker & (1U << (id - 1U)))));
  
  /* Check if timer is running */
  if (SYSTIMER_STATE_STOPPED == g_timer_tbl[id - 1U].state)
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	1e5a      	subs	r2, r3, #1
 80016fc:	491a      	ldr	r1, [pc, #104]	; (8001768 <SYSTIMER_StartTimer+0x7c>)
 80016fe:	4613      	mov	r3, r2
 8001700:	00db      	lsls	r3, r3, #3
 8001702:	4413      	add	r3, r2
 8001704:	009b      	lsls	r3, r3, #2
 8001706:	440b      	add	r3, r1
 8001708:	3308      	adds	r3, #8
 800170a:	795b      	ldrb	r3, [r3, #5]
 800170c:	2b02      	cmp	r3, #2
 800170e:	d126      	bne.n	800175e <SYSTIMER_StartTimer+0x72>
  {
    g_timer_tbl[id - 1U].count = (g_timer_tbl[id - 1U].reload + HW_TIMER_ADDITIONAL_CNT);
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	1e5a      	subs	r2, r3, #1
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	1e59      	subs	r1, r3, #1
 8001718:	4813      	ldr	r0, [pc, #76]	; (8001768 <SYSTIMER_StartTimer+0x7c>)
 800171a:	460b      	mov	r3, r1
 800171c:	00db      	lsls	r3, r3, #3
 800171e:	440b      	add	r3, r1
 8001720:	009b      	lsls	r3, r3, #2
 8001722:	4403      	add	r3, r0
 8001724:	3318      	adds	r3, #24
 8001726:	685b      	ldr	r3, [r3, #4]
 8001728:	1c59      	adds	r1, r3, #1
 800172a:	480f      	ldr	r0, [pc, #60]	; (8001768 <SYSTIMER_StartTimer+0x7c>)
 800172c:	4613      	mov	r3, r2
 800172e:	00db      	lsls	r3, r3, #3
 8001730:	4413      	add	r3, r2
 8001732:	009b      	lsls	r3, r3, #2
 8001734:	4403      	add	r3, r0
 8001736:	3318      	adds	r3, #24
 8001738:	6019      	str	r1, [r3, #0]
    /* set timer status as SYSTIMER_STATE_RUNNING */
    g_timer_tbl[id - 1U].state = SYSTIMER_STATE_RUNNING;
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	1e5a      	subs	r2, r3, #1
 800173e:	490a      	ldr	r1, [pc, #40]	; (8001768 <SYSTIMER_StartTimer+0x7c>)
 8001740:	4613      	mov	r3, r2
 8001742:	00db      	lsls	r3, r3, #3
 8001744:	4413      	add	r3, r2
 8001746:	009b      	lsls	r3, r3, #2
 8001748:	440b      	add	r3, r1
 800174a:	3308      	adds	r3, #8
 800174c:	2201      	movs	r2, #1
 800174e:	715a      	strb	r2, [r3, #5]
    /* Insert this timer into timer list */
    SYSTIMER_lInsertTimerList((id - 1U));
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	3b01      	subs	r3, #1
 8001754:	4618      	mov	r0, r3
 8001756:	f7ff fd25 	bl	80011a4 <SYSTIMER_lInsertTimerList>
    status = SYSTIMER_STATUS_SUCCESS;
 800175a:	2300      	movs	r3, #0
 800175c:	73fb      	strb	r3, [r7, #15]
  }

  return (status);
 800175e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001760:	4618      	mov	r0, r3
 8001762:	3710      	adds	r7, #16
 8001764:	46bd      	mov	sp, r7
 8001766:	bd80      	pop	{r7, pc}
 8001768:	1ffe8858 	.word	0x1ffe8858

0800176c <XMC_CCU4_EnableClock>:
 *
 * \par<b>Related APIs:</b><br>
 * XMC_CCU4_DisableClock()<BR> XMC_CCU4_EnableMultipleClocks()<BR> XMC_CCU4_StartPrescaler()<BR> XMC_CCU4_StopPrescaler().
 */
__STATIC_INLINE void XMC_CCU4_EnableClock(XMC_CCU4_MODULE_t *const module, const uint8_t slice_number)
{
 800176c:	b480      	push	{r7}
 800176e:	b083      	sub	sp, #12
 8001770:	af00      	add	r7, sp, #0
 8001772:	6078      	str	r0, [r7, #4]
 8001774:	460b      	mov	r3, r1
 8001776:	70fb      	strb	r3, [r7, #3]
  XMC_ASSERT("XMC_CCU4_EnableClock:Invalid Module Pointer", XMC_CCU4_IsValidModule(module));
  XMC_ASSERT("XMC_CCU4_EnableClock:Invalid Slice Number", (slice_number < 4U));

  module->GIDLC = ((uint32_t) 1) << slice_number;
 8001778:	78fb      	ldrb	r3, [r7, #3]
 800177a:	2201      	movs	r2, #1
 800177c:	409a      	lsls	r2, r3
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	60da      	str	r2, [r3, #12]
}
 8001782:	370c      	adds	r7, #12
 8001784:	46bd      	mov	sp, r7
 8001786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800178a:	4770      	bx	lr

0800178c <XMC_CCU4_SLICE_StartTimer>:
 *
 * \par<b>Related APIs:</b><br>
 *  XMC_CCU4_SLICE_StopTimer().
 */
__STATIC_INLINE void XMC_CCU4_SLICE_StartTimer(XMC_CCU4_SLICE_t *const slice)
{
 800178c:	b480      	push	{r7}
 800178e:	b083      	sub	sp, #12
 8001790:	af00      	add	r7, sp, #0
 8001792:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_CCU4_SLICE_StartTimer:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  slice->TCSET = CCU4_CC4_TCSET_TRBS_Msk;
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	2201      	movs	r2, #1
 8001798:	60da      	str	r2, [r3, #12]
}
 800179a:	370c      	adds	r7, #12
 800179c:	46bd      	mov	sp, r7
 800179e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a2:	4770      	bx	lr

080017a4 <XMC_CCU4_SLICE_SetTimerPeriodMatch>:
 *
 * \par<b>Related APIs:</b><br>
 *  XMC_CCU4_SLICE_GetTimerPeriodMatch().
 */
__STATIC_INLINE void XMC_CCU4_SLICE_SetTimerPeriodMatch(XMC_CCU4_SLICE_t *const slice, const uint16_t period_val)
{
 80017a4:	b480      	push	{r7}
 80017a6:	b083      	sub	sp, #12
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	6078      	str	r0, [r7, #4]
 80017ac:	460b      	mov	r3, r1
 80017ae:	807b      	strh	r3, [r7, #2]
  XMC_ASSERT("XMC_CCU4_SLICE_SetTimerPeriodMatch:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  slice->PRS = (uint32_t) period_val;
 80017b0:	887a      	ldrh	r2, [r7, #2]
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	635a      	str	r2, [r3, #52]	; 0x34
}
 80017b6:	370c      	adds	r7, #12
 80017b8:	46bd      	mov	sp, r7
 80017ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017be:	4770      	bx	lr

080017c0 <XMC_CCU4_SLICE_SetTimerCompareMatch>:
 *
 * \par<b>Related APIs:</b><br>
 *  XMC_CCU4_SLICE_GetTimerPeriodMatch().
 */
__STATIC_INLINE void XMC_CCU4_SLICE_SetTimerCompareMatch(XMC_CCU4_SLICE_t *const slice, const uint16_t compare_val)
{
 80017c0:	b480      	push	{r7}
 80017c2:	b083      	sub	sp, #12
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	6078      	str	r0, [r7, #4]
 80017c8:	460b      	mov	r3, r1
 80017ca:	807b      	strh	r3, [r7, #2]
  XMC_ASSERT("XMC_CCU4_SLICE_SetTimerCompareMatch:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  slice->CRS = (uint32_t) compare_val;
 80017cc:	887a      	ldrh	r2, [r7, #2]
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80017d2:	370c      	adds	r7, #12
 80017d4:	46bd      	mov	sp, r7
 80017d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017da:	4770      	bx	lr

080017dc <XMC_CCU4_EnableShadowTransfer>:
 *
 * \par<b>Related APIs:</b><br>
 *  None.
 */
__STATIC_INLINE void XMC_CCU4_EnableShadowTransfer(XMC_CCU4_MODULE_t *const module, const uint32_t shadow_transfer_msk)
{
 80017dc:	b480      	push	{r7}
 80017de:	b083      	sub	sp, #12
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]
 80017e4:	6039      	str	r1, [r7, #0]
  XMC_ASSERT("XMC_CCU4_EnableShadowTransfer:Invalid Slice Pointer", XMC_CCU4_IsValidModule(module));
  module->GCSS = (uint32_t)shadow_transfer_msk;
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	683a      	ldr	r2, [r7, #0]
 80017ea:	611a      	str	r2, [r3, #16]
}
 80017ec:	370c      	adds	r7, #12
 80017ee:	46bd      	mov	sp, r7
 80017f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f4:	4770      	bx	lr
 80017f6:	bf00      	nop

080017f8 <XMC_CCU4_SLICE_EnableEvent>:
 *  XMC_CCU4_SLICE_SetInterruptNode()<BR> XMC_CCU4_SLICE_EnableMultipleEvents()<BR> XMC_CCU4_SLICE_DisableEvent()<BR>
 *  XMC_CCU4_SLICE_DisableMultipleEvents().
 */
__STATIC_INLINE void XMC_CCU4_SLICE_EnableEvent(XMC_CCU4_SLICE_t *const slice,
    const XMC_CCU4_SLICE_IRQ_ID_t event)
{
 80017f8:	b480      	push	{r7}
 80017fa:	b083      	sub	sp, #12
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	6078      	str	r0, [r7, #4]
 8001800:	460b      	mov	r3, r1
 8001802:	70fb      	strb	r3, [r7, #3]
  XMC_ASSERT("XMC_CCU4_SLICE_EnableEvent:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  XMC_ASSERT("XMC_CCU4_SLICE_EnableEvent:Invalid SR event", XMC_CCU4_SLICE_CHECK_INTERRUPT(event));
  slice->INTE |= ((uint32_t) 1) << ((uint32_t) event);
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	f8d3 20a4 	ldr.w	r2, [r3, #164]	; 0xa4
 800180a:	78fb      	ldrb	r3, [r7, #3]
 800180c:	2101      	movs	r1, #1
 800180e:	fa01 f303 	lsl.w	r3, r1, r3
 8001812:	431a      	orrs	r2, r3
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
}
 800181a:	370c      	adds	r7, #12
 800181c:	46bd      	mov	sp, r7
 800181e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001822:	4770      	bx	lr

08001824 <PWM_lCCU4_Init>:

#ifdef PWM_SLICE_USED_CCU4

/*Initialize the APP and CCU4 slice. */
PWM_STATUS_t PWM_lCCU4_Init(PWM_t *const handle_ptr)
{
 8001824:	b580      	push	{r7, lr}
 8001826:	b084      	sub	sp, #16
 8001828:	af00      	add	r7, sp, #0
 800182a:	6078      	str	r0, [r7, #4]
  PWM_STATUS_t status = PWM_STATUS_FAILURE;
 800182c:	2301      	movs	r3, #1
 800182e:	73fb      	strb	r3, [r7, #15]

  XMC_ASSERT("PWM_lCCU4_Init:Invalid handle_ptr" , (handle_ptr != NULL));

  if (PWM_STATUS_UNINITIALIZED == handle_ptr->state)
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8001836:	2b02      	cmp	r3, #2
 8001838:	d14d      	bne.n	80018d6 <PWM_lCCU4_Init+0xb2>
  {
    /* Initialize consumed Apps */
    status = (PWM_STATUS_t)GLOBAL_CCU4_Init(handle_ptr->global_ccu4_handle);
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	4618      	mov	r0, r3
 8001840:	f000 f9be 	bl	8001bc0 <GLOBAL_CCU4_Init>
 8001844:	4603      	mov	r3, r0
 8001846:	73fb      	strb	r3, [r7, #15]

    /*Initialize CCU4 slice */
    if (PWM_STATUS_SUCCESS == status)/*check GLOBAL_CCU4_Init status*/
 8001848:	7bfb      	ldrb	r3, [r7, #15]
 800184a:	2b00      	cmp	r3, #0
 800184c:	d13f      	bne.n	80018ce <PWM_lCCU4_Init+0xaa>
    {
      XMC_DEBUG("PWM_lCCU4_Init:Initilizing Slice")
      XMC_CCU4_SLICE_CompareInit(handle_ptr->ccu4_slice_ptr, handle_ptr->ccu4_slice_config_ptr);
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	689a      	ldr	r2, [r3, #8]
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	68db      	ldr	r3, [r3, #12]
 8001856:	4610      	mov	r0, r2
 8001858:	4619      	mov	r1, r3
 800185a:	f7ff fb59 	bl	8000f10 <XMC_CCU4_SLICE_CompareInit>

      /* Set the period and compare register values */
      XMC_CCU4_SLICE_SetTimerPeriodMatch(handle_ptr->ccu4_slice_ptr,
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	689a      	ldr	r2, [r3, #8]
    		                             (uint16_t)handle_ptr->period_value);
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	69db      	ldr	r3, [r3, #28]
    {
      XMC_DEBUG("PWM_lCCU4_Init:Initilizing Slice")
      XMC_CCU4_SLICE_CompareInit(handle_ptr->ccu4_slice_ptr, handle_ptr->ccu4_slice_config_ptr);

      /* Set the period and compare register values */
      XMC_CCU4_SLICE_SetTimerPeriodMatch(handle_ptr->ccu4_slice_ptr,
 8001866:	b29b      	uxth	r3, r3
 8001868:	4610      	mov	r0, r2
 800186a:	4619      	mov	r1, r3
 800186c:	f7ff ff9a 	bl	80017a4 <XMC_CCU4_SLICE_SetTimerPeriodMatch>
    		                             (uint16_t)handle_ptr->period_value);

      XMC_CCU4_SLICE_SetTimerCompareMatch(handle_ptr->ccu4_slice_ptr,
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	689a      	ldr	r2, [r3, #8]
    		                              (uint16_t)handle_ptr->compare_value);
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	699b      	ldr	r3, [r3, #24]

      /* Set the period and compare register values */
      XMC_CCU4_SLICE_SetTimerPeriodMatch(handle_ptr->ccu4_slice_ptr,
    		                             (uint16_t)handle_ptr->period_value);

      XMC_CCU4_SLICE_SetTimerCompareMatch(handle_ptr->ccu4_slice_ptr,
 8001878:	b29b      	uxth	r3, r3
 800187a:	4610      	mov	r0, r2
 800187c:	4619      	mov	r1, r3
 800187e:	f7ff ff9f 	bl	80017c0 <XMC_CCU4_SLICE_SetTimerCompareMatch>
    		                              (uint16_t)handle_ptr->compare_value);

      XMC_CCU4_EnableShadowTransfer(handle_ptr->ccu4_kernel_ptr, handle_ptr->shadow_mask);
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	685a      	ldr	r2, [r3, #4]
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800188a:	4610      	mov	r0, r2
 800188c:	4619      	mov	r1, r3
 800188e:	f7ff ffa5 	bl	80017dc <XMC_CCU4_EnableShadowTransfer>

      /* Initialize interrupts */
      PWM_lCCU4_ConfigInterrupts(handle_ptr);
 8001892:	6878      	ldr	r0, [r7, #4]
 8001894:	f000 f824 	bl	80018e0 <PWM_lCCU4_ConfigInterrupts>

      XMC_GPIO_Init(handle_ptr->gpio_out_port,handle_ptr->gpio_out_pin,
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	6919      	ldr	r1, [r3, #16]
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	695b      	ldr	r3, [r3, #20]
 80018a6:	4608      	mov	r0, r1
 80018a8:	4611      	mov	r1, r2
 80018aa:	461a      	mov	r2, r3
 80018ac:	f7fe fd70 	bl	8000390 <XMC_GPIO_Init>
    		        handle_ptr->gpio_out_config);

      handle_ptr->state = PWM_STATUS_SUCCESS;
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	2200      	movs	r2, #0
 80018b4:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

      /* Start the PWM generation if start at initialization is enabled */
      if ((bool) true == handle_ptr->start_control)
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d002      	beq.n	80018c8 <PWM_lCCU4_Init+0xa4>
      {
        PWM_Start(handle_ptr);
 80018c2:	6878      	ldr	r0, [r7, #4]
 80018c4:	f000 f92e 	bl	8001b24 <PWM_Start>
      }
      status = PWM_STATUS_SUCCESS;
 80018c8:	2300      	movs	r3, #0
 80018ca:	73fb      	strb	r3, [r7, #15]
 80018cc:	e003      	b.n	80018d6 <PWM_lCCU4_Init+0xb2>
    }
    else
    {
      handle_ptr->state = PWM_STATUS_UNINITIALIZED;
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	2202      	movs	r2, #2
 80018d2:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
    }

  }
  return (status);
 80018d6:	7bfb      	ldrb	r3, [r7, #15]
} /* end of PWM_lCCU4_Init() api */
 80018d8:	4618      	mov	r0, r3
 80018da:	3710      	adds	r7, #16
 80018dc:	46bd      	mov	sp, r7
 80018de:	bd80      	pop	{r7, pc}

080018e0 <PWM_lCCU4_ConfigInterrupts>:

/*~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~*/
/* Initialize interrupts */
void PWM_lCCU4_ConfigInterrupts(PWM_t *const handle_ptr)
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	b082      	sub	sp, #8
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	6078      	str	r0, [r7, #4]
  if ((bool) true == handle_ptr->period_match_enable)
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d00f      	beq.n	8001912 <PWM_lCCU4_ConfigInterrupts+0x32>
  {
    XMC_DEBUG("PWM_lCCU4_ConfigInterrupts:period match enable")
    XMC_CCU4_SLICE_EnableEvent(handle_ptr->ccu4_slice_ptr, XMC_CCU4_SLICE_IRQ_ID_PERIOD_MATCH);
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	689b      	ldr	r3, [r3, #8]
 80018f6:	4618      	mov	r0, r3
 80018f8:	2100      	movs	r1, #0
 80018fa:	f7ff ff7d 	bl	80017f8 <XMC_CCU4_SLICE_EnableEvent>

    /* Bind event to Service Request Node to period match event*/
    XMC_CCU4_SLICE_SetInterruptNode(handle_ptr->ccu4_slice_ptr, XMC_CCU4_SLICE_IRQ_ID_PERIOD_MATCH,
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	689a      	ldr	r2, [r3, #8]
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8001908:	4610      	mov	r0, r2
 800190a:	2100      	movs	r1, #0
 800190c:	461a      	mov	r2, r3
 800190e:	f7ff fb53 	bl	8000fb8 <XMC_CCU4_SLICE_SetInterruptNode>
                                    handle_ptr->ccu4_slice_period_match_node);
  }

  if ((bool) true == handle_ptr->compare_match_enable)
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8001918:	2b00      	cmp	r3, #0
 800191a:	d00f      	beq.n	800193c <PWM_lCCU4_ConfigInterrupts+0x5c>
  {
    XMC_DEBUG("PWM_lCCU4_ConfigInterrupts:compare match enable")
    XMC_CCU4_SLICE_EnableEvent(handle_ptr->ccu4_slice_ptr, XMC_CCU4_SLICE_IRQ_ID_COMPARE_MATCH_UP);
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	689b      	ldr	r3, [r3, #8]
 8001920:	4618      	mov	r0, r3
 8001922:	2102      	movs	r1, #2
 8001924:	f7ff ff68 	bl	80017f8 <XMC_CCU4_SLICE_EnableEvent>

    /* Bind event to Service Request Node to compare match event */
    XMC_CCU4_SLICE_SetInterruptNode(handle_ptr->ccu4_slice_ptr, XMC_CCU4_SLICE_IRQ_ID_COMPARE_MATCH_UP,
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	689a      	ldr	r2, [r3, #8]
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 8001932:	4610      	mov	r0, r2
 8001934:	2102      	movs	r1, #2
 8001936:	461a      	mov	r2, r3
 8001938:	f7ff fb3e 	bl	8000fb8 <XMC_CCU4_SLICE_SetInterruptNode>
                                    handle_ptr->ccu4_slice_compare_match_node);
  }
}
 800193c:	3708      	adds	r7, #8
 800193e:	46bd      	mov	sp, r7
 8001940:	bd80      	pop	{r7, pc}
 8001942:	bf00      	nop

08001944 <PWM_lCCU4_Start>:

/*~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~*/
/*Starts the CCU4 slice. */
void PWM_lCCU4_Start(PWM_t *const handle_ptr)
{
 8001944:	b580      	push	{r7, lr}
 8001946:	b082      	sub	sp, #8
 8001948:	af00      	add	r7, sp, #0
 800194a:	6078      	str	r0, [r7, #4]
  if ((PWM_STATUS_SUCCESS == handle_ptr->state) || (PWM_STATUS_STOPPED == handle_ptr->state))
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8001952:	2b00      	cmp	r3, #0
 8001954:	d004      	beq.n	8001960 <PWM_lCCU4_Start+0x1c>
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 800195c:	2b04      	cmp	r3, #4
 800195e:	d111      	bne.n	8001984 <PWM_lCCU4_Start+0x40>
  {
    /* Clears the IDLE mode for the slice */
    XMC_CCU4_EnableClock(handle_ptr->ccu4_kernel_ptr,handle_ptr->slice_number);
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	685a      	ldr	r2, [r3, #4]
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 800196a:	4610      	mov	r0, r2
 800196c:	4619      	mov	r1, r3
 800196e:	f7ff fefd 	bl	800176c <XMC_CCU4_EnableClock>
    XMC_CCU4_SLICE_StartTimer(handle_ptr->ccu4_slice_ptr);
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	689b      	ldr	r3, [r3, #8]
 8001976:	4618      	mov	r0, r3
 8001978:	f7ff ff08 	bl	800178c <XMC_CCU4_SLICE_StartTimer>

    handle_ptr->state = PWM_STATUS_RUNNING;
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	2203      	movs	r2, #3
 8001980:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
    XMC_DEBUG("PWM_lCCU4_Start:start PWM")
  }
} /* end of PWM_lCCU4_Start() api */
 8001984:	3708      	adds	r7, #8
 8001986:	46bd      	mov	sp, r7
 8001988:	bd80      	pop	{r7, pc}
 800198a:	bf00      	nop

0800198c <PWM_lCCU4_SetDutyCycle>:
} /* end of PWM_lCCU4_Stop() api */

/*~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~*/
/*Sets the duty cycle for CCU4 slice. */
PWM_STATUS_t PWM_lCCU4_SetDutyCycle(PWM_t *const handle_ptr, uint32_t duty_cycle)
{
 800198c:	b580      	push	{r7, lr}
 800198e:	b086      	sub	sp, #24
 8001990:	af00      	add	r7, sp, #0
 8001992:	6078      	str	r0, [r7, #4]
 8001994:	6039      	str	r1, [r7, #0]
  uint32_t compare;
  PWM_STATUS_t status;

  XMC_ASSERT("PWM_lCCU4_SetDutyCycle:Invalid duty_cycle " , ((duty_cycle >= 0) && (duty_cycle <= PWM_MAX_DUTY_CYCLE)));

  status = PWM_STATUS_FAILURE;
 8001996:	2301      	movs	r3, #1
 8001998:	75fb      	strb	r3, [r7, #23]
  if (PWM_STATUS_UNINITIALIZED != handle_ptr->state)
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 80019a0:	2b02      	cmp	r3, #2
 80019a2:	d02c      	beq.n	80019fe <PWM_lCCU4_SetDutyCycle+0x72>
  {
    /* Duty cycle needs between 0 and 10000 */
    if (duty_cycle <= PWM_MAX_DUTY_CYCLE)
 80019a4:	683b      	ldr	r3, [r7, #0]
 80019a6:	f242 7210 	movw	r2, #10000	; 0x2710
 80019aa:	4293      	cmp	r3, r2
 80019ac:	d827      	bhi.n	80019fe <PWM_lCCU4_SetDutyCycle+0x72>
    {
      /* period = (PR + 1) */
      period = (uint32_t)handle_ptr->period_value + 1U;
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	69db      	ldr	r3, [r3, #28]
 80019b2:	3301      	adds	r3, #1
 80019b4:	613b      	str	r3, [r7, #16]

      /* Duty Cycle(symmetric) = (PR-CR1)+1 / period */
      compare = ((period * (PWM_MAX_DUTY_CYCLE - duty_cycle)) / ((uint32_t) 100 * PWM_DUTY_CYCLE_SCALE));
 80019b6:	683b      	ldr	r3, [r7, #0]
 80019b8:	f5c3 531c 	rsb	r3, r3, #9984	; 0x2700
 80019bc:	3310      	adds	r3, #16
 80019be:	693a      	ldr	r2, [r7, #16]
 80019c0:	fb02 f303 	mul.w	r3, r2, r3
 80019c4:	4a10      	ldr	r2, [pc, #64]	; (8001a08 <PWM_lCCU4_SetDutyCycle+0x7c>)
 80019c6:	fba2 2303 	umull	r2, r3, r2, r3
 80019ca:	0b5b      	lsrs	r3, r3, #13
 80019cc:	60fb      	str	r3, [r7, #12]

      handle_ptr->compare_value = compare;
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	68fa      	ldr	r2, [r7, #12]
 80019d2:	619a      	str	r2, [r3, #24]
      handle_ptr->duty_cycle = duty_cycle;
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	683a      	ldr	r2, [r7, #0]
 80019d8:	621a      	str	r2, [r3, #32]

      XMC_CCU4_SLICE_SetTimerCompareMatch(handle_ptr->ccu4_slice_ptr, (uint16_t)compare);
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	689a      	ldr	r2, [r3, #8]
 80019de:	68fb      	ldr	r3, [r7, #12]
 80019e0:	b29b      	uxth	r3, r3
 80019e2:	4610      	mov	r0, r2
 80019e4:	4619      	mov	r1, r3
 80019e6:	f7ff feeb 	bl	80017c0 <XMC_CCU4_SLICE_SetTimerCompareMatch>
      XMC_CCU4_EnableShadowTransfer(handle_ptr->ccu4_kernel_ptr, handle_ptr->shadow_mask);
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	685a      	ldr	r2, [r3, #4]
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019f2:	4610      	mov	r0, r2
 80019f4:	4619      	mov	r1, r3
 80019f6:	f7ff fef1 	bl	80017dc <XMC_CCU4_EnableShadowTransfer>
      status = PWM_STATUS_SUCCESS;
 80019fa:	2300      	movs	r3, #0
 80019fc:	75fb      	strb	r3, [r7, #23]
    }
  }

  XMC_DEBUG("PWM_lCCU4_SetDutyCycle:dutycycle set")
  return (status);
 80019fe:	7dfb      	ldrb	r3, [r7, #23]
} /* end of PWM_lCCU4_SetDutyCycle() api */
 8001a00:	4618      	mov	r0, r3
 8001a02:	3718      	adds	r7, #24
 8001a04:	46bd      	mov	sp, r7
 8001a06:	bd80      	pop	{r7, pc}
 8001a08:	d1b71759 	.word	0xd1b71759

08001a0c <PWM_lCCU4_SetFreq>:

/*~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~*/
/*Sets the frequency for CCU4 slice. */
PWM_STATUS_t PWM_lCCU4_SetFreq(PWM_t *const handle_ptr, uint32_t pwm_freq_hz)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	b086      	sub	sp, #24
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	6078      	str	r0, [r7, #4]
 8001a14:	6039      	str	r1, [r7, #0]
  uint32_t period_value;
  uint32_t compare;

  XMC_ASSERT("PWM_lCCU4_SetFreq:Invalid pwm_freq_hz " , (pwm_freq_hz != 0U));

  status = handle_ptr->state;
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8001a1c:	75fb      	strb	r3, [r7, #23]
  prescaler = 0U;
 8001a1e:	2300      	movs	r3, #0
 8001a20:	75bb      	strb	r3, [r7, #22]
  period_value = 0U;
 8001a22:	2300      	movs	r3, #0
 8001a24:	613b      	str	r3, [r7, #16]

  /* Can't set the frequency when the PWM is not yet initialized or when required frequency is 0*/
  if ((status != PWM_STATUS_UNINITIALIZED) && ((uint32_t)0 != pwm_freq_hz))
 8001a26:	7dfb      	ldrb	r3, [r7, #23]
 8001a28:	2b02      	cmp	r3, #2
 8001a2a:	d05b      	beq.n	8001ae4 <PWM_lCCU4_SetFreq+0xd8>
 8001a2c:	683b      	ldr	r3, [r7, #0]
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d058      	beq.n	8001ae4 <PWM_lCCU4_SetFreq+0xd8>
  {
    status = PWM_STATUS_SUCCESS;
 8001a32:	2300      	movs	r3, #0
 8001a34:	75fb      	strb	r3, [r7, #23]
    /*Get the Module frequency*/
    module_freq = handle_ptr->global_ccu4_handle->module_frequency;
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	60fb      	str	r3, [r7, #12]

    /*Calculate the prescaler and the period register values.*/
    while (prescaler <= PWM_MAX_PRESCALER)
 8001a3e:	e00f      	b.n	8001a60 <PWM_lCCU4_SetFreq+0x54>
    {
      period_value = (uint32_t)((uint32_t)module_freq / (uint32_t)pwm_freq_hz) >> (uint32_t)prescaler;
 8001a40:	68fa      	ldr	r2, [r7, #12]
 8001a42:	683b      	ldr	r3, [r7, #0]
 8001a44:	fbb2 f2f3 	udiv	r2, r2, r3
 8001a48:	7dbb      	ldrb	r3, [r7, #22]
 8001a4a:	fa22 f303 	lsr.w	r3, r2, r3
 8001a4e:	613b      	str	r3, [r7, #16]
      /*If the prescaler selected is not big enough goto the next prescaler value else come out.*/
      if (period_value <= PWM_MAX_TIMER_COUNT )
 8001a50:	693b      	ldr	r3, [r7, #16]
 8001a52:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001a56:	d200      	bcs.n	8001a5a <PWM_lCCU4_SetFreq+0x4e>
      {
        break;
 8001a58:	e005      	b.n	8001a66 <PWM_lCCU4_SetFreq+0x5a>
      }
      prescaler++;
 8001a5a:	7dbb      	ldrb	r3, [r7, #22]
 8001a5c:	3301      	adds	r3, #1
 8001a5e:	75bb      	strb	r3, [r7, #22]
    status = PWM_STATUS_SUCCESS;
    /*Get the Module frequency*/
    module_freq = handle_ptr->global_ccu4_handle->module_frequency;

    /*Calculate the prescaler and the period register values.*/
    while (prescaler <= PWM_MAX_PRESCALER)
 8001a60:	7dbb      	ldrb	r3, [r7, #22]
 8001a62:	2b0f      	cmp	r3, #15
 8001a64:	d9ec      	bls.n	8001a40 <PWM_lCCU4_SetFreq+0x34>
      }
      prescaler++;
    }

    /*Can't set the frequency if the required value is too small or when the required frequency is too large.*/
    if ((prescaler > PWM_MAX_PRESCALER) || ((uint32_t)0 == period_value))
 8001a66:	7dbb      	ldrb	r3, [r7, #22]
 8001a68:	2b0f      	cmp	r3, #15
 8001a6a:	d802      	bhi.n	8001a72 <PWM_lCCU4_SetFreq+0x66>
 8001a6c:	693b      	ldr	r3, [r7, #16]
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d102      	bne.n	8001a78 <PWM_lCCU4_SetFreq+0x6c>
    {
      XMC_DEBUG("PWM_lCCU4_SetFreq:Frequency could not be set")
      status = PWM_STATUS_FAILURE;
 8001a72:	2301      	movs	r3, #1
 8001a74:	75fb      	strb	r3, [r7, #23]
      }
      prescaler++;
    }

    /*Can't set the frequency if the required value is too small or when the required frequency is too large.*/
    if ((prescaler > PWM_MAX_PRESCALER) || ((uint32_t)0 == period_value))
 8001a76:	e037      	b.n	8001ae8 <PWM_lCCU4_SetFreq+0xdc>
      status = PWM_STATUS_FAILURE;
    }
    else
    {
      /*Calculate the new compare values using new period values */
      compare = (period_value * (PWM_MAX_DUTY_CYCLE - handle_ptr->duty_cycle))
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	6a1b      	ldr	r3, [r3, #32]
 8001a7c:	f5c3 531c 	rsb	r3, r3, #9984	; 0x2700
 8001a80:	3310      	adds	r3, #16
 8001a82:	693a      	ldr	r2, [r7, #16]
 8001a84:	fb02 f303 	mul.w	r3, r2, r3
 8001a88:	4a1a      	ldr	r2, [pc, #104]	; (8001af4 <PWM_lCCU4_SetFreq+0xe8>)
 8001a8a:	fba2 2303 	umull	r2, r3, r2, r3
 8001a8e:	0b5b      	lsrs	r3, r3, #13
 8001a90:	60bb      	str	r3, [r7, #8]
    		     / ((uint32_t) 100 * PWM_DUTY_CYCLE_SCALE);

      XMC_CCU4_SLICE_SetPrescaler(handle_ptr->ccu4_slice_ptr, prescaler);
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	689a      	ldr	r2, [r3, #8]
 8001a96:	7dbb      	ldrb	r3, [r7, #22]
 8001a98:	4610      	mov	r0, r2
 8001a9a:	4619      	mov	r1, r3
 8001a9c:	f7ff fa6e 	bl	8000f7c <XMC_CCU4_SLICE_SetPrescaler>

      /* The period register is always one count less than calculated.*/
      period_value = period_value - (uint32_t)1;
 8001aa0:	693b      	ldr	r3, [r7, #16]
 8001aa2:	3b01      	subs	r3, #1
 8001aa4:	613b      	str	r3, [r7, #16]
      XMC_CCU4_SLICE_SetTimerPeriodMatch(handle_ptr->ccu4_slice_ptr, (uint16_t)(period_value));
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	689a      	ldr	r2, [r3, #8]
 8001aaa:	693b      	ldr	r3, [r7, #16]
 8001aac:	b29b      	uxth	r3, r3
 8001aae:	4610      	mov	r0, r2
 8001ab0:	4619      	mov	r1, r3
 8001ab2:	f7ff fe77 	bl	80017a4 <XMC_CCU4_SLICE_SetTimerPeriodMatch>

      XMC_CCU4_SLICE_SetTimerCompareMatch(handle_ptr->ccu4_slice_ptr, (uint16_t)compare);
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	689a      	ldr	r2, [r3, #8]
 8001aba:	68bb      	ldr	r3, [r7, #8]
 8001abc:	b29b      	uxth	r3, r3
 8001abe:	4610      	mov	r0, r2
 8001ac0:	4619      	mov	r1, r3
 8001ac2:	f7ff fe7d 	bl	80017c0 <XMC_CCU4_SLICE_SetTimerCompareMatch>

      XMC_CCU4_EnableShadowTransfer(handle_ptr->ccu4_kernel_ptr, handle_ptr->shadow_mask);
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	685a      	ldr	r2, [r3, #4]
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ace:	4610      	mov	r0, r2
 8001ad0:	4619      	mov	r1, r3
 8001ad2:	f7ff fe83 	bl	80017dc <XMC_CCU4_EnableShadowTransfer>

      handle_ptr->compare_value = compare;
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	68ba      	ldr	r2, [r7, #8]
 8001ada:	619a      	str	r2, [r3, #24]
      handle_ptr->period_value = period_value;
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	693a      	ldr	r2, [r7, #16]
 8001ae0:	61da      	str	r2, [r3, #28]
      }
      prescaler++;
    }

    /*Can't set the frequency if the required value is too small or when the required frequency is too large.*/
    if ((prescaler > PWM_MAX_PRESCALER) || ((uint32_t)0 == period_value))
 8001ae2:	e001      	b.n	8001ae8 <PWM_lCCU4_SetFreq+0xdc>
      XMC_DEBUG("PWM_lCCU4_SetFreq:frequency set")
    }
  }
  else
  {
    status = PWM_STATUS_FAILURE;
 8001ae4:	2301      	movs	r3, #1
 8001ae6:	75fb      	strb	r3, [r7, #23]
    XMC_DEBUG("PWM_lCCU4_SetFreq:Frequency could not be set")
  }


  return status;
 8001ae8:	7dfb      	ldrb	r3, [r7, #23]
} /* end of PWM_lCCU4_SetFreq() api */
 8001aea:	4618      	mov	r0, r3
 8001aec:	3718      	adds	r7, #24
 8001aee:	46bd      	mov	sp, r7
 8001af0:	bd80      	pop	{r7, pc}
 8001af2:	bf00      	nop
 8001af4:	d1b71759 	.word	0xd1b71759

08001af8 <PWM_Init>:
}

/*~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~*/
/* This function initializes the app */
PWM_STATUS_t PWM_Init(PWM_t *const handle_ptr)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b084      	sub	sp, #16
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	6078      	str	r0, [r7, #4]
  PWM_STATUS_t status;
  status = PWM_STATUS_FAILURE;
 8001b00:	2301      	movs	r3, #1
 8001b02:	73fb      	strb	r3, [r7, #15]

  XMC_ASSERT("PWM_Init:Invalid handle_ptr" , (handle_ptr != NULL));

#ifdef PWM_SLICE_USED_CCU4
  if (PWM_TIMER_SLICE_CCU4 == handle_ptr->timer_type)
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d104      	bne.n	8001b18 <PWM_Init+0x20>
  {
    status = PWM_lCCU4_Init(handle_ptr);
 8001b0e:	6878      	ldr	r0, [r7, #4]
 8001b10:	f7ff fe88 	bl	8001824 <PWM_lCCU4_Init>
 8001b14:	4603      	mov	r3, r0
 8001b16:	73fb      	strb	r3, [r7, #15]
  {
    status = PWM_lCCU8_Init(handle_ptr);
  }
#endif

  return (status);
 8001b18:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	3710      	adds	r7, #16
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	bd80      	pop	{r7, pc}
 8001b22:	bf00      	nop

08001b24 <PWM_Start>:

/*~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~*/
/* This function starts the PWM generation. This needs to be called even if external start is configured.*/
void PWM_Start(PWM_t *const handle_ptr)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	b082      	sub	sp, #8
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("PWM_Start:Invalid handle_ptr" , (handle_ptr != NULL));

#ifdef PWM_SLICE_USED_CCU4
  if (PWM_TIMER_SLICE_CCU4 == handle_ptr->timer_type)
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d102      	bne.n	8001b3c <PWM_Start+0x18>
  {
    PWM_lCCU4_Start(handle_ptr);
 8001b36:	6878      	ldr	r0, [r7, #4]
 8001b38:	f7ff ff04 	bl	8001944 <PWM_lCCU4_Start>
  if (PWM_TIMER_SLICE_CCU8 == handle_ptr->timer_type)
  {
    PWM_lCCU8_Start(handle_ptr);
  }
#endif
}
 8001b3c:	3708      	adds	r7, #8
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	bd80      	pop	{r7, pc}
 8001b42:	bf00      	nop

08001b44 <PWM_SetDutyCycle>:
}

/*~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~*/
/*This function is used to set the duty cycle (uint32_t) of the PWM waveform  */
PWM_STATUS_t PWM_SetDutyCycle(PWM_t *const handle_ptr, uint32_t duty_cycle)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	b084      	sub	sp, #16
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	6078      	str	r0, [r7, #4]
 8001b4c:	6039      	str	r1, [r7, #0]
  PWM_STATUS_t status;
  status = PWM_STATUS_FAILURE;
 8001b4e:	2301      	movs	r3, #1
 8001b50:	73fb      	strb	r3, [r7, #15]

  XMC_ASSERT("PWM_SetDutyCycle:Invalid handle_ptr" , (handle_ptr != NULL));

#ifdef PWM_SLICE_USED_CCU4
  if (PWM_TIMER_SLICE_CCU4 == handle_ptr->timer_type)
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d105      	bne.n	8001b68 <PWM_SetDutyCycle+0x24>
  {
    status = PWM_lCCU4_SetDutyCycle(handle_ptr, duty_cycle);
 8001b5c:	6878      	ldr	r0, [r7, #4]
 8001b5e:	6839      	ldr	r1, [r7, #0]
 8001b60:	f7ff ff14 	bl	800198c <PWM_lCCU4_SetDutyCycle>
 8001b64:	4603      	mov	r3, r0
 8001b66:	73fb      	strb	r3, [r7, #15]
  if (PWM_TIMER_SLICE_CCU8 == handle_ptr->timer_type)
  {
    status = PWM_lCCU8_SetDutyCycle(handle_ptr, duty_cycle);
  }
#endif
  return (status);
 8001b68:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b6a:	4618      	mov	r0, r3
 8001b6c:	3710      	adds	r7, #16
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	bd80      	pop	{r7, pc}
 8001b72:	bf00      	nop

08001b74 <PWM_SetFreq>:

/*~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~*/
/*This function changes the PWM frequency. Input parameter is the frequency value in Hz */
PWM_STATUS_t PWM_SetFreq(PWM_t *const handle_ptr, uint32_t pwm_freq_hz)
{
 8001b74:	b580      	push	{r7, lr}
 8001b76:	b084      	sub	sp, #16
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	6078      	str	r0, [r7, #4]
 8001b7c:	6039      	str	r1, [r7, #0]
  PWM_STATUS_t status;
  status = PWM_STATUS_FAILURE;
 8001b7e:	2301      	movs	r3, #1
 8001b80:	73fb      	strb	r3, [r7, #15]

  XMC_ASSERT("PWM_SetFreq:Invalid handle_ptr" , (handle_ptr != NULL));

#ifdef PWM_SLICE_USED_CCU4
  if (PWM_TIMER_SLICE_CCU4 == handle_ptr->timer_type)
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d105      	bne.n	8001b98 <PWM_SetFreq+0x24>
  {
    status = PWM_lCCU4_SetFreq(handle_ptr, pwm_freq_hz);
 8001b8c:	6878      	ldr	r0, [r7, #4]
 8001b8e:	6839      	ldr	r1, [r7, #0]
 8001b90:	f7ff ff3c 	bl	8001a0c <PWM_lCCU4_SetFreq>
 8001b94:	4603      	mov	r3, r0
 8001b96:	73fb      	strb	r3, [r7, #15]
  if (PWM_TIMER_SLICE_CCU8 == handle_ptr->timer_type)
  {
    status = PWM_lCCU8_SetFreq(handle_ptr, pwm_freq_hz);
  }
#endif
  return status;
 8001b98:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b9a:	4618      	mov	r0, r3
 8001b9c:	3710      	adds	r7, #16
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	bd80      	pop	{r7, pc}
 8001ba2:	bf00      	nop

08001ba4 <XMC_CCU4_StartPrescaler>:
 * \par<b>Related APIs:</b><br>
 * XMC_CCU4_Init()<BR> XMC_CCU4_EnableClock()<BR> XMC_CCU4_DisableClock()<BR> XMC_CCU4_StartPrescaler()<BR>
 * XMC_CCU4_StopPrescaler().
 */
__STATIC_INLINE void XMC_CCU4_StartPrescaler(XMC_CCU4_MODULE_t *const module)
{
 8001ba4:	b480      	push	{r7}
 8001ba6:	b083      	sub	sp, #12
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_CCU4_StartPrescaler:Invalid Module Pointer", XMC_CCU4_IsValidModule(module));
  module->GIDLC = (uint32_t) CCU4_GIDLC_SPRB_Msk;
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001bb2:	60da      	str	r2, [r3, #12]
}
 8001bb4:	370c      	adds	r7, #12
 8001bb6:	46bd      	mov	sp, r7
 8001bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bbc:	4770      	bx	lr
 8001bbe:	bf00      	nop

08001bc0 <GLOBAL_CCU4_Init>:
  return version;
}

/* Initializes the slice with the generated configuration */
GLOBAL_CCU4_STATUS_t GLOBAL_CCU4_Init(GLOBAL_CCU4_t* handle)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	b082      	sub	sp, #8
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("GLOBAL_CCU4_Init:NULL handler", (NULL != handle));

  if (false == handle->is_initialized)
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	7b5b      	ldrb	r3, [r3, #13]
 8001bcc:	f083 0301 	eor.w	r3, r3, #1
 8001bd0:	b2db      	uxtb	r3, r3
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d00f      	beq.n	8001bf6 <GLOBAL_CCU4_Init+0x36>
  {
    /* Enable CCU4 module */
    XMC_CCU4_Init(handle->module_ptr,handle->mcs_action);
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	689a      	ldr	r2, [r3, #8]
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	7b1b      	ldrb	r3, [r3, #12]
 8001bde:	4610      	mov	r0, r2
 8001be0:	4619      	mov	r1, r3
 8001be2:	f7ff f977 	bl	8000ed4 <XMC_CCU4_Init>
    /* Start the prescaler */
    XMC_CCU4_StartPrescaler(handle->module_ptr);
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	689b      	ldr	r3, [r3, #8]
 8001bea:	4618      	mov	r0, r3
 8001bec:	f7ff ffda 	bl	8001ba4 <XMC_CCU4_StartPrescaler>
    /* Restricts multiple initializations */
    handle->is_initialized = true;
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	2201      	movs	r2, #1
 8001bf4:	735a      	strb	r2, [r3, #13]
  }

  return (GLOBAL_CCU4_STATUS_SUCCESS);
 8001bf6:	2300      	movs	r3, #0
}
 8001bf8:	4618      	mov	r0, r3
 8001bfa:	3708      	adds	r7, #8
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	bd80      	pop	{r7, pc}

08001c00 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c00:	b480      	push	{r7}
 8001c02:	b085      	sub	sp, #20
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	f003 0307 	and.w	r3, r3, #7
 8001c0e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001c10:	4b0c      	ldr	r3, [pc, #48]	; (8001c44 <__NVIC_SetPriorityGrouping+0x44>)
 8001c12:	68db      	ldr	r3, [r3, #12]
 8001c14:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001c16:	68ba      	ldr	r2, [r7, #8]
 8001c18:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001c1c:	4013      	ands	r3, r2
 8001c1e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001c20:	68fb      	ldr	r3, [r7, #12]
 8001c22:	021a      	lsls	r2, r3, #8
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001c24:	68bb      	ldr	r3, [r7, #8]
 8001c26:	4313      	orrs	r3, r2
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
 8001c28:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001c2c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001c30:	60bb      	str	r3, [r7, #8]
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
  SCB->AIRCR =  reg_value;
 8001c32:	4a04      	ldr	r2, [pc, #16]	; (8001c44 <__NVIC_SetPriorityGrouping+0x44>)
 8001c34:	68bb      	ldr	r3, [r7, #8]
 8001c36:	60d3      	str	r3, [r2, #12]
}
 8001c38:	3714      	adds	r7, #20
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c40:	4770      	bx	lr
 8001c42:	bf00      	nop
 8001c44:	e000ed00 	.word	0xe000ed00

08001c48 <SystemCoreSetup>:
  .initialized = false
};	


void SystemCoreSetup(void)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	b082      	sub	sp, #8
 8001c4c:	af00      	add	r7, sp, #0
  uint32_t temp;

  NVIC_SetPriorityGrouping(1U);
 8001c4e:	2001      	movs	r0, #1
 8001c50:	f7ff ffd6 	bl	8001c00 <__NVIC_SetPriorityGrouping>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001c54:	b672      	cpsid	i
	
  /* relocate vector table */
  __disable_irq();

#if !defined(__TASKING__)
  SCB->VTOR = (uint32_t)(&__Vectors);
 8001c56:	4b21      	ldr	r3, [pc, #132]	; (8001cdc <SystemCoreSetup+0x94>)
 8001c58:	4a21      	ldr	r2, [pc, #132]	; (8001ce0 <SystemCoreSetup+0x98>)
 8001c5a:	609a      	str	r2, [r3, #8]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001c5c:	f3bf 8f4f 	dsb	sy
  \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 8001c60:	b662      	cpsie	i

  __DSB();
  __enable_irq();
	
#if ((__FPU_PRESENT == 1) && (__FPU_USED == 1))
  SCB->CPACR |= ((3UL << 10*2) |                 /* set CP10 Full Access */
 8001c62:	4a1e      	ldr	r2, [pc, #120]	; (8001cdc <SystemCoreSetup+0x94>)
 8001c64:	4b1d      	ldr	r3, [pc, #116]	; (8001cdc <SystemCoreSetup+0x94>)
 8001c66:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001c6a:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001c6e:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
				 (3UL << 11*2)  );               /* set CP11 Full Access */
#endif
  /* Set flash wait states */
  temp = FLASH0->FCON;
 8001c72:	4b1c      	ldr	r3, [pc, #112]	; (8001ce4 <SystemCoreSetup+0x9c>)
 8001c74:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001c78:	3314      	adds	r3, #20
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	607b      	str	r3, [r7, #4]
  temp &= ~FLASH_FCON_WSPFLASH_Msk;
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	f023 030f 	bic.w	r3, r3, #15
 8001c84:	607b      	str	r3, [r7, #4]
  temp |= PMU_FLASH_WS;
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	f043 0304 	orr.w	r3, r3, #4
 8001c8c:	607b      	str	r3, [r7, #4]
  FLASH0->FCON = temp;
 8001c8e:	4b15      	ldr	r3, [pc, #84]	; (8001ce4 <SystemCoreSetup+0x9c>)
 8001c90:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001c94:	3314      	adds	r3, #20
 8001c96:	687a      	ldr	r2, [r7, #4]
 8001c98:	601a      	str	r2, [r3, #0]


  /* Disable divide by zero trap */
  SCB->CCR &= ~SCB_CCR_DIV_0_TRP_Msk; 
 8001c9a:	4a10      	ldr	r2, [pc, #64]	; (8001cdc <SystemCoreSetup+0x94>)
 8001c9c:	4b0f      	ldr	r3, [pc, #60]	; (8001cdc <SystemCoreSetup+0x94>)
 8001c9e:	695b      	ldr	r3, [r3, #20]
 8001ca0:	f023 0310 	bic.w	r3, r3, #16
 8001ca4:	6153      	str	r3, [r2, #20]

  /* Disable unaligned memory access trap */
  SCB->CCR &= ~SCB_CCR_UNALIGN_TRP_Msk; 
 8001ca6:	4a0d      	ldr	r2, [pc, #52]	; (8001cdc <SystemCoreSetup+0x94>)
 8001ca8:	4b0c      	ldr	r3, [pc, #48]	; (8001cdc <SystemCoreSetup+0x94>)
 8001caa:	695b      	ldr	r3, [r3, #20]
 8001cac:	f023 0308 	bic.w	r3, r3, #8
 8001cb0:	6153      	str	r3, [r2, #20]

  /* Disable memory management fault */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8001cb2:	4a0a      	ldr	r2, [pc, #40]	; (8001cdc <SystemCoreSetup+0x94>)
 8001cb4:	4b09      	ldr	r3, [pc, #36]	; (8001cdc <SystemCoreSetup+0x94>)
 8001cb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cb8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001cbc:	6253      	str	r3, [r2, #36]	; 0x24

  /* Disable bus fault */
  SCB->SHCSR &= ~SCB_SHCSR_BUSFAULTENA_Msk;
 8001cbe:	4a07      	ldr	r2, [pc, #28]	; (8001cdc <SystemCoreSetup+0x94>)
 8001cc0:	4b06      	ldr	r3, [pc, #24]	; (8001cdc <SystemCoreSetup+0x94>)
 8001cc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cc4:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8001cc8:	6253      	str	r3, [r2, #36]	; 0x24

  /* Disable usage fault */
  SCB->SHCSR &= ~SCB_SHCSR_USGFAULTENA_Msk;
 8001cca:	4a04      	ldr	r2, [pc, #16]	; (8001cdc <SystemCoreSetup+0x94>)
 8001ccc:	4b03      	ldr	r3, [pc, #12]	; (8001cdc <SystemCoreSetup+0x94>)
 8001cce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cd0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001cd4:	6253      	str	r3, [r2, #36]	; 0x24
}
 8001cd6:	3708      	adds	r7, #8
 8001cd8:	46bd      	mov	sp, r7
 8001cda:	bd80      	pop	{r7, pc}
 8001cdc:	e000ed00 	.word	0xe000ed00
 8001ce0:	08000000 	.word	0x08000000
 8001ce4:	58001000 	.word	0x58001000

08001ce8 <CLOCK_XMC4_Init>:

/*
 * API to initialize the CLOCK_XMC4 APP TRAP events
 */
CLOCK_XMC4_STATUS_t CLOCK_XMC4_Init(CLOCK_XMC4_t *handle)
{
 8001ce8:	b480      	push	{r7}
 8001cea:	b085      	sub	sp, #20
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]
  CLOCK_XMC4_STATUS_t status = CLOCK_XMC4_STATUS_SUCCESS;
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	73fb      	strb	r3, [r7, #15]

  XMC_ASSERT("CLOCK_XMC4 APP handle function pointer uninitialized", (handle != NULL));

  handle->init_status = true;
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	2201      	movs	r2, #1
 8001cf8:	701a      	strb	r2, [r3, #0]

  return (status);
 8001cfa:	7bfb      	ldrb	r3, [r7, #15]
}
 8001cfc:	4618      	mov	r0, r3
 8001cfe:	3714      	adds	r7, #20
 8001d00:	46bd      	mov	sp, r7
 8001d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d06:	4770      	bx	lr

08001d08 <OSCHP_GetFrequency>:

#ifdef CLOCK_XMC4_OSCHP_ENABLED
/*  API to retrieve high precision external oscillator frequency */
uint32_t OSCHP_GetFrequency(void)
{
 8001d08:	b480      	push	{r7}
 8001d0a:	af00      	add	r7, sp, #0
  return (CLOCK_XMC4_OSCHP_FREQUENCY);
 8001d0c:	4b02      	ldr	r3, [pc, #8]	; (8001d18 <OSCHP_GetFrequency+0x10>)
}
 8001d0e:	4618      	mov	r0, r3
 8001d10:	46bd      	mov	sp, r7
 8001d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d16:	4770      	bx	lr
 8001d18:	00b71b00 	.word	0x00b71b00

08001d1c <SystemCoreClockSetup>:
* @note   -
* @param  None
* @retval None
*/
void SystemCoreClockSetup(void)
{
 8001d1c:	b5b0      	push	{r4, r5, r7, lr}
 8001d1e:	b086      	sub	sp, #24
 8001d20:	af00      	add	r7, sp, #0
  /* Local data structure for initializing the clock functional block */
  const XMC_SCU_CLOCK_CONFIG_t CLOCK_XMC4_0_CONFIG =
 8001d22:	4b13      	ldr	r3, [pc, #76]	; (8001d70 <SystemCoreClockSetup+0x54>)
 8001d24:	1d3c      	adds	r4, r7, #4
 8001d26:	461d      	mov	r5, r3
 8001d28:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001d2a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001d2c:	682b      	ldr	r3, [r5, #0]
 8001d2e:	6023      	str	r3, [r4, #0]
#endif
    /* Peripheral Clock Divider Value */
    .fperipheral_clkdiv = 1U
  };
  /* Initialize the SCU clock */
  XMC_SCU_CLOCK_Init(&CLOCK_XMC4_0_CONFIG);
 8001d30:	1d3b      	adds	r3, r7, #4
 8001d32:	4618      	mov	r0, r3
 8001d34:	f7fe fc1a 	bl	800056c <XMC_SCU_CLOCK_Init>
  /* RTC source clock */
  XMC_SCU_HIB_SetRtcClockSource(XMC_SCU_HIB_RTCCLKSRC_OSI);
 8001d38:	2000      	movs	r0, #0
 8001d3a:	f7fe fd0b 	bl	8000754 <XMC_SCU_HIB_SetRtcClockSource>
  
#ifdef CLOCK_XMC4_USBCLK_ENABLED  
  /* USB/SDMMC source clock */
  XMC_SCU_CLOCK_SetUsbClockSource(XMC_SCU_CLOCK_USBCLKSRC_USBPLL);
 8001d3e:	2000      	movs	r0, #0
 8001d40:	f7fe fcc0 	bl	80006c4 <XMC_SCU_CLOCK_SetUsbClockSource>
  /* USB/SDMMC divider setting */
  XMC_SCU_CLOCK_SetUsbClockDivider(4U);
 8001d44:	2004      	movs	r0, #4
 8001d46:	f7fe fd91 	bl	800086c <XMC_SCU_CLOCK_SetUsbClockDivider>
#endif
  /* Start USB PLL */
  XMC_SCU_CLOCK_EnableUsbPll();
 8001d4a:	f7fe fdf7 	bl	800093c <XMC_SCU_CLOCK_EnableUsbPll>
  XMC_SCU_CLOCK_StartUsbPll(1U, 32U);
 8001d4e:	2001      	movs	r0, #1
 8001d50:	2120      	movs	r1, #32
 8001d52:	f7fe fe03 	bl	800095c <XMC_SCU_CLOCK_StartUsbPll>

#ifdef CLOCK_XMC4_WDTCLK_ENABLED    
  /* WDT source clock */
  XMC_SCU_CLOCK_SetWdtClockSource(XMC_SCU_CLOCK_WDTCLKSRC_OFI);
 8001d56:	2000      	movs	r0, #0
 8001d58:	f7fe fcc8 	bl	80006ec <XMC_SCU_CLOCK_SetWdtClockSource>
  /* WDT divider setting */
  XMC_SCU_CLOCK_SetWdtClockDivider(1U);
 8001d5c:	2001      	movs	r0, #1
 8001d5e:	f7fe fdad 	bl	80008bc <XMC_SCU_CLOCK_SetWdtClockDivider>
#endif

#ifdef CLOCK_XMC4_EBUCLK_ENABLED 
  /* EBU divider setting */
  XMC_SCU_CLOCK_SetEbuClockDivider(1U);
 8001d62:	2001      	movs	r0, #1
 8001d64:	f7fe fd96 	bl	8000894 <XMC_SCU_CLOCK_SetEbuClockDivider>
#endif

}
 8001d68:	3718      	adds	r7, #24
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	bdb0      	pop	{r4, r5, r7, pc}
 8001d6e:	bf00      	nop
 8001d70:	08002068 	.word	0x08002068

08001d74 <DAVE_Init>:
 * @param[in]  None
 *
 * @return  DAVE_STATUS_t <BR>
 ******************************************************************************/
__WEAK DAVE_STATUS_t DAVE_Init(void)
{
 8001d74:	b580      	push	{r7, lr}
 8001d76:	b082      	sub	sp, #8
 8001d78:	af00      	add	r7, sp, #0
  DAVE_STATUS_t init_status;
  
  init_status = DAVE_STATUS_SUCCESS;
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	71fb      	strb	r3, [r7, #7]
     /** @Initialization of APPs Init Functions */
     init_status = (DAVE_STATUS_t)CLOCK_XMC4_Init(&CLOCK_XMC4_0);
 8001d7e:	480d      	ldr	r0, [pc, #52]	; (8001db4 <DAVE_Init+0x40>)
 8001d80:	f7ff ffb2 	bl	8001ce8 <CLOCK_XMC4_Init>
 8001d84:	4603      	mov	r3, r0
 8001d86:	71fb      	strb	r3, [r7, #7]

  if (init_status == DAVE_STATUS_SUCCESS)
 8001d88:	79fb      	ldrb	r3, [r7, #7]
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d104      	bne.n	8001d98 <DAVE_Init+0x24>
  {
	 /**  Initialization of PWM APP instance PWM_0 */
	 init_status = (DAVE_STATUS_t)PWM_Init(&PWM_0); 
 8001d8e:	480a      	ldr	r0, [pc, #40]	; (8001db8 <DAVE_Init+0x44>)
 8001d90:	f7ff feb2 	bl	8001af8 <PWM_Init>
 8001d94:	4603      	mov	r3, r0
 8001d96:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 8001d98:	79fb      	ldrb	r3, [r7, #7]
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d104      	bne.n	8001da8 <DAVE_Init+0x34>
  {
	 /**  Initialization of SYSTIMER APP instance SYSTIMER_0 */
	 init_status = (DAVE_STATUS_t)SYSTIMER_Init(&SYSTIMER_0); 
 8001d9e:	4807      	ldr	r0, [pc, #28]	; (8001dbc <DAVE_Init+0x48>)
 8001da0:	f7ff fbcc 	bl	800153c <SYSTIMER_Init>
 8001da4:	4603      	mov	r3, r0
 8001da6:	71fb      	strb	r3, [r7, #7]
   }  
  return init_status;
 8001da8:	79fb      	ldrb	r3, [r7, #7]
} /**  End of function DAVE_Init */
 8001daa:	4618      	mov	r0, r3
 8001dac:	3708      	adds	r7, #8
 8001dae:	46bd      	mov	sp, r7
 8001db0:	bd80      	pop	{r7, pc}
 8001db2:	bf00      	nop
 8001db4:	1ffe8854 	.word	0x1ffe8854
 8001db8:	1ffe8800 	.word	0x1ffe8800
 8001dbc:	1ffe8850 	.word	0x1ffe8850

08001dc0 <callback>:
 * code.
 */

int delay1000;

void callback() {
 8001dc0:	b480      	push	{r7}
 8001dc2:	af00      	add	r7, sp, #0
	if(delay1000 > 0) delay1000--;
 8001dc4:	4b06      	ldr	r3, [pc, #24]	; (8001de0 <callback+0x20>)
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	dd04      	ble.n	8001dd6 <callback+0x16>
 8001dcc:	4b04      	ldr	r3, [pc, #16]	; (8001de0 <callback+0x20>)
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	3b01      	subs	r3, #1
 8001dd2:	4a03      	ldr	r2, [pc, #12]	; (8001de0 <callback+0x20>)
 8001dd4:	6013      	str	r3, [r2, #0]
}
 8001dd6:	46bd      	mov	sp, r7
 8001dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ddc:	4770      	bx	lr
 8001dde:	bf00      	nop
 8001de0:	1ffe8978 	.word	0x1ffe8978

08001de4 <delay>:

void delay(int d) {
 8001de4:	b480      	push	{r7}
 8001de6:	b083      	sub	sp, #12
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	6078      	str	r0, [r7, #4]
	delay1000 = d;
 8001dec:	4a06      	ldr	r2, [pc, #24]	; (8001e08 <delay+0x24>)
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	6013      	str	r3, [r2, #0]
	while(delay1000 > 0);
 8001df2:	bf00      	nop
 8001df4:	4b04      	ldr	r3, [pc, #16]	; (8001e08 <delay+0x24>)
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	dcfb      	bgt.n	8001df4 <delay+0x10>
}
 8001dfc:	370c      	adds	r7, #12
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e04:	4770      	bx	lr
 8001e06:	bf00      	nop
 8001e08:	1ffe8978 	.word	0x1ffe8978

08001e0c <setFrequency>:

void setFrequency(int freq) {
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	b082      	sub	sp, #8
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
	PWM_SetDutyCycle(&PWM_0, freq/2);
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	0fda      	lsrs	r2, r3, #31
 8001e18:	4413      	add	r3, r2
 8001e1a:	105b      	asrs	r3, r3, #1
 8001e1c:	4805      	ldr	r0, [pc, #20]	; (8001e34 <setFrequency+0x28>)
 8001e1e:	4619      	mov	r1, r3
 8001e20:	f7ff fe90 	bl	8001b44 <PWM_SetDutyCycle>
	PWM_SetFreq(&PWM_0, freq);
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	4803      	ldr	r0, [pc, #12]	; (8001e34 <setFrequency+0x28>)
 8001e28:	4619      	mov	r1, r3
 8001e2a:	f7ff fea3 	bl	8001b74 <PWM_SetFreq>
}
 8001e2e:	3708      	adds	r7, #8
 8001e30:	46bd      	mov	sp, r7
 8001e32:	bd80      	pop	{r7, pc}
 8001e34:	1ffe8800 	.word	0x1ffe8800

08001e38 <sound>:

void stop() {
	PWM_SetDutyCycle(&PWM_0, 0);
}

void sound(char ch) {
 8001e38:	b5b0      	push	{r4, r5, r7, lr}
 8001e3a:	b090      	sub	sp, #64	; 0x40
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	4603      	mov	r3, r0
 8001e40:	71fb      	strb	r3, [r7, #7]
	int soundTable[] = {261, 277, 293, 311, 329, 349, 369, 392, 415, 440, 466, 493, 523};
 8001e42:	4b49      	ldr	r3, [pc, #292]	; (8001f68 <sound+0x130>)
 8001e44:	f107 040c 	add.w	r4, r7, #12
 8001e48:	461d      	mov	r5, r3
 8001e4a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001e4c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001e4e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001e50:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001e52:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001e54:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001e56:	682b      	ldr	r3, [r5, #0]
 8001e58:	6023      	str	r3, [r4, #0]
	switch(ch) {
 8001e5a:	79fb      	ldrb	r3, [r7, #7]
 8001e5c:	3b43      	subs	r3, #67	; 0x43
 8001e5e:	2b24      	cmp	r3, #36	; 0x24
 8001e60:	d87e      	bhi.n	8001f60 <sound+0x128>
 8001e62:	a201      	add	r2, pc, #4	; (adr r2, 8001e68 <sound+0x30>)
 8001e64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e68:	08001f07 	.word	0x08001f07
 8001e6c:	08001f1b 	.word	0x08001f1b
 8001e70:	08001f61 	.word	0x08001f61
 8001e74:	08001f39 	.word	0x08001f39
 8001e78:	08001f4d 	.word	0x08001f4d
 8001e7c:	08001f61 	.word	0x08001f61
 8001e80:	08001f61 	.word	0x08001f61
 8001e84:	08001f61 	.word	0x08001f61
 8001e88:	08001f61 	.word	0x08001f61
 8001e8c:	08001f61 	.word	0x08001f61
 8001e90:	08001f61 	.word	0x08001f61
 8001e94:	08001f61 	.word	0x08001f61
 8001e98:	08001f61 	.word	0x08001f61
 8001e9c:	08001f61 	.word	0x08001f61
 8001ea0:	08001f61 	.word	0x08001f61
 8001ea4:	08001f61 	.word	0x08001f61
 8001ea8:	08001f61 	.word	0x08001f61
 8001eac:	08001f61 	.word	0x08001f61
 8001eb0:	08001f61 	.word	0x08001f61
 8001eb4:	08001f61 	.word	0x08001f61
 8001eb8:	08001f61 	.word	0x08001f61
 8001ebc:	08001f61 	.word	0x08001f61
 8001ec0:	08001f61 	.word	0x08001f61
 8001ec4:	08001f61 	.word	0x08001f61
 8001ec8:	08001f61 	.word	0x08001f61
 8001ecc:	08001f61 	.word	0x08001f61
 8001ed0:	08001f61 	.word	0x08001f61
 8001ed4:	08001f61 	.word	0x08001f61
 8001ed8:	08001f61 	.word	0x08001f61
 8001edc:	08001f61 	.word	0x08001f61
 8001ee0:	08001f61 	.word	0x08001f61
 8001ee4:	08001f57 	.word	0x08001f57
 8001ee8:	08001efd 	.word	0x08001efd
 8001eec:	08001f11 	.word	0x08001f11
 8001ef0:	08001f25 	.word	0x08001f25
 8001ef4:	08001f2f 	.word	0x08001f2f
 8001ef8:	08001f43 	.word	0x08001f43
		case 'c': setFrequency(soundTable[0]); break;
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	4618      	mov	r0, r3
 8001f00:	f7ff ff84 	bl	8001e0c <setFrequency>
 8001f04:	e02c      	b.n	8001f60 <sound+0x128>
		case 'C': setFrequency(soundTable[1]); break;
 8001f06:	693b      	ldr	r3, [r7, #16]
 8001f08:	4618      	mov	r0, r3
 8001f0a:	f7ff ff7f 	bl	8001e0c <setFrequency>
 8001f0e:	e027      	b.n	8001f60 <sound+0x128>
		case 'd': setFrequency(soundTable[2]); break;
 8001f10:	697b      	ldr	r3, [r7, #20]
 8001f12:	4618      	mov	r0, r3
 8001f14:	f7ff ff7a 	bl	8001e0c <setFrequency>
 8001f18:	e022      	b.n	8001f60 <sound+0x128>
		case 'D': setFrequency(soundTable[3]); break;
 8001f1a:	69bb      	ldr	r3, [r7, #24]
 8001f1c:	4618      	mov	r0, r3
 8001f1e:	f7ff ff75 	bl	8001e0c <setFrequency>
 8001f22:	e01d      	b.n	8001f60 <sound+0x128>
		case 'e': setFrequency(soundTable[4]); break;
 8001f24:	69fb      	ldr	r3, [r7, #28]
 8001f26:	4618      	mov	r0, r3
 8001f28:	f7ff ff70 	bl	8001e0c <setFrequency>
 8001f2c:	e018      	b.n	8001f60 <sound+0x128>
		case 'f': setFrequency(soundTable[5]); break;
 8001f2e:	6a3b      	ldr	r3, [r7, #32]
 8001f30:	4618      	mov	r0, r3
 8001f32:	f7ff ff6b 	bl	8001e0c <setFrequency>
 8001f36:	e013      	b.n	8001f60 <sound+0x128>
		case 'F': setFrequency(soundTable[6]); break;
 8001f38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	f7ff ff66 	bl	8001e0c <setFrequency>
 8001f40:	e00e      	b.n	8001f60 <sound+0x128>
		case 'g': setFrequency(soundTable[7]); break;
 8001f42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f44:	4618      	mov	r0, r3
 8001f46:	f7ff ff61 	bl	8001e0c <setFrequency>
 8001f4a:	e009      	b.n	8001f60 <sound+0x128>
		case 'G': setFrequency(soundTable[8]); break;
 8001f4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f4e:	4618      	mov	r0, r3
 8001f50:	f7ff ff5c 	bl	8001e0c <setFrequency>
 8001f54:	e004      	b.n	8001f60 <sound+0x128>
		case 'b': setFrequency(soundTable[9]); break;
 8001f56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001f58:	4618      	mov	r0, r3
 8001f5a:	f7ff ff57 	bl	8001e0c <setFrequency>
 8001f5e:	bf00      	nop
	}
}
 8001f60:	3740      	adds	r7, #64	; 0x40
 8001f62:	46bd      	mov	sp, r7
 8001f64:	bdb0      	pop	{r4, r5, r7, pc}
 8001f66:	bf00      	nop
 8001f68:	0800207c 	.word	0x0800207c

08001f6c <main>:

int main(void)
{
 8001f6c:	b5b0      	push	{r4, r5, r7, lr}
 8001f6e:	b08c      	sub	sp, #48	; 0x30
 8001f70:	af00      	add	r7, sp, #0
  DAVE_STATUS_t status;

  status = DAVE_Init();           /* Initialization of DAVE APPs  */
 8001f72:	f7ff feff 	bl	8001d74 <DAVE_Init>
 8001f76:	4603      	mov	r3, r0
 8001f78:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  if (status != DAVE_STATUS_SUCCESS)
 8001f7c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d000      	beq.n	8001f86 <main+0x1a>
    XMC_DEBUG("DAVE APPs initialization failed\n");

    while(1U)
    {

    }
 8001f84:	e7fe      	b.n	8001f84 <main+0x18>
  }

  int id = SYSTIMER_CreateTimer(1000, SYSTIMER_MODE_PERIODIC, callback, NULL);
 8001f86:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001f8a:	2101      	movs	r1, #1
 8001f8c:	4a17      	ldr	r2, [pc, #92]	; (8001fec <main+0x80>)
 8001f8e:	2300      	movs	r3, #0
 8001f90:	f7ff fb0e 	bl	80015b0 <SYSTIMER_CreateTimer>
 8001f94:	4603      	mov	r3, r0
 8001f96:	627b      	str	r3, [r7, #36]	; 0x24
  SYSTIMER_StartTimer(id);
 8001f98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f9a:	4618      	mov	r0, r3
 8001f9c:	f7ff fba6 	bl	80016ec <SYSTIMER_StartTimer>

  PWM_Start(&PWM_0);
 8001fa0:	4813      	ldr	r0, [pc, #76]	; (8001ff0 <main+0x84>)
 8001fa2:	f7ff fdbf 	bl	8001b24 <PWM_Start>

  /* Placeholder for user application code. The while loop below can be replaced with user application code. */
  while(1U)
  {
  	const char music[] = {"eDeDebdcaceabeGbceeDeDebdcaceabecba"};
 8001fa6:	4b13      	ldr	r3, [pc, #76]	; (8001ff4 <main+0x88>)
 8001fa8:	463c      	mov	r4, r7
 8001faa:	461d      	mov	r5, r3
 8001fac:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001fae:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001fb0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001fb2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001fb4:	682b      	ldr	r3, [r5, #0]
 8001fb6:	6023      	str	r3, [r4, #0]
  	for(int i = 0; i < strlen(music); i++) {
 8001fb8:	2300      	movs	r3, #0
 8001fba:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001fbc:	e00d      	b.n	8001fda <main+0x6e>
  		sound(music[i]);
 8001fbe:	463a      	mov	r2, r7
 8001fc0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001fc2:	4413      	add	r3, r2
 8001fc4:	781b      	ldrb	r3, [r3, #0]
 8001fc6:	4618      	mov	r0, r3
 8001fc8:	f7ff ff36 	bl	8001e38 <sound>
  		delay(500);
 8001fcc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001fd0:	f7ff ff08 	bl	8001de4 <delay>

  /* Placeholder for user application code. The while loop below can be replaced with user application code. */
  while(1U)
  {
  	const char music[] = {"eDeDebdcaceabeGbceeDeDebdcaceabecba"};
  	for(int i = 0; i < strlen(music); i++) {
 8001fd4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001fd6:	3301      	adds	r3, #1
 8001fd8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001fda:	6afc      	ldr	r4, [r7, #44]	; 0x2c
 8001fdc:	463b      	mov	r3, r7
 8001fde:	4618      	mov	r0, r3
 8001fe0:	f000 f830 	bl	8002044 <strlen>
 8001fe4:	4603      	mov	r3, r0
 8001fe6:	429c      	cmp	r4, r3
 8001fe8:	d3e9      	bcc.n	8001fbe <main+0x52>
  		sound(music[i]);
  		delay(500);
  	}
  }
 8001fea:	e7dc      	b.n	8001fa6 <main+0x3a>
 8001fec:	08001dc1 	.word	0x08001dc1
 8001ff0:	1ffe8800 	.word	0x1ffe8800
 8001ff4:	080020b0 	.word	0x080020b0

08001ff8 <__libc_init_array>:
 8001ff8:	b570      	push	{r4, r5, r6, lr}
 8001ffa:	4b0e      	ldr	r3, [pc, #56]	; (8002034 <__libc_init_array+0x3c>)
 8001ffc:	4c0e      	ldr	r4, [pc, #56]	; (8002038 <__libc_init_array+0x40>)
 8001ffe:	1ae4      	subs	r4, r4, r3
 8002000:	10a4      	asrs	r4, r4, #2
 8002002:	2500      	movs	r5, #0
 8002004:	461e      	mov	r6, r3
 8002006:	42a5      	cmp	r5, r4
 8002008:	d004      	beq.n	8002014 <__libc_init_array+0x1c>
 800200a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800200e:	4798      	blx	r3
 8002010:	3501      	adds	r5, #1
 8002012:	e7f8      	b.n	8002006 <__libc_init_array+0xe>
 8002014:	f7ff f834 	bl	8001080 <_init>
 8002018:	4c08      	ldr	r4, [pc, #32]	; (800203c <__libc_init_array+0x44>)
 800201a:	4b09      	ldr	r3, [pc, #36]	; (8002040 <__libc_init_array+0x48>)
 800201c:	1ae4      	subs	r4, r4, r3
 800201e:	10a4      	asrs	r4, r4, #2
 8002020:	2500      	movs	r5, #0
 8002022:	461e      	mov	r6, r3
 8002024:	42a5      	cmp	r5, r4
 8002026:	d004      	beq.n	8002032 <__libc_init_array+0x3a>
 8002028:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800202c:	4798      	blx	r3
 800202e:	3501      	adds	r5, #1
 8002030:	e7f8      	b.n	8002024 <__libc_init_array+0x2c>
 8002032:	bd70      	pop	{r4, r5, r6, pc}
 8002034:	1ffe8844 	.word	0x1ffe8844
 8002038:	1ffe8844 	.word	0x1ffe8844
 800203c:	1ffe8844 	.word	0x1ffe8844
 8002040:	1ffe8844 	.word	0x1ffe8844

08002044 <strlen>:
 8002044:	4603      	mov	r3, r0
 8002046:	f813 2b01 	ldrb.w	r2, [r3], #1
 800204a:	2a00      	cmp	r2, #0
 800204c:	d1fb      	bne.n	8002046 <strlen+0x2>
 800204e:	1a18      	subs	r0, r3, r0
 8002050:	3801      	subs	r0, #1
 8002052:	4770      	bx	lr

08002054 <PWM_0_compare_config>:
 8002054:	0000 0000 0001 0000                         ........

0800205c <PWM_0_gpio_out_config>:
 800205c:	0098 0000 0000 0001 0004 0000 0230 0101     ............0...
 800206c:	0000 0001 0000 0000 0000 0001 0102 0101     ................
 800207c:	0105 0000 0115 0000 0125 0000 0137 0000     ........%...7...
 800208c:	0149 0000 015d 0000 0171 0000 0188 0000     I...]...q.......
 800209c:	019f 0000 01b8 0000 01d2 0000 01ed 0000     ................
 80020ac:	020b 0000 4465 4465 6265 6364 6361 6165     ....eDeDebdcacea
 80020bc:	6562 6247 6563 4465 4465 6265 6364 6361     beGbceeDeDebdcac
 80020cc:	6165 6562 6263 0061                         eabecba.
