vsim work.processor -voptargs=+acc
# vsim work.processor -voptargs="+acc" 
# Start time: 19:30:06 on Dec 28,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt3
# Loading sv_std.std
# Loading work.processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.var_reg(fast)
# Loading work.var_reg(fast__1)
# Loading work.mem_fetch(fast)
# Loading work.decode_stage(fast)
# Loading work.var_reg(fast__2)
# Loading work.var_reg(fast__3)
# Loading work.var_reg(fast__4)
# Loading work.var_reg(fast__5)
# Loading work.sm(fast)
# Loading work.reg_file(fast)
# Loading work.execute_stage(fast)
# Loading work.forwarding_unit(fast)
# Loading work.branch_controller(fast)
# Loading work.var_reg_with_enable(fast)
# Loading work.var_reg(fast__6)
# Loading work.var_reg(fast__7)
# Loading work.var_reg(fast__8)
# Loading work.alu(fast)
# Loading work.memory_stage(fast)
# Loading work.memory_stage_without_buffers(fast)
# Loading work.write_back_stage(fast)
# Loading work.var_reg_with_enable(fast__1)
# Compile of decode_stage.sv was successful.
# Compile of reg_file.v was successful.
# Compile of sign_extend.v was successful.
# Compile of sm.sv was successful.
# Compile of alu.sv was successful.
# Compile of branch_controller.sv was successful.
# Compile of execute_stage.sv was successful.
# Compile of execute_stage_tb.sv was successful.
# Compile of forwarding_unit.sv was successful.
# Compile of fetch_stage.sv was successful.
# Compile of mem_fetch.sv was successful.
# Compile of write_back_stage.v was successful.
# Compile of processor.sv was successful.
# Compile of var_reg.v was successful.
# Compile of var_reg_with_enable.v was successful.
# Compile of memory_stage.sv was successful.
# Compile of memory_stage_without_buffers.sv was successful.
# 17 compiles, 0 failed with no errors.
add wave -position end  sim:/processor/clk
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: aatta  Hostname: MYLOLY  ProcessID: 14980
#           Attempting to use alternate WLF file "./wlft0e9kwz".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft0e9kwz
add wave -position end  sim:/processor/rst
add wave -position end  sim:/processor/instruction
add wave -position end  sim:/processor/interrupt_signal
add wave -position end  sim:/processor/out_port
add wave -position end  sim:/processor/input_port
add wave -position end  sim:/processor/decode_stage_dut/reg_file_dut/reg_file
force -freeze sim:/processor/rst 1 0 -cancel 20
force -freeze sim:/processor/clk 1 0, 0 {5 ps} -r 10
# ** UI-Msg: (vsim-168) The time value, 5 ps, is smaller than the simulator resolution so no run occurred.
force -freeze sim:/processor/clk 1 0, 0 {5 ns} -r 10
force -freeze sim:/processor/rst 1 0 -cancel 20
run
mem load -skip 0 -filltype value -filldata 6000 -fillradix hexadecimal /processor/fetch_stage_dut/mem_fetch_dut/instruction_memory
force -freeze sim:/processor/input_port 16'hAEAE 0
run
run
run
run
run
run
run
mem load -skip 0 -filltype value -filldata 6200 -fillradix hexadecimal /processor/fetch_stage_dut/mem_fetch_dut/instruction_memory
run
run
run
force -freeze sim:/processor/input_port 16'h1 0
run
run
run
run
run
mem load -skip 0 -filltype value -filldata 8400 -fillradix hexadecimal /processor/fetch_stage_dut/mem_fetch_dut/instruction_memory
run
mem load -skip 0 -filltype value -filldata 1c40 -fillradix hexadecimal /processor/fetch_stage_dut/mem_fetch_dut/instruction_memory
run
run
run
run
run
run
run
mem load -skip 0 -filltype value -filldata 2040 -fillradix hexadecimal /processor/fetch_stage_dut/mem_fetch_dut/instruction_memory
run
run
run
run
run
run
add wave -position end  sim:/processor/execute_stage_dut/flag_register
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run 300
run 300
run 300
run 3000
run 3000
run 3000
run 3000
run 3000
run 3000
run 3000
run 3000
run 30000
run 30000
run 30000
run 30000
run 30000
run 30000
run 30000
run 30000
run 30000
run 30000
run 30000
run 30000
mem load -skip 0 -filltype value -filldata 2840 -fillradix hexadecimal /processor/fetch_stage_dut/mem_fetch_dut/instruction_memory
run
run
run
mem load -skip 0 -filltype value -filldata 3840 -fillradix hexadecimal /processor/fetch_stage_dut/mem_fetch_dut/instruction_memory
run
run
run
run

run
mem load -skip 0 -filltype value -filldata a901 -fillradix hexadecimal /processor/fetch_stage_dut/mem_fetch_dut/instruction_memory
run
run
run
run
run
mem load -skip 0 -filltype value -filldata a801 -fillradix hexadecimal /processor/fetch_stage_dut/mem_fetch_dut/instruction_memory
run
run
run
run
add wave -position end  sim:/processor/execute_stage_dut/shamt
run
run
run
mem load -skip 0 -filltype value -filldata ac01 -fillradix hexadecimal /processor/fetch_stage_dut/mem_fetch_dut/instruction_memory
run
run
run
run
run
run
run
run
run
run
run
run
run
add wave -position 19  sim:/processor/execute_stage_dut/alu_dut/alu_carry
run
run
run
run
run
run
mem load -filltype value -filldata {AAAA000 } -fillradix hexadecimal /processor/decode_stage_dut/reg_file_dut/reg_file(3)
# (vsim-3862) Too many digits in data 'AAAA000'.
mem load -filltype value -filldata AAAA -fillradix hexadecimal /processor/decode_stage_dut/reg_file_dut/reg_file(3)
run
mem load -filltype value -filldata FFFF -fillradix hexadecimal /processor/decode_stage_dut/reg_file_dut/reg_file(4)
run
add wave -position end  sim:/processor/execute_stage_dut/alu_dut/carry
run
add wave -position end  sim:/processor/execute_stage_dut/alu_dut/carry_sel
run
mem load -filltype value -filldata {FFFF } -fillradix hexadecimal /processor/decode_stage_dut/reg_file_dut/reg_file(4)
run
run
run
run
run
run
run
run
run
run
run
mem load -skip 0 -filltype value -filldata ac01 -fillradix hexadecimal /processor/fetch_stage_dut/mem_fetch_dut/instruction_memory
mem load -skip 0 -filltype value -filldata 4000 -fillradix hexadecimal /processor/fetch_stage_dut/mem_fetch_dut/instruction_memory
run 100
run 100
run 100

run 100
mem load -filltype value -filldata FFFF -fillradix hexadecimal /processor/decode_stage_dut/reg_file_dut/reg_file(4)
mem load -skip 0 -filltype value -filldata ac01 -fillradix hexadecimal /processor/fetch_stage_dut/mem_fetch_dut/instruction_memory
run 100
run
# Causality operation skipped due to absence of debug database file
mem save -o reg.mem -f mti -data symbolic -addr decimal /processor/decode_stage_dut/reg_file_dut/reg_file
mem load -filltype value -filldata 00 -fillradix hexadecimal /processor/decode_stage_dut/reg_file_dut/reg_file(3)
mem load -i reg.mem -startaddress 0 -endaddress 7 /processor/decode_stage_dut/reg_file_dut/reg_file
mem load -filltype value -filldata 4355 -fillradix hexadecimal /processor/decode_stage_dut/reg_file_dut/reg_file(3)
mem load -i reg.mem -startaddress 0 -endaddress 7 /processor/decode_stage_dut/reg_file_dut/reg_file
