cocci_test_suite() {
	u64 cocci_id/* drivers/edac/cell_edac.c 82 */;
	struct cell_edac_priv *cocci_id/* drivers/edac/cell_edac.c 81 */;
	struct mem_ctl_info *cocci_id/* drivers/edac/cell_edac.c 79 */;
	void cocci_id/* drivers/edac/cell_edac.c 79 */;
	unsigned long cocci_id/* drivers/edac/cell_edac.c 38 */;
	struct csrow_info *cocci_id/* drivers/edac/cell_edac.c 37 */;
	int cocci_id/* drivers/edac/cell_edac.c 34 */;
	void __exit cocci_id/* drivers/edac/cell_edac.c 272 */;
	struct cbe_mic_tm_regs cocci_id/* drivers/edac/cell_edac.c 256 */;
	int __init cocci_id/* drivers/edac/cell_edac.c 253 */;
	struct platform_driver cocci_id/* drivers/edac/cell_edac.c 245 */;
	struct cell_edac_priv {
		struct cbe_mic_tm_regs __iomem *regs;
		int node;
		int chanmask;
#ifdef DEBUG
		u64 prev_fir;
#endif
	} cocci_id/* drivers/edac/cell_edac.c 24 */;
	struct cell_edac_priv cocci_id/* drivers/edac/cell_edac.c 209 */;
	struct edac_mc_layer cocci_id/* drivers/edac/cell_edac.c 172 */[2];
	struct cbe_mic_tm_regs __iomem *cocci_id/* drivers/edac/cell_edac.c 170 */;
	struct platform_device *cocci_id/* drivers/edac/cell_edac.c 168 */;
	struct resource cocci_id/* drivers/edac/cell_edac.c 138 */;
	u32 cocci_id/* drivers/edac/cell_edac.c 135 */;
	struct device_node *cocci_id/* drivers/edac/cell_edac.c 133 */;
	struct dimm_info *cocci_id/* drivers/edac/cell_edac.c 131 */;
}
