
####################################################################################
# Generated by Vivado 2021.2 built on 'Tue Oct 19 02:47:39 MDT 2021' by 'xbuild'
# Command Used: write_xdc -force -exclude_timing ./xilinx_zcu102_base_wrapper_physical_golden.xdc
####################################################################################


####################################################################################
# Constraints from file : 'xilinx_zcu102_base_proc_sys_reset_3_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'xilinx_zcu102_base_ps_e_0.xdc'
####################################################################################

##############################PS XDC#########################################
############################################################################
##
##  Xilinx, Inc. 2006            www.xilinx.com
############################################################################
##  File name :       psu_constraints.xdc
##
##  Details :     Constraints file
##                    FPGA family:       zynq
##                    FPGA:              PROD-2
##                    Device Size:       xczu9eg
##                    Package:           ffvb1156
##                    Speedgrade:        -2
##
##
############################################################################
############################################################################
############################################################################
# Clock constraints                                                        #
############################################################################



current_instance xilinx_zcu102_base_i/ps_e/inst
set_property DONT_TOUCH true [get_cells PS8_i]


####################################################################################
# Constraints from file : 'xilinx_zcu102_base_proc_sys_reset_6_0.xdc'
####################################################################################


# file: xilinx_zcu102_base_proc_sys_reset_6_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'xilinx_zcu102_base_proc_sys_reset_6_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'xilinx_zcu102_base_proc_sys_reset_5_0.xdc'
####################################################################################


# file: xilinx_zcu102_base_proc_sys_reset_5_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'xilinx_zcu102_base_proc_sys_reset_5_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'xilinx_zcu102_base_proc_sys_reset_4_0.xdc'
####################################################################################


# file: xilinx_zcu102_base_proc_sys_reset_4_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'xilinx_zcu102_base_proc_sys_reset_4_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'xilinx_zcu102_base_proc_sys_reset_3_0.xdc'
####################################################################################


# file: xilinx_zcu102_base_proc_sys_reset_3_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'xilinx_zcu102_base_axi_intc_0_0.xdc'
####################################################################################

# file: xilinx_zcu102_base_axi_intc_0_0.xdc
# (c) Copyright 1984 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.


####################################################################################
# Constraints from file : 'xilinx_zcu102_base_proc_sys_reset_2_0.xdc'
####################################################################################


# file: xilinx_zcu102_base_proc_sys_reset_2_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'xilinx_zcu102_base_proc_sys_reset_2_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'xilinx_zcu102_base_proc_sys_reset_1_0.xdc'
####################################################################################


# file: xilinx_zcu102_base_proc_sys_reset_1_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'xilinx_zcu102_base_proc_sys_reset_1_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'xilinx_zcu102_base_proc_sys_reset_0_0.xdc'
####################################################################################


# file: xilinx_zcu102_base_proc_sys_reset_0_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.



####################################################################################
# Constraints from file : 'xilinx_zcu102_base_proc_sys_reset_0_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'xilinx_zcu102_base_clk_wiz_0_0.xdc'
####################################################################################


# file: xilinx_zcu102_base_clk_wiz_0_0.xdc
#
# (c) Copyright 2008 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.
#

# Input clock periods. These duplicate the values entered for the
# input clocks. You can use these to time your system. If required
# commented constraints can be used in the top level xdc
#----------------------------------------------------------------
# Connect to input port when clock capable pin is selected for input


current_instance -quiet
current_instance xilinx_zcu102_base_i/clk_wiz_0/inst
set_property PHASESHIFT_MODE LATENCY [get_cells -hierarchical *adv*]


####################################################################################
# Constraints from file : 'xilinx_zcu102_base_clk_wiz_0_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'xilinx_zcu102_base_axi_intc_0_0_clocks.xdc'
####################################################################################

# file: xilinx_zcu102_base_axi_intc_0_0_clocks.xdc
# (c) Copyright 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.


####################################################################################
# Constraints from file : 'xilinx_zcu102_base_axi_register_slice_0_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "xilinx_zcu102_base_axi_register_slice_0_0"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'xilinx_zcu102_base_auto_us_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_dwidth_converter Component "xilinx_zcu102_base_auto_us_0"
###############################################################################################################
#
# This component is not configured to perform asynchronous clock-domain-crossing.
# No timing core-level constraints are needed.
# (Synchronous clock-domain-crossings, if any, remain covered by your system-level PERIOD constraints.)


####################################################################################
# Constraints from file : 'xilinx_zcu102_base_m01_regslice_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "xilinx_zcu102_base_m01_regslice_0"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'xilinx_zcu102_base_auto_cc_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_clock_converter Component "xilinx_zcu102_base_auto_cc_0"
###############################################################################################################
#
# This component is not configured to perform asynchronous clock-domain-crossing.
# No timing core-level constraints are needed.
# (Synchronous clock-domain-crossings, if any, remain covered by your system-level PERIOD constraints.)





####################################################################################
# Constraints from file : 'xilinx_zcu102_base_m02_regslice_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "xilinx_zcu102_base_m02_regslice_0"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'xilinx_zcu102_base_auto_cc_1_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_clock_converter Component "xilinx_zcu102_base_auto_cc_1"
###############################################################################################################
#
# This component is not configured to perform asynchronous clock-domain-crossing.
# No timing core-level constraints are needed.
# (Synchronous clock-domain-crossings, if any, remain covered by your system-level PERIOD constraints.)





####################################################################################
# Constraints from file : 'xilinx_zcu102_base_m03_regslice_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_register_slice Component "xilinx_zcu102_base_m03_regslice_0"
###############################################################################################################
#
# This component is not configured in a multi-SLR crossing mode.
# No timing core-level constraints are needed.
#
#



####################################################################################
# Constraints from file : 'xilinx_zcu102_base_auto_cc_2_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_clock_converter Component "xilinx_zcu102_base_auto_cc_2"
###############################################################################################################
#
# This component is not configured to perform asynchronous clock-domain-crossing.
# No timing core-level constraints are needed.
# (Synchronous clock-domain-crossings, if any, remain covered by your system-level PERIOD constraints.)





####################################################################################
# Constraints from file : 'timing_clocks.xdc'
####################################################################################

##########################
# constrains for DDR-DSP #
##########################






####################################################################################
# Constraints from file : 'timing_clocks.xdc'
####################################################################################

##########################
# constrains for DDR-DSP #
##########################






####################################################################################
# Constraints from file : 'xilinx_zcu102_base_auto_us_df_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_dwidth_converter Component "xilinx_zcu102_base_auto_us_df_0"
###############################################################################################################
#
# This component is not configured to perform asynchronous clock-domain-crossing.
# No timing core-level constraints are needed.
# (Synchronous clock-domain-crossings, if any, remain covered by your system-level PERIOD constraints.)


####################################################################################
# Constraints from file : 'xilinx_zcu102_base_auto_us_df_1_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_dwidth_converter Component "xilinx_zcu102_base_auto_us_df_1"
###############################################################################################################
#
# This component is not configured to perform asynchronous clock-domain-crossing.
# No timing core-level constraints are needed.
# (Synchronous clock-domain-crossings, if any, remain covered by your system-level PERIOD constraints.)


####################################################################################
# Constraints from file : 'xilinx_zcu102_base_s00_data_fifo_8_clocks.xdc'
####################################################################################



current_instance xilinx_zcu102_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst
create_waiver -type METHODOLOGY -id {LUTAR-1} -user "axi_data_fifo" -desc "the pathway is completely within fifo-gen, and that path is present single-clock usage" -tags "1024446" -scope -internal -objects [get_cells -hierarchical -filter (NAME=~*gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space*)] -objects [get_pins -hierarchical * -filter {(NAME=~*gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg*/CLR) || (NAME=~*gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg*/PRE)}] -timestamp "Fri Apr  8 11:06:38 GMT 2022"


####################################################################################
# Constraints from file : 'xilinx_zcu102_base_s01_data_fifo_9_clocks.xdc'
####################################################################################



current_instance -quiet
current_instance xilinx_zcu102_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst
create_waiver -type METHODOLOGY -id {LUTAR-1} -user "axi_data_fifo" -desc "the pathway is completely within fifo-gen, and that path is present single-clock usage" -tags "1024446" -scope -internal -objects [get_cells -hierarchical -filter (NAME=~*gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space*)] -objects [get_pins -hierarchical * -filter {(NAME=~*gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg*/CLR) || (NAME=~*gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg*/PRE)}] -timestamp "Fri Apr  8 11:06:38 GMT 2022"


####################################################################################
# Constraints from file : 'xilinx_zcu102_base_s02_data_fifo_0_clocks.xdc'
####################################################################################



current_instance -quiet
current_instance xilinx_zcu102_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s02_couplers/s02_data_fifo/inst
create_waiver -type METHODOLOGY -id {LUTAR-1} -user "axi_data_fifo" -desc "the pathway is completely within fifo-gen, and that path is present single-clock usage" -tags "1024446" -scope -internal -objects [get_cells -hierarchical -filter (NAME=~*gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space*)] -objects [get_pins -hierarchical * -filter {(NAME=~*gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg*/CLR) || (NAME=~*gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg*/PRE)}] -timestamp "Fri Apr  8 11:06:38 GMT 2022"


####################################################################################
# Constraints from file : 'xilinx_zcu102_base_s03_data_fifo_0_clocks.xdc'
####################################################################################



current_instance -quiet
current_instance xilinx_zcu102_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s03_couplers/s03_data_fifo/inst
create_waiver -type METHODOLOGY -id {LUTAR-1} -user "axi_data_fifo" -desc "the pathway is completely within fifo-gen, and that path is present single-clock usage" -tags "1024446" -scope -internal -objects [get_cells -hierarchical -filter (NAME=~*gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space*)] -objects [get_pins -hierarchical * -filter {(NAME=~*gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg*/CLR) || (NAME=~*gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg*/PRE)}] -timestamp "Fri Apr  8 11:06:38 GMT 2022"


####################################################################################
# Constraints from file : 'xilinx_zcu102_base_s00_data_fifo_9_clocks.xdc'
####################################################################################



current_instance -quiet
current_instance xilinx_zcu102_base_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/s00_data_fifo/inst
create_waiver -type METHODOLOGY -id {LUTAR-1} -user "axi_data_fifo" -desc "the pathway is completely within fifo-gen, and that path is present single-clock usage" -tags "1024446" -scope -internal -objects [get_cells -hierarchical -filter (NAME=~*gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space*)] -objects [get_pins -hierarchical * -filter {(NAME=~*gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg*/CLR) || (NAME=~*gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg*/PRE)}] -timestamp "Fri Apr  8 11:06:38 GMT 2022"


####################################################################################
# Constraints from file : 'xilinx_zcu102_base_s01_data_fifo_10_clocks.xdc'
####################################################################################



current_instance -quiet
current_instance xilinx_zcu102_base_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/s01_data_fifo/inst
create_waiver -type METHODOLOGY -id {LUTAR-1} -user "axi_data_fifo" -desc "the pathway is completely within fifo-gen, and that path is present single-clock usage" -tags "1024446" -scope -internal -objects [get_cells -hierarchical -filter (NAME=~*gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space*)] -objects [get_pins -hierarchical * -filter {(NAME=~*gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg*/CLR) || (NAME=~*gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg*/PRE)}] -timestamp "Fri Apr  8 11:06:38 GMT 2022"


####################################################################################
# Constraints from file : 'xilinx_zcu102_base_s00_data_fifo_10_clocks.xdc'
####################################################################################



current_instance -quiet
current_instance xilinx_zcu102_base_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/s00_data_fifo/inst
create_waiver -type METHODOLOGY -id {LUTAR-1} -user "axi_data_fifo" -desc "the pathway is completely within fifo-gen, and that path is present single-clock usage" -tags "1024446" -scope -internal -objects [get_cells -hierarchical -filter (NAME=~*gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space*)] -objects [get_pins -hierarchical * -filter {(NAME=~*gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg*/CLR) || (NAME=~*gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg*/PRE)}] -timestamp "Fri Apr  8 11:06:39 GMT 2022"


####################################################################################
# Constraints from file : 'xilinx_zcu102_base_auto_us_df_2_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_dwidth_converter Component "xilinx_zcu102_base_auto_us_df_2"
###############################################################################################################
#
# This component is not configured to perform asynchronous clock-domain-crossing.
# No timing core-level constraints are needed.
# (Synchronous clock-domain-crossings, if any, remain covered by your system-level PERIOD constraints.)


####################################################################################
# Constraints from file : 'xpm_cdc_async_rst.tcl'
####################################################################################

# Scoped constraints for xpm_cdc_async_rst

# Scoped constraints for xpm_cdc_async_rst

# Scoped constraints for xpm_cdc_async_rst

# Scoped constraints for xpm_cdc_async_rst

# Scoped constraints for xpm_cdc_async_rst

# Scoped constraints for xpm_cdc_async_rst

# Scoped constraints for xpm_cdc_async_rst

# Scoped constraints for xpm_cdc_async_rst

# Scoped constraints for xpm_cdc_async_rst

# Scoped constraints for xpm_cdc_async_rst

# Scoped constraints for xpm_cdc_async_rst

# Scoped constraints for xpm_cdc_async_rst

# Scoped constraints for xpm_cdc_async_rst

# Scoped constraints for xpm_cdc_async_rst

# Scoped constraints for xpm_cdc_async_rst

# Scoped constraints for xpm_cdc_async_rst

# Scoped constraints for xpm_cdc_async_rst

# Scoped constraints for xpm_cdc_async_rst

# Scoped constraints for xpm_cdc_async_rst

# Scoped constraints for xpm_cdc_async_rst

# Scoped constraints for xpm_cdc_async_rst

# Scoped constraints for xpm_cdc_async_rst

# Scoped constraints for xpm_cdc_async_rst

# Scoped constraints for xpm_cdc_async_rst

# Scoped constraints for xpm_cdc_async_rst

# Scoped constraints for xpm_cdc_async_rst

# Scoped constraints for xpm_cdc_async_rst

# Scoped constraints for xpm_cdc_async_rst

# Scoped constraints for xpm_cdc_async_rst

# Scoped constraints for xpm_cdc_async_rst

# Scoped constraints for xpm_cdc_async_rst

# Scoped constraints for xpm_cdc_async_rst

# Scoped constraints for xpm_cdc_async_rst

# Scoped constraints for xpm_cdc_async_rst

# Scoped constraints for xpm_cdc_async_rst

# Scoped constraints for xpm_cdc_async_rst

# Scoped constraints for xpm_cdc_async_rst

# Scoped constraints for xpm_cdc_async_rst

# Scoped constraints for xpm_cdc_async_rst

# Scoped constraints for xpm_cdc_async_rst

# Scoped constraints for xpm_cdc_async_rst


####################################################################################
# Constraints from file : 'xpm_cdc_sync_rst.tcl'
####################################################################################

# Scoped constraints for xpm_cdc_srst


# Scoped constraints for xpm_cdc_srst


# Scoped constraints for xpm_cdc_srst


# Scoped constraints for xpm_cdc_srst


# Scoped constraints for xpm_cdc_srst


# Scoped constraints for xpm_cdc_srst


# Scoped constraints for xpm_cdc_srst


# Scoped constraints for xpm_cdc_srst


# Scoped constraints for xpm_cdc_srst


# Scoped constraints for xpm_cdc_srst


# Scoped constraints for xpm_cdc_srst


# Scoped constraints for xpm_cdc_srst


# Scoped constraints for xpm_cdc_srst


# Scoped constraints for xpm_cdc_srst



# User Generated miscellaneous constraints 

current_instance -quiet
set_property LOCK_PINS {I0:A5 I1:A4 I2:A6} [get_cells xilinx_zcu102_base_i/interconnect_axilite/m03_couplers/m03_regslice/inst/aw.aw_pipe/m_valid_i_i_1]
set_property LOCK_PINS {I0:A4 I1:A3 I2:A6 I3:A5} [get_cells xilinx_zcu102_base_i/interconnect_axilite/m03_couplers/m03_regslice/inst/aw.aw_pipe/s_ready_i_i_2]
set_property LOCK_PINS {I0:A5 I1:A4 I2:A3 I3:A2 I4:A1} [get_cells {xilinx_zcu102_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/s_ready_i_i_4__0}]
set_property LOCK_PINS {I0:A6 I1:A5 I2:A3 I3:A4 I4:A2} [get_cells {xilinx_zcu102_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/s_ready_i_i_3__0}]
set_property LOCK_PINS {I0:A4 I1:A5 I2:A3} [get_cells {xilinx_zcu102_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gcc0.gc0.count_d1[4]_i_1__0}]
set_property LOCK_PINS {I0:A1 I1:A3 I2:A6 I3:A5 I4:A2 I5:A4} [get_cells {xilinx_zcu102_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/s_ready_i_i_3}]
set_property LOCK_PINS {I0:A3 I1:A5 I2:A6 I3:A4} [get_cells {xilinx_zcu102_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/s_ready_i_i_5}]
set_property LOCK_PINS {I0:A1 I1:A5 I2:A2} [get_cells {xilinx_zcu102_base_i/axi_ic_ps_e_S_AXI_HP2_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/si_wrap_cnt[3]_i_1}]
set_property LOCK_PINS {I0:A1 I1:A3 I2:A6 I3:A2 I4:A5 I5:A4} [get_cells {xilinx_zcu102_base_i/axi_ic_ps_e_S_AXI_HP2_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/si_ptr[6]_i_1}]
set_property LOCK_PINS {I0:A4 I1:A3 I2:A5 I3:A1 I4:A2} [get_cells {xilinx_zcu102_base_i/axi_ic_ps_e_S_AXI_HP2_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/si_be[7]_i_1}]
set_property LOCK_PINS {I0:A6 I1:A4 I2:A3 I3:A5 I4:A1 I5:A2} [get_cells xilinx_zcu102_base_i/axi_ic_ps_e_S_AXI_HP2_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/dw_fifogen_aw_i_1]
set_property LOCK_PINS {I0:A4 I1:A1 I2:A6 I3:A3 I4:A2 I5:A5} [get_cells {xilinx_zcu102_base_i/axi_ic_ps_e_S_AXI_HP2_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/FSM_sequential_si_state[1]_i_1}]
set_property LOCK_PINS {I0:A6 I1:A5 I2:A2 I3:A4 I4:A3 I5:A1} [get_cells {xilinx_zcu102_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/gen_single_thread.accept_cnt[0]_i_4__0}]
set_property LOCK_PINS {I0:A6 I1:A5 I2:A4 I3:A2 I4:A3 I5:A1} [get_cells {xilinx_zcu102_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/gen_single_thread.accept_cnt[0]_i_4}]
set_property LOCK_PINS {I0:A6 I1:A5 I2:A4 I3:A2 I4:A3 I5:A1} [get_cells {xilinx_zcu102_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/gen_single_thread.accept_cnt[0]_i_4__1}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A6 I3:A4 I4:A5 I5:A3} [get_cells {xilinx_zcu102_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/s_ready_i_i_2__3}]
set_property LOCK_PINS {I0:A3 I1:A6 I2:A4 I3:A5} [get_cells {xilinx_zcu102_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/s_ready_i_i_4}]
set_property LOCK_PINS {I0:A4 I1:A5 I2:A3} [get_cells {xilinx_zcu102_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gcc0.gc0.count_d1[4]_i_1}]
set_property LOCK_PINS {I0:A5 I1:A3 I2:A4} [get_cells {xilinx_zcu102_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gcc0.gc0.count_d1[4]_i_1}]
set_property LOCK_PINS {I0:A3 I1:A2 I2:A1 I3:A4 I4:A5} [get_cells {xilinx_zcu102_base_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space[9]_i_1}]
set_property LOCK_PINS {I0:A5 I1:A3 I2:A1 I3:A4 I4:A6 I5:A2} [get_cells xilinx_zcu102_base_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/i__carry_i_9]
set_property LOCK_PINS {I0:A6 I1:A4 I2:A3 I3:A2 I4:A5 I5:A1} [get_cells {xilinx_zcu102_base_i/axi_ic_ps_e_S_AXI_HP2_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/si_word[0]_i_2}]
set_property LOCK_PINS {I0:A6 I1:A5} [get_cells xilinx_zcu102_base_i/axi_ic_ps_e_S_AXI_HP2_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer_i_1]
set_property LOCK_PINS {I0:A1 I1:A4 I2:A5 I3:A3 I4:A2} [get_cells xilinx_zcu102_base_i/axi_ic_ps_e_S_AXI_HP2_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/m_valid_i_inv_i_1]
set_property LOCK_PINS {I0:A4 I1:A1 I2:A5 I3:A3 I4:A6 I5:A2} [get_cells xilinx_zcu102_base_i/axi_ic_ps_e_S_AXI_HP2_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/s_ready_i_i_1__1]
set_property LOCK_PINS {I0:A2 I1:A1 I2:A3 I3:A5 I4:A6 I5:A4} [get_cells xilinx_zcu102_base_i/axi_ic_ps_e_S_AXI_HP2_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/s_ready_i_i_2__0]
set_property LOCK_PINS {I0:A4 I1:A5 I2:A3 I3:A2 I4:A1} [get_cells {xilinx_zcu102_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gaxi_full_lite.gwrite_ch.gaxi_pkt_fifo_wr.gaxi_mm_cc_pkt_wr.wr_pkt_count[8]_i_10}]
set_property LOCK_PINS {I0:A4 I1:A5 I2:A3} [get_cells {xilinx_zcu102_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gcc0.gc0.count_d1[4]_i_1}]
set_property LOCK_PINS {I0:A5 I1:A4 I2:A6} [get_cells xilinx_zcu102_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/ram_full_fb_i_i_2]
set_property LOCK_PINS {I0:A2 I1:A4 I2:A5 I3:A3} [get_cells {xilinx_zcu102_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gaxi_full_lite.gwrite_ch.gaxi_pkt_fifo_wr.gaxi_mm_cc_pkt_wr.wr_pkt_count[9]_i_1}]
set_property LOCK_PINS {I0:A4 I1:A5} [get_cells xilinx_zcu102_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gbm.gbmg.gbmga.ngecc.bmg_i_1__0]
set_property LOCK_PINS {I0:A6 I1:A1 I2:A2 I3:A4 I4:A3 I5:A5} [get_cells {xilinx_zcu102_base_i/axi_ic_ps_e_S_AXI_HP1_FPD/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/gen_master_slots[0].w_issuing_cnt[4]_i_4}]
set_property LOCK_PINS {I0:A5 I1:A6} [get_cells {xilinx_zcu102_base_i/axi_ic_ps_e_S_AXI_HP1_FPD/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/gen_single_thread.accept_cnt[0]_i_4}]
set_property LOCK_PINS {I0:A6 I1:A5 I2:A1 I3:A4 I4:A3 I5:A2} [get_cells {xilinx_zcu102_base_i/axi_ic_ps_e_S_AXI_HP1_FPD/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/gen_master_slots[1].w_issuing_cnt[8]_i_2}]
set_property LOCK_PINS {I0:A4 I1:A3 I2:A5 I3:A2 I4:A6} [get_cells {xilinx_zcu102_base_i/axi_ic_ps_e_S_AXI_HP1_FPD/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/m_valid_i_i_2__0}]
set_property LOCK_PINS {I0:A2 I1:A3 I2:A4 I3:A5 I4:A6} [get_cells {xilinx_zcu102_base_i/axi_ic_ps_e_S_AXI_HP1_FPD/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_ready_i_i_3}]
set_property LOCK_PINS {I0:A5 I1:A3 I2:A4} [get_cells {xilinx_zcu102_base_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gcc0.gc0.count_d1[4]_i_1__0}]
set_property LOCK_PINS {I0:A6 I1:A2 I2:A5 I3:A3 I4:A4} [get_cells {xilinx_zcu102_base_i/axi_ic_ps_e_S_AXI_HP2_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_wrap_cnt[3]_i_1}]
set_property LOCK_PINS {I0:A6 I1:A1 I2:A4 I3:A3 I4:A5 I5:A2} [get_cells {xilinx_zcu102_base_i/axi_ic_ps_e_S_AXI_HP2_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rresp_reg[1]_i_3}]
set_property LOCK_PINS {I0:A6 I1:A3 I2:A4 I3:A2 I4:A1 I5:A5} [get_cells {xilinx_zcu102_base_i/axi_ic_ps_e_S_AXI_HP2_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rresp_reg[1]_i_1}]
set_property LOCK_PINS {I0:A3 I1:A5} [get_cells xilinx_zcu102_base_i/axi_ic_ps_e_S_AXI_HP2_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rresp_fifo_stall_i_2]
set_property LOCK_PINS {I0:A3 I1:A5 I2:A4} [get_cells {xilinx_zcu102_base_i/axi_ic_ps_e_S_AXI_HP2_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rresp_d2[1]_i_1}]
set_property LOCK_PINS {I0:A4 I1:A3 I2:A6 I3:A1 I4:A5 I5:A2} [get_cells {xilinx_zcu102_base_i/axi_ic_ps_e_S_AXI_HP2_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rcnt[7]_i_1}]
set_property LOCK_PINS {I0:A4 I1:A5 I2:A3 I3:A2 I4:A1} [get_cells {xilinx_zcu102_base_i/axi_ic_ps_e_S_AXI_HP2_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_conv_len[3]_i_2}]
set_property LOCK_PINS {I0:A5 I1:A2 I2:A4 I3:A6 I4:A3 I5:A1} [get_cells xilinx_zcu102_base_i/axi_ic_ps_e_S_AXI_HP2_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo_i_1]
set_property LOCK_PINS {I0:A4 I1:A3 I2:A5 I3:A6 I4:A2} [get_cells xilinx_zcu102_base_i/axi_ic_ps_e_S_AXI_HP2_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_valid_i_inv_i_1__0]
set_property LOCK_PINS {I0:A5 I1:A4} [get_cells {xilinx_zcu102_base_i/axi_ic_ps_e_S_AXI_HP2_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[3].ramb_inst_i_1}]
set_property LOCK_PINS {I0:A4 I1:A6 I2:A5 I3:A3} [get_cells xilinx_zcu102_base_i/axi_ic_ps_e_S_AXI_HP2_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/first_rvalid_d1_i_1]
set_property LOCK_PINS {I0:A6 I1:A1 I2:A2 I3:A3 I4:A5 I5:A4} [get_cells xilinx_zcu102_base_i/axi_ic_ps_e_S_AXI_HP2_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp_i_4]
set_property LOCK_PINS {I0:A5 I1:A4 I2:A1 I3:A2 I4:A3} [get_cells {xilinx_zcu102_base_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space[9]_i_5}]
set_property LOCK_PINS {I0:A5 I1:A3 I2:A4 I3:A2 I4:A1} [get_cells xilinx_zcu102_base_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/i__carry_i_1]
set_property LOCK_PINS {I0:A6 I1:A5} [get_cells xilinx_zcu102_base_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_i_2__0]
set_property LOCK_PINS {I0:A4 I1:A6 I2:A1 I3:A2 I4:A3 I5:A5} [get_cells xilinx_zcu102_base_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_i_1__2]
set_property LOCK_PINS {I0:A5 I1:A3 I2:A2 I3:A4} [get_cells xilinx_zcu102_base_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_i_1__2]
set_property LOCK_PINS {I0:A1 I1:A5 I2:A6 I3:A4 I4:A3 I5:A2} [get_cells xilinx_zcu102_base_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gbm.gbmg.gbmga.ngecc.bmg_i_2__0]
set_property LOCK_PINS {I0:A2 I1:A4 I2:A3 I3:A6 I4:A5} [get_cells {xilinx_zcu102_base_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[8]_i_1__0}]
set_property LOCK_PINS {I0:A5 I1:A2 I2:A4 I3:A1 I4:A6 I5:A3} [get_cells {xilinx_zcu102_base_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i[131]_i_1}]
set_property LOCK_PINS {I0:A2 I1:A5 I2:A3 I3:A4} [get_cells {xilinx_zcu102_base_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1}]
set_property LOCK_PINS {I0:A3 I1:A5 I2:A4 I3:A2 I4:A1} [get_cells {xilinx_zcu102_base_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[1]_i_2__2}]
set_property LOCK_PINS {I0:A1 I1:A3 I2:A5 I3:A2 I4:A4} [get_cells xilinx_zcu102_base_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__2]
set_property LOCK_PINS {I0:A6 I1:A4 I2:A3 I3:A2 I4:A5 I5:A1} [get_cells xilinx_zcu102_base_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/i__carry__0_i_1]
set_property LOCK_PINS {I0:A4 I1:A5 I2:A3} [get_cells {xilinx_zcu102_base_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gcc0.gc0.count_d1[4]_i_1}]
set_property LOCK_PINS {I0:A3 I1:A2 I2:A4 I3:A5} [get_cells xilinx_zcu102_base_i/interconnect_axilite/m03_couplers/m03_regslice/inst/ar.ar_pipe/s_ready_i_i_1__2]
set_property LOCK_PINS {I0:A4 I1:A3 I2:A5} [get_cells xilinx_zcu102_base_i/interconnect_axilite/m03_couplers/m03_regslice/inst/ar.ar_pipe/m_valid_i_i_1__1]
set_property LOCK_PINS {I0:A4 I1:A2 I2:A3} [get_cells xilinx_zcu102_base_i/interconnect_axilite/m03_couplers/m03_regslice/inst/b.b_pipe/m_valid_i_i_2]
set_property LOCK_PINS {I0:A5 I1:A2 I2:A4 I3:A3} [get_cells xilinx_zcu102_base_i/interconnect_axilite/m03_couplers/m03_regslice/inst/b.b_pipe/s_ready_i_i_1__1]
set_property LOCK_PINS {I0:A6 I1:A4 I2:A5} [get_cells xilinx_zcu102_base_i/interconnect_axilite/m03_couplers/m03_regslice/inst/r.r_pipe/m_valid_i_i_1__2]
set_property LOCK_PINS {I0:A6 I1:A3 I2:A4 I3:A5} [get_cells xilinx_zcu102_base_i/interconnect_axilite/m03_couplers/m03_regslice/inst/r.r_pipe/s_ready_i_i_1__3]
set_property LOCK_PINS {I0:A5 I1:A4 I2:A6} [get_cells xilinx_zcu102_base_i/interconnect_axilite/m03_couplers/m03_regslice/inst/w.w_pipe/m_valid_i_i_1__0]
set_property LOCK_PINS {I0:A4 I1:A3 I2:A6 I3:A5} [get_cells xilinx_zcu102_base_i/interconnect_axilite/m03_couplers/m03_regslice/inst/w.w_pipe/s_ready_i_i_1__0]

# Vivado Generated miscellaneous constraints 

#revert back to original instance
current_instance -quiet
