use alloc::vec::Vec;

use super::{pcibar::{BarRegion, PciBar}, NUM_BAR_REGS_TYPE1};

#[derive(Debug)]
pub struct BridgeConfig {
    bars: [PciBar; NUM_BAR_REGS_TYPE1],
    pub bdf: usize,
}

impl BridgeConfig {
    pub fn new(bdf: usize) -> Self{
        Self{
            bars: [PciBar::default();NUM_BAR_REGS_TYPE1],
            bdf: bdf,
        }
    }

    pub fn bars_init(&mut self, bar_id: usize, origin_val: u32, val: u32){
        self.bars[bar_id].init(origin_val, val);
    }

    pub fn get_regions(&self) -> Vec<BarRegion>{
        let mut regions:Vec<BarRegion> = Vec::new();
        let mut bar_id = 0;
        while bar_id < NUM_BAR_REGS_TYPE1{
            if self.bars[bar_id].is_mutable(){
                if !self.bars[bar_id].mem_type_64(){
                    regions.push(self.bars[bar_id].get_32b_region());
                    bar_id += 1;
                }else{
                    regions.push(self.bars[bar_id + 1].get_64b_region(self.bars[bar_id].get_32b_region()));
                    bar_id += 2;
                }
            }else{
                bar_id += 1;
            }
        }
        regions
    }

    // // the offset must be valid, to access the reg in hvisor
    // pub fn bridge_cfg_access(&mut self, mmio: &mut MMIOAccess){
    //     match mmio.address & 0xfff{
    //         0x10 => {
    //             match mmio.is_write{
    //                 true => self.bars[0].write(mmio.value as _),
    //                 false => mmio.value = self.bars[0].read() as _,
    //             }
    //         },
    //         0x14 => {
    //             match mmio.is_write{
    //                 true => self.bars[1].write(mmio.value as _),
    //                 false => mmio.value = self.bars[1].read() as _,
    //             }
    //         },
    //         _ => unreachable!("invaild bridge cfg offset!!!"),
    //     }
    // }
}