// Seed: 2393210105
module module_0 (
    input logic id_0,
    output id_1,
    output logic id_2
);
  assign id_1 = 1 - 1'b0;
  type_7(
      id_2, 1'b0, id_0
  );
  reg id_3 = id_3;
  reg id_4;
  initial begin
    id_1 <= id_3;
    if (id_3) id_3 <= id_4;
  end
endmodule
