// Seed: 3303067894
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = 1;
endmodule
module module_1 (
    input wire id_0
    , id_13,
    input wor id_1,
    output logic id_2
    , id_14,
    input tri0 id_3,
    input wand id_4,
    input wand id_5,
    output tri0 id_6,
    output tri0 id_7,
    input supply1 id_8,
    output tri1 id_9,
    input uwire id_10,
    input tri id_11
);
  always_comb @(negedge id_14) begin
    id_2 <= 1;
  end
  module_0(
      id_13, id_13, id_13, id_13, id_14, id_14, id_14, id_14
  );
  wire id_15;
endmodule
