// Seed: 2807421377
module module_0;
  always begin
    id_1 <= 1 ^ id_1;
    if (1) begin
      id_1 <= id_1;
    end
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_5 = id_1 - id_7;
  module_0();
  always @(*) begin
    id_8 <= id_1;
    if (1 && id_1) id_2 <= id_1;
    else begin
      assert (id_2);
    end
  end
endmodule
