
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.043450                       # Number of seconds simulated
sim_ticks                                 43449918000                       # Number of ticks simulated
final_tick                                43449918000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  98505                       # Simulator instruction rate (inst/s)
host_op_rate                                   177492                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               42800262                       # Simulator tick rate (ticks/s)
host_mem_usage                                2216488                       # Number of bytes of host memory used
host_seconds                                  1015.18                       # Real time elapsed on the host
sim_insts                                   100000002                       # Number of instructions simulated
sim_ops                                     180186121                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             63680                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data             24320                       # Number of bytes read from this memory
system.physmem.bytes_read::total                88000                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        63680                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           63680                       # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu.inst                995                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data                380                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1375                       # Number of read requests responded to by this memory
system.physmem.bw_read::cpu.inst              1465595                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data               559725                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 2025320                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst         1465595                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1465595                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu.inst             1465595                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data              559725                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                2025320                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                              0                       # number of replacements
system.l2.tagsinuse                       1238.785073                       # Cycle average of tags in use
system.l2.total_refs                           108635                       # Total number of references to valid blocks.
system.l2.sampled_refs                           1252                       # Sample count of references to valid blocks.
system.l2.avg_refs                          86.769169                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            21.629961                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst             988.613689                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data             228.541423                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.001320                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.060340                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.013949                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.075609                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst               101541                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data                 4469                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  106010                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             9708                       # number of Writeback hits
system.l2.Writeback_hits::total                  9708                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data               5298                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5298                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                101541                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                  9767                       # number of demand (read+write) hits
system.l2.demand_hits::total                   111308                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst               101541                       # number of overall hits
system.l2.overall_hits::cpu.data                 9767                       # number of overall hits
system.l2.overall_hits::total                  111308                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                995                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                235                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1230                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data              145                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 145                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 995                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 380                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1375                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                995                       # number of overall misses
system.l2.overall_misses::cpu.data                380                       # number of overall misses
system.l2.overall_misses::total                  1375                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     52814000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data     12591000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        65405000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data      7818000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       7818000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      52814000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      20409000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         73223000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     52814000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     20409000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        73223000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst           102536                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data             4704                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              107240                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         9708                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              9708                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           5443                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              5443                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst            102536                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             10147                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               112683                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst           102536                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            10147                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              112683                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.009704                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.049957                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.011470                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.026640                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.026640                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.009704                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.037449                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.012202                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.009704                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.037449                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.012202                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 53079.396985                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 53578.723404                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53174.796748                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 53917.241379                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 53917.241379                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 53079.396985                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 53707.894737                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53253.090909                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 53079.396985                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 53707.894737                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53253.090909                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_misses::cpu.inst           995                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data           235                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1230                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data          145                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            145                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            995                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            380                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1375                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           995                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           380                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1375                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     40669500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data      9737000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     50406500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data      6061000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      6061000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     40669500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     15798000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     56467500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     40669500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     15798000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     56467500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.009704                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.049957                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.011470                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.026640                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.026640                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.009704                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.037449                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.012202                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.009704                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.037449                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.012202                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 40873.869347                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 41434.042553                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40980.894309                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data        41800                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        41800                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 40873.869347                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 41573.684211                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 41067.272727                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 40873.869347                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 41573.684211                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 41067.272727                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                 7127596                       # Number of BP lookups
system.cpu.branchPred.condPredicted           7127596                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            269859                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              3939098                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 3376622                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             85.720690                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                   67                       # Number of system calls
system.cpu.numCycles                         86899837                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           11760930                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      104503099                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     7127596                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            3376622                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      52790515                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 1708510                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles               20667885                       # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles                   21                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           137                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                   9547719                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 52853                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           86655734                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.176516                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.909370                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 35317283     40.76%     40.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  2670040      3.08%     43.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  3107830      3.59%     47.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  2520435      2.91%     50.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 43040146     49.67%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             86655734                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.082021                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.202570                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 18301640                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              15787549                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  46379328                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               4750971                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                1436246                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              187867422                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                1436246                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 22009056                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  505323                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1487                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  47009505                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              15694117                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              187104851                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  4553                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               10098307                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents               2999253                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.FullRegisterEvents              112                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands           247799389                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             441411988                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        399066937                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          42345051                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             238759972                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  9039365                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 84                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             87                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  25769829                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             26558139                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            10130555                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           1499947                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           812538                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  185481302                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                1380                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 183109485                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            586384                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         5267302                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      7359711                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           1312                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      86655734                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.113068                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.142299                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             6082555      7.02%      7.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            25809748     29.78%     36.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            15124327     17.45%     54.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            31505333     36.36%     90.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             8133771      9.39%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        86655734                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                11772634     42.32%     42.32% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     42.32% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     42.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd              16043459     57.68%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            113167      0.06%      0.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             129964809     70.98%     71.04% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     71.04% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     71.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            16535263      9.03%     80.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     80.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     80.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     80.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     80.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     80.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     80.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.07% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             26443239     14.44%     94.51% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            10053007      5.49%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              183109485                       # Type of FU issued
system.cpu.iq.rate                           2.107133                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    27816093                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.151910                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          430655144                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         173300375                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    165557178                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            50622036                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           17452368                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     17270685                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              177493110                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                33319301                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           592565                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       308497                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           69                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         2823                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       132391                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         2072                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                1436246                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   25727                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  3371                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           185482682                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             23911                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              26558139                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             10130555                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 84                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    708                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           2823                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         137051                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       171909                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               308960                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             182896965                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              26405795                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            212519                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     36446385                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  6460146                       # Number of branches executed
system.cpu.iew.exec_stores                   10040590                       # Number of stores executed
system.cpu.iew.exec_rate                     2.104687                       # Inst execution rate
system.cpu.iew.wb_sent                      182845968                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     182827863                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 147301640                       # num instructions producing a value
system.cpu.iew.wb_consumers                 249051321                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       2.103892                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.591451                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts         5297585                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              68                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            269880                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     85219488                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.114377                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.422288                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      6107766      7.17%      7.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     37450649     43.95%     51.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      8353002      9.80%     60.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      7202816      8.45%     69.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     26105255     30.63%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     85219488                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000002                       # Number of instructions committed
system.cpu.commit.committedOps              180186121                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       36247806                       # Number of memory references committed
system.cpu.commit.loads                      26249642                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    6191981                       # Number of branches committed
system.cpu.commit.fp_insts                   17251268                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 163636977                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events              26105255                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    244597939                       # The number of ROB reads
system.cpu.rob.rob_writes                   372405014                       # The number of ROB writes
system.cpu.timesIdled                           48412                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          244103                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000002                       # Number of Instructions Simulated
system.cpu.committedOps                     180186121                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000002                       # Number of Instructions Simulated
system.cpu.cpi                               0.868998                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.868998                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.150750                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.150750                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                340316254                       # number of integer regfile reads
system.cpu.int_regfile_writes               225199333                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  39916504                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 16997354                       # number of floating regfile writes
system.cpu.misc_regfile_reads                49552911                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                 102024                       # number of replacements
system.cpu.icache.tagsinuse                511.575557                       # Cycle average of tags in use
system.cpu.icache.total_refs                  9439769                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                 102536                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                  92.062973                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle             1466901000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     511.575557                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.999171                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.999171                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst      9439769                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9439769                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       9439769                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9439769                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      9439769                       # number of overall hits
system.cpu.icache.overall_hits::total         9439769                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       107950                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        107950                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       107950                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         107950                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       107950                       # number of overall misses
system.cpu.icache.overall_misses::total        107950                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   1415211000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1415211000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   1415211000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1415211000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   1415211000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1415211000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      9547719                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9547719                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      9547719                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9547719                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      9547719                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9547719                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.011306                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.011306                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.011306                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.011306                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.011306                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.011306                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13109.874942                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13109.874942                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13109.874942                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13109.874942                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13109.874942                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13109.874942                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          157                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    39.250000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         5414                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         5414                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         5414                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         5414                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         5414                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         5414                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       102536                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       102536                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       102536                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       102536                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       102536                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       102536                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   1170804000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1170804000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   1170804000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1170804000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   1170804000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1170804000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.010739                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.010739                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.010739                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.010739                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.010739                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.010739                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11418.467660                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11418.467660                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11418.467660                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 11418.467660                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11418.467660                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 11418.467660                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                   9807                       # number of replacements
system.cpu.dcache.tagsinuse                326.770332                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 35816234                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                  10147                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                3529.736277                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     326.770332                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.638223                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.638223                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     25823239                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        25823239                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      9992995                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        9992995                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      35816234                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35816234                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     35816234                       # number of overall hits
system.cpu.dcache.overall_hits::total        35816234                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         7467                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          7467                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         5443                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         5443                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data        12910                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          12910                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        12910                       # number of overall misses
system.cpu.dcache.overall_misses::total         12910                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    100123000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    100123000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     77135500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     77135500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    177258500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    177258500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    177258500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    177258500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     25830706                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     25830706                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      9998438                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      9998438                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     35829144                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35829144                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     35829144                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35829144                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000289                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000289                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000544                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000544                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000360                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000360                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000360                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000360                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 13408.731753                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13408.731753                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 14171.504685                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 14171.504685                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 13730.325329                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13730.325329                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 13730.325329                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13730.325329                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          246                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    30.750000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks         9708                       # number of writebacks
system.cpu.dcache.writebacks::total              9708                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data         2763                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2763                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         2763                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         2763                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         2763                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         2763                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         4704                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4704                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         5443                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         5443                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        10147                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        10147                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        10147                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        10147                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     62006500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     62006500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     66249500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     66249500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    128256000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    128256000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    128256000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    128256000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000182                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000182                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000544                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000544                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000283                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000283                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000283                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000283                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 13181.653912                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13181.653912                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 12171.504685                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 12171.504685                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 12639.795013                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 12639.795013                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 12639.795013                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 12639.795013                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
