TimeQuest Timing Analyzer report for memMIPS
Sun Jun 17 21:45:15 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clk_mem'
 12. Slow Model Setup: 'clk'
 13. Slow Model Hold: 'clk'
 14. Slow Model Hold: 'clk_mem'
 15. Slow Model Minimum Pulse Width: 'clk_mem'
 16. Slow Model Minimum Pulse Width: 'clk'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Fast Model Setup Summary
 22. Fast Model Hold Summary
 23. Fast Model Recovery Summary
 24. Fast Model Removal Summary
 25. Fast Model Minimum Pulse Width Summary
 26. Fast Model Setup: 'clk_mem'
 27. Fast Model Setup: 'clk'
 28. Fast Model Hold: 'clk'
 29. Fast Model Hold: 'clk_mem'
 30. Fast Model Minimum Pulse Width: 'clk_mem'
 31. Fast Model Minimum Pulse Width: 'clk'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Multicorner Timing Analysis Summary
 37. Setup Times
 38. Hold Times
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Setup Transfers
 42. Hold Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; memMIPS                                                           ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C70F896C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                              ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets     ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }     ;
; clk_mem    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_mem } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+


+-----------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                   ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 343.17 MHz ; 200.0 MHz       ; clk_mem    ; limit due to high minimum pulse width violation (tch)         ;
; 517.06 MHz ; 420.17 MHz      ; clk        ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------+
; Slow Model Setup Summary         ;
+---------+--------+---------------+
; Clock   ; Slack  ; End Point TNS ;
+---------+--------+---------------+
; clk_mem ; -1.914 ; -64.327       ;
; clk     ; -0.934 ; -5.080        ;
+---------+--------+---------------+


+---------------------------------+
; Slow Model Hold Summary         ;
+---------+-------+---------------+
; Clock   ; Slack ; End Point TNS ;
+---------+-------+---------------+
; clk     ; 0.527 ; 0.000         ;
; clk_mem ; 0.694 ; 0.000         ;
+---------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+---------+--------+---------------------+
; Clock   ; Slack  ; End Point TNS       ;
+---------+--------+---------------------+
; clk_mem ; -2.000 ; -321.380            ;
; clk     ; -1.380 ; -9.380              ;
+---------+--------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_mem'                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                       ; To Node                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.914 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg0   ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_memory_reg0   ; clk_mem      ; clk_mem     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg1   ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a1~porta_memory_reg0   ; clk_mem      ; clk_mem     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg2   ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a2~porta_memory_reg0   ; clk_mem      ; clk_mem     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg3   ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a3~porta_memory_reg0   ; clk_mem      ; clk_mem     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg4   ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a4~porta_memory_reg0   ; clk_mem      ; clk_mem     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg5   ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a5~porta_memory_reg0   ; clk_mem      ; clk_mem     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg6   ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a6~porta_memory_reg0   ; clk_mem      ; clk_mem     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg7   ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a7~porta_memory_reg0   ; clk_mem      ; clk_mem     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg8   ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a8~porta_memory_reg0   ; clk_mem      ; clk_mem     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg9   ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a9~porta_memory_reg0   ; clk_mem      ; clk_mem     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg10  ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a10~porta_memory_reg0  ; clk_mem      ; clk_mem     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg11  ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a11~porta_memory_reg0  ; clk_mem      ; clk_mem     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg12  ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a12~porta_memory_reg0  ; clk_mem      ; clk_mem     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg13  ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a13~porta_memory_reg0  ; clk_mem      ; clk_mem     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg14  ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a14~porta_memory_reg0  ; clk_mem      ; clk_mem     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg15  ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a15~porta_memory_reg0  ; clk_mem      ; clk_mem     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg16  ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a16~porta_memory_reg0  ; clk_mem      ; clk_mem     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg17  ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a17~porta_memory_reg0  ; clk_mem      ; clk_mem     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_datain_reg0  ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_memory_reg0  ; clk_mem      ; clk_mem     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_datain_reg1  ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a19~porta_memory_reg0  ; clk_mem      ; clk_mem     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_datain_reg2  ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a20~porta_memory_reg0  ; clk_mem      ; clk_mem     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_datain_reg3  ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a21~porta_memory_reg0  ; clk_mem      ; clk_mem     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_datain_reg4  ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a22~porta_memory_reg0  ; clk_mem      ; clk_mem     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_datain_reg5  ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a23~porta_memory_reg0  ; clk_mem      ; clk_mem     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_datain_reg6  ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a24~porta_memory_reg0  ; clk_mem      ; clk_mem     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_datain_reg7  ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a25~porta_memory_reg0  ; clk_mem      ; clk_mem     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_datain_reg8  ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a26~porta_memory_reg0  ; clk_mem      ; clk_mem     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_datain_reg9  ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a27~porta_memory_reg0  ; clk_mem      ; clk_mem     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_datain_reg10 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a28~porta_memory_reg0  ; clk_mem      ; clk_mem     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_datain_reg11 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a29~porta_memory_reg0  ; clk_mem      ; clk_mem     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_datain_reg12 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a30~porta_memory_reg0  ; clk_mem      ; clk_mem     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_datain_reg13 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a31~porta_memory_reg0  ; clk_mem      ; clk_mem     ; 1.000        ; -0.025     ; 2.854      ;
; -0.509 ; pc:pc|outp[2]                                                                                                   ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk_mem     ; 1.000        ; 0.044      ; 1.518      ;
; -0.508 ; pc:pc|outp[5]                                                                                                   ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_address_reg3 ; clk          ; clk_mem     ; 1.000        ; 0.044      ; 1.517      ;
; -0.503 ; pc:pc|outp[8]                                                                                                   ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_address_reg6 ; clk          ; clk_mem     ; 1.000        ; 0.044      ; 1.512      ;
; -0.283 ; pc:pc|outp[2]                                                                                                   ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk_mem     ; 1.000        ; 0.045      ; 1.293      ;
; -0.262 ; pc:pc|outp[4]                                                                                                   ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_address_reg2 ; clk          ; clk_mem     ; 1.000        ; 0.044      ; 1.271      ;
; -0.260 ; pc:pc|outp[3]                                                                                                   ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_address_reg1 ; clk          ; clk_mem     ; 1.000        ; 0.044      ; 1.269      ;
; -0.257 ; pc:pc|outp[7]                                                                                                   ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_address_reg5 ; clk          ; clk_mem     ; 1.000        ; 0.044      ; 1.266      ;
; -0.249 ; pc:pc|outp[6]                                                                                                   ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_address_reg4 ; clk          ; clk_mem     ; 1.000        ; 0.044      ; 1.258      ;
; -0.248 ; pc:pc|outp[9]                                                                                                   ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_address_reg7 ; clk          ; clk_mem     ; 1.000        ; 0.044      ; 1.257      ;
; 0.017  ; pc:pc|outp[8]                                                                                                   ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_mem     ; 1.000        ; 0.045      ; 0.993      ;
; 0.018  ; pc:pc|outp[7]                                                                                                   ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_mem     ; 1.000        ; 0.045      ; 0.992      ;
; 0.018  ; pc:pc|outp[6]                                                                                                   ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_address_reg4  ; clk          ; clk_mem     ; 1.000        ; 0.045      ; 0.992      ;
; 0.023  ; pc:pc|outp[5]                                                                                                   ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_address_reg3  ; clk          ; clk_mem     ; 1.000        ; 0.045      ; 0.987      ;
; 0.025  ; pc:pc|outp[4]                                                                                                   ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_address_reg2  ; clk          ; clk_mem     ; 1.000        ; 0.045      ; 0.985      ;
; 0.037  ; pc:pc|outp[9]                                                                                                   ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_address_reg7  ; clk          ; clk_mem     ; 1.000        ; 0.045      ; 0.973      ;
; 0.037  ; pc:pc|outp[3]                                                                                                   ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_mem     ; 1.000        ; 0.045      ; 0.973      ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk'                                                                                      ;
+--------+---------------+---------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node     ; To Node       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------+---------------+--------------+-------------+--------------+------------+------------+
; -0.934 ; pc:pc|outp[2] ; pc:pc|outp[9] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.970      ;
; -0.863 ; pc:pc|outp[2] ; pc:pc|outp[8] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.899      ;
; -0.809 ; pc:pc|outp[3] ; pc:pc|outp[9] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.845      ;
; -0.792 ; pc:pc|outp[2] ; pc:pc|outp[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.828      ;
; -0.738 ; pc:pc|outp[3] ; pc:pc|outp[8] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.774      ;
; -0.721 ; pc:pc|outp[2] ; pc:pc|outp[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.757      ;
; -0.698 ; pc:pc|outp[4] ; pc:pc|outp[9] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.734      ;
; -0.675 ; pc:pc|outp[5] ; pc:pc|outp[9] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.711      ;
; -0.667 ; pc:pc|outp[3] ; pc:pc|outp[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.703      ;
; -0.650 ; pc:pc|outp[2] ; pc:pc|outp[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.686      ;
; -0.627 ; pc:pc|outp[4] ; pc:pc|outp[8] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.663      ;
; -0.604 ; pc:pc|outp[5] ; pc:pc|outp[8] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.640      ;
; -0.596 ; pc:pc|outp[3] ; pc:pc|outp[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.632      ;
; -0.579 ; pc:pc|outp[2] ; pc:pc|outp[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.615      ;
; -0.557 ; pc:pc|outp[6] ; pc:pc|outp[9] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.593      ;
; -0.556 ; pc:pc|outp[4] ; pc:pc|outp[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.592      ;
; -0.533 ; pc:pc|outp[5] ; pc:pc|outp[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.569      ;
; -0.525 ; pc:pc|outp[7] ; pc:pc|outp[9] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.561      ;
; -0.525 ; pc:pc|outp[3] ; pc:pc|outp[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.561      ;
; -0.508 ; pc:pc|outp[2] ; pc:pc|outp[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.544      ;
; -0.486 ; pc:pc|outp[6] ; pc:pc|outp[8] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.522      ;
; -0.485 ; pc:pc|outp[4] ; pc:pc|outp[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.521      ;
; -0.462 ; pc:pc|outp[5] ; pc:pc|outp[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.498      ;
; -0.454 ; pc:pc|outp[7] ; pc:pc|outp[8] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.490      ;
; -0.454 ; pc:pc|outp[3] ; pc:pc|outp[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.490      ;
; -0.423 ; pc:pc|outp[8] ; pc:pc|outp[9] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.459      ;
; -0.415 ; pc:pc|outp[6] ; pc:pc|outp[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.451      ;
; -0.414 ; pc:pc|outp[4] ; pc:pc|outp[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.450      ;
; -0.076 ; pc:pc|outp[5] ; pc:pc|outp[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.112      ;
; -0.068 ; pc:pc|outp[7] ; pc:pc|outp[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.104      ;
; -0.068 ; pc:pc|outp[3] ; pc:pc|outp[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.104      ;
; -0.040 ; pc:pc|outp[8] ; pc:pc|outp[8] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.076      ;
; -0.033 ; pc:pc|outp[2] ; pc:pc|outp[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.069      ;
; -0.032 ; pc:pc|outp[6] ; pc:pc|outp[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.068      ;
; -0.031 ; pc:pc|outp[4] ; pc:pc|outp[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.067      ;
; 0.243  ; pc:pc|outp[9] ; pc:pc|outp[9] ; clk          ; clk         ; 1.000        ; 0.000      ; 0.793      ;
+--------+---------------+---------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk'                                                                                      ;
+-------+---------------+---------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node     ; To Node       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------+---------------+--------------+-------------+--------------+------------+------------+
; 0.527 ; pc:pc|outp[9] ; pc:pc|outp[9] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.793      ;
; 0.801 ; pc:pc|outp[4] ; pc:pc|outp[4] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.067      ;
; 0.802 ; pc:pc|outp[6] ; pc:pc|outp[6] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.068      ;
; 0.803 ; pc:pc|outp[2] ; pc:pc|outp[2] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.069      ;
; 0.810 ; pc:pc|outp[8] ; pc:pc|outp[8] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.076      ;
; 0.838 ; pc:pc|outp[3] ; pc:pc|outp[3] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; pc:pc|outp[7] ; pc:pc|outp[7] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.104      ;
; 0.846 ; pc:pc|outp[5] ; pc:pc|outp[5] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.112      ;
; 1.184 ; pc:pc|outp[4] ; pc:pc|outp[5] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.450      ;
; 1.185 ; pc:pc|outp[6] ; pc:pc|outp[7] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.451      ;
; 1.193 ; pc:pc|outp[8] ; pc:pc|outp[9] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.459      ;
; 1.224 ; pc:pc|outp[3] ; pc:pc|outp[4] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.490      ;
; 1.224 ; pc:pc|outp[7] ; pc:pc|outp[8] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.490      ;
; 1.232 ; pc:pc|outp[5] ; pc:pc|outp[6] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.498      ;
; 1.255 ; pc:pc|outp[4] ; pc:pc|outp[6] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.521      ;
; 1.256 ; pc:pc|outp[6] ; pc:pc|outp[8] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.522      ;
; 1.278 ; pc:pc|outp[2] ; pc:pc|outp[3] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.544      ;
; 1.295 ; pc:pc|outp[3] ; pc:pc|outp[5] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.561      ;
; 1.295 ; pc:pc|outp[7] ; pc:pc|outp[9] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.561      ;
; 1.303 ; pc:pc|outp[5] ; pc:pc|outp[7] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.569      ;
; 1.326 ; pc:pc|outp[4] ; pc:pc|outp[7] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.592      ;
; 1.327 ; pc:pc|outp[6] ; pc:pc|outp[9] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.593      ;
; 1.349 ; pc:pc|outp[2] ; pc:pc|outp[4] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.615      ;
; 1.366 ; pc:pc|outp[3] ; pc:pc|outp[6] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.632      ;
; 1.374 ; pc:pc|outp[5] ; pc:pc|outp[8] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.640      ;
; 1.397 ; pc:pc|outp[4] ; pc:pc|outp[8] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.663      ;
; 1.420 ; pc:pc|outp[2] ; pc:pc|outp[5] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.686      ;
; 1.437 ; pc:pc|outp[3] ; pc:pc|outp[7] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.703      ;
; 1.445 ; pc:pc|outp[5] ; pc:pc|outp[9] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.711      ;
; 1.468 ; pc:pc|outp[4] ; pc:pc|outp[9] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.734      ;
; 1.491 ; pc:pc|outp[2] ; pc:pc|outp[6] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.757      ;
; 1.508 ; pc:pc|outp[3] ; pc:pc|outp[8] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.774      ;
; 1.562 ; pc:pc|outp[2] ; pc:pc|outp[7] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.828      ;
; 1.579 ; pc:pc|outp[3] ; pc:pc|outp[9] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.845      ;
; 1.633 ; pc:pc|outp[2] ; pc:pc|outp[8] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.899      ;
; 1.704 ; pc:pc|outp[2] ; pc:pc|outp[9] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.970      ;
+-------+---------------+---------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_mem'                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                       ; To Node                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.694 ; pc:pc|outp[9]                                                                                                   ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_address_reg7  ; clk          ; clk_mem     ; 0.000        ; 0.045      ; 0.973      ;
; 0.694 ; pc:pc|outp[3]                                                                                                   ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_mem     ; 0.000        ; 0.045      ; 0.973      ;
; 0.706 ; pc:pc|outp[4]                                                                                                   ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_address_reg2  ; clk          ; clk_mem     ; 0.000        ; 0.045      ; 0.985      ;
; 0.708 ; pc:pc|outp[5]                                                                                                   ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_address_reg3  ; clk          ; clk_mem     ; 0.000        ; 0.045      ; 0.987      ;
; 0.713 ; pc:pc|outp[7]                                                                                                   ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_mem     ; 0.000        ; 0.045      ; 0.992      ;
; 0.713 ; pc:pc|outp[6]                                                                                                   ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_address_reg4  ; clk          ; clk_mem     ; 0.000        ; 0.045      ; 0.992      ;
; 0.714 ; pc:pc|outp[8]                                                                                                   ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_mem     ; 0.000        ; 0.045      ; 0.993      ;
; 0.979 ; pc:pc|outp[9]                                                                                                   ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_address_reg7 ; clk          ; clk_mem     ; 0.000        ; 0.044      ; 1.257      ;
; 0.980 ; pc:pc|outp[6]                                                                                                   ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_address_reg4 ; clk          ; clk_mem     ; 0.000        ; 0.044      ; 1.258      ;
; 0.988 ; pc:pc|outp[7]                                                                                                   ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_address_reg5 ; clk          ; clk_mem     ; 0.000        ; 0.044      ; 1.266      ;
; 0.991 ; pc:pc|outp[3]                                                                                                   ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_address_reg1 ; clk          ; clk_mem     ; 0.000        ; 0.044      ; 1.269      ;
; 0.993 ; pc:pc|outp[4]                                                                                                   ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_address_reg2 ; clk          ; clk_mem     ; 0.000        ; 0.044      ; 1.271      ;
; 1.014 ; pc:pc|outp[2]                                                                                                   ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk_mem     ; 0.000        ; 0.045      ; 1.293      ;
; 1.234 ; pc:pc|outp[8]                                                                                                   ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_address_reg6 ; clk          ; clk_mem     ; 0.000        ; 0.044      ; 1.512      ;
; 1.239 ; pc:pc|outp[5]                                                                                                   ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_address_reg3 ; clk          ; clk_mem     ; 0.000        ; 0.044      ; 1.517      ;
; 1.240 ; pc:pc|outp[2]                                                                                                   ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk_mem     ; 0.000        ; 0.044      ; 1.518      ;
; 2.645 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg0   ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_memory_reg0   ; clk_mem      ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg1   ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a1~porta_memory_reg0   ; clk_mem      ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg2   ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a2~porta_memory_reg0   ; clk_mem      ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg3   ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a3~porta_memory_reg0   ; clk_mem      ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg4   ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a4~porta_memory_reg0   ; clk_mem      ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg5   ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a5~porta_memory_reg0   ; clk_mem      ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg6   ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a6~porta_memory_reg0   ; clk_mem      ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg7   ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a7~porta_memory_reg0   ; clk_mem      ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg8   ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a8~porta_memory_reg0   ; clk_mem      ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg9   ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a9~porta_memory_reg0   ; clk_mem      ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg10  ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a10~porta_memory_reg0  ; clk_mem      ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg11  ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a11~porta_memory_reg0  ; clk_mem      ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg12  ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a12~porta_memory_reg0  ; clk_mem      ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg13  ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a13~porta_memory_reg0  ; clk_mem      ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg14  ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a14~porta_memory_reg0  ; clk_mem      ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg15  ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a15~porta_memory_reg0  ; clk_mem      ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg16  ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a16~porta_memory_reg0  ; clk_mem      ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg17  ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a17~porta_memory_reg0  ; clk_mem      ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_datain_reg0  ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_memory_reg0  ; clk_mem      ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_datain_reg1  ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a19~porta_memory_reg0  ; clk_mem      ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_datain_reg2  ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a20~porta_memory_reg0  ; clk_mem      ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_datain_reg3  ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a21~porta_memory_reg0  ; clk_mem      ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_datain_reg4  ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a22~porta_memory_reg0  ; clk_mem      ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_datain_reg5  ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a23~porta_memory_reg0  ; clk_mem      ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_datain_reg6  ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a24~porta_memory_reg0  ; clk_mem      ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_datain_reg7  ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a25~porta_memory_reg0  ; clk_mem      ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_datain_reg8  ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a26~porta_memory_reg0  ; clk_mem      ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_datain_reg9  ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a27~porta_memory_reg0  ; clk_mem      ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_datain_reg10 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a28~porta_memory_reg0  ; clk_mem      ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_datain_reg11 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a29~porta_memory_reg0  ; clk_mem      ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_datain_reg12 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a30~porta_memory_reg0  ; clk_mem      ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_datain_reg13 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a31~porta_memory_reg0  ; clk_mem      ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
+-------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_mem'                                                                                                                                                          ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                          ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg14  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg14  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg15  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg15  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg16  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg16  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg17  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg17  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a16~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a16~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a17~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a17~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_datain_reg2  ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target               ;
+--------+--------------+----------------+------------------+-------+------------+----------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk   ; Rise       ; clk                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; pc:pc|outp[2]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; pc:pc|outp[2]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; pc:pc|outp[3]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; pc:pc|outp[3]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; pc:pc|outp[4]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; pc:pc|outp[4]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; pc:pc|outp[5]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; pc:pc|outp[5]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; pc:pc|outp[6]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; pc:pc|outp[6]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; pc:pc|outp[7]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; pc:pc|outp[7]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; pc:pc|outp[8]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; pc:pc|outp[8]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; pc:pc|outp[9]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; pc:pc|outp[9]        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk|combout          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk|combout          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; pc|outp[2]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pc|outp[2]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; pc|outp[3]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pc|outp[3]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; pc|outp[4]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pc|outp[4]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; pc|outp[5]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pc|outp[5]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; pc|outp[6]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pc|outp[6]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; pc|outp[7]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pc|outp[7]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; pc|outp[8]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pc|outp[8]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; pc|outp[9]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pc|outp[9]|clk       ;
+--------+--------------+----------------+------------------+-------+------------+----------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; initpc8b[*]  ; clk        ; 3.748 ; 3.748 ; Rise       ; clk             ;
;  initpc8b[2] ; clk        ; 3.264 ; 3.264 ; Rise       ; clk             ;
;  initpc8b[3] ; clk        ; 3.288 ; 3.288 ; Rise       ; clk             ;
;  initpc8b[4] ; clk        ; 3.072 ; 3.072 ; Rise       ; clk             ;
;  initpc8b[5] ; clk        ; 3.304 ; 3.304 ; Rise       ; clk             ;
;  initpc8b[6] ; clk        ; 3.748 ; 3.748 ; Rise       ; clk             ;
;  initpc8b[7] ; clk        ; 3.336 ; 3.336 ; Rise       ; clk             ;
; m1           ; clk        ; 3.348 ; 3.348 ; Rise       ; clk             ;
; wPC          ; clk        ; 4.027 ; 4.027 ; Rise       ; clk             ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; initpc8b[*]  ; clk        ; -2.842 ; -2.842 ; Rise       ; clk             ;
;  initpc8b[2] ; clk        ; -3.034 ; -3.034 ; Rise       ; clk             ;
;  initpc8b[3] ; clk        ; -3.058 ; -3.058 ; Rise       ; clk             ;
;  initpc8b[4] ; clk        ; -2.842 ; -2.842 ; Rise       ; clk             ;
;  initpc8b[5] ; clk        ; -3.074 ; -3.074 ; Rise       ; clk             ;
;  initpc8b[6] ; clk        ; -3.518 ; -3.518 ; Rise       ; clk             ;
;  initpc8b[7] ; clk        ; -3.106 ; -3.106 ; Rise       ; clk             ;
; m1           ; clk        ; -3.118 ; -3.118 ; Rise       ; clk             ;
; wPC          ; clk        ; -3.797 ; -3.797 ; Rise       ; clk             ;
+--------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Clock to Output Times                                                        ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; outbcd1[*]     ; clk_mem    ; 15.004 ; 15.004 ; Rise       ; clk_mem         ;
;  outbcd1[0]    ; clk_mem    ; 13.603 ; 13.603 ; Rise       ; clk_mem         ;
;  outbcd1[1]    ; clk_mem    ; 15.004 ; 15.004 ; Rise       ; clk_mem         ;
;  outbcd1[2]    ; clk_mem    ; 13.362 ; 13.362 ; Rise       ; clk_mem         ;
;  outbcd1[3]    ; clk_mem    ; 14.809 ; 14.809 ; Rise       ; clk_mem         ;
;  outbcd1[4]    ; clk_mem    ; 14.805 ; 14.805 ; Rise       ; clk_mem         ;
;  outbcd1[6]    ; clk_mem    ; 14.789 ; 14.789 ; Rise       ; clk_mem         ;
; outbcd2[*]     ; clk_mem    ; 11.855 ; 11.855 ; Rise       ; clk_mem         ;
;  outbcd2[0]    ; clk_mem    ; 11.855 ; 11.855 ; Rise       ; clk_mem         ;
;  outbcd2[1]    ; clk_mem    ; 11.587 ; 11.587 ; Rise       ; clk_mem         ;
;  outbcd2[2]    ; clk_mem    ; 11.675 ; 11.675 ; Rise       ; clk_mem         ;
;  outbcd2[3]    ; clk_mem    ; 11.649 ; 11.649 ; Rise       ; clk_mem         ;
;  outbcd2[4]    ; clk_mem    ; 11.675 ; 11.675 ; Rise       ; clk_mem         ;
;  outbcd2[5]    ; clk_mem    ; 11.640 ; 11.640 ; Rise       ; clk_mem         ;
;  outbcd2[6]    ; clk_mem    ; 11.600 ; 11.600 ; Rise       ; clk_mem         ;
; outputmem[*]   ; clk_mem    ; 14.009 ; 14.009 ; Rise       ; clk_mem         ;
;  outputmem[0]  ; clk_mem    ; 10.227 ; 10.227 ; Rise       ; clk_mem         ;
;  outputmem[1]  ; clk_mem    ; 9.702  ; 9.702  ; Rise       ; clk_mem         ;
;  outputmem[2]  ; clk_mem    ; 9.762  ; 9.762  ; Rise       ; clk_mem         ;
;  outputmem[3]  ; clk_mem    ; 10.183 ; 10.183 ; Rise       ; clk_mem         ;
;  outputmem[4]  ; clk_mem    ; 10.168 ; 10.168 ; Rise       ; clk_mem         ;
;  outputmem[5]  ; clk_mem    ; 10.204 ; 10.204 ; Rise       ; clk_mem         ;
;  outputmem[6]  ; clk_mem    ; 10.510 ; 10.510 ; Rise       ; clk_mem         ;
;  outputmem[7]  ; clk_mem    ; 9.672  ; 9.672  ; Rise       ; clk_mem         ;
;  outputmem[8]  ; clk_mem    ; 9.715  ; 9.715  ; Rise       ; clk_mem         ;
;  outputmem[9]  ; clk_mem    ; 10.617 ; 10.617 ; Rise       ; clk_mem         ;
;  outputmem[10] ; clk_mem    ; 10.198 ; 10.198 ; Rise       ; clk_mem         ;
;  outputmem[11] ; clk_mem    ; 9.700  ; 9.700  ; Rise       ; clk_mem         ;
;  outputmem[12] ; clk_mem    ; 9.978  ; 9.978  ; Rise       ; clk_mem         ;
;  outputmem[13] ; clk_mem    ; 9.712  ; 9.712  ; Rise       ; clk_mem         ;
;  outputmem[14] ; clk_mem    ; 9.698  ; 9.698  ; Rise       ; clk_mem         ;
;  outputmem[15] ; clk_mem    ; 9.720  ; 9.720  ; Rise       ; clk_mem         ;
;  outputmem[16] ; clk_mem    ; 10.222 ; 10.222 ; Rise       ; clk_mem         ;
;  outputmem[17] ; clk_mem    ; 10.080 ; 10.080 ; Rise       ; clk_mem         ;
;  outputmem[18] ; clk_mem    ; 9.992  ; 9.992  ; Rise       ; clk_mem         ;
;  outputmem[19] ; clk_mem    ; 10.240 ; 10.240 ; Rise       ; clk_mem         ;
;  outputmem[20] ; clk_mem    ; 10.212 ; 10.212 ; Rise       ; clk_mem         ;
;  outputmem[21] ; clk_mem    ; 9.727  ; 9.727  ; Rise       ; clk_mem         ;
;  outputmem[22] ; clk_mem    ; 10.195 ; 10.195 ; Rise       ; clk_mem         ;
;  outputmem[23] ; clk_mem    ; 9.976  ; 9.976  ; Rise       ; clk_mem         ;
;  outputmem[24] ; clk_mem    ; 10.234 ; 10.234 ; Rise       ; clk_mem         ;
;  outputmem[25] ; clk_mem    ; 10.200 ; 10.200 ; Rise       ; clk_mem         ;
;  outputmem[26] ; clk_mem    ; 10.675 ; 10.675 ; Rise       ; clk_mem         ;
;  outputmem[27] ; clk_mem    ; 10.688 ; 10.688 ; Rise       ; clk_mem         ;
;  outputmem[28] ; clk_mem    ; 10.638 ; 10.638 ; Rise       ; clk_mem         ;
;  outputmem[29] ; clk_mem    ; 10.403 ; 10.403 ; Rise       ; clk_mem         ;
;  outputmem[30] ; clk_mem    ; 13.362 ; 13.362 ; Rise       ; clk_mem         ;
;  outputmem[31] ; clk_mem    ; 14.009 ; 14.009 ; Rise       ; clk_mem         ;
+----------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; outbcd1[*]     ; clk_mem    ; 13.362 ; 13.362 ; Rise       ; clk_mem         ;
;  outbcd1[0]    ; clk_mem    ; 13.603 ; 13.603 ; Rise       ; clk_mem         ;
;  outbcd1[1]    ; clk_mem    ; 14.272 ; 14.272 ; Rise       ; clk_mem         ;
;  outbcd1[2]    ; clk_mem    ; 13.362 ; 13.362 ; Rise       ; clk_mem         ;
;  outbcd1[3]    ; clk_mem    ; 14.112 ; 14.112 ; Rise       ; clk_mem         ;
;  outbcd1[4]    ; clk_mem    ; 14.108 ; 14.108 ; Rise       ; clk_mem         ;
;  outbcd1[6]    ; clk_mem    ; 14.092 ; 14.092 ; Rise       ; clk_mem         ;
; outbcd2[*]     ; clk_mem    ; 11.284 ; 11.284 ; Rise       ; clk_mem         ;
;  outbcd2[0]    ; clk_mem    ; 11.540 ; 11.540 ; Rise       ; clk_mem         ;
;  outbcd2[1]    ; clk_mem    ; 11.284 ; 11.284 ; Rise       ; clk_mem         ;
;  outbcd2[2]    ; clk_mem    ; 11.360 ; 11.360 ; Rise       ; clk_mem         ;
;  outbcd2[3]    ; clk_mem    ; 11.334 ; 11.334 ; Rise       ; clk_mem         ;
;  outbcd2[4]    ; clk_mem    ; 11.359 ; 11.359 ; Rise       ; clk_mem         ;
;  outbcd2[5]    ; clk_mem    ; 11.326 ; 11.326 ; Rise       ; clk_mem         ;
;  outbcd2[6]    ; clk_mem    ; 11.286 ; 11.286 ; Rise       ; clk_mem         ;
; outputmem[*]   ; clk_mem    ; 9.672  ; 9.672  ; Rise       ; clk_mem         ;
;  outputmem[0]  ; clk_mem    ; 10.227 ; 10.227 ; Rise       ; clk_mem         ;
;  outputmem[1]  ; clk_mem    ; 9.702  ; 9.702  ; Rise       ; clk_mem         ;
;  outputmem[2]  ; clk_mem    ; 9.762  ; 9.762  ; Rise       ; clk_mem         ;
;  outputmem[3]  ; clk_mem    ; 10.183 ; 10.183 ; Rise       ; clk_mem         ;
;  outputmem[4]  ; clk_mem    ; 10.168 ; 10.168 ; Rise       ; clk_mem         ;
;  outputmem[5]  ; clk_mem    ; 10.204 ; 10.204 ; Rise       ; clk_mem         ;
;  outputmem[6]  ; clk_mem    ; 10.510 ; 10.510 ; Rise       ; clk_mem         ;
;  outputmem[7]  ; clk_mem    ; 9.672  ; 9.672  ; Rise       ; clk_mem         ;
;  outputmem[8]  ; clk_mem    ; 9.715  ; 9.715  ; Rise       ; clk_mem         ;
;  outputmem[9]  ; clk_mem    ; 10.617 ; 10.617 ; Rise       ; clk_mem         ;
;  outputmem[10] ; clk_mem    ; 10.198 ; 10.198 ; Rise       ; clk_mem         ;
;  outputmem[11] ; clk_mem    ; 9.700  ; 9.700  ; Rise       ; clk_mem         ;
;  outputmem[12] ; clk_mem    ; 9.978  ; 9.978  ; Rise       ; clk_mem         ;
;  outputmem[13] ; clk_mem    ; 9.712  ; 9.712  ; Rise       ; clk_mem         ;
;  outputmem[14] ; clk_mem    ; 9.698  ; 9.698  ; Rise       ; clk_mem         ;
;  outputmem[15] ; clk_mem    ; 9.720  ; 9.720  ; Rise       ; clk_mem         ;
;  outputmem[16] ; clk_mem    ; 10.222 ; 10.222 ; Rise       ; clk_mem         ;
;  outputmem[17] ; clk_mem    ; 10.080 ; 10.080 ; Rise       ; clk_mem         ;
;  outputmem[18] ; clk_mem    ; 9.992  ; 9.992  ; Rise       ; clk_mem         ;
;  outputmem[19] ; clk_mem    ; 10.240 ; 10.240 ; Rise       ; clk_mem         ;
;  outputmem[20] ; clk_mem    ; 10.212 ; 10.212 ; Rise       ; clk_mem         ;
;  outputmem[21] ; clk_mem    ; 9.727  ; 9.727  ; Rise       ; clk_mem         ;
;  outputmem[22] ; clk_mem    ; 10.195 ; 10.195 ; Rise       ; clk_mem         ;
;  outputmem[23] ; clk_mem    ; 9.976  ; 9.976  ; Rise       ; clk_mem         ;
;  outputmem[24] ; clk_mem    ; 10.234 ; 10.234 ; Rise       ; clk_mem         ;
;  outputmem[25] ; clk_mem    ; 10.200 ; 10.200 ; Rise       ; clk_mem         ;
;  outputmem[26] ; clk_mem    ; 10.675 ; 10.675 ; Rise       ; clk_mem         ;
;  outputmem[27] ; clk_mem    ; 10.688 ; 10.688 ; Rise       ; clk_mem         ;
;  outputmem[28] ; clk_mem    ; 10.638 ; 10.638 ; Rise       ; clk_mem         ;
;  outputmem[29] ; clk_mem    ; 10.403 ; 10.403 ; Rise       ; clk_mem         ;
;  outputmem[30] ; clk_mem    ; 13.362 ; 13.362 ; Rise       ; clk_mem         ;
;  outputmem[31] ; clk_mem    ; 14.009 ; 14.009 ; Rise       ; clk_mem         ;
+----------------+------------+--------+--------+------------+-----------------+


+----------------------------------+
; Fast Model Setup Summary         ;
+---------+--------+---------------+
; Clock   ; Slack  ; End Point TNS ;
+---------+--------+---------------+
; clk_mem ; -1.460 ; -46.720       ;
; clk     ; 0.118  ; 0.000         ;
+---------+--------+---------------+


+---------------------------------+
; Fast Model Hold Summary         ;
+---------+-------+---------------+
; Clock   ; Slack ; End Point TNS ;
+---------+-------+---------------+
; clk     ; 0.241 ; 0.000         ;
; clk_mem ; 0.300 ; 0.000         ;
+---------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+---------+--------+---------------------+
; Clock   ; Slack  ; End Point TNS       ;
+---------+--------+---------------------+
; clk_mem ; -2.000 ; -321.380            ;
; clk     ; -1.380 ; -9.380              ;
+---------+--------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_mem'                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                       ; To Node                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.460 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg0   ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_memory_reg0   ; clk_mem      ; clk_mem     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg1   ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a1~porta_memory_reg0   ; clk_mem      ; clk_mem     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg2   ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a2~porta_memory_reg0   ; clk_mem      ; clk_mem     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg3   ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a3~porta_memory_reg0   ; clk_mem      ; clk_mem     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg4   ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a4~porta_memory_reg0   ; clk_mem      ; clk_mem     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg5   ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a5~porta_memory_reg0   ; clk_mem      ; clk_mem     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg6   ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a6~porta_memory_reg0   ; clk_mem      ; clk_mem     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg7   ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a7~porta_memory_reg0   ; clk_mem      ; clk_mem     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg8   ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a8~porta_memory_reg0   ; clk_mem      ; clk_mem     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg9   ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a9~porta_memory_reg0   ; clk_mem      ; clk_mem     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg10  ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a10~porta_memory_reg0  ; clk_mem      ; clk_mem     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg11  ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a11~porta_memory_reg0  ; clk_mem      ; clk_mem     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg12  ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a12~porta_memory_reg0  ; clk_mem      ; clk_mem     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg13  ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a13~porta_memory_reg0  ; clk_mem      ; clk_mem     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg14  ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a14~porta_memory_reg0  ; clk_mem      ; clk_mem     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg15  ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a15~porta_memory_reg0  ; clk_mem      ; clk_mem     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg16  ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a16~porta_memory_reg0  ; clk_mem      ; clk_mem     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg17  ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a17~porta_memory_reg0  ; clk_mem      ; clk_mem     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_datain_reg0  ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_memory_reg0  ; clk_mem      ; clk_mem     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_datain_reg1  ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a19~porta_memory_reg0  ; clk_mem      ; clk_mem     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_datain_reg2  ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a20~porta_memory_reg0  ; clk_mem      ; clk_mem     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_datain_reg3  ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a21~porta_memory_reg0  ; clk_mem      ; clk_mem     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_datain_reg4  ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a22~porta_memory_reg0  ; clk_mem      ; clk_mem     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_datain_reg5  ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a23~porta_memory_reg0  ; clk_mem      ; clk_mem     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_datain_reg6  ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a24~porta_memory_reg0  ; clk_mem      ; clk_mem     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_datain_reg7  ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a25~porta_memory_reg0  ; clk_mem      ; clk_mem     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_datain_reg8  ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a26~porta_memory_reg0  ; clk_mem      ; clk_mem     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_datain_reg9  ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a27~porta_memory_reg0  ; clk_mem      ; clk_mem     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_datain_reg10 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a28~porta_memory_reg0  ; clk_mem      ; clk_mem     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_datain_reg11 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a29~porta_memory_reg0  ; clk_mem      ; clk_mem     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_datain_reg12 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a30~porta_memory_reg0  ; clk_mem      ; clk_mem     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_datain_reg13 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a31~porta_memory_reg0  ; clk_mem      ; clk_mem     ; 1.000        ; -0.017     ; 2.442      ;
; 0.308  ; pc:pc|outp[2]                                                                                                   ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk_mem     ; 1.000        ; 0.046      ; 0.737      ;
; 0.309  ; pc:pc|outp[5]                                                                                                   ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_address_reg3 ; clk          ; clk_mem     ; 1.000        ; 0.046      ; 0.736      ;
; 0.312  ; pc:pc|outp[8]                                                                                                   ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_address_reg6 ; clk          ; clk_mem     ; 1.000        ; 0.046      ; 0.733      ;
; 0.405  ; pc:pc|outp[2]                                                                                                   ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk_mem     ; 1.000        ; 0.047      ; 0.641      ;
; 0.425  ; pc:pc|outp[4]                                                                                                   ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_address_reg2 ; clk          ; clk_mem     ; 1.000        ; 0.046      ; 0.620      ;
; 0.427  ; pc:pc|outp[3]                                                                                                   ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_address_reg1 ; clk          ; clk_mem     ; 1.000        ; 0.046      ; 0.618      ;
; 0.428  ; pc:pc|outp[7]                                                                                                   ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_address_reg5 ; clk          ; clk_mem     ; 1.000        ; 0.046      ; 0.617      ;
; 0.432  ; pc:pc|outp[9]                                                                                                   ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_address_reg7 ; clk          ; clk_mem     ; 1.000        ; 0.046      ; 0.613      ;
; 0.432  ; pc:pc|outp[6]                                                                                                   ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_address_reg4 ; clk          ; clk_mem     ; 1.000        ; 0.046      ; 0.613      ;
; 0.551  ; pc:pc|outp[7]                                                                                                   ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_mem     ; 1.000        ; 0.047      ; 0.495      ;
; 0.551  ; pc:pc|outp[6]                                                                                                   ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_address_reg4  ; clk          ; clk_mem     ; 1.000        ; 0.047      ; 0.495      ;
; 0.552  ; pc:pc|outp[8]                                                                                                   ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_mem     ; 1.000        ; 0.047      ; 0.494      ;
; 0.555  ; pc:pc|outp[5]                                                                                                   ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_address_reg3  ; clk          ; clk_mem     ; 1.000        ; 0.047      ; 0.491      ;
; 0.555  ; pc:pc|outp[4]                                                                                                   ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_address_reg2  ; clk          ; clk_mem     ; 1.000        ; 0.047      ; 0.491      ;
; 0.561  ; pc:pc|outp[9]                                                                                                   ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_address_reg7  ; clk          ; clk_mem     ; 1.000        ; 0.047      ; 0.485      ;
; 0.561  ; pc:pc|outp[3]                                                                                                   ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_mem     ; 1.000        ; 0.047      ; 0.485      ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk'                                                                                     ;
+-------+---------------+---------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node     ; To Node       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------+---------------+--------------+-------------+--------------+------------+------------+
; 0.118 ; pc:pc|outp[2] ; pc:pc|outp[9] ; clk          ; clk         ; 1.000        ; 0.000      ; 0.914      ;
; 0.153 ; pc:pc|outp[2] ; pc:pc|outp[8] ; clk          ; clk         ; 1.000        ; 0.000      ; 0.879      ;
; 0.188 ; pc:pc|outp[2] ; pc:pc|outp[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 0.844      ;
; 0.194 ; pc:pc|outp[3] ; pc:pc|outp[9] ; clk          ; clk         ; 1.000        ; 0.000      ; 0.838      ;
; 0.223 ; pc:pc|outp[2] ; pc:pc|outp[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 0.809      ;
; 0.229 ; pc:pc|outp[3] ; pc:pc|outp[8] ; clk          ; clk         ; 1.000        ; 0.000      ; 0.803      ;
; 0.244 ; pc:pc|outp[4] ; pc:pc|outp[9] ; clk          ; clk         ; 1.000        ; 0.000      ; 0.788      ;
; 0.258 ; pc:pc|outp[2] ; pc:pc|outp[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 0.774      ;
; 0.261 ; pc:pc|outp[5] ; pc:pc|outp[9] ; clk          ; clk         ; 1.000        ; 0.000      ; 0.771      ;
; 0.264 ; pc:pc|outp[3] ; pc:pc|outp[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 0.768      ;
; 0.279 ; pc:pc|outp[4] ; pc:pc|outp[8] ; clk          ; clk         ; 1.000        ; 0.000      ; 0.753      ;
; 0.293 ; pc:pc|outp[2] ; pc:pc|outp[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 0.739      ;
; 0.296 ; pc:pc|outp[5] ; pc:pc|outp[8] ; clk          ; clk         ; 1.000        ; 0.000      ; 0.736      ;
; 0.299 ; pc:pc|outp[3] ; pc:pc|outp[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 0.733      ;
; 0.314 ; pc:pc|outp[6] ; pc:pc|outp[9] ; clk          ; clk         ; 1.000        ; 0.000      ; 0.718      ;
; 0.314 ; pc:pc|outp[4] ; pc:pc|outp[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 0.718      ;
; 0.328 ; pc:pc|outp[2] ; pc:pc|outp[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 0.704      ;
; 0.331 ; pc:pc|outp[5] ; pc:pc|outp[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 0.701      ;
; 0.333 ; pc:pc|outp[7] ; pc:pc|outp[9] ; clk          ; clk         ; 1.000        ; 0.000      ; 0.699      ;
; 0.334 ; pc:pc|outp[3] ; pc:pc|outp[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 0.698      ;
; 0.349 ; pc:pc|outp[6] ; pc:pc|outp[8] ; clk          ; clk         ; 1.000        ; 0.000      ; 0.683      ;
; 0.349 ; pc:pc|outp[4] ; pc:pc|outp[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 0.683      ;
; 0.366 ; pc:pc|outp[5] ; pc:pc|outp[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 0.666      ;
; 0.368 ; pc:pc|outp[7] ; pc:pc|outp[8] ; clk          ; clk         ; 1.000        ; 0.000      ; 0.664      ;
; 0.369 ; pc:pc|outp[3] ; pc:pc|outp[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 0.663      ;
; 0.381 ; pc:pc|outp[8] ; pc:pc|outp[9] ; clk          ; clk         ; 1.000        ; 0.000      ; 0.651      ;
; 0.384 ; pc:pc|outp[6] ; pc:pc|outp[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 0.648      ;
; 0.384 ; pc:pc|outp[4] ; pc:pc|outp[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 0.648      ;
; 0.506 ; pc:pc|outp[5] ; pc:pc|outp[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 0.526      ;
; 0.508 ; pc:pc|outp[7] ; pc:pc|outp[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 0.524      ;
; 0.509 ; pc:pc|outp[3] ; pc:pc|outp[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 0.523      ;
; 0.519 ; pc:pc|outp[8] ; pc:pc|outp[8] ; clk          ; clk         ; 1.000        ; 0.000      ; 0.513      ;
; 0.521 ; pc:pc|outp[2] ; pc:pc|outp[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 0.511      ;
; 0.522 ; pc:pc|outp[6] ; pc:pc|outp[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 0.510      ;
; 0.522 ; pc:pc|outp[4] ; pc:pc|outp[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 0.510      ;
; 0.639 ; pc:pc|outp[9] ; pc:pc|outp[9] ; clk          ; clk         ; 1.000        ; 0.000      ; 0.393      ;
+-------+---------------+---------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk'                                                                                      ;
+-------+---------------+---------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node     ; To Node       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------+---------------+--------------+-------------+--------------+------------+------------+
; 0.241 ; pc:pc|outp[9] ; pc:pc|outp[9] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.393      ;
; 0.358 ; pc:pc|outp[4] ; pc:pc|outp[4] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; pc:pc|outp[6] ; pc:pc|outp[6] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.510      ;
; 0.359 ; pc:pc|outp[2] ; pc:pc|outp[2] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.511      ;
; 0.361 ; pc:pc|outp[8] ; pc:pc|outp[8] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.513      ;
; 0.371 ; pc:pc|outp[3] ; pc:pc|outp[3] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; pc:pc|outp[7] ; pc:pc|outp[7] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.524      ;
; 0.374 ; pc:pc|outp[5] ; pc:pc|outp[5] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.526      ;
; 0.496 ; pc:pc|outp[6] ; pc:pc|outp[7] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.648      ;
; 0.496 ; pc:pc|outp[4] ; pc:pc|outp[5] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.648      ;
; 0.499 ; pc:pc|outp[8] ; pc:pc|outp[9] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.651      ;
; 0.511 ; pc:pc|outp[3] ; pc:pc|outp[4] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.663      ;
; 0.512 ; pc:pc|outp[7] ; pc:pc|outp[8] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.664      ;
; 0.514 ; pc:pc|outp[5] ; pc:pc|outp[6] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.666      ;
; 0.531 ; pc:pc|outp[6] ; pc:pc|outp[8] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.683      ;
; 0.531 ; pc:pc|outp[4] ; pc:pc|outp[6] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.683      ;
; 0.546 ; pc:pc|outp[3] ; pc:pc|outp[5] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.698      ;
; 0.547 ; pc:pc|outp[7] ; pc:pc|outp[9] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.699      ;
; 0.549 ; pc:pc|outp[5] ; pc:pc|outp[7] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.701      ;
; 0.552 ; pc:pc|outp[2] ; pc:pc|outp[3] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.704      ;
; 0.566 ; pc:pc|outp[6] ; pc:pc|outp[9] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.718      ;
; 0.566 ; pc:pc|outp[4] ; pc:pc|outp[7] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.718      ;
; 0.581 ; pc:pc|outp[3] ; pc:pc|outp[6] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.733      ;
; 0.584 ; pc:pc|outp[5] ; pc:pc|outp[8] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.736      ;
; 0.587 ; pc:pc|outp[2] ; pc:pc|outp[4] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.739      ;
; 0.601 ; pc:pc|outp[4] ; pc:pc|outp[8] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.753      ;
; 0.616 ; pc:pc|outp[3] ; pc:pc|outp[7] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.768      ;
; 0.619 ; pc:pc|outp[5] ; pc:pc|outp[9] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.771      ;
; 0.622 ; pc:pc|outp[2] ; pc:pc|outp[5] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.774      ;
; 0.636 ; pc:pc|outp[4] ; pc:pc|outp[9] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.788      ;
; 0.651 ; pc:pc|outp[3] ; pc:pc|outp[8] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.803      ;
; 0.657 ; pc:pc|outp[2] ; pc:pc|outp[6] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.809      ;
; 0.686 ; pc:pc|outp[3] ; pc:pc|outp[9] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.838      ;
; 0.692 ; pc:pc|outp[2] ; pc:pc|outp[7] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.844      ;
; 0.727 ; pc:pc|outp[2] ; pc:pc|outp[8] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.879      ;
; 0.762 ; pc:pc|outp[2] ; pc:pc|outp[9] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.914      ;
+-------+---------------+---------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_mem'                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                       ; To Node                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.300 ; pc:pc|outp[9]                                                                                                   ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_address_reg7  ; clk          ; clk_mem     ; 0.000        ; 0.047      ; 0.485      ;
; 0.300 ; pc:pc|outp[3]                                                                                                   ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_mem     ; 0.000        ; 0.047      ; 0.485      ;
; 0.306 ; pc:pc|outp[5]                                                                                                   ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_address_reg3  ; clk          ; clk_mem     ; 0.000        ; 0.047      ; 0.491      ;
; 0.306 ; pc:pc|outp[4]                                                                                                   ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_address_reg2  ; clk          ; clk_mem     ; 0.000        ; 0.047      ; 0.491      ;
; 0.309 ; pc:pc|outp[8]                                                                                                   ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_mem     ; 0.000        ; 0.047      ; 0.494      ;
; 0.310 ; pc:pc|outp[7]                                                                                                   ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_mem     ; 0.000        ; 0.047      ; 0.495      ;
; 0.310 ; pc:pc|outp[6]                                                                                                   ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_address_reg4  ; clk          ; clk_mem     ; 0.000        ; 0.047      ; 0.495      ;
; 0.429 ; pc:pc|outp[9]                                                                                                   ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_address_reg7 ; clk          ; clk_mem     ; 0.000        ; 0.046      ; 0.613      ;
; 0.429 ; pc:pc|outp[6]                                                                                                   ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_address_reg4 ; clk          ; clk_mem     ; 0.000        ; 0.046      ; 0.613      ;
; 0.433 ; pc:pc|outp[7]                                                                                                   ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_address_reg5 ; clk          ; clk_mem     ; 0.000        ; 0.046      ; 0.617      ;
; 0.434 ; pc:pc|outp[3]                                                                                                   ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_address_reg1 ; clk          ; clk_mem     ; 0.000        ; 0.046      ; 0.618      ;
; 0.436 ; pc:pc|outp[4]                                                                                                   ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_address_reg2 ; clk          ; clk_mem     ; 0.000        ; 0.046      ; 0.620      ;
; 0.456 ; pc:pc|outp[2]                                                                                                   ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk_mem     ; 0.000        ; 0.047      ; 0.641      ;
; 0.549 ; pc:pc|outp[8]                                                                                                   ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_address_reg6 ; clk          ; clk_mem     ; 0.000        ; 0.046      ; 0.733      ;
; 0.552 ; pc:pc|outp[5]                                                                                                   ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_address_reg3 ; clk          ; clk_mem     ; 0.000        ; 0.046      ; 0.736      ;
; 0.553 ; pc:pc|outp[2]                                                                                                   ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk_mem     ; 0.000        ; 0.046      ; 0.737      ;
; 2.321 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg0   ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_memory_reg0   ; clk_mem      ; clk_mem     ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg1   ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a1~porta_memory_reg0   ; clk_mem      ; clk_mem     ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg2   ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a2~porta_memory_reg0   ; clk_mem      ; clk_mem     ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg3   ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a3~porta_memory_reg0   ; clk_mem      ; clk_mem     ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg4   ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a4~porta_memory_reg0   ; clk_mem      ; clk_mem     ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg5   ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a5~porta_memory_reg0   ; clk_mem      ; clk_mem     ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg6   ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a6~porta_memory_reg0   ; clk_mem      ; clk_mem     ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg7   ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a7~porta_memory_reg0   ; clk_mem      ; clk_mem     ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg8   ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a8~porta_memory_reg0   ; clk_mem      ; clk_mem     ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg9   ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a9~porta_memory_reg0   ; clk_mem      ; clk_mem     ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg10  ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a10~porta_memory_reg0  ; clk_mem      ; clk_mem     ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg11  ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a11~porta_memory_reg0  ; clk_mem      ; clk_mem     ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg12  ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a12~porta_memory_reg0  ; clk_mem      ; clk_mem     ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg13  ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a13~porta_memory_reg0  ; clk_mem      ; clk_mem     ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg14  ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a14~porta_memory_reg0  ; clk_mem      ; clk_mem     ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg15  ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a15~porta_memory_reg0  ; clk_mem      ; clk_mem     ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg16  ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a16~porta_memory_reg0  ; clk_mem      ; clk_mem     ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg17  ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a17~porta_memory_reg0  ; clk_mem      ; clk_mem     ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_datain_reg0  ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_memory_reg0  ; clk_mem      ; clk_mem     ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_datain_reg1  ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a19~porta_memory_reg0  ; clk_mem      ; clk_mem     ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_datain_reg2  ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a20~porta_memory_reg0  ; clk_mem      ; clk_mem     ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_datain_reg3  ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a21~porta_memory_reg0  ; clk_mem      ; clk_mem     ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_datain_reg4  ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a22~porta_memory_reg0  ; clk_mem      ; clk_mem     ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_datain_reg5  ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a23~porta_memory_reg0  ; clk_mem      ; clk_mem     ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_datain_reg6  ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a24~porta_memory_reg0  ; clk_mem      ; clk_mem     ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_datain_reg7  ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a25~porta_memory_reg0  ; clk_mem      ; clk_mem     ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_datain_reg8  ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a26~porta_memory_reg0  ; clk_mem      ; clk_mem     ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_datain_reg9  ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a27~porta_memory_reg0  ; clk_mem      ; clk_mem     ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_datain_reg10 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a28~porta_memory_reg0  ; clk_mem      ; clk_mem     ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_datain_reg11 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a29~porta_memory_reg0  ; clk_mem      ; clk_mem     ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_datain_reg12 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a30~porta_memory_reg0  ; clk_mem      ; clk_mem     ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_datain_reg13 ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a31~porta_memory_reg0  ; clk_mem      ; clk_mem     ; 0.000        ; -0.017     ; 2.442      ;
+-------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_mem'                                                                                                                                                          ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                          ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg14  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg14  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg15  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg15  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg16  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg16  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg17  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg17  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a16~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a16~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a17~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a17~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18~porta_datain_reg2  ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target               ;
+--------+--------------+----------------+------------------+-------+------------+----------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk   ; Rise       ; clk                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; pc:pc|outp[2]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; pc:pc|outp[2]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; pc:pc|outp[3]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; pc:pc|outp[3]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; pc:pc|outp[4]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; pc:pc|outp[4]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; pc:pc|outp[5]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; pc:pc|outp[5]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; pc:pc|outp[6]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; pc:pc|outp[6]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; pc:pc|outp[7]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; pc:pc|outp[7]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; pc:pc|outp[8]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; pc:pc|outp[8]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; pc:pc|outp[9]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; pc:pc|outp[9]        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk|combout          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk|combout          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; pc|outp[2]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pc|outp[2]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; pc|outp[3]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pc|outp[3]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; pc|outp[4]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pc|outp[4]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; pc|outp[5]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pc|outp[5]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; pc|outp[6]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pc|outp[6]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; pc|outp[7]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pc|outp[7]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; pc|outp[8]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pc|outp[8]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; pc|outp[9]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pc|outp[9]|clk       ;
+--------+--------------+----------------+------------------+-------+------------+----------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; initpc8b[*]  ; clk        ; 1.924 ; 1.924 ; Rise       ; clk             ;
;  initpc8b[2] ; clk        ; 1.704 ; 1.704 ; Rise       ; clk             ;
;  initpc8b[3] ; clk        ; 1.715 ; 1.715 ; Rise       ; clk             ;
;  initpc8b[4] ; clk        ; 1.629 ; 1.629 ; Rise       ; clk             ;
;  initpc8b[5] ; clk        ; 1.741 ; 1.741 ; Rise       ; clk             ;
;  initpc8b[6] ; clk        ; 1.924 ; 1.924 ; Rise       ; clk             ;
;  initpc8b[7] ; clk        ; 1.764 ; 1.764 ; Rise       ; clk             ;
; m1           ; clk        ; 1.786 ; 1.786 ; Rise       ; clk             ;
; wPC          ; clk        ; 2.114 ; 2.114 ; Rise       ; clk             ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; initpc8b[*]  ; clk        ; -1.509 ; -1.509 ; Rise       ; clk             ;
;  initpc8b[2] ; clk        ; -1.584 ; -1.584 ; Rise       ; clk             ;
;  initpc8b[3] ; clk        ; -1.595 ; -1.595 ; Rise       ; clk             ;
;  initpc8b[4] ; clk        ; -1.509 ; -1.509 ; Rise       ; clk             ;
;  initpc8b[5] ; clk        ; -1.621 ; -1.621 ; Rise       ; clk             ;
;  initpc8b[6] ; clk        ; -1.804 ; -1.804 ; Rise       ; clk             ;
;  initpc8b[7] ; clk        ; -1.644 ; -1.644 ; Rise       ; clk             ;
; m1           ; clk        ; -1.666 ; -1.666 ; Rise       ; clk             ;
; wPC          ; clk        ; -1.994 ; -1.994 ; Rise       ; clk             ;
+--------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; outbcd1[*]     ; clk_mem    ; 8.292 ; 8.292 ; Rise       ; clk_mem         ;
;  outbcd1[0]    ; clk_mem    ; 7.661 ; 7.661 ; Rise       ; clk_mem         ;
;  outbcd1[1]    ; clk_mem    ; 8.292 ; 8.292 ; Rise       ; clk_mem         ;
;  outbcd1[2]    ; clk_mem    ; 7.531 ; 7.531 ; Rise       ; clk_mem         ;
;  outbcd1[3]    ; clk_mem    ; 8.216 ; 8.216 ; Rise       ; clk_mem         ;
;  outbcd1[4]    ; clk_mem    ; 8.214 ; 8.214 ; Rise       ; clk_mem         ;
;  outbcd1[6]    ; clk_mem    ; 8.196 ; 8.196 ; Rise       ; clk_mem         ;
; outbcd2[*]     ; clk_mem    ; 6.737 ; 6.737 ; Rise       ; clk_mem         ;
;  outbcd2[0]    ; clk_mem    ; 6.737 ; 6.737 ; Rise       ; clk_mem         ;
;  outbcd2[1]    ; clk_mem    ; 6.611 ; 6.611 ; Rise       ; clk_mem         ;
;  outbcd2[2]    ; clk_mem    ; 6.663 ; 6.663 ; Rise       ; clk_mem         ;
;  outbcd2[3]    ; clk_mem    ; 6.655 ; 6.655 ; Rise       ; clk_mem         ;
;  outbcd2[4]    ; clk_mem    ; 6.670 ; 6.670 ; Rise       ; clk_mem         ;
;  outbcd2[5]    ; clk_mem    ; 6.655 ; 6.655 ; Rise       ; clk_mem         ;
;  outbcd2[6]    ; clk_mem    ; 6.610 ; 6.610 ; Rise       ; clk_mem         ;
; outputmem[*]   ; clk_mem    ; 7.835 ; 7.835 ; Rise       ; clk_mem         ;
;  outputmem[0]  ; clk_mem    ; 6.039 ; 6.039 ; Rise       ; clk_mem         ;
;  outputmem[1]  ; clk_mem    ; 5.784 ; 5.784 ; Rise       ; clk_mem         ;
;  outputmem[2]  ; clk_mem    ; 5.820 ; 5.820 ; Rise       ; clk_mem         ;
;  outputmem[3]  ; clk_mem    ; 6.008 ; 6.008 ; Rise       ; clk_mem         ;
;  outputmem[4]  ; clk_mem    ; 5.991 ; 5.991 ; Rise       ; clk_mem         ;
;  outputmem[5]  ; clk_mem    ; 6.022 ; 6.022 ; Rise       ; clk_mem         ;
;  outputmem[6]  ; clk_mem    ; 6.167 ; 6.167 ; Rise       ; clk_mem         ;
;  outputmem[7]  ; clk_mem    ; 5.753 ; 5.753 ; Rise       ; clk_mem         ;
;  outputmem[8]  ; clk_mem    ; 5.790 ; 5.790 ; Rise       ; clk_mem         ;
;  outputmem[9]  ; clk_mem    ; 6.239 ; 6.239 ; Rise       ; clk_mem         ;
;  outputmem[10] ; clk_mem    ; 6.009 ; 6.009 ; Rise       ; clk_mem         ;
;  outputmem[11] ; clk_mem    ; 5.773 ; 5.773 ; Rise       ; clk_mem         ;
;  outputmem[12] ; clk_mem    ; 5.919 ; 5.919 ; Rise       ; clk_mem         ;
;  outputmem[13] ; clk_mem    ; 5.794 ; 5.794 ; Rise       ; clk_mem         ;
;  outputmem[14] ; clk_mem    ; 5.770 ; 5.770 ; Rise       ; clk_mem         ;
;  outputmem[15] ; clk_mem    ; 5.790 ; 5.790 ; Rise       ; clk_mem         ;
;  outputmem[16] ; clk_mem    ; 6.032 ; 6.032 ; Rise       ; clk_mem         ;
;  outputmem[17] ; clk_mem    ; 5.983 ; 5.983 ; Rise       ; clk_mem         ;
;  outputmem[18] ; clk_mem    ; 5.929 ; 5.929 ; Rise       ; clk_mem         ;
;  outputmem[19] ; clk_mem    ; 6.080 ; 6.080 ; Rise       ; clk_mem         ;
;  outputmem[20] ; clk_mem    ; 6.018 ; 6.018 ; Rise       ; clk_mem         ;
;  outputmem[21] ; clk_mem    ; 5.799 ; 5.799 ; Rise       ; clk_mem         ;
;  outputmem[22] ; clk_mem    ; 6.043 ; 6.043 ; Rise       ; clk_mem         ;
;  outputmem[23] ; clk_mem    ; 5.920 ; 5.920 ; Rise       ; clk_mem         ;
;  outputmem[24] ; clk_mem    ; 6.029 ; 6.029 ; Rise       ; clk_mem         ;
;  outputmem[25] ; clk_mem    ; 6.017 ; 6.017 ; Rise       ; clk_mem         ;
;  outputmem[26] ; clk_mem    ; 6.231 ; 6.231 ; Rise       ; clk_mem         ;
;  outputmem[27] ; clk_mem    ; 6.234 ; 6.234 ; Rise       ; clk_mem         ;
;  outputmem[28] ; clk_mem    ; 6.195 ; 6.195 ; Rise       ; clk_mem         ;
;  outputmem[29] ; clk_mem    ; 6.121 ; 6.121 ; Rise       ; clk_mem         ;
;  outputmem[30] ; clk_mem    ; 7.531 ; 7.531 ; Rise       ; clk_mem         ;
;  outputmem[31] ; clk_mem    ; 7.835 ; 7.835 ; Rise       ; clk_mem         ;
+----------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; outbcd1[*]     ; clk_mem    ; 7.531 ; 7.531 ; Rise       ; clk_mem         ;
;  outbcd1[0]    ; clk_mem    ; 7.661 ; 7.661 ; Rise       ; clk_mem         ;
;  outbcd1[1]    ; clk_mem    ; 7.942 ; 7.942 ; Rise       ; clk_mem         ;
;  outbcd1[2]    ; clk_mem    ; 7.531 ; 7.531 ; Rise       ; clk_mem         ;
;  outbcd1[3]    ; clk_mem    ; 7.897 ; 7.897 ; Rise       ; clk_mem         ;
;  outbcd1[4]    ; clk_mem    ; 7.867 ; 7.867 ; Rise       ; clk_mem         ;
;  outbcd1[6]    ; clk_mem    ; 7.877 ; 7.877 ; Rise       ; clk_mem         ;
; outbcd2[*]     ; clk_mem    ; 6.475 ; 6.475 ; Rise       ; clk_mem         ;
;  outbcd2[0]    ; clk_mem    ; 6.606 ; 6.606 ; Rise       ; clk_mem         ;
;  outbcd2[1]    ; clk_mem    ; 6.475 ; 6.475 ; Rise       ; clk_mem         ;
;  outbcd2[2]    ; clk_mem    ; 6.533 ; 6.533 ; Rise       ; clk_mem         ;
;  outbcd2[3]    ; clk_mem    ; 6.524 ; 6.524 ; Rise       ; clk_mem         ;
;  outbcd2[4]    ; clk_mem    ; 6.532 ; 6.532 ; Rise       ; clk_mem         ;
;  outbcd2[5]    ; clk_mem    ; 6.519 ; 6.519 ; Rise       ; clk_mem         ;
;  outbcd2[6]    ; clk_mem    ; 6.479 ; 6.479 ; Rise       ; clk_mem         ;
; outputmem[*]   ; clk_mem    ; 5.753 ; 5.753 ; Rise       ; clk_mem         ;
;  outputmem[0]  ; clk_mem    ; 6.039 ; 6.039 ; Rise       ; clk_mem         ;
;  outputmem[1]  ; clk_mem    ; 5.784 ; 5.784 ; Rise       ; clk_mem         ;
;  outputmem[2]  ; clk_mem    ; 5.820 ; 5.820 ; Rise       ; clk_mem         ;
;  outputmem[3]  ; clk_mem    ; 6.008 ; 6.008 ; Rise       ; clk_mem         ;
;  outputmem[4]  ; clk_mem    ; 5.991 ; 5.991 ; Rise       ; clk_mem         ;
;  outputmem[5]  ; clk_mem    ; 6.022 ; 6.022 ; Rise       ; clk_mem         ;
;  outputmem[6]  ; clk_mem    ; 6.167 ; 6.167 ; Rise       ; clk_mem         ;
;  outputmem[7]  ; clk_mem    ; 5.753 ; 5.753 ; Rise       ; clk_mem         ;
;  outputmem[8]  ; clk_mem    ; 5.790 ; 5.790 ; Rise       ; clk_mem         ;
;  outputmem[9]  ; clk_mem    ; 6.239 ; 6.239 ; Rise       ; clk_mem         ;
;  outputmem[10] ; clk_mem    ; 6.009 ; 6.009 ; Rise       ; clk_mem         ;
;  outputmem[11] ; clk_mem    ; 5.773 ; 5.773 ; Rise       ; clk_mem         ;
;  outputmem[12] ; clk_mem    ; 5.919 ; 5.919 ; Rise       ; clk_mem         ;
;  outputmem[13] ; clk_mem    ; 5.794 ; 5.794 ; Rise       ; clk_mem         ;
;  outputmem[14] ; clk_mem    ; 5.770 ; 5.770 ; Rise       ; clk_mem         ;
;  outputmem[15] ; clk_mem    ; 5.790 ; 5.790 ; Rise       ; clk_mem         ;
;  outputmem[16] ; clk_mem    ; 6.032 ; 6.032 ; Rise       ; clk_mem         ;
;  outputmem[17] ; clk_mem    ; 5.983 ; 5.983 ; Rise       ; clk_mem         ;
;  outputmem[18] ; clk_mem    ; 5.929 ; 5.929 ; Rise       ; clk_mem         ;
;  outputmem[19] ; clk_mem    ; 6.080 ; 6.080 ; Rise       ; clk_mem         ;
;  outputmem[20] ; clk_mem    ; 6.018 ; 6.018 ; Rise       ; clk_mem         ;
;  outputmem[21] ; clk_mem    ; 5.799 ; 5.799 ; Rise       ; clk_mem         ;
;  outputmem[22] ; clk_mem    ; 6.043 ; 6.043 ; Rise       ; clk_mem         ;
;  outputmem[23] ; clk_mem    ; 5.920 ; 5.920 ; Rise       ; clk_mem         ;
;  outputmem[24] ; clk_mem    ; 6.029 ; 6.029 ; Rise       ; clk_mem         ;
;  outputmem[25] ; clk_mem    ; 6.017 ; 6.017 ; Rise       ; clk_mem         ;
;  outputmem[26] ; clk_mem    ; 6.231 ; 6.231 ; Rise       ; clk_mem         ;
;  outputmem[27] ; clk_mem    ; 6.234 ; 6.234 ; Rise       ; clk_mem         ;
;  outputmem[28] ; clk_mem    ; 6.195 ; 6.195 ; Rise       ; clk_mem         ;
;  outputmem[29] ; clk_mem    ; 6.121 ; 6.121 ; Rise       ; clk_mem         ;
;  outputmem[30] ; clk_mem    ; 7.531 ; 7.531 ; Rise       ; clk_mem         ;
;  outputmem[31] ; clk_mem    ; 7.835 ; 7.835 ; Rise       ; clk_mem         ;
+----------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -1.914  ; 0.241 ; N/A      ; N/A     ; -2.000              ;
;  clk             ; -0.934  ; 0.241 ; N/A      ; N/A     ; -1.380              ;
;  clk_mem         ; -1.914  ; 0.300 ; N/A      ; N/A     ; -2.000              ;
; Design-wide TNS  ; -69.407 ; 0.0   ; 0.0      ; 0.0     ; -330.76             ;
;  clk             ; -5.080  ; 0.000 ; N/A      ; N/A     ; -9.380              ;
;  clk_mem         ; -64.327 ; 0.000 ; N/A      ; N/A     ; -321.380            ;
+------------------+---------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; initpc8b[*]  ; clk        ; 3.748 ; 3.748 ; Rise       ; clk             ;
;  initpc8b[2] ; clk        ; 3.264 ; 3.264 ; Rise       ; clk             ;
;  initpc8b[3] ; clk        ; 3.288 ; 3.288 ; Rise       ; clk             ;
;  initpc8b[4] ; clk        ; 3.072 ; 3.072 ; Rise       ; clk             ;
;  initpc8b[5] ; clk        ; 3.304 ; 3.304 ; Rise       ; clk             ;
;  initpc8b[6] ; clk        ; 3.748 ; 3.748 ; Rise       ; clk             ;
;  initpc8b[7] ; clk        ; 3.336 ; 3.336 ; Rise       ; clk             ;
; m1           ; clk        ; 3.348 ; 3.348 ; Rise       ; clk             ;
; wPC          ; clk        ; 4.027 ; 4.027 ; Rise       ; clk             ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; initpc8b[*]  ; clk        ; -1.509 ; -1.509 ; Rise       ; clk             ;
;  initpc8b[2] ; clk        ; -1.584 ; -1.584 ; Rise       ; clk             ;
;  initpc8b[3] ; clk        ; -1.595 ; -1.595 ; Rise       ; clk             ;
;  initpc8b[4] ; clk        ; -1.509 ; -1.509 ; Rise       ; clk             ;
;  initpc8b[5] ; clk        ; -1.621 ; -1.621 ; Rise       ; clk             ;
;  initpc8b[6] ; clk        ; -1.804 ; -1.804 ; Rise       ; clk             ;
;  initpc8b[7] ; clk        ; -1.644 ; -1.644 ; Rise       ; clk             ;
; m1           ; clk        ; -1.666 ; -1.666 ; Rise       ; clk             ;
; wPC          ; clk        ; -1.994 ; -1.994 ; Rise       ; clk             ;
+--------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Clock to Output Times                                                        ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; outbcd1[*]     ; clk_mem    ; 15.004 ; 15.004 ; Rise       ; clk_mem         ;
;  outbcd1[0]    ; clk_mem    ; 13.603 ; 13.603 ; Rise       ; clk_mem         ;
;  outbcd1[1]    ; clk_mem    ; 15.004 ; 15.004 ; Rise       ; clk_mem         ;
;  outbcd1[2]    ; clk_mem    ; 13.362 ; 13.362 ; Rise       ; clk_mem         ;
;  outbcd1[3]    ; clk_mem    ; 14.809 ; 14.809 ; Rise       ; clk_mem         ;
;  outbcd1[4]    ; clk_mem    ; 14.805 ; 14.805 ; Rise       ; clk_mem         ;
;  outbcd1[6]    ; clk_mem    ; 14.789 ; 14.789 ; Rise       ; clk_mem         ;
; outbcd2[*]     ; clk_mem    ; 11.855 ; 11.855 ; Rise       ; clk_mem         ;
;  outbcd2[0]    ; clk_mem    ; 11.855 ; 11.855 ; Rise       ; clk_mem         ;
;  outbcd2[1]    ; clk_mem    ; 11.587 ; 11.587 ; Rise       ; clk_mem         ;
;  outbcd2[2]    ; clk_mem    ; 11.675 ; 11.675 ; Rise       ; clk_mem         ;
;  outbcd2[3]    ; clk_mem    ; 11.649 ; 11.649 ; Rise       ; clk_mem         ;
;  outbcd2[4]    ; clk_mem    ; 11.675 ; 11.675 ; Rise       ; clk_mem         ;
;  outbcd2[5]    ; clk_mem    ; 11.640 ; 11.640 ; Rise       ; clk_mem         ;
;  outbcd2[6]    ; clk_mem    ; 11.600 ; 11.600 ; Rise       ; clk_mem         ;
; outputmem[*]   ; clk_mem    ; 14.009 ; 14.009 ; Rise       ; clk_mem         ;
;  outputmem[0]  ; clk_mem    ; 10.227 ; 10.227 ; Rise       ; clk_mem         ;
;  outputmem[1]  ; clk_mem    ; 9.702  ; 9.702  ; Rise       ; clk_mem         ;
;  outputmem[2]  ; clk_mem    ; 9.762  ; 9.762  ; Rise       ; clk_mem         ;
;  outputmem[3]  ; clk_mem    ; 10.183 ; 10.183 ; Rise       ; clk_mem         ;
;  outputmem[4]  ; clk_mem    ; 10.168 ; 10.168 ; Rise       ; clk_mem         ;
;  outputmem[5]  ; clk_mem    ; 10.204 ; 10.204 ; Rise       ; clk_mem         ;
;  outputmem[6]  ; clk_mem    ; 10.510 ; 10.510 ; Rise       ; clk_mem         ;
;  outputmem[7]  ; clk_mem    ; 9.672  ; 9.672  ; Rise       ; clk_mem         ;
;  outputmem[8]  ; clk_mem    ; 9.715  ; 9.715  ; Rise       ; clk_mem         ;
;  outputmem[9]  ; clk_mem    ; 10.617 ; 10.617 ; Rise       ; clk_mem         ;
;  outputmem[10] ; clk_mem    ; 10.198 ; 10.198 ; Rise       ; clk_mem         ;
;  outputmem[11] ; clk_mem    ; 9.700  ; 9.700  ; Rise       ; clk_mem         ;
;  outputmem[12] ; clk_mem    ; 9.978  ; 9.978  ; Rise       ; clk_mem         ;
;  outputmem[13] ; clk_mem    ; 9.712  ; 9.712  ; Rise       ; clk_mem         ;
;  outputmem[14] ; clk_mem    ; 9.698  ; 9.698  ; Rise       ; clk_mem         ;
;  outputmem[15] ; clk_mem    ; 9.720  ; 9.720  ; Rise       ; clk_mem         ;
;  outputmem[16] ; clk_mem    ; 10.222 ; 10.222 ; Rise       ; clk_mem         ;
;  outputmem[17] ; clk_mem    ; 10.080 ; 10.080 ; Rise       ; clk_mem         ;
;  outputmem[18] ; clk_mem    ; 9.992  ; 9.992  ; Rise       ; clk_mem         ;
;  outputmem[19] ; clk_mem    ; 10.240 ; 10.240 ; Rise       ; clk_mem         ;
;  outputmem[20] ; clk_mem    ; 10.212 ; 10.212 ; Rise       ; clk_mem         ;
;  outputmem[21] ; clk_mem    ; 9.727  ; 9.727  ; Rise       ; clk_mem         ;
;  outputmem[22] ; clk_mem    ; 10.195 ; 10.195 ; Rise       ; clk_mem         ;
;  outputmem[23] ; clk_mem    ; 9.976  ; 9.976  ; Rise       ; clk_mem         ;
;  outputmem[24] ; clk_mem    ; 10.234 ; 10.234 ; Rise       ; clk_mem         ;
;  outputmem[25] ; clk_mem    ; 10.200 ; 10.200 ; Rise       ; clk_mem         ;
;  outputmem[26] ; clk_mem    ; 10.675 ; 10.675 ; Rise       ; clk_mem         ;
;  outputmem[27] ; clk_mem    ; 10.688 ; 10.688 ; Rise       ; clk_mem         ;
;  outputmem[28] ; clk_mem    ; 10.638 ; 10.638 ; Rise       ; clk_mem         ;
;  outputmem[29] ; clk_mem    ; 10.403 ; 10.403 ; Rise       ; clk_mem         ;
;  outputmem[30] ; clk_mem    ; 13.362 ; 13.362 ; Rise       ; clk_mem         ;
;  outputmem[31] ; clk_mem    ; 14.009 ; 14.009 ; Rise       ; clk_mem         ;
+----------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; outbcd1[*]     ; clk_mem    ; 7.531 ; 7.531 ; Rise       ; clk_mem         ;
;  outbcd1[0]    ; clk_mem    ; 7.661 ; 7.661 ; Rise       ; clk_mem         ;
;  outbcd1[1]    ; clk_mem    ; 7.942 ; 7.942 ; Rise       ; clk_mem         ;
;  outbcd1[2]    ; clk_mem    ; 7.531 ; 7.531 ; Rise       ; clk_mem         ;
;  outbcd1[3]    ; clk_mem    ; 7.897 ; 7.897 ; Rise       ; clk_mem         ;
;  outbcd1[4]    ; clk_mem    ; 7.867 ; 7.867 ; Rise       ; clk_mem         ;
;  outbcd1[6]    ; clk_mem    ; 7.877 ; 7.877 ; Rise       ; clk_mem         ;
; outbcd2[*]     ; clk_mem    ; 6.475 ; 6.475 ; Rise       ; clk_mem         ;
;  outbcd2[0]    ; clk_mem    ; 6.606 ; 6.606 ; Rise       ; clk_mem         ;
;  outbcd2[1]    ; clk_mem    ; 6.475 ; 6.475 ; Rise       ; clk_mem         ;
;  outbcd2[2]    ; clk_mem    ; 6.533 ; 6.533 ; Rise       ; clk_mem         ;
;  outbcd2[3]    ; clk_mem    ; 6.524 ; 6.524 ; Rise       ; clk_mem         ;
;  outbcd2[4]    ; clk_mem    ; 6.532 ; 6.532 ; Rise       ; clk_mem         ;
;  outbcd2[5]    ; clk_mem    ; 6.519 ; 6.519 ; Rise       ; clk_mem         ;
;  outbcd2[6]    ; clk_mem    ; 6.479 ; 6.479 ; Rise       ; clk_mem         ;
; outputmem[*]   ; clk_mem    ; 5.753 ; 5.753 ; Rise       ; clk_mem         ;
;  outputmem[0]  ; clk_mem    ; 6.039 ; 6.039 ; Rise       ; clk_mem         ;
;  outputmem[1]  ; clk_mem    ; 5.784 ; 5.784 ; Rise       ; clk_mem         ;
;  outputmem[2]  ; clk_mem    ; 5.820 ; 5.820 ; Rise       ; clk_mem         ;
;  outputmem[3]  ; clk_mem    ; 6.008 ; 6.008 ; Rise       ; clk_mem         ;
;  outputmem[4]  ; clk_mem    ; 5.991 ; 5.991 ; Rise       ; clk_mem         ;
;  outputmem[5]  ; clk_mem    ; 6.022 ; 6.022 ; Rise       ; clk_mem         ;
;  outputmem[6]  ; clk_mem    ; 6.167 ; 6.167 ; Rise       ; clk_mem         ;
;  outputmem[7]  ; clk_mem    ; 5.753 ; 5.753 ; Rise       ; clk_mem         ;
;  outputmem[8]  ; clk_mem    ; 5.790 ; 5.790 ; Rise       ; clk_mem         ;
;  outputmem[9]  ; clk_mem    ; 6.239 ; 6.239 ; Rise       ; clk_mem         ;
;  outputmem[10] ; clk_mem    ; 6.009 ; 6.009 ; Rise       ; clk_mem         ;
;  outputmem[11] ; clk_mem    ; 5.773 ; 5.773 ; Rise       ; clk_mem         ;
;  outputmem[12] ; clk_mem    ; 5.919 ; 5.919 ; Rise       ; clk_mem         ;
;  outputmem[13] ; clk_mem    ; 5.794 ; 5.794 ; Rise       ; clk_mem         ;
;  outputmem[14] ; clk_mem    ; 5.770 ; 5.770 ; Rise       ; clk_mem         ;
;  outputmem[15] ; clk_mem    ; 5.790 ; 5.790 ; Rise       ; clk_mem         ;
;  outputmem[16] ; clk_mem    ; 6.032 ; 6.032 ; Rise       ; clk_mem         ;
;  outputmem[17] ; clk_mem    ; 5.983 ; 5.983 ; Rise       ; clk_mem         ;
;  outputmem[18] ; clk_mem    ; 5.929 ; 5.929 ; Rise       ; clk_mem         ;
;  outputmem[19] ; clk_mem    ; 6.080 ; 6.080 ; Rise       ; clk_mem         ;
;  outputmem[20] ; clk_mem    ; 6.018 ; 6.018 ; Rise       ; clk_mem         ;
;  outputmem[21] ; clk_mem    ; 5.799 ; 5.799 ; Rise       ; clk_mem         ;
;  outputmem[22] ; clk_mem    ; 6.043 ; 6.043 ; Rise       ; clk_mem         ;
;  outputmem[23] ; clk_mem    ; 5.920 ; 5.920 ; Rise       ; clk_mem         ;
;  outputmem[24] ; clk_mem    ; 6.029 ; 6.029 ; Rise       ; clk_mem         ;
;  outputmem[25] ; clk_mem    ; 6.017 ; 6.017 ; Rise       ; clk_mem         ;
;  outputmem[26] ; clk_mem    ; 6.231 ; 6.231 ; Rise       ; clk_mem         ;
;  outputmem[27] ; clk_mem    ; 6.234 ; 6.234 ; Rise       ; clk_mem         ;
;  outputmem[28] ; clk_mem    ; 6.195 ; 6.195 ; Rise       ; clk_mem         ;
;  outputmem[29] ; clk_mem    ; 6.121 ; 6.121 ; Rise       ; clk_mem         ;
;  outputmem[30] ; clk_mem    ; 7.531 ; 7.531 ; Rise       ; clk_mem         ;
;  outputmem[31] ; clk_mem    ; 7.835 ; 7.835 ; Rise       ; clk_mem         ;
+----------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 36       ; 0        ; 0        ; 0        ;
; clk        ; clk_mem  ; 16       ; 0        ; 0        ; 0        ;
; clk_mem    ; clk_mem  ; 32       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 36       ; 0        ; 0        ; 0        ;
; clk        ; clk_mem  ; 16       ; 0        ; 0        ; 0        ;
; clk_mem    ; clk_mem  ; 32       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 8     ; 8    ;
; Unconstrained Input Port Paths  ; 22    ; 22   ;
; Unconstrained Output Ports      ; 45    ; 45   ;
; Unconstrained Output Port Paths ; 360   ; 360  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Jun 17 21:45:13 2018
Info: Command: quartus_sta memMIPS -c memMIPS
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'memMIPS.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk_mem clk_mem
    Info (332105): create_clock -period 1.000 -name clk clk
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.914
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.914       -64.327 clk_mem 
    Info (332119):    -0.934        -5.080 clk 
Info (332146): Worst-case hold slack is 0.527
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.527         0.000 clk 
    Info (332119):     0.694         0.000 clk_mem 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -321.380 clk_mem 
    Info (332119):    -1.380        -9.380 clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.460
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.460       -46.720 clk_mem 
    Info (332119):     0.118         0.000 clk 
Info (332146): Worst-case hold slack is 0.241
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.241         0.000 clk 
    Info (332119):     0.300         0.000 clk_mem 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -321.380 clk_mem 
    Info (332119):    -1.380        -9.380 clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 434 megabytes
    Info: Processing ended: Sun Jun 17 21:45:15 2018
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


