

================================================================
== Synthesis Summary Report of 'fft'
================================================================
+ General Information: 
    * Date:           Fri Oct 21 23:29:16 2022
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
    * Project:        hls_restructured
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------+------+------+---------+-----------+----------+---------+------+----------+-----------+----------+-------------+-------------+-----+
    |              Modules             | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |           |          |             |             |     |
    |              & Loops             | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|   BRAM    |    DSP   |      FF     |     LUT     | URAM|
    +----------------------------------+------+------+---------+-----------+----------+---------+------+----------+-----------+----------+-------------+-------------+-----+
    |+ fft                             |     -|  0.00|     4577|  4.577e+04|         -|     4578|     -|        no|  192 (68%)|  96 (43%)|  40682 (38%)|  40574 (76%)|    -|
    | + fft_Pipeline_1                 |     -|  0.00|     1027|  1.027e+04|         -|     1027|     -|        no|          -|         -|     71 (~0%)|     75 (~0%)|    -|
    |  o Loop 1                        |     -|  7.30|     1025|  1.025e+04|         3|        1|  1024|       yes|          -|         -|            -|            -|    -|
    | + fft_Pipeline_2                 |     -|  0.00|     1027|  1.027e+04|         -|     1027|     -|        no|          -|         -|     71 (~0%)|     75 (~0%)|    -|
    |  o Loop 1                        |     -|  7.30|     1025|  1.025e+04|         3|        1|  1024|       yes|          -|         -|            -|            -|    -|
    | + fft_exec                       |     -|  0.04|     2505|  2.505e+04|         -|     2505|     -|        no|  172 (61%)|  96 (43%)|  36978 (34%)|  33504 (62%)|    -|
    |  + fft_exec_Pipeline_All_Loop    |     -|  0.79|     1026|  1.026e+04|         -|     1026|     -|        no|          -|         -|     24 (~0%)|     62 (~0%)|    -|
    |   o All_Loop                     |     -|  7.30|     1024|  1.024e+04|         2|        1|  1024|       yes|          -|         -|            -|            -|    -|
    |  + fft_exec_Pipeline_DFT_Loop    |     -|  0.04|      145|  1.450e+03|         -|      145|     -|        no|          -|         -|    2234 (2%)|    394 (~0%)|    -|
    |   o DFT_Loop                     |     -|  7.30|      143|  1.430e+03|        17|        1|   128|       yes|          -|         -|            -|            -|    -|
    |  + fft_exec_Pipeline_DFT_Loop9   |     -|  0.04|      146|  1.460e+03|         -|      146|     -|        no|          -|         -|    2661 (2%)|     713 (1%)|    -|
    |   o DFT_Loop                     |     -|  7.30|      144|  1.440e+03|        18|        1|   128|       yes|          -|         -|            -|            -|    -|
    |  + fft_exec_Pipeline_DFT_Loop10  |     -|  0.04|      146|  1.460e+03|         -|      146|     -|        no|          -|         -|    3020 (2%)|     759 (1%)|    -|
    |   o DFT_Loop                     |     -|  7.30|      144|  1.440e+03|        18|        1|   128|       yes|          -|         -|            -|            -|    -|
    |  + fft_exec_Pipeline_DFT_Loop11  |     -|  0.04|      146|  1.460e+03|         -|      146|     -|        no|          -|         -|    3213 (3%)|     592 (1%)|    -|
    |   o DFT_Loop                     |     -|  7.30|      144|  1.440e+03|        18|        1|   128|       yes|          -|         -|            -|            -|    -|
    |  + fft_exec_Pipeline_DFT_Loop12  |     -|  0.04|      146|  1.460e+03|         -|      146|     -|        no|          -|         -|    3213 (3%)|     595 (1%)|    -|
    |   o DFT_Loop                     |     -|  7.30|      144|  1.440e+03|        18|        1|   128|       yes|          -|         -|            -|            -|    -|
    |  + fft_exec_Pipeline_DFT_Loop13  |     -|  0.04|      146|  1.460e+03|         -|      146|     -|        no|          -|         -|    3213 (3%)|     598 (1%)|    -|
    |   o DFT_Loop                     |     -|  7.30|      144|  1.440e+03|        18|        1|   128|       yes|          -|         -|            -|            -|    -|
    |  + fft_exec_Pipeline_DFT_Loop14  |     -|  0.04|      146|  1.460e+03|         -|      146|     -|        no|          -|         -|    3213 (3%)|     601 (1%)|    -|
    |   o DFT_Loop                     |     -|  7.30|      144|  1.440e+03|        18|        1|   128|       yes|          -|         -|            -|            -|    -|
    |  + fft_exec_Pipeline_DFT_Loop15  |     -|  0.04|      146|  1.460e+03|         -|      146|     -|        no|          -|         -|    3213 (3%)|     604 (1%)|    -|
    |   o DFT_Loop                     |     -|  7.30|      144|  1.440e+03|        18|        1|   128|       yes|          -|         -|            -|            -|    -|
    |  + fft_exec_Pipeline_DFT_Loop16  |     -|  0.04|      146|  1.460e+03|         -|      146|     -|        no|          -|         -|    3213 (3%)|     607 (1%)|    -|
    |   o DFT_Loop                     |     -|  7.30|      144|  1.440e+03|        18|        1|   128|       yes|          -|         -|            -|            -|    -|
    |  + fft_exec_Pipeline_DFT_Loop17  |     -|  0.04|      145|  1.450e+03|         -|      145|     -|        no|          -|         -|    2520 (2%)|    294 (~0%)|    -|
    |   o DFT_Loop                     |     -|  7.30|      143|  1.430e+03|        17|        1|   128|       yes|          -|         -|            -|            -|    -|
    | + fft_Pipeline_3                 |     -|  0.00|     1027|  1.027e+04|         -|     1027|     -|        no|          -|         -|     51 (~0%)|     93 (~0%)|    -|
    |  o Loop 1                        |     -|  7.30|     1025|  1.025e+04|         3|        1|  1024|       yes|          -|         -|            -|            -|    -|
    | + fft_Pipeline_4                 |     -|  0.00|     1027|  1.027e+04|         -|     1027|     -|        no|          -|         -|     51 (~0%)|     93 (~0%)|    -|
    |  o Loop 1                        |     -|  7.30|     1025|  1.025e+04|         3|        1|  1024|       yes|          -|         -|            -|            -|    -|
    +----------------------------------+------+------+---------+-----------+----------+---------+------+----------+-----------+----------+-------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+----------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface      | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|                | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+----------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_input_0  | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_input_1  | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_output_0 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_output_1 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+----------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | X_R_1    | 0x10   | 32    | W      | Data signal of X_R               |                                                                      |
| s_axi_control | X_R_2    | 0x14   | 32    | W      | Data signal of X_R               |                                                                      |
| s_axi_control | X_I_1    | 0x1c   | 32    | W      | Data signal of X_I               |                                                                      |
| s_axi_control | X_I_2    | 0x20   | 32    | W      | Data signal of X_I               |                                                                      |
| s_axi_control | OUT_R_1  | 0x28   | 32    | W      | Data signal of OUT_R             |                                                                      |
| s_axi_control | OUT_R_2  | 0x2c   | 32    | W      | Data signal of OUT_R             |                                                                      |
| s_axi_control | OUT_I_1  | 0x34   | 32    | W      | Data signal of OUT_I             |                                                                      |
| s_axi_control | OUT_I_2  | 0x38   | 32    | W      | Data signal of OUT_I             |                                                                      |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| X_R      | in        | float*   |
| X_I      | in        | float*   |
| OUT_R    | out       | float*   |
| OUT_I    | out       | float*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+----------------+-----------+----------+-----------------------------------+
| Argument | HW Interface   | HW Type   | HW Usage | HW Info                           |
+----------+----------------+-----------+----------+-----------------------------------+
| X_R      | m_axi_input_1  | interface |          |                                   |
| X_R      | s_axi_control  | register  | offset   | name=X_R_1 offset=0x10 range=32   |
| X_R      | s_axi_control  | register  | offset   | name=X_R_2 offset=0x14 range=32   |
| X_I      | m_axi_input_0  | interface |          |                                   |
| X_I      | s_axi_control  | register  | offset   | name=X_I_1 offset=0x1c range=32   |
| X_I      | s_axi_control  | register  | offset   | name=X_I_2 offset=0x20 range=32   |
| OUT_R    | m_axi_output_1 | interface |          |                                   |
| OUT_R    | s_axi_control  | register  | offset   | name=OUT_R_1 offset=0x28 range=32 |
| OUT_R    | s_axi_control  | register  | offset   | name=OUT_R_2 offset=0x2c range=32 |
| OUT_I    | m_axi_output_0 | interface |          |                                   |
| OUT_I    | s_axi_control  | register  | offset   | name=OUT_I_1 offset=0x34 range=32 |
| OUT_I    | s_axi_control  | register  | offset   | name=OUT_I_2 offset=0x38 range=32 |
+----------+----------------+-----------+----------+-----------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+----------------+-----------+-----------+--------+-------+--------------+
| HW Interface   | Loop      | Direction | Length | Width | Location     |
+----------------+-----------+-----------+--------+-------+--------------+
| m_axi_input_1  | anonymous | read      | 1024   | 32    | fft.cpp:33:2 |
| m_axi_input_0  | anonymous | read      | 1024   | 32    | fft.cpp:34:2 |
| m_axi_output_1 | anonymous | write     | 1024   | 32    | fft.cpp:36:2 |
| m_axi_output_0 | anonymous | write     | 1024   | 32    | fft.cpp:37:2 |
+----------------+-----------+-----------+--------+-------+--------------+

* Inferred Bursts and Widening Missed
+----------------+----------+-----------+---------------------------------------------------------------------------------------------------------+------------+--------------+
| HW Interface   | Variable | Loop      | Problem                                                                                                 | Resolution | Location     |
+----------------+----------+-----------+---------------------------------------------------------------------------------------------------------+------------+--------------+
| m_axi_output_0 | OUT_I    | anonymous | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | fft.cpp:37:2 |
| m_axi_output_1 | OUT_R    | anonymous | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | fft.cpp:36:2 |
| m_axi_input_0  | X_I      | anonymous | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | fft.cpp:34:2 |
| m_axi_input_1  | X_R      | anonymous | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | fft.cpp:33:2 |
+----------------+----------+-----------+---------------------------------------------------------------------------------------------------------+------------+--------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+----------------------------------+-----+--------+--------------+-----+--------+---------+
| Name                             | DSP | Pragma | Variable     | Op  | Impl   | Latency |
+----------------------------------+-----+--------+--------------+-----+--------+---------+
| + fft                            | 96  |        |              |     |        |         |
|  + fft_Pipeline_1                | 0   |        |              |     |        |         |
|    empty_51_fu_92_p2             | -   |        | empty_51     | add | fabric | 0       |
|  + fft_Pipeline_2                | 0   |        |              |     |        |         |
|    empty_49_fu_92_p2             | -   |        | empty_49     | add | fabric | 0       |
|  + fft_exec                      | 96  |        |              |     |        |         |
|   + fft_exec_Pipeline_All_Loop   | 0   |        |              |     |        |         |
|     i_2_fu_216_p2                | -   |        | i_2          | add | fabric | 0       |
|   + fft_exec_Pipeline_DFT_Loop   | 0   |        |              |     |        |         |
|     add_ln109_fu_652_p2          | -   |        | add_ln109    | add | fabric | 0       |
|   + fft_exec_Pipeline_DFT_Loop9  | 0   |        |              |     |        |         |
|     add_ln115_fu_668_p2          | -   |        | add_ln115    | add | fabric | 0       |
|     add_ln115_1_fu_744_p2        | -   |        | add_ln115_1  | add | fabric | 0       |
|     add_ln116_fu_750_p2          | -   |        | add_ln116    | add | fabric | 0       |
|     add_ln109_fu_702_p2          | -   |        | add_ln109    | add | fabric | 0       |
|   + fft_exec_Pipeline_DFT_Loop10 | 0   |        |              |     |        |         |
|     add_ln115_2_fu_682_p2        | -   |        | add_ln115_2  | add | fabric | 0       |
|     add_ln116_1_fu_688_p2        | -   |        | add_ln116_1  | add | fabric | 0       |
|     add_ln115_3_fu_730_p2        | -   |        | add_ln115_3  | add | fabric | 0       |
|     add_ln116_2_fu_736_p2        | -   |        | add_ln116_2  | add | fabric | 0       |
|     add_ln115_4_fu_778_p2        | -   |        | add_ln115_4  | add | fabric | 0       |
|     add_ln116_3_fu_784_p2        | -   |        | add_ln116_3  | add | fabric | 0       |
|     add_ln109_fu_816_p2          | -   |        | add_ln109    | add | fabric | 0       |
|   + fft_exec_Pipeline_DFT_Loop11 | 0   |        |              |     |        |         |
|     add_ln115_5_fu_816_p2        | -   |        | add_ln115_5  | add | fabric | 0       |
|     add_ln116_4_fu_822_p2        | -   |        | add_ln116_4  | add | fabric | 0       |
|     add_ln115_6_fu_884_p2        | -   |        | add_ln115_6  | add | fabric | 0       |
|     add_ln116_5_fu_890_p2        | -   |        | add_ln116_5  | add | fabric | 0       |
|     add_ln115_7_fu_952_p2        | -   |        | add_ln115_7  | add | fabric | 0       |
|     add_ln116_6_fu_958_p2        | -   |        | add_ln116_6  | add | fabric | 0       |
|     add_ln115_8_fu_1020_p2       | -   |        | add_ln115_8  | add | fabric | 0       |
|     add_ln116_7_fu_1026_p2       | -   |        | add_ln116_7  | add | fabric | 0       |
|     add_ln109_fu_1058_p2         | -   |        | add_ln109    | add | fabric | 0       |
|   + fft_exec_Pipeline_DFT_Loop12 | 0   |        |              |     |        |         |
|     add_ln115_9_fu_816_p2        | -   |        | add_ln115_9  | add | fabric | 0       |
|     add_ln116_8_fu_822_p2        | -   |        | add_ln116_8  | add | fabric | 0       |
|     add_ln115_10_fu_884_p2       | -   |        | add_ln115_10 | add | fabric | 0       |
|     add_ln116_9_fu_890_p2        | -   |        | add_ln116_9  | add | fabric | 0       |
|     add_ln115_11_fu_952_p2       | -   |        | add_ln115_11 | add | fabric | 0       |
|     add_ln116_10_fu_958_p2       | -   |        | add_ln116_10 | add | fabric | 0       |
|     add_ln115_12_fu_1020_p2      | -   |        | add_ln115_12 | add | fabric | 0       |
|     add_ln116_11_fu_1026_p2      | -   |        | add_ln116_11 | add | fabric | 0       |
|     add_ln109_fu_1058_p2         | -   |        | add_ln109    | add | fabric | 0       |
|   + fft_exec_Pipeline_DFT_Loop13 | 0   |        |              |     |        |         |
|     add_ln115_fu_816_p2          | -   |        | add_ln115    | add | fabric | 0       |
|     add_ln116_fu_822_p2          | -   |        | add_ln116    | add | fabric | 0       |
|     add_ln115_11_fu_884_p2       | -   |        | add_ln115_11 | add | fabric | 0       |
|     add_ln116_10_fu_890_p2       | -   |        | add_ln116_10 | add | fabric | 0       |
|     add_ln115_12_fu_952_p2       | -   |        | add_ln115_12 | add | fabric | 0       |
|     add_ln116_11_fu_958_p2       | -   |        | add_ln116_11 | add | fabric | 0       |
|     add_ln115_13_fu_1020_p2      | -   |        | add_ln115_13 | add | fabric | 0       |
|     add_ln116_12_fu_1026_p2      | -   |        | add_ln116_12 | add | fabric | 0       |
|     add_ln109_fu_1058_p2         | -   |        | add_ln109    | add | fabric | 0       |
|   + fft_exec_Pipeline_DFT_Loop14 | 0   |        |              |     |        |         |
|     add_ln115_fu_816_p2          | -   |        | add_ln115    | add | fabric | 0       |
|     add_ln116_fu_822_p2          | -   |        | add_ln116    | add | fabric | 0       |
|     add_ln115_8_fu_884_p2        | -   |        | add_ln115_8  | add | fabric | 0       |
|     add_ln116_7_fu_890_p2        | -   |        | add_ln116_7  | add | fabric | 0       |
|     add_ln115_9_fu_952_p2        | -   |        | add_ln115_9  | add | fabric | 0       |
|     add_ln116_8_fu_958_p2        | -   |        | add_ln116_8  | add | fabric | 0       |
|     add_ln115_10_fu_1020_p2      | -   |        | add_ln115_10 | add | fabric | 0       |
|     add_ln116_9_fu_1026_p2       | -   |        | add_ln116_9  | add | fabric | 0       |
|     add_ln109_fu_1058_p2         | -   |        | add_ln109    | add | fabric | 0       |
|   + fft_exec_Pipeline_DFT_Loop15 | 0   |        |              |     |        |         |
|     add_ln115_fu_816_p2          | -   |        | add_ln115    | add | fabric | 0       |
|     add_ln116_fu_822_p2          | -   |        | add_ln116    | add | fabric | 0       |
|     add_ln115_5_fu_884_p2        | -   |        | add_ln115_5  | add | fabric | 0       |
|     add_ln116_4_fu_890_p2        | -   |        | add_ln116_4  | add | fabric | 0       |
|     add_ln115_6_fu_952_p2        | -   |        | add_ln115_6  | add | fabric | 0       |
|     add_ln116_5_fu_958_p2        | -   |        | add_ln116_5  | add | fabric | 0       |
|     add_ln115_7_fu_1020_p2       | -   |        | add_ln115_7  | add | fabric | 0       |
|     add_ln116_6_fu_1026_p2       | -   |        | add_ln116_6  | add | fabric | 0       |
|     add_ln109_fu_1058_p2         | -   |        | add_ln109    | add | fabric | 0       |
|   + fft_exec_Pipeline_DFT_Loop16 | 0   |        |              |     |        |         |
|     add_ln115_fu_812_p2          | -   |        | add_ln115    | add | fabric | 0       |
|     add_ln116_fu_818_p2          | -   |        | add_ln116    | add | fabric | 0       |
|     add_ln115_2_fu_880_p2        | -   |        | add_ln115_2  | add | fabric | 0       |
|     add_ln116_1_fu_886_p2        | -   |        | add_ln116_1  | add | fabric | 0       |
|     add_ln115_3_fu_948_p2        | -   |        | add_ln115_3  | add | fabric | 0       |
|     add_ln116_2_fu_954_p2        | -   |        | add_ln116_2  | add | fabric | 0       |
|     add_ln115_4_fu_1016_p2       | -   |        | add_ln115_4  | add | fabric | 0       |
|     add_ln116_3_fu_1022_p2       | -   |        | add_ln116_3  | add | fabric | 0       |
|     add_ln109_fu_1054_p2         | -   |        | add_ln109    | add | fabric | 0       |
|   + fft_exec_Pipeline_DFT_Loop17 | 0   |        |              |     |        |         |
|     add_ln109_fu_856_p2          | -   |        | add_ln109    | add | fabric | 0       |
|  + fft_Pipeline_3                | 0   |        |              |     |        |         |
|    empty_46_fu_150_p2            | -   |        | empty_46     | add | fabric | 0       |
|  + fft_Pipeline_4                | 0   |        |              |     |        |         |
|    empty_43_fu_150_p2            | -   |        | empty_43     | add | fabric | 0       |
+----------------------------------+-----+--------+--------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+----------------------------------------+------+------+--------+------------+---------+------+---------+
| Name                                   | BRAM | URAM | Pragma | Variable   | Storage | Impl | Latency |
+----------------------------------------+------+------+--------+------------+---------+------+---------+
| + fft                                  | 192  | 0    |        |            |         |      |         |
|   X_R_i_U                              | 2    | -    |        | X_R_i      | ram_1p  | auto | 1       |
|   X_I_i_U                              | 2    | -    |        | X_I_i      | ram_1p  | auto | 1       |
|   OUT_R_o_0_U                          | 2    | -    |        | OUT_R_o_0  | ram_t2p | auto | 1       |
|   OUT_R_o_1_U                          | 2    | -    |        | OUT_R_o_1  | ram_t2p | auto | 1       |
|   OUT_R_o_2_U                          | 2    | -    |        | OUT_R_o_2  | ram_t2p | auto | 1       |
|   OUT_R_o_3_U                          | 2    | -    |        | OUT_R_o_3  | ram_t2p | auto | 1       |
|   OUT_I_o_0_U                          | 2    | -    |        | OUT_I_o_0  | ram_t2p | auto | 1       |
|   OUT_I_o_1_U                          | 2    | -    |        | OUT_I_o_1  | ram_t2p | auto | 1       |
|   OUT_I_o_2_U                          | 2    | -    |        | OUT_I_o_2  | ram_t2p | auto | 1       |
|   OUT_I_o_3_U                          | 2    | -    |        | OUT_I_o_3  | ram_t2p | auto | 1       |
|  + fft_exec                            | 172  | 0    |        |            |         |      |         |
|    Stage0_R_U                          | 2    | -    |        | Stage0_R   | ram_s2p | auto | 1       |
|    Stage0_R_1_U                        | 2    | -    |        | Stage0_R_1 | ram_s2p | auto | 1       |
|    Stage0_R_2_U                        | 2    | -    |        | Stage0_R_2 | ram_s2p | auto | 1       |
|    Stage0_R_3_U                        | 2    | -    |        | Stage0_R_3 | ram_s2p | auto | 1       |
|    Stage0_I_U                          | 2    | -    |        | Stage0_I   | ram_s2p | auto | 1       |
|    Stage0_I_1_U                        | 2    | -    |        | Stage0_I_1 | ram_s2p | auto | 1       |
|    Stage0_I_2_U                        | 2    | -    |        | Stage0_I_2 | ram_s2p | auto | 1       |
|    Stage0_I_3_U                        | 2    | -    |        | Stage0_I_3 | ram_s2p | auto | 1       |
|    Stage1_R_U                          | 2    | -    |        | Stage1_R   | ram_t2p | auto | 1       |
|    Stage1_R_1_U                        | 2    | -    |        | Stage1_R_1 | ram_t2p | auto | 1       |
|    Stage1_R_2_U                        | 2    | -    |        | Stage1_R_2 | ram_t2p | auto | 1       |
|    Stage1_R_3_U                        | 2    | -    |        | Stage1_R_3 | ram_t2p | auto | 1       |
|    Stage1_I_U                          | 2    | -    |        | Stage1_I   | ram_t2p | auto | 1       |
|    Stage1_I_1_U                        | 2    | -    |        | Stage1_I_1 | ram_t2p | auto | 1       |
|    Stage1_I_2_U                        | 2    | -    |        | Stage1_I_2 | ram_t2p | auto | 1       |
|    Stage1_I_3_U                        | 2    | -    |        | Stage1_I_3 | ram_t2p | auto | 1       |
|    Stage2_R_U                          | 2    | -    |        | Stage2_R   | ram_t2p | auto | 1       |
|    Stage2_R_1_U                        | 2    | -    |        | Stage2_R_1 | ram_t2p | auto | 1       |
|    Stage2_R_2_U                        | 2    | -    |        | Stage2_R_2 | ram_t2p | auto | 1       |
|    Stage2_R_3_U                        | 2    | -    |        | Stage2_R_3 | ram_t2p | auto | 1       |
|    Stage2_I_U                          | 2    | -    |        | Stage2_I   | ram_t2p | auto | 1       |
|    Stage2_I_1_U                        | 2    | -    |        | Stage2_I_1 | ram_t2p | auto | 1       |
|    Stage2_I_2_U                        | 2    | -    |        | Stage2_I_2 | ram_t2p | auto | 1       |
|    Stage2_I_3_U                        | 2    | -    |        | Stage2_I_3 | ram_t2p | auto | 1       |
|    Stage3_R_U                          | 2    | -    |        | Stage3_R   | ram_t2p | auto | 1       |
|    Stage3_R_1_U                        | 2    | -    |        | Stage3_R_1 | ram_t2p | auto | 1       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U593  | 2    | -    |        | Stage3_R_2 | ram_t2p | auto | 1       |
|    fsub_32ns_32ns_32_5_full_dsp_1_U569 | 2    | -    |        | Stage3_R_3 | ram_t2p | auto | 1       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U594  | 2    | -    |        | Stage3_I   | ram_t2p | auto | 1       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U570 | 2    | -    |        | Stage3_I_1 | ram_t2p | auto | 1       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U594  | 2    | -    |        | Stage3_I_2 | ram_t2p | auto | 1       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U570 | 2    | -    |        | Stage3_I_3 | ram_t2p | auto | 1       |
|    fsub_32ns_32ns_32_5_full_dsp_1_U578 | 2    | -    |        | Stage4_R   | ram_t2p | auto | 1       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U593  | 2    | -    |        | Stage4_R_1 | ram_t2p | auto | 1       |
|    fsub_32ns_32ns_32_5_full_dsp_1_U578 | 2    | -    |        | Stage4_R_2 | ram_t2p | auto | 1       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U594  | 2    | -    |        | Stage4_R_3 | ram_t2p | auto | 1       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U594  | 2    | -    |        | Stage4_I   | ram_t2p | auto | 1       |
|    fsub_32ns_32ns_32_5_full_dsp_1_U577 | 2    | -    |        | Stage4_I_1 | ram_t2p | auto | 1       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U595  | 2    | -    |        | Stage4_I_2 | ram_t2p | auto | 1       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U596  | 2    | -    |        | Stage4_I_3 | ram_t2p | auto | 1       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U580 | 2    | -    |        | Stage5_R   | ram_t2p | auto | 1       |
|    fsub_32ns_32ns_32_5_full_dsp_1_U577 | 2    | -    |        | Stage5_R_1 | ram_t2p | auto | 1       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U593  | 2    | -    |        | Stage5_R_2 | ram_t2p | auto | 1       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U594  | 2    | -    |        | Stage5_R_3 | ram_t2p | auto | 1       |
|    fsub_32ns_32ns_32_5_full_dsp_1_U569 | 2    | -    |        | Stage5_I   | ram_t2p | auto | 1       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U595  | 2    | -    |        | Stage5_I_1 | ram_t2p | auto | 1       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U596  | 2    | -    |        | Stage5_I_2 | ram_t2p | auto | 1       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U579 | 2    | -    |        | Stage5_I_3 | ram_t2p | auto | 1       |
|    fsub_32ns_32ns_32_5_full_dsp_1_U577 | 2    | -    |        | Stage6_R   | ram_t2p | auto | 1       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U595  | 2    | -    |        | Stage6_R_1 | ram_t2p | auto | 1       |
|    fsub_32ns_32ns_32_5_full_dsp_1_U578 | 2    | -    |        | Stage6_R_2 | ram_t2p | auto | 1       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U596  | 2    | -    |        | Stage6_R_3 | ram_t2p | auto | 1       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U572 | 2    | -    |        | Stage6_I   | ram_t2p | auto | 1       |
|    fsub_32ns_32ns_32_5_full_dsp_1_U581 | 2    | -    |        | Stage6_I_1 | ram_t2p | auto | 1       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U579 | 2    | -    |        | Stage6_I_2 | ram_t2p | auto | 1       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U595  | 2    | -    |        | Stage6_I_3 | ram_t2p | auto | 1       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U580 | 2    | -    |        | Stage7_R   | ram_t2p | auto | 1       |
|    Stage7_R_1_U                        | 2    | -    |        | Stage7_R_1 | ram_t2p | auto | 1       |
|    Stage7_R_2_U                        | 2    | -    |        | Stage7_R_2 | ram_t2p | auto | 1       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U583 | 2    | -    |        | Stage7_R_3 | ram_t2p | auto | 1       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U596  | 2    | -    |        | Stage7_I   | ram_t2p | auto | 1       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U596  | 2    | -    |        | Stage7_I_1 | ram_t2p | auto | 1       |
|    fsub_32ns_32ns_32_5_full_dsp_1_U571 | 2    | -    |        | Stage7_I_2 | ram_t2p | auto | 1       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U597  | 2    | -    |        | Stage7_I_3 | ram_t2p | auto | 1       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U598  | 2    | -    |        | Stage8_R   | ram_t2p | auto | 1       |
|    fsub_32ns_32ns_32_5_full_dsp_1_U581 | 2    | -    |        | Stage8_R_1 | ram_t2p | auto | 1       |
|    fsub_32ns_32ns_32_5_full_dsp_1_U581 | 2    | -    |        | Stage8_R_2 | ram_t2p | auto | 1       |
|    fsub_32ns_32ns_32_5_full_dsp_1_U582 | 2    | -    |        | Stage8_R_3 | ram_t2p | auto | 1       |
|    fsub_32ns_32ns_32_5_full_dsp_1_U582 | 2    | -    |        | Stage8_I   | ram_t2p | auto | 1       |
|    Stage8_I_1_U                        | 2    | -    |        | Stage8_I_1 | ram_t2p | auto | 1       |
|    Stage8_I_2_U                        | 2    | -    |        | Stage8_I_2 | ram_t2p | auto | 1       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U597  | 2    | -    |        | Stage8_I_3 | ram_t2p | auto | 1       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U598  | 2    | -    |        | Stage9_R   | ram_t2p | auto | 1       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U584 | 2    | -    |        | Stage9_R_1 | ram_t2p | auto | 1       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U599  | 2    | -    |        | Stage9_R_2 | ram_t2p | auto | 1       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U600  | 2    | -    |        | Stage9_R_3 | ram_t2p | auto | 1       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U572 | 2    | -    |        | Stage9_I   | ram_t2p | auto | 1       |
|    fsub_32ns_32ns_32_5_full_dsp_1_U581 | 2    | -    |        | Stage9_I_1 | ram_t2p | auto | 1       |
|    Stage9_I_2_U                        | 2    | -    |        | Stage9_I_2 | ram_t2p | auto | 1       |
|    fsub_32ns_32ns_32_5_full_dsp_1_U582 | 2    | -    |        | Stage9_I_3 | ram_t2p | auto | 1       |
|    W_real_U                            | 6    | -    |        | W_real     | rom_np  | auto | 1       |
|    W_imag_U                            | 6    | -    |        | W_imag     | rom_np  | auto | 1       |
+----------------------------------------+------+------+--------+------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+----------------------------------------------------+-----------------------------------+
| Type            | Options                                            | Location                          |
+-----------------+----------------------------------------------------+-----------------------------------+
| interface       | mode=s_axilite port=return                         | fft.cpp:20 in fft, return         |
| interface       | mode=m_axi bundle=input_0 port=X_I offset=slave    | fft.cpp:21 in fft, X_I            |
| interface       | mode=m_axi bundle=input_1 port=X_R offset=slave    | fft.cpp:22 in fft, X_R            |
| interface       | mode=m_axi bundle=output_0 port=OUT_I offset=slave | fft.cpp:23 in fft, OUT_I          |
| interface       | mode=m_axi bundle=output_1 port=OUT_R offset=slave | fft.cpp:24 in fft, OUT_R          |
| interface       | mode=s_axilite port=X_R                            | fft.cpp:25 in fft, X_R            |
| interface       | mode=s_axilite port=X_I                            | fft.cpp:26 in fft, X_I            |
| interface       | mode=s_axilite port=OUT_R                          | fft.cpp:27 in fft, OUT_R          |
| interface       | mode=s_axilite port=OUT_I                          | fft.cpp:28 in fft, OUT_I          |
| array_partition | variable=Stage0_R type=cyclic factor=factor        | fft.cpp:52 in fft_exec, Stage0_R  |
| array_partition | variable=Stage0_I type=cyclic factor=factor        | fft.cpp:53 in fft_exec, Stage0_I  |
| array_partition | variable=Stage1_R type=cyclic factor=factor        | fft.cpp:54 in fft_exec, Stage1_R  |
| array_partition | variable=Stage1_I type=cyclic factor=factor        | fft.cpp:55 in fft_exec, Stage1_I  |
| array_partition | variable=Stage2_R type=cyclic factor=factor        | fft.cpp:56 in fft_exec, Stage2_R  |
| array_partition | variable=Stage2_I type=cyclic factor=factor        | fft.cpp:57 in fft_exec, Stage2_I  |
| array_partition | variable=Stage3_R type=cyclic factor=factor        | fft.cpp:58 in fft_exec, Stage3_R  |
| array_partition | variable=Stage3_I type=cyclic factor=factor        | fft.cpp:59 in fft_exec, Stage3_I  |
| array_partition | variable=Stage4_R type=cyclic factor=factor        | fft.cpp:60 in fft_exec, Stage4_R  |
| array_partition | variable=Stage4_I type=cyclic factor=factor        | fft.cpp:61 in fft_exec, Stage4_I  |
| array_partition | variable=Stage5_R type=cyclic factor=factor        | fft.cpp:62 in fft_exec, Stage5_R  |
| array_partition | variable=Stage5_I type=cyclic factor=factor        | fft.cpp:63 in fft_exec, Stage5_I  |
| array_partition | variable=Stage6_R type=cyclic factor=factor        | fft.cpp:64 in fft_exec, Stage6_R  |
| array_partition | variable=Stage6_I type=cyclic factor=factor        | fft.cpp:65 in fft_exec, Stage6_I  |
| array_partition | variable=Stage7_R type=cyclic factor=factor        | fft.cpp:66 in fft_exec, Stage7_R  |
| array_partition | variable=Stage7_I type=cyclic factor=factor        | fft.cpp:67 in fft_exec, Stage7_I  |
| array_partition | variable=Stage8_R type=cyclic factor=factor        | fft.cpp:68 in fft_exec, Stage8_R  |
| array_partition | variable=Stage8_I type=cyclic factor=factor        | fft.cpp:69 in fft_exec, Stage8_I  |
| array_partition | variable=Stage9_R type=cyclic factor=factor        | fft.cpp:70 in fft_exec, Stage9_R  |
| array_partition | variable=Stage9_I type=cyclic factor=factor        | fft.cpp:71 in fft_exec, Stage9_I  |
| array_partition | variable=OUT_R type=cyclic factor=factor           | fft.cpp:72 in fft_exec, OUT_R     |
| array_partition | variable=OUT_I type=cyclic factor=factor           | fft.cpp:73 in fft_exec, OUT_I     |
| dependence      | dependent=false type=inter variable=X_I            | fft.cpp:88 in bit_reverse, X_I    |
| dependence      | dependent=false type=inter variable=X_R            | fft.cpp:89 in bit_reverse, X_R    |
| dependence      | dependent=false type=inter variable=OUT_R          | fft.cpp:102 in fft_stage_t, OUT_R |
| dependence      | dependent=false type=inter variable=OUT_I          | fft.cpp:103 in fft_stage_t, OUT_I |
| unroll          | factor=factor                                      | fft.cpp:110 in fft_stage_t        |
| pipeline        |                                                    | fft.cpp:111 in fft_stage_t        |
+-----------------+----------------------------------------------------+-----------------------------------+


