--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 11791 paths analyzed, 423 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.467ns.
--------------------------------------------------------------------------------

Paths for end point collisionModule/incorrectHit_reg (SLICE_X14Y58.A5), 4627 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.533ns (requirement - (data path - clock path skew + uncertainty))
  Source:               collisionModule/keysPressed_2 (FF)
  Destination:          collisionModule/incorrectHit_reg (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.423ns (Levels of Logic = 8)
  Clock Path Skew:      -0.009ns (0.147 - 0.156)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: collisionModule/keysPressed_2 to collisionModule/incorrectHit_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y58.DQ      Tcko                  0.391   collisionModule/keysPressed<2>
                                                       collisionModule/keysPressed_2
    SLICE_X19Y56.D1      net (fanout=17)       1.297   collisionModule/keysPressed<2>
    SLICE_X19Y56.D       Tilo                  0.259   collisionModule/is_posedge_up
                                                       collisionModule/out
    SLICE_X17Y58.B5      net (fanout=3)        0.848   collisionModule/n0043
    SLICE_X17Y58.B       Tilo                  0.259   collisionModule/Mmux_keysPressed[4]_keysPressed[4]_mux_36_OUT411
                                                       collisionModule/Mmux_keysPressed[4]_keysPressed[4]_mux_28_OUT311
    SLICE_X17Y58.D2      net (fanout=3)        0.438   collisionModule/Mmux_keysPressed[4]_keysPressed[4]_mux_28_OUT31
    SLICE_X17Y58.D       Tilo                  0.259   collisionModule/Mmux_keysPressed[4]_keysPressed[4]_mux_36_OUT411
                                                       collisionModule/Mmux_keysPressed[4]_keysPressed[4]_mux_36_OUT4111
    SLICE_X17Y57.C4      net (fanout=7)        0.486   collisionModule/Mmux_keysPressed[4]_keysPressed[4]_mux_36_OUT411
    SLICE_X17Y57.C       Tilo                  0.259   collisionModule/correctHit_reg
                                                       collisionModule/Mmux_keysPressed[4]_keysPressed[4]_mux_36_OUT4
    SLICE_X15Y58.C4      net (fanout=8)        0.696   collisionModule/keysPressed[4]_keysPressed[4]_mux_36_OUT<3>
    SLICE_X15Y58.C       Tilo                  0.259   collisionModule/keysPressed<2>
                                                       collisionModule/Mmux__n016241
    SLICE_X14Y57.A1      net (fanout=3)        0.648   collisionModule/_n0162<3>
    SLICE_X14Y57.A       Tilo                  0.203   N139
                                                       collisionModule/_n01945
    SLICE_X14Y58.B3      net (fanout=1)        1.407   collisionModule/_n01946
    SLICE_X14Y58.B       Tilo                  0.203   collisionModule/incorrectHit_reg
                                                       collisionModule/incorrectHit_reg_glue_set_SW0
    SLICE_X14Y58.A5      net (fanout=1)        0.222   N136
    SLICE_X14Y58.CLK     Tas                   0.289   collisionModule/incorrectHit_reg
                                                       collisionModule/incorrectHit_reg_glue_set
                                                       collisionModule/incorrectHit_reg
    -------------------------------------------------  ---------------------------
    Total                                      8.423ns (2.381ns logic, 6.042ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.612ns (requirement - (data path - clock path skew + uncertainty))
  Source:               collisionModule/keysPressed_2 (FF)
  Destination:          collisionModule/incorrectHit_reg (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.344ns (Levels of Logic = 8)
  Clock Path Skew:      -0.009ns (0.147 - 0.156)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: collisionModule/keysPressed_2 to collisionModule/incorrectHit_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y58.DQ      Tcko                  0.391   collisionModule/keysPressed<2>
                                                       collisionModule/keysPressed_2
    SLICE_X19Y56.D1      net (fanout=17)       1.297   collisionModule/keysPressed<2>
    SLICE_X19Y56.D       Tilo                  0.259   collisionModule/is_posedge_up
                                                       collisionModule/out
    SLICE_X17Y58.B5      net (fanout=3)        0.848   collisionModule/n0043
    SLICE_X17Y58.B       Tilo                  0.259   collisionModule/Mmux_keysPressed[4]_keysPressed[4]_mux_36_OUT411
                                                       collisionModule/Mmux_keysPressed[4]_keysPressed[4]_mux_28_OUT311
    SLICE_X17Y58.A5      net (fanout=3)        0.199   collisionModule/Mmux_keysPressed[4]_keysPressed[4]_mux_28_OUT31
    SLICE_X17Y58.A       Tilo                  0.259   collisionModule/Mmux_keysPressed[4]_keysPressed[4]_mux_36_OUT411
                                                       collisionModule/Mmux_keysPressed[4]_keysPressed[4]_mux_36_OUT4_SW0
    SLICE_X17Y57.C1      net (fanout=2)        0.646   N25
    SLICE_X17Y57.C       Tilo                  0.259   collisionModule/correctHit_reg
                                                       collisionModule/Mmux_keysPressed[4]_keysPressed[4]_mux_36_OUT4
    SLICE_X15Y58.C4      net (fanout=8)        0.696   collisionModule/keysPressed[4]_keysPressed[4]_mux_36_OUT<3>
    SLICE_X15Y58.C       Tilo                  0.259   collisionModule/keysPressed<2>
                                                       collisionModule/Mmux__n016241
    SLICE_X14Y57.A1      net (fanout=3)        0.648   collisionModule/_n0162<3>
    SLICE_X14Y57.A       Tilo                  0.203   N139
                                                       collisionModule/_n01945
    SLICE_X14Y58.B3      net (fanout=1)        1.407   collisionModule/_n01946
    SLICE_X14Y58.B       Tilo                  0.203   collisionModule/incorrectHit_reg
                                                       collisionModule/incorrectHit_reg_glue_set_SW0
    SLICE_X14Y58.A5      net (fanout=1)        0.222   N136
    SLICE_X14Y58.CLK     Tas                   0.289   collisionModule/incorrectHit_reg
                                                       collisionModule/incorrectHit_reg_glue_set
                                                       collisionModule/incorrectHit_reg
    -------------------------------------------------  ---------------------------
    Total                                      8.344ns (2.381ns logic, 5.963ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.761ns (requirement - (data path - clock path skew + uncertainty))
  Source:               collisionModule/keysPressed_2 (FF)
  Destination:          collisionModule/incorrectHit_reg (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.195ns (Levels of Logic = 8)
  Clock Path Skew:      -0.009ns (0.147 - 0.156)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: collisionModule/keysPressed_2 to collisionModule/incorrectHit_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y58.DQ      Tcko                  0.391   collisionModule/keysPressed<2>
                                                       collisionModule/keysPressed_2
    SLICE_X19Y56.D1      net (fanout=17)       1.297   collisionModule/keysPressed<2>
    SLICE_X19Y56.D       Tilo                  0.259   collisionModule/is_posedge_up
                                                       collisionModule/out
    SLICE_X17Y58.B5      net (fanout=3)        0.848   collisionModule/n0043
    SLICE_X17Y58.B       Tilo                  0.259   collisionModule/Mmux_keysPressed[4]_keysPressed[4]_mux_36_OUT411
                                                       collisionModule/Mmux_keysPressed[4]_keysPressed[4]_mux_28_OUT311
    SLICE_X17Y58.D2      net (fanout=3)        0.438   collisionModule/Mmux_keysPressed[4]_keysPressed[4]_mux_28_OUT31
    SLICE_X17Y58.D       Tilo                  0.259   collisionModule/Mmux_keysPressed[4]_keysPressed[4]_mux_36_OUT411
                                                       collisionModule/Mmux_keysPressed[4]_keysPressed[4]_mux_36_OUT4111
    SLICE_X14Y57.C2      net (fanout=7)        0.662   collisionModule/Mmux_keysPressed[4]_keysPressed[4]_mux_36_OUT411
    SLICE_X14Y57.C       Tilo                  0.204   N139
                                                       collisionModule/Mmux_keysPressed[4]_keysPressed[4]_mux_36_OUT31
    SLICE_X15Y58.C5      net (fanout=6)        0.347   collisionModule/keysPressed[4]_keysPressed[4]_mux_36_OUT<2>
    SLICE_X15Y58.C       Tilo                  0.259   collisionModule/keysPressed<2>
                                                       collisionModule/Mmux__n016241
    SLICE_X14Y57.A1      net (fanout=3)        0.648   collisionModule/_n0162<3>
    SLICE_X14Y57.A       Tilo                  0.203   N139
                                                       collisionModule/_n01945
    SLICE_X14Y58.B3      net (fanout=1)        1.407   collisionModule/_n01946
    SLICE_X14Y58.B       Tilo                  0.203   collisionModule/incorrectHit_reg
                                                       collisionModule/incorrectHit_reg_glue_set_SW0
    SLICE_X14Y58.A5      net (fanout=1)        0.222   N136
    SLICE_X14Y58.CLK     Tas                   0.289   collisionModule/incorrectHit_reg
                                                       collisionModule/incorrectHit_reg_glue_set
                                                       collisionModule/incorrectHit_reg
    -------------------------------------------------  ---------------------------
    Total                                      8.195ns (2.326ns logic, 5.869ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------

Paths for end point scoreModule/multiplier_reg_2 (SLICE_X19Y29.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.961ns (requirement - (data path - clock path skew + uncertainty))
  Source:               stateModule/state_0 (FF)
  Destination:          scoreModule/multiplier_reg_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.977ns (Levels of Logic = 1)
  Clock Path Skew:      -0.027ns (0.419 - 0.446)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: stateModule/state_0 to scoreModule/multiplier_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y50.DQ      Tcko                  0.391   stateModule/state<0>
                                                       stateModule/state_0
    SLICE_X16Y9.D4       net (fanout=78)       3.936   stateModule/state<0>
    SLICE_X16Y9.D        Tilo                  0.205   clkModule/GND_2_o_GND_2_o_equal_4_o
                                                       clkModule/GND_2_o_GND_2_o_equal_4_o<1>1
    SLICE_X19Y29.SR      net (fanout=5)        1.999   clkModule/GND_2_o_GND_2_o_equal_4_o
    SLICE_X19Y29.CLK     Tsrck                 0.446   scoreModule/multiplier_reg<2>
                                                       scoreModule/multiplier_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      6.977ns (1.042ns logic, 5.935ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.989ns (requirement - (data path - clock path skew + uncertainty))
  Source:               stateModule/state_1 (FF)
  Destination:          scoreModule/multiplier_reg_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.948ns (Levels of Logic = 1)
  Clock Path Skew:      -0.028ns (0.419 - 0.447)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: stateModule/state_1 to scoreModule/multiplier_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y49.DMUX    Tshcko                0.455   stateModule/display_combo_reg
                                                       stateModule/state_1
    SLICE_X16Y9.D5       net (fanout=78)       3.843   stateModule/state<1>
    SLICE_X16Y9.D        Tilo                  0.205   clkModule/GND_2_o_GND_2_o_equal_4_o
                                                       clkModule/GND_2_o_GND_2_o_equal_4_o<1>1
    SLICE_X19Y29.SR      net (fanout=5)        1.999   clkModule/GND_2_o_GND_2_o_equal_4_o
    SLICE_X19Y29.CLK     Tsrck                 0.446   scoreModule/multiplier_reg<2>
                                                       scoreModule/multiplier_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      6.948ns (1.106ns logic, 5.842ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------

Paths for end point scoreModule/multiplier_reg_1 (SLICE_X19Y29.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.005ns (requirement - (data path - clock path skew + uncertainty))
  Source:               stateModule/state_0 (FF)
  Destination:          scoreModule/multiplier_reg_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.933ns (Levels of Logic = 1)
  Clock Path Skew:      -0.027ns (0.419 - 0.446)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: stateModule/state_0 to scoreModule/multiplier_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y50.DQ      Tcko                  0.391   stateModule/state<0>
                                                       stateModule/state_0
    SLICE_X16Y9.D4       net (fanout=78)       3.936   stateModule/state<0>
    SLICE_X16Y9.D        Tilo                  0.205   clkModule/GND_2_o_GND_2_o_equal_4_o
                                                       clkModule/GND_2_o_GND_2_o_equal_4_o<1>1
    SLICE_X19Y29.SR      net (fanout=5)        1.999   clkModule/GND_2_o_GND_2_o_equal_4_o
    SLICE_X19Y29.CLK     Tsrck                 0.402   scoreModule/multiplier_reg<2>
                                                       scoreModule/multiplier_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      6.933ns (0.998ns logic, 5.935ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.033ns (requirement - (data path - clock path skew + uncertainty))
  Source:               stateModule/state_1 (FF)
  Destination:          scoreModule/multiplier_reg_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.904ns (Levels of Logic = 1)
  Clock Path Skew:      -0.028ns (0.419 - 0.447)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: stateModule/state_1 to scoreModule/multiplier_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y49.DMUX    Tshcko                0.455   stateModule/display_combo_reg
                                                       stateModule/state_1
    SLICE_X16Y9.D5       net (fanout=78)       3.843   stateModule/state<1>
    SLICE_X16Y9.D        Tilo                  0.205   clkModule/GND_2_o_GND_2_o_equal_4_o
                                                       clkModule/GND_2_o_GND_2_o_equal_4_o<1>1
    SLICE_X19Y29.SR      net (fanout=5)        1.999   clkModule/GND_2_o_GND_2_o_equal_4_o
    SLICE_X19Y29.CLK     Tsrck                 0.402   scoreModule/multiplier_reg<2>
                                                       scoreModule/multiplier_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      6.904ns (1.062ns logic, 5.842ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point clkModule/oneHz_dv_5 (SLICE_X16Y15.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clkModule/oneHz_dv_5 (FF)
  Destination:          clkModule/oneHz_dv_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clkModule/oneHz_dv_5 to clkModule/oneHz_dv_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y15.DQ      Tcko                  0.200   clkModule/oneHz_dv<5>
                                                       clkModule/oneHz_dv_5
    SLICE_X16Y15.D6      net (fanout=2)        0.023   clkModule/oneHz_dv<5>
    SLICE_X16Y15.CLK     Tah         (-Th)    -0.190   clkModule/oneHz_dv<5>
                                                       clkModule/Madd_n0032_xor<5>11
                                                       clkModule/oneHz_dv_5
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Paths for end point arrowModule/arrow1_reg_4 (SLICE_X20Y25.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.424ns (requirement - (clock path skew + uncertainty - data path))
  Source:               arrowModule/arrow1_reg_4 (FF)
  Destination:          arrowModule/arrow1_reg_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.424ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: arrowModule/arrow1_reg_4 to arrowModule/arrow1_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y25.DQ      Tcko                  0.200   arrowModule/arrow1_reg<4>
                                                       arrowModule/arrow1_reg_4
    SLICE_X20Y25.D6      net (fanout=4)        0.034   arrowModule/arrow1_reg<4>
    SLICE_X20Y25.CLK     Tah         (-Th)    -0.190   arrowModule/arrow1_reg<4>
                                                       arrowModule/state[1]_arrow1_reg[4]_select_12_OUT<4>1
                                                       arrowModule/arrow1_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      0.424ns (0.390ns logic, 0.034ns route)
                                                       (92.0% logic, 8.0% route)

--------------------------------------------------------------------------------

Paths for end point clkModule/oneHz_dv_0 (SLICE_X16Y15.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.434ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clkModule/oneHz_dv_0 (FF)
  Destination:          clkModule/oneHz_dv_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.434ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clkModule/oneHz_dv_0 to clkModule/oneHz_dv_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y15.AQ      Tcko                  0.200   clkModule/oneHz_dv<5>
                                                       clkModule/oneHz_dv_0
    SLICE_X16Y15.A6      net (fanout=5)        0.044   clkModule/oneHz_dv<0>
    SLICE_X16Y15.CLK     Tah         (-Th)    -0.190   clkModule/oneHz_dv<5>
                                                       clkModule/Madd_n0032_xor<0>11_INV_0
                                                       clkModule/oneHz_dv_0
    -------------------------------------------------  ---------------------------
    Total                                      0.434ns (0.390ns logic, 0.044ns route)
                                                       (89.9% logic, 10.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: collisionModule/posedge_up<1>/CLK
  Logical resource: collisionModule/Mshreg_posedge_down_1/CLK
  Location pin: SLICE_X14Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: collisionModule/posedge_up<1>/CLK
  Logical resource: scoreModule/Mshreg_posedge_correctHit_1/CLK
  Location pin: SLICE_X14Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.467|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 11791 paths, 0 nets, and 842 connections

Design statistics:
   Minimum period:   8.467ns{1}   (Maximum frequency: 118.106MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Nov 24 12:27:27 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 225 MB



