{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0.19  2019-03-26 bk=1.5019 VDI=41 GEI=35 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port pcie_7x_mgt -pg 1 -lvl 0 -x 0 -y -510 -defaultsOSRD -left
preplace port diff_clock_rtl_0 -pg 1 -lvl 0 -x 0 -y -200 -defaultsOSRD
preplace port reset_rtl_0 -pg 1 -lvl 0 -x 0 -y -440 -defaultsOSRD
preplace inst axi_pcie3_0 -pg 1 -lvl 2 -x 460 -y -230 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 3 -x 1030 -y -370 -defaultsOSRD -resize 250 220
preplace inst util_ds_buf -pg 1 -lvl 1 -x 160 -y -170 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 4 -x 1320 -y -330 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 5 -x 1590 -y -350 -defaultsOSRD
preplace netloc axi_pcie3_0_axi_aclk 1 2 2 640 -240 1180
preplace netloc axi_pcie3_0_axi_aresetn 1 2 2 650 -230 1190
preplace netloc reset_rtl_0_1 1 0 2 NJ -440 300
preplace netloc util_ds_buf_IBUF_OUT 1 1 1 N -180
preplace netloc axi_pcie3_0_M_AXI 1 2 1 630 -441n
preplace netloc diff_clock_rtl_0_1 1 0 1 20J -200n
preplace netloc axi_pcie3_0_pcie_7x_mgt 1 0 3 N -510 N -510 620
preplace netloc axi_interconnect_0_M00_AXI 1 3 1 1180 -380n
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 4 1 1450 -360n
preplace netloc axi_bram_ctrl_0_BRAM_PORTB 1 4 1 1460 -340n
levelinfo -pg 1 0 160 460 1030 1320 1590 1720
pagesize -pg 1 -db -bbox -sgen -150 -990 1720 320
"
}
{
   "da_axi4_cnt":"1",
   "da_axi_pcie3_cnt":"1",
   "da_board_cnt":"2",
   "da_bram_cntlr_cnt":"8"
}
