<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">,   1170, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll,  16965, user unroll pragmas are applied</column>
            <column name="">(2) simplification,   4457, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline,   4227, user inline pragmas are applied</column>
            <column name="">(4) simplification,   4042, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition, 118174 *, user array partition pragmas are applied</column>
            <column name="">(2) simplification,  29770, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate ,  29772, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape,  29936, apply array reshape pragmas</column>
            <column name="">(5) access patterns,  29929, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification,  29915, loop and instruction simplification</column>
            <column name="">(2) parallelization,  29909, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition,  29909, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification,  29909, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering,  29929, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations,  30020, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="kernel_nlp" col1="code_generated.cpp:144" col2="1170" col3="4042" col4="29929" col5="29909" col6="30020">
                    <row id="5" col0="task0" col1="code_generated.cpp:97" col2="1130" col3="4013" col4="28252" col5="28232" col6="28339">
                        <row id="1" col0="load_weight_S0" col1="code_generated.cpp:54" col2="78" col3="39" col4="664" col5="664" col6="672"/>
                        <row id="3" col0="load_output_S0" col1="code_generated.cpp:27" col2="380" col3="109" col4="9410" col5="9394" col6="9431"/>
                        <row id="2" col0="load_input_S0" col1="code_generated.cpp:12" col2="128" col3="42" col4="1000" col5="999" col6="1011"/>
                        <row id="4" col0="store_output_S0" col1="code_generated.cpp:68" col2="380" col3="109" col4="8609" col5="8609" col6="8643"/>
                    </row>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

