
Project0.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b328  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000c1c  0800b4b8  0800b4b8  0001b4b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c0d4  0800c0d4  000200a0  2**0
                  CONTENTS
  4 .ARM          00000008  0800c0d4  0800c0d4  0001c0d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c0dc  0800c0dc  000200a0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c0dc  0800c0dc  0001c0dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c0e0  0800c0e0  0001c0e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000a0  20000000  0800c0e4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000200a0  2**0
                  CONTENTS
 10 .bss          00013228  200000a0  200000a0  000200a0  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200132c8  200132c8  000200a0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  000200d0  2**0
                  CONTENTS, READONLY
 14 .debug_info   0001c574  00000000  00000000  00020113  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00004765  00000000  00000000  0003c687  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001a38  00000000  00000000  00040df0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 0000146e  00000000  00000000  00042828  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00024fd7  00000000  00000000  00043c96  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00020dd1  00000000  00000000  00068c6d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000d8ac0  00000000  00000000  00089a3e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00007338  00000000  00000000  00162500  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000058  00000000  00000000  00169838  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000a0 	.word	0x200000a0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800b4a0 	.word	0x0800b4a0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000a4 	.word	0x200000a4
 80001cc:	0800b4a0 	.word	0x0800b4a0

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b970 	b.w	8000578 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9e08      	ldr	r6, [sp, #32]
 80002b6:	460d      	mov	r5, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	460f      	mov	r7, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4694      	mov	ip, r2
 80002c4:	d965      	bls.n	8000392 <__udivmoddi4+0xe2>
 80002c6:	fab2 f382 	clz	r3, r2
 80002ca:	b143      	cbz	r3, 80002de <__udivmoddi4+0x2e>
 80002cc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002d0:	f1c3 0220 	rsb	r2, r3, #32
 80002d4:	409f      	lsls	r7, r3
 80002d6:	fa20 f202 	lsr.w	r2, r0, r2
 80002da:	4317      	orrs	r7, r2
 80002dc:	409c      	lsls	r4, r3
 80002de:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002e2:	fa1f f58c 	uxth.w	r5, ip
 80002e6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002ea:	0c22      	lsrs	r2, r4, #16
 80002ec:	fb0e 7711 	mls	r7, lr, r1, r7
 80002f0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002f4:	fb01 f005 	mul.w	r0, r1, r5
 80002f8:	4290      	cmp	r0, r2
 80002fa:	d90a      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fc:	eb1c 0202 	adds.w	r2, ip, r2
 8000300:	f101 37ff 	add.w	r7, r1, #4294967295
 8000304:	f080 811c 	bcs.w	8000540 <__udivmoddi4+0x290>
 8000308:	4290      	cmp	r0, r2
 800030a:	f240 8119 	bls.w	8000540 <__udivmoddi4+0x290>
 800030e:	3902      	subs	r1, #2
 8000310:	4462      	add	r2, ip
 8000312:	1a12      	subs	r2, r2, r0
 8000314:	b2a4      	uxth	r4, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000322:	fb00 f505 	mul.w	r5, r0, r5
 8000326:	42a5      	cmp	r5, r4
 8000328:	d90a      	bls.n	8000340 <__udivmoddi4+0x90>
 800032a:	eb1c 0404 	adds.w	r4, ip, r4
 800032e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000332:	f080 8107 	bcs.w	8000544 <__udivmoddi4+0x294>
 8000336:	42a5      	cmp	r5, r4
 8000338:	f240 8104 	bls.w	8000544 <__udivmoddi4+0x294>
 800033c:	4464      	add	r4, ip
 800033e:	3802      	subs	r0, #2
 8000340:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000344:	1b64      	subs	r4, r4, r5
 8000346:	2100      	movs	r1, #0
 8000348:	b11e      	cbz	r6, 8000352 <__udivmoddi4+0xa2>
 800034a:	40dc      	lsrs	r4, r3
 800034c:	2300      	movs	r3, #0
 800034e:	e9c6 4300 	strd	r4, r3, [r6]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d908      	bls.n	800036c <__udivmoddi4+0xbc>
 800035a:	2e00      	cmp	r6, #0
 800035c:	f000 80ed 	beq.w	800053a <__udivmoddi4+0x28a>
 8000360:	2100      	movs	r1, #0
 8000362:	e9c6 0500 	strd	r0, r5, [r6]
 8000366:	4608      	mov	r0, r1
 8000368:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036c:	fab3 f183 	clz	r1, r3
 8000370:	2900      	cmp	r1, #0
 8000372:	d149      	bne.n	8000408 <__udivmoddi4+0x158>
 8000374:	42ab      	cmp	r3, r5
 8000376:	d302      	bcc.n	800037e <__udivmoddi4+0xce>
 8000378:	4282      	cmp	r2, r0
 800037a:	f200 80f8 	bhi.w	800056e <__udivmoddi4+0x2be>
 800037e:	1a84      	subs	r4, r0, r2
 8000380:	eb65 0203 	sbc.w	r2, r5, r3
 8000384:	2001      	movs	r0, #1
 8000386:	4617      	mov	r7, r2
 8000388:	2e00      	cmp	r6, #0
 800038a:	d0e2      	beq.n	8000352 <__udivmoddi4+0xa2>
 800038c:	e9c6 4700 	strd	r4, r7, [r6]
 8000390:	e7df      	b.n	8000352 <__udivmoddi4+0xa2>
 8000392:	b902      	cbnz	r2, 8000396 <__udivmoddi4+0xe6>
 8000394:	deff      	udf	#255	; 0xff
 8000396:	fab2 f382 	clz	r3, r2
 800039a:	2b00      	cmp	r3, #0
 800039c:	f040 8090 	bne.w	80004c0 <__udivmoddi4+0x210>
 80003a0:	1a8a      	subs	r2, r1, r2
 80003a2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003a6:	fa1f fe8c 	uxth.w	lr, ip
 80003aa:	2101      	movs	r1, #1
 80003ac:	fbb2 f5f7 	udiv	r5, r2, r7
 80003b0:	fb07 2015 	mls	r0, r7, r5, r2
 80003b4:	0c22      	lsrs	r2, r4, #16
 80003b6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003ba:	fb0e f005 	mul.w	r0, lr, r5
 80003be:	4290      	cmp	r0, r2
 80003c0:	d908      	bls.n	80003d4 <__udivmoddi4+0x124>
 80003c2:	eb1c 0202 	adds.w	r2, ip, r2
 80003c6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0x122>
 80003cc:	4290      	cmp	r0, r2
 80003ce:	f200 80cb 	bhi.w	8000568 <__udivmoddi4+0x2b8>
 80003d2:	4645      	mov	r5, r8
 80003d4:	1a12      	subs	r2, r2, r0
 80003d6:	b2a4      	uxth	r4, r4
 80003d8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003dc:	fb07 2210 	mls	r2, r7, r0, r2
 80003e0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003e4:	fb0e fe00 	mul.w	lr, lr, r0
 80003e8:	45a6      	cmp	lr, r4
 80003ea:	d908      	bls.n	80003fe <__udivmoddi4+0x14e>
 80003ec:	eb1c 0404 	adds.w	r4, ip, r4
 80003f0:	f100 32ff 	add.w	r2, r0, #4294967295
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x14c>
 80003f6:	45a6      	cmp	lr, r4
 80003f8:	f200 80bb 	bhi.w	8000572 <__udivmoddi4+0x2c2>
 80003fc:	4610      	mov	r0, r2
 80003fe:	eba4 040e 	sub.w	r4, r4, lr
 8000402:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000406:	e79f      	b.n	8000348 <__udivmoddi4+0x98>
 8000408:	f1c1 0720 	rsb	r7, r1, #32
 800040c:	408b      	lsls	r3, r1
 800040e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000412:	ea4c 0c03 	orr.w	ip, ip, r3
 8000416:	fa05 f401 	lsl.w	r4, r5, r1
 800041a:	fa20 f307 	lsr.w	r3, r0, r7
 800041e:	40fd      	lsrs	r5, r7
 8000420:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000424:	4323      	orrs	r3, r4
 8000426:	fbb5 f8f9 	udiv	r8, r5, r9
 800042a:	fa1f fe8c 	uxth.w	lr, ip
 800042e:	fb09 5518 	mls	r5, r9, r8, r5
 8000432:	0c1c      	lsrs	r4, r3, #16
 8000434:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000438:	fb08 f50e 	mul.w	r5, r8, lr
 800043c:	42a5      	cmp	r5, r4
 800043e:	fa02 f201 	lsl.w	r2, r2, r1
 8000442:	fa00 f001 	lsl.w	r0, r0, r1
 8000446:	d90b      	bls.n	8000460 <__udivmoddi4+0x1b0>
 8000448:	eb1c 0404 	adds.w	r4, ip, r4
 800044c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000450:	f080 8088 	bcs.w	8000564 <__udivmoddi4+0x2b4>
 8000454:	42a5      	cmp	r5, r4
 8000456:	f240 8085 	bls.w	8000564 <__udivmoddi4+0x2b4>
 800045a:	f1a8 0802 	sub.w	r8, r8, #2
 800045e:	4464      	add	r4, ip
 8000460:	1b64      	subs	r4, r4, r5
 8000462:	b29d      	uxth	r5, r3
 8000464:	fbb4 f3f9 	udiv	r3, r4, r9
 8000468:	fb09 4413 	mls	r4, r9, r3, r4
 800046c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000470:	fb03 fe0e 	mul.w	lr, r3, lr
 8000474:	45a6      	cmp	lr, r4
 8000476:	d908      	bls.n	800048a <__udivmoddi4+0x1da>
 8000478:	eb1c 0404 	adds.w	r4, ip, r4
 800047c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000480:	d26c      	bcs.n	800055c <__udivmoddi4+0x2ac>
 8000482:	45a6      	cmp	lr, r4
 8000484:	d96a      	bls.n	800055c <__udivmoddi4+0x2ac>
 8000486:	3b02      	subs	r3, #2
 8000488:	4464      	add	r4, ip
 800048a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800048e:	fba3 9502 	umull	r9, r5, r3, r2
 8000492:	eba4 040e 	sub.w	r4, r4, lr
 8000496:	42ac      	cmp	r4, r5
 8000498:	46c8      	mov	r8, r9
 800049a:	46ae      	mov	lr, r5
 800049c:	d356      	bcc.n	800054c <__udivmoddi4+0x29c>
 800049e:	d053      	beq.n	8000548 <__udivmoddi4+0x298>
 80004a0:	b156      	cbz	r6, 80004b8 <__udivmoddi4+0x208>
 80004a2:	ebb0 0208 	subs.w	r2, r0, r8
 80004a6:	eb64 040e 	sbc.w	r4, r4, lr
 80004aa:	fa04 f707 	lsl.w	r7, r4, r7
 80004ae:	40ca      	lsrs	r2, r1
 80004b0:	40cc      	lsrs	r4, r1
 80004b2:	4317      	orrs	r7, r2
 80004b4:	e9c6 7400 	strd	r7, r4, [r6]
 80004b8:	4618      	mov	r0, r3
 80004ba:	2100      	movs	r1, #0
 80004bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004c0:	f1c3 0120 	rsb	r1, r3, #32
 80004c4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004c8:	fa20 f201 	lsr.w	r2, r0, r1
 80004cc:	fa25 f101 	lsr.w	r1, r5, r1
 80004d0:	409d      	lsls	r5, r3
 80004d2:	432a      	orrs	r2, r5
 80004d4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004d8:	fa1f fe8c 	uxth.w	lr, ip
 80004dc:	fbb1 f0f7 	udiv	r0, r1, r7
 80004e0:	fb07 1510 	mls	r5, r7, r0, r1
 80004e4:	0c11      	lsrs	r1, r2, #16
 80004e6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004ea:	fb00 f50e 	mul.w	r5, r0, lr
 80004ee:	428d      	cmp	r5, r1
 80004f0:	fa04 f403 	lsl.w	r4, r4, r3
 80004f4:	d908      	bls.n	8000508 <__udivmoddi4+0x258>
 80004f6:	eb1c 0101 	adds.w	r1, ip, r1
 80004fa:	f100 38ff 	add.w	r8, r0, #4294967295
 80004fe:	d22f      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000500:	428d      	cmp	r5, r1
 8000502:	d92d      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000504:	3802      	subs	r0, #2
 8000506:	4461      	add	r1, ip
 8000508:	1b49      	subs	r1, r1, r5
 800050a:	b292      	uxth	r2, r2
 800050c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000510:	fb07 1115 	mls	r1, r7, r5, r1
 8000514:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000518:	fb05 f10e 	mul.w	r1, r5, lr
 800051c:	4291      	cmp	r1, r2
 800051e:	d908      	bls.n	8000532 <__udivmoddi4+0x282>
 8000520:	eb1c 0202 	adds.w	r2, ip, r2
 8000524:	f105 38ff 	add.w	r8, r5, #4294967295
 8000528:	d216      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 800052a:	4291      	cmp	r1, r2
 800052c:	d914      	bls.n	8000558 <__udivmoddi4+0x2a8>
 800052e:	3d02      	subs	r5, #2
 8000530:	4462      	add	r2, ip
 8000532:	1a52      	subs	r2, r2, r1
 8000534:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000538:	e738      	b.n	80003ac <__udivmoddi4+0xfc>
 800053a:	4631      	mov	r1, r6
 800053c:	4630      	mov	r0, r6
 800053e:	e708      	b.n	8000352 <__udivmoddi4+0xa2>
 8000540:	4639      	mov	r1, r7
 8000542:	e6e6      	b.n	8000312 <__udivmoddi4+0x62>
 8000544:	4610      	mov	r0, r2
 8000546:	e6fb      	b.n	8000340 <__udivmoddi4+0x90>
 8000548:	4548      	cmp	r0, r9
 800054a:	d2a9      	bcs.n	80004a0 <__udivmoddi4+0x1f0>
 800054c:	ebb9 0802 	subs.w	r8, r9, r2
 8000550:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000554:	3b01      	subs	r3, #1
 8000556:	e7a3      	b.n	80004a0 <__udivmoddi4+0x1f0>
 8000558:	4645      	mov	r5, r8
 800055a:	e7ea      	b.n	8000532 <__udivmoddi4+0x282>
 800055c:	462b      	mov	r3, r5
 800055e:	e794      	b.n	800048a <__udivmoddi4+0x1da>
 8000560:	4640      	mov	r0, r8
 8000562:	e7d1      	b.n	8000508 <__udivmoddi4+0x258>
 8000564:	46d0      	mov	r8, sl
 8000566:	e77b      	b.n	8000460 <__udivmoddi4+0x1b0>
 8000568:	3d02      	subs	r5, #2
 800056a:	4462      	add	r2, ip
 800056c:	e732      	b.n	80003d4 <__udivmoddi4+0x124>
 800056e:	4608      	mov	r0, r1
 8000570:	e70a      	b.n	8000388 <__udivmoddi4+0xd8>
 8000572:	4464      	add	r4, ip
 8000574:	3802      	subs	r0, #2
 8000576:	e742      	b.n	80003fe <__udivmoddi4+0x14e>

08000578 <__aeabi_idiv0>:
 8000578:	4770      	bx	lr
 800057a:	bf00      	nop

0800057c <carddb_debug_flash_error>:

// ========================= Debug UART selection =========================
#define DBG_UART huart3

static void carddb_debug_flash_error(const char *tag)
{
 800057c:	b580      	push	{r7, lr}
 800057e:	b096      	sub	sp, #88	; 0x58
 8000580:	af02      	add	r7, sp, #8
 8000582:	6078      	str	r0, [r7, #4]
    uint32_t err = HAL_FLASH_GetError();
 8000584:	f004 f9f0 	bl	8004968 <HAL_FLASH_GetError>
 8000588:	64f8      	str	r0, [r7, #76]	; 0x4c
    char buf[64];
    int len = snprintf(buf, sizeof(buf),
 800058a:	f107 0008 	add.w	r0, r7, #8
 800058e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000590:	9300      	str	r3, [sp, #0]
 8000592:	687b      	ldr	r3, [r7, #4]
 8000594:	4a08      	ldr	r2, [pc, #32]	; (80005b8 <carddb_debug_flash_error+0x3c>)
 8000596:	2140      	movs	r1, #64	; 0x40
 8000598:	f00a fa88 	bl	800aaac <sniprintf>
 800059c:	64b8      	str	r0, [r7, #72]	; 0x48
                       "%s: HAL_FLASH error=0x%08lX\r\n",
                       tag, (unsigned long)err);
    HAL_UART_Transmit(&DBG_UART, (uint8_t*)buf, len, HAL_MAX_DELAY);
 800059e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80005a0:	b29a      	uxth	r2, r3
 80005a2:	f107 0108 	add.w	r1, r7, #8
 80005a6:	f04f 33ff 	mov.w	r3, #4294967295
 80005aa:	4804      	ldr	r0, [pc, #16]	; (80005bc <carddb_debug_flash_error+0x40>)
 80005ac:	f006 fda6 	bl	80070fc <HAL_UART_Transmit>
}
 80005b0:	bf00      	nop
 80005b2:	3750      	adds	r7, #80	; 0x50
 80005b4:	46bd      	mov	sp, r7
 80005b6:	bd80      	pop	{r7, pc}
 80005b8:	0800b4b8 	.word	0x0800b4b8
 80005bc:	20000334 	.word	0x20000334

080005c0 <uid_equal>:

// --------- Small helpers: UID compare / copy ------------------------------

static int uid_equal(const uint8_t a[CARD_UID_SIZE],
                     const uint8_t b[CARD_UID_SIZE])
{
 80005c0:	b580      	push	{r7, lr}
 80005c2:	b082      	sub	sp, #8
 80005c4:	af00      	add	r7, sp, #0
 80005c6:	6078      	str	r0, [r7, #4]
 80005c8:	6039      	str	r1, [r7, #0]
    return (memcmp(a, b, CARD_UID_SIZE) == 0);
 80005ca:	2205      	movs	r2, #5
 80005cc:	6839      	ldr	r1, [r7, #0]
 80005ce:	6878      	ldr	r0, [r7, #4]
 80005d0:	f00a fac0 	bl	800ab54 <memcmp>
 80005d4:	4603      	mov	r3, r0
 80005d6:	2b00      	cmp	r3, #0
 80005d8:	bf0c      	ite	eq
 80005da:	2301      	moveq	r3, #1
 80005dc:	2300      	movne	r3, #0
 80005de:	b2db      	uxtb	r3, r3
}
 80005e0:	4618      	mov	r0, r3
 80005e2:	3708      	adds	r7, #8
 80005e4:	46bd      	mov	sp, r7
 80005e6:	bd80      	pop	{r7, pc}

080005e8 <uid_copy>:

static void uid_copy(uint8_t dst[CARD_UID_SIZE],
                     const uint8_t src[CARD_UID_SIZE])
{
 80005e8:	b580      	push	{r7, lr}
 80005ea:	b082      	sub	sp, #8
 80005ec:	af00      	add	r7, sp, #0
 80005ee:	6078      	str	r0, [r7, #4]
 80005f0:	6039      	str	r1, [r7, #0]
    memcpy(dst, src, CARD_UID_SIZE);
 80005f2:	2205      	movs	r2, #5
 80005f4:	6839      	ldr	r1, [r7, #0]
 80005f6:	6878      	ldr	r0, [r7, #4]
 80005f8:	f00a fb02 	bl	800ac00 <memcpy>
}
 80005fc:	bf00      	nop
 80005fe:	3708      	adds	r7, #8
 8000600:	46bd      	mov	sp, r7
 8000602:	bd80      	pop	{r7, pc}

08000604 <crc16_ccitt>:

// --------- Simple CRC16 (nice to mention in interviews) ---------------

static uint16_t crc16_ccitt(const uint8_t *data, uint32_t len)
{
 8000604:	b480      	push	{r7}
 8000606:	b087      	sub	sp, #28
 8000608:	af00      	add	r7, sp, #0
 800060a:	6078      	str	r0, [r7, #4]
 800060c:	6039      	str	r1, [r7, #0]
    uint16_t crc = 0xFFFF;
 800060e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000612:	82fb      	strh	r3, [r7, #22]
    for (uint32_t i = 0; i < len; i++) {
 8000614:	2300      	movs	r3, #0
 8000616:	613b      	str	r3, [r7, #16]
 8000618:	e027      	b.n	800066a <crc16_ccitt+0x66>
        crc ^= (uint16_t)data[i] << 8;
 800061a:	687a      	ldr	r2, [r7, #4]
 800061c:	693b      	ldr	r3, [r7, #16]
 800061e:	4413      	add	r3, r2
 8000620:	781b      	ldrb	r3, [r3, #0]
 8000622:	021b      	lsls	r3, r3, #8
 8000624:	b21a      	sxth	r2, r3
 8000626:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800062a:	4053      	eors	r3, r2
 800062c:	b21b      	sxth	r3, r3
 800062e:	82fb      	strh	r3, [r7, #22]
        for (int j = 0; j < 8; j++) {
 8000630:	2300      	movs	r3, #0
 8000632:	60fb      	str	r3, [r7, #12]
 8000634:	e013      	b.n	800065e <crc16_ccitt+0x5a>
            if (crc & 0x8000) {
 8000636:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800063a:	2b00      	cmp	r3, #0
 800063c:	da09      	bge.n	8000652 <crc16_ccitt+0x4e>
                crc = (crc << 1) ^ 0x1021;
 800063e:	8afb      	ldrh	r3, [r7, #22]
 8000640:	005b      	lsls	r3, r3, #1
 8000642:	b21b      	sxth	r3, r3
 8000644:	f483 5381 	eor.w	r3, r3, #4128	; 0x1020
 8000648:	f083 0301 	eor.w	r3, r3, #1
 800064c:	b21b      	sxth	r3, r3
 800064e:	82fb      	strh	r3, [r7, #22]
 8000650:	e002      	b.n	8000658 <crc16_ccitt+0x54>
            } else {
                crc <<= 1;
 8000652:	8afb      	ldrh	r3, [r7, #22]
 8000654:	005b      	lsls	r3, r3, #1
 8000656:	82fb      	strh	r3, [r7, #22]
        for (int j = 0; j < 8; j++) {
 8000658:	68fb      	ldr	r3, [r7, #12]
 800065a:	3301      	adds	r3, #1
 800065c:	60fb      	str	r3, [r7, #12]
 800065e:	68fb      	ldr	r3, [r7, #12]
 8000660:	2b07      	cmp	r3, #7
 8000662:	dde8      	ble.n	8000636 <crc16_ccitt+0x32>
    for (uint32_t i = 0; i < len; i++) {
 8000664:	693b      	ldr	r3, [r7, #16]
 8000666:	3301      	adds	r3, #1
 8000668:	613b      	str	r3, [r7, #16]
 800066a:	693a      	ldr	r2, [r7, #16]
 800066c:	683b      	ldr	r3, [r7, #0]
 800066e:	429a      	cmp	r2, r3
 8000670:	d3d3      	bcc.n	800061a <crc16_ccitt+0x16>
            }
        }
    }
    return crc;
 8000672:	8afb      	ldrh	r3, [r7, #22]
}
 8000674:	4618      	mov	r0, r3
 8000676:	371c      	adds	r7, #28
 8000678:	46bd      	mov	sp, r7
 800067a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800067e:	4770      	bx	lr

08000680 <card_log_crc>:

static uint16_t card_log_crc(const card_log_t *rec)
{
 8000680:	b580      	push	{r7, lr}
 8000682:	b082      	sub	sp, #8
 8000684:	af00      	add	r7, sp, #0
 8000686:	6078      	str	r0, [r7, #4]
    // Compute CRC over all fields except the crc field itself.
    return crc16_ccitt((const uint8_t *)rec,
 8000688:	210a      	movs	r1, #10
 800068a:	6878      	ldr	r0, [r7, #4]
 800068c:	f7ff ffba 	bl	8000604 <crc16_ccitt>
 8000690:	4603      	mov	r3, r0
                       sizeof(card_log_t) - sizeof(rec->crc));
}
 8000692:	4618      	mov	r0, r3
 8000694:	3708      	adds	r7, #8
 8000696:	46bd      	mov	sp, r7
 8000698:	bd80      	pop	{r7, pc}

0800069a <flash_region_is_erased>:

// --------- Flash helper functions -----------------------------------------

// Check whether a flash region is all 0xFF (i.e., never programmed).
static int flash_region_is_erased(uint32_t addr, uint32_t len)
{
 800069a:	b480      	push	{r7}
 800069c:	b085      	sub	sp, #20
 800069e:	af00      	add	r7, sp, #0
 80006a0:	6078      	str	r0, [r7, #4]
 80006a2:	6039      	str	r1, [r7, #0]
    const uint8_t *p = (const uint8_t *)addr;
 80006a4:	687b      	ldr	r3, [r7, #4]
 80006a6:	60bb      	str	r3, [r7, #8]
    for (uint32_t i = 0; i < len; i++) {
 80006a8:	2300      	movs	r3, #0
 80006aa:	60fb      	str	r3, [r7, #12]
 80006ac:	e00a      	b.n	80006c4 <flash_region_is_erased+0x2a>
        if (p[i] != 0xFF) {
 80006ae:	68ba      	ldr	r2, [r7, #8]
 80006b0:	68fb      	ldr	r3, [r7, #12]
 80006b2:	4413      	add	r3, r2
 80006b4:	781b      	ldrb	r3, [r3, #0]
 80006b6:	2bff      	cmp	r3, #255	; 0xff
 80006b8:	d001      	beq.n	80006be <flash_region_is_erased+0x24>
            return 0; // Not empty
 80006ba:	2300      	movs	r3, #0
 80006bc:	e007      	b.n	80006ce <flash_region_is_erased+0x34>
    for (uint32_t i = 0; i < len; i++) {
 80006be:	68fb      	ldr	r3, [r7, #12]
 80006c0:	3301      	adds	r3, #1
 80006c2:	60fb      	str	r3, [r7, #12]
 80006c4:	68fa      	ldr	r2, [r7, #12]
 80006c6:	683b      	ldr	r3, [r7, #0]
 80006c8:	429a      	cmp	r2, r3
 80006ca:	d3f0      	bcc.n	80006ae <flash_region_is_erased+0x14>
        }
    }
    return 1; // All 0xFF
 80006cc:	2301      	movs	r3, #1
}
 80006ce:	4618      	mov	r0, r3
 80006d0:	3714      	adds	r7, #20
 80006d2:	46bd      	mov	sp, r7
 80006d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006d8:	4770      	bx	lr

080006da <flash_read_log>:

// Read one log record from Flash (basically just treating Flash as const memory).
static void flash_read_log(uint32_t addr, card_log_t *out)
{
 80006da:	b580      	push	{r7, lr}
 80006dc:	b082      	sub	sp, #8
 80006de:	af00      	add	r7, sp, #0
 80006e0:	6078      	str	r0, [r7, #4]
 80006e2:	6039      	str	r1, [r7, #0]
    memcpy(out, (const void *)addr, sizeof(card_log_t));
 80006e4:	687b      	ldr	r3, [r7, #4]
 80006e6:	220c      	movs	r2, #12
 80006e8:	4619      	mov	r1, r3
 80006ea:	6838      	ldr	r0, [r7, #0]
 80006ec:	f00a fa88 	bl	800ac00 <memcpy>
}
 80006f0:	bf00      	nop
 80006f2:	3708      	adds	r7, #8
 80006f4:	46bd      	mov	sp, r7
 80006f6:	bd80      	pop	{r7, pc}

080006f8 <flash_write_log>:

// Write one log record to Flash (word-by-word).
static carddb_status_t flash_write_log(uint32_t addr, const card_log_t *rec)
{
 80006f8:	b5b0      	push	{r4, r5, r7, lr}
 80006fa:	b088      	sub	sp, #32
 80006fc:	af00      	add	r7, sp, #0
 80006fe:	6078      	str	r0, [r7, #4]
 8000700:	6039      	str	r1, [r7, #0]
    HAL_StatusTypeDef hal_status;

    // Flash programming requires 32-bit aligned addresses.
    if ((addr % 4) != 0) {
 8000702:	687b      	ldr	r3, [r7, #4]
 8000704:	f003 0303 	and.w	r3, r3, #3
 8000708:	2b00      	cmp	r3, #0
 800070a:	d004      	beq.n	8000716 <flash_write_log+0x1e>
        // ★ Extra: log an error when alignment is wrong.
        carddb_debug_flash_error("ALIGN_ERR");
 800070c:	481d      	ldr	r0, [pc, #116]	; (8000784 <flash_write_log+0x8c>)
 800070e:	f7ff ff35 	bl	800057c <carddb_debug_flash_error>
        return CARDDB_ERR_FLASH;
 8000712:	2303      	movs	r3, #3
 8000714:	e032      	b.n	800077c <flash_write_log+0x84>
    }

    HAL_FLASH_Unlock();
 8000716:	f004 f8f5 	bl	8004904 <HAL_FLASH_Unlock>

    const uint8_t *p = (const uint8_t *)rec;
 800071a:	683b      	ldr	r3, [r7, #0]
 800071c:	617b      	str	r3, [r7, #20]
    uint32_t current_addr = addr;
 800071e:	687b      	ldr	r3, [r7, #4]
 8000720:	61fb      	str	r3, [r7, #28]

    // Program in units of 4 bytes.
    for (uint32_t i = 0; i < sizeof(card_log_t); i += 4) {
 8000722:	2300      	movs	r3, #0
 8000724:	61bb      	str	r3, [r7, #24]
 8000726:	e023      	b.n	8000770 <flash_write_log+0x78>
        uint32_t word = 0xFFFFFFFFU;
 8000728:	f04f 33ff 	mov.w	r3, #4294967295
 800072c:	60fb      	str	r3, [r7, #12]
        // For the last partial word, remaining bytes stay as 0xFF.
        memcpy(&word, p + i, 4);
 800072e:	697a      	ldr	r2, [r7, #20]
 8000730:	69bb      	ldr	r3, [r7, #24]
 8000732:	4413      	add	r3, r2
 8000734:	681b      	ldr	r3, [r3, #0]
 8000736:	60fb      	str	r3, [r7, #12]

        hal_status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,
 8000738:	68fb      	ldr	r3, [r7, #12]
 800073a:	2200      	movs	r2, #0
 800073c:	461c      	mov	r4, r3
 800073e:	4615      	mov	r5, r2
 8000740:	4622      	mov	r2, r4
 8000742:	462b      	mov	r3, r5
 8000744:	69f9      	ldr	r1, [r7, #28]
 8000746:	2002      	movs	r0, #2
 8000748:	f004 f88a 	bl	8004860 <HAL_FLASH_Program>
 800074c:	4603      	mov	r3, r0
 800074e:	74fb      	strb	r3, [r7, #19]
                                       current_addr,
                                       word);
        if (hal_status != HAL_OK) {
 8000750:	7cfb      	ldrb	r3, [r7, #19]
 8000752:	2b00      	cmp	r3, #0
 8000754:	d006      	beq.n	8000764 <flash_write_log+0x6c>
            // ★ Extra: print HAL_FLASH_GetError() when programming fails.
            carddb_debug_flash_error("PROG_ERR");
 8000756:	480c      	ldr	r0, [pc, #48]	; (8000788 <flash_write_log+0x90>)
 8000758:	f7ff ff10 	bl	800057c <carddb_debug_flash_error>
            HAL_FLASH_Lock();
 800075c:	f004 f8f4 	bl	8004948 <HAL_FLASH_Lock>
            return CARDDB_ERR_FLASH;
 8000760:	2303      	movs	r3, #3
 8000762:	e00b      	b.n	800077c <flash_write_log+0x84>
        }

        current_addr += 4;
 8000764:	69fb      	ldr	r3, [r7, #28]
 8000766:	3304      	adds	r3, #4
 8000768:	61fb      	str	r3, [r7, #28]
    for (uint32_t i = 0; i < sizeof(card_log_t); i += 4) {
 800076a:	69bb      	ldr	r3, [r7, #24]
 800076c:	3304      	adds	r3, #4
 800076e:	61bb      	str	r3, [r7, #24]
 8000770:	69bb      	ldr	r3, [r7, #24]
 8000772:	2b0b      	cmp	r3, #11
 8000774:	d9d8      	bls.n	8000728 <flash_write_log+0x30>
    }

    HAL_FLASH_Lock();
 8000776:	f004 f8e7 	bl	8004948 <HAL_FLASH_Lock>
    return CARDDB_OK;
 800077a:	2300      	movs	r3, #0
}
 800077c:	4618      	mov	r0, r3
 800077e:	3720      	adds	r7, #32
 8000780:	46bd      	mov	sp, r7
 8000782:	bdb0      	pop	{r4, r5, r7, pc}
 8000784:	0800b4d8 	.word	0x0800b4d8
 8000788:	0800b4e4 	.word	0x0800b4e4

0800078c <flash_erase_block>:

// Erase the entire sector corresponding to the given block and update erase_count.
static carddb_status_t flash_erase_block(int block_idx)
{
 800078c:	b580      	push	{r7, lr}
 800078e:	b09c      	sub	sp, #112	; 0x70
 8000790:	af02      	add	r7, sp, #8
 8000792:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef      hal_status;
    FLASH_EraseInitTypeDef erase_init;
    uint32_t               sector_error = 0;
 8000794:	2300      	movs	r3, #0
 8000796:	64bb      	str	r3, [r7, #72]	; 0x48

    if (block_idx < 0 || block_idx >= CARD_BLOCK_COUNT) {
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	2b00      	cmp	r3, #0
 800079c:	db02      	blt.n	80007a4 <flash_erase_block+0x18>
 800079e:	687b      	ldr	r3, [r7, #4]
 80007a0:	2b01      	cmp	r3, #1
 80007a2:	dd01      	ble.n	80007a8 <flash_erase_block+0x1c>
        return CARDDB_ERR_FLASH;
 80007a4:	2303      	movs	r3, #3
 80007a6:	e046      	b.n	8000836 <flash_erase_block+0xaa>
    }

    erase_init.TypeErase    = FLASH_TYPEERASE_SECTORS;
 80007a8:	2300      	movs	r3, #0
 80007aa:	64fb      	str	r3, [r7, #76]	; 0x4c
    erase_init.Sector       = g_blocks[block_idx].sector;
 80007ac:	4a24      	ldr	r2, [pc, #144]	; (8000840 <flash_erase_block+0xb4>)
 80007ae:	687b      	ldr	r3, [r7, #4]
 80007b0:	011b      	lsls	r3, r3, #4
 80007b2:	4413      	add	r3, r2
 80007b4:	681b      	ldr	r3, [r3, #0]
 80007b6:	657b      	str	r3, [r7, #84]	; 0x54
    erase_init.NbSectors    = 1;
 80007b8:	2301      	movs	r3, #1
 80007ba:	65bb      	str	r3, [r7, #88]	; 0x58
    erase_init.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 80007bc:	2302      	movs	r3, #2
 80007be:	65fb      	str	r3, [r7, #92]	; 0x5c

    HAL_FLASH_Unlock();
 80007c0:	f004 f8a0 	bl	8004904 <HAL_FLASH_Unlock>
    hal_status = HAL_FLASHEx_Erase(&erase_init, &sector_error);
 80007c4:	f107 0248 	add.w	r2, r7, #72	; 0x48
 80007c8:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80007cc:	4611      	mov	r1, r2
 80007ce:	4618      	mov	r0, r3
 80007d0:	f004 fa06 	bl	8004be0 <HAL_FLASHEx_Erase>
 80007d4:	4603      	mov	r3, r0
 80007d6:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
    HAL_FLASH_Lock();
 80007da:	f004 f8b5 	bl	8004948 <HAL_FLASH_Lock>

    if (hal_status != HAL_OK) {
 80007de:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80007e2:	2b00      	cmp	r3, #0
 80007e4:	d001      	beq.n	80007ea <flash_erase_block+0x5e>
        return CARDDB_ERR_FLASH;
 80007e6:	2303      	movs	r3, #3
 80007e8:	e025      	b.n	8000836 <flash_erase_block+0xaa>
    }

    g_blocks[block_idx].erase_count++;
 80007ea:	4a15      	ldr	r2, [pc, #84]	; (8000840 <flash_erase_block+0xb4>)
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	011b      	lsls	r3, r3, #4
 80007f0:	4413      	add	r3, r2
 80007f2:	330c      	adds	r3, #12
 80007f4:	681b      	ldr	r3, [r3, #0]
 80007f6:	1c5a      	adds	r2, r3, #1
 80007f8:	4911      	ldr	r1, [pc, #68]	; (8000840 <flash_erase_block+0xb4>)
 80007fa:	687b      	ldr	r3, [r7, #4]
 80007fc:	011b      	lsls	r3, r3, #4
 80007fe:	440b      	add	r3, r1
 8000800:	330c      	adds	r3, #12
 8000802:	601a      	str	r2, [r3, #0]

    char dbg[64];
    int len = snprintf(dbg, sizeof(dbg),
                       "FLASH ERASE OK: block=%d erase_count=%lu\r\n",
                       block_idx,
                       (unsigned long)g_blocks[block_idx].erase_count);
 8000804:	4a0e      	ldr	r2, [pc, #56]	; (8000840 <flash_erase_block+0xb4>)
 8000806:	687b      	ldr	r3, [r7, #4]
 8000808:	011b      	lsls	r3, r3, #4
 800080a:	4413      	add	r3, r2
 800080c:	330c      	adds	r3, #12
 800080e:	681b      	ldr	r3, [r3, #0]
    int len = snprintf(dbg, sizeof(dbg),
 8000810:	f107 0008 	add.w	r0, r7, #8
 8000814:	9300      	str	r3, [sp, #0]
 8000816:	687b      	ldr	r3, [r7, #4]
 8000818:	4a0a      	ldr	r2, [pc, #40]	; (8000844 <flash_erase_block+0xb8>)
 800081a:	2140      	movs	r1, #64	; 0x40
 800081c:	f00a f946 	bl	800aaac <sniprintf>
 8000820:	6638      	str	r0, [r7, #96]	; 0x60
    HAL_UART_Transmit(&DBG_UART, (uint8_t*)dbg, len, HAL_MAX_DELAY);
 8000822:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000824:	b29a      	uxth	r2, r3
 8000826:	f107 0108 	add.w	r1, r7, #8
 800082a:	f04f 33ff 	mov.w	r3, #4294967295
 800082e:	4806      	ldr	r0, [pc, #24]	; (8000848 <flash_erase_block+0xbc>)
 8000830:	f006 fc64 	bl	80070fc <HAL_UART_Transmit>

    return CARDDB_OK;
 8000834:	2300      	movs	r3, #0
}
 8000836:	4618      	mov	r0, r3
 8000838:	3768      	adds	r7, #104	; 0x68
 800083a:	46bd      	mov	sp, r7
 800083c:	bd80      	pop	{r7, pc}
 800083e:	bf00      	nop
 8000840:	20000000 	.word	0x20000000
 8000844:	0800b4f0 	.word	0x0800b4f0
 8000848:	20000334 	.word	0x20000334

0800084c <carddb_find_in_ram>:

// --------- Operations on the whitelist in RAM ---------------------------------

// Find UID index in RAM whitelist, return -1 if not found.
static int carddb_find_in_ram(const uint8_t uid[CARD_UID_SIZE])
{
 800084c:	b580      	push	{r7, lr}
 800084e:	b084      	sub	sp, #16
 8000850:	af00      	add	r7, sp, #0
 8000852:	6078      	str	r0, [r7, #4]
    for (int i = 0; i < CARD_DB_MAX_CARDS; i++) {
 8000854:	2300      	movs	r3, #0
 8000856:	60fb      	str	r3, [r7, #12]
 8000858:	e01d      	b.n	8000896 <carddb_find_in_ram+0x4a>
        if (g_cards[i].in_use && uid_equal(g_cards[i].uid, uid)) {
 800085a:	4913      	ldr	r1, [pc, #76]	; (80008a8 <carddb_find_in_ram+0x5c>)
 800085c:	68fa      	ldr	r2, [r7, #12]
 800085e:	4613      	mov	r3, r2
 8000860:	005b      	lsls	r3, r3, #1
 8000862:	4413      	add	r3, r2
 8000864:	005b      	lsls	r3, r3, #1
 8000866:	440b      	add	r3, r1
 8000868:	3305      	adds	r3, #5
 800086a:	781b      	ldrb	r3, [r3, #0]
 800086c:	2b00      	cmp	r3, #0
 800086e:	d00f      	beq.n	8000890 <carddb_find_in_ram+0x44>
 8000870:	68fa      	ldr	r2, [r7, #12]
 8000872:	4613      	mov	r3, r2
 8000874:	005b      	lsls	r3, r3, #1
 8000876:	4413      	add	r3, r2
 8000878:	005b      	lsls	r3, r3, #1
 800087a:	4a0b      	ldr	r2, [pc, #44]	; (80008a8 <carddb_find_in_ram+0x5c>)
 800087c:	4413      	add	r3, r2
 800087e:	6879      	ldr	r1, [r7, #4]
 8000880:	4618      	mov	r0, r3
 8000882:	f7ff fe9d 	bl	80005c0 <uid_equal>
 8000886:	4603      	mov	r3, r0
 8000888:	2b00      	cmp	r3, #0
 800088a:	d001      	beq.n	8000890 <carddb_find_in_ram+0x44>
            return i;
 800088c:	68fb      	ldr	r3, [r7, #12]
 800088e:	e007      	b.n	80008a0 <carddb_find_in_ram+0x54>
    for (int i = 0; i < CARD_DB_MAX_CARDS; i++) {
 8000890:	68fb      	ldr	r3, [r7, #12]
 8000892:	3301      	adds	r3, #1
 8000894:	60fb      	str	r3, [r7, #12]
 8000896:	68fb      	ldr	r3, [r7, #12]
 8000898:	2b1f      	cmp	r3, #31
 800089a:	ddde      	ble.n	800085a <carddb_find_in_ram+0xe>
        }
    }
    return -1;
 800089c:	f04f 33ff 	mov.w	r3, #4294967295
}
 80008a0:	4618      	mov	r0, r3
 80008a2:	3710      	adds	r7, #16
 80008a4:	46bd      	mov	sp, r7
 80008a6:	bd80      	pop	{r7, pc}
 80008a8:	200000c8 	.word	0x200000c8

080008ac <carddb_ram_add>:

// Add UID to RAM whitelist; if it already exists, treat as success.
static void carddb_ram_add(const uint8_t uid[CARD_UID_SIZE])
{
 80008ac:	b580      	push	{r7, lr}
 80008ae:	b084      	sub	sp, #16
 80008b0:	af00      	add	r7, sp, #0
 80008b2:	6078      	str	r0, [r7, #4]
    int idx = carddb_find_in_ram(uid);
 80008b4:	6878      	ldr	r0, [r7, #4]
 80008b6:	f7ff ffc9 	bl	800084c <carddb_find_in_ram>
 80008ba:	60b8      	str	r0, [r7, #8]
    if (idx >= 0) {
 80008bc:	68bb      	ldr	r3, [r7, #8]
 80008be:	2b00      	cmp	r3, #0
 80008c0:	da2a      	bge.n	8000918 <carddb_ram_add+0x6c>
        return; // Already exists
    }

    for (int i = 0; i < CARD_DB_MAX_CARDS; i++) {
 80008c2:	2300      	movs	r3, #0
 80008c4:	60fb      	str	r3, [r7, #12]
 80008c6:	e023      	b.n	8000910 <carddb_ram_add+0x64>
        if (!g_cards[i].in_use) {
 80008c8:	4915      	ldr	r1, [pc, #84]	; (8000920 <carddb_ram_add+0x74>)
 80008ca:	68fa      	ldr	r2, [r7, #12]
 80008cc:	4613      	mov	r3, r2
 80008ce:	005b      	lsls	r3, r3, #1
 80008d0:	4413      	add	r3, r2
 80008d2:	005b      	lsls	r3, r3, #1
 80008d4:	440b      	add	r3, r1
 80008d6:	3305      	adds	r3, #5
 80008d8:	781b      	ldrb	r3, [r3, #0]
 80008da:	2b00      	cmp	r3, #0
 80008dc:	d115      	bne.n	800090a <carddb_ram_add+0x5e>
            uid_copy(g_cards[i].uid, uid);
 80008de:	68fa      	ldr	r2, [r7, #12]
 80008e0:	4613      	mov	r3, r2
 80008e2:	005b      	lsls	r3, r3, #1
 80008e4:	4413      	add	r3, r2
 80008e6:	005b      	lsls	r3, r3, #1
 80008e8:	4a0d      	ldr	r2, [pc, #52]	; (8000920 <carddb_ram_add+0x74>)
 80008ea:	4413      	add	r3, r2
 80008ec:	6879      	ldr	r1, [r7, #4]
 80008ee:	4618      	mov	r0, r3
 80008f0:	f7ff fe7a 	bl	80005e8 <uid_copy>
            g_cards[i].in_use = 1;
 80008f4:	490a      	ldr	r1, [pc, #40]	; (8000920 <carddb_ram_add+0x74>)
 80008f6:	68fa      	ldr	r2, [r7, #12]
 80008f8:	4613      	mov	r3, r2
 80008fa:	005b      	lsls	r3, r3, #1
 80008fc:	4413      	add	r3, r2
 80008fe:	005b      	lsls	r3, r3, #1
 8000900:	440b      	add	r3, r1
 8000902:	3305      	adds	r3, #5
 8000904:	2201      	movs	r2, #1
 8000906:	701a      	strb	r2, [r3, #0]
            return;
 8000908:	e007      	b.n	800091a <carddb_ram_add+0x6e>
    for (int i = 0; i < CARD_DB_MAX_CARDS; i++) {
 800090a:	68fb      	ldr	r3, [r7, #12]
 800090c:	3301      	adds	r3, #1
 800090e:	60fb      	str	r3, [r7, #12]
 8000910:	68fb      	ldr	r3, [r7, #12]
 8000912:	2b1f      	cmp	r3, #31
 8000914:	ddd8      	ble.n	80008c8 <carddb_ram_add+0x1c>
 8000916:	e000      	b.n	800091a <carddb_ram_add+0x6e>
        return; // Already exists
 8000918:	bf00      	nop
        }
    }
}
 800091a:	3710      	adds	r7, #16
 800091c:	46bd      	mov	sp, r7
 800091e:	bd80      	pop	{r7, pc}
 8000920:	200000c8 	.word	0x200000c8

08000924 <carddb_ram_del>:

// Remove UID from RAM whitelist.
static void carddb_ram_del(const uint8_t uid[CARD_UID_SIZE])
{
 8000924:	b580      	push	{r7, lr}
 8000926:	b084      	sub	sp, #16
 8000928:	af00      	add	r7, sp, #0
 800092a:	6078      	str	r0, [r7, #4]
    int idx = carddb_find_in_ram(uid);
 800092c:	6878      	ldr	r0, [r7, #4]
 800092e:	f7ff ff8d 	bl	800084c <carddb_find_in_ram>
 8000932:	60f8      	str	r0, [r7, #12]
    if (idx >= 0) {
 8000934:	68fb      	ldr	r3, [r7, #12]
 8000936:	2b00      	cmp	r3, #0
 8000938:	db09      	blt.n	800094e <carddb_ram_del+0x2a>
        g_cards[idx].in_use = 0;
 800093a:	4907      	ldr	r1, [pc, #28]	; (8000958 <carddb_ram_del+0x34>)
 800093c:	68fa      	ldr	r2, [r7, #12]
 800093e:	4613      	mov	r3, r2
 8000940:	005b      	lsls	r3, r3, #1
 8000942:	4413      	add	r3, r2
 8000944:	005b      	lsls	r3, r3, #1
 8000946:	440b      	add	r3, r1
 8000948:	3305      	adds	r3, #5
 800094a:	2200      	movs	r2, #0
 800094c:	701a      	strb	r2, [r3, #0]
    }
}
 800094e:	bf00      	nop
 8000950:	3710      	adds	r7, #16
 8000952:	46bd      	mov	sp, r7
 8000954:	bd80      	pop	{r7, pc}
 8000956:	bf00      	nop
 8000958:	200000c8 	.word	0x200000c8

0800095c <carddb_replay_from_flash>:

// --------- Replay Flash log at boot (supports multiple blocks) ----------------
static void carddb_replay_from_flash(void)
{
 800095c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800095e:	b0bd      	sub	sp, #244	; 0xf4
 8000960:	af0a      	add	r7, sp, #40	; 0x28
    memset(g_cards, 0, sizeof(g_cards));
 8000962:	22c0      	movs	r2, #192	; 0xc0
 8000964:	2100      	movs	r1, #0
 8000966:	48a3      	ldr	r0, [pc, #652]	; (8000bf4 <carddb_replay_from_flash+0x298>)
 8000968:	f00a f904 	bl	800ab74 <memset>
    g_last_seq  = 0;
 800096c:	4ba2      	ldr	r3, [pc, #648]	; (8000bf8 <carddb_replay_from_flash+0x29c>)
 800096e:	2200      	movs	r2, #0
 8000970:	801a      	strh	r2, [r3, #0]
    g_next_addr = 0;
 8000972:	4ba2      	ldr	r3, [pc, #648]	; (8000bfc <carddb_replay_from_flash+0x2a0>)
 8000974:	2200      	movs	r2, #0
 8000976:	601a      	str	r2, [r3, #0]
    g_active_block = 0;
 8000978:	4ba1      	ldr	r3, [pc, #644]	; (8000c00 <carddb_replay_from_flash+0x2a4>)
 800097a:	2200      	movs	r2, #0
 800097c:	601a      	str	r2, [r3, #0]

    char dbg[128];

    HAL_UART_Transmit(&DBG_UART,
 800097e:	f04f 33ff 	mov.w	r3, #4294967295
 8000982:	2220      	movs	r2, #32
 8000984:	499f      	ldr	r1, [pc, #636]	; (8000c04 <carddb_replay_from_flash+0x2a8>)
 8000986:	48a0      	ldr	r0, [pc, #640]	; (8000c08 <carddb_replay_from_flash+0x2ac>)
 8000988:	f006 fbb8 	bl	80070fc <HAL_UART_Transmit>
                      (uint8_t*)"carddb_replay_from_flash BEGIN\r\n",
                      strlen("carddb_replay_from_flash BEGIN\r\n"),
                      HAL_MAX_DELAY);

    // 1) First, find which block actually has data (not all 0xFF).
    int found_block = -1;
 800098c:	f04f 33ff 	mov.w	r3, #4294967295
 8000990:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    for (int i = 0; i < CARD_BLOCK_COUNT; i++) {
 8000994:	2300      	movs	r3, #0
 8000996:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800099a:	e01a      	b.n	80009d2 <carddb_replay_from_flash+0x76>
        uint32_t addr = g_blocks[i].base_addr;
 800099c:	4a9b      	ldr	r2, [pc, #620]	; (8000c0c <carddb_replay_from_flash+0x2b0>)
 800099e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80009a2:	011b      	lsls	r3, r3, #4
 80009a4:	4413      	add	r3, r2
 80009a6:	3304      	adds	r3, #4
 80009a8:	681b      	ldr	r3, [r3, #0]
 80009aa:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4

        if (!flash_region_is_erased(addr, CARD_LOG_SIZE)) {
 80009ae:	210c      	movs	r1, #12
 80009b0:	f8d7 00b4 	ldr.w	r0, [r7, #180]	; 0xb4
 80009b4:	f7ff fe71 	bl	800069a <flash_region_is_erased>
 80009b8:	4603      	mov	r3, r0
 80009ba:	2b00      	cmp	r3, #0
 80009bc:	d104      	bne.n	80009c8 <carddb_replay_from_flash+0x6c>
            // If the first record of this block is not all 0xFF, treat this block as having valid data.
            found_block = i;
 80009be:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80009c2:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
            break;
 80009c6:	e008      	b.n	80009da <carddb_replay_from_flash+0x7e>
    for (int i = 0; i < CARD_BLOCK_COUNT; i++) {
 80009c8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80009cc:	3301      	adds	r3, #1
 80009ce:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80009d2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80009d6:	2b01      	cmp	r3, #1
 80009d8:	dde0      	ble.n	800099c <carddb_replay_from_flash+0x40>
        }
    }

    if (found_block < 0) {
 80009da:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80009de:	2b00      	cmp	r3, #0
 80009e0:	da0e      	bge.n	8000a00 <carddb_replay_from_flash+0xa4>
        // No logs found at all; start fresh using block 0.
        g_active_block = 0;
 80009e2:	4b87      	ldr	r3, [pc, #540]	; (8000c00 <carddb_replay_from_flash+0x2a4>)
 80009e4:	2200      	movs	r2, #0
 80009e6:	601a      	str	r2, [r3, #0]
        g_next_addr    = g_blocks[0].base_addr;
 80009e8:	4b88      	ldr	r3, [pc, #544]	; (8000c0c <carddb_replay_from_flash+0x2b0>)
 80009ea:	685b      	ldr	r3, [r3, #4]
 80009ec:	4a83      	ldr	r2, [pc, #524]	; (8000bfc <carddb_replay_from_flash+0x2a0>)
 80009ee:	6013      	str	r3, [r2, #0]

        HAL_UART_Transmit(&DBG_UART,
 80009f0:	f04f 33ff 	mov.w	r3, #4294967295
 80009f4:	2230      	movs	r2, #48	; 0x30
 80009f6:	4986      	ldr	r1, [pc, #536]	; (8000c10 <carddb_replay_from_flash+0x2b4>)
 80009f8:	4883      	ldr	r0, [pc, #524]	; (8000c08 <carddb_replay_from_flash+0x2ac>)
 80009fa:	f006 fb7f 	bl	80070fc <HAL_UART_Transmit>
 80009fe:	e0f5      	b.n	8000bec <carddb_replay_from_flash+0x290>
                          strlen("REPLAY: no valid block, start fresh on block 0\r\n"),
                          HAL_MAX_DELAY);
        return;
    }

    g_active_block = found_block;
 8000a00:	4a7f      	ldr	r2, [pc, #508]	; (8000c00 <carddb_replay_from_flash+0x2a4>)
 8000a02:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8000a06:	6013      	str	r3, [r2, #0]

    uint32_t addr     = g_blocks[g_active_block].base_addr;
 8000a08:	4b7d      	ldr	r3, [pc, #500]	; (8000c00 <carddb_replay_from_flash+0x2a4>)
 8000a0a:	681b      	ldr	r3, [r3, #0]
 8000a0c:	4a7f      	ldr	r2, [pc, #508]	; (8000c0c <carddb_replay_from_flash+0x2b0>)
 8000a0e:	011b      	lsls	r3, r3, #4
 8000a10:	4413      	add	r3, r2
 8000a12:	3304      	adds	r3, #4
 8000a14:	681b      	ldr	r3, [r3, #0]
 8000a16:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    uint32_t end_addr = addr + g_blocks[g_active_block].size;
 8000a1a:	4b79      	ldr	r3, [pc, #484]	; (8000c00 <carddb_replay_from_flash+0x2a4>)
 8000a1c:	681b      	ldr	r3, [r3, #0]
 8000a1e:	4a7b      	ldr	r2, [pc, #492]	; (8000c0c <carddb_replay_from_flash+0x2b0>)
 8000a20:	011b      	lsls	r3, r3, #4
 8000a22:	4413      	add	r3, r2
 8000a24:	3308      	adds	r3, #8
 8000a26:	681b      	ldr	r3, [r3, #0]
 8000a28:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8000a2c:	4413      	add	r3, r2
 8000a2e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

    uint16_t max_seq = 0;
 8000a32:	2300      	movs	r3, #0
 8000a34:	f8a7 30ba 	strh.w	r3, [r7, #186]	; 0xba

    while (addr + CARD_LOG_SIZE <= end_addr) {
 8000a38:	e0ac      	b.n	8000b94 <carddb_replay_from_flash+0x238>
        // If this record is all 0xFF, the rest is also empty.
        if (flash_region_is_erased(addr, CARD_LOG_SIZE)) {
 8000a3a:	210c      	movs	r1, #12
 8000a3c:	f8d7 00bc 	ldr.w	r0, [r7, #188]	; 0xbc
 8000a40:	f7ff fe2b 	bl	800069a <flash_region_is_erased>
 8000a44:	4603      	mov	r3, r0
 8000a46:	2b00      	cmp	r3, #0
 8000a48:	d018      	beq.n	8000a7c <carddb_replay_from_flash+0x120>
            int len = snprintf(dbg, sizeof(dbg),
 8000a4a:	4b6d      	ldr	r3, [pc, #436]	; (8000c00 <carddb_replay_from_flash+0x2a4>)
 8000a4c:	681a      	ldr	r2, [r3, #0]
 8000a4e:	f107 0020 	add.w	r0, r7, #32
 8000a52:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8000a56:	9300      	str	r3, [sp, #0]
 8000a58:	4613      	mov	r3, r2
 8000a5a:	4a6e      	ldr	r2, [pc, #440]	; (8000c14 <carddb_replay_from_flash+0x2b8>)
 8000a5c:	2180      	movs	r1, #128	; 0x80
 8000a5e:	f00a f825 	bl	800aaac <sniprintf>
 8000a62:	f8c7 00a4 	str.w	r0, [r7, #164]	; 0xa4
                               "REPLAY: block=%d addr=0x%08lX ERASED, stop\r\n",
                               g_active_block, (unsigned long)addr);
            HAL_UART_Transmit(&DBG_UART, (uint8_t*)dbg, len, HAL_MAX_DELAY);
 8000a66:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8000a6a:	b29a      	uxth	r2, r3
 8000a6c:	f107 0120 	add.w	r1, r7, #32
 8000a70:	f04f 33ff 	mov.w	r3, #4294967295
 8000a74:	4864      	ldr	r0, [pc, #400]	; (8000c08 <carddb_replay_from_flash+0x2ac>)
 8000a76:	f006 fb41 	bl	80070fc <HAL_UART_Transmit>
            break;
 8000a7a:	e093      	b.n	8000ba4 <carddb_replay_from_flash+0x248>
        }

        card_log_t rec;
        flash_read_log(addr, &rec);
 8000a7c:	f107 0314 	add.w	r3, r7, #20
 8000a80:	4619      	mov	r1, r3
 8000a82:	f8d7 00bc 	ldr.w	r0, [r7, #188]	; 0xbc
 8000a86:	f7ff fe28 	bl	80006da <flash_read_log>

        int len = snprintf(dbg, sizeof(dbg),
 8000a8a:	4b5d      	ldr	r3, [pc, #372]	; (8000c00 <carddb_replay_from_flash+0x2a4>)
 8000a8c:	681a      	ldr	r2, [r3, #0]
                           "REPLAY: block=%d addr=0x%08lX magic=0x%02X op=%u "
                           "uid=%02X %02X %02X %02X %02X seq=%u crc=0x%04X\r\n",
                           g_active_block,
                           (unsigned long)addr,
                           rec.magic,
 8000a8e:	7d3b      	ldrb	r3, [r7, #20]
        int len = snprintf(dbg, sizeof(dbg),
 8000a90:	60fb      	str	r3, [r7, #12]
                           (unsigned)rec.op,
 8000a92:	7d79      	ldrb	r1, [r7, #21]
                           rec.uid[0], rec.uid[1], rec.uid[2], rec.uid[3], rec.uid[4],
 8000a94:	7db8      	ldrb	r0, [r7, #22]
        int len = snprintf(dbg, sizeof(dbg),
 8000a96:	4604      	mov	r4, r0
                           rec.uid[0], rec.uid[1], rec.uid[2], rec.uid[3], rec.uid[4],
 8000a98:	7df8      	ldrb	r0, [r7, #23]
        int len = snprintf(dbg, sizeof(dbg),
 8000a9a:	4605      	mov	r5, r0
                           rec.uid[0], rec.uid[1], rec.uid[2], rec.uid[3], rec.uid[4],
 8000a9c:	7e38      	ldrb	r0, [r7, #24]
        int len = snprintf(dbg, sizeof(dbg),
 8000a9e:	4606      	mov	r6, r0
                           rec.uid[0], rec.uid[1], rec.uid[2], rec.uid[3], rec.uid[4],
 8000aa0:	7e78      	ldrb	r0, [r7, #25]
        int len = snprintf(dbg, sizeof(dbg),
 8000aa2:	60b8      	str	r0, [r7, #8]
                           rec.uid[0], rec.uid[1], rec.uid[2], rec.uid[3], rec.uid[4],
 8000aa4:	7eb8      	ldrb	r0, [r7, #26]
        int len = snprintf(dbg, sizeof(dbg),
 8000aa6:	6078      	str	r0, [r7, #4]
                           (unsigned)rec.seq,
 8000aa8:	8bb8      	ldrh	r0, [r7, #28]
        int len = snprintf(dbg, sizeof(dbg),
 8000aaa:	6038      	str	r0, [r7, #0]
                           rec.crc);
 8000aac:	8bf8      	ldrh	r0, [r7, #30]
        int len = snprintf(dbg, sizeof(dbg),
 8000aae:	4603      	mov	r3, r0
 8000ab0:	f107 0020 	add.w	r0, r7, #32
 8000ab4:	9309      	str	r3, [sp, #36]	; 0x24
 8000ab6:	683b      	ldr	r3, [r7, #0]
 8000ab8:	9308      	str	r3, [sp, #32]
 8000aba:	687b      	ldr	r3, [r7, #4]
 8000abc:	9307      	str	r3, [sp, #28]
 8000abe:	68bb      	ldr	r3, [r7, #8]
 8000ac0:	9306      	str	r3, [sp, #24]
 8000ac2:	9605      	str	r6, [sp, #20]
 8000ac4:	9504      	str	r5, [sp, #16]
 8000ac6:	9403      	str	r4, [sp, #12]
 8000ac8:	9102      	str	r1, [sp, #8]
 8000aca:	68fb      	ldr	r3, [r7, #12]
 8000acc:	9301      	str	r3, [sp, #4]
 8000ace:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8000ad2:	9300      	str	r3, [sp, #0]
 8000ad4:	4613      	mov	r3, r2
 8000ad6:	4a50      	ldr	r2, [pc, #320]	; (8000c18 <carddb_replay_from_flash+0x2bc>)
 8000ad8:	2180      	movs	r1, #128	; 0x80
 8000ada:	f009 ffe7 	bl	800aaac <sniprintf>
 8000ade:	f8c7 00ac 	str.w	r0, [r7, #172]	; 0xac
        HAL_UART_Transmit(&DBG_UART, (uint8_t*)dbg, len, HAL_MAX_DELAY);
 8000ae2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8000ae6:	b29a      	uxth	r2, r3
 8000ae8:	f107 0120 	add.w	r1, r7, #32
 8000aec:	f04f 33ff 	mov.w	r3, #4294967295
 8000af0:	4845      	ldr	r0, [pc, #276]	; (8000c08 <carddb_replay_from_flash+0x2ac>)
 8000af2:	f006 fb03 	bl	80070fc <HAL_UART_Transmit>

        // magic check
        if (rec.magic != CARD_FLASH_MAGIC) {
 8000af6:	7d3b      	ldrb	r3, [r7, #20]
 8000af8:	2b54      	cmp	r3, #84	; 0x54
 8000afa:	d007      	beq.n	8000b0c <carddb_replay_from_flash+0x1b0>
            HAL_UART_Transmit(&DBG_UART,
 8000afc:	f04f 33ff 	mov.w	r3, #4294967295
 8000b00:	2219      	movs	r2, #25
 8000b02:	4946      	ldr	r1, [pc, #280]	; (8000c1c <carddb_replay_from_flash+0x2c0>)
 8000b04:	4840      	ldr	r0, [pc, #256]	; (8000c08 <carddb_replay_from_flash+0x2ac>)
 8000b06:	f006 faf9 	bl	80070fc <HAL_UART_Transmit>
                              (uint8_t*)"REPLAY: bad magic, stop\r\n",
                              strlen("REPLAY: bad magic, stop\r\n"),
                              HAL_MAX_DELAY);
            break;
 8000b0a:	e04b      	b.n	8000ba4 <carddb_replay_from_flash+0x248>
        }

        // CRC check
        uint16_t crc = card_log_crc(&rec);
 8000b0c:	f107 0314 	add.w	r3, r7, #20
 8000b10:	4618      	mov	r0, r3
 8000b12:	f7ff fdb5 	bl	8000680 <card_log_crc>
 8000b16:	4603      	mov	r3, r0
 8000b18:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
        if (crc != rec.crc) {
 8000b1c:	8bfb      	ldrh	r3, [r7, #30]
 8000b1e:	f8b7 20aa 	ldrh.w	r2, [r7, #170]	; 0xaa
 8000b22:	429a      	cmp	r2, r3
 8000b24:	d016      	beq.n	8000b54 <carddb_replay_from_flash+0x1f8>
            len = snprintf(dbg, sizeof(dbg),
 8000b26:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
                           "REPLAY: bad CRC calc=0x%04X stored=0x%04X, stop\r\n",
                           crc, rec.crc);
 8000b2a:	8bfa      	ldrh	r2, [r7, #30]
            len = snprintf(dbg, sizeof(dbg),
 8000b2c:	f107 0020 	add.w	r0, r7, #32
 8000b30:	9200      	str	r2, [sp, #0]
 8000b32:	4a3b      	ldr	r2, [pc, #236]	; (8000c20 <carddb_replay_from_flash+0x2c4>)
 8000b34:	2180      	movs	r1, #128	; 0x80
 8000b36:	f009 ffb9 	bl	800aaac <sniprintf>
 8000b3a:	f8c7 00ac 	str.w	r0, [r7, #172]	; 0xac
            HAL_UART_Transmit(&DBG_UART, (uint8_t*)dbg, len, HAL_MAX_DELAY);
 8000b3e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8000b42:	b29a      	uxth	r2, r3
 8000b44:	f107 0120 	add.w	r1, r7, #32
 8000b48:	f04f 33ff 	mov.w	r3, #4294967295
 8000b4c:	482e      	ldr	r0, [pc, #184]	; (8000c08 <carddb_replay_from_flash+0x2ac>)
 8000b4e:	f006 fad5 	bl	80070fc <HAL_UART_Transmit>
            break;
 8000b52:	e027      	b.n	8000ba4 <carddb_replay_from_flash+0x248>
        }

        // Update max seq
        if (rec.seq > max_seq) {
 8000b54:	8bbb      	ldrh	r3, [r7, #28]
 8000b56:	f8b7 20ba 	ldrh.w	r2, [r7, #186]	; 0xba
 8000b5a:	429a      	cmp	r2, r3
 8000b5c:	d202      	bcs.n	8000b64 <carddb_replay_from_flash+0x208>
            max_seq = rec.seq;
 8000b5e:	8bbb      	ldrh	r3, [r7, #28]
 8000b60:	f8a7 30ba 	strh.w	r3, [r7, #186]	; 0xba
        }

        // Apply operation to RAM whitelist
        if (rec.op == CARD_LOG_OP_ADD) {
 8000b64:	7d7b      	ldrb	r3, [r7, #21]
 8000b66:	2b01      	cmp	r3, #1
 8000b68:	d106      	bne.n	8000b78 <carddb_replay_from_flash+0x21c>
            carddb_ram_add(rec.uid);
 8000b6a:	f107 0314 	add.w	r3, r7, #20
 8000b6e:	3302      	adds	r3, #2
 8000b70:	4618      	mov	r0, r3
 8000b72:	f7ff fe9b 	bl	80008ac <carddb_ram_add>
 8000b76:	e008      	b.n	8000b8a <carddb_replay_from_flash+0x22e>
        } else if (rec.op == CARD_LOG_OP_DEL) {
 8000b78:	7d7b      	ldrb	r3, [r7, #21]
 8000b7a:	2b02      	cmp	r3, #2
 8000b7c:	d105      	bne.n	8000b8a <carddb_replay_from_flash+0x22e>
            carddb_ram_del(rec.uid);
 8000b7e:	f107 0314 	add.w	r3, r7, #20
 8000b82:	3302      	adds	r3, #2
 8000b84:	4618      	mov	r0, r3
 8000b86:	f7ff fecd 	bl	8000924 <carddb_ram_del>
        }

        addr += CARD_LOG_SIZE;
 8000b8a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8000b8e:	330c      	adds	r3, #12
 8000b90:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    while (addr + CARD_LOG_SIZE <= end_addr) {
 8000b94:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8000b98:	330c      	adds	r3, #12
 8000b9a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8000b9e:	429a      	cmp	r2, r3
 8000ba0:	f4bf af4b 	bcs.w	8000a3a <carddb_replay_from_flash+0xde>
    }

    g_last_seq  = max_seq;
 8000ba4:	4a14      	ldr	r2, [pc, #80]	; (8000bf8 <carddb_replay_from_flash+0x29c>)
 8000ba6:	f8b7 30ba 	ldrh.w	r3, [r7, #186]	; 0xba
 8000baa:	8013      	strh	r3, [r2, #0]
    g_next_addr = addr;
 8000bac:	4a13      	ldr	r2, [pc, #76]	; (8000bfc <carddb_replay_from_flash+0x2a0>)
 8000bae:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8000bb2:	6013      	str	r3, [r2, #0]

    int len = snprintf(dbg, sizeof(dbg),
 8000bb4:	4b12      	ldr	r3, [pc, #72]	; (8000c00 <carddb_replay_from_flash+0x2a4>)
 8000bb6:	681a      	ldr	r2, [r3, #0]
 8000bb8:	4b0f      	ldr	r3, [pc, #60]	; (8000bf8 <carddb_replay_from_flash+0x29c>)
 8000bba:	881b      	ldrh	r3, [r3, #0]
 8000bbc:	4619      	mov	r1, r3
 8000bbe:	4b0f      	ldr	r3, [pc, #60]	; (8000bfc <carddb_replay_from_flash+0x2a0>)
 8000bc0:	681b      	ldr	r3, [r3, #0]
 8000bc2:	f107 0020 	add.w	r0, r7, #32
 8000bc6:	9301      	str	r3, [sp, #4]
 8000bc8:	9100      	str	r1, [sp, #0]
 8000bca:	4613      	mov	r3, r2
 8000bcc:	4a15      	ldr	r2, [pc, #84]	; (8000c24 <carddb_replay_from_flash+0x2c8>)
 8000bce:	2180      	movs	r1, #128	; 0x80
 8000bd0:	f009 ff6c 	bl	800aaac <sniprintf>
 8000bd4:	f8c7 00a0 	str.w	r0, [r7, #160]	; 0xa0
                       "REPLAY DONE: active_block=%d last_seq=%u, next_addr=0x%08lX\r\n",
                       g_active_block,
                       (unsigned)g_last_seq,
                       (unsigned long)g_next_addr);
    HAL_UART_Transmit(&DBG_UART, (uint8_t*)dbg, len, HAL_MAX_DELAY);
 8000bd8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8000bdc:	b29a      	uxth	r2, r3
 8000bde:	f107 0120 	add.w	r1, r7, #32
 8000be2:	f04f 33ff 	mov.w	r3, #4294967295
 8000be6:	4808      	ldr	r0, [pc, #32]	; (8000c08 <carddb_replay_from_flash+0x2ac>)
 8000be8:	f006 fa88 	bl	80070fc <HAL_UART_Transmit>
}
 8000bec:	37cc      	adds	r7, #204	; 0xcc
 8000bee:	46bd      	mov	sp, r7
 8000bf0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000bf2:	bf00      	nop
 8000bf4:	200000c8 	.word	0x200000c8
 8000bf8:	200000c0 	.word	0x200000c0
 8000bfc:	200000c4 	.word	0x200000c4
 8000c00:	200000bc 	.word	0x200000bc
 8000c04:	0800b51c 	.word	0x0800b51c
 8000c08:	20000334 	.word	0x20000334
 8000c0c:	20000000 	.word	0x20000000
 8000c10:	0800b540 	.word	0x0800b540
 8000c14:	0800b574 	.word	0x0800b574
 8000c18:	0800b5a4 	.word	0x0800b5a4
 8000c1c:	0800b608 	.word	0x0800b608
 8000c20:	0800b624 	.word	0x0800b624
 8000c24:	0800b658 	.word	0x0800b658

08000c28 <carddb_init>:

// --------- Public API implementations -----------------------------------------
static void carddb_dump_flash(void);   

void carddb_init(void)
{
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	b09e      	sub	sp, #120	; 0x78
 8000c2c:	af04      	add	r7, sp, #16
    carddb_replay_from_flash();
 8000c2e:	f7ff fe95 	bl	800095c <carddb_replay_from_flash>

    int cnt = carddb_get_all(NULL, 0);  // Count only, don't fill array
 8000c32:	2100      	movs	r1, #0
 8000c34:	2000      	movs	r0, #0
 8000c36:	f000 f83b 	bl	8000cb0 <carddb_get_all>
 8000c3a:	6678      	str	r0, [r7, #100]	; 0x64

    char dbg[96];
    int len = snprintf(dbg, sizeof(dbg),
 8000c3c:	4b0f      	ldr	r3, [pc, #60]	; (8000c7c <carddb_init+0x54>)
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	4a0f      	ldr	r2, [pc, #60]	; (8000c80 <carddb_init+0x58>)
 8000c42:	8812      	ldrh	r2, [r2, #0]
 8000c44:	4611      	mov	r1, r2
 8000c46:	4a0f      	ldr	r2, [pc, #60]	; (8000c84 <carddb_init+0x5c>)
 8000c48:	6812      	ldr	r2, [r2, #0]
 8000c4a:	4638      	mov	r0, r7
 8000c4c:	9202      	str	r2, [sp, #8]
 8000c4e:	9101      	str	r1, [sp, #4]
 8000c50:	9300      	str	r3, [sp, #0]
 8000c52:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000c54:	4a0c      	ldr	r2, [pc, #48]	; (8000c88 <carddb_init+0x60>)
 8000c56:	2160      	movs	r1, #96	; 0x60
 8000c58:	f009 ff28 	bl	800aaac <sniprintf>
 8000c5c:	6638      	str	r0, [r7, #96]	; 0x60
                       "carddb_init: RAM cards=%d, active_block=%d last_seq=%u, next_addr=0x%08lX\r\n",
                       cnt,
                       g_active_block,
                       (unsigned)g_last_seq,
                       (unsigned long)g_next_addr);
    HAL_UART_Transmit(&DBG_UART, (uint8_t*)dbg, len, HAL_MAX_DELAY);
 8000c5e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000c60:	b29a      	uxth	r2, r3
 8000c62:	4639      	mov	r1, r7
 8000c64:	f04f 33ff 	mov.w	r3, #4294967295
 8000c68:	4808      	ldr	r0, [pc, #32]	; (8000c8c <carddb_init+0x64>)
 8000c6a:	f006 fa47 	bl	80070fc <HAL_UART_Transmit>

    carddb_dump_flash();
 8000c6e:	f000 fb53 	bl	8001318 <carddb_dump_flash>
}
 8000c72:	bf00      	nop
 8000c74:	3768      	adds	r7, #104	; 0x68
 8000c76:	46bd      	mov	sp, r7
 8000c78:	bd80      	pop	{r7, pc}
 8000c7a:	bf00      	nop
 8000c7c:	200000bc 	.word	0x200000bc
 8000c80:	200000c0 	.word	0x200000c0
 8000c84:	200000c4 	.word	0x200000c4
 8000c88:	0800b698 	.word	0x0800b698
 8000c8c:	20000334 	.word	0x20000334

08000c90 <carddb_check>:


// Check whether a UID is in the whitelist.
int carddb_check(const uint8_t uid[CARD_UID_SIZE])
{
 8000c90:	b580      	push	{r7, lr}
 8000c92:	b082      	sub	sp, #8
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	6078      	str	r0, [r7, #4]
    return (carddb_find_in_ram(uid) >= 0) ? 1 : 0;
 8000c98:	6878      	ldr	r0, [r7, #4]
 8000c9a:	f7ff fdd7 	bl	800084c <carddb_find_in_ram>
 8000c9e:	4603      	mov	r3, r0
 8000ca0:	43db      	mvns	r3, r3
 8000ca2:	0fdb      	lsrs	r3, r3, #31
 8000ca4:	b2db      	uxtb	r3, r3
}
 8000ca6:	4618      	mov	r0, r3
 8000ca8:	3708      	adds	r7, #8
 8000caa:	46bd      	mov	sp, r7
 8000cac:	bd80      	pop	{r7, pc}
	...

08000cb0 <carddb_get_all>:

// Get all whitelist entries (useful for debug / displaying).
int carddb_get_all(card_entry_t *out_array, int max_items)
{
 8000cb0:	b480      	push	{r7}
 8000cb2:	b085      	sub	sp, #20
 8000cb4:	af00      	add	r7, sp, #0
 8000cb6:	6078      	str	r0, [r7, #4]
 8000cb8:	6039      	str	r1, [r7, #0]
    int count = 0;
 8000cba:	2300      	movs	r3, #0
 8000cbc:	60fb      	str	r3, [r7, #12]
    for (int i = 0; i < CARD_DB_MAX_CARDS; i++) {
 8000cbe:	2300      	movs	r3, #0
 8000cc0:	60bb      	str	r3, [r7, #8]
 8000cc2:	e028      	b.n	8000d16 <carddb_get_all+0x66>
        if (g_cards[i].in_use) {
 8000cc4:	4919      	ldr	r1, [pc, #100]	; (8000d2c <carddb_get_all+0x7c>)
 8000cc6:	68ba      	ldr	r2, [r7, #8]
 8000cc8:	4613      	mov	r3, r2
 8000cca:	005b      	lsls	r3, r3, #1
 8000ccc:	4413      	add	r3, r2
 8000cce:	005b      	lsls	r3, r3, #1
 8000cd0:	440b      	add	r3, r1
 8000cd2:	3305      	adds	r3, #5
 8000cd4:	781b      	ldrb	r3, [r3, #0]
 8000cd6:	2b00      	cmp	r3, #0
 8000cd8:	d01a      	beq.n	8000d10 <carddb_get_all+0x60>
            if (count < max_items) {
 8000cda:	68fa      	ldr	r2, [r7, #12]
 8000cdc:	683b      	ldr	r3, [r7, #0]
 8000cde:	429a      	cmp	r2, r3
 8000ce0:	da13      	bge.n	8000d0a <carddb_get_all+0x5a>
                out_array[count] = g_cards[i];
 8000ce2:	68fa      	ldr	r2, [r7, #12]
 8000ce4:	4613      	mov	r3, r2
 8000ce6:	005b      	lsls	r3, r3, #1
 8000ce8:	4413      	add	r3, r2
 8000cea:	005b      	lsls	r3, r3, #1
 8000cec:	461a      	mov	r2, r3
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	1898      	adds	r0, r3, r2
 8000cf2:	490e      	ldr	r1, [pc, #56]	; (8000d2c <carddb_get_all+0x7c>)
 8000cf4:	68ba      	ldr	r2, [r7, #8]
 8000cf6:	4613      	mov	r3, r2
 8000cf8:	005b      	lsls	r3, r3, #1
 8000cfa:	4413      	add	r3, r2
 8000cfc:	005b      	lsls	r3, r3, #1
 8000cfe:	18ca      	adds	r2, r1, r3
 8000d00:	4603      	mov	r3, r0
 8000d02:	6811      	ldr	r1, [r2, #0]
 8000d04:	6019      	str	r1, [r3, #0]
 8000d06:	8892      	ldrh	r2, [r2, #4]
 8000d08:	809a      	strh	r2, [r3, #4]
            }
            count++;
 8000d0a:	68fb      	ldr	r3, [r7, #12]
 8000d0c:	3301      	adds	r3, #1
 8000d0e:	60fb      	str	r3, [r7, #12]
    for (int i = 0; i < CARD_DB_MAX_CARDS; i++) {
 8000d10:	68bb      	ldr	r3, [r7, #8]
 8000d12:	3301      	adds	r3, #1
 8000d14:	60bb      	str	r3, [r7, #8]
 8000d16:	68bb      	ldr	r3, [r7, #8]
 8000d18:	2b1f      	cmp	r3, #31
 8000d1a:	ddd3      	ble.n	8000cc4 <carddb_get_all+0x14>
        }
    }
    return count; // Real whitelist count (may be > max_items)
 8000d1c:	68fb      	ldr	r3, [r7, #12]
}
 8000d1e:	4618      	mov	r0, r3
 8000d20:	3714      	adds	r7, #20
 8000d22:	46bd      	mov	sp, r7
 8000d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d28:	4770      	bx	lr
 8000d2a:	bf00      	nop
 8000d2c:	200000c8 	.word	0x200000c8

08000d30 <select_next_block_for_gc>:

// --------- Garbage collection (GC): move data and do simple wear leveling ----

// Select the next block to write (simple round-robin here; you could use erase_count for smarter wear leveling).
static int select_next_block_for_gc(void)
{
 8000d30:	b480      	push	{r7}
 8000d32:	af00      	add	r7, sp, #0
    // Simple version: just alternate between two blocks.
    return (g_active_block + 1) % CARD_BLOCK_COUNT;
 8000d34:	4b06      	ldr	r3, [pc, #24]	; (8000d50 <select_next_block_for_gc+0x20>)
 8000d36:	681b      	ldr	r3, [r3, #0]
 8000d38:	3301      	adds	r3, #1
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	f003 0301 	and.w	r3, r3, #1
 8000d40:	bfb8      	it	lt
 8000d42:	425b      	neglt	r3, r3
}
 8000d44:	4618      	mov	r0, r3
 8000d46:	46bd      	mov	sp, r7
 8000d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d4c:	4770      	bx	lr
 8000d4e:	bf00      	nop
 8000d50:	200000bc 	.word	0x200000bc

08000d54 <carddb_gc>:

static carddb_status_t carddb_gc(void)
{
 8000d54:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000d56:	b0bd      	sub	sp, #244	; 0xf4
 8000d58:	af08      	add	r7, sp, #32
    char dbg[128];

    HAL_UART_Transmit(&DBG_UART,
 8000d5a:	f04f 33ff 	mov.w	r3, #4294967295
 8000d5e:	220b      	movs	r2, #11
 8000d60:	49c1      	ldr	r1, [pc, #772]	; (8001068 <carddb_gc+0x314>)
 8000d62:	48c2      	ldr	r0, [pc, #776]	; (800106c <carddb_gc+0x318>)
 8000d64:	f006 f9ca 	bl	80070fc <HAL_UART_Transmit>
                      (uint8_t*)"GC: START\r\n",
                      strlen("GC: START\r\n"),
                      HAL_MAX_DELAY);

    // Count valid cards in RAM.
    int valid_count = 0;
 8000d68:	2300      	movs	r3, #0
 8000d6a:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    for (int i = 0; i < CARD_DB_MAX_CARDS; i++) {
 8000d6e:	2300      	movs	r3, #0
 8000d70:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8000d74:	e015      	b.n	8000da2 <carddb_gc+0x4e>
        if (g_cards[i].in_use) {
 8000d76:	49be      	ldr	r1, [pc, #760]	; (8001070 <carddb_gc+0x31c>)
 8000d78:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8000d7c:	4613      	mov	r3, r2
 8000d7e:	005b      	lsls	r3, r3, #1
 8000d80:	4413      	add	r3, r2
 8000d82:	005b      	lsls	r3, r3, #1
 8000d84:	440b      	add	r3, r1
 8000d86:	3305      	adds	r3, #5
 8000d88:	781b      	ldrb	r3, [r3, #0]
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	d004      	beq.n	8000d98 <carddb_gc+0x44>
            valid_count++;
 8000d8e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8000d92:	3301      	adds	r3, #1
 8000d94:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    for (int i = 0; i < CARD_DB_MAX_CARDS; i++) {
 8000d98:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8000d9c:	3301      	adds	r3, #1
 8000d9e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8000da2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8000da6:	2b1f      	cmp	r3, #31
 8000da8:	dde5      	ble.n	8000d76 <carddb_gc+0x22>
        }
    }

    int len = snprintf(dbg, sizeof(dbg),
 8000daa:	f107 000c 	add.w	r0, r7, #12
 8000dae:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8000db2:	4ab0      	ldr	r2, [pc, #704]	; (8001074 <carddb_gc+0x320>)
 8000db4:	2180      	movs	r1, #128	; 0x80
 8000db6:	f009 fe79 	bl	800aaac <sniprintf>
 8000dba:	f8c7 00b8 	str.w	r0, [r7, #184]	; 0xb8
                       "GC: valid cards=%d\r\n", valid_count);
    HAL_UART_Transmit(&DBG_UART, (uint8_t*)dbg, len, HAL_MAX_DELAY);
 8000dbe:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8000dc2:	b29a      	uxth	r2, r3
 8000dc4:	f107 010c 	add.w	r1, r7, #12
 8000dc8:	f04f 33ff 	mov.w	r3, #4294967295
 8000dcc:	48a7      	ldr	r0, [pc, #668]	; (800106c <carddb_gc+0x318>)
 8000dce:	f006 f995 	bl	80070fc <HAL_UART_Transmit>

    // Estimate minimum space needed after GC (one ADD log per valid card).
    uint32_t needed = (uint32_t)valid_count * CARD_LOG_SIZE;
 8000dd2:	f8d7 20cc 	ldr.w	r2, [r7, #204]	; 0xcc
 8000dd6:	4613      	mov	r3, r2
 8000dd8:	005b      	lsls	r3, r3, #1
 8000dda:	4413      	add	r3, r2
 8000ddc:	009b      	lsls	r3, r3, #2
 8000dde:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4

    // Select the next block as the new active block.
    int new_block = select_next_block_for_gc();
 8000de2:	f7ff ffa5 	bl	8000d30 <select_next_block_for_gc>
 8000de6:	f8c7 00b0 	str.w	r0, [r7, #176]	; 0xb0
    int old_block = g_active_block;
 8000dea:	4ba3      	ldr	r3, [pc, #652]	; (8001078 <carddb_gc+0x324>)
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

    if (needed > g_blocks[new_block].size) {
 8000df2:	4aa2      	ldr	r2, [pc, #648]	; (800107c <carddb_gc+0x328>)
 8000df4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8000df8:	011b      	lsls	r3, r3, #4
 8000dfa:	4413      	add	r3, r2
 8000dfc:	3308      	adds	r3, #8
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8000e04:	429a      	cmp	r2, r3
 8000e06:	d91d      	bls.n	8000e44 <carddb_gc+0xf0>
        int len2 = snprintf(dbg, sizeof(dbg),
                            "GC: needed=%lu > block_size=%lu, FULL\r\n",
                            (unsigned long)needed,
                            (unsigned long)g_blocks[new_block].size);
 8000e08:	4a9c      	ldr	r2, [pc, #624]	; (800107c <carddb_gc+0x328>)
 8000e0a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8000e0e:	011b      	lsls	r3, r3, #4
 8000e10:	4413      	add	r3, r2
 8000e12:	3308      	adds	r3, #8
 8000e14:	681b      	ldr	r3, [r3, #0]
        int len2 = snprintf(dbg, sizeof(dbg),
 8000e16:	f107 000c 	add.w	r0, r7, #12
 8000e1a:	9300      	str	r3, [sp, #0]
 8000e1c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8000e20:	4a97      	ldr	r2, [pc, #604]	; (8001080 <carddb_gc+0x32c>)
 8000e22:	2180      	movs	r1, #128	; 0x80
 8000e24:	f009 fe42 	bl	800aaac <sniprintf>
 8000e28:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
        HAL_UART_Transmit(&DBG_UART, (uint8_t*)dbg, len2, HAL_MAX_DELAY);
 8000e2c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8000e30:	b29a      	uxth	r2, r3
 8000e32:	f107 010c 	add.w	r1, r7, #12
 8000e36:	f04f 33ff 	mov.w	r3, #4294967295
 8000e3a:	488c      	ldr	r0, [pc, #560]	; (800106c <carddb_gc+0x318>)
 8000e3c:	f006 f95e 	bl	80070fc <HAL_UART_Transmit>
        return CARDDB_ERR_FULL;
 8000e40:	2301      	movs	r3, #1
 8000e42:	e10c      	b.n	800105e <carddb_gc+0x30a>
    }

    // 2) First erase the new block.
    carddb_status_t est = flash_erase_block(new_block);
 8000e44:	f8d7 00b0 	ldr.w	r0, [r7, #176]	; 0xb0
 8000e48:	f7ff fca0 	bl	800078c <flash_erase_block>
 8000e4c:	4603      	mov	r3, r0
 8000e4e:	f887 30ab 	strb.w	r3, [r7, #171]	; 0xab
    if (est != CARDDB_OK) {
 8000e52:	f897 30ab 	ldrb.w	r3, [r7, #171]	; 0xab
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d016      	beq.n	8000e88 <carddb_gc+0x134>
        int len2 = snprintf(dbg, sizeof(dbg),
 8000e5a:	f897 30ab 	ldrb.w	r3, [r7, #171]	; 0xab
 8000e5e:	f107 000c 	add.w	r0, r7, #12
 8000e62:	4a88      	ldr	r2, [pc, #544]	; (8001084 <carddb_gc+0x330>)
 8000e64:	2180      	movs	r1, #128	; 0x80
 8000e66:	f009 fe21 	bl	800aaac <sniprintf>
 8000e6a:	f8c7 0090 	str.w	r0, [r7, #144]	; 0x90
                            "GC: flash_erase_block(new) FAIL, st=%d\r\n", (int)est);
        HAL_UART_Transmit(&DBG_UART, (uint8_t*)dbg, len2, HAL_MAX_DELAY);
 8000e6e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8000e72:	b29a      	uxth	r2, r3
 8000e74:	f107 010c 	add.w	r1, r7, #12
 8000e78:	f04f 33ff 	mov.w	r3, #4294967295
 8000e7c:	487b      	ldr	r0, [pc, #492]	; (800106c <carddb_gc+0x318>)
 8000e7e:	f006 f93d 	bl	80070fc <HAL_UART_Transmit>
        return est;
 8000e82:	f897 30ab 	ldrb.w	r3, [r7, #171]	; 0xab
 8000e86:	e0ea      	b.n	800105e <carddb_gc+0x30a>
    }

    // 3) For every in_use card in RAM, write an ADD log into the new block.
    uint32_t addr     = g_blocks[new_block].base_addr;
 8000e88:	4a7c      	ldr	r2, [pc, #496]	; (800107c <carddb_gc+0x328>)
 8000e8a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8000e8e:	011b      	lsls	r3, r3, #4
 8000e90:	4413      	add	r3, r2
 8000e92:	3304      	adds	r3, #4
 8000e94:	681b      	ldr	r3, [r3, #0]
 8000e96:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    uint16_t new_seq  = 0;
 8000e9a:	2300      	movs	r3, #0
 8000e9c:	f8a7 30c2 	strh.w	r3, [r7, #194]	; 0xc2

    for (int i = 0; i < CARD_DB_MAX_CARDS; i++) {
 8000ea0:	2300      	movs	r3, #0
 8000ea2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8000ea6:	e08d      	b.n	8000fc4 <carddb_gc+0x270>
        if (!g_cards[i].in_use)
 8000ea8:	4971      	ldr	r1, [pc, #452]	; (8001070 <carddb_gc+0x31c>)
 8000eaa:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8000eae:	4613      	mov	r3, r2
 8000eb0:	005b      	lsls	r3, r3, #1
 8000eb2:	4413      	add	r3, r2
 8000eb4:	005b      	lsls	r3, r3, #1
 8000eb6:	440b      	add	r3, r1
 8000eb8:	3305      	adds	r3, #5
 8000eba:	781b      	ldrb	r3, [r3, #0]
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	d07b      	beq.n	8000fb8 <carddb_gc+0x264>
            continue;

        card_log_t rec;
        memset(&rec, 0xFF, sizeof(rec));
 8000ec0:	463b      	mov	r3, r7
 8000ec2:	220c      	movs	r2, #12
 8000ec4:	21ff      	movs	r1, #255	; 0xff
 8000ec6:	4618      	mov	r0, r3
 8000ec8:	f009 fe54 	bl	800ab74 <memset>

        rec.magic = CARD_FLASH_MAGIC;
 8000ecc:	2354      	movs	r3, #84	; 0x54
 8000ece:	703b      	strb	r3, [r7, #0]
        rec.op    = CARD_LOG_OP_ADD;
 8000ed0:	2301      	movs	r3, #1
 8000ed2:	707b      	strb	r3, [r7, #1]
        uid_copy(rec.uid, g_cards[i].uid);
 8000ed4:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8000ed8:	4613      	mov	r3, r2
 8000eda:	005b      	lsls	r3, r3, #1
 8000edc:	4413      	add	r3, r2
 8000ede:	005b      	lsls	r3, r3, #1
 8000ee0:	4a63      	ldr	r2, [pc, #396]	; (8001070 <carddb_gc+0x31c>)
 8000ee2:	441a      	add	r2, r3
 8000ee4:	463b      	mov	r3, r7
 8000ee6:	3302      	adds	r3, #2
 8000ee8:	4611      	mov	r1, r2
 8000eea:	4618      	mov	r0, r3
 8000eec:	f7ff fb7c 	bl	80005e8 <uid_copy>
        rec.seq   = ++new_seq;           // After GC, sequence numbers are re-numbered starting from 1.
 8000ef0:	f8b7 30c2 	ldrh.w	r3, [r7, #194]	; 0xc2
 8000ef4:	3301      	adds	r3, #1
 8000ef6:	f8a7 30c2 	strh.w	r3, [r7, #194]	; 0xc2
 8000efa:	f8b7 30c2 	ldrh.w	r3, [r7, #194]	; 0xc2
 8000efe:	813b      	strh	r3, [r7, #8]
        rec.crc   = card_log_crc(&rec);
 8000f00:	463b      	mov	r3, r7
 8000f02:	4618      	mov	r0, r3
 8000f04:	f7ff fbbc 	bl	8000680 <card_log_crc>
 8000f08:	4603      	mov	r3, r0
 8000f0a:	817b      	strh	r3, [r7, #10]
        int len2 = snprintf(dbg, sizeof(dbg),
                            "GC WRITE: block=%d addr=0x%08lX seq=%u "
                            "uid=%02X %02X %02X %02X %02X crc=0x%04X\r\n",
                            new_block,
                            (unsigned long)addr,
                            (unsigned)rec.seq,
 8000f0c:	893b      	ldrh	r3, [r7, #8]
                            rec.uid[0], rec.uid[1], rec.uid[2], rec.uid[3], rec.uid[4],
 8000f0e:	78ba      	ldrb	r2, [r7, #2]
 8000f10:	78f9      	ldrb	r1, [r7, #3]
 8000f12:	7938      	ldrb	r0, [r7, #4]
        int len2 = snprintf(dbg, sizeof(dbg),
 8000f14:	4604      	mov	r4, r0
                            rec.uid[0], rec.uid[1], rec.uid[2], rec.uid[3], rec.uid[4],
 8000f16:	7978      	ldrb	r0, [r7, #5]
        int len2 = snprintf(dbg, sizeof(dbg),
 8000f18:	4605      	mov	r5, r0
                            rec.uid[0], rec.uid[1], rec.uid[2], rec.uid[3], rec.uid[4],
 8000f1a:	79b8      	ldrb	r0, [r7, #6]
        int len2 = snprintf(dbg, sizeof(dbg),
 8000f1c:	4606      	mov	r6, r0
                            rec.crc);
 8000f1e:	8978      	ldrh	r0, [r7, #10]
        int len2 = snprintf(dbg, sizeof(dbg),
 8000f20:	f107 0c0c 	add.w	ip, r7, #12
 8000f24:	9007      	str	r0, [sp, #28]
 8000f26:	9606      	str	r6, [sp, #24]
 8000f28:	9505      	str	r5, [sp, #20]
 8000f2a:	9404      	str	r4, [sp, #16]
 8000f2c:	9103      	str	r1, [sp, #12]
 8000f2e:	9202      	str	r2, [sp, #8]
 8000f30:	9301      	str	r3, [sp, #4]
 8000f32:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8000f36:	9300      	str	r3, [sp, #0]
 8000f38:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8000f3c:	4a52      	ldr	r2, [pc, #328]	; (8001088 <carddb_gc+0x334>)
 8000f3e:	2180      	movs	r1, #128	; 0x80
 8000f40:	4660      	mov	r0, ip
 8000f42:	f009 fdb3 	bl	800aaac <sniprintf>
 8000f46:	f8c7 009c 	str.w	r0, [r7, #156]	; 0x9c
        HAL_UART_Transmit(&DBG_UART, (uint8_t*)dbg, len2, HAL_MAX_DELAY);
 8000f4a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8000f4e:	b29a      	uxth	r2, r3
 8000f50:	f107 010c 	add.w	r1, r7, #12
 8000f54:	f04f 33ff 	mov.w	r3, #4294967295
 8000f58:	4844      	ldr	r0, [pc, #272]	; (800106c <carddb_gc+0x318>)
 8000f5a:	f006 f8cf 	bl	80070fc <HAL_UART_Transmit>

        carddb_status_t st = flash_write_log(addr, &rec);
 8000f5e:	463b      	mov	r3, r7
 8000f60:	4619      	mov	r1, r3
 8000f62:	f8d7 00c4 	ldr.w	r0, [r7, #196]	; 0xc4
 8000f66:	f7ff fbc7 	bl	80006f8 <flash_write_log>
 8000f6a:	4603      	mov	r3, r0
 8000f6c:	f887 309b 	strb.w	r3, [r7, #155]	; 0x9b
        if (st != CARDDB_OK) {
 8000f70:	f897 309b 	ldrb.w	r3, [r7, #155]	; 0x9b
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	d019      	beq.n	8000fac <carddb_gc+0x258>
            int len3 = snprintf(dbg, sizeof(dbg),
 8000f78:	f897 309b 	ldrb.w	r3, [r7, #155]	; 0x9b
 8000f7c:	f107 000c 	add.w	r0, r7, #12
 8000f80:	9300      	str	r3, [sp, #0]
 8000f82:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8000f86:	4a41      	ldr	r2, [pc, #260]	; (800108c <carddb_gc+0x338>)
 8000f88:	2180      	movs	r1, #128	; 0x80
 8000f8a:	f009 fd8f 	bl	800aaac <sniprintf>
 8000f8e:	f8c7 0094 	str.w	r0, [r7, #148]	; 0x94
                                "GC WRITE FAIL at addr=0x%08lX st=%d\r\n",
                                (unsigned long)addr, (int)st);
            HAL_UART_Transmit(&DBG_UART, (uint8_t*)dbg, len3, HAL_MAX_DELAY);
 8000f92:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8000f96:	b29a      	uxth	r2, r3
 8000f98:	f107 010c 	add.w	r1, r7, #12
 8000f9c:	f04f 33ff 	mov.w	r3, #4294967295
 8000fa0:	4832      	ldr	r0, [pc, #200]	; (800106c <carddb_gc+0x318>)
 8000fa2:	f006 f8ab 	bl	80070fc <HAL_UART_Transmit>
            return st;
 8000fa6:	f897 309b 	ldrb.w	r3, [r7, #155]	; 0x9b
 8000faa:	e058      	b.n	800105e <carddb_gc+0x30a>
        }

        addr += CARD_LOG_SIZE;
 8000fac:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8000fb0:	330c      	adds	r3, #12
 8000fb2:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8000fb6:	e000      	b.n	8000fba <carddb_gc+0x266>
            continue;
 8000fb8:	bf00      	nop
    for (int i = 0; i < CARD_DB_MAX_CARDS; i++) {
 8000fba:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8000fbe:	3301      	adds	r3, #1
 8000fc0:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8000fc4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8000fc8:	2b1f      	cmp	r3, #31
 8000fca:	f77f af6d 	ble.w	8000ea8 <carddb_gc+0x154>
    }

    // 4) After the new block is fully written, erase the old block to free space.
    est = flash_erase_block(old_block);
 8000fce:	f8d7 00ac 	ldr.w	r0, [r7, #172]	; 0xac
 8000fd2:	f7ff fbdb 	bl	800078c <flash_erase_block>
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	f887 30ab 	strb.w	r3, [r7, #171]	; 0xab
    if (est != CARDDB_OK) {
 8000fdc:	f897 30ab 	ldrb.w	r3, [r7, #171]	; 0xab
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d013      	beq.n	800100c <carddb_gc+0x2b8>
        int len2 = snprintf(dbg, sizeof(dbg),
 8000fe4:	f897 30ab 	ldrb.w	r3, [r7, #171]	; 0xab
 8000fe8:	f107 000c 	add.w	r0, r7, #12
 8000fec:	4a28      	ldr	r2, [pc, #160]	; (8001090 <carddb_gc+0x33c>)
 8000fee:	2180      	movs	r1, #128	; 0x80
 8000ff0:	f009 fd5c 	bl	800aaac <sniprintf>
 8000ff4:	f8c7 00a4 	str.w	r0, [r7, #164]	; 0xa4
                            "GC: flash_erase_block(old) FAIL, st=%d\r\n", (int)est);
        HAL_UART_Transmit(&DBG_UART, (uint8_t*)dbg, len2, HAL_MAX_DELAY);
 8000ff8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8000ffc:	b29a      	uxth	r2, r3
 8000ffe:	f107 010c 	add.w	r1, r7, #12
 8001002:	f04f 33ff 	mov.w	r3, #4294967295
 8001006:	4819      	ldr	r0, [pc, #100]	; (800106c <carddb_gc+0x318>)
 8001008:	f006 f878 	bl	80070fc <HAL_UART_Transmit>
        // At this point, data already lives in new_block, so even if erasing old_block fails, data is still safe.
        // We still return an error, but we keep the state switched to new_block.
    }

    // 5) Update global state: new active block, valid seq, and g_next_addr.
    g_active_block = new_block;
 800100c:	4a1a      	ldr	r2, [pc, #104]	; (8001078 <carddb_gc+0x324>)
 800100e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8001012:	6013      	str	r3, [r2, #0]
    g_last_seq     = new_seq;
 8001014:	4a1f      	ldr	r2, [pc, #124]	; (8001094 <carddb_gc+0x340>)
 8001016:	f8b7 30c2 	ldrh.w	r3, [r7, #194]	; 0xc2
 800101a:	8013      	strh	r3, [r2, #0]
    g_next_addr    = addr;
 800101c:	4a1e      	ldr	r2, [pc, #120]	; (8001098 <carddb_gc+0x344>)
 800101e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8001022:	6013      	str	r3, [r2, #0]

    int len4 = snprintf(dbg, sizeof(dbg),
 8001024:	4b14      	ldr	r3, [pc, #80]	; (8001078 <carddb_gc+0x324>)
 8001026:	681a      	ldr	r2, [r3, #0]
 8001028:	4b1a      	ldr	r3, [pc, #104]	; (8001094 <carddb_gc+0x340>)
 800102a:	881b      	ldrh	r3, [r3, #0]
 800102c:	4619      	mov	r1, r3
 800102e:	4b1a      	ldr	r3, [pc, #104]	; (8001098 <carddb_gc+0x344>)
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	f107 000c 	add.w	r0, r7, #12
 8001036:	9301      	str	r3, [sp, #4]
 8001038:	9100      	str	r1, [sp, #0]
 800103a:	4613      	mov	r3, r2
 800103c:	4a17      	ldr	r2, [pc, #92]	; (800109c <carddb_gc+0x348>)
 800103e:	2180      	movs	r1, #128	; 0x80
 8001040:	f009 fd34 	bl	800aaac <sniprintf>
 8001044:	f8c7 00a0 	str.w	r0, [r7, #160]	; 0xa0
                        "GC: DONE, active_block=%d last_seq=%u, next_addr=0x%08lX\r\n",
                        g_active_block,
                        (unsigned)g_last_seq,
                        (unsigned long)g_next_addr);
    HAL_UART_Transmit(&DBG_UART, (uint8_t*)dbg, len4, HAL_MAX_DELAY);
 8001048:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800104c:	b29a      	uxth	r2, r3
 800104e:	f107 010c 	add.w	r1, r7, #12
 8001052:	f04f 33ff 	mov.w	r3, #4294967295
 8001056:	4805      	ldr	r0, [pc, #20]	; (800106c <carddb_gc+0x318>)
 8001058:	f006 f850 	bl	80070fc <HAL_UART_Transmit>

    return CARDDB_OK;
 800105c:	2300      	movs	r3, #0
}
 800105e:	4618      	mov	r0, r3
 8001060:	37d4      	adds	r7, #212	; 0xd4
 8001062:	46bd      	mov	sp, r7
 8001064:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001066:	bf00      	nop
 8001068:	0800b6e4 	.word	0x0800b6e4
 800106c:	20000334 	.word	0x20000334
 8001070:	200000c8 	.word	0x200000c8
 8001074:	0800b6f0 	.word	0x0800b6f0
 8001078:	200000bc 	.word	0x200000bc
 800107c:	20000000 	.word	0x20000000
 8001080:	0800b708 	.word	0x0800b708
 8001084:	0800b730 	.word	0x0800b730
 8001088:	0800b75c 	.word	0x0800b75c
 800108c:	0800b7b0 	.word	0x0800b7b0
 8001090:	0800b7d8 	.word	0x0800b7d8
 8001094:	200000c0 	.word	0x200000c0
 8001098:	200000c4 	.word	0x200000c4
 800109c:	0800b804 	.word	0x0800b804

080010a0 <carddb_append_log>:

static carddb_status_t carddb_append_log(uint8_t op,
                                         const uint8_t uid[CARD_UID_SIZE])
{
 80010a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80010a2:	b0bd      	sub	sp, #244	; 0xf4
 80010a4:	af0a      	add	r7, sp, #40	; 0x28
 80010a6:	4603      	mov	r3, r0
 80010a8:	6139      	str	r1, [r7, #16]
 80010aa:	75fb      	strb	r3, [r7, #23]
    uint32_t end_addr = CUR_BASE_ADDR + CUR_BLOCK_SIZE;
 80010ac:	4b8f      	ldr	r3, [pc, #572]	; (80012ec <carddb_append_log+0x24c>)
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	4a8f      	ldr	r2, [pc, #572]	; (80012f0 <carddb_append_log+0x250>)
 80010b2:	011b      	lsls	r3, r3, #4
 80010b4:	4413      	add	r3, r2
 80010b6:	3304      	adds	r3, #4
 80010b8:	681a      	ldr	r2, [r3, #0]
 80010ba:	4b8c      	ldr	r3, [pc, #560]	; (80012ec <carddb_append_log+0x24c>)
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	498c      	ldr	r1, [pc, #560]	; (80012f0 <carddb_append_log+0x250>)
 80010c0:	011b      	lsls	r3, r3, #4
 80010c2:	440b      	add	r3, r1
 80010c4:	3308      	adds	r3, #8
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	4413      	add	r3, r2
 80010ca:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4

    // ==== If there is not enough space, run GC first (which may switch to another block). ====
    if (g_next_addr == 0) {
 80010ce:	4b89      	ldr	r3, [pc, #548]	; (80012f4 <carddb_append_log+0x254>)
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d108      	bne.n	80010e8 <carddb_append_log+0x48>
        // Safety: if g_next_addr is not initialized yet, set it to the start of the current active block.
        g_next_addr = CUR_BASE_ADDR;
 80010d6:	4b85      	ldr	r3, [pc, #532]	; (80012ec <carddb_append_log+0x24c>)
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	4a85      	ldr	r2, [pc, #532]	; (80012f0 <carddb_append_log+0x250>)
 80010dc:	011b      	lsls	r3, r3, #4
 80010de:	4413      	add	r3, r2
 80010e0:	3304      	adds	r3, #4
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	4a83      	ldr	r2, [pc, #524]	; (80012f4 <carddb_append_log+0x254>)
 80010e6:	6013      	str	r3, [r2, #0]
    }

    if (g_next_addr + CARD_LOG_SIZE > end_addr) {
 80010e8:	4b82      	ldr	r3, [pc, #520]	; (80012f4 <carddb_append_log+0x254>)
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	330c      	adds	r3, #12
 80010ee:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80010f2:	429a      	cmp	r2, r3
 80010f4:	d254      	bcs.n	80011a0 <carddb_append_log+0x100>
        char dbg[64];
        int len = snprintf(dbg, sizeof(dbg),
 80010f6:	4b7d      	ldr	r3, [pc, #500]	; (80012ec <carddb_append_log+0x24c>)
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	f107 001c 	add.w	r0, r7, #28
 80010fe:	4a7e      	ldr	r2, [pc, #504]	; (80012f8 <carddb_append_log+0x258>)
 8001100:	2140      	movs	r1, #64	; 0x40
 8001102:	f009 fcd3 	bl	800aaac <sniprintf>
 8001106:	f8c7 00c0 	str.w	r0, [r7, #192]	; 0xc0
                           "APPEND_LOG: no space in block=%d, try GC\r\n",
                           g_active_block);
        HAL_UART_Transmit(&DBG_UART, (uint8_t*)dbg, len, HAL_MAX_DELAY);
 800110a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800110e:	b29a      	uxth	r2, r3
 8001110:	f107 011c 	add.w	r1, r7, #28
 8001114:	f04f 33ff 	mov.w	r3, #4294967295
 8001118:	4878      	ldr	r0, [pc, #480]	; (80012fc <carddb_append_log+0x25c>)
 800111a:	f005 ffef 	bl	80070fc <HAL_UART_Transmit>

        carddb_status_t gcst = carddb_gc();
 800111e:	f7ff fe19 	bl	8000d54 <carddb_gc>
 8001122:	4603      	mov	r3, r0
 8001124:	f887 30bf 	strb.w	r3, [r7, #191]	; 0xbf
        if (gcst != CARDDB_OK) {
 8001128:	f897 30bf 	ldrb.w	r3, [r7, #191]	; 0xbf
 800112c:	2b00      	cmp	r3, #0
 800112e:	d016      	beq.n	800115e <carddb_append_log+0xbe>
            int len2 = snprintf(dbg, sizeof(dbg),
 8001130:	f897 30bf 	ldrb.w	r3, [r7, #191]	; 0xbf
 8001134:	f107 001c 	add.w	r0, r7, #28
 8001138:	4a71      	ldr	r2, [pc, #452]	; (8001300 <carddb_append_log+0x260>)
 800113a:	2140      	movs	r1, #64	; 0x40
 800113c:	f009 fcb6 	bl	800aaac <sniprintf>
 8001140:	f8c7 00b8 	str.w	r0, [r7, #184]	; 0xb8
                                "APPEND_LOG: GC FAIL, st=%d\r\n", (int)gcst);
            HAL_UART_Transmit(&DBG_UART, (uint8_t*)dbg, len2, HAL_MAX_DELAY);
 8001144:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8001148:	b29a      	uxth	r2, r3
 800114a:	f107 011c 	add.w	r1, r7, #28
 800114e:	f04f 33ff 	mov.w	r3, #4294967295
 8001152:	486a      	ldr	r0, [pc, #424]	; (80012fc <carddb_append_log+0x25c>)
 8001154:	f005 ffd2 	bl	80070fc <HAL_UART_Transmit>
            return gcst;
 8001158:	f897 30bf 	ldrb.w	r3, [r7, #191]	; 0xbf
 800115c:	e0c1      	b.n	80012e2 <carddb_append_log+0x242>
        }

        // After GC, active_block and g_next_addr are updated; check free space again.
        end_addr = CUR_BASE_ADDR + CUR_BLOCK_SIZE;
 800115e:	4b63      	ldr	r3, [pc, #396]	; (80012ec <carddb_append_log+0x24c>)
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	4a63      	ldr	r2, [pc, #396]	; (80012f0 <carddb_append_log+0x250>)
 8001164:	011b      	lsls	r3, r3, #4
 8001166:	4413      	add	r3, r2
 8001168:	3304      	adds	r3, #4
 800116a:	681a      	ldr	r2, [r3, #0]
 800116c:	4b5f      	ldr	r3, [pc, #380]	; (80012ec <carddb_append_log+0x24c>)
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	495f      	ldr	r1, [pc, #380]	; (80012f0 <carddb_append_log+0x250>)
 8001172:	011b      	lsls	r3, r3, #4
 8001174:	440b      	add	r3, r1
 8001176:	3308      	adds	r3, #8
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	4413      	add	r3, r2
 800117c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
        if (g_next_addr + CARD_LOG_SIZE > end_addr) {
 8001180:	4b5c      	ldr	r3, [pc, #368]	; (80012f4 <carddb_append_log+0x254>)
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	330c      	adds	r3, #12
 8001186:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800118a:	429a      	cmp	r2, r3
 800118c:	d208      	bcs.n	80011a0 <carddb_append_log+0x100>
            HAL_UART_Transmit(&DBG_UART,
 800118e:	f04f 33ff 	mov.w	r3, #4294967295
 8001192:	2221      	movs	r2, #33	; 0x21
 8001194:	495b      	ldr	r1, [pc, #364]	; (8001304 <carddb_append_log+0x264>)
 8001196:	4859      	ldr	r0, [pc, #356]	; (80012fc <carddb_append_log+0x25c>)
 8001198:	f005 ffb0 	bl	80070fc <HAL_UART_Transmit>
                              (uint8_t*)"APPEND_LOG: still FULL after GC\r\n",
                              strlen("APPEND_LOG: still FULL after GC\r\n"),
                              HAL_MAX_DELAY);
            return CARDDB_ERR_FULL;
 800119c:	2301      	movs	r3, #1
 800119e:	e0a0      	b.n	80012e2 <carddb_append_log+0x242>
        }
    }
    // =========================================================================================

    card_log_t rec;
    memset(&rec, 0xFF, sizeof(rec)); // Keep unused bytes as 0xFF.
 80011a0:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80011a4:	220c      	movs	r2, #12
 80011a6:	21ff      	movs	r1, #255	; 0xff
 80011a8:	4618      	mov	r0, r3
 80011aa:	f009 fce3 	bl	800ab74 <memset>

    rec.magic = CARD_FLASH_MAGIC;
 80011ae:	2354      	movs	r3, #84	; 0x54
 80011b0:	f887 309c 	strb.w	r3, [r7, #156]	; 0x9c
    rec.op    = op;
 80011b4:	7dfb      	ldrb	r3, [r7, #23]
 80011b6:	f887 309d 	strb.w	r3, [r7, #157]	; 0x9d
    uid_copy(rec.uid, uid);
 80011ba:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80011be:	3302      	adds	r3, #2
 80011c0:	6939      	ldr	r1, [r7, #16]
 80011c2:	4618      	mov	r0, r3
 80011c4:	f7ff fa10 	bl	80005e8 <uid_copy>
    rec.seq   = ++g_last_seq;
 80011c8:	4b4f      	ldr	r3, [pc, #316]	; (8001308 <carddb_append_log+0x268>)
 80011ca:	881b      	ldrh	r3, [r3, #0]
 80011cc:	3301      	adds	r3, #1
 80011ce:	b29a      	uxth	r2, r3
 80011d0:	4b4d      	ldr	r3, [pc, #308]	; (8001308 <carddb_append_log+0x268>)
 80011d2:	801a      	strh	r2, [r3, #0]
 80011d4:	4b4c      	ldr	r3, [pc, #304]	; (8001308 <carddb_append_log+0x268>)
 80011d6:	881b      	ldrh	r3, [r3, #0]
 80011d8:	f8a7 30a4 	strh.w	r3, [r7, #164]	; 0xa4
    rec.crc   = card_log_crc(&rec);
 80011dc:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80011e0:	4618      	mov	r0, r3
 80011e2:	f7ff fa4d 	bl	8000680 <card_log_crc>
 80011e6:	4603      	mov	r3, r0
 80011e8:	f8a7 30a6 	strh.w	r3, [r7, #166]	; 0xa6

    // Debug print before writing the record.
    {
        char dbg[128];
        int len = snprintf(dbg, sizeof(dbg),
 80011ec:	4b3f      	ldr	r3, [pc, #252]	; (80012ec <carddb_append_log+0x24c>)
 80011ee:	681a      	ldr	r2, [r3, #0]
 80011f0:	4b40      	ldr	r3, [pc, #256]	; (80012f4 <carddb_append_log+0x254>)
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	60fb      	str	r3, [r7, #12]
                           "APPEND_LOG: block=%d addr=0x%08lX op=%u seq=%u "
                           "uid=%02X %02X %02X %02X %02X crc=0x%04X\r\n",
                           g_active_block,
                           (unsigned long)g_next_addr,
                           (unsigned)rec.op,
 80011f6:	f897 109d 	ldrb.w	r1, [r7, #157]	; 0x9d
                           (unsigned)rec.seq,
 80011fa:	f8b7 00a4 	ldrh.w	r0, [r7, #164]	; 0xa4
        int len = snprintf(dbg, sizeof(dbg),
 80011fe:	4604      	mov	r4, r0
                           rec.uid[0], rec.uid[1], rec.uid[2], rec.uid[3], rec.uid[4],
 8001200:	f897 009e 	ldrb.w	r0, [r7, #158]	; 0x9e
        int len = snprintf(dbg, sizeof(dbg),
 8001204:	4605      	mov	r5, r0
                           rec.uid[0], rec.uid[1], rec.uid[2], rec.uid[3], rec.uid[4],
 8001206:	f897 009f 	ldrb.w	r0, [r7, #159]	; 0x9f
        int len = snprintf(dbg, sizeof(dbg),
 800120a:	4606      	mov	r6, r0
                           rec.uid[0], rec.uid[1], rec.uid[2], rec.uid[3], rec.uid[4],
 800120c:	f897 00a0 	ldrb.w	r0, [r7, #160]	; 0xa0
        int len = snprintf(dbg, sizeof(dbg),
 8001210:	60b8      	str	r0, [r7, #8]
                           rec.uid[0], rec.uid[1], rec.uid[2], rec.uid[3], rec.uid[4],
 8001212:	f897 00a1 	ldrb.w	r0, [r7, #161]	; 0xa1
        int len = snprintf(dbg, sizeof(dbg),
 8001216:	6078      	str	r0, [r7, #4]
                           rec.uid[0], rec.uid[1], rec.uid[2], rec.uid[3], rec.uid[4],
 8001218:	f897 00a2 	ldrb.w	r0, [r7, #162]	; 0xa2
        int len = snprintf(dbg, sizeof(dbg),
 800121c:	6038      	str	r0, [r7, #0]
                           rec.crc);
 800121e:	f8b7 00a6 	ldrh.w	r0, [r7, #166]	; 0xa6
        int len = snprintf(dbg, sizeof(dbg),
 8001222:	4603      	mov	r3, r0
 8001224:	f107 001c 	add.w	r0, r7, #28
 8001228:	9308      	str	r3, [sp, #32]
 800122a:	683b      	ldr	r3, [r7, #0]
 800122c:	9307      	str	r3, [sp, #28]
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	9306      	str	r3, [sp, #24]
 8001232:	68bb      	ldr	r3, [r7, #8]
 8001234:	9305      	str	r3, [sp, #20]
 8001236:	9604      	str	r6, [sp, #16]
 8001238:	9503      	str	r5, [sp, #12]
 800123a:	9402      	str	r4, [sp, #8]
 800123c:	9101      	str	r1, [sp, #4]
 800123e:	68fb      	ldr	r3, [r7, #12]
 8001240:	9300      	str	r3, [sp, #0]
 8001242:	4613      	mov	r3, r2
 8001244:	4a31      	ldr	r2, [pc, #196]	; (800130c <carddb_append_log+0x26c>)
 8001246:	2180      	movs	r1, #128	; 0x80
 8001248:	f009 fc30 	bl	800aaac <sniprintf>
 800124c:	f8c7 00b4 	str.w	r0, [r7, #180]	; 0xb4
        HAL_UART_Transmit(&DBG_UART, (uint8_t*)dbg, len, HAL_MAX_DELAY);
 8001250:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8001254:	b29a      	uxth	r2, r3
 8001256:	f107 011c 	add.w	r1, r7, #28
 800125a:	f04f 33ff 	mov.w	r3, #4294967295
 800125e:	4827      	ldr	r0, [pc, #156]	; (80012fc <carddb_append_log+0x25c>)
 8001260:	f005 ff4c 	bl	80070fc <HAL_UART_Transmit>
    }

    carddb_status_t st = flash_write_log(g_next_addr, &rec);
 8001264:	4b23      	ldr	r3, [pc, #140]	; (80012f4 <carddb_append_log+0x254>)
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	f107 029c 	add.w	r2, r7, #156	; 0x9c
 800126c:	4611      	mov	r1, r2
 800126e:	4618      	mov	r0, r3
 8001270:	f7ff fa42 	bl	80006f8 <flash_write_log>
 8001274:	4603      	mov	r3, r0
 8001276:	f887 30b3 	strb.w	r3, [r7, #179]	; 0xb3
    if (st == CARDDB_OK) {
 800127a:	f897 30b3 	ldrb.w	r3, [r7, #179]	; 0xb3
 800127e:	2b00      	cmp	r3, #0
 8001280:	d119      	bne.n	80012b6 <carddb_append_log+0x216>
        g_next_addr += CARD_LOG_SIZE;
 8001282:	4b1c      	ldr	r3, [pc, #112]	; (80012f4 <carddb_append_log+0x254>)
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	330c      	adds	r3, #12
 8001288:	4a1a      	ldr	r2, [pc, #104]	; (80012f4 <carddb_append_log+0x254>)
 800128a:	6013      	str	r3, [r2, #0]

        char dbg2[64];
        int len2 = snprintf(dbg2, sizeof(dbg2),
 800128c:	4b19      	ldr	r3, [pc, #100]	; (80012f4 <carddb_append_log+0x254>)
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	f107 001c 	add.w	r0, r7, #28
 8001294:	4a1e      	ldr	r2, [pc, #120]	; (8001310 <carddb_append_log+0x270>)
 8001296:	2140      	movs	r1, #64	; 0x40
 8001298:	f009 fc08 	bl	800aaac <sniprintf>
 800129c:	f8c7 00a8 	str.w	r0, [r7, #168]	; 0xa8
                            "APPEND_LOG OK, next_addr=0x%08lX\r\n",
                            (unsigned long)g_next_addr);
        HAL_UART_Transmit(&DBG_UART, (uint8_t*)dbg2, len2, HAL_MAX_DELAY);
 80012a0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80012a4:	b29a      	uxth	r2, r3
 80012a6:	f107 011c 	add.w	r1, r7, #28
 80012aa:	f04f 33ff 	mov.w	r3, #4294967295
 80012ae:	4813      	ldr	r0, [pc, #76]	; (80012fc <carddb_append_log+0x25c>)
 80012b0:	f005 ff24 	bl	80070fc <HAL_UART_Transmit>
 80012b4:	e013      	b.n	80012de <carddb_append_log+0x23e>
    } else {
        char dbg2[64];
        int len2 = snprintf(dbg2, sizeof(dbg2),
 80012b6:	f897 30b3 	ldrb.w	r3, [r7, #179]	; 0xb3
 80012ba:	f107 001c 	add.w	r0, r7, #28
 80012be:	4a15      	ldr	r2, [pc, #84]	; (8001314 <carddb_append_log+0x274>)
 80012c0:	2140      	movs	r1, #64	; 0x40
 80012c2:	f009 fbf3 	bl	800aaac <sniprintf>
 80012c6:	f8c7 00ac 	str.w	r0, [r7, #172]	; 0xac
                            "APPEND_LOG FAIL, st=%d\r\n", (int)st);
        HAL_UART_Transmit(&DBG_UART, (uint8_t*)dbg2, len2, HAL_MAX_DELAY);
 80012ca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80012ce:	b29a      	uxth	r2, r3
 80012d0:	f107 011c 	add.w	r1, r7, #28
 80012d4:	f04f 33ff 	mov.w	r3, #4294967295
 80012d8:	4808      	ldr	r0, [pc, #32]	; (80012fc <carddb_append_log+0x25c>)
 80012da:	f005 ff0f 	bl	80070fc <HAL_UART_Transmit>
    }

    return st;
 80012de:	f897 30b3 	ldrb.w	r3, [r7, #179]	; 0xb3
}
 80012e2:	4618      	mov	r0, r3
 80012e4:	37cc      	adds	r7, #204	; 0xcc
 80012e6:	46bd      	mov	sp, r7
 80012e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80012ea:	bf00      	nop
 80012ec:	200000bc 	.word	0x200000bc
 80012f0:	20000000 	.word	0x20000000
 80012f4:	200000c4 	.word	0x200000c4
 80012f8:	0800b840 	.word	0x0800b840
 80012fc:	20000334 	.word	0x20000334
 8001300:	0800b86c 	.word	0x0800b86c
 8001304:	0800b88c 	.word	0x0800b88c
 8001308:	200000c0 	.word	0x200000c0
 800130c:	0800b8b0 	.word	0x0800b8b0
 8001310:	0800b90c 	.word	0x0800b90c
 8001314:	0800b930 	.word	0x0800b930

08001318 <carddb_dump_flash>:

static void carddb_dump_flash(void)
{
 8001318:	b5f0      	push	{r4, r5, r6, r7, lr}
 800131a:	b0b7      	sub	sp, #220	; 0xdc
 800131c:	af0a      	add	r7, sp, #40	; 0x28
    char dbg[128];
    uint32_t addr = CARD_FLASH_ADDR;
 800131e:	4b43      	ldr	r3, [pc, #268]	; (800142c <carddb_dump_flash+0x114>)
 8001320:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    const uint32_t end_addr = CARD_FLASH_ADDR + 4 * CARD_LOG_SIZE; // Dump first 4 records for debug
 8001324:	4b42      	ldr	r3, [pc, #264]	; (8001430 <carddb_dump_flash+0x118>)
 8001326:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

    HAL_UART_Transmit(&DBG_UART,
 800132a:	f04f 33ff 	mov.w	r3, #4294967295
 800132e:	2212      	movs	r2, #18
 8001330:	4940      	ldr	r1, [pc, #256]	; (8001434 <carddb_dump_flash+0x11c>)
 8001332:	4841      	ldr	r0, [pc, #260]	; (8001438 <carddb_dump_flash+0x120>)
 8001334:	f005 fee2 	bl	80070fc <HAL_UART_Transmit>
                      (uint8_t*)"FLASH DUMP BEGIN\r\n",
                      strlen("FLASH DUMP BEGIN\r\n"),
                      HAL_MAX_DELAY);

    while (addr + CARD_LOG_SIZE <= end_addr)
 8001338:	e066      	b.n	8001408 <carddb_dump_flash+0xf0>
    {
        card_log_t rec;
        flash_read_log(addr, &rec);
 800133a:	f107 0310 	add.w	r3, r7, #16
 800133e:	4619      	mov	r1, r3
 8001340:	f8d7 00ac 	ldr.w	r0, [r7, #172]	; 0xac
 8001344:	f7ff f9c9 	bl	80006da <flash_read_log>

        // If the entire record is 0xFF, treat it as empty.
        if (flash_region_is_erased(addr, CARD_LOG_SIZE)) {
 8001348:	210c      	movs	r1, #12
 800134a:	f8d7 00ac 	ldr.w	r0, [r7, #172]	; 0xac
 800134e:	f7ff f9a4 	bl	800069a <flash_region_is_erased>
 8001352:	4603      	mov	r3, r0
 8001354:	2b00      	cmp	r3, #0
 8001356:	d014      	beq.n	8001382 <carddb_dump_flash+0x6a>
            int len = snprintf(dbg, sizeof(dbg),
 8001358:	f107 001c 	add.w	r0, r7, #28
 800135c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001360:	4a36      	ldr	r2, [pc, #216]	; (800143c <carddb_dump_flash+0x124>)
 8001362:	2180      	movs	r1, #128	; 0x80
 8001364:	f009 fba2 	bl	800aaac <sniprintf>
 8001368:	f8c7 009c 	str.w	r0, [r7, #156]	; 0x9c
                               "0x%08lX: ERASED\r\n",
                               (unsigned long)addr);
            HAL_UART_Transmit(&DBG_UART, (uint8_t*)dbg, len, HAL_MAX_DELAY);
 800136c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001370:	b29a      	uxth	r2, r3
 8001372:	f107 011c 	add.w	r1, r7, #28
 8001376:	f04f 33ff 	mov.w	r3, #4294967295
 800137a:	482f      	ldr	r0, [pc, #188]	; (8001438 <carddb_dump_flash+0x120>)
 800137c:	f005 febe 	bl	80070fc <HAL_UART_Transmit>
 8001380:	e03d      	b.n	80013fe <carddb_dump_flash+0xe6>
        } else {
            uint16_t crc_calc = card_log_crc(&rec);
 8001382:	f107 0310 	add.w	r3, r7, #16
 8001386:	4618      	mov	r0, r3
 8001388:	f7ff f97a 	bl	8000680 <card_log_crc>
 800138c:	4603      	mov	r3, r0
 800138e:	f8a7 30a6 	strh.w	r3, [r7, #166]	; 0xa6
            int len = snprintf(dbg, sizeof(dbg),
                               "0x%08lX: magic=0x%02X op=%u "
                               "uid=%02X %02X %02X %02X %02X "
                               "seq=%u crc=0x%04X calc=0x%04X\r\n",
                               (unsigned long)addr,
                               rec.magic,
 8001392:	7c3b      	ldrb	r3, [r7, #16]
            int len = snprintf(dbg, sizeof(dbg),
 8001394:	461a      	mov	r2, r3
                               (unsigned)rec.op,
 8001396:	7c7b      	ldrb	r3, [r7, #17]
            int len = snprintf(dbg, sizeof(dbg),
 8001398:	4619      	mov	r1, r3
                               rec.uid[0], rec.uid[1], rec.uid[2], rec.uid[3], rec.uid[4],
 800139a:	7cbb      	ldrb	r3, [r7, #18]
            int len = snprintf(dbg, sizeof(dbg),
 800139c:	461c      	mov	r4, r3
                               rec.uid[0], rec.uid[1], rec.uid[2], rec.uid[3], rec.uid[4],
 800139e:	7cfb      	ldrb	r3, [r7, #19]
            int len = snprintf(dbg, sizeof(dbg),
 80013a0:	461d      	mov	r5, r3
                               rec.uid[0], rec.uid[1], rec.uid[2], rec.uid[3], rec.uid[4],
 80013a2:	7d3b      	ldrb	r3, [r7, #20]
            int len = snprintf(dbg, sizeof(dbg),
 80013a4:	461e      	mov	r6, r3
                               rec.uid[0], rec.uid[1], rec.uid[2], rec.uid[3], rec.uid[4],
 80013a6:	7d7b      	ldrb	r3, [r7, #21]
            int len = snprintf(dbg, sizeof(dbg),
 80013a8:	60fb      	str	r3, [r7, #12]
                               rec.uid[0], rec.uid[1], rec.uid[2], rec.uid[3], rec.uid[4],
 80013aa:	7dbb      	ldrb	r3, [r7, #22]
            int len = snprintf(dbg, sizeof(dbg),
 80013ac:	60bb      	str	r3, [r7, #8]
                               (unsigned)rec.seq,
 80013ae:	8b3b      	ldrh	r3, [r7, #24]
            int len = snprintf(dbg, sizeof(dbg),
 80013b0:	607b      	str	r3, [r7, #4]
                               rec.crc,
 80013b2:	8b7b      	ldrh	r3, [r7, #26]
            int len = snprintf(dbg, sizeof(dbg),
 80013b4:	603b      	str	r3, [r7, #0]
 80013b6:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	; 0xa6
 80013ba:	f107 001c 	add.w	r0, r7, #28
 80013be:	9309      	str	r3, [sp, #36]	; 0x24
 80013c0:	683b      	ldr	r3, [r7, #0]
 80013c2:	9308      	str	r3, [sp, #32]
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	9307      	str	r3, [sp, #28]
 80013c8:	68bb      	ldr	r3, [r7, #8]
 80013ca:	9306      	str	r3, [sp, #24]
 80013cc:	68fb      	ldr	r3, [r7, #12]
 80013ce:	9305      	str	r3, [sp, #20]
 80013d0:	9604      	str	r6, [sp, #16]
 80013d2:	9503      	str	r5, [sp, #12]
 80013d4:	9402      	str	r4, [sp, #8]
 80013d6:	9101      	str	r1, [sp, #4]
 80013d8:	9200      	str	r2, [sp, #0]
 80013da:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80013de:	4a18      	ldr	r2, [pc, #96]	; (8001440 <carddb_dump_flash+0x128>)
 80013e0:	2180      	movs	r1, #128	; 0x80
 80013e2:	f009 fb63 	bl	800aaac <sniprintf>
 80013e6:	f8c7 00a0 	str.w	r0, [r7, #160]	; 0xa0
                               crc_calc);
            HAL_UART_Transmit(&DBG_UART, (uint8_t*)dbg, len, HAL_MAX_DELAY);
 80013ea:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80013ee:	b29a      	uxth	r2, r3
 80013f0:	f107 011c 	add.w	r1, r7, #28
 80013f4:	f04f 33ff 	mov.w	r3, #4294967295
 80013f8:	480f      	ldr	r0, [pc, #60]	; (8001438 <carddb_dump_flash+0x120>)
 80013fa:	f005 fe7f 	bl	80070fc <HAL_UART_Transmit>
        }

        addr += CARD_LOG_SIZE;
 80013fe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001402:	330c      	adds	r3, #12
 8001404:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    while (addr + CARD_LOG_SIZE <= end_addr)
 8001408:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800140c:	330c      	adds	r3, #12
 800140e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8001412:	429a      	cmp	r2, r3
 8001414:	d291      	bcs.n	800133a <carddb_dump_flash+0x22>
    }

    HAL_UART_Transmit(&DBG_UART,
 8001416:	f04f 33ff 	mov.w	r3, #4294967295
 800141a:	2210      	movs	r2, #16
 800141c:	4909      	ldr	r1, [pc, #36]	; (8001444 <carddb_dump_flash+0x12c>)
 800141e:	4806      	ldr	r0, [pc, #24]	; (8001438 <carddb_dump_flash+0x120>)
 8001420:	f005 fe6c 	bl	80070fc <HAL_UART_Transmit>
                      (uint8_t*)"FLASH DUMP END\r\n",
                      strlen("FLASH DUMP END\r\n"),
                      HAL_MAX_DELAY);
}
 8001424:	bf00      	nop
 8001426:	37b4      	adds	r7, #180	; 0xb4
 8001428:	46bd      	mov	sp, r7
 800142a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800142c:	080e0000 	.word	0x080e0000
 8001430:	080e0030 	.word	0x080e0030
 8001434:	0800b94c 	.word	0x0800b94c
 8001438:	20000334 	.word	0x20000334
 800143c:	0800b960 	.word	0x0800b960
 8001440:	0800b974 	.word	0x0800b974
 8001444:	0800b9d0 	.word	0x0800b9d0

08001448 <carddb_add>:

carddb_status_t carddb_add(const uint8_t uid[CARD_UID_SIZE])
{
 8001448:	b580      	push	{r7, lr}
 800144a:	b082      	sub	sp, #8
 800144c:	af00      	add	r7, sp, #0
 800144e:	6078      	str	r0, [r7, #4]
    // First update RAM whitelist.
    carddb_ram_add(uid);
 8001450:	6878      	ldr	r0, [r7, #4]
 8001452:	f7ff fa2b 	bl	80008ac <carddb_ram_add>

    // Then append an ADD log to Flash.
    return carddb_append_log(CARD_LOG_OP_ADD, uid);
 8001456:	6879      	ldr	r1, [r7, #4]
 8001458:	2001      	movs	r0, #1
 800145a:	f7ff fe21 	bl	80010a0 <carddb_append_log>
 800145e:	4603      	mov	r3, r0
}
 8001460:	4618      	mov	r0, r3
 8001462:	3708      	adds	r7, #8
 8001464:	46bd      	mov	sp, r7
 8001466:	bd80      	pop	{r7, pc}

08001468 <carddb_remove>:

carddb_status_t carddb_remove(const uint8_t uid[CARD_UID_SIZE])
{
 8001468:	b580      	push	{r7, lr}
 800146a:	b084      	sub	sp, #16
 800146c:	af00      	add	r7, sp, #0
 800146e:	6078      	str	r0, [r7, #4]
    int idx = carddb_find_in_ram(uid);
 8001470:	6878      	ldr	r0, [r7, #4]
 8001472:	f7ff f9eb 	bl	800084c <carddb_find_in_ram>
 8001476:	60f8      	str	r0, [r7, #12]
    if (idx < 0) {
 8001478:	68fb      	ldr	r3, [r7, #12]
 800147a:	2b00      	cmp	r3, #0
 800147c:	da01      	bge.n	8001482 <carddb_remove+0x1a>
        return CARDDB_ERR_NOT_FOUND;
 800147e:	2302      	movs	r3, #2
 8001480:	e00e      	b.n	80014a0 <carddb_remove+0x38>
    }

    // Update RAM state first.
    g_cards[idx].in_use = 0;
 8001482:	4909      	ldr	r1, [pc, #36]	; (80014a8 <carddb_remove+0x40>)
 8001484:	68fa      	ldr	r2, [r7, #12]
 8001486:	4613      	mov	r3, r2
 8001488:	005b      	lsls	r3, r3, #1
 800148a:	4413      	add	r3, r2
 800148c:	005b      	lsls	r3, r3, #1
 800148e:	440b      	add	r3, r1
 8001490:	3305      	adds	r3, #5
 8001492:	2200      	movs	r2, #0
 8001494:	701a      	strb	r2, [r3, #0]

    // Then append a DEL log.
    return carddb_append_log(CARD_LOG_OP_DEL, uid);
 8001496:	6879      	ldr	r1, [r7, #4]
 8001498:	2002      	movs	r0, #2
 800149a:	f7ff fe01 	bl	80010a0 <carddb_append_log>
 800149e:	4603      	mov	r3, r0
}
 80014a0:	4618      	mov	r0, r3
 80014a2:	3710      	adds	r7, #16
 80014a4:	46bd      	mov	sp, r7
 80014a6:	bd80      	pop	{r7, pc}
 80014a8:	200000c8 	.word	0x200000c8

080014ac <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	b082      	sub	sp, #8
 80014b0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80014b2:	2300      	movs	r3, #0
 80014b4:	607b      	str	r3, [r7, #4]
 80014b6:	4b0c      	ldr	r3, [pc, #48]	; (80014e8 <MX_DMA_Init+0x3c>)
 80014b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ba:	4a0b      	ldr	r2, [pc, #44]	; (80014e8 <MX_DMA_Init+0x3c>)
 80014bc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80014c0:	6313      	str	r3, [r2, #48]	; 0x30
 80014c2:	4b09      	ldr	r3, [pc, #36]	; (80014e8 <MX_DMA_Init+0x3c>)
 80014c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014c6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80014ca:	607b      	str	r3, [r7, #4]
 80014cc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 80014ce:	2200      	movs	r2, #0
 80014d0:	2105      	movs	r1, #5
 80014d2:	2010      	movs	r0, #16
 80014d4:	f002 fd98 	bl	8004008 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 80014d8:	2010      	movs	r0, #16
 80014da:	f002 fdb1 	bl	8004040 <HAL_NVIC_EnableIRQ>

}
 80014de:	bf00      	nop
 80014e0:	3708      	adds	r7, #8
 80014e2:	46bd      	mov	sp, r7
 80014e4:	bd80      	pop	{r7, pc}
 80014e6:	bf00      	nop
 80014e8:	40023800 	.word	0x40023800

080014ec <MX_GPIO_Init>:
     PA12   ------> USB_OTG_FS_DP
     PC10   ------> I2S3_CK
     PC12   ------> I2S3_SD
*/
void MX_GPIO_Init(void)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b08c      	sub	sp, #48	; 0x30
 80014f0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014f2:	f107 031c 	add.w	r3, r7, #28
 80014f6:	2200      	movs	r2, #0
 80014f8:	601a      	str	r2, [r3, #0]
 80014fa:	605a      	str	r2, [r3, #4]
 80014fc:	609a      	str	r2, [r3, #8]
 80014fe:	60da      	str	r2, [r3, #12]
 8001500:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001502:	2300      	movs	r3, #0
 8001504:	61bb      	str	r3, [r7, #24]
 8001506:	4b9b      	ldr	r3, [pc, #620]	; (8001774 <MX_GPIO_Init+0x288>)
 8001508:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800150a:	4a9a      	ldr	r2, [pc, #616]	; (8001774 <MX_GPIO_Init+0x288>)
 800150c:	f043 0310 	orr.w	r3, r3, #16
 8001510:	6313      	str	r3, [r2, #48]	; 0x30
 8001512:	4b98      	ldr	r3, [pc, #608]	; (8001774 <MX_GPIO_Init+0x288>)
 8001514:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001516:	f003 0310 	and.w	r3, r3, #16
 800151a:	61bb      	str	r3, [r7, #24]
 800151c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800151e:	2300      	movs	r3, #0
 8001520:	617b      	str	r3, [r7, #20]
 8001522:	4b94      	ldr	r3, [pc, #592]	; (8001774 <MX_GPIO_Init+0x288>)
 8001524:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001526:	4a93      	ldr	r2, [pc, #588]	; (8001774 <MX_GPIO_Init+0x288>)
 8001528:	f043 0304 	orr.w	r3, r3, #4
 800152c:	6313      	str	r3, [r2, #48]	; 0x30
 800152e:	4b91      	ldr	r3, [pc, #580]	; (8001774 <MX_GPIO_Init+0x288>)
 8001530:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001532:	f003 0304 	and.w	r3, r3, #4
 8001536:	617b      	str	r3, [r7, #20]
 8001538:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800153a:	2300      	movs	r3, #0
 800153c:	613b      	str	r3, [r7, #16]
 800153e:	4b8d      	ldr	r3, [pc, #564]	; (8001774 <MX_GPIO_Init+0x288>)
 8001540:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001542:	4a8c      	ldr	r2, [pc, #560]	; (8001774 <MX_GPIO_Init+0x288>)
 8001544:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001548:	6313      	str	r3, [r2, #48]	; 0x30
 800154a:	4b8a      	ldr	r3, [pc, #552]	; (8001774 <MX_GPIO_Init+0x288>)
 800154c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800154e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001552:	613b      	str	r3, [r7, #16]
 8001554:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001556:	2300      	movs	r3, #0
 8001558:	60fb      	str	r3, [r7, #12]
 800155a:	4b86      	ldr	r3, [pc, #536]	; (8001774 <MX_GPIO_Init+0x288>)
 800155c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800155e:	4a85      	ldr	r2, [pc, #532]	; (8001774 <MX_GPIO_Init+0x288>)
 8001560:	f043 0301 	orr.w	r3, r3, #1
 8001564:	6313      	str	r3, [r2, #48]	; 0x30
 8001566:	4b83      	ldr	r3, [pc, #524]	; (8001774 <MX_GPIO_Init+0x288>)
 8001568:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800156a:	f003 0301 	and.w	r3, r3, #1
 800156e:	60fb      	str	r3, [r7, #12]
 8001570:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001572:	2300      	movs	r3, #0
 8001574:	60bb      	str	r3, [r7, #8]
 8001576:	4b7f      	ldr	r3, [pc, #508]	; (8001774 <MX_GPIO_Init+0x288>)
 8001578:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800157a:	4a7e      	ldr	r2, [pc, #504]	; (8001774 <MX_GPIO_Init+0x288>)
 800157c:	f043 0302 	orr.w	r3, r3, #2
 8001580:	6313      	str	r3, [r2, #48]	; 0x30
 8001582:	4b7c      	ldr	r3, [pc, #496]	; (8001774 <MX_GPIO_Init+0x288>)
 8001584:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001586:	f003 0302 	and.w	r3, r3, #2
 800158a:	60bb      	str	r3, [r7, #8]
 800158c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800158e:	2300      	movs	r3, #0
 8001590:	607b      	str	r3, [r7, #4]
 8001592:	4b78      	ldr	r3, [pc, #480]	; (8001774 <MX_GPIO_Init+0x288>)
 8001594:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001596:	4a77      	ldr	r2, [pc, #476]	; (8001774 <MX_GPIO_Init+0x288>)
 8001598:	f043 0308 	orr.w	r3, r3, #8
 800159c:	6313      	str	r3, [r2, #48]	; 0x30
 800159e:	4b75      	ldr	r3, [pc, #468]	; (8001774 <MX_GPIO_Init+0x288>)
 80015a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015a2:	f003 0308 	and.w	r3, r3, #8
 80015a6:	607b      	str	r3, [r7, #4]
 80015a8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2|CS_I2C_SPI_Pin|GPIO_PIN_11|GPIO_PIN_12
 80015aa:	2200      	movs	r2, #0
 80015ac:	f647 010c 	movw	r1, #30732	; 0x780c
 80015b0:	4871      	ldr	r0, [pc, #452]	; (8001778 <MX_GPIO_Init+0x28c>)
 80015b2:	f003 fde9 	bl	8005188 <HAL_GPIO_WritePin>
                          |GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 80015b6:	2201      	movs	r2, #1
 80015b8:	2101      	movs	r1, #1
 80015ba:	4870      	ldr	r0, [pc, #448]	; (800177c <MX_GPIO_Init+0x290>)
 80015bc:	f003 fde4 	bl	8005188 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_8, GPIO_PIN_SET);
 80015c0:	2201      	movs	r2, #1
 80015c2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80015c6:	486e      	ldr	r0, [pc, #440]	; (8001780 <MX_GPIO_Init+0x294>)
 80015c8:	f003 fdde 	bl	8005188 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80015cc:	2200      	movs	r2, #0
 80015ce:	f24f 0110 	movw	r1, #61456	; 0xf010
 80015d2:	486b      	ldr	r0, [pc, #428]	; (8001780 <MX_GPIO_Init+0x294>)
 80015d4:	f003 fdd8 	bl	8005188 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 80015d8:	2201      	movs	r2, #1
 80015da:	f44f 7180 	mov.w	r1, #256	; 0x100
 80015de:	4869      	ldr	r0, [pc, #420]	; (8001784 <MX_GPIO_Init+0x298>)
 80015e0:	f003 fdd2 	bl	8005188 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PEPin PE11 PE12
                           PE13 PE14 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|CS_I2C_SPI_Pin|GPIO_PIN_11|GPIO_PIN_12
 80015e4:	f647 030c 	movw	r3, #30732	; 0x780c
 80015e8:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_13|GPIO_PIN_14;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015ea:	2301      	movs	r3, #1
 80015ec:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ee:	2300      	movs	r3, #0
 80015f0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015f2:	2300      	movs	r3, #0
 80015f4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80015f6:	f107 031c 	add.w	r3, r7, #28
 80015fa:	4619      	mov	r1, r3
 80015fc:	485e      	ldr	r0, [pc, #376]	; (8001778 <MX_GPIO_Init+0x28c>)
 80015fe:	f003 fc0f 	bl	8004e20 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8001602:	2301      	movs	r3, #1
 8001604:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001606:	2301      	movs	r3, #1
 8001608:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800160a:	2300      	movs	r3, #0
 800160c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800160e:	2300      	movs	r3, #0
 8001610:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001612:	f107 031c 	add.w	r3, r7, #28
 8001616:	4619      	mov	r1, r3
 8001618:	4858      	ldr	r0, [pc, #352]	; (800177c <MX_GPIO_Init+0x290>)
 800161a:	f003 fc01 	bl	8004e20 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 800161e:	2308      	movs	r3, #8
 8001620:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001622:	2302      	movs	r3, #2
 8001624:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001626:	2300      	movs	r3, #0
 8001628:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800162a:	2300      	movs	r3, #0
 800162c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800162e:	2305      	movs	r3, #5
 8001630:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8001632:	f107 031c 	add.w	r3, r7, #28
 8001636:	4619      	mov	r1, r3
 8001638:	4850      	ldr	r0, [pc, #320]	; (800177c <MX_GPIO_Init+0x290>)
 800163a:	f003 fbf1 	bl	8004e20 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 800163e:	2301      	movs	r3, #1
 8001640:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001642:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001646:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001648:	2300      	movs	r3, #0
 800164a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800164c:	f107 031c 	add.w	r3, r7, #28
 8001650:	4619      	mov	r1, r3
 8001652:	484c      	ldr	r0, [pc, #304]	; (8001784 <MX_GPIO_Init+0x298>)
 8001654:	f003 fbe4 	bl	8004e20 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8001658:	2310      	movs	r3, #16
 800165a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800165c:	2302      	movs	r3, #2
 800165e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001660:	2300      	movs	r3, #0
 8001662:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001664:	2300      	movs	r3, #0
 8001666:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001668:	2306      	movs	r3, #6
 800166a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 800166c:	f107 031c 	add.w	r3, r7, #28
 8001670:	4619      	mov	r1, r3
 8001672:	4844      	ldr	r0, [pc, #272]	; (8001784 <MX_GPIO_Init+0x298>)
 8001674:	f003 fbd4 	bl	8004e20 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8001678:	2304      	movs	r3, #4
 800167a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800167c:	2300      	movs	r3, #0
 800167e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001680:	2300      	movs	r3, #0
 8001682:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8001684:	f107 031c 	add.w	r3, r7, #28
 8001688:	4619      	mov	r1, r3
 800168a:	483f      	ldr	r0, [pc, #252]	; (8001788 <MX_GPIO_Init+0x29c>)
 800168c:	f003 fbc8 	bl	8004e20 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE7 PE8 PE9 PE10 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8001690:	f44f 63f0 	mov.w	r3, #1920	; 0x780
 8001694:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001696:	2300      	movs	r3, #0
 8001698:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800169a:	2301      	movs	r3, #1
 800169c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800169e:	f107 031c 	add.w	r3, r7, #28
 80016a2:	4619      	mov	r1, r3
 80016a4:	4834      	ldr	r0, [pc, #208]	; (8001778 <MX_GPIO_Init+0x28c>)
 80016a6:	f003 fbbb 	bl	8004e20 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PDPin PDPin PDPin
                           PDPin PDPin */
  GPIO_InitStruct.Pin = GPIO_PIN_8|LD4_Pin|LD3_Pin|LD5_Pin
 80016aa:	f24f 1310 	movw	r3, #61712	; 0xf110
 80016ae:	61fb      	str	r3, [r7, #28]
                          |LD6_Pin|Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016b0:	2301      	movs	r3, #1
 80016b2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016b4:	2300      	movs	r3, #0
 80016b6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016b8:	2300      	movs	r3, #0
 80016ba:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80016bc:	f107 031c 	add.w	r3, r7, #28
 80016c0:	4619      	mov	r1, r3
 80016c2:	482f      	ldr	r0, [pc, #188]	; (8001780 <MX_GPIO_Init+0x294>)
 80016c4:	f003 fbac 	bl	8004e20 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 80016c8:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 80016cc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016ce:	2302      	movs	r3, #2
 80016d0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016d2:	2300      	movs	r3, #0
 80016d4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016d6:	2300      	movs	r3, #0
 80016d8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80016da:	2306      	movs	r3, #6
 80016dc:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016de:	f107 031c 	add.w	r3, r7, #28
 80016e2:	4619      	mov	r1, r3
 80016e4:	4825      	ldr	r0, [pc, #148]	; (800177c <MX_GPIO_Init+0x290>)
 80016e6:	f003 fb9b 	bl	8004e20 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 80016ea:	f44f 7380 	mov.w	r3, #256	; 0x100
 80016ee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016f0:	2301      	movs	r3, #1
 80016f2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016f4:	2300      	movs	r3, #0
 80016f6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016f8:	2300      	movs	r3, #0
 80016fa:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016fc:	f107 031c 	add.w	r3, r7, #28
 8001700:	4619      	mov	r1, r3
 8001702:	4820      	ldr	r0, [pc, #128]	; (8001784 <MX_GPIO_Init+0x298>)
 8001704:	f003 fb8c 	bl	8004e20 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8001708:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800170c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800170e:	2302      	movs	r3, #2
 8001710:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001712:	2300      	movs	r3, #0
 8001714:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001716:	2300      	movs	r3, #0
 8001718:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800171a:	230a      	movs	r3, #10
 800171c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800171e:	f107 031c 	add.w	r3, r7, #28
 8001722:	4619      	mov	r1, r3
 8001724:	4817      	ldr	r0, [pc, #92]	; (8001784 <MX_GPIO_Init+0x298>)
 8001726:	f003 fb7b 	bl	8004e20 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 800172a:	2320      	movs	r3, #32
 800172c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800172e:	2300      	movs	r3, #0
 8001730:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001732:	2300      	movs	r3, #0
 8001734:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001736:	f107 031c 	add.w	r3, r7, #28
 800173a:	4619      	mov	r1, r3
 800173c:	4810      	ldr	r0, [pc, #64]	; (8001780 <MX_GPIO_Init+0x294>)
 800173e:	f003 fb6f 	bl	8004e20 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8001742:	2302      	movs	r3, #2
 8001744:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001746:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 800174a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800174c:	2300      	movs	r3, #0
 800174e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8001750:	f107 031c 	add.w	r3, r7, #28
 8001754:	4619      	mov	r1, r3
 8001756:	4808      	ldr	r0, [pc, #32]	; (8001778 <MX_GPIO_Init+0x28c>)
 8001758:	f003 fb62 	bl	8004e20 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 800175c:	2200      	movs	r2, #0
 800175e:	2100      	movs	r1, #0
 8001760:	2006      	movs	r0, #6
 8001762:	f002 fc51 	bl	8004008 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001766:	2006      	movs	r0, #6
 8001768:	f002 fc6a 	bl	8004040 <HAL_NVIC_EnableIRQ>

}
 800176c:	bf00      	nop
 800176e:	3730      	adds	r7, #48	; 0x30
 8001770:	46bd      	mov	sp, r7
 8001772:	bd80      	pop	{r7, pc}
 8001774:	40023800 	.word	0x40023800
 8001778:	40021000 	.word	0x40021000
 800177c:	40020800 	.word	0x40020800
 8001780:	40020c00 	.word	0x40020c00
 8001784:	40020000 	.word	0x40020000
 8001788:	40020400 	.word	0x40020400

0800178c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001790:	4b12      	ldr	r3, [pc, #72]	; (80017dc <MX_I2C1_Init+0x50>)
 8001792:	4a13      	ldr	r2, [pc, #76]	; (80017e0 <MX_I2C1_Init+0x54>)
 8001794:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001796:	4b11      	ldr	r3, [pc, #68]	; (80017dc <MX_I2C1_Init+0x50>)
 8001798:	4a12      	ldr	r2, [pc, #72]	; (80017e4 <MX_I2C1_Init+0x58>)
 800179a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800179c:	4b0f      	ldr	r3, [pc, #60]	; (80017dc <MX_I2C1_Init+0x50>)
 800179e:	2200      	movs	r2, #0
 80017a0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80017a2:	4b0e      	ldr	r3, [pc, #56]	; (80017dc <MX_I2C1_Init+0x50>)
 80017a4:	2200      	movs	r2, #0
 80017a6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80017a8:	4b0c      	ldr	r3, [pc, #48]	; (80017dc <MX_I2C1_Init+0x50>)
 80017aa:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80017ae:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80017b0:	4b0a      	ldr	r3, [pc, #40]	; (80017dc <MX_I2C1_Init+0x50>)
 80017b2:	2200      	movs	r2, #0
 80017b4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80017b6:	4b09      	ldr	r3, [pc, #36]	; (80017dc <MX_I2C1_Init+0x50>)
 80017b8:	2200      	movs	r2, #0
 80017ba:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80017bc:	4b07      	ldr	r3, [pc, #28]	; (80017dc <MX_I2C1_Init+0x50>)
 80017be:	2200      	movs	r2, #0
 80017c0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80017c2:	4b06      	ldr	r3, [pc, #24]	; (80017dc <MX_I2C1_Init+0x50>)
 80017c4:	2200      	movs	r2, #0
 80017c6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80017c8:	4804      	ldr	r0, [pc, #16]	; (80017dc <MX_I2C1_Init+0x50>)
 80017ca:	f003 fd35 	bl	8005238 <HAL_I2C_Init>
 80017ce:	4603      	mov	r3, r0
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d001      	beq.n	80017d8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80017d4:	f001 fb0c 	bl	8002df0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80017d8:	bf00      	nop
 80017da:	bd80      	pop	{r7, pc}
 80017dc:	20000188 	.word	0x20000188
 80017e0:	40005400 	.word	0x40005400
 80017e4:	000186a0 	.word	0x000186a0

080017e8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b08a      	sub	sp, #40	; 0x28
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017f0:	f107 0314 	add.w	r3, r7, #20
 80017f4:	2200      	movs	r2, #0
 80017f6:	601a      	str	r2, [r3, #0]
 80017f8:	605a      	str	r2, [r3, #4]
 80017fa:	609a      	str	r2, [r3, #8]
 80017fc:	60da      	str	r2, [r3, #12]
 80017fe:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	4a19      	ldr	r2, [pc, #100]	; (800186c <HAL_I2C_MspInit+0x84>)
 8001806:	4293      	cmp	r3, r2
 8001808:	d12b      	bne.n	8001862 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800180a:	2300      	movs	r3, #0
 800180c:	613b      	str	r3, [r7, #16]
 800180e:	4b18      	ldr	r3, [pc, #96]	; (8001870 <HAL_I2C_MspInit+0x88>)
 8001810:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001812:	4a17      	ldr	r2, [pc, #92]	; (8001870 <HAL_I2C_MspInit+0x88>)
 8001814:	f043 0302 	orr.w	r3, r3, #2
 8001818:	6313      	str	r3, [r2, #48]	; 0x30
 800181a:	4b15      	ldr	r3, [pc, #84]	; (8001870 <HAL_I2C_MspInit+0x88>)
 800181c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800181e:	f003 0302 	and.w	r3, r3, #2
 8001822:	613b      	str	r3, [r7, #16]
 8001824:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001826:	23c0      	movs	r3, #192	; 0xc0
 8001828:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800182a:	2312      	movs	r3, #18
 800182c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800182e:	2300      	movs	r3, #0
 8001830:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001832:	2303      	movs	r3, #3
 8001834:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001836:	2304      	movs	r3, #4
 8001838:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800183a:	f107 0314 	add.w	r3, r7, #20
 800183e:	4619      	mov	r1, r3
 8001840:	480c      	ldr	r0, [pc, #48]	; (8001874 <HAL_I2C_MspInit+0x8c>)
 8001842:	f003 faed 	bl	8004e20 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001846:	2300      	movs	r3, #0
 8001848:	60fb      	str	r3, [r7, #12]
 800184a:	4b09      	ldr	r3, [pc, #36]	; (8001870 <HAL_I2C_MspInit+0x88>)
 800184c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800184e:	4a08      	ldr	r2, [pc, #32]	; (8001870 <HAL_I2C_MspInit+0x88>)
 8001850:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001854:	6413      	str	r3, [r2, #64]	; 0x40
 8001856:	4b06      	ldr	r3, [pc, #24]	; (8001870 <HAL_I2C_MspInit+0x88>)
 8001858:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800185a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800185e:	60fb      	str	r3, [r7, #12]
 8001860:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001862:	bf00      	nop
 8001864:	3728      	adds	r7, #40	; 0x28
 8001866:	46bd      	mov	sp, r7
 8001868:	bd80      	pop	{r7, pc}
 800186a:	bf00      	nop
 800186c:	40005400 	.word	0x40005400
 8001870:	40023800 	.word	0x40023800
 8001874:	40020400 	.word	0x40020400

08001878 <debug_print_carddb_codes.0>:
HAL_UART_Transmit(&huart3, (uint8_t*)buf, len, HAL_MAX_DELAY);

carddb_init();

void debug_print_carddb_codes(void)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	b092      	sub	sp, #72	; 0x48
 800187c:	af00      	add	r7, sp, #0
 800187e:	f8c7 c004 	str.w	ip, [r7, #4]
    char dbg[64];

    sprintf(dbg, "CARDDB_OK=%d\r\n", (int)CARDDB_OK);
 8001882:	f107 0308 	add.w	r3, r7, #8
 8001886:	2200      	movs	r2, #0
 8001888:	492a      	ldr	r1, [pc, #168]	; (8001934 <debug_print_carddb_codes.0+0xbc>)
 800188a:	4618      	mov	r0, r3
 800188c:	f009 f942 	bl	800ab14 <siprintf>
    HAL_UART_Transmit(&DBG_UART, (uint8_t*)dbg, strlen(dbg), HAL_MAX_DELAY);
 8001890:	f107 0308 	add.w	r3, r7, #8
 8001894:	4618      	mov	r0, r3
 8001896:	f7fe fc9b 	bl	80001d0 <strlen>
 800189a:	4603      	mov	r3, r0
 800189c:	b29a      	uxth	r2, r3
 800189e:	f107 0108 	add.w	r1, r7, #8
 80018a2:	f04f 33ff 	mov.w	r3, #4294967295
 80018a6:	4824      	ldr	r0, [pc, #144]	; (8001938 <debug_print_carddb_codes.0+0xc0>)
 80018a8:	f005 fc28 	bl	80070fc <HAL_UART_Transmit>

    sprintf(dbg, "CARDDB_ERR_FULL=%d\r\n", (int)CARDDB_ERR_FULL);
 80018ac:	f107 0308 	add.w	r3, r7, #8
 80018b0:	2201      	movs	r2, #1
 80018b2:	4922      	ldr	r1, [pc, #136]	; (800193c <debug_print_carddb_codes.0+0xc4>)
 80018b4:	4618      	mov	r0, r3
 80018b6:	f009 f92d 	bl	800ab14 <siprintf>
    HAL_UART_Transmit(&DBG_UART, (uint8_t*)dbg, strlen(dbg), HAL_MAX_DELAY);
 80018ba:	f107 0308 	add.w	r3, r7, #8
 80018be:	4618      	mov	r0, r3
 80018c0:	f7fe fc86 	bl	80001d0 <strlen>
 80018c4:	4603      	mov	r3, r0
 80018c6:	b29a      	uxth	r2, r3
 80018c8:	f107 0108 	add.w	r1, r7, #8
 80018cc:	f04f 33ff 	mov.w	r3, #4294967295
 80018d0:	4819      	ldr	r0, [pc, #100]	; (8001938 <debug_print_carddb_codes.0+0xc0>)
 80018d2:	f005 fc13 	bl	80070fc <HAL_UART_Transmit>

    sprintf(dbg, "CARDDB_ERR_FLASH=%d\r\n", (int)CARDDB_ERR_FLASH);
 80018d6:	f107 0308 	add.w	r3, r7, #8
 80018da:	2203      	movs	r2, #3
 80018dc:	4918      	ldr	r1, [pc, #96]	; (8001940 <debug_print_carddb_codes.0+0xc8>)
 80018de:	4618      	mov	r0, r3
 80018e0:	f009 f918 	bl	800ab14 <siprintf>
    HAL_UART_Transmit(&DBG_UART, (uint8_t*)dbg, strlen(dbg), HAL_MAX_DELAY);
 80018e4:	f107 0308 	add.w	r3, r7, #8
 80018e8:	4618      	mov	r0, r3
 80018ea:	f7fe fc71 	bl	80001d0 <strlen>
 80018ee:	4603      	mov	r3, r0
 80018f0:	b29a      	uxth	r2, r3
 80018f2:	f107 0108 	add.w	r1, r7, #8
 80018f6:	f04f 33ff 	mov.w	r3, #4294967295
 80018fa:	480f      	ldr	r0, [pc, #60]	; (8001938 <debug_print_carddb_codes.0+0xc0>)
 80018fc:	f005 fbfe 	bl	80070fc <HAL_UART_Transmit>

    sprintf(dbg, "CARDDB_ERR_NOT_FOUND=%d\r\n", (int)CARDDB_ERR_NOT_FOUND);
 8001900:	f107 0308 	add.w	r3, r7, #8
 8001904:	2202      	movs	r2, #2
 8001906:	490f      	ldr	r1, [pc, #60]	; (8001944 <debug_print_carddb_codes.0+0xcc>)
 8001908:	4618      	mov	r0, r3
 800190a:	f009 f903 	bl	800ab14 <siprintf>
    HAL_UART_Transmit(&DBG_UART, (uint8_t*)dbg, strlen(dbg), HAL_MAX_DELAY);
 800190e:	f107 0308 	add.w	r3, r7, #8
 8001912:	4618      	mov	r0, r3
 8001914:	f7fe fc5c 	bl	80001d0 <strlen>
 8001918:	4603      	mov	r3, r0
 800191a:	b29a      	uxth	r2, r3
 800191c:	f107 0108 	add.w	r1, r7, #8
 8001920:	f04f 33ff 	mov.w	r3, #4294967295
 8001924:	4804      	ldr	r0, [pc, #16]	; (8001938 <debug_print_carddb_codes.0+0xc0>)
 8001926:	f005 fbe9 	bl	80070fc <HAL_UART_Transmit>
}
 800192a:	bf00      	nop
 800192c:	3748      	adds	r7, #72	; 0x48
 800192e:	46bd      	mov	sp, r7
 8001930:	bd80      	pop	{r7, pc}
 8001932:	bf00      	nop
 8001934:	0800b9e4 	.word	0x0800b9e4
 8001938:	20000334 	.word	0x20000334
 800193c:	0800b9f4 	.word	0x0800b9f4
 8001940:	0800ba0c 	.word	0x0800ba0c
 8001944:	0800ba24 	.word	0x0800ba24

08001948 <main>:
{
 8001948:	b580      	push	{r7, lr}
 800194a:	b0ce      	sub	sp, #312	; 0x138
 800194c:	af02      	add	r7, sp, #8
int main(void)
 800194e:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8001952:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
HAL_Init();
 8001956:	f002 fa39 	bl	8003dcc <HAL_Init>
SystemClock_Config();
 800195a:	f000 f931 	bl	8001bc0 <SystemClock_Config>
MX_GPIO_Init();
 800195e:	f7ff fdc5 	bl	80014ec <MX_GPIO_Init>
MX_DMA_Init();
 8001962:	f7ff fda3 	bl	80014ac <MX_DMA_Init>
MX_I2C1_Init();
 8001966:	f7ff ff11 	bl	800178c <MX_I2C1_Init>
MX_SPI1_Init();
 800196a:	f001 fc71 	bl	8003250 <MX_SPI1_Init>
MX_USART1_UART_Init();
 800196e:	f001 fe15 	bl	800359c <MX_USART1_UART_Init>
MX_USART2_UART_Init();
 8001972:	f001 fe3d 	bl	80035f0 <MX_USART2_UART_Init>
MX_USART3_UART_Init();
 8001976:	f001 fe65 	bl	8003644 <MX_USART3_UART_Init>
const char *bootMsg = "System boot\r\n";
 800197a:	4b7a      	ldr	r3, [pc, #488]	; (8001b64 <main+0x21c>)
 800197c:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
HAL_UART_Transmit(&huart3, (uint8_t*)bootMsg, strlen(bootMsg), HAL_MAX_DELAY);
 8001980:	f8d7 0128 	ldr.w	r0, [r7, #296]	; 0x128
 8001984:	f7fe fc24 	bl	80001d0 <strlen>
 8001988:	4603      	mov	r3, r0
 800198a:	b29a      	uxth	r2, r3
 800198c:	f04f 33ff 	mov.w	r3, #4294967295
 8001990:	f8d7 1128 	ldr.w	r1, [r7, #296]	; 0x128
 8001994:	4874      	ldr	r0, [pc, #464]	; (8001b68 <main+0x220>)
 8001996:	f005 fbb1 	bl	80070fc <HAL_UART_Transmit>
MFRC522_Init();
 800199a:	f001 faef 	bl	8002f7c <MFRC522_Init>
uint8_t ver = Read_MFRC522(VersionReg);
 800199e:	2037      	movs	r0, #55	; 0x37
 80019a0:	f001 fa6a 	bl	8002e78 <Read_MFRC522>
 80019a4:	4603      	mov	r3, r0
 80019a6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
uint8_t txc = Read_MFRC522(TxControlReg);
 80019aa:	2014      	movs	r0, #20
 80019ac:	f001 fa64 	bl	8002e78 <Read_MFRC522>
 80019b0:	4603      	mov	r3, r0
 80019b2:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
int len = sprintf(buf,
 80019b6:	f897 2127 	ldrb.w	r2, [r7, #295]	; 0x127
 80019ba:	f897 3126 	ldrb.w	r3, [r7, #294]	; 0x126
 80019be:	f107 00cc 	add.w	r0, r7, #204	; 0xcc
 80019c2:	496a      	ldr	r1, [pc, #424]	; (8001b6c <main+0x224>)
 80019c4:	f009 f8a6 	bl	800ab14 <siprintf>
 80019c8:	f8c7 0120 	str.w	r0, [r7, #288]	; 0x120
HAL_UART_Transmit(&huart3, (uint8_t*)buf, len, HAL_MAX_DELAY);
 80019cc:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80019d0:	b29a      	uxth	r2, r3
 80019d2:	f107 01cc 	add.w	r1, r7, #204	; 0xcc
 80019d6:	f04f 33ff 	mov.w	r3, #4294967295
 80019da:	4863      	ldr	r0, [pc, #396]	; (8001b68 <main+0x220>)
 80019dc:	f005 fb8e 	bl	80070fc <HAL_UART_Transmit>
carddb_init();
 80019e0:	f7ff f922 	bl	8000c28 <carddb_init>
debug_print_carddb_codes();
 80019e4:	f507 7386 	add.w	r3, r7, #268	; 0x10c
 80019e8:	469c      	mov	ip, r3
 80019ea:	f7ff ff45 	bl	8001878 <debug_print_carddb_codes.0>
card_entry_t snapshot[CARD_DB_MAX_CARDS];
int card_cnt = carddb_get_all(snapshot, CARD_DB_MAX_CARDS);
 80019ee:	f107 030c 	add.w	r3, r7, #12
 80019f2:	2120      	movs	r1, #32
 80019f4:	4618      	mov	r0, r3
 80019f6:	f7ff f95b 	bl	8000cb0 <carddb_get_all>
 80019fa:	f8c7 011c 	str.w	r0, [r7, #284]	; 0x11c

if (card_cnt == 0)
 80019fe:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d129      	bne.n	8001a5a <main+0x112>
{
    uint8_t defaultUid[5] = { 0x43, 0x0D, 0xD1, 0x13, 0x8C };
 8001a06:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8001a0a:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8001a0e:	4a58      	ldr	r2, [pc, #352]	; (8001b70 <main+0x228>)
 8001a10:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001a14:	6018      	str	r0, [r3, #0]
 8001a16:	3304      	adds	r3, #4
 8001a18:	7019      	strb	r1, [r3, #0]
    carddb_status_t st = Nfc_AddCard(defaultUid);
 8001a1a:	1d3b      	adds	r3, r7, #4
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	f000 f939 	bl	8001c94 <Nfc_AddCard>
 8001a22:	4603      	mov	r3, r0
 8001a24:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

    const char *msg;
    if (st == CARDDB_OK)
 8001a28:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d103      	bne.n	8001a38 <main+0xf0>
        msg = "CardDB empty, add default card\r\n";
 8001a30:	4b50      	ldr	r3, [pc, #320]	; (8001b74 <main+0x22c>)
 8001a32:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 8001a36:	e002      	b.n	8001a3e <main+0xf6>
    else
        msg = "CardDB empty, add default card FAILED\r\n";
 8001a38:	4b4f      	ldr	r3, [pc, #316]	; (8001b78 <main+0x230>)
 8001a3a:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c

    HAL_UART_Transmit(&DBG_UART, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8001a3e:	f8d7 012c 	ldr.w	r0, [r7, #300]	; 0x12c
 8001a42:	f7fe fbc5 	bl	80001d0 <strlen>
 8001a46:	4603      	mov	r3, r0
 8001a48:	b29a      	uxth	r2, r3
 8001a4a:	f04f 33ff 	mov.w	r3, #4294967295
 8001a4e:	f8d7 112c 	ldr.w	r1, [r7, #300]	; 0x12c
 8001a52:	4845      	ldr	r0, [pc, #276]	; (8001b68 <main+0x220>)
 8001a54:	f005 fb52 	bl	80070fc <HAL_UART_Transmit>
 8001a58:	e00f      	b.n	8001a7a <main+0x132>
}
else
{
    const char *msg = "Whitelist loaded from CardDB\r\n";
 8001a5a:	4b48      	ldr	r3, [pc, #288]	; (8001b7c <main+0x234>)
 8001a5c:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
    HAL_UART_Transmit(&DBG_UART, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8001a60:	f8d7 0118 	ldr.w	r0, [r7, #280]	; 0x118
 8001a64:	f7fe fbb4 	bl	80001d0 <strlen>
 8001a68:	4603      	mov	r3, r0
 8001a6a:	b29a      	uxth	r2, r3
 8001a6c:	f04f 33ff 	mov.w	r3, #4294967295
 8001a70:	f8d7 1118 	ldr.w	r1, [r7, #280]	; 0x118
 8001a74:	483c      	ldr	r0, [pc, #240]	; (8001b68 <main+0x220>)
 8001a76:	f005 fb41 	bl	80070fc <HAL_UART_Transmit>
}

  xEventQueue = xQueueCreate(8,  sizeof(uint8_t));   
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	2101      	movs	r1, #1
 8001a7e:	2008      	movs	r0, #8
 8001a80:	f006 fe10 	bl	80086a4 <xQueueGenericCreate>
 8001a84:	4603      	mov	r3, r0
 8001a86:	4a3e      	ldr	r2, [pc, #248]	; (8001b80 <main+0x238>)
 8001a88:	6013      	str	r3, [r2, #0]
  xLcdQ   = xQueueCreate(4,  sizeof(LcdMsg_t)); 
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	2122      	movs	r1, #34	; 0x22
 8001a8e:	2004      	movs	r0, #4
 8001a90:	f006 fe08 	bl	80086a4 <xQueueGenericCreate>
 8001a94:	4603      	mov	r3, r0
 8001a96:	4a3b      	ldr	r2, [pc, #236]	; (8001b84 <main+0x23c>)
 8001a98:	6013      	str	r3, [r2, #0]
  xBtRxQ  = xQueueCreate(32, sizeof(uint8_t));   
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	2101      	movs	r1, #1
 8001a9e:	2020      	movs	r0, #32
 8001aa0:	f006 fe00 	bl	80086a4 <xQueueGenericCreate>
 8001aa4:	4603      	mov	r3, r0
 8001aa6:	4a38      	ldr	r2, [pc, #224]	; (8001b88 <main+0x240>)
 8001aa8:	6013      	str	r3, [r2, #0]

  if (xEventQueue == NULL || xLcdQ == NULL || xBtRxQ == NULL)
 8001aaa:	4b35      	ldr	r3, [pc, #212]	; (8001b80 <main+0x238>)
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d007      	beq.n	8001ac2 <main+0x17a>
 8001ab2:	4b34      	ldr	r3, [pc, #208]	; (8001b84 <main+0x23c>)
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d003      	beq.n	8001ac2 <main+0x17a>
 8001aba:	4b33      	ldr	r3, [pc, #204]	; (8001b88 <main+0x240>)
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d111      	bne.n	8001ae6 <main+0x19e>
  {
      const char *err = "Queue create failed!\r\n";
 8001ac2:	4b32      	ldr	r3, [pc, #200]	; (8001b8c <main+0x244>)
 8001ac4:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
      HAL_UART_Transmit(&huart3, (uint8_t*)err, strlen(err), HAL_MAX_DELAY);
 8001ac8:	f8d7 0110 	ldr.w	r0, [r7, #272]	; 0x110
 8001acc:	f7fe fb80 	bl	80001d0 <strlen>
 8001ad0:	4603      	mov	r3, r0
 8001ad2:	b29a      	uxth	r2, r3
 8001ad4:	f04f 33ff 	mov.w	r3, #4294967295
 8001ad8:	f8d7 1110 	ldr.w	r1, [r7, #272]	; 0x110
 8001adc:	4822      	ldr	r0, [pc, #136]	; (8001b68 <main+0x220>)
 8001ade:	f005 fb0d 	bl	80070fc <HAL_UART_Transmit>
      Error_Handler();
 8001ae2:	f001 f985 	bl	8002df0 <Error_Handler>
  }

  HAL_UART_Receive_DMA(&huart2, &gBtRxByte, 1);
 8001ae6:	2201      	movs	r2, #1
 8001ae8:	4929      	ldr	r1, [pc, #164]	; (8001b90 <main+0x248>)
 8001aea:	482a      	ldr	r0, [pc, #168]	; (8001b94 <main+0x24c>)
 8001aec:	f005 fb91 	bl	8007212 <HAL_UART_Receive_DMA>

  xTaskCreate(vBtTask,     "BT",     256, NULL, tskIDLE_PRIORITY + 2, NULL);
 8001af0:	2300      	movs	r3, #0
 8001af2:	9301      	str	r3, [sp, #4]
 8001af4:	2302      	movs	r3, #2
 8001af6:	9300      	str	r3, [sp, #0]
 8001af8:	2300      	movs	r3, #0
 8001afa:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001afe:	4926      	ldr	r1, [pc, #152]	; (8001b98 <main+0x250>)
 8001b00:	4826      	ldr	r0, [pc, #152]	; (8001b9c <main+0x254>)
 8001b02:	f007 fa13 	bl	8008f2c <xTaskCreate>
  xTaskCreate(vKeypadTask, "KEYPAD", 256, NULL, tskIDLE_PRIORITY + 2, NULL);
 8001b06:	2300      	movs	r3, #0
 8001b08:	9301      	str	r3, [sp, #4]
 8001b0a:	2302      	movs	r3, #2
 8001b0c:	9300      	str	r3, [sp, #0]
 8001b0e:	2300      	movs	r3, #0
 8001b10:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001b14:	4922      	ldr	r1, [pc, #136]	; (8001ba0 <main+0x258>)
 8001b16:	4823      	ldr	r0, [pc, #140]	; (8001ba4 <main+0x25c>)
 8001b18:	f007 fa08 	bl	8008f2c <xTaskCreate>
  xTaskCreate(vLcdTask,    "LCD",    256, NULL, tskIDLE_PRIORITY + 1, NULL);
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	9301      	str	r3, [sp, #4]
 8001b20:	2301      	movs	r3, #1
 8001b22:	9300      	str	r3, [sp, #0]
 8001b24:	2300      	movs	r3, #0
 8001b26:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001b2a:	491f      	ldr	r1, [pc, #124]	; (8001ba8 <main+0x260>)
 8001b2c:	481f      	ldr	r0, [pc, #124]	; (8001bac <main+0x264>)
 8001b2e:	f007 f9fd 	bl	8008f2c <xTaskCreate>
  xTaskCreate(vStateTask,  "STATE",  256, NULL, tskIDLE_PRIORITY + 3, NULL);
 8001b32:	2300      	movs	r3, #0
 8001b34:	9301      	str	r3, [sp, #4]
 8001b36:	2303      	movs	r3, #3
 8001b38:	9300      	str	r3, [sp, #0]
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001b40:	491b      	ldr	r1, [pc, #108]	; (8001bb0 <main+0x268>)
 8001b42:	481c      	ldr	r0, [pc, #112]	; (8001bb4 <main+0x26c>)
 8001b44:	f007 f9f2 	bl	8008f2c <xTaskCreate>
  xTaskCreate(vNfcTask,    "NFC",    256, NULL, tskIDLE_PRIORITY + 2, NULL);
 8001b48:	2300      	movs	r3, #0
 8001b4a:	9301      	str	r3, [sp, #4]
 8001b4c:	2302      	movs	r3, #2
 8001b4e:	9300      	str	r3, [sp, #0]
 8001b50:	2300      	movs	r3, #0
 8001b52:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001b56:	4918      	ldr	r1, [pc, #96]	; (8001bb8 <main+0x270>)
 8001b58:	4818      	ldr	r0, [pc, #96]	; (8001bbc <main+0x274>)
 8001b5a:	f007 f9e7 	bl	8008f2c <xTaskCreate>

  vTaskStartScheduler();
 8001b5e:	f007 fb57 	bl	8009210 <vTaskStartScheduler>

  /* USER CODE END 2 */

  while (1)
 8001b62:	e7fe      	b.n	8001b62 <main+0x21a>
 8001b64:	0800ba40 	.word	0x0800ba40
 8001b68:	20000334 	.word	0x20000334
 8001b6c:	0800ba50 	.word	0x0800ba50
 8001b70:	0800bb18 	.word	0x0800bb18
 8001b74:	0800ba78 	.word	0x0800ba78
 8001b78:	0800ba9c 	.word	0x0800ba9c
 8001b7c:	0800bac4 	.word	0x0800bac4
 8001b80:	200001e0 	.word	0x200001e0
 8001b84:	200001e4 	.word	0x200001e4
 8001b88:	200001e8 	.word	0x200001e8
 8001b8c:	0800bae4 	.word	0x0800bae4
 8001b90:	200001fc 	.word	0x200001fc
 8001b94:	200002ec 	.word	0x200002ec
 8001b98:	0800bafc 	.word	0x0800bafc
 8001b9c:	08002a61 	.word	0x08002a61
 8001ba0:	0800bb00 	.word	0x0800bb00
 8001ba4:	08001de5 	.word	0x08001de5
 8001ba8:	0800bb08 	.word	0x0800bb08
 8001bac:	08002bc5 	.word	0x08002bc5
 8001bb0:	0800bb0c 	.word	0x0800bb0c
 8001bb4:	08002c41 	.word	0x08002c41
 8001bb8:	0800bb14 	.word	0x0800bb14
 8001bbc:	080023c1 	.word	0x080023c1

08001bc0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	b094      	sub	sp, #80	; 0x50
 8001bc4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001bc6:	f107 0320 	add.w	r3, r7, #32
 8001bca:	2230      	movs	r2, #48	; 0x30
 8001bcc:	2100      	movs	r1, #0
 8001bce:	4618      	mov	r0, r3
 8001bd0:	f008 ffd0 	bl	800ab74 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001bd4:	f107 030c 	add.w	r3, r7, #12
 8001bd8:	2200      	movs	r2, #0
 8001bda:	601a      	str	r2, [r3, #0]
 8001bdc:	605a      	str	r2, [r3, #4]
 8001bde:	609a      	str	r2, [r3, #8]
 8001be0:	60da      	str	r2, [r3, #12]
 8001be2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001be4:	2300      	movs	r3, #0
 8001be6:	60bb      	str	r3, [r7, #8]
 8001be8:	4b28      	ldr	r3, [pc, #160]	; (8001c8c <SystemClock_Config+0xcc>)
 8001bea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bec:	4a27      	ldr	r2, [pc, #156]	; (8001c8c <SystemClock_Config+0xcc>)
 8001bee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001bf2:	6413      	str	r3, [r2, #64]	; 0x40
 8001bf4:	4b25      	ldr	r3, [pc, #148]	; (8001c8c <SystemClock_Config+0xcc>)
 8001bf6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bf8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001bfc:	60bb      	str	r3, [r7, #8]
 8001bfe:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001c00:	2300      	movs	r3, #0
 8001c02:	607b      	str	r3, [r7, #4]
 8001c04:	4b22      	ldr	r3, [pc, #136]	; (8001c90 <SystemClock_Config+0xd0>)
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	4a21      	ldr	r2, [pc, #132]	; (8001c90 <SystemClock_Config+0xd0>)
 8001c0a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001c0e:	6013      	str	r3, [r2, #0]
 8001c10:	4b1f      	ldr	r3, [pc, #124]	; (8001c90 <SystemClock_Config+0xd0>)
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001c18:	607b      	str	r3, [r7, #4]
 8001c1a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001c1c:	2302      	movs	r3, #2
 8001c1e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001c20:	2301      	movs	r3, #1
 8001c22:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001c24:	2310      	movs	r3, #16
 8001c26:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001c28:	2302      	movs	r3, #2
 8001c2a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001c30:	2308      	movs	r3, #8
 8001c32:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 50;
 8001c34:	2332      	movs	r3, #50	; 0x32
 8001c36:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001c38:	2304      	movs	r3, #4
 8001c3a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001c3c:	2307      	movs	r3, #7
 8001c3e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001c40:	f107 0320 	add.w	r3, r7, #32
 8001c44:	4618      	mov	r0, r3
 8001c46:	f003 ff95 	bl	8005b74 <HAL_RCC_OscConfig>
 8001c4a:	4603      	mov	r3, r0
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d001      	beq.n	8001c54 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001c50:	f001 f8ce 	bl	8002df0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001c54:	230f      	movs	r3, #15
 8001c56:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001c58:	2302      	movs	r3, #2
 8001c5a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001c5c:	2300      	movs	r3, #0
 8001c5e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001c60:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001c64:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001c66:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c6a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001c6c:	f107 030c 	add.w	r3, r7, #12
 8001c70:	2100      	movs	r1, #0
 8001c72:	4618      	mov	r0, r3
 8001c74:	f004 f9f6 	bl	8006064 <HAL_RCC_ClockConfig>
 8001c78:	4603      	mov	r3, r0
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d001      	beq.n	8001c82 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001c7e:	f001 f8b7 	bl	8002df0 <Error_Handler>
  }
}
 8001c82:	bf00      	nop
 8001c84:	3750      	adds	r7, #80	; 0x50
 8001c86:	46bd      	mov	sp, r7
 8001c88:	bd80      	pop	{r7, pc}
 8001c8a:	bf00      	nop
 8001c8c:	40023800 	.word	0x40023800
 8001c90:	40007000 	.word	0x40007000

08001c94 <Nfc_AddCard>:
#define PIN_LEN 4
const char unlockPin[PIN_LEN + 1] = "1234";
const char lockPin[PIN_LEN + 1]   = "0000";

carddb_status_t Nfc_AddCard(const uint8_t uid[5])
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	b082      	sub	sp, #8
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	6078      	str	r0, [r7, #4]
    return carddb_add(uid);
 8001c9c:	6878      	ldr	r0, [r7, #4]
 8001c9e:	f7ff fbd3 	bl	8001448 <carddb_add>
 8001ca2:	4603      	mov	r3, r0
}
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	3708      	adds	r7, #8
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	bd80      	pop	{r7, pc}

08001cac <Nfc_DeleteCard>:

carddb_status_t Nfc_DeleteCard(const uint8_t uid[5])
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b082      	sub	sp, #8
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	6078      	str	r0, [r7, #4]
    return carddb_remove(uid);
 8001cb4:	6878      	ldr	r0, [r7, #4]
 8001cb6:	f7ff fbd7 	bl	8001468 <carddb_remove>
 8001cba:	4603      	mov	r3, r0
}
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	3708      	adds	r7, #8
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	bd80      	pop	{r7, pc}

08001cc4 <Nfc_IsAuthorized>:

bool Nfc_IsAuthorized(const uint8_t uid[5])
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	b082      	sub	sp, #8
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	6078      	str	r0, [r7, #4]
    return (carddb_check(uid) != 0);
 8001ccc:	6878      	ldr	r0, [r7, #4]
 8001cce:	f7fe ffdf 	bl	8000c90 <carddb_check>
 8001cd2:	4603      	mov	r3, r0
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	bf14      	ite	ne
 8001cd8:	2301      	movne	r3, #1
 8001cda:	2300      	moveq	r3, #0
 8001cdc:	b2db      	uxtb	r3, r3
}
 8001cde:	4618      	mov	r0, r3
 8001ce0:	3708      	adds	r7, #8
 8001ce2:	46bd      	mov	sp, r7
 8001ce4:	bd80      	pop	{r7, pc}
	...

08001ce8 <read_keypad>:
        }
    }
}

static char read_keypad(void)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b082      	sub	sp, #8
 8001cec:	af00      	add	r7, sp, #0
        {'4','5','6','B'},
        {'7','8','9','C'},
        {'*','0','#','D'}
    };

    for (int col = 0; col < 4; col++)
 8001cee:	2300      	movs	r3, #0
 8001cf0:	607b      	str	r3, [r7, #4]
 8001cf2:	e06b      	b.n	8001dcc <read_keypad+0xe4>
    {
        HAL_GPIO_WritePin(GPIOE, GPIO_PIN_11, (col == 0) ? GPIO_PIN_RESET : GPIO_PIN_SET);
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	bf14      	ite	ne
 8001cfa:	2301      	movne	r3, #1
 8001cfc:	2300      	moveq	r3, #0
 8001cfe:	b2db      	uxtb	r3, r3
 8001d00:	461a      	mov	r2, r3
 8001d02:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001d06:	4835      	ldr	r0, [pc, #212]	; (8001ddc <read_keypad+0xf4>)
 8001d08:	f003 fa3e 	bl	8005188 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOE, GPIO_PIN_12, (col == 1) ? GPIO_PIN_RESET : GPIO_PIN_SET);
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	2b01      	cmp	r3, #1
 8001d10:	bf14      	ite	ne
 8001d12:	2301      	movne	r3, #1
 8001d14:	2300      	moveq	r3, #0
 8001d16:	b2db      	uxtb	r3, r3
 8001d18:	461a      	mov	r2, r3
 8001d1a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001d1e:	482f      	ldr	r0, [pc, #188]	; (8001ddc <read_keypad+0xf4>)
 8001d20:	f003 fa32 	bl	8005188 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOE, GPIO_PIN_13, (col == 2) ? GPIO_PIN_RESET : GPIO_PIN_SET);
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	2b02      	cmp	r3, #2
 8001d28:	bf14      	ite	ne
 8001d2a:	2301      	movne	r3, #1
 8001d2c:	2300      	moveq	r3, #0
 8001d2e:	b2db      	uxtb	r3, r3
 8001d30:	461a      	mov	r2, r3
 8001d32:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001d36:	4829      	ldr	r0, [pc, #164]	; (8001ddc <read_keypad+0xf4>)
 8001d38:	f003 fa26 	bl	8005188 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOE, GPIO_PIN_14, (col == 3) ? GPIO_PIN_RESET : GPIO_PIN_SET);
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	2b03      	cmp	r3, #3
 8001d40:	bf14      	ite	ne
 8001d42:	2301      	movne	r3, #1
 8001d44:	2300      	moveq	r3, #0
 8001d46:	b2db      	uxtb	r3, r3
 8001d48:	461a      	mov	r2, r3
 8001d4a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001d4e:	4823      	ldr	r0, [pc, #140]	; (8001ddc <read_keypad+0xf4>)
 8001d50:	f003 fa1a 	bl	8005188 <HAL_GPIO_WritePin>

        vTaskDelay(pdMS_TO_TICKS(3));
 8001d54:	2003      	movs	r0, #3
 8001d56:	f007 fa27 	bl	80091a8 <vTaskDelay>

        if (HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_7) == GPIO_PIN_RESET)  return keys[0][col];
 8001d5a:	2180      	movs	r1, #128	; 0x80
 8001d5c:	481f      	ldr	r0, [pc, #124]	; (8001ddc <read_keypad+0xf4>)
 8001d5e:	f003 f9fb 	bl	8005158 <HAL_GPIO_ReadPin>
 8001d62:	4603      	mov	r3, r0
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d104      	bne.n	8001d72 <read_keypad+0x8a>
 8001d68:	4a1d      	ldr	r2, [pc, #116]	; (8001de0 <read_keypad+0xf8>)
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	4413      	add	r3, r2
 8001d6e:	781b      	ldrb	r3, [r3, #0]
 8001d70:	e030      	b.n	8001dd4 <read_keypad+0xec>
        if (HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_8) == GPIO_PIN_RESET)  return keys[1][col];
 8001d72:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001d76:	4819      	ldr	r0, [pc, #100]	; (8001ddc <read_keypad+0xf4>)
 8001d78:	f003 f9ee 	bl	8005158 <HAL_GPIO_ReadPin>
 8001d7c:	4603      	mov	r3, r0
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d105      	bne.n	8001d8e <read_keypad+0xa6>
 8001d82:	4a17      	ldr	r2, [pc, #92]	; (8001de0 <read_keypad+0xf8>)
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	4413      	add	r3, r2
 8001d88:	3304      	adds	r3, #4
 8001d8a:	781b      	ldrb	r3, [r3, #0]
 8001d8c:	e022      	b.n	8001dd4 <read_keypad+0xec>
        if (HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_9) == GPIO_PIN_RESET)  return keys[2][col];
 8001d8e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001d92:	4812      	ldr	r0, [pc, #72]	; (8001ddc <read_keypad+0xf4>)
 8001d94:	f003 f9e0 	bl	8005158 <HAL_GPIO_ReadPin>
 8001d98:	4603      	mov	r3, r0
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d105      	bne.n	8001daa <read_keypad+0xc2>
 8001d9e:	4a10      	ldr	r2, [pc, #64]	; (8001de0 <read_keypad+0xf8>)
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	4413      	add	r3, r2
 8001da4:	3308      	adds	r3, #8
 8001da6:	781b      	ldrb	r3, [r3, #0]
 8001da8:	e014      	b.n	8001dd4 <read_keypad+0xec>
        if (HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_10) == GPIO_PIN_RESET) return keys[3][col];
 8001daa:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001dae:	480b      	ldr	r0, [pc, #44]	; (8001ddc <read_keypad+0xf4>)
 8001db0:	f003 f9d2 	bl	8005158 <HAL_GPIO_ReadPin>
 8001db4:	4603      	mov	r3, r0
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d105      	bne.n	8001dc6 <read_keypad+0xde>
 8001dba:	4a09      	ldr	r2, [pc, #36]	; (8001de0 <read_keypad+0xf8>)
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	4413      	add	r3, r2
 8001dc0:	330c      	adds	r3, #12
 8001dc2:	781b      	ldrb	r3, [r3, #0]
 8001dc4:	e006      	b.n	8001dd4 <read_keypad+0xec>
    for (int col = 0; col < 4; col++)
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	3301      	adds	r3, #1
 8001dca:	607b      	str	r3, [r7, #4]
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	2b03      	cmp	r3, #3
 8001dd0:	dd90      	ble.n	8001cf4 <read_keypad+0xc>
    }

    return '\0'; 
 8001dd2:	2300      	movs	r3, #0
}
 8001dd4:	4618      	mov	r0, r3
 8001dd6:	3708      	adds	r7, #8
 8001dd8:	46bd      	mov	sp, r7
 8001dda:	bd80      	pop	{r7, pc}
 8001ddc:	40021000 	.word	0x40021000
 8001de0:	0800c070 	.word	0x0800c070

08001de4 <vKeypadTask>:

void vKeypadTask(void *argument)
{
 8001de4:	b580      	push	{r7, lr}
 8001de6:	b09a      	sub	sp, #104	; 0x68
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	6078      	str	r0, [r7, #4]
    char pinBuf[PIN_LEN + 1];
    uint8_t idx = 0;
 8001dec:	2300      	movs	r3, #0
 8001dee:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
    char key;
    char lastKey = '\0';      
 8001df2:	2300      	movs	r3, #0
 8001df4:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66
    LcdMsg_t msg;

    snprintf(msg.line1, sizeof(msg.line1), "LOCKED");
 8001df8:	f107 0310 	add.w	r3, r7, #16
 8001dfc:	4ac3      	ldr	r2, [pc, #780]	; (800210c <vKeypadTask+0x328>)
 8001dfe:	2111      	movs	r1, #17
 8001e00:	4618      	mov	r0, r3
 8001e02:	f008 fe53 	bl	800aaac <sniprintf>
    snprintf(msg.line2, sizeof(msg.line2), "PIN: ----");
 8001e06:	f107 0310 	add.w	r3, r7, #16
 8001e0a:	3311      	adds	r3, #17
 8001e0c:	4ac0      	ldr	r2, [pc, #768]	; (8002110 <vKeypadTask+0x32c>)
 8001e0e:	2111      	movs	r1, #17
 8001e10:	4618      	mov	r0, r3
 8001e12:	f008 fe4b 	bl	800aaac <sniprintf>
    xQueueSend(xLcdQ, &msg, 0);
 8001e16:	4bbf      	ldr	r3, [pc, #764]	; (8002114 <vKeypadTask+0x330>)
 8001e18:	6818      	ldr	r0, [r3, #0]
 8001e1a:	f107 0110 	add.w	r1, r7, #16
 8001e1e:	2300      	movs	r3, #0
 8001e20:	2200      	movs	r2, #0
 8001e22:	f006 fc9f 	bl	8008764 <xQueueGenericSend>

    for (;;)
    {
        char curKey = read_keypad();
 8001e26:	f7ff ff5f 	bl	8001ce8 <read_keypad>
 8001e2a:	4603      	mov	r3, r0
 8001e2c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

        if (curKey == '\0')
 8001e30:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d106      	bne.n	8001e46 <vKeypadTask+0x62>
        {
            lastKey = '\0';
 8001e38:	2300      	movs	r3, #0
 8001e3a:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66
            vTaskDelay(pdMS_TO_TICKS(20));
 8001e3e:	2014      	movs	r0, #20
 8001e40:	f007 f9b2 	bl	80091a8 <vTaskDelay>
            continue;
 8001e44:	e29a      	b.n	800237c <vKeypadTask+0x598>
        }

        if (curKey == lastKey)
 8001e46:	f897 205f 	ldrb.w	r2, [r7, #95]	; 0x5f
 8001e4a:	f897 3066 	ldrb.w	r3, [r7, #102]	; 0x66
 8001e4e:	429a      	cmp	r2, r3
 8001e50:	d103      	bne.n	8001e5a <vKeypadTask+0x76>
        {
            vTaskDelay(pdMS_TO_TICKS(20));
 8001e52:	2014      	movs	r0, #20
 8001e54:	f007 f9a8 	bl	80091a8 <vTaskDelay>
            continue;
 8001e58:	e290      	b.n	800237c <vKeypadTask+0x598>
        }

        lastKey = curKey;
 8001e5a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8001e5e:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66
        key = curKey;
 8001e62:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8001e66:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e

        if (key >= '0' && key <= '9')
 8001e6a:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 8001e6e:	2b2f      	cmp	r3, #47	; 0x2f
 8001e70:	d914      	bls.n	8001e9c <vKeypadTask+0xb8>
 8001e72:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 8001e76:	2b39      	cmp	r3, #57	; 0x39
 8001e78:	d810      	bhi.n	8001e9c <vKeypadTask+0xb8>
        {
            if (idx < PIN_LEN)
 8001e7a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8001e7e:	2b03      	cmp	r3, #3
 8001e80:	f200 823e 	bhi.w	8002300 <vKeypadTask+0x51c>
            {
                pinBuf[idx++] = key;
 8001e84:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8001e88:	1c5a      	adds	r2, r3, #1
 8001e8a:	f887 2067 	strb.w	r2, [r7, #103]	; 0x67
 8001e8e:	3368      	adds	r3, #104	; 0x68
 8001e90:	443b      	add	r3, r7
 8001e92:	f897 205e 	ldrb.w	r2, [r7, #94]	; 0x5e
 8001e96:	f803 2c34 	strb.w	r2, [r3, #-52]
            if (idx < PIN_LEN)
 8001e9a:	e231      	b.n	8002300 <vKeypadTask+0x51c>
            }
        }
        else if (key == '*')
 8001e9c:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 8001ea0:	2b2a      	cmp	r3, #42	; 0x2a
 8001ea2:	d103      	bne.n	8001eac <vKeypadTask+0xc8>
        {
            idx = 0;
 8001ea4:	2300      	movs	r3, #0
 8001ea6:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8001eaa:	e229      	b.n	8002300 <vKeypadTask+0x51c>
        }
        else if (key == 'A')
 8001eac:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 8001eb0:	2b41      	cmp	r3, #65	; 0x41
 8001eb2:	d16f      	bne.n	8001f94 <vKeypadTask+0x1b0>
        {
            if (!gIsUnlocked)
 8001eb4:	4b98      	ldr	r3, [pc, #608]	; (8002118 <vKeypadTask+0x334>)
 8001eb6:	781b      	ldrb	r3, [r3, #0]
 8001eb8:	b2db      	uxtb	r3, r3
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d13f      	bne.n	8001f3e <vKeypadTask+0x15a>
            {
                snprintf(msg.line1, sizeof(msg.line1), "LOCKED");
 8001ebe:	f107 0310 	add.w	r3, r7, #16
 8001ec2:	4a92      	ldr	r2, [pc, #584]	; (800210c <vKeypadTask+0x328>)
 8001ec4:	2111      	movs	r1, #17
 8001ec6:	4618      	mov	r0, r3
 8001ec8:	f008 fdf0 	bl	800aaac <sniprintf>
                snprintf(msg.line2, sizeof(msg.line2), "UNLOCK FIRST");
 8001ecc:	f107 0310 	add.w	r3, r7, #16
 8001ed0:	3311      	adds	r3, #17
 8001ed2:	4a92      	ldr	r2, [pc, #584]	; (800211c <vKeypadTask+0x338>)
 8001ed4:	2111      	movs	r1, #17
 8001ed6:	4618      	mov	r0, r3
 8001ed8:	f008 fde8 	bl	800aaac <sniprintf>
                xQueueSend(xLcdQ, &msg, 0);
 8001edc:	4b8d      	ldr	r3, [pc, #564]	; (8002114 <vKeypadTask+0x330>)
 8001ede:	6818      	ldr	r0, [r3, #0]
 8001ee0:	f107 0110 	add.w	r1, r7, #16
 8001ee4:	2300      	movs	r3, #0
 8001ee6:	2200      	movs	r2, #0
 8001ee8:	f006 fc3c 	bl	8008764 <xQueueGenericSend>

                const char *btmsg = "DENY ADD: LOCKED\r\n";
 8001eec:	4b8c      	ldr	r3, [pc, #560]	; (8002120 <vKeypadTask+0x33c>)
 8001eee:	63fb      	str	r3, [r7, #60]	; 0x3c
                HAL_UART_Transmit(&BT_UART, (uint8_t *)btmsg, strlen(btmsg), HAL_MAX_DELAY);
 8001ef0:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8001ef2:	f7fe f96d 	bl	80001d0 <strlen>
 8001ef6:	4603      	mov	r3, r0
 8001ef8:	b29a      	uxth	r2, r3
 8001efa:	f04f 33ff 	mov.w	r3, #4294967295
 8001efe:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8001f00:	4888      	ldr	r0, [pc, #544]	; (8002124 <vKeypadTask+0x340>)
 8001f02:	f005 f8fb 	bl	80070fc <HAL_UART_Transmit>

                vTaskDelay(pdMS_TO_TICKS(800));
 8001f06:	f44f 7048 	mov.w	r0, #800	; 0x320
 8001f0a:	f007 f94d 	bl	80091a8 <vTaskDelay>
                snprintf(msg.line1, sizeof(msg.line1), "LOCKED");
 8001f0e:	f107 0310 	add.w	r3, r7, #16
 8001f12:	4a7e      	ldr	r2, [pc, #504]	; (800210c <vKeypadTask+0x328>)
 8001f14:	2111      	movs	r1, #17
 8001f16:	4618      	mov	r0, r3
 8001f18:	f008 fdc8 	bl	800aaac <sniprintf>
                snprintf(msg.line2, sizeof(msg.line2), "PIN: ----");
 8001f1c:	f107 0310 	add.w	r3, r7, #16
 8001f20:	3311      	adds	r3, #17
 8001f22:	4a7b      	ldr	r2, [pc, #492]	; (8002110 <vKeypadTask+0x32c>)
 8001f24:	2111      	movs	r1, #17
 8001f26:	4618      	mov	r0, r3
 8001f28:	f008 fdc0 	bl	800aaac <sniprintf>
                xQueueSend(xLcdQ, &msg, 0);
 8001f2c:	4b79      	ldr	r3, [pc, #484]	; (8002114 <vKeypadTask+0x330>)
 8001f2e:	6818      	ldr	r0, [r3, #0]
 8001f30:	f107 0110 	add.w	r1, r7, #16
 8001f34:	2300      	movs	r3, #0
 8001f36:	2200      	movs	r2, #0
 8001f38:	f006 fc14 	bl	8008764 <xQueueGenericSend>
                continue;
 8001f3c:	e21e      	b.n	800237c <vKeypadTask+0x598>
            }

            gNfcMode = NFC_MODE_ADD_CARD;
 8001f3e:	4b7a      	ldr	r3, [pc, #488]	; (8002128 <vKeypadTask+0x344>)
 8001f40:	2201      	movs	r2, #1
 8001f42:	701a      	strb	r2, [r3, #0]

            snprintf(msg.line1, sizeof(msg.line1), "ADD CARD MODE");
 8001f44:	f107 0310 	add.w	r3, r7, #16
 8001f48:	4a78      	ldr	r2, [pc, #480]	; (800212c <vKeypadTask+0x348>)
 8001f4a:	2111      	movs	r1, #17
 8001f4c:	4618      	mov	r0, r3
 8001f4e:	f008 fdad 	bl	800aaac <sniprintf>
            snprintf(msg.line2, sizeof(msg.line2), "TAP CARD...");
 8001f52:	f107 0310 	add.w	r3, r7, #16
 8001f56:	3311      	adds	r3, #17
 8001f58:	4a75      	ldr	r2, [pc, #468]	; (8002130 <vKeypadTask+0x34c>)
 8001f5a:	2111      	movs	r1, #17
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	f008 fda5 	bl	800aaac <sniprintf>
            xQueueSend(xLcdQ, &msg, 0);
 8001f62:	4b6c      	ldr	r3, [pc, #432]	; (8002114 <vKeypadTask+0x330>)
 8001f64:	6818      	ldr	r0, [r3, #0]
 8001f66:	f107 0110 	add.w	r1, r7, #16
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	2200      	movs	r2, #0
 8001f6e:	f006 fbf9 	bl	8008764 <xQueueGenericSend>

            const char *btmsg = "ENTER ADD CARD MODE\r\n";
 8001f72:	4b70      	ldr	r3, [pc, #448]	; (8002134 <vKeypadTask+0x350>)
 8001f74:	643b      	str	r3, [r7, #64]	; 0x40
            HAL_UART_Transmit(&BT_UART, (uint8_t *)btmsg, strlen(btmsg), HAL_MAX_DELAY);
 8001f76:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8001f78:	f7fe f92a 	bl	80001d0 <strlen>
 8001f7c:	4603      	mov	r3, r0
 8001f7e:	b29a      	uxth	r2, r3
 8001f80:	f04f 33ff 	mov.w	r3, #4294967295
 8001f84:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8001f86:	4867      	ldr	r0, [pc, #412]	; (8002124 <vKeypadTask+0x340>)
 8001f88:	f005 f8b8 	bl	80070fc <HAL_UART_Transmit>

            idx = 0;
 8001f8c:	2300      	movs	r3, #0
 8001f8e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
            continue;
 8001f92:	e1f3      	b.n	800237c <vKeypadTask+0x598>
        }

        else if (key == 'B')
 8001f94:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 8001f98:	2b42      	cmp	r3, #66	; 0x42
 8001f9a:	d16f      	bne.n	800207c <vKeypadTask+0x298>
        {
            if (!gIsUnlocked)
 8001f9c:	4b5e      	ldr	r3, [pc, #376]	; (8002118 <vKeypadTask+0x334>)
 8001f9e:	781b      	ldrb	r3, [r3, #0]
 8001fa0:	b2db      	uxtb	r3, r3
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d13f      	bne.n	8002026 <vKeypadTask+0x242>
            {
                snprintf(msg.line1, sizeof(msg.line1), "LOCKED");
 8001fa6:	f107 0310 	add.w	r3, r7, #16
 8001faa:	4a58      	ldr	r2, [pc, #352]	; (800210c <vKeypadTask+0x328>)
 8001fac:	2111      	movs	r1, #17
 8001fae:	4618      	mov	r0, r3
 8001fb0:	f008 fd7c 	bl	800aaac <sniprintf>
                snprintf(msg.line2, sizeof(msg.line2), "UNLOCK FIRST");
 8001fb4:	f107 0310 	add.w	r3, r7, #16
 8001fb8:	3311      	adds	r3, #17
 8001fba:	4a58      	ldr	r2, [pc, #352]	; (800211c <vKeypadTask+0x338>)
 8001fbc:	2111      	movs	r1, #17
 8001fbe:	4618      	mov	r0, r3
 8001fc0:	f008 fd74 	bl	800aaac <sniprintf>
                xQueueSend(xLcdQ, &msg, 0);
 8001fc4:	4b53      	ldr	r3, [pc, #332]	; (8002114 <vKeypadTask+0x330>)
 8001fc6:	6818      	ldr	r0, [r3, #0]
 8001fc8:	f107 0110 	add.w	r1, r7, #16
 8001fcc:	2300      	movs	r3, #0
 8001fce:	2200      	movs	r2, #0
 8001fd0:	f006 fbc8 	bl	8008764 <xQueueGenericSend>

                const char *btmsg = "DENY DELETE: LOCKED\r\n";
 8001fd4:	4b58      	ldr	r3, [pc, #352]	; (8002138 <vKeypadTask+0x354>)
 8001fd6:	647b      	str	r3, [r7, #68]	; 0x44
                HAL_UART_Transmit(&BT_UART, (uint8_t *)btmsg, strlen(btmsg), HAL_MAX_DELAY);
 8001fd8:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8001fda:	f7fe f8f9 	bl	80001d0 <strlen>
 8001fde:	4603      	mov	r3, r0
 8001fe0:	b29a      	uxth	r2, r3
 8001fe2:	f04f 33ff 	mov.w	r3, #4294967295
 8001fe6:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8001fe8:	484e      	ldr	r0, [pc, #312]	; (8002124 <vKeypadTask+0x340>)
 8001fea:	f005 f887 	bl	80070fc <HAL_UART_Transmit>

                vTaskDelay(pdMS_TO_TICKS(800));
 8001fee:	f44f 7048 	mov.w	r0, #800	; 0x320
 8001ff2:	f007 f8d9 	bl	80091a8 <vTaskDelay>
                snprintf(msg.line1, sizeof(msg.line1), "LOCKED");
 8001ff6:	f107 0310 	add.w	r3, r7, #16
 8001ffa:	4a44      	ldr	r2, [pc, #272]	; (800210c <vKeypadTask+0x328>)
 8001ffc:	2111      	movs	r1, #17
 8001ffe:	4618      	mov	r0, r3
 8002000:	f008 fd54 	bl	800aaac <sniprintf>
                snprintf(msg.line2, sizeof(msg.line2), "PIN: ----");
 8002004:	f107 0310 	add.w	r3, r7, #16
 8002008:	3311      	adds	r3, #17
 800200a:	4a41      	ldr	r2, [pc, #260]	; (8002110 <vKeypadTask+0x32c>)
 800200c:	2111      	movs	r1, #17
 800200e:	4618      	mov	r0, r3
 8002010:	f008 fd4c 	bl	800aaac <sniprintf>
                xQueueSend(xLcdQ, &msg, 0);
 8002014:	4b3f      	ldr	r3, [pc, #252]	; (8002114 <vKeypadTask+0x330>)
 8002016:	6818      	ldr	r0, [r3, #0]
 8002018:	f107 0110 	add.w	r1, r7, #16
 800201c:	2300      	movs	r3, #0
 800201e:	2200      	movs	r2, #0
 8002020:	f006 fba0 	bl	8008764 <xQueueGenericSend>
                continue;
 8002024:	e1aa      	b.n	800237c <vKeypadTask+0x598>
            }

            gNfcMode = NFC_MODE_DELETE_CARD;
 8002026:	4b40      	ldr	r3, [pc, #256]	; (8002128 <vKeypadTask+0x344>)
 8002028:	2202      	movs	r2, #2
 800202a:	701a      	strb	r2, [r3, #0]

            snprintf(msg.line1, sizeof(msg.line1), "DEL CARD MODE");
 800202c:	f107 0310 	add.w	r3, r7, #16
 8002030:	4a42      	ldr	r2, [pc, #264]	; (800213c <vKeypadTask+0x358>)
 8002032:	2111      	movs	r1, #17
 8002034:	4618      	mov	r0, r3
 8002036:	f008 fd39 	bl	800aaac <sniprintf>
            snprintf(msg.line2, sizeof(msg.line2), "TAP CARD...");
 800203a:	f107 0310 	add.w	r3, r7, #16
 800203e:	3311      	adds	r3, #17
 8002040:	4a3b      	ldr	r2, [pc, #236]	; (8002130 <vKeypadTask+0x34c>)
 8002042:	2111      	movs	r1, #17
 8002044:	4618      	mov	r0, r3
 8002046:	f008 fd31 	bl	800aaac <sniprintf>
            xQueueSend(xLcdQ, &msg, 0);
 800204a:	4b32      	ldr	r3, [pc, #200]	; (8002114 <vKeypadTask+0x330>)
 800204c:	6818      	ldr	r0, [r3, #0]
 800204e:	f107 0110 	add.w	r1, r7, #16
 8002052:	2300      	movs	r3, #0
 8002054:	2200      	movs	r2, #0
 8002056:	f006 fb85 	bl	8008764 <xQueueGenericSend>

            const char *btmsg = "ENTER DELETE CARD MODE\r\n";
 800205a:	4b39      	ldr	r3, [pc, #228]	; (8002140 <vKeypadTask+0x35c>)
 800205c:	64bb      	str	r3, [r7, #72]	; 0x48
            HAL_UART_Transmit(&BT_UART, (uint8_t*)btmsg, strlen(btmsg), HAL_MAX_DELAY);
 800205e:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8002060:	f7fe f8b6 	bl	80001d0 <strlen>
 8002064:	4603      	mov	r3, r0
 8002066:	b29a      	uxth	r2, r3
 8002068:	f04f 33ff 	mov.w	r3, #4294967295
 800206c:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800206e:	482d      	ldr	r0, [pc, #180]	; (8002124 <vKeypadTask+0x340>)
 8002070:	f005 f844 	bl	80070fc <HAL_UART_Transmit>

            idx = 0;
 8002074:	2300      	movs	r3, #0
 8002076:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
            continue;
 800207a:	e17f      	b.n	800237c <vKeypadTask+0x598>
        }

        else if (key == 'C')
 800207c:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 8002080:	2b43      	cmp	r3, #67	; 0x43
 8002082:	d165      	bne.n	8002150 <vKeypadTask+0x36c>
        {
            if (gIsUnlocked)   
 8002084:	4b24      	ldr	r3, [pc, #144]	; (8002118 <vKeypadTask+0x334>)
 8002086:	781b      	ldrb	r3, [r3, #0]
 8002088:	b2db      	uxtb	r3, r3
 800208a:	2b00      	cmp	r3, #0
 800208c:	d021      	beq.n	80020d2 <vKeypadTask+0x2ee>
            {
                gNfcMode = NFC_MODE_NORMAL;
 800208e:	4b26      	ldr	r3, [pc, #152]	; (8002128 <vKeypadTask+0x344>)
 8002090:	2200      	movs	r2, #0
 8002092:	701a      	strb	r2, [r3, #0]

                uint8_t evt = '0';
 8002094:	2330      	movs	r3, #48	; 0x30
 8002096:	73fb      	strb	r3, [r7, #15]
                xQueueSend(xEventQueue, &evt, portMAX_DELAY);
 8002098:	4b2a      	ldr	r3, [pc, #168]	; (8002144 <vKeypadTask+0x360>)
 800209a:	6818      	ldr	r0, [r3, #0]
 800209c:	f107 010f 	add.w	r1, r7, #15
 80020a0:	2300      	movs	r3, #0
 80020a2:	f04f 32ff 	mov.w	r2, #4294967295
 80020a6:	f006 fb5d 	bl	8008764 <xQueueGenericSend>

                const char *btmsg = "KEYPAD C -> LOCK\r\n";
 80020aa:	4b27      	ldr	r3, [pc, #156]	; (8002148 <vKeypadTask+0x364>)
 80020ac:	64fb      	str	r3, [r7, #76]	; 0x4c
                HAL_UART_Transmit(&BT_UART, (uint8_t*)btmsg, strlen(btmsg), HAL_MAX_DELAY);
 80020ae:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 80020b0:	f7fe f88e 	bl	80001d0 <strlen>
 80020b4:	4603      	mov	r3, r0
 80020b6:	b29a      	uxth	r2, r3
 80020b8:	f04f 33ff 	mov.w	r3, #4294967295
 80020bc:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 80020be:	4819      	ldr	r0, [pc, #100]	; (8002124 <vKeypadTask+0x340>)
 80020c0:	f005 f81c 	bl	80070fc <HAL_UART_Transmit>

                idx = 0;
 80020c4:	2300      	movs	r3, #0
 80020c6:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
                vTaskDelay(pdMS_TO_TICKS(200));
 80020ca:	20c8      	movs	r0, #200	; 0xc8
 80020cc:	f007 f86c 	bl	80091a8 <vTaskDelay>
                snprintf(msg.line2, sizeof(msg.line2), "PIN: ----");
                xQueueSend(xLcdQ, &msg, 0);
                vTaskDelay(pdMS_TO_TICKS(500));
            }

            continue;
 80020d0:	e154      	b.n	800237c <vKeypadTask+0x598>
                snprintf(msg.line1, sizeof(msg.line1), "ALREADY LOCK");
 80020d2:	f107 0310 	add.w	r3, r7, #16
 80020d6:	4a1d      	ldr	r2, [pc, #116]	; (800214c <vKeypadTask+0x368>)
 80020d8:	2111      	movs	r1, #17
 80020da:	4618      	mov	r0, r3
 80020dc:	f008 fce6 	bl	800aaac <sniprintf>
                snprintf(msg.line2, sizeof(msg.line2), "PIN: ----");
 80020e0:	f107 0310 	add.w	r3, r7, #16
 80020e4:	3311      	adds	r3, #17
 80020e6:	4a0a      	ldr	r2, [pc, #40]	; (8002110 <vKeypadTask+0x32c>)
 80020e8:	2111      	movs	r1, #17
 80020ea:	4618      	mov	r0, r3
 80020ec:	f008 fcde 	bl	800aaac <sniprintf>
                xQueueSend(xLcdQ, &msg, 0);
 80020f0:	4b08      	ldr	r3, [pc, #32]	; (8002114 <vKeypadTask+0x330>)
 80020f2:	6818      	ldr	r0, [r3, #0]
 80020f4:	f107 0110 	add.w	r1, r7, #16
 80020f8:	2300      	movs	r3, #0
 80020fa:	2200      	movs	r2, #0
 80020fc:	f006 fb32 	bl	8008764 <xQueueGenericSend>
                vTaskDelay(pdMS_TO_TICKS(500));
 8002100:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002104:	f007 f850 	bl	80091a8 <vTaskDelay>
            continue;
 8002108:	e138      	b.n	800237c <vKeypadTask+0x598>
 800210a:	bf00      	nop
 800210c:	0800bb90 	.word	0x0800bb90
 8002110:	0800bb98 	.word	0x0800bb98
 8002114:	200001e4 	.word	0x200001e4
 8002118:	200001fd 	.word	0x200001fd
 800211c:	0800bba4 	.word	0x0800bba4
 8002120:	0800bbb4 	.word	0x0800bbb4
 8002124:	200002ec 	.word	0x200002ec
 8002128:	200001dc 	.word	0x200001dc
 800212c:	0800bbc8 	.word	0x0800bbc8
 8002130:	0800bbd8 	.word	0x0800bbd8
 8002134:	0800bbe4 	.word	0x0800bbe4
 8002138:	0800bbfc 	.word	0x0800bbfc
 800213c:	0800bc14 	.word	0x0800bc14
 8002140:	0800bc24 	.word	0x0800bc24
 8002144:	200001e0 	.word	0x200001e0
 8002148:	0800bc40 	.word	0x0800bc40
 800214c:	0800bc54 	.word	0x0800bc54
        }
        else if (key == '#')
 8002150:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 8002154:	2b23      	cmp	r3, #35	; 0x23
 8002156:	f040 80d3 	bne.w	8002300 <vKeypadTask+0x51c>
        {
            pinBuf[idx] = '\0';
 800215a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800215e:	3368      	adds	r3, #104	; 0x68
 8002160:	443b      	add	r3, r7
 8002162:	2200      	movs	r2, #0
 8002164:	f803 2c34 	strb.w	r2, [r3, #-52]

            uint8_t evt;
            if (idx == PIN_LEN && strncmp(pinBuf, unlockPin, PIN_LEN) == 0)
 8002168:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800216c:	2b04      	cmp	r3, #4
 800216e:	d13f      	bne.n	80021f0 <vKeypadTask+0x40c>
 8002170:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002174:	2204      	movs	r2, #4
 8002176:	4982      	ldr	r1, [pc, #520]	; (8002380 <vKeypadTask+0x59c>)
 8002178:	4618      	mov	r0, r3
 800217a:	f008 fd03 	bl	800ab84 <strncmp>
 800217e:	4603      	mov	r3, r0
 8002180:	2b00      	cmp	r3, #0
 8002182:	d135      	bne.n	80021f0 <vKeypadTask+0x40c>
            {
                evt = '1'; // UNLOCK
 8002184:	2331      	movs	r3, #49	; 0x31
 8002186:	73bb      	strb	r3, [r7, #14]
                xQueueSend(xEventQueue, &evt, portMAX_DELAY);
 8002188:	4b7e      	ldr	r3, [pc, #504]	; (8002384 <vKeypadTask+0x5a0>)
 800218a:	6818      	ldr	r0, [r3, #0]
 800218c:	f107 010e 	add.w	r1, r7, #14
 8002190:	2300      	movs	r3, #0
 8002192:	f04f 32ff 	mov.w	r2, #4294967295
 8002196:	f006 fae5 	bl	8008764 <xQueueGenericSend>

                const char *btmsg = "KEYPAD UNLOCK\r\n";
 800219a:	4b7b      	ldr	r3, [pc, #492]	; (8002388 <vKeypadTask+0x5a4>)
 800219c:	65bb      	str	r3, [r7, #88]	; 0x58
                HAL_UART_Transmit(&BT_UART, (uint8_t *)btmsg, strlen(btmsg), HAL_MAX_DELAY);
 800219e:	6db8      	ldr	r0, [r7, #88]	; 0x58
 80021a0:	f7fe f816 	bl	80001d0 <strlen>
 80021a4:	4603      	mov	r3, r0
 80021a6:	b29a      	uxth	r2, r3
 80021a8:	f04f 33ff 	mov.w	r3, #4294967295
 80021ac:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80021ae:	4877      	ldr	r0, [pc, #476]	; (800238c <vKeypadTask+0x5a8>)
 80021b0:	f004 ffa4 	bl	80070fc <HAL_UART_Transmit>

                snprintf(msg.line1, sizeof(msg.line1), "UNLOCK");
 80021b4:	f107 0310 	add.w	r3, r7, #16
 80021b8:	4a75      	ldr	r2, [pc, #468]	; (8002390 <vKeypadTask+0x5ac>)
 80021ba:	2111      	movs	r1, #17
 80021bc:	4618      	mov	r0, r3
 80021be:	f008 fc75 	bl	800aaac <sniprintf>
                snprintf(msg.line2, sizeof(msg.line2), "PIN OK");
 80021c2:	f107 0310 	add.w	r3, r7, #16
 80021c6:	3311      	adds	r3, #17
 80021c8:	4a72      	ldr	r2, [pc, #456]	; (8002394 <vKeypadTask+0x5b0>)
 80021ca:	2111      	movs	r1, #17
 80021cc:	4618      	mov	r0, r3
 80021ce:	f008 fc6d 	bl	800aaac <sniprintf>
                xQueueSend(xLcdQ, &msg, 0);
 80021d2:	4b71      	ldr	r3, [pc, #452]	; (8002398 <vKeypadTask+0x5b4>)
 80021d4:	6818      	ldr	r0, [r3, #0]
 80021d6:	f107 0110 	add.w	r1, r7, #16
 80021da:	2300      	movs	r3, #0
 80021dc:	2200      	movs	r2, #0
 80021de:	f006 fac1 	bl	8008764 <xQueueGenericSend>

                idx = 0;
 80021e2:	2300      	movs	r3, #0
 80021e4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
                vTaskDelay(pdMS_TO_TICKS(200));
 80021e8:	20c8      	movs	r0, #200	; 0xc8
 80021ea:	f006 ffdd 	bl	80091a8 <vTaskDelay>
            {
 80021ee:	e086      	b.n	80022fe <vKeypadTask+0x51a>
            }
            else if (idx == PIN_LEN && strncmp(pinBuf, lockPin, PIN_LEN) == 0)
 80021f0:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80021f4:	2b04      	cmp	r3, #4
 80021f6:	d13f      	bne.n	8002278 <vKeypadTask+0x494>
 80021f8:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80021fc:	2204      	movs	r2, #4
 80021fe:	4967      	ldr	r1, [pc, #412]	; (800239c <vKeypadTask+0x5b8>)
 8002200:	4618      	mov	r0, r3
 8002202:	f008 fcbf 	bl	800ab84 <strncmp>
 8002206:	4603      	mov	r3, r0
 8002208:	2b00      	cmp	r3, #0
 800220a:	d135      	bne.n	8002278 <vKeypadTask+0x494>
            {
                evt = '0'; // LOCK
 800220c:	2330      	movs	r3, #48	; 0x30
 800220e:	73bb      	strb	r3, [r7, #14]
                xQueueSend(xEventQueue, &evt, portMAX_DELAY);
 8002210:	4b5c      	ldr	r3, [pc, #368]	; (8002384 <vKeypadTask+0x5a0>)
 8002212:	6818      	ldr	r0, [r3, #0]
 8002214:	f107 010e 	add.w	r1, r7, #14
 8002218:	2300      	movs	r3, #0
 800221a:	f04f 32ff 	mov.w	r2, #4294967295
 800221e:	f006 faa1 	bl	8008764 <xQueueGenericSend>

                const char *btmsg = "KEYPAD LOCK\r\n";
 8002222:	4b5f      	ldr	r3, [pc, #380]	; (80023a0 <vKeypadTask+0x5bc>)
 8002224:	657b      	str	r3, [r7, #84]	; 0x54
                HAL_UART_Transmit(&BT_UART, (uint8_t *)btmsg, strlen(btmsg), HAL_MAX_DELAY);
 8002226:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8002228:	f7fd ffd2 	bl	80001d0 <strlen>
 800222c:	4603      	mov	r3, r0
 800222e:	b29a      	uxth	r2, r3
 8002230:	f04f 33ff 	mov.w	r3, #4294967295
 8002234:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8002236:	4855      	ldr	r0, [pc, #340]	; (800238c <vKeypadTask+0x5a8>)
 8002238:	f004 ff60 	bl	80070fc <HAL_UART_Transmit>

                snprintf(msg.line1, sizeof(msg.line1), "LOCK");
 800223c:	f107 0310 	add.w	r3, r7, #16
 8002240:	4a58      	ldr	r2, [pc, #352]	; (80023a4 <vKeypadTask+0x5c0>)
 8002242:	2111      	movs	r1, #17
 8002244:	4618      	mov	r0, r3
 8002246:	f008 fc31 	bl	800aaac <sniprintf>
                snprintf(msg.line2, sizeof(msg.line2), "PIN OK");
 800224a:	f107 0310 	add.w	r3, r7, #16
 800224e:	3311      	adds	r3, #17
 8002250:	4a50      	ldr	r2, [pc, #320]	; (8002394 <vKeypadTask+0x5b0>)
 8002252:	2111      	movs	r1, #17
 8002254:	4618      	mov	r0, r3
 8002256:	f008 fc29 	bl	800aaac <sniprintf>
                xQueueSend(xLcdQ, &msg, 0);
 800225a:	4b4f      	ldr	r3, [pc, #316]	; (8002398 <vKeypadTask+0x5b4>)
 800225c:	6818      	ldr	r0, [r3, #0]
 800225e:	f107 0110 	add.w	r1, r7, #16
 8002262:	2300      	movs	r3, #0
 8002264:	2200      	movs	r2, #0
 8002266:	f006 fa7d 	bl	8008764 <xQueueGenericSend>

                idx = 0;
 800226a:	2300      	movs	r3, #0
 800226c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
                vTaskDelay(pdMS_TO_TICKS(200));
 8002270:	20c8      	movs	r0, #200	; 0xc8
 8002272:	f006 ff99 	bl	80091a8 <vTaskDelay>
            {
 8002276:	e042      	b.n	80022fe <vKeypadTask+0x51a>
            }
            else
            {
                const char *btmsg = "KEYPAD WRONG PIN\r\n";
 8002278:	4b4b      	ldr	r3, [pc, #300]	; (80023a8 <vKeypadTask+0x5c4>)
 800227a:	653b      	str	r3, [r7, #80]	; 0x50
                HAL_UART_Transmit(&BT_UART, (uint8_t *)btmsg, strlen(btmsg), HAL_MAX_DELAY);
 800227c:	6d38      	ldr	r0, [r7, #80]	; 0x50
 800227e:	f7fd ffa7 	bl	80001d0 <strlen>
 8002282:	4603      	mov	r3, r0
 8002284:	b29a      	uxth	r2, r3
 8002286:	f04f 33ff 	mov.w	r3, #4294967295
 800228a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800228c:	483f      	ldr	r0, [pc, #252]	; (800238c <vKeypadTask+0x5a8>)
 800228e:	f004 ff35 	bl	80070fc <HAL_UART_Transmit>

                snprintf(msg.line1, sizeof(msg.line1), "WRONG PIN");
 8002292:	f107 0310 	add.w	r3, r7, #16
 8002296:	4a45      	ldr	r2, [pc, #276]	; (80023ac <vKeypadTask+0x5c8>)
 8002298:	2111      	movs	r1, #17
 800229a:	4618      	mov	r0, r3
 800229c:	f008 fc06 	bl	800aaac <sniprintf>
                snprintf(msg.line2, sizeof(msg.line2), "TRY AGAIN");
 80022a0:	f107 0310 	add.w	r3, r7, #16
 80022a4:	3311      	adds	r3, #17
 80022a6:	4a42      	ldr	r2, [pc, #264]	; (80023b0 <vKeypadTask+0x5cc>)
 80022a8:	2111      	movs	r1, #17
 80022aa:	4618      	mov	r0, r3
 80022ac:	f008 fbfe 	bl	800aaac <sniprintf>
                xQueueSend(xLcdQ, &msg, 0);
 80022b0:	4b39      	ldr	r3, [pc, #228]	; (8002398 <vKeypadTask+0x5b4>)
 80022b2:	6818      	ldr	r0, [r3, #0]
 80022b4:	f107 0110 	add.w	r1, r7, #16
 80022b8:	2300      	movs	r3, #0
 80022ba:	2200      	movs	r2, #0
 80022bc:	f006 fa52 	bl	8008764 <xQueueGenericSend>

                idx = 0;
 80022c0:	2300      	movs	r3, #0
 80022c2:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
                vTaskDelay(pdMS_TO_TICKS(500));
 80022c6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80022ca:	f006 ff6d 	bl	80091a8 <vTaskDelay>
                snprintf(msg.line1, sizeof(msg.line1), "LOCKED");
 80022ce:	f107 0310 	add.w	r3, r7, #16
 80022d2:	4a38      	ldr	r2, [pc, #224]	; (80023b4 <vKeypadTask+0x5d0>)
 80022d4:	2111      	movs	r1, #17
 80022d6:	4618      	mov	r0, r3
 80022d8:	f008 fbe8 	bl	800aaac <sniprintf>
                snprintf(msg.line2, sizeof(msg.line2), "PIN: ----");
 80022dc:	f107 0310 	add.w	r3, r7, #16
 80022e0:	3311      	adds	r3, #17
 80022e2:	4a35      	ldr	r2, [pc, #212]	; (80023b8 <vKeypadTask+0x5d4>)
 80022e4:	2111      	movs	r1, #17
 80022e6:	4618      	mov	r0, r3
 80022e8:	f008 fbe0 	bl	800aaac <sniprintf>
                xQueueSend(xLcdQ, &msg, 0);
 80022ec:	4b2a      	ldr	r3, [pc, #168]	; (8002398 <vKeypadTask+0x5b4>)
 80022ee:	6818      	ldr	r0, [r3, #0]
 80022f0:	f107 0110 	add.w	r1, r7, #16
 80022f4:	2300      	movs	r3, #0
 80022f6:	2200      	movs	r2, #0
 80022f8:	f006 fa34 	bl	8008764 <xQueueGenericSend>
            }

            continue;
 80022fc:	e03e      	b.n	800237c <vKeypadTask+0x598>
 80022fe:	e03d      	b.n	800237c <vKeypadTask+0x598>
        }

        memset(msg.line1, ' ', sizeof(msg.line1));
 8002300:	f107 0310 	add.w	r3, r7, #16
 8002304:	2211      	movs	r2, #17
 8002306:	2120      	movs	r1, #32
 8002308:	4618      	mov	r0, r3
 800230a:	f008 fc33 	bl	800ab74 <memset>
        memset(msg.line2, ' ', sizeof(msg.line2));
 800230e:	f107 0310 	add.w	r3, r7, #16
 8002312:	3311      	adds	r3, #17
 8002314:	2211      	movs	r2, #17
 8002316:	2120      	movs	r1, #32
 8002318:	4618      	mov	r0, r3
 800231a:	f008 fc2b 	bl	800ab74 <memset>
        snprintf(msg.line1, sizeof(msg.line1), "LOCKED");
 800231e:	f107 0310 	add.w	r3, r7, #16
 8002322:	4a24      	ldr	r2, [pc, #144]	; (80023b4 <vKeypadTask+0x5d0>)
 8002324:	2111      	movs	r1, #17
 8002326:	4618      	mov	r0, r3
 8002328:	f008 fbc0 	bl	800aaac <sniprintf>
        snprintf(msg.line2, sizeof(msg.line2), "PIN: ");
 800232c:	f107 0310 	add.w	r3, r7, #16
 8002330:	3311      	adds	r3, #17
 8002332:	4a22      	ldr	r2, [pc, #136]	; (80023bc <vKeypadTask+0x5d8>)
 8002334:	2111      	movs	r1, #17
 8002336:	4618      	mov	r0, r3
 8002338:	f008 fbb8 	bl	800aaac <sniprintf>

        for (int i = 0; i < idx && i < PIN_LEN; i++)
 800233c:	2300      	movs	r3, #0
 800233e:	663b      	str	r3, [r7, #96]	; 0x60
 8002340:	e009      	b.n	8002356 <vKeypadTask+0x572>
        {
            msg.line2[5 + i] = '*';
 8002342:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002344:	3305      	adds	r3, #5
 8002346:	3368      	adds	r3, #104	; 0x68
 8002348:	443b      	add	r3, r7
 800234a:	222a      	movs	r2, #42	; 0x2a
 800234c:	f803 2c47 	strb.w	r2, [r3, #-71]
        for (int i = 0; i < idx && i < PIN_LEN; i++)
 8002350:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002352:	3301      	adds	r3, #1
 8002354:	663b      	str	r3, [r7, #96]	; 0x60
 8002356:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800235a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800235c:	429a      	cmp	r2, r3
 800235e:	da02      	bge.n	8002366 <vKeypadTask+0x582>
 8002360:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002362:	2b03      	cmp	r3, #3
 8002364:	dded      	ble.n	8002342 <vKeypadTask+0x55e>
        }
        msg.line2[5 + PIN_LEN] = '\0';
 8002366:	2300      	movs	r3, #0
 8002368:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a

        xQueueSend(xLcdQ, &msg, 0);
 800236c:	4b0a      	ldr	r3, [pc, #40]	; (8002398 <vKeypadTask+0x5b4>)
 800236e:	6818      	ldr	r0, [r3, #0]
 8002370:	f107 0110 	add.w	r1, r7, #16
 8002374:	2300      	movs	r3, #0
 8002376:	2200      	movs	r2, #0
 8002378:	f006 f9f4 	bl	8008764 <xQueueGenericSend>
    {
 800237c:	e553      	b.n	8001e26 <vKeypadTask+0x42>
 800237e:	bf00      	nop
 8002380:	0800c060 	.word	0x0800c060
 8002384:	200001e0 	.word	0x200001e0
 8002388:	0800bc64 	.word	0x0800bc64
 800238c:	200002ec 	.word	0x200002ec
 8002390:	0800bc74 	.word	0x0800bc74
 8002394:	0800bc7c 	.word	0x0800bc7c
 8002398:	200001e4 	.word	0x200001e4
 800239c:	0800c068 	.word	0x0800c068
 80023a0:	0800bc84 	.word	0x0800bc84
 80023a4:	0800bc94 	.word	0x0800bc94
 80023a8:	0800bc9c 	.word	0x0800bc9c
 80023ac:	0800bcb0 	.word	0x0800bcb0
 80023b0:	0800bcbc 	.word	0x0800bcbc
 80023b4:	0800bb90 	.word	0x0800bb90
 80023b8:	0800bb98 	.word	0x0800bb98
 80023bc:	0800bcc8 	.word	0x0800bcc8

080023c0 <vNfcTask>:
    }
}

void vNfcTask(void *argument)
{
 80023c0:	b5b0      	push	{r4, r5, r7, lr}
 80023c2:	b0c6      	sub	sp, #280	; 0x118
 80023c4:	af04      	add	r7, sp, #16
 80023c6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80023ca:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80023ce:	6018      	str	r0, [r3, #0]
    uint8_t status;
    uint8_t tagType[2] = {0};
 80023d0:	2300      	movs	r3, #0
 80023d2:	f8a7 30c8 	strh.w	r3, [r7, #200]	; 0xc8
    uint8_t uid[5]     = {0};
 80023d6:	2300      	movs	r3, #0
 80023d8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80023dc:	2300      	movs	r3, #0
 80023de:	f887 30c4 	strb.w	r3, [r7, #196]	; 0xc4
    LcdMsg_t msg;
    char dbg[80];

    HAL_UART_Transmit(&DBG_UART,
 80023e2:	f04f 33ff 	mov.w	r3, #4294967295
 80023e6:	2210      	movs	r2, #16
 80023e8:	49ce      	ldr	r1, [pc, #824]	; (8002724 <vNfcTask+0x364>)
 80023ea:	48cf      	ldr	r0, [pc, #828]	; (8002728 <vNfcTask+0x368>)
 80023ec:	f004 fe86 	bl	80070fc <HAL_UART_Transmit>
                      HAL_MAX_DELAY);

    for (;;)
    {
        // heart beat debug
        HAL_UART_Transmit(&DBG_UART,
 80023f0:	f04f 33ff 	mov.w	r3, #4294967295
 80023f4:	220e      	movs	r2, #14
 80023f6:	49cd      	ldr	r1, [pc, #820]	; (800272c <vNfcTask+0x36c>)
 80023f8:	48cb      	ldr	r0, [pc, #812]	; (8002728 <vNfcTask+0x368>)
 80023fa:	f004 fe7f 	bl	80070fc <HAL_UART_Transmit>
                          (uint8_t *)"NFC: loop...\r\n",
                          strlen("NFC: loop...\r\n"),
                          HAL_MAX_DELAY);

        // 1) scan
        status = MFRC522_Request(PICC_REQIDL, tagType);
 80023fe:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8002402:	4619      	mov	r1, r3
 8002404:	2026      	movs	r0, #38	; 0x26
 8002406:	f000 fec0 	bl	800318a <MFRC522_Request>
 800240a:	4603      	mov	r3, r0
 800240c:	f887 3107 	strb.w	r3, [r7, #263]	; 0x107

        // print status 
        int len = sprintf(dbg, "NFC: Request status=%d\r\n", status);
 8002410:	f897 2107 	ldrb.w	r2, [r7, #263]	; 0x107
 8002414:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002418:	49c5      	ldr	r1, [pc, #788]	; (8002730 <vNfcTask+0x370>)
 800241a:	4618      	mov	r0, r3
 800241c:	f008 fb7a 	bl	800ab14 <siprintf>
 8002420:	f8c7 0100 	str.w	r0, [r7, #256]	; 0x100
        HAL_UART_Transmit(&DBG_UART, (uint8_t *)dbg, len, HAL_MAX_DELAY);
 8002424:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8002428:	b29a      	uxth	r2, r3
 800242a:	f107 014c 	add.w	r1, r7, #76	; 0x4c
 800242e:	f04f 33ff 	mov.w	r3, #4294967295
 8002432:	48bd      	ldr	r0, [pc, #756]	; (8002728 <vNfcTask+0x368>)
 8002434:	f004 fe62 	bl	80070fc <HAL_UART_Transmit>

        if (status == MI_OK)
 8002438:	f897 3107 	ldrb.w	r3, [r7, #263]	; 0x107
 800243c:	2b00      	cmp	r3, #0
 800243e:	f040 82ac 	bne.w	800299a <vNfcTask+0x5da>
        {
            len = sprintf(dbg,
                          "NFC: Card detected, ATQA=%02X %02X\r\n",
                          tagType[0], tagType[1]);
 8002442:	f897 30c8 	ldrb.w	r3, [r7, #200]	; 0xc8
            len = sprintf(dbg,
 8002446:	461a      	mov	r2, r3
                          tagType[0], tagType[1]);
 8002448:	f897 30c9 	ldrb.w	r3, [r7, #201]	; 0xc9
            len = sprintf(dbg,
 800244c:	f107 004c 	add.w	r0, r7, #76	; 0x4c
 8002450:	49b8      	ldr	r1, [pc, #736]	; (8002734 <vNfcTask+0x374>)
 8002452:	f008 fb5f 	bl	800ab14 <siprintf>
 8002456:	f8c7 0100 	str.w	r0, [r7, #256]	; 0x100
            HAL_UART_Transmit(&DBG_UART, (uint8_t *)dbg, len, HAL_MAX_DELAY);
 800245a:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800245e:	b29a      	uxth	r2, r3
 8002460:	f107 014c 	add.w	r1, r7, #76	; 0x4c
 8002464:	f04f 33ff 	mov.w	r3, #4294967295
 8002468:	48af      	ldr	r0, [pc, #700]	; (8002728 <vNfcTask+0x368>)
 800246a:	f004 fe47 	bl	80070fc <HAL_UART_Transmit>

            status = MFRC522_Anticoll(uid);
 800246e:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8002472:	4618      	mov	r0, r3
 8002474:	f000 feae 	bl	80031d4 <MFRC522_Anticoll>
 8002478:	4603      	mov	r3, r0
 800247a:	f887 3107 	strb.w	r3, [r7, #263]	; 0x107

            len = sprintf(dbg, "NFC: Anticoll status=%d\r\n", status);
 800247e:	f897 2107 	ldrb.w	r2, [r7, #263]	; 0x107
 8002482:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002486:	49ac      	ldr	r1, [pc, #688]	; (8002738 <vNfcTask+0x378>)
 8002488:	4618      	mov	r0, r3
 800248a:	f008 fb43 	bl	800ab14 <siprintf>
 800248e:	f8c7 0100 	str.w	r0, [r7, #256]	; 0x100
            HAL_UART_Transmit(&DBG_UART, (uint8_t *)dbg, len, HAL_MAX_DELAY);
 8002492:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8002496:	b29a      	uxth	r2, r3
 8002498:	f107 014c 	add.w	r1, r7, #76	; 0x4c
 800249c:	f04f 33ff 	mov.w	r3, #4294967295
 80024a0:	48a1      	ldr	r0, [pc, #644]	; (8002728 <vNfcTask+0x368>)
 80024a2:	f004 fe2b 	bl	80070fc <HAL_UART_Transmit>

            if (status == MI_OK)
 80024a6:	f897 3107 	ldrb.w	r3, [r7, #263]	; 0x107
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	f040 825c 	bne.w	8002968 <vNfcTask+0x5a8>
            {
                len = sprintf(dbg,
                              "NFC: UID=%02X %02X %02X %02X %02X\r\n",
                              uid[0], uid[1], uid[2], uid[3], uid[4]);
 80024b0:	f897 30c0 	ldrb.w	r3, [r7, #192]	; 0xc0
                len = sprintf(dbg,
 80024b4:	461c      	mov	r4, r3
                              uid[0], uid[1], uid[2], uid[3], uid[4]);
 80024b6:	f897 30c1 	ldrb.w	r3, [r7, #193]	; 0xc1
                len = sprintf(dbg,
 80024ba:	461d      	mov	r5, r3
                              uid[0], uid[1], uid[2], uid[3], uid[4]);
 80024bc:	f897 30c2 	ldrb.w	r3, [r7, #194]	; 0xc2
 80024c0:	f897 20c3 	ldrb.w	r2, [r7, #195]	; 0xc3
 80024c4:	f897 10c4 	ldrb.w	r1, [r7, #196]	; 0xc4
                len = sprintf(dbg,
 80024c8:	f107 004c 	add.w	r0, r7, #76	; 0x4c
 80024cc:	9102      	str	r1, [sp, #8]
 80024ce:	9201      	str	r2, [sp, #4]
 80024d0:	9300      	str	r3, [sp, #0]
 80024d2:	462b      	mov	r3, r5
 80024d4:	4622      	mov	r2, r4
 80024d6:	4999      	ldr	r1, [pc, #612]	; (800273c <vNfcTask+0x37c>)
 80024d8:	f008 fb1c 	bl	800ab14 <siprintf>
 80024dc:	f8c7 0100 	str.w	r0, [r7, #256]	; 0x100
                HAL_UART_Transmit(&DBG_UART, (uint8_t *)dbg, len, HAL_MAX_DELAY);
 80024e0:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 80024e4:	b29a      	uxth	r2, r3
 80024e6:	f107 014c 	add.w	r1, r7, #76	; 0x4c
 80024ea:	f04f 33ff 	mov.w	r3, #4294967295
 80024ee:	488e      	ldr	r0, [pc, #568]	; (8002728 <vNfcTask+0x368>)
 80024f0:	f004 fe04 	bl	80070fc <HAL_UART_Transmit>

                snprintf(msg.line1, sizeof(msg.line1), "CARD DETECTED");
 80024f4:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80024f8:	4a91      	ldr	r2, [pc, #580]	; (8002740 <vNfcTask+0x380>)
 80024fa:	2111      	movs	r1, #17
 80024fc:	4618      	mov	r0, r3
 80024fe:	f008 fad5 	bl	800aaac <sniprintf>
                snprintf(msg.line2, sizeof(msg.line2),
                         "%02X%02X%02X%02X",
                         uid[0], uid[1], uid[2], uid[3]);
 8002502:	f897 30c0 	ldrb.w	r3, [r7, #192]	; 0xc0
                snprintf(msg.line2, sizeof(msg.line2),
 8002506:	461d      	mov	r5, r3
                         uid[0], uid[1], uid[2], uid[3]);
 8002508:	f897 30c1 	ldrb.w	r3, [r7, #193]	; 0xc1
                snprintf(msg.line2, sizeof(msg.line2),
 800250c:	461a      	mov	r2, r3
                         uid[0], uid[1], uid[2], uid[3]);
 800250e:	f897 30c2 	ldrb.w	r3, [r7, #194]	; 0xc2
                snprintf(msg.line2, sizeof(msg.line2),
 8002512:	4619      	mov	r1, r3
                         uid[0], uid[1], uid[2], uid[3]);
 8002514:	f897 30c3 	ldrb.w	r3, [r7, #195]	; 0xc3
                snprintf(msg.line2, sizeof(msg.line2),
 8002518:	461c      	mov	r4, r3
 800251a:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800251e:	f103 0011 	add.w	r0, r3, #17
 8002522:	9402      	str	r4, [sp, #8]
 8002524:	9101      	str	r1, [sp, #4]
 8002526:	9200      	str	r2, [sp, #0]
 8002528:	462b      	mov	r3, r5
 800252a:	4a86      	ldr	r2, [pc, #536]	; (8002744 <vNfcTask+0x384>)
 800252c:	2111      	movs	r1, #17
 800252e:	f008 fabd 	bl	800aaac <sniprintf>
                xQueueSend(xLcdQ, &msg, 0);
 8002532:	4b85      	ldr	r3, [pc, #532]	; (8002748 <vNfcTask+0x388>)
 8002534:	6818      	ldr	r0, [r3, #0]
 8002536:	f107 019c 	add.w	r1, r7, #156	; 0x9c
 800253a:	2300      	movs	r3, #0
 800253c:	2200      	movs	r2, #0
 800253e:	f006 f911 	bl	8008764 <xQueueGenericSend>

                if (gNfcMode == NFC_MODE_ADD_CARD)
 8002542:	4b82      	ldr	r3, [pc, #520]	; (800274c <vNfcTask+0x38c>)
 8002544:	781b      	ldrb	r3, [r3, #0]
 8002546:	b2db      	uxtb	r3, r3
 8002548:	2b01      	cmp	r3, #1
 800254a:	f040 80aa 	bne.w	80026a2 <vNfcTask+0x2e2>
                {
                    HAL_UART_Transmit(&DBG_UART,
 800254e:	f04f 33ff 	mov.w	r3, #4294967295
 8002552:	2214      	movs	r2, #20
 8002554:	497e      	ldr	r1, [pc, #504]	; (8002750 <vNfcTask+0x390>)
 8002556:	4874      	ldr	r0, [pc, #464]	; (8002728 <vNfcTask+0x368>)
 8002558:	f004 fdd0 	bl	80070fc <HAL_UART_Transmit>
                                    (uint8_t *)"NFC: ADD_CARD mode\r\n",
                                    strlen("NFC: ADD_CARD mode\r\n"),
                                    HAL_MAX_DELAY);

                    carddb_status_t st = Nfc_AddCard(uid);
 800255c:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8002560:	4618      	mov	r0, r3
 8002562:	f7ff fb97 	bl	8001c94 <Nfc_AddCard>
 8002566:	4603      	mov	r3, r0
 8002568:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
                    

                    if (st == CARDDB_OK)
 800256c:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 8002570:	2b00      	cmp	r3, #0
 8002572:	d127      	bne.n	80025c4 <vNfcTask+0x204>
                    {
                        const char *btmsg = "ADD CARD OK\r\n";
 8002574:	4b77      	ldr	r3, [pc, #476]	; (8002754 <vNfcTask+0x394>)
 8002576:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
                        HAL_UART_Transmit(&BT_UART,
                                        (uint8_t *)btmsg,
                                        strlen(btmsg),
 800257a:	f8d7 00cc 	ldr.w	r0, [r7, #204]	; 0xcc
 800257e:	f7fd fe27 	bl	80001d0 <strlen>
 8002582:	4603      	mov	r3, r0
                        HAL_UART_Transmit(&BT_UART,
 8002584:	b29a      	uxth	r2, r3
 8002586:	f04f 33ff 	mov.w	r3, #4294967295
 800258a:	f8d7 10cc 	ldr.w	r1, [r7, #204]	; 0xcc
 800258e:	4872      	ldr	r0, [pc, #456]	; (8002758 <vNfcTask+0x398>)
 8002590:	f004 fdb4 	bl	80070fc <HAL_UART_Transmit>
                                        HAL_MAX_DELAY);

                        snprintf(msg.line1, sizeof(msg.line1), "CARD SAVED");
 8002594:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002598:	4a70      	ldr	r2, [pc, #448]	; (800275c <vNfcTask+0x39c>)
 800259a:	2111      	movs	r1, #17
 800259c:	4618      	mov	r0, r3
 800259e:	f008 fa85 	bl	800aaac <sniprintf>
                        snprintf(msg.line2, sizeof(msg.line2), "UID ADDED");
 80025a2:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80025a6:	3311      	adds	r3, #17
 80025a8:	4a6d      	ldr	r2, [pc, #436]	; (8002760 <vNfcTask+0x3a0>)
 80025aa:	2111      	movs	r1, #17
 80025ac:	4618      	mov	r0, r3
 80025ae:	f008 fa7d 	bl	800aaac <sniprintf>
                        xQueueSend(xLcdQ, &msg, 0);
 80025b2:	4b65      	ldr	r3, [pc, #404]	; (8002748 <vNfcTask+0x388>)
 80025b4:	6818      	ldr	r0, [r3, #0]
 80025b6:	f107 019c 	add.w	r1, r7, #156	; 0x9c
 80025ba:	2300      	movs	r3, #0
 80025bc:	2200      	movs	r2, #0
 80025be:	f006 f8d1 	bl	8008764 <xQueueGenericSend>
 80025c2:	e066      	b.n	8002692 <vNfcTask+0x2d2>
                    }
                    else if (st == CARDDB_ERR_FULL)
 80025c4:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 80025c8:	2b01      	cmp	r3, #1
 80025ca:	d127      	bne.n	800261c <vNfcTask+0x25c>
                    {
                        const char *btmsg = "ADD FAIL: FLASH FULL\r\n";
 80025cc:	4b65      	ldr	r3, [pc, #404]	; (8002764 <vNfcTask+0x3a4>)
 80025ce:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
                        HAL_UART_Transmit(&BT_UART,
                                        (uint8_t *)btmsg,
                                        strlen(btmsg),
 80025d2:	f8d7 00d0 	ldr.w	r0, [r7, #208]	; 0xd0
 80025d6:	f7fd fdfb 	bl	80001d0 <strlen>
 80025da:	4603      	mov	r3, r0
                        HAL_UART_Transmit(&BT_UART,
 80025dc:	b29a      	uxth	r2, r3
 80025de:	f04f 33ff 	mov.w	r3, #4294967295
 80025e2:	f8d7 10d0 	ldr.w	r1, [r7, #208]	; 0xd0
 80025e6:	485c      	ldr	r0, [pc, #368]	; (8002758 <vNfcTask+0x398>)
 80025e8:	f004 fd88 	bl	80070fc <HAL_UART_Transmit>
                                        HAL_MAX_DELAY);

                        snprintf(msg.line1, sizeof(msg.line1), "ADD FAIL");
 80025ec:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80025f0:	4a5d      	ldr	r2, [pc, #372]	; (8002768 <vNfcTask+0x3a8>)
 80025f2:	2111      	movs	r1, #17
 80025f4:	4618      	mov	r0, r3
 80025f6:	f008 fa59 	bl	800aaac <sniprintf>
                        snprintf(msg.line2, sizeof(msg.line2), "FLASH FULL");
 80025fa:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80025fe:	3311      	adds	r3, #17
 8002600:	4a5a      	ldr	r2, [pc, #360]	; (800276c <vNfcTask+0x3ac>)
 8002602:	2111      	movs	r1, #17
 8002604:	4618      	mov	r0, r3
 8002606:	f008 fa51 	bl	800aaac <sniprintf>
                        xQueueSend(xLcdQ, &msg, 0);
 800260a:	4b4f      	ldr	r3, [pc, #316]	; (8002748 <vNfcTask+0x388>)
 800260c:	6818      	ldr	r0, [r3, #0]
 800260e:	f107 019c 	add.w	r1, r7, #156	; 0x9c
 8002612:	2300      	movs	r3, #0
 8002614:	2200      	movs	r2, #0
 8002616:	f006 f8a5 	bl	8008764 <xQueueGenericSend>
 800261a:	e03a      	b.n	8002692 <vNfcTask+0x2d2>
                    }
                    else
                    {
                        char dbg2[64];
                        int len2 = sprintf(dbg2, "ADD ERR, st=%d\r\n", (int)st);
 800261c:	f897 20df 	ldrb.w	r2, [r7, #223]	; 0xdf
 8002620:	f107 0308 	add.w	r3, r7, #8
 8002624:	4952      	ldr	r1, [pc, #328]	; (8002770 <vNfcTask+0x3b0>)
 8002626:	4618      	mov	r0, r3
 8002628:	f008 fa74 	bl	800ab14 <siprintf>
 800262c:	f8c7 00d8 	str.w	r0, [r7, #216]	; 0xd8
                        HAL_UART_Transmit(&DBG_UART, (uint8_t*)dbg2, len2, HAL_MAX_DELAY);
 8002630:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8002634:	b29a      	uxth	r2, r3
 8002636:	f107 0108 	add.w	r1, r7, #8
 800263a:	f04f 33ff 	mov.w	r3, #4294967295
 800263e:	483a      	ldr	r0, [pc, #232]	; (8002728 <vNfcTask+0x368>)
 8002640:	f004 fd5c 	bl	80070fc <HAL_UART_Transmit>
                        const char *btmsg = "ADD FAIL: FLASH ERR\r\n";
 8002644:	4b4b      	ldr	r3, [pc, #300]	; (8002774 <vNfcTask+0x3b4>)
 8002646:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
                        HAL_UART_Transmit(&BT_UART,
                                        (uint8_t *)btmsg,
                                        strlen(btmsg),
 800264a:	f8d7 00d4 	ldr.w	r0, [r7, #212]	; 0xd4
 800264e:	f7fd fdbf 	bl	80001d0 <strlen>
 8002652:	4603      	mov	r3, r0
                        HAL_UART_Transmit(&BT_UART,
 8002654:	b29a      	uxth	r2, r3
 8002656:	f04f 33ff 	mov.w	r3, #4294967295
 800265a:	f8d7 10d4 	ldr.w	r1, [r7, #212]	; 0xd4
 800265e:	483e      	ldr	r0, [pc, #248]	; (8002758 <vNfcTask+0x398>)
 8002660:	f004 fd4c 	bl	80070fc <HAL_UART_Transmit>
                                        HAL_MAX_DELAY);

                        snprintf(msg.line1, sizeof(msg.line1), "ADD FAIL");
 8002664:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002668:	4a3f      	ldr	r2, [pc, #252]	; (8002768 <vNfcTask+0x3a8>)
 800266a:	2111      	movs	r1, #17
 800266c:	4618      	mov	r0, r3
 800266e:	f008 fa1d 	bl	800aaac <sniprintf>
                        snprintf(msg.line2, sizeof(msg.line2), "FLASH ERR");
 8002672:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002676:	3311      	adds	r3, #17
 8002678:	4a3f      	ldr	r2, [pc, #252]	; (8002778 <vNfcTask+0x3b8>)
 800267a:	2111      	movs	r1, #17
 800267c:	4618      	mov	r0, r3
 800267e:	f008 fa15 	bl	800aaac <sniprintf>
                        xQueueSend(xLcdQ, &msg, 0);
 8002682:	4b31      	ldr	r3, [pc, #196]	; (8002748 <vNfcTask+0x388>)
 8002684:	6818      	ldr	r0, [r3, #0]
 8002686:	f107 019c 	add.w	r1, r7, #156	; 0x9c
 800268a:	2300      	movs	r3, #0
 800268c:	2200      	movs	r2, #0
 800268e:	f006 f869 	bl	8008764 <xQueueGenericSend>
                    }

                    gNfcMode = NFC_MODE_NORMAL;
 8002692:	4b2e      	ldr	r3, [pc, #184]	; (800274c <vNfcTask+0x38c>)
 8002694:	2200      	movs	r2, #0
 8002696:	701a      	strb	r2, [r3, #0]
                    vTaskDelay(pdMS_TO_TICKS(1000));
 8002698:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800269c:	f006 fd84 	bl	80091a8 <vTaskDelay>
 80026a0:	e6a6      	b.n	80023f0 <vNfcTask+0x30>
                }

                else if (gNfcMode == NFC_MODE_DELETE_CARD)
 80026a2:	4b2a      	ldr	r3, [pc, #168]	; (800274c <vNfcTask+0x38c>)
 80026a4:	781b      	ldrb	r3, [r3, #0]
 80026a6:	b2db      	uxtb	r3, r3
 80026a8:	2b02      	cmp	r3, #2
 80026aa:	f040 80de 	bne.w	800286a <vNfcTask+0x4aa>
                {
                    HAL_UART_Transmit(&DBG_UART,
 80026ae:	f04f 33ff 	mov.w	r3, #4294967295
 80026b2:	2217      	movs	r2, #23
 80026b4:	4931      	ldr	r1, [pc, #196]	; (800277c <vNfcTask+0x3bc>)
 80026b6:	481c      	ldr	r0, [pc, #112]	; (8002728 <vNfcTask+0x368>)
 80026b8:	f004 fd20 	bl	80070fc <HAL_UART_Transmit>
                                    (uint8_t *)"NFC: DELETE_CARD mode\r\n",
                                    strlen("NFC: DELETE_CARD mode\r\n"),
                                    HAL_MAX_DELAY);

                carddb_status_t st = Nfc_DeleteCard(uid);
 80026bc:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 80026c0:	4618      	mov	r0, r3
 80026c2:	f7ff faf3 	bl	8001cac <Nfc_DeleteCard>
 80026c6:	4603      	mov	r3, r0
 80026c8:	f887 30f3 	strb.w	r3, [r7, #243]	; 0xf3

                if (st == CARDDB_OK)
 80026cc:	f897 30f3 	ldrb.w	r3, [r7, #243]	; 0xf3
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d15b      	bne.n	800278c <vNfcTask+0x3cc>
                {
                    const char *btmsg = "DELETE OK\r\n";
 80026d4:	4b2a      	ldr	r3, [pc, #168]	; (8002780 <vNfcTask+0x3c0>)
 80026d6:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
                    HAL_UART_Transmit(&BT_UART,
                                    (uint8_t *)btmsg,
                                    strlen(btmsg),
 80026da:	f8d7 00e0 	ldr.w	r0, [r7, #224]	; 0xe0
 80026de:	f7fd fd77 	bl	80001d0 <strlen>
 80026e2:	4603      	mov	r3, r0
                    HAL_UART_Transmit(&BT_UART,
 80026e4:	b29a      	uxth	r2, r3
 80026e6:	f04f 33ff 	mov.w	r3, #4294967295
 80026ea:	f8d7 10e0 	ldr.w	r1, [r7, #224]	; 0xe0
 80026ee:	481a      	ldr	r0, [pc, #104]	; (8002758 <vNfcTask+0x398>)
 80026f0:	f004 fd04 	bl	80070fc <HAL_UART_Transmit>
                                    HAL_MAX_DELAY);

                    snprintf(msg.line1, sizeof(msg.line1), "CARD DELETED");
 80026f4:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80026f8:	4a22      	ldr	r2, [pc, #136]	; (8002784 <vNfcTask+0x3c4>)
 80026fa:	2111      	movs	r1, #17
 80026fc:	4618      	mov	r0, r3
 80026fe:	f008 f9d5 	bl	800aaac <sniprintf>
                    snprintf(msg.line2, sizeof(msg.line2), "SUCCESS");
 8002702:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002706:	3311      	adds	r3, #17
 8002708:	4a1f      	ldr	r2, [pc, #124]	; (8002788 <vNfcTask+0x3c8>)
 800270a:	2111      	movs	r1, #17
 800270c:	4618      	mov	r0, r3
 800270e:	f008 f9cd 	bl	800aaac <sniprintf>
                    xQueueSend(xLcdQ, &msg, 0);
 8002712:	4b0d      	ldr	r3, [pc, #52]	; (8002748 <vNfcTask+0x388>)
 8002714:	6818      	ldr	r0, [r3, #0]
 8002716:	f107 019c 	add.w	r1, r7, #156	; 0x9c
 800271a:	2300      	movs	r3, #0
 800271c:	2200      	movs	r2, #0
 800271e:	f006 f821 	bl	8008764 <xQueueGenericSend>
 8002722:	e09a      	b.n	800285a <vNfcTask+0x49a>
 8002724:	0800bcd0 	.word	0x0800bcd0
 8002728:	20000334 	.word	0x20000334
 800272c:	0800bce4 	.word	0x0800bce4
 8002730:	0800bcf4 	.word	0x0800bcf4
 8002734:	0800bd10 	.word	0x0800bd10
 8002738:	0800bd38 	.word	0x0800bd38
 800273c:	0800bd54 	.word	0x0800bd54
 8002740:	0800bd78 	.word	0x0800bd78
 8002744:	0800bd88 	.word	0x0800bd88
 8002748:	200001e4 	.word	0x200001e4
 800274c:	200001dc 	.word	0x200001dc
 8002750:	0800bd9c 	.word	0x0800bd9c
 8002754:	0800bdb4 	.word	0x0800bdb4
 8002758:	200002ec 	.word	0x200002ec
 800275c:	0800bdc4 	.word	0x0800bdc4
 8002760:	0800bdd0 	.word	0x0800bdd0
 8002764:	0800bddc 	.word	0x0800bddc
 8002768:	0800bdf4 	.word	0x0800bdf4
 800276c:	0800be00 	.word	0x0800be00
 8002770:	0800be0c 	.word	0x0800be0c
 8002774:	0800be20 	.word	0x0800be20
 8002778:	0800be38 	.word	0x0800be38
 800277c:	0800be44 	.word	0x0800be44
 8002780:	0800be5c 	.word	0x0800be5c
 8002784:	0800be68 	.word	0x0800be68
 8002788:	0800be78 	.word	0x0800be78
                }
                else if (st == CARDDB_ERR_NOT_FOUND)
 800278c:	f897 30f3 	ldrb.w	r3, [r7, #243]	; 0xf3
 8002790:	2b02      	cmp	r3, #2
 8002792:	d127      	bne.n	80027e4 <vNfcTask+0x424>
                {
                    const char *btmsg = "DELETE FAIL\r\n";
 8002794:	4b83      	ldr	r3, [pc, #524]	; (80029a4 <vNfcTask+0x5e4>)
 8002796:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
                    HAL_UART_Transmit(&BT_UART,
                                    (uint8_t *)btmsg,
                                    strlen(btmsg),
 800279a:	f8d7 00e4 	ldr.w	r0, [r7, #228]	; 0xe4
 800279e:	f7fd fd17 	bl	80001d0 <strlen>
 80027a2:	4603      	mov	r3, r0
                    HAL_UART_Transmit(&BT_UART,
 80027a4:	b29a      	uxth	r2, r3
 80027a6:	f04f 33ff 	mov.w	r3, #4294967295
 80027aa:	f8d7 10e4 	ldr.w	r1, [r7, #228]	; 0xe4
 80027ae:	487e      	ldr	r0, [pc, #504]	; (80029a8 <vNfcTask+0x5e8>)
 80027b0:	f004 fca4 	bl	80070fc <HAL_UART_Transmit>
                                    HAL_MAX_DELAY);

                    snprintf(msg.line1, sizeof(msg.line1), "DELETE FAIL");
 80027b4:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80027b8:	4a7c      	ldr	r2, [pc, #496]	; (80029ac <vNfcTask+0x5ec>)
 80027ba:	2111      	movs	r1, #17
 80027bc:	4618      	mov	r0, r3
 80027be:	f008 f975 	bl	800aaac <sniprintf>
                    snprintf(msg.line2, sizeof(msg.line2), "NOT FOUND");
 80027c2:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80027c6:	3311      	adds	r3, #17
 80027c8:	4a79      	ldr	r2, [pc, #484]	; (80029b0 <vNfcTask+0x5f0>)
 80027ca:	2111      	movs	r1, #17
 80027cc:	4618      	mov	r0, r3
 80027ce:	f008 f96d 	bl	800aaac <sniprintf>
                    xQueueSend(xLcdQ, &msg, 0);
 80027d2:	4b78      	ldr	r3, [pc, #480]	; (80029b4 <vNfcTask+0x5f4>)
 80027d4:	6818      	ldr	r0, [r3, #0]
 80027d6:	f107 019c 	add.w	r1, r7, #156	; 0x9c
 80027da:	2300      	movs	r3, #0
 80027dc:	2200      	movs	r2, #0
 80027de:	f005 ffc1 	bl	8008764 <xQueueGenericSend>
 80027e2:	e03a      	b.n	800285a <vNfcTask+0x49a>
                }
                else
                {
                    char dbg2[64];
                    int len2 = sprintf(dbg2, "DEL ERR, st=%d\r\n", (int)st);
 80027e4:	f897 20f3 	ldrb.w	r2, [r7, #243]	; 0xf3
 80027e8:	f107 0308 	add.w	r3, r7, #8
 80027ec:	4972      	ldr	r1, [pc, #456]	; (80029b8 <vNfcTask+0x5f8>)
 80027ee:	4618      	mov	r0, r3
 80027f0:	f008 f990 	bl	800ab14 <siprintf>
 80027f4:	f8c7 00ec 	str.w	r0, [r7, #236]	; 0xec
                    HAL_UART_Transmit(&DBG_UART, (uint8_t*)dbg2, len2, HAL_MAX_DELAY);
 80027f8:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 80027fc:	b29a      	uxth	r2, r3
 80027fe:	f107 0108 	add.w	r1, r7, #8
 8002802:	f04f 33ff 	mov.w	r3, #4294967295
 8002806:	486d      	ldr	r0, [pc, #436]	; (80029bc <vNfcTask+0x5fc>)
 8002808:	f004 fc78 	bl	80070fc <HAL_UART_Transmit>
                    const char *btmsg = "DELETE FAIL: FLASH ERR\r\n";
 800280c:	4b6c      	ldr	r3, [pc, #432]	; (80029c0 <vNfcTask+0x600>)
 800280e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
                    HAL_UART_Transmit(&BT_UART,
                                    (uint8_t *)btmsg,
                                    strlen(btmsg),
 8002812:	f8d7 00e8 	ldr.w	r0, [r7, #232]	; 0xe8
 8002816:	f7fd fcdb 	bl	80001d0 <strlen>
 800281a:	4603      	mov	r3, r0
                    HAL_UART_Transmit(&BT_UART,
 800281c:	b29a      	uxth	r2, r3
 800281e:	f04f 33ff 	mov.w	r3, #4294967295
 8002822:	f8d7 10e8 	ldr.w	r1, [r7, #232]	; 0xe8
 8002826:	4860      	ldr	r0, [pc, #384]	; (80029a8 <vNfcTask+0x5e8>)
 8002828:	f004 fc68 	bl	80070fc <HAL_UART_Transmit>
                                    HAL_MAX_DELAY);

                    snprintf(msg.line1, sizeof(msg.line1), "DELETE FAIL");
 800282c:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002830:	4a5e      	ldr	r2, [pc, #376]	; (80029ac <vNfcTask+0x5ec>)
 8002832:	2111      	movs	r1, #17
 8002834:	4618      	mov	r0, r3
 8002836:	f008 f939 	bl	800aaac <sniprintf>
                    snprintf(msg.line2, sizeof(msg.line2), "FLASH ERR");
 800283a:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800283e:	3311      	adds	r3, #17
 8002840:	4a60      	ldr	r2, [pc, #384]	; (80029c4 <vNfcTask+0x604>)
 8002842:	2111      	movs	r1, #17
 8002844:	4618      	mov	r0, r3
 8002846:	f008 f931 	bl	800aaac <sniprintf>
                    xQueueSend(xLcdQ, &msg, 0);
 800284a:	4b5a      	ldr	r3, [pc, #360]	; (80029b4 <vNfcTask+0x5f4>)
 800284c:	6818      	ldr	r0, [r3, #0]
 800284e:	f107 019c 	add.w	r1, r7, #156	; 0x9c
 8002852:	2300      	movs	r3, #0
 8002854:	2200      	movs	r2, #0
 8002856:	f005 ff85 	bl	8008764 <xQueueGenericSend>
                }

                    gNfcMode = NFC_MODE_NORMAL;
 800285a:	4b5b      	ldr	r3, [pc, #364]	; (80029c8 <vNfcTask+0x608>)
 800285c:	2200      	movs	r2, #0
 800285e:	701a      	strb	r2, [r3, #0]
                    vTaskDelay(pdMS_TO_TICKS(800));
 8002860:	f44f 7048 	mov.w	r0, #800	; 0x320
 8002864:	f006 fca0 	bl	80091a8 <vTaskDelay>
 8002868:	e5c2      	b.n	80023f0 <vNfcTask+0x30>
                }

                else
                {
                    HAL_UART_Transmit(&DBG_UART,
 800286a:	f04f 33ff 	mov.w	r3, #4294967295
 800286e:	2212      	movs	r2, #18
 8002870:	4956      	ldr	r1, [pc, #344]	; (80029cc <vNfcTask+0x60c>)
 8002872:	4852      	ldr	r0, [pc, #328]	; (80029bc <vNfcTask+0x5fc>)
 8002874:	f004 fc42 	bl	80070fc <HAL_UART_Transmit>
                                      (uint8_t *)"NFC: NORMAL mode\r\n",
                                      strlen("NFC: NORMAL mode\r\n"),
                                      HAL_MAX_DELAY);

                    if (Nfc_IsAuthorized(uid))
 8002878:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 800287c:	4618      	mov	r0, r3
 800287e:	f7ff fa21 	bl	8001cc4 <Nfc_IsAuthorized>
 8002882:	4603      	mov	r3, r0
 8002884:	2b00      	cmp	r3, #0
 8002886:	d043      	beq.n	8002910 <vNfcTask+0x550>
                    {
                        uint8_t evt = '1';
 8002888:	2331      	movs	r3, #49	; 0x31
 800288a:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
                        xQueueSend(xEventQueue, &evt, 0);
 800288e:	4b50      	ldr	r3, [pc, #320]	; (80029d0 <vNfcTask+0x610>)
 8002890:	6818      	ldr	r0, [r3, #0]
 8002892:	f107 014b 	add.w	r1, r7, #75	; 0x4b
 8002896:	2300      	movs	r3, #0
 8002898:	2200      	movs	r2, #0
 800289a:	f005 ff63 	bl	8008764 <xQueueGenericSend>

                        const char *btmsg = "NFC AUTH UNLOCK\r\n";
 800289e:	4b4d      	ldr	r3, [pc, #308]	; (80029d4 <vNfcTask+0x614>)
 80028a0:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
                        HAL_UART_Transmit(&BT_UART,
                                          (uint8_t *)btmsg,
                                          strlen(btmsg),
 80028a4:	f8d7 00f4 	ldr.w	r0, [r7, #244]	; 0xf4
 80028a8:	f7fd fc92 	bl	80001d0 <strlen>
 80028ac:	4603      	mov	r3, r0
                        HAL_UART_Transmit(&BT_UART,
 80028ae:	b29a      	uxth	r2, r3
 80028b0:	f04f 33ff 	mov.w	r3, #4294967295
 80028b4:	f8d7 10f4 	ldr.w	r1, [r7, #244]	; 0xf4
 80028b8:	483b      	ldr	r0, [pc, #236]	; (80029a8 <vNfcTask+0x5e8>)
 80028ba:	f004 fc1f 	bl	80070fc <HAL_UART_Transmit>
                                          HAL_MAX_DELAY);

                        snprintf(msg.line1, sizeof(msg.line1), "NFC UNLOCK");
 80028be:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80028c2:	4a45      	ldr	r2, [pc, #276]	; (80029d8 <vNfcTask+0x618>)
 80028c4:	2111      	movs	r1, #17
 80028c6:	4618      	mov	r0, r3
 80028c8:	f008 f8f0 	bl	800aaac <sniprintf>
                        snprintf(msg.line2, sizeof(msg.line2), "AUTHORIZED");
 80028cc:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80028d0:	3311      	adds	r3, #17
 80028d2:	4a42      	ldr	r2, [pc, #264]	; (80029dc <vNfcTask+0x61c>)
 80028d4:	2111      	movs	r1, #17
 80028d6:	4618      	mov	r0, r3
 80028d8:	f008 f8e8 	bl	800aaac <sniprintf>
                        xQueueSend(xLcdQ, &msg, 0);
 80028dc:	4b35      	ldr	r3, [pc, #212]	; (80029b4 <vNfcTask+0x5f4>)
 80028de:	6818      	ldr	r0, [r3, #0]
 80028e0:	f107 019c 	add.w	r1, r7, #156	; 0x9c
 80028e4:	2300      	movs	r3, #0
 80028e6:	2200      	movs	r2, #0
 80028e8:	f005 ff3c 	bl	8008764 <xQueueGenericSend>

                        HAL_GPIO_TogglePin(GPIOD, LD6_Pin);
 80028ec:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80028f0:	483b      	ldr	r0, [pc, #236]	; (80029e0 <vNfcTask+0x620>)
 80028f2:	f002 fc62 	bl	80051ba <HAL_GPIO_TogglePin>
                        vTaskDelay(pdMS_TO_TICKS(150));
 80028f6:	2096      	movs	r0, #150	; 0x96
 80028f8:	f006 fc56 	bl	80091a8 <vTaskDelay>
                        HAL_GPIO_TogglePin(GPIOD, LD6_Pin);
 80028fc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002900:	4837      	ldr	r0, [pc, #220]	; (80029e0 <vNfcTask+0x620>)
 8002902:	f002 fc5a 	bl	80051ba <HAL_GPIO_TogglePin>

                        vTaskDelay(pdMS_TO_TICKS(800));
 8002906:	f44f 7048 	mov.w	r0, #800	; 0x320
 800290a:	f006 fc4d 	bl	80091a8 <vTaskDelay>
 800290e:	e56f      	b.n	80023f0 <vNfcTask+0x30>
                    }
                    else
                    {
                        const char *btmsg = "NFC UNKNOWN CARD\r\n";
 8002910:	4b34      	ldr	r3, [pc, #208]	; (80029e4 <vNfcTask+0x624>)
 8002912:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
                        HAL_UART_Transmit(&BT_UART,
                                          (uint8_t *)btmsg,
                                          strlen(btmsg),
 8002916:	f8d7 00f8 	ldr.w	r0, [r7, #248]	; 0xf8
 800291a:	f7fd fc59 	bl	80001d0 <strlen>
 800291e:	4603      	mov	r3, r0
                        HAL_UART_Transmit(&BT_UART,
 8002920:	b29a      	uxth	r2, r3
 8002922:	f04f 33ff 	mov.w	r3, #4294967295
 8002926:	f8d7 10f8 	ldr.w	r1, [r7, #248]	; 0xf8
 800292a:	481f      	ldr	r0, [pc, #124]	; (80029a8 <vNfcTask+0x5e8>)
 800292c:	f004 fbe6 	bl	80070fc <HAL_UART_Transmit>
                                          HAL_MAX_DELAY);

                        snprintf(msg.line1, sizeof(msg.line1), "CARD DENIED");
 8002930:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002934:	4a2c      	ldr	r2, [pc, #176]	; (80029e8 <vNfcTask+0x628>)
 8002936:	2111      	movs	r1, #17
 8002938:	4618      	mov	r0, r3
 800293a:	f008 f8b7 	bl	800aaac <sniprintf>
                        snprintf(msg.line2, sizeof(msg.line2), "NOT AUTH");
 800293e:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002942:	3311      	adds	r3, #17
 8002944:	4a29      	ldr	r2, [pc, #164]	; (80029ec <vNfcTask+0x62c>)
 8002946:	2111      	movs	r1, #17
 8002948:	4618      	mov	r0, r3
 800294a:	f008 f8af 	bl	800aaac <sniprintf>
                        xQueueSend(xLcdQ, &msg, 0);
 800294e:	4b19      	ldr	r3, [pc, #100]	; (80029b4 <vNfcTask+0x5f4>)
 8002950:	6818      	ldr	r0, [r3, #0]
 8002952:	f107 019c 	add.w	r1, r7, #156	; 0x9c
 8002956:	2300      	movs	r3, #0
 8002958:	2200      	movs	r2, #0
 800295a:	f005 ff03 	bl	8008764 <xQueueGenericSend>

                        vTaskDelay(pdMS_TO_TICKS(800));
 800295e:	f44f 7048 	mov.w	r0, #800	; 0x320
 8002962:	f006 fc21 	bl	80091a8 <vTaskDelay>
 8002966:	e543      	b.n	80023f0 <vNfcTask+0x30>
                    }
                }
            }
            else
            {
                int len2 = sprintf(dbg,
 8002968:	f897 2107 	ldrb.w	r2, [r7, #263]	; 0x107
 800296c:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002970:	491f      	ldr	r1, [pc, #124]	; (80029f0 <vNfcTask+0x630>)
 8002972:	4618      	mov	r0, r3
 8002974:	f008 f8ce 	bl	800ab14 <siprintf>
 8002978:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
                                   "NFC: Anticoll failed, status=%d\r\n",
                                   status);
                HAL_UART_Transmit(&DBG_UART, (uint8_t *)dbg, len2, HAL_MAX_DELAY);
 800297c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002980:	b29a      	uxth	r2, r3
 8002982:	f107 014c 	add.w	r1, r7, #76	; 0x4c
 8002986:	f04f 33ff 	mov.w	r3, #4294967295
 800298a:	480c      	ldr	r0, [pc, #48]	; (80029bc <vNfcTask+0x5fc>)
 800298c:	f004 fbb6 	bl	80070fc <HAL_UART_Transmit>

                vTaskDelay(pdMS_TO_TICKS(300));
 8002990:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8002994:	f006 fc08 	bl	80091a8 <vTaskDelay>
 8002998:	e52a      	b.n	80023f0 <vNfcTask+0x30>
            }
        }
        else
        {
            vTaskDelay(pdMS_TO_TICKS(300));
 800299a:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800299e:	f006 fc03 	bl	80091a8 <vTaskDelay>
    {
 80029a2:	e525      	b.n	80023f0 <vNfcTask+0x30>
 80029a4:	0800be80 	.word	0x0800be80
 80029a8:	200002ec 	.word	0x200002ec
 80029ac:	0800be90 	.word	0x0800be90
 80029b0:	0800be9c 	.word	0x0800be9c
 80029b4:	200001e4 	.word	0x200001e4
 80029b8:	0800bea8 	.word	0x0800bea8
 80029bc:	20000334 	.word	0x20000334
 80029c0:	0800bebc 	.word	0x0800bebc
 80029c4:	0800be38 	.word	0x0800be38
 80029c8:	200001dc 	.word	0x200001dc
 80029cc:	0800bed8 	.word	0x0800bed8
 80029d0:	200001e0 	.word	0x200001e0
 80029d4:	0800beec 	.word	0x0800beec
 80029d8:	0800bf00 	.word	0x0800bf00
 80029dc:	0800bf0c 	.word	0x0800bf0c
 80029e0:	40020c00 	.word	0x40020c00
 80029e4:	0800bf18 	.word	0x0800bf18
 80029e8:	0800bf2c 	.word	0x0800bf2c
 80029ec:	0800bf38 	.word	0x0800bf38
 80029f0:	0800bf44 	.word	0x0800bf44

080029f4 <HAL_UART_RxCpltCallback>:
        }
    }
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80029f4:	b580      	push	{r7, lr}
 80029f6:	b084      	sub	sp, #16
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	6078      	str	r0, [r7, #4]
    if (huart == &huart2)
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	4a13      	ldr	r2, [pc, #76]	; (8002a4c <HAL_UART_RxCpltCallback+0x58>)
 8002a00:	4293      	cmp	r3, r2
 8002a02:	d11e      	bne.n	8002a42 <HAL_UART_RxCpltCallback+0x4e>
    {
        BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8002a04:	2300      	movs	r3, #0
 8002a06:	60fb      	str	r3, [r7, #12]

        HAL_GPIO_TogglePin(GPIOD, LD4_Pin);
 8002a08:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002a0c:	4810      	ldr	r0, [pc, #64]	; (8002a50 <HAL_UART_RxCpltCallback+0x5c>)
 8002a0e:	f002 fbd4 	bl	80051ba <HAL_GPIO_TogglePin>

        xQueueSendFromISR(xBtRxQ, &gBtRxByte, &xHigherPriorityTaskWoken);
 8002a12:	4b10      	ldr	r3, [pc, #64]	; (8002a54 <HAL_UART_RxCpltCallback+0x60>)
 8002a14:	6818      	ldr	r0, [r3, #0]
 8002a16:	f107 020c 	add.w	r2, r7, #12
 8002a1a:	2300      	movs	r3, #0
 8002a1c:	490e      	ldr	r1, [pc, #56]	; (8002a58 <HAL_UART_RxCpltCallback+0x64>)
 8002a1e:	f005 ff9f 	bl	8008960 <xQueueGenericSendFromISR>

        HAL_UART_Receive_DMA(&huart2, &gBtRxByte, 1);
 8002a22:	2201      	movs	r2, #1
 8002a24:	490c      	ldr	r1, [pc, #48]	; (8002a58 <HAL_UART_RxCpltCallback+0x64>)
 8002a26:	4809      	ldr	r0, [pc, #36]	; (8002a4c <HAL_UART_RxCpltCallback+0x58>)
 8002a28:	f004 fbf3 	bl	8007212 <HAL_UART_Receive_DMA>

        portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d007      	beq.n	8002a42 <HAL_UART_RxCpltCallback+0x4e>
 8002a32:	4b0a      	ldr	r3, [pc, #40]	; (8002a5c <HAL_UART_RxCpltCallback+0x68>)
 8002a34:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002a38:	601a      	str	r2, [r3, #0]
 8002a3a:	f3bf 8f4f 	dsb	sy
 8002a3e:	f3bf 8f6f 	isb	sy
    }
}
 8002a42:	bf00      	nop
 8002a44:	3710      	adds	r7, #16
 8002a46:	46bd      	mov	sp, r7
 8002a48:	bd80      	pop	{r7, pc}
 8002a4a:	bf00      	nop
 8002a4c:	200002ec 	.word	0x200002ec
 8002a50:	40020c00 	.word	0x40020c00
 8002a54:	200001e8 	.word	0x200001e8
 8002a58:	200001fc 	.word	0x200001fc
 8002a5c:	e000ed04 	.word	0xe000ed04

08002a60 <vBtTask>:
                      strlen("I2C SCAN DONE\r\n"),
                      HAL_MAX_DELAY);
}

void vBtTask(void *argument)
{
 8002a60:	b580      	push	{r7, lr}
 8002a62:	b088      	sub	sp, #32
 8002a64:	af00      	add	r7, sp, #0
 8002a66:	6078      	str	r0, [r7, #4]
    char    pinBuf[PIN_LEN + 1];
    uint8_t ch;
    int     idx;

    const char *hello  = "HC-05 ready\r\n";
 8002a68:	4b4e      	ldr	r3, [pc, #312]	; (8002ba4 <vBtTask+0x144>)
 8002a6a:	61bb      	str	r3, [r7, #24]
    const char *prompt = "Enter 4-digit code:\r\n";
 8002a6c:	4b4e      	ldr	r3, [pc, #312]	; (8002ba8 <vBtTask+0x148>)
 8002a6e:	617b      	str	r3, [r7, #20]

    HAL_UART_Transmit(&BT_UART, (uint8_t *)hello,  strlen(hello),  HAL_MAX_DELAY);
 8002a70:	69b8      	ldr	r0, [r7, #24]
 8002a72:	f7fd fbad 	bl	80001d0 <strlen>
 8002a76:	4603      	mov	r3, r0
 8002a78:	b29a      	uxth	r2, r3
 8002a7a:	f04f 33ff 	mov.w	r3, #4294967295
 8002a7e:	69b9      	ldr	r1, [r7, #24]
 8002a80:	484a      	ldr	r0, [pc, #296]	; (8002bac <vBtTask+0x14c>)
 8002a82:	f004 fb3b 	bl	80070fc <HAL_UART_Transmit>
    HAL_UART_Transmit(&BT_UART, (uint8_t *)prompt, strlen(prompt), HAL_MAX_DELAY);
 8002a86:	6978      	ldr	r0, [r7, #20]
 8002a88:	f7fd fba2 	bl	80001d0 <strlen>
 8002a8c:	4603      	mov	r3, r0
 8002a8e:	b29a      	uxth	r2, r3
 8002a90:	f04f 33ff 	mov.w	r3, #4294967295
 8002a94:	6979      	ldr	r1, [r7, #20]
 8002a96:	4845      	ldr	r0, [pc, #276]	; (8002bac <vBtTask+0x14c>)
 8002a98:	f004 fb30 	bl	80070fc <HAL_UART_Transmit>

    for (;;)
    {
        idx = 0;
 8002a9c:	2300      	movs	r3, #0
 8002a9e:	61fb      	str	r3, [r7, #28]

        while (1)
        {
            if (xQueueReceive(xBtRxQ, &ch, portMAX_DELAY) != pdPASS)
 8002aa0:	4b43      	ldr	r3, [pc, #268]	; (8002bb0 <vBtTask+0x150>)
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	f107 010b 	add.w	r1, r7, #11
 8002aa8:	f04f 32ff 	mov.w	r2, #4294967295
 8002aac:	4618      	mov	r0, r3
 8002aae:	f005 ffef 	bl	8008a90 <xQueueReceive>
 8002ab2:	4603      	mov	r3, r0
 8002ab4:	2b01      	cmp	r3, #1
 8002ab6:	d117      	bne.n	8002ae8 <vBtTask+0x88>
                continue;

            if (ch == '\r' || ch == '\n')
 8002ab8:	7afb      	ldrb	r3, [r7, #11]
 8002aba:	2b0d      	cmp	r3, #13
 8002abc:	d016      	beq.n	8002aec <vBtTask+0x8c>
 8002abe:	7afb      	ldrb	r3, [r7, #11]
 8002ac0:	2b0a      	cmp	r3, #10
 8002ac2:	d013      	beq.n	8002aec <vBtTask+0x8c>
            {
                break;
            }

            if (ch >= '0' && ch <= '9')
 8002ac4:	7afb      	ldrb	r3, [r7, #11]
 8002ac6:	2b2f      	cmp	r3, #47	; 0x2f
 8002ac8:	d9ea      	bls.n	8002aa0 <vBtTask+0x40>
 8002aca:	7afb      	ldrb	r3, [r7, #11]
 8002acc:	2b39      	cmp	r3, #57	; 0x39
 8002ace:	d8e7      	bhi.n	8002aa0 <vBtTask+0x40>
            {
                if (idx < PIN_LEN)
 8002ad0:	69fb      	ldr	r3, [r7, #28]
 8002ad2:	2b03      	cmp	r3, #3
 8002ad4:	dce4      	bgt.n	8002aa0 <vBtTask+0x40>
                    pinBuf[idx++] = (char)ch;
 8002ad6:	69fb      	ldr	r3, [r7, #28]
 8002ad8:	1c5a      	adds	r2, r3, #1
 8002ada:	61fa      	str	r2, [r7, #28]
 8002adc:	7afa      	ldrb	r2, [r7, #11]
 8002ade:	3320      	adds	r3, #32
 8002ae0:	443b      	add	r3, r7
 8002ae2:	f803 2c14 	strb.w	r2, [r3, #-20]
 8002ae6:	e7db      	b.n	8002aa0 <vBtTask+0x40>
                continue;
 8002ae8:	bf00      	nop
            if (xQueueReceive(xBtRxQ, &ch, portMAX_DELAY) != pdPASS)
 8002aea:	e7d9      	b.n	8002aa0 <vBtTask+0x40>
            }
        }

        if (idx == 0)
 8002aec:	69fb      	ldr	r3, [r7, #28]
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d055      	beq.n	8002b9e <vBtTask+0x13e>
        {
            continue;
        }

        pinBuf[idx] = '\0';
 8002af2:	f107 020c 	add.w	r2, r7, #12
 8002af6:	69fb      	ldr	r3, [r7, #28]
 8002af8:	4413      	add	r3, r2
 8002afa:	2200      	movs	r2, #0
 8002afc:	701a      	strb	r2, [r3, #0]

        if (idx == PIN_LEN && strncmp(pinBuf, unlockPin, PIN_LEN) == 0)
 8002afe:	69fb      	ldr	r3, [r7, #28]
 8002b00:	2b04      	cmp	r3, #4
 8002b02:	d115      	bne.n	8002b30 <vBtTask+0xd0>
 8002b04:	f107 030c 	add.w	r3, r7, #12
 8002b08:	2204      	movs	r2, #4
 8002b0a:	492a      	ldr	r1, [pc, #168]	; (8002bb4 <vBtTask+0x154>)
 8002b0c:	4618      	mov	r0, r3
 8002b0e:	f008 f839 	bl	800ab84 <strncmp>
 8002b12:	4603      	mov	r3, r0
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d10b      	bne.n	8002b30 <vBtTask+0xd0>
        {
            uint8_t evt = '1';
 8002b18:	2331      	movs	r3, #49	; 0x31
 8002b1a:	72bb      	strb	r3, [r7, #10]
            xQueueSend(xEventQueue, &evt, portMAX_DELAY);
 8002b1c:	4b26      	ldr	r3, [pc, #152]	; (8002bb8 <vBtTask+0x158>)
 8002b1e:	6818      	ldr	r0, [r3, #0]
 8002b20:	f107 010a 	add.w	r1, r7, #10
 8002b24:	2300      	movs	r3, #0
 8002b26:	f04f 32ff 	mov.w	r2, #4294967295
 8002b2a:	f005 fe1b 	bl	8008764 <xQueueGenericSend>
        {
 8002b2e:	e037      	b.n	8002ba0 <vBtTask+0x140>

        }
        else if (idx == PIN_LEN && strncmp(pinBuf, lockPin, PIN_LEN) == 0)
 8002b30:	69fb      	ldr	r3, [r7, #28]
 8002b32:	2b04      	cmp	r3, #4
 8002b34:	d120      	bne.n	8002b78 <vBtTask+0x118>
 8002b36:	f107 030c 	add.w	r3, r7, #12
 8002b3a:	2204      	movs	r2, #4
 8002b3c:	491f      	ldr	r1, [pc, #124]	; (8002bbc <vBtTask+0x15c>)
 8002b3e:	4618      	mov	r0, r3
 8002b40:	f008 f820 	bl	800ab84 <strncmp>
 8002b44:	4603      	mov	r3, r0
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d116      	bne.n	8002b78 <vBtTask+0x118>
        {
            uint8_t evt = '0';
 8002b4a:	2330      	movs	r3, #48	; 0x30
 8002b4c:	727b      	strb	r3, [r7, #9]
            xQueueSend(xEventQueue, &evt, portMAX_DELAY);
 8002b4e:	4b1a      	ldr	r3, [pc, #104]	; (8002bb8 <vBtTask+0x158>)
 8002b50:	6818      	ldr	r0, [r3, #0]
 8002b52:	f107 0109 	add.w	r1, r7, #9
 8002b56:	2300      	movs	r3, #0
 8002b58:	f04f 32ff 	mov.w	r2, #4294967295
 8002b5c:	f005 fe02 	bl	8008764 <xQueueGenericSend>

            HAL_UART_Transmit(&BT_UART,
                              (uint8_t *)prompt,
                              strlen(prompt),
 8002b60:	6978      	ldr	r0, [r7, #20]
 8002b62:	f7fd fb35 	bl	80001d0 <strlen>
 8002b66:	4603      	mov	r3, r0
            HAL_UART_Transmit(&BT_UART,
 8002b68:	b29a      	uxth	r2, r3
 8002b6a:	f04f 33ff 	mov.w	r3, #4294967295
 8002b6e:	6979      	ldr	r1, [r7, #20]
 8002b70:	480e      	ldr	r0, [pc, #56]	; (8002bac <vBtTask+0x14c>)
 8002b72:	f004 fac3 	bl	80070fc <HAL_UART_Transmit>
        {
 8002b76:	e013      	b.n	8002ba0 <vBtTask+0x140>
                              HAL_MAX_DELAY);
        }
        else
        {
            HAL_UART_Transmit(&BT_UART,
 8002b78:	f04f 33ff 	mov.w	r3, #4294967295
 8002b7c:	2207      	movs	r2, #7
 8002b7e:	4910      	ldr	r1, [pc, #64]	; (8002bc0 <vBtTask+0x160>)
 8002b80:	480a      	ldr	r0, [pc, #40]	; (8002bac <vBtTask+0x14c>)
 8002b82:	f004 fabb 	bl	80070fc <HAL_UART_Transmit>
                              strlen("WRONG\r\n"),
                              HAL_MAX_DELAY);

            HAL_UART_Transmit(&BT_UART,
                              (uint8_t *)prompt,
                              strlen(prompt),
 8002b86:	6978      	ldr	r0, [r7, #20]
 8002b88:	f7fd fb22 	bl	80001d0 <strlen>
 8002b8c:	4603      	mov	r3, r0
            HAL_UART_Transmit(&BT_UART,
 8002b8e:	b29a      	uxth	r2, r3
 8002b90:	f04f 33ff 	mov.w	r3, #4294967295
 8002b94:	6979      	ldr	r1, [r7, #20]
 8002b96:	4805      	ldr	r0, [pc, #20]	; (8002bac <vBtTask+0x14c>)
 8002b98:	f004 fab0 	bl	80070fc <HAL_UART_Transmit>
 8002b9c:	e77e      	b.n	8002a9c <vBtTask+0x3c>
            continue;
 8002b9e:	bf00      	nop
        idx = 0;
 8002ba0:	e77c      	b.n	8002a9c <vBtTask+0x3c>
 8002ba2:	bf00      	nop
 8002ba4:	0800bfac 	.word	0x0800bfac
 8002ba8:	0800bfbc 	.word	0x0800bfbc
 8002bac:	200002ec 	.word	0x200002ec
 8002bb0:	200001e8 	.word	0x200001e8
 8002bb4:	0800c060 	.word	0x0800c060
 8002bb8:	200001e0 	.word	0x200001e0
 8002bbc:	0800c068 	.word	0x0800c068
 8002bc0:	0800bfd4 	.word	0x0800bfd4

08002bc4 <vLcdTask>:
    }
}


void vLcdTask(void *argument)
{
 8002bc4:	b580      	push	{r7, lr}
 8002bc6:	b08c      	sub	sp, #48	; 0x30
 8002bc8:	af00      	add	r7, sp, #0
 8002bca:	6078      	str	r0, [r7, #4]
    lcd1602_Init(&hlcd, &hi2c1, PCF8574_ADDRESS);
 8002bcc:	224e      	movs	r2, #78	; 0x4e
 8002bce:	4919      	ldr	r1, [pc, #100]	; (8002c34 <vLcdTask+0x70>)
 8002bd0:	4819      	ldr	r0, [pc, #100]	; (8002c38 <vLcdTask+0x74>)
 8002bd2:	f000 fe76 	bl	80038c2 <lcd1602_Init>
    lcd1602_LED(&hlcd, ENABLE);
 8002bd6:	2101      	movs	r1, #1
 8002bd8:	4817      	ldr	r0, [pc, #92]	; (8002c38 <vLcdTask+0x74>)
 8002bda:	f000 ffc6 	bl	8003b6a <lcd1602_LED>
    lcd1602_Clear(&hlcd);
 8002bde:	4816      	ldr	r0, [pc, #88]	; (8002c38 <vLcdTask+0x74>)
 8002be0:	f000 ff60 	bl	8003aa4 <lcd1602_Clear>

    LcdMsg_t msg;

    for (;;)
    {
        if (xQueueReceive(xLcdQ, &msg, portMAX_DELAY) == pdPASS)
 8002be4:	4b15      	ldr	r3, [pc, #84]	; (8002c3c <vLcdTask+0x78>)
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	f107 010c 	add.w	r1, r7, #12
 8002bec:	f04f 32ff 	mov.w	r2, #4294967295
 8002bf0:	4618      	mov	r0, r3
 8002bf2:	f005 ff4d 	bl	8008a90 <xQueueReceive>
 8002bf6:	4603      	mov	r3, r0
 8002bf8:	2b01      	cmp	r3, #1
 8002bfa:	d1f3      	bne.n	8002be4 <vLcdTask+0x20>
        {
            lcd1602_Clear(&hlcd);
 8002bfc:	480e      	ldr	r0, [pc, #56]	; (8002c38 <vLcdTask+0x74>)
 8002bfe:	f000 ff51 	bl	8003aa4 <lcd1602_Clear>
            lcd1602_SetCursor(&hlcd, 0, 0);
 8002c02:	2200      	movs	r2, #0
 8002c04:	2100      	movs	r1, #0
 8002c06:	480c      	ldr	r0, [pc, #48]	; (8002c38 <vLcdTask+0x74>)
 8002c08:	f000 ff22 	bl	8003a50 <lcd1602_SetCursor>
            lcd1602_Print(&hlcd, (uint8_t*)msg.line1);
 8002c0c:	f107 030c 	add.w	r3, r7, #12
 8002c10:	4619      	mov	r1, r3
 8002c12:	4809      	ldr	r0, [pc, #36]	; (8002c38 <vLcdTask+0x74>)
 8002c14:	f000 fef6 	bl	8003a04 <lcd1602_Print>
            lcd1602_SetCursor(&hlcd, 0, 1);
 8002c18:	2201      	movs	r2, #1
 8002c1a:	2100      	movs	r1, #0
 8002c1c:	4806      	ldr	r0, [pc, #24]	; (8002c38 <vLcdTask+0x74>)
 8002c1e:	f000 ff17 	bl	8003a50 <lcd1602_SetCursor>
            lcd1602_Print(&hlcd, (uint8_t*)msg.line2);
 8002c22:	f107 030c 	add.w	r3, r7, #12
 8002c26:	3311      	adds	r3, #17
 8002c28:	4619      	mov	r1, r3
 8002c2a:	4803      	ldr	r0, [pc, #12]	; (8002c38 <vLcdTask+0x74>)
 8002c2c:	f000 feea 	bl	8003a04 <lcd1602_Print>
        if (xQueueReceive(xLcdQ, &msg, portMAX_DELAY) == pdPASS)
 8002c30:	e7d8      	b.n	8002be4 <vLcdTask+0x20>
 8002c32:	bf00      	nop
 8002c34:	20000188 	.word	0x20000188
 8002c38:	200001ec 	.word	0x200001ec
 8002c3c:	200001e4 	.word	0x200001e4

08002c40 <vStateTask>:
        }
    }
}

void vStateTask(void *argument)
{
 8002c40:	b580      	push	{r7, lr}
 8002c42:	b094      	sub	sp, #80	; 0x50
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	6078      	str	r0, [r7, #4]
    uint8_t cmd;

    HAL_UART_Transmit(&DBG_UART,
 8002c48:	f04f 33ff 	mov.w	r3, #4294967295
 8002c4c:	2214      	movs	r2, #20
 8002c4e:	494e      	ldr	r1, [pc, #312]	; (8002d88 <vStateTask+0x148>)
 8002c50:	484e      	ldr	r0, [pc, #312]	; (8002d8c <vStateTask+0x14c>)
 8002c52:	f004 fa53 	bl	80070fc <HAL_UART_Transmit>
                      (uint8_t *)"STATE TASK STARTED\r\n",
                      strlen("STATE TASK STARTED\r\n"),
                      HAL_MAX_DELAY);

    LcdMsg_t bootMsg;
    snprintf(bootMsg.line1, sizeof(bootMsg.line1), "LOCKED");
 8002c56:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002c5a:	4a4d      	ldr	r2, [pc, #308]	; (8002d90 <vStateTask+0x150>)
 8002c5c:	2111      	movs	r1, #17
 8002c5e:	4618      	mov	r0, r3
 8002c60:	f007 ff24 	bl	800aaac <sniprintf>
    snprintf(bootMsg.line2, sizeof(bootMsg.line2), "WAITING PIN");
 8002c64:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002c68:	3311      	adds	r3, #17
 8002c6a:	4a4a      	ldr	r2, [pc, #296]	; (8002d94 <vStateTask+0x154>)
 8002c6c:	2111      	movs	r1, #17
 8002c6e:	4618      	mov	r0, r3
 8002c70:	f007 ff1c 	bl	800aaac <sniprintf>
    xQueueSend(xLcdQ, &bootMsg, 0);
 8002c74:	4b48      	ldr	r3, [pc, #288]	; (8002d98 <vStateTask+0x158>)
 8002c76:	6818      	ldr	r0, [r3, #0]
 8002c78:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 8002c7c:	2300      	movs	r3, #0
 8002c7e:	2200      	movs	r2, #0
 8002c80:	f005 fd70 	bl	8008764 <xQueueGenericSend>

    gIsUnlocked = false; 
 8002c84:	4b45      	ldr	r3, [pc, #276]	; (8002d9c <vStateTask+0x15c>)
 8002c86:	2200      	movs	r2, #0
 8002c88:	701a      	strb	r2, [r3, #0]

    for (;;)
    {
        if (xQueueReceive(xEventQueue, &cmd, portMAX_DELAY) == pdPASS)
 8002c8a:	4b45      	ldr	r3, [pc, #276]	; (8002da0 <vStateTask+0x160>)
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	f107 014f 	add.w	r1, r7, #79	; 0x4f
 8002c92:	f04f 32ff 	mov.w	r2, #4294967295
 8002c96:	4618      	mov	r0, r3
 8002c98:	f005 fefa 	bl	8008a90 <xQueueReceive>
 8002c9c:	4603      	mov	r3, r0
 8002c9e:	2b01      	cmp	r3, #1
 8002ca0:	d1f3      	bne.n	8002c8a <vStateTask+0x4a>
        {
            LcdMsg_t msg;

            if (cmd == '1')  
 8002ca2:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8002ca6:	2b31      	cmp	r3, #49	; 0x31
 8002ca8:	d134      	bne.n	8002d14 <vStateTask+0xd4>
            {
                gIsUnlocked = true;   
 8002caa:	4b3c      	ldr	r3, [pc, #240]	; (8002d9c <vStateTask+0x15c>)
 8002cac:	2201      	movs	r2, #1
 8002cae:	701a      	strb	r2, [r3, #0]

                HAL_GPIO_WritePin(GPIOD, LD4_Pin | LD5_Pin, GPIO_PIN_RESET);
 8002cb0:	2200      	movs	r2, #0
 8002cb2:	f44f 41a0 	mov.w	r1, #20480	; 0x5000
 8002cb6:	483b      	ldr	r0, [pc, #236]	; (8002da4 <vStateTask+0x164>)
 8002cb8:	f002 fa66 	bl	8005188 <HAL_GPIO_WritePin>
                HAL_GPIO_WritePin(GPIOD, LD4_Pin, GPIO_PIN_SET);
 8002cbc:	2201      	movs	r2, #1
 8002cbe:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002cc2:	4838      	ldr	r0, [pc, #224]	; (8002da4 <vStateTask+0x164>)
 8002cc4:	f002 fa60 	bl	8005188 <HAL_GPIO_WritePin>

                HAL_UART_Transmit(&DBG_UART,
 8002cc8:	f04f 33ff 	mov.w	r3, #4294967295
 8002ccc:	220f      	movs	r2, #15
 8002cce:	4936      	ldr	r1, [pc, #216]	; (8002da8 <vStateTask+0x168>)
 8002cd0:	482e      	ldr	r0, [pc, #184]	; (8002d8c <vStateTask+0x14c>)
 8002cd2:	f004 fa13 	bl	80070fc <HAL_UART_Transmit>
                                  (uint8_t *)"STATE: UNLOCK\r\n",
                                  strlen("STATE: UNLOCK\r\n"),
                                  HAL_MAX_DELAY);

                HAL_UART_Transmit(&BT_UART,
 8002cd6:	f04f 33ff 	mov.w	r3, #4294967295
 8002cda:	2208      	movs	r2, #8
 8002cdc:	4933      	ldr	r1, [pc, #204]	; (8002dac <vStateTask+0x16c>)
 8002cde:	4834      	ldr	r0, [pc, #208]	; (8002db0 <vStateTask+0x170>)
 8002ce0:	f004 fa0c 	bl	80070fc <HAL_UART_Transmit>
                                  (uint8_t *)"UNLOCK\r\n",
                                  strlen("UNLOCK\r\n"),
                                  HAL_MAX_DELAY);

                snprintf(msg.line1, sizeof(msg.line1), "UNLOCK");
 8002ce4:	f107 0308 	add.w	r3, r7, #8
 8002ce8:	4a32      	ldr	r2, [pc, #200]	; (8002db4 <vStateTask+0x174>)
 8002cea:	2111      	movs	r1, #17
 8002cec:	4618      	mov	r0, r3
 8002cee:	f007 fedd 	bl	800aaac <sniprintf>
                snprintf(msg.line2, sizeof(msg.line2), "        ");
 8002cf2:	f107 0308 	add.w	r3, r7, #8
 8002cf6:	3311      	adds	r3, #17
 8002cf8:	4a2f      	ldr	r2, [pc, #188]	; (8002db8 <vStateTask+0x178>)
 8002cfa:	2111      	movs	r1, #17
 8002cfc:	4618      	mov	r0, r3
 8002cfe:	f007 fed5 	bl	800aaac <sniprintf>
                xQueueSend(xLcdQ, &msg, 0);
 8002d02:	4b25      	ldr	r3, [pc, #148]	; (8002d98 <vStateTask+0x158>)
 8002d04:	6818      	ldr	r0, [r3, #0]
 8002d06:	f107 0108 	add.w	r1, r7, #8
 8002d0a:	2300      	movs	r3, #0
 8002d0c:	2200      	movs	r2, #0
 8002d0e:	f005 fd29 	bl	8008764 <xQueueGenericSend>
 8002d12:	e7ba      	b.n	8002c8a <vStateTask+0x4a>
            }
            else if (cmd == '0')  // LOCK
 8002d14:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8002d18:	2b30      	cmp	r3, #48	; 0x30
 8002d1a:	d1b6      	bne.n	8002c8a <vStateTask+0x4a>
            {
                gIsUnlocked = false;  
 8002d1c:	4b1f      	ldr	r3, [pc, #124]	; (8002d9c <vStateTask+0x15c>)
 8002d1e:	2200      	movs	r2, #0
 8002d20:	701a      	strb	r2, [r3, #0]

                HAL_GPIO_WritePin(GPIOD, LD4_Pin | LD5_Pin, GPIO_PIN_RESET);
 8002d22:	2200      	movs	r2, #0
 8002d24:	f44f 41a0 	mov.w	r1, #20480	; 0x5000
 8002d28:	481e      	ldr	r0, [pc, #120]	; (8002da4 <vStateTask+0x164>)
 8002d2a:	f002 fa2d 	bl	8005188 <HAL_GPIO_WritePin>
                HAL_GPIO_WritePin(GPIOD, LD5_Pin, GPIO_PIN_SET);
 8002d2e:	2201      	movs	r2, #1
 8002d30:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002d34:	481b      	ldr	r0, [pc, #108]	; (8002da4 <vStateTask+0x164>)
 8002d36:	f002 fa27 	bl	8005188 <HAL_GPIO_WritePin>

                HAL_UART_Transmit(&DBG_UART,
 8002d3a:	f04f 33ff 	mov.w	r3, #4294967295
 8002d3e:	220d      	movs	r2, #13
 8002d40:	491e      	ldr	r1, [pc, #120]	; (8002dbc <vStateTask+0x17c>)
 8002d42:	4812      	ldr	r0, [pc, #72]	; (8002d8c <vStateTask+0x14c>)
 8002d44:	f004 f9da 	bl	80070fc <HAL_UART_Transmit>
                                  (uint8_t *)"STATE: LOCK\r\n",
                                  strlen("STATE: LOCK\r\n"),
                                  HAL_MAX_DELAY);

                HAL_UART_Transmit(&BT_UART,
 8002d48:	f04f 33ff 	mov.w	r3, #4294967295
 8002d4c:	2206      	movs	r2, #6
 8002d4e:	491c      	ldr	r1, [pc, #112]	; (8002dc0 <vStateTask+0x180>)
 8002d50:	4817      	ldr	r0, [pc, #92]	; (8002db0 <vStateTask+0x170>)
 8002d52:	f004 f9d3 	bl	80070fc <HAL_UART_Transmit>
                                  (uint8_t *)"LOCK\r\n",
                                  strlen("LOCK\r\n"),
                                  HAL_MAX_DELAY);

                snprintf(msg.line1, sizeof(msg.line1), "LOCK");
 8002d56:	f107 0308 	add.w	r3, r7, #8
 8002d5a:	4a1a      	ldr	r2, [pc, #104]	; (8002dc4 <vStateTask+0x184>)
 8002d5c:	2111      	movs	r1, #17
 8002d5e:	4618      	mov	r0, r3
 8002d60:	f007 fea4 	bl	800aaac <sniprintf>
                snprintf(msg.line2, sizeof(msg.line2), "       ");
 8002d64:	f107 0308 	add.w	r3, r7, #8
 8002d68:	3311      	adds	r3, #17
 8002d6a:	4a17      	ldr	r2, [pc, #92]	; (8002dc8 <vStateTask+0x188>)
 8002d6c:	2111      	movs	r1, #17
 8002d6e:	4618      	mov	r0, r3
 8002d70:	f007 fe9c 	bl	800aaac <sniprintf>
                xQueueSend(xLcdQ, &msg, 0);
 8002d74:	4b08      	ldr	r3, [pc, #32]	; (8002d98 <vStateTask+0x158>)
 8002d76:	6818      	ldr	r0, [r3, #0]
 8002d78:	f107 0108 	add.w	r1, r7, #8
 8002d7c:	2300      	movs	r3, #0
 8002d7e:	2200      	movs	r2, #0
 8002d80:	f005 fcf0 	bl	8008764 <xQueueGenericSend>
        if (xQueueReceive(xEventQueue, &cmd, portMAX_DELAY) == pdPASS)
 8002d84:	e781      	b.n	8002c8a <vStateTask+0x4a>
 8002d86:	bf00      	nop
 8002d88:	0800bfdc 	.word	0x0800bfdc
 8002d8c:	20000334 	.word	0x20000334
 8002d90:	0800bb90 	.word	0x0800bb90
 8002d94:	0800bff4 	.word	0x0800bff4
 8002d98:	200001e4 	.word	0x200001e4
 8002d9c:	200001fd 	.word	0x200001fd
 8002da0:	200001e0 	.word	0x200001e0
 8002da4:	40020c00 	.word	0x40020c00
 8002da8:	0800c000 	.word	0x0800c000
 8002dac:	0800c010 	.word	0x0800c010
 8002db0:	200002ec 	.word	0x200002ec
 8002db4:	0800bc74 	.word	0x0800bc74
 8002db8:	0800c01c 	.word	0x0800c01c
 8002dbc:	0800c028 	.word	0x0800c028
 8002dc0:	0800c038 	.word	0x0800c038
 8002dc4:	0800bc94 	.word	0x0800bc94
 8002dc8:	0800c040 	.word	0x0800c040

08002dcc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002dcc:	b580      	push	{r7, lr}
 8002dce:	b082      	sub	sp, #8
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM7) {
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	4a04      	ldr	r2, [pc, #16]	; (8002dec <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002dda:	4293      	cmp	r3, r2
 8002ddc:	d101      	bne.n	8002de2 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8002dde:	f001 f817 	bl	8003e10 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002de2:	bf00      	nop
 8002de4:	3708      	adds	r7, #8
 8002de6:	46bd      	mov	sp, r7
 8002de8:	bd80      	pop	{r7, pc}
 8002dea:	bf00      	nop
 8002dec:	40001400 	.word	0x40001400

08002df0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002df0:	b480      	push	{r7}
 8002df2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002df4:	b672      	cpsid	i
}
 8002df6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002df8:	e7fe      	b.n	8002df8 <Error_Handler+0x8>
	...

08002dfc <RC522_SPI_Transfer>:
 * Description: A common function used by Write_MFRC522 and Read_MFRC522
 * Input Parameters: data - the value to be written
 * Returns: a byte of data read from the module
 */
uint8_t RC522_SPI_Transfer(uchar data)
{
 8002dfc:	b580      	push	{r7, lr}
 8002dfe:	b086      	sub	sp, #24
 8002e00:	af02      	add	r7, sp, #8
 8002e02:	4603      	mov	r3, r0
 8002e04:	71fb      	strb	r3, [r7, #7]
	uchar rx_data;
	HAL_SPI_TransmitReceive(HSPI_INSTANCE,&data,&rx_data,1,100);
 8002e06:	f107 020f 	add.w	r2, r7, #15
 8002e0a:	1df9      	adds	r1, r7, #7
 8002e0c:	2364      	movs	r3, #100	; 0x64
 8002e0e:	9300      	str	r3, [sp, #0]
 8002e10:	2301      	movs	r3, #1
 8002e12:	4804      	ldr	r0, [pc, #16]	; (8002e24 <RC522_SPI_Transfer+0x28>)
 8002e14:	f003 fc01 	bl	800661a <HAL_SPI_TransmitReceive>

	return rx_data;
 8002e18:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e1a:	4618      	mov	r0, r3
 8002e1c:	3710      	adds	r7, #16
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	bd80      	pop	{r7, pc}
 8002e22:	bf00      	nop
 8002e24:	20000200 	.word	0x20000200

08002e28 <Write_MFRC522>:
 * Function Description: To a certain MFRC522 register to write a byte of data
 * Input Parameters: addr - register address; val - the value to be written
 * Return value: None
 */
void Write_MFRC522(uchar addr, uchar val)
{
 8002e28:	b580      	push	{r7, lr}
 8002e2a:	b082      	sub	sp, #8
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	4603      	mov	r3, r0
 8002e30:	460a      	mov	r2, r1
 8002e32:	71fb      	strb	r3, [r7, #7]
 8002e34:	4613      	mov	r3, r2
 8002e36:	71bb      	strb	r3, [r7, #6]
	/* CS LOW */
	HAL_GPIO_WritePin(MFRC522_CS_PORT,MFRC522_CS_PIN,GPIO_PIN_RESET);
 8002e38:	2200      	movs	r2, #0
 8002e3a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002e3e:	480d      	ldr	r0, [pc, #52]	; (8002e74 <Write_MFRC522+0x4c>)
 8002e40:	f002 f9a2 	bl	8005188 <HAL_GPIO_WritePin>
	  // two 8-bit frames smooshed together-- sending two 8 bit frames back to back
	  // results in a spike in the select line which will jack with transactions
	  // - top 8 bits are the address. Per the spec, we shift the address left
	  //   1 bit, clear the LSb, and clear the MSb to indicate a write
	  // - bottom 8 bits are the data bits being sent for that address, we send them
	RC522_SPI_Transfer((addr<<1)&0x7E);	
 8002e44:	79fb      	ldrb	r3, [r7, #7]
 8002e46:	005b      	lsls	r3, r3, #1
 8002e48:	b2db      	uxtb	r3, r3
 8002e4a:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 8002e4e:	b2db      	uxtb	r3, r3
 8002e50:	4618      	mov	r0, r3
 8002e52:	f7ff ffd3 	bl	8002dfc <RC522_SPI_Transfer>
	RC522_SPI_Transfer(val);
 8002e56:	79bb      	ldrb	r3, [r7, #6]
 8002e58:	4618      	mov	r0, r3
 8002e5a:	f7ff ffcf 	bl	8002dfc <RC522_SPI_Transfer>
	
	/* CS HIGH */
	HAL_GPIO_WritePin(MFRC522_CS_PORT,MFRC522_CS_PIN,GPIO_PIN_SET);
 8002e5e:	2201      	movs	r2, #1
 8002e60:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002e64:	4803      	ldr	r0, [pc, #12]	; (8002e74 <Write_MFRC522+0x4c>)
 8002e66:	f002 f98f 	bl	8005188 <HAL_GPIO_WritePin>
}
 8002e6a:	bf00      	nop
 8002e6c:	3708      	adds	r7, #8
 8002e6e:	46bd      	mov	sp, r7
 8002e70:	bd80      	pop	{r7, pc}
 8002e72:	bf00      	nop
 8002e74:	40020000 	.word	0x40020000

08002e78 <Read_MFRC522>:
 * Description: From a certain MFRC522 read a byte of data register
 * Input Parameters: addr - register address
 * Returns: a byte of data read from the module
 */
uchar Read_MFRC522(uchar addr)
{
 8002e78:	b580      	push	{r7, lr}
 8002e7a:	b084      	sub	sp, #16
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	4603      	mov	r3, r0
 8002e80:	71fb      	strb	r3, [r7, #7]
	uchar val;

	/* CS LOW */
	HAL_GPIO_WritePin(MFRC522_CS_PORT,MFRC522_CS_PIN,GPIO_PIN_RESET);
 8002e82:	2200      	movs	r2, #0
 8002e84:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002e88:	480f      	ldr	r0, [pc, #60]	; (8002ec8 <Read_MFRC522+0x50>)
 8002e8a:	f002 f97d 	bl	8005188 <HAL_GPIO_WritePin>
	  // two 8-bit frames smooshed together-- sending two 8 bit frames back to back
	  // results in a spike in the select line which will jack with transactions
	  // - top 8 bits are the address. Per the spec, we shift the address left
	  //   1 bit, clear the LSb, and set the MSb to indicate a read
	  // - bottom 8 bits are all 0s on a read per 8.1.2.1 Table 6
	RC522_SPI_Transfer(((addr<<1)&0x7E) | 0x80);	
 8002e8e:	79fb      	ldrb	r3, [r7, #7]
 8002e90:	005b      	lsls	r3, r3, #1
 8002e92:	b25b      	sxtb	r3, r3
 8002e94:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 8002e98:	b25b      	sxtb	r3, r3
 8002e9a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002e9e:	b25b      	sxtb	r3, r3
 8002ea0:	b2db      	uxtb	r3, r3
 8002ea2:	4618      	mov	r0, r3
 8002ea4:	f7ff ffaa 	bl	8002dfc <RC522_SPI_Transfer>
	val = RC522_SPI_Transfer(0x00);
 8002ea8:	2000      	movs	r0, #0
 8002eaa:	f7ff ffa7 	bl	8002dfc <RC522_SPI_Transfer>
 8002eae:	4603      	mov	r3, r0
 8002eb0:	73fb      	strb	r3, [r7, #15]
	
	/* CS HIGH */
	HAL_GPIO_WritePin(MFRC522_CS_PORT,MFRC522_CS_PIN,GPIO_PIN_SET);
 8002eb2:	2201      	movs	r2, #1
 8002eb4:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002eb8:	4803      	ldr	r0, [pc, #12]	; (8002ec8 <Read_MFRC522+0x50>)
 8002eba:	f002 f965 	bl	8005188 <HAL_GPIO_WritePin>

    return val;
 8002ebe:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ec0:	4618      	mov	r0, r3
 8002ec2:	3710      	adds	r7, #16
 8002ec4:	46bd      	mov	sp, r7
 8002ec6:	bd80      	pop	{r7, pc}
 8002ec8:	40020000 	.word	0x40020000

08002ecc <SetBitMask>:
 * Description: Set RC522 register bit
 * Input parameters: reg - register address; mask - set value
 * Return value: None
 */
void SetBitMask(uchar reg, uchar mask)  
{
 8002ecc:	b580      	push	{r7, lr}
 8002ece:	b084      	sub	sp, #16
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	4603      	mov	r3, r0
 8002ed4:	460a      	mov	r2, r1
 8002ed6:	71fb      	strb	r3, [r7, #7]
 8002ed8:	4613      	mov	r3, r2
 8002eda:	71bb      	strb	r3, [r7, #6]
    uchar tmp;
    tmp = Read_MFRC522(reg);
 8002edc:	79fb      	ldrb	r3, [r7, #7]
 8002ede:	4618      	mov	r0, r3
 8002ee0:	f7ff ffca 	bl	8002e78 <Read_MFRC522>
 8002ee4:	4603      	mov	r3, r0
 8002ee6:	73fb      	strb	r3, [r7, #15]
    Write_MFRC522(reg, tmp | mask);  // set bit mask
 8002ee8:	7bfa      	ldrb	r2, [r7, #15]
 8002eea:	79bb      	ldrb	r3, [r7, #6]
 8002eec:	4313      	orrs	r3, r2
 8002eee:	b2da      	uxtb	r2, r3
 8002ef0:	79fb      	ldrb	r3, [r7, #7]
 8002ef2:	4611      	mov	r1, r2
 8002ef4:	4618      	mov	r0, r3
 8002ef6:	f7ff ff97 	bl	8002e28 <Write_MFRC522>
}
 8002efa:	bf00      	nop
 8002efc:	3710      	adds	r7, #16
 8002efe:	46bd      	mov	sp, r7
 8002f00:	bd80      	pop	{r7, pc}

08002f02 <ClearBitMask>:
 * Description: clear RC522 register bit
 * Input parameters: reg - register address; mask - clear bit value
 * Return value: None
*/
void ClearBitMask(uchar reg, uchar mask)  
{
 8002f02:	b580      	push	{r7, lr}
 8002f04:	b084      	sub	sp, #16
 8002f06:	af00      	add	r7, sp, #0
 8002f08:	4603      	mov	r3, r0
 8002f0a:	460a      	mov	r2, r1
 8002f0c:	71fb      	strb	r3, [r7, #7]
 8002f0e:	4613      	mov	r3, r2
 8002f10:	71bb      	strb	r3, [r7, #6]
    uchar tmp;
    tmp = Read_MFRC522(reg);
 8002f12:	79fb      	ldrb	r3, [r7, #7]
 8002f14:	4618      	mov	r0, r3
 8002f16:	f7ff ffaf 	bl	8002e78 <Read_MFRC522>
 8002f1a:	4603      	mov	r3, r0
 8002f1c:	73fb      	strb	r3, [r7, #15]
    Write_MFRC522(reg, tmp & (~mask));  // clear bit mask
 8002f1e:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8002f22:	43db      	mvns	r3, r3
 8002f24:	b25a      	sxtb	r2, r3
 8002f26:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f2a:	4013      	ands	r3, r2
 8002f2c:	b25b      	sxtb	r3, r3
 8002f2e:	b2da      	uxtb	r2, r3
 8002f30:	79fb      	ldrb	r3, [r7, #7]
 8002f32:	4611      	mov	r1, r2
 8002f34:	4618      	mov	r0, r3
 8002f36:	f7ff ff77 	bl	8002e28 <Write_MFRC522>
} 
 8002f3a:	bf00      	nop
 8002f3c:	3710      	adds	r7, #16
 8002f3e:	46bd      	mov	sp, r7
 8002f40:	bd80      	pop	{r7, pc}

08002f42 <AntennaOn>:
 * Description: Open antennas, each time you start or shut down the natural barrier between the transmitter should be at least 1ms interval
 * Input: None
 * Return value: None
 */
void AntennaOn(void)
{
 8002f42:	b580      	push	{r7, lr}
 8002f44:	b082      	sub	sp, #8
 8002f46:	af00      	add	r7, sp, #0
    uchar temp = Read_MFRC522(TxControlReg);
 8002f48:	2014      	movs	r0, #20
 8002f4a:	f7ff ff95 	bl	8002e78 <Read_MFRC522>
 8002f4e:	4603      	mov	r3, r0
 8002f50:	71fb      	strb	r3, [r7, #7]
    if (!(temp & 0x03))      // 如果 bit1:0 還沒打開
 8002f52:	79fb      	ldrb	r3, [r7, #7]
 8002f54:	f003 0303 	and.w	r3, r3, #3
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d103      	bne.n	8002f64 <AntennaOn+0x22>
    {
        SetBitMask(TxControlReg, 0x03);   // 打開天線
 8002f5c:	2103      	movs	r1, #3
 8002f5e:	2014      	movs	r0, #20
 8002f60:	f7ff ffb4 	bl	8002ecc <SetBitMask>
    }
}
 8002f64:	bf00      	nop
 8002f66:	3708      	adds	r7, #8
 8002f68:	46bd      	mov	sp, r7
 8002f6a:	bd80      	pop	{r7, pc}

08002f6c <MFRC522_Reset>:
 * Description: Reset RC522
 * Input: None
 * Return value: None
 */
void MFRC522_Reset(void)
{
 8002f6c:	b580      	push	{r7, lr}
 8002f6e:	af00      	add	r7, sp, #0
    Write_MFRC522(CommandReg, PCD_RESETPHASE);
 8002f70:	210f      	movs	r1, #15
 8002f72:	2001      	movs	r0, #1
 8002f74:	f7ff ff58 	bl	8002e28 <Write_MFRC522>
}
 8002f78:	bf00      	nop
 8002f7a:	bd80      	pop	{r7, pc}

08002f7c <MFRC522_Init>:
 * Description: Initialize RC522
 * Input: None
 * Return value: None
*/
void MFRC522_Init(void)
{
 8002f7c:	b580      	push	{r7, lr}
 8002f7e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(MFRC522_CS_PORT,MFRC522_CS_PIN,GPIO_PIN_SET);
 8002f80:	2201      	movs	r2, #1
 8002f82:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002f86:	4817      	ldr	r0, [pc, #92]	; (8002fe4 <MFRC522_Init+0x68>)
 8002f88:	f002 f8fe 	bl	8005188 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(MFRC522_RST_PORT,MFRC522_RST_PIN,GPIO_PIN_SET);
 8002f8c:	2201      	movs	r2, #1
 8002f8e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002f92:	4815      	ldr	r0, [pc, #84]	; (8002fe8 <MFRC522_Init+0x6c>)
 8002f94:	f002 f8f8 	bl	8005188 <HAL_GPIO_WritePin>
	MFRC522_Reset();
 8002f98:	f7ff ffe8 	bl	8002f6c <MFRC522_Reset>

	//Timer: TPrescaler*TreloadVal/6.78MHz = 24ms
	Write_MFRC522(TModeReg, 0x8D);		//Tauto=1; f(Timer) = 6.78MHz/TPreScaler
 8002f9c:	218d      	movs	r1, #141	; 0x8d
 8002f9e:	202a      	movs	r0, #42	; 0x2a
 8002fa0:	f7ff ff42 	bl	8002e28 <Write_MFRC522>
	Write_MFRC522(TPrescalerReg, 0x3E);	//TModeReg[3..0] + TPrescalerReg
 8002fa4:	213e      	movs	r1, #62	; 0x3e
 8002fa6:	202b      	movs	r0, #43	; 0x2b
 8002fa8:	f7ff ff3e 	bl	8002e28 <Write_MFRC522>
	Write_MFRC522(TReloadRegL, 30);           
 8002fac:	211e      	movs	r1, #30
 8002fae:	202d      	movs	r0, #45	; 0x2d
 8002fb0:	f7ff ff3a 	bl	8002e28 <Write_MFRC522>
	Write_MFRC522(TReloadRegH, 0);
 8002fb4:	2100      	movs	r1, #0
 8002fb6:	202c      	movs	r0, #44	; 0x2c
 8002fb8:	f7ff ff36 	bl	8002e28 <Write_MFRC522>
	
	Write_MFRC522(TxAutoReg, 0x40);		// force 100% ASK modulation
 8002fbc:	2140      	movs	r1, #64	; 0x40
 8002fbe:	2015      	movs	r0, #21
 8002fc0:	f7ff ff32 	bl	8002e28 <Write_MFRC522>
	Write_MFRC522(ModeReg, 0x3D);		// CRC Initial value 0x6363
 8002fc4:	213d      	movs	r1, #61	; 0x3d
 8002fc6:	2011      	movs	r0, #17
 8002fc8:	f7ff ff2e 	bl	8002e28 <Write_MFRC522>
    Write_MFRC522(RFCfgReg, 0x7F);
 8002fcc:	217f      	movs	r1, #127	; 0x7f
 8002fce:	2026      	movs	r0, #38	; 0x26
 8002fd0:	f7ff ff2a 	bl	8002e28 <Write_MFRC522>

    // ★ 新增：清除碰撞位元
    Write_MFRC522(CollReg, 0x80);
 8002fd4:	2180      	movs	r1, #128	; 0x80
 8002fd6:	200e      	movs	r0, #14
 8002fd8:	f7ff ff26 	bl	8002e28 <Write_MFRC522>

	AntennaOn();
 8002fdc:	f7ff ffb1 	bl	8002f42 <AntennaOn>
}
 8002fe0:	bf00      	nop
 8002fe2:	bd80      	pop	{r7, pc}
 8002fe4:	40020000 	.word	0x40020000
 8002fe8:	40020c00 	.word	0x40020c00

08002fec <MFRC522_ToCard>:
 *			 backData--Received the card returns data,
 *			 backLen--Return data bit length
 * Return value: the successful return MI_OK
 */
uchar MFRC522_ToCard(uchar command, uchar *sendData, uchar sendLen, uchar *backData, uint *backLen)
{
 8002fec:	b590      	push	{r4, r7, lr}
 8002fee:	b087      	sub	sp, #28
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	60b9      	str	r1, [r7, #8]
 8002ff4:	607b      	str	r3, [r7, #4]
 8002ff6:	4603      	mov	r3, r0
 8002ff8:	73fb      	strb	r3, [r7, #15]
 8002ffa:	4613      	mov	r3, r2
 8002ffc:	73bb      	strb	r3, [r7, #14]
    uchar status = MI_ERR;
 8002ffe:	2302      	movs	r3, #2
 8003000:	75fb      	strb	r3, [r7, #23]
    uchar irqEn = 0x00;
 8003002:	2300      	movs	r3, #0
 8003004:	75bb      	strb	r3, [r7, #22]
    uchar waitIRq = 0x00;
 8003006:	2300      	movs	r3, #0
 8003008:	757b      	strb	r3, [r7, #21]
    uchar lastBits;
    uchar n;
    uint i;

    switch (command)
 800300a:	7bfb      	ldrb	r3, [r7, #15]
 800300c:	2b0c      	cmp	r3, #12
 800300e:	d006      	beq.n	800301e <MFRC522_ToCard+0x32>
 8003010:	2b0e      	cmp	r3, #14
 8003012:	d109      	bne.n	8003028 <MFRC522_ToCard+0x3c>
    {
        case PCD_AUTHENT:		// Certification cards close
		{
			irqEn = 0x12;
 8003014:	2312      	movs	r3, #18
 8003016:	75bb      	strb	r3, [r7, #22]
			waitIRq = 0x10;
 8003018:	2310      	movs	r3, #16
 800301a:	757b      	strb	r3, [r7, #21]
			break;
 800301c:	e005      	b.n	800302a <MFRC522_ToCard+0x3e>
		}
		case PCD_TRANSCEIVE:	// Transmit FIFO data
		{
			irqEn = 0x77;
 800301e:	2377      	movs	r3, #119	; 0x77
 8003020:	75bb      	strb	r3, [r7, #22]
			waitIRq = 0x30;
 8003022:	2330      	movs	r3, #48	; 0x30
 8003024:	757b      	strb	r3, [r7, #21]
			break;
 8003026:	e000      	b.n	800302a <MFRC522_ToCard+0x3e>
		}
		default:
			break;
 8003028:	bf00      	nop
    }
   
    Write_MFRC522(CommIEnReg, irqEn|0x80);	// Interrupt request
 800302a:	7dbb      	ldrb	r3, [r7, #22]
 800302c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003030:	b2db      	uxtb	r3, r3
 8003032:	4619      	mov	r1, r3
 8003034:	2002      	movs	r0, #2
 8003036:	f7ff fef7 	bl	8002e28 <Write_MFRC522>
    ClearBitMask(CommIrqReg, 0x80);			// Clear all interrupt request bit
 800303a:	2180      	movs	r1, #128	; 0x80
 800303c:	2004      	movs	r0, #4
 800303e:	f7ff ff60 	bl	8002f02 <ClearBitMask>
    SetBitMask(FIFOLevelReg, 0x80);			// FlushBuffer=1, FIFO Initialization
 8003042:	2180      	movs	r1, #128	; 0x80
 8003044:	200a      	movs	r0, #10
 8003046:	f7ff ff41 	bl	8002ecc <SetBitMask>
    
	Write_MFRC522(CommandReg, PCD_IDLE);	// NO action; Cancel the current command
 800304a:	2100      	movs	r1, #0
 800304c:	2001      	movs	r0, #1
 800304e:	f7ff feeb 	bl	8002e28 <Write_MFRC522>

	// Writing data to the FIFO
    for (i=0; i<sendLen; i++)
 8003052:	2300      	movs	r3, #0
 8003054:	827b      	strh	r3, [r7, #18]
 8003056:	e00a      	b.n	800306e <MFRC522_ToCard+0x82>
    {   
		Write_MFRC522(FIFODataReg, sendData[i]);    
 8003058:	8a7b      	ldrh	r3, [r7, #18]
 800305a:	68ba      	ldr	r2, [r7, #8]
 800305c:	4413      	add	r3, r2
 800305e:	781b      	ldrb	r3, [r3, #0]
 8003060:	4619      	mov	r1, r3
 8003062:	2009      	movs	r0, #9
 8003064:	f7ff fee0 	bl	8002e28 <Write_MFRC522>
    for (i=0; i<sendLen; i++)
 8003068:	8a7b      	ldrh	r3, [r7, #18]
 800306a:	3301      	adds	r3, #1
 800306c:	827b      	strh	r3, [r7, #18]
 800306e:	7bbb      	ldrb	r3, [r7, #14]
 8003070:	b29b      	uxth	r3, r3
 8003072:	8a7a      	ldrh	r2, [r7, #18]
 8003074:	429a      	cmp	r2, r3
 8003076:	d3ef      	bcc.n	8003058 <MFRC522_ToCard+0x6c>
	}

    // Execute the command
	Write_MFRC522(CommandReg, command);
 8003078:	7bfb      	ldrb	r3, [r7, #15]
 800307a:	4619      	mov	r1, r3
 800307c:	2001      	movs	r0, #1
 800307e:	f7ff fed3 	bl	8002e28 <Write_MFRC522>
    if (command == PCD_TRANSCEIVE)
 8003082:	7bfb      	ldrb	r3, [r7, #15]
 8003084:	2b0c      	cmp	r3, #12
 8003086:	d103      	bne.n	8003090 <MFRC522_ToCard+0xa4>
    {    
		SetBitMask(BitFramingReg, 0x80);		// StartSend=1,transmission of data starts
 8003088:	2180      	movs	r1, #128	; 0x80
 800308a:	200d      	movs	r0, #13
 800308c:	f7ff ff1e 	bl	8002ecc <SetBitMask>
	}   
    
    // Waiting to receive data to complete
	i = 2000;	// i according to the clock frequency adjustment, the operator M1 card maximum waiting time 25ms
 8003090:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8003094:	827b      	strh	r3, [r7, #18]
    do 
    {
		//CommIrqReg[7..0]
		//Set1 TxIRq RxIRq IdleIRq HiAlerIRq LoAlertIRq ErrIRq TimerIRq
        n = Read_MFRC522(CommIrqReg);
 8003096:	2004      	movs	r0, #4
 8003098:	f7ff feee 	bl	8002e78 <Read_MFRC522>
 800309c:	4603      	mov	r3, r0
 800309e:	753b      	strb	r3, [r7, #20]
        i--;
 80030a0:	8a7b      	ldrh	r3, [r7, #18]
 80030a2:	3b01      	subs	r3, #1
 80030a4:	827b      	strh	r3, [r7, #18]
    }
    while ((i!=0) && !(n&0x01) && !(n&waitIRq));
 80030a6:	8a7b      	ldrh	r3, [r7, #18]
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d00a      	beq.n	80030c2 <MFRC522_ToCard+0xd6>
 80030ac:	7d3b      	ldrb	r3, [r7, #20]
 80030ae:	f003 0301 	and.w	r3, r3, #1
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d105      	bne.n	80030c2 <MFRC522_ToCard+0xd6>
 80030b6:	7d3a      	ldrb	r2, [r7, #20]
 80030b8:	7d7b      	ldrb	r3, [r7, #21]
 80030ba:	4013      	ands	r3, r2
 80030bc:	b2db      	uxtb	r3, r3
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d0e9      	beq.n	8003096 <MFRC522_ToCard+0xaa>

    ClearBitMask(BitFramingReg, 0x80);			//StartSend=0
 80030c2:	2180      	movs	r1, #128	; 0x80
 80030c4:	200d      	movs	r0, #13
 80030c6:	f7ff ff1c 	bl	8002f02 <ClearBitMask>
	
    if (i != 0)
 80030ca:	8a7b      	ldrh	r3, [r7, #18]
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d057      	beq.n	8003180 <MFRC522_ToCard+0x194>
    {    
        if(!(Read_MFRC522(ErrorReg) & 0x1B))	//BufferOvfl Collerr CRCErr ProtecolErr
 80030d0:	2006      	movs	r0, #6
 80030d2:	f7ff fed1 	bl	8002e78 <Read_MFRC522>
 80030d6:	4603      	mov	r3, r0
 80030d8:	f003 031b 	and.w	r3, r3, #27
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d14d      	bne.n	800317c <MFRC522_ToCard+0x190>
        {
            status = MI_OK;
 80030e0:	2300      	movs	r3, #0
 80030e2:	75fb      	strb	r3, [r7, #23]
            if (n & irqEn & 0x01)
 80030e4:	7d3a      	ldrb	r2, [r7, #20]
 80030e6:	7dbb      	ldrb	r3, [r7, #22]
 80030e8:	4013      	ands	r3, r2
 80030ea:	b2db      	uxtb	r3, r3
 80030ec:	f003 0301 	and.w	r3, r3, #1
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d001      	beq.n	80030f8 <MFRC522_ToCard+0x10c>
            {   
				status = MI_NOTAGERR;
 80030f4:	2301      	movs	r3, #1
 80030f6:	75fb      	strb	r3, [r7, #23]
			}

            if (command == PCD_TRANSCEIVE)
 80030f8:	7bfb      	ldrb	r3, [r7, #15]
 80030fa:	2b0c      	cmp	r3, #12
 80030fc:	d140      	bne.n	8003180 <MFRC522_ToCard+0x194>
            {
               	n = Read_MFRC522(FIFOLevelReg);
 80030fe:	200a      	movs	r0, #10
 8003100:	f7ff feba 	bl	8002e78 <Read_MFRC522>
 8003104:	4603      	mov	r3, r0
 8003106:	753b      	strb	r3, [r7, #20]
              	lastBits = Read_MFRC522(ControlReg) & 0x07;
 8003108:	200c      	movs	r0, #12
 800310a:	f7ff feb5 	bl	8002e78 <Read_MFRC522>
 800310e:	4603      	mov	r3, r0
 8003110:	f003 0307 	and.w	r3, r3, #7
 8003114:	747b      	strb	r3, [r7, #17]
                if (lastBits)
 8003116:	7c7b      	ldrb	r3, [r7, #17]
 8003118:	2b00      	cmp	r3, #0
 800311a:	d00b      	beq.n	8003134 <MFRC522_ToCard+0x148>
                {   
					*backLen = (n-1)*8 + lastBits;   
 800311c:	7d3b      	ldrb	r3, [r7, #20]
 800311e:	3b01      	subs	r3, #1
 8003120:	b29b      	uxth	r3, r3
 8003122:	00db      	lsls	r3, r3, #3
 8003124:	b29a      	uxth	r2, r3
 8003126:	7c7b      	ldrb	r3, [r7, #17]
 8003128:	b29b      	uxth	r3, r3
 800312a:	4413      	add	r3, r2
 800312c:	b29a      	uxth	r2, r3
 800312e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003130:	801a      	strh	r2, [r3, #0]
 8003132:	e005      	b.n	8003140 <MFRC522_ToCard+0x154>
				}
                else
                {   
					*backLen = n*8;   
 8003134:	7d3b      	ldrb	r3, [r7, #20]
 8003136:	b29b      	uxth	r3, r3
 8003138:	00db      	lsls	r3, r3, #3
 800313a:	b29a      	uxth	r2, r3
 800313c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800313e:	801a      	strh	r2, [r3, #0]
				}

                if (n == 0)
 8003140:	7d3b      	ldrb	r3, [r7, #20]
 8003142:	2b00      	cmp	r3, #0
 8003144:	d101      	bne.n	800314a <MFRC522_ToCard+0x15e>
                {   
					n = 1;    
 8003146:	2301      	movs	r3, #1
 8003148:	753b      	strb	r3, [r7, #20]
				}
                if (n > MAX_LEN)
 800314a:	7d3b      	ldrb	r3, [r7, #20]
 800314c:	2b10      	cmp	r3, #16
 800314e:	d901      	bls.n	8003154 <MFRC522_ToCard+0x168>
                {   
					n = MAX_LEN;   
 8003150:	2310      	movs	r3, #16
 8003152:	753b      	strb	r3, [r7, #20]
				}
				
                // Reading the received data in FIFO
                for (i=0; i<n; i++)
 8003154:	2300      	movs	r3, #0
 8003156:	827b      	strh	r3, [r7, #18]
 8003158:	e00a      	b.n	8003170 <MFRC522_ToCard+0x184>
                {   
					backData[i] = Read_MFRC522(FIFODataReg);    
 800315a:	8a7b      	ldrh	r3, [r7, #18]
 800315c:	687a      	ldr	r2, [r7, #4]
 800315e:	18d4      	adds	r4, r2, r3
 8003160:	2009      	movs	r0, #9
 8003162:	f7ff fe89 	bl	8002e78 <Read_MFRC522>
 8003166:	4603      	mov	r3, r0
 8003168:	7023      	strb	r3, [r4, #0]
                for (i=0; i<n; i++)
 800316a:	8a7b      	ldrh	r3, [r7, #18]
 800316c:	3301      	adds	r3, #1
 800316e:	827b      	strh	r3, [r7, #18]
 8003170:	7d3b      	ldrb	r3, [r7, #20]
 8003172:	b29b      	uxth	r3, r3
 8003174:	8a7a      	ldrh	r2, [r7, #18]
 8003176:	429a      	cmp	r2, r3
 8003178:	d3ef      	bcc.n	800315a <MFRC522_ToCard+0x16e>
 800317a:	e001      	b.n	8003180 <MFRC522_ToCard+0x194>
				}
            }
        }
        else
        {   
			status = MI_ERR;  
 800317c:	2302      	movs	r3, #2
 800317e:	75fb      	strb	r3, [r7, #23]
    }
	
    //SetBitMask(ControlReg,0x80);           //timer stops
    //Write_MFRC522(CommandReg, PCD_IDLE); 

    return status;
 8003180:	7dfb      	ldrb	r3, [r7, #23]
}
 8003182:	4618      	mov	r0, r3
 8003184:	371c      	adds	r7, #28
 8003186:	46bd      	mov	sp, r7
 8003188:	bd90      	pop	{r4, r7, pc}

0800318a <MFRC522_Request>:
 *    0x0800 = Mifare_Pro(X)
 *    0x4403 = Mifare_DESFire
 * Return value: the successful return MI_OK
 */
uchar MFRC522_Request(uchar reqMode, uchar *TagType)
{
 800318a:	b580      	push	{r7, lr}
 800318c:	b086      	sub	sp, #24
 800318e:	af02      	add	r7, sp, #8
 8003190:	4603      	mov	r3, r0
 8003192:	6039      	str	r1, [r7, #0]
 8003194:	71fb      	strb	r3, [r7, #7]
	uchar status;  
	uint backBits;			 // The received data bits

	Write_MFRC522(BitFramingReg, 0x07);		//TxLastBists = BitFramingReg[2..0]
 8003196:	2107      	movs	r1, #7
 8003198:	200d      	movs	r0, #13
 800319a:	f7ff fe45 	bl	8002e28 <Write_MFRC522>
	
	TagType[0] = reqMode;
 800319e:	683b      	ldr	r3, [r7, #0]
 80031a0:	79fa      	ldrb	r2, [r7, #7]
 80031a2:	701a      	strb	r2, [r3, #0]
	status = MFRC522_ToCard(PCD_TRANSCEIVE, TagType, 1, TagType, &backBits);
 80031a4:	f107 030c 	add.w	r3, r7, #12
 80031a8:	9300      	str	r3, [sp, #0]
 80031aa:	683b      	ldr	r3, [r7, #0]
 80031ac:	2201      	movs	r2, #1
 80031ae:	6839      	ldr	r1, [r7, #0]
 80031b0:	200c      	movs	r0, #12
 80031b2:	f7ff ff1b 	bl	8002fec <MFRC522_ToCard>
 80031b6:	4603      	mov	r3, r0
 80031b8:	73fb      	strb	r3, [r7, #15]

	if ((status != MI_OK) || (backBits != 0x10))
 80031ba:	7bfb      	ldrb	r3, [r7, #15]
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d102      	bne.n	80031c6 <MFRC522_Request+0x3c>
 80031c0:	89bb      	ldrh	r3, [r7, #12]
 80031c2:	2b10      	cmp	r3, #16
 80031c4:	d001      	beq.n	80031ca <MFRC522_Request+0x40>
	{    
		status = MI_ERR;
 80031c6:	2302      	movs	r3, #2
 80031c8:	73fb      	strb	r3, [r7, #15]
	}
   
	return status;
 80031ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80031cc:	4618      	mov	r0, r3
 80031ce:	3710      	adds	r7, #16
 80031d0:	46bd      	mov	sp, r7
 80031d2:	bd80      	pop	{r7, pc}

080031d4 <MFRC522_Anticoll>:
 * Description: Anti-collision detection, reading selected card serial number card
 * Input parameters: serNum - returns 4 bytes card serial number, the first 5 bytes for the checksum byte
 * Return value: the successful return MI_OK
 */
uchar MFRC522_Anticoll(uchar *serNum)
{
 80031d4:	b580      	push	{r7, lr}
 80031d6:	b086      	sub	sp, #24
 80031d8:	af02      	add	r7, sp, #8
 80031da:	6078      	str	r0, [r7, #4]
    uchar status;
    uchar i;
	uchar serNumCheck=0;
 80031dc:	2300      	movs	r3, #0
 80031de:	737b      	strb	r3, [r7, #13]
    uint unLen;
    
	Write_MFRC522(BitFramingReg, 0x00);		//TxLastBists = BitFramingReg[2..0]
 80031e0:	2100      	movs	r1, #0
 80031e2:	200d      	movs	r0, #13
 80031e4:	f7ff fe20 	bl	8002e28 <Write_MFRC522>
 
    serNum[0] = PICC_ANTICOLL;
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	2293      	movs	r2, #147	; 0x93
 80031ec:	701a      	strb	r2, [r3, #0]
    serNum[1] = 0x20;
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	3301      	adds	r3, #1
 80031f2:	2220      	movs	r2, #32
 80031f4:	701a      	strb	r2, [r3, #0]
    status = MFRC522_ToCard(PCD_TRANSCEIVE, serNum, 2, serNum, &unLen);
 80031f6:	f107 030a 	add.w	r3, r7, #10
 80031fa:	9300      	str	r3, [sp, #0]
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	2202      	movs	r2, #2
 8003200:	6879      	ldr	r1, [r7, #4]
 8003202:	200c      	movs	r0, #12
 8003204:	f7ff fef2 	bl	8002fec <MFRC522_ToCard>
 8003208:	4603      	mov	r3, r0
 800320a:	73fb      	strb	r3, [r7, #15]

    if (status == MI_OK)
 800320c:	7bfb      	ldrb	r3, [r7, #15]
 800320e:	2b00      	cmp	r3, #0
 8003210:	d118      	bne.n	8003244 <MFRC522_Anticoll+0x70>
	{
    	 //Check card serial number
		for (i=0; i<4; i++)
 8003212:	2300      	movs	r3, #0
 8003214:	73bb      	strb	r3, [r7, #14]
 8003216:	e009      	b.n	800322c <MFRC522_Anticoll+0x58>
		{   
		 	serNumCheck ^= serNum[i];
 8003218:	7bbb      	ldrb	r3, [r7, #14]
 800321a:	687a      	ldr	r2, [r7, #4]
 800321c:	4413      	add	r3, r2
 800321e:	781a      	ldrb	r2, [r3, #0]
 8003220:	7b7b      	ldrb	r3, [r7, #13]
 8003222:	4053      	eors	r3, r2
 8003224:	737b      	strb	r3, [r7, #13]
		for (i=0; i<4; i++)
 8003226:	7bbb      	ldrb	r3, [r7, #14]
 8003228:	3301      	adds	r3, #1
 800322a:	73bb      	strb	r3, [r7, #14]
 800322c:	7bbb      	ldrb	r3, [r7, #14]
 800322e:	2b03      	cmp	r3, #3
 8003230:	d9f2      	bls.n	8003218 <MFRC522_Anticoll+0x44>
		}
		if (serNumCheck != serNum[i])
 8003232:	7bbb      	ldrb	r3, [r7, #14]
 8003234:	687a      	ldr	r2, [r7, #4]
 8003236:	4413      	add	r3, r2
 8003238:	781b      	ldrb	r3, [r3, #0]
 800323a:	7b7a      	ldrb	r2, [r7, #13]
 800323c:	429a      	cmp	r2, r3
 800323e:	d001      	beq.n	8003244 <MFRC522_Anticoll+0x70>
		{   
			status = MI_ERR;    
 8003240:	2302      	movs	r3, #2
 8003242:	73fb      	strb	r3, [r7, #15]
		}
    }

    return status;
 8003244:	7bfb      	ldrb	r3, [r7, #15]
} 
 8003246:	4618      	mov	r0, r3
 8003248:	3710      	adds	r7, #16
 800324a:	46bd      	mov	sp, r7
 800324c:	bd80      	pop	{r7, pc}
	...

08003250 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8003250:	b580      	push	{r7, lr}
 8003252:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8003254:	4b17      	ldr	r3, [pc, #92]	; (80032b4 <MX_SPI1_Init+0x64>)
 8003256:	4a18      	ldr	r2, [pc, #96]	; (80032b8 <MX_SPI1_Init+0x68>)
 8003258:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800325a:	4b16      	ldr	r3, [pc, #88]	; (80032b4 <MX_SPI1_Init+0x64>)
 800325c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003260:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8003262:	4b14      	ldr	r3, [pc, #80]	; (80032b4 <MX_SPI1_Init+0x64>)
 8003264:	2200      	movs	r2, #0
 8003266:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8003268:	4b12      	ldr	r3, [pc, #72]	; (80032b4 <MX_SPI1_Init+0x64>)
 800326a:	2200      	movs	r2, #0
 800326c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800326e:	4b11      	ldr	r3, [pc, #68]	; (80032b4 <MX_SPI1_Init+0x64>)
 8003270:	2200      	movs	r2, #0
 8003272:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003274:	4b0f      	ldr	r3, [pc, #60]	; (80032b4 <MX_SPI1_Init+0x64>)
 8003276:	2200      	movs	r2, #0
 8003278:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800327a:	4b0e      	ldr	r3, [pc, #56]	; (80032b4 <MX_SPI1_Init+0x64>)
 800327c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003280:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8003282:	4b0c      	ldr	r3, [pc, #48]	; (80032b4 <MX_SPI1_Init+0x64>)
 8003284:	2220      	movs	r2, #32
 8003286:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003288:	4b0a      	ldr	r3, [pc, #40]	; (80032b4 <MX_SPI1_Init+0x64>)
 800328a:	2200      	movs	r2, #0
 800328c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800328e:	4b09      	ldr	r3, [pc, #36]	; (80032b4 <MX_SPI1_Init+0x64>)
 8003290:	2200      	movs	r2, #0
 8003292:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003294:	4b07      	ldr	r3, [pc, #28]	; (80032b4 <MX_SPI1_Init+0x64>)
 8003296:	2200      	movs	r2, #0
 8003298:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800329a:	4b06      	ldr	r3, [pc, #24]	; (80032b4 <MX_SPI1_Init+0x64>)
 800329c:	220a      	movs	r2, #10
 800329e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80032a0:	4804      	ldr	r0, [pc, #16]	; (80032b4 <MX_SPI1_Init+0x64>)
 80032a2:	f003 f931 	bl	8006508 <HAL_SPI_Init>
 80032a6:	4603      	mov	r3, r0
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d001      	beq.n	80032b0 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80032ac:	f7ff fda0 	bl	8002df0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80032b0:	bf00      	nop
 80032b2:	bd80      	pop	{r7, pc}
 80032b4:	20000200 	.word	0x20000200
 80032b8:	40013000 	.word	0x40013000

080032bc <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80032bc:	b580      	push	{r7, lr}
 80032be:	b08a      	sub	sp, #40	; 0x28
 80032c0:	af00      	add	r7, sp, #0
 80032c2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80032c4:	f107 0314 	add.w	r3, r7, #20
 80032c8:	2200      	movs	r2, #0
 80032ca:	601a      	str	r2, [r3, #0]
 80032cc:	605a      	str	r2, [r3, #4]
 80032ce:	609a      	str	r2, [r3, #8]
 80032d0:	60da      	str	r2, [r3, #12]
 80032d2:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	4a19      	ldr	r2, [pc, #100]	; (8003340 <HAL_SPI_MspInit+0x84>)
 80032da:	4293      	cmp	r3, r2
 80032dc:	d12b      	bne.n	8003336 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80032de:	2300      	movs	r3, #0
 80032e0:	613b      	str	r3, [r7, #16]
 80032e2:	4b18      	ldr	r3, [pc, #96]	; (8003344 <HAL_SPI_MspInit+0x88>)
 80032e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032e6:	4a17      	ldr	r2, [pc, #92]	; (8003344 <HAL_SPI_MspInit+0x88>)
 80032e8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80032ec:	6453      	str	r3, [r2, #68]	; 0x44
 80032ee:	4b15      	ldr	r3, [pc, #84]	; (8003344 <HAL_SPI_MspInit+0x88>)
 80032f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032f2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80032f6:	613b      	str	r3, [r7, #16]
 80032f8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80032fa:	2300      	movs	r3, #0
 80032fc:	60fb      	str	r3, [r7, #12]
 80032fe:	4b11      	ldr	r3, [pc, #68]	; (8003344 <HAL_SPI_MspInit+0x88>)
 8003300:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003302:	4a10      	ldr	r2, [pc, #64]	; (8003344 <HAL_SPI_MspInit+0x88>)
 8003304:	f043 0301 	orr.w	r3, r3, #1
 8003308:	6313      	str	r3, [r2, #48]	; 0x30
 800330a:	4b0e      	ldr	r3, [pc, #56]	; (8003344 <HAL_SPI_MspInit+0x88>)
 800330c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800330e:	f003 0301 	and.w	r3, r3, #1
 8003312:	60fb      	str	r3, [r7, #12]
 8003314:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8003316:	23e0      	movs	r3, #224	; 0xe0
 8003318:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800331a:	2302      	movs	r3, #2
 800331c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800331e:	2300      	movs	r3, #0
 8003320:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003322:	2300      	movs	r3, #0
 8003324:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003326:	2305      	movs	r3, #5
 8003328:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800332a:	f107 0314 	add.w	r3, r7, #20
 800332e:	4619      	mov	r1, r3
 8003330:	4805      	ldr	r0, [pc, #20]	; (8003348 <HAL_SPI_MspInit+0x8c>)
 8003332:	f001 fd75 	bl	8004e20 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8003336:	bf00      	nop
 8003338:	3728      	adds	r7, #40	; 0x28
 800333a:	46bd      	mov	sp, r7
 800333c:	bd80      	pop	{r7, pc}
 800333e:	bf00      	nop
 8003340:	40013000 	.word	0x40013000
 8003344:	40023800 	.word	0x40023800
 8003348:	40020000 	.word	0x40020000

0800334c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800334c:	b480      	push	{r7}
 800334e:	b083      	sub	sp, #12
 8003350:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003352:	2300      	movs	r3, #0
 8003354:	607b      	str	r3, [r7, #4]
 8003356:	4b10      	ldr	r3, [pc, #64]	; (8003398 <HAL_MspInit+0x4c>)
 8003358:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800335a:	4a0f      	ldr	r2, [pc, #60]	; (8003398 <HAL_MspInit+0x4c>)
 800335c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003360:	6453      	str	r3, [r2, #68]	; 0x44
 8003362:	4b0d      	ldr	r3, [pc, #52]	; (8003398 <HAL_MspInit+0x4c>)
 8003364:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003366:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800336a:	607b      	str	r3, [r7, #4]
 800336c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800336e:	2300      	movs	r3, #0
 8003370:	603b      	str	r3, [r7, #0]
 8003372:	4b09      	ldr	r3, [pc, #36]	; (8003398 <HAL_MspInit+0x4c>)
 8003374:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003376:	4a08      	ldr	r2, [pc, #32]	; (8003398 <HAL_MspInit+0x4c>)
 8003378:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800337c:	6413      	str	r3, [r2, #64]	; 0x40
 800337e:	4b06      	ldr	r3, [pc, #24]	; (8003398 <HAL_MspInit+0x4c>)
 8003380:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003382:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003386:	603b      	str	r3, [r7, #0]
 8003388:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800338a:	bf00      	nop
 800338c:	370c      	adds	r7, #12
 800338e:	46bd      	mov	sp, r7
 8003390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003394:	4770      	bx	lr
 8003396:	bf00      	nop
 8003398:	40023800 	.word	0x40023800

0800339c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800339c:	b580      	push	{r7, lr}
 800339e:	b08e      	sub	sp, #56	; 0x38
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 80033a4:	2300      	movs	r3, #0
 80033a6:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 80033a8:	2300      	movs	r3, #0
 80033aa:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM7 clock */
  __HAL_RCC_TIM7_CLK_ENABLE();
 80033ac:	2300      	movs	r3, #0
 80033ae:	60fb      	str	r3, [r7, #12]
 80033b0:	4b33      	ldr	r3, [pc, #204]	; (8003480 <HAL_InitTick+0xe4>)
 80033b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033b4:	4a32      	ldr	r2, [pc, #200]	; (8003480 <HAL_InitTick+0xe4>)
 80033b6:	f043 0320 	orr.w	r3, r3, #32
 80033ba:	6413      	str	r3, [r2, #64]	; 0x40
 80033bc:	4b30      	ldr	r3, [pc, #192]	; (8003480 <HAL_InitTick+0xe4>)
 80033be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033c0:	f003 0320 	and.w	r3, r3, #32
 80033c4:	60fb      	str	r3, [r7, #12]
 80033c6:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80033c8:	f107 0210 	add.w	r2, r7, #16
 80033cc:	f107 0314 	add.w	r3, r7, #20
 80033d0:	4611      	mov	r1, r2
 80033d2:	4618      	mov	r0, r3
 80033d4:	f003 f866 	bl	80064a4 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80033d8:	6a3b      	ldr	r3, [r7, #32]
 80033da:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM7 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80033dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d103      	bne.n	80033ea <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80033e2:	f003 f837 	bl	8006454 <HAL_RCC_GetPCLK1Freq>
 80033e6:	6378      	str	r0, [r7, #52]	; 0x34
 80033e8:	e004      	b.n	80033f4 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80033ea:	f003 f833 	bl	8006454 <HAL_RCC_GetPCLK1Freq>
 80033ee:	4603      	mov	r3, r0
 80033f0:	005b      	lsls	r3, r3, #1
 80033f2:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM7 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80033f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80033f6:	4a23      	ldr	r2, [pc, #140]	; (8003484 <HAL_InitTick+0xe8>)
 80033f8:	fba2 2303 	umull	r2, r3, r2, r3
 80033fc:	0c9b      	lsrs	r3, r3, #18
 80033fe:	3b01      	subs	r3, #1
 8003400:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM7 */
  htim7.Instance = TIM7;
 8003402:	4b21      	ldr	r3, [pc, #132]	; (8003488 <HAL_InitTick+0xec>)
 8003404:	4a21      	ldr	r2, [pc, #132]	; (800348c <HAL_InitTick+0xf0>)
 8003406:	601a      	str	r2, [r3, #0]
  + Period = [(TIM7CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim7.Init.Period = (1000000U / 1000U) - 1U;
 8003408:	4b1f      	ldr	r3, [pc, #124]	; (8003488 <HAL_InitTick+0xec>)
 800340a:	f240 32e7 	movw	r2, #999	; 0x3e7
 800340e:	60da      	str	r2, [r3, #12]
  htim7.Init.Prescaler = uwPrescalerValue;
 8003410:	4a1d      	ldr	r2, [pc, #116]	; (8003488 <HAL_InitTick+0xec>)
 8003412:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003414:	6053      	str	r3, [r2, #4]
  htim7.Init.ClockDivision = 0;
 8003416:	4b1c      	ldr	r3, [pc, #112]	; (8003488 <HAL_InitTick+0xec>)
 8003418:	2200      	movs	r2, #0
 800341a:	611a      	str	r2, [r3, #16]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800341c:	4b1a      	ldr	r3, [pc, #104]	; (8003488 <HAL_InitTick+0xec>)
 800341e:	2200      	movs	r2, #0
 8003420:	609a      	str	r2, [r3, #8]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003422:	4b19      	ldr	r3, [pc, #100]	; (8003488 <HAL_InitTick+0xec>)
 8003424:	2200      	movs	r2, #0
 8003426:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim7);
 8003428:	4817      	ldr	r0, [pc, #92]	; (8003488 <HAL_InitTick+0xec>)
 800342a:	f003 fb7b 	bl	8006b24 <HAL_TIM_Base_Init>
 800342e:	4603      	mov	r3, r0
 8003430:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8003434:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8003438:	2b00      	cmp	r3, #0
 800343a:	d11b      	bne.n	8003474 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim7);
 800343c:	4812      	ldr	r0, [pc, #72]	; (8003488 <HAL_InitTick+0xec>)
 800343e:	f003 fbcb 	bl	8006bd8 <HAL_TIM_Base_Start_IT>
 8003442:	4603      	mov	r3, r0
 8003444:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8003448:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800344c:	2b00      	cmp	r3, #0
 800344e:	d111      	bne.n	8003474 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM7 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8003450:	2037      	movs	r0, #55	; 0x37
 8003452:	f000 fdf5 	bl	8004040 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	2b0f      	cmp	r3, #15
 800345a:	d808      	bhi.n	800346e <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM7_IRQn, TickPriority, 0U);
 800345c:	2200      	movs	r2, #0
 800345e:	6879      	ldr	r1, [r7, #4]
 8003460:	2037      	movs	r0, #55	; 0x37
 8003462:	f000 fdd1 	bl	8004008 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003466:	4a0a      	ldr	r2, [pc, #40]	; (8003490 <HAL_InitTick+0xf4>)
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	6013      	str	r3, [r2, #0]
 800346c:	e002      	b.n	8003474 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 800346e:	2301      	movs	r3, #1
 8003470:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8003474:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8003478:	4618      	mov	r0, r3
 800347a:	3738      	adds	r7, #56	; 0x38
 800347c:	46bd      	mov	sp, r7
 800347e:	bd80      	pop	{r7, pc}
 8003480:	40023800 	.word	0x40023800
 8003484:	431bde83 	.word	0x431bde83
 8003488:	20000258 	.word	0x20000258
 800348c:	40001400 	.word	0x40001400
 8003490:	20000024 	.word	0x20000024

08003494 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003494:	b480      	push	{r7}
 8003496:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003498:	e7fe      	b.n	8003498 <NMI_Handler+0x4>

0800349a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800349a:	b480      	push	{r7}
 800349c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800349e:	e7fe      	b.n	800349e <HardFault_Handler+0x4>

080034a0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80034a0:	b480      	push	{r7}
 80034a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80034a4:	e7fe      	b.n	80034a4 <MemManage_Handler+0x4>

080034a6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80034a6:	b480      	push	{r7}
 80034a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80034aa:	e7fe      	b.n	80034aa <BusFault_Handler+0x4>

080034ac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80034ac:	b480      	push	{r7}
 80034ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80034b0:	e7fe      	b.n	80034b0 <UsageFault_Handler+0x4>

080034b2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80034b2:	b480      	push	{r7}
 80034b4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80034b6:	bf00      	nop
 80034b8:	46bd      	mov	sp, r7
 80034ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034be:	4770      	bx	lr

080034c0 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80034c0:	b580      	push	{r7, lr}
 80034c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80034c4:	2001      	movs	r0, #1
 80034c6:	f001 fe93 	bl	80051f0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80034ca:	bf00      	nop
 80034cc:	bd80      	pop	{r7, pc}
	...

080034d0 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80034d0:	b580      	push	{r7, lr}
 80034d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80034d4:	4802      	ldr	r0, [pc, #8]	; (80034e0 <DMA1_Stream5_IRQHandler+0x10>)
 80034d6:	f000 ff59 	bl	800438c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80034da:	bf00      	nop
 80034dc:	bd80      	pop	{r7, pc}
 80034de:	bf00      	nop
 80034e0:	2000037c 	.word	0x2000037c

080034e4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80034e4:	b580      	push	{r7, lr}
 80034e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80034e8:	4802      	ldr	r0, [pc, #8]	; (80034f4 <USART2_IRQHandler+0x10>)
 80034ea:	f003 feb7 	bl	800725c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80034ee:	bf00      	nop
 80034f0:	bd80      	pop	{r7, pc}
 80034f2:	bf00      	nop
 80034f4:	200002ec 	.word	0x200002ec

080034f8 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 80034f8:	b580      	push	{r7, lr}
 80034fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80034fc:	4802      	ldr	r0, [pc, #8]	; (8003508 <TIM7_IRQHandler+0x10>)
 80034fe:	f003 fbdb 	bl	8006cb8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8003502:	bf00      	nop
 8003504:	bd80      	pop	{r7, pc}
 8003506:	bf00      	nop
 8003508:	20000258 	.word	0x20000258

0800350c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800350c:	b580      	push	{r7, lr}
 800350e:	b086      	sub	sp, #24
 8003510:	af00      	add	r7, sp, #0
 8003512:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003514:	4a14      	ldr	r2, [pc, #80]	; (8003568 <_sbrk+0x5c>)
 8003516:	4b15      	ldr	r3, [pc, #84]	; (800356c <_sbrk+0x60>)
 8003518:	1ad3      	subs	r3, r2, r3
 800351a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800351c:	697b      	ldr	r3, [r7, #20]
 800351e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003520:	4b13      	ldr	r3, [pc, #76]	; (8003570 <_sbrk+0x64>)
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	2b00      	cmp	r3, #0
 8003526:	d102      	bne.n	800352e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003528:	4b11      	ldr	r3, [pc, #68]	; (8003570 <_sbrk+0x64>)
 800352a:	4a12      	ldr	r2, [pc, #72]	; (8003574 <_sbrk+0x68>)
 800352c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800352e:	4b10      	ldr	r3, [pc, #64]	; (8003570 <_sbrk+0x64>)
 8003530:	681a      	ldr	r2, [r3, #0]
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	4413      	add	r3, r2
 8003536:	693a      	ldr	r2, [r7, #16]
 8003538:	429a      	cmp	r2, r3
 800353a:	d207      	bcs.n	800354c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800353c:	f007 fb34 	bl	800aba8 <__errno>
 8003540:	4603      	mov	r3, r0
 8003542:	220c      	movs	r2, #12
 8003544:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003546:	f04f 33ff 	mov.w	r3, #4294967295
 800354a:	e009      	b.n	8003560 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800354c:	4b08      	ldr	r3, [pc, #32]	; (8003570 <_sbrk+0x64>)
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003552:	4b07      	ldr	r3, [pc, #28]	; (8003570 <_sbrk+0x64>)
 8003554:	681a      	ldr	r2, [r3, #0]
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	4413      	add	r3, r2
 800355a:	4a05      	ldr	r2, [pc, #20]	; (8003570 <_sbrk+0x64>)
 800355c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800355e:	68fb      	ldr	r3, [r7, #12]
}
 8003560:	4618      	mov	r0, r3
 8003562:	3718      	adds	r7, #24
 8003564:	46bd      	mov	sp, r7
 8003566:	bd80      	pop	{r7, pc}
 8003568:	20020000 	.word	0x20020000
 800356c:	00000400 	.word	0x00000400
 8003570:	200002a0 	.word	0x200002a0
 8003574:	200132c8 	.word	0x200132c8

08003578 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003578:	b480      	push	{r7}
 800357a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800357c:	4b06      	ldr	r3, [pc, #24]	; (8003598 <SystemInit+0x20>)
 800357e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003582:	4a05      	ldr	r2, [pc, #20]	; (8003598 <SystemInit+0x20>)
 8003584:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003588:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800358c:	bf00      	nop
 800358e:	46bd      	mov	sp, r7
 8003590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003594:	4770      	bx	lr
 8003596:	bf00      	nop
 8003598:	e000ed00 	.word	0xe000ed00

0800359c <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart2_rx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800359c:	b580      	push	{r7, lr}
 800359e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80035a0:	4b11      	ldr	r3, [pc, #68]	; (80035e8 <MX_USART1_UART_Init+0x4c>)
 80035a2:	4a12      	ldr	r2, [pc, #72]	; (80035ec <MX_USART1_UART_Init+0x50>)
 80035a4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80035a6:	4b10      	ldr	r3, [pc, #64]	; (80035e8 <MX_USART1_UART_Init+0x4c>)
 80035a8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80035ac:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80035ae:	4b0e      	ldr	r3, [pc, #56]	; (80035e8 <MX_USART1_UART_Init+0x4c>)
 80035b0:	2200      	movs	r2, #0
 80035b2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80035b4:	4b0c      	ldr	r3, [pc, #48]	; (80035e8 <MX_USART1_UART_Init+0x4c>)
 80035b6:	2200      	movs	r2, #0
 80035b8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80035ba:	4b0b      	ldr	r3, [pc, #44]	; (80035e8 <MX_USART1_UART_Init+0x4c>)
 80035bc:	2200      	movs	r2, #0
 80035be:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80035c0:	4b09      	ldr	r3, [pc, #36]	; (80035e8 <MX_USART1_UART_Init+0x4c>)
 80035c2:	220c      	movs	r2, #12
 80035c4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80035c6:	4b08      	ldr	r3, [pc, #32]	; (80035e8 <MX_USART1_UART_Init+0x4c>)
 80035c8:	2200      	movs	r2, #0
 80035ca:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80035cc:	4b06      	ldr	r3, [pc, #24]	; (80035e8 <MX_USART1_UART_Init+0x4c>)
 80035ce:	2200      	movs	r2, #0
 80035d0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80035d2:	4805      	ldr	r0, [pc, #20]	; (80035e8 <MX_USART1_UART_Init+0x4c>)
 80035d4:	f003 fd42 	bl	800705c <HAL_UART_Init>
 80035d8:	4603      	mov	r3, r0
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d001      	beq.n	80035e2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80035de:	f7ff fc07 	bl	8002df0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80035e2:	bf00      	nop
 80035e4:	bd80      	pop	{r7, pc}
 80035e6:	bf00      	nop
 80035e8:	200002a4 	.word	0x200002a4
 80035ec:	40011000 	.word	0x40011000

080035f0 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80035f0:	b580      	push	{r7, lr}
 80035f2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80035f4:	4b11      	ldr	r3, [pc, #68]	; (800363c <MX_USART2_UART_Init+0x4c>)
 80035f6:	4a12      	ldr	r2, [pc, #72]	; (8003640 <MX_USART2_UART_Init+0x50>)
 80035f8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 80035fa:	4b10      	ldr	r3, [pc, #64]	; (800363c <MX_USART2_UART_Init+0x4c>)
 80035fc:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8003600:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003602:	4b0e      	ldr	r3, [pc, #56]	; (800363c <MX_USART2_UART_Init+0x4c>)
 8003604:	2200      	movs	r2, #0
 8003606:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003608:	4b0c      	ldr	r3, [pc, #48]	; (800363c <MX_USART2_UART_Init+0x4c>)
 800360a:	2200      	movs	r2, #0
 800360c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800360e:	4b0b      	ldr	r3, [pc, #44]	; (800363c <MX_USART2_UART_Init+0x4c>)
 8003610:	2200      	movs	r2, #0
 8003612:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003614:	4b09      	ldr	r3, [pc, #36]	; (800363c <MX_USART2_UART_Init+0x4c>)
 8003616:	220c      	movs	r2, #12
 8003618:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800361a:	4b08      	ldr	r3, [pc, #32]	; (800363c <MX_USART2_UART_Init+0x4c>)
 800361c:	2200      	movs	r2, #0
 800361e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003620:	4b06      	ldr	r3, [pc, #24]	; (800363c <MX_USART2_UART_Init+0x4c>)
 8003622:	2200      	movs	r2, #0
 8003624:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003626:	4805      	ldr	r0, [pc, #20]	; (800363c <MX_USART2_UART_Init+0x4c>)
 8003628:	f003 fd18 	bl	800705c <HAL_UART_Init>
 800362c:	4603      	mov	r3, r0
 800362e:	2b00      	cmp	r3, #0
 8003630:	d001      	beq.n	8003636 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8003632:	f7ff fbdd 	bl	8002df0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003636:	bf00      	nop
 8003638:	bd80      	pop	{r7, pc}
 800363a:	bf00      	nop
 800363c:	200002ec 	.word	0x200002ec
 8003640:	40004400 	.word	0x40004400

08003644 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8003644:	b580      	push	{r7, lr}
 8003646:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8003648:	4b11      	ldr	r3, [pc, #68]	; (8003690 <MX_USART3_UART_Init+0x4c>)
 800364a:	4a12      	ldr	r2, [pc, #72]	; (8003694 <MX_USART3_UART_Init+0x50>)
 800364c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800364e:	4b10      	ldr	r3, [pc, #64]	; (8003690 <MX_USART3_UART_Init+0x4c>)
 8003650:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003654:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8003656:	4b0e      	ldr	r3, [pc, #56]	; (8003690 <MX_USART3_UART_Init+0x4c>)
 8003658:	2200      	movs	r2, #0
 800365a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800365c:	4b0c      	ldr	r3, [pc, #48]	; (8003690 <MX_USART3_UART_Init+0x4c>)
 800365e:	2200      	movs	r2, #0
 8003660:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8003662:	4b0b      	ldr	r3, [pc, #44]	; (8003690 <MX_USART3_UART_Init+0x4c>)
 8003664:	2200      	movs	r2, #0
 8003666:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8003668:	4b09      	ldr	r3, [pc, #36]	; (8003690 <MX_USART3_UART_Init+0x4c>)
 800366a:	220c      	movs	r2, #12
 800366c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800366e:	4b08      	ldr	r3, [pc, #32]	; (8003690 <MX_USART3_UART_Init+0x4c>)
 8003670:	2200      	movs	r2, #0
 8003672:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8003674:	4b06      	ldr	r3, [pc, #24]	; (8003690 <MX_USART3_UART_Init+0x4c>)
 8003676:	2200      	movs	r2, #0
 8003678:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800367a:	4805      	ldr	r0, [pc, #20]	; (8003690 <MX_USART3_UART_Init+0x4c>)
 800367c:	f003 fcee 	bl	800705c <HAL_UART_Init>
 8003680:	4603      	mov	r3, r0
 8003682:	2b00      	cmp	r3, #0
 8003684:	d001      	beq.n	800368a <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8003686:	f7ff fbb3 	bl	8002df0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800368a:	bf00      	nop
 800368c:	bd80      	pop	{r7, pc}
 800368e:	bf00      	nop
 8003690:	20000334 	.word	0x20000334
 8003694:	40004800 	.word	0x40004800

08003698 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003698:	b580      	push	{r7, lr}
 800369a:	b08e      	sub	sp, #56	; 0x38
 800369c:	af00      	add	r7, sp, #0
 800369e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80036a0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80036a4:	2200      	movs	r2, #0
 80036a6:	601a      	str	r2, [r3, #0]
 80036a8:	605a      	str	r2, [r3, #4]
 80036aa:	609a      	str	r2, [r3, #8]
 80036ac:	60da      	str	r2, [r3, #12]
 80036ae:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	4a66      	ldr	r2, [pc, #408]	; (8003850 <HAL_UART_MspInit+0x1b8>)
 80036b6:	4293      	cmp	r3, r2
 80036b8:	d12d      	bne.n	8003716 <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80036ba:	2300      	movs	r3, #0
 80036bc:	623b      	str	r3, [r7, #32]
 80036be:	4b65      	ldr	r3, [pc, #404]	; (8003854 <HAL_UART_MspInit+0x1bc>)
 80036c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036c2:	4a64      	ldr	r2, [pc, #400]	; (8003854 <HAL_UART_MspInit+0x1bc>)
 80036c4:	f043 0310 	orr.w	r3, r3, #16
 80036c8:	6453      	str	r3, [r2, #68]	; 0x44
 80036ca:	4b62      	ldr	r3, [pc, #392]	; (8003854 <HAL_UART_MspInit+0x1bc>)
 80036cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036ce:	f003 0310 	and.w	r3, r3, #16
 80036d2:	623b      	str	r3, [r7, #32]
 80036d4:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80036d6:	2300      	movs	r3, #0
 80036d8:	61fb      	str	r3, [r7, #28]
 80036da:	4b5e      	ldr	r3, [pc, #376]	; (8003854 <HAL_UART_MspInit+0x1bc>)
 80036dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036de:	4a5d      	ldr	r2, [pc, #372]	; (8003854 <HAL_UART_MspInit+0x1bc>)
 80036e0:	f043 0301 	orr.w	r3, r3, #1
 80036e4:	6313      	str	r3, [r2, #48]	; 0x30
 80036e6:	4b5b      	ldr	r3, [pc, #364]	; (8003854 <HAL_UART_MspInit+0x1bc>)
 80036e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036ea:	f003 0301 	and.w	r3, r3, #1
 80036ee:	61fb      	str	r3, [r7, #28]
 80036f0:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80036f2:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80036f6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80036f8:	2302      	movs	r3, #2
 80036fa:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036fc:	2300      	movs	r3, #0
 80036fe:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003700:	2303      	movs	r3, #3
 8003702:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003704:	2307      	movs	r3, #7
 8003706:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003708:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800370c:	4619      	mov	r1, r3
 800370e:	4852      	ldr	r0, [pc, #328]	; (8003858 <HAL_UART_MspInit+0x1c0>)
 8003710:	f001 fb86 	bl	8004e20 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8003714:	e098      	b.n	8003848 <HAL_UART_MspInit+0x1b0>
  else if(uartHandle->Instance==USART2)
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	4a50      	ldr	r2, [pc, #320]	; (800385c <HAL_UART_MspInit+0x1c4>)
 800371c:	4293      	cmp	r3, r2
 800371e:	d161      	bne.n	80037e4 <HAL_UART_MspInit+0x14c>
    __HAL_RCC_USART2_CLK_ENABLE();
 8003720:	2300      	movs	r3, #0
 8003722:	61bb      	str	r3, [r7, #24]
 8003724:	4b4b      	ldr	r3, [pc, #300]	; (8003854 <HAL_UART_MspInit+0x1bc>)
 8003726:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003728:	4a4a      	ldr	r2, [pc, #296]	; (8003854 <HAL_UART_MspInit+0x1bc>)
 800372a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800372e:	6413      	str	r3, [r2, #64]	; 0x40
 8003730:	4b48      	ldr	r3, [pc, #288]	; (8003854 <HAL_UART_MspInit+0x1bc>)
 8003732:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003734:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003738:	61bb      	str	r3, [r7, #24]
 800373a:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800373c:	2300      	movs	r3, #0
 800373e:	617b      	str	r3, [r7, #20]
 8003740:	4b44      	ldr	r3, [pc, #272]	; (8003854 <HAL_UART_MspInit+0x1bc>)
 8003742:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003744:	4a43      	ldr	r2, [pc, #268]	; (8003854 <HAL_UART_MspInit+0x1bc>)
 8003746:	f043 0301 	orr.w	r3, r3, #1
 800374a:	6313      	str	r3, [r2, #48]	; 0x30
 800374c:	4b41      	ldr	r3, [pc, #260]	; (8003854 <HAL_UART_MspInit+0x1bc>)
 800374e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003750:	f003 0301 	and.w	r3, r3, #1
 8003754:	617b      	str	r3, [r7, #20]
 8003756:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8003758:	230c      	movs	r3, #12
 800375a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800375c:	2302      	movs	r3, #2
 800375e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003760:	2300      	movs	r3, #0
 8003762:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003764:	2303      	movs	r3, #3
 8003766:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003768:	2307      	movs	r3, #7
 800376a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800376c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003770:	4619      	mov	r1, r3
 8003772:	4839      	ldr	r0, [pc, #228]	; (8003858 <HAL_UART_MspInit+0x1c0>)
 8003774:	f001 fb54 	bl	8004e20 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8003778:	4b39      	ldr	r3, [pc, #228]	; (8003860 <HAL_UART_MspInit+0x1c8>)
 800377a:	4a3a      	ldr	r2, [pc, #232]	; (8003864 <HAL_UART_MspInit+0x1cc>)
 800377c:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 800377e:	4b38      	ldr	r3, [pc, #224]	; (8003860 <HAL_UART_MspInit+0x1c8>)
 8003780:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003784:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003786:	4b36      	ldr	r3, [pc, #216]	; (8003860 <HAL_UART_MspInit+0x1c8>)
 8003788:	2200      	movs	r2, #0
 800378a:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800378c:	4b34      	ldr	r3, [pc, #208]	; (8003860 <HAL_UART_MspInit+0x1c8>)
 800378e:	2200      	movs	r2, #0
 8003790:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_DISABLE;
 8003792:	4b33      	ldr	r3, [pc, #204]	; (8003860 <HAL_UART_MspInit+0x1c8>)
 8003794:	2200      	movs	r2, #0
 8003796:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003798:	4b31      	ldr	r3, [pc, #196]	; (8003860 <HAL_UART_MspInit+0x1c8>)
 800379a:	2200      	movs	r2, #0
 800379c:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800379e:	4b30      	ldr	r3, [pc, #192]	; (8003860 <HAL_UART_MspInit+0x1c8>)
 80037a0:	2200      	movs	r2, #0
 80037a2:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 80037a4:	4b2e      	ldr	r3, [pc, #184]	; (8003860 <HAL_UART_MspInit+0x1c8>)
 80037a6:	2200      	movs	r2, #0
 80037a8:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80037aa:	4b2d      	ldr	r3, [pc, #180]	; (8003860 <HAL_UART_MspInit+0x1c8>)
 80037ac:	2200      	movs	r2, #0
 80037ae:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80037b0:	4b2b      	ldr	r3, [pc, #172]	; (8003860 <HAL_UART_MspInit+0x1c8>)
 80037b2:	2200      	movs	r2, #0
 80037b4:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80037b6:	482a      	ldr	r0, [pc, #168]	; (8003860 <HAL_UART_MspInit+0x1c8>)
 80037b8:	f000 fc50 	bl	800405c <HAL_DMA_Init>
 80037bc:	4603      	mov	r3, r0
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d001      	beq.n	80037c6 <HAL_UART_MspInit+0x12e>
      Error_Handler();
 80037c2:	f7ff fb15 	bl	8002df0 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	4a25      	ldr	r2, [pc, #148]	; (8003860 <HAL_UART_MspInit+0x1c8>)
 80037ca:	63da      	str	r2, [r3, #60]	; 0x3c
 80037cc:	4a24      	ldr	r2, [pc, #144]	; (8003860 <HAL_UART_MspInit+0x1c8>)
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 80037d2:	2200      	movs	r2, #0
 80037d4:	2105      	movs	r1, #5
 80037d6:	2026      	movs	r0, #38	; 0x26
 80037d8:	f000 fc16 	bl	8004008 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80037dc:	2026      	movs	r0, #38	; 0x26
 80037de:	f000 fc2f 	bl	8004040 <HAL_NVIC_EnableIRQ>
}
 80037e2:	e031      	b.n	8003848 <HAL_UART_MspInit+0x1b0>
  else if(uartHandle->Instance==USART3)
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	4a1f      	ldr	r2, [pc, #124]	; (8003868 <HAL_UART_MspInit+0x1d0>)
 80037ea:	4293      	cmp	r3, r2
 80037ec:	d12c      	bne.n	8003848 <HAL_UART_MspInit+0x1b0>
    __HAL_RCC_USART3_CLK_ENABLE();
 80037ee:	2300      	movs	r3, #0
 80037f0:	613b      	str	r3, [r7, #16]
 80037f2:	4b18      	ldr	r3, [pc, #96]	; (8003854 <HAL_UART_MspInit+0x1bc>)
 80037f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037f6:	4a17      	ldr	r2, [pc, #92]	; (8003854 <HAL_UART_MspInit+0x1bc>)
 80037f8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80037fc:	6413      	str	r3, [r2, #64]	; 0x40
 80037fe:	4b15      	ldr	r3, [pc, #84]	; (8003854 <HAL_UART_MspInit+0x1bc>)
 8003800:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003802:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003806:	613b      	str	r3, [r7, #16]
 8003808:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800380a:	2300      	movs	r3, #0
 800380c:	60fb      	str	r3, [r7, #12]
 800380e:	4b11      	ldr	r3, [pc, #68]	; (8003854 <HAL_UART_MspInit+0x1bc>)
 8003810:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003812:	4a10      	ldr	r2, [pc, #64]	; (8003854 <HAL_UART_MspInit+0x1bc>)
 8003814:	f043 0302 	orr.w	r3, r3, #2
 8003818:	6313      	str	r3, [r2, #48]	; 0x30
 800381a:	4b0e      	ldr	r3, [pc, #56]	; (8003854 <HAL_UART_MspInit+0x1bc>)
 800381c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800381e:	f003 0302 	and.w	r3, r3, #2
 8003822:	60fb      	str	r3, [r7, #12]
 8003824:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8003826:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800382a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800382c:	2302      	movs	r3, #2
 800382e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003830:	2300      	movs	r3, #0
 8003832:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003834:	2303      	movs	r3, #3
 8003836:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003838:	2307      	movs	r3, #7
 800383a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800383c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003840:	4619      	mov	r1, r3
 8003842:	480a      	ldr	r0, [pc, #40]	; (800386c <HAL_UART_MspInit+0x1d4>)
 8003844:	f001 faec 	bl	8004e20 <HAL_GPIO_Init>
}
 8003848:	bf00      	nop
 800384a:	3738      	adds	r7, #56	; 0x38
 800384c:	46bd      	mov	sp, r7
 800384e:	bd80      	pop	{r7, pc}
 8003850:	40011000 	.word	0x40011000
 8003854:	40023800 	.word	0x40023800
 8003858:	40020000 	.word	0x40020000
 800385c:	40004400 	.word	0x40004400
 8003860:	2000037c 	.word	0x2000037c
 8003864:	40026088 	.word	0x40026088
 8003868:	40004800 	.word	0x40004800
 800386c:	40020400 	.word	0x40020400

08003870 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003870:	f8df d034 	ldr.w	sp, [pc, #52]	; 80038a8 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8003874:	f7ff fe80 	bl	8003578 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003878:	480c      	ldr	r0, [pc, #48]	; (80038ac <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800387a:	490d      	ldr	r1, [pc, #52]	; (80038b0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800387c:	4a0d      	ldr	r2, [pc, #52]	; (80038b4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800387e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003880:	e002      	b.n	8003888 <LoopCopyDataInit>

08003882 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003882:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003884:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003886:	3304      	adds	r3, #4

08003888 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003888:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800388a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800388c:	d3f9      	bcc.n	8003882 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800388e:	4a0a      	ldr	r2, [pc, #40]	; (80038b8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003890:	4c0a      	ldr	r4, [pc, #40]	; (80038bc <LoopFillZerobss+0x22>)
  movs r3, #0
 8003892:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003894:	e001      	b.n	800389a <LoopFillZerobss>

08003896 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003896:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003898:	3204      	adds	r2, #4

0800389a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800389a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800389c:	d3fb      	bcc.n	8003896 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800389e:	f007 f989 	bl	800abb4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80038a2:	f7fe f851 	bl	8001948 <main>
  bx  lr    
 80038a6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80038a8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80038ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80038b0:	200000a0 	.word	0x200000a0
  ldr r2, =_sidata
 80038b4:	0800c0e4 	.word	0x0800c0e4
  ldr r2, =_sbss
 80038b8:	200000a0 	.word	0x200000a0
  ldr r4, =_ebss
 80038bc:	200132c8 	.word	0x200132c8

080038c0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80038c0:	e7fe      	b.n	80038c0 <ADC_IRQHandler>

080038c2 <lcd1602_Init>:
uint8_t CtrlPinsRetrieve(lcd1602_HandleTypeDef *lcd1602_Handle);
void Instruction_Write(lcd1602_HandleTypeDef *lcd1602_Handle, const uint8_t *instruction);
void Data_Write(lcd1602_HandleTypeDef *lcd1602_Handle, const uint8_t *data);

void lcd1602_Init(lcd1602_HandleTypeDef *lcd1602_Handle, I2C_HandleTypeDef *hi2c, uint8_t address)
{
 80038c2:	b580      	push	{r7, lr}
 80038c4:	b084      	sub	sp, #16
 80038c6:	af00      	add	r7, sp, #0
 80038c8:	60f8      	str	r0, [r7, #12]
 80038ca:	60b9      	str	r1, [r7, #8]
 80038cc:	4613      	mov	r3, r2
 80038ce:	71fb      	strb	r3, [r7, #7]
	HAL_Delay(100);
 80038d0:	2064      	movs	r0, #100	; 0x64
 80038d2:	f000 fabd 	bl	8003e50 <HAL_Delay>
	/* Device specific info retrieve */
	lcd1602_Handle->hi2c = hi2c;
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	68ba      	ldr	r2, [r7, #8]
 80038da:	601a      	str	r2, [r3, #0]
	lcd1602_Handle->address = address;
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	79fa      	ldrb	r2, [r7, #7]
 80038e0:	711a      	strb	r2, [r3, #4]
	lcd1602_Handle->instruction = NULL;
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	2200      	movs	r2, #0
 80038e6:	715a      	strb	r2, [r3, #5]
	lcd1602_Handle->data = NULL;
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	2200      	movs	r2, #0
 80038ec:	719a      	strb	r2, [r3, #6]
	lcd1602_Handle->ctrlPins.RS_Pin = SET;
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	2201      	movs	r2, #1
 80038f2:	71da      	strb	r2, [r3, #7]
	lcd1602_Handle->ctrlPins.RW_Pin = SET;
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	2201      	movs	r2, #1
 80038f8:	721a      	strb	r2, [r3, #8]
	lcd1602_Handle->ctrlPins.E_Pin = SET;
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	2201      	movs	r2, #1
 80038fe:	725a      	strb	r2, [r3, #9]
	lcd1602_Handle->ctrlPins.LED = ENABLE;
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	2201      	movs	r2, #1
 8003904:	729a      	strb	r2, [r3, #10]
	lcd1602_Handle->dispBits.displayState = DISABLE;
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	2200      	movs	r2, #0
 800390a:	72da      	strb	r2, [r3, #11]
	lcd1602_Handle->dispBits.cursorState = DISABLE;
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	2200      	movs	r2, #0
 8003910:	731a      	strb	r2, [r3, #12]
	lcd1602_Handle->dispBits.blinkState = DISABLE;
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	2200      	movs	r2, #0
 8003916:	735a      	strb	r2, [r3, #13]
	/* At power on, all the ports are HIGH [PCF8574 datasheet] */
	RS_Pin(lcd1602_Handle, RESET);
 8003918:	2100      	movs	r1, #0
 800391a:	68f8      	ldr	r0, [r7, #12]
 800391c:	f000 f944 	bl	8003ba8 <RS_Pin>
	RW_Pin(lcd1602_Handle, RESET);
 8003920:	2100      	movs	r1, #0
 8003922:	68f8      	ldr	r0, [r7, #12]
 8003924:	f000 f964 	bl	8003bf0 <RW_Pin>
	E_Pin(lcd1602_Handle, RESET);
 8003928:	2100      	movs	r1, #0
 800392a:	68f8      	ldr	r0, [r7, #12]
 800392c:	f000 f984 	bl	8003c38 <E_Pin>
	lcd1602_LED(lcd1602_Handle, DISABLE);
 8003930:	2100      	movs	r1, #0
 8003932:	68f8      	ldr	r0, [r7, #12]
 8003934:	f000 f919 	bl	8003b6a <lcd1602_LED>
	/* Set 4-Bit Interface */
	HAL_Delay(50);
 8003938:	2032      	movs	r0, #50	; 0x32
 800393a:	f000 fa89 	bl	8003e50 <HAL_Delay>
	lcd1602_Handle->instruction = 0b00110000;
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	2230      	movs	r2, #48	; 0x30
 8003942:	715a      	strb	r2, [r3, #5]
	Instruction_Write(lcd1602_Handle, &lcd1602_Handle->instruction);
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	3305      	adds	r3, #5
 8003948:	4619      	mov	r1, r3
 800394a:	68f8      	ldr	r0, [r7, #12]
 800394c:	f000 f9b8 	bl	8003cc0 <Instruction_Write>
	HAL_Delay(5);
 8003950:	2005      	movs	r0, #5
 8003952:	f000 fa7d 	bl	8003e50 <HAL_Delay>
	Instruction_Write(lcd1602_Handle, &lcd1602_Handle->instruction);
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	3305      	adds	r3, #5
 800395a:	4619      	mov	r1, r3
 800395c:	68f8      	ldr	r0, [r7, #12]
 800395e:	f000 f9af 	bl	8003cc0 <Instruction_Write>
	HAL_Delay(1);
 8003962:	2001      	movs	r0, #1
 8003964:	f000 fa74 	bl	8003e50 <HAL_Delay>
	Instruction_Write(lcd1602_Handle, &lcd1602_Handle->instruction);
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	3305      	adds	r3, #5
 800396c:	4619      	mov	r1, r3
 800396e:	68f8      	ldr	r0, [r7, #12]
 8003970:	f000 f9a6 	bl	8003cc0 <Instruction_Write>
	lcd1602_Handle->instruction = 0b00100000;
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	2220      	movs	r2, #32
 8003978:	715a      	strb	r2, [r3, #5]
	Instruction_Write(lcd1602_Handle, &lcd1602_Handle->instruction);
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	3305      	adds	r3, #5
 800397e:	4619      	mov	r1, r3
 8003980:	68f8      	ldr	r0, [r7, #12]
 8003982:	f000 f99d 	bl	8003cc0 <Instruction_Write>
	/* Specify the number of display lines and character font */
	lcd1602_Handle->instruction = 0b00100000;
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	2220      	movs	r2, #32
 800398a:	715a      	strb	r2, [r3, #5]
	Instruction_Write(lcd1602_Handle, &lcd1602_Handle->instruction);
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	3305      	adds	r3, #5
 8003990:	4619      	mov	r1, r3
 8003992:	68f8      	ldr	r0, [r7, #12]
 8003994:	f000 f994 	bl	8003cc0 <Instruction_Write>
	lcd1602_Handle->instruction = 0b10000000;
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	2280      	movs	r2, #128	; 0x80
 800399c:	715a      	strb	r2, [r3, #5]
	Instruction_Write(lcd1602_Handle, &lcd1602_Handle->instruction);
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	3305      	adds	r3, #5
 80039a2:	4619      	mov	r1, r3
 80039a4:	68f8      	ldr	r0, [r7, #12]
 80039a6:	f000 f98b 	bl	8003cc0 <Instruction_Write>
	/* Display off */
	lcd1602_Display(lcd1602_Handle, DISABLE);
 80039aa:	2100      	movs	r1, #0
 80039ac:	68f8      	ldr	r0, [r7, #12]
 80039ae:	f000 f899 	bl	8003ae4 <lcd1602_Display>
	/* Display clear */
	lcd1602_Clear(lcd1602_Handle);
 80039b2:	68f8      	ldr	r0, [r7, #12]
 80039b4:	f000 f876 	bl	8003aa4 <lcd1602_Clear>
	/* Entry mode set */
	lcd1602_Handle->instruction = 0b00000000;
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	2200      	movs	r2, #0
 80039bc:	715a      	strb	r2, [r3, #5]
	Instruction_Write(lcd1602_Handle, &lcd1602_Handle->instruction);
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	3305      	adds	r3, #5
 80039c2:	4619      	mov	r1, r3
 80039c4:	68f8      	ldr	r0, [r7, #12]
 80039c6:	f000 f97b 	bl	8003cc0 <Instruction_Write>
	lcd1602_Handle->instruction = 0b01100000;
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	2260      	movs	r2, #96	; 0x60
 80039ce:	715a      	strb	r2, [r3, #5]
	Instruction_Write(lcd1602_Handle, &lcd1602_Handle->instruction);
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	3305      	adds	r3, #5
 80039d4:	4619      	mov	r1, r3
 80039d6:	68f8      	ldr	r0, [r7, #12]
 80039d8:	f000 f972 	bl	8003cc0 <Instruction_Write>
	/* Display on */
	lcd1602_Display(lcd1602_Handle, ENABLE);
 80039dc:	2101      	movs	r1, #1
 80039de:	68f8      	ldr	r0, [r7, #12]
 80039e0:	f000 f880 	bl	8003ae4 <lcd1602_Display>
	/* LED backlight on */
	HAL_Delay(500);
 80039e4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80039e8:	f000 fa32 	bl	8003e50 <HAL_Delay>
	lcd1602_LED(lcd1602_Handle, ENABLE);
 80039ec:	2101      	movs	r1, #1
 80039ee:	68f8      	ldr	r0, [r7, #12]
 80039f0:	f000 f8bb 	bl	8003b6a <lcd1602_LED>
	HAL_Delay(500);
 80039f4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80039f8:	f000 fa2a 	bl	8003e50 <HAL_Delay>
}
 80039fc:	bf00      	nop
 80039fe:	3710      	adds	r7, #16
 8003a00:	46bd      	mov	sp, r7
 8003a02:	bd80      	pop	{r7, pc}

08003a04 <lcd1602_Print>:

void lcd1602_Print(lcd1602_HandleTypeDef *lcd1602_Handle, uint8_t *pString)
{
 8003a04:	b580      	push	{r7, lr}
 8003a06:	b082      	sub	sp, #8
 8003a08:	af00      	add	r7, sp, #0
 8003a0a:	6078      	str	r0, [r7, #4]
 8003a0c:	6039      	str	r1, [r7, #0]
	do
	{
		lcd1602_Handle->data = *pString++;
 8003a0e:	683b      	ldr	r3, [r7, #0]
 8003a10:	1c5a      	adds	r2, r3, #1
 8003a12:	603a      	str	r2, [r7, #0]
 8003a14:	781a      	ldrb	r2, [r3, #0]
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	719a      	strb	r2, [r3, #6]
		Data_Write(lcd1602_Handle, &lcd1602_Handle->data);
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	3306      	adds	r3, #6
 8003a1e:	4619      	mov	r1, r3
 8003a20:	6878      	ldr	r0, [r7, #4]
 8003a22:	f000 f990 	bl	8003d46 <Data_Write>
		lcd1602_Handle->data = lcd1602_Handle->data << 4;
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	799b      	ldrb	r3, [r3, #6]
 8003a2a:	011b      	lsls	r3, r3, #4
 8003a2c:	b2da      	uxtb	r2, r3
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	719a      	strb	r2, [r3, #6]
		Data_Write(lcd1602_Handle, &lcd1602_Handle->data);
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	3306      	adds	r3, #6
 8003a36:	4619      	mov	r1, r3
 8003a38:	6878      	ldr	r0, [r7, #4]
 8003a3a:	f000 f984 	bl	8003d46 <Data_Write>
	} while (*pString != '\0');
 8003a3e:	683b      	ldr	r3, [r7, #0]
 8003a40:	781b      	ldrb	r3, [r3, #0]
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d1e3      	bne.n	8003a0e <lcd1602_Print+0xa>
}
 8003a46:	bf00      	nop
 8003a48:	bf00      	nop
 8003a4a:	3708      	adds	r7, #8
 8003a4c:	46bd      	mov	sp, r7
 8003a4e:	bd80      	pop	{r7, pc}

08003a50 <lcd1602_SetCursor>:

void lcd1602_SetCursor(lcd1602_HandleTypeDef *lcd1602_Handle, uint8_t col, uint8_t row)
{
 8003a50:	b580      	push	{r7, lr}
 8003a52:	b084      	sub	sp, #16
 8003a54:	af00      	add	r7, sp, #0
 8003a56:	6078      	str	r0, [r7, #4]
 8003a58:	460b      	mov	r3, r1
 8003a5a:	70fb      	strb	r3, [r7, #3]
 8003a5c:	4613      	mov	r3, r2
 8003a5e:	70bb      	strb	r3, [r7, #2]
	uint8_t DDRAM_address = col + (0x40 * row);
 8003a60:	78bb      	ldrb	r3, [r7, #2]
 8003a62:	019b      	lsls	r3, r3, #6
 8003a64:	b2da      	uxtb	r2, r3
 8003a66:	78fb      	ldrb	r3, [r7, #3]
 8003a68:	4413      	add	r3, r2
 8003a6a:	73fb      	strb	r3, [r7, #15]
	lcd1602_Handle->instruction = 0b10000000 | DDRAM_address;
 8003a6c:	7bfb      	ldrb	r3, [r7, #15]
 8003a6e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003a72:	b2da      	uxtb	r2, r3
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	715a      	strb	r2, [r3, #5]
	Instruction_Write(lcd1602_Handle, &lcd1602_Handle->instruction);
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	3305      	adds	r3, #5
 8003a7c:	4619      	mov	r1, r3
 8003a7e:	6878      	ldr	r0, [r7, #4]
 8003a80:	f000 f91e 	bl	8003cc0 <Instruction_Write>
	lcd1602_Handle->instruction = lcd1602_Handle->instruction << 4;
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	795b      	ldrb	r3, [r3, #5]
 8003a88:	011b      	lsls	r3, r3, #4
 8003a8a:	b2da      	uxtb	r2, r3
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	715a      	strb	r2, [r3, #5]
	Instruction_Write(lcd1602_Handle, &lcd1602_Handle->instruction);
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	3305      	adds	r3, #5
 8003a94:	4619      	mov	r1, r3
 8003a96:	6878      	ldr	r0, [r7, #4]
 8003a98:	f000 f912 	bl	8003cc0 <Instruction_Write>
}
 8003a9c:	bf00      	nop
 8003a9e:	3710      	adds	r7, #16
 8003aa0:	46bd      	mov	sp, r7
 8003aa2:	bd80      	pop	{r7, pc}

08003aa4 <lcd1602_Clear>:

void lcd1602_Clear(lcd1602_HandleTypeDef *lcd1602_Handle)
{
 8003aa4:	b580      	push	{r7, lr}
 8003aa6:	b082      	sub	sp, #8
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	6078      	str	r0, [r7, #4]
	lcd1602_Handle->instruction = 0b00000001;
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	2201      	movs	r2, #1
 8003ab0:	715a      	strb	r2, [r3, #5]
	Instruction_Write(lcd1602_Handle, &lcd1602_Handle->instruction);
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	3305      	adds	r3, #5
 8003ab6:	4619      	mov	r1, r3
 8003ab8:	6878      	ldr	r0, [r7, #4]
 8003aba:	f000 f901 	bl	8003cc0 <Instruction_Write>
	lcd1602_Handle->instruction = lcd1602_Handle->instruction << 4;
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	795b      	ldrb	r3, [r3, #5]
 8003ac2:	011b      	lsls	r3, r3, #4
 8003ac4:	b2da      	uxtb	r2, r3
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	715a      	strb	r2, [r3, #5]
	Instruction_Write(lcd1602_Handle, &lcd1602_Handle->instruction);
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	3305      	adds	r3, #5
 8003ace:	4619      	mov	r1, r3
 8003ad0:	6878      	ldr	r0, [r7, #4]
 8003ad2:	f000 f8f5 	bl	8003cc0 <Instruction_Write>
	HAL_Delay(2);
 8003ad6:	2002      	movs	r0, #2
 8003ad8:	f000 f9ba 	bl	8003e50 <HAL_Delay>
}
 8003adc:	bf00      	nop
 8003ade:	3708      	adds	r7, #8
 8003ae0:	46bd      	mov	sp, r7
 8003ae2:	bd80      	pop	{r7, pc}

08003ae4 <lcd1602_Display>:
	Instruction_Write(lcd1602_Handle, &lcd1602_Handle->instruction);
	HAL_Delay(2);
}

void lcd1602_Display(lcd1602_HandleTypeDef *lcd1602_Handle, FunctionalState state)
{
 8003ae4:	b580      	push	{r7, lr}
 8003ae6:	b082      	sub	sp, #8
 8003ae8:	af00      	add	r7, sp, #0
 8003aea:	6078      	str	r0, [r7, #4]
 8003aec:	460b      	mov	r3, r1
 8003aee:	70fb      	strb	r3, [r7, #3]
	lcd1602_Handle->instruction = 0b00001000;
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	2208      	movs	r2, #8
 8003af4:	715a      	strb	r2, [r3, #5]
	lcd1602_Handle->dispBits.displayState = state;
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	78fa      	ldrb	r2, [r7, #3]
 8003afa:	72da      	strb	r2, [r3, #11]
	if (lcd1602_Handle->dispBits.displayState == ENABLE)
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	7adb      	ldrb	r3, [r3, #11]
 8003b00:	2b01      	cmp	r3, #1
 8003b02:	d106      	bne.n	8003b12 <lcd1602_Display+0x2e>
		SET_BIT(lcd1602_Handle->instruction, 1 << 2);
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	795b      	ldrb	r3, [r3, #5]
 8003b08:	f043 0304 	orr.w	r3, r3, #4
 8003b0c:	b2da      	uxtb	r2, r3
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	715a      	strb	r2, [r3, #5]
	if (lcd1602_Handle->dispBits.cursorState == ENABLE)
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	7b1b      	ldrb	r3, [r3, #12]
 8003b16:	2b01      	cmp	r3, #1
 8003b18:	d106      	bne.n	8003b28 <lcd1602_Display+0x44>
		SET_BIT(lcd1602_Handle->instruction, 1 << 1);
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	795b      	ldrb	r3, [r3, #5]
 8003b1e:	f043 0302 	orr.w	r3, r3, #2
 8003b22:	b2da      	uxtb	r2, r3
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	715a      	strb	r2, [r3, #5]
	if (lcd1602_Handle->dispBits.blinkState == ENABLE)
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	7b5b      	ldrb	r3, [r3, #13]
 8003b2c:	2b01      	cmp	r3, #1
 8003b2e:	d106      	bne.n	8003b3e <lcd1602_Display+0x5a>
		SET_BIT(lcd1602_Handle->instruction, 1 << 0);
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	795b      	ldrb	r3, [r3, #5]
 8003b34:	f043 0301 	orr.w	r3, r3, #1
 8003b38:	b2da      	uxtb	r2, r3
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	715a      	strb	r2, [r3, #5]
	Instruction_Write(lcd1602_Handle, &lcd1602_Handle->instruction);
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	3305      	adds	r3, #5
 8003b42:	4619      	mov	r1, r3
 8003b44:	6878      	ldr	r0, [r7, #4]
 8003b46:	f000 f8bb 	bl	8003cc0 <Instruction_Write>
	lcd1602_Handle->instruction = lcd1602_Handle->instruction << 4;
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	795b      	ldrb	r3, [r3, #5]
 8003b4e:	011b      	lsls	r3, r3, #4
 8003b50:	b2da      	uxtb	r2, r3
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	715a      	strb	r2, [r3, #5]
	Instruction_Write(lcd1602_Handle, &lcd1602_Handle->instruction);
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	3305      	adds	r3, #5
 8003b5a:	4619      	mov	r1, r3
 8003b5c:	6878      	ldr	r0, [r7, #4]
 8003b5e:	f000 f8af 	bl	8003cc0 <Instruction_Write>
}
 8003b62:	bf00      	nop
 8003b64:	3708      	adds	r7, #8
 8003b66:	46bd      	mov	sp, r7
 8003b68:	bd80      	pop	{r7, pc}

08003b6a <lcd1602_LED>:
	lcd1602_Handle->instruction = lcd1602_Handle->instruction << 4;
	Instruction_Write(lcd1602_Handle, &lcd1602_Handle->instruction);
}

void lcd1602_LED(lcd1602_HandleTypeDef *lcd1602_Handle, FunctionalState state)
{
 8003b6a:	b580      	push	{r7, lr}
 8003b6c:	b086      	sub	sp, #24
 8003b6e:	af02      	add	r7, sp, #8
 8003b70:	6078      	str	r0, [r7, #4]
 8003b72:	460b      	mov	r3, r1
 8003b74:	70fb      	strb	r3, [r7, #3]
	lcd1602_Handle->ctrlPins.LED = state;
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	78fa      	ldrb	r2, [r7, #3]
 8003b7a:	729a      	strb	r2, [r3, #10]
	uint8_t ctrlPins = CtrlPinsRetrieve(lcd1602_Handle);
 8003b7c:	6878      	ldr	r0, [r7, #4]
 8003b7e:	f000 f87f 	bl	8003c80 <CtrlPinsRetrieve>
 8003b82:	4603      	mov	r3, r0
 8003b84:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Master_Transmit(lcd1602_Handle->hi2c, lcd1602_Handle->address, &ctrlPins, sizeof(ctrlPins), I2C_TIMEOUT);
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	6818      	ldr	r0, [r3, #0]
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	791b      	ldrb	r3, [r3, #4]
 8003b8e:	b299      	uxth	r1, r3
 8003b90:	f107 020f 	add.w	r2, r7, #15
 8003b94:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003b98:	9300      	str	r3, [sp, #0]
 8003b9a:	2301      	movs	r3, #1
 8003b9c:	f001 fc90 	bl	80054c0 <HAL_I2C_Master_Transmit>
}
 8003ba0:	bf00      	nop
 8003ba2:	3710      	adds	r7, #16
 8003ba4:	46bd      	mov	sp, r7
 8003ba6:	bd80      	pop	{r7, pc}

08003ba8 <RS_Pin>:

/**
 *@section Private functions
 */
void RS_Pin(lcd1602_HandleTypeDef *lcd1602_Handle, FlagStatus status)
{
 8003ba8:	b580      	push	{r7, lr}
 8003baa:	b086      	sub	sp, #24
 8003bac:	af02      	add	r7, sp, #8
 8003bae:	6078      	str	r0, [r7, #4]
 8003bb0:	460b      	mov	r3, r1
 8003bb2:	70fb      	strb	r3, [r7, #3]
	if (lcd1602_Handle->ctrlPins.RS_Pin != status)
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	79db      	ldrb	r3, [r3, #7]
 8003bb8:	78fa      	ldrb	r2, [r7, #3]
 8003bba:	429a      	cmp	r2, r3
 8003bbc:	d014      	beq.n	8003be8 <RS_Pin+0x40>
	{
		lcd1602_Handle->ctrlPins.RS_Pin = status;
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	78fa      	ldrb	r2, [r7, #3]
 8003bc2:	71da      	strb	r2, [r3, #7]
		uint8_t ctrlPins = CtrlPinsRetrieve(lcd1602_Handle);
 8003bc4:	6878      	ldr	r0, [r7, #4]
 8003bc6:	f000 f85b 	bl	8003c80 <CtrlPinsRetrieve>
 8003bca:	4603      	mov	r3, r0
 8003bcc:	73fb      	strb	r3, [r7, #15]
		HAL_I2C_Master_Transmit(lcd1602_Handle->hi2c, lcd1602_Handle->address, &ctrlPins, sizeof(ctrlPins), I2C_TIMEOUT);
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	6818      	ldr	r0, [r3, #0]
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	791b      	ldrb	r3, [r3, #4]
 8003bd6:	b299      	uxth	r1, r3
 8003bd8:	f107 020f 	add.w	r2, r7, #15
 8003bdc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003be0:	9300      	str	r3, [sp, #0]
 8003be2:	2301      	movs	r3, #1
 8003be4:	f001 fc6c 	bl	80054c0 <HAL_I2C_Master_Transmit>
	}
}
 8003be8:	bf00      	nop
 8003bea:	3710      	adds	r7, #16
 8003bec:	46bd      	mov	sp, r7
 8003bee:	bd80      	pop	{r7, pc}

08003bf0 <RW_Pin>:

void RW_Pin(lcd1602_HandleTypeDef *lcd1602_Handle, FlagStatus status)
{
 8003bf0:	b580      	push	{r7, lr}
 8003bf2:	b086      	sub	sp, #24
 8003bf4:	af02      	add	r7, sp, #8
 8003bf6:	6078      	str	r0, [r7, #4]
 8003bf8:	460b      	mov	r3, r1
 8003bfa:	70fb      	strb	r3, [r7, #3]
	if (lcd1602_Handle->ctrlPins.RW_Pin != status)
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	7a1b      	ldrb	r3, [r3, #8]
 8003c00:	78fa      	ldrb	r2, [r7, #3]
 8003c02:	429a      	cmp	r2, r3
 8003c04:	d014      	beq.n	8003c30 <RW_Pin+0x40>
	{
		lcd1602_Handle->ctrlPins.RW_Pin = status;
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	78fa      	ldrb	r2, [r7, #3]
 8003c0a:	721a      	strb	r2, [r3, #8]
		uint8_t ctrlPins = CtrlPinsRetrieve(lcd1602_Handle);
 8003c0c:	6878      	ldr	r0, [r7, #4]
 8003c0e:	f000 f837 	bl	8003c80 <CtrlPinsRetrieve>
 8003c12:	4603      	mov	r3, r0
 8003c14:	73fb      	strb	r3, [r7, #15]
		HAL_I2C_Master_Transmit(lcd1602_Handle->hi2c, lcd1602_Handle->address, &ctrlPins, sizeof(ctrlPins), I2C_TIMEOUT);
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	6818      	ldr	r0, [r3, #0]
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	791b      	ldrb	r3, [r3, #4]
 8003c1e:	b299      	uxth	r1, r3
 8003c20:	f107 020f 	add.w	r2, r7, #15
 8003c24:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003c28:	9300      	str	r3, [sp, #0]
 8003c2a:	2301      	movs	r3, #1
 8003c2c:	f001 fc48 	bl	80054c0 <HAL_I2C_Master_Transmit>
	}
}
 8003c30:	bf00      	nop
 8003c32:	3710      	adds	r7, #16
 8003c34:	46bd      	mov	sp, r7
 8003c36:	bd80      	pop	{r7, pc}

08003c38 <E_Pin>:

void E_Pin(lcd1602_HandleTypeDef *lcd1602_Handle, FlagStatus status)
{
 8003c38:	b580      	push	{r7, lr}
 8003c3a:	b086      	sub	sp, #24
 8003c3c:	af02      	add	r7, sp, #8
 8003c3e:	6078      	str	r0, [r7, #4]
 8003c40:	460b      	mov	r3, r1
 8003c42:	70fb      	strb	r3, [r7, #3]
	if (lcd1602_Handle->ctrlPins.E_Pin != status)
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	7a5b      	ldrb	r3, [r3, #9]
 8003c48:	78fa      	ldrb	r2, [r7, #3]
 8003c4a:	429a      	cmp	r2, r3
 8003c4c:	d014      	beq.n	8003c78 <E_Pin+0x40>
	{
		lcd1602_Handle->ctrlPins.E_Pin = status;
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	78fa      	ldrb	r2, [r7, #3]
 8003c52:	725a      	strb	r2, [r3, #9]
		uint8_t ctrlPins = CtrlPinsRetrieve(lcd1602_Handle);
 8003c54:	6878      	ldr	r0, [r7, #4]
 8003c56:	f000 f813 	bl	8003c80 <CtrlPinsRetrieve>
 8003c5a:	4603      	mov	r3, r0
 8003c5c:	73fb      	strb	r3, [r7, #15]
		HAL_I2C_Master_Transmit(lcd1602_Handle->hi2c, lcd1602_Handle->address, &ctrlPins, sizeof(ctrlPins), I2C_TIMEOUT);
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	6818      	ldr	r0, [r3, #0]
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	791b      	ldrb	r3, [r3, #4]
 8003c66:	b299      	uxth	r1, r3
 8003c68:	f107 020f 	add.w	r2, r7, #15
 8003c6c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003c70:	9300      	str	r3, [sp, #0]
 8003c72:	2301      	movs	r3, #1
 8003c74:	f001 fc24 	bl	80054c0 <HAL_I2C_Master_Transmit>
	}
}
 8003c78:	bf00      	nop
 8003c7a:	3710      	adds	r7, #16
 8003c7c:	46bd      	mov	sp, r7
 8003c7e:	bd80      	pop	{r7, pc}

08003c80 <CtrlPinsRetrieve>:

uint8_t CtrlPinsRetrieve(lcd1602_HandleTypeDef *lcd1602_Handle)
{
 8003c80:	b480      	push	{r7}
 8003c82:	b083      	sub	sp, #12
 8003c84:	af00      	add	r7, sp, #0
 8003c86:	6078      	str	r0, [r7, #4]
	return (uint8_t)(lcd1602_Handle->ctrlPins.RS_Pin << 0 | lcd1602_Handle->ctrlPins.RW_Pin << 1 | lcd1602_Handle->ctrlPins.E_Pin << 2 | lcd1602_Handle->ctrlPins.LED << 3);
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	79db      	ldrb	r3, [r3, #7]
 8003c8c:	b25a      	sxtb	r2, r3
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	7a1b      	ldrb	r3, [r3, #8]
 8003c92:	005b      	lsls	r3, r3, #1
 8003c94:	b25b      	sxtb	r3, r3
 8003c96:	4313      	orrs	r3, r2
 8003c98:	b25a      	sxtb	r2, r3
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	7a5b      	ldrb	r3, [r3, #9]
 8003c9e:	009b      	lsls	r3, r3, #2
 8003ca0:	b25b      	sxtb	r3, r3
 8003ca2:	4313      	orrs	r3, r2
 8003ca4:	b25a      	sxtb	r2, r3
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	7a9b      	ldrb	r3, [r3, #10]
 8003caa:	00db      	lsls	r3, r3, #3
 8003cac:	b25b      	sxtb	r3, r3
 8003cae:	4313      	orrs	r3, r2
 8003cb0:	b25b      	sxtb	r3, r3
 8003cb2:	b2db      	uxtb	r3, r3
}
 8003cb4:	4618      	mov	r0, r3
 8003cb6:	370c      	adds	r7, #12
 8003cb8:	46bd      	mov	sp, r7
 8003cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cbe:	4770      	bx	lr

08003cc0 <Instruction_Write>:

void Instruction_Write(lcd1602_HandleTypeDef *lcd1602_Handle, const uint8_t *instruction)
{
 8003cc0:	b590      	push	{r4, r7, lr}
 8003cc2:	b087      	sub	sp, #28
 8003cc4:	af02      	add	r7, sp, #8
 8003cc6:	6078      	str	r0, [r7, #4]
 8003cc8:	6039      	str	r1, [r7, #0]
	uint8_t ctrlPinsAndInstruction;
	RS_Pin(lcd1602_Handle, RESET);
 8003cca:	2100      	movs	r1, #0
 8003ccc:	6878      	ldr	r0, [r7, #4]
 8003cce:	f7ff ff6b 	bl	8003ba8 <RS_Pin>
	RW_Pin(lcd1602_Handle, RESET);
 8003cd2:	2100      	movs	r1, #0
 8003cd4:	6878      	ldr	r0, [r7, #4]
 8003cd6:	f7ff ff8b 	bl	8003bf0 <RW_Pin>
	E_Pin(lcd1602_Handle, SET);
 8003cda:	2101      	movs	r1, #1
 8003cdc:	6878      	ldr	r0, [r7, #4]
 8003cde:	f7ff ffab 	bl	8003c38 <E_Pin>
	MODIFY_REG(ctrlPinsAndInstruction, 0xF, CtrlPinsRetrieve(lcd1602_Handle));
 8003ce2:	7bfb      	ldrb	r3, [r7, #15]
 8003ce4:	b25b      	sxtb	r3, r3
 8003ce6:	f023 030f 	bic.w	r3, r3, #15
 8003cea:	b25c      	sxtb	r4, r3
 8003cec:	6878      	ldr	r0, [r7, #4]
 8003cee:	f7ff ffc7 	bl	8003c80 <CtrlPinsRetrieve>
 8003cf2:	4603      	mov	r3, r0
 8003cf4:	b25b      	sxtb	r3, r3
 8003cf6:	4323      	orrs	r3, r4
 8003cf8:	b25b      	sxtb	r3, r3
 8003cfa:	b2db      	uxtb	r3, r3
 8003cfc:	73fb      	strb	r3, [r7, #15]
	MODIFY_REG(ctrlPinsAndInstruction, 0xF0, (*instruction) & 0xF0);
 8003cfe:	7bfb      	ldrb	r3, [r7, #15]
 8003d00:	b25b      	sxtb	r3, r3
 8003d02:	f003 030f 	and.w	r3, r3, #15
 8003d06:	b25a      	sxtb	r2, r3
 8003d08:	683b      	ldr	r3, [r7, #0]
 8003d0a:	781b      	ldrb	r3, [r3, #0]
 8003d0c:	b25b      	sxtb	r3, r3
 8003d0e:	f023 030f 	bic.w	r3, r3, #15
 8003d12:	b25b      	sxtb	r3, r3
 8003d14:	4313      	orrs	r3, r2
 8003d16:	b25b      	sxtb	r3, r3
 8003d18:	b2db      	uxtb	r3, r3
 8003d1a:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Master_Transmit(lcd1602_Handle->hi2c, lcd1602_Handle->address, &ctrlPinsAndInstruction, sizeof(ctrlPinsAndInstruction), I2C_TIMEOUT);
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	6818      	ldr	r0, [r3, #0]
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	791b      	ldrb	r3, [r3, #4]
 8003d24:	b299      	uxth	r1, r3
 8003d26:	f107 020f 	add.w	r2, r7, #15
 8003d2a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003d2e:	9300      	str	r3, [sp, #0]
 8003d30:	2301      	movs	r3, #1
 8003d32:	f001 fbc5 	bl	80054c0 <HAL_I2C_Master_Transmit>
	E_Pin(lcd1602_Handle, RESET);
 8003d36:	2100      	movs	r1, #0
 8003d38:	6878      	ldr	r0, [r7, #4]
 8003d3a:	f7ff ff7d 	bl	8003c38 <E_Pin>
}
 8003d3e:	bf00      	nop
 8003d40:	3714      	adds	r7, #20
 8003d42:	46bd      	mov	sp, r7
 8003d44:	bd90      	pop	{r4, r7, pc}

08003d46 <Data_Write>:

void Data_Write(lcd1602_HandleTypeDef *lcd1602_Handle, const uint8_t *data)
{
 8003d46:	b590      	push	{r4, r7, lr}
 8003d48:	b087      	sub	sp, #28
 8003d4a:	af02      	add	r7, sp, #8
 8003d4c:	6078      	str	r0, [r7, #4]
 8003d4e:	6039      	str	r1, [r7, #0]
	uint8_t ctrlPinsAndData;
	RS_Pin(lcd1602_Handle, SET);
 8003d50:	2101      	movs	r1, #1
 8003d52:	6878      	ldr	r0, [r7, #4]
 8003d54:	f7ff ff28 	bl	8003ba8 <RS_Pin>
	RW_Pin(lcd1602_Handle, RESET);
 8003d58:	2100      	movs	r1, #0
 8003d5a:	6878      	ldr	r0, [r7, #4]
 8003d5c:	f7ff ff48 	bl	8003bf0 <RW_Pin>
	E_Pin(lcd1602_Handle, SET);
 8003d60:	2101      	movs	r1, #1
 8003d62:	6878      	ldr	r0, [r7, #4]
 8003d64:	f7ff ff68 	bl	8003c38 <E_Pin>
	MODIFY_REG(ctrlPinsAndData, 0xF, CtrlPinsRetrieve(lcd1602_Handle));
 8003d68:	7bfb      	ldrb	r3, [r7, #15]
 8003d6a:	b25b      	sxtb	r3, r3
 8003d6c:	f023 030f 	bic.w	r3, r3, #15
 8003d70:	b25c      	sxtb	r4, r3
 8003d72:	6878      	ldr	r0, [r7, #4]
 8003d74:	f7ff ff84 	bl	8003c80 <CtrlPinsRetrieve>
 8003d78:	4603      	mov	r3, r0
 8003d7a:	b25b      	sxtb	r3, r3
 8003d7c:	4323      	orrs	r3, r4
 8003d7e:	b25b      	sxtb	r3, r3
 8003d80:	b2db      	uxtb	r3, r3
 8003d82:	73fb      	strb	r3, [r7, #15]
	MODIFY_REG(ctrlPinsAndData, 0xF0, (*data) & 0xF0);
 8003d84:	7bfb      	ldrb	r3, [r7, #15]
 8003d86:	b25b      	sxtb	r3, r3
 8003d88:	f003 030f 	and.w	r3, r3, #15
 8003d8c:	b25a      	sxtb	r2, r3
 8003d8e:	683b      	ldr	r3, [r7, #0]
 8003d90:	781b      	ldrb	r3, [r3, #0]
 8003d92:	b25b      	sxtb	r3, r3
 8003d94:	f023 030f 	bic.w	r3, r3, #15
 8003d98:	b25b      	sxtb	r3, r3
 8003d9a:	4313      	orrs	r3, r2
 8003d9c:	b25b      	sxtb	r3, r3
 8003d9e:	b2db      	uxtb	r3, r3
 8003da0:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Master_Transmit(lcd1602_Handle->hi2c, lcd1602_Handle->address, &ctrlPinsAndData, sizeof(ctrlPinsAndData), I2C_TIMEOUT);
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	6818      	ldr	r0, [r3, #0]
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	791b      	ldrb	r3, [r3, #4]
 8003daa:	b299      	uxth	r1, r3
 8003dac:	f107 020f 	add.w	r2, r7, #15
 8003db0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003db4:	9300      	str	r3, [sp, #0]
 8003db6:	2301      	movs	r3, #1
 8003db8:	f001 fb82 	bl	80054c0 <HAL_I2C_Master_Transmit>
	E_Pin(lcd1602_Handle, RESET);
 8003dbc:	2100      	movs	r1, #0
 8003dbe:	6878      	ldr	r0, [r7, #4]
 8003dc0:	f7ff ff3a 	bl	8003c38 <E_Pin>
 8003dc4:	bf00      	nop
 8003dc6:	3714      	adds	r7, #20
 8003dc8:	46bd      	mov	sp, r7
 8003dca:	bd90      	pop	{r4, r7, pc}

08003dcc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003dcc:	b580      	push	{r7, lr}
 8003dce:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003dd0:	4b0e      	ldr	r3, [pc, #56]	; (8003e0c <HAL_Init+0x40>)
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	4a0d      	ldr	r2, [pc, #52]	; (8003e0c <HAL_Init+0x40>)
 8003dd6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003dda:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003ddc:	4b0b      	ldr	r3, [pc, #44]	; (8003e0c <HAL_Init+0x40>)
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	4a0a      	ldr	r2, [pc, #40]	; (8003e0c <HAL_Init+0x40>)
 8003de2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003de6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003de8:	4b08      	ldr	r3, [pc, #32]	; (8003e0c <HAL_Init+0x40>)
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	4a07      	ldr	r2, [pc, #28]	; (8003e0c <HAL_Init+0x40>)
 8003dee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003df2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003df4:	2003      	movs	r0, #3
 8003df6:	f000 f8fc 	bl	8003ff2 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003dfa:	2000      	movs	r0, #0
 8003dfc:	f7ff face 	bl	800339c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003e00:	f7ff faa4 	bl	800334c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003e04:	2300      	movs	r3, #0
}
 8003e06:	4618      	mov	r0, r3
 8003e08:	bd80      	pop	{r7, pc}
 8003e0a:	bf00      	nop
 8003e0c:	40023c00 	.word	0x40023c00

08003e10 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003e10:	b480      	push	{r7}
 8003e12:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003e14:	4b06      	ldr	r3, [pc, #24]	; (8003e30 <HAL_IncTick+0x20>)
 8003e16:	781b      	ldrb	r3, [r3, #0]
 8003e18:	461a      	mov	r2, r3
 8003e1a:	4b06      	ldr	r3, [pc, #24]	; (8003e34 <HAL_IncTick+0x24>)
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	4413      	add	r3, r2
 8003e20:	4a04      	ldr	r2, [pc, #16]	; (8003e34 <HAL_IncTick+0x24>)
 8003e22:	6013      	str	r3, [r2, #0]
}
 8003e24:	bf00      	nop
 8003e26:	46bd      	mov	sp, r7
 8003e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e2c:	4770      	bx	lr
 8003e2e:	bf00      	nop
 8003e30:	20000028 	.word	0x20000028
 8003e34:	200003dc 	.word	0x200003dc

08003e38 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003e38:	b480      	push	{r7}
 8003e3a:	af00      	add	r7, sp, #0
  return uwTick;
 8003e3c:	4b03      	ldr	r3, [pc, #12]	; (8003e4c <HAL_GetTick+0x14>)
 8003e3e:	681b      	ldr	r3, [r3, #0]
}
 8003e40:	4618      	mov	r0, r3
 8003e42:	46bd      	mov	sp, r7
 8003e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e48:	4770      	bx	lr
 8003e4a:	bf00      	nop
 8003e4c:	200003dc 	.word	0x200003dc

08003e50 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003e50:	b580      	push	{r7, lr}
 8003e52:	b084      	sub	sp, #16
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003e58:	f7ff ffee 	bl	8003e38 <HAL_GetTick>
 8003e5c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e68:	d005      	beq.n	8003e76 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003e6a:	4b0a      	ldr	r3, [pc, #40]	; (8003e94 <HAL_Delay+0x44>)
 8003e6c:	781b      	ldrb	r3, [r3, #0]
 8003e6e:	461a      	mov	r2, r3
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	4413      	add	r3, r2
 8003e74:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003e76:	bf00      	nop
 8003e78:	f7ff ffde 	bl	8003e38 <HAL_GetTick>
 8003e7c:	4602      	mov	r2, r0
 8003e7e:	68bb      	ldr	r3, [r7, #8]
 8003e80:	1ad3      	subs	r3, r2, r3
 8003e82:	68fa      	ldr	r2, [r7, #12]
 8003e84:	429a      	cmp	r2, r3
 8003e86:	d8f7      	bhi.n	8003e78 <HAL_Delay+0x28>
  {
  }
}
 8003e88:	bf00      	nop
 8003e8a:	bf00      	nop
 8003e8c:	3710      	adds	r7, #16
 8003e8e:	46bd      	mov	sp, r7
 8003e90:	bd80      	pop	{r7, pc}
 8003e92:	bf00      	nop
 8003e94:	20000028 	.word	0x20000028

08003e98 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003e98:	b480      	push	{r7}
 8003e9a:	b085      	sub	sp, #20
 8003e9c:	af00      	add	r7, sp, #0
 8003e9e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	f003 0307 	and.w	r3, r3, #7
 8003ea6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003ea8:	4b0c      	ldr	r3, [pc, #48]	; (8003edc <__NVIC_SetPriorityGrouping+0x44>)
 8003eaa:	68db      	ldr	r3, [r3, #12]
 8003eac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003eae:	68ba      	ldr	r2, [r7, #8]
 8003eb0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003eb4:	4013      	ands	r3, r2
 8003eb6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003ebc:	68bb      	ldr	r3, [r7, #8]
 8003ebe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003ec0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003ec4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003ec8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003eca:	4a04      	ldr	r2, [pc, #16]	; (8003edc <__NVIC_SetPriorityGrouping+0x44>)
 8003ecc:	68bb      	ldr	r3, [r7, #8]
 8003ece:	60d3      	str	r3, [r2, #12]
}
 8003ed0:	bf00      	nop
 8003ed2:	3714      	adds	r7, #20
 8003ed4:	46bd      	mov	sp, r7
 8003ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eda:	4770      	bx	lr
 8003edc:	e000ed00 	.word	0xe000ed00

08003ee0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003ee0:	b480      	push	{r7}
 8003ee2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003ee4:	4b04      	ldr	r3, [pc, #16]	; (8003ef8 <__NVIC_GetPriorityGrouping+0x18>)
 8003ee6:	68db      	ldr	r3, [r3, #12]
 8003ee8:	0a1b      	lsrs	r3, r3, #8
 8003eea:	f003 0307 	and.w	r3, r3, #7
}
 8003eee:	4618      	mov	r0, r3
 8003ef0:	46bd      	mov	sp, r7
 8003ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef6:	4770      	bx	lr
 8003ef8:	e000ed00 	.word	0xe000ed00

08003efc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003efc:	b480      	push	{r7}
 8003efe:	b083      	sub	sp, #12
 8003f00:	af00      	add	r7, sp, #0
 8003f02:	4603      	mov	r3, r0
 8003f04:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003f06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	db0b      	blt.n	8003f26 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003f0e:	79fb      	ldrb	r3, [r7, #7]
 8003f10:	f003 021f 	and.w	r2, r3, #31
 8003f14:	4907      	ldr	r1, [pc, #28]	; (8003f34 <__NVIC_EnableIRQ+0x38>)
 8003f16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f1a:	095b      	lsrs	r3, r3, #5
 8003f1c:	2001      	movs	r0, #1
 8003f1e:	fa00 f202 	lsl.w	r2, r0, r2
 8003f22:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003f26:	bf00      	nop
 8003f28:	370c      	adds	r7, #12
 8003f2a:	46bd      	mov	sp, r7
 8003f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f30:	4770      	bx	lr
 8003f32:	bf00      	nop
 8003f34:	e000e100 	.word	0xe000e100

08003f38 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003f38:	b480      	push	{r7}
 8003f3a:	b083      	sub	sp, #12
 8003f3c:	af00      	add	r7, sp, #0
 8003f3e:	4603      	mov	r3, r0
 8003f40:	6039      	str	r1, [r7, #0]
 8003f42:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003f44:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	db0a      	blt.n	8003f62 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003f4c:	683b      	ldr	r3, [r7, #0]
 8003f4e:	b2da      	uxtb	r2, r3
 8003f50:	490c      	ldr	r1, [pc, #48]	; (8003f84 <__NVIC_SetPriority+0x4c>)
 8003f52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f56:	0112      	lsls	r2, r2, #4
 8003f58:	b2d2      	uxtb	r2, r2
 8003f5a:	440b      	add	r3, r1
 8003f5c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003f60:	e00a      	b.n	8003f78 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003f62:	683b      	ldr	r3, [r7, #0]
 8003f64:	b2da      	uxtb	r2, r3
 8003f66:	4908      	ldr	r1, [pc, #32]	; (8003f88 <__NVIC_SetPriority+0x50>)
 8003f68:	79fb      	ldrb	r3, [r7, #7]
 8003f6a:	f003 030f 	and.w	r3, r3, #15
 8003f6e:	3b04      	subs	r3, #4
 8003f70:	0112      	lsls	r2, r2, #4
 8003f72:	b2d2      	uxtb	r2, r2
 8003f74:	440b      	add	r3, r1
 8003f76:	761a      	strb	r2, [r3, #24]
}
 8003f78:	bf00      	nop
 8003f7a:	370c      	adds	r7, #12
 8003f7c:	46bd      	mov	sp, r7
 8003f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f82:	4770      	bx	lr
 8003f84:	e000e100 	.word	0xe000e100
 8003f88:	e000ed00 	.word	0xe000ed00

08003f8c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003f8c:	b480      	push	{r7}
 8003f8e:	b089      	sub	sp, #36	; 0x24
 8003f90:	af00      	add	r7, sp, #0
 8003f92:	60f8      	str	r0, [r7, #12]
 8003f94:	60b9      	str	r1, [r7, #8]
 8003f96:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	f003 0307 	and.w	r3, r3, #7
 8003f9e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003fa0:	69fb      	ldr	r3, [r7, #28]
 8003fa2:	f1c3 0307 	rsb	r3, r3, #7
 8003fa6:	2b04      	cmp	r3, #4
 8003fa8:	bf28      	it	cs
 8003faa:	2304      	movcs	r3, #4
 8003fac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003fae:	69fb      	ldr	r3, [r7, #28]
 8003fb0:	3304      	adds	r3, #4
 8003fb2:	2b06      	cmp	r3, #6
 8003fb4:	d902      	bls.n	8003fbc <NVIC_EncodePriority+0x30>
 8003fb6:	69fb      	ldr	r3, [r7, #28]
 8003fb8:	3b03      	subs	r3, #3
 8003fba:	e000      	b.n	8003fbe <NVIC_EncodePriority+0x32>
 8003fbc:	2300      	movs	r3, #0
 8003fbe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003fc0:	f04f 32ff 	mov.w	r2, #4294967295
 8003fc4:	69bb      	ldr	r3, [r7, #24]
 8003fc6:	fa02 f303 	lsl.w	r3, r2, r3
 8003fca:	43da      	mvns	r2, r3
 8003fcc:	68bb      	ldr	r3, [r7, #8]
 8003fce:	401a      	ands	r2, r3
 8003fd0:	697b      	ldr	r3, [r7, #20]
 8003fd2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003fd4:	f04f 31ff 	mov.w	r1, #4294967295
 8003fd8:	697b      	ldr	r3, [r7, #20]
 8003fda:	fa01 f303 	lsl.w	r3, r1, r3
 8003fde:	43d9      	mvns	r1, r3
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003fe4:	4313      	orrs	r3, r2
         );
}
 8003fe6:	4618      	mov	r0, r3
 8003fe8:	3724      	adds	r7, #36	; 0x24
 8003fea:	46bd      	mov	sp, r7
 8003fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff0:	4770      	bx	lr

08003ff2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003ff2:	b580      	push	{r7, lr}
 8003ff4:	b082      	sub	sp, #8
 8003ff6:	af00      	add	r7, sp, #0
 8003ff8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003ffa:	6878      	ldr	r0, [r7, #4]
 8003ffc:	f7ff ff4c 	bl	8003e98 <__NVIC_SetPriorityGrouping>
}
 8004000:	bf00      	nop
 8004002:	3708      	adds	r7, #8
 8004004:	46bd      	mov	sp, r7
 8004006:	bd80      	pop	{r7, pc}

08004008 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004008:	b580      	push	{r7, lr}
 800400a:	b086      	sub	sp, #24
 800400c:	af00      	add	r7, sp, #0
 800400e:	4603      	mov	r3, r0
 8004010:	60b9      	str	r1, [r7, #8]
 8004012:	607a      	str	r2, [r7, #4]
 8004014:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004016:	2300      	movs	r3, #0
 8004018:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800401a:	f7ff ff61 	bl	8003ee0 <__NVIC_GetPriorityGrouping>
 800401e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004020:	687a      	ldr	r2, [r7, #4]
 8004022:	68b9      	ldr	r1, [r7, #8]
 8004024:	6978      	ldr	r0, [r7, #20]
 8004026:	f7ff ffb1 	bl	8003f8c <NVIC_EncodePriority>
 800402a:	4602      	mov	r2, r0
 800402c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004030:	4611      	mov	r1, r2
 8004032:	4618      	mov	r0, r3
 8004034:	f7ff ff80 	bl	8003f38 <__NVIC_SetPriority>
}
 8004038:	bf00      	nop
 800403a:	3718      	adds	r7, #24
 800403c:	46bd      	mov	sp, r7
 800403e:	bd80      	pop	{r7, pc}

08004040 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004040:	b580      	push	{r7, lr}
 8004042:	b082      	sub	sp, #8
 8004044:	af00      	add	r7, sp, #0
 8004046:	4603      	mov	r3, r0
 8004048:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800404a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800404e:	4618      	mov	r0, r3
 8004050:	f7ff ff54 	bl	8003efc <__NVIC_EnableIRQ>
}
 8004054:	bf00      	nop
 8004056:	3708      	adds	r7, #8
 8004058:	46bd      	mov	sp, r7
 800405a:	bd80      	pop	{r7, pc}

0800405c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800405c:	b580      	push	{r7, lr}
 800405e:	b086      	sub	sp, #24
 8004060:	af00      	add	r7, sp, #0
 8004062:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004064:	2300      	movs	r3, #0
 8004066:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004068:	f7ff fee6 	bl	8003e38 <HAL_GetTick>
 800406c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	2b00      	cmp	r3, #0
 8004072:	d101      	bne.n	8004078 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004074:	2301      	movs	r3, #1
 8004076:	e099      	b.n	80041ac <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	2202      	movs	r2, #2
 800407c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	2200      	movs	r2, #0
 8004084:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	681a      	ldr	r2, [r3, #0]
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	f022 0201 	bic.w	r2, r2, #1
 8004096:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004098:	e00f      	b.n	80040ba <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800409a:	f7ff fecd 	bl	8003e38 <HAL_GetTick>
 800409e:	4602      	mov	r2, r0
 80040a0:	693b      	ldr	r3, [r7, #16]
 80040a2:	1ad3      	subs	r3, r2, r3
 80040a4:	2b05      	cmp	r3, #5
 80040a6:	d908      	bls.n	80040ba <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	2220      	movs	r2, #32
 80040ac:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	2203      	movs	r2, #3
 80040b2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80040b6:	2303      	movs	r3, #3
 80040b8:	e078      	b.n	80041ac <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	f003 0301 	and.w	r3, r3, #1
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d1e8      	bne.n	800409a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80040d0:	697a      	ldr	r2, [r7, #20]
 80040d2:	4b38      	ldr	r3, [pc, #224]	; (80041b4 <HAL_DMA_Init+0x158>)
 80040d4:	4013      	ands	r3, r2
 80040d6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	685a      	ldr	r2, [r3, #4]
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	689b      	ldr	r3, [r3, #8]
 80040e0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80040e6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	691b      	ldr	r3, [r3, #16]
 80040ec:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80040f2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	699b      	ldr	r3, [r3, #24]
 80040f8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80040fe:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	6a1b      	ldr	r3, [r3, #32]
 8004104:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004106:	697a      	ldr	r2, [r7, #20]
 8004108:	4313      	orrs	r3, r2
 800410a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004110:	2b04      	cmp	r3, #4
 8004112:	d107      	bne.n	8004124 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800411c:	4313      	orrs	r3, r2
 800411e:	697a      	ldr	r2, [r7, #20]
 8004120:	4313      	orrs	r3, r2
 8004122:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	697a      	ldr	r2, [r7, #20]
 800412a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	695b      	ldr	r3, [r3, #20]
 8004132:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004134:	697b      	ldr	r3, [r7, #20]
 8004136:	f023 0307 	bic.w	r3, r3, #7
 800413a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004140:	697a      	ldr	r2, [r7, #20]
 8004142:	4313      	orrs	r3, r2
 8004144:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800414a:	2b04      	cmp	r3, #4
 800414c:	d117      	bne.n	800417e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004152:	697a      	ldr	r2, [r7, #20]
 8004154:	4313      	orrs	r3, r2
 8004156:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800415c:	2b00      	cmp	r3, #0
 800415e:	d00e      	beq.n	800417e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004160:	6878      	ldr	r0, [r7, #4]
 8004162:	f000 fb01 	bl	8004768 <DMA_CheckFifoParam>
 8004166:	4603      	mov	r3, r0
 8004168:	2b00      	cmp	r3, #0
 800416a:	d008      	beq.n	800417e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	2240      	movs	r2, #64	; 0x40
 8004170:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	2201      	movs	r2, #1
 8004176:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800417a:	2301      	movs	r3, #1
 800417c:	e016      	b.n	80041ac <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	697a      	ldr	r2, [r7, #20]
 8004184:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004186:	6878      	ldr	r0, [r7, #4]
 8004188:	f000 fab8 	bl	80046fc <DMA_CalcBaseAndBitshift>
 800418c:	4603      	mov	r3, r0
 800418e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004194:	223f      	movs	r2, #63	; 0x3f
 8004196:	409a      	lsls	r2, r3
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	2200      	movs	r2, #0
 80041a0:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	2201      	movs	r2, #1
 80041a6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80041aa:	2300      	movs	r3, #0
}
 80041ac:	4618      	mov	r0, r3
 80041ae:	3718      	adds	r7, #24
 80041b0:	46bd      	mov	sp, r7
 80041b2:	bd80      	pop	{r7, pc}
 80041b4:	f010803f 	.word	0xf010803f

080041b8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80041b8:	b580      	push	{r7, lr}
 80041ba:	b086      	sub	sp, #24
 80041bc:	af00      	add	r7, sp, #0
 80041be:	60f8      	str	r0, [r7, #12]
 80041c0:	60b9      	str	r1, [r7, #8]
 80041c2:	607a      	str	r2, [r7, #4]
 80041c4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80041c6:	2300      	movs	r3, #0
 80041c8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80041ce:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80041d6:	2b01      	cmp	r3, #1
 80041d8:	d101      	bne.n	80041de <HAL_DMA_Start_IT+0x26>
 80041da:	2302      	movs	r3, #2
 80041dc:	e040      	b.n	8004260 <HAL_DMA_Start_IT+0xa8>
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	2201      	movs	r2, #1
 80041e2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80041ec:	b2db      	uxtb	r3, r3
 80041ee:	2b01      	cmp	r3, #1
 80041f0:	d12f      	bne.n	8004252 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	2202      	movs	r2, #2
 80041f6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	2200      	movs	r2, #0
 80041fe:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004200:	683b      	ldr	r3, [r7, #0]
 8004202:	687a      	ldr	r2, [r7, #4]
 8004204:	68b9      	ldr	r1, [r7, #8]
 8004206:	68f8      	ldr	r0, [r7, #12]
 8004208:	f000 fa4a 	bl	80046a0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004210:	223f      	movs	r2, #63	; 0x3f
 8004212:	409a      	lsls	r2, r3
 8004214:	693b      	ldr	r3, [r7, #16]
 8004216:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	681a      	ldr	r2, [r3, #0]
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	f042 0216 	orr.w	r2, r2, #22
 8004226:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800422c:	2b00      	cmp	r3, #0
 800422e:	d007      	beq.n	8004240 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	681a      	ldr	r2, [r3, #0]
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	f042 0208 	orr.w	r2, r2, #8
 800423e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	681a      	ldr	r2, [r3, #0]
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	f042 0201 	orr.w	r2, r2, #1
 800424e:	601a      	str	r2, [r3, #0]
 8004250:	e005      	b.n	800425e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	2200      	movs	r2, #0
 8004256:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800425a:	2302      	movs	r3, #2
 800425c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800425e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004260:	4618      	mov	r0, r3
 8004262:	3718      	adds	r7, #24
 8004264:	46bd      	mov	sp, r7
 8004266:	bd80      	pop	{r7, pc}

08004268 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004268:	b580      	push	{r7, lr}
 800426a:	b084      	sub	sp, #16
 800426c:	af00      	add	r7, sp, #0
 800426e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004274:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8004276:	f7ff fddf 	bl	8003e38 <HAL_GetTick>
 800427a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004282:	b2db      	uxtb	r3, r3
 8004284:	2b02      	cmp	r3, #2
 8004286:	d008      	beq.n	800429a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	2280      	movs	r2, #128	; 0x80
 800428c:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	2200      	movs	r2, #0
 8004292:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8004296:	2301      	movs	r3, #1
 8004298:	e052      	b.n	8004340 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	681a      	ldr	r2, [r3, #0]
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	f022 0216 	bic.w	r2, r2, #22
 80042a8:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	695a      	ldr	r2, [r3, #20]
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80042b8:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d103      	bne.n	80042ca <HAL_DMA_Abort+0x62>
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d007      	beq.n	80042da <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	681a      	ldr	r2, [r3, #0]
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	f022 0208 	bic.w	r2, r2, #8
 80042d8:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	681a      	ldr	r2, [r3, #0]
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	f022 0201 	bic.w	r2, r2, #1
 80042e8:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80042ea:	e013      	b.n	8004314 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80042ec:	f7ff fda4 	bl	8003e38 <HAL_GetTick>
 80042f0:	4602      	mov	r2, r0
 80042f2:	68bb      	ldr	r3, [r7, #8]
 80042f4:	1ad3      	subs	r3, r2, r3
 80042f6:	2b05      	cmp	r3, #5
 80042f8:	d90c      	bls.n	8004314 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	2220      	movs	r2, #32
 80042fe:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	2203      	movs	r2, #3
 8004304:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	2200      	movs	r2, #0
 800430c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8004310:	2303      	movs	r3, #3
 8004312:	e015      	b.n	8004340 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	f003 0301 	and.w	r3, r3, #1
 800431e:	2b00      	cmp	r3, #0
 8004320:	d1e4      	bne.n	80042ec <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004326:	223f      	movs	r2, #63	; 0x3f
 8004328:	409a      	lsls	r2, r3
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	2201      	movs	r2, #1
 8004332:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	2200      	movs	r2, #0
 800433a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 800433e:	2300      	movs	r3, #0
}
 8004340:	4618      	mov	r0, r3
 8004342:	3710      	adds	r7, #16
 8004344:	46bd      	mov	sp, r7
 8004346:	bd80      	pop	{r7, pc}

08004348 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004348:	b480      	push	{r7}
 800434a:	b083      	sub	sp, #12
 800434c:	af00      	add	r7, sp, #0
 800434e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004356:	b2db      	uxtb	r3, r3
 8004358:	2b02      	cmp	r3, #2
 800435a:	d004      	beq.n	8004366 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	2280      	movs	r2, #128	; 0x80
 8004360:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8004362:	2301      	movs	r3, #1
 8004364:	e00c      	b.n	8004380 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	2205      	movs	r2, #5
 800436a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	681a      	ldr	r2, [r3, #0]
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	f022 0201 	bic.w	r2, r2, #1
 800437c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800437e:	2300      	movs	r3, #0
}
 8004380:	4618      	mov	r0, r3
 8004382:	370c      	adds	r7, #12
 8004384:	46bd      	mov	sp, r7
 8004386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800438a:	4770      	bx	lr

0800438c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800438c:	b580      	push	{r7, lr}
 800438e:	b086      	sub	sp, #24
 8004390:	af00      	add	r7, sp, #0
 8004392:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004394:	2300      	movs	r3, #0
 8004396:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004398:	4b8e      	ldr	r3, [pc, #568]	; (80045d4 <HAL_DMA_IRQHandler+0x248>)
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	4a8e      	ldr	r2, [pc, #568]	; (80045d8 <HAL_DMA_IRQHandler+0x24c>)
 800439e:	fba2 2303 	umull	r2, r3, r2, r3
 80043a2:	0a9b      	lsrs	r3, r3, #10
 80043a4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80043aa:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80043ac:	693b      	ldr	r3, [r7, #16]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80043b6:	2208      	movs	r2, #8
 80043b8:	409a      	lsls	r2, r3
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	4013      	ands	r3, r2
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d01a      	beq.n	80043f8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	f003 0304 	and.w	r3, r3, #4
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d013      	beq.n	80043f8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	681a      	ldr	r2, [r3, #0]
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	f022 0204 	bic.w	r2, r2, #4
 80043de:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80043e4:	2208      	movs	r2, #8
 80043e6:	409a      	lsls	r2, r3
 80043e8:	693b      	ldr	r3, [r7, #16]
 80043ea:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80043f0:	f043 0201 	orr.w	r2, r3, #1
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80043fc:	2201      	movs	r2, #1
 80043fe:	409a      	lsls	r2, r3
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	4013      	ands	r3, r2
 8004404:	2b00      	cmp	r3, #0
 8004406:	d012      	beq.n	800442e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	695b      	ldr	r3, [r3, #20]
 800440e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004412:	2b00      	cmp	r3, #0
 8004414:	d00b      	beq.n	800442e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800441a:	2201      	movs	r2, #1
 800441c:	409a      	lsls	r2, r3
 800441e:	693b      	ldr	r3, [r7, #16]
 8004420:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004426:	f043 0202 	orr.w	r2, r3, #2
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004432:	2204      	movs	r2, #4
 8004434:	409a      	lsls	r2, r3
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	4013      	ands	r3, r2
 800443a:	2b00      	cmp	r3, #0
 800443c:	d012      	beq.n	8004464 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	f003 0302 	and.w	r3, r3, #2
 8004448:	2b00      	cmp	r3, #0
 800444a:	d00b      	beq.n	8004464 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004450:	2204      	movs	r2, #4
 8004452:	409a      	lsls	r2, r3
 8004454:	693b      	ldr	r3, [r7, #16]
 8004456:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800445c:	f043 0204 	orr.w	r2, r3, #4
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004468:	2210      	movs	r2, #16
 800446a:	409a      	lsls	r2, r3
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	4013      	ands	r3, r2
 8004470:	2b00      	cmp	r3, #0
 8004472:	d043      	beq.n	80044fc <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	f003 0308 	and.w	r3, r3, #8
 800447e:	2b00      	cmp	r3, #0
 8004480:	d03c      	beq.n	80044fc <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004486:	2210      	movs	r2, #16
 8004488:	409a      	lsls	r2, r3
 800448a:	693b      	ldr	r3, [r7, #16]
 800448c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004498:	2b00      	cmp	r3, #0
 800449a:	d018      	beq.n	80044ce <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d108      	bne.n	80044bc <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d024      	beq.n	80044fc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044b6:	6878      	ldr	r0, [r7, #4]
 80044b8:	4798      	blx	r3
 80044ba:	e01f      	b.n	80044fc <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d01b      	beq.n	80044fc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80044c8:	6878      	ldr	r0, [r7, #4]
 80044ca:	4798      	blx	r3
 80044cc:	e016      	b.n	80044fc <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d107      	bne.n	80044ec <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	681a      	ldr	r2, [r3, #0]
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	f022 0208 	bic.w	r2, r2, #8
 80044ea:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d003      	beq.n	80044fc <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044f8:	6878      	ldr	r0, [r7, #4]
 80044fa:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004500:	2220      	movs	r2, #32
 8004502:	409a      	lsls	r2, r3
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	4013      	ands	r3, r2
 8004508:	2b00      	cmp	r3, #0
 800450a:	f000 808f 	beq.w	800462c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	f003 0310 	and.w	r3, r3, #16
 8004518:	2b00      	cmp	r3, #0
 800451a:	f000 8087 	beq.w	800462c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004522:	2220      	movs	r2, #32
 8004524:	409a      	lsls	r2, r3
 8004526:	693b      	ldr	r3, [r7, #16]
 8004528:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004530:	b2db      	uxtb	r3, r3
 8004532:	2b05      	cmp	r3, #5
 8004534:	d136      	bne.n	80045a4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	681a      	ldr	r2, [r3, #0]
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	f022 0216 	bic.w	r2, r2, #22
 8004544:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	695a      	ldr	r2, [r3, #20]
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004554:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800455a:	2b00      	cmp	r3, #0
 800455c:	d103      	bne.n	8004566 <HAL_DMA_IRQHandler+0x1da>
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004562:	2b00      	cmp	r3, #0
 8004564:	d007      	beq.n	8004576 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	681a      	ldr	r2, [r3, #0]
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	f022 0208 	bic.w	r2, r2, #8
 8004574:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800457a:	223f      	movs	r2, #63	; 0x3f
 800457c:	409a      	lsls	r2, r3
 800457e:	693b      	ldr	r3, [r7, #16]
 8004580:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	2201      	movs	r2, #1
 8004586:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	2200      	movs	r2, #0
 800458e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004596:	2b00      	cmp	r3, #0
 8004598:	d07e      	beq.n	8004698 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800459e:	6878      	ldr	r0, [r7, #4]
 80045a0:	4798      	blx	r3
        }
        return;
 80045a2:	e079      	b.n	8004698 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d01d      	beq.n	80045ee <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d10d      	bne.n	80045dc <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d031      	beq.n	800462c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045cc:	6878      	ldr	r0, [r7, #4]
 80045ce:	4798      	blx	r3
 80045d0:	e02c      	b.n	800462c <HAL_DMA_IRQHandler+0x2a0>
 80045d2:	bf00      	nop
 80045d4:	20000020 	.word	0x20000020
 80045d8:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d023      	beq.n	800462c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80045e8:	6878      	ldr	r0, [r7, #4]
 80045ea:	4798      	blx	r3
 80045ec:	e01e      	b.n	800462c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d10f      	bne.n	800461c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	681a      	ldr	r2, [r3, #0]
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	f022 0210 	bic.w	r2, r2, #16
 800460a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	2201      	movs	r2, #1
 8004610:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	2200      	movs	r2, #0
 8004618:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004620:	2b00      	cmp	r3, #0
 8004622:	d003      	beq.n	800462c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004628:	6878      	ldr	r0, [r7, #4]
 800462a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004630:	2b00      	cmp	r3, #0
 8004632:	d032      	beq.n	800469a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004638:	f003 0301 	and.w	r3, r3, #1
 800463c:	2b00      	cmp	r3, #0
 800463e:	d022      	beq.n	8004686 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	2205      	movs	r2, #5
 8004644:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	681a      	ldr	r2, [r3, #0]
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	f022 0201 	bic.w	r2, r2, #1
 8004656:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004658:	68bb      	ldr	r3, [r7, #8]
 800465a:	3301      	adds	r3, #1
 800465c:	60bb      	str	r3, [r7, #8]
 800465e:	697a      	ldr	r2, [r7, #20]
 8004660:	429a      	cmp	r2, r3
 8004662:	d307      	bcc.n	8004674 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	f003 0301 	and.w	r3, r3, #1
 800466e:	2b00      	cmp	r3, #0
 8004670:	d1f2      	bne.n	8004658 <HAL_DMA_IRQHandler+0x2cc>
 8004672:	e000      	b.n	8004676 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8004674:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	2201      	movs	r2, #1
 800467a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	2200      	movs	r2, #0
 8004682:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800468a:	2b00      	cmp	r3, #0
 800468c:	d005      	beq.n	800469a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004692:	6878      	ldr	r0, [r7, #4]
 8004694:	4798      	blx	r3
 8004696:	e000      	b.n	800469a <HAL_DMA_IRQHandler+0x30e>
        return;
 8004698:	bf00      	nop
    }
  }
}
 800469a:	3718      	adds	r7, #24
 800469c:	46bd      	mov	sp, r7
 800469e:	bd80      	pop	{r7, pc}

080046a0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80046a0:	b480      	push	{r7}
 80046a2:	b085      	sub	sp, #20
 80046a4:	af00      	add	r7, sp, #0
 80046a6:	60f8      	str	r0, [r7, #12]
 80046a8:	60b9      	str	r1, [r7, #8]
 80046aa:	607a      	str	r2, [r7, #4]
 80046ac:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	681a      	ldr	r2, [r3, #0]
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80046bc:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	683a      	ldr	r2, [r7, #0]
 80046c4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	689b      	ldr	r3, [r3, #8]
 80046ca:	2b40      	cmp	r3, #64	; 0x40
 80046cc:	d108      	bne.n	80046e0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	687a      	ldr	r2, [r7, #4]
 80046d4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	68ba      	ldr	r2, [r7, #8]
 80046dc:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80046de:	e007      	b.n	80046f0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	68ba      	ldr	r2, [r7, #8]
 80046e6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	687a      	ldr	r2, [r7, #4]
 80046ee:	60da      	str	r2, [r3, #12]
}
 80046f0:	bf00      	nop
 80046f2:	3714      	adds	r7, #20
 80046f4:	46bd      	mov	sp, r7
 80046f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046fa:	4770      	bx	lr

080046fc <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80046fc:	b480      	push	{r7}
 80046fe:	b085      	sub	sp, #20
 8004700:	af00      	add	r7, sp, #0
 8004702:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	b2db      	uxtb	r3, r3
 800470a:	3b10      	subs	r3, #16
 800470c:	4a14      	ldr	r2, [pc, #80]	; (8004760 <DMA_CalcBaseAndBitshift+0x64>)
 800470e:	fba2 2303 	umull	r2, r3, r2, r3
 8004712:	091b      	lsrs	r3, r3, #4
 8004714:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004716:	4a13      	ldr	r2, [pc, #76]	; (8004764 <DMA_CalcBaseAndBitshift+0x68>)
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	4413      	add	r3, r2
 800471c:	781b      	ldrb	r3, [r3, #0]
 800471e:	461a      	mov	r2, r3
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	2b03      	cmp	r3, #3
 8004728:	d909      	bls.n	800473e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004732:	f023 0303 	bic.w	r3, r3, #3
 8004736:	1d1a      	adds	r2, r3, #4
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	659a      	str	r2, [r3, #88]	; 0x58
 800473c:	e007      	b.n	800474e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004746:	f023 0303 	bic.w	r3, r3, #3
 800474a:	687a      	ldr	r2, [r7, #4]
 800474c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8004752:	4618      	mov	r0, r3
 8004754:	3714      	adds	r7, #20
 8004756:	46bd      	mov	sp, r7
 8004758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800475c:	4770      	bx	lr
 800475e:	bf00      	nop
 8004760:	aaaaaaab 	.word	0xaaaaaaab
 8004764:	0800c098 	.word	0x0800c098

08004768 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004768:	b480      	push	{r7}
 800476a:	b085      	sub	sp, #20
 800476c:	af00      	add	r7, sp, #0
 800476e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004770:	2300      	movs	r3, #0
 8004772:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004778:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	699b      	ldr	r3, [r3, #24]
 800477e:	2b00      	cmp	r3, #0
 8004780:	d11f      	bne.n	80047c2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004782:	68bb      	ldr	r3, [r7, #8]
 8004784:	2b03      	cmp	r3, #3
 8004786:	d856      	bhi.n	8004836 <DMA_CheckFifoParam+0xce>
 8004788:	a201      	add	r2, pc, #4	; (adr r2, 8004790 <DMA_CheckFifoParam+0x28>)
 800478a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800478e:	bf00      	nop
 8004790:	080047a1 	.word	0x080047a1
 8004794:	080047b3 	.word	0x080047b3
 8004798:	080047a1 	.word	0x080047a1
 800479c:	08004837 	.word	0x08004837
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047a4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d046      	beq.n	800483a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80047ac:	2301      	movs	r3, #1
 80047ae:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80047b0:	e043      	b.n	800483a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047b6:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80047ba:	d140      	bne.n	800483e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80047bc:	2301      	movs	r3, #1
 80047be:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80047c0:	e03d      	b.n	800483e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	699b      	ldr	r3, [r3, #24]
 80047c6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80047ca:	d121      	bne.n	8004810 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80047cc:	68bb      	ldr	r3, [r7, #8]
 80047ce:	2b03      	cmp	r3, #3
 80047d0:	d837      	bhi.n	8004842 <DMA_CheckFifoParam+0xda>
 80047d2:	a201      	add	r2, pc, #4	; (adr r2, 80047d8 <DMA_CheckFifoParam+0x70>)
 80047d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047d8:	080047e9 	.word	0x080047e9
 80047dc:	080047ef 	.word	0x080047ef
 80047e0:	080047e9 	.word	0x080047e9
 80047e4:	08004801 	.word	0x08004801
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80047e8:	2301      	movs	r3, #1
 80047ea:	73fb      	strb	r3, [r7, #15]
      break;
 80047ec:	e030      	b.n	8004850 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047f2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d025      	beq.n	8004846 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80047fa:	2301      	movs	r3, #1
 80047fc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80047fe:	e022      	b.n	8004846 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004804:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004808:	d11f      	bne.n	800484a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800480a:	2301      	movs	r3, #1
 800480c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800480e:	e01c      	b.n	800484a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004810:	68bb      	ldr	r3, [r7, #8]
 8004812:	2b02      	cmp	r3, #2
 8004814:	d903      	bls.n	800481e <DMA_CheckFifoParam+0xb6>
 8004816:	68bb      	ldr	r3, [r7, #8]
 8004818:	2b03      	cmp	r3, #3
 800481a:	d003      	beq.n	8004824 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800481c:	e018      	b.n	8004850 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800481e:	2301      	movs	r3, #1
 8004820:	73fb      	strb	r3, [r7, #15]
      break;
 8004822:	e015      	b.n	8004850 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004828:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800482c:	2b00      	cmp	r3, #0
 800482e:	d00e      	beq.n	800484e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004830:	2301      	movs	r3, #1
 8004832:	73fb      	strb	r3, [r7, #15]
      break;
 8004834:	e00b      	b.n	800484e <DMA_CheckFifoParam+0xe6>
      break;
 8004836:	bf00      	nop
 8004838:	e00a      	b.n	8004850 <DMA_CheckFifoParam+0xe8>
      break;
 800483a:	bf00      	nop
 800483c:	e008      	b.n	8004850 <DMA_CheckFifoParam+0xe8>
      break;
 800483e:	bf00      	nop
 8004840:	e006      	b.n	8004850 <DMA_CheckFifoParam+0xe8>
      break;
 8004842:	bf00      	nop
 8004844:	e004      	b.n	8004850 <DMA_CheckFifoParam+0xe8>
      break;
 8004846:	bf00      	nop
 8004848:	e002      	b.n	8004850 <DMA_CheckFifoParam+0xe8>
      break;   
 800484a:	bf00      	nop
 800484c:	e000      	b.n	8004850 <DMA_CheckFifoParam+0xe8>
      break;
 800484e:	bf00      	nop
    }
  } 
  
  return status; 
 8004850:	7bfb      	ldrb	r3, [r7, #15]
}
 8004852:	4618      	mov	r0, r3
 8004854:	3714      	adds	r7, #20
 8004856:	46bd      	mov	sp, r7
 8004858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800485c:	4770      	bx	lr
 800485e:	bf00      	nop

08004860 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8004860:	b580      	push	{r7, lr}
 8004862:	b086      	sub	sp, #24
 8004864:	af00      	add	r7, sp, #0
 8004866:	60f8      	str	r0, [r7, #12]
 8004868:	60b9      	str	r1, [r7, #8]
 800486a:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status;

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800486e:	4b23      	ldr	r3, [pc, #140]	; (80048fc <HAL_FLASH_Program+0x9c>)
 8004870:	7e1b      	ldrb	r3, [r3, #24]
 8004872:	2b01      	cmp	r3, #1
 8004874:	d101      	bne.n	800487a <HAL_FLASH_Program+0x1a>
 8004876:	2302      	movs	r3, #2
 8004878:	e03b      	b.n	80048f2 <HAL_FLASH_Program+0x92>
 800487a:	4b20      	ldr	r3, [pc, #128]	; (80048fc <HAL_FLASH_Program+0x9c>)
 800487c:	2201      	movs	r2, #1
 800487e:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004880:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004884:	f000 f87c 	bl	8004980 <FLASH_WaitForLastOperation>
 8004888:	4603      	mov	r3, r0
 800488a:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 800488c:	7dfb      	ldrb	r3, [r7, #23]
 800488e:	2b00      	cmp	r3, #0
 8004890:	d12b      	bne.n	80048ea <HAL_FLASH_Program+0x8a>
  {
    if (TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	2b00      	cmp	r3, #0
 8004896:	d105      	bne.n	80048a4 <HAL_FLASH_Program+0x44>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 8004898:	783b      	ldrb	r3, [r7, #0]
 800489a:	4619      	mov	r1, r3
 800489c:	68b8      	ldr	r0, [r7, #8]
 800489e:	f000 f927 	bl	8004af0 <FLASH_Program_Byte>
 80048a2:	e016      	b.n	80048d2 <HAL_FLASH_Program+0x72>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	2b01      	cmp	r3, #1
 80048a8:	d105      	bne.n	80048b6 <HAL_FLASH_Program+0x56>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 80048aa:	883b      	ldrh	r3, [r7, #0]
 80048ac:	4619      	mov	r1, r3
 80048ae:	68b8      	ldr	r0, [r7, #8]
 80048b0:	f000 f8fa 	bl	8004aa8 <FLASH_Program_HalfWord>
 80048b4:	e00d      	b.n	80048d2 <HAL_FLASH_Program+0x72>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_WORD)
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	2b02      	cmp	r3, #2
 80048ba:	d105      	bne.n	80048c8 <HAL_FLASH_Program+0x68>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 80048bc:	683b      	ldr	r3, [r7, #0]
 80048be:	4619      	mov	r1, r3
 80048c0:	68b8      	ldr	r0, [r7, #8]
 80048c2:	f000 f8cf 	bl	8004a64 <FLASH_Program_Word>
 80048c6:	e004      	b.n	80048d2 <HAL_FLASH_Program+0x72>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 80048c8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80048cc:	68b8      	ldr	r0, [r7, #8]
 80048ce:	f000 f897 	bl	8004a00 <FLASH_Program_DoubleWord>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80048d2:	f24c 3050 	movw	r0, #50000	; 0xc350
 80048d6:	f000 f853 	bl	8004980 <FLASH_WaitForLastOperation>
 80048da:	4603      	mov	r3, r0
 80048dc:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);
 80048de:	4b08      	ldr	r3, [pc, #32]	; (8004900 <HAL_FLASH_Program+0xa0>)
 80048e0:	691b      	ldr	r3, [r3, #16]
 80048e2:	4a07      	ldr	r2, [pc, #28]	; (8004900 <HAL_FLASH_Program+0xa0>)
 80048e4:	f023 0301 	bic.w	r3, r3, #1
 80048e8:	6113      	str	r3, [r2, #16]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80048ea:	4b04      	ldr	r3, [pc, #16]	; (80048fc <HAL_FLASH_Program+0x9c>)
 80048ec:	2200      	movs	r2, #0
 80048ee:	761a      	strb	r2, [r3, #24]

  return status;
 80048f0:	7dfb      	ldrb	r3, [r7, #23]
}
 80048f2:	4618      	mov	r0, r3
 80048f4:	3718      	adds	r7, #24
 80048f6:	46bd      	mov	sp, r7
 80048f8:	bd80      	pop	{r7, pc}
 80048fa:	bf00      	nop
 80048fc:	2000002c 	.word	0x2000002c
 8004900:	40023c00 	.word	0x40023c00

08004904 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8004904:	b480      	push	{r7}
 8004906:	b083      	sub	sp, #12
 8004908:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 800490a:	2300      	movs	r3, #0
 800490c:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800490e:	4b0b      	ldr	r3, [pc, #44]	; (800493c <HAL_FLASH_Unlock+0x38>)
 8004910:	691b      	ldr	r3, [r3, #16]
 8004912:	2b00      	cmp	r3, #0
 8004914:	da0b      	bge.n	800492e <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8004916:	4b09      	ldr	r3, [pc, #36]	; (800493c <HAL_FLASH_Unlock+0x38>)
 8004918:	4a09      	ldr	r2, [pc, #36]	; (8004940 <HAL_FLASH_Unlock+0x3c>)
 800491a:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 800491c:	4b07      	ldr	r3, [pc, #28]	; (800493c <HAL_FLASH_Unlock+0x38>)
 800491e:	4a09      	ldr	r2, [pc, #36]	; (8004944 <HAL_FLASH_Unlock+0x40>)
 8004920:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8004922:	4b06      	ldr	r3, [pc, #24]	; (800493c <HAL_FLASH_Unlock+0x38>)
 8004924:	691b      	ldr	r3, [r3, #16]
 8004926:	2b00      	cmp	r3, #0
 8004928:	da01      	bge.n	800492e <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 800492a:	2301      	movs	r3, #1
 800492c:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 800492e:	79fb      	ldrb	r3, [r7, #7]
}
 8004930:	4618      	mov	r0, r3
 8004932:	370c      	adds	r7, #12
 8004934:	46bd      	mov	sp, r7
 8004936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800493a:	4770      	bx	lr
 800493c:	40023c00 	.word	0x40023c00
 8004940:	45670123 	.word	0x45670123
 8004944:	cdef89ab 	.word	0xcdef89ab

08004948 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8004948:	b480      	push	{r7}
 800494a:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 800494c:	4b05      	ldr	r3, [pc, #20]	; (8004964 <HAL_FLASH_Lock+0x1c>)
 800494e:	691b      	ldr	r3, [r3, #16]
 8004950:	4a04      	ldr	r2, [pc, #16]	; (8004964 <HAL_FLASH_Lock+0x1c>)
 8004952:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004956:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 8004958:	2300      	movs	r3, #0
}
 800495a:	4618      	mov	r0, r3
 800495c:	46bd      	mov	sp, r7
 800495e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004962:	4770      	bx	lr
 8004964:	40023c00 	.word	0x40023c00

08004968 <HAL_FLASH_GetError>:
  *            @arg HAL_FLASH_ERROR_PGA: FLASH Programming Alignment error flag
  *            @arg HAL_FLASH_ERROR_WRP: FLASH Write protected error flag
  *            @arg HAL_FLASH_ERROR_OPERATION: FLASH operation Error flag
  */
uint32_t HAL_FLASH_GetError(void)
{
 8004968:	b480      	push	{r7}
 800496a:	af00      	add	r7, sp, #0
  return pFlash.ErrorCode;
 800496c:	4b03      	ldr	r3, [pc, #12]	; (800497c <HAL_FLASH_GetError+0x14>)
 800496e:	69db      	ldr	r3, [r3, #28]
}
 8004970:	4618      	mov	r0, r3
 8004972:	46bd      	mov	sp, r7
 8004974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004978:	4770      	bx	lr
 800497a:	bf00      	nop
 800497c:	2000002c 	.word	0x2000002c

08004980 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8004980:	b580      	push	{r7, lr}
 8004982:	b084      	sub	sp, #16
 8004984:	af00      	add	r7, sp, #0
 8004986:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004988:	2300      	movs	r3, #0
 800498a:	60fb      	str	r3, [r7, #12]

  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800498c:	4b1a      	ldr	r3, [pc, #104]	; (80049f8 <FLASH_WaitForLastOperation+0x78>)
 800498e:	2200      	movs	r2, #0
 8004990:	61da      	str	r2, [r3, #28]

  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8004992:	f7ff fa51 	bl	8003e38 <HAL_GetTick>
 8004996:	60f8      	str	r0, [r7, #12]

  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 8004998:	e010      	b.n	80049bc <FLASH_WaitForLastOperation+0x3c>
  {
    if (Timeout != HAL_MAX_DELAY)
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049a0:	d00c      	beq.n	80049bc <FLASH_WaitForLastOperation+0x3c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d007      	beq.n	80049b8 <FLASH_WaitForLastOperation+0x38>
 80049a8:	f7ff fa46 	bl	8003e38 <HAL_GetTick>
 80049ac:	4602      	mov	r2, r0
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	1ad3      	subs	r3, r2, r3
 80049b2:	687a      	ldr	r2, [r7, #4]
 80049b4:	429a      	cmp	r2, r3
 80049b6:	d201      	bcs.n	80049bc <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 80049b8:	2303      	movs	r3, #3
 80049ba:	e019      	b.n	80049f0 <FLASH_WaitForLastOperation+0x70>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 80049bc:	4b0f      	ldr	r3, [pc, #60]	; (80049fc <FLASH_WaitForLastOperation+0x7c>)
 80049be:	68db      	ldr	r3, [r3, #12]
 80049c0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d1e8      	bne.n	800499a <FLASH_WaitForLastOperation+0x1a>
      }
    }
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 80049c8:	4b0c      	ldr	r3, [pc, #48]	; (80049fc <FLASH_WaitForLastOperation+0x7c>)
 80049ca:	68db      	ldr	r3, [r3, #12]
 80049cc:	f003 0301 	and.w	r3, r3, #1
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d002      	beq.n	80049da <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80049d4:	4b09      	ldr	r3, [pc, #36]	; (80049fc <FLASH_WaitForLastOperation+0x7c>)
 80049d6:	2201      	movs	r2, #1
 80049d8:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                            FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR | FLASH_FLAG_RDERR)) != RESET)
#else
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 80049da:	4b08      	ldr	r3, [pc, #32]	; (80049fc <FLASH_WaitForLastOperation+0x7c>)
 80049dc:	68db      	ldr	r3, [r3, #12]
 80049de:	f003 03f2 	and.w	r3, r3, #242	; 0xf2
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d003      	beq.n	80049ee <FLASH_WaitForLastOperation+0x6e>
                            FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 80049e6:	f000 f8a5 	bl	8004b34 <FLASH_SetErrorCode>
    return HAL_ERROR;
 80049ea:	2301      	movs	r3, #1
 80049ec:	e000      	b.n	80049f0 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 80049ee:	2300      	movs	r3, #0

}
 80049f0:	4618      	mov	r0, r3
 80049f2:	3710      	adds	r7, #16
 80049f4:	46bd      	mov	sp, r7
 80049f6:	bd80      	pop	{r7, pc}
 80049f8:	2000002c 	.word	0x2000002c
 80049fc:	40023c00 	.word	0x40023c00

08004a00 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8004a00:	b480      	push	{r7}
 8004a02:	b085      	sub	sp, #20
 8004a04:	af00      	add	r7, sp, #0
 8004a06:	60f8      	str	r0, [r7, #12]
 8004a08:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8004a0c:	4b14      	ldr	r3, [pc, #80]	; (8004a60 <FLASH_Program_DoubleWord+0x60>)
 8004a0e:	691b      	ldr	r3, [r3, #16]
 8004a10:	4a13      	ldr	r2, [pc, #76]	; (8004a60 <FLASH_Program_DoubleWord+0x60>)
 8004a12:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004a16:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8004a18:	4b11      	ldr	r3, [pc, #68]	; (8004a60 <FLASH_Program_DoubleWord+0x60>)
 8004a1a:	691b      	ldr	r3, [r3, #16]
 8004a1c:	4a10      	ldr	r2, [pc, #64]	; (8004a60 <FLASH_Program_DoubleWord+0x60>)
 8004a1e:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8004a22:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8004a24:	4b0e      	ldr	r3, [pc, #56]	; (8004a60 <FLASH_Program_DoubleWord+0x60>)
 8004a26:	691b      	ldr	r3, [r3, #16]
 8004a28:	4a0d      	ldr	r2, [pc, #52]	; (8004a60 <FLASH_Program_DoubleWord+0x60>)
 8004a2a:	f043 0301 	orr.w	r3, r3, #1
 8004a2e:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t *)Address = (uint32_t)Data;
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	683a      	ldr	r2, [r7, #0]
 8004a34:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8004a36:	f3bf 8f6f 	isb	sy
}
 8004a3a:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t *)(Address + 4) = (uint32_t)(Data >> 32);
 8004a3c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004a40:	f04f 0200 	mov.w	r2, #0
 8004a44:	f04f 0300 	mov.w	r3, #0
 8004a48:	000a      	movs	r2, r1
 8004a4a:	2300      	movs	r3, #0
 8004a4c:	68f9      	ldr	r1, [r7, #12]
 8004a4e:	3104      	adds	r1, #4
 8004a50:	4613      	mov	r3, r2
 8004a52:	600b      	str	r3, [r1, #0]
}
 8004a54:	bf00      	nop
 8004a56:	3714      	adds	r7, #20
 8004a58:	46bd      	mov	sp, r7
 8004a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a5e:	4770      	bx	lr
 8004a60:	40023c00 	.word	0x40023c00

08004a64 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8004a64:	b480      	push	{r7}
 8004a66:	b083      	sub	sp, #12
 8004a68:	af00      	add	r7, sp, #0
 8004a6a:	6078      	str	r0, [r7, #4]
 8004a6c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8004a6e:	4b0d      	ldr	r3, [pc, #52]	; (8004aa4 <FLASH_Program_Word+0x40>)
 8004a70:	691b      	ldr	r3, [r3, #16]
 8004a72:	4a0c      	ldr	r2, [pc, #48]	; (8004aa4 <FLASH_Program_Word+0x40>)
 8004a74:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004a78:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8004a7a:	4b0a      	ldr	r3, [pc, #40]	; (8004aa4 <FLASH_Program_Word+0x40>)
 8004a7c:	691b      	ldr	r3, [r3, #16]
 8004a7e:	4a09      	ldr	r2, [pc, #36]	; (8004aa4 <FLASH_Program_Word+0x40>)
 8004a80:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004a84:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8004a86:	4b07      	ldr	r3, [pc, #28]	; (8004aa4 <FLASH_Program_Word+0x40>)
 8004a88:	691b      	ldr	r3, [r3, #16]
 8004a8a:	4a06      	ldr	r2, [pc, #24]	; (8004aa4 <FLASH_Program_Word+0x40>)
 8004a8c:	f043 0301 	orr.w	r3, r3, #1
 8004a90:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t *)Address = Data;
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	683a      	ldr	r2, [r7, #0]
 8004a96:	601a      	str	r2, [r3, #0]
}
 8004a98:	bf00      	nop
 8004a9a:	370c      	adds	r7, #12
 8004a9c:	46bd      	mov	sp, r7
 8004a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa2:	4770      	bx	lr
 8004aa4:	40023c00 	.word	0x40023c00

08004aa8 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8004aa8:	b480      	push	{r7}
 8004aaa:	b083      	sub	sp, #12
 8004aac:	af00      	add	r7, sp, #0
 8004aae:	6078      	str	r0, [r7, #4]
 8004ab0:	460b      	mov	r3, r1
 8004ab2:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8004ab4:	4b0d      	ldr	r3, [pc, #52]	; (8004aec <FLASH_Program_HalfWord+0x44>)
 8004ab6:	691b      	ldr	r3, [r3, #16]
 8004ab8:	4a0c      	ldr	r2, [pc, #48]	; (8004aec <FLASH_Program_HalfWord+0x44>)
 8004aba:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004abe:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8004ac0:	4b0a      	ldr	r3, [pc, #40]	; (8004aec <FLASH_Program_HalfWord+0x44>)
 8004ac2:	691b      	ldr	r3, [r3, #16]
 8004ac4:	4a09      	ldr	r2, [pc, #36]	; (8004aec <FLASH_Program_HalfWord+0x44>)
 8004ac6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004aca:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8004acc:	4b07      	ldr	r3, [pc, #28]	; (8004aec <FLASH_Program_HalfWord+0x44>)
 8004ace:	691b      	ldr	r3, [r3, #16]
 8004ad0:	4a06      	ldr	r2, [pc, #24]	; (8004aec <FLASH_Program_HalfWord+0x44>)
 8004ad2:	f043 0301 	orr.w	r3, r3, #1
 8004ad6:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t *)Address = Data;
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	887a      	ldrh	r2, [r7, #2]
 8004adc:	801a      	strh	r2, [r3, #0]
}
 8004ade:	bf00      	nop
 8004ae0:	370c      	adds	r7, #12
 8004ae2:	46bd      	mov	sp, r7
 8004ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae8:	4770      	bx	lr
 8004aea:	bf00      	nop
 8004aec:	40023c00 	.word	0x40023c00

08004af0 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8004af0:	b480      	push	{r7}
 8004af2:	b083      	sub	sp, #12
 8004af4:	af00      	add	r7, sp, #0
 8004af6:	6078      	str	r0, [r7, #4]
 8004af8:	460b      	mov	r3, r1
 8004afa:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8004afc:	4b0c      	ldr	r3, [pc, #48]	; (8004b30 <FLASH_Program_Byte+0x40>)
 8004afe:	691b      	ldr	r3, [r3, #16]
 8004b00:	4a0b      	ldr	r2, [pc, #44]	; (8004b30 <FLASH_Program_Byte+0x40>)
 8004b02:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004b06:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8004b08:	4b09      	ldr	r3, [pc, #36]	; (8004b30 <FLASH_Program_Byte+0x40>)
 8004b0a:	4a09      	ldr	r2, [pc, #36]	; (8004b30 <FLASH_Program_Byte+0x40>)
 8004b0c:	691b      	ldr	r3, [r3, #16]
 8004b0e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8004b10:	4b07      	ldr	r3, [pc, #28]	; (8004b30 <FLASH_Program_Byte+0x40>)
 8004b12:	691b      	ldr	r3, [r3, #16]
 8004b14:	4a06      	ldr	r2, [pc, #24]	; (8004b30 <FLASH_Program_Byte+0x40>)
 8004b16:	f043 0301 	orr.w	r3, r3, #1
 8004b1a:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t *)Address = Data;
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	78fa      	ldrb	r2, [r7, #3]
 8004b20:	701a      	strb	r2, [r3, #0]
}
 8004b22:	bf00      	nop
 8004b24:	370c      	adds	r7, #12
 8004b26:	46bd      	mov	sp, r7
 8004b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b2c:	4770      	bx	lr
 8004b2e:	bf00      	nop
 8004b30:	40023c00 	.word	0x40023c00

08004b34 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8004b34:	b480      	push	{r7}
 8004b36:	af00      	add	r7, sp, #0
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8004b38:	4b27      	ldr	r3, [pc, #156]	; (8004bd8 <FLASH_SetErrorCode+0xa4>)
 8004b3a:	68db      	ldr	r3, [r3, #12]
 8004b3c:	f003 0310 	and.w	r3, r3, #16
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d008      	beq.n	8004b56 <FLASH_SetErrorCode+0x22>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8004b44:	4b25      	ldr	r3, [pc, #148]	; (8004bdc <FLASH_SetErrorCode+0xa8>)
 8004b46:	69db      	ldr	r3, [r3, #28]
 8004b48:	f043 0310 	orr.w	r3, r3, #16
 8004b4c:	4a23      	ldr	r2, [pc, #140]	; (8004bdc <FLASH_SetErrorCode+0xa8>)
 8004b4e:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH write protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8004b50:	4b21      	ldr	r3, [pc, #132]	; (8004bd8 <FLASH_SetErrorCode+0xa4>)
 8004b52:	2210      	movs	r2, #16
 8004b54:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8004b56:	4b20      	ldr	r3, [pc, #128]	; (8004bd8 <FLASH_SetErrorCode+0xa4>)
 8004b58:	68db      	ldr	r3, [r3, #12]
 8004b5a:	f003 0320 	and.w	r3, r3, #32
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d008      	beq.n	8004b74 <FLASH_SetErrorCode+0x40>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8004b62:	4b1e      	ldr	r3, [pc, #120]	; (8004bdc <FLASH_SetErrorCode+0xa8>)
 8004b64:	69db      	ldr	r3, [r3, #28]
 8004b66:	f043 0308 	orr.w	r3, r3, #8
 8004b6a:	4a1c      	ldr	r2, [pc, #112]	; (8004bdc <FLASH_SetErrorCode+0xa8>)
 8004b6c:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming alignment error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8004b6e:	4b1a      	ldr	r3, [pc, #104]	; (8004bd8 <FLASH_SetErrorCode+0xa4>)
 8004b70:	2220      	movs	r2, #32
 8004b72:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8004b74:	4b18      	ldr	r3, [pc, #96]	; (8004bd8 <FLASH_SetErrorCode+0xa4>)
 8004b76:	68db      	ldr	r3, [r3, #12]
 8004b78:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d008      	beq.n	8004b92 <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8004b80:	4b16      	ldr	r3, [pc, #88]	; (8004bdc <FLASH_SetErrorCode+0xa8>)
 8004b82:	69db      	ldr	r3, [r3, #28]
 8004b84:	f043 0304 	orr.w	r3, r3, #4
 8004b88:	4a14      	ldr	r2, [pc, #80]	; (8004bdc <FLASH_SetErrorCode+0xa8>)
 8004b8a:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8004b8c:	4b12      	ldr	r3, [pc, #72]	; (8004bd8 <FLASH_SetErrorCode+0xa4>)
 8004b8e:	2240      	movs	r2, #64	; 0x40
 8004b90:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8004b92:	4b11      	ldr	r3, [pc, #68]	; (8004bd8 <FLASH_SetErrorCode+0xa4>)
 8004b94:	68db      	ldr	r3, [r3, #12]
 8004b96:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d008      	beq.n	8004bb0 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 8004b9e:	4b0f      	ldr	r3, [pc, #60]	; (8004bdc <FLASH_SetErrorCode+0xa8>)
 8004ba0:	69db      	ldr	r3, [r3, #28]
 8004ba2:	f043 0302 	orr.w	r3, r3, #2
 8004ba6:	4a0d      	ldr	r2, [pc, #52]	; (8004bdc <FLASH_SetErrorCode+0xa8>)
 8004ba8:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8004baa:	4b0b      	ldr	r3, [pc, #44]	; (8004bd8 <FLASH_SetErrorCode+0xa4>)
 8004bac:	2280      	movs	r2, #128	; 0x80
 8004bae:	60da      	str	r2, [r3, #12]

    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
  }
#endif /* FLASH_SR_RDERR */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8004bb0:	4b09      	ldr	r3, [pc, #36]	; (8004bd8 <FLASH_SetErrorCode+0xa4>)
 8004bb2:	68db      	ldr	r3, [r3, #12]
 8004bb4:	f003 0302 	and.w	r3, r3, #2
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d008      	beq.n	8004bce <FLASH_SetErrorCode+0x9a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8004bbc:	4b07      	ldr	r3, [pc, #28]	; (8004bdc <FLASH_SetErrorCode+0xa8>)
 8004bbe:	69db      	ldr	r3, [r3, #28]
 8004bc0:	f043 0320 	orr.w	r3, r3, #32
 8004bc4:	4a05      	ldr	r2, [pc, #20]	; (8004bdc <FLASH_SetErrorCode+0xa8>)
 8004bc6:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8004bc8:	4b03      	ldr	r3, [pc, #12]	; (8004bd8 <FLASH_SetErrorCode+0xa4>)
 8004bca:	2202      	movs	r2, #2
 8004bcc:	60da      	str	r2, [r3, #12]
  }
}
 8004bce:	bf00      	nop
 8004bd0:	46bd      	mov	sp, r7
 8004bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd6:	4770      	bx	lr
 8004bd8:	40023c00 	.word	0x40023c00
 8004bdc:	2000002c 	.word	0x2000002c

08004be0 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8004be0:	b580      	push	{r7, lr}
 8004be2:	b084      	sub	sp, #16
 8004be4:	af00      	add	r7, sp, #0
 8004be6:	6078      	str	r0, [r7, #4]
 8004be8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t index = 0U;
 8004bea:	2300      	movs	r3, #0
 8004bec:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8004bee:	4b31      	ldr	r3, [pc, #196]	; (8004cb4 <HAL_FLASHEx_Erase+0xd4>)
 8004bf0:	7e1b      	ldrb	r3, [r3, #24]
 8004bf2:	2b01      	cmp	r3, #1
 8004bf4:	d101      	bne.n	8004bfa <HAL_FLASHEx_Erase+0x1a>
 8004bf6:	2302      	movs	r3, #2
 8004bf8:	e058      	b.n	8004cac <HAL_FLASHEx_Erase+0xcc>
 8004bfa:	4b2e      	ldr	r3, [pc, #184]	; (8004cb4 <HAL_FLASHEx_Erase+0xd4>)
 8004bfc:	2201      	movs	r2, #1
 8004bfe:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004c00:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004c04:	f7ff febc 	bl	8004980 <FLASH_WaitForLastOperation>
 8004c08:	4603      	mov	r3, r0
 8004c0a:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8004c0c:	7bfb      	ldrb	r3, [r7, #15]
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d148      	bne.n	8004ca4 <HAL_FLASHEx_Erase+0xc4>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 8004c12:	683b      	ldr	r3, [r7, #0]
 8004c14:	f04f 32ff 	mov.w	r2, #4294967295
 8004c18:	601a      	str	r2, [r3, #0]

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	2b01      	cmp	r3, #1
 8004c20:	d115      	bne.n	8004c4e <HAL_FLASHEx_Erase+0x6e>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	691b      	ldr	r3, [r3, #16]
 8004c26:	b2da      	uxtb	r2, r3
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	685b      	ldr	r3, [r3, #4]
 8004c2c:	4619      	mov	r1, r3
 8004c2e:	4610      	mov	r0, r2
 8004c30:	f000 f844 	bl	8004cbc <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004c34:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004c38:	f7ff fea2 	bl	8004980 <FLASH_WaitForLastOperation>
 8004c3c:	4603      	mov	r3, r0
 8004c3e:	73fb      	strb	r3, [r7, #15]

      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8004c40:	4b1d      	ldr	r3, [pc, #116]	; (8004cb8 <HAL_FLASHEx_Erase+0xd8>)
 8004c42:	691b      	ldr	r3, [r3, #16]
 8004c44:	4a1c      	ldr	r2, [pc, #112]	; (8004cb8 <HAL_FLASHEx_Erase+0xd8>)
 8004c46:	f023 0304 	bic.w	r3, r3, #4
 8004c4a:	6113      	str	r3, [r2, #16]
 8004c4c:	e028      	b.n	8004ca0 <HAL_FLASHEx_Erase+0xc0>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	689b      	ldr	r3, [r3, #8]
 8004c52:	60bb      	str	r3, [r7, #8]
 8004c54:	e01c      	b.n	8004c90 <HAL_FLASHEx_Erase+0xb0>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	691b      	ldr	r3, [r3, #16]
 8004c5a:	b2db      	uxtb	r3, r3
 8004c5c:	4619      	mov	r1, r3
 8004c5e:	68b8      	ldr	r0, [r7, #8]
 8004c60:	f000 f850 	bl	8004d04 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004c64:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004c68:	f7ff fe8a 	bl	8004980 <FLASH_WaitForLastOperation>
 8004c6c:	4603      	mov	r3, r0
 8004c6e:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 8004c70:	4b11      	ldr	r3, [pc, #68]	; (8004cb8 <HAL_FLASHEx_Erase+0xd8>)
 8004c72:	691b      	ldr	r3, [r3, #16]
 8004c74:	4a10      	ldr	r2, [pc, #64]	; (8004cb8 <HAL_FLASHEx_Erase+0xd8>)
 8004c76:	f023 037a 	bic.w	r3, r3, #122	; 0x7a
 8004c7a:	6113      	str	r3, [r2, #16]

        if (status != HAL_OK)
 8004c7c:	7bfb      	ldrb	r3, [r7, #15]
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d003      	beq.n	8004c8a <HAL_FLASHEx_Erase+0xaa>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 8004c82:	683b      	ldr	r3, [r7, #0]
 8004c84:	68ba      	ldr	r2, [r7, #8]
 8004c86:	601a      	str	r2, [r3, #0]
          break;
 8004c88:	e00a      	b.n	8004ca0 <HAL_FLASHEx_Erase+0xc0>
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8004c8a:	68bb      	ldr	r3, [r7, #8]
 8004c8c:	3301      	adds	r3, #1
 8004c8e:	60bb      	str	r3, [r7, #8]
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	68da      	ldr	r2, [r3, #12]
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	689b      	ldr	r3, [r3, #8]
 8004c98:	4413      	add	r3, r2
 8004c9a:	68ba      	ldr	r2, [r7, #8]
 8004c9c:	429a      	cmp	r2, r3
 8004c9e:	d3da      	bcc.n	8004c56 <HAL_FLASHEx_Erase+0x76>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8004ca0:	f000 f878 	bl	8004d94 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8004ca4:	4b03      	ldr	r3, [pc, #12]	; (8004cb4 <HAL_FLASHEx_Erase+0xd4>)
 8004ca6:	2200      	movs	r2, #0
 8004ca8:	761a      	strb	r2, [r3, #24]

  return status;
 8004caa:	7bfb      	ldrb	r3, [r7, #15]
}
 8004cac:	4618      	mov	r0, r3
 8004cae:	3710      	adds	r7, #16
 8004cb0:	46bd      	mov	sp, r7
 8004cb2:	bd80      	pop	{r7, pc}
 8004cb4:	2000002c 	.word	0x2000002c
 8004cb8:	40023c00 	.word	0x40023c00

08004cbc <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 8004cbc:	b480      	push	{r7}
 8004cbe:	b083      	sub	sp, #12
 8004cc0:	af00      	add	r7, sp, #0
 8004cc2:	4603      	mov	r3, r0
 8004cc4:	6039      	str	r1, [r7, #0]
 8004cc6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));

  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8004cc8:	4b0d      	ldr	r3, [pc, #52]	; (8004d00 <FLASH_MassErase+0x44>)
 8004cca:	691b      	ldr	r3, [r3, #16]
 8004ccc:	4a0c      	ldr	r2, [pc, #48]	; (8004d00 <FLASH_MassErase+0x44>)
 8004cce:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004cd2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 8004cd4:	4b0a      	ldr	r3, [pc, #40]	; (8004d00 <FLASH_MassErase+0x44>)
 8004cd6:	691b      	ldr	r3, [r3, #16]
 8004cd8:	4a09      	ldr	r2, [pc, #36]	; (8004d00 <FLASH_MassErase+0x44>)
 8004cda:	f043 0304 	orr.w	r3, r3, #4
 8004cde:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange << 8U);
 8004ce0:	4b07      	ldr	r3, [pc, #28]	; (8004d00 <FLASH_MassErase+0x44>)
 8004ce2:	691a      	ldr	r2, [r3, #16]
 8004ce4:	79fb      	ldrb	r3, [r7, #7]
 8004ce6:	021b      	lsls	r3, r3, #8
 8004ce8:	4313      	orrs	r3, r2
 8004cea:	4a05      	ldr	r2, [pc, #20]	; (8004d00 <FLASH_MassErase+0x44>)
 8004cec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004cf0:	6113      	str	r3, [r2, #16]
}
 8004cf2:	bf00      	nop
 8004cf4:	370c      	adds	r7, #12
 8004cf6:	46bd      	mov	sp, r7
 8004cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cfc:	4770      	bx	lr
 8004cfe:	bf00      	nop
 8004d00:	40023c00 	.word	0x40023c00

08004d04 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8004d04:	b480      	push	{r7}
 8004d06:	b085      	sub	sp, #20
 8004d08:	af00      	add	r7, sp, #0
 8004d0a:	6078      	str	r0, [r7, #4]
 8004d0c:	460b      	mov	r3, r1
 8004d0e:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8004d10:	2300      	movs	r3, #0
 8004d12:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8004d14:	78fb      	ldrb	r3, [r7, #3]
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d102      	bne.n	8004d20 <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 8004d1a:	2300      	movs	r3, #0
 8004d1c:	60fb      	str	r3, [r7, #12]
 8004d1e:	e010      	b.n	8004d42 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8004d20:	78fb      	ldrb	r3, [r7, #3]
 8004d22:	2b01      	cmp	r3, #1
 8004d24:	d103      	bne.n	8004d2e <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8004d26:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004d2a:	60fb      	str	r3, [r7, #12]
 8004d2c:	e009      	b.n	8004d42 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8004d2e:	78fb      	ldrb	r3, [r7, #3]
 8004d30:	2b02      	cmp	r3, #2
 8004d32:	d103      	bne.n	8004d3c <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8004d34:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004d38:	60fb      	str	r3, [r7, #12]
 8004d3a:	e002      	b.n	8004d42 <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8004d3c:	f44f 7340 	mov.w	r3, #768	; 0x300
 8004d40:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8004d42:	4b13      	ldr	r3, [pc, #76]	; (8004d90 <FLASH_Erase_Sector+0x8c>)
 8004d44:	691b      	ldr	r3, [r3, #16]
 8004d46:	4a12      	ldr	r2, [pc, #72]	; (8004d90 <FLASH_Erase_Sector+0x8c>)
 8004d48:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004d4c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 8004d4e:	4b10      	ldr	r3, [pc, #64]	; (8004d90 <FLASH_Erase_Sector+0x8c>)
 8004d50:	691a      	ldr	r2, [r3, #16]
 8004d52:	490f      	ldr	r1, [pc, #60]	; (8004d90 <FLASH_Erase_Sector+0x8c>)
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	4313      	orrs	r3, r2
 8004d58:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8004d5a:	4b0d      	ldr	r3, [pc, #52]	; (8004d90 <FLASH_Erase_Sector+0x8c>)
 8004d5c:	691b      	ldr	r3, [r3, #16]
 8004d5e:	4a0c      	ldr	r2, [pc, #48]	; (8004d90 <FLASH_Erase_Sector+0x8c>)
 8004d60:	f023 0378 	bic.w	r3, r3, #120	; 0x78
 8004d64:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8004d66:	4b0a      	ldr	r3, [pc, #40]	; (8004d90 <FLASH_Erase_Sector+0x8c>)
 8004d68:	691a      	ldr	r2, [r3, #16]
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	00db      	lsls	r3, r3, #3
 8004d6e:	4313      	orrs	r3, r2
 8004d70:	4a07      	ldr	r2, [pc, #28]	; (8004d90 <FLASH_Erase_Sector+0x8c>)
 8004d72:	f043 0302 	orr.w	r3, r3, #2
 8004d76:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8004d78:	4b05      	ldr	r3, [pc, #20]	; (8004d90 <FLASH_Erase_Sector+0x8c>)
 8004d7a:	691b      	ldr	r3, [r3, #16]
 8004d7c:	4a04      	ldr	r2, [pc, #16]	; (8004d90 <FLASH_Erase_Sector+0x8c>)
 8004d7e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004d82:	6113      	str	r3, [r2, #16]
}
 8004d84:	bf00      	nop
 8004d86:	3714      	adds	r7, #20
 8004d88:	46bd      	mov	sp, r7
 8004d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d8e:	4770      	bx	lr
 8004d90:	40023c00 	.word	0x40023c00

08004d94 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8004d94:	b480      	push	{r7}
 8004d96:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 8004d98:	4b20      	ldr	r3, [pc, #128]	; (8004e1c <FLASH_FlushCaches+0x88>)
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d017      	beq.n	8004dd4 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8004da4:	4b1d      	ldr	r3, [pc, #116]	; (8004e1c <FLASH_FlushCaches+0x88>)
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	4a1c      	ldr	r2, [pc, #112]	; (8004e1c <FLASH_FlushCaches+0x88>)
 8004daa:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004dae:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8004db0:	4b1a      	ldr	r3, [pc, #104]	; (8004e1c <FLASH_FlushCaches+0x88>)
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	4a19      	ldr	r2, [pc, #100]	; (8004e1c <FLASH_FlushCaches+0x88>)
 8004db6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004dba:	6013      	str	r3, [r2, #0]
 8004dbc:	4b17      	ldr	r3, [pc, #92]	; (8004e1c <FLASH_FlushCaches+0x88>)
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	4a16      	ldr	r2, [pc, #88]	; (8004e1c <FLASH_FlushCaches+0x88>)
 8004dc2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004dc6:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004dc8:	4b14      	ldr	r3, [pc, #80]	; (8004e1c <FLASH_FlushCaches+0x88>)
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	4a13      	ldr	r2, [pc, #76]	; (8004e1c <FLASH_FlushCaches+0x88>)
 8004dce:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004dd2:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8004dd4:	4b11      	ldr	r3, [pc, #68]	; (8004e1c <FLASH_FlushCaches+0x88>)
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d017      	beq.n	8004e10 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8004de0:	4b0e      	ldr	r3, [pc, #56]	; (8004e1c <FLASH_FlushCaches+0x88>)
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	4a0d      	ldr	r2, [pc, #52]	; (8004e1c <FLASH_FlushCaches+0x88>)
 8004de6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004dea:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8004dec:	4b0b      	ldr	r3, [pc, #44]	; (8004e1c <FLASH_FlushCaches+0x88>)
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	4a0a      	ldr	r2, [pc, #40]	; (8004e1c <FLASH_FlushCaches+0x88>)
 8004df2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004df6:	6013      	str	r3, [r2, #0]
 8004df8:	4b08      	ldr	r3, [pc, #32]	; (8004e1c <FLASH_FlushCaches+0x88>)
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	4a07      	ldr	r2, [pc, #28]	; (8004e1c <FLASH_FlushCaches+0x88>)
 8004dfe:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004e02:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8004e04:	4b05      	ldr	r3, [pc, #20]	; (8004e1c <FLASH_FlushCaches+0x88>)
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	4a04      	ldr	r2, [pc, #16]	; (8004e1c <FLASH_FlushCaches+0x88>)
 8004e0a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004e0e:	6013      	str	r3, [r2, #0]
  }
}
 8004e10:	bf00      	nop
 8004e12:	46bd      	mov	sp, r7
 8004e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e18:	4770      	bx	lr
 8004e1a:	bf00      	nop
 8004e1c:	40023c00 	.word	0x40023c00

08004e20 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004e20:	b480      	push	{r7}
 8004e22:	b089      	sub	sp, #36	; 0x24
 8004e24:	af00      	add	r7, sp, #0
 8004e26:	6078      	str	r0, [r7, #4]
 8004e28:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004e2a:	2300      	movs	r3, #0
 8004e2c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004e2e:	2300      	movs	r3, #0
 8004e30:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004e32:	2300      	movs	r3, #0
 8004e34:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004e36:	2300      	movs	r3, #0
 8004e38:	61fb      	str	r3, [r7, #28]
 8004e3a:	e16b      	b.n	8005114 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004e3c:	2201      	movs	r2, #1
 8004e3e:	69fb      	ldr	r3, [r7, #28]
 8004e40:	fa02 f303 	lsl.w	r3, r2, r3
 8004e44:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004e46:	683b      	ldr	r3, [r7, #0]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	697a      	ldr	r2, [r7, #20]
 8004e4c:	4013      	ands	r3, r2
 8004e4e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004e50:	693a      	ldr	r2, [r7, #16]
 8004e52:	697b      	ldr	r3, [r7, #20]
 8004e54:	429a      	cmp	r2, r3
 8004e56:	f040 815a 	bne.w	800510e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004e5a:	683b      	ldr	r3, [r7, #0]
 8004e5c:	685b      	ldr	r3, [r3, #4]
 8004e5e:	f003 0303 	and.w	r3, r3, #3
 8004e62:	2b01      	cmp	r3, #1
 8004e64:	d005      	beq.n	8004e72 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004e66:	683b      	ldr	r3, [r7, #0]
 8004e68:	685b      	ldr	r3, [r3, #4]
 8004e6a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004e6e:	2b02      	cmp	r3, #2
 8004e70:	d130      	bne.n	8004ed4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	689b      	ldr	r3, [r3, #8]
 8004e76:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004e78:	69fb      	ldr	r3, [r7, #28]
 8004e7a:	005b      	lsls	r3, r3, #1
 8004e7c:	2203      	movs	r2, #3
 8004e7e:	fa02 f303 	lsl.w	r3, r2, r3
 8004e82:	43db      	mvns	r3, r3
 8004e84:	69ba      	ldr	r2, [r7, #24]
 8004e86:	4013      	ands	r3, r2
 8004e88:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004e8a:	683b      	ldr	r3, [r7, #0]
 8004e8c:	68da      	ldr	r2, [r3, #12]
 8004e8e:	69fb      	ldr	r3, [r7, #28]
 8004e90:	005b      	lsls	r3, r3, #1
 8004e92:	fa02 f303 	lsl.w	r3, r2, r3
 8004e96:	69ba      	ldr	r2, [r7, #24]
 8004e98:	4313      	orrs	r3, r2
 8004e9a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	69ba      	ldr	r2, [r7, #24]
 8004ea0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	685b      	ldr	r3, [r3, #4]
 8004ea6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004ea8:	2201      	movs	r2, #1
 8004eaa:	69fb      	ldr	r3, [r7, #28]
 8004eac:	fa02 f303 	lsl.w	r3, r2, r3
 8004eb0:	43db      	mvns	r3, r3
 8004eb2:	69ba      	ldr	r2, [r7, #24]
 8004eb4:	4013      	ands	r3, r2
 8004eb6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004eb8:	683b      	ldr	r3, [r7, #0]
 8004eba:	685b      	ldr	r3, [r3, #4]
 8004ebc:	091b      	lsrs	r3, r3, #4
 8004ebe:	f003 0201 	and.w	r2, r3, #1
 8004ec2:	69fb      	ldr	r3, [r7, #28]
 8004ec4:	fa02 f303 	lsl.w	r3, r2, r3
 8004ec8:	69ba      	ldr	r2, [r7, #24]
 8004eca:	4313      	orrs	r3, r2
 8004ecc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	69ba      	ldr	r2, [r7, #24]
 8004ed2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004ed4:	683b      	ldr	r3, [r7, #0]
 8004ed6:	685b      	ldr	r3, [r3, #4]
 8004ed8:	f003 0303 	and.w	r3, r3, #3
 8004edc:	2b03      	cmp	r3, #3
 8004ede:	d017      	beq.n	8004f10 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	68db      	ldr	r3, [r3, #12]
 8004ee4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004ee6:	69fb      	ldr	r3, [r7, #28]
 8004ee8:	005b      	lsls	r3, r3, #1
 8004eea:	2203      	movs	r2, #3
 8004eec:	fa02 f303 	lsl.w	r3, r2, r3
 8004ef0:	43db      	mvns	r3, r3
 8004ef2:	69ba      	ldr	r2, [r7, #24]
 8004ef4:	4013      	ands	r3, r2
 8004ef6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004ef8:	683b      	ldr	r3, [r7, #0]
 8004efa:	689a      	ldr	r2, [r3, #8]
 8004efc:	69fb      	ldr	r3, [r7, #28]
 8004efe:	005b      	lsls	r3, r3, #1
 8004f00:	fa02 f303 	lsl.w	r3, r2, r3
 8004f04:	69ba      	ldr	r2, [r7, #24]
 8004f06:	4313      	orrs	r3, r2
 8004f08:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	69ba      	ldr	r2, [r7, #24]
 8004f0e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004f10:	683b      	ldr	r3, [r7, #0]
 8004f12:	685b      	ldr	r3, [r3, #4]
 8004f14:	f003 0303 	and.w	r3, r3, #3
 8004f18:	2b02      	cmp	r3, #2
 8004f1a:	d123      	bne.n	8004f64 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004f1c:	69fb      	ldr	r3, [r7, #28]
 8004f1e:	08da      	lsrs	r2, r3, #3
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	3208      	adds	r2, #8
 8004f24:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004f28:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004f2a:	69fb      	ldr	r3, [r7, #28]
 8004f2c:	f003 0307 	and.w	r3, r3, #7
 8004f30:	009b      	lsls	r3, r3, #2
 8004f32:	220f      	movs	r2, #15
 8004f34:	fa02 f303 	lsl.w	r3, r2, r3
 8004f38:	43db      	mvns	r3, r3
 8004f3a:	69ba      	ldr	r2, [r7, #24]
 8004f3c:	4013      	ands	r3, r2
 8004f3e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004f40:	683b      	ldr	r3, [r7, #0]
 8004f42:	691a      	ldr	r2, [r3, #16]
 8004f44:	69fb      	ldr	r3, [r7, #28]
 8004f46:	f003 0307 	and.w	r3, r3, #7
 8004f4a:	009b      	lsls	r3, r3, #2
 8004f4c:	fa02 f303 	lsl.w	r3, r2, r3
 8004f50:	69ba      	ldr	r2, [r7, #24]
 8004f52:	4313      	orrs	r3, r2
 8004f54:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004f56:	69fb      	ldr	r3, [r7, #28]
 8004f58:	08da      	lsrs	r2, r3, #3
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	3208      	adds	r2, #8
 8004f5e:	69b9      	ldr	r1, [r7, #24]
 8004f60:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004f6a:	69fb      	ldr	r3, [r7, #28]
 8004f6c:	005b      	lsls	r3, r3, #1
 8004f6e:	2203      	movs	r2, #3
 8004f70:	fa02 f303 	lsl.w	r3, r2, r3
 8004f74:	43db      	mvns	r3, r3
 8004f76:	69ba      	ldr	r2, [r7, #24]
 8004f78:	4013      	ands	r3, r2
 8004f7a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004f7c:	683b      	ldr	r3, [r7, #0]
 8004f7e:	685b      	ldr	r3, [r3, #4]
 8004f80:	f003 0203 	and.w	r2, r3, #3
 8004f84:	69fb      	ldr	r3, [r7, #28]
 8004f86:	005b      	lsls	r3, r3, #1
 8004f88:	fa02 f303 	lsl.w	r3, r2, r3
 8004f8c:	69ba      	ldr	r2, [r7, #24]
 8004f8e:	4313      	orrs	r3, r2
 8004f90:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	69ba      	ldr	r2, [r7, #24]
 8004f96:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004f98:	683b      	ldr	r3, [r7, #0]
 8004f9a:	685b      	ldr	r3, [r3, #4]
 8004f9c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	f000 80b4 	beq.w	800510e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004fa6:	2300      	movs	r3, #0
 8004fa8:	60fb      	str	r3, [r7, #12]
 8004faa:	4b60      	ldr	r3, [pc, #384]	; (800512c <HAL_GPIO_Init+0x30c>)
 8004fac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004fae:	4a5f      	ldr	r2, [pc, #380]	; (800512c <HAL_GPIO_Init+0x30c>)
 8004fb0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004fb4:	6453      	str	r3, [r2, #68]	; 0x44
 8004fb6:	4b5d      	ldr	r3, [pc, #372]	; (800512c <HAL_GPIO_Init+0x30c>)
 8004fb8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004fba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004fbe:	60fb      	str	r3, [r7, #12]
 8004fc0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004fc2:	4a5b      	ldr	r2, [pc, #364]	; (8005130 <HAL_GPIO_Init+0x310>)
 8004fc4:	69fb      	ldr	r3, [r7, #28]
 8004fc6:	089b      	lsrs	r3, r3, #2
 8004fc8:	3302      	adds	r3, #2
 8004fca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004fce:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004fd0:	69fb      	ldr	r3, [r7, #28]
 8004fd2:	f003 0303 	and.w	r3, r3, #3
 8004fd6:	009b      	lsls	r3, r3, #2
 8004fd8:	220f      	movs	r2, #15
 8004fda:	fa02 f303 	lsl.w	r3, r2, r3
 8004fde:	43db      	mvns	r3, r3
 8004fe0:	69ba      	ldr	r2, [r7, #24]
 8004fe2:	4013      	ands	r3, r2
 8004fe4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	4a52      	ldr	r2, [pc, #328]	; (8005134 <HAL_GPIO_Init+0x314>)
 8004fea:	4293      	cmp	r3, r2
 8004fec:	d02b      	beq.n	8005046 <HAL_GPIO_Init+0x226>
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	4a51      	ldr	r2, [pc, #324]	; (8005138 <HAL_GPIO_Init+0x318>)
 8004ff2:	4293      	cmp	r3, r2
 8004ff4:	d025      	beq.n	8005042 <HAL_GPIO_Init+0x222>
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	4a50      	ldr	r2, [pc, #320]	; (800513c <HAL_GPIO_Init+0x31c>)
 8004ffa:	4293      	cmp	r3, r2
 8004ffc:	d01f      	beq.n	800503e <HAL_GPIO_Init+0x21e>
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	4a4f      	ldr	r2, [pc, #316]	; (8005140 <HAL_GPIO_Init+0x320>)
 8005002:	4293      	cmp	r3, r2
 8005004:	d019      	beq.n	800503a <HAL_GPIO_Init+0x21a>
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	4a4e      	ldr	r2, [pc, #312]	; (8005144 <HAL_GPIO_Init+0x324>)
 800500a:	4293      	cmp	r3, r2
 800500c:	d013      	beq.n	8005036 <HAL_GPIO_Init+0x216>
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	4a4d      	ldr	r2, [pc, #308]	; (8005148 <HAL_GPIO_Init+0x328>)
 8005012:	4293      	cmp	r3, r2
 8005014:	d00d      	beq.n	8005032 <HAL_GPIO_Init+0x212>
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	4a4c      	ldr	r2, [pc, #304]	; (800514c <HAL_GPIO_Init+0x32c>)
 800501a:	4293      	cmp	r3, r2
 800501c:	d007      	beq.n	800502e <HAL_GPIO_Init+0x20e>
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	4a4b      	ldr	r2, [pc, #300]	; (8005150 <HAL_GPIO_Init+0x330>)
 8005022:	4293      	cmp	r3, r2
 8005024:	d101      	bne.n	800502a <HAL_GPIO_Init+0x20a>
 8005026:	2307      	movs	r3, #7
 8005028:	e00e      	b.n	8005048 <HAL_GPIO_Init+0x228>
 800502a:	2308      	movs	r3, #8
 800502c:	e00c      	b.n	8005048 <HAL_GPIO_Init+0x228>
 800502e:	2306      	movs	r3, #6
 8005030:	e00a      	b.n	8005048 <HAL_GPIO_Init+0x228>
 8005032:	2305      	movs	r3, #5
 8005034:	e008      	b.n	8005048 <HAL_GPIO_Init+0x228>
 8005036:	2304      	movs	r3, #4
 8005038:	e006      	b.n	8005048 <HAL_GPIO_Init+0x228>
 800503a:	2303      	movs	r3, #3
 800503c:	e004      	b.n	8005048 <HAL_GPIO_Init+0x228>
 800503e:	2302      	movs	r3, #2
 8005040:	e002      	b.n	8005048 <HAL_GPIO_Init+0x228>
 8005042:	2301      	movs	r3, #1
 8005044:	e000      	b.n	8005048 <HAL_GPIO_Init+0x228>
 8005046:	2300      	movs	r3, #0
 8005048:	69fa      	ldr	r2, [r7, #28]
 800504a:	f002 0203 	and.w	r2, r2, #3
 800504e:	0092      	lsls	r2, r2, #2
 8005050:	4093      	lsls	r3, r2
 8005052:	69ba      	ldr	r2, [r7, #24]
 8005054:	4313      	orrs	r3, r2
 8005056:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005058:	4935      	ldr	r1, [pc, #212]	; (8005130 <HAL_GPIO_Init+0x310>)
 800505a:	69fb      	ldr	r3, [r7, #28]
 800505c:	089b      	lsrs	r3, r3, #2
 800505e:	3302      	adds	r3, #2
 8005060:	69ba      	ldr	r2, [r7, #24]
 8005062:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005066:	4b3b      	ldr	r3, [pc, #236]	; (8005154 <HAL_GPIO_Init+0x334>)
 8005068:	689b      	ldr	r3, [r3, #8]
 800506a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800506c:	693b      	ldr	r3, [r7, #16]
 800506e:	43db      	mvns	r3, r3
 8005070:	69ba      	ldr	r2, [r7, #24]
 8005072:	4013      	ands	r3, r2
 8005074:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005076:	683b      	ldr	r3, [r7, #0]
 8005078:	685b      	ldr	r3, [r3, #4]
 800507a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800507e:	2b00      	cmp	r3, #0
 8005080:	d003      	beq.n	800508a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8005082:	69ba      	ldr	r2, [r7, #24]
 8005084:	693b      	ldr	r3, [r7, #16]
 8005086:	4313      	orrs	r3, r2
 8005088:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800508a:	4a32      	ldr	r2, [pc, #200]	; (8005154 <HAL_GPIO_Init+0x334>)
 800508c:	69bb      	ldr	r3, [r7, #24]
 800508e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005090:	4b30      	ldr	r3, [pc, #192]	; (8005154 <HAL_GPIO_Init+0x334>)
 8005092:	68db      	ldr	r3, [r3, #12]
 8005094:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005096:	693b      	ldr	r3, [r7, #16]
 8005098:	43db      	mvns	r3, r3
 800509a:	69ba      	ldr	r2, [r7, #24]
 800509c:	4013      	ands	r3, r2
 800509e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80050a0:	683b      	ldr	r3, [r7, #0]
 80050a2:	685b      	ldr	r3, [r3, #4]
 80050a4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d003      	beq.n	80050b4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80050ac:	69ba      	ldr	r2, [r7, #24]
 80050ae:	693b      	ldr	r3, [r7, #16]
 80050b0:	4313      	orrs	r3, r2
 80050b2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80050b4:	4a27      	ldr	r2, [pc, #156]	; (8005154 <HAL_GPIO_Init+0x334>)
 80050b6:	69bb      	ldr	r3, [r7, #24]
 80050b8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80050ba:	4b26      	ldr	r3, [pc, #152]	; (8005154 <HAL_GPIO_Init+0x334>)
 80050bc:	685b      	ldr	r3, [r3, #4]
 80050be:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80050c0:	693b      	ldr	r3, [r7, #16]
 80050c2:	43db      	mvns	r3, r3
 80050c4:	69ba      	ldr	r2, [r7, #24]
 80050c6:	4013      	ands	r3, r2
 80050c8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80050ca:	683b      	ldr	r3, [r7, #0]
 80050cc:	685b      	ldr	r3, [r3, #4]
 80050ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d003      	beq.n	80050de <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80050d6:	69ba      	ldr	r2, [r7, #24]
 80050d8:	693b      	ldr	r3, [r7, #16]
 80050da:	4313      	orrs	r3, r2
 80050dc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80050de:	4a1d      	ldr	r2, [pc, #116]	; (8005154 <HAL_GPIO_Init+0x334>)
 80050e0:	69bb      	ldr	r3, [r7, #24]
 80050e2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80050e4:	4b1b      	ldr	r3, [pc, #108]	; (8005154 <HAL_GPIO_Init+0x334>)
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80050ea:	693b      	ldr	r3, [r7, #16]
 80050ec:	43db      	mvns	r3, r3
 80050ee:	69ba      	ldr	r2, [r7, #24]
 80050f0:	4013      	ands	r3, r2
 80050f2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80050f4:	683b      	ldr	r3, [r7, #0]
 80050f6:	685b      	ldr	r3, [r3, #4]
 80050f8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d003      	beq.n	8005108 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8005100:	69ba      	ldr	r2, [r7, #24]
 8005102:	693b      	ldr	r3, [r7, #16]
 8005104:	4313      	orrs	r3, r2
 8005106:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005108:	4a12      	ldr	r2, [pc, #72]	; (8005154 <HAL_GPIO_Init+0x334>)
 800510a:	69bb      	ldr	r3, [r7, #24]
 800510c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800510e:	69fb      	ldr	r3, [r7, #28]
 8005110:	3301      	adds	r3, #1
 8005112:	61fb      	str	r3, [r7, #28]
 8005114:	69fb      	ldr	r3, [r7, #28]
 8005116:	2b0f      	cmp	r3, #15
 8005118:	f67f ae90 	bls.w	8004e3c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800511c:	bf00      	nop
 800511e:	bf00      	nop
 8005120:	3724      	adds	r7, #36	; 0x24
 8005122:	46bd      	mov	sp, r7
 8005124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005128:	4770      	bx	lr
 800512a:	bf00      	nop
 800512c:	40023800 	.word	0x40023800
 8005130:	40013800 	.word	0x40013800
 8005134:	40020000 	.word	0x40020000
 8005138:	40020400 	.word	0x40020400
 800513c:	40020800 	.word	0x40020800
 8005140:	40020c00 	.word	0x40020c00
 8005144:	40021000 	.word	0x40021000
 8005148:	40021400 	.word	0x40021400
 800514c:	40021800 	.word	0x40021800
 8005150:	40021c00 	.word	0x40021c00
 8005154:	40013c00 	.word	0x40013c00

08005158 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005158:	b480      	push	{r7}
 800515a:	b085      	sub	sp, #20
 800515c:	af00      	add	r7, sp, #0
 800515e:	6078      	str	r0, [r7, #4]
 8005160:	460b      	mov	r3, r1
 8005162:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	691a      	ldr	r2, [r3, #16]
 8005168:	887b      	ldrh	r3, [r7, #2]
 800516a:	4013      	ands	r3, r2
 800516c:	2b00      	cmp	r3, #0
 800516e:	d002      	beq.n	8005176 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005170:	2301      	movs	r3, #1
 8005172:	73fb      	strb	r3, [r7, #15]
 8005174:	e001      	b.n	800517a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005176:	2300      	movs	r3, #0
 8005178:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800517a:	7bfb      	ldrb	r3, [r7, #15]
}
 800517c:	4618      	mov	r0, r3
 800517e:	3714      	adds	r7, #20
 8005180:	46bd      	mov	sp, r7
 8005182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005186:	4770      	bx	lr

08005188 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005188:	b480      	push	{r7}
 800518a:	b083      	sub	sp, #12
 800518c:	af00      	add	r7, sp, #0
 800518e:	6078      	str	r0, [r7, #4]
 8005190:	460b      	mov	r3, r1
 8005192:	807b      	strh	r3, [r7, #2]
 8005194:	4613      	mov	r3, r2
 8005196:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005198:	787b      	ldrb	r3, [r7, #1]
 800519a:	2b00      	cmp	r3, #0
 800519c:	d003      	beq.n	80051a6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800519e:	887a      	ldrh	r2, [r7, #2]
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80051a4:	e003      	b.n	80051ae <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80051a6:	887b      	ldrh	r3, [r7, #2]
 80051a8:	041a      	lsls	r2, r3, #16
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	619a      	str	r2, [r3, #24]
}
 80051ae:	bf00      	nop
 80051b0:	370c      	adds	r7, #12
 80051b2:	46bd      	mov	sp, r7
 80051b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b8:	4770      	bx	lr

080051ba <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80051ba:	b480      	push	{r7}
 80051bc:	b085      	sub	sp, #20
 80051be:	af00      	add	r7, sp, #0
 80051c0:	6078      	str	r0, [r7, #4]
 80051c2:	460b      	mov	r3, r1
 80051c4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	695b      	ldr	r3, [r3, #20]
 80051ca:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80051cc:	887a      	ldrh	r2, [r7, #2]
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	4013      	ands	r3, r2
 80051d2:	041a      	lsls	r2, r3, #16
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	43d9      	mvns	r1, r3
 80051d8:	887b      	ldrh	r3, [r7, #2]
 80051da:	400b      	ands	r3, r1
 80051dc:	431a      	orrs	r2, r3
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	619a      	str	r2, [r3, #24]
}
 80051e2:	bf00      	nop
 80051e4:	3714      	adds	r7, #20
 80051e6:	46bd      	mov	sp, r7
 80051e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ec:	4770      	bx	lr
	...

080051f0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80051f0:	b580      	push	{r7, lr}
 80051f2:	b082      	sub	sp, #8
 80051f4:	af00      	add	r7, sp, #0
 80051f6:	4603      	mov	r3, r0
 80051f8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80051fa:	4b08      	ldr	r3, [pc, #32]	; (800521c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80051fc:	695a      	ldr	r2, [r3, #20]
 80051fe:	88fb      	ldrh	r3, [r7, #6]
 8005200:	4013      	ands	r3, r2
 8005202:	2b00      	cmp	r3, #0
 8005204:	d006      	beq.n	8005214 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005206:	4a05      	ldr	r2, [pc, #20]	; (800521c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005208:	88fb      	ldrh	r3, [r7, #6]
 800520a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800520c:	88fb      	ldrh	r3, [r7, #6]
 800520e:	4618      	mov	r0, r3
 8005210:	f000 f806 	bl	8005220 <HAL_GPIO_EXTI_Callback>
  }
}
 8005214:	bf00      	nop
 8005216:	3708      	adds	r7, #8
 8005218:	46bd      	mov	sp, r7
 800521a:	bd80      	pop	{r7, pc}
 800521c:	40013c00 	.word	0x40013c00

08005220 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8005220:	b480      	push	{r7}
 8005222:	b083      	sub	sp, #12
 8005224:	af00      	add	r7, sp, #0
 8005226:	4603      	mov	r3, r0
 8005228:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800522a:	bf00      	nop
 800522c:	370c      	adds	r7, #12
 800522e:	46bd      	mov	sp, r7
 8005230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005234:	4770      	bx	lr
	...

08005238 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005238:	b580      	push	{r7, lr}
 800523a:	b084      	sub	sp, #16
 800523c:	af00      	add	r7, sp, #0
 800523e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	2b00      	cmp	r3, #0
 8005244:	d101      	bne.n	800524a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005246:	2301      	movs	r3, #1
 8005248:	e12b      	b.n	80054a2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005250:	b2db      	uxtb	r3, r3
 8005252:	2b00      	cmp	r3, #0
 8005254:	d106      	bne.n	8005264 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	2200      	movs	r2, #0
 800525a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800525e:	6878      	ldr	r0, [r7, #4]
 8005260:	f7fc fac2 	bl	80017e8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	2224      	movs	r2, #36	; 0x24
 8005268:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	681a      	ldr	r2, [r3, #0]
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	f022 0201 	bic.w	r2, r2, #1
 800527a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	681a      	ldr	r2, [r3, #0]
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800528a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	681a      	ldr	r2, [r3, #0]
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800529a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800529c:	f001 f8da 	bl	8006454 <HAL_RCC_GetPCLK1Freq>
 80052a0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	685b      	ldr	r3, [r3, #4]
 80052a6:	4a81      	ldr	r2, [pc, #516]	; (80054ac <HAL_I2C_Init+0x274>)
 80052a8:	4293      	cmp	r3, r2
 80052aa:	d807      	bhi.n	80052bc <HAL_I2C_Init+0x84>
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	4a80      	ldr	r2, [pc, #512]	; (80054b0 <HAL_I2C_Init+0x278>)
 80052b0:	4293      	cmp	r3, r2
 80052b2:	bf94      	ite	ls
 80052b4:	2301      	movls	r3, #1
 80052b6:	2300      	movhi	r3, #0
 80052b8:	b2db      	uxtb	r3, r3
 80052ba:	e006      	b.n	80052ca <HAL_I2C_Init+0x92>
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	4a7d      	ldr	r2, [pc, #500]	; (80054b4 <HAL_I2C_Init+0x27c>)
 80052c0:	4293      	cmp	r3, r2
 80052c2:	bf94      	ite	ls
 80052c4:	2301      	movls	r3, #1
 80052c6:	2300      	movhi	r3, #0
 80052c8:	b2db      	uxtb	r3, r3
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d001      	beq.n	80052d2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80052ce:	2301      	movs	r3, #1
 80052d0:	e0e7      	b.n	80054a2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	4a78      	ldr	r2, [pc, #480]	; (80054b8 <HAL_I2C_Init+0x280>)
 80052d6:	fba2 2303 	umull	r2, r3, r2, r3
 80052da:	0c9b      	lsrs	r3, r3, #18
 80052dc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	685b      	ldr	r3, [r3, #4]
 80052e4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	68ba      	ldr	r2, [r7, #8]
 80052ee:	430a      	orrs	r2, r1
 80052f0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	6a1b      	ldr	r3, [r3, #32]
 80052f8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	685b      	ldr	r3, [r3, #4]
 8005300:	4a6a      	ldr	r2, [pc, #424]	; (80054ac <HAL_I2C_Init+0x274>)
 8005302:	4293      	cmp	r3, r2
 8005304:	d802      	bhi.n	800530c <HAL_I2C_Init+0xd4>
 8005306:	68bb      	ldr	r3, [r7, #8]
 8005308:	3301      	adds	r3, #1
 800530a:	e009      	b.n	8005320 <HAL_I2C_Init+0xe8>
 800530c:	68bb      	ldr	r3, [r7, #8]
 800530e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8005312:	fb02 f303 	mul.w	r3, r2, r3
 8005316:	4a69      	ldr	r2, [pc, #420]	; (80054bc <HAL_I2C_Init+0x284>)
 8005318:	fba2 2303 	umull	r2, r3, r2, r3
 800531c:	099b      	lsrs	r3, r3, #6
 800531e:	3301      	adds	r3, #1
 8005320:	687a      	ldr	r2, [r7, #4]
 8005322:	6812      	ldr	r2, [r2, #0]
 8005324:	430b      	orrs	r3, r1
 8005326:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	69db      	ldr	r3, [r3, #28]
 800532e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8005332:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	685b      	ldr	r3, [r3, #4]
 800533a:	495c      	ldr	r1, [pc, #368]	; (80054ac <HAL_I2C_Init+0x274>)
 800533c:	428b      	cmp	r3, r1
 800533e:	d819      	bhi.n	8005374 <HAL_I2C_Init+0x13c>
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	1e59      	subs	r1, r3, #1
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	685b      	ldr	r3, [r3, #4]
 8005348:	005b      	lsls	r3, r3, #1
 800534a:	fbb1 f3f3 	udiv	r3, r1, r3
 800534e:	1c59      	adds	r1, r3, #1
 8005350:	f640 73fc 	movw	r3, #4092	; 0xffc
 8005354:	400b      	ands	r3, r1
 8005356:	2b00      	cmp	r3, #0
 8005358:	d00a      	beq.n	8005370 <HAL_I2C_Init+0x138>
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	1e59      	subs	r1, r3, #1
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	685b      	ldr	r3, [r3, #4]
 8005362:	005b      	lsls	r3, r3, #1
 8005364:	fbb1 f3f3 	udiv	r3, r1, r3
 8005368:	3301      	adds	r3, #1
 800536a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800536e:	e051      	b.n	8005414 <HAL_I2C_Init+0x1dc>
 8005370:	2304      	movs	r3, #4
 8005372:	e04f      	b.n	8005414 <HAL_I2C_Init+0x1dc>
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	689b      	ldr	r3, [r3, #8]
 8005378:	2b00      	cmp	r3, #0
 800537a:	d111      	bne.n	80053a0 <HAL_I2C_Init+0x168>
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	1e58      	subs	r0, r3, #1
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	6859      	ldr	r1, [r3, #4]
 8005384:	460b      	mov	r3, r1
 8005386:	005b      	lsls	r3, r3, #1
 8005388:	440b      	add	r3, r1
 800538a:	fbb0 f3f3 	udiv	r3, r0, r3
 800538e:	3301      	adds	r3, #1
 8005390:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005394:	2b00      	cmp	r3, #0
 8005396:	bf0c      	ite	eq
 8005398:	2301      	moveq	r3, #1
 800539a:	2300      	movne	r3, #0
 800539c:	b2db      	uxtb	r3, r3
 800539e:	e012      	b.n	80053c6 <HAL_I2C_Init+0x18e>
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	1e58      	subs	r0, r3, #1
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	6859      	ldr	r1, [r3, #4]
 80053a8:	460b      	mov	r3, r1
 80053aa:	009b      	lsls	r3, r3, #2
 80053ac:	440b      	add	r3, r1
 80053ae:	0099      	lsls	r1, r3, #2
 80053b0:	440b      	add	r3, r1
 80053b2:	fbb0 f3f3 	udiv	r3, r0, r3
 80053b6:	3301      	adds	r3, #1
 80053b8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80053bc:	2b00      	cmp	r3, #0
 80053be:	bf0c      	ite	eq
 80053c0:	2301      	moveq	r3, #1
 80053c2:	2300      	movne	r3, #0
 80053c4:	b2db      	uxtb	r3, r3
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d001      	beq.n	80053ce <HAL_I2C_Init+0x196>
 80053ca:	2301      	movs	r3, #1
 80053cc:	e022      	b.n	8005414 <HAL_I2C_Init+0x1dc>
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	689b      	ldr	r3, [r3, #8]
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d10e      	bne.n	80053f4 <HAL_I2C_Init+0x1bc>
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	1e58      	subs	r0, r3, #1
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	6859      	ldr	r1, [r3, #4]
 80053de:	460b      	mov	r3, r1
 80053e0:	005b      	lsls	r3, r3, #1
 80053e2:	440b      	add	r3, r1
 80053e4:	fbb0 f3f3 	udiv	r3, r0, r3
 80053e8:	3301      	adds	r3, #1
 80053ea:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80053ee:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80053f2:	e00f      	b.n	8005414 <HAL_I2C_Init+0x1dc>
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	1e58      	subs	r0, r3, #1
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	6859      	ldr	r1, [r3, #4]
 80053fc:	460b      	mov	r3, r1
 80053fe:	009b      	lsls	r3, r3, #2
 8005400:	440b      	add	r3, r1
 8005402:	0099      	lsls	r1, r3, #2
 8005404:	440b      	add	r3, r1
 8005406:	fbb0 f3f3 	udiv	r3, r0, r3
 800540a:	3301      	adds	r3, #1
 800540c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005410:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005414:	6879      	ldr	r1, [r7, #4]
 8005416:	6809      	ldr	r1, [r1, #0]
 8005418:	4313      	orrs	r3, r2
 800541a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	69da      	ldr	r2, [r3, #28]
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	6a1b      	ldr	r3, [r3, #32]
 800542e:	431a      	orrs	r2, r3
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	430a      	orrs	r2, r1
 8005436:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	689b      	ldr	r3, [r3, #8]
 800543e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8005442:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8005446:	687a      	ldr	r2, [r7, #4]
 8005448:	6911      	ldr	r1, [r2, #16]
 800544a:	687a      	ldr	r2, [r7, #4]
 800544c:	68d2      	ldr	r2, [r2, #12]
 800544e:	4311      	orrs	r1, r2
 8005450:	687a      	ldr	r2, [r7, #4]
 8005452:	6812      	ldr	r2, [r2, #0]
 8005454:	430b      	orrs	r3, r1
 8005456:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	68db      	ldr	r3, [r3, #12]
 800545e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	695a      	ldr	r2, [r3, #20]
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	699b      	ldr	r3, [r3, #24]
 800546a:	431a      	orrs	r2, r3
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	430a      	orrs	r2, r1
 8005472:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	681a      	ldr	r2, [r3, #0]
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	f042 0201 	orr.w	r2, r2, #1
 8005482:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	2200      	movs	r2, #0
 8005488:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	2220      	movs	r2, #32
 800548e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	2200      	movs	r2, #0
 8005496:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	2200      	movs	r2, #0
 800549c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80054a0:	2300      	movs	r3, #0
}
 80054a2:	4618      	mov	r0, r3
 80054a4:	3710      	adds	r7, #16
 80054a6:	46bd      	mov	sp, r7
 80054a8:	bd80      	pop	{r7, pc}
 80054aa:	bf00      	nop
 80054ac:	000186a0 	.word	0x000186a0
 80054b0:	001e847f 	.word	0x001e847f
 80054b4:	003d08ff 	.word	0x003d08ff
 80054b8:	431bde83 	.word	0x431bde83
 80054bc:	10624dd3 	.word	0x10624dd3

080054c0 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80054c0:	b580      	push	{r7, lr}
 80054c2:	b088      	sub	sp, #32
 80054c4:	af02      	add	r7, sp, #8
 80054c6:	60f8      	str	r0, [r7, #12]
 80054c8:	607a      	str	r2, [r7, #4]
 80054ca:	461a      	mov	r2, r3
 80054cc:	460b      	mov	r3, r1
 80054ce:	817b      	strh	r3, [r7, #10]
 80054d0:	4613      	mov	r3, r2
 80054d2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80054d4:	f7fe fcb0 	bl	8003e38 <HAL_GetTick>
 80054d8:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80054e0:	b2db      	uxtb	r3, r3
 80054e2:	2b20      	cmp	r3, #32
 80054e4:	f040 80e0 	bne.w	80056a8 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80054e8:	697b      	ldr	r3, [r7, #20]
 80054ea:	9300      	str	r3, [sp, #0]
 80054ec:	2319      	movs	r3, #25
 80054ee:	2201      	movs	r2, #1
 80054f0:	4970      	ldr	r1, [pc, #448]	; (80056b4 <HAL_I2C_Master_Transmit+0x1f4>)
 80054f2:	68f8      	ldr	r0, [r7, #12]
 80054f4:	f000 f964 	bl	80057c0 <I2C_WaitOnFlagUntilTimeout>
 80054f8:	4603      	mov	r3, r0
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d001      	beq.n	8005502 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80054fe:	2302      	movs	r3, #2
 8005500:	e0d3      	b.n	80056aa <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005508:	2b01      	cmp	r3, #1
 800550a:	d101      	bne.n	8005510 <HAL_I2C_Master_Transmit+0x50>
 800550c:	2302      	movs	r3, #2
 800550e:	e0cc      	b.n	80056aa <HAL_I2C_Master_Transmit+0x1ea>
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	2201      	movs	r2, #1
 8005514:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	f003 0301 	and.w	r3, r3, #1
 8005522:	2b01      	cmp	r3, #1
 8005524:	d007      	beq.n	8005536 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	681a      	ldr	r2, [r3, #0]
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	f042 0201 	orr.w	r2, r2, #1
 8005534:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	681a      	ldr	r2, [r3, #0]
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005544:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	2221      	movs	r2, #33	; 0x21
 800554a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	2210      	movs	r2, #16
 8005552:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	2200      	movs	r2, #0
 800555a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	687a      	ldr	r2, [r7, #4]
 8005560:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	893a      	ldrh	r2, [r7, #8]
 8005566:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800556c:	b29a      	uxth	r2, r3
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	4a50      	ldr	r2, [pc, #320]	; (80056b8 <HAL_I2C_Master_Transmit+0x1f8>)
 8005576:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8005578:	8979      	ldrh	r1, [r7, #10]
 800557a:	697b      	ldr	r3, [r7, #20]
 800557c:	6a3a      	ldr	r2, [r7, #32]
 800557e:	68f8      	ldr	r0, [r7, #12]
 8005580:	f000 f89c 	bl	80056bc <I2C_MasterRequestWrite>
 8005584:	4603      	mov	r3, r0
 8005586:	2b00      	cmp	r3, #0
 8005588:	d001      	beq.n	800558e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800558a:	2301      	movs	r3, #1
 800558c:	e08d      	b.n	80056aa <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800558e:	2300      	movs	r3, #0
 8005590:	613b      	str	r3, [r7, #16]
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	695b      	ldr	r3, [r3, #20]
 8005598:	613b      	str	r3, [r7, #16]
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	699b      	ldr	r3, [r3, #24]
 80055a0:	613b      	str	r3, [r7, #16]
 80055a2:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80055a4:	e066      	b.n	8005674 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80055a6:	697a      	ldr	r2, [r7, #20]
 80055a8:	6a39      	ldr	r1, [r7, #32]
 80055aa:	68f8      	ldr	r0, [r7, #12]
 80055ac:	f000 fa22 	bl	80059f4 <I2C_WaitOnTXEFlagUntilTimeout>
 80055b0:	4603      	mov	r3, r0
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d00d      	beq.n	80055d2 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055ba:	2b04      	cmp	r3, #4
 80055bc:	d107      	bne.n	80055ce <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	681a      	ldr	r2, [r3, #0]
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80055cc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80055ce:	2301      	movs	r3, #1
 80055d0:	e06b      	b.n	80056aa <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055d6:	781a      	ldrb	r2, [r3, #0]
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055e2:	1c5a      	adds	r2, r3, #1
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80055ec:	b29b      	uxth	r3, r3
 80055ee:	3b01      	subs	r3, #1
 80055f0:	b29a      	uxth	r2, r3
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80055fa:	3b01      	subs	r3, #1
 80055fc:	b29a      	uxth	r2, r3
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	695b      	ldr	r3, [r3, #20]
 8005608:	f003 0304 	and.w	r3, r3, #4
 800560c:	2b04      	cmp	r3, #4
 800560e:	d11b      	bne.n	8005648 <HAL_I2C_Master_Transmit+0x188>
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005614:	2b00      	cmp	r3, #0
 8005616:	d017      	beq.n	8005648 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800561c:	781a      	ldrb	r2, [r3, #0]
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005628:	1c5a      	adds	r2, r3, #1
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005632:	b29b      	uxth	r3, r3
 8005634:	3b01      	subs	r3, #1
 8005636:	b29a      	uxth	r2, r3
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005640:	3b01      	subs	r3, #1
 8005642:	b29a      	uxth	r2, r3
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005648:	697a      	ldr	r2, [r7, #20]
 800564a:	6a39      	ldr	r1, [r7, #32]
 800564c:	68f8      	ldr	r0, [r7, #12]
 800564e:	f000 fa19 	bl	8005a84 <I2C_WaitOnBTFFlagUntilTimeout>
 8005652:	4603      	mov	r3, r0
 8005654:	2b00      	cmp	r3, #0
 8005656:	d00d      	beq.n	8005674 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800565c:	2b04      	cmp	r3, #4
 800565e:	d107      	bne.n	8005670 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	681a      	ldr	r2, [r3, #0]
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800566e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005670:	2301      	movs	r3, #1
 8005672:	e01a      	b.n	80056aa <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005678:	2b00      	cmp	r3, #0
 800567a:	d194      	bne.n	80055a6 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	681a      	ldr	r2, [r3, #0]
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800568a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	2220      	movs	r2, #32
 8005690:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	2200      	movs	r2, #0
 8005698:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	2200      	movs	r2, #0
 80056a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80056a4:	2300      	movs	r3, #0
 80056a6:	e000      	b.n	80056aa <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80056a8:	2302      	movs	r3, #2
  }
}
 80056aa:	4618      	mov	r0, r3
 80056ac:	3718      	adds	r7, #24
 80056ae:	46bd      	mov	sp, r7
 80056b0:	bd80      	pop	{r7, pc}
 80056b2:	bf00      	nop
 80056b4:	00100002 	.word	0x00100002
 80056b8:	ffff0000 	.word	0xffff0000

080056bc <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80056bc:	b580      	push	{r7, lr}
 80056be:	b088      	sub	sp, #32
 80056c0:	af02      	add	r7, sp, #8
 80056c2:	60f8      	str	r0, [r7, #12]
 80056c4:	607a      	str	r2, [r7, #4]
 80056c6:	603b      	str	r3, [r7, #0]
 80056c8:	460b      	mov	r3, r1
 80056ca:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056d0:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80056d2:	697b      	ldr	r3, [r7, #20]
 80056d4:	2b08      	cmp	r3, #8
 80056d6:	d006      	beq.n	80056e6 <I2C_MasterRequestWrite+0x2a>
 80056d8:	697b      	ldr	r3, [r7, #20]
 80056da:	2b01      	cmp	r3, #1
 80056dc:	d003      	beq.n	80056e6 <I2C_MasterRequestWrite+0x2a>
 80056de:	697b      	ldr	r3, [r7, #20]
 80056e0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80056e4:	d108      	bne.n	80056f8 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	681a      	ldr	r2, [r3, #0]
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80056f4:	601a      	str	r2, [r3, #0]
 80056f6:	e00b      	b.n	8005710 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056fc:	2b12      	cmp	r3, #18
 80056fe:	d107      	bne.n	8005710 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	681a      	ldr	r2, [r3, #0]
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800570e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005710:	683b      	ldr	r3, [r7, #0]
 8005712:	9300      	str	r3, [sp, #0]
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	2200      	movs	r2, #0
 8005718:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800571c:	68f8      	ldr	r0, [r7, #12]
 800571e:	f000 f84f 	bl	80057c0 <I2C_WaitOnFlagUntilTimeout>
 8005722:	4603      	mov	r3, r0
 8005724:	2b00      	cmp	r3, #0
 8005726:	d00d      	beq.n	8005744 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005732:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005736:	d103      	bne.n	8005740 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800573e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005740:	2303      	movs	r3, #3
 8005742:	e035      	b.n	80057b0 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	691b      	ldr	r3, [r3, #16]
 8005748:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800574c:	d108      	bne.n	8005760 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800574e:	897b      	ldrh	r3, [r7, #10]
 8005750:	b2db      	uxtb	r3, r3
 8005752:	461a      	mov	r2, r3
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800575c:	611a      	str	r2, [r3, #16]
 800575e:	e01b      	b.n	8005798 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005760:	897b      	ldrh	r3, [r7, #10]
 8005762:	11db      	asrs	r3, r3, #7
 8005764:	b2db      	uxtb	r3, r3
 8005766:	f003 0306 	and.w	r3, r3, #6
 800576a:	b2db      	uxtb	r3, r3
 800576c:	f063 030f 	orn	r3, r3, #15
 8005770:	b2da      	uxtb	r2, r3
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005778:	683b      	ldr	r3, [r7, #0]
 800577a:	687a      	ldr	r2, [r7, #4]
 800577c:	490e      	ldr	r1, [pc, #56]	; (80057b8 <I2C_MasterRequestWrite+0xfc>)
 800577e:	68f8      	ldr	r0, [r7, #12]
 8005780:	f000 f898 	bl	80058b4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005784:	4603      	mov	r3, r0
 8005786:	2b00      	cmp	r3, #0
 8005788:	d001      	beq.n	800578e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800578a:	2301      	movs	r3, #1
 800578c:	e010      	b.n	80057b0 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800578e:	897b      	ldrh	r3, [r7, #10]
 8005790:	b2da      	uxtb	r2, r3
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005798:	683b      	ldr	r3, [r7, #0]
 800579a:	687a      	ldr	r2, [r7, #4]
 800579c:	4907      	ldr	r1, [pc, #28]	; (80057bc <I2C_MasterRequestWrite+0x100>)
 800579e:	68f8      	ldr	r0, [r7, #12]
 80057a0:	f000 f888 	bl	80058b4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80057a4:	4603      	mov	r3, r0
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d001      	beq.n	80057ae <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80057aa:	2301      	movs	r3, #1
 80057ac:	e000      	b.n	80057b0 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80057ae:	2300      	movs	r3, #0
}
 80057b0:	4618      	mov	r0, r3
 80057b2:	3718      	adds	r7, #24
 80057b4:	46bd      	mov	sp, r7
 80057b6:	bd80      	pop	{r7, pc}
 80057b8:	00010008 	.word	0x00010008
 80057bc:	00010002 	.word	0x00010002

080057c0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80057c0:	b580      	push	{r7, lr}
 80057c2:	b084      	sub	sp, #16
 80057c4:	af00      	add	r7, sp, #0
 80057c6:	60f8      	str	r0, [r7, #12]
 80057c8:	60b9      	str	r1, [r7, #8]
 80057ca:	603b      	str	r3, [r7, #0]
 80057cc:	4613      	mov	r3, r2
 80057ce:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80057d0:	e048      	b.n	8005864 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80057d2:	683b      	ldr	r3, [r7, #0]
 80057d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057d8:	d044      	beq.n	8005864 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80057da:	f7fe fb2d 	bl	8003e38 <HAL_GetTick>
 80057de:	4602      	mov	r2, r0
 80057e0:	69bb      	ldr	r3, [r7, #24]
 80057e2:	1ad3      	subs	r3, r2, r3
 80057e4:	683a      	ldr	r2, [r7, #0]
 80057e6:	429a      	cmp	r2, r3
 80057e8:	d302      	bcc.n	80057f0 <I2C_WaitOnFlagUntilTimeout+0x30>
 80057ea:	683b      	ldr	r3, [r7, #0]
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d139      	bne.n	8005864 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80057f0:	68bb      	ldr	r3, [r7, #8]
 80057f2:	0c1b      	lsrs	r3, r3, #16
 80057f4:	b2db      	uxtb	r3, r3
 80057f6:	2b01      	cmp	r3, #1
 80057f8:	d10d      	bne.n	8005816 <I2C_WaitOnFlagUntilTimeout+0x56>
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	695b      	ldr	r3, [r3, #20]
 8005800:	43da      	mvns	r2, r3
 8005802:	68bb      	ldr	r3, [r7, #8]
 8005804:	4013      	ands	r3, r2
 8005806:	b29b      	uxth	r3, r3
 8005808:	2b00      	cmp	r3, #0
 800580a:	bf0c      	ite	eq
 800580c:	2301      	moveq	r3, #1
 800580e:	2300      	movne	r3, #0
 8005810:	b2db      	uxtb	r3, r3
 8005812:	461a      	mov	r2, r3
 8005814:	e00c      	b.n	8005830 <I2C_WaitOnFlagUntilTimeout+0x70>
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	699b      	ldr	r3, [r3, #24]
 800581c:	43da      	mvns	r2, r3
 800581e:	68bb      	ldr	r3, [r7, #8]
 8005820:	4013      	ands	r3, r2
 8005822:	b29b      	uxth	r3, r3
 8005824:	2b00      	cmp	r3, #0
 8005826:	bf0c      	ite	eq
 8005828:	2301      	moveq	r3, #1
 800582a:	2300      	movne	r3, #0
 800582c:	b2db      	uxtb	r3, r3
 800582e:	461a      	mov	r2, r3
 8005830:	79fb      	ldrb	r3, [r7, #7]
 8005832:	429a      	cmp	r2, r3
 8005834:	d116      	bne.n	8005864 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	2200      	movs	r2, #0
 800583a:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	2220      	movs	r2, #32
 8005840:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	2200      	movs	r2, #0
 8005848:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005850:	f043 0220 	orr.w	r2, r3, #32
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	2200      	movs	r2, #0
 800585c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8005860:	2301      	movs	r3, #1
 8005862:	e023      	b.n	80058ac <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005864:	68bb      	ldr	r3, [r7, #8]
 8005866:	0c1b      	lsrs	r3, r3, #16
 8005868:	b2db      	uxtb	r3, r3
 800586a:	2b01      	cmp	r3, #1
 800586c:	d10d      	bne.n	800588a <I2C_WaitOnFlagUntilTimeout+0xca>
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	695b      	ldr	r3, [r3, #20]
 8005874:	43da      	mvns	r2, r3
 8005876:	68bb      	ldr	r3, [r7, #8]
 8005878:	4013      	ands	r3, r2
 800587a:	b29b      	uxth	r3, r3
 800587c:	2b00      	cmp	r3, #0
 800587e:	bf0c      	ite	eq
 8005880:	2301      	moveq	r3, #1
 8005882:	2300      	movne	r3, #0
 8005884:	b2db      	uxtb	r3, r3
 8005886:	461a      	mov	r2, r3
 8005888:	e00c      	b.n	80058a4 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	699b      	ldr	r3, [r3, #24]
 8005890:	43da      	mvns	r2, r3
 8005892:	68bb      	ldr	r3, [r7, #8]
 8005894:	4013      	ands	r3, r2
 8005896:	b29b      	uxth	r3, r3
 8005898:	2b00      	cmp	r3, #0
 800589a:	bf0c      	ite	eq
 800589c:	2301      	moveq	r3, #1
 800589e:	2300      	movne	r3, #0
 80058a0:	b2db      	uxtb	r3, r3
 80058a2:	461a      	mov	r2, r3
 80058a4:	79fb      	ldrb	r3, [r7, #7]
 80058a6:	429a      	cmp	r2, r3
 80058a8:	d093      	beq.n	80057d2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80058aa:	2300      	movs	r3, #0
}
 80058ac:	4618      	mov	r0, r3
 80058ae:	3710      	adds	r7, #16
 80058b0:	46bd      	mov	sp, r7
 80058b2:	bd80      	pop	{r7, pc}

080058b4 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80058b4:	b580      	push	{r7, lr}
 80058b6:	b084      	sub	sp, #16
 80058b8:	af00      	add	r7, sp, #0
 80058ba:	60f8      	str	r0, [r7, #12]
 80058bc:	60b9      	str	r1, [r7, #8]
 80058be:	607a      	str	r2, [r7, #4]
 80058c0:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80058c2:	e071      	b.n	80059a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	695b      	ldr	r3, [r3, #20]
 80058ca:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80058ce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80058d2:	d123      	bne.n	800591c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	681a      	ldr	r2, [r3, #0]
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80058e2:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80058ec:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	2200      	movs	r2, #0
 80058f2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	2220      	movs	r2, #32
 80058f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	2200      	movs	r2, #0
 8005900:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005908:	f043 0204 	orr.w	r2, r3, #4
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	2200      	movs	r2, #0
 8005914:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005918:	2301      	movs	r3, #1
 800591a:	e067      	b.n	80059ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005922:	d041      	beq.n	80059a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005924:	f7fe fa88 	bl	8003e38 <HAL_GetTick>
 8005928:	4602      	mov	r2, r0
 800592a:	683b      	ldr	r3, [r7, #0]
 800592c:	1ad3      	subs	r3, r2, r3
 800592e:	687a      	ldr	r2, [r7, #4]
 8005930:	429a      	cmp	r2, r3
 8005932:	d302      	bcc.n	800593a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	2b00      	cmp	r3, #0
 8005938:	d136      	bne.n	80059a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800593a:	68bb      	ldr	r3, [r7, #8]
 800593c:	0c1b      	lsrs	r3, r3, #16
 800593e:	b2db      	uxtb	r3, r3
 8005940:	2b01      	cmp	r3, #1
 8005942:	d10c      	bne.n	800595e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	695b      	ldr	r3, [r3, #20]
 800594a:	43da      	mvns	r2, r3
 800594c:	68bb      	ldr	r3, [r7, #8]
 800594e:	4013      	ands	r3, r2
 8005950:	b29b      	uxth	r3, r3
 8005952:	2b00      	cmp	r3, #0
 8005954:	bf14      	ite	ne
 8005956:	2301      	movne	r3, #1
 8005958:	2300      	moveq	r3, #0
 800595a:	b2db      	uxtb	r3, r3
 800595c:	e00b      	b.n	8005976 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	699b      	ldr	r3, [r3, #24]
 8005964:	43da      	mvns	r2, r3
 8005966:	68bb      	ldr	r3, [r7, #8]
 8005968:	4013      	ands	r3, r2
 800596a:	b29b      	uxth	r3, r3
 800596c:	2b00      	cmp	r3, #0
 800596e:	bf14      	ite	ne
 8005970:	2301      	movne	r3, #1
 8005972:	2300      	moveq	r3, #0
 8005974:	b2db      	uxtb	r3, r3
 8005976:	2b00      	cmp	r3, #0
 8005978:	d016      	beq.n	80059a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	2200      	movs	r2, #0
 800597e:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	2220      	movs	r2, #32
 8005984:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	2200      	movs	r2, #0
 800598c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005994:	f043 0220 	orr.w	r2, r3, #32
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	2200      	movs	r2, #0
 80059a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80059a4:	2301      	movs	r3, #1
 80059a6:	e021      	b.n	80059ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80059a8:	68bb      	ldr	r3, [r7, #8]
 80059aa:	0c1b      	lsrs	r3, r3, #16
 80059ac:	b2db      	uxtb	r3, r3
 80059ae:	2b01      	cmp	r3, #1
 80059b0:	d10c      	bne.n	80059cc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	695b      	ldr	r3, [r3, #20]
 80059b8:	43da      	mvns	r2, r3
 80059ba:	68bb      	ldr	r3, [r7, #8]
 80059bc:	4013      	ands	r3, r2
 80059be:	b29b      	uxth	r3, r3
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	bf14      	ite	ne
 80059c4:	2301      	movne	r3, #1
 80059c6:	2300      	moveq	r3, #0
 80059c8:	b2db      	uxtb	r3, r3
 80059ca:	e00b      	b.n	80059e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	699b      	ldr	r3, [r3, #24]
 80059d2:	43da      	mvns	r2, r3
 80059d4:	68bb      	ldr	r3, [r7, #8]
 80059d6:	4013      	ands	r3, r2
 80059d8:	b29b      	uxth	r3, r3
 80059da:	2b00      	cmp	r3, #0
 80059dc:	bf14      	ite	ne
 80059de:	2301      	movne	r3, #1
 80059e0:	2300      	moveq	r3, #0
 80059e2:	b2db      	uxtb	r3, r3
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	f47f af6d 	bne.w	80058c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80059ea:	2300      	movs	r3, #0
}
 80059ec:	4618      	mov	r0, r3
 80059ee:	3710      	adds	r7, #16
 80059f0:	46bd      	mov	sp, r7
 80059f2:	bd80      	pop	{r7, pc}

080059f4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80059f4:	b580      	push	{r7, lr}
 80059f6:	b084      	sub	sp, #16
 80059f8:	af00      	add	r7, sp, #0
 80059fa:	60f8      	str	r0, [r7, #12]
 80059fc:	60b9      	str	r1, [r7, #8]
 80059fe:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005a00:	e034      	b.n	8005a6c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005a02:	68f8      	ldr	r0, [r7, #12]
 8005a04:	f000 f886 	bl	8005b14 <I2C_IsAcknowledgeFailed>
 8005a08:	4603      	mov	r3, r0
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d001      	beq.n	8005a12 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005a0e:	2301      	movs	r3, #1
 8005a10:	e034      	b.n	8005a7c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005a12:	68bb      	ldr	r3, [r7, #8]
 8005a14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a18:	d028      	beq.n	8005a6c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005a1a:	f7fe fa0d 	bl	8003e38 <HAL_GetTick>
 8005a1e:	4602      	mov	r2, r0
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	1ad3      	subs	r3, r2, r3
 8005a24:	68ba      	ldr	r2, [r7, #8]
 8005a26:	429a      	cmp	r2, r3
 8005a28:	d302      	bcc.n	8005a30 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005a2a:	68bb      	ldr	r3, [r7, #8]
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d11d      	bne.n	8005a6c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	695b      	ldr	r3, [r3, #20]
 8005a36:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a3a:	2b80      	cmp	r3, #128	; 0x80
 8005a3c:	d016      	beq.n	8005a6c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	2200      	movs	r2, #0
 8005a42:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	2220      	movs	r2, #32
 8005a48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	2200      	movs	r2, #0
 8005a50:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a58:	f043 0220 	orr.w	r2, r3, #32
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	2200      	movs	r2, #0
 8005a64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8005a68:	2301      	movs	r3, #1
 8005a6a:	e007      	b.n	8005a7c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	695b      	ldr	r3, [r3, #20]
 8005a72:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a76:	2b80      	cmp	r3, #128	; 0x80
 8005a78:	d1c3      	bne.n	8005a02 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005a7a:	2300      	movs	r3, #0
}
 8005a7c:	4618      	mov	r0, r3
 8005a7e:	3710      	adds	r7, #16
 8005a80:	46bd      	mov	sp, r7
 8005a82:	bd80      	pop	{r7, pc}

08005a84 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005a84:	b580      	push	{r7, lr}
 8005a86:	b084      	sub	sp, #16
 8005a88:	af00      	add	r7, sp, #0
 8005a8a:	60f8      	str	r0, [r7, #12]
 8005a8c:	60b9      	str	r1, [r7, #8]
 8005a8e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005a90:	e034      	b.n	8005afc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005a92:	68f8      	ldr	r0, [r7, #12]
 8005a94:	f000 f83e 	bl	8005b14 <I2C_IsAcknowledgeFailed>
 8005a98:	4603      	mov	r3, r0
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d001      	beq.n	8005aa2 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005a9e:	2301      	movs	r3, #1
 8005aa0:	e034      	b.n	8005b0c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005aa2:	68bb      	ldr	r3, [r7, #8]
 8005aa4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005aa8:	d028      	beq.n	8005afc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005aaa:	f7fe f9c5 	bl	8003e38 <HAL_GetTick>
 8005aae:	4602      	mov	r2, r0
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	1ad3      	subs	r3, r2, r3
 8005ab4:	68ba      	ldr	r2, [r7, #8]
 8005ab6:	429a      	cmp	r2, r3
 8005ab8:	d302      	bcc.n	8005ac0 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005aba:	68bb      	ldr	r3, [r7, #8]
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d11d      	bne.n	8005afc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	695b      	ldr	r3, [r3, #20]
 8005ac6:	f003 0304 	and.w	r3, r3, #4
 8005aca:	2b04      	cmp	r3, #4
 8005acc:	d016      	beq.n	8005afc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	2200      	movs	r2, #0
 8005ad2:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	2220      	movs	r2, #32
 8005ad8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	2200      	movs	r2, #0
 8005ae0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ae8:	f043 0220 	orr.w	r2, r3, #32
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	2200      	movs	r2, #0
 8005af4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8005af8:	2301      	movs	r3, #1
 8005afa:	e007      	b.n	8005b0c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	695b      	ldr	r3, [r3, #20]
 8005b02:	f003 0304 	and.w	r3, r3, #4
 8005b06:	2b04      	cmp	r3, #4
 8005b08:	d1c3      	bne.n	8005a92 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005b0a:	2300      	movs	r3, #0
}
 8005b0c:	4618      	mov	r0, r3
 8005b0e:	3710      	adds	r7, #16
 8005b10:	46bd      	mov	sp, r7
 8005b12:	bd80      	pop	{r7, pc}

08005b14 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005b14:	b480      	push	{r7}
 8005b16:	b083      	sub	sp, #12
 8005b18:	af00      	add	r7, sp, #0
 8005b1a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	695b      	ldr	r3, [r3, #20]
 8005b22:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005b26:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005b2a:	d11b      	bne.n	8005b64 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005b34:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	2200      	movs	r2, #0
 8005b3a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	2220      	movs	r2, #32
 8005b40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	2200      	movs	r2, #0
 8005b48:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b50:	f043 0204 	orr.w	r2, r3, #4
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	2200      	movs	r2, #0
 8005b5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8005b60:	2301      	movs	r3, #1
 8005b62:	e000      	b.n	8005b66 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005b64:	2300      	movs	r3, #0
}
 8005b66:	4618      	mov	r0, r3
 8005b68:	370c      	adds	r7, #12
 8005b6a:	46bd      	mov	sp, r7
 8005b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b70:	4770      	bx	lr
	...

08005b74 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005b74:	b580      	push	{r7, lr}
 8005b76:	b086      	sub	sp, #24
 8005b78:	af00      	add	r7, sp, #0
 8005b7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d101      	bne.n	8005b86 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005b82:	2301      	movs	r3, #1
 8005b84:	e267      	b.n	8006056 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	f003 0301 	and.w	r3, r3, #1
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d075      	beq.n	8005c7e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005b92:	4b88      	ldr	r3, [pc, #544]	; (8005db4 <HAL_RCC_OscConfig+0x240>)
 8005b94:	689b      	ldr	r3, [r3, #8]
 8005b96:	f003 030c 	and.w	r3, r3, #12
 8005b9a:	2b04      	cmp	r3, #4
 8005b9c:	d00c      	beq.n	8005bb8 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005b9e:	4b85      	ldr	r3, [pc, #532]	; (8005db4 <HAL_RCC_OscConfig+0x240>)
 8005ba0:	689b      	ldr	r3, [r3, #8]
 8005ba2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005ba6:	2b08      	cmp	r3, #8
 8005ba8:	d112      	bne.n	8005bd0 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005baa:	4b82      	ldr	r3, [pc, #520]	; (8005db4 <HAL_RCC_OscConfig+0x240>)
 8005bac:	685b      	ldr	r3, [r3, #4]
 8005bae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005bb2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005bb6:	d10b      	bne.n	8005bd0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005bb8:	4b7e      	ldr	r3, [pc, #504]	; (8005db4 <HAL_RCC_OscConfig+0x240>)
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d05b      	beq.n	8005c7c <HAL_RCC_OscConfig+0x108>
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	685b      	ldr	r3, [r3, #4]
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d157      	bne.n	8005c7c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005bcc:	2301      	movs	r3, #1
 8005bce:	e242      	b.n	8006056 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	685b      	ldr	r3, [r3, #4]
 8005bd4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005bd8:	d106      	bne.n	8005be8 <HAL_RCC_OscConfig+0x74>
 8005bda:	4b76      	ldr	r3, [pc, #472]	; (8005db4 <HAL_RCC_OscConfig+0x240>)
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	4a75      	ldr	r2, [pc, #468]	; (8005db4 <HAL_RCC_OscConfig+0x240>)
 8005be0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005be4:	6013      	str	r3, [r2, #0]
 8005be6:	e01d      	b.n	8005c24 <HAL_RCC_OscConfig+0xb0>
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	685b      	ldr	r3, [r3, #4]
 8005bec:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005bf0:	d10c      	bne.n	8005c0c <HAL_RCC_OscConfig+0x98>
 8005bf2:	4b70      	ldr	r3, [pc, #448]	; (8005db4 <HAL_RCC_OscConfig+0x240>)
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	4a6f      	ldr	r2, [pc, #444]	; (8005db4 <HAL_RCC_OscConfig+0x240>)
 8005bf8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005bfc:	6013      	str	r3, [r2, #0]
 8005bfe:	4b6d      	ldr	r3, [pc, #436]	; (8005db4 <HAL_RCC_OscConfig+0x240>)
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	4a6c      	ldr	r2, [pc, #432]	; (8005db4 <HAL_RCC_OscConfig+0x240>)
 8005c04:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005c08:	6013      	str	r3, [r2, #0]
 8005c0a:	e00b      	b.n	8005c24 <HAL_RCC_OscConfig+0xb0>
 8005c0c:	4b69      	ldr	r3, [pc, #420]	; (8005db4 <HAL_RCC_OscConfig+0x240>)
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	4a68      	ldr	r2, [pc, #416]	; (8005db4 <HAL_RCC_OscConfig+0x240>)
 8005c12:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005c16:	6013      	str	r3, [r2, #0]
 8005c18:	4b66      	ldr	r3, [pc, #408]	; (8005db4 <HAL_RCC_OscConfig+0x240>)
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	4a65      	ldr	r2, [pc, #404]	; (8005db4 <HAL_RCC_OscConfig+0x240>)
 8005c1e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005c22:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	685b      	ldr	r3, [r3, #4]
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d013      	beq.n	8005c54 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c2c:	f7fe f904 	bl	8003e38 <HAL_GetTick>
 8005c30:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005c32:	e008      	b.n	8005c46 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005c34:	f7fe f900 	bl	8003e38 <HAL_GetTick>
 8005c38:	4602      	mov	r2, r0
 8005c3a:	693b      	ldr	r3, [r7, #16]
 8005c3c:	1ad3      	subs	r3, r2, r3
 8005c3e:	2b64      	cmp	r3, #100	; 0x64
 8005c40:	d901      	bls.n	8005c46 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005c42:	2303      	movs	r3, #3
 8005c44:	e207      	b.n	8006056 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005c46:	4b5b      	ldr	r3, [pc, #364]	; (8005db4 <HAL_RCC_OscConfig+0x240>)
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d0f0      	beq.n	8005c34 <HAL_RCC_OscConfig+0xc0>
 8005c52:	e014      	b.n	8005c7e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c54:	f7fe f8f0 	bl	8003e38 <HAL_GetTick>
 8005c58:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005c5a:	e008      	b.n	8005c6e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005c5c:	f7fe f8ec 	bl	8003e38 <HAL_GetTick>
 8005c60:	4602      	mov	r2, r0
 8005c62:	693b      	ldr	r3, [r7, #16]
 8005c64:	1ad3      	subs	r3, r2, r3
 8005c66:	2b64      	cmp	r3, #100	; 0x64
 8005c68:	d901      	bls.n	8005c6e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005c6a:	2303      	movs	r3, #3
 8005c6c:	e1f3      	b.n	8006056 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005c6e:	4b51      	ldr	r3, [pc, #324]	; (8005db4 <HAL_RCC_OscConfig+0x240>)
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d1f0      	bne.n	8005c5c <HAL_RCC_OscConfig+0xe8>
 8005c7a:	e000      	b.n	8005c7e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005c7c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	f003 0302 	and.w	r3, r3, #2
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d063      	beq.n	8005d52 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005c8a:	4b4a      	ldr	r3, [pc, #296]	; (8005db4 <HAL_RCC_OscConfig+0x240>)
 8005c8c:	689b      	ldr	r3, [r3, #8]
 8005c8e:	f003 030c 	and.w	r3, r3, #12
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d00b      	beq.n	8005cae <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005c96:	4b47      	ldr	r3, [pc, #284]	; (8005db4 <HAL_RCC_OscConfig+0x240>)
 8005c98:	689b      	ldr	r3, [r3, #8]
 8005c9a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005c9e:	2b08      	cmp	r3, #8
 8005ca0:	d11c      	bne.n	8005cdc <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005ca2:	4b44      	ldr	r3, [pc, #272]	; (8005db4 <HAL_RCC_OscConfig+0x240>)
 8005ca4:	685b      	ldr	r3, [r3, #4]
 8005ca6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d116      	bne.n	8005cdc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005cae:	4b41      	ldr	r3, [pc, #260]	; (8005db4 <HAL_RCC_OscConfig+0x240>)
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	f003 0302 	and.w	r3, r3, #2
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d005      	beq.n	8005cc6 <HAL_RCC_OscConfig+0x152>
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	68db      	ldr	r3, [r3, #12]
 8005cbe:	2b01      	cmp	r3, #1
 8005cc0:	d001      	beq.n	8005cc6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005cc2:	2301      	movs	r3, #1
 8005cc4:	e1c7      	b.n	8006056 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005cc6:	4b3b      	ldr	r3, [pc, #236]	; (8005db4 <HAL_RCC_OscConfig+0x240>)
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	691b      	ldr	r3, [r3, #16]
 8005cd2:	00db      	lsls	r3, r3, #3
 8005cd4:	4937      	ldr	r1, [pc, #220]	; (8005db4 <HAL_RCC_OscConfig+0x240>)
 8005cd6:	4313      	orrs	r3, r2
 8005cd8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005cda:	e03a      	b.n	8005d52 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	68db      	ldr	r3, [r3, #12]
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d020      	beq.n	8005d26 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005ce4:	4b34      	ldr	r3, [pc, #208]	; (8005db8 <HAL_RCC_OscConfig+0x244>)
 8005ce6:	2201      	movs	r2, #1
 8005ce8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005cea:	f7fe f8a5 	bl	8003e38 <HAL_GetTick>
 8005cee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005cf0:	e008      	b.n	8005d04 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005cf2:	f7fe f8a1 	bl	8003e38 <HAL_GetTick>
 8005cf6:	4602      	mov	r2, r0
 8005cf8:	693b      	ldr	r3, [r7, #16]
 8005cfa:	1ad3      	subs	r3, r2, r3
 8005cfc:	2b02      	cmp	r3, #2
 8005cfe:	d901      	bls.n	8005d04 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005d00:	2303      	movs	r3, #3
 8005d02:	e1a8      	b.n	8006056 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005d04:	4b2b      	ldr	r3, [pc, #172]	; (8005db4 <HAL_RCC_OscConfig+0x240>)
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	f003 0302 	and.w	r3, r3, #2
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d0f0      	beq.n	8005cf2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005d10:	4b28      	ldr	r3, [pc, #160]	; (8005db4 <HAL_RCC_OscConfig+0x240>)
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	691b      	ldr	r3, [r3, #16]
 8005d1c:	00db      	lsls	r3, r3, #3
 8005d1e:	4925      	ldr	r1, [pc, #148]	; (8005db4 <HAL_RCC_OscConfig+0x240>)
 8005d20:	4313      	orrs	r3, r2
 8005d22:	600b      	str	r3, [r1, #0]
 8005d24:	e015      	b.n	8005d52 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005d26:	4b24      	ldr	r3, [pc, #144]	; (8005db8 <HAL_RCC_OscConfig+0x244>)
 8005d28:	2200      	movs	r2, #0
 8005d2a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d2c:	f7fe f884 	bl	8003e38 <HAL_GetTick>
 8005d30:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005d32:	e008      	b.n	8005d46 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005d34:	f7fe f880 	bl	8003e38 <HAL_GetTick>
 8005d38:	4602      	mov	r2, r0
 8005d3a:	693b      	ldr	r3, [r7, #16]
 8005d3c:	1ad3      	subs	r3, r2, r3
 8005d3e:	2b02      	cmp	r3, #2
 8005d40:	d901      	bls.n	8005d46 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005d42:	2303      	movs	r3, #3
 8005d44:	e187      	b.n	8006056 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005d46:	4b1b      	ldr	r3, [pc, #108]	; (8005db4 <HAL_RCC_OscConfig+0x240>)
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	f003 0302 	and.w	r3, r3, #2
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d1f0      	bne.n	8005d34 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	f003 0308 	and.w	r3, r3, #8
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d036      	beq.n	8005dcc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	695b      	ldr	r3, [r3, #20]
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d016      	beq.n	8005d94 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005d66:	4b15      	ldr	r3, [pc, #84]	; (8005dbc <HAL_RCC_OscConfig+0x248>)
 8005d68:	2201      	movs	r2, #1
 8005d6a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005d6c:	f7fe f864 	bl	8003e38 <HAL_GetTick>
 8005d70:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005d72:	e008      	b.n	8005d86 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005d74:	f7fe f860 	bl	8003e38 <HAL_GetTick>
 8005d78:	4602      	mov	r2, r0
 8005d7a:	693b      	ldr	r3, [r7, #16]
 8005d7c:	1ad3      	subs	r3, r2, r3
 8005d7e:	2b02      	cmp	r3, #2
 8005d80:	d901      	bls.n	8005d86 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005d82:	2303      	movs	r3, #3
 8005d84:	e167      	b.n	8006056 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005d86:	4b0b      	ldr	r3, [pc, #44]	; (8005db4 <HAL_RCC_OscConfig+0x240>)
 8005d88:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005d8a:	f003 0302 	and.w	r3, r3, #2
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d0f0      	beq.n	8005d74 <HAL_RCC_OscConfig+0x200>
 8005d92:	e01b      	b.n	8005dcc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005d94:	4b09      	ldr	r3, [pc, #36]	; (8005dbc <HAL_RCC_OscConfig+0x248>)
 8005d96:	2200      	movs	r2, #0
 8005d98:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005d9a:	f7fe f84d 	bl	8003e38 <HAL_GetTick>
 8005d9e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005da0:	e00e      	b.n	8005dc0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005da2:	f7fe f849 	bl	8003e38 <HAL_GetTick>
 8005da6:	4602      	mov	r2, r0
 8005da8:	693b      	ldr	r3, [r7, #16]
 8005daa:	1ad3      	subs	r3, r2, r3
 8005dac:	2b02      	cmp	r3, #2
 8005dae:	d907      	bls.n	8005dc0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005db0:	2303      	movs	r3, #3
 8005db2:	e150      	b.n	8006056 <HAL_RCC_OscConfig+0x4e2>
 8005db4:	40023800 	.word	0x40023800
 8005db8:	42470000 	.word	0x42470000
 8005dbc:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005dc0:	4b88      	ldr	r3, [pc, #544]	; (8005fe4 <HAL_RCC_OscConfig+0x470>)
 8005dc2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005dc4:	f003 0302 	and.w	r3, r3, #2
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d1ea      	bne.n	8005da2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	f003 0304 	and.w	r3, r3, #4
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	f000 8097 	beq.w	8005f08 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005dda:	2300      	movs	r3, #0
 8005ddc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005dde:	4b81      	ldr	r3, [pc, #516]	; (8005fe4 <HAL_RCC_OscConfig+0x470>)
 8005de0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005de2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d10f      	bne.n	8005e0a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005dea:	2300      	movs	r3, #0
 8005dec:	60bb      	str	r3, [r7, #8]
 8005dee:	4b7d      	ldr	r3, [pc, #500]	; (8005fe4 <HAL_RCC_OscConfig+0x470>)
 8005df0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005df2:	4a7c      	ldr	r2, [pc, #496]	; (8005fe4 <HAL_RCC_OscConfig+0x470>)
 8005df4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005df8:	6413      	str	r3, [r2, #64]	; 0x40
 8005dfa:	4b7a      	ldr	r3, [pc, #488]	; (8005fe4 <HAL_RCC_OscConfig+0x470>)
 8005dfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005dfe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005e02:	60bb      	str	r3, [r7, #8]
 8005e04:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005e06:	2301      	movs	r3, #1
 8005e08:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005e0a:	4b77      	ldr	r3, [pc, #476]	; (8005fe8 <HAL_RCC_OscConfig+0x474>)
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d118      	bne.n	8005e48 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005e16:	4b74      	ldr	r3, [pc, #464]	; (8005fe8 <HAL_RCC_OscConfig+0x474>)
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	4a73      	ldr	r2, [pc, #460]	; (8005fe8 <HAL_RCC_OscConfig+0x474>)
 8005e1c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005e20:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005e22:	f7fe f809 	bl	8003e38 <HAL_GetTick>
 8005e26:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005e28:	e008      	b.n	8005e3c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005e2a:	f7fe f805 	bl	8003e38 <HAL_GetTick>
 8005e2e:	4602      	mov	r2, r0
 8005e30:	693b      	ldr	r3, [r7, #16]
 8005e32:	1ad3      	subs	r3, r2, r3
 8005e34:	2b02      	cmp	r3, #2
 8005e36:	d901      	bls.n	8005e3c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005e38:	2303      	movs	r3, #3
 8005e3a:	e10c      	b.n	8006056 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005e3c:	4b6a      	ldr	r3, [pc, #424]	; (8005fe8 <HAL_RCC_OscConfig+0x474>)
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d0f0      	beq.n	8005e2a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	689b      	ldr	r3, [r3, #8]
 8005e4c:	2b01      	cmp	r3, #1
 8005e4e:	d106      	bne.n	8005e5e <HAL_RCC_OscConfig+0x2ea>
 8005e50:	4b64      	ldr	r3, [pc, #400]	; (8005fe4 <HAL_RCC_OscConfig+0x470>)
 8005e52:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005e54:	4a63      	ldr	r2, [pc, #396]	; (8005fe4 <HAL_RCC_OscConfig+0x470>)
 8005e56:	f043 0301 	orr.w	r3, r3, #1
 8005e5a:	6713      	str	r3, [r2, #112]	; 0x70
 8005e5c:	e01c      	b.n	8005e98 <HAL_RCC_OscConfig+0x324>
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	689b      	ldr	r3, [r3, #8]
 8005e62:	2b05      	cmp	r3, #5
 8005e64:	d10c      	bne.n	8005e80 <HAL_RCC_OscConfig+0x30c>
 8005e66:	4b5f      	ldr	r3, [pc, #380]	; (8005fe4 <HAL_RCC_OscConfig+0x470>)
 8005e68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005e6a:	4a5e      	ldr	r2, [pc, #376]	; (8005fe4 <HAL_RCC_OscConfig+0x470>)
 8005e6c:	f043 0304 	orr.w	r3, r3, #4
 8005e70:	6713      	str	r3, [r2, #112]	; 0x70
 8005e72:	4b5c      	ldr	r3, [pc, #368]	; (8005fe4 <HAL_RCC_OscConfig+0x470>)
 8005e74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005e76:	4a5b      	ldr	r2, [pc, #364]	; (8005fe4 <HAL_RCC_OscConfig+0x470>)
 8005e78:	f043 0301 	orr.w	r3, r3, #1
 8005e7c:	6713      	str	r3, [r2, #112]	; 0x70
 8005e7e:	e00b      	b.n	8005e98 <HAL_RCC_OscConfig+0x324>
 8005e80:	4b58      	ldr	r3, [pc, #352]	; (8005fe4 <HAL_RCC_OscConfig+0x470>)
 8005e82:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005e84:	4a57      	ldr	r2, [pc, #348]	; (8005fe4 <HAL_RCC_OscConfig+0x470>)
 8005e86:	f023 0301 	bic.w	r3, r3, #1
 8005e8a:	6713      	str	r3, [r2, #112]	; 0x70
 8005e8c:	4b55      	ldr	r3, [pc, #340]	; (8005fe4 <HAL_RCC_OscConfig+0x470>)
 8005e8e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005e90:	4a54      	ldr	r2, [pc, #336]	; (8005fe4 <HAL_RCC_OscConfig+0x470>)
 8005e92:	f023 0304 	bic.w	r3, r3, #4
 8005e96:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	689b      	ldr	r3, [r3, #8]
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d015      	beq.n	8005ecc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005ea0:	f7fd ffca 	bl	8003e38 <HAL_GetTick>
 8005ea4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005ea6:	e00a      	b.n	8005ebe <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005ea8:	f7fd ffc6 	bl	8003e38 <HAL_GetTick>
 8005eac:	4602      	mov	r2, r0
 8005eae:	693b      	ldr	r3, [r7, #16]
 8005eb0:	1ad3      	subs	r3, r2, r3
 8005eb2:	f241 3288 	movw	r2, #5000	; 0x1388
 8005eb6:	4293      	cmp	r3, r2
 8005eb8:	d901      	bls.n	8005ebe <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005eba:	2303      	movs	r3, #3
 8005ebc:	e0cb      	b.n	8006056 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005ebe:	4b49      	ldr	r3, [pc, #292]	; (8005fe4 <HAL_RCC_OscConfig+0x470>)
 8005ec0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ec2:	f003 0302 	and.w	r3, r3, #2
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d0ee      	beq.n	8005ea8 <HAL_RCC_OscConfig+0x334>
 8005eca:	e014      	b.n	8005ef6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005ecc:	f7fd ffb4 	bl	8003e38 <HAL_GetTick>
 8005ed0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005ed2:	e00a      	b.n	8005eea <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005ed4:	f7fd ffb0 	bl	8003e38 <HAL_GetTick>
 8005ed8:	4602      	mov	r2, r0
 8005eda:	693b      	ldr	r3, [r7, #16]
 8005edc:	1ad3      	subs	r3, r2, r3
 8005ede:	f241 3288 	movw	r2, #5000	; 0x1388
 8005ee2:	4293      	cmp	r3, r2
 8005ee4:	d901      	bls.n	8005eea <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005ee6:	2303      	movs	r3, #3
 8005ee8:	e0b5      	b.n	8006056 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005eea:	4b3e      	ldr	r3, [pc, #248]	; (8005fe4 <HAL_RCC_OscConfig+0x470>)
 8005eec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005eee:	f003 0302 	and.w	r3, r3, #2
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d1ee      	bne.n	8005ed4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005ef6:	7dfb      	ldrb	r3, [r7, #23]
 8005ef8:	2b01      	cmp	r3, #1
 8005efa:	d105      	bne.n	8005f08 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005efc:	4b39      	ldr	r3, [pc, #228]	; (8005fe4 <HAL_RCC_OscConfig+0x470>)
 8005efe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f00:	4a38      	ldr	r2, [pc, #224]	; (8005fe4 <HAL_RCC_OscConfig+0x470>)
 8005f02:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005f06:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	699b      	ldr	r3, [r3, #24]
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	f000 80a1 	beq.w	8006054 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005f12:	4b34      	ldr	r3, [pc, #208]	; (8005fe4 <HAL_RCC_OscConfig+0x470>)
 8005f14:	689b      	ldr	r3, [r3, #8]
 8005f16:	f003 030c 	and.w	r3, r3, #12
 8005f1a:	2b08      	cmp	r3, #8
 8005f1c:	d05c      	beq.n	8005fd8 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	699b      	ldr	r3, [r3, #24]
 8005f22:	2b02      	cmp	r3, #2
 8005f24:	d141      	bne.n	8005faa <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005f26:	4b31      	ldr	r3, [pc, #196]	; (8005fec <HAL_RCC_OscConfig+0x478>)
 8005f28:	2200      	movs	r2, #0
 8005f2a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005f2c:	f7fd ff84 	bl	8003e38 <HAL_GetTick>
 8005f30:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005f32:	e008      	b.n	8005f46 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005f34:	f7fd ff80 	bl	8003e38 <HAL_GetTick>
 8005f38:	4602      	mov	r2, r0
 8005f3a:	693b      	ldr	r3, [r7, #16]
 8005f3c:	1ad3      	subs	r3, r2, r3
 8005f3e:	2b02      	cmp	r3, #2
 8005f40:	d901      	bls.n	8005f46 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005f42:	2303      	movs	r3, #3
 8005f44:	e087      	b.n	8006056 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005f46:	4b27      	ldr	r3, [pc, #156]	; (8005fe4 <HAL_RCC_OscConfig+0x470>)
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d1f0      	bne.n	8005f34 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	69da      	ldr	r2, [r3, #28]
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	6a1b      	ldr	r3, [r3, #32]
 8005f5a:	431a      	orrs	r2, r3
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f60:	019b      	lsls	r3, r3, #6
 8005f62:	431a      	orrs	r2, r3
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f68:	085b      	lsrs	r3, r3, #1
 8005f6a:	3b01      	subs	r3, #1
 8005f6c:	041b      	lsls	r3, r3, #16
 8005f6e:	431a      	orrs	r2, r3
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f74:	061b      	lsls	r3, r3, #24
 8005f76:	491b      	ldr	r1, [pc, #108]	; (8005fe4 <HAL_RCC_OscConfig+0x470>)
 8005f78:	4313      	orrs	r3, r2
 8005f7a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005f7c:	4b1b      	ldr	r3, [pc, #108]	; (8005fec <HAL_RCC_OscConfig+0x478>)
 8005f7e:	2201      	movs	r2, #1
 8005f80:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005f82:	f7fd ff59 	bl	8003e38 <HAL_GetTick>
 8005f86:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005f88:	e008      	b.n	8005f9c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005f8a:	f7fd ff55 	bl	8003e38 <HAL_GetTick>
 8005f8e:	4602      	mov	r2, r0
 8005f90:	693b      	ldr	r3, [r7, #16]
 8005f92:	1ad3      	subs	r3, r2, r3
 8005f94:	2b02      	cmp	r3, #2
 8005f96:	d901      	bls.n	8005f9c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005f98:	2303      	movs	r3, #3
 8005f9a:	e05c      	b.n	8006056 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005f9c:	4b11      	ldr	r3, [pc, #68]	; (8005fe4 <HAL_RCC_OscConfig+0x470>)
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d0f0      	beq.n	8005f8a <HAL_RCC_OscConfig+0x416>
 8005fa8:	e054      	b.n	8006054 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005faa:	4b10      	ldr	r3, [pc, #64]	; (8005fec <HAL_RCC_OscConfig+0x478>)
 8005fac:	2200      	movs	r2, #0
 8005fae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005fb0:	f7fd ff42 	bl	8003e38 <HAL_GetTick>
 8005fb4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005fb6:	e008      	b.n	8005fca <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005fb8:	f7fd ff3e 	bl	8003e38 <HAL_GetTick>
 8005fbc:	4602      	mov	r2, r0
 8005fbe:	693b      	ldr	r3, [r7, #16]
 8005fc0:	1ad3      	subs	r3, r2, r3
 8005fc2:	2b02      	cmp	r3, #2
 8005fc4:	d901      	bls.n	8005fca <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005fc6:	2303      	movs	r3, #3
 8005fc8:	e045      	b.n	8006056 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005fca:	4b06      	ldr	r3, [pc, #24]	; (8005fe4 <HAL_RCC_OscConfig+0x470>)
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d1f0      	bne.n	8005fb8 <HAL_RCC_OscConfig+0x444>
 8005fd6:	e03d      	b.n	8006054 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	699b      	ldr	r3, [r3, #24]
 8005fdc:	2b01      	cmp	r3, #1
 8005fde:	d107      	bne.n	8005ff0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005fe0:	2301      	movs	r3, #1
 8005fe2:	e038      	b.n	8006056 <HAL_RCC_OscConfig+0x4e2>
 8005fe4:	40023800 	.word	0x40023800
 8005fe8:	40007000 	.word	0x40007000
 8005fec:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005ff0:	4b1b      	ldr	r3, [pc, #108]	; (8006060 <HAL_RCC_OscConfig+0x4ec>)
 8005ff2:	685b      	ldr	r3, [r3, #4]
 8005ff4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	699b      	ldr	r3, [r3, #24]
 8005ffa:	2b01      	cmp	r3, #1
 8005ffc:	d028      	beq.n	8006050 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006008:	429a      	cmp	r2, r3
 800600a:	d121      	bne.n	8006050 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006016:	429a      	cmp	r2, r3
 8006018:	d11a      	bne.n	8006050 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800601a:	68fa      	ldr	r2, [r7, #12]
 800601c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8006020:	4013      	ands	r3, r2
 8006022:	687a      	ldr	r2, [r7, #4]
 8006024:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006026:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006028:	4293      	cmp	r3, r2
 800602a:	d111      	bne.n	8006050 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006036:	085b      	lsrs	r3, r3, #1
 8006038:	3b01      	subs	r3, #1
 800603a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800603c:	429a      	cmp	r2, r3
 800603e:	d107      	bne.n	8006050 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800604a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800604c:	429a      	cmp	r2, r3
 800604e:	d001      	beq.n	8006054 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8006050:	2301      	movs	r3, #1
 8006052:	e000      	b.n	8006056 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8006054:	2300      	movs	r3, #0
}
 8006056:	4618      	mov	r0, r3
 8006058:	3718      	adds	r7, #24
 800605a:	46bd      	mov	sp, r7
 800605c:	bd80      	pop	{r7, pc}
 800605e:	bf00      	nop
 8006060:	40023800 	.word	0x40023800

08006064 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006064:	b580      	push	{r7, lr}
 8006066:	b084      	sub	sp, #16
 8006068:	af00      	add	r7, sp, #0
 800606a:	6078      	str	r0, [r7, #4]
 800606c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	2b00      	cmp	r3, #0
 8006072:	d101      	bne.n	8006078 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006074:	2301      	movs	r3, #1
 8006076:	e0cc      	b.n	8006212 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006078:	4b68      	ldr	r3, [pc, #416]	; (800621c <HAL_RCC_ClockConfig+0x1b8>)
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	f003 0307 	and.w	r3, r3, #7
 8006080:	683a      	ldr	r2, [r7, #0]
 8006082:	429a      	cmp	r2, r3
 8006084:	d90c      	bls.n	80060a0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006086:	4b65      	ldr	r3, [pc, #404]	; (800621c <HAL_RCC_ClockConfig+0x1b8>)
 8006088:	683a      	ldr	r2, [r7, #0]
 800608a:	b2d2      	uxtb	r2, r2
 800608c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800608e:	4b63      	ldr	r3, [pc, #396]	; (800621c <HAL_RCC_ClockConfig+0x1b8>)
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	f003 0307 	and.w	r3, r3, #7
 8006096:	683a      	ldr	r2, [r7, #0]
 8006098:	429a      	cmp	r2, r3
 800609a:	d001      	beq.n	80060a0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800609c:	2301      	movs	r3, #1
 800609e:	e0b8      	b.n	8006212 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	f003 0302 	and.w	r3, r3, #2
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d020      	beq.n	80060ee <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	f003 0304 	and.w	r3, r3, #4
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d005      	beq.n	80060c4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80060b8:	4b59      	ldr	r3, [pc, #356]	; (8006220 <HAL_RCC_ClockConfig+0x1bc>)
 80060ba:	689b      	ldr	r3, [r3, #8]
 80060bc:	4a58      	ldr	r2, [pc, #352]	; (8006220 <HAL_RCC_ClockConfig+0x1bc>)
 80060be:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80060c2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	f003 0308 	and.w	r3, r3, #8
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d005      	beq.n	80060dc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80060d0:	4b53      	ldr	r3, [pc, #332]	; (8006220 <HAL_RCC_ClockConfig+0x1bc>)
 80060d2:	689b      	ldr	r3, [r3, #8]
 80060d4:	4a52      	ldr	r2, [pc, #328]	; (8006220 <HAL_RCC_ClockConfig+0x1bc>)
 80060d6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80060da:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80060dc:	4b50      	ldr	r3, [pc, #320]	; (8006220 <HAL_RCC_ClockConfig+0x1bc>)
 80060de:	689b      	ldr	r3, [r3, #8]
 80060e0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	689b      	ldr	r3, [r3, #8]
 80060e8:	494d      	ldr	r1, [pc, #308]	; (8006220 <HAL_RCC_ClockConfig+0x1bc>)
 80060ea:	4313      	orrs	r3, r2
 80060ec:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	f003 0301 	and.w	r3, r3, #1
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d044      	beq.n	8006184 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	685b      	ldr	r3, [r3, #4]
 80060fe:	2b01      	cmp	r3, #1
 8006100:	d107      	bne.n	8006112 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006102:	4b47      	ldr	r3, [pc, #284]	; (8006220 <HAL_RCC_ClockConfig+0x1bc>)
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800610a:	2b00      	cmp	r3, #0
 800610c:	d119      	bne.n	8006142 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800610e:	2301      	movs	r3, #1
 8006110:	e07f      	b.n	8006212 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	685b      	ldr	r3, [r3, #4]
 8006116:	2b02      	cmp	r3, #2
 8006118:	d003      	beq.n	8006122 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800611e:	2b03      	cmp	r3, #3
 8006120:	d107      	bne.n	8006132 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006122:	4b3f      	ldr	r3, [pc, #252]	; (8006220 <HAL_RCC_ClockConfig+0x1bc>)
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800612a:	2b00      	cmp	r3, #0
 800612c:	d109      	bne.n	8006142 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800612e:	2301      	movs	r3, #1
 8006130:	e06f      	b.n	8006212 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006132:	4b3b      	ldr	r3, [pc, #236]	; (8006220 <HAL_RCC_ClockConfig+0x1bc>)
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	f003 0302 	and.w	r3, r3, #2
 800613a:	2b00      	cmp	r3, #0
 800613c:	d101      	bne.n	8006142 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800613e:	2301      	movs	r3, #1
 8006140:	e067      	b.n	8006212 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006142:	4b37      	ldr	r3, [pc, #220]	; (8006220 <HAL_RCC_ClockConfig+0x1bc>)
 8006144:	689b      	ldr	r3, [r3, #8]
 8006146:	f023 0203 	bic.w	r2, r3, #3
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	685b      	ldr	r3, [r3, #4]
 800614e:	4934      	ldr	r1, [pc, #208]	; (8006220 <HAL_RCC_ClockConfig+0x1bc>)
 8006150:	4313      	orrs	r3, r2
 8006152:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006154:	f7fd fe70 	bl	8003e38 <HAL_GetTick>
 8006158:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800615a:	e00a      	b.n	8006172 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800615c:	f7fd fe6c 	bl	8003e38 <HAL_GetTick>
 8006160:	4602      	mov	r2, r0
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	1ad3      	subs	r3, r2, r3
 8006166:	f241 3288 	movw	r2, #5000	; 0x1388
 800616a:	4293      	cmp	r3, r2
 800616c:	d901      	bls.n	8006172 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800616e:	2303      	movs	r3, #3
 8006170:	e04f      	b.n	8006212 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006172:	4b2b      	ldr	r3, [pc, #172]	; (8006220 <HAL_RCC_ClockConfig+0x1bc>)
 8006174:	689b      	ldr	r3, [r3, #8]
 8006176:	f003 020c 	and.w	r2, r3, #12
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	685b      	ldr	r3, [r3, #4]
 800617e:	009b      	lsls	r3, r3, #2
 8006180:	429a      	cmp	r2, r3
 8006182:	d1eb      	bne.n	800615c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006184:	4b25      	ldr	r3, [pc, #148]	; (800621c <HAL_RCC_ClockConfig+0x1b8>)
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	f003 0307 	and.w	r3, r3, #7
 800618c:	683a      	ldr	r2, [r7, #0]
 800618e:	429a      	cmp	r2, r3
 8006190:	d20c      	bcs.n	80061ac <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006192:	4b22      	ldr	r3, [pc, #136]	; (800621c <HAL_RCC_ClockConfig+0x1b8>)
 8006194:	683a      	ldr	r2, [r7, #0]
 8006196:	b2d2      	uxtb	r2, r2
 8006198:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800619a:	4b20      	ldr	r3, [pc, #128]	; (800621c <HAL_RCC_ClockConfig+0x1b8>)
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	f003 0307 	and.w	r3, r3, #7
 80061a2:	683a      	ldr	r2, [r7, #0]
 80061a4:	429a      	cmp	r2, r3
 80061a6:	d001      	beq.n	80061ac <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80061a8:	2301      	movs	r3, #1
 80061aa:	e032      	b.n	8006212 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	f003 0304 	and.w	r3, r3, #4
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d008      	beq.n	80061ca <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80061b8:	4b19      	ldr	r3, [pc, #100]	; (8006220 <HAL_RCC_ClockConfig+0x1bc>)
 80061ba:	689b      	ldr	r3, [r3, #8]
 80061bc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	68db      	ldr	r3, [r3, #12]
 80061c4:	4916      	ldr	r1, [pc, #88]	; (8006220 <HAL_RCC_ClockConfig+0x1bc>)
 80061c6:	4313      	orrs	r3, r2
 80061c8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	f003 0308 	and.w	r3, r3, #8
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d009      	beq.n	80061ea <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80061d6:	4b12      	ldr	r3, [pc, #72]	; (8006220 <HAL_RCC_ClockConfig+0x1bc>)
 80061d8:	689b      	ldr	r3, [r3, #8]
 80061da:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	691b      	ldr	r3, [r3, #16]
 80061e2:	00db      	lsls	r3, r3, #3
 80061e4:	490e      	ldr	r1, [pc, #56]	; (8006220 <HAL_RCC_ClockConfig+0x1bc>)
 80061e6:	4313      	orrs	r3, r2
 80061e8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80061ea:	f000 f821 	bl	8006230 <HAL_RCC_GetSysClockFreq>
 80061ee:	4602      	mov	r2, r0
 80061f0:	4b0b      	ldr	r3, [pc, #44]	; (8006220 <HAL_RCC_ClockConfig+0x1bc>)
 80061f2:	689b      	ldr	r3, [r3, #8]
 80061f4:	091b      	lsrs	r3, r3, #4
 80061f6:	f003 030f 	and.w	r3, r3, #15
 80061fa:	490a      	ldr	r1, [pc, #40]	; (8006224 <HAL_RCC_ClockConfig+0x1c0>)
 80061fc:	5ccb      	ldrb	r3, [r1, r3]
 80061fe:	fa22 f303 	lsr.w	r3, r2, r3
 8006202:	4a09      	ldr	r2, [pc, #36]	; (8006228 <HAL_RCC_ClockConfig+0x1c4>)
 8006204:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8006206:	4b09      	ldr	r3, [pc, #36]	; (800622c <HAL_RCC_ClockConfig+0x1c8>)
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	4618      	mov	r0, r3
 800620c:	f7fd f8c6 	bl	800339c <HAL_InitTick>

  return HAL_OK;
 8006210:	2300      	movs	r3, #0
}
 8006212:	4618      	mov	r0, r3
 8006214:	3710      	adds	r7, #16
 8006216:	46bd      	mov	sp, r7
 8006218:	bd80      	pop	{r7, pc}
 800621a:	bf00      	nop
 800621c:	40023c00 	.word	0x40023c00
 8006220:	40023800 	.word	0x40023800
 8006224:	0800c080 	.word	0x0800c080
 8006228:	20000020 	.word	0x20000020
 800622c:	20000024 	.word	0x20000024

08006230 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006230:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006234:	b094      	sub	sp, #80	; 0x50
 8006236:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8006238:	2300      	movs	r3, #0
 800623a:	647b      	str	r3, [r7, #68]	; 0x44
  uint32_t pllvco = 0U;
 800623c:	2300      	movs	r3, #0
 800623e:	64fb      	str	r3, [r7, #76]	; 0x4c
  uint32_t pllp = 0U;
 8006240:	2300      	movs	r3, #0
 8006242:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8006244:	2300      	movs	r3, #0
 8006246:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006248:	4b79      	ldr	r3, [pc, #484]	; (8006430 <HAL_RCC_GetSysClockFreq+0x200>)
 800624a:	689b      	ldr	r3, [r3, #8]
 800624c:	f003 030c 	and.w	r3, r3, #12
 8006250:	2b08      	cmp	r3, #8
 8006252:	d00d      	beq.n	8006270 <HAL_RCC_GetSysClockFreq+0x40>
 8006254:	2b08      	cmp	r3, #8
 8006256:	f200 80e1 	bhi.w	800641c <HAL_RCC_GetSysClockFreq+0x1ec>
 800625a:	2b00      	cmp	r3, #0
 800625c:	d002      	beq.n	8006264 <HAL_RCC_GetSysClockFreq+0x34>
 800625e:	2b04      	cmp	r3, #4
 8006260:	d003      	beq.n	800626a <HAL_RCC_GetSysClockFreq+0x3a>
 8006262:	e0db      	b.n	800641c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006264:	4b73      	ldr	r3, [pc, #460]	; (8006434 <HAL_RCC_GetSysClockFreq+0x204>)
 8006266:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006268:	e0db      	b.n	8006422 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800626a:	4b73      	ldr	r3, [pc, #460]	; (8006438 <HAL_RCC_GetSysClockFreq+0x208>)
 800626c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800626e:	e0d8      	b.n	8006422 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006270:	4b6f      	ldr	r3, [pc, #444]	; (8006430 <HAL_RCC_GetSysClockFreq+0x200>)
 8006272:	685b      	ldr	r3, [r3, #4]
 8006274:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006278:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800627a:	4b6d      	ldr	r3, [pc, #436]	; (8006430 <HAL_RCC_GetSysClockFreq+0x200>)
 800627c:	685b      	ldr	r3, [r3, #4]
 800627e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006282:	2b00      	cmp	r3, #0
 8006284:	d063      	beq.n	800634e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006286:	4b6a      	ldr	r3, [pc, #424]	; (8006430 <HAL_RCC_GetSysClockFreq+0x200>)
 8006288:	685b      	ldr	r3, [r3, #4]
 800628a:	099b      	lsrs	r3, r3, #6
 800628c:	2200      	movs	r2, #0
 800628e:	63bb      	str	r3, [r7, #56]	; 0x38
 8006290:	63fa      	str	r2, [r7, #60]	; 0x3c
 8006292:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006294:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006298:	633b      	str	r3, [r7, #48]	; 0x30
 800629a:	2300      	movs	r3, #0
 800629c:	637b      	str	r3, [r7, #52]	; 0x34
 800629e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80062a2:	4622      	mov	r2, r4
 80062a4:	462b      	mov	r3, r5
 80062a6:	f04f 0000 	mov.w	r0, #0
 80062aa:	f04f 0100 	mov.w	r1, #0
 80062ae:	0159      	lsls	r1, r3, #5
 80062b0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80062b4:	0150      	lsls	r0, r2, #5
 80062b6:	4602      	mov	r2, r0
 80062b8:	460b      	mov	r3, r1
 80062ba:	4621      	mov	r1, r4
 80062bc:	1a51      	subs	r1, r2, r1
 80062be:	6139      	str	r1, [r7, #16]
 80062c0:	4629      	mov	r1, r5
 80062c2:	eb63 0301 	sbc.w	r3, r3, r1
 80062c6:	617b      	str	r3, [r7, #20]
 80062c8:	f04f 0200 	mov.w	r2, #0
 80062cc:	f04f 0300 	mov.w	r3, #0
 80062d0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80062d4:	4659      	mov	r1, fp
 80062d6:	018b      	lsls	r3, r1, #6
 80062d8:	4651      	mov	r1, sl
 80062da:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80062de:	4651      	mov	r1, sl
 80062e0:	018a      	lsls	r2, r1, #6
 80062e2:	4651      	mov	r1, sl
 80062e4:	ebb2 0801 	subs.w	r8, r2, r1
 80062e8:	4659      	mov	r1, fp
 80062ea:	eb63 0901 	sbc.w	r9, r3, r1
 80062ee:	f04f 0200 	mov.w	r2, #0
 80062f2:	f04f 0300 	mov.w	r3, #0
 80062f6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80062fa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80062fe:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006302:	4690      	mov	r8, r2
 8006304:	4699      	mov	r9, r3
 8006306:	4623      	mov	r3, r4
 8006308:	eb18 0303 	adds.w	r3, r8, r3
 800630c:	60bb      	str	r3, [r7, #8]
 800630e:	462b      	mov	r3, r5
 8006310:	eb49 0303 	adc.w	r3, r9, r3
 8006314:	60fb      	str	r3, [r7, #12]
 8006316:	f04f 0200 	mov.w	r2, #0
 800631a:	f04f 0300 	mov.w	r3, #0
 800631e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8006322:	4629      	mov	r1, r5
 8006324:	024b      	lsls	r3, r1, #9
 8006326:	4621      	mov	r1, r4
 8006328:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800632c:	4621      	mov	r1, r4
 800632e:	024a      	lsls	r2, r1, #9
 8006330:	4610      	mov	r0, r2
 8006332:	4619      	mov	r1, r3
 8006334:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006336:	2200      	movs	r2, #0
 8006338:	62bb      	str	r3, [r7, #40]	; 0x28
 800633a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800633c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006340:	f7f9 ff9e 	bl	8000280 <__aeabi_uldivmod>
 8006344:	4602      	mov	r2, r0
 8006346:	460b      	mov	r3, r1
 8006348:	4613      	mov	r3, r2
 800634a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800634c:	e058      	b.n	8006400 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800634e:	4b38      	ldr	r3, [pc, #224]	; (8006430 <HAL_RCC_GetSysClockFreq+0x200>)
 8006350:	685b      	ldr	r3, [r3, #4]
 8006352:	099b      	lsrs	r3, r3, #6
 8006354:	2200      	movs	r2, #0
 8006356:	4618      	mov	r0, r3
 8006358:	4611      	mov	r1, r2
 800635a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800635e:	623b      	str	r3, [r7, #32]
 8006360:	2300      	movs	r3, #0
 8006362:	627b      	str	r3, [r7, #36]	; 0x24
 8006364:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006368:	4642      	mov	r2, r8
 800636a:	464b      	mov	r3, r9
 800636c:	f04f 0000 	mov.w	r0, #0
 8006370:	f04f 0100 	mov.w	r1, #0
 8006374:	0159      	lsls	r1, r3, #5
 8006376:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800637a:	0150      	lsls	r0, r2, #5
 800637c:	4602      	mov	r2, r0
 800637e:	460b      	mov	r3, r1
 8006380:	4641      	mov	r1, r8
 8006382:	ebb2 0a01 	subs.w	sl, r2, r1
 8006386:	4649      	mov	r1, r9
 8006388:	eb63 0b01 	sbc.w	fp, r3, r1
 800638c:	f04f 0200 	mov.w	r2, #0
 8006390:	f04f 0300 	mov.w	r3, #0
 8006394:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006398:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800639c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80063a0:	ebb2 040a 	subs.w	r4, r2, sl
 80063a4:	eb63 050b 	sbc.w	r5, r3, fp
 80063a8:	f04f 0200 	mov.w	r2, #0
 80063ac:	f04f 0300 	mov.w	r3, #0
 80063b0:	00eb      	lsls	r3, r5, #3
 80063b2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80063b6:	00e2      	lsls	r2, r4, #3
 80063b8:	4614      	mov	r4, r2
 80063ba:	461d      	mov	r5, r3
 80063bc:	4643      	mov	r3, r8
 80063be:	18e3      	adds	r3, r4, r3
 80063c0:	603b      	str	r3, [r7, #0]
 80063c2:	464b      	mov	r3, r9
 80063c4:	eb45 0303 	adc.w	r3, r5, r3
 80063c8:	607b      	str	r3, [r7, #4]
 80063ca:	f04f 0200 	mov.w	r2, #0
 80063ce:	f04f 0300 	mov.w	r3, #0
 80063d2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80063d6:	4629      	mov	r1, r5
 80063d8:	028b      	lsls	r3, r1, #10
 80063da:	4621      	mov	r1, r4
 80063dc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80063e0:	4621      	mov	r1, r4
 80063e2:	028a      	lsls	r2, r1, #10
 80063e4:	4610      	mov	r0, r2
 80063e6:	4619      	mov	r1, r3
 80063e8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80063ea:	2200      	movs	r2, #0
 80063ec:	61bb      	str	r3, [r7, #24]
 80063ee:	61fa      	str	r2, [r7, #28]
 80063f0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80063f4:	f7f9 ff44 	bl	8000280 <__aeabi_uldivmod>
 80063f8:	4602      	mov	r2, r0
 80063fa:	460b      	mov	r3, r1
 80063fc:	4613      	mov	r3, r2
 80063fe:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8006400:	4b0b      	ldr	r3, [pc, #44]	; (8006430 <HAL_RCC_GetSysClockFreq+0x200>)
 8006402:	685b      	ldr	r3, [r3, #4]
 8006404:	0c1b      	lsrs	r3, r3, #16
 8006406:	f003 0303 	and.w	r3, r3, #3
 800640a:	3301      	adds	r3, #1
 800640c:	005b      	lsls	r3, r3, #1
 800640e:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 8006410:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006412:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006414:	fbb2 f3f3 	udiv	r3, r2, r3
 8006418:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800641a:	e002      	b.n	8006422 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800641c:	4b05      	ldr	r3, [pc, #20]	; (8006434 <HAL_RCC_GetSysClockFreq+0x204>)
 800641e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006420:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006422:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8006424:	4618      	mov	r0, r3
 8006426:	3750      	adds	r7, #80	; 0x50
 8006428:	46bd      	mov	sp, r7
 800642a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800642e:	bf00      	nop
 8006430:	40023800 	.word	0x40023800
 8006434:	00f42400 	.word	0x00f42400
 8006438:	007a1200 	.word	0x007a1200

0800643c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800643c:	b480      	push	{r7}
 800643e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006440:	4b03      	ldr	r3, [pc, #12]	; (8006450 <HAL_RCC_GetHCLKFreq+0x14>)
 8006442:	681b      	ldr	r3, [r3, #0]
}
 8006444:	4618      	mov	r0, r3
 8006446:	46bd      	mov	sp, r7
 8006448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800644c:	4770      	bx	lr
 800644e:	bf00      	nop
 8006450:	20000020 	.word	0x20000020

08006454 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006454:	b580      	push	{r7, lr}
 8006456:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006458:	f7ff fff0 	bl	800643c <HAL_RCC_GetHCLKFreq>
 800645c:	4602      	mov	r2, r0
 800645e:	4b05      	ldr	r3, [pc, #20]	; (8006474 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006460:	689b      	ldr	r3, [r3, #8]
 8006462:	0a9b      	lsrs	r3, r3, #10
 8006464:	f003 0307 	and.w	r3, r3, #7
 8006468:	4903      	ldr	r1, [pc, #12]	; (8006478 <HAL_RCC_GetPCLK1Freq+0x24>)
 800646a:	5ccb      	ldrb	r3, [r1, r3]
 800646c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006470:	4618      	mov	r0, r3
 8006472:	bd80      	pop	{r7, pc}
 8006474:	40023800 	.word	0x40023800
 8006478:	0800c090 	.word	0x0800c090

0800647c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800647c:	b580      	push	{r7, lr}
 800647e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006480:	f7ff ffdc 	bl	800643c <HAL_RCC_GetHCLKFreq>
 8006484:	4602      	mov	r2, r0
 8006486:	4b05      	ldr	r3, [pc, #20]	; (800649c <HAL_RCC_GetPCLK2Freq+0x20>)
 8006488:	689b      	ldr	r3, [r3, #8]
 800648a:	0b5b      	lsrs	r3, r3, #13
 800648c:	f003 0307 	and.w	r3, r3, #7
 8006490:	4903      	ldr	r1, [pc, #12]	; (80064a0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006492:	5ccb      	ldrb	r3, [r1, r3]
 8006494:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006498:	4618      	mov	r0, r3
 800649a:	bd80      	pop	{r7, pc}
 800649c:	40023800 	.word	0x40023800
 80064a0:	0800c090 	.word	0x0800c090

080064a4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80064a4:	b480      	push	{r7}
 80064a6:	b083      	sub	sp, #12
 80064a8:	af00      	add	r7, sp, #0
 80064aa:	6078      	str	r0, [r7, #4]
 80064ac:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	220f      	movs	r2, #15
 80064b2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80064b4:	4b12      	ldr	r3, [pc, #72]	; (8006500 <HAL_RCC_GetClockConfig+0x5c>)
 80064b6:	689b      	ldr	r3, [r3, #8]
 80064b8:	f003 0203 	and.w	r2, r3, #3
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80064c0:	4b0f      	ldr	r3, [pc, #60]	; (8006500 <HAL_RCC_GetClockConfig+0x5c>)
 80064c2:	689b      	ldr	r3, [r3, #8]
 80064c4:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80064cc:	4b0c      	ldr	r3, [pc, #48]	; (8006500 <HAL_RCC_GetClockConfig+0x5c>)
 80064ce:	689b      	ldr	r3, [r3, #8]
 80064d0:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80064d8:	4b09      	ldr	r3, [pc, #36]	; (8006500 <HAL_RCC_GetClockConfig+0x5c>)
 80064da:	689b      	ldr	r3, [r3, #8]
 80064dc:	08db      	lsrs	r3, r3, #3
 80064de:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80064e6:	4b07      	ldr	r3, [pc, #28]	; (8006504 <HAL_RCC_GetClockConfig+0x60>)
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	f003 0207 	and.w	r2, r3, #7
 80064ee:	683b      	ldr	r3, [r7, #0]
 80064f0:	601a      	str	r2, [r3, #0]
}
 80064f2:	bf00      	nop
 80064f4:	370c      	adds	r7, #12
 80064f6:	46bd      	mov	sp, r7
 80064f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064fc:	4770      	bx	lr
 80064fe:	bf00      	nop
 8006500:	40023800 	.word	0x40023800
 8006504:	40023c00 	.word	0x40023c00

08006508 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006508:	b580      	push	{r7, lr}
 800650a:	b082      	sub	sp, #8
 800650c:	af00      	add	r7, sp, #0
 800650e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	2b00      	cmp	r3, #0
 8006514:	d101      	bne.n	800651a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006516:	2301      	movs	r3, #1
 8006518:	e07b      	b.n	8006612 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800651e:	2b00      	cmp	r3, #0
 8006520:	d108      	bne.n	8006534 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	685b      	ldr	r3, [r3, #4]
 8006526:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800652a:	d009      	beq.n	8006540 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	2200      	movs	r2, #0
 8006530:	61da      	str	r2, [r3, #28]
 8006532:	e005      	b.n	8006540 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	2200      	movs	r2, #0
 8006538:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	2200      	movs	r2, #0
 800653e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	2200      	movs	r2, #0
 8006544:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800654c:	b2db      	uxtb	r3, r3
 800654e:	2b00      	cmp	r3, #0
 8006550:	d106      	bne.n	8006560 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	2200      	movs	r2, #0
 8006556:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800655a:	6878      	ldr	r0, [r7, #4]
 800655c:	f7fc feae 	bl	80032bc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	2202      	movs	r2, #2
 8006564:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	681a      	ldr	r2, [r3, #0]
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006576:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	685b      	ldr	r3, [r3, #4]
 800657c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	689b      	ldr	r3, [r3, #8]
 8006584:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8006588:	431a      	orrs	r2, r3
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	68db      	ldr	r3, [r3, #12]
 800658e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006592:	431a      	orrs	r2, r3
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	691b      	ldr	r3, [r3, #16]
 8006598:	f003 0302 	and.w	r3, r3, #2
 800659c:	431a      	orrs	r2, r3
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	695b      	ldr	r3, [r3, #20]
 80065a2:	f003 0301 	and.w	r3, r3, #1
 80065a6:	431a      	orrs	r2, r3
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	699b      	ldr	r3, [r3, #24]
 80065ac:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80065b0:	431a      	orrs	r2, r3
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	69db      	ldr	r3, [r3, #28]
 80065b6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80065ba:	431a      	orrs	r2, r3
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	6a1b      	ldr	r3, [r3, #32]
 80065c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80065c4:	ea42 0103 	orr.w	r1, r2, r3
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065cc:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	430a      	orrs	r2, r1
 80065d6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	699b      	ldr	r3, [r3, #24]
 80065dc:	0c1b      	lsrs	r3, r3, #16
 80065de:	f003 0104 	and.w	r1, r3, #4
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065e6:	f003 0210 	and.w	r2, r3, #16
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	430a      	orrs	r2, r1
 80065f0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	69da      	ldr	r2, [r3, #28]
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006600:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	2200      	movs	r2, #0
 8006606:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	2201      	movs	r2, #1
 800660c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8006610:	2300      	movs	r3, #0
}
 8006612:	4618      	mov	r0, r3
 8006614:	3708      	adds	r7, #8
 8006616:	46bd      	mov	sp, r7
 8006618:	bd80      	pop	{r7, pc}

0800661a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800661a:	b580      	push	{r7, lr}
 800661c:	b08a      	sub	sp, #40	; 0x28
 800661e:	af00      	add	r7, sp, #0
 8006620:	60f8      	str	r0, [r7, #12]
 8006622:	60b9      	str	r1, [r7, #8]
 8006624:	607a      	str	r2, [r7, #4]
 8006626:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006628:	2301      	movs	r3, #1
 800662a:	627b      	str	r3, [r7, #36]	; 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800662c:	f7fd fc04 	bl	8003e38 <HAL_GetTick>
 8006630:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006638:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	685b      	ldr	r3, [r3, #4]
 800663e:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8006640:	887b      	ldrh	r3, [r7, #2]
 8006642:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006644:	7ffb      	ldrb	r3, [r7, #31]
 8006646:	2b01      	cmp	r3, #1
 8006648:	d00c      	beq.n	8006664 <HAL_SPI_TransmitReceive+0x4a>
 800664a:	69bb      	ldr	r3, [r7, #24]
 800664c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006650:	d106      	bne.n	8006660 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	689b      	ldr	r3, [r3, #8]
 8006656:	2b00      	cmp	r3, #0
 8006658:	d102      	bne.n	8006660 <HAL_SPI_TransmitReceive+0x46>
 800665a:	7ffb      	ldrb	r3, [r7, #31]
 800665c:	2b04      	cmp	r3, #4
 800665e:	d001      	beq.n	8006664 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8006660:	2302      	movs	r3, #2
 8006662:	e17f      	b.n	8006964 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006664:	68bb      	ldr	r3, [r7, #8]
 8006666:	2b00      	cmp	r3, #0
 8006668:	d005      	beq.n	8006676 <HAL_SPI_TransmitReceive+0x5c>
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	2b00      	cmp	r3, #0
 800666e:	d002      	beq.n	8006676 <HAL_SPI_TransmitReceive+0x5c>
 8006670:	887b      	ldrh	r3, [r7, #2]
 8006672:	2b00      	cmp	r3, #0
 8006674:	d101      	bne.n	800667a <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8006676:	2301      	movs	r3, #1
 8006678:	e174      	b.n	8006964 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006680:	2b01      	cmp	r3, #1
 8006682:	d101      	bne.n	8006688 <HAL_SPI_TransmitReceive+0x6e>
 8006684:	2302      	movs	r3, #2
 8006686:	e16d      	b.n	8006964 <HAL_SPI_TransmitReceive+0x34a>
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	2201      	movs	r2, #1
 800668c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006696:	b2db      	uxtb	r3, r3
 8006698:	2b04      	cmp	r3, #4
 800669a:	d003      	beq.n	80066a4 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	2205      	movs	r2, #5
 80066a0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	2200      	movs	r2, #0
 80066a8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	687a      	ldr	r2, [r7, #4]
 80066ae:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	887a      	ldrh	r2, [r7, #2]
 80066b4:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	887a      	ldrh	r2, [r7, #2]
 80066ba:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	68ba      	ldr	r2, [r7, #8]
 80066c0:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	887a      	ldrh	r2, [r7, #2]
 80066c6:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	887a      	ldrh	r2, [r7, #2]
 80066cc:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	2200      	movs	r2, #0
 80066d2:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	2200      	movs	r2, #0
 80066d8:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80066e4:	2b40      	cmp	r3, #64	; 0x40
 80066e6:	d007      	beq.n	80066f8 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	681a      	ldr	r2, [r3, #0]
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80066f6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	68db      	ldr	r3, [r3, #12]
 80066fc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006700:	d17e      	bne.n	8006800 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	685b      	ldr	r3, [r3, #4]
 8006706:	2b00      	cmp	r3, #0
 8006708:	d002      	beq.n	8006710 <HAL_SPI_TransmitReceive+0xf6>
 800670a:	8afb      	ldrh	r3, [r7, #22]
 800670c:	2b01      	cmp	r3, #1
 800670e:	d16c      	bne.n	80067ea <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006714:	881a      	ldrh	r2, [r3, #0]
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006720:	1c9a      	adds	r2, r3, #2
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800672a:	b29b      	uxth	r3, r3
 800672c:	3b01      	subs	r3, #1
 800672e:	b29a      	uxth	r2, r3
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	86da      	strh	r2, [r3, #54]	; 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006734:	e059      	b.n	80067ea <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	689b      	ldr	r3, [r3, #8]
 800673c:	f003 0302 	and.w	r3, r3, #2
 8006740:	2b02      	cmp	r3, #2
 8006742:	d11b      	bne.n	800677c <HAL_SPI_TransmitReceive+0x162>
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006748:	b29b      	uxth	r3, r3
 800674a:	2b00      	cmp	r3, #0
 800674c:	d016      	beq.n	800677c <HAL_SPI_TransmitReceive+0x162>
 800674e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006750:	2b01      	cmp	r3, #1
 8006752:	d113      	bne.n	800677c <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006758:	881a      	ldrh	r2, [r3, #0]
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006764:	1c9a      	adds	r2, r3, #2
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800676e:	b29b      	uxth	r3, r3
 8006770:	3b01      	subs	r3, #1
 8006772:	b29a      	uxth	r2, r3
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006778:	2300      	movs	r3, #0
 800677a:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	689b      	ldr	r3, [r3, #8]
 8006782:	f003 0301 	and.w	r3, r3, #1
 8006786:	2b01      	cmp	r3, #1
 8006788:	d119      	bne.n	80067be <HAL_SPI_TransmitReceive+0x1a4>
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800678e:	b29b      	uxth	r3, r3
 8006790:	2b00      	cmp	r3, #0
 8006792:	d014      	beq.n	80067be <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	68da      	ldr	r2, [r3, #12]
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800679e:	b292      	uxth	r2, r2
 80067a0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80067a6:	1c9a      	adds	r2, r3, #2
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80067b0:	b29b      	uxth	r3, r3
 80067b2:	3b01      	subs	r3, #1
 80067b4:	b29a      	uxth	r2, r3
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80067ba:	2301      	movs	r3, #1
 80067bc:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80067be:	f7fd fb3b 	bl	8003e38 <HAL_GetTick>
 80067c2:	4602      	mov	r2, r0
 80067c4:	6a3b      	ldr	r3, [r7, #32]
 80067c6:	1ad3      	subs	r3, r2, r3
 80067c8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80067ca:	429a      	cmp	r2, r3
 80067cc:	d80d      	bhi.n	80067ea <HAL_SPI_TransmitReceive+0x1d0>
 80067ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80067d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067d4:	d009      	beq.n	80067ea <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	2201      	movs	r2, #1
 80067da:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        __HAL_UNLOCK(hspi);
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	2200      	movs	r2, #0
 80067e2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        return HAL_TIMEOUT;
 80067e6:	2303      	movs	r3, #3
 80067e8:	e0bc      	b.n	8006964 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80067ee:	b29b      	uxth	r3, r3
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d1a0      	bne.n	8006736 <HAL_SPI_TransmitReceive+0x11c>
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80067f8:	b29b      	uxth	r3, r3
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d19b      	bne.n	8006736 <HAL_SPI_TransmitReceive+0x11c>
 80067fe:	e082      	b.n	8006906 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	685b      	ldr	r3, [r3, #4]
 8006804:	2b00      	cmp	r3, #0
 8006806:	d002      	beq.n	800680e <HAL_SPI_TransmitReceive+0x1f4>
 8006808:	8afb      	ldrh	r3, [r7, #22]
 800680a:	2b01      	cmp	r3, #1
 800680c:	d171      	bne.n	80068f2 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	330c      	adds	r3, #12
 8006818:	7812      	ldrb	r2, [r2, #0]
 800681a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006820:	1c5a      	adds	r2, r3, #1
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800682a:	b29b      	uxth	r3, r3
 800682c:	3b01      	subs	r3, #1
 800682e:	b29a      	uxth	r2, r3
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	86da      	strh	r2, [r3, #54]	; 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006834:	e05d      	b.n	80068f2 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	689b      	ldr	r3, [r3, #8]
 800683c:	f003 0302 	and.w	r3, r3, #2
 8006840:	2b02      	cmp	r3, #2
 8006842:	d11c      	bne.n	800687e <HAL_SPI_TransmitReceive+0x264>
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006848:	b29b      	uxth	r3, r3
 800684a:	2b00      	cmp	r3, #0
 800684c:	d017      	beq.n	800687e <HAL_SPI_TransmitReceive+0x264>
 800684e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006850:	2b01      	cmp	r3, #1
 8006852:	d114      	bne.n	800687e <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	330c      	adds	r3, #12
 800685e:	7812      	ldrb	r2, [r2, #0]
 8006860:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006866:	1c5a      	adds	r2, r3, #1
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006870:	b29b      	uxth	r3, r3
 8006872:	3b01      	subs	r3, #1
 8006874:	b29a      	uxth	r2, r3
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800687a:	2300      	movs	r3, #0
 800687c:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	689b      	ldr	r3, [r3, #8]
 8006884:	f003 0301 	and.w	r3, r3, #1
 8006888:	2b01      	cmp	r3, #1
 800688a:	d119      	bne.n	80068c0 <HAL_SPI_TransmitReceive+0x2a6>
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006890:	b29b      	uxth	r3, r3
 8006892:	2b00      	cmp	r3, #0
 8006894:	d014      	beq.n	80068c0 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	68da      	ldr	r2, [r3, #12]
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80068a0:	b2d2      	uxtb	r2, r2
 80068a2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80068a8:	1c5a      	adds	r2, r3, #1
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80068b2:	b29b      	uxth	r3, r3
 80068b4:	3b01      	subs	r3, #1
 80068b6:	b29a      	uxth	r2, r3
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80068bc:	2301      	movs	r3, #1
 80068be:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80068c0:	f7fd faba 	bl	8003e38 <HAL_GetTick>
 80068c4:	4602      	mov	r2, r0
 80068c6:	6a3b      	ldr	r3, [r7, #32]
 80068c8:	1ad3      	subs	r3, r2, r3
 80068ca:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80068cc:	429a      	cmp	r2, r3
 80068ce:	d803      	bhi.n	80068d8 <HAL_SPI_TransmitReceive+0x2be>
 80068d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80068d6:	d102      	bne.n	80068de <HAL_SPI_TransmitReceive+0x2c4>
 80068d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d109      	bne.n	80068f2 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	2201      	movs	r2, #1
 80068e2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        __HAL_UNLOCK(hspi);
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	2200      	movs	r2, #0
 80068ea:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        return HAL_TIMEOUT;
 80068ee:	2303      	movs	r3, #3
 80068f0:	e038      	b.n	8006964 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80068f6:	b29b      	uxth	r3, r3
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d19c      	bne.n	8006836 <HAL_SPI_TransmitReceive+0x21c>
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006900:	b29b      	uxth	r3, r3
 8006902:	2b00      	cmp	r3, #0
 8006904:	d197      	bne.n	8006836 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006906:	6a3a      	ldr	r2, [r7, #32]
 8006908:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800690a:	68f8      	ldr	r0, [r7, #12]
 800690c:	f000 f8b6 	bl	8006a7c <SPI_EndRxTxTransaction>
 8006910:	4603      	mov	r3, r0
 8006912:	2b00      	cmp	r3, #0
 8006914:	d008      	beq.n	8006928 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	2220      	movs	r2, #32
 800691a:	655a      	str	r2, [r3, #84]	; 0x54
    __HAL_UNLOCK(hspi);
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	2200      	movs	r2, #0
 8006920:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    return HAL_ERROR;
 8006924:	2301      	movs	r3, #1
 8006926:	e01d      	b.n	8006964 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	689b      	ldr	r3, [r3, #8]
 800692c:	2b00      	cmp	r3, #0
 800692e:	d10a      	bne.n	8006946 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006930:	2300      	movs	r3, #0
 8006932:	613b      	str	r3, [r7, #16]
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	68db      	ldr	r3, [r3, #12]
 800693a:	613b      	str	r3, [r7, #16]
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	689b      	ldr	r3, [r3, #8]
 8006942:	613b      	str	r3, [r7, #16]
 8006944:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	2201      	movs	r2, #1
 800694a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	2200      	movs	r2, #0
 8006952:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800695a:	2b00      	cmp	r3, #0
 800695c:	d001      	beq.n	8006962 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 800695e:	2301      	movs	r3, #1
 8006960:	e000      	b.n	8006964 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8006962:	2300      	movs	r3, #0
  }
}
 8006964:	4618      	mov	r0, r3
 8006966:	3728      	adds	r7, #40	; 0x28
 8006968:	46bd      	mov	sp, r7
 800696a:	bd80      	pop	{r7, pc}

0800696c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800696c:	b580      	push	{r7, lr}
 800696e:	b088      	sub	sp, #32
 8006970:	af00      	add	r7, sp, #0
 8006972:	60f8      	str	r0, [r7, #12]
 8006974:	60b9      	str	r1, [r7, #8]
 8006976:	603b      	str	r3, [r7, #0]
 8006978:	4613      	mov	r3, r2
 800697a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800697c:	f7fd fa5c 	bl	8003e38 <HAL_GetTick>
 8006980:	4602      	mov	r2, r0
 8006982:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006984:	1a9b      	subs	r3, r3, r2
 8006986:	683a      	ldr	r2, [r7, #0]
 8006988:	4413      	add	r3, r2
 800698a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800698c:	f7fd fa54 	bl	8003e38 <HAL_GetTick>
 8006990:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006992:	4b39      	ldr	r3, [pc, #228]	; (8006a78 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	015b      	lsls	r3, r3, #5
 8006998:	0d1b      	lsrs	r3, r3, #20
 800699a:	69fa      	ldr	r2, [r7, #28]
 800699c:	fb02 f303 	mul.w	r3, r2, r3
 80069a0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80069a2:	e055      	b.n	8006a50 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 80069a4:	683b      	ldr	r3, [r7, #0]
 80069a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80069aa:	d051      	beq.n	8006a50 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80069ac:	f7fd fa44 	bl	8003e38 <HAL_GetTick>
 80069b0:	4602      	mov	r2, r0
 80069b2:	69bb      	ldr	r3, [r7, #24]
 80069b4:	1ad3      	subs	r3, r2, r3
 80069b6:	69fa      	ldr	r2, [r7, #28]
 80069b8:	429a      	cmp	r2, r3
 80069ba:	d902      	bls.n	80069c2 <SPI_WaitFlagStateUntilTimeout+0x56>
 80069bc:	69fb      	ldr	r3, [r7, #28]
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d13d      	bne.n	8006a3e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	685a      	ldr	r2, [r3, #4]
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80069d0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	685b      	ldr	r3, [r3, #4]
 80069d6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80069da:	d111      	bne.n	8006a00 <SPI_WaitFlagStateUntilTimeout+0x94>
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	689b      	ldr	r3, [r3, #8]
 80069e0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80069e4:	d004      	beq.n	80069f0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	689b      	ldr	r3, [r3, #8]
 80069ea:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80069ee:	d107      	bne.n	8006a00 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	681a      	ldr	r2, [r3, #0]
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80069fe:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a04:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006a08:	d10f      	bne.n	8006a2a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	681a      	ldr	r2, [r3, #0]
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006a18:	601a      	str	r2, [r3, #0]
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	681a      	ldr	r2, [r3, #0]
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006a28:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	2201      	movs	r2, #1
 8006a2e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	2200      	movs	r2, #0
 8006a36:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8006a3a:	2303      	movs	r3, #3
 8006a3c:	e018      	b.n	8006a70 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006a3e:	697b      	ldr	r3, [r7, #20]
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d102      	bne.n	8006a4a <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8006a44:	2300      	movs	r3, #0
 8006a46:	61fb      	str	r3, [r7, #28]
 8006a48:	e002      	b.n	8006a50 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8006a4a:	697b      	ldr	r3, [r7, #20]
 8006a4c:	3b01      	subs	r3, #1
 8006a4e:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	689a      	ldr	r2, [r3, #8]
 8006a56:	68bb      	ldr	r3, [r7, #8]
 8006a58:	4013      	ands	r3, r2
 8006a5a:	68ba      	ldr	r2, [r7, #8]
 8006a5c:	429a      	cmp	r2, r3
 8006a5e:	bf0c      	ite	eq
 8006a60:	2301      	moveq	r3, #1
 8006a62:	2300      	movne	r3, #0
 8006a64:	b2db      	uxtb	r3, r3
 8006a66:	461a      	mov	r2, r3
 8006a68:	79fb      	ldrb	r3, [r7, #7]
 8006a6a:	429a      	cmp	r2, r3
 8006a6c:	d19a      	bne.n	80069a4 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8006a6e:	2300      	movs	r3, #0
}
 8006a70:	4618      	mov	r0, r3
 8006a72:	3720      	adds	r7, #32
 8006a74:	46bd      	mov	sp, r7
 8006a76:	bd80      	pop	{r7, pc}
 8006a78:	20000020 	.word	0x20000020

08006a7c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006a7c:	b580      	push	{r7, lr}
 8006a7e:	b088      	sub	sp, #32
 8006a80:	af02      	add	r7, sp, #8
 8006a82:	60f8      	str	r0, [r7, #12]
 8006a84:	60b9      	str	r1, [r7, #8]
 8006a86:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	9300      	str	r3, [sp, #0]
 8006a8c:	68bb      	ldr	r3, [r7, #8]
 8006a8e:	2201      	movs	r2, #1
 8006a90:	2102      	movs	r1, #2
 8006a92:	68f8      	ldr	r0, [r7, #12]
 8006a94:	f7ff ff6a 	bl	800696c <SPI_WaitFlagStateUntilTimeout>
 8006a98:	4603      	mov	r3, r0
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d007      	beq.n	8006aae <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006aa2:	f043 0220 	orr.w	r2, r3, #32
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8006aaa:	2303      	movs	r3, #3
 8006aac:	e032      	b.n	8006b14 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8006aae:	4b1b      	ldr	r3, [pc, #108]	; (8006b1c <SPI_EndRxTxTransaction+0xa0>)
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	4a1b      	ldr	r2, [pc, #108]	; (8006b20 <SPI_EndRxTxTransaction+0xa4>)
 8006ab4:	fba2 2303 	umull	r2, r3, r2, r3
 8006ab8:	0d5b      	lsrs	r3, r3, #21
 8006aba:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006abe:	fb02 f303 	mul.w	r3, r2, r3
 8006ac2:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	685b      	ldr	r3, [r3, #4]
 8006ac8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006acc:	d112      	bne.n	8006af4 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	9300      	str	r3, [sp, #0]
 8006ad2:	68bb      	ldr	r3, [r7, #8]
 8006ad4:	2200      	movs	r2, #0
 8006ad6:	2180      	movs	r1, #128	; 0x80
 8006ad8:	68f8      	ldr	r0, [r7, #12]
 8006ada:	f7ff ff47 	bl	800696c <SPI_WaitFlagStateUntilTimeout>
 8006ade:	4603      	mov	r3, r0
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d016      	beq.n	8006b12 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006ae8:	f043 0220 	orr.w	r2, r3, #32
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8006af0:	2303      	movs	r3, #3
 8006af2:	e00f      	b.n	8006b14 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8006af4:	697b      	ldr	r3, [r7, #20]
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d00a      	beq.n	8006b10 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8006afa:	697b      	ldr	r3, [r7, #20]
 8006afc:	3b01      	subs	r3, #1
 8006afe:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	689b      	ldr	r3, [r3, #8]
 8006b06:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006b0a:	2b80      	cmp	r3, #128	; 0x80
 8006b0c:	d0f2      	beq.n	8006af4 <SPI_EndRxTxTransaction+0x78>
 8006b0e:	e000      	b.n	8006b12 <SPI_EndRxTxTransaction+0x96>
        break;
 8006b10:	bf00      	nop
  }

  return HAL_OK;
 8006b12:	2300      	movs	r3, #0
}
 8006b14:	4618      	mov	r0, r3
 8006b16:	3718      	adds	r7, #24
 8006b18:	46bd      	mov	sp, r7
 8006b1a:	bd80      	pop	{r7, pc}
 8006b1c:	20000020 	.word	0x20000020
 8006b20:	165e9f81 	.word	0x165e9f81

08006b24 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006b24:	b580      	push	{r7, lr}
 8006b26:	b082      	sub	sp, #8
 8006b28:	af00      	add	r7, sp, #0
 8006b2a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d101      	bne.n	8006b36 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006b32:	2301      	movs	r3, #1
 8006b34:	e041      	b.n	8006bba <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006b3c:	b2db      	uxtb	r3, r3
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d106      	bne.n	8006b50 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	2200      	movs	r2, #0
 8006b46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006b4a:	6878      	ldr	r0, [r7, #4]
 8006b4c:	f000 f839 	bl	8006bc2 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	2202      	movs	r2, #2
 8006b54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	681a      	ldr	r2, [r3, #0]
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	3304      	adds	r3, #4
 8006b60:	4619      	mov	r1, r3
 8006b62:	4610      	mov	r0, r2
 8006b64:	f000 f9c0 	bl	8006ee8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	2201      	movs	r2, #1
 8006b6c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	2201      	movs	r2, #1
 8006b74:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	2201      	movs	r2, #1
 8006b7c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	2201      	movs	r2, #1
 8006b84:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	2201      	movs	r2, #1
 8006b8c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	2201      	movs	r2, #1
 8006b94:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	2201      	movs	r2, #1
 8006b9c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	2201      	movs	r2, #1
 8006ba4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	2201      	movs	r2, #1
 8006bac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	2201      	movs	r2, #1
 8006bb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006bb8:	2300      	movs	r3, #0
}
 8006bba:	4618      	mov	r0, r3
 8006bbc:	3708      	adds	r7, #8
 8006bbe:	46bd      	mov	sp, r7
 8006bc0:	bd80      	pop	{r7, pc}

08006bc2 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8006bc2:	b480      	push	{r7}
 8006bc4:	b083      	sub	sp, #12
 8006bc6:	af00      	add	r7, sp, #0
 8006bc8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8006bca:	bf00      	nop
 8006bcc:	370c      	adds	r7, #12
 8006bce:	46bd      	mov	sp, r7
 8006bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bd4:	4770      	bx	lr
	...

08006bd8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006bd8:	b480      	push	{r7}
 8006bda:	b085      	sub	sp, #20
 8006bdc:	af00      	add	r7, sp, #0
 8006bde:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006be6:	b2db      	uxtb	r3, r3
 8006be8:	2b01      	cmp	r3, #1
 8006bea:	d001      	beq.n	8006bf0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006bec:	2301      	movs	r3, #1
 8006bee:	e04e      	b.n	8006c8e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	2202      	movs	r2, #2
 8006bf4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	68da      	ldr	r2, [r3, #12]
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	f042 0201 	orr.w	r2, r2, #1
 8006c06:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	4a23      	ldr	r2, [pc, #140]	; (8006c9c <HAL_TIM_Base_Start_IT+0xc4>)
 8006c0e:	4293      	cmp	r3, r2
 8006c10:	d022      	beq.n	8006c58 <HAL_TIM_Base_Start_IT+0x80>
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006c1a:	d01d      	beq.n	8006c58 <HAL_TIM_Base_Start_IT+0x80>
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	4a1f      	ldr	r2, [pc, #124]	; (8006ca0 <HAL_TIM_Base_Start_IT+0xc8>)
 8006c22:	4293      	cmp	r3, r2
 8006c24:	d018      	beq.n	8006c58 <HAL_TIM_Base_Start_IT+0x80>
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	4a1e      	ldr	r2, [pc, #120]	; (8006ca4 <HAL_TIM_Base_Start_IT+0xcc>)
 8006c2c:	4293      	cmp	r3, r2
 8006c2e:	d013      	beq.n	8006c58 <HAL_TIM_Base_Start_IT+0x80>
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	4a1c      	ldr	r2, [pc, #112]	; (8006ca8 <HAL_TIM_Base_Start_IT+0xd0>)
 8006c36:	4293      	cmp	r3, r2
 8006c38:	d00e      	beq.n	8006c58 <HAL_TIM_Base_Start_IT+0x80>
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	4a1b      	ldr	r2, [pc, #108]	; (8006cac <HAL_TIM_Base_Start_IT+0xd4>)
 8006c40:	4293      	cmp	r3, r2
 8006c42:	d009      	beq.n	8006c58 <HAL_TIM_Base_Start_IT+0x80>
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	4a19      	ldr	r2, [pc, #100]	; (8006cb0 <HAL_TIM_Base_Start_IT+0xd8>)
 8006c4a:	4293      	cmp	r3, r2
 8006c4c:	d004      	beq.n	8006c58 <HAL_TIM_Base_Start_IT+0x80>
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	4a18      	ldr	r2, [pc, #96]	; (8006cb4 <HAL_TIM_Base_Start_IT+0xdc>)
 8006c54:	4293      	cmp	r3, r2
 8006c56:	d111      	bne.n	8006c7c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	689b      	ldr	r3, [r3, #8]
 8006c5e:	f003 0307 	and.w	r3, r3, #7
 8006c62:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	2b06      	cmp	r3, #6
 8006c68:	d010      	beq.n	8006c8c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	681a      	ldr	r2, [r3, #0]
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	f042 0201 	orr.w	r2, r2, #1
 8006c78:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006c7a:	e007      	b.n	8006c8c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	681a      	ldr	r2, [r3, #0]
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	f042 0201 	orr.w	r2, r2, #1
 8006c8a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006c8c:	2300      	movs	r3, #0
}
 8006c8e:	4618      	mov	r0, r3
 8006c90:	3714      	adds	r7, #20
 8006c92:	46bd      	mov	sp, r7
 8006c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c98:	4770      	bx	lr
 8006c9a:	bf00      	nop
 8006c9c:	40010000 	.word	0x40010000
 8006ca0:	40000400 	.word	0x40000400
 8006ca4:	40000800 	.word	0x40000800
 8006ca8:	40000c00 	.word	0x40000c00
 8006cac:	40010400 	.word	0x40010400
 8006cb0:	40014000 	.word	0x40014000
 8006cb4:	40001800 	.word	0x40001800

08006cb8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006cb8:	b580      	push	{r7, lr}
 8006cba:	b084      	sub	sp, #16
 8006cbc:	af00      	add	r7, sp, #0
 8006cbe:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	68db      	ldr	r3, [r3, #12]
 8006cc6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	691b      	ldr	r3, [r3, #16]
 8006cce:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006cd0:	68bb      	ldr	r3, [r7, #8]
 8006cd2:	f003 0302 	and.w	r3, r3, #2
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d020      	beq.n	8006d1c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	f003 0302 	and.w	r3, r3, #2
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d01b      	beq.n	8006d1c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	f06f 0202 	mvn.w	r2, #2
 8006cec:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	2201      	movs	r2, #1
 8006cf2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	699b      	ldr	r3, [r3, #24]
 8006cfa:	f003 0303 	and.w	r3, r3, #3
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	d003      	beq.n	8006d0a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006d02:	6878      	ldr	r0, [r7, #4]
 8006d04:	f000 f8d2 	bl	8006eac <HAL_TIM_IC_CaptureCallback>
 8006d08:	e005      	b.n	8006d16 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006d0a:	6878      	ldr	r0, [r7, #4]
 8006d0c:	f000 f8c4 	bl	8006e98 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006d10:	6878      	ldr	r0, [r7, #4]
 8006d12:	f000 f8d5 	bl	8006ec0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	2200      	movs	r2, #0
 8006d1a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006d1c:	68bb      	ldr	r3, [r7, #8]
 8006d1e:	f003 0304 	and.w	r3, r3, #4
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d020      	beq.n	8006d68 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	f003 0304 	and.w	r3, r3, #4
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	d01b      	beq.n	8006d68 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	f06f 0204 	mvn.w	r2, #4
 8006d38:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	2202      	movs	r2, #2
 8006d3e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	699b      	ldr	r3, [r3, #24]
 8006d46:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d003      	beq.n	8006d56 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006d4e:	6878      	ldr	r0, [r7, #4]
 8006d50:	f000 f8ac 	bl	8006eac <HAL_TIM_IC_CaptureCallback>
 8006d54:	e005      	b.n	8006d62 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006d56:	6878      	ldr	r0, [r7, #4]
 8006d58:	f000 f89e 	bl	8006e98 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006d5c:	6878      	ldr	r0, [r7, #4]
 8006d5e:	f000 f8af 	bl	8006ec0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	2200      	movs	r2, #0
 8006d66:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006d68:	68bb      	ldr	r3, [r7, #8]
 8006d6a:	f003 0308 	and.w	r3, r3, #8
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d020      	beq.n	8006db4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	f003 0308 	and.w	r3, r3, #8
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	d01b      	beq.n	8006db4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	f06f 0208 	mvn.w	r2, #8
 8006d84:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	2204      	movs	r2, #4
 8006d8a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	69db      	ldr	r3, [r3, #28]
 8006d92:	f003 0303 	and.w	r3, r3, #3
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d003      	beq.n	8006da2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006d9a:	6878      	ldr	r0, [r7, #4]
 8006d9c:	f000 f886 	bl	8006eac <HAL_TIM_IC_CaptureCallback>
 8006da0:	e005      	b.n	8006dae <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006da2:	6878      	ldr	r0, [r7, #4]
 8006da4:	f000 f878 	bl	8006e98 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006da8:	6878      	ldr	r0, [r7, #4]
 8006daa:	f000 f889 	bl	8006ec0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	2200      	movs	r2, #0
 8006db2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006db4:	68bb      	ldr	r3, [r7, #8]
 8006db6:	f003 0310 	and.w	r3, r3, #16
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d020      	beq.n	8006e00 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	f003 0310 	and.w	r3, r3, #16
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	d01b      	beq.n	8006e00 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	f06f 0210 	mvn.w	r2, #16
 8006dd0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	2208      	movs	r2, #8
 8006dd6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	69db      	ldr	r3, [r3, #28]
 8006dde:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d003      	beq.n	8006dee <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006de6:	6878      	ldr	r0, [r7, #4]
 8006de8:	f000 f860 	bl	8006eac <HAL_TIM_IC_CaptureCallback>
 8006dec:	e005      	b.n	8006dfa <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006dee:	6878      	ldr	r0, [r7, #4]
 8006df0:	f000 f852 	bl	8006e98 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006df4:	6878      	ldr	r0, [r7, #4]
 8006df6:	f000 f863 	bl	8006ec0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	2200      	movs	r2, #0
 8006dfe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006e00:	68bb      	ldr	r3, [r7, #8]
 8006e02:	f003 0301 	and.w	r3, r3, #1
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d00c      	beq.n	8006e24 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	f003 0301 	and.w	r3, r3, #1
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	d007      	beq.n	8006e24 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	f06f 0201 	mvn.w	r2, #1
 8006e1c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006e1e:	6878      	ldr	r0, [r7, #4]
 8006e20:	f7fb ffd4 	bl	8002dcc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8006e24:	68bb      	ldr	r3, [r7, #8]
 8006e26:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d00c      	beq.n	8006e48 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	d007      	beq.n	8006e48 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006e40:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006e42:	6878      	ldr	r0, [r7, #4]
 8006e44:	f000 f900 	bl	8007048 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006e48:	68bb      	ldr	r3, [r7, #8]
 8006e4a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d00c      	beq.n	8006e6c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d007      	beq.n	8006e6c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006e64:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006e66:	6878      	ldr	r0, [r7, #4]
 8006e68:	f000 f834 	bl	8006ed4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006e6c:	68bb      	ldr	r3, [r7, #8]
 8006e6e:	f003 0320 	and.w	r3, r3, #32
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d00c      	beq.n	8006e90 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	f003 0320 	and.w	r3, r3, #32
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d007      	beq.n	8006e90 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	f06f 0220 	mvn.w	r2, #32
 8006e88:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006e8a:	6878      	ldr	r0, [r7, #4]
 8006e8c:	f000 f8d2 	bl	8007034 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006e90:	bf00      	nop
 8006e92:	3710      	adds	r7, #16
 8006e94:	46bd      	mov	sp, r7
 8006e96:	bd80      	pop	{r7, pc}

08006e98 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006e98:	b480      	push	{r7}
 8006e9a:	b083      	sub	sp, #12
 8006e9c:	af00      	add	r7, sp, #0
 8006e9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006ea0:	bf00      	nop
 8006ea2:	370c      	adds	r7, #12
 8006ea4:	46bd      	mov	sp, r7
 8006ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eaa:	4770      	bx	lr

08006eac <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006eac:	b480      	push	{r7}
 8006eae:	b083      	sub	sp, #12
 8006eb0:	af00      	add	r7, sp, #0
 8006eb2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006eb4:	bf00      	nop
 8006eb6:	370c      	adds	r7, #12
 8006eb8:	46bd      	mov	sp, r7
 8006eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ebe:	4770      	bx	lr

08006ec0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006ec0:	b480      	push	{r7}
 8006ec2:	b083      	sub	sp, #12
 8006ec4:	af00      	add	r7, sp, #0
 8006ec6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006ec8:	bf00      	nop
 8006eca:	370c      	adds	r7, #12
 8006ecc:	46bd      	mov	sp, r7
 8006ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ed2:	4770      	bx	lr

08006ed4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006ed4:	b480      	push	{r7}
 8006ed6:	b083      	sub	sp, #12
 8006ed8:	af00      	add	r7, sp, #0
 8006eda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006edc:	bf00      	nop
 8006ede:	370c      	adds	r7, #12
 8006ee0:	46bd      	mov	sp, r7
 8006ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ee6:	4770      	bx	lr

08006ee8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006ee8:	b480      	push	{r7}
 8006eea:	b085      	sub	sp, #20
 8006eec:	af00      	add	r7, sp, #0
 8006eee:	6078      	str	r0, [r7, #4]
 8006ef0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	4a43      	ldr	r2, [pc, #268]	; (8007008 <TIM_Base_SetConfig+0x120>)
 8006efc:	4293      	cmp	r3, r2
 8006efe:	d013      	beq.n	8006f28 <TIM_Base_SetConfig+0x40>
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006f06:	d00f      	beq.n	8006f28 <TIM_Base_SetConfig+0x40>
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	4a40      	ldr	r2, [pc, #256]	; (800700c <TIM_Base_SetConfig+0x124>)
 8006f0c:	4293      	cmp	r3, r2
 8006f0e:	d00b      	beq.n	8006f28 <TIM_Base_SetConfig+0x40>
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	4a3f      	ldr	r2, [pc, #252]	; (8007010 <TIM_Base_SetConfig+0x128>)
 8006f14:	4293      	cmp	r3, r2
 8006f16:	d007      	beq.n	8006f28 <TIM_Base_SetConfig+0x40>
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	4a3e      	ldr	r2, [pc, #248]	; (8007014 <TIM_Base_SetConfig+0x12c>)
 8006f1c:	4293      	cmp	r3, r2
 8006f1e:	d003      	beq.n	8006f28 <TIM_Base_SetConfig+0x40>
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	4a3d      	ldr	r2, [pc, #244]	; (8007018 <TIM_Base_SetConfig+0x130>)
 8006f24:	4293      	cmp	r3, r2
 8006f26:	d108      	bne.n	8006f3a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006f2e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006f30:	683b      	ldr	r3, [r7, #0]
 8006f32:	685b      	ldr	r3, [r3, #4]
 8006f34:	68fa      	ldr	r2, [r7, #12]
 8006f36:	4313      	orrs	r3, r2
 8006f38:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	4a32      	ldr	r2, [pc, #200]	; (8007008 <TIM_Base_SetConfig+0x120>)
 8006f3e:	4293      	cmp	r3, r2
 8006f40:	d02b      	beq.n	8006f9a <TIM_Base_SetConfig+0xb2>
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006f48:	d027      	beq.n	8006f9a <TIM_Base_SetConfig+0xb2>
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	4a2f      	ldr	r2, [pc, #188]	; (800700c <TIM_Base_SetConfig+0x124>)
 8006f4e:	4293      	cmp	r3, r2
 8006f50:	d023      	beq.n	8006f9a <TIM_Base_SetConfig+0xb2>
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	4a2e      	ldr	r2, [pc, #184]	; (8007010 <TIM_Base_SetConfig+0x128>)
 8006f56:	4293      	cmp	r3, r2
 8006f58:	d01f      	beq.n	8006f9a <TIM_Base_SetConfig+0xb2>
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	4a2d      	ldr	r2, [pc, #180]	; (8007014 <TIM_Base_SetConfig+0x12c>)
 8006f5e:	4293      	cmp	r3, r2
 8006f60:	d01b      	beq.n	8006f9a <TIM_Base_SetConfig+0xb2>
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	4a2c      	ldr	r2, [pc, #176]	; (8007018 <TIM_Base_SetConfig+0x130>)
 8006f66:	4293      	cmp	r3, r2
 8006f68:	d017      	beq.n	8006f9a <TIM_Base_SetConfig+0xb2>
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	4a2b      	ldr	r2, [pc, #172]	; (800701c <TIM_Base_SetConfig+0x134>)
 8006f6e:	4293      	cmp	r3, r2
 8006f70:	d013      	beq.n	8006f9a <TIM_Base_SetConfig+0xb2>
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	4a2a      	ldr	r2, [pc, #168]	; (8007020 <TIM_Base_SetConfig+0x138>)
 8006f76:	4293      	cmp	r3, r2
 8006f78:	d00f      	beq.n	8006f9a <TIM_Base_SetConfig+0xb2>
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	4a29      	ldr	r2, [pc, #164]	; (8007024 <TIM_Base_SetConfig+0x13c>)
 8006f7e:	4293      	cmp	r3, r2
 8006f80:	d00b      	beq.n	8006f9a <TIM_Base_SetConfig+0xb2>
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	4a28      	ldr	r2, [pc, #160]	; (8007028 <TIM_Base_SetConfig+0x140>)
 8006f86:	4293      	cmp	r3, r2
 8006f88:	d007      	beq.n	8006f9a <TIM_Base_SetConfig+0xb2>
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	4a27      	ldr	r2, [pc, #156]	; (800702c <TIM_Base_SetConfig+0x144>)
 8006f8e:	4293      	cmp	r3, r2
 8006f90:	d003      	beq.n	8006f9a <TIM_Base_SetConfig+0xb2>
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	4a26      	ldr	r2, [pc, #152]	; (8007030 <TIM_Base_SetConfig+0x148>)
 8006f96:	4293      	cmp	r3, r2
 8006f98:	d108      	bne.n	8006fac <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006fa0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006fa2:	683b      	ldr	r3, [r7, #0]
 8006fa4:	68db      	ldr	r3, [r3, #12]
 8006fa6:	68fa      	ldr	r2, [r7, #12]
 8006fa8:	4313      	orrs	r3, r2
 8006faa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006fb2:	683b      	ldr	r3, [r7, #0]
 8006fb4:	695b      	ldr	r3, [r3, #20]
 8006fb6:	4313      	orrs	r3, r2
 8006fb8:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006fba:	683b      	ldr	r3, [r7, #0]
 8006fbc:	689a      	ldr	r2, [r3, #8]
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006fc2:	683b      	ldr	r3, [r7, #0]
 8006fc4:	681a      	ldr	r2, [r3, #0]
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	4a0e      	ldr	r2, [pc, #56]	; (8007008 <TIM_Base_SetConfig+0x120>)
 8006fce:	4293      	cmp	r3, r2
 8006fd0:	d003      	beq.n	8006fda <TIM_Base_SetConfig+0xf2>
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	4a10      	ldr	r2, [pc, #64]	; (8007018 <TIM_Base_SetConfig+0x130>)
 8006fd6:	4293      	cmp	r3, r2
 8006fd8:	d103      	bne.n	8006fe2 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006fda:	683b      	ldr	r3, [r7, #0]
 8006fdc:	691a      	ldr	r2, [r3, #16]
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	f043 0204 	orr.w	r2, r3, #4
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	2201      	movs	r2, #1
 8006ff2:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	68fa      	ldr	r2, [r7, #12]
 8006ff8:	601a      	str	r2, [r3, #0]
}
 8006ffa:	bf00      	nop
 8006ffc:	3714      	adds	r7, #20
 8006ffe:	46bd      	mov	sp, r7
 8007000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007004:	4770      	bx	lr
 8007006:	bf00      	nop
 8007008:	40010000 	.word	0x40010000
 800700c:	40000400 	.word	0x40000400
 8007010:	40000800 	.word	0x40000800
 8007014:	40000c00 	.word	0x40000c00
 8007018:	40010400 	.word	0x40010400
 800701c:	40014000 	.word	0x40014000
 8007020:	40014400 	.word	0x40014400
 8007024:	40014800 	.word	0x40014800
 8007028:	40001800 	.word	0x40001800
 800702c:	40001c00 	.word	0x40001c00
 8007030:	40002000 	.word	0x40002000

08007034 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007034:	b480      	push	{r7}
 8007036:	b083      	sub	sp, #12
 8007038:	af00      	add	r7, sp, #0
 800703a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800703c:	bf00      	nop
 800703e:	370c      	adds	r7, #12
 8007040:	46bd      	mov	sp, r7
 8007042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007046:	4770      	bx	lr

08007048 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007048:	b480      	push	{r7}
 800704a:	b083      	sub	sp, #12
 800704c:	af00      	add	r7, sp, #0
 800704e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007050:	bf00      	nop
 8007052:	370c      	adds	r7, #12
 8007054:	46bd      	mov	sp, r7
 8007056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800705a:	4770      	bx	lr

0800705c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800705c:	b580      	push	{r7, lr}
 800705e:	b082      	sub	sp, #8
 8007060:	af00      	add	r7, sp, #0
 8007062:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	2b00      	cmp	r3, #0
 8007068:	d101      	bne.n	800706e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800706a:	2301      	movs	r3, #1
 800706c:	e042      	b.n	80070f4 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007074:	b2db      	uxtb	r3, r3
 8007076:	2b00      	cmp	r3, #0
 8007078:	d106      	bne.n	8007088 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	2200      	movs	r2, #0
 800707e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007082:	6878      	ldr	r0, [r7, #4]
 8007084:	f7fc fb08 	bl	8003698 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	2224      	movs	r2, #36	; 0x24
 800708c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	68da      	ldr	r2, [r3, #12]
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800709e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80070a0:	6878      	ldr	r0, [r7, #4]
 80070a2:	f000 ff6f 	bl	8007f84 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	691a      	ldr	r2, [r3, #16]
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80070b4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	695a      	ldr	r2, [r3, #20]
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80070c4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	68da      	ldr	r2, [r3, #12]
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80070d4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	2200      	movs	r2, #0
 80070da:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	2220      	movs	r2, #32
 80070e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	2220      	movs	r2, #32
 80070e8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	2200      	movs	r2, #0
 80070f0:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80070f2:	2300      	movs	r3, #0
}
 80070f4:	4618      	mov	r0, r3
 80070f6:	3708      	adds	r7, #8
 80070f8:	46bd      	mov	sp, r7
 80070fa:	bd80      	pop	{r7, pc}

080070fc <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80070fc:	b580      	push	{r7, lr}
 80070fe:	b08a      	sub	sp, #40	; 0x28
 8007100:	af02      	add	r7, sp, #8
 8007102:	60f8      	str	r0, [r7, #12]
 8007104:	60b9      	str	r1, [r7, #8]
 8007106:	603b      	str	r3, [r7, #0]
 8007108:	4613      	mov	r3, r2
 800710a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800710c:	2300      	movs	r3, #0
 800710e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007116:	b2db      	uxtb	r3, r3
 8007118:	2b20      	cmp	r3, #32
 800711a:	d175      	bne.n	8007208 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800711c:	68bb      	ldr	r3, [r7, #8]
 800711e:	2b00      	cmp	r3, #0
 8007120:	d002      	beq.n	8007128 <HAL_UART_Transmit+0x2c>
 8007122:	88fb      	ldrh	r3, [r7, #6]
 8007124:	2b00      	cmp	r3, #0
 8007126:	d101      	bne.n	800712c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8007128:	2301      	movs	r3, #1
 800712a:	e06e      	b.n	800720a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	2200      	movs	r2, #0
 8007130:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	2221      	movs	r2, #33	; 0x21
 8007136:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800713a:	f7fc fe7d 	bl	8003e38 <HAL_GetTick>
 800713e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	88fa      	ldrh	r2, [r7, #6]
 8007144:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	88fa      	ldrh	r2, [r7, #6]
 800714a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	689b      	ldr	r3, [r3, #8]
 8007150:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007154:	d108      	bne.n	8007168 <HAL_UART_Transmit+0x6c>
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	691b      	ldr	r3, [r3, #16]
 800715a:	2b00      	cmp	r3, #0
 800715c:	d104      	bne.n	8007168 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800715e:	2300      	movs	r3, #0
 8007160:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007162:	68bb      	ldr	r3, [r7, #8]
 8007164:	61bb      	str	r3, [r7, #24]
 8007166:	e003      	b.n	8007170 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8007168:	68bb      	ldr	r3, [r7, #8]
 800716a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800716c:	2300      	movs	r3, #0
 800716e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007170:	e02e      	b.n	80071d0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007172:	683b      	ldr	r3, [r7, #0]
 8007174:	9300      	str	r3, [sp, #0]
 8007176:	697b      	ldr	r3, [r7, #20]
 8007178:	2200      	movs	r2, #0
 800717a:	2180      	movs	r1, #128	; 0x80
 800717c:	68f8      	ldr	r0, [r7, #12]
 800717e:	f000 fc3f 	bl	8007a00 <UART_WaitOnFlagUntilTimeout>
 8007182:	4603      	mov	r3, r0
 8007184:	2b00      	cmp	r3, #0
 8007186:	d005      	beq.n	8007194 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	2220      	movs	r2, #32
 800718c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 8007190:	2303      	movs	r3, #3
 8007192:	e03a      	b.n	800720a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8007194:	69fb      	ldr	r3, [r7, #28]
 8007196:	2b00      	cmp	r3, #0
 8007198:	d10b      	bne.n	80071b2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800719a:	69bb      	ldr	r3, [r7, #24]
 800719c:	881b      	ldrh	r3, [r3, #0]
 800719e:	461a      	mov	r2, r3
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80071a8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80071aa:	69bb      	ldr	r3, [r7, #24]
 80071ac:	3302      	adds	r3, #2
 80071ae:	61bb      	str	r3, [r7, #24]
 80071b0:	e007      	b.n	80071c2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80071b2:	69fb      	ldr	r3, [r7, #28]
 80071b4:	781a      	ldrb	r2, [r3, #0]
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80071bc:	69fb      	ldr	r3, [r7, #28]
 80071be:	3301      	adds	r3, #1
 80071c0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80071c6:	b29b      	uxth	r3, r3
 80071c8:	3b01      	subs	r3, #1
 80071ca:	b29a      	uxth	r2, r3
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80071d4:	b29b      	uxth	r3, r3
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d1cb      	bne.n	8007172 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80071da:	683b      	ldr	r3, [r7, #0]
 80071dc:	9300      	str	r3, [sp, #0]
 80071de:	697b      	ldr	r3, [r7, #20]
 80071e0:	2200      	movs	r2, #0
 80071e2:	2140      	movs	r1, #64	; 0x40
 80071e4:	68f8      	ldr	r0, [r7, #12]
 80071e6:	f000 fc0b 	bl	8007a00 <UART_WaitOnFlagUntilTimeout>
 80071ea:	4603      	mov	r3, r0
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d005      	beq.n	80071fc <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	2220      	movs	r2, #32
 80071f4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 80071f8:	2303      	movs	r3, #3
 80071fa:	e006      	b.n	800720a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	2220      	movs	r2, #32
 8007200:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8007204:	2300      	movs	r3, #0
 8007206:	e000      	b.n	800720a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8007208:	2302      	movs	r3, #2
  }
}
 800720a:	4618      	mov	r0, r3
 800720c:	3720      	adds	r7, #32
 800720e:	46bd      	mov	sp, r7
 8007210:	bd80      	pop	{r7, pc}

08007212 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007212:	b580      	push	{r7, lr}
 8007214:	b084      	sub	sp, #16
 8007216:	af00      	add	r7, sp, #0
 8007218:	60f8      	str	r0, [r7, #12]
 800721a:	60b9      	str	r1, [r7, #8]
 800721c:	4613      	mov	r3, r2
 800721e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8007226:	b2db      	uxtb	r3, r3
 8007228:	2b20      	cmp	r3, #32
 800722a:	d112      	bne.n	8007252 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800722c:	68bb      	ldr	r3, [r7, #8]
 800722e:	2b00      	cmp	r3, #0
 8007230:	d002      	beq.n	8007238 <HAL_UART_Receive_DMA+0x26>
 8007232:	88fb      	ldrh	r3, [r7, #6]
 8007234:	2b00      	cmp	r3, #0
 8007236:	d101      	bne.n	800723c <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8007238:	2301      	movs	r3, #1
 800723a:	e00b      	b.n	8007254 <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	2200      	movs	r2, #0
 8007240:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8007242:	88fb      	ldrh	r3, [r7, #6]
 8007244:	461a      	mov	r2, r3
 8007246:	68b9      	ldr	r1, [r7, #8]
 8007248:	68f8      	ldr	r0, [r7, #12]
 800724a:	f000 fc33 	bl	8007ab4 <UART_Start_Receive_DMA>
 800724e:	4603      	mov	r3, r0
 8007250:	e000      	b.n	8007254 <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 8007252:	2302      	movs	r3, #2
  }
}
 8007254:	4618      	mov	r0, r3
 8007256:	3710      	adds	r7, #16
 8007258:	46bd      	mov	sp, r7
 800725a:	bd80      	pop	{r7, pc}

0800725c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800725c:	b580      	push	{r7, lr}
 800725e:	b0ba      	sub	sp, #232	; 0xe8
 8007260:	af00      	add	r7, sp, #0
 8007262:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	68db      	ldr	r3, [r3, #12]
 8007274:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	695b      	ldr	r3, [r3, #20]
 800727e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8007282:	2300      	movs	r3, #0
 8007284:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8007288:	2300      	movs	r3, #0
 800728a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800728e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007292:	f003 030f 	and.w	r3, r3, #15
 8007296:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800729a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800729e:	2b00      	cmp	r3, #0
 80072a0:	d10f      	bne.n	80072c2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80072a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80072a6:	f003 0320 	and.w	r3, r3, #32
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	d009      	beq.n	80072c2 <HAL_UART_IRQHandler+0x66>
 80072ae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80072b2:	f003 0320 	and.w	r3, r3, #32
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	d003      	beq.n	80072c2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80072ba:	6878      	ldr	r0, [r7, #4]
 80072bc:	f000 fda4 	bl	8007e08 <UART_Receive_IT>
      return;
 80072c0:	e273      	b.n	80077aa <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80072c2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	f000 80de 	beq.w	8007488 <HAL_UART_IRQHandler+0x22c>
 80072cc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80072d0:	f003 0301 	and.w	r3, r3, #1
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	d106      	bne.n	80072e6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80072d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80072dc:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	f000 80d1 	beq.w	8007488 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80072e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80072ea:	f003 0301 	and.w	r3, r3, #1
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	d00b      	beq.n	800730a <HAL_UART_IRQHandler+0xae>
 80072f2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80072f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d005      	beq.n	800730a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007302:	f043 0201 	orr.w	r2, r3, #1
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800730a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800730e:	f003 0304 	and.w	r3, r3, #4
 8007312:	2b00      	cmp	r3, #0
 8007314:	d00b      	beq.n	800732e <HAL_UART_IRQHandler+0xd2>
 8007316:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800731a:	f003 0301 	and.w	r3, r3, #1
 800731e:	2b00      	cmp	r3, #0
 8007320:	d005      	beq.n	800732e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007326:	f043 0202 	orr.w	r2, r3, #2
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800732e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007332:	f003 0302 	and.w	r3, r3, #2
 8007336:	2b00      	cmp	r3, #0
 8007338:	d00b      	beq.n	8007352 <HAL_UART_IRQHandler+0xf6>
 800733a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800733e:	f003 0301 	and.w	r3, r3, #1
 8007342:	2b00      	cmp	r3, #0
 8007344:	d005      	beq.n	8007352 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800734a:	f043 0204 	orr.w	r2, r3, #4
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8007352:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007356:	f003 0308 	and.w	r3, r3, #8
 800735a:	2b00      	cmp	r3, #0
 800735c:	d011      	beq.n	8007382 <HAL_UART_IRQHandler+0x126>
 800735e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007362:	f003 0320 	and.w	r3, r3, #32
 8007366:	2b00      	cmp	r3, #0
 8007368:	d105      	bne.n	8007376 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800736a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800736e:	f003 0301 	and.w	r3, r3, #1
 8007372:	2b00      	cmp	r3, #0
 8007374:	d005      	beq.n	8007382 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800737a:	f043 0208 	orr.w	r2, r3, #8
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007386:	2b00      	cmp	r3, #0
 8007388:	f000 820a 	beq.w	80077a0 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800738c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007390:	f003 0320 	and.w	r3, r3, #32
 8007394:	2b00      	cmp	r3, #0
 8007396:	d008      	beq.n	80073aa <HAL_UART_IRQHandler+0x14e>
 8007398:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800739c:	f003 0320 	and.w	r3, r3, #32
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	d002      	beq.n	80073aa <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80073a4:	6878      	ldr	r0, [r7, #4]
 80073a6:	f000 fd2f 	bl	8007e08 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	695b      	ldr	r3, [r3, #20]
 80073b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80073b4:	2b40      	cmp	r3, #64	; 0x40
 80073b6:	bf0c      	ite	eq
 80073b8:	2301      	moveq	r3, #1
 80073ba:	2300      	movne	r3, #0
 80073bc:	b2db      	uxtb	r3, r3
 80073be:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80073c6:	f003 0308 	and.w	r3, r3, #8
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	d103      	bne.n	80073d6 <HAL_UART_IRQHandler+0x17a>
 80073ce:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	d04f      	beq.n	8007476 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80073d6:	6878      	ldr	r0, [r7, #4]
 80073d8:	f000 fc3a 	bl	8007c50 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	695b      	ldr	r3, [r3, #20]
 80073e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80073e6:	2b40      	cmp	r3, #64	; 0x40
 80073e8:	d141      	bne.n	800746e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	3314      	adds	r3, #20
 80073f0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073f4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80073f8:	e853 3f00 	ldrex	r3, [r3]
 80073fc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8007400:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007404:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007408:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	3314      	adds	r3, #20
 8007412:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8007416:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800741a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800741e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8007422:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8007426:	e841 2300 	strex	r3, r2, [r1]
 800742a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800742e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8007432:	2b00      	cmp	r3, #0
 8007434:	d1d9      	bne.n	80073ea <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800743a:	2b00      	cmp	r3, #0
 800743c:	d013      	beq.n	8007466 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007442:	4a8a      	ldr	r2, [pc, #552]	; (800766c <HAL_UART_IRQHandler+0x410>)
 8007444:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800744a:	4618      	mov	r0, r3
 800744c:	f7fc ff7c 	bl	8004348 <HAL_DMA_Abort_IT>
 8007450:	4603      	mov	r3, r0
 8007452:	2b00      	cmp	r3, #0
 8007454:	d016      	beq.n	8007484 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800745a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800745c:	687a      	ldr	r2, [r7, #4]
 800745e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8007460:	4610      	mov	r0, r2
 8007462:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007464:	e00e      	b.n	8007484 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007466:	6878      	ldr	r0, [r7, #4]
 8007468:	f000 f9b6 	bl	80077d8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800746c:	e00a      	b.n	8007484 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800746e:	6878      	ldr	r0, [r7, #4]
 8007470:	f000 f9b2 	bl	80077d8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007474:	e006      	b.n	8007484 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007476:	6878      	ldr	r0, [r7, #4]
 8007478:	f000 f9ae 	bl	80077d8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	2200      	movs	r2, #0
 8007480:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 8007482:	e18d      	b.n	80077a0 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007484:	bf00      	nop
    return;
 8007486:	e18b      	b.n	80077a0 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800748c:	2b01      	cmp	r3, #1
 800748e:	f040 8167 	bne.w	8007760 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8007492:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007496:	f003 0310 	and.w	r3, r3, #16
 800749a:	2b00      	cmp	r3, #0
 800749c:	f000 8160 	beq.w	8007760 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 80074a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80074a4:	f003 0310 	and.w	r3, r3, #16
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	f000 8159 	beq.w	8007760 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80074ae:	2300      	movs	r3, #0
 80074b0:	60bb      	str	r3, [r7, #8]
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	60bb      	str	r3, [r7, #8]
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	685b      	ldr	r3, [r3, #4]
 80074c0:	60bb      	str	r3, [r7, #8]
 80074c2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	695b      	ldr	r3, [r3, #20]
 80074ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80074ce:	2b40      	cmp	r3, #64	; 0x40
 80074d0:	f040 80ce 	bne.w	8007670 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	685b      	ldr	r3, [r3, #4]
 80074dc:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80074e0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	f000 80a9 	beq.w	800763c <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80074ee:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80074f2:	429a      	cmp	r2, r3
 80074f4:	f080 80a2 	bcs.w	800763c <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80074fe:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007504:	69db      	ldr	r3, [r3, #28]
 8007506:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800750a:	f000 8088 	beq.w	800761e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	330c      	adds	r3, #12
 8007514:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007518:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800751c:	e853 3f00 	ldrex	r3, [r3]
 8007520:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8007524:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007528:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800752c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	330c      	adds	r3, #12
 8007536:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800753a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800753e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007542:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8007546:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800754a:	e841 2300 	strex	r3, r2, [r1]
 800754e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8007552:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007556:	2b00      	cmp	r3, #0
 8007558:	d1d9      	bne.n	800750e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	3314      	adds	r3, #20
 8007560:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007562:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007564:	e853 3f00 	ldrex	r3, [r3]
 8007568:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800756a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800756c:	f023 0301 	bic.w	r3, r3, #1
 8007570:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	3314      	adds	r3, #20
 800757a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800757e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8007582:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007584:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8007586:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800758a:	e841 2300 	strex	r3, r2, [r1]
 800758e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8007590:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007592:	2b00      	cmp	r3, #0
 8007594:	d1e1      	bne.n	800755a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	3314      	adds	r3, #20
 800759c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800759e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80075a0:	e853 3f00 	ldrex	r3, [r3]
 80075a4:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80075a6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80075a8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80075ac:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	3314      	adds	r3, #20
 80075b6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80075ba:	66fa      	str	r2, [r7, #108]	; 0x6c
 80075bc:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075be:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80075c0:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80075c2:	e841 2300 	strex	r3, r2, [r1]
 80075c6:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80075c8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	d1e3      	bne.n	8007596 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	2220      	movs	r2, #32
 80075d2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	2200      	movs	r2, #0
 80075da:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	330c      	adds	r3, #12
 80075e2:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075e4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80075e6:	e853 3f00 	ldrex	r3, [r3]
 80075ea:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80075ec:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80075ee:	f023 0310 	bic.w	r3, r3, #16
 80075f2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	330c      	adds	r3, #12
 80075fc:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8007600:	65ba      	str	r2, [r7, #88]	; 0x58
 8007602:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007604:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007606:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007608:	e841 2300 	strex	r3, r2, [r1]
 800760c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800760e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007610:	2b00      	cmp	r3, #0
 8007612:	d1e3      	bne.n	80075dc <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007618:	4618      	mov	r0, r3
 800761a:	f7fc fe25 	bl	8004268 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	2202      	movs	r2, #2
 8007622:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800762c:	b29b      	uxth	r3, r3
 800762e:	1ad3      	subs	r3, r2, r3
 8007630:	b29b      	uxth	r3, r3
 8007632:	4619      	mov	r1, r3
 8007634:	6878      	ldr	r0, [r7, #4]
 8007636:	f000 f8d9 	bl	80077ec <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800763a:	e0b3      	b.n	80077a4 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007640:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007644:	429a      	cmp	r2, r3
 8007646:	f040 80ad 	bne.w	80077a4 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800764e:	69db      	ldr	r3, [r3, #28]
 8007650:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007654:	f040 80a6 	bne.w	80077a4 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	2202      	movs	r2, #2
 800765c:	635a      	str	r2, [r3, #52]	; 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007662:	4619      	mov	r1, r3
 8007664:	6878      	ldr	r0, [r7, #4]
 8007666:	f000 f8c1 	bl	80077ec <HAL_UARTEx_RxEventCallback>
      return;
 800766a:	e09b      	b.n	80077a4 <HAL_UART_IRQHandler+0x548>
 800766c:	08007d17 	.word	0x08007d17
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007678:	b29b      	uxth	r3, r3
 800767a:	1ad3      	subs	r3, r2, r3
 800767c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007684:	b29b      	uxth	r3, r3
 8007686:	2b00      	cmp	r3, #0
 8007688:	f000 808e 	beq.w	80077a8 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 800768c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007690:	2b00      	cmp	r3, #0
 8007692:	f000 8089 	beq.w	80077a8 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	330c      	adds	r3, #12
 800769c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800769e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80076a0:	e853 3f00 	ldrex	r3, [r3]
 80076a4:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80076a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80076a8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80076ac:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	330c      	adds	r3, #12
 80076b6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80076ba:	647a      	str	r2, [r7, #68]	; 0x44
 80076bc:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076be:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80076c0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80076c2:	e841 2300 	strex	r3, r2, [r1]
 80076c6:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80076c8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	d1e3      	bne.n	8007696 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	3314      	adds	r3, #20
 80076d4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076d8:	e853 3f00 	ldrex	r3, [r3]
 80076dc:	623b      	str	r3, [r7, #32]
   return(result);
 80076de:	6a3b      	ldr	r3, [r7, #32]
 80076e0:	f023 0301 	bic.w	r3, r3, #1
 80076e4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	3314      	adds	r3, #20
 80076ee:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80076f2:	633a      	str	r2, [r7, #48]	; 0x30
 80076f4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076f6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80076f8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80076fa:	e841 2300 	strex	r3, r2, [r1]
 80076fe:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007700:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007702:	2b00      	cmp	r3, #0
 8007704:	d1e3      	bne.n	80076ce <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	2220      	movs	r2, #32
 800770a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	2200      	movs	r2, #0
 8007712:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	330c      	adds	r3, #12
 800771a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800771c:	693b      	ldr	r3, [r7, #16]
 800771e:	e853 3f00 	ldrex	r3, [r3]
 8007722:	60fb      	str	r3, [r7, #12]
   return(result);
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	f023 0310 	bic.w	r3, r3, #16
 800772a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	330c      	adds	r3, #12
 8007734:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8007738:	61fa      	str	r2, [r7, #28]
 800773a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800773c:	69b9      	ldr	r1, [r7, #24]
 800773e:	69fa      	ldr	r2, [r7, #28]
 8007740:	e841 2300 	strex	r3, r2, [r1]
 8007744:	617b      	str	r3, [r7, #20]
   return(result);
 8007746:	697b      	ldr	r3, [r7, #20]
 8007748:	2b00      	cmp	r3, #0
 800774a:	d1e3      	bne.n	8007714 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	2202      	movs	r2, #2
 8007750:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007752:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007756:	4619      	mov	r1, r3
 8007758:	6878      	ldr	r0, [r7, #4]
 800775a:	f000 f847 	bl	80077ec <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800775e:	e023      	b.n	80077a8 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007760:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007764:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007768:	2b00      	cmp	r3, #0
 800776a:	d009      	beq.n	8007780 <HAL_UART_IRQHandler+0x524>
 800776c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007770:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007774:	2b00      	cmp	r3, #0
 8007776:	d003      	beq.n	8007780 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8007778:	6878      	ldr	r0, [r7, #4]
 800777a:	f000 fadd 	bl	8007d38 <UART_Transmit_IT>
    return;
 800777e:	e014      	b.n	80077aa <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007780:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007784:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007788:	2b00      	cmp	r3, #0
 800778a:	d00e      	beq.n	80077aa <HAL_UART_IRQHandler+0x54e>
 800778c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007790:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007794:	2b00      	cmp	r3, #0
 8007796:	d008      	beq.n	80077aa <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8007798:	6878      	ldr	r0, [r7, #4]
 800779a:	f000 fb1d 	bl	8007dd8 <UART_EndTransmit_IT>
    return;
 800779e:	e004      	b.n	80077aa <HAL_UART_IRQHandler+0x54e>
    return;
 80077a0:	bf00      	nop
 80077a2:	e002      	b.n	80077aa <HAL_UART_IRQHandler+0x54e>
      return;
 80077a4:	bf00      	nop
 80077a6:	e000      	b.n	80077aa <HAL_UART_IRQHandler+0x54e>
      return;
 80077a8:	bf00      	nop
  }
}
 80077aa:	37e8      	adds	r7, #232	; 0xe8
 80077ac:	46bd      	mov	sp, r7
 80077ae:	bd80      	pop	{r7, pc}

080077b0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80077b0:	b480      	push	{r7}
 80077b2:	b083      	sub	sp, #12
 80077b4:	af00      	add	r7, sp, #0
 80077b6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80077b8:	bf00      	nop
 80077ba:	370c      	adds	r7, #12
 80077bc:	46bd      	mov	sp, r7
 80077be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077c2:	4770      	bx	lr

080077c4 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80077c4:	b480      	push	{r7}
 80077c6:	b083      	sub	sp, #12
 80077c8:	af00      	add	r7, sp, #0
 80077ca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80077cc:	bf00      	nop
 80077ce:	370c      	adds	r7, #12
 80077d0:	46bd      	mov	sp, r7
 80077d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077d6:	4770      	bx	lr

080077d8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80077d8:	b480      	push	{r7}
 80077da:	b083      	sub	sp, #12
 80077dc:	af00      	add	r7, sp, #0
 80077de:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80077e0:	bf00      	nop
 80077e2:	370c      	adds	r7, #12
 80077e4:	46bd      	mov	sp, r7
 80077e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ea:	4770      	bx	lr

080077ec <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80077ec:	b480      	push	{r7}
 80077ee:	b083      	sub	sp, #12
 80077f0:	af00      	add	r7, sp, #0
 80077f2:	6078      	str	r0, [r7, #4]
 80077f4:	460b      	mov	r3, r1
 80077f6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80077f8:	bf00      	nop
 80077fa:	370c      	adds	r7, #12
 80077fc:	46bd      	mov	sp, r7
 80077fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007802:	4770      	bx	lr

08007804 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007804:	b580      	push	{r7, lr}
 8007806:	b09c      	sub	sp, #112	; 0x70
 8007808:	af00      	add	r7, sp, #0
 800780a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007810:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800781c:	2b00      	cmp	r3, #0
 800781e:	d172      	bne.n	8007906 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8007820:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007822:	2200      	movs	r2, #0
 8007824:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007826:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	330c      	adds	r3, #12
 800782c:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800782e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007830:	e853 3f00 	ldrex	r3, [r3]
 8007834:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8007836:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007838:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800783c:	66bb      	str	r3, [r7, #104]	; 0x68
 800783e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	330c      	adds	r3, #12
 8007844:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8007846:	65ba      	str	r2, [r7, #88]	; 0x58
 8007848:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800784a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800784c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800784e:	e841 2300 	strex	r3, r2, [r1]
 8007852:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8007854:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007856:	2b00      	cmp	r3, #0
 8007858:	d1e5      	bne.n	8007826 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800785a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	3314      	adds	r3, #20
 8007860:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007862:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007864:	e853 3f00 	ldrex	r3, [r3]
 8007868:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800786a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800786c:	f023 0301 	bic.w	r3, r3, #1
 8007870:	667b      	str	r3, [r7, #100]	; 0x64
 8007872:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	3314      	adds	r3, #20
 8007878:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800787a:	647a      	str	r2, [r7, #68]	; 0x44
 800787c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800787e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007880:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007882:	e841 2300 	strex	r3, r2, [r1]
 8007886:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007888:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800788a:	2b00      	cmp	r3, #0
 800788c:	d1e5      	bne.n	800785a <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800788e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	3314      	adds	r3, #20
 8007894:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007896:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007898:	e853 3f00 	ldrex	r3, [r3]
 800789c:	623b      	str	r3, [r7, #32]
   return(result);
 800789e:	6a3b      	ldr	r3, [r7, #32]
 80078a0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80078a4:	663b      	str	r3, [r7, #96]	; 0x60
 80078a6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	3314      	adds	r3, #20
 80078ac:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80078ae:	633a      	str	r2, [r7, #48]	; 0x30
 80078b0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078b2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80078b4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80078b6:	e841 2300 	strex	r3, r2, [r1]
 80078ba:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80078bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d1e5      	bne.n	800788e <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80078c2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80078c4:	2220      	movs	r2, #32
 80078c6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80078ca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80078cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80078ce:	2b01      	cmp	r3, #1
 80078d0:	d119      	bne.n	8007906 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80078d2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	330c      	adds	r3, #12
 80078d8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078da:	693b      	ldr	r3, [r7, #16]
 80078dc:	e853 3f00 	ldrex	r3, [r3]
 80078e0:	60fb      	str	r3, [r7, #12]
   return(result);
 80078e2:	68fb      	ldr	r3, [r7, #12]
 80078e4:	f023 0310 	bic.w	r3, r3, #16
 80078e8:	65fb      	str	r3, [r7, #92]	; 0x5c
 80078ea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	330c      	adds	r3, #12
 80078f0:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80078f2:	61fa      	str	r2, [r7, #28]
 80078f4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078f6:	69b9      	ldr	r1, [r7, #24]
 80078f8:	69fa      	ldr	r2, [r7, #28]
 80078fa:	e841 2300 	strex	r3, r2, [r1]
 80078fe:	617b      	str	r3, [r7, #20]
   return(result);
 8007900:	697b      	ldr	r3, [r7, #20]
 8007902:	2b00      	cmp	r3, #0
 8007904:	d1e5      	bne.n	80078d2 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007906:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007908:	2200      	movs	r2, #0
 800790a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800790c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800790e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007910:	2b01      	cmp	r3, #1
 8007912:	d106      	bne.n	8007922 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007914:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007916:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007918:	4619      	mov	r1, r3
 800791a:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800791c:	f7ff ff66 	bl	80077ec <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007920:	e002      	b.n	8007928 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8007922:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8007924:	f7fb f866 	bl	80029f4 <HAL_UART_RxCpltCallback>
}
 8007928:	bf00      	nop
 800792a:	3770      	adds	r7, #112	; 0x70
 800792c:	46bd      	mov	sp, r7
 800792e:	bd80      	pop	{r7, pc}

08007930 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007930:	b580      	push	{r7, lr}
 8007932:	b084      	sub	sp, #16
 8007934:	af00      	add	r7, sp, #0
 8007936:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800793c:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	2201      	movs	r2, #1
 8007942:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007948:	2b01      	cmp	r3, #1
 800794a:	d108      	bne.n	800795e <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800794c:	68fb      	ldr	r3, [r7, #12]
 800794e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007950:	085b      	lsrs	r3, r3, #1
 8007952:	b29b      	uxth	r3, r3
 8007954:	4619      	mov	r1, r3
 8007956:	68f8      	ldr	r0, [r7, #12]
 8007958:	f7ff ff48 	bl	80077ec <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800795c:	e002      	b.n	8007964 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 800795e:	68f8      	ldr	r0, [r7, #12]
 8007960:	f7ff ff30 	bl	80077c4 <HAL_UART_RxHalfCpltCallback>
}
 8007964:	bf00      	nop
 8007966:	3710      	adds	r7, #16
 8007968:	46bd      	mov	sp, r7
 800796a:	bd80      	pop	{r7, pc}

0800796c <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800796c:	b580      	push	{r7, lr}
 800796e:	b084      	sub	sp, #16
 8007970:	af00      	add	r7, sp, #0
 8007972:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8007974:	2300      	movs	r3, #0
 8007976:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800797c:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800797e:	68bb      	ldr	r3, [r7, #8]
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	695b      	ldr	r3, [r3, #20]
 8007984:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007988:	2b80      	cmp	r3, #128	; 0x80
 800798a:	bf0c      	ite	eq
 800798c:	2301      	moveq	r3, #1
 800798e:	2300      	movne	r3, #0
 8007990:	b2db      	uxtb	r3, r3
 8007992:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8007994:	68bb      	ldr	r3, [r7, #8]
 8007996:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800799a:	b2db      	uxtb	r3, r3
 800799c:	2b21      	cmp	r3, #33	; 0x21
 800799e:	d108      	bne.n	80079b2 <UART_DMAError+0x46>
 80079a0:	68fb      	ldr	r3, [r7, #12]
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	d005      	beq.n	80079b2 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80079a6:	68bb      	ldr	r3, [r7, #8]
 80079a8:	2200      	movs	r2, #0
 80079aa:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 80079ac:	68b8      	ldr	r0, [r7, #8]
 80079ae:	f000 f927 	bl	8007c00 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80079b2:	68bb      	ldr	r3, [r7, #8]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	695b      	ldr	r3, [r3, #20]
 80079b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80079bc:	2b40      	cmp	r3, #64	; 0x40
 80079be:	bf0c      	ite	eq
 80079c0:	2301      	moveq	r3, #1
 80079c2:	2300      	movne	r3, #0
 80079c4:	b2db      	uxtb	r3, r3
 80079c6:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80079c8:	68bb      	ldr	r3, [r7, #8]
 80079ca:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80079ce:	b2db      	uxtb	r3, r3
 80079d0:	2b22      	cmp	r3, #34	; 0x22
 80079d2:	d108      	bne.n	80079e6 <UART_DMAError+0x7a>
 80079d4:	68fb      	ldr	r3, [r7, #12]
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	d005      	beq.n	80079e6 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80079da:	68bb      	ldr	r3, [r7, #8]
 80079dc:	2200      	movs	r2, #0
 80079de:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 80079e0:	68b8      	ldr	r0, [r7, #8]
 80079e2:	f000 f935 	bl	8007c50 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80079e6:	68bb      	ldr	r3, [r7, #8]
 80079e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80079ea:	f043 0210 	orr.w	r2, r3, #16
 80079ee:	68bb      	ldr	r3, [r7, #8]
 80079f0:	645a      	str	r2, [r3, #68]	; 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80079f2:	68b8      	ldr	r0, [r7, #8]
 80079f4:	f7ff fef0 	bl	80077d8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80079f8:	bf00      	nop
 80079fa:	3710      	adds	r7, #16
 80079fc:	46bd      	mov	sp, r7
 80079fe:	bd80      	pop	{r7, pc}

08007a00 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8007a00:	b580      	push	{r7, lr}
 8007a02:	b086      	sub	sp, #24
 8007a04:	af00      	add	r7, sp, #0
 8007a06:	60f8      	str	r0, [r7, #12]
 8007a08:	60b9      	str	r1, [r7, #8]
 8007a0a:	603b      	str	r3, [r7, #0]
 8007a0c:	4613      	mov	r3, r2
 8007a0e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007a10:	e03b      	b.n	8007a8a <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007a12:	6a3b      	ldr	r3, [r7, #32]
 8007a14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a18:	d037      	beq.n	8007a8a <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007a1a:	f7fc fa0d 	bl	8003e38 <HAL_GetTick>
 8007a1e:	4602      	mov	r2, r0
 8007a20:	683b      	ldr	r3, [r7, #0]
 8007a22:	1ad3      	subs	r3, r2, r3
 8007a24:	6a3a      	ldr	r2, [r7, #32]
 8007a26:	429a      	cmp	r2, r3
 8007a28:	d302      	bcc.n	8007a30 <UART_WaitOnFlagUntilTimeout+0x30>
 8007a2a:	6a3b      	ldr	r3, [r7, #32]
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	d101      	bne.n	8007a34 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007a30:	2303      	movs	r3, #3
 8007a32:	e03a      	b.n	8007aaa <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	68db      	ldr	r3, [r3, #12]
 8007a3a:	f003 0304 	and.w	r3, r3, #4
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	d023      	beq.n	8007a8a <UART_WaitOnFlagUntilTimeout+0x8a>
 8007a42:	68bb      	ldr	r3, [r7, #8]
 8007a44:	2b80      	cmp	r3, #128	; 0x80
 8007a46:	d020      	beq.n	8007a8a <UART_WaitOnFlagUntilTimeout+0x8a>
 8007a48:	68bb      	ldr	r3, [r7, #8]
 8007a4a:	2b40      	cmp	r3, #64	; 0x40
 8007a4c:	d01d      	beq.n	8007a8a <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007a4e:	68fb      	ldr	r3, [r7, #12]
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	f003 0308 	and.w	r3, r3, #8
 8007a58:	2b08      	cmp	r3, #8
 8007a5a:	d116      	bne.n	8007a8a <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8007a5c:	2300      	movs	r3, #0
 8007a5e:	617b      	str	r3, [r7, #20]
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	617b      	str	r3, [r7, #20]
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	685b      	ldr	r3, [r3, #4]
 8007a6e:	617b      	str	r3, [r7, #20]
 8007a70:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007a72:	68f8      	ldr	r0, [r7, #12]
 8007a74:	f000 f8ec 	bl	8007c50 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007a78:	68fb      	ldr	r3, [r7, #12]
 8007a7a:	2208      	movs	r2, #8
 8007a7c:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	2200      	movs	r2, #0
 8007a82:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8007a86:	2301      	movs	r3, #1
 8007a88:	e00f      	b.n	8007aaa <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	681a      	ldr	r2, [r3, #0]
 8007a90:	68bb      	ldr	r3, [r7, #8]
 8007a92:	4013      	ands	r3, r2
 8007a94:	68ba      	ldr	r2, [r7, #8]
 8007a96:	429a      	cmp	r2, r3
 8007a98:	bf0c      	ite	eq
 8007a9a:	2301      	moveq	r3, #1
 8007a9c:	2300      	movne	r3, #0
 8007a9e:	b2db      	uxtb	r3, r3
 8007aa0:	461a      	mov	r2, r3
 8007aa2:	79fb      	ldrb	r3, [r7, #7]
 8007aa4:	429a      	cmp	r2, r3
 8007aa6:	d0b4      	beq.n	8007a12 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007aa8:	2300      	movs	r3, #0
}
 8007aaa:	4618      	mov	r0, r3
 8007aac:	3718      	adds	r7, #24
 8007aae:	46bd      	mov	sp, r7
 8007ab0:	bd80      	pop	{r7, pc}
	...

08007ab4 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007ab4:	b580      	push	{r7, lr}
 8007ab6:	b098      	sub	sp, #96	; 0x60
 8007ab8:	af00      	add	r7, sp, #0
 8007aba:	60f8      	str	r0, [r7, #12]
 8007abc:	60b9      	str	r1, [r7, #8]
 8007abe:	4613      	mov	r3, r2
 8007ac0:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8007ac2:	68ba      	ldr	r2, [r7, #8]
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	88fa      	ldrh	r2, [r7, #6]
 8007acc:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	2200      	movs	r2, #0
 8007ad2:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	2222      	movs	r2, #34	; 0x22
 8007ad8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007ae0:	4a44      	ldr	r2, [pc, #272]	; (8007bf4 <UART_Start_Receive_DMA+0x140>)
 8007ae2:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007ae8:	4a43      	ldr	r2, [pc, #268]	; (8007bf8 <UART_Start_Receive_DMA+0x144>)
 8007aea:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8007aec:	68fb      	ldr	r3, [r7, #12]
 8007aee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007af0:	4a42      	ldr	r2, [pc, #264]	; (8007bfc <UART_Start_Receive_DMA+0x148>)
 8007af2:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007af8:	2200      	movs	r2, #0
 8007afa:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8007afc:	f107 0308 	add.w	r3, r7, #8
 8007b00:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	3304      	adds	r3, #4
 8007b0c:	4619      	mov	r1, r3
 8007b0e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007b10:	681a      	ldr	r2, [r3, #0]
 8007b12:	88fb      	ldrh	r3, [r7, #6]
 8007b14:	f7fc fb50 	bl	80041b8 <HAL_DMA_Start_IT>
 8007b18:	4603      	mov	r3, r0
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	d008      	beq.n	8007b30 <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	2210      	movs	r2, #16
 8007b22:	645a      	str	r2, [r3, #68]	; 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007b24:	68fb      	ldr	r3, [r7, #12]
 8007b26:	2220      	movs	r2, #32
 8007b28:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    return HAL_ERROR;
 8007b2c:	2301      	movs	r3, #1
 8007b2e:	e05d      	b.n	8007bec <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8007b30:	2300      	movs	r3, #0
 8007b32:	613b      	str	r3, [r7, #16]
 8007b34:	68fb      	ldr	r3, [r7, #12]
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	613b      	str	r3, [r7, #16]
 8007b3c:	68fb      	ldr	r3, [r7, #12]
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	685b      	ldr	r3, [r3, #4]
 8007b42:	613b      	str	r3, [r7, #16]
 8007b44:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8007b46:	68fb      	ldr	r3, [r7, #12]
 8007b48:	691b      	ldr	r3, [r3, #16]
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	d019      	beq.n	8007b82 <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007b4e:	68fb      	ldr	r3, [r7, #12]
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	330c      	adds	r3, #12
 8007b54:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b56:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007b58:	e853 3f00 	ldrex	r3, [r3]
 8007b5c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007b5e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007b60:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007b64:	65bb      	str	r3, [r7, #88]	; 0x58
 8007b66:	68fb      	ldr	r3, [r7, #12]
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	330c      	adds	r3, #12
 8007b6c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007b6e:	64fa      	str	r2, [r7, #76]	; 0x4c
 8007b70:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b72:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8007b74:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007b76:	e841 2300 	strex	r3, r2, [r1]
 8007b7a:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8007b7c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d1e5      	bne.n	8007b4e <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	3314      	adds	r3, #20
 8007b88:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b8c:	e853 3f00 	ldrex	r3, [r3]
 8007b90:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007b92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b94:	f043 0301 	orr.w	r3, r3, #1
 8007b98:	657b      	str	r3, [r7, #84]	; 0x54
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	3314      	adds	r3, #20
 8007ba0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8007ba2:	63ba      	str	r2, [r7, #56]	; 0x38
 8007ba4:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ba6:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8007ba8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007baa:	e841 2300 	strex	r3, r2, [r1]
 8007bae:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007bb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	d1e5      	bne.n	8007b82 <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	3314      	adds	r3, #20
 8007bbc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bbe:	69bb      	ldr	r3, [r7, #24]
 8007bc0:	e853 3f00 	ldrex	r3, [r3]
 8007bc4:	617b      	str	r3, [r7, #20]
   return(result);
 8007bc6:	697b      	ldr	r3, [r7, #20]
 8007bc8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007bcc:	653b      	str	r3, [r7, #80]	; 0x50
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	3314      	adds	r3, #20
 8007bd4:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8007bd6:	627a      	str	r2, [r7, #36]	; 0x24
 8007bd8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bda:	6a39      	ldr	r1, [r7, #32]
 8007bdc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007bde:	e841 2300 	strex	r3, r2, [r1]
 8007be2:	61fb      	str	r3, [r7, #28]
   return(result);
 8007be4:	69fb      	ldr	r3, [r7, #28]
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d1e5      	bne.n	8007bb6 <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 8007bea:	2300      	movs	r3, #0
}
 8007bec:	4618      	mov	r0, r3
 8007bee:	3760      	adds	r7, #96	; 0x60
 8007bf0:	46bd      	mov	sp, r7
 8007bf2:	bd80      	pop	{r7, pc}
 8007bf4:	08007805 	.word	0x08007805
 8007bf8:	08007931 	.word	0x08007931
 8007bfc:	0800796d 	.word	0x0800796d

08007c00 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007c00:	b480      	push	{r7}
 8007c02:	b089      	sub	sp, #36	; 0x24
 8007c04:	af00      	add	r7, sp, #0
 8007c06:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	330c      	adds	r3, #12
 8007c0e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	e853 3f00 	ldrex	r3, [r3]
 8007c16:	60bb      	str	r3, [r7, #8]
   return(result);
 8007c18:	68bb      	ldr	r3, [r7, #8]
 8007c1a:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8007c1e:	61fb      	str	r3, [r7, #28]
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	330c      	adds	r3, #12
 8007c26:	69fa      	ldr	r2, [r7, #28]
 8007c28:	61ba      	str	r2, [r7, #24]
 8007c2a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c2c:	6979      	ldr	r1, [r7, #20]
 8007c2e:	69ba      	ldr	r2, [r7, #24]
 8007c30:	e841 2300 	strex	r3, r2, [r1]
 8007c34:	613b      	str	r3, [r7, #16]
   return(result);
 8007c36:	693b      	ldr	r3, [r7, #16]
 8007c38:	2b00      	cmp	r3, #0
 8007c3a:	d1e5      	bne.n	8007c08 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	2220      	movs	r2, #32
 8007c40:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
}
 8007c44:	bf00      	nop
 8007c46:	3724      	adds	r7, #36	; 0x24
 8007c48:	46bd      	mov	sp, r7
 8007c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c4e:	4770      	bx	lr

08007c50 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007c50:	b480      	push	{r7}
 8007c52:	b095      	sub	sp, #84	; 0x54
 8007c54:	af00      	add	r7, sp, #0
 8007c56:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	330c      	adds	r3, #12
 8007c5e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c60:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007c62:	e853 3f00 	ldrex	r3, [r3]
 8007c66:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007c68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c6a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007c6e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	330c      	adds	r3, #12
 8007c76:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007c78:	643a      	str	r2, [r7, #64]	; 0x40
 8007c7a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c7c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007c7e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007c80:	e841 2300 	strex	r3, r2, [r1]
 8007c84:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007c86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	d1e5      	bne.n	8007c58 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	3314      	adds	r3, #20
 8007c92:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c94:	6a3b      	ldr	r3, [r7, #32]
 8007c96:	e853 3f00 	ldrex	r3, [r3]
 8007c9a:	61fb      	str	r3, [r7, #28]
   return(result);
 8007c9c:	69fb      	ldr	r3, [r7, #28]
 8007c9e:	f023 0301 	bic.w	r3, r3, #1
 8007ca2:	64bb      	str	r3, [r7, #72]	; 0x48
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	3314      	adds	r3, #20
 8007caa:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007cac:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007cae:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cb0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007cb2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007cb4:	e841 2300 	strex	r3, r2, [r1]
 8007cb8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007cba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	d1e5      	bne.n	8007c8c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007cc4:	2b01      	cmp	r3, #1
 8007cc6:	d119      	bne.n	8007cfc <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	330c      	adds	r3, #12
 8007cce:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	e853 3f00 	ldrex	r3, [r3]
 8007cd6:	60bb      	str	r3, [r7, #8]
   return(result);
 8007cd8:	68bb      	ldr	r3, [r7, #8]
 8007cda:	f023 0310 	bic.w	r3, r3, #16
 8007cde:	647b      	str	r3, [r7, #68]	; 0x44
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	330c      	adds	r3, #12
 8007ce6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007ce8:	61ba      	str	r2, [r7, #24]
 8007cea:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cec:	6979      	ldr	r1, [r7, #20]
 8007cee:	69ba      	ldr	r2, [r7, #24]
 8007cf0:	e841 2300 	strex	r3, r2, [r1]
 8007cf4:	613b      	str	r3, [r7, #16]
   return(result);
 8007cf6:	693b      	ldr	r3, [r7, #16]
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	d1e5      	bne.n	8007cc8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	2220      	movs	r2, #32
 8007d00:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	2200      	movs	r2, #0
 8007d08:	631a      	str	r2, [r3, #48]	; 0x30
}
 8007d0a:	bf00      	nop
 8007d0c:	3754      	adds	r7, #84	; 0x54
 8007d0e:	46bd      	mov	sp, r7
 8007d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d14:	4770      	bx	lr

08007d16 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007d16:	b580      	push	{r7, lr}
 8007d18:	b084      	sub	sp, #16
 8007d1a:	af00      	add	r7, sp, #0
 8007d1c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d22:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	2200      	movs	r2, #0
 8007d28:	85da      	strh	r2, [r3, #46]	; 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007d2a:	68f8      	ldr	r0, [r7, #12]
 8007d2c:	f7ff fd54 	bl	80077d8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007d30:	bf00      	nop
 8007d32:	3710      	adds	r7, #16
 8007d34:	46bd      	mov	sp, r7
 8007d36:	bd80      	pop	{r7, pc}

08007d38 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007d38:	b480      	push	{r7}
 8007d3a:	b085      	sub	sp, #20
 8007d3c:	af00      	add	r7, sp, #0
 8007d3e:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007d46:	b2db      	uxtb	r3, r3
 8007d48:	2b21      	cmp	r3, #33	; 0x21
 8007d4a:	d13e      	bne.n	8007dca <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	689b      	ldr	r3, [r3, #8]
 8007d50:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007d54:	d114      	bne.n	8007d80 <UART_Transmit_IT+0x48>
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	691b      	ldr	r3, [r3, #16]
 8007d5a:	2b00      	cmp	r3, #0
 8007d5c:	d110      	bne.n	8007d80 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	6a1b      	ldr	r3, [r3, #32]
 8007d62:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	881b      	ldrh	r3, [r3, #0]
 8007d68:	461a      	mov	r2, r3
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007d72:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	6a1b      	ldr	r3, [r3, #32]
 8007d78:	1c9a      	adds	r2, r3, #2
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	621a      	str	r2, [r3, #32]
 8007d7e:	e008      	b.n	8007d92 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	6a1b      	ldr	r3, [r3, #32]
 8007d84:	1c59      	adds	r1, r3, #1
 8007d86:	687a      	ldr	r2, [r7, #4]
 8007d88:	6211      	str	r1, [r2, #32]
 8007d8a:	781a      	ldrb	r2, [r3, #0]
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007d96:	b29b      	uxth	r3, r3
 8007d98:	3b01      	subs	r3, #1
 8007d9a:	b29b      	uxth	r3, r3
 8007d9c:	687a      	ldr	r2, [r7, #4]
 8007d9e:	4619      	mov	r1, r3
 8007da0:	84d1      	strh	r1, [r2, #38]	; 0x26
 8007da2:	2b00      	cmp	r3, #0
 8007da4:	d10f      	bne.n	8007dc6 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	68da      	ldr	r2, [r3, #12]
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007db4:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	68da      	ldr	r2, [r3, #12]
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007dc4:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007dc6:	2300      	movs	r3, #0
 8007dc8:	e000      	b.n	8007dcc <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007dca:	2302      	movs	r3, #2
  }
}
 8007dcc:	4618      	mov	r0, r3
 8007dce:	3714      	adds	r7, #20
 8007dd0:	46bd      	mov	sp, r7
 8007dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dd6:	4770      	bx	lr

08007dd8 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007dd8:	b580      	push	{r7, lr}
 8007dda:	b082      	sub	sp, #8
 8007ddc:	af00      	add	r7, sp, #0
 8007dde:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	68da      	ldr	r2, [r3, #12]
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007dee:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	2220      	movs	r2, #32
 8007df4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007df8:	6878      	ldr	r0, [r7, #4]
 8007dfa:	f7ff fcd9 	bl	80077b0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007dfe:	2300      	movs	r3, #0
}
 8007e00:	4618      	mov	r0, r3
 8007e02:	3708      	adds	r7, #8
 8007e04:	46bd      	mov	sp, r7
 8007e06:	bd80      	pop	{r7, pc}

08007e08 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007e08:	b580      	push	{r7, lr}
 8007e0a:	b08c      	sub	sp, #48	; 0x30
 8007e0c:	af00      	add	r7, sp, #0
 8007e0e:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8007e10:	2300      	movs	r3, #0
 8007e12:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint16_t *pdata16bits = NULL;
 8007e14:	2300      	movs	r3, #0
 8007e16:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8007e1e:	b2db      	uxtb	r3, r3
 8007e20:	2b22      	cmp	r3, #34	; 0x22
 8007e22:	f040 80aa 	bne.w	8007f7a <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	689b      	ldr	r3, [r3, #8]
 8007e2a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007e2e:	d115      	bne.n	8007e5c <UART_Receive_IT+0x54>
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	691b      	ldr	r3, [r3, #16]
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	d111      	bne.n	8007e5c <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007e3c:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	685b      	ldr	r3, [r3, #4]
 8007e44:	b29b      	uxth	r3, r3
 8007e46:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007e4a:	b29a      	uxth	r2, r3
 8007e4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e4e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007e54:	1c9a      	adds	r2, r3, #2
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	629a      	str	r2, [r3, #40]	; 0x28
 8007e5a:	e024      	b.n	8007ea6 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007e60:	62fb      	str	r3, [r7, #44]	; 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	689b      	ldr	r3, [r3, #8]
 8007e66:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007e6a:	d007      	beq.n	8007e7c <UART_Receive_IT+0x74>
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	689b      	ldr	r3, [r3, #8]
 8007e70:	2b00      	cmp	r3, #0
 8007e72:	d10a      	bne.n	8007e8a <UART_Receive_IT+0x82>
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	691b      	ldr	r3, [r3, #16]
 8007e78:	2b00      	cmp	r3, #0
 8007e7a:	d106      	bne.n	8007e8a <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	685b      	ldr	r3, [r3, #4]
 8007e82:	b2da      	uxtb	r2, r3
 8007e84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007e86:	701a      	strb	r2, [r3, #0]
 8007e88:	e008      	b.n	8007e9c <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	685b      	ldr	r3, [r3, #4]
 8007e90:	b2db      	uxtb	r3, r3
 8007e92:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007e96:	b2da      	uxtb	r2, r3
 8007e98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007e9a:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ea0:	1c5a      	adds	r2, r3, #1
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007eaa:	b29b      	uxth	r3, r3
 8007eac:	3b01      	subs	r3, #1
 8007eae:	b29b      	uxth	r3, r3
 8007eb0:	687a      	ldr	r2, [r7, #4]
 8007eb2:	4619      	mov	r1, r3
 8007eb4:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	d15d      	bne.n	8007f76 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	68da      	ldr	r2, [r3, #12]
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	f022 0220 	bic.w	r2, r2, #32
 8007ec8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	68da      	ldr	r2, [r3, #12]
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007ed8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	695a      	ldr	r2, [r3, #20]
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	f022 0201 	bic.w	r2, r2, #1
 8007ee8:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	2220      	movs	r2, #32
 8007eee:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	2200      	movs	r2, #0
 8007ef6:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007efc:	2b01      	cmp	r3, #1
 8007efe:	d135      	bne.n	8007f6c <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	2200      	movs	r2, #0
 8007f04:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	330c      	adds	r3, #12
 8007f0c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f0e:	697b      	ldr	r3, [r7, #20]
 8007f10:	e853 3f00 	ldrex	r3, [r3]
 8007f14:	613b      	str	r3, [r7, #16]
   return(result);
 8007f16:	693b      	ldr	r3, [r7, #16]
 8007f18:	f023 0310 	bic.w	r3, r3, #16
 8007f1c:	627b      	str	r3, [r7, #36]	; 0x24
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	330c      	adds	r3, #12
 8007f24:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007f26:	623a      	str	r2, [r7, #32]
 8007f28:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f2a:	69f9      	ldr	r1, [r7, #28]
 8007f2c:	6a3a      	ldr	r2, [r7, #32]
 8007f2e:	e841 2300 	strex	r3, r2, [r1]
 8007f32:	61bb      	str	r3, [r7, #24]
   return(result);
 8007f34:	69bb      	ldr	r3, [r7, #24]
 8007f36:	2b00      	cmp	r3, #0
 8007f38:	d1e5      	bne.n	8007f06 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	f003 0310 	and.w	r3, r3, #16
 8007f44:	2b10      	cmp	r3, #16
 8007f46:	d10a      	bne.n	8007f5e <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007f48:	2300      	movs	r3, #0
 8007f4a:	60fb      	str	r3, [r7, #12]
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	60fb      	str	r3, [r7, #12]
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	685b      	ldr	r3, [r3, #4]
 8007f5a:	60fb      	str	r3, [r7, #12]
 8007f5c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007f62:	4619      	mov	r1, r3
 8007f64:	6878      	ldr	r0, [r7, #4]
 8007f66:	f7ff fc41 	bl	80077ec <HAL_UARTEx_RxEventCallback>
 8007f6a:	e002      	b.n	8007f72 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8007f6c:	6878      	ldr	r0, [r7, #4]
 8007f6e:	f7fa fd41 	bl	80029f4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8007f72:	2300      	movs	r3, #0
 8007f74:	e002      	b.n	8007f7c <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8007f76:	2300      	movs	r3, #0
 8007f78:	e000      	b.n	8007f7c <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8007f7a:	2302      	movs	r3, #2
  }
}
 8007f7c:	4618      	mov	r0, r3
 8007f7e:	3730      	adds	r7, #48	; 0x30
 8007f80:	46bd      	mov	sp, r7
 8007f82:	bd80      	pop	{r7, pc}

08007f84 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007f84:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007f88:	b0c0      	sub	sp, #256	; 0x100
 8007f8a:	af00      	add	r7, sp, #0
 8007f8c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007f90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	691b      	ldr	r3, [r3, #16]
 8007f98:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8007f9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007fa0:	68d9      	ldr	r1, [r3, #12]
 8007fa2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007fa6:	681a      	ldr	r2, [r3, #0]
 8007fa8:	ea40 0301 	orr.w	r3, r0, r1
 8007fac:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007fae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007fb2:	689a      	ldr	r2, [r3, #8]
 8007fb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007fb8:	691b      	ldr	r3, [r3, #16]
 8007fba:	431a      	orrs	r2, r3
 8007fbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007fc0:	695b      	ldr	r3, [r3, #20]
 8007fc2:	431a      	orrs	r2, r3
 8007fc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007fc8:	69db      	ldr	r3, [r3, #28]
 8007fca:	4313      	orrs	r3, r2
 8007fcc:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007fd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	68db      	ldr	r3, [r3, #12]
 8007fd8:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8007fdc:	f021 010c 	bic.w	r1, r1, #12
 8007fe0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007fe4:	681a      	ldr	r2, [r3, #0]
 8007fe6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8007fea:	430b      	orrs	r3, r1
 8007fec:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007fee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	695b      	ldr	r3, [r3, #20]
 8007ff6:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8007ffa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007ffe:	6999      	ldr	r1, [r3, #24]
 8008000:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008004:	681a      	ldr	r2, [r3, #0]
 8008006:	ea40 0301 	orr.w	r3, r0, r1
 800800a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800800c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008010:	681a      	ldr	r2, [r3, #0]
 8008012:	4b8f      	ldr	r3, [pc, #572]	; (8008250 <UART_SetConfig+0x2cc>)
 8008014:	429a      	cmp	r2, r3
 8008016:	d005      	beq.n	8008024 <UART_SetConfig+0xa0>
 8008018:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800801c:	681a      	ldr	r2, [r3, #0]
 800801e:	4b8d      	ldr	r3, [pc, #564]	; (8008254 <UART_SetConfig+0x2d0>)
 8008020:	429a      	cmp	r2, r3
 8008022:	d104      	bne.n	800802e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008024:	f7fe fa2a 	bl	800647c <HAL_RCC_GetPCLK2Freq>
 8008028:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800802c:	e003      	b.n	8008036 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800802e:	f7fe fa11 	bl	8006454 <HAL_RCC_GetPCLK1Freq>
 8008032:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008036:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800803a:	69db      	ldr	r3, [r3, #28]
 800803c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008040:	f040 810c 	bne.w	800825c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008044:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008048:	2200      	movs	r2, #0
 800804a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800804e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8008052:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8008056:	4622      	mov	r2, r4
 8008058:	462b      	mov	r3, r5
 800805a:	1891      	adds	r1, r2, r2
 800805c:	65b9      	str	r1, [r7, #88]	; 0x58
 800805e:	415b      	adcs	r3, r3
 8008060:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008062:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8008066:	4621      	mov	r1, r4
 8008068:	eb12 0801 	adds.w	r8, r2, r1
 800806c:	4629      	mov	r1, r5
 800806e:	eb43 0901 	adc.w	r9, r3, r1
 8008072:	f04f 0200 	mov.w	r2, #0
 8008076:	f04f 0300 	mov.w	r3, #0
 800807a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800807e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008082:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008086:	4690      	mov	r8, r2
 8008088:	4699      	mov	r9, r3
 800808a:	4623      	mov	r3, r4
 800808c:	eb18 0303 	adds.w	r3, r8, r3
 8008090:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8008094:	462b      	mov	r3, r5
 8008096:	eb49 0303 	adc.w	r3, r9, r3
 800809a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800809e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80080a2:	685b      	ldr	r3, [r3, #4]
 80080a4:	2200      	movs	r2, #0
 80080a6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80080aa:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80080ae:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80080b2:	460b      	mov	r3, r1
 80080b4:	18db      	adds	r3, r3, r3
 80080b6:	653b      	str	r3, [r7, #80]	; 0x50
 80080b8:	4613      	mov	r3, r2
 80080ba:	eb42 0303 	adc.w	r3, r2, r3
 80080be:	657b      	str	r3, [r7, #84]	; 0x54
 80080c0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80080c4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80080c8:	f7f8 f8da 	bl	8000280 <__aeabi_uldivmod>
 80080cc:	4602      	mov	r2, r0
 80080ce:	460b      	mov	r3, r1
 80080d0:	4b61      	ldr	r3, [pc, #388]	; (8008258 <UART_SetConfig+0x2d4>)
 80080d2:	fba3 2302 	umull	r2, r3, r3, r2
 80080d6:	095b      	lsrs	r3, r3, #5
 80080d8:	011c      	lsls	r4, r3, #4
 80080da:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80080de:	2200      	movs	r2, #0
 80080e0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80080e4:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80080e8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80080ec:	4642      	mov	r2, r8
 80080ee:	464b      	mov	r3, r9
 80080f0:	1891      	adds	r1, r2, r2
 80080f2:	64b9      	str	r1, [r7, #72]	; 0x48
 80080f4:	415b      	adcs	r3, r3
 80080f6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80080f8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80080fc:	4641      	mov	r1, r8
 80080fe:	eb12 0a01 	adds.w	sl, r2, r1
 8008102:	4649      	mov	r1, r9
 8008104:	eb43 0b01 	adc.w	fp, r3, r1
 8008108:	f04f 0200 	mov.w	r2, #0
 800810c:	f04f 0300 	mov.w	r3, #0
 8008110:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008114:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008118:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800811c:	4692      	mov	sl, r2
 800811e:	469b      	mov	fp, r3
 8008120:	4643      	mov	r3, r8
 8008122:	eb1a 0303 	adds.w	r3, sl, r3
 8008126:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800812a:	464b      	mov	r3, r9
 800812c:	eb4b 0303 	adc.w	r3, fp, r3
 8008130:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8008134:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008138:	685b      	ldr	r3, [r3, #4]
 800813a:	2200      	movs	r2, #0
 800813c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008140:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8008144:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8008148:	460b      	mov	r3, r1
 800814a:	18db      	adds	r3, r3, r3
 800814c:	643b      	str	r3, [r7, #64]	; 0x40
 800814e:	4613      	mov	r3, r2
 8008150:	eb42 0303 	adc.w	r3, r2, r3
 8008154:	647b      	str	r3, [r7, #68]	; 0x44
 8008156:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800815a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800815e:	f7f8 f88f 	bl	8000280 <__aeabi_uldivmod>
 8008162:	4602      	mov	r2, r0
 8008164:	460b      	mov	r3, r1
 8008166:	4611      	mov	r1, r2
 8008168:	4b3b      	ldr	r3, [pc, #236]	; (8008258 <UART_SetConfig+0x2d4>)
 800816a:	fba3 2301 	umull	r2, r3, r3, r1
 800816e:	095b      	lsrs	r3, r3, #5
 8008170:	2264      	movs	r2, #100	; 0x64
 8008172:	fb02 f303 	mul.w	r3, r2, r3
 8008176:	1acb      	subs	r3, r1, r3
 8008178:	00db      	lsls	r3, r3, #3
 800817a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800817e:	4b36      	ldr	r3, [pc, #216]	; (8008258 <UART_SetConfig+0x2d4>)
 8008180:	fba3 2302 	umull	r2, r3, r3, r2
 8008184:	095b      	lsrs	r3, r3, #5
 8008186:	005b      	lsls	r3, r3, #1
 8008188:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800818c:	441c      	add	r4, r3
 800818e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008192:	2200      	movs	r2, #0
 8008194:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008198:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800819c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80081a0:	4642      	mov	r2, r8
 80081a2:	464b      	mov	r3, r9
 80081a4:	1891      	adds	r1, r2, r2
 80081a6:	63b9      	str	r1, [r7, #56]	; 0x38
 80081a8:	415b      	adcs	r3, r3
 80081aa:	63fb      	str	r3, [r7, #60]	; 0x3c
 80081ac:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80081b0:	4641      	mov	r1, r8
 80081b2:	1851      	adds	r1, r2, r1
 80081b4:	6339      	str	r1, [r7, #48]	; 0x30
 80081b6:	4649      	mov	r1, r9
 80081b8:	414b      	adcs	r3, r1
 80081ba:	637b      	str	r3, [r7, #52]	; 0x34
 80081bc:	f04f 0200 	mov.w	r2, #0
 80081c0:	f04f 0300 	mov.w	r3, #0
 80081c4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80081c8:	4659      	mov	r1, fp
 80081ca:	00cb      	lsls	r3, r1, #3
 80081cc:	4651      	mov	r1, sl
 80081ce:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80081d2:	4651      	mov	r1, sl
 80081d4:	00ca      	lsls	r2, r1, #3
 80081d6:	4610      	mov	r0, r2
 80081d8:	4619      	mov	r1, r3
 80081da:	4603      	mov	r3, r0
 80081dc:	4642      	mov	r2, r8
 80081de:	189b      	adds	r3, r3, r2
 80081e0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80081e4:	464b      	mov	r3, r9
 80081e6:	460a      	mov	r2, r1
 80081e8:	eb42 0303 	adc.w	r3, r2, r3
 80081ec:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80081f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80081f4:	685b      	ldr	r3, [r3, #4]
 80081f6:	2200      	movs	r2, #0
 80081f8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80081fc:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8008200:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8008204:	460b      	mov	r3, r1
 8008206:	18db      	adds	r3, r3, r3
 8008208:	62bb      	str	r3, [r7, #40]	; 0x28
 800820a:	4613      	mov	r3, r2
 800820c:	eb42 0303 	adc.w	r3, r2, r3
 8008210:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008212:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8008216:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800821a:	f7f8 f831 	bl	8000280 <__aeabi_uldivmod>
 800821e:	4602      	mov	r2, r0
 8008220:	460b      	mov	r3, r1
 8008222:	4b0d      	ldr	r3, [pc, #52]	; (8008258 <UART_SetConfig+0x2d4>)
 8008224:	fba3 1302 	umull	r1, r3, r3, r2
 8008228:	095b      	lsrs	r3, r3, #5
 800822a:	2164      	movs	r1, #100	; 0x64
 800822c:	fb01 f303 	mul.w	r3, r1, r3
 8008230:	1ad3      	subs	r3, r2, r3
 8008232:	00db      	lsls	r3, r3, #3
 8008234:	3332      	adds	r3, #50	; 0x32
 8008236:	4a08      	ldr	r2, [pc, #32]	; (8008258 <UART_SetConfig+0x2d4>)
 8008238:	fba2 2303 	umull	r2, r3, r2, r3
 800823c:	095b      	lsrs	r3, r3, #5
 800823e:	f003 0207 	and.w	r2, r3, #7
 8008242:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	4422      	add	r2, r4
 800824a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800824c:	e106      	b.n	800845c <UART_SetConfig+0x4d8>
 800824e:	bf00      	nop
 8008250:	40011000 	.word	0x40011000
 8008254:	40011400 	.word	0x40011400
 8008258:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800825c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008260:	2200      	movs	r2, #0
 8008262:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8008266:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800826a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800826e:	4642      	mov	r2, r8
 8008270:	464b      	mov	r3, r9
 8008272:	1891      	adds	r1, r2, r2
 8008274:	6239      	str	r1, [r7, #32]
 8008276:	415b      	adcs	r3, r3
 8008278:	627b      	str	r3, [r7, #36]	; 0x24
 800827a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800827e:	4641      	mov	r1, r8
 8008280:	1854      	adds	r4, r2, r1
 8008282:	4649      	mov	r1, r9
 8008284:	eb43 0501 	adc.w	r5, r3, r1
 8008288:	f04f 0200 	mov.w	r2, #0
 800828c:	f04f 0300 	mov.w	r3, #0
 8008290:	00eb      	lsls	r3, r5, #3
 8008292:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008296:	00e2      	lsls	r2, r4, #3
 8008298:	4614      	mov	r4, r2
 800829a:	461d      	mov	r5, r3
 800829c:	4643      	mov	r3, r8
 800829e:	18e3      	adds	r3, r4, r3
 80082a0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80082a4:	464b      	mov	r3, r9
 80082a6:	eb45 0303 	adc.w	r3, r5, r3
 80082aa:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80082ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80082b2:	685b      	ldr	r3, [r3, #4]
 80082b4:	2200      	movs	r2, #0
 80082b6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80082ba:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80082be:	f04f 0200 	mov.w	r2, #0
 80082c2:	f04f 0300 	mov.w	r3, #0
 80082c6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80082ca:	4629      	mov	r1, r5
 80082cc:	008b      	lsls	r3, r1, #2
 80082ce:	4621      	mov	r1, r4
 80082d0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80082d4:	4621      	mov	r1, r4
 80082d6:	008a      	lsls	r2, r1, #2
 80082d8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80082dc:	f7f7 ffd0 	bl	8000280 <__aeabi_uldivmod>
 80082e0:	4602      	mov	r2, r0
 80082e2:	460b      	mov	r3, r1
 80082e4:	4b60      	ldr	r3, [pc, #384]	; (8008468 <UART_SetConfig+0x4e4>)
 80082e6:	fba3 2302 	umull	r2, r3, r3, r2
 80082ea:	095b      	lsrs	r3, r3, #5
 80082ec:	011c      	lsls	r4, r3, #4
 80082ee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80082f2:	2200      	movs	r2, #0
 80082f4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80082f8:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80082fc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8008300:	4642      	mov	r2, r8
 8008302:	464b      	mov	r3, r9
 8008304:	1891      	adds	r1, r2, r2
 8008306:	61b9      	str	r1, [r7, #24]
 8008308:	415b      	adcs	r3, r3
 800830a:	61fb      	str	r3, [r7, #28]
 800830c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008310:	4641      	mov	r1, r8
 8008312:	1851      	adds	r1, r2, r1
 8008314:	6139      	str	r1, [r7, #16]
 8008316:	4649      	mov	r1, r9
 8008318:	414b      	adcs	r3, r1
 800831a:	617b      	str	r3, [r7, #20]
 800831c:	f04f 0200 	mov.w	r2, #0
 8008320:	f04f 0300 	mov.w	r3, #0
 8008324:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008328:	4659      	mov	r1, fp
 800832a:	00cb      	lsls	r3, r1, #3
 800832c:	4651      	mov	r1, sl
 800832e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008332:	4651      	mov	r1, sl
 8008334:	00ca      	lsls	r2, r1, #3
 8008336:	4610      	mov	r0, r2
 8008338:	4619      	mov	r1, r3
 800833a:	4603      	mov	r3, r0
 800833c:	4642      	mov	r2, r8
 800833e:	189b      	adds	r3, r3, r2
 8008340:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8008344:	464b      	mov	r3, r9
 8008346:	460a      	mov	r2, r1
 8008348:	eb42 0303 	adc.w	r3, r2, r3
 800834c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8008350:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008354:	685b      	ldr	r3, [r3, #4]
 8008356:	2200      	movs	r2, #0
 8008358:	67bb      	str	r3, [r7, #120]	; 0x78
 800835a:	67fa      	str	r2, [r7, #124]	; 0x7c
 800835c:	f04f 0200 	mov.w	r2, #0
 8008360:	f04f 0300 	mov.w	r3, #0
 8008364:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8008368:	4649      	mov	r1, r9
 800836a:	008b      	lsls	r3, r1, #2
 800836c:	4641      	mov	r1, r8
 800836e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008372:	4641      	mov	r1, r8
 8008374:	008a      	lsls	r2, r1, #2
 8008376:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800837a:	f7f7 ff81 	bl	8000280 <__aeabi_uldivmod>
 800837e:	4602      	mov	r2, r0
 8008380:	460b      	mov	r3, r1
 8008382:	4611      	mov	r1, r2
 8008384:	4b38      	ldr	r3, [pc, #224]	; (8008468 <UART_SetConfig+0x4e4>)
 8008386:	fba3 2301 	umull	r2, r3, r3, r1
 800838a:	095b      	lsrs	r3, r3, #5
 800838c:	2264      	movs	r2, #100	; 0x64
 800838e:	fb02 f303 	mul.w	r3, r2, r3
 8008392:	1acb      	subs	r3, r1, r3
 8008394:	011b      	lsls	r3, r3, #4
 8008396:	3332      	adds	r3, #50	; 0x32
 8008398:	4a33      	ldr	r2, [pc, #204]	; (8008468 <UART_SetConfig+0x4e4>)
 800839a:	fba2 2303 	umull	r2, r3, r2, r3
 800839e:	095b      	lsrs	r3, r3, #5
 80083a0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80083a4:	441c      	add	r4, r3
 80083a6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80083aa:	2200      	movs	r2, #0
 80083ac:	673b      	str	r3, [r7, #112]	; 0x70
 80083ae:	677a      	str	r2, [r7, #116]	; 0x74
 80083b0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80083b4:	4642      	mov	r2, r8
 80083b6:	464b      	mov	r3, r9
 80083b8:	1891      	adds	r1, r2, r2
 80083ba:	60b9      	str	r1, [r7, #8]
 80083bc:	415b      	adcs	r3, r3
 80083be:	60fb      	str	r3, [r7, #12]
 80083c0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80083c4:	4641      	mov	r1, r8
 80083c6:	1851      	adds	r1, r2, r1
 80083c8:	6039      	str	r1, [r7, #0]
 80083ca:	4649      	mov	r1, r9
 80083cc:	414b      	adcs	r3, r1
 80083ce:	607b      	str	r3, [r7, #4]
 80083d0:	f04f 0200 	mov.w	r2, #0
 80083d4:	f04f 0300 	mov.w	r3, #0
 80083d8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80083dc:	4659      	mov	r1, fp
 80083de:	00cb      	lsls	r3, r1, #3
 80083e0:	4651      	mov	r1, sl
 80083e2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80083e6:	4651      	mov	r1, sl
 80083e8:	00ca      	lsls	r2, r1, #3
 80083ea:	4610      	mov	r0, r2
 80083ec:	4619      	mov	r1, r3
 80083ee:	4603      	mov	r3, r0
 80083f0:	4642      	mov	r2, r8
 80083f2:	189b      	adds	r3, r3, r2
 80083f4:	66bb      	str	r3, [r7, #104]	; 0x68
 80083f6:	464b      	mov	r3, r9
 80083f8:	460a      	mov	r2, r1
 80083fa:	eb42 0303 	adc.w	r3, r2, r3
 80083fe:	66fb      	str	r3, [r7, #108]	; 0x6c
 8008400:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008404:	685b      	ldr	r3, [r3, #4]
 8008406:	2200      	movs	r2, #0
 8008408:	663b      	str	r3, [r7, #96]	; 0x60
 800840a:	667a      	str	r2, [r7, #100]	; 0x64
 800840c:	f04f 0200 	mov.w	r2, #0
 8008410:	f04f 0300 	mov.w	r3, #0
 8008414:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8008418:	4649      	mov	r1, r9
 800841a:	008b      	lsls	r3, r1, #2
 800841c:	4641      	mov	r1, r8
 800841e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008422:	4641      	mov	r1, r8
 8008424:	008a      	lsls	r2, r1, #2
 8008426:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800842a:	f7f7 ff29 	bl	8000280 <__aeabi_uldivmod>
 800842e:	4602      	mov	r2, r0
 8008430:	460b      	mov	r3, r1
 8008432:	4b0d      	ldr	r3, [pc, #52]	; (8008468 <UART_SetConfig+0x4e4>)
 8008434:	fba3 1302 	umull	r1, r3, r3, r2
 8008438:	095b      	lsrs	r3, r3, #5
 800843a:	2164      	movs	r1, #100	; 0x64
 800843c:	fb01 f303 	mul.w	r3, r1, r3
 8008440:	1ad3      	subs	r3, r2, r3
 8008442:	011b      	lsls	r3, r3, #4
 8008444:	3332      	adds	r3, #50	; 0x32
 8008446:	4a08      	ldr	r2, [pc, #32]	; (8008468 <UART_SetConfig+0x4e4>)
 8008448:	fba2 2303 	umull	r2, r3, r2, r3
 800844c:	095b      	lsrs	r3, r3, #5
 800844e:	f003 020f 	and.w	r2, r3, #15
 8008452:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	4422      	add	r2, r4
 800845a:	609a      	str	r2, [r3, #8]
}
 800845c:	bf00      	nop
 800845e:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8008462:	46bd      	mov	sp, r7
 8008464:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008468:	51eb851f 	.word	0x51eb851f

0800846c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800846c:	b480      	push	{r7}
 800846e:	b083      	sub	sp, #12
 8008470:	af00      	add	r7, sp, #0
 8008472:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	f103 0208 	add.w	r2, r3, #8
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	f04f 32ff 	mov.w	r2, #4294967295
 8008484:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	f103 0208 	add.w	r2, r3, #8
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	f103 0208 	add.w	r2, r3, #8
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	2200      	movs	r2, #0
 800849e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80084a0:	bf00      	nop
 80084a2:	370c      	adds	r7, #12
 80084a4:	46bd      	mov	sp, r7
 80084a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084aa:	4770      	bx	lr

080084ac <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80084ac:	b480      	push	{r7}
 80084ae:	b083      	sub	sp, #12
 80084b0:	af00      	add	r7, sp, #0
 80084b2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	2200      	movs	r2, #0
 80084b8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80084ba:	bf00      	nop
 80084bc:	370c      	adds	r7, #12
 80084be:	46bd      	mov	sp, r7
 80084c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084c4:	4770      	bx	lr

080084c6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80084c6:	b480      	push	{r7}
 80084c8:	b085      	sub	sp, #20
 80084ca:	af00      	add	r7, sp, #0
 80084cc:	6078      	str	r0, [r7, #4]
 80084ce:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	685b      	ldr	r3, [r3, #4]
 80084d4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80084d6:	683b      	ldr	r3, [r7, #0]
 80084d8:	68fa      	ldr	r2, [r7, #12]
 80084da:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80084dc:	68fb      	ldr	r3, [r7, #12]
 80084de:	689a      	ldr	r2, [r3, #8]
 80084e0:	683b      	ldr	r3, [r7, #0]
 80084e2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80084e4:	68fb      	ldr	r3, [r7, #12]
 80084e6:	689b      	ldr	r3, [r3, #8]
 80084e8:	683a      	ldr	r2, [r7, #0]
 80084ea:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80084ec:	68fb      	ldr	r3, [r7, #12]
 80084ee:	683a      	ldr	r2, [r7, #0]
 80084f0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80084f2:	683b      	ldr	r3, [r7, #0]
 80084f4:	687a      	ldr	r2, [r7, #4]
 80084f6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	1c5a      	adds	r2, r3, #1
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	601a      	str	r2, [r3, #0]
}
 8008502:	bf00      	nop
 8008504:	3714      	adds	r7, #20
 8008506:	46bd      	mov	sp, r7
 8008508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800850c:	4770      	bx	lr

0800850e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800850e:	b480      	push	{r7}
 8008510:	b085      	sub	sp, #20
 8008512:	af00      	add	r7, sp, #0
 8008514:	6078      	str	r0, [r7, #4]
 8008516:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8008518:	683b      	ldr	r3, [r7, #0]
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800851e:	68bb      	ldr	r3, [r7, #8]
 8008520:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008524:	d103      	bne.n	800852e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	691b      	ldr	r3, [r3, #16]
 800852a:	60fb      	str	r3, [r7, #12]
 800852c:	e00c      	b.n	8008548 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	3308      	adds	r3, #8
 8008532:	60fb      	str	r3, [r7, #12]
 8008534:	e002      	b.n	800853c <vListInsert+0x2e>
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	685b      	ldr	r3, [r3, #4]
 800853a:	60fb      	str	r3, [r7, #12]
 800853c:	68fb      	ldr	r3, [r7, #12]
 800853e:	685b      	ldr	r3, [r3, #4]
 8008540:	681b      	ldr	r3, [r3, #0]
 8008542:	68ba      	ldr	r2, [r7, #8]
 8008544:	429a      	cmp	r2, r3
 8008546:	d2f6      	bcs.n	8008536 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8008548:	68fb      	ldr	r3, [r7, #12]
 800854a:	685a      	ldr	r2, [r3, #4]
 800854c:	683b      	ldr	r3, [r7, #0]
 800854e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8008550:	683b      	ldr	r3, [r7, #0]
 8008552:	685b      	ldr	r3, [r3, #4]
 8008554:	683a      	ldr	r2, [r7, #0]
 8008556:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8008558:	683b      	ldr	r3, [r7, #0]
 800855a:	68fa      	ldr	r2, [r7, #12]
 800855c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	683a      	ldr	r2, [r7, #0]
 8008562:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8008564:	683b      	ldr	r3, [r7, #0]
 8008566:	687a      	ldr	r2, [r7, #4]
 8008568:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	1c5a      	adds	r2, r3, #1
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	601a      	str	r2, [r3, #0]
}
 8008574:	bf00      	nop
 8008576:	3714      	adds	r7, #20
 8008578:	46bd      	mov	sp, r7
 800857a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800857e:	4770      	bx	lr

08008580 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8008580:	b480      	push	{r7}
 8008582:	b085      	sub	sp, #20
 8008584:	af00      	add	r7, sp, #0
 8008586:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	691b      	ldr	r3, [r3, #16]
 800858c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	685b      	ldr	r3, [r3, #4]
 8008592:	687a      	ldr	r2, [r7, #4]
 8008594:	6892      	ldr	r2, [r2, #8]
 8008596:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	689b      	ldr	r3, [r3, #8]
 800859c:	687a      	ldr	r2, [r7, #4]
 800859e:	6852      	ldr	r2, [r2, #4]
 80085a0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80085a2:	68fb      	ldr	r3, [r7, #12]
 80085a4:	685b      	ldr	r3, [r3, #4]
 80085a6:	687a      	ldr	r2, [r7, #4]
 80085a8:	429a      	cmp	r2, r3
 80085aa:	d103      	bne.n	80085b4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	689a      	ldr	r2, [r3, #8]
 80085b0:	68fb      	ldr	r3, [r7, #12]
 80085b2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	2200      	movs	r2, #0
 80085b8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80085ba:	68fb      	ldr	r3, [r7, #12]
 80085bc:	681b      	ldr	r3, [r3, #0]
 80085be:	1e5a      	subs	r2, r3, #1
 80085c0:	68fb      	ldr	r3, [r7, #12]
 80085c2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80085c4:	68fb      	ldr	r3, [r7, #12]
 80085c6:	681b      	ldr	r3, [r3, #0]
}
 80085c8:	4618      	mov	r0, r3
 80085ca:	3714      	adds	r7, #20
 80085cc:	46bd      	mov	sp, r7
 80085ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085d2:	4770      	bx	lr

080085d4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80085d4:	b580      	push	{r7, lr}
 80085d6:	b084      	sub	sp, #16
 80085d8:	af00      	add	r7, sp, #0
 80085da:	6078      	str	r0, [r7, #4]
 80085dc:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80085e2:	68fb      	ldr	r3, [r7, #12]
 80085e4:	2b00      	cmp	r3, #0
 80085e6:	d10a      	bne.n	80085fe <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80085e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80085ec:	f383 8811 	msr	BASEPRI, r3
 80085f0:	f3bf 8f6f 	isb	sy
 80085f4:	f3bf 8f4f 	dsb	sy
 80085f8:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80085fa:	bf00      	nop
 80085fc:	e7fe      	b.n	80085fc <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80085fe:	f001 ff59 	bl	800a4b4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008602:	68fb      	ldr	r3, [r7, #12]
 8008604:	681a      	ldr	r2, [r3, #0]
 8008606:	68fb      	ldr	r3, [r7, #12]
 8008608:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800860a:	68f9      	ldr	r1, [r7, #12]
 800860c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800860e:	fb01 f303 	mul.w	r3, r1, r3
 8008612:	441a      	add	r2, r3
 8008614:	68fb      	ldr	r3, [r7, #12]
 8008616:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8008618:	68fb      	ldr	r3, [r7, #12]
 800861a:	2200      	movs	r2, #0
 800861c:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800861e:	68fb      	ldr	r3, [r7, #12]
 8008620:	681a      	ldr	r2, [r3, #0]
 8008622:	68fb      	ldr	r3, [r7, #12]
 8008624:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008626:	68fb      	ldr	r3, [r7, #12]
 8008628:	681a      	ldr	r2, [r3, #0]
 800862a:	68fb      	ldr	r3, [r7, #12]
 800862c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800862e:	3b01      	subs	r3, #1
 8008630:	68f9      	ldr	r1, [r7, #12]
 8008632:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8008634:	fb01 f303 	mul.w	r3, r1, r3
 8008638:	441a      	add	r2, r3
 800863a:	68fb      	ldr	r3, [r7, #12]
 800863c:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800863e:	68fb      	ldr	r3, [r7, #12]
 8008640:	22ff      	movs	r2, #255	; 0xff
 8008642:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8008646:	68fb      	ldr	r3, [r7, #12]
 8008648:	22ff      	movs	r2, #255	; 0xff
 800864a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800864e:	683b      	ldr	r3, [r7, #0]
 8008650:	2b00      	cmp	r3, #0
 8008652:	d114      	bne.n	800867e <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008654:	68fb      	ldr	r3, [r7, #12]
 8008656:	691b      	ldr	r3, [r3, #16]
 8008658:	2b00      	cmp	r3, #0
 800865a:	d01a      	beq.n	8008692 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800865c:	68fb      	ldr	r3, [r7, #12]
 800865e:	3310      	adds	r3, #16
 8008660:	4618      	mov	r0, r3
 8008662:	f001 f841 	bl	80096e8 <xTaskRemoveFromEventList>
 8008666:	4603      	mov	r3, r0
 8008668:	2b00      	cmp	r3, #0
 800866a:	d012      	beq.n	8008692 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800866c:	4b0c      	ldr	r3, [pc, #48]	; (80086a0 <xQueueGenericReset+0xcc>)
 800866e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008672:	601a      	str	r2, [r3, #0]
 8008674:	f3bf 8f4f 	dsb	sy
 8008678:	f3bf 8f6f 	isb	sy
 800867c:	e009      	b.n	8008692 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800867e:	68fb      	ldr	r3, [r7, #12]
 8008680:	3310      	adds	r3, #16
 8008682:	4618      	mov	r0, r3
 8008684:	f7ff fef2 	bl	800846c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8008688:	68fb      	ldr	r3, [r7, #12]
 800868a:	3324      	adds	r3, #36	; 0x24
 800868c:	4618      	mov	r0, r3
 800868e:	f7ff feed 	bl	800846c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8008692:	f001 ff3f 	bl	800a514 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8008696:	2301      	movs	r3, #1
}
 8008698:	4618      	mov	r0, r3
 800869a:	3710      	adds	r7, #16
 800869c:	46bd      	mov	sp, r7
 800869e:	bd80      	pop	{r7, pc}
 80086a0:	e000ed04 	.word	0xe000ed04

080086a4 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80086a4:	b580      	push	{r7, lr}
 80086a6:	b08a      	sub	sp, #40	; 0x28
 80086a8:	af02      	add	r7, sp, #8
 80086aa:	60f8      	str	r0, [r7, #12]
 80086ac:	60b9      	str	r1, [r7, #8]
 80086ae:	4613      	mov	r3, r2
 80086b0:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80086b2:	68fb      	ldr	r3, [r7, #12]
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	d10a      	bne.n	80086ce <xQueueGenericCreate+0x2a>
	__asm volatile
 80086b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80086bc:	f383 8811 	msr	BASEPRI, r3
 80086c0:	f3bf 8f6f 	isb	sy
 80086c4:	f3bf 8f4f 	dsb	sy
 80086c8:	613b      	str	r3, [r7, #16]
}
 80086ca:	bf00      	nop
 80086cc:	e7fe      	b.n	80086cc <xQueueGenericCreate+0x28>

		if( uxItemSize == ( UBaseType_t ) 0 )
 80086ce:	68bb      	ldr	r3, [r7, #8]
 80086d0:	2b00      	cmp	r3, #0
 80086d2:	d102      	bne.n	80086da <xQueueGenericCreate+0x36>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 80086d4:	2300      	movs	r3, #0
 80086d6:	61fb      	str	r3, [r7, #28]
 80086d8:	e004      	b.n	80086e4 <xQueueGenericCreate+0x40>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80086da:	68fb      	ldr	r3, [r7, #12]
 80086dc:	68ba      	ldr	r2, [r7, #8]
 80086de:	fb02 f303 	mul.w	r3, r2, r3
 80086e2:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80086e4:	69fb      	ldr	r3, [r7, #28]
 80086e6:	3350      	adds	r3, #80	; 0x50
 80086e8:	4618      	mov	r0, r3
 80086ea:	f002 f805 	bl	800a6f8 <pvPortMalloc>
 80086ee:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80086f0:	69bb      	ldr	r3, [r7, #24]
 80086f2:	2b00      	cmp	r3, #0
 80086f4:	d00d      	beq.n	8008712 <xQueueGenericCreate+0x6e>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80086f6:	69bb      	ldr	r3, [r7, #24]
 80086f8:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80086fa:	697b      	ldr	r3, [r7, #20]
 80086fc:	3350      	adds	r3, #80	; 0x50
 80086fe:	617b      	str	r3, [r7, #20]
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008700:	79fa      	ldrb	r2, [r7, #7]
 8008702:	69bb      	ldr	r3, [r7, #24]
 8008704:	9300      	str	r3, [sp, #0]
 8008706:	4613      	mov	r3, r2
 8008708:	697a      	ldr	r2, [r7, #20]
 800870a:	68b9      	ldr	r1, [r7, #8]
 800870c:	68f8      	ldr	r0, [r7, #12]
 800870e:	f000 f805 	bl	800871c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8008712:	69bb      	ldr	r3, [r7, #24]
	}
 8008714:	4618      	mov	r0, r3
 8008716:	3720      	adds	r7, #32
 8008718:	46bd      	mov	sp, r7
 800871a:	bd80      	pop	{r7, pc}

0800871c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800871c:	b580      	push	{r7, lr}
 800871e:	b084      	sub	sp, #16
 8008720:	af00      	add	r7, sp, #0
 8008722:	60f8      	str	r0, [r7, #12]
 8008724:	60b9      	str	r1, [r7, #8]
 8008726:	607a      	str	r2, [r7, #4]
 8008728:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800872a:	68bb      	ldr	r3, [r7, #8]
 800872c:	2b00      	cmp	r3, #0
 800872e:	d103      	bne.n	8008738 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8008730:	69bb      	ldr	r3, [r7, #24]
 8008732:	69ba      	ldr	r2, [r7, #24]
 8008734:	601a      	str	r2, [r3, #0]
 8008736:	e002      	b.n	800873e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8008738:	69bb      	ldr	r3, [r7, #24]
 800873a:	687a      	ldr	r2, [r7, #4]
 800873c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800873e:	69bb      	ldr	r3, [r7, #24]
 8008740:	68fa      	ldr	r2, [r7, #12]
 8008742:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8008744:	69bb      	ldr	r3, [r7, #24]
 8008746:	68ba      	ldr	r2, [r7, #8]
 8008748:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800874a:	2101      	movs	r1, #1
 800874c:	69b8      	ldr	r0, [r7, #24]
 800874e:	f7ff ff41 	bl	80085d4 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8008752:	69bb      	ldr	r3, [r7, #24]
 8008754:	78fa      	ldrb	r2, [r7, #3]
 8008756:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800875a:	bf00      	nop
 800875c:	3710      	adds	r7, #16
 800875e:	46bd      	mov	sp, r7
 8008760:	bd80      	pop	{r7, pc}
	...

08008764 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8008764:	b580      	push	{r7, lr}
 8008766:	b08e      	sub	sp, #56	; 0x38
 8008768:	af00      	add	r7, sp, #0
 800876a:	60f8      	str	r0, [r7, #12]
 800876c:	60b9      	str	r1, [r7, #8]
 800876e:	607a      	str	r2, [r7, #4]
 8008770:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8008772:	2300      	movs	r3, #0
 8008774:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008776:	68fb      	ldr	r3, [r7, #12]
 8008778:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800877a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800877c:	2b00      	cmp	r3, #0
 800877e:	d10a      	bne.n	8008796 <xQueueGenericSend+0x32>
	__asm volatile
 8008780:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008784:	f383 8811 	msr	BASEPRI, r3
 8008788:	f3bf 8f6f 	isb	sy
 800878c:	f3bf 8f4f 	dsb	sy
 8008790:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8008792:	bf00      	nop
 8008794:	e7fe      	b.n	8008794 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008796:	68bb      	ldr	r3, [r7, #8]
 8008798:	2b00      	cmp	r3, #0
 800879a:	d103      	bne.n	80087a4 <xQueueGenericSend+0x40>
 800879c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800879e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80087a0:	2b00      	cmp	r3, #0
 80087a2:	d101      	bne.n	80087a8 <xQueueGenericSend+0x44>
 80087a4:	2301      	movs	r3, #1
 80087a6:	e000      	b.n	80087aa <xQueueGenericSend+0x46>
 80087a8:	2300      	movs	r3, #0
 80087aa:	2b00      	cmp	r3, #0
 80087ac:	d10a      	bne.n	80087c4 <xQueueGenericSend+0x60>
	__asm volatile
 80087ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80087b2:	f383 8811 	msr	BASEPRI, r3
 80087b6:	f3bf 8f6f 	isb	sy
 80087ba:	f3bf 8f4f 	dsb	sy
 80087be:	627b      	str	r3, [r7, #36]	; 0x24
}
 80087c0:	bf00      	nop
 80087c2:	e7fe      	b.n	80087c2 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80087c4:	683b      	ldr	r3, [r7, #0]
 80087c6:	2b02      	cmp	r3, #2
 80087c8:	d103      	bne.n	80087d2 <xQueueGenericSend+0x6e>
 80087ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80087cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80087ce:	2b01      	cmp	r3, #1
 80087d0:	d101      	bne.n	80087d6 <xQueueGenericSend+0x72>
 80087d2:	2301      	movs	r3, #1
 80087d4:	e000      	b.n	80087d8 <xQueueGenericSend+0x74>
 80087d6:	2300      	movs	r3, #0
 80087d8:	2b00      	cmp	r3, #0
 80087da:	d10a      	bne.n	80087f2 <xQueueGenericSend+0x8e>
	__asm volatile
 80087dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80087e0:	f383 8811 	msr	BASEPRI, r3
 80087e4:	f3bf 8f6f 	isb	sy
 80087e8:	f3bf 8f4f 	dsb	sy
 80087ec:	623b      	str	r3, [r7, #32]
}
 80087ee:	bf00      	nop
 80087f0:	e7fe      	b.n	80087f0 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80087f2:	f001 f915 	bl	8009a20 <xTaskGetSchedulerState>
 80087f6:	4603      	mov	r3, r0
 80087f8:	2b00      	cmp	r3, #0
 80087fa:	d102      	bne.n	8008802 <xQueueGenericSend+0x9e>
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	2b00      	cmp	r3, #0
 8008800:	d101      	bne.n	8008806 <xQueueGenericSend+0xa2>
 8008802:	2301      	movs	r3, #1
 8008804:	e000      	b.n	8008808 <xQueueGenericSend+0xa4>
 8008806:	2300      	movs	r3, #0
 8008808:	2b00      	cmp	r3, #0
 800880a:	d10a      	bne.n	8008822 <xQueueGenericSend+0xbe>
	__asm volatile
 800880c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008810:	f383 8811 	msr	BASEPRI, r3
 8008814:	f3bf 8f6f 	isb	sy
 8008818:	f3bf 8f4f 	dsb	sy
 800881c:	61fb      	str	r3, [r7, #28]
}
 800881e:	bf00      	nop
 8008820:	e7fe      	b.n	8008820 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008822:	f001 fe47 	bl	800a4b4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008826:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008828:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800882a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800882c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800882e:	429a      	cmp	r2, r3
 8008830:	d302      	bcc.n	8008838 <xQueueGenericSend+0xd4>
 8008832:	683b      	ldr	r3, [r7, #0]
 8008834:	2b02      	cmp	r3, #2
 8008836:	d129      	bne.n	800888c <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008838:	683a      	ldr	r2, [r7, #0]
 800883a:	68b9      	ldr	r1, [r7, #8]
 800883c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800883e:	f000 fa07 	bl	8008c50 <prvCopyDataToQueue>
 8008842:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008844:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008846:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008848:	2b00      	cmp	r3, #0
 800884a:	d010      	beq.n	800886e <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800884c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800884e:	3324      	adds	r3, #36	; 0x24
 8008850:	4618      	mov	r0, r3
 8008852:	f000 ff49 	bl	80096e8 <xTaskRemoveFromEventList>
 8008856:	4603      	mov	r3, r0
 8008858:	2b00      	cmp	r3, #0
 800885a:	d013      	beq.n	8008884 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800885c:	4b3f      	ldr	r3, [pc, #252]	; (800895c <xQueueGenericSend+0x1f8>)
 800885e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008862:	601a      	str	r2, [r3, #0]
 8008864:	f3bf 8f4f 	dsb	sy
 8008868:	f3bf 8f6f 	isb	sy
 800886c:	e00a      	b.n	8008884 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800886e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008870:	2b00      	cmp	r3, #0
 8008872:	d007      	beq.n	8008884 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8008874:	4b39      	ldr	r3, [pc, #228]	; (800895c <xQueueGenericSend+0x1f8>)
 8008876:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800887a:	601a      	str	r2, [r3, #0]
 800887c:	f3bf 8f4f 	dsb	sy
 8008880:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8008884:	f001 fe46 	bl	800a514 <vPortExitCritical>
				return pdPASS;
 8008888:	2301      	movs	r3, #1
 800888a:	e063      	b.n	8008954 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	2b00      	cmp	r3, #0
 8008890:	d103      	bne.n	800889a <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008892:	f001 fe3f 	bl	800a514 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8008896:	2300      	movs	r3, #0
 8008898:	e05c      	b.n	8008954 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800889a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800889c:	2b00      	cmp	r3, #0
 800889e:	d106      	bne.n	80088ae <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80088a0:	f107 0314 	add.w	r3, r7, #20
 80088a4:	4618      	mov	r0, r3
 80088a6:	f000 ff81 	bl	80097ac <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80088aa:	2301      	movs	r3, #1
 80088ac:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80088ae:	f001 fe31 	bl	800a514 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80088b2:	f000 fcfb 	bl	80092ac <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80088b6:	f001 fdfd 	bl	800a4b4 <vPortEnterCritical>
 80088ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80088bc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80088c0:	b25b      	sxtb	r3, r3
 80088c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80088c6:	d103      	bne.n	80088d0 <xQueueGenericSend+0x16c>
 80088c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80088ca:	2200      	movs	r2, #0
 80088cc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80088d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80088d2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80088d6:	b25b      	sxtb	r3, r3
 80088d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80088dc:	d103      	bne.n	80088e6 <xQueueGenericSend+0x182>
 80088de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80088e0:	2200      	movs	r2, #0
 80088e2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80088e6:	f001 fe15 	bl	800a514 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80088ea:	1d3a      	adds	r2, r7, #4
 80088ec:	f107 0314 	add.w	r3, r7, #20
 80088f0:	4611      	mov	r1, r2
 80088f2:	4618      	mov	r0, r3
 80088f4:	f000 ff70 	bl	80097d8 <xTaskCheckForTimeOut>
 80088f8:	4603      	mov	r3, r0
 80088fa:	2b00      	cmp	r3, #0
 80088fc:	d124      	bne.n	8008948 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80088fe:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008900:	f000 fa9e 	bl	8008e40 <prvIsQueueFull>
 8008904:	4603      	mov	r3, r0
 8008906:	2b00      	cmp	r3, #0
 8008908:	d018      	beq.n	800893c <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800890a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800890c:	3310      	adds	r3, #16
 800890e:	687a      	ldr	r2, [r7, #4]
 8008910:	4611      	mov	r1, r2
 8008912:	4618      	mov	r0, r3
 8008914:	f000 fe98 	bl	8009648 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8008918:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800891a:	f000 fa29 	bl	8008d70 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800891e:	f000 fcd3 	bl	80092c8 <xTaskResumeAll>
 8008922:	4603      	mov	r3, r0
 8008924:	2b00      	cmp	r3, #0
 8008926:	f47f af7c 	bne.w	8008822 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800892a:	4b0c      	ldr	r3, [pc, #48]	; (800895c <xQueueGenericSend+0x1f8>)
 800892c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008930:	601a      	str	r2, [r3, #0]
 8008932:	f3bf 8f4f 	dsb	sy
 8008936:	f3bf 8f6f 	isb	sy
 800893a:	e772      	b.n	8008822 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800893c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800893e:	f000 fa17 	bl	8008d70 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008942:	f000 fcc1 	bl	80092c8 <xTaskResumeAll>
 8008946:	e76c      	b.n	8008822 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8008948:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800894a:	f000 fa11 	bl	8008d70 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800894e:	f000 fcbb 	bl	80092c8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8008952:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8008954:	4618      	mov	r0, r3
 8008956:	3738      	adds	r7, #56	; 0x38
 8008958:	46bd      	mov	sp, r7
 800895a:	bd80      	pop	{r7, pc}
 800895c:	e000ed04 	.word	0xe000ed04

08008960 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8008960:	b580      	push	{r7, lr}
 8008962:	b08e      	sub	sp, #56	; 0x38
 8008964:	af00      	add	r7, sp, #0
 8008966:	60f8      	str	r0, [r7, #12]
 8008968:	60b9      	str	r1, [r7, #8]
 800896a:	607a      	str	r2, [r7, #4]
 800896c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800896e:	68fb      	ldr	r3, [r7, #12]
 8008970:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8008972:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008974:	2b00      	cmp	r3, #0
 8008976:	d10a      	bne.n	800898e <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8008978:	f04f 0350 	mov.w	r3, #80	; 0x50
 800897c:	f383 8811 	msr	BASEPRI, r3
 8008980:	f3bf 8f6f 	isb	sy
 8008984:	f3bf 8f4f 	dsb	sy
 8008988:	627b      	str	r3, [r7, #36]	; 0x24
}
 800898a:	bf00      	nop
 800898c:	e7fe      	b.n	800898c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800898e:	68bb      	ldr	r3, [r7, #8]
 8008990:	2b00      	cmp	r3, #0
 8008992:	d103      	bne.n	800899c <xQueueGenericSendFromISR+0x3c>
 8008994:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008996:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008998:	2b00      	cmp	r3, #0
 800899a:	d101      	bne.n	80089a0 <xQueueGenericSendFromISR+0x40>
 800899c:	2301      	movs	r3, #1
 800899e:	e000      	b.n	80089a2 <xQueueGenericSendFromISR+0x42>
 80089a0:	2300      	movs	r3, #0
 80089a2:	2b00      	cmp	r3, #0
 80089a4:	d10a      	bne.n	80089bc <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 80089a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80089aa:	f383 8811 	msr	BASEPRI, r3
 80089ae:	f3bf 8f6f 	isb	sy
 80089b2:	f3bf 8f4f 	dsb	sy
 80089b6:	623b      	str	r3, [r7, #32]
}
 80089b8:	bf00      	nop
 80089ba:	e7fe      	b.n	80089ba <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80089bc:	683b      	ldr	r3, [r7, #0]
 80089be:	2b02      	cmp	r3, #2
 80089c0:	d103      	bne.n	80089ca <xQueueGenericSendFromISR+0x6a>
 80089c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80089c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80089c6:	2b01      	cmp	r3, #1
 80089c8:	d101      	bne.n	80089ce <xQueueGenericSendFromISR+0x6e>
 80089ca:	2301      	movs	r3, #1
 80089cc:	e000      	b.n	80089d0 <xQueueGenericSendFromISR+0x70>
 80089ce:	2300      	movs	r3, #0
 80089d0:	2b00      	cmp	r3, #0
 80089d2:	d10a      	bne.n	80089ea <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 80089d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80089d8:	f383 8811 	msr	BASEPRI, r3
 80089dc:	f3bf 8f6f 	isb	sy
 80089e0:	f3bf 8f4f 	dsb	sy
 80089e4:	61fb      	str	r3, [r7, #28]
}
 80089e6:	bf00      	nop
 80089e8:	e7fe      	b.n	80089e8 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80089ea:	f001 fe45 	bl	800a678 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80089ee:	f3ef 8211 	mrs	r2, BASEPRI
 80089f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80089f6:	f383 8811 	msr	BASEPRI, r3
 80089fa:	f3bf 8f6f 	isb	sy
 80089fe:	f3bf 8f4f 	dsb	sy
 8008a02:	61ba      	str	r2, [r7, #24]
 8008a04:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8008a06:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008a08:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008a0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a0c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008a0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a10:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008a12:	429a      	cmp	r2, r3
 8008a14:	d302      	bcc.n	8008a1c <xQueueGenericSendFromISR+0xbc>
 8008a16:	683b      	ldr	r3, [r7, #0]
 8008a18:	2b02      	cmp	r3, #2
 8008a1a:	d12c      	bne.n	8008a76 <xQueueGenericSendFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8008a1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a1e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008a22:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008a26:	683a      	ldr	r2, [r7, #0]
 8008a28:	68b9      	ldr	r1, [r7, #8]
 8008a2a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008a2c:	f000 f910 	bl	8008c50 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8008a30:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8008a34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a38:	d112      	bne.n	8008a60 <xQueueGenericSendFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008a3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a3e:	2b00      	cmp	r3, #0
 8008a40:	d016      	beq.n	8008a70 <xQueueGenericSendFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008a42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a44:	3324      	adds	r3, #36	; 0x24
 8008a46:	4618      	mov	r0, r3
 8008a48:	f000 fe4e 	bl	80096e8 <xTaskRemoveFromEventList>
 8008a4c:	4603      	mov	r3, r0
 8008a4e:	2b00      	cmp	r3, #0
 8008a50:	d00e      	beq.n	8008a70 <xQueueGenericSendFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	2b00      	cmp	r3, #0
 8008a56:	d00b      	beq.n	8008a70 <xQueueGenericSendFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	2201      	movs	r2, #1
 8008a5c:	601a      	str	r2, [r3, #0]
 8008a5e:	e007      	b.n	8008a70 <xQueueGenericSendFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8008a60:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8008a64:	3301      	adds	r3, #1
 8008a66:	b2db      	uxtb	r3, r3
 8008a68:	b25a      	sxtb	r2, r3
 8008a6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a6c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8008a70:	2301      	movs	r3, #1
 8008a72:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8008a74:	e001      	b.n	8008a7a <xQueueGenericSendFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8008a76:	2300      	movs	r3, #0
 8008a78:	637b      	str	r3, [r7, #52]	; 0x34
 8008a7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a7c:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8008a7e:	693b      	ldr	r3, [r7, #16]
 8008a80:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8008a84:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008a86:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8008a88:	4618      	mov	r0, r3
 8008a8a:	3738      	adds	r7, #56	; 0x38
 8008a8c:	46bd      	mov	sp, r7
 8008a8e:	bd80      	pop	{r7, pc}

08008a90 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8008a90:	b580      	push	{r7, lr}
 8008a92:	b08c      	sub	sp, #48	; 0x30
 8008a94:	af00      	add	r7, sp, #0
 8008a96:	60f8      	str	r0, [r7, #12]
 8008a98:	60b9      	str	r1, [r7, #8]
 8008a9a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8008a9c:	2300      	movs	r3, #0
 8008a9e:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008aa0:	68fb      	ldr	r3, [r7, #12]
 8008aa2:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8008aa4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008aa6:	2b00      	cmp	r3, #0
 8008aa8:	d10a      	bne.n	8008ac0 <xQueueReceive+0x30>
	__asm volatile
 8008aaa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008aae:	f383 8811 	msr	BASEPRI, r3
 8008ab2:	f3bf 8f6f 	isb	sy
 8008ab6:	f3bf 8f4f 	dsb	sy
 8008aba:	623b      	str	r3, [r7, #32]
}
 8008abc:	bf00      	nop
 8008abe:	e7fe      	b.n	8008abe <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008ac0:	68bb      	ldr	r3, [r7, #8]
 8008ac2:	2b00      	cmp	r3, #0
 8008ac4:	d103      	bne.n	8008ace <xQueueReceive+0x3e>
 8008ac6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ac8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008aca:	2b00      	cmp	r3, #0
 8008acc:	d101      	bne.n	8008ad2 <xQueueReceive+0x42>
 8008ace:	2301      	movs	r3, #1
 8008ad0:	e000      	b.n	8008ad4 <xQueueReceive+0x44>
 8008ad2:	2300      	movs	r3, #0
 8008ad4:	2b00      	cmp	r3, #0
 8008ad6:	d10a      	bne.n	8008aee <xQueueReceive+0x5e>
	__asm volatile
 8008ad8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008adc:	f383 8811 	msr	BASEPRI, r3
 8008ae0:	f3bf 8f6f 	isb	sy
 8008ae4:	f3bf 8f4f 	dsb	sy
 8008ae8:	61fb      	str	r3, [r7, #28]
}
 8008aea:	bf00      	nop
 8008aec:	e7fe      	b.n	8008aec <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008aee:	f000 ff97 	bl	8009a20 <xTaskGetSchedulerState>
 8008af2:	4603      	mov	r3, r0
 8008af4:	2b00      	cmp	r3, #0
 8008af6:	d102      	bne.n	8008afe <xQueueReceive+0x6e>
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	d101      	bne.n	8008b02 <xQueueReceive+0x72>
 8008afe:	2301      	movs	r3, #1
 8008b00:	e000      	b.n	8008b04 <xQueueReceive+0x74>
 8008b02:	2300      	movs	r3, #0
 8008b04:	2b00      	cmp	r3, #0
 8008b06:	d10a      	bne.n	8008b1e <xQueueReceive+0x8e>
	__asm volatile
 8008b08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b0c:	f383 8811 	msr	BASEPRI, r3
 8008b10:	f3bf 8f6f 	isb	sy
 8008b14:	f3bf 8f4f 	dsb	sy
 8008b18:	61bb      	str	r3, [r7, #24]
}
 8008b1a:	bf00      	nop
 8008b1c:	e7fe      	b.n	8008b1c <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008b1e:	f001 fcc9 	bl	800a4b4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008b22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b26:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008b28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b2a:	2b00      	cmp	r3, #0
 8008b2c:	d01f      	beq.n	8008b6e <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008b2e:	68b9      	ldr	r1, [r7, #8]
 8008b30:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008b32:	f000 f8f7 	bl	8008d24 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008b36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b38:	1e5a      	subs	r2, r3, #1
 8008b3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b3c:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008b3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b40:	691b      	ldr	r3, [r3, #16]
 8008b42:	2b00      	cmp	r3, #0
 8008b44:	d00f      	beq.n	8008b66 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008b46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b48:	3310      	adds	r3, #16
 8008b4a:	4618      	mov	r0, r3
 8008b4c:	f000 fdcc 	bl	80096e8 <xTaskRemoveFromEventList>
 8008b50:	4603      	mov	r3, r0
 8008b52:	2b00      	cmp	r3, #0
 8008b54:	d007      	beq.n	8008b66 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8008b56:	4b3d      	ldr	r3, [pc, #244]	; (8008c4c <xQueueReceive+0x1bc>)
 8008b58:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008b5c:	601a      	str	r2, [r3, #0]
 8008b5e:	f3bf 8f4f 	dsb	sy
 8008b62:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8008b66:	f001 fcd5 	bl	800a514 <vPortExitCritical>
				return pdPASS;
 8008b6a:	2301      	movs	r3, #1
 8008b6c:	e069      	b.n	8008c42 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	2b00      	cmp	r3, #0
 8008b72:	d103      	bne.n	8008b7c <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008b74:	f001 fcce 	bl	800a514 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8008b78:	2300      	movs	r3, #0
 8008b7a:	e062      	b.n	8008c42 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008b7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b7e:	2b00      	cmp	r3, #0
 8008b80:	d106      	bne.n	8008b90 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008b82:	f107 0310 	add.w	r3, r7, #16
 8008b86:	4618      	mov	r0, r3
 8008b88:	f000 fe10 	bl	80097ac <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008b8c:	2301      	movs	r3, #1
 8008b8e:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008b90:	f001 fcc0 	bl	800a514 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008b94:	f000 fb8a 	bl	80092ac <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008b98:	f001 fc8c 	bl	800a4b4 <vPortEnterCritical>
 8008b9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b9e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008ba2:	b25b      	sxtb	r3, r3
 8008ba4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ba8:	d103      	bne.n	8008bb2 <xQueueReceive+0x122>
 8008baa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008bac:	2200      	movs	r2, #0
 8008bae:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008bb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008bb4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008bb8:	b25b      	sxtb	r3, r3
 8008bba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008bbe:	d103      	bne.n	8008bc8 <xQueueReceive+0x138>
 8008bc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008bc2:	2200      	movs	r2, #0
 8008bc4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008bc8:	f001 fca4 	bl	800a514 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008bcc:	1d3a      	adds	r2, r7, #4
 8008bce:	f107 0310 	add.w	r3, r7, #16
 8008bd2:	4611      	mov	r1, r2
 8008bd4:	4618      	mov	r0, r3
 8008bd6:	f000 fdff 	bl	80097d8 <xTaskCheckForTimeOut>
 8008bda:	4603      	mov	r3, r0
 8008bdc:	2b00      	cmp	r3, #0
 8008bde:	d123      	bne.n	8008c28 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008be0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008be2:	f000 f917 	bl	8008e14 <prvIsQueueEmpty>
 8008be6:	4603      	mov	r3, r0
 8008be8:	2b00      	cmp	r3, #0
 8008bea:	d017      	beq.n	8008c1c <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008bec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008bee:	3324      	adds	r3, #36	; 0x24
 8008bf0:	687a      	ldr	r2, [r7, #4]
 8008bf2:	4611      	mov	r1, r2
 8008bf4:	4618      	mov	r0, r3
 8008bf6:	f000 fd27 	bl	8009648 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008bfa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008bfc:	f000 f8b8 	bl	8008d70 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008c00:	f000 fb62 	bl	80092c8 <xTaskResumeAll>
 8008c04:	4603      	mov	r3, r0
 8008c06:	2b00      	cmp	r3, #0
 8008c08:	d189      	bne.n	8008b1e <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8008c0a:	4b10      	ldr	r3, [pc, #64]	; (8008c4c <xQueueReceive+0x1bc>)
 8008c0c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008c10:	601a      	str	r2, [r3, #0]
 8008c12:	f3bf 8f4f 	dsb	sy
 8008c16:	f3bf 8f6f 	isb	sy
 8008c1a:	e780      	b.n	8008b1e <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8008c1c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008c1e:	f000 f8a7 	bl	8008d70 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008c22:	f000 fb51 	bl	80092c8 <xTaskResumeAll>
 8008c26:	e77a      	b.n	8008b1e <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8008c28:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008c2a:	f000 f8a1 	bl	8008d70 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008c2e:	f000 fb4b 	bl	80092c8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008c32:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008c34:	f000 f8ee 	bl	8008e14 <prvIsQueueEmpty>
 8008c38:	4603      	mov	r3, r0
 8008c3a:	2b00      	cmp	r3, #0
 8008c3c:	f43f af6f 	beq.w	8008b1e <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8008c40:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8008c42:	4618      	mov	r0, r3
 8008c44:	3730      	adds	r7, #48	; 0x30
 8008c46:	46bd      	mov	sp, r7
 8008c48:	bd80      	pop	{r7, pc}
 8008c4a:	bf00      	nop
 8008c4c:	e000ed04 	.word	0xe000ed04

08008c50 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8008c50:	b580      	push	{r7, lr}
 8008c52:	b086      	sub	sp, #24
 8008c54:	af00      	add	r7, sp, #0
 8008c56:	60f8      	str	r0, [r7, #12]
 8008c58:	60b9      	str	r1, [r7, #8]
 8008c5a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8008c5c:	2300      	movs	r3, #0
 8008c5e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008c60:	68fb      	ldr	r3, [r7, #12]
 8008c62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c64:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8008c66:	68fb      	ldr	r3, [r7, #12]
 8008c68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	d10d      	bne.n	8008c8a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008c6e:	68fb      	ldr	r3, [r7, #12]
 8008c70:	681b      	ldr	r3, [r3, #0]
 8008c72:	2b00      	cmp	r3, #0
 8008c74:	d14d      	bne.n	8008d12 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008c76:	68fb      	ldr	r3, [r7, #12]
 8008c78:	689b      	ldr	r3, [r3, #8]
 8008c7a:	4618      	mov	r0, r3
 8008c7c:	f000 feee 	bl	8009a5c <xTaskPriorityDisinherit>
 8008c80:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8008c82:	68fb      	ldr	r3, [r7, #12]
 8008c84:	2200      	movs	r2, #0
 8008c86:	609a      	str	r2, [r3, #8]
 8008c88:	e043      	b.n	8008d12 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	2b00      	cmp	r3, #0
 8008c8e:	d119      	bne.n	8008cc4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008c90:	68fb      	ldr	r3, [r7, #12]
 8008c92:	6858      	ldr	r0, [r3, #4]
 8008c94:	68fb      	ldr	r3, [r7, #12]
 8008c96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c98:	461a      	mov	r2, r3
 8008c9a:	68b9      	ldr	r1, [r7, #8]
 8008c9c:	f001 ffb0 	bl	800ac00 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008ca0:	68fb      	ldr	r3, [r7, #12]
 8008ca2:	685a      	ldr	r2, [r3, #4]
 8008ca4:	68fb      	ldr	r3, [r7, #12]
 8008ca6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008ca8:	441a      	add	r2, r3
 8008caa:	68fb      	ldr	r3, [r7, #12]
 8008cac:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008cae:	68fb      	ldr	r3, [r7, #12]
 8008cb0:	685a      	ldr	r2, [r3, #4]
 8008cb2:	68fb      	ldr	r3, [r7, #12]
 8008cb4:	689b      	ldr	r3, [r3, #8]
 8008cb6:	429a      	cmp	r2, r3
 8008cb8:	d32b      	bcc.n	8008d12 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8008cba:	68fb      	ldr	r3, [r7, #12]
 8008cbc:	681a      	ldr	r2, [r3, #0]
 8008cbe:	68fb      	ldr	r3, [r7, #12]
 8008cc0:	605a      	str	r2, [r3, #4]
 8008cc2:	e026      	b.n	8008d12 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8008cc4:	68fb      	ldr	r3, [r7, #12]
 8008cc6:	68d8      	ldr	r0, [r3, #12]
 8008cc8:	68fb      	ldr	r3, [r7, #12]
 8008cca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008ccc:	461a      	mov	r2, r3
 8008cce:	68b9      	ldr	r1, [r7, #8]
 8008cd0:	f001 ff96 	bl	800ac00 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8008cd4:	68fb      	ldr	r3, [r7, #12]
 8008cd6:	68da      	ldr	r2, [r3, #12]
 8008cd8:	68fb      	ldr	r3, [r7, #12]
 8008cda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008cdc:	425b      	negs	r3, r3
 8008cde:	441a      	add	r2, r3
 8008ce0:	68fb      	ldr	r3, [r7, #12]
 8008ce2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008ce4:	68fb      	ldr	r3, [r7, #12]
 8008ce6:	68da      	ldr	r2, [r3, #12]
 8008ce8:	68fb      	ldr	r3, [r7, #12]
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	429a      	cmp	r2, r3
 8008cee:	d207      	bcs.n	8008d00 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8008cf0:	68fb      	ldr	r3, [r7, #12]
 8008cf2:	689a      	ldr	r2, [r3, #8]
 8008cf4:	68fb      	ldr	r3, [r7, #12]
 8008cf6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008cf8:	425b      	negs	r3, r3
 8008cfa:	441a      	add	r2, r3
 8008cfc:	68fb      	ldr	r3, [r7, #12]
 8008cfe:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	2b02      	cmp	r3, #2
 8008d04:	d105      	bne.n	8008d12 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008d06:	693b      	ldr	r3, [r7, #16]
 8008d08:	2b00      	cmp	r3, #0
 8008d0a:	d002      	beq.n	8008d12 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8008d0c:	693b      	ldr	r3, [r7, #16]
 8008d0e:	3b01      	subs	r3, #1
 8008d10:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008d12:	693b      	ldr	r3, [r7, #16]
 8008d14:	1c5a      	adds	r2, r3, #1
 8008d16:	68fb      	ldr	r3, [r7, #12]
 8008d18:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8008d1a:	697b      	ldr	r3, [r7, #20]
}
 8008d1c:	4618      	mov	r0, r3
 8008d1e:	3718      	adds	r7, #24
 8008d20:	46bd      	mov	sp, r7
 8008d22:	bd80      	pop	{r7, pc}

08008d24 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8008d24:	b580      	push	{r7, lr}
 8008d26:	b082      	sub	sp, #8
 8008d28:	af00      	add	r7, sp, #0
 8008d2a:	6078      	str	r0, [r7, #4]
 8008d2c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008d32:	2b00      	cmp	r3, #0
 8008d34:	d018      	beq.n	8008d68 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	68da      	ldr	r2, [r3, #12]
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008d3e:	441a      	add	r2, r3
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	68da      	ldr	r2, [r3, #12]
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	689b      	ldr	r3, [r3, #8]
 8008d4c:	429a      	cmp	r2, r3
 8008d4e:	d303      	bcc.n	8008d58 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	681a      	ldr	r2, [r3, #0]
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	68d9      	ldr	r1, [r3, #12]
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008d60:	461a      	mov	r2, r3
 8008d62:	6838      	ldr	r0, [r7, #0]
 8008d64:	f001 ff4c 	bl	800ac00 <memcpy>
	}
}
 8008d68:	bf00      	nop
 8008d6a:	3708      	adds	r7, #8
 8008d6c:	46bd      	mov	sp, r7
 8008d6e:	bd80      	pop	{r7, pc}

08008d70 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8008d70:	b580      	push	{r7, lr}
 8008d72:	b084      	sub	sp, #16
 8008d74:	af00      	add	r7, sp, #0
 8008d76:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8008d78:	f001 fb9c 	bl	800a4b4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008d82:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008d84:	e011      	b.n	8008daa <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d8a:	2b00      	cmp	r3, #0
 8008d8c:	d012      	beq.n	8008db4 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	3324      	adds	r3, #36	; 0x24
 8008d92:	4618      	mov	r0, r3
 8008d94:	f000 fca8 	bl	80096e8 <xTaskRemoveFromEventList>
 8008d98:	4603      	mov	r3, r0
 8008d9a:	2b00      	cmp	r3, #0
 8008d9c:	d001      	beq.n	8008da2 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8008d9e:	f000 fd7d 	bl	800989c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8008da2:	7bfb      	ldrb	r3, [r7, #15]
 8008da4:	3b01      	subs	r3, #1
 8008da6:	b2db      	uxtb	r3, r3
 8008da8:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008daa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	dce9      	bgt.n	8008d86 <prvUnlockQueue+0x16>
 8008db2:	e000      	b.n	8008db6 <prvUnlockQueue+0x46>
					break;
 8008db4:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	22ff      	movs	r2, #255	; 0xff
 8008dba:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8008dbe:	f001 fba9 	bl	800a514 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8008dc2:	f001 fb77 	bl	800a4b4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008dcc:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008dce:	e011      	b.n	8008df4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	691b      	ldr	r3, [r3, #16]
 8008dd4:	2b00      	cmp	r3, #0
 8008dd6:	d012      	beq.n	8008dfe <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	3310      	adds	r3, #16
 8008ddc:	4618      	mov	r0, r3
 8008dde:	f000 fc83 	bl	80096e8 <xTaskRemoveFromEventList>
 8008de2:	4603      	mov	r3, r0
 8008de4:	2b00      	cmp	r3, #0
 8008de6:	d001      	beq.n	8008dec <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8008de8:	f000 fd58 	bl	800989c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8008dec:	7bbb      	ldrb	r3, [r7, #14]
 8008dee:	3b01      	subs	r3, #1
 8008df0:	b2db      	uxtb	r3, r3
 8008df2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008df4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008df8:	2b00      	cmp	r3, #0
 8008dfa:	dce9      	bgt.n	8008dd0 <prvUnlockQueue+0x60>
 8008dfc:	e000      	b.n	8008e00 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8008dfe:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	22ff      	movs	r2, #255	; 0xff
 8008e04:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8008e08:	f001 fb84 	bl	800a514 <vPortExitCritical>
}
 8008e0c:	bf00      	nop
 8008e0e:	3710      	adds	r7, #16
 8008e10:	46bd      	mov	sp, r7
 8008e12:	bd80      	pop	{r7, pc}

08008e14 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8008e14:	b580      	push	{r7, lr}
 8008e16:	b084      	sub	sp, #16
 8008e18:	af00      	add	r7, sp, #0
 8008e1a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008e1c:	f001 fb4a 	bl	800a4b4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008e24:	2b00      	cmp	r3, #0
 8008e26:	d102      	bne.n	8008e2e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8008e28:	2301      	movs	r3, #1
 8008e2a:	60fb      	str	r3, [r7, #12]
 8008e2c:	e001      	b.n	8008e32 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8008e2e:	2300      	movs	r3, #0
 8008e30:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008e32:	f001 fb6f 	bl	800a514 <vPortExitCritical>

	return xReturn;
 8008e36:	68fb      	ldr	r3, [r7, #12]
}
 8008e38:	4618      	mov	r0, r3
 8008e3a:	3710      	adds	r7, #16
 8008e3c:	46bd      	mov	sp, r7
 8008e3e:	bd80      	pop	{r7, pc}

08008e40 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8008e40:	b580      	push	{r7, lr}
 8008e42:	b084      	sub	sp, #16
 8008e44:	af00      	add	r7, sp, #0
 8008e46:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008e48:	f001 fb34 	bl	800a4b4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008e54:	429a      	cmp	r2, r3
 8008e56:	d102      	bne.n	8008e5e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8008e58:	2301      	movs	r3, #1
 8008e5a:	60fb      	str	r3, [r7, #12]
 8008e5c:	e001      	b.n	8008e62 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8008e5e:	2300      	movs	r3, #0
 8008e60:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008e62:	f001 fb57 	bl	800a514 <vPortExitCritical>

	return xReturn;
 8008e66:	68fb      	ldr	r3, [r7, #12]
}
 8008e68:	4618      	mov	r0, r3
 8008e6a:	3710      	adds	r7, #16
 8008e6c:	46bd      	mov	sp, r7
 8008e6e:	bd80      	pop	{r7, pc}

08008e70 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8008e70:	b480      	push	{r7}
 8008e72:	b085      	sub	sp, #20
 8008e74:	af00      	add	r7, sp, #0
 8008e76:	6078      	str	r0, [r7, #4]
 8008e78:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008e7a:	2300      	movs	r3, #0
 8008e7c:	60fb      	str	r3, [r7, #12]
 8008e7e:	e014      	b.n	8008eaa <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8008e80:	4a0f      	ldr	r2, [pc, #60]	; (8008ec0 <vQueueAddToRegistry+0x50>)
 8008e82:	68fb      	ldr	r3, [r7, #12]
 8008e84:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8008e88:	2b00      	cmp	r3, #0
 8008e8a:	d10b      	bne.n	8008ea4 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8008e8c:	490c      	ldr	r1, [pc, #48]	; (8008ec0 <vQueueAddToRegistry+0x50>)
 8008e8e:	68fb      	ldr	r3, [r7, #12]
 8008e90:	683a      	ldr	r2, [r7, #0]
 8008e92:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8008e96:	4a0a      	ldr	r2, [pc, #40]	; (8008ec0 <vQueueAddToRegistry+0x50>)
 8008e98:	68fb      	ldr	r3, [r7, #12]
 8008e9a:	00db      	lsls	r3, r3, #3
 8008e9c:	4413      	add	r3, r2
 8008e9e:	687a      	ldr	r2, [r7, #4]
 8008ea0:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8008ea2:	e006      	b.n	8008eb2 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008ea4:	68fb      	ldr	r3, [r7, #12]
 8008ea6:	3301      	adds	r3, #1
 8008ea8:	60fb      	str	r3, [r7, #12]
 8008eaa:	68fb      	ldr	r3, [r7, #12]
 8008eac:	2b07      	cmp	r3, #7
 8008eae:	d9e7      	bls.n	8008e80 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8008eb0:	bf00      	nop
 8008eb2:	bf00      	nop
 8008eb4:	3714      	adds	r7, #20
 8008eb6:	46bd      	mov	sp, r7
 8008eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ebc:	4770      	bx	lr
 8008ebe:	bf00      	nop
 8008ec0:	200003e0 	.word	0x200003e0

08008ec4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008ec4:	b580      	push	{r7, lr}
 8008ec6:	b086      	sub	sp, #24
 8008ec8:	af00      	add	r7, sp, #0
 8008eca:	60f8      	str	r0, [r7, #12]
 8008ecc:	60b9      	str	r1, [r7, #8]
 8008ece:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8008ed0:	68fb      	ldr	r3, [r7, #12]
 8008ed2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8008ed4:	f001 faee 	bl	800a4b4 <vPortEnterCritical>
 8008ed8:	697b      	ldr	r3, [r7, #20]
 8008eda:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008ede:	b25b      	sxtb	r3, r3
 8008ee0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ee4:	d103      	bne.n	8008eee <vQueueWaitForMessageRestricted+0x2a>
 8008ee6:	697b      	ldr	r3, [r7, #20]
 8008ee8:	2200      	movs	r2, #0
 8008eea:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008eee:	697b      	ldr	r3, [r7, #20]
 8008ef0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008ef4:	b25b      	sxtb	r3, r3
 8008ef6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008efa:	d103      	bne.n	8008f04 <vQueueWaitForMessageRestricted+0x40>
 8008efc:	697b      	ldr	r3, [r7, #20]
 8008efe:	2200      	movs	r2, #0
 8008f00:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008f04:	f001 fb06 	bl	800a514 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8008f08:	697b      	ldr	r3, [r7, #20]
 8008f0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f0c:	2b00      	cmp	r3, #0
 8008f0e:	d106      	bne.n	8008f1e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8008f10:	697b      	ldr	r3, [r7, #20]
 8008f12:	3324      	adds	r3, #36	; 0x24
 8008f14:	687a      	ldr	r2, [r7, #4]
 8008f16:	68b9      	ldr	r1, [r7, #8]
 8008f18:	4618      	mov	r0, r3
 8008f1a:	f000 fbb9 	bl	8009690 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8008f1e:	6978      	ldr	r0, [r7, #20]
 8008f20:	f7ff ff26 	bl	8008d70 <prvUnlockQueue>
	}
 8008f24:	bf00      	nop
 8008f26:	3718      	adds	r7, #24
 8008f28:	46bd      	mov	sp, r7
 8008f2a:	bd80      	pop	{r7, pc}

08008f2c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8008f2c:	b580      	push	{r7, lr}
 8008f2e:	b08c      	sub	sp, #48	; 0x30
 8008f30:	af04      	add	r7, sp, #16
 8008f32:	60f8      	str	r0, [r7, #12]
 8008f34:	60b9      	str	r1, [r7, #8]
 8008f36:	603b      	str	r3, [r7, #0]
 8008f38:	4613      	mov	r3, r2
 8008f3a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8008f3c:	88fb      	ldrh	r3, [r7, #6]
 8008f3e:	009b      	lsls	r3, r3, #2
 8008f40:	4618      	mov	r0, r3
 8008f42:	f001 fbd9 	bl	800a6f8 <pvPortMalloc>
 8008f46:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8008f48:	697b      	ldr	r3, [r7, #20]
 8008f4a:	2b00      	cmp	r3, #0
 8008f4c:	d00e      	beq.n	8008f6c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8008f4e:	2058      	movs	r0, #88	; 0x58
 8008f50:	f001 fbd2 	bl	800a6f8 <pvPortMalloc>
 8008f54:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8008f56:	69fb      	ldr	r3, [r7, #28]
 8008f58:	2b00      	cmp	r3, #0
 8008f5a:	d003      	beq.n	8008f64 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8008f5c:	69fb      	ldr	r3, [r7, #28]
 8008f5e:	697a      	ldr	r2, [r7, #20]
 8008f60:	631a      	str	r2, [r3, #48]	; 0x30
 8008f62:	e005      	b.n	8008f70 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8008f64:	6978      	ldr	r0, [r7, #20]
 8008f66:	f001 fc8b 	bl	800a880 <vPortFree>
 8008f6a:	e001      	b.n	8008f70 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8008f6c:	2300      	movs	r3, #0
 8008f6e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8008f70:	69fb      	ldr	r3, [r7, #28]
 8008f72:	2b00      	cmp	r3, #0
 8008f74:	d013      	beq.n	8008f9e <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8008f76:	88fa      	ldrh	r2, [r7, #6]
 8008f78:	2300      	movs	r3, #0
 8008f7a:	9303      	str	r3, [sp, #12]
 8008f7c:	69fb      	ldr	r3, [r7, #28]
 8008f7e:	9302      	str	r3, [sp, #8]
 8008f80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008f82:	9301      	str	r3, [sp, #4]
 8008f84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f86:	9300      	str	r3, [sp, #0]
 8008f88:	683b      	ldr	r3, [r7, #0]
 8008f8a:	68b9      	ldr	r1, [r7, #8]
 8008f8c:	68f8      	ldr	r0, [r7, #12]
 8008f8e:	f000 f80e 	bl	8008fae <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008f92:	69f8      	ldr	r0, [r7, #28]
 8008f94:	f000 f89a 	bl	80090cc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8008f98:	2301      	movs	r3, #1
 8008f9a:	61bb      	str	r3, [r7, #24]
 8008f9c:	e002      	b.n	8008fa4 <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8008f9e:	f04f 33ff 	mov.w	r3, #4294967295
 8008fa2:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8008fa4:	69bb      	ldr	r3, [r7, #24]
	}
 8008fa6:	4618      	mov	r0, r3
 8008fa8:	3720      	adds	r7, #32
 8008faa:	46bd      	mov	sp, r7
 8008fac:	bd80      	pop	{r7, pc}

08008fae <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8008fae:	b580      	push	{r7, lr}
 8008fb0:	b088      	sub	sp, #32
 8008fb2:	af00      	add	r7, sp, #0
 8008fb4:	60f8      	str	r0, [r7, #12]
 8008fb6:	60b9      	str	r1, [r7, #8]
 8008fb8:	607a      	str	r2, [r7, #4]
 8008fba:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8008fbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008fbe:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	009b      	lsls	r3, r3, #2
 8008fc4:	461a      	mov	r2, r3
 8008fc6:	21a5      	movs	r1, #165	; 0xa5
 8008fc8:	f001 fdd4 	bl	800ab74 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8008fcc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008fce:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8008fd6:	3b01      	subs	r3, #1
 8008fd8:	009b      	lsls	r3, r3, #2
 8008fda:	4413      	add	r3, r2
 8008fdc:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8008fde:	69bb      	ldr	r3, [r7, #24]
 8008fe0:	f023 0307 	bic.w	r3, r3, #7
 8008fe4:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8008fe6:	69bb      	ldr	r3, [r7, #24]
 8008fe8:	f003 0307 	and.w	r3, r3, #7
 8008fec:	2b00      	cmp	r3, #0
 8008fee:	d00a      	beq.n	8009006 <prvInitialiseNewTask+0x58>
	__asm volatile
 8008ff0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ff4:	f383 8811 	msr	BASEPRI, r3
 8008ff8:	f3bf 8f6f 	isb	sy
 8008ffc:	f3bf 8f4f 	dsb	sy
 8009000:	617b      	str	r3, [r7, #20]
}
 8009002:	bf00      	nop
 8009004:	e7fe      	b.n	8009004 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8009006:	68bb      	ldr	r3, [r7, #8]
 8009008:	2b00      	cmp	r3, #0
 800900a:	d01f      	beq.n	800904c <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800900c:	2300      	movs	r3, #0
 800900e:	61fb      	str	r3, [r7, #28]
 8009010:	e012      	b.n	8009038 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009012:	68ba      	ldr	r2, [r7, #8]
 8009014:	69fb      	ldr	r3, [r7, #28]
 8009016:	4413      	add	r3, r2
 8009018:	7819      	ldrb	r1, [r3, #0]
 800901a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800901c:	69fb      	ldr	r3, [r7, #28]
 800901e:	4413      	add	r3, r2
 8009020:	3334      	adds	r3, #52	; 0x34
 8009022:	460a      	mov	r2, r1
 8009024:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8009026:	68ba      	ldr	r2, [r7, #8]
 8009028:	69fb      	ldr	r3, [r7, #28]
 800902a:	4413      	add	r3, r2
 800902c:	781b      	ldrb	r3, [r3, #0]
 800902e:	2b00      	cmp	r3, #0
 8009030:	d006      	beq.n	8009040 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009032:	69fb      	ldr	r3, [r7, #28]
 8009034:	3301      	adds	r3, #1
 8009036:	61fb      	str	r3, [r7, #28]
 8009038:	69fb      	ldr	r3, [r7, #28]
 800903a:	2b09      	cmp	r3, #9
 800903c:	d9e9      	bls.n	8009012 <prvInitialiseNewTask+0x64>
 800903e:	e000      	b.n	8009042 <prvInitialiseNewTask+0x94>
			{
				break;
 8009040:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8009042:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009044:	2200      	movs	r2, #0
 8009046:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800904a:	e003      	b.n	8009054 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800904c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800904e:	2200      	movs	r2, #0
 8009050:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8009054:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009056:	2b04      	cmp	r3, #4
 8009058:	d901      	bls.n	800905e <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800905a:	2304      	movs	r3, #4
 800905c:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800905e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009060:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009062:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8009064:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009066:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009068:	649a      	str	r2, [r3, #72]	; 0x48
		pxNewTCB->uxMutexesHeld = 0;
 800906a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800906c:	2200      	movs	r2, #0
 800906e:	64da      	str	r2, [r3, #76]	; 0x4c
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8009070:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009072:	3304      	adds	r3, #4
 8009074:	4618      	mov	r0, r3
 8009076:	f7ff fa19 	bl	80084ac <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800907a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800907c:	3318      	adds	r3, #24
 800907e:	4618      	mov	r0, r3
 8009080:	f7ff fa14 	bl	80084ac <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8009084:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009086:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009088:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800908a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800908c:	f1c3 0205 	rsb	r2, r3, #5
 8009090:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009092:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8009094:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009096:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009098:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800909a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800909c:	2200      	movs	r2, #0
 800909e:	651a      	str	r2, [r3, #80]	; 0x50
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80090a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80090a2:	2200      	movs	r2, #0
 80090a4:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80090a8:	683a      	ldr	r2, [r7, #0]
 80090aa:	68f9      	ldr	r1, [r7, #12]
 80090ac:	69b8      	ldr	r0, [r7, #24]
 80090ae:	f001 f8d3 	bl	800a258 <pxPortInitialiseStack>
 80090b2:	4602      	mov	r2, r0
 80090b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80090b6:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80090b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80090ba:	2b00      	cmp	r3, #0
 80090bc:	d002      	beq.n	80090c4 <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80090be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80090c0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80090c2:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80090c4:	bf00      	nop
 80090c6:	3720      	adds	r7, #32
 80090c8:	46bd      	mov	sp, r7
 80090ca:	bd80      	pop	{r7, pc}

080090cc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80090cc:	b580      	push	{r7, lr}
 80090ce:	b082      	sub	sp, #8
 80090d0:	af00      	add	r7, sp, #0
 80090d2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80090d4:	f001 f9ee 	bl	800a4b4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80090d8:	4b2c      	ldr	r3, [pc, #176]	; (800918c <prvAddNewTaskToReadyList+0xc0>)
 80090da:	681b      	ldr	r3, [r3, #0]
 80090dc:	3301      	adds	r3, #1
 80090de:	4a2b      	ldr	r2, [pc, #172]	; (800918c <prvAddNewTaskToReadyList+0xc0>)
 80090e0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80090e2:	4b2b      	ldr	r3, [pc, #172]	; (8009190 <prvAddNewTaskToReadyList+0xc4>)
 80090e4:	681b      	ldr	r3, [r3, #0]
 80090e6:	2b00      	cmp	r3, #0
 80090e8:	d109      	bne.n	80090fe <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80090ea:	4a29      	ldr	r2, [pc, #164]	; (8009190 <prvAddNewTaskToReadyList+0xc4>)
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80090f0:	4b26      	ldr	r3, [pc, #152]	; (800918c <prvAddNewTaskToReadyList+0xc0>)
 80090f2:	681b      	ldr	r3, [r3, #0]
 80090f4:	2b01      	cmp	r3, #1
 80090f6:	d110      	bne.n	800911a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80090f8:	f000 fbf4 	bl	80098e4 <prvInitialiseTaskLists>
 80090fc:	e00d      	b.n	800911a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80090fe:	4b25      	ldr	r3, [pc, #148]	; (8009194 <prvAddNewTaskToReadyList+0xc8>)
 8009100:	681b      	ldr	r3, [r3, #0]
 8009102:	2b00      	cmp	r3, #0
 8009104:	d109      	bne.n	800911a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8009106:	4b22      	ldr	r3, [pc, #136]	; (8009190 <prvAddNewTaskToReadyList+0xc4>)
 8009108:	681b      	ldr	r3, [r3, #0]
 800910a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009110:	429a      	cmp	r2, r3
 8009112:	d802      	bhi.n	800911a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8009114:	4a1e      	ldr	r2, [pc, #120]	; (8009190 <prvAddNewTaskToReadyList+0xc4>)
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800911a:	4b1f      	ldr	r3, [pc, #124]	; (8009198 <prvAddNewTaskToReadyList+0xcc>)
 800911c:	681b      	ldr	r3, [r3, #0]
 800911e:	3301      	adds	r3, #1
 8009120:	4a1d      	ldr	r2, [pc, #116]	; (8009198 <prvAddNewTaskToReadyList+0xcc>)
 8009122:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8009124:	4b1c      	ldr	r3, [pc, #112]	; (8009198 <prvAddNewTaskToReadyList+0xcc>)
 8009126:	681a      	ldr	r2, [r3, #0]
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	641a      	str	r2, [r3, #64]	; 0x40
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009130:	2201      	movs	r2, #1
 8009132:	409a      	lsls	r2, r3
 8009134:	4b19      	ldr	r3, [pc, #100]	; (800919c <prvAddNewTaskToReadyList+0xd0>)
 8009136:	681b      	ldr	r3, [r3, #0]
 8009138:	4313      	orrs	r3, r2
 800913a:	4a18      	ldr	r2, [pc, #96]	; (800919c <prvAddNewTaskToReadyList+0xd0>)
 800913c:	6013      	str	r3, [r2, #0]
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009142:	4613      	mov	r3, r2
 8009144:	009b      	lsls	r3, r3, #2
 8009146:	4413      	add	r3, r2
 8009148:	009b      	lsls	r3, r3, #2
 800914a:	4a15      	ldr	r2, [pc, #84]	; (80091a0 <prvAddNewTaskToReadyList+0xd4>)
 800914c:	441a      	add	r2, r3
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	3304      	adds	r3, #4
 8009152:	4619      	mov	r1, r3
 8009154:	4610      	mov	r0, r2
 8009156:	f7ff f9b6 	bl	80084c6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800915a:	f001 f9db 	bl	800a514 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800915e:	4b0d      	ldr	r3, [pc, #52]	; (8009194 <prvAddNewTaskToReadyList+0xc8>)
 8009160:	681b      	ldr	r3, [r3, #0]
 8009162:	2b00      	cmp	r3, #0
 8009164:	d00e      	beq.n	8009184 <prvAddNewTaskToReadyList+0xb8>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8009166:	4b0a      	ldr	r3, [pc, #40]	; (8009190 <prvAddNewTaskToReadyList+0xc4>)
 8009168:	681b      	ldr	r3, [r3, #0]
 800916a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009170:	429a      	cmp	r2, r3
 8009172:	d207      	bcs.n	8009184 <prvAddNewTaskToReadyList+0xb8>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8009174:	4b0b      	ldr	r3, [pc, #44]	; (80091a4 <prvAddNewTaskToReadyList+0xd8>)
 8009176:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800917a:	601a      	str	r2, [r3, #0]
 800917c:	f3bf 8f4f 	dsb	sy
 8009180:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009184:	bf00      	nop
 8009186:	3708      	adds	r7, #8
 8009188:	46bd      	mov	sp, r7
 800918a:	bd80      	pop	{r7, pc}
 800918c:	200004f8 	.word	0x200004f8
 8009190:	20000420 	.word	0x20000420
 8009194:	20000504 	.word	0x20000504
 8009198:	20000514 	.word	0x20000514
 800919c:	20000500 	.word	0x20000500
 80091a0:	20000424 	.word	0x20000424
 80091a4:	e000ed04 	.word	0xe000ed04

080091a8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80091a8:	b580      	push	{r7, lr}
 80091aa:	b084      	sub	sp, #16
 80091ac:	af00      	add	r7, sp, #0
 80091ae:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80091b0:	2300      	movs	r3, #0
 80091b2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	2b00      	cmp	r3, #0
 80091b8:	d017      	beq.n	80091ea <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80091ba:	4b13      	ldr	r3, [pc, #76]	; (8009208 <vTaskDelay+0x60>)
 80091bc:	681b      	ldr	r3, [r3, #0]
 80091be:	2b00      	cmp	r3, #0
 80091c0:	d00a      	beq.n	80091d8 <vTaskDelay+0x30>
	__asm volatile
 80091c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80091c6:	f383 8811 	msr	BASEPRI, r3
 80091ca:	f3bf 8f6f 	isb	sy
 80091ce:	f3bf 8f4f 	dsb	sy
 80091d2:	60bb      	str	r3, [r7, #8]
}
 80091d4:	bf00      	nop
 80091d6:	e7fe      	b.n	80091d6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80091d8:	f000 f868 	bl	80092ac <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80091dc:	2100      	movs	r1, #0
 80091de:	6878      	ldr	r0, [r7, #4]
 80091e0:	f000 fcc2 	bl	8009b68 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80091e4:	f000 f870 	bl	80092c8 <xTaskResumeAll>
 80091e8:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80091ea:	68fb      	ldr	r3, [r7, #12]
 80091ec:	2b00      	cmp	r3, #0
 80091ee:	d107      	bne.n	8009200 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 80091f0:	4b06      	ldr	r3, [pc, #24]	; (800920c <vTaskDelay+0x64>)
 80091f2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80091f6:	601a      	str	r2, [r3, #0]
 80091f8:	f3bf 8f4f 	dsb	sy
 80091fc:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009200:	bf00      	nop
 8009202:	3710      	adds	r7, #16
 8009204:	46bd      	mov	sp, r7
 8009206:	bd80      	pop	{r7, pc}
 8009208:	20000520 	.word	0x20000520
 800920c:	e000ed04 	.word	0xe000ed04

08009210 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8009210:	b580      	push	{r7, lr}
 8009212:	b086      	sub	sp, #24
 8009214:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 8009216:	4b1f      	ldr	r3, [pc, #124]	; (8009294 <vTaskStartScheduler+0x84>)
 8009218:	9301      	str	r3, [sp, #4]
 800921a:	2300      	movs	r3, #0
 800921c:	9300      	str	r3, [sp, #0]
 800921e:	2300      	movs	r3, #0
 8009220:	2282      	movs	r2, #130	; 0x82
 8009222:	491d      	ldr	r1, [pc, #116]	; (8009298 <vTaskStartScheduler+0x88>)
 8009224:	481d      	ldr	r0, [pc, #116]	; (800929c <vTaskStartScheduler+0x8c>)
 8009226:	f7ff fe81 	bl	8008f2c <xTaskCreate>
 800922a:	60f8      	str	r0, [r7, #12]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800922c:	68fb      	ldr	r3, [r7, #12]
 800922e:	2b01      	cmp	r3, #1
 8009230:	d102      	bne.n	8009238 <vTaskStartScheduler+0x28>
		{
			xReturn = xTimerCreateTimerTask();
 8009232:	f000 fcff 	bl	8009c34 <xTimerCreateTimerTask>
 8009236:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8009238:	68fb      	ldr	r3, [r7, #12]
 800923a:	2b01      	cmp	r3, #1
 800923c:	d116      	bne.n	800926c <vTaskStartScheduler+0x5c>
	__asm volatile
 800923e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009242:	f383 8811 	msr	BASEPRI, r3
 8009246:	f3bf 8f6f 	isb	sy
 800924a:	f3bf 8f4f 	dsb	sy
 800924e:	60bb      	str	r3, [r7, #8]
}
 8009250:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8009252:	4b13      	ldr	r3, [pc, #76]	; (80092a0 <vTaskStartScheduler+0x90>)
 8009254:	f04f 32ff 	mov.w	r2, #4294967295
 8009258:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800925a:	4b12      	ldr	r3, [pc, #72]	; (80092a4 <vTaskStartScheduler+0x94>)
 800925c:	2201      	movs	r2, #1
 800925e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8009260:	4b11      	ldr	r3, [pc, #68]	; (80092a8 <vTaskStartScheduler+0x98>)
 8009262:	2200      	movs	r2, #0
 8009264:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8009266:	f001 f883 	bl	800a370 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800926a:	e00e      	b.n	800928a <vTaskStartScheduler+0x7a>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800926c:	68fb      	ldr	r3, [r7, #12]
 800926e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009272:	d10a      	bne.n	800928a <vTaskStartScheduler+0x7a>
	__asm volatile
 8009274:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009278:	f383 8811 	msr	BASEPRI, r3
 800927c:	f3bf 8f6f 	isb	sy
 8009280:	f3bf 8f4f 	dsb	sy
 8009284:	607b      	str	r3, [r7, #4]
}
 8009286:	bf00      	nop
 8009288:	e7fe      	b.n	8009288 <vTaskStartScheduler+0x78>
}
 800928a:	bf00      	nop
 800928c:	3710      	adds	r7, #16
 800928e:	46bd      	mov	sp, r7
 8009290:	bd80      	pop	{r7, pc}
 8009292:	bf00      	nop
 8009294:	2000051c 	.word	0x2000051c
 8009298:	0800c048 	.word	0x0800c048
 800929c:	080098b5 	.word	0x080098b5
 80092a0:	20000518 	.word	0x20000518
 80092a4:	20000504 	.word	0x20000504
 80092a8:	200004fc 	.word	0x200004fc

080092ac <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80092ac:	b480      	push	{r7}
 80092ae:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 80092b0:	4b04      	ldr	r3, [pc, #16]	; (80092c4 <vTaskSuspendAll+0x18>)
 80092b2:	681b      	ldr	r3, [r3, #0]
 80092b4:	3301      	adds	r3, #1
 80092b6:	4a03      	ldr	r2, [pc, #12]	; (80092c4 <vTaskSuspendAll+0x18>)
 80092b8:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 80092ba:	bf00      	nop
 80092bc:	46bd      	mov	sp, r7
 80092be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092c2:	4770      	bx	lr
 80092c4:	20000520 	.word	0x20000520

080092c8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80092c8:	b580      	push	{r7, lr}
 80092ca:	b084      	sub	sp, #16
 80092cc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80092ce:	2300      	movs	r3, #0
 80092d0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80092d2:	2300      	movs	r3, #0
 80092d4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80092d6:	4b41      	ldr	r3, [pc, #260]	; (80093dc <xTaskResumeAll+0x114>)
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	2b00      	cmp	r3, #0
 80092dc:	d10a      	bne.n	80092f4 <xTaskResumeAll+0x2c>
	__asm volatile
 80092de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80092e2:	f383 8811 	msr	BASEPRI, r3
 80092e6:	f3bf 8f6f 	isb	sy
 80092ea:	f3bf 8f4f 	dsb	sy
 80092ee:	603b      	str	r3, [r7, #0]
}
 80092f0:	bf00      	nop
 80092f2:	e7fe      	b.n	80092f2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80092f4:	f001 f8de 	bl	800a4b4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80092f8:	4b38      	ldr	r3, [pc, #224]	; (80093dc <xTaskResumeAll+0x114>)
 80092fa:	681b      	ldr	r3, [r3, #0]
 80092fc:	3b01      	subs	r3, #1
 80092fe:	4a37      	ldr	r2, [pc, #220]	; (80093dc <xTaskResumeAll+0x114>)
 8009300:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009302:	4b36      	ldr	r3, [pc, #216]	; (80093dc <xTaskResumeAll+0x114>)
 8009304:	681b      	ldr	r3, [r3, #0]
 8009306:	2b00      	cmp	r3, #0
 8009308:	d161      	bne.n	80093ce <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800930a:	4b35      	ldr	r3, [pc, #212]	; (80093e0 <xTaskResumeAll+0x118>)
 800930c:	681b      	ldr	r3, [r3, #0]
 800930e:	2b00      	cmp	r3, #0
 8009310:	d05d      	beq.n	80093ce <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009312:	e02e      	b.n	8009372 <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009314:	4b33      	ldr	r3, [pc, #204]	; (80093e4 <xTaskResumeAll+0x11c>)
 8009316:	68db      	ldr	r3, [r3, #12]
 8009318:	68db      	ldr	r3, [r3, #12]
 800931a:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800931c:	68fb      	ldr	r3, [r7, #12]
 800931e:	3318      	adds	r3, #24
 8009320:	4618      	mov	r0, r3
 8009322:	f7ff f92d 	bl	8008580 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009326:	68fb      	ldr	r3, [r7, #12]
 8009328:	3304      	adds	r3, #4
 800932a:	4618      	mov	r0, r3
 800932c:	f7ff f928 	bl	8008580 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009330:	68fb      	ldr	r3, [r7, #12]
 8009332:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009334:	2201      	movs	r2, #1
 8009336:	409a      	lsls	r2, r3
 8009338:	4b2b      	ldr	r3, [pc, #172]	; (80093e8 <xTaskResumeAll+0x120>)
 800933a:	681b      	ldr	r3, [r3, #0]
 800933c:	4313      	orrs	r3, r2
 800933e:	4a2a      	ldr	r2, [pc, #168]	; (80093e8 <xTaskResumeAll+0x120>)
 8009340:	6013      	str	r3, [r2, #0]
 8009342:	68fb      	ldr	r3, [r7, #12]
 8009344:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009346:	4613      	mov	r3, r2
 8009348:	009b      	lsls	r3, r3, #2
 800934a:	4413      	add	r3, r2
 800934c:	009b      	lsls	r3, r3, #2
 800934e:	4a27      	ldr	r2, [pc, #156]	; (80093ec <xTaskResumeAll+0x124>)
 8009350:	441a      	add	r2, r3
 8009352:	68fb      	ldr	r3, [r7, #12]
 8009354:	3304      	adds	r3, #4
 8009356:	4619      	mov	r1, r3
 8009358:	4610      	mov	r0, r2
 800935a:	f7ff f8b4 	bl	80084c6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800935e:	68fb      	ldr	r3, [r7, #12]
 8009360:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009362:	4b23      	ldr	r3, [pc, #140]	; (80093f0 <xTaskResumeAll+0x128>)
 8009364:	681b      	ldr	r3, [r3, #0]
 8009366:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009368:	429a      	cmp	r2, r3
 800936a:	d302      	bcc.n	8009372 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 800936c:	4b21      	ldr	r3, [pc, #132]	; (80093f4 <xTaskResumeAll+0x12c>)
 800936e:	2201      	movs	r2, #1
 8009370:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009372:	4b1c      	ldr	r3, [pc, #112]	; (80093e4 <xTaskResumeAll+0x11c>)
 8009374:	681b      	ldr	r3, [r3, #0]
 8009376:	2b00      	cmp	r3, #0
 8009378:	d1cc      	bne.n	8009314 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800937a:	68fb      	ldr	r3, [r7, #12]
 800937c:	2b00      	cmp	r3, #0
 800937e:	d001      	beq.n	8009384 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8009380:	f000 fb2e 	bl	80099e0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8009384:	4b1c      	ldr	r3, [pc, #112]	; (80093f8 <xTaskResumeAll+0x130>)
 8009386:	681b      	ldr	r3, [r3, #0]
 8009388:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	2b00      	cmp	r3, #0
 800938e:	d010      	beq.n	80093b2 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8009390:	f000 f846 	bl	8009420 <xTaskIncrementTick>
 8009394:	4603      	mov	r3, r0
 8009396:	2b00      	cmp	r3, #0
 8009398:	d002      	beq.n	80093a0 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 800939a:	4b16      	ldr	r3, [pc, #88]	; (80093f4 <xTaskResumeAll+0x12c>)
 800939c:	2201      	movs	r2, #1
 800939e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	3b01      	subs	r3, #1
 80093a4:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	2b00      	cmp	r3, #0
 80093aa:	d1f1      	bne.n	8009390 <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 80093ac:	4b12      	ldr	r3, [pc, #72]	; (80093f8 <xTaskResumeAll+0x130>)
 80093ae:	2200      	movs	r2, #0
 80093b0:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80093b2:	4b10      	ldr	r3, [pc, #64]	; (80093f4 <xTaskResumeAll+0x12c>)
 80093b4:	681b      	ldr	r3, [r3, #0]
 80093b6:	2b00      	cmp	r3, #0
 80093b8:	d009      	beq.n	80093ce <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80093ba:	2301      	movs	r3, #1
 80093bc:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80093be:	4b0f      	ldr	r3, [pc, #60]	; (80093fc <xTaskResumeAll+0x134>)
 80093c0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80093c4:	601a      	str	r2, [r3, #0]
 80093c6:	f3bf 8f4f 	dsb	sy
 80093ca:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80093ce:	f001 f8a1 	bl	800a514 <vPortExitCritical>

	return xAlreadyYielded;
 80093d2:	68bb      	ldr	r3, [r7, #8]
}
 80093d4:	4618      	mov	r0, r3
 80093d6:	3710      	adds	r7, #16
 80093d8:	46bd      	mov	sp, r7
 80093da:	bd80      	pop	{r7, pc}
 80093dc:	20000520 	.word	0x20000520
 80093e0:	200004f8 	.word	0x200004f8
 80093e4:	200004b8 	.word	0x200004b8
 80093e8:	20000500 	.word	0x20000500
 80093ec:	20000424 	.word	0x20000424
 80093f0:	20000420 	.word	0x20000420
 80093f4:	2000050c 	.word	0x2000050c
 80093f8:	20000508 	.word	0x20000508
 80093fc:	e000ed04 	.word	0xe000ed04

08009400 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8009400:	b480      	push	{r7}
 8009402:	b083      	sub	sp, #12
 8009404:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8009406:	4b05      	ldr	r3, [pc, #20]	; (800941c <xTaskGetTickCount+0x1c>)
 8009408:	681b      	ldr	r3, [r3, #0]
 800940a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800940c:	687b      	ldr	r3, [r7, #4]
}
 800940e:	4618      	mov	r0, r3
 8009410:	370c      	adds	r7, #12
 8009412:	46bd      	mov	sp, r7
 8009414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009418:	4770      	bx	lr
 800941a:	bf00      	nop
 800941c:	200004fc 	.word	0x200004fc

08009420 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8009420:	b580      	push	{r7, lr}
 8009422:	b086      	sub	sp, #24
 8009424:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8009426:	2300      	movs	r3, #0
 8009428:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800942a:	4b4e      	ldr	r3, [pc, #312]	; (8009564 <xTaskIncrementTick+0x144>)
 800942c:	681b      	ldr	r3, [r3, #0]
 800942e:	2b00      	cmp	r3, #0
 8009430:	f040 8088 	bne.w	8009544 <xTaskIncrementTick+0x124>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8009434:	4b4c      	ldr	r3, [pc, #304]	; (8009568 <xTaskIncrementTick+0x148>)
 8009436:	681b      	ldr	r3, [r3, #0]
 8009438:	3301      	adds	r3, #1
 800943a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800943c:	4a4a      	ldr	r2, [pc, #296]	; (8009568 <xTaskIncrementTick+0x148>)
 800943e:	693b      	ldr	r3, [r7, #16]
 8009440:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8009442:	693b      	ldr	r3, [r7, #16]
 8009444:	2b00      	cmp	r3, #0
 8009446:	d120      	bne.n	800948a <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8009448:	4b48      	ldr	r3, [pc, #288]	; (800956c <xTaskIncrementTick+0x14c>)
 800944a:	681b      	ldr	r3, [r3, #0]
 800944c:	681b      	ldr	r3, [r3, #0]
 800944e:	2b00      	cmp	r3, #0
 8009450:	d00a      	beq.n	8009468 <xTaskIncrementTick+0x48>
	__asm volatile
 8009452:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009456:	f383 8811 	msr	BASEPRI, r3
 800945a:	f3bf 8f6f 	isb	sy
 800945e:	f3bf 8f4f 	dsb	sy
 8009462:	603b      	str	r3, [r7, #0]
}
 8009464:	bf00      	nop
 8009466:	e7fe      	b.n	8009466 <xTaskIncrementTick+0x46>
 8009468:	4b40      	ldr	r3, [pc, #256]	; (800956c <xTaskIncrementTick+0x14c>)
 800946a:	681b      	ldr	r3, [r3, #0]
 800946c:	60fb      	str	r3, [r7, #12]
 800946e:	4b40      	ldr	r3, [pc, #256]	; (8009570 <xTaskIncrementTick+0x150>)
 8009470:	681b      	ldr	r3, [r3, #0]
 8009472:	4a3e      	ldr	r2, [pc, #248]	; (800956c <xTaskIncrementTick+0x14c>)
 8009474:	6013      	str	r3, [r2, #0]
 8009476:	4a3e      	ldr	r2, [pc, #248]	; (8009570 <xTaskIncrementTick+0x150>)
 8009478:	68fb      	ldr	r3, [r7, #12]
 800947a:	6013      	str	r3, [r2, #0]
 800947c:	4b3d      	ldr	r3, [pc, #244]	; (8009574 <xTaskIncrementTick+0x154>)
 800947e:	681b      	ldr	r3, [r3, #0]
 8009480:	3301      	adds	r3, #1
 8009482:	4a3c      	ldr	r2, [pc, #240]	; (8009574 <xTaskIncrementTick+0x154>)
 8009484:	6013      	str	r3, [r2, #0]
 8009486:	f000 faab 	bl	80099e0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800948a:	4b3b      	ldr	r3, [pc, #236]	; (8009578 <xTaskIncrementTick+0x158>)
 800948c:	681b      	ldr	r3, [r3, #0]
 800948e:	693a      	ldr	r2, [r7, #16]
 8009490:	429a      	cmp	r2, r3
 8009492:	d348      	bcc.n	8009526 <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009494:	4b35      	ldr	r3, [pc, #212]	; (800956c <xTaskIncrementTick+0x14c>)
 8009496:	681b      	ldr	r3, [r3, #0]
 8009498:	681b      	ldr	r3, [r3, #0]
 800949a:	2b00      	cmp	r3, #0
 800949c:	d104      	bne.n	80094a8 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800949e:	4b36      	ldr	r3, [pc, #216]	; (8009578 <xTaskIncrementTick+0x158>)
 80094a0:	f04f 32ff 	mov.w	r2, #4294967295
 80094a4:	601a      	str	r2, [r3, #0]
					break;
 80094a6:	e03e      	b.n	8009526 <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80094a8:	4b30      	ldr	r3, [pc, #192]	; (800956c <xTaskIncrementTick+0x14c>)
 80094aa:	681b      	ldr	r3, [r3, #0]
 80094ac:	68db      	ldr	r3, [r3, #12]
 80094ae:	68db      	ldr	r3, [r3, #12]
 80094b0:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80094b2:	68bb      	ldr	r3, [r7, #8]
 80094b4:	685b      	ldr	r3, [r3, #4]
 80094b6:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80094b8:	693a      	ldr	r2, [r7, #16]
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	429a      	cmp	r2, r3
 80094be:	d203      	bcs.n	80094c8 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80094c0:	4a2d      	ldr	r2, [pc, #180]	; (8009578 <xTaskIncrementTick+0x158>)
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80094c6:	e02e      	b.n	8009526 <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80094c8:	68bb      	ldr	r3, [r7, #8]
 80094ca:	3304      	adds	r3, #4
 80094cc:	4618      	mov	r0, r3
 80094ce:	f7ff f857 	bl	8008580 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80094d2:	68bb      	ldr	r3, [r7, #8]
 80094d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80094d6:	2b00      	cmp	r3, #0
 80094d8:	d004      	beq.n	80094e4 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80094da:	68bb      	ldr	r3, [r7, #8]
 80094dc:	3318      	adds	r3, #24
 80094de:	4618      	mov	r0, r3
 80094e0:	f7ff f84e 	bl	8008580 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80094e4:	68bb      	ldr	r3, [r7, #8]
 80094e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80094e8:	2201      	movs	r2, #1
 80094ea:	409a      	lsls	r2, r3
 80094ec:	4b23      	ldr	r3, [pc, #140]	; (800957c <xTaskIncrementTick+0x15c>)
 80094ee:	681b      	ldr	r3, [r3, #0]
 80094f0:	4313      	orrs	r3, r2
 80094f2:	4a22      	ldr	r2, [pc, #136]	; (800957c <xTaskIncrementTick+0x15c>)
 80094f4:	6013      	str	r3, [r2, #0]
 80094f6:	68bb      	ldr	r3, [r7, #8]
 80094f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80094fa:	4613      	mov	r3, r2
 80094fc:	009b      	lsls	r3, r3, #2
 80094fe:	4413      	add	r3, r2
 8009500:	009b      	lsls	r3, r3, #2
 8009502:	4a1f      	ldr	r2, [pc, #124]	; (8009580 <xTaskIncrementTick+0x160>)
 8009504:	441a      	add	r2, r3
 8009506:	68bb      	ldr	r3, [r7, #8]
 8009508:	3304      	adds	r3, #4
 800950a:	4619      	mov	r1, r3
 800950c:	4610      	mov	r0, r2
 800950e:	f7fe ffda 	bl	80084c6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009512:	68bb      	ldr	r3, [r7, #8]
 8009514:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009516:	4b1b      	ldr	r3, [pc, #108]	; (8009584 <xTaskIncrementTick+0x164>)
 8009518:	681b      	ldr	r3, [r3, #0]
 800951a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800951c:	429a      	cmp	r2, r3
 800951e:	d3b9      	bcc.n	8009494 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8009520:	2301      	movs	r3, #1
 8009522:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009524:	e7b6      	b.n	8009494 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8009526:	4b17      	ldr	r3, [pc, #92]	; (8009584 <xTaskIncrementTick+0x164>)
 8009528:	681b      	ldr	r3, [r3, #0]
 800952a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800952c:	4914      	ldr	r1, [pc, #80]	; (8009580 <xTaskIncrementTick+0x160>)
 800952e:	4613      	mov	r3, r2
 8009530:	009b      	lsls	r3, r3, #2
 8009532:	4413      	add	r3, r2
 8009534:	009b      	lsls	r3, r3, #2
 8009536:	440b      	add	r3, r1
 8009538:	681b      	ldr	r3, [r3, #0]
 800953a:	2b01      	cmp	r3, #1
 800953c:	d907      	bls.n	800954e <xTaskIncrementTick+0x12e>
			{
				xSwitchRequired = pdTRUE;
 800953e:	2301      	movs	r3, #1
 8009540:	617b      	str	r3, [r7, #20]
 8009542:	e004      	b.n	800954e <xTaskIncrementTick+0x12e>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8009544:	4b10      	ldr	r3, [pc, #64]	; (8009588 <xTaskIncrementTick+0x168>)
 8009546:	681b      	ldr	r3, [r3, #0]
 8009548:	3301      	adds	r3, #1
 800954a:	4a0f      	ldr	r2, [pc, #60]	; (8009588 <xTaskIncrementTick+0x168>)
 800954c:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800954e:	4b0f      	ldr	r3, [pc, #60]	; (800958c <xTaskIncrementTick+0x16c>)
 8009550:	681b      	ldr	r3, [r3, #0]
 8009552:	2b00      	cmp	r3, #0
 8009554:	d001      	beq.n	800955a <xTaskIncrementTick+0x13a>
		{
			xSwitchRequired = pdTRUE;
 8009556:	2301      	movs	r3, #1
 8009558:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800955a:	697b      	ldr	r3, [r7, #20]
}
 800955c:	4618      	mov	r0, r3
 800955e:	3718      	adds	r7, #24
 8009560:	46bd      	mov	sp, r7
 8009562:	bd80      	pop	{r7, pc}
 8009564:	20000520 	.word	0x20000520
 8009568:	200004fc 	.word	0x200004fc
 800956c:	200004b0 	.word	0x200004b0
 8009570:	200004b4 	.word	0x200004b4
 8009574:	20000510 	.word	0x20000510
 8009578:	20000518 	.word	0x20000518
 800957c:	20000500 	.word	0x20000500
 8009580:	20000424 	.word	0x20000424
 8009584:	20000420 	.word	0x20000420
 8009588:	20000508 	.word	0x20000508
 800958c:	2000050c 	.word	0x2000050c

08009590 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009590:	b480      	push	{r7}
 8009592:	b087      	sub	sp, #28
 8009594:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8009596:	4b27      	ldr	r3, [pc, #156]	; (8009634 <vTaskSwitchContext+0xa4>)
 8009598:	681b      	ldr	r3, [r3, #0]
 800959a:	2b00      	cmp	r3, #0
 800959c:	d003      	beq.n	80095a6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800959e:	4b26      	ldr	r3, [pc, #152]	; (8009638 <vTaskSwitchContext+0xa8>)
 80095a0:	2201      	movs	r2, #1
 80095a2:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80095a4:	e03f      	b.n	8009626 <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 80095a6:	4b24      	ldr	r3, [pc, #144]	; (8009638 <vTaskSwitchContext+0xa8>)
 80095a8:	2200      	movs	r2, #0
 80095aa:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80095ac:	4b23      	ldr	r3, [pc, #140]	; (800963c <vTaskSwitchContext+0xac>)
 80095ae:	681b      	ldr	r3, [r3, #0]
 80095b0:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80095b2:	68fb      	ldr	r3, [r7, #12]
 80095b4:	fab3 f383 	clz	r3, r3
 80095b8:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80095ba:	7afb      	ldrb	r3, [r7, #11]
 80095bc:	f1c3 031f 	rsb	r3, r3, #31
 80095c0:	617b      	str	r3, [r7, #20]
 80095c2:	491f      	ldr	r1, [pc, #124]	; (8009640 <vTaskSwitchContext+0xb0>)
 80095c4:	697a      	ldr	r2, [r7, #20]
 80095c6:	4613      	mov	r3, r2
 80095c8:	009b      	lsls	r3, r3, #2
 80095ca:	4413      	add	r3, r2
 80095cc:	009b      	lsls	r3, r3, #2
 80095ce:	440b      	add	r3, r1
 80095d0:	681b      	ldr	r3, [r3, #0]
 80095d2:	2b00      	cmp	r3, #0
 80095d4:	d10a      	bne.n	80095ec <vTaskSwitchContext+0x5c>
	__asm volatile
 80095d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80095da:	f383 8811 	msr	BASEPRI, r3
 80095de:	f3bf 8f6f 	isb	sy
 80095e2:	f3bf 8f4f 	dsb	sy
 80095e6:	607b      	str	r3, [r7, #4]
}
 80095e8:	bf00      	nop
 80095ea:	e7fe      	b.n	80095ea <vTaskSwitchContext+0x5a>
 80095ec:	697a      	ldr	r2, [r7, #20]
 80095ee:	4613      	mov	r3, r2
 80095f0:	009b      	lsls	r3, r3, #2
 80095f2:	4413      	add	r3, r2
 80095f4:	009b      	lsls	r3, r3, #2
 80095f6:	4a12      	ldr	r2, [pc, #72]	; (8009640 <vTaskSwitchContext+0xb0>)
 80095f8:	4413      	add	r3, r2
 80095fa:	613b      	str	r3, [r7, #16]
 80095fc:	693b      	ldr	r3, [r7, #16]
 80095fe:	685b      	ldr	r3, [r3, #4]
 8009600:	685a      	ldr	r2, [r3, #4]
 8009602:	693b      	ldr	r3, [r7, #16]
 8009604:	605a      	str	r2, [r3, #4]
 8009606:	693b      	ldr	r3, [r7, #16]
 8009608:	685a      	ldr	r2, [r3, #4]
 800960a:	693b      	ldr	r3, [r7, #16]
 800960c:	3308      	adds	r3, #8
 800960e:	429a      	cmp	r2, r3
 8009610:	d104      	bne.n	800961c <vTaskSwitchContext+0x8c>
 8009612:	693b      	ldr	r3, [r7, #16]
 8009614:	685b      	ldr	r3, [r3, #4]
 8009616:	685a      	ldr	r2, [r3, #4]
 8009618:	693b      	ldr	r3, [r7, #16]
 800961a:	605a      	str	r2, [r3, #4]
 800961c:	693b      	ldr	r3, [r7, #16]
 800961e:	685b      	ldr	r3, [r3, #4]
 8009620:	68db      	ldr	r3, [r3, #12]
 8009622:	4a08      	ldr	r2, [pc, #32]	; (8009644 <vTaskSwitchContext+0xb4>)
 8009624:	6013      	str	r3, [r2, #0]
}
 8009626:	bf00      	nop
 8009628:	371c      	adds	r7, #28
 800962a:	46bd      	mov	sp, r7
 800962c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009630:	4770      	bx	lr
 8009632:	bf00      	nop
 8009634:	20000520 	.word	0x20000520
 8009638:	2000050c 	.word	0x2000050c
 800963c:	20000500 	.word	0x20000500
 8009640:	20000424 	.word	0x20000424
 8009644:	20000420 	.word	0x20000420

08009648 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8009648:	b580      	push	{r7, lr}
 800964a:	b084      	sub	sp, #16
 800964c:	af00      	add	r7, sp, #0
 800964e:	6078      	str	r0, [r7, #4]
 8009650:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	2b00      	cmp	r3, #0
 8009656:	d10a      	bne.n	800966e <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8009658:	f04f 0350 	mov.w	r3, #80	; 0x50
 800965c:	f383 8811 	msr	BASEPRI, r3
 8009660:	f3bf 8f6f 	isb	sy
 8009664:	f3bf 8f4f 	dsb	sy
 8009668:	60fb      	str	r3, [r7, #12]
}
 800966a:	bf00      	nop
 800966c:	e7fe      	b.n	800966c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800966e:	4b07      	ldr	r3, [pc, #28]	; (800968c <vTaskPlaceOnEventList+0x44>)
 8009670:	681b      	ldr	r3, [r3, #0]
 8009672:	3318      	adds	r3, #24
 8009674:	4619      	mov	r1, r3
 8009676:	6878      	ldr	r0, [r7, #4]
 8009678:	f7fe ff49 	bl	800850e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800967c:	2101      	movs	r1, #1
 800967e:	6838      	ldr	r0, [r7, #0]
 8009680:	f000 fa72 	bl	8009b68 <prvAddCurrentTaskToDelayedList>
}
 8009684:	bf00      	nop
 8009686:	3710      	adds	r7, #16
 8009688:	46bd      	mov	sp, r7
 800968a:	bd80      	pop	{r7, pc}
 800968c:	20000420 	.word	0x20000420

08009690 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009690:	b580      	push	{r7, lr}
 8009692:	b086      	sub	sp, #24
 8009694:	af00      	add	r7, sp, #0
 8009696:	60f8      	str	r0, [r7, #12]
 8009698:	60b9      	str	r1, [r7, #8]
 800969a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800969c:	68fb      	ldr	r3, [r7, #12]
 800969e:	2b00      	cmp	r3, #0
 80096a0:	d10a      	bne.n	80096b8 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 80096a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80096a6:	f383 8811 	msr	BASEPRI, r3
 80096aa:	f3bf 8f6f 	isb	sy
 80096ae:	f3bf 8f4f 	dsb	sy
 80096b2:	617b      	str	r3, [r7, #20]
}
 80096b4:	bf00      	nop
 80096b6:	e7fe      	b.n	80096b6 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80096b8:	4b0a      	ldr	r3, [pc, #40]	; (80096e4 <vTaskPlaceOnEventListRestricted+0x54>)
 80096ba:	681b      	ldr	r3, [r3, #0]
 80096bc:	3318      	adds	r3, #24
 80096be:	4619      	mov	r1, r3
 80096c0:	68f8      	ldr	r0, [r7, #12]
 80096c2:	f7fe ff00 	bl	80084c6 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	2b00      	cmp	r3, #0
 80096ca:	d002      	beq.n	80096d2 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 80096cc:	f04f 33ff 	mov.w	r3, #4294967295
 80096d0:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80096d2:	6879      	ldr	r1, [r7, #4]
 80096d4:	68b8      	ldr	r0, [r7, #8]
 80096d6:	f000 fa47 	bl	8009b68 <prvAddCurrentTaskToDelayedList>
	}
 80096da:	bf00      	nop
 80096dc:	3718      	adds	r7, #24
 80096de:	46bd      	mov	sp, r7
 80096e0:	bd80      	pop	{r7, pc}
 80096e2:	bf00      	nop
 80096e4:	20000420 	.word	0x20000420

080096e8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80096e8:	b580      	push	{r7, lr}
 80096ea:	b086      	sub	sp, #24
 80096ec:	af00      	add	r7, sp, #0
 80096ee:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	68db      	ldr	r3, [r3, #12]
 80096f4:	68db      	ldr	r3, [r3, #12]
 80096f6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80096f8:	693b      	ldr	r3, [r7, #16]
 80096fa:	2b00      	cmp	r3, #0
 80096fc:	d10a      	bne.n	8009714 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 80096fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009702:	f383 8811 	msr	BASEPRI, r3
 8009706:	f3bf 8f6f 	isb	sy
 800970a:	f3bf 8f4f 	dsb	sy
 800970e:	60fb      	str	r3, [r7, #12]
}
 8009710:	bf00      	nop
 8009712:	e7fe      	b.n	8009712 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8009714:	693b      	ldr	r3, [r7, #16]
 8009716:	3318      	adds	r3, #24
 8009718:	4618      	mov	r0, r3
 800971a:	f7fe ff31 	bl	8008580 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800971e:	4b1d      	ldr	r3, [pc, #116]	; (8009794 <xTaskRemoveFromEventList+0xac>)
 8009720:	681b      	ldr	r3, [r3, #0]
 8009722:	2b00      	cmp	r3, #0
 8009724:	d11c      	bne.n	8009760 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8009726:	693b      	ldr	r3, [r7, #16]
 8009728:	3304      	adds	r3, #4
 800972a:	4618      	mov	r0, r3
 800972c:	f7fe ff28 	bl	8008580 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8009730:	693b      	ldr	r3, [r7, #16]
 8009732:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009734:	2201      	movs	r2, #1
 8009736:	409a      	lsls	r2, r3
 8009738:	4b17      	ldr	r3, [pc, #92]	; (8009798 <xTaskRemoveFromEventList+0xb0>)
 800973a:	681b      	ldr	r3, [r3, #0]
 800973c:	4313      	orrs	r3, r2
 800973e:	4a16      	ldr	r2, [pc, #88]	; (8009798 <xTaskRemoveFromEventList+0xb0>)
 8009740:	6013      	str	r3, [r2, #0]
 8009742:	693b      	ldr	r3, [r7, #16]
 8009744:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009746:	4613      	mov	r3, r2
 8009748:	009b      	lsls	r3, r3, #2
 800974a:	4413      	add	r3, r2
 800974c:	009b      	lsls	r3, r3, #2
 800974e:	4a13      	ldr	r2, [pc, #76]	; (800979c <xTaskRemoveFromEventList+0xb4>)
 8009750:	441a      	add	r2, r3
 8009752:	693b      	ldr	r3, [r7, #16]
 8009754:	3304      	adds	r3, #4
 8009756:	4619      	mov	r1, r3
 8009758:	4610      	mov	r0, r2
 800975a:	f7fe feb4 	bl	80084c6 <vListInsertEnd>
 800975e:	e005      	b.n	800976c <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8009760:	693b      	ldr	r3, [r7, #16]
 8009762:	3318      	adds	r3, #24
 8009764:	4619      	mov	r1, r3
 8009766:	480e      	ldr	r0, [pc, #56]	; (80097a0 <xTaskRemoveFromEventList+0xb8>)
 8009768:	f7fe fead 	bl	80084c6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800976c:	693b      	ldr	r3, [r7, #16]
 800976e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009770:	4b0c      	ldr	r3, [pc, #48]	; (80097a4 <xTaskRemoveFromEventList+0xbc>)
 8009772:	681b      	ldr	r3, [r3, #0]
 8009774:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009776:	429a      	cmp	r2, r3
 8009778:	d905      	bls.n	8009786 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800977a:	2301      	movs	r3, #1
 800977c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800977e:	4b0a      	ldr	r3, [pc, #40]	; (80097a8 <xTaskRemoveFromEventList+0xc0>)
 8009780:	2201      	movs	r2, #1
 8009782:	601a      	str	r2, [r3, #0]
 8009784:	e001      	b.n	800978a <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 8009786:	2300      	movs	r3, #0
 8009788:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800978a:	697b      	ldr	r3, [r7, #20]
}
 800978c:	4618      	mov	r0, r3
 800978e:	3718      	adds	r7, #24
 8009790:	46bd      	mov	sp, r7
 8009792:	bd80      	pop	{r7, pc}
 8009794:	20000520 	.word	0x20000520
 8009798:	20000500 	.word	0x20000500
 800979c:	20000424 	.word	0x20000424
 80097a0:	200004b8 	.word	0x200004b8
 80097a4:	20000420 	.word	0x20000420
 80097a8:	2000050c 	.word	0x2000050c

080097ac <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80097ac:	b480      	push	{r7}
 80097ae:	b083      	sub	sp, #12
 80097b0:	af00      	add	r7, sp, #0
 80097b2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80097b4:	4b06      	ldr	r3, [pc, #24]	; (80097d0 <vTaskInternalSetTimeOutState+0x24>)
 80097b6:	681a      	ldr	r2, [r3, #0]
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80097bc:	4b05      	ldr	r3, [pc, #20]	; (80097d4 <vTaskInternalSetTimeOutState+0x28>)
 80097be:	681a      	ldr	r2, [r3, #0]
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	605a      	str	r2, [r3, #4]
}
 80097c4:	bf00      	nop
 80097c6:	370c      	adds	r7, #12
 80097c8:	46bd      	mov	sp, r7
 80097ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097ce:	4770      	bx	lr
 80097d0:	20000510 	.word	0x20000510
 80097d4:	200004fc 	.word	0x200004fc

080097d8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80097d8:	b580      	push	{r7, lr}
 80097da:	b088      	sub	sp, #32
 80097dc:	af00      	add	r7, sp, #0
 80097de:	6078      	str	r0, [r7, #4]
 80097e0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	2b00      	cmp	r3, #0
 80097e6:	d10a      	bne.n	80097fe <xTaskCheckForTimeOut+0x26>
	__asm volatile
 80097e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80097ec:	f383 8811 	msr	BASEPRI, r3
 80097f0:	f3bf 8f6f 	isb	sy
 80097f4:	f3bf 8f4f 	dsb	sy
 80097f8:	613b      	str	r3, [r7, #16]
}
 80097fa:	bf00      	nop
 80097fc:	e7fe      	b.n	80097fc <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80097fe:	683b      	ldr	r3, [r7, #0]
 8009800:	2b00      	cmp	r3, #0
 8009802:	d10a      	bne.n	800981a <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8009804:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009808:	f383 8811 	msr	BASEPRI, r3
 800980c:	f3bf 8f6f 	isb	sy
 8009810:	f3bf 8f4f 	dsb	sy
 8009814:	60fb      	str	r3, [r7, #12]
}
 8009816:	bf00      	nop
 8009818:	e7fe      	b.n	8009818 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800981a:	f000 fe4b 	bl	800a4b4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800981e:	4b1d      	ldr	r3, [pc, #116]	; (8009894 <xTaskCheckForTimeOut+0xbc>)
 8009820:	681b      	ldr	r3, [r3, #0]
 8009822:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	685b      	ldr	r3, [r3, #4]
 8009828:	69ba      	ldr	r2, [r7, #24]
 800982a:	1ad3      	subs	r3, r2, r3
 800982c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800982e:	683b      	ldr	r3, [r7, #0]
 8009830:	681b      	ldr	r3, [r3, #0]
 8009832:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009836:	d102      	bne.n	800983e <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8009838:	2300      	movs	r3, #0
 800983a:	61fb      	str	r3, [r7, #28]
 800983c:	e023      	b.n	8009886 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	681a      	ldr	r2, [r3, #0]
 8009842:	4b15      	ldr	r3, [pc, #84]	; (8009898 <xTaskCheckForTimeOut+0xc0>)
 8009844:	681b      	ldr	r3, [r3, #0]
 8009846:	429a      	cmp	r2, r3
 8009848:	d007      	beq.n	800985a <xTaskCheckForTimeOut+0x82>
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	685b      	ldr	r3, [r3, #4]
 800984e:	69ba      	ldr	r2, [r7, #24]
 8009850:	429a      	cmp	r2, r3
 8009852:	d302      	bcc.n	800985a <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8009854:	2301      	movs	r3, #1
 8009856:	61fb      	str	r3, [r7, #28]
 8009858:	e015      	b.n	8009886 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800985a:	683b      	ldr	r3, [r7, #0]
 800985c:	681b      	ldr	r3, [r3, #0]
 800985e:	697a      	ldr	r2, [r7, #20]
 8009860:	429a      	cmp	r2, r3
 8009862:	d20b      	bcs.n	800987c <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8009864:	683b      	ldr	r3, [r7, #0]
 8009866:	681a      	ldr	r2, [r3, #0]
 8009868:	697b      	ldr	r3, [r7, #20]
 800986a:	1ad2      	subs	r2, r2, r3
 800986c:	683b      	ldr	r3, [r7, #0]
 800986e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8009870:	6878      	ldr	r0, [r7, #4]
 8009872:	f7ff ff9b 	bl	80097ac <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8009876:	2300      	movs	r3, #0
 8009878:	61fb      	str	r3, [r7, #28]
 800987a:	e004      	b.n	8009886 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800987c:	683b      	ldr	r3, [r7, #0]
 800987e:	2200      	movs	r2, #0
 8009880:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8009882:	2301      	movs	r3, #1
 8009884:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8009886:	f000 fe45 	bl	800a514 <vPortExitCritical>

	return xReturn;
 800988a:	69fb      	ldr	r3, [r7, #28]
}
 800988c:	4618      	mov	r0, r3
 800988e:	3720      	adds	r7, #32
 8009890:	46bd      	mov	sp, r7
 8009892:	bd80      	pop	{r7, pc}
 8009894:	200004fc 	.word	0x200004fc
 8009898:	20000510 	.word	0x20000510

0800989c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800989c:	b480      	push	{r7}
 800989e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80098a0:	4b03      	ldr	r3, [pc, #12]	; (80098b0 <vTaskMissedYield+0x14>)
 80098a2:	2201      	movs	r2, #1
 80098a4:	601a      	str	r2, [r3, #0]
}
 80098a6:	bf00      	nop
 80098a8:	46bd      	mov	sp, r7
 80098aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098ae:	4770      	bx	lr
 80098b0:	2000050c 	.word	0x2000050c

080098b4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80098b4:	b580      	push	{r7, lr}
 80098b6:	b082      	sub	sp, #8
 80098b8:	af00      	add	r7, sp, #0
 80098ba:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80098bc:	f000 f852 	bl	8009964 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80098c0:	4b06      	ldr	r3, [pc, #24]	; (80098dc <prvIdleTask+0x28>)
 80098c2:	681b      	ldr	r3, [r3, #0]
 80098c4:	2b01      	cmp	r3, #1
 80098c6:	d9f9      	bls.n	80098bc <prvIdleTask+0x8>
			{
				taskYIELD();
 80098c8:	4b05      	ldr	r3, [pc, #20]	; (80098e0 <prvIdleTask+0x2c>)
 80098ca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80098ce:	601a      	str	r2, [r3, #0]
 80098d0:	f3bf 8f4f 	dsb	sy
 80098d4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80098d8:	e7f0      	b.n	80098bc <prvIdleTask+0x8>
 80098da:	bf00      	nop
 80098dc:	20000424 	.word	0x20000424
 80098e0:	e000ed04 	.word	0xe000ed04

080098e4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80098e4:	b580      	push	{r7, lr}
 80098e6:	b082      	sub	sp, #8
 80098e8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80098ea:	2300      	movs	r3, #0
 80098ec:	607b      	str	r3, [r7, #4]
 80098ee:	e00c      	b.n	800990a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80098f0:	687a      	ldr	r2, [r7, #4]
 80098f2:	4613      	mov	r3, r2
 80098f4:	009b      	lsls	r3, r3, #2
 80098f6:	4413      	add	r3, r2
 80098f8:	009b      	lsls	r3, r3, #2
 80098fa:	4a12      	ldr	r2, [pc, #72]	; (8009944 <prvInitialiseTaskLists+0x60>)
 80098fc:	4413      	add	r3, r2
 80098fe:	4618      	mov	r0, r3
 8009900:	f7fe fdb4 	bl	800846c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	3301      	adds	r3, #1
 8009908:	607b      	str	r3, [r7, #4]
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	2b04      	cmp	r3, #4
 800990e:	d9ef      	bls.n	80098f0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8009910:	480d      	ldr	r0, [pc, #52]	; (8009948 <prvInitialiseTaskLists+0x64>)
 8009912:	f7fe fdab 	bl	800846c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8009916:	480d      	ldr	r0, [pc, #52]	; (800994c <prvInitialiseTaskLists+0x68>)
 8009918:	f7fe fda8 	bl	800846c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800991c:	480c      	ldr	r0, [pc, #48]	; (8009950 <prvInitialiseTaskLists+0x6c>)
 800991e:	f7fe fda5 	bl	800846c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8009922:	480c      	ldr	r0, [pc, #48]	; (8009954 <prvInitialiseTaskLists+0x70>)
 8009924:	f7fe fda2 	bl	800846c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8009928:	480b      	ldr	r0, [pc, #44]	; (8009958 <prvInitialiseTaskLists+0x74>)
 800992a:	f7fe fd9f 	bl	800846c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800992e:	4b0b      	ldr	r3, [pc, #44]	; (800995c <prvInitialiseTaskLists+0x78>)
 8009930:	4a05      	ldr	r2, [pc, #20]	; (8009948 <prvInitialiseTaskLists+0x64>)
 8009932:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8009934:	4b0a      	ldr	r3, [pc, #40]	; (8009960 <prvInitialiseTaskLists+0x7c>)
 8009936:	4a05      	ldr	r2, [pc, #20]	; (800994c <prvInitialiseTaskLists+0x68>)
 8009938:	601a      	str	r2, [r3, #0]
}
 800993a:	bf00      	nop
 800993c:	3708      	adds	r7, #8
 800993e:	46bd      	mov	sp, r7
 8009940:	bd80      	pop	{r7, pc}
 8009942:	bf00      	nop
 8009944:	20000424 	.word	0x20000424
 8009948:	20000488 	.word	0x20000488
 800994c:	2000049c 	.word	0x2000049c
 8009950:	200004b8 	.word	0x200004b8
 8009954:	200004cc 	.word	0x200004cc
 8009958:	200004e4 	.word	0x200004e4
 800995c:	200004b0 	.word	0x200004b0
 8009960:	200004b4 	.word	0x200004b4

08009964 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8009964:	b580      	push	{r7, lr}
 8009966:	b082      	sub	sp, #8
 8009968:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800996a:	e019      	b.n	80099a0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800996c:	f000 fda2 	bl	800a4b4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009970:	4b10      	ldr	r3, [pc, #64]	; (80099b4 <prvCheckTasksWaitingTermination+0x50>)
 8009972:	68db      	ldr	r3, [r3, #12]
 8009974:	68db      	ldr	r3, [r3, #12]
 8009976:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	3304      	adds	r3, #4
 800997c:	4618      	mov	r0, r3
 800997e:	f7fe fdff 	bl	8008580 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8009982:	4b0d      	ldr	r3, [pc, #52]	; (80099b8 <prvCheckTasksWaitingTermination+0x54>)
 8009984:	681b      	ldr	r3, [r3, #0]
 8009986:	3b01      	subs	r3, #1
 8009988:	4a0b      	ldr	r2, [pc, #44]	; (80099b8 <prvCheckTasksWaitingTermination+0x54>)
 800998a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800998c:	4b0b      	ldr	r3, [pc, #44]	; (80099bc <prvCheckTasksWaitingTermination+0x58>)
 800998e:	681b      	ldr	r3, [r3, #0]
 8009990:	3b01      	subs	r3, #1
 8009992:	4a0a      	ldr	r2, [pc, #40]	; (80099bc <prvCheckTasksWaitingTermination+0x58>)
 8009994:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8009996:	f000 fdbd 	bl	800a514 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800999a:	6878      	ldr	r0, [r7, #4]
 800999c:	f000 f810 	bl	80099c0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80099a0:	4b06      	ldr	r3, [pc, #24]	; (80099bc <prvCheckTasksWaitingTermination+0x58>)
 80099a2:	681b      	ldr	r3, [r3, #0]
 80099a4:	2b00      	cmp	r3, #0
 80099a6:	d1e1      	bne.n	800996c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80099a8:	bf00      	nop
 80099aa:	bf00      	nop
 80099ac:	3708      	adds	r7, #8
 80099ae:	46bd      	mov	sp, r7
 80099b0:	bd80      	pop	{r7, pc}
 80099b2:	bf00      	nop
 80099b4:	200004cc 	.word	0x200004cc
 80099b8:	200004f8 	.word	0x200004f8
 80099bc:	200004e0 	.word	0x200004e0

080099c0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80099c0:	b580      	push	{r7, lr}
 80099c2:	b082      	sub	sp, #8
 80099c4:	af00      	add	r7, sp, #0
 80099c6:	6078      	str	r0, [r7, #4]

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80099cc:	4618      	mov	r0, r3
 80099ce:	f000 ff57 	bl	800a880 <vPortFree>
			vPortFree( pxTCB );
 80099d2:	6878      	ldr	r0, [r7, #4]
 80099d4:	f000 ff54 	bl	800a880 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80099d8:	bf00      	nop
 80099da:	3708      	adds	r7, #8
 80099dc:	46bd      	mov	sp, r7
 80099de:	bd80      	pop	{r7, pc}

080099e0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80099e0:	b480      	push	{r7}
 80099e2:	b083      	sub	sp, #12
 80099e4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80099e6:	4b0c      	ldr	r3, [pc, #48]	; (8009a18 <prvResetNextTaskUnblockTime+0x38>)
 80099e8:	681b      	ldr	r3, [r3, #0]
 80099ea:	681b      	ldr	r3, [r3, #0]
 80099ec:	2b00      	cmp	r3, #0
 80099ee:	d104      	bne.n	80099fa <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80099f0:	4b0a      	ldr	r3, [pc, #40]	; (8009a1c <prvResetNextTaskUnblockTime+0x3c>)
 80099f2:	f04f 32ff 	mov.w	r2, #4294967295
 80099f6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80099f8:	e008      	b.n	8009a0c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80099fa:	4b07      	ldr	r3, [pc, #28]	; (8009a18 <prvResetNextTaskUnblockTime+0x38>)
 80099fc:	681b      	ldr	r3, [r3, #0]
 80099fe:	68db      	ldr	r3, [r3, #12]
 8009a00:	68db      	ldr	r3, [r3, #12]
 8009a02:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	685b      	ldr	r3, [r3, #4]
 8009a08:	4a04      	ldr	r2, [pc, #16]	; (8009a1c <prvResetNextTaskUnblockTime+0x3c>)
 8009a0a:	6013      	str	r3, [r2, #0]
}
 8009a0c:	bf00      	nop
 8009a0e:	370c      	adds	r7, #12
 8009a10:	46bd      	mov	sp, r7
 8009a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a16:	4770      	bx	lr
 8009a18:	200004b0 	.word	0x200004b0
 8009a1c:	20000518 	.word	0x20000518

08009a20 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8009a20:	b480      	push	{r7}
 8009a22:	b083      	sub	sp, #12
 8009a24:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8009a26:	4b0b      	ldr	r3, [pc, #44]	; (8009a54 <xTaskGetSchedulerState+0x34>)
 8009a28:	681b      	ldr	r3, [r3, #0]
 8009a2a:	2b00      	cmp	r3, #0
 8009a2c:	d102      	bne.n	8009a34 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8009a2e:	2301      	movs	r3, #1
 8009a30:	607b      	str	r3, [r7, #4]
 8009a32:	e008      	b.n	8009a46 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009a34:	4b08      	ldr	r3, [pc, #32]	; (8009a58 <xTaskGetSchedulerState+0x38>)
 8009a36:	681b      	ldr	r3, [r3, #0]
 8009a38:	2b00      	cmp	r3, #0
 8009a3a:	d102      	bne.n	8009a42 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8009a3c:	2302      	movs	r3, #2
 8009a3e:	607b      	str	r3, [r7, #4]
 8009a40:	e001      	b.n	8009a46 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8009a42:	2300      	movs	r3, #0
 8009a44:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8009a46:	687b      	ldr	r3, [r7, #4]
	}
 8009a48:	4618      	mov	r0, r3
 8009a4a:	370c      	adds	r7, #12
 8009a4c:	46bd      	mov	sp, r7
 8009a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a52:	4770      	bx	lr
 8009a54:	20000504 	.word	0x20000504
 8009a58:	20000520 	.word	0x20000520

08009a5c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8009a5c:	b580      	push	{r7, lr}
 8009a5e:	b086      	sub	sp, #24
 8009a60:	af00      	add	r7, sp, #0
 8009a62:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8009a68:	2300      	movs	r3, #0
 8009a6a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	2b00      	cmp	r3, #0
 8009a70:	d06e      	beq.n	8009b50 <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8009a72:	4b3a      	ldr	r3, [pc, #232]	; (8009b5c <xTaskPriorityDisinherit+0x100>)
 8009a74:	681b      	ldr	r3, [r3, #0]
 8009a76:	693a      	ldr	r2, [r7, #16]
 8009a78:	429a      	cmp	r2, r3
 8009a7a:	d00a      	beq.n	8009a92 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8009a7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a80:	f383 8811 	msr	BASEPRI, r3
 8009a84:	f3bf 8f6f 	isb	sy
 8009a88:	f3bf 8f4f 	dsb	sy
 8009a8c:	60fb      	str	r3, [r7, #12]
}
 8009a8e:	bf00      	nop
 8009a90:	e7fe      	b.n	8009a90 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8009a92:	693b      	ldr	r3, [r7, #16]
 8009a94:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009a96:	2b00      	cmp	r3, #0
 8009a98:	d10a      	bne.n	8009ab0 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8009a9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a9e:	f383 8811 	msr	BASEPRI, r3
 8009aa2:	f3bf 8f6f 	isb	sy
 8009aa6:	f3bf 8f4f 	dsb	sy
 8009aaa:	60bb      	str	r3, [r7, #8]
}
 8009aac:	bf00      	nop
 8009aae:	e7fe      	b.n	8009aae <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8009ab0:	693b      	ldr	r3, [r7, #16]
 8009ab2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009ab4:	1e5a      	subs	r2, r3, #1
 8009ab6:	693b      	ldr	r3, [r7, #16]
 8009ab8:	64da      	str	r2, [r3, #76]	; 0x4c

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8009aba:	693b      	ldr	r3, [r7, #16]
 8009abc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009abe:	693b      	ldr	r3, [r7, #16]
 8009ac0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009ac2:	429a      	cmp	r2, r3
 8009ac4:	d044      	beq.n	8009b50 <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8009ac6:	693b      	ldr	r3, [r7, #16]
 8009ac8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009aca:	2b00      	cmp	r3, #0
 8009acc:	d140      	bne.n	8009b50 <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009ace:	693b      	ldr	r3, [r7, #16]
 8009ad0:	3304      	adds	r3, #4
 8009ad2:	4618      	mov	r0, r3
 8009ad4:	f7fe fd54 	bl	8008580 <uxListRemove>
 8009ad8:	4603      	mov	r3, r0
 8009ada:	2b00      	cmp	r3, #0
 8009adc:	d115      	bne.n	8009b0a <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8009ade:	693b      	ldr	r3, [r7, #16]
 8009ae0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009ae2:	491f      	ldr	r1, [pc, #124]	; (8009b60 <xTaskPriorityDisinherit+0x104>)
 8009ae4:	4613      	mov	r3, r2
 8009ae6:	009b      	lsls	r3, r3, #2
 8009ae8:	4413      	add	r3, r2
 8009aea:	009b      	lsls	r3, r3, #2
 8009aec:	440b      	add	r3, r1
 8009aee:	681b      	ldr	r3, [r3, #0]
 8009af0:	2b00      	cmp	r3, #0
 8009af2:	d10a      	bne.n	8009b0a <xTaskPriorityDisinherit+0xae>
 8009af4:	693b      	ldr	r3, [r7, #16]
 8009af6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009af8:	2201      	movs	r2, #1
 8009afa:	fa02 f303 	lsl.w	r3, r2, r3
 8009afe:	43da      	mvns	r2, r3
 8009b00:	4b18      	ldr	r3, [pc, #96]	; (8009b64 <xTaskPriorityDisinherit+0x108>)
 8009b02:	681b      	ldr	r3, [r3, #0]
 8009b04:	4013      	ands	r3, r2
 8009b06:	4a17      	ldr	r2, [pc, #92]	; (8009b64 <xTaskPriorityDisinherit+0x108>)
 8009b08:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8009b0a:	693b      	ldr	r3, [r7, #16]
 8009b0c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8009b0e:	693b      	ldr	r3, [r7, #16]
 8009b10:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009b12:	693b      	ldr	r3, [r7, #16]
 8009b14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009b16:	f1c3 0205 	rsb	r2, r3, #5
 8009b1a:	693b      	ldr	r3, [r7, #16]
 8009b1c:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8009b1e:	693b      	ldr	r3, [r7, #16]
 8009b20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009b22:	2201      	movs	r2, #1
 8009b24:	409a      	lsls	r2, r3
 8009b26:	4b0f      	ldr	r3, [pc, #60]	; (8009b64 <xTaskPriorityDisinherit+0x108>)
 8009b28:	681b      	ldr	r3, [r3, #0]
 8009b2a:	4313      	orrs	r3, r2
 8009b2c:	4a0d      	ldr	r2, [pc, #52]	; (8009b64 <xTaskPriorityDisinherit+0x108>)
 8009b2e:	6013      	str	r3, [r2, #0]
 8009b30:	693b      	ldr	r3, [r7, #16]
 8009b32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009b34:	4613      	mov	r3, r2
 8009b36:	009b      	lsls	r3, r3, #2
 8009b38:	4413      	add	r3, r2
 8009b3a:	009b      	lsls	r3, r3, #2
 8009b3c:	4a08      	ldr	r2, [pc, #32]	; (8009b60 <xTaskPriorityDisinherit+0x104>)
 8009b3e:	441a      	add	r2, r3
 8009b40:	693b      	ldr	r3, [r7, #16]
 8009b42:	3304      	adds	r3, #4
 8009b44:	4619      	mov	r1, r3
 8009b46:	4610      	mov	r0, r2
 8009b48:	f7fe fcbd 	bl	80084c6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8009b4c:	2301      	movs	r3, #1
 8009b4e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009b50:	697b      	ldr	r3, [r7, #20]
	}
 8009b52:	4618      	mov	r0, r3
 8009b54:	3718      	adds	r7, #24
 8009b56:	46bd      	mov	sp, r7
 8009b58:	bd80      	pop	{r7, pc}
 8009b5a:	bf00      	nop
 8009b5c:	20000420 	.word	0x20000420
 8009b60:	20000424 	.word	0x20000424
 8009b64:	20000500 	.word	0x20000500

08009b68 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8009b68:	b580      	push	{r7, lr}
 8009b6a:	b084      	sub	sp, #16
 8009b6c:	af00      	add	r7, sp, #0
 8009b6e:	6078      	str	r0, [r7, #4]
 8009b70:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8009b72:	4b29      	ldr	r3, [pc, #164]	; (8009c18 <prvAddCurrentTaskToDelayedList+0xb0>)
 8009b74:	681b      	ldr	r3, [r3, #0]
 8009b76:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009b78:	4b28      	ldr	r3, [pc, #160]	; (8009c1c <prvAddCurrentTaskToDelayedList+0xb4>)
 8009b7a:	681b      	ldr	r3, [r3, #0]
 8009b7c:	3304      	adds	r3, #4
 8009b7e:	4618      	mov	r0, r3
 8009b80:	f7fe fcfe 	bl	8008580 <uxListRemove>
 8009b84:	4603      	mov	r3, r0
 8009b86:	2b00      	cmp	r3, #0
 8009b88:	d10b      	bne.n	8009ba2 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8009b8a:	4b24      	ldr	r3, [pc, #144]	; (8009c1c <prvAddCurrentTaskToDelayedList+0xb4>)
 8009b8c:	681b      	ldr	r3, [r3, #0]
 8009b8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009b90:	2201      	movs	r2, #1
 8009b92:	fa02 f303 	lsl.w	r3, r2, r3
 8009b96:	43da      	mvns	r2, r3
 8009b98:	4b21      	ldr	r3, [pc, #132]	; (8009c20 <prvAddCurrentTaskToDelayedList+0xb8>)
 8009b9a:	681b      	ldr	r3, [r3, #0]
 8009b9c:	4013      	ands	r3, r2
 8009b9e:	4a20      	ldr	r2, [pc, #128]	; (8009c20 <prvAddCurrentTaskToDelayedList+0xb8>)
 8009ba0:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009ba8:	d10a      	bne.n	8009bc0 <prvAddCurrentTaskToDelayedList+0x58>
 8009baa:	683b      	ldr	r3, [r7, #0]
 8009bac:	2b00      	cmp	r3, #0
 8009bae:	d007      	beq.n	8009bc0 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009bb0:	4b1a      	ldr	r3, [pc, #104]	; (8009c1c <prvAddCurrentTaskToDelayedList+0xb4>)
 8009bb2:	681b      	ldr	r3, [r3, #0]
 8009bb4:	3304      	adds	r3, #4
 8009bb6:	4619      	mov	r1, r3
 8009bb8:	481a      	ldr	r0, [pc, #104]	; (8009c24 <prvAddCurrentTaskToDelayedList+0xbc>)
 8009bba:	f7fe fc84 	bl	80084c6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8009bbe:	e026      	b.n	8009c0e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8009bc0:	68fa      	ldr	r2, [r7, #12]
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	4413      	add	r3, r2
 8009bc6:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8009bc8:	4b14      	ldr	r3, [pc, #80]	; (8009c1c <prvAddCurrentTaskToDelayedList+0xb4>)
 8009bca:	681b      	ldr	r3, [r3, #0]
 8009bcc:	68ba      	ldr	r2, [r7, #8]
 8009bce:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8009bd0:	68ba      	ldr	r2, [r7, #8]
 8009bd2:	68fb      	ldr	r3, [r7, #12]
 8009bd4:	429a      	cmp	r2, r3
 8009bd6:	d209      	bcs.n	8009bec <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009bd8:	4b13      	ldr	r3, [pc, #76]	; (8009c28 <prvAddCurrentTaskToDelayedList+0xc0>)
 8009bda:	681a      	ldr	r2, [r3, #0]
 8009bdc:	4b0f      	ldr	r3, [pc, #60]	; (8009c1c <prvAddCurrentTaskToDelayedList+0xb4>)
 8009bde:	681b      	ldr	r3, [r3, #0]
 8009be0:	3304      	adds	r3, #4
 8009be2:	4619      	mov	r1, r3
 8009be4:	4610      	mov	r0, r2
 8009be6:	f7fe fc92 	bl	800850e <vListInsert>
}
 8009bea:	e010      	b.n	8009c0e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009bec:	4b0f      	ldr	r3, [pc, #60]	; (8009c2c <prvAddCurrentTaskToDelayedList+0xc4>)
 8009bee:	681a      	ldr	r2, [r3, #0]
 8009bf0:	4b0a      	ldr	r3, [pc, #40]	; (8009c1c <prvAddCurrentTaskToDelayedList+0xb4>)
 8009bf2:	681b      	ldr	r3, [r3, #0]
 8009bf4:	3304      	adds	r3, #4
 8009bf6:	4619      	mov	r1, r3
 8009bf8:	4610      	mov	r0, r2
 8009bfa:	f7fe fc88 	bl	800850e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8009bfe:	4b0c      	ldr	r3, [pc, #48]	; (8009c30 <prvAddCurrentTaskToDelayedList+0xc8>)
 8009c00:	681b      	ldr	r3, [r3, #0]
 8009c02:	68ba      	ldr	r2, [r7, #8]
 8009c04:	429a      	cmp	r2, r3
 8009c06:	d202      	bcs.n	8009c0e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8009c08:	4a09      	ldr	r2, [pc, #36]	; (8009c30 <prvAddCurrentTaskToDelayedList+0xc8>)
 8009c0a:	68bb      	ldr	r3, [r7, #8]
 8009c0c:	6013      	str	r3, [r2, #0]
}
 8009c0e:	bf00      	nop
 8009c10:	3710      	adds	r7, #16
 8009c12:	46bd      	mov	sp, r7
 8009c14:	bd80      	pop	{r7, pc}
 8009c16:	bf00      	nop
 8009c18:	200004fc 	.word	0x200004fc
 8009c1c:	20000420 	.word	0x20000420
 8009c20:	20000500 	.word	0x20000500
 8009c24:	200004e4 	.word	0x200004e4
 8009c28:	200004b4 	.word	0x200004b4
 8009c2c:	200004b0 	.word	0x200004b0
 8009c30:	20000518 	.word	0x20000518

08009c34 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8009c34:	b580      	push	{r7, lr}
 8009c36:	b084      	sub	sp, #16
 8009c38:	af02      	add	r7, sp, #8
BaseType_t xReturn = pdFAIL;
 8009c3a:	2300      	movs	r3, #0
 8009c3c:	607b      	str	r3, [r7, #4]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8009c3e:	f000 fad5 	bl	800a1ec <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8009c42:	4b11      	ldr	r3, [pc, #68]	; (8009c88 <xTimerCreateTimerTask+0x54>)
 8009c44:	681b      	ldr	r3, [r3, #0]
 8009c46:	2b00      	cmp	r3, #0
 8009c48:	d00b      	beq.n	8009c62 <xTimerCreateTimerTask+0x2e>
				xReturn = pdPASS;
			}
		}
		#else
		{
			xReturn = xTaskCreate(	prvTimerTask,
 8009c4a:	4b10      	ldr	r3, [pc, #64]	; (8009c8c <xTimerCreateTimerTask+0x58>)
 8009c4c:	9301      	str	r3, [sp, #4]
 8009c4e:	2302      	movs	r3, #2
 8009c50:	9300      	str	r3, [sp, #0]
 8009c52:	2300      	movs	r3, #0
 8009c54:	f44f 7282 	mov.w	r2, #260	; 0x104
 8009c58:	490d      	ldr	r1, [pc, #52]	; (8009c90 <xTimerCreateTimerTask+0x5c>)
 8009c5a:	480e      	ldr	r0, [pc, #56]	; (8009c94 <xTimerCreateTimerTask+0x60>)
 8009c5c:	f7ff f966 	bl	8008f2c <xTaskCreate>
 8009c60:	6078      	str	r0, [r7, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	2b00      	cmp	r3, #0
 8009c66:	d10a      	bne.n	8009c7e <xTimerCreateTimerTask+0x4a>
	__asm volatile
 8009c68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c6c:	f383 8811 	msr	BASEPRI, r3
 8009c70:	f3bf 8f6f 	isb	sy
 8009c74:	f3bf 8f4f 	dsb	sy
 8009c78:	603b      	str	r3, [r7, #0]
}
 8009c7a:	bf00      	nop
 8009c7c:	e7fe      	b.n	8009c7c <xTimerCreateTimerTask+0x48>
	return xReturn;
 8009c7e:	687b      	ldr	r3, [r7, #4]
}
 8009c80:	4618      	mov	r0, r3
 8009c82:	3708      	adds	r7, #8
 8009c84:	46bd      	mov	sp, r7
 8009c86:	bd80      	pop	{r7, pc}
 8009c88:	20000554 	.word	0x20000554
 8009c8c:	20000558 	.word	0x20000558
 8009c90:	0800c050 	.word	0x0800c050
 8009c94:	08009dcd 	.word	0x08009dcd

08009c98 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8009c98:	b580      	push	{r7, lr}
 8009c9a:	b08a      	sub	sp, #40	; 0x28
 8009c9c:	af00      	add	r7, sp, #0
 8009c9e:	60f8      	str	r0, [r7, #12]
 8009ca0:	60b9      	str	r1, [r7, #8]
 8009ca2:	607a      	str	r2, [r7, #4]
 8009ca4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8009ca6:	2300      	movs	r3, #0
 8009ca8:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8009caa:	68fb      	ldr	r3, [r7, #12]
 8009cac:	2b00      	cmp	r3, #0
 8009cae:	d10a      	bne.n	8009cc6 <xTimerGenericCommand+0x2e>
	__asm volatile
 8009cb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009cb4:	f383 8811 	msr	BASEPRI, r3
 8009cb8:	f3bf 8f6f 	isb	sy
 8009cbc:	f3bf 8f4f 	dsb	sy
 8009cc0:	623b      	str	r3, [r7, #32]
}
 8009cc2:	bf00      	nop
 8009cc4:	e7fe      	b.n	8009cc4 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8009cc6:	4b1a      	ldr	r3, [pc, #104]	; (8009d30 <xTimerGenericCommand+0x98>)
 8009cc8:	681b      	ldr	r3, [r3, #0]
 8009cca:	2b00      	cmp	r3, #0
 8009ccc:	d02a      	beq.n	8009d24 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8009cce:	68bb      	ldr	r3, [r7, #8]
 8009cd0:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	61bb      	str	r3, [r7, #24]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8009cd6:	68fb      	ldr	r3, [r7, #12]
 8009cd8:	61fb      	str	r3, [r7, #28]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8009cda:	68bb      	ldr	r3, [r7, #8]
 8009cdc:	2b05      	cmp	r3, #5
 8009cde:	dc18      	bgt.n	8009d12 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8009ce0:	f7ff fe9e 	bl	8009a20 <xTaskGetSchedulerState>
 8009ce4:	4603      	mov	r3, r0
 8009ce6:	2b02      	cmp	r3, #2
 8009ce8:	d109      	bne.n	8009cfe <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8009cea:	4b11      	ldr	r3, [pc, #68]	; (8009d30 <xTimerGenericCommand+0x98>)
 8009cec:	6818      	ldr	r0, [r3, #0]
 8009cee:	f107 0114 	add.w	r1, r7, #20
 8009cf2:	2300      	movs	r3, #0
 8009cf4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009cf6:	f7fe fd35 	bl	8008764 <xQueueGenericSend>
 8009cfa:	6278      	str	r0, [r7, #36]	; 0x24
 8009cfc:	e012      	b.n	8009d24 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8009cfe:	4b0c      	ldr	r3, [pc, #48]	; (8009d30 <xTimerGenericCommand+0x98>)
 8009d00:	6818      	ldr	r0, [r3, #0]
 8009d02:	f107 0114 	add.w	r1, r7, #20
 8009d06:	2300      	movs	r3, #0
 8009d08:	2200      	movs	r2, #0
 8009d0a:	f7fe fd2b 	bl	8008764 <xQueueGenericSend>
 8009d0e:	6278      	str	r0, [r7, #36]	; 0x24
 8009d10:	e008      	b.n	8009d24 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8009d12:	4b07      	ldr	r3, [pc, #28]	; (8009d30 <xTimerGenericCommand+0x98>)
 8009d14:	6818      	ldr	r0, [r3, #0]
 8009d16:	f107 0114 	add.w	r1, r7, #20
 8009d1a:	2300      	movs	r3, #0
 8009d1c:	683a      	ldr	r2, [r7, #0]
 8009d1e:	f7fe fe1f 	bl	8008960 <xQueueGenericSendFromISR>
 8009d22:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8009d24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8009d26:	4618      	mov	r0, r3
 8009d28:	3728      	adds	r7, #40	; 0x28
 8009d2a:	46bd      	mov	sp, r7
 8009d2c:	bd80      	pop	{r7, pc}
 8009d2e:	bf00      	nop
 8009d30:	20000554 	.word	0x20000554

08009d34 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8009d34:	b580      	push	{r7, lr}
 8009d36:	b088      	sub	sp, #32
 8009d38:	af02      	add	r7, sp, #8
 8009d3a:	6078      	str	r0, [r7, #4]
 8009d3c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009d3e:	4b22      	ldr	r3, [pc, #136]	; (8009dc8 <prvProcessExpiredTimer+0x94>)
 8009d40:	681b      	ldr	r3, [r3, #0]
 8009d42:	68db      	ldr	r3, [r3, #12]
 8009d44:	68db      	ldr	r3, [r3, #12]
 8009d46:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009d48:	697b      	ldr	r3, [r7, #20]
 8009d4a:	3304      	adds	r3, #4
 8009d4c:	4618      	mov	r0, r3
 8009d4e:	f7fe fc17 	bl	8008580 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009d52:	697b      	ldr	r3, [r7, #20]
 8009d54:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009d58:	f003 0304 	and.w	r3, r3, #4
 8009d5c:	2b00      	cmp	r3, #0
 8009d5e:	d022      	beq.n	8009da6 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8009d60:	697b      	ldr	r3, [r7, #20]
 8009d62:	699a      	ldr	r2, [r3, #24]
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	18d1      	adds	r1, r2, r3
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	683a      	ldr	r2, [r7, #0]
 8009d6c:	6978      	ldr	r0, [r7, #20]
 8009d6e:	f000 f8d1 	bl	8009f14 <prvInsertTimerInActiveList>
 8009d72:	4603      	mov	r3, r0
 8009d74:	2b00      	cmp	r3, #0
 8009d76:	d01f      	beq.n	8009db8 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009d78:	2300      	movs	r3, #0
 8009d7a:	9300      	str	r3, [sp, #0]
 8009d7c:	2300      	movs	r3, #0
 8009d7e:	687a      	ldr	r2, [r7, #4]
 8009d80:	2100      	movs	r1, #0
 8009d82:	6978      	ldr	r0, [r7, #20]
 8009d84:	f7ff ff88 	bl	8009c98 <xTimerGenericCommand>
 8009d88:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8009d8a:	693b      	ldr	r3, [r7, #16]
 8009d8c:	2b00      	cmp	r3, #0
 8009d8e:	d113      	bne.n	8009db8 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8009d90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d94:	f383 8811 	msr	BASEPRI, r3
 8009d98:	f3bf 8f6f 	isb	sy
 8009d9c:	f3bf 8f4f 	dsb	sy
 8009da0:	60fb      	str	r3, [r7, #12]
}
 8009da2:	bf00      	nop
 8009da4:	e7fe      	b.n	8009da4 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009da6:	697b      	ldr	r3, [r7, #20]
 8009da8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009dac:	f023 0301 	bic.w	r3, r3, #1
 8009db0:	b2da      	uxtb	r2, r3
 8009db2:	697b      	ldr	r3, [r7, #20]
 8009db4:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009db8:	697b      	ldr	r3, [r7, #20]
 8009dba:	6a1b      	ldr	r3, [r3, #32]
 8009dbc:	6978      	ldr	r0, [r7, #20]
 8009dbe:	4798      	blx	r3
}
 8009dc0:	bf00      	nop
 8009dc2:	3718      	adds	r7, #24
 8009dc4:	46bd      	mov	sp, r7
 8009dc6:	bd80      	pop	{r7, pc}
 8009dc8:	2000054c 	.word	0x2000054c

08009dcc <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8009dcc:	b580      	push	{r7, lr}
 8009dce:	b084      	sub	sp, #16
 8009dd0:	af00      	add	r7, sp, #0
 8009dd2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009dd4:	f107 0308 	add.w	r3, r7, #8
 8009dd8:	4618      	mov	r0, r3
 8009dda:	f000 f857 	bl	8009e8c <prvGetNextExpireTime>
 8009dde:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8009de0:	68bb      	ldr	r3, [r7, #8]
 8009de2:	4619      	mov	r1, r3
 8009de4:	68f8      	ldr	r0, [r7, #12]
 8009de6:	f000 f803 	bl	8009df0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8009dea:	f000 f8d5 	bl	8009f98 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009dee:	e7f1      	b.n	8009dd4 <prvTimerTask+0x8>

08009df0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8009df0:	b580      	push	{r7, lr}
 8009df2:	b084      	sub	sp, #16
 8009df4:	af00      	add	r7, sp, #0
 8009df6:	6078      	str	r0, [r7, #4]
 8009df8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8009dfa:	f7ff fa57 	bl	80092ac <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009dfe:	f107 0308 	add.w	r3, r7, #8
 8009e02:	4618      	mov	r0, r3
 8009e04:	f000 f866 	bl	8009ed4 <prvSampleTimeNow>
 8009e08:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8009e0a:	68bb      	ldr	r3, [r7, #8]
 8009e0c:	2b00      	cmp	r3, #0
 8009e0e:	d130      	bne.n	8009e72 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8009e10:	683b      	ldr	r3, [r7, #0]
 8009e12:	2b00      	cmp	r3, #0
 8009e14:	d10a      	bne.n	8009e2c <prvProcessTimerOrBlockTask+0x3c>
 8009e16:	687a      	ldr	r2, [r7, #4]
 8009e18:	68fb      	ldr	r3, [r7, #12]
 8009e1a:	429a      	cmp	r2, r3
 8009e1c:	d806      	bhi.n	8009e2c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8009e1e:	f7ff fa53 	bl	80092c8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8009e22:	68f9      	ldr	r1, [r7, #12]
 8009e24:	6878      	ldr	r0, [r7, #4]
 8009e26:	f7ff ff85 	bl	8009d34 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8009e2a:	e024      	b.n	8009e76 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8009e2c:	683b      	ldr	r3, [r7, #0]
 8009e2e:	2b00      	cmp	r3, #0
 8009e30:	d008      	beq.n	8009e44 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8009e32:	4b13      	ldr	r3, [pc, #76]	; (8009e80 <prvProcessTimerOrBlockTask+0x90>)
 8009e34:	681b      	ldr	r3, [r3, #0]
 8009e36:	681b      	ldr	r3, [r3, #0]
 8009e38:	2b00      	cmp	r3, #0
 8009e3a:	d101      	bne.n	8009e40 <prvProcessTimerOrBlockTask+0x50>
 8009e3c:	2301      	movs	r3, #1
 8009e3e:	e000      	b.n	8009e42 <prvProcessTimerOrBlockTask+0x52>
 8009e40:	2300      	movs	r3, #0
 8009e42:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8009e44:	4b0f      	ldr	r3, [pc, #60]	; (8009e84 <prvProcessTimerOrBlockTask+0x94>)
 8009e46:	6818      	ldr	r0, [r3, #0]
 8009e48:	687a      	ldr	r2, [r7, #4]
 8009e4a:	68fb      	ldr	r3, [r7, #12]
 8009e4c:	1ad3      	subs	r3, r2, r3
 8009e4e:	683a      	ldr	r2, [r7, #0]
 8009e50:	4619      	mov	r1, r3
 8009e52:	f7ff f837 	bl	8008ec4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8009e56:	f7ff fa37 	bl	80092c8 <xTaskResumeAll>
 8009e5a:	4603      	mov	r3, r0
 8009e5c:	2b00      	cmp	r3, #0
 8009e5e:	d10a      	bne.n	8009e76 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8009e60:	4b09      	ldr	r3, [pc, #36]	; (8009e88 <prvProcessTimerOrBlockTask+0x98>)
 8009e62:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009e66:	601a      	str	r2, [r3, #0]
 8009e68:	f3bf 8f4f 	dsb	sy
 8009e6c:	f3bf 8f6f 	isb	sy
}
 8009e70:	e001      	b.n	8009e76 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8009e72:	f7ff fa29 	bl	80092c8 <xTaskResumeAll>
}
 8009e76:	bf00      	nop
 8009e78:	3710      	adds	r7, #16
 8009e7a:	46bd      	mov	sp, r7
 8009e7c:	bd80      	pop	{r7, pc}
 8009e7e:	bf00      	nop
 8009e80:	20000550 	.word	0x20000550
 8009e84:	20000554 	.word	0x20000554
 8009e88:	e000ed04 	.word	0xe000ed04

08009e8c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8009e8c:	b480      	push	{r7}
 8009e8e:	b085      	sub	sp, #20
 8009e90:	af00      	add	r7, sp, #0
 8009e92:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8009e94:	4b0e      	ldr	r3, [pc, #56]	; (8009ed0 <prvGetNextExpireTime+0x44>)
 8009e96:	681b      	ldr	r3, [r3, #0]
 8009e98:	681b      	ldr	r3, [r3, #0]
 8009e9a:	2b00      	cmp	r3, #0
 8009e9c:	d101      	bne.n	8009ea2 <prvGetNextExpireTime+0x16>
 8009e9e:	2201      	movs	r2, #1
 8009ea0:	e000      	b.n	8009ea4 <prvGetNextExpireTime+0x18>
 8009ea2:	2200      	movs	r2, #0
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	681b      	ldr	r3, [r3, #0]
 8009eac:	2b00      	cmp	r3, #0
 8009eae:	d105      	bne.n	8009ebc <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009eb0:	4b07      	ldr	r3, [pc, #28]	; (8009ed0 <prvGetNextExpireTime+0x44>)
 8009eb2:	681b      	ldr	r3, [r3, #0]
 8009eb4:	68db      	ldr	r3, [r3, #12]
 8009eb6:	681b      	ldr	r3, [r3, #0]
 8009eb8:	60fb      	str	r3, [r7, #12]
 8009eba:	e001      	b.n	8009ec0 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8009ebc:	2300      	movs	r3, #0
 8009ebe:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8009ec0:	68fb      	ldr	r3, [r7, #12]
}
 8009ec2:	4618      	mov	r0, r3
 8009ec4:	3714      	adds	r7, #20
 8009ec6:	46bd      	mov	sp, r7
 8009ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ecc:	4770      	bx	lr
 8009ece:	bf00      	nop
 8009ed0:	2000054c 	.word	0x2000054c

08009ed4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8009ed4:	b580      	push	{r7, lr}
 8009ed6:	b084      	sub	sp, #16
 8009ed8:	af00      	add	r7, sp, #0
 8009eda:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8009edc:	f7ff fa90 	bl	8009400 <xTaskGetTickCount>
 8009ee0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8009ee2:	4b0b      	ldr	r3, [pc, #44]	; (8009f10 <prvSampleTimeNow+0x3c>)
 8009ee4:	681b      	ldr	r3, [r3, #0]
 8009ee6:	68fa      	ldr	r2, [r7, #12]
 8009ee8:	429a      	cmp	r2, r3
 8009eea:	d205      	bcs.n	8009ef8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8009eec:	f000 f91a 	bl	800a124 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	2201      	movs	r2, #1
 8009ef4:	601a      	str	r2, [r3, #0]
 8009ef6:	e002      	b.n	8009efe <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	2200      	movs	r2, #0
 8009efc:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8009efe:	4a04      	ldr	r2, [pc, #16]	; (8009f10 <prvSampleTimeNow+0x3c>)
 8009f00:	68fb      	ldr	r3, [r7, #12]
 8009f02:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8009f04:	68fb      	ldr	r3, [r7, #12]
}
 8009f06:	4618      	mov	r0, r3
 8009f08:	3710      	adds	r7, #16
 8009f0a:	46bd      	mov	sp, r7
 8009f0c:	bd80      	pop	{r7, pc}
 8009f0e:	bf00      	nop
 8009f10:	2000055c 	.word	0x2000055c

08009f14 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8009f14:	b580      	push	{r7, lr}
 8009f16:	b086      	sub	sp, #24
 8009f18:	af00      	add	r7, sp, #0
 8009f1a:	60f8      	str	r0, [r7, #12]
 8009f1c:	60b9      	str	r1, [r7, #8]
 8009f1e:	607a      	str	r2, [r7, #4]
 8009f20:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8009f22:	2300      	movs	r3, #0
 8009f24:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8009f26:	68fb      	ldr	r3, [r7, #12]
 8009f28:	68ba      	ldr	r2, [r7, #8]
 8009f2a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009f2c:	68fb      	ldr	r3, [r7, #12]
 8009f2e:	68fa      	ldr	r2, [r7, #12]
 8009f30:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8009f32:	68ba      	ldr	r2, [r7, #8]
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	429a      	cmp	r2, r3
 8009f38:	d812      	bhi.n	8009f60 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009f3a:	687a      	ldr	r2, [r7, #4]
 8009f3c:	683b      	ldr	r3, [r7, #0]
 8009f3e:	1ad2      	subs	r2, r2, r3
 8009f40:	68fb      	ldr	r3, [r7, #12]
 8009f42:	699b      	ldr	r3, [r3, #24]
 8009f44:	429a      	cmp	r2, r3
 8009f46:	d302      	bcc.n	8009f4e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8009f48:	2301      	movs	r3, #1
 8009f4a:	617b      	str	r3, [r7, #20]
 8009f4c:	e01b      	b.n	8009f86 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8009f4e:	4b10      	ldr	r3, [pc, #64]	; (8009f90 <prvInsertTimerInActiveList+0x7c>)
 8009f50:	681a      	ldr	r2, [r3, #0]
 8009f52:	68fb      	ldr	r3, [r7, #12]
 8009f54:	3304      	adds	r3, #4
 8009f56:	4619      	mov	r1, r3
 8009f58:	4610      	mov	r0, r2
 8009f5a:	f7fe fad8 	bl	800850e <vListInsert>
 8009f5e:	e012      	b.n	8009f86 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8009f60:	687a      	ldr	r2, [r7, #4]
 8009f62:	683b      	ldr	r3, [r7, #0]
 8009f64:	429a      	cmp	r2, r3
 8009f66:	d206      	bcs.n	8009f76 <prvInsertTimerInActiveList+0x62>
 8009f68:	68ba      	ldr	r2, [r7, #8]
 8009f6a:	683b      	ldr	r3, [r7, #0]
 8009f6c:	429a      	cmp	r2, r3
 8009f6e:	d302      	bcc.n	8009f76 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8009f70:	2301      	movs	r3, #1
 8009f72:	617b      	str	r3, [r7, #20]
 8009f74:	e007      	b.n	8009f86 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009f76:	4b07      	ldr	r3, [pc, #28]	; (8009f94 <prvInsertTimerInActiveList+0x80>)
 8009f78:	681a      	ldr	r2, [r3, #0]
 8009f7a:	68fb      	ldr	r3, [r7, #12]
 8009f7c:	3304      	adds	r3, #4
 8009f7e:	4619      	mov	r1, r3
 8009f80:	4610      	mov	r0, r2
 8009f82:	f7fe fac4 	bl	800850e <vListInsert>
		}
	}

	return xProcessTimerNow;
 8009f86:	697b      	ldr	r3, [r7, #20]
}
 8009f88:	4618      	mov	r0, r3
 8009f8a:	3718      	adds	r7, #24
 8009f8c:	46bd      	mov	sp, r7
 8009f8e:	bd80      	pop	{r7, pc}
 8009f90:	20000550 	.word	0x20000550
 8009f94:	2000054c 	.word	0x2000054c

08009f98 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8009f98:	b580      	push	{r7, lr}
 8009f9a:	b08c      	sub	sp, #48	; 0x30
 8009f9c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009f9e:	e0ae      	b.n	800a0fe <prvProcessReceivedCommands+0x166>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8009fa0:	68bb      	ldr	r3, [r7, #8]
 8009fa2:	2b00      	cmp	r3, #0
 8009fa4:	f2c0 80ab 	blt.w	800a0fe <prvProcessReceivedCommands+0x166>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8009fa8:	693b      	ldr	r3, [r7, #16]
 8009faa:	627b      	str	r3, [r7, #36]	; 0x24

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8009fac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009fae:	695b      	ldr	r3, [r3, #20]
 8009fb0:	2b00      	cmp	r3, #0
 8009fb2:	d004      	beq.n	8009fbe <prvProcessReceivedCommands+0x26>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009fb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009fb6:	3304      	adds	r3, #4
 8009fb8:	4618      	mov	r0, r3
 8009fba:	f7fe fae1 	bl	8008580 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009fbe:	1d3b      	adds	r3, r7, #4
 8009fc0:	4618      	mov	r0, r3
 8009fc2:	f7ff ff87 	bl	8009ed4 <prvSampleTimeNow>
 8009fc6:	6238      	str	r0, [r7, #32]

			switch( xMessage.xMessageID )
 8009fc8:	68bb      	ldr	r3, [r7, #8]
 8009fca:	2b09      	cmp	r3, #9
 8009fcc:	f200 8096 	bhi.w	800a0fc <prvProcessReceivedCommands+0x164>
 8009fd0:	a201      	add	r2, pc, #4	; (adr r2, 8009fd8 <prvProcessReceivedCommands+0x40>)
 8009fd2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009fd6:	bf00      	nop
 8009fd8:	0800a001 	.word	0x0800a001
 8009fdc:	0800a001 	.word	0x0800a001
 8009fe0:	0800a001 	.word	0x0800a001
 8009fe4:	0800a075 	.word	0x0800a075
 8009fe8:	0800a089 	.word	0x0800a089
 8009fec:	0800a0d3 	.word	0x0800a0d3
 8009ff0:	0800a001 	.word	0x0800a001
 8009ff4:	0800a001 	.word	0x0800a001
 8009ff8:	0800a075 	.word	0x0800a075
 8009ffc:	0800a089 	.word	0x0800a089
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a000:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a002:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a006:	f043 0301 	orr.w	r3, r3, #1
 800a00a:	b2da      	uxtb	r2, r3
 800a00c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a00e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800a012:	68fa      	ldr	r2, [r7, #12]
 800a014:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a016:	699b      	ldr	r3, [r3, #24]
 800a018:	18d1      	adds	r1, r2, r3
 800a01a:	68fb      	ldr	r3, [r7, #12]
 800a01c:	6a3a      	ldr	r2, [r7, #32]
 800a01e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a020:	f7ff ff78 	bl	8009f14 <prvInsertTimerInActiveList>
 800a024:	4603      	mov	r3, r0
 800a026:	2b00      	cmp	r3, #0
 800a028:	d069      	beq.n	800a0fe <prvProcessReceivedCommands+0x166>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a02a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a02c:	6a1b      	ldr	r3, [r3, #32]
 800a02e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a030:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a032:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a034:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a038:	f003 0304 	and.w	r3, r3, #4
 800a03c:	2b00      	cmp	r3, #0
 800a03e:	d05e      	beq.n	800a0fe <prvProcessReceivedCommands+0x166>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800a040:	68fa      	ldr	r2, [r7, #12]
 800a042:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a044:	699b      	ldr	r3, [r3, #24]
 800a046:	441a      	add	r2, r3
 800a048:	2300      	movs	r3, #0
 800a04a:	9300      	str	r3, [sp, #0]
 800a04c:	2300      	movs	r3, #0
 800a04e:	2100      	movs	r1, #0
 800a050:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a052:	f7ff fe21 	bl	8009c98 <xTimerGenericCommand>
 800a056:	61f8      	str	r0, [r7, #28]
							configASSERT( xResult );
 800a058:	69fb      	ldr	r3, [r7, #28]
 800a05a:	2b00      	cmp	r3, #0
 800a05c:	d14f      	bne.n	800a0fe <prvProcessReceivedCommands+0x166>
	__asm volatile
 800a05e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a062:	f383 8811 	msr	BASEPRI, r3
 800a066:	f3bf 8f6f 	isb	sy
 800a06a:	f3bf 8f4f 	dsb	sy
 800a06e:	61bb      	str	r3, [r7, #24]
}
 800a070:	bf00      	nop
 800a072:	e7fe      	b.n	800a072 <prvProcessReceivedCommands+0xda>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a074:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a076:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a07a:	f023 0301 	bic.w	r3, r3, #1
 800a07e:	b2da      	uxtb	r2, r3
 800a080:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a082:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800a086:	e03a      	b.n	800a0fe <prvProcessReceivedCommands+0x166>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a088:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a08a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a08e:	f043 0301 	orr.w	r3, r3, #1
 800a092:	b2da      	uxtb	r2, r3
 800a094:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a096:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800a09a:	68fa      	ldr	r2, [r7, #12]
 800a09c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a09e:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800a0a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a0a2:	699b      	ldr	r3, [r3, #24]
 800a0a4:	2b00      	cmp	r3, #0
 800a0a6:	d10a      	bne.n	800a0be <prvProcessReceivedCommands+0x126>
	__asm volatile
 800a0a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a0ac:	f383 8811 	msr	BASEPRI, r3
 800a0b0:	f3bf 8f6f 	isb	sy
 800a0b4:	f3bf 8f4f 	dsb	sy
 800a0b8:	617b      	str	r3, [r7, #20]
}
 800a0ba:	bf00      	nop
 800a0bc:	e7fe      	b.n	800a0bc <prvProcessReceivedCommands+0x124>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800a0be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a0c0:	699a      	ldr	r2, [r3, #24]
 800a0c2:	6a3b      	ldr	r3, [r7, #32]
 800a0c4:	18d1      	adds	r1, r2, r3
 800a0c6:	6a3b      	ldr	r3, [r7, #32]
 800a0c8:	6a3a      	ldr	r2, [r7, #32]
 800a0ca:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a0cc:	f7ff ff22 	bl	8009f14 <prvInsertTimerInActiveList>
					break;
 800a0d0:	e015      	b.n	800a0fe <prvProcessReceivedCommands+0x166>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800a0d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a0d4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a0d8:	f003 0302 	and.w	r3, r3, #2
 800a0dc:	2b00      	cmp	r3, #0
 800a0de:	d103      	bne.n	800a0e8 <prvProcessReceivedCommands+0x150>
						{
							vPortFree( pxTimer );
 800a0e0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a0e2:	f000 fbcd 	bl	800a880 <vPortFree>
 800a0e6:	e00a      	b.n	800a0fe <prvProcessReceivedCommands+0x166>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a0e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a0ea:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a0ee:	f023 0301 	bic.w	r3, r3, #1
 800a0f2:	b2da      	uxtb	r2, r3
 800a0f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a0f6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800a0fa:	e000      	b.n	800a0fe <prvProcessReceivedCommands+0x166>

				default	:
					/* Don't expect to get here. */
					break;
 800a0fc:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a0fe:	4b08      	ldr	r3, [pc, #32]	; (800a120 <prvProcessReceivedCommands+0x188>)
 800a100:	681b      	ldr	r3, [r3, #0]
 800a102:	f107 0108 	add.w	r1, r7, #8
 800a106:	2200      	movs	r2, #0
 800a108:	4618      	mov	r0, r3
 800a10a:	f7fe fcc1 	bl	8008a90 <xQueueReceive>
 800a10e:	4603      	mov	r3, r0
 800a110:	2b00      	cmp	r3, #0
 800a112:	f47f af45 	bne.w	8009fa0 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800a116:	bf00      	nop
 800a118:	bf00      	nop
 800a11a:	3728      	adds	r7, #40	; 0x28
 800a11c:	46bd      	mov	sp, r7
 800a11e:	bd80      	pop	{r7, pc}
 800a120:	20000554 	.word	0x20000554

0800a124 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800a124:	b580      	push	{r7, lr}
 800a126:	b088      	sub	sp, #32
 800a128:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a12a:	e048      	b.n	800a1be <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a12c:	4b2d      	ldr	r3, [pc, #180]	; (800a1e4 <prvSwitchTimerLists+0xc0>)
 800a12e:	681b      	ldr	r3, [r3, #0]
 800a130:	68db      	ldr	r3, [r3, #12]
 800a132:	681b      	ldr	r3, [r3, #0]
 800a134:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a136:	4b2b      	ldr	r3, [pc, #172]	; (800a1e4 <prvSwitchTimerLists+0xc0>)
 800a138:	681b      	ldr	r3, [r3, #0]
 800a13a:	68db      	ldr	r3, [r3, #12]
 800a13c:	68db      	ldr	r3, [r3, #12]
 800a13e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a140:	68fb      	ldr	r3, [r7, #12]
 800a142:	3304      	adds	r3, #4
 800a144:	4618      	mov	r0, r3
 800a146:	f7fe fa1b 	bl	8008580 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a14a:	68fb      	ldr	r3, [r7, #12]
 800a14c:	6a1b      	ldr	r3, [r3, #32]
 800a14e:	68f8      	ldr	r0, [r7, #12]
 800a150:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a152:	68fb      	ldr	r3, [r7, #12]
 800a154:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a158:	f003 0304 	and.w	r3, r3, #4
 800a15c:	2b00      	cmp	r3, #0
 800a15e:	d02e      	beq.n	800a1be <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800a160:	68fb      	ldr	r3, [r7, #12]
 800a162:	699b      	ldr	r3, [r3, #24]
 800a164:	693a      	ldr	r2, [r7, #16]
 800a166:	4413      	add	r3, r2
 800a168:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800a16a:	68ba      	ldr	r2, [r7, #8]
 800a16c:	693b      	ldr	r3, [r7, #16]
 800a16e:	429a      	cmp	r2, r3
 800a170:	d90e      	bls.n	800a190 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800a172:	68fb      	ldr	r3, [r7, #12]
 800a174:	68ba      	ldr	r2, [r7, #8]
 800a176:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a178:	68fb      	ldr	r3, [r7, #12]
 800a17a:	68fa      	ldr	r2, [r7, #12]
 800a17c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a17e:	4b19      	ldr	r3, [pc, #100]	; (800a1e4 <prvSwitchTimerLists+0xc0>)
 800a180:	681a      	ldr	r2, [r3, #0]
 800a182:	68fb      	ldr	r3, [r7, #12]
 800a184:	3304      	adds	r3, #4
 800a186:	4619      	mov	r1, r3
 800a188:	4610      	mov	r0, r2
 800a18a:	f7fe f9c0 	bl	800850e <vListInsert>
 800a18e:	e016      	b.n	800a1be <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a190:	2300      	movs	r3, #0
 800a192:	9300      	str	r3, [sp, #0]
 800a194:	2300      	movs	r3, #0
 800a196:	693a      	ldr	r2, [r7, #16]
 800a198:	2100      	movs	r1, #0
 800a19a:	68f8      	ldr	r0, [r7, #12]
 800a19c:	f7ff fd7c 	bl	8009c98 <xTimerGenericCommand>
 800a1a0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	2b00      	cmp	r3, #0
 800a1a6:	d10a      	bne.n	800a1be <prvSwitchTimerLists+0x9a>
	__asm volatile
 800a1a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a1ac:	f383 8811 	msr	BASEPRI, r3
 800a1b0:	f3bf 8f6f 	isb	sy
 800a1b4:	f3bf 8f4f 	dsb	sy
 800a1b8:	603b      	str	r3, [r7, #0]
}
 800a1ba:	bf00      	nop
 800a1bc:	e7fe      	b.n	800a1bc <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a1be:	4b09      	ldr	r3, [pc, #36]	; (800a1e4 <prvSwitchTimerLists+0xc0>)
 800a1c0:	681b      	ldr	r3, [r3, #0]
 800a1c2:	681b      	ldr	r3, [r3, #0]
 800a1c4:	2b00      	cmp	r3, #0
 800a1c6:	d1b1      	bne.n	800a12c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800a1c8:	4b06      	ldr	r3, [pc, #24]	; (800a1e4 <prvSwitchTimerLists+0xc0>)
 800a1ca:	681b      	ldr	r3, [r3, #0]
 800a1cc:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800a1ce:	4b06      	ldr	r3, [pc, #24]	; (800a1e8 <prvSwitchTimerLists+0xc4>)
 800a1d0:	681b      	ldr	r3, [r3, #0]
 800a1d2:	4a04      	ldr	r2, [pc, #16]	; (800a1e4 <prvSwitchTimerLists+0xc0>)
 800a1d4:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800a1d6:	4a04      	ldr	r2, [pc, #16]	; (800a1e8 <prvSwitchTimerLists+0xc4>)
 800a1d8:	697b      	ldr	r3, [r7, #20]
 800a1da:	6013      	str	r3, [r2, #0]
}
 800a1dc:	bf00      	nop
 800a1de:	3718      	adds	r7, #24
 800a1e0:	46bd      	mov	sp, r7
 800a1e2:	bd80      	pop	{r7, pc}
 800a1e4:	2000054c 	.word	0x2000054c
 800a1e8:	20000550 	.word	0x20000550

0800a1ec <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800a1ec:	b580      	push	{r7, lr}
 800a1ee:	af00      	add	r7, sp, #0
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800a1f0:	f000 f960 	bl	800a4b4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800a1f4:	4b12      	ldr	r3, [pc, #72]	; (800a240 <prvCheckForValidListAndQueue+0x54>)
 800a1f6:	681b      	ldr	r3, [r3, #0]
 800a1f8:	2b00      	cmp	r3, #0
 800a1fa:	d11d      	bne.n	800a238 <prvCheckForValidListAndQueue+0x4c>
		{
			vListInitialise( &xActiveTimerList1 );
 800a1fc:	4811      	ldr	r0, [pc, #68]	; (800a244 <prvCheckForValidListAndQueue+0x58>)
 800a1fe:	f7fe f935 	bl	800846c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800a202:	4811      	ldr	r0, [pc, #68]	; (800a248 <prvCheckForValidListAndQueue+0x5c>)
 800a204:	f7fe f932 	bl	800846c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800a208:	4b10      	ldr	r3, [pc, #64]	; (800a24c <prvCheckForValidListAndQueue+0x60>)
 800a20a:	4a0e      	ldr	r2, [pc, #56]	; (800a244 <prvCheckForValidListAndQueue+0x58>)
 800a20c:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800a20e:	4b10      	ldr	r3, [pc, #64]	; (800a250 <prvCheckForValidListAndQueue+0x64>)
 800a210:	4a0d      	ldr	r2, [pc, #52]	; (800a248 <prvCheckForValidListAndQueue+0x5c>)
 800a212:	601a      	str	r2, [r3, #0]

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
			}
			#else
			{
				xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 800a214:	2200      	movs	r2, #0
 800a216:	210c      	movs	r1, #12
 800a218:	200a      	movs	r0, #10
 800a21a:	f7fe fa43 	bl	80086a4 <xQueueGenericCreate>
 800a21e:	4603      	mov	r3, r0
 800a220:	4a07      	ldr	r2, [pc, #28]	; (800a240 <prvCheckForValidListAndQueue+0x54>)
 800a222:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800a224:	4b06      	ldr	r3, [pc, #24]	; (800a240 <prvCheckForValidListAndQueue+0x54>)
 800a226:	681b      	ldr	r3, [r3, #0]
 800a228:	2b00      	cmp	r3, #0
 800a22a:	d005      	beq.n	800a238 <prvCheckForValidListAndQueue+0x4c>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800a22c:	4b04      	ldr	r3, [pc, #16]	; (800a240 <prvCheckForValidListAndQueue+0x54>)
 800a22e:	681b      	ldr	r3, [r3, #0]
 800a230:	4908      	ldr	r1, [pc, #32]	; (800a254 <prvCheckForValidListAndQueue+0x68>)
 800a232:	4618      	mov	r0, r3
 800a234:	f7fe fe1c 	bl	8008e70 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a238:	f000 f96c 	bl	800a514 <vPortExitCritical>
}
 800a23c:	bf00      	nop
 800a23e:	bd80      	pop	{r7, pc}
 800a240:	20000554 	.word	0x20000554
 800a244:	20000524 	.word	0x20000524
 800a248:	20000538 	.word	0x20000538
 800a24c:	2000054c 	.word	0x2000054c
 800a250:	20000550 	.word	0x20000550
 800a254:	0800c058 	.word	0x0800c058

0800a258 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800a258:	b480      	push	{r7}
 800a25a:	b085      	sub	sp, #20
 800a25c:	af00      	add	r7, sp, #0
 800a25e:	60f8      	str	r0, [r7, #12]
 800a260:	60b9      	str	r1, [r7, #8]
 800a262:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800a264:	68fb      	ldr	r3, [r7, #12]
 800a266:	3b04      	subs	r3, #4
 800a268:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a26a:	68fb      	ldr	r3, [r7, #12]
 800a26c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800a270:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a272:	68fb      	ldr	r3, [r7, #12]
 800a274:	3b04      	subs	r3, #4
 800a276:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800a278:	68bb      	ldr	r3, [r7, #8]
 800a27a:	f023 0201 	bic.w	r2, r3, #1
 800a27e:	68fb      	ldr	r3, [r7, #12]
 800a280:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a282:	68fb      	ldr	r3, [r7, #12]
 800a284:	3b04      	subs	r3, #4
 800a286:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800a288:	4a0c      	ldr	r2, [pc, #48]	; (800a2bc <pxPortInitialiseStack+0x64>)
 800a28a:	68fb      	ldr	r3, [r7, #12]
 800a28c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800a28e:	68fb      	ldr	r3, [r7, #12]
 800a290:	3b14      	subs	r3, #20
 800a292:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800a294:	687a      	ldr	r2, [r7, #4]
 800a296:	68fb      	ldr	r3, [r7, #12]
 800a298:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800a29a:	68fb      	ldr	r3, [r7, #12]
 800a29c:	3b04      	subs	r3, #4
 800a29e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800a2a0:	68fb      	ldr	r3, [r7, #12]
 800a2a2:	f06f 0202 	mvn.w	r2, #2
 800a2a6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800a2a8:	68fb      	ldr	r3, [r7, #12]
 800a2aa:	3b20      	subs	r3, #32
 800a2ac:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800a2ae:	68fb      	ldr	r3, [r7, #12]
}
 800a2b0:	4618      	mov	r0, r3
 800a2b2:	3714      	adds	r7, #20
 800a2b4:	46bd      	mov	sp, r7
 800a2b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2ba:	4770      	bx	lr
 800a2bc:	0800a2c1 	.word	0x0800a2c1

0800a2c0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800a2c0:	b480      	push	{r7}
 800a2c2:	b085      	sub	sp, #20
 800a2c4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800a2c6:	2300      	movs	r3, #0
 800a2c8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800a2ca:	4b12      	ldr	r3, [pc, #72]	; (800a314 <prvTaskExitError+0x54>)
 800a2cc:	681b      	ldr	r3, [r3, #0]
 800a2ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a2d2:	d00a      	beq.n	800a2ea <prvTaskExitError+0x2a>
	__asm volatile
 800a2d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a2d8:	f383 8811 	msr	BASEPRI, r3
 800a2dc:	f3bf 8f6f 	isb	sy
 800a2e0:	f3bf 8f4f 	dsb	sy
 800a2e4:	60fb      	str	r3, [r7, #12]
}
 800a2e6:	bf00      	nop
 800a2e8:	e7fe      	b.n	800a2e8 <prvTaskExitError+0x28>
	__asm volatile
 800a2ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a2ee:	f383 8811 	msr	BASEPRI, r3
 800a2f2:	f3bf 8f6f 	isb	sy
 800a2f6:	f3bf 8f4f 	dsb	sy
 800a2fa:	60bb      	str	r3, [r7, #8]
}
 800a2fc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800a2fe:	bf00      	nop
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	2b00      	cmp	r3, #0
 800a304:	d0fc      	beq.n	800a300 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800a306:	bf00      	nop
 800a308:	bf00      	nop
 800a30a:	3714      	adds	r7, #20
 800a30c:	46bd      	mov	sp, r7
 800a30e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a312:	4770      	bx	lr
 800a314:	2000004c 	.word	0x2000004c
	...

0800a320 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800a320:	4b07      	ldr	r3, [pc, #28]	; (800a340 <pxCurrentTCBConst2>)
 800a322:	6819      	ldr	r1, [r3, #0]
 800a324:	6808      	ldr	r0, [r1, #0]
 800a326:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a32a:	f380 8809 	msr	PSP, r0
 800a32e:	f3bf 8f6f 	isb	sy
 800a332:	f04f 0000 	mov.w	r0, #0
 800a336:	f380 8811 	msr	BASEPRI, r0
 800a33a:	4770      	bx	lr
 800a33c:	f3af 8000 	nop.w

0800a340 <pxCurrentTCBConst2>:
 800a340:	20000420 	.word	0x20000420
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800a344:	bf00      	nop
 800a346:	bf00      	nop

0800a348 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800a348:	4808      	ldr	r0, [pc, #32]	; (800a36c <prvPortStartFirstTask+0x24>)
 800a34a:	6800      	ldr	r0, [r0, #0]
 800a34c:	6800      	ldr	r0, [r0, #0]
 800a34e:	f380 8808 	msr	MSP, r0
 800a352:	f04f 0000 	mov.w	r0, #0
 800a356:	f380 8814 	msr	CONTROL, r0
 800a35a:	b662      	cpsie	i
 800a35c:	b661      	cpsie	f
 800a35e:	f3bf 8f4f 	dsb	sy
 800a362:	f3bf 8f6f 	isb	sy
 800a366:	df00      	svc	0
 800a368:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800a36a:	bf00      	nop
 800a36c:	e000ed08 	.word	0xe000ed08

0800a370 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800a370:	b580      	push	{r7, lr}
 800a372:	b086      	sub	sp, #24
 800a374:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800a376:	4b46      	ldr	r3, [pc, #280]	; (800a490 <xPortStartScheduler+0x120>)
 800a378:	681b      	ldr	r3, [r3, #0]
 800a37a:	4a46      	ldr	r2, [pc, #280]	; (800a494 <xPortStartScheduler+0x124>)
 800a37c:	4293      	cmp	r3, r2
 800a37e:	d10a      	bne.n	800a396 <xPortStartScheduler+0x26>
	__asm volatile
 800a380:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a384:	f383 8811 	msr	BASEPRI, r3
 800a388:	f3bf 8f6f 	isb	sy
 800a38c:	f3bf 8f4f 	dsb	sy
 800a390:	613b      	str	r3, [r7, #16]
}
 800a392:	bf00      	nop
 800a394:	e7fe      	b.n	800a394 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800a396:	4b3e      	ldr	r3, [pc, #248]	; (800a490 <xPortStartScheduler+0x120>)
 800a398:	681b      	ldr	r3, [r3, #0]
 800a39a:	4a3f      	ldr	r2, [pc, #252]	; (800a498 <xPortStartScheduler+0x128>)
 800a39c:	4293      	cmp	r3, r2
 800a39e:	d10a      	bne.n	800a3b6 <xPortStartScheduler+0x46>
	__asm volatile
 800a3a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a3a4:	f383 8811 	msr	BASEPRI, r3
 800a3a8:	f3bf 8f6f 	isb	sy
 800a3ac:	f3bf 8f4f 	dsb	sy
 800a3b0:	60fb      	str	r3, [r7, #12]
}
 800a3b2:	bf00      	nop
 800a3b4:	e7fe      	b.n	800a3b4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800a3b6:	4b39      	ldr	r3, [pc, #228]	; (800a49c <xPortStartScheduler+0x12c>)
 800a3b8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a3ba:	697b      	ldr	r3, [r7, #20]
 800a3bc:	781b      	ldrb	r3, [r3, #0]
 800a3be:	b2db      	uxtb	r3, r3
 800a3c0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800a3c2:	697b      	ldr	r3, [r7, #20]
 800a3c4:	22ff      	movs	r2, #255	; 0xff
 800a3c6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800a3c8:	697b      	ldr	r3, [r7, #20]
 800a3ca:	781b      	ldrb	r3, [r3, #0]
 800a3cc:	b2db      	uxtb	r3, r3
 800a3ce:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a3d0:	78fb      	ldrb	r3, [r7, #3]
 800a3d2:	b2db      	uxtb	r3, r3
 800a3d4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800a3d8:	b2da      	uxtb	r2, r3
 800a3da:	4b31      	ldr	r3, [pc, #196]	; (800a4a0 <xPortStartScheduler+0x130>)
 800a3dc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a3de:	4b31      	ldr	r3, [pc, #196]	; (800a4a4 <xPortStartScheduler+0x134>)
 800a3e0:	2207      	movs	r2, #7
 800a3e2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a3e4:	e009      	b.n	800a3fa <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800a3e6:	4b2f      	ldr	r3, [pc, #188]	; (800a4a4 <xPortStartScheduler+0x134>)
 800a3e8:	681b      	ldr	r3, [r3, #0]
 800a3ea:	3b01      	subs	r3, #1
 800a3ec:	4a2d      	ldr	r2, [pc, #180]	; (800a4a4 <xPortStartScheduler+0x134>)
 800a3ee:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800a3f0:	78fb      	ldrb	r3, [r7, #3]
 800a3f2:	b2db      	uxtb	r3, r3
 800a3f4:	005b      	lsls	r3, r3, #1
 800a3f6:	b2db      	uxtb	r3, r3
 800a3f8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a3fa:	78fb      	ldrb	r3, [r7, #3]
 800a3fc:	b2db      	uxtb	r3, r3
 800a3fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a402:	2b80      	cmp	r3, #128	; 0x80
 800a404:	d0ef      	beq.n	800a3e6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800a406:	4b27      	ldr	r3, [pc, #156]	; (800a4a4 <xPortStartScheduler+0x134>)
 800a408:	681b      	ldr	r3, [r3, #0]
 800a40a:	f1c3 0307 	rsb	r3, r3, #7
 800a40e:	2b04      	cmp	r3, #4
 800a410:	d00a      	beq.n	800a428 <xPortStartScheduler+0xb8>
	__asm volatile
 800a412:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a416:	f383 8811 	msr	BASEPRI, r3
 800a41a:	f3bf 8f6f 	isb	sy
 800a41e:	f3bf 8f4f 	dsb	sy
 800a422:	60bb      	str	r3, [r7, #8]
}
 800a424:	bf00      	nop
 800a426:	e7fe      	b.n	800a426 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800a428:	4b1e      	ldr	r3, [pc, #120]	; (800a4a4 <xPortStartScheduler+0x134>)
 800a42a:	681b      	ldr	r3, [r3, #0]
 800a42c:	021b      	lsls	r3, r3, #8
 800a42e:	4a1d      	ldr	r2, [pc, #116]	; (800a4a4 <xPortStartScheduler+0x134>)
 800a430:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800a432:	4b1c      	ldr	r3, [pc, #112]	; (800a4a4 <xPortStartScheduler+0x134>)
 800a434:	681b      	ldr	r3, [r3, #0]
 800a436:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800a43a:	4a1a      	ldr	r2, [pc, #104]	; (800a4a4 <xPortStartScheduler+0x134>)
 800a43c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	b2da      	uxtb	r2, r3
 800a442:	697b      	ldr	r3, [r7, #20]
 800a444:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800a446:	4b18      	ldr	r3, [pc, #96]	; (800a4a8 <xPortStartScheduler+0x138>)
 800a448:	681b      	ldr	r3, [r3, #0]
 800a44a:	4a17      	ldr	r2, [pc, #92]	; (800a4a8 <xPortStartScheduler+0x138>)
 800a44c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800a450:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800a452:	4b15      	ldr	r3, [pc, #84]	; (800a4a8 <xPortStartScheduler+0x138>)
 800a454:	681b      	ldr	r3, [r3, #0]
 800a456:	4a14      	ldr	r2, [pc, #80]	; (800a4a8 <xPortStartScheduler+0x138>)
 800a458:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800a45c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800a45e:	f000 f8dd 	bl	800a61c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800a462:	4b12      	ldr	r3, [pc, #72]	; (800a4ac <xPortStartScheduler+0x13c>)
 800a464:	2200      	movs	r2, #0
 800a466:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800a468:	f000 f8fc 	bl	800a664 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800a46c:	4b10      	ldr	r3, [pc, #64]	; (800a4b0 <xPortStartScheduler+0x140>)
 800a46e:	681b      	ldr	r3, [r3, #0]
 800a470:	4a0f      	ldr	r2, [pc, #60]	; (800a4b0 <xPortStartScheduler+0x140>)
 800a472:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800a476:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800a478:	f7ff ff66 	bl	800a348 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800a47c:	f7ff f888 	bl	8009590 <vTaskSwitchContext>
	prvTaskExitError();
 800a480:	f7ff ff1e 	bl	800a2c0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800a484:	2300      	movs	r3, #0
}
 800a486:	4618      	mov	r0, r3
 800a488:	3718      	adds	r7, #24
 800a48a:	46bd      	mov	sp, r7
 800a48c:	bd80      	pop	{r7, pc}
 800a48e:	bf00      	nop
 800a490:	e000ed00 	.word	0xe000ed00
 800a494:	410fc271 	.word	0x410fc271
 800a498:	410fc270 	.word	0x410fc270
 800a49c:	e000e400 	.word	0xe000e400
 800a4a0:	20000560 	.word	0x20000560
 800a4a4:	20000564 	.word	0x20000564
 800a4a8:	e000ed20 	.word	0xe000ed20
 800a4ac:	2000004c 	.word	0x2000004c
 800a4b0:	e000ef34 	.word	0xe000ef34

0800a4b4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800a4b4:	b480      	push	{r7}
 800a4b6:	b083      	sub	sp, #12
 800a4b8:	af00      	add	r7, sp, #0
	__asm volatile
 800a4ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a4be:	f383 8811 	msr	BASEPRI, r3
 800a4c2:	f3bf 8f6f 	isb	sy
 800a4c6:	f3bf 8f4f 	dsb	sy
 800a4ca:	607b      	str	r3, [r7, #4]
}
 800a4cc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800a4ce:	4b0f      	ldr	r3, [pc, #60]	; (800a50c <vPortEnterCritical+0x58>)
 800a4d0:	681b      	ldr	r3, [r3, #0]
 800a4d2:	3301      	adds	r3, #1
 800a4d4:	4a0d      	ldr	r2, [pc, #52]	; (800a50c <vPortEnterCritical+0x58>)
 800a4d6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800a4d8:	4b0c      	ldr	r3, [pc, #48]	; (800a50c <vPortEnterCritical+0x58>)
 800a4da:	681b      	ldr	r3, [r3, #0]
 800a4dc:	2b01      	cmp	r3, #1
 800a4de:	d10f      	bne.n	800a500 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800a4e0:	4b0b      	ldr	r3, [pc, #44]	; (800a510 <vPortEnterCritical+0x5c>)
 800a4e2:	681b      	ldr	r3, [r3, #0]
 800a4e4:	b2db      	uxtb	r3, r3
 800a4e6:	2b00      	cmp	r3, #0
 800a4e8:	d00a      	beq.n	800a500 <vPortEnterCritical+0x4c>
	__asm volatile
 800a4ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a4ee:	f383 8811 	msr	BASEPRI, r3
 800a4f2:	f3bf 8f6f 	isb	sy
 800a4f6:	f3bf 8f4f 	dsb	sy
 800a4fa:	603b      	str	r3, [r7, #0]
}
 800a4fc:	bf00      	nop
 800a4fe:	e7fe      	b.n	800a4fe <vPortEnterCritical+0x4a>
	}
}
 800a500:	bf00      	nop
 800a502:	370c      	adds	r7, #12
 800a504:	46bd      	mov	sp, r7
 800a506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a50a:	4770      	bx	lr
 800a50c:	2000004c 	.word	0x2000004c
 800a510:	e000ed04 	.word	0xe000ed04

0800a514 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800a514:	b480      	push	{r7}
 800a516:	b083      	sub	sp, #12
 800a518:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800a51a:	4b12      	ldr	r3, [pc, #72]	; (800a564 <vPortExitCritical+0x50>)
 800a51c:	681b      	ldr	r3, [r3, #0]
 800a51e:	2b00      	cmp	r3, #0
 800a520:	d10a      	bne.n	800a538 <vPortExitCritical+0x24>
	__asm volatile
 800a522:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a526:	f383 8811 	msr	BASEPRI, r3
 800a52a:	f3bf 8f6f 	isb	sy
 800a52e:	f3bf 8f4f 	dsb	sy
 800a532:	607b      	str	r3, [r7, #4]
}
 800a534:	bf00      	nop
 800a536:	e7fe      	b.n	800a536 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800a538:	4b0a      	ldr	r3, [pc, #40]	; (800a564 <vPortExitCritical+0x50>)
 800a53a:	681b      	ldr	r3, [r3, #0]
 800a53c:	3b01      	subs	r3, #1
 800a53e:	4a09      	ldr	r2, [pc, #36]	; (800a564 <vPortExitCritical+0x50>)
 800a540:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800a542:	4b08      	ldr	r3, [pc, #32]	; (800a564 <vPortExitCritical+0x50>)
 800a544:	681b      	ldr	r3, [r3, #0]
 800a546:	2b00      	cmp	r3, #0
 800a548:	d105      	bne.n	800a556 <vPortExitCritical+0x42>
 800a54a:	2300      	movs	r3, #0
 800a54c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a54e:	683b      	ldr	r3, [r7, #0]
 800a550:	f383 8811 	msr	BASEPRI, r3
}
 800a554:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800a556:	bf00      	nop
 800a558:	370c      	adds	r7, #12
 800a55a:	46bd      	mov	sp, r7
 800a55c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a560:	4770      	bx	lr
 800a562:	bf00      	nop
 800a564:	2000004c 	.word	0x2000004c
	...

0800a570 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800a570:	f3ef 8009 	mrs	r0, PSP
 800a574:	f3bf 8f6f 	isb	sy
 800a578:	4b15      	ldr	r3, [pc, #84]	; (800a5d0 <pxCurrentTCBConst>)
 800a57a:	681a      	ldr	r2, [r3, #0]
 800a57c:	f01e 0f10 	tst.w	lr, #16
 800a580:	bf08      	it	eq
 800a582:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800a586:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a58a:	6010      	str	r0, [r2, #0]
 800a58c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800a590:	f04f 0050 	mov.w	r0, #80	; 0x50
 800a594:	f380 8811 	msr	BASEPRI, r0
 800a598:	f3bf 8f4f 	dsb	sy
 800a59c:	f3bf 8f6f 	isb	sy
 800a5a0:	f7fe fff6 	bl	8009590 <vTaskSwitchContext>
 800a5a4:	f04f 0000 	mov.w	r0, #0
 800a5a8:	f380 8811 	msr	BASEPRI, r0
 800a5ac:	bc09      	pop	{r0, r3}
 800a5ae:	6819      	ldr	r1, [r3, #0]
 800a5b0:	6808      	ldr	r0, [r1, #0]
 800a5b2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a5b6:	f01e 0f10 	tst.w	lr, #16
 800a5ba:	bf08      	it	eq
 800a5bc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800a5c0:	f380 8809 	msr	PSP, r0
 800a5c4:	f3bf 8f6f 	isb	sy
 800a5c8:	4770      	bx	lr
 800a5ca:	bf00      	nop
 800a5cc:	f3af 8000 	nop.w

0800a5d0 <pxCurrentTCBConst>:
 800a5d0:	20000420 	.word	0x20000420
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800a5d4:	bf00      	nop
 800a5d6:	bf00      	nop

0800a5d8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800a5d8:	b580      	push	{r7, lr}
 800a5da:	b082      	sub	sp, #8
 800a5dc:	af00      	add	r7, sp, #0
	__asm volatile
 800a5de:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a5e2:	f383 8811 	msr	BASEPRI, r3
 800a5e6:	f3bf 8f6f 	isb	sy
 800a5ea:	f3bf 8f4f 	dsb	sy
 800a5ee:	607b      	str	r3, [r7, #4]
}
 800a5f0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800a5f2:	f7fe ff15 	bl	8009420 <xTaskIncrementTick>
 800a5f6:	4603      	mov	r3, r0
 800a5f8:	2b00      	cmp	r3, #0
 800a5fa:	d003      	beq.n	800a604 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a5fc:	4b06      	ldr	r3, [pc, #24]	; (800a618 <SysTick_Handler+0x40>)
 800a5fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a602:	601a      	str	r2, [r3, #0]
 800a604:	2300      	movs	r3, #0
 800a606:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a608:	683b      	ldr	r3, [r7, #0]
 800a60a:	f383 8811 	msr	BASEPRI, r3
}
 800a60e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800a610:	bf00      	nop
 800a612:	3708      	adds	r7, #8
 800a614:	46bd      	mov	sp, r7
 800a616:	bd80      	pop	{r7, pc}
 800a618:	e000ed04 	.word	0xe000ed04

0800a61c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800a61c:	b480      	push	{r7}
 800a61e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a620:	4b0b      	ldr	r3, [pc, #44]	; (800a650 <vPortSetupTimerInterrupt+0x34>)
 800a622:	2200      	movs	r2, #0
 800a624:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a626:	4b0b      	ldr	r3, [pc, #44]	; (800a654 <vPortSetupTimerInterrupt+0x38>)
 800a628:	2200      	movs	r2, #0
 800a62a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a62c:	4b0a      	ldr	r3, [pc, #40]	; (800a658 <vPortSetupTimerInterrupt+0x3c>)
 800a62e:	681b      	ldr	r3, [r3, #0]
 800a630:	4a0a      	ldr	r2, [pc, #40]	; (800a65c <vPortSetupTimerInterrupt+0x40>)
 800a632:	fba2 2303 	umull	r2, r3, r2, r3
 800a636:	099b      	lsrs	r3, r3, #6
 800a638:	4a09      	ldr	r2, [pc, #36]	; (800a660 <vPortSetupTimerInterrupt+0x44>)
 800a63a:	3b01      	subs	r3, #1
 800a63c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a63e:	4b04      	ldr	r3, [pc, #16]	; (800a650 <vPortSetupTimerInterrupt+0x34>)
 800a640:	2207      	movs	r2, #7
 800a642:	601a      	str	r2, [r3, #0]
}
 800a644:	bf00      	nop
 800a646:	46bd      	mov	sp, r7
 800a648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a64c:	4770      	bx	lr
 800a64e:	bf00      	nop
 800a650:	e000e010 	.word	0xe000e010
 800a654:	e000e018 	.word	0xe000e018
 800a658:	20000020 	.word	0x20000020
 800a65c:	10624dd3 	.word	0x10624dd3
 800a660:	e000e014 	.word	0xe000e014

0800a664 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800a664:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800a674 <vPortEnableVFP+0x10>
 800a668:	6801      	ldr	r1, [r0, #0]
 800a66a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800a66e:	6001      	str	r1, [r0, #0]
 800a670:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800a672:	bf00      	nop
 800a674:	e000ed88 	.word	0xe000ed88

0800a678 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800a678:	b480      	push	{r7}
 800a67a:	b085      	sub	sp, #20
 800a67c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800a67e:	f3ef 8305 	mrs	r3, IPSR
 800a682:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800a684:	68fb      	ldr	r3, [r7, #12]
 800a686:	2b0f      	cmp	r3, #15
 800a688:	d914      	bls.n	800a6b4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800a68a:	4a17      	ldr	r2, [pc, #92]	; (800a6e8 <vPortValidateInterruptPriority+0x70>)
 800a68c:	68fb      	ldr	r3, [r7, #12]
 800a68e:	4413      	add	r3, r2
 800a690:	781b      	ldrb	r3, [r3, #0]
 800a692:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800a694:	4b15      	ldr	r3, [pc, #84]	; (800a6ec <vPortValidateInterruptPriority+0x74>)
 800a696:	781b      	ldrb	r3, [r3, #0]
 800a698:	7afa      	ldrb	r2, [r7, #11]
 800a69a:	429a      	cmp	r2, r3
 800a69c:	d20a      	bcs.n	800a6b4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800a69e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a6a2:	f383 8811 	msr	BASEPRI, r3
 800a6a6:	f3bf 8f6f 	isb	sy
 800a6aa:	f3bf 8f4f 	dsb	sy
 800a6ae:	607b      	str	r3, [r7, #4]
}
 800a6b0:	bf00      	nop
 800a6b2:	e7fe      	b.n	800a6b2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800a6b4:	4b0e      	ldr	r3, [pc, #56]	; (800a6f0 <vPortValidateInterruptPriority+0x78>)
 800a6b6:	681b      	ldr	r3, [r3, #0]
 800a6b8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800a6bc:	4b0d      	ldr	r3, [pc, #52]	; (800a6f4 <vPortValidateInterruptPriority+0x7c>)
 800a6be:	681b      	ldr	r3, [r3, #0]
 800a6c0:	429a      	cmp	r2, r3
 800a6c2:	d90a      	bls.n	800a6da <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800a6c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a6c8:	f383 8811 	msr	BASEPRI, r3
 800a6cc:	f3bf 8f6f 	isb	sy
 800a6d0:	f3bf 8f4f 	dsb	sy
 800a6d4:	603b      	str	r3, [r7, #0]
}
 800a6d6:	bf00      	nop
 800a6d8:	e7fe      	b.n	800a6d8 <vPortValidateInterruptPriority+0x60>
	}
 800a6da:	bf00      	nop
 800a6dc:	3714      	adds	r7, #20
 800a6de:	46bd      	mov	sp, r7
 800a6e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6e4:	4770      	bx	lr
 800a6e6:	bf00      	nop
 800a6e8:	e000e3f0 	.word	0xe000e3f0
 800a6ec:	20000560 	.word	0x20000560
 800a6f0:	e000ed0c 	.word	0xe000ed0c
 800a6f4:	20000564 	.word	0x20000564

0800a6f8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800a6f8:	b580      	push	{r7, lr}
 800a6fa:	b08a      	sub	sp, #40	; 0x28
 800a6fc:	af00      	add	r7, sp, #0
 800a6fe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800a700:	2300      	movs	r3, #0
 800a702:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800a704:	f7fe fdd2 	bl	80092ac <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800a708:	4b58      	ldr	r3, [pc, #352]	; (800a86c <pvPortMalloc+0x174>)
 800a70a:	681b      	ldr	r3, [r3, #0]
 800a70c:	2b00      	cmp	r3, #0
 800a70e:	d101      	bne.n	800a714 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800a710:	f000 f910 	bl	800a934 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800a714:	4b56      	ldr	r3, [pc, #344]	; (800a870 <pvPortMalloc+0x178>)
 800a716:	681a      	ldr	r2, [r3, #0]
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	4013      	ands	r3, r2
 800a71c:	2b00      	cmp	r3, #0
 800a71e:	f040 808e 	bne.w	800a83e <pvPortMalloc+0x146>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	2b00      	cmp	r3, #0
 800a726:	d01d      	beq.n	800a764 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800a728:	2208      	movs	r2, #8
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	4413      	add	r3, r2
 800a72e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	f003 0307 	and.w	r3, r3, #7
 800a736:	2b00      	cmp	r3, #0
 800a738:	d014      	beq.n	800a764 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800a73a:	687b      	ldr	r3, [r7, #4]
 800a73c:	f023 0307 	bic.w	r3, r3, #7
 800a740:	3308      	adds	r3, #8
 800a742:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a744:	687b      	ldr	r3, [r7, #4]
 800a746:	f003 0307 	and.w	r3, r3, #7
 800a74a:	2b00      	cmp	r3, #0
 800a74c:	d00a      	beq.n	800a764 <pvPortMalloc+0x6c>
	__asm volatile
 800a74e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a752:	f383 8811 	msr	BASEPRI, r3
 800a756:	f3bf 8f6f 	isb	sy
 800a75a:	f3bf 8f4f 	dsb	sy
 800a75e:	617b      	str	r3, [r7, #20]
}
 800a760:	bf00      	nop
 800a762:	e7fe      	b.n	800a762 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	2b00      	cmp	r3, #0
 800a768:	d069      	beq.n	800a83e <pvPortMalloc+0x146>
 800a76a:	4b42      	ldr	r3, [pc, #264]	; (800a874 <pvPortMalloc+0x17c>)
 800a76c:	681b      	ldr	r3, [r3, #0]
 800a76e:	687a      	ldr	r2, [r7, #4]
 800a770:	429a      	cmp	r2, r3
 800a772:	d864      	bhi.n	800a83e <pvPortMalloc+0x146>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800a774:	4b40      	ldr	r3, [pc, #256]	; (800a878 <pvPortMalloc+0x180>)
 800a776:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800a778:	4b3f      	ldr	r3, [pc, #252]	; (800a878 <pvPortMalloc+0x180>)
 800a77a:	681b      	ldr	r3, [r3, #0]
 800a77c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a77e:	e004      	b.n	800a78a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800a780:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a782:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800a784:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a786:	681b      	ldr	r3, [r3, #0]
 800a788:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a78a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a78c:	685b      	ldr	r3, [r3, #4]
 800a78e:	687a      	ldr	r2, [r7, #4]
 800a790:	429a      	cmp	r2, r3
 800a792:	d903      	bls.n	800a79c <pvPortMalloc+0xa4>
 800a794:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a796:	681b      	ldr	r3, [r3, #0]
 800a798:	2b00      	cmp	r3, #0
 800a79a:	d1f1      	bne.n	800a780 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800a79c:	4b33      	ldr	r3, [pc, #204]	; (800a86c <pvPortMalloc+0x174>)
 800a79e:	681b      	ldr	r3, [r3, #0]
 800a7a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a7a2:	429a      	cmp	r2, r3
 800a7a4:	d04b      	beq.n	800a83e <pvPortMalloc+0x146>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a7a6:	6a3b      	ldr	r3, [r7, #32]
 800a7a8:	681b      	ldr	r3, [r3, #0]
 800a7aa:	2208      	movs	r2, #8
 800a7ac:	4413      	add	r3, r2
 800a7ae:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a7b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a7b2:	681a      	ldr	r2, [r3, #0]
 800a7b4:	6a3b      	ldr	r3, [r7, #32]
 800a7b6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a7b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a7ba:	685a      	ldr	r2, [r3, #4]
 800a7bc:	687b      	ldr	r3, [r7, #4]
 800a7be:	1ad2      	subs	r2, r2, r3
 800a7c0:	2308      	movs	r3, #8
 800a7c2:	005b      	lsls	r3, r3, #1
 800a7c4:	429a      	cmp	r2, r3
 800a7c6:	d91f      	bls.n	800a808 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800a7c8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a7ca:	687b      	ldr	r3, [r7, #4]
 800a7cc:	4413      	add	r3, r2
 800a7ce:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a7d0:	69bb      	ldr	r3, [r7, #24]
 800a7d2:	f003 0307 	and.w	r3, r3, #7
 800a7d6:	2b00      	cmp	r3, #0
 800a7d8:	d00a      	beq.n	800a7f0 <pvPortMalloc+0xf8>
	__asm volatile
 800a7da:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a7de:	f383 8811 	msr	BASEPRI, r3
 800a7e2:	f3bf 8f6f 	isb	sy
 800a7e6:	f3bf 8f4f 	dsb	sy
 800a7ea:	613b      	str	r3, [r7, #16]
}
 800a7ec:	bf00      	nop
 800a7ee:	e7fe      	b.n	800a7ee <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800a7f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a7f2:	685a      	ldr	r2, [r3, #4]
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	1ad2      	subs	r2, r2, r3
 800a7f8:	69bb      	ldr	r3, [r7, #24]
 800a7fa:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800a7fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a7fe:	687a      	ldr	r2, [r7, #4]
 800a800:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800a802:	69b8      	ldr	r0, [r7, #24]
 800a804:	f000 f8f8 	bl	800a9f8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a808:	4b1a      	ldr	r3, [pc, #104]	; (800a874 <pvPortMalloc+0x17c>)
 800a80a:	681a      	ldr	r2, [r3, #0]
 800a80c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a80e:	685b      	ldr	r3, [r3, #4]
 800a810:	1ad3      	subs	r3, r2, r3
 800a812:	4a18      	ldr	r2, [pc, #96]	; (800a874 <pvPortMalloc+0x17c>)
 800a814:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a816:	4b17      	ldr	r3, [pc, #92]	; (800a874 <pvPortMalloc+0x17c>)
 800a818:	681a      	ldr	r2, [r3, #0]
 800a81a:	4b18      	ldr	r3, [pc, #96]	; (800a87c <pvPortMalloc+0x184>)
 800a81c:	681b      	ldr	r3, [r3, #0]
 800a81e:	429a      	cmp	r2, r3
 800a820:	d203      	bcs.n	800a82a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800a822:	4b14      	ldr	r3, [pc, #80]	; (800a874 <pvPortMalloc+0x17c>)
 800a824:	681b      	ldr	r3, [r3, #0]
 800a826:	4a15      	ldr	r2, [pc, #84]	; (800a87c <pvPortMalloc+0x184>)
 800a828:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800a82a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a82c:	685a      	ldr	r2, [r3, #4]
 800a82e:	4b10      	ldr	r3, [pc, #64]	; (800a870 <pvPortMalloc+0x178>)
 800a830:	681b      	ldr	r3, [r3, #0]
 800a832:	431a      	orrs	r2, r3
 800a834:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a836:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800a838:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a83a:	2200      	movs	r2, #0
 800a83c:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800a83e:	f7fe fd43 	bl	80092c8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800a842:	69fb      	ldr	r3, [r7, #28]
 800a844:	f003 0307 	and.w	r3, r3, #7
 800a848:	2b00      	cmp	r3, #0
 800a84a:	d00a      	beq.n	800a862 <pvPortMalloc+0x16a>
	__asm volatile
 800a84c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a850:	f383 8811 	msr	BASEPRI, r3
 800a854:	f3bf 8f6f 	isb	sy
 800a858:	f3bf 8f4f 	dsb	sy
 800a85c:	60fb      	str	r3, [r7, #12]
}
 800a85e:	bf00      	nop
 800a860:	e7fe      	b.n	800a860 <pvPortMalloc+0x168>
	return pvReturn;
 800a862:	69fb      	ldr	r3, [r7, #28]
}
 800a864:	4618      	mov	r0, r3
 800a866:	3728      	adds	r7, #40	; 0x28
 800a868:	46bd      	mov	sp, r7
 800a86a:	bd80      	pop	{r7, pc}
 800a86c:	20013170 	.word	0x20013170
 800a870:	2001317c 	.word	0x2001317c
 800a874:	20013174 	.word	0x20013174
 800a878:	20013168 	.word	0x20013168
 800a87c:	20013178 	.word	0x20013178

0800a880 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800a880:	b580      	push	{r7, lr}
 800a882:	b086      	sub	sp, #24
 800a884:	af00      	add	r7, sp, #0
 800a886:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800a888:	687b      	ldr	r3, [r7, #4]
 800a88a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	2b00      	cmp	r3, #0
 800a890:	d048      	beq.n	800a924 <vPortFree+0xa4>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800a892:	2308      	movs	r3, #8
 800a894:	425b      	negs	r3, r3
 800a896:	697a      	ldr	r2, [r7, #20]
 800a898:	4413      	add	r3, r2
 800a89a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800a89c:	697b      	ldr	r3, [r7, #20]
 800a89e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a8a0:	693b      	ldr	r3, [r7, #16]
 800a8a2:	685a      	ldr	r2, [r3, #4]
 800a8a4:	4b21      	ldr	r3, [pc, #132]	; (800a92c <vPortFree+0xac>)
 800a8a6:	681b      	ldr	r3, [r3, #0]
 800a8a8:	4013      	ands	r3, r2
 800a8aa:	2b00      	cmp	r3, #0
 800a8ac:	d10a      	bne.n	800a8c4 <vPortFree+0x44>
	__asm volatile
 800a8ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a8b2:	f383 8811 	msr	BASEPRI, r3
 800a8b6:	f3bf 8f6f 	isb	sy
 800a8ba:	f3bf 8f4f 	dsb	sy
 800a8be:	60fb      	str	r3, [r7, #12]
}
 800a8c0:	bf00      	nop
 800a8c2:	e7fe      	b.n	800a8c2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800a8c4:	693b      	ldr	r3, [r7, #16]
 800a8c6:	681b      	ldr	r3, [r3, #0]
 800a8c8:	2b00      	cmp	r3, #0
 800a8ca:	d00a      	beq.n	800a8e2 <vPortFree+0x62>
	__asm volatile
 800a8cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a8d0:	f383 8811 	msr	BASEPRI, r3
 800a8d4:	f3bf 8f6f 	isb	sy
 800a8d8:	f3bf 8f4f 	dsb	sy
 800a8dc:	60bb      	str	r3, [r7, #8]
}
 800a8de:	bf00      	nop
 800a8e0:	e7fe      	b.n	800a8e0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800a8e2:	693b      	ldr	r3, [r7, #16]
 800a8e4:	685a      	ldr	r2, [r3, #4]
 800a8e6:	4b11      	ldr	r3, [pc, #68]	; (800a92c <vPortFree+0xac>)
 800a8e8:	681b      	ldr	r3, [r3, #0]
 800a8ea:	4013      	ands	r3, r2
 800a8ec:	2b00      	cmp	r3, #0
 800a8ee:	d019      	beq.n	800a924 <vPortFree+0xa4>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800a8f0:	693b      	ldr	r3, [r7, #16]
 800a8f2:	681b      	ldr	r3, [r3, #0]
 800a8f4:	2b00      	cmp	r3, #0
 800a8f6:	d115      	bne.n	800a924 <vPortFree+0xa4>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800a8f8:	693b      	ldr	r3, [r7, #16]
 800a8fa:	685a      	ldr	r2, [r3, #4]
 800a8fc:	4b0b      	ldr	r3, [pc, #44]	; (800a92c <vPortFree+0xac>)
 800a8fe:	681b      	ldr	r3, [r3, #0]
 800a900:	43db      	mvns	r3, r3
 800a902:	401a      	ands	r2, r3
 800a904:	693b      	ldr	r3, [r7, #16]
 800a906:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800a908:	f7fe fcd0 	bl	80092ac <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800a90c:	693b      	ldr	r3, [r7, #16]
 800a90e:	685a      	ldr	r2, [r3, #4]
 800a910:	4b07      	ldr	r3, [pc, #28]	; (800a930 <vPortFree+0xb0>)
 800a912:	681b      	ldr	r3, [r3, #0]
 800a914:	4413      	add	r3, r2
 800a916:	4a06      	ldr	r2, [pc, #24]	; (800a930 <vPortFree+0xb0>)
 800a918:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a91a:	6938      	ldr	r0, [r7, #16]
 800a91c:	f000 f86c 	bl	800a9f8 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800a920:	f7fe fcd2 	bl	80092c8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800a924:	bf00      	nop
 800a926:	3718      	adds	r7, #24
 800a928:	46bd      	mov	sp, r7
 800a92a:	bd80      	pop	{r7, pc}
 800a92c:	2001317c 	.word	0x2001317c
 800a930:	20013174 	.word	0x20013174

0800a934 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800a934:	b480      	push	{r7}
 800a936:	b085      	sub	sp, #20
 800a938:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800a93a:	f44f 3396 	mov.w	r3, #76800	; 0x12c00
 800a93e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800a940:	4b27      	ldr	r3, [pc, #156]	; (800a9e0 <prvHeapInit+0xac>)
 800a942:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800a944:	68fb      	ldr	r3, [r7, #12]
 800a946:	f003 0307 	and.w	r3, r3, #7
 800a94a:	2b00      	cmp	r3, #0
 800a94c:	d00c      	beq.n	800a968 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800a94e:	68fb      	ldr	r3, [r7, #12]
 800a950:	3307      	adds	r3, #7
 800a952:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a954:	68fb      	ldr	r3, [r7, #12]
 800a956:	f023 0307 	bic.w	r3, r3, #7
 800a95a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800a95c:	68ba      	ldr	r2, [r7, #8]
 800a95e:	68fb      	ldr	r3, [r7, #12]
 800a960:	1ad3      	subs	r3, r2, r3
 800a962:	4a1f      	ldr	r2, [pc, #124]	; (800a9e0 <prvHeapInit+0xac>)
 800a964:	4413      	add	r3, r2
 800a966:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800a968:	68fb      	ldr	r3, [r7, #12]
 800a96a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800a96c:	4a1d      	ldr	r2, [pc, #116]	; (800a9e4 <prvHeapInit+0xb0>)
 800a96e:	687b      	ldr	r3, [r7, #4]
 800a970:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800a972:	4b1c      	ldr	r3, [pc, #112]	; (800a9e4 <prvHeapInit+0xb0>)
 800a974:	2200      	movs	r2, #0
 800a976:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800a978:	687b      	ldr	r3, [r7, #4]
 800a97a:	68ba      	ldr	r2, [r7, #8]
 800a97c:	4413      	add	r3, r2
 800a97e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800a980:	2208      	movs	r2, #8
 800a982:	68fb      	ldr	r3, [r7, #12]
 800a984:	1a9b      	subs	r3, r3, r2
 800a986:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a988:	68fb      	ldr	r3, [r7, #12]
 800a98a:	f023 0307 	bic.w	r3, r3, #7
 800a98e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800a990:	68fb      	ldr	r3, [r7, #12]
 800a992:	4a15      	ldr	r2, [pc, #84]	; (800a9e8 <prvHeapInit+0xb4>)
 800a994:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800a996:	4b14      	ldr	r3, [pc, #80]	; (800a9e8 <prvHeapInit+0xb4>)
 800a998:	681b      	ldr	r3, [r3, #0]
 800a99a:	2200      	movs	r2, #0
 800a99c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800a99e:	4b12      	ldr	r3, [pc, #72]	; (800a9e8 <prvHeapInit+0xb4>)
 800a9a0:	681b      	ldr	r3, [r3, #0]
 800a9a2:	2200      	movs	r2, #0
 800a9a4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800a9a6:	687b      	ldr	r3, [r7, #4]
 800a9a8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800a9aa:	683b      	ldr	r3, [r7, #0]
 800a9ac:	68fa      	ldr	r2, [r7, #12]
 800a9ae:	1ad2      	subs	r2, r2, r3
 800a9b0:	683b      	ldr	r3, [r7, #0]
 800a9b2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800a9b4:	4b0c      	ldr	r3, [pc, #48]	; (800a9e8 <prvHeapInit+0xb4>)
 800a9b6:	681a      	ldr	r2, [r3, #0]
 800a9b8:	683b      	ldr	r3, [r7, #0]
 800a9ba:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a9bc:	683b      	ldr	r3, [r7, #0]
 800a9be:	685b      	ldr	r3, [r3, #4]
 800a9c0:	4a0a      	ldr	r2, [pc, #40]	; (800a9ec <prvHeapInit+0xb8>)
 800a9c2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a9c4:	683b      	ldr	r3, [r7, #0]
 800a9c6:	685b      	ldr	r3, [r3, #4]
 800a9c8:	4a09      	ldr	r2, [pc, #36]	; (800a9f0 <prvHeapInit+0xbc>)
 800a9ca:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800a9cc:	4b09      	ldr	r3, [pc, #36]	; (800a9f4 <prvHeapInit+0xc0>)
 800a9ce:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800a9d2:	601a      	str	r2, [r3, #0]
}
 800a9d4:	bf00      	nop
 800a9d6:	3714      	adds	r7, #20
 800a9d8:	46bd      	mov	sp, r7
 800a9da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9de:	4770      	bx	lr
 800a9e0:	20000568 	.word	0x20000568
 800a9e4:	20013168 	.word	0x20013168
 800a9e8:	20013170 	.word	0x20013170
 800a9ec:	20013178 	.word	0x20013178
 800a9f0:	20013174 	.word	0x20013174
 800a9f4:	2001317c 	.word	0x2001317c

0800a9f8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800a9f8:	b480      	push	{r7}
 800a9fa:	b085      	sub	sp, #20
 800a9fc:	af00      	add	r7, sp, #0
 800a9fe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800aa00:	4b28      	ldr	r3, [pc, #160]	; (800aaa4 <prvInsertBlockIntoFreeList+0xac>)
 800aa02:	60fb      	str	r3, [r7, #12]
 800aa04:	e002      	b.n	800aa0c <prvInsertBlockIntoFreeList+0x14>
 800aa06:	68fb      	ldr	r3, [r7, #12]
 800aa08:	681b      	ldr	r3, [r3, #0]
 800aa0a:	60fb      	str	r3, [r7, #12]
 800aa0c:	68fb      	ldr	r3, [r7, #12]
 800aa0e:	681b      	ldr	r3, [r3, #0]
 800aa10:	687a      	ldr	r2, [r7, #4]
 800aa12:	429a      	cmp	r2, r3
 800aa14:	d8f7      	bhi.n	800aa06 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800aa16:	68fb      	ldr	r3, [r7, #12]
 800aa18:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800aa1a:	68fb      	ldr	r3, [r7, #12]
 800aa1c:	685b      	ldr	r3, [r3, #4]
 800aa1e:	68ba      	ldr	r2, [r7, #8]
 800aa20:	4413      	add	r3, r2
 800aa22:	687a      	ldr	r2, [r7, #4]
 800aa24:	429a      	cmp	r2, r3
 800aa26:	d108      	bne.n	800aa3a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800aa28:	68fb      	ldr	r3, [r7, #12]
 800aa2a:	685a      	ldr	r2, [r3, #4]
 800aa2c:	687b      	ldr	r3, [r7, #4]
 800aa2e:	685b      	ldr	r3, [r3, #4]
 800aa30:	441a      	add	r2, r3
 800aa32:	68fb      	ldr	r3, [r7, #12]
 800aa34:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800aa36:	68fb      	ldr	r3, [r7, #12]
 800aa38:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800aa3a:	687b      	ldr	r3, [r7, #4]
 800aa3c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800aa3e:	687b      	ldr	r3, [r7, #4]
 800aa40:	685b      	ldr	r3, [r3, #4]
 800aa42:	68ba      	ldr	r2, [r7, #8]
 800aa44:	441a      	add	r2, r3
 800aa46:	68fb      	ldr	r3, [r7, #12]
 800aa48:	681b      	ldr	r3, [r3, #0]
 800aa4a:	429a      	cmp	r2, r3
 800aa4c:	d118      	bne.n	800aa80 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800aa4e:	68fb      	ldr	r3, [r7, #12]
 800aa50:	681a      	ldr	r2, [r3, #0]
 800aa52:	4b15      	ldr	r3, [pc, #84]	; (800aaa8 <prvInsertBlockIntoFreeList+0xb0>)
 800aa54:	681b      	ldr	r3, [r3, #0]
 800aa56:	429a      	cmp	r2, r3
 800aa58:	d00d      	beq.n	800aa76 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800aa5a:	687b      	ldr	r3, [r7, #4]
 800aa5c:	685a      	ldr	r2, [r3, #4]
 800aa5e:	68fb      	ldr	r3, [r7, #12]
 800aa60:	681b      	ldr	r3, [r3, #0]
 800aa62:	685b      	ldr	r3, [r3, #4]
 800aa64:	441a      	add	r2, r3
 800aa66:	687b      	ldr	r3, [r7, #4]
 800aa68:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800aa6a:	68fb      	ldr	r3, [r7, #12]
 800aa6c:	681b      	ldr	r3, [r3, #0]
 800aa6e:	681a      	ldr	r2, [r3, #0]
 800aa70:	687b      	ldr	r3, [r7, #4]
 800aa72:	601a      	str	r2, [r3, #0]
 800aa74:	e008      	b.n	800aa88 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800aa76:	4b0c      	ldr	r3, [pc, #48]	; (800aaa8 <prvInsertBlockIntoFreeList+0xb0>)
 800aa78:	681a      	ldr	r2, [r3, #0]
 800aa7a:	687b      	ldr	r3, [r7, #4]
 800aa7c:	601a      	str	r2, [r3, #0]
 800aa7e:	e003      	b.n	800aa88 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800aa80:	68fb      	ldr	r3, [r7, #12]
 800aa82:	681a      	ldr	r2, [r3, #0]
 800aa84:	687b      	ldr	r3, [r7, #4]
 800aa86:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800aa88:	68fa      	ldr	r2, [r7, #12]
 800aa8a:	687b      	ldr	r3, [r7, #4]
 800aa8c:	429a      	cmp	r2, r3
 800aa8e:	d002      	beq.n	800aa96 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800aa90:	68fb      	ldr	r3, [r7, #12]
 800aa92:	687a      	ldr	r2, [r7, #4]
 800aa94:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800aa96:	bf00      	nop
 800aa98:	3714      	adds	r7, #20
 800aa9a:	46bd      	mov	sp, r7
 800aa9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaa0:	4770      	bx	lr
 800aaa2:	bf00      	nop
 800aaa4:	20013168 	.word	0x20013168
 800aaa8:	20013170 	.word	0x20013170

0800aaac <sniprintf>:
 800aaac:	b40c      	push	{r2, r3}
 800aaae:	b530      	push	{r4, r5, lr}
 800aab0:	4b17      	ldr	r3, [pc, #92]	; (800ab10 <sniprintf+0x64>)
 800aab2:	1e0c      	subs	r4, r1, #0
 800aab4:	681d      	ldr	r5, [r3, #0]
 800aab6:	b09d      	sub	sp, #116	; 0x74
 800aab8:	da08      	bge.n	800aacc <sniprintf+0x20>
 800aaba:	238b      	movs	r3, #139	; 0x8b
 800aabc:	602b      	str	r3, [r5, #0]
 800aabe:	f04f 30ff 	mov.w	r0, #4294967295
 800aac2:	b01d      	add	sp, #116	; 0x74
 800aac4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800aac8:	b002      	add	sp, #8
 800aaca:	4770      	bx	lr
 800aacc:	f44f 7302 	mov.w	r3, #520	; 0x208
 800aad0:	f8ad 3014 	strh.w	r3, [sp, #20]
 800aad4:	bf14      	ite	ne
 800aad6:	f104 33ff 	addne.w	r3, r4, #4294967295
 800aada:	4623      	moveq	r3, r4
 800aadc:	9304      	str	r3, [sp, #16]
 800aade:	9307      	str	r3, [sp, #28]
 800aae0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800aae4:	9002      	str	r0, [sp, #8]
 800aae6:	9006      	str	r0, [sp, #24]
 800aae8:	f8ad 3016 	strh.w	r3, [sp, #22]
 800aaec:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800aaee:	ab21      	add	r3, sp, #132	; 0x84
 800aaf0:	a902      	add	r1, sp, #8
 800aaf2:	4628      	mov	r0, r5
 800aaf4:	9301      	str	r3, [sp, #4]
 800aaf6:	f000 f9e3 	bl	800aec0 <_svfiprintf_r>
 800aafa:	1c43      	adds	r3, r0, #1
 800aafc:	bfbc      	itt	lt
 800aafe:	238b      	movlt	r3, #139	; 0x8b
 800ab00:	602b      	strlt	r3, [r5, #0]
 800ab02:	2c00      	cmp	r4, #0
 800ab04:	d0dd      	beq.n	800aac2 <sniprintf+0x16>
 800ab06:	9b02      	ldr	r3, [sp, #8]
 800ab08:	2200      	movs	r2, #0
 800ab0a:	701a      	strb	r2, [r3, #0]
 800ab0c:	e7d9      	b.n	800aac2 <sniprintf+0x16>
 800ab0e:	bf00      	nop
 800ab10:	2000009c 	.word	0x2000009c

0800ab14 <siprintf>:
 800ab14:	b40e      	push	{r1, r2, r3}
 800ab16:	b500      	push	{lr}
 800ab18:	b09c      	sub	sp, #112	; 0x70
 800ab1a:	ab1d      	add	r3, sp, #116	; 0x74
 800ab1c:	9002      	str	r0, [sp, #8]
 800ab1e:	9006      	str	r0, [sp, #24]
 800ab20:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800ab24:	4809      	ldr	r0, [pc, #36]	; (800ab4c <siprintf+0x38>)
 800ab26:	9107      	str	r1, [sp, #28]
 800ab28:	9104      	str	r1, [sp, #16]
 800ab2a:	4909      	ldr	r1, [pc, #36]	; (800ab50 <siprintf+0x3c>)
 800ab2c:	f853 2b04 	ldr.w	r2, [r3], #4
 800ab30:	9105      	str	r1, [sp, #20]
 800ab32:	6800      	ldr	r0, [r0, #0]
 800ab34:	9301      	str	r3, [sp, #4]
 800ab36:	a902      	add	r1, sp, #8
 800ab38:	f000 f9c2 	bl	800aec0 <_svfiprintf_r>
 800ab3c:	9b02      	ldr	r3, [sp, #8]
 800ab3e:	2200      	movs	r2, #0
 800ab40:	701a      	strb	r2, [r3, #0]
 800ab42:	b01c      	add	sp, #112	; 0x70
 800ab44:	f85d eb04 	ldr.w	lr, [sp], #4
 800ab48:	b003      	add	sp, #12
 800ab4a:	4770      	bx	lr
 800ab4c:	2000009c 	.word	0x2000009c
 800ab50:	ffff0208 	.word	0xffff0208

0800ab54 <memcmp>:
 800ab54:	b510      	push	{r4, lr}
 800ab56:	3901      	subs	r1, #1
 800ab58:	4402      	add	r2, r0
 800ab5a:	4290      	cmp	r0, r2
 800ab5c:	d101      	bne.n	800ab62 <memcmp+0xe>
 800ab5e:	2000      	movs	r0, #0
 800ab60:	e005      	b.n	800ab6e <memcmp+0x1a>
 800ab62:	7803      	ldrb	r3, [r0, #0]
 800ab64:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800ab68:	42a3      	cmp	r3, r4
 800ab6a:	d001      	beq.n	800ab70 <memcmp+0x1c>
 800ab6c:	1b18      	subs	r0, r3, r4
 800ab6e:	bd10      	pop	{r4, pc}
 800ab70:	3001      	adds	r0, #1
 800ab72:	e7f2      	b.n	800ab5a <memcmp+0x6>

0800ab74 <memset>:
 800ab74:	4402      	add	r2, r0
 800ab76:	4603      	mov	r3, r0
 800ab78:	4293      	cmp	r3, r2
 800ab7a:	d100      	bne.n	800ab7e <memset+0xa>
 800ab7c:	4770      	bx	lr
 800ab7e:	f803 1b01 	strb.w	r1, [r3], #1
 800ab82:	e7f9      	b.n	800ab78 <memset+0x4>

0800ab84 <strncmp>:
 800ab84:	b510      	push	{r4, lr}
 800ab86:	b16a      	cbz	r2, 800aba4 <strncmp+0x20>
 800ab88:	3901      	subs	r1, #1
 800ab8a:	1884      	adds	r4, r0, r2
 800ab8c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ab90:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800ab94:	429a      	cmp	r2, r3
 800ab96:	d103      	bne.n	800aba0 <strncmp+0x1c>
 800ab98:	42a0      	cmp	r0, r4
 800ab9a:	d001      	beq.n	800aba0 <strncmp+0x1c>
 800ab9c:	2a00      	cmp	r2, #0
 800ab9e:	d1f5      	bne.n	800ab8c <strncmp+0x8>
 800aba0:	1ad0      	subs	r0, r2, r3
 800aba2:	bd10      	pop	{r4, pc}
 800aba4:	4610      	mov	r0, r2
 800aba6:	e7fc      	b.n	800aba2 <strncmp+0x1e>

0800aba8 <__errno>:
 800aba8:	4b01      	ldr	r3, [pc, #4]	; (800abb0 <__errno+0x8>)
 800abaa:	6818      	ldr	r0, [r3, #0]
 800abac:	4770      	bx	lr
 800abae:	bf00      	nop
 800abb0:	2000009c 	.word	0x2000009c

0800abb4 <__libc_init_array>:
 800abb4:	b570      	push	{r4, r5, r6, lr}
 800abb6:	4d0d      	ldr	r5, [pc, #52]	; (800abec <__libc_init_array+0x38>)
 800abb8:	4c0d      	ldr	r4, [pc, #52]	; (800abf0 <__libc_init_array+0x3c>)
 800abba:	1b64      	subs	r4, r4, r5
 800abbc:	10a4      	asrs	r4, r4, #2
 800abbe:	2600      	movs	r6, #0
 800abc0:	42a6      	cmp	r6, r4
 800abc2:	d109      	bne.n	800abd8 <__libc_init_array+0x24>
 800abc4:	4d0b      	ldr	r5, [pc, #44]	; (800abf4 <__libc_init_array+0x40>)
 800abc6:	4c0c      	ldr	r4, [pc, #48]	; (800abf8 <__libc_init_array+0x44>)
 800abc8:	f000 fc6a 	bl	800b4a0 <_init>
 800abcc:	1b64      	subs	r4, r4, r5
 800abce:	10a4      	asrs	r4, r4, #2
 800abd0:	2600      	movs	r6, #0
 800abd2:	42a6      	cmp	r6, r4
 800abd4:	d105      	bne.n	800abe2 <__libc_init_array+0x2e>
 800abd6:	bd70      	pop	{r4, r5, r6, pc}
 800abd8:	f855 3b04 	ldr.w	r3, [r5], #4
 800abdc:	4798      	blx	r3
 800abde:	3601      	adds	r6, #1
 800abe0:	e7ee      	b.n	800abc0 <__libc_init_array+0xc>
 800abe2:	f855 3b04 	ldr.w	r3, [r5], #4
 800abe6:	4798      	blx	r3
 800abe8:	3601      	adds	r6, #1
 800abea:	e7f2      	b.n	800abd2 <__libc_init_array+0x1e>
 800abec:	0800c0dc 	.word	0x0800c0dc
 800abf0:	0800c0dc 	.word	0x0800c0dc
 800abf4:	0800c0dc 	.word	0x0800c0dc
 800abf8:	0800c0e0 	.word	0x0800c0e0

0800abfc <__retarget_lock_acquire_recursive>:
 800abfc:	4770      	bx	lr

0800abfe <__retarget_lock_release_recursive>:
 800abfe:	4770      	bx	lr

0800ac00 <memcpy>:
 800ac00:	440a      	add	r2, r1
 800ac02:	4291      	cmp	r1, r2
 800ac04:	f100 33ff 	add.w	r3, r0, #4294967295
 800ac08:	d100      	bne.n	800ac0c <memcpy+0xc>
 800ac0a:	4770      	bx	lr
 800ac0c:	b510      	push	{r4, lr}
 800ac0e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ac12:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ac16:	4291      	cmp	r1, r2
 800ac18:	d1f9      	bne.n	800ac0e <memcpy+0xe>
 800ac1a:	bd10      	pop	{r4, pc}

0800ac1c <_free_r>:
 800ac1c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ac1e:	2900      	cmp	r1, #0
 800ac20:	d044      	beq.n	800acac <_free_r+0x90>
 800ac22:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ac26:	9001      	str	r0, [sp, #4]
 800ac28:	2b00      	cmp	r3, #0
 800ac2a:	f1a1 0404 	sub.w	r4, r1, #4
 800ac2e:	bfb8      	it	lt
 800ac30:	18e4      	addlt	r4, r4, r3
 800ac32:	f000 f8df 	bl	800adf4 <__malloc_lock>
 800ac36:	4a1e      	ldr	r2, [pc, #120]	; (800acb0 <_free_r+0x94>)
 800ac38:	9801      	ldr	r0, [sp, #4]
 800ac3a:	6813      	ldr	r3, [r2, #0]
 800ac3c:	b933      	cbnz	r3, 800ac4c <_free_r+0x30>
 800ac3e:	6063      	str	r3, [r4, #4]
 800ac40:	6014      	str	r4, [r2, #0]
 800ac42:	b003      	add	sp, #12
 800ac44:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ac48:	f000 b8da 	b.w	800ae00 <__malloc_unlock>
 800ac4c:	42a3      	cmp	r3, r4
 800ac4e:	d908      	bls.n	800ac62 <_free_r+0x46>
 800ac50:	6825      	ldr	r5, [r4, #0]
 800ac52:	1961      	adds	r1, r4, r5
 800ac54:	428b      	cmp	r3, r1
 800ac56:	bf01      	itttt	eq
 800ac58:	6819      	ldreq	r1, [r3, #0]
 800ac5a:	685b      	ldreq	r3, [r3, #4]
 800ac5c:	1949      	addeq	r1, r1, r5
 800ac5e:	6021      	streq	r1, [r4, #0]
 800ac60:	e7ed      	b.n	800ac3e <_free_r+0x22>
 800ac62:	461a      	mov	r2, r3
 800ac64:	685b      	ldr	r3, [r3, #4]
 800ac66:	b10b      	cbz	r3, 800ac6c <_free_r+0x50>
 800ac68:	42a3      	cmp	r3, r4
 800ac6a:	d9fa      	bls.n	800ac62 <_free_r+0x46>
 800ac6c:	6811      	ldr	r1, [r2, #0]
 800ac6e:	1855      	adds	r5, r2, r1
 800ac70:	42a5      	cmp	r5, r4
 800ac72:	d10b      	bne.n	800ac8c <_free_r+0x70>
 800ac74:	6824      	ldr	r4, [r4, #0]
 800ac76:	4421      	add	r1, r4
 800ac78:	1854      	adds	r4, r2, r1
 800ac7a:	42a3      	cmp	r3, r4
 800ac7c:	6011      	str	r1, [r2, #0]
 800ac7e:	d1e0      	bne.n	800ac42 <_free_r+0x26>
 800ac80:	681c      	ldr	r4, [r3, #0]
 800ac82:	685b      	ldr	r3, [r3, #4]
 800ac84:	6053      	str	r3, [r2, #4]
 800ac86:	440c      	add	r4, r1
 800ac88:	6014      	str	r4, [r2, #0]
 800ac8a:	e7da      	b.n	800ac42 <_free_r+0x26>
 800ac8c:	d902      	bls.n	800ac94 <_free_r+0x78>
 800ac8e:	230c      	movs	r3, #12
 800ac90:	6003      	str	r3, [r0, #0]
 800ac92:	e7d6      	b.n	800ac42 <_free_r+0x26>
 800ac94:	6825      	ldr	r5, [r4, #0]
 800ac96:	1961      	adds	r1, r4, r5
 800ac98:	428b      	cmp	r3, r1
 800ac9a:	bf04      	itt	eq
 800ac9c:	6819      	ldreq	r1, [r3, #0]
 800ac9e:	685b      	ldreq	r3, [r3, #4]
 800aca0:	6063      	str	r3, [r4, #4]
 800aca2:	bf04      	itt	eq
 800aca4:	1949      	addeq	r1, r1, r5
 800aca6:	6021      	streq	r1, [r4, #0]
 800aca8:	6054      	str	r4, [r2, #4]
 800acaa:	e7ca      	b.n	800ac42 <_free_r+0x26>
 800acac:	b003      	add	sp, #12
 800acae:	bd30      	pop	{r4, r5, pc}
 800acb0:	200132c0 	.word	0x200132c0

0800acb4 <sbrk_aligned>:
 800acb4:	b570      	push	{r4, r5, r6, lr}
 800acb6:	4e0e      	ldr	r6, [pc, #56]	; (800acf0 <sbrk_aligned+0x3c>)
 800acb8:	460c      	mov	r4, r1
 800acba:	6831      	ldr	r1, [r6, #0]
 800acbc:	4605      	mov	r5, r0
 800acbe:	b911      	cbnz	r1, 800acc6 <sbrk_aligned+0x12>
 800acc0:	f000 fba6 	bl	800b410 <_sbrk_r>
 800acc4:	6030      	str	r0, [r6, #0]
 800acc6:	4621      	mov	r1, r4
 800acc8:	4628      	mov	r0, r5
 800acca:	f000 fba1 	bl	800b410 <_sbrk_r>
 800acce:	1c43      	adds	r3, r0, #1
 800acd0:	d00a      	beq.n	800ace8 <sbrk_aligned+0x34>
 800acd2:	1cc4      	adds	r4, r0, #3
 800acd4:	f024 0403 	bic.w	r4, r4, #3
 800acd8:	42a0      	cmp	r0, r4
 800acda:	d007      	beq.n	800acec <sbrk_aligned+0x38>
 800acdc:	1a21      	subs	r1, r4, r0
 800acde:	4628      	mov	r0, r5
 800ace0:	f000 fb96 	bl	800b410 <_sbrk_r>
 800ace4:	3001      	adds	r0, #1
 800ace6:	d101      	bne.n	800acec <sbrk_aligned+0x38>
 800ace8:	f04f 34ff 	mov.w	r4, #4294967295
 800acec:	4620      	mov	r0, r4
 800acee:	bd70      	pop	{r4, r5, r6, pc}
 800acf0:	200132c4 	.word	0x200132c4

0800acf4 <_malloc_r>:
 800acf4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800acf8:	1ccd      	adds	r5, r1, #3
 800acfa:	f025 0503 	bic.w	r5, r5, #3
 800acfe:	3508      	adds	r5, #8
 800ad00:	2d0c      	cmp	r5, #12
 800ad02:	bf38      	it	cc
 800ad04:	250c      	movcc	r5, #12
 800ad06:	2d00      	cmp	r5, #0
 800ad08:	4607      	mov	r7, r0
 800ad0a:	db01      	blt.n	800ad10 <_malloc_r+0x1c>
 800ad0c:	42a9      	cmp	r1, r5
 800ad0e:	d905      	bls.n	800ad1c <_malloc_r+0x28>
 800ad10:	230c      	movs	r3, #12
 800ad12:	603b      	str	r3, [r7, #0]
 800ad14:	2600      	movs	r6, #0
 800ad16:	4630      	mov	r0, r6
 800ad18:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ad1c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800adf0 <_malloc_r+0xfc>
 800ad20:	f000 f868 	bl	800adf4 <__malloc_lock>
 800ad24:	f8d8 3000 	ldr.w	r3, [r8]
 800ad28:	461c      	mov	r4, r3
 800ad2a:	bb5c      	cbnz	r4, 800ad84 <_malloc_r+0x90>
 800ad2c:	4629      	mov	r1, r5
 800ad2e:	4638      	mov	r0, r7
 800ad30:	f7ff ffc0 	bl	800acb4 <sbrk_aligned>
 800ad34:	1c43      	adds	r3, r0, #1
 800ad36:	4604      	mov	r4, r0
 800ad38:	d155      	bne.n	800ade6 <_malloc_r+0xf2>
 800ad3a:	f8d8 4000 	ldr.w	r4, [r8]
 800ad3e:	4626      	mov	r6, r4
 800ad40:	2e00      	cmp	r6, #0
 800ad42:	d145      	bne.n	800add0 <_malloc_r+0xdc>
 800ad44:	2c00      	cmp	r4, #0
 800ad46:	d048      	beq.n	800adda <_malloc_r+0xe6>
 800ad48:	6823      	ldr	r3, [r4, #0]
 800ad4a:	4631      	mov	r1, r6
 800ad4c:	4638      	mov	r0, r7
 800ad4e:	eb04 0903 	add.w	r9, r4, r3
 800ad52:	f000 fb5d 	bl	800b410 <_sbrk_r>
 800ad56:	4581      	cmp	r9, r0
 800ad58:	d13f      	bne.n	800adda <_malloc_r+0xe6>
 800ad5a:	6821      	ldr	r1, [r4, #0]
 800ad5c:	1a6d      	subs	r5, r5, r1
 800ad5e:	4629      	mov	r1, r5
 800ad60:	4638      	mov	r0, r7
 800ad62:	f7ff ffa7 	bl	800acb4 <sbrk_aligned>
 800ad66:	3001      	adds	r0, #1
 800ad68:	d037      	beq.n	800adda <_malloc_r+0xe6>
 800ad6a:	6823      	ldr	r3, [r4, #0]
 800ad6c:	442b      	add	r3, r5
 800ad6e:	6023      	str	r3, [r4, #0]
 800ad70:	f8d8 3000 	ldr.w	r3, [r8]
 800ad74:	2b00      	cmp	r3, #0
 800ad76:	d038      	beq.n	800adea <_malloc_r+0xf6>
 800ad78:	685a      	ldr	r2, [r3, #4]
 800ad7a:	42a2      	cmp	r2, r4
 800ad7c:	d12b      	bne.n	800add6 <_malloc_r+0xe2>
 800ad7e:	2200      	movs	r2, #0
 800ad80:	605a      	str	r2, [r3, #4]
 800ad82:	e00f      	b.n	800ada4 <_malloc_r+0xb0>
 800ad84:	6822      	ldr	r2, [r4, #0]
 800ad86:	1b52      	subs	r2, r2, r5
 800ad88:	d41f      	bmi.n	800adca <_malloc_r+0xd6>
 800ad8a:	2a0b      	cmp	r2, #11
 800ad8c:	d917      	bls.n	800adbe <_malloc_r+0xca>
 800ad8e:	1961      	adds	r1, r4, r5
 800ad90:	42a3      	cmp	r3, r4
 800ad92:	6025      	str	r5, [r4, #0]
 800ad94:	bf18      	it	ne
 800ad96:	6059      	strne	r1, [r3, #4]
 800ad98:	6863      	ldr	r3, [r4, #4]
 800ad9a:	bf08      	it	eq
 800ad9c:	f8c8 1000 	streq.w	r1, [r8]
 800ada0:	5162      	str	r2, [r4, r5]
 800ada2:	604b      	str	r3, [r1, #4]
 800ada4:	4638      	mov	r0, r7
 800ada6:	f104 060b 	add.w	r6, r4, #11
 800adaa:	f000 f829 	bl	800ae00 <__malloc_unlock>
 800adae:	f026 0607 	bic.w	r6, r6, #7
 800adb2:	1d23      	adds	r3, r4, #4
 800adb4:	1af2      	subs	r2, r6, r3
 800adb6:	d0ae      	beq.n	800ad16 <_malloc_r+0x22>
 800adb8:	1b9b      	subs	r3, r3, r6
 800adba:	50a3      	str	r3, [r4, r2]
 800adbc:	e7ab      	b.n	800ad16 <_malloc_r+0x22>
 800adbe:	42a3      	cmp	r3, r4
 800adc0:	6862      	ldr	r2, [r4, #4]
 800adc2:	d1dd      	bne.n	800ad80 <_malloc_r+0x8c>
 800adc4:	f8c8 2000 	str.w	r2, [r8]
 800adc8:	e7ec      	b.n	800ada4 <_malloc_r+0xb0>
 800adca:	4623      	mov	r3, r4
 800adcc:	6864      	ldr	r4, [r4, #4]
 800adce:	e7ac      	b.n	800ad2a <_malloc_r+0x36>
 800add0:	4634      	mov	r4, r6
 800add2:	6876      	ldr	r6, [r6, #4]
 800add4:	e7b4      	b.n	800ad40 <_malloc_r+0x4c>
 800add6:	4613      	mov	r3, r2
 800add8:	e7cc      	b.n	800ad74 <_malloc_r+0x80>
 800adda:	230c      	movs	r3, #12
 800addc:	603b      	str	r3, [r7, #0]
 800adde:	4638      	mov	r0, r7
 800ade0:	f000 f80e 	bl	800ae00 <__malloc_unlock>
 800ade4:	e797      	b.n	800ad16 <_malloc_r+0x22>
 800ade6:	6025      	str	r5, [r4, #0]
 800ade8:	e7dc      	b.n	800ada4 <_malloc_r+0xb0>
 800adea:	605b      	str	r3, [r3, #4]
 800adec:	deff      	udf	#255	; 0xff
 800adee:	bf00      	nop
 800adf0:	200132c0 	.word	0x200132c0

0800adf4 <__malloc_lock>:
 800adf4:	4801      	ldr	r0, [pc, #4]	; (800adfc <__malloc_lock+0x8>)
 800adf6:	f7ff bf01 	b.w	800abfc <__retarget_lock_acquire_recursive>
 800adfa:	bf00      	nop
 800adfc:	200132bc 	.word	0x200132bc

0800ae00 <__malloc_unlock>:
 800ae00:	4801      	ldr	r0, [pc, #4]	; (800ae08 <__malloc_unlock+0x8>)
 800ae02:	f7ff befc 	b.w	800abfe <__retarget_lock_release_recursive>
 800ae06:	bf00      	nop
 800ae08:	200132bc 	.word	0x200132bc

0800ae0c <__ssputs_r>:
 800ae0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ae10:	688e      	ldr	r6, [r1, #8]
 800ae12:	461f      	mov	r7, r3
 800ae14:	42be      	cmp	r6, r7
 800ae16:	680b      	ldr	r3, [r1, #0]
 800ae18:	4682      	mov	sl, r0
 800ae1a:	460c      	mov	r4, r1
 800ae1c:	4690      	mov	r8, r2
 800ae1e:	d82c      	bhi.n	800ae7a <__ssputs_r+0x6e>
 800ae20:	898a      	ldrh	r2, [r1, #12]
 800ae22:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800ae26:	d026      	beq.n	800ae76 <__ssputs_r+0x6a>
 800ae28:	6965      	ldr	r5, [r4, #20]
 800ae2a:	6909      	ldr	r1, [r1, #16]
 800ae2c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ae30:	eba3 0901 	sub.w	r9, r3, r1
 800ae34:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ae38:	1c7b      	adds	r3, r7, #1
 800ae3a:	444b      	add	r3, r9
 800ae3c:	106d      	asrs	r5, r5, #1
 800ae3e:	429d      	cmp	r5, r3
 800ae40:	bf38      	it	cc
 800ae42:	461d      	movcc	r5, r3
 800ae44:	0553      	lsls	r3, r2, #21
 800ae46:	d527      	bpl.n	800ae98 <__ssputs_r+0x8c>
 800ae48:	4629      	mov	r1, r5
 800ae4a:	f7ff ff53 	bl	800acf4 <_malloc_r>
 800ae4e:	4606      	mov	r6, r0
 800ae50:	b360      	cbz	r0, 800aeac <__ssputs_r+0xa0>
 800ae52:	6921      	ldr	r1, [r4, #16]
 800ae54:	464a      	mov	r2, r9
 800ae56:	f7ff fed3 	bl	800ac00 <memcpy>
 800ae5a:	89a3      	ldrh	r3, [r4, #12]
 800ae5c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800ae60:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ae64:	81a3      	strh	r3, [r4, #12]
 800ae66:	6126      	str	r6, [r4, #16]
 800ae68:	6165      	str	r5, [r4, #20]
 800ae6a:	444e      	add	r6, r9
 800ae6c:	eba5 0509 	sub.w	r5, r5, r9
 800ae70:	6026      	str	r6, [r4, #0]
 800ae72:	60a5      	str	r5, [r4, #8]
 800ae74:	463e      	mov	r6, r7
 800ae76:	42be      	cmp	r6, r7
 800ae78:	d900      	bls.n	800ae7c <__ssputs_r+0x70>
 800ae7a:	463e      	mov	r6, r7
 800ae7c:	6820      	ldr	r0, [r4, #0]
 800ae7e:	4632      	mov	r2, r6
 800ae80:	4641      	mov	r1, r8
 800ae82:	f000 faab 	bl	800b3dc <memmove>
 800ae86:	68a3      	ldr	r3, [r4, #8]
 800ae88:	1b9b      	subs	r3, r3, r6
 800ae8a:	60a3      	str	r3, [r4, #8]
 800ae8c:	6823      	ldr	r3, [r4, #0]
 800ae8e:	4433      	add	r3, r6
 800ae90:	6023      	str	r3, [r4, #0]
 800ae92:	2000      	movs	r0, #0
 800ae94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ae98:	462a      	mov	r2, r5
 800ae9a:	f000 fac9 	bl	800b430 <_realloc_r>
 800ae9e:	4606      	mov	r6, r0
 800aea0:	2800      	cmp	r0, #0
 800aea2:	d1e0      	bne.n	800ae66 <__ssputs_r+0x5a>
 800aea4:	6921      	ldr	r1, [r4, #16]
 800aea6:	4650      	mov	r0, sl
 800aea8:	f7ff feb8 	bl	800ac1c <_free_r>
 800aeac:	230c      	movs	r3, #12
 800aeae:	f8ca 3000 	str.w	r3, [sl]
 800aeb2:	89a3      	ldrh	r3, [r4, #12]
 800aeb4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800aeb8:	81a3      	strh	r3, [r4, #12]
 800aeba:	f04f 30ff 	mov.w	r0, #4294967295
 800aebe:	e7e9      	b.n	800ae94 <__ssputs_r+0x88>

0800aec0 <_svfiprintf_r>:
 800aec0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aec4:	4698      	mov	r8, r3
 800aec6:	898b      	ldrh	r3, [r1, #12]
 800aec8:	061b      	lsls	r3, r3, #24
 800aeca:	b09d      	sub	sp, #116	; 0x74
 800aecc:	4607      	mov	r7, r0
 800aece:	460d      	mov	r5, r1
 800aed0:	4614      	mov	r4, r2
 800aed2:	d50e      	bpl.n	800aef2 <_svfiprintf_r+0x32>
 800aed4:	690b      	ldr	r3, [r1, #16]
 800aed6:	b963      	cbnz	r3, 800aef2 <_svfiprintf_r+0x32>
 800aed8:	2140      	movs	r1, #64	; 0x40
 800aeda:	f7ff ff0b 	bl	800acf4 <_malloc_r>
 800aede:	6028      	str	r0, [r5, #0]
 800aee0:	6128      	str	r0, [r5, #16]
 800aee2:	b920      	cbnz	r0, 800aeee <_svfiprintf_r+0x2e>
 800aee4:	230c      	movs	r3, #12
 800aee6:	603b      	str	r3, [r7, #0]
 800aee8:	f04f 30ff 	mov.w	r0, #4294967295
 800aeec:	e0d0      	b.n	800b090 <_svfiprintf_r+0x1d0>
 800aeee:	2340      	movs	r3, #64	; 0x40
 800aef0:	616b      	str	r3, [r5, #20]
 800aef2:	2300      	movs	r3, #0
 800aef4:	9309      	str	r3, [sp, #36]	; 0x24
 800aef6:	2320      	movs	r3, #32
 800aef8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800aefc:	f8cd 800c 	str.w	r8, [sp, #12]
 800af00:	2330      	movs	r3, #48	; 0x30
 800af02:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800b0a8 <_svfiprintf_r+0x1e8>
 800af06:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800af0a:	f04f 0901 	mov.w	r9, #1
 800af0e:	4623      	mov	r3, r4
 800af10:	469a      	mov	sl, r3
 800af12:	f813 2b01 	ldrb.w	r2, [r3], #1
 800af16:	b10a      	cbz	r2, 800af1c <_svfiprintf_r+0x5c>
 800af18:	2a25      	cmp	r2, #37	; 0x25
 800af1a:	d1f9      	bne.n	800af10 <_svfiprintf_r+0x50>
 800af1c:	ebba 0b04 	subs.w	fp, sl, r4
 800af20:	d00b      	beq.n	800af3a <_svfiprintf_r+0x7a>
 800af22:	465b      	mov	r3, fp
 800af24:	4622      	mov	r2, r4
 800af26:	4629      	mov	r1, r5
 800af28:	4638      	mov	r0, r7
 800af2a:	f7ff ff6f 	bl	800ae0c <__ssputs_r>
 800af2e:	3001      	adds	r0, #1
 800af30:	f000 80a9 	beq.w	800b086 <_svfiprintf_r+0x1c6>
 800af34:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800af36:	445a      	add	r2, fp
 800af38:	9209      	str	r2, [sp, #36]	; 0x24
 800af3a:	f89a 3000 	ldrb.w	r3, [sl]
 800af3e:	2b00      	cmp	r3, #0
 800af40:	f000 80a1 	beq.w	800b086 <_svfiprintf_r+0x1c6>
 800af44:	2300      	movs	r3, #0
 800af46:	f04f 32ff 	mov.w	r2, #4294967295
 800af4a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800af4e:	f10a 0a01 	add.w	sl, sl, #1
 800af52:	9304      	str	r3, [sp, #16]
 800af54:	9307      	str	r3, [sp, #28]
 800af56:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800af5a:	931a      	str	r3, [sp, #104]	; 0x68
 800af5c:	4654      	mov	r4, sl
 800af5e:	2205      	movs	r2, #5
 800af60:	f814 1b01 	ldrb.w	r1, [r4], #1
 800af64:	4850      	ldr	r0, [pc, #320]	; (800b0a8 <_svfiprintf_r+0x1e8>)
 800af66:	f7f5 f93b 	bl	80001e0 <memchr>
 800af6a:	9a04      	ldr	r2, [sp, #16]
 800af6c:	b9d8      	cbnz	r0, 800afa6 <_svfiprintf_r+0xe6>
 800af6e:	06d0      	lsls	r0, r2, #27
 800af70:	bf44      	itt	mi
 800af72:	2320      	movmi	r3, #32
 800af74:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800af78:	0711      	lsls	r1, r2, #28
 800af7a:	bf44      	itt	mi
 800af7c:	232b      	movmi	r3, #43	; 0x2b
 800af7e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800af82:	f89a 3000 	ldrb.w	r3, [sl]
 800af86:	2b2a      	cmp	r3, #42	; 0x2a
 800af88:	d015      	beq.n	800afb6 <_svfiprintf_r+0xf6>
 800af8a:	9a07      	ldr	r2, [sp, #28]
 800af8c:	4654      	mov	r4, sl
 800af8e:	2000      	movs	r0, #0
 800af90:	f04f 0c0a 	mov.w	ip, #10
 800af94:	4621      	mov	r1, r4
 800af96:	f811 3b01 	ldrb.w	r3, [r1], #1
 800af9a:	3b30      	subs	r3, #48	; 0x30
 800af9c:	2b09      	cmp	r3, #9
 800af9e:	d94d      	bls.n	800b03c <_svfiprintf_r+0x17c>
 800afa0:	b1b0      	cbz	r0, 800afd0 <_svfiprintf_r+0x110>
 800afa2:	9207      	str	r2, [sp, #28]
 800afa4:	e014      	b.n	800afd0 <_svfiprintf_r+0x110>
 800afa6:	eba0 0308 	sub.w	r3, r0, r8
 800afaa:	fa09 f303 	lsl.w	r3, r9, r3
 800afae:	4313      	orrs	r3, r2
 800afb0:	9304      	str	r3, [sp, #16]
 800afb2:	46a2      	mov	sl, r4
 800afb4:	e7d2      	b.n	800af5c <_svfiprintf_r+0x9c>
 800afb6:	9b03      	ldr	r3, [sp, #12]
 800afb8:	1d19      	adds	r1, r3, #4
 800afba:	681b      	ldr	r3, [r3, #0]
 800afbc:	9103      	str	r1, [sp, #12]
 800afbe:	2b00      	cmp	r3, #0
 800afc0:	bfbb      	ittet	lt
 800afc2:	425b      	neglt	r3, r3
 800afc4:	f042 0202 	orrlt.w	r2, r2, #2
 800afc8:	9307      	strge	r3, [sp, #28]
 800afca:	9307      	strlt	r3, [sp, #28]
 800afcc:	bfb8      	it	lt
 800afce:	9204      	strlt	r2, [sp, #16]
 800afd0:	7823      	ldrb	r3, [r4, #0]
 800afd2:	2b2e      	cmp	r3, #46	; 0x2e
 800afd4:	d10c      	bne.n	800aff0 <_svfiprintf_r+0x130>
 800afd6:	7863      	ldrb	r3, [r4, #1]
 800afd8:	2b2a      	cmp	r3, #42	; 0x2a
 800afda:	d134      	bne.n	800b046 <_svfiprintf_r+0x186>
 800afdc:	9b03      	ldr	r3, [sp, #12]
 800afde:	1d1a      	adds	r2, r3, #4
 800afe0:	681b      	ldr	r3, [r3, #0]
 800afe2:	9203      	str	r2, [sp, #12]
 800afe4:	2b00      	cmp	r3, #0
 800afe6:	bfb8      	it	lt
 800afe8:	f04f 33ff 	movlt.w	r3, #4294967295
 800afec:	3402      	adds	r4, #2
 800afee:	9305      	str	r3, [sp, #20]
 800aff0:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800b0b8 <_svfiprintf_r+0x1f8>
 800aff4:	7821      	ldrb	r1, [r4, #0]
 800aff6:	2203      	movs	r2, #3
 800aff8:	4650      	mov	r0, sl
 800affa:	f7f5 f8f1 	bl	80001e0 <memchr>
 800affe:	b138      	cbz	r0, 800b010 <_svfiprintf_r+0x150>
 800b000:	9b04      	ldr	r3, [sp, #16]
 800b002:	eba0 000a 	sub.w	r0, r0, sl
 800b006:	2240      	movs	r2, #64	; 0x40
 800b008:	4082      	lsls	r2, r0
 800b00a:	4313      	orrs	r3, r2
 800b00c:	3401      	adds	r4, #1
 800b00e:	9304      	str	r3, [sp, #16]
 800b010:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b014:	4825      	ldr	r0, [pc, #148]	; (800b0ac <_svfiprintf_r+0x1ec>)
 800b016:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b01a:	2206      	movs	r2, #6
 800b01c:	f7f5 f8e0 	bl	80001e0 <memchr>
 800b020:	2800      	cmp	r0, #0
 800b022:	d038      	beq.n	800b096 <_svfiprintf_r+0x1d6>
 800b024:	4b22      	ldr	r3, [pc, #136]	; (800b0b0 <_svfiprintf_r+0x1f0>)
 800b026:	bb1b      	cbnz	r3, 800b070 <_svfiprintf_r+0x1b0>
 800b028:	9b03      	ldr	r3, [sp, #12]
 800b02a:	3307      	adds	r3, #7
 800b02c:	f023 0307 	bic.w	r3, r3, #7
 800b030:	3308      	adds	r3, #8
 800b032:	9303      	str	r3, [sp, #12]
 800b034:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b036:	4433      	add	r3, r6
 800b038:	9309      	str	r3, [sp, #36]	; 0x24
 800b03a:	e768      	b.n	800af0e <_svfiprintf_r+0x4e>
 800b03c:	fb0c 3202 	mla	r2, ip, r2, r3
 800b040:	460c      	mov	r4, r1
 800b042:	2001      	movs	r0, #1
 800b044:	e7a6      	b.n	800af94 <_svfiprintf_r+0xd4>
 800b046:	2300      	movs	r3, #0
 800b048:	3401      	adds	r4, #1
 800b04a:	9305      	str	r3, [sp, #20]
 800b04c:	4619      	mov	r1, r3
 800b04e:	f04f 0c0a 	mov.w	ip, #10
 800b052:	4620      	mov	r0, r4
 800b054:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b058:	3a30      	subs	r2, #48	; 0x30
 800b05a:	2a09      	cmp	r2, #9
 800b05c:	d903      	bls.n	800b066 <_svfiprintf_r+0x1a6>
 800b05e:	2b00      	cmp	r3, #0
 800b060:	d0c6      	beq.n	800aff0 <_svfiprintf_r+0x130>
 800b062:	9105      	str	r1, [sp, #20]
 800b064:	e7c4      	b.n	800aff0 <_svfiprintf_r+0x130>
 800b066:	fb0c 2101 	mla	r1, ip, r1, r2
 800b06a:	4604      	mov	r4, r0
 800b06c:	2301      	movs	r3, #1
 800b06e:	e7f0      	b.n	800b052 <_svfiprintf_r+0x192>
 800b070:	ab03      	add	r3, sp, #12
 800b072:	9300      	str	r3, [sp, #0]
 800b074:	462a      	mov	r2, r5
 800b076:	4b0f      	ldr	r3, [pc, #60]	; (800b0b4 <_svfiprintf_r+0x1f4>)
 800b078:	a904      	add	r1, sp, #16
 800b07a:	4638      	mov	r0, r7
 800b07c:	f3af 8000 	nop.w
 800b080:	1c42      	adds	r2, r0, #1
 800b082:	4606      	mov	r6, r0
 800b084:	d1d6      	bne.n	800b034 <_svfiprintf_r+0x174>
 800b086:	89ab      	ldrh	r3, [r5, #12]
 800b088:	065b      	lsls	r3, r3, #25
 800b08a:	f53f af2d 	bmi.w	800aee8 <_svfiprintf_r+0x28>
 800b08e:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b090:	b01d      	add	sp, #116	; 0x74
 800b092:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b096:	ab03      	add	r3, sp, #12
 800b098:	9300      	str	r3, [sp, #0]
 800b09a:	462a      	mov	r2, r5
 800b09c:	4b05      	ldr	r3, [pc, #20]	; (800b0b4 <_svfiprintf_r+0x1f4>)
 800b09e:	a904      	add	r1, sp, #16
 800b0a0:	4638      	mov	r0, r7
 800b0a2:	f000 f879 	bl	800b198 <_printf_i>
 800b0a6:	e7eb      	b.n	800b080 <_svfiprintf_r+0x1c0>
 800b0a8:	0800c0a0 	.word	0x0800c0a0
 800b0ac:	0800c0aa 	.word	0x0800c0aa
 800b0b0:	00000000 	.word	0x00000000
 800b0b4:	0800ae0d 	.word	0x0800ae0d
 800b0b8:	0800c0a6 	.word	0x0800c0a6

0800b0bc <_printf_common>:
 800b0bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b0c0:	4616      	mov	r6, r2
 800b0c2:	4699      	mov	r9, r3
 800b0c4:	688a      	ldr	r2, [r1, #8]
 800b0c6:	690b      	ldr	r3, [r1, #16]
 800b0c8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b0cc:	4293      	cmp	r3, r2
 800b0ce:	bfb8      	it	lt
 800b0d0:	4613      	movlt	r3, r2
 800b0d2:	6033      	str	r3, [r6, #0]
 800b0d4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b0d8:	4607      	mov	r7, r0
 800b0da:	460c      	mov	r4, r1
 800b0dc:	b10a      	cbz	r2, 800b0e2 <_printf_common+0x26>
 800b0de:	3301      	adds	r3, #1
 800b0e0:	6033      	str	r3, [r6, #0]
 800b0e2:	6823      	ldr	r3, [r4, #0]
 800b0e4:	0699      	lsls	r1, r3, #26
 800b0e6:	bf42      	ittt	mi
 800b0e8:	6833      	ldrmi	r3, [r6, #0]
 800b0ea:	3302      	addmi	r3, #2
 800b0ec:	6033      	strmi	r3, [r6, #0]
 800b0ee:	6825      	ldr	r5, [r4, #0]
 800b0f0:	f015 0506 	ands.w	r5, r5, #6
 800b0f4:	d106      	bne.n	800b104 <_printf_common+0x48>
 800b0f6:	f104 0a19 	add.w	sl, r4, #25
 800b0fa:	68e3      	ldr	r3, [r4, #12]
 800b0fc:	6832      	ldr	r2, [r6, #0]
 800b0fe:	1a9b      	subs	r3, r3, r2
 800b100:	42ab      	cmp	r3, r5
 800b102:	dc26      	bgt.n	800b152 <_printf_common+0x96>
 800b104:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b108:	1e13      	subs	r3, r2, #0
 800b10a:	6822      	ldr	r2, [r4, #0]
 800b10c:	bf18      	it	ne
 800b10e:	2301      	movne	r3, #1
 800b110:	0692      	lsls	r2, r2, #26
 800b112:	d42b      	bmi.n	800b16c <_printf_common+0xb0>
 800b114:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b118:	4649      	mov	r1, r9
 800b11a:	4638      	mov	r0, r7
 800b11c:	47c0      	blx	r8
 800b11e:	3001      	adds	r0, #1
 800b120:	d01e      	beq.n	800b160 <_printf_common+0xa4>
 800b122:	6823      	ldr	r3, [r4, #0]
 800b124:	6922      	ldr	r2, [r4, #16]
 800b126:	f003 0306 	and.w	r3, r3, #6
 800b12a:	2b04      	cmp	r3, #4
 800b12c:	bf02      	ittt	eq
 800b12e:	68e5      	ldreq	r5, [r4, #12]
 800b130:	6833      	ldreq	r3, [r6, #0]
 800b132:	1aed      	subeq	r5, r5, r3
 800b134:	68a3      	ldr	r3, [r4, #8]
 800b136:	bf0c      	ite	eq
 800b138:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b13c:	2500      	movne	r5, #0
 800b13e:	4293      	cmp	r3, r2
 800b140:	bfc4      	itt	gt
 800b142:	1a9b      	subgt	r3, r3, r2
 800b144:	18ed      	addgt	r5, r5, r3
 800b146:	2600      	movs	r6, #0
 800b148:	341a      	adds	r4, #26
 800b14a:	42b5      	cmp	r5, r6
 800b14c:	d11a      	bne.n	800b184 <_printf_common+0xc8>
 800b14e:	2000      	movs	r0, #0
 800b150:	e008      	b.n	800b164 <_printf_common+0xa8>
 800b152:	2301      	movs	r3, #1
 800b154:	4652      	mov	r2, sl
 800b156:	4649      	mov	r1, r9
 800b158:	4638      	mov	r0, r7
 800b15a:	47c0      	blx	r8
 800b15c:	3001      	adds	r0, #1
 800b15e:	d103      	bne.n	800b168 <_printf_common+0xac>
 800b160:	f04f 30ff 	mov.w	r0, #4294967295
 800b164:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b168:	3501      	adds	r5, #1
 800b16a:	e7c6      	b.n	800b0fa <_printf_common+0x3e>
 800b16c:	18e1      	adds	r1, r4, r3
 800b16e:	1c5a      	adds	r2, r3, #1
 800b170:	2030      	movs	r0, #48	; 0x30
 800b172:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b176:	4422      	add	r2, r4
 800b178:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b17c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b180:	3302      	adds	r3, #2
 800b182:	e7c7      	b.n	800b114 <_printf_common+0x58>
 800b184:	2301      	movs	r3, #1
 800b186:	4622      	mov	r2, r4
 800b188:	4649      	mov	r1, r9
 800b18a:	4638      	mov	r0, r7
 800b18c:	47c0      	blx	r8
 800b18e:	3001      	adds	r0, #1
 800b190:	d0e6      	beq.n	800b160 <_printf_common+0xa4>
 800b192:	3601      	adds	r6, #1
 800b194:	e7d9      	b.n	800b14a <_printf_common+0x8e>
	...

0800b198 <_printf_i>:
 800b198:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b19c:	7e0f      	ldrb	r7, [r1, #24]
 800b19e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800b1a0:	2f78      	cmp	r7, #120	; 0x78
 800b1a2:	4691      	mov	r9, r2
 800b1a4:	4680      	mov	r8, r0
 800b1a6:	460c      	mov	r4, r1
 800b1a8:	469a      	mov	sl, r3
 800b1aa:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800b1ae:	d807      	bhi.n	800b1c0 <_printf_i+0x28>
 800b1b0:	2f62      	cmp	r7, #98	; 0x62
 800b1b2:	d80a      	bhi.n	800b1ca <_printf_i+0x32>
 800b1b4:	2f00      	cmp	r7, #0
 800b1b6:	f000 80d4 	beq.w	800b362 <_printf_i+0x1ca>
 800b1ba:	2f58      	cmp	r7, #88	; 0x58
 800b1bc:	f000 80c0 	beq.w	800b340 <_printf_i+0x1a8>
 800b1c0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b1c4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800b1c8:	e03a      	b.n	800b240 <_printf_i+0xa8>
 800b1ca:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800b1ce:	2b15      	cmp	r3, #21
 800b1d0:	d8f6      	bhi.n	800b1c0 <_printf_i+0x28>
 800b1d2:	a101      	add	r1, pc, #4	; (adr r1, 800b1d8 <_printf_i+0x40>)
 800b1d4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b1d8:	0800b231 	.word	0x0800b231
 800b1dc:	0800b245 	.word	0x0800b245
 800b1e0:	0800b1c1 	.word	0x0800b1c1
 800b1e4:	0800b1c1 	.word	0x0800b1c1
 800b1e8:	0800b1c1 	.word	0x0800b1c1
 800b1ec:	0800b1c1 	.word	0x0800b1c1
 800b1f0:	0800b245 	.word	0x0800b245
 800b1f4:	0800b1c1 	.word	0x0800b1c1
 800b1f8:	0800b1c1 	.word	0x0800b1c1
 800b1fc:	0800b1c1 	.word	0x0800b1c1
 800b200:	0800b1c1 	.word	0x0800b1c1
 800b204:	0800b349 	.word	0x0800b349
 800b208:	0800b271 	.word	0x0800b271
 800b20c:	0800b303 	.word	0x0800b303
 800b210:	0800b1c1 	.word	0x0800b1c1
 800b214:	0800b1c1 	.word	0x0800b1c1
 800b218:	0800b36b 	.word	0x0800b36b
 800b21c:	0800b1c1 	.word	0x0800b1c1
 800b220:	0800b271 	.word	0x0800b271
 800b224:	0800b1c1 	.word	0x0800b1c1
 800b228:	0800b1c1 	.word	0x0800b1c1
 800b22c:	0800b30b 	.word	0x0800b30b
 800b230:	682b      	ldr	r3, [r5, #0]
 800b232:	1d1a      	adds	r2, r3, #4
 800b234:	681b      	ldr	r3, [r3, #0]
 800b236:	602a      	str	r2, [r5, #0]
 800b238:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b23c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b240:	2301      	movs	r3, #1
 800b242:	e09f      	b.n	800b384 <_printf_i+0x1ec>
 800b244:	6820      	ldr	r0, [r4, #0]
 800b246:	682b      	ldr	r3, [r5, #0]
 800b248:	0607      	lsls	r7, r0, #24
 800b24a:	f103 0104 	add.w	r1, r3, #4
 800b24e:	6029      	str	r1, [r5, #0]
 800b250:	d501      	bpl.n	800b256 <_printf_i+0xbe>
 800b252:	681e      	ldr	r6, [r3, #0]
 800b254:	e003      	b.n	800b25e <_printf_i+0xc6>
 800b256:	0646      	lsls	r6, r0, #25
 800b258:	d5fb      	bpl.n	800b252 <_printf_i+0xba>
 800b25a:	f9b3 6000 	ldrsh.w	r6, [r3]
 800b25e:	2e00      	cmp	r6, #0
 800b260:	da03      	bge.n	800b26a <_printf_i+0xd2>
 800b262:	232d      	movs	r3, #45	; 0x2d
 800b264:	4276      	negs	r6, r6
 800b266:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b26a:	485a      	ldr	r0, [pc, #360]	; (800b3d4 <_printf_i+0x23c>)
 800b26c:	230a      	movs	r3, #10
 800b26e:	e012      	b.n	800b296 <_printf_i+0xfe>
 800b270:	682b      	ldr	r3, [r5, #0]
 800b272:	6820      	ldr	r0, [r4, #0]
 800b274:	1d19      	adds	r1, r3, #4
 800b276:	6029      	str	r1, [r5, #0]
 800b278:	0605      	lsls	r5, r0, #24
 800b27a:	d501      	bpl.n	800b280 <_printf_i+0xe8>
 800b27c:	681e      	ldr	r6, [r3, #0]
 800b27e:	e002      	b.n	800b286 <_printf_i+0xee>
 800b280:	0641      	lsls	r1, r0, #25
 800b282:	d5fb      	bpl.n	800b27c <_printf_i+0xe4>
 800b284:	881e      	ldrh	r6, [r3, #0]
 800b286:	4853      	ldr	r0, [pc, #332]	; (800b3d4 <_printf_i+0x23c>)
 800b288:	2f6f      	cmp	r7, #111	; 0x6f
 800b28a:	bf0c      	ite	eq
 800b28c:	2308      	moveq	r3, #8
 800b28e:	230a      	movne	r3, #10
 800b290:	2100      	movs	r1, #0
 800b292:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b296:	6865      	ldr	r5, [r4, #4]
 800b298:	60a5      	str	r5, [r4, #8]
 800b29a:	2d00      	cmp	r5, #0
 800b29c:	bfa2      	ittt	ge
 800b29e:	6821      	ldrge	r1, [r4, #0]
 800b2a0:	f021 0104 	bicge.w	r1, r1, #4
 800b2a4:	6021      	strge	r1, [r4, #0]
 800b2a6:	b90e      	cbnz	r6, 800b2ac <_printf_i+0x114>
 800b2a8:	2d00      	cmp	r5, #0
 800b2aa:	d04b      	beq.n	800b344 <_printf_i+0x1ac>
 800b2ac:	4615      	mov	r5, r2
 800b2ae:	fbb6 f1f3 	udiv	r1, r6, r3
 800b2b2:	fb03 6711 	mls	r7, r3, r1, r6
 800b2b6:	5dc7      	ldrb	r7, [r0, r7]
 800b2b8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800b2bc:	4637      	mov	r7, r6
 800b2be:	42bb      	cmp	r3, r7
 800b2c0:	460e      	mov	r6, r1
 800b2c2:	d9f4      	bls.n	800b2ae <_printf_i+0x116>
 800b2c4:	2b08      	cmp	r3, #8
 800b2c6:	d10b      	bne.n	800b2e0 <_printf_i+0x148>
 800b2c8:	6823      	ldr	r3, [r4, #0]
 800b2ca:	07de      	lsls	r6, r3, #31
 800b2cc:	d508      	bpl.n	800b2e0 <_printf_i+0x148>
 800b2ce:	6923      	ldr	r3, [r4, #16]
 800b2d0:	6861      	ldr	r1, [r4, #4]
 800b2d2:	4299      	cmp	r1, r3
 800b2d4:	bfde      	ittt	le
 800b2d6:	2330      	movle	r3, #48	; 0x30
 800b2d8:	f805 3c01 	strble.w	r3, [r5, #-1]
 800b2dc:	f105 35ff 	addle.w	r5, r5, #4294967295
 800b2e0:	1b52      	subs	r2, r2, r5
 800b2e2:	6122      	str	r2, [r4, #16]
 800b2e4:	f8cd a000 	str.w	sl, [sp]
 800b2e8:	464b      	mov	r3, r9
 800b2ea:	aa03      	add	r2, sp, #12
 800b2ec:	4621      	mov	r1, r4
 800b2ee:	4640      	mov	r0, r8
 800b2f0:	f7ff fee4 	bl	800b0bc <_printf_common>
 800b2f4:	3001      	adds	r0, #1
 800b2f6:	d14a      	bne.n	800b38e <_printf_i+0x1f6>
 800b2f8:	f04f 30ff 	mov.w	r0, #4294967295
 800b2fc:	b004      	add	sp, #16
 800b2fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b302:	6823      	ldr	r3, [r4, #0]
 800b304:	f043 0320 	orr.w	r3, r3, #32
 800b308:	6023      	str	r3, [r4, #0]
 800b30a:	4833      	ldr	r0, [pc, #204]	; (800b3d8 <_printf_i+0x240>)
 800b30c:	2778      	movs	r7, #120	; 0x78
 800b30e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800b312:	6823      	ldr	r3, [r4, #0]
 800b314:	6829      	ldr	r1, [r5, #0]
 800b316:	061f      	lsls	r7, r3, #24
 800b318:	f851 6b04 	ldr.w	r6, [r1], #4
 800b31c:	d402      	bmi.n	800b324 <_printf_i+0x18c>
 800b31e:	065f      	lsls	r7, r3, #25
 800b320:	bf48      	it	mi
 800b322:	b2b6      	uxthmi	r6, r6
 800b324:	07df      	lsls	r7, r3, #31
 800b326:	bf48      	it	mi
 800b328:	f043 0320 	orrmi.w	r3, r3, #32
 800b32c:	6029      	str	r1, [r5, #0]
 800b32e:	bf48      	it	mi
 800b330:	6023      	strmi	r3, [r4, #0]
 800b332:	b91e      	cbnz	r6, 800b33c <_printf_i+0x1a4>
 800b334:	6823      	ldr	r3, [r4, #0]
 800b336:	f023 0320 	bic.w	r3, r3, #32
 800b33a:	6023      	str	r3, [r4, #0]
 800b33c:	2310      	movs	r3, #16
 800b33e:	e7a7      	b.n	800b290 <_printf_i+0xf8>
 800b340:	4824      	ldr	r0, [pc, #144]	; (800b3d4 <_printf_i+0x23c>)
 800b342:	e7e4      	b.n	800b30e <_printf_i+0x176>
 800b344:	4615      	mov	r5, r2
 800b346:	e7bd      	b.n	800b2c4 <_printf_i+0x12c>
 800b348:	682b      	ldr	r3, [r5, #0]
 800b34a:	6826      	ldr	r6, [r4, #0]
 800b34c:	6961      	ldr	r1, [r4, #20]
 800b34e:	1d18      	adds	r0, r3, #4
 800b350:	6028      	str	r0, [r5, #0]
 800b352:	0635      	lsls	r5, r6, #24
 800b354:	681b      	ldr	r3, [r3, #0]
 800b356:	d501      	bpl.n	800b35c <_printf_i+0x1c4>
 800b358:	6019      	str	r1, [r3, #0]
 800b35a:	e002      	b.n	800b362 <_printf_i+0x1ca>
 800b35c:	0670      	lsls	r0, r6, #25
 800b35e:	d5fb      	bpl.n	800b358 <_printf_i+0x1c0>
 800b360:	8019      	strh	r1, [r3, #0]
 800b362:	2300      	movs	r3, #0
 800b364:	6123      	str	r3, [r4, #16]
 800b366:	4615      	mov	r5, r2
 800b368:	e7bc      	b.n	800b2e4 <_printf_i+0x14c>
 800b36a:	682b      	ldr	r3, [r5, #0]
 800b36c:	1d1a      	adds	r2, r3, #4
 800b36e:	602a      	str	r2, [r5, #0]
 800b370:	681d      	ldr	r5, [r3, #0]
 800b372:	6862      	ldr	r2, [r4, #4]
 800b374:	2100      	movs	r1, #0
 800b376:	4628      	mov	r0, r5
 800b378:	f7f4 ff32 	bl	80001e0 <memchr>
 800b37c:	b108      	cbz	r0, 800b382 <_printf_i+0x1ea>
 800b37e:	1b40      	subs	r0, r0, r5
 800b380:	6060      	str	r0, [r4, #4]
 800b382:	6863      	ldr	r3, [r4, #4]
 800b384:	6123      	str	r3, [r4, #16]
 800b386:	2300      	movs	r3, #0
 800b388:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b38c:	e7aa      	b.n	800b2e4 <_printf_i+0x14c>
 800b38e:	6923      	ldr	r3, [r4, #16]
 800b390:	462a      	mov	r2, r5
 800b392:	4649      	mov	r1, r9
 800b394:	4640      	mov	r0, r8
 800b396:	47d0      	blx	sl
 800b398:	3001      	adds	r0, #1
 800b39a:	d0ad      	beq.n	800b2f8 <_printf_i+0x160>
 800b39c:	6823      	ldr	r3, [r4, #0]
 800b39e:	079b      	lsls	r3, r3, #30
 800b3a0:	d413      	bmi.n	800b3ca <_printf_i+0x232>
 800b3a2:	68e0      	ldr	r0, [r4, #12]
 800b3a4:	9b03      	ldr	r3, [sp, #12]
 800b3a6:	4298      	cmp	r0, r3
 800b3a8:	bfb8      	it	lt
 800b3aa:	4618      	movlt	r0, r3
 800b3ac:	e7a6      	b.n	800b2fc <_printf_i+0x164>
 800b3ae:	2301      	movs	r3, #1
 800b3b0:	4632      	mov	r2, r6
 800b3b2:	4649      	mov	r1, r9
 800b3b4:	4640      	mov	r0, r8
 800b3b6:	47d0      	blx	sl
 800b3b8:	3001      	adds	r0, #1
 800b3ba:	d09d      	beq.n	800b2f8 <_printf_i+0x160>
 800b3bc:	3501      	adds	r5, #1
 800b3be:	68e3      	ldr	r3, [r4, #12]
 800b3c0:	9903      	ldr	r1, [sp, #12]
 800b3c2:	1a5b      	subs	r3, r3, r1
 800b3c4:	42ab      	cmp	r3, r5
 800b3c6:	dcf2      	bgt.n	800b3ae <_printf_i+0x216>
 800b3c8:	e7eb      	b.n	800b3a2 <_printf_i+0x20a>
 800b3ca:	2500      	movs	r5, #0
 800b3cc:	f104 0619 	add.w	r6, r4, #25
 800b3d0:	e7f5      	b.n	800b3be <_printf_i+0x226>
 800b3d2:	bf00      	nop
 800b3d4:	0800c0b1 	.word	0x0800c0b1
 800b3d8:	0800c0c2 	.word	0x0800c0c2

0800b3dc <memmove>:
 800b3dc:	4288      	cmp	r0, r1
 800b3de:	b510      	push	{r4, lr}
 800b3e0:	eb01 0402 	add.w	r4, r1, r2
 800b3e4:	d902      	bls.n	800b3ec <memmove+0x10>
 800b3e6:	4284      	cmp	r4, r0
 800b3e8:	4623      	mov	r3, r4
 800b3ea:	d807      	bhi.n	800b3fc <memmove+0x20>
 800b3ec:	1e43      	subs	r3, r0, #1
 800b3ee:	42a1      	cmp	r1, r4
 800b3f0:	d008      	beq.n	800b404 <memmove+0x28>
 800b3f2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b3f6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b3fa:	e7f8      	b.n	800b3ee <memmove+0x12>
 800b3fc:	4402      	add	r2, r0
 800b3fe:	4601      	mov	r1, r0
 800b400:	428a      	cmp	r2, r1
 800b402:	d100      	bne.n	800b406 <memmove+0x2a>
 800b404:	bd10      	pop	{r4, pc}
 800b406:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b40a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b40e:	e7f7      	b.n	800b400 <memmove+0x24>

0800b410 <_sbrk_r>:
 800b410:	b538      	push	{r3, r4, r5, lr}
 800b412:	4d06      	ldr	r5, [pc, #24]	; (800b42c <_sbrk_r+0x1c>)
 800b414:	2300      	movs	r3, #0
 800b416:	4604      	mov	r4, r0
 800b418:	4608      	mov	r0, r1
 800b41a:	602b      	str	r3, [r5, #0]
 800b41c:	f7f8 f876 	bl	800350c <_sbrk>
 800b420:	1c43      	adds	r3, r0, #1
 800b422:	d102      	bne.n	800b42a <_sbrk_r+0x1a>
 800b424:	682b      	ldr	r3, [r5, #0]
 800b426:	b103      	cbz	r3, 800b42a <_sbrk_r+0x1a>
 800b428:	6023      	str	r3, [r4, #0]
 800b42a:	bd38      	pop	{r3, r4, r5, pc}
 800b42c:	200132b8 	.word	0x200132b8

0800b430 <_realloc_r>:
 800b430:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b434:	4680      	mov	r8, r0
 800b436:	4614      	mov	r4, r2
 800b438:	460e      	mov	r6, r1
 800b43a:	b921      	cbnz	r1, 800b446 <_realloc_r+0x16>
 800b43c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b440:	4611      	mov	r1, r2
 800b442:	f7ff bc57 	b.w	800acf4 <_malloc_r>
 800b446:	b92a      	cbnz	r2, 800b454 <_realloc_r+0x24>
 800b448:	f7ff fbe8 	bl	800ac1c <_free_r>
 800b44c:	4625      	mov	r5, r4
 800b44e:	4628      	mov	r0, r5
 800b450:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b454:	f000 f81b 	bl	800b48e <_malloc_usable_size_r>
 800b458:	4284      	cmp	r4, r0
 800b45a:	4607      	mov	r7, r0
 800b45c:	d802      	bhi.n	800b464 <_realloc_r+0x34>
 800b45e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b462:	d812      	bhi.n	800b48a <_realloc_r+0x5a>
 800b464:	4621      	mov	r1, r4
 800b466:	4640      	mov	r0, r8
 800b468:	f7ff fc44 	bl	800acf4 <_malloc_r>
 800b46c:	4605      	mov	r5, r0
 800b46e:	2800      	cmp	r0, #0
 800b470:	d0ed      	beq.n	800b44e <_realloc_r+0x1e>
 800b472:	42bc      	cmp	r4, r7
 800b474:	4622      	mov	r2, r4
 800b476:	4631      	mov	r1, r6
 800b478:	bf28      	it	cs
 800b47a:	463a      	movcs	r2, r7
 800b47c:	f7ff fbc0 	bl	800ac00 <memcpy>
 800b480:	4631      	mov	r1, r6
 800b482:	4640      	mov	r0, r8
 800b484:	f7ff fbca 	bl	800ac1c <_free_r>
 800b488:	e7e1      	b.n	800b44e <_realloc_r+0x1e>
 800b48a:	4635      	mov	r5, r6
 800b48c:	e7df      	b.n	800b44e <_realloc_r+0x1e>

0800b48e <_malloc_usable_size_r>:
 800b48e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b492:	1f18      	subs	r0, r3, #4
 800b494:	2b00      	cmp	r3, #0
 800b496:	bfbc      	itt	lt
 800b498:	580b      	ldrlt	r3, [r1, r0]
 800b49a:	18c0      	addlt	r0, r0, r3
 800b49c:	4770      	bx	lr
	...

0800b4a0 <_init>:
 800b4a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b4a2:	bf00      	nop
 800b4a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b4a6:	bc08      	pop	{r3}
 800b4a8:	469e      	mov	lr, r3
 800b4aa:	4770      	bx	lr

0800b4ac <_fini>:
 800b4ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b4ae:	bf00      	nop
 800b4b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b4b2:	bc08      	pop	{r3}
 800b4b4:	469e      	mov	lr, r3
 800b4b6:	4770      	bx	lr
