Analysis & Synthesis report for IITB_RISC
Wed May 08 02:41:39 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Wed May 08 02:41:39 2024           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; IITB_RISC                                   ;
; Top-level Entity Name              ; IITB_RISC                                   ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
; UFM blocks                         ; N/A until Partition Merge                   ;
; ADC blocks                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M25SAE144C8G     ;                    ;
; Top-level entity name                                            ; IITB_RISC          ; IITB_RISC          ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 10          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed May 08 02:41:30 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off IITB_RISC -c IITB_RISC
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 10 of the 10 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file forwarding_unit.vhdl
    Info (12022): Found design unit 1: Forwarding_Unit-struct File: C:/Users/ravan/Desktop/Micro Lab/micro_project/Forwarding_Unit.vhdl Line: 22
    Info (12023): Found entity 1: Forwarding_Unit File: C:/Users/ravan/Desktop/Micro Lab/micro_project/Forwarding_Unit.vhdl Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file deciding_unit.vhdl
    Info (12022): Found design unit 1: Deciding_Unit-struct File: C:/Users/ravan/Desktop/Micro Lab/micro_project/Deciding_Unit.vhdl Line: 16
    Info (12023): Found entity 1: Deciding_Unit File: C:/Users/ravan/Desktop/Micro Lab/micro_project/Deciding_Unit.vhdl Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file 8_to_3_priority_encoder.vhdl
    Info (12022): Found design unit 1: Priority_Encoder_8_3-Struct File: C:/Users/ravan/Desktop/Micro Lab/micro_project/8_To_3_Priority_Encoder.vhdl Line: 14
    Info (12023): Found entity 1: Priority_Encoder_8_3 File: C:/Users/ravan/Desktop/Micro Lab/micro_project/8_To_3_Priority_Encoder.vhdl Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file 4_to_2_priority_encoder.vhdl
    Info (12022): Found design unit 1: Priority_Encoder_4_2-Struct File: C:/Users/ravan/Desktop/Micro Lab/micro_project/4_To_2_Priority_Encoder.vhdl Line: 12
    Info (12023): Found entity 1: Priority_Encoder_4_2 File: C:/Users/ravan/Desktop/Micro Lab/micro_project/4_To_2_Priority_Encoder.vhdl Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file temp_rf.vhdl
    Info (12022): Found design unit 1: Temp_File-struct File: C:/Users/ravan/Desktop/Micro Lab/micro_project/temp_rf.vhdl Line: 10
    Info (12023): Found entity 1: Temp_File File: C:/Users/ravan/Desktop/Micro Lab/micro_project/temp_rf.vhdl Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file muxm3_41.vhdl
    Info (12022): Found design unit 1: MuxM3_41-Struct File: C:/Users/ravan/Desktop/Micro Lab/micro_project/MUXM3_41.vhdl Line: 10
    Info (12023): Found entity 1: MUXM3_41 File: C:/Users/ravan/Desktop/Micro Lab/micro_project/MUXM3_41.vhdl Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file jk_flipflop.vhdl
    Info (12022): Found design unit 1: JK_FlipFlop-struct File: C:/Users/ravan/Desktop/Micro Lab/micro_project/JK_FLipFlop.vhdl Line: 9
    Info (12023): Found entity 1: JK_FLipFlop File: C:/Users/ravan/Desktop/Micro Lab/micro_project/JK_FLipFlop.vhdl Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file counter.vhdl
    Info (12022): Found design unit 1: counter-struct File: C:/Users/ravan/Desktop/Micro Lab/micro_project/counter.vhdl Line: 10
    Info (12023): Found entity 1: counter File: C:/Users/ravan/Desktop/Micro Lab/micro_project/counter.vhdl Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file muxm15_21.vhdl
    Info (12022): Found design unit 1: MuxM15_21-Struct File: C:/Users/ravan/Desktop/Micro Lab/micro_project/MUXM15_21.vhdl Line: 10
    Info (12023): Found entity 1: MUXM15_21 File: C:/Users/ravan/Desktop/Micro Lab/micro_project/MUXM15_21.vhdl Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file buffer.vhdl
    Info (12022): Found design unit 1: buffer_map-struct File: C:/Users/ravan/Desktop/Micro Lab/micro_project/buffer.vhdl Line: 10
    Info (12023): Found entity 1: buffer_map File: C:/Users/ravan/Desktop/Micro Lab/micro_project/buffer.vhdl Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file xor_16_1.vhd
    Info (12022): Found design unit 1: XOR_16_1-Struct File: C:/Users/ravan/Desktop/Micro Lab/micro_project/XOR_16_1.vhd Line: 10
    Info (12023): Found entity 1: XOR_16_1 File: C:/Users/ravan/Desktop/Micro Lab/micro_project/XOR_16_1.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file se9.vhdl
    Info (12022): Found design unit 1: SE9-struct File: C:/Users/ravan/Desktop/Micro Lab/micro_project/SE9.vhdl Line: 10
    Info (12023): Found entity 1: SE9 File: C:/Users/ravan/Desktop/Micro Lab/micro_project/SE9.vhdl Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file se6.vhdl
    Info (12022): Found design unit 1: SE6-struct File: C:/Users/ravan/Desktop/Micro Lab/micro_project/SE6.vhdl Line: 10
    Info (12023): Found entity 1: SE6 File: C:/Users/ravan/Desktop/Micro Lab/micro_project/SE6.vhdl Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file muxm15_41.vhdl
    Info (12022): Found design unit 1: MuxM15_41-Struct File: C:/Users/ravan/Desktop/Micro Lab/micro_project/MUXM15_41.vhdl Line: 10
    Info (12023): Found entity 1: MUXM15_41 File: C:/Users/ravan/Desktop/Micro Lab/micro_project/MUXM15_41.vhdl Line: 6
Info (12021): Found 1 design units, including 0 entities, in source file mat_pak.vhdl
    Info (12022): Found design unit 1: mat_pak File: C:/Users/ravan/Desktop/Micro Lab/micro_project/mat_pak.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ls.vhdl
    Info (12022): Found design unit 1: LS-struct File: C:/Users/ravan/Desktop/Micro Lab/micro_project/LS.vhdl Line: 10
    Info (12023): Found entity 1: LS File: C:/Users/ravan/Desktop/Micro Lab/micro_project/LS.vhdl Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file instr_mem.vhdl
    Info (12022): Found design unit 1: Instr_Mem-struct File: C:/Users/ravan/Desktop/Micro Lab/micro_project/Instr_Mem.vhdl Line: 12
    Info (12023): Found entity 1: Instr_Mem File: C:/Users/ravan/Desktop/Micro Lab/micro_project/Instr_Mem.vhdl Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file data_mem.vhdl
    Info (12022): Found design unit 1: Data_Mem-struct File: C:/Users/ravan/Desktop/Micro Lab/micro_project/Data_Mem.vhdl Line: 12
    Info (12023): Found entity 1: Data_Mem File: C:/Users/ravan/Desktop/Micro Lab/micro_project/Data_Mem.vhdl Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file register_16.vhdl
    Info (12022): Found design unit 1: Register_16-struct File: C:/Users/ravan/Desktop/Micro Lab/micro_project/Register_16.vhdl Line: 12
    Info (12023): Found entity 1: Register_16 File: C:/Users/ravan/Desktop/Micro Lab/micro_project/Register_16.vhdl Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file reg_file.vhdl
    Info (12022): Found design unit 1: Reg_File-struct File: C:/Users/ravan/Desktop/Micro Lab/micro_project/Reg_File.vhdl Line: 10
    Info (12023): Found entity 1: Reg_File File: C:/Users/ravan/Desktop/Micro Lab/micro_project/Reg_File.vhdl Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file or_16input.vhdl
    Info (12022): Found design unit 1: OR_16input-Struct File: C:/Users/ravan/Desktop/Micro Lab/micro_project/OR_16input.vhdl Line: 10
    Info (12023): Found entity 1: OR_16input File: C:/Users/ravan/Desktop/Micro Lab/micro_project/OR_16input.vhdl Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file nand_16bit.vhdl
    Info (12022): Found design unit 1: NAND_16bit-Struct File: C:/Users/ravan/Desktop/Micro Lab/micro_project/NAND_16bit.vhdl Line: 10
    Info (12023): Found entity 1: NAND_16bit File: C:/Users/ravan/Desktop/Micro Lab/micro_project/NAND_16bit.vhdl Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file muxm15_81.vhdl
    Info (12022): Found design unit 1: MuxM15_81-Struct File: C:/Users/ravan/Desktop/Micro Lab/micro_project/MUXM15_81.vhdl Line: 10
    Info (12023): Found entity 1: MUXM15_81 File: C:/Users/ravan/Desktop/Micro Lab/micro_project/MUXM15_81.vhdl Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file mux_81.vhdl
    Info (12022): Found design unit 1: Mux_8x1-Struct File: C:/Users/ravan/Desktop/Micro Lab/micro_project/MUX_81.vhdl Line: 10
    Info (12023): Found entity 1: Mux_8x1 File: C:/Users/ravan/Desktop/Micro Lab/micro_project/MUX_81.vhdl Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file mux_41.vhdl
    Info (12022): Found design unit 1: Mux_4x1-Struct File: C:/Users/ravan/Desktop/Micro Lab/micro_project/MUX_41.vhdl Line: 10
    Info (12023): Found entity 1: Mux_4x1 File: C:/Users/ravan/Desktop/Micro Lab/micro_project/MUX_41.vhdl Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file mux_21.vhdl
    Info (12022): Found design unit 1: Mux_2x1-Struct File: C:/Users/ravan/Desktop/Micro Lab/micro_project/MUX_21.vhdl Line: 10
    Info (12023): Found entity 1: Mux_2x1 File: C:/Users/ravan/Desktop/Micro Lab/micro_project/MUX_21.vhdl Line: 6
Info (12021): Found 15 design units, including 7 entities, in source file gates.vhdl
    Info (12022): Found design unit 1: Gates File: C:/Users/ravan/Desktop/Micro Lab/micro_project/Gates.vhdl Line: 7
    Info (12022): Found design unit 2: INVERTER-Equations File: C:/Users/ravan/Desktop/Micro Lab/micro_project/Gates.vhdl Line: 45
    Info (12022): Found design unit 3: AND_2-Equations File: C:/Users/ravan/Desktop/Micro Lab/micro_project/Gates.vhdl Line: 57
    Info (12022): Found design unit 4: NAND_2-Equations File: C:/Users/ravan/Desktop/Micro Lab/micro_project/Gates.vhdl Line: 68
    Info (12022): Found design unit 5: OR_2-Equations File: C:/Users/ravan/Desktop/Micro Lab/micro_project/Gates.vhdl Line: 79
    Info (12022): Found design unit 6: NOR_2-Equations File: C:/Users/ravan/Desktop/Micro Lab/micro_project/Gates.vhdl Line: 90
    Info (12022): Found design unit 7: XOR_2-Equations File: C:/Users/ravan/Desktop/Micro Lab/micro_project/Gates.vhdl Line: 102
    Info (12022): Found design unit 8: XNOR_2-Equations File: C:/Users/ravan/Desktop/Micro Lab/micro_project/Gates.vhdl Line: 113
    Info (12023): Found entity 1: INVERTER File: C:/Users/ravan/Desktop/Micro Lab/micro_project/Gates.vhdl Line: 41
    Info (12023): Found entity 2: AND_2 File: C:/Users/ravan/Desktop/Micro Lab/micro_project/Gates.vhdl Line: 53
    Info (12023): Found entity 3: NAND_2 File: C:/Users/ravan/Desktop/Micro Lab/micro_project/Gates.vhdl Line: 64
    Info (12023): Found entity 4: OR_2 File: C:/Users/ravan/Desktop/Micro Lab/micro_project/Gates.vhdl Line: 75
    Info (12023): Found entity 5: NOR_2 File: C:/Users/ravan/Desktop/Micro Lab/micro_project/Gates.vhdl Line: 86
    Info (12023): Found entity 6: XOR_2 File: C:/Users/ravan/Desktop/Micro Lab/micro_project/Gates.vhdl Line: 98
    Info (12023): Found entity 7: XNOR_2 File: C:/Users/ravan/Desktop/Micro Lab/micro_project/Gates.vhdl Line: 109
Info (12021): Found 2 design units, including 1 entities, in source file full_adder_sub16bit.vhdl
    Info (12022): Found design unit 1: Full_Adder_sub16bit-Struct File: C:/Users/ravan/Desktop/Micro Lab/micro_project/Full_Adder_Sub16bit.vhdl Line: 10
    Info (12023): Found entity 1: Full_Adder_Sub16bit File: C:/Users/ravan/Desktop/Micro Lab/micro_project/Full_Adder_Sub16bit.vhdl Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file full_adder.vhdl
    Info (12022): Found design unit 1: Full_Adder-Struct File: C:/Users/ravan/Desktop/Micro Lab/micro_project/Full_Adder.vhdl Line: 10
    Info (12023): Found entity 1: Full_Adder File: C:/Users/ravan/Desktop/Micro Lab/micro_project/Full_Adder.vhdl Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file demux_81.vhdl
    Info (12022): Found design unit 1: DEMUX_81-struct File: C:/Users/ravan/Desktop/Micro Lab/micro_project/DEMUX_81.vhdl Line: 10
    Info (12023): Found entity 1: DEMUX_81 File: C:/Users/ravan/Desktop/Micro Lab/micro_project/DEMUX_81.vhdl Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file d_flipflop.vhdl
    Info (12022): Found design unit 1: D_FlipFlop-struct File: C:/Users/ravan/Desktop/Micro Lab/micro_project/D_FlipFlop.vhdl Line: 11
    Info (12023): Found entity 1: D_FLipFlop File: C:/Users/ravan/Desktop/Micro Lab/micro_project/D_FlipFlop.vhdl Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file comparator.vhdl
    Info (12022): Found design unit 1: Comparator-Struct File: C:/Users/ravan/Desktop/Micro Lab/micro_project/Comparator.vhdl Line: 10
    Info (12023): Found entity 1: Comparator File: C:/Users/ravan/Desktop/Micro Lab/micro_project/Comparator.vhdl Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhdl
    Info (12022): Found design unit 1: ALU-Struct File: C:/Users/ravan/Desktop/Micro Lab/micro_project/ALU.vhdl Line: 10
    Info (12023): Found entity 1: ALU File: C:/Users/ravan/Desktop/Micro Lab/micro_project/ALU.vhdl Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file adder_plus2.vhdl
    Info (12022): Found design unit 1: Adder_plus2-Struct File: C:/Users/ravan/Desktop/Micro Lab/micro_project/Adder_plus2.vhdl Line: 10
    Info (12023): Found entity 1: Adder_plus2 File: C:/Users/ravan/Desktop/Micro Lab/micro_project/Adder_plus2.vhdl Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file iitb_risc.vhd
    Info (12022): Found design unit 1: IITB_RISC-struct File: C:/Users/ravan/Desktop/Micro Lab/micro_project/IITB_RISC.vhd Line: 12
    Info (12023): Found entity 1: IITB_RISC File: C:/Users/ravan/Desktop/Micro Lab/micro_project/IITB_RISC.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file if_id.vhd
    Info (12022): Found design unit 1: IF_ID-struct File: C:/Users/ravan/Desktop/Micro Lab/micro_project/IF_ID.vhd Line: 17
    Info (12023): Found entity 1: IF_ID File: C:/Users/ravan/Desktop/Micro Lab/micro_project/IF_ID.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file id_rr.vhd
    Info (12022): Found design unit 1: ID_RR-struct File: C:/Users/ravan/Desktop/Micro Lab/micro_project/ID_RR.vhd Line: 32
    Info (12023): Found entity 1: ID_RR File: C:/Users/ravan/Desktop/Micro Lab/micro_project/ID_RR.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file rr_ex.vhd
    Info (12022): Found design unit 1: RR_EX-struct File: C:/Users/ravan/Desktop/Micro Lab/micro_project/RR_EX.vhd Line: 36
    Info (12023): Found entity 1: RR_EX File: C:/Users/ravan/Desktop/Micro Lab/micro_project/RR_EX.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file ex_mem.vhd
    Info (12022): Found design unit 1: EX_Mem-struct File: C:/Users/ravan/Desktop/Micro Lab/micro_project/EX_Mem.vhd Line: 40
    Info (12023): Found entity 1: EX_Mem File: C:/Users/ravan/Desktop/Micro Lab/micro_project/EX_Mem.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file mem_wb.vhd
    Info (12022): Found design unit 1: Mem_WB-struct File: C:/Users/ravan/Desktop/Micro Lab/micro_project/Mem_WB.vhd Line: 34
    Info (12023): Found entity 1: Mem_WB File: C:/Users/ravan/Desktop/Micro Lab/micro_project/Mem_WB.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file muxm3_21.vhd
    Info (12022): Found design unit 1: MUXM3_21-Struct File: C:/Users/ravan/Desktop/Micro Lab/micro_project/MUXM3_21.vhd Line: 10
    Info (12023): Found entity 1: MUXM3_21 File: C:/Users/ravan/Desktop/Micro Lab/micro_project/MUXM3_21.vhd Line: 6
Error (10482): VHDL error at IITB_RISC.vhd(606): object "opcode_IFID" is used but not declared File: C:/Users/ravan/Desktop/Micro Lab/micro_project/IITB_RISC.vhd Line: 606
Error (10482): VHDL error at IITB_RISC.vhd(610): object "RA_C_memWB" is used but not declared File: C:/Users/ravan/Desktop/Micro Lab/micro_project/IITB_RISC.vhd Line: 610
Error (10482): VHDL error at IITB_RISC.vhd(614): object "cond_EXmem" is used but not declared File: C:/Users/ravan/Desktop/Micro Lab/micro_project/IITB_RISC.vhd Line: 614
Error (10482): VHDL error at IITB_RISC.vhd(614): object "cond_memWB" is used but not declared File: C:/Users/ravan/Desktop/Micro Lab/micro_project/IITB_RISC.vhd Line: 614
Error (10476): VHDL error at IITB_RISC.vhd(616): type of identifier "S" does not agree with its usage as "std_logic_vector" type File: C:/Users/ravan/Desktop/Micro Lab/micro_project/IITB_RISC.vhd Line: 616
Error (10558): VHDL error at IITB_RISC.vhd(616): cannot associate formal port "S" of mode "out" with an expression File: C:/Users/ravan/Desktop/Micro Lab/micro_project/IITB_RISC.vhd Line: 616
Error (10476): VHDL error at IITB_RISC.vhd(616): type of identifier "S_prime" does not agree with its usage as "std_logic_vector" type File: C:/Users/ravan/Desktop/Micro Lab/micro_project/IITB_RISC.vhd Line: 616
Error (10558): VHDL error at IITB_RISC.vhd(616): cannot associate formal port "S_prime" of mode "out" with an expression File: C:/Users/ravan/Desktop/Micro Lab/micro_project/IITB_RISC.vhd Line: 616
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 8 errors, 1 warning
    Error: Peak virtual memory: 4788 megabytes
    Error: Processing ended: Wed May 08 02:41:39 2024
    Error: Elapsed time: 00:00:09
    Error: Total CPU time (on all processors): 00:00:06


