clk_pll_clk_wiz.v,verilog,xil_defaultlib,../../../../RISCV_CPU.gen/sources_1/ip/clk_pll/clk_pll_clk_wiz.v,incdir="$ref_dir/../../../ipstatic"incdir="../../../../RISCV_CPU.gen/sources_1/ip/clk_pll"
clk_pll.v,verilog,xil_defaultlib,../../../../RISCV_CPU.gen/sources_1/ip/clk_pll/clk_pll.v,incdir="$ref_dir/../../../ipstatic"incdir="../../../../RISCV_CPU.gen/sources_1/ip/clk_pll"
glbl.v,Verilog,xil_defaultlib,glbl.v
