#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Thu Jan 28 17:54:17 2016
# Process ID: 8541
# Current directory: /home/danielrb/Dropbox/tesi/ldpc/hw/simulation
# Command line: vivado
# Log file: /home/danielrb/Dropbox/tesi/ldpc/hw/simulation/vivado.log
# Journal file: /home/danielrb/Dropbox/tesi/ldpc/hw/simulation/vivado.jou
#-----------------------------------------------------------
start_gui
create_project ldpc_sim /home/danielrb/Dropbox/tesi/ldpc/hw/simulation/ldpc_sim -part xc7z010clg400-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/Xilinx/Vivado/2015.4/data/ip'.
create_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 5859.973 ; gain = 39.109 ; free physical = 137 ; free virtual = 1771
set_property board_part digilentinc.com:zybo:part0:1.0 [current_project]
set_property simulator_language Verilog [current_project]
add_files -norecurse {/home/danielrb/Dropbox/tesi/ldpc/hw/generator.v /home/danielrb/Dropbox/tesi/ldpc/hw/detector.v /home/danielrb/Dropbox/tesi/ldpc/hw/tb_generator_detector.v}
import_files -force -norecurse
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_generator_corrector' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/danielrb/Dropbox/tesi/ldpc/hw/simulation/ldpc_sim/ldpc_sim.sim/sim_1/behav'
xvlog -m64 --relax -prj tb_generator_corrector_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/danielrb/Dropbox/tesi/ldpc/hw/simulation/ldpc_sim/ldpc_sim.srcs/sources_1/imports/hw/generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module generator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/danielrb/Dropbox/tesi/ldpc/hw/simulation/ldpc_sim/ldpc_sim.srcs/sources_1/imports/hw/detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module detector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/danielrb/Dropbox/tesi/ldpc/hw/simulation/ldpc_sim/ldpc_sim.srcs/sources_1/imports/hw/tb_generator_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_generator_corrector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/danielrb/Dropbox/tesi/ldpc/hw/simulation/ldpc_sim/ldpc_sim.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/danielrb/Dropbox/tesi/ldpc/hw/simulation/ldpc_sim/ldpc_sim.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto 28f4df5272714fceb5fdb28d3f58c699 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_generator_corrector_behav xil_defaultlib.tb_generator_corrector xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/danielrb/Dropbox/tesi/ldpc/hw/simulation/ldpc_sim/ldpc_sim.srcs/sources_1/imports/hw/generator.v" Line 1. Module generator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/danielrb/Dropbox/tesi/ldpc/hw/simulation/ldpc_sim/ldpc_sim.srcs/sources_1/imports/hw/detector.v" Line 1. Module detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/danielrb/Dropbox/tesi/ldpc/hw/simulation/ldpc_sim/ldpc_sim.srcs/sources_1/imports/hw/generator.v" Line 1. Module generator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/danielrb/Dropbox/tesi/ldpc/hw/simulation/ldpc_sim/ldpc_sim.srcs/sources_1/imports/hw/detector.v" Line 1. Module detector doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.generator
Compiling module xil_defaultlib.detector
Compiling module xil_defaultlib.tb_generator_corrector
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_generator_corrector_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/danielrb/Dropbox/tesi/ldpc/hw/simulation/ldpc_sim/ldpc_sim.sim/sim_1/behav/xsim.dir/tb_generator_corrector_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Jan 28 17:56:31 2016...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/danielrb/Dropbox/tesi/ldpc/hw/simulation/ldpc_sim/ldpc_sim.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_generator_corrector_behav -key {Behavioral:sim_1:Functional:tb_generator_corrector} -tclbatch {tb_generator_corrector.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source tb_generator_corrector.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
input:0000000	 error:000000000000000	 codeword:000000000000000	 syndrome:000000000000000	
input:0000101	 error:000000000000000	 codeword:001101110000101	 syndrome:000000000000000	
input:0000101	 error:000000000000011	 codeword:001101110000101	 syndrome:000000101110011	
input:1000101	 error:000000000000011	 codeword:110111111000101	 syndrome:000000101110011	
input:1000101	 error:000000000100001	 codeword:110111111000101	 syndrome:001101011110001	
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_generator_corrector_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jan 28 17:57:42 2016...
