verilog xil_defaultlib --include "../../../../project_8a.srcs/sources_1/bd/Lab6_1/ipshared/8b3d" --include "../../../../project_8a.srcs/sources_1/bd/Lab6_1/ipshared/ec67/hdl" \
"../../../bd/Lab6_1/ip/Lab6_1_clk_wiz_0_0/Lab6_1_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/Lab6_1/ip/Lab6_1_clk_wiz_0_0/Lab6_1_clk_wiz_0_0.v" \
"../../../bd/Lab6_1/ip/Lab6_1_lmb_bram_0/sim/Lab6_1_lmb_bram_0.v" \
"../../../bd/Lab6_1/ip/Lab6_1_xbar_0/sim/Lab6_1_xbar_0.v" \
"../../../bd/Lab6_1/ip/Lab6_1_PWMAudio_0_0/src/dist_mem_gen_0/sim/dist_mem_gen_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
