 arch	  circuit	  script_params	  vtr_flow_elapsed_time	  vtr_max_mem_stage	  vtr_max_mem	  error	  odin_synth_time	  max_odin_mem	  parmys_synth_time	  max_parmys_mem	  abc_depth	  abc_synth_time	  abc_cec_time	  abc_sec_time	  max_abc_mem	  ace_time	  max_ace_mem	  num_clb	  num_io	  num_memories	  num_mult	  vpr_status	  vpr_revision	  vpr_build_info	  vpr_compiler	  vpr_compiled	  hostname	  rundir	  max_vpr_mem	  num_primary_inputs	  num_primary_outputs	  num_pre_packed_nets	  num_pre_packed_blocks	  num_netlist_clocks	  num_post_packed_nets	  num_post_packed_blocks	  device_width	  device_height	  device_grid_tiles	  device_limiting_resources	  device_name	  pack_mem	  pack_time	  placed_wirelength_est	  total_swap	  accepted_swap	  rejected_swap	  aborted_swap	  place_mem	  place_time	  place_quench_time	  placed_CPD_est	  placed_setup_TNS_est	  placed_setup_WNS_est	  placed_geomean_nonvirtual_intradomain_critical_path_delay_est	  place_delay_matrix_lookup_time	  place_quench_timing_analysis_time	  place_quench_sta_time	  place_total_timing_analysis_time	  place_total_sta_time	  ap_mem	  ap_time	  ap_full_legalizer_mem	  ap_full_legalizer_time	  min_chan_width	  routed_wirelength	  min_chan_width_route_success_iteration	  logic_block_area_total	  logic_block_area_used	  min_chan_width_routing_area_total	  min_chan_width_routing_area_per_tile	  min_chan_width_route_time	  min_chan_width_total_timing_analysis_time	  min_chan_width_total_sta_time	  crit_path_num_rr_graph_nodes	  crit_path_num_rr_graph_edges	  crit_path_collapsed_nodes	  crit_path_routed_wirelength	  crit_path_route_success_iteration	  crit_path_total_nets_routed	  crit_path_total_connections_routed	  crit_path_total_heap_pushes	  crit_path_total_heap_pops	  critical_path_delay	  geomean_nonvirtual_intradomain_critical_path_delay	  setup_TNS	  setup_WNS	  hold_TNS	  hold_WNS	  crit_path_routing_area_total	  crit_path_routing_area_per_tile	  router_lookahead_computation_time	  crit_path_route_time	  crit_path_create_rr_graph_time	  crit_path_create_intra_cluster_rr_graph_time	  crit_path_tile_lookahead_computation_time	  crit_path_router_lookahead_computation_time	  crit_path_total_timing_analysis_time	  crit_path_total_sta_time	  num_global_nets	  num_routed_nets	 
 timing/k6_frac_N10_frac_chain_mem32K_htree0_40nm.xml	  verilog/multiclock_output_and_latch.v	  common_--target_utilization_0.01_--two_stage_clock_routing_-read_vpr_constraints_tasks/regression_tests/vtr_reg_strong/strong_routing_constraints/multi_clock_routing_constraints.xml_--clock_modeling_dedicated_network	  4.82	  vpr	  64.82 MiB	  	  -1	  -1	  0.15	  17544	  1	  0.06	  -1	  -1	  32228	  -1	  -1	  2	  6	  0	  0	  success	  v8.0.0-11852-g026644d7f-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 9.4.0 on Linux-4.15.0-213-generic x86_64	  2024-11-21T16:04:00	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/temp/temp2/vtr-verilog-to-routing	  66372	  6	  1	  16	  17	  2	  10	  9	  17	  17	  289	  -1	  auto	  26.1 MiB	  0.03	  30	  162	  45	  109	  8	  64.8 MiB	  0.09	  0.00	  1.4327	  -4.13089	  -1.4327	  0.805	  0.87	  0.000186474	  0.000145053	  0.00220998	  0.00182998	  -1	  -1	  -1	  -1	  20	  95	  2	  1.34605e+07	  107788	  411619.	  1424.29	  0.70	  0.00469902	  0.00412949	  24098	  82050	  -1	  103	  2	  14	  14	  8039	  3790	  2.67718	  0.805	  -5.78255	  -2.67718	  -1.39285	  -0.696976	  535376.	  1852.51	  0.22	  0.33	  0.08	  -1	  -1	  0.22	  0.00213527	  0.00203038	  1	  9	 
 timing/k6_frac_N10_frac_chain_mem32K_htree0_40nm.xml	  verilog/and_latch.v	  common_--target_utilization_0.01_--two_stage_clock_routing_-read_vpr_constraints_tasks/regression_tests/vtr_reg_strong/strong_routing_constraints/multi_clock_routing_constraints.xml_--clock_modeling_dedicated_network	  3.09	  vpr	  64.87 MiB	  	  -1	  -1	  0.11	  17384	  1	  0.02	  -1	  -1	  29996	  -1	  -1	  1	  3	  0	  0	  success	  v8.0.0-11852-g026644d7f-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 9.4.0 on Linux-4.15.0-213-generic x86_64	  2024-11-21T16:04:00	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/temp/temp2/vtr-verilog-to-routing	  66428	  3	  1	  5	  6	  1	  4	  5	  13	  13	  169	  -1	  auto	  26.1 MiB	  0.03	  35	  12	  3	  8	  1	  64.9 MiB	  0.01	  0.00	  1.12186	  -1.54831	  -1.12186	  1.12186	  0.48	  2.8473e-05	  2.3109e-05	  0.000199018	  0.000164788	  -1	  -1	  -1	  -1	  20	  62	  1	  6.63067e+06	  53894	  227243.	  1344.63	  0.37	  0.00185586	  0.00172162	  13251	  44387	  -1	  55	  1	  4	  4	  2056	  1112	  1.77078	  1.77078	  -1.77078	  -1.77078	  -0.365681	  -0.365681	  294987.	  1745.49	  0.10	  0.18	  0.05	  -1	  -1	  0.10	  0.00158341	  0.00153323	  0	  4	 
 timing/k6_frac_N10_frac_chain_mem32K_htree0_routedCLK_40nm.xml	  verilog/multiclock_output_and_latch.v	  common_--target_utilization_0.01_--two_stage_clock_routing_-read_vpr_constraints_tasks/regression_tests/vtr_reg_strong/strong_routing_constraints/multi_clock_routing_constraints.xml_--clock_modeling_dedicated_network	  4.83	  vpr	  64.72 MiB	  	  -1	  -1	  0.13	  17592	  1	  0.07	  -1	  -1	  32164	  -1	  -1	  2	  6	  0	  0	  success	  v8.0.0-11852-g026644d7f-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 9.4.0 on Linux-4.15.0-213-generic x86_64	  2024-11-21T16:04:00	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/temp/temp2/vtr-verilog-to-routing	  66272	  6	  1	  16	  17	  2	  10	  9	  17	  17	  289	  -1	  auto	  25.9 MiB	  0.02	  30	  162	  45	  109	  8	  64.7 MiB	  0.09	  0.00	  1.43377	  -4.13192	  -1.43377	  0.805	  0.93	  6.1161e-05	  4.7651e-05	  0.00173334	  0.0014267	  -1	  -1	  -1	  -1	  20	  96	  2	  1.34605e+07	  107788	  424167.	  1467.71	  0.63	  0.00414802	  0.00366881	  24098	  84646	  -1	  93	  2	  14	  14	  7618	  3614	  2.36211	  0.805	  -5.14799	  -2.36211	  -1.39063	  -0.695869	  547923.	  1895.93	  0.21	  0.32	  0.08	  -1	  -1	  0.21	  0.00216645	  0.00203322	  1	  9	 
 timing/k6_frac_N10_frac_chain_mem32K_htree0_routedCLK_40nm.xml	  verilog/and_latch.v	  common_--target_utilization_0.01_--two_stage_clock_routing_-read_vpr_constraints_tasks/regression_tests/vtr_reg_strong/strong_routing_constraints/multi_clock_routing_constraints.xml_--clock_modeling_dedicated_network	  3.02	  vpr	  64.86 MiB	  	  -1	  -1	  0.13	  17428	  1	  0.02	  -1	  -1	  30016	  -1	  -1	  1	  3	  0	  0	  success	  v8.0.0-11852-g026644d7f-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 9.4.0 on Linux-4.15.0-213-generic x86_64	  2024-11-21T16:04:00	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/temp/temp2/vtr-verilog-to-routing	  66416	  3	  1	  5	  6	  1	  4	  5	  13	  13	  169	  -1	  auto	  26.2 MiB	  0.03	  35	  12	  3	  8	  1	  64.9 MiB	  0.00	  0.00	  1.12186	  -1.54831	  -1.12186	  1.12186	  0.48	  2.3262e-05	  1.8246e-05	  0.000166554	  0.000134906	  -1	  -1	  -1	  -1	  20	  58	  1	  6.63067e+06	  53894	  235789.	  1395.20	  0.40	  0.00173302	  0.00160946	  13251	  46155	  -1	  59	  1	  4	  4	  2248	  1144	  1.92085	  1.92085	  -1.92085	  -1.92085	  -0.365681	  -0.365681	  303533.	  1796.05	  0.09	  0.18	  0.05	  -1	  -1	  0.09	  0.00168955	  0.00163685	  0	  4	 
 timing/k6_frac_N10_frac_chain_mem32K_htree0short_40nm.xml	  verilog/multiclock_output_and_latch.v	  common_--target_utilization_0.01_--two_stage_clock_routing_-read_vpr_constraints_tasks/regression_tests/vtr_reg_strong/strong_routing_constraints/multi_clock_routing_constraints.xml_--clock_modeling_dedicated_network	  4.88	  vpr	  64.75 MiB	  	  -1	  -1	  0.14	  17432	  1	  0.06	  -1	  -1	  32172	  -1	  -1	  2	  6	  0	  0	  success	  v8.0.0-11852-g026644d7f-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 9.4.0 on Linux-4.15.0-213-generic x86_64	  2024-11-21T16:04:00	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/temp/temp2/vtr-verilog-to-routing	  66304	  6	  1	  16	  17	  2	  10	  9	  17	  17	  289	  -1	  auto	  26.0 MiB	  0.03	  30	  162	  45	  109	  8	  64.8 MiB	  0.09	  0.00	  1.4327	  -4.13089	  -1.4327	  0.805	  0.92	  0.000151459	  0.00012099	  0.0026464	  0.00223102	  -1	  -1	  -1	  -1	  20	  573	  2	  1.34605e+07	  107788	  408865.	  1414.76	  0.67	  0.00496297	  0.0043779	  24098	  82150	  -1	  581	  2	  13	  13	  6255	  3245	  3.57936	  0.805	  -7.58692	  -3.57936	  -3.19721	  -1.59916	  532630.	  1843.01	  0.22	  0.36	  0.10	  -1	  -1	  0.22	  0.00223048	  0.00210515	  1	  9	 
 timing/k6_frac_N10_frac_chain_mem32K_htree0short_40nm.xml	  verilog/and_latch.v	  common_--target_utilization_0.01_--two_stage_clock_routing_-read_vpr_constraints_tasks/regression_tests/vtr_reg_strong/strong_routing_constraints/multi_clock_routing_constraints.xml_--clock_modeling_dedicated_network	  3.10	  vpr	  64.75 MiB	  	  -1	  -1	  0.15	  17324	  1	  0.02	  -1	  -1	  29932	  -1	  -1	  1	  3	  0	  0	  success	  v8.0.0-11852-g026644d7f-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 9.4.0 on Linux-4.15.0-213-generic x86_64	  2024-11-21T16:04:00	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/temp/temp2/vtr-verilog-to-routing	  66308	  3	  1	  5	  6	  1	  4	  5	  13	  13	  169	  -1	  auto	  26.0 MiB	  0.03	  35	  12	  3	  8	  1	  64.8 MiB	  0.00	  0.00	  1.12186	  -1.54831	  -1.12186	  1.12186	  0.46	  2.059e-05	  1.5632e-05	  0.000148678	  0.000118416	  -1	  -1	  -1	  -1	  20	  193	  1	  6.63067e+06	  53894	  225153.	  1332.26	  0.49	  0.00184377	  0.00171779	  13251	  44463	  -1	  186	  1	  4	  4	  914	  327	  2.39001	  2.39001	  -2.39001	  -2.39001	  -0.984912	  -0.984912	  292904.	  1733.16	  0.11	  0.20	  0.07	  -1	  -1	  0.11	  0.00185429	  0.00178578	  0	  4	 
