### Working Log

#### 2022.11.10 initiate

Doing sim  "*systolic_array_sim_without_control*"

#### 2022.11.11 update

Finish sim  "*systolic_array_sim_without_control*"

Ready to add the *controller* in the SA

#### 2022.11.17 update

Add ctrl in the SA

Finish sim  "*systolic_array_sim_with_control*"

Ready to combine SA with a MIPS CPU

Waiting for MIPS code...

#### 2022.11.23 update

Finish the synthesis of SA _v1

**Power: 7.1365 mW**

**Area: 86782.841574 um^2**

**Clock : 10ns  100MHz**

**Timing Slack: 3.56ns**

What about adding some new tricks?  activation or convolution



Waiting for MIPS code... 

