// Seed: 1351093908
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  assign id_3[1-~1] = 1;
  wire id_4;
  wire id_5;
endmodule
module module_1;
  tri0 id_1;
  assign id_1 = 1 ? ~id_1 : 1'h0;
  wire id_2;
  wire id_3;
  always_latch @(posedge 1) begin : LABEL_0
    id_1 = 1;
    id_3 = id_2;
  end
  integer id_4;
  assign id_4 = id_4 - 1;
  logic [7:0] id_5 = id_5;
  wire id_6;
  wire id_7 = 1;
  id_8(
      .id_0(id_4), .id_1(1), .id_2(1), .id_3(id_4), .id_4(id_4), .id_5(1'h0), .id_6(id_6)
  );
  module_0 modCall_1 (
      id_3,
      id_6
  );
  wire id_9;
  wire id_10 = id_5[1];
endmodule
