Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_comparator_4b_behav xil_defaultlib.tb_comparator_4b xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a' [/home/ryan/Documents/school/Fall2022/EE4363/belmo057_EE4363_lab1/belmo057_EE4363_lab1.srcs/sources_1/imports/EE4363/comparator_1b.v:8]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux4to1
Compiling module xil_defaultlib.comparator_1b
Compiling module xil_defaultlib.comparator_4b
Compiling module xil_defaultlib.tb_comparator_4b
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_comparator_4b_behav
