INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/Vivado/16-Bit RISC Processor/16-Bit RISC Processor.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/Vivado/16-Bit RISC Processor/16-Bit RISC Processor.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/Vivado/16-Bit RISC Processor/16-Bit RISC Processor.srcs/sources_1/new/Instruction_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/Vivado/16-Bit RISC Processor/16-Bit RISC Processor.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/Vivado/16-Bit RISC Processor/16-Bit RISC Processor.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/Vivado/16-Bit RISC Processor/16-Bit RISC Processor.srcs/sources_1/new/RegisterHandler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterHandler
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/Vivado/16-Bit RISC Processor/16-Bit RISC Processor.srcs/sim_1/new/RISCProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCProcessor
