

================================================================
== Vitis HLS Report for 'myproject'
================================================================
* Date:           Sun Sep 15 05:09:21 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z007s-clg225-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  3.236 ns|     0.42 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       48|       48|  0.160 us|  0.160 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                                              |                                                                 |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                                   Instance                                   |                              Module                             |   min   |   max   |    min    |    max    | min | max |   Type  |
        +------------------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_dense_latency_ap_fixed_8_2_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_397     |dense_latency_ap_fixed_8_2_5_3_0_ap_fixed_16_6_5_3_0_config2_s   |        4|        4|  13.320 ns|  13.320 ns|    1|    1|      yes|
        |call_ret2_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_s_fu_403  |relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_s      |        0|        0|       0 ns|       0 ns|    1|    1|      yes|
        |grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config5_s_fu_416    |dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config5_s  |        5|        5|  16.650 ns|  16.650 ns|    1|    1|      yes|
        |call_ret4_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_s_fu_429  |relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_s      |        0|        0|       0 ns|       0 ns|    1|    1|      yes|
        |grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_s_fu_464    |dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_s  |        6|        6|  19.980 ns|  19.980 ns|    1|    1|      yes|
        |grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config10_s_fu_499     |softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config10_s   |       25|       25|  83.250 ns|  83.250 ns|    1|    1|      yes|
        +------------------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+-------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF  |  LUT  | URAM|
+-----------------+---------+-----+-------+-------+-----+
|DSP              |        -|    -|      -|      -|    -|
|Expression       |        -|    -|      0|      2|    -|
|FIFO             |        -|    -|      -|      -|    -|
|Instance         |       39|  218|  29573|  25418|    -|
|Memory           |        -|    -|      -|      -|    -|
|Multiplexer      |        -|    -|      -|      -|    -|
|Register         |        -|    -|   1634|      -|    -|
+-----------------+---------+-----+-------+-------+-----+
|Total            |       39|  218|  31207|  25420|    0|
+-----------------+---------+-----+-------+-------+-----+
|Available        |      100|   66|  28800|  14400|    0|
+-----------------+---------+-----+-------+-------+-----+
|Utilization (%)  |       39|  330|    108|    176|    0|
+-----------------+---------+-----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------------------+-----------------------------------------------------------------+---------+-----+-------+-------+-----+
    |                                   Instance                                   |                              Module                             | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +------------------------------------------------------------------------------+-----------------------------------------------------------------+---------+-----+-------+-------+-----+
    |grp_dense_latency_ap_fixed_8_2_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_397     |dense_latency_ap_fixed_8_2_5_3_0_ap_fixed_16_6_5_3_0_config2_s   |        0|    8|   1100|    917|    0|
    |grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config5_s_fu_416    |dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config5_s  |        0|   36|   3632|   3279|    0|
    |grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_s_fu_464    |dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_s  |        0|  135|  15203|  13188|    0|
    |call_ret2_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_s_fu_403  |relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_s      |        0|    0|      0|    387|    0|
    |call_ret4_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_s_fu_429  |relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_s      |        0|    0|      0|   1333|    0|
    |grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config10_s_fu_499     |softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config10_s   |       39|   39|   9638|   6314|    0|
    +------------------------------------------------------------------------------+-----------------------------------------------------------------+---------+-----+-------+-------+-----+
    |Total                                                                         |                                                                 |       39|  218|  29573|  25418|    0|
    +------------------------------------------------------------------------------+-----------------------------------------------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------+----------+----+---+----+------------+------------+
    | Variable Name | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------+----------+----+---+----+------------+------------+
    |ap_enable_pp0  |       xor|   0|  0|   2|           1|           2|
    +---------------+----------+----+---+----+------------+------------+
    |Total          |          |   0|  0|   2|           1|           2|
    +---------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                          Name                                          | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                                                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                                                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                                                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                                                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                                                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                                                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                                                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                                                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                                                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                                                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                                                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21                                                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22                                                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23                                                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24                                                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25                                                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26                                                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27                                                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28                                                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29                                                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                                                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30                                                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31                                                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32                                                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33                                                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34                                                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35                                                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36                                                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37                                                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38                                                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39                                                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                                                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40                                                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41                                                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter42                                                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter43                                                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter44                                                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter45                                                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter46                                                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter47                                                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter48                                                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                                                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                                                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                                                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                                                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                                                                 |   1|   0|    1|          0|
    |grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config10_s_fu_499_ap_start_reg  |   1|   0|    1|          0|
    |layer2_out_V_1_reg_1227                                                                 |  16|   0|   16|          0|
    |layer2_out_V_2_reg_1232                                                                 |  16|   0|   16|          0|
    |layer2_out_V_3_reg_1237                                                                 |  16|   0|   16|          0|
    |layer2_out_V_4_reg_1242                                                                 |  16|   0|   16|          0|
    |layer2_out_V_5_reg_1247                                                                 |  16|   0|   16|          0|
    |layer2_out_V_6_reg_1252                                                                 |  16|   0|   16|          0|
    |layer2_out_V_7_reg_1257                                                                 |  16|   0|   16|          0|
    |layer2_out_V_8_reg_1262                                                                 |  16|   0|   16|          0|
    |layer2_out_V_reg_1222                                                                   |  16|   0|   16|          0|
    |layer4_out_V_1_reg_1272                                                                 |   8|   0|    8|          0|
    |layer4_out_V_2_reg_1277                                                                 |   8|   0|    8|          0|
    |layer4_out_V_3_reg_1282                                                                 |   8|   0|    8|          0|
    |layer4_out_V_4_reg_1287                                                                 |   8|   0|    8|          0|
    |layer4_out_V_5_reg_1292                                                                 |   8|   0|    8|          0|
    |layer4_out_V_6_reg_1297                                                                 |   8|   0|    8|          0|
    |layer4_out_V_7_reg_1302                                                                 |   8|   0|    8|          0|
    |layer4_out_V_8_reg_1307                                                                 |   8|   0|    8|          0|
    |layer4_out_V_reg_1267                                                                   |   8|   0|    8|          0|
    |layer5_out_V_10_reg_1362                                                                |  16|   0|   16|          0|
    |layer5_out_V_11_reg_1367                                                                |  16|   0|   16|          0|
    |layer5_out_V_12_reg_1372                                                                |  16|   0|   16|          0|
    |layer5_out_V_13_reg_1377                                                                |  16|   0|   16|          0|
    |layer5_out_V_14_reg_1382                                                                |  16|   0|   16|          0|
    |layer5_out_V_15_reg_1387                                                                |  16|   0|   16|          0|
    |layer5_out_V_16_reg_1392                                                                |  16|   0|   16|          0|
    |layer5_out_V_17_reg_1397                                                                |  16|   0|   16|          0|
    |layer5_out_V_18_reg_1402                                                                |  16|   0|   16|          0|
    |layer5_out_V_19_reg_1407                                                                |  16|   0|   16|          0|
    |layer5_out_V_1_reg_1317                                                                 |  16|   0|   16|          0|
    |layer5_out_V_20_reg_1412                                                                |  16|   0|   16|          0|
    |layer5_out_V_21_reg_1417                                                                |  16|   0|   16|          0|
    |layer5_out_V_22_reg_1422                                                                |  16|   0|   16|          0|
    |layer5_out_V_23_reg_1427                                                                |  16|   0|   16|          0|
    |layer5_out_V_24_reg_1432                                                                |  16|   0|   16|          0|
    |layer5_out_V_25_reg_1437                                                                |  16|   0|   16|          0|
    |layer5_out_V_26_reg_1442                                                                |  16|   0|   16|          0|
    |layer5_out_V_27_reg_1447                                                                |  16|   0|   16|          0|
    |layer5_out_V_28_reg_1452                                                                |  16|   0|   16|          0|
    |layer5_out_V_29_reg_1457                                                                |  16|   0|   16|          0|
    |layer5_out_V_2_reg_1322                                                                 |  16|   0|   16|          0|
    |layer5_out_V_30_reg_1462                                                                |  16|   0|   16|          0|
    |layer5_out_V_3_reg_1327                                                                 |  16|   0|   16|          0|
    |layer5_out_V_4_reg_1332                                                                 |  16|   0|   16|          0|
    |layer5_out_V_5_reg_1337                                                                 |  16|   0|   16|          0|
    |layer5_out_V_6_reg_1342                                                                 |  16|   0|   16|          0|
    |layer5_out_V_7_reg_1347                                                                 |  16|   0|   16|          0|
    |layer5_out_V_8_reg_1352                                                                 |  16|   0|   16|          0|
    |layer5_out_V_9_reg_1357                                                                 |  16|   0|   16|          0|
    |layer5_out_V_reg_1312                                                                   |  16|   0|   16|          0|
    |layer7_out_V_10_reg_1517                                                                |   8|   0|    8|          0|
    |layer7_out_V_11_reg_1522                                                                |   8|   0|    8|          0|
    |layer7_out_V_12_reg_1527                                                                |   8|   0|    8|          0|
    |layer7_out_V_13_reg_1532                                                                |   8|   0|    8|          0|
    |layer7_out_V_14_reg_1537                                                                |   8|   0|    8|          0|
    |layer7_out_V_15_reg_1542                                                                |   8|   0|    8|          0|
    |layer7_out_V_16_reg_1547                                                                |   8|   0|    8|          0|
    |layer7_out_V_17_reg_1552                                                                |   8|   0|    8|          0|
    |layer7_out_V_18_reg_1557                                                                |   8|   0|    8|          0|
    |layer7_out_V_19_reg_1562                                                                |   8|   0|    8|          0|
    |layer7_out_V_1_reg_1472                                                                 |   8|   0|    8|          0|
    |layer7_out_V_20_reg_1567                                                                |   8|   0|    8|          0|
    |layer7_out_V_21_reg_1572                                                                |   8|   0|    8|          0|
    |layer7_out_V_22_reg_1577                                                                |   8|   0|    8|          0|
    |layer7_out_V_23_reg_1582                                                                |   8|   0|    8|          0|
    |layer7_out_V_24_reg_1587                                                                |   8|   0|    8|          0|
    |layer7_out_V_25_reg_1592                                                                |   8|   0|    8|          0|
    |layer7_out_V_26_reg_1597                                                                |   8|   0|    8|          0|
    |layer7_out_V_27_reg_1602                                                                |   8|   0|    8|          0|
    |layer7_out_V_28_reg_1607                                                                |   8|   0|    8|          0|
    |layer7_out_V_29_reg_1612                                                                |   8|   0|    8|          0|
    |layer7_out_V_2_reg_1477                                                                 |   8|   0|    8|          0|
    |layer7_out_V_30_reg_1617                                                                |   8|   0|    8|          0|
    |layer7_out_V_3_reg_1482                                                                 |   8|   0|    8|          0|
    |layer7_out_V_4_reg_1487                                                                 |   8|   0|    8|          0|
    |layer7_out_V_5_reg_1492                                                                 |   8|   0|    8|          0|
    |layer7_out_V_6_reg_1497                                                                 |   8|   0|    8|          0|
    |layer7_out_V_7_reg_1502                                                                 |   8|   0|    8|          0|
    |layer7_out_V_8_reg_1507                                                                 |   8|   0|    8|          0|
    |layer7_out_V_9_reg_1512                                                                 |   8|   0|    8|          0|
    |layer7_out_V_reg_1467                                                                   |   8|   0|    8|          0|
    |layer8_out_V_10_reg_1672                                                                |  16|   0|   16|          0|
    |layer8_out_V_11_reg_1677                                                                |  16|   0|   16|          0|
    |layer8_out_V_12_reg_1682                                                                |  16|   0|   16|          0|
    |layer8_out_V_13_reg_1687                                                                |  16|   0|   16|          0|
    |layer8_out_V_14_reg_1692                                                                |  16|   0|   16|          0|
    |layer8_out_V_15_reg_1697                                                                |  16|   0|   16|          0|
    |layer8_out_V_16_reg_1702                                                                |  16|   0|   16|          0|
    |layer8_out_V_17_reg_1707                                                                |  16|   0|   16|          0|
    |layer8_out_V_18_reg_1712                                                                |  16|   0|   16|          0|
    |layer8_out_V_19_reg_1717                                                                |  16|   0|   16|          0|
    |layer8_out_V_1_reg_1627                                                                 |  16|   0|   16|          0|
    |layer8_out_V_20_reg_1722                                                                |  16|   0|   16|          0|
    |layer8_out_V_21_reg_1727                                                                |  16|   0|   16|          0|
    |layer8_out_V_22_reg_1732                                                                |  16|   0|   16|          0|
    |layer8_out_V_23_reg_1737                                                                |  16|   0|   16|          0|
    |layer8_out_V_24_reg_1742                                                                |  16|   0|   16|          0|
    |layer8_out_V_25_reg_1747                                                                |  16|   0|   16|          0|
    |layer8_out_V_26_reg_1752                                                                |  16|   0|   16|          0|
    |layer8_out_V_27_reg_1757                                                                |  16|   0|   16|          0|
    |layer8_out_V_28_reg_1762                                                                |  16|   0|   16|          0|
    |layer8_out_V_29_reg_1767                                                                |  16|   0|   16|          0|
    |layer8_out_V_2_reg_1632                                                                 |  16|   0|   16|          0|
    |layer8_out_V_30_reg_1772                                                                |  16|   0|   16|          0|
    |layer8_out_V_31_reg_1777                                                                |  16|   0|   16|          0|
    |layer8_out_V_32_reg_1782                                                                |  16|   0|   16|          0|
    |layer8_out_V_33_reg_1787                                                                |  16|   0|   16|          0|
    |layer8_out_V_34_reg_1792                                                                |  16|   0|   16|          0|
    |layer8_out_V_35_reg_1797                                                                |  16|   0|   16|          0|
    |layer8_out_V_36_reg_1802                                                                |  16|   0|   16|          0|
    |layer8_out_V_37_reg_1807                                                                |  16|   0|   16|          0|
    |layer8_out_V_38_reg_1812                                                                |  16|   0|   16|          0|
    |layer8_out_V_3_reg_1637                                                                 |  16|   0|   16|          0|
    |layer8_out_V_4_reg_1642                                                                 |  16|   0|   16|          0|
    |layer8_out_V_5_reg_1647                                                                 |  16|   0|   16|          0|
    |layer8_out_V_6_reg_1652                                                                 |  16|   0|   16|          0|
    |layer8_out_V_7_reg_1657                                                                 |  16|   0|   16|          0|
    |layer8_out_V_8_reg_1662                                                                 |  16|   0|   16|          0|
    |layer8_out_V_9_reg_1667                                                                 |  16|   0|   16|          0|
    |layer8_out_V_reg_1622                                                                   |  16|   0|   16|          0|
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                   |1634|   0| 1634|          0|
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------------------+-----+-----+------------+----------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|       myproject|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|       myproject|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|       myproject|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|       myproject|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|       myproject|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|       myproject|  return value|
|fc1_input              |   in|   72|     ap_none|       fc1_input|       pointer|
|layer10_out_0          |  out|   16|      ap_vld|   layer10_out_0|       pointer|
|layer10_out_0_ap_vld   |  out|    1|      ap_vld|   layer10_out_0|       pointer|
|layer10_out_1          |  out|   16|      ap_vld|   layer10_out_1|       pointer|
|layer10_out_1_ap_vld   |  out|    1|      ap_vld|   layer10_out_1|       pointer|
|layer10_out_2          |  out|   16|      ap_vld|   layer10_out_2|       pointer|
|layer10_out_2_ap_vld   |  out|    1|      ap_vld|   layer10_out_2|       pointer|
|layer10_out_3          |  out|   16|      ap_vld|   layer10_out_3|       pointer|
|layer10_out_3_ap_vld   |  out|    1|      ap_vld|   layer10_out_3|       pointer|
|layer10_out_4          |  out|   16|      ap_vld|   layer10_out_4|       pointer|
|layer10_out_4_ap_vld   |  out|    1|      ap_vld|   layer10_out_4|       pointer|
|layer10_out_5          |  out|   16|      ap_vld|   layer10_out_5|       pointer|
|layer10_out_5_ap_vld   |  out|    1|      ap_vld|   layer10_out_5|       pointer|
|layer10_out_6          |  out|   16|      ap_vld|   layer10_out_6|       pointer|
|layer10_out_6_ap_vld   |  out|    1|      ap_vld|   layer10_out_6|       pointer|
|layer10_out_7          |  out|   16|      ap_vld|   layer10_out_7|       pointer|
|layer10_out_7_ap_vld   |  out|    1|      ap_vld|   layer10_out_7|       pointer|
|layer10_out_8          |  out|   16|      ap_vld|   layer10_out_8|       pointer|
|layer10_out_8_ap_vld   |  out|    1|      ap_vld|   layer10_out_8|       pointer|
|layer10_out_9          |  out|   16|      ap_vld|   layer10_out_9|       pointer|
|layer10_out_9_ap_vld   |  out|    1|      ap_vld|   layer10_out_9|       pointer|
|layer10_out_10         |  out|   16|      ap_vld|  layer10_out_10|       pointer|
|layer10_out_10_ap_vld  |  out|    1|      ap_vld|  layer10_out_10|       pointer|
|layer10_out_11         |  out|   16|      ap_vld|  layer10_out_11|       pointer|
|layer10_out_11_ap_vld  |  out|    1|      ap_vld|  layer10_out_11|       pointer|
|layer10_out_12         |  out|   16|      ap_vld|  layer10_out_12|       pointer|
|layer10_out_12_ap_vld  |  out|    1|      ap_vld|  layer10_out_12|       pointer|
|layer10_out_13         |  out|   16|      ap_vld|  layer10_out_13|       pointer|
|layer10_out_13_ap_vld  |  out|    1|      ap_vld|  layer10_out_13|       pointer|
|layer10_out_14         |  out|   16|      ap_vld|  layer10_out_14|       pointer|
|layer10_out_14_ap_vld  |  out|    1|      ap_vld|  layer10_out_14|       pointer|
|layer10_out_15         |  out|   16|      ap_vld|  layer10_out_15|       pointer|
|layer10_out_15_ap_vld  |  out|    1|      ap_vld|  layer10_out_15|       pointer|
|layer10_out_16         |  out|   16|      ap_vld|  layer10_out_16|       pointer|
|layer10_out_16_ap_vld  |  out|    1|      ap_vld|  layer10_out_16|       pointer|
|layer10_out_17         |  out|   16|      ap_vld|  layer10_out_17|       pointer|
|layer10_out_17_ap_vld  |  out|    1|      ap_vld|  layer10_out_17|       pointer|
|layer10_out_18         |  out|   16|      ap_vld|  layer10_out_18|       pointer|
|layer10_out_18_ap_vld  |  out|    1|      ap_vld|  layer10_out_18|       pointer|
|layer10_out_19         |  out|   16|      ap_vld|  layer10_out_19|       pointer|
|layer10_out_19_ap_vld  |  out|    1|      ap_vld|  layer10_out_19|       pointer|
|layer10_out_20         |  out|   16|      ap_vld|  layer10_out_20|       pointer|
|layer10_out_20_ap_vld  |  out|    1|      ap_vld|  layer10_out_20|       pointer|
|layer10_out_21         |  out|   16|      ap_vld|  layer10_out_21|       pointer|
|layer10_out_21_ap_vld  |  out|    1|      ap_vld|  layer10_out_21|       pointer|
|layer10_out_22         |  out|   16|      ap_vld|  layer10_out_22|       pointer|
|layer10_out_22_ap_vld  |  out|    1|      ap_vld|  layer10_out_22|       pointer|
|layer10_out_23         |  out|   16|      ap_vld|  layer10_out_23|       pointer|
|layer10_out_23_ap_vld  |  out|    1|      ap_vld|  layer10_out_23|       pointer|
|layer10_out_24         |  out|   16|      ap_vld|  layer10_out_24|       pointer|
|layer10_out_24_ap_vld  |  out|    1|      ap_vld|  layer10_out_24|       pointer|
|layer10_out_25         |  out|   16|      ap_vld|  layer10_out_25|       pointer|
|layer10_out_25_ap_vld  |  out|    1|      ap_vld|  layer10_out_25|       pointer|
|layer10_out_26         |  out|   16|      ap_vld|  layer10_out_26|       pointer|
|layer10_out_26_ap_vld  |  out|    1|      ap_vld|  layer10_out_26|       pointer|
|layer10_out_27         |  out|   16|      ap_vld|  layer10_out_27|       pointer|
|layer10_out_27_ap_vld  |  out|    1|      ap_vld|  layer10_out_27|       pointer|
|layer10_out_28         |  out|   16|      ap_vld|  layer10_out_28|       pointer|
|layer10_out_28_ap_vld  |  out|    1|      ap_vld|  layer10_out_28|       pointer|
|layer10_out_29         |  out|   16|      ap_vld|  layer10_out_29|       pointer|
|layer10_out_29_ap_vld  |  out|    1|      ap_vld|  layer10_out_29|       pointer|
|layer10_out_30         |  out|   16|      ap_vld|  layer10_out_30|       pointer|
|layer10_out_30_ap_vld  |  out|    1|      ap_vld|  layer10_out_30|       pointer|
|layer10_out_31         |  out|   16|      ap_vld|  layer10_out_31|       pointer|
|layer10_out_31_ap_vld  |  out|    1|      ap_vld|  layer10_out_31|       pointer|
|layer10_out_32         |  out|   16|      ap_vld|  layer10_out_32|       pointer|
|layer10_out_32_ap_vld  |  out|    1|      ap_vld|  layer10_out_32|       pointer|
|layer10_out_33         |  out|   16|      ap_vld|  layer10_out_33|       pointer|
|layer10_out_33_ap_vld  |  out|    1|      ap_vld|  layer10_out_33|       pointer|
|layer10_out_34         |  out|   16|      ap_vld|  layer10_out_34|       pointer|
|layer10_out_34_ap_vld  |  out|    1|      ap_vld|  layer10_out_34|       pointer|
|layer10_out_35         |  out|   16|      ap_vld|  layer10_out_35|       pointer|
|layer10_out_35_ap_vld  |  out|    1|      ap_vld|  layer10_out_35|       pointer|
|layer10_out_36         |  out|   16|      ap_vld|  layer10_out_36|       pointer|
|layer10_out_36_ap_vld  |  out|    1|      ap_vld|  layer10_out_36|       pointer|
|layer10_out_37         |  out|   16|      ap_vld|  layer10_out_37|       pointer|
|layer10_out_37_ap_vld  |  out|    1|      ap_vld|  layer10_out_37|       pointer|
|layer10_out_38         |  out|   16|      ap_vld|  layer10_out_38|       pointer|
|layer10_out_38_ap_vld  |  out|    1|      ap_vld|  layer10_out_38|       pointer|
+-----------------------+-----+-----+------------+----------------+--------------+

