<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf atlys.ucf

</twCmdLine><twDesign>top.ncd</twDesign><twDesignPath>top.ncd</twDesignPath><twPCF>top.pcf</twPCF><twPcfPath>top.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="csg324"><twDevName>xc6slx45</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-3</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="NETSKEW" ><twConstHead uID="1"><twConstName UCFConstName="NET &quot;slaves/TDCchannels/SYSCLK&quot; MAXSKEW = 0 ns;" ScopeName="">NET &quot;slaves/SYSCLK&quot; MAXSKEW = 0 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetSkew>0.092</twMaxNetSkew></twConstHead><twNetRpt><twSkewNet><twSlack>-0.092</twSlack><twNet>SYSCLK</twNet><twSkew>0.092</twSkew><twNotMet></twNotMet><twTimeConst>0.000</twTimeConst><twAbsSlack>0.092</twAbsSlack><twDetSkewNet><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>RAMB16_X2Y34.CLKA</twDest><twNetDelInfo twAcc="twRouted">1.243</twNetDelInfo><twSkew>0.060</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>RAMB16_X2Y32.CLKA</twDest><twNetDelInfo twAcc="twRouted">1.250</twNetDelInfo><twSkew>0.067</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X18Y63.CLK</twDest><twNetDelInfo twAcc="twRouted">1.272</twNetDelInfo><twSkew>0.089</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X18Y64.CLK</twDest><twNetDelInfo twAcc="twRouted">1.272</twNetDelInfo><twSkew>0.089</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X20Y62.CLK</twDest><twNetDelInfo twAcc="twRouted">1.274</twNetDelInfo><twSkew>0.091</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X21Y60.CLK</twDest><twNetDelInfo twAcc="twRouted">1.271</twNetDelInfo><twSkew>0.088</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X21Y62.CLK</twDest><twNetDelInfo twAcc="twRouted">1.274</twNetDelInfo><twSkew>0.091</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X22Y62.CLK</twDest><twNetDelInfo twAcc="twRouted">1.273</twNetDelInfo><twSkew>0.090</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X22Y64.CLK</twDest><twNetDelInfo twAcc="twRouted">1.274</twNetDelInfo><twSkew>0.091</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X22Y65.CLK</twDest><twNetDelInfo twAcc="twRouted">1.274</twNetDelInfo><twSkew>0.091</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X23Y60.CLK</twDest><twNetDelInfo twAcc="twRouted">1.271</twNetDelInfo><twSkew>0.088</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X23Y62.CLK</twDest><twNetDelInfo twAcc="twRouted">1.273</twNetDelInfo><twSkew>0.090</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X23Y65.CLK</twDest><twNetDelInfo twAcc="twRouted">1.274</twNetDelInfo><twSkew>0.091</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X25Y61.CLK</twDest><twNetDelInfo twAcc="twRouted">1.273</twNetDelInfo><twSkew>0.090</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X27Y64.CLK</twDest><twNetDelInfo twAcc="twRouted">1.274</twNetDelInfo><twSkew>0.091</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X31Y60.CLK</twDest><twNetDelInfo twAcc="twRouted">1.250</twNetDelInfo><twSkew>0.067</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X31Y61.CLK</twDest><twNetDelInfo twAcc="twRouted">1.251</twNetDelInfo><twSkew>0.068</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X31Y62.CLK</twDest><twNetDelInfo twAcc="twRouted">1.252</twNetDelInfo><twSkew>0.069</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X34Y61.CLK</twDest><twNetDelInfo twAcc="twRouted">1.251</twNetDelInfo><twSkew>0.068</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X34Y62.CLK</twDest><twNetDelInfo twAcc="twRouted">1.252</twNetDelInfo><twSkew>0.069</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X34Y63.CLK</twDest><twNetDelInfo twAcc="twRouted">1.253</twNetDelInfo><twSkew>0.070</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X35Y62.CLK</twDest><twNetDelInfo twAcc="twRouted">1.252</twNetDelInfo><twSkew>0.069</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X36Y61.CLK</twDest><twNetDelInfo twAcc="twRouted">1.250</twNetDelInfo><twSkew>0.067</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X37Y62.CLK</twDest><twNetDelInfo twAcc="twRouted">1.251</twNetDelInfo><twSkew>0.068</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X41Y71.CLK</twDest><twNetDelInfo twAcc="twRouted">1.239</twNetDelInfo><twSkew>0.056</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X48Y61.CLK</twDest><twNetDelInfo twAcc="twRouted">1.248</twNetDelInfo><twSkew>0.065</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X49Y62.CLK</twDest><twNetDelInfo twAcc="twRouted">1.249</twNetDelInfo><twSkew>0.066</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X22Y66.CLK</twDest><twNetDelInfo twAcc="twRouted">1.273</twNetDelInfo><twSkew>0.090</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X22Y67.CLK</twDest><twNetDelInfo twAcc="twRouted">1.271</twNetDelInfo><twSkew>0.088</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X24Y57.CLK</twDest><twNetDelInfo twAcc="twRouted">1.263</twNetDelInfo><twSkew>0.080</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X25Y65.CLK</twDest><twNetDelInfo twAcc="twRouted">1.274</twNetDelInfo><twSkew>0.091</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X25Y67.CLK</twDest><twNetDelInfo twAcc="twRouted">1.271</twNetDelInfo><twSkew>0.088</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X30Y63.CLK</twDest><twNetDelInfo twAcc="twRouted">1.253</twNetDelInfo><twSkew>0.070</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X30Y64.CLK</twDest><twNetDelInfo twAcc="twRouted">1.252</twNetDelInfo><twSkew>0.069</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X40Y68.CLK</twDest><twNetDelInfo twAcc="twRouted">1.247</twNetDelInfo><twSkew>0.064</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X40Y69.CLK</twDest><twNetDelInfo twAcc="twRouted">1.244</twNetDelInfo><twSkew>0.061</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X40Y70.CLK</twDest><twNetDelInfo twAcc="twRouted">1.241</twNetDelInfo><twSkew>0.058</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X26Y59.CLK</twDest><twNetDelInfo twAcc="twRouted">1.269</twNetDelInfo><twSkew>0.086</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X26Y60.CLK</twDest><twNetDelInfo twAcc="twRouted">1.272</twNetDelInfo><twSkew>0.089</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X26Y61.CLK</twDest><twNetDelInfo twAcc="twRouted">1.273</twNetDelInfo><twSkew>0.090</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X26Y62.CLK</twDest><twNetDelInfo twAcc="twRouted">1.274</twNetDelInfo><twSkew>0.091</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X26Y63.CLK</twDest><twNetDelInfo twAcc="twRouted">1.275</twNetDelInfo><twSkew>0.092</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X26Y64.CLK</twDest><twNetDelInfo twAcc="twRouted">1.274</twNetDelInfo><twSkew>0.091</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X26Y65.CLK</twDest><twNetDelInfo twAcc="twRouted">1.273</twNetDelInfo><twSkew>0.090</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X26Y66.CLK</twDest><twNetDelInfo twAcc="twRouted">1.272</twNetDelInfo><twSkew>0.089</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X20Y63.CLK</twDest><twNetDelInfo twAcc="twRouted">1.274</twNetDelInfo><twSkew>0.091</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X21Y64.CLK</twDest><twNetDelInfo twAcc="twRouted">1.272</twNetDelInfo><twSkew>0.089</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X22Y63.CLK</twDest><twNetDelInfo twAcc="twRouted">1.274</twNetDelInfo><twSkew>0.091</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X23Y64.CLK</twDest><twNetDelInfo twAcc="twRouted">1.274</twNetDelInfo><twSkew>0.091</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X23Y66.CLK</twDest><twNetDelInfo twAcc="twRouted">1.273</twNetDelInfo><twSkew>0.090</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X25Y62.CLK</twDest><twNetDelInfo twAcc="twRouted">1.275</twNetDelInfo><twSkew>0.092</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X25Y63.CLK</twDest><twNetDelInfo twAcc="twRouted">1.275</twNetDelInfo><twSkew>0.092</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X25Y64.CLK</twDest><twNetDelInfo twAcc="twRouted">1.274</twNetDelInfo><twSkew>0.091</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X31Y65.CLK</twDest><twNetDelInfo twAcc="twRouted">1.251</twNetDelInfo><twSkew>0.068</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X27Y65.CLK</twDest><twNetDelInfo twAcc="twRouted">1.273</twNetDelInfo><twSkew>0.090</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X28Y65.CLK</twDest><twNetDelInfo twAcc="twRouted">1.272</twNetDelInfo><twSkew>0.089</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X20Y61.CLK</twDest><twNetDelInfo twAcc="twRouted">1.272</twNetDelInfo><twSkew>0.089</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X23Y58.CLK</twDest><twNetDelInfo twAcc="twRouted">1.266</twNetDelInfo><twSkew>0.083</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X27Y53.CLK</twDest><twNetDelInfo twAcc="twRouted">1.265</twNetDelInfo><twSkew>0.082</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X27Y54.CLK</twDest><twNetDelInfo twAcc="twRouted">1.263</twNetDelInfo><twSkew>0.080</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X28Y52.CLK</twDest><twNetDelInfo twAcc="twRouted">1.268</twNetDelInfo><twSkew>0.085</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X28Y53.CLK</twDest><twNetDelInfo twAcc="twRouted">1.266</twNetDelInfo><twSkew>0.083</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X28Y58.CLK</twDest><twNetDelInfo twAcc="twRouted">1.266</twNetDelInfo><twSkew>0.083</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X29Y52.CLK</twDest><twNetDelInfo twAcc="twRouted">1.268</twNetDelInfo><twSkew>0.085</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X29Y53.CLK</twDest><twNetDelInfo twAcc="twRouted">1.266</twNetDelInfo><twSkew>0.083</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X30Y54.CLK</twDest><twNetDelInfo twAcc="twRouted">1.242</twNetDelInfo><twSkew>0.059</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X30Y55.CLK</twDest><twNetDelInfo twAcc="twRouted">1.240</twNetDelInfo><twSkew>0.057</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X30Y58.CLK</twDest><twNetDelInfo twAcc="twRouted">1.245</twNetDelInfo><twSkew>0.062</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X31Y54.CLK</twDest><twNetDelInfo twAcc="twRouted">1.242</twNetDelInfo><twSkew>0.059</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X33Y60.CLK</twDest><twNetDelInfo twAcc="twRouted">1.248</twNetDelInfo><twSkew>0.065</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X37Y68.CLK</twDest><twNetDelInfo twAcc="twRouted">1.246</twNetDelInfo><twSkew>0.063</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X34Y54.CLK</twDest><twNetDelInfo twAcc="twRouted">1.241</twNetDelInfo><twSkew>0.058</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X34Y55.CLK</twDest><twNetDelInfo twAcc="twRouted">1.239</twNetDelInfo><twSkew>0.056</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X34Y60.CLK</twDest><twNetDelInfo twAcc="twRouted">1.249</twNetDelInfo><twSkew>0.066</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X35Y54.CLK</twDest><twNetDelInfo twAcc="twRouted">1.241</twNetDelInfo><twSkew>0.058</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X35Y61.CLK</twDest><twNetDelInfo twAcc="twRouted">1.251</twNetDelInfo><twSkew>0.068</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X36Y54.CLK</twDest><twNetDelInfo twAcc="twRouted">1.241</twNetDelInfo><twSkew>0.058</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X36Y55.CLK</twDest><twNetDelInfo twAcc="twRouted">1.239</twNetDelInfo><twSkew>0.056</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X37Y54.CLK</twDest><twNetDelInfo twAcc="twRouted">1.241</twNetDelInfo><twSkew>0.058</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X39Y54.CLK</twDest><twNetDelInfo twAcc="twRouted">1.241</twNetDelInfo><twSkew>0.058</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X41Y54.CLK</twDest><twNetDelInfo twAcc="twRouted">1.241</twNetDelInfo><twSkew>0.058</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X48Y54.CLK</twDest><twNetDelInfo twAcc="twRouted">1.239</twNetDelInfo><twSkew>0.056</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X49Y54.CLK</twDest><twNetDelInfo twAcc="twRouted">1.239</twNetDelInfo><twSkew>0.056</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X24Y67.CLK</twDest><twNetDelInfo twAcc="twRouted">1.271</twNetDelInfo><twSkew>0.088</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X24Y68.CLK</twDest><twNetDelInfo twAcc="twRouted">1.269</twNetDelInfo><twSkew>0.086</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X29Y62.CLK</twDest><twNetDelInfo twAcc="twRouted">1.273</twNetDelInfo><twSkew>0.090</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X29Y63.CLK</twDest><twNetDelInfo twAcc="twRouted">1.274</twNetDelInfo><twSkew>0.091</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X29Y65.CLK</twDest><twNetDelInfo twAcc="twRouted">1.272</twNetDelInfo><twSkew>0.089</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X30Y59.CLK</twDest><twNetDelInfo twAcc="twRouted">1.248</twNetDelInfo><twSkew>0.065</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X30Y65.CLK</twDest><twNetDelInfo twAcc="twRouted">1.251</twNetDelInfo><twSkew>0.068</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X40Y64.CLK</twDest><twNetDelInfo twAcc="twRouted">1.252</twNetDelInfo><twSkew>0.069</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X40Y66.CLK</twDest><twNetDelInfo twAcc="twRouted">1.250</twNetDelInfo><twSkew>0.067</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X41Y66.CLK</twDest><twNetDelInfo twAcc="twRouted">1.250</twNetDelInfo><twSkew>0.067</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X24Y58.CLK</twDest><twNetDelInfo twAcc="twRouted">1.266</twNetDelInfo><twSkew>0.083</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X24Y59.CLK</twDest><twNetDelInfo twAcc="twRouted">1.269</twNetDelInfo><twSkew>0.086</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X24Y60.CLK</twDest><twNetDelInfo twAcc="twRouted">1.272</twNetDelInfo><twSkew>0.089</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X24Y61.CLK</twDest><twNetDelInfo twAcc="twRouted">1.273</twNetDelInfo><twSkew>0.090</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X24Y62.CLK</twDest><twNetDelInfo twAcc="twRouted">1.275</twNetDelInfo><twSkew>0.092</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X24Y63.CLK</twDest><twNetDelInfo twAcc="twRouted">1.275</twNetDelInfo><twSkew>0.092</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X24Y64.CLK</twDest><twNetDelInfo twAcc="twRouted">1.274</twNetDelInfo><twSkew>0.091</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X24Y65.CLK</twDest><twNetDelInfo twAcc="twRouted">1.274</twNetDelInfo><twSkew>0.091</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X27Y55.CLK</twDest><twNetDelInfo twAcc="twRouted">1.261</twNetDelInfo><twSkew>0.078</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X27Y56.CLK</twDest><twNetDelInfo twAcc="twRouted">1.261</twNetDelInfo><twSkew>0.078</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X28Y54.CLK</twDest><twNetDelInfo twAcc="twRouted">1.263</twNetDelInfo><twSkew>0.080</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X28Y57.CLK</twDest><twNetDelInfo twAcc="twRouted">1.263</twNetDelInfo><twSkew>0.080</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X30Y57.CLK</twDest><twNetDelInfo twAcc="twRouted">1.242</twNetDelInfo><twSkew>0.059</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X31Y57.CLK</twDest><twNetDelInfo twAcc="twRouted">1.242</twNetDelInfo><twSkew>0.059</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X31Y58.CLK</twDest><twNetDelInfo twAcc="twRouted">1.245</twNetDelInfo><twSkew>0.062</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X32Y55.CLK</twDest><twNetDelInfo twAcc="twRouted">1.239</twNetDelInfo><twSkew>0.056</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X32Y56.CLK</twDest><twNetDelInfo twAcc="twRouted">1.240</twNetDelInfo><twSkew>0.057</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X32Y57.CLK</twDest><twNetDelInfo twAcc="twRouted">1.242</twNetDelInfo><twSkew>0.059</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X33Y57.CLK</twDest><twNetDelInfo twAcc="twRouted">1.242</twNetDelInfo><twSkew>0.059</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X37Y56.CLK</twDest><twNetDelInfo twAcc="twRouted">1.239</twNetDelInfo><twSkew>0.056</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X26Y56.CLK</twDest><twNetDelInfo twAcc="twRouted">1.261</twNetDelInfo><twSkew>0.078</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X26Y57.CLK</twDest><twNetDelInfo twAcc="twRouted">1.263</twNetDelInfo><twSkew>0.080</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X20Y59.CLK</twDest><twNetDelInfo twAcc="twRouted">1.269</twNetDelInfo><twSkew>0.086</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X20Y60.CLK</twDest><twNetDelInfo twAcc="twRouted">1.271</twNetDelInfo><twSkew>0.088</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X23Y61.CLK</twDest><twNetDelInfo twAcc="twRouted">1.272</twNetDelInfo><twSkew>0.089</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X25Y60.CLK</twDest><twNetDelInfo twAcc="twRouted">1.272</twNetDelInfo><twSkew>0.089</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X27Y59.CLK</twDest><twNetDelInfo twAcc="twRouted">1.269</twNetDelInfo><twSkew>0.086</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X27Y60.CLK</twDest><twNetDelInfo twAcc="twRouted">1.272</twNetDelInfo><twSkew>0.089</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X27Y61.CLK</twDest><twNetDelInfo twAcc="twRouted">1.273</twNetDelInfo><twSkew>0.090</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X27Y62.CLK</twDest><twNetDelInfo twAcc="twRouted">1.274</twNetDelInfo><twSkew>0.091</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X28Y59.CLK</twDest><twNetDelInfo twAcc="twRouted">1.269</twNetDelInfo><twSkew>0.086</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X29Y60.CLK</twDest><twNetDelInfo twAcc="twRouted">1.271</twNetDelInfo><twSkew>0.088</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X29Y61.CLK</twDest><twNetDelInfo twAcc="twRouted">1.272</twNetDelInfo><twSkew>0.089</twSkew></twNetSkew></twDetSkewNet></twSkewNet></twNetRpt></twConst><twConst anchorID="7" twConstType="NETSKEW" ><twConstHead uID="2"><twConstName UCFConstName="NET &quot;slaves/TDCchannels/SYSCLK&quot; MAXSKEW = 0 ns;" ScopeName="">NET &quot;slaves/TDCchannels/dc2/TDCcore/hit&quot; MAXSKEW = 0 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetSkew>0.257</twMaxNetSkew></twConstHead><twNetRpt><twSkewNet><twSlack>-0.257</twSlack><twNet>hit</twNet><twSkew>0.257</twSkew><twNotMet></twNotMet><twTimeConst>0.000</twTimeConst><twAbsSlack>0.257</twAbsSlack><twDetSkewNet><twNetSkew><twSrc>BUFGMUX_X3Y6.O</twSrc><twDest>SLICE_X41Y71.AX</twDest><twNetDelInfo twAcc="twRouted">1.439</twNetDelInfo><twSkew>0.257</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y6.O</twSrc><twDest>SLICE_X46Y61.CLK</twDest><twNetDelInfo twAcc="twRouted">1.248</twNetDelInfo><twSkew>0.066</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y6.O</twSrc><twDest>SLICE_X47Y56.CLK</twDest><twNetDelInfo twAcc="twRouted">1.238</twNetDelInfo><twSkew>0.056</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y6.O</twSrc><twDest>SLICE_X47Y57.CLK</twDest><twNetDelInfo twAcc="twRouted">1.240</twNetDelInfo><twSkew>0.058</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y6.O</twSrc><twDest>SLICE_X47Y62.CLK</twDest><twNetDelInfo twAcc="twRouted">1.249</twNetDelInfo><twSkew>0.067</twSkew></twNetSkew></twDetSkewNet></twSkewNet></twNetRpt></twConst><twConst anchorID="8" twConstType="NETSKEW" ><twConstHead uID="3"><twConstName UCFConstName="NET &quot;slaves/TDCchannels/SYSCLK&quot; MAXSKEW = 0 ns;" ScopeName="">NET &quot;slaves/TDCchannels/dc1/TDCcore/hit&quot; MAXSKEW = 0 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetSkew>0.260</twMaxNetSkew></twConstHead><twNetRpt><twSkewNet><twSlack>-0.260</twSlack><twNet>hit</twNet><twSkew>0.260</twSkew><twNotMet></twNotMet><twTimeConst>0.000</twTimeConst><twAbsSlack>0.260</twAbsSlack><twDetSkewNet><twNetSkew><twSrc>BUFGMUX_X3Y8.O</twSrc><twDest>SLICE_X37Y68.AX</twDest><twNetDelInfo twAcc="twRouted">1.446</twNetDelInfo><twSkew>0.260</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y8.O</twSrc><twDest>SLICE_X46Y53.CLK</twDest><twNetDelInfo twAcc="twRouted">1.242</twNetDelInfo><twSkew>0.056</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y8.O</twSrc><twDest>SLICE_X47Y48.CLK</twDest><twNetDelInfo twAcc="twRouted">1.250</twNetDelInfo><twSkew>0.064</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y8.O</twSrc><twDest>SLICE_X47Y49.CLK</twDest><twNetDelInfo twAcc="twRouted">1.249</twNetDelInfo><twSkew>0.063</twSkew></twNetSkew></twDetSkewNet></twSkewNet></twNetRpt></twConst><twConst anchorID="9" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC TS_sysclk = PERIOD &quot;tnm_sysclk&quot; 100 MHz;" ScopeName="">TS_sysclk = PERIOD TIMEGRP &quot;tnm_sysclk&quot; 100 MHz HIGH 50%;</twConstName><twItemCnt>6019</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1454</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinPer>10.080</twMinPer></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="1" sType="EndPoint">Paths for end point clocks/rst (SLICE_X38Y64.CE), 2 paths
</twPathRptBanner><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.080</twSlack><twSrc BELType="FF">clocks/clkdiv/d17</twSrc><twDest BELType="FF">clocks/rst</twDest><twTotPathDel>4.205</twTotPathDel><twClkSkew dest = "0.287" src = "6.127">5.840</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clocks/clkdiv/d17</twSrc><twDest BELType='FF'>clocks/rst</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sysclk_b</twSrcClk><twPathDel><twSite>SLICE_X46Y26.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>clocks/d17</twComp><twBEL>clocks/clkdiv/d17</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y39.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.203</twDelInfo><twComp>clocks/d17</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y39.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>clocks/d17_d17_d_AND_3_o</twComp><twBEL>clocks/d17_d17_d_AND_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y64.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.058</twDelInfo><twComp>clocks/d17_d17_d_AND_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y64.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>clocks/rst</twComp><twBEL>clocks/rst</twBEL></twPathDel><twLogDel>0.944</twLogDel><twRouteDel>3.261</twRouteDel><twTotDel>4.205</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sysclk_b</twDestClk><twPctLog>22.4</twPctLog><twPctRoute>77.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.258</twSlack><twSrc BELType="FF">clocks/d17_d</twSrc><twDest BELType="FF">clocks/rst</twDest><twTotPathDel>3.498</twTotPathDel><twClkSkew dest = "0.287" src = "2.496">2.209</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clocks/d17_d</twSrc><twDest BELType='FF'>clocks/rst</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X43Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sysclk_b</twSrcClk><twPathDel><twSite>SLICE_X43Y39.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>clocks/d17_d</twComp><twBEL>clocks/d17_d</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y39.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>clocks/d17_d</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y39.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>clocks/d17_d17_d_AND_3_o</twComp><twBEL>clocks/d17_d17_d_AND_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y64.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.058</twDelInfo><twComp>clocks/d17_d17_d_AND_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y64.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>clocks/rst</twComp><twBEL>clocks/rst</twBEL></twPathDel><twLogDel>0.927</twLogDel><twRouteDel>2.571</twRouteDel><twTotDel>3.498</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sysclk_b</twDestClk><twPctLog>26.5</twPctLog><twPctRoute>73.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="9" iCriticalPaths="0" sType="EndPoint">Paths for end point myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/txData_7 (SLICE_X33Y37.CE), 9 paths
</twPathRptBanner><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.054</twSlack><twSrc BELType="FF">myprogrammer/UCOMM/u_i2cSlave/sclDelayed_9</twSrc><twDest BELType="FF">myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/txData_7</twDest><twTotPathDel>3.144</twTotPathDel><twClkSkew dest = "0.876" src = "7.643">6.767</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>myprogrammer/UCOMM/u_i2cSlave/sclDelayed_9</twSrc><twDest BELType='FF'>myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/txData_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sysclk_b</twSrcClk><twPathDel><twSite>SLICE_X26Y18.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>myprogrammer/UCOMM/u_i2cSlave/sclDelayed&lt;9&gt;</twComp><twBEL>myprogrammer/UCOMM/u_i2cSlave/sclDelayed_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y28.D6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.137</twDelInfo><twComp>myprogrammer/UCOMM/u_i2cSlave/sclDelayed&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/_n0367_inv</twComp><twBEL>myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/_n0367_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y37.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.941</twDelInfo><twComp>myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/_n0367_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y37.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/txData&lt;3&gt;</twComp><twBEL>myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/txData_7</twBEL></twPathDel><twLogDel>1.066</twLogDel><twRouteDel>2.078</twRouteDel><twTotDel>3.144</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sysclk_b</twDestClk><twPctLog>33.9</twPctLog><twPctRoute>66.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.568</twSlack><twSrc BELType="FF">myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/CurrState_SISt_FSM_FFd2</twSrc><twDest BELType="FF">myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/txData_7</twDest><twTotPathDel>3.014</twTotPathDel><twClkSkew dest = "0.876" src = "3.259">2.383</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/CurrState_SISt_FSM_FFd2</twSrc><twDest BELType='FF'>myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/txData_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X34Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sysclk_b</twSrcClk><twPathDel><twSite>SLICE_X34Y28.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/CurrState_SISt_FSM_FFd2</twComp><twBEL>myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/CurrState_SISt_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y28.C3</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/CurrState_SISt_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/_n0367_inv</twComp><twBEL>myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/CurrState_SISt_FSM_FFd3-In21</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y28.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.219</twDelInfo><twComp>myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/CurrState_SISt_FSM_FFd3-In2</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/_n0367_inv</twComp><twBEL>myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/_n0367_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y37.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.941</twDelInfo><twComp>myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/_n0367_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y37.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/txData&lt;3&gt;</twComp><twBEL>myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/txData_7</twBEL></twPathDel><twLogDel>1.325</twLogDel><twRouteDel>1.689</twRouteDel><twTotDel>3.014</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sysclk_b</twDestClk><twPctLog>44.0</twPctLog><twPctRoute>56.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.707</twSlack><twSrc BELType="FF">myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/CurrState_SISt_FSM_FFd2</twSrc><twDest BELType="FF">myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/txData_7</twDest><twTotPathDel>2.875</twTotPathDel><twClkSkew dest = "0.876" src = "3.259">2.383</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/CurrState_SISt_FSM_FFd2</twSrc><twDest BELType='FF'>myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/txData_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X34Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sysclk_b</twSrcClk><twPathDel><twSite>SLICE_X34Y28.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/CurrState_SISt_FSM_FFd2</twComp><twBEL>myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/CurrState_SISt_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y28.D1</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">0.868</twDelInfo><twComp>myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/CurrState_SISt_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/_n0367_inv</twComp><twBEL>myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/_n0367_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y37.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.941</twDelInfo><twComp>myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/_n0367_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y37.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/txData&lt;3&gt;</twComp><twBEL>myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/txData_7</twBEL></twPathDel><twLogDel>1.066</twLogDel><twRouteDel>1.809</twRouteDel><twTotDel>2.875</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sysclk_b</twDestClk><twPctLog>37.1</twPctLog><twPctRoute>62.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="9" iCriticalPaths="0" sType="EndPoint">Paths for end point myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/txData_2 (SLICE_X33Y37.CE), 9 paths
</twPathRptBanner><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.074</twSlack><twSrc BELType="FF">myprogrammer/UCOMM/u_i2cSlave/sclDelayed_9</twSrc><twDest BELType="FF">myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/txData_2</twDest><twTotPathDel>3.124</twTotPathDel><twClkSkew dest = "0.876" src = "7.643">6.767</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>myprogrammer/UCOMM/u_i2cSlave/sclDelayed_9</twSrc><twDest BELType='FF'>myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/txData_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sysclk_b</twSrcClk><twPathDel><twSite>SLICE_X26Y18.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>myprogrammer/UCOMM/u_i2cSlave/sclDelayed&lt;9&gt;</twComp><twBEL>myprogrammer/UCOMM/u_i2cSlave/sclDelayed_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y28.D6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.137</twDelInfo><twComp>myprogrammer/UCOMM/u_i2cSlave/sclDelayed&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/_n0367_inv</twComp><twBEL>myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/_n0367_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y37.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.941</twDelInfo><twComp>myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/_n0367_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y37.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/txData&lt;3&gt;</twComp><twBEL>myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/txData_2</twBEL></twPathDel><twLogDel>1.046</twLogDel><twRouteDel>2.078</twRouteDel><twTotDel>3.124</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sysclk_b</twDestClk><twPctLog>33.5</twPctLog><twPctRoute>66.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.588</twSlack><twSrc BELType="FF">myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/CurrState_SISt_FSM_FFd2</twSrc><twDest BELType="FF">myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/txData_2</twDest><twTotPathDel>2.994</twTotPathDel><twClkSkew dest = "0.876" src = "3.259">2.383</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/CurrState_SISt_FSM_FFd2</twSrc><twDest BELType='FF'>myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/txData_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X34Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sysclk_b</twSrcClk><twPathDel><twSite>SLICE_X34Y28.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/CurrState_SISt_FSM_FFd2</twComp><twBEL>myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/CurrState_SISt_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y28.C3</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/CurrState_SISt_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/_n0367_inv</twComp><twBEL>myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/CurrState_SISt_FSM_FFd3-In21</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y28.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.219</twDelInfo><twComp>myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/CurrState_SISt_FSM_FFd3-In2</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/_n0367_inv</twComp><twBEL>myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/_n0367_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y37.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.941</twDelInfo><twComp>myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/_n0367_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y37.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/txData&lt;3&gt;</twComp><twBEL>myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/txData_2</twBEL></twPathDel><twLogDel>1.305</twLogDel><twRouteDel>1.689</twRouteDel><twTotDel>2.994</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sysclk_b</twDestClk><twPctLog>43.6</twPctLog><twPctRoute>56.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.727</twSlack><twSrc BELType="FF">myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/CurrState_SISt_FSM_FFd2</twSrc><twDest BELType="FF">myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/txData_2</twDest><twTotPathDel>2.855</twTotPathDel><twClkSkew dest = "0.876" src = "3.259">2.383</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/CurrState_SISt_FSM_FFd2</twSrc><twDest BELType='FF'>myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/txData_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X34Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sysclk_b</twSrcClk><twPathDel><twSite>SLICE_X34Y28.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/CurrState_SISt_FSM_FFd2</twComp><twBEL>myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/CurrState_SISt_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y28.D1</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">0.868</twDelInfo><twComp>myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/CurrState_SISt_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/_n0367_inv</twComp><twBEL>myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/_n0367_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y37.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.941</twDelInfo><twComp>myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/_n0367_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y37.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/txData&lt;3&gt;</twComp><twBEL>myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/txData_2</twBEL></twPathDel><twLogDel>1.046</twLogDel><twRouteDel>1.809</twRouteDel><twTotDel>2.855</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sysclk_b</twDestClk><twPctLog>36.6</twPctLog><twPctRoute>63.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_sysclk = PERIOD TIMEGRP &quot;tnm_sysclk&quot; 100 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point myprogrammer/UCOMM/u_registerInterface/myReg2_1 (SLICE_X25Y37.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.207</twSlack><twSrc BELType="FF">myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/dataOut_1</twSrc><twDest BELType="FF">myprogrammer/UCOMM/u_registerInterface/myReg2_1</twDest><twTotPathDel>1.146</twTotPathDel><twClkSkew dest = "1.585" src = "0.646">-0.939</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/dataOut_1</twSrc><twDest BELType='FF'>myprogrammer/UCOMM/u_registerInterface/myReg2_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X32Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">sysclk_b</twSrcClk><twPathDel><twSite>SLICE_X32Y32.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>myprogrammer/UCOMM/dataToRegIF&lt;3&gt;</twComp><twBEL>myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/dataOut_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y37.BX</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twFalling">0.887</twDelInfo><twComp>myprogrammer/UCOMM/dataToRegIF&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X25Y37.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>myprogrammer/myReg2&lt;3&gt;</twComp><twBEL>myprogrammer/UCOMM/u_registerInterface/myReg2_1</twBEL></twPathDel><twLogDel>0.259</twLogDel><twRouteDel>0.887</twRouteDel><twTotDel>1.146</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sysclk_b</twDestClk><twPctLog>22.6</twPctLog><twPctRoute>77.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/regAddr_3 (SLICE_X33Y34.B4), 1 path
</twPathRptBanner><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.226</twSlack><twSrc BELType="FF">myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/rxData_3</twSrc><twDest BELType="FF">myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/regAddr_3</twDest><twTotPathDel>0.766</twTotPathDel><twClkSkew dest = "1.186" src = "0.646">-0.540</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/rxData_3</twSrc><twDest BELType='FF'>myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/regAddr_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X33Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">sysclk_b</twSrcClk><twPathDel><twSite>SLICE_X33Y32.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/rxData&lt;4&gt;</twComp><twBEL>myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/rxData_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y34.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.353</twDelInfo><twComp>myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/rxData&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X33Y34.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>myprogrammer/UCOMM/regAddr&lt;4&gt;</twComp><twBEL>myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/Mmux_next_regAddr4</twBEL><twBEL>myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/regAddr_3</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.353</twRouteDel><twTotDel>0.766</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sysclk_b</twDestClk><twPctLog>53.9</twPctLog><twPctRoute>46.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point myprogrammer/UCOMM/u_registerInterface/myReg4_1 (SLICE_X28Y38.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.227</twSlack><twSrc BELType="FF">myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/dataOut_1</twSrc><twDest BELType="FF">myprogrammer/UCOMM/u_registerInterface/myReg4_1</twDest><twTotPathDel>1.014</twTotPathDel><twClkSkew dest = "1.433" src = "0.646">-0.787</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/dataOut_1</twSrc><twDest BELType='FF'>myprogrammer/UCOMM/u_registerInterface/myReg4_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X32Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">sysclk_b</twSrcClk><twPathDel><twSite>SLICE_X32Y32.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>myprogrammer/UCOMM/dataToRegIF&lt;3&gt;</twComp><twBEL>myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/dataOut_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y38.BX</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twFalling">0.766</twDelInfo><twComp>myprogrammer/UCOMM/dataToRegIF&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X28Y38.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>myprogrammer/myReg4&lt;3&gt;</twComp><twBEL>myprogrammer/UCOMM/u_registerInterface/myReg4_1</twBEL></twPathDel><twLogDel>0.248</twLogDel><twRouteDel>0.766</twRouteDel><twTotDel>1.014</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sysclk_b</twDestClk><twPctLog>24.5</twPctLog><twPctRoute>75.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="32"><twPinLimitBanner>Component Switching Limit Checks: TS_sysclk = PERIOD TIMEGRP &quot;tnm_sysclk&quot; 100 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="33" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.626" period="3.125" constraintValue="3.125" deviceLimit="2.499" freqLimit="400.160" physResource="slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT3" logResource="slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT3" locationPin="PLL_ADV_X0Y0.CLKOUT3" clockNet="slaves/TDCchannels/PLLgen/clkout3"/><twPinLimit anchorID="34" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="2.200" period="3.125" constraintValue="3.125" deviceLimit="0.925" freqLimit="1081.081" physResource="slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT0" logResource="slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT0" locationPin="PLL_ADV_X0Y0.CLKOUT0" clockNet="slaves/TDCchannels/PLLgen/clkout0"/><twPinLimit anchorID="35" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="2.200" period="3.125" constraintValue="3.125" deviceLimit="0.925" freqLimit="1081.081" physResource="slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT1" logResource="slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT1" locationPin="PLL_ADV_X0Y0.CLKOUT1" clockNet="slaves/TDCchannels/PLLgen/clkout1"/></twPinLimitRpt></twConst><twConst anchorID="36" twConstType="PATHBLOCK" ><twConstHead uID="5"><twConstName UCFConstName="NET &quot;clocks/rst&quot; TIG;" ScopeName="">PATH &quot;TS_tig_ipb_125_path&quot; TIG;</twConstName><twItemCnt>59</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>7</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="35" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/clock_crossing_if/we_buf_0 (SLICE_X1Y84.AX), 35 paths
</twPathRptBanner><twPathRpt anchorID="37"><twUnconstPath anchorID="38" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.655</twTotDel><twSrc BELType="FF">slaves/slave4/ack</twSrc><twDest BELType="FF">ipbus/udp_if/clock_crossing_if/we_buf_0</twDest><twDel>11.111</twDel><twSUTime>0.063</twSUTime><twTotPathDel>11.174</twTotPathDel><twClkSkew dest = "2.115" src = "2.285">0.170</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.311</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/slave4/ack</twSrc><twDest BELType='FF'>ipbus/udp_if/clock_crossing_if/we_buf_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X34Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X34Y50.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>slaves/slave4/ipbus_in_ipb_strobe_ipbus_in_ipb_write_AND_366_o</twComp><twBEL>slaves/slave4/ack</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y50.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.023</twDelInfo><twComp>slaves/ipbr[4]_ipb_ack</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y50.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>slaves/fabric/N01</twComp><twBEL>slaves/fabric/ored_ack&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y57.C3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.757</twDelInfo><twComp>ipb_master_in_ipb_ack</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/tx_we</twComp><twBEL>ipbus/trans/sm/tx_we1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y57.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>ipbus/trans/sm/tx_we1</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y57.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/tx_we</twComp><twBEL>ipbus/trans/sm/tx_we2</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y58.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.274</twDelInfo><twComp>ipbus/trans/tx_we</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y58.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans_out_we</twComp><twBEL>ipbus/trans/iface/trans_out_we1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y84.AX</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">5.050</twDelInfo><twComp>ipbus/trans_out_we</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y84.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/we_buf&lt;0&gt;</twComp><twBEL>ipbus/udp_if/clock_crossing_if/we_buf_0</twBEL></twPathDel><twLogDel>1.587</twLogDel><twRouteDel>9.587</twRouteDel><twTotDel>11.174</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>14.2</twPctLog><twPctRoute>85.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="39"><twUnconstPath anchorID="40" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.604</twTotDel><twSrc BELType="FF">slaves/RAM1/ack</twSrc><twDest BELType="FF">ipbus/udp_if/clock_crossing_if/we_buf_0</twDest><twDel>11.059</twDel><twSUTime>0.063</twSUTime><twTotPathDel>11.122</twTotPathDel><twClkSkew dest = "2.115" src = "2.286">0.171</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.311</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/RAM1/ack</twSrc><twDest BELType='FF'>ipbus/udp_if/clock_crossing_if/we_buf_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X32Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X32Y50.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>slaves/ipbr[5]_ipb_ack</twComp><twBEL>slaves/RAM1/ack</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y50.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.051</twDelInfo><twComp>slaves/ipbr[5]_ipb_ack</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y50.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>slaves/fabric/N01</twComp><twBEL>slaves/fabric/ored_ack&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y57.C3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.757</twDelInfo><twComp>ipb_master_in_ipb_ack</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/tx_we</twComp><twBEL>ipbus/trans/sm/tx_we1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y57.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>ipbus/trans/sm/tx_we1</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y57.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/tx_we</twComp><twBEL>ipbus/trans/sm/tx_we2</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y58.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.274</twDelInfo><twComp>ipbus/trans/tx_we</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y58.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans_out_we</twComp><twBEL>ipbus/trans/iface/trans_out_we1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y84.AX</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">5.050</twDelInfo><twComp>ipbus/trans_out_we</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y84.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/we_buf&lt;0&gt;</twComp><twBEL>ipbus/udp_if/clock_crossing_if/we_buf_0</twBEL></twPathDel><twLogDel>1.507</twLogDel><twRouteDel>9.615</twRouteDel><twTotDel>11.122</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>13.5</twPctLog><twPctRoute>86.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="41"><twUnconstPath anchorID="42" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.568</twTotDel><twSrc BELType="FF">slaves/RAM2/ack</twSrc><twDest BELType="FF">ipbus/udp_if/clock_crossing_if/we_buf_0</twDest><twDel>11.023</twDel><twSUTime>0.063</twSUTime><twTotPathDel>11.086</twTotPathDel><twClkSkew dest = "2.115" src = "2.286">0.171</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.311</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/RAM2/ack</twSrc><twDest BELType='FF'>ipbus/udp_if/clock_crossing_if/we_buf_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X33Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X33Y50.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>slaves/ipbr[6]_ipb_ack</twComp><twBEL>slaves/RAM2/ack</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y50.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.032</twDelInfo><twComp>slaves/ipbr[6]_ipb_ack</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y50.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>slaves/fabric/N01</twComp><twBEL>slaves/fabric/ored_ack&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y57.C3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.757</twDelInfo><twComp>ipb_master_in_ipb_ack</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/tx_we</twComp><twBEL>ipbus/trans/sm/tx_we1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y57.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>ipbus/trans/sm/tx_we1</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y57.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/tx_we</twComp><twBEL>ipbus/trans/sm/tx_we2</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y58.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.274</twDelInfo><twComp>ipbus/trans/tx_we</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y58.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans_out_we</twComp><twBEL>ipbus/trans/iface/trans_out_we1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y84.AX</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">5.050</twDelInfo><twComp>ipbus/trans_out_we</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y84.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/we_buf&lt;0&gt;</twComp><twBEL>ipbus/udp_if/clock_crossing_if/we_buf_0</twBEL></twPathDel><twLogDel>1.490</twLogDel><twRouteDel>9.596</twRouteDel><twTotDel>11.086</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>13.4</twPctLog><twPctRoute>86.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/stretch_rx/d_sync (SLICE_X51Y52.AX), 8 paths
</twPathRptBanner><twPathRpt anchorID="43"><twUnconstPath anchorID="44" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.551</twTotDel><twSrc BELType="FF">ipbus/trans/iface/state_FSM_FFd3_BRB1</twSrc><twDest BELType="FF">ipbus/stretch_rx/d_sync</twDest><twDel>4.016</twDel><twSUTime>0.063</twSUTime><twTotPathDel>4.079</twTotPathDel><twClkSkew dest = "2.117" src = "2.278">0.161</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.311</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ipbus/trans/iface/state_FSM_FFd3_BRB1</twSrc><twDest BELType='FF'>ipbus/stretch_rx/d_sync</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X45Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X45Y53.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd3_BRB1</twComp><twBEL>ipbus/trans/iface/state_FSM_FFd3_BRB1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y51.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd3_BRB1</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y51.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd3_BRB5</twComp><twBEL>ipbus/trans/iface/state_FSM_FFd3-In3</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y58.B5</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">1.286</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y58.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans_out_we</twComp><twBEL>ipbus/trans/iface/pkt_rx1</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y52.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.062</twDelInfo><twComp>ipbus/pkt_rx</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y52.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>ipbus/stretch_rx/d_sync</twComp><twBEL>ipbus/stretch_rx/d_sync</twBEL></twPathDel><twLogDel>0.972</twLogDel><twRouteDel>3.107</twRouteDel><twTotDel>4.079</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>23.8</twPctLog><twPctRoute>76.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="45"><twUnconstPath anchorID="46" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.402</twTotDel><twSrc BELType="FF">ipbus/trans/iface/state_FSM_FFd3_BRB2</twSrc><twDest BELType="FF">ipbus/stretch_rx/d_sync</twDest><twDel>3.862</twDel><twSUTime>0.063</twSUTime><twTotPathDel>3.925</twTotPathDel><twClkSkew dest = "2.117" src = "2.283">0.166</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.311</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ipbus/trans/iface/state_FSM_FFd3_BRB2</twSrc><twDest BELType='FF'>ipbus/stretch_rx/d_sync</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X42Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X42Y51.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd3_BRB3</twComp><twBEL>ipbus/trans/iface/state_FSM_FFd3_BRB2</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y51.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd3_BRB2</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y51.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd3_BRB5</twComp><twBEL>ipbus/trans/iface/state_FSM_FFd3-In3</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y58.B5</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">1.286</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y58.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans_out_we</twComp><twBEL>ipbus/trans/iface/pkt_rx1</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y52.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.062</twDelInfo><twComp>ipbus/pkt_rx</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y52.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>ipbus/stretch_rx/d_sync</twComp><twBEL>ipbus/stretch_rx/d_sync</twBEL></twPathDel><twLogDel>1.036</twLogDel><twRouteDel>2.889</twRouteDel><twTotDel>3.925</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="47"><twUnconstPath anchorID="48" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.299</twTotDel><twSrc BELType="FF">ipbus/trans/iface/state_FSM_FFd3_BRB3</twSrc><twDest BELType="FF">ipbus/stretch_rx/d_sync</twDest><twDel>3.759</twDel><twSUTime>0.063</twSUTime><twTotPathDel>3.822</twTotPathDel><twClkSkew dest = "2.117" src = "2.283">0.166</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.311</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ipbus/trans/iface/state_FSM_FFd3_BRB3</twSrc><twDest BELType='FF'>ipbus/stretch_rx/d_sync</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X42Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X42Y51.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd3_BRB3</twComp><twBEL>ipbus/trans/iface/state_FSM_FFd3_BRB3</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y51.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.485</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd3_BRB3</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y51.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd3_BRB5</twComp><twBEL>ipbus/trans/iface/state_FSM_FFd3-In3</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y58.B5</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">1.286</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y58.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans_out_we</twComp><twBEL>ipbus/trans/iface/pkt_rx1</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y52.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.062</twDelInfo><twComp>ipbus/pkt_rx</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y52.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>ipbus/stretch_rx/d_sync</twComp><twBEL>ipbus/stretch_rx/d_sync</twBEL></twPathDel><twLogDel>0.989</twLogDel><twRouteDel>2.833</twRouteDel><twTotDel>3.822</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>25.9</twPctLog><twPctRoute>74.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="12" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/stretch_tx/d_sync (SLICE_X48Y39.AX), 12 paths
</twPathRptBanner><twPathRpt anchorID="49"><twUnconstPath anchorID="50" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.285</twTotDel><twSrc BELType="FF">ipbus/trans/iface/state_FSM_FFd1_BRB0</twSrc><twDest BELType="FF">ipbus/stretch_tx/d_sync</twDest><twDel>3.688</twDel><twSUTime>0.086</twSUTime><twTotPathDel>3.774</twTotPathDel><twClkSkew dest = "2.085" src = "2.285">0.200</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.311</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ipbus/trans/iface/state_FSM_FFd1_BRB0</twSrc><twDest BELType='FF'>ipbus/stretch_tx/d_sync</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X42Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X42Y62.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd1_BRB0</twComp><twBEL>ipbus/trans/iface/state_FSM_FFd1_BRB0</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y51.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.137</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd1_BRB0</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y51.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd3_BRB3</twComp><twBEL>ipbus/trans/iface/state_FSM_FFd1-In8</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y51.D5</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">0.225</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y51.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd3_BRB3</twComp><twBEL>ipbus/trans/iface/state_trans_out_pkt_done1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y39.AX</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.508</twDelInfo><twComp>ipbus/pkt_tx</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y39.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>ipbus/stretch_tx/d_sync</twComp><twBEL>ipbus/stretch_tx/d_sync</twBEL></twPathDel><twLogDel>0.904</twLogDel><twRouteDel>2.870</twRouteDel><twTotDel>3.774</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>24.0</twPctLog><twPctRoute>76.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="51"><twUnconstPath anchorID="52" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.163</twTotDel><twSrc BELType="FF">ipbus/trans/iface/state_FSM_FFd3_BRB1</twSrc><twDest BELType="FF">ipbus/stretch_tx/d_sync</twDest><twDel>3.573</twDel><twSUTime>0.086</twSUTime><twTotPathDel>3.659</twTotPathDel><twClkSkew dest = "2.085" src = "2.278">0.193</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.311</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ipbus/trans/iface/state_FSM_FFd3_BRB1</twSrc><twDest BELType='FF'>ipbus/stretch_tx/d_sync</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X45Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X45Y53.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd3_BRB1</twComp><twBEL>ipbus/trans/iface/state_FSM_FFd3_BRB1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y51.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd3_BRB1</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y51.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd3_BRB5</twComp><twBEL>ipbus/trans/iface/state_FSM_FFd3-In3</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y51.D4</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y51.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd3_BRB3</twComp><twBEL>ipbus/trans/iface/state_trans_out_pkt_done1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y39.AX</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.508</twDelInfo><twComp>ipbus/pkt_tx</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y39.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>ipbus/stretch_tx/d_sync</twComp><twBEL>ipbus/stretch_tx/d_sync</twBEL></twPathDel><twLogDel>0.941</twLogDel><twRouteDel>2.718</twRouteDel><twTotDel>3.659</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>25.7</twPctLog><twPctRoute>74.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="53"><twUnconstPath anchorID="54" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.014</twTotDel><twSrc BELType="FF">ipbus/trans/iface/state_FSM_FFd3_BRB2</twSrc><twDest BELType="FF">ipbus/stretch_tx/d_sync</twDest><twDel>3.419</twDel><twSUTime>0.086</twSUTime><twTotPathDel>3.505</twTotPathDel><twClkSkew dest = "2.085" src = "2.283">0.198</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.311</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ipbus/trans/iface/state_FSM_FFd3_BRB2</twSrc><twDest BELType='FF'>ipbus/stretch_tx/d_sync</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X42Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X42Y51.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd3_BRB3</twComp><twBEL>ipbus/trans/iface/state_FSM_FFd3_BRB2</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y51.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd3_BRB2</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y51.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd3_BRB5</twComp><twBEL>ipbus/trans/iface/state_FSM_FFd3-In3</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y51.D4</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y51.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd3_BRB3</twComp><twBEL>ipbus/trans/iface/state_trans_out_pkt_done1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y39.AX</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.508</twDelInfo><twComp>ipbus/pkt_tx</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y39.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>ipbus/stretch_tx/d_sync</twComp><twBEL>ipbus/stretch_tx/d_sync</twBEL></twPathDel><twLogDel>1.005</twLogDel><twRouteDel>2.500</twRouteDel><twTotDel>3.505</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>28.7</twPctLog><twPctRoute>71.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_tig_ipb_125_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_0 (SLICE_X12Y68.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="55"><twUnconstPath anchorID="56" twDataPathType="twDataPathMinDelay" ><twTotDel>0.118</twTotDel><twSrc BELType="FF">ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_2</twSrc><twDest BELType="FF">ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_0</twDest><twDel>0.442</twDel><twSUTime>-0.048</twSUTime><twTotPathDel>0.490</twTotPathDel><twClkSkew dest = "1.164" src = "1.103">-0.061</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.311</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_2</twSrc><twDest BELType='FF'>ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X10Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X10Y68.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/pkt_done_r_tff&lt;2&gt;</twComp><twBEL>ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y68.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.208</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/pkt_done_r_tff&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y68.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.048</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/pkt_done_read_buf&lt;2&gt;</twComp><twBEL>ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_0</twBEL></twPathDel><twLogDel>0.282</twLogDel><twRouteDel>0.208</twRouteDel><twTotDel>0.490</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk125</twDestClk><twPctLog>57.6</twPctLog><twPctRoute>42.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/clock_crossing_if/rarp_buf_0 (SLICE_X44Y64.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="57"><twUnconstPath anchorID="58" twDataPathType="twDataPathMinDelay" ><twTotDel>0.160</twTotDel><twSrc BELType="FF">ipbus/trans/cfg/vec_out_81</twSrc><twDest BELType="FF">ipbus/udp_if/clock_crossing_if/rarp_buf_0</twDest><twDel>0.492</twDel><twSUTime>-0.041</twSUTime><twTotPathDel>0.533</twTotPathDel><twClkSkew dest = "1.149" src = "1.087">-0.062</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.311</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ipbus/trans/cfg/vec_out_81</twSrc><twDest BELType='FF'>ipbus/udp_if/clock_crossing_if/rarp_buf_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X44Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X44Y63.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>ipbus/cfg&lt;81&gt;</twComp><twBEL>ipbus/trans/cfg/vec_out_81</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y64.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.258</twDelInfo><twComp>ipbus/cfg&lt;81&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X44Y64.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.041</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/rarp_buf&lt;0&gt;</twComp><twBEL>ipbus/udp_if/clock_crossing_if/rarp_buf_0</twBEL></twPathDel><twLogDel>0.275</twLogDel><twRouteDel>0.258</twRouteDel><twTotDel>0.533</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk125</twDestClk><twPctLog>51.6</twPctLog><twPctRoute>48.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_0 (SLICE_X1Y64.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="59"><twUnconstPath anchorID="60" twDataPathType="twDataPathMinDelay" ><twTotDel>0.591</twTotDel><twSrc BELType="FF">ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_2</twSrc><twDest BELType="FF">ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_0</twDest><twDel>0.906</twDel><twSUTime>-0.059</twSUTime><twTotPathDel>0.965</twTotPathDel><twClkSkew dest = "1.171" src = "1.108">-0.063</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.311</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_2</twSrc><twDest BELType='FF'>ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X10Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X10Y64.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/pkt_done_w_tff&lt;2&gt;</twComp><twBEL>ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y64.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/pkt_done_w_tff&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X1Y64.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/pkt_done_write_buf&lt;2&gt;</twComp><twBEL>ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_0</twBEL></twPathDel><twLogDel>0.293</twLogDel><twRouteDel>0.672</twRouteDel><twTotDel>0.965</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk125</twDestClk><twPctLog>30.4</twPctLog><twPctRoute>69.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="61" twConstType="PATHBLOCK" ><twConstHead uID="6"><twConstName UCFConstName="NET &quot;clocks/rst&quot; TIG;" ScopeName="">PATH &quot;TS_tig_125_ipb_path&quot; TIG;</twConstName><twItemCnt>43</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>43</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram3 (RAMB16_X1Y38.DIA0), 1 path
</twPathRptBanner><twPathRpt anchorID="62"><twUnconstPath anchorID="63" twDataPathType="twDataPathMaxDelay" ><twTotDel>8.295</twTotDel><twSrc BELType="FF">ipbus/udp_if/IPADDR/My_IP_addr_4</twSrc><twDest BELType="RAM">ipbus/udp_if/ipbus_tx_ram/Mram_ram3</twDest><twDel>7.551</twDel><twSUTime>0.300</twSUTime><twTotPathDel>7.851</twTotPathDel><twClkSkew dest = "2.142" src = "2.275">0.133</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.311</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ipbus/udp_if/IPADDR/My_IP_addr_4</twSrc><twDest BELType='RAM'>ipbus/udp_if/ipbus_tx_ram/Mram_ram3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X46Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="24.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X46Y70.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>ipbus/my_ip_addr_udp&lt;7&gt;</twComp><twBEL>ipbus/udp_if/IPADDR/My_IP_addr_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y70.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.343</twDelInfo><twComp>ipbus/my_ip_addr_udp&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y70.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>ipbus/trans/cfg_dout&lt;20&gt;</twComp><twBEL>ipbus/trans/cfg/dout&lt;4&gt;&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y60.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.330</twDelInfo><twComp>ipbus/trans/cfg_dout&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y60.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/sm/rmw_result_12_BRB5</twComp><twBEL>ipbus/trans/sm/mux101161</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y53.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.274</twDelInfo><twComp>ipbus/trans/tx_data&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y53.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/iface/blen&lt;5&gt;</twComp><twBEL>ipbus/trans/iface/Mmux_trans_out_wdata271</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y38.DIA0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.365</twDelInfo><twComp>ipbus/trans_out_wdata&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y38.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>ipbus/udp_if/ipbus_tx_ram/Mram_ram3</twComp><twBEL>ipbus/udp_if/ipbus_tx_ram/Mram_ram3</twBEL></twPathDel><twLogDel>1.539</twLogDel><twRouteDel>6.312</twRouteDel><twTotDel>7.851</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>19.6</twPctLog><twPctRoute>80.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram6 (RAMB16_X2Y50.DIA1), 1 path
</twPathRptBanner><twPathRpt anchorID="64"><twUnconstPath anchorID="65" twDataPathType="twDataPathMaxDelay" ><twTotDel>8.157</twTotDel><twSrc BELType="FF">ipbus/udp_if/IPADDR/My_IP_addr_11</twSrc><twDest BELType="RAM">ipbus/udp_if/ipbus_tx_ram/Mram_ram6</twDest><twDel>7.364</twDel><twSUTime>0.300</twSUTime><twTotPathDel>7.664</twTotPathDel><twClkSkew dest = "2.093" src = "2.275">0.182</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.311</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ipbus/udp_if/IPADDR/My_IP_addr_11</twSrc><twDest BELType='RAM'>ipbus/udp_if/ipbus_tx_ram/Mram_ram6</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X44Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="24.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X44Y70.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>ipbus/my_ip_addr_udp&lt;11&gt;</twComp><twBEL>ipbus/udp_if/IPADDR/My_IP_addr_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y63.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.938</twDelInfo><twComp>ipbus/my_ip_addr_udp&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y63.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>ipbus/cfg&lt;81&gt;</twComp><twBEL>ipbus/trans/cfg/dout&lt;11&gt;&lt;11&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y58.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.034</twDelInfo><twComp>ipbus/trans/cfg_dout&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y58.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/tx_data&lt;11&gt;</twComp><twBEL>ipbus/trans/sm/mux1011</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y56.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.506</twDelInfo><twComp>ipbus/trans/tx_data&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y56.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/iface/blen&lt;11&gt;</twComp><twBEL>ipbus/trans/iface/Mmux_trans_out_wdata31</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y50.DIA1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.718</twDelInfo><twComp>ipbus/trans_out_wdata&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X2Y50.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>ipbus/udp_if/ipbus_tx_ram/Mram_ram6</twComp><twBEL>ipbus/udp_if/ipbus_tx_ram/Mram_ram6</twBEL></twPathDel><twLogDel>1.468</twLogDel><twRouteDel>6.196</twRouteDel><twTotDel>7.664</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>19.2</twPctLog><twPctRoute>80.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram3 (RAMB16_X1Y38.DIA1), 1 path
</twPathRptBanner><twPathRpt anchorID="66"><twUnconstPath anchorID="67" twDataPathType="twDataPathMaxDelay" ><twTotDel>7.989</twTotDel><twSrc BELType="FF">ipbus/udp_if/IPADDR/My_IP_addr_5</twSrc><twDest BELType="RAM">ipbus/udp_if/ipbus_tx_ram/Mram_ram3</twDest><twDel>7.245</twDel><twSUTime>0.300</twSUTime><twTotPathDel>7.545</twTotPathDel><twClkSkew dest = "2.142" src = "2.275">0.133</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.311</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ipbus/udp_if/IPADDR/My_IP_addr_5</twSrc><twDest BELType='RAM'>ipbus/udp_if/ipbus_tx_ram/Mram_ram3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X46Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="24.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X46Y70.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>ipbus/my_ip_addr_udp&lt;7&gt;</twComp><twBEL>ipbus/udp_if/IPADDR/My_IP_addr_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y70.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.023</twDelInfo><twComp>ipbus/my_ip_addr_udp&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y70.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>ipbus/trans/cfg_dout&lt;30&gt;</twComp><twBEL>ipbus/trans/cfg/dout&lt;5&gt;&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y63.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.287</twDelInfo><twComp>ipbus/trans/cfg_dout&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y63.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/tx_data&lt;5&gt;</twComp><twBEL>ipbus/trans/sm/mux101171</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y53.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.946</twDelInfo><twComp>ipbus/trans/tx_data&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y53.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/iface/blen&lt;5&gt;</twComp><twBEL>ipbus/trans/iface/Mmux_trans_out_wdata281</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y38.DIA1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.802</twDelInfo><twComp>ipbus/trans_out_wdata&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y38.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>ipbus/udp_if/ipbus_tx_ram/Mram_ram3</twComp><twBEL>ipbus/udp_if/ipbus_tx_ram/Mram_ram3</twBEL></twPathDel><twLogDel>1.487</twLogDel><twRouteDel>6.058</twRouteDel><twTotDel>7.545</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>19.7</twPctLog><twPctRoute>80.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_tig_125_ipb_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_3 (SLICE_X29Y47.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="68"><twUnconstPath anchorID="69" twDataPathType="twDataPathMinDelay" ><twTotDel>0.507</twTotDel><twSrc BELType="FF">ipbus/udp_if/rx_ram_selector/send_block.send_i_3</twSrc><twDest BELType="FF">ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_3</twDest><twDel>0.821</twDel><twSUTime>-0.059</twSUTime><twTotPathDel>0.880</twTotPathDel><twClkSkew dest = "1.145" src = "1.083">-0.062</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.311</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ipbus/udp_if/rx_ram_selector/send_block.send_i_3</twSrc><twDest BELType='FF'>ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X15Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="32.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X15Y47.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>ipbus/udp_if/rx_read_buffer_125&lt;3&gt;</twComp><twBEL>ipbus/udp_if/rx_ram_selector/send_block.send_i_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y47.DX</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.623</twDelInfo><twComp>ipbus/udp_if/rx_read_buffer_125&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X29Y47.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/rx_read_buf_buf&lt;3&gt;</twComp><twBEL>ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_3</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.623</twRouteDel><twTotDel>0.880</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>29.2</twPctLog><twPctRoute>70.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_1 (SLICE_X29Y47.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="70"><twUnconstPath anchorID="71" twDataPathType="twDataPathMinDelay" ><twTotDel>0.660</twTotDel><twSrc BELType="FF">ipbus/udp_if/rx_ram_selector/send_block.send_i_1</twSrc><twDest BELType="FF">ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_1</twDest><twDel>0.974</twDel><twSUTime>-0.059</twSUTime><twTotPathDel>1.033</twTotPathDel><twClkSkew dest = "1.145" src = "1.083">-0.062</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.311</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ipbus/udp_if/rx_ram_selector/send_block.send_i_1</twSrc><twDest BELType='FF'>ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X15Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="32.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X15Y47.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>ipbus/udp_if/rx_read_buffer_125&lt;3&gt;</twComp><twBEL>ipbus/udp_if/rx_ram_selector/send_block.send_i_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y47.BX</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>ipbus/udp_if/rx_read_buffer_125&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X29Y47.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/rx_read_buf_buf&lt;3&gt;</twComp><twBEL>ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_1</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.776</twRouteDel><twTotDel>1.033</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>24.9</twPctLog><twPctRoute>75.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_2 (SLICE_X29Y47.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="72"><twUnconstPath anchorID="73" twDataPathType="twDataPathMinDelay" ><twTotDel>0.671</twTotDel><twSrc BELType="FF">ipbus/udp_if/rx_ram_selector/send_block.send_i_2</twSrc><twDest BELType="FF">ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_2</twDest><twDel>0.985</twDel><twSUTime>-0.059</twSUTime><twTotPathDel>1.044</twTotPathDel><twClkSkew dest = "1.145" src = "1.083">-0.062</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.311</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ipbus/udp_if/rx_ram_selector/send_block.send_i_2</twSrc><twDest BELType='FF'>ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X15Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="32.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X15Y47.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>ipbus/udp_if/rx_read_buffer_125&lt;3&gt;</twComp><twBEL>ipbus/udp_if/rx_ram_selector/send_block.send_i_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y47.CX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.741</twDelInfo><twComp>ipbus/udp_if/rx_read_buffer_125&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X29Y47.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/rx_read_buf_buf&lt;3&gt;</twComp><twBEL>ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_2</twBEL></twPathDel><twLogDel>0.303</twLogDel><twRouteDel>0.741</twRouteDel><twTotDel>1.044</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>29.0</twPctLog><twPctRoute>71.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="74" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="TIMESPEC TS_GMII_RX_CLK = PERIOD &quot;gmii_rx_clk&quot; 125 MHz;" ScopeName="">TS_GMII_RX_CLK = PERIOD TIMEGRP &quot;gmii_rx_clk&quot; 125 MHz HIGH 50%;</twConstName><twItemCnt>1797</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1137</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.822</twMinPer></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_9 (SLICE_X4Y124.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.178</twSlack><twSrc BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG</twSrc><twDest BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_9</twDest><twTotPathDel>6.787</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG</twSrc><twDest BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X31Y117.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">eth/rx_clk</twSrcClk><twPathDel><twSite>SLICE_X31Y117.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y121.B3</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">4.981</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y121.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/VLAN_MATCH&lt;1&gt;</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y124.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.701</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y124.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER&lt;11&gt;</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_9</twBEL></twPathDel><twLogDel>1.105</twLogDel><twRouteDel>5.682</twRouteDel><twTotDel>6.787</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">eth/rx_clk</twDestClk><twPctLog>16.3</twPctLog><twPctRoute>83.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="77"><twConstPath anchorID="78" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.227</twSlack><twSrc BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4</twSrc><twDest BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_9</twDest><twTotPathDel>6.724</twTotPathDel><twClkSkew dest = "0.240" src = "0.254">0.014</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4</twSrc><twDest BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X29Y115.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">eth/rx_clk</twSrcClk><twPathDel><twSite>SLICE_X29Y115.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y121.B4</twSite><twDelType>net</twDelType><twFanCnt>59</twFanCnt><twDelInfo twEdge="twRising">4.918</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y121.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/VLAN_MATCH&lt;1&gt;</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y124.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.701</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y124.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER&lt;11&gt;</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_9</twBEL></twPathDel><twLogDel>1.105</twLogDel><twRouteDel>5.619</twRouteDel><twTotDel>6.724</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">eth/rx_clk</twDestClk><twPctLog>16.4</twPctLog><twPctRoute>83.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="79"><twConstPath anchorID="80" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.258</twSlack><twSrc BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE</twSrc><twDest BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_9</twDest><twTotPathDel>5.707</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE</twSrc><twDest BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">eth/rx_clk</twSrcClk><twPathDel><twSite>SLICE_X28Y111.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y121.B1</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">3.884</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y121.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/VLAN_MATCH&lt;1&gt;</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y124.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.701</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y124.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER&lt;11&gt;</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_9</twBEL></twPathDel><twLogDel>1.122</twLogDel><twRouteDel>4.585</twRouteDel><twTotDel>5.707</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">eth/rx_clk</twDestClk><twPctLog>19.7</twPctLog><twPctRoute>80.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_8 (SLICE_X4Y124.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="81"><twConstPath anchorID="82" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.189</twSlack><twSrc BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG</twSrc><twDest BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_8</twDest><twTotPathDel>6.776</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG</twSrc><twDest BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X31Y117.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">eth/rx_clk</twSrcClk><twPathDel><twSite>SLICE_X31Y117.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y121.B3</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">4.981</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y121.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/VLAN_MATCH&lt;1&gt;</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y124.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.701</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y124.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER&lt;11&gt;</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_8</twBEL></twPathDel><twLogDel>1.094</twLogDel><twRouteDel>5.682</twRouteDel><twTotDel>6.776</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">eth/rx_clk</twDestClk><twPctLog>16.1</twPctLog><twPctRoute>83.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="83"><twConstPath anchorID="84" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.238</twSlack><twSrc BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4</twSrc><twDest BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_8</twDest><twTotPathDel>6.713</twTotPathDel><twClkSkew dest = "0.240" src = "0.254">0.014</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4</twSrc><twDest BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X29Y115.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">eth/rx_clk</twSrcClk><twPathDel><twSite>SLICE_X29Y115.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y121.B4</twSite><twDelType>net</twDelType><twFanCnt>59</twFanCnt><twDelInfo twEdge="twRising">4.918</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y121.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/VLAN_MATCH&lt;1&gt;</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y124.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.701</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y124.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER&lt;11&gt;</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_8</twBEL></twPathDel><twLogDel>1.094</twLogDel><twRouteDel>5.619</twRouteDel><twTotDel>6.713</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">eth/rx_clk</twDestClk><twPctLog>16.3</twPctLog><twPctRoute>83.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="85"><twConstPath anchorID="86" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.269</twSlack><twSrc BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE</twSrc><twDest BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_8</twDest><twTotPathDel>5.696</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE</twSrc><twDest BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">eth/rx_clk</twSrcClk><twPathDel><twSite>SLICE_X28Y111.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y121.B1</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">3.884</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y121.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/VLAN_MATCH&lt;1&gt;</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y124.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.701</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y124.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER&lt;11&gt;</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_8</twBEL></twPathDel><twLogDel>1.111</twLogDel><twRouteDel>4.585</twRouteDel><twTotDel>5.696</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">eth/rx_clk</twDestClk><twPctLog>19.5</twPctLog><twPctRoute>80.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_10 (SLICE_X4Y124.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="87"><twConstPath anchorID="88" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.212</twSlack><twSrc BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG</twSrc><twDest BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_10</twDest><twTotPathDel>6.753</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG</twSrc><twDest BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_10</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X31Y117.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">eth/rx_clk</twSrcClk><twPathDel><twSite>SLICE_X31Y117.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y121.B3</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">4.981</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y121.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/VLAN_MATCH&lt;1&gt;</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y124.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.701</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y124.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER&lt;11&gt;</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_10</twBEL></twPathDel><twLogDel>1.071</twLogDel><twRouteDel>5.682</twRouteDel><twTotDel>6.753</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">eth/rx_clk</twDestClk><twPctLog>15.9</twPctLog><twPctRoute>84.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="89"><twConstPath anchorID="90" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.261</twSlack><twSrc BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4</twSrc><twDest BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_10</twDest><twTotPathDel>6.690</twTotPathDel><twClkSkew dest = "0.240" src = "0.254">0.014</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4</twSrc><twDest BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_10</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X29Y115.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">eth/rx_clk</twSrcClk><twPathDel><twSite>SLICE_X29Y115.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y121.B4</twSite><twDelType>net</twDelType><twFanCnt>59</twFanCnt><twDelInfo twEdge="twRising">4.918</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y121.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/VLAN_MATCH&lt;1&gt;</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y124.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.701</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y124.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER&lt;11&gt;</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_10</twBEL></twPathDel><twLogDel>1.071</twLogDel><twRouteDel>5.619</twRouteDel><twTotDel>6.690</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">eth/rx_clk</twDestClk><twPctLog>16.0</twPctLog><twPctRoute>84.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="91"><twConstPath anchorID="92" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.292</twSlack><twSrc BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE</twSrc><twDest BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_10</twDest><twTotPathDel>5.673</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE</twSrc><twDest BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_10</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">eth/rx_clk</twSrcClk><twPathDel><twSite>SLICE_X28Y111.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y121.B1</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">3.884</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y121.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/VLAN_MATCH&lt;1&gt;</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y124.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.701</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y124.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER&lt;11&gt;</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_10</twBEL></twPathDel><twLogDel>1.088</twLogDel><twRouteDel>4.585</twRouteDel><twTotDel>5.673</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">eth/rx_clk</twDestClk><twPctLog>19.2</twPctLog><twPctRoute>80.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_GMII_RX_CLK = PERIOD TIMEGRP &quot;gmii_rx_clk&quot; 125 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/DEST_ADDRESS_FIELD (SLICE_X29Y114.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="93"><twConstPath anchorID="94" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.260</twSlack><twSrc BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4</twSrc><twDest BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/DEST_ADDRESS_FIELD</twDest><twTotPathDel>0.264</twTotPathDel><twClkSkew dest = "0.043" src = "0.039">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4</twSrc><twDest BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/DEST_ADDRESS_FIELD</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X29Y115.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">eth/rx_clk</twSrcClk><twPathDel><twSite>SLICE_X29Y115.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y114.SR</twSite><twDelType>net</twDelType><twFanCnt>59</twFanCnt><twDelInfo twEdge="twFalling">0.193</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X29Y114.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.127</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/DEST_ADDRESS_FIELD</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/DEST_ADDRESS_FIELD</twBEL></twPathDel><twLogDel>0.071</twLogDel><twRouteDel>0.193</twRouteDel><twTotDel>0.264</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">eth/rx_clk</twDestClk><twPctLog>26.9</twPctLog><twPctRoute>73.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA (SLICE_X22Y109.D4), 1 path
</twPathRptBanner><twPathRpt anchorID="95"><twConstPath anchorID="96" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.331</twSlack><twSrc BELType="FF">eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3</twSrc><twDest BELType="RAM">eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA</twDest><twTotPathDel>0.334</twTotPathDel><twClkSkew dest = "0.075" src = "0.072">-0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3</twSrc><twDest BELType='RAM'>eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X24Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">eth/rx_clk</twSrcClk><twPathDel><twSite>SLICE_X24Y109.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.238</twDelInfo><twComp>eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1&lt;3&gt;</twComp><twBEL>eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y109.D4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.224</twDelInfo><twComp>eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y109.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.128</twDelInfo><twComp>eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;5&gt;</twComp><twBEL>eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA</twBEL></twPathDel><twLogDel>0.110</twLogDel><twRouteDel>0.224</twRouteDel><twTotDel>0.334</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">eth/rx_clk</twDestClk><twPctLog>32.9</twPctLog><twPctRoute>67.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1 (SLICE_X22Y109.D4), 1 path
</twPathRptBanner><twPathRpt anchorID="97"><twConstPath anchorID="98" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.331</twSlack><twSrc BELType="FF">eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3</twSrc><twDest BELType="RAM">eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1</twDest><twTotPathDel>0.334</twTotPathDel><twClkSkew dest = "0.075" src = "0.072">-0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3</twSrc><twDest BELType='RAM'>eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X24Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">eth/rx_clk</twSrcClk><twPathDel><twSite>SLICE_X24Y109.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.238</twDelInfo><twComp>eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1&lt;3&gt;</twComp><twBEL>eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y109.D4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.224</twDelInfo><twComp>eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y109.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.128</twDelInfo><twComp>eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;5&gt;</twComp><twBEL>eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1</twBEL></twPathDel><twLogDel>0.110</twLogDel><twRouteDel>0.224</twRouteDel><twTotDel>0.334</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">eth/rx_clk</twDestClk><twPctLog>32.9</twPctLog><twPctRoute>67.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="99"><twPinLimitBanner>Component Switching Limit Checks: TS_GMII_RX_CLK = PERIOD TIMEGRP &quot;gmii_rx_clk&quot; 125 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="100" type="MINPERIOD" name="Tbcper_I" slack="6.270" period="8.000" constraintValue="8.000" deviceLimit="1.730" freqLimit="578.035" physResource="eth/bufg0/I0" logResource="eth/bufg0/I0" locationPin="BUFGMUX_X2Y3.I0" clockNet="gmii_rx_clk_IBUFG"/><twPinLimit anchorID="101" type="MINPERIOD" name="Tcp" slack="6.962" period="8.000" constraintValue="8.000" deviceLimit="1.038" freqLimit="963.391" physResource="eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;6&gt;/CLK" logResource="eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24/DP/CLK" locationPin="SLICE_X22Y108.CLK" clockNet="eth/rx_clk"/><twPinLimit anchorID="102" type="MINPERIOD" name="Tcp" slack="6.962" period="8.000" constraintValue="8.000" deviceLimit="1.038" freqLimit="963.391" physResource="eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;6&gt;/CLK" logResource="eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23/DP/CLK" locationPin="SLICE_X22Y108.CLK" clockNet="eth/rx_clk"/></twPinLimitRpt></twConst><twConst anchorID="103" twConstType="PATHDELAY" ><twConstHead uID="8"><twConstName UCFConstName="TIMESPEC TS_Hit1_to_SYSCLK = FROM &quot;GRPhit1&quot; TO &quot;GRPSYSCLK&quot; 1 ns DATAPATHONLY;" ScopeName="">TS_Hit1_to_SYSCLK = MAXDELAY FROM TIMEGRP &quot;GRPhit1&quot; TO TIMEGRP &quot;GRPSYSCLK&quot; 1         ns DATAPATHONLY;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="104" twConstType="PATHDELAY" ><twConstHead uID="9"><twConstName UCFConstName="TIMESPEC TS_Hit2_to_SYSCLK = FROM &quot;GRPhit2&quot; TO &quot;GRPSYSCLK&quot; 1 ns DATAPATHONLY;" ScopeName="">TS_Hit2_to_SYSCLK = MAXDELAY FROM TIMEGRP &quot;GRPhit2&quot; TO TIMEGRP &quot;GRPSYSCLK&quot; 1         ns DATAPATHONLY;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="105" twConstType="PATHDELAY" ><twConstHead uID="10"><twConstName UCFConstName="TIMESPEC TS_CLK_0_to_Hit1 = FROM &quot;GRPCLK_0&quot; TO &quot;GRPhit1&quot; 1 ns DATAPATHONLY;" ScopeName="">TS_CLK_0_to_Hit1 = MAXDELAY FROM TIMEGRP &quot;GRPCLK_0&quot; TO TIMEGRP &quot;GRPhit1&quot; 1 ns         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>2</twErrCntSetup><twErrCntEndPt>2</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>6</twEndPtCnt><twPathErrCnt>2</twPathErrCnt><twMaxDel>1.156</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2 (SLICE_X46Y53.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="106"><twConstPath anchorID="107" twDataPathType="twDataPathFromToDelay"><twSlack>-0.156</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2</twDest><twTotPathDel>1.156</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>1.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">slaves/TDCchannels/CLK_0</twSrcClk><twPathDel><twSite>SLICE_X47Y54.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0&lt;1&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y53.CX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.559</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y53.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2</twBEL></twPathDel><twLogDel>0.597</twLogDel><twRouteDel>0.559</twRouteDel><twTotDel>1.156</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.781">slaves/TDCchannels/dc1/TDCcore/hit</twDestClk><twPctLog>51.6</twPctLog><twPctRoute>48.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_1 (SLICE_X46Y53.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="108"><twConstPath anchorID="109" twDataPathType="twDataPathFromToDelay"><twSlack>-0.140</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_1</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_1</twDest><twTotPathDel>1.140</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>1.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_1</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y54.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="1.562">slaves/TDCchannels/CLK_0</twSrcClk><twPathDel><twSite>SLICE_X46Y54.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y53.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.519</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y53.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180&lt;1&gt;_rt</twBEL><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_1</twBEL></twPathDel><twLogDel>0.621</twLogDel><twRouteDel>0.519</twRouteDel><twTotDel>1.140</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">slaves/TDCchannels/dc1/TDCcore/hit</twDestClk><twPctLog>54.5</twPctLog><twPctRoute>45.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2 (SLICE_X46Y53.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="110"><twConstPath anchorID="111" twDataPathType="twDataPathFromToDelay"><twSlack>0.030</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2</twDest><twTotPathDel>0.970</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>1.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y54.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="1.562">slaves/TDCchannels/CLK_0</twSrcClk><twPathDel><twSite>SLICE_X46Y54.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y53.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y53.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180&lt;2&gt;_rt</twBEL><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2</twBEL></twPathDel><twLogDel>0.621</twLogDel><twRouteDel>0.349</twRouteDel><twTotDel>0.970</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">slaves/TDCchannels/dc1/TDCcore/hit</twDestClk><twPctLog>64.0</twPctLog><twPctRoute>36.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_CLK_0_to_Hit1 = MAXDELAY FROM TIMEGRP &quot;GRPCLK_0&quot; TO TIMEGRP &quot;GRPhit1&quot; 1 ns
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1 (SLICE_X46Y53.BX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="112"><twSlack>0.446</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.125">slaves/TDCchannels/CLK_0</twSrcClk><twPathDel><twSite>SLICE_X47Y54.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0&lt;1&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y53.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X46Y53.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.048</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1</twBEL></twPathDel><twLogDel>0.246</twLogDel><twRouteDel>0.200</twRouteDel><twTotDel>0.446</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.781">slaves/TDCchannels/dc1/TDCcore/hit</twDestClk><twPctLog>55.2</twPctLog><twPctRoute>44.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0 (SLICE_X46Y53.AX), 1 path
</twPathRptBanner><twRacePath anchorID="113"><twSlack>0.462</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.125">slaves/TDCchannels/CLK_0</twSrcClk><twPathDel><twSite>SLICE_X47Y54.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0&lt;1&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y53.AX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.216</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X46Y53.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.048</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0</twBEL></twPathDel><twLogDel>0.246</twLogDel><twRouteDel>0.216</twRouteDel><twTotDel>0.462</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.781">slaves/TDCchannels/dc1/TDCcore/hit</twDestClk><twPctLog>53.2</twPctLog><twPctRoute>46.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0 (SLICE_X46Y53.A5), 1 path
</twPathRptBanner><twRacePath anchorID="114"><twSlack>0.464</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y54.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="4.687">slaves/TDCchannels/CLK_0</twSrcClk><twPathDel><twSite>SLICE_X46Y54.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y53.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X46Y53.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180&lt;0&gt;_rt</twBEL><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0</twBEL></twPathDel><twLogDel>0.321</twLogDel><twRouteDel>0.143</twRouteDel><twTotDel>0.464</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">slaves/TDCchannels/dc1/TDCcore/hit</twDestClk><twPctLog>69.2</twPctLog><twPctRoute>30.8</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="115" twConstType="PATHDELAY" ><twConstHead uID="11"><twConstName UCFConstName="TIMESPEC TS_CLK_0_to_Hit2 = FROM &quot;GRPCLK_0&quot; TO &quot;GRPhit2&quot; 1 ns DATAPATHONLY;" ScopeName="">TS_CLK_0_to_Hit2 = MAXDELAY FROM TIMEGRP &quot;GRPCLK_0&quot; TO TIMEGRP &quot;GRPhit2&quot; 1 ns         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>6</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>0.930</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0 (SLICE_X46Y61.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="116"><twConstPath anchorID="117" twDataPathType="twDataPathFromToDelay"><twSlack>0.070</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_0</twSrc><twDest BELType="FF">slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0</twDest><twTotPathDel>0.930</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>1.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_0</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X46Y62.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="1.562">slaves/TDCchannels/CLK_0</twSrcClk><twPathDel><twSite>SLICE_X46Y62.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y61.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.386</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y61.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>0.386</twRouteDel><twTotDel>0.930</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">slaves/TDCchannels/dc2/TDCcore/hit</twDestClk><twPctLog>58.5</twPctLog><twPctRoute>41.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_1 (SLICE_X46Y61.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="118"><twConstPath anchorID="119" twDataPathType="twDataPathFromToDelay"><twSlack>0.077</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_1</twSrc><twDest BELType="FF">slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_1</twDest><twTotPathDel>0.923</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>1.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_1</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X46Y62.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="1.562">slaves/TDCchannels/CLK_0</twSrcClk><twPathDel><twSite>SLICE_X46Y62.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y61.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y61.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_1</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>0.379</twRouteDel><twTotDel>0.923</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">slaves/TDCchannels/dc2/TDCcore/hit</twDestClk><twPctLog>58.9</twPctLog><twPctRoute>41.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_2 (SLICE_X46Y61.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="120"><twConstPath anchorID="121" twDataPathType="twDataPathFromToDelay"><twSlack>0.081</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2</twSrc><twDest BELType="FF">slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_2</twDest><twTotPathDel>0.919</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>1.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X46Y62.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="1.562">slaves/TDCchannels/CLK_0</twSrcClk><twPathDel><twSite>SLICE_X46Y62.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y61.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y61.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_2</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>0.375</twRouteDel><twTotDel>0.919</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">slaves/TDCchannels/dc2/TDCcore/hit</twDestClk><twPctLog>59.2</twPctLog><twPctRoute>40.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_CLK_0_to_Hit2 = MAXDELAY FROM TIMEGRP &quot;GRPCLK_0&quot; TO TIMEGRP &quot;GRPhit2&quot; 1 ns
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_2 (SLICE_X46Y61.CX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="122"><twSlack>0.433</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2</twSrc><twDest BELType="FF">slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_2</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X46Y62.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="4.687">slaves/TDCchannels/CLK_0</twSrcClk><twPathDel><twSite>SLICE_X46Y62.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y61.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.185</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X46Y61.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.048</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_2</twBEL></twPathDel><twLogDel>0.248</twLogDel><twRouteDel>0.185</twRouteDel><twTotDel>0.433</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">slaves/TDCchannels/dc2/TDCcore/hit</twDestClk><twPctLog>57.3</twPctLog><twPctRoute>42.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_1 (SLICE_X46Y61.BX), 1 path
</twPathRptBanner><twRacePath anchorID="123"><twSlack>0.442</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_1</twSrc><twDest BELType="FF">slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_1</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_1</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X46Y62.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="4.687">slaves/TDCchannels/CLK_0</twSrcClk><twPathDel><twSite>SLICE_X46Y62.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y61.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X46Y61.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.048</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_1</twBEL></twPathDel><twLogDel>0.248</twLogDel><twRouteDel>0.194</twRouteDel><twTotDel>0.442</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">slaves/TDCchannels/dc2/TDCcore/hit</twDestClk><twPctLog>56.1</twPctLog><twPctRoute>43.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0 (SLICE_X46Y61.AX), 1 path
</twPathRptBanner><twRacePath anchorID="124"><twSlack>0.446</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_0</twSrc><twDest BELType="FF">slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_0</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X46Y62.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="4.687">slaves/TDCchannels/CLK_0</twSrcClk><twPathDel><twSite>SLICE_X46Y62.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y61.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X46Y61.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.048</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0</twBEL></twPathDel><twLogDel>0.248</twLogDel><twRouteDel>0.198</twRouteDel><twTotDel>0.446</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">slaves/TDCchannels/dc2/TDCcore/hit</twDestClk><twPctLog>55.6</twPctLog><twPctRoute>44.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="125" twConstType="PATHDELAY" ><twConstHead uID="12"><twConstName UCFConstName="TIMESPEC TS_hit1Divider = FROM &quot;GRPinputhit1&quot; TO &quot;GRPSYSCLK&quot; 4 ns DATAPATHONLY;" ScopeName="">TS_hit1Divider = MAXDELAY FROM TIMEGRP &quot;GRPinputhit1&quot; TO TIMEGRP &quot;GRPSYSCLK&quot; 4         ns DATAPATHONLY;</twConstName><twItemCnt>11</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>11</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.441</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_2 (SLICE_X48Y54.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="126"><twConstPath anchorID="127" twDataPathType="twDataPathFromToDelay"><twSlack>2.559</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_2</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_2</twDest><twTotPathDel>1.441</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_2</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="9.765">slaves/TDCchannels/dc1/TDCcore/hit</twSrcClk><twPathDel><twSite>SLICE_X47Y49.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_registers_L0&lt;3&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y54.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.964</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_registers_L0&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y54.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_registers_L1&lt;3&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_2</twBEL></twPathDel><twLogDel>0.477</twLogDel><twRouteDel>0.964</twRouteDel><twTotDel>1.441</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.416">slaves/SYSCLK</twDestClk><twPctLog>33.1</twPctLog><twPctRoute>66.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_3 (SLICE_X48Y54.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="128"><twConstPath anchorID="129" twDataPathType="twDataPathFromToDelay"><twSlack>2.607</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_3</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_3</twDest><twTotPathDel>1.393</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_3</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="9.375">slaves/TDCchannels/dc1/TDCcore/hit</twSrcClk><twPathDel><twSite>SLICE_X47Y49.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_registers_L0&lt;3&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y54.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.916</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_registers_L0&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y54.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_registers_L1&lt;3&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_3</twBEL></twPathDel><twLogDel>0.477</twLogDel><twRouteDel>0.916</twRouteDel><twTotDel>1.393</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.416">slaves/SYSCLK</twDestClk><twPctLog>34.2</twPctLog><twPctRoute>65.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_0 (SLICE_X48Y54.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="130"><twConstPath anchorID="131" twDataPathType="twDataPathFromToDelay"><twSlack>2.678</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_0</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_0</twDest><twTotPathDel>1.322</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_0</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.296">slaves/TDCchannels/dc1/TDCcore/hit</twSrcClk><twPathDel><twSite>SLICE_X47Y48.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_registers_L0&lt;1&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y54.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.845</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_registers_L0&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y54.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_registers_L1&lt;3&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_0</twBEL></twPathDel><twLogDel>0.477</twLogDel><twRouteDel>0.845</twRouteDel><twTotDel>1.322</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.208">slaves/SYSCLK</twDestClk><twPctLog>36.1</twPctLog><twPctRoute>63.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_hit1Divider = MAXDELAY FROM TIMEGRP &quot;GRPinputhit1&quot; TO TIMEGRP &quot;GRPSYSCLK&quot; 4
        ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_1 (SLICE_X48Y54.B5), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="132"><twSlack>0.523</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_1</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="13.281">slaves/TDCchannels/dc1/TDCcore/hit</twSrcClk><twPathDel><twSite>SLICE_X46Y53.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y54.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y54.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.131</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_registers_L1&lt;3&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0&lt;1&gt;_rt</twBEL><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_1</twBEL></twPathDel><twLogDel>0.331</twLogDel><twRouteDel>0.192</twRouteDel><twTotDel>0.523</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.416">slaves/SYSCLK</twDestClk><twPctLog>63.3</twPctLog><twPctRoute>36.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_2 (SLICE_X48Y54.C5), 1 path
</twPathRptBanner><twRacePath anchorID="133"><twSlack>0.523</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_2</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="13.281">slaves/TDCchannels/dc1/TDCcore/hit</twSrcClk><twPathDel><twSite>SLICE_X46Y53.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y54.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y54.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.131</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_registers_L1&lt;3&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0&lt;2&gt;_rt</twBEL><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_2</twBEL></twPathDel><twLogDel>0.331</twLogDel><twRouteDel>0.192</twRouteDel><twTotDel>0.523</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.416">slaves/SYSCLK</twDestClk><twPctLog>63.3</twPctLog><twPctRoute>36.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_0 (SLICE_X49Y54.AX), 1 path
</twPathRptBanner><twRacePath anchorID="134"><twSlack>0.596</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_0</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X46Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="13.281">slaves/TDCchannels/dc1/TDCcore/hit</twSrcClk><twPathDel><twSite>SLICE_X46Y53.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y54.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X49Y54.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_0</twBEL></twPathDel><twLogDel>0.297</twLogDel><twRouteDel>0.299</twRouteDel><twTotDel>0.596</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.416">slaves/SYSCLK</twDestClk><twPctLog>49.8</twPctLog><twPctRoute>50.2</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="135" twConstType="PATHDELAY" ><twConstHead uID="13"><twConstName UCFConstName="TIMESPEC TS_hit2Divider = FROM &quot;GRPinputhit2&quot; TO &quot;GRPSYSCLK&quot; 4 ns DATAPATHONLY;" ScopeName="">TS_hit2Divider = MAXDELAY FROM TIMEGRP &quot;GRPinputhit2&quot; TO TIMEGRP &quot;GRPSYSCLK&quot; 4         ns DATAPATHONLY;</twConstName><twItemCnt>11</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>11</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.491</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc2/TDCcore/hit_syn (SLICE_X37Y62.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="136"><twConstPath anchorID="137" twDataPathType="twDataPathFromToDelay"><twSlack>2.509</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc2/TDCcore/hit_syn0</twSrc><twDest BELType="FF">slaves/TDCchannels/dc2/TDCcore/hit_syn</twDest><twTotPathDel>1.491</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc2/TDCcore/hit_syn0</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc2/TDCcore/hit_syn</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X41Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">slaves/SYSCLK</twSrcClk><twPathDel><twSite>SLICE_X41Y71.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/hit_syn0</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/hit_syn0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y62.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.037</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/hit_syn0</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y62.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/hit_syn</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/hit_syn</twBEL></twPathDel><twLogDel>0.454</twLogDel><twRouteDel>1.037</twRouteDel><twTotDel>1.491</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.208">slaves/SYSCLK</twDestClk><twPctLog>30.4</twPctLog><twPctRoute>69.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_0 (SLICE_X48Y61.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="138"><twConstPath anchorID="139" twDataPathType="twDataPathFromToDelay"><twSlack>2.600</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_0</twSrc><twDest BELType="FF">slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_0</twDest><twTotPathDel>1.400</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_0</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.296">slaves/TDCchannels/dc2/TDCcore/hit</twSrcClk><twPathDel><twSite>SLICE_X47Y56.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/hit_registers_L0&lt;1&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y61.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.923</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/hit_registers_L0&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y61.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/hit_registers_L1&lt;3&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_0</twBEL></twPathDel><twLogDel>0.477</twLogDel><twRouteDel>0.923</twRouteDel><twTotDel>1.400</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.208">slaves/SYSCLK</twDestClk><twPctLog>34.1</twPctLog><twPctRoute>65.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_3 (SLICE_X48Y61.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="140"><twConstPath anchorID="141" twDataPathType="twDataPathFromToDelay"><twSlack>2.671</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_3</twSrc><twDest BELType="FF">slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_3</twDest><twTotPathDel>1.329</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_3</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="9.375">slaves/TDCchannels/dc2/TDCcore/hit</twSrcClk><twPathDel><twSite>SLICE_X47Y57.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/hit_registers_L0&lt;3&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y61.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.852</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/hit_registers_L0&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y61.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/hit_registers_L1&lt;3&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_3</twBEL></twPathDel><twLogDel>0.477</twLogDel><twRouteDel>0.852</twRouteDel><twTotDel>1.329</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.416">slaves/SYSCLK</twDestClk><twPctLog>35.9</twPctLog><twPctRoute>64.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_hit2Divider = MAXDELAY FROM TIMEGRP &quot;GRPinputhit2&quot; TO TIMEGRP &quot;GRPSYSCLK&quot; 4
        ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1_0 (SLICE_X48Y61.B5), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="142"><twSlack>0.495</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0</twSrc><twDest BELType="FF">slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1_0</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="13.281">slaves/TDCchannels/dc2/TDCcore/hit</twSrcClk><twPathDel><twSite>SLICE_X46Y61.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y61.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.164</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y61.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.131</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/hit_registers_L1&lt;3&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0&lt;0&gt;_rt</twBEL><twBEL>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1_0</twBEL></twPathDel><twLogDel>0.331</twLogDel><twRouteDel>0.164</twRouteDel><twTotDel>0.495</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.416">slaves/SYSCLK</twDestClk><twPctLog>66.9</twPctLog><twPctRoute>33.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1_1 (SLICE_X48Y61.C5), 1 path
</twPathRptBanner><twRacePath anchorID="143"><twSlack>0.495</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_1</twSrc><twDest BELType="FF">slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1_1</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_1</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="13.281">slaves/TDCchannels/dc2/TDCcore/hit</twSrcClk><twPathDel><twSite>SLICE_X46Y61.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y61.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.164</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y61.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.131</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/hit_registers_L1&lt;3&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0&lt;1&gt;_rt</twBEL><twBEL>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1_1</twBEL></twPathDel><twLogDel>0.331</twLogDel><twRouteDel>0.164</twRouteDel><twTotDel>0.495</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.416">slaves/SYSCLK</twDestClk><twPctLog>66.9</twPctLog><twPctRoute>33.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L1_0 (SLICE_X49Y62.AX), 1 path
</twPathRptBanner><twRacePath anchorID="144"><twSlack>0.525</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_0</twSrc><twDest BELType="FF">slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L1_0</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_0</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L1_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="13.281">slaves/TDCchannels/dc2/TDCcore/hit</twSrcClk><twPathDel><twSite>SLICE_X47Y62.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y62.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X49Y62.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L1&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L1_0</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.268</twRouteDel><twTotDel>0.525</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.416">slaves/SYSCLK</twDestClk><twPctLog>49.0</twPctLog><twPctRoute>51.0</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="145" twConstType="PATHDELAY" ><twConstHead uID="14"><twConstName UCFConstName="TIMESPEC TS_SYSCLK_to_IPBCLK = FROM &quot;GRPSYSCLK&quot; TO &quot;GRPIPBCLK&quot; 2 ns DATAPATHONLY;" ScopeName="">TS_SYSCLK_to_IPBCLK = MAXDELAY FROM TIMEGRP &quot;GRPSYSCLK&quot; TO TIMEGRP &quot;GRPIPBCLK&quot;         2 ns DATAPATHONLY;</twConstName><twItemCnt>66</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>66</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.995</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/slave2/ipbus_out_ipb_rdata_30 (SLICE_X19Y58.B4), 1 path
</twPathRptBanner><twPathRpt anchorID="146"><twConstPath anchorID="147" twDataPathType="twDataPathFromToDelay"><twSlack>0.005</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/hitCount_30</twSrc><twDest BELType="FF">slaves/slave2/ipbus_out_ipb_rdata_30</twDest><twTotPathDel>1.995</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/hitCount_30</twSrc><twDest BELType='FF'>slaves/slave2/ipbus_out_ipb_rdata_30</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="223.958">slaves/SYSCLK</twSrcClk><twPathDel><twSite>SLICE_X24Y65.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>slaves/hitcount1&lt;31&gt;</twComp><twBEL>slaves/TDCchannels/dc1/hitCount_30</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y58.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.360</twDelInfo><twComp>slaves/hitcount1&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y58.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>slaves/ipbr[2]_ipb_rdata&lt;6&gt;</twComp><twBEL>slaves/slave2/mux2311</twBEL><twBEL>slaves/slave2/ipbus_out_ipb_rdata_30</twBEL></twPathDel><twLogDel>0.635</twLogDel><twRouteDel>1.360</twRouteDel><twTotDel>1.995</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="224.000">ipb_clk</twDestClk><twPctLog>31.8</twPctLog><twPctRoute>68.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/slave4/ipbus_out_ipb_rdata_17 (SLICE_X29Y67.B2), 1 path
</twPathRptBanner><twPathRpt anchorID="148"><twConstPath anchorID="149" twDataPathType="twDataPathFromToDelay"><twSlack>0.047</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc2/hitCount_17</twSrc><twDest BELType="FF">slaves/slave4/ipbus_out_ipb_rdata_17</twDest><twTotPathDel>1.953</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc2/hitCount_17</twSrc><twDest BELType='FF'>slaves/slave4/ipbus_out_ipb_rdata_17</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="223.958">slaves/SYSCLK</twSrcClk><twPathDel><twSite>SLICE_X26Y63.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>slaves/hitcount2&lt;19&gt;</twComp><twBEL>slaves/TDCchannels/dc2/hitCount_17</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y67.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.184</twDelInfo><twComp>slaves/hitcount2&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y67.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>slaves/ipbr[4]_ipb_rdata&lt;22&gt;</twComp><twBEL>slaves/slave4/mux811</twBEL><twBEL>slaves/slave4/ipbus_out_ipb_rdata_17</twBEL></twPathDel><twLogDel>0.769</twLogDel><twRouteDel>1.184</twRouteDel><twTotDel>1.953</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="224.000">ipb_clk</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/slave2/ipbus_out_ipb_rdata_25 (SLICE_X19Y64.A2), 1 path
</twPathRptBanner><twPathRpt anchorID="150"><twConstPath anchorID="151" twDataPathType="twDataPathFromToDelay"><twSlack>0.058</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/hitCount_25</twSrc><twDest BELType="FF">slaves/slave2/ipbus_out_ipb_rdata_25</twDest><twTotPathDel>1.942</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/hitCount_25</twSrc><twDest BELType='FF'>slaves/slave2/ipbus_out_ipb_rdata_25</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="223.958">slaves/SYSCLK</twSrcClk><twPathDel><twSite>SLICE_X24Y64.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>slaves/hitcount1&lt;27&gt;</twComp><twBEL>slaves/TDCchannels/dc1/hitCount_25</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y64.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.307</twDelInfo><twComp>slaves/hitcount1&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y64.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>slaves/ipbr[2]_ipb_rdata&lt;26&gt;</twComp><twBEL>slaves/slave2/mux1711</twBEL><twBEL>slaves/slave2/ipbus_out_ipb_rdata_25</twBEL></twPathDel><twLogDel>0.635</twLogDel><twRouteDel>1.307</twRouteDel><twTotDel>1.942</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="224.000">ipb_clk</twDestClk><twPctLog>32.7</twPctLog><twPctRoute>67.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_SYSCLK_to_IPBCLK = MAXDELAY FROM TIMEGRP &quot;GRPSYSCLK&quot; TO TIMEGRP &quot;GRPIPBCLK&quot;
        2 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/slave2/ipbus_out_ipb_rdata_1 (SLICE_X23Y57.A5), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="152"><twSlack>0.584</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/hitCount_1</twSrc><twDest BELType="FF">slaves/slave2/ipbus_out_ipb_rdata_1</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/hitCount_1</twSrc><twDest BELType='FF'>slaves/slave2/ipbus_out_ipb_rdata_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="229.166">slaves/SYSCLK</twSrcClk><twPathDel><twSite>SLICE_X24Y58.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>slaves/hitcount1&lt;3&gt;</twComp><twBEL>slaves/TDCchannels/dc1/hitCount_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y57.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>slaves/hitcount1&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y57.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>slaves/ipbr[2]_ipb_rdata&lt;10&gt;</twComp><twBEL>slaves/slave2/mux11111</twBEL><twBEL>slaves/slave2/ipbus_out_ipb_rdata_1</twBEL></twPathDel><twLogDel>0.355</twLogDel><twRouteDel>0.229</twRouteDel><twTotDel>0.584</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="224.000">ipb_clk</twDestClk><twPctLog>60.8</twPctLog><twPctRoute>39.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/slave4/ipbus_out_ipb_rdata_5 (SLICE_X29Y59.C4), 1 path
</twPathRptBanner><twRacePath anchorID="153"><twSlack>0.626</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc2/hitCount_5</twSrc><twDest BELType="FF">slaves/slave4/ipbus_out_ipb_rdata_5</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc2/hitCount_5</twSrc><twDest BELType='FF'>slaves/slave4/ipbus_out_ipb_rdata_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="229.166">slaves/SYSCLK</twSrcClk><twPathDel><twSite>SLICE_X26Y60.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>slaves/hitcount2&lt;7&gt;</twComp><twBEL>slaves/TDCchannels/dc2/hitCount_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y59.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.237</twDelInfo><twComp>slaves/hitcount2&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X29Y59.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>slaves/ipbr[4]_ipb_rdata&lt;6&gt;</twComp><twBEL>slaves/slave4/mux2711</twBEL><twBEL>slaves/slave4/ipbus_out_ipb_rdata_5</twBEL></twPathDel><twLogDel>0.389</twLogDel><twRouteDel>0.237</twRouteDel><twTotDel>0.626</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="224.000">ipb_clk</twDestClk><twPctLog>62.1</twPctLog><twPctRoute>37.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/slave4/ipbus_out_ipb_rdata_6 (SLICE_X29Y59.D5), 1 path
</twPathRptBanner><twRacePath anchorID="154"><twSlack>0.656</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc2/hitCount_6</twSrc><twDest BELType="FF">slaves/slave4/ipbus_out_ipb_rdata_6</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc2/hitCount_6</twSrc><twDest BELType='FF'>slaves/slave4/ipbus_out_ipb_rdata_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="229.166">slaves/SYSCLK</twSrcClk><twPathDel><twSite>SLICE_X26Y60.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>slaves/hitcount2&lt;7&gt;</twComp><twBEL>slaves/TDCchannels/dc2/hitCount_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y59.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.207</twDelInfo><twComp>slaves/hitcount2&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X29Y59.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>slaves/ipbr[4]_ipb_rdata&lt;6&gt;</twComp><twBEL>slaves/slave4/mux2811</twBEL><twBEL>slaves/slave4/ipbus_out_ipb_rdata_6</twBEL></twPathDel><twLogDel>0.449</twLogDel><twRouteDel>0.207</twRouteDel><twTotDel>0.656</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="224.000">ipb_clk</twDestClk><twPctLog>68.4</twPctLog><twPctRoute>31.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="155" twConstType="PATHDELAY" ><twConstHead uID="15"><twConstName UCFConstName="TIMESPEC TS_IPBCLK_to_SYSCLK = FROM &quot;GRPIPBCLK&quot; TO &quot;GRPSYSCLK&quot; 2 ns DATAPATHONLY;" ScopeName="">TS_IPBCLK_to_SYSCLK = MAXDELAY FROM TIMEGRP &quot;GRPIPBCLK&quot; TO TIMEGRP &quot;GRPSYSCLK&quot;         2 ns DATAPATHONLY;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.551</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1 (SLICE_X29Y63.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="156"><twConstPath anchorID="157" twDataPathType="twDataPathFromToDelay"><twSlack>0.449</twSlack><twSrc BELType="FF">slaves/slave1/reg_0_0</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1</twDest><twTotPathDel>1.551</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/slave1/reg_0_0</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3776.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X20Y57.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>slaves/ctrl_reg_PChandshake1&lt;0&gt;</twComp><twBEL>slaves/slave1/reg_0_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y63.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.821</twDelInfo><twComp>slaves/ctrl_reg_PChandshake1&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y63.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd2</twComp><twBEL>slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1-In21</twBEL><twBEL>slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1</twBEL></twPathDel><twLogDel>0.730</twLogDel><twRouteDel>0.821</twRouteDel><twTotDel>1.551</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3776.041">slaves/SYSCLK</twDestClk><twPctLog>47.1</twPctLog><twPctRoute>52.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1 (SLICE_X24Y57.A1), 1 path
</twPathRptBanner><twPathRpt anchorID="158"><twConstPath anchorID="159" twDataPathType="twDataPathFromToDelay"><twSlack>0.631</twSlack><twSrc BELType="FF">slaves/slave3/reg_0_0</twSrc><twDest BELType="FF">slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1</twDest><twTotPathDel>1.369</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/slave3/reg_0_0</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3776.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X24Y56.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>slaves/ctrl_reg_PChandshake2&lt;0&gt;</twComp><twBEL>slaves/slave3/reg_0_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y57.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.620</twDelInfo><twComp>slaves/ctrl_reg_PChandshake2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y57.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd2</twComp><twBEL>slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1-In21</twBEL><twBEL>slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1</twBEL></twPathDel><twLogDel>0.749</twLogDel><twRouteDel>0.620</twRouteDel><twTotDel>1.369</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3776.041">slaves/SYSCLK</twDestClk><twPctLog>54.7</twPctLog><twPctRoute>45.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_IPBCLK_to_SYSCLK = MAXDELAY FROM TIMEGRP &quot;GRPIPBCLK&quot; TO TIMEGRP &quot;GRPSYSCLK&quot;
        2 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1 (SLICE_X24Y57.A1), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="160"><twSlack>0.744</twSlack><twSrc BELType="FF">slaves/slave3/reg_0_0</twSrc><twDest BELType="FF">slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/slave3/reg_0_0</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3776.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X24Y56.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>slaves/ctrl_reg_PChandshake2&lt;0&gt;</twComp><twBEL>slaves/slave3/reg_0_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y57.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>slaves/ctrl_reg_PChandshake2&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y57.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd2</twComp><twBEL>slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1-In21</twBEL><twBEL>slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.354</twRouteDel><twTotDel>0.744</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3770.833">slaves/SYSCLK</twDestClk><twPctLog>52.4</twPctLog><twPctRoute>47.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1 (SLICE_X29Y63.A6), 1 path
</twPathRptBanner><twRacePath anchorID="161"><twSlack>0.848</twSlack><twSrc BELType="FF">slaves/slave1/reg_0_0</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/slave1/reg_0_0</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3776.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X20Y57.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>slaves/ctrl_reg_PChandshake1&lt;0&gt;</twComp><twBEL>slaves/slave1/reg_0_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y63.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>slaves/ctrl_reg_PChandshake1&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X29Y63.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd2</twComp><twBEL>slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1-In21</twBEL><twBEL>slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1</twBEL></twPathDel><twLogDel>0.415</twLogDel><twRouteDel>0.433</twRouteDel><twTotDel>0.848</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3770.833">slaves/SYSCLK</twDestClk><twPctLog>48.9</twPctLog><twPctRoute>51.1</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="162" twConstType="PERIOD" ><twConstHead uID="16"><twConstName UCFConstName="TIMESPEC TS_sysclk = PERIOD &quot;tnm_sysclk&quot; 100 MHz;" ScopeName="">TS_clocks_clk_125_i = PERIOD TIMEGRP &quot;clocks_clk_125_i&quot; TS_sysclk * 1.25 HIGH         50%;</twConstName><twItemCnt>47475</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>15297</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.907</twMinPer></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/status/write_data.shift_buf_57 (SLICE_X9Y95.A3), 2 paths
</twPathRptBanner><twPathRpt anchorID="163"><twConstPath anchorID="164" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.093</twSlack><twSrc BELType="FF">eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i</twSrc><twDest BELType="FF">ipbus/udp_if/status/write_data.shift_buf_57</twDest><twTotPathDel>7.736</twTotPathDel><twClkSkew dest = "0.482" src = "0.502">0.020</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.151</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i</twSrc><twDest BELType='FF'>ipbus/udp_if/status/write_data.shift_buf_57</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X41Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X41Y73.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i</twComp><twBEL>eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y74.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y74.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb</twComp><twBEL>eth/fifo/U0/xst_fifo_generator/gaxis_fifo.axis_m_axis_tvalid1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y98.B4</twSite><twDelType>net</twDelType><twFanCnt>298</twFanCnt><twDelInfo twEdge="twRising">3.340</twDelInfo><twComp>mac_rx_valid</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y98.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>ipbus/udp_if/status_we</twComp><twBEL>ipbus/udp_if/status/mac_rx_valid_pkt_drop_status_AND_115_o_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y95.A3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.660</twDelInfo><twComp>ipbus/udp_if/status/mac_rx_valid_pkt_drop_status_AND_115_o_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y95.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>ipbus/udp_if/status/write_data.shift_buf&lt;58&gt;</twComp><twBEL>ipbus/udp_if/status/Mmux_write_data.shift_buf[127]_write_data.shift_buf[127]_mux_38_OUT81</twBEL><twBEL>ipbus/udp_if/status/write_data.shift_buf_57</twBEL></twPathDel><twLogDel>1.285</twLogDel><twRouteDel>6.451</twRouteDel><twTotDel>7.736</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>16.6</twPctLog><twPctRoute>83.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="165"><twConstPath anchorID="166" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.342</twSlack><twSrc BELType="FF">ipbus/udp_if/rx_packet_parser/status_request.pkt_drop</twSrc><twDest BELType="FF">ipbus/udp_if/status/write_data.shift_buf_57</twDest><twTotPathDel>6.467</twTotPathDel><twClkSkew dest = "0.482" src = "0.522">0.040</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.151</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ipbus/udp_if/rx_packet_parser/status_request.pkt_drop</twSrc><twDest BELType='FF'>ipbus/udp_if/status/write_data.shift_buf_57</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X13Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X13Y73.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>ipbus/udp_if/pkt_drop_status</twComp><twBEL>ipbus/udp_if/rx_packet_parser/status_request.pkt_drop</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y98.B5</twSite><twDelType>net</twDelType><twFanCnt>140</twFanCnt><twDelInfo twEdge="twRising">2.781</twDelInfo><twComp>ipbus/udp_if/pkt_drop_status</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y98.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>ipbus/udp_if/status_we</twComp><twBEL>ipbus/udp_if/status/mac_rx_valid_pkt_drop_status_AND_115_o_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y95.A3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.660</twDelInfo><twComp>ipbus/udp_if/status/mac_rx_valid_pkt_drop_status_AND_115_o_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y95.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>ipbus/udp_if/status/write_data.shift_buf&lt;58&gt;</twComp><twBEL>ipbus/udp_if/status/Mmux_write_data.shift_buf[127]_write_data.shift_buf[127]_mux_38_OUT81</twBEL><twBEL>ipbus/udp_if/status/write_data.shift_buf_57</twBEL></twPathDel><twLogDel>1.026</twLogDel><twRouteDel>5.441</twRouteDel><twTotDel>6.467</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>15.9</twPctLog><twPctRoute>84.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/RARP_block/data_block.data_buffer_130 (SLICE_X5Y125.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="167"><twConstPath anchorID="168" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.115</twSlack><twSrc BELType="FF">clocks/rst_125</twSrc><twDest BELType="FF">ipbus/udp_if/RARP_block/data_block.data_buffer_130</twDest><twTotPathDel>7.696</twTotPathDel><twClkSkew dest = "0.493" src = "0.531">0.038</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.151</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clocks/rst_125</twSrc><twDest BELType='FF'>ipbus/udp_if/RARP_block/data_block.data_buffer_130</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X25Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X25Y66.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_125</twComp><twBEL>clocks/rst_125</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y125.D2</twSite><twDelType>net</twDelType><twFanCnt>607</twFanCnt><twDelInfo twEdge="twRising">6.983</twDelInfo><twComp>rst_125</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y125.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>ipbus/udp_if/RARP_block/data_block.data_buffer&lt;130&gt;</twComp><twBEL>ipbus/udp_if/RARP_block/data_block.data_buffer[335]_data_block.data_buffer[335]_mux_6_OUT&lt;122&gt;1</twBEL><twBEL>ipbus/udp_if/RARP_block/data_block.data_buffer_130</twBEL></twPathDel><twLogDel>0.713</twLogDel><twRouteDel>6.983</twRouteDel><twTotDel>7.696</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>9.3</twPctLog><twPctRoute>90.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/status/write_data.shift_buf_56 (SLICE_X6Y98.D2), 2 paths
</twPathRptBanner><twPathRpt anchorID="169"><twConstPath anchorID="170" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.200</twSlack><twSrc BELType="FF">eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i</twSrc><twDest BELType="FF">ipbus/udp_if/status/write_data.shift_buf_56</twDest><twTotPathDel>7.612</twTotPathDel><twClkSkew dest = "0.465" src = "0.502">0.037</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.151</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i</twSrc><twDest BELType='FF'>ipbus/udp_if/status/write_data.shift_buf_56</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X41Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X41Y73.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i</twComp><twBEL>eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y74.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y74.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb</twComp><twBEL>eth/fifo/U0/xst_fifo_generator/gaxis_fifo.axis_m_axis_tvalid1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y98.B4</twSite><twDelType>net</twDelType><twFanCnt>298</twFanCnt><twDelInfo twEdge="twRising">3.340</twDelInfo><twComp>mac_rx_valid</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y98.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>ipbus/udp_if/status_we</twComp><twBEL>ipbus/udp_if/status/mac_rx_valid_pkt_drop_status_AND_115_o_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y98.D2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.569</twDelInfo><twComp>ipbus/udp_if/status/mac_rx_valid_pkt_drop_status_AND_115_o_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y98.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>ipbus/udp_if/status/write_data.shift_buf&lt;56&gt;</twComp><twBEL>ipbus/udp_if/status/Mmux_write_data.shift_buf[127]_write_data.shift_buf[127]_mux_38_OUT80</twBEL><twBEL>ipbus/udp_if/status/write_data.shift_buf_56</twBEL></twPathDel><twLogDel>1.252</twLogDel><twRouteDel>6.360</twRouteDel><twTotDel>7.612</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>16.4</twPctLog><twPctRoute>83.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="171"><twConstPath anchorID="172" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.449</twSlack><twSrc BELType="FF">ipbus/udp_if/rx_packet_parser/status_request.pkt_drop</twSrc><twDest BELType="FF">ipbus/udp_if/status/write_data.shift_buf_56</twDest><twTotPathDel>6.343</twTotPathDel><twClkSkew dest = "0.465" src = "0.522">0.057</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.151</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ipbus/udp_if/rx_packet_parser/status_request.pkt_drop</twSrc><twDest BELType='FF'>ipbus/udp_if/status/write_data.shift_buf_56</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X13Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X13Y73.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>ipbus/udp_if/pkt_drop_status</twComp><twBEL>ipbus/udp_if/rx_packet_parser/status_request.pkt_drop</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y98.B5</twSite><twDelType>net</twDelType><twFanCnt>140</twFanCnt><twDelInfo twEdge="twRising">2.781</twDelInfo><twComp>ipbus/udp_if/pkt_drop_status</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y98.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>ipbus/udp_if/status_we</twComp><twBEL>ipbus/udp_if/status/mac_rx_valid_pkt_drop_status_AND_115_o_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y98.D2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.569</twDelInfo><twComp>ipbus/udp_if/status/mac_rx_valid_pkt_drop_status_AND_115_o_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y98.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>ipbus/udp_if/status/write_data.shift_buf&lt;56&gt;</twComp><twBEL>ipbus/udp_if/status/Mmux_write_data.shift_buf[127]_write_data.shift_buf[127]_mux_38_OUT80</twBEL><twBEL>ipbus/udp_if/status/write_data.shift_buf_56</twBEL></twPathDel><twLogDel>0.993</twLogDel><twRouteDel>5.350</twRouteDel><twTotDel>6.343</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>15.7</twPctLog><twPctRoute>84.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clocks_clk_125_i = PERIOD TIMEGRP &quot;clocks_clk_125_i&quot; TS_sysclk * 1.25 HIGH
        50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_AVAIL_IN_REG (SLICE_X53Y112.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="173"><twConstPath anchorID="174" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.239</twSlack><twSrc BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4</twSrc><twDest BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_AVAIL_IN_REG</twDest><twTotPathDel>0.242</twTotPathDel><twClkSkew dest = "0.045" src = "0.042">-0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4</twSrc><twDest BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_AVAIL_IN_REG</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X53Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X53Y113.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y112.SR</twSite><twDelType>net</twDelType><twFanCnt>90</twFanCnt><twDelInfo twEdge="twFalling">0.175</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X53Y112.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.131</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/two_byte_tx</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_AVAIL_IN_REG</twBEL></twPathDel><twLogDel>0.067</twLogDel><twRouteDel>0.175</twRouteDel><twTotDel>0.242</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>27.7</twPctLog><twPctRoute>72.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/force_burst1 (SLICE_X53Y112.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="175"><twConstPath anchorID="176" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.242</twSlack><twSrc BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4</twSrc><twDest BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/force_burst1</twDest><twTotPathDel>0.245</twTotPathDel><twClkSkew dest = "0.045" src = "0.042">-0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4</twSrc><twDest BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/force_burst1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X53Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X53Y113.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y112.SR</twSite><twDelType>net</twDelType><twFanCnt>90</twFanCnt><twDelInfo twEdge="twFalling">0.175</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X53Y112.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.128</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/two_byte_tx</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/force_burst1</twBEL></twPathDel><twLogDel>0.070</twLogDel><twRouteDel>0.175</twRouteDel><twTotDel>0.245</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/two_byte_tx (SLICE_X53Y112.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="177"><twConstPath anchorID="178" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.243</twSlack><twSrc BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4</twSrc><twDest BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/two_byte_tx</twDest><twTotPathDel>0.246</twTotPathDel><twClkSkew dest = "0.045" src = "0.042">-0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4</twSrc><twDest BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/two_byte_tx</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X53Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X53Y113.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y112.SR</twSite><twDelType>net</twDelType><twFanCnt>90</twFanCnt><twDelInfo twEdge="twFalling">0.175</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X53Y112.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.127</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/two_byte_tx</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/two_byte_tx</twBEL></twPathDel><twLogDel>0.071</twLogDel><twRouteDel>0.175</twRouteDel><twTotDel>0.246</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>28.9</twPctLog><twPctRoute>71.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="179"><twPinLimitBanner>Component Switching Limit Checks: TS_clocks_clk_125_i = PERIOD TIMEGRP &quot;clocks_clk_125_i&quot; TS_sysclk * 1.25 HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="180" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="4.876" period="8.000" constraintValue="8.000" deviceLimit="3.124" freqLimit="320.102" physResource="ipbus/udp_if/ipbus_tx_ram/Mram_ram10/CLKB" logResource="ipbus/udp_if/ipbus_tx_ram/Mram_ram10/CLKB" locationPin="RAMB16_X2Y44.CLKB" clockNet="clk125"/><twPinLimit anchorID="181" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="4.876" period="8.000" constraintValue="8.000" deviceLimit="3.124" freqLimit="320.102" physResource="ipbus/udp_if/ipbus_tx_ram/Mram_ram11/CLKB" logResource="ipbus/udp_if/ipbus_tx_ram/Mram_ram11/CLKB" locationPin="RAMB16_X3Y34.CLKB" clockNet="clk125"/><twPinLimit anchorID="182" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="4.876" period="8.000" constraintValue="8.000" deviceLimit="3.124" freqLimit="320.102" physResource="ipbus/udp_if/ipbus_tx_ram/Mram_ram12/CLKB" logResource="ipbus/udp_if/ipbus_tx_ram/Mram_ram12/CLKB" locationPin="RAMB16_X2Y40.CLKB" clockNet="clk125"/></twPinLimitRpt></twConst><twConst anchorID="183" twConstType="PERIOD" ><twConstHead uID="17"><twConstName UCFConstName="TIMESPEC TS_sysclk = PERIOD &quot;tnm_sysclk&quot; 100 MHz;" ScopeName="">TS_clocks_clk_ipb_i = PERIOD TIMEGRP &quot;clocks_clk_ipb_i&quot; TS_sysclk * 0.3125         HIGH 50%;</twConstName><twItemCnt>30921</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3549</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>13.230</twMinPer></twConstHead><twPathRptBanner iPaths="51" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram2 (RAMB16_X2Y46.DIA1), 51 paths
</twPathRptBanner><twPathRpt anchorID="184"><twConstPath anchorID="185" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>18.770</twSlack><twSrc BELType="FF">ipbus/trans/sm/addr_9</twSrc><twDest BELType="RAM">ipbus/udp_if/ipbus_tx_ram/Mram_ram2</twDest><twTotPathDel>13.143</twTotPathDel><twClkSkew dest = "0.458" src = "0.510">0.052</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ipbus/trans/sm/addr_9</twSrc><twDest BELType='RAM'>ipbus/udp_if/ipbus_tx_ram/Mram_ram2</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X34Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X34Y66.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>ipb_master_out_ipb_addr&lt;10&gt;</twComp><twBEL>ipbus/trans/sm/addr_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y63.A2</twSite><twDelType>net</twDelType><twFanCnt>101</twFanCnt><twDelInfo twEdge="twRising">3.427</twDelInfo><twComp>ipb_master_out_ipb_addr&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y63.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>slaves/fabric/Mmux_ipb_out_ipb_rdata26</twComp><twBEL>slaves/fabric/Mmux_ipb_out_ipb_rdata261</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y66.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.914</twDelInfo><twComp>slaves/fabric/Mmux_ipb_out_ipb_rdata26</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y66.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.163</twDelInfo><twComp>ipb_master_in_ipb_rdata&lt;3&gt;</twComp><twBEL>slaves/fabric/Mmux_ipb_out_ipb_rdata263</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y48.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.559</twDelInfo><twComp>ipb_master_in_ipb_rdata&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/sm/err_d_0_BRB2</twComp><twBEL>ipbus/trans/sm/mux101151</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y52.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.526</twDelInfo><twComp>ipbus/trans/tx_data&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y52.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/iface/blen&lt;3&gt;</twComp><twBEL>ipbus/trans/iface/Mmux_trans_out_wdata261</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y46.DIA1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.030</twDelInfo><twComp>ipbus/trans_out_wdata&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X2Y46.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>ipbus/udp_if/ipbus_tx_ram/Mram_ram2</twComp><twBEL>ipbus/udp_if/ipbus_tx_ram/Mram_ram2</twBEL></twPathDel><twLogDel>1.687</twLogDel><twRouteDel>11.456</twRouteDel><twTotDel>13.143</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>12.8</twPctLog><twPctRoute>87.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="186"><twConstPath anchorID="187" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>19.088</twSlack><twSrc BELType="FF">ipbus/trans/sm/addr_8</twSrc><twDest BELType="RAM">ipbus/udp_if/ipbus_tx_ram/Mram_ram2</twDest><twTotPathDel>12.825</twTotPathDel><twClkSkew dest = "0.458" src = "0.510">0.052</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ipbus/trans/sm/addr_8</twSrc><twDest BELType='RAM'>ipbus/udp_if/ipbus_tx_ram/Mram_ram2</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X34Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X34Y66.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>ipb_master_out_ipb_addr&lt;10&gt;</twComp><twBEL>ipbus/trans/sm/addr_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y63.A1</twSite><twDelType>net</twDelType><twFanCnt>101</twFanCnt><twDelInfo twEdge="twRising">3.109</twDelInfo><twComp>ipb_master_out_ipb_addr&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y63.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>slaves/fabric/Mmux_ipb_out_ipb_rdata26</twComp><twBEL>slaves/fabric/Mmux_ipb_out_ipb_rdata261</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y66.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.914</twDelInfo><twComp>slaves/fabric/Mmux_ipb_out_ipb_rdata26</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y66.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.163</twDelInfo><twComp>ipb_master_in_ipb_rdata&lt;3&gt;</twComp><twBEL>slaves/fabric/Mmux_ipb_out_ipb_rdata263</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y48.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.559</twDelInfo><twComp>ipb_master_in_ipb_rdata&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/sm/err_d_0_BRB2</twComp><twBEL>ipbus/trans/sm/mux101151</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y52.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.526</twDelInfo><twComp>ipbus/trans/tx_data&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y52.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/iface/blen&lt;3&gt;</twComp><twBEL>ipbus/trans/iface/Mmux_trans_out_wdata261</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y46.DIA1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.030</twDelInfo><twComp>ipbus/trans_out_wdata&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X2Y46.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>ipbus/udp_if/ipbus_tx_ram/Mram_ram2</twComp><twBEL>ipbus/udp_if/ipbus_tx_ram/Mram_ram2</twBEL></twPathDel><twLogDel>1.687</twLogDel><twRouteDel>11.138</twRouteDel><twTotDel>12.825</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>13.2</twPctLog><twPctRoute>86.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="188"><twConstPath anchorID="189" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.149</twSlack><twSrc BELType="FF">slaves/slave2/ipbus_out_ipb_rdata_3</twSrc><twDest BELType="RAM">ipbus/udp_if/ipbus_tx_ram/Mram_ram2</twDest><twTotPathDel>10.736</twTotPathDel><twClkSkew dest = "0.550" src = "0.630">0.080</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/slave2/ipbus_out_ipb_rdata_3</twSrc><twDest BELType='RAM'>ipbus/udp_if/ipbus_tx_ram/Mram_ram2</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X19Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X19Y61.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>slaves/ipbr[2]_ipb_rdata&lt;31&gt;</twComp><twBEL>slaves/slave2/ipbus_out_ipb_rdata_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y63.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.006</twDelInfo><twComp>slaves/ipbr[2]_ipb_rdata&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y63.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>slaves/fabric/Mmux_ipb_out_ipb_rdata26</twComp><twBEL>slaves/fabric/Mmux_ipb_out_ipb_rdata261</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y66.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.914</twDelInfo><twComp>slaves/fabric/Mmux_ipb_out_ipb_rdata26</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y66.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.163</twDelInfo><twComp>ipb_master_in_ipb_rdata&lt;3&gt;</twComp><twBEL>slaves/fabric/Mmux_ipb_out_ipb_rdata263</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y48.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.559</twDelInfo><twComp>ipb_master_in_ipb_rdata&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/sm/err_d_0_BRB2</twComp><twBEL>ipbus/trans/sm/mux101151</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y52.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.526</twDelInfo><twComp>ipbus/trans/tx_data&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y52.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/iface/blen&lt;3&gt;</twComp><twBEL>ipbus/trans/iface/Mmux_trans_out_wdata261</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y46.DIA1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.030</twDelInfo><twComp>ipbus/trans_out_wdata&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X2Y46.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>ipbus/udp_if/ipbus_tx_ram/Mram_ram2</twComp><twBEL>ipbus/udp_if/ipbus_tx_ram/Mram_ram2</twBEL></twPathDel><twLogDel>1.701</twLogDel><twRouteDel>9.035</twRouteDel><twTotDel>10.736</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>15.8</twPctLog><twPctRoute>84.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="52" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram6 (RAMB16_X2Y50.DIA0), 52 paths
</twPathRptBanner><twPathRpt anchorID="190"><twConstPath anchorID="191" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>19.443</twSlack><twSrc BELType="FF">ipbus/trans/sm/addr_8</twSrc><twDest BELType="RAM">ipbus/udp_if/ipbus_tx_ram/Mram_ram6</twDest><twTotPathDel>12.467</twTotPathDel><twClkSkew dest = "0.455" src = "0.510">0.055</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ipbus/trans/sm/addr_8</twSrc><twDest BELType='RAM'>ipbus/udp_if/ipbus_tx_ram/Mram_ram6</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X34Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X34Y66.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>ipb_master_out_ipb_addr&lt;10&gt;</twComp><twBEL>ipbus/trans/sm/addr_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y54.A2</twSite><twDelType>net</twDelType><twFanCnt>101</twFanCnt><twDelInfo twEdge="twRising">3.884</twDelInfo><twComp>ipb_master_out_ipb_addr&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>slaves/fabric/Mmux_ipb_out_ipb_rdata2</twComp><twBEL>slaves/fabric/Mmux_ipb_out_ipb_rdata210</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y63.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.578</twDelInfo><twComp>slaves/fabric/Mmux_ipb_out_ipb_rdata2</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y63.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.163</twDelInfo><twComp>ipb_master_in_ipb_rdata&lt;10&gt;</twComp><twBEL>slaves/fabric/Mmux_ipb_out_ipb_rdata212</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y60.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.501</twDelInfo><twComp>ipb_master_in_ipb_rdata&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y60.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>ipbus/trans/tx_hdr</twComp><twBEL>ipbus/trans/sm/mux1101</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y56.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ipbus/trans/tx_data&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y56.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/iface/blen&lt;11&gt;</twComp><twBEL>ipbus/trans/iface/Mmux_trans_out_wdata23</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y50.DIA0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.222</twDelInfo><twComp>ipbus/trans_out_wdata&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X2Y50.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>ipbus/udp_if/ipbus_tx_ram/Mram_ram6</twComp><twBEL>ipbus/udp_if/ipbus_tx_ram/Mram_ram6</twBEL></twPathDel><twLogDel>1.575</twLogDel><twRouteDel>10.892</twRouteDel><twTotDel>12.467</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>12.6</twPctLog><twPctRoute>87.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="192"><twConstPath anchorID="193" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>19.954</twSlack><twSrc BELType="FF">ipbus/trans/sm/addr_9</twSrc><twDest BELType="RAM">ipbus/udp_if/ipbus_tx_ram/Mram_ram6</twDest><twTotPathDel>11.956</twTotPathDel><twClkSkew dest = "0.455" src = "0.510">0.055</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ipbus/trans/sm/addr_9</twSrc><twDest BELType='RAM'>ipbus/udp_if/ipbus_tx_ram/Mram_ram6</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X34Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X34Y66.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>ipb_master_out_ipb_addr&lt;10&gt;</twComp><twBEL>ipbus/trans/sm/addr_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y54.A4</twSite><twDelType>net</twDelType><twFanCnt>101</twFanCnt><twDelInfo twEdge="twRising">3.373</twDelInfo><twComp>ipb_master_out_ipb_addr&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>slaves/fabric/Mmux_ipb_out_ipb_rdata2</twComp><twBEL>slaves/fabric/Mmux_ipb_out_ipb_rdata210</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y63.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.578</twDelInfo><twComp>slaves/fabric/Mmux_ipb_out_ipb_rdata2</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y63.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.163</twDelInfo><twComp>ipb_master_in_ipb_rdata&lt;10&gt;</twComp><twBEL>slaves/fabric/Mmux_ipb_out_ipb_rdata212</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y60.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.501</twDelInfo><twComp>ipb_master_in_ipb_rdata&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y60.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>ipbus/trans/tx_hdr</twComp><twBEL>ipbus/trans/sm/mux1101</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y56.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ipbus/trans/tx_data&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y56.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/iface/blen&lt;11&gt;</twComp><twBEL>ipbus/trans/iface/Mmux_trans_out_wdata23</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y50.DIA0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.222</twDelInfo><twComp>ipbus/trans_out_wdata&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X2Y50.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>ipbus/udp_if/ipbus_tx_ram/Mram_ram6</twComp><twBEL>ipbus/udp_if/ipbus_tx_ram/Mram_ram6</twBEL></twPathDel><twLogDel>1.575</twLogDel><twRouteDel>10.381</twRouteDel><twTotDel>11.956</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>13.2</twPctLog><twPctRoute>86.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="194"><twConstPath anchorID="195" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.554</twSlack><twSrc BELType="FF">ipbus/trans/sm/hdr_5</twSrc><twDest BELType="RAM">ipbus/udp_if/ipbus_tx_ram/Mram_ram6</twDest><twTotPathDel>10.353</twTotPathDel><twClkSkew dest = "0.547" src = "0.605">0.058</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ipbus/trans/sm/hdr_5</twSrc><twDest BELType='RAM'>ipbus/udp_if/ipbus_tx_ram/Mram_ram6</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X37Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X37Y59.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>ipbus/trans/sm/hdr&lt;7&gt;</twComp><twBEL>ipbus/trans/sm/hdr_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y48.C3</twSite><twDelType>net</twDelType><twFanCnt>43</twFanCnt><twDelInfo twEdge="twRising">3.204</twDelInfo><twComp>ipbus/trans/sm/hdr&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y48.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/sm/err_d_0_BRB2</twComp><twBEL>ipbus/trans/sm/mux10119131</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y60.A5</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">1.808</twDelInfo><twComp>ipbus/trans/sm/GND_367_o_ack_OR_203_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y60.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>ipbus/trans/tx_hdr</twComp><twBEL>ipbus/trans/sm/mux1101</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y56.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ipbus/trans/tx_data&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y56.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/iface/blen&lt;11&gt;</twComp><twBEL>ipbus/trans/iface/Mmux_trans_out_wdata23</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y50.DIA0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.222</twDelInfo><twComp>ipbus/trans_out_wdata&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X2Y50.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>ipbus/udp_if/ipbus_tx_ram/Mram_ram6</twComp><twBEL>ipbus/udp_if/ipbus_tx_ram/Mram_ram6</twBEL></twPathDel><twLogDel>1.412</twLogDel><twRouteDel>8.941</twRouteDel><twTotDel>10.353</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>13.6</twPctLog><twPctRoute>86.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="52" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram1 (RAMB16_X3Y42.DIA1), 52 paths
</twPathRptBanner><twPathRpt anchorID="196"><twConstPath anchorID="197" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>19.592</twSlack><twSrc BELType="FF">ipbus/trans/sm/addr_9</twSrc><twDest BELType="RAM">ipbus/udp_if/ipbus_tx_ram/Mram_ram1</twDest><twTotPathDel>12.314</twTotPathDel><twClkSkew dest = "0.451" src = "0.510">0.059</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ipbus/trans/sm/addr_9</twSrc><twDest BELType='RAM'>ipbus/udp_if/ipbus_tx_ram/Mram_ram1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X34Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X34Y66.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>ipb_master_out_ipb_addr&lt;10&gt;</twComp><twBEL>ipbus/trans/sm/addr_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y56.A1</twSite><twDelType>net</twDelType><twFanCnt>101</twFanCnt><twDelInfo twEdge="twRising">3.716</twDelInfo><twComp>ipb_master_out_ipb_addr&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>slaves/fabric/Mmux_ipb_out_ipb_rdata12</twComp><twBEL>slaves/fabric/Mmux_ipb_out_ipb_rdata121</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y61.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.292</twDelInfo><twComp>slaves/fabric/Mmux_ipb_out_ipb_rdata12</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y61.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.164</twDelInfo><twComp>ipb_master_in_ipb_rdata&lt;1&gt;</twComp><twBEL>slaves/fabric/Mmux_ipb_out_ipb_rdata123</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y57.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.858</twDelInfo><twComp>ipb_master_in_ipb_rdata&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y57.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/tx_data&lt;1&gt;</twComp><twBEL>ipbus/trans/sm/mux10111</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y53.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.216</twDelInfo><twComp>ipbus/trans/tx_data&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/iface/blen&lt;1&gt;</twComp><twBEL>ipbus/trans/iface/Mmux_trans_out_wdata121</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y42.DIA1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.544</twDelInfo><twComp>ipbus/trans_out_wdata&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X3Y42.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>ipbus/udp_if/ipbus_tx_ram/Mram_ram1</twComp><twBEL>ipbus/udp_if/ipbus_tx_ram/Mram_ram1</twBEL></twPathDel><twLogDel>1.688</twLogDel><twRouteDel>10.626</twRouteDel><twTotDel>12.314</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>13.7</twPctLog><twPctRoute>86.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="198"><twConstPath anchorID="199" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>19.902</twSlack><twSrc BELType="FF">ipbus/trans/sm/addr_8</twSrc><twDest BELType="RAM">ipbus/udp_if/ipbus_tx_ram/Mram_ram1</twDest><twTotPathDel>12.004</twTotPathDel><twClkSkew dest = "0.451" src = "0.510">0.059</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ipbus/trans/sm/addr_8</twSrc><twDest BELType='RAM'>ipbus/udp_if/ipbus_tx_ram/Mram_ram1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X34Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X34Y66.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>ipb_master_out_ipb_addr&lt;10&gt;</twComp><twBEL>ipbus/trans/sm/addr_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y56.A6</twSite><twDelType>net</twDelType><twFanCnt>101</twFanCnt><twDelInfo twEdge="twRising">3.406</twDelInfo><twComp>ipb_master_out_ipb_addr&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>slaves/fabric/Mmux_ipb_out_ipb_rdata12</twComp><twBEL>slaves/fabric/Mmux_ipb_out_ipb_rdata121</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y61.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.292</twDelInfo><twComp>slaves/fabric/Mmux_ipb_out_ipb_rdata12</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y61.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.164</twDelInfo><twComp>ipb_master_in_ipb_rdata&lt;1&gt;</twComp><twBEL>slaves/fabric/Mmux_ipb_out_ipb_rdata123</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y57.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.858</twDelInfo><twComp>ipb_master_in_ipb_rdata&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y57.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/tx_data&lt;1&gt;</twComp><twBEL>ipbus/trans/sm/mux10111</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y53.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.216</twDelInfo><twComp>ipbus/trans/tx_data&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/iface/blen&lt;1&gt;</twComp><twBEL>ipbus/trans/iface/Mmux_trans_out_wdata121</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y42.DIA1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.544</twDelInfo><twComp>ipbus/trans_out_wdata&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X3Y42.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>ipbus/udp_if/ipbus_tx_ram/Mram_ram1</twComp><twBEL>ipbus/udp_if/ipbus_tx_ram/Mram_ram1</twBEL></twPathDel><twLogDel>1.688</twLogDel><twRouteDel>10.316</twRouteDel><twTotDel>12.004</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>14.1</twPctLog><twPctRoute>85.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="200"><twConstPath anchorID="201" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.737</twSlack><twSrc BELType="RAM">slaves/RAM2/Mram_ram</twSrc><twDest BELType="RAM">ipbus/udp_if/ipbus_tx_ram/Mram_ram1</twDest><twTotPathDel>10.176</twTotPathDel><twClkSkew dest = "0.451" src = "0.503">0.052</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>slaves/RAM2/Mram_ram</twSrc><twDest BELType='RAM'>ipbus/udp_if/ipbus_tx_ram/Mram_ram1</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB16_X2Y34.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>RAMB16_X2Y34.DOB1</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>slaves/RAM2/Mram_ram</twComp><twBEL>slaves/RAM2/Mram_ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y61.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.529</twDelInfo><twComp>slaves/ipbr[6]_ipb_rdata&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y61.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>ipb_master_in_ipb_rdata&lt;1&gt;</twComp><twBEL>slaves/fabric/Mmux_ipb_out_ipb_rdata123_G</twBEL><twBEL>slaves/fabric/Mmux_ipb_out_ipb_rdata123</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y57.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.858</twDelInfo><twComp>ipb_master_in_ipb_rdata&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y57.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/tx_data&lt;1&gt;</twComp><twBEL>ipbus/trans/sm/mux10111</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y53.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.216</twDelInfo><twComp>ipbus/trans/tx_data&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/iface/blen&lt;1&gt;</twComp><twBEL>ipbus/trans/iface/Mmux_trans_out_wdata121</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y42.DIA1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.544</twDelInfo><twComp>ipbus/trans_out_wdata&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X3Y42.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>ipbus/udp_if/ipbus_tx_ram/Mram_ram1</twComp><twBEL>ipbus/udp_if/ipbus_tx_ram/Mram_ram1</twBEL></twPathDel><twLogDel>3.029</twLogDel><twRouteDel>7.147</twRouteDel><twTotDel>10.176</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>29.8</twPctLog><twPctRoute>70.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clocks_clk_ipb_i = PERIOD TIMEGRP &quot;clocks_clk_ipb_i&quot; TS_sysclk * 0.3125
        HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/clock_crossing_if/rx_read_buffer_2 (SLICE_X29Y47.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="202"><twConstPath anchorID="203" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.404</twSlack><twSrc BELType="FF">ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_2</twSrc><twDest BELType="FF">ipbus/udp_if/clock_crossing_if/rx_read_buffer_2</twDest><twTotPathDel>0.404</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_2</twSrc><twDest BELType='FF'>ipbus/udp_if/clock_crossing_if/rx_read_buffer_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X29Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X29Y47.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/rx_read_buf_buf&lt;3&gt;</twComp><twBEL>ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y47.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.051</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/rx_read_buf_buf&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X29Y47.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.155</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/rx_read_buf_buf&lt;3&gt;</twComp><twBEL>ipbus/udp_if/clock_crossing_if/rx_read_buf_buf&lt;2&gt;_rt</twBEL><twBEL>ipbus/udp_if/clock_crossing_if/rx_read_buffer_2</twBEL></twPathDel><twLogDel>0.353</twLogDel><twRouteDel>0.051</twRouteDel><twTotDel>0.404</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>87.4</twPctLog><twPctRoute>12.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/clock_crossing_if/tx_write_buffer_2 (SLICE_X37Y85.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="204"><twConstPath anchorID="205" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.404</twSlack><twSrc BELType="FF">ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_2</twSrc><twDest BELType="FF">ipbus/udp_if/clock_crossing_if/tx_write_buffer_2</twDest><twTotPathDel>0.404</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_2</twSrc><twDest BELType='FF'>ipbus/udp_if/clock_crossing_if/tx_write_buffer_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X37Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X37Y85.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/tx_write_buf_buf&lt;3&gt;</twComp><twBEL>ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y85.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.051</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/tx_write_buf_buf&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X37Y85.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.155</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/tx_write_buf_buf&lt;3&gt;</twComp><twBEL>ipbus/udp_if/clock_crossing_if/tx_write_buf_buf&lt;2&gt;_rt</twBEL><twBEL>ipbus/udp_if/clock_crossing_if/tx_write_buffer_2</twBEL></twPathDel><twLogDel>0.353</twLogDel><twRouteDel>0.051</twRouteDel><twTotDel>0.404</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>87.4</twPctLog><twPctRoute>12.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/clock_crossing_if/busy_ipb_clk.busy_buf_0 (SLICE_X16Y48.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="206"><twConstPath anchorID="207" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.413</twSlack><twSrc BELType="FF">ipbus/udp_if/clock_crossing_if/busy_ipb_clk.busy_buf_0</twSrc><twDest BELType="FF">ipbus/udp_if/clock_crossing_if/busy_ipb_clk.busy_buf_0</twDest><twTotPathDel>0.413</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ipbus/udp_if/clock_crossing_if/busy_ipb_clk.busy_buf_0</twSrc><twDest BELType='FF'>ipbus/udp_if/clock_crossing_if/busy_ipb_clk.busy_buf_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X16Y48.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/busy_ipb_clk.busy_buf&lt;2&gt;</twComp><twBEL>ipbus/udp_if/clock_crossing_if/busy_ipb_clk.busy_buf_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y48.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.023</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/busy_ipb_clk.busy_buf&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X16Y48.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/busy_ipb_clk.busy_buf&lt;2&gt;</twComp><twBEL>ipbus/udp_if/clock_crossing_if/Mmux_busy_ipb_clk.busy_buf[3]_GND_364_o_MUX_1652_o1</twBEL><twBEL>ipbus/udp_if/clock_crossing_if/busy_ipb_clk.busy_buf_0</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.023</twRouteDel><twTotDel>0.413</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>94.4</twPctLog><twPctRoute>5.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="208"><twPinLimitBanner>Component Switching Limit Checks: TS_clocks_clk_ipb_i = PERIOD TIMEGRP &quot;clocks_clk_ipb_i&quot; TS_sysclk * 0.3125
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="209" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="28.876" period="32.000" constraintValue="32.000" deviceLimit="3.124" freqLimit="320.102" physResource="slaves/RAM2/Mram_ram/CLKB" logResource="slaves/RAM2/Mram_ram/CLKB" locationPin="RAMB16_X2Y34.CLKB" clockNet="ipb_clk"/><twPinLimit anchorID="210" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="28.876" period="32.000" constraintValue="32.000" deviceLimit="3.124" freqLimit="320.102" physResource="slaves/RAM1/Mram_ram/CLKB" logResource="slaves/RAM1/Mram_ram/CLKB" locationPin="RAMB16_X2Y32.CLKB" clockNet="ipb_clk"/><twPinLimit anchorID="211" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="28.876" period="32.000" constraintValue="32.000" deviceLimit="3.124" freqLimit="320.102" physResource="ipbus/udp_if/ipbus_tx_ram/Mram_ram10/CLKA" logResource="ipbus/udp_if/ipbus_tx_ram/Mram_ram10/CLKA" locationPin="RAMB16_X2Y44.CLKA" clockNet="ipb_clk"/></twPinLimitRpt></twConst><twConst anchorID="212" twConstType="PERIOD" ><twConstHead uID="18"><twConstName UCFConstName="TIMESPEC TS_sysclk = PERIOD &quot;tnm_sysclk&quot; 100 MHz;" ScopeName="">TS_slaves_TDCchannels_PLLgen_clkout3 = PERIOD TIMEGRP         &quot;slaves_TDCchannels_PLLgen_clkout3&quot; TS_sysclk * 3.2 PHASE 1.171875 ns         HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.730</twMinPer></twConstHead><twPinLimitRpt anchorID="213"><twPinLimitBanner>Component Switching Limit Checks: TS_slaves_TDCchannels_PLLgen_clkout3 = PERIOD TIMEGRP
        &quot;slaves_TDCchannels_PLLgen_clkout3&quot; TS_sysclk * 3.2 PHASE 1.171875 ns
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="214" type="MINPERIOD" name="Tbcper_I" slack="1.395" period="3.125" constraintValue="3.125" deviceLimit="1.730" freqLimit="578.035" physResource="slaves/TDCchannels/PLLgen/clkout4_buf/I0" logResource="slaves/TDCchannels/PLLgen/clkout4_buf/I0" locationPin="BUFGMUX_X3Y5.I0" clockNet="slaves/TDCchannels/PLLgen/clkout3"/><twPinLimit anchorID="215" type="MINPERIOD" name="Tcp" slack="2.731" period="3.125" constraintValue="3.125" deviceLimit="0.394" freqLimit="2538.071" physResource="slaves/TDCchannels/dc2/TDCcore/hit_registers_L0&lt;1&gt;/CLK" logResource="slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_0/CK" locationPin="SLICE_X47Y56.CLK" clockNet="slaves/TDCchannels/dc2/TDCcore/hit"/><twPinLimit anchorID="216" type="MINPERIOD" name="Tcp" slack="2.731" period="3.125" constraintValue="3.125" deviceLimit="0.394" freqLimit="2538.071" physResource="slaves/TDCchannels/dc1/TDCcore/hit_registers_L0&lt;1&gt;/CLK" logResource="slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_0/CK" locationPin="SLICE_X47Y48.CLK" clockNet="slaves/TDCchannels/dc1/TDCcore/hit"/></twPinLimitRpt></twConst><twConst anchorID="217" twConstType="PERIOD" ><twConstHead uID="19"><twConstName UCFConstName="TIMESPEC TS_sysclk = PERIOD &quot;tnm_sysclk&quot; 100 MHz;" ScopeName="">TS_slaves_TDCchannels_PLLgen_clkout1 = PERIOD TIMEGRP         &quot;slaves_TDCchannels_PLLgen_clkout1&quot; TS_sysclk * 3.2 PHASE 0.390625 ns         HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.730</twMinPer></twConstHead><twPinLimitRpt anchorID="218"><twPinLimitBanner>Component Switching Limit Checks: TS_slaves_TDCchannels_PLLgen_clkout1 = PERIOD TIMEGRP
        &quot;slaves_TDCchannels_PLLgen_clkout1&quot; TS_sysclk * 3.2 PHASE 0.390625 ns
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="219" type="MINPERIOD" name="Tbcper_I" slack="1.395" period="3.125" constraintValue="3.125" deviceLimit="1.730" freqLimit="578.035" physResource="slaves/TDCchannels/PLLgen/clkout2_buf/I0" logResource="slaves/TDCchannels/PLLgen/clkout2_buf/I0" locationPin="BUFGMUX_X2Y1.I0" clockNet="slaves/TDCchannels/PLLgen/clkout1"/><twPinLimit anchorID="220" type="MINPERIOD" name="Tcp" slack="2.731" period="3.125" constraintValue="3.125" deviceLimit="0.394" freqLimit="2538.071" physResource="slaves/TDCchannels/dc2/TDCcore/hit_registers_L0&lt;3&gt;/CLK" logResource="slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_2/CK" locationPin="SLICE_X47Y57.CLK" clockNet="slaves/TDCchannels/dc2/TDCcore/hit"/><twPinLimit anchorID="221" type="MINPERIOD" name="Tcp" slack="2.731" period="3.125" constraintValue="3.125" deviceLimit="0.394" freqLimit="2538.071" physResource="slaves/TDCchannels/dc1/TDCcore/hit_registers_L0&lt;3&gt;/CLK" logResource="slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_2/CK" locationPin="SLICE_X47Y49.CLK" clockNet="slaves/TDCchannels/dc1/TDCcore/hit"/></twPinLimitRpt></twConst><twConst anchorID="222" twConstType="PERIOD" ><twConstHead uID="20"><twConstName UCFConstName="TIMESPEC TS_sysclk = PERIOD &quot;tnm_sysclk&quot; 100 MHz;" ScopeName="">TS_slaves_TDCchannels_PLLgen_clkout0 = PERIOD TIMEGRP         &quot;slaves_TDCchannels_PLLgen_clkout0&quot; TS_sysclk * 3.2 HIGH 50%;</twConstName><twItemCnt>18</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>18</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.812</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_1 (SLICE_X46Y54.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="223"><twConstPath anchorID="224" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.156</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_1</twDest><twTotPathDel>1.302</twTotPathDel><twClkSkew dest = "0.145" src = "0.154">0.009</twClkSkew><twDelConst>1.562</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">slaves/TDCchannels/CLK_0</twSrcClk><twPathDel><twSite>SLICE_X47Y54.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0&lt;1&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y54.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.775</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y54.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_1</twBEL></twPathDel><twLogDel>0.527</twLogDel><twRouteDel>0.775</twRouteDel><twTotDel>1.302</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="1.562">slaves/TDCchannels/CLK_0</twDestClk><twPctLog>40.5</twPctLog><twPctRoute>59.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2 (SLICE_X46Y54.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="225"><twConstPath anchorID="226" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.210</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2</twDest><twTotPathDel>1.248</twTotPathDel><twClkSkew dest = "0.145" src = "0.154">0.009</twClkSkew><twDelConst>1.562</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">slaves/TDCchannels/CLK_0</twSrcClk><twPathDel><twSite>SLICE_X47Y54.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0&lt;1&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y54.CX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.651</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y54.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2</twBEL></twPathDel><twLogDel>0.597</twLogDel><twRouteDel>0.651</twRouteDel><twTotDel>1.248</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="1.562">slaves/TDCchannels/CLK_0</twDestClk><twPctLog>47.8</twPctLog><twPctRoute>52.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2 (SLICE_X46Y62.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="227"><twConstPath anchorID="228" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.304</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2</twSrc><twDest BELType="FF">slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2</twDest><twTotPathDel>1.155</twTotPathDel><twClkSkew dest = "0.154" src = "0.162">0.008</twClkSkew><twDelConst>1.562</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">slaves/TDCchannels/CLK_0</twSrcClk><twPathDel><twSite>SLICE_X47Y61.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0&lt;1&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y62.CX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.558</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y62.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2</twBEL></twPathDel><twLogDel>0.597</twLogDel><twRouteDel>0.558</twRouteDel><twTotDel>1.155</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="1.562">slaves/TDCchannels/CLK_0</twDestClk><twPctLog>51.7</twPctLog><twPctRoute>48.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_slaves_TDCchannels_PLLgen_clkout0 = PERIOD TIMEGRP
        &quot;slaves_TDCchannels_PLLgen_clkout0&quot; TS_sysclk * 3.2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2 (SLICE_X47Y61.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="229"><twConstPath anchorID="230" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.425</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_1</twSrc><twDest BELType="FF">slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2</twDest><twTotPathDel>0.425</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_1</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.125">slaves/TDCchannels/CLK_0</twSrcClk><twPathDel><twSite>SLICE_X47Y61.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0&lt;1&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y61.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.072</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X47Y61.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.155</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0&lt;1&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/Mcount_counter_val_CK0_xor&lt;2&gt;11</twBEL><twBEL>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2</twBEL></twPathDel><twLogDel>0.353</twLogDel><twRouteDel>0.072</twRouteDel><twTotDel>0.425</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.125">slaves/TDCchannels/CLK_0</twDestClk><twPctLog>83.1</twPctLog><twPctRoute>16.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2 (SLICE_X47Y54.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="231"><twConstPath anchorID="232" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.425</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2</twDest><twTotPathDel>0.425</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.125">slaves/TDCchannels/CLK_0</twSrcClk><twPathDel><twSite>SLICE_X47Y54.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0&lt;1&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y54.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.072</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X47Y54.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.155</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0&lt;1&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/Mcount_counter_val_CK0_xor&lt;2&gt;11</twBEL><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2</twBEL></twPathDel><twLogDel>0.353</twLogDel><twRouteDel>0.072</twRouteDel><twTotDel>0.425</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.125">slaves/TDCchannels/CLK_0</twDestClk><twPctLog>83.1</twPctLog><twPctRoute>16.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0 (SLICE_X47Y61.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="233"><twConstPath anchorID="234" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.441</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0</twSrc><twDest BELType="FF">slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0</twDest><twTotPathDel>0.441</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.125">slaves/TDCchannels/CLK_0</twSrcClk><twPathDel><twSite>SLICE_X47Y61.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0&lt;1&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y61.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.028</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X47Y61.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0&lt;1&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/Mcount_counter_val_CK0_xor&lt;0&gt;11_INV_0</twBEL><twBEL>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.028</twRouteDel><twTotDel>0.441</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.125">slaves/TDCchannels/CLK_0</twDestClk><twPctLog>93.7</twPctLog><twPctRoute>6.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="235"><twPinLimitBanner>Component Switching Limit Checks: TS_slaves_TDCchannels_PLLgen_clkout0 = PERIOD TIMEGRP
        &quot;slaves_TDCchannels_PLLgen_clkout0&quot; TS_sysclk * 3.2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="236" type="MINPERIOD" name="Tbcper_I" slack="1.395" period="3.125" constraintValue="3.125" deviceLimit="1.730" freqLimit="578.035" physResource="slaves/TDCchannels/PLLgen/clkout1_buf/I0" logResource="slaves/TDCchannels/PLLgen/clkout1_buf/I0" locationPin="BUFGMUX_X2Y2.I0" clockNet="slaves/TDCchannels/PLLgen/clkout0"/><twPinLimit anchorID="237" type="MINPERIOD" name="Tcp" slack="2.695" period="3.125" constraintValue="3.125" deviceLimit="0.430" freqLimit="2325.581" physResource="slaves/TDCchannels/dc2/TDCcore/counter_val_CK180&lt;2&gt;/CLK" logResource="slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_0/CK" locationPin="SLICE_X46Y62.CLK" clockNet="slaves/TDCchannels/CLK_0"/><twPinLimit anchorID="238" type="MINPERIOD" name="Tcp" slack="2.695" period="3.125" constraintValue="3.125" deviceLimit="0.430" freqLimit="2325.581" physResource="slaves/TDCchannels/dc2/TDCcore/counter_val_CK180&lt;2&gt;/CLK" logResource="slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_1/CK" locationPin="SLICE_X46Y62.CLK" clockNet="slaves/TDCchannels/CLK_0"/></twPinLimitRpt></twConst><twConst anchorID="239" twConstType="PERIOD" ><twConstHead uID="21"><twConstName UCFConstName="TIMESPEC TS_sysclk = PERIOD &quot;tnm_sysclk&quot; 100 MHz;" ScopeName="">TS_slaves_TDCchannels_PLLgen_clkout4 = PERIOD TIMEGRP         &quot;slaves_TDCchannels_PLLgen_clkout4&quot; TS_sysclk * 1.92 HIGH 50%;</twConstName><twItemCnt>13192</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1661</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.953</twMinPer></twConstHead><twPathRptBanner iPaths="128" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/hitCount1_tm1_16 (SLICE_X20Y60.CE), 128 paths
</twPathRptBanner><twPathRpt anchorID="240"><twConstPath anchorID="241" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.255</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc2/hitCount_6</twSrc><twDest BELType="FF">slaves/TDCchannels/hitCount1_tm1_16</twDest><twTotPathDel>4.836</twTotPathDel><twClkSkew dest = "0.243" src = "0.258">0.015</twClkSkew><twDelConst>5.208</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.190" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc2/hitCount_6</twSrc><twDest BELType='FF'>slaves/TDCchannels/hitCount1_tm1_16</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X26Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">slaves/SYSCLK</twSrcClk><twPathDel><twSite>SLICE_X26Y60.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>slaves/hitcount2&lt;7&gt;</twComp><twBEL>slaves/TDCchannels/dc2/hitCount_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y60.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.777</twDelInfo><twComp>slaves/hitcount2&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y60.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy&lt;3&gt;</twComp><twBEL>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_lut&lt;2&gt;</twBEL><twBEL>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy&lt;7&gt;</twComp><twBEL>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y62.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>slaves/TDCchannels/hitCount2_tm1[31]_hitCount2[31]_equal_3_o</twComp><twBEL>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y59.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.728</twDelInfo><twComp>slaves/TDCchannels/hitCount2_tm1[31]_hitCount2[31]_equal_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y59.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>slaves/TDCchannels/triggerCounter_0_BRB1</twComp><twBEL>slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_373_o_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y60.CE</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.634</twDelInfo><twComp>slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_373_o_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y60.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>slaves/TDCchannels/hitCount1_tm1&lt;19&gt;</twComp><twBEL>slaves/TDCchannels/hitCount1_tm1_16</twBEL></twPathDel><twLogDel>1.691</twLogDel><twRouteDel>3.145</twRouteDel><twTotDel>4.836</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.208">slaves/SYSCLK</twDestClk><twPctLog>35.0</twPctLog><twPctRoute>65.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="242"><twConstPath anchorID="243" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.396</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc2/hitCount_0</twSrc><twDest BELType="FF">slaves/TDCchannels/hitCount1_tm1_16</twDest><twTotPathDel>4.698</twTotPathDel><twClkSkew dest = "0.243" src = "0.255">0.012</twClkSkew><twDelConst>5.208</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.190" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc2/hitCount_0</twSrc><twDest BELType='FF'>slaves/TDCchannels/hitCount1_tm1_16</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X26Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">slaves/SYSCLK</twSrcClk><twPathDel><twSite>SLICE_X26Y59.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>slaves/hitcount2&lt;3&gt;</twComp><twBEL>slaves/TDCchannels/dc2/hitCount_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y60.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.539</twDelInfo><twComp>slaves/hitcount2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y60.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy&lt;3&gt;</twComp><twBEL>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_lut&lt;0&gt;</twBEL><twBEL>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy&lt;7&gt;</twComp><twBEL>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y62.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>slaves/TDCchannels/hitCount2_tm1[31]_hitCount2[31]_equal_3_o</twComp><twBEL>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y59.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.728</twDelInfo><twComp>slaves/TDCchannels/hitCount2_tm1[31]_hitCount2[31]_equal_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y59.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>slaves/TDCchannels/triggerCounter_0_BRB1</twComp><twBEL>slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_373_o_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y60.CE</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.634</twDelInfo><twComp>slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_373_o_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y60.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>slaves/TDCchannels/hitCount1_tm1&lt;19&gt;</twComp><twBEL>slaves/TDCchannels/hitCount1_tm1_16</twBEL></twPathDel><twLogDel>1.791</twLogDel><twRouteDel>2.907</twRouteDel><twTotDel>4.698</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.208">slaves/SYSCLK</twDestClk><twPctLog>38.1</twPctLog><twPctRoute>61.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="244"><twConstPath anchorID="245" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.495</twSlack><twSrc BELType="FF">slaves/TDCchannels/hitCount2_tm1_0</twSrc><twDest BELType="FF">slaves/TDCchannels/hitCount1_tm1_16</twDest><twTotPathDel>4.597</twTotPathDel><twClkSkew dest = "0.243" src = "0.257">0.014</twClkSkew><twDelConst>5.208</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.190" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/hitCount2_tm1_0</twSrc><twDest BELType='FF'>slaves/TDCchannels/hitCount1_tm1_16</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X29Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">slaves/SYSCLK</twSrcClk><twPathDel><twSite>SLICE_X29Y60.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>slaves/TDCchannels/hitCount2_tm1&lt;3&gt;</twComp><twBEL>slaves/TDCchannels/hitCount2_tm1_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y60.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.494</twDelInfo><twComp>slaves/TDCchannels/hitCount2_tm1&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y60.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy&lt;3&gt;</twComp><twBEL>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_lut&lt;0&gt;</twBEL><twBEL>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy&lt;7&gt;</twComp><twBEL>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y62.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>slaves/TDCchannels/hitCount2_tm1[31]_hitCount2[31]_equal_3_o</twComp><twBEL>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y59.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.728</twDelInfo><twComp>slaves/TDCchannels/hitCount2_tm1[31]_hitCount2[31]_equal_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y59.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>slaves/TDCchannels/triggerCounter_0_BRB1</twComp><twBEL>slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_373_o_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y60.CE</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.634</twDelInfo><twComp>slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_373_o_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y60.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>slaves/TDCchannels/hitCount1_tm1&lt;19&gt;</twComp><twBEL>slaves/TDCchannels/hitCount1_tm1_16</twBEL></twPathDel><twLogDel>1.735</twLogDel><twRouteDel>2.862</twRouteDel><twTotDel>4.597</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.208">slaves/SYSCLK</twDestClk><twPctLog>37.7</twPctLog><twPctRoute>62.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="128" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/hitCount1_tm1_31 (SLICE_X23Y61.CE), 128 paths
</twPathRptBanner><twPathRpt anchorID="246"><twConstPath anchorID="247" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.261</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc2/hitCount_6</twSrc><twDest BELType="FF">slaves/TDCchannels/hitCount1_tm1_31</twDest><twTotPathDel>4.831</twTotPathDel><twClkSkew dest = "0.244" src = "0.258">0.014</twClkSkew><twDelConst>5.208</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.190" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc2/hitCount_6</twSrc><twDest BELType='FF'>slaves/TDCchannels/hitCount1_tm1_31</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X26Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">slaves/SYSCLK</twSrcClk><twPathDel><twSite>SLICE_X26Y60.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>slaves/hitcount2&lt;7&gt;</twComp><twBEL>slaves/TDCchannels/dc2/hitCount_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y60.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.777</twDelInfo><twComp>slaves/hitcount2&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y60.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy&lt;3&gt;</twComp><twBEL>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_lut&lt;2&gt;</twBEL><twBEL>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy&lt;7&gt;</twComp><twBEL>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y62.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>slaves/TDCchannels/hitCount2_tm1[31]_hitCount2[31]_equal_3_o</twComp><twBEL>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y59.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.728</twDelInfo><twComp>slaves/TDCchannels/hitCount2_tm1[31]_hitCount2[31]_equal_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y59.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>slaves/TDCchannels/triggerCounter_0_BRB1</twComp><twBEL>slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_373_o_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y61.CE</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_373_o_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y61.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>slaves/TDCchannels/hitCount1_tm1&lt;27&gt;</twComp><twBEL>slaves/TDCchannels/hitCount1_tm1_31</twBEL></twPathDel><twLogDel>1.719</twLogDel><twRouteDel>3.112</twRouteDel><twTotDel>4.831</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.208">slaves/SYSCLK</twDestClk><twPctLog>35.6</twPctLog><twPctRoute>64.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="248"><twConstPath anchorID="249" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.402</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc2/hitCount_0</twSrc><twDest BELType="FF">slaves/TDCchannels/hitCount1_tm1_31</twDest><twTotPathDel>4.693</twTotPathDel><twClkSkew dest = "0.244" src = "0.255">0.011</twClkSkew><twDelConst>5.208</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.190" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc2/hitCount_0</twSrc><twDest BELType='FF'>slaves/TDCchannels/hitCount1_tm1_31</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X26Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">slaves/SYSCLK</twSrcClk><twPathDel><twSite>SLICE_X26Y59.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>slaves/hitcount2&lt;3&gt;</twComp><twBEL>slaves/TDCchannels/dc2/hitCount_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y60.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.539</twDelInfo><twComp>slaves/hitcount2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y60.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy&lt;3&gt;</twComp><twBEL>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_lut&lt;0&gt;</twBEL><twBEL>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy&lt;7&gt;</twComp><twBEL>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y62.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>slaves/TDCchannels/hitCount2_tm1[31]_hitCount2[31]_equal_3_o</twComp><twBEL>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y59.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.728</twDelInfo><twComp>slaves/TDCchannels/hitCount2_tm1[31]_hitCount2[31]_equal_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y59.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>slaves/TDCchannels/triggerCounter_0_BRB1</twComp><twBEL>slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_373_o_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y61.CE</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_373_o_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y61.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>slaves/TDCchannels/hitCount1_tm1&lt;27&gt;</twComp><twBEL>slaves/TDCchannels/hitCount1_tm1_31</twBEL></twPathDel><twLogDel>1.819</twLogDel><twRouteDel>2.874</twRouteDel><twTotDel>4.693</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.208">slaves/SYSCLK</twDestClk><twPctLog>38.8</twPctLog><twPctRoute>61.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="250"><twConstPath anchorID="251" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.501</twSlack><twSrc BELType="FF">slaves/TDCchannels/hitCount2_tm1_0</twSrc><twDest BELType="FF">slaves/TDCchannels/hitCount1_tm1_31</twDest><twTotPathDel>4.592</twTotPathDel><twClkSkew dest = "0.244" src = "0.257">0.013</twClkSkew><twDelConst>5.208</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.190" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/hitCount2_tm1_0</twSrc><twDest BELType='FF'>slaves/TDCchannels/hitCount1_tm1_31</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X29Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">slaves/SYSCLK</twSrcClk><twPathDel><twSite>SLICE_X29Y60.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>slaves/TDCchannels/hitCount2_tm1&lt;3&gt;</twComp><twBEL>slaves/TDCchannels/hitCount2_tm1_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y60.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.494</twDelInfo><twComp>slaves/TDCchannels/hitCount2_tm1&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y60.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy&lt;3&gt;</twComp><twBEL>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_lut&lt;0&gt;</twBEL><twBEL>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy&lt;7&gt;</twComp><twBEL>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y62.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>slaves/TDCchannels/hitCount2_tm1[31]_hitCount2[31]_equal_3_o</twComp><twBEL>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y59.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.728</twDelInfo><twComp>slaves/TDCchannels/hitCount2_tm1[31]_hitCount2[31]_equal_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y59.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>slaves/TDCchannels/triggerCounter_0_BRB1</twComp><twBEL>slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_373_o_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y61.CE</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_373_o_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y61.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>slaves/TDCchannels/hitCount1_tm1&lt;27&gt;</twComp><twBEL>slaves/TDCchannels/hitCount1_tm1_31</twBEL></twPathDel><twLogDel>1.763</twLogDel><twRouteDel>2.829</twRouteDel><twTotDel>4.592</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.208">slaves/SYSCLK</twDestClk><twPctLog>38.4</twPctLog><twPctRoute>61.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="128" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/hitCount1_tm1_29 (SLICE_X23Y61.CE), 128 paths
</twPathRptBanner><twPathRpt anchorID="252"><twConstPath anchorID="253" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.262</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc2/hitCount_6</twSrc><twDest BELType="FF">slaves/TDCchannels/hitCount1_tm1_29</twDest><twTotPathDel>4.830</twTotPathDel><twClkSkew dest = "0.244" src = "0.258">0.014</twClkSkew><twDelConst>5.208</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.190" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc2/hitCount_6</twSrc><twDest BELType='FF'>slaves/TDCchannels/hitCount1_tm1_29</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X26Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">slaves/SYSCLK</twSrcClk><twPathDel><twSite>SLICE_X26Y60.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>slaves/hitcount2&lt;7&gt;</twComp><twBEL>slaves/TDCchannels/dc2/hitCount_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y60.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.777</twDelInfo><twComp>slaves/hitcount2&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y60.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy&lt;3&gt;</twComp><twBEL>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_lut&lt;2&gt;</twBEL><twBEL>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy&lt;7&gt;</twComp><twBEL>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y62.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>slaves/TDCchannels/hitCount2_tm1[31]_hitCount2[31]_equal_3_o</twComp><twBEL>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y59.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.728</twDelInfo><twComp>slaves/TDCchannels/hitCount2_tm1[31]_hitCount2[31]_equal_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y59.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>slaves/TDCchannels/triggerCounter_0_BRB1</twComp><twBEL>slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_373_o_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y61.CE</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_373_o_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y61.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>slaves/TDCchannels/hitCount1_tm1&lt;27&gt;</twComp><twBEL>slaves/TDCchannels/hitCount1_tm1_29</twBEL></twPathDel><twLogDel>1.718</twLogDel><twRouteDel>3.112</twRouteDel><twTotDel>4.830</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.208">slaves/SYSCLK</twDestClk><twPctLog>35.6</twPctLog><twPctRoute>64.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="254"><twConstPath anchorID="255" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.403</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc2/hitCount_0</twSrc><twDest BELType="FF">slaves/TDCchannels/hitCount1_tm1_29</twDest><twTotPathDel>4.692</twTotPathDel><twClkSkew dest = "0.244" src = "0.255">0.011</twClkSkew><twDelConst>5.208</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.190" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc2/hitCount_0</twSrc><twDest BELType='FF'>slaves/TDCchannels/hitCount1_tm1_29</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X26Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">slaves/SYSCLK</twSrcClk><twPathDel><twSite>SLICE_X26Y59.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>slaves/hitcount2&lt;3&gt;</twComp><twBEL>slaves/TDCchannels/dc2/hitCount_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y60.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.539</twDelInfo><twComp>slaves/hitcount2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y60.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy&lt;3&gt;</twComp><twBEL>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_lut&lt;0&gt;</twBEL><twBEL>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy&lt;7&gt;</twComp><twBEL>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y62.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>slaves/TDCchannels/hitCount2_tm1[31]_hitCount2[31]_equal_3_o</twComp><twBEL>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y59.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.728</twDelInfo><twComp>slaves/TDCchannels/hitCount2_tm1[31]_hitCount2[31]_equal_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y59.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>slaves/TDCchannels/triggerCounter_0_BRB1</twComp><twBEL>slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_373_o_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y61.CE</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_373_o_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y61.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>slaves/TDCchannels/hitCount1_tm1&lt;27&gt;</twComp><twBEL>slaves/TDCchannels/hitCount1_tm1_29</twBEL></twPathDel><twLogDel>1.818</twLogDel><twRouteDel>2.874</twRouteDel><twTotDel>4.692</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.208">slaves/SYSCLK</twDestClk><twPctLog>38.7</twPctLog><twPctRoute>61.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="256"><twConstPath anchorID="257" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.502</twSlack><twSrc BELType="FF">slaves/TDCchannels/hitCount2_tm1_0</twSrc><twDest BELType="FF">slaves/TDCchannels/hitCount1_tm1_29</twDest><twTotPathDel>4.591</twTotPathDel><twClkSkew dest = "0.244" src = "0.257">0.013</twClkSkew><twDelConst>5.208</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.190" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/hitCount2_tm1_0</twSrc><twDest BELType='FF'>slaves/TDCchannels/hitCount1_tm1_29</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X29Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">slaves/SYSCLK</twSrcClk><twPathDel><twSite>SLICE_X29Y60.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>slaves/TDCchannels/hitCount2_tm1&lt;3&gt;</twComp><twBEL>slaves/TDCchannels/hitCount2_tm1_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y60.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.494</twDelInfo><twComp>slaves/TDCchannels/hitCount2_tm1&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y60.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy&lt;3&gt;</twComp><twBEL>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_lut&lt;0&gt;</twBEL><twBEL>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy&lt;7&gt;</twComp><twBEL>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y62.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>slaves/TDCchannels/hitCount2_tm1[31]_hitCount2[31]_equal_3_o</twComp><twBEL>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y59.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.728</twDelInfo><twComp>slaves/TDCchannels/hitCount2_tm1[31]_hitCount2[31]_equal_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y59.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>slaves/TDCchannels/triggerCounter_0_BRB1</twComp><twBEL>slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_373_o_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y61.CE</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_373_o_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y61.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>slaves/TDCchannels/hitCount1_tm1&lt;27&gt;</twComp><twBEL>slaves/TDCchannels/hitCount1_tm1_29</twBEL></twPathDel><twLogDel>1.762</twLogDel><twRouteDel>2.829</twRouteDel><twTotDel>4.591</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.208">slaves/SYSCLK</twDestClk><twPctLog>38.4</twPctLog><twPctRoute>61.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_slaves_TDCchannels_PLLgen_clkout4 = PERIOD TIMEGRP
        &quot;slaves_TDCchannels_PLLgen_clkout4&quot; TS_sysclk * 1.92 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA (SLICE_X30Y54.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="258"><twConstPath anchorID="259" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.233</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4</twSrc><twDest BELType="RAM">slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA</twDest><twTotPathDel>0.235</twTotPathDel><twClkSkew dest = "0.034" src = "0.032">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4</twSrc><twDest BELType='RAM'>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X31Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.208">slaves/SYSCLK</twSrcClk><twPathDel><twSite>SLICE_X31Y54.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;5&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y54.D5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.094</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X30Y54.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.057</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCfifo_dout&lt;5&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA</twBEL></twPathDel><twLogDel>0.141</twLogDel><twRouteDel>0.094</twRouteDel><twTotDel>0.235</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.208">slaves/SYSCLK</twDestClk><twPctLog>60.0</twPctLog><twPctRoute>40.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMB (SLICE_X30Y54.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="260"><twConstPath anchorID="261" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.233</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4</twSrc><twDest BELType="RAM">slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMB</twDest><twTotPathDel>0.235</twTotPathDel><twClkSkew dest = "0.034" src = "0.032">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4</twSrc><twDest BELType='RAM'>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMB</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X31Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.208">slaves/SYSCLK</twSrcClk><twPathDel><twSite>SLICE_X31Y54.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;5&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y54.D5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.094</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X30Y54.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.057</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCfifo_dout&lt;5&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMB</twBEL></twPathDel><twLogDel>0.141</twLogDel><twRouteDel>0.094</twRouteDel><twTotDel>0.235</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.208">slaves/SYSCLK</twDestClk><twPctLog>60.0</twPctLog><twPctRoute>40.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMC (SLICE_X30Y54.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="262"><twConstPath anchorID="263" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.233</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4</twSrc><twDest BELType="RAM">slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMC</twDest><twTotPathDel>0.235</twTotPathDel><twClkSkew dest = "0.034" src = "0.032">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4</twSrc><twDest BELType='RAM'>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMC</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X31Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.208">slaves/SYSCLK</twSrcClk><twPathDel><twSite>SLICE_X31Y54.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;5&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y54.D5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.094</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X30Y54.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.057</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCfifo_dout&lt;5&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMC</twBEL></twPathDel><twLogDel>0.141</twLogDel><twRouteDel>0.094</twRouteDel><twTotDel>0.235</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.208">slaves/SYSCLK</twDestClk><twPctLog>60.0</twPctLog><twPctRoute>40.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="264"><twPinLimitBanner>Component Switching Limit Checks: TS_slaves_TDCchannels_PLLgen_clkout4 = PERIOD TIMEGRP
        &quot;slaves_TDCchannels_PLLgen_clkout4&quot; TS_sysclk * 1.92 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="265" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="2.084" period="5.208" constraintValue="5.208" deviceLimit="3.124" freqLimit="320.102" physResource="slaves/RAM2/Mram_ram/CLKA" logResource="slaves/RAM2/Mram_ram/CLKA" locationPin="RAMB16_X2Y34.CLKA" clockNet="slaves/SYSCLK"/><twPinLimit anchorID="266" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="2.084" period="5.208" constraintValue="5.208" deviceLimit="3.124" freqLimit="320.102" physResource="slaves/RAM1/Mram_ram/CLKA" logResource="slaves/RAM1/Mram_ram/CLKA" locationPin="RAMB16_X2Y32.CLKA" clockNet="slaves/SYSCLK"/><twPinLimit anchorID="267" type="MINPERIOD" name="Tbcper_I" slack="3.478" period="5.208" constraintValue="5.208" deviceLimit="1.730" freqLimit="578.035" physResource="slaves/TDCchannels/PLLgen/clkout5_buf/I0" logResource="slaves/TDCchannels/PLLgen/clkout5_buf/I0" locationPin="BUFGMUX_X3Y16.I0" clockNet="slaves/TDCchannels/PLLgen/clkout4"/></twPinLimitRpt></twConst><twConst anchorID="268" twConstType="PERIOD" ><twConstHead uID="22"><twConstName UCFConstName="TIMESPEC TS_sysclk = PERIOD &quot;tnm_sysclk&quot; 100 MHz;" ScopeName="">TS_slaves_TDCchannels_PLLgen_clkout2 = PERIOD TIMEGRP         &quot;slaves_TDCchannels_PLLgen_clkout2&quot; TS_sysclk * 3.2 PHASE 0.78125 ns         HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.730</twMinPer></twConstHead><twPinLimitRpt anchorID="269"><twPinLimitBanner>Component Switching Limit Checks: TS_slaves_TDCchannels_PLLgen_clkout2 = PERIOD TIMEGRP
        &quot;slaves_TDCchannels_PLLgen_clkout2&quot; TS_sysclk * 3.2 PHASE 0.78125 ns
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="270" type="MINPERIOD" name="Tbcper_I" slack="1.395" period="3.125" constraintValue="3.125" deviceLimit="1.730" freqLimit="578.035" physResource="slaves/TDCchannels/PLLgen/clkout3_buf/I0" logResource="slaves/TDCchannels/PLLgen/clkout3_buf/I0" locationPin="BUFGMUX_X2Y4.I0" clockNet="slaves/TDCchannels/PLLgen/clkout2"/><twPinLimit anchorID="271" type="MINPERIOD" name="Tcp" slack="2.731" period="3.125" constraintValue="3.125" deviceLimit="0.394" freqLimit="2538.071" physResource="slaves/TDCchannels/dc2/TDCcore/hit_registers_L0&lt;1&gt;/CLK" logResource="slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_1/CK" locationPin="SLICE_X47Y56.CLK" clockNet="slaves/TDCchannels/dc2/TDCcore/hit"/><twPinLimit anchorID="272" type="MINPERIOD" name="Tcp" slack="2.731" period="3.125" constraintValue="3.125" deviceLimit="0.394" freqLimit="2538.071" physResource="slaves/TDCchannels/dc1/TDCcore/hit_registers_L0&lt;1&gt;/CLK" logResource="slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_1/CK" locationPin="SLICE_X47Y48.CLK" clockNet="slaves/TDCchannels/dc1/TDCcore/hit"/></twPinLimitRpt></twConst><twConst anchorID="273" twConstType="PERIOD" ><twConstHead uID="23"><twConstName UCFConstName="TIMESPEC TS_GMII_RX_CLK = PERIOD &quot;gmii_rx_clk&quot; 125 MHz;" ScopeName="">TS_eth_rx_clk_io = PERIOD TIMEGRP &quot;eth_rx_clk_io&quot; TS_GMII_RX_CLK HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.059</twMinPer></twConstHead><twPinLimitRpt anchorID="274"><twPinLimitBanner>Component Switching Limit Checks: TS_eth_rx_clk_io = PERIOD TIMEGRP &quot;eth_rx_clk_io&quot; TS_GMII_RX_CLK HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="275" type="MINPERIOD" name="Tickper" slack="6.941" period="8.000" constraintValue="8.000" deviceLimit="1.059" freqLimit="944.287" physResource="eth/rxd_r&lt;0&gt;/CLK0" logResource="eth/rxd_r_0/CLK0" locationPin="ILOGIC_X27Y67.CLK0" clockNet="eth/rx_clk_io"/><twPinLimit anchorID="276" type="MINPERIOD" name="Tickper" slack="6.941" period="8.000" constraintValue="8.000" deviceLimit="1.059" freqLimit="944.287" physResource="eth/rxd_r&lt;1&gt;/CLK0" logResource="eth/rxd_r_1/CLK0" locationPin="ILOGIC_X27Y70.CLK0" clockNet="eth/rx_clk_io"/><twPinLimit anchorID="277" type="MINPERIOD" name="Tickper" slack="6.941" period="8.000" constraintValue="8.000" deviceLimit="1.059" freqLimit="944.287" physResource="eth/rxd_r&lt;2&gt;/CLK0" logResource="eth/rxd_r_2/CLK0" locationPin="ILOGIC_X27Y77.CLK0" clockNet="eth/rx_clk_io"/></twPinLimitRpt></twConst><twConst anchorID="278" twConstType="OFFSETOUTCLOCK" ><twConstHead uID="24"><twConstName UCFConstName="TIMEGRP &quot;TG_gmii_tx&quot; OFFSET = OUT  AFTER &quot;sysclk&quot; REFERENCE_PIN &quot;gmii_gtx_clk&quot; RISING;" ScopeName="">TIMEGRP &quot;TG_gmii_tx&quot; OFFSET = OUT AFTER COMP &quot;sysclk&quot; REFERENCE_PIN BEL         &quot;gmii_gtx_clk&quot; &quot;RISING&quot;;</twConstName><twItemCnt>10</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>10</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxOff>16.238</twMaxOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gmii_tx_er (G18.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="279"><twUnconstOffOut anchorID="280" twDataPathType="twDataPathMaxDelay"><twOff>16.238</twOff><twSrc BELType="FF">eth/gmii_tx_er</twSrc><twDest BELType="PAD">gmii_tx_er</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.291</twClkUncert><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>sysclk</twSrc><twDest BELType='FF'>eth/gmii_tx_er</twDest><twLogLvls>3</twLogLvls><twSrcSite>L15.PAD</twSrcSite><twPathDel><twSite>L15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>sysclk</twComp><twBEL>sysclk</twBEL><twBEL>clocks/ibufgds0</twBEL><twBEL>ProtoComp680.IMUX</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y7.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>113</twFanCnt><twDelInfo twEdge="twRising">6.625</twDelInfo><twComp>sysclk_b</twComp></twPathDel><twPathDel><twSite>DCM_X0Y7.CLKFX</twSite><twDelType>Tdmcko_CLKFX</twDelType><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>clocks/dcm0</twComp><twBEL>clocks/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.826</twDelInfo><twComp>clocks/clk_125_i</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>clocks/bufg_125</twComp><twBEL>clocks/bufg_125</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y87.CLK</twSite><twDelType>net</twDelType><twFanCnt>983</twFanCnt><twDelInfo twEdge="twRising">1.213</twDelInfo><twComp>clk125</twComp></twPathDel><twLogDel>1.869</twLogDel><twRouteDel>8.664</twRouteDel><twTotDel>10.533</twTotDel><twPctLog>17.7</twPctLog><twPctRoute>82.3</twPctRoute></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>eth/gmii_tx_er</twSrc><twDest BELType='PAD'>gmii_tx_er</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X59Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X59Y87.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>gmii_txd_7_OBUF</twComp><twBEL>eth/gmii_tx_er</twBEL></twPathDel><twPathDel><twSite>G18.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.642</twDelInfo><twComp>gmii_tx_er_OBUF</twComp></twPathDel><twPathDel><twSite>G18.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.381</twDelInfo><twComp>gmii_tx_er</twComp><twBEL>gmii_tx_er_OBUF</twBEL><twBEL>gmii_tx_er</twBEL></twPathDel><twLogDel>2.772</twLogDel><twRouteDel>2.642</twRouteDel><twTotDel>5.414</twTotDel><twPctLog>51.2</twPctLog><twPctRoute>48.8</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gmii_tx_en (H15.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="281"><twUnconstOffOut anchorID="282" twDataPathType="twDataPathMaxDelay"><twOff>16.179</twOff><twSrc BELType="FF">eth/gmii_tx_en</twSrc><twDest BELType="PAD">gmii_tx_en</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.291</twClkUncert><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>sysclk</twSrc><twDest BELType='FF'>eth/gmii_tx_en</twDest><twLogLvls>3</twLogLvls><twSrcSite>L15.PAD</twSrcSite><twPathDel><twSite>L15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>sysclk</twComp><twBEL>sysclk</twBEL><twBEL>clocks/ibufgds0</twBEL><twBEL>ProtoComp680.IMUX</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y7.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>113</twFanCnt><twDelInfo twEdge="twRising">6.625</twDelInfo><twComp>sysclk_b</twComp></twPathDel><twPathDel><twSite>DCM_X0Y7.CLKFX</twSite><twDelType>Tdmcko_CLKFX</twDelType><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>clocks/dcm0</twComp><twBEL>clocks/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.826</twDelInfo><twComp>clocks/clk_125_i</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>clocks/bufg_125</twComp><twBEL>clocks/bufg_125</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y87.CLK</twSite><twDelType>net</twDelType><twFanCnt>983</twFanCnt><twDelInfo twEdge="twRising">1.213</twDelInfo><twComp>clk125</twComp></twPathDel><twLogDel>1.869</twLogDel><twRouteDel>8.664</twRouteDel><twTotDel>10.533</twTotDel><twPctLog>17.7</twPctLog><twPctRoute>82.3</twPctRoute></twClkPath><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>eth/gmii_tx_en</twSrc><twDest BELType='PAD'>gmii_tx_en</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X59Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X59Y87.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>gmii_txd_7_OBUF</twComp><twBEL>eth/gmii_tx_en</twBEL></twPathDel><twPathDel><twSite>H15.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.513</twDelInfo><twComp>gmii_tx_en_OBUF</twComp></twPathDel><twPathDel><twSite>H15.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.381</twDelInfo><twComp>gmii_tx_en</twComp><twBEL>gmii_tx_en_OBUF</twBEL><twBEL>gmii_tx_en</twBEL></twPathDel><twLogDel>2.842</twLogDel><twRouteDel>2.513</twRouteDel><twTotDel>5.355</twTotDel><twPctLog>53.1</twPctLog><twPctRoute>46.9</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gmii_txd&lt;2&gt; (K14.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="283"><twUnconstOffOut anchorID="284" twDataPathType="twDataPathMaxDelay"><twOff>15.941</twOff><twSrc BELType="FF">eth/gmii_txd_2</twSrc><twDest BELType="PAD">gmii_txd&lt;2&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.291</twClkUncert><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>sysclk</twSrc><twDest BELType='FF'>eth/gmii_txd_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>L15.PAD</twSrcSite><twPathDel><twSite>L15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>sysclk</twComp><twBEL>sysclk</twBEL><twBEL>clocks/ibufgds0</twBEL><twBEL>ProtoComp680.IMUX</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y7.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>113</twFanCnt><twDelInfo twEdge="twRising">6.625</twDelInfo><twComp>sysclk_b</twComp></twPathDel><twPathDel><twSite>DCM_X0Y7.CLKFX</twSite><twDelType>Tdmcko_CLKFX</twDelType><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>clocks/dcm0</twComp><twBEL>clocks/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.826</twDelInfo><twComp>clocks/clk_125_i</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>clocks/bufg_125</twComp><twBEL>clocks/bufg_125</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y76.CLK</twSite><twDelType>net</twDelType><twFanCnt>983</twFanCnt><twDelInfo twEdge="twRising">1.248</twDelInfo><twComp>clk125</twComp></twPathDel><twLogDel>1.869</twLogDel><twRouteDel>8.699</twRouteDel><twTotDel>10.568</twTotDel><twPctLog>17.7</twPctLog><twPctRoute>82.3</twPctRoute></twClkPath><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>eth/gmii_txd_2</twSrc><twDest BELType='PAD'>gmii_txd&lt;2&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X59Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X59Y76.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>gmii_txd_0_OBUF</twComp><twBEL>eth/gmii_txd_2</twBEL></twPathDel><twPathDel><twSite>K14.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.240</twDelInfo><twComp>gmii_txd_2_OBUF</twComp></twPathDel><twPathDel><twSite>K14.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.381</twDelInfo><twComp>gmii_txd&lt;2&gt;</twComp><twBEL>gmii_txd_2_OBUF</twBEL><twBEL>gmii_txd&lt;2&gt;</twBEL></twPathDel><twLogDel>2.842</twLogDel><twRouteDel>2.240</twRouteDel><twTotDel>5.082</twTotDel><twPctLog>55.9</twPctLog><twPctRoute>44.1</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TIMEGRP &quot;TG_gmii_tx&quot; OFFSET = OUT AFTER COMP &quot;sysclk&quot; REFERENCE_PIN BEL
        &quot;gmii_gtx_clk&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gmii_txd&lt;3&gt; (K13.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="285"><twUnconstOffOut anchorID="286" twDataPathType="twDataPathMinDelay"><twOff>8.552</twOff><twSrc BELType="FF">eth/gmii_txd_3</twSrc><twDest BELType="PAD">gmii_txd&lt;3&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.291</twClkUncert><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>sysclk</twSrc><twDest BELType='FF'>eth/gmii_txd_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>L15.PAD</twSrcSite><twPathDel><twSite>L15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>sysclk</twComp><twBEL>sysclk</twBEL><twBEL>clocks/ibufgds0</twBEL><twBEL>ProtoComp680.IMUX</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y7.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>113</twFanCnt><twDelInfo twEdge="twRising">4.167</twDelInfo><twComp>sysclk_b</twComp></twPathDel><twPathDel><twSite>DCM_X0Y7.CLKFX</twSite><twDelType>Tdmcko_CLKFX</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>clocks/dcm0</twComp><twBEL>clocks/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>clocks/clk_125_i</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>clocks/bufg_125</twComp><twBEL>clocks/bufg_125</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y85.CLK</twSite><twDelType>net</twDelType><twFanCnt>983</twFanCnt><twDelInfo twEdge="twRising">0.671</twDelInfo><twComp>clk125</twComp></twPathDel><twLogDel>1.152</twLogDel><twRouteDel>5.163</twRouteDel><twTotDel>6.315</twTotDel><twPctLog>18.2</twPctLog><twPctRoute>81.8</twPctRoute></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>eth/gmii_txd_3</twSrc><twDest BELType='PAD'>gmii_txd&lt;3&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X59Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X59Y85.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>gmii_txd_3_OBUF</twComp><twBEL>eth/gmii_txd_3</twBEL></twPathDel><twPathDel><twSite>K13.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.934</twDelInfo><twComp>gmii_txd_3_OBUF</twComp></twPathDel><twPathDel><twSite>K13.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>gmii_txd&lt;3&gt;</twComp><twBEL>gmii_txd_3_OBUF</twBEL><twBEL>gmii_txd&lt;3&gt;</twBEL></twPathDel><twLogDel>1.594</twLogDel><twRouteDel>0.934</twRouteDel><twTotDel>2.528</twTotDel><twPctLog>63.1</twPctLog><twPctRoute>36.9</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gmii_txd&lt;6&gt; (H12.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="287"><twUnconstOffOut anchorID="288" twDataPathType="twDataPathMinDelay"><twOff>8.561</twOff><twSrc BELType="FF">eth/gmii_txd_6</twSrc><twDest BELType="PAD">gmii_txd&lt;6&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.291</twClkUncert><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>sysclk</twSrc><twDest BELType='FF'>eth/gmii_txd_6</twDest><twLogLvls>3</twLogLvls><twSrcSite>L15.PAD</twSrcSite><twPathDel><twSite>L15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>sysclk</twComp><twBEL>sysclk</twBEL><twBEL>clocks/ibufgds0</twBEL><twBEL>ProtoComp680.IMUX</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y7.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>113</twFanCnt><twDelInfo twEdge="twRising">4.167</twDelInfo><twComp>sysclk_b</twComp></twPathDel><twPathDel><twSite>DCM_X0Y7.CLKFX</twSite><twDelType>Tdmcko_CLKFX</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>clocks/dcm0</twComp><twBEL>clocks/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>clocks/clk_125_i</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>clocks/bufg_125</twComp><twBEL>clocks/bufg_125</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y88.CLK</twSite><twDelType>net</twDelType><twFanCnt>983</twFanCnt><twDelInfo twEdge="twRising">0.666</twDelInfo><twComp>clk125</twComp></twPathDel><twLogDel>1.152</twLogDel><twRouteDel>5.158</twRouteDel><twTotDel>6.310</twTotDel><twPctLog>18.3</twPctLog><twPctRoute>81.7</twPctRoute></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>eth/gmii_txd_6</twSrc><twDest BELType='PAD'>gmii_txd&lt;6&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X59Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X59Y88.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>gmii_txd_6_OBUF</twComp><twBEL>eth/gmii_txd_6</twBEL></twPathDel><twPathDel><twSite>H12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.948</twDelInfo><twComp>gmii_txd_6_OBUF</twComp></twPathDel><twPathDel><twSite>H12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>gmii_txd&lt;6&gt;</twComp><twBEL>gmii_txd_6_OBUF</twBEL><twBEL>gmii_txd&lt;6&gt;</twBEL></twPathDel><twLogDel>1.594</twLogDel><twRouteDel>0.948</twRouteDel><twTotDel>2.542</twTotDel><twPctLog>62.7</twPctLog><twPctRoute>37.3</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gmii_txd&lt;7&gt; (K12.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="289"><twUnconstOffOut anchorID="290" twDataPathType="twDataPathMinDelay"><twOff>8.647</twOff><twSrc BELType="FF">eth/gmii_txd_7</twSrc><twDest BELType="PAD">gmii_txd&lt;7&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.291</twClkUncert><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>sysclk</twSrc><twDest BELType='FF'>eth/gmii_txd_7</twDest><twLogLvls>3</twLogLvls><twSrcSite>L15.PAD</twSrcSite><twPathDel><twSite>L15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>sysclk</twComp><twBEL>sysclk</twBEL><twBEL>clocks/ibufgds0</twBEL><twBEL>ProtoComp680.IMUX</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y7.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>113</twFanCnt><twDelInfo twEdge="twRising">4.167</twDelInfo><twComp>sysclk_b</twComp></twPathDel><twPathDel><twSite>DCM_X0Y7.CLKFX</twSite><twDelType>Tdmcko_CLKFX</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>clocks/dcm0</twComp><twBEL>clocks/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>clocks/clk_125_i</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>clocks/bufg_125</twComp><twBEL>clocks/bufg_125</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y87.CLK</twSite><twDelType>net</twDelType><twFanCnt>983</twFanCnt><twDelInfo twEdge="twRising">0.666</twDelInfo><twComp>clk125</twComp></twPathDel><twLogDel>1.152</twLogDel><twRouteDel>5.158</twRouteDel><twTotDel>6.310</twTotDel><twPctLog>18.3</twPctLog><twPctRoute>81.7</twPctRoute></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>eth/gmii_txd_7</twSrc><twDest BELType='PAD'>gmii_txd&lt;7&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X59Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X59Y87.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>gmii_txd_7_OBUF</twComp><twBEL>eth/gmii_txd_7</twBEL></twPathDel><twPathDel><twSite>K12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.034</twDelInfo><twComp>gmii_txd_7_OBUF</twComp></twPathDel><twPathDel><twSite>K12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>gmii_txd&lt;7&gt;</twComp><twBEL>gmii_txd_7_OBUF</twBEL><twBEL>gmii_txd&lt;7&gt;</twBEL></twPathDel><twLogDel>1.594</twLogDel><twRouteDel>1.034</twRouteDel><twTotDel>2.628</twTotDel><twPctLog>60.7</twPctLog><twPctRoute>39.3</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt></twConst><twConst anchorID="291" twConstType="OFFSETINDELAY" ><twConstHead uID="25"><twConstName UCFConstName="OFFSET = IN 2 ns VALID 3 ns BEFORE &quot;gmii_rx_clk&quot;;" ScopeName="">OFFSET = IN 2 ns VALID 3 ns BEFORE COMP &quot;gmii_rx_clk&quot;;</twConstName><twItemCnt>10</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>10</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>1.687</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point eth/rxd_r_3 (ILOGIC_X27Y115.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="292"><twConstOffIn anchorID="293" twDataPathType="twDataPathMaxDelay"><twSlack>0.313</twSlack><twSrc BELType="PAD">gmii_rxd&lt;3&gt;</twSrc><twDest BELType="FF">eth/rxd_r_3</twDest><twClkDel>2.619</twClkDel><twClkSrc>gmii_rx_clk</twClkSrc><twClkDest>eth/rxd_r&lt;3&gt;</twClkDest><twOff>2.000</twOff><twOffSrc>gmii_rxd&lt;3&gt;</twOffSrc><twOffDest>gmii_rx_clk</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>gmii_rxd&lt;3&gt;</twSrc><twDest BELType='FF'>eth/rxd_r_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>F15.PAD</twSrcSite><twPathDel><twSite>F15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>gmii_rxd&lt;3&gt;</twComp><twBEL>gmii_rxd&lt;3&gt;</twBEL><twBEL>gmii_rxd_3_IBUF</twBEL><twBEL>ProtoComp680.IMUX.5</twBEL></twPathDel><twPathDel><twSite>IODELAY_X27Y115.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.092</twDelInfo><twComp>gmii_rxd_3_IBUF</twComp></twPathDel><twPathDel><twSite>IODELAY_X27Y115.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">2.570</twDelInfo><twComp>eth/iodelgen[3].iodelay</twComp><twBEL>eth/iodelgen[3].iodelay</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X27Y115.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.007</twDelInfo><twComp>eth/gmii_rxd_del&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X27Y115.CLK0</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.302</twDelInfo><twComp>eth/rxd_r&lt;3&gt;</twComp><twBEL>ProtoComp687.D2OFFBYP_SRC.3</twBEL><twBEL>eth/rxd_r_3</twBEL></twPathDel><twLogDel>4.182</twLogDel><twRouteDel>0.099</twRouteDel><twTotDel>4.281</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">eth/rx_clk_io</twDestClk><twPctLog>97.7</twPctLog><twPctRoute>2.3</twPctRoute></twDataPath><twClkPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>gmii_rx_clk</twSrc><twDest BELType='FF'>eth/rxd_r_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>K15.PAD</twSrcSite><twPathDel><twSite>K15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>gmii_rx_clk</twComp><twBEL>gmii_rx_clk</twBEL><twBEL>gmii_rx_clk_IBUFG</twBEL><twBEL>ProtoComp680.IMUX.10</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X4Y18.I</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>gmii_rx_clk_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X4Y18.IOCLK</twSite><twDelType>Tbufcko_IOCLK</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>eth/bufio0</twComp><twBEL>eth/bufio0</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X27Y115.CLK0</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.091</twDelInfo><twComp>eth/rx_clk_io</twComp></twPathDel><twLogDel>1.281</twLogDel><twRouteDel>1.338</twRouteDel><twTotDel>2.619</twTotDel><twPctLog>48.9</twPctLog><twPctRoute>51.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point eth/rxd_r_0 (ILOGIC_X27Y67.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="294"><twConstOffIn anchorID="295" twDataPathType="twDataPathMaxDelay"><twSlack>0.315</twSlack><twSrc BELType="PAD">gmii_rxd&lt;0&gt;</twSrc><twDest BELType="FF">eth/rxd_r_0</twDest><twClkDel>2.621</twClkDel><twClkSrc>gmii_rx_clk</twClkSrc><twClkDest>eth/rxd_r&lt;0&gt;</twClkDest><twOff>2.000</twOff><twOffSrc>gmii_rxd&lt;0&gt;</twOffSrc><twOffDest>gmii_rx_clk</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>gmii_rxd&lt;0&gt;</twSrc><twDest BELType='FF'>eth/rxd_r_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>G16.PAD</twSrcSite><twPathDel><twSite>G16.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>gmii_rxd&lt;0&gt;</twComp><twBEL>gmii_rxd&lt;0&gt;</twBEL><twBEL>gmii_rxd_0_IBUF</twBEL><twBEL>ProtoComp680.IMUX.2</twBEL></twPathDel><twPathDel><twSite>IODELAY_X27Y67.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.092</twDelInfo><twComp>gmii_rxd_0_IBUF</twComp></twPathDel><twPathDel><twSite>IODELAY_X27Y67.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">2.570</twDelInfo><twComp>eth/iodelgen[0].iodelay</twComp><twBEL>eth/iodelgen[0].iodelay</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X27Y67.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.007</twDelInfo><twComp>eth/gmii_rxd_del&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X27Y67.CLK0</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.302</twDelInfo><twComp>eth/rxd_r&lt;0&gt;</twComp><twBEL>ProtoComp687.D2OFFBYP_SRC</twBEL><twBEL>eth/rxd_r_0</twBEL></twPathDel><twLogDel>4.182</twLogDel><twRouteDel>0.099</twRouteDel><twTotDel>4.281</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">eth/rx_clk_io</twDestClk><twPctLog>97.7</twPctLog><twPctRoute>2.3</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>gmii_rx_clk</twSrc><twDest BELType='FF'>eth/rxd_r_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>K15.PAD</twSrcSite><twPathDel><twSite>K15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>gmii_rx_clk</twComp><twBEL>gmii_rx_clk</twBEL><twBEL>gmii_rx_clk_IBUFG</twBEL><twBEL>ProtoComp680.IMUX.10</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X4Y18.I</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>gmii_rx_clk_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X4Y18.IOCLK</twSite><twDelType>Tbufcko_IOCLK</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>eth/bufio0</twComp><twBEL>eth/bufio0</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X27Y67.CLK0</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.093</twDelInfo><twComp>eth/rx_clk_io</twComp></twPathDel><twLogDel>1.281</twLogDel><twRouteDel>1.340</twRouteDel><twTotDel>2.621</twTotDel><twPctLog>48.9</twPctLog><twPctRoute>51.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point eth/rxd_r_1 (ILOGIC_X27Y70.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="296"><twConstOffIn anchorID="297" twDataPathType="twDataPathMaxDelay"><twSlack>0.315</twSlack><twSrc BELType="PAD">gmii_rxd&lt;1&gt;</twSrc><twDest BELType="FF">eth/rxd_r_1</twDest><twClkDel>2.621</twClkDel><twClkSrc>gmii_rx_clk</twClkSrc><twClkDest>eth/rxd_r&lt;1&gt;</twClkDest><twOff>2.000</twOff><twOffSrc>gmii_rxd&lt;1&gt;</twOffSrc><twOffDest>gmii_rx_clk</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>gmii_rxd&lt;1&gt;</twSrc><twDest BELType='FF'>eth/rxd_r_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>H14.PAD</twSrcSite><twPathDel><twSite>H14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>gmii_rxd&lt;1&gt;</twComp><twBEL>gmii_rxd&lt;1&gt;</twBEL><twBEL>gmii_rxd_1_IBUF</twBEL><twBEL>ProtoComp680.IMUX.3</twBEL></twPathDel><twPathDel><twSite>IODELAY_X27Y70.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.092</twDelInfo><twComp>gmii_rxd_1_IBUF</twComp></twPathDel><twPathDel><twSite>IODELAY_X27Y70.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">2.570</twDelInfo><twComp>eth/iodelgen[1].iodelay</twComp><twBEL>eth/iodelgen[1].iodelay</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X27Y70.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.007</twDelInfo><twComp>eth/gmii_rxd_del&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X27Y70.CLK0</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.302</twDelInfo><twComp>eth/rxd_r&lt;1&gt;</twComp><twBEL>ProtoComp687.D2OFFBYP_SRC.1</twBEL><twBEL>eth/rxd_r_1</twBEL></twPathDel><twLogDel>4.182</twLogDel><twRouteDel>0.099</twRouteDel><twTotDel>4.281</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">eth/rx_clk_io</twDestClk><twPctLog>97.7</twPctLog><twPctRoute>2.3</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>gmii_rx_clk</twSrc><twDest BELType='FF'>eth/rxd_r_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>K15.PAD</twSrcSite><twPathDel><twSite>K15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>gmii_rx_clk</twComp><twBEL>gmii_rx_clk</twBEL><twBEL>gmii_rx_clk_IBUFG</twBEL><twBEL>ProtoComp680.IMUX.10</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X4Y18.I</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>gmii_rx_clk_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X4Y18.IOCLK</twSite><twDelType>Tbufcko_IOCLK</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>eth/bufio0</twComp><twBEL>eth/bufio0</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X27Y70.CLK0</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.093</twDelInfo><twComp>eth/rx_clk_io</twComp></twPathDel><twLogDel>1.281</twLogDel><twRouteDel>1.340</twRouteDel><twTotDel>2.621</twTotDel><twPctLog>48.9</twPctLog><twPctRoute>51.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: OFFSET = IN 2 ns VALID 3 ns BEFORE COMP &quot;gmii_rx_clk&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point eth/rxd_r_2 (ILOGIC_X27Y77.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="298"><twConstOffIn anchorID="299" twDataPathType="twDataPathMinDelay"><twSlack>0.611</twSlack><twSrc BELType="PAD">gmii_rxd&lt;2&gt;</twSrc><twDest BELType="FF">eth/rxd_r_2</twDest><twClkDel>1.716</twClkDel><twClkSrc>gmii_rx_clk</twClkSrc><twClkDest>eth/rxd_r&lt;2&gt;</twClkDest><twOff>1.000</twOff><twOffSrc>gmii_rxd&lt;2&gt;</twOffSrc><twOffDest>gmii_rx_clk</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>gmii_rxd&lt;2&gt;</twSrc><twDest BELType='FF'>eth/rxd_r_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>E16.PAD</twSrcSite><twPathDel><twSite>E16.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>gmii_rxd&lt;2&gt;</twComp><twBEL>gmii_rxd&lt;2&gt;</twBEL><twBEL>gmii_rxd_2_IBUF</twBEL><twBEL>ProtoComp680.IMUX.4</twBEL></twPathDel><twPathDel><twSite>IODELAY_X27Y77.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.090</twDelInfo><twComp>gmii_rxd_2_IBUF</twComp></twPathDel><twPathDel><twSite>IODELAY_X27Y77.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>eth/iodelgen[2].iodelay</twComp><twBEL>eth/iodelgen[2].iodelay</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X27Y77.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.005</twDelInfo><twComp>eth/gmii_rxd_del&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X27Y77.CLK0</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>eth/rxd_r&lt;2&gt;</twComp><twBEL>ProtoComp687.D2OFFBYP_SRC.2</twBEL><twBEL>eth/rxd_r_2</twBEL></twPathDel><twLogDel>1.257</twLogDel><twRouteDel>0.095</twRouteDel><twTotDel>1.352</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">eth/rx_clk_io</twDestClk><twPctLog>93.0</twPctLog><twPctRoute>7.0</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>gmii_rx_clk</twSrc><twDest BELType='FF'>eth/rxd_r_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>K15.PAD</twSrcSite><twPathDel><twSite>K15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>gmii_rx_clk</twComp><twBEL>gmii_rx_clk</twBEL><twBEL>gmii_rx_clk_IBUFG</twBEL><twBEL>ProtoComp680.IMUX.10</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X4Y18.I</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.214</twDelInfo><twComp>gmii_rx_clk_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X4Y18.IOCLK</twSite><twDelType>Tbufcko_IOCLK</twDelType><twDelInfo twEdge="twRising">0.109</twDelInfo><twComp>eth/bufio0</twComp><twBEL>eth/bufio0</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X27Y77.CLK0</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.506</twDelInfo><twComp>eth/rx_clk_io</twComp></twPathDel><twLogDel>0.996</twLogDel><twRouteDel>0.720</twRouteDel><twTotDel>1.716</twTotDel><twPctLog>58.0</twPctLog><twPctRoute>42.0</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point eth/rxd_r_5 (ILOGIC_X27Y76.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="300"><twConstOffIn anchorID="301" twDataPathType="twDataPathMinDelay"><twSlack>0.611</twSlack><twSrc BELType="PAD">gmii_rxd&lt;5&gt;</twSrc><twDest BELType="FF">eth/rxd_r_5</twDest><twClkDel>1.716</twClkDel><twClkSrc>gmii_rx_clk</twClkSrc><twClkDest>eth/rxd_r&lt;5&gt;</twClkDest><twOff>1.000</twOff><twOffSrc>gmii_rxd&lt;5&gt;</twOffSrc><twOffDest>gmii_rx_clk</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>gmii_rxd&lt;5&gt;</twSrc><twDest BELType='FF'>eth/rxd_r_5</twDest><twLogLvls>3</twLogLvls><twSrcSite>E18.PAD</twSrcSite><twPathDel><twSite>E18.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>gmii_rxd&lt;5&gt;</twComp><twBEL>gmii_rxd&lt;5&gt;</twBEL><twBEL>gmii_rxd_5_IBUF</twBEL><twBEL>ProtoComp680.IMUX.7</twBEL></twPathDel><twPathDel><twSite>IODELAY_X27Y76.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.090</twDelInfo><twComp>gmii_rxd_5_IBUF</twComp></twPathDel><twPathDel><twSite>IODELAY_X27Y76.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>eth/iodelgen[5].iodelay</twComp><twBEL>eth/iodelgen[5].iodelay</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X27Y76.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.005</twDelInfo><twComp>eth/gmii_rxd_del&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X27Y76.CLK0</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>eth/rxd_r&lt;5&gt;</twComp><twBEL>ProtoComp687.D2OFFBYP_SRC.5</twBEL><twBEL>eth/rxd_r_5</twBEL></twPathDel><twLogDel>1.257</twLogDel><twRouteDel>0.095</twRouteDel><twTotDel>1.352</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">eth/rx_clk_io</twDestClk><twPctLog>93.0</twPctLog><twPctRoute>7.0</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>gmii_rx_clk</twSrc><twDest BELType='FF'>eth/rxd_r_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>K15.PAD</twSrcSite><twPathDel><twSite>K15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>gmii_rx_clk</twComp><twBEL>gmii_rx_clk</twBEL><twBEL>gmii_rx_clk_IBUFG</twBEL><twBEL>ProtoComp680.IMUX.10</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X4Y18.I</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.214</twDelInfo><twComp>gmii_rx_clk_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X4Y18.IOCLK</twSite><twDelType>Tbufcko_IOCLK</twDelType><twDelInfo twEdge="twRising">0.109</twDelInfo><twComp>eth/bufio0</twComp><twBEL>eth/bufio0</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X27Y76.CLK0</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.506</twDelInfo><twComp>eth/rx_clk_io</twComp></twPathDel><twLogDel>0.996</twLogDel><twRouteDel>0.720</twRouteDel><twTotDel>1.716</twTotDel><twPctLog>58.0</twPctLog><twPctRoute>42.0</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point eth/rx_er_r (ILOGIC_X27Y72.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="302"><twConstOffIn anchorID="303" twDataPathType="twDataPathMinDelay"><twSlack>0.611</twSlack><twSrc BELType="PAD">gmii_rx_er</twSrc><twDest BELType="FF">eth/rx_er_r</twDest><twClkDel>1.716</twClkDel><twClkSrc>gmii_rx_clk</twClkSrc><twClkDest>eth/rx_er_r</twClkDest><twOff>1.000</twOff><twOffSrc>gmii_rx_er</twOffSrc><twOffDest>gmii_rx_clk</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>gmii_rx_er</twSrc><twDest BELType='FF'>eth/rx_er_r</twDest><twLogLvls>3</twLogLvls><twSrcSite>F18.PAD</twSrcSite><twPathDel><twSite>F18.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>gmii_rx_er</twComp><twBEL>gmii_rx_er</twBEL><twBEL>gmii_rx_er_IBUF</twBEL><twBEL>ProtoComp680.IMUX.16</twBEL></twPathDel><twPathDel><twSite>IODELAY_X27Y72.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.090</twDelInfo><twComp>gmii_rx_er_IBUF</twComp></twPathDel><twPathDel><twSite>IODELAY_X27Y72.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>eth/iodelay_er</twComp><twBEL>eth/iodelay_er</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X27Y72.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.005</twDelInfo><twComp>eth/gmii_rx_er_del</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X27Y72.CLK0</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>eth/rx_er_r</twComp><twBEL>ProtoComp687.D2OFFBYP_SRC.8</twBEL><twBEL>eth/rx_er_r</twBEL></twPathDel><twLogDel>1.257</twLogDel><twRouteDel>0.095</twRouteDel><twTotDel>1.352</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">eth/rx_clk_io</twDestClk><twPctLog>93.0</twPctLog><twPctRoute>7.0</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>gmii_rx_clk</twSrc><twDest BELType='FF'>eth/rx_er_r</twDest><twLogLvls>2</twLogLvls><twSrcSite>K15.PAD</twSrcSite><twPathDel><twSite>K15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>gmii_rx_clk</twComp><twBEL>gmii_rx_clk</twBEL><twBEL>gmii_rx_clk_IBUFG</twBEL><twBEL>ProtoComp680.IMUX.10</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X4Y18.I</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.214</twDelInfo><twComp>gmii_rx_clk_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X4Y18.IOCLK</twSite><twDelType>Tbufcko_IOCLK</twDelType><twDelInfo twEdge="twRising">0.109</twDelInfo><twComp>eth/bufio0</twComp><twBEL>eth/bufio0</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X27Y72.CLK0</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.506</twDelInfo><twComp>eth/rx_clk_io</twComp></twPathDel><twLogDel>0.996</twLogDel><twRouteDel>0.720</twRouteDel><twTotDel>1.716</twTotDel><twPctLog>58.0</twPctLog><twPctRoute>42.0</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConstRollupTable uID="4" anchorID="304"><twConstRollup name="TS_sysclk" fullName="TS_sysclk = PERIOD TIMEGRP &quot;tnm_sysclk&quot; 100 MHz HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="10.080" actualRollup="9.884" errors="1" errorRollup="0" items="6019" itemsRollup="91606"/><twConstRollup name="TS_clocks_clk_125_i" fullName="TS_clocks_clk_125_i = PERIOD TIMEGRP &quot;clocks_clk_125_i&quot; TS_sysclk * 1.25 HIGH         50%;" type="child" depth="1" requirement="8.000" prefType="period" actual="7.907" actualRollup="N/A" errors="0" errorRollup="0" items="47475" itemsRollup="0"/><twConstRollup name="TS_clocks_clk_ipb_i" fullName="TS_clocks_clk_ipb_i = PERIOD TIMEGRP &quot;clocks_clk_ipb_i&quot; TS_sysclk * 0.3125         HIGH 50%;" type="child" depth="1" requirement="32.000" prefType="period" actual="13.230" actualRollup="N/A" errors="0" errorRollup="0" items="30921" itemsRollup="0"/><twConstRollup name="TS_slaves_TDCchannels_PLLgen_clkout3" fullName="TS_slaves_TDCchannels_PLLgen_clkout3 = PERIOD TIMEGRP         &quot;slaves_TDCchannels_PLLgen_clkout3&quot; TS_sysclk * 3.2 PHASE 1.171875 ns         HIGH 50%;" type="child" depth="1" requirement="3.125" prefType="period" actual="1.730" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_slaves_TDCchannels_PLLgen_clkout1" fullName="TS_slaves_TDCchannels_PLLgen_clkout1 = PERIOD TIMEGRP         &quot;slaves_TDCchannels_PLLgen_clkout1&quot; TS_sysclk * 3.2 PHASE 0.390625 ns         HIGH 50%;" type="child" depth="1" requirement="3.125" prefType="period" actual="1.730" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_slaves_TDCchannels_PLLgen_clkout0" fullName="TS_slaves_TDCchannels_PLLgen_clkout0 = PERIOD TIMEGRP         &quot;slaves_TDCchannels_PLLgen_clkout0&quot; TS_sysclk * 3.2 HIGH 50%;" type="child" depth="1" requirement="3.125" prefType="period" actual="2.812" actualRollup="N/A" errors="0" errorRollup="0" items="18" itemsRollup="0"/><twConstRollup name="TS_slaves_TDCchannels_PLLgen_clkout4" fullName="TS_slaves_TDCchannels_PLLgen_clkout4 = PERIOD TIMEGRP         &quot;slaves_TDCchannels_PLLgen_clkout4&quot; TS_sysclk * 1.92 HIGH 50%;" type="child" depth="1" requirement="5.208" prefType="period" actual="4.953" actualRollup="N/A" errors="0" errorRollup="0" items="13192" itemsRollup="0"/><twConstRollup name="TS_slaves_TDCchannels_PLLgen_clkout2" fullName="TS_slaves_TDCchannels_PLLgen_clkout2 = PERIOD TIMEGRP         &quot;slaves_TDCchannels_PLLgen_clkout2&quot; TS_sysclk * 3.2 PHASE 0.78125 ns         HIGH 50%;" type="child" depth="1" requirement="3.125" prefType="period" actual="1.730" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="7" anchorID="305"><twConstRollup name="TS_GMII_RX_CLK" fullName="TS_GMII_RX_CLK = PERIOD TIMEGRP &quot;gmii_rx_clk&quot; 125 MHz HIGH 50%;" type="origin" depth="0" requirement="8.000" prefType="period" actual="6.822" actualRollup="1.059" errors="0" errorRollup="0" items="1797" itemsRollup="0"/><twConstRollup name="TS_eth_rx_clk_io" fullName="TS_eth_rx_clk_io = PERIOD TIMEGRP &quot;eth_rx_clk_io&quot; TS_GMII_RX_CLK HIGH 50%;" type="child" depth="1" requirement="8.000" prefType="period" actual="1.059" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="306">5</twUnmetConstCnt><twDataSheet anchorID="307" twNameLen="15"><twSUH2ClkList anchorID="308" twDestWidth="11" twPhaseWidth="13"><twDest>gmii_rx_clk</twDest><twSUH2Clk ><twSrc>gmii_rx_dv</twSrc><twSUHTime twInternalClk ="eth/rx_clk_io" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.680</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.389</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>gmii_rx_er</twSrc><twSUHTime twInternalClk ="eth/rx_clk_io" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.680</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.389</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>gmii_rxd&lt;0&gt;</twSrc><twSUHTime twInternalClk ="eth/rx_clk_io" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.685</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.384</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>gmii_rxd&lt;1&gt;</twSrc><twSUHTime twInternalClk ="eth/rx_clk_io" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.685</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.384</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>gmii_rxd&lt;2&gt;</twSrc><twSUHTime twInternalClk ="eth/rx_clk_io" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.680</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.389</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>gmii_rxd&lt;3&gt;</twSrc><twSUHTime twInternalClk ="eth/rx_clk_io" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.687</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.382</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>gmii_rxd&lt;4&gt;</twSrc><twSUHTime twInternalClk ="eth/rx_clk_io" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.682</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.387</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>gmii_rxd&lt;5&gt;</twSrc><twSUHTime twInternalClk ="eth/rx_clk_io" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.680</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.389</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>gmii_rxd&lt;6&gt;</twSrc><twSUHTime twInternalClk ="eth/rx_clk_io" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.682</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.387</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>gmii_rxd&lt;7&gt;</twSrc><twSUHTime twInternalClk ="eth/rx_clk_io" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.682</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.387</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twClk2OutList anchorID="309" twDestWidth="11" twPhaseWidth="6"><twSrc>sysclk</twSrc><twClk2Out  twOutPad = "gmii_tx_en" twMinTime = "9.223" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.179" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk125" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "gmii_tx_er" twMinTime = "9.284" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.238" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk125" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "gmii_txd&lt;0&gt;" twMinTime = "8.828" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.497" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk125" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "gmii_txd&lt;1&gt;" twMinTime = "8.951" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.657" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk125" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "gmii_txd&lt;2&gt;" twMinTime = "9.171" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.941" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk125" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "gmii_txd&lt;3&gt;" twMinTime = "8.552" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.038" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk125" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "gmii_txd&lt;4&gt;" twMinTime = "9.071" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.921" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk125" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "gmii_txd&lt;5&gt;" twMinTime = "8.648" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.213" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk125" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "gmii_txd&lt;6&gt;" twMinTime = "8.561" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.038" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk125" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "gmii_txd&lt;7&gt;" twMinTime = "8.647" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.221" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk125" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2SUList anchorID="310" twDestWidth="11"><twDest>gmii_rx_clk</twDest><twClk2SU><twSrc>gmii_rx_clk</twSrc><twRiseRise>6.822</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="311" twDestWidth="6"><twDest>sysclk</twDest><twClk2SU><twSrc>sysclk</twSrc><twRiseRise>13.230</twRiseRise><twRiseFall>1.406</twRiseFall></twClk2SU></twClk2SUList><twOffsetTables><twOffsetInTable anchorID="312" twDestWidth="11" twWorstWindow="2.076" twWorstSetup="1.687" twWorstHold="0.389" twWorstSetupSlack="0.313" twWorstHoldSlack="0.611" ><twConstName>OFFSET = IN 2 ns VALID 3 ns BEFORE COMP &quot;gmii_rx_clk&quot;;</twConstName><twOffInTblRow ><twSrc>gmii_rx_dv</twSrc><twSUHSlackTime twSetupSlack = "0.320" twHoldSlack = "0.611" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.680</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.389</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>gmii_rx_er</twSrc><twSUHSlackTime twSetupSlack = "0.320" twHoldSlack = "0.611" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.680</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.389</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>gmii_rxd&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.315" twHoldSlack = "0.616" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.685</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.384</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>gmii_rxd&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.315" twHoldSlack = "0.616" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.685</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.384</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>gmii_rxd&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.320" twHoldSlack = "0.611" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.680</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.389</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>gmii_rxd&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.313" twHoldSlack = "0.618" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.687</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.382</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>gmii_rxd&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.318" twHoldSlack = "0.613" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.682</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.387</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>gmii_rxd&lt;5&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.320" twHoldSlack = "0.611" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.680</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.389</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>gmii_rxd&lt;6&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.318" twHoldSlack = "0.613" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.682</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.387</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>gmii_rxd&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.318" twHoldSlack = "0.613" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.682</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.387</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetOutTable anchorID="313" twDestWidth="11" twMinSlack="-16.238" twMaxSlack="-15.038" twRelSkew="1.200" ><twConstName>TIMEGRP &quot;TG_gmii_tx&quot; OFFSET = OUT AFTER COMP &quot;sysclk&quot; REFERENCE_PIN BEL         &quot;gmii_gtx_clk&quot; &quot;RISING&quot;;</twConstName><twOffOutTblRow twOutPad = "gmii_tx_en" twSlack = "16.179" twMaxDelayCrnr="f" twMinDelay = "9.223" twMinDelayCrnr="t" twRelSkew = "1.141" ></twOffOutTblRow><twOffOutTblRow twOutPad = "gmii_tx_er" twSlack = "16.238" twMaxDelayCrnr="f" twMinDelay = "9.284" twMinDelayCrnr="t" twRelSkew = "1.200" ></twOffOutTblRow><twOffOutTblRow twOutPad = "gmii_txd&lt;0&gt;" twSlack = "15.497" twMaxDelayCrnr="f" twMinDelay = "8.828" twMinDelayCrnr="t" twRelSkew = "0.459" ></twOffOutTblRow><twOffOutTblRow twOutPad = "gmii_txd&lt;1&gt;" twSlack = "15.657" twMaxDelayCrnr="f" twMinDelay = "8.951" twMinDelayCrnr="t" twRelSkew = "0.619" ></twOffOutTblRow><twOffOutTblRow twOutPad = "gmii_txd&lt;2&gt;" twSlack = "15.941" twMaxDelayCrnr="f" twMinDelay = "9.171" twMinDelayCrnr="t" twRelSkew = "0.903" ></twOffOutTblRow><twOffOutTblRow twOutPad = "gmii_txd&lt;3&gt;" twSlack = "15.038" twMaxDelayCrnr="f" twMinDelay = "8.552" twMinDelayCrnr="t" twRelSkew = "0.000" ></twOffOutTblRow><twOffOutTblRow twOutPad = "gmii_txd&lt;4&gt;" twSlack = "15.921" twMaxDelayCrnr="f" twMinDelay = "9.071" twMinDelayCrnr="t" twRelSkew = "0.883" ></twOffOutTblRow><twOffOutTblRow twOutPad = "gmii_txd&lt;5&gt;" twSlack = "15.213" twMaxDelayCrnr="f" twMinDelay = "8.648" twMinDelayCrnr="t" twRelSkew = "0.175" ></twOffOutTblRow><twOffOutTblRow twOutPad = "gmii_txd&lt;6&gt;" twSlack = "15.038" twMaxDelayCrnr="f" twMinDelay = "8.561" twMinDelayCrnr="t" twRelSkew = "0.000" ></twOffOutTblRow><twOffOutTblRow twOutPad = "gmii_txd&lt;7&gt;" twSlack = "15.221" twMaxDelayCrnr="f" twMinDelay = "8.647" twMinDelayCrnr="t" twRelSkew = "0.183" ></twOffOutTblRow></twOffsetOutTable></twOffsetTables></twDataSheet><twWarn anchorID="314">WARNING:Timing:3379 - The REFERENCE_PIN gmii_gtx_clk on constraint TIMEGRP &quot;TG_gmii_tx&quot; OFFSET = OUT AFTER COMP &quot;sysclk&quot; REFERENCE_PIN BEL        &quot;gmii_gtx_clk&quot; &quot;RISING&quot;; was not included as part of analysis.  The REFERENCE_PIN keyword is being ignored.
</twWarn></twVerboseRpt></twBody><twSum anchorID="315"><twErrCnt>6</twErrCnt><twScore>985</twScore><twSetupScore>985</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>99646</twPathCnt><twNetCnt>3</twNetCnt><twConnCnt>25028</twConnCnt></twConstCov><twStats anchorID="316"><twMinPer>13.230</twMinPer><twFootnote number="1" /><twMaxFreq>75.586</twMaxFreq><twMaxFromToDel>1.995</twMaxFromToDel><twMaxNetSkew>0.260</twMaxNetSkew><twMinInBeforeClk>1.687</twMinInBeforeClk><twMaxOutBeforeClk>16.238</twMaxOutBeforeClk></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Mon Nov 14 14:21:00 2016 </twTimestamp></twFoot><twClientInfo anchorID="317"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 558 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
