<!-- HTML header for doxygen 1.9.1-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Zephyr API Documentation: include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="doxygen-awesome-darkmode-toggle.js"></script>
<script type="text/javascript" src="doxygen-awesome-zephyr.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only-darkmode-toggle.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-zephyr.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="logo.svg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Zephyr API Documentation
   &#160;<span id="projectnumber">3.0.0-rc3</span>
   </div>
   <div id="projectbrief">A Scalable Open Source RTOS</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('esp32s2-xtensa-intmux_8h.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">esp32s2-xtensa-intmux.h File Reference</div></div>
</div><!--header-->
<div class="contents">

<p><a href="esp32s2-xtensa-intmux_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ad000d08efc3e8a5fc56da537973a5cb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32s2-xtensa-intmux_8h.html#ad000d08efc3e8a5fc56da537973a5cb8">WIFI_MAC_INTR_SOURCE</a>&#160;&#160;&#160;0   /* WiFi MAC, level */</td></tr>
<tr class="separator:ad000d08efc3e8a5fc56da537973a5cb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfc935ef2963ee54b6a1f1279b4887ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32s2-xtensa-intmux_8h.html#abfc935ef2963ee54b6a1f1279b4887ff">WIFI_MAC_NMI_SOURCE</a>&#160;&#160;&#160;1   /* WiFi MAC, NMI, use if MAC needs fix in NMI */</td></tr>
<tr class="separator:abfc935ef2963ee54b6a1f1279b4887ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3cef5f23f39a396dec2a356f395ef69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32s2-xtensa-intmux_8h.html#af3cef5f23f39a396dec2a356f395ef69">WIFI_PWR_INTR_SOURCE</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:af3cef5f23f39a396dec2a356f395ef69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5383f7fa77bc12a8301c54e0dfb66306"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32s2-xtensa-intmux_8h.html#a5383f7fa77bc12a8301c54e0dfb66306">WIFI_BB_INTR_SOURCE</a>&#160;&#160;&#160;3   /* WiFi BB, level, we can do some calibartion */</td></tr>
<tr class="separator:a5383f7fa77bc12a8301c54e0dfb66306"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b48425e316b45db6f105daa6f2a0cff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32s2-xtensa-intmux_8h.html#a0b48425e316b45db6f105daa6f2a0cff">BT_MAC_INTR_SOURCE</a>&#160;&#160;&#160;4   /* will be cancelled */</td></tr>
<tr class="separator:a0b48425e316b45db6f105daa6f2a0cff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca3a7357f242a4e91269736de6545470"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32s2-xtensa-intmux_8h.html#aca3a7357f242a4e91269736de6545470">BT_BB_INTR_SOURCE</a>&#160;&#160;&#160;5   /* BB, level */</td></tr>
<tr class="separator:aca3a7357f242a4e91269736de6545470"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab404d2ab995f39616675330f6462dd19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32s2-xtensa-intmux_8h.html#ab404d2ab995f39616675330f6462dd19">BT_BB_NMI_SOURCE</a>&#160;&#160;&#160;6   /* BT BB, NMI, use if BB have bug to fix in NMI */</td></tr>
<tr class="separator:ab404d2ab995f39616675330f6462dd19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14017a5bb9744f9c32138dbdcc09a786"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32s2-xtensa-intmux_8h.html#a14017a5bb9744f9c32138dbdcc09a786">RWBT_INTR_SOURCE</a>&#160;&#160;&#160;7   /* RWBT, level */</td></tr>
<tr class="separator:a14017a5bb9744f9c32138dbdcc09a786"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cf7f44d512a2c0b215397ae4c37a4f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32s2-xtensa-intmux_8h.html#a8cf7f44d512a2c0b215397ae4c37a4f1">RWBLE_INTR_SOURCE</a>&#160;&#160;&#160;8   /* RWBLE, level */</td></tr>
<tr class="separator:a8cf7f44d512a2c0b215397ae4c37a4f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a445a79e81929641c372257f4018127f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32s2-xtensa-intmux_8h.html#a445a79e81929641c372257f4018127f6">RWBT_NMI_SOURCE</a>&#160;&#160;&#160;9   /* RWBT, NMI, use if RWBT has bug to fix in NMI */</td></tr>
<tr class="separator:a445a79e81929641c372257f4018127f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b9cef18112f398bd4ada544f3e2b5a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32s2-xtensa-intmux_8h.html#a3b9cef18112f398bd4ada544f3e2b5a0">RWBLE_NMI_SOURCE</a>&#160;&#160;&#160;10  /* RWBLE, NMI, use if RWBT has bug to fix in NMI */</td></tr>
<tr class="separator:a3b9cef18112f398bd4ada544f3e2b5a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24b7d137ebb32c58d60d5f84a3ce67db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32s2-xtensa-intmux_8h.html#a24b7d137ebb32c58d60d5f84a3ce67db">SLC0_INTR_SOURCE</a>&#160;&#160;&#160;11  /* SLC0, level */</td></tr>
<tr class="separator:a24b7d137ebb32c58d60d5f84a3ce67db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d8c7fb4a7206356ef7c7b41df4c1b7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32s2-xtensa-intmux_8h.html#a8d8c7fb4a7206356ef7c7b41df4c1b7b">SLC1_INTR_SOURCE</a>&#160;&#160;&#160;12  /* SLC1, level */</td></tr>
<tr class="separator:a8d8c7fb4a7206356ef7c7b41df4c1b7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa714005c0707aaf1ba5b4a033bcb8f81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32s2-xtensa-intmux_8h.html#aa714005c0707aaf1ba5b4a033bcb8f81">UHCI0_INTR_SOURCE</a>&#160;&#160;&#160;13  /* UHCI0, level */</td></tr>
<tr class="separator:aa714005c0707aaf1ba5b4a033bcb8f81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0837c2b982c45380cd89c136d5e9fb2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32s2-xtensa-intmux_8h.html#a0837c2b982c45380cd89c136d5e9fb2c">UHCI1_INTR_SOURCE</a>&#160;&#160;&#160;14  /* UHCI1, level */</td></tr>
<tr class="separator:a0837c2b982c45380cd89c136d5e9fb2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22bf10410f0b99b9fe398accf66c51b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32s2-xtensa-intmux_8h.html#a22bf10410f0b99b9fe398accf66c51b1">TG0_T0_LEVEL_INTR_SOURCE</a>&#160;&#160;&#160;15  /* TIMER_GROUP0, TIMER0, level */</td></tr>
<tr class="separator:a22bf10410f0b99b9fe398accf66c51b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a792cd371542eb8a60e4d381b168ae2b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32s2-xtensa-intmux_8h.html#a792cd371542eb8a60e4d381b168ae2b8">TG0_T1_LEVEL_INTR_SOURCE</a>&#160;&#160;&#160;16  /* TIMER_GROUP0, TIMER1, level */</td></tr>
<tr class="separator:a792cd371542eb8a60e4d381b168ae2b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc23d5890e9c8029e7d417291193a559"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32s2-xtensa-intmux_8h.html#afc23d5890e9c8029e7d417291193a559">TG0_WDT_LEVEL_INTR_SOURCE</a>&#160;&#160;&#160;17  /* TIMER_GROUP0, WATCHDOG, level */</td></tr>
<tr class="separator:afc23d5890e9c8029e7d417291193a559"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ab5e103356b484d48b68cbafa34d418"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32s2-xtensa-intmux_8h.html#a8ab5e103356b484d48b68cbafa34d418">TG0_LACT_LEVEL_INTR_SOURCE</a>&#160;&#160;&#160;18  /* TIMER_GROUP0, LACT, level */</td></tr>
<tr class="separator:a8ab5e103356b484d48b68cbafa34d418"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee34beaabe47713742eb7633bd8430e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32s2-xtensa-intmux_8h.html#aee34beaabe47713742eb7633bd8430e3">TG1_T0_LEVEL_INTR_SOURCE</a>&#160;&#160;&#160;19  /* TIMER_GROUP1, TIMER0, level */</td></tr>
<tr class="separator:aee34beaabe47713742eb7633bd8430e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41b4592783755438167ac4444adcaade"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32s2-xtensa-intmux_8h.html#a41b4592783755438167ac4444adcaade">TG1_T1_LEVEL_INTR_SOURCE</a>&#160;&#160;&#160;20  /* TIMER_GROUP1, TIMER1, level */</td></tr>
<tr class="separator:a41b4592783755438167ac4444adcaade"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68616a67d062b7e57dbe6dd59151b85c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32s2-xtensa-intmux_8h.html#a68616a67d062b7e57dbe6dd59151b85c">TG1_WDT_LEVEL_INTR_SOURCE</a>&#160;&#160;&#160;21  /* TIMER_GROUP1, WATCHDOG, level */</td></tr>
<tr class="separator:a68616a67d062b7e57dbe6dd59151b85c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3aeef6dc970aa8c6f7aec839835a384"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32s2-xtensa-intmux_8h.html#aa3aeef6dc970aa8c6f7aec839835a384">TG1_LACT_LEVEL_INTR_SOURCE</a>&#160;&#160;&#160;22  /* TIMER_GROUP1, LACT, level */</td></tr>
<tr class="separator:aa3aeef6dc970aa8c6f7aec839835a384"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64020d7c1f6557ef6da375f12acf68de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32s2-xtensa-intmux_8h.html#a64020d7c1f6557ef6da375f12acf68de">GPIO_INTR_SOURCE</a>&#160;&#160;&#160;23  /* interrupt of GPIO, level */</td></tr>
<tr class="separator:a64020d7c1f6557ef6da375f12acf68de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23e7de652ab586c903ec999aa8e77e4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32s2-xtensa-intmux_8h.html#a23e7de652ab586c903ec999aa8e77e4e">GPIO_NMI_SOURCE</a>&#160;&#160;&#160;24  /* interrupt of GPIO, NMI */</td></tr>
<tr class="separator:a23e7de652ab586c903ec999aa8e77e4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb98fcf1a9be6030f5ca87dea6675974"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32s2-xtensa-intmux_8h.html#afb98fcf1a9be6030f5ca87dea6675974">GPIO_INTR_SOURCE2</a>&#160;&#160;&#160;25  /* interrupt of GPIO, level */</td></tr>
<tr class="separator:afb98fcf1a9be6030f5ca87dea6675974"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad11e04bc97a0115966929013f06efa50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32s2-xtensa-intmux_8h.html#ad11e04bc97a0115966929013f06efa50">GPIO_NMI_SOURCE2</a>&#160;&#160;&#160;26  /* interrupt of GPIO, NMI */</td></tr>
<tr class="separator:ad11e04bc97a0115966929013f06efa50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b31ad0ece8c26e3e1600837bc1121bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32s2-xtensa-intmux_8h.html#a5b31ad0ece8c26e3e1600837bc1121bb">DEDICATED_GPIO_INTR_SOURCE</a>&#160;&#160;&#160;27  /* interrupt of dedicated GPIO, level */</td></tr>
<tr class="separator:a5b31ad0ece8c26e3e1600837bc1121bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47c9d4be8d21b6f389993db5dbe2883d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32s2-xtensa-intmux_8h.html#a47c9d4be8d21b6f389993db5dbe2883d">FROM_CPU_INTR0_SOURCE</a>&#160;&#160;&#160;28  /* int0 from a <a class="el" href="cache_8h.html#ad703205f9a4d4bb6af9c25257c23ce6d">CPU</a>, level */</td></tr>
<tr class="separator:a47c9d4be8d21b6f389993db5dbe2883d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f704a24d6d56f2e13aed56e86e8fb55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32s2-xtensa-intmux_8h.html#a2f704a24d6d56f2e13aed56e86e8fb55">FROM_CPU_INTR1_SOURCE</a>&#160;&#160;&#160;29  /* int1 from a <a class="el" href="cache_8h.html#ad703205f9a4d4bb6af9c25257c23ce6d">CPU</a>, level */</td></tr>
<tr class="separator:a2f704a24d6d56f2e13aed56e86e8fb55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a470d4f804a7ddb5d107f1cafe8f19308"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32s2-xtensa-intmux_8h.html#a470d4f804a7ddb5d107f1cafe8f19308">FROM_CPU_INTR2_SOURCE</a>&#160;&#160;&#160;30  /* int2 from a <a class="el" href="cache_8h.html#ad703205f9a4d4bb6af9c25257c23ce6d">CPU</a>, level, for DPORT Access */</td></tr>
<tr class="separator:a470d4f804a7ddb5d107f1cafe8f19308"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b8897c96de3f23e794440ef2ef2f523"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32s2-xtensa-intmux_8h.html#a0b8897c96de3f23e794440ef2ef2f523">FROM_CPU_INTR3_SOURCE</a>&#160;&#160;&#160;31  /* int3 from a <a class="el" href="cache_8h.html#ad703205f9a4d4bb6af9c25257c23ce6d">CPU</a>, level, for DPORT Access */</td></tr>
<tr class="separator:a0b8897c96de3f23e794440ef2ef2f523"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5779abc3d34c94cfad763d9ababebb9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32s2-xtensa-intmux_8h.html#a5779abc3d34c94cfad763d9ababebb9f">SPI1_INTR_SOURCE</a>&#160;&#160;&#160;32  /* SPI1, level, flash <a class="el" href="asm-macro-64-bit-gnu_8h.html#af16d2973cfd145a2ebdbf9528d5d9ae2">r</a>/w, do not use this */</td></tr>
<tr class="separator:a5779abc3d34c94cfad763d9ababebb9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5d10660472f10fae0d0511f254b696d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32s2-xtensa-intmux_8h.html#ac5d10660472f10fae0d0511f254b696d">SPI2_INTR_SOURCE</a>&#160;&#160;&#160;33  /* SPI2, level */</td></tr>
<tr class="separator:ac5d10660472f10fae0d0511f254b696d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95996e58c94e25db8b2d97de7595996f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32s2-xtensa-intmux_8h.html#a95996e58c94e25db8b2d97de7595996f">SPI3_INTR_SOURCE</a>&#160;&#160;&#160;34  /* SPI3, level */</td></tr>
<tr class="separator:a95996e58c94e25db8b2d97de7595996f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d41fd98988304b2ab82785c24140f8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32s2-xtensa-intmux_8h.html#a6d41fd98988304b2ab82785c24140f8d">I2S0_INTR_SOURCE</a>&#160;&#160;&#160;35  /* I2S0, level */</td></tr>
<tr class="separator:a6d41fd98988304b2ab82785c24140f8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b0877aad4fc7995be0cfb71fabb13a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32s2-xtensa-intmux_8h.html#a3b0877aad4fc7995be0cfb71fabb13a6">I2S1_INTR_SOURCE</a>&#160;&#160;&#160;36  /* I2S1, level */</td></tr>
<tr class="separator:a3b0877aad4fc7995be0cfb71fabb13a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4569e6b552e35100134e167cf11c7da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32s2-xtensa-intmux_8h.html#af4569e6b552e35100134e167cf11c7da">UART0_INTR_SOURCE</a>&#160;&#160;&#160;37  /* UART0, level */</td></tr>
<tr class="separator:af4569e6b552e35100134e167cf11c7da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6f7d29b71a32716058033727bd01dc2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32s2-xtensa-intmux_8h.html#ad6f7d29b71a32716058033727bd01dc2">UART1_INTR_SOURCE</a>&#160;&#160;&#160;38  /* UART1, level */</td></tr>
<tr class="separator:ad6f7d29b71a32716058033727bd01dc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a7728c85b344ae5f62684286519f647"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32s2-xtensa-intmux_8h.html#a4a7728c85b344ae5f62684286519f647">UART2_INTR_SOURCE</a>&#160;&#160;&#160;39  /* UART2, level */</td></tr>
<tr class="separator:a4a7728c85b344ae5f62684286519f647"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26ce888bf67587b5ab6392f2ea0157c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32s2-xtensa-intmux_8h.html#a26ce888bf67587b5ab6392f2ea0157c6">SDIO_HOST_INTR_SOURCE</a>&#160;&#160;&#160;40  /* SD/SDIO/MMC HOST, level */</td></tr>
<tr class="separator:a26ce888bf67587b5ab6392f2ea0157c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29ff03b184368e0a9ad6caf0cc9288ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32s2-xtensa-intmux_8h.html#a29ff03b184368e0a9ad6caf0cc9288ca">PWM0_INTR_SOURCE</a>&#160;&#160;&#160;41  /* PWM0, level, Reserved */</td></tr>
<tr class="separator:a29ff03b184368e0a9ad6caf0cc9288ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9a0099e8acba4831c68af88a073e31d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32s2-xtensa-intmux_8h.html#ab9a0099e8acba4831c68af88a073e31d">PWM1_INTR_SOURCE</a>&#160;&#160;&#160;42  /* PWM1, level, Reserved */</td></tr>
<tr class="separator:ab9a0099e8acba4831c68af88a073e31d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04211cd6f7671713ae845e451c5b008d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32s2-xtensa-intmux_8h.html#a04211cd6f7671713ae845e451c5b008d">PWM2_INTR_SOURCE</a>&#160;&#160;&#160;43  /* PWM2, level */</td></tr>
<tr class="separator:a04211cd6f7671713ae845e451c5b008d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95fc4f3d268322f0c0951f188f7eff11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32s2-xtensa-intmux_8h.html#a95fc4f3d268322f0c0951f188f7eff11">PWM3_INTR_SOURCE</a>&#160;&#160;&#160;44  /* PWM3, level */</td></tr>
<tr class="separator:a95fc4f3d268322f0c0951f188f7eff11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a296f3d252d30615dbaea32d61cba9214"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32s2-xtensa-intmux_8h.html#a296f3d252d30615dbaea32d61cba9214">LEDC_INTR_SOURCE</a>&#160;&#160;&#160;45  /* LED PWM, level */</td></tr>
<tr class="separator:a296f3d252d30615dbaea32d61cba9214"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf244ea4b63d912e0ce8d59795c79f9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32s2-xtensa-intmux_8h.html#aaf244ea4b63d912e0ce8d59795c79f9d">EFUSE_INTR_SOURCE</a>&#160;&#160;&#160;46  /* efuse, level, not likely to use */</td></tr>
<tr class="separator:aaf244ea4b63d912e0ce8d59795c79f9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a56673ee10a809fb2e75065d84b6f8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32s2-xtensa-intmux_8h.html#a3a56673ee10a809fb2e75065d84b6f8e">TWAI_INTR_SOURCE</a>&#160;&#160;&#160;47  /* twai, level */</td></tr>
<tr class="separator:a3a56673ee10a809fb2e75065d84b6f8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a020da508049560356d36ab9607bca9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32s2-xtensa-intmux_8h.html#a7a020da508049560356d36ab9607bca9">USB_INTR_SOURCE</a>&#160;&#160;&#160;48  /* interrupt of USB, level */</td></tr>
<tr class="separator:a7a020da508049560356d36ab9607bca9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80d2efc475574efe9250d0048a8a8c12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32s2-xtensa-intmux_8h.html#a80d2efc475574efe9250d0048a8a8c12">RTC_CORE_INTR_SOURCE</a>&#160;&#160;&#160;49  /* rtc core, level, include rtc watchdog */</td></tr>
<tr class="separator:a80d2efc475574efe9250d0048a8a8c12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6d02a2b0f009553a9e52e7842fa959d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32s2-xtensa-intmux_8h.html#ac6d02a2b0f009553a9e52e7842fa959d">RMT_INTR_SOURCE</a>&#160;&#160;&#160;50  /* remote controller, level */</td></tr>
<tr class="separator:ac6d02a2b0f009553a9e52e7842fa959d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfdc02f0268c6145e3ffd5221ce7152f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32s2-xtensa-intmux_8h.html#acfdc02f0268c6145e3ffd5221ce7152f">PCNT_INTR_SOURCE</a>&#160;&#160;&#160;51  /* pulse <a class="el" href="semaphore_2sys__sem_2src_2main_8c.html#a7624b580dc5672d7564cdc73212de784">count</a>, level */</td></tr>
<tr class="separator:acfdc02f0268c6145e3ffd5221ce7152f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a706aa628e14e55247d20c9853d76a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32s2-xtensa-intmux_8h.html#a7a706aa628e14e55247d20c9853d76a9">I2C_EXT0_INTR_SOURCE</a>&#160;&#160;&#160;52  /* I2C controller1, level */</td></tr>
<tr class="separator:a7a706aa628e14e55247d20c9853d76a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0e06a214b3990cb35fa4975e2a85e8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32s2-xtensa-intmux_8h.html#ac0e06a214b3990cb35fa4975e2a85e8e">I2C_EXT1_INTR_SOURCE</a>&#160;&#160;&#160;53  /* I2C controller0, level */</td></tr>
<tr class="separator:ac0e06a214b3990cb35fa4975e2a85e8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accd4889d9e375ba16ea00489e7115c30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32s2-xtensa-intmux_8h.html#accd4889d9e375ba16ea00489e7115c30">RSA_INTR_SOURCE</a>&#160;&#160;&#160;54  /* RSA accelerator, level */</td></tr>
<tr class="separator:accd4889d9e375ba16ea00489e7115c30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59f92ba6a2f4b3fa9454558f37ff3e24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32s2-xtensa-intmux_8h.html#a59f92ba6a2f4b3fa9454558f37ff3e24">SHA_INTR_SOURCE</a>&#160;&#160;&#160;55  /* interrupt of RSA accelerator, level */</td></tr>
<tr class="separator:a59f92ba6a2f4b3fa9454558f37ff3e24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad793803f54262a4dcf6b14140e9dc22b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32s2-xtensa-intmux_8h.html#ad793803f54262a4dcf6b14140e9dc22b">AES_INTR_SOURCE</a>&#160;&#160;&#160;56  /* interrupt of SHA accelerator, level */</td></tr>
<tr class="separator:ad793803f54262a4dcf6b14140e9dc22b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7036cef97de80d47ffbdeff6478ccbec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32s2-xtensa-intmux_8h.html#a7036cef97de80d47ffbdeff6478ccbec">SPI2_DMA_INTR_SOURCE</a>&#160;&#160;&#160;57  /* SPI2 DMA, level */</td></tr>
<tr class="separator:a7036cef97de80d47ffbdeff6478ccbec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1916307ca85215eb4c995bc4ae83eb50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32s2-xtensa-intmux_8h.html#a1916307ca85215eb4c995bc4ae83eb50">SPI3_DMA_INTR_SOURCE</a>&#160;&#160;&#160;58  /* interrupt of SPI3 DMA, level */</td></tr>
<tr class="separator:a1916307ca85215eb4c995bc4ae83eb50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a407bd79d5c36e715bcd21a64d8f77c04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32s2-xtensa-intmux_8h.html#a407bd79d5c36e715bcd21a64d8f77c04">WDT_INTR_SOURCE</a>&#160;&#160;&#160;59  /* will be cancelled */</td></tr>
<tr class="separator:a407bd79d5c36e715bcd21a64d8f77c04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f5fed8c34c9b971830ab3e083316271"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32s2-xtensa-intmux_8h.html#a9f5fed8c34c9b971830ab3e083316271">TIMER1_INTR_SOURCE</a>&#160;&#160;&#160;60  /* will be cancelled */</td></tr>
<tr class="separator:a9f5fed8c34c9b971830ab3e083316271"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a792de801f5e8339f61a381172782ee06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32s2-xtensa-intmux_8h.html#a792de801f5e8339f61a381172782ee06">TIMER2_INTR_SOURCE</a>&#160;&#160;&#160;61  /* will be cancelled */</td></tr>
<tr class="separator:a792de801f5e8339f61a381172782ee06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3930148480a70cd784d84618fcc6ca4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32s2-xtensa-intmux_8h.html#a3930148480a70cd784d84618fcc6ca4d">TG0_T0_EDGE_INTR_SOURCE</a>&#160;&#160;&#160;62  /* TIMER_GROUP0, TIMER0, EDGE */</td></tr>
<tr class="separator:a3930148480a70cd784d84618fcc6ca4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af32f59d8128f02c0b104adfd84a0e484"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32s2-xtensa-intmux_8h.html#af32f59d8128f02c0b104adfd84a0e484">TG0_T1_EDGE_INTR_SOURCE</a>&#160;&#160;&#160;63  /* TIMER_GROUP0, TIMER1, EDGE */</td></tr>
<tr class="separator:af32f59d8128f02c0b104adfd84a0e484"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f69896f6b8b308d948856e624fc8da6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32s2-xtensa-intmux_8h.html#a6f69896f6b8b308d948856e624fc8da6">TG0_WDT_EDGE_INTR_SOURCE</a>&#160;&#160;&#160;64  /* TIMER_GROUP0, WATCH DOG, EDGE */</td></tr>
<tr class="separator:a6f69896f6b8b308d948856e624fc8da6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf809080c506a114fe3b47d4d4911873"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32s2-xtensa-intmux_8h.html#aaf809080c506a114fe3b47d4d4911873">TG0_LACT_EDGE_INTR_SOURCE</a>&#160;&#160;&#160;65  /* TIMER_GROUP0, LACT, EDGE */</td></tr>
<tr class="separator:aaf809080c506a114fe3b47d4d4911873"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0470cb4879bd92a67e5bd71522c79894"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32s2-xtensa-intmux_8h.html#a0470cb4879bd92a67e5bd71522c79894">TG1_T0_EDGE_INTR_SOURCE</a>&#160;&#160;&#160;66  /* TIMER_GROUP1, TIMER0, EDGE */</td></tr>
<tr class="separator:a0470cb4879bd92a67e5bd71522c79894"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7315915335a06cbd3302b26eb5056ea1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32s2-xtensa-intmux_8h.html#a7315915335a06cbd3302b26eb5056ea1">TG1_T1_EDGE_INTR_SOURCE</a>&#160;&#160;&#160;67  /* TIMER_GROUP1, TIMER1, EDGE */</td></tr>
<tr class="separator:a7315915335a06cbd3302b26eb5056ea1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53372a881097f28f5c381879ad065796"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32s2-xtensa-intmux_8h.html#a53372a881097f28f5c381879ad065796">TG1_WDT_EDGE_INTR_SOURCE</a>&#160;&#160;&#160;68  /* TIMER_GROUP1, WATCHDOG, EDGE */</td></tr>
<tr class="separator:a53372a881097f28f5c381879ad065796"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4789654138f3c05bdf28370301971ade"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32s2-xtensa-intmux_8h.html#a4789654138f3c05bdf28370301971ade">TG1_LACT_EDGE_INTR_SOURCE</a>&#160;&#160;&#160;69  /* TIMER_GROUP0, LACT, EDGE */</td></tr>
<tr class="separator:a4789654138f3c05bdf28370301971ade"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc71e0e6d2e6ea7fc39d17297753e72e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32s2-xtensa-intmux_8h.html#abc71e0e6d2e6ea7fc39d17297753e72e">CACHE_IA_INTR_SOURCE</a>&#160;&#160;&#160;70  /* Cache Invalid Access, level */</td></tr>
<tr class="separator:abc71e0e6d2e6ea7fc39d17297753e72e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cb07c15412c22b4939bb5a1e782f6e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32s2-xtensa-intmux_8h.html#a4cb07c15412c22b4939bb5a1e782f6e7">SYSTIMER_TARGET0_EDGE_INTR_SOURCE</a>&#160;&#160;&#160;71  /* system <a class="el" href="test__sched__timeslice__and__lock_8c.html#a4ced20aea8a1e880c43f684a920b85da">timer</a> 0, edge */</td></tr>
<tr class="separator:a4cb07c15412c22b4939bb5a1e782f6e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ae5acb4be5a37cc87deb29ca61c8034"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32s2-xtensa-intmux_8h.html#a4ae5acb4be5a37cc87deb29ca61c8034">SYSTIMER_TARGET1_EDGE_INTR_SOURCE</a>&#160;&#160;&#160;72  /* system <a class="el" href="test__sched__timeslice__and__lock_8c.html#a4ced20aea8a1e880c43f684a920b85da">timer</a> 1, edge */</td></tr>
<tr class="separator:a4ae5acb4be5a37cc87deb29ca61c8034"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c07aba15f9a2e9bc4a97031a241b512"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32s2-xtensa-intmux_8h.html#a3c07aba15f9a2e9bc4a97031a241b512">SYSTIMER_TARGET2_EDGE_INTR_SOURCE</a>&#160;&#160;&#160;73  /* system <a class="el" href="test__sched__timeslice__and__lock_8c.html#a4ced20aea8a1e880c43f684a920b85da">timer</a> 2, edge */</td></tr>
<tr class="separator:a3c07aba15f9a2e9bc4a97031a241b512"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab627766f8e6b851882c42596d7df540c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32s2-xtensa-intmux_8h.html#ab627766f8e6b851882c42596d7df540c">ASSIST_DEBUG_INTR_SOURCE</a>&#160;&#160;&#160;74  /* Assist debug module, level */</td></tr>
<tr class="separator:ab627766f8e6b851882c42596d7df540c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7415869e67d460c0ed4c7e96810291a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32s2-xtensa-intmux_8h.html#aa7415869e67d460c0ed4c7e96810291a">PMS_PRO_IRAM0_ILG_INTR_SOURCE</a>&#160;&#160;&#160;75  /* illegal IRAM1 access, level */</td></tr>
<tr class="separator:aa7415869e67d460c0ed4c7e96810291a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ab3b2f26d6ce8bc8f9ea83ff4c3a900"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32s2-xtensa-intmux_8h.html#a7ab3b2f26d6ce8bc8f9ea83ff4c3a900">PMS_PRO_DRAM0_ILG_INTR_SOURCE</a>&#160;&#160;&#160;76  /* illegal DRAM0 access, level */</td></tr>
<tr class="separator:a7ab3b2f26d6ce8bc8f9ea83ff4c3a900"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf9bfdff3964eeacafede5571615bdd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32s2-xtensa-intmux_8h.html#acf9bfdff3964eeacafede5571615bdd6">PMS_PRO_DPORT_ILG_INTR_SOURCE</a>&#160;&#160;&#160;77  /* illegal DPORT access, level */</td></tr>
<tr class="separator:acf9bfdff3964eeacafede5571615bdd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4e4c60433d57d03b386d5bd9ab71370"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32s2-xtensa-intmux_8h.html#ab4e4c60433d57d03b386d5bd9ab71370">PMS_PRO_AHB_ILG_INTR_SOURCE</a>&#160;&#160;&#160;78  /* illegal AHB access, level */</td></tr>
<tr class="separator:ab4e4c60433d57d03b386d5bd9ab71370"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2491671f5770a21823adc01763af792"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32s2-xtensa-intmux_8h.html#ab2491671f5770a21823adc01763af792">PMS_PRO_CACHE_ILG_INTR_SOURCE</a>&#160;&#160;&#160;79  /* illegal CACHE access, level */</td></tr>
<tr class="separator:ab2491671f5770a21823adc01763af792"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c4f6388dd7312fdc4219cff984166a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32s2-xtensa-intmux_8h.html#a9c4f6388dd7312fdc4219cff984166a9">PMS_DMA_APB_I_ILG_INTR_SOURCE</a>&#160;&#160;&#160;80  /* illegal APB access, level */</td></tr>
<tr class="separator:a9c4f6388dd7312fdc4219cff984166a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d6a4e0e0994f8a55fd7ca4ce5a45399"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32s2-xtensa-intmux_8h.html#a8d6a4e0e0994f8a55fd7ca4ce5a45399">PMS_DMA_RX_I_ILG_INTR_SOURCE</a>&#160;&#160;&#160;81  /* illegal DMA RX access, level */</td></tr>
<tr class="separator:a8d6a4e0e0994f8a55fd7ca4ce5a45399"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac17e93da6a160da2d85a43d4ddc8289"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32s2-xtensa-intmux_8h.html#aac17e93da6a160da2d85a43d4ddc8289">PMS_DMA_TX_I_ILG_INTR_SOURCE</a>&#160;&#160;&#160;82  /* illegal DMA TX access, level */</td></tr>
<tr class="separator:aac17e93da6a160da2d85a43d4ddc8289"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36c488ff1605277f2772b1f80552f6ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32s2-xtensa-intmux_8h.html#a36c488ff1605277f2772b1f80552f6ac">SPI_MEM_REJECT_CACHE_INTR_SOURCE</a></td></tr>
<tr class="separator:a36c488ff1605277f2772b1f80552f6ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03fc7ea80cff3be1cdf02d5f97434c71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32s2-xtensa-intmux_8h.html#a03fc7ea80cff3be1cdf02d5f97434c71">DMA_COPY_INTR_SOURCE</a>&#160;&#160;&#160;84  /* DMA copy, level */</td></tr>
<tr class="separator:a03fc7ea80cff3be1cdf02d5f97434c71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f521721b77fef0f3c19bea05a12e850"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32s2-xtensa-intmux_8h.html#a9f521721b77fef0f3c19bea05a12e850">SPI4_DMA_INTR_SOURCE</a>&#160;&#160;&#160;85  /* SPI4 DMA, level */</td></tr>
<tr class="separator:a9f521721b77fef0f3c19bea05a12e850"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a334a2d6fa713f6df7c46c96465a2d6b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32s2-xtensa-intmux_8h.html#a334a2d6fa713f6df7c46c96465a2d6b9">SPI4_INTR_SOURCE</a>&#160;&#160;&#160;86  /* SPI4, level */</td></tr>
<tr class="separator:a334a2d6fa713f6df7c46c96465a2d6b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a344601acd9e077b22b5f2d2627d9032e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32s2-xtensa-intmux_8h.html#a344601acd9e077b22b5f2d2627d9032e">ICACHE_PRELOAD_INTR_SOURCE</a>&#160;&#160;&#160;87  /* ICache preload operation, level */</td></tr>
<tr class="separator:a344601acd9e077b22b5f2d2627d9032e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adecb822591c0c4bf063d67b2e74e9a40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32s2-xtensa-intmux_8h.html#adecb822591c0c4bf063d67b2e74e9a40">DCACHE_PRELOAD_INTR_SOURCE</a>&#160;&#160;&#160;88  /* DCache preload operation, level */</td></tr>
<tr class="separator:adecb822591c0c4bf063d67b2e74e9a40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68b408eb63057838c64c51718c5b1f7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32s2-xtensa-intmux_8h.html#a68b408eb63057838c64c51718c5b1f7f">APB_ADC_INTR_SOURCE</a>&#160;&#160;&#160;89  /* APB ADC, level */</td></tr>
<tr class="separator:a68b408eb63057838c64c51718c5b1f7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad81b659cea69558a9accb6cd9315b236"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32s2-xtensa-intmux_8h.html#ad81b659cea69558a9accb6cd9315b236">CRYPTO_DMA_INTR_SOURCE</a>&#160;&#160;&#160;90  /* encrypted DMA, level */</td></tr>
<tr class="separator:ad81b659cea69558a9accb6cd9315b236"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1334dc20d35277646113e699619d8856"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32s2-xtensa-intmux_8h.html#a1334dc20d35277646113e699619d8856">CPU_PERI_ERROR_INTR_SOURCE</a>&#160;&#160;&#160;91  /* <a class="el" href="cache_8h.html#ad703205f9a4d4bb6af9c25257c23ce6d">CPU</a> peripherals error, level */</td></tr>
<tr class="separator:a1334dc20d35277646113e699619d8856"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefeb2487d77e00408d4b7f2faa4f840f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32s2-xtensa-intmux_8h.html#aefeb2487d77e00408d4b7f2faa4f840f">APB_PERI_ERROR_INTR_SOURCE</a>&#160;&#160;&#160;92  /* APB peripherals error, level */</td></tr>
<tr class="separator:aefeb2487d77e00408d4b7f2faa4f840f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93a4db93be7bef5cdc22cc2854da84b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32s2-xtensa-intmux_8h.html#a93a4db93be7bef5cdc22cc2854da84b6">DCACHE_SYNC_INTR_SOURCE</a>&#160;&#160;&#160;93  /* <a class="el" href="test__stack__fail_8c.html#a4bb6fa6c719fd9021449009ab8befc04">data</a> cache sync done, level */</td></tr>
<tr class="separator:a93a4db93be7bef5cdc22cc2854da84b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8299c36b90f9e08bc421e527f69545bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32s2-xtensa-intmux_8h.html#a8299c36b90f9e08bc421e527f69545bb">ICACHE_SYNC_INTR_SOURCE</a>&#160;&#160;&#160;94  /* instruction cache sync done, level */</td></tr>
<tr class="separator:a8299c36b90f9e08bc421e527f69545bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad57b1f253283c9a65fd95631a11d9532"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32s2-xtensa-intmux_8h.html#ad57b1f253283c9a65fd95631a11d9532">MAX_INTR_SOURCE</a>&#160;&#160;&#160;95  /* total number of interrupt sources */</td></tr>
<tr class="separator:ad57b1f253283c9a65fd95631a11d9532"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ad793803f54262a4dcf6b14140e9dc22b" name="ad793803f54262a4dcf6b14140e9dc22b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad793803f54262a4dcf6b14140e9dc22b">&#9670;&nbsp;</a></span>AES_INTR_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_INTR_SOURCE&#160;&#160;&#160;56  /* interrupt of SHA accelerator, level */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a68b408eb63057838c64c51718c5b1f7f" name="a68b408eb63057838c64c51718c5b1f7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68b408eb63057838c64c51718c5b1f7f">&#9670;&nbsp;</a></span>APB_ADC_INTR_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define APB_ADC_INTR_SOURCE&#160;&#160;&#160;89  /* APB ADC, level */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aefeb2487d77e00408d4b7f2faa4f840f" name="aefeb2487d77e00408d4b7f2faa4f840f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aefeb2487d77e00408d4b7f2faa4f840f">&#9670;&nbsp;</a></span>APB_PERI_ERROR_INTR_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define APB_PERI_ERROR_INTR_SOURCE&#160;&#160;&#160;92  /* APB peripherals error, level */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab627766f8e6b851882c42596d7df540c" name="ab627766f8e6b851882c42596d7df540c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab627766f8e6b851882c42596d7df540c">&#9670;&nbsp;</a></span>ASSIST_DEBUG_INTR_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ASSIST_DEBUG_INTR_SOURCE&#160;&#160;&#160;74  /* Assist debug module, level */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aca3a7357f242a4e91269736de6545470" name="aca3a7357f242a4e91269736de6545470"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca3a7357f242a4e91269736de6545470">&#9670;&nbsp;</a></span>BT_BB_INTR_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BT_BB_INTR_SOURCE&#160;&#160;&#160;5   /* BB, level */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab404d2ab995f39616675330f6462dd19" name="ab404d2ab995f39616675330f6462dd19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab404d2ab995f39616675330f6462dd19">&#9670;&nbsp;</a></span>BT_BB_NMI_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BT_BB_NMI_SOURCE&#160;&#160;&#160;6   /* BT BB, NMI, use if BB have bug to fix in NMI */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0b48425e316b45db6f105daa6f2a0cff" name="a0b48425e316b45db6f105daa6f2a0cff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b48425e316b45db6f105daa6f2a0cff">&#9670;&nbsp;</a></span>BT_MAC_INTR_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BT_MAC_INTR_SOURCE&#160;&#160;&#160;4   /* will be cancelled */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abc71e0e6d2e6ea7fc39d17297753e72e" name="abc71e0e6d2e6ea7fc39d17297753e72e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc71e0e6d2e6ea7fc39d17297753e72e">&#9670;&nbsp;</a></span>CACHE_IA_INTR_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CACHE_IA_INTR_SOURCE&#160;&#160;&#160;70  /* Cache Invalid Access, level */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1334dc20d35277646113e699619d8856" name="a1334dc20d35277646113e699619d8856"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1334dc20d35277646113e699619d8856">&#9670;&nbsp;</a></span>CPU_PERI_ERROR_INTR_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_PERI_ERROR_INTR_SOURCE&#160;&#160;&#160;91  /* <a class="el" href="cache_8h.html#ad703205f9a4d4bb6af9c25257c23ce6d">CPU</a> peripherals error, level */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad81b659cea69558a9accb6cd9315b236" name="ad81b659cea69558a9accb6cd9315b236"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad81b659cea69558a9accb6cd9315b236">&#9670;&nbsp;</a></span>CRYPTO_DMA_INTR_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRYPTO_DMA_INTR_SOURCE&#160;&#160;&#160;90  /* encrypted DMA, level */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adecb822591c0c4bf063d67b2e74e9a40" name="adecb822591c0c4bf063d67b2e74e9a40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adecb822591c0c4bf063d67b2e74e9a40">&#9670;&nbsp;</a></span>DCACHE_PRELOAD_INTR_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DCACHE_PRELOAD_INTR_SOURCE&#160;&#160;&#160;88  /* DCache preload operation, level */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a93a4db93be7bef5cdc22cc2854da84b6" name="a93a4db93be7bef5cdc22cc2854da84b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93a4db93be7bef5cdc22cc2854da84b6">&#9670;&nbsp;</a></span>DCACHE_SYNC_INTR_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DCACHE_SYNC_INTR_SOURCE&#160;&#160;&#160;93  /* <a class="el" href="test__stack__fail_8c.html#a4bb6fa6c719fd9021449009ab8befc04">data</a> cache sync done, level */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5b31ad0ece8c26e3e1600837bc1121bb" name="a5b31ad0ece8c26e3e1600837bc1121bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b31ad0ece8c26e3e1600837bc1121bb">&#9670;&nbsp;</a></span>DEDICATED_GPIO_INTR_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEDICATED_GPIO_INTR_SOURCE&#160;&#160;&#160;27  /* interrupt of dedicated GPIO, level */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a03fc7ea80cff3be1cdf02d5f97434c71" name="a03fc7ea80cff3be1cdf02d5f97434c71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03fc7ea80cff3be1cdf02d5f97434c71">&#9670;&nbsp;</a></span>DMA_COPY_INTR_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_COPY_INTR_SOURCE&#160;&#160;&#160;84  /* DMA copy, level */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaf244ea4b63d912e0ce8d59795c79f9d" name="aaf244ea4b63d912e0ce8d59795c79f9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf244ea4b63d912e0ce8d59795c79f9d">&#9670;&nbsp;</a></span>EFUSE_INTR_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EFUSE_INTR_SOURCE&#160;&#160;&#160;46  /* efuse, level, not likely to use */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a47c9d4be8d21b6f389993db5dbe2883d" name="a47c9d4be8d21b6f389993db5dbe2883d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47c9d4be8d21b6f389993db5dbe2883d">&#9670;&nbsp;</a></span>FROM_CPU_INTR0_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FROM_CPU_INTR0_SOURCE&#160;&#160;&#160;28  /* int0 from a <a class="el" href="cache_8h.html#ad703205f9a4d4bb6af9c25257c23ce6d">CPU</a>, level */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2f704a24d6d56f2e13aed56e86e8fb55" name="a2f704a24d6d56f2e13aed56e86e8fb55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f704a24d6d56f2e13aed56e86e8fb55">&#9670;&nbsp;</a></span>FROM_CPU_INTR1_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FROM_CPU_INTR1_SOURCE&#160;&#160;&#160;29  /* int1 from a <a class="el" href="cache_8h.html#ad703205f9a4d4bb6af9c25257c23ce6d">CPU</a>, level */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a470d4f804a7ddb5d107f1cafe8f19308" name="a470d4f804a7ddb5d107f1cafe8f19308"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a470d4f804a7ddb5d107f1cafe8f19308">&#9670;&nbsp;</a></span>FROM_CPU_INTR2_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FROM_CPU_INTR2_SOURCE&#160;&#160;&#160;30  /* int2 from a <a class="el" href="cache_8h.html#ad703205f9a4d4bb6af9c25257c23ce6d">CPU</a>, level, for DPORT Access */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0b8897c96de3f23e794440ef2ef2f523" name="a0b8897c96de3f23e794440ef2ef2f523"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b8897c96de3f23e794440ef2ef2f523">&#9670;&nbsp;</a></span>FROM_CPU_INTR3_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FROM_CPU_INTR3_SOURCE&#160;&#160;&#160;31  /* int3 from a <a class="el" href="cache_8h.html#ad703205f9a4d4bb6af9c25257c23ce6d">CPU</a>, level, for DPORT Access */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a64020d7c1f6557ef6da375f12acf68de" name="a64020d7c1f6557ef6da375f12acf68de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64020d7c1f6557ef6da375f12acf68de">&#9670;&nbsp;</a></span>GPIO_INTR_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_INTR_SOURCE&#160;&#160;&#160;23  /* interrupt of GPIO, level */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afb98fcf1a9be6030f5ca87dea6675974" name="afb98fcf1a9be6030f5ca87dea6675974"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb98fcf1a9be6030f5ca87dea6675974">&#9670;&nbsp;</a></span>GPIO_INTR_SOURCE2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_INTR_SOURCE2&#160;&#160;&#160;25  /* interrupt of GPIO, level */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a23e7de652ab586c903ec999aa8e77e4e" name="a23e7de652ab586c903ec999aa8e77e4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23e7de652ab586c903ec999aa8e77e4e">&#9670;&nbsp;</a></span>GPIO_NMI_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_NMI_SOURCE&#160;&#160;&#160;24  /* interrupt of GPIO, NMI */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad11e04bc97a0115966929013f06efa50" name="ad11e04bc97a0115966929013f06efa50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad11e04bc97a0115966929013f06efa50">&#9670;&nbsp;</a></span>GPIO_NMI_SOURCE2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_NMI_SOURCE2&#160;&#160;&#160;26  /* interrupt of GPIO, NMI */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7a706aa628e14e55247d20c9853d76a9" name="a7a706aa628e14e55247d20c9853d76a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a706aa628e14e55247d20c9853d76a9">&#9670;&nbsp;</a></span>I2C_EXT0_INTR_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_EXT0_INTR_SOURCE&#160;&#160;&#160;52  /* I2C controller1, level */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac0e06a214b3990cb35fa4975e2a85e8e" name="ac0e06a214b3990cb35fa4975e2a85e8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0e06a214b3990cb35fa4975e2a85e8e">&#9670;&nbsp;</a></span>I2C_EXT1_INTR_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_EXT1_INTR_SOURCE&#160;&#160;&#160;53  /* I2C controller0, level */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6d41fd98988304b2ab82785c24140f8d" name="a6d41fd98988304b2ab82785c24140f8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d41fd98988304b2ab82785c24140f8d">&#9670;&nbsp;</a></span>I2S0_INTR_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S0_INTR_SOURCE&#160;&#160;&#160;35  /* I2S0, level */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3b0877aad4fc7995be0cfb71fabb13a6" name="a3b0877aad4fc7995be0cfb71fabb13a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b0877aad4fc7995be0cfb71fabb13a6">&#9670;&nbsp;</a></span>I2S1_INTR_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S1_INTR_SOURCE&#160;&#160;&#160;36  /* I2S1, level */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a344601acd9e077b22b5f2d2627d9032e" name="a344601acd9e077b22b5f2d2627d9032e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a344601acd9e077b22b5f2d2627d9032e">&#9670;&nbsp;</a></span>ICACHE_PRELOAD_INTR_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ICACHE_PRELOAD_INTR_SOURCE&#160;&#160;&#160;87  /* ICache preload operation, level */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8299c36b90f9e08bc421e527f69545bb" name="a8299c36b90f9e08bc421e527f69545bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8299c36b90f9e08bc421e527f69545bb">&#9670;&nbsp;</a></span>ICACHE_SYNC_INTR_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ICACHE_SYNC_INTR_SOURCE&#160;&#160;&#160;94  /* instruction cache sync done, level */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a296f3d252d30615dbaea32d61cba9214" name="a296f3d252d30615dbaea32d61cba9214"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a296f3d252d30615dbaea32d61cba9214">&#9670;&nbsp;</a></span>LEDC_INTR_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LEDC_INTR_SOURCE&#160;&#160;&#160;45  /* LED PWM, level */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad57b1f253283c9a65fd95631a11d9532" name="ad57b1f253283c9a65fd95631a11d9532"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad57b1f253283c9a65fd95631a11d9532">&#9670;&nbsp;</a></span>MAX_INTR_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MAX_INTR_SOURCE&#160;&#160;&#160;95  /* total number of interrupt sources */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acfdc02f0268c6145e3ffd5221ce7152f" name="acfdc02f0268c6145e3ffd5221ce7152f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfdc02f0268c6145e3ffd5221ce7152f">&#9670;&nbsp;</a></span>PCNT_INTR_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCNT_INTR_SOURCE&#160;&#160;&#160;51  /* pulse <a class="el" href="semaphore_2sys__sem_2src_2main_8c.html#a7624b580dc5672d7564cdc73212de784">count</a>, level */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9c4f6388dd7312fdc4219cff984166a9" name="a9c4f6388dd7312fdc4219cff984166a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c4f6388dd7312fdc4219cff984166a9">&#9670;&nbsp;</a></span>PMS_DMA_APB_I_ILG_INTR_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMS_DMA_APB_I_ILG_INTR_SOURCE&#160;&#160;&#160;80  /* illegal APB access, level */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8d6a4e0e0994f8a55fd7ca4ce5a45399" name="a8d6a4e0e0994f8a55fd7ca4ce5a45399"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d6a4e0e0994f8a55fd7ca4ce5a45399">&#9670;&nbsp;</a></span>PMS_DMA_RX_I_ILG_INTR_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMS_DMA_RX_I_ILG_INTR_SOURCE&#160;&#160;&#160;81  /* illegal DMA RX access, level */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aac17e93da6a160da2d85a43d4ddc8289" name="aac17e93da6a160da2d85a43d4ddc8289"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac17e93da6a160da2d85a43d4ddc8289">&#9670;&nbsp;</a></span>PMS_DMA_TX_I_ILG_INTR_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMS_DMA_TX_I_ILG_INTR_SOURCE&#160;&#160;&#160;82  /* illegal DMA TX access, level */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab4e4c60433d57d03b386d5bd9ab71370" name="ab4e4c60433d57d03b386d5bd9ab71370"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4e4c60433d57d03b386d5bd9ab71370">&#9670;&nbsp;</a></span>PMS_PRO_AHB_ILG_INTR_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMS_PRO_AHB_ILG_INTR_SOURCE&#160;&#160;&#160;78  /* illegal AHB access, level */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab2491671f5770a21823adc01763af792" name="ab2491671f5770a21823adc01763af792"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2491671f5770a21823adc01763af792">&#9670;&nbsp;</a></span>PMS_PRO_CACHE_ILG_INTR_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMS_PRO_CACHE_ILG_INTR_SOURCE&#160;&#160;&#160;79  /* illegal CACHE access, level */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acf9bfdff3964eeacafede5571615bdd6" name="acf9bfdff3964eeacafede5571615bdd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf9bfdff3964eeacafede5571615bdd6">&#9670;&nbsp;</a></span>PMS_PRO_DPORT_ILG_INTR_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMS_PRO_DPORT_ILG_INTR_SOURCE&#160;&#160;&#160;77  /* illegal DPORT access, level */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7ab3b2f26d6ce8bc8f9ea83ff4c3a900" name="a7ab3b2f26d6ce8bc8f9ea83ff4c3a900"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ab3b2f26d6ce8bc8f9ea83ff4c3a900">&#9670;&nbsp;</a></span>PMS_PRO_DRAM0_ILG_INTR_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMS_PRO_DRAM0_ILG_INTR_SOURCE&#160;&#160;&#160;76  /* illegal DRAM0 access, level */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa7415869e67d460c0ed4c7e96810291a" name="aa7415869e67d460c0ed4c7e96810291a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7415869e67d460c0ed4c7e96810291a">&#9670;&nbsp;</a></span>PMS_PRO_IRAM0_ILG_INTR_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMS_PRO_IRAM0_ILG_INTR_SOURCE&#160;&#160;&#160;75  /* illegal IRAM1 access, level */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a29ff03b184368e0a9ad6caf0cc9288ca" name="a29ff03b184368e0a9ad6caf0cc9288ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29ff03b184368e0a9ad6caf0cc9288ca">&#9670;&nbsp;</a></span>PWM0_INTR_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM0_INTR_SOURCE&#160;&#160;&#160;41  /* PWM0, level, Reserved */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab9a0099e8acba4831c68af88a073e31d" name="ab9a0099e8acba4831c68af88a073e31d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9a0099e8acba4831c68af88a073e31d">&#9670;&nbsp;</a></span>PWM1_INTR_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM1_INTR_SOURCE&#160;&#160;&#160;42  /* PWM1, level, Reserved */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a04211cd6f7671713ae845e451c5b008d" name="a04211cd6f7671713ae845e451c5b008d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04211cd6f7671713ae845e451c5b008d">&#9670;&nbsp;</a></span>PWM2_INTR_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM2_INTR_SOURCE&#160;&#160;&#160;43  /* PWM2, level */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a95fc4f3d268322f0c0951f188f7eff11" name="a95fc4f3d268322f0c0951f188f7eff11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95fc4f3d268322f0c0951f188f7eff11">&#9670;&nbsp;</a></span>PWM3_INTR_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM3_INTR_SOURCE&#160;&#160;&#160;44  /* PWM3, level */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac6d02a2b0f009553a9e52e7842fa959d" name="ac6d02a2b0f009553a9e52e7842fa959d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6d02a2b0f009553a9e52e7842fa959d">&#9670;&nbsp;</a></span>RMT_INTR_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RMT_INTR_SOURCE&#160;&#160;&#160;50  /* remote controller, level */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="accd4889d9e375ba16ea00489e7115c30" name="accd4889d9e375ba16ea00489e7115c30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#accd4889d9e375ba16ea00489e7115c30">&#9670;&nbsp;</a></span>RSA_INTR_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSA_INTR_SOURCE&#160;&#160;&#160;54  /* RSA accelerator, level */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a80d2efc475574efe9250d0048a8a8c12" name="a80d2efc475574efe9250d0048a8a8c12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80d2efc475574efe9250d0048a8a8c12">&#9670;&nbsp;</a></span>RTC_CORE_INTR_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_CORE_INTR_SOURCE&#160;&#160;&#160;49  /* rtc core, level, include rtc watchdog */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8cf7f44d512a2c0b215397ae4c37a4f1" name="a8cf7f44d512a2c0b215397ae4c37a4f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8cf7f44d512a2c0b215397ae4c37a4f1">&#9670;&nbsp;</a></span>RWBLE_INTR_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RWBLE_INTR_SOURCE&#160;&#160;&#160;8   /* RWBLE, level */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3b9cef18112f398bd4ada544f3e2b5a0" name="a3b9cef18112f398bd4ada544f3e2b5a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b9cef18112f398bd4ada544f3e2b5a0">&#9670;&nbsp;</a></span>RWBLE_NMI_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RWBLE_NMI_SOURCE&#160;&#160;&#160;10  /* RWBLE, NMI, use if RWBT has bug to fix in NMI */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a14017a5bb9744f9c32138dbdcc09a786" name="a14017a5bb9744f9c32138dbdcc09a786"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14017a5bb9744f9c32138dbdcc09a786">&#9670;&nbsp;</a></span>RWBT_INTR_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RWBT_INTR_SOURCE&#160;&#160;&#160;7   /* RWBT, level */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a445a79e81929641c372257f4018127f6" name="a445a79e81929641c372257f4018127f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a445a79e81929641c372257f4018127f6">&#9670;&nbsp;</a></span>RWBT_NMI_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RWBT_NMI_SOURCE&#160;&#160;&#160;9   /* RWBT, NMI, use if RWBT has bug to fix in NMI */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a26ce888bf67587b5ab6392f2ea0157c6" name="a26ce888bf67587b5ab6392f2ea0157c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26ce888bf67587b5ab6392f2ea0157c6">&#9670;&nbsp;</a></span>SDIO_HOST_INTR_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_HOST_INTR_SOURCE&#160;&#160;&#160;40  /* SD/SDIO/MMC HOST, level */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a59f92ba6a2f4b3fa9454558f37ff3e24" name="a59f92ba6a2f4b3fa9454558f37ff3e24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59f92ba6a2f4b3fa9454558f37ff3e24">&#9670;&nbsp;</a></span>SHA_INTR_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SHA_INTR_SOURCE&#160;&#160;&#160;55  /* interrupt of RSA accelerator, level */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a24b7d137ebb32c58d60d5f84a3ce67db" name="a24b7d137ebb32c58d60d5f84a3ce67db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24b7d137ebb32c58d60d5f84a3ce67db">&#9670;&nbsp;</a></span>SLC0_INTR_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SLC0_INTR_SOURCE&#160;&#160;&#160;11  /* SLC0, level */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8d8c7fb4a7206356ef7c7b41df4c1b7b" name="a8d8c7fb4a7206356ef7c7b41df4c1b7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d8c7fb4a7206356ef7c7b41df4c1b7b">&#9670;&nbsp;</a></span>SLC1_INTR_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SLC1_INTR_SOURCE&#160;&#160;&#160;12  /* SLC1, level */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5779abc3d34c94cfad763d9ababebb9f" name="a5779abc3d34c94cfad763d9ababebb9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5779abc3d34c94cfad763d9ababebb9f">&#9670;&nbsp;</a></span>SPI1_INTR_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_INTR_SOURCE&#160;&#160;&#160;32  /* SPI1, level, flash <a class="el" href="asm-macro-64-bit-gnu_8h.html#af16d2973cfd145a2ebdbf9528d5d9ae2">r</a>/w, do not use this */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7036cef97de80d47ffbdeff6478ccbec" name="a7036cef97de80d47ffbdeff6478ccbec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7036cef97de80d47ffbdeff6478ccbec">&#9670;&nbsp;</a></span>SPI2_DMA_INTR_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2_DMA_INTR_SOURCE&#160;&#160;&#160;57  /* SPI2 DMA, level */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac5d10660472f10fae0d0511f254b696d" name="ac5d10660472f10fae0d0511f254b696d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5d10660472f10fae0d0511f254b696d">&#9670;&nbsp;</a></span>SPI2_INTR_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2_INTR_SOURCE&#160;&#160;&#160;33  /* SPI2, level */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1916307ca85215eb4c995bc4ae83eb50" name="a1916307ca85215eb4c995bc4ae83eb50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1916307ca85215eb4c995bc4ae83eb50">&#9670;&nbsp;</a></span>SPI3_DMA_INTR_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI3_DMA_INTR_SOURCE&#160;&#160;&#160;58  /* interrupt of SPI3 DMA, level */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a95996e58c94e25db8b2d97de7595996f" name="a95996e58c94e25db8b2d97de7595996f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95996e58c94e25db8b2d97de7595996f">&#9670;&nbsp;</a></span>SPI3_INTR_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI3_INTR_SOURCE&#160;&#160;&#160;34  /* SPI3, level */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9f521721b77fef0f3c19bea05a12e850" name="a9f521721b77fef0f3c19bea05a12e850"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f521721b77fef0f3c19bea05a12e850">&#9670;&nbsp;</a></span>SPI4_DMA_INTR_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI4_DMA_INTR_SOURCE&#160;&#160;&#160;85  /* SPI4 DMA, level */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a334a2d6fa713f6df7c46c96465a2d6b9" name="a334a2d6fa713f6df7c46c96465a2d6b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a334a2d6fa713f6df7c46c96465a2d6b9">&#9670;&nbsp;</a></span>SPI4_INTR_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI4_INTR_SOURCE&#160;&#160;&#160;86  /* SPI4, level */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a36c488ff1605277f2772b1f80552f6ac" name="a36c488ff1605277f2772b1f80552f6ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36c488ff1605277f2772b1f80552f6ac">&#9670;&nbsp;</a></span>SPI_MEM_REJECT_CACHE_INTR_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_MEM_REJECT_CACHE_INTR_SOURCE</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">                                                 83  <span class="comment">/* SPI0 Cache access and</span></div>
<div class="line"><span class="comment">                                                 * SPI1 access rejected, level</span></div>
<div class="line"><span class="comment">                                                 */</span></div>
</div><!-- fragment -->
</div>
</div>
<a id="a4cb07c15412c22b4939bb5a1e782f6e7" name="a4cb07c15412c22b4939bb5a1e782f6e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4cb07c15412c22b4939bb5a1e782f6e7">&#9670;&nbsp;</a></span>SYSTIMER_TARGET0_EDGE_INTR_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSTIMER_TARGET0_EDGE_INTR_SOURCE&#160;&#160;&#160;71  /* system <a class="el" href="test__sched__timeslice__and__lock_8c.html#a4ced20aea8a1e880c43f684a920b85da">timer</a> 0, edge */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4ae5acb4be5a37cc87deb29ca61c8034" name="a4ae5acb4be5a37cc87deb29ca61c8034"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ae5acb4be5a37cc87deb29ca61c8034">&#9670;&nbsp;</a></span>SYSTIMER_TARGET1_EDGE_INTR_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSTIMER_TARGET1_EDGE_INTR_SOURCE&#160;&#160;&#160;72  /* system <a class="el" href="test__sched__timeslice__and__lock_8c.html#a4ced20aea8a1e880c43f684a920b85da">timer</a> 1, edge */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3c07aba15f9a2e9bc4a97031a241b512" name="a3c07aba15f9a2e9bc4a97031a241b512"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c07aba15f9a2e9bc4a97031a241b512">&#9670;&nbsp;</a></span>SYSTIMER_TARGET2_EDGE_INTR_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSTIMER_TARGET2_EDGE_INTR_SOURCE&#160;&#160;&#160;73  /* system <a class="el" href="test__sched__timeslice__and__lock_8c.html#a4ced20aea8a1e880c43f684a920b85da">timer</a> 2, edge */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaf809080c506a114fe3b47d4d4911873" name="aaf809080c506a114fe3b47d4d4911873"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf809080c506a114fe3b47d4d4911873">&#9670;&nbsp;</a></span>TG0_LACT_EDGE_INTR_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TG0_LACT_EDGE_INTR_SOURCE&#160;&#160;&#160;65  /* TIMER_GROUP0, LACT, EDGE */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8ab5e103356b484d48b68cbafa34d418" name="a8ab5e103356b484d48b68cbafa34d418"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ab5e103356b484d48b68cbafa34d418">&#9670;&nbsp;</a></span>TG0_LACT_LEVEL_INTR_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TG0_LACT_LEVEL_INTR_SOURCE&#160;&#160;&#160;18  /* TIMER_GROUP0, LACT, level */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3930148480a70cd784d84618fcc6ca4d" name="a3930148480a70cd784d84618fcc6ca4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3930148480a70cd784d84618fcc6ca4d">&#9670;&nbsp;</a></span>TG0_T0_EDGE_INTR_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TG0_T0_EDGE_INTR_SOURCE&#160;&#160;&#160;62  /* TIMER_GROUP0, TIMER0, EDGE */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a22bf10410f0b99b9fe398accf66c51b1" name="a22bf10410f0b99b9fe398accf66c51b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22bf10410f0b99b9fe398accf66c51b1">&#9670;&nbsp;</a></span>TG0_T0_LEVEL_INTR_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TG0_T0_LEVEL_INTR_SOURCE&#160;&#160;&#160;15  /* TIMER_GROUP0, TIMER0, level */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af32f59d8128f02c0b104adfd84a0e484" name="af32f59d8128f02c0b104adfd84a0e484"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af32f59d8128f02c0b104adfd84a0e484">&#9670;&nbsp;</a></span>TG0_T1_EDGE_INTR_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TG0_T1_EDGE_INTR_SOURCE&#160;&#160;&#160;63  /* TIMER_GROUP0, TIMER1, EDGE */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a792cd371542eb8a60e4d381b168ae2b8" name="a792cd371542eb8a60e4d381b168ae2b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a792cd371542eb8a60e4d381b168ae2b8">&#9670;&nbsp;</a></span>TG0_T1_LEVEL_INTR_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TG0_T1_LEVEL_INTR_SOURCE&#160;&#160;&#160;16  /* TIMER_GROUP0, TIMER1, level */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6f69896f6b8b308d948856e624fc8da6" name="a6f69896f6b8b308d948856e624fc8da6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f69896f6b8b308d948856e624fc8da6">&#9670;&nbsp;</a></span>TG0_WDT_EDGE_INTR_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TG0_WDT_EDGE_INTR_SOURCE&#160;&#160;&#160;64  /* TIMER_GROUP0, WATCH DOG, EDGE */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afc23d5890e9c8029e7d417291193a559" name="afc23d5890e9c8029e7d417291193a559"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc23d5890e9c8029e7d417291193a559">&#9670;&nbsp;</a></span>TG0_WDT_LEVEL_INTR_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TG0_WDT_LEVEL_INTR_SOURCE&#160;&#160;&#160;17  /* TIMER_GROUP0, WATCHDOG, level */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4789654138f3c05bdf28370301971ade" name="a4789654138f3c05bdf28370301971ade"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4789654138f3c05bdf28370301971ade">&#9670;&nbsp;</a></span>TG1_LACT_EDGE_INTR_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TG1_LACT_EDGE_INTR_SOURCE&#160;&#160;&#160;69  /* TIMER_GROUP0, LACT, EDGE */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa3aeef6dc970aa8c6f7aec839835a384" name="aa3aeef6dc970aa8c6f7aec839835a384"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3aeef6dc970aa8c6f7aec839835a384">&#9670;&nbsp;</a></span>TG1_LACT_LEVEL_INTR_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TG1_LACT_LEVEL_INTR_SOURCE&#160;&#160;&#160;22  /* TIMER_GROUP1, LACT, level */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0470cb4879bd92a67e5bd71522c79894" name="a0470cb4879bd92a67e5bd71522c79894"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0470cb4879bd92a67e5bd71522c79894">&#9670;&nbsp;</a></span>TG1_T0_EDGE_INTR_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TG1_T0_EDGE_INTR_SOURCE&#160;&#160;&#160;66  /* TIMER_GROUP1, TIMER0, EDGE */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aee34beaabe47713742eb7633bd8430e3" name="aee34beaabe47713742eb7633bd8430e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee34beaabe47713742eb7633bd8430e3">&#9670;&nbsp;</a></span>TG1_T0_LEVEL_INTR_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TG1_T0_LEVEL_INTR_SOURCE&#160;&#160;&#160;19  /* TIMER_GROUP1, TIMER0, level */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7315915335a06cbd3302b26eb5056ea1" name="a7315915335a06cbd3302b26eb5056ea1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7315915335a06cbd3302b26eb5056ea1">&#9670;&nbsp;</a></span>TG1_T1_EDGE_INTR_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TG1_T1_EDGE_INTR_SOURCE&#160;&#160;&#160;67  /* TIMER_GROUP1, TIMER1, EDGE */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a41b4592783755438167ac4444adcaade" name="a41b4592783755438167ac4444adcaade"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41b4592783755438167ac4444adcaade">&#9670;&nbsp;</a></span>TG1_T1_LEVEL_INTR_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TG1_T1_LEVEL_INTR_SOURCE&#160;&#160;&#160;20  /* TIMER_GROUP1, TIMER1, level */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a53372a881097f28f5c381879ad065796" name="a53372a881097f28f5c381879ad065796"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53372a881097f28f5c381879ad065796">&#9670;&nbsp;</a></span>TG1_WDT_EDGE_INTR_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TG1_WDT_EDGE_INTR_SOURCE&#160;&#160;&#160;68  /* TIMER_GROUP1, WATCHDOG, EDGE */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a68616a67d062b7e57dbe6dd59151b85c" name="a68616a67d062b7e57dbe6dd59151b85c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68616a67d062b7e57dbe6dd59151b85c">&#9670;&nbsp;</a></span>TG1_WDT_LEVEL_INTR_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TG1_WDT_LEVEL_INTR_SOURCE&#160;&#160;&#160;21  /* TIMER_GROUP1, WATCHDOG, level */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9f5fed8c34c9b971830ab3e083316271" name="a9f5fed8c34c9b971830ab3e083316271"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f5fed8c34c9b971830ab3e083316271">&#9670;&nbsp;</a></span>TIMER1_INTR_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER1_INTR_SOURCE&#160;&#160;&#160;60  /* will be cancelled */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a792de801f5e8339f61a381172782ee06" name="a792de801f5e8339f61a381172782ee06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a792de801f5e8339f61a381172782ee06">&#9670;&nbsp;</a></span>TIMER2_INTR_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER2_INTR_SOURCE&#160;&#160;&#160;61  /* will be cancelled */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3a56673ee10a809fb2e75065d84b6f8e" name="a3a56673ee10a809fb2e75065d84b6f8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a56673ee10a809fb2e75065d84b6f8e">&#9670;&nbsp;</a></span>TWAI_INTR_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWAI_INTR_SOURCE&#160;&#160;&#160;47  /* twai, level */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af4569e6b552e35100134e167cf11c7da" name="af4569e6b552e35100134e167cf11c7da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4569e6b552e35100134e167cf11c7da">&#9670;&nbsp;</a></span>UART0_INTR_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_INTR_SOURCE&#160;&#160;&#160;37  /* UART0, level */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad6f7d29b71a32716058033727bd01dc2" name="ad6f7d29b71a32716058033727bd01dc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6f7d29b71a32716058033727bd01dc2">&#9670;&nbsp;</a></span>UART1_INTR_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_INTR_SOURCE&#160;&#160;&#160;38  /* UART1, level */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4a7728c85b344ae5f62684286519f647" name="a4a7728c85b344ae5f62684286519f647"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a7728c85b344ae5f62684286519f647">&#9670;&nbsp;</a></span>UART2_INTR_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_INTR_SOURCE&#160;&#160;&#160;39  /* UART2, level */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa714005c0707aaf1ba5b4a033bcb8f81" name="aa714005c0707aaf1ba5b4a033bcb8f81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa714005c0707aaf1ba5b4a033bcb8f81">&#9670;&nbsp;</a></span>UHCI0_INTR_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UHCI0_INTR_SOURCE&#160;&#160;&#160;13  /* UHCI0, level */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0837c2b982c45380cd89c136d5e9fb2c" name="a0837c2b982c45380cd89c136d5e9fb2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0837c2b982c45380cd89c136d5e9fb2c">&#9670;&nbsp;</a></span>UHCI1_INTR_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UHCI1_INTR_SOURCE&#160;&#160;&#160;14  /* UHCI1, level */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7a020da508049560356d36ab9607bca9" name="a7a020da508049560356d36ab9607bca9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a020da508049560356d36ab9607bca9">&#9670;&nbsp;</a></span>USB_INTR_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_INTR_SOURCE&#160;&#160;&#160;48  /* interrupt of USB, level */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a407bd79d5c36e715bcd21a64d8f77c04" name="a407bd79d5c36e715bcd21a64d8f77c04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a407bd79d5c36e715bcd21a64d8f77c04">&#9670;&nbsp;</a></span>WDT_INTR_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDT_INTR_SOURCE&#160;&#160;&#160;59  /* will be cancelled */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5383f7fa77bc12a8301c54e0dfb66306" name="a5383f7fa77bc12a8301c54e0dfb66306"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5383f7fa77bc12a8301c54e0dfb66306">&#9670;&nbsp;</a></span>WIFI_BB_INTR_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WIFI_BB_INTR_SOURCE&#160;&#160;&#160;3   /* WiFi BB, level, we can do some calibartion */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad000d08efc3e8a5fc56da537973a5cb8" name="ad000d08efc3e8a5fc56da537973a5cb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad000d08efc3e8a5fc56da537973a5cb8">&#9670;&nbsp;</a></span>WIFI_MAC_INTR_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WIFI_MAC_INTR_SOURCE&#160;&#160;&#160;0   /* WiFi MAC, level */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abfc935ef2963ee54b6a1f1279b4887ff" name="abfc935ef2963ee54b6a1f1279b4887ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abfc935ef2963ee54b6a1f1279b4887ff">&#9670;&nbsp;</a></span>WIFI_MAC_NMI_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WIFI_MAC_NMI_SOURCE&#160;&#160;&#160;1   /* WiFi MAC, NMI, use if MAC needs fix in NMI */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af3cef5f23f39a396dec2a356f395ef69" name="af3cef5f23f39a396dec2a356f395ef69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3cef5f23f39a396dec2a356f395ef69">&#9670;&nbsp;</a></span>WIFI_PWR_INTR_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WIFI_PWR_INTR_SOURCE&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.9.1-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_c362cd02474cda6de4df60a60d7abf79.html">dt-bindings</a></li><li class="navelem"><a class="el" href="dir_bc4cb1fbacbbbd7416b53130b5f1fd69.html">interrupt-controller</a></li><li class="navelem"><a class="el" href="esp32s2-xtensa-intmux_8h.html">esp32s2-xtensa-intmux.h</a></li>
    <li class="footer">Generated on Mon Feb 21 2022 04:59:40 for Zephyr API Documentation by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.2 </li>
  </ul>
</div>
<script type="text/javascript">
  $(function() {
    toggleButton = document.createElement('doxygen-awesome-dark-mode-toggle')
    toggleButton.title = "Toggle Light/Dark Mode"
    $(document).ready(function(){
      document.getElementById("MSearchBox").parentNode.appendChild(toggleButton)
    })
    // every resize will remove the button, which is why it has to be added again:
    $(window).resize(function(){
      document.getElementById("MSearchBox").parentNode.appendChild(toggleButton)
    })
  })
</script>
</body>
</html>
