/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [5:0] _00_;
  reg [2:0] _01_;
  reg [2:0] _02_;
  reg [10:0] _03_;
  wire [17:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [35:0] celloutsig_0_11z;
  wire [10:0] celloutsig_0_12z;
  wire [5:0] celloutsig_0_13z;
  wire [7:0] celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire [4:0] celloutsig_0_17z;
  wire [7:0] celloutsig_0_18z;
  wire [9:0] celloutsig_0_19z;
  wire [14:0] celloutsig_0_1z;
  wire [10:0] celloutsig_0_20z;
  wire [3:0] celloutsig_0_21z;
  wire [7:0] celloutsig_0_22z;
  wire [5:0] celloutsig_0_23z;
  wire [2:0] celloutsig_0_24z;
  wire [5:0] celloutsig_0_25z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [5:0] celloutsig_0_32z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [4:0] celloutsig_0_3z;
  wire [3:0] celloutsig_0_40z;
  wire [2:0] celloutsig_0_44z;
  wire [7:0] celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire [9:0] celloutsig_0_50z;
  wire [10:0] celloutsig_0_5z;
  wire [6:0] celloutsig_0_73z;
  wire [9:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [12:0] celloutsig_0_92z;
  wire celloutsig_0_93z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [17:0] celloutsig_1_10z;
  wire [4:0] celloutsig_1_12z;
  wire [8:0] celloutsig_1_18z;
  wire [23:0] celloutsig_1_19z;
  wire [11:0] celloutsig_1_1z;
  wire [11:0] celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire [9:0] celloutsig_1_4z;
  wire [6:0] celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire [10:0] celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_28z = ~(celloutsig_0_14z[3] ^ celloutsig_0_2z);
  assign celloutsig_0_29z = ~(celloutsig_0_16z[0] ^ celloutsig_0_24z[1]);
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[64])
    if (!clkin_data[64]) _00_ <= 6'h00;
    else _00_ <= celloutsig_0_50z[5:0];
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[64])
    if (!clkin_data[64]) _02_ <= 3'h0;
    else _02_ <= in_data[9:7];
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[64])
    if (clkin_data[64]) _01_ <= 3'h0;
    else _01_ <= celloutsig_0_11z[20:18];
  always_ff @(posedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _03_ <= 11'h000;
    else _03_ <= { celloutsig_1_8z[8:4], celloutsig_1_7z, celloutsig_1_7z };
  assign celloutsig_0_4z = { celloutsig_0_2z, celloutsig_0_1z } == { celloutsig_0_0z[11:1], celloutsig_0_3z };
  assign celloutsig_0_9z = celloutsig_0_0z[14:3] == { celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_2z };
  assign celloutsig_0_10z = { celloutsig_0_0z[7:3], _02_, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_2z } == { celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_0_36z = { celloutsig_0_17z[3:2], celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_28z } == { celloutsig_0_32z[5:2], celloutsig_0_4z };
  assign celloutsig_0_8z = ! { celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_0_93z = ! _01_;
  assign celloutsig_1_0z = ! in_data[110:105];
  assign celloutsig_0_2z = ! celloutsig_0_1z;
  assign celloutsig_0_35z = ! { celloutsig_0_14z[4:2], celloutsig_0_24z, celloutsig_0_21z, celloutsig_0_12z };
  assign celloutsig_0_92z = { _00_[4:2], celloutsig_0_15z, celloutsig_0_73z } * { celloutsig_0_29z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_1_10z = { celloutsig_1_1z[3:2], celloutsig_1_4z, celloutsig_1_3z } * { celloutsig_1_2z[4:3], celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_12z = _03_[4:0] * celloutsig_1_10z[6:2];
  assign celloutsig_0_17z = celloutsig_0_1z[10:6] * celloutsig_0_3z;
  assign celloutsig_0_20z = { celloutsig_0_7z[7:0], celloutsig_0_16z } * celloutsig_0_5z;
  assign celloutsig_0_0z = ~ in_data[79:62];
  assign celloutsig_0_50z = ~ { celloutsig_0_22z[6], celloutsig_0_17z, celloutsig_0_21z };
  assign celloutsig_0_7z = ~ { in_data[66:63], celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_1_1z = ~ in_data[179:168];
  assign celloutsig_1_2z = ~ { celloutsig_1_1z[11:1], celloutsig_1_0z };
  assign celloutsig_0_16z = ~ { _02_[1:0], celloutsig_0_10z };
  assign celloutsig_0_21z = ~ celloutsig_0_17z[4:1];
  assign celloutsig_0_22z = ~ { celloutsig_0_18z[6:0], celloutsig_0_4z };
  assign celloutsig_0_23z = ~ celloutsig_0_7z[7:2];
  assign celloutsig_0_32z = ~ { celloutsig_0_25z[2:1], celloutsig_0_10z, celloutsig_0_16z };
  assign celloutsig_0_40z = celloutsig_0_17z[4:1] >> { celloutsig_0_20z[9:7], celloutsig_0_36z };
  assign celloutsig_1_19z = { celloutsig_1_4z[7:2], celloutsig_1_10z } >> { celloutsig_1_10z[13:4], celloutsig_1_18z, celloutsig_1_12z };
  assign celloutsig_0_12z = celloutsig_0_0z[16:6] >> celloutsig_0_1z[13:3];
  assign celloutsig_0_3z = { celloutsig_0_1z[8:6], celloutsig_0_2z, celloutsig_0_2z } >> celloutsig_0_0z[12:8];
  assign celloutsig_0_44z = celloutsig_0_40z[3:1] << celloutsig_0_0z[13:11];
  assign celloutsig_0_47z = { celloutsig_0_11z[4], celloutsig_0_11z[20], celloutsig_0_13z } << { celloutsig_0_25z[3], celloutsig_0_8z, celloutsig_0_44z, celloutsig_0_4z, celloutsig_0_35z, celloutsig_0_35z };
  assign celloutsig_0_73z = celloutsig_0_5z[9:3] << celloutsig_0_47z[6:0];
  assign celloutsig_1_4z = in_data[132:123] << { in_data[189:187], celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_6z = celloutsig_1_1z[7:1] << celloutsig_1_2z[8:2];
  assign celloutsig_1_7z = celloutsig_1_6z[5:3] << in_data[183:181];
  assign celloutsig_0_19z = { celloutsig_0_8z, celloutsig_0_14z, celloutsig_0_8z } << { in_data[43:39], celloutsig_0_3z };
  assign celloutsig_1_8z = { celloutsig_1_3z[4], celloutsig_1_4z } >> { celloutsig_1_1z[8:0], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_1z = celloutsig_0_0z[16:2] >> in_data[33:19];
  assign celloutsig_1_18z = celloutsig_1_10z[10:2] >> celloutsig_1_1z[10:2];
  assign celloutsig_0_13z = celloutsig_0_5z[10:5] >> celloutsig_0_11z[24:19];
  assign celloutsig_0_14z = { celloutsig_0_11z[13:7], celloutsig_0_10z } >> celloutsig_0_0z[12:5];
  assign celloutsig_0_15z = celloutsig_0_14z[2:0] >> { celloutsig_0_11z[28:27], celloutsig_0_8z };
  assign celloutsig_0_18z = { celloutsig_0_17z, celloutsig_0_16z } >> { celloutsig_0_7z[7:3], celloutsig_0_16z };
  assign celloutsig_0_24z = celloutsig_0_19z[2:0] >> celloutsig_0_23z[2:0];
  assign celloutsig_0_5z = { celloutsig_0_3z[3:0], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_2z } <<< celloutsig_0_1z[11:1];
  assign celloutsig_1_3z = celloutsig_1_1z[6:1] <<< celloutsig_1_2z[11:6];
  assign celloutsig_0_25z = celloutsig_0_22z[7:2] <<< { celloutsig_0_7z[7:5], celloutsig_0_15z };
  assign { celloutsig_0_11z[17], celloutsig_0_11z[20:18], celloutsig_0_11z[16:4], celloutsig_0_11z[35:21] } = ~ { celloutsig_0_9z, _02_, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_11z[3:0] = { celloutsig_0_11z[20:18], celloutsig_0_11z[5] };
  assign { out_data[136:128], out_data[119:96], out_data[44:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_92z, celloutsig_0_93z };
endmodule
