// Seed: 851814608
module module_0 (
    input wand id_0,
    input tri0 id_1,
    input supply0 id_2,
    input tri1 id_3,
    input wire id_4
);
  always id_6 = 1'b0;
  wire id_7;
endmodule
module module_1 (
    input wand id_0,
    output tri1 id_1,
    output tri1 id_2,
    input tri1 id_3,
    output tri1 id_4,
    input wand id_5,
    input uwire id_6,
    input supply1 id_7,
    output supply0 id_8,
    input wor id_9,
    input wor id_10,
    input uwire id_11,
    input tri0 id_12,
    output supply0 id_13,
    output tri1 id_14,
    input supply1 id_15,
    input uwire id_16,
    input uwire id_17,
    output uwire id_18,
    input uwire id_19,
    input tri id_20,
    input wand id_21
);
  always id_18 = id_19;
  xnor (
      id_14,
      id_0,
      id_11,
      id_5,
      id_6,
      id_17,
      id_20,
      id_19,
      id_12,
      id_3,
      id_16,
      id_21,
      id_7,
      id_15,
      id_10
  );
  module_0(
      id_9, id_10, id_19, id_19, id_9
  );
endmodule
