From 24678280484d9c61d5701017bf2d4c66b016a84f Mon Sep 17 00:00:00 2001
From: Willem Jan Palenstijn <wjp@usecode.org>
Date: Sun, 29 Oct 2017 13:54:51 +0100
Subject: [PATCH] Attempt to handle __mips_single_float in libgcc
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit

This patch to libgcc is an adapted version of the patch by
JÃ¼rgen Urban at https://patchwork.ozlabs.org/patch/359867/ , taking
into account the suggestion by Matthew Fortune to check
__mips_single_float in libgcc's configure.
---
 patches/gcc-4.9.3-PSP.patch | 397 +++++++++++++++++++++++++++++---------------
 1 file changed, 262 insertions(+), 135 deletions(-)

diff --git a/patches/gcc-4.9.3-PSP.patch b/patches/gcc-4.9.3-PSP.patch
index 9fbfdd1..f936772 100644
--- a/patches/gcc-4.9.3-PSP.patch
+++ b/patches/gcc-4.9.3-PSP.patch
@@ -1,7 +1,8 @@
-diff -Nru gcc-4.9.3/config.sub gcc-4.9.3-psp/config.sub
---- gcc-4.9.3/config.sub	2013-10-01 17:50:56.000000000 +0100
-+++ gcc-4.9.3-psp/config.sub	2015-10-19 00:17:27.020646514 +0100
-@@ -289,6 +289,7 @@
+diff --git a/config.sub b/config.sub
+index 61cb4bc22db..5a6100f84ba 100755
+--- a/config.sub
++++ b/config.sub
+@@ -289,6 +289,7 @@ case $basic_machine in
  	| mipsisa64sr71k | mipsisa64sr71kel \
  	| mipsr5900 | mipsr5900el \
  	| mipstx39 | mipstx39el \
@@ -9,7 +10,7 @@ diff -Nru gcc-4.9.3/config.sub gcc-4.9.3-psp/config.sub
  	| mn10200 | mn10300 \
  	| moxie \
  	| mt \
-@@ -408,6 +409,7 @@
+@@ -408,6 +409,7 @@ case $basic_machine in
  	| mipsisa64sr71k-* | mipsisa64sr71kel-* \
  	| mipsr5900-* | mipsr5900el-* \
  	| mipstx39-* | mipstx39el-* \
@@ -17,7 +18,7 @@ diff -Nru gcc-4.9.3/config.sub gcc-4.9.3-psp/config.sub
  	| mmix-* \
  	| mt-* \
  	| msp430-* \
-@@ -810,6 +812,10 @@
+@@ -810,6 +812,10 @@ case $basic_machine in
  		basic_machine=m68k-atari
  		os=-mint
  		;;
@@ -28,9 +29,34 @@ diff -Nru gcc-4.9.3/config.sub gcc-4.9.3-psp/config.sub
  	mips3*-*)
  		basic_machine=`echo $basic_machine | sed -e 's/mips3/mips64/'`
  		;;
-diff -Nru gcc-4.9.3/gcc/config/mips/allegrex.md gcc-4.9.3-psp/gcc/config/mips/allegrex.md
---- gcc-4.9.3/gcc/config/mips/allegrex.md	1970-01-01 01:00:00.000000000 +0100
-+++ gcc-4.9.3-psp/gcc/config/mips/allegrex.md	2015-10-19 00:17:27.020646514 +0100
+diff --git a/gcc/config.gcc b/gcc/config.gcc
+index 7ade8e5d5f6..27eff0c9231 100644
+--- a/gcc/config.gcc
++++ b/gcc/config.gcc
+@@ -2118,6 +2118,18 @@ mipstx39-*-elf* | mipstx39el-*-elf*)
+ 	tm_file="elfos.h newlib-stdint.h ${tm_file} mips/r3900.h mips/elf.h"
+ 	tmake_file="mips/t-r3900"
+ 	;;
++mipsallegrex-*-elf* | mipsallegrexel-*-elf*)
++   tm_file="elfos.h ${tm_file} mips/elf.h"
++   tmake_file=mips/t-allegrex
++   target_cpu_default="MASK_SINGLE_FLOAT|MASK_DIVIDE_BREAKS"
++   tm_defines="MIPS_ISA_DEFAULT=2 MIPS_CPU_STRING_DEFAULT=\\\"allegrex\\\" MIPS_ABI_DEFAULT=ABI_EABI"
++   case ${target} in
++   mipsallegrex*-psp-elf*) 
++       tm_file="${tm_file} mips/psp.h"
++       ;;
++   esac
++   use_fixproto=yes
++   ;;
+ mmix-knuth-mmixware)
+ 	tm_file="${tm_file} newlib-stdint.h"
+ 	need_64bit_hwint=yes
+diff --git a/gcc/config/mips/allegrex.md b/gcc/config/mips/allegrex.md
+new file mode 100644
+index 00000000000..8499aa77679
+--- /dev/null
++++ b/gcc/config/mips/allegrex.md
 @@ -0,0 +1,172 @@
 +;; Sony ALLEGREX instructions.
 +;; Copyright (C) 2005 Free Software Foundation, Inc.
@@ -204,10 +230,45 @@ diff -Nru gcc-4.9.3/gcc/config/mips/allegrex.md gcc-4.9.3-psp/gcc/config/mips/al
 +  "round.w.s\t%0,%1"
 +  [(set_attr "type"    "fcvt")
 +   (set_attr "mode"    "SF")])
-diff -Nru gcc-4.9.3/gcc/config/mips/mips.c gcc-4.9.3-psp/gcc/config/mips/mips.c
---- gcc-4.9.3/gcc/config/mips/mips.c	2014-03-08 09:27:23.000000000 +0000
-+++ gcc-4.9.3-psp/gcc/config/mips/mips.c	2015-10-19 00:27:43.682089841 +0100
-@@ -248,7 +248,12 @@
+diff --git a/gcc/config/mips/mips-cpus.def b/gcc/config/mips/mips-cpus.def
+index 07fbf9c7ef4..cedd21bd764 100644
+--- a/gcc/config/mips/mips-cpus.def
++++ b/gcc/config/mips/mips-cpus.def
+@@ -55,6 +55,7 @@ MIPS_CPU ("r3900", PROCESSOR_R3900, 1, 0)
+ 
+ /* MIPS II processors.  */
+ MIPS_CPU ("r6000", PROCESSOR_R6000, 2, 0)
++MIPS_CPU ("allegrex", PROCESSOR_ALLEGREX, 2, 0)
+ 
+ /* MIPS III processors.  */
+ MIPS_CPU ("r4000", PROCESSOR_R4000, 3, 0)
+diff --git a/gcc/config/mips/mips-ftypes.def b/gcc/config/mips/mips-ftypes.def
+index 078a595a8b1..83993473f9d 100644
+--- a/gcc/config/mips/mips-ftypes.def
++++ b/gcc/config/mips/mips-ftypes.def
+@@ -53,9 +53,12 @@ DEF_MIPS_FTYPE (4, (INT, V2SF, V2SF, V2SF, V2SF))
+ DEF_MIPS_FTYPE (2, (SI, DI, SI))
+ DEF_MIPS_FTYPE (2, (SI, POINTER, SI))
+ DEF_MIPS_FTYPE (2, (DI, POINTER, SI))
++DEF_MIPS_FTYPE (1, (SI, HI))
++DEF_MIPS_FTYPE (1, (SI, SF))
+ DEF_MIPS_FTYPE (1, (SI, SI))
+ DEF_MIPS_FTYPE (2, (SI, SI, SI))
+ DEF_MIPS_FTYPE (3, (SI, SI, SI, SI))
++DEF_MIPS_FTYPE (1, (SI, QI))
+ DEF_MIPS_FTYPE (1, (SI, V2HI))
+ DEF_MIPS_FTYPE (2, (SI, V2HI, V2HI))
+ DEF_MIPS_FTYPE (1, (SI, V4QI))
+@@ -127,3 +130,4 @@ DEF_MIPS_FTYPE (2, (VOID, SI, SI))
+ DEF_MIPS_FTYPE (1, (VOID, USI))
+ DEF_MIPS_FTYPE (2, (VOID, V2HI, V2HI))
+ DEF_MIPS_FTYPE (2, (VOID, V4QI, V4QI))
++DEF_MIPS_FTYPE (1, (VOID, VOID))
+diff --git a/gcc/config/mips/mips.c b/gcc/config/mips/mips.c
+index 143169bc150..c2ac8a786f0 100644
+--- a/gcc/config/mips/mips.c
++++ b/gcc/config/mips/mips.c
+@@ -248,7 +248,12 @@ enum mips_builtin_type {
    MIPS_BUILTIN_CMP_SINGLE,
  
    /* For generating bposge32 branch instructions in MIPS32 DSP ASE.  */
@@ -221,7 +282,7 @@ diff -Nru gcc-4.9.3/gcc/config/mips/mips.c gcc-4.9.3-psp/gcc/config/mips/mips.c
  };
  
  /* Invoke MACRO (COND) for each C.cond.fmt condition.  */
-@@ -574,6 +579,10 @@
+@@ -574,6 +579,10 @@ struct mips_asm_switch mips_noat = { "at", 0 };
     normal branch.  */
  static bool mips_branch_likely;
  
@@ -232,7 +293,7 @@ diff -Nru gcc-4.9.3/gcc/config/mips/mips.c gcc-4.9.3-psp/gcc/config/mips/mips.c
  /* The current instruction-set architecture.  */
  enum processor mips_arch;
  const struct mips_cpu_info *mips_arch_info;
-@@ -919,6 +928,9 @@
+@@ -919,6 +928,9 @@ static const struct mips_rtx_cost_data
  		     1,           /* branch_cost */
  		     4            /* memory_latency */
    },
@@ -242,7 +303,7 @@ diff -Nru gcc-4.9.3/gcc/config/mips/mips.c gcc-4.9.3-psp/gcc/config/mips/mips.c
    { /* Loongson-2E */
      DEFAULT_COSTS
    },
-@@ -13780,6 +13792,7 @@
+@@ -13780,6 +13792,7 @@ AVAIL_NON_MIPS16 (dsp_64, TARGET_64BIT && TARGET_DSP)
  AVAIL_NON_MIPS16 (dspr2_32, !TARGET_64BIT && TARGET_DSPR2)
  AVAIL_NON_MIPS16 (loongson, TARGET_LOONGSON_VECTORS)
  AVAIL_NON_MIPS16 (cache, TARGET_CACHE_BUILTIN)
@@ -250,7 +311,7 @@ diff -Nru gcc-4.9.3/gcc/config/mips/mips.c gcc-4.9.3-psp/gcc/config/mips/mips.c
  
  /* Construct a mips_builtin_description from the given arguments.
  
-@@ -13876,6 +13889,30 @@
+@@ -13876,6 +13889,30 @@ AVAIL_NON_MIPS16 (cache, TARGET_CACHE_BUILTIN)
    MIPS_BUILTIN (bposge, f, "bposge" #VALUE,				\
  		MIPS_BUILTIN_BPOSGE ## VALUE, MIPS_SI_FTYPE_VOID, AVAIL)
  
@@ -281,7 +342,7 @@ diff -Nru gcc-4.9.3/gcc/config/mips/mips.c gcc-4.9.3-psp/gcc/config/mips/mips.c
  /* Define a Loongson MIPS_BUILTIN_DIRECT function __builtin_loongson_<FN_NAME>
     for instruction CODE_FOR_loongson_<INSN>.  FUNCTION_TYPE is a
     builtin_description field.  */
-@@ -14122,6 +14159,38 @@
+@@ -14122,6 +14159,38 @@ static const struct mips_builtin_description mips_builtins[] = {
    DIRECT_BUILTIN (dpsqx_s_w_ph, MIPS_DI_FTYPE_DI_V2HI_V2HI, dspr2_32),
    DIRECT_BUILTIN (dpsqx_sa_w_ph, MIPS_DI_FTYPE_DI_V2HI_V2HI, dspr2_32),
  
@@ -320,7 +381,7 @@ diff -Nru gcc-4.9.3/gcc/config/mips/mips.c gcc-4.9.3-psp/gcc/config/mips/mips.c
    /* Builtin functions for ST Microelectronics Loongson-2E/2F cores.  */
    LOONGSON_BUILTIN (packsswh, MIPS_V4HI_FTYPE_V2SI_V2SI),
    LOONGSON_BUILTIN (packsshb, MIPS_V8QI_FTYPE_V4HI_V4HI),
-@@ -14273,6 +14342,8 @@
+@@ -14273,6 +14342,8 @@ mips_build_cvpointer_type (void)
  /* Standard mode-based argument types.  */
  #define MIPS_ATYPE_UQI unsigned_intQI_type_node
  #define MIPS_ATYPE_SI intSI_type_node
@@ -329,7 +390,7 @@ diff -Nru gcc-4.9.3/gcc/config/mips/mips.c gcc-4.9.3-psp/gcc/config/mips/mips.c
  #define MIPS_ATYPE_USI unsigned_intSI_type_node
  #define MIPS_ATYPE_DI intDI_type_node
  #define MIPS_ATYPE_UDI unsigned_intDI_type_node
-@@ -14575,6 +14646,26 @@
+@@ -14575,6 +14646,26 @@ mips_expand_builtin_bposge (enum mips_builtin_type builtin_type, rtx target)
  				       const1_rtx, const0_rtx);
  }
  
@@ -356,7 +417,7 @@ diff -Nru gcc-4.9.3/gcc/config/mips/mips.c gcc-4.9.3-psp/gcc/config/mips/mips.c
  /* Implement TARGET_EXPAND_BUILTIN.  */
  
  static rtx
-@@ -14620,6 +14711,9 @@
+@@ -14620,6 +14711,9 @@ mips_expand_builtin (tree exp, rtx target, rtx subtarget ATTRIBUTE_UNUSED,
  
      case MIPS_BUILTIN_BPOSGE32:
        return mips_expand_builtin_bposge (d->builtin_type, target);
@@ -366,7 +427,7 @@ diff -Nru gcc-4.9.3/gcc/config/mips/mips.c gcc-4.9.3-psp/gcc/config/mips/mips.c
      }
    gcc_unreachable ();
  }
-@@ -17376,6 +17470,22 @@
+@@ -17376,6 +17470,22 @@ mips_option_override (void)
  
    if (TARGET_HARD_FLOAT_ABI && TARGET_MIPS5900)
      REAL_MODE_FORMAT (SFmode) = &spu_single_format;
@@ -389,42 +450,11 @@ diff -Nru gcc-4.9.3/gcc/config/mips/mips.c gcc-4.9.3-psp/gcc/config/mips/mips.c
  }
  
  /* Swap the register information for registers I and I + 1, which
-diff -Nru gcc-4.9.3/gcc/config/mips/mips-cpus.def gcc-4.9.3-psp/gcc/config/mips/mips-cpus.def
---- gcc-4.9.3/gcc/config/mips/mips-cpus.def	2014-03-04 21:39:50.000000000 +0000
-+++ gcc-4.9.3-psp/gcc/config/mips/mips-cpus.def	2015-10-19 00:17:27.022646519 +0100
-@@ -55,6 +55,7 @@
- 
- /* MIPS II processors.  */
- MIPS_CPU ("r6000", PROCESSOR_R6000, 2, 0)
-+MIPS_CPU ("allegrex", PROCESSOR_ALLEGREX, 2, 0)
- 
- /* MIPS III processors.  */
- MIPS_CPU ("r4000", PROCESSOR_R4000, 3, 0)
-diff -Nru gcc-4.9.3/gcc/config/mips/mips-ftypes.def gcc-4.9.3-psp/gcc/config/mips/mips-ftypes.def
---- gcc-4.9.3/gcc/config/mips/mips-ftypes.def	2014-02-02 16:05:09.000000000 +0000
-+++ gcc-4.9.3-psp/gcc/config/mips/mips-ftypes.def	2015-10-19 00:17:27.023646521 +0100
-@@ -53,9 +53,12 @@
- DEF_MIPS_FTYPE (2, (SI, DI, SI))
- DEF_MIPS_FTYPE (2, (SI, POINTER, SI))
- DEF_MIPS_FTYPE (2, (DI, POINTER, SI))
-+DEF_MIPS_FTYPE (1, (SI, HI))
-+DEF_MIPS_FTYPE (1, (SI, SF))
- DEF_MIPS_FTYPE (1, (SI, SI))
- DEF_MIPS_FTYPE (2, (SI, SI, SI))
- DEF_MIPS_FTYPE (3, (SI, SI, SI, SI))
-+DEF_MIPS_FTYPE (1, (SI, QI))
- DEF_MIPS_FTYPE (1, (SI, V2HI))
- DEF_MIPS_FTYPE (2, (SI, V2HI, V2HI))
- DEF_MIPS_FTYPE (1, (SI, V4QI))
-@@ -127,3 +130,4 @@
- DEF_MIPS_FTYPE (1, (VOID, USI))
- DEF_MIPS_FTYPE (2, (VOID, V2HI, V2HI))
- DEF_MIPS_FTYPE (2, (VOID, V4QI, V4QI))
-+DEF_MIPS_FTYPE (1, (VOID, VOID))
-diff -Nru gcc-4.9.3/gcc/config/mips/mips.h gcc-4.9.3-psp/gcc/config/mips/mips.h
---- gcc-4.9.3/gcc/config/mips/mips.h	2015-02-26 10:40:06.000000000 +0000
-+++ gcc-4.9.3-psp/gcc/config/mips/mips.h	2015-10-19 00:23:37.066514436 +0100
-@@ -231,6 +231,7 @@
+diff --git a/gcc/config/mips/mips.h b/gcc/config/mips/mips.h
+index ff88d9847f9..dce51104548 100644
+--- a/gcc/config/mips/mips.h
++++ b/gcc/config/mips/mips.h
+@@ -231,6 +231,7 @@ struct mips_cpu_info {
  #define TARGET_SB1                  (mips_arch == PROCESSOR_SB1		\
  				     || mips_arch == PROCESSOR_SB1A)
  #define TARGET_SR71K                (mips_arch == PROCESSOR_SR71000)
@@ -432,7 +462,7 @@ diff -Nru gcc-4.9.3/gcc/config/mips/mips.h gcc-4.9.3-psp/gcc/config/mips/mips.h
  #define TARGET_XLP                  (mips_arch == PROCESSOR_XLP)
  
  /* Scheduling target defines.  */
-@@ -260,6 +261,7 @@
+@@ -260,6 +261,7 @@ struct mips_cpu_info {
  				     || mips_tune == PROCESSOR_OCTEON2)
  #define TUNE_SB1                    (mips_tune == PROCESSOR_SB1		\
  				     || mips_tune == PROCESSOR_SB1A)
@@ -440,7 +470,7 @@ diff -Nru gcc-4.9.3/gcc/config/mips/mips.h gcc-4.9.3-psp/gcc/config/mips/mips.h
  
  /* Whether vector modes and intrinsics for ST Microelectronics
     Loongson-2E/2F processors should be enabled.  In o32 pairs of
-@@ -868,6 +870,9 @@
+@@ -868,6 +870,9 @@ struct mips_cpu_info {
  				 && !TARGET_MIPS5900			\
  				 && !TARGET_MIPS16)
  
@@ -450,7 +480,7 @@ diff -Nru gcc-4.9.3/gcc/config/mips/mips.h gcc-4.9.3-psp/gcc/config/mips/mips.h
  /* ISA has the mips4 FP condition code instructions: FP-compare to CC,
     branch on CC, and move (both FP and non-FP) on CC.  */
  #define ISA_HAS_8CC		(ISA_MIPS4				\
-@@ -895,6 +900,7 @@
+@@ -895,6 +900,7 @@ struct mips_cpu_info {
  
  /* ISA has conditional trap instructions.  */
  #define ISA_HAS_COND_TRAP	(!ISA_MIPS1				\
@@ -458,7 +488,7 @@ diff -Nru gcc-4.9.3/gcc/config/mips/mips.h gcc-4.9.3-psp/gcc/config/mips/mips.h
  				 && !TARGET_MIPS16)
  
  /* ISA has integer multiply-accumulate instructions, madd and msub.  */
-@@ -938,6 +944,7 @@
+@@ -938,6 +944,7 @@ struct mips_cpu_info {
  /* ISA has count leading zeroes/ones instruction (not implemented).  */
  #define ISA_HAS_CLZ_CLO		((ISA_MIPS32				\
  				  || ISA_MIPS32R2			\
@@ -466,7 +496,7 @@ diff -Nru gcc-4.9.3/gcc/config/mips/mips.h gcc-4.9.3-psp/gcc/config/mips/mips.h
  				  || ISA_MIPS64				\
  				  || ISA_MIPS64R2)			\
  				 && !TARGET_MIPS16)
-@@ -983,6 +990,7 @@
+@@ -983,6 +990,7 @@ struct mips_cpu_info {
  				  || TARGET_MIPS5400			\
  				  || TARGET_MIPS5500			\
  				  || TARGET_SR71K			\
@@ -474,7 +504,7 @@ diff -Nru gcc-4.9.3/gcc/config/mips/mips.h gcc-4.9.3-psp/gcc/config/mips/mips.h
  				  || TARGET_SMARTMIPS)			\
  				 && !TARGET_MIPS16)
  
-@@ -1014,11 +1022,13 @@
+@@ -1014,11 +1022,13 @@ struct mips_cpu_info {
  
  /* ISA includes the MIPS32r2 seb and seh instructions.  */
  #define ISA_HAS_SEB_SEH		((ISA_MIPS32R2		\
@@ -488,7 +518,7 @@ diff -Nru gcc-4.9.3/gcc/config/mips/mips.h gcc-4.9.3-psp/gcc/config/mips/mips.h
  				  || ISA_MIPS64R2)	\
  				 && !TARGET_MIPS16)
  
-@@ -1084,7 +1094,8 @@
+@@ -1084,7 +1094,8 @@ struct mips_cpu_info {
  				 || ISA_MIPS64R2			\
  				 || TARGET_MIPS5500			\
  				 || TARGET_MIPS5900			\
@@ -498,7 +528,7 @@ diff -Nru gcc-4.9.3/gcc/config/mips/mips.h gcc-4.9.3-psp/gcc/config/mips/mips.h
  
  /* ISA includes synci, jr.hb and jalr.hb.  */
  #define ISA_HAS_SYNCI ((ISA_MIPS32R2		\
-@@ -2209,7 +2220,7 @@
+@@ -2209,7 +2220,7 @@ enum reg_class
     `crtl->outgoing_args_size'.  */
  #define OUTGOING_REG_PARM_STACK_SPACE(FNTYPE) 1
  
@@ -507,7 +537,7 @@ diff -Nru gcc-4.9.3/gcc/config/mips/mips.h gcc-4.9.3-psp/gcc/config/mips/mips.h
  
  /* Symbolic macros for the registers used to return integer and floating
     point values.  */
-@@ -2321,7 +2332,7 @@
+@@ -2321,7 +2332,7 @@ typedef struct mips_args {
  /* Treat LOC as a byte offset from the stack pointer and round it up
     to the next fully-aligned offset.  */
  #define MIPS_STACK_ALIGN(LOC) \
@@ -516,7 +546,7 @@ diff -Nru gcc-4.9.3/gcc/config/mips/mips.h gcc-4.9.3-psp/gcc/config/mips/mips.h
  
  
  /* Output assembler code to FILE to increment profiler label # LABELNO
-@@ -2937,6 +2948,9 @@
+@@ -2937,6 +2948,9 @@ while (0)
  	" TEXT_SECTION_ASM_OP);
  #endif
  
@@ -526,9 +556,10 @@ diff -Nru gcc-4.9.3/gcc/config/mips/mips.h gcc-4.9.3-psp/gcc/config/mips/mips.h
  #ifndef HAVE_AS_TLS
  #define HAVE_AS_TLS 0
  #endif
-diff -Nru gcc-4.9.3/gcc/config/mips/mips.md gcc-4.9.3-psp/gcc/config/mips/mips.md
---- gcc-4.9.3/gcc/config/mips/mips.md	2014-02-02 16:05:09.000000000 +0000
-+++ gcc-4.9.3-psp/gcc/config/mips/mips.md	2015-10-19 00:22:37.694375908 +0100
+diff --git a/gcc/config/mips/mips.md b/gcc/config/mips/mips.md
+index 1e3e9e65957..70f9f7d157b 100644
+--- a/gcc/config/mips/mips.md
++++ b/gcc/config/mips/mips.md
 @@ -35,6 +35,7 @@
    74kf2_1
    74kf1_1
@@ -669,10 +700,11 @@ diff -Nru gcc-4.9.3/gcc/config/mips/mips.md gcc-4.9.3-psp/gcc/config/mips/mips.m
  (define_c_enum "unspec" [
    UNSPEC_ADDRESS_FIRST
  ])
-diff -Nru gcc-4.9.3/gcc/config/mips/mips.opt gcc-4.9.3-psp/gcc/config/mips/mips.opt
---- gcc-4.9.3/gcc/config/mips/mips.opt	2014-02-21 13:30:47.000000000 +0000
-+++ gcc-4.9.3-psp/gcc/config/mips/mips.opt	2015-10-19 00:17:27.025646526 +0100
-@@ -400,5 +400,9 @@
+diff --git a/gcc/config/mips/mips.opt b/gcc/config/mips/mips.opt
+index 6ee539837bb..dfdb8b0fc46 100644
+--- a/gcc/config/mips/mips.opt
++++ b/gcc/config/mips/mips.opt
+@@ -400,5 +400,9 @@ mxgot
  Target Report Var(TARGET_XGOT)
  Lift restrictions on GOT size
  
@@ -682,9 +714,11 @@ diff -Nru gcc-4.9.3/gcc/config/mips/mips.opt gcc-4.9.3-psp/gcc/config/mips/mips.
 +
  noasmopt
  Driver
-diff -Nru gcc-4.9.3/gcc/config/mips/psp.h gcc-4.9.3-psp/gcc/config/mips/psp.h
---- gcc-4.9.3/gcc/config/mips/psp.h	1970-01-01 01:00:00.000000000 +0100
-+++ gcc-4.9.3-psp/gcc/config/mips/psp.h	2015-10-19 00:17:27.025646526 +0100
+diff --git a/gcc/config/mips/psp.h b/gcc/config/mips/psp.h
+new file mode 100644
+index 00000000000..c5e4b5d93d0
+--- /dev/null
++++ b/gcc/config/mips/psp.h
 @@ -0,0 +1,31 @@
 +/* Support for Sony's Playstation Portable (PSP).
 +   Copyright (C) 2005 Free Software Foundation, Inc.
@@ -717,9 +751,11 @@ diff -Nru gcc-4.9.3/gcc/config/mips/psp.h gcc-4.9.3-psp/gcc/config/mips/psp.h
 +/* Get rid of the .pdr section. */
 +#undef SUBTARGET_ASM_SPEC
 +#define SUBTARGET_ASM_SPEC "-mno-pdr"
-diff -Nru gcc-4.9.3/gcc/config/mips/t-allegrex gcc-4.9.3-psp/gcc/config/mips/t-allegrex
---- gcc-4.9.3/gcc/config/mips/t-allegrex	1970-01-01 01:00:00.000000000 +0100
-+++ gcc-4.9.3-psp/gcc/config/mips/t-allegrex	2015-10-19 00:17:27.025646526 +0100
+diff --git a/gcc/config/mips/t-allegrex b/gcc/config/mips/t-allegrex
+new file mode 100644
+index 00000000000..89450d118c3
+--- /dev/null
++++ b/gcc/config/mips/t-allegrex
 @@ -0,0 +1,29 @@
 +# Suppress building libgcc1.a, since the MIPS compiler port is complete
 +# and does not need anything from libgcc1.a.
@@ -750,32 +786,11 @@ diff -Nru gcc-4.9.3/gcc/config/mips/t-allegrex gcc-4.9.3-psp/gcc/config/mips/t-a
 +
 +LIBGCC = stmp-multilib
 +INSTALL_LIBGCC = install-multilib
-diff -Nru gcc-4.9.3/gcc/config.gcc gcc-4.9.3-psp/gcc/config.gcc
---- gcc-4.9.3/gcc/config.gcc	2015-05-21 21:50:59.000000000 +0100
-+++ gcc-4.9.3-psp/gcc/config.gcc	2015-10-19 00:17:27.025646526 +0100
-@@ -2118,6 +2118,18 @@
- 	tm_file="elfos.h newlib-stdint.h ${tm_file} mips/r3900.h mips/elf.h"
- 	tmake_file="mips/t-r3900"
- 	;;
-+mipsallegrex-*-elf* | mipsallegrexel-*-elf*)
-+   tm_file="elfos.h ${tm_file} mips/elf.h"
-+   tmake_file=mips/t-allegrex
-+   target_cpu_default="MASK_SINGLE_FLOAT|MASK_DIVIDE_BREAKS"
-+   tm_defines="MIPS_ISA_DEFAULT=2 MIPS_CPU_STRING_DEFAULT=\\\"allegrex\\\" MIPS_ABI_DEFAULT=ABI_EABI"
-+   case ${target} in
-+   mipsallegrex*-psp-elf*) 
-+       tm_file="${tm_file} mips/psp.h"
-+       ;;
-+   esac
-+   use_fixproto=yes
-+   ;;
- mmix-knuth-mmixware)
- 	tm_file="${tm_file} newlib-stdint.h"
- 	need_64bit_hwint=yes
-diff -Nru gcc-4.9.3/libcpp/Makefile.in gcc-4.9.3-psp/libcpp/Makefile.in
---- gcc-4.9.3/libcpp/Makefile.in	2015-06-26 18:59:14.000000000 +0100
-+++ gcc-4.9.3-psp/libcpp/Makefile.in	2015-10-19 00:17:27.026646529 +0100
-@@ -208,8 +208,8 @@
+diff --git a/libcpp/Makefile.in b/libcpp/Makefile.in
+index 5561c972fe2..4dd8e867741 100644
+--- a/libcpp/Makefile.in
++++ b/libcpp/Makefile.in
+@@ -208,8 +208,8 @@ ifeq ($(DEPMODE),depmode=gcc3)
  # Note that we put the dependencies into a .Tpo file, then move them
  # into place if the compile succeeds.  We need this because gcc does
  # not atomically write the dependency output file.
@@ -786,9 +801,48 @@ diff -Nru gcc-4.9.3/libcpp/Makefile.in gcc-4.9.3-psp/libcpp/Makefile.in
  else
  COMPILE = source='$<' object='$@' libtool=no DEPDIR=$(DEPDIR) $(DEPMODE) \
  	  $(depcomp) $(COMPILE.base)
-diff -Nru gcc-4.9.3/libgcc/config/mips/psp.h gcc-4.9.3-psp/libgcc/config/mips/psp.h
---- gcc-4.9.3/libgcc/config/mips/psp.h	1970-01-01 01:00:00.000000000 +0100
-+++ gcc-4.9.3-psp/libgcc/config/mips/psp.h	2015-10-19 00:17:27.026646529 +0100
+diff --git a/libgcc/config.host b/libgcc/config.host
+index f4a74287293..d74613a1dbc 100644
+--- a/libgcc/config.host
++++ b/libgcc/config.host
+@@ -140,11 +140,15 @@ microblaze*-*-*)
+ 	cpu_type=microblaze
+ 	;;
+ mips*-*-*)
+-	# All MIPS targets provide a full set of FP routines.
+ 	cpu_type=mips
+ 	tmake_file="mips/t-mips"
+ 	if test "${libgcc_cv_mips_hard_float}" = yes; then
+-		tmake_file="${tmake_file} t-hardfp-sfdf t-hardfp"
++		if test "${libgcc_cv_mips_single_float}" = yes; then
++			tmake_file="${tmake_file} t-hardfp-sf"
++		else
++			tmake_file="${tmake_file} t-hardfp-sfdf"
++		fi
++		tmake_file="${tmake_file} t-hardfp"
+ 	else
+ 		tmake_file="${tmake_file} t-softfp-sfdf"
+ 	fi
+@@ -860,6 +864,14 @@ mips-wrs-vxworks)
+ mipstx39-*-elf* | mipstx39el-*-elf*)
+ 	tmake_file="$tmake_file mips/t-crtstuff mips/t-mips16"
+ 	;;
++mips*-psp*)
++    tmake_file="${tmake_file} mips/t-allegrex"
++    target_cpu_default="MASK_SINGLE_FLOAT|MASK_DIVIDE_BREAKS"
++    tm_file="${tm_file} mips/psp.h"
++	 extra_parts="$extra_parts crti.o crtn.o"
++    use_fixproto=yes
++    tm_defines="MIPS_ISA_DEFAULT=2 MIPS_CPU_STRING_DEFAULT=\\\"allegrex\\\" MIPS_ABI_DEFAULT=ABI_EABI"
++	;;
+ mmix-knuth-mmixware)
+ 	extra_parts="crti.o crtn.o crtbegin.o crtend.o"
+ 	tmake_file="${tmake_file} ${cpu_type}/t-${cpu_type}"
+diff --git a/libgcc/config/mips/psp.h b/libgcc/config/mips/psp.h
+new file mode 100644
+index 00000000000..c5e4b5d93d0
+--- /dev/null
++++ b/libgcc/config/mips/psp.h
 @@ -0,0 +1,31 @@
 +/* Support for Sony's Playstation Portable (PSP).
 +   Copyright (C) 2005 Free Software Foundation, Inc.
@@ -821,9 +875,11 @@ diff -Nru gcc-4.9.3/libgcc/config/mips/psp.h gcc-4.9.3-psp/libgcc/config/mips/ps
 +/* Get rid of the .pdr section. */
 +#undef SUBTARGET_ASM_SPEC
 +#define SUBTARGET_ASM_SPEC "-mno-pdr"
-diff -Nru gcc-4.9.3/libgcc/config/mips/t-allegrex gcc-4.9.3-psp/libgcc/config/mips/t-allegrex
---- gcc-4.9.3/libgcc/config/mips/t-allegrex	1970-01-01 01:00:00.000000000 +0100
-+++ gcc-4.9.3-psp/libgcc/config/mips/t-allegrex	2015-10-19 00:17:27.026646529 +0100
+diff --git a/libgcc/config/mips/t-allegrex b/libgcc/config/mips/t-allegrex
+new file mode 100644
+index 00000000000..1722e19abe9
+--- /dev/null
++++ b/libgcc/config/mips/t-allegrex
 @@ -0,0 +1,20 @@
 +# Suppress building libgcc1.a, since the MIPS compiler port is complete
 +# and does not need anything from libgcc1.a.
@@ -845,28 +901,99 @@ diff -Nru gcc-4.9.3/libgcc/config/mips/t-allegrex gcc-4.9.3-psp/libgcc/config/mi
 +
 +LIBGCC = stmp-multilib
 +INSTALL_LIBGCC = install-multilib
-diff -Nru gcc-4.9.3/libgcc/config.host gcc-4.9.3-psp/libgcc/config.host
---- gcc-4.9.3/libgcc/config.host	2014-03-27 15:40:31.000000000 +0000
-+++ gcc-4.9.3-psp/libgcc/config.host	2015-10-19 00:17:27.026646529 +0100
-@@ -860,6 +860,14 @@
- mipstx39-*-elf* | mipstx39el-*-elf*)
- 	tmake_file="$tmake_file mips/t-crtstuff mips/t-mips16"
- 	;;
-+mips*-psp*)
-+    tmake_file="${tmake_file} mips/t-allegrex"
-+    target_cpu_default="MASK_SINGLE_FLOAT|MASK_DIVIDE_BREAKS"
-+    tm_file="${tm_file} mips/psp.h"
-+	 extra_parts="$extra_parts crti.o crtn.o"
-+    use_fixproto=yes
-+    tm_defines="MIPS_ISA_DEFAULT=2 MIPS_CPU_STRING_DEFAULT=\\\"allegrex\\\" MIPS_ABI_DEFAULT=ABI_EABI"
-+	;;
- mmix-knuth-mmixware)
- 	extra_parts="crti.o crtn.o crtbegin.o crtend.o"
- 	tmake_file="${tmake_file} ${cpu_type}/t-${cpu_type}"
-diff -Nru gcc-4.9.3/libgcc/crtstuff.c gcc-4.9.3-psp/libgcc/crtstuff.c
---- gcc-4.9.3/libgcc/crtstuff.c	2014-03-10 18:31:20.000000000 +0000
-+++ gcc-4.9.3-psp/libgcc/crtstuff.c	2015-10-19 00:17:27.026646529 +0100
-@@ -47,7 +47,7 @@
+diff --git a/libgcc/config/t-hardfp-sf b/libgcc/config/t-hardfp-sf
+new file mode 100644
+index 00000000000..10682690219
+--- /dev/null
++++ b/libgcc/config/t-hardfp-sf
+@@ -0,0 +1,32 @@
++# Copyright (C) 2014 Free Software Foundation, Inc.
++
++# This file is part of GCC.
++
++# GCC is free software; you can redistribute it and/or modify
++# it under the terms of the GNU General Public License as published by
++# the Free Software Foundation; either version 3, or (at your option)
++# any later version.
++
++# GCC is distributed in the hope that it will be useful,
++# but WITHOUT ANY WARRANTY; without even the implied warranty of
++# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
++# GNU General Public License for more details.
++
++# You should have received a copy of the GNU General Public License
++# along with GCC; see the file COPYING3.  If not see
++# <http://www.gnu.org/licenses/>.
++
++hardfp_float_modes := sf
++# di and ti are provided by libgcc2.c where needed.
++hardfp_int_modes := si
++hardfp_extensions := 
++hardfp_truncations := 
++
++# Emulate 64 bit float:
++FPBIT = true
++DPBIT = true
++# Don't build functions handled by 32 bit hardware:
++LIB2FUNCS_EXCLUDE = _addsub_sf _mul_sf _div_sf \
++    _fpcmp_parts_sf _compare_sf _eq_sf _ne_sf _gt_sf _ge_sf \
++    _lt_sf _le_sf _unord_sf _si_to_sf _sf_to_si _negate_sf \
++    _thenan_sf _sf_to_usi _usi_to_sf
+diff --git a/libgcc/configure b/libgcc/configure
+index 35896deb7bf..b04e158e155 100644
+--- a/libgcc/configure
++++ b/libgcc/configure
+@@ -4352,6 +4352,26 @@ rm -f core conftest.err conftest.$ac_objext conftest.$ac_ext
+ fi
+ { $as_echo "$as_me:${as_lineno-$LINENO}: result: $libgcc_cv_mips_hard_float" >&5
+ $as_echo "$libgcc_cv_mips_hard_float" >&6; }
++  { $as_echo "$as_me:${as_lineno-$LINENO}: checking whether the target is single-float" >&5
++$as_echo_n "checking whether the target is single-float... " >&6; }
++if test "${libgcc_cv_mips_single_float+set}" = set; then :
++  $as_echo_n "(cached) " >&6
++else
++  cat confdefs.h - <<_ACEOF >conftest.$ac_ext
++/* end confdefs.h.  */
++#ifndef __mips_single_float
++     #error FOO
++     #endif
++_ACEOF
++if ac_fn_c_try_compile "$LINENO"; then :
++  libgcc_cv_mips_single_float=yes
++else
++  libgcc_cv_mips_single_float=no
++fi
++rm -f core conftest.err conftest.$ac_objext conftest.$ac_ext
++fi
++{ $as_echo "$as_me:${as_lineno-$LINENO}: result: $libgcc_cv_mips_single_float" >&5
++$as_echo "$libgcc_cv_mips_single_float" >&6; }
+ esac
+ 
+ # Collect host-machine-specific information.
+diff --git a/libgcc/configure.ac b/libgcc/configure.ac
+index d877d21c092..312bf264679 100644
+--- a/libgcc/configure.ac
++++ b/libgcc/configure.ac
+@@ -302,6 +302,14 @@ mips*-*-*)
+      #endif],
+     [libgcc_cv_mips_hard_float=yes],
+     [libgcc_cv_mips_hard_float=no])])
++  AC_CACHE_CHECK([whether the target is single-float],
++		 [libgcc_cv_mips_single_float],
++		 [AC_COMPILE_IFELSE(
++    [#ifndef __mips_single_float
++     #error FOO
++     #endif],
++    [libgcc_cv_mips_single_float=yes],
++    [libgcc_cv_mips_single_float=no])])
+ esac
+ 
+ # Collect host-machine-specific information.
+diff --git a/libgcc/crtstuff.c b/libgcc/crtstuff.c
+index 12bed4b351d..c5adeafb0ae 100644
+--- a/libgcc/crtstuff.c
++++ b/libgcc/crtstuff.c
+@@ -47,7 +47,7 @@ see the files COPYING3 and COPYING.RUNTIME respectively.  If not, see
  
  /* Target machine header files require this define. */
  #define IN_LIBGCC2
