(---------------------------------------------------------------------)
(                                                                     )
(    Allegro Netrev Import Logic                                      )
(                                                                     )
(    Drawing          : diode_array_ver00.brd                         )
(    Software Version : 17.2P019                                      )
(    Date/Time        : Wed Aug 08 16:34:43 2018                      )
(                                                                     )
(---------------------------------------------------------------------)


------ Directives ------------

Ripup etch:                  No
Ripup delete first segment:  No
Ripup retain bondwire:       No
Ripup symbols:               Always
Missing symbol has error:    No
DRC update:                  Yes
Schematic directory:         'D:\USERS\SIHWAN_LAB\DESKTOP\WORKSPACE\PCBDESIGN_SK\DIODE_ARRAY_VER00\allegro'
Design Directory:            '.'
Old design name:             'D:/USERS/SIHWAN_LAB/DESKTOP/WORKSPACE/PCBDESIGN_SK/DIODE_ARRAY_VER00/allegro/diode_array_ver00.brd'
New design name:             'D:/USERS/SIHWAN_LAB/DESKTOP/WORKSPACE/PCBDESIGN_SK/DIODE_ARRAY_VER00/allegro/diode_array_ver00.brd'

CmdLine: netrev.exe -y 1 -i D:\USERS\SIHWAN_LAB\DESKTOP\WORKSPACE\PCBDESIGN_SK\DIODE_ARRAY_VER00\allegro D:\USERS\SIHWAN_LAB\DESKTOP\WORKSPACE\PCBDESIGN_SK\DIODE_ARRAY_VER00\allegro\diode_array_ver00.brd D:\USERS\SIHWAN_LAB\DESKTOP\WORKSPACE\PCBDESIGN_SK\DIODE_ARRAY_VER00\allegro\diode_array_ver00.brd

------ Preparing to read pst files ------

Starting to read D:/USERS/SIHWAN_LAB/DESKTOP/WORKSPACE/PCBDESIGN_SK/DIODE_ARRAY_VER00/allegro/pstchip.dat 
   Finished reading D:/USERS/SIHWAN_LAB/DESKTOP/WORKSPACE/PCBDESIGN_SK/DIODE_ARRAY_VER00/allegro/pstchip.dat (00:00:00.03)
Starting to read D:/USERS/SIHWAN_LAB/DESKTOP/WORKSPACE/PCBDESIGN_SK/DIODE_ARRAY_VER00/allegro/pstxprt.dat 
   Finished reading D:/USERS/SIHWAN_LAB/DESKTOP/WORKSPACE/PCBDESIGN_SK/DIODE_ARRAY_VER00/allegro/pstxprt.dat (00:00:00.00)
Starting to read D:/USERS/SIHWAN_LAB/DESKTOP/WORKSPACE/PCBDESIGN_SK/DIODE_ARRAY_VER00/allegro/pstxnet.dat 
   Finished reading D:/USERS/SIHWAN_LAB/DESKTOP/WORKSPACE/PCBDESIGN_SK/DIODE_ARRAY_VER00/allegro/pstxnet.dat (00:00:00.00)

------ Oversights/Warnings/Errors ------


------ Library Paths ------
MODULEPATH =  . 
           c:/cadence/spb_17.2/share/local/pcb/modules 

PSMPATH =  D:\USERS\SIHWAN_LAB\DESKTOP\WORKSPACE\PCBDESIGN_SK\ARTIFICIALL_EYE_VER00\ALLEGRO\ 

PADPATH =  D:\USERS\SIHWAN_LAB\DESKTOP\WORKSPACE\PCBDESIGN_SK\ARTIFICIALL_EYE_VER00\ALLEGRO\ 


------ Summary Statistics ------


netrev run on Aug 8 16:34:43 2018
   DESIGN NAME : 'DIODE_ARRAY_VER00'
   PACKAGING ON Mar  2 2016 00:37:24

   COMPILE 'logic'
   CHECK_PIN_NAMES OFF
   CROSS_REFERENCE OFF
   FEEDBACK OFF
   INCREMENTAL OFF
   INTERFACE_TYPE PHYSICAL
   MAX_ERRORS 500
   MERGE_MINIMUM 5
   NET_NAME_CHARS '#%&()*+-./:=>?@[]^_`|'
   NET_NAME_LENGTH 24
   OVERSIGHTS ON
   REPLACE_CHECK OFF
   SINGLE_NODE_NETS ON
   SPLIT_MINIMUM 0
   SUPPRESS   20
   WARNINGS ON

 No error detected
 No oversight detected
 No warning detected

cpu time      0:00:53
elapsed time  0:00:00

