import "primitives/core.futil";
import "primitives/memories/comb.futil";
component main() -> () {
  cells {
    @external(1) mem0 = comb_mem_d1(4, 1, 1);
    const0 = std_const(4, 6); /* 1.5 in unsigned fixed point Q4.2 */
  }
  wires {
    group upd<"static"=1> {
      mem0.write_en = 1'd1;
      mem0.addr0 = 1'd0;
      mem0.write_data = const0.out;
      upd[done] = mem0.done ? 1'd1;
    }
  }
  control {
    seq {
      upd;
    }
  }
}
