$date
	Fri Nov 08 02:33:28 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module contador_assincrono_4bits_tb $end
$var wire 4 ! Q [3:0] $end
$var parameter 32 " N $end
$var reg 1 # CK $end
$var reg 1 $ CLR $end
$var reg 1 % PR $end
$scope module uut $end
$var wire 1 # CK $end
$var wire 1 $ CLR $end
$var wire 1 % PR $end
$var wire 4 & Q [3:0] $end
$var parameter 32 ' N $end
$scope module ff1 $end
$var wire 1 ( CK $end
$var wire 1 $ CLR $end
$var wire 1 # J $end
$var wire 1 ) K $end
$var wire 1 % PR $end
$var reg 1 * Q $end
$upscope $end
$scope module ff2 $end
$var wire 1 + CK $end
$var wire 1 $ CLR $end
$var wire 1 , J $end
$var wire 1 - K $end
$var wire 1 % PR $end
$var reg 1 . Q $end
$upscope $end
$scope module ff3 $end
$var wire 1 / CK $end
$var wire 1 $ CLR $end
$var wire 1 0 J $end
$var wire 1 1 K $end
$var wire 1 % PR $end
$var reg 1 2 Q $end
$upscope $end
$scope module ff4 $end
$var wire 1 3 CK $end
$var wire 1 $ CLR $end
$var wire 1 4 J $end
$var wire 1 5 K $end
$var wire 1 % PR $end
$var reg 1 6 Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 '
b100 "
$end
#0
$dumpvars
x6
15
x4
13
x2
11
x0
1/
x.
1-
x,
1+
x*
1)
1(
bx &
1%
0$
0#
bx !
$end
#10
1#
#20
0#
1$
#30
1#
#40
0#
#50
1#
#60
0#
#70
1#
#80
0#
#90
1#
#100
0#
#110
1#
#120
0#
#130
1#
#140
0#
#150
1#
#160
0#
#170
1#
#180
0#
#190
1#
#200
0#
#210
1#
#220
0#
#230
1#
#240
0#
#250
1#
#260
0#
#270
1#
#280
0#
#290
1#
#300
0#
#310
1#
#320
0#
#330
1#
#340
0#
