[13:46:47.346] <TB2>     INFO: *** Welcome to pxar ***
[13:46:47.346] <TB2>     INFO: *** Today: 2016/02/04
[13:46:47.352] <TB2>     INFO: *** Version: b2a7-dirty
[13:46:47.352] <TB2>     INFO: readRocDacs: /home/silpix5/allTestResults/M-G-2-46_FPIXTest-17C-Nebraska-160204-1344_2016-02-04_13h44m_1454615072//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-G-2-46_FPIXTest-17C-Nebraska-160204-1344_2016-02-04_13h44m_1454615072//000_FPIXTest_p17//dacParameters_C15.dat
[13:46:47.353] <TB2>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-G-2-46_FPIXTest-17C-Nebraska-160204-1344_2016-02-04_13h44m_1454615072//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-G-2-46_FPIXTest-17C-Nebraska-160204-1344_2016-02-04_13h44m_1454615072//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:46:47.353] <TB2>     INFO: readMaskFile: /home/silpix5/allTestResults/M-G-2-46_FPIXTest-17C-Nebraska-160204-1344_2016-02-04_13h44m_1454615072//000_FPIXTest_p17//defaultMaskFile.dat
[13:46:47.353] <TB2>     INFO: readTrimFile: /home/silpix5/allTestResults/M-G-2-46_FPIXTest-17C-Nebraska-160204-1344_2016-02-04_13h44m_1454615072//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-G-2-46_FPIXTest-17C-Nebraska-160204-1344_2016-02-04_13h44m_1454615072//000_FPIXTest_p17//trimParameters_C15.dat
[13:46:47.429] <TB2>     INFO:         clk: 4
[13:46:47.429] <TB2>     INFO:         ctr: 4
[13:46:47.429] <TB2>     INFO:         sda: 19
[13:46:47.429] <TB2>     INFO:         tin: 9
[13:46:47.429] <TB2>     INFO:         level: 15
[13:46:47.429] <TB2>     INFO:         triggerdelay: 0
[13:46:47.429] <TB2>    QUIET: Instanciating API for pxar v2.6.1+43~g6e62df2
[13:46:47.429] <TB2>     INFO: Log level: DEBUG
[13:46:47.439] <TB2>     INFO: Found DTB DTB_WWXLHF
[13:46:47.447] <TB2>    QUIET: Connection to board DTB_WWXLHF opened.
[13:46:47.450] <TB2>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    141
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXLHF
MAC address: 40D85511808D
Hostname:    pixelDTB141
Comment:     
------------------------------------------------------
[13:46:47.453] <TB2>     INFO: RPC call hashes of host and DTB match: 398089610
[13:46:49.018] <TB2>     INFO: DUT info: 
[13:46:49.018] <TB2>     INFO: The DUT currently contains the following objects:
[13:46:49.018] <TB2>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:46:49.018] <TB2>     INFO: 	TBM Core alpha (0): 7 registers set
[13:46:49.018] <TB2>     INFO: 	TBM Core beta  (1): 7 registers set
[13:46:49.018] <TB2>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:46:49.018] <TB2>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:46:49.018] <TB2>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:46:49.018] <TB2>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:46:49.018] <TB2>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:46:49.018] <TB2>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:46:49.018] <TB2>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:46:49.018] <TB2>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:46:49.018] <TB2>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:46:49.018] <TB2>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:46:49.018] <TB2>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:46:49.018] <TB2>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:46:49.018] <TB2>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:46:49.018] <TB2>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:46:49.018] <TB2>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:46:49.018] <TB2>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:46:49.018] <TB2>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:46:49.018] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:46:49.018] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:46:49.018] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:46:49.018] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:46:49.018] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:46:49.018] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:46:49.018] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:46:49.018] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:46:49.019] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:46:49.019] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:46:49.019] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:46:49.019] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:46:49.019] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:46:49.019] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:46:49.019] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:46:49.019] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:46:49.019] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:46:49.019] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:46:49.019] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:46:49.019] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:46:49.019] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:46:49.019] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:46:49.019] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:46:49.019] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:46:49.019] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:46:49.019] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:46:49.019] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:46:49.019] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:46:49.019] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:46:49.019] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:46:49.019] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:46:49.019] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:46:49.019] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:46:49.019] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:46:49.019] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:46:49.019] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:46:49.019] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:46:49.019] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:46:49.019] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:46:49.019] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:46:49.019] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:46:49.019] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:46:49.019] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:46:49.019] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:46:49.019] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:46:49.019] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:46:49.019] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:46:49.019] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:46:49.019] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:46:49.019] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:46:49.019] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:46:49.019] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:46:49.019] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:46:49.019] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:46:49.019] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:46:49.019] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:46:49.019] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:46:49.019] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:46:49.019] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:46:49.019] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:46:49.019] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:46:49.019] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:46:49.019] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:46:49.019] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:46:49.019] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:46:49.019] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:46:49.019] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:46:49.019] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:46:49.019] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:46:49.019] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:46:49.019] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:46:49.019] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:46:49.019] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:46:49.019] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:46:49.019] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:46:49.019] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:46:49.019] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:46:49.019] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:46:49.019] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:46:49.019] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:46:49.019] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:46:49.019] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:46:49.019] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:46:49.019] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:46:49.020] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:46:49.020] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:46:49.020] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:46:49.020] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:46:49.020] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:46:49.020] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:46:49.020] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:46:49.020] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:46:49.020] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:46:49.020] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:46:49.020] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:46:49.020] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:46:49.020] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:46:49.020] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:46:49.020] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:46:49.020] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:46:49.020] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:46:49.020] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:46:49.020] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:46:49.020] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:46:49.020] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:46:49.020] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:46:49.020] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:46:49.020] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:46:49.020] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:46:49.020] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:46:49.020] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:46:49.020] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:46:49.020] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:46:49.020] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:46:49.020] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:46:49.020] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:46:49.020] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:46:49.020] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:46:49.020] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:46:49.020] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:46:49.020] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:46:49.020] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:46:49.020] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:46:49.020] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:46:49.020] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:46:49.020] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:46:49.020] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:46:49.020] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:46:49.020] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:46:49.020] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:46:49.020] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:46:49.020] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:46:49.020] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:46:49.020] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:46:49.020] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:46:49.020] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:46:49.020] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:46:49.020] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:46:49.020] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:46:49.020] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:46:49.020] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:46:49.020] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:46:49.020] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:46:49.020] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:46:49.020] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:46:49.020] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:46:49.020] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:46:49.020] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:46:49.020] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:46:49.020] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:46:49.020] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:46:49.020] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:46:49.020] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:46:49.020] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:46:49.020] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:46:49.020] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:46:49.020] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:46:49.020] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:46:49.020] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:46:49.020] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:46:49.020] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:46:49.021] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:46:49.021] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:46:49.021] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:46:49.021] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:46:49.021] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:46:49.022] <TB2>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 30093312
[13:46:49.022] <TB2>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x105ff90
[13:46:49.023] <TB2>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0xfd4770
[13:46:49.023] <TB2>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f6fc5d94010
[13:46:49.023] <TB2>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f6fcbfff510
[13:46:49.023] <TB2>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 30158848 fPxarMemory = 0x7f6fc5d94010
[13:46:49.024] <TB2>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 369.8mA
[13:46:49.025] <TB2>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 464.7mA
[13:46:49.025] <TB2>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 17.3 C
[13:46:49.025] <TB2>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:46:49.425] <TB2>     INFO: enter 'restricted' command line mode
[13:46:49.425] <TB2>     INFO: enter test to run
[13:46:49.425] <TB2>     INFO:   test: FPIXTest no parameter change
[13:46:49.425] <TB2>     INFO:   running: fpixtest
[13:46:49.425] <TB2>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:46:49.428] <TB2>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:46:49.428] <TB2>     INFO: ######################################################################
[13:46:49.428] <TB2>     INFO: PixTestFPIXTest::doTest()
[13:46:49.428] <TB2>     INFO: ######################################################################
[13:46:49.431] <TB2>     INFO: ######################################################################
[13:46:49.431] <TB2>     INFO: PixTestPretest::doTest()
[13:46:49.431] <TB2>     INFO: ######################################################################
[13:46:49.434] <TB2>     INFO:    ----------------------------------------------------------------------
[13:46:49.434] <TB2>     INFO:    PixTestPretest::programROC() 
[13:46:49.434] <TB2>     INFO:    ----------------------------------------------------------------------
[13:47:07.450] <TB2>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:47:07.450] <TB2>     INFO: IA differences per ROC:  19.3 17.7 19.3 19.3 16.9 19.3 18.5 18.5 19.3 19.3 20.1 20.1 18.5 20.1 19.3 19.3
[13:47:07.523] <TB2>     INFO:    ----------------------------------------------------------------------
[13:47:07.523] <TB2>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:47:07.523] <TB2>     INFO:    ----------------------------------------------------------------------
[13:47:07.626] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L283> offset current from other 15 ROCs is 67.7812 mA
[13:47:07.727] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 0 iter 0 Vana 78 Ia 23.8187 mA
[13:47:07.828] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  0 iter  1 Vana  79 Ia 23.8187 mA
[13:47:07.928] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  0 iter  2 Vana  80 Ia 24.6187 mA
[13:47:08.029] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  0 iter  3 Vana  77 Ia 23.8187 mA
[13:47:08.129] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  0 iter  4 Vana  78 Ia 23.8187 mA
[13:47:08.230] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  0 iter  5 Vana  79 Ia 23.8187 mA
[13:47:08.331] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  0 iter  6 Vana  80 Ia 24.6187 mA
[13:47:08.432] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  0 iter  7 Vana  77 Ia 23.0188 mA
[13:47:08.532] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  0 iter  8 Vana  83 Ia 25.4188 mA
[13:47:08.633] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  0 iter  9 Vana  76 Ia 23.0188 mA
[13:47:08.734] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  0 iter 10 Vana  82 Ia 24.6187 mA
[13:47:08.835] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  0 iter 11 Vana  79 Ia 23.8187 mA
[13:47:08.936] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 1 iter 0 Vana 78 Ia 22.2188 mA
[13:47:09.037] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  1 iter  1 Vana  89 Ia 24.6187 mA
[13:47:09.138] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  1 iter  2 Vana  86 Ia 24.6187 mA
[13:47:09.238] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  1 iter  3 Vana  83 Ia 23.8187 mA
[13:47:09.339] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  1 iter  4 Vana  84 Ia 23.8187 mA
[13:47:09.439] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  1 iter  5 Vana  85 Ia 23.8187 mA
[13:47:09.540] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  1 iter  6 Vana  86 Ia 24.6187 mA
[13:47:09.641] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  1 iter  7 Vana  83 Ia 23.8187 mA
[13:47:09.742] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  1 iter  8 Vana  84 Ia 23.8187 mA
[13:47:09.842] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  1 iter  9 Vana  85 Ia 24.6187 mA
[13:47:09.943] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  1 iter 10 Vana  82 Ia 23.8187 mA
[13:47:10.044] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  1 iter 11 Vana  83 Ia 23.8187 mA
[13:47:10.145] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 2 iter 0 Vana 78 Ia 23.8187 mA
[13:47:10.246] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  2 iter  1 Vana  79 Ia 23.8187 mA
[13:47:10.346] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  2 iter  2 Vana  80 Ia 24.6187 mA
[13:47:10.447] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  2 iter  3 Vana  77 Ia 23.8187 mA
[13:47:10.548] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  2 iter  4 Vana  78 Ia 23.8187 mA
[13:47:10.649] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  2 iter  5 Vana  79 Ia 23.8187 mA
[13:47:10.749] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  2 iter  6 Vana  80 Ia 24.6187 mA
[13:47:10.850] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  2 iter  7 Vana  77 Ia 23.8187 mA
[13:47:10.950] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  2 iter  8 Vana  78 Ia 23.8187 mA
[13:47:11.051] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  2 iter  9 Vana  79 Ia 23.8187 mA
[13:47:11.152] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  2 iter 10 Vana  80 Ia 24.6187 mA
[13:47:11.253] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  2 iter 11 Vana  77 Ia 23.8187 mA
[13:47:11.355] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 3 iter 0 Vana 78 Ia 23.8187 mA
[13:47:11.455] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  3 iter  1 Vana  79 Ia 23.8187 mA
[13:47:11.556] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  3 iter  2 Vana  80 Ia 24.6187 mA
[13:47:11.657] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  3 iter  3 Vana  77 Ia 23.8187 mA
[13:47:11.757] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  3 iter  4 Vana  78 Ia 23.8187 mA
[13:47:11.858] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  3 iter  5 Vana  79 Ia 23.8187 mA
[13:47:11.958] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  3 iter  6 Vana  80 Ia 24.6187 mA
[13:47:12.059] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  3 iter  7 Vana  77 Ia 23.8187 mA
[13:47:12.159] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  3 iter  8 Vana  78 Ia 23.8187 mA
[13:47:12.260] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  3 iter  9 Vana  79 Ia 23.8187 mA
[13:47:12.361] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  3 iter 10 Vana  80 Ia 24.6187 mA
[13:47:12.461] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  3 iter 11 Vana  77 Ia 23.0188 mA
[13:47:12.563] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 4 iter 0 Vana 78 Ia 22.2188 mA
[13:47:12.663] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  4 iter  1 Vana  89 Ia 24.6187 mA
[13:47:12.764] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  4 iter  2 Vana  86 Ia 23.8187 mA
[13:47:12.865] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  4 iter  3 Vana  87 Ia 23.8187 mA
[13:47:12.966] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  4 iter  4 Vana  88 Ia 23.8187 mA
[13:47:13.066] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  4 iter  5 Vana  89 Ia 23.8187 mA
[13:47:13.167] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  4 iter  6 Vana  90 Ia 24.6187 mA
[13:47:13.267] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  4 iter  7 Vana  87 Ia 23.8187 mA
[13:47:13.368] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  4 iter  8 Vana  88 Ia 23.8187 mA
[13:47:13.469] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  4 iter  9 Vana  89 Ia 23.8187 mA
[13:47:13.570] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  4 iter 10 Vana  90 Ia 24.6187 mA
[13:47:13.671] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  4 iter 11 Vana  87 Ia 23.8187 mA
[13:47:13.772] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 5 iter 0 Vana 78 Ia 23.8187 mA
[13:47:13.872] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  5 iter  1 Vana  79 Ia 23.8187 mA
[13:47:13.973] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  5 iter  2 Vana  80 Ia 24.6187 mA
[13:47:14.074] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  5 iter  3 Vana  77 Ia 23.8187 mA
[13:47:14.174] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  5 iter  4 Vana  78 Ia 23.8187 mA
[13:47:14.275] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  5 iter  5 Vana  79 Ia 23.8187 mA
[13:47:14.376] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  5 iter  6 Vana  80 Ia 24.6187 mA
[13:47:14.477] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  5 iter  7 Vana  77 Ia 23.8187 mA
[13:47:14.578] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  5 iter  8 Vana  78 Ia 23.8187 mA
[13:47:14.678] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  5 iter  9 Vana  79 Ia 23.8187 mA
[13:47:14.779] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  5 iter 10 Vana  80 Ia 24.6187 mA
[13:47:14.880] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  5 iter 11 Vana  77 Ia 23.8187 mA
[13:47:14.981] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 6 iter 0 Vana 78 Ia 23.0188 mA
[13:47:15.082] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  6 iter  1 Vana  84 Ia 24.6187 mA
[13:47:15.183] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  6 iter  2 Vana  81 Ia 24.6187 mA
[13:47:15.284] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  6 iter  3 Vana  78 Ia 23.8187 mA
[13:47:15.385] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  6 iter  4 Vana  79 Ia 23.0188 mA
[13:47:15.485] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  6 iter  5 Vana  85 Ia 24.6187 mA
[13:47:15.586] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  6 iter  6 Vana  82 Ia 24.6187 mA
[13:47:15.687] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  6 iter  7 Vana  79 Ia 23.8187 mA
[13:47:15.787] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  6 iter  8 Vana  80 Ia 23.8187 mA
[13:47:15.888] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  6 iter  9 Vana  81 Ia 23.8187 mA
[13:47:15.989] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  6 iter 10 Vana  82 Ia 24.6187 mA
[13:47:16.090] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  6 iter 11 Vana  79 Ia 23.0188 mA
[13:47:16.191] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 7 iter 0 Vana 78 Ia 23.0188 mA
[13:47:16.293] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  7 iter  1 Vana  84 Ia 23.8187 mA
[13:47:16.394] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  7 iter  2 Vana  85 Ia 24.6187 mA
[13:47:16.495] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  7 iter  3 Vana  82 Ia 23.8187 mA
[13:47:16.596] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  7 iter  4 Vana  83 Ia 23.8187 mA
[13:47:16.697] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  7 iter  5 Vana  84 Ia 24.6187 mA
[13:47:16.797] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  7 iter  6 Vana  81 Ia 23.8187 mA
[13:47:16.898] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  7 iter  7 Vana  82 Ia 23.8187 mA
[13:47:16.999] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  7 iter  8 Vana  83 Ia 23.8187 mA
[13:47:17.099] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  7 iter  9 Vana  84 Ia 23.8187 mA
[13:47:17.200] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  7 iter 10 Vana  85 Ia 24.6187 mA
[13:47:17.301] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  7 iter 11 Vana  82 Ia 23.8187 mA
[13:47:17.402] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 8 iter 0 Vana 78 Ia 23.8187 mA
[13:47:17.504] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  8 iter  1 Vana  79 Ia 23.8187 mA
[13:47:17.604] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  8 iter  2 Vana  80 Ia 24.6187 mA
[13:47:17.705] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  8 iter  3 Vana  77 Ia 23.8187 mA
[13:47:17.806] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  8 iter  4 Vana  78 Ia 23.8187 mA
[13:47:17.906] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  8 iter  5 Vana  79 Ia 23.8187 mA
[13:47:18.007] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  8 iter  6 Vana  80 Ia 24.6187 mA
[13:47:18.107] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  8 iter  7 Vana  77 Ia 23.8187 mA
[13:47:18.208] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  8 iter  8 Vana  78 Ia 23.8187 mA
[13:47:18.309] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  8 iter  9 Vana  79 Ia 23.8187 mA
[13:47:18.410] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  8 iter 10 Vana  80 Ia 24.6187 mA
[13:47:18.510] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  8 iter 11 Vana  77 Ia 23.8187 mA
[13:47:18.612] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 9 iter 0 Vana 78 Ia 24.6187 mA
[13:47:18.713] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  9 iter  1 Vana  75 Ia 23.8187 mA
[13:47:18.813] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  9 iter  2 Vana  76 Ia 23.8187 mA
[13:47:18.914] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  9 iter  3 Vana  77 Ia 24.6187 mA
[13:47:19.015] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  9 iter  4 Vana  74 Ia 23.8187 mA
[13:47:19.116] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  9 iter  5 Vana  75 Ia 23.8187 mA
[13:47:19.216] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  9 iter  6 Vana  76 Ia 23.8187 mA
[13:47:19.317] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  9 iter  7 Vana  77 Ia 24.6187 mA
[13:47:19.418] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  9 iter  8 Vana  74 Ia 23.8187 mA
[13:47:19.519] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  9 iter  9 Vana  75 Ia 23.8187 mA
[13:47:19.620] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  9 iter 10 Vana  76 Ia 23.8187 mA
[13:47:19.720] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  9 iter 11 Vana  77 Ia 23.8187 mA
[13:47:19.822] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 10 iter 0 Vana 78 Ia 24.6187 mA
[13:47:19.923] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 10 iter  1 Vana  75 Ia 23.8187 mA
[13:47:20.024] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 10 iter  2 Vana  76 Ia 23.8187 mA
[13:47:20.125] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 10 iter  3 Vana  77 Ia 24.6187 mA
[13:47:20.226] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 10 iter  4 Vana  74 Ia 23.8187 mA
[13:47:20.327] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 10 iter  5 Vana  75 Ia 23.8187 mA
[13:47:20.428] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 10 iter  6 Vana  76 Ia 23.8187 mA
[13:47:20.528] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 10 iter  7 Vana  77 Ia 24.6187 mA
[13:47:20.629] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 10 iter  8 Vana  74 Ia 23.8187 mA
[13:47:20.729] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 10 iter  9 Vana  75 Ia 23.8187 mA
[13:47:20.830] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 10 iter 10 Vana  76 Ia 24.6187 mA
[13:47:20.930] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 10 iter 11 Vana  73 Ia 23.0188 mA
[13:47:21.032] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 11 iter 0 Vana 78 Ia 24.6187 mA
[13:47:21.133] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 11 iter  1 Vana  75 Ia 23.8187 mA
[13:47:21.233] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 11 iter  2 Vana  76 Ia 23.8187 mA
[13:47:21.334] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 11 iter  3 Vana  77 Ia 23.8187 mA
[13:47:21.434] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 11 iter  4 Vana  78 Ia 24.6187 mA
[13:47:21.535] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 11 iter  5 Vana  75 Ia 23.8187 mA
[13:47:21.635] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 11 iter  6 Vana  76 Ia 23.8187 mA
[13:47:21.736] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 11 iter  7 Vana  77 Ia 23.8187 mA
[13:47:21.837] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 11 iter  8 Vana  78 Ia 23.8187 mA
[13:47:21.938] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 11 iter  9 Vana  79 Ia 24.6187 mA
[13:47:22.039] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 11 iter 10 Vana  76 Ia 23.8187 mA
[13:47:22.140] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 11 iter 11 Vana  77 Ia 23.8187 mA
[13:47:22.241] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 12 iter 0 Vana 78 Ia 23.8187 mA
[13:47:22.342] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 12 iter  1 Vana  79 Ia 23.0188 mA
[13:47:22.442] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 12 iter  2 Vana  85 Ia 24.6187 mA
[13:47:22.543] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 12 iter  3 Vana  82 Ia 23.8187 mA
[13:47:22.644] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 12 iter  4 Vana  83 Ia 24.6187 mA
[13:47:22.744] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 12 iter  5 Vana  80 Ia 23.8187 mA
[13:47:22.845] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 12 iter  6 Vana  81 Ia 23.8187 mA
[13:47:22.946] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 12 iter  7 Vana  82 Ia 23.8187 mA
[13:47:23.047] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 12 iter  8 Vana  83 Ia 24.6187 mA
[13:47:23.148] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 12 iter  9 Vana  80 Ia 23.8187 mA
[13:47:23.248] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 12 iter 10 Vana  81 Ia 23.8187 mA
[13:47:23.349] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 12 iter 11 Vana  82 Ia 23.8187 mA
[13:47:23.450] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 13 iter 0 Vana 78 Ia 24.6187 mA
[13:47:23.551] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 13 iter  1 Vana  75 Ia 23.8187 mA
[13:47:23.652] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 13 iter  2 Vana  76 Ia 23.8187 mA
[13:47:23.752] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 13 iter  3 Vana  77 Ia 23.8187 mA
[13:47:23.853] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 13 iter  4 Vana  78 Ia 24.6187 mA
[13:47:23.954] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 13 iter  5 Vana  75 Ia 23.8187 mA
[13:47:24.055] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 13 iter  6 Vana  76 Ia 23.8187 mA
[13:47:24.156] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 13 iter  7 Vana  77 Ia 24.6187 mA
[13:47:24.257] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 13 iter  8 Vana  74 Ia 23.8187 mA
[13:47:24.357] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 13 iter  9 Vana  75 Ia 23.8187 mA
[13:47:24.458] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 13 iter 10 Vana  76 Ia 23.8187 mA
[13:47:24.559] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 13 iter 11 Vana  77 Ia 24.6187 mA
[13:47:24.660] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 14 iter 0 Vana 78 Ia 23.8187 mA
[13:47:24.761] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 14 iter  1 Vana  79 Ia 23.8187 mA
[13:47:24.862] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 14 iter  2 Vana  80 Ia 24.6187 mA
[13:47:24.963] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 14 iter  3 Vana  77 Ia 23.8187 mA
[13:47:25.064] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 14 iter  4 Vana  78 Ia 23.0188 mA
[13:47:25.165] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 14 iter  5 Vana  84 Ia 25.4188 mA
[13:47:25.265] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 14 iter  6 Vana  77 Ia 23.8187 mA
[13:47:25.366] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 14 iter  7 Vana  78 Ia 23.8187 mA
[13:47:25.467] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 14 iter  8 Vana  79 Ia 23.8187 mA
[13:47:25.567] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 14 iter  9 Vana  80 Ia 24.6187 mA
[13:47:25.668] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 14 iter 10 Vana  77 Ia 23.0188 mA
[13:47:25.769] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 14 iter 11 Vana  83 Ia 25.4188 mA
[13:47:25.871] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 15 iter 0 Vana 78 Ia 23.8187 mA
[13:47:25.971] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 15 iter  1 Vana  79 Ia 23.8187 mA
[13:47:26.072] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 15 iter  2 Vana  80 Ia 23.8187 mA
[13:47:26.173] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 15 iter  3 Vana  81 Ia 23.8187 mA
[13:47:26.274] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 15 iter  4 Vana  82 Ia 24.6187 mA
[13:47:26.374] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 15 iter  5 Vana  79 Ia 23.8187 mA
[13:47:26.475] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 15 iter  6 Vana  80 Ia 23.8187 mA
[13:47:26.576] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 15 iter  7 Vana  81 Ia 24.6187 mA
[13:47:26.677] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 15 iter  8 Vana  78 Ia 23.8187 mA
[13:47:26.777] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 15 iter  9 Vana  79 Ia 23.8187 mA
[13:47:26.878] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 15 iter 10 Vana  80 Ia 23.8187 mA
[13:47:26.979] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 15 iter 11 Vana  81 Ia 23.8187 mA
[13:47:27.008] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC  0 Vana  79
[13:47:27.008] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC  1 Vana  83
[13:47:27.009] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC  2 Vana  77
[13:47:27.009] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC  3 Vana  77
[13:47:27.009] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC  4 Vana  87
[13:47:27.009] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC  5 Vana  77
[13:47:27.009] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC  6 Vana  79
[13:47:27.009] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC  7 Vana  82
[13:47:27.009] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC  8 Vana  77
[13:47:27.009] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC  9 Vana  77
[13:47:27.009] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC 10 Vana  73
[13:47:27.010] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC 11 Vana  77
[13:47:27.010] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC 12 Vana  82
[13:47:27.010] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC 13 Vana  77
[13:47:27.010] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC 14 Vana  83
[13:47:27.011] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC 15 Vana  81
[13:47:28.838] <TB2>     INFO: PixTestPretest::setVana() done, Module Ia 379.4 mA = 23.7125 mA/ROC
[13:47:28.838] <TB2>     INFO: i(loss) [mA/ROC]:     19.3  19.3  19.3  19.3  19.3  19.3  18.5  19.3  18.5  19.3  18.5  19.3  19.3  19.3  20.1  19.3
[13:47:28.872] <TB2>     INFO:    ----------------------------------------------------------------------
[13:47:28.872] <TB2>     INFO:    PixTestPretest::findTiming() 
[13:47:28.872] <TB2>     INFO:    ----------------------------------------------------------------------
[13:47:28.872] <TB2>     INFO: PixTestCmd::init()
[13:47:28.872] <TB2>    DEBUG: <PixTestCmd.cc/runCommand:L3838> running command: timing
[13:47:29.467] <TB2>  WARNING: Not unmasking DUT, not setting Calibrate bits!
[13:49:05.841] <TB2>    DEBUG: <PixTestCmd.cc/~PixTestCmd:L78> PixTestCmd dtor
[13:49:05.869] <TB2>     INFO: TBM phases:  160MHz: 0, 400MHz: 2, TBM delays: ROC(0/1):4, header/trailer: 1, token: 1
[13:49:05.869] <TB2>     INFO: (success/tries = 100/100), width = 4
[13:49:05.869] <TB2>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg basee[0] from 0xa8 to 0x8
[13:49:05.869] <TB2>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg basea[0] from 0x52 to 0xe4
[13:49:05.869] <TB2>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg basea[1] from 0x52 to 0xe4
[13:49:05.869] <TB2>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg base4[0] from 0x80 to 0x80
[13:49:05.869] <TB2>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg base4[1] from 0x80 to 0x80
[13:49:05.872] <TB2>     INFO:    ----------------------------------------------------------------------
[13:49:05.872] <TB2>     INFO:    PixTestPretest::findWorkingPixel()
[13:49:05.872] <TB2>     INFO:    ----------------------------------------------------------------------
[13:49:06.007] <TB2>     INFO: Expecting 231680 events.
[13:49:13.231] <TB2>     INFO: 231680 events read in total (6509ms).
[13:49:13.236] <TB2>     INFO: Test took 7361ms.
[13:49:13.571] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C0 OK, with vthrComp = 92 and Delta(CalDel) = 59
[13:49:13.574] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C1 OK, with vthrComp = 81 and Delta(CalDel) = 62
[13:49:13.578] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C2 OK, with vthrComp = 75 and Delta(CalDel) = 62
[13:49:13.582] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C3 OK, with vthrComp = 88 and Delta(CalDel) = 65
[13:49:13.586] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C4 OK, with vthrComp = 87 and Delta(CalDel) = 65
[13:49:13.589] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C5 OK, with vthrComp = 105 and Delta(CalDel) = 62
[13:49:13.593] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C6 OK, with vthrComp = 111 and Delta(CalDel) = 60
[13:49:13.597] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C7 OK, with vthrComp = 92 and Delta(CalDel) = 56
[13:49:13.600] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C8 OK, with vthrComp = 95 and Delta(CalDel) = 63
[13:49:13.604] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C9 OK, with vthrComp = 80 and Delta(CalDel) = 61
[13:49:13.608] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C10 OK, with vthrComp = 93 and Delta(CalDel) = 62
[13:49:13.612] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C11 OK, with vthrComp = 95 and Delta(CalDel) = 60
[13:49:13.615] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C12 OK, with vthrComp = 94 and Delta(CalDel) = 61
[13:49:13.619] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C13 OK, with vthrComp = 83 and Delta(CalDel) = 60
[13:49:13.623] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C14 OK, with vthrComp = 98 and Delta(CalDel) = 60
[13:49:13.626] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C15 OK, with vthrComp = 88 and Delta(CalDel) = 63
[13:49:13.668] <TB2>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:49:13.701] <TB2>     INFO:    ----------------------------------------------------------------------
[13:49:13.701] <TB2>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:49:13.701] <TB2>     INFO:    ----------------------------------------------------------------------
[13:49:13.836] <TB2>     INFO: Expecting 231680 events.
[13:49:22.040] <TB2>     INFO: 231680 events read in total (7489ms).
[13:49:22.045] <TB2>     INFO: Test took 8340ms.
[13:49:22.068] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 126 +/- 29.5
[13:49:22.383] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 140 +/- 30.5
[13:49:22.387] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 154 +/- 31
[13:49:22.390] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 168 +/- 33.5
[13:49:22.394] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 163 +/- 32.5
[13:49:22.398] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 132 +/- 31
[13:49:22.401] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 110 +/- 30
[13:49:22.404] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 114 +/- 29
[13:49:22.408] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 155 +/- 32
[13:49:22.411] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 143 +/- 31.5
[13:49:22.415] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 142 +/- 30.5
[13:49:22.418] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 132 +/- 30
[13:49:22.422] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 128 +/- 30.5
[13:49:22.425] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 135 +/- 29
[13:49:22.429] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 144 +/- 31
[13:49:22.432] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 139 +/- 30.5
[13:49:22.469] <TB2>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:49:22.469] <TB2>     INFO: CalDel:      126   140   154   168   163   132   110   114   155   143   142   132   128   135   144   139
[13:49:22.469] <TB2>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[13:49:22.473] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-46_FPIXTest-17C-Nebraska-160204-1344_2016-02-04_13h44m_1454615072//000_FPIXTest_p17//dacParameters_C0.dat
[13:49:22.473] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-46_FPIXTest-17C-Nebraska-160204-1344_2016-02-04_13h44m_1454615072//000_FPIXTest_p17//dacParameters_C1.dat
[13:49:22.473] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-46_FPIXTest-17C-Nebraska-160204-1344_2016-02-04_13h44m_1454615072//000_FPIXTest_p17//dacParameters_C2.dat
[13:49:22.473] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-46_FPIXTest-17C-Nebraska-160204-1344_2016-02-04_13h44m_1454615072//000_FPIXTest_p17//dacParameters_C3.dat
[13:49:22.474] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-46_FPIXTest-17C-Nebraska-160204-1344_2016-02-04_13h44m_1454615072//000_FPIXTest_p17//dacParameters_C4.dat
[13:49:22.474] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-46_FPIXTest-17C-Nebraska-160204-1344_2016-02-04_13h44m_1454615072//000_FPIXTest_p17//dacParameters_C5.dat
[13:49:22.474] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-46_FPIXTest-17C-Nebraska-160204-1344_2016-02-04_13h44m_1454615072//000_FPIXTest_p17//dacParameters_C6.dat
[13:49:22.474] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-46_FPIXTest-17C-Nebraska-160204-1344_2016-02-04_13h44m_1454615072//000_FPIXTest_p17//dacParameters_C7.dat
[13:49:22.474] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-46_FPIXTest-17C-Nebraska-160204-1344_2016-02-04_13h44m_1454615072//000_FPIXTest_p17//dacParameters_C8.dat
[13:49:22.474] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-46_FPIXTest-17C-Nebraska-160204-1344_2016-02-04_13h44m_1454615072//000_FPIXTest_p17//dacParameters_C9.dat
[13:49:22.474] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-46_FPIXTest-17C-Nebraska-160204-1344_2016-02-04_13h44m_1454615072//000_FPIXTest_p17//dacParameters_C10.dat
[13:49:22.474] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-46_FPIXTest-17C-Nebraska-160204-1344_2016-02-04_13h44m_1454615072//000_FPIXTest_p17//dacParameters_C11.dat
[13:49:22.475] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-46_FPIXTest-17C-Nebraska-160204-1344_2016-02-04_13h44m_1454615072//000_FPIXTest_p17//dacParameters_C12.dat
[13:49:22.475] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-46_FPIXTest-17C-Nebraska-160204-1344_2016-02-04_13h44m_1454615072//000_FPIXTest_p17//dacParameters_C13.dat
[13:49:22.475] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-46_FPIXTest-17C-Nebraska-160204-1344_2016-02-04_13h44m_1454615072//000_FPIXTest_p17//dacParameters_C14.dat
[13:49:22.475] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-46_FPIXTest-17C-Nebraska-160204-1344_2016-02-04_13h44m_1454615072//000_FPIXTest_p17//dacParameters_C15.dat
[13:49:22.475] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-G-2-46_FPIXTest-17C-Nebraska-160204-1344_2016-02-04_13h44m_1454615072//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:49:22.475] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-G-2-46_FPIXTest-17C-Nebraska-160204-1344_2016-02-04_13h44m_1454615072//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:49:22.475] <TB2>     INFO: PixTestPretest::doTest() done, duration: 153 seconds
[13:49:22.475] <TB2>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:49:22.536] <TB2>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[13:49:22.536] <TB2>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[13:49:22.539] <TB2>     INFO: ######################################################################
[13:49:22.539] <TB2>     INFO: PixTestAlive::doTest()
[13:49:22.539] <TB2>     INFO: ######################################################################
[13:49:22.542] <TB2>     INFO:    ----------------------------------------------------------------------
[13:49:22.542] <TB2>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:49:22.542] <TB2>     INFO:    ----------------------------------------------------------------------
[13:49:22.544] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:49:22.888] <TB2>     INFO: Expecting 41600 events.
[13:49:26.973] <TB2>     INFO: 41600 events read in total (3370ms).
[13:49:26.974] <TB2>     INFO: Test took 4430ms.
[13:49:26.982] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:49:26.982] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[13:49:26.982] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:49:27.356] <TB2>     INFO: PixTestAlive::aliveTest() done
[13:49:27.356] <TB2>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:49:27.356] <TB2>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:49:27.360] <TB2>     INFO:    ----------------------------------------------------------------------
[13:49:27.360] <TB2>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:49:27.360] <TB2>     INFO:    ----------------------------------------------------------------------
[13:49:27.361] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:49:27.706] <TB2>     INFO: Expecting 41600 events.
[13:49:30.686] <TB2>     INFO: 41600 events read in total (2265ms).
[13:49:30.686] <TB2>     INFO: Test took 3325ms.
[13:49:30.686] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:49:30.686] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[13:49:30.686] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[13:49:30.687] <TB2>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[13:49:31.094] <TB2>     INFO: PixTestAlive::maskTest() done
[13:49:31.094] <TB2>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:49:31.097] <TB2>     INFO:    ----------------------------------------------------------------------
[13:49:31.097] <TB2>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:49:31.097] <TB2>     INFO:    ----------------------------------------------------------------------
[13:49:31.099] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:49:31.448] <TB2>     INFO: Expecting 41600 events.
[13:49:35.526] <TB2>     INFO: 41600 events read in total (3363ms).
[13:49:35.527] <TB2>     INFO: Test took 4428ms.
[13:49:35.535] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:49:35.535] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[13:49:35.535] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[13:49:35.909] <TB2>     INFO: PixTestAlive::addressDecodingTest() done
[13:49:35.909] <TB2>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:49:35.909] <TB2>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[13:49:35.909] <TB2>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[13:49:35.917] <TB2>     INFO: ######################################################################
[13:49:35.917] <TB2>     INFO: PixTestTrim::doTest()
[13:49:35.917] <TB2>     INFO: ######################################################################
[13:49:35.920] <TB2>     INFO:    ----------------------------------------------------------------------
[13:49:35.920] <TB2>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[13:49:35.920] <TB2>     INFO:    ----------------------------------------------------------------------
[13:49:35.996] <TB2>     INFO: ---> VthrComp thr map (minimal VthrComp)
[13:49:35.996] <TB2>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:49:36.022] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:49:36.022] <TB2>     INFO:     run 1 of 1
[13:49:36.022] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:49:36.365] <TB2>     INFO: Expecting 5025280 events.
[13:50:20.807] <TB2>     INFO: 1385408 events read in total (43728ms).
[13:51:04.314] <TB2>     INFO: 2755712 events read in total (87235ms).
[13:51:48.027] <TB2>     INFO: 4136376 events read in total (130949ms).
[13:52:18.667] <TB2>     INFO: 5025280 events read in total (161588ms).
[13:52:18.710] <TB2>     INFO: Test took 162688ms.
[13:52:18.770] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:52:18.878] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:52:20.268] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:52:21.623] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:52:23.009] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:52:24.382] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:52:25.694] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:52:27.028] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:52:28.433] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:52:29.831] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:52:31.179] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:52:32.566] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:52:33.969] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:52:35.389] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:52:36.762] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:52:38.144] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:52:39.594] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:52:40.911] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 193748992
[13:52:40.921] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.3118 minThrLimit = 87.2969 minThrNLimit = 110.805 -> result = 87.3118 -> 87
[13:52:40.921] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.8062 minThrLimit = 88.8023 minThrNLimit = 110.018 -> result = 88.8062 -> 88
[13:52:40.921] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.7296 minThrLimit = 85.6811 minThrNLimit = 109.321 -> result = 85.7296 -> 85
[13:52:40.922] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.6904 minThrLimit = 86.6865 minThrNLimit = 107.762 -> result = 86.6904 -> 86
[13:52:40.922] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 80.7441 minThrLimit = 80.7348 minThrNLimit = 102.982 -> result = 80.7441 -> 80
[13:52:40.923] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.3902 minThrLimit = 93.3668 minThrNLimit = 113.926 -> result = 93.3902 -> 93
[13:52:40.923] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.177 minThrLimit = 103.135 minThrNLimit = 126.833 -> result = 103.177 -> 103
[13:52:40.923] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.2962 minThrLimit = 99.2852 minThrNLimit = 123.037 -> result = 99.2962 -> 99
[13:52:40.924] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.9578 minThrLimit = 89.8558 minThrNLimit = 111.148 -> result = 89.9578 -> 89
[13:52:40.924] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.9481 minThrLimit = 93.9094 minThrNLimit = 118.829 -> result = 93.9481 -> 93
[13:52:40.925] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.8965 minThrLimit = 92.8473 minThrNLimit = 119.972 -> result = 92.8965 -> 92
[13:52:40.925] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.7504 minThrLimit = 98.702 minThrNLimit = 125.028 -> result = 98.7504 -> 98
[13:52:40.925] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.891 minThrLimit = 96.864 minThrNLimit = 120.564 -> result = 96.891 -> 96
[13:52:40.926] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.5262 minThrLimit = 89.4944 minThrNLimit = 116.309 -> result = 89.5262 -> 89
[13:52:40.926] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.226 minThrLimit = 101.212 minThrNLimit = 129.366 -> result = 101.226 -> 101
[13:52:40.927] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 84.3996 minThrLimit = 84.3988 minThrNLimit = 106.9 -> result = 84.3996 -> 84
[13:52:40.927] <TB2>     INFO: ROC 0 VthrComp = 87
[13:52:40.927] <TB2>     INFO: ROC 1 VthrComp = 88
[13:52:40.927] <TB2>     INFO: ROC 2 VthrComp = 85
[13:52:40.927] <TB2>     INFO: ROC 3 VthrComp = 86
[13:52:40.928] <TB2>     INFO: ROC 4 VthrComp = 80
[13:52:40.928] <TB2>     INFO: ROC 5 VthrComp = 93
[13:52:40.928] <TB2>     INFO: ROC 6 VthrComp = 103
[13:52:40.928] <TB2>     INFO: ROC 7 VthrComp = 99
[13:52:40.929] <TB2>     INFO: ROC 8 VthrComp = 89
[13:52:40.929] <TB2>     INFO: ROC 9 VthrComp = 93
[13:52:40.929] <TB2>     INFO: ROC 10 VthrComp = 92
[13:52:40.929] <TB2>     INFO: ROC 11 VthrComp = 98
[13:52:40.929] <TB2>     INFO: ROC 12 VthrComp = 96
[13:52:40.929] <TB2>     INFO: ROC 13 VthrComp = 89
[13:52:40.930] <TB2>     INFO: ROC 14 VthrComp = 101
[13:52:40.930] <TB2>     INFO: ROC 15 VthrComp = 84
[13:52:40.930] <TB2>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[13:52:40.930] <TB2>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:52:40.944] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:52:40.944] <TB2>     INFO:     run 1 of 1
[13:52:40.944] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:52:41.303] <TB2>     INFO: Expecting 5025280 events.
[13:53:17.074] <TB2>     INFO: 886992 events read in total (35056ms).
[13:53:52.270] <TB2>     INFO: 1771824 events read in total (70252ms).
[13:54:27.386] <TB2>     INFO: 2655064 events read in total (105368ms).
[13:55:02.395] <TB2>     INFO: 3529560 events read in total (140377ms).
[13:55:37.405] <TB2>     INFO: 4399216 events read in total (175387ms).
[13:56:03.801] <TB2>     INFO: 5025280 events read in total (201783ms).
[13:56:03.876] <TB2>     INFO: Test took 202932ms.
[13:56:04.053] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:56:04.408] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:56:05.987] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:56:07.612] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:56:09.261] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:56:10.942] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:56:12.533] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:56:14.130] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:56:15.735] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:56:17.319] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:56:18.937] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:56:20.524] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:56:22.100] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:56:23.674] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:56:25.264] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:56:26.840] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:56:28.409] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:56:29.987] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 241377280
[13:56:29.990] <TB2>     INFO:    roc 0 with ID = 0  has maximal Vcal 55.4278 for pixel 4/1 mean/min/max = 43.9668/32.2735/55.6602
[13:56:29.990] <TB2>     INFO:    roc 1 with ID = 1  has maximal Vcal 58.1359 for pixel 51/7 mean/min/max = 46.5191/34.881/58.1573
[13:56:29.991] <TB2>     INFO:    roc 2 with ID = 2  has maximal Vcal 55.3495 for pixel 0/3 mean/min/max = 43.9867/32.4845/55.489
[13:56:29.991] <TB2>     INFO:    roc 3 with ID = 3  has maximal Vcal 59.7161 for pixel 0/3 mean/min/max = 46.1877/32.5785/59.797
[13:56:29.991] <TB2>     INFO:    roc 4 with ID = 4  has maximal Vcal 60.9217 for pixel 12/3 mean/min/max = 46.6611/32.281/61.0412
[13:56:29.992] <TB2>     INFO:    roc 5 with ID = 5  has maximal Vcal 58.6584 for pixel 6/77 mean/min/max = 45.7183/32.7314/58.7053
[13:56:29.992] <TB2>     INFO:    roc 6 with ID = 6  has maximal Vcal 56.9958 for pixel 4/79 mean/min/max = 44.5329/31.6993/57.3665
[13:56:29.992] <TB2>     INFO:    roc 7 with ID = 7  has maximal Vcal 57.238 for pixel 24/9 mean/min/max = 44.5423/31.7296/57.3549
[13:56:29.993] <TB2>     INFO:    roc 8 with ID = 8  has maximal Vcal 60.8383 for pixel 4/5 mean/min/max = 47.2222/33.5965/60.8478
[13:56:29.993] <TB2>     INFO:    roc 9 with ID = 9  has maximal Vcal 55.651 for pixel 2/4 mean/min/max = 44.7808/33.7851/55.7765
[13:56:29.993] <TB2>     INFO:    roc 10 with ID = 10  has maximal Vcal 56.3448 for pixel 16/6 mean/min/max = 45.4635/34.047/56.88
[13:56:29.993] <TB2>     INFO:    roc 11 with ID = 11  has maximal Vcal 54.4725 for pixel 2/4 mean/min/max = 43.6486/32.5908/54.7063
[13:56:29.994] <TB2>     INFO:    roc 12 with ID = 12  has maximal Vcal 58.195 for pixel 20/28 mean/min/max = 45.2671/32.3233/58.211
[13:56:29.994] <TB2>     INFO:    roc 13 with ID = 13  has maximal Vcal 56.5596 for pixel 6/27 mean/min/max = 45.3046/33.4615/57.1476
[13:56:29.994] <TB2>     INFO:    roc 14 with ID = 14  has maximal Vcal 54.3614 for pixel 23/79 mean/min/max = 43.3321/31.5349/55.1292
[13:56:29.995] <TB2>     INFO:    roc 15 with ID = 15  has maximal Vcal 56.931 for pixel 3/0 mean/min/max = 44.6416/32.0549/57.2284
[13:56:29.995] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:56:30.127] <TB2>     INFO: Expecting 411648 events.
[13:56:37.865] <TB2>     INFO: 411648 events read in total (7024ms).
[13:56:37.871] <TB2>     INFO: Expecting 411648 events.
[13:56:45.468] <TB2>     INFO: 411648 events read in total (6935ms).
[13:56:45.476] <TB2>     INFO: Expecting 411648 events.
[13:56:53.131] <TB2>     INFO: 411648 events read in total (6987ms).
[13:56:53.141] <TB2>     INFO: Expecting 411648 events.
[13:57:00.755] <TB2>     INFO: 411648 events read in total (6950ms).
[13:57:00.767] <TB2>     INFO: Expecting 411648 events.
[13:57:08.448] <TB2>     INFO: 411648 events read in total (7016ms).
[13:57:08.465] <TB2>     INFO: Expecting 411648 events.
[13:57:16.027] <TB2>     INFO: 411648 events read in total (6910ms).
[13:57:16.045] <TB2>     INFO: Expecting 411648 events.
[13:57:23.630] <TB2>     INFO: 411648 events read in total (6927ms).
[13:57:23.651] <TB2>     INFO: Expecting 411648 events.
[13:57:31.329] <TB2>     INFO: 411648 events read in total (7019ms).
[13:57:31.351] <TB2>     INFO: Expecting 411648 events.
[13:57:39.037] <TB2>     INFO: 411648 events read in total (7036ms).
[13:57:39.061] <TB2>     INFO: Expecting 411648 events.
[13:57:46.797] <TB2>     INFO: 411648 events read in total (7084ms).
[13:57:46.825] <TB2>     INFO: Expecting 411648 events.
[13:57:54.645] <TB2>     INFO: 411648 events read in total (7177ms).
[13:57:54.676] <TB2>     INFO: Expecting 411648 events.
[13:58:02.244] <TB2>     INFO: 411648 events read in total (6931ms).
[13:58:02.278] <TB2>     INFO: Expecting 411648 events.
[13:58:10.037] <TB2>     INFO: 411648 events read in total (7125ms).
[13:58:10.072] <TB2>     INFO: Expecting 411648 events.
[13:58:17.760] <TB2>     INFO: 411648 events read in total (7054ms).
[13:58:17.800] <TB2>     INFO: Expecting 411648 events.
[13:58:25.497] <TB2>     INFO: 411648 events read in total (7067ms).
[13:58:25.537] <TB2>     INFO: Expecting 411648 events.
[13:58:33.172] <TB2>     INFO: 411648 events read in total (7000ms).
[13:58:33.217] <TB2>     INFO: Test took 123222ms.
[13:58:33.721] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2059 < 35 for itrim+1 = 108; old thr = 34.932 ... break
[13:58:33.751] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0846 < 35 for itrim = 93; old thr = 34.3907 ... break
[13:58:33.784] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5541 < 35 for itrim+1 = 93; old thr = 34.9371 ... break
[13:58:33.813] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6243 < 35 for itrim+1 = 97; old thr = 34.4724 ... break
[13:58:33.857] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2598 < 35 for itrim = 116; old thr = 34.2463 ... break
[13:58:33.892] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.1576 < 35 for itrim+1 = 102; old thr = 34.9193 ... break
[13:58:33.920] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6565 < 35 for itrim+1 = 85; old thr = 34.7347 ... break
[13:58:33.960] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2371 < 35 for itrim+1 = 102; old thr = 34.9009 ... break
[13:58:33.992] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2106 < 35 for itrim = 112; old thr = 34.0992 ... break
[13:58:34.034] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.542 < 35 for itrim+1 = 102; old thr = 34.9462 ... break
[13:58:34.080] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.025 < 35 for itrim = 113; old thr = 34.6237 ... break
[13:58:34.124] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2371 < 35 for itrim = 99; old thr = 34.4761 ... break
[13:58:34.167] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0765 < 35 for itrim = 114; old thr = 34.4138 ... break
[13:58:34.209] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5561 < 35 for itrim+1 = 107; old thr = 34.6301 ... break
[13:58:34.245] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0829 < 35 for itrim = 95; old thr = 34.4339 ... break
[13:58:34.288] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3054 < 35 for itrim+1 = 111; old thr = 34.8567 ... break
[13:58:34.366] <TB2>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[13:58:34.376] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:58:34.376] <TB2>     INFO:     run 1 of 1
[13:58:34.376] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:58:34.719] <TB2>     INFO: Expecting 5025280 events.
[13:59:10.253] <TB2>     INFO: 871344 events read in total (34819ms).
[13:59:45.495] <TB2>     INFO: 1740552 events read in total (70061ms).
[14:00:20.520] <TB2>     INFO: 2608776 events read in total (105086ms).
[14:00:55.598] <TB2>     INFO: 3467328 events read in total (140164ms).
[14:01:30.564] <TB2>     INFO: 4320696 events read in total (175130ms).
[14:01:58.547] <TB2>     INFO: 5025280 events read in total (203113ms).
[14:01:58.629] <TB2>     INFO: Test took 204253ms.
[14:01:58.813] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:01:59.179] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:02:00.730] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:02:02.357] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:02:04.015] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:02:05.764] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:02:07.451] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:02:09.027] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:02:10.612] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:02:12.163] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:02:13.809] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:02:15.427] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:02:17.043] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:02:18.581] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:02:20.148] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:02:21.698] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:02:23.237] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:02:24.772] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 275308544
[14:02:24.774] <TB2>     INFO: ---> TrimStepCorr4 extremal thresholds: 0.203334 .. 51.091938
[14:02:24.852] <TB2>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 0 .. 61 (-1/-1) hits flags = 528 (plus default)
[14:02:24.862] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:02:24.862] <TB2>     INFO:     run 1 of 1
[14:02:24.862] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:02:25.206] <TB2>     INFO: Expecting 2063360 events.
[14:03:06.175] <TB2>     INFO: 1152552 events read in total (40254ms).
[14:03:38.475] <TB2>     INFO: 2063360 events read in total (72554ms).
[14:03:38.496] <TB2>     INFO: Test took 73634ms.
[14:03:38.539] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:03:38.628] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:03:39.657] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:03:40.676] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:03:41.697] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:03:42.712] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:03:43.729] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:03:44.741] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:03:45.756] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:03:46.775] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:03:47.789] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:03:48.807] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:03:49.828] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:03:50.845] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:03:51.864] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:03:52.880] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:03:53.907] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:03:54.933] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 240312320
[14:03:55.018] <TB2>     INFO: ---> TrimStepCorr2 extremal thresholds: 16.338211 .. 46.222508
[14:03:55.095] <TB2>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 6 .. 56 (-1/-1) hits flags = 528 (plus default)
[14:03:55.105] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:03:55.105] <TB2>     INFO:     run 1 of 1
[14:03:55.105] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:03:55.457] <TB2>     INFO: Expecting 1697280 events.
[14:04:36.663] <TB2>     INFO: 1145824 events read in total (40492ms).
[14:04:56.294] <TB2>     INFO: 1697280 events read in total (60123ms).
[14:04:56.308] <TB2>     INFO: Test took 61203ms.
[14:04:56.343] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:04:56.416] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:04:57.397] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:04:58.376] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:04:59.351] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:05:00.322] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:05:01.291] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:05:02.261] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:05:03.236] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:05:04.218] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:05:05.279] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:05:06.251] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:05:07.225] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:05:08.196] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:05:09.167] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:05:10.143] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:05:11.116] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:05:12.119] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 260009984
[14:05:12.203] <TB2>     INFO: ---> TrimStepCorr1a extremal thresholds: 20.474605 .. 43.220857
[14:05:12.279] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 10 .. 53 (-1/-1) hits flags = 528 (plus default)
[14:05:12.289] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:05:12.289] <TB2>     INFO:     run 1 of 1
[14:05:12.290] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:05:12.638] <TB2>     INFO: Expecting 1464320 events.
[14:05:54.513] <TB2>     INFO: 1148976 events read in total (41160ms).
[14:06:05.580] <TB2>     INFO: 1464320 events read in total (52227ms).
[14:06:05.599] <TB2>     INFO: Test took 53309ms.
[14:06:05.635] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:06:05.719] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:06:06.698] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:06:07.655] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:06:08.611] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:06:09.568] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:06:10.521] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:06:11.472] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:06:12.424] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:06:13.381] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:06:14.330] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:06:15.286] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:06:16.244] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:06:17.198] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:06:18.151] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:06:19.109] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:06:20.068] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:06:21.031] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 243216384
[14:06:21.112] <TB2>     INFO: ---> TrimStepCorr1b extremal thresholds: 23.500691 .. 42.764832
[14:06:21.186] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 13 .. 52 (-1/-1) hits flags = 528 (plus default)
[14:06:21.197] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:06:21.197] <TB2>     INFO:     run 1 of 1
[14:06:21.197] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:06:21.542] <TB2>     INFO: Expecting 1331200 events.
[14:07:02.519] <TB2>     INFO: 1134976 events read in total (40258ms).
[14:07:09.836] <TB2>     INFO: 1331200 events read in total (47576ms).
[14:07:09.856] <TB2>     INFO: Test took 48660ms.
[14:07:09.890] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:07:09.955] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:07:10.952] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:07:11.943] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:07:12.937] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:07:13.934] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:07:14.920] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:07:15.907] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:07:16.898] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:07:17.891] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:07:18.878] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:07:19.882] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:07:20.870] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:07:21.853] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:07:22.835] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:07:23.820] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:07:24.806] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:07:25.799] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 311246848
[14:07:25.883] <TB2>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:07:25.883] <TB2>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:07:25.893] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:07:25.893] <TB2>     INFO:     run 1 of 1
[14:07:25.893] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:07:26.235] <TB2>     INFO: Expecting 1364480 events.
[14:08:05.718] <TB2>     INFO: 1075904 events read in total (38768ms).
[14:08:16.670] <TB2>     INFO: 1364480 events read in total (49720ms).
[14:08:16.685] <TB2>     INFO: Test took 50791ms.
[14:08:16.725] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:08:16.799] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:08:17.845] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:08:19.116] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:08:20.746] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:08:22.017] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:08:23.172] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:08:24.339] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:08:25.407] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:08:26.476] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:08:27.818] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:08:28.819] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:08:30.057] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:08:31.051] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:08:32.137] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:08:33.201] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:08:34.279] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:08:35.298] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 258514944
[14:08:35.344] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-46_FPIXTest-17C-Nebraska-160204-1344_2016-02-04_13h44m_1454615072//000_FPIXTest_p17//dacParameters35_C0.dat
[14:08:35.345] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-46_FPIXTest-17C-Nebraska-160204-1344_2016-02-04_13h44m_1454615072//000_FPIXTest_p17//dacParameters35_C1.dat
[14:08:35.345] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-46_FPIXTest-17C-Nebraska-160204-1344_2016-02-04_13h44m_1454615072//000_FPIXTest_p17//dacParameters35_C2.dat
[14:08:35.345] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-46_FPIXTest-17C-Nebraska-160204-1344_2016-02-04_13h44m_1454615072//000_FPIXTest_p17//dacParameters35_C3.dat
[14:08:35.346] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-46_FPIXTest-17C-Nebraska-160204-1344_2016-02-04_13h44m_1454615072//000_FPIXTest_p17//dacParameters35_C4.dat
[14:08:35.346] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-46_FPIXTest-17C-Nebraska-160204-1344_2016-02-04_13h44m_1454615072//000_FPIXTest_p17//dacParameters35_C5.dat
[14:08:35.346] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-46_FPIXTest-17C-Nebraska-160204-1344_2016-02-04_13h44m_1454615072//000_FPIXTest_p17//dacParameters35_C6.dat
[14:08:35.346] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-46_FPIXTest-17C-Nebraska-160204-1344_2016-02-04_13h44m_1454615072//000_FPIXTest_p17//dacParameters35_C7.dat
[14:08:35.346] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-46_FPIXTest-17C-Nebraska-160204-1344_2016-02-04_13h44m_1454615072//000_FPIXTest_p17//dacParameters35_C8.dat
[14:08:35.347] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-46_FPIXTest-17C-Nebraska-160204-1344_2016-02-04_13h44m_1454615072//000_FPIXTest_p17//dacParameters35_C9.dat
[14:08:35.347] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-46_FPIXTest-17C-Nebraska-160204-1344_2016-02-04_13h44m_1454615072//000_FPIXTest_p17//dacParameters35_C10.dat
[14:08:35.347] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-46_FPIXTest-17C-Nebraska-160204-1344_2016-02-04_13h44m_1454615072//000_FPIXTest_p17//dacParameters35_C11.dat
[14:08:35.347] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-46_FPIXTest-17C-Nebraska-160204-1344_2016-02-04_13h44m_1454615072//000_FPIXTest_p17//dacParameters35_C12.dat
[14:08:35.347] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-46_FPIXTest-17C-Nebraska-160204-1344_2016-02-04_13h44m_1454615072//000_FPIXTest_p17//dacParameters35_C13.dat
[14:08:35.347] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-46_FPIXTest-17C-Nebraska-160204-1344_2016-02-04_13h44m_1454615072//000_FPIXTest_p17//dacParameters35_C14.dat
[14:08:35.347] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-46_FPIXTest-17C-Nebraska-160204-1344_2016-02-04_13h44m_1454615072//000_FPIXTest_p17//dacParameters35_C15.dat
[14:08:35.347] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-G-2-46_FPIXTest-17C-Nebraska-160204-1344_2016-02-04_13h44m_1454615072//000_FPIXTest_p17//trimParameters35_C0.dat
[14:08:35.354] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-G-2-46_FPIXTest-17C-Nebraska-160204-1344_2016-02-04_13h44m_1454615072//000_FPIXTest_p17//trimParameters35_C1.dat
[14:08:35.368] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-G-2-46_FPIXTest-17C-Nebraska-160204-1344_2016-02-04_13h44m_1454615072//000_FPIXTest_p17//trimParameters35_C2.dat
[14:08:35.381] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-G-2-46_FPIXTest-17C-Nebraska-160204-1344_2016-02-04_13h44m_1454615072//000_FPIXTest_p17//trimParameters35_C3.dat
[14:08:35.388] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-G-2-46_FPIXTest-17C-Nebraska-160204-1344_2016-02-04_13h44m_1454615072//000_FPIXTest_p17//trimParameters35_C4.dat
[14:08:35.401] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-G-2-46_FPIXTest-17C-Nebraska-160204-1344_2016-02-04_13h44m_1454615072//000_FPIXTest_p17//trimParameters35_C5.dat
[14:08:35.411] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-G-2-46_FPIXTest-17C-Nebraska-160204-1344_2016-02-04_13h44m_1454615072//000_FPIXTest_p17//trimParameters35_C6.dat
[14:08:35.421] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-G-2-46_FPIXTest-17C-Nebraska-160204-1344_2016-02-04_13h44m_1454615072//000_FPIXTest_p17//trimParameters35_C7.dat
[14:08:35.433] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-G-2-46_FPIXTest-17C-Nebraska-160204-1344_2016-02-04_13h44m_1454615072//000_FPIXTest_p17//trimParameters35_C8.dat
[14:08:35.441] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-G-2-46_FPIXTest-17C-Nebraska-160204-1344_2016-02-04_13h44m_1454615072//000_FPIXTest_p17//trimParameters35_C9.dat
[14:08:35.447] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-G-2-46_FPIXTest-17C-Nebraska-160204-1344_2016-02-04_13h44m_1454615072//000_FPIXTest_p17//trimParameters35_C10.dat
[14:08:35.454] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-G-2-46_FPIXTest-17C-Nebraska-160204-1344_2016-02-04_13h44m_1454615072//000_FPIXTest_p17//trimParameters35_C11.dat
[14:08:35.467] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-G-2-46_FPIXTest-17C-Nebraska-160204-1344_2016-02-04_13h44m_1454615072//000_FPIXTest_p17//trimParameters35_C12.dat
[14:08:35.474] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-G-2-46_FPIXTest-17C-Nebraska-160204-1344_2016-02-04_13h44m_1454615072//000_FPIXTest_p17//trimParameters35_C13.dat
[14:08:35.481] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-G-2-46_FPIXTest-17C-Nebraska-160204-1344_2016-02-04_13h44m_1454615072//000_FPIXTest_p17//trimParameters35_C14.dat
[14:08:35.488] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-G-2-46_FPIXTest-17C-Nebraska-160204-1344_2016-02-04_13h44m_1454615072//000_FPIXTest_p17//trimParameters35_C15.dat
[14:08:35.496] <TB2>     INFO: PixTestTrim::trimTest() done
[14:08:35.496] <TB2>     INFO: vtrim:     108  93  93  97 116 102  85 102 112 102 113  99 114 107  95 111 
[14:08:35.496] <TB2>     INFO: vthrcomp:   87  88  85  86  80  93 103  99  89  93  92  98  96  89 101  84 
[14:08:35.496] <TB2>     INFO: vcal mean:  34.98  35.07  34.95  34.97  35.02  34.98  34.90  34.98  35.02  34.99  35.00  35.02  34.96  35.03  34.93  34.98 
[14:08:35.496] <TB2>     INFO: vcal RMS:    0.80   0.84   0.78   0.84   0.87   0.89   0.87   0.85   0.89   0.80   0.78   0.81   0.89   0.80   0.82   0.86 
[14:08:35.496] <TB2>     INFO: bits mean:  10.13   8.72   9.54   8.97   9.59   9.62   9.84   9.73   9.06   9.54   9.22  10.25   9.76   9.24  10.21   9.76 
[14:08:35.496] <TB2>     INFO: bits RMS:    2.54   2.70   2.72   2.88   2.59   2.55   2.68   2.74   2.63   2.50   2.58   2.41   2.55   2.64   2.57   2.66 
[14:08:35.507] <TB2>     INFO:    ----------------------------------------------------------------------
[14:08:35.507] <TB2>     INFO:    PixTestTrim::trimBitTest() ntrig = 10, vtrims = 254 126 63 32
[14:08:35.507] <TB2>     INFO:    ----------------------------------------------------------------------
[14:08:35.510] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:08:35.510] <TB2>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 10 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:08:35.521] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 10
[14:08:35.522] <TB2>     INFO:     run 1 of 1
[14:08:35.522] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:08:35.959] <TB2>     INFO: Expecting 8320000 events.
[14:09:13.788] <TB2>     INFO: 1137100 events read in total (37114ms).
[14:09:50.855] <TB2>     INFO: 2264580 events read in total (74181ms).
[14:10:27.873] <TB2>     INFO: 3388880 events read in total (111199ms).
[14:11:03.813] <TB2>     INFO: 4505850 events read in total (147139ms).
[14:11:40.486] <TB2>     INFO: 5614290 events read in total (183812ms).
[14:12:17.918] <TB2>     INFO: 6719960 events read in total (221244ms).
[14:12:54.825] <TB2>     INFO: 7825340 events read in total (258151ms).
[14:13:10.709] <TB2>     INFO: 8320000 events read in total (274035ms).
[14:13:10.767] <TB2>     INFO: Test took 275245ms.
[14:13:10.918] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:13:11.180] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:13:12.957] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:13:14.710] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:13:16.491] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:13:18.283] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:13:20.060] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:13:21.816] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:13:23.552] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:13:25.311] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:13:27.069] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:13:28.813] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:13:30.552] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:13:32.301] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:13:34.057] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:13:35.820] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:13:37.565] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:13:39.325] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 331231232
[14:13:39.326] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:13:39.399] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:13:39.399] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 10 dacrange: 0 .. 169 (-1/-1) hits flags = 528 (plus default)
[14:13:39.409] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 10
[14:13:39.409] <TB2>     INFO:     run 1 of 1
[14:13:39.410] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:13:39.752] <TB2>     INFO: Expecting 7072000 events.
[14:14:18.340] <TB2>     INFO: 1186240 events read in total (37869ms).
[14:14:56.209] <TB2>     INFO: 2361640 events read in total (75738ms).
[14:15:33.278] <TB2>     INFO: 3532200 events read in total (112807ms).
[14:16:09.359] <TB2>     INFO: 4687140 events read in total (148888ms).
[14:16:47.049] <TB2>     INFO: 5837710 events read in total (186578ms).
[14:17:23.301] <TB2>     INFO: 6989790 events read in total (222830ms).
[14:17:26.288] <TB2>     INFO: 7072000 events read in total (225817ms).
[14:17:26.334] <TB2>     INFO: Test took 226925ms.
[14:17:26.439] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:17:26.630] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:17:28.232] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:17:29.827] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:17:31.434] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:17:33.038] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:17:34.655] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:17:36.238] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:17:37.801] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:17:39.374] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:17:40.959] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:17:42.559] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:17:44.154] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:17:45.738] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:17:47.321] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:17:48.921] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:17:50.527] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:17:52.400] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 351944704
[14:17:52.401] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:17:52.474] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:17:52.474] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 10 dacrange: 0 .. 155 (-1/-1) hits flags = 528 (plus default)
[14:17:52.485] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 10
[14:17:52.485] <TB2>     INFO:     run 1 of 1
[14:17:52.485] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:17:52.827] <TB2>     INFO: Expecting 6489600 events.
[14:18:32.019] <TB2>     INFO: 1247830 events read in total (38477ms).
[14:19:09.708] <TB2>     INFO: 2483050 events read in total (76166ms).
[14:19:48.107] <TB2>     INFO: 3706490 events read in total (114565ms).
[14:20:25.531] <TB2>     INFO: 4915760 events read in total (151989ms).
[14:21:03.821] <TB2>     INFO: 6121500 events read in total (190279ms).
[14:21:15.604] <TB2>     INFO: 6489600 events read in total (202062ms).
[14:21:15.639] <TB2>     INFO: Test took 203154ms.
[14:21:15.722] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:21:15.882] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:21:17.467] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:21:19.038] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:21:20.631] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:21:22.213] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:21:23.806] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:21:25.373] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:21:26.911] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:21:28.458] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:21:30.020] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:21:31.596] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:21:33.148] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:21:34.688] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:21:36.222] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:21:37.791] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:21:39.323] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:21:40.902] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 289656832
[14:21:40.903] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:21:40.978] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:21:40.978] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 10 dacrange: 0 .. 156 (-1/-1) hits flags = 528 (plus default)
[14:21:40.988] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 10
[14:21:40.988] <TB2>     INFO:     run 1 of 1
[14:21:40.989] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:21:41.332] <TB2>     INFO: Expecting 6531200 events.
[14:22:22.147] <TB2>     INFO: 1242610 events read in total (40100ms).
[14:23:00.949] <TB2>     INFO: 2472000 events read in total (78902ms).
[14:23:39.345] <TB2>     INFO: 3690690 events read in total (117298ms).
[14:24:17.540] <TB2>     INFO: 4895030 events read in total (155493ms).
[14:24:55.690] <TB2>     INFO: 6095910 events read in total (193644ms).
[14:25:09.212] <TB2>     INFO: 6531200 events read in total (207165ms).
[14:25:09.247] <TB2>     INFO: Test took 208258ms.
[14:25:09.329] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:25:09.495] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:25:11.015] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:25:12.520] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:25:14.030] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:25:15.523] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:25:17.048] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:25:18.533] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:25:19.997] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:25:21.472] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:25:22.960] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:25:24.463] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:25:25.959] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:25:27.437] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:25:28.909] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:25:30.409] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:25:31.891] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:25:33.403] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 289656832
[14:25:33.404] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:25:33.478] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:25:33.478] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 10 dacrange: 0 .. 156 (-1/-1) hits flags = 528 (plus default)
[14:25:33.489] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 10
[14:25:33.489] <TB2>     INFO:     run 1 of 1
[14:25:33.490] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:25:33.838] <TB2>     INFO: Expecting 6531200 events.
[14:26:12.139] <TB2>     INFO: 1241840 events read in total (37586ms).
[14:26:50.506] <TB2>     INFO: 2471060 events read in total (75953ms).
[14:27:28.522] <TB2>     INFO: 3689050 events read in total (113969ms).
[14:28:06.614] <TB2>     INFO: 4892260 events read in total (152061ms).
[14:28:44.678] <TB2>     INFO: 6093080 events read in total (190125ms).
[14:28:58.650] <TB2>     INFO: 6531200 events read in total (204097ms).
[14:28:58.684] <TB2>     INFO: Test took 205194ms.
[14:28:58.769] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:28:58.921] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:29:00.429] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:29:01.927] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:29:03.438] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:29:04.935] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:29:06.465] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:29:07.949] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:29:09.416] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:29:10.887] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:29:12.375] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:29:13.884] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:29:15.381] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:29:16.872] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:29:18.350] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:29:19.858] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:29:21.336] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:29:22.850] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 388526080
[14:29:22.851] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.41642, thr difference RMS: 1.29282
[14:29:22.852] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 9.26102, thr difference RMS: 1.56877
[14:29:22.852] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.77924, thr difference RMS: 0.949496
[14:29:22.852] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 9.01082, thr difference RMS: 1.28697
[14:29:22.852] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.94319, thr difference RMS: 0.887003
[14:29:22.852] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 9.0015, thr difference RMS: 1.54727
[14:29:22.853] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 10.9023, thr difference RMS: 1.14936
[14:29:22.853] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 9.09423, thr difference RMS: 1.67415
[14:29:22.853] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.46281, thr difference RMS: 1.38736
[14:29:22.853] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 9.03301, thr difference RMS: 1.18227
[14:29:22.853] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.3656, thr difference RMS: 1.34168
[14:29:22.854] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.47214, thr difference RMS: 1.42814
[14:29:22.854] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.21151, thr difference RMS: 1.47675
[14:29:22.854] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.91337, thr difference RMS: 1.11582
[14:29:22.854] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.81601, thr difference RMS: 1.51569
[14:29:22.854] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 7.96828, thr difference RMS: 1.13587
[14:29:22.855] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.33602, thr difference RMS: 1.273
[14:29:22.855] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 9.27922, thr difference RMS: 1.5574
[14:29:22.855] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.7346, thr difference RMS: 0.940921
[14:29:22.855] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 9.00526, thr difference RMS: 1.28472
[14:29:22.855] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.94959, thr difference RMS: 0.896604
[14:29:22.855] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.99249, thr difference RMS: 1.54636
[14:29:22.856] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 11.1584, thr difference RMS: 1.15579
[14:29:22.856] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.98551, thr difference RMS: 1.6631
[14:29:22.856] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.37742, thr difference RMS: 1.40204
[14:29:22.856] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 9.06622, thr difference RMS: 1.17346
[14:29:22.856] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.1859, thr difference RMS: 1.32433
[14:29:22.857] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.43849, thr difference RMS: 1.43344
[14:29:22.857] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.10358, thr difference RMS: 1.48663
[14:29:22.857] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.91683, thr difference RMS: 1.11175
[14:29:22.857] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.90224, thr difference RMS: 1.50373
[14:29:22.857] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 7.88888, thr difference RMS: 1.12527
[14:29:22.858] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.32076, thr difference RMS: 1.27663
[14:29:22.858] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 9.31332, thr difference RMS: 1.55269
[14:29:22.858] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.82262, thr difference RMS: 0.930645
[14:29:22.858] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 9.12388, thr difference RMS: 1.27476
[14:29:22.858] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.96741, thr difference RMS: 0.859833
[14:29:22.859] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 9.12702, thr difference RMS: 1.53551
[14:29:22.859] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 11.3887, thr difference RMS: 1.13335
[14:29:22.859] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 9.03596, thr difference RMS: 1.66675
[14:29:22.859] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.34594, thr difference RMS: 1.38618
[14:29:22.859] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 9.15488, thr difference RMS: 1.15941
[14:29:22.860] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.1601, thr difference RMS: 1.3405
[14:29:22.860] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.50338, thr difference RMS: 1.4156
[14:29:22.860] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.18612, thr difference RMS: 1.47899
[14:29:22.860] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.97144, thr difference RMS: 1.10979
[14:29:22.860] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 9.10998, thr difference RMS: 1.49543
[14:29:22.860] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 7.8873, thr difference RMS: 1.13944
[14:29:22.861] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.34608, thr difference RMS: 1.26969
[14:29:22.861] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 9.45909, thr difference RMS: 1.53129
[14:29:22.861] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.80017, thr difference RMS: 0.921054
[14:29:22.861] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 9.24606, thr difference RMS: 1.25584
[14:29:22.861] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 9.11151, thr difference RMS: 0.853059
[14:29:22.862] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 9.14675, thr difference RMS: 1.5212
[14:29:22.862] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 11.5397, thr difference RMS: 1.12918
[14:29:22.862] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 9.07186, thr difference RMS: 1.67845
[14:29:22.862] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.29074, thr difference RMS: 1.38634
[14:29:22.862] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 9.373, thr difference RMS: 1.15588
[14:29:22.863] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.14399, thr difference RMS: 1.33982
[14:29:22.863] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.50444, thr difference RMS: 1.40664
[14:29:22.863] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.27086, thr difference RMS: 1.48293
[14:29:22.863] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 9.06241, thr difference RMS: 1.10612
[14:29:22.863] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 9.30283, thr difference RMS: 1.47852
[14:29:22.863] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 7.85852, thr difference RMS: 1.13487
[14:29:22.973] <TB2>     INFO: PixTestTrim::trimBitTest() done 
[14:29:22.982] <TB2>     INFO: PixTestTrim::doTest() done, duration: 2387 seconds
[14:29:22.982] <TB2>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:29:23.699] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:29:23.699] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:29:23.702] <TB2>     INFO: ######################################################################
[14:29:23.702] <TB2>     INFO: PixTestScurves::doTest() ntrig = 200
[14:29:23.702] <TB2>     INFO: ######################################################################
[14:29:23.703] <TB2>     INFO:    ----------------------------------------------------------------------
[14:29:23.703] <TB2>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:29:23.703] <TB2>     INFO:    ----------------------------------------------------------------------
[14:29:23.703] <TB2>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:29:23.715] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:29:23.715] <TB2>     INFO:     run 1 of 1
[14:29:23.715] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:29:24.059] <TB2>     INFO: Expecting 59072000 events.
[14:29:52.163] <TB2>     INFO: 1073200 events read in total (27389ms).
[14:30:20.254] <TB2>     INFO: 2141600 events read in total (55480ms).
[14:30:47.816] <TB2>     INFO: 3211000 events read in total (83042ms).
[14:31:16.091] <TB2>     INFO: 4282800 events read in total (111317ms).
[14:31:44.188] <TB2>     INFO: 5351400 events read in total (139414ms).
[14:32:12.328] <TB2>     INFO: 6421200 events read in total (167554ms).
[14:32:40.669] <TB2>     INFO: 7492400 events read in total (195895ms).
[14:33:09.040] <TB2>     INFO: 8561200 events read in total (224266ms).
[14:33:36.950] <TB2>     INFO: 9633600 events read in total (252176ms).
[14:34:04.812] <TB2>     INFO: 10703000 events read in total (280038ms).
[14:34:33.126] <TB2>     INFO: 11771800 events read in total (308352ms).
[14:35:01.304] <TB2>     INFO: 12844600 events read in total (336530ms).
[14:35:29.461] <TB2>     INFO: 13913400 events read in total (364687ms).
[14:35:57.513] <TB2>     INFO: 14983000 events read in total (392739ms).
[14:36:26.181] <TB2>     INFO: 16054600 events read in total (421407ms).
[14:36:54.846] <TB2>     INFO: 17123600 events read in total (450072ms).
[14:37:23.185] <TB2>     INFO: 18193800 events read in total (478411ms).
[14:37:51.578] <TB2>     INFO: 19264600 events read in total (506804ms).
[14:38:20.110] <TB2>     INFO: 20333400 events read in total (535336ms).
[14:38:48.866] <TB2>     INFO: 21406200 events read in total (564092ms).
[14:39:17.596] <TB2>     INFO: 22474800 events read in total (592822ms).
[14:39:45.934] <TB2>     INFO: 23543200 events read in total (621160ms).
[14:40:14.098] <TB2>     INFO: 24615600 events read in total (649324ms).
[14:40:44.115] <TB2>     INFO: 25684600 events read in total (679341ms).
[14:41:12.324] <TB2>     INFO: 26754000 events read in total (707550ms).
[14:41:40.695] <TB2>     INFO: 27825600 events read in total (735921ms).
[14:42:09.246] <TB2>     INFO: 28894000 events read in total (764472ms).
[14:42:37.731] <TB2>     INFO: 29964200 events read in total (792957ms).
[14:43:06.035] <TB2>     INFO: 31035400 events read in total (821261ms).
[14:43:34.142] <TB2>     INFO: 32103600 events read in total (849368ms).
[14:44:02.515] <TB2>     INFO: 33173200 events read in total (877741ms).
[14:44:31.053] <TB2>     INFO: 34244000 events read in total (906279ms).
[14:44:59.278] <TB2>     INFO: 35312200 events read in total (934504ms).
[14:45:27.497] <TB2>     INFO: 36380800 events read in total (962723ms).
[14:45:55.696] <TB2>     INFO: 37453200 events read in total (990922ms).
[14:46:23.239] <TB2>     INFO: 38521600 events read in total (1018465ms).
[14:46:51.713] <TB2>     INFO: 39590400 events read in total (1046939ms).
[14:47:20.023] <TB2>     INFO: 40662400 events read in total (1075249ms).
[14:47:48.316] <TB2>     INFO: 41730200 events read in total (1103542ms).
[14:48:16.739] <TB2>     INFO: 42798000 events read in total (1131965ms).
[14:48:45.111] <TB2>     INFO: 43869000 events read in total (1160337ms).
[14:49:13.669] <TB2>     INFO: 44938200 events read in total (1188895ms).
[14:49:42.056] <TB2>     INFO: 46006200 events read in total (1217282ms).
[14:50:10.507] <TB2>     INFO: 47077000 events read in total (1245733ms).
[14:50:38.935] <TB2>     INFO: 48147400 events read in total (1274161ms).
[14:51:07.295] <TB2>     INFO: 49215400 events read in total (1302521ms).
[14:51:35.659] <TB2>     INFO: 50282400 events read in total (1330885ms).
[14:52:03.995] <TB2>     INFO: 51353200 events read in total (1359221ms).
[14:52:32.433] <TB2>     INFO: 52422000 events read in total (1387659ms).
[14:53:00.748] <TB2>     INFO: 53489200 events read in total (1415974ms).
[14:53:29.041] <TB2>     INFO: 54557200 events read in total (1444267ms).
[14:53:57.425] <TB2>     INFO: 55628600 events read in total (1472651ms).
[14:54:25.786] <TB2>     INFO: 56696400 events read in total (1501012ms).
[14:54:54.136] <TB2>     INFO: 57764000 events read in total (1529362ms).
[14:55:22.643] <TB2>     INFO: 58833800 events read in total (1557869ms).
[14:55:29.212] <TB2>     INFO: 59072000 events read in total (1564438ms).
[14:55:29.232] <TB2>     INFO: Test took 1565517ms.
[14:55:29.291] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:55:29.414] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:55:29.414] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:55:30.613] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:55:30.613] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:55:31.823] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:55:31.823] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:55:33.059] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:55:33.060] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:55:34.299] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:55:34.299] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:55:35.548] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:55:35.548] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:55:36.787] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:55:36.787] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:55:38.023] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:55:38.023] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:55:39.246] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:55:39.246] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:55:40.421] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:55:40.421] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:55:41.594] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:55:41.594] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:55:42.758] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:55:42.758] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:55:43.936] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:55:43.936] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:55:45.109] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:55:45.109] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:55:46.289] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:55:46.289] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:55:47.475] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:55:47.476] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:55:48.632] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 496857088
[14:55:48.661] <TB2>     INFO: PixTestScurves::scurves() done 
[14:55:48.662] <TB2>     INFO: Vcal mean:  35.10  35.17  35.06  35.13  35.12  35.14  35.07  35.06  35.10  35.05  35.10  35.07  35.11  35.09  35.04  35.08 
[14:55:48.662] <TB2>     INFO: Vcal RMS:    0.67   0.69   0.64   0.70   0.74   0.76   0.75   0.74   0.74   0.66   0.66   0.68   0.77   0.66   0.71   0.72 
[14:55:48.662] <TB2>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[14:55:48.736] <TB2>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[14:55:48.736] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[14:55:48.736] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[14:55:48.736] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[14:55:48.736] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[14:55:48.736] <TB2>     INFO: ######################################################################
[14:55:48.736] <TB2>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[14:55:48.736] <TB2>     INFO: ######################################################################
[14:55:48.739] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:55:49.081] <TB2>     INFO: Expecting 41600 events.
[14:55:53.140] <TB2>     INFO: 41600 events read in total (3343ms).
[14:55:53.141] <TB2>     INFO: Test took 4402ms.
[14:55:53.148] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:55:53.149] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[14:55:53.149] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:55:53.157] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 0
[14:55:53.157] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[14:55:53.157] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[14:55:53.157] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[14:55:53.495] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:55:53.886] <TB2>     INFO: Expecting 41600 events.
[14:55:57.004] <TB2>     INFO: 41600 events read in total (3403ms).
[14:55:57.005] <TB2>     INFO: Test took 4510ms.
[14:55:58.014] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:55:58.014] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[14:55:58.014] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[14:55:58.018] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.218
[14:55:58.018] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [16 ,17] phvalue 182
[14:55:58.018] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.044
[14:55:58.018] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 185
[14:55:58.019] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.321
[14:55:58.019] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 181
[14:55:58.019] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.118
[14:55:58.019] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 179
[14:55:58.019] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 165.721
[14:55:58.019] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 165
[14:55:58.019] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.745
[14:55:58.019] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 177
[14:55:58.019] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.747
[14:55:58.019] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,16] phvalue 176
[14:55:58.019] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.106
[14:55:58.019] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 174
[14:55:58.020] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.637
[14:55:58.020] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 167
[14:55:58.020] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.093
[14:55:58.020] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 175
[14:55:58.020] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.873
[14:55:58.020] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 173
[14:55:58.020] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.369
[14:55:58.020] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,6] phvalue 169
[14:55:58.020] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.262
[14:55:58.020] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 172
[14:55:58.020] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 170.008
[14:55:58.020] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,5] phvalue 170
[14:55:58.021] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.092
[14:55:58.021] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,8] phvalue 177
[14:55:58.021] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.118
[14:55:58.021] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 179
[14:55:58.021] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[14:55:58.021] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[14:55:58.021] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[14:55:58.110] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:55:58.452] <TB2>     INFO: Expecting 41600 events.
[14:56:02.614] <TB2>     INFO: 41600 events read in total (3448ms).
[14:56:02.614] <TB2>     INFO: Test took 4504ms.
[14:56:02.622] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:56:02.622] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[14:56:02.622] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[14:56:02.626] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[14:56:02.627] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 53minph_roc = 8
[14:56:02.627] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.183
[14:56:02.627] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,42] phvalue 74
[14:56:02.627] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 83.0584
[14:56:02.627] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 84
[14:56:02.627] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 85.0505
[14:56:02.627] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,31] phvalue 86
[14:56:02.627] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 82.9447
[14:56:02.627] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,44] phvalue 83
[14:56:02.627] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.9521
[14:56:02.627] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,31] phvalue 61
[14:56:02.628] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.4122
[14:56:02.628] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,30] phvalue 80
[14:56:02.628] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.217
[14:56:02.628] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,7] phvalue 68
[14:56:02.628] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.3221
[14:56:02.628] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,66] phvalue 67
[14:56:02.628] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 58.2634
[14:56:02.628] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 59
[14:56:02.628] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.1796
[14:56:02.628] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 71
[14:56:02.628] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.7921
[14:56:02.628] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,24] phvalue 62
[14:56:02.629] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.8286
[14:56:02.629] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 66
[14:56:02.629] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.8639
[14:56:02.629] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 67
[14:56:02.629] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.0835
[14:56:02.629] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 69
[14:56:02.629] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.8956
[14:56:02.629] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 67
[14:56:02.629] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.0594
[14:56:02.629] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,50] phvalue 76
[14:56:02.630] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 42, 0 0
[14:56:03.041] <TB2>     INFO: Expecting 2560 events.
[14:56:03.999] <TB2>     INFO: 2560 events read in total (242ms).
[14:56:03.000] <TB2>     INFO: Test took 1370ms.
[14:56:03.000] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:56:03.000] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 1 1
[14:56:04.509] <TB2>     INFO: Expecting 2560 events.
[14:56:05.471] <TB2>     INFO: 2560 events read in total (247ms).
[14:56:05.472] <TB2>     INFO: Test took 1472ms.
[14:56:05.472] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:56:05.473] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 31, 2 2
[14:56:05.979] <TB2>     INFO: Expecting 2560 events.
[14:56:06.937] <TB2>     INFO: 2560 events read in total (243ms).
[14:56:06.937] <TB2>     INFO: Test took 1463ms.
[14:56:06.937] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:56:06.938] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 44, 3 3
[14:56:07.445] <TB2>     INFO: Expecting 2560 events.
[14:56:08.404] <TB2>     INFO: 2560 events read in total (243ms).
[14:56:08.404] <TB2>     INFO: Test took 1466ms.
[14:56:08.404] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:56:08.405] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 31, 4 4
[14:56:08.912] <TB2>     INFO: Expecting 2560 events.
[14:56:09.869] <TB2>     INFO: 2560 events read in total (242ms).
[14:56:09.869] <TB2>     INFO: Test took 1464ms.
[14:56:09.869] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:56:09.869] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 30, 5 5
[14:56:10.377] <TB2>     INFO: Expecting 2560 events.
[14:56:11.335] <TB2>     INFO: 2560 events read in total (243ms).
[14:56:11.335] <TB2>     INFO: Test took 1466ms.
[14:56:11.335] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:56:11.335] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 7, 6 6
[14:56:11.843] <TB2>     INFO: Expecting 2560 events.
[14:56:12.800] <TB2>     INFO: 2560 events read in total (243ms).
[14:56:12.800] <TB2>     INFO: Test took 1465ms.
[14:56:12.800] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:56:12.801] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 66, 7 7
[14:56:13.308] <TB2>     INFO: Expecting 2560 events.
[14:56:14.265] <TB2>     INFO: 2560 events read in total (242ms).
[14:56:14.265] <TB2>     INFO: Test took 1464ms.
[14:56:14.265] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:56:14.266] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 8 8
[14:56:14.773] <TB2>     INFO: Expecting 2560 events.
[14:56:15.730] <TB2>     INFO: 2560 events read in total (243ms).
[14:56:15.731] <TB2>     INFO: Test took 1465ms.
[14:56:15.731] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:56:15.731] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 9 9
[14:56:16.238] <TB2>     INFO: Expecting 2560 events.
[14:56:17.196] <TB2>     INFO: 2560 events read in total (243ms).
[14:56:17.197] <TB2>     INFO: Test took 1466ms.
[14:56:17.197] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:56:17.197] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 24, 10 10
[14:56:17.704] <TB2>     INFO: Expecting 2560 events.
[14:56:18.662] <TB2>     INFO: 2560 events read in total (243ms).
[14:56:18.662] <TB2>     INFO: Test took 1465ms.
[14:56:18.663] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:56:18.663] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 11 11
[14:56:19.170] <TB2>     INFO: Expecting 2560 events.
[14:56:20.128] <TB2>     INFO: 2560 events read in total (243ms).
[14:56:20.128] <TB2>     INFO: Test took 1465ms.
[14:56:20.128] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:56:20.128] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 12 12
[14:56:20.636] <TB2>     INFO: Expecting 2560 events.
[14:56:21.592] <TB2>     INFO: 2560 events read in total (242ms).
[14:56:21.593] <TB2>     INFO: Test took 1465ms.
[14:56:21.593] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:56:21.594] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 13 13
[14:56:22.100] <TB2>     INFO: Expecting 2560 events.
[14:56:23.057] <TB2>     INFO: 2560 events read in total (242ms).
[14:56:23.057] <TB2>     INFO: Test took 1462ms.
[14:56:23.058] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:56:23.058] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 14 14
[14:56:23.565] <TB2>     INFO: Expecting 2560 events.
[14:56:24.523] <TB2>     INFO: 2560 events read in total (243ms).
[14:56:24.523] <TB2>     INFO: Test took 1464ms.
[14:56:24.523] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:56:24.523] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 50, 15 15
[14:56:25.031] <TB2>     INFO: Expecting 2560 events.
[14:56:25.988] <TB2>     INFO: 2560 events read in total (242ms).
[14:56:25.989] <TB2>     INFO: Test took 1465ms.
[14:56:25.989] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:56:25.989] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC0
[14:56:25.989] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC1
[14:56:25.989] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC2
[14:56:25.989] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[14:56:25.989] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC4
[14:56:25.989] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC5
[14:56:25.989] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[14:56:25.989] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC7
[14:56:25.990] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC8
[14:56:25.990] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC9
[14:56:25.990] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC10
[14:56:25.990] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC11
[14:56:25.990] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC12
[14:56:25.990] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC13
[14:56:25.990] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC14
[14:56:25.990] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC15
[14:56:25.992] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:56:26.498] <TB2>     INFO: Expecting 655360 events.
[14:56:38.217] <TB2>     INFO: 655360 events read in total (11004ms).
[14:56:38.229] <TB2>     INFO: Expecting 655360 events.
[14:56:49.792] <TB2>     INFO: 655360 events read in total (10992ms).
[14:56:49.809] <TB2>     INFO: Expecting 655360 events.
[14:57:01.469] <TB2>     INFO: 655360 events read in total (11095ms).
[14:57:01.489] <TB2>     INFO: Expecting 655360 events.
[14:57:13.061] <TB2>     INFO: 655360 events read in total (11007ms).
[14:57:13.086] <TB2>     INFO: Expecting 655360 events.
[14:57:24.603] <TB2>     INFO: 655360 events read in total (10966ms).
[14:57:24.631] <TB2>     INFO: Expecting 655360 events.
[14:57:36.157] <TB2>     INFO: 655360 events read in total (10979ms).
[14:57:36.191] <TB2>     INFO: Expecting 655360 events.
[14:57:47.815] <TB2>     INFO: 655360 events read in total (11082ms).
[14:57:47.855] <TB2>     INFO: Expecting 655360 events.
[14:57:59.438] <TB2>     INFO: 655360 events read in total (11046ms).
[14:57:59.483] <TB2>     INFO: Expecting 655360 events.
[14:58:11.086] <TB2>     INFO: 655360 events read in total (11073ms).
[14:58:11.133] <TB2>     INFO: Expecting 655360 events.
[14:58:22.689] <TB2>     INFO: 655360 events read in total (11027ms).
[14:58:22.744] <TB2>     INFO: Expecting 655360 events.
[14:58:34.325] <TB2>     INFO: 655360 events read in total (11055ms).
[14:58:34.378] <TB2>     INFO: Expecting 655360 events.
[14:58:45.953] <TB2>     INFO: 655360 events read in total (11048ms).
[14:58:46.011] <TB2>     INFO: Expecting 655360 events.
[14:58:57.656] <TB2>     INFO: 655360 events read in total (11118ms).
[14:58:57.730] <TB2>     INFO: Expecting 655360 events.
[14:59:09.260] <TB2>     INFO: 655360 events read in total (11003ms).
[14:59:09.326] <TB2>     INFO: Expecting 655360 events.
[14:59:20.942] <TB2>     INFO: 655360 events read in total (11090ms).
[14:59:21.018] <TB2>     INFO: Expecting 655360 events.
[14:59:32.588] <TB2>     INFO: 655360 events read in total (11043ms).
[14:59:32.670] <TB2>     INFO: Test took 186678ms.
[14:59:32.765] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:59:33.070] <TB2>     INFO: Expecting 655360 events.
[14:59:44.942] <TB2>     INFO: 655360 events read in total (11157ms).
[14:59:44.953] <TB2>     INFO: Expecting 655360 events.
[14:59:56.224] <TB2>     INFO: 655360 events read in total (10704ms).
[14:59:56.241] <TB2>     INFO: Expecting 655360 events.
[15:00:07.609] <TB2>     INFO: 655360 events read in total (10806ms).
[15:00:07.629] <TB2>     INFO: Expecting 655360 events.
[15:00:19.250] <TB2>     INFO: 655360 events read in total (11063ms).
[15:00:19.274] <TB2>     INFO: Expecting 655360 events.
[15:00:30.840] <TB2>     INFO: 655360 events read in total (11015ms).
[15:00:30.868] <TB2>     INFO: Expecting 655360 events.
[15:00:42.372] <TB2>     INFO: 655360 events read in total (10956ms).
[15:00:42.404] <TB2>     INFO: Expecting 655360 events.
[15:00:53.970] <TB2>     INFO: 655360 events read in total (11021ms).
[15:00:54.006] <TB2>     INFO: Expecting 655360 events.
[15:01:05.581] <TB2>     INFO: 655360 events read in total (11035ms).
[15:01:05.622] <TB2>     INFO: Expecting 655360 events.
[15:01:17.184] <TB2>     INFO: 655360 events read in total (11027ms).
[15:01:17.229] <TB2>     INFO: Expecting 655360 events.
[15:01:28.793] <TB2>     INFO: 655360 events read in total (11034ms).
[15:01:28.843] <TB2>     INFO: Expecting 655360 events.
[15:01:40.536] <TB2>     INFO: 655360 events read in total (11166ms).
[15:01:40.593] <TB2>     INFO: Expecting 655360 events.
[15:01:52.118] <TB2>     INFO: 655360 events read in total (10998ms).
[15:01:52.183] <TB2>     INFO: Expecting 655360 events.
[15:02:03.942] <TB2>     INFO: 655360 events read in total (11232ms).
[15:02:04.006] <TB2>     INFO: Expecting 655360 events.
[15:02:15.527] <TB2>     INFO: 655360 events read in total (10994ms).
[15:02:15.600] <TB2>     INFO: Expecting 655360 events.
[15:02:27.166] <TB2>     INFO: 655360 events read in total (11039ms).
[15:02:27.236] <TB2>     INFO: Expecting 655360 events.
[15:02:38.876] <TB2>     INFO: 655360 events read in total (11113ms).
[15:02:38.951] <TB2>     INFO: Test took 186186ms.
[15:02:39.125] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:02:39.126] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[15:02:39.126] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:02:39.126] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[15:02:39.126] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:02:39.126] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[15:02:39.126] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:02:39.127] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[15:02:39.127] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:02:39.127] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[15:02:39.127] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:02:39.128] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[15:02:39.128] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:02:39.128] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[15:02:39.128] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:02:39.128] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[15:02:39.128] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:02:39.129] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[15:02:39.129] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:02:39.129] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[15:02:39.129] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:02:39.130] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[15:02:39.130] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:02:39.130] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[15:02:39.130] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:02:39.130] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[15:02:39.130] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:02:39.131] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[15:02:39.131] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:02:39.131] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[15:02:39.131] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:02:39.132] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[15:02:39.132] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:02:39.139] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:02:39.146] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:02:39.152] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:02:39.159] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:02:39.166] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:02:39.172] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:02:39.179] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:02:39.186] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:02:39.193] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:02:39.200] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:02:39.206] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:02:39.213] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:02:39.220] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:02:39.227] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:02:39.234] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:02:39.241] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:02:39.248] <TB2>     INFO: safety margin for low PH: adding 3, margin is now 23
[15:02:39.254] <TB2>     INFO: safety margin for low PH: adding 4, margin is now 24
[15:02:39.261] <TB2>     INFO: safety margin for low PH: adding 5, margin is now 25
[15:02:39.268] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:02:39.275] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[15:02:39.302] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-46_FPIXTest-17C-Nebraska-160204-1344_2016-02-04_13h44m_1454615072//000_FPIXTest_p17//dacParameters35_C0.dat
[15:02:39.302] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-46_FPIXTest-17C-Nebraska-160204-1344_2016-02-04_13h44m_1454615072//000_FPIXTest_p17//dacParameters35_C1.dat
[15:02:39.302] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-46_FPIXTest-17C-Nebraska-160204-1344_2016-02-04_13h44m_1454615072//000_FPIXTest_p17//dacParameters35_C2.dat
[15:02:39.302] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-46_FPIXTest-17C-Nebraska-160204-1344_2016-02-04_13h44m_1454615072//000_FPIXTest_p17//dacParameters35_C3.dat
[15:02:39.302] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-46_FPIXTest-17C-Nebraska-160204-1344_2016-02-04_13h44m_1454615072//000_FPIXTest_p17//dacParameters35_C4.dat
[15:02:39.302] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-46_FPIXTest-17C-Nebraska-160204-1344_2016-02-04_13h44m_1454615072//000_FPIXTest_p17//dacParameters35_C5.dat
[15:02:39.302] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-46_FPIXTest-17C-Nebraska-160204-1344_2016-02-04_13h44m_1454615072//000_FPIXTest_p17//dacParameters35_C6.dat
[15:02:39.302] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-46_FPIXTest-17C-Nebraska-160204-1344_2016-02-04_13h44m_1454615072//000_FPIXTest_p17//dacParameters35_C7.dat
[15:02:39.303] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-46_FPIXTest-17C-Nebraska-160204-1344_2016-02-04_13h44m_1454615072//000_FPIXTest_p17//dacParameters35_C8.dat
[15:02:39.303] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-46_FPIXTest-17C-Nebraska-160204-1344_2016-02-04_13h44m_1454615072//000_FPIXTest_p17//dacParameters35_C9.dat
[15:02:39.303] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-46_FPIXTest-17C-Nebraska-160204-1344_2016-02-04_13h44m_1454615072//000_FPIXTest_p17//dacParameters35_C10.dat
[15:02:39.303] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-46_FPIXTest-17C-Nebraska-160204-1344_2016-02-04_13h44m_1454615072//000_FPIXTest_p17//dacParameters35_C11.dat
[15:02:39.303] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-46_FPIXTest-17C-Nebraska-160204-1344_2016-02-04_13h44m_1454615072//000_FPIXTest_p17//dacParameters35_C12.dat
[15:02:39.303] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-46_FPIXTest-17C-Nebraska-160204-1344_2016-02-04_13h44m_1454615072//000_FPIXTest_p17//dacParameters35_C13.dat
[15:02:39.303] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-46_FPIXTest-17C-Nebraska-160204-1344_2016-02-04_13h44m_1454615072//000_FPIXTest_p17//dacParameters35_C14.dat
[15:02:39.303] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-46_FPIXTest-17C-Nebraska-160204-1344_2016-02-04_13h44m_1454615072//000_FPIXTest_p17//dacParameters35_C15.dat
[15:02:39.650] <TB2>     INFO: Expecting 41600 events.
[15:02:43.470] <TB2>     INFO: 41600 events read in total (3105ms).
[15:02:43.471] <TB2>     INFO: Test took 4164ms.
[15:02:44.127] <TB2>     INFO: Expecting 41600 events.
[15:02:47.932] <TB2>     INFO: 41600 events read in total (3090ms).
[15:02:47.933] <TB2>     INFO: Test took 4152ms.
[15:02:48.585] <TB2>     INFO: Expecting 41600 events.
[15:02:52.405] <TB2>     INFO: 41600 events read in total (3105ms).
[15:02:52.406] <TB2>     INFO: Test took 4166ms.
[15:02:52.713] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:02:52.845] <TB2>     INFO: Expecting 2560 events.
[15:02:53.802] <TB2>     INFO: 2560 events read in total (242ms).
[15:02:53.802] <TB2>     INFO: Test took 1090ms.
[15:02:53.804] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:02:54.311] <TB2>     INFO: Expecting 2560 events.
[15:02:55.268] <TB2>     INFO: 2560 events read in total (242ms).
[15:02:55.269] <TB2>     INFO: Test took 1465ms.
[15:02:55.270] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:02:55.777] <TB2>     INFO: Expecting 2560 events.
[15:02:56.734] <TB2>     INFO: 2560 events read in total (242ms).
[15:02:56.734] <TB2>     INFO: Test took 1464ms.
[15:02:56.737] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:02:57.244] <TB2>     INFO: Expecting 2560 events.
[15:02:58.201] <TB2>     INFO: 2560 events read in total (243ms).
[15:02:58.201] <TB2>     INFO: Test took 1464ms.
[15:02:58.203] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:02:58.710] <TB2>     INFO: Expecting 2560 events.
[15:02:59.667] <TB2>     INFO: 2560 events read in total (242ms).
[15:02:59.668] <TB2>     INFO: Test took 1465ms.
[15:02:59.669] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:03:00.176] <TB2>     INFO: Expecting 2560 events.
[15:03:01.134] <TB2>     INFO: 2560 events read in total (243ms).
[15:03:01.135] <TB2>     INFO: Test took 1466ms.
[15:03:01.137] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:03:01.642] <TB2>     INFO: Expecting 2560 events.
[15:03:02.600] <TB2>     INFO: 2560 events read in total (243ms).
[15:03:02.601] <TB2>     INFO: Test took 1464ms.
[15:03:02.603] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:03:03.109] <TB2>     INFO: Expecting 2560 events.
[15:03:04.066] <TB2>     INFO: 2560 events read in total (242ms).
[15:03:04.066] <TB2>     INFO: Test took 1464ms.
[15:03:04.069] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:03:04.575] <TB2>     INFO: Expecting 2560 events.
[15:03:05.532] <TB2>     INFO: 2560 events read in total (242ms).
[15:03:05.533] <TB2>     INFO: Test took 1464ms.
[15:03:05.535] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:03:06.041] <TB2>     INFO: Expecting 2560 events.
[15:03:06.000] <TB2>     INFO: 2560 events read in total (244ms).
[15:03:06.000] <TB2>     INFO: Test took 1465ms.
[15:03:06.002] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:03:07.509] <TB2>     INFO: Expecting 2560 events.
[15:03:08.467] <TB2>     INFO: 2560 events read in total (243ms).
[15:03:08.467] <TB2>     INFO: Test took 1465ms.
[15:03:08.470] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:03:08.975] <TB2>     INFO: Expecting 2560 events.
[15:03:09.933] <TB2>     INFO: 2560 events read in total (243ms).
[15:03:09.934] <TB2>     INFO: Test took 1464ms.
[15:03:09.936] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:03:10.443] <TB2>     INFO: Expecting 2560 events.
[15:03:11.402] <TB2>     INFO: 2560 events read in total (244ms).
[15:03:11.402] <TB2>     INFO: Test took 1466ms.
[15:03:11.405] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:03:11.911] <TB2>     INFO: Expecting 2560 events.
[15:03:12.870] <TB2>     INFO: 2560 events read in total (244ms).
[15:03:12.870] <TB2>     INFO: Test took 1465ms.
[15:03:12.872] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:03:13.379] <TB2>     INFO: Expecting 2560 events.
[15:03:14.337] <TB2>     INFO: 2560 events read in total (243ms).
[15:03:14.337] <TB2>     INFO: Test took 1465ms.
[15:03:14.340] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:03:14.846] <TB2>     INFO: Expecting 2560 events.
[15:03:15.804] <TB2>     INFO: 2560 events read in total (243ms).
[15:03:15.804] <TB2>     INFO: Test took 1464ms.
[15:03:15.806] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:03:16.313] <TB2>     INFO: Expecting 2560 events.
[15:03:17.271] <TB2>     INFO: 2560 events read in total (243ms).
[15:03:17.272] <TB2>     INFO: Test took 1466ms.
[15:03:17.274] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:03:17.780] <TB2>     INFO: Expecting 2560 events.
[15:03:18.739] <TB2>     INFO: 2560 events read in total (244ms).
[15:03:18.739] <TB2>     INFO: Test took 1465ms.
[15:03:18.741] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:03:19.247] <TB2>     INFO: Expecting 2560 events.
[15:03:20.204] <TB2>     INFO: 2560 events read in total (242ms).
[15:03:20.205] <TB2>     INFO: Test took 1464ms.
[15:03:20.207] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:03:20.713] <TB2>     INFO: Expecting 2560 events.
[15:03:21.671] <TB2>     INFO: 2560 events read in total (243ms).
[15:03:21.671] <TB2>     INFO: Test took 1465ms.
[15:03:21.673] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:03:22.180] <TB2>     INFO: Expecting 2560 events.
[15:03:23.137] <TB2>     INFO: 2560 events read in total (243ms).
[15:03:23.138] <TB2>     INFO: Test took 1465ms.
[15:03:23.140] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:03:23.648] <TB2>     INFO: Expecting 2560 events.
[15:03:24.605] <TB2>     INFO: 2560 events read in total (242ms).
[15:03:24.605] <TB2>     INFO: Test took 1465ms.
[15:03:24.607] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:03:25.113] <TB2>     INFO: Expecting 2560 events.
[15:03:26.071] <TB2>     INFO: 2560 events read in total (243ms).
[15:03:26.071] <TB2>     INFO: Test took 1464ms.
[15:03:26.073] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:03:26.580] <TB2>     INFO: Expecting 2560 events.
[15:03:27.537] <TB2>     INFO: 2560 events read in total (242ms).
[15:03:27.538] <TB2>     INFO: Test took 1465ms.
[15:03:27.540] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:03:28.046] <TB2>     INFO: Expecting 2560 events.
[15:03:28.003] <TB2>     INFO: 2560 events read in total (242ms).
[15:03:28.003] <TB2>     INFO: Test took 1464ms.
[15:03:28.006] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:03:29.512] <TB2>     INFO: Expecting 2560 events.
[15:03:30.470] <TB2>     INFO: 2560 events read in total (244ms).
[15:03:30.470] <TB2>     INFO: Test took 1464ms.
[15:03:30.472] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:03:30.979] <TB2>     INFO: Expecting 2560 events.
[15:03:31.936] <TB2>     INFO: 2560 events read in total (242ms).
[15:03:31.937] <TB2>     INFO: Test took 1465ms.
[15:03:31.939] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:03:32.445] <TB2>     INFO: Expecting 2560 events.
[15:03:33.404] <TB2>     INFO: 2560 events read in total (245ms).
[15:03:33.404] <TB2>     INFO: Test took 1466ms.
[15:03:33.406] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:03:33.913] <TB2>     INFO: Expecting 2560 events.
[15:03:34.871] <TB2>     INFO: 2560 events read in total (243ms).
[15:03:34.871] <TB2>     INFO: Test took 1465ms.
[15:03:34.874] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:03:35.380] <TB2>     INFO: Expecting 2560 events.
[15:03:36.337] <TB2>     INFO: 2560 events read in total (242ms).
[15:03:36.338] <TB2>     INFO: Test took 1465ms.
[15:03:36.340] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:03:36.846] <TB2>     INFO: Expecting 2560 events.
[15:03:37.805] <TB2>     INFO: 2560 events read in total (244ms).
[15:03:37.805] <TB2>     INFO: Test took 1465ms.
[15:03:37.807] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:03:38.314] <TB2>     INFO: Expecting 2560 events.
[15:03:39.272] <TB2>     INFO: 2560 events read in total (244ms).
[15:03:39.273] <TB2>     INFO: Test took 1466ms.
[15:03:40.283] <TB2>     INFO: PixTestPhOptimization::doTest() done, duration: 471 seconds
[15:03:40.283] <TB2>     INFO: PH scale (per ROC):    84  80  77  74  78  69  78  79  78  82  84  80  74  79  88  79
[15:03:40.283] <TB2>     INFO: PH offset (per ROC):  172 165 164 170 186 174 177 179 188 174 179 178 181 176 176 174
[15:03:40.461] <TB2>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:03:40.464] <TB2>     INFO: ######################################################################
[15:03:40.464] <TB2>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:03:40.464] <TB2>     INFO: ######################################################################
[15:03:40.464] <TB2>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:03:40.477] <TB2>     INFO: scanning low vcal = 10
[15:03:40.818] <TB2>     INFO: Expecting 41600 events.
[15:03:44.525] <TB2>     INFO: 41600 events read in total (2992ms).
[15:03:44.526] <TB2>     INFO: Test took 4049ms.
[15:03:44.527] <TB2>     INFO: scanning low vcal = 20
[15:03:45.034] <TB2>     INFO: Expecting 41600 events.
[15:03:48.750] <TB2>     INFO: 41600 events read in total (3001ms).
[15:03:48.750] <TB2>     INFO: Test took 4223ms.
[15:03:48.752] <TB2>     INFO: scanning low vcal = 30
[15:03:49.258] <TB2>     INFO: Expecting 41600 events.
[15:03:52.968] <TB2>     INFO: 41600 events read in total (2995ms).
[15:03:52.969] <TB2>     INFO: Test took 4217ms.
[15:03:52.971] <TB2>     INFO: scanning low vcal = 40
[15:03:53.473] <TB2>     INFO: Expecting 41600 events.
[15:03:57.700] <TB2>     INFO: 41600 events read in total (3513ms).
[15:03:57.701] <TB2>     INFO: Test took 4730ms.
[15:03:57.706] <TB2>     INFO: scanning low vcal = 50
[15:03:58.128] <TB2>     INFO: Expecting 41600 events.
[15:04:02.376] <TB2>     INFO: 41600 events read in total (3533ms).
[15:04:02.376] <TB2>     INFO: Test took 4670ms.
[15:04:02.379] <TB2>     INFO: scanning low vcal = 60
[15:04:02.803] <TB2>     INFO: Expecting 41600 events.
[15:04:07.043] <TB2>     INFO: 41600 events read in total (3525ms).
[15:04:07.044] <TB2>     INFO: Test took 4665ms.
[15:04:07.051] <TB2>     INFO: scanning low vcal = 70
[15:04:07.470] <TB2>     INFO: Expecting 41600 events.
[15:04:11.721] <TB2>     INFO: 41600 events read in total (3536ms).
[15:04:11.722] <TB2>     INFO: Test took 4671ms.
[15:04:11.725] <TB2>     INFO: scanning low vcal = 80
[15:04:12.148] <TB2>     INFO: Expecting 41600 events.
[15:04:16.403] <TB2>     INFO: 41600 events read in total (3541ms).
[15:04:16.404] <TB2>     INFO: Test took 4679ms.
[15:04:16.407] <TB2>     INFO: scanning low vcal = 90
[15:04:16.827] <TB2>     INFO: Expecting 41600 events.
[15:04:21.081] <TB2>     INFO: 41600 events read in total (3538ms).
[15:04:21.083] <TB2>     INFO: Test took 4676ms.
[15:04:21.086] <TB2>     INFO: scanning low vcal = 100
[15:04:21.505] <TB2>     INFO: Expecting 41600 events.
[15:04:25.872] <TB2>     INFO: 41600 events read in total (3652ms).
[15:04:25.873] <TB2>     INFO: Test took 4787ms.
[15:04:25.876] <TB2>     INFO: scanning low vcal = 110
[15:04:26.300] <TB2>     INFO: Expecting 41600 events.
[15:04:30.551] <TB2>     INFO: 41600 events read in total (3536ms).
[15:04:30.551] <TB2>     INFO: Test took 4675ms.
[15:04:30.554] <TB2>     INFO: scanning low vcal = 120
[15:04:30.974] <TB2>     INFO: Expecting 41600 events.
[15:04:35.218] <TB2>     INFO: 41600 events read in total (3529ms).
[15:04:35.220] <TB2>     INFO: Test took 4666ms.
[15:04:35.223] <TB2>     INFO: scanning low vcal = 130
[15:04:35.647] <TB2>     INFO: Expecting 41600 events.
[15:04:39.871] <TB2>     INFO: 41600 events read in total (3509ms).
[15:04:39.872] <TB2>     INFO: Test took 4649ms.
[15:04:39.874] <TB2>     INFO: scanning low vcal = 140
[15:04:40.297] <TB2>     INFO: Expecting 41600 events.
[15:04:44.546] <TB2>     INFO: 41600 events read in total (3534ms).
[15:04:44.547] <TB2>     INFO: Test took 4673ms.
[15:04:44.549] <TB2>     INFO: scanning low vcal = 150
[15:04:44.975] <TB2>     INFO: Expecting 41600 events.
[15:04:49.199] <TB2>     INFO: 41600 events read in total (3510ms).
[15:04:49.199] <TB2>     INFO: Test took 4649ms.
[15:04:49.203] <TB2>     INFO: scanning low vcal = 160
[15:04:49.627] <TB2>     INFO: Expecting 41600 events.
[15:04:53.877] <TB2>     INFO: 41600 events read in total (3535ms).
[15:04:53.877] <TB2>     INFO: Test took 4674ms.
[15:04:53.880] <TB2>     INFO: scanning low vcal = 170
[15:04:54.299] <TB2>     INFO: Expecting 41600 events.
[15:04:58.554] <TB2>     INFO: 41600 events read in total (3540ms).
[15:04:58.555] <TB2>     INFO: Test took 4675ms.
[15:04:58.559] <TB2>     INFO: scanning low vcal = 180
[15:04:58.978] <TB2>     INFO: Expecting 41600 events.
[15:05:03.228] <TB2>     INFO: 41600 events read in total (3535ms).
[15:05:03.229] <TB2>     INFO: Test took 4670ms.
[15:05:03.232] <TB2>     INFO: scanning low vcal = 190
[15:05:03.654] <TB2>     INFO: Expecting 41600 events.
[15:05:07.895] <TB2>     INFO: 41600 events read in total (3526ms).
[15:05:07.896] <TB2>     INFO: Test took 4664ms.
[15:05:07.899] <TB2>     INFO: scanning low vcal = 200
[15:05:08.318] <TB2>     INFO: Expecting 41600 events.
[15:05:12.563] <TB2>     INFO: 41600 events read in total (3530ms).
[15:05:12.564] <TB2>     INFO: Test took 4665ms.
[15:05:12.567] <TB2>     INFO: scanning low vcal = 210
[15:05:12.986] <TB2>     INFO: Expecting 41600 events.
[15:05:17.225] <TB2>     INFO: 41600 events read in total (3524ms).
[15:05:17.226] <TB2>     INFO: Test took 4659ms.
[15:05:17.229] <TB2>     INFO: scanning low vcal = 220
[15:05:17.653] <TB2>     INFO: Expecting 41600 events.
[15:05:21.903] <TB2>     INFO: 41600 events read in total (3535ms).
[15:05:21.904] <TB2>     INFO: Test took 4675ms.
[15:05:21.906] <TB2>     INFO: scanning low vcal = 230
[15:05:22.333] <TB2>     INFO: Expecting 41600 events.
[15:05:26.555] <TB2>     INFO: 41600 events read in total (3508ms).
[15:05:26.556] <TB2>     INFO: Test took 4649ms.
[15:05:26.560] <TB2>     INFO: scanning low vcal = 240
[15:05:26.984] <TB2>     INFO: Expecting 41600 events.
[15:05:31.232] <TB2>     INFO: 41600 events read in total (3532ms).
[15:05:31.232] <TB2>     INFO: Test took 4672ms.
[15:05:31.235] <TB2>     INFO: scanning low vcal = 250
[15:05:31.659] <TB2>     INFO: Expecting 41600 events.
[15:05:35.898] <TB2>     INFO: 41600 events read in total (3524ms).
[15:05:35.898] <TB2>     INFO: Test took 4663ms.
[15:05:35.903] <TB2>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:05:36.323] <TB2>     INFO: Expecting 41600 events.
[15:05:40.558] <TB2>     INFO: 41600 events read in total (3520ms).
[15:05:40.559] <TB2>     INFO: Test took 4656ms.
[15:05:40.562] <TB2>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:05:40.986] <TB2>     INFO: Expecting 41600 events.
[15:05:45.237] <TB2>     INFO: 41600 events read in total (3536ms).
[15:05:45.237] <TB2>     INFO: Test took 4675ms.
[15:05:45.240] <TB2>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:05:45.660] <TB2>     INFO: Expecting 41600 events.
[15:05:49.888] <TB2>     INFO: 41600 events read in total (3513ms).
[15:05:49.889] <TB2>     INFO: Test took 4649ms.
[15:05:49.892] <TB2>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:05:50.318] <TB2>     INFO: Expecting 41600 events.
[15:05:54.566] <TB2>     INFO: 41600 events read in total (3534ms).
[15:05:54.566] <TB2>     INFO: Test took 4674ms.
[15:05:54.570] <TB2>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:05:54.993] <TB2>     INFO: Expecting 41600 events.
[15:05:59.241] <TB2>     INFO: 41600 events read in total (3533ms).
[15:05:59.241] <TB2>     INFO: Test took 4671ms.
[15:05:59.783] <TB2>     INFO: PixTestGainPedestal::measure() done 
[15:05:59.786] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:05:59.786] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:05:59.786] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:05:59.787] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:05:59.787] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:05:59.787] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:05:59.787] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:05:59.787] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:05:59.787] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:05:59.788] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:05:59.788] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:05:59.788] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:05:59.788] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:05:59.788] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:05:59.788] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:05:59.789] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:06:38.671] <TB2>     INFO: PixTestGainPedestal::fit() done
[15:06:38.671] <TB2>     INFO: non-linearity mean:  0.953 0.958 0.957 0.962 0.958 0.960 0.963 0.961 0.964 0.958 0.955 0.959 0.960 0.962 0.966 0.960
[15:06:38.671] <TB2>     INFO: non-linearity RMS:   0.008 0.006 0.006 0.005 0.006 0.005 0.005 0.006 0.005 0.006 0.006 0.006 0.005 0.005 0.004 0.006
[15:06:38.671] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-G-2-46_FPIXTest-17C-Nebraska-160204-1344_2016-02-04_13h44m_1454615072//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:06:38.694] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-G-2-46_FPIXTest-17C-Nebraska-160204-1344_2016-02-04_13h44m_1454615072//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:06:38.717] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-G-2-46_FPIXTest-17C-Nebraska-160204-1344_2016-02-04_13h44m_1454615072//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:06:38.739] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-G-2-46_FPIXTest-17C-Nebraska-160204-1344_2016-02-04_13h44m_1454615072//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:06:38.762] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-G-2-46_FPIXTest-17C-Nebraska-160204-1344_2016-02-04_13h44m_1454615072//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:06:38.784] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-G-2-46_FPIXTest-17C-Nebraska-160204-1344_2016-02-04_13h44m_1454615072//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:06:38.806] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-G-2-46_FPIXTest-17C-Nebraska-160204-1344_2016-02-04_13h44m_1454615072//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:06:38.829] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-G-2-46_FPIXTest-17C-Nebraska-160204-1344_2016-02-04_13h44m_1454615072//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:06:38.851] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-G-2-46_FPIXTest-17C-Nebraska-160204-1344_2016-02-04_13h44m_1454615072//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:06:38.873] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-G-2-46_FPIXTest-17C-Nebraska-160204-1344_2016-02-04_13h44m_1454615072//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:06:38.896] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-G-2-46_FPIXTest-17C-Nebraska-160204-1344_2016-02-04_13h44m_1454615072//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:06:38.918] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-G-2-46_FPIXTest-17C-Nebraska-160204-1344_2016-02-04_13h44m_1454615072//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:06:38.940] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-G-2-46_FPIXTest-17C-Nebraska-160204-1344_2016-02-04_13h44m_1454615072//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:06:38.963] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-G-2-46_FPIXTest-17C-Nebraska-160204-1344_2016-02-04_13h44m_1454615072//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:06:38.985] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-G-2-46_FPIXTest-17C-Nebraska-160204-1344_2016-02-04_13h44m_1454615072//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:06:39.007] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-G-2-46_FPIXTest-17C-Nebraska-160204-1344_2016-02-04_13h44m_1454615072//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:06:39.029] <TB2>     INFO: PixTestGainPedestal::doTest() done, duration: 178 seconds
[15:06:39.030] <TB2>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:06:39.037] <TB2>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:06:39.037] <TB2>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:06:39.040] <TB2>     INFO: ######################################################################
[15:06:39.040] <TB2>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:06:39.040] <TB2>     INFO: ######################################################################
[15:06:39.044] <TB2>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:06:39.055] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:06:39.055] <TB2>     INFO:     run 1 of 1
[15:06:39.055] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:06:39.396] <TB2>     INFO: Expecting 3120000 events.
[15:07:28.485] <TB2>     INFO: 1239130 events read in total (48374ms).
[15:08:16.925] <TB2>     INFO: 2472710 events read in total (96815ms).
[15:08:42.436] <TB2>     INFO: 3120000 events read in total (122326ms).
[15:08:42.482] <TB2>     INFO: Test took 123428ms.
[15:08:42.568] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:08:42.698] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:08:44.087] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:08:45.468] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:08:46.872] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:08:48.288] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:08:49.689] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:08:51.089] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:08:52.604] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:08:54.096] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:08:55.516] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:08:56.972] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:08:58.422] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:08:59.929] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:09:01.385] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:09:02.826] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:09:04.369] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:09:05.765] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 416768000
[15:09:05.798] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:09:05.798] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 77.1093, RMS = 1.09834
[15:09:05.798] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 83
[15:09:05.798] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:09:05.798] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 75.7441, RMS = 1.20031
[15:09:05.798] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 82
[15:09:05.799] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:09:05.799] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 73.8843, RMS = 1.78048
[15:09:05.799] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 83
[15:09:05.800] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:09:05.800] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 72.7254, RMS = 1.90189
[15:09:05.800] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 83
[15:09:05.801] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:09:05.801] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 71.274, RMS = 2.26593
[15:09:05.801] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 83
[15:09:05.801] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:09:05.801] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 64.2296, RMS = 2.13471
[15:09:05.801] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 75
[15:09:05.802] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:09:05.802] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 66.1499, RMS = 3.06329
[15:09:05.802] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 82
[15:09:05.802] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:09:05.802] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 59.4476, RMS = 3.37238
[15:09:05.802] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 77
[15:09:05.804] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:09:05.804] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 61.5016, RMS = 3.09043
[15:09:05.804] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 77
[15:09:05.804] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:09:05.804] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 54.2885, RMS = 3.93689
[15:09:05.804] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 74
[15:09:05.805] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:09:05.805] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 74.0711, RMS = 1.89261
[15:09:05.805] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 84
[15:09:05.805] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:09:05.805] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 72.881, RMS = 1.97784
[15:09:05.805] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 83
[15:09:05.806] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:09:05.806] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 83.2486, RMS = 1.82099
[15:09:05.806] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 93
[15:09:05.806] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:09:05.806] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 82.3101, RMS = 1.80597
[15:09:05.806] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 92
[15:09:05.807] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:09:05.807] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 82.6895, RMS = 1.64858
[15:09:05.807] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 91
[15:09:05.807] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:09:05.807] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 81.0451, RMS = 1.47242
[15:09:05.807] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 89
[15:09:05.808] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:09:05.808] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 68.3753, RMS = 2.40712
[15:09:05.809] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 81
[15:09:05.809] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:09:05.809] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 63.2999, RMS = 2.16187
[15:09:05.809] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 75
[15:09:05.810] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:09:05.810] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 77.2025, RMS = 1.40963
[15:09:05.810] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 85
[15:09:05.810] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:09:05.810] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 71.5896, RMS = 2.50006
[15:09:05.810] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 85
[15:09:05.811] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:09:05.811] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 77.1567, RMS = 1.48952
[15:09:05.811] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 85
[15:09:05.811] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:09:05.811] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 72.6683, RMS = 2.33101
[15:09:05.811] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 85
[15:09:05.812] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:09:05.812] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 82.6808, RMS = 1.9846
[15:09:05.812] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 93
[15:09:05.812] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:09:05.812] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 79.2966, RMS = 1.64865
[15:09:05.812] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 88
[15:09:05.813] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:09:05.813] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 78.1812, RMS = 1.29519
[15:09:05.813] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 85
[15:09:05.813] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:09:05.813] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 73.8518, RMS = 2.12418
[15:09:05.813] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 85
[15:09:05.814] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:09:05.814] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 74.549, RMS = 1.75245
[15:09:05.814] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 84
[15:09:05.814] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:09:05.814] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 68.5001, RMS = 2.45839
[15:09:05.814] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 81
[15:09:05.815] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:09:05.815] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 84.9986, RMS = 1.99319
[15:09:05.815] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 95
[15:09:05.815] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:09:05.815] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 80.8146, RMS = 1.55383
[15:09:05.815] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 89
[15:09:05.816] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:09:05.816] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 70.3056, RMS = 2.03411
[15:09:05.816] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 81
[15:09:05.816] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:09:05.816] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 65.7984, RMS = 1.79515
[15:09:05.817] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 75
[15:09:05.819] <TB2>     INFO: PixTestBB3Map::doTest() done, duration: 146 seconds
[15:09:05.819] <TB2>     INFO: number of dead bumps (per ROC):     0    0    0    0    1    5    4   10    2    0    0    0    1    0    1    0
[15:09:05.820] <TB2>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:09:05.914] <TB2>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:09:05.914] <TB2>     INFO: enter test to run
[15:09:05.914] <TB2>     INFO:   test:  no parameter change
[15:09:05.914] <TB2>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 381mA
[15:09:05.915] <TB2>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 466.3mA
[15:09:05.915] <TB2>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.7 C
[15:09:05.915] <TB2>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:09:06.445] <TB2>    QUIET: Connection to board 141 closed.
[15:09:06.446] <TB2>     INFO: pXar: this is the end, my friend
[15:09:06.446] <TB2>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
