# Hello! ğŸ‘‹

I primarily code in **C/++** and **Python** as a hobby and do research in FPGA using **(System)Verilog** about high speed data transfer.

* ğŸ“š CompE student at *Federal University of Sergipe* (UFS)
* ğŸ” Hardware researcher
* ğŸ“– Imperative Programming Tutor
* ğŸ’» Low level developer
* ğŸ’¾ Hobbyist cybersec researcher
* ğŸ“€ Retro games preservationist

I also enjoy some other activities. Sometimes I wish there was 48h in a day!

### Contact

You can reach me at [e-mail](mailto:brenonascimento@proton.me) and [LinkedIn (in construction)](https://www.linkedin.com/in/breno-s-nascimento/).

### Statistics
[![Anurag's GitHub stats](https://github-readme-stats.vercel.app/api?username=vrennen&theme=transparent)](https://github.com/anuraghazra/github-readme-stats)

<sub>*This README is best viewed on 0 hours of sleep.</sub>
