{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1738711171556 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1738711171557 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb  5 02:19:31 2025 " "Processing started: Wed Feb  5 02:19:31 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1738711171557 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738711171557 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA_Interface -c VGA_Interface " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA_Interface -c VGA_Interface" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738711171557 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1738711172084 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1738711172084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_PLL " "Found entity 1: VGA_PLL" {  } { { "VGA_PLL.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738711179804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738711179804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_controller " "Found entity 1: VGA_controller" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738711179807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738711179807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_sync_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file video_sync_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_sync_generator " "Found entity 1: video_sync_generator" {  } { { "video_sync_generator.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/video_sync_generator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738711179809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738711179809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imagestatic.v 1 1 " "Found 1 design units, including 1 entities, in source file imagestatic.v" { { "Info" "ISGN_ENTITY_NAME" "1 ImageStatic " "Found entity 1: ImageStatic" {  } { { "ImageStatic.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/ImageStatic.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738711179811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738711179811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "automan.v 2 2 " "Found 2 design units, including 2 entities, in source file automan.v" { { "Info" "ISGN_ENTITY_NAME" "1 autoMAN " "Found entity 1: autoMAN" {  } { { "autoMAN.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/autoMAN.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738711179813 ""} { "Info" "ISGN_ENTITY_NAME" "2 char2index " "Found entity 2: char2index" {  } { { "autoMAN.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/autoMAN.v" 125 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738711179813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738711179813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "charmap.v 1 1 " "Found 1 design units, including 1 entities, in source file charmap.v" { { "Info" "ISGN_ENTITY_NAME" "1 CharMap " "Found entity 1: CharMap" {  } { { "CharMap.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/CharMap.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738711179815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738711179815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_PLL " "Found entity 1: CPU_PLL" {  } { { "CPU_PLL.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/CPU_PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738711179817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738711179817 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PC1 pc1 vga_interface.v(55) " "Verilog HDL Declaration information at vga_interface.v(55): object \"PC1\" differs only in case from object \"pc1\" in the same scope" {  } { { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 55 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1738711179953 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PC2 pc2 vga_interface.v(56) " "Verilog HDL Declaration information at vga_interface.v(56): object \"PC2\" differs only in case from object \"pc2\" in the same scope" {  } { { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 56 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1738711179953 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vga_interface.v 3 3 " "Using design file vga_interface.v, which is not specified as a design file for the current project, but contains definitions for 3 design units and 3 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Interface " "Found entity 1: VGA_Interface" {  } { { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738711179953 ""} { "Info" "ISGN_ENTITY_NAME" "2 Reset_Delay " "Found entity 2: Reset_Delay" {  } { { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738711179953 ""} { "Info" "ISGN_ENTITY_NAME" "3 bcd7seg " "Found entity 3: bcd7seg" {  } { { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738711179953 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1738711179953 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "vga_interface.v(75) " "Verilog HDL Instantiation warning at vga_interface.v(75): instance has no name" {  } { { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 75 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1738711179954 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA_Interface " "Elaborating entity \"VGA_Interface\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1738711179955 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..2\] vga_interface.v(27) " "Output port \"LEDR\[9..2\]\" at vga_interface.v(27) has no driver" {  } { { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1738711179956 "|VGA_Interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd7seg bcd7seg:cycles1 " "Elaborating entity \"bcd7seg\" for hierarchy \"bcd7seg:cycles1\"" {  } { { "vga_interface.v" "cycles1" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738711179957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:reset " "Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:reset\"" {  } { { "vga_interface.v" "reset" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738711179959 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 vga_interface.v(120) " "Verilog HDL assignment warning at vga_interface.v(120): truncated value with size 32 to match size of target (20)" {  } { { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738711179959 "|VGA_Interface|Reset_Delay:reset"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_PLL VGA_PLL:comb_183 " "Elaborating entity \"VGA_PLL\" for hierarchy \"VGA_PLL:comb_183\"" {  } { { "vga_interface.v" "comb_183" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738711179964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll VGA_PLL:comb_183\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"VGA_PLL:comb_183\|altpll:altpll_component\"" {  } { { "VGA_PLL.v" "altpll_component" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_PLL.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738711180009 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_PLL:comb_183\|altpll:altpll_component " "Elaborated megafunction instantiation \"VGA_PLL:comb_183\|altpll:altpll_component\"" {  } { { "VGA_PLL.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_PLL.v" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738711180011 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_PLL:comb_183\|altpll:altpll_component " "Instantiated megafunction \"VGA_PLL:comb_183\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738711180011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738711180011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738711180011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738711180011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738711180011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738711180011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738711180011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738711180011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=VGA_PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=VGA_PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738711180011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738711180011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738711180011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738711180011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738711180011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738711180011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738711180011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738711180011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738711180011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738711180011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738711180011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738711180011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738711180011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738711180011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738711180011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738711180011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738711180011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738711180011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738711180011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738711180011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738711180011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738711180011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738711180011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738711180011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738711180011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738711180011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738711180011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738711180011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738711180011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738711180011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738711180011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738711180011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738711180011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738711180011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738711180011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738711180011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738711180011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738711180011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738711180011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738711180011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738711180011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738711180011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738711180011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738711180011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738711180011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738711180011 ""}  } { { "VGA_PLL.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_PLL.v" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1738711180011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/vga_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/vga_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_PLL_altpll " "Found entity 1: VGA_PLL_altpll" {  } { { "db/vga_pll_altpll.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/vga_pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738711180062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738711180062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_PLL_altpll VGA_PLL:comb_183\|altpll:altpll_component\|VGA_PLL_altpll:auto_generated " "Elaborating entity \"VGA_PLL_altpll\" for hierarchy \"VGA_PLL:comb_183\|altpll:altpll_component\|VGA_PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/quartus/devices_support/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738711180063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_controller VGA_controller:VGA_CTRL " "Elaborating entity \"VGA_controller\" for hierarchy \"VGA_controller:VGA_CTRL\"" {  } { { "vga_interface.v" "VGA_CTRL" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738711180065 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 VGA_controller.v(76) " "Verilog HDL assignment warning at VGA_controller.v(76): truncated value with size 32 to match size of target (20)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738711180067 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 VGA_controller.v(103) " "Verilog HDL assignment warning at VGA_controller.v(103): truncated value with size 32 to match size of target (20)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738711180067 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 VGA_controller.v(106) " "Verilog HDL assignment warning at VGA_controller.v(106): truncated value with size 32 to match size of target (20)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738711180067 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 VGA_controller.v(112) " "Verilog HDL assignment warning at VGA_controller.v(112): truncated value with size 32 to match size of target (20)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738711180067 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "VGA_controller.v(182) " "Verilog HDL Case Statement warning at VGA_controller.v(182): incomplete case statement has no default case item" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 182 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1738711180067 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "text_opcode VGA_controller.v(181) " "Verilog HDL Always Construct warning at VGA_controller.v(181): inferring latch(es) for variable \"text_opcode\", which holds its previous value in one or more paths through the always construct" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 181 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1738711180067 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 VGA_controller.v(243) " "Verilog HDL assignment warning at VGA_controller.v(243): truncated value with size 32 to match size of target (4)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738711180067 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 VGA_controller.v(244) " "Verilog HDL assignment warning at VGA_controller.v(244): truncated value with size 32 to match size of target (4)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738711180067 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 VGA_controller.v(245) " "Verilog HDL assignment warning at VGA_controller.v(245): truncated value with size 32 to match size of target (4)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738711180067 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "text_opcode\[31\] VGA_controller.v(181) " "Inferred latch for \"text_opcode\[31\]\" at VGA_controller.v(181)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738711180067 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "text_opcode\[30\] VGA_controller.v(181) " "Inferred latch for \"text_opcode\[30\]\" at VGA_controller.v(181)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738711180067 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "text_opcode\[29\] VGA_controller.v(181) " "Inferred latch for \"text_opcode\[29\]\" at VGA_controller.v(181)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738711180067 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "text_opcode\[28\] VGA_controller.v(181) " "Inferred latch for \"text_opcode\[28\]\" at VGA_controller.v(181)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738711180067 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "text_opcode\[27\] VGA_controller.v(181) " "Inferred latch for \"text_opcode\[27\]\" at VGA_controller.v(181)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738711180067 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "text_opcode\[26\] VGA_controller.v(181) " "Inferred latch for \"text_opcode\[26\]\" at VGA_controller.v(181)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738711180067 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "text_opcode\[25\] VGA_controller.v(181) " "Inferred latch for \"text_opcode\[25\]\" at VGA_controller.v(181)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738711180067 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "text_opcode\[24\] VGA_controller.v(181) " "Inferred latch for \"text_opcode\[24\]\" at VGA_controller.v(181)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738711180067 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "text_opcode\[23\] VGA_controller.v(181) " "Inferred latch for \"text_opcode\[23\]\" at VGA_controller.v(181)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738711180068 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "text_opcode\[22\] VGA_controller.v(181) " "Inferred latch for \"text_opcode\[22\]\" at VGA_controller.v(181)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738711180068 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "text_opcode\[21\] VGA_controller.v(181) " "Inferred latch for \"text_opcode\[21\]\" at VGA_controller.v(181)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738711180068 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "text_opcode\[20\] VGA_controller.v(181) " "Inferred latch for \"text_opcode\[20\]\" at VGA_controller.v(181)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738711180068 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "text_opcode\[19\] VGA_controller.v(181) " "Inferred latch for \"text_opcode\[19\]\" at VGA_controller.v(181)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738711180068 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "text_opcode\[18\] VGA_controller.v(181) " "Inferred latch for \"text_opcode\[18\]\" at VGA_controller.v(181)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738711180068 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "text_opcode\[17\] VGA_controller.v(181) " "Inferred latch for \"text_opcode\[17\]\" at VGA_controller.v(181)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738711180068 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "text_opcode\[16\] VGA_controller.v(181) " "Inferred latch for \"text_opcode\[16\]\" at VGA_controller.v(181)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738711180068 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "text_opcode\[15\] VGA_controller.v(181) " "Inferred latch for \"text_opcode\[15\]\" at VGA_controller.v(181)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738711180068 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "text_opcode\[14\] VGA_controller.v(181) " "Inferred latch for \"text_opcode\[14\]\" at VGA_controller.v(181)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738711180068 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "text_opcode\[13\] VGA_controller.v(181) " "Inferred latch for \"text_opcode\[13\]\" at VGA_controller.v(181)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738711180068 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "text_opcode\[12\] VGA_controller.v(181) " "Inferred latch for \"text_opcode\[12\]\" at VGA_controller.v(181)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738711180068 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "text_opcode\[11\] VGA_controller.v(181) " "Inferred latch for \"text_opcode\[11\]\" at VGA_controller.v(181)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738711180068 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "text_opcode\[10\] VGA_controller.v(181) " "Inferred latch for \"text_opcode\[10\]\" at VGA_controller.v(181)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738711180068 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "text_opcode\[9\] VGA_controller.v(181) " "Inferred latch for \"text_opcode\[9\]\" at VGA_controller.v(181)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738711180068 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "text_opcode\[8\] VGA_controller.v(181) " "Inferred latch for \"text_opcode\[8\]\" at VGA_controller.v(181)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738711180068 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "text_opcode\[7\] VGA_controller.v(181) " "Inferred latch for \"text_opcode\[7\]\" at VGA_controller.v(181)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738711180068 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "text_opcode\[6\] VGA_controller.v(181) " "Inferred latch for \"text_opcode\[6\]\" at VGA_controller.v(181)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738711180068 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "text_opcode\[5\] VGA_controller.v(181) " "Inferred latch for \"text_opcode\[5\]\" at VGA_controller.v(181)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738711180068 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "text_opcode\[4\] VGA_controller.v(181) " "Inferred latch for \"text_opcode\[4\]\" at VGA_controller.v(181)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738711180068 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "text_opcode\[3\] VGA_controller.v(181) " "Inferred latch for \"text_opcode\[3\]\" at VGA_controller.v(181)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738711180068 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "text_opcode\[2\] VGA_controller.v(181) " "Inferred latch for \"text_opcode\[2\]\" at VGA_controller.v(181)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738711180068 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "text_opcode\[1\] VGA_controller.v(181) " "Inferred latch for \"text_opcode\[1\]\" at VGA_controller.v(181)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738711180068 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "text_opcode\[0\] VGA_controller.v(181) " "Inferred latch for \"text_opcode\[0\]\" at VGA_controller.v(181)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738711180068 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_sync_generator VGA_controller:VGA_CTRL\|video_sync_generator:VSG " "Elaborating entity \"video_sync_generator\" for hierarchy \"VGA_controller:VGA_CTRL\|video_sync_generator:VSG\"" {  } { { "VGA_controller.v" "VSG" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738711180069 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 video_sync_generator.v(111) " "Verilog HDL assignment warning at video_sync_generator.v(111): truncated value with size 32 to match size of target (10)" {  } { { "video_sync_generator.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/video_sync_generator.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738711180069 "|VGA_Interface|VGA_controller:VGA_CTRL|video_sync_generator:VSG"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 video_sync_generator.v(114) " "Verilog HDL assignment warning at video_sync_generator.v(114): truncated value with size 32 to match size of target (11)" {  } { { "video_sync_generator.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/video_sync_generator.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738711180069 "|VGA_Interface|VGA_controller:VGA_CTRL|video_sync_generator:VSG"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ImageStatic VGA_controller:VGA_CTRL\|ImageStatic:IMG " "Elaborating entity \"ImageStatic\" for hierarchy \"VGA_controller:VGA_CTRL\|ImageStatic:IMG\"" {  } { { "VGA_controller.v" "IMG" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738711180075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VGA_controller:VGA_CTRL\|ImageStatic:IMG\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"VGA_controller:VGA_CTRL\|ImageStatic:IMG\|altsyncram:altsyncram_component\"" {  } { { "ImageStatic.v" "altsyncram_component" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/ImageStatic.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738711180114 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_controller:VGA_CTRL\|ImageStatic:IMG\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"VGA_controller:VGA_CTRL\|ImageStatic:IMG\|altsyncram:altsyncram_component\"" {  } { { "ImageStatic.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/ImageStatic.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738711180115 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_controller:VGA_CTRL\|ImageStatic:IMG\|altsyncram:altsyncram_component " "Instantiated megafunction \"VGA_controller:VGA_CTRL\|ImageStatic:IMG\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738711180115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738711180115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738711180115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ImageStatic_MIF.mif " "Parameter \"init_file\" = \"ImageStatic_MIF.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738711180115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738711180115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738711180115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738711180115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 12288 " "Parameter \"numwords_a\" = \"12288\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738711180115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738711180115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738711180115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738711180115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738711180115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738711180115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738711180115 ""}  } { { "ImageStatic.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/ImageStatic.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1738711180115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hca1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hca1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hca1 " "Found entity 1: altsyncram_hca1" {  } { { "db/altsyncram_hca1.tdf" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/altsyncram_hca1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738711180168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738711180168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hca1 VGA_controller:VGA_CTRL\|ImageStatic:IMG\|altsyncram:altsyncram_component\|altsyncram_hca1:auto_generated " "Elaborating entity \"altsyncram_hca1\" for hierarchy \"VGA_controller:VGA_CTRL\|ImageStatic:IMG\|altsyncram:altsyncram_component\|altsyncram_hca1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/devices_support/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738711180168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_2j9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_2j9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_2j9 " "Found entity 1: decode_2j9" {  } { { "db/decode_2j9.tdf" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/decode_2j9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738711180209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738711180209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_2j9 VGA_controller:VGA_CTRL\|ImageStatic:IMG\|altsyncram:altsyncram_component\|altsyncram_hca1:auto_generated\|decode_2j9:rden_decode " "Elaborating entity \"decode_2j9\" for hierarchy \"VGA_controller:VGA_CTRL\|ImageStatic:IMG\|altsyncram:altsyncram_component\|altsyncram_hca1:auto_generated\|decode_2j9:rden_decode\"" {  } { { "db/altsyncram_hca1.tdf" "rden_decode" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/altsyncram_hca1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738711180210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_43b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_43b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_43b " "Found entity 1: mux_43b" {  } { { "db/mux_43b.tdf" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/mux_43b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738711180252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738711180252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_43b VGA_controller:VGA_CTRL\|ImageStatic:IMG\|altsyncram:altsyncram_component\|altsyncram_hca1:auto_generated\|mux_43b:mux2 " "Elaborating entity \"mux_43b\" for hierarchy \"VGA_controller:VGA_CTRL\|ImageStatic:IMG\|altsyncram:altsyncram_component\|altsyncram_hca1:auto_generated\|mux_43b:mux2\"" {  } { { "db/altsyncram_hca1.tdf" "mux2" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/altsyncram_hca1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738711180252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "autoMAN VGA_controller:VGA_CTRL\|autoMAN:automan " "Elaborating entity \"autoMAN\" for hierarchy \"VGA_controller:VGA_CTRL\|autoMAN:automan\"" {  } { { "VGA_controller.v" "automan" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738711180255 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 autoMAN.v(40) " "Verilog HDL assignment warning at autoMAN.v(40): truncated value with size 32 to match size of target (16)" {  } { { "autoMAN.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/autoMAN.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738711180256 "|VGA_Interface|VGA_controller:VGA_CTRL|autoMAN:automan"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 autoMAN.v(43) " "Verilog HDL assignment warning at autoMAN.v(43): truncated value with size 32 to match size of target (16)" {  } { { "autoMAN.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/autoMAN.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738711180256 "|VGA_Interface|VGA_controller:VGA_CTRL|autoMAN:automan"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 autoMAN.v(61) " "Verilog HDL assignment warning at autoMAN.v(61): truncated value with size 32 to match size of target (8)" {  } { { "autoMAN.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/autoMAN.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738711180256 "|VGA_Interface|VGA_controller:VGA_CTRL|autoMAN:automan"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 autoMAN.v(75) " "Verilog HDL assignment warning at autoMAN.v(75): truncated value with size 32 to match size of target (8)" {  } { { "autoMAN.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/autoMAN.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738711180256 "|VGA_Interface|VGA_controller:VGA_CTRL|autoMAN:automan"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 autoMAN.v(73) " "Verilog HDL assignment warning at autoMAN.v(73): truncated value with size 32 to match size of target (8)" {  } { { "autoMAN.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/autoMAN.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738711180256 "|VGA_Interface|VGA_controller:VGA_CTRL|autoMAN:automan"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char2index VGA_controller:VGA_CTRL\|autoMAN:automan\|char2index:C2I " "Elaborating entity \"char2index\" for hierarchy \"VGA_controller:VGA_CTRL\|autoMAN:automan\|char2index:C2I\"" {  } { { "autoMAN.v" "C2I" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/autoMAN.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738711180257 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 autoMAN.v(132) " "Verilog HDL assignment warning at autoMAN.v(132): truncated value with size 32 to match size of target (8)" {  } { { "autoMAN.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/autoMAN.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738711180257 "|VGA_Interface|VGA_controller:VGA_CTRL|autoMAN:automan|char2index:C2I"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CharMap VGA_controller:VGA_CTRL\|autoMAN:automan\|CharMap:cmap " "Elaborating entity \"CharMap\" for hierarchy \"VGA_controller:VGA_CTRL\|autoMAN:automan\|CharMap:cmap\"" {  } { { "autoMAN.v" "cmap" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/autoMAN.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738711180262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VGA_controller:VGA_CTRL\|autoMAN:automan\|CharMap:cmap\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"VGA_controller:VGA_CTRL\|autoMAN:automan\|CharMap:cmap\|altsyncram:altsyncram_component\"" {  } { { "CharMap.v" "altsyncram_component" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/CharMap.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738711180269 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_controller:VGA_CTRL\|autoMAN:automan\|CharMap:cmap\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"VGA_controller:VGA_CTRL\|autoMAN:automan\|CharMap:cmap\|altsyncram:altsyncram_component\"" {  } { { "CharMap.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/CharMap.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738711180269 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_controller:VGA_CTRL\|autoMAN:automan\|CharMap:cmap\|altsyncram:altsyncram_component " "Instantiated megafunction \"VGA_controller:VGA_CTRL\|autoMAN:automan\|CharMap:cmap\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738711180269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738711180269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738711180269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file CharMap_MIF.mif " "Parameter \"init_file\" = \"CharMap_MIF.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738711180269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738711180269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738711180269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738711180269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 6144 " "Parameter \"numwords_a\" = \"6144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738711180269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738711180269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738711180269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738711180269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738711180269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738711180269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738711180269 ""}  } { { "CharMap.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/CharMap.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1738711180269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bt91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bt91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bt91 " "Found entity 1: altsyncram_bt91" {  } { { "db/altsyncram_bt91.tdf" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/altsyncram_bt91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738711180312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738711180312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bt91 VGA_controller:VGA_CTRL\|autoMAN:automan\|CharMap:cmap\|altsyncram:altsyncram_component\|altsyncram_bt91:auto_generated " "Elaborating entity \"altsyncram_bt91\" for hierarchy \"VGA_controller:VGA_CTRL\|autoMAN:automan\|CharMap:cmap\|altsyncram:altsyncram_component\|altsyncram_bt91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/devices_support/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738711180312 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/github repos/josdc-silicore/ssooo/ssooo_cpu.v 1 1 " "Using design file /github repos/josdc-silicore/ssooo/ssooo_cpu.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SSOOO_CPU " "Found entity 1: SSOOO_CPU" {  } { { "ssooo_cpu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/ssooo_cpu.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738711180332 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1738711180332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SSOOO_CPU VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu " "Elaborating entity \"SSOOO_CPU\" for hierarchy \"VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\"" {  } { { "VGA_controller.v" "cpu" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738711180334 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EXCEPTION_EPC ssooo_cpu.v(161) " "Verilog HDL or VHDL warning at ssooo_cpu.v(161): object \"EXCEPTION_EPC\" assigned a value but never read" {  } { { "ssooo_cpu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/ssooo_cpu.v" 161 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1738711180336 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EXCEPTION_CAUSE ssooo_cpu.v(161) " "Verilog HDL or VHDL warning at ssooo_cpu.v(161): object \"EXCEPTION_CAUSE\" assigned a value but never read" {  } { { "ssooo_cpu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/ssooo_cpu.v" 161 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1738711180336 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu"}
{ "Warning" "WSGN_SEARCH_FILE" "/github repos/josdc-silicore/ssooo/pc_register.v 1 1 " "Using design file /github repos/josdc-silicore/ssooo/pc_register.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PC_register " "Found entity 1: PC_register" {  } { { "pc_register.v" "" { Text "d:/github repos/josdc-silicore/ssooo/pc_register.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738711180395 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1738711180395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_register VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|PC_register:pcreg " "Elaborating entity \"PC_register\" for hierarchy \"VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|PC_register:pcreg\"" {  } { { "ssooo_cpu.v" "pcreg" { Text "d:/github repos/josdc-silicore/ssooo/ssooo_cpu.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738711180396 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PC pc instq.v(5) " "Verilog HDL Declaration information at instq.v(5): object \"PC\" differs only in case from object \"pc\" in the same scope" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1738711180417 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/github repos/josdc-silicore/ssooo/instruction queue/instq.v 1 1 " "Using design file /github repos/josdc-silicore/ssooo/instruction queue/instq.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 InstQ " "Found entity 1: InstQ" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738711180417 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1738711180417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstQ VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq " "Elaborating entity \"InstQ\" for hierarchy \"VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\"" {  } { { "ssooo_cpu.v" "instq" { Text "d:/github repos/josdc-silicore/ssooo/ssooo_cpu.v" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738711180418 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "InstMem.data_a 0 instq.v(16) " "Net \"InstMem.data_a\" at instq.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1738711180420 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "InstMem.waddr_a 0 instq.v(16) " "Net \"InstMem.waddr_a\" at instq.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1738711180420 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "InstMem.we_a 0 instq.v(16) " "Net \"InstMem.we_a\" at instq.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1738711180420 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq"}
{ "Warning" "WSGN_SEARCH_FILE" "/github repos/josdc-silicore/ssooo/register file/regfile.v 1 1 " "Using design file /github repos/josdc-silicore/ssooo/register file/regfile.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Found entity 1: RegFile" {  } { { "regfile.v" "" { Text "d:/github repos/josdc-silicore/ssooo/register file/regfile.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738711180438 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1738711180438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RegFile:regfile " "Elaborating entity \"RegFile\" for hierarchy \"VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RegFile:regfile\"" {  } { { "ssooo_cpu.v" "regfile" { Text "d:/github repos/josdc-silicore/ssooo/ssooo_cpu.v" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738711180438 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i regfile.v(49) " "Verilog HDL Always Construct warning at regfile.v(49): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "regfile.v" "" { Text "d:/github repos/josdc-silicore/ssooo/register file/regfile.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1738711180445 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RegFile:regfile"}
{ "Warning" "WSGN_SEARCH_FILE" "/github repos/josdc-silicore/ssooo/branchpredictor.v 1 1 " "Using design file /github repos/josdc-silicore/ssooo/branchpredictor.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 BranchPredictor " "Found entity 1: BranchPredictor" {  } { { "branchpredictor.v" "" { Text "d:/github repos/josdc-silicore/ssooo/branchpredictor.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738711180574 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1738711180574 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "BranchPredictor opcodes.txt(22) " "Verilog HDL Parameter Declaration warning at opcodes.txt(22): Parameter Declaration in module \"BranchPredictor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "opcodes.txt" "" { Text "d:/github repos/josdc-silicore/ssooo/reorder buffer/opcodes.txt" 22 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1738711180574 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "BranchPredictor branchpredictor.v(20) " "Verilog HDL Parameter Declaration warning at branchpredictor.v(20): Parameter Declaration in module \"BranchPredictor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "branchpredictor.v" "" { Text "d:/github repos/josdc-silicore/ssooo/branchpredictor.v" 20 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1738711180574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BranchPredictor VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|BranchPredictor:BPU " "Elaborating entity \"BranchPredictor\" for hierarchy \"VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|BranchPredictor:BPU\"" {  } { { "ssooo_cpu.v" "BPU" { Text "d:/github repos/josdc-silicore/ssooo/ssooo_cpu.v" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738711180575 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 branchpredictor.v(20) " "Verilog HDL assignment warning at branchpredictor.v(20): truncated value with size 32 to match size of target (4)" {  } { { "branchpredictor.v" "" { Text "d:/github repos/josdc-silicore/ssooo/branchpredictor.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738711180575 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|BranchPredictor:BPU"}
{ "Warning" "WSGN_SEARCH_FILE" "/github repos/josdc-silicore/ssooo/reorder buffer/rob.v 1 1 " "Using design file /github repos/josdc-silicore/ssooo/reorder buffer/rob.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ROB " "Found entity 1: ROB" {  } { { "rob.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reorder buffer/rob.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738711180594 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1738711180594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROB VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ROB:rob " "Elaborating entity \"ROB\" for hierarchy \"VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ROB:rob\"" {  } { { "ssooo_cpu.v" "rob" { Text "d:/github repos/josdc-silicore/ssooo/ssooo_cpu.v" 400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738711180596 ""}
{ "Warning" "WVRFX_VERI_DUP_SIGNAL_IN_SENS_LIST" "clk rob.v(135) " "Verilog HDL sensitivity list warning at rob.v(135): sensitivity list contains multiple entries for \"clk\"" {  } { { "rob.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reorder buffer/rob.v" 135 0 0 } }  } 0 10276 "Verilog HDL sensitivity list warning at %2!s!: sensitivity list contains multiple entries for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738711180599 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ROB:rob"}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "rob.v(136) " "Verilog HDL Conditional Statement error at rob.v(136): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "rob.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reorder buffer/rob.v" 136 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Analysis & Synthesis" 0 -1 1738711180599 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 rob.v(167) " "Verilog HDL assignment warning at rob.v(167): truncated value with size 32 to match size of target (5)" {  } { { "rob.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reorder buffer/rob.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738711180600 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ROB:rob"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 rob.v(227) " "Verilog HDL assignment warning at rob.v(227): truncated value with size 32 to match size of target (5)" {  } { { "rob.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reorder buffer/rob.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738711180609 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ROB:rob"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 rob.v(234) " "Verilog HDL assignment warning at rob.v(234): truncated value with size 32 to match size of target (5)" {  } { { "rob.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reorder buffer/rob.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738711180610 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ROB:rob"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i rob.v(165) " "Verilog HDL Always Construct warning at rob.v(165): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "rob.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reorder buffer/rob.v" 165 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1738711180612 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ROB:rob"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ROB:rob " "Can't elaborate user hierarchy \"VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ROB:rob\"" {  } { { "ssooo_cpu.v" "rob" { Text "d:/github repos/josdc-silicore/ssooo/ssooo_cpu.v" 400 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738711180762 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_Interface.map.smsg " "Generated suppressed messages file D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_Interface.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738711180827 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 42 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 42 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4790 " "Peak virtual memory: 4790 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1738711180878 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Feb  5 02:19:40 2025 " "Processing ended: Wed Feb  5 02:19:40 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1738711180878 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1738711180878 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1738711180878 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1738711180878 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 42 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 42 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1738711181513 ""}
