<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › m32r › include › asm › s1d13806.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>s1d13806.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div><hr />

<p>File generated by S1D13806CFG.EXE</p>

<p>Copyright (c) 2000,2001 Epson Research and Development, Inc.
 All rights reserved.</p>

<hr /></td><td class="code"><div class="highlight"><pre></pre></div></td></tr>


<tr id="section-2"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-2">&#182;</a></div><p>Panel:  (active)  640x480 77Hz STN Single 8-bit (PCLK=CLKI=25.175MHz)
Memory: Embedded SDRAM (MCLK=CLKI3=50.000MHz) (BUSCLK=33.333MHz)</p></td><td class="code"><div class="highlight"><pre><span class="cp">#define SWIVEL_VIEW		0	</span><span class="cm">/* 0:none, 1:90 not completed */</span><span class="cp"></span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">s1d13xxxfb_regval</span> <span class="n">s1d13xxxfb_initregs</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>

    <span class="p">{</span><span class="mh">0x0001</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>   <span class="c1">// Miscellaneous Register</span>
    <span class="p">{</span><span class="mh">0x01FC</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>   <span class="c1">// Display Mode Register</span>
<span class="cp">#if defined(CONFIG_PLAT_MAPPI)</span>
    <span class="p">{</span><span class="mh">0x0004</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>   <span class="c1">// General IO Pins Configuration Register 0</span>
    <span class="p">{</span><span class="mh">0x0005</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>   <span class="c1">// General IO Pins Configuration Register 1</span>
    <span class="p">{</span><span class="mh">0x0008</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>   <span class="c1">// General IO Pins Control Register 0</span>
    <span class="p">{</span><span class="mh">0x0009</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>   <span class="c1">// General IO Pins Control Register 1</span>
    <span class="p">{</span><span class="mh">0x0010</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>   <span class="c1">// Memory Clock Configuration Register</span>
    <span class="p">{</span><span class="mh">0x0014</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>   <span class="c1">// LCD Pixel Clock Configuration Register</span>
    <span class="p">{</span><span class="mh">0x0018</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>   <span class="c1">// CRT/TV Pixel Clock Configuration Register</span>
    <span class="p">{</span><span class="mh">0x001C</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>   <span class="c1">// MediaPlug Clock Configuration Register</span>
<span class="cm">/*</span>
<span class="cm"> * .. 10MHz: 0x00</span>
<span class="cm"> * .. 30MHz: 0x01</span>
<span class="cm"> * 30MHz ..: 0x02</span>
<span class="cm"> */</span>
    <span class="p">{</span><span class="mh">0x001E</span><span class="p">,</span><span class="mh">0x02</span><span class="p">},</span>   <span class="c1">// CPU To Memory Wait State Select Register</span>
    <span class="p">{</span><span class="mh">0x0021</span><span class="p">,</span><span class="mh">0x02</span><span class="p">},</span>   <span class="c1">// DRAM Refresh Rate Register</span>
    <span class="p">{</span><span class="mh">0x002A</span><span class="p">,</span><span class="mh">0x11</span><span class="p">},</span>   <span class="c1">// DRAM Timings Control Register 0</span>
    <span class="p">{</span><span class="mh">0x002B</span><span class="p">,</span><span class="mh">0x13</span><span class="p">},</span>   <span class="c1">// DRAM Timings Control Register 1</span>
    <span class="p">{</span><span class="mh">0x0020</span><span class="p">,</span><span class="mh">0x80</span><span class="p">},</span>   <span class="c1">// Memory Configuration Register</span>
    <span class="p">{</span><span class="mh">0x0030</span><span class="p">,</span><span class="mh">0x25</span><span class="p">},</span>   <span class="c1">// Panel Type Register</span>
    <span class="p">{</span><span class="mh">0x0031</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>   <span class="c1">// MOD Rate Register</span>
    <span class="p">{</span><span class="mh">0x0032</span><span class="p">,</span><span class="mh">0x4F</span><span class="p">},</span>   <span class="c1">// LCD Horizontal Display Width Register</span>
    <span class="p">{</span><span class="mh">0x0034</span><span class="p">,</span><span class="mh">0x12</span><span class="p">},</span>   <span class="c1">// LCD Horizontal Non-Display Period Register</span>
    <span class="p">{</span><span class="mh">0x0035</span><span class="p">,</span><span class="mh">0x01</span><span class="p">},</span>   <span class="c1">// TFT FPLINE Start Position Register</span>
    <span class="p">{</span><span class="mh">0x0036</span><span class="p">,</span><span class="mh">0x0B</span><span class="p">},</span>   <span class="c1">// TFT FPLINE Pulse Width Register</span>
    <span class="p">{</span><span class="mh">0x0038</span><span class="p">,</span><span class="mh">0xDF</span><span class="p">},</span>   <span class="c1">// LCD Vertical Display Height Register 0</span>
    <span class="p">{</span><span class="mh">0x0039</span><span class="p">,</span><span class="mh">0x01</span><span class="p">},</span>   <span class="c1">// LCD Vertical Display Height Register 1</span>
    <span class="p">{</span><span class="mh">0x003A</span><span class="p">,</span><span class="mh">0x2C</span><span class="p">},</span>   <span class="c1">// LCD Vertical Non-Display Period Register</span>
    <span class="p">{</span><span class="mh">0x003B</span><span class="p">,</span><span class="mh">0x0A</span><span class="p">},</span>   <span class="c1">// TFT FPFRAME Start Position Register</span>
    <span class="p">{</span><span class="mh">0x003C</span><span class="p">,</span><span class="mh">0x01</span><span class="p">},</span>   <span class="c1">// TFT FPFRAME Pulse Width Register</span>

    <span class="p">{</span><span class="mh">0x0041</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>   <span class="c1">// LCD Miscellaneous Register</span>
    <span class="p">{</span><span class="mh">0x0042</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>   <span class="c1">// LCD Display Start Address Register 0</span>
    <span class="p">{</span><span class="mh">0x0043</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>   <span class="c1">// LCD Display Start Address Register 1</span>
    <span class="p">{</span><span class="mh">0x0044</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>   <span class="c1">// LCD Display Start Address Register 2</span>

<span class="cp">#elif defined(CONFIG_PLAT_M32700UT) || defined(CONFIG_PLAT_OPSPUT) || defined(CONFIG_PLAT_MAPPI3)</span>
    <span class="p">{</span><span class="mh">0x0004</span><span class="p">,</span><span class="mh">0x07</span><span class="p">},</span>   <span class="c1">// GPIO[0:7] direction</span>
    <span class="p">{</span><span class="mh">0x0005</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>   <span class="c1">// GPIO[8:12] direction</span>
    <span class="p">{</span><span class="mh">0x0008</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>   <span class="c1">// GPIO[0:7] data</span>
    <span class="p">{</span><span class="mh">0x0009</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>   <span class="c1">// GPIO[8:12] data</span>
    <span class="p">{</span><span class="mh">0x0008</span><span class="p">,</span><span class="mh">0x04</span><span class="p">},</span>   <span class="c1">// LCD panel Vcc on</span>
    <span class="p">{</span><span class="mh">0x0008</span><span class="p">,</span><span class="mh">0x05</span><span class="p">},</span>   <span class="c1">// LCD panel reset</span>
    <span class="p">{</span><span class="mh">0x0010</span><span class="p">,</span><span class="mh">0x01</span><span class="p">},</span>   <span class="c1">// Memory Clock Configuration Register</span>
    <span class="p">{</span><span class="mh">0x0014</span><span class="p">,</span><span class="mh">0x30</span><span class="p">},</span>   <span class="c1">// LCD Pixel Clock Configuration Register (CLKI 22MHz/4)</span>
    <span class="p">{</span><span class="mh">0x0018</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>   <span class="c1">// CRT/TV Pixel Clock Configuration Register</span>
    <span class="p">{</span><span class="mh">0x001C</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>   <span class="c1">// MediaPlug Clock Configuration Register(10MHz)</span>
    <span class="p">{</span><span class="mh">0x001E</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>   <span class="c1">// CPU To Memory Wait State Select Register</span>
    <span class="p">{</span><span class="mh">0x0020</span><span class="p">,</span><span class="mh">0x80</span><span class="p">},</span>   <span class="c1">// Memory Configuration Register</span>
    <span class="p">{</span><span class="mh">0x0021</span><span class="p">,</span><span class="mh">0x03</span><span class="p">},</span>   <span class="c1">// DRAM Refresh Rate Register</span>
    <span class="p">{</span><span class="mh">0x002A</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>   <span class="c1">// DRAM Timings Control Register 0</span>
    <span class="p">{</span><span class="mh">0x002B</span><span class="p">,</span><span class="mh">0x01</span><span class="p">},</span>   <span class="c1">// DRAM Timings Control Register 1</span>
    <span class="p">{</span><span class="mh">0x0030</span><span class="p">,</span><span class="mh">0x25</span><span class="p">},</span>   <span class="c1">// Panel Type Register</span>
    <span class="p">{</span><span class="mh">0x0031</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>   <span class="c1">// MOD Rate Register</span>
    <span class="p">{</span><span class="mh">0x0032</span><span class="p">,</span><span class="mh">0x1d</span><span class="p">},</span>   <span class="c1">// LCD Horizontal Display Width Register</span>
    <span class="p">{</span><span class="mh">0x0034</span><span class="p">,</span><span class="mh">0x05</span><span class="p">},</span>   <span class="c1">// LCD Horizontal Non-Display Period Register</span>
    <span class="p">{</span><span class="mh">0x0035</span><span class="p">,</span><span class="mh">0x01</span><span class="p">},</span>   <span class="c1">// TFT FPLINE Start Position Register</span>
    <span class="p">{</span><span class="mh">0x0036</span><span class="p">,</span><span class="mh">0x01</span><span class="p">},</span>   <span class="c1">// TFT FPLINE Pulse Width Register</span>
    <span class="p">{</span><span class="mh">0x0038</span><span class="p">,</span><span class="mh">0x3F</span><span class="p">},</span>   <span class="c1">// LCD Vertical Display Height Register 0</span>
    <span class="p">{</span><span class="mh">0x0039</span><span class="p">,</span><span class="mh">0x01</span><span class="p">},</span>   <span class="c1">// LCD Vertical Display Height Register 1</span>
    <span class="p">{</span><span class="mh">0x003A</span><span class="p">,</span><span class="mh">0x0b</span><span class="p">},</span>   <span class="c1">// LCD Vertical Non-Display Period Register</span>
    <span class="p">{</span><span class="mh">0x003B</span><span class="p">,</span><span class="mh">0x07</span><span class="p">},</span>   <span class="c1">// TFT FPFRAME Start Position Register</span>
    <span class="p">{</span><span class="mh">0x003C</span><span class="p">,</span><span class="mh">0x02</span><span class="p">},</span>   <span class="c1">// TFT FPFRAME Pulse Width Register</span>

    <span class="p">{</span><span class="mh">0x0041</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>   <span class="c1">// LCD Miscellaneous Register</span>
<span class="cp">#if (SWIVEL_VIEW == 0)</span>
    <span class="p">{</span><span class="mh">0x0042</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>   <span class="c1">// LCD Display Start Address Register 0</span>
    <span class="p">{</span><span class="mh">0x0043</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>   <span class="c1">// LCD Display Start Address Register 1</span>
    <span class="p">{</span><span class="mh">0x0044</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>   <span class="c1">// LCD Display Start Address Register 2</span>

<span class="cp">#elif (SWIVEL_VIEW == 1)</span></pre></div></td></tr>


<tr id="section-3"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-3">&#182;</a></div><p>1024 - W(320) = 0x2C0</p></td><td class="code"><div class="highlight"><pre>    <span class="p">{</span><span class="mh">0x0042</span><span class="p">,</span><span class="mh">0xC0</span><span class="p">},</span>   <span class="c1">// LCD Display Start Address Register 0</span>
    <span class="p">{</span><span class="mh">0x0043</span><span class="p">,</span><span class="mh">0x02</span><span class="p">},</span>   <span class="c1">// LCD Display Start Address Register 1</span>
    <span class="p">{</span><span class="mh">0x0044</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>   <span class="c1">// LCD Display Start Address Register 2</span></pre></div></td></tr>


<tr id="section-4"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-4">&#182;</a></div><p>1024</p></td><td class="code"><div class="highlight"><pre>    <span class="p">{</span><span class="mh">0x0046</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>   <span class="c1">// LCD Memory Address Offset Register 0</span>
    <span class="p">{</span><span class="mh">0x0047</span><span class="p">,</span><span class="mh">0x02</span><span class="p">},</span>   <span class="c1">// LCD Memory Address Offset Register 1</span>
<span class="cp">#else</span>
<span class="cp">#error unsupported SWIVEL_VIEW mode</span>
<span class="cp">#endif</span>
<span class="cp">#else</span>
<span class="cp">#error no platform configuration</span>
<span class="cp">#endif  </span><span class="cm">/* CONFIG_PLAT_XXX */</span><span class="cp"></span>

    <span class="p">{</span><span class="mh">0x0048</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>   <span class="c1">// LCD Pixel Panning Register</span>
    <span class="p">{</span><span class="mh">0x004A</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>   <span class="c1">// LCD Display FIFO High Threshold Control Register</span>
    <span class="p">{</span><span class="mh">0x004B</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>   <span class="c1">// LCD Display FIFO Low Threshold Control Register</span>
    <span class="p">{</span><span class="mh">0x0050</span><span class="p">,</span><span class="mh">0x4F</span><span class="p">},</span>   <span class="c1">// CRT/TV Horizontal Display Width Register</span>
    <span class="p">{</span><span class="mh">0x0052</span><span class="p">,</span><span class="mh">0x13</span><span class="p">},</span>   <span class="c1">// CRT/TV Horizontal Non-Display Period Register</span>
    <span class="p">{</span><span class="mh">0x0053</span><span class="p">,</span><span class="mh">0x01</span><span class="p">},</span>   <span class="c1">// CRT/TV HRTC Start Position Register</span>
    <span class="p">{</span><span class="mh">0x0054</span><span class="p">,</span><span class="mh">0x0B</span><span class="p">},</span>   <span class="c1">// CRT/TV HRTC Pulse Width Register</span>
    <span class="p">{</span><span class="mh">0x0056</span><span class="p">,</span><span class="mh">0xDF</span><span class="p">},</span>   <span class="c1">// CRT/TV Vertical Display Height Register 0</span>
    <span class="p">{</span><span class="mh">0x0057</span><span class="p">,</span><span class="mh">0x01</span><span class="p">},</span>   <span class="c1">// CRT/TV Vertical Display Height Register 1</span>
    <span class="p">{</span><span class="mh">0x0058</span><span class="p">,</span><span class="mh">0x2B</span><span class="p">},</span>   <span class="c1">// CRT/TV Vertical Non-Display Period Register</span>
    <span class="p">{</span><span class="mh">0x0059</span><span class="p">,</span><span class="mh">0x09</span><span class="p">},</span>   <span class="c1">// CRT/TV VRTC Start Position Register</span>
    <span class="p">{</span><span class="mh">0x005A</span><span class="p">,</span><span class="mh">0x01</span><span class="p">},</span>   <span class="c1">// CRT/TV VRTC Pulse Width Register</span>
    <span class="p">{</span><span class="mh">0x005B</span><span class="p">,</span><span class="mh">0x10</span><span class="p">},</span>   <span class="c1">// TV Output Control Register</span>

    <span class="p">{</span><span class="mh">0x0062</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>   <span class="c1">// CRT/TV Display Start Address Register 0</span>
    <span class="p">{</span><span class="mh">0x0063</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>   <span class="c1">// CRT/TV Display Start Address Register 1</span>
    <span class="p">{</span><span class="mh">0x0064</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>   <span class="c1">// CRT/TV Display Start Address Register 2</span>

    <span class="p">{</span><span class="mh">0x0068</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>   <span class="c1">// CRT/TV Pixel Panning Register</span>
    <span class="p">{</span><span class="mh">0x006A</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>   <span class="c1">// CRT/TV Display FIFO High Threshold Control Register</span>
    <span class="p">{</span><span class="mh">0x006B</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>   <span class="c1">// CRT/TV Display FIFO Low Threshold Control Register</span>
    <span class="p">{</span><span class="mh">0x0070</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>   <span class="c1">// LCD Ink/Cursor Control Register</span>
    <span class="p">{</span><span class="mh">0x0071</span><span class="p">,</span><span class="mh">0x01</span><span class="p">},</span>   <span class="c1">// LCD Ink/Cursor Start Address Register</span>
    <span class="p">{</span><span class="mh">0x0072</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>   <span class="c1">// LCD Cursor X Position Register 0</span>
    <span class="p">{</span><span class="mh">0x0073</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>   <span class="c1">// LCD Cursor X Position Register 1</span>
    <span class="p">{</span><span class="mh">0x0074</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>   <span class="c1">// LCD Cursor Y Position Register 0</span>
    <span class="p">{</span><span class="mh">0x0075</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>   <span class="c1">// LCD Cursor Y Position Register 1</span>
    <span class="p">{</span><span class="mh">0x0076</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>   <span class="c1">// LCD Ink/Cursor Blue Color 0 Register</span>
    <span class="p">{</span><span class="mh">0x0077</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>   <span class="c1">// LCD Ink/Cursor Green Color 0 Register</span>
    <span class="p">{</span><span class="mh">0x0078</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>   <span class="c1">// LCD Ink/Cursor Red Color 0 Register</span>
    <span class="p">{</span><span class="mh">0x007A</span><span class="p">,</span><span class="mh">0x1F</span><span class="p">},</span>   <span class="c1">// LCD Ink/Cursor Blue Color 1 Register</span>
    <span class="p">{</span><span class="mh">0x007B</span><span class="p">,</span><span class="mh">0x3F</span><span class="p">},</span>   <span class="c1">// LCD Ink/Cursor Green Color 1 Register</span>
    <span class="p">{</span><span class="mh">0x007C</span><span class="p">,</span><span class="mh">0x1F</span><span class="p">},</span>   <span class="c1">// LCD Ink/Cursor Red Color 1 Register</span>
    <span class="p">{</span><span class="mh">0x007E</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>   <span class="c1">// LCD Ink/Cursor FIFO Threshold Register</span>
    <span class="p">{</span><span class="mh">0x0080</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>   <span class="c1">// CRT/TV Ink/Cursor Control Register</span>
    <span class="p">{</span><span class="mh">0x0081</span><span class="p">,</span><span class="mh">0x01</span><span class="p">},</span>   <span class="c1">// CRT/TV Ink/Cursor Start Address Register</span>
    <span class="p">{</span><span class="mh">0x0082</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>   <span class="c1">// CRT/TV Cursor X Position Register 0</span>
    <span class="p">{</span><span class="mh">0x0083</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>   <span class="c1">// CRT/TV Cursor X Position Register 1</span>
    <span class="p">{</span><span class="mh">0x0084</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>   <span class="c1">// CRT/TV Cursor Y Position Register 0</span>
    <span class="p">{</span><span class="mh">0x0085</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>   <span class="c1">// CRT/TV Cursor Y Position Register 1</span>
    <span class="p">{</span><span class="mh">0x0086</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>   <span class="c1">// CRT/TV Ink/Cursor Blue Color 0 Register</span>
    <span class="p">{</span><span class="mh">0x0087</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>   <span class="c1">// CRT/TV Ink/Cursor Green Color 0 Register</span>
    <span class="p">{</span><span class="mh">0x0088</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>   <span class="c1">// CRT/TV Ink/Cursor Red Color 0 Register</span>
    <span class="p">{</span><span class="mh">0x008A</span><span class="p">,</span><span class="mh">0x1F</span><span class="p">},</span>   <span class="c1">// CRT/TV Ink/Cursor Blue Color 1 Register</span>
    <span class="p">{</span><span class="mh">0x008B</span><span class="p">,</span><span class="mh">0x3F</span><span class="p">},</span>   <span class="c1">// CRT/TV Ink/Cursor Green Color 1 Register</span>
    <span class="p">{</span><span class="mh">0x008C</span><span class="p">,</span><span class="mh">0x1F</span><span class="p">},</span>   <span class="c1">// CRT/TV Ink/Cursor Red Color 1 Register</span>
    <span class="p">{</span><span class="mh">0x008E</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>   <span class="c1">// CRT/TV Ink/Cursor FIFO Threshold Register</span>
    <span class="p">{</span><span class="mh">0x0100</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>   <span class="c1">// BitBlt Control Register 0</span>
    <span class="p">{</span><span class="mh">0x0101</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>   <span class="c1">// BitBlt Control Register 1</span>
    <span class="p">{</span><span class="mh">0x0102</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>   <span class="c1">// BitBlt ROP Code/Color Expansion Register</span>
    <span class="p">{</span><span class="mh">0x0103</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>   <span class="c1">// BitBlt Operation Register</span>
    <span class="p">{</span><span class="mh">0x0104</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>   <span class="c1">// BitBlt Source Start Address Register 0</span>
    <span class="p">{</span><span class="mh">0x0105</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>   <span class="c1">// BitBlt Source Start Address Register 1</span>
    <span class="p">{</span><span class="mh">0x0106</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>   <span class="c1">// BitBlt Source Start Address Register 2</span>
    <span class="p">{</span><span class="mh">0x0108</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>   <span class="c1">// BitBlt Destination Start Address Register 0</span>
    <span class="p">{</span><span class="mh">0x0109</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>   <span class="c1">// BitBlt Destination Start Address Register 1</span>
    <span class="p">{</span><span class="mh">0x010A</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>   <span class="c1">// BitBlt Destination Start Address Register 2</span>
    <span class="p">{</span><span class="mh">0x010C</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>   <span class="c1">// BitBlt Memory Address Offset Register 0</span>
    <span class="p">{</span><span class="mh">0x010D</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>   <span class="c1">// BitBlt Memory Address Offset Register 1</span>
    <span class="p">{</span><span class="mh">0x0110</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>   <span class="c1">// BitBlt Width Register 0</span>
    <span class="p">{</span><span class="mh">0x0111</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>   <span class="c1">// BitBlt Width Register 1</span>
    <span class="p">{</span><span class="mh">0x0112</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>   <span class="c1">// BitBlt Height Register 0</span>
    <span class="p">{</span><span class="mh">0x0113</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>   <span class="c1">// BitBlt Height Register 1</span>
    <span class="p">{</span><span class="mh">0x0114</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>   <span class="c1">// BitBlt Background Color Register 0</span>
    <span class="p">{</span><span class="mh">0x0115</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>   <span class="c1">// BitBlt Background Color Register 1</span>
    <span class="p">{</span><span class="mh">0x0118</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>   <span class="c1">// BitBlt Foreground Color Register 0</span>
    <span class="p">{</span><span class="mh">0x0119</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>   <span class="c1">// BitBlt Foreground Color Register 1</span>
    <span class="p">{</span><span class="mh">0x01E0</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>   <span class="c1">// Look-Up Table Mode Register</span>
    <span class="p">{</span><span class="mh">0x01E2</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>   <span class="c1">// Look-Up Table Address Register</span>
    <span class="p">{</span><span class="mh">0x01F0</span><span class="p">,</span><span class="mh">0x10</span><span class="p">},</span>   <span class="c1">// Power Save Configuration Register</span>
    <span class="p">{</span><span class="mh">0x01F1</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>   <span class="c1">// Power Save Status Register</span>
    <span class="p">{</span><span class="mh">0x01F4</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>   <span class="c1">// CPU-to-Memory Access Watchdog Timer Register</span>
<span class="cp">#if (SWIVEL_VIEW == 0)</span>
    <span class="p">{</span><span class="mh">0x01FC</span><span class="p">,</span><span class="mh">0x01</span><span class="p">},</span>   <span class="c1">// Display Mode Register(0x01:LCD, 0x02:CRT, 0x03:LCD&amp;CRT)</span>
<span class="cp">#elif (SWIVEL_VIEW == 1)</span>
    <span class="p">{</span><span class="mh">0x01FC</span><span class="p">,</span><span class="mh">0x41</span><span class="p">},</span>   <span class="c1">// Display Mode Register(0x01:LCD, 0x02:CRT, 0x03:LCD&amp;CRT)</span>
<span class="cp">#else</span>
<span class="cp">#error unsupported SWIVEL_VIEW mode</span>
<span class="cp">#endif  </span><span class="cm">/* SWIVEL_VIEW */</span><span class="cp"></span>

<span class="cp">#if defined(CONFIG_PLAT_M32700UT) || defined(CONFIG_PLAT_OPSPUT) || defined(CONFIG_PLAT_MAPPI3)</span>
    <span class="p">{</span><span class="mh">0x0008</span><span class="p">,</span><span class="mh">0x07</span><span class="p">},</span>   <span class="c1">// LCD panel Vdd &amp; Vg on</span>
<span class="cp">#endif</span>

    <span class="p">{</span><span class="mh">0x0040</span><span class="p">,</span><span class="mh">0x05</span><span class="p">},</span>   <span class="c1">// LCD Display Mode Register (2:4bpp,3:8bpp,5:16bpp)</span>
<span class="cp">#if defined(CONFIG_PLAT_MAPPI)</span>
    <span class="p">{</span><span class="mh">0x0046</span><span class="p">,</span><span class="mh">0x80</span><span class="p">},</span>   <span class="c1">// LCD Memory Address Offset Register 0</span>
    <span class="p">{</span><span class="mh">0x0047</span><span class="p">,</span><span class="mh">0x02</span><span class="p">},</span>   <span class="c1">// LCD Memory Address Offset Register 1</span>
<span class="cp">#elif defined(CONFIG_PLAT_M32700UT) || defined(CONFIG_PLAT_OPSPUT) || defined(CONFIG_PLAT_MAPPI3)</span>
    <span class="p">{</span><span class="mh">0x0046</span><span class="p">,</span><span class="mh">0xf0</span><span class="p">},</span>   <span class="c1">// LCD Memory Address Offset Register 0</span>
    <span class="p">{</span><span class="mh">0x0047</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>   <span class="c1">// LCD Memory Address Offset Register 1</span>
<span class="cp">#endif</span>
    <span class="p">{</span><span class="mh">0x0060</span><span class="p">,</span><span class="mh">0x05</span><span class="p">},</span>   <span class="c1">// CRT/TV Display Mode Register (2:4bpp,3:8bpp,5:16bpp)</span>
    <span class="p">{</span><span class="mh">0x0066</span><span class="p">,</span><span class="mh">0x80</span><span class="p">},</span>   <span class="c1">// CRT/TV Memory Address Offset Register 0	// takeo</span>
    <span class="p">{</span><span class="mh">0x0067</span><span class="p">,</span><span class="mh">0x02</span><span class="p">},</span>   <span class="c1">// CRT/TV Memory Address Offset Register 1</span>
<span class="p">};</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
