
bin/nemagfx_watchface.axf:     file format elf32-littlearm


Disassembly of section .text:

00018000 <g_am_pfnVectors>:
   18000:	00 2b 00 10 99 b9 01 00 01 ba 01 00 03 ba 01 00     .+..............
   18010:	03 ba 01 00 03 ba 01 00 03 ba 01 00 00 00 00 00     ................
	...
   1802c:	a1 90 01 00 05 ba 01 00 00 00 00 00 d1 90 01 00     ................
   1803c:	39 91 01 00 05 ba 01 00 05 ba 01 00 05 ba 01 00     9...............
   1804c:	05 ba 01 00 05 ba 01 00 05 ba 01 00 05 ba 01 00     ................
   1805c:	05 ba 01 00 05 ba 01 00 05 ba 01 00 05 ba 01 00     ................
   1806c:	05 ba 01 00 05 ba 01 00 05 ba 01 00 05 ba 01 00     ................
   1807c:	05 ba 01 00 05 ba 01 00 05 ba 01 00 05 ba 01 00     ................
   1808c:	05 ba 01 00 05 ba 01 00 05 ba 01 00 05 ba 01 00     ................
   1809c:	05 ba 01 00 05 ba 01 00 05 ba 01 00 05 ba 01 00     ................
   180ac:	05 ba 01 00 2d 95 01 00 b5 93 01 00 05 ba 01 00     ....-...........
   180bc:	05 ba 01 00 45 92 01 00 71 92 01 00 05 ba 01 00     ....E...q.......
   180cc:	05 ba 01 00 05 ba 01 00 05 ba 01 00 05 ba 01 00     ................
   180dc:	05 ba 01 00 05 ba 01 00 05 ba 01 00 05 ba 01 00     ................
   180ec:	05 ba 01 00 05 ba 01 00 05 ba 01 00 05 ba 01 00     ................
   180fc:	05 ba 01 00 05 ba 01 00 05 ba 01 00 05 ba 01 00     ................
   1810c:	05 ba 01 00 05 ba 01 00 05 ba 01 00 05 ba 01 00     ................
   1811c:	05 ba 01 00 05 ba 01 00 05 ba 01 00 05 ba 01 00     ................
   1812c:	05 ba 01 00 05 ba 01 00 05 ba 01 00 05 ba 01 00     ................
   1813c:	05 ba 01 00 05 ba 01 00 05 ba 01 00 05 ba 01 00     ................
   1814c:	05 ba 01 00 05 ba 01 00 05 ba 01 00 05 ba 01 00     ................
   1815c:	05 ba 01 00 05 ba 01 00 05 ba 01 00 05 ba 01 00     ................
   1816c:	05 ba 01 00 05 ba 01 00 05 ba 01 00 05 ba 01 00     ................
   1817c:	05 ba 01 00 05 ba 01 00 05 ba 01 00 05 ba 01 00     ................
   1818c:	05 ba 01 00                                         ....

00018190 <__Patchable>:
	...

00018200 <__aeabi_drsub>:
   18200:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
   18204:	e002      	b.n	1820c <__adddf3>
   18206:	bf00      	nop

00018208 <__aeabi_dsub>:
   18208:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0001820c <__adddf3>:
   1820c:	b530      	push	{r4, r5, lr}
   1820e:	ea4f 0441 	mov.w	r4, r1, lsl #1
   18212:	ea4f 0543 	mov.w	r5, r3, lsl #1
   18216:	ea94 0f05 	teq	r4, r5
   1821a:	bf08      	it	eq
   1821c:	ea90 0f02 	teqeq	r0, r2
   18220:	bf1f      	itttt	ne
   18222:	ea54 0c00 	orrsne.w	ip, r4, r0
   18226:	ea55 0c02 	orrsne.w	ip, r5, r2
   1822a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
   1822e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   18232:	f000 80e2 	beq.w	183fa <__adddf3+0x1ee>
   18236:	ea4f 5454 	mov.w	r4, r4, lsr #21
   1823a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
   1823e:	bfb8      	it	lt
   18240:	426d      	neglt	r5, r5
   18242:	dd0c      	ble.n	1825e <__adddf3+0x52>
   18244:	442c      	add	r4, r5
   18246:	ea80 0202 	eor.w	r2, r0, r2
   1824a:	ea81 0303 	eor.w	r3, r1, r3
   1824e:	ea82 0000 	eor.w	r0, r2, r0
   18252:	ea83 0101 	eor.w	r1, r3, r1
   18256:	ea80 0202 	eor.w	r2, r0, r2
   1825a:	ea81 0303 	eor.w	r3, r1, r3
   1825e:	2d36      	cmp	r5, #54	; 0x36
   18260:	bf88      	it	hi
   18262:	bd30      	pophi	{r4, r5, pc}
   18264:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   18268:	ea4f 3101 	mov.w	r1, r1, lsl #12
   1826c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
   18270:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
   18274:	d002      	beq.n	1827c <__adddf3+0x70>
   18276:	4240      	negs	r0, r0
   18278:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   1827c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
   18280:	ea4f 3303 	mov.w	r3, r3, lsl #12
   18284:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
   18288:	d002      	beq.n	18290 <__adddf3+0x84>
   1828a:	4252      	negs	r2, r2
   1828c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   18290:	ea94 0f05 	teq	r4, r5
   18294:	f000 80a7 	beq.w	183e6 <__adddf3+0x1da>
   18298:	f1a4 0401 	sub.w	r4, r4, #1
   1829c:	f1d5 0e20 	rsbs	lr, r5, #32
   182a0:	db0d      	blt.n	182be <__adddf3+0xb2>
   182a2:	fa02 fc0e 	lsl.w	ip, r2, lr
   182a6:	fa22 f205 	lsr.w	r2, r2, r5
   182aa:	1880      	adds	r0, r0, r2
   182ac:	f141 0100 	adc.w	r1, r1, #0
   182b0:	fa03 f20e 	lsl.w	r2, r3, lr
   182b4:	1880      	adds	r0, r0, r2
   182b6:	fa43 f305 	asr.w	r3, r3, r5
   182ba:	4159      	adcs	r1, r3
   182bc:	e00e      	b.n	182dc <__adddf3+0xd0>
   182be:	f1a5 0520 	sub.w	r5, r5, #32
   182c2:	f10e 0e20 	add.w	lr, lr, #32
   182c6:	2a01      	cmp	r2, #1
   182c8:	fa03 fc0e 	lsl.w	ip, r3, lr
   182cc:	bf28      	it	cs
   182ce:	f04c 0c02 	orrcs.w	ip, ip, #2
   182d2:	fa43 f305 	asr.w	r3, r3, r5
   182d6:	18c0      	adds	r0, r0, r3
   182d8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
   182dc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   182e0:	d507      	bpl.n	182f2 <__adddf3+0xe6>
   182e2:	f04f 0e00 	mov.w	lr, #0
   182e6:	f1dc 0c00 	rsbs	ip, ip, #0
   182ea:	eb7e 0000 	sbcs.w	r0, lr, r0
   182ee:	eb6e 0101 	sbc.w	r1, lr, r1
   182f2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
   182f6:	d31b      	bcc.n	18330 <__adddf3+0x124>
   182f8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
   182fc:	d30c      	bcc.n	18318 <__adddf3+0x10c>
   182fe:	0849      	lsrs	r1, r1, #1
   18300:	ea5f 0030 	movs.w	r0, r0, rrx
   18304:	ea4f 0c3c 	mov.w	ip, ip, rrx
   18308:	f104 0401 	add.w	r4, r4, #1
   1830c:	ea4f 5244 	mov.w	r2, r4, lsl #21
   18310:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
   18314:	f080 809a 	bcs.w	1844c <__adddf3+0x240>
   18318:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   1831c:	bf08      	it	eq
   1831e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   18322:	f150 0000 	adcs.w	r0, r0, #0
   18326:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   1832a:	ea41 0105 	orr.w	r1, r1, r5
   1832e:	bd30      	pop	{r4, r5, pc}
   18330:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
   18334:	4140      	adcs	r0, r0
   18336:	eb41 0101 	adc.w	r1, r1, r1
   1833a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   1833e:	f1a4 0401 	sub.w	r4, r4, #1
   18342:	d1e9      	bne.n	18318 <__adddf3+0x10c>
   18344:	f091 0f00 	teq	r1, #0
   18348:	bf04      	itt	eq
   1834a:	4601      	moveq	r1, r0
   1834c:	2000      	moveq	r0, #0
   1834e:	fab1 f381 	clz	r3, r1
   18352:	bf08      	it	eq
   18354:	3320      	addeq	r3, #32
   18356:	f1a3 030b 	sub.w	r3, r3, #11
   1835a:	f1b3 0220 	subs.w	r2, r3, #32
   1835e:	da0c      	bge.n	1837a <__adddf3+0x16e>
   18360:	320c      	adds	r2, #12
   18362:	dd08      	ble.n	18376 <__adddf3+0x16a>
   18364:	f102 0c14 	add.w	ip, r2, #20
   18368:	f1c2 020c 	rsb	r2, r2, #12
   1836c:	fa01 f00c 	lsl.w	r0, r1, ip
   18370:	fa21 f102 	lsr.w	r1, r1, r2
   18374:	e00c      	b.n	18390 <__adddf3+0x184>
   18376:	f102 0214 	add.w	r2, r2, #20
   1837a:	bfd8      	it	le
   1837c:	f1c2 0c20 	rsble	ip, r2, #32
   18380:	fa01 f102 	lsl.w	r1, r1, r2
   18384:	fa20 fc0c 	lsr.w	ip, r0, ip
   18388:	bfdc      	itt	le
   1838a:	ea41 010c 	orrle.w	r1, r1, ip
   1838e:	4090      	lslle	r0, r2
   18390:	1ae4      	subs	r4, r4, r3
   18392:	bfa2      	ittt	ge
   18394:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
   18398:	4329      	orrge	r1, r5
   1839a:	bd30      	popge	{r4, r5, pc}
   1839c:	ea6f 0404 	mvn.w	r4, r4
   183a0:	3c1f      	subs	r4, #31
   183a2:	da1c      	bge.n	183de <__adddf3+0x1d2>
   183a4:	340c      	adds	r4, #12
   183a6:	dc0e      	bgt.n	183c6 <__adddf3+0x1ba>
   183a8:	f104 0414 	add.w	r4, r4, #20
   183ac:	f1c4 0220 	rsb	r2, r4, #32
   183b0:	fa20 f004 	lsr.w	r0, r0, r4
   183b4:	fa01 f302 	lsl.w	r3, r1, r2
   183b8:	ea40 0003 	orr.w	r0, r0, r3
   183bc:	fa21 f304 	lsr.w	r3, r1, r4
   183c0:	ea45 0103 	orr.w	r1, r5, r3
   183c4:	bd30      	pop	{r4, r5, pc}
   183c6:	f1c4 040c 	rsb	r4, r4, #12
   183ca:	f1c4 0220 	rsb	r2, r4, #32
   183ce:	fa20 f002 	lsr.w	r0, r0, r2
   183d2:	fa01 f304 	lsl.w	r3, r1, r4
   183d6:	ea40 0003 	orr.w	r0, r0, r3
   183da:	4629      	mov	r1, r5
   183dc:	bd30      	pop	{r4, r5, pc}
   183de:	fa21 f004 	lsr.w	r0, r1, r4
   183e2:	4629      	mov	r1, r5
   183e4:	bd30      	pop	{r4, r5, pc}
   183e6:	f094 0f00 	teq	r4, #0
   183ea:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
   183ee:	bf06      	itte	eq
   183f0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
   183f4:	3401      	addeq	r4, #1
   183f6:	3d01      	subne	r5, #1
   183f8:	e74e      	b.n	18298 <__adddf3+0x8c>
   183fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   183fe:	bf18      	it	ne
   18400:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   18404:	d029      	beq.n	1845a <__adddf3+0x24e>
   18406:	ea94 0f05 	teq	r4, r5
   1840a:	bf08      	it	eq
   1840c:	ea90 0f02 	teqeq	r0, r2
   18410:	d005      	beq.n	1841e <__adddf3+0x212>
   18412:	ea54 0c00 	orrs.w	ip, r4, r0
   18416:	bf04      	itt	eq
   18418:	4619      	moveq	r1, r3
   1841a:	4610      	moveq	r0, r2
   1841c:	bd30      	pop	{r4, r5, pc}
   1841e:	ea91 0f03 	teq	r1, r3
   18422:	bf1e      	ittt	ne
   18424:	2100      	movne	r1, #0
   18426:	2000      	movne	r0, #0
   18428:	bd30      	popne	{r4, r5, pc}
   1842a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
   1842e:	d105      	bne.n	1843c <__adddf3+0x230>
   18430:	0040      	lsls	r0, r0, #1
   18432:	4149      	adcs	r1, r1
   18434:	bf28      	it	cs
   18436:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
   1843a:	bd30      	pop	{r4, r5, pc}
   1843c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
   18440:	bf3c      	itt	cc
   18442:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
   18446:	bd30      	popcc	{r4, r5, pc}
   18448:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   1844c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
   18450:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   18454:	f04f 0000 	mov.w	r0, #0
   18458:	bd30      	pop	{r4, r5, pc}
   1845a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   1845e:	bf1a      	itte	ne
   18460:	4619      	movne	r1, r3
   18462:	4610      	movne	r0, r2
   18464:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
   18468:	bf1c      	itt	ne
   1846a:	460b      	movne	r3, r1
   1846c:	4602      	movne	r2, r0
   1846e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   18472:	bf06      	itte	eq
   18474:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
   18478:	ea91 0f03 	teqeq	r1, r3
   1847c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
   18480:	bd30      	pop	{r4, r5, pc}
   18482:	bf00      	nop

00018484 <__aeabi_ui2d>:
   18484:	f090 0f00 	teq	r0, #0
   18488:	bf04      	itt	eq
   1848a:	2100      	moveq	r1, #0
   1848c:	4770      	bxeq	lr
   1848e:	b530      	push	{r4, r5, lr}
   18490:	f44f 6480 	mov.w	r4, #1024	; 0x400
   18494:	f104 0432 	add.w	r4, r4, #50	; 0x32
   18498:	f04f 0500 	mov.w	r5, #0
   1849c:	f04f 0100 	mov.w	r1, #0
   184a0:	e750      	b.n	18344 <__adddf3+0x138>
   184a2:	bf00      	nop

000184a4 <__aeabi_i2d>:
   184a4:	f090 0f00 	teq	r0, #0
   184a8:	bf04      	itt	eq
   184aa:	2100      	moveq	r1, #0
   184ac:	4770      	bxeq	lr
   184ae:	b530      	push	{r4, r5, lr}
   184b0:	f44f 6480 	mov.w	r4, #1024	; 0x400
   184b4:	f104 0432 	add.w	r4, r4, #50	; 0x32
   184b8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
   184bc:	bf48      	it	mi
   184be:	4240      	negmi	r0, r0
   184c0:	f04f 0100 	mov.w	r1, #0
   184c4:	e73e      	b.n	18344 <__adddf3+0x138>
   184c6:	bf00      	nop

000184c8 <__aeabi_f2d>:
   184c8:	0042      	lsls	r2, r0, #1
   184ca:	ea4f 01e2 	mov.w	r1, r2, asr #3
   184ce:	ea4f 0131 	mov.w	r1, r1, rrx
   184d2:	ea4f 7002 	mov.w	r0, r2, lsl #28
   184d6:	bf1f      	itttt	ne
   184d8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
   184dc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   184e0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
   184e4:	4770      	bxne	lr
   184e6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
   184ea:	bf08      	it	eq
   184ec:	4770      	bxeq	lr
   184ee:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
   184f2:	bf04      	itt	eq
   184f4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
   184f8:	4770      	bxeq	lr
   184fa:	b530      	push	{r4, r5, lr}
   184fc:	f44f 7460 	mov.w	r4, #896	; 0x380
   18500:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   18504:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   18508:	e71c      	b.n	18344 <__adddf3+0x138>
   1850a:	bf00      	nop

0001850c <__aeabi_ul2d>:
   1850c:	ea50 0201 	orrs.w	r2, r0, r1
   18510:	bf08      	it	eq
   18512:	4770      	bxeq	lr
   18514:	b530      	push	{r4, r5, lr}
   18516:	f04f 0500 	mov.w	r5, #0
   1851a:	e00a      	b.n	18532 <__aeabi_l2d+0x16>

0001851c <__aeabi_l2d>:
   1851c:	ea50 0201 	orrs.w	r2, r0, r1
   18520:	bf08      	it	eq
   18522:	4770      	bxeq	lr
   18524:	b530      	push	{r4, r5, lr}
   18526:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
   1852a:	d502      	bpl.n	18532 <__aeabi_l2d+0x16>
   1852c:	4240      	negs	r0, r0
   1852e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   18532:	f44f 6480 	mov.w	r4, #1024	; 0x400
   18536:	f104 0432 	add.w	r4, r4, #50	; 0x32
   1853a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
   1853e:	f43f aed8 	beq.w	182f2 <__adddf3+0xe6>
   18542:	f04f 0203 	mov.w	r2, #3
   18546:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   1854a:	bf18      	it	ne
   1854c:	3203      	addne	r2, #3
   1854e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   18552:	bf18      	it	ne
   18554:	3203      	addne	r2, #3
   18556:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
   1855a:	f1c2 0320 	rsb	r3, r2, #32
   1855e:	fa00 fc03 	lsl.w	ip, r0, r3
   18562:	fa20 f002 	lsr.w	r0, r0, r2
   18566:	fa01 fe03 	lsl.w	lr, r1, r3
   1856a:	ea40 000e 	orr.w	r0, r0, lr
   1856e:	fa21 f102 	lsr.w	r1, r1, r2
   18572:	4414      	add	r4, r2
   18574:	e6bd      	b.n	182f2 <__adddf3+0xe6>
   18576:	bf00      	nop

00018578 <__aeabi_d2f>:
   18578:	ea4f 0241 	mov.w	r2, r1, lsl #1
   1857c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
   18580:	bf24      	itt	cs
   18582:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
   18586:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
   1858a:	d90d      	bls.n	185a8 <__aeabi_d2f+0x30>
   1858c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
   18590:	ea4f 02c0 	mov.w	r2, r0, lsl #3
   18594:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
   18598:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
   1859c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
   185a0:	bf08      	it	eq
   185a2:	f020 0001 	biceq.w	r0, r0, #1
   185a6:	4770      	bx	lr
   185a8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
   185ac:	d121      	bne.n	185f2 <__aeabi_d2f+0x7a>
   185ae:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
   185b2:	bfbc      	itt	lt
   185b4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
   185b8:	4770      	bxlt	lr
   185ba:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   185be:	ea4f 5252 	mov.w	r2, r2, lsr #21
   185c2:	f1c2 0218 	rsb	r2, r2, #24
   185c6:	f1c2 0c20 	rsb	ip, r2, #32
   185ca:	fa10 f30c 	lsls.w	r3, r0, ip
   185ce:	fa20 f002 	lsr.w	r0, r0, r2
   185d2:	bf18      	it	ne
   185d4:	f040 0001 	orrne.w	r0, r0, #1
   185d8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   185dc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
   185e0:	fa03 fc0c 	lsl.w	ip, r3, ip
   185e4:	ea40 000c 	orr.w	r0, r0, ip
   185e8:	fa23 f302 	lsr.w	r3, r3, r2
   185ec:	ea4f 0343 	mov.w	r3, r3, lsl #1
   185f0:	e7cc      	b.n	1858c <__aeabi_d2f+0x14>
   185f2:	ea7f 5362 	mvns.w	r3, r2, asr #21
   185f6:	d107      	bne.n	18608 <__aeabi_d2f+0x90>
   185f8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
   185fc:	bf1e      	ittt	ne
   185fe:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
   18602:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
   18606:	4770      	bxne	lr
   18608:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
   1860c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
   18610:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   18614:	4770      	bx	lr
   18616:	bf00      	nop

00018618 <nema_init_triple_fb>:
float start_time;
float end_time;

uintptr_t
nema_init_triple_fb(int layer, uintptr_t fb0_phys, uintptr_t fb1_phys, uintptr_t fb2_phys)
{
   18618:	b084      	sub	sp, #16
   1861a:	9003      	str	r0, [sp, #12]
   1861c:	9102      	str	r1, [sp, #8]
   1861e:	9201      	str	r2, [sp, #4]
   18620:	9300      	str	r3, [sp, #0]
    //actually doing always 2 framebuffers
    //fb2_phys is ignored

    triple_fbs[layer][FB_GPU]  = fb0_phys;
   18622:	490f      	ldr	r1, [pc, #60]	; (18660 <nema_init_triple_fb+0x48>)
   18624:	9a03      	ldr	r2, [sp, #12]
   18626:	4613      	mov	r3, r2
   18628:	005b      	lsls	r3, r3, #1
   1862a:	4413      	add	r3, r2
   1862c:	009b      	lsls	r3, r3, #2
   1862e:	440b      	add	r3, r1
   18630:	9a02      	ldr	r2, [sp, #8]
   18632:	601a      	str	r2, [r3, #0]
    triple_fbs[layer][FB_DC]   = fb1_phys;
   18634:	490a      	ldr	r1, [pc, #40]	; (18660 <nema_init_triple_fb+0x48>)
   18636:	9a03      	ldr	r2, [sp, #12]
   18638:	4613      	mov	r3, r2
   1863a:	005b      	lsls	r3, r3, #1
   1863c:	4413      	add	r3, r2
   1863e:	009b      	lsls	r3, r3, #2
   18640:	440b      	add	r3, r1
   18642:	3304      	adds	r3, #4
   18644:	9a01      	ldr	r2, [sp, #4]
   18646:	601a      	str	r2, [r3, #0]

    return triple_fbs[layer][FB_GPU];
   18648:	4905      	ldr	r1, [pc, #20]	; (18660 <nema_init_triple_fb+0x48>)
   1864a:	9a03      	ldr	r2, [sp, #12]
   1864c:	4613      	mov	r3, r2
   1864e:	005b      	lsls	r3, r3, #1
   18650:	4413      	add	r3, r2
   18652:	009b      	lsls	r3, r3, #2
   18654:	440b      	add	r3, r1
   18656:	681b      	ldr	r3, [r3, #0]
}
   18658:	4618      	mov	r0, r3
   1865a:	b004      	add	sp, #16
   1865c:	4770      	bx	lr
   1865e:	bf00      	nop
   18660:	1002ff50 	.word	0x1002ff50

00018664 <nema_swap_layer>:

uintptr_t
nema_swap_layer(int layer)
{
   18664:	b500      	push	{lr}
   18666:	b085      	sub	sp, #20
   18668:	9001      	str	r0, [sp, #4]
    if (layer < 0)
   1866a:	9b01      	ldr	r3, [sp, #4]
   1866c:	2b00      	cmp	r3, #0
   1866e:	da01      	bge.n	18674 <nema_swap_layer+0x10>
    {
        layer = 0;
   18670:	2300      	movs	r3, #0
   18672:	9301      	str	r3, [sp, #4]
    }

    {
        uintptr_t tmp = triple_fbs[layer][FB_DC];
   18674:	491e      	ldr	r1, [pc, #120]	; (186f0 <nema_swap_layer+0x8c>)
   18676:	9a01      	ldr	r2, [sp, #4]
   18678:	4613      	mov	r3, r2
   1867a:	005b      	lsls	r3, r3, #1
   1867c:	4413      	add	r3, r2
   1867e:	009b      	lsls	r3, r3, #2
   18680:	440b      	add	r3, r1
   18682:	3304      	adds	r3, #4
   18684:	681b      	ldr	r3, [r3, #0]
   18686:	9303      	str	r3, [sp, #12]
        triple_fbs[layer][FB_DC] = triple_fbs[layer][FB_GPU];
   18688:	4919      	ldr	r1, [pc, #100]	; (186f0 <nema_swap_layer+0x8c>)
   1868a:	9a01      	ldr	r2, [sp, #4]
   1868c:	4613      	mov	r3, r2
   1868e:	005b      	lsls	r3, r3, #1
   18690:	4413      	add	r3, r2
   18692:	009b      	lsls	r3, r3, #2
   18694:	440b      	add	r3, r1
   18696:	6819      	ldr	r1, [r3, #0]
   18698:	4815      	ldr	r0, [pc, #84]	; (186f0 <nema_swap_layer+0x8c>)
   1869a:	9a01      	ldr	r2, [sp, #4]
   1869c:	4613      	mov	r3, r2
   1869e:	005b      	lsls	r3, r3, #1
   186a0:	4413      	add	r3, r2
   186a2:	009b      	lsls	r3, r3, #2
   186a4:	4403      	add	r3, r0
   186a6:	3304      	adds	r3, #4
   186a8:	6019      	str	r1, [r3, #0]
        triple_fbs[layer][FB_GPU]  = tmp;
   186aa:	4911      	ldr	r1, [pc, #68]	; (186f0 <nema_swap_layer+0x8c>)
   186ac:	9a01      	ldr	r2, [sp, #4]
   186ae:	4613      	mov	r3, r2
   186b0:	005b      	lsls	r3, r3, #1
   186b2:	4413      	add	r3, r2
   186b4:	009b      	lsls	r3, r3, #2
   186b6:	440b      	add	r3, r1
   186b8:	9a03      	ldr	r2, [sp, #12]
   186ba:	601a      	str	r2, [r3, #0]

        nemadc_set_layer_addr(layer, triple_fbs[layer][FB_DC]);
   186bc:	490c      	ldr	r1, [pc, #48]	; (186f0 <nema_swap_layer+0x8c>)
   186be:	9a01      	ldr	r2, [sp, #4]
   186c0:	4613      	mov	r3, r2
   186c2:	005b      	lsls	r3, r3, #1
   186c4:	4413      	add	r3, r2
   186c6:	009b      	lsls	r3, r3, #2
   186c8:	440b      	add	r3, r1
   186ca:	3304      	adds	r3, #4
   186cc:	681b      	ldr	r3, [r3, #0]
   186ce:	4619      	mov	r1, r3
   186d0:	9801      	ldr	r0, [sp, #4]
   186d2:	f007 f90b 	bl	1f8ec <nemadc_set_layer_addr>
    }
    return triple_fbs[layer][FB_GPU];
   186d6:	4906      	ldr	r1, [pc, #24]	; (186f0 <nema_swap_layer+0x8c>)
   186d8:	9a01      	ldr	r2, [sp, #4]
   186da:	4613      	mov	r3, r2
   186dc:	005b      	lsls	r3, r3, #1
   186de:	4413      	add	r3, r2
   186e0:	009b      	lsls	r3, r3, #2
   186e2:	440b      	add	r3, r1
   186e4:	681b      	ldr	r3, [r3, #0]
}
   186e6:	4618      	mov	r0, r3
   186e8:	b005      	add	sp, #20
   186ea:	f85d fb04 	ldr.w	pc, [sp], #4
   186ee:	bf00      	nop
   186f0:	1002ff50 	.word	0x1002ff50

000186f4 <swap_fb>:

static void
swap_fb(void)
{
    cur_fb = (cur_fb + 1) % FRAME_BUFFERS;
   186f4:	4b05      	ldr	r3, [pc, #20]	; (1870c <swap_fb+0x18>)
   186f6:	681b      	ldr	r3, [r3, #0]
   186f8:	3301      	adds	r3, #1
   186fa:	2b00      	cmp	r3, #0
   186fc:	f003 0301 	and.w	r3, r3, #1
   18700:	bfb8      	it	lt
   18702:	425b      	neglt	r3, r3
   18704:	4a01      	ldr	r2, [pc, #4]	; (1870c <swap_fb+0x18>)
   18706:	6013      	str	r3, [r2, #0]
}
   18708:	bf00      	nop
   1870a:	4770      	bx	lr
   1870c:	10002b00 	.word	0x10002b00

00018710 <flush_screen>:

void flush_screen(void)
{
   18710:	b508      	push	{r3, lr}
    if (g_sDispCfg[g_eDispType].eInterface == IF_DSI)
   18712:	4b0a      	ldr	r3, [pc, #40]	; (1873c <flush_screen+0x2c>)
   18714:	781b      	ldrb	r3, [r3, #0]
   18716:	4619      	mov	r1, r3
   18718:	4a09      	ldr	r2, [pc, #36]	; (18740 <flush_screen+0x30>)
   1871a:	460b      	mov	r3, r1
   1871c:	005b      	lsls	r3, r3, #1
   1871e:	440b      	add	r3, r1
   18720:	009b      	lsls	r3, r3, #2
   18722:	4413      	add	r3, r2
   18724:	330a      	adds	r3, #10
   18726:	781b      	ldrb	r3, [r3, #0]
   18728:	2b03      	cmp	r3, #3
   1872a:	d103      	bne.n	18734 <flush_screen+0x24>
    {
        dsi_send_frame_single(NEMADC_OUTP_OFF);
   1872c:	2008      	movs	r0, #8
   1872e:	f001 fe03 	bl	1a338 <dsi_send_frame_single>
    else
    {
        nemadc_send_frame_single();
    }

}
   18732:	e001      	b.n	18738 <flush_screen+0x28>
        nemadc_send_frame_single();
   18734:	f002 f890 	bl	1a858 <nemadc_send_frame_single>
}
   18738:	bf00      	nop
   1873a:	bd08      	pop	{r3, pc}
   1873c:	1002fe70 	.word	0x1002fe70
   18740:	1002fe74 	.word	0x1002fe74

00018744 <load_objects>:

static void
load_objects(void)
{
   18744:	b510      	push	{r4, lr}
   18746:	b086      	sub	sp, #24
    for (int i = 0; i < FRAME_BUFFERS; ++i)
   18748:	2300      	movs	r3, #0
   1874a:	9305      	str	r3, [sp, #20]
   1874c:	e0a5      	b.n	1889a <load_objects+0x156>
    {
        fb[i].w = RESX;
   1874e:	4a56      	ldr	r2, [pc, #344]	; (188a8 <load_objects+0x164>)
   18750:	9b05      	ldr	r3, [sp, #20]
   18752:	015b      	lsls	r3, r3, #5
   18754:	4413      	add	r3, r2
   18756:	3310      	adds	r3, #16
   18758:	f44f 72c3 	mov.w	r2, #390	; 0x186
   1875c:	801a      	strh	r2, [r3, #0]
        fb[i].h = RESY;
   1875e:	4a52      	ldr	r2, [pc, #328]	; (188a8 <load_objects+0x164>)
   18760:	9b05      	ldr	r3, [sp, #20]
   18762:	015b      	lsls	r3, r3, #5
   18764:	4413      	add	r3, r2
   18766:	3312      	adds	r3, #18
   18768:	f44f 72c3 	mov.w	r2, #390	; 0x186
   1876c:	801a      	strh	r2, [r3, #0]
        fb[i].format = NEMA_RGB565;
   1876e:	4a4e      	ldr	r2, [pc, #312]	; (188a8 <load_objects+0x164>)
   18770:	9b05      	ldr	r3, [sp, #20]
   18772:	015b      	lsls	r3, r3, #5
   18774:	4413      	add	r3, r2
   18776:	331c      	adds	r3, #28
   18778:	2204      	movs	r2, #4
   1877a:	701a      	strb	r2, [r3, #0]
        fb[i].stride = RESX * 2;
   1877c:	4a4a      	ldr	r2, [pc, #296]	; (188a8 <load_objects+0x164>)
   1877e:	9b05      	ldr	r3, [sp, #20]
   18780:	015b      	lsls	r3, r3, #5
   18782:	4413      	add	r3, r2
   18784:	3314      	adds	r3, #20
   18786:	f44f 7243 	mov.w	r2, #780	; 0x30c
   1878a:	601a      	str	r2, [r3, #0]
        fb[i].bo = nema_buffer_create(fb[i].stride*fb[i].h);
   1878c:	4a46      	ldr	r2, [pc, #280]	; (188a8 <load_objects+0x164>)
   1878e:	9b05      	ldr	r3, [sp, #20]
   18790:	015b      	lsls	r3, r3, #5
   18792:	4413      	add	r3, r2
   18794:	3314      	adds	r3, #20
   18796:	681b      	ldr	r3, [r3, #0]
   18798:	4943      	ldr	r1, [pc, #268]	; (188a8 <load_objects+0x164>)
   1879a:	9a05      	ldr	r2, [sp, #20]
   1879c:	0152      	lsls	r2, r2, #5
   1879e:	440a      	add	r2, r1
   187a0:	3212      	adds	r2, #18
   187a2:	8812      	ldrh	r2, [r2, #0]
   187a4:	fb02 f103 	mul.w	r1, r2, r3
   187a8:	4a3f      	ldr	r2, [pc, #252]	; (188a8 <load_objects+0x164>)
   187aa:	9b05      	ldr	r3, [sp, #20]
   187ac:	015b      	lsls	r3, r3, #5
   187ae:	18d4      	adds	r4, r2, r3
   187b0:	466b      	mov	r3, sp
   187b2:	4618      	mov	r0, r3
   187b4:	f000 ff54 	bl	19660 <nema_buffer_create>
   187b8:	466b      	mov	r3, sp
   187ba:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
   187bc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        (void)nema_buffer_map(&fb[i].bo);
   187c0:	9b05      	ldr	r3, [sp, #20]
   187c2:	015b      	lsls	r3, r3, #5
   187c4:	4a38      	ldr	r2, [pc, #224]	; (188a8 <load_objects+0x164>)
   187c6:	4413      	add	r3, r2
   187c8:	4618      	mov	r0, r3
   187ca:	f000 ff76 	bl	196ba <nema_buffer_map>

        layer[i].sizex = layer[i].resx = fb[i].w;
   187ce:	4a36      	ldr	r2, [pc, #216]	; (188a8 <load_objects+0x164>)
   187d0:	9b05      	ldr	r3, [sp, #20]
   187d2:	015b      	lsls	r3, r3, #5
   187d4:	4413      	add	r3, r2
   187d6:	3310      	adds	r3, #16
   187d8:	881b      	ldrh	r3, [r3, #0]
   187da:	4619      	mov	r1, r3
   187dc:	4a33      	ldr	r2, [pc, #204]	; (188ac <load_objects+0x168>)
   187de:	9b05      	ldr	r3, [sp, #20]
   187e0:	019b      	lsls	r3, r3, #6
   187e2:	4413      	add	r3, r2
   187e4:	3308      	adds	r3, #8
   187e6:	6019      	str	r1, [r3, #0]
   187e8:	4a30      	ldr	r2, [pc, #192]	; (188ac <load_objects+0x168>)
   187ea:	9b05      	ldr	r3, [sp, #20]
   187ec:	019b      	lsls	r3, r3, #6
   187ee:	4413      	add	r3, r2
   187f0:	3308      	adds	r3, #8
   187f2:	681a      	ldr	r2, [r3, #0]
   187f4:	492d      	ldr	r1, [pc, #180]	; (188ac <load_objects+0x168>)
   187f6:	9b05      	ldr	r3, [sp, #20]
   187f8:	019b      	lsls	r3, r3, #6
   187fa:	440b      	add	r3, r1
   187fc:	331c      	adds	r3, #28
   187fe:	601a      	str	r2, [r3, #0]
        layer[i].sizey = layer[i].resy = fb[i].h;
   18800:	4a29      	ldr	r2, [pc, #164]	; (188a8 <load_objects+0x164>)
   18802:	9b05      	ldr	r3, [sp, #20]
   18804:	015b      	lsls	r3, r3, #5
   18806:	4413      	add	r3, r2
   18808:	3312      	adds	r3, #18
   1880a:	881b      	ldrh	r3, [r3, #0]
   1880c:	4619      	mov	r1, r3
   1880e:	4a27      	ldr	r2, [pc, #156]	; (188ac <load_objects+0x168>)
   18810:	9b05      	ldr	r3, [sp, #20]
   18812:	019b      	lsls	r3, r3, #6
   18814:	4413      	add	r3, r2
   18816:	330c      	adds	r3, #12
   18818:	6019      	str	r1, [r3, #0]
   1881a:	4a24      	ldr	r2, [pc, #144]	; (188ac <load_objects+0x168>)
   1881c:	9b05      	ldr	r3, [sp, #20]
   1881e:	019b      	lsls	r3, r3, #6
   18820:	4413      	add	r3, r2
   18822:	330c      	adds	r3, #12
   18824:	681a      	ldr	r2, [r3, #0]
   18826:	4921      	ldr	r1, [pc, #132]	; (188ac <load_objects+0x168>)
   18828:	9b05      	ldr	r3, [sp, #20]
   1882a:	019b      	lsls	r3, r3, #6
   1882c:	440b      	add	r3, r1
   1882e:	3320      	adds	r3, #32
   18830:	601a      	str	r2, [r3, #0]
        layer[i].stride = fb[i].stride;
   18832:	4a1d      	ldr	r2, [pc, #116]	; (188a8 <load_objects+0x164>)
   18834:	9b05      	ldr	r3, [sp, #20]
   18836:	015b      	lsls	r3, r3, #5
   18838:	4413      	add	r3, r2
   1883a:	3314      	adds	r3, #20
   1883c:	681a      	ldr	r2, [r3, #0]
   1883e:	491b      	ldr	r1, [pc, #108]	; (188ac <load_objects+0x168>)
   18840:	9b05      	ldr	r3, [sp, #20]
   18842:	019b      	lsls	r3, r3, #6
   18844:	440b      	add	r3, r1
   18846:	3310      	adds	r3, #16
   18848:	601a      	str	r2, [r3, #0]
        layer[i].format = NEMADC_RGB565;
   1884a:	4a18      	ldr	r2, [pc, #96]	; (188ac <load_objects+0x168>)
   1884c:	9b05      	ldr	r3, [sp, #20]
   1884e:	019b      	lsls	r3, r3, #6
   18850:	4413      	add	r3, r2
   18852:	3328      	adds	r3, #40	; 0x28
   18854:	2205      	movs	r2, #5
   18856:	601a      	str	r2, [r3, #0]
        layer[i].blendmode = NEMADC_BL_SRC;
   18858:	4a14      	ldr	r2, [pc, #80]	; (188ac <load_objects+0x168>)
   1885a:	9b05      	ldr	r3, [sp, #20]
   1885c:	019b      	lsls	r3, r3, #6
   1885e:	4413      	add	r3, r2
   18860:	3325      	adds	r3, #37	; 0x25
   18862:	2201      	movs	r2, #1
   18864:	701a      	strb	r2, [r3, #0]
        layer[i].baseaddr_phys = fb[i].bo.base_phys;
   18866:	4a10      	ldr	r2, [pc, #64]	; (188a8 <load_objects+0x164>)
   18868:	9b05      	ldr	r3, [sp, #20]
   1886a:	015b      	lsls	r3, r3, #5
   1886c:	4413      	add	r3, r2
   1886e:	330c      	adds	r3, #12
   18870:	681a      	ldr	r2, [r3, #0]
   18872:	490e      	ldr	r1, [pc, #56]	; (188ac <load_objects+0x168>)
   18874:	9b05      	ldr	r3, [sp, #20]
   18876:	019b      	lsls	r3, r3, #6
   18878:	440b      	add	r3, r1
   1887a:	3304      	adds	r3, #4
   1887c:	601a      	str	r2, [r3, #0]
        layer[i].baseaddr_virt = fb[i].bo.base_virt;
   1887e:	4a0a      	ldr	r2, [pc, #40]	; (188a8 <load_objects+0x164>)
   18880:	9b05      	ldr	r3, [sp, #20]
   18882:	015b      	lsls	r3, r3, #5
   18884:	4413      	add	r3, r2
   18886:	3308      	adds	r3, #8
   18888:	681a      	ldr	r2, [r3, #0]
   1888a:	4908      	ldr	r1, [pc, #32]	; (188ac <load_objects+0x168>)
   1888c:	9b05      	ldr	r3, [sp, #20]
   1888e:	019b      	lsls	r3, r3, #6
   18890:	440b      	add	r3, r1
   18892:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < FRAME_BUFFERS; ++i)
   18894:	9b05      	ldr	r3, [sp, #20]
   18896:	3301      	adds	r3, #1
   18898:	9305      	str	r3, [sp, #20]
   1889a:	9b05      	ldr	r3, [sp, #20]
   1889c:	2b01      	cmp	r3, #1
   1889e:	f77f af56 	ble.w	1874e <load_objects+0xa>

        // printf("FB: V:%p P:0x%08x\n", (void *)fb[i].bo.base_virt, fb[i].bo.base_phys);
    }
}
   188a2:	bf00      	nop
   188a4:	b006      	add	sp, #24
   188a6:	bd10      	pop	{r4, pc}
   188a8:	10030b08 	.word	0x10030b08
   188ac:	1002ff5c 	.word	0x1002ff5c

000188b0 <watchface>:

uintptr_t cur_fb_base_phys;

#define DC_LAYER_TO_USE 0
int watchface()
{
   188b0:	b530      	push	{r4, r5, lr}
   188b2:	b099      	sub	sp, #100	; 0x64
    int ret;
    uint32_t ui32MipiCfg = MIPICFG_8RGB888_OPT0; // default config
   188b4:	2307      	movs	r3, #7
   188b6:	9317      	str	r3, [sp, #92]	; 0x5c
    //Initialize NemaGFX
    ret = nema_init();
   188b8:	f005 fc04 	bl	1e0c4 <nema_init>
   188bc:	9015      	str	r0, [sp, #84]	; 0x54
    if (ret != 0)
   188be:	9b15      	ldr	r3, [sp, #84]	; 0x54
   188c0:	2b00      	cmp	r3, #0
   188c2:	d001      	beq.n	188c8 <watchface+0x18>
    {
        return ret;
   188c4:	9b15      	ldr	r3, [sp, #84]	; 0x54
   188c6:	e182      	b.n	18bce <watchface+0x31e>
    }
    //Initialize Nema|dc
    ret = nemadc_init();
   188c8:	f006 fb02 	bl	1eed0 <nemadc_init>
   188cc:	9015      	str	r0, [sp, #84]	; 0x54
    if (ret != 0)
   188ce:	9b15      	ldr	r3, [sp, #84]	; 0x54
   188d0:	2b00      	cmp	r3, #0
   188d2:	d001      	beq.n	188d8 <watchface+0x28>
    {
        return ret;
   188d4:	9b15      	ldr	r3, [sp, #84]	; 0x54
   188d6:	e17a      	b.n	18bce <watchface+0x31e>
    }

    if ((g_sDispCfg[g_eDispType].eInterface == IF_DSI) || (g_sDispCfg[g_eDispType].bUseDPHYPLL == true))
   188d8:	4bbe      	ldr	r3, [pc, #760]	; (18bd4 <watchface+0x324>)
   188da:	781b      	ldrb	r3, [r3, #0]
   188dc:	4619      	mov	r1, r3
   188de:	4abe      	ldr	r2, [pc, #760]	; (18bd8 <watchface+0x328>)
   188e0:	460b      	mov	r3, r1
   188e2:	005b      	lsls	r3, r3, #1
   188e4:	440b      	add	r3, r1
   188e6:	009b      	lsls	r3, r3, #2
   188e8:	4413      	add	r3, r2
   188ea:	330a      	adds	r3, #10
   188ec:	781b      	ldrb	r3, [r3, #0]
   188ee:	2b03      	cmp	r3, #3
   188f0:	d00c      	beq.n	1890c <watchface+0x5c>
   188f2:	4bb8      	ldr	r3, [pc, #736]	; (18bd4 <watchface+0x324>)
   188f4:	781b      	ldrb	r3, [r3, #0]
   188f6:	4619      	mov	r1, r3
   188f8:	4ab7      	ldr	r2, [pc, #732]	; (18bd8 <watchface+0x328>)
   188fa:	460b      	mov	r3, r1
   188fc:	005b      	lsls	r3, r3, #1
   188fe:	440b      	add	r3, r1
   18900:	009b      	lsls	r3, r3, #2
   18902:	4413      	add	r3, r2
   18904:	3309      	adds	r3, #9
   18906:	781b      	ldrb	r3, [r3, #0]
   18908:	2b00      	cmp	r3, #0
   1890a:	d03e      	beq.n	1898a <watchface+0xda>
    {
        uint8_t ui8LanesNum = g_sDsiCfg.ui8NumLanes;
   1890c:	4bb3      	ldr	r3, [pc, #716]	; (18bdc <watchface+0x32c>)
   1890e:	789b      	ldrb	r3, [r3, #2]
   18910:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
        uint8_t ui8DbiWidth = g_sDsiCfg.eDbiWidth;
   18914:	4bb1      	ldr	r3, [pc, #708]	; (18bdc <watchface+0x32c>)
   18916:	785b      	ldrb	r3, [r3, #1]
   18918:	f88d 3052 	strb.w	r3, [sp, #82]	; 0x52
        uint32_t ui32FreqTrim = g_sDsiCfg.eDsiFreq;
   1891c:	4baf      	ldr	r3, [pc, #700]	; (18bdc <watchface+0x32c>)
   1891e:	781b      	ldrb	r3, [r3, #0]
   18920:	9313      	str	r3, [sp, #76]	; 0x4c
        pixel_format_t eFormat = FMT_RGB888;
   18922:	2301      	movs	r3, #1
   18924:	f88d 304b 	strb.w	r3, [sp, #75]	; 0x4b
        if ( am_hal_dsi_para_config(ui8LanesNum, ui8DbiWidth, ui32FreqTrim) != 0 )
   18928:	f89d 1052 	ldrb.w	r1, [sp, #82]	; 0x52
   1892c:	f89d 3053 	ldrb.w	r3, [sp, #83]	; 0x53
   18930:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   18932:	4618      	mov	r0, r3
   18934:	f003 f9c4 	bl	1bcc0 <am_hal_dsi_para_config>
   18938:	4603      	mov	r3, r0
   1893a:	2b00      	cmp	r3, #0
   1893c:	d002      	beq.n	18944 <watchface+0x94>
        {
            return -3;
   1893e:	f06f 0302 	mvn.w	r3, #2
   18942:	e144      	b.n	18bce <watchface+0x31e>
        }
        switch ( eFormat )
   18944:	f89d 304b 	ldrb.w	r3, [sp, #75]	; 0x4b
   18948:	2b00      	cmp	r3, #0
   1894a:	d00e      	beq.n	1896a <watchface+0xba>
   1894c:	2b01      	cmp	r3, #1
   1894e:	d119      	bne.n	18984 <watchface+0xd4>
        {
            case FMT_RGB888:
                if ( ui8DbiWidth == 16 )
   18950:	f89d 3052 	ldrb.w	r3, [sp, #82]	; 0x52
   18954:	2b10      	cmp	r3, #16
   18956:	d101      	bne.n	1895c <watchface+0xac>
                {
                    ui32MipiCfg = MIPICFG_16RGB888_OPT0;
   18958:	2387      	movs	r3, #135	; 0x87
   1895a:	9317      	str	r3, [sp, #92]	; 0x5c
                }
                if ( ui8DbiWidth ==  8 )
   1895c:	f89d 3052 	ldrb.w	r3, [sp, #82]	; 0x52
   18960:	2b08      	cmp	r3, #8
   18962:	d114      	bne.n	1898e <watchface+0xde>
                {
                    ui32MipiCfg = MIPICFG_8RGB888_OPT0;
   18964:	2307      	movs	r3, #7
   18966:	9317      	str	r3, [sp, #92]	; 0x5c
                }
                break;
   18968:	e011      	b.n	1898e <watchface+0xde>

            case FMT_RGB565:
                if ( ui8DbiWidth == 16 )
   1896a:	f89d 3052 	ldrb.w	r3, [sp, #82]	; 0x52
   1896e:	2b10      	cmp	r3, #16
   18970:	d101      	bne.n	18976 <watchface+0xc6>
                {
                    ui32MipiCfg = MIPICFG_16RGB565_OPT0;
   18972:	2385      	movs	r3, #133	; 0x85
   18974:	9317      	str	r3, [sp, #92]	; 0x5c
                }
                if ( ui8DbiWidth ==  8 )
   18976:	f89d 3052 	ldrb.w	r3, [sp, #82]	; 0x52
   1897a:	2b08      	cmp	r3, #8
   1897c:	d109      	bne.n	18992 <watchface+0xe2>
                {
                    ui32MipiCfg = MIPICFG_8RGB565_OPT0;
   1897e:	2305      	movs	r3, #5
   18980:	9317      	str	r3, [sp, #92]	; 0x5c
                }
                break;
   18982:	e006      	b.n	18992 <watchface+0xe2>

            default:
                //
                // invalid color component index
                //
                return -3;
   18984:	f06f 0302 	mvn.w	r3, #2
   18988:	e121      	b.n	18bce <watchface+0x31e>
        }
    }
   1898a:	bf00      	nop
   1898c:	e002      	b.n	18994 <watchface+0xe4>
                break;
   1898e:	bf00      	nop
   18990:	e000      	b.n	18994 <watchface+0xe4>
                break;
   18992:	bf00      	nop

    uint16_t panel_resx = g_sDispCfg[g_eDispType].ui32PanelResX; //panel's max resolution
   18994:	4b8f      	ldr	r3, [pc, #572]	; (18bd4 <watchface+0x324>)
   18996:	781b      	ldrb	r3, [r3, #0]
   18998:	4619      	mov	r1, r3
   1899a:	4a8f      	ldr	r2, [pc, #572]	; (18bd8 <watchface+0x328>)
   1899c:	460b      	mov	r3, r1
   1899e:	005b      	lsls	r3, r3, #1
   189a0:	440b      	add	r3, r1
   189a2:	009b      	lsls	r3, r3, #2
   189a4:	4413      	add	r3, r2
   189a6:	681b      	ldr	r3, [r3, #0]
   189a8:	f8ad 3048 	strh.w	r3, [sp, #72]	; 0x48
    uint16_t panel_resy = g_sDispCfg[g_eDispType].ui32PanelResY; //panel's max resolution
   189ac:	4b89      	ldr	r3, [pc, #548]	; (18bd4 <watchface+0x324>)
   189ae:	781b      	ldrb	r3, [r3, #0]
   189b0:	4619      	mov	r1, r3
   189b2:	4a89      	ldr	r2, [pc, #548]	; (18bd8 <watchface+0x328>)
   189b4:	460b      	mov	r3, r1
   189b6:	005b      	lsls	r3, r3, #1
   189b8:	440b      	add	r3, r1
   189ba:	009b      	lsls	r3, r3, #2
   189bc:	4413      	add	r3, r2
   189be:	3304      	adds	r3, #4
   189c0:	681b      	ldr	r3, [r3, #0]
   189c2:	f8ad 3046 	strh.w	r3, [sp, #70]	; 0x46

    uint16_t minx, miny;

    //Set the display region to center
    if ( RESX > panel_resx )
   189c6:	f8bd 3048 	ldrh.w	r3, [sp, #72]	; 0x48
   189ca:	f5b3 7fc3 	cmp.w	r3, #390	; 0x186
   189ce:	d203      	bcs.n	189d8 <watchface+0x128>
    {
        minx = 0; // set the minimum value to 0
   189d0:	2300      	movs	r3, #0
   189d2:	f8ad 305a 	strh.w	r3, [sp, #90]	; 0x5a
   189d6:	e00d      	b.n	189f4 <watchface+0x144>
    }
    else
    {
        minx = (panel_resx - RESX) >> 1;
   189d8:	f8bd 3048 	ldrh.w	r3, [sp, #72]	; 0x48
   189dc:	f5a3 73c3 	sub.w	r3, r3, #390	; 0x186
   189e0:	105b      	asrs	r3, r3, #1
   189e2:	f8ad 305a 	strh.w	r3, [sp, #90]	; 0x5a
        minx = (minx >> 1) << 1;
   189e6:	f8bd 305a 	ldrh.w	r3, [sp, #90]	; 0x5a
   189ea:	085b      	lsrs	r3, r3, #1
   189ec:	b29b      	uxth	r3, r3
   189ee:	005b      	lsls	r3, r3, #1
   189f0:	f8ad 305a 	strh.w	r3, [sp, #90]	; 0x5a
    }

    if ( RESY > panel_resy )
   189f4:	f8bd 3046 	ldrh.w	r3, [sp, #70]	; 0x46
   189f8:	f5b3 7fc3 	cmp.w	r3, #390	; 0x186
   189fc:	d203      	bcs.n	18a06 <watchface+0x156>
    {
        miny = 0; // set the minimum value to 0
   189fe:	2300      	movs	r3, #0
   18a00:	f8ad 3058 	strh.w	r3, [sp, #88]	; 0x58
   18a04:	e00d      	b.n	18a22 <watchface+0x172>
    }
    else
    {
        miny = (panel_resy - RESY) >> 1;
   18a06:	f8bd 3046 	ldrh.w	r3, [sp, #70]	; 0x46
   18a0a:	f5a3 73c3 	sub.w	r3, r3, #390	; 0x186
   18a0e:	105b      	asrs	r3, r3, #1
   18a10:	f8ad 3058 	strh.w	r3, [sp, #88]	; 0x58
        miny = (miny >> 1) << 1;
   18a14:	f8bd 3058 	ldrh.w	r3, [sp, #88]	; 0x58
   18a18:	085b      	lsrs	r3, r3, #1
   18a1a:	b29b      	uxth	r3, r3
   18a1c:	005b      	lsls	r3, r3, #1
   18a1e:	f8ad 3058 	strh.w	r3, [sp, #88]	; 0x58
    }

    //Initialize the display
    switch (g_sDispCfg[g_eDispType].eInterface)
   18a22:	4b6c      	ldr	r3, [pc, #432]	; (18bd4 <watchface+0x324>)
   18a24:	781b      	ldrb	r3, [r3, #0]
   18a26:	4619      	mov	r1, r3
   18a28:	4a6b      	ldr	r2, [pc, #428]	; (18bd8 <watchface+0x328>)
   18a2a:	460b      	mov	r3, r1
   18a2c:	005b      	lsls	r3, r3, #1
   18a2e:	440b      	add	r3, r1
   18a30:	009b      	lsls	r3, r3, #2
   18a32:	4413      	add	r3, r2
   18a34:	330a      	adds	r3, #10
   18a36:	781b      	ldrb	r3, [r3, #0]
   18a38:	2b03      	cmp	r3, #3
   18a3a:	d849      	bhi.n	18ad0 <watchface+0x220>
   18a3c:	a201      	add	r2, pc, #4	; (adr r2, 18a44 <watchface+0x194>)
   18a3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   18a42:	bf00      	nop
   18a44:	00018a55 	.word	0x00018a55
   18a48:	00018a75 	.word	0x00018a75
   18a4c:	00018a95 	.word	0x00018a95
   18a50:	00018ab5 	.word	0x00018ab5
    {
        case IF_SPI4:
            am_devices_nemadc_rm67162_init(MIPICFG_SPI4, MIPICFG_1RGB565_OPT0, RESX, RESY, minx, miny);
   18a54:	f8bd 3058 	ldrh.w	r3, [sp, #88]	; 0x58
   18a58:	9301      	str	r3, [sp, #4]
   18a5a:	f8bd 305a 	ldrh.w	r3, [sp, #90]	; 0x5a
   18a5e:	9300      	str	r3, [sp, #0]
   18a60:	f44f 73c3 	mov.w	r3, #390	; 0x186
   18a64:	f44f 72c3 	mov.w	r2, #390	; 0x186
   18a68:	21c5      	movs	r1, #197	; 0xc5
   18a6a:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
   18a6e:	f001 fdc1 	bl	1a5f4 <am_devices_nemadc_rm67162_init>
            break;
   18a72:	e02d      	b.n	18ad0 <watchface+0x220>
        case IF_DSPI:
            am_devices_nemadc_rm67162_init(MIPICFG_DSPI | MIPICFG_SPI4, MIPICFG_2RGB888_OPT0, RESX, RESY, minx, miny);
   18a74:	f8bd 3058 	ldrh.w	r3, [sp, #88]	; 0x58
   18a78:	9301      	str	r3, [sp, #4]
   18a7a:	f8bd 305a 	ldrh.w	r3, [sp, #90]	; 0x5a
   18a7e:	9300      	str	r3, [sp, #0]
   18a80:	f44f 73c3 	mov.w	r3, #390	; 0x186
   18a84:	f44f 72c3 	mov.w	r2, #390	; 0x186
   18a88:	f240 1107 	movw	r1, #263	; 0x107
   18a8c:	4854      	ldr	r0, [pc, #336]	; (18be0 <watchface+0x330>)
   18a8e:	f001 fdb1 	bl	1a5f4 <am_devices_nemadc_rm67162_init>
            break;
   18a92:	e01d      	b.n	18ad0 <watchface+0x220>
        case IF_QSPI:
            am_devices_nemadc_rm67162_init(MIPICFG_QSPI | MIPICFG_SPI4, MIPICFG_4RGB565_OPT0, RESX, RESY, minx, miny);
   18a94:	f8bd 3058 	ldrh.w	r3, [sp, #88]	; 0x58
   18a98:	9301      	str	r3, [sp, #4]
   18a9a:	f8bd 305a 	ldrh.w	r3, [sp, #90]	; 0x5a
   18a9e:	9300      	str	r3, [sp, #0]
   18aa0:	f44f 73c3 	mov.w	r3, #390	; 0x186
   18aa4:	f44f 72c3 	mov.w	r2, #390	; 0x186
   18aa8:	f240 1145 	movw	r1, #325	; 0x145
   18aac:	484d      	ldr	r0, [pc, #308]	; (18be4 <watchface+0x334>)
   18aae:	f001 fda1 	bl	1a5f4 <am_devices_nemadc_rm67162_init>
            break;
   18ab2:	e00d      	b.n	18ad0 <watchface+0x220>
        case IF_DSI:
            am_devices_dsi_rm67162_init(ui32MipiCfg, RESX, RESY, minx, miny);
   18ab4:	f8bd 205a 	ldrh.w	r2, [sp, #90]	; 0x5a
   18ab8:	f8bd 3058 	ldrh.w	r3, [sp, #88]	; 0x58
   18abc:	9300      	str	r3, [sp, #0]
   18abe:	4613      	mov	r3, r2
   18ac0:	f44f 72c3 	mov.w	r2, #390	; 0x186
   18ac4:	f44f 71c3 	mov.w	r1, #390	; 0x186
   18ac8:	9817      	ldr	r0, [sp, #92]	; 0x5c
   18aca:	f001 faf7 	bl	1a0bc <am_devices_dsi_rm67162_init>
            break;
   18ace:	bf00      	nop
        default:
            ; //NOP
    }

    load_objects();
   18ad0:	f7ff fe38 	bl	18744 <load_objects>

    cur_fb_base_phys = nema_init_triple_fb(DC_LAYER_TO_USE, layer[0].baseaddr_phys,
   18ad4:	4b44      	ldr	r3, [pc, #272]	; (18be8 <watchface+0x338>)
   18ad6:	6859      	ldr	r1, [r3, #4]
   18ad8:	4b43      	ldr	r3, [pc, #268]	; (18be8 <watchface+0x338>)
   18ada:	6c5a      	ldr	r2, [r3, #68]	; 0x44
   18adc:	2300      	movs	r3, #0
   18ade:	2000      	movs	r0, #0
   18ae0:	f7ff fd9a 	bl	18618 <nema_init_triple_fb>
   18ae4:	4602      	mov	r2, r0
   18ae6:	4b41      	ldr	r3, [pc, #260]	; (18bec <watchface+0x33c>)
   18ae8:	601a      	str	r2, [r3, #0]
                                                            layer[1].baseaddr_phys,
                                                            0);

    init_watch(
   18aea:	4a41      	ldr	r2, [pc, #260]	; (18bf0 <watchface+0x340>)
   18aec:	2101      	movs	r1, #1
   18aee:	2001      	movs	r0, #1
   18af0:	f000 f916 	bl	18d20 <init_watch>
        1,          //bf is texture
        0x10204080  //if (bf) isn't texture, fill with this color
        );


    cl = nema_cl_create_sized(0x100);
   18af4:	4c3f      	ldr	r4, [pc, #252]	; (18bf4 <watchface+0x344>)
   18af6:	ab02      	add	r3, sp, #8
   18af8:	f44f 7180 	mov.w	r1, #256	; 0x100
   18afc:	4618      	mov	r0, r3
   18afe:	f004 f9e9 	bl	1ced4 <nema_cl_create_sized>
   18b02:	4625      	mov	r5, r4
   18b04:	ac02      	add	r4, sp, #8
   18b06:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
   18b08:	c50f      	stmia	r5!, {r0, r1, r2, r3}
   18b0a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
   18b0c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
   18b0e:	e894 0003 	ldmia.w	r4, {r0, r1}
   18b12:	e885 0003 	stmia.w	r5, {r0, r1}

    while(1)
    {
        float time = nema_get_time();
   18b16:	f000 fe23 	bl	19760 <nema_get_time>
   18b1a:	ed8d 0a10 	vstr	s0, [sp, #64]	; 0x40

        float sec  = time;
   18b1e:	9b10      	ldr	r3, [sp, #64]	; 0x40
   18b20:	930f      	str	r3, [sp, #60]	; 0x3c
        float min  = time / 60;
   18b22:	ed9d 7a10 	vldr	s14, [sp, #64]	; 0x40
   18b26:	eddf 6a34 	vldr	s13, [pc, #208]	; 18bf8 <watchface+0x348>
   18b2a:	eec7 7a26 	vdiv.f32	s15, s14, s13
   18b2e:	edcd 7a0e 	vstr	s15, [sp, #56]	; 0x38
        float hour = time / 60 / 60;
   18b32:	eddd 7a10 	vldr	s15, [sp, #64]	; 0x40
   18b36:	eddf 6a30 	vldr	s13, [pc, #192]	; 18bf8 <watchface+0x348>
   18b3a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
   18b3e:	eddf 6a2e 	vldr	s13, [pc, #184]	; 18bf8 <watchface+0x348>
   18b42:	eec7 7a26 	vdiv.f32	s15, s14, s13
   18b46:	edcd 7a0d 	vstr	s15, [sp, #52]	; 0x34
        //draw_watchface returns a CL pointer that draws the watchface
        //the destination texture needs to be bound beforehand
        // am_util_stdio_printf("hour = %.02f, min = %.02f, sec = %.02f\r\n", hour, min, sec);

/*         start_time = nema_get_time(); */
        nema_cmdlist_t *wf_cl = draw_watchface(hour, min, sec);
   18b4a:	ed9d 1a0f 	vldr	s2, [sp, #60]	; 0x3c
   18b4e:	eddd 0a0e 	vldr	s1, [sp, #56]	; 0x38
   18b52:	ed9d 0a0d 	vldr	s0, [sp, #52]	; 0x34
   18b56:	f000 f9bf 	bl	18ed8 <draw_watchface>
   18b5a:	900c      	str	r0, [sp, #48]	; 0x30
        end_time = nema_get_time();
        am_util_stdio_printf("used %f s\n", end_time - start_time);
*/

        //rewind and bind the CL
        nema_cl_rewind(&cl);
   18b5c:	4825      	ldr	r0, [pc, #148]	; (18bf4 <watchface+0x344>)
   18b5e:	f004 fa2d 	bl	1cfbc <nema_cl_rewind>
        nema_cl_bind(&cl);
   18b62:	4824      	ldr	r0, [pc, #144]	; (18bf4 <watchface+0x344>)
   18b64:	f004 fa4c 	bl	1d000 <nema_cl_bind>

        //bind the destination buffer
        nema_bind_dst_tex(cur_fb_base_phys, RESX, RESY, fb[cur_fb].format, RESX*2);
   18b68:	4b20      	ldr	r3, [pc, #128]	; (18bec <watchface+0x33c>)
   18b6a:	6818      	ldr	r0, [r3, #0]
   18b6c:	4b23      	ldr	r3, [pc, #140]	; (18bfc <watchface+0x34c>)
   18b6e:	681b      	ldr	r3, [r3, #0]
   18b70:	4a23      	ldr	r2, [pc, #140]	; (18c00 <watchface+0x350>)
   18b72:	015b      	lsls	r3, r3, #5
   18b74:	4413      	add	r3, r2
   18b76:	331c      	adds	r3, #28
   18b78:	781b      	ldrb	r3, [r3, #0]
   18b7a:	461a      	mov	r2, r3
   18b7c:	f44f 7343 	mov.w	r3, #780	; 0x30c
   18b80:	9300      	str	r3, [sp, #0]
   18b82:	4613      	mov	r3, r2
   18b84:	f44f 72c3 	mov.w	r2, #390	; 0x186
   18b88:	f44f 71c3 	mov.w	r1, #390	; 0x186
   18b8c:	f005 fb9c 	bl	1e2c8 <nema_bind_dst_tex>

        //branch to the watchface CL
        nema_cl_branch(wf_cl);
   18b90:	980c      	ldr	r0, [sp, #48]	; 0x30
   18b92:	f004 fcc3 	bl	1d51c <nema_cl_branch>

        //submit and wait for the CL
        nema_cl_submit(&cl);
   18b96:	4817      	ldr	r0, [pc, #92]	; (18bf4 <watchface+0x344>)
   18b98:	f004 fc98 	bl	1d4cc <nema_cl_submit>
        nemadc_set_layer(0, &layer[cur_fb]);
   18b9c:	4b17      	ldr	r3, [pc, #92]	; (18bfc <watchface+0x34c>)
   18b9e:	681b      	ldr	r3, [r3, #0]
   18ba0:	019b      	lsls	r3, r3, #6
   18ba2:	4a11      	ldr	r2, [pc, #68]	; (18be8 <watchface+0x338>)
   18ba4:	4413      	add	r3, r2
   18ba6:	4619      	mov	r1, r3
   18ba8:	2000      	movs	r0, #0
   18baa:	f006 fba5 	bl	1f2f8 <nemadc_set_layer>
        flush_screen();
   18bae:	f7ff fdaf 	bl	18710 <flush_screen>

        nema_cl_wait(&cl);
   18bb2:	4810      	ldr	r0, [pc, #64]	; (18bf4 <watchface+0x344>)
   18bb4:	f004 fca2 	bl	1d4fc <nema_cl_wait>

        //swap frame buffer
        cur_fb_base_phys = nema_swap_layer(DC_LAYER_TO_USE);
   18bb8:	2000      	movs	r0, #0
   18bba:	f7ff fd53 	bl	18664 <nema_swap_layer>
   18bbe:	4602      	mov	r2, r0
   18bc0:	4b0a      	ldr	r3, [pc, #40]	; (18bec <watchface+0x33c>)
   18bc2:	601a      	str	r2, [r3, #0]

        swap_fb();
   18bc4:	f7ff fd96 	bl	186f4 <swap_fb>

        // nemadc_set_layer_with_color_convert(0, &layer[0]);
        nema_calculate_fps();
   18bc8:	f000 fe3c 	bl	19844 <nema_calculate_fps>
    {
   18bcc:	e7a3      	b.n	18b16 <watchface+0x266>
    }

}
   18bce:	4618      	mov	r0, r3
   18bd0:	b019      	add	sp, #100	; 0x64
   18bd2:	bd30      	pop	{r4, r5, pc}
   18bd4:	1002fe70 	.word	0x1002fe70
   18bd8:	1002fe74 	.word	0x1002fe74
   18bdc:	1002fec8 	.word	0x1002fec8
   18be0:	00400200 	.word	0x00400200
   18be4:	00400400 	.word	0x00400400
   18be8:	1002ff5c 	.word	0x1002ff5c
   18bec:	10030b48 	.word	0x10030b48
   18bf0:	10204080 	.word	0x10204080
   18bf4:	1002ffdc 	.word	0x1002ffdc
   18bf8:	42700000 	.word	0x42700000
   18bfc:	10002b00 	.word	0x10002b00
   18c00:	10030b08 	.word	0x10030b08

00018c04 <nema_set_blend_fill>:
/** \brief Set blending mode for filling
 *
 * \param blending_mode Blending mode to be set
 *
 */
static inline void nema_set_blend_fill(uint32_t blending_mode) {
   18c04:	b500      	push	{lr}
   18c06:	b083      	sub	sp, #12
   18c08:	9001      	str	r0, [sp, #4]
    nema_set_blend(blending_mode, NEMA_TEX0, NEMA_NOTEX, NEMA_NOTEX);
   18c0a:	f04f 33ff 	mov.w	r3, #4294967295
   18c0e:	f04f 32ff 	mov.w	r2, #4294967295
   18c12:	2100      	movs	r1, #0
   18c14:	9801      	ldr	r0, [sp, #4]
   18c16:	f004 fed3 	bl	1d9c0 <nema_set_blend>
}
   18c1a:	bf00      	nop
   18c1c:	b003      	add	sp, #12
   18c1e:	f85d fb04 	ldr.w	pc, [sp], #4

00018c22 <nema_set_blend_blit>:
/** \brief Set blending mode for blitting
 *
 * \param blending_mode Blending mode to be set
 *
 */
static inline void nema_set_blend_blit(uint32_t blending_mode) {
   18c22:	b500      	push	{lr}
   18c24:	b083      	sub	sp, #12
   18c26:	9001      	str	r0, [sp, #4]
    nema_set_blend(blending_mode, NEMA_TEX0, NEMA_TEX1, NEMA_NOTEX);
   18c28:	f04f 33ff 	mov.w	r3, #4294967295
   18c2c:	2201      	movs	r2, #1
   18c2e:	2100      	movs	r1, #0
   18c30:	9801      	ldr	r0, [sp, #4]
   18c32:	f004 fec5 	bl	1d9c0 <nema_set_blend>
}
   18c36:	bf00      	nop
   18c38:	b003      	add	sp, #12
   18c3a:	f85d fb04 	ldr.w	pc, [sp], #4

00018c3e <create_bo_from_pointer>:
static const int ssec_pivot_x = -9;
static const int ssec_pivot_y = -148;
static img_obj_t ssec_h     = {{0},  18, 219, -1, 0, NEMA_RGBA8888, NEMA_FILTER_BL};

static nema_buffer_t create_bo_from_pointer(void *ptr, size_t size)
{
   18c3e:	b510      	push	{r4, lr}
   18c40:	b08c      	sub	sp, #48	; 0x30
   18c42:	9007      	str	r0, [sp, #28]
   18c44:	9106      	str	r1, [sp, #24]
   18c46:	9205      	str	r2, [sp, #20]
#ifdef UNIFIED_MEMORY
    bo.base_virt = ptr;
    bo.base_phys = (uintptr_t)ptr;
    bo.size      = size;
#else
    bo = nema_buffer_create(size);
   18c48:	9a05      	ldr	r2, [sp, #20]
   18c4a:	466b      	mov	r3, sp
   18c4c:	4611      	mov	r1, r2
   18c4e:	4618      	mov	r0, r3
   18c50:	f000 fd06 	bl	19660 <nema_buffer_create>
   18c54:	ac08      	add	r4, sp, #32
   18c56:	466b      	mov	r3, sp
   18c58:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
   18c5a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    (void)nema_buffer_map(&bo);
   18c5e:	ab08      	add	r3, sp, #32
   18c60:	4618      	mov	r0, r3
   18c62:	f000 fd2a 	bl	196ba <nema_buffer_map>
    nema_memcpy(bo.base_virt, ptr, size);
   18c66:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   18c68:	9a05      	ldr	r2, [sp, #20]
   18c6a:	9906      	ldr	r1, [sp, #24]
   18c6c:	4618      	mov	r0, r3
   18c6e:	f000 fed9 	bl	19a24 <nema_memcpy>
#endif

    return bo;
   18c72:	9b07      	ldr	r3, [sp, #28]
   18c74:	461c      	mov	r4, r3
   18c76:	ab08      	add	r3, sp, #32
   18c78:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
   18c7a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
   18c7e:	9807      	ldr	r0, [sp, #28]
   18c80:	b00c      	add	sp, #48	; 0x30
   18c82:	bd10      	pop	{r4, pc}

00018c84 <load_images>:

static void
load_images(void)
{
   18c84:	b510      	push	{r4, lr}
   18c86:	b084      	sub	sp, #16
    //Load memory objects
    backface.bo = create_bo_from_pointer(__0_l8  , __0_l8_len);
   18c88:	4b19      	ldr	r3, [pc, #100]	; (18cf0 <load_images+0x6c>)
   18c8a:	681a      	ldr	r2, [r3, #0]
   18c8c:	4c19      	ldr	r4, [pc, #100]	; (18cf4 <load_images+0x70>)
   18c8e:	466b      	mov	r3, sp
   18c90:	4919      	ldr	r1, [pc, #100]	; (18cf8 <load_images+0x74>)
   18c92:	4618      	mov	r0, r3
   18c94:	f7ff ffd3 	bl	18c3e <create_bo_from_pointer>
   18c98:	466b      	mov	r3, sp
   18c9a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
   18c9c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
      hour_h.bo = create_bo_from_pointer((void*)__1_rgba, __1_rgba_len);
   18ca0:	4b16      	ldr	r3, [pc, #88]	; (18cfc <load_images+0x78>)
   18ca2:	681a      	ldr	r2, [r3, #0]
   18ca4:	4c16      	ldr	r4, [pc, #88]	; (18d00 <load_images+0x7c>)
   18ca6:	466b      	mov	r3, sp
   18ca8:	4916      	ldr	r1, [pc, #88]	; (18d04 <load_images+0x80>)
   18caa:	4618      	mov	r0, r3
   18cac:	f7ff ffc7 	bl	18c3e <create_bo_from_pointer>
   18cb0:	466b      	mov	r3, sp
   18cb2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
   18cb4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
       min_h.bo = create_bo_from_pointer(__2_rgba, __2_rgba_len);
   18cb8:	4b13      	ldr	r3, [pc, #76]	; (18d08 <load_images+0x84>)
   18cba:	681a      	ldr	r2, [r3, #0]
   18cbc:	4c13      	ldr	r4, [pc, #76]	; (18d0c <load_images+0x88>)
   18cbe:	466b      	mov	r3, sp
   18cc0:	4913      	ldr	r1, [pc, #76]	; (18d10 <load_images+0x8c>)
   18cc2:	4618      	mov	r0, r3
   18cc4:	f7ff ffbb 	bl	18c3e <create_bo_from_pointer>
   18cc8:	466b      	mov	r3, sp
   18cca:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
   18ccc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
      ssec_h.bo = create_bo_from_pointer(__3_rgba, __3_rgba_len);
   18cd0:	4b10      	ldr	r3, [pc, #64]	; (18d14 <load_images+0x90>)
   18cd2:	681a      	ldr	r2, [r3, #0]
   18cd4:	4c10      	ldr	r4, [pc, #64]	; (18d18 <load_images+0x94>)
   18cd6:	466b      	mov	r3, sp
   18cd8:	4910      	ldr	r1, [pc, #64]	; (18d1c <load_images+0x98>)
   18cda:	4618      	mov	r0, r3
   18cdc:	f7ff ffaf 	bl	18c3e <create_bo_from_pointer>
   18ce0:	466b      	mov	r3, sp
   18ce2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
   18ce4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
   18ce8:	bf00      	nop
   18cea:	b004      	add	sp, #16
   18cec:	bd10      	pop	{r4, pc}
   18cee:	bf00      	nop
   18cf0:	10027d28 	.word	0x10027d28
   18cf4:	1002fdc0 	.word	0x1002fdc0
   18cf8:	10002b04 	.word	0x10002b04
   18cfc:	10027d2c 	.word	0x10027d2c
   18d00:	1002fde0 	.word	0x1002fde0
   18d04:	00020624 	.word	0x00020624
   18d08:	1002c020 	.word	0x1002c020
   18d0c:	1002fe00 	.word	0x1002fe00
   18d10:	10027d30 	.word	0x10027d30
   18d14:	1002fdbc 	.word	0x1002fdbc
   18d18:	1002fe20 	.word	0x1002fe20
   18d1c:	1002c024 	.word	0x1002c024

00018d20 <init_watch>:
static int tex_bf  = 0;
static uint32_t bf_color  = 0;

void
init_watch(int draw_backface, int backface_is_tex, uint32_t backface_color)
{
   18d20:	b530      	push	{r4, r5, lr}
   18d22:	b08f      	sub	sp, #60	; 0x3c
   18d24:	900d      	str	r0, [sp, #52]	; 0x34
   18d26:	910c      	str	r1, [sp, #48]	; 0x30
   18d28:	920b      	str	r2, [sp, #44]	; 0x2c
    load_images();
   18d2a:	f7ff ffab 	bl	18c84 <load_images>

    draw_bf  = draw_backface;
   18d2e:	4a0e      	ldr	r2, [pc, #56]	; (18d68 <init_watch+0x48>)
   18d30:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   18d32:	6013      	str	r3, [r2, #0]
    tex_bf   = backface_is_tex;
   18d34:	4a0d      	ldr	r2, [pc, #52]	; (18d6c <init_watch+0x4c>)
   18d36:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   18d38:	6013      	str	r3, [r2, #0]
    bf_color = backface_color;
   18d3a:	4a0d      	ldr	r2, [pc, #52]	; (18d70 <init_watch+0x50>)
   18d3c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   18d3e:	6013      	str	r3, [r2, #0]

    wf_cl             = nema_cl_create_sized(0x1000);
   18d40:	4c0c      	ldr	r4, [pc, #48]	; (18d74 <init_watch+0x54>)
   18d42:	466b      	mov	r3, sp
   18d44:	f44f 5180 	mov.w	r1, #4096	; 0x1000
   18d48:	4618      	mov	r0, r3
   18d4a:	f004 f8c3 	bl	1ced4 <nema_cl_create_sized>
   18d4e:	4625      	mov	r5, r4
   18d50:	466c      	mov	r4, sp
   18d52:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
   18d54:	c50f      	stmia	r5!, {r0, r1, r2, r3}
   18d56:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
   18d58:	c50f      	stmia	r5!, {r0, r1, r2, r3}
   18d5a:	e894 0003 	ldmia.w	r4, {r0, r1}
   18d5e:	e885 0003 	stmia.w	r5, {r0, r1}
}
   18d62:	bf00      	nop
   18d64:	b00f      	add	sp, #60	; 0x3c
   18d66:	bd30      	pop	{r4, r5, pc}
   18d68:	1003002c 	.word	0x1003002c
   18d6c:	10030030 	.word	0x10030030
   18d70:	10030034 	.word	0x10030034
   18d74:	10030004 	.word	0x10030004

00018d78 <draw_needle>:

static inline void
draw_needle( img_obj_t *img, float x0, float y0, float angle, int cx, int cy )
{
   18d78:	b530      	push	{r4, r5, lr}
   18d7a:	b099      	sub	sp, #100	; 0x64
   18d7c:	9007      	str	r0, [sp, #28]
   18d7e:	ed8d 0a06 	vstr	s0, [sp, #24]
   18d82:	edcd 0a05 	vstr	s1, [sp, #20]
   18d86:	ed8d 1a04 	vstr	s2, [sp, #16]
   18d8a:	9103      	str	r1, [sp, #12]
   18d8c:	9202      	str	r2, [sp, #8]
    float x1 = x0 + img->w,  y1 = y0;
   18d8e:	9b07      	ldr	r3, [sp, #28]
   18d90:	8a1b      	ldrh	r3, [r3, #16]
   18d92:	ee07 3a90 	vmov	s15, r3
   18d96:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
   18d9a:	eddd 7a06 	vldr	s15, [sp, #24]
   18d9e:	ee77 7a27 	vadd.f32	s15, s14, s15
   18da2:	edcd 7a17 	vstr	s15, [sp, #92]	; 0x5c
   18da6:	9b05      	ldr	r3, [sp, #20]
   18da8:	9316      	str	r3, [sp, #88]	; 0x58
    float x2 = x0 + img->w,  y2 = y0 + img->h;
   18daa:	9b07      	ldr	r3, [sp, #28]
   18dac:	8a1b      	ldrh	r3, [r3, #16]
   18dae:	ee07 3a90 	vmov	s15, r3
   18db2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
   18db6:	eddd 7a06 	vldr	s15, [sp, #24]
   18dba:	ee77 7a27 	vadd.f32	s15, s14, s15
   18dbe:	edcd 7a15 	vstr	s15, [sp, #84]	; 0x54
   18dc2:	9b07      	ldr	r3, [sp, #28]
   18dc4:	8a5b      	ldrh	r3, [r3, #18]
   18dc6:	ee07 3a90 	vmov	s15, r3
   18dca:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
   18dce:	eddd 7a05 	vldr	s15, [sp, #20]
   18dd2:	ee77 7a27 	vadd.f32	s15, s14, s15
   18dd6:	edcd 7a14 	vstr	s15, [sp, #80]	; 0x50
    float x3 = x0       ,  y3 = y0 + img->h;
   18dda:	9b06      	ldr	r3, [sp, #24]
   18ddc:	9313      	str	r3, [sp, #76]	; 0x4c
   18dde:	9b07      	ldr	r3, [sp, #28]
   18de0:	8a5b      	ldrh	r3, [r3, #18]
   18de2:	ee07 3a90 	vmov	s15, r3
   18de6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
   18dea:	eddd 7a05 	vldr	s15, [sp, #20]
   18dee:	ee77 7a27 	vadd.f32	s15, s14, s15
   18df2:	edcd 7a12 	vstr	s15, [sp, #72]	; 0x48

    //calculate rotation matrix
    nema_matrix3x3_t m;
    nema_mat3x3_load_identity(m);
   18df6:	ab09      	add	r3, sp, #36	; 0x24
   18df8:	4618      	mov	r0, r3
   18dfa:	f005 fdc9 	bl	1e990 <nema_mat3x3_load_identity>
    nema_mat3x3_rotate(m, -angle);
   18dfe:	eddd 7a04 	vldr	s15, [sp, #16]
   18e02:	eef1 7a67 	vneg.f32	s15, s15
   18e06:	ab09      	add	r3, sp, #36	; 0x24
   18e08:	eeb0 0a67 	vmov.f32	s0, s15
   18e0c:	4618      	mov	r0, r3
   18e0e:	f005 fe05 	bl	1ea1c <nema_mat3x3_rotate>
    nema_mat3x3_translate(m, cx, cy);
   18e12:	9b03      	ldr	r3, [sp, #12]
   18e14:	ee07 3a90 	vmov	s15, r3
   18e18:	eef8 7ae7 	vcvt.f32.s32	s15, s15
   18e1c:	9b02      	ldr	r3, [sp, #8]
   18e1e:	ee07 3a10 	vmov	s14, r3
   18e22:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
   18e26:	ab09      	add	r3, sp, #36	; 0x24
   18e28:	eef0 0a47 	vmov.f32	s1, s14
   18e2c:	eeb0 0a67 	vmov.f32	s0, s15
   18e30:	4618      	mov	r0, r3
   18e32:	f005 fdbb 	bl	1e9ac <nema_mat3x3_translate>

    //rotate points
    nema_mat3x3_mul_vec(m, &x0, &y0);
   18e36:	aa05      	add	r2, sp, #20
   18e38:	a906      	add	r1, sp, #24
   18e3a:	ab09      	add	r3, sp, #36	; 0x24
   18e3c:	4618      	mov	r0, r3
   18e3e:	f005 fe3b 	bl	1eab8 <nema_mat3x3_mul_vec>
    nema_mat3x3_mul_vec(m, &x1, &y1);
   18e42:	aa16      	add	r2, sp, #88	; 0x58
   18e44:	a917      	add	r1, sp, #92	; 0x5c
   18e46:	ab09      	add	r3, sp, #36	; 0x24
   18e48:	4618      	mov	r0, r3
   18e4a:	f005 fe35 	bl	1eab8 <nema_mat3x3_mul_vec>
    nema_mat3x3_mul_vec(m, &x2, &y2);
   18e4e:	aa14      	add	r2, sp, #80	; 0x50
   18e50:	a915      	add	r1, sp, #84	; 0x54
   18e52:	ab09      	add	r3, sp, #36	; 0x24
   18e54:	4618      	mov	r0, r3
   18e56:	f005 fe2f 	bl	1eab8 <nema_mat3x3_mul_vec>
    nema_mat3x3_mul_vec(m, &x3, &y3);
   18e5a:	aa12      	add	r2, sp, #72	; 0x48
   18e5c:	a913      	add	r1, sp, #76	; 0x4c
   18e5e:	ab09      	add	r3, sp, #36	; 0x24
   18e60:	4618      	mov	r0, r3
   18e62:	f005 fe29 	bl	1eab8 <nema_mat3x3_mul_vec>

    //draw needle
    nema_bind_src_tex( img->bo.base_phys, img->w, img->h, img->format, img->stride, NEMA_FILTER_BL);
   18e66:	9b07      	ldr	r3, [sp, #28]
   18e68:	68d8      	ldr	r0, [r3, #12]
   18e6a:	9b07      	ldr	r3, [sp, #28]
   18e6c:	8a1b      	ldrh	r3, [r3, #16]
   18e6e:	4619      	mov	r1, r3
   18e70:	9b07      	ldr	r3, [sp, #28]
   18e72:	8a5b      	ldrh	r3, [r3, #18]
   18e74:	461c      	mov	r4, r3
   18e76:	9b07      	ldr	r3, [sp, #28]
   18e78:	7f1b      	ldrb	r3, [r3, #28]
   18e7a:	461d      	mov	r5, r3
   18e7c:	9b07      	ldr	r3, [sp, #28]
   18e7e:	695b      	ldr	r3, [r3, #20]
   18e80:	2201      	movs	r2, #1
   18e82:	9201      	str	r2, [sp, #4]
   18e84:	9300      	str	r3, [sp, #0]
   18e86:	462b      	mov	r3, r5
   18e88:	4622      	mov	r2, r4
   18e8a:	f005 f9e3 	bl	1e254 <nema_bind_src_tex>
    nema_blit_quad_fit(x0, y0,
   18e8e:	eddd 7a06 	vldr	s15, [sp, #24]
   18e92:	ed9d 7a05 	vldr	s14, [sp, #20]
   18e96:	eddd 6a17 	vldr	s13, [sp, #92]	; 0x5c
   18e9a:	ed9d 6a16 	vldr	s12, [sp, #88]	; 0x58
   18e9e:	eddd 5a15 	vldr	s11, [sp, #84]	; 0x54
   18ea2:	ed9d 5a14 	vldr	s10, [sp, #80]	; 0x50
   18ea6:	eddd 4a13 	vldr	s9, [sp, #76]	; 0x4c
   18eaa:	ed9d 4a12 	vldr	s8, [sp, #72]	; 0x48
   18eae:	eef0 3a44 	vmov.f32	s7, s8
   18eb2:	eeb0 3a64 	vmov.f32	s6, s9
   18eb6:	eef0 2a45 	vmov.f32	s5, s10
   18eba:	eeb0 2a65 	vmov.f32	s4, s11
   18ebe:	eef0 1a46 	vmov.f32	s3, s12
   18ec2:	eeb0 1a66 	vmov.f32	s2, s13
   18ec6:	eef0 0a47 	vmov.f32	s1, s14
   18eca:	eeb0 0a67 	vmov.f32	s0, s15
   18ece:	f005 fadf 	bl	1e490 <nema_blit_quad_fit>
                       x1, y1,
                       x2, y2,
                       x3, y3);
}
   18ed2:	bf00      	nop
   18ed4:	b019      	add	sp, #100	; 0x64
   18ed6:	bd30      	pop	{r4, r5, pc}

00018ed8 <draw_watchface>:

nema_cmdlist_t *
draw_watchface(float hour, float min, float sec)
{
   18ed8:	b530      	push	{r4, r5, lr}
   18eda:	b089      	sub	sp, #36	; 0x24
   18edc:	ed8d 0a05 	vstr	s0, [sp, #20]
   18ee0:	edcd 0a04 	vstr	s1, [sp, #16]
   18ee4:	ed8d 1a03 	vstr	s2, [sp, #12]
    float angle;

    nema_cl_rewind(&wf_cl);
   18ee8:	485a      	ldr	r0, [pc, #360]	; (19054 <draw_watchface+0x17c>)
   18eea:	f004 f867 	bl	1cfbc <nema_cl_rewind>
    nema_cl_bind(&wf_cl);
   18eee:	4859      	ldr	r0, [pc, #356]	; (19054 <draw_watchface+0x17c>)
   18ef0:	f004 f886 	bl	1d000 <nema_cl_bind>

    nema_set_clip(0, 0, RESX, RESY);
   18ef4:	f44f 73c3 	mov.w	r3, #390	; 0x186
   18ef8:	f44f 72c3 	mov.w	r2, #390	; 0x186
   18efc:	2100      	movs	r1, #0
   18efe:	2000      	movs	r0, #0
   18f00:	f005 f936 	bl	1e170 <nema_set_clip>
    // nema_bind_dst_tex(cur_fb_base_phys, RESX, RESY, NEMA_RGBA8888, -1);

    //draw backface
    if ( draw_bf != 0 )
   18f04:	4b54      	ldr	r3, [pc, #336]	; (19058 <draw_watchface+0x180>)
   18f06:	681b      	ldr	r3, [r3, #0]
   18f08:	2b00      	cmp	r3, #0
   18f0a:	d030      	beq.n	18f6e <draw_watchface+0x96>
    {
        if ( tex_bf != 0 )
   18f0c:	4b53      	ldr	r3, [pc, #332]	; (1905c <draw_watchface+0x184>)
   18f0e:	681b      	ldr	r3, [r3, #0]
   18f10:	2b00      	cmp	r3, #0
   18f12:	d01e      	beq.n	18f52 <draw_watchface+0x7a>
        {
            nema_bind_src_tex( backface.bo.base_phys, backface.w, backface.h, backface.format, backface.stride, 0 );
   18f14:	4b52      	ldr	r3, [pc, #328]	; (19060 <draw_watchface+0x188>)
   18f16:	68d8      	ldr	r0, [r3, #12]
   18f18:	4b51      	ldr	r3, [pc, #324]	; (19060 <draw_watchface+0x188>)
   18f1a:	8a1b      	ldrh	r3, [r3, #16]
   18f1c:	4619      	mov	r1, r3
   18f1e:	4b50      	ldr	r3, [pc, #320]	; (19060 <draw_watchface+0x188>)
   18f20:	8a5b      	ldrh	r3, [r3, #18]
   18f22:	461c      	mov	r4, r3
   18f24:	4b4e      	ldr	r3, [pc, #312]	; (19060 <draw_watchface+0x188>)
   18f26:	7f1b      	ldrb	r3, [r3, #28]
   18f28:	461d      	mov	r5, r3
   18f2a:	4b4d      	ldr	r3, [pc, #308]	; (19060 <draw_watchface+0x188>)
   18f2c:	695b      	ldr	r3, [r3, #20]
   18f2e:	2200      	movs	r2, #0
   18f30:	9201      	str	r2, [sp, #4]
   18f32:	9300      	str	r3, [sp, #0]
   18f34:	462b      	mov	r3, r5
   18f36:	4622      	mov	r2, r4
   18f38:	f005 f98c 	bl	1e254 <nema_bind_src_tex>
            nema_set_blend_blit(NEMA_BLOP_MODULATE_RGB | NEMA_BL_SRC);
   18f3c:	4849      	ldr	r0, [pc, #292]	; (19064 <draw_watchface+0x18c>)
   18f3e:	f7ff fe70 	bl	18c22 <nema_set_blend_blit>

            nema_set_const_color(0x80ffa0a0);
   18f42:	4849      	ldr	r0, [pc, #292]	; (19068 <draw_watchface+0x190>)
   18f44:	f005 f8ac 	bl	1e0a0 <nema_set_const_color>

            nema_blit(0, 0);
   18f48:	2100      	movs	r1, #0
   18f4a:	2000      	movs	r0, #0
   18f4c:	f005 fa86 	bl	1e45c <nema_blit>
   18f50:	e00d      	b.n	18f6e <draw_watchface+0x96>
        }
        else
        {
            nema_set_blend_fill(NEMA_BL_SRC);
   18f52:	2001      	movs	r0, #1
   18f54:	f7ff fe56 	bl	18c04 <nema_set_blend_fill>
            nema_fill_rect(0, 0, RESX, RESY, bf_color);
   18f58:	4b44      	ldr	r3, [pc, #272]	; (1906c <draw_watchface+0x194>)
   18f5a:	681b      	ldr	r3, [r3, #0]
   18f5c:	9300      	str	r3, [sp, #0]
   18f5e:	f44f 73c3 	mov.w	r3, #390	; 0x186
   18f62:	f44f 72c3 	mov.w	r2, #390	; 0x186
   18f66:	2100      	movs	r1, #0
   18f68:	2000      	movs	r0, #0
   18f6a:	f005 fa65 	bl	1e438 <nema_fill_rect>
        }
    }

    nema_set_blend_blit(NEMA_BL_SIMPLE);
   18f6e:	f240 5004 	movw	r0, #1284	; 0x504
   18f72:	f7ff fe56 	bl	18c22 <nema_set_blend_blit>

    //draw hour hand
    angle =  hour / 12.f * 360.f;
   18f76:	ed9d 7a05 	vldr	s14, [sp, #20]
   18f7a:	eef2 6a08 	vmov.f32	s13, #40	; 0x41400000  12.0
   18f7e:	eec7 7a26 	vdiv.f32	s15, s14, s13
   18f82:	ed9f 7a3b 	vldr	s14, [pc, #236]	; 19070 <draw_watchface+0x198>
   18f86:	ee67 7a87 	vmul.f32	s15, s15, s14
   18f8a:	edcd 7a07 	vstr	s15, [sp, #28]
    draw_needle( &hour_h  , hour_pivot_x, hour_pivot_y, -angle, RESX / 2, RESY / 2);
   18f8e:	eddf 7a39 	vldr	s15, [pc, #228]	; 19074 <draw_watchface+0x19c>
   18f92:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
   18f96:	eddf 7a38 	vldr	s15, [pc, #224]	; 19078 <draw_watchface+0x1a0>
   18f9a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
   18f9e:	eddd 7a07 	vldr	s15, [sp, #28]
   18fa2:	eef1 7a67 	vneg.f32	s15, s15
   18fa6:	22c3      	movs	r2, #195	; 0xc3
   18fa8:	21c3      	movs	r1, #195	; 0xc3
   18faa:	eeb0 1a67 	vmov.f32	s2, s15
   18fae:	eef0 0a66 	vmov.f32	s1, s13
   18fb2:	eeb0 0a47 	vmov.f32	s0, s14
   18fb6:	4831      	ldr	r0, [pc, #196]	; (1907c <draw_watchface+0x1a4>)
   18fb8:	f7ff fede 	bl	18d78 <draw_needle>

    //draw minute hand
    angle =  min / 60.f * 360.f;
   18fbc:	ed9d 7a04 	vldr	s14, [sp, #16]
   18fc0:	eddf 6a2f 	vldr	s13, [pc, #188]	; 19080 <draw_watchface+0x1a8>
   18fc4:	eec7 7a26 	vdiv.f32	s15, s14, s13
   18fc8:	ed9f 7a29 	vldr	s14, [pc, #164]	; 19070 <draw_watchface+0x198>
   18fcc:	ee67 7a87 	vmul.f32	s15, s15, s14
   18fd0:	edcd 7a07 	vstr	s15, [sp, #28]
    draw_needle( &min_h   , min_pivot_x , min_pivot_y , -angle, RESX / 2, RESY / 2);
   18fd4:	eddf 7a2b 	vldr	s15, [pc, #172]	; 19084 <draw_watchface+0x1ac>
   18fd8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
   18fdc:	eddf 7a2a 	vldr	s15, [pc, #168]	; 19088 <draw_watchface+0x1b0>
   18fe0:	eef8 6ae7 	vcvt.f32.s32	s13, s15
   18fe4:	eddd 7a07 	vldr	s15, [sp, #28]
   18fe8:	eef1 7a67 	vneg.f32	s15, s15
   18fec:	22c3      	movs	r2, #195	; 0xc3
   18fee:	21c3      	movs	r1, #195	; 0xc3
   18ff0:	eeb0 1a67 	vmov.f32	s2, s15
   18ff4:	eef0 0a66 	vmov.f32	s1, s13
   18ff8:	eeb0 0a47 	vmov.f32	s0, s14
   18ffc:	4823      	ldr	r0, [pc, #140]	; (1908c <draw_watchface+0x1b4>)
   18ffe:	f7ff febb 	bl	18d78 <draw_needle>

    //draw second hand
    angle = (float)sec / 60.f * 360.f;
   19002:	ed9d 7a03 	vldr	s14, [sp, #12]
   19006:	eddf 6a1e 	vldr	s13, [pc, #120]	; 19080 <draw_watchface+0x1a8>
   1900a:	eec7 7a26 	vdiv.f32	s15, s14, s13
   1900e:	ed9f 7a18 	vldr	s14, [pc, #96]	; 19070 <draw_watchface+0x198>
   19012:	ee67 7a87 	vmul.f32	s15, s15, s14
   19016:	edcd 7a07 	vstr	s15, [sp, #28]
    draw_needle( &ssec_h  , ssec_pivot_x, ssec_pivot_y, -angle, RESX / 2, RESY / 2);
   1901a:	eddf 7a1d 	vldr	s15, [pc, #116]	; 19090 <draw_watchface+0x1b8>
   1901e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
   19022:	eddf 7a1c 	vldr	s15, [pc, #112]	; 19094 <draw_watchface+0x1bc>
   19026:	eef8 6ae7 	vcvt.f32.s32	s13, s15
   1902a:	eddd 7a07 	vldr	s15, [sp, #28]
   1902e:	eef1 7a67 	vneg.f32	s15, s15
   19032:	22c3      	movs	r2, #195	; 0xc3
   19034:	21c3      	movs	r1, #195	; 0xc3
   19036:	eeb0 1a67 	vmov.f32	s2, s15
   1903a:	eef0 0a66 	vmov.f32	s1, s13
   1903e:	eeb0 0a47 	vmov.f32	s0, s14
   19042:	4815      	ldr	r0, [pc, #84]	; (19098 <draw_watchface+0x1c0>)
   19044:	f7ff fe98 	bl	18d78 <draw_needle>

    nema_cl_return();
   19048:	f004 fa96 	bl	1d578 <nema_cl_return>

    return &wf_cl;
   1904c:	4b01      	ldr	r3, [pc, #4]	; (19054 <draw_watchface+0x17c>)
}
   1904e:	4618      	mov	r0, r3
   19050:	b009      	add	sp, #36	; 0x24
   19052:	bd30      	pop	{r4, r5, pc}
   19054:	10030004 	.word	0x10030004
   19058:	1003002c 	.word	0x1003002c
   1905c:	10030030 	.word	0x10030030
   19060:	1002fdc0 	.word	0x1002fdc0
   19064:	20000001 	.word	0x20000001
   19068:	80ffa0a0 	.word	0x80ffa0a0
   1906c:	10030034 	.word	0x10030034
   19070:	43b40000 	.word	0x43b40000
   19074:	fffffff5 	.word	0xfffffff5
   19078:	ffffff74 	.word	0xffffff74
   1907c:	1002fde0 	.word	0x1002fde0
   19080:	42700000 	.word	0x42700000
   19084:	fffffff2 	.word	0xfffffff2
   19088:	ffffff75 	.word	0xffffff75
   1908c:	1002fe00 	.word	0x1002fe00
   19090:	fffffff7 	.word	0xfffffff7
   19094:	ffffff6c 	.word	0xffffff6c
   19098:	1002fe20 	.word	0x1002fe20
   1909c:	00000000 	.word	0x00000000

000190a0 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
   190a0:	4b07      	ldr	r3, [pc, #28]	; (190c0 <pxCurrentTCBConst2>)
   190a2:	6819      	ldr	r1, [r3, #0]
   190a4:	6808      	ldr	r0, [r1, #0]
   190a6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   190aa:	f380 8809 	msr	PSP, r0
   190ae:	f3bf 8f6f 	isb	sy
   190b2:	f04f 0000 	mov.w	r0, #0
   190b6:	f380 8811 	msr	BASEPRI, r0
   190ba:	4770      	bx	lr
   190bc:	f3af 8000 	nop.w

000190c0 <pxCurrentTCBConst2>:
   190c0:	100300a8 	.word	0x100300a8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
   190c4:	bf00      	nop
   190c6:	bf00      	nop
	...

000190d0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
   190d0:	f3ef 8009 	mrs	r0, PSP
   190d4:	f3bf 8f6f 	isb	sy
   190d8:	4b15      	ldr	r3, [pc, #84]	; (19130 <pxCurrentTCBConst>)
   190da:	681a      	ldr	r2, [r3, #0]
   190dc:	f01e 0f10 	tst.w	lr, #16
   190e0:	bf08      	it	eq
   190e2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
   190e6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   190ea:	6010      	str	r0, [r2, #0]
   190ec:	e92d 0009 	stmdb	sp!, {r0, r3}
   190f0:	f04f 0080 	mov.w	r0, #128	; 0x80
   190f4:	f380 8811 	msr	BASEPRI, r0
   190f8:	f3bf 8f4f 	dsb	sy
   190fc:	f3bf 8f6f 	isb	sy
   19100:	f001 fd0e 	bl	1ab20 <vTaskSwitchContext>
   19104:	f04f 0000 	mov.w	r0, #0
   19108:	f380 8811 	msr	BASEPRI, r0
   1910c:	bc09      	pop	{r0, r3}
   1910e:	6819      	ldr	r1, [r3, #0]
   19110:	6808      	ldr	r0, [r1, #0]
   19112:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19116:	f01e 0f10 	tst.w	lr, #16
   1911a:	bf08      	it	eq
   1911c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
   19120:	f380 8809 	msr	PSP, r0
   19124:	f3bf 8f6f 	isb	sy
   19128:	4770      	bx	lr
   1912a:	bf00      	nop
   1912c:	f3af 8000 	nop.w

00019130 <pxCurrentTCBConst>:
   19130:	100300a8 	.word	0x100300a8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
   19134:	bf00      	nop
   19136:	bf00      	nop

00019138 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
   19138:	b500      	push	{lr}
   1913a:	b083      	sub	sp, #12

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
   1913c:	f04f 0380 	mov.w	r3, #128	; 0x80
   19140:	f383 8811 	msr	BASEPRI, r3
   19144:	f3bf 8f6f 	isb	sy
   19148:	f3bf 8f4f 	dsb	sy
   1914c:	9301      	str	r3, [sp, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
   1914e:	f001 fc49 	bl	1a9e4 <xTaskIncrementTick>
   19152:	4603      	mov	r3, r0
   19154:	2b00      	cmp	r3, #0
   19156:	d003      	beq.n	19160 <SysTick_Handler+0x28>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
   19158:	4b06      	ldr	r3, [pc, #24]	; (19174 <SysTick_Handler+0x3c>)
   1915a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   1915e:	601a      	str	r2, [r3, #0]
   19160:	2300      	movs	r3, #0
   19162:	9300      	str	r3, [sp, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
   19164:	9b00      	ldr	r3, [sp, #0]
   19166:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
   1916a:	bf00      	nop
   1916c:	b003      	add	sp, #12
   1916e:	f85d fb04 	ldr.w	pc, [sp], #4
   19172:	bf00      	nop
   19174:	e000ed04 	.word	0xe000ed04

00019178 <xPortStimerTickHandler>:
//
//
//*****************************************************************************
void
xPortStimerTickHandler(uint32_t delta)
{
   19178:	b500      	push	{lr}
   1917a:	b08b      	sub	sp, #44	; 0x2c
   1917c:	9001      	str	r0, [sp, #4]
    uint32_t remainder = 0;
   1917e:	2300      	movs	r3, #0
   19180:	9307      	str	r3, [sp, #28]
    uint32_t curSTimer;
    uint32_t timerCounts;
    uint32_t numTicksElapsed;
    BaseType_t ctxtSwitchReqd = pdFALSE;
   19182:	2300      	movs	r3, #0
   19184:	9308      	str	r3, [sp, #32]

    curSTimer = am_hal_stimer_counter_get();
   19186:	f003 fa1f 	bl	1c5c8 <am_hal_stimer_counter_get>
   1918a:	9006      	str	r0, [sp, #24]
    //
    // Configure the STIMER->COMPARE_0
    //
    am_hal_stimer_compare_delta_set(0, (ulTimerCountsForOneTick-delta));
   1918c:	4b2a      	ldr	r3, [pc, #168]	; (19238 <xPortStimerTickHandler+0xc0>)
   1918e:	681a      	ldr	r2, [r3, #0]
   19190:	9b01      	ldr	r3, [sp, #4]
   19192:	1ad3      	subs	r3, r2, r3
   19194:	4619      	mov	r1, r3
   19196:	2000      	movs	r0, #0
   19198:	f003 fa26 	bl	1c5e8 <am_hal_stimer_compare_delta_set>
#ifdef AM_FREERTOS_STIMER_BACKUP
    am_hal_stimer_compare_delta_set(1, (ulTimerCountsForOneTick-delta+1));
   1919c:	4b26      	ldr	r3, [pc, #152]	; (19238 <xPortStimerTickHandler+0xc0>)
   1919e:	681a      	ldr	r2, [r3, #0]
   191a0:	9b01      	ldr	r3, [sp, #4]
   191a2:	1ad3      	subs	r3, r2, r3
   191a4:	3301      	adds	r3, #1
   191a6:	4619      	mov	r1, r3
   191a8:	2001      	movs	r0, #1
   191aa:	f003 fa1d 	bl	1c5e8 <am_hal_stimer_compare_delta_set>
#endif

    timerCounts = curSTimer - g_lastSTimerVal;
   191ae:	4b23      	ldr	r3, [pc, #140]	; (1923c <xPortStimerTickHandler+0xc4>)
   191b0:	681b      	ldr	r3, [r3, #0]
   191b2:	9a06      	ldr	r2, [sp, #24]
   191b4:	1ad3      	subs	r3, r2, r3
   191b6:	9305      	str	r3, [sp, #20]
    numTicksElapsed = timerCounts/ulTimerCountsForOneTick;
   191b8:	4b1f      	ldr	r3, [pc, #124]	; (19238 <xPortStimerTickHandler+0xc0>)
   191ba:	681b      	ldr	r3, [r3, #0]
   191bc:	9a05      	ldr	r2, [sp, #20]
   191be:	fbb2 f3f3 	udiv	r3, r2, r3
   191c2:	9309      	str	r3, [sp, #36]	; 0x24
    remainder = timerCounts % ulTimerCountsForOneTick;
   191c4:	4b1c      	ldr	r3, [pc, #112]	; (19238 <xPortStimerTickHandler+0xc0>)
   191c6:	681a      	ldr	r2, [r3, #0]
   191c8:	9b05      	ldr	r3, [sp, #20]
   191ca:	fbb3 f1f2 	udiv	r1, r3, r2
   191ce:	fb02 f201 	mul.w	r2, r2, r1
   191d2:	1a9b      	subs	r3, r3, r2
   191d4:	9307      	str	r3, [sp, #28]
    g_lastSTimerVal = curSTimer - remainder;
   191d6:	9a06      	ldr	r2, [sp, #24]
   191d8:	9b07      	ldr	r3, [sp, #28]
   191da:	1ad3      	subs	r3, r2, r3
   191dc:	4a17      	ldr	r2, [pc, #92]	; (1923c <xPortStimerTickHandler+0xc4>)
   191de:	6013      	str	r3, [r2, #0]
	__asm volatile
   191e0:	f3ef 8211 	mrs	r2, BASEPRI
   191e4:	f04f 0380 	mov.w	r3, #128	; 0x80
   191e8:	f383 8811 	msr	BASEPRI, r3
   191ec:	f3bf 8f6f 	isb	sy
   191f0:	f3bf 8f4f 	dsb	sy
   191f4:	9204      	str	r2, [sp, #16]
   191f6:	9303      	str	r3, [sp, #12]
        //
        // Increment RTOS tick
        // Allowing for need to increment the tick more than one... to avoid accumulation of
        // error in case of interrupt latencies
        //
        while (numTicksElapsed--)
   191f8:	e008      	b.n	1920c <xPortStimerTickHandler+0x94>
        {
            ctxtSwitchReqd = (( xTaskIncrementTick() != pdFALSE ) ? pdTRUE : ctxtSwitchReqd);
   191fa:	f001 fbf3 	bl	1a9e4 <xTaskIncrementTick>
   191fe:	4603      	mov	r3, r0
   19200:	2b00      	cmp	r3, #0
   19202:	d101      	bne.n	19208 <xPortStimerTickHandler+0x90>
   19204:	9b08      	ldr	r3, [sp, #32]
   19206:	e000      	b.n	1920a <xPortStimerTickHandler+0x92>
   19208:	2301      	movs	r3, #1
   1920a:	9308      	str	r3, [sp, #32]
        while (numTicksElapsed--)
   1920c:	9b09      	ldr	r3, [sp, #36]	; 0x24
   1920e:	1e5a      	subs	r2, r3, #1
   19210:	9209      	str	r2, [sp, #36]	; 0x24
   19212:	2b00      	cmp	r3, #0
   19214:	d1f1      	bne.n	191fa <xPortStimerTickHandler+0x82>
        }
        if ( ctxtSwitchReqd != pdFALSE )
   19216:	9b08      	ldr	r3, [sp, #32]
   19218:	2b00      	cmp	r3, #0
   1921a:	d003      	beq.n	19224 <xPortStimerTickHandler+0xac>
            //
            // A context switch is required.  Context switching is
            // performed in the PendSV interrupt. Pend the PendSV
            // interrupt.
            //
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
   1921c:	4b08      	ldr	r3, [pc, #32]	; (19240 <xPortStimerTickHandler+0xc8>)
   1921e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   19222:	601a      	str	r2, [r3, #0]
   19224:	2300      	movs	r3, #0
   19226:	9302      	str	r3, [sp, #8]
	__asm volatile
   19228:	9b02      	ldr	r3, [sp, #8]
   1922a:	f383 8811 	msr	BASEPRI, r3
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR(0);
}
   1922e:	bf00      	nop
   19230:	b00b      	add	sp, #44	; 0x2c
   19232:	f85d fb04 	ldr.w	pc, [sp], #4
   19236:	bf00      	nop
   19238:	1003003c 	.word	0x1003003c
   1923c:	10030038 	.word	0x10030038
   19240:	e000ed04 	.word	0xe000ed04

00019244 <am_stimer_cmpr0_isr>:
// Interrupt handler for the STIMER module Compare 0.
//
//*****************************************************************************
void
am_stimer_cmpr0_isr(void)
{
   19244:	b500      	push	{lr}
   19246:	b083      	sub	sp, #12

    //
    // Check the timer interrupt status.
    //
    uint32_t ui32Status = am_hal_stimer_int_status_get(false);
   19248:	2000      	movs	r0, #0
   1924a:	f003 f9db 	bl	1c604 <am_hal_stimer_int_status_get>
   1924e:	9001      	str	r0, [sp, #4]
    if (ui32Status & AM_HAL_STIMER_INT_COMPAREA)
   19250:	9b01      	ldr	r3, [sp, #4]
   19252:	f003 0301 	and.w	r3, r3, #1
   19256:	2b00      	cmp	r3, #0
   19258:	d005      	beq.n	19266 <am_stimer_cmpr0_isr+0x22>
    {
        am_hal_stimer_int_clear(AM_HAL_STIMER_INT_COMPAREA);
   1925a:	2001      	movs	r0, #1
   1925c:	f003 f9cc 	bl	1c5f8 <am_hal_stimer_int_clear>

        //
        // Run handlers for the various possible timer events.
        //
        xPortStimerTickHandler(0);
   19260:	2000      	movs	r0, #0
   19262:	f7ff ff89 	bl	19178 <xPortStimerTickHandler>
    }
}
   19266:	bf00      	nop
   19268:	b003      	add	sp, #12
   1926a:	f85d fb04 	ldr.w	pc, [sp], #4
	...

00019270 <am_stimer_cmpr1_isr>:
// Interrupt handler for the STIMER module Compare 0.
//
//*****************************************************************************
void
am_stimer_cmpr1_isr(void)
{
   19270:	b500      	push	{lr}
   19272:	b083      	sub	sp, #12

    //
    // Check the timer interrupt status.
    //
    uint32_t ui32Status = am_hal_stimer_int_status_get(false);
   19274:	2000      	movs	r0, #0
   19276:	f003 f9c5 	bl	1c604 <am_hal_stimer_int_status_get>
   1927a:	9001      	str	r0, [sp, #4]
    if (ui32Status & AM_HAL_STIMER_INT_COMPAREB)
   1927c:	9b01      	ldr	r3, [sp, #4]
   1927e:	f003 0302 	and.w	r3, r3, #2
   19282:	2b00      	cmp	r3, #0
   19284:	d00a      	beq.n	1929c <am_stimer_cmpr1_isr+0x2c>
    {
        am_hal_stimer_int_clear(AM_HAL_STIMER_INT_COMPAREB);
   19286:	2002      	movs	r0, #2
   19288:	f003 f9b6 	bl	1c5f8 <am_hal_stimer_int_clear>
        gNumCmpB++;
   1928c:	4b05      	ldr	r3, [pc, #20]	; (192a4 <am_stimer_cmpr1_isr+0x34>)
   1928e:	681b      	ldr	r3, [r3, #0]
   19290:	3301      	adds	r3, #1
   19292:	4a04      	ldr	r2, [pc, #16]	; (192a4 <am_stimer_cmpr1_isr+0x34>)
   19294:	6013      	str	r3, [r2, #0]
        //
        // Run handlers for the various possible timer events.
        //
        xPortStimerTickHandler(1);
   19296:	2001      	movs	r0, #1
   19298:	f7ff ff6e 	bl	19178 <xPortStimerTickHandler>
    }
}
   1929c:	bf00      	nop
   1929e:	b003      	add	sp, #12
   192a0:	f85d fb04 	ldr.w	pc, [sp], #4
   192a4:	10030040 	.word	0x10030040

000192a8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
   192a8:	b082      	sub	sp, #8
   192aa:	4603      	mov	r3, r0
   192ac:	f88d 3007 	strb.w	r3, [sp, #7]
  if ((int32_t)(IRQn) >= 0)
   192b0:	f99d 3007 	ldrsb.w	r3, [sp, #7]
   192b4:	2b00      	cmp	r3, #0
   192b6:	db0c      	blt.n	192d2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   192b8:	f89d 3007 	ldrb.w	r3, [sp, #7]
   192bc:	f003 021f 	and.w	r2, r3, #31
   192c0:	4905      	ldr	r1, [pc, #20]	; (192d8 <__NVIC_EnableIRQ+0x30>)
   192c2:	f99d 3007 	ldrsb.w	r3, [sp, #7]
   192c6:	095b      	lsrs	r3, r3, #5
   192c8:	2001      	movs	r0, #1
   192ca:	fa00 f202 	lsl.w	r2, r0, r2
   192ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
   192d2:	bf00      	nop
   192d4:	b002      	add	sp, #8
   192d6:	4770      	bx	lr
   192d8:	e000e100 	.word	0xe000e100

000192dc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
   192dc:	b082      	sub	sp, #8
   192de:	4603      	mov	r3, r0
   192e0:	9100      	str	r1, [sp, #0]
   192e2:	f88d 3007 	strb.w	r3, [sp, #7]
  if ((int32_t)(IRQn) >= 0)
   192e6:	f99d 3007 	ldrsb.w	r3, [sp, #7]
   192ea:	2b00      	cmp	r3, #0
   192ec:	db0a      	blt.n	19304 <__NVIC_SetPriority+0x28>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
   192ee:	9b00      	ldr	r3, [sp, #0]
   192f0:	b2da      	uxtb	r2, r3
   192f2:	490c      	ldr	r1, [pc, #48]	; (19324 <__NVIC_SetPriority+0x48>)
   192f4:	f99d 3007 	ldrsb.w	r3, [sp, #7]
   192f8:	0152      	lsls	r2, r2, #5
   192fa:	b2d2      	uxtb	r2, r2
   192fc:	440b      	add	r3, r1
   192fe:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
   19302:	e00b      	b.n	1931c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
   19304:	9b00      	ldr	r3, [sp, #0]
   19306:	b2da      	uxtb	r2, r3
   19308:	4907      	ldr	r1, [pc, #28]	; (19328 <__NVIC_SetPriority+0x4c>)
   1930a:	f89d 3007 	ldrb.w	r3, [sp, #7]
   1930e:	f003 030f 	and.w	r3, r3, #15
   19312:	3b04      	subs	r3, #4
   19314:	0152      	lsls	r2, r2, #5
   19316:	b2d2      	uxtb	r2, r2
   19318:	440b      	add	r3, r1
   1931a:	761a      	strb	r2, [r3, #24]
}
   1931c:	bf00      	nop
   1931e:	b002      	add	sp, #8
   19320:	4770      	bx	lr
   19322:	bf00      	nop
   19324:	e000e100 	.word	0xe000e100
   19328:	e000ed00 	.word	0xe000ed00

0001932c <prvVsyncInterruptHandler>:

void (*nema_dc_interrupt_callback)(void) = NULL;


static void prvVsyncInterruptHandler( void *pvUnused )
{
   1932c:	b500      	push	{lr}
   1932e:	b083      	sub	sp, #12
   19330:	9001      	str	r0, [sp, #4]
    ++irq_count;
   19332:	4b0d      	ldr	r3, [pc, #52]	; (19368 <prvVsyncInterruptHandler+0x3c>)
   19334:	681b      	ldr	r3, [r3, #0]
   19336:	3301      	adds	r3, #1
   19338:	4a0b      	ldr	r2, [pc, #44]	; (19368 <prvVsyncInterruptHandler+0x3c>)
   1933a:	6013      	str	r3, [r2, #0]

    /* Clear the interrupt */
    nemadc_reg_write(NEMADC_REG_INTERRUPT, nemadc_reg_read(NEMADC_REG_INTERRUPT) & (~(1U << 4)));
   1933c:	20f8      	movs	r0, #248	; 0xf8
   1933e:	f000 f87f 	bl	19440 <nemadc_reg_read>
   19342:	4603      	mov	r3, r0
   19344:	f023 0310 	bic.w	r3, r3, #16
   19348:	4619      	mov	r1, r3
   1934a:	20f8      	movs	r0, #248	; 0xf8
   1934c:	f000 f886 	bl	1945c <nemadc_reg_write>
    #ifdef SYSTEM_VIEW
        traceISR_EXIT();
    #endif
#endif

    if (nema_dc_interrupt_callback) nema_dc_interrupt_callback();
   19350:	4b06      	ldr	r3, [pc, #24]	; (1936c <prvVsyncInterruptHandler+0x40>)
   19352:	681b      	ldr	r3, [r3, #0]
   19354:	2b00      	cmp	r3, #0
   19356:	d002      	beq.n	1935e <prvVsyncInterruptHandler+0x32>
   19358:	4b04      	ldr	r3, [pc, #16]	; (1936c <prvVsyncInterruptHandler+0x40>)
   1935a:	681b      	ldr	r3, [r3, #0]
   1935c:	4798      	blx	r3
}
   1935e:	bf00      	nop
   19360:	b003      	add	sp, #12
   19362:	f85d fb04 	ldr.w	pc, [sp], #4
   19366:	bf00      	nop
   19368:	10030048 	.word	0x10030048
   1936c:	1003004c 	.word	0x1003004c

00019370 <prvTEInterruptHandler>:

static void prvTEInterruptHandler( void *pvUnused )
{
   19370:	b500      	push	{lr}
   19372:	b083      	sub	sp, #12
   19374:	9001      	str	r0, [sp, #4]
    ++irq_count;
   19376:	4b0d      	ldr	r3, [pc, #52]	; (193ac <prvTEInterruptHandler+0x3c>)
   19378:	681b      	ldr	r3, [r3, #0]
   1937a:	3301      	adds	r3, #1
   1937c:	4a0b      	ldr	r2, [pc, #44]	; (193ac <prvTEInterruptHandler+0x3c>)
   1937e:	6013      	str	r3, [r2, #0]

    /* Clear the interrupt */
    nemadc_reg_write(NEMADC_REG_INTERRUPT, nemadc_reg_read(NEMADC_REG_INTERRUPT) & (~(1U << 3)));
   19380:	20f8      	movs	r0, #248	; 0xf8
   19382:	f000 f85d 	bl	19440 <nemadc_reg_read>
   19386:	4603      	mov	r3, r0
   19388:	f023 0308 	bic.w	r3, r3, #8
   1938c:	4619      	mov	r1, r3
   1938e:	20f8      	movs	r0, #248	; 0xf8
   19390:	f000 f864 	bl	1945c <nemadc_reg_write>
    #ifdef SYSTEM_VIEW
        traceISR_EXIT();
    #endif
#endif

    if (nema_dc_interrupt_callback) nema_dc_interrupt_callback();
   19394:	4b06      	ldr	r3, [pc, #24]	; (193b0 <prvTEInterruptHandler+0x40>)
   19396:	681b      	ldr	r3, [r3, #0]
   19398:	2b00      	cmp	r3, #0
   1939a:	d002      	beq.n	193a2 <prvTEInterruptHandler+0x32>
   1939c:	4b04      	ldr	r3, [pc, #16]	; (193b0 <prvTEInterruptHandler+0x40>)
   1939e:	681b      	ldr	r3, [r3, #0]
   193a0:	4798      	blx	r3
}
   193a2:	bf00      	nop
   193a4:	b003      	add	sp, #12
   193a6:	f85d fb04 	ldr.w	pc, [sp], #4
   193aa:	bf00      	nop
   193ac:	10030048 	.word	0x10030048
   193b0:	1003004c 	.word	0x1003004c

000193b4 <am_disp_isr>:

void am_disp_isr()
{
   193b4:	b508      	push	{r3, lr}
  if ((nemadc_reg_read(NEMADC_REG_INTERRUPT) & (1 << 4)) != 0)
   193b6:	20f8      	movs	r0, #248	; 0xf8
   193b8:	f000 f842 	bl	19440 <nemadc_reg_read>
   193bc:	4603      	mov	r3, r0
   193be:	f003 0310 	and.w	r3, r3, #16
   193c2:	2b00      	cmp	r3, #0
   193c4:	d002      	beq.n	193cc <am_disp_isr+0x18>
  {
    prvVsyncInterruptHandler(NULL);
   193c6:	2000      	movs	r0, #0
   193c8:	f7ff ffb0 	bl	1932c <prvVsyncInterruptHandler>
  }
  if  ((nemadc_reg_read(NEMADC_REG_INTERRUPT) & (1 << 3)) != 0)
   193cc:	20f8      	movs	r0, #248	; 0xf8
   193ce:	f000 f837 	bl	19440 <nemadc_reg_read>
   193d2:	4603      	mov	r3, r0
   193d4:	f003 0308 	and.w	r3, r3, #8
   193d8:	2b00      	cmp	r3, #0
   193da:	d002      	beq.n	193e2 <am_disp_isr+0x2e>
  {
    prvTEInterruptHandler(NULL);
   193dc:	2000      	movs	r0, #0
   193de:	f7ff ffc7 	bl	19370 <prvTEInterruptHandler>
  }
}
   193e2:	bf00      	nop
   193e4:	bd08      	pop	{r3, pc}
	...

000193e8 <nemadc_sys_init>:


int32_t nemadc_sys_init(void) {
   193e8:	b508      	push	{r3, lr}
    // xil_printf( "nemadc_sys_init()\r\n" );
    nemadc_regs = (uintptr_t)NEMADC_BASEADDR;
   193ea:	4b08      	ldr	r3, [pc, #32]	; (1940c <nemadc_sys_init+0x24>)
   193ec:	4a08      	ldr	r2, [pc, #32]	; (19410 <nemadc_sys_init+0x28>)
   193ee:	601a      	str	r2, [r3, #0]


    /* Clear the interrupt */
    nemadc_reg_write(NEMADC_REG_INTERRUPT, 0);
   193f0:	2100      	movs	r1, #0
   193f2:	20f8      	movs	r0, #248	; 0xf8
   193f4:	f000 f832 	bl	1945c <nemadc_reg_write>

    /* Install Interrupt Handler */
    NVIC_SetPriority(NEMADC_IRQ, AM_IRQ_PRIORITY_DEFAULT);
   193f8:	2104      	movs	r1, #4
   193fa:	201d      	movs	r0, #29
   193fc:	f7ff ff6e 	bl	192dc <__NVIC_SetPriority>
    NVIC_EnableIRQ(NEMADC_IRQ);
   19400:	201d      	movs	r0, #29
   19402:	f7ff ff51 	bl	192a8 <__NVIC_EnableIRQ>
#if WAIT_IRQ_BINARY_SEMAPHORE
    xSemaphore_vsync = xSemaphoreCreateBinary();
    xSemaphore_TE = xSemaphoreCreateBinary();
#endif
    
    return 0;
   19406:	2300      	movs	r3, #0
}
   19408:	4618      	mov	r0, r3
   1940a:	bd08      	pop	{r3, pc}
   1940c:	10030044 	.word	0x10030044
   19410:	400a0000 	.word	0x400a0000

00019414 <nemadc_wait_vsync>:
//@function nemadc_wait_vsync
//@brief Wait for VSync interrupt
//@param void
//-----------------------------------------------------------------------
void nemadc_wait_vsync(void)
{
   19414:	b500      	push	{lr}
   19416:	b083      	sub	sp, #12
#ifdef BAREMETAL
    /* Wait for the interrupt */
    #if WAIT_IRQ_POLL == 1
        uint32_t ui32usMaxDelay = 1000000; // 1 sec
   19418:	4b07      	ldr	r3, [pc, #28]	; (19438 <nemadc_wait_vsync+0x24>)
   1941a:	9301      	str	r3, [sp, #4]
        uint32_t ui32Status;
        //irq_handler sets NEMADC_REG_INTERRUPT to 0. Poll until this happens
        ui32Status = am_hal_delay_us_status_change(ui32usMaxDelay, (uint32_t)&DC->INTERRUPT, 1UL << 4, 0);
   1941c:	2300      	movs	r3, #0
   1941e:	2210      	movs	r2, #16
   19420:	4906      	ldr	r1, [pc, #24]	; (1943c <nemadc_wait_vsync+0x28>)
   19422:	9801      	ldr	r0, [sp, #4]
   19424:	f002 fd94 	bl	1bf50 <am_hal_delay_us_status_change>
   19428:	9000      	str	r0, [sp, #0]
        if (ui32Status != AM_HAL_STATUS_SUCCESS)
   1942a:	9b00      	ldr	r3, [sp, #0]
   1942c:	2b00      	cmp	r3, #0

        (void)xResult;
    #endif // WAIT_IRQ_BINARY_SEMAPHORE    
#endif /* BAREMETAL */
    
    return;
   1942e:	bf00      	nop

    

    // xil_printf("irq_count after = %d\r\n", irq_count);
}
   19430:	b003      	add	sp, #12
   19432:	f85d fb04 	ldr.w	pc, [sp], #4
   19436:	bf00      	nop
   19438:	000f4240 	.word	0x000f4240
   1943c:	400a00f8 	.word	0x400a00f8

00019440 <nemadc_reg_read>:
//@function nemadc_reg_read
//@brief Read NemaDC Hardware Register
//@param uint32_t desc:Register address
//@return uint32_t desc:Register Value
//-----------------------------------------------------------------------
uint32_t  nemadc_reg_read(uint32_t reg) {
   19440:	b084      	sub	sp, #16
   19442:	9001      	str	r0, [sp, #4]
    volatile uint32_t *ptr = (volatile uint32_t *)(nemadc_regs + reg);
   19444:	4b04      	ldr	r3, [pc, #16]	; (19458 <nemadc_reg_read+0x18>)
   19446:	681a      	ldr	r2, [r3, #0]
   19448:	9b01      	ldr	r3, [sp, #4]
   1944a:	4413      	add	r3, r2
   1944c:	9303      	str	r3, [sp, #12]
    return *ptr;
   1944e:	9b03      	ldr	r3, [sp, #12]
   19450:	681b      	ldr	r3, [r3, #0]
}
   19452:	4618      	mov	r0, r3
   19454:	b004      	add	sp, #16
   19456:	4770      	bx	lr
   19458:	10030044 	.word	0x10030044

0001945c <nemadc_reg_write>:
//@function nemadc_reg_write
//@brief Write NemaDC Hardware Register
//@param uint32_t desc:Register address
//@param uint32_t desc:Register value
//-----------------------------------------------------------------------
void nemadc_reg_write(uint32_t reg, uint32_t value) {
   1945c:	b084      	sub	sp, #16
   1945e:	9001      	str	r0, [sp, #4]
   19460:	9100      	str	r1, [sp, #0]
    //am_util_stdio_printf("%08x = %08x\n", reg, value);
    volatile uint32_t *ptr = (volatile uint32_t *)(nemadc_regs + reg);
   19462:	4b05      	ldr	r3, [pc, #20]	; (19478 <nemadc_reg_write+0x1c>)
   19464:	681a      	ldr	r2, [r3, #0]
   19466:	9b01      	ldr	r3, [sp, #4]
   19468:	4413      	add	r3, r2
   1946a:	9303      	str	r3, [sp, #12]
    *ptr = value;
   1946c:	9b03      	ldr	r3, [sp, #12]
   1946e:	9a00      	ldr	r2, [sp, #0]
   19470:	601a      	str	r2, [r3, #0]
}
   19472:	bf00      	nop
   19474:	b004      	add	sp, #16
   19476:	4770      	bx	lr
   19478:	10030044 	.word	0x10030044

0001947c <__NVIC_EnableIRQ>:
{
   1947c:	b082      	sub	sp, #8
   1947e:	4603      	mov	r3, r0
   19480:	f88d 3007 	strb.w	r3, [sp, #7]
  if ((int32_t)(IRQn) >= 0)
   19484:	f99d 3007 	ldrsb.w	r3, [sp, #7]
   19488:	2b00      	cmp	r3, #0
   1948a:	db0c      	blt.n	194a6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   1948c:	f89d 3007 	ldrb.w	r3, [sp, #7]
   19490:	f003 021f 	and.w	r2, r3, #31
   19494:	4905      	ldr	r1, [pc, #20]	; (194ac <__NVIC_EnableIRQ+0x30>)
   19496:	f99d 3007 	ldrsb.w	r3, [sp, #7]
   1949a:	095b      	lsrs	r3, r3, #5
   1949c:	2001      	movs	r0, #1
   1949e:	fa00 f202 	lsl.w	r2, r0, r2
   194a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   194a6:	bf00      	nop
   194a8:	b002      	add	sp, #8
   194aa:	4770      	bx	lr
   194ac:	e000e100 	.word	0xe000e100

000194b0 <__NVIC_SetPriority>:
{
   194b0:	b082      	sub	sp, #8
   194b2:	4603      	mov	r3, r0
   194b4:	9100      	str	r1, [sp, #0]
   194b6:	f88d 3007 	strb.w	r3, [sp, #7]
  if ((int32_t)(IRQn) >= 0)
   194ba:	f99d 3007 	ldrsb.w	r3, [sp, #7]
   194be:	2b00      	cmp	r3, #0
   194c0:	db0a      	blt.n	194d8 <__NVIC_SetPriority+0x28>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
   194c2:	9b00      	ldr	r3, [sp, #0]
   194c4:	b2da      	uxtb	r2, r3
   194c6:	490c      	ldr	r1, [pc, #48]	; (194f8 <__NVIC_SetPriority+0x48>)
   194c8:	f99d 3007 	ldrsb.w	r3, [sp, #7]
   194cc:	0152      	lsls	r2, r2, #5
   194ce:	b2d2      	uxtb	r2, r2
   194d0:	440b      	add	r3, r1
   194d2:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
   194d6:	e00b      	b.n	194f0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
   194d8:	9b00      	ldr	r3, [sp, #0]
   194da:	b2da      	uxtb	r2, r3
   194dc:	4907      	ldr	r1, [pc, #28]	; (194fc <__NVIC_SetPriority+0x4c>)
   194de:	f89d 3007 	ldrb.w	r3, [sp, #7]
   194e2:	f003 030f 	and.w	r3, r3, #15
   194e6:	3b04      	subs	r3, #4
   194e8:	0152      	lsls	r2, r2, #5
   194ea:	b2d2      	uxtb	r2, r2
   194ec:	440b      	add	r3, r1
   194ee:	761a      	strb	r2, [r3, #24]
}
   194f0:	bf00      	nop
   194f2:	b002      	add	sp, #8
   194f4:	4770      	bx	lr
   194f6:	bf00      	nop
   194f8:	e000e100 	.word	0xe000e100
   194fc:	e000ed00 	.word	0xe000ed00

00019500 <prvNemaInterruptHandler>:
#endif /* BAREMETAL */

static volatile int last_cl_id = -1;

static void prvNemaInterruptHandler( void *pvUnused )
{
   19500:	b500      	push	{lr}
   19502:	b083      	sub	sp, #12
   19504:	9001      	str	r0, [sp, #4]
    last_cl_id = (int)nema_reg_read(NEMA_CLID);
   19506:	f44f 70a4 	mov.w	r0, #328	; 0x148
   1950a:	f000 f88b 	bl	19624 <nema_reg_read>
   1950e:	4603      	mov	r3, r0
   19510:	461a      	mov	r2, r3
   19512:	4b05      	ldr	r3, [pc, #20]	; (19528 <prvNemaInterruptHandler+0x28>)
   19514:	601a      	str	r2, [r3, #0]

    /* Clear the interrupt */
    nema_reg_write(NEMA_INTERRUPT, 0);
   19516:	2100      	movs	r1, #0
   19518:	20f8      	movs	r0, #248	; 0xf8
   1951a:	f000 f891 	bl	19640 <nema_reg_write>
#endif // WAIT_SEMA 
#ifdef SYSTEM_VIEW
    traceISR_EXIT();
#endif
#endif // BAREMETAL   
}
   1951e:	bf00      	nop
   19520:	b003      	add	sp, #12
   19522:	f85d fb04 	ldr.w	pc, [sp], #4
   19526:	bf00      	nop
   19528:	1002fe40 	.word	0x1002fe40

0001952c <am_gpu_isr>:

void am_gpu_isr()
{
   1952c:	b508      	push	{r3, lr}
  prvNemaInterruptHandler(NULL);
   1952e:	2000      	movs	r0, #0
   19530:	f7ff ffe6 	bl	19500 <prvNemaInterruptHandler>
}
   19534:	bf00      	nop
   19536:	bd08      	pop	{r3, pc}

00019538 <nema_sys_init>:

static nema_ringbuffer_t ring_buffer_str = {{0}};

int32_t nema_sys_init (void)
{
   19538:	b510      	push	{r4, lr}
   1953a:	b088      	sub	sp, #32
    // disable clockgating of GPU    
    nema_reg_write(NEMA_CGCTRL, 0xffffffff);
   1953c:	f04f 31ff 	mov.w	r1, #4294967295
   19540:	2094      	movs	r0, #148	; 0x94
   19542:	f000 f87d 	bl	19640 <nema_reg_write>

#if (defined(NEMA_MULTI_PROCESS) || defined(NEMA_MULTI_THREAD))
    enable_mutices = 0;
#endif    
    nema_reg_write(NEMA_INTERRUPT, 0);
   19546:	2100      	movs	r1, #0
   19548:	20f8      	movs	r0, #248	; 0xf8
   1954a:	f000 f879 	bl	19640 <nema_reg_write>
        
    /* Install Interrupt Handler */
    NVIC_SetPriority(NEMA_IRQ, AM_IRQ_PRIORITY_DEFAULT);
   1954e:	2104      	movs	r1, #4
   19550:	201c      	movs	r0, #28
   19552:	f7ff ffad 	bl	194b0 <__NVIC_SetPriority>
    NVIC_EnableIRQ(NEMA_IRQ);
   19556:	201c      	movs	r0, #28
   19558:	f7ff ff90 	bl	1947c <__NVIC_EnableIRQ>
    }
#endif

#ifdef USE_TSI_MALLOC
    // Map and initialize Graphics Memory
    tsi_malloc_init((void *)VMEM_BASEADDR, (uintptr_t)VMEM_BASEADDR, VMEM_SIZE, 1);
   1955c:	4a15      	ldr	r2, [pc, #84]	; (195b4 <nema_sys_init+0x7c>)
   1955e:	2301      	movs	r3, #1
   19560:	9300      	str	r3, [sp, #0]
   19562:	f44f 2370 	mov.w	r3, #983040	; 0xf0000
   19566:	4913      	ldr	r1, [pc, #76]	; (195b4 <nema_sys_init+0x7c>)
   19568:	2000      	movs	r0, #0
   1956a:	f006 fa0b 	bl	1f984 <tsi_malloc_init_pool>
    //ring_buffer_str.bo may be already allocated
    if ( ring_buffer_str.bo.base_phys == 0U )
#endif
    {
        //allocate ring_buffer memory
        const int RING_SIZE=1024; 
   1956e:	f44f 6380 	mov.w	r3, #1024	; 0x400
   19572:	9307      	str	r3, [sp, #28]
        ring_buffer_str.bo = nema_buffer_create(RING_SIZE);
   19574:	4c10      	ldr	r4, [pc, #64]	; (195b8 <nema_sys_init+0x80>)
   19576:	ab02      	add	r3, sp, #8
   19578:	9907      	ldr	r1, [sp, #28]
   1957a:	4618      	mov	r0, r3
   1957c:	f000 f870 	bl	19660 <nema_buffer_create>
   19580:	ab02      	add	r3, sp, #8
   19582:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
   19584:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        (void)nema_buffer_map(&ring_buffer_str.bo);
   19588:	480b      	ldr	r0, [pc, #44]	; (195b8 <nema_sys_init+0x80>)
   1958a:	f000 f896 	bl	196ba <nema_buffer_map>
    }

    //Initialize Ring BUffer
    int ret = nema_rb_init(&ring_buffer_str, 1);
   1958e:	2101      	movs	r1, #1
   19590:	4809      	ldr	r0, [pc, #36]	; (195b8 <nema_sys_init+0x80>)
   19592:	f003 fffd 	bl	1d590 <nema_rb_init>
   19596:	9006      	str	r0, [sp, #24]

#if (defined(NEMA_MULTI_PROCESS) || defined(NEMA_MULTI_THREAD))
    enable_mutices = 1;
#endif

    if (ret) {
   19598:	9b06      	ldr	r3, [sp, #24]
   1959a:	2b00      	cmp	r3, #0
   1959c:	d001      	beq.n	195a2 <nema_sys_init+0x6a>
        // am_util_stdio_printf("nema_rb_init FAILED\n");
        return ret;
   1959e:	9b06      	ldr	r3, [sp, #24]
   195a0:	e004      	b.n	195ac <nema_sys_init+0x74>
    }

    last_cl_id = -1;
   195a2:	4b06      	ldr	r3, [pc, #24]	; (195bc <nema_sys_init+0x84>)
   195a4:	f04f 32ff 	mov.w	r2, #4294967295
   195a8:	601a      	str	r2, [r3, #0]

    return 0;
   195aa:	2300      	movs	r3, #0
}
   195ac:	4618      	mov	r0, r3
   195ae:	b008      	add	sp, #32
   195b0:	bd10      	pop	{r4, pc}
   195b2:	bf00      	nop
   195b4:	10060008 	.word	0x10060008
   195b8:	10030050 	.word	0x10030050
   195bc:	1002fe40 	.word	0x1002fe40

000195c0 <nema_wait_irq>:

int nema_wait_irq (void)
{
   195c0:	b500      	push	{lr}
   195c2:	b083      	sub	sp, #12
#ifdef BAREMETAL
    uint32_t ui32usMaxDelay = 100000;
   195c4:	4b09      	ldr	r3, [pc, #36]	; (195ec <nema_wait_irq+0x2c>)
   195c6:	9301      	str	r3, [sp, #4]
    uint32_t ui32Status;
    /* Wait for the interrupt */
#if WAIT_IRQ_POLL == 1
    //irq_handler sets NEMADC_REG_INTERRUPT to 0. Poll until this happens
    ui32Status = am_hal_delay_us_status_change(ui32usMaxDelay, (uint32_t)&GPU->INTERRUPTCTRL, 0xFFFFFFFF, 0);
   195c8:	2300      	movs	r3, #0
   195ca:	f04f 32ff 	mov.w	r2, #4294967295
   195ce:	4908      	ldr	r1, [pc, #32]	; (195f0 <nema_wait_irq+0x30>)
   195d0:	9801      	ldr	r0, [sp, #4]
   195d2:	f002 fcbd 	bl	1bf50 <am_hal_delay_us_status_change>
   195d6:	9000      	str	r0, [sp, #0]
    if (ui32Status != AM_HAL_STATUS_SUCCESS)
   195d8:	9b00      	ldr	r3, [sp, #0]
   195da:	2b00      	cmp	r3, #0
   195dc:	d001      	beq.n	195e2 <nema_wait_irq+0x22>
    {
        return ui32Status;
   195de:	9b00      	ldr	r3, [sp, #0]
   195e0:	e000      	b.n	195e4 <nema_wait_irq+0x24>
    return (int)xResult;
#endif
#endif /* BAREMETAL */

#ifdef BAREMETAL
    return 0;
   195e2:	2300      	movs	r3, #0
#endif
}
   195e4:	4618      	mov	r0, r3
   195e6:	b003      	add	sp, #12
   195e8:	f85d fb04 	ldr.w	pc, [sp], #4
   195ec:	000186a0 	.word	0x000186a0
   195f0:	400900f8 	.word	0x400900f8

000195f4 <nema_wait_irq_cl>:

int nema_wait_irq_cl (int cl_id)
{
   195f4:	b500      	push	{lr}
   195f6:	b085      	sub	sp, #20
   195f8:	9001      	str	r0, [sp, #4]
  int loops = 0;
   195fa:	2300      	movs	r3, #0
   195fc:	9303      	str	r3, [sp, #12]

  while ( last_cl_id < cl_id) {
   195fe:	e005      	b.n	1960c <nema_wait_irq_cl+0x18>
      
        //am_util_delay_ms(16);    
        loops++;
   19600:	9b03      	ldr	r3, [sp, #12]
   19602:	3301      	adds	r3, #1
   19604:	9303      	str	r3, [sp, #12]
        int ret = nema_wait_irq();
   19606:	f7ff ffdb 	bl	195c0 <nema_wait_irq>
   1960a:	9002      	str	r0, [sp, #8]
  while ( last_cl_id < cl_id) {
   1960c:	4b04      	ldr	r3, [pc, #16]	; (19620 <nema_wait_irq_cl+0x2c>)
   1960e:	681b      	ldr	r3, [r3, #0]
   19610:	9a01      	ldr	r2, [sp, #4]
   19612:	429a      	cmp	r2, r3
   19614:	dcf4      	bgt.n	19600 <nema_wait_irq_cl+0xc>
        //  nema_reg_write(0xfc, 0);
        //  nema_reg_write(NEMA_CLID, cl_id);
        //}
    }

    return 0;
   19616:	2300      	movs	r3, #0
}
   19618:	4618      	mov	r0, r3
   1961a:	b005      	add	sp, #20
   1961c:	f85d fb04 	ldr.w	pc, [sp], #4
   19620:	1002fe40 	.word	0x1002fe40

00019624 <nema_reg_read>:

uint32_t nema_reg_read (uint32_t reg)
{
   19624:	b084      	sub	sp, #16
   19626:	9001      	str	r0, [sp, #4]
    volatile uint32_t *ptr = (volatile uint32_t *)(nema_regs + reg);
   19628:	4a04      	ldr	r2, [pc, #16]	; (1963c <nema_reg_read+0x18>)
   1962a:	9b01      	ldr	r3, [sp, #4]
   1962c:	4413      	add	r3, r2
   1962e:	9303      	str	r3, [sp, #12]
    return *ptr;
   19630:	9b03      	ldr	r3, [sp, #12]
   19632:	681b      	ldr	r3, [r3, #0]
}
   19634:	4618      	mov	r0, r3
   19636:	b004      	add	sp, #16
   19638:	4770      	bx	lr
   1963a:	bf00      	nop
   1963c:	40090000 	.word	0x40090000

00019640 <nema_reg_write>:

void nema_reg_write (uint32_t reg,uint32_t value)
{
   19640:	b084      	sub	sp, #16
   19642:	9001      	str	r0, [sp, #4]
   19644:	9100      	str	r1, [sp, #0]
    volatile uint32_t *ptr = (volatile uint32_t *)(nema_regs + reg);
   19646:	4a05      	ldr	r2, [pc, #20]	; (1965c <nema_reg_write+0x1c>)
   19648:	9b01      	ldr	r3, [sp, #4]
   1964a:	4413      	add	r3, r2
   1964c:	9303      	str	r3, [sp, #12]
    *ptr = value;
   1964e:	9b03      	ldr	r3, [sp, #12]
   19650:	9a00      	ldr	r2, [sp, #0]
   19652:	601a      	str	r2, [r3, #0]
}
   19654:	bf00      	nop
   19656:	b004      	add	sp, #16
   19658:	4770      	bx	lr
   1965a:	bf00      	nop
   1965c:	40090000 	.word	0x40090000

00019660 <nema_buffer_create>:
AM_SHARED_RW uint64_t fbuf[FBUF_MAX/8];
uint8_t *current_buf = (uint8_t*)fbuf;
#endif

nema_buffer_t nema_buffer_create (int size)
{
   19660:	b510      	push	{r4, lr}
   19662:	b086      	sub	sp, #24
   19664:	9001      	str	r0, [sp, #4]
   19666:	9100      	str	r1, [sp, #0]
    nema_mutex_lock(MUTEX_MALLOC);
   19668:	2001      	movs	r0, #1
   1966a:	f000 f85e 	bl	1972a <nema_mutex_lock>

    nema_buffer_t bo;
#ifdef USE_TSI_MALLOC
    bo.base_virt = tsi_malloc((size_t)size);
   1966e:	9900      	ldr	r1, [sp, #0]
   19670:	2000      	movs	r0, #0
   19672:	f006 f9af 	bl	1f9d4 <tsi_malloc_pool>
   19676:	4603      	mov	r3, r0
   19678:	9304      	str	r3, [sp, #16]
/*     bo.base_virt = pvPortMalloc((size_t)size); */
    bo.base_virt = current_buf;
    current_buf += size;
#endif

    bo.base_phys = (uintptr_t) (bo.base_virt);
   1967a:	9b04      	ldr	r3, [sp, #16]
   1967c:	9305      	str	r3, [sp, #20]
    bo.size      = size;
   1967e:	9b00      	ldr	r3, [sp, #0]
   19680:	9302      	str	r3, [sp, #8]
    bo.fd        = 0;
   19682:	2300      	movs	r3, #0
   19684:	9303      	str	r3, [sp, #12]

    nema_mutex_unlock(MUTEX_MALLOC);
   19686:	2001      	movs	r0, #1
   19688:	f000 f855 	bl	19736 <nema_mutex_unlock>
    return bo;
   1968c:	9b01      	ldr	r3, [sp, #4]
   1968e:	461c      	mov	r4, r3
   19690:	ab02      	add	r3, sp, #8
   19692:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
   19694:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
   19698:	9801      	ldr	r0, [sp, #4]
   1969a:	b006      	add	sp, #24
   1969c:	bd10      	pop	{r4, pc}

0001969e <nema_buffer_create_pool>:

nema_buffer_t nema_buffer_create_pool (int pool, int size)
{
   1969e:	b500      	push	{lr}
   196a0:	b085      	sub	sp, #20
   196a2:	9003      	str	r0, [sp, #12]
   196a4:	9102      	str	r1, [sp, #8]
   196a6:	9201      	str	r2, [sp, #4]
    return nema_buffer_create(size);
   196a8:	9b03      	ldr	r3, [sp, #12]
   196aa:	9901      	ldr	r1, [sp, #4]
   196ac:	4618      	mov	r0, r3
   196ae:	f7ff ffd7 	bl	19660 <nema_buffer_create>
}
   196b2:	9803      	ldr	r0, [sp, #12]
   196b4:	b005      	add	sp, #20
   196b6:	f85d fb04 	ldr.w	pc, [sp], #4

000196ba <nema_buffer_map>:

void *nema_buffer_map (nema_buffer_t * bo)
{
   196ba:	b082      	sub	sp, #8
   196bc:	9001      	str	r0, [sp, #4]
    return bo->base_virt;
   196be:	9b01      	ldr	r3, [sp, #4]
   196c0:	689b      	ldr	r3, [r3, #8]
}
   196c2:	4618      	mov	r0, r3
   196c4:	b002      	add	sp, #8
   196c6:	4770      	bx	lr

000196c8 <nema_buffer_flush>:
{
    return bo->base_phys;
}

void nema_buffer_flush(nema_buffer_t * bo)
{
   196c8:	b500      	push	{lr}
   196ca:	b083      	sub	sp, #12
   196cc:	9001      	str	r0, [sp, #4]
    nema_mutex_lock(MUTEX_FLUSH);
   196ce:	2002      	movs	r0, #2
   196d0:	f000 f82b 	bl	1972a <nema_mutex_lock>
    // ps7_cortexa9_0/include/xparameters.h
    #include "xil_cache.h"
    Xil_DCacheFlushRange(bo->base_virt, bo->size);
#endif

    nema_mutex_unlock(MUTEX_FLUSH);
   196d4:	2002      	movs	r0, #2
   196d6:	f000 f82e 	bl	19736 <nema_mutex_unlock>
}
   196da:	bf00      	nop
   196dc:	b003      	add	sp, #12
   196de:	f85d fb04 	ldr.w	pc, [sp], #4

000196e2 <nema_host_malloc>:

void * nema_host_malloc (size_t size)
{
   196e2:	b500      	push	{lr}
   196e4:	b085      	sub	sp, #20
   196e6:	9001      	str	r0, [sp, #4]
    nema_mutex_lock(MUTEX_MALLOC);
   196e8:	2001      	movs	r0, #1
   196ea:	f000 f81e 	bl	1972a <nema_mutex_lock>

#ifdef USE_TSI_MALLOC
    void *ptr = tsi_malloc(size);
   196ee:	9b01      	ldr	r3, [sp, #4]
   196f0:	4619      	mov	r1, r3
   196f2:	2000      	movs	r0, #0
   196f4:	f006 f96e 	bl	1f9d4 <tsi_malloc_pool>
   196f8:	9003      	str	r0, [sp, #12]
#else    
    void *ptr = pvPortMalloc(size);
#endif    
#endif

    nema_mutex_unlock(MUTEX_MALLOC);
   196fa:	2001      	movs	r0, #1
   196fc:	f000 f81b 	bl	19736 <nema_mutex_unlock>
    return ptr;
   19700:	9b03      	ldr	r3, [sp, #12]
}
   19702:	4618      	mov	r0, r3
   19704:	b005      	add	sp, #20
   19706:	f85d fb04 	ldr.w	pc, [sp], #4

0001970a <nema_host_free>:

void nema_host_free (void * ptr)
{
   1970a:	b500      	push	{lr}
   1970c:	b083      	sub	sp, #12
   1970e:	9001      	str	r0, [sp, #4]
    nema_mutex_lock(MUTEX_MALLOC);
   19710:	2001      	movs	r0, #1
   19712:	f000 f80a 	bl	1972a <nema_mutex_lock>

#ifdef USE_TSI_MALLOC
    tsi_free(ptr);
   19716:	9801      	ldr	r0, [sp, #4]
   19718:	f006 f9a2 	bl	1fa60 <tsi_free>
#else    
    vPortFree(ptr);
#endif    
#endif

    nema_mutex_unlock(MUTEX_MALLOC);
   1971c:	2001      	movs	r0, #1
   1971e:	f000 f80a 	bl	19736 <nema_mutex_unlock>
}
   19722:	bf00      	nop
   19724:	b003      	add	sp, #12
   19726:	f85d fb04 	ldr.w	pc, [sp], #4

0001972a <nema_mutex_lock>:

int nema_mutex_lock (int mutex_id)
{
   1972a:	b082      	sub	sp, #8
   1972c:	9001      	str	r0, [sp, #4]
#if (defined(NEMA_MULTI_PROCESS) || defined(NEMA_MULTI_THREAD))
    if ((enable_mutices == 1) && (mutex_id >= 0) && (mutex_id <= MUTEX_MAX)) {
        xSemaphoreTake( xMutex[mutex_id], portMAX_DELAY );
    }
#endif
	return 0;
   1972e:	2300      	movs	r3, #0
}
   19730:	4618      	mov	r0, r3
   19732:	b002      	add	sp, #8
   19734:	4770      	bx	lr

00019736 <nema_mutex_unlock>:

int nema_mutex_unlock (int mutex_id)
{
   19736:	b082      	sub	sp, #8
   19738:	9001      	str	r0, [sp, #4]
#if (defined(NEMA_MULTI_PROCESS) || defined(NEMA_MULTI_THREAD))
    if ((enable_mutices == 1) && (mutex_id >= 0) && (mutex_id <= MUTEX_MAX)) {
        xSemaphoreGive( xMutex[mutex_id] );
    }
#endif
	return 0;
   1973a:	2300      	movs	r3, #0
}
   1973c:	4618      	mov	r0, r3
   1973e:	b002      	add	sp, #8
   19740:	4770      	bx	lr

00019742 <nema_set_blend_blit>:
static inline void nema_set_blend_blit(uint32_t blending_mode) {
   19742:	b500      	push	{lr}
   19744:	b083      	sub	sp, #12
   19746:	9001      	str	r0, [sp, #4]
    nema_set_blend(blending_mode, NEMA_TEX0, NEMA_TEX1, NEMA_NOTEX);
   19748:	f04f 33ff 	mov.w	r3, #4294967295
   1974c:	2201      	movs	r2, #1
   1974e:	2100      	movs	r1, #0
   19750:	9801      	ldr	r0, [sp, #4]
   19752:	f004 f935 	bl	1d9c0 <nema_set_blend>
}
   19756:	bf00      	nop
   19758:	b003      	add	sp, #12
   1975a:	f85d fb04 	ldr.w	pc, [sp], #4
	...

00019760 <nema_get_time>:

#define NEMA_MAX_SINGLE_TRANSFER            0x200

//returns time in seconds
float nema_get_time(void)
{
   19760:	b500      	push	{lr}
   19762:	b087      	sub	sp, #28
#ifdef BAREMETAL
    uint32_t ui32TimerCount = am_hal_timer_read(0); //!< This API only supports timer0.
   19764:	2000      	movs	r0, #0
   19766:	f003 f967 	bl	1ca38 <am_hal_timer_read>
   1976a:	9005      	str	r0, [sp, #20]
    static float last_sec = 0;
    float full_scale_sec;
    float timer_offset;
    float fTimerInputFreq;
    uint32_t ui32DivideRatio, ui32Timer0Clock;
    ui32Timer0Clock = TIMER->CTRL0_b.TMR0CLK;
   1976c:	4b2f      	ldr	r3, [pc, #188]	; (1982c <nema_get_time+0xcc>)
   1976e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
   19772:	f3c3 2307 	ubfx	r3, r3, #8, #8
   19776:	b2db      	uxtb	r3, r3
   19778:	9304      	str	r3, [sp, #16]
    if ((ui32Timer0Clock >= 1) || (ui32Timer0Clock <= 5))
   1977a:	9b04      	ldr	r3, [sp, #16]
   1977c:	2b00      	cmp	r3, #0
   1977e:	d102      	bne.n	19786 <nema_get_time+0x26>
   19780:	9b04      	ldr	r3, [sp, #16]
   19782:	2b05      	cmp	r3, #5
   19784:	d82a      	bhi.n	197dc <nema_get_time+0x7c>
        // TIMER_CTRL0_TMR0CLK_HFRC_DIV64       = 2,
        // TIMER_CTRL0_TMR0CLK_HFRC_DIV256      = 3,
        // TIMER_CTRL0_TMR0CLK_HFRC_DIV1024     = 4,
        // TIMER_CTRL0_TMR0CLK_HFRC_DIV4K       = 5,
        //
        ui32DivideRatio = (1U << ((ui32Timer0Clock + 1) << 1));
   19786:	9b04      	ldr	r3, [sp, #16]
   19788:	3301      	adds	r3, #1
   1978a:	005b      	lsls	r3, r3, #1
   1978c:	2201      	movs	r2, #1
   1978e:	fa02 f303 	lsl.w	r3, r2, r3
   19792:	9303      	str	r3, [sp, #12]
    }
    else
    {
        return 0; //!< This API only supports HFRC as timer input clock.
    }
    fTimerInputFreq = (float)AM_HAL_CLKGEN_FREQ_MAX_HZ / (float)ui32DivideRatio;
   19794:	9b03      	ldr	r3, [sp, #12]
   19796:	ee07 3a90 	vmov	s15, r3
   1979a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
   1979e:	eddf 6a24 	vldr	s13, [pc, #144]	; 19830 <nema_get_time+0xd0>
   197a2:	eec6 7a87 	vdiv.f32	s15, s13, s14
   197a6:	edcd 7a02 	vstr	s15, [sp, #8]
    full_scale_sec = (float)0xFFFFFFFF / fTimerInputFreq;
   197aa:	eddf 6a22 	vldr	s13, [pc, #136]	; 19834 <nema_get_time+0xd4>
   197ae:	ed9d 7a02 	vldr	s14, [sp, #8]
   197b2:	eec6 7a87 	vdiv.f32	s15, s13, s14
   197b6:	edcd 7a01 	vstr	s15, [sp, #4]
    timer_offset = (float)ui32TimerCount / fTimerInputFreq;
   197ba:	9b05      	ldr	r3, [sp, #20]
   197bc:	ee07 3a90 	vmov	s15, r3
   197c0:	eef8 6a67 	vcvt.f32.u32	s13, s15
   197c4:	ed9d 7a02 	vldr	s14, [sp, #8]
   197c8:	eec6 7a87 	vdiv.f32	s15, s13, s14
   197cc:	edcd 7a00 	vstr	s15, [sp]
    if (count_last > ui32TimerCount){
   197d0:	4b19      	ldr	r3, [pc, #100]	; (19838 <nema_get_time+0xd8>)
   197d2:	681b      	ldr	r3, [r3, #0]
   197d4:	9a05      	ldr	r2, [sp, #20]
   197d6:	429a      	cmp	r2, r3
   197d8:	d303      	bcc.n	197e2 <nema_get_time+0x82>
   197da:	e017      	b.n	1980c <nema_get_time+0xac>
        return 0; //!< This API only supports HFRC as timer input clock.
   197dc:	eddf 7a17 	vldr	s15, [pc, #92]	; 1983c <nema_get_time+0xdc>
   197e0:	e01e      	b.n	19820 <nema_get_time+0xc0>
        // overflow
        count_last = ui32TimerCount;
   197e2:	4a15      	ldr	r2, [pc, #84]	; (19838 <nema_get_time+0xd8>)
   197e4:	9b05      	ldr	r3, [sp, #20]
   197e6:	6013      	str	r3, [r2, #0]
        last_sec += full_scale_sec + timer_offset;
   197e8:	ed9d 7a01 	vldr	s14, [sp, #4]
   197ec:	eddd 7a00 	vldr	s15, [sp]
   197f0:	ee37 7a27 	vadd.f32	s14, s14, s15
   197f4:	4b12      	ldr	r3, [pc, #72]	; (19840 <nema_get_time+0xe0>)
   197f6:	edd3 7a00 	vldr	s15, [r3]
   197fa:	ee77 7a27 	vadd.f32	s15, s14, s15
   197fe:	4b10      	ldr	r3, [pc, #64]	; (19840 <nema_get_time+0xe0>)
   19800:	edc3 7a00 	vstr	s15, [r3]
        return last_sec;
   19804:	4b0e      	ldr	r3, [pc, #56]	; (19840 <nema_get_time+0xe0>)
   19806:	edd3 7a00 	vldr	s15, [r3]
   1980a:	e009      	b.n	19820 <nema_get_time+0xc0>
    } else {
        count_last = ui32TimerCount;
   1980c:	4a0a      	ldr	r2, [pc, #40]	; (19838 <nema_get_time+0xd8>)
   1980e:	9b05      	ldr	r3, [sp, #20]
   19810:	6013      	str	r3, [r2, #0]
        return last_sec + timer_offset;
   19812:	4b0b      	ldr	r3, [pc, #44]	; (19840 <nema_get_time+0xe0>)
   19814:	ed93 7a00 	vldr	s14, [r3]
   19818:	eddd 7a00 	vldr	s15, [sp]
   1981c:	ee77 7a27 	vadd.f32	s15, s14, s15

    sec = (float)ticks/(float) configTICK_RATE_HZ;

    return sec;
#endif
}
   19820:	eeb0 0a67 	vmov.f32	s0, s15
   19824:	b007      	add	sp, #28
   19826:	f85d fb04 	ldr.w	pc, [sp], #4
   1982a:	bf00      	nop
   1982c:	40008000 	.word	0x40008000
   19830:	4cb71b00 	.word	0x4cb71b00
   19834:	4f800000 	.word	0x4f800000
   19838:	10030068 	.word	0x10030068
   1983c:	00000000 	.word	0x00000000
   19840:	1003006c 	.word	0x1003006c

00019844 <nema_calculate_fps>:
{
    return nema_get_time();
}

void nema_calculate_fps(void)
{
   19844:	b510      	push	{r4, lr}
    static int   frame      = 0;

    ++frame;
   19846:	4b1b      	ldr	r3, [pc, #108]	; (198b4 <nema_calculate_fps+0x70>)
   19848:	681b      	ldr	r3, [r3, #0]
   1984a:	3301      	adds	r3, #1
   1984c:	4a19      	ldr	r2, [pc, #100]	; (198b4 <nema_calculate_fps+0x70>)
   1984e:	6013      	str	r3, [r2, #0]

    if ( frame%100 == 0 ) {
   19850:	4b18      	ldr	r3, [pc, #96]	; (198b4 <nema_calculate_fps+0x70>)
   19852:	681a      	ldr	r2, [r3, #0]
   19854:	4b18      	ldr	r3, [pc, #96]	; (198b8 <nema_calculate_fps+0x74>)
   19856:	fb83 1302 	smull	r1, r3, r3, r2
   1985a:	1159      	asrs	r1, r3, #5
   1985c:	17d3      	asrs	r3, r2, #31
   1985e:	1acb      	subs	r3, r1, r3
   19860:	2164      	movs	r1, #100	; 0x64
   19862:	fb01 f303 	mul.w	r3, r1, r3
   19866:	1ad3      	subs	r3, r2, r3
   19868:	2b00      	cmp	r3, #0
   1986a:	d121      	bne.n	198b0 <nema_calculate_fps+0x6c>
        static float start_time = 0.f;
        static float stop_time  = 0.f;

        stop_time = nema_get_time();
   1986c:	f7ff ff78 	bl	19760 <nema_get_time>
   19870:	eef0 7a40 	vmov.f32	s15, s0
   19874:	4b11      	ldr	r3, [pc, #68]	; (198bc <nema_calculate_fps+0x78>)
   19876:	edc3 7a00 	vstr	s15, [r3]
        am_util_stdio_printf("fps: %.02f\n", 100.f/(stop_time-start_time));
   1987a:	4b10      	ldr	r3, [pc, #64]	; (198bc <nema_calculate_fps+0x78>)
   1987c:	ed93 7a00 	vldr	s14, [r3]
   19880:	4b0f      	ldr	r3, [pc, #60]	; (198c0 <nema_calculate_fps+0x7c>)
   19882:	edd3 7a00 	vldr	s15, [r3]
   19886:	ee77 7a67 	vsub.f32	s15, s14, s15
   1988a:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 198c4 <nema_calculate_fps+0x80>
   1988e:	eec7 6a27 	vdiv.f32	s13, s14, s15
   19892:	ee16 0a90 	vmov	r0, s13
   19896:	f7fe fe17 	bl	184c8 <__aeabi_f2d>
   1989a:	4603      	mov	r3, r0
   1989c:	460c      	mov	r4, r1
   1989e:	461a      	mov	r2, r3
   198a0:	4623      	mov	r3, r4
   198a2:	4809      	ldr	r0, [pc, #36]	; (198c8 <nema_calculate_fps+0x84>)
   198a4:	f002 f858 	bl	1b958 <am_util_stdio_printf>
        start_time = stop_time;
   198a8:	4b04      	ldr	r3, [pc, #16]	; (198bc <nema_calculate_fps+0x78>)
   198aa:	681b      	ldr	r3, [r3, #0]
   198ac:	4a04      	ldr	r2, [pc, #16]	; (198c0 <nema_calculate_fps+0x7c>)
   198ae:	6013      	str	r3, [r2, #0]
    }
}
   198b0:	bf00      	nop
   198b2:	bd10      	pop	{r4, pc}
   198b4:	10030070 	.word	0x10030070
   198b8:	51eb851f 	.word	0x51eb851f
   198bc:	10030074 	.word	0x10030074
   198c0:	10030078 	.word	0x10030078
   198c4:	42c80000 	.word	0x42c80000
   198c8:	00020580 	.word	0x00020580

000198cc <nema_gpu_memcpy>:
//
// Maximum num is 0x7FFF, return NULL if larger than 0x7FFF
//
static
void *nema_gpu_memcpy ( void * destination, const void * source, size_t num )
{
   198cc:	b530      	push	{r4, r5, lr}
   198ce:	b0a3      	sub	sp, #140	; 0x8c
   198d0:	900f      	str	r0, [sp, #60]	; 0x3c
   198d2:	910e      	str	r1, [sp, #56]	; 0x38
   198d4:	920d      	str	r2, [sp, #52]	; 0x34
    img_obj_t sObjSourceRGB332;
    nema_cmdlist_t *psCLLast;
    static nema_cmdlist_t sCL;
    static bool bFlag = false;

    if (num > NEMA_MAX_SINGLE_TRANSFER)
   198d6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   198d8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   198dc:	d901      	bls.n	198e2 <nema_gpu_memcpy+0x16>
    {
        return NULL;
   198de:	2300      	movs	r3, #0
   198e0:	e099      	b.n	19a16 <nema_gpu_memcpy+0x14a>
    }
    
    if (nema_reg_read(NEMA_STATUS) != 0U)
   198e2:	20fc      	movs	r0, #252	; 0xfc
   198e4:	f7ff fe9e 	bl	19624 <nema_reg_read>
   198e8:	4603      	mov	r3, r0
   198ea:	2b00      	cmp	r3, #0
   198ec:	d001      	beq.n	198f2 <nema_gpu_memcpy+0x26>
    {
        return NULL;
   198ee:	2300      	movs	r3, #0
   198f0:	e091      	b.n	19a16 <nema_gpu_memcpy+0x14a>
    }

    psCLLast = nema_cl_get_bound();
   198f2:	f003 fbd5 	bl	1d0a0 <nema_cl_get_bound>
   198f6:	9021      	str	r0, [sp, #132]	; 0x84

    if (bFlag == false)
   198f8:	4b48      	ldr	r3, [pc, #288]	; (19a1c <nema_gpu_memcpy+0x150>)
   198fa:	781b      	ldrb	r3, [r3, #0]
   198fc:	f083 0301 	eor.w	r3, r3, #1
   19900:	b2db      	uxtb	r3, r3
   19902:	2b00      	cmp	r3, #0
   19904:	d012      	beq.n	1992c <nema_gpu_memcpy+0x60>
    {
        bFlag = true;
   19906:	4b45      	ldr	r3, [pc, #276]	; (19a1c <nema_gpu_memcpy+0x150>)
   19908:	2201      	movs	r2, #1
   1990a:	701a      	strb	r2, [r3, #0]
        sCL = nema_cl_create();
   1990c:	4c44      	ldr	r4, [pc, #272]	; (19a20 <nema_gpu_memcpy+0x154>)
   1990e:	ab02      	add	r3, sp, #8
   19910:	4618      	mov	r0, r3
   19912:	f003 fb13 	bl	1cf3c <nema_cl_create>
   19916:	4625      	mov	r5, r4
   19918:	ac02      	add	r4, sp, #8
   1991a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
   1991c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
   1991e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
   19920:	c50f      	stmia	r5!, {r0, r1, r2, r3}
   19922:	e894 0003 	ldmia.w	r4, {r0, r1}
   19926:	e885 0003 	stmia.w	r5, {r0, r1}
   1992a:	e002      	b.n	19932 <nema_gpu_memcpy+0x66>
    }
    else
    {
        nema_cl_rewind(&sCL);
   1992c:	483c      	ldr	r0, [pc, #240]	; (19a20 <nema_gpu_memcpy+0x154>)
   1992e:	f003 fb45 	bl	1cfbc <nema_cl_rewind>
    }
    
    nema_cl_bind(&sCL);
   19932:	483b      	ldr	r0, [pc, #236]	; (19a20 <nema_gpu_memcpy+0x154>)
   19934:	f003 fb64 	bl	1d000 <nema_cl_bind>
    
    sFB.bo.base_phys = (uintptr_t)destination;
   19938:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   1993a:	931c      	str	r3, [sp, #112]	; 0x70
    sFB.bo.base_virt = (void*)sFB.bo.base_phys;
   1993c:	9b1c      	ldr	r3, [sp, #112]	; 0x70
   1993e:	931b      	str	r3, [sp, #108]	; 0x6c
    sFB.bo.fd = 0;
   19940:	2300      	movs	r3, #0
   19942:	931a      	str	r3, [sp, #104]	; 0x68
    sFB.bo.size = num;
   19944:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   19946:	9319      	str	r3, [sp, #100]	; 0x64
    sFB.w = sFB.bo.size;
   19948:	9b19      	ldr	r3, [sp, #100]	; 0x64
   1994a:	b29b      	uxth	r3, r3
   1994c:	f8ad 3074 	strh.w	r3, [sp, #116]	; 0x74
    sFB.h = 1;
   19950:	2301      	movs	r3, #1
   19952:	f8ad 3076 	strh.w	r3, [sp, #118]	; 0x76
    sFB.stride = sFB.w;
   19956:	f8bd 3074 	ldrh.w	r3, [sp, #116]	; 0x74
   1995a:	931e      	str	r3, [sp, #120]	; 0x78
    sFB.color = 0;
   1995c:	2300      	movs	r3, #0
   1995e:	931f      	str	r3, [sp, #124]	; 0x7c
    sFB.format = NEMA_RGB332;
   19960:	2338      	movs	r3, #56	; 0x38
   19962:	f88d 3080 	strb.w	r3, [sp, #128]	; 0x80
    sFB.sampling_mode = 0;
   19966:	2300      	movs	r3, #0
   19968:	f88d 3081 	strb.w	r3, [sp, #129]	; 0x81
    nema_bind_dst_tex(sFB.bo.base_phys, sFB.w, sFB.h, sFB.format, sFB.stride);
   1996c:	981c      	ldr	r0, [sp, #112]	; 0x70
   1996e:	f8bd 3074 	ldrh.w	r3, [sp, #116]	; 0x74
   19972:	4619      	mov	r1, r3
   19974:	f8bd 3076 	ldrh.w	r3, [sp, #118]	; 0x76
   19978:	461a      	mov	r2, r3
   1997a:	f89d 3080 	ldrb.w	r3, [sp, #128]	; 0x80
   1997e:	461c      	mov	r4, r3
   19980:	9b1e      	ldr	r3, [sp, #120]	; 0x78
   19982:	9300      	str	r3, [sp, #0]
   19984:	4623      	mov	r3, r4
   19986:	f004 fc9f 	bl	1e2c8 <nema_bind_dst_tex>

    sObjSourceRGB332.bo.base_virt = (void*)source;
   1998a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   1998c:	9313      	str	r3, [sp, #76]	; 0x4c
    sObjSourceRGB332.bo.base_phys = (uintptr_t)sObjSourceRGB332.bo.base_virt;
   1998e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   19990:	9314      	str	r3, [sp, #80]	; 0x50
    sObjSourceRGB332.bo.fd = 0;
   19992:	2300      	movs	r3, #0
   19994:	9312      	str	r3, [sp, #72]	; 0x48
    sObjSourceRGB332.bo.size = sFB.bo.size;
   19996:	9b19      	ldr	r3, [sp, #100]	; 0x64
   19998:	9311      	str	r3, [sp, #68]	; 0x44
    sObjSourceRGB332.w = sFB.bo.size;
   1999a:	9b19      	ldr	r3, [sp, #100]	; 0x64
   1999c:	b29b      	uxth	r3, r3
   1999e:	f8ad 3054 	strh.w	r3, [sp, #84]	; 0x54
    sObjSourceRGB332.h = sFB.h;
   199a2:	f8bd 3076 	ldrh.w	r3, [sp, #118]	; 0x76
   199a6:	f8ad 3056 	strh.w	r3, [sp, #86]	; 0x56
    sObjSourceRGB332.stride = sFB.stride;
   199aa:	9b1e      	ldr	r3, [sp, #120]	; 0x78
   199ac:	9316      	str	r3, [sp, #88]	; 0x58
    sObjSourceRGB332.format = sFB.format;
   199ae:	f89d 3080 	ldrb.w	r3, [sp, #128]	; 0x80
   199b2:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
    nema_bind_src_tex(sObjSourceRGB332.bo.base_phys,
   199b6:	9814      	ldr	r0, [sp, #80]	; 0x50
                      sObjSourceRGB332.w,
   199b8:	f8bd 3054 	ldrh.w	r3, [sp, #84]	; 0x54
    nema_bind_src_tex(sObjSourceRGB332.bo.base_phys,
   199bc:	4619      	mov	r1, r3
                      sObjSourceRGB332.h,
   199be:	f8bd 3056 	ldrh.w	r3, [sp, #86]	; 0x56
    nema_bind_src_tex(sObjSourceRGB332.bo.base_phys,
   199c2:	461c      	mov	r4, r3
                      sObjSourceRGB332.format,
   199c4:	f89d 3060 	ldrb.w	r3, [sp, #96]	; 0x60
    nema_bind_src_tex(sObjSourceRGB332.bo.base_phys,
   199c8:	461d      	mov	r5, r3
                      sObjSourceRGB332.stride,
   199ca:	9b16      	ldr	r3, [sp, #88]	; 0x58
    nema_bind_src_tex(sObjSourceRGB332.bo.base_phys,
   199cc:	2200      	movs	r2, #0
   199ce:	9201      	str	r2, [sp, #4]
   199d0:	9300      	str	r3, [sp, #0]
   199d2:	462b      	mov	r3, r5
   199d4:	4622      	mov	r2, r4
   199d6:	f004 fc3d 	bl	1e254 <nema_bind_src_tex>
                      NEMA_FILTER_PS);
    nema_set_clip(0, 0, sFB.bo.size, sFB.h);
   199da:	9b19      	ldr	r3, [sp, #100]	; 0x64
   199dc:	461a      	mov	r2, r3
   199de:	f8bd 3076 	ldrh.w	r3, [sp, #118]	; 0x76
   199e2:	2100      	movs	r1, #0
   199e4:	2000      	movs	r0, #0
   199e6:	f004 fbc3 	bl	1e170 <nema_set_clip>
    nema_set_blend_blit(NEMA_BL_SRC);
   199ea:	2001      	movs	r0, #1
   199ec:	f7ff fea9 	bl	19742 <nema_set_blend_blit>
    nema_blit(0, 0);
   199f0:	2100      	movs	r1, #0
   199f2:	2000      	movs	r0, #0
   199f4:	f004 fd32 	bl	1e45c <nema_blit>

    nema_cl_submit(&sCL);
   199f8:	4809      	ldr	r0, [pc, #36]	; (19a20 <nema_gpu_memcpy+0x154>)
   199fa:	f003 fd67 	bl	1d4cc <nema_cl_submit>
    nema_cl_wait(&sCL);
   199fe:	4808      	ldr	r0, [pc, #32]	; (19a20 <nema_gpu_memcpy+0x154>)
   19a00:	f003 fd7c 	bl	1d4fc <nema_cl_wait>

    nema_cl_unbind();   
   19a04:	f003 fb28 	bl	1d058 <nema_cl_unbind>

    if (psCLLast != NULL)
   19a08:	9b21      	ldr	r3, [sp, #132]	; 0x84
   19a0a:	2b00      	cmp	r3, #0
   19a0c:	d002      	beq.n	19a14 <nema_gpu_memcpy+0x148>
    {
        nema_cl_bind(psCLLast);
   19a0e:	9821      	ldr	r0, [sp, #132]	; 0x84
   19a10:	f003 faf6 	bl	1d000 <nema_cl_bind>
    }

    return destination;
   19a14:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
}
   19a16:	4618      	mov	r0, r3
   19a18:	b023      	add	sp, #140	; 0x8c
   19a1a:	bd30      	pop	{r4, r5, pc}
   19a1c:	1003007c 	.word	0x1003007c
   19a20:	10030080 	.word	0x10030080

00019a24 <nema_memcpy>:

void *nema_memcpy ( void * destination, const void * source, size_t num )
{
   19a24:	b500      	push	{lr}
   19a26:	b08b      	sub	sp, #44	; 0x2c
   19a28:	9003      	str	r0, [sp, #12]
   19a2a:	9102      	str	r1, [sp, #8]
   19a2c:	9201      	str	r2, [sp, #4]
    uint32_t ui32MaxLoops;
    uint32_t ui32LastNum;
    uint32_t ui32CurrentLoop;
    uint8_t *pui8CurrentDestination = (uint8_t*)destination;
   19a2e:	9b03      	ldr	r3, [sp, #12]
   19a30:	9308      	str	r3, [sp, #32]
    uint8_t *pui8CurrentSource = (uint8_t*)source;
   19a32:	9b02      	ldr	r3, [sp, #8]
   19a34:	9307      	str	r3, [sp, #28]

    ui32MaxLoops = num / NEMA_MAX_SINGLE_TRANSFER;
   19a36:	9b01      	ldr	r3, [sp, #4]
   19a38:	0a5b      	lsrs	r3, r3, #9
   19a3a:	9306      	str	r3, [sp, #24]
    ui32LastNum = num % NEMA_MAX_SINGLE_TRANSFER;
   19a3c:	9b01      	ldr	r3, [sp, #4]
   19a3e:	f3c3 0308 	ubfx	r3, r3, #0, #9
   19a42:	9305      	str	r3, [sp, #20]

    for (ui32CurrentLoop = 0; ui32CurrentLoop < ui32MaxLoops; ui32CurrentLoop++)
   19a44:	2300      	movs	r3, #0
   19a46:	9309      	str	r3, [sp, #36]	; 0x24
   19a48:	e010      	b.n	19a6c <nema_memcpy+0x48>
    {
        nema_gpu_memcpy(pui8CurrentDestination, pui8CurrentSource, NEMA_MAX_SINGLE_TRANSFER);
   19a4a:	f44f 7200 	mov.w	r2, #512	; 0x200
   19a4e:	9907      	ldr	r1, [sp, #28]
   19a50:	9808      	ldr	r0, [sp, #32]
   19a52:	f7ff ff3b 	bl	198cc <nema_gpu_memcpy>
        pui8CurrentDestination += NEMA_MAX_SINGLE_TRANSFER;
   19a56:	9b08      	ldr	r3, [sp, #32]
   19a58:	f503 7300 	add.w	r3, r3, #512	; 0x200
   19a5c:	9308      	str	r3, [sp, #32]
        pui8CurrentSource += NEMA_MAX_SINGLE_TRANSFER;
   19a5e:	9b07      	ldr	r3, [sp, #28]
   19a60:	f503 7300 	add.w	r3, r3, #512	; 0x200
   19a64:	9307      	str	r3, [sp, #28]
    for (ui32CurrentLoop = 0; ui32CurrentLoop < ui32MaxLoops; ui32CurrentLoop++)
   19a66:	9b09      	ldr	r3, [sp, #36]	; 0x24
   19a68:	3301      	adds	r3, #1
   19a6a:	9309      	str	r3, [sp, #36]	; 0x24
   19a6c:	9a09      	ldr	r2, [sp, #36]	; 0x24
   19a6e:	9b06      	ldr	r3, [sp, #24]
   19a70:	429a      	cmp	r2, r3
   19a72:	d3ea      	bcc.n	19a4a <nema_memcpy+0x26>
    }

    if (ui32LastNum > 0)
   19a74:	9b05      	ldr	r3, [sp, #20]
   19a76:	2b00      	cmp	r3, #0
   19a78:	d004      	beq.n	19a84 <nema_memcpy+0x60>
    {
        nema_gpu_memcpy(pui8CurrentDestination, pui8CurrentSource, ui32LastNum);        
   19a7a:	9a05      	ldr	r2, [sp, #20]
   19a7c:	9907      	ldr	r1, [sp, #28]
   19a7e:	9808      	ldr	r0, [sp, #32]
   19a80:	f7ff ff24 	bl	198cc <nema_gpu_memcpy>
    }

    return destination;    
   19a84:	9b03      	ldr	r3, [sp, #12]
}
   19a86:	4618      	mov	r0, r3
   19a88:	b00b      	add	sp, #44	; 0x2c
   19a8a:	f85d fb04 	ldr.w	pc, [sp], #4

00019a8e <enable_print_interface>:
// Enable printing to the console.
//
//*****************************************************************************
void
enable_print_interface(void)
{
   19a8e:	b508      	push	{r3, lr}
    //
    // Initialize a debug printing interface.
    //
    am_bsp_debug_printf_enable();
   19a90:	f003 f9a8 	bl	1cde4 <am_bsp_debug_printf_enable>
}
   19a94:	bf00      	nop
   19a96:	bd08      	pop	{r3, pc}

00019a98 <main>:
// Main Function
//
//*****************************************************************************
int32_t
main(void)
{
   19a98:	b500      	push	{lr}
   19a9a:	b087      	sub	sp, #28
    //
    // External power on
    //
    am_bsp_external_pwr_on();
   19a9c:	f003 f950 	bl	1cd40 <am_bsp_external_pwr_on>
    am_util_delay_ms(100);
   19aa0:	2064      	movs	r0, #100	; 0x64
   19aa2:	f001 f8d1 	bl	1ac48 <am_util_delay_ms>
    am_bsp_low_power_init();
   19aa6:	f003 f889 	bl	1cbbc <am_bsp_low_power_init>
    //
    // g_eDispType = RM67162_DSI;
    // g_sDsiCfg.ui8NumLanes = 1;
    // g_sDsiCfg.eDbiWidth = AM_HAL_DSI_DBI_WIDTH_8;
    // g_sDsiCfg.eDsiFreq = AM_HAL_DSI_FREQ_TRIM_X12;
    if ((g_sDispCfg[g_eDispType].eInterface == IF_DSI) || (g_sDispCfg[g_eDispType].bUseDPHYPLL == true))
   19aaa:	4b2f      	ldr	r3, [pc, #188]	; (19b68 <main+0xd0>)
   19aac:	781b      	ldrb	r3, [r3, #0]
   19aae:	4619      	mov	r1, r3
   19ab0:	4a2e      	ldr	r2, [pc, #184]	; (19b6c <main+0xd4>)
   19ab2:	460b      	mov	r3, r1
   19ab4:	005b      	lsls	r3, r3, #1
   19ab6:	440b      	add	r3, r1
   19ab8:	009b      	lsls	r3, r3, #2
   19aba:	4413      	add	r3, r2
   19abc:	330a      	adds	r3, #10
   19abe:	781b      	ldrb	r3, [r3, #0]
   19ac0:	2b03      	cmp	r3, #3
   19ac2:	d00c      	beq.n	19ade <main+0x46>
   19ac4:	4b28      	ldr	r3, [pc, #160]	; (19b68 <main+0xd0>)
   19ac6:	781b      	ldrb	r3, [r3, #0]
   19ac8:	4619      	mov	r1, r3
   19aca:	4a28      	ldr	r2, [pc, #160]	; (19b6c <main+0xd4>)
   19acc:	460b      	mov	r3, r1
   19ace:	005b      	lsls	r3, r3, #1
   19ad0:	440b      	add	r3, r1
   19ad2:	009b      	lsls	r3, r3, #2
   19ad4:	4413      	add	r3, r2
   19ad6:	3309      	adds	r3, #9
   19ad8:	781b      	ldrb	r3, [r3, #0]
   19ada:	2b00      	cmp	r3, #0
   19adc:	d005      	beq.n	19aea <main+0x52>
    {
        //
        // VDD18 control callback function
        //
        am_hal_dsi_register_external_vdd18_callback(am_bsp_external_vdd18_switch);
   19ade:	4824      	ldr	r0, [pc, #144]	; (19b70 <main+0xd8>)
   19ae0:	f002 f8e4 	bl	1bcac <am_hal_dsi_register_external_vdd18_callback>
        //
        // Enable DSI power and configure DSI clock.
        //
        am_hal_dsi_init();
   19ae4:	f002 f9b8 	bl	1be58 <am_hal_dsi_init>
   19ae8:	e007      	b.n	19afa <main+0x62>
    }
    else
    {
        am_hal_clkgen_control(AM_HAL_CLKGEN_CONTROL_DISPCLKSEL_HFRC96, NULL);
   19aea:	2100      	movs	r1, #0
   19aec:	201a      	movs	r0, #26
   19aee:	f001 ffd5 	bl	1ba9c <am_hal_clkgen_control>
        am_hal_clkgen_control(AM_HAL_CLKGEN_CONTROL_DCCLK_ENABLE, NULL);
   19af2:	2100      	movs	r1, #0
   19af4:	2016      	movs	r0, #22
   19af6:	f001 ffd1 	bl	1ba9c <am_hal_clkgen_control>
    }
    am_hal_pwrctrl_periph_enable(AM_HAL_PWRCTRL_PERIPH_GFX);
   19afa:	2011      	movs	r0, #17
   19afc:	f002 fbc6 	bl	1c28c <am_hal_pwrctrl_periph_enable>
    am_hal_pwrctrl_periph_enable(AM_HAL_PWRCTRL_PERIPH_DISP);
   19b00:	2012      	movs	r0, #18
   19b02:	f002 fbc3 	bl	1c28c <am_hal_pwrctrl_periph_enable>

    //
    // Global interrupt enable
    //
    am_hal_interrupt_master_enable();
   19b06:	f002 f9c9 	bl	1be9c <am_hal_interrupt_master_enable>
    //
    // Initialize the printf interface for ITM output
    //
    am_bsp_debug_printf_enable();
   19b0a:	f003 f96b 	bl	1cde4 <am_bsp_debug_printf_enable>
    //
    // Enable printing to the console.
    //
#ifdef AM_DEBUG_PRINTF
    enable_print_interface();
   19b0e:	f7ff ffbe 	bl	19a8e <enable_print_interface>
#endif
    am_hal_timer_config_t sTimerConfig;
    uint32_t ui32Status;
    ui32Status = am_hal_timer_default_config_set(&sTimerConfig);
   19b12:	466b      	mov	r3, sp
   19b14:	4618      	mov	r0, r3
   19b16:	f002 ff01 	bl	1c91c <am_hal_timer_default_config_set>
   19b1a:	9005      	str	r0, [sp, #20]
    if (AM_HAL_STATUS_SUCCESS != ui32Status)
   19b1c:	9b05      	ldr	r3, [sp, #20]
   19b1e:	2b00      	cmp	r3, #0
   19b20:	d002      	beq.n	19b28 <main+0x90>
    {
        am_util_stdio_printf("Failed to initialize a timer configuration structure with default values!\n");
   19b22:	4814      	ldr	r0, [pc, #80]	; (19b74 <main+0xdc>)
   19b24:	f001 ff18 	bl	1b958 <am_util_stdio_printf>
    }
    sTimerConfig.eInputClock = AM_HAL_TIMER_CLOCK_HFRC_DIV16;
   19b28:	2301      	movs	r3, #1
   19b2a:	f88d 3000 	strb.w	r3, [sp]
    sTimerConfig.eFunction = AM_HAL_TIMER_FN_REPEATPATTERN;
   19b2e:	230d      	movs	r3, #13
   19b30:	f88d 3001 	strb.w	r3, [sp, #1]
    ui32Status = am_hal_timer_config(0, &sTimerConfig);
   19b34:	466b      	mov	r3, sp
   19b36:	4619      	mov	r1, r3
   19b38:	2000      	movs	r0, #0
   19b3a:	f002 fe91 	bl	1c860 <am_hal_timer_config>
   19b3e:	9005      	str	r0, [sp, #20]
    if (AM_HAL_STATUS_SUCCESS != ui32Status)
   19b40:	9b05      	ldr	r3, [sp, #20]
   19b42:	2b00      	cmp	r3, #0
   19b44:	d002      	beq.n	19b4c <main+0xb4>
    {
        am_util_stdio_printf("Failed to configure a timer!\n");
   19b46:	480c      	ldr	r0, [pc, #48]	; (19b78 <main+0xe0>)
   19b48:	f001 ff06 	bl	1b958 <am_util_stdio_printf>
    }
    ui32Status = am_hal_timer_start(0);
   19b4c:	2000      	movs	r0, #0
   19b4e:	f002 fef5 	bl	1c93c <am_hal_timer_start>
   19b52:	9005      	str	r0, [sp, #20]
    if (AM_HAL_STATUS_SUCCESS != ui32Status)
   19b54:	9b05      	ldr	r3, [sp, #20]
   19b56:	2b00      	cmp	r3, #0
   19b58:	d002      	beq.n	19b60 <main+0xc8>
    {
        am_util_stdio_printf("Failed to start a timer!\n");
   19b5a:	4808      	ldr	r0, [pc, #32]	; (19b7c <main+0xe4>)
   19b5c:	f001 fefc 	bl	1b958 <am_util_stdio_printf>
    }

#ifdef BAREMETAL
    watchface();
   19b60:	f7fe fea6 	bl	188b0 <watchface>
#endif //!< BAREMETAL

    //
    // We shouldn't ever get here.
    //
    while (1)
   19b64:	e7fe      	b.n	19b64 <main+0xcc>
   19b66:	bf00      	nop
   19b68:	1002fe70 	.word	0x1002fe70
   19b6c:	1002fe74 	.word	0x1002fe74
   19b70:	0001cb9d 	.word	0x0001cb9d
   19b74:	0002058c 	.word	0x0002058c
   19b78:	000205d8 	.word	0x000205d8
   19b7c:	000205f8 	.word	0x000205f8

00019b80 <vApplicationStackOverflowHook>:
    while (1);
}

void
vApplicationStackOverflowHook(TaskHandle_t pxTask, char *pcTaskName)
{
   19b80:	b082      	sub	sp, #8
   19b82:	9001      	str	r0, [sp, #4]
   19b84:	9100      	str	r1, [sp, #0]
    // configconfigCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2.  This hook
    // function is called if a stack overflow is detected.
    //
    while (1)
    {
        __asm("BKPT #0\n") ; // Break into the debugger
   19b86:	be00      	bkpt	0x0000
   19b88:	e7fd      	b.n	19b86 <vApplicationStackOverflowHook+0x6>
	...

00019b8c <send_reset_signal>:
//! @return None.
//
//*****************************************************************************
void
send_reset_signal(void)
{
   19b8c:	b508      	push	{r3, lr}
    //
    // send display a reset
    //
    am_hal_gpio_pinconfig(AM_BSP_GPIO_DISP_DSI_RES,  am_hal_gpio_pincfg_output);
   19b8e:	4b0e      	ldr	r3, [pc, #56]	; (19bc8 <send_reset_signal+0x3c>)
   19b90:	6819      	ldr	r1, [r3, #0]
   19b92:	2025      	movs	r0, #37	; 0x25
   19b94:	f002 fa48 	bl	1c028 <am_hal_gpio_pinconfig>
    am_hal_gpio_state_write(AM_BSP_GPIO_DISP_DSI_RES, AM_HAL_GPIO_OUTPUT_SET);
   19b98:	2101      	movs	r1, #1
   19b9a:	2025      	movs	r0, #37	; 0x25
   19b9c:	f002 fa70 	bl	1c080 <am_hal_gpio_state_write>
    DELAY(5);
   19ba0:	2005      	movs	r0, #5
   19ba2:	f001 f851 	bl	1ac48 <am_util_delay_ms>
    am_hal_gpio_state_write(AM_BSP_GPIO_DISP_DSI_RES, AM_HAL_GPIO_OUTPUT_CLEAR);
   19ba6:	2100      	movs	r1, #0
   19ba8:	2025      	movs	r0, #37	; 0x25
   19baa:	f002 fa69 	bl	1c080 <am_hal_gpio_state_write>
    DELAY(20);
   19bae:	2014      	movs	r0, #20
   19bb0:	f001 f84a 	bl	1ac48 <am_util_delay_ms>
    am_hal_gpio_state_write(AM_BSP_GPIO_DISP_DSI_RES, AM_HAL_GPIO_OUTPUT_SET);
   19bb4:	2101      	movs	r1, #1
   19bb6:	2025      	movs	r0, #37	; 0x25
   19bb8:	f002 fa62 	bl	1c080 <am_hal_gpio_state_write>
    DELAY(150);
   19bbc:	2096      	movs	r0, #150	; 0x96
   19bbe:	f001 f843 	bl	1ac48 <am_util_delay_ms>
}
   19bc2:	bf00      	nop
   19bc4:	bd08      	pop	{r3, pc}
   19bc6:	bf00      	nop
   19bc8:	00022a50 	.word	0x00022a50

00019bcc <wait_NemaDC_dbi_idle>:
//! @return Status.
//
//*****************************************************************************
void
wait_NemaDC_dbi_idle(void)
{
   19bcc:	b500      	push	{lr}
   19bce:	b083      	sub	sp, #12
    uint32_t ui32usMaxDelay = 100000;
   19bd0:	4b06      	ldr	r3, [pc, #24]	; (19bec <wait_NemaDC_dbi_idle+0x20>)
   19bd2:	9301      	str	r3, [sp, #4]

    //
    // wait NemaDC to become idle
    //
    am_hal_delay_us_status_change(ui32usMaxDelay, (uint32_t)&DC->STATUS, DC_STATUS_dbi_busy, 0);
   19bd4:	2300      	movs	r3, #0
   19bd6:	f44f 42f0 	mov.w	r2, #30720	; 0x7800
   19bda:	4905      	ldr	r1, [pc, #20]	; (19bf0 <wait_NemaDC_dbi_idle+0x24>)
   19bdc:	9801      	ldr	r0, [sp, #4]
   19bde:	f002 f9b7 	bl	1bf50 <am_hal_delay_us_status_change>
        if (am_hal_delay_us_status_change(ui32usMaxDelay, (uint32_t)&DC->STATUS, DC_STATUS_dbi_busy, 0) == AM_HAL_STATUS_SUCCESS)
            break;
    }
#endif
#endif
}
   19be2:	bf00      	nop
   19be4:	b003      	add	sp, #12
   19be6:	f85d fb04 	ldr.w	pc, [sp], #4
   19bea:	bf00      	nop
   19bec:	000186a0 	.word	0x000186a0
   19bf0:	400a00fc 	.word	0x400a00fc

00019bf4 <dc_dbi_to_dsi_ct>:
//! @return None.
//
//*****************************************************************************
static void
dc_dbi_to_dsi_ct(uint32_t ui32DataType, uint32_t ui32CmdType, unsigned int ui32Type)
{
   19bf4:	b500      	push	{lr}
   19bf6:	b087      	sub	sp, #28
   19bf8:	9003      	str	r0, [sp, #12]
   19bfa:	9102      	str	r1, [sp, #8]
   19bfc:	9201      	str	r2, [sp, #4]
    //
    // Data CT offset
    //
    const uint32_t ui32Offset = (8U);
   19bfe:	2308      	movs	r3, #8
   19c00:	9305      	str	r3, [sp, #20]

    //
    // Data/Command CT values
    //
    uint32_t ui32CtVal = (ui32Type |
   19c02:	9a01      	ldr	r2, [sp, #4]
   19c04:	9b03      	ldr	r3, [sp, #12]
   19c06:	431a      	orrs	r2, r3
                         ui32DataType |
                         (ui32CmdType << ui32Offset));
   19c08:	9902      	ldr	r1, [sp, #8]
   19c0a:	9b05      	ldr	r3, [sp, #20]
   19c0c:	fa01 f303 	lsl.w	r3, r1, r3
    uint32_t ui32CtVal = (ui32Type |
   19c10:	4313      	orrs	r3, r2
   19c12:	9304      	str	r3, [sp, #16]

    //
    // Enable GE/CT signals
    //
    nemadc_reg_write(NEMADC_REG_FORMAT_CTRL, ui32CtVal);
   19c14:	9904      	ldr	r1, [sp, #16]
   19c16:	f44f 70d0 	mov.w	r0, #416	; 0x1a0
   19c1a:	f7ff fc1f 	bl	1945c <nemadc_reg_write>
}
   19c1e:	bf00      	nop
   19c20:	b007      	add	sp, #28
   19c22:	f85d fb04 	ldr.w	pc, [sp], #4

00019c26 <dsi_dcs_write>:
//! @return None.
//
//****************************************************************************
void
dsi_dcs_write(uint8_t ui8Cmd, uint8_t* pui8Data, uint8_t ui8Len, bool bHS)
{
   19c26:	b500      	push	{lr}
   19c28:	b089      	sub	sp, #36	; 0x24
   19c2a:	9100      	str	r1, [sp, #0]
   19c2c:	4611      	mov	r1, r2
   19c2e:	461a      	mov	r2, r3
   19c30:	4603      	mov	r3, r0
   19c32:	f88d 3007 	strb.w	r3, [sp, #7]
   19c36:	460b      	mov	r3, r1
   19c38:	f88d 3006 	strb.w	r3, [sp, #6]
   19c3c:	4613      	mov	r3, r2
   19c3e:	f88d 3005 	strb.w	r3, [sp, #5]
    uint8_t ui8Index;
    uint32_t ui32Mode, ui32Gpio;
    ui32Gpio = nemadc_reg_read(NEMADC_REG_GPIO);
   19c42:	202c      	movs	r0, #44	; 0x2c
   19c44:	f7ff fbfc 	bl	19440 <nemadc_reg_read>
   19c48:	9006      	str	r0, [sp, #24]

    if (bHS == true) // high speed mode
   19c4a:	f89d 3005 	ldrb.w	r3, [sp, #5]
   19c4e:	2b00      	cmp	r3, #0
   19c50:	d007      	beq.n	19c62 <dsi_dcs_write+0x3c>
    {
        nemadc_reg_write(NEMADC_REG_GPIO, ui32Gpio & (~0x1));
   19c52:	9b06      	ldr	r3, [sp, #24]
   19c54:	f023 0301 	bic.w	r3, r3, #1
   19c58:	4619      	mov	r1, r3
   19c5a:	202c      	movs	r0, #44	; 0x2c
   19c5c:	f7ff fbfe 	bl	1945c <nemadc_reg_write>
   19c60:	e006      	b.n	19c70 <dsi_dcs_write+0x4a>
    }
    else // low power mode
    {
        nemadc_reg_write(NEMADC_REG_GPIO, ui32Gpio | 0x1);
   19c62:	9b06      	ldr	r3, [sp, #24]
   19c64:	f043 0301 	orr.w	r3, r3, #1
   19c68:	4619      	mov	r1, r3
   19c6a:	202c      	movs	r0, #44	; 0x2c
   19c6c:	f7ff fbf6 	bl	1945c <nemadc_reg_write>
    }

    if (ui8Len == 0) // Data type is 0x05
   19c70:	f89d 3006 	ldrb.w	r3, [sp, #6]
   19c74:	2b00      	cmp	r3, #0
   19c76:	d13c      	bne.n	19cf2 <dsi_dcs_write+0xcc>
    {
        dc_dbi_to_dsi_ct(0, //DC_dt_DCS_short_write_param_no,
   19c78:	2200      	movs	r2, #0
   19c7a:	2100      	movs	r1, #0
   19c7c:	2000      	movs	r0, #0
   19c7e:	f7ff ffb9 	bl	19bf4 <dc_dbi_to_dsi_ct>
                         0, //DC_dt_DCS_short_write_param_n1,
                         NemaDC_dcs_datacmd);
        wait_NemaDC_dbi_idle();
   19c82:	f7ff ffa3 	bl	19bcc <wait_NemaDC_dbi_idle>
        //
        // enable command/parameters packing
        //
        ui32Mode = nemadc_reg_read(NEMADC_REG_DBIB_CFG);
   19c86:	2028      	movs	r0, #40	; 0x28
   19c88:	f7ff fbda 	bl	19440 <nemadc_reg_read>
   19c8c:	9005      	str	r0, [sp, #20]
        nemadc_MIPI_CFG_out(ui32Mode | MIPICFG_SPI_HOLD);
   19c8e:	9b05      	ldr	r3, [sp, #20]
   19c90:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
   19c94:	4618      	mov	r0, r3
   19c96:	f005 fe67 	bl	1f968 <nemadc_MIPI_CFG_out>
        nemadc_MIPI_out(NemaDC_DBI_cmd | ui8Cmd);
   19c9a:	f89d 3007 	ldrb.w	r3, [sp, #7]
   19c9e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
   19ca2:	4618      	mov	r0, r3
   19ca4:	f005 fe52 	bl	1f94c <nemadc_MIPI_out>
        //
        // Send command-parameter packet.
        // Work around FSV-396 out of region issue.
        //
        am_util_delay_us(20);
   19ca8:	2014      	movs	r0, #20
   19caa:	f000 ffdc 	bl	1ac66 <am_util_delay_us>
        uint32_t ui32Val6 = CLKGEN->DISPCLKCTRL_b.DISPCLKSEL;
   19cae:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
   19cb2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
   19cb6:	f3c3 1301 	ubfx	r3, r3, #4, #2
   19cba:	b2db      	uxtb	r3, r3
   19cbc:	9302      	str	r3, [sp, #8]
        am_hal_clkgen_control(AM_HAL_CLKGEN_CONTROL_DISPCLKSEL_OFF, NULL);
   19cbe:	2100      	movs	r1, #0
   19cc0:	2018      	movs	r0, #24
   19cc2:	f001 feeb 	bl	1ba9c <am_hal_clkgen_control>
        nemadc_MIPI_CFG_out(ui32Mode);
   19cc6:	9b05      	ldr	r3, [sp, #20]
   19cc8:	4618      	mov	r0, r3
   19cca:	f005 fe4d 	bl	1f968 <nemadc_MIPI_CFG_out>
        CLKGEN->DISPCLKCTRL_b.DISPCLKSEL = ui32Val6;
   19cce:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
   19cd2:	9b02      	ldr	r3, [sp, #8]
   19cd4:	f003 0303 	and.w	r3, r3, #3
   19cd8:	b2d9      	uxtb	r1, r3
   19cda:	f8d2 3084 	ldr.w	r3, [r2, #132]	; 0x84
   19cde:	f361 1305 	bfi	r3, r1, #4, #2
   19ce2:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
        am_util_delay_us(10);
   19ce6:	200a      	movs	r0, #10
   19ce8:	f000 ffbd 	bl	1ac66 <am_util_delay_us>
        wait_NemaDC_dbi_idle();
   19cec:	f7ff ff6e 	bl	19bcc <wait_NemaDC_dbi_idle>
        nemadc_MIPI_CFG_out(ui32Mode);
        CLKGEN->DISPCLKCTRL_b.DISPCLKSEL = ui32Val6;
        am_util_delay_us(10);
        wait_NemaDC_dbi_idle();
    }
}
   19cf0:	e098      	b.n	19e24 <dsi_dcs_write+0x1fe>
    else if (ui8Len == 1) // Data type is 0x15
   19cf2:	f89d 3006 	ldrb.w	r3, [sp, #6]
   19cf6:	2b01      	cmp	r3, #1
   19cf8:	d141      	bne.n	19d7e <dsi_dcs_write+0x158>
        dc_dbi_to_dsi_ct(0, //DC_dt_DCS_short_write_param_n1,
   19cfa:	2200      	movs	r2, #0
   19cfc:	2100      	movs	r1, #0
   19cfe:	2000      	movs	r0, #0
   19d00:	f7ff ff78 	bl	19bf4 <dc_dbi_to_dsi_ct>
        wait_NemaDC_dbi_idle();
   19d04:	f7ff ff62 	bl	19bcc <wait_NemaDC_dbi_idle>
        ui32Mode = nemadc_reg_read(NEMADC_REG_DBIB_CFG);
   19d08:	2028      	movs	r0, #40	; 0x28
   19d0a:	f7ff fb99 	bl	19440 <nemadc_reg_read>
   19d0e:	9005      	str	r0, [sp, #20]
        nemadc_MIPI_CFG_out(ui32Mode | MIPICFG_SPI_HOLD);
   19d10:	9b05      	ldr	r3, [sp, #20]
   19d12:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
   19d16:	4618      	mov	r0, r3
   19d18:	f005 fe26 	bl	1f968 <nemadc_MIPI_CFG_out>
        nemadc_MIPI_out(NemaDC_DBI_cmd | ui8Cmd);
   19d1c:	f89d 3007 	ldrb.w	r3, [sp, #7]
   19d20:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
   19d24:	4618      	mov	r0, r3
   19d26:	f005 fe11 	bl	1f94c <nemadc_MIPI_out>
        nemadc_MIPI_out(pui8Data[0]);
   19d2a:	9b00      	ldr	r3, [sp, #0]
   19d2c:	781b      	ldrb	r3, [r3, #0]
   19d2e:	4618      	mov	r0, r3
   19d30:	f005 fe0c 	bl	1f94c <nemadc_MIPI_out>
        am_util_delay_us(20);
   19d34:	2014      	movs	r0, #20
   19d36:	f000 ff96 	bl	1ac66 <am_util_delay_us>
        uint32_t ui32Val6 = CLKGEN->DISPCLKCTRL_b.DISPCLKSEL;
   19d3a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
   19d3e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
   19d42:	f3c3 1301 	ubfx	r3, r3, #4, #2
   19d46:	b2db      	uxtb	r3, r3
   19d48:	9303      	str	r3, [sp, #12]
        am_hal_clkgen_control(AM_HAL_CLKGEN_CONTROL_DISPCLKSEL_OFF, NULL);
   19d4a:	2100      	movs	r1, #0
   19d4c:	2018      	movs	r0, #24
   19d4e:	f001 fea5 	bl	1ba9c <am_hal_clkgen_control>
        nemadc_MIPI_CFG_out(ui32Mode);
   19d52:	9b05      	ldr	r3, [sp, #20]
   19d54:	4618      	mov	r0, r3
   19d56:	f005 fe07 	bl	1f968 <nemadc_MIPI_CFG_out>
        CLKGEN->DISPCLKCTRL_b.DISPCLKSEL = ui32Val6;
   19d5a:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
   19d5e:	9b03      	ldr	r3, [sp, #12]
   19d60:	f003 0303 	and.w	r3, r3, #3
   19d64:	b2d9      	uxtb	r1, r3
   19d66:	f8d2 3084 	ldr.w	r3, [r2, #132]	; 0x84
   19d6a:	f361 1305 	bfi	r3, r1, #4, #2
   19d6e:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
        am_util_delay_us(10);
   19d72:	200a      	movs	r0, #10
   19d74:	f000 ff77 	bl	1ac66 <am_util_delay_us>
        wait_NemaDC_dbi_idle();
   19d78:	f7ff ff28 	bl	19bcc <wait_NemaDC_dbi_idle>
}
   19d7c:	e052      	b.n	19e24 <dsi_dcs_write+0x1fe>
        dc_dbi_to_dsi_ct(0, //DC_dt_DCS_long_write,
   19d7e:	2200      	movs	r2, #0
   19d80:	2100      	movs	r1, #0
   19d82:	2000      	movs	r0, #0
   19d84:	f7ff ff36 	bl	19bf4 <dc_dbi_to_dsi_ct>
        wait_NemaDC_dbi_idle();
   19d88:	f7ff ff20 	bl	19bcc <wait_NemaDC_dbi_idle>
        ui32Mode = nemadc_reg_read(NEMADC_REG_DBIB_CFG);
   19d8c:	2028      	movs	r0, #40	; 0x28
   19d8e:	f7ff fb57 	bl	19440 <nemadc_reg_read>
   19d92:	9005      	str	r0, [sp, #20]
        nemadc_MIPI_CFG_out(ui32Mode | MIPICFG_SPI_HOLD);
   19d94:	9b05      	ldr	r3, [sp, #20]
   19d96:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
   19d9a:	4618      	mov	r0, r3
   19d9c:	f005 fde4 	bl	1f968 <nemadc_MIPI_CFG_out>
        nemadc_MIPI_out(NemaDC_DBI_cmd | ui8Cmd);
   19da0:	f89d 3007 	ldrb.w	r3, [sp, #7]
   19da4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
   19da8:	4618      	mov	r0, r3
   19daa:	f005 fdcf 	bl	1f94c <nemadc_MIPI_out>
        for (ui8Index = 0; ui8Index < ui8Len; ui8Index++)
   19dae:	2300      	movs	r3, #0
   19db0:	f88d 301f 	strb.w	r3, [sp, #31]
   19db4:	e00c      	b.n	19dd0 <dsi_dcs_write+0x1aa>
            nemadc_MIPI_out(pui8Data[ui8Index]);
   19db6:	f89d 301f 	ldrb.w	r3, [sp, #31]
   19dba:	9a00      	ldr	r2, [sp, #0]
   19dbc:	4413      	add	r3, r2
   19dbe:	781b      	ldrb	r3, [r3, #0]
   19dc0:	4618      	mov	r0, r3
   19dc2:	f005 fdc3 	bl	1f94c <nemadc_MIPI_out>
        for (ui8Index = 0; ui8Index < ui8Len; ui8Index++)
   19dc6:	f89d 301f 	ldrb.w	r3, [sp, #31]
   19dca:	3301      	adds	r3, #1
   19dcc:	f88d 301f 	strb.w	r3, [sp, #31]
   19dd0:	f89d 201f 	ldrb.w	r2, [sp, #31]
   19dd4:	f89d 3006 	ldrb.w	r3, [sp, #6]
   19dd8:	429a      	cmp	r2, r3
   19dda:	d3ec      	bcc.n	19db6 <dsi_dcs_write+0x190>
        am_util_delay_us(20);
   19ddc:	2014      	movs	r0, #20
   19dde:	f000 ff42 	bl	1ac66 <am_util_delay_us>
        uint32_t ui32Val6 = CLKGEN->DISPCLKCTRL_b.DISPCLKSEL;
   19de2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
   19de6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
   19dea:	f3c3 1301 	ubfx	r3, r3, #4, #2
   19dee:	b2db      	uxtb	r3, r3
   19df0:	9304      	str	r3, [sp, #16]
        am_hal_clkgen_control(AM_HAL_CLKGEN_CONTROL_DISPCLKSEL_OFF, NULL);
   19df2:	2100      	movs	r1, #0
   19df4:	2018      	movs	r0, #24
   19df6:	f001 fe51 	bl	1ba9c <am_hal_clkgen_control>
        nemadc_MIPI_CFG_out(ui32Mode);
   19dfa:	9b05      	ldr	r3, [sp, #20]
   19dfc:	4618      	mov	r0, r3
   19dfe:	f005 fdb3 	bl	1f968 <nemadc_MIPI_CFG_out>
        CLKGEN->DISPCLKCTRL_b.DISPCLKSEL = ui32Val6;
   19e02:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
   19e06:	9b04      	ldr	r3, [sp, #16]
   19e08:	f003 0303 	and.w	r3, r3, #3
   19e0c:	b2d9      	uxtb	r1, r3
   19e0e:	f8d2 3084 	ldr.w	r3, [r2, #132]	; 0x84
   19e12:	f361 1305 	bfi	r3, r1, #4, #2
   19e16:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
        am_util_delay_us(10);
   19e1a:	200a      	movs	r0, #10
   19e1c:	f000 ff23 	bl	1ac66 <am_util_delay_us>
        wait_NemaDC_dbi_idle();
   19e20:	f7ff fed4 	bl	19bcc <wait_NemaDC_dbi_idle>
}
   19e24:	bf00      	nop
   19e26:	b009      	add	sp, #36	; 0x24
   19e28:	f85d fb04 	ldr.w	pc, [sp], #4

00019e2c <dsi_generic_write>:
//! @return None.
//
//****************************************************************************
void
dsi_generic_write(uint8_t* pui8Data, uint8_t ui8Len, bool bHS)
{
   19e2c:	b500      	push	{lr}
   19e2e:	b08b      	sub	sp, #44	; 0x2c
   19e30:	9001      	str	r0, [sp, #4]
   19e32:	460b      	mov	r3, r1
   19e34:	f88d 3003 	strb.w	r3, [sp, #3]
   19e38:	4613      	mov	r3, r2
   19e3a:	f88d 3002 	strb.w	r3, [sp, #2]
    uint8_t ui8Index;
    uint32_t ui32Mode, ui32Gpio;
    ui32Gpio = nemadc_reg_read(NEMADC_REG_GPIO);
   19e3e:	202c      	movs	r0, #44	; 0x2c
   19e40:	f7ff fafe 	bl	19440 <nemadc_reg_read>
   19e44:	9008      	str	r0, [sp, #32]
    nemadc_reg_write(NEMADC_REG_GPIO, ui32Gpio & (~0x6)); // set vc_no to 00.
   19e46:	9b08      	ldr	r3, [sp, #32]
   19e48:	f023 0306 	bic.w	r3, r3, #6
   19e4c:	4619      	mov	r1, r3
   19e4e:	202c      	movs	r0, #44	; 0x2c
   19e50:	f7ff fb04 	bl	1945c <nemadc_reg_write>
    ui32Gpio = nemadc_reg_read(NEMADC_REG_GPIO);
   19e54:	202c      	movs	r0, #44	; 0x2c
   19e56:	f7ff faf3 	bl	19440 <nemadc_reg_read>
   19e5a:	9008      	str	r0, [sp, #32]
    if (bHS == true) //high speed mode
   19e5c:	f89d 3002 	ldrb.w	r3, [sp, #2]
   19e60:	2b00      	cmp	r3, #0
   19e62:	d007      	beq.n	19e74 <dsi_generic_write+0x48>
    {
        nemadc_reg_write(NEMADC_REG_GPIO, ui32Gpio & (~0x1));
   19e64:	9b08      	ldr	r3, [sp, #32]
   19e66:	f023 0301 	bic.w	r3, r3, #1
   19e6a:	4619      	mov	r1, r3
   19e6c:	202c      	movs	r0, #44	; 0x2c
   19e6e:	f7ff faf5 	bl	1945c <nemadc_reg_write>
   19e72:	e006      	b.n	19e82 <dsi_generic_write+0x56>
    }
    else // low power mode
    {
        nemadc_reg_write(NEMADC_REG_GPIO, ui32Gpio | 0x1);
   19e74:	9b08      	ldr	r3, [sp, #32]
   19e76:	f043 0301 	orr.w	r3, r3, #1
   19e7a:	4619      	mov	r1, r3
   19e7c:	202c      	movs	r0, #44	; 0x2c
   19e7e:	f7ff faed 	bl	1945c <nemadc_reg_write>
    }

    if (ui8Len == 0) // Data type is 0x03
   19e82:	f89d 3003 	ldrb.w	r3, [sp, #3]
   19e86:	2b00      	cmp	r3, #0
   19e88:	d13a      	bne.n	19f00 <dsi_generic_write+0xd4>
    {
        dc_dbi_to_dsi_ct(0, //DC_dt_generic_short_write_param_n0,
   19e8a:	f04f 4240 	mov.w	r2, #3221225472	; 0xc0000000
   19e8e:	2100      	movs	r1, #0
   19e90:	2000      	movs	r0, #0
   19e92:	f7ff feaf 	bl	19bf4 <dc_dbi_to_dsi_ct>
                         0, //DC_dt_generic_short_write_param_n0,
                         NemaDC_ge_datacmd);
        wait_NemaDC_dbi_idle();
   19e96:	f7ff fe99 	bl	19bcc <wait_NemaDC_dbi_idle>

        //
        // enable command/parameters packing
        //
        ui32Mode = nemadc_reg_read(NEMADC_REG_DBIB_CFG);
   19e9a:	2028      	movs	r0, #40	; 0x28
   19e9c:	f7ff fad0 	bl	19440 <nemadc_reg_read>
   19ea0:	9007      	str	r0, [sp, #28]
        nemadc_MIPI_CFG_out(ui32Mode | MIPICFG_SPI_HOLD);
   19ea2:	9b07      	ldr	r3, [sp, #28]
   19ea4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
   19ea8:	4618      	mov	r0, r3
   19eaa:	f005 fd5d 	bl	1f968 <nemadc_MIPI_CFG_out>
        nemadc_MIPI_out(NemaDC_DBI_cmd | 0x00);
   19eae:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
   19eb2:	f005 fd4b 	bl	1f94c <nemadc_MIPI_out>

        //
        // Send command-parameter packet.
        // Work around FSV-396 out of region issue.
        //
        am_util_delay_us(20);
   19eb6:	2014      	movs	r0, #20
   19eb8:	f000 fed5 	bl	1ac66 <am_util_delay_us>
        uint32_t ui32Val6 = CLKGEN->DISPCLKCTRL_b.DISPCLKSEL;
   19ebc:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
   19ec0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
   19ec4:	f3c3 1301 	ubfx	r3, r3, #4, #2
   19ec8:	b2db      	uxtb	r3, r3
   19eca:	9303      	str	r3, [sp, #12]
        am_hal_clkgen_control(AM_HAL_CLKGEN_CONTROL_DISPCLKSEL_OFF, NULL);
   19ecc:	2100      	movs	r1, #0
   19ece:	2018      	movs	r0, #24
   19ed0:	f001 fde4 	bl	1ba9c <am_hal_clkgen_control>
        nemadc_MIPI_CFG_out(ui32Mode);
   19ed4:	9b07      	ldr	r3, [sp, #28]
   19ed6:	4618      	mov	r0, r3
   19ed8:	f005 fd46 	bl	1f968 <nemadc_MIPI_CFG_out>
        CLKGEN->DISPCLKCTRL_b.DISPCLKSEL = ui32Val6;
   19edc:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
   19ee0:	9b03      	ldr	r3, [sp, #12]
   19ee2:	f003 0303 	and.w	r3, r3, #3
   19ee6:	b2d9      	uxtb	r1, r3
   19ee8:	f8d2 3084 	ldr.w	r3, [r2, #132]	; 0x84
   19eec:	f361 1305 	bfi	r3, r1, #4, #2
   19ef0:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
        am_util_delay_us(10);
   19ef4:	200a      	movs	r0, #10
   19ef6:	f000 feb6 	bl	1ac66 <am_util_delay_us>
        wait_NemaDC_dbi_idle();
   19efa:	f7ff fe67 	bl	19bcc <wait_NemaDC_dbi_idle>
        nemadc_MIPI_CFG_out(ui32Mode);
        CLKGEN->DISPCLKCTRL_b.DISPCLKSEL = ui32Val6;
        am_util_delay_us(10);
        wait_NemaDC_dbi_idle();
    }
}
   19efe:	e0d8      	b.n	1a0b2 <dsi_generic_write+0x286>
    else if (ui8Len == 1) // Data type is 0x13
   19f00:	f89d 3003 	ldrb.w	r3, [sp, #3]
   19f04:	2b01      	cmp	r3, #1
   19f06:	d13d      	bne.n	19f84 <dsi_generic_write+0x158>
        dc_dbi_to_dsi_ct(0, //DC_dt_generic_short_write_param_n0,
   19f08:	f04f 4240 	mov.w	r2, #3221225472	; 0xc0000000
   19f0c:	2100      	movs	r1, #0
   19f0e:	2000      	movs	r0, #0
   19f10:	f7ff fe70 	bl	19bf4 <dc_dbi_to_dsi_ct>
        wait_NemaDC_dbi_idle();
   19f14:	f7ff fe5a 	bl	19bcc <wait_NemaDC_dbi_idle>
        ui32Mode = nemadc_reg_read(NEMADC_REG_DBIB_CFG);
   19f18:	2028      	movs	r0, #40	; 0x28
   19f1a:	f7ff fa91 	bl	19440 <nemadc_reg_read>
   19f1e:	9007      	str	r0, [sp, #28]
        nemadc_MIPI_CFG_out(ui32Mode | MIPICFG_SPI_HOLD);
   19f20:	9b07      	ldr	r3, [sp, #28]
   19f22:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
   19f26:	4618      	mov	r0, r3
   19f28:	f005 fd1e 	bl	1f968 <nemadc_MIPI_CFG_out>
        nemadc_MIPI_out(NemaDC_DBI_cmd | pui8Data[0]);
   19f2c:	9b01      	ldr	r3, [sp, #4]
   19f2e:	781b      	ldrb	r3, [r3, #0]
   19f30:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
   19f34:	4618      	mov	r0, r3
   19f36:	f005 fd09 	bl	1f94c <nemadc_MIPI_out>
        am_util_delay_us(20);
   19f3a:	2014      	movs	r0, #20
   19f3c:	f000 fe93 	bl	1ac66 <am_util_delay_us>
        uint32_t ui32Val6 = CLKGEN->DISPCLKCTRL_b.DISPCLKSEL;
   19f40:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
   19f44:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
   19f48:	f3c3 1301 	ubfx	r3, r3, #4, #2
   19f4c:	b2db      	uxtb	r3, r3
   19f4e:	9304      	str	r3, [sp, #16]
        am_hal_clkgen_control(AM_HAL_CLKGEN_CONTROL_DISPCLKSEL_OFF, NULL);
   19f50:	2100      	movs	r1, #0
   19f52:	2018      	movs	r0, #24
   19f54:	f001 fda2 	bl	1ba9c <am_hal_clkgen_control>
        nemadc_MIPI_CFG_out(ui32Mode);
   19f58:	9b07      	ldr	r3, [sp, #28]
   19f5a:	4618      	mov	r0, r3
   19f5c:	f005 fd04 	bl	1f968 <nemadc_MIPI_CFG_out>
        CLKGEN->DISPCLKCTRL_b.DISPCLKSEL = ui32Val6;
   19f60:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
   19f64:	9b04      	ldr	r3, [sp, #16]
   19f66:	f003 0303 	and.w	r3, r3, #3
   19f6a:	b2d9      	uxtb	r1, r3
   19f6c:	f8d2 3084 	ldr.w	r3, [r2, #132]	; 0x84
   19f70:	f361 1305 	bfi	r3, r1, #4, #2
   19f74:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
        am_util_delay_us(10);
   19f78:	200a      	movs	r0, #10
   19f7a:	f000 fe74 	bl	1ac66 <am_util_delay_us>
        wait_NemaDC_dbi_idle();
   19f7e:	f7ff fe25 	bl	19bcc <wait_NemaDC_dbi_idle>
}
   19f82:	e096      	b.n	1a0b2 <dsi_generic_write+0x286>
    else if (ui8Len == 2) // Data type is 0x23
   19f84:	f89d 3003 	ldrb.w	r3, [sp, #3]
   19f88:	2b02      	cmp	r3, #2
   19f8a:	d145      	bne.n	1a018 <dsi_generic_write+0x1ec>
        dc_dbi_to_dsi_ct(0, //DC_dt_generic_short_write_param_n0,
   19f8c:	f04f 4240 	mov.w	r2, #3221225472	; 0xc0000000
   19f90:	2100      	movs	r1, #0
   19f92:	2000      	movs	r0, #0
   19f94:	f7ff fe2e 	bl	19bf4 <dc_dbi_to_dsi_ct>
        wait_NemaDC_dbi_idle();
   19f98:	f7ff fe18 	bl	19bcc <wait_NemaDC_dbi_idle>
        ui32Mode = nemadc_reg_read(NEMADC_REG_DBIB_CFG);
   19f9c:	2028      	movs	r0, #40	; 0x28
   19f9e:	f7ff fa4f 	bl	19440 <nemadc_reg_read>
   19fa2:	9007      	str	r0, [sp, #28]
        nemadc_MIPI_CFG_out(ui32Mode | MIPICFG_SPI_HOLD);
   19fa4:	9b07      	ldr	r3, [sp, #28]
   19fa6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
   19faa:	4618      	mov	r0, r3
   19fac:	f005 fcdc 	bl	1f968 <nemadc_MIPI_CFG_out>
        nemadc_MIPI_out(NemaDC_DBI_cmd | pui8Data[0]);
   19fb0:	9b01      	ldr	r3, [sp, #4]
   19fb2:	781b      	ldrb	r3, [r3, #0]
   19fb4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
   19fb8:	4618      	mov	r0, r3
   19fba:	f005 fcc7 	bl	1f94c <nemadc_MIPI_out>
        nemadc_MIPI_out(NemaDC_DBI_cmd | pui8Data[1]);
   19fbe:	9b01      	ldr	r3, [sp, #4]
   19fc0:	3301      	adds	r3, #1
   19fc2:	781b      	ldrb	r3, [r3, #0]
   19fc4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
   19fc8:	4618      	mov	r0, r3
   19fca:	f005 fcbf 	bl	1f94c <nemadc_MIPI_out>
        am_util_delay_us(20);
   19fce:	2014      	movs	r0, #20
   19fd0:	f000 fe49 	bl	1ac66 <am_util_delay_us>
        uint32_t ui32Val6 = CLKGEN->DISPCLKCTRL_b.DISPCLKSEL;
   19fd4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
   19fd8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
   19fdc:	f3c3 1301 	ubfx	r3, r3, #4, #2
   19fe0:	b2db      	uxtb	r3, r3
   19fe2:	9305      	str	r3, [sp, #20]
        am_hal_clkgen_control(AM_HAL_CLKGEN_CONTROL_DISPCLKSEL_OFF, NULL);
   19fe4:	2100      	movs	r1, #0
   19fe6:	2018      	movs	r0, #24
   19fe8:	f001 fd58 	bl	1ba9c <am_hal_clkgen_control>
        nemadc_MIPI_CFG_out(ui32Mode);
   19fec:	9b07      	ldr	r3, [sp, #28]
   19fee:	4618      	mov	r0, r3
   19ff0:	f005 fcba 	bl	1f968 <nemadc_MIPI_CFG_out>
        CLKGEN->DISPCLKCTRL_b.DISPCLKSEL = ui32Val6;
   19ff4:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
   19ff8:	9b05      	ldr	r3, [sp, #20]
   19ffa:	f003 0303 	and.w	r3, r3, #3
   19ffe:	b2d9      	uxtb	r1, r3
   1a000:	f8d2 3084 	ldr.w	r3, [r2, #132]	; 0x84
   1a004:	f361 1305 	bfi	r3, r1, #4, #2
   1a008:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
        am_util_delay_us(10);
   1a00c:	200a      	movs	r0, #10
   1a00e:	f000 fe2a 	bl	1ac66 <am_util_delay_us>
        wait_NemaDC_dbi_idle();
   1a012:	f7ff fddb 	bl	19bcc <wait_NemaDC_dbi_idle>
}
   1a016:	e04c      	b.n	1a0b2 <dsi_generic_write+0x286>
        dc_dbi_to_dsi_ct(0, //DC_dt_generic_long_write,
   1a018:	f04f 4240 	mov.w	r2, #3221225472	; 0xc0000000
   1a01c:	2100      	movs	r1, #0
   1a01e:	2000      	movs	r0, #0
   1a020:	f7ff fde8 	bl	19bf4 <dc_dbi_to_dsi_ct>
        wait_NemaDC_dbi_idle();
   1a024:	f7ff fdd2 	bl	19bcc <wait_NemaDC_dbi_idle>
        ui32Mode = nemadc_reg_read(NEMADC_REG_DBIB_CFG);
   1a028:	2028      	movs	r0, #40	; 0x28
   1a02a:	f7ff fa09 	bl	19440 <nemadc_reg_read>
   1a02e:	9007      	str	r0, [sp, #28]
        nemadc_MIPI_CFG_out(ui32Mode | MIPICFG_SPI_HOLD);
   1a030:	9b07      	ldr	r3, [sp, #28]
   1a032:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
   1a036:	4618      	mov	r0, r3
   1a038:	f005 fc96 	bl	1f968 <nemadc_MIPI_CFG_out>
        for (ui8Index = 0; ui8Index < ui8Len; ui8Index++)
   1a03c:	2300      	movs	r3, #0
   1a03e:	f88d 3027 	strb.w	r3, [sp, #39]	; 0x27
   1a042:	e00c      	b.n	1a05e <dsi_generic_write+0x232>
            nemadc_MIPI_out(pui8Data[ui8Index]);
   1a044:	f89d 3027 	ldrb.w	r3, [sp, #39]	; 0x27
   1a048:	9a01      	ldr	r2, [sp, #4]
   1a04a:	4413      	add	r3, r2
   1a04c:	781b      	ldrb	r3, [r3, #0]
   1a04e:	4618      	mov	r0, r3
   1a050:	f005 fc7c 	bl	1f94c <nemadc_MIPI_out>
        for (ui8Index = 0; ui8Index < ui8Len; ui8Index++)
   1a054:	f89d 3027 	ldrb.w	r3, [sp, #39]	; 0x27
   1a058:	3301      	adds	r3, #1
   1a05a:	f88d 3027 	strb.w	r3, [sp, #39]	; 0x27
   1a05e:	f89d 2027 	ldrb.w	r2, [sp, #39]	; 0x27
   1a062:	f89d 3003 	ldrb.w	r3, [sp, #3]
   1a066:	429a      	cmp	r2, r3
   1a068:	d3ec      	bcc.n	1a044 <dsi_generic_write+0x218>
        am_util_delay_us(20);
   1a06a:	2014      	movs	r0, #20
   1a06c:	f000 fdfb 	bl	1ac66 <am_util_delay_us>
        uint32_t ui32Val6 = CLKGEN->DISPCLKCTRL_b.DISPCLKSEL;
   1a070:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
   1a074:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
   1a078:	f3c3 1301 	ubfx	r3, r3, #4, #2
   1a07c:	b2db      	uxtb	r3, r3
   1a07e:	9306      	str	r3, [sp, #24]
        am_hal_clkgen_control(AM_HAL_CLKGEN_CONTROL_DISPCLKSEL_OFF, NULL);
   1a080:	2100      	movs	r1, #0
   1a082:	2018      	movs	r0, #24
   1a084:	f001 fd0a 	bl	1ba9c <am_hal_clkgen_control>
        nemadc_MIPI_CFG_out(ui32Mode);
   1a088:	9b07      	ldr	r3, [sp, #28]
   1a08a:	4618      	mov	r0, r3
   1a08c:	f005 fc6c 	bl	1f968 <nemadc_MIPI_CFG_out>
        CLKGEN->DISPCLKCTRL_b.DISPCLKSEL = ui32Val6;
   1a090:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
   1a094:	9b06      	ldr	r3, [sp, #24]
   1a096:	f003 0303 	and.w	r3, r3, #3
   1a09a:	b2d9      	uxtb	r1, r3
   1a09c:	f8d2 3084 	ldr.w	r3, [r2, #132]	; 0x84
   1a0a0:	f361 1305 	bfi	r3, r1, #4, #2
   1a0a4:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
        am_util_delay_us(10);
   1a0a8:	200a      	movs	r0, #10
   1a0aa:	f000 fddc 	bl	1ac66 <am_util_delay_us>
        wait_NemaDC_dbi_idle();
   1a0ae:	f7ff fd8d 	bl	19bcc <wait_NemaDC_dbi_idle>
}
   1a0b2:	bf00      	nop
   1a0b4:	b00b      	add	sp, #44	; 0x2c
   1a0b6:	f85d fb04 	ldr.w	pc, [sp], #4
	...

0001a0bc <am_devices_dsi_rm67162_init>:
//! @return Status.
//
//*****************************************************************************
uint32_t
am_devices_dsi_rm67162_init(uint32_t ui32PixelFormat, uint16_t ui16ResX, uint16_t ui16ResY, uint16_t ui16MinX, uint16_t ui16MinY)
{
   1a0bc:	b500      	push	{lr}
   1a0be:	b08f      	sub	sp, #60	; 0x3c
   1a0c0:	9007      	str	r0, [sp, #28]
   1a0c2:	4608      	mov	r0, r1
   1a0c4:	4611      	mov	r1, r2
   1a0c6:	461a      	mov	r2, r3
   1a0c8:	4603      	mov	r3, r0
   1a0ca:	f8ad 301a 	strh.w	r3, [sp, #26]
   1a0ce:	460b      	mov	r3, r1
   1a0d0:	f8ad 3018 	strh.w	r3, [sp, #24]
   1a0d4:	4613      	mov	r3, r2
   1a0d6:	f8ad 3016 	strh.w	r3, [sp, #22]
    uint8_t ui8CmdBuf[4];
    uint16_t ui16MaxX, ui16MaxY;
    const int MIPI_set_cmd_page = 0xFE;
   1a0da:	23fe      	movs	r3, #254	; 0xfe
   1a0dc:	930d      	str	r3, [sp, #52]	; 0x34

    ui16MaxX = ui16MinX + ui16ResX - 1;
   1a0de:	f8bd 2016 	ldrh.w	r2, [sp, #22]
   1a0e2:	f8bd 301a 	ldrh.w	r3, [sp, #26]
   1a0e6:	4413      	add	r3, r2
   1a0e8:	b29b      	uxth	r3, r3
   1a0ea:	3b01      	subs	r3, #1
   1a0ec:	f8ad 3032 	strh.w	r3, [sp, #50]	; 0x32
    ui16MaxY = ui16MinY + ui16ResY - 1;
   1a0f0:	f8bd 2040 	ldrh.w	r2, [sp, #64]	; 0x40
   1a0f4:	f8bd 3018 	ldrh.w	r3, [sp, #24]
   1a0f8:	4413      	add	r3, r2
   1a0fa:	b29b      	uxth	r3, r3
   1a0fc:	3b01      	subs	r3, #1
   1a0fe:	f8ad 3030 	strh.w	r3, [sp, #48]	; 0x30
    am_bsp_disp_dsi_pins_enable();
   1a102:	f002 fe0b 	bl	1cd1c <am_bsp_disp_dsi_pins_enable>

    //
    // Enable dc clock
    //
    nemadc_reg_write(NEMADC_REG_CLKCTRL_CG, NemaDC_clkctrl_cg_clk_en);
   1a106:	2101      	movs	r1, #1
   1a108:	f44f 70d4 	mov.w	r0, #424	; 0x1a8
   1a10c:	f7ff f9a6 	bl	1945c <nemadc_reg_write>

    //
    // Set clock divider
    //
    if (APOLLO4_B2)
   1a110:	4b86      	ldr	r3, [pc, #536]	; (1a32c <am_devices_dsi_rm67162_init+0x270>)
   1a112:	68db      	ldr	r3, [r3, #12]
   1a114:	b2db      	uxtb	r3, r3
   1a116:	2b23      	cmp	r3, #35	; 0x23
   1a118:	d106      	bne.n	1a128 <am_devices_dsi_rm67162_init+0x6c>
    {
        nemadc_clkdiv(1, 1, 4, 0);
   1a11a:	2300      	movs	r3, #0
   1a11c:	2204      	movs	r2, #4
   1a11e:	2101      	movs	r1, #1
   1a120:	2001      	movs	r0, #1
   1a122:	f005 fbe7 	bl	1f8f4 <nemadc_clkdiv>
   1a126:	e005      	b.n	1a134 <am_devices_dsi_rm67162_init+0x78>
    }
    else
    {
        nemadc_clkdiv(2, 1, 4, 0);
   1a128:	2300      	movs	r3, #0
   1a12a:	2204      	movs	r2, #4
   1a12c:	2101      	movs	r1, #1
   1a12e:	2002      	movs	r0, #2
   1a130:	f005 fbe0 	bl	1f8f4 <nemadc_clkdiv>
    }
    //
    // Enable fast pixel generation slow transfer
    //
    nemadc_reg_write(NEMADC_REG_CLKCTRL_CG,
   1a134:	2105      	movs	r1, #5
   1a136:	f44f 70d4 	mov.w	r0, #424	; 0x1a8
   1a13a:	f7ff f98f 	bl	1945c <nemadc_reg_write>
                    (NemaDC_clkctrl_cg_clk_swap |
                     NemaDC_clkctrl_cg_clk_en));
    nemadc_clkctrl((nemadc_clkctrl_t)TB_LCDPANEL_MIPI_DBIB );
   1a13e:	200e      	movs	r0, #14
   1a140:	f005 fc00 	bl	1f944 <nemadc_clkctrl>

    //
    // hardware reset
    //
    send_reset_signal();
   1a144:	f7ff fd22 	bl	19b8c <send_reset_signal>
                        MIPICFG_RESX            |
                        MIPICFG_EXT_CTRL        |
#ifndef ENABLE_TE
                        MIPICFG_DIS_TE          | // comment out this line when TE is enabled
#endif
                        MIPICFG_PIXCLK_OUT_EN   |
   1a148:	9b07      	ldr	r3, [sp, #28]
   1a14a:	f043 4312 	orr.w	r3, r3, #2449473536	; 0x92000000
   1a14e:	f443 43c0 	orr.w	r3, r3, #24576	; 0x6000
    nemadc_MIPI_CFG_out(MIPICFG_DBI_EN          |
   1a152:	4618      	mov	r0, r3
   1a154:	f005 fc08 	bl	1f968 <nemadc_MIPI_CFG_out>
                        ui32PixelFormat
    );
    DELAY(10);
   1a158:	200a      	movs	r0, #10
   1a15a:	f000 fd75 	bl	1ac48 <am_util_delay_ms>

    //
    // Enable/disable tearing
    //
#ifndef ENABLE_TE
    dsi_dcs_write(MIPI_set_tear_off, NULL, 0, true);
   1a15e:	2301      	movs	r3, #1
   1a160:	2200      	movs	r2, #0
   1a162:	2100      	movs	r1, #0
   1a164:	2034      	movs	r0, #52	; 0x34
   1a166:	f7ff fd5e 	bl	19c26 <dsi_dcs_write>
    uint16_t ui16ScanLine = g_sDispCfg[g_eDispType].ui32PanelResY - 10;
    ui8CmdBuf[0] = ui16ScanLine >> 8;
    ui8CmdBuf[1] = ui16ScanLine & 0x00FF;
    dsi_dcs_write(MIPI_set_tear_scanline, ui8CmdBuf, 2, true);
#endif
    DELAY(10);
   1a16a:	200a      	movs	r0, #10
   1a16c:	f000 fd6c 	bl	1ac48 <am_util_delay_ms>

    //
    // Sending brightness command.
    //
    const int MIPI_set_display_brightness = 0x51;
   1a170:	2351      	movs	r3, #81	; 0x51
   1a172:	930b      	str	r3, [sp, #44]	; 0x2c
    ui8CmdBuf[0] = MIPI_set_display_brightness;
   1a174:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   1a176:	b2db      	uxtb	r3, r3
   1a178:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
    ui8CmdBuf[1] = 0xff;
   1a17c:	23ff      	movs	r3, #255	; 0xff
   1a17e:	f88d 3025 	strb.w	r3, [sp, #37]	; 0x25
    dsi_generic_write(ui8CmdBuf, 2, true); // Not supported by Rev A
   1a182:	ab09      	add	r3, sp, #36	; 0x24
   1a184:	2201      	movs	r2, #1
   1a186:	2102      	movs	r1, #2
   1a188:	4618      	mov	r0, r3
   1a18a:	f7ff fe4f 	bl	19e2c <dsi_generic_write>
    DELAY(10);
   1a18e:	200a      	movs	r0, #10
   1a190:	f000 fd5a 	bl	1ac48 <am_util_delay_ms>

    //
    // Set MIPI Panel Pixel Format
    //
    ui8CmdBuf[0] = (uint8_t)(ui32PixelFormat & 0x3f);
   1a194:	9b07      	ldr	r3, [sp, #28]
   1a196:	b2db      	uxtb	r3, r3
   1a198:	f003 033f 	and.w	r3, r3, #63	; 0x3f
   1a19c:	b2db      	uxtb	r3, r3
   1a19e:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
    dsi_dcs_write(MIPI_set_pixel_format, ui8CmdBuf, 1, true);
   1a1a2:	a909      	add	r1, sp, #36	; 0x24
   1a1a4:	2301      	movs	r3, #1
   1a1a6:	2201      	movs	r2, #1
   1a1a8:	203a      	movs	r0, #58	; 0x3a
   1a1aa:	f7ff fd3c 	bl	19c26 <dsi_dcs_write>
    DELAY(10);
   1a1ae:	200a      	movs	r0, #10
   1a1b0:	f000 fd4a 	bl	1ac48 <am_util_delay_ms>
#endif

    //
    // When using RM69330 DSI, set N565 reg to 1 to solve color issue.
    //
    if (g_eDispType == RM69330_DSI)
   1a1b4:	4b5e      	ldr	r3, [pc, #376]	; (1a330 <am_devices_dsi_rm67162_init+0x274>)
   1a1b6:	781b      	ldrb	r3, [r3, #0]
   1a1b8:	2b05      	cmp	r3, #5
   1a1ba:	d131      	bne.n	1a220 <am_devices_dsi_rm67162_init+0x164>
    {
        const int MIPI_set_hsifopctr = 0x0A;
   1a1bc:	230a      	movs	r3, #10
   1a1be:	930a      	str	r3, [sp, #40]	; 0x28
        ui8CmdBuf[0] = MIPI_set_cmd_page;
   1a1c0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   1a1c2:	b2db      	uxtb	r3, r3
   1a1c4:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
        ui8CmdBuf[1] = 0x01; // MCS
   1a1c8:	2301      	movs	r3, #1
   1a1ca:	f88d 3025 	strb.w	r3, [sp, #37]	; 0x25
        dsi_generic_write(ui8CmdBuf, 2, true);
   1a1ce:	ab09      	add	r3, sp, #36	; 0x24
   1a1d0:	2201      	movs	r2, #1
   1a1d2:	2102      	movs	r1, #2
   1a1d4:	4618      	mov	r0, r3
   1a1d6:	f7ff fe29 	bl	19e2c <dsi_generic_write>
        DELAY(10);
   1a1da:	200a      	movs	r0, #10
   1a1dc:	f000 fd34 	bl	1ac48 <am_util_delay_ms>
        ui8CmdBuf[0] = MIPI_set_hsifopctr;
   1a1e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   1a1e2:	b2db      	uxtb	r3, r3
   1a1e4:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
        ui8CmdBuf[1] = 0xF8; // set N565 to 1
   1a1e8:	23f8      	movs	r3, #248	; 0xf8
   1a1ea:	f88d 3025 	strb.w	r3, [sp, #37]	; 0x25
        dsi_generic_write(ui8CmdBuf, 2, true);
   1a1ee:	ab09      	add	r3, sp, #36	; 0x24
   1a1f0:	2201      	movs	r2, #1
   1a1f2:	2102      	movs	r1, #2
   1a1f4:	4618      	mov	r0, r3
   1a1f6:	f7ff fe19 	bl	19e2c <dsi_generic_write>
        DELAY(10);
   1a1fa:	200a      	movs	r0, #10
   1a1fc:	f000 fd24 	bl	1ac48 <am_util_delay_ms>
        ui8CmdBuf[0] = MIPI_set_cmd_page;
   1a200:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   1a202:	b2db      	uxtb	r3, r3
   1a204:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
        ui8CmdBuf[1] = 0x00; // UCS
   1a208:	2300      	movs	r3, #0
   1a20a:	f88d 3025 	strb.w	r3, [sp, #37]	; 0x25
        dsi_generic_write(ui8CmdBuf, 2, true);
   1a20e:	ab09      	add	r3, sp, #36	; 0x24
   1a210:	2201      	movs	r2, #1
   1a212:	2102      	movs	r1, #2
   1a214:	4618      	mov	r0, r3
   1a216:	f7ff fe09 	bl	19e2c <dsi_generic_write>
        DELAY(10);
   1a21a:	200a      	movs	r0, #10
   1a21c:	f000 fd14 	bl	1ac48 <am_util_delay_ms>
        am_util_stdio_printf("\nACK from display is wrong. ACK is 0x%8X.\n", ui32IntrStatus);
        return 1;
    }
#endif

    if (g_sDispCfg[g_eDispType].bFlip == true)
   1a220:	4b43      	ldr	r3, [pc, #268]	; (1a330 <am_devices_dsi_rm67162_init+0x274>)
   1a222:	781b      	ldrb	r3, [r3, #0]
   1a224:	4619      	mov	r1, r3
   1a226:	4a43      	ldr	r2, [pc, #268]	; (1a334 <am_devices_dsi_rm67162_init+0x278>)
   1a228:	460b      	mov	r3, r1
   1a22a:	005b      	lsls	r3, r3, #1
   1a22c:	440b      	add	r3, r1
   1a22e:	009b      	lsls	r3, r3, #2
   1a230:	4413      	add	r3, r2
   1a232:	3308      	adds	r3, #8
   1a234:	781b      	ldrb	r3, [r3, #0]
   1a236:	2b00      	cmp	r3, #0
   1a238:	d003      	beq.n	1a242 <am_devices_dsi_rm67162_init+0x186>
    {
        ui8CmdBuf[0] = 0x02;
   1a23a:	2302      	movs	r3, #2
   1a23c:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
   1a240:	e002      	b.n	1a248 <am_devices_dsi_rm67162_init+0x18c>
    }
    else
    {
        ui8CmdBuf[0] = 0x00;
   1a242:	2300      	movs	r3, #0
   1a244:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
    }
    dsi_dcs_write(MIPI_set_address_mode, ui8CmdBuf, 1, true);
   1a248:	a909      	add	r1, sp, #36	; 0x24
   1a24a:	2301      	movs	r3, #1
   1a24c:	2201      	movs	r2, #1
   1a24e:	2036      	movs	r0, #54	; 0x36
   1a250:	f7ff fce9 	bl	19c26 <dsi_dcs_write>
    DELAY(10);
   1a254:	200a      	movs	r0, #10
   1a256:	f000 fcf7 	bl	1ac48 <am_util_delay_ms>

    //
    // Enable MIPI Panel
    //
    dsi_dcs_write(MIPI_exit_sleep_mode, NULL, 0, true);
   1a25a:	2301      	movs	r3, #1
   1a25c:	2200      	movs	r2, #0
   1a25e:	2100      	movs	r1, #0
   1a260:	2011      	movs	r0, #17
   1a262:	f7ff fce0 	bl	19c26 <dsi_dcs_write>
    DELAY(130);
   1a266:	2082      	movs	r0, #130	; 0x82
   1a268:	f000 fcee 	bl	1ac48 <am_util_delay_ms>

    dsi_dcs_write(MIPI_set_display_on, NULL, 0, true);
   1a26c:	2301      	movs	r3, #1
   1a26e:	2200      	movs	r2, #0
   1a270:	2100      	movs	r1, #0
   1a272:	2029      	movs	r0, #41	; 0x29
   1a274:	f7ff fcd7 	bl	19c26 <dsi_dcs_write>
    DELAY(200);
   1a278:	20c8      	movs	r0, #200	; 0xc8
   1a27a:	f000 fce5 	bl	1ac48 <am_util_delay_ms>

    //
    // Set MIPI Panel region to be updated
    //
    ui8CmdBuf[0] = (uint8_t)(ui16MinX >> 8U);
   1a27e:	f8bd 3016 	ldrh.w	r3, [sp, #22]
   1a282:	0a1b      	lsrs	r3, r3, #8
   1a284:	b29b      	uxth	r3, r3
   1a286:	b2db      	uxtb	r3, r3
   1a288:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
    ui8CmdBuf[1] = (uint8_t)(ui16MinX & 0xFFU);
   1a28c:	f8bd 3016 	ldrh.w	r3, [sp, #22]
   1a290:	b2db      	uxtb	r3, r3
   1a292:	f88d 3025 	strb.w	r3, [sp, #37]	; 0x25
    ui8CmdBuf[2] = (uint8_t)(ui16MaxX >> 8U);
   1a296:	f8bd 3032 	ldrh.w	r3, [sp, #50]	; 0x32
   1a29a:	0a1b      	lsrs	r3, r3, #8
   1a29c:	b29b      	uxth	r3, r3
   1a29e:	b2db      	uxtb	r3, r3
   1a2a0:	f88d 3026 	strb.w	r3, [sp, #38]	; 0x26
    ui8CmdBuf[3] = (uint8_t)(ui16MaxX & 0xFFU);
   1a2a4:	f8bd 3032 	ldrh.w	r3, [sp, #50]	; 0x32
   1a2a8:	b2db      	uxtb	r3, r3
   1a2aa:	f88d 3027 	strb.w	r3, [sp, #39]	; 0x27
    dsi_dcs_write(MIPI_set_column_address, ui8CmdBuf, 4, true);
   1a2ae:	a909      	add	r1, sp, #36	; 0x24
   1a2b0:	2301      	movs	r3, #1
   1a2b2:	2204      	movs	r2, #4
   1a2b4:	202a      	movs	r0, #42	; 0x2a
   1a2b6:	f7ff fcb6 	bl	19c26 <dsi_dcs_write>
    DELAY(200);
   1a2ba:	20c8      	movs	r0, #200	; 0xc8
   1a2bc:	f000 fcc4 	bl	1ac48 <am_util_delay_ms>
    ui8CmdBuf[0] = (uint8_t)(ui16MinY >> 8U);
   1a2c0:	f8bd 3040 	ldrh.w	r3, [sp, #64]	; 0x40
   1a2c4:	0a1b      	lsrs	r3, r3, #8
   1a2c6:	b29b      	uxth	r3, r3
   1a2c8:	b2db      	uxtb	r3, r3
   1a2ca:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
    ui8CmdBuf[1] = (uint8_t)(ui16MinY & 0xFFU);
   1a2ce:	f8bd 3040 	ldrh.w	r3, [sp, #64]	; 0x40
   1a2d2:	b2db      	uxtb	r3, r3
   1a2d4:	f88d 3025 	strb.w	r3, [sp, #37]	; 0x25
    ui8CmdBuf[2] = (uint8_t)(ui16MaxY >> 8U);
   1a2d8:	f8bd 3030 	ldrh.w	r3, [sp, #48]	; 0x30
   1a2dc:	0a1b      	lsrs	r3, r3, #8
   1a2de:	b29b      	uxth	r3, r3
   1a2e0:	b2db      	uxtb	r3, r3
   1a2e2:	f88d 3026 	strb.w	r3, [sp, #38]	; 0x26
    ui8CmdBuf[3] = (uint8_t)(ui16MaxY & 0xFFU);
   1a2e6:	f8bd 3030 	ldrh.w	r3, [sp, #48]	; 0x30
   1a2ea:	b2db      	uxtb	r3, r3
   1a2ec:	f88d 3027 	strb.w	r3, [sp, #39]	; 0x27
    dsi_dcs_write(MIPI_set_page_address, ui8CmdBuf, 4, true);
   1a2f0:	a909      	add	r1, sp, #36	; 0x24
   1a2f2:	2301      	movs	r3, #1
   1a2f4:	2204      	movs	r2, #4
   1a2f6:	202b      	movs	r0, #43	; 0x2b
   1a2f8:	f7ff fc95 	bl	19c26 <dsi_dcs_write>
    DELAY(200);
   1a2fc:	20c8      	movs	r0, #200	; 0xc8
   1a2fe:	f000 fca3 	bl	1ac48 <am_util_delay_ms>

    //
    // Program NemaDC to transfer a resx*resy region
    //
    nemadc_timing(ui16ResX, 4, 10, 1,
   1a302:	f8bd 001a 	ldrh.w	r0, [sp, #26]
   1a306:	f8bd 3018 	ldrh.w	r3, [sp, #24]
   1a30a:	2201      	movs	r2, #1
   1a30c:	9203      	str	r2, [sp, #12]
   1a30e:	2201      	movs	r2, #1
   1a310:	9202      	str	r2, [sp, #8]
   1a312:	2201      	movs	r2, #1
   1a314:	9201      	str	r2, [sp, #4]
   1a316:	9300      	str	r3, [sp, #0]
   1a318:	2301      	movs	r3, #1
   1a31a:	220a      	movs	r2, #10
   1a31c:	2104      	movs	r1, #4
   1a31e:	f004 fe11 	bl	1ef44 <nemadc_timing>
                  ui16ResY, 1, 1, 1);

    return 0;
   1a322:	2300      	movs	r3, #0
}
   1a324:	4618      	mov	r0, r3
   1a326:	b00f      	add	sp, #60	; 0x3c
   1a328:	f85d fb04 	ldr.w	pc, [sp], #4
   1a32c:	40020000 	.word	0x40020000
   1a330:	1002fe70 	.word	0x1002fe70
   1a334:	1002fe74 	.word	0x1002fe74

0001a338 <dsi_send_frame_single>:
//! @return None.
//
//****************************************************************************
void
dsi_send_frame_single(uint32_t ui32Mode)
{
   1a338:	b500      	push	{lr}
   1a33a:	b083      	sub	sp, #12
   1a33c:	9001      	str	r0, [sp, #4]
    dsi_send_frame_single_start(ui32Mode);
   1a33e:	9801      	ldr	r0, [sp, #4]
   1a340:	f000 f808 	bl	1a354 <dsi_send_frame_single_start>
    nemadc_wait_vsync();
   1a344:	f7ff f866 	bl	19414 <nemadc_wait_vsync>
    dsi_send_frame_single_end();
   1a348:	f000 f844 	bl	1a3d4 <dsi_send_frame_single_end>
}
   1a34c:	bf00      	nop
   1a34e:	b003      	add	sp, #12
   1a350:	f85d fb04 	ldr.w	pc, [sp], #4

0001a354 <dsi_send_frame_single_start>:
//! @return None.
//
//****************************************************************************
void
dsi_send_frame_single_start(uint32_t ui32Mode)
{
   1a354:	b500      	push	{lr}
   1a356:	b085      	sub	sp, #20
   1a358:	9001      	str	r0, [sp, #4]
    uint32_t ui32Gpio;
    ui32Gpio = nemadc_reg_read(NEMADC_REG_GPIO);
   1a35a:	202c      	movs	r0, #44	; 0x2c
   1a35c:	f7ff f870 	bl	19440 <nemadc_reg_read>
   1a360:	9003      	str	r0, [sp, #12]
    nemadc_reg_write(NEMADC_REG_GPIO, ui32Gpio & (~0x1)); // HS
   1a362:	9b03      	ldr	r3, [sp, #12]
   1a364:	f023 0301 	bic.w	r3, r3, #1
   1a368:	4619      	mov	r1, r3
   1a36a:	202c      	movs	r0, #44	; 0x2c
   1a36c:	f7ff f876 	bl	1945c <nemadc_reg_write>
    nemadc_reg_write(NEMADC_REG_CLKCTRL_CG, 0xFFFFFFF5U); // disable clock gating
   1a370:	f06f 010a 	mvn.w	r1, #10
   1a374:	f44f 70d4 	mov.w	r0, #424	; 0x1a8
   1a378:	f7ff f870 	bl	1945c <nemadc_reg_write>

    wait_NemaDC_dbi_idle();
   1a37c:	f7ff fc26 	bl	19bcc <wait_NemaDC_dbi_idle>

    //
    // Set data/commands command type
    //
    dc_dbi_to_dsi_ct(DC_dt_DCS_long_write,
   1a380:	2200      	movs	r2, #0
   1a382:	2139      	movs	r1, #57	; 0x39
   1a384:	2039      	movs	r0, #57	; 0x39
   1a386:	f7ff fc35 	bl	19bf4 <dc_dbi_to_dsi_ct>
                     NemaDC_dcs_datacmd);

    //
    // Set scan-line (DCS) command
    //
    nemadc_MIPI_out(MIPI_DBIB_CMD | MIPI_write_memory_continue /* | NemaDC_ext_ctrl */ | NemaDC_sline_cmd);
   1a38a:	4810      	ldr	r0, [pc, #64]	; (1a3cc <dsi_send_frame_single_start+0x78>)
   1a38c:	f005 fade 	bl	1f94c <nemadc_MIPI_out>

    uint32_t ui32DbiCfg = nemadc_reg_read(NEMADC_REG_DBIB_CFG);
   1a390:	2028      	movs	r0, #40	; 0x28
   1a392:	f7ff f855 	bl	19440 <nemadc_reg_read>
   1a396:	9002      	str	r0, [sp, #8]
    nemadc_MIPI_CFG_out(ui32DbiCfg | MIPICFG_SPI_HOLD);
   1a398:	9b02      	ldr	r3, [sp, #8]
   1a39a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
   1a39e:	4618      	mov	r0, r3
   1a3a0:	f005 fae2 	bl	1f968 <nemadc_MIPI_CFG_out>

    //
    // Send DCS write_memory_start command
    //
    nemadc_MIPI_out(MIPI_DBIB_CMD | MIPI_write_memory_start /*| NemaDC_ext_ctrl*/);
   1a3a4:	480a      	ldr	r0, [pc, #40]	; (1a3d0 <dsi_send_frame_single_start+0x7c>)
   1a3a6:	f005 fad1 	bl	1f94c <nemadc_MIPI_out>

    wait_NemaDC_dbi_idle();
   1a3aa:	f7ff fc0f 	bl	19bcc <wait_NemaDC_dbi_idle>
    //
    // Wait TE interrupt
    //
    nemadc_wait_te();
#endif
    nemadc_reg_write(NEMADC_REG_INTERRUPT, 1 << 4); //!< Enable frame end interrupt
   1a3ae:	2110      	movs	r1, #16
   1a3b0:	20f8      	movs	r0, #248	; 0xf8
   1a3b2:	f7ff f853 	bl	1945c <nemadc_reg_write>
    nemadc_set_mode(NEMADC_ONE_FRAME | ui32Mode);
   1a3b6:	9b01      	ldr	r3, [sp, #4]
   1a3b8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
   1a3bc:	4618      	mov	r0, r3
   1a3be:	f004 fe01 	bl	1efc4 <nemadc_set_mode>
}
   1a3c2:	bf00      	nop
   1a3c4:	b005      	add	sp, #20
   1a3c6:	f85d fb04 	ldr.w	pc, [sp], #4
   1a3ca:	bf00      	nop
   1a3cc:	4100003c 	.word	0x4100003c
   1a3d0:	4000002c 	.word	0x4000002c

0001a3d4 <dsi_send_frame_single_end>:
//! @return None.
//
//****************************************************************************
void
dsi_send_frame_single_end(void)
{
   1a3d4:	b500      	push	{lr}
   1a3d6:	b085      	sub	sp, #20
    uint32_t ui32Gpio;
    ui32Gpio = nemadc_reg_read(NEMADC_REG_GPIO);
   1a3d8:	202c      	movs	r0, #44	; 0x2c
   1a3da:	f7ff f831 	bl	19440 <nemadc_reg_read>
   1a3de:	9003      	str	r0, [sp, #12]
    uint32_t ui32DbiCfg = nemadc_reg_read(NEMADC_REG_DBIB_CFG);
   1a3e0:	2028      	movs	r0, #40	; 0x28
   1a3e2:	f7ff f82d 	bl	19440 <nemadc_reg_read>
   1a3e6:	9002      	str	r0, [sp, #8]

    am_util_delay_us(20);
   1a3e8:	2014      	movs	r0, #20
   1a3ea:	f000 fc3c 	bl	1ac66 <am_util_delay_us>
    uint32_t ui32Val6 = CLKGEN->DISPCLKCTRL_b.DISPCLKSEL;
   1a3ee:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
   1a3f2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
   1a3f6:	f3c3 1301 	ubfx	r3, r3, #4, #2
   1a3fa:	b2db      	uxtb	r3, r3
   1a3fc:	9301      	str	r3, [sp, #4]
    am_hal_clkgen_control(AM_HAL_CLKGEN_CONTROL_DISPCLKSEL_OFF, NULL);
   1a3fe:	2100      	movs	r1, #0
   1a400:	2018      	movs	r0, #24
   1a402:	f001 fb4b 	bl	1ba9c <am_hal_clkgen_control>
    nemadc_MIPI_CFG_out(ui32DbiCfg & (~MIPICFG_SPI_HOLD));
   1a406:	9b02      	ldr	r3, [sp, #8]
   1a408:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
   1a40c:	4618      	mov	r0, r3
   1a40e:	f005 faab 	bl	1f968 <nemadc_MIPI_CFG_out>
    CLKGEN->DISPCLKCTRL_b.DISPCLKSEL = ui32Val6;
   1a412:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
   1a416:	9b01      	ldr	r3, [sp, #4]
   1a418:	f003 0303 	and.w	r3, r3, #3
   1a41c:	b2d9      	uxtb	r1, r3
   1a41e:	f8d2 3084 	ldr.w	r3, [r2, #132]	; 0x84
   1a422:	f361 1305 	bfi	r3, r1, #4, #2
   1a426:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
    am_util_delay_us(10);
   1a42a:	200a      	movs	r0, #10
   1a42c:	f000 fc1b 	bl	1ac66 <am_util_delay_us>

    nemadc_reg_write(NEMADC_REG_CLKCTRL_CG, 0x5); // enable clock gating
   1a430:	2105      	movs	r1, #5
   1a432:	f44f 70d4 	mov.w	r0, #424	; 0x1a8
   1a436:	f7ff f811 	bl	1945c <nemadc_reg_write>
    nemadc_reg_write(NEMADC_REG_GPIO, ui32Gpio | 0x1); // LP
   1a43a:	9b03      	ldr	r3, [sp, #12]
   1a43c:	f043 0301 	orr.w	r3, r3, #1
   1a440:	4619      	mov	r1, r3
   1a442:	202c      	movs	r0, #44	; 0x2c
   1a444:	f7ff f80a 	bl	1945c <nemadc_reg_write>
}
   1a448:	bf00      	nop
   1a44a:	b005      	add	sp, #20
   1a44c:	f85d fb04 	ldr.w	pc, [sp], #4

0001a450 <send_RESX_signal>:
//!
//! @return None.
//
//*****************************************************************************
static void send_RESX_signal(void)
{
   1a450:	b500      	push	{lr}
   1a452:	b083      	sub	sp, #12
    // FIXME: This should be changed to a DC interface
    //
    // send display a reset

    uint32_t ui32GpioNum;
    if (g_sDispCfg[g_eDispType].eInterface == IF_DSPI)
   1a454:	4b1f      	ldr	r3, [pc, #124]	; (1a4d4 <send_RESX_signal+0x84>)
   1a456:	781b      	ldrb	r3, [r3, #0]
   1a458:	4619      	mov	r1, r3
   1a45a:	4a1f      	ldr	r2, [pc, #124]	; (1a4d8 <send_RESX_signal+0x88>)
   1a45c:	460b      	mov	r3, r1
   1a45e:	005b      	lsls	r3, r3, #1
   1a460:	440b      	add	r3, r1
   1a462:	009b      	lsls	r3, r3, #2
   1a464:	4413      	add	r3, r2
   1a466:	330a      	adds	r3, #10
   1a468:	781b      	ldrb	r3, [r3, #0]
   1a46a:	2b01      	cmp	r3, #1
   1a46c:	d102      	bne.n	1a474 <send_RESX_signal+0x24>
    {
        ui32GpioNum = AM_BSP_GPIO_DISP_DSPI_RES;
   1a46e:	2325      	movs	r3, #37	; 0x25
   1a470:	9301      	str	r3, [sp, #4]
   1a472:	e011      	b.n	1a498 <send_RESX_signal+0x48>
    }
    else if (g_sDispCfg[g_eDispType].eInterface == IF_QSPI)
   1a474:	4b17      	ldr	r3, [pc, #92]	; (1a4d4 <send_RESX_signal+0x84>)
   1a476:	781b      	ldrb	r3, [r3, #0]
   1a478:	4619      	mov	r1, r3
   1a47a:	4a17      	ldr	r2, [pc, #92]	; (1a4d8 <send_RESX_signal+0x88>)
   1a47c:	460b      	mov	r3, r1
   1a47e:	005b      	lsls	r3, r3, #1
   1a480:	440b      	add	r3, r1
   1a482:	009b      	lsls	r3, r3, #2
   1a484:	4413      	add	r3, r2
   1a486:	330a      	adds	r3, #10
   1a488:	781b      	ldrb	r3, [r3, #0]
   1a48a:	2b02      	cmp	r3, #2
   1a48c:	d102      	bne.n	1a494 <send_RESX_signal+0x44>
    {
        ui32GpioNum = AM_BSP_GPIO_DISP_QSPI_RES;
   1a48e:	2325      	movs	r3, #37	; 0x25
   1a490:	9301      	str	r3, [sp, #4]
   1a492:	e001      	b.n	1a498 <send_RESX_signal+0x48>
    }
    else
    {
        ui32GpioNum = AM_BSP_GPIO_DISP_SPI_RES;
   1a494:	2325      	movs	r3, #37	; 0x25
   1a496:	9301      	str	r3, [sp, #4]
    }
    am_hal_gpio_pinconfig(ui32GpioNum,  am_hal_gpio_pincfg_output);
   1a498:	4b10      	ldr	r3, [pc, #64]	; (1a4dc <send_RESX_signal+0x8c>)
   1a49a:	6819      	ldr	r1, [r3, #0]
   1a49c:	9801      	ldr	r0, [sp, #4]
   1a49e:	f001 fdc3 	bl	1c028 <am_hal_gpio_pinconfig>
    am_hal_gpio_state_write(ui32GpioNum, AM_HAL_GPIO_OUTPUT_SET);
   1a4a2:	2101      	movs	r1, #1
   1a4a4:	9801      	ldr	r0, [sp, #4]
   1a4a6:	f001 fdeb 	bl	1c080 <am_hal_gpio_state_write>
    DELAY(5);
   1a4aa:	2005      	movs	r0, #5
   1a4ac:	f000 fbcc 	bl	1ac48 <am_util_delay_ms>
    am_hal_gpio_state_write(ui32GpioNum, AM_HAL_GPIO_OUTPUT_CLEAR);
   1a4b0:	2100      	movs	r1, #0
   1a4b2:	9801      	ldr	r0, [sp, #4]
   1a4b4:	f001 fde4 	bl	1c080 <am_hal_gpio_state_write>
    DELAY(20);
   1a4b8:	2014      	movs	r0, #20
   1a4ba:	f000 fbc5 	bl	1ac48 <am_util_delay_ms>
    am_hal_gpio_state_write(ui32GpioNum, AM_HAL_GPIO_OUTPUT_SET);
   1a4be:	2101      	movs	r1, #1
   1a4c0:	9801      	ldr	r0, [sp, #4]
   1a4c2:	f001 fddd 	bl	1c080 <am_hal_gpio_state_write>
    DELAY(150);
   1a4c6:	2096      	movs	r0, #150	; 0x96
   1a4c8:	f000 fbbe 	bl	1ac48 <am_util_delay_ms>
}
   1a4cc:	bf00      	nop
   1a4ce:	b003      	add	sp, #12
   1a4d0:	f85d fb04 	ldr.w	pc, [sp], #4
   1a4d4:	1002fe70 	.word	0x1002fe70
   1a4d8:	1002fe74 	.word	0x1002fe74
   1a4dc:	00022a50 	.word	0x00022a50

0001a4e0 <send_MIPI_cmd>:
//!
//! @return None.
//
//****************************************************************************
void send_MIPI_cmd(uint8_t spi_mode, uint8_t cmd, uint8_t* data, uint8_t l)
{
   1a4e0:	b500      	push	{lr}
   1a4e2:	b089      	sub	sp, #36	; 0x24
   1a4e4:	9200      	str	r2, [sp, #0]
   1a4e6:	461a      	mov	r2, r3
   1a4e8:	4603      	mov	r3, r0
   1a4ea:	f88d 3007 	strb.w	r3, [sp, #7]
   1a4ee:	460b      	mov	r3, r1
   1a4f0:	f88d 3006 	strb.w	r3, [sp, #6]
   1a4f4:	4613      	mov	r3, r2
   1a4f6:	f88d 3005 	strb.w	r3, [sp, #5]
    if (spi_mode == QSPI_MODE)
   1a4fa:	f89d 3007 	ldrb.w	r3, [sp, #7]
   1a4fe:	2b03      	cmp	r3, #3
   1a500:	d12d      	bne.n	1a55e <send_MIPI_cmd+0x7e>
    {   //QSPI
        uint32_t dbi_cfg = nemadc_reg_read(NEMADC_REG_DBIB_CFG);
   1a502:	2028      	movs	r0, #40	; 0x28
   1a504:	f7fe ff9c 	bl	19440 <nemadc_reg_read>
   1a508:	9003      	str	r0, [sp, #12]
        nemadc_MIPI_CFG_out(dbi_cfg | MIPICFG_SPI_HOLD);
   1a50a:	9b03      	ldr	r3, [sp, #12]
   1a50c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
   1a510:	4618      	mov	r0, r3
   1a512:	f005 fa29 	bl	1f968 <nemadc_MIPI_CFG_out>
        nemadc_MIPI_out(MIPI_DBIB_CMD | MIPI_MASK_QSPI | CMD1_DATA1);
   1a516:	4836      	ldr	r0, [pc, #216]	; (1a5f0 <send_MIPI_cmd+0x110>)
   1a518:	f005 fa18 	bl	1f94c <nemadc_MIPI_out>
        nemadc_MIPI_out(MIPI_DBIB_CMD | MIPI_MASK_QSPI | MIPI_CMD24 | (cmd << CMD_OFFSET));
   1a51c:	f89d 3006 	ldrb.w	r3, [sp, #6]
   1a520:	021b      	lsls	r3, r3, #8
   1a522:	f043 43d0 	orr.w	r3, r3, #1744830464	; 0x68000000
   1a526:	4618      	mov	r0, r3
   1a528:	f005 fa10 	bl	1f94c <nemadc_MIPI_out>
        for ( int i = 0; i < l; i++ )
   1a52c:	2300      	movs	r3, #0
   1a52e:	9307      	str	r3, [sp, #28]
   1a530:	e00b      	b.n	1a54a <send_MIPI_cmd+0x6a>
        {
            nemadc_MIPI_out(MIPI_DBIB_CMD | MIPI_MASK_QSPI | data[i]);
   1a532:	9b07      	ldr	r3, [sp, #28]
   1a534:	9a00      	ldr	r2, [sp, #0]
   1a536:	4413      	add	r3, r2
   1a538:	781b      	ldrb	r3, [r3, #0]
   1a53a:	f043 4390 	orr.w	r3, r3, #1207959552	; 0x48000000
   1a53e:	4618      	mov	r0, r3
   1a540:	f005 fa04 	bl	1f94c <nemadc_MIPI_out>
        for ( int i = 0; i < l; i++ )
   1a544:	9b07      	ldr	r3, [sp, #28]
   1a546:	3301      	adds	r3, #1
   1a548:	9307      	str	r3, [sp, #28]
   1a54a:	f89d 3005 	ldrb.w	r3, [sp, #5]
   1a54e:	9a07      	ldr	r2, [sp, #28]
   1a550:	429a      	cmp	r2, r3
   1a552:	dbee      	blt.n	1a532 <send_MIPI_cmd+0x52>
        }
        nemadc_MIPI_CFG_out(dbi_cfg);
   1a554:	9b03      	ldr	r3, [sp, #12]
   1a556:	4618      	mov	r0, r3
   1a558:	f005 fa06 	bl	1f968 <nemadc_MIPI_CFG_out>
        {
            nemadc_MIPI_out(data[i]);
        }
    }

}
   1a55c:	e044      	b.n	1a5e8 <send_MIPI_cmd+0x108>
    else if (spi_mode == DSPI_MODE)
   1a55e:	f89d 3007 	ldrb.w	r3, [sp, #7]
   1a562:	2b02      	cmp	r3, #2
   1a564:	d127      	bne.n	1a5b6 <send_MIPI_cmd+0xd6>
        uint32_t dbi_cfg = nemadc_reg_read(NEMADC_REG_DBIB_CFG);
   1a566:	2028      	movs	r0, #40	; 0x28
   1a568:	f7fe ff6a 	bl	19440 <nemadc_reg_read>
   1a56c:	9004      	str	r0, [sp, #16]
        nemadc_MIPI_CFG_out(dbi_cfg & (~MIPICFG_DSPI) & (~MIPICFG_QSPI));
   1a56e:	9b04      	ldr	r3, [sp, #16]
   1a570:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
   1a574:	4618      	mov	r0, r3
   1a576:	f005 f9f7 	bl	1f968 <nemadc_MIPI_CFG_out>
        nemadc_MIPI_out(MIPI_DBIB_CMD | cmd);
   1a57a:	f89d 3006 	ldrb.w	r3, [sp, #6]
   1a57e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
   1a582:	4618      	mov	r0, r3
   1a584:	f005 f9e2 	bl	1f94c <nemadc_MIPI_out>
        for ( int i = 0; i < l; i++ )
   1a588:	2300      	movs	r3, #0
   1a58a:	9306      	str	r3, [sp, #24]
   1a58c:	e009      	b.n	1a5a2 <send_MIPI_cmd+0xc2>
            nemadc_MIPI_out(data[i]);
   1a58e:	9b06      	ldr	r3, [sp, #24]
   1a590:	9a00      	ldr	r2, [sp, #0]
   1a592:	4413      	add	r3, r2
   1a594:	781b      	ldrb	r3, [r3, #0]
   1a596:	4618      	mov	r0, r3
   1a598:	f005 f9d8 	bl	1f94c <nemadc_MIPI_out>
        for ( int i = 0; i < l; i++ )
   1a59c:	9b06      	ldr	r3, [sp, #24]
   1a59e:	3301      	adds	r3, #1
   1a5a0:	9306      	str	r3, [sp, #24]
   1a5a2:	f89d 3005 	ldrb.w	r3, [sp, #5]
   1a5a6:	9a06      	ldr	r2, [sp, #24]
   1a5a8:	429a      	cmp	r2, r3
   1a5aa:	dbf0      	blt.n	1a58e <send_MIPI_cmd+0xae>
        nemadc_MIPI_CFG_out(dbi_cfg);
   1a5ac:	9b04      	ldr	r3, [sp, #16]
   1a5ae:	4618      	mov	r0, r3
   1a5b0:	f005 f9da 	bl	1f968 <nemadc_MIPI_CFG_out>
}
   1a5b4:	e018      	b.n	1a5e8 <send_MIPI_cmd+0x108>
        nemadc_MIPI_out(MIPI_DBIB_CMD | cmd);
   1a5b6:	f89d 3006 	ldrb.w	r3, [sp, #6]
   1a5ba:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
   1a5be:	4618      	mov	r0, r3
   1a5c0:	f005 f9c4 	bl	1f94c <nemadc_MIPI_out>
        for ( int i = 0; i < l; i++ )
   1a5c4:	2300      	movs	r3, #0
   1a5c6:	9305      	str	r3, [sp, #20]
   1a5c8:	e009      	b.n	1a5de <send_MIPI_cmd+0xfe>
            nemadc_MIPI_out(data[i]);
   1a5ca:	9b05      	ldr	r3, [sp, #20]
   1a5cc:	9a00      	ldr	r2, [sp, #0]
   1a5ce:	4413      	add	r3, r2
   1a5d0:	781b      	ldrb	r3, [r3, #0]
   1a5d2:	4618      	mov	r0, r3
   1a5d4:	f005 f9ba 	bl	1f94c <nemadc_MIPI_out>
        for ( int i = 0; i < l; i++ )
   1a5d8:	9b05      	ldr	r3, [sp, #20]
   1a5da:	3301      	adds	r3, #1
   1a5dc:	9305      	str	r3, [sp, #20]
   1a5de:	f89d 3005 	ldrb.w	r3, [sp, #5]
   1a5e2:	9a05      	ldr	r2, [sp, #20]
   1a5e4:	429a      	cmp	r2, r3
   1a5e6:	dbf0      	blt.n	1a5ca <send_MIPI_cmd+0xea>
}
   1a5e8:	bf00      	nop
   1a5ea:	b009      	add	sp, #36	; 0x24
   1a5ec:	f85d fb04 	ldr.w	pc, [sp], #4
   1a5f0:	48000002 	.word	0x48000002

0001a5f4 <am_devices_nemadc_rm67162_init>:
//! @return Status.
//
//*****************************************************************************
uint32_t
am_devices_nemadc_rm67162_init(uint32_t mode, uint32_t pixel_format, uint16_t resx, uint16_t resy, uint16_t minx, uint16_t miny)
{
   1a5f4:	b500      	push	{lr}
   1a5f6:	b08f      	sub	sp, #60	; 0x3c
   1a5f8:	9007      	str	r0, [sp, #28]
   1a5fa:	9106      	str	r1, [sp, #24]
   1a5fc:	4611      	mov	r1, r2
   1a5fe:	461a      	mov	r2, r3
   1a600:	460b      	mov	r3, r1
   1a602:	f8ad 3016 	strh.w	r3, [sp, #22]
   1a606:	4613      	mov	r3, r2
   1a608:	f8ad 3014 	strh.w	r3, [sp, #20]
    uint8_t spi_mode;
    uint8_t cmd_buf[4];
    uint16_t maxx, maxy;

    maxx = minx + resx - 1;
   1a60c:	f8bd 2040 	ldrh.w	r2, [sp, #64]	; 0x40
   1a610:	f8bd 3016 	ldrh.w	r3, [sp, #22]
   1a614:	4413      	add	r3, r2
   1a616:	b29b      	uxth	r3, r3
   1a618:	3b01      	subs	r3, #1
   1a61a:	f8ad 3034 	strh.w	r3, [sp, #52]	; 0x34
    maxy = miny + resy - 1;
   1a61e:	f8bd 2044 	ldrh.w	r2, [sp, #68]	; 0x44
   1a622:	f8bd 3014 	ldrh.w	r3, [sp, #20]
   1a626:	4413      	add	r3, r2
   1a628:	b29b      	uxth	r3, r3
   1a62a:	3b01      	subs	r3, #1
   1a62c:	f8ad 3032 	strh.w	r3, [sp, #50]	; 0x32

    if ( 0!=(mode&MIPICFG_QSPI) )
   1a630:	9b07      	ldr	r3, [sp, #28]
   1a632:	f403 6380 	and.w	r3, r3, #1024	; 0x400
   1a636:	2b00      	cmp	r3, #0
   1a638:	d005      	beq.n	1a646 <am_devices_nemadc_rm67162_init+0x52>
    {
        spi_mode = QSPI_MODE;
   1a63a:	2303      	movs	r3, #3
   1a63c:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
        am_bsp_disp_qspi_pins_enable();
   1a640:	f002 faf6 	bl	1cc30 <am_bsp_disp_qspi_pins_enable>
   1a644:	e00f      	b.n	1a666 <am_devices_nemadc_rm67162_init+0x72>
    }
    else if ( 0!=(mode&MIPICFG_DSPI) )
   1a646:	9b07      	ldr	r3, [sp, #28]
   1a648:	f403 7300 	and.w	r3, r3, #512	; 0x200
   1a64c:	2b00      	cmp	r3, #0
   1a64e:	d005      	beq.n	1a65c <am_devices_nemadc_rm67162_init+0x68>
    {
        spi_mode = DSPI_MODE;
   1a650:	2302      	movs	r3, #2
   1a652:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
        am_bsp_disp_dspi_pins_enable();
   1a656:	f002 fb2d 	bl	1ccb4 <am_bsp_disp_dspi_pins_enable>
   1a65a:	e004      	b.n	1a666 <am_devices_nemadc_rm67162_init+0x72>
    }
    else
    {
        spi_mode = SPI4_MODE;
   1a65c:	2301      	movs	r3, #1
   1a65e:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
        am_bsp_disp_spi_pins_enable();
   1a662:	f002 fab7 	bl	1cbd4 <am_bsp_disp_spi_pins_enable>
    }

    // hardware reset
    send_RESX_signal();
   1a666:	f7ff fef3 	bl	1a450 <send_RESX_signal>

    // Program NemaDC MIPI interface
    nemadc_MIPI_CFG_out(mode | MIPICFG_SPI_CSX_V | MIPICFG_DBI_EN | MIPICFG_RESX | pixel_format | MIPICFG_DIS_TE);
   1a66a:	9a07      	ldr	r2, [sp, #28]
   1a66c:	9b06      	ldr	r3, [sp, #24]
   1a66e:	4313      	orrs	r3, r2
   1a670:	f043 4332 	orr.w	r3, r3, #2986344448	; 0xb2000000
   1a674:	4618      	mov	r0, r3
   1a676:	f005 f977 	bl	1f968 <nemadc_MIPI_CFG_out>
    DELAY(10);
   1a67a:	200a      	movs	r0, #10
   1a67c:	f000 fae4 	bl	1ac48 <am_util_delay_ms>

    // Enable/disable tearing
    send_MIPI_cmd(spi_mode, MIPI_set_tear_off, NULL, 0);
   1a680:	f89d 0037 	ldrb.w	r0, [sp, #55]	; 0x37
   1a684:	2300      	movs	r3, #0
   1a686:	2200      	movs	r2, #0
   1a688:	2134      	movs	r1, #52	; 0x34
   1a68a:	f7ff ff29 	bl	1a4e0 <send_MIPI_cmd>
    DELAY(10);
   1a68e:	200a      	movs	r0, #10
   1a690:	f000 fada 	bl	1ac48 <am_util_delay_ms>

    const int MIPI_set_dspi_mode = 0xc4;
   1a694:	23c4      	movs	r3, #196	; 0xc4
   1a696:	930b      	str	r3, [sp, #44]	; 0x2c
    if (spi_mode == DSPI_MODE)
   1a698:	f89d 3037 	ldrb.w	r3, [sp, #55]	; 0x37
   1a69c:	2b02      	cmp	r3, #2
   1a69e:	d103      	bne.n	1a6a8 <am_devices_nemadc_rm67162_init+0xb4>
    {
        cmd_buf[0] = 0xA1; //enable DSPI 1P1T 2-Wire
   1a6a0:	23a1      	movs	r3, #161	; 0xa1
   1a6a2:	f88d 3020 	strb.w	r3, [sp, #32]
   1a6a6:	e002      	b.n	1a6ae <am_devices_nemadc_rm67162_init+0xba>
    }
    else
    {
        cmd_buf[0] = 0x80;
   1a6a8:	2380      	movs	r3, #128	; 0x80
   1a6aa:	f88d 3020 	strb.w	r3, [sp, #32]
    }
    send_MIPI_cmd(spi_mode, MIPI_set_dspi_mode, cmd_buf, 1);
   1a6ae:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   1a6b0:	b2d9      	uxtb	r1, r3
   1a6b2:	aa08      	add	r2, sp, #32
   1a6b4:	f89d 0037 	ldrb.w	r0, [sp, #55]	; 0x37
   1a6b8:	2301      	movs	r3, #1
   1a6ba:	f7ff ff11 	bl	1a4e0 <send_MIPI_cmd>
    DELAY(10);
   1a6be:	200a      	movs	r0, #10
   1a6c0:	f000 fac2 	bl	1ac48 <am_util_delay_ms>

    // Set MIPI Panel Pixel Format
    cmd_buf[0] = (uint8_t)(pixel_format & 0x3f);
   1a6c4:	9b06      	ldr	r3, [sp, #24]
   1a6c6:	b2db      	uxtb	r3, r3
   1a6c8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
   1a6cc:	b2db      	uxtb	r3, r3
   1a6ce:	f88d 3020 	strb.w	r3, [sp, #32]
    send_MIPI_cmd(spi_mode, MIPI_set_pixel_format, cmd_buf, 1);
   1a6d2:	aa08      	add	r2, sp, #32
   1a6d4:	f89d 0037 	ldrb.w	r0, [sp, #55]	; 0x37
   1a6d8:	2301      	movs	r3, #1
   1a6da:	213a      	movs	r1, #58	; 0x3a
   1a6dc:	f7ff ff00 	bl	1a4e0 <send_MIPI_cmd>
    DELAY(10);
   1a6e0:	200a      	movs	r0, #10
   1a6e2:	f000 fab1 	bl	1ac48 <am_util_delay_ms>

    if (g_sDispCfg[g_eDispType].bFlip == true)
   1a6e6:	4b5a      	ldr	r3, [pc, #360]	; (1a850 <am_devices_nemadc_rm67162_init+0x25c>)
   1a6e8:	781b      	ldrb	r3, [r3, #0]
   1a6ea:	4619      	mov	r1, r3
   1a6ec:	4a59      	ldr	r2, [pc, #356]	; (1a854 <am_devices_nemadc_rm67162_init+0x260>)
   1a6ee:	460b      	mov	r3, r1
   1a6f0:	005b      	lsls	r3, r3, #1
   1a6f2:	440b      	add	r3, r1
   1a6f4:	009b      	lsls	r3, r3, #2
   1a6f6:	4413      	add	r3, r2
   1a6f8:	3308      	adds	r3, #8
   1a6fa:	781b      	ldrb	r3, [r3, #0]
   1a6fc:	2b00      	cmp	r3, #0
   1a6fe:	d003      	beq.n	1a708 <am_devices_nemadc_rm67162_init+0x114>
    {
        cmd_buf[0] = 0x02;
   1a700:	2302      	movs	r3, #2
   1a702:	f88d 3020 	strb.w	r3, [sp, #32]
   1a706:	e002      	b.n	1a70e <am_devices_nemadc_rm67162_init+0x11a>
    }
    else
    {
        cmd_buf[0] = 0x00;
   1a708:	2300      	movs	r3, #0
   1a70a:	f88d 3020 	strb.w	r3, [sp, #32]
    }
    send_MIPI_cmd(spi_mode, MIPI_set_address_mode, cmd_buf, 1);
   1a70e:	aa08      	add	r2, sp, #32
   1a710:	f89d 0037 	ldrb.w	r0, [sp, #55]	; 0x37
   1a714:	2301      	movs	r3, #1
   1a716:	2136      	movs	r1, #54	; 0x36
   1a718:	f7ff fee2 	bl	1a4e0 <send_MIPI_cmd>
    DELAY(10);
   1a71c:	200a      	movs	r0, #10
   1a71e:	f000 fa93 	bl	1ac48 <am_util_delay_ms>

    const int MIPI_set_wr_display_ctrl = 0x53;
   1a722:	2353      	movs	r3, #83	; 0x53
   1a724:	930a      	str	r3, [sp, #40]	; 0x28
    cmd_buf[0] = 0x20;
   1a726:	2320      	movs	r3, #32
   1a728:	f88d 3020 	strb.w	r3, [sp, #32]
    send_MIPI_cmd(spi_mode, MIPI_set_wr_display_ctrl, cmd_buf, 1);
   1a72c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   1a72e:	b2d9      	uxtb	r1, r3
   1a730:	aa08      	add	r2, sp, #32
   1a732:	f89d 0037 	ldrb.w	r0, [sp, #55]	; 0x37
   1a736:	2301      	movs	r3, #1
   1a738:	f7ff fed2 	bl	1a4e0 <send_MIPI_cmd>
    DELAY(10);
   1a73c:	200a      	movs	r0, #10
   1a73e:	f000 fa83 	bl	1ac48 <am_util_delay_ms>

    const int MIPI_set_display_brightness = 0x51;
   1a742:	2351      	movs	r3, #81	; 0x51
   1a744:	9309      	str	r3, [sp, #36]	; 0x24
    cmd_buf[0] = 0xff;      // write display brightness
   1a746:	23ff      	movs	r3, #255	; 0xff
   1a748:	f88d 3020 	strb.w	r3, [sp, #32]
    send_MIPI_cmd(spi_mode, MIPI_set_display_brightness, cmd_buf, 1);
   1a74c:	9b09      	ldr	r3, [sp, #36]	; 0x24
   1a74e:	b2d9      	uxtb	r1, r3
   1a750:	aa08      	add	r2, sp, #32
   1a752:	f89d 0037 	ldrb.w	r0, [sp, #55]	; 0x37
   1a756:	2301      	movs	r3, #1
   1a758:	f7ff fec2 	bl	1a4e0 <send_MIPI_cmd>
    DELAY(10);
   1a75c:	200a      	movs	r0, #10
   1a75e:	f000 fa73 	bl	1ac48 <am_util_delay_ms>

    cmd_buf[0] = 0x0;
   1a762:	2300      	movs	r3, #0
   1a764:	f88d 3020 	strb.w	r3, [sp, #32]
    cmd_buf[1] = 0x28;
   1a768:	2328      	movs	r3, #40	; 0x28
   1a76a:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
    send_MIPI_cmd(spi_mode, MIPI_set_tear_scanline, cmd_buf, 2);
   1a76e:	aa08      	add	r2, sp, #32
   1a770:	f89d 0037 	ldrb.w	r0, [sp, #55]	; 0x37
   1a774:	2302      	movs	r3, #2
   1a776:	2144      	movs	r1, #68	; 0x44
   1a778:	f7ff feb2 	bl	1a4e0 <send_MIPI_cmd>
    DELAY(10);
   1a77c:	200a      	movs	r0, #10
   1a77e:	f000 fa63 	bl	1ac48 <am_util_delay_ms>

    // Enable MIPI Panel
    send_MIPI_cmd(spi_mode, MIPI_exit_sleep_mode, NULL, 0);
   1a782:	f89d 0037 	ldrb.w	r0, [sp, #55]	; 0x37
   1a786:	2300      	movs	r3, #0
   1a788:	2200      	movs	r2, #0
   1a78a:	2111      	movs	r1, #17
   1a78c:	f7ff fea8 	bl	1a4e0 <send_MIPI_cmd>
    DELAY(130);
   1a790:	2082      	movs	r0, #130	; 0x82
   1a792:	f000 fa59 	bl	1ac48 <am_util_delay_ms>

    send_MIPI_cmd(spi_mode, MIPI_set_display_on, NULL, 0);
   1a796:	f89d 0037 	ldrb.w	r0, [sp, #55]	; 0x37
   1a79a:	2300      	movs	r3, #0
   1a79c:	2200      	movs	r2, #0
   1a79e:	2129      	movs	r1, #41	; 0x29
   1a7a0:	f7ff fe9e 	bl	1a4e0 <send_MIPI_cmd>
    DELAY(200);
   1a7a4:	20c8      	movs	r0, #200	; 0xc8
   1a7a6:	f000 fa4f 	bl	1ac48 <am_util_delay_ms>

    // Set MIPI Panel region to be updated
    cmd_buf[0] = (uint8_t)(minx >> 8U);
   1a7aa:	f8bd 3040 	ldrh.w	r3, [sp, #64]	; 0x40
   1a7ae:	0a1b      	lsrs	r3, r3, #8
   1a7b0:	b29b      	uxth	r3, r3
   1a7b2:	b2db      	uxtb	r3, r3
   1a7b4:	f88d 3020 	strb.w	r3, [sp, #32]
    cmd_buf[1] = (uint8_t)(minx  & 0xFFU);
   1a7b8:	f8bd 3040 	ldrh.w	r3, [sp, #64]	; 0x40
   1a7bc:	b2db      	uxtb	r3, r3
   1a7be:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
    cmd_buf[2] = (uint8_t)(maxx >> 8U);
   1a7c2:	f8bd 3034 	ldrh.w	r3, [sp, #52]	; 0x34
   1a7c6:	0a1b      	lsrs	r3, r3, #8
   1a7c8:	b29b      	uxth	r3, r3
   1a7ca:	b2db      	uxtb	r3, r3
   1a7cc:	f88d 3022 	strb.w	r3, [sp, #34]	; 0x22
    cmd_buf[3] = (uint8_t)(maxx  & 0xFFU);
   1a7d0:	f8bd 3034 	ldrh.w	r3, [sp, #52]	; 0x34
   1a7d4:	b2db      	uxtb	r3, r3
   1a7d6:	f88d 3023 	strb.w	r3, [sp, #35]	; 0x23
    send_MIPI_cmd(spi_mode, MIPI_set_column_address, cmd_buf, 4);
   1a7da:	aa08      	add	r2, sp, #32
   1a7dc:	f89d 0037 	ldrb.w	r0, [sp, #55]	; 0x37
   1a7e0:	2304      	movs	r3, #4
   1a7e2:	212a      	movs	r1, #42	; 0x2a
   1a7e4:	f7ff fe7c 	bl	1a4e0 <send_MIPI_cmd>

    cmd_buf[0] = (uint8_t)(miny >> 8U);
   1a7e8:	f8bd 3044 	ldrh.w	r3, [sp, #68]	; 0x44
   1a7ec:	0a1b      	lsrs	r3, r3, #8
   1a7ee:	b29b      	uxth	r3, r3
   1a7f0:	b2db      	uxtb	r3, r3
   1a7f2:	f88d 3020 	strb.w	r3, [sp, #32]
    cmd_buf[1] = (uint8_t)(miny  & 0xFFU);
   1a7f6:	f8bd 3044 	ldrh.w	r3, [sp, #68]	; 0x44
   1a7fa:	b2db      	uxtb	r3, r3
   1a7fc:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
    cmd_buf[2] = (uint8_t)(maxy >> 8U);
   1a800:	f8bd 3032 	ldrh.w	r3, [sp, #50]	; 0x32
   1a804:	0a1b      	lsrs	r3, r3, #8
   1a806:	b29b      	uxth	r3, r3
   1a808:	b2db      	uxtb	r3, r3
   1a80a:	f88d 3022 	strb.w	r3, [sp, #34]	; 0x22
    cmd_buf[3] = (uint8_t)(maxy  & 0xFFU);
   1a80e:	f8bd 3032 	ldrh.w	r3, [sp, #50]	; 0x32
   1a812:	b2db      	uxtb	r3, r3
   1a814:	f88d 3023 	strb.w	r3, [sp, #35]	; 0x23
    send_MIPI_cmd(spi_mode, MIPI_set_page_address, cmd_buf, 4);
   1a818:	aa08      	add	r2, sp, #32
   1a81a:	f89d 0037 	ldrb.w	r0, [sp, #55]	; 0x37
   1a81e:	2304      	movs	r3, #4
   1a820:	212b      	movs	r1, #43	; 0x2b
   1a822:	f7ff fe5d 	bl	1a4e0 <send_MIPI_cmd>

    // Program NemaDC to transfer a resx*resy region
    nemadc_timing(resx, 4, 10, 10,
   1a826:	f8bd 0016 	ldrh.w	r0, [sp, #22]
   1a82a:	f8bd 3014 	ldrh.w	r3, [sp, #20]
   1a82e:	220a      	movs	r2, #10
   1a830:	9203      	str	r2, [sp, #12]
   1a832:	2232      	movs	r2, #50	; 0x32
   1a834:	9202      	str	r2, [sp, #8]
   1a836:	220a      	movs	r2, #10
   1a838:	9201      	str	r2, [sp, #4]
   1a83a:	9300      	str	r3, [sp, #0]
   1a83c:	230a      	movs	r3, #10
   1a83e:	220a      	movs	r2, #10
   1a840:	2104      	movs	r1, #4
   1a842:	f004 fb7f 	bl	1ef44 <nemadc_timing>
                  resy, 10, 50, 10);

    return 0;
   1a846:	2300      	movs	r3, #0
}
   1a848:	4618      	mov	r0, r3
   1a84a:	b00f      	add	sp, #60	; 0x3c
   1a84c:	f85d fb04 	ldr.w	pc, [sp], #4
   1a850:	1002fe70 	.word	0x1002fe70
   1a854:	1002fe74 	.word	0x1002fe74

0001a858 <nemadc_send_frame_single>:
//!
//! @return None.
//
//****************************************************************************
void nemadc_send_frame_single(void)
{
   1a858:	b500      	push	{lr}
   1a85a:	b083      	sub	sp, #12
    uint32_t dbi_cfg;
    nemadc_reg_write(NEMADC_REG_CLKCTRL_CG, 0xAA000000U); // disable clock gating
   1a85c:	f04f 412a 	mov.w	r1, #2852126720	; 0xaa000000
   1a860:	f44f 70d4 	mov.w	r0, #424	; 0x1a8
   1a864:	f7fe fdfa 	bl	1945c <nemadc_reg_write>
    switch (g_sDispCfg[g_eDispType].eInterface)
   1a868:	4b37      	ldr	r3, [pc, #220]	; (1a948 <nemadc_send_frame_single+0xf0>)
   1a86a:	781b      	ldrb	r3, [r3, #0]
   1a86c:	4619      	mov	r1, r3
   1a86e:	4a37      	ldr	r2, [pc, #220]	; (1a94c <nemadc_send_frame_single+0xf4>)
   1a870:	460b      	mov	r3, r1
   1a872:	005b      	lsls	r3, r3, #1
   1a874:	440b      	add	r3, r1
   1a876:	009b      	lsls	r3, r3, #2
   1a878:	4413      	add	r3, r2
   1a87a:	330a      	adds	r3, #10
   1a87c:	781b      	ldrb	r3, [r3, #0]
   1a87e:	2b01      	cmp	r3, #1
   1a880:	d023      	beq.n	1a8ca <nemadc_send_frame_single+0x72>
   1a882:	2b02      	cmp	r3, #2
   1a884:	d002      	beq.n	1a88c <nemadc_send_frame_single+0x34>
   1a886:	2b00      	cmp	r3, #0
   1a888:	d047      	beq.n	1a91a <nemadc_send_frame_single+0xc2>
   1a88a:	e054      	b.n	1a936 <nemadc_send_frame_single+0xde>
    {
        case IF_QSPI:
            dbi_cfg = nemadc_reg_read( NEMADC_REG_DBIB_CFG);
   1a88c:	2028      	movs	r0, #40	; 0x28
   1a88e:	f7fe fdd7 	bl	19440 <nemadc_reg_read>
   1a892:	9001      	str	r0, [sp, #4]
            nemadc_MIPI_CFG_out( dbi_cfg | MIPICFG_SPI_HOLD);
   1a894:	9b01      	ldr	r3, [sp, #4]
   1a896:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
   1a89a:	4618      	mov	r0, r3
   1a89c:	f005 f864 	bl	1f968 <nemadc_MIPI_CFG_out>
            nemadc_MIPI_out    ( MIPI_DBIB_CMD | MIPI_MASK_QSPI | CMD1_DATA4);
   1a8a0:	482b      	ldr	r0, [pc, #172]	; (1a950 <nemadc_send_frame_single+0xf8>)
   1a8a2:	f005 f853 	bl	1f94c <nemadc_MIPI_out>
            nemadc_MIPI_out    ( MIPI_DBIB_CMD | MIPI_MASK_QSPI | MIPI_CMD24 |
   1a8a6:	482b      	ldr	r0, [pc, #172]	; (1a954 <nemadc_send_frame_single+0xfc>)
   1a8a8:	f005 f850 	bl	1f94c <nemadc_MIPI_out>
                               (MIPI_write_memory_start << CMD_OFFSET));
            nemadc_reg_write(NEMADC_REG_INTERRUPT, 1 << 4); //!< Enable frame end interrupt
   1a8ac:	2110      	movs	r1, #16
   1a8ae:	20f8      	movs	r0, #248	; 0xf8
   1a8b0:	f7fe fdd4 	bl	1945c <nemadc_reg_write>
            nemadc_set_mode(NEMADC_ONE_FRAME);
   1a8b4:	f44f 3000 	mov.w	r0, #131072	; 0x20000
   1a8b8:	f004 fb84 	bl	1efc4 <nemadc_set_mode>
            // Wait for transfer to be completed
            nemadc_wait_vsync();
   1a8bc:	f7fe fdaa 	bl	19414 <nemadc_wait_vsync>
            nemadc_MIPI_CFG_out(dbi_cfg);
   1a8c0:	9b01      	ldr	r3, [sp, #4]
   1a8c2:	4618      	mov	r0, r3
   1a8c4:	f005 f850 	bl	1f968 <nemadc_MIPI_CFG_out>
            break;
   1a8c8:	e035      	b.n	1a936 <nemadc_send_frame_single+0xde>
        case IF_DSPI:
            dbi_cfg = nemadc_reg_read( NEMADC_REG_DBIB_CFG);
   1a8ca:	2028      	movs	r0, #40	; 0x28
   1a8cc:	f7fe fdb8 	bl	19440 <nemadc_reg_read>
   1a8d0:	9001      	str	r0, [sp, #4]
            nemadc_MIPI_CFG_out( dbi_cfg & (~MIPICFG_DSPI) & (~MIPICFG_QSPI));
   1a8d2:	9b01      	ldr	r3, [sp, #4]
   1a8d4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
   1a8d8:	4618      	mov	r0, r3
   1a8da:	f005 f845 	bl	1f968 <nemadc_MIPI_CFG_out>
            // Start MIPI Panel Memory Write
            nemadc_MIPI_out(MIPI_DBIB_CMD | MIPI_write_memory_start);
   1a8de:	481e      	ldr	r0, [pc, #120]	; (1a958 <nemadc_send_frame_single+0x100>)
   1a8e0:	f005 f834 	bl	1f94c <nemadc_MIPI_out>
            nemadc_MIPI_CFG_out(((dbi_cfg & (~MIPICFG_SPI4)) | MIPICFG_SPI3)
                               | MIPICFG_SPIDC_DQSPI | MIPICFG_SPI_HOLD);
   1a8e4:	9b01      	ldr	r3, [sp, #4]
   1a8e6:	f023 630c 	bic.w	r3, r3, #146800640	; 0x8c00000
   1a8ea:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
   1a8ee:	f043 6308 	orr.w	r3, r3, #142606336	; 0x8800000
   1a8f2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
            nemadc_MIPI_CFG_out(((dbi_cfg & (~MIPICFG_SPI4)) | MIPICFG_SPI3)
   1a8f6:	4618      	mov	r0, r3
   1a8f8:	f005 f836 	bl	1f968 <nemadc_MIPI_CFG_out>
            nemadc_reg_write(NEMADC_REG_INTERRUPT, 1 << 4); //!< Enable frame end interrupt
   1a8fc:	2110      	movs	r1, #16
   1a8fe:	20f8      	movs	r0, #248	; 0xf8
   1a900:	f7fe fdac 	bl	1945c <nemadc_reg_write>
            // Send One Frame
            nemadc_set_mode(NEMADC_ONE_FRAME);
   1a904:	f44f 3000 	mov.w	r0, #131072	; 0x20000
   1a908:	f004 fb5c 	bl	1efc4 <nemadc_set_mode>
            // Wait for transfer to be completed
            nemadc_wait_vsync();
   1a90c:	f7fe fd82 	bl	19414 <nemadc_wait_vsync>
            nemadc_MIPI_CFG_out(dbi_cfg);
   1a910:	9b01      	ldr	r3, [sp, #4]
   1a912:	4618      	mov	r0, r3
   1a914:	f005 f828 	bl	1f968 <nemadc_MIPI_CFG_out>
            break;
   1a918:	e00d      	b.n	1a936 <nemadc_send_frame_single+0xde>
        case IF_SPI4:
            // Start MIPI Panel Memory Write
            nemadc_MIPI_out(MIPI_DBIB_CMD | MIPI_write_memory_start);
   1a91a:	480f      	ldr	r0, [pc, #60]	; (1a958 <nemadc_send_frame_single+0x100>)
   1a91c:	f005 f816 	bl	1f94c <nemadc_MIPI_out>
            nemadc_reg_write(NEMADC_REG_INTERRUPT, 1 << 4); //!< Enable frame end interrupt
   1a920:	2110      	movs	r1, #16
   1a922:	20f8      	movs	r0, #248	; 0xf8
   1a924:	f7fe fd9a 	bl	1945c <nemadc_reg_write>
            // Send One Frame
            nemadc_set_mode(NEMADC_ONE_FRAME);
   1a928:	f44f 3000 	mov.w	r0, #131072	; 0x20000
   1a92c:	f004 fb4a 	bl	1efc4 <nemadc_set_mode>
            // Wait for transfer to be completed
            nemadc_wait_vsync();
   1a930:	f7fe fd70 	bl	19414 <nemadc_wait_vsync>
            break;
   1a934:	bf00      	nop
        default:
            ; // NOP
    }
    nemadc_reg_write(NEMADC_REG_CLKCTRL_CG, 0); // enable clock gating
   1a936:	2100      	movs	r1, #0
   1a938:	f44f 70d4 	mov.w	r0, #424	; 0x1a8
   1a93c:	f7fe fd8e 	bl	1945c <nemadc_reg_write>
}
   1a940:	bf00      	nop
   1a942:	b003      	add	sp, #12
   1a944:	f85d fb04 	ldr.w	pc, [sp], #4
   1a948:	1002fe70 	.word	0x1002fe70
   1a94c:	1002fe74 	.word	0x1002fe74
   1a950:	48000032 	.word	0x48000032
   1a954:	68002c00 	.word	0x68002c00
   1a958:	4000002c 	.word	0x4000002c

0001a95c <vListInsertEnd>:
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
   1a95c:	b084      	sub	sp, #16
   1a95e:	9001      	str	r0, [sp, #4]
   1a960:	9100      	str	r1, [sp, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
   1a962:	9b01      	ldr	r3, [sp, #4]
   1a964:	685b      	ldr	r3, [r3, #4]
   1a966:	9303      	str	r3, [sp, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
   1a968:	9b00      	ldr	r3, [sp, #0]
   1a96a:	9a03      	ldr	r2, [sp, #12]
   1a96c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
   1a96e:	9b03      	ldr	r3, [sp, #12]
   1a970:	689a      	ldr	r2, [r3, #8]
   1a972:	9b00      	ldr	r3, [sp, #0]
   1a974:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
   1a976:	9b03      	ldr	r3, [sp, #12]
   1a978:	689b      	ldr	r3, [r3, #8]
   1a97a:	9a00      	ldr	r2, [sp, #0]
   1a97c:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
   1a97e:	9b03      	ldr	r3, [sp, #12]
   1a980:	9a00      	ldr	r2, [sp, #0]
   1a982:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
   1a984:	9b00      	ldr	r3, [sp, #0]
   1a986:	9a01      	ldr	r2, [sp, #4]
   1a988:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
   1a98a:	9b01      	ldr	r3, [sp, #4]
   1a98c:	681b      	ldr	r3, [r3, #0]
   1a98e:	1c5a      	adds	r2, r3, #1
   1a990:	9b01      	ldr	r3, [sp, #4]
   1a992:	601a      	str	r2, [r3, #0]
}
   1a994:	bf00      	nop
   1a996:	b004      	add	sp, #16
   1a998:	4770      	bx	lr

0001a99a <uxListRemove>:
	( pxList->uxNumberOfItems )++;
}
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
   1a99a:	b084      	sub	sp, #16
   1a99c:	9001      	str	r0, [sp, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
   1a99e:	9b01      	ldr	r3, [sp, #4]
   1a9a0:	691b      	ldr	r3, [r3, #16]
   1a9a2:	9303      	str	r3, [sp, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
   1a9a4:	9b01      	ldr	r3, [sp, #4]
   1a9a6:	685b      	ldr	r3, [r3, #4]
   1a9a8:	9a01      	ldr	r2, [sp, #4]
   1a9aa:	6892      	ldr	r2, [r2, #8]
   1a9ac:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
   1a9ae:	9b01      	ldr	r3, [sp, #4]
   1a9b0:	689b      	ldr	r3, [r3, #8]
   1a9b2:	9a01      	ldr	r2, [sp, #4]
   1a9b4:	6852      	ldr	r2, [r2, #4]
   1a9b6:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
   1a9b8:	9b03      	ldr	r3, [sp, #12]
   1a9ba:	685b      	ldr	r3, [r3, #4]
   1a9bc:	9a01      	ldr	r2, [sp, #4]
   1a9be:	429a      	cmp	r2, r3
   1a9c0:	d103      	bne.n	1a9ca <uxListRemove+0x30>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
   1a9c2:	9b01      	ldr	r3, [sp, #4]
   1a9c4:	689a      	ldr	r2, [r3, #8]
   1a9c6:	9b03      	ldr	r3, [sp, #12]
   1a9c8:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
   1a9ca:	9b01      	ldr	r3, [sp, #4]
   1a9cc:	2200      	movs	r2, #0
   1a9ce:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
   1a9d0:	9b03      	ldr	r3, [sp, #12]
   1a9d2:	681b      	ldr	r3, [r3, #0]
   1a9d4:	1e5a      	subs	r2, r3, #1
   1a9d6:	9b03      	ldr	r3, [sp, #12]
   1a9d8:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
   1a9da:	9b03      	ldr	r3, [sp, #12]
   1a9dc:	681b      	ldr	r3, [r3, #0]
}
   1a9de:	4618      	mov	r0, r3
   1a9e0:	b004      	add	sp, #16
   1a9e2:	4770      	bx	lr

0001a9e4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
   1a9e4:	b500      	push	{lr}
   1a9e6:	b087      	sub	sp, #28
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
   1a9e8:	2300      	movs	r3, #0
   1a9ea:	9305      	str	r3, [sp, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
   1a9ec:	4b41      	ldr	r3, [pc, #260]	; (1aaf4 <xTaskIncrementTick+0x110>)
   1a9ee:	681b      	ldr	r3, [r3, #0]
   1a9f0:	2b00      	cmp	r3, #0
   1a9f2:	d16f      	bne.n	1aad4 <xTaskIncrementTick+0xf0>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
   1a9f4:	4b40      	ldr	r3, [pc, #256]	; (1aaf8 <xTaskIncrementTick+0x114>)
   1a9f6:	681b      	ldr	r3, [r3, #0]
   1a9f8:	3301      	adds	r3, #1
   1a9fa:	9304      	str	r3, [sp, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
   1a9fc:	4a3e      	ldr	r2, [pc, #248]	; (1aaf8 <xTaskIncrementTick+0x114>)
   1a9fe:	9b04      	ldr	r3, [sp, #16]
   1aa00:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
   1aa02:	9b04      	ldr	r3, [sp, #16]
   1aa04:	2b00      	cmp	r3, #0
   1aa06:	d116      	bne.n	1aa36 <xTaskIncrementTick+0x52>
		{
			taskSWITCH_DELAYED_LISTS();
   1aa08:	4b3c      	ldr	r3, [pc, #240]	; (1aafc <xTaskIncrementTick+0x118>)
   1aa0a:	681b      	ldr	r3, [r3, #0]
   1aa0c:	681b      	ldr	r3, [r3, #0]
   1aa0e:	2b00      	cmp	r3, #0
   1aa10:	d000      	beq.n	1aa14 <xTaskIncrementTick+0x30>
   1aa12:	e7fe      	b.n	1aa12 <xTaskIncrementTick+0x2e>
   1aa14:	4b39      	ldr	r3, [pc, #228]	; (1aafc <xTaskIncrementTick+0x118>)
   1aa16:	681b      	ldr	r3, [r3, #0]
   1aa18:	9303      	str	r3, [sp, #12]
   1aa1a:	4b39      	ldr	r3, [pc, #228]	; (1ab00 <xTaskIncrementTick+0x11c>)
   1aa1c:	681b      	ldr	r3, [r3, #0]
   1aa1e:	4a37      	ldr	r2, [pc, #220]	; (1aafc <xTaskIncrementTick+0x118>)
   1aa20:	6013      	str	r3, [r2, #0]
   1aa22:	4a37      	ldr	r2, [pc, #220]	; (1ab00 <xTaskIncrementTick+0x11c>)
   1aa24:	9b03      	ldr	r3, [sp, #12]
   1aa26:	6013      	str	r3, [r2, #0]
   1aa28:	4b36      	ldr	r3, [pc, #216]	; (1ab04 <xTaskIncrementTick+0x120>)
   1aa2a:	681b      	ldr	r3, [r3, #0]
   1aa2c:	3301      	adds	r3, #1
   1aa2e:	4a35      	ldr	r2, [pc, #212]	; (1ab04 <xTaskIncrementTick+0x120>)
   1aa30:	6013      	str	r3, [r2, #0]
   1aa32:	f000 f8ed 	bl	1ac10 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
   1aa36:	4b34      	ldr	r3, [pc, #208]	; (1ab08 <xTaskIncrementTick+0x124>)
   1aa38:	681b      	ldr	r3, [r3, #0]
   1aa3a:	9a04      	ldr	r2, [sp, #16]
   1aa3c:	429a      	cmp	r2, r3
   1aa3e:	d34e      	bcc.n	1aade <xTaskIncrementTick+0xfa>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
   1aa40:	4b2e      	ldr	r3, [pc, #184]	; (1aafc <xTaskIncrementTick+0x118>)
   1aa42:	681b      	ldr	r3, [r3, #0]
   1aa44:	681b      	ldr	r3, [r3, #0]
   1aa46:	2b00      	cmp	r3, #0
   1aa48:	d104      	bne.n	1aa54 <xTaskIncrementTick+0x70>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   1aa4a:	4b2f      	ldr	r3, [pc, #188]	; (1ab08 <xTaskIncrementTick+0x124>)
   1aa4c:	f04f 32ff 	mov.w	r2, #4294967295
   1aa50:	601a      	str	r2, [r3, #0]
					break;
   1aa52:	e044      	b.n	1aade <xTaskIncrementTick+0xfa>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
   1aa54:	4b29      	ldr	r3, [pc, #164]	; (1aafc <xTaskIncrementTick+0x118>)
   1aa56:	681b      	ldr	r3, [r3, #0]
   1aa58:	68db      	ldr	r3, [r3, #12]
   1aa5a:	68db      	ldr	r3, [r3, #12]
   1aa5c:	9302      	str	r3, [sp, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
   1aa5e:	9b02      	ldr	r3, [sp, #8]
   1aa60:	685b      	ldr	r3, [r3, #4]
   1aa62:	9301      	str	r3, [sp, #4]

					if( xConstTickCount < xItemValue )
   1aa64:	9a04      	ldr	r2, [sp, #16]
   1aa66:	9b01      	ldr	r3, [sp, #4]
   1aa68:	429a      	cmp	r2, r3
   1aa6a:	d203      	bcs.n	1aa74 <xTaskIncrementTick+0x90>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
   1aa6c:	4a26      	ldr	r2, [pc, #152]	; (1ab08 <xTaskIncrementTick+0x124>)
   1aa6e:	9b01      	ldr	r3, [sp, #4]
   1aa70:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
   1aa72:	e034      	b.n	1aade <xTaskIncrementTick+0xfa>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
   1aa74:	9b02      	ldr	r3, [sp, #8]
   1aa76:	3304      	adds	r3, #4
   1aa78:	4618      	mov	r0, r3
   1aa7a:	f7ff ff8e 	bl	1a99a <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
   1aa7e:	9b02      	ldr	r3, [sp, #8]
   1aa80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   1aa82:	2b00      	cmp	r3, #0
   1aa84:	d004      	beq.n	1aa90 <xTaskIncrementTick+0xac>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
   1aa86:	9b02      	ldr	r3, [sp, #8]
   1aa88:	3318      	adds	r3, #24
   1aa8a:	4618      	mov	r0, r3
   1aa8c:	f7ff ff85 	bl	1a99a <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
   1aa90:	9b02      	ldr	r3, [sp, #8]
   1aa92:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   1aa94:	4b1d      	ldr	r3, [pc, #116]	; (1ab0c <xTaskIncrementTick+0x128>)
   1aa96:	681b      	ldr	r3, [r3, #0]
   1aa98:	429a      	cmp	r2, r3
   1aa9a:	d903      	bls.n	1aaa4 <xTaskIncrementTick+0xc0>
   1aa9c:	9b02      	ldr	r3, [sp, #8]
   1aa9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   1aaa0:	4a1a      	ldr	r2, [pc, #104]	; (1ab0c <xTaskIncrementTick+0x128>)
   1aaa2:	6013      	str	r3, [r2, #0]
   1aaa4:	9b02      	ldr	r3, [sp, #8]
   1aaa6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   1aaa8:	4613      	mov	r3, r2
   1aaaa:	009b      	lsls	r3, r3, #2
   1aaac:	4413      	add	r3, r2
   1aaae:	009b      	lsls	r3, r3, #2
   1aab0:	4a17      	ldr	r2, [pc, #92]	; (1ab10 <xTaskIncrementTick+0x12c>)
   1aab2:	441a      	add	r2, r3
   1aab4:	9b02      	ldr	r3, [sp, #8]
   1aab6:	3304      	adds	r3, #4
   1aab8:	4619      	mov	r1, r3
   1aaba:	4610      	mov	r0, r2
   1aabc:	f7ff ff4e 	bl	1a95c <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
   1aac0:	9b02      	ldr	r3, [sp, #8]
   1aac2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   1aac4:	4b13      	ldr	r3, [pc, #76]	; (1ab14 <xTaskIncrementTick+0x130>)
   1aac6:	681b      	ldr	r3, [r3, #0]
   1aac8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   1aaca:	429a      	cmp	r2, r3
   1aacc:	d3b8      	bcc.n	1aa40 <xTaskIncrementTick+0x5c>
						{
							xSwitchRequired = pdTRUE;
   1aace:	2301      	movs	r3, #1
   1aad0:	9305      	str	r3, [sp, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
   1aad2:	e7b5      	b.n	1aa40 <xTaskIncrementTick+0x5c>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
   1aad4:	4b10      	ldr	r3, [pc, #64]	; (1ab18 <xTaskIncrementTick+0x134>)
   1aad6:	681b      	ldr	r3, [r3, #0]
   1aad8:	3301      	adds	r3, #1
   1aada:	4a0f      	ldr	r2, [pc, #60]	; (1ab18 <xTaskIncrementTick+0x134>)
   1aadc:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
   1aade:	4b0f      	ldr	r3, [pc, #60]	; (1ab1c <xTaskIncrementTick+0x138>)
   1aae0:	681b      	ldr	r3, [r3, #0]
   1aae2:	2b00      	cmp	r3, #0
   1aae4:	d001      	beq.n	1aaea <xTaskIncrementTick+0x106>
		{
			xSwitchRequired = pdTRUE;
   1aae6:	2301      	movs	r3, #1
   1aae8:	9305      	str	r3, [sp, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
   1aaea:	9b05      	ldr	r3, [sp, #20]
}
   1aaec:	4618      	mov	r0, r3
   1aaee:	b007      	add	sp, #28
   1aaf0:	f85d fb04 	ldr.w	pc, [sp], #4
   1aaf4:	1003011c 	.word	0x1003011c
   1aaf8:	10030104 	.word	0x10030104
   1aafc:	100300fc 	.word	0x100300fc
   1ab00:	10030100 	.word	0x10030100
   1ab04:	10030114 	.word	0x10030114
   1ab08:	10030118 	.word	0x10030118
   1ab0c:	10030108 	.word	0x10030108
   1ab10:	100300ac 	.word	0x100300ac
   1ab14:	100300a8 	.word	0x100300a8
   1ab18:	1003010c 	.word	0x1003010c
   1ab1c:	10030110 	.word	0x10030110

0001ab20 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
   1ab20:	b500      	push	{lr}
   1ab22:	b085      	sub	sp, #20
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
   1ab24:	4b35      	ldr	r3, [pc, #212]	; (1abfc <vTaskSwitchContext+0xdc>)
   1ab26:	681b      	ldr	r3, [r3, #0]
   1ab28:	2b00      	cmp	r3, #0
   1ab2a:	d003      	beq.n	1ab34 <vTaskSwitchContext+0x14>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
   1ab2c:	4b34      	ldr	r3, [pc, #208]	; (1ac00 <vTaskSwitchContext+0xe0>)
   1ab2e:	2201      	movs	r2, #1
   1ab30:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
   1ab32:	e05e      	b.n	1abf2 <vTaskSwitchContext+0xd2>
		xYieldPending = pdFALSE;
   1ab34:	4b32      	ldr	r3, [pc, #200]	; (1ac00 <vTaskSwitchContext+0xe0>)
   1ab36:	2200      	movs	r2, #0
   1ab38:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
   1ab3a:	4b32      	ldr	r3, [pc, #200]	; (1ac04 <vTaskSwitchContext+0xe4>)
   1ab3c:	681b      	ldr	r3, [r3, #0]
   1ab3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   1ab40:	9302      	str	r3, [sp, #8]
   1ab42:	f04f 33a5 	mov.w	r3, #2779096485	; 0xa5a5a5a5
   1ab46:	9301      	str	r3, [sp, #4]
   1ab48:	9b02      	ldr	r3, [sp, #8]
   1ab4a:	681b      	ldr	r3, [r3, #0]
   1ab4c:	9a01      	ldr	r2, [sp, #4]
   1ab4e:	429a      	cmp	r2, r3
   1ab50:	d111      	bne.n	1ab76 <vTaskSwitchContext+0x56>
   1ab52:	9b02      	ldr	r3, [sp, #8]
   1ab54:	3304      	adds	r3, #4
   1ab56:	681b      	ldr	r3, [r3, #0]
   1ab58:	9a01      	ldr	r2, [sp, #4]
   1ab5a:	429a      	cmp	r2, r3
   1ab5c:	d10b      	bne.n	1ab76 <vTaskSwitchContext+0x56>
   1ab5e:	9b02      	ldr	r3, [sp, #8]
   1ab60:	3308      	adds	r3, #8
   1ab62:	681b      	ldr	r3, [r3, #0]
   1ab64:	9a01      	ldr	r2, [sp, #4]
   1ab66:	429a      	cmp	r2, r3
   1ab68:	d105      	bne.n	1ab76 <vTaskSwitchContext+0x56>
   1ab6a:	9b02      	ldr	r3, [sp, #8]
   1ab6c:	330c      	adds	r3, #12
   1ab6e:	681b      	ldr	r3, [r3, #0]
   1ab70:	9a01      	ldr	r2, [sp, #4]
   1ab72:	429a      	cmp	r2, r3
   1ab74:	d008      	beq.n	1ab88 <vTaskSwitchContext+0x68>
   1ab76:	4b23      	ldr	r3, [pc, #140]	; (1ac04 <vTaskSwitchContext+0xe4>)
   1ab78:	681a      	ldr	r2, [r3, #0]
   1ab7a:	4b22      	ldr	r3, [pc, #136]	; (1ac04 <vTaskSwitchContext+0xe4>)
   1ab7c:	681b      	ldr	r3, [r3, #0]
   1ab7e:	3334      	adds	r3, #52	; 0x34
   1ab80:	4619      	mov	r1, r3
   1ab82:	4610      	mov	r0, r2
   1ab84:	f7fe fffc 	bl	19b80 <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
   1ab88:	4b1f      	ldr	r3, [pc, #124]	; (1ac08 <vTaskSwitchContext+0xe8>)
   1ab8a:	681b      	ldr	r3, [r3, #0]
   1ab8c:	9303      	str	r3, [sp, #12]
   1ab8e:	e006      	b.n	1ab9e <vTaskSwitchContext+0x7e>
   1ab90:	9b03      	ldr	r3, [sp, #12]
   1ab92:	2b00      	cmp	r3, #0
   1ab94:	d100      	bne.n	1ab98 <vTaskSwitchContext+0x78>
   1ab96:	e7fe      	b.n	1ab96 <vTaskSwitchContext+0x76>
   1ab98:	9b03      	ldr	r3, [sp, #12]
   1ab9a:	3b01      	subs	r3, #1
   1ab9c:	9303      	str	r3, [sp, #12]
   1ab9e:	491b      	ldr	r1, [pc, #108]	; (1ac0c <vTaskSwitchContext+0xec>)
   1aba0:	9a03      	ldr	r2, [sp, #12]
   1aba2:	4613      	mov	r3, r2
   1aba4:	009b      	lsls	r3, r3, #2
   1aba6:	4413      	add	r3, r2
   1aba8:	009b      	lsls	r3, r3, #2
   1abaa:	440b      	add	r3, r1
   1abac:	681b      	ldr	r3, [r3, #0]
   1abae:	2b00      	cmp	r3, #0
   1abb0:	d0ee      	beq.n	1ab90 <vTaskSwitchContext+0x70>
   1abb2:	9a03      	ldr	r2, [sp, #12]
   1abb4:	4613      	mov	r3, r2
   1abb6:	009b      	lsls	r3, r3, #2
   1abb8:	4413      	add	r3, r2
   1abba:	009b      	lsls	r3, r3, #2
   1abbc:	4a13      	ldr	r2, [pc, #76]	; (1ac0c <vTaskSwitchContext+0xec>)
   1abbe:	4413      	add	r3, r2
   1abc0:	9300      	str	r3, [sp, #0]
   1abc2:	9b00      	ldr	r3, [sp, #0]
   1abc4:	685b      	ldr	r3, [r3, #4]
   1abc6:	685a      	ldr	r2, [r3, #4]
   1abc8:	9b00      	ldr	r3, [sp, #0]
   1abca:	605a      	str	r2, [r3, #4]
   1abcc:	9b00      	ldr	r3, [sp, #0]
   1abce:	685a      	ldr	r2, [r3, #4]
   1abd0:	9b00      	ldr	r3, [sp, #0]
   1abd2:	3308      	adds	r3, #8
   1abd4:	429a      	cmp	r2, r3
   1abd6:	d104      	bne.n	1abe2 <vTaskSwitchContext+0xc2>
   1abd8:	9b00      	ldr	r3, [sp, #0]
   1abda:	685b      	ldr	r3, [r3, #4]
   1abdc:	685a      	ldr	r2, [r3, #4]
   1abde:	9b00      	ldr	r3, [sp, #0]
   1abe0:	605a      	str	r2, [r3, #4]
   1abe2:	9b00      	ldr	r3, [sp, #0]
   1abe4:	685b      	ldr	r3, [r3, #4]
   1abe6:	68db      	ldr	r3, [r3, #12]
   1abe8:	4a06      	ldr	r2, [pc, #24]	; (1ac04 <vTaskSwitchContext+0xe4>)
   1abea:	6013      	str	r3, [r2, #0]
   1abec:	4a06      	ldr	r2, [pc, #24]	; (1ac08 <vTaskSwitchContext+0xe8>)
   1abee:	9b03      	ldr	r3, [sp, #12]
   1abf0:	6013      	str	r3, [r2, #0]
}
   1abf2:	bf00      	nop
   1abf4:	b005      	add	sp, #20
   1abf6:	f85d fb04 	ldr.w	pc, [sp], #4
   1abfa:	bf00      	nop
   1abfc:	1003011c 	.word	0x1003011c
   1ac00:	10030110 	.word	0x10030110
   1ac04:	100300a8 	.word	0x100300a8
   1ac08:	10030108 	.word	0x10030108
   1ac0c:	100300ac 	.word	0x100300ac

0001ac10 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
   1ac10:	b082      	sub	sp, #8
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
   1ac12:	4b0b      	ldr	r3, [pc, #44]	; (1ac40 <prvResetNextTaskUnblockTime+0x30>)
   1ac14:	681b      	ldr	r3, [r3, #0]
   1ac16:	681b      	ldr	r3, [r3, #0]
   1ac18:	2b00      	cmp	r3, #0
   1ac1a:	d104      	bne.n	1ac26 <prvResetNextTaskUnblockTime+0x16>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
   1ac1c:	4b09      	ldr	r3, [pc, #36]	; (1ac44 <prvResetNextTaskUnblockTime+0x34>)
   1ac1e:	f04f 32ff 	mov.w	r2, #4294967295
   1ac22:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
   1ac24:	e008      	b.n	1ac38 <prvResetNextTaskUnblockTime+0x28>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
   1ac26:	4b06      	ldr	r3, [pc, #24]	; (1ac40 <prvResetNextTaskUnblockTime+0x30>)
   1ac28:	681b      	ldr	r3, [r3, #0]
   1ac2a:	68db      	ldr	r3, [r3, #12]
   1ac2c:	68db      	ldr	r3, [r3, #12]
   1ac2e:	9301      	str	r3, [sp, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
   1ac30:	9b01      	ldr	r3, [sp, #4]
   1ac32:	685b      	ldr	r3, [r3, #4]
   1ac34:	4a03      	ldr	r2, [pc, #12]	; (1ac44 <prvResetNextTaskUnblockTime+0x34>)
   1ac36:	6013      	str	r3, [r2, #0]
}
   1ac38:	bf00      	nop
   1ac3a:	b002      	add	sp, #8
   1ac3c:	4770      	bx	lr
   1ac3e:	bf00      	nop
   1ac40:	100300fc 	.word	0x100300fc
   1ac44:	10030118 	.word	0x10030118

0001ac48 <am_util_delay_ms>:
//! @returns None
//
//*****************************************************************************
void
am_util_delay_ms(uint32_t ui32MilliSeconds)
{
   1ac48:	b500      	push	{lr}
   1ac4a:	b083      	sub	sp, #12
   1ac4c:	9001      	str	r0, [sp, #4]
#if (defined(AM_PART_APOLLO4) || defined(AM_PART_APOLLO4B))
    am_hal_delay_us( ui32MilliSeconds * 1000);
   1ac4e:	9b01      	ldr	r3, [sp, #4]
   1ac50:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
   1ac54:	fb02 f303 	mul.w	r3, r2, r3
   1ac58:	4618      	mov	r0, r3
   1ac5a:	f001 f961 	bl	1bf20 <am_hal_delay_us>
    //
    // Call the BOOTROM cycle delay function
    //
    am_hal_flash_delay(ui32Loops);
#endif // AM_PART_APOLLO4
}
   1ac5e:	bf00      	nop
   1ac60:	b003      	add	sp, #12
   1ac62:	f85d fb04 	ldr.w	pc, [sp], #4

0001ac66 <am_util_delay_us>:
//! @returns None
//
//*****************************************************************************
void
am_util_delay_us(uint32_t ui32MicroSeconds)
{
   1ac66:	b500      	push	{lr}
   1ac68:	b083      	sub	sp, #12
   1ac6a:	9001      	str	r0, [sp, #4]
#if (defined(AM_PART_APOLLO4) || defined(AM_PART_APOLLO4B))
    am_hal_delay_us( ui32MicroSeconds );
   1ac6c:	9801      	ldr	r0, [sp, #4]
   1ac6e:	f001 f957 	bl	1bf20 <am_hal_delay_us>
    //
    // Call the BOOTROM cycle delay function
    //
    am_hal_flash_delay(ui32Loops);
#endif // AM_PART_APOLLO4
}
   1ac72:	bf00      	nop
   1ac74:	b003      	add	sp, #12
   1ac76:	f85d fb04 	ldr.w	pc, [sp], #4
	...

0001ac7c <am_util_stdio_printf_init>:
//! @return None.
//
//*****************************************************************************
void
am_util_stdio_printf_init(am_util_stdio_print_char_t pfnCharPrint)
{
   1ac7c:	b082      	sub	sp, #8
   1ac7e:	9001      	str	r0, [sp, #4]
    g_pfnCharPrint = pfnCharPrint;
   1ac80:	4a02      	ldr	r2, [pc, #8]	; (1ac8c <am_util_stdio_printf_init+0x10>)
   1ac82:	9b01      	ldr	r3, [sp, #4]
   1ac84:	6013      	str	r3, [r2, #0]
}
   1ac86:	bf00      	nop
   1ac88:	b002      	add	sp, #8
   1ac8a:	4770      	bx	lr
   1ac8c:	10030b54 	.word	0x10030b54

0001ac90 <divu64_10>:
//  Note: Adapted from Ch10 of Hackers Delight (hackersdelight.org).
//
//*****************************************************************************
static uint64_t
divu64_10(uint64_t ui64Val)
{
   1ac90:	e92d 0870 	stmdb	sp!, {r4, r5, r6, fp}
   1ac94:	b08a      	sub	sp, #40	; 0x28
   1ac96:	e9cd 0100 	strd	r0, r1, [sp]
    uint32_t q32, r32, ui32Val;

    //
    // If a 32-bit value, use the more optimal 32-bit routine.
    //
    if ( ui64Val >> 32 )
   1ac9a:	e9dd 1200 	ldrd	r1, r2, [sp]
   1ac9e:	f04f 0300 	mov.w	r3, #0
   1aca2:	f04f 0400 	mov.w	r4, #0
   1aca6:	0013      	movs	r3, r2
   1aca8:	2400      	movs	r4, #0
   1acaa:	4323      	orrs	r3, r4
   1acac:	f000 809d 	beq.w	1adea <divu64_10+0x15a>
    {
        q64 = (ui64Val>>1) + (ui64Val>>2);
   1acb0:	e9dd 3400 	ldrd	r3, r4, [sp]
   1acb4:	0866      	lsrs	r6, r4, #1
   1acb6:	ea4f 0533 	mov.w	r5, r3, rrx
   1acba:	e9dd 1200 	ldrd	r1, r2, [sp]
   1acbe:	f04f 0b00 	mov.w	fp, #0
   1acc2:	f04f 0c00 	mov.w	ip, #0
   1acc6:	ea4f 0b91 	mov.w	fp, r1, lsr #2
   1acca:	ea4b 7b82 	orr.w	fp, fp, r2, lsl #30
   1acce:	ea4f 0c92 	mov.w	ip, r2, lsr #2
   1acd2:	eb1b 0305 	adds.w	r3, fp, r5
   1acd6:	eb4c 0406 	adc.w	r4, ip, r6
   1acda:	e9cd 3404 	strd	r3, r4, [sp, #16]
        q64 += (q64 >> 4);
   1acde:	e9dd 1204 	ldrd	r1, r2, [sp, #16]
   1ace2:	f04f 0500 	mov.w	r5, #0
   1ace6:	f04f 0600 	mov.w	r6, #0
   1acea:	090d      	lsrs	r5, r1, #4
   1acec:	ea45 7502 	orr.w	r5, r5, r2, lsl #28
   1acf0:	0916      	lsrs	r6, r2, #4
   1acf2:	e9dd 1204 	ldrd	r1, r2, [sp, #16]
   1acf6:	186b      	adds	r3, r5, r1
   1acf8:	eb46 0402 	adc.w	r4, r6, r2
   1acfc:	e9cd 3404 	strd	r3, r4, [sp, #16]
        q64 += (q64 >> 8);
   1ad00:	e9dd 1204 	ldrd	r1, r2, [sp, #16]
   1ad04:	f04f 0500 	mov.w	r5, #0
   1ad08:	f04f 0600 	mov.w	r6, #0
   1ad0c:	0a0d      	lsrs	r5, r1, #8
   1ad0e:	ea45 6502 	orr.w	r5, r5, r2, lsl #24
   1ad12:	0a16      	lsrs	r6, r2, #8
   1ad14:	e9dd 1204 	ldrd	r1, r2, [sp, #16]
   1ad18:	186b      	adds	r3, r5, r1
   1ad1a:	eb46 0402 	adc.w	r4, r6, r2
   1ad1e:	e9cd 3404 	strd	r3, r4, [sp, #16]
        q64 += (q64 >> 16);
   1ad22:	e9dd 1204 	ldrd	r1, r2, [sp, #16]
   1ad26:	f04f 0500 	mov.w	r5, #0
   1ad2a:	f04f 0600 	mov.w	r6, #0
   1ad2e:	0c0d      	lsrs	r5, r1, #16
   1ad30:	ea45 4502 	orr.w	r5, r5, r2, lsl #16
   1ad34:	0c16      	lsrs	r6, r2, #16
   1ad36:	e9dd 1204 	ldrd	r1, r2, [sp, #16]
   1ad3a:	186b      	adds	r3, r5, r1
   1ad3c:	eb46 0402 	adc.w	r4, r6, r2
   1ad40:	e9cd 3404 	strd	r3, r4, [sp, #16]
        q64 += (q64 >> 32);
   1ad44:	e9dd 1204 	ldrd	r1, r2, [sp, #16]
   1ad48:	f04f 0500 	mov.w	r5, #0
   1ad4c:	f04f 0600 	mov.w	r6, #0
   1ad50:	0015      	movs	r5, r2
   1ad52:	2600      	movs	r6, #0
   1ad54:	e9dd 1204 	ldrd	r1, r2, [sp, #16]
   1ad58:	186b      	adds	r3, r5, r1
   1ad5a:	eb46 0402 	adc.w	r4, r6, r2
   1ad5e:	e9cd 3404 	strd	r3, r4, [sp, #16]
        q64 >>= 3;
   1ad62:	e9dd 1204 	ldrd	r1, r2, [sp, #16]
   1ad66:	f04f 0300 	mov.w	r3, #0
   1ad6a:	f04f 0400 	mov.w	r4, #0
   1ad6e:	08cb      	lsrs	r3, r1, #3
   1ad70:	ea43 7342 	orr.w	r3, r3, r2, lsl #29
   1ad74:	08d4      	lsrs	r4, r2, #3
   1ad76:	e9cd 3404 	strd	r3, r4, [sp, #16]
        r64 = ui64Val - q64*10;
   1ad7a:	e9dd 5604 	ldrd	r5, r6, [sp, #16]
   1ad7e:	46ab      	mov	fp, r5
   1ad80:	46b4      	mov	ip, r6
   1ad82:	f04f 0100 	mov.w	r1, #0
   1ad86:	f04f 0200 	mov.w	r2, #0
   1ad8a:	ea4f 028c 	mov.w	r2, ip, lsl #2
   1ad8e:	ea42 729b 	orr.w	r2, r2, fp, lsr #30
   1ad92:	ea4f 018b 	mov.w	r1, fp, lsl #2
   1ad96:	468b      	mov	fp, r1
   1ad98:	4694      	mov	ip, r2
   1ad9a:	eb1b 0b05 	adds.w	fp, fp, r5
   1ad9e:	eb4c 0c06 	adc.w	ip, ip, r6
   1ada2:	eb1b 030b 	adds.w	r3, fp, fp
   1ada6:	eb4c 040c 	adc.w	r4, ip, ip
   1adaa:	469b      	mov	fp, r3
   1adac:	46a4      	mov	ip, r4
   1adae:	4659      	mov	r1, fp
   1adb0:	4662      	mov	r2, ip
   1adb2:	e9dd 3400 	ldrd	r3, r4, [sp]
   1adb6:	1a5b      	subs	r3, r3, r1
   1adb8:	eb64 0402 	sbc.w	r4, r4, r2
   1adbc:	461d      	mov	r5, r3
   1adbe:	4626      	mov	r6, r4
   1adc0:	e9cd 5602 	strd	r5, r6, [sp, #8]
        return q64 + ((r64 + 6) >> 4);
   1adc4:	e9dd 3402 	ldrd	r3, r4, [sp, #8]
   1adc8:	1d99      	adds	r1, r3, #6
   1adca:	f144 0200 	adc.w	r2, r4, #0
   1adce:	f04f 0500 	mov.w	r5, #0
   1add2:	f04f 0600 	mov.w	r6, #0
   1add6:	090d      	lsrs	r5, r1, #4
   1add8:	ea45 7502 	orr.w	r5, r5, r2, lsl #28
   1addc:	0916      	lsrs	r6, r2, #4
   1adde:	e9dd 1204 	ldrd	r1, r2, [sp, #16]
   1ade2:	186b      	adds	r3, r5, r1
   1ade4:	eb46 0402 	adc.w	r4, r6, r2
   1ade8:	e029      	b.n	1ae3e <divu64_10+0x1ae>
    }
    else
    {
        ui32Val = (uint32_t)(ui64Val & 0xffffffff);
   1adea:	9b00      	ldr	r3, [sp, #0]
   1adec:	9309      	str	r3, [sp, #36]	; 0x24
        q32 = (ui32Val>>1) + (ui32Val>>2);
   1adee:	9b09      	ldr	r3, [sp, #36]	; 0x24
   1adf0:	085a      	lsrs	r2, r3, #1
   1adf2:	9b09      	ldr	r3, [sp, #36]	; 0x24
   1adf4:	089b      	lsrs	r3, r3, #2
   1adf6:	4413      	add	r3, r2
   1adf8:	9308      	str	r3, [sp, #32]
        q32 += (q32 >> 4);
   1adfa:	9b08      	ldr	r3, [sp, #32]
   1adfc:	091b      	lsrs	r3, r3, #4
   1adfe:	9a08      	ldr	r2, [sp, #32]
   1ae00:	4413      	add	r3, r2
   1ae02:	9308      	str	r3, [sp, #32]
        q32 += (q32 >> 8);
   1ae04:	9b08      	ldr	r3, [sp, #32]
   1ae06:	0a1b      	lsrs	r3, r3, #8
   1ae08:	9a08      	ldr	r2, [sp, #32]
   1ae0a:	4413      	add	r3, r2
   1ae0c:	9308      	str	r3, [sp, #32]
        q32 += (q32 >> 16);
   1ae0e:	9b08      	ldr	r3, [sp, #32]
   1ae10:	0c1b      	lsrs	r3, r3, #16
   1ae12:	9a08      	ldr	r2, [sp, #32]
   1ae14:	4413      	add	r3, r2
   1ae16:	9308      	str	r3, [sp, #32]
        q32 >>= 3;
   1ae18:	9b08      	ldr	r3, [sp, #32]
   1ae1a:	08db      	lsrs	r3, r3, #3
   1ae1c:	9308      	str	r3, [sp, #32]
        r32 = ui32Val - q32*10;
   1ae1e:	9a08      	ldr	r2, [sp, #32]
   1ae20:	4613      	mov	r3, r2
   1ae22:	009b      	lsls	r3, r3, #2
   1ae24:	4413      	add	r3, r2
   1ae26:	005b      	lsls	r3, r3, #1
   1ae28:	461a      	mov	r2, r3
   1ae2a:	9b09      	ldr	r3, [sp, #36]	; 0x24
   1ae2c:	1a9b      	subs	r3, r3, r2
   1ae2e:	9307      	str	r3, [sp, #28]
        return (uint64_t)(q32 + ((r32 + 6) >> 4));
   1ae30:	9b07      	ldr	r3, [sp, #28]
   1ae32:	3306      	adds	r3, #6
   1ae34:	091a      	lsrs	r2, r3, #4
   1ae36:	9b08      	ldr	r3, [sp, #32]
   1ae38:	4413      	add	r3, r2
   1ae3a:	f04f 0400 	mov.w	r4, #0
    }
}
   1ae3e:	4618      	mov	r0, r3
   1ae40:	4621      	mov	r1, r4
   1ae42:	b00a      	add	sp, #40	; 0x28
   1ae44:	e8bd 0870 	ldmia.w	sp!, {r4, r5, r6, fp}
   1ae48:	4770      	bx	lr

0001ae4a <ndigits_in_u64>:
// example: 10000 return 5, 123 returns 3.
//
//*****************************************************************************
static int
ndigits_in_u64(uint64_t ui64Val)
{
   1ae4a:	b510      	push	{r4, lr}
   1ae4c:	b084      	sub	sp, #16
   1ae4e:	e9cd 0100 	strd	r0, r1, [sp]
    int iNDigits = ui64Val ? 0 : 1;
   1ae52:	9a00      	ldr	r2, [sp, #0]
   1ae54:	9b01      	ldr	r3, [sp, #4]
   1ae56:	4313      	orrs	r3, r2
   1ae58:	2b00      	cmp	r3, #0
   1ae5a:	bf0c      	ite	eq
   1ae5c:	2301      	moveq	r3, #1
   1ae5e:	2300      	movne	r3, #0
   1ae60:	b2db      	uxtb	r3, r3
   1ae62:	9303      	str	r3, [sp, #12]

    while ( ui64Val )
   1ae64:	e008      	b.n	1ae78 <ndigits_in_u64+0x2e>
    {
        //
        // ui32Val /= 10;
        //
        ui64Val = divu64_10(ui64Val);
   1ae66:	e9dd 0100 	ldrd	r0, r1, [sp]
   1ae6a:	f7ff ff11 	bl	1ac90 <divu64_10>
   1ae6e:	e9cd 0100 	strd	r0, r1, [sp]
        ++iNDigits;
   1ae72:	9b03      	ldr	r3, [sp, #12]
   1ae74:	3301      	adds	r3, #1
   1ae76:	9303      	str	r3, [sp, #12]
    while ( ui64Val )
   1ae78:	e9dd 3400 	ldrd	r3, r4, [sp]
   1ae7c:	4323      	orrs	r3, r4
   1ae7e:	d1f2      	bne.n	1ae66 <ndigits_in_u64+0x1c>
    }

    return iNDigits;
   1ae80:	9b03      	ldr	r3, [sp, #12]
}
   1ae82:	4618      	mov	r0, r3
   1ae84:	b004      	add	sp, #16
   1ae86:	bd10      	pop	{r4, pc}

0001ae88 <ndigits_in_i64>:
// example: -3 returns 1, 3 returns 1, 15 returns 2, -15 returns 2, ...
//
//*****************************************************************************
static int
ndigits_in_i64(int64_t i64Val)
{
   1ae88:	b510      	push	{r4, lr}
   1ae8a:	b082      	sub	sp, #8
   1ae8c:	e9cd 0100 	strd	r0, r1, [sp]
    if ( i64Val < 0 )
   1ae90:	e9dd 3400 	ldrd	r3, r4, [sp]
   1ae94:	2b00      	cmp	r3, #0
   1ae96:	f174 0300 	sbcs.w	r3, r4, #0
   1ae9a:	da06      	bge.n	1aeaa <ndigits_in_i64+0x22>
    {
        //
        // Get absolute value
        //
        i64Val = -i64Val;
   1ae9c:	e9dd 3400 	ldrd	r3, r4, [sp]
   1aea0:	425b      	negs	r3, r3
   1aea2:	eb64 0444 	sbc.w	r4, r4, r4, lsl #1
   1aea6:	e9cd 3400 	strd	r3, r4, [sp]
    }

    return ndigits_in_u64((uint64_t) i64Val);
   1aeaa:	e9dd 3400 	ldrd	r3, r4, [sp]
   1aeae:	4618      	mov	r0, r3
   1aeb0:	4621      	mov	r1, r4
   1aeb2:	f7ff ffca 	bl	1ae4a <ndigits_in_u64>
   1aeb6:	4603      	mov	r3, r0
}
   1aeb8:	4618      	mov	r0, r3
   1aeba:	b002      	add	sp, #8
   1aebc:	bd10      	pop	{r4, pc}

0001aebe <ndigits_in_hex>:
// Return the number of hex digits in an uint64_t.
//
//*****************************************************************************
static int
ndigits_in_hex(uint64_t ui64Val)
{
   1aebe:	b410      	push	{r4}
   1aec0:	b085      	sub	sp, #20
   1aec2:	e9cd 0100 	strd	r0, r1, [sp]
    int iDigits = ui64Val ? 0 : 1;
   1aec6:	9a00      	ldr	r2, [sp, #0]
   1aec8:	9b01      	ldr	r3, [sp, #4]
   1aeca:	4313      	orrs	r3, r2
   1aecc:	2b00      	cmp	r3, #0
   1aece:	bf0c      	ite	eq
   1aed0:	2301      	moveq	r3, #1
   1aed2:	2300      	movne	r3, #0
   1aed4:	b2db      	uxtb	r3, r3
   1aed6:	9303      	str	r3, [sp, #12]

    while ( ui64Val )
   1aed8:	e00e      	b.n	1aef8 <ndigits_in_hex+0x3a>
    {
        ui64Val >>= 4;
   1aeda:	e9dd 1200 	ldrd	r1, r2, [sp]
   1aede:	f04f 0300 	mov.w	r3, #0
   1aee2:	f04f 0400 	mov.w	r4, #0
   1aee6:	090b      	lsrs	r3, r1, #4
   1aee8:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
   1aeec:	0914      	lsrs	r4, r2, #4
   1aeee:	e9cd 3400 	strd	r3, r4, [sp]
        ++iDigits;
   1aef2:	9b03      	ldr	r3, [sp, #12]
   1aef4:	3301      	adds	r3, #1
   1aef6:	9303      	str	r3, [sp, #12]
    while ( ui64Val )
   1aef8:	e9dd 3400 	ldrd	r3, r4, [sp]
   1aefc:	4323      	orrs	r3, r4
   1aefe:	d1ec      	bne.n	1aeda <ndigits_in_hex+0x1c>
    }

    return iDigits;
   1af00:	9b03      	ldr	r3, [sp, #12]
}
   1af02:	4618      	mov	r0, r3
   1af04:	b005      	add	sp, #20
   1af06:	f85d 4b04 	ldr.w	r4, [sp], #4
   1af0a:	4770      	bx	lr

0001af0c <decstr_to_int>:
// pui32CharCnt.
//
//*****************************************************************************
static uint32_t
decstr_to_int(const char *pcStr, uint32_t *pui32CharCnt)
{
   1af0c:	b086      	sub	sp, #24
   1af0e:	9001      	str	r0, [sp, #4]
   1af10:	9100      	str	r1, [sp, #0]
    bool bNeg = false;
   1af12:	2300      	movs	r3, #0
   1af14:	f88d 3017 	strb.w	r3, [sp, #23]
    uint32_t ui32Val = 0, uCnt = 0;
   1af18:	2300      	movs	r3, #0
   1af1a:	9304      	str	r3, [sp, #16]
   1af1c:	2300      	movs	r3, #0
   1af1e:	9303      	str	r3, [sp, #12]

    if ( *pcStr == '-')
   1af20:	9b01      	ldr	r3, [sp, #4]
   1af22:	781b      	ldrb	r3, [r3, #0]
   1af24:	2b2d      	cmp	r3, #45	; 0x2d
   1af26:	d11c      	bne.n	1af62 <decstr_to_int+0x56>
    {
        bNeg = true;
   1af28:	2301      	movs	r3, #1
   1af2a:	f88d 3017 	strb.w	r3, [sp, #23]
        pcStr++;
   1af2e:	9b01      	ldr	r3, [sp, #4]
   1af30:	3301      	adds	r3, #1
   1af32:	9301      	str	r3, [sp, #4]
        uCnt++;
   1af34:	9b03      	ldr	r3, [sp, #12]
   1af36:	3301      	adds	r3, #1
   1af38:	9303      	str	r3, [sp, #12]
    }

    while ( *pcStr >= '0'  &&  *pcStr <= '9' )
   1af3a:	e012      	b.n	1af62 <decstr_to_int+0x56>
    {
        ++uCnt;
   1af3c:	9b03      	ldr	r3, [sp, #12]
   1af3e:	3301      	adds	r3, #1
   1af40:	9303      	str	r3, [sp, #12]

        //
        // Multiply accumulated value by 10.
        //
        ui32Val *= 10;
   1af42:	9a04      	ldr	r2, [sp, #16]
   1af44:	4613      	mov	r3, r2
   1af46:	009b      	lsls	r3, r3, #2
   1af48:	4413      	add	r3, r2
   1af4a:	005b      	lsls	r3, r3, #1
   1af4c:	9304      	str	r3, [sp, #16]

        //
        // Add in the new low digit.
        //
        ui32Val += (*pcStr - '0');
   1af4e:	9b01      	ldr	r3, [sp, #4]
   1af50:	781b      	ldrb	r3, [r3, #0]
   1af52:	461a      	mov	r2, r3
   1af54:	9b04      	ldr	r3, [sp, #16]
   1af56:	4413      	add	r3, r2
   1af58:	3b30      	subs	r3, #48	; 0x30
   1af5a:	9304      	str	r3, [sp, #16]
        pcStr++;
   1af5c:	9b01      	ldr	r3, [sp, #4]
   1af5e:	3301      	adds	r3, #1
   1af60:	9301      	str	r3, [sp, #4]
    while ( *pcStr >= '0'  &&  *pcStr <= '9' )
   1af62:	9b01      	ldr	r3, [sp, #4]
   1af64:	781b      	ldrb	r3, [r3, #0]
   1af66:	2b2f      	cmp	r3, #47	; 0x2f
   1af68:	d903      	bls.n	1af72 <decstr_to_int+0x66>
   1af6a:	9b01      	ldr	r3, [sp, #4]
   1af6c:	781b      	ldrb	r3, [r3, #0]
   1af6e:	2b39      	cmp	r3, #57	; 0x39
   1af70:	d9e4      	bls.n	1af3c <decstr_to_int+0x30>
    }

    if ( pui32CharCnt )
   1af72:	9b00      	ldr	r3, [sp, #0]
   1af74:	2b00      	cmp	r3, #0
   1af76:	d002      	beq.n	1af7e <decstr_to_int+0x72>
    {
        *pui32CharCnt = uCnt;
   1af78:	9b00      	ldr	r3, [sp, #0]
   1af7a:	9a03      	ldr	r2, [sp, #12]
   1af7c:	601a      	str	r2, [r3, #0]
    }

    return bNeg ? -ui32Val : ui32Val;
   1af7e:	f89d 3017 	ldrb.w	r3, [sp, #23]
   1af82:	2b00      	cmp	r3, #0
   1af84:	d002      	beq.n	1af8c <decstr_to_int+0x80>
   1af86:	9b04      	ldr	r3, [sp, #16]
   1af88:	425b      	negs	r3, r3
   1af8a:	e000      	b.n	1af8e <decstr_to_int+0x82>
   1af8c:	9b04      	ldr	r3, [sp, #16]
}
   1af8e:	4618      	mov	r0, r3
   1af90:	b006      	add	sp, #24
   1af92:	4770      	bx	lr

0001af94 <uint64_to_str>:
// written).
//
//*****************************************************************************
static int
uint64_to_str(uint64_t ui64Val, char *pcBuf)
{
   1af94:	b510      	push	{r4, lr}
   1af96:	b090      	sub	sp, #64	; 0x40
   1af98:	e9cd 0102 	strd	r0, r1, [sp, #8]
   1af9c:	9201      	str	r2, [sp, #4]
    char tbuf[25];
    int ix = 0, iNumDig = 0;
   1af9e:	2300      	movs	r3, #0
   1afa0:	930f      	str	r3, [sp, #60]	; 0x3c
   1afa2:	2300      	movs	r3, #0
   1afa4:	930e      	str	r3, [sp, #56]	; 0x38
    do
    {
        //
        // Divide by 10
        //
        u64Tmp = divu64_10(ui64Val);
   1afa6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   1afaa:	f7ff fe71 	bl	1ac90 <divu64_10>
   1afae:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30

        //
        // Get modulus
        //
        uMod = ui64Val - (u64Tmp * 10);
   1afb2:	9902      	ldr	r1, [sp, #8]
   1afb4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   1afb6:	4613      	mov	r3, r2
   1afb8:	009b      	lsls	r3, r3, #2
   1afba:	4413      	add	r3, r2
   1afbc:	005b      	lsls	r3, r3, #1
   1afbe:	1acb      	subs	r3, r1, r3
   1afc0:	930b      	str	r3, [sp, #44]	; 0x2c

        tbuf[ix++] = uMod + '0';
   1afc2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   1afc4:	b2da      	uxtb	r2, r3
   1afc6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   1afc8:	1c59      	adds	r1, r3, #1
   1afca:	910f      	str	r1, [sp, #60]	; 0x3c
   1afcc:	3230      	adds	r2, #48	; 0x30
   1afce:	b2d2      	uxtb	r2, r2
   1afd0:	a910      	add	r1, sp, #64	; 0x40
   1afd2:	440b      	add	r3, r1
   1afd4:	f803 2c30 	strb.w	r2, [r3, #-48]
        ui64Val = u64Tmp;
   1afd8:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
   1afdc:	e9cd 3402 	strd	r3, r4, [sp, #8]
    } while ( ui64Val );
   1afe0:	e9dd 3402 	ldrd	r3, r4, [sp, #8]
   1afe4:	4323      	orrs	r3, r4
   1afe6:	d1de      	bne.n	1afa6 <uint64_to_str+0x12>

    //
    // Save the total number of digits
    //
    iNumDig = ix;
   1afe8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   1afea:	930e      	str	r3, [sp, #56]	; 0x38

    //
    // Now, reverse the buffer when saving to the caller's buffer.
    //
    if ( pcBuf )
   1afec:	9b01      	ldr	r3, [sp, #4]
   1afee:	2b00      	cmp	r3, #0
   1aff0:	d010      	beq.n	1b014 <uint64_to_str+0x80>
    {
        while ( ix-- )
   1aff2:	e007      	b.n	1b004 <uint64_to_str+0x70>
        {
            *pcBuf++ = tbuf[ix];
   1aff4:	9b01      	ldr	r3, [sp, #4]
   1aff6:	1c5a      	adds	r2, r3, #1
   1aff8:	9201      	str	r2, [sp, #4]
   1affa:	a904      	add	r1, sp, #16
   1affc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   1affe:	440a      	add	r2, r1
   1b000:	7812      	ldrb	r2, [r2, #0]
   1b002:	701a      	strb	r2, [r3, #0]
        while ( ix-- )
   1b004:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   1b006:	1e5a      	subs	r2, r3, #1
   1b008:	920f      	str	r2, [sp, #60]	; 0x3c
   1b00a:	2b00      	cmp	r3, #0
   1b00c:	d1f2      	bne.n	1aff4 <uint64_to_str+0x60>
        }

        //
        // Terminate the caller's buffer
        //
        *pcBuf = 0x00;
   1b00e:	9b01      	ldr	r3, [sp, #4]
   1b010:	2200      	movs	r2, #0
   1b012:	701a      	strb	r2, [r3, #0]
    }

    return iNumDig;
   1b014:	9b0e      	ldr	r3, [sp, #56]	; 0x38
}
   1b016:	4618      	mov	r0, r3
   1b018:	b010      	add	sp, #64	; 0x40
   1b01a:	bd10      	pop	{r4, pc}

0001b01c <uint64_to_hexstr>:
// written).
//
//*****************************************************************************
static int
uint64_to_hexstr(uint64_t ui64Val, char *pcBuf, bool bLower)
{
   1b01c:	b410      	push	{r4}
   1b01e:	b08d      	sub	sp, #52	; 0x34
   1b020:	e9cd 0102 	strd	r0, r1, [sp, #8]
   1b024:	9201      	str	r2, [sp, #4]
   1b026:	f88d 3003 	strb.w	r3, [sp, #3]
    int iNumDig, ix = 0;
   1b02a:	2300      	movs	r3, #0
   1b02c:	930b      	str	r3, [sp, #44]	; 0x2c
    char cCh, tbuf[20];

    if ( ui64Val == 0 )
   1b02e:	e9dd 3402 	ldrd	r3, r4, [sp, #8]
   1b032:	4323      	orrs	r3, r4
   1b034:	d135      	bne.n	1b0a2 <uint64_to_hexstr+0x86>
    {
        tbuf[ix++] = '0';   // Print a '0'
   1b036:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   1b038:	1c5a      	adds	r2, r3, #1
   1b03a:	920b      	str	r2, [sp, #44]	; 0x2c
   1b03c:	aa0c      	add	r2, sp, #48	; 0x30
   1b03e:	4413      	add	r3, r2
   1b040:	2230      	movs	r2, #48	; 0x30
   1b042:	f803 2c20 	strb.w	r2, [r3, #-32]
    }

    while ( ui64Val )
   1b046:	e02c      	b.n	1b0a2 <uint64_to_hexstr+0x86>
    {
        cCh = ui64Val & 0xf;
   1b048:	f89d 3008 	ldrb.w	r3, [sp, #8]
   1b04c:	f003 030f 	and.w	r3, r3, #15
   1b050:	f88d 302b 	strb.w	r3, [sp, #43]	; 0x2b

        //
        // Alpha character
        //
        if ( cCh > 9 )
   1b054:	f89d 302b 	ldrb.w	r3, [sp, #43]	; 0x2b
   1b058:	2b09      	cmp	r3, #9
   1b05a:	d90b      	bls.n	1b074 <uint64_to_hexstr+0x58>
        {
            cCh += bLower ? 0x27 : 0x7;
   1b05c:	f89d 3003 	ldrb.w	r3, [sp, #3]
   1b060:	2b00      	cmp	r3, #0
   1b062:	d001      	beq.n	1b068 <uint64_to_hexstr+0x4c>
   1b064:	2227      	movs	r2, #39	; 0x27
   1b066:	e000      	b.n	1b06a <uint64_to_hexstr+0x4e>
   1b068:	2207      	movs	r2, #7
   1b06a:	f89d 302b 	ldrb.w	r3, [sp, #43]	; 0x2b
   1b06e:	4413      	add	r3, r2
   1b070:	f88d 302b 	strb.w	r3, [sp, #43]	; 0x2b
        }

        tbuf[ix++] = cCh + '0';
   1b074:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   1b076:	1c5a      	adds	r2, r3, #1
   1b078:	920b      	str	r2, [sp, #44]	; 0x2c
   1b07a:	f89d 202b 	ldrb.w	r2, [sp, #43]	; 0x2b
   1b07e:	3230      	adds	r2, #48	; 0x30
   1b080:	b2d2      	uxtb	r2, r2
   1b082:	a90c      	add	r1, sp, #48	; 0x30
   1b084:	440b      	add	r3, r1
   1b086:	f803 2c20 	strb.w	r2, [r3, #-32]
        ui64Val >>= 4;
   1b08a:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
   1b08e:	f04f 0300 	mov.w	r3, #0
   1b092:	f04f 0400 	mov.w	r4, #0
   1b096:	090b      	lsrs	r3, r1, #4
   1b098:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
   1b09c:	0914      	lsrs	r4, r2, #4
   1b09e:	e9cd 3402 	strd	r3, r4, [sp, #8]
    while ( ui64Val )
   1b0a2:	e9dd 3402 	ldrd	r3, r4, [sp, #8]
   1b0a6:	4323      	orrs	r3, r4
   1b0a8:	d1ce      	bne.n	1b048 <uint64_to_hexstr+0x2c>
    }

    //
    // Save the total number of digits
    //
    iNumDig = ix;
   1b0aa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   1b0ac:	9309      	str	r3, [sp, #36]	; 0x24

    //
    // Now, reverse the buffer when saving to the callers buffer.
    //
    if (pcBuf)
   1b0ae:	9b01      	ldr	r3, [sp, #4]
   1b0b0:	2b00      	cmp	r3, #0
   1b0b2:	d010      	beq.n	1b0d6 <uint64_to_hexstr+0xba>
    {
        while (ix--)
   1b0b4:	e007      	b.n	1b0c6 <uint64_to_hexstr+0xaa>
        {
            *pcBuf++ = tbuf[ix];
   1b0b6:	9b01      	ldr	r3, [sp, #4]
   1b0b8:	1c5a      	adds	r2, r3, #1
   1b0ba:	9201      	str	r2, [sp, #4]
   1b0bc:	a904      	add	r1, sp, #16
   1b0be:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
   1b0c0:	440a      	add	r2, r1
   1b0c2:	7812      	ldrb	r2, [r2, #0]
   1b0c4:	701a      	strb	r2, [r3, #0]
        while (ix--)
   1b0c6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   1b0c8:	1e5a      	subs	r2, r3, #1
   1b0ca:	920b      	str	r2, [sp, #44]	; 0x2c
   1b0cc:	2b00      	cmp	r3, #0
   1b0ce:	d1f2      	bne.n	1b0b6 <uint64_to_hexstr+0x9a>
        }

        //
        // Terminate the caller's buffer
        //
        *pcBuf = 0;
   1b0d0:	9b01      	ldr	r3, [sp, #4]
   1b0d2:	2200      	movs	r2, #0
   1b0d4:	701a      	strb	r2, [r3, #0]
    }

    return iNumDig;
   1b0d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
}
   1b0d8:	4618      	mov	r0, r3
   1b0da:	b00d      	add	sp, #52	; 0x34
   1b0dc:	f85d 4b04 	ldr.w	r4, [sp], #4
   1b0e0:	4770      	bx	lr

0001b0e2 <simple_strlen>:
// Return length of the given string.
//
//*****************************************************************************
static uint32_t
simple_strlen(char *pcBuf)
{
   1b0e2:	b084      	sub	sp, #16
   1b0e4:	9001      	str	r0, [sp, #4]
    uint32_t ui32RetVal = 0;
   1b0e6:	2300      	movs	r3, #0
   1b0e8:	9303      	str	r3, [sp, #12]
    if ( !pcBuf )
   1b0ea:	9b01      	ldr	r3, [sp, #4]
   1b0ec:	2b00      	cmp	r3, #0
   1b0ee:	d104      	bne.n	1b0fa <simple_strlen+0x18>
    {
        return ui32RetVal;
   1b0f0:	9b03      	ldr	r3, [sp, #12]
   1b0f2:	e009      	b.n	1b108 <simple_strlen+0x26>
    }

    while ( *pcBuf++ )
    {
        ui32RetVal++;
   1b0f4:	9b03      	ldr	r3, [sp, #12]
   1b0f6:	3301      	adds	r3, #1
   1b0f8:	9303      	str	r3, [sp, #12]
    while ( *pcBuf++ )
   1b0fa:	9b01      	ldr	r3, [sp, #4]
   1b0fc:	1c5a      	adds	r2, r3, #1
   1b0fe:	9201      	str	r2, [sp, #4]
   1b100:	781b      	ldrb	r3, [r3, #0]
   1b102:	2b00      	cmp	r3, #0
   1b104:	d1f6      	bne.n	1b0f4 <simple_strlen+0x12>
    }
    return ui32RetVal;
   1b106:	9b03      	ldr	r3, [sp, #12]
}
   1b108:	4618      	mov	r0, r3
   1b10a:	b004      	add	sp, #16
   1b10c:	4770      	bx	lr

0001b10e <padbuffer>:
// Pad a string buffer with pad characters.
//
//*****************************************************************************
static int32_t
padbuffer(char *pcBuf, uint8_t cPadChar, int32_t i32NumChars)
{
   1b10e:	b086      	sub	sp, #24
   1b110:	9003      	str	r0, [sp, #12]
   1b112:	460b      	mov	r3, r1
   1b114:	9201      	str	r2, [sp, #4]
   1b116:	f88d 300b 	strb.w	r3, [sp, #11]
    int32_t i32Cnt = 0;
   1b11a:	2300      	movs	r3, #0
   1b11c:	9305      	str	r3, [sp, #20]

    if ( i32NumChars <= 0 )
   1b11e:	9b01      	ldr	r3, [sp, #4]
   1b120:	2b00      	cmp	r3, #0
   1b122:	dc0d      	bgt.n	1b140 <padbuffer+0x32>
    {
        return i32Cnt;
   1b124:	9b05      	ldr	r3, [sp, #20]
   1b126:	e011      	b.n	1b14c <padbuffer+0x3e>
    }

    while ( i32NumChars-- )
    {
        if ( pcBuf )
   1b128:	9b03      	ldr	r3, [sp, #12]
   1b12a:	2b00      	cmp	r3, #0
   1b12c:	d005      	beq.n	1b13a <padbuffer+0x2c>
        {
            *pcBuf++ = cPadChar;
   1b12e:	9b03      	ldr	r3, [sp, #12]
   1b130:	1c5a      	adds	r2, r3, #1
   1b132:	9203      	str	r2, [sp, #12]
   1b134:	f89d 200b 	ldrb.w	r2, [sp, #11]
   1b138:	701a      	strb	r2, [r3, #0]
        }
        i32Cnt++;
   1b13a:	9b05      	ldr	r3, [sp, #20]
   1b13c:	3301      	adds	r3, #1
   1b13e:	9305      	str	r3, [sp, #20]
    while ( i32NumChars-- )
   1b140:	9b01      	ldr	r3, [sp, #4]
   1b142:	1e5a      	subs	r2, r3, #1
   1b144:	9201      	str	r2, [sp, #4]
   1b146:	2b00      	cmp	r3, #0
   1b148:	d1ee      	bne.n	1b128 <padbuffer+0x1a>
    }

    return i32Cnt;
   1b14a:	9b05      	ldr	r3, [sp, #20]
}
   1b14c:	4618      	mov	r0, r3
   1b14e:	b006      	add	sp, #24
   1b150:	4770      	bx	lr
	...

0001b154 <ftoa>:
    int32_t I32;
    float F;
} i32fl_t;

static int ftoa(float fValue, char *pcBuf, int iPrecision)
{
   1b154:	b510      	push	{r4, lr}
   1b156:	b08e      	sub	sp, #56	; 0x38
   1b158:	ed8d 0a03 	vstr	s0, [sp, #12]
   1b15c:	9002      	str	r0, [sp, #8]
   1b15e:	9101      	str	r1, [sp, #4]
    i32fl_t unFloatValue;
    int iExp2, iBufSize;
    int32_t i32Significand, i32IntPart, i32FracPart;
    char *pcBufInitial, *pcBuftmp;

    iBufSize = *(uint32_t*)pcBuf;
   1b160:	9b02      	ldr	r3, [sp, #8]
   1b162:	681b      	ldr	r3, [r3, #0]
   1b164:	9309      	str	r3, [sp, #36]	; 0x24
    if (iBufSize < 4)
   1b166:	9b09      	ldr	r3, [sp, #36]	; 0x24
   1b168:	2b03      	cmp	r3, #3
   1b16a:	dc02      	bgt.n	1b172 <ftoa+0x1e>
    {
        return AM_FTOA_ERR_BUFSIZE;
   1b16c:	f06f 0302 	mvn.w	r3, #2
   1b170:	e0e7      	b.n	1b342 <ftoa+0x1ee>
    }

    if (fValue == 0.0f)
   1b172:	eddd 7a03 	vldr	s15, [sp, #12]
   1b176:	eef5 7a40 	vcmp.f32	s15, #0.0
   1b17a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
   1b17e:	d104      	bne.n	1b18a <ftoa+0x36>
    {
        // "0.0"
        *(uint32_t*)pcBuf = 0x00 << 24 | ('0' << 16) | ('.' << 8) | ('0' << 0);
   1b180:	9b02      	ldr	r3, [sp, #8]
   1b182:	4a71      	ldr	r2, [pc, #452]	; (1b348 <ftoa+0x1f4>)
   1b184:	601a      	str	r2, [r3, #0]
        return 3;
   1b186:	2303      	movs	r3, #3
   1b188:	e0db      	b.n	1b342 <ftoa+0x1ee>
    }

    pcBufInitial = pcBuf;
   1b18a:	9b02      	ldr	r3, [sp, #8]
   1b18c:	9308      	str	r3, [sp, #32]

    unFloatValue.F = fValue;
   1b18e:	9b03      	ldr	r3, [sp, #12]
   1b190:	9304      	str	r3, [sp, #16]

    iExp2 = ((unFloatValue.I32 >> 23) & 0x000000FF) - 127;
   1b192:	9b04      	ldr	r3, [sp, #16]
   1b194:	15db      	asrs	r3, r3, #23
   1b196:	b2db      	uxtb	r3, r3
   1b198:	3b7f      	subs	r3, #127	; 0x7f
   1b19a:	9307      	str	r3, [sp, #28]
    i32Significand = (unFloatValue.I32 & 0x00FFFFFF) | 0x00800000;
   1b19c:	9b04      	ldr	r3, [sp, #16]
   1b19e:	f3c3 0316 	ubfx	r3, r3, #0, #23
   1b1a2:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
   1b1a6:	9306      	str	r3, [sp, #24]
    i32FracPart = 0;
   1b1a8:	2300      	movs	r3, #0
   1b1aa:	930c      	str	r3, [sp, #48]	; 0x30
    i32IntPart = 0;
   1b1ac:	2300      	movs	r3, #0
   1b1ae:	930d      	str	r3, [sp, #52]	; 0x34

    if (iExp2 >= 31)
   1b1b0:	9b07      	ldr	r3, [sp, #28]
   1b1b2:	2b1e      	cmp	r3, #30
   1b1b4:	dd02      	ble.n	1b1bc <ftoa+0x68>
    {
        return AM_FTOA_ERR_VAL_TOO_LARGE;
   1b1b6:	f06f 0301 	mvn.w	r3, #1
   1b1ba:	e0c2      	b.n	1b342 <ftoa+0x1ee>
    }
    else if (iExp2 < -23)
   1b1bc:	9b07      	ldr	r3, [sp, #28]
   1b1be:	f113 0f17 	cmn.w	r3, #23
   1b1c2:	da02      	bge.n	1b1ca <ftoa+0x76>
    {
        return AM_FTOA_ERR_VAL_TOO_SMALL;
   1b1c4:	f04f 33ff 	mov.w	r3, #4294967295
   1b1c8:	e0bb      	b.n	1b342 <ftoa+0x1ee>
    }
    else if (iExp2 >= 23)
   1b1ca:	9b07      	ldr	r3, [sp, #28]
   1b1cc:	2b16      	cmp	r3, #22
   1b1ce:	dd06      	ble.n	1b1de <ftoa+0x8a>
    {
        i32IntPart = i32Significand << (iExp2 - 23);
   1b1d0:	9b07      	ldr	r3, [sp, #28]
   1b1d2:	3b17      	subs	r3, #23
   1b1d4:	9a06      	ldr	r2, [sp, #24]
   1b1d6:	fa02 f303 	lsl.w	r3, r2, r3
   1b1da:	930d      	str	r3, [sp, #52]	; 0x34
   1b1dc:	e01a      	b.n	1b214 <ftoa+0xc0>
    }
    else if (iExp2 >= 0)
   1b1de:	9b07      	ldr	r3, [sp, #28]
   1b1e0:	2b00      	cmp	r3, #0
   1b1e2:	db0f      	blt.n	1b204 <ftoa+0xb0>
    {
        i32IntPart = i32Significand >> (23 - iExp2);
   1b1e4:	9b07      	ldr	r3, [sp, #28]
   1b1e6:	f1c3 0317 	rsb	r3, r3, #23
   1b1ea:	9a06      	ldr	r2, [sp, #24]
   1b1ec:	fa42 f303 	asr.w	r3, r2, r3
   1b1f0:	930d      	str	r3, [sp, #52]	; 0x34
        i32FracPart = (i32Significand << (iExp2 + 1)) & 0x00FFFFFF;
   1b1f2:	9b07      	ldr	r3, [sp, #28]
   1b1f4:	3301      	adds	r3, #1
   1b1f6:	9a06      	ldr	r2, [sp, #24]
   1b1f8:	fa02 f303 	lsl.w	r3, r2, r3
   1b1fc:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
   1b200:	930c      	str	r3, [sp, #48]	; 0x30
   1b202:	e007      	b.n	1b214 <ftoa+0xc0>
    }
    else // if (iExp2 < 0)
    {
        i32FracPart = (i32Significand & 0x00FFFFFF) >> -(iExp2 + 1);
   1b204:	9b06      	ldr	r3, [sp, #24]
   1b206:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
   1b20a:	9b07      	ldr	r3, [sp, #28]
   1b20c:	43db      	mvns	r3, r3
   1b20e:	fa42 f303 	asr.w	r3, r2, r3
   1b212:	930c      	str	r3, [sp, #48]	; 0x30
    }

    if (unFloatValue.I32 < 0)
   1b214:	9b04      	ldr	r3, [sp, #16]
   1b216:	2b00      	cmp	r3, #0
   1b218:	da04      	bge.n	1b224 <ftoa+0xd0>
    {
        *pcBuf++ = '-';
   1b21a:	9b02      	ldr	r3, [sp, #8]
   1b21c:	1c5a      	adds	r2, r3, #1
   1b21e:	9202      	str	r2, [sp, #8]
   1b220:	222d      	movs	r2, #45	; 0x2d
   1b222:	701a      	strb	r2, [r3, #0]
    }

    if (i32IntPart == 0)
   1b224:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   1b226:	2b00      	cmp	r3, #0
   1b228:	d105      	bne.n	1b236 <ftoa+0xe2>
    {
        *pcBuf++ = '0';
   1b22a:	9b02      	ldr	r3, [sp, #8]
   1b22c:	1c5a      	adds	r2, r3, #1
   1b22e:	9202      	str	r2, [sp, #8]
   1b230:	2230      	movs	r2, #48	; 0x30
   1b232:	701a      	strb	r2, [r3, #0]
   1b234:	e021      	b.n	1b27a <ftoa+0x126>
    }
    else
    {
        if (i32IntPart > 0)
   1b236:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   1b238:	2b00      	cmp	r3, #0
   1b23a:	dd08      	ble.n	1b24e <ftoa+0xfa>
        {
            uint64_to_str(i32IntPart, pcBuf);
   1b23c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   1b23e:	ea4f 74e3 	mov.w	r4, r3, asr #31
   1b242:	9a02      	ldr	r2, [sp, #8]
   1b244:	4618      	mov	r0, r3
   1b246:	4621      	mov	r1, r4
   1b248:	f7ff fea4 	bl	1af94 <uint64_to_str>
   1b24c:	e011      	b.n	1b272 <ftoa+0x11e>
        }
        else
        {
            *pcBuf++ = '-';
   1b24e:	9b02      	ldr	r3, [sp, #8]
   1b250:	1c5a      	adds	r2, r3, #1
   1b252:	9202      	str	r2, [sp, #8]
   1b254:	222d      	movs	r2, #45	; 0x2d
   1b256:	701a      	strb	r2, [r3, #0]
            uint64_to_str(-i32IntPart, pcBuf);
   1b258:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   1b25a:	425b      	negs	r3, r3
   1b25c:	ea4f 74e3 	mov.w	r4, r3, asr #31
   1b260:	9a02      	ldr	r2, [sp, #8]
   1b262:	4618      	mov	r0, r3
   1b264:	4621      	mov	r1, r4
   1b266:	f7ff fe95 	bl	1af94 <uint64_to_str>
        }
        while (*pcBuf)    // Get to end of new string
   1b26a:	e002      	b.n	1b272 <ftoa+0x11e>
        {
            pcBuf++;
   1b26c:	9b02      	ldr	r3, [sp, #8]
   1b26e:	3301      	adds	r3, #1
   1b270:	9302      	str	r3, [sp, #8]
        while (*pcBuf)    // Get to end of new string
   1b272:	9b02      	ldr	r3, [sp, #8]
   1b274:	781b      	ldrb	r3, [r3, #0]
   1b276:	2b00      	cmp	r3, #0
   1b278:	d1f8      	bne.n	1b26c <ftoa+0x118>
    }

    //
    // Now, begin the fractional part
    //
    *pcBuf++ = '.';
   1b27a:	9b02      	ldr	r3, [sp, #8]
   1b27c:	1c5a      	adds	r2, r3, #1
   1b27e:	9202      	str	r2, [sp, #8]
   1b280:	222e      	movs	r2, #46	; 0x2e
   1b282:	701a      	strb	r2, [r3, #0]

    if (i32FracPart == 0)
   1b284:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   1b286:	2b00      	cmp	r3, #0
   1b288:	d105      	bne.n	1b296 <ftoa+0x142>
    {
        *pcBuf++ = '0';
   1b28a:	9b02      	ldr	r3, [sp, #8]
   1b28c:	1c5a      	adds	r2, r3, #1
   1b28e:	9202      	str	r2, [sp, #8]
   1b290:	2230      	movs	r2, #48	; 0x30
   1b292:	701a      	strb	r2, [r3, #0]
   1b294:	e04f      	b.n	1b336 <ftoa+0x1e2>
    }
    else
    {
        int jx, iMax;

        iMax = iBufSize - (pcBuf - pcBufInitial) - 1;
   1b296:	9a02      	ldr	r2, [sp, #8]
   1b298:	9b08      	ldr	r3, [sp, #32]
   1b29a:	1ad3      	subs	r3, r2, r3
   1b29c:	9a09      	ldr	r2, [sp, #36]	; 0x24
   1b29e:	1ad3      	subs	r3, r2, r3
   1b2a0:	3b01      	subs	r3, #1
   1b2a2:	9305      	str	r3, [sp, #20]
        iMax = (iMax > iPrecision) ? iPrecision : iMax;
   1b2a4:	9a05      	ldr	r2, [sp, #20]
   1b2a6:	9b01      	ldr	r3, [sp, #4]
   1b2a8:	4293      	cmp	r3, r2
   1b2aa:	bfa8      	it	ge
   1b2ac:	4613      	movge	r3, r2
   1b2ae:	9305      	str	r3, [sp, #20]

        for (jx = 0; jx < iMax; jx++)
   1b2b0:	2300      	movs	r3, #0
   1b2b2:	930a      	str	r3, [sp, #40]	; 0x28
   1b2b4:	e015      	b.n	1b2e2 <ftoa+0x18e>
        {
            i32FracPart *= 10;
   1b2b6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   1b2b8:	4613      	mov	r3, r2
   1b2ba:	009b      	lsls	r3, r3, #2
   1b2bc:	4413      	add	r3, r2
   1b2be:	005b      	lsls	r3, r3, #1
   1b2c0:	930c      	str	r3, [sp, #48]	; 0x30
            *pcBuf++ = (i32FracPart >> 24) + '0';
   1b2c2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   1b2c4:	161b      	asrs	r3, r3, #24
   1b2c6:	b2da      	uxtb	r2, r3
   1b2c8:	9b02      	ldr	r3, [sp, #8]
   1b2ca:	1c59      	adds	r1, r3, #1
   1b2cc:	9102      	str	r1, [sp, #8]
   1b2ce:	3230      	adds	r2, #48	; 0x30
   1b2d0:	b2d2      	uxtb	r2, r2
   1b2d2:	701a      	strb	r2, [r3, #0]
            i32FracPart &= 0x00FFFFFF;
   1b2d4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   1b2d6:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
   1b2da:	930c      	str	r3, [sp, #48]	; 0x30
        for (jx = 0; jx < iMax; jx++)
   1b2dc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   1b2de:	3301      	adds	r3, #1
   1b2e0:	930a      	str	r3, [sp, #40]	; 0x28
   1b2e2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   1b2e4:	9b05      	ldr	r3, [sp, #20]
   1b2e6:	429a      	cmp	r2, r3
   1b2e8:	dbe5      	blt.n	1b2b6 <ftoa+0x162>
        // 1.996        4                   1.9960
        //
        // To determine whether to round up, we'll look at what the next
        // decimal value would have been.
        //
        if ( ((i32FracPart * 10) >> 24) >= 5 )
   1b2ea:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   1b2ec:	4613      	mov	r3, r2
   1b2ee:	009b      	lsls	r3, r3, #2
   1b2f0:	4413      	add	r3, r2
   1b2f2:	005b      	lsls	r3, r3, #1
   1b2f4:	161b      	asrs	r3, r3, #24
   1b2f6:	2b04      	cmp	r3, #4
   1b2f8:	dd1d      	ble.n	1b336 <ftoa+0x1e2>
        {
            //
            // Yes, we need to round up.
            // Go back through the string and make adjustments as necessary.
            //
            pcBuftmp = pcBuf - 1;
   1b2fa:	9b02      	ldr	r3, [sp, #8]
   1b2fc:	3b01      	subs	r3, #1
   1b2fe:	930b      	str	r3, [sp, #44]	; 0x2c
            while ( pcBuftmp >= pcBufInitial )
   1b300:	e015      	b.n	1b32e <ftoa+0x1da>
            {
                if ( *pcBuftmp == '.' )
   1b302:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   1b304:	781b      	ldrb	r3, [r3, #0]
   1b306:	2b2e      	cmp	r3, #46	; 0x2e
   1b308:	d00e      	beq.n	1b328 <ftoa+0x1d4>
                {
                }
                else if ( *pcBuftmp == '9' )
   1b30a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   1b30c:	781b      	ldrb	r3, [r3, #0]
   1b30e:	2b39      	cmp	r3, #57	; 0x39
   1b310:	d103      	bne.n	1b31a <ftoa+0x1c6>
                {
                    *pcBuftmp = '0';
   1b312:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   1b314:	2230      	movs	r2, #48	; 0x30
   1b316:	701a      	strb	r2, [r3, #0]
   1b318:	e006      	b.n	1b328 <ftoa+0x1d4>
                }
                else
                {
                    *pcBuftmp += 1;
   1b31a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   1b31c:	781b      	ldrb	r3, [r3, #0]
   1b31e:	3301      	adds	r3, #1
   1b320:	b2da      	uxtb	r2, r3
   1b322:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   1b324:	701a      	strb	r2, [r3, #0]
                    break;
   1b326:	e006      	b.n	1b336 <ftoa+0x1e2>
                }
                pcBuftmp--;
   1b328:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   1b32a:	3b01      	subs	r3, #1
   1b32c:	930b      	str	r3, [sp, #44]	; 0x2c
            while ( pcBuftmp >= pcBufInitial )
   1b32e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
   1b330:	9b08      	ldr	r3, [sp, #32]
   1b332:	429a      	cmp	r2, r3
   1b334:	d2e5      	bcs.n	1b302 <ftoa+0x1ae>
    }

    //
    // Terminate the string and we're done
    //
    *pcBuf = 0x00;
   1b336:	9b02      	ldr	r3, [sp, #8]
   1b338:	2200      	movs	r2, #0
   1b33a:	701a      	strb	r2, [r3, #0]

    return (pcBuf - pcBufInitial);
   1b33c:	9a02      	ldr	r2, [sp, #8]
   1b33e:	9b08      	ldr	r3, [sp, #32]
   1b340:	1ad3      	subs	r3, r2, r3
} // ftoa()
   1b342:	4618      	mov	r0, r3
   1b344:	b00e      	add	sp, #56	; 0x38
   1b346:	bd10      	pop	{r4, pc}
   1b348:	00302e30 	.word	0x00302e30

0001b34c <am_util_stdio_vsprintf>:
//! @return uint32_t representing the number of characters printed.
//
//******************************************************************************
uint32_t
am_util_stdio_vsprintf(char *pcBuf, const char *pcFmt, va_list pArgs)
{
   1b34c:	b510      	push	{r4, lr}
   1b34e:	b096      	sub	sp, #88	; 0x58
   1b350:	9003      	str	r0, [sp, #12]
   1b352:	9102      	str	r1, [sp, #8]
   1b354:	9201      	str	r2, [sp, #4]
    char *pcStr;
    uint64_t ui64Val;
    int64_t i64Val;
    uint32_t ui32NumChars, ui32CharCnt = 0;
   1b356:	2300      	movs	r3, #0
   1b358:	9311      	str	r3, [sp, #68]	; 0x44
    int iWidth, iVal, iPrecision;
    uint8_t ui8CharSpecifier, ui8PadChar;
    bool bLower, bLongLong, bNeg;
    uint32_t ui32strlen = 0;
   1b35a:	2300      	movs	r3, #0
   1b35c:	930b      	str	r3, [sp, #44]	; 0x2c

    while ( *pcFmt != 0x0 )
   1b35e:	e2e6      	b.n	1b92e <am_util_stdio_vsprintf+0x5e2>
    {
        iPrecision = 6;             // printf() default precision for %f is 6
   1b360:	2306      	movs	r3, #6
   1b362:	930e      	str	r3, [sp, #56]	; 0x38

        if ( *pcFmt != '%' )
   1b364:	9b02      	ldr	r3, [sp, #8]
   1b366:	781b      	ldrb	r3, [r3, #0]
   1b368:	2b25      	cmp	r3, #37	; 0x25
   1b36a:	d01f      	beq.n	1b3ac <am_util_stdio_vsprintf+0x60>
        {
            //
            // Accumulate the string portion of the format specification.
            //
            if ( pcBuf )
   1b36c:	9b03      	ldr	r3, [sp, #12]
   1b36e:	2b00      	cmp	r3, #0
   1b370:	d015      	beq.n	1b39e <am_util_stdio_vsprintf+0x52>
            {
                // If '\n', convert to '\r\n'
                if ( *pcFmt == '\n'  &&  g_bTxtXlate )
   1b372:	9b02      	ldr	r3, [sp, #8]
   1b374:	781b      	ldrb	r3, [r3, #0]
   1b376:	2b0a      	cmp	r3, #10
   1b378:	d10b      	bne.n	1b392 <am_util_stdio_vsprintf+0x46>
   1b37a:	4bb1      	ldr	r3, [pc, #708]	; (1b640 <am_util_stdio_vsprintf+0x2f4>)
   1b37c:	781b      	ldrb	r3, [r3, #0]
   1b37e:	2b00      	cmp	r3, #0
   1b380:	d007      	beq.n	1b392 <am_util_stdio_vsprintf+0x46>
                {
                    *pcBuf++ = '\r';
   1b382:	9b03      	ldr	r3, [sp, #12]
   1b384:	1c5a      	adds	r2, r3, #1
   1b386:	9203      	str	r2, [sp, #12]
   1b388:	220d      	movs	r2, #13
   1b38a:	701a      	strb	r2, [r3, #0]
                    ++ui32CharCnt;
   1b38c:	9b11      	ldr	r3, [sp, #68]	; 0x44
   1b38e:	3301      	adds	r3, #1
   1b390:	9311      	str	r3, [sp, #68]	; 0x44
                }
                *pcBuf++ = *pcFmt;
   1b392:	9b03      	ldr	r3, [sp, #12]
   1b394:	1c5a      	adds	r2, r3, #1
   1b396:	9203      	str	r2, [sp, #12]
   1b398:	9a02      	ldr	r2, [sp, #8]
   1b39a:	7812      	ldrb	r2, [r2, #0]
   1b39c:	701a      	strb	r2, [r3, #0]
            }

            ++pcFmt;
   1b39e:	9b02      	ldr	r3, [sp, #8]
   1b3a0:	3301      	adds	r3, #1
   1b3a2:	9302      	str	r3, [sp, #8]
            ++ui32CharCnt;
   1b3a4:	9b11      	ldr	r3, [sp, #68]	; 0x44
   1b3a6:	3301      	adds	r3, #1
   1b3a8:	9311      	str	r3, [sp, #68]	; 0x44
            continue;
   1b3aa:	e2c0      	b.n	1b92e <am_util_stdio_vsprintf+0x5e2>
        }

        //
        // Handle the specifier.
        //
        ++pcFmt;
   1b3ac:	9b02      	ldr	r3, [sp, #8]
   1b3ae:	3301      	adds	r3, #1
   1b3b0:	9302      	str	r3, [sp, #8]
        bLower = bLongLong = false;
   1b3b2:	2300      	movs	r3, #0
   1b3b4:	f88d 3035 	strb.w	r3, [sp, #53]	; 0x35
   1b3b8:	f89d 3035 	ldrb.w	r3, [sp, #53]	; 0x35
   1b3bc:	f88d 3036 	strb.w	r3, [sp, #54]	; 0x36

        //
        // Default to space as ui8PadChar
        //
        ui8PadChar = ' ';
   1b3c0:	2320      	movs	r3, #32
   1b3c2:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37

        if ( *pcFmt == '0' )
   1b3c6:	9b02      	ldr	r3, [sp, #8]
   1b3c8:	781b      	ldrb	r3, [r3, #0]
   1b3ca:	2b30      	cmp	r3, #48	; 0x30
   1b3cc:	d105      	bne.n	1b3da <am_util_stdio_vsprintf+0x8e>
        {
            ui8PadChar = '0';
   1b3ce:	2330      	movs	r3, #48	; 0x30
   1b3d0:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
            ++pcFmt;
   1b3d4:	9b02      	ldr	r3, [sp, #8]
   1b3d6:	3301      	adds	r3, #1
   1b3d8:	9302      	str	r3, [sp, #8]
        }

        //
        // Width specifier
        //
        iWidth = decstr_to_int(pcFmt, &ui32NumChars);
   1b3da:	ab05      	add	r3, sp, #20
   1b3dc:	4619      	mov	r1, r3
   1b3de:	9802      	ldr	r0, [sp, #8]
   1b3e0:	f7ff fd94 	bl	1af0c <decstr_to_int>
   1b3e4:	4603      	mov	r3, r0
   1b3e6:	9310      	str	r3, [sp, #64]	; 0x40
        pcFmt += ui32NumChars;
   1b3e8:	9b05      	ldr	r3, [sp, #20]
   1b3ea:	9a02      	ldr	r2, [sp, #8]
   1b3ec:	4413      	add	r3, r2
   1b3ee:	9302      	str	r3, [sp, #8]

        //
        // For now, only support a negative width specifier for %s
        //
        if ( ( *pcFmt != 's' )  &&  ( iWidth < 0 ) )
   1b3f0:	9b02      	ldr	r3, [sp, #8]
   1b3f2:	781b      	ldrb	r3, [r3, #0]
   1b3f4:	2b73      	cmp	r3, #115	; 0x73
   1b3f6:	d005      	beq.n	1b404 <am_util_stdio_vsprintf+0xb8>
   1b3f8:	9b10      	ldr	r3, [sp, #64]	; 0x40
   1b3fa:	2b00      	cmp	r3, #0
   1b3fc:	da02      	bge.n	1b404 <am_util_stdio_vsprintf+0xb8>
        {
            iWidth = -iWidth;
   1b3fe:	9b10      	ldr	r3, [sp, #64]	; 0x40
   1b400:	425b      	negs	r3, r3
   1b402:	9310      	str	r3, [sp, #64]	; 0x40
        }

        //
        // Check for precision specifier
        //
        if (*pcFmt == '.')
   1b404:	9b02      	ldr	r3, [sp, #8]
   1b406:	781b      	ldrb	r3, [r3, #0]
   1b408:	2b2e      	cmp	r3, #46	; 0x2e
   1b40a:	d10d      	bne.n	1b428 <am_util_stdio_vsprintf+0xdc>
        {
            ++pcFmt;
   1b40c:	9b02      	ldr	r3, [sp, #8]
   1b40e:	3301      	adds	r3, #1
   1b410:	9302      	str	r3, [sp, #8]
            iPrecision = decstr_to_int(pcFmt, &ui32NumChars);
   1b412:	ab05      	add	r3, sp, #20
   1b414:	4619      	mov	r1, r3
   1b416:	9802      	ldr	r0, [sp, #8]
   1b418:	f7ff fd78 	bl	1af0c <decstr_to_int>
   1b41c:	4603      	mov	r3, r0
   1b41e:	930e      	str	r3, [sp, #56]	; 0x38
            pcFmt += ui32NumChars;
   1b420:	9b05      	ldr	r3, [sp, #20]
   1b422:	9a02      	ldr	r2, [sp, #8]
   1b424:	4413      	add	r3, r2
   1b426:	9302      	str	r3, [sp, #8]
        // 'll', which must be a modifier for either 'd', 'i', 'u', 'x', or 'X'
        // (or even 'o', which is not currently supported). Other sub-specifiers
        // like 'hh','h', etc. are not currently handled.
        // Note - 'l' is used in Coremark, a primary reason it's supported here.
        //
        if ( *pcFmt == 'l' )
   1b428:	9b02      	ldr	r3, [sp, #8]
   1b42a:	781b      	ldrb	r3, [r3, #0]
   1b42c:	2b6c      	cmp	r3, #108	; 0x6c
   1b42e:	d10c      	bne.n	1b44a <am_util_stdio_vsprintf+0xfe>
        {
            pcFmt++;
   1b430:	9b02      	ldr	r3, [sp, #8]
   1b432:	3301      	adds	r3, #1
   1b434:	9302      	str	r3, [sp, #8]
            if ( *pcFmt == 'l' )    // "ll" (long long)
   1b436:	9b02      	ldr	r3, [sp, #8]
   1b438:	781b      	ldrb	r3, [r3, #0]
   1b43a:	2b6c      	cmp	r3, #108	; 0x6c
   1b43c:	d105      	bne.n	1b44a <am_util_stdio_vsprintf+0xfe>
            {
                pcFmt++;
   1b43e:	9b02      	ldr	r3, [sp, #8]
   1b440:	3301      	adds	r3, #1
   1b442:	9302      	str	r3, [sp, #8]
                bLongLong = true;
   1b444:	2301      	movs	r3, #1
   1b446:	f88d 3035 	strb.w	r3, [sp, #53]	; 0x35
            }
        }

        switch ( *pcFmt )
   1b44a:	9b02      	ldr	r3, [sp, #8]
   1b44c:	781b      	ldrb	r3, [r3, #0]
   1b44e:	3b46      	subs	r3, #70	; 0x46
   1b450:	2b32      	cmp	r3, #50	; 0x32
   1b452:	f200 8259 	bhi.w	1b908 <am_util_stdio_vsprintf+0x5bc>
   1b456:	a201      	add	r2, pc, #4	; (adr r2, 1b45c <am_util_stdio_vsprintf+0x110>)
   1b458:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   1b45c:	0001b88f 	.word	0x0001b88f
   1b460:	0001b909 	.word	0x0001b909
   1b464:	0001b909 	.word	0x0001b909
   1b468:	0001b909 	.word	0x0001b909
   1b46c:	0001b909 	.word	0x0001b909
   1b470:	0001b909 	.word	0x0001b909
   1b474:	0001b909 	.word	0x0001b909
   1b478:	0001b909 	.word	0x0001b909
   1b47c:	0001b909 	.word	0x0001b909
   1b480:	0001b909 	.word	0x0001b909
   1b484:	0001b909 	.word	0x0001b909
   1b488:	0001b909 	.word	0x0001b909
   1b48c:	0001b909 	.word	0x0001b909
   1b490:	0001b909 	.word	0x0001b909
   1b494:	0001b909 	.word	0x0001b909
   1b498:	0001b909 	.word	0x0001b909
   1b49c:	0001b909 	.word	0x0001b909
   1b4a0:	0001b909 	.word	0x0001b909
   1b4a4:	0001b623 	.word	0x0001b623
   1b4a8:	0001b909 	.word	0x0001b909
   1b4ac:	0001b909 	.word	0x0001b909
   1b4b0:	0001b909 	.word	0x0001b909
   1b4b4:	0001b909 	.word	0x0001b909
   1b4b8:	0001b909 	.word	0x0001b909
   1b4bc:	0001b909 	.word	0x0001b909
   1b4c0:	0001b909 	.word	0x0001b909
   1b4c4:	0001b909 	.word	0x0001b909
   1b4c8:	0001b909 	.word	0x0001b909
   1b4cc:	0001b909 	.word	0x0001b909
   1b4d0:	0001b529 	.word	0x0001b529
   1b4d4:	0001b755 	.word	0x0001b755
   1b4d8:	0001b909 	.word	0x0001b909
   1b4dc:	0001b88f 	.word	0x0001b88f
   1b4e0:	0001b909 	.word	0x0001b909
   1b4e4:	0001b909 	.word	0x0001b909
   1b4e8:	0001b755 	.word	0x0001b755
   1b4ec:	0001b909 	.word	0x0001b909
   1b4f0:	0001b909 	.word	0x0001b909
   1b4f4:	0001b909 	.word	0x0001b909
   1b4f8:	0001b909 	.word	0x0001b909
   1b4fc:	0001b909 	.word	0x0001b909
   1b500:	0001b909 	.word	0x0001b909
   1b504:	0001b909 	.word	0x0001b909
   1b508:	0001b909 	.word	0x0001b909
   1b50c:	0001b909 	.word	0x0001b909
   1b510:	0001b54f 	.word	0x0001b54f
   1b514:	0001b909 	.word	0x0001b909
   1b518:	0001b6c1 	.word	0x0001b6c1
   1b51c:	0001b909 	.word	0x0001b909
   1b520:	0001b909 	.word	0x0001b909
   1b524:	0001b61d 	.word	0x0001b61d
        {
            case 'c':
                ui8CharSpecifier = va_arg(pArgs, uint32_t);
   1b528:	9b01      	ldr	r3, [sp, #4]
   1b52a:	1d1a      	adds	r2, r3, #4
   1b52c:	9201      	str	r2, [sp, #4]
   1b52e:	681b      	ldr	r3, [r3, #0]
   1b530:	f88d 301f 	strb.w	r3, [sp, #31]

                if ( pcBuf )
   1b534:	9b03      	ldr	r3, [sp, #12]
   1b536:	2b00      	cmp	r3, #0
   1b538:	d005      	beq.n	1b546 <am_util_stdio_vsprintf+0x1fa>
                {
                    *pcBuf++ = ui8CharSpecifier;
   1b53a:	9b03      	ldr	r3, [sp, #12]
   1b53c:	1c5a      	adds	r2, r3, #1
   1b53e:	9203      	str	r2, [sp, #12]
   1b540:	f89d 201f 	ldrb.w	r2, [sp, #31]
   1b544:	701a      	strb	r2, [r3, #0]
                }

                ++ui32CharCnt;
   1b546:	9b11      	ldr	r3, [sp, #68]	; 0x44
   1b548:	3301      	adds	r3, #1
   1b54a:	9311      	str	r3, [sp, #68]	; 0x44
                break;
   1b54c:	e1ec      	b.n	1b928 <am_util_stdio_vsprintf+0x5dc>

            case 's':
                pcStr = va_arg(pArgs, char *);
   1b54e:	9b01      	ldr	r3, [sp, #4]
   1b550:	1d1a      	adds	r2, r3, #4
   1b552:	9201      	str	r2, [sp, #4]
   1b554:	681b      	ldr	r3, [r3, #0]
   1b556:	9315      	str	r3, [sp, #84]	; 0x54
                //
                // For %s, we support the width specifier. If iWidth is negative
                // the string is left-aligned (padding on the right).  Otherwise
                // the string is padded at the beginning with spaces.
                //
                ui32strlen = simple_strlen(pcStr);
   1b558:	9815      	ldr	r0, [sp, #84]	; 0x54
   1b55a:	f7ff fdc2 	bl	1b0e2 <simple_strlen>
   1b55e:	900b      	str	r0, [sp, #44]	; 0x2c
                if ( iWidth > 0 )
   1b560:	9b10      	ldr	r3, [sp, #64]	; 0x40
   1b562:	2b00      	cmp	r3, #0
   1b564:	dd2e      	ble.n	1b5c4 <am_util_stdio_vsprintf+0x278>
                {
                    // Pad the beginning of the string (right-aligned).
                    if ( ui32strlen < iWidth )
   1b566:	9b10      	ldr	r3, [sp, #64]	; 0x40
   1b568:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
   1b56a:	429a      	cmp	r2, r3
   1b56c:	d22a      	bcs.n	1b5c4 <am_util_stdio_vsprintf+0x278>
                    {
                        // String needs some padding.
                        iWidth -= ui32strlen;
   1b56e:	9a10      	ldr	r2, [sp, #64]	; 0x40
   1b570:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   1b572:	1ad3      	subs	r3, r2, r3
   1b574:	9310      	str	r3, [sp, #64]	; 0x40
                        iWidth = padbuffer(pcBuf, ui8PadChar, iWidth);
   1b576:	f89d 3037 	ldrb.w	r3, [sp, #55]	; 0x37
   1b57a:	9a10      	ldr	r2, [sp, #64]	; 0x40
   1b57c:	4619      	mov	r1, r3
   1b57e:	9803      	ldr	r0, [sp, #12]
   1b580:	f7ff fdc5 	bl	1b10e <padbuffer>
   1b584:	9010      	str	r0, [sp, #64]	; 0x40
                        pcBuf += pcBuf ? iWidth : 0;
   1b586:	9b03      	ldr	r3, [sp, #12]
   1b588:	2b00      	cmp	r3, #0
   1b58a:	d001      	beq.n	1b590 <am_util_stdio_vsprintf+0x244>
   1b58c:	9b10      	ldr	r3, [sp, #64]	; 0x40
   1b58e:	e000      	b.n	1b592 <am_util_stdio_vsprintf+0x246>
   1b590:	2300      	movs	r3, #0
   1b592:	9a03      	ldr	r2, [sp, #12]
   1b594:	4413      	add	r3, r2
   1b596:	9303      	str	r3, [sp, #12]
                        ui32CharCnt += iWidth;
   1b598:	9b10      	ldr	r3, [sp, #64]	; 0x40
   1b59a:	9a11      	ldr	r2, [sp, #68]	; 0x44
   1b59c:	4413      	add	r3, r2
   1b59e:	9311      	str	r3, [sp, #68]	; 0x44
                        iWidth = 0;
   1b5a0:	2300      	movs	r3, #0
   1b5a2:	9310      	str	r3, [sp, #64]	; 0x40
                    }
                }

                while (*pcStr != 0x0)
   1b5a4:	e00e      	b.n	1b5c4 <am_util_stdio_vsprintf+0x278>
                {
                    if ( pcBuf )
   1b5a6:	9b03      	ldr	r3, [sp, #12]
   1b5a8:	2b00      	cmp	r3, #0
   1b5aa:	d005      	beq.n	1b5b8 <am_util_stdio_vsprintf+0x26c>
                    {
                        *pcBuf++ = *pcStr;
   1b5ac:	9b03      	ldr	r3, [sp, #12]
   1b5ae:	1c5a      	adds	r2, r3, #1
   1b5b0:	9203      	str	r2, [sp, #12]
   1b5b2:	9a15      	ldr	r2, [sp, #84]	; 0x54
   1b5b4:	7812      	ldrb	r2, [r2, #0]
   1b5b6:	701a      	strb	r2, [r3, #0]
                    }

                    ++pcStr;
   1b5b8:	9b15      	ldr	r3, [sp, #84]	; 0x54
   1b5ba:	3301      	adds	r3, #1
   1b5bc:	9315      	str	r3, [sp, #84]	; 0x54
                    ++ui32CharCnt;
   1b5be:	9b11      	ldr	r3, [sp, #68]	; 0x44
   1b5c0:	3301      	adds	r3, #1
   1b5c2:	9311      	str	r3, [sp, #68]	; 0x44
                while (*pcStr != 0x0)
   1b5c4:	9b15      	ldr	r3, [sp, #84]	; 0x54
   1b5c6:	781b      	ldrb	r3, [r3, #0]
   1b5c8:	2b00      	cmp	r3, #0
   1b5ca:	d1ec      	bne.n	1b5a6 <am_util_stdio_vsprintf+0x25a>
                }

                if ( iWidth )
   1b5cc:	9b10      	ldr	r3, [sp, #64]	; 0x40
   1b5ce:	2b00      	cmp	r3, #0
   1b5d0:	f000 81a7 	beq.w	1b922 <am_util_stdio_vsprintf+0x5d6>
                {
                    iWidth = -iWidth;
   1b5d4:	9b10      	ldr	r3, [sp, #64]	; 0x40
   1b5d6:	425b      	negs	r3, r3
   1b5d8:	9310      	str	r3, [sp, #64]	; 0x40

                    // Pad the end of the string (left-aligned).
                    if ( ui32strlen < iWidth )
   1b5da:	9b10      	ldr	r3, [sp, #64]	; 0x40
   1b5dc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
   1b5de:	429a      	cmp	r2, r3
   1b5e0:	f080 819f 	bcs.w	1b922 <am_util_stdio_vsprintf+0x5d6>
                    {
                        // String needs some padding.
                        iWidth -= ui32strlen;
   1b5e4:	9a10      	ldr	r2, [sp, #64]	; 0x40
   1b5e6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   1b5e8:	1ad3      	subs	r3, r2, r3
   1b5ea:	9310      	str	r3, [sp, #64]	; 0x40
                        iWidth = padbuffer(pcBuf, ui8PadChar, iWidth);
   1b5ec:	f89d 3037 	ldrb.w	r3, [sp, #55]	; 0x37
   1b5f0:	9a10      	ldr	r2, [sp, #64]	; 0x40
   1b5f2:	4619      	mov	r1, r3
   1b5f4:	9803      	ldr	r0, [sp, #12]
   1b5f6:	f7ff fd8a 	bl	1b10e <padbuffer>
   1b5fa:	9010      	str	r0, [sp, #64]	; 0x40
                        pcBuf += pcBuf ? iWidth : 0;
   1b5fc:	9b03      	ldr	r3, [sp, #12]
   1b5fe:	2b00      	cmp	r3, #0
   1b600:	d001      	beq.n	1b606 <am_util_stdio_vsprintf+0x2ba>
   1b602:	9b10      	ldr	r3, [sp, #64]	; 0x40
   1b604:	e000      	b.n	1b608 <am_util_stdio_vsprintf+0x2bc>
   1b606:	2300      	movs	r3, #0
   1b608:	9a03      	ldr	r2, [sp, #12]
   1b60a:	4413      	add	r3, r2
   1b60c:	9303      	str	r3, [sp, #12]
                        ui32CharCnt += iWidth;
   1b60e:	9b10      	ldr	r3, [sp, #64]	; 0x40
   1b610:	9a11      	ldr	r2, [sp, #68]	; 0x44
   1b612:	4413      	add	r3, r2
   1b614:	9311      	str	r3, [sp, #68]	; 0x44
                        iWidth = 0;
   1b616:	2300      	movs	r3, #0
   1b618:	9310      	str	r3, [sp, #64]	; 0x40
                    }
                }
                break;
   1b61a:	e182      	b.n	1b922 <am_util_stdio_vsprintf+0x5d6>

            case 'x':
                bLower = true;
   1b61c:	2301      	movs	r3, #1
   1b61e:	f88d 3036 	strb.w	r3, [sp, #54]	; 0x36
            case 'X':
                ui64Val = bLongLong ? va_arg(pArgs, uint64_t) :
   1b622:	f89d 3035 	ldrb.w	r3, [sp, #53]	; 0x35
   1b626:	2b00      	cmp	r3, #0
   1b628:	d00c      	beq.n	1b644 <am_util_stdio_vsprintf+0x2f8>
   1b62a:	9b01      	ldr	r3, [sp, #4]
   1b62c:	3307      	adds	r3, #7
   1b62e:	f023 0307 	bic.w	r3, r3, #7
   1b632:	f103 0208 	add.w	r2, r3, #8
   1b636:	9201      	str	r2, [sp, #4]
   1b638:	e9d3 3400 	ldrd	r3, r4, [r3]
   1b63c:	e008      	b.n	1b650 <am_util_stdio_vsprintf+0x304>
   1b63e:	bf00      	nop
   1b640:	10030220 	.word	0x10030220
                                      va_arg(pArgs, uint32_t);
   1b644:	9b01      	ldr	r3, [sp, #4]
   1b646:	1d1a      	adds	r2, r3, #4
   1b648:	9201      	str	r2, [sp, #4]
   1b64a:	681b      	ldr	r3, [r3, #0]
                ui64Val = bLongLong ? va_arg(pArgs, uint64_t) :
   1b64c:	f04f 0400 	mov.w	r4, #0
   1b650:	e9cd 3412 	strd	r3, r4, [sp, #72]	; 0x48

                if ( iWidth )
   1b654:	9b10      	ldr	r3, [sp, #64]	; 0x40
   1b656:	2b00      	cmp	r3, #0
   1b658:	d01e      	beq.n	1b698 <am_util_stdio_vsprintf+0x34c>
                {
                    //
                    // Compute # of leading chars
                    //
                    iWidth -= ndigits_in_hex(ui64Val);
   1b65a:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
   1b65e:	f7ff fc2e 	bl	1aebe <ndigits_in_hex>
   1b662:	4602      	mov	r2, r0
   1b664:	9b10      	ldr	r3, [sp, #64]	; 0x40
   1b666:	1a9b      	subs	r3, r3, r2
   1b668:	9310      	str	r3, [sp, #64]	; 0x40

                    iWidth = padbuffer(pcBuf, ui8PadChar, iWidth);
   1b66a:	f89d 3037 	ldrb.w	r3, [sp, #55]	; 0x37
   1b66e:	9a10      	ldr	r2, [sp, #64]	; 0x40
   1b670:	4619      	mov	r1, r3
   1b672:	9803      	ldr	r0, [sp, #12]
   1b674:	f7ff fd4b 	bl	1b10e <padbuffer>
   1b678:	9010      	str	r0, [sp, #64]	; 0x40
                    pcBuf += pcBuf ? iWidth : 0;
   1b67a:	9b03      	ldr	r3, [sp, #12]
   1b67c:	2b00      	cmp	r3, #0
   1b67e:	d001      	beq.n	1b684 <am_util_stdio_vsprintf+0x338>
   1b680:	9b10      	ldr	r3, [sp, #64]	; 0x40
   1b682:	e000      	b.n	1b686 <am_util_stdio_vsprintf+0x33a>
   1b684:	2300      	movs	r3, #0
   1b686:	9a03      	ldr	r2, [sp, #12]
   1b688:	4413      	add	r3, r2
   1b68a:	9303      	str	r3, [sp, #12]
                    ui32CharCnt += iWidth;
   1b68c:	9b10      	ldr	r3, [sp, #64]	; 0x40
   1b68e:	9a11      	ldr	r2, [sp, #68]	; 0x44
   1b690:	4413      	add	r3, r2
   1b692:	9311      	str	r3, [sp, #68]	; 0x44
                    iWidth = 0;
   1b694:	2300      	movs	r3, #0
   1b696:	9310      	str	r3, [sp, #64]	; 0x40
                }

                iVal = uint64_to_hexstr(ui64Val, pcBuf, bLower);
   1b698:	f89d 3036 	ldrb.w	r3, [sp, #54]	; 0x36
   1b69c:	9a03      	ldr	r2, [sp, #12]
   1b69e:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
   1b6a2:	f7ff fcbb 	bl	1b01c <uint64_to_hexstr>
   1b6a6:	900f      	str	r0, [sp, #60]	; 0x3c

                if ( pcBuf )
   1b6a8:	9b03      	ldr	r3, [sp, #12]
   1b6aa:	2b00      	cmp	r3, #0
   1b6ac:	d003      	beq.n	1b6b6 <am_util_stdio_vsprintf+0x36a>
                {
                    pcBuf += iVal;
   1b6ae:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   1b6b0:	9a03      	ldr	r2, [sp, #12]
   1b6b2:	4413      	add	r3, r2
   1b6b4:	9303      	str	r3, [sp, #12]
                }

                ui32CharCnt += iVal;
   1b6b6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   1b6b8:	9a11      	ldr	r2, [sp, #68]	; 0x44
   1b6ba:	4413      	add	r3, r2
   1b6bc:	9311      	str	r3, [sp, #68]	; 0x44
                break;
   1b6be:	e133      	b.n	1b928 <am_util_stdio_vsprintf+0x5dc>

            case 'u':
                ui64Val = bLongLong ? va_arg(pArgs, uint64_t) :
   1b6c0:	f89d 3035 	ldrb.w	r3, [sp, #53]	; 0x35
   1b6c4:	2b00      	cmp	r3, #0
   1b6c6:	d009      	beq.n	1b6dc <am_util_stdio_vsprintf+0x390>
   1b6c8:	9b01      	ldr	r3, [sp, #4]
   1b6ca:	3307      	adds	r3, #7
   1b6cc:	f023 0307 	bic.w	r3, r3, #7
   1b6d0:	f103 0208 	add.w	r2, r3, #8
   1b6d4:	9201      	str	r2, [sp, #4]
   1b6d6:	e9d3 3400 	ldrd	r3, r4, [r3]
   1b6da:	e005      	b.n	1b6e8 <am_util_stdio_vsprintf+0x39c>
                                      va_arg(pArgs, uint32_t);
   1b6dc:	9b01      	ldr	r3, [sp, #4]
   1b6de:	1d1a      	adds	r2, r3, #4
   1b6e0:	9201      	str	r2, [sp, #4]
   1b6e2:	681b      	ldr	r3, [r3, #0]
                ui64Val = bLongLong ? va_arg(pArgs, uint64_t) :
   1b6e4:	f04f 0400 	mov.w	r4, #0
   1b6e8:	e9cd 3412 	strd	r3, r4, [sp, #72]	; 0x48

                if ( iWidth )
   1b6ec:	9b10      	ldr	r3, [sp, #64]	; 0x40
   1b6ee:	2b00      	cmp	r3, #0
   1b6f0:	d01e      	beq.n	1b730 <am_util_stdio_vsprintf+0x3e4>
                {
                    //
                    // We need to pad the beginning of the value.
                    // Compute # of leading chars
                    //
                    iWidth -= ndigits_in_u64(ui64Val);
   1b6f2:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
   1b6f6:	f7ff fba8 	bl	1ae4a <ndigits_in_u64>
   1b6fa:	4602      	mov	r2, r0
   1b6fc:	9b10      	ldr	r3, [sp, #64]	; 0x40
   1b6fe:	1a9b      	subs	r3, r3, r2
   1b700:	9310      	str	r3, [sp, #64]	; 0x40

                    iWidth = padbuffer(pcBuf, ui8PadChar, iWidth);
   1b702:	f89d 3037 	ldrb.w	r3, [sp, #55]	; 0x37
   1b706:	9a10      	ldr	r2, [sp, #64]	; 0x40
   1b708:	4619      	mov	r1, r3
   1b70a:	9803      	ldr	r0, [sp, #12]
   1b70c:	f7ff fcff 	bl	1b10e <padbuffer>
   1b710:	9010      	str	r0, [sp, #64]	; 0x40
                    pcBuf += pcBuf ? iWidth : 0;
   1b712:	9b03      	ldr	r3, [sp, #12]
   1b714:	2b00      	cmp	r3, #0
   1b716:	d001      	beq.n	1b71c <am_util_stdio_vsprintf+0x3d0>
   1b718:	9b10      	ldr	r3, [sp, #64]	; 0x40
   1b71a:	e000      	b.n	1b71e <am_util_stdio_vsprintf+0x3d2>
   1b71c:	2300      	movs	r3, #0
   1b71e:	9a03      	ldr	r2, [sp, #12]
   1b720:	4413      	add	r3, r2
   1b722:	9303      	str	r3, [sp, #12]
                    ui32CharCnt += iWidth;
   1b724:	9b10      	ldr	r3, [sp, #64]	; 0x40
   1b726:	9a11      	ldr	r2, [sp, #68]	; 0x44
   1b728:	4413      	add	r3, r2
   1b72a:	9311      	str	r3, [sp, #68]	; 0x44
                    iWidth = 0;
   1b72c:	2300      	movs	r3, #0
   1b72e:	9310      	str	r3, [sp, #64]	; 0x40
                }

                iVal = uint64_to_str(ui64Val, pcBuf);
   1b730:	9a03      	ldr	r2, [sp, #12]
   1b732:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
   1b736:	f7ff fc2d 	bl	1af94 <uint64_to_str>
   1b73a:	900f      	str	r0, [sp, #60]	; 0x3c

                if ( pcBuf )
   1b73c:	9b03      	ldr	r3, [sp, #12]
   1b73e:	2b00      	cmp	r3, #0
   1b740:	d003      	beq.n	1b74a <am_util_stdio_vsprintf+0x3fe>
                {
                    pcBuf += iVal;
   1b742:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   1b744:	9a03      	ldr	r2, [sp, #12]
   1b746:	4413      	add	r3, r2
   1b748:	9303      	str	r3, [sp, #12]
                }

                ui32CharCnt += iVal;
   1b74a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   1b74c:	9a11      	ldr	r2, [sp, #68]	; 0x44
   1b74e:	4413      	add	r3, r2
   1b750:	9311      	str	r3, [sp, #68]	; 0x44
                break;
   1b752:	e0e9      	b.n	1b928 <am_util_stdio_vsprintf+0x5dc>
                // Output for a negative number, for example, -5:
                //   %d:-5
                //  %5d:   -5
                // %05d:-0005
                //
                i64Val = bLongLong ? va_arg(pArgs, int64_t) :
   1b754:	f89d 3035 	ldrb.w	r3, [sp, #53]	; 0x35
   1b758:	2b00      	cmp	r3, #0
   1b75a:	d009      	beq.n	1b770 <am_util_stdio_vsprintf+0x424>
   1b75c:	9b01      	ldr	r3, [sp, #4]
   1b75e:	3307      	adds	r3, #7
   1b760:	f023 0307 	bic.w	r3, r3, #7
   1b764:	f103 0208 	add.w	r2, r3, #8
   1b768:	9201      	str	r2, [sp, #4]
   1b76a:	e9d3 3400 	ldrd	r3, r4, [r3]
   1b76e:	e005      	b.n	1b77c <am_util_stdio_vsprintf+0x430>
                                     va_arg(pArgs, int32_t);
   1b770:	9b01      	ldr	r3, [sp, #4]
   1b772:	1d1a      	adds	r2, r3, #4
   1b774:	9201      	str	r2, [sp, #4]
   1b776:	681b      	ldr	r3, [r3, #0]
                i64Val = bLongLong ? va_arg(pArgs, int64_t) :
   1b778:	ea4f 74e3 	mov.w	r4, r3, asr #31
   1b77c:	e9cd 3408 	strd	r3, r4, [sp, #32]

                //
                // Get absolute value
                //
                if ( i64Val < 0 )
   1b780:	e9dd 3408 	ldrd	r3, r4, [sp, #32]
   1b784:	2b00      	cmp	r3, #0
   1b786:	f174 0300 	sbcs.w	r3, r4, #0
   1b78a:	da0a      	bge.n	1b7a2 <am_util_stdio_vsprintf+0x456>
                {
                    ui64Val = -i64Val;          // Get absolute value
   1b78c:	e9dd 3408 	ldrd	r3, r4, [sp, #32]
   1b790:	425b      	negs	r3, r3
   1b792:	eb64 0444 	sbc.w	r4, r4, r4, lsl #1
   1b796:	e9cd 3412 	strd	r3, r4, [sp, #72]	; 0x48
                    bNeg = true;
   1b79a:	2301      	movs	r3, #1
   1b79c:	f88d 3034 	strb.w	r3, [sp, #52]	; 0x34
   1b7a0:	e006      	b.n	1b7b0 <am_util_stdio_vsprintf+0x464>
                }
                else
                {
                    ui64Val = i64Val;
   1b7a2:	e9dd 3408 	ldrd	r3, r4, [sp, #32]
   1b7a6:	e9cd 3412 	strd	r3, r4, [sp, #72]	; 0x48
                    bNeg = false;
   1b7aa:	2300      	movs	r3, #0
   1b7ac:	f88d 3034 	strb.w	r3, [sp, #52]	; 0x34
                }

                if ( iWidth )
   1b7b0:	9b10      	ldr	r3, [sp, #64]	; 0x40
   1b7b2:	2b00      	cmp	r3, #0
   1b7b4:	d04a      	beq.n	1b84c <am_util_stdio_vsprintf+0x500>
                {
                    //
                    // We need to pad the beginning of the value.
                    // Compute # of leading chars
                    //
                    iWidth -= ndigits_in_i64(ui64Val);
   1b7b6:	e9dd 3412 	ldrd	r3, r4, [sp, #72]	; 0x48
   1b7ba:	4618      	mov	r0, r3
   1b7bc:	4621      	mov	r1, r4
   1b7be:	f7ff fb63 	bl	1ae88 <ndigits_in_i64>
   1b7c2:	4602      	mov	r2, r0
   1b7c4:	9b10      	ldr	r3, [sp, #64]	; 0x40
   1b7c6:	1a9b      	subs	r3, r3, r2
   1b7c8:	9310      	str	r3, [sp, #64]	; 0x40

                    if ( bNeg )
   1b7ca:	f89d 3034 	ldrb.w	r3, [sp, #52]	; 0x34
   1b7ce:	2b00      	cmp	r3, #0
   1b7d0:	d011      	beq.n	1b7f6 <am_util_stdio_vsprintf+0x4aa>
                    {
                        --iWidth;
   1b7d2:	9b10      	ldr	r3, [sp, #64]	; 0x40
   1b7d4:	3b01      	subs	r3, #1
   1b7d6:	9310      	str	r3, [sp, #64]	; 0x40

                        //
                        // Allow for the negative sign
                        //
                        if ( ui8PadChar == '0' )
   1b7d8:	f89d 3037 	ldrb.w	r3, [sp, #55]	; 0x37
   1b7dc:	2b30      	cmp	r3, #48	; 0x30
   1b7de:	d10a      	bne.n	1b7f6 <am_util_stdio_vsprintf+0x4aa>
                        {
                            //
                            // Print the neg sign BEFORE the leading zeros
                            //
                            if ( pcBuf )
   1b7e0:	9b03      	ldr	r3, [sp, #12]
   1b7e2:	2b00      	cmp	r3, #0
   1b7e4:	d004      	beq.n	1b7f0 <am_util_stdio_vsprintf+0x4a4>
                            {
                                *pcBuf++ = '-';
   1b7e6:	9b03      	ldr	r3, [sp, #12]
   1b7e8:	1c5a      	adds	r2, r3, #1
   1b7ea:	9203      	str	r2, [sp, #12]
   1b7ec:	222d      	movs	r2, #45	; 0x2d
   1b7ee:	701a      	strb	r2, [r3, #0]
                            }

                            ++ui32CharCnt;
   1b7f0:	9b11      	ldr	r3, [sp, #68]	; 0x44
   1b7f2:	3301      	adds	r3, #1
   1b7f4:	9311      	str	r3, [sp, #68]	; 0x44
                        }
                    }

                    iWidth = padbuffer(pcBuf, ui8PadChar, iWidth);
   1b7f6:	f89d 3037 	ldrb.w	r3, [sp, #55]	; 0x37
   1b7fa:	9a10      	ldr	r2, [sp, #64]	; 0x40
   1b7fc:	4619      	mov	r1, r3
   1b7fe:	9803      	ldr	r0, [sp, #12]
   1b800:	f7ff fc85 	bl	1b10e <padbuffer>
   1b804:	9010      	str	r0, [sp, #64]	; 0x40
                    pcBuf += pcBuf ? iWidth : 0;
   1b806:	9b03      	ldr	r3, [sp, #12]
   1b808:	2b00      	cmp	r3, #0
   1b80a:	d001      	beq.n	1b810 <am_util_stdio_vsprintf+0x4c4>
   1b80c:	9b10      	ldr	r3, [sp, #64]	; 0x40
   1b80e:	e000      	b.n	1b812 <am_util_stdio_vsprintf+0x4c6>
   1b810:	2300      	movs	r3, #0
   1b812:	9a03      	ldr	r2, [sp, #12]
   1b814:	4413      	add	r3, r2
   1b816:	9303      	str	r3, [sp, #12]
                    ui32CharCnt += iWidth;
   1b818:	9b10      	ldr	r3, [sp, #64]	; 0x40
   1b81a:	9a11      	ldr	r2, [sp, #68]	; 0x44
   1b81c:	4413      	add	r3, r2
   1b81e:	9311      	str	r3, [sp, #68]	; 0x44
                    iWidth = 0;
   1b820:	2300      	movs	r3, #0
   1b822:	9310      	str	r3, [sp, #64]	; 0x40

                    if ( bNeg  &&  (ui8PadChar == ' ') )
   1b824:	f89d 3034 	ldrb.w	r3, [sp, #52]	; 0x34
   1b828:	2b00      	cmp	r3, #0
   1b82a:	d01e      	beq.n	1b86a <am_util_stdio_vsprintf+0x51e>
   1b82c:	f89d 3037 	ldrb.w	r3, [sp, #55]	; 0x37
   1b830:	2b20      	cmp	r3, #32
   1b832:	d11a      	bne.n	1b86a <am_util_stdio_vsprintf+0x51e>
                    {
                        //
                        // Print the neg sign AFTER the leading blanks
                        //
                        if ( pcBuf )
   1b834:	9b03      	ldr	r3, [sp, #12]
   1b836:	2b00      	cmp	r3, #0
   1b838:	d004      	beq.n	1b844 <am_util_stdio_vsprintf+0x4f8>
                        {
                            *pcBuf++ = '-';
   1b83a:	9b03      	ldr	r3, [sp, #12]
   1b83c:	1c5a      	adds	r2, r3, #1
   1b83e:	9203      	str	r2, [sp, #12]
   1b840:	222d      	movs	r2, #45	; 0x2d
   1b842:	701a      	strb	r2, [r3, #0]
                        }

                        ++ui32CharCnt;
   1b844:	9b11      	ldr	r3, [sp, #68]	; 0x44
   1b846:	3301      	adds	r3, #1
   1b848:	9311      	str	r3, [sp, #68]	; 0x44
   1b84a:	e00e      	b.n	1b86a <am_util_stdio_vsprintf+0x51e>
                    }
                }
                else
                {
                    if ( bNeg )
   1b84c:	f89d 3034 	ldrb.w	r3, [sp, #52]	; 0x34
   1b850:	2b00      	cmp	r3, #0
   1b852:	d00a      	beq.n	1b86a <am_util_stdio_vsprintf+0x51e>
                    {
                        if ( pcBuf )
   1b854:	9b03      	ldr	r3, [sp, #12]
   1b856:	2b00      	cmp	r3, #0
   1b858:	d004      	beq.n	1b864 <am_util_stdio_vsprintf+0x518>
                        {
                            *pcBuf++ = '-';
   1b85a:	9b03      	ldr	r3, [sp, #12]
   1b85c:	1c5a      	adds	r2, r3, #1
   1b85e:	9203      	str	r2, [sp, #12]
   1b860:	222d      	movs	r2, #45	; 0x2d
   1b862:	701a      	strb	r2, [r3, #0]
                        }
                        ++ui32CharCnt;
   1b864:	9b11      	ldr	r3, [sp, #68]	; 0x44
   1b866:	3301      	adds	r3, #1
   1b868:	9311      	str	r3, [sp, #68]	; 0x44
                    }
                }

                iVal = uint64_to_str(ui64Val, pcBuf);
   1b86a:	9a03      	ldr	r2, [sp, #12]
   1b86c:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
   1b870:	f7ff fb90 	bl	1af94 <uint64_to_str>
   1b874:	900f      	str	r0, [sp, #60]	; 0x3c

                if ( pcBuf )
   1b876:	9b03      	ldr	r3, [sp, #12]
   1b878:	2b00      	cmp	r3, #0
   1b87a:	d003      	beq.n	1b884 <am_util_stdio_vsprintf+0x538>
                {
                    pcBuf += iVal;
   1b87c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   1b87e:	9a03      	ldr	r2, [sp, #12]
   1b880:	4413      	add	r3, r2
   1b882:	9303      	str	r3, [sp, #12]
                }

                ui32CharCnt += iVal;
   1b884:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   1b886:	9a11      	ldr	r2, [sp, #68]	; 0x44
   1b888:	4413      	add	r3, r2
   1b88a:	9311      	str	r3, [sp, #68]	; 0x44
                break;
   1b88c:	e04c      	b.n	1b928 <am_util_stdio_vsprintf+0x5dc>


            case 'f':
            case 'F':
                if ( pcBuf )
   1b88e:	9b03      	ldr	r3, [sp, #12]
   1b890:	2b00      	cmp	r3, #0
   1b892:	d048      	beq.n	1b926 <am_util_stdio_vsprintf+0x5da>
                {
                    float fValue = va_arg(pArgs, double);
   1b894:	9b01      	ldr	r3, [sp, #4]
   1b896:	3307      	adds	r3, #7
   1b898:	f023 0307 	bic.w	r3, r3, #7
   1b89c:	f103 0208 	add.w	r2, r3, #8
   1b8a0:	9201      	str	r2, [sp, #4]
   1b8a2:	e9d3 3400 	ldrd	r3, r4, [r3]
   1b8a6:	4618      	mov	r0, r3
   1b8a8:	4621      	mov	r1, r4
   1b8aa:	f7fc fe65 	bl	18578 <__aeabi_d2f>
   1b8ae:	4603      	mov	r3, r0
   1b8b0:	9306      	str	r3, [sp, #24]

                    //
                    // pcBuf is an input (size of buffer) and also an output of ftoa()
                    //
                    *(uint32_t*)pcBuf = 20;
   1b8b2:	9b03      	ldr	r3, [sp, #12]
   1b8b4:	2214      	movs	r2, #20
   1b8b6:	601a      	str	r2, [r3, #0]

                    iVal = ftoa(fValue, pcBuf, iPrecision);
   1b8b8:	990e      	ldr	r1, [sp, #56]	; 0x38
   1b8ba:	9803      	ldr	r0, [sp, #12]
   1b8bc:	ed9d 0a06 	vldr	s0, [sp, #24]
   1b8c0:	f7ff fc48 	bl	1b154 <ftoa>
   1b8c4:	900f      	str	r0, [sp, #60]	; 0x3c
                    if ( iVal < 0 )
   1b8c6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   1b8c8:	2b00      	cmp	r3, #0
   1b8ca:	da14      	bge.n	1b8f6 <am_util_stdio_vsprintf+0x5aa>
                    {
                        uint32_t u32PrntErrVal;
                        if ( iVal == AM_FTOA_ERR_VAL_TOO_SMALL )
   1b8cc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   1b8ce:	f1b3 3fff 	cmp.w	r3, #4294967295
   1b8d2:	d102      	bne.n	1b8da <am_util_stdio_vsprintf+0x58e>
                        {
                            u32PrntErrVal = (0x00 << 24) | ('0' << 16) |
   1b8d4:	4b1d      	ldr	r3, [pc, #116]	; (1b94c <am_util_stdio_vsprintf+0x600>)
   1b8d6:	930c      	str	r3, [sp, #48]	; 0x30
   1b8d8:	e008      	b.n	1b8ec <am_util_stdio_vsprintf+0x5a0>
                                            ('.' << 8)   | ('0' << 0);  // "0.0"
                        }
                        else if ( iVal == AM_FTOA_ERR_VAL_TOO_LARGE )
   1b8da:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   1b8dc:	f113 0f02 	cmn.w	r3, #2
   1b8e0:	d102      	bne.n	1b8e8 <am_util_stdio_vsprintf+0x59c>
                        {
                            u32PrntErrVal = (0x00 << 24) | ('#' << 16) |
   1b8e2:	4b1b      	ldr	r3, [pc, #108]	; (1b950 <am_util_stdio_vsprintf+0x604>)
   1b8e4:	930c      	str	r3, [sp, #48]	; 0x30
   1b8e6:	e001      	b.n	1b8ec <am_util_stdio_vsprintf+0x5a0>
                                            ('.' << 8)   | ('#' << 0);  // "#.#"
                        }
                        else
                        {
                            u32PrntErrVal = (0x00 << 24) | ('?' << 16) |
   1b8e8:	4b1a      	ldr	r3, [pc, #104]	; (1b954 <am_util_stdio_vsprintf+0x608>)
   1b8ea:	930c      	str	r3, [sp, #48]	; 0x30
                                            ('.' << 8)   | ('?' << 0);  // "?.?"
                        }
                        *(uint32_t*)pcBuf = u32PrntErrVal;
   1b8ec:	9b03      	ldr	r3, [sp, #12]
   1b8ee:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   1b8f0:	601a      	str	r2, [r3, #0]
                        iVal = 3;
   1b8f2:	2303      	movs	r3, #3
   1b8f4:	930f      	str	r3, [sp, #60]	; 0x3c
                    }
                    ui32CharCnt += iVal;
   1b8f6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   1b8f8:	9a11      	ldr	r2, [sp, #68]	; 0x44
   1b8fa:	4413      	add	r3, r2
   1b8fc:	9311      	str	r3, [sp, #68]	; 0x44
                    pcBuf += iVal;
   1b8fe:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   1b900:	9a03      	ldr	r2, [sp, #12]
   1b902:	4413      	add	r3, r2
   1b904:	9303      	str	r3, [sp, #12]
                }
                break;
   1b906:	e00e      	b.n	1b926 <am_util_stdio_vsprintf+0x5da>
            // For non-handled specifiers, we'll just print the character.
            // e.g. this will allow the normal printing of a '%' using
            // "%%".
            //
            default:
                if ( pcBuf )
   1b908:	9b03      	ldr	r3, [sp, #12]
   1b90a:	2b00      	cmp	r3, #0
   1b90c:	d005      	beq.n	1b91a <am_util_stdio_vsprintf+0x5ce>
                {
                    *pcBuf++ = *pcFmt;
   1b90e:	9b03      	ldr	r3, [sp, #12]
   1b910:	1c5a      	adds	r2, r3, #1
   1b912:	9203      	str	r2, [sp, #12]
   1b914:	9a02      	ldr	r2, [sp, #8]
   1b916:	7812      	ldrb	r2, [r2, #0]
   1b918:	701a      	strb	r2, [r3, #0]
                }

                ++ui32CharCnt;
   1b91a:	9b11      	ldr	r3, [sp, #68]	; 0x44
   1b91c:	3301      	adds	r3, #1
   1b91e:	9311      	str	r3, [sp, #68]	; 0x44
                break;
   1b920:	e002      	b.n	1b928 <am_util_stdio_vsprintf+0x5dc>
                break;
   1b922:	bf00      	nop
   1b924:	e000      	b.n	1b928 <am_util_stdio_vsprintf+0x5dc>
                break;
   1b926:	bf00      	nop
        } // switch()

        //
        // Bump the format specification to the next character
        //
        ++pcFmt;
   1b928:	9b02      	ldr	r3, [sp, #8]
   1b92a:	3301      	adds	r3, #1
   1b92c:	9302      	str	r3, [sp, #8]
    while ( *pcFmt != 0x0 )
   1b92e:	9b02      	ldr	r3, [sp, #8]
   1b930:	781b      	ldrb	r3, [r3, #0]
   1b932:	2b00      	cmp	r3, #0
   1b934:	f47f ad14 	bne.w	1b360 <am_util_stdio_vsprintf+0x14>
    } // while ()

    //
    // Terminate the string
    //
    if ( pcBuf )
   1b938:	9b03      	ldr	r3, [sp, #12]
   1b93a:	2b00      	cmp	r3, #0
   1b93c:	d002      	beq.n	1b944 <am_util_stdio_vsprintf+0x5f8>
    {
        *pcBuf = 0x0;
   1b93e:	9b03      	ldr	r3, [sp, #12]
   1b940:	2200      	movs	r2, #0
   1b942:	701a      	strb	r2, [r3, #0]
    }

    return (ui32CharCnt);
   1b944:	9b11      	ldr	r3, [sp, #68]	; 0x44
}
   1b946:	4618      	mov	r0, r3
   1b948:	b016      	add	sp, #88	; 0x58
   1b94a:	bd10      	pop	{r4, pc}
   1b94c:	00302e30 	.word	0x00302e30
   1b950:	00232e23 	.word	0x00232e23
   1b954:	003f2e3f 	.word	0x003f2e3f

0001b958 <am_util_stdio_printf>:
//! @return uint32_t representing the number of characters printed.
//
// *****************************************************************************
uint32_t
am_util_stdio_printf(const char *pcFmt, ...)
{
   1b958:	b40f      	push	{r0, r1, r2, r3}
   1b95a:	b500      	push	{lr}
   1b95c:	b083      	sub	sp, #12
    uint32_t ui32NumChars;

    if (!g_pfnCharPrint)
   1b95e:	4b0c      	ldr	r3, [pc, #48]	; (1b990 <am_util_stdio_printf+0x38>)
   1b960:	681b      	ldr	r3, [r3, #0]
   1b962:	2b00      	cmp	r3, #0
   1b964:	d101      	bne.n	1b96a <am_util_stdio_printf+0x12>
    {
        return 0;
   1b966:	2300      	movs	r3, #0
   1b968:	e00c      	b.n	1b984 <am_util_stdio_printf+0x2c>

    //
    // Convert to the desired string.
    //
    va_list pArgs;
    va_start(pArgs, pcFmt);
   1b96a:	ab05      	add	r3, sp, #20
   1b96c:	9300      	str	r3, [sp, #0]
    ui32NumChars = am_util_stdio_vsprintf(g_prfbuf, pcFmt, pArgs);
   1b96e:	9a00      	ldr	r2, [sp, #0]
   1b970:	9904      	ldr	r1, [sp, #16]
   1b972:	4808      	ldr	r0, [pc, #32]	; (1b994 <am_util_stdio_printf+0x3c>)
   1b974:	f7ff fcea 	bl	1b34c <am_util_stdio_vsprintf>
   1b978:	9001      	str	r0, [sp, #4]
    va_end(pArgs);

    //
    // This is where we print the buffer to the configured interface.
    //
    g_pfnCharPrint(g_prfbuf);
   1b97a:	4b05      	ldr	r3, [pc, #20]	; (1b990 <am_util_stdio_printf+0x38>)
   1b97c:	681b      	ldr	r3, [r3, #0]
   1b97e:	4805      	ldr	r0, [pc, #20]	; (1b994 <am_util_stdio_printf+0x3c>)
   1b980:	4798      	blx	r3

    //
    // return the number of characters printed.
    //
    return ui32NumChars;
   1b982:	9b01      	ldr	r3, [sp, #4]
}
   1b984:	4618      	mov	r0, r3
   1b986:	b003      	add	sp, #12
   1b988:	f85d eb04 	ldr.w	lr, [sp], #4
   1b98c:	b004      	add	sp, #16
   1b98e:	4770      	bx	lr
   1b990:	10030b54 	.word	0x10030b54
   1b994:	10030120 	.word	0x10030120

0001b998 <Reset_Handler>:
Reset_Handler(void)
{
    //
    // Set the vector table pointer.
    //
    __asm("    ldr    r0, =0xE000ED08\n"
   1b998:	4811      	ldr	r0, [pc, #68]	; (1b9e0 <zero_loop+0x12>)
   1b99a:	4912      	ldr	r1, [pc, #72]	; (1b9e4 <zero_loop+0x16>)
   1b99c:	6001      	str	r1, [r0, #0]
          "    str    r1, [r0]");

    //
    // Set the stack pointer.
    //
    __asm("    ldr    sp, [r1]");
   1b99e:	f8d1 d000 	ldr.w	sp, [r1]
#ifndef NOFPU
    //
    // Enable the FPU.
    //
    __asm("ldr  r0, =0xE000ED88\n"
   1b9a2:	4811      	ldr	r0, [pc, #68]	; (1b9e8 <zero_loop+0x1a>)
   1b9a4:	6801      	ldr	r1, [r0, #0]
   1b9a6:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   1b9aa:	6001      	str	r1, [r0, #0]
   1b9ac:	f3bf 8f4f 	dsb	sy
   1b9b0:	f3bf 8f6f 	isb	sy
          "isb\n");
#endif
    //
    // Copy the data segment initializers from flash to SRAM.
    //
    __asm("    ldr     r0, =_init_data\n"
   1b9b4:	480d      	ldr	r0, [pc, #52]	; (1b9ec <zero_loop+0x1e>)
   1b9b6:	490e      	ldr	r1, [pc, #56]	; (1b9f0 <zero_loop+0x22>)
   1b9b8:	4a0e      	ldr	r2, [pc, #56]	; (1b9f4 <zero_loop+0x26>)

0001b9ba <copy_loop>:
   1b9ba:	f850 3b04 	ldr.w	r3, [r0], #4
   1b9be:	f841 3b04 	str.w	r3, [r1], #4
   1b9c2:	4291      	cmp	r1, r2
   1b9c4:	dbf9      	blt.n	1b9ba <copy_loop>
          "        cmp     r1, r2\n"
          "        blt     copy_loop\n");
    //
    // Zero fill the bss segment.
    //
    __asm("    ldr     r0, =_sbss\n"
   1b9c6:	480c      	ldr	r0, [pc, #48]	; (1b9f8 <zero_loop+0x2a>)
   1b9c8:	490c      	ldr	r1, [pc, #48]	; (1b9fc <zero_loop+0x2e>)
   1b9ca:	f04f 0200 	mov.w	r2, #0

0001b9ce <zero_loop>:
   1b9ce:	4288      	cmp	r0, r1
   1b9d0:	bfb8      	it	lt
   1b9d2:	f840 2b04 	strlt.w	r2, [r0], #4
   1b9d6:	dbfa      	blt.n	1b9ce <zero_loop>
          "        blt     zero_loop");

    //
    // Call the application's entry point.
    //
    main();
   1b9d8:	f7fe f85e 	bl	19a98 <main>

    //
    // If main returns then execute a break point instruction
    //
    __asm("    bkpt     ");
   1b9dc:	be00      	bkpt	0x0000
}
   1b9de:	bf00      	nop
   1b9e0:	e000ed08 	.word	0xe000ed08
   1b9e4:	00018000 	.word	0x00018000
   1b9e8:	e000ed88 	.word	0xe000ed88
   1b9ec:	00022d78 	.word	0x00022d78
   1b9f0:	10002b00 	.word	0x10002b00
   1b9f4:	1002ff50 	.word	0x1002ff50
   1b9f8:	1002ff50 	.word	0x1002ff50
   1b9fc:	10030ec8 	.word	0x10030ec8

0001ba00 <NMI_Handler>:
NMI_Handler(void)
{
    //
    // Go into an infinite loop.
    //
    while(1)
   1ba00:	e7fe      	b.n	1ba00 <NMI_Handler>

0001ba02 <BusFault_Handler>:
HardFault_Handler(void)
{
    //
    // Go into an infinite loop.
    //
    while(1)
   1ba02:	e7fe      	b.n	1ba02 <BusFault_Handler>

0001ba04 <DebugMon_Handler>:
am_default_isr(void)
{
    //
    // Go into an infinite loop.
    //
    while(1)
   1ba04:	e7fe      	b.n	1ba04 <DebugMon_Handler>
	...

0001ba08 <memset>:
   1ba08:	b4f0      	push	{r4, r5, r6, r7}
   1ba0a:	0786      	lsls	r6, r0, #30
   1ba0c:	d043      	beq.n	1ba96 <memset+0x8e>
   1ba0e:	1e54      	subs	r4, r2, #1
   1ba10:	2a00      	cmp	r2, #0
   1ba12:	d03e      	beq.n	1ba92 <memset+0x8a>
   1ba14:	b2ca      	uxtb	r2, r1
   1ba16:	4603      	mov	r3, r0
   1ba18:	e002      	b.n	1ba20 <memset+0x18>
   1ba1a:	f114 34ff 	adds.w	r4, r4, #4294967295
   1ba1e:	d338      	bcc.n	1ba92 <memset+0x8a>
   1ba20:	f803 2b01 	strb.w	r2, [r3], #1
   1ba24:	079d      	lsls	r5, r3, #30
   1ba26:	d1f8      	bne.n	1ba1a <memset+0x12>
   1ba28:	2c03      	cmp	r4, #3
   1ba2a:	d92b      	bls.n	1ba84 <memset+0x7c>
   1ba2c:	b2cd      	uxtb	r5, r1
   1ba2e:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
   1ba32:	2c0f      	cmp	r4, #15
   1ba34:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
   1ba38:	d916      	bls.n	1ba68 <memset+0x60>
   1ba3a:	f1a4 0710 	sub.w	r7, r4, #16
   1ba3e:	093f      	lsrs	r7, r7, #4
   1ba40:	f103 0620 	add.w	r6, r3, #32
   1ba44:	eb06 1607 	add.w	r6, r6, r7, lsl #4
   1ba48:	f103 0210 	add.w	r2, r3, #16
   1ba4c:	e942 5504 	strd	r5, r5, [r2, #-16]
   1ba50:	e942 5502 	strd	r5, r5, [r2, #-8]
   1ba54:	3210      	adds	r2, #16
   1ba56:	42b2      	cmp	r2, r6
   1ba58:	d1f8      	bne.n	1ba4c <memset+0x44>
   1ba5a:	f004 040f 	and.w	r4, r4, #15
   1ba5e:	3701      	adds	r7, #1
   1ba60:	2c03      	cmp	r4, #3
   1ba62:	eb03 1307 	add.w	r3, r3, r7, lsl #4
   1ba66:	d90d      	bls.n	1ba84 <memset+0x7c>
   1ba68:	461e      	mov	r6, r3
   1ba6a:	4622      	mov	r2, r4
   1ba6c:	3a04      	subs	r2, #4
   1ba6e:	2a03      	cmp	r2, #3
   1ba70:	f846 5b04 	str.w	r5, [r6], #4
   1ba74:	d8fa      	bhi.n	1ba6c <memset+0x64>
   1ba76:	1f22      	subs	r2, r4, #4
   1ba78:	f022 0203 	bic.w	r2, r2, #3
   1ba7c:	3204      	adds	r2, #4
   1ba7e:	4413      	add	r3, r2
   1ba80:	f004 0403 	and.w	r4, r4, #3
   1ba84:	b12c      	cbz	r4, 1ba92 <memset+0x8a>
   1ba86:	b2c9      	uxtb	r1, r1
   1ba88:	441c      	add	r4, r3
   1ba8a:	f803 1b01 	strb.w	r1, [r3], #1
   1ba8e:	429c      	cmp	r4, r3
   1ba90:	d1fb      	bne.n	1ba8a <memset+0x82>
   1ba92:	bcf0      	pop	{r4, r5, r6, r7}
   1ba94:	4770      	bx	lr
   1ba96:	4614      	mov	r4, r2
   1ba98:	4603      	mov	r3, r0
   1ba9a:	e7c5      	b.n	1ba28 <memset+0x20>

0001ba9c <am_hal_clkgen_control>:
   1ba9c:	3804      	subs	r0, #4
   1ba9e:	281d      	cmp	r0, #29
   1baa0:	f200 80f3 	bhi.w	1bc8a <am_hal_clkgen_control+0x1ee>
   1baa4:	e8df f010 	tbh	[pc, r0, lsl #1]
   1baa8:	00d800e0 	.word	0x00d800e0
   1baac:	00d000e8 	.word	0x00d000e8
   1bab0:	00aa00b2 	.word	0x00aa00b2
   1bab4:	009a00a2 	.word	0x009a00a2
   1bab8:	00f100f1 	.word	0x00f100f1
   1babc:	00f100f1 	.word	0x00f100f1
   1bac0:	00f100f1 	.word	0x00f100f1
   1bac4:	00f100f1 	.word	0x00f100f1
   1bac8:	00f100f1 	.word	0x00f100f1
   1bacc:	00860090 	.word	0x00860090
   1bad0:	0071007c 	.word	0x0071007c
   1bad4:	005c0066 	.word	0x005c0066
   1bad8:	00480052 	.word	0x00480052
   1badc:	0033003e 	.word	0x0033003e
   1bae0:	001e0028 	.word	0x001e0028
   1bae4:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
   1bae8:	2000      	movs	r0, #0
   1baea:	f8d2 3084 	ldr.w	r3, [r2, #132]	; 0x84
   1baee:	f043 0303 	orr.w	r3, r3, #3
   1baf2:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
   1baf6:	4770      	bx	lr
   1baf8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
   1bafc:	2102      	movs	r1, #2
   1bafe:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
   1bb02:	f361 0201 	bfi	r2, r1, #0, #2
   1bb06:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
   1bb0a:	2000      	movs	r0, #0
   1bb0c:	4770      	bx	lr
   1bb0e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
   1bb12:	2101      	movs	r1, #1
   1bb14:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
   1bb18:	f361 0201 	bfi	r2, r1, #0, #2
   1bb1c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
   1bb20:	2000      	movs	r0, #0
   1bb22:	4770      	bx	lr
   1bb24:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
   1bb28:	2000      	movs	r0, #0
   1bb2a:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
   1bb2e:	f36f 0201 	bfc	r2, #0, #2
   1bb32:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
   1bb36:	4770      	bx	lr
   1bb38:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
   1bb3c:	2000      	movs	r0, #0
   1bb3e:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
   1bb42:	f36f 02c3 	bfc	r2, #3, #1
   1bb46:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
   1bb4a:	4770      	bx	lr
   1bb4c:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
   1bb50:	2000      	movs	r0, #0
   1bb52:	f8d2 3084 	ldr.w	r3, [r2, #132]	; 0x84
   1bb56:	f043 0308 	orr.w	r3, r3, #8
   1bb5a:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
   1bb5e:	4770      	bx	lr
   1bb60:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
   1bb64:	2000      	movs	r0, #0
   1bb66:	f8d2 3084 	ldr.w	r3, [r2, #132]	; 0x84
   1bb6a:	f043 0330 	orr.w	r3, r3, #48	; 0x30
   1bb6e:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
   1bb72:	4770      	bx	lr
   1bb74:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
   1bb78:	2102      	movs	r1, #2
   1bb7a:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
   1bb7e:	f361 1205 	bfi	r2, r1, #4, #2
   1bb82:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
   1bb86:	2000      	movs	r0, #0
   1bb88:	4770      	bx	lr
   1bb8a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
   1bb8e:	2101      	movs	r1, #1
   1bb90:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
   1bb94:	f361 1205 	bfi	r2, r1, #4, #2
   1bb98:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
   1bb9c:	2000      	movs	r0, #0
   1bb9e:	4770      	bx	lr
   1bba0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
   1bba4:	2000      	movs	r0, #0
   1bba6:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
   1bbaa:	f36f 1205 	bfc	r2, #4, #2
   1bbae:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
   1bbb2:	4770      	bx	lr
   1bbb4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
   1bbb8:	2000      	movs	r0, #0
   1bbba:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
   1bbbe:	f36f 12c7 	bfc	r2, #7, #1
   1bbc2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
   1bbc6:	4770      	bx	lr
   1bbc8:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
   1bbcc:	2000      	movs	r0, #0
   1bbce:	f8d2 3084 	ldr.w	r3, [r2, #132]	; 0x84
   1bbd2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   1bbd6:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
   1bbda:	4770      	bx	lr
   1bbdc:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
   1bbe0:	2000      	movs	r0, #0
   1bbe2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
   1bbe4:	f36f 1245 	bfc	r2, #5, #1
   1bbe8:	645a      	str	r2, [r3, #68]	; 0x44
   1bbea:	4770      	bx	lr
   1bbec:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
   1bbf0:	2000      	movs	r0, #0
   1bbf2:	6c53      	ldr	r3, [r2, #68]	; 0x44
   1bbf4:	f043 0320 	orr.w	r3, r3, #32
   1bbf8:	6453      	str	r3, [r2, #68]	; 0x44
   1bbfa:	4770      	bx	lr
   1bbfc:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
   1bc00:	2000      	movs	r0, #0
   1bc02:	6c9a      	ldr	r2, [r3, #72]	; 0x48
   1bc04:	f36f 0200 	bfc	r2, #0, #1
   1bc08:	649a      	str	r2, [r3, #72]	; 0x48
   1bc0a:	4770      	bx	lr
   1bc0c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
   1bc10:	2002      	movs	r0, #2
   1bc12:	6cda      	ldr	r2, [r3, #76]	; 0x4c
   1bc14:	f042 0207 	orr.w	r2, r2, #7
   1bc18:	64da      	str	r2, [r3, #76]	; 0x4c
   1bc1a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
   1bc1c:	f360 0201 	bfi	r2, r0, #0, #2
   1bc20:	651a      	str	r2, [r3, #80]	; 0x50
   1bc22:	2900      	cmp	r1, #0
   1bc24:	d033      	beq.n	1bc8e <am_hal_clkgen_control+0x1f2>
   1bc26:	680a      	ldr	r2, [r1, #0]
   1bc28:	2a00      	cmp	r2, #0
   1bc2a:	d030      	beq.n	1bc8e <am_hal_clkgen_control+0x1f2>
   1bc2c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
   1bc2e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
   1bc32:	f361 029e 	bfi	r2, r1, #2, #29
   1bc36:	651a      	str	r2, [r3, #80]	; 0x50
   1bc38:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
   1bc3c:	2000      	movs	r0, #0
   1bc3e:	6c93      	ldr	r3, [r2, #72]	; 0x48
   1bc40:	f043 0301 	orr.w	r3, r3, #1
   1bc44:	6493      	str	r3, [r2, #72]	; 0x48
   1bc46:	4770      	bx	lr
   1bc48:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
   1bc4c:	2000      	movs	r0, #0
   1bc4e:	6a1a      	ldr	r2, [r3, #32]
   1bc50:	f36f 0200 	bfc	r2, #0, #1
   1bc54:	621a      	str	r2, [r3, #32]
   1bc56:	4770      	bx	lr
   1bc58:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
   1bc5c:	2000      	movs	r0, #0
   1bc5e:	68d3      	ldr	r3, [r2, #12]
   1bc60:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   1bc64:	60d3      	str	r3, [r2, #12]
   1bc66:	4770      	bx	lr
   1bc68:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
   1bc6c:	2000      	movs	r0, #0
   1bc6e:	68da      	ldr	r2, [r3, #12]
   1bc70:	f36f 12c7 	bfc	r2, #7, #1
   1bc74:	60da      	str	r2, [r3, #12]
   1bc76:	4770      	bx	lr
   1bc78:	b189      	cbz	r1, 1bc9e <am_hal_clkgen_control+0x202>
   1bc7a:	680b      	ldr	r3, [r1, #0]
   1bc7c:	f043 0301 	orr.w	r3, r3, #1
   1bc80:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
   1bc84:	2000      	movs	r0, #0
   1bc86:	6213      	str	r3, [r2, #32]
   1bc88:	4770      	bx	lr
   1bc8a:	2006      	movs	r0, #6
   1bc8c:	4770      	bx	lr
   1bc8e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
   1bc92:	4904      	ldr	r1, [pc, #16]	; (1bca4 <am_hal_clkgen_control+0x208>)
   1bc94:	6d1a      	ldr	r2, [r3, #80]	; 0x50
   1bc96:	f361 029e 	bfi	r2, r1, #2, #29
   1bc9a:	651a      	str	r2, [r3, #80]	; 0x50
   1bc9c:	e7cc      	b.n	1bc38 <am_hal_clkgen_control+0x19c>
   1bc9e:	4b02      	ldr	r3, [pc, #8]	; (1bca8 <am_hal_clkgen_control+0x20c>)
   1bca0:	e7ee      	b.n	1bc80 <am_hal_clkgen_control+0x1e4>
   1bca2:	bf00      	nop
   1bca4:	00189374 	.word	0x00189374
   1bca8:	00a5b801 	.word	0x00a5b801

0001bcac <am_hal_dsi_register_external_vdd18_callback>:
   1bcac:	4603      	mov	r3, r0
   1bcae:	b118      	cbz	r0, 1bcb8 <am_hal_dsi_register_external_vdd18_callback+0xc>
   1bcb0:	4a02      	ldr	r2, [pc, #8]	; (1bcbc <am_hal_dsi_register_external_vdd18_callback+0x10>)
   1bcb2:	2000      	movs	r0, #0
   1bcb4:	6013      	str	r3, [r2, #0]
   1bcb6:	4770      	bx	lr
   1bcb8:	2006      	movs	r0, #6
   1bcba:	4770      	bx	lr
   1bcbc:	10030b58 	.word	0x10030b58

0001bcc0 <am_hal_dsi_para_config>:
   1bcc0:	2801      	cmp	r0, #1
   1bcc2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1bcc4:	d075      	beq.n	1bdb2 <am_hal_dsi_para_config+0xf2>
   1bcc6:	2802      	cmp	r0, #2
   1bcc8:	d10b      	bne.n	1bce2 <am_hal_dsi_para_config+0x22>
   1bcca:	2909      	cmp	r1, #9
   1bccc:	f248 0302 	movw	r3, #32770	; 0x8002
   1bcd0:	f244 0402 	movw	r4, #16386	; 0x4002
   1bcd4:	f246 0002 	movw	r0, #24578	; 0x6002
   1bcd8:	d073      	beq.n	1bdc2 <am_hal_dsi_para_config+0x102>
   1bcda:	2910      	cmp	r1, #16
   1bcdc:	d003      	beq.n	1bce6 <am_hal_dsi_para_config+0x26>
   1bcde:	2908      	cmp	r1, #8
   1bce0:	d002      	beq.n	1bce8 <am_hal_dsi_para_config+0x28>
   1bce2:	2005      	movs	r0, #5
   1bce4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1bce6:	4618      	mov	r0, r3
   1bce8:	4b5a      	ldr	r3, [pc, #360]	; (1be54 <am_hal_dsi_para_config+0x194>)
   1bcea:	2400      	movs	r4, #0
   1bcec:	f06f 457f 	mvn.w	r5, #4278190080	; 0xff000000
   1bcf0:	675c      	str	r4, [r3, #116]	; 0x74
   1bcf2:	21ff      	movs	r1, #255	; 0xff
   1bcf4:	60d8      	str	r0, [r3, #12]
   1bcf6:	f44f 66fa 	mov.w	r6, #2000	; 0x7d0
   1bcfa:	611d      	str	r5, [r3, #16]
   1bcfc:	f04f 0e1f 	mov.w	lr, #31
   1bd00:	f64f 77ff 	movw	r7, #65535	; 0xffff
   1bd04:	2403      	movs	r4, #3
   1bd06:	2502      	movs	r5, #2
   1bd08:	6159      	str	r1, [r3, #20]
   1bd0a:	f8c3 e018 	str.w	lr, [r3, #24]
   1bd0e:	61d9      	str	r1, [r3, #28]
   1bd10:	645f      	str	r7, [r3, #68]	; 0x44
   1bd12:	651e      	str	r6, [r3, #80]	; 0x50
   1bd14:	669c      	str	r4, [r3, #104]	; 0x68
   1bd16:	65dd      	str	r5, [r3, #92]	; 0x5c
   1bd18:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
   1bd1a:	f002 003f 	and.w	r0, r2, #63	; 0x3f
   1bd1e:	f1a0 060b 	sub.w	r6, r0, #11
   1bd22:	f041 0101 	orr.w	r1, r1, #1
   1bd26:	2e04      	cmp	r6, #4
   1bd28:	65d9      	str	r1, [r3, #92]	; 0x5c
   1bd2a:	d84c      	bhi.n	1bdc6 <am_hal_dsi_para_config+0x106>
   1bd2c:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
   1bd2e:	2404      	movs	r4, #4
   1bd30:	f364 0107 	bfi	r1, r4, #0, #8
   1bd34:	66d9      	str	r1, [r3, #108]	; 0x6c
   1bd36:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
   1bd38:	2008      	movs	r0, #8
   1bd3a:	f360 210f 	bfi	r1, r0, #8, #8
   1bd3e:	66d9      	str	r1, [r3, #108]	; 0x6c
   1bd40:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
   1bd42:	2005      	movs	r0, #5
   1bd44:	f360 4117 	bfi	r1, r0, #16, #8
   1bd48:	66d9      	str	r1, [r3, #108]	; 0x6c
   1bd4a:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
   1bd4c:	2514      	movs	r5, #20
   1bd4e:	f365 611f 	bfi	r1, r5, #24, #8
   1bd52:	66d9      	str	r1, [r3, #108]	; 0x6c
   1bd54:	6f19      	ldr	r1, [r3, #112]	; 0x70
   1bd56:	f364 0107 	bfi	r1, r4, #0, #8
   1bd5a:	6719      	str	r1, [r3, #112]	; 0x70
   1bd5c:	6f19      	ldr	r1, [r3, #112]	; 0x70
   1bd5e:	241c      	movs	r4, #28
   1bd60:	f364 210f 	bfi	r1, r4, #8, #8
   1bd64:	6719      	str	r1, [r3, #112]	; 0x70
   1bd66:	6f19      	ldr	r1, [r3, #112]	; 0x70
   1bd68:	f360 4117 	bfi	r1, r0, #16, #8
   1bd6c:	6719      	str	r1, [r3, #112]	; 0x70
   1bd6e:	6f19      	ldr	r1, [r3, #112]	; 0x70
   1bd70:	200f      	movs	r0, #15
   1bd72:	f360 611f 	bfi	r1, r0, #24, #8
   1bd76:	6719      	str	r1, [r3, #112]	; 0x70
   1bd78:	4b36      	ldr	r3, [pc, #216]	; (1be54 <am_hal_dsi_para_config+0x194>)
   1bd7a:	6fd9      	ldr	r1, [r3, #124]	; 0x7c
   1bd7c:	f021 017f 	bic.w	r1, r1, #127	; 0x7f
   1bd80:	67d9      	str	r1, [r3, #124]	; 0x7c
   1bd82:	6fd9      	ldr	r1, [r3, #124]	; 0x7c
   1bd84:	430a      	orrs	r2, r1
   1bd86:	67da      	str	r2, [r3, #124]	; 0x7c
   1bd88:	4b32      	ldr	r3, [pc, #200]	; (1be54 <am_hal_dsi_para_config+0x194>)
   1bd8a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   1bd8e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
   1bd92:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
   1bd96:	2101      	movs	r1, #1
   1bd98:	f442 0290 	orr.w	r2, r2, #4718592	; 0x480000
   1bd9c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
   1bda0:	6759      	str	r1, [r3, #116]	; 0x74
   1bda2:	681a      	ldr	r2, [r3, #0]
   1bda4:	430a      	orrs	r2, r1
   1bda6:	601a      	str	r2, [r3, #0]
   1bda8:	20c8      	movs	r0, #200	; 0xc8
   1bdaa:	f000 f8b9 	bl	1bf20 <am_hal_delay_us>
   1bdae:	2000      	movs	r0, #0
   1bdb0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1bdb2:	2909      	cmp	r1, #9
   1bdb4:	f248 0301 	movw	r3, #32769	; 0x8001
   1bdb8:	f244 0401 	movw	r4, #16385	; 0x4001
   1bdbc:	f246 0001 	movw	r0, #24577	; 0x6001
   1bdc0:	d18b      	bne.n	1bcda <am_hal_dsi_para_config+0x1a>
   1bdc2:	4620      	mov	r0, r4
   1bdc4:	e790      	b.n	1bce8 <am_hal_dsi_para_config+0x28>
   1bdc6:	f1a0 0108 	sub.w	r1, r0, #8
   1bdca:	2902      	cmp	r1, #2
   1bdcc:	d81f      	bhi.n	1be0e <am_hal_dsi_para_config+0x14e>
   1bdce:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
   1bdd0:	f364 0107 	bfi	r1, r4, #0, #8
   1bdd4:	66d9      	str	r1, [r3, #108]	; 0x6c
   1bdd6:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
   1bdd8:	2006      	movs	r0, #6
   1bdda:	f360 210f 	bfi	r1, r0, #8, #8
   1bdde:	66d9      	str	r1, [r3, #108]	; 0x6c
   1bde0:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
   1bde2:	2004      	movs	r0, #4
   1bde4:	f360 4117 	bfi	r1, r0, #16, #8
   1bde8:	66d9      	str	r1, [r3, #108]	; 0x6c
   1bdea:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
   1bdec:	250e      	movs	r5, #14
   1bdee:	f365 611f 	bfi	r1, r5, #24, #8
   1bdf2:	66d9      	str	r1, [r3, #108]	; 0x6c
   1bdf4:	6f19      	ldr	r1, [r3, #112]	; 0x70
   1bdf6:	f364 0107 	bfi	r1, r4, #0, #8
   1bdfa:	6719      	str	r1, [r3, #112]	; 0x70
   1bdfc:	6f19      	ldr	r1, [r3, #112]	; 0x70
   1bdfe:	2411      	movs	r4, #17
   1be00:	f364 210f 	bfi	r1, r4, #8, #8
   1be04:	6719      	str	r1, [r3, #112]	; 0x70
   1be06:	6f19      	ldr	r1, [r3, #112]	; 0x70
   1be08:	f360 4117 	bfi	r1, r0, #16, #8
   1be0c:	e7ae      	b.n	1bd6c <am_hal_dsi_para_config+0xac>
   1be0e:	3805      	subs	r0, #5
   1be10:	2802      	cmp	r0, #2
   1be12:	d8b9      	bhi.n	1bd88 <am_hal_dsi_para_config+0xc8>
   1be14:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
   1be16:	f365 0107 	bfi	r1, r5, #0, #8
   1be1a:	66d9      	str	r1, [r3, #108]	; 0x6c
   1be1c:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
   1be1e:	2004      	movs	r0, #4
   1be20:	f360 210f 	bfi	r1, r0, #8, #8
   1be24:	66d9      	str	r1, [r3, #108]	; 0x6c
   1be26:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
   1be28:	f364 4117 	bfi	r1, r4, #16, #8
   1be2c:	66d9      	str	r1, [r3, #108]	; 0x6c
   1be2e:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
   1be30:	200a      	movs	r0, #10
   1be32:	f360 611f 	bfi	r1, r0, #24, #8
   1be36:	66d9      	str	r1, [r3, #108]	; 0x6c
   1be38:	6f19      	ldr	r1, [r3, #112]	; 0x70
   1be3a:	f365 0107 	bfi	r1, r5, #0, #8
   1be3e:	6719      	str	r1, [r3, #112]	; 0x70
   1be40:	6f19      	ldr	r1, [r3, #112]	; 0x70
   1be42:	200b      	movs	r0, #11
   1be44:	f360 210f 	bfi	r1, r0, #8, #8
   1be48:	6719      	str	r1, [r3, #112]	; 0x70
   1be4a:	6f19      	ldr	r1, [r3, #112]	; 0x70
   1be4c:	f364 4117 	bfi	r1, r4, #16, #8
   1be50:	e78c      	b.n	1bd6c <am_hal_dsi_para_config+0xac>
   1be52:	bf00      	nop
   1be54:	400a8000 	.word	0x400a8000

0001be58 <am_hal_dsi_init>:
   1be58:	b508      	push	{r3, lr}
   1be5a:	2013      	movs	r0, #19
   1be5c:	f000 fa16 	bl	1c28c <am_hal_pwrctrl_periph_enable>
   1be60:	4a0c      	ldr	r2, [pc, #48]	; (1be94 <am_hal_dsi_init+0x3c>)
   1be62:	4b0d      	ldr	r3, [pc, #52]	; (1be98 <am_hal_dsi_init+0x40>)
   1be64:	2100      	movs	r1, #0
   1be66:	6751      	str	r1, [r2, #116]	; 0x74
   1be68:	681b      	ldr	r3, [r3, #0]
   1be6a:	b10b      	cbz	r3, 1be70 <am_hal_dsi_init+0x18>
   1be6c:	2001      	movs	r0, #1
   1be6e:	4798      	blx	r3
   1be70:	2100      	movs	r1, #0
   1be72:	201b      	movs	r0, #27
   1be74:	f7ff fe12 	bl	1ba9c <am_hal_clkgen_control>
   1be78:	2100      	movs	r1, #0
   1be7a:	2016      	movs	r0, #22
   1be7c:	f7ff fe0e 	bl	1ba9c <am_hal_clkgen_control>
   1be80:	2100      	movs	r1, #0
   1be82:	201f      	movs	r0, #31
   1be84:	f7ff fe0a 	bl	1ba9c <am_hal_clkgen_control>
   1be88:	2100      	movs	r1, #0
   1be8a:	201c      	movs	r0, #28
   1be8c:	f7ff fe06 	bl	1ba9c <am_hal_clkgen_control>
   1be90:	2000      	movs	r0, #0
   1be92:	bd08      	pop	{r3, pc}
   1be94:	400a8000 	.word	0x400a8000
   1be98:	10030b58 	.word	0x10030b58

0001be9c <am_hal_interrupt_master_enable>:
   1be9c:	f3ef 8010 	mrs	r0, PRIMASK
   1bea0:	b662      	cpsie	i
   1bea2:	4770      	bx	lr

0001bea4 <am_hal_interrupt_master_disable>:
   1bea4:	f3ef 8010 	mrs	r0, PRIMASK
   1bea8:	b672      	cpsid	i
   1beaa:	4770      	bx	lr

0001beac <am_hal_interrupt_master_set>:
   1beac:	f380 8810 	msr	PRIMASK, r0
   1beb0:	4770      	bx	lr
   1beb2:	bf00      	nop

0001beb4 <am_hal_itm_enable>:
   1beb4:	4a0b      	ldr	r2, [pc, #44]	; (1bee4 <am_hal_itm_enable+0x30>)
   1beb6:	68d3      	ldr	r3, [r2, #12]
   1beb8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
   1bebc:	60d3      	str	r3, [r2, #12]
   1bebe:	68d3      	ldr	r3, [r2, #12]
   1bec0:	01db      	lsls	r3, r3, #7
   1bec2:	d5fc      	bpl.n	1bebe <am_hal_itm_enable+0xa>
   1bec4:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
   1bec8:	4907      	ldr	r1, [pc, #28]	; (1bee8 <am_hal_itm_enable+0x34>)
   1beca:	f8c3 1fb0 	str.w	r1, [r3, #4016]	; 0xfb0
   1bece:	4a07      	ldr	r2, [pc, #28]	; (1beec <am_hal_itm_enable+0x38>)
   1bed0:	200f      	movs	r0, #15
   1bed2:	f04f 31ff 	mov.w	r1, #4294967295
   1bed6:	f8c3 0e40 	str.w	r0, [r3, #3648]	; 0xe40
   1beda:	f8c3 1e00 	str.w	r1, [r3, #3584]	; 0xe00
   1bede:	f8c3 2e80 	str.w	r2, [r3, #3712]	; 0xe80
   1bee2:	4770      	bx	lr
   1bee4:	e000edf0 	.word	0xe000edf0
   1bee8:	c5acce55 	.word	0xc5acce55
   1beec:	00150511 	.word	0x00150511

0001bef0 <am_hal_itm_print>:
   1bef0:	7803      	ldrb	r3, [r0, #0]
   1bef2:	b1a3      	cbz	r3, 1bf1e <am_hal_itm_print+0x2e>
   1bef4:	4602      	mov	r2, r0
   1bef6:	2300      	movs	r3, #0
   1bef8:	f812 1f01 	ldrb.w	r1, [r2, #1]!
   1befc:	3301      	adds	r3, #1
   1befe:	2900      	cmp	r1, #0
   1bf00:	d1fa      	bne.n	1bef8 <am_hal_itm_print+0x8>
   1bf02:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
   1bf06:	b430      	push	{r4, r5}
   1bf08:	18c1      	adds	r1, r0, r3
   1bf0a:	4615      	mov	r5, r2
   1bf0c:	f810 4b01 	ldrb.w	r4, [r0], #1
   1bf10:	6813      	ldr	r3, [r2, #0]
   1bf12:	2b00      	cmp	r3, #0
   1bf14:	d0fc      	beq.n	1bf10 <am_hal_itm_print+0x20>
   1bf16:	4288      	cmp	r0, r1
   1bf18:	702c      	strb	r4, [r5, #0]
   1bf1a:	d1f7      	bne.n	1bf0c <am_hal_itm_print+0x1c>
   1bf1c:	bc30      	pop	{r4, r5}
   1bf1e:	4770      	bx	lr

0001bf20 <am_hal_delay_us>:
   1bf20:	4b09      	ldr	r3, [pc, #36]	; (1bf48 <am_hal_delay_us+0x28>)
   1bf22:	681b      	ldr	r3, [r3, #0]
   1bf24:	f3c3 03c1 	ubfx	r3, r3, #3, #2
   1bf28:	2b02      	cmp	r3, #2
   1bf2a:	bf0b      	itete	eq
   1bf2c:	0182      	lsleq	r2, r0, #6
   1bf2e:	0142      	lslne	r2, r0, #5
   1bf30:	2015      	moveq	r0, #21
   1bf32:	200f      	movne	r0, #15
   1bf34:	4282      	cmp	r2, r0
   1bf36:	d800      	bhi.n	1bf3a <am_hal_delay_us+0x1a>
   1bf38:	4770      	bx	lr
   1bf3a:	4b04      	ldr	r3, [pc, #16]	; (1bf4c <am_hal_delay_us+0x2c>)
   1bf3c:	b082      	sub	sp, #8
   1bf3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   1bf40:	9301      	str	r3, [sp, #4]
   1bf42:	1a10      	subs	r0, r2, r0
   1bf44:	b002      	add	sp, #8
   1bf46:	4718      	bx	r3
   1bf48:	40021000 	.word	0x40021000
   1bf4c:	00022c94 	.word	0x00022c94

0001bf50 <am_hal_delay_us_status_change>:
   1bf50:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   1bf54:	680c      	ldr	r4, [r1, #0]
   1bf56:	4014      	ands	r4, r2
   1bf58:	42a3      	cmp	r3, r4
   1bf5a:	d019      	beq.n	1bf90 <am_hal_delay_us_status_change+0x40>
   1bf5c:	b1d8      	cbz	r0, 1bf96 <am_hal_delay_us_status_change+0x46>
   1bf5e:	4698      	mov	r8, r3
   1bf60:	4b0e      	ldr	r3, [pc, #56]	; (1bf9c <am_hal_delay_us_status_change+0x4c>)
   1bf62:	f8df a03c 	ldr.w	sl, [pc, #60]	; 1bfa0 <am_hal_delay_us_status_change+0x50>
   1bf66:	f8d3 9024 	ldr.w	r9, [r3, #36]	; 0x24
   1bf6a:	4617      	mov	r7, r2
   1bf6c:	460e      	mov	r6, r1
   1bf6e:	4605      	mov	r5, r0
   1bf70:	e001      	b.n	1bf76 <am_hal_delay_us_status_change+0x26>
   1bf72:	3d01      	subs	r5, #1
   1bf74:	d00f      	beq.n	1bf96 <am_hal_delay_us_status_change+0x46>
   1bf76:	f8da 3000 	ldr.w	r3, [sl]
   1bf7a:	f3c3 03c1 	ubfx	r3, r3, #3, #2
   1bf7e:	2b02      	cmp	r3, #2
   1bf80:	bf0c      	ite	eq
   1bf82:	202b      	moveq	r0, #43	; 0x2b
   1bf84:	2011      	movne	r0, #17
   1bf86:	47c8      	blx	r9
   1bf88:	6834      	ldr	r4, [r6, #0]
   1bf8a:	403c      	ands	r4, r7
   1bf8c:	4544      	cmp	r4, r8
   1bf8e:	d1f0      	bne.n	1bf72 <am_hal_delay_us_status_change+0x22>
   1bf90:	2000      	movs	r0, #0
   1bf92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   1bf96:	2004      	movs	r0, #4
   1bf98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   1bf9c:	00022c94 	.word	0x00022c94
   1bfa0:	40021000 	.word	0x40021000

0001bfa4 <am_hal_delay_us_status_check>:
   1bfa4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   1bfa8:	f89d 4020 	ldrb.w	r4, [sp, #32]
   1bfac:	460d      	mov	r5, r1
   1bfae:	4616      	mov	r6, r2
   1bfb0:	461f      	mov	r7, r3
   1bfb2:	b1cc      	cbz	r4, 1bfe8 <am_hal_delay_us_status_check+0x44>
   1bfb4:	4604      	mov	r4, r0
   1bfb6:	f8df 8068 	ldr.w	r8, [pc, #104]	; 1c020 <am_hal_delay_us_status_check+0x7c>
   1bfba:	f8df 9068 	ldr.w	r9, [pc, #104]	; 1c024 <am_hal_delay_us_status_check+0x80>
   1bfbe:	e00c      	b.n	1bfda <am_hal_delay_us_status_check+0x36>
   1bfc0:	b354      	cbz	r4, 1c018 <am_hal_delay_us_status_check+0x74>
   1bfc2:	f8d8 3000 	ldr.w	r3, [r8]
   1bfc6:	f8d9 2024 	ldr.w	r2, [r9, #36]	; 0x24
   1bfca:	f3c3 03c1 	ubfx	r3, r3, #3, #2
   1bfce:	2b02      	cmp	r3, #2
   1bfd0:	bf0c      	ite	eq
   1bfd2:	202b      	moveq	r0, #43	; 0x2b
   1bfd4:	2011      	movne	r0, #17
   1bfd6:	3c01      	subs	r4, #1
   1bfd8:	4790      	blx	r2
   1bfda:	682b      	ldr	r3, [r5, #0]
   1bfdc:	4033      	ands	r3, r6
   1bfde:	429f      	cmp	r7, r3
   1bfe0:	d1ee      	bne.n	1bfc0 <am_hal_delay_us_status_check+0x1c>
   1bfe2:	2000      	movs	r0, #0
   1bfe4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   1bfe8:	f8df 8034 	ldr.w	r8, [pc, #52]	; 1c020 <am_hal_delay_us_status_check+0x7c>
   1bfec:	f8df 9034 	ldr.w	r9, [pc, #52]	; 1c024 <am_hal_delay_us_status_check+0x80>
   1bff0:	4604      	mov	r4, r0
   1bff2:	e00c      	b.n	1c00e <am_hal_delay_us_status_check+0x6a>
   1bff4:	b184      	cbz	r4, 1c018 <am_hal_delay_us_status_check+0x74>
   1bff6:	f8d8 3000 	ldr.w	r3, [r8]
   1bffa:	f8d9 2024 	ldr.w	r2, [r9, #36]	; 0x24
   1bffe:	f3c3 03c1 	ubfx	r3, r3, #3, #2
   1c002:	2b02      	cmp	r3, #2
   1c004:	bf0c      	ite	eq
   1c006:	202b      	moveq	r0, #43	; 0x2b
   1c008:	2011      	movne	r0, #17
   1c00a:	3c01      	subs	r4, #1
   1c00c:	4790      	blx	r2
   1c00e:	682b      	ldr	r3, [r5, #0]
   1c010:	4033      	ands	r3, r6
   1c012:	429f      	cmp	r7, r3
   1c014:	d0ee      	beq.n	1bff4 <am_hal_delay_us_status_check+0x50>
   1c016:	e7e4      	b.n	1bfe2 <am_hal_delay_us_status_check+0x3e>
   1c018:	2004      	movs	r0, #4
   1c01a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   1c01e:	bf00      	nop
   1c020:	40021000 	.word	0x40021000
   1c024:	00022c94 	.word	0x00022c94

0001c028 <am_hal_gpio_pinconfig>:
   1c028:	2880      	cmp	r0, #128	; 0x80
   1c02a:	d901      	bls.n	1c030 <am_hal_gpio_pinconfig+0x8>
   1c02c:	2005      	movs	r0, #5
   1c02e:	4770      	bx	lr
   1c030:	f3c1 2381 	ubfx	r3, r1, #10, #2
   1c034:	2b01      	cmp	r3, #1
   1c036:	b410      	push	{r4}
   1c038:	dd0d      	ble.n	1c056 <am_hal_gpio_pinconfig+0x2e>
   1c03a:	4b0f      	ldr	r3, [pc, #60]	; (1c078 <am_hal_gpio_pinconfig+0x50>)
   1c03c:	0942      	lsrs	r2, r0, #5
   1c03e:	f000 041f 	and.w	r4, r0, #31
   1c042:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
   1c046:	2301      	movs	r3, #1
   1c048:	40a3      	lsls	r3, r4
   1c04a:	4213      	tst	r3, r2
   1c04c:	d103      	bne.n	1c056 <am_hal_gpio_pinconfig+0x2e>
   1c04e:	2007      	movs	r0, #7
   1c050:	f85d 4b04 	ldr.w	r4, [sp], #4
   1c054:	4770      	bx	lr
   1c056:	0080      	lsls	r0, r0, #2
   1c058:	f100 4380 	add.w	r3, r0, #1073741824	; 0x40000000
   1c05c:	4a07      	ldr	r2, [pc, #28]	; (1c07c <am_hal_gpio_pinconfig+0x54>)
   1c05e:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
   1c062:	2400      	movs	r4, #0
   1c064:	2073      	movs	r0, #115	; 0x73
   1c066:	f8c2 0200 	str.w	r0, [r2, #512]	; 0x200
   1c06a:	6019      	str	r1, [r3, #0]
   1c06c:	f8c2 4200 	str.w	r4, [r2, #512]	; 0x200
   1c070:	4620      	mov	r0, r4
   1c072:	f85d 4b04 	ldr.w	r4, [sp], #4
   1c076:	4770      	bx	lr
   1c078:	00022a54 	.word	0x00022a54
   1c07c:	40010000 	.word	0x40010000

0001c080 <am_hal_gpio_state_write>:
   1c080:	b530      	push	{r4, r5, lr}
   1c082:	4604      	mov	r4, r0
   1c084:	b083      	sub	sp, #12
   1c086:	2905      	cmp	r1, #5
   1c088:	d817      	bhi.n	1c0ba <am_hal_gpio_state_write+0x3a>
   1c08a:	e8df f001 	tbb	[pc, r1]
   1c08e:	2519      	.short	0x2519
   1c090:	03534731 	.word	0x03534731
   1c094:	f7ff ff06 	bl	1bea4 <am_hal_interrupt_master_disable>
   1c098:	f3c4 1541 	ubfx	r5, r4, #5, #2
   1c09c:	492b      	ldr	r1, [pc, #172]	; (1c14c <am_hal_gpio_state_write+0xcc>)
   1c09e:	9001      	str	r0, [sp, #4]
   1c0a0:	f851 3025 	ldr.w	r3, [r1, r5, lsl #2]
   1c0a4:	f004 041f 	and.w	r4, r4, #31
   1c0a8:	2201      	movs	r2, #1
   1c0aa:	fa02 f404 	lsl.w	r4, r2, r4
   1c0ae:	405c      	eors	r4, r3
   1c0b0:	f841 4025 	str.w	r4, [r1, r5, lsl #2]
   1c0b4:	9801      	ldr	r0, [sp, #4]
   1c0b6:	f7ff fef9 	bl	1beac <am_hal_interrupt_master_set>
   1c0ba:	2000      	movs	r0, #0
   1c0bc:	b003      	add	sp, #12
   1c0be:	bd30      	pop	{r4, r5, pc}
   1c0c0:	f000 011f 	and.w	r1, r0, #31
   1c0c4:	f3c0 1441 	ubfx	r4, r0, #5, #2
   1c0c8:	4a21      	ldr	r2, [pc, #132]	; (1c150 <am_hal_gpio_state_write+0xd0>)
   1c0ca:	2301      	movs	r3, #1
   1c0cc:	408b      	lsls	r3, r1
   1c0ce:	2000      	movs	r0, #0
   1c0d0:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
   1c0d4:	b003      	add	sp, #12
   1c0d6:	bd30      	pop	{r4, r5, pc}
   1c0d8:	f000 011f 	and.w	r1, r0, #31
   1c0dc:	f3c0 1441 	ubfx	r4, r0, #5, #2
   1c0e0:	4a1c      	ldr	r2, [pc, #112]	; (1c154 <am_hal_gpio_state_write+0xd4>)
   1c0e2:	2301      	movs	r3, #1
   1c0e4:	408b      	lsls	r3, r1
   1c0e6:	2000      	movs	r0, #0
   1c0e8:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
   1c0ec:	b003      	add	sp, #12
   1c0ee:	bd30      	pop	{r4, r5, pc}
   1c0f0:	f7ff fed8 	bl	1bea4 <am_hal_interrupt_master_disable>
   1c0f4:	f3c4 1541 	ubfx	r5, r4, #5, #2
   1c0f8:	4917      	ldr	r1, [pc, #92]	; (1c158 <am_hal_gpio_state_write+0xd8>)
   1c0fa:	9000      	str	r0, [sp, #0]
   1c0fc:	f851 3025 	ldr.w	r3, [r1, r5, lsl #2]
   1c100:	2201      	movs	r2, #1
   1c102:	f004 041f 	and.w	r4, r4, #31
   1c106:	fa02 f404 	lsl.w	r4, r2, r4
   1c10a:	405c      	eors	r4, r3
   1c10c:	f841 4025 	str.w	r4, [r1, r5, lsl #2]
   1c110:	9800      	ldr	r0, [sp, #0]
   1c112:	f7ff fecb 	bl	1beac <am_hal_interrupt_master_set>
   1c116:	2000      	movs	r0, #0
   1c118:	b003      	add	sp, #12
   1c11a:	bd30      	pop	{r4, r5, pc}
   1c11c:	f000 011f 	and.w	r1, r0, #31
   1c120:	f3c0 1441 	ubfx	r4, r0, #5, #2
   1c124:	4a0d      	ldr	r2, [pc, #52]	; (1c15c <am_hal_gpio_state_write+0xdc>)
   1c126:	2301      	movs	r3, #1
   1c128:	408b      	lsls	r3, r1
   1c12a:	2000      	movs	r0, #0
   1c12c:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
   1c130:	b003      	add	sp, #12
   1c132:	bd30      	pop	{r4, r5, pc}
   1c134:	f000 011f 	and.w	r1, r0, #31
   1c138:	f3c0 1441 	ubfx	r4, r0, #5, #2
   1c13c:	4a08      	ldr	r2, [pc, #32]	; (1c160 <am_hal_gpio_state_write+0xe0>)
   1c13e:	2301      	movs	r3, #1
   1c140:	408b      	lsls	r3, r1
   1c142:	2000      	movs	r0, #0
   1c144:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
   1c148:	b003      	add	sp, #12
   1c14a:	bd30      	pop	{r4, r5, pc}
   1c14c:	40010244 	.word	0x40010244
   1c150:	40010234 	.word	0x40010234
   1c154:	40010224 	.word	0x40010224
   1c158:	40010214 	.word	0x40010214
   1c15c:	40010264 	.word	0x40010264
   1c160:	40010254 	.word	0x40010254

0001c164 <am_hal_util_write_and_wait>:
   1c164:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   1c168:	4c42      	ldr	r4, [pc, #264]	; (1c274 <am_hal_util_write_and_wait+0x110>)
   1c16a:	4699      	mov	r9, r3
   1c16c:	6823      	ldr	r3, [r4, #0]
   1c16e:	454b      	cmp	r3, r9
   1c170:	b087      	sub	sp, #28
   1c172:	4606      	mov	r6, r0
   1c174:	460f      	mov	r7, r1
   1c176:	4615      	mov	r5, r2
   1c178:	d034      	beq.n	1c1e4 <am_hal_util_write_and_wait+0x80>
   1c17a:	a801      	add	r0, sp, #4
   1c17c:	f000 fbce 	bl	1c91c <am_hal_timer_default_config_set>
   1c180:	4b3d      	ldr	r3, [pc, #244]	; (1c278 <am_hal_util_write_and_wait+0x114>)
   1c182:	4a3e      	ldr	r2, [pc, #248]	; (1c27c <am_hal_util_write_and_wait+0x118>)
   1c184:	fb03 f309 	mul.w	r3, r3, r9
   1c188:	fba2 2303 	umull	r2, r3, r2, r3
   1c18c:	0c9b      	lsrs	r3, r3, #18
   1c18e:	2001      	movs	r0, #1
   1c190:	f04f 32ff 	mov.w	r2, #4294967295
   1c194:	9305      	str	r3, [sp, #20]
   1c196:	f88d 0005 	strb.w	r0, [sp, #5]
   1c19a:	2300      	movs	r3, #0
   1c19c:	a901      	add	r1, sp, #4
   1c19e:	200d      	movs	r0, #13
   1c1a0:	9204      	str	r2, [sp, #16]
   1c1a2:	9303      	str	r3, [sp, #12]
   1c1a4:	f000 fafe 	bl	1c7a4 <internal_timer_config>
   1c1a8:	b110      	cbz	r0, 1c1b0 <am_hal_util_write_and_wait+0x4c>
   1c1aa:	b007      	add	sp, #28
   1c1ac:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   1c1b0:	200d      	movs	r0, #13
   1c1b2:	f000 fc0d 	bl	1c9d0 <am_hal_timer_clear>
   1c1b6:	200d      	movs	r0, #13
   1c1b8:	f000 fbe8 	bl	1c98c <am_hal_timer_stop>
   1c1bc:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
   1c1c0:	f000 fc86 	bl	1cad0 <am_hal_timer_interrupt_clear>
   1c1c4:	2800      	cmp	r0, #0
   1c1c6:	d1f0      	bne.n	1c1aa <am_hal_util_write_and_wait+0x46>
   1c1c8:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
   1c1cc:	f000 fc46 	bl	1ca5c <am_hal_timer_interrupt_enable>
   1c1d0:	2800      	cmp	r0, #0
   1c1d2:	d1ea      	bne.n	1c1aa <am_hal_util_write_and_wait+0x46>
   1c1d4:	4b2a      	ldr	r3, [pc, #168]	; (1c280 <am_hal_util_write_and_wait+0x11c>)
   1c1d6:	f883 0350 	strb.w	r0, [r3, #848]	; 0x350
   1c1da:	f44f 3280 	mov.w	r2, #65536	; 0x10000
   1c1de:	609a      	str	r2, [r3, #8]
   1c1e0:	f8c4 9000 	str.w	r9, [r4]
   1c1e4:	4b27      	ldr	r3, [pc, #156]	; (1c284 <am_hal_util_write_and_wait+0x120>)
   1c1e6:	68dc      	ldr	r4, [r3, #12]
   1c1e8:	f3c4 2402 	ubfx	r4, r4, #8, #3
   1c1ec:	2c07      	cmp	r4, #7
   1c1ee:	d038      	beq.n	1c262 <am_hal_util_write_and_wait+0xfe>
   1c1f0:	f7ff fe58 	bl	1bea4 <am_hal_interrupt_master_disable>
   1c1f4:	9000      	str	r0, [sp, #0]
   1c1f6:	f3ef 8811 	mrs	r8, BASEPRI
   1c1fa:	2c04      	cmp	r4, #4
   1c1fc:	d935      	bls.n	1c26a <am_hal_util_write_and_wait+0x106>
   1c1fe:	2301      	movs	r3, #1
   1c200:	3401      	adds	r4, #1
   1c202:	fa03 f404 	lsl.w	r4, r3, r4
   1c206:	f384 8811 	msr	BASEPRI, r4
   1c20a:	1c7b      	adds	r3, r7, #1
   1c20c:	d003      	beq.n	1c216 <am_hal_util_write_and_wait+0xb2>
   1c20e:	6833      	ldr	r3, [r6, #0]
   1c210:	ea23 0707 	bic.w	r7, r3, r7
   1c214:	433d      	orrs	r5, r7
   1c216:	200d      	movs	r0, #13
   1c218:	f000 fbda 	bl	1c9d0 <am_hal_timer_clear>
   1c21c:	4a19      	ldr	r2, [pc, #100]	; (1c284 <am_hal_util_write_and_wait+0x120>)
   1c21e:	4c1a      	ldr	r4, [pc, #104]	; (1c288 <am_hal_util_write_and_wait+0x124>)
   1c220:	6913      	ldr	r3, [r2, #16]
   1c222:	f023 0304 	bic.w	r3, r3, #4
   1c226:	6113      	str	r3, [r2, #16]
   1c228:	4631      	mov	r1, r6
   1c22a:	6823      	ldr	r3, [r4, #0]
   1c22c:	4628      	mov	r0, r5
   1c22e:	4798      	blx	r3
   1c230:	200d      	movs	r0, #13
   1c232:	f000 fbab 	bl	1c98c <am_hal_timer_stop>
   1c236:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
   1c23a:	f000 fc49 	bl	1cad0 <am_hal_timer_interrupt_clear>
   1c23e:	a901      	add	r1, sp, #4
   1c240:	2000      	movs	r0, #0
   1c242:	f000 fc35 	bl	1cab0 <am_hal_timer_interrupt_status_get>
   1c246:	4b0e      	ldr	r3, [pc, #56]	; (1c280 <am_hal_util_write_and_wait+0x11c>)
   1c248:	f44f 3280 	mov.w	r2, #65536	; 0x10000
   1c24c:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
   1c250:	f388 8811 	msr	BASEPRI, r8
   1c254:	9800      	ldr	r0, [sp, #0]
   1c256:	f7ff fe29 	bl	1beac <am_hal_interrupt_master_set>
   1c25a:	2000      	movs	r0, #0
   1c25c:	b007      	add	sp, #28
   1c25e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   1c262:	2001      	movs	r0, #1
   1c264:	b007      	add	sp, #28
   1c266:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   1c26a:	2320      	movs	r3, #32
   1c26c:	f383 8811 	msr	BASEPRI, r3
   1c270:	e7cb      	b.n	1c20a <am_hal_util_write_and_wait+0xa6>
   1c272:	bf00      	nop
   1c274:	10030224 	.word	0x10030224
   1c278:	005b8d80 	.word	0x005b8d80
   1c27c:	431bde83 	.word	0x431bde83
   1c280:	e000e100 	.word	0xe000e100
   1c284:	e000ed00 	.word	0xe000ed00
   1c288:	1002fe44 	.word	0x1002fe44

0001c28c <am_hal_pwrctrl_periph_enable>:
   1c28c:	b570      	push	{r4, r5, r6, lr}
   1c28e:	2814      	cmp	r0, #20
   1c290:	b084      	sub	sp, #16
   1c292:	d020      	beq.n	1c2d6 <am_hal_pwrctrl_periph_enable+0x4a>
   1c294:	4604      	mov	r4, r0
   1c296:	0124      	lsls	r4, r4, #4
   1c298:	f7ff fe04 	bl	1bea4 <am_hal_interrupt_master_disable>
   1c29c:	4b13      	ldr	r3, [pc, #76]	; (1c2ec <am_hal_pwrctrl_periph_enable+0x60>)
   1c29e:	9003      	str	r0, [sp, #12]
   1c2a0:	591a      	ldr	r2, [r3, r4]
   1c2a2:	9803      	ldr	r0, [sp, #12]
   1c2a4:	6811      	ldr	r1, [r2, #0]
   1c2a6:	191e      	adds	r6, r3, r4
   1c2a8:	6873      	ldr	r3, [r6, #4]
   1c2aa:	430b      	orrs	r3, r1
   1c2ac:	6013      	str	r3, [r2, #0]
   1c2ae:	f7ff fdfd 	bl	1beac <am_hal_interrupt_master_set>
   1c2b2:	68f4      	ldr	r4, [r6, #12]
   1c2b4:	68b5      	ldr	r5, [r6, #8]
   1c2b6:	2001      	movs	r0, #1
   1c2b8:	9000      	str	r0, [sp, #0]
   1c2ba:	4623      	mov	r3, r4
   1c2bc:	4622      	mov	r2, r4
   1c2be:	4629      	mov	r1, r5
   1c2c0:	2005      	movs	r0, #5
   1c2c2:	f7ff fe6f 	bl	1bfa4 <am_hal_delay_us_status_check>
   1c2c6:	b920      	cbnz	r0, 1c2d2 <am_hal_pwrctrl_periph_enable+0x46>
   1c2c8:	682b      	ldr	r3, [r5, #0]
   1c2ca:	421c      	tst	r4, r3
   1c2cc:	bf0c      	ite	eq
   1c2ce:	2001      	moveq	r0, #1
   1c2d0:	2000      	movne	r0, #0
   1c2d2:	b004      	add	sp, #16
   1c2d4:	bd70      	pop	{r4, r5, r6, pc}
   1c2d6:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
   1c2da:	4611      	mov	r1, r2
   1c2dc:	2310      	movs	r3, #16
   1c2de:	4804      	ldr	r0, [pc, #16]	; (1c2f0 <am_hal_pwrctrl_periph_enable+0x64>)
   1c2e0:	4d04      	ldr	r5, [pc, #16]	; (1c2f4 <am_hal_pwrctrl_periph_enable+0x68>)
   1c2e2:	f7ff ff3f 	bl	1c164 <am_hal_util_write_and_wait>
   1c2e6:	f44f 1480 	mov.w	r4, #1048576	; 0x100000
   1c2ea:	e7ed      	b.n	1c2c8 <am_hal_pwrctrl_periph_enable+0x3c>
   1c2ec:	00022a64 	.word	0x00022a64
   1c2f0:	40021004 	.word	0x40021004
   1c2f4:	40021008 	.word	0x40021008

0001c2f8 <am_hal_pwrctrl_periph_disable>:
   1c2f8:	b570      	push	{r4, r5, r6, lr}
   1c2fa:	2814      	cmp	r0, #20
   1c2fc:	b084      	sub	sp, #16
   1c2fe:	d021      	beq.n	1c344 <am_hal_pwrctrl_periph_disable+0x4c>
   1c300:	4604      	mov	r4, r0
   1c302:	0124      	lsls	r4, r4, #4
   1c304:	f7ff fdce 	bl	1bea4 <am_hal_interrupt_master_disable>
   1c308:	4b14      	ldr	r3, [pc, #80]	; (1c35c <am_hal_pwrctrl_periph_disable+0x64>)
   1c30a:	9003      	str	r0, [sp, #12]
   1c30c:	591a      	ldr	r2, [r3, r4]
   1c30e:	9803      	ldr	r0, [sp, #12]
   1c310:	191e      	adds	r6, r3, r4
   1c312:	6813      	ldr	r3, [r2, #0]
   1c314:	6871      	ldr	r1, [r6, #4]
   1c316:	ea23 0301 	bic.w	r3, r3, r1
   1c31a:	6013      	str	r3, [r2, #0]
   1c31c:	f7ff fdc6 	bl	1beac <am_hal_interrupt_master_set>
   1c320:	68f4      	ldr	r4, [r6, #12]
   1c322:	68b5      	ldr	r5, [r6, #8]
   1c324:	2000      	movs	r0, #0
   1c326:	9000      	str	r0, [sp, #0]
   1c328:	4623      	mov	r3, r4
   1c32a:	4622      	mov	r2, r4
   1c32c:	4629      	mov	r1, r5
   1c32e:	2005      	movs	r0, #5
   1c330:	f7ff fe38 	bl	1bfa4 <am_hal_delay_us_status_check>
   1c334:	b920      	cbnz	r0, 1c340 <am_hal_pwrctrl_periph_disable+0x48>
   1c336:	682b      	ldr	r3, [r5, #0]
   1c338:	421c      	tst	r4, r3
   1c33a:	bf14      	ite	ne
   1c33c:	2001      	movne	r0, #1
   1c33e:	2000      	moveq	r0, #0
   1c340:	b004      	add	sp, #16
   1c342:	bd70      	pop	{r4, r5, r6, pc}
   1c344:	2310      	movs	r3, #16
   1c346:	2200      	movs	r2, #0
   1c348:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
   1c34c:	4804      	ldr	r0, [pc, #16]	; (1c360 <am_hal_pwrctrl_periph_disable+0x68>)
   1c34e:	4d05      	ldr	r5, [pc, #20]	; (1c364 <am_hal_pwrctrl_periph_disable+0x6c>)
   1c350:	f7ff ff08 	bl	1c164 <am_hal_util_write_and_wait>
   1c354:	f44f 1480 	mov.w	r4, #1048576	; 0x100000
   1c358:	e7ed      	b.n	1c336 <am_hal_pwrctrl_periph_disable+0x3e>
   1c35a:	bf00      	nop
   1c35c:	00022a64 	.word	0x00022a64
   1c360:	40021004 	.word	0x40021004
   1c364:	40021008 	.word	0x40021008

0001c368 <am_hal_pwrctrl_low_power_init>:
   1c368:	b510      	push	{r4, lr}
   1c36a:	4c61      	ldr	r4, [pc, #388]	; (1c4f0 <am_hal_pwrctrl_low_power_init+0x188>)
   1c36c:	4961      	ldr	r1, [pc, #388]	; (1c4f4 <am_hal_pwrctrl_low_power_init+0x18c>)
   1c36e:	6963      	ldr	r3, [r4, #20]
   1c370:	f043 0310 	orr.w	r3, r3, #16
   1c374:	6163      	str	r3, [r4, #20]
   1c376:	6963      	ldr	r3, [r4, #20]
   1c378:	f043 0320 	orr.w	r3, r3, #32
   1c37c:	6163      	str	r3, [r4, #20]
   1c37e:	6963      	ldr	r3, [r4, #20]
   1c380:	f043 0307 	orr.w	r3, r3, #7
   1c384:	6163      	str	r3, [r4, #20]
   1c386:	6963      	ldr	r3, [r4, #20]
   1c388:	b082      	sub	sp, #8
   1c38a:	f043 0308 	orr.w	r3, r3, #8
   1c38e:	6163      	str	r3, [r4, #20]
   1c390:	2201      	movs	r2, #1
   1c392:	6963      	ldr	r3, [r4, #20]
   1c394:	9200      	str	r2, [sp, #0]
   1c396:	2005      	movs	r0, #5
   1c398:	223f      	movs	r2, #63	; 0x3f
   1c39a:	f7ff fe03 	bl	1bfa4 <am_hal_delay_us_status_check>
   1c39e:	b938      	cbnz	r0, 1c3b0 <am_hal_pwrctrl_low_power_init+0x48>
   1c3a0:	69a2      	ldr	r2, [r4, #24]
   1c3a2:	6963      	ldr	r3, [r4, #20]
   1c3a4:	f3c2 1200 	ubfx	r2, r2, #4, #1
   1c3a8:	f3c3 1300 	ubfx	r3, r3, #4, #1
   1c3ac:	429a      	cmp	r2, r3
   1c3ae:	d077      	beq.n	1c4a0 <am_hal_pwrctrl_low_power_init+0x138>
   1c3b0:	4c4f      	ldr	r4, [pc, #316]	; (1c4f0 <am_hal_pwrctrl_low_power_init+0x188>)
   1c3b2:	4951      	ldr	r1, [pc, #324]	; (1c4f8 <am_hal_pwrctrl_low_power_init+0x190>)
   1c3b4:	6a63      	ldr	r3, [r4, #36]	; 0x24
   1c3b6:	f043 0303 	orr.w	r3, r3, #3
   1c3ba:	6263      	str	r3, [r4, #36]	; 0x24
   1c3bc:	2201      	movs	r2, #1
   1c3be:	6a63      	ldr	r3, [r4, #36]	; 0x24
   1c3c0:	9200      	str	r2, [sp, #0]
   1c3c2:	2005      	movs	r0, #5
   1c3c4:	2203      	movs	r2, #3
   1c3c6:	f7ff fded 	bl	1bfa4 <am_hal_delay_us_status_check>
   1c3ca:	b938      	cbnz	r0, 1c3dc <am_hal_pwrctrl_low_power_init+0x74>
   1c3cc:	6aa2      	ldr	r2, [r4, #40]	; 0x28
   1c3ce:	6a63      	ldr	r3, [r4, #36]	; 0x24
   1c3d0:	f002 0203 	and.w	r2, r2, #3
   1c3d4:	f003 0303 	and.w	r3, r3, #3
   1c3d8:	429a      	cmp	r2, r3
   1c3da:	d04c      	beq.n	1c476 <am_hal_pwrctrl_low_power_init+0x10e>
   1c3dc:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
   1c3e0:	4b43      	ldr	r3, [pc, #268]	; (1c4f0 <am_hal_pwrctrl_low_power_init+0x188>)
   1c3e2:	6c51      	ldr	r1, [r2, #68]	; 0x44
   1c3e4:	4845      	ldr	r0, [pc, #276]	; (1c4fc <am_hal_pwrctrl_low_power_init+0x194>)
   1c3e6:	243e      	movs	r4, #62	; 0x3e
   1c3e8:	f364 4199 	bfi	r1, r4, #18, #8
   1c3ec:	2400      	movs	r4, #0
   1c3ee:	6451      	str	r1, [r2, #68]	; 0x44
   1c3f0:	f8c3 4140 	str.w	r4, [r3, #320]	; 0x140
   1c3f4:	f8c3 4144 	str.w	r4, [r3, #324]	; 0x144
   1c3f8:	f8c3 4148 	str.w	r4, [r3, #328]	; 0x148
   1c3fc:	f8c3 414c 	str.w	r4, [r3, #332]	; 0x14c
   1c400:	f8c3 4150 	str.w	r4, [r3, #336]	; 0x150
   1c404:	f8c3 4154 	str.w	r4, [r3, #340]	; 0x154
   1c408:	f8c3 4158 	str.w	r4, [r3, #344]	; 0x158
   1c40c:	f8c3 415c 	str.w	r4, [r3, #348]	; 0x15c
   1c410:	f8c3 4160 	str.w	r4, [r3, #352]	; 0x160
   1c414:	f8c3 4164 	str.w	r4, [r3, #356]	; 0x164
   1c418:	f8c3 4168 	str.w	r4, [r3, #360]	; 0x168
   1c41c:	f8c3 416c 	str.w	r4, [r3, #364]	; 0x16c
   1c420:	f8c3 4170 	str.w	r4, [r3, #368]	; 0x170
   1c424:	f8c3 4174 	str.w	r4, [r3, #372]	; 0x174
   1c428:	f8c3 4178 	str.w	r4, [r3, #376]	; 0x178
   1c42c:	f8c3 417c 	str.w	r4, [r3, #380]	; 0x17c
   1c430:	f8c3 4180 	str.w	r4, [r3, #384]	; 0x180
   1c434:	f8c3 4184 	str.w	r4, [r3, #388]	; 0x184
   1c438:	f8c3 4188 	str.w	r4, [r3, #392]	; 0x188
   1c43c:	f000 fb4e 	bl	1cadc <am_hal_daxi_config>
   1c440:	4621      	mov	r1, r4
   1c442:	2002      	movs	r0, #2
   1c444:	f000 fb5e 	bl	1cb04 <am_hal_daxi_control>
   1c448:	4621      	mov	r1, r4
   1c44a:	2001      	movs	r0, #1
   1c44c:	f000 fb5a 	bl	1cb04 <am_hal_daxi_control>
   1c450:	2064      	movs	r0, #100	; 0x64
   1c452:	f7ff fd65 	bl	1bf20 <am_hal_delay_us>
   1c456:	4b2a      	ldr	r3, [pc, #168]	; (1c500 <am_hal_pwrctrl_low_power_init+0x198>)
   1c458:	f8d3 2378 	ldr.w	r2, [r3, #888]	; 0x378
   1c45c:	f364 621c 	bfi	r2, r4, #24, #5
   1c460:	f8c3 2378 	str.w	r2, [r3, #888]	; 0x378
   1c464:	f8d3 2358 	ldr.w	r2, [r3, #856]	; 0x358
   1c468:	4620      	mov	r0, r4
   1c46a:	f364 4296 	bfi	r2, r4, #18, #5
   1c46e:	f8c3 2358 	str.w	r2, [r3, #856]	; 0x358
   1c472:	b002      	add	sp, #8
   1c474:	bd10      	pop	{r4, pc}
   1c476:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   1c478:	f360 0383 	bfi	r3, r0, #2, #2
   1c47c:	62e3      	str	r3, [r4, #44]	; 0x2c
   1c47e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   1c480:	f360 1305 	bfi	r3, r0, #4, #2
   1c484:	62e3      	str	r3, [r4, #44]	; 0x2c
   1c486:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   1c488:	f360 1387 	bfi	r3, r0, #6, #2
   1c48c:	62e3      	str	r3, [r4, #44]	; 0x2c
   1c48e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   1c490:	f360 2309 	bfi	r3, r0, #8, #2
   1c494:	62e3      	str	r3, [r4, #44]	; 0x2c
   1c496:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   1c498:	f360 0301 	bfi	r3, r0, #0, #2
   1c49c:	62e3      	str	r3, [r4, #44]	; 0x2c
   1c49e:	e79d      	b.n	1c3dc <am_hal_pwrctrl_low_power_init+0x74>
   1c4a0:	69a2      	ldr	r2, [r4, #24]
   1c4a2:	6963      	ldr	r3, [r4, #20]
   1c4a4:	f3c2 1240 	ubfx	r2, r2, #5, #1
   1c4a8:	f3c3 1340 	ubfx	r3, r3, #5, #1
   1c4ac:	429a      	cmp	r2, r3
   1c4ae:	f47f af7f 	bne.w	1c3b0 <am_hal_pwrctrl_low_power_init+0x48>
   1c4b2:	69a2      	ldr	r2, [r4, #24]
   1c4b4:	6963      	ldr	r3, [r4, #20]
   1c4b6:	f002 0207 	and.w	r2, r2, #7
   1c4ba:	f003 0307 	and.w	r3, r3, #7
   1c4be:	429a      	cmp	r2, r3
   1c4c0:	f47f af76 	bne.w	1c3b0 <am_hal_pwrctrl_low_power_init+0x48>
   1c4c4:	69a2      	ldr	r2, [r4, #24]
   1c4c6:	6963      	ldr	r3, [r4, #20]
   1c4c8:	f3c2 02c0 	ubfx	r2, r2, #3, #1
   1c4cc:	f3c3 03c0 	ubfx	r3, r3, #3, #1
   1c4d0:	429a      	cmp	r2, r3
   1c4d2:	f47f af6d 	bne.w	1c3b0 <am_hal_pwrctrl_low_power_init+0x48>
   1c4d6:	69e3      	ldr	r3, [r4, #28]
   1c4d8:	f360 1304 	bfi	r3, r0, #4, #1
   1c4dc:	61e3      	str	r3, [r4, #28]
   1c4de:	69e3      	ldr	r3, [r4, #28]
   1c4e0:	f043 0308 	orr.w	r3, r3, #8
   1c4e4:	61e3      	str	r3, [r4, #28]
   1c4e6:	69e3      	ldr	r3, [r4, #28]
   1c4e8:	f360 0302 	bfi	r3, r0, #0, #3
   1c4ec:	61e3      	str	r3, [r4, #28]
   1c4ee:	e75f      	b.n	1c3b0 <am_hal_pwrctrl_low_power_init+0x48>
   1c4f0:	40021000 	.word	0x40021000
   1c4f4:	40021018 	.word	0x40021018
   1c4f8:	40021028 	.word	0x40021028
   1c4fc:	00022cbc 	.word	0x00022cbc
   1c500:	40020000 	.word	0x40020000

0001c504 <am_hal_pwrctrl_control>:
   1c504:	b538      	push	{r3, r4, r5, lr}
   1c506:	2803      	cmp	r0, #3
   1c508:	d84d      	bhi.n	1c5a6 <am_hal_pwrctrl_control+0xa2>
   1c50a:	e8df f000 	tbb	[pc, r0]
   1c50e:	1319      	.short	0x1319
   1c510:	0206      	.short	0x0206
   1c512:	4b26      	ldr	r3, [pc, #152]	; (1c5ac <am_hal_pwrctrl_control+0xa8>)
   1c514:	2000      	movs	r0, #0
   1c516:	6058      	str	r0, [r3, #4]
   1c518:	bd38      	pop	{r3, r4, r5, pc}
   1c51a:	4b25      	ldr	r3, [pc, #148]	; (1c5b0 <am_hal_pwrctrl_control+0xac>)
   1c51c:	f8d3 2124 	ldr.w	r2, [r3, #292]	; 0x124
   1c520:	2120      	movs	r1, #32
   1c522:	f361 0287 	bfi	r2, r1, #2, #6
   1c526:	2101      	movs	r1, #1
   1c528:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
   1c52c:	f8c3 1120 	str.w	r1, [r3, #288]	; 0x120
   1c530:	2000      	movs	r0, #0
   1c532:	bd38      	pop	{r3, r4, r5, pc}
   1c534:	4d1f      	ldr	r5, [pc, #124]	; (1c5b4 <am_hal_pwrctrl_control+0xb0>)
   1c536:	6828      	ldr	r0, [r5, #0]
   1c538:	f410 1080 	ands.w	r0, r0, #1048576	; 0x100000
   1c53c:	d10d      	bne.n	1c55a <am_hal_pwrctrl_control+0x56>
   1c53e:	bd38      	pop	{r3, r4, r5, pc}
   1c540:	4b1b      	ldr	r3, [pc, #108]	; (1c5b0 <am_hal_pwrctrl_control+0xac>)
   1c542:	4a1a      	ldr	r2, [pc, #104]	; (1c5ac <am_hal_pwrctrl_control+0xa8>)
   1c544:	2107      	movs	r1, #7
   1c546:	f8c3 133c 	str.w	r1, [r3, #828]	; 0x33c
   1c54a:	f8d2 3100 	ldr.w	r3, [r2, #256]	; 0x100
   1c54e:	f043 0301 	orr.w	r3, r3, #1
   1c552:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
   1c556:	2000      	movs	r0, #0
   1c558:	bd38      	pop	{r3, r4, r5, pc}
   1c55a:	2301      	movs	r3, #1
   1c55c:	461a      	mov	r2, r3
   1c55e:	4916      	ldr	r1, [pc, #88]	; (1c5b8 <am_hal_pwrctrl_control+0xb4>)
   1c560:	2064      	movs	r0, #100	; 0x64
   1c562:	f7ff fcf5 	bl	1bf50 <am_hal_delay_us_status_change>
   1c566:	2800      	cmp	r0, #0
   1c568:	d1e9      	bne.n	1c53e <am_hal_pwrctrl_control+0x3a>
   1c56a:	2301      	movs	r3, #1
   1c56c:	461a      	mov	r2, r3
   1c56e:	4913      	ldr	r1, [pc, #76]	; (1c5bc <am_hal_pwrctrl_control+0xb8>)
   1c570:	2064      	movs	r0, #100	; 0x64
   1c572:	f7ff fced 	bl	1bf50 <am_hal_delay_us_status_change>
   1c576:	4604      	mov	r4, r0
   1c578:	2800      	cmp	r0, #0
   1c57a:	d1e0      	bne.n	1c53e <am_hal_pwrctrl_control+0x3a>
   1c57c:	4a10      	ldr	r2, [pc, #64]	; (1c5c0 <am_hal_pwrctrl_control+0xbc>)
   1c57e:	f8d2 3a80 	ldr.w	r3, [r2, #2688]	; 0xa80
   1c582:	f043 0301 	orr.w	r3, r3, #1
   1c586:	f8c2 3a80 	str.w	r3, [r2, #2688]	; 0xa80
   1c58a:	200f      	movs	r0, #15
   1c58c:	f7ff fcc8 	bl	1bf20 <am_hal_delay_us>
   1c590:	4622      	mov	r2, r4
   1c592:	2310      	movs	r3, #16
   1c594:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
   1c598:	480a      	ldr	r0, [pc, #40]	; (1c5c4 <am_hal_pwrctrl_control+0xc0>)
   1c59a:	f7ff fde3 	bl	1c164 <am_hal_util_write_and_wait>
   1c59e:	6828      	ldr	r0, [r5, #0]
   1c5a0:	f3c0 5000 	ubfx	r0, r0, #20, #1
   1c5a4:	bd38      	pop	{r3, r4, r5, pc}
   1c5a6:	2006      	movs	r0, #6
   1c5a8:	bd38      	pop	{r3, r4, r5, pc}
   1c5aa:	bf00      	nop
   1c5ac:	40021000 	.word	0x40021000
   1c5b0:	40020000 	.word	0x40020000
   1c5b4:	40021008 	.word	0x40021008
   1c5b8:	400c0a7c 	.word	0x400c0a7c
   1c5bc:	400c1f10 	.word	0x400c1f10
   1c5c0:	400c0000 	.word	0x400c0000
   1c5c4:	40021004 	.word	0x40021004

0001c5c8 <am_hal_stimer_counter_get>:
   1c5c8:	b500      	push	{lr}
   1c5ca:	b085      	sub	sp, #20
   1c5cc:	a901      	add	r1, sp, #4
   1c5ce:	4805      	ldr	r0, [pc, #20]	; (1c5e4 <am_hal_stimer_counter_get+0x1c>)
   1c5d0:	f000 faae 	bl	1cb30 <am_hal_triple_read>
   1c5d4:	9802      	ldr	r0, [sp, #8]
   1c5d6:	9b01      	ldr	r3, [sp, #4]
   1c5d8:	4283      	cmp	r3, r0
   1c5da:	bf18      	it	ne
   1c5dc:	9803      	ldrne	r0, [sp, #12]
   1c5de:	b005      	add	sp, #20
   1c5e0:	f85d fb04 	ldr.w	pc, [sp], #4
   1c5e4:	40008804 	.word	0x40008804

0001c5e8 <am_hal_stimer_compare_delta_set>:
   1c5e8:	2807      	cmp	r0, #7
   1c5ea:	bf9c      	itt	ls
   1c5ec:	4b01      	ldrls	r3, [pc, #4]	; (1c5f4 <am_hal_stimer_compare_delta_set+0xc>)
   1c5ee:	f843 1020 	strls.w	r1, [r3, r0, lsl #2]
   1c5f2:	4770      	bx	lr
   1c5f4:	40008820 	.word	0x40008820

0001c5f8 <am_hal_stimer_int_clear>:
   1c5f8:	4b01      	ldr	r3, [pc, #4]	; (1c600 <am_hal_stimer_int_clear+0x8>)
   1c5fa:	f8c3 0108 	str.w	r0, [r3, #264]	; 0x108
   1c5fe:	4770      	bx	lr
   1c600:	40008800 	.word	0x40008800

0001c604 <am_hal_stimer_int_status_get>:
   1c604:	4a04      	ldr	r2, [pc, #16]	; (1c618 <am_hal_stimer_int_status_get+0x14>)
   1c606:	f8d2 3104 	ldr.w	r3, [r2, #260]	; 0x104
   1c60a:	b110      	cbz	r0, 1c612 <am_hal_stimer_int_status_get+0xe>
   1c60c:	f8d2 2100 	ldr.w	r2, [r2, #256]	; 0x100
   1c610:	4013      	ands	r3, r2
   1c612:	4618      	mov	r0, r3
   1c614:	4770      	bx	lr
   1c616:	bf00      	nop
   1c618:	40008800 	.word	0x40008800

0001c61c <timer_config_b1>:
   1c61c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c620:	4e5e      	ldr	r6, [pc, #376]	; (1c79c <timer_config_b1+0x180>)
   1c622:	784b      	ldrb	r3, [r1, #1]
   1c624:	688d      	ldr	r5, [r1, #8]
   1c626:	f8d1 e00c 	ldr.w	lr, [r1, #12]
   1c62a:	f8d1 c010 	ldr.w	ip, [r1, #16]
   1c62e:	0087      	lsls	r7, r0, #2
   1c630:	19f4      	adds	r4, r6, r7
   1c632:	2200      	movs	r2, #0
   1c634:	7062      	strb	r2, [r4, #1]
   1c636:	70a2      	strb	r2, [r4, #2]
   1c638:	70e2      	strb	r2, [r4, #3]
   1c63a:	f806 2020 	strb.w	r2, [r6, r0, lsl #2]
   1c63e:	2b0e      	cmp	r3, #14
   1c640:	d822      	bhi.n	1c688 <timer_config_b1+0x6c>
   1c642:	e8df f003 	tbb	[pc, r3]
   1c646:	0810      	.short	0x0810
   1c648:	218e2185 	.word	0x218e2185
   1c64c:	21212110 	.word	0x21212110
   1c650:	91132121 	.word	0x91132121
   1c654:	10          	.byte	0x10
   1c655:	00          	.byte	0x00
   1c656:	4437      	add	r7, r6
   1c658:	2201      	movs	r2, #1
   1c65a:	f1be 3fff 	cmp.w	lr, #4294967295
   1c65e:	70fa      	strb	r2, [r7, #3]
   1c660:	70ba      	strb	r2, [r7, #2]
   1c662:	f000 8092 	beq.w	1c78a <timer_config_b1+0x16e>
   1c666:	2007      	movs	r0, #7
   1c668:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c66c:	2d20      	cmp	r5, #32
   1c66e:	d8fa      	bhi.n	1c666 <timer_config_b1+0x4a>
   1c670:	2d00      	cmp	r5, #0
   1c672:	f000 8091 	beq.w	1c798 <timer_config_b1+0x17c>
   1c676:	1c6c      	adds	r4, r5, #1
   1c678:	2201      	movs	r2, #1
   1c67a:	4437      	add	r7, r6
   1c67c:	f806 2020 	strb.w	r2, [r6, r0, lsl #2]
   1c680:	46ac      	mov	ip, r5
   1c682:	70fa      	strb	r2, [r7, #3]
   1c684:	4625      	mov	r5, r4
   1c686:	70ba      	strb	r2, [r7, #2]
   1c688:	f891 9000 	ldrb.w	r9, [r1]
   1c68c:	f1a9 0220 	sub.w	r2, r9, #32
   1c690:	b2d4      	uxtb	r4, r2
   1c692:	2c1f      	cmp	r4, #31
   1c694:	d808      	bhi.n	1c6a8 <timer_config_b1+0x8c>
   1c696:	f019 0f01 	tst.w	r9, #1
   1c69a:	ea4f 0262 	mov.w	r2, r2, asr #1
   1c69e:	d168      	bne.n	1c772 <timer_config_b1+0x156>
   1c6a0:	f816 2022 	ldrb.w	r2, [r6, r2, lsl #2]
   1c6a4:	2a00      	cmp	r2, #0
   1c6a6:	d059      	beq.n	1c75c <timer_config_b1+0x140>
   1c6a8:	790a      	ldrb	r2, [r1, #4]
   1c6aa:	f891 8005 	ldrb.w	r8, [r1, #5]
   1c6ae:	b15a      	cbz	r2, 1c6c8 <timer_config_b1+0xac>
   1c6b0:	f1b8 0f1f 	cmp.w	r8, #31
   1c6b4:	d808      	bhi.n	1c6c8 <timer_config_b1+0xac>
   1c6b6:	f018 0f01 	tst.w	r8, #1
   1c6ba:	ea4f 0468 	mov.w	r4, r8, asr #1
   1c6be:	d15e      	bne.n	1c77e <timer_config_b1+0x162>
   1c6c0:	f816 4024 	ldrb.w	r4, [r6, r4, lsl #2]
   1c6c4:	2c00      	cmp	r4, #0
   1c6c6:	d049      	beq.n	1c75c <timer_config_b1+0x140>
   1c6c8:	4e35      	ldr	r6, [pc, #212]	; (1c7a0 <timer_config_b1+0x184>)
   1c6ca:	2701      	movs	r7, #1
   1c6cc:	f8d6 4104 	ldr.w	r4, [r6, #260]	; 0x104
   1c6d0:	4087      	lsls	r7, r0
   1c6d2:	ea24 0407 	bic.w	r4, r4, r7
   1c6d6:	f8c6 4104 	str.w	r4, [r6, #260]	; 0x104
   1c6da:	f891 b003 	ldrb.w	fp, [r1, #3]
   1c6de:	f891 a002 	ldrb.w	sl, [r1, #2]
   1c6e2:	011c      	lsls	r4, r3, #4
   1c6e4:	ea4f 01cb 	mov.w	r1, fp, lsl #3
   1c6e8:	f100 7000 	add.w	r0, r0, #33554432	; 0x2000000
   1c6ec:	b2e4      	uxtb	r4, r4
   1c6ee:	f500 6080 	add.w	r0, r0, #1024	; 0x400
   1c6f2:	f001 0108 	and.w	r1, r1, #8
   1c6f6:	0140      	lsls	r0, r0, #5
   1c6f8:	4321      	orrs	r1, r4
   1c6fa:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
   1c6fe:	ea41 2109 	orr.w	r1, r1, r9, lsl #8
   1c702:	0413      	lsls	r3, r2, #16
   1c704:	f00a 0204 	and.w	r2, sl, #4
   1c708:	430a      	orrs	r2, r1
   1c70a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
   1c70e:	f8d0 1200 	ldr.w	r1, [r0, #512]	; 0x200
   1c712:	4313      	orrs	r3, r2
   1c714:	ea43 6305 	orr.w	r3, r3, r5, lsl #24
   1c718:	ea4f 2208 	mov.w	r2, r8, lsl #8
   1c71c:	f36f 0100 	bfc	r1, #0, #1
   1c720:	f8c0 1200 	str.w	r1, [r0, #512]	; 0x200
   1c724:	f8c0 3200 	str.w	r3, [r0, #512]	; 0x200
   1c728:	f8c0 2210 	str.w	r2, [r0, #528]	; 0x210
   1c72c:	f8c0 e208 	str.w	lr, [r0, #520]	; 0x208
   1c730:	f8c0 c20c 	str.w	ip, [r0, #524]	; 0x20c
   1c734:	f8d0 3200 	ldr.w	r3, [r0, #512]	; 0x200
   1c738:	f043 0302 	orr.w	r3, r3, #2
   1c73c:	f8c0 3200 	str.w	r3, [r0, #512]	; 0x200
   1c740:	f8d6 3104 	ldr.w	r3, [r6, #260]	; 0x104
   1c744:	431f      	orrs	r7, r3
   1c746:	f8c6 7104 	str.w	r7, [r6, #260]	; 0x104
   1c74a:	2000      	movs	r0, #0
   1c74c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c750:	f04f 3201 	mov.w	r2, #16843009	; 0x1010101
   1c754:	f846 2020 	str.w	r2, [r6, r0, lsl #2]
   1c758:	2d00      	cmp	r5, #0
   1c75a:	d095      	beq.n	1c688 <timer_config_b1+0x6c>
   1c75c:	2006      	movs	r0, #6
   1c75e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c762:	2d00      	cmp	r5, #0
   1c764:	d1fa      	bne.n	1c75c <timer_config_b1+0x140>
   1c766:	e78f      	b.n	1c688 <timer_config_b1+0x6c>
   1c768:	f04f 3201 	mov.w	r2, #16843009	; 0x1010101
   1c76c:	f846 2020 	str.w	r2, [r6, r0, lsl #2]
   1c770:	e78a      	b.n	1c688 <timer_config_b1+0x6c>
   1c772:	eb06 0282 	add.w	r2, r6, r2, lsl #2
   1c776:	7892      	ldrb	r2, [r2, #2]
   1c778:	2a00      	cmp	r2, #0
   1c77a:	d0ef      	beq.n	1c75c <timer_config_b1+0x140>
   1c77c:	e794      	b.n	1c6a8 <timer_config_b1+0x8c>
   1c77e:	eb06 0684 	add.w	r6, r6, r4, lsl #2
   1c782:	78b4      	ldrb	r4, [r6, #2]
   1c784:	2c00      	cmp	r4, #0
   1c786:	d0e9      	beq.n	1c75c <timer_config_b1+0x140>
   1c788:	e79e      	b.n	1c6c8 <timer_config_b1+0xac>
   1c78a:	f1bc 3fff 	cmp.w	ip, #4294967295
   1c78e:	f43f af7b 	beq.w	1c688 <timer_config_b1+0x6c>
   1c792:	f10c 0e01 	add.w	lr, ip, #1
   1c796:	e777      	b.n	1c688 <timer_config_b1+0x6c>
   1c798:	462c      	mov	r4, r5
   1c79a:	e76d      	b.n	1c678 <timer_config_b1+0x5c>
   1c79c:	10030228 	.word	0x10030228
   1c7a0:	40008000 	.word	0x40008000

0001c7a4 <internal_timer_config>:
   1c7a4:	4a2d      	ldr	r2, [pc, #180]	; (1c85c <internal_timer_config+0xb8>)
   1c7a6:	68d3      	ldr	r3, [r2, #12]
   1c7a8:	b2db      	uxtb	r3, r3
   1c7aa:	2b21      	cmp	r3, #33	; 0x21
   1c7ac:	d017      	beq.n	1c7de <internal_timer_config+0x3a>
   1c7ae:	68d3      	ldr	r3, [r2, #12]
   1c7b0:	b2db      	uxtb	r3, r3
   1c7b2:	2b21      	cmp	r3, #33	; 0x21
   1c7b4:	d911      	bls.n	1c7da <internal_timer_config+0x36>
   1c7b6:	280f      	cmp	r0, #15
   1c7b8:	d908      	bls.n	1c7cc <internal_timer_config+0x28>
   1c7ba:	f020 0308 	bic.w	r3, r0, #8
   1c7be:	2b05      	cmp	r3, #5
   1c7c0:	d046      	beq.n	1c850 <internal_timer_config+0xac>
   1c7c2:	1fc3      	subs	r3, r0, #7
   1c7c4:	2b02      	cmp	r3, #2
   1c7c6:	d943      	bls.n	1c850 <internal_timer_config+0xac>
   1c7c8:	f7ff bf28 	b.w	1c61c <timer_config_b1>
   1c7cc:	f64d 430a 	movw	r3, #56330	; 0xdc0a
   1c7d0:	40c3      	lsrs	r3, r0
   1c7d2:	07db      	lsls	r3, r3, #31
   1c7d4:	d5f1      	bpl.n	1c7ba <internal_timer_config+0x16>
   1c7d6:	2006      	movs	r0, #6
   1c7d8:	4770      	bx	lr
   1c7da:	2001      	movs	r0, #1
   1c7dc:	4770      	bx	lr
   1c7de:	b4f0      	push	{r4, r5, r6, r7}
   1c7e0:	688b      	ldr	r3, [r1, #8]
   1c7e2:	784f      	ldrb	r7, [r1, #1]
   1c7e4:	780e      	ldrb	r6, [r1, #0]
   1c7e6:	78cc      	ldrb	r4, [r1, #3]
   1c7e8:	788a      	ldrb	r2, [r1, #2]
   1c7ea:	f100 7000 	add.w	r0, r0, #33554432	; 0x2000000
   1c7ee:	061b      	lsls	r3, r3, #24
   1c7f0:	f500 6080 	add.w	r0, r0, #1024	; 0x400
   1c7f4:	013f      	lsls	r7, r7, #4
   1c7f6:	0140      	lsls	r0, r0, #5
   1c7f8:	b2ff      	uxtb	r7, r7
   1c7fa:	ea43 2606 	orr.w	r6, r3, r6, lsl #8
   1c7fe:	00e4      	lsls	r4, r4, #3
   1c800:	790b      	ldrb	r3, [r1, #4]
   1c802:	f8d0 5200 	ldr.w	r5, [r0, #512]	; 0x200
   1c806:	433e      	orrs	r6, r7
   1c808:	f004 0408 	and.w	r4, r4, #8
   1c80c:	0092      	lsls	r2, r2, #2
   1c80e:	4334      	orrs	r4, r6
   1c810:	f002 0204 	and.w	r2, r2, #4
   1c814:	794e      	ldrb	r6, [r1, #5]
   1c816:	041b      	lsls	r3, r3, #16
   1c818:	4322      	orrs	r2, r4
   1c81a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
   1c81e:	4313      	orrs	r3, r2
   1c820:	f36f 0500 	bfc	r5, #0, #1
   1c824:	0232      	lsls	r2, r6, #8
   1c826:	f8c0 5200 	str.w	r5, [r0, #512]	; 0x200
   1c82a:	f8c0 3200 	str.w	r3, [r0, #512]	; 0x200
   1c82e:	f8c0 2210 	str.w	r2, [r0, #528]	; 0x210
   1c832:	68cb      	ldr	r3, [r1, #12]
   1c834:	f8c0 3208 	str.w	r3, [r0, #520]	; 0x208
   1c838:	690b      	ldr	r3, [r1, #16]
   1c83a:	f8c0 320c 	str.w	r3, [r0, #524]	; 0x20c
   1c83e:	f8d0 3200 	ldr.w	r3, [r0, #512]	; 0x200
   1c842:	f043 0302 	orr.w	r3, r3, #2
   1c846:	f8c0 3200 	str.w	r3, [r0, #512]	; 0x200
   1c84a:	bcf0      	pop	{r4, r5, r6, r7}
   1c84c:	2000      	movs	r0, #0
   1c84e:	4770      	bx	lr
   1c850:	790b      	ldrb	r3, [r1, #4]
   1c852:	2b00      	cmp	r3, #0
   1c854:	d0b8      	beq.n	1c7c8 <internal_timer_config+0x24>
   1c856:	2007      	movs	r0, #7
   1c858:	4770      	bx	lr
   1c85a:	bf00      	nop
   1c85c:	40020000 	.word	0x40020000

0001c860 <am_hal_timer_config>:
   1c860:	280d      	cmp	r0, #13
   1c862:	d101      	bne.n	1c868 <am_hal_timer_config+0x8>
   1c864:	2006      	movs	r0, #6
   1c866:	4770      	bx	lr
   1c868:	4a2b      	ldr	r2, [pc, #172]	; (1c918 <am_hal_timer_config+0xb8>)
   1c86a:	68d3      	ldr	r3, [r2, #12]
   1c86c:	b2db      	uxtb	r3, r3
   1c86e:	2b21      	cmp	r3, #33	; 0x21
   1c870:	d018      	beq.n	1c8a4 <am_hal_timer_config+0x44>
   1c872:	68d3      	ldr	r3, [r2, #12]
   1c874:	b2db      	uxtb	r3, r3
   1c876:	2b21      	cmp	r3, #33	; 0x21
   1c878:	d906      	bls.n	1c888 <am_hal_timer_config+0x28>
   1c87a:	280f      	cmp	r0, #15
   1c87c:	d906      	bls.n	1c88c <am_hal_timer_config+0x2c>
   1c87e:	1fc3      	subs	r3, r0, #7
   1c880:	2b02      	cmp	r3, #2
   1c882:	d90a      	bls.n	1c89a <am_hal_timer_config+0x3a>
   1c884:	f7ff beca 	b.w	1c61c <timer_config_b1>
   1c888:	2001      	movs	r0, #1
   1c88a:	4770      	bx	lr
   1c88c:	f64d 430a 	movw	r3, #56330	; 0xdc0a
   1c890:	40c3      	lsrs	r3, r0
   1c892:	07db      	lsls	r3, r3, #31
   1c894:	d4e6      	bmi.n	1c864 <am_hal_timer_config+0x4>
   1c896:	2805      	cmp	r0, #5
   1c898:	d1f1      	bne.n	1c87e <am_hal_timer_config+0x1e>
   1c89a:	790b      	ldrb	r3, [r1, #4]
   1c89c:	2b00      	cmp	r3, #0
   1c89e:	d0f1      	beq.n	1c884 <am_hal_timer_config+0x24>
   1c8a0:	2007      	movs	r0, #7
   1c8a2:	4770      	bx	lr
   1c8a4:	b4f0      	push	{r4, r5, r6, r7}
   1c8a6:	688b      	ldr	r3, [r1, #8]
   1c8a8:	784f      	ldrb	r7, [r1, #1]
   1c8aa:	780e      	ldrb	r6, [r1, #0]
   1c8ac:	78cc      	ldrb	r4, [r1, #3]
   1c8ae:	788a      	ldrb	r2, [r1, #2]
   1c8b0:	f100 7000 	add.w	r0, r0, #33554432	; 0x2000000
   1c8b4:	061b      	lsls	r3, r3, #24
   1c8b6:	f500 6080 	add.w	r0, r0, #1024	; 0x400
   1c8ba:	013f      	lsls	r7, r7, #4
   1c8bc:	0140      	lsls	r0, r0, #5
   1c8be:	b2ff      	uxtb	r7, r7
   1c8c0:	ea43 2606 	orr.w	r6, r3, r6, lsl #8
   1c8c4:	00e4      	lsls	r4, r4, #3
   1c8c6:	790b      	ldrb	r3, [r1, #4]
   1c8c8:	f8d0 5200 	ldr.w	r5, [r0, #512]	; 0x200
   1c8cc:	433e      	orrs	r6, r7
   1c8ce:	f004 0408 	and.w	r4, r4, #8
   1c8d2:	0092      	lsls	r2, r2, #2
   1c8d4:	4334      	orrs	r4, r6
   1c8d6:	f002 0204 	and.w	r2, r2, #4
   1c8da:	794e      	ldrb	r6, [r1, #5]
   1c8dc:	041b      	lsls	r3, r3, #16
   1c8de:	4322      	orrs	r2, r4
   1c8e0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
   1c8e4:	4313      	orrs	r3, r2
   1c8e6:	f36f 0500 	bfc	r5, #0, #1
   1c8ea:	0232      	lsls	r2, r6, #8
   1c8ec:	f8c0 5200 	str.w	r5, [r0, #512]	; 0x200
   1c8f0:	f8c0 3200 	str.w	r3, [r0, #512]	; 0x200
   1c8f4:	f8c0 2210 	str.w	r2, [r0, #528]	; 0x210
   1c8f8:	68cb      	ldr	r3, [r1, #12]
   1c8fa:	f8c0 3208 	str.w	r3, [r0, #520]	; 0x208
   1c8fe:	690b      	ldr	r3, [r1, #16]
   1c900:	f8c0 320c 	str.w	r3, [r0, #524]	; 0x20c
   1c904:	f8d0 3200 	ldr.w	r3, [r0, #512]	; 0x200
   1c908:	f043 0302 	orr.w	r3, r3, #2
   1c90c:	f8c0 3200 	str.w	r3, [r0, #512]	; 0x200
   1c910:	bcf0      	pop	{r4, r5, r6, r7}
   1c912:	2000      	movs	r0, #0
   1c914:	4770      	bx	lr
   1c916:	bf00      	nop
   1c918:	40020000 	.word	0x40020000

0001c91c <am_hal_timer_default_config_set>:
   1c91c:	4603      	mov	r3, r0
   1c91e:	2201      	movs	r2, #1
   1c920:	2000      	movs	r0, #0
   1c922:	f04f 31ff 	mov.w	r1, #4294967295
   1c926:	701a      	strb	r2, [r3, #0]
   1c928:	705a      	strb	r2, [r3, #1]
   1c92a:	715a      	strb	r2, [r3, #5]
   1c92c:	60d9      	str	r1, [r3, #12]
   1c92e:	6119      	str	r1, [r3, #16]
   1c930:	7098      	strb	r0, [r3, #2]
   1c932:	70d8      	strb	r0, [r3, #3]
   1c934:	7118      	strb	r0, [r3, #4]
   1c936:	6098      	str	r0, [r3, #8]
   1c938:	4770      	bx	lr
   1c93a:	bf00      	nop

0001c93c <am_hal_timer_start>:
   1c93c:	b510      	push	{r4, lr}
   1c93e:	b082      	sub	sp, #8
   1c940:	4604      	mov	r4, r0
   1c942:	f7ff faaf 	bl	1bea4 <am_hal_interrupt_master_disable>
   1c946:	4a10      	ldr	r2, [pc, #64]	; (1c988 <am_hal_timer_start+0x4c>)
   1c948:	9001      	str	r0, [sp, #4]
   1c94a:	f8d2 1104 	ldr.w	r1, [r2, #260]	; 0x104
   1c94e:	f104 7300 	add.w	r3, r4, #33554432	; 0x2000000
   1c952:	2001      	movs	r0, #1
   1c954:	40a0      	lsls	r0, r4
   1c956:	f503 6380 	add.w	r3, r3, #1024	; 0x400
   1c95a:	ea21 0100 	bic.w	r1, r1, r0
   1c95e:	015b      	lsls	r3, r3, #5
   1c960:	f8c2 1104 	str.w	r1, [r2, #260]	; 0x104
   1c964:	f8d3 1200 	ldr.w	r1, [r3, #512]	; 0x200
   1c968:	f041 0101 	orr.w	r1, r1, #1
   1c96c:	f8c3 1200 	str.w	r1, [r3, #512]	; 0x200
   1c970:	f8d2 3104 	ldr.w	r3, [r2, #260]	; 0x104
   1c974:	4318      	orrs	r0, r3
   1c976:	f8c2 0104 	str.w	r0, [r2, #260]	; 0x104
   1c97a:	9801      	ldr	r0, [sp, #4]
   1c97c:	f7ff fa96 	bl	1beac <am_hal_interrupt_master_set>
   1c980:	2000      	movs	r0, #0
   1c982:	b002      	add	sp, #8
   1c984:	bd10      	pop	{r4, pc}
   1c986:	bf00      	nop
   1c988:	40008000 	.word	0x40008000

0001c98c <am_hal_timer_stop>:
   1c98c:	b510      	push	{r4, lr}
   1c98e:	b082      	sub	sp, #8
   1c990:	4604      	mov	r4, r0
   1c992:	f7ff fa87 	bl	1bea4 <am_hal_interrupt_master_disable>
   1c996:	490d      	ldr	r1, [pc, #52]	; (1c9cc <am_hal_timer_stop+0x40>)
   1c998:	9001      	str	r0, [sp, #4]
   1c99a:	f8d1 2104 	ldr.w	r2, [r1, #260]	; 0x104
   1c99e:	f104 7300 	add.w	r3, r4, #33554432	; 0x2000000
   1c9a2:	2001      	movs	r0, #1
   1c9a4:	40a0      	lsls	r0, r4
   1c9a6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
   1c9aa:	015b      	lsls	r3, r3, #5
   1c9ac:	ea22 0000 	bic.w	r0, r2, r0
   1c9b0:	f8c1 0104 	str.w	r0, [r1, #260]	; 0x104
   1c9b4:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
   1c9b8:	f36f 0200 	bfc	r2, #0, #1
   1c9bc:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
   1c9c0:	9801      	ldr	r0, [sp, #4]
   1c9c2:	f7ff fa73 	bl	1beac <am_hal_interrupt_master_set>
   1c9c6:	2000      	movs	r0, #0
   1c9c8:	b002      	add	sp, #8
   1c9ca:	bd10      	pop	{r4, pc}
   1c9cc:	40008000 	.word	0x40008000

0001c9d0 <am_hal_timer_clear>:
   1c9d0:	b510      	push	{r4, lr}
   1c9d2:	b082      	sub	sp, #8
   1c9d4:	4604      	mov	r4, r0
   1c9d6:	f7ff fa65 	bl	1bea4 <am_hal_interrupt_master_disable>
   1c9da:	4a16      	ldr	r2, [pc, #88]	; (1ca34 <am_hal_timer_clear+0x64>)
   1c9dc:	9001      	str	r0, [sp, #4]
   1c9de:	f8d2 1104 	ldr.w	r1, [r2, #260]	; 0x104
   1c9e2:	f104 7300 	add.w	r3, r4, #33554432	; 0x2000000
   1c9e6:	2001      	movs	r0, #1
   1c9e8:	40a0      	lsls	r0, r4
   1c9ea:	f503 6380 	add.w	r3, r3, #1024	; 0x400
   1c9ee:	015b      	lsls	r3, r3, #5
   1c9f0:	ea21 0100 	bic.w	r1, r1, r0
   1c9f4:	f8c2 1104 	str.w	r1, [r2, #260]	; 0x104
   1c9f8:	f8d3 1200 	ldr.w	r1, [r3, #512]	; 0x200
   1c9fc:	f36f 0100 	bfc	r1, #0, #1
   1ca00:	f8c3 1200 	str.w	r1, [r3, #512]	; 0x200
   1ca04:	f8d3 1200 	ldr.w	r1, [r3, #512]	; 0x200
   1ca08:	f041 0102 	orr.w	r1, r1, #2
   1ca0c:	f8c3 1200 	str.w	r1, [r3, #512]	; 0x200
   1ca10:	f8d3 1200 	ldr.w	r1, [r3, #512]	; 0x200
   1ca14:	f041 0101 	orr.w	r1, r1, #1
   1ca18:	f8c3 1200 	str.w	r1, [r3, #512]	; 0x200
   1ca1c:	f8d2 3104 	ldr.w	r3, [r2, #260]	; 0x104
   1ca20:	4318      	orrs	r0, r3
   1ca22:	f8c2 0104 	str.w	r0, [r2, #260]	; 0x104
   1ca26:	9801      	ldr	r0, [sp, #4]
   1ca28:	f7ff fa40 	bl	1beac <am_hal_interrupt_master_set>
   1ca2c:	2000      	movs	r0, #0
   1ca2e:	b002      	add	sp, #8
   1ca30:	bd10      	pop	{r4, pc}
   1ca32:	bf00      	nop
   1ca34:	40008000 	.word	0x40008000

0001ca38 <am_hal_timer_read>:
   1ca38:	b500      	push	{lr}
   1ca3a:	0143      	lsls	r3, r0, #5
   1ca3c:	4806      	ldr	r0, [pc, #24]	; (1ca58 <am_hal_timer_read+0x20>)
   1ca3e:	b085      	sub	sp, #20
   1ca40:	4418      	add	r0, r3
   1ca42:	a901      	add	r1, sp, #4
   1ca44:	f000 f874 	bl	1cb30 <am_hal_triple_read>
   1ca48:	9802      	ldr	r0, [sp, #8]
   1ca4a:	9b01      	ldr	r3, [sp, #4]
   1ca4c:	4283      	cmp	r3, r0
   1ca4e:	bf18      	it	ne
   1ca50:	9803      	ldrne	r0, [sp, #12]
   1ca52:	b005      	add	sp, #20
   1ca54:	f85d fb04 	ldr.w	pc, [sp], #4
   1ca58:	40008204 	.word	0x40008204

0001ca5c <am_hal_timer_interrupt_enable>:
   1ca5c:	b410      	push	{r4}
   1ca5e:	4b11      	ldr	r3, [pc, #68]	; (1caa4 <am_hal_timer_interrupt_enable+0x48>)
   1ca60:	68db      	ldr	r3, [r3, #12]
   1ca62:	b2db      	uxtb	r3, r3
   1ca64:	2b21      	cmp	r3, #33	; 0x21
   1ca66:	d911      	bls.n	1ca8c <am_hal_timer_interrupt_enable+0x30>
   1ca68:	4b0f      	ldr	r3, [pc, #60]	; (1caa8 <am_hal_timer_interrupt_enable+0x4c>)
   1ca6a:	4602      	mov	r2, r0
   1ca6c:	f103 0140 	add.w	r1, r3, #64	; 0x40
   1ca70:	07d4      	lsls	r4, r2, #31
   1ca72:	d501      	bpl.n	1ca78 <am_hal_timer_interrupt_enable+0x1c>
   1ca74:	785c      	ldrb	r4, [r3, #1]
   1ca76:	b18c      	cbz	r4, 1ca9c <am_hal_timer_interrupt_enable+0x40>
   1ca78:	f012 0f02 	tst.w	r2, #2
   1ca7c:	ea4f 0292 	mov.w	r2, r2, lsr #2
   1ca80:	d001      	beq.n	1ca86 <am_hal_timer_interrupt_enable+0x2a>
   1ca82:	78dc      	ldrb	r4, [r3, #3]
   1ca84:	b154      	cbz	r4, 1ca9c <am_hal_timer_interrupt_enable+0x40>
   1ca86:	3304      	adds	r3, #4
   1ca88:	428b      	cmp	r3, r1
   1ca8a:	d1f1      	bne.n	1ca70 <am_hal_timer_interrupt_enable+0x14>
   1ca8c:	4a07      	ldr	r2, [pc, #28]	; (1caac <am_hal_timer_interrupt_enable+0x50>)
   1ca8e:	6e13      	ldr	r3, [r2, #96]	; 0x60
   1ca90:	4318      	orrs	r0, r3
   1ca92:	6610      	str	r0, [r2, #96]	; 0x60
   1ca94:	f85d 4b04 	ldr.w	r4, [sp], #4
   1ca98:	2000      	movs	r0, #0
   1ca9a:	4770      	bx	lr
   1ca9c:	2006      	movs	r0, #6
   1ca9e:	f85d 4b04 	ldr.w	r4, [sp], #4
   1caa2:	4770      	bx	lr
   1caa4:	40020000 	.word	0x40020000
   1caa8:	10030228 	.word	0x10030228
   1caac:	40008000 	.word	0x40008000

0001cab0 <am_hal_timer_interrupt_status_get>:
   1cab0:	b920      	cbnz	r0, 1cabc <am_hal_timer_interrupt_status_get+0xc>
   1cab2:	4b06      	ldr	r3, [pc, #24]	; (1cacc <am_hal_timer_interrupt_status_get+0x1c>)
   1cab4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
   1cab6:	600b      	str	r3, [r1, #0]
   1cab8:	2000      	movs	r0, #0
   1caba:	4770      	bx	lr
   1cabc:	4a03      	ldr	r2, [pc, #12]	; (1cacc <am_hal_timer_interrupt_status_get+0x1c>)
   1cabe:	6e50      	ldr	r0, [r2, #100]	; 0x64
   1cac0:	6e13      	ldr	r3, [r2, #96]	; 0x60
   1cac2:	4003      	ands	r3, r0
   1cac4:	600b      	str	r3, [r1, #0]
   1cac6:	2000      	movs	r0, #0
   1cac8:	4770      	bx	lr
   1caca:	bf00      	nop
   1cacc:	40008000 	.word	0x40008000

0001cad0 <am_hal_timer_interrupt_clear>:
   1cad0:	4b01      	ldr	r3, [pc, #4]	; (1cad8 <am_hal_timer_interrupt_clear+0x8>)
   1cad2:	6698      	str	r0, [r3, #104]	; 0x68
   1cad4:	2000      	movs	r0, #0
   1cad6:	4770      	bx	lr
   1cad8:	40008000 	.word	0x40008000

0001cadc <am_hal_daxi_config>:
   1cadc:	b178      	cbz	r0, 1cafe <am_hal_daxi_config+0x22>
   1cade:	7842      	ldrb	r2, [r0, #1]
   1cae0:	7881      	ldrb	r1, [r0, #2]
   1cae2:	7803      	ldrb	r3, [r0, #0]
   1cae4:	0212      	lsls	r2, r2, #8
   1cae6:	f402 7240 	and.w	r2, r2, #768	; 0x300
   1caea:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
   1caee:	f001 0201 	and.w	r2, r1, #1
   1caf2:	f04f 4190 	mov.w	r1, #1207959552	; 0x48000000
   1caf6:	4313      	orrs	r3, r2
   1caf8:	650b      	str	r3, [r1, #80]	; 0x50
   1cafa:	2000      	movs	r0, #0
   1cafc:	4770      	bx	lr
   1cafe:	2006      	movs	r0, #6
   1cb00:	4770      	bx	lr
   1cb02:	bf00      	nop

0001cb04 <am_hal_daxi_control>:
   1cb04:	2801      	cmp	r0, #1
   1cb06:	d00b      	beq.n	1cb20 <am_hal_daxi_control+0x1c>
   1cb08:	2802      	cmp	r0, #2
   1cb0a:	d107      	bne.n	1cb1c <am_hal_daxi_control+0x18>
   1cb0c:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
   1cb10:	2000      	movs	r0, #0
   1cb12:	6d53      	ldr	r3, [r2, #84]	; 0x54
   1cb14:	f043 0301 	orr.w	r3, r3, #1
   1cb18:	6553      	str	r3, [r2, #84]	; 0x54
   1cb1a:	4770      	bx	lr
   1cb1c:	2006      	movs	r0, #6
   1cb1e:	4770      	bx	lr
   1cb20:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
   1cb24:	2000      	movs	r0, #0
   1cb26:	6d53      	ldr	r3, [r2, #84]	; 0x54
   1cb28:	f043 0302 	orr.w	r3, r3, #2
   1cb2c:	6553      	str	r3, [r2, #84]	; 0x54
   1cb2e:	4770      	bx	lr

0001cb30 <am_hal_triple_read>:
   1cb30:	b412      	push	{r1, r4}
   1cb32:	f3ef 8410 	mrs	r4, PRIMASK
   1cb36:	b672      	cpsid	i
   1cb38:	6801      	ldr	r1, [r0, #0]
   1cb3a:	6802      	ldr	r2, [r0, #0]
   1cb3c:	6803      	ldr	r3, [r0, #0]
   1cb3e:	f384 8810 	msr	PRIMASK, r4
   1cb42:	bc11      	pop	{r0, r4}
   1cb44:	6001      	str	r1, [r0, #0]
   1cb46:	6042      	str	r2, [r0, #4]
   1cb48:	6083      	str	r3, [r0, #8]
   1cb4a:	4770      	bx	lr

0001cb4c <am_bsp_uart_string_print>:
   1cb4c:	b530      	push	{r4, r5, lr}
   1cb4e:	b08b      	sub	sp, #44	; 0x2c
   1cb50:	7804      	ldrb	r4, [r0, #0]
   1cb52:	2300      	movs	r3, #0
   1cb54:	4605      	mov	r5, r0
   1cb56:	9301      	str	r3, [sp, #4]
   1cb58:	b134      	cbz	r4, 1cb68 <am_bsp_uart_string_print+0x1c>
   1cb5a:	461c      	mov	r4, r3
   1cb5c:	4603      	mov	r3, r0
   1cb5e:	f813 2f01 	ldrb.w	r2, [r3, #1]!
   1cb62:	3401      	adds	r4, #1
   1cb64:	2a00      	cmp	r2, #0
   1cb66:	d1fa      	bne.n	1cb5e <am_bsp_uart_string_print+0x12>
   1cb68:	2220      	movs	r2, #32
   1cb6a:	2100      	movs	r1, #0
   1cb6c:	a802      	add	r0, sp, #8
   1cb6e:	f7fe ff4b 	bl	1ba08 <memset>
   1cb72:	4b09      	ldr	r3, [pc, #36]	; (1cb98 <am_bsp_uart_string_print+0x4c>)
   1cb74:	9503      	str	r5, [sp, #12]
   1cb76:	6818      	ldr	r0, [r3, #0]
   1cb78:	9404      	str	r4, [sp, #16]
   1cb7a:	f04f 33ff 	mov.w	r3, #4294967295
   1cb7e:	aa01      	add	r2, sp, #4
   1cb80:	a902      	add	r1, sp, #8
   1cb82:	e9cd 2305 	strd	r2, r3, [sp, #20]
   1cb86:	f003 f99d 	bl	1fec4 <am_hal_uart_transfer>
   1cb8a:	9b01      	ldr	r3, [sp, #4]
   1cb8c:	42a3      	cmp	r3, r4
   1cb8e:	d000      	beq.n	1cb92 <am_bsp_uart_string_print+0x46>
   1cb90:	e7fe      	b.n	1cb90 <am_bsp_uart_string_print+0x44>
   1cb92:	b00b      	add	sp, #44	; 0x2c
   1cb94:	bd30      	pop	{r4, r5, pc}
   1cb96:	bf00      	nop
   1cb98:	1003026c 	.word	0x1003026c

0001cb9c <am_bsp_external_vdd18_switch>:
   1cb9c:	b510      	push	{r4, lr}
   1cb9e:	4b06      	ldr	r3, [pc, #24]	; (1cbb8 <am_bsp_external_vdd18_switch+0x1c>)
   1cba0:	4604      	mov	r4, r0
   1cba2:	6819      	ldr	r1, [r3, #0]
   1cba4:	2068      	movs	r0, #104	; 0x68
   1cba6:	f7ff fa3f 	bl	1c028 <am_hal_gpio_pinconfig>
   1cbaa:	4621      	mov	r1, r4
   1cbac:	2068      	movs	r0, #104	; 0x68
   1cbae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   1cbb2:	f7ff ba65 	b.w	1c080 <am_hal_gpio_state_write>
   1cbb6:	bf00      	nop
   1cbb8:	1002ff34 	.word	0x1002ff34

0001cbbc <am_bsp_low_power_init>:
   1cbbc:	b508      	push	{r3, lr}
   1cbbe:	f7ff fbd3 	bl	1c368 <am_hal_pwrctrl_low_power_init>
   1cbc2:	2100      	movs	r1, #0
   1cbc4:	4608      	mov	r0, r1
   1cbc6:	f7ff fc9d 	bl	1c504 <am_hal_pwrctrl_control>
   1cbca:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
   1cbce:	f002 bfb1 	b.w	1fb34 <am_hal_rtc_osc_disable>
   1cbd2:	bf00      	nop

0001cbd4 <am_bsp_disp_spi_pins_enable>:
   1cbd4:	b508      	push	{r3, lr}
   1cbd6:	4b10      	ldr	r3, [pc, #64]	; (1cc18 <am_bsp_disp_spi_pins_enable+0x44>)
   1cbd8:	2053      	movs	r0, #83	; 0x53
   1cbda:	6819      	ldr	r1, [r3, #0]
   1cbdc:	f7ff fa24 	bl	1c028 <am_hal_gpio_pinconfig>
   1cbe0:	4b0e      	ldr	r3, [pc, #56]	; (1cc1c <am_bsp_disp_spi_pins_enable+0x48>)
   1cbe2:	204a      	movs	r0, #74	; 0x4a
   1cbe4:	6819      	ldr	r1, [r3, #0]
   1cbe6:	f7ff fa1f 	bl	1c028 <am_hal_gpio_pinconfig>
   1cbea:	4b0d      	ldr	r3, [pc, #52]	; (1cc20 <am_bsp_disp_spi_pins_enable+0x4c>)
   1cbec:	204b      	movs	r0, #75	; 0x4b
   1cbee:	6819      	ldr	r1, [r3, #0]
   1cbf0:	f7ff fa1a 	bl	1c028 <am_hal_gpio_pinconfig>
   1cbf4:	4b0b      	ldr	r3, [pc, #44]	; (1cc24 <am_bsp_disp_spi_pins_enable+0x50>)
   1cbf6:	204e      	movs	r0, #78	; 0x4e
   1cbf8:	6819      	ldr	r1, [r3, #0]
   1cbfa:	f7ff fa15 	bl	1c028 <am_hal_gpio_pinconfig>
   1cbfe:	4b0a      	ldr	r3, [pc, #40]	; (1cc28 <am_bsp_disp_spi_pins_enable+0x54>)
   1cc00:	2025      	movs	r0, #37	; 0x25
   1cc02:	6819      	ldr	r1, [r3, #0]
   1cc04:	f7ff fa10 	bl	1c028 <am_hal_gpio_pinconfig>
   1cc08:	4b08      	ldr	r3, [pc, #32]	; (1cc2c <am_bsp_disp_spi_pins_enable+0x58>)
   1cc0a:	2057      	movs	r0, #87	; 0x57
   1cc0c:	6819      	ldr	r1, [r3, #0]
   1cc0e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
   1cc12:	f7ff ba09 	b.w	1c028 <am_hal_gpio_pinconfig>
   1cc16:	bf00      	nop
   1cc18:	1002ff1c 	.word	0x1002ff1c
   1cc1c:	1002ff2c 	.word	0x1002ff2c
   1cc20:	1002ff20 	.word	0x1002ff20
   1cc24:	1002ff28 	.word	0x1002ff28
   1cc28:	1002ff24 	.word	0x1002ff24
   1cc2c:	1002ff30 	.word	0x1002ff30

0001cc30 <am_bsp_disp_qspi_pins_enable>:
   1cc30:	b508      	push	{r3, lr}
   1cc32:	4b17      	ldr	r3, [pc, #92]	; (1cc90 <am_bsp_disp_qspi_pins_enable+0x60>)
   1cc34:	2053      	movs	r0, #83	; 0x53
   1cc36:	6819      	ldr	r1, [r3, #0]
   1cc38:	f7ff f9f6 	bl	1c028 <am_hal_gpio_pinconfig>
   1cc3c:	4b15      	ldr	r3, [pc, #84]	; (1cc94 <am_bsp_disp_qspi_pins_enable+0x64>)
   1cc3e:	204a      	movs	r0, #74	; 0x4a
   1cc40:	6819      	ldr	r1, [r3, #0]
   1cc42:	f7ff f9f1 	bl	1c028 <am_hal_gpio_pinconfig>
   1cc46:	4b14      	ldr	r3, [pc, #80]	; (1cc98 <am_bsp_disp_qspi_pins_enable+0x68>)
   1cc48:	204b      	movs	r0, #75	; 0x4b
   1cc4a:	6819      	ldr	r1, [r3, #0]
   1cc4c:	f7ff f9ec 	bl	1c028 <am_hal_gpio_pinconfig>
   1cc50:	4b12      	ldr	r3, [pc, #72]	; (1cc9c <am_bsp_disp_qspi_pins_enable+0x6c>)
   1cc52:	204c      	movs	r0, #76	; 0x4c
   1cc54:	6819      	ldr	r1, [r3, #0]
   1cc56:	f7ff f9e7 	bl	1c028 <am_hal_gpio_pinconfig>
   1cc5a:	4b11      	ldr	r3, [pc, #68]	; (1cca0 <am_bsp_disp_qspi_pins_enable+0x70>)
   1cc5c:	204d      	movs	r0, #77	; 0x4d
   1cc5e:	6819      	ldr	r1, [r3, #0]
   1cc60:	f7ff f9e2 	bl	1c028 <am_hal_gpio_pinconfig>
   1cc64:	4b0f      	ldr	r3, [pc, #60]	; (1cca4 <am_bsp_disp_qspi_pins_enable+0x74>)
   1cc66:	204e      	movs	r0, #78	; 0x4e
   1cc68:	6819      	ldr	r1, [r3, #0]
   1cc6a:	f7ff f9dd 	bl	1c028 <am_hal_gpio_pinconfig>
   1cc6e:	4b0e      	ldr	r3, [pc, #56]	; (1cca8 <am_bsp_disp_qspi_pins_enable+0x78>)
   1cc70:	2025      	movs	r0, #37	; 0x25
   1cc72:	6819      	ldr	r1, [r3, #0]
   1cc74:	f7ff f9d8 	bl	1c028 <am_hal_gpio_pinconfig>
   1cc78:	4b0c      	ldr	r3, [pc, #48]	; (1ccac <am_bsp_disp_qspi_pins_enable+0x7c>)
   1cc7a:	201d      	movs	r0, #29
   1cc7c:	6819      	ldr	r1, [r3, #0]
   1cc7e:	f7ff f9d3 	bl	1c028 <am_hal_gpio_pinconfig>
   1cc82:	4b0b      	ldr	r3, [pc, #44]	; (1ccb0 <am_bsp_disp_qspi_pins_enable+0x80>)
   1cc84:	2057      	movs	r0, #87	; 0x57
   1cc86:	6819      	ldr	r1, [r3, #0]
   1cc88:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
   1cc8c:	f7ff b9cc 	b.w	1c028 <am_hal_gpio_pinconfig>
   1cc90:	1002fef8 	.word	0x1002fef8
   1cc94:	1002fefc 	.word	0x1002fefc
   1cc98:	1002ff00 	.word	0x1002ff00
   1cc9c:	1002ff04 	.word	0x1002ff04
   1cca0:	1002ff08 	.word	0x1002ff08
   1cca4:	1002ff14 	.word	0x1002ff14
   1cca8:	1002ff10 	.word	0x1002ff10
   1ccac:	1002ff0c 	.word	0x1002ff0c
   1ccb0:	1002ff18 	.word	0x1002ff18

0001ccb4 <am_bsp_disp_dspi_pins_enable>:
   1ccb4:	b508      	push	{r3, lr}
   1ccb6:	4b12      	ldr	r3, [pc, #72]	; (1cd00 <am_bsp_disp_dspi_pins_enable+0x4c>)
   1ccb8:	2053      	movs	r0, #83	; 0x53
   1ccba:	6819      	ldr	r1, [r3, #0]
   1ccbc:	f7ff f9b4 	bl	1c028 <am_hal_gpio_pinconfig>
   1ccc0:	4b10      	ldr	r3, [pc, #64]	; (1cd04 <am_bsp_disp_dspi_pins_enable+0x50>)
   1ccc2:	204a      	movs	r0, #74	; 0x4a
   1ccc4:	6819      	ldr	r1, [r3, #0]
   1ccc6:	f7ff f9af 	bl	1c028 <am_hal_gpio_pinconfig>
   1ccca:	4b0f      	ldr	r3, [pc, #60]	; (1cd08 <am_bsp_disp_dspi_pins_enable+0x54>)
   1cccc:	204b      	movs	r0, #75	; 0x4b
   1ccce:	6819      	ldr	r1, [r3, #0]
   1ccd0:	f7ff f9aa 	bl	1c028 <am_hal_gpio_pinconfig>
   1ccd4:	4b0d      	ldr	r3, [pc, #52]	; (1cd0c <am_bsp_disp_dspi_pins_enable+0x58>)
   1ccd6:	204e      	movs	r0, #78	; 0x4e
   1ccd8:	6819      	ldr	r1, [r3, #0]
   1ccda:	f7ff f9a5 	bl	1c028 <am_hal_gpio_pinconfig>
   1ccde:	4b0c      	ldr	r3, [pc, #48]	; (1cd10 <am_bsp_disp_dspi_pins_enable+0x5c>)
   1cce0:	2025      	movs	r0, #37	; 0x25
   1cce2:	6819      	ldr	r1, [r3, #0]
   1cce4:	f7ff f9a0 	bl	1c028 <am_hal_gpio_pinconfig>
   1cce8:	4b0a      	ldr	r3, [pc, #40]	; (1cd14 <am_bsp_disp_dspi_pins_enable+0x60>)
   1ccea:	201d      	movs	r0, #29
   1ccec:	6819      	ldr	r1, [r3, #0]
   1ccee:	f7ff f99b 	bl	1c028 <am_hal_gpio_pinconfig>
   1ccf2:	4b09      	ldr	r3, [pc, #36]	; (1cd18 <am_bsp_disp_dspi_pins_enable+0x64>)
   1ccf4:	2057      	movs	r0, #87	; 0x57
   1ccf6:	6819      	ldr	r1, [r3, #0]
   1ccf8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
   1ccfc:	f7ff b994 	b.w	1c028 <am_hal_gpio_pinconfig>
   1cd00:	1002fedc 	.word	0x1002fedc
   1cd04:	1002fee0 	.word	0x1002fee0
   1cd08:	1002fee4 	.word	0x1002fee4
   1cd0c:	1002fef0 	.word	0x1002fef0
   1cd10:	1002feec 	.word	0x1002feec
   1cd14:	1002fee8 	.word	0x1002fee8
   1cd18:	1002fef4 	.word	0x1002fef4

0001cd1c <am_bsp_disp_dsi_pins_enable>:
   1cd1c:	b508      	push	{r3, lr}
   1cd1e:	4b06      	ldr	r3, [pc, #24]	; (1cd38 <am_bsp_disp_dsi_pins_enable+0x1c>)
   1cd20:	2025      	movs	r0, #37	; 0x25
   1cd22:	6819      	ldr	r1, [r3, #0]
   1cd24:	f7ff f980 	bl	1c028 <am_hal_gpio_pinconfig>
   1cd28:	4b04      	ldr	r3, [pc, #16]	; (1cd3c <am_bsp_disp_dsi_pins_enable+0x20>)
   1cd2a:	2057      	movs	r0, #87	; 0x57
   1cd2c:	6819      	ldr	r1, [r3, #0]
   1cd2e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
   1cd32:	f7ff b979 	b.w	1c028 <am_hal_gpio_pinconfig>
   1cd36:	bf00      	nop
   1cd38:	1002fed4 	.word	0x1002fed4
   1cd3c:	1002fed8 	.word	0x1002fed8

0001cd40 <am_bsp_external_pwr_on>:
   1cd40:	4770      	bx	lr
   1cd42:	bf00      	nop

0001cd44 <am_bsp_buffered_uart_printf_enable>:
   1cd44:	b510      	push	{r4, lr}
   1cd46:	4c1e      	ldr	r4, [pc, #120]	; (1cdc0 <am_bsp_buffered_uart_printf_enable+0x7c>)
   1cd48:	b082      	sub	sp, #8
   1cd4a:	2000      	movs	r0, #0
   1cd4c:	4621      	mov	r1, r4
   1cd4e:	f002 ff1d 	bl	1fb8c <am_hal_uart_initialize>
   1cd52:	2800      	cmp	r0, #0
   1cd54:	d130      	bne.n	1cdb8 <am_bsp_buffered_uart_printf_enable+0x74>
   1cd56:	4602      	mov	r2, r0
   1cd58:	4601      	mov	r1, r0
   1cd5a:	6820      	ldr	r0, [r4, #0]
   1cd5c:	f002 ff4e 	bl	1fbfc <am_hal_uart_power_control>
   1cd60:	bb50      	cbnz	r0, 1cdb8 <am_bsp_buffered_uart_printf_enable+0x74>
   1cd62:	4918      	ldr	r1, [pc, #96]	; (1cdc4 <am_bsp_buffered_uart_printf_enable+0x80>)
   1cd64:	6820      	ldr	r0, [r4, #0]
   1cd66:	f002 fff9 	bl	1fd5c <am_hal_uart_configure>
   1cd6a:	bb28      	cbnz	r0, 1cdb8 <am_bsp_buffered_uart_printf_enable+0x74>
   1cd6c:	f44f 6280 	mov.w	r2, #1024	; 0x400
   1cd70:	6820      	ldr	r0, [r4, #0]
   1cd72:	4b15      	ldr	r3, [pc, #84]	; (1cdc8 <am_bsp_buffered_uart_printf_enable+0x84>)
   1cd74:	4915      	ldr	r1, [pc, #84]	; (1cdcc <am_bsp_buffered_uart_printf_enable+0x88>)
   1cd76:	9200      	str	r2, [sp, #0]
   1cd78:	f002 ff94 	bl	1fca4 <am_hal_uart_buffer_configure>
   1cd7c:	b9e0      	cbnz	r0, 1cdb8 <am_bsp_buffered_uart_printf_enable+0x74>
   1cd7e:	4b14      	ldr	r3, [pc, #80]	; (1cdd0 <am_bsp_buffered_uart_printf_enable+0x8c>)
   1cd80:	203c      	movs	r0, #60	; 0x3c
   1cd82:	6819      	ldr	r1, [r3, #0]
   1cd84:	f7ff f950 	bl	1c028 <am_hal_gpio_pinconfig>
   1cd88:	b9b0      	cbnz	r0, 1cdb8 <am_bsp_buffered_uart_printf_enable+0x74>
   1cd8a:	4b12      	ldr	r3, [pc, #72]	; (1cdd4 <am_bsp_buffered_uart_printf_enable+0x90>)
   1cd8c:	202f      	movs	r0, #47	; 0x2f
   1cd8e:	6819      	ldr	r1, [r3, #0]
   1cd90:	f7ff f94a 	bl	1c028 <am_hal_gpio_pinconfig>
   1cd94:	4604      	mov	r4, r0
   1cd96:	b978      	cbnz	r0, 1cdb8 <am_bsp_buffered_uart_printf_enable+0x74>
   1cd98:	480f      	ldr	r0, [pc, #60]	; (1cdd8 <am_bsp_buffered_uart_printf_enable+0x94>)
   1cd9a:	f7fd ff6f 	bl	1ac7c <am_util_stdio_printf_init>
   1cd9e:	4b0f      	ldr	r3, [pc, #60]	; (1cddc <am_bsp_buffered_uart_printf_enable+0x98>)
   1cda0:	2280      	movs	r2, #128	; 0x80
   1cda2:	f883 230f 	strb.w	r2, [r3, #783]	; 0x30f
   1cda6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   1cdaa:	601a      	str	r2, [r3, #0]
   1cdac:	4b0c      	ldr	r3, [pc, #48]	; (1cde0 <am_bsp_buffered_uart_printf_enable+0x9c>)
   1cdae:	2203      	movs	r2, #3
   1cdb0:	4620      	mov	r0, r4
   1cdb2:	701a      	strb	r2, [r3, #0]
   1cdb4:	b002      	add	sp, #8
   1cdb6:	bd10      	pop	{r4, pc}
   1cdb8:	f04f 30ff 	mov.w	r0, #4294967295
   1cdbc:	b002      	add	sp, #8
   1cdbe:	bd10      	pop	{r4, pc}
   1cdc0:	1003026c 	.word	0x1003026c
   1cdc4:	00022cc0 	.word	0x00022cc0
   1cdc8:	10030270 	.word	0x10030270
   1cdcc:	10030670 	.word	0x10030670
   1cdd0:	1002fed0 	.word	0x1002fed0
   1cdd4:	1002fecc 	.word	0x1002fecc
   1cdd8:	0001cb4d 	.word	0x0001cb4d
   1cddc:	e000e100 	.word	0xe000e100
   1cde0:	10030268 	.word	0x10030268

0001cde4 <am_bsp_debug_printf_enable>:
   1cde4:	b530      	push	{r4, r5, lr}
   1cde6:	4c30      	ldr	r4, [pc, #192]	; (1cea8 <am_bsp_debug_printf_enable+0xc4>)
   1cde8:	7823      	ldrb	r3, [r4, #0]
   1cdea:	b083      	sub	sp, #12
   1cdec:	2b03      	cmp	r3, #3
   1cdee:	d858      	bhi.n	1cea2 <am_bsp_debug_printf_enable+0xbe>
   1cdf0:	e8df f003 	tbb	[pc, r3]
   1cdf4:	02063030 	.word	0x02063030
   1cdf8:	f7ff ffa4 	bl	1cd44 <am_bsp_buffered_uart_printf_enable>
   1cdfc:	b003      	add	sp, #12
   1cdfe:	bd30      	pop	{r4, r5, pc}
   1ce00:	4d2a      	ldr	r5, [pc, #168]	; (1ceac <am_bsp_debug_printf_enable+0xc8>)
   1ce02:	2000      	movs	r0, #0
   1ce04:	4629      	mov	r1, r5
   1ce06:	f002 fec1 	bl	1fb8c <am_hal_uart_initialize>
   1ce0a:	2800      	cmp	r0, #0
   1ce0c:	d149      	bne.n	1cea2 <am_bsp_debug_printf_enable+0xbe>
   1ce0e:	4602      	mov	r2, r0
   1ce10:	4601      	mov	r1, r0
   1ce12:	6828      	ldr	r0, [r5, #0]
   1ce14:	f002 fef2 	bl	1fbfc <am_hal_uart_power_control>
   1ce18:	2800      	cmp	r0, #0
   1ce1a:	d142      	bne.n	1cea2 <am_bsp_debug_printf_enable+0xbe>
   1ce1c:	6828      	ldr	r0, [r5, #0]
   1ce1e:	4924      	ldr	r1, [pc, #144]	; (1ceb0 <am_bsp_debug_printf_enable+0xcc>)
   1ce20:	f002 ff9c 	bl	1fd5c <am_hal_uart_configure>
   1ce24:	2800      	cmp	r0, #0
   1ce26:	d13c      	bne.n	1cea2 <am_bsp_debug_printf_enable+0xbe>
   1ce28:	4b22      	ldr	r3, [pc, #136]	; (1ceb4 <am_bsp_debug_printf_enable+0xd0>)
   1ce2a:	203c      	movs	r0, #60	; 0x3c
   1ce2c:	6819      	ldr	r1, [r3, #0]
   1ce2e:	f7ff f8fb 	bl	1c028 <am_hal_gpio_pinconfig>
   1ce32:	2800      	cmp	r0, #0
   1ce34:	d135      	bne.n	1cea2 <am_bsp_debug_printf_enable+0xbe>
   1ce36:	4b20      	ldr	r3, [pc, #128]	; (1ceb8 <am_bsp_debug_printf_enable+0xd4>)
   1ce38:	202f      	movs	r0, #47	; 0x2f
   1ce3a:	6819      	ldr	r1, [r3, #0]
   1ce3c:	f7ff f8f4 	bl	1c028 <am_hal_gpio_pinconfig>
   1ce40:	4605      	mov	r5, r0
   1ce42:	bb70      	cbnz	r0, 1cea2 <am_bsp_debug_printf_enable+0xbe>
   1ce44:	2302      	movs	r3, #2
   1ce46:	481d      	ldr	r0, [pc, #116]	; (1cebc <am_bsp_debug_printf_enable+0xd8>)
   1ce48:	7023      	strb	r3, [r4, #0]
   1ce4a:	f7fd ff17 	bl	1ac7c <am_util_stdio_printf_init>
   1ce4e:	4628      	mov	r0, r5
   1ce50:	b003      	add	sp, #12
   1ce52:	bd30      	pop	{r4, r5, pc}
   1ce54:	4b1a      	ldr	r3, [pc, #104]	; (1cec0 <am_bsp_debug_printf_enable+0xdc>)
   1ce56:	689b      	ldr	r3, [r3, #8]
   1ce58:	02da      	lsls	r2, r3, #11
   1ce5a:	d522      	bpl.n	1cea2 <am_bsp_debug_printf_enable+0xbe>
   1ce5c:	4b19      	ldr	r3, [pc, #100]	; (1cec4 <am_bsp_debug_printf_enable+0xe0>)
   1ce5e:	f8d3 5a7c 	ldr.w	r5, [r3, #2684]	; 0xa7c
   1ce62:	f015 0501 	ands.w	r5, r5, #1
   1ce66:	d01c      	beq.n	1cea2 <am_bsp_debug_printf_enable+0xbe>
   1ce68:	a801      	add	r0, sp, #4
   1ce6a:	f003 fa43 	bl	202f4 <am_hal_dcu_get>
   1ce6e:	9b01      	ldr	r3, [sp, #4]
   1ce70:	06db      	lsls	r3, r3, #27
   1ce72:	d404      	bmi.n	1ce7e <am_bsp_debug_printf_enable+0x9a>
   1ce74:	4628      	mov	r0, r5
   1ce76:	2110      	movs	r1, #16
   1ce78:	f003 fa8e 	bl	20398 <am_hal_dcu_update>
   1ce7c:	b988      	cbnz	r0, 1cea2 <am_bsp_debug_printf_enable+0xbe>
   1ce7e:	2301      	movs	r3, #1
   1ce80:	7023      	strb	r3, [r4, #0]
   1ce82:	f7ff f817 	bl	1beb4 <am_hal_itm_enable>
   1ce86:	4810      	ldr	r0, [pc, #64]	; (1cec8 <am_bsp_debug_printf_enable+0xe4>)
   1ce88:	f002 fe5e 	bl	1fb48 <am_hal_tpiu_enable>
   1ce8c:	4b0f      	ldr	r3, [pc, #60]	; (1cecc <am_bsp_debug_printf_enable+0xe8>)
   1ce8e:	201c      	movs	r0, #28
   1ce90:	6819      	ldr	r1, [r3, #0]
   1ce92:	f7ff f8c9 	bl	1c028 <am_hal_gpio_pinconfig>
   1ce96:	480e      	ldr	r0, [pc, #56]	; (1ced0 <am_bsp_debug_printf_enable+0xec>)
   1ce98:	f7fd fef0 	bl	1ac7c <am_util_stdio_printf_init>
   1ce9c:	2000      	movs	r0, #0
   1ce9e:	b003      	add	sp, #12
   1cea0:	bd30      	pop	{r4, r5, pc}
   1cea2:	f04f 30ff 	mov.w	r0, #4294967295
   1cea6:	e7a9      	b.n	1cdfc <am_bsp_debug_printf_enable+0x18>
   1cea8:	10030268 	.word	0x10030268
   1ceac:	1003026c 	.word	0x1003026c
   1ceb0:	00022cc0 	.word	0x00022cc0
   1ceb4:	1002fed0 	.word	0x1002fed0
   1ceb8:	1002fecc 	.word	0x1002fecc
   1cebc:	0001cb4d 	.word	0x0001cb4d
   1cec0:	40021000 	.word	0x40021000
   1cec4:	400c0000 	.word	0x400c0000
   1cec8:	000f4240 	.word	0x000f4240
   1cecc:	10030a70 	.word	0x10030a70
   1ced0:	0001bef1 	.word	0x0001bef1

0001ced4 <nema_cl_create_sized>:
   1ced4:	b5f0      	push	{r4, r5, r6, r7, lr}
   1ced6:	b093      	sub	sp, #76	; 0x4c
   1ced8:	466c      	mov	r4, sp
   1ceda:	4606      	mov	r6, r0
   1cedc:	460a      	mov	r2, r1
   1cede:	4620      	mov	r0, r4
   1cee0:	2100      	movs	r1, #0
   1cee2:	f7fc fbdc 	bl	1969e <nema_buffer_create_pool>
   1cee6:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
   1ceea:	ac04      	add	r4, sp, #16
   1ceec:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
   1cef0:	4620      	mov	r0, r4
   1cef2:	f7fc fbe2 	bl	196ba <nema_buffer_map>
   1cef6:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
   1cefa:	9d04      	ldr	r5, [sp, #16]
   1cefc:	2d00      	cmp	r5, #0
   1cefe:	ac08      	add	r4, sp, #32
   1cf00:	bfb8      	it	lt
   1cf02:	3507      	addlt	r5, #7
   1cf04:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
   1cf08:	10ed      	asrs	r5, r5, #3
   1cf0a:	2700      	movs	r7, #0
   1cf0c:	006d      	lsls	r5, r5, #1
   1cf0e:	2210      	movs	r2, #16
   1cf10:	f04f 33ff 	mov.w	r3, #4294967295
   1cf14:	e9cd 570c 	strd	r5, r7, [sp, #48]	; 0x30
   1cf18:	e9cd 7710 	strd	r7, r7, [sp, #64]	; 0x40
   1cf1c:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
   1cf20:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
   1cf22:	4635      	mov	r5, r6
   1cf24:	c50f      	stmia	r5!, {r0, r1, r2, r3}
   1cf26:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
   1cf28:	c50f      	stmia	r5!, {r0, r1, r2, r3}
   1cf2a:	e894 0003 	ldmia.w	r4, {r0, r1}
   1cf2e:	e885 0003 	stmia.w	r5, {r0, r1}
   1cf32:	4630      	mov	r0, r6
   1cf34:	61b7      	str	r7, [r6, #24]
   1cf36:	b013      	add	sp, #76	; 0x4c
   1cf38:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1cf3a:	bf00      	nop

0001cf3c <nema_cl_create>:
   1cf3c:	b5f0      	push	{r4, r5, r6, r7, lr}
   1cf3e:	b09d      	sub	sp, #116	; 0x74
   1cf40:	466c      	mov	r4, sp
   1cf42:	4607      	mov	r7, r0
   1cf44:	f44f 6280 	mov.w	r2, #1024	; 0x400
   1cf48:	4620      	mov	r0, r4
   1cf4a:	2100      	movs	r1, #0
   1cf4c:	f7fc fba7 	bl	1969e <nema_buffer_create_pool>
   1cf50:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
   1cf54:	ac04      	add	r4, sp, #16
   1cf56:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
   1cf5a:	4620      	mov	r0, r4
   1cf5c:	f7fc fbad 	bl	196ba <nema_buffer_map>
   1cf60:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
   1cf64:	9d04      	ldr	r5, [sp, #16]
   1cf66:	2d00      	cmp	r5, #0
   1cf68:	ac12      	add	r4, sp, #72	; 0x48
   1cf6a:	bfb8      	it	lt
   1cf6c:	3507      	addlt	r5, #7
   1cf6e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
   1cf72:	10ed      	asrs	r5, r5, #3
   1cf74:	2600      	movs	r6, #0
   1cf76:	006d      	lsls	r5, r5, #1
   1cf78:	2210      	movs	r2, #16
   1cf7a:	f04f 33ff 	mov.w	r3, #4294967295
   1cf7e:	e9cd 5616 	strd	r5, r6, [sp, #88]	; 0x58
   1cf82:	e9cd 661a 	strd	r6, r6, [sp, #104]	; 0x68
   1cf86:	e9cd 2318 	strd	r2, r3, [sp, #96]	; 0x60
   1cf8a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
   1cf8c:	ad08      	add	r5, sp, #32
   1cf8e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
   1cf90:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
   1cf92:	c50f      	stmia	r5!, {r0, r1, r2, r3}
   1cf94:	e894 0003 	ldmia.w	r4, {r0, r1}
   1cf98:	960e      	str	r6, [sp, #56]	; 0x38
   1cf9a:	ae08      	add	r6, sp, #32
   1cf9c:	e885 0003 	stmia.w	r5, {r0, r1}
   1cfa0:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
   1cfa2:	463c      	mov	r4, r7
   1cfa4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   1cfa6:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
   1cfa8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   1cfaa:	e895 0003 	ldmia.w	r5, {r0, r1}
   1cfae:	2302      	movs	r3, #2
   1cfb0:	e884 0003 	stmia.w	r4, {r0, r1}
   1cfb4:	4638      	mov	r0, r7
   1cfb6:	61bb      	str	r3, [r7, #24]
   1cfb8:	b01d      	add	sp, #116	; 0x74
   1cfba:	bdf0      	pop	{r4, r5, r6, r7, pc}

0001cfbc <nema_cl_rewind>:
   1cfbc:	b1e0      	cbz	r0, 1cff8 <nema_cl_rewind+0x3c>
   1cfbe:	6a43      	ldr	r3, [r0, #36]	; 0x24
   1cfc0:	b430      	push	{r4, r5}
   1cfc2:	b1b3      	cbz	r3, 1cff2 <nema_cl_rewind+0x36>
   1cfc4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
   1cfc6:	4d0d      	ldr	r5, [pc, #52]	; (1cffc <nema_cl_rewind+0x40>)
   1cfc8:	2400      	movs	r4, #0
   1cfca:	6828      	ldr	r0, [r5, #0]
   1cfcc:	4621      	mov	r1, r4
   1cfce:	b11a      	cbz	r2, 1cfd8 <nema_cl_rewind+0x1c>
   1cfd0:	4283      	cmp	r3, r0
   1cfd2:	bf04      	itt	eq
   1cfd4:	4610      	moveq	r0, r2
   1cfd6:	2401      	moveq	r4, #1
   1cfd8:	699a      	ldr	r2, [r3, #24]
   1cfda:	6159      	str	r1, [r3, #20]
   1cfdc:	f022 0204 	bic.w	r2, r2, #4
   1cfe0:	619a      	str	r2, [r3, #24]
   1cfe2:	6a1b      	ldr	r3, [r3, #32]
   1cfe4:	b10b      	cbz	r3, 1cfea <nema_cl_rewind+0x2e>
   1cfe6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
   1cfe8:	e7f1      	b.n	1cfce <nema_cl_rewind+0x12>
   1cfea:	b104      	cbz	r4, 1cfee <nema_cl_rewind+0x32>
   1cfec:	6028      	str	r0, [r5, #0]
   1cfee:	bc30      	pop	{r4, r5}
   1cff0:	4770      	bx	lr
   1cff2:	461a      	mov	r2, r3
   1cff4:	4603      	mov	r3, r0
   1cff6:	e7e6      	b.n	1cfc6 <nema_cl_rewind+0xa>
   1cff8:	4770      	bx	lr
   1cffa:	bf00      	nop
   1cffc:	10030a74 	.word	0x10030a74

0001d000 <nema_cl_bind>:
   1d000:	4a14      	ldr	r2, [pc, #80]	; (1d054 <nema_cl_bind+0x54>)
   1d002:	6813      	ldr	r3, [r2, #0]
   1d004:	b1a3      	cbz	r3, 1d030 <nema_cl_bind+0x30>
   1d006:	b470      	push	{r4, r5, r6}
   1d008:	e9d3 4104 	ldrd	r4, r1, [r3, #16]
   1d00c:	1c4d      	adds	r5, r1, #1
   1d00e:	42a5      	cmp	r5, r4
   1d010:	db13      	blt.n	1d03a <nema_cl_bind+0x3a>
   1d012:	6999      	ldr	r1, [r3, #24]
   1d014:	f021 0120 	bic.w	r1, r1, #32
   1d018:	6199      	str	r1, [r3, #24]
   1d01a:	6983      	ldr	r3, [r0, #24]
   1d01c:	075c      	lsls	r4, r3, #29
   1d01e:	d503      	bpl.n	1d028 <nema_cl_bind+0x28>
   1d020:	6a00      	ldr	r0, [r0, #32]
   1d022:	6983      	ldr	r3, [r0, #24]
   1d024:	0759      	lsls	r1, r3, #29
   1d026:	d4fb      	bmi.n	1d020 <nema_cl_bind+0x20>
   1d028:	6010      	str	r0, [r2, #0]
   1d02a:	bc70      	pop	{r4, r5, r6}
   1d02c:	4770      	bx	lr
   1d02e:	6a00      	ldr	r0, [r0, #32]
   1d030:	6983      	ldr	r3, [r0, #24]
   1d032:	075b      	lsls	r3, r3, #29
   1d034:	d4fb      	bmi.n	1d02e <nema_cl_bind+0x2e>
   1d036:	6010      	str	r0, [r2, #0]
   1d038:	4770      	bx	lr
   1d03a:	689c      	ldr	r4, [r3, #8]
   1d03c:	f44f 26a0 	mov.w	r6, #327680	; 0x50000
   1d040:	eb04 0581 	add.w	r5, r4, r1, lsl #2
   1d044:	f844 6021 	str.w	r6, [r4, r1, lsl #2]
   1d048:	2100      	movs	r1, #0
   1d04a:	6069      	str	r1, [r5, #4]
   1d04c:	6999      	ldr	r1, [r3, #24]
   1d04e:	f021 0108 	bic.w	r1, r1, #8
   1d052:	e7df      	b.n	1d014 <nema_cl_bind+0x14>
   1d054:	10030a74 	.word	0x10030a74

0001d058 <nema_cl_unbind>:
   1d058:	4910      	ldr	r1, [pc, #64]	; (1d09c <nema_cl_unbind+0x44>)
   1d05a:	680b      	ldr	r3, [r1, #0]
   1d05c:	b1d3      	cbz	r3, 1d094 <nema_cl_unbind+0x3c>
   1d05e:	e9d3 0204 	ldrd	r0, r2, [r3, #16]
   1d062:	b430      	push	{r4, r5}
   1d064:	1c54      	adds	r4, r2, #1
   1d066:	4284      	cmp	r4, r0
   1d068:	db07      	blt.n	1d07a <nema_cl_unbind+0x22>
   1d06a:	699a      	ldr	r2, [r3, #24]
   1d06c:	f022 0220 	bic.w	r2, r2, #32
   1d070:	619a      	str	r2, [r3, #24]
   1d072:	2300      	movs	r3, #0
   1d074:	600b      	str	r3, [r1, #0]
   1d076:	bc30      	pop	{r4, r5}
   1d078:	4770      	bx	lr
   1d07a:	6898      	ldr	r0, [r3, #8]
   1d07c:	f44f 25a0 	mov.w	r5, #327680	; 0x50000
   1d080:	eb00 0482 	add.w	r4, r0, r2, lsl #2
   1d084:	f840 5022 	str.w	r5, [r0, r2, lsl #2]
   1d088:	2200      	movs	r2, #0
   1d08a:	6062      	str	r2, [r4, #4]
   1d08c:	699a      	ldr	r2, [r3, #24]
   1d08e:	f022 0208 	bic.w	r2, r2, #8
   1d092:	e7eb      	b.n	1d06c <nema_cl_unbind+0x14>
   1d094:	2300      	movs	r3, #0
   1d096:	600b      	str	r3, [r1, #0]
   1d098:	4770      	bx	lr
   1d09a:	bf00      	nop
   1d09c:	10030a74 	.word	0x10030a74

0001d0a0 <nema_cl_get_bound>:
   1d0a0:	4b01      	ldr	r3, [pc, #4]	; (1d0a8 <nema_cl_get_bound+0x8>)
   1d0a2:	6818      	ldr	r0, [r3, #0]
   1d0a4:	4770      	bx	lr
   1d0a6:	bf00      	nop
   1d0a8:	10030a74 	.word	0x10030a74

0001d0ac <nema_cl_submit_no_irq>:
   1d0ac:	2800      	cmp	r0, #0
   1d0ae:	d05f      	beq.n	1d170 <nema_cl_submit_no_irq+0xc4>
   1d0b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1d0b2:	6983      	ldr	r3, [r0, #24]
   1d0b4:	069a      	lsls	r2, r3, #26
   1d0b6:	4605      	mov	r5, r0
   1d0b8:	d42d      	bmi.n	1d116 <nema_cl_submit_no_irq+0x6a>
   1d0ba:	075f      	lsls	r7, r3, #29
   1d0bc:	6882      	ldr	r2, [r0, #8]
   1d0be:	6a01      	ldr	r1, [r0, #32]
   1d0c0:	4604      	mov	r4, r0
   1d0c2:	bf48      	it	mi
   1d0c4:	f06f 4640 	mvnmi.w	r6, #3221225472	; 0xc0000000
   1d0c8:	d405      	bmi.n	1d0d6 <nema_cl_submit_no_irq+0x2a>
   1d0ca:	e042      	b.n	1d152 <nema_cl_submit_no_irq+0xa6>
   1d0cc:	69a3      	ldr	r3, [r4, #24]
   1d0ce:	68a2      	ldr	r2, [r4, #8]
   1d0d0:	6a21      	ldr	r1, [r4, #32]
   1d0d2:	0758      	lsls	r0, r3, #29
   1d0d4:	d53d      	bpl.n	1d152 <nema_cl_submit_no_irq+0xa6>
   1d0d6:	6923      	ldr	r3, [r4, #16]
   1d0d8:	6949      	ldr	r1, [r1, #20]
   1d0da:	4433      	add	r3, r6
   1d0dc:	4620      	mov	r0, r4
   1d0de:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
   1d0e2:	69a3      	ldr	r3, [r4, #24]
   1d0e4:	f023 0308 	bic.w	r3, r3, #8
   1d0e8:	61a3      	str	r3, [r4, #24]
   1d0ea:	f7fc faed 	bl	196c8 <nema_buffer_flush>
   1d0ee:	69a3      	ldr	r3, [r4, #24]
   1d0f0:	f043 0308 	orr.w	r3, r3, #8
   1d0f4:	61a3      	str	r3, [r4, #24]
   1d0f6:	6a24      	ldr	r4, [r4, #32]
   1d0f8:	2c00      	cmp	r4, #0
   1d0fa:	d1e7      	bne.n	1d0cc <nema_cl_submit_no_irq+0x20>
   1d0fc:	2000      	movs	r0, #0
   1d0fe:	f7fc fb14 	bl	1972a <nema_mutex_lock>
   1d102:	6969      	ldr	r1, [r5, #20]
   1d104:	4628      	mov	r0, r5
   1d106:	f000 fb31 	bl	1d76c <nema_rb_submit_cmdlist>
   1d10a:	61e8      	str	r0, [r5, #28]
   1d10c:	2000      	movs	r0, #0
   1d10e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
   1d112:	f7fc bb10 	b.w	19736 <nema_mutex_unlock>
   1d116:	6903      	ldr	r3, [r0, #16]
   1d118:	6946      	ldr	r6, [r0, #20]
   1d11a:	68c7      	ldr	r7, [r0, #12]
   1d11c:	69c0      	ldr	r0, [r0, #28]
   1d11e:	2b00      	cmp	r3, #0
   1d120:	bfb8      	it	lt
   1d122:	3303      	addlt	r3, #3
   1d124:	109b      	asrs	r3, r3, #2
   1d126:	005c      	lsls	r4, r3, #1
   1d128:	42a6      	cmp	r6, r4
   1d12a:	bfa4      	itt	ge
   1d12c:	1b36      	subge	r6, r6, r4
   1d12e:	eb07 07c3 	addge.w	r7, r7, r3, lsl #3
   1d132:	2800      	cmp	r0, #0
   1d134:	da17      	bge.n	1d166 <nema_cl_submit_no_irq+0xba>
   1d136:	f04f 33ff 	mov.w	r3, #4294967295
   1d13a:	61eb      	str	r3, [r5, #28]
   1d13c:	4631      	mov	r1, r6
   1d13e:	4638      	mov	r0, r7
   1d140:	f000 fa7a 	bl	1d638 <nema_rb_submit_cmdlist2>
   1d144:	696b      	ldr	r3, [r5, #20]
   1d146:	61e8      	str	r0, [r5, #28]
   1d148:	42a3      	cmp	r3, r4
   1d14a:	bfa8      	it	ge
   1d14c:	2400      	movge	r4, #0
   1d14e:	616c      	str	r4, [r5, #20]
   1d150:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1d152:	071e      	lsls	r6, r3, #28
   1d154:	d4d2      	bmi.n	1d0fc <nema_cl_submit_no_irq+0x50>
   1d156:	4620      	mov	r0, r4
   1d158:	f7fc fab6 	bl	196c8 <nema_buffer_flush>
   1d15c:	69a3      	ldr	r3, [r4, #24]
   1d15e:	f043 0308 	orr.w	r3, r3, #8
   1d162:	61a3      	str	r3, [r4, #24]
   1d164:	e7ca      	b.n	1d0fc <nema_cl_submit_no_irq+0x50>
   1d166:	f7fc fa45 	bl	195f4 <nema_wait_irq_cl>
   1d16a:	2800      	cmp	r0, #0
   1d16c:	dae3      	bge.n	1d136 <nema_cl_submit_no_irq+0x8a>
   1d16e:	e7e5      	b.n	1d13c <nema_cl_submit_no_irq+0x90>
   1d170:	4770      	bx	lr
   1d172:	bf00      	nop

0001d174 <nema_cl_get_space>:
   1d174:	b5f0      	push	{r4, r5, r6, r7, lr}
   1d176:	4d6e      	ldr	r5, [pc, #440]	; (1d330 <nema_cl_get_space+0x1bc>)
   1d178:	682e      	ldr	r6, [r5, #0]
   1d17a:	b08b      	sub	sp, #44	; 0x2c
   1d17c:	2e00      	cmp	r6, #0
   1d17e:	f000 8086 	beq.w	1d28e <nema_cl_get_space+0x11a>
   1d182:	69b3      	ldr	r3, [r6, #24]
   1d184:	4604      	mov	r4, r0
   1d186:	f023 0008 	bic.w	r0, r3, #8
   1d18a:	069b      	lsls	r3, r3, #26
   1d18c:	e9d6 7104 	ldrd	r7, r1, [r6, #16]
   1d190:	61b0      	str	r0, [r6, #24]
   1d192:	d44f      	bmi.n	1d234 <nema_cl_get_space+0xc0>
   1d194:	1a7a      	subs	r2, r7, r1
   1d196:	eb02 72d2 	add.w	r2, r2, r2, lsr #31
   1d19a:	1052      	asrs	r2, r2, #1
   1d19c:	1e53      	subs	r3, r2, #1
   1d19e:	42a3      	cmp	r3, r4
   1d1a0:	dc40      	bgt.n	1d224 <nema_cl_get_space+0xb0>
   1d1a2:	0780      	lsls	r0, r0, #30
   1d1a4:	d573      	bpl.n	1d28e <nema_cl_get_space+0x11a>
   1d1a6:	2a02      	cmp	r2, #2
   1d1a8:	dd13      	ble.n	1d1d2 <nema_cl_get_space+0x5e>
   1d1aa:	68b3      	ldr	r3, [r6, #8]
   1d1ac:	0052      	lsls	r2, r2, #1
   1d1ae:	1857      	adds	r7, r2, r1
   1d1b0:	f1a3 0010 	sub.w	r0, r3, #16
   1d1b4:	eb00 0087 	add.w	r0, r0, r7, lsl #2
   1d1b8:	eb03 0381 	add.w	r3, r3, r1, lsl #2
   1d1bc:	f44f 3c80 	mov.w	ip, #65536	; 0x10000
   1d1c0:	2700      	movs	r7, #0
   1d1c2:	e9c3 c700 	strd	ip, r7, [r3]
   1d1c6:	3308      	adds	r3, #8
   1d1c8:	4298      	cmp	r0, r3
   1d1ca:	d1fa      	bne.n	1d1c2 <nema_cl_get_space+0x4e>
   1d1cc:	440a      	add	r2, r1
   1d1ce:	1f11      	subs	r1, r2, #4
   1d1d0:	6171      	str	r1, [r6, #20]
   1d1d2:	6a37      	ldr	r7, [r6, #32]
   1d1d4:	2f00      	cmp	r7, #0
   1d1d6:	d05d      	beq.n	1d294 <nema_cl_get_space+0x120>
   1d1d8:	69b2      	ldr	r2, [r6, #24]
   1d1da:	68b3      	ldr	r3, [r6, #8]
   1d1dc:	f8d7 c00c 	ldr.w	ip, [r7, #12]
   1d1e0:	6930      	ldr	r0, [r6, #16]
   1d1e2:	f042 0204 	orr.w	r2, r2, #4
   1d1e6:	61b2      	str	r2, [r6, #24]
   1d1e8:	22f0      	movs	r2, #240	; 0xf0
   1d1ea:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
   1d1ee:	eb03 0381 	add.w	r3, r3, r1, lsl #2
   1d1f2:	22f4      	movs	r2, #244	; 0xf4
   1d1f4:	e9c3 c201 	strd	ip, r2, [r3, #4]
   1d1f8:	693a      	ldr	r2, [r7, #16]
   1d1fa:	60da      	str	r2, [r3, #12]
   1d1fc:	1d0a      	adds	r2, r1, #4
   1d1fe:	3105      	adds	r1, #5
   1d200:	4281      	cmp	r1, r0
   1d202:	6237      	str	r7, [r6, #32]
   1d204:	6172      	str	r2, [r6, #20]
   1d206:	db39      	blt.n	1d27c <nema_cl_get_space+0x108>
   1d208:	69b3      	ldr	r3, [r6, #24]
   1d20a:	f023 0320 	bic.w	r3, r3, #32
   1d20e:	61b3      	str	r3, [r6, #24]
   1d210:	69bb      	ldr	r3, [r7, #24]
   1d212:	075a      	lsls	r2, r3, #29
   1d214:	d503      	bpl.n	1d21e <nema_cl_get_space+0xaa>
   1d216:	6a3f      	ldr	r7, [r7, #32]
   1d218:	69bb      	ldr	r3, [r7, #24]
   1d21a:	075b      	lsls	r3, r3, #29
   1d21c:	d4fb      	bmi.n	1d216 <nema_cl_get_space+0xa2>
   1d21e:	6979      	ldr	r1, [r7, #20]
   1d220:	602f      	str	r7, [r5, #0]
   1d222:	463e      	mov	r6, r7
   1d224:	68b0      	ldr	r0, [r6, #8]
   1d226:	eb01 0444 	add.w	r4, r1, r4, lsl #1
   1d22a:	6174      	str	r4, [r6, #20]
   1d22c:	eb00 0081 	add.w	r0, r0, r1, lsl #2
   1d230:	b00b      	add	sp, #44	; 0x2c
   1d232:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1d234:	2f00      	cmp	r7, #0
   1d236:	463b      	mov	r3, r7
   1d238:	bfb8      	it	lt
   1d23a:	1cfb      	addlt	r3, r7, #3
   1d23c:	109b      	asrs	r3, r3, #2
   1d23e:	005a      	lsls	r2, r3, #1
   1d240:	428a      	cmp	r2, r1
   1d242:	bfd4      	ite	le
   1d244:	1a8b      	suble	r3, r1, r2
   1d246:	460b      	movgt	r3, r1
   1d248:	1ad2      	subs	r2, r2, r3
   1d24a:	eb02 72d2 	add.w	r2, r2, r2, lsr #31
   1d24e:	1052      	asrs	r2, r2, #1
   1d250:	1c63      	adds	r3, r4, #1
   1d252:	4293      	cmp	r3, r2
   1d254:	dba2      	blt.n	1d19c <nema_cl_get_space+0x28>
   1d256:	2900      	cmp	r1, #0
   1d258:	d144      	bne.n	1d2e4 <nema_cl_get_space+0x170>
   1d25a:	f04f 33ff 	mov.w	r3, #4294967295
   1d25e:	61f3      	str	r3, [r6, #28]
   1d260:	1e3b      	subs	r3, r7, #0
   1d262:	bfb8      	it	lt
   1d264:	3303      	addlt	r3, #3
   1d266:	109b      	asrs	r3, r3, #2
   1d268:	005b      	lsls	r3, r3, #1
   1d26a:	4299      	cmp	r1, r3
   1d26c:	bfac      	ite	ge
   1d26e:	1aca      	subge	r2, r1, r3
   1d270:	460a      	movlt	r2, r1
   1d272:	1a9b      	subs	r3, r3, r2
   1d274:	eb03 73d3 	add.w	r3, r3, r3, lsr #31
   1d278:	105a      	asrs	r2, r3, #1
   1d27a:	e78f      	b.n	1d19c <nema_cl_get_space+0x28>
   1d27c:	f44f 21a0 	mov.w	r1, #327680	; 0x50000
   1d280:	2200      	movs	r2, #0
   1d282:	e9c3 1204 	strd	r1, r2, [r3, #16]
   1d286:	69b3      	ldr	r3, [r6, #24]
   1d288:	f023 0308 	bic.w	r3, r3, #8
   1d28c:	e7bd      	b.n	1d20a <nema_cl_get_space+0x96>
   1d28e:	2000      	movs	r0, #0
   1d290:	b00b      	add	sp, #44	; 0x2c
   1d292:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1d294:	2028      	movs	r0, #40	; 0x28
   1d296:	f7fc fa24 	bl	196e2 <nema_host_malloc>
   1d29a:	4607      	mov	r7, r0
   1d29c:	2800      	cmp	r0, #0
   1d29e:	d0f6      	beq.n	1d28e <nema_cl_get_space+0x11a>
   1d2a0:	1ca1      	adds	r1, r4, #2
   1d2a2:	00c9      	lsls	r1, r1, #3
   1d2a4:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
   1d2a8:	4668      	mov	r0, sp
   1d2aa:	dd30      	ble.n	1d30e <nema_cl_get_space+0x19a>
   1d2ac:	f7ff fe12 	bl	1ced4 <nema_cl_create_sized>
   1d2b0:	466e      	mov	r6, sp
   1d2b2:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
   1d2b4:	46bc      	mov	ip, r7
   1d2b6:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
   1d2ba:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
   1d2bc:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
   1d2c0:	e896 0003 	ldmia.w	r6, {r0, r1}
   1d2c4:	68be      	ldr	r6, [r7, #8]
   1d2c6:	e88c 0003 	stmia.w	ip, {r0, r1}
   1d2ca:	b35e      	cbz	r6, 1d324 <nema_cl_get_space+0x1b0>
   1d2cc:	682e      	ldr	r6, [r5, #0]
   1d2ce:	e9d6 1205 	ldrd	r1, r2, [r6, #20]
   1d2d2:	6a73      	ldr	r3, [r6, #36]	; 0x24
   1d2d4:	f022 020c 	bic.w	r2, r2, #12
   1d2d8:	2b00      	cmp	r3, #0
   1d2da:	bf08      	it	eq
   1d2dc:	4633      	moveq	r3, r6
   1d2de:	627b      	str	r3, [r7, #36]	; 0x24
   1d2e0:	61ba      	str	r2, [r7, #24]
   1d2e2:	e779      	b.n	1d1d8 <nema_cl_get_space+0x64>
   1d2e4:	4630      	mov	r0, r6
   1d2e6:	f7ff fee1 	bl	1d0ac <nema_cl_submit_no_irq>
   1d2ea:	69f0      	ldr	r0, [r6, #28]
   1d2ec:	f000 fb22 	bl	1d934 <nema_rb_submit_cl_id>
   1d2f0:	69f0      	ldr	r0, [r6, #28]
   1d2f2:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
   1d2f6:	4298      	cmp	r0, r3
   1d2f8:	d00c      	beq.n	1d314 <nema_cl_get_space+0x1a0>
   1d2fa:	682e      	ldr	r6, [r5, #0]
   1d2fc:	69b0      	ldr	r0, [r6, #24]
   1d2fe:	f000 0320 	and.w	r3, r0, #32
   1d302:	e9d6 7104 	ldrd	r7, r1, [r6, #16]
   1d306:	2b00      	cmp	r3, #0
   1d308:	f43f af44 	beq.w	1d194 <nema_cl_get_space+0x20>
   1d30c:	e7a8      	b.n	1d260 <nema_cl_get_space+0xec>
   1d30e:	f7ff fe15 	bl	1cf3c <nema_cl_create>
   1d312:	e7cd      	b.n	1d2b0 <nema_cl_get_space+0x13c>
   1d314:	f7fc f96e 	bl	195f4 <nema_wait_irq_cl>
   1d318:	2800      	cmp	r0, #0
   1d31a:	bfa4      	itt	ge
   1d31c:	f04f 33ff 	movge.w	r3, #4294967295
   1d320:	61f3      	strge	r3, [r6, #28]
   1d322:	e7ea      	b.n	1d2fa <nema_cl_get_space+0x186>
   1d324:	4638      	mov	r0, r7
   1d326:	f7fc f9f0 	bl	1970a <nema_host_free>
   1d32a:	4630      	mov	r0, r6
   1d32c:	e780      	b.n	1d230 <nema_cl_get_space+0xbc>
   1d32e:	bf00      	nop
   1d330:	10030a74 	.word	0x10030a74

0001d334 <nema_cl_add_cmd>:
   1d334:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   1d338:	4d63      	ldr	r5, [pc, #396]	; (1d4c8 <nema_cl_add_cmd+0x194>)
   1d33a:	682c      	ldr	r4, [r5, #0]
   1d33c:	b08b      	sub	sp, #44	; 0x2c
   1d33e:	4606      	mov	r6, r0
   1d340:	460f      	mov	r7, r1
   1d342:	2c00      	cmp	r4, #0
   1d344:	d060      	beq.n	1d408 <nema_cl_add_cmd+0xd4>
   1d346:	e9d4 2105 	ldrd	r2, r1, [r4, #20]
   1d34a:	f021 0008 	bic.w	r0, r1, #8
   1d34e:	f011 0f20 	tst.w	r1, #32
   1d352:	6923      	ldr	r3, [r4, #16]
   1d354:	61a0      	str	r0, [r4, #24]
   1d356:	d016      	beq.n	1d386 <nema_cl_add_cmd+0x52>
   1d358:	2b00      	cmp	r3, #0
   1d35a:	bfb8      	it	lt
   1d35c:	3303      	addlt	r3, #3
   1d35e:	109b      	asrs	r3, r3, #2
   1d360:	005b      	lsls	r3, r3, #1
   1d362:	4293      	cmp	r3, r2
   1d364:	bfd4      	ite	le
   1d366:	1ad1      	suble	r1, r2, r3
   1d368:	4611      	movgt	r1, r2
   1d36a:	1a5b      	subs	r3, r3, r1
   1d36c:	2b03      	cmp	r3, #3
   1d36e:	dd45      	ble.n	1d3fc <nema_cl_add_cmd+0xc8>
   1d370:	1c51      	adds	r1, r2, #1
   1d372:	68a3      	ldr	r3, [r4, #8]
   1d374:	1c90      	adds	r0, r2, #2
   1d376:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
   1d37a:	f843 7021 	str.w	r7, [r3, r1, lsl #2]
   1d37e:	6160      	str	r0, [r4, #20]
   1d380:	b00b      	add	sp, #44	; 0x2c
   1d382:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   1d386:	0789      	lsls	r1, r1, #30
   1d388:	d403      	bmi.n	1d392 <nema_cl_add_cmd+0x5e>
   1d38a:	1c51      	adds	r1, r2, #1
   1d38c:	4299      	cmp	r1, r3
   1d38e:	dbf0      	blt.n	1d372 <nema_cl_add_cmd+0x3e>
   1d390:	e7f6      	b.n	1d380 <nema_cl_add_cmd+0x4c>
   1d392:	1d51      	adds	r1, r2, #5
   1d394:	4299      	cmp	r1, r3
   1d396:	dbeb      	blt.n	1d370 <nema_cl_add_cmd+0x3c>
   1d398:	f8d4 8020 	ldr.w	r8, [r4, #32]
   1d39c:	f1b8 0f00 	cmp.w	r8, #0
   1d3a0:	d060      	beq.n	1d464 <nema_cl_add_cmd+0x130>
   1d3a2:	f8d4 c008 	ldr.w	ip, [r4, #8]
   1d3a6:	f040 0004 	orr.w	r0, r0, #4
   1d3aa:	e9d8 9e03 	ldrd	r9, lr, [r8, #12]
   1d3ae:	61a0      	str	r0, [r4, #24]
   1d3b0:	20f0      	movs	r0, #240	; 0xf0
   1d3b2:	f84c 0022 	str.w	r0, [ip, r2, lsl #2]
   1d3b6:	eb0c 0082 	add.w	r0, ip, r2, lsl #2
   1d3ba:	4299      	cmp	r1, r3
   1d3bc:	f8c0 9004 	str.w	r9, [r0, #4]
   1d3c0:	f102 0204 	add.w	r2, r2, #4
   1d3c4:	f04f 09f4 	mov.w	r9, #244	; 0xf4
   1d3c8:	e9c0 9e02 	strd	r9, lr, [r0, #8]
   1d3cc:	6162      	str	r2, [r4, #20]
   1d3ce:	f8c4 8020 	str.w	r8, [r4, #32]
   1d3d2:	db35      	blt.n	1d440 <nema_cl_add_cmd+0x10c>
   1d3d4:	69a3      	ldr	r3, [r4, #24]
   1d3d6:	f023 0320 	bic.w	r3, r3, #32
   1d3da:	61a3      	str	r3, [r4, #24]
   1d3dc:	f8d8 3018 	ldr.w	r3, [r8, #24]
   1d3e0:	075c      	lsls	r4, r3, #29
   1d3e2:	d505      	bpl.n	1d3f0 <nema_cl_add_cmd+0xbc>
   1d3e4:	f8d8 8020 	ldr.w	r8, [r8, #32]
   1d3e8:	f8d8 3018 	ldr.w	r3, [r8, #24]
   1d3ec:	0758      	lsls	r0, r3, #29
   1d3ee:	d4f9      	bmi.n	1d3e4 <nema_cl_add_cmd+0xb0>
   1d3f0:	f8d8 2014 	ldr.w	r2, [r8, #20]
   1d3f4:	f8c5 8000 	str.w	r8, [r5]
   1d3f8:	4644      	mov	r4, r8
   1d3fa:	e7b9      	b.n	1d370 <nema_cl_add_cmd+0x3c>
   1d3fc:	b98a      	cbnz	r2, 1d422 <nema_cl_add_cmd+0xee>
   1d3fe:	f04f 33ff 	mov.w	r3, #4294967295
   1d402:	61e3      	str	r3, [r4, #28]
   1d404:	2101      	movs	r1, #1
   1d406:	e7b4      	b.n	1d372 <nema_cl_add_cmd+0x3e>
   1d408:	4620      	mov	r0, r4
   1d40a:	f7fc f98e 	bl	1972a <nema_mutex_lock>
   1d40e:	4630      	mov	r0, r6
   1d410:	4639      	mov	r1, r7
   1d412:	f000 f9af 	bl	1d774 <nema_rb_inline_cmd>
   1d416:	4620      	mov	r0, r4
   1d418:	b00b      	add	sp, #44	; 0x2c
   1d41a:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
   1d41e:	f7fc b98a 	b.w	19736 <nema_mutex_unlock>
   1d422:	4620      	mov	r0, r4
   1d424:	f7ff fe42 	bl	1d0ac <nema_cl_submit_no_irq>
   1d428:	69e0      	ldr	r0, [r4, #28]
   1d42a:	f000 fa83 	bl	1d934 <nema_rb_submit_cl_id>
   1d42e:	69e0      	ldr	r0, [r4, #28]
   1d430:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
   1d434:	4298      	cmp	r0, r3
   1d436:	d00d      	beq.n	1d454 <nema_cl_add_cmd+0x120>
   1d438:	682c      	ldr	r4, [r5, #0]
   1d43a:	6962      	ldr	r2, [r4, #20]
   1d43c:	1c51      	adds	r1, r2, #1
   1d43e:	e798      	b.n	1d372 <nema_cl_add_cmd+0x3e>
   1d440:	2300      	movs	r3, #0
   1d442:	f44f 22a0 	mov.w	r2, #327680	; 0x50000
   1d446:	6102      	str	r2, [r0, #16]
   1d448:	f84c 3021 	str.w	r3, [ip, r1, lsl #2]
   1d44c:	69a3      	ldr	r3, [r4, #24]
   1d44e:	f023 0308 	bic.w	r3, r3, #8
   1d452:	e7c0      	b.n	1d3d6 <nema_cl_add_cmd+0xa2>
   1d454:	f7fc f8ce 	bl	195f4 <nema_wait_irq_cl>
   1d458:	2800      	cmp	r0, #0
   1d45a:	bfa4      	itt	ge
   1d45c:	f04f 33ff 	movge.w	r3, #4294967295
   1d460:	61e3      	strge	r3, [r4, #28]
   1d462:	e7e9      	b.n	1d438 <nema_cl_add_cmd+0x104>
   1d464:	2028      	movs	r0, #40	; 0x28
   1d466:	f7fc f93c 	bl	196e2 <nema_host_malloc>
   1d46a:	4680      	mov	r8, r0
   1d46c:	2800      	cmp	r0, #0
   1d46e:	d087      	beq.n	1d380 <nema_cl_add_cmd+0x4c>
   1d470:	4668      	mov	r0, sp
   1d472:	466c      	mov	r4, sp
   1d474:	f7ff fd62 	bl	1cf3c <nema_cl_create>
   1d478:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
   1d47a:	46c4      	mov	ip, r8
   1d47c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
   1d480:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
   1d482:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
   1d486:	e894 0003 	ldmia.w	r4, {r0, r1}
   1d48a:	f8d8 3008 	ldr.w	r3, [r8, #8]
   1d48e:	e88c 0003 	stmia.w	ip, {r0, r1}
   1d492:	b193      	cbz	r3, 1d4ba <nema_cl_add_cmd+0x186>
   1d494:	682c      	ldr	r4, [r5, #0]
   1d496:	69a1      	ldr	r1, [r4, #24]
   1d498:	f8d4 c024 	ldr.w	ip, [r4, #36]	; 0x24
   1d49c:	e9d4 3204 	ldrd	r3, r2, [r4, #16]
   1d4a0:	f021 010c 	bic.w	r1, r1, #12
   1d4a4:	f8c8 1018 	str.w	r1, [r8, #24]
   1d4a8:	f1bc 0f00 	cmp.w	ip, #0
   1d4ac:	bf08      	it	eq
   1d4ae:	46a4      	moveq	ip, r4
   1d4b0:	69a0      	ldr	r0, [r4, #24]
   1d4b2:	f8c8 c024 	str.w	ip, [r8, #36]	; 0x24
   1d4b6:	1d51      	adds	r1, r2, #5
   1d4b8:	e773      	b.n	1d3a2 <nema_cl_add_cmd+0x6e>
   1d4ba:	4640      	mov	r0, r8
   1d4bc:	b00b      	add	sp, #44	; 0x2c
   1d4be:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
   1d4c2:	f7fc b922 	b.w	1970a <nema_host_free>
   1d4c6:	bf00      	nop
   1d4c8:	10030a74 	.word	0x10030a74

0001d4cc <nema_cl_submit>:
   1d4cc:	6943      	ldr	r3, [r0, #20]
   1d4ce:	b510      	push	{r4, lr}
   1d4d0:	4604      	mov	r4, r0
   1d4d2:	b91b      	cbnz	r3, 1d4dc <nema_cl_submit+0x10>
   1d4d4:	f04f 33ff 	mov.w	r3, #4294967295
   1d4d8:	61e3      	str	r3, [r4, #28]
   1d4da:	bd10      	pop	{r4, pc}
   1d4dc:	f7ff fde6 	bl	1d0ac <nema_cl_submit_no_irq>
   1d4e0:	69e0      	ldr	r0, [r4, #28]
   1d4e2:	f000 fa27 	bl	1d934 <nema_rb_submit_cl_id>
   1d4e6:	69e0      	ldr	r0, [r4, #28]
   1d4e8:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
   1d4ec:	4298      	cmp	r0, r3
   1d4ee:	d1f4      	bne.n	1d4da <nema_cl_submit+0xe>
   1d4f0:	f7fc f880 	bl	195f4 <nema_wait_irq_cl>
   1d4f4:	2800      	cmp	r0, #0
   1d4f6:	daed      	bge.n	1d4d4 <nema_cl_submit+0x8>
   1d4f8:	bd10      	pop	{r4, pc}
   1d4fa:	bf00      	nop

0001d4fc <nema_cl_wait>:
   1d4fc:	b510      	push	{r4, lr}
   1d4fe:	4604      	mov	r4, r0
   1d500:	69c0      	ldr	r0, [r0, #28]
   1d502:	2800      	cmp	r0, #0
   1d504:	da04      	bge.n	1d510 <nema_cl_wait+0x14>
   1d506:	f04f 33ff 	mov.w	r3, #4294967295
   1d50a:	61e3      	str	r3, [r4, #28]
   1d50c:	2000      	movs	r0, #0
   1d50e:	bd10      	pop	{r4, pc}
   1d510:	f7fc f870 	bl	195f4 <nema_wait_irq_cl>
   1d514:	2800      	cmp	r0, #0
   1d516:	daf6      	bge.n	1d506 <nema_cl_wait+0xa>
   1d518:	2000      	movs	r0, #0
   1d51a:	bd10      	pop	{r4, pc}

0001d51c <nema_cl_branch>:
   1d51c:	b538      	push	{r3, r4, r5, lr}
   1d51e:	6943      	ldr	r3, [r0, #20]
   1d520:	b1e3      	cbz	r3, 1d55c <nema_cl_branch+0x40>
   1d522:	4d13      	ldr	r5, [pc, #76]	; (1d570 <nema_cl_branch+0x54>)
   1d524:	682b      	ldr	r3, [r5, #0]
   1d526:	b1cb      	cbz	r3, 1d55c <nema_cl_branch+0x40>
   1d528:	695b      	ldr	r3, [r3, #20]
   1d52a:	0799      	lsls	r1, r3, #30
   1d52c:	4604      	mov	r4, r0
   1d52e:	d008      	beq.n	1d542 <nema_cl_branch+0x26>
   1d530:	2100      	movs	r1, #0
   1d532:	f44f 3080 	mov.w	r0, #65536	; 0x10000
   1d536:	f7ff fefd 	bl	1d334 <nema_cl_add_cmd>
   1d53a:	682b      	ldr	r3, [r5, #0]
   1d53c:	695b      	ldr	r3, [r3, #20]
   1d53e:	079a      	lsls	r2, r3, #30
   1d540:	d1f6      	bne.n	1d530 <nema_cl_branch+0x14>
   1d542:	69a3      	ldr	r3, [r4, #24]
   1d544:	071b      	lsls	r3, r3, #28
   1d546:	d50a      	bpl.n	1d55e <nema_cl_branch+0x42>
   1d548:	68e1      	ldr	r1, [r4, #12]
   1d54a:	20f0      	movs	r0, #240	; 0xf0
   1d54c:	f7ff fef2 	bl	1d334 <nema_cl_add_cmd>
   1d550:	6961      	ldr	r1, [r4, #20]
   1d552:	4808      	ldr	r0, [pc, #32]	; (1d574 <nema_cl_branch+0x58>)
   1d554:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   1d558:	f7ff beec 	b.w	1d334 <nema_cl_add_cmd>
   1d55c:	bd38      	pop	{r3, r4, r5, pc}
   1d55e:	4620      	mov	r0, r4
   1d560:	f7fc f8b2 	bl	196c8 <nema_buffer_flush>
   1d564:	69a3      	ldr	r3, [r4, #24]
   1d566:	f043 0308 	orr.w	r3, r3, #8
   1d56a:	61a3      	str	r3, [r4, #24]
   1d56c:	e7ec      	b.n	1d548 <nema_cl_branch+0x2c>
   1d56e:	bf00      	nop
   1d570:	10030a74 	.word	0x10030a74
   1d574:	000200f4 	.word	0x000200f4

0001d578 <nema_cl_return>:
   1d578:	4b04      	ldr	r3, [pc, #16]	; (1d58c <nema_cl_return+0x14>)
   1d57a:	681b      	ldr	r3, [r3, #0]
   1d57c:	b123      	cbz	r3, 1d588 <nema_cl_return+0x10>
   1d57e:	2100      	movs	r1, #0
   1d580:	f44f 20a0 	mov.w	r0, #327680	; 0x50000
   1d584:	f7ff bed6 	b.w	1d334 <nema_cl_add_cmd>
   1d588:	4770      	bx	lr
   1d58a:	bf00      	nop
   1d58c:	10030a74 	.word	0x10030a74

0001d590 <nema_rb_init>:
   1d590:	6802      	ldr	r2, [r0, #0]
   1d592:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   1d596:	4f22      	ldr	r7, [pc, #136]	; (1d620 <nema_rb_init+0x90>)
   1d598:	2a00      	cmp	r2, #0
   1d59a:	603a      	str	r2, [r7, #0]
   1d59c:	dd3d      	ble.n	1d61a <nema_rb_init+0x8a>
   1d59e:	f8df c090 	ldr.w	ip, [pc, #144]	; 1d630 <nema_rb_init+0xa0>
   1d5a2:	4d20      	ldr	r5, [pc, #128]	; (1d624 <nema_rb_init+0x94>)
   1d5a4:	f8df 808c 	ldr.w	r8, [pc, #140]	; 1d634 <nema_rb_init+0xa4>
   1d5a8:	4e1f      	ldr	r6, [pc, #124]	; (1d628 <nema_rb_init+0x98>)
   1d5aa:	6028      	str	r0, [r5, #0]
   1d5ac:	1094      	asrs	r4, r2, #2
   1d5ae:	f1a4 0e04 	sub.w	lr, r4, #4
   1d5b2:	6885      	ldr	r5, [r0, #8]
   1d5b4:	f8cc e000 	str.w	lr, [ip]
   1d5b8:	f8d0 c00c 	ldr.w	ip, [r0, #12]
   1d5bc:	f8c8 5000 	str.w	r5, [r8]
   1d5c0:	f8c6 c000 	str.w	ip, [r6]
   1d5c4:	b911      	cbnz	r1, 1d5cc <nema_rb_init+0x3c>
   1d5c6:	4608      	mov	r0, r1
   1d5c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   1d5cc:	4b17      	ldr	r3, [pc, #92]	; (1d62c <nema_rb_init+0x9c>)
   1d5ce:	1ee1      	subs	r1, r4, #3
   1d5d0:	2400      	movs	r4, #0
   1d5d2:	e9c0 4404 	strd	r4, r4, [r0, #16]
   1d5d6:	eb05 0881 	add.w	r8, r5, r1, lsl #2
   1d5da:	f845 302e 	str.w	r3, [r5, lr, lsl #2]
   1d5de:	3304      	adds	r3, #4
   1d5e0:	f845 c021 	str.w	ip, [r5, r1, lsl #2]
   1d5e4:	e9c8 3201 	strd	r3, r2, [r8, #4]
   1d5e8:	f7fc f86e 	bl	196c8 <nema_buffer_flush>
   1d5ec:	4621      	mov	r1, r4
   1d5ee:	f44f 70a4 	mov.w	r0, #328	; 0x148
   1d5f2:	f7fc f825 	bl	19640 <nema_reg_write>
   1d5f6:	6831      	ldr	r1, [r6, #0]
   1d5f8:	20ec      	movs	r0, #236	; 0xec
   1d5fa:	f041 0106 	orr.w	r1, r1, #6
   1d5fe:	f7fc f81f 	bl	19640 <nema_reg_write>
   1d602:	6831      	ldr	r1, [r6, #0]
   1d604:	20f0      	movs	r0, #240	; 0xf0
   1d606:	f7fc f81b 	bl	19640 <nema_reg_write>
   1d60a:	6839      	ldr	r1, [r7, #0]
   1d60c:	20f4      	movs	r0, #244	; 0xf4
   1d60e:	f7fc f817 	bl	19640 <nema_reg_write>
   1d612:	4621      	mov	r1, r4
   1d614:	4608      	mov	r0, r1
   1d616:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   1d61a:	f04f 31ff 	mov.w	r1, #4294967295
   1d61e:	e7d2      	b.n	1d5c6 <nema_rb_init+0x36>
   1d620:	10030a88 	.word	0x10030a88
   1d624:	10030a78 	.word	0x10030a78
   1d628:	10030a7c 	.word	0x10030a7c
   1d62c:	ff0000f0 	.word	0xff0000f0
   1d630:	10030a84 	.word	0x10030a84
   1d634:	10030a80 	.word	0x10030a80

0001d638 <nema_rb_submit_cmdlist2>:
   1d638:	2900      	cmp	r1, #0
   1d63a:	f000 8089 	beq.w	1d750 <nema_rb_submit_cmdlist2+0x118>
   1d63e:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   1d642:	4e45      	ldr	r6, [pc, #276]	; (1d758 <nema_rb_submit_cmdlist2+0x120>)
   1d644:	4b45      	ldr	r3, [pc, #276]	; (1d75c <nema_rb_submit_cmdlist2+0x124>)
   1d646:	4680      	mov	r8, r0
   1d648:	6830      	ldr	r0, [r6, #0]
   1d64a:	681d      	ldr	r5, [r3, #0]
   1d64c:	6903      	ldr	r3, [r0, #16]
   1d64e:	468e      	mov	lr, r1
   1d650:	1d1a      	adds	r2, r3, #4
   1d652:	4943      	ldr	r1, [pc, #268]	; (1d760 <nema_rb_submit_cmdlist2+0x128>)
   1d654:	42aa      	cmp	r2, r5
   1d656:	f8d1 c000 	ldr.w	ip, [r1]
   1d65a:	db17      	blt.n	1d68c <nema_rb_submit_cmdlist2+0x54>
   1d65c:	1c5c      	adds	r4, r3, #1
   1d65e:	f44f 3180 	mov.w	r1, #65536	; 0x10000
   1d662:	42a5      	cmp	r5, r4
   1d664:	f84c 1023 	str.w	r1, [ip, r3, lsl #2]
   1d668:	ea4f 0283 	mov.w	r2, r3, lsl #2
   1d66c:	dd0c      	ble.n	1d688 <nema_rb_submit_cmdlist2+0x50>
   1d66e:	b15c      	cbz	r4, 1d688 <nema_rb_submit_cmdlist2+0x50>
   1d670:	4462      	add	r2, ip
   1d672:	1c9c      	adds	r4, r3, #2
   1d674:	42a5      	cmp	r5, r4
   1d676:	6051      	str	r1, [r2, #4]
   1d678:	dd06      	ble.n	1d688 <nema_rb_submit_cmdlist2+0x50>
   1d67a:	b12c      	cbz	r4, 1d688 <nema_rb_submit_cmdlist2+0x50>
   1d67c:	3303      	adds	r3, #3
   1d67e:	429d      	cmp	r5, r3
   1d680:	6091      	str	r1, [r2, #8]
   1d682:	dd01      	ble.n	1d688 <nema_rb_submit_cmdlist2+0x50>
   1d684:	b103      	cbz	r3, 1d688 <nema_rb_submit_cmdlist2+0x50>
   1d686:	60d1      	str	r1, [r2, #12]
   1d688:	2300      	movs	r3, #0
   1d68a:	6103      	str	r3, [r0, #16]
   1d68c:	f44f 3180 	mov.w	r1, #65536	; 0x10000
   1d690:	f04f 0900 	mov.w	r9, #0
   1d694:	e002      	b.n	1d69c <nema_rb_submit_cmdlist2+0x64>
   1d696:	f8c0 9010 	str.w	r9, [r0, #16]
   1d69a:	2300      	movs	r3, #0
   1d69c:	f013 0703 	ands.w	r7, r3, #3
   1d6a0:	eb0c 0483 	add.w	r4, ip, r3, lsl #2
   1d6a4:	f103 0201 	add.w	r2, r3, #1
   1d6a8:	d00a      	beq.n	1d6c0 <nema_rb_submit_cmdlist2+0x88>
   1d6aa:	4295      	cmp	r5, r2
   1d6ac:	f844 1b04 	str.w	r1, [r4], #4
   1d6b0:	6102      	str	r2, [r0, #16]
   1d6b2:	ddf0      	ble.n	1d696 <nema_rb_submit_cmdlist2+0x5e>
   1d6b4:	4613      	mov	r3, r2
   1d6b6:	f013 0703 	ands.w	r7, r3, #3
   1d6ba:	f103 0201 	add.w	r2, r3, #1
   1d6be:	d1f4      	bne.n	1d6aa <nema_rb_submit_cmdlist2+0x72>
   1d6c0:	21f0      	movs	r1, #240	; 0xf0
   1d6c2:	4295      	cmp	r5, r2
   1d6c4:	6021      	str	r1, [r4, #0]
   1d6c6:	dd30      	ble.n	1d72a <nema_rb_submit_cmdlist2+0xf2>
   1d6c8:	6102      	str	r2, [r0, #16]
   1d6ca:	3302      	adds	r3, #2
   1d6cc:	eb0c 0282 	add.w	r2, ip, r2, lsl #2
   1d6d0:	429d      	cmp	r5, r3
   1d6d2:	f8c2 8000 	str.w	r8, [r2]
   1d6d6:	dd2f      	ble.n	1d738 <nema_rb_submit_cmdlist2+0x100>
   1d6d8:	6103      	str	r3, [r0, #16]
   1d6da:	eb0c 0183 	add.w	r1, ip, r3, lsl #2
   1d6de:	3301      	adds	r3, #1
   1d6e0:	4a20      	ldr	r2, [pc, #128]	; (1d764 <nema_rb_submit_cmdlist2+0x12c>)
   1d6e2:	600a      	str	r2, [r1, #0]
   1d6e4:	429d      	cmp	r5, r3
   1d6e6:	dd2f      	ble.n	1d748 <nema_rb_submit_cmdlist2+0x110>
   1d6e8:	6103      	str	r3, [r0, #16]
   1d6ea:	eb0c 0c83 	add.w	ip, ip, r3, lsl #2
   1d6ee:	3301      	adds	r3, #1
   1d6f0:	429d      	cmp	r5, r3
   1d6f2:	bfd8      	it	le
   1d6f4:	2300      	movle	r3, #0
   1d6f6:	f8cc e000 	str.w	lr, [ip]
   1d6fa:	6103      	str	r3, [r0, #16]
   1d6fc:	f7fb ffe4 	bl	196c8 <nema_buffer_flush>
   1d700:	4a19      	ldr	r2, [pc, #100]	; (1d768 <nema_rb_submit_cmdlist2+0x130>)
   1d702:	6833      	ldr	r3, [r6, #0]
   1d704:	6811      	ldr	r1, [r2, #0]
   1d706:	691b      	ldr	r3, [r3, #16]
   1d708:	eb01 0183 	add.w	r1, r1, r3, lsl #2
   1d70c:	f041 0104 	orr.w	r1, r1, #4
   1d710:	20ec      	movs	r0, #236	; 0xec
   1d712:	f7fb ff95 	bl	19640 <nema_reg_write>
   1d716:	6833      	ldr	r3, [r6, #0]
   1d718:	6958      	ldr	r0, [r3, #20]
   1d71a:	3001      	adds	r0, #1
   1d71c:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
   1d720:	bfa8      	it	ge
   1d722:	2000      	movge	r0, #0
   1d724:	6158      	str	r0, [r3, #20]
   1d726:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   1d72a:	4662      	mov	r2, ip
   1d72c:	2301      	movs	r3, #1
   1d72e:	429d      	cmp	r5, r3
   1d730:	6107      	str	r7, [r0, #16]
   1d732:	f8c2 8000 	str.w	r8, [r2]
   1d736:	dccf      	bgt.n	1d6d8 <nema_rb_submit_cmdlist2+0xa0>
   1d738:	2300      	movs	r3, #0
   1d73a:	6103      	str	r3, [r0, #16]
   1d73c:	4661      	mov	r1, ip
   1d73e:	2301      	movs	r3, #1
   1d740:	4a08      	ldr	r2, [pc, #32]	; (1d764 <nema_rb_submit_cmdlist2+0x12c>)
   1d742:	600a      	str	r2, [r1, #0]
   1d744:	429d      	cmp	r5, r3
   1d746:	dccf      	bgt.n	1d6e8 <nema_rb_submit_cmdlist2+0xb0>
   1d748:	2300      	movs	r3, #0
   1d74a:	6103      	str	r3, [r0, #16]
   1d74c:	2301      	movs	r3, #1
   1d74e:	e7cf      	b.n	1d6f0 <nema_rb_submit_cmdlist2+0xb8>
   1d750:	f04f 30ff 	mov.w	r0, #4294967295
   1d754:	4770      	bx	lr
   1d756:	bf00      	nop
   1d758:	10030a78 	.word	0x10030a78
   1d75c:	10030a84 	.word	0x10030a84
   1d760:	10030a80 	.word	0x10030a80
   1d764:	000200f4 	.word	0x000200f4
   1d768:	10030a7c 	.word	0x10030a7c

0001d76c <nema_rb_submit_cmdlist>:
   1d76c:	68c0      	ldr	r0, [r0, #12]
   1d76e:	f7ff bf63 	b.w	1d638 <nema_rb_submit_cmdlist2>
   1d772:	bf00      	nop

0001d774 <nema_rb_inline_cmd>:
   1d774:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   1d778:	f8df 808c 	ldr.w	r8, [pc, #140]	; 1d808 <nema_rb_inline_cmd+0x94>
   1d77c:	4b1f      	ldr	r3, [pc, #124]	; (1d7fc <nema_rb_inline_cmd+0x88>)
   1d77e:	f8d8 6000 	ldr.w	r6, [r8]
   1d782:	681f      	ldr	r7, [r3, #0]
   1d784:	6932      	ldr	r2, [r6, #16]
   1d786:	4b1e      	ldr	r3, [pc, #120]	; (1d800 <nema_rb_inline_cmd+0x8c>)
   1d788:	1c54      	adds	r4, r2, #1
   1d78a:	42bc      	cmp	r4, r7
   1d78c:	681b      	ldr	r3, [r3, #0]
   1d78e:	da0f      	bge.n	1d7b0 <nema_rb_inline_cmd+0x3c>
   1d790:	eb03 0582 	add.w	r5, r3, r2, lsl #2
   1d794:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
   1d798:	1d2b      	adds	r3, r5, #4
   1d79a:	6134      	str	r4, [r6, #16]
   1d79c:	3202      	adds	r2, #2
   1d79e:	4297      	cmp	r7, r2
   1d7a0:	6019      	str	r1, [r3, #0]
   1d7a2:	dd10      	ble.n	1d7c6 <nema_rb_inline_cmd+0x52>
   1d7a4:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
   1d7a8:	6132      	str	r2, [r6, #16]
   1d7aa:	d111      	bne.n	1d7d0 <nema_rb_inline_cmd+0x5c>
   1d7ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   1d7b0:	f44f 3580 	mov.w	r5, #65536	; 0x10000
   1d7b4:	2400      	movs	r4, #0
   1d7b6:	2f01      	cmp	r7, #1
   1d7b8:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
   1d7bc:	6134      	str	r4, [r6, #16]
   1d7be:	6018      	str	r0, [r3, #0]
   1d7c0:	bfd8      	it	le
   1d7c2:	6019      	strle	r1, [r3, #0]
   1d7c4:	dc15      	bgt.n	1d7f2 <nema_rb_inline_cmd+0x7e>
   1d7c6:	2300      	movs	r3, #0
   1d7c8:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
   1d7cc:	6133      	str	r3, [r6, #16]
   1d7ce:	d0ed      	beq.n	1d7ac <nema_rb_inline_cmd+0x38>
   1d7d0:	4630      	mov	r0, r6
   1d7d2:	f7fb ff79 	bl	196c8 <nema_buffer_flush>
   1d7d6:	f8d8 3000 	ldr.w	r3, [r8]
   1d7da:	4a0a      	ldr	r2, [pc, #40]	; (1d804 <nema_rb_inline_cmd+0x90>)
   1d7dc:	691b      	ldr	r3, [r3, #16]
   1d7de:	6811      	ldr	r1, [r2, #0]
   1d7e0:	eb01 0183 	add.w	r1, r1, r3, lsl #2
   1d7e4:	f041 0104 	orr.w	r1, r1, #4
   1d7e8:	20ec      	movs	r0, #236	; 0xec
   1d7ea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   1d7ee:	f7fb bf27 	b.w	19640 <nema_reg_write>
   1d7f2:	2201      	movs	r2, #1
   1d7f4:	6132      	str	r2, [r6, #16]
   1d7f6:	3304      	adds	r3, #4
   1d7f8:	2202      	movs	r2, #2
   1d7fa:	e7d0      	b.n	1d79e <nema_rb_inline_cmd+0x2a>
   1d7fc:	10030a84 	.word	0x10030a84
   1d800:	10030a80 	.word	0x10030a80
   1d804:	10030a7c 	.word	0x10030a7c
   1d808:	10030a78 	.word	0x10030a78

0001d80c <nema_rb_force_flush>:
   1d80c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1d80e:	4e42      	ldr	r6, [pc, #264]	; (1d918 <nema_rb_force_flush+0x10c>)
   1d810:	4b42      	ldr	r3, [pc, #264]	; (1d91c <nema_rb_force_flush+0x110>)
   1d812:	6830      	ldr	r0, [r6, #0]
   1d814:	681c      	ldr	r4, [r3, #0]
   1d816:	6903      	ldr	r3, [r0, #16]
   1d818:	4941      	ldr	r1, [pc, #260]	; (1d920 <nema_rb_force_flush+0x114>)
   1d81a:	1d1a      	adds	r2, r3, #4
   1d81c:	42a2      	cmp	r2, r4
   1d81e:	f8d1 e000 	ldr.w	lr, [r1]
   1d822:	db0a      	blt.n	1d83a <nema_rb_force_flush+0x2e>
   1d824:	1c5d      	adds	r5, r3, #1
   1d826:	f44f 3180 	mov.w	r1, #65536	; 0x10000
   1d82a:	42ac      	cmp	r4, r5
   1d82c:	f84e 1023 	str.w	r1, [lr, r3, lsl #2]
   1d830:	ea4f 0283 	mov.w	r2, r3, lsl #2
   1d834:	dc5e      	bgt.n	1d8f4 <nema_rb_force_flush+0xe8>
   1d836:	2300      	movs	r3, #0
   1d838:	6103      	str	r3, [r0, #16]
   1d83a:	f44f 3580 	mov.w	r5, #65536	; 0x10000
   1d83e:	2700      	movs	r7, #0
   1d840:	e001      	b.n	1d846 <nema_rb_force_flush+0x3a>
   1d842:	6107      	str	r7, [r0, #16]
   1d844:	2300      	movs	r3, #0
   1d846:	f013 0c03 	ands.w	ip, r3, #3
   1d84a:	eb0e 0183 	add.w	r1, lr, r3, lsl #2
   1d84e:	f103 0201 	add.w	r2, r3, #1
   1d852:	d00a      	beq.n	1d86a <nema_rb_force_flush+0x5e>
   1d854:	4294      	cmp	r4, r2
   1d856:	f841 5b04 	str.w	r5, [r1], #4
   1d85a:	6102      	str	r2, [r0, #16]
   1d85c:	ddf1      	ble.n	1d842 <nema_rb_force_flush+0x36>
   1d85e:	4613      	mov	r3, r2
   1d860:	f013 0c03 	ands.w	ip, r3, #3
   1d864:	f103 0201 	add.w	r2, r3, #1
   1d868:	d1f4      	bne.n	1d854 <nema_rb_force_flush+0x48>
   1d86a:	4d2e      	ldr	r5, [pc, #184]	; (1d924 <nema_rb_force_flush+0x118>)
   1d86c:	4f2e      	ldr	r7, [pc, #184]	; (1d928 <nema_rb_force_flush+0x11c>)
   1d86e:	600f      	str	r7, [r1, #0]
   1d870:	682f      	ldr	r7, [r5, #0]
   1d872:	1d19      	adds	r1, r3, #4
   1d874:	4294      	cmp	r4, r2
   1d876:	eb07 0781 	add.w	r7, r7, r1, lsl #2
   1d87a:	dd28      	ble.n	1d8ce <nema_rb_force_flush+0xc2>
   1d87c:	6102      	str	r2, [r0, #16]
   1d87e:	3302      	adds	r3, #2
   1d880:	eb0e 0282 	add.w	r2, lr, r2, lsl #2
   1d884:	429c      	cmp	r4, r3
   1d886:	6017      	str	r7, [r2, #0]
   1d888:	dd28      	ble.n	1d8dc <nema_rb_force_flush+0xd0>
   1d88a:	6103      	str	r3, [r0, #16]
   1d88c:	eb0e 0183 	add.w	r1, lr, r3, lsl #2
   1d890:	3301      	adds	r3, #1
   1d892:	4a26      	ldr	r2, [pc, #152]	; (1d92c <nema_rb_force_flush+0x120>)
   1d894:	600a      	str	r2, [r1, #0]
   1d896:	429c      	cmp	r4, r3
   1d898:	dd28      	ble.n	1d8ec <nema_rb_force_flush+0xe0>
   1d89a:	6103      	str	r3, [r0, #16]
   1d89c:	eb0e 0e83 	add.w	lr, lr, r3, lsl #2
   1d8a0:	3301      	adds	r3, #1
   1d8a2:	4a23      	ldr	r2, [pc, #140]	; (1d930 <nema_rb_force_flush+0x124>)
   1d8a4:	429c      	cmp	r4, r3
   1d8a6:	bfd8      	it	le
   1d8a8:	2300      	movle	r3, #0
   1d8aa:	6812      	ldr	r2, [r2, #0]
   1d8ac:	f8ce 2000 	str.w	r2, [lr]
   1d8b0:	6103      	str	r3, [r0, #16]
   1d8b2:	f7fb ff09 	bl	196c8 <nema_buffer_flush>
   1d8b6:	6833      	ldr	r3, [r6, #0]
   1d8b8:	6829      	ldr	r1, [r5, #0]
   1d8ba:	691b      	ldr	r3, [r3, #16]
   1d8bc:	eb01 0183 	add.w	r1, r1, r3, lsl #2
   1d8c0:	f041 0104 	orr.w	r1, r1, #4
   1d8c4:	20ec      	movs	r0, #236	; 0xec
   1d8c6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
   1d8ca:	f7fb beb9 	b.w	19640 <nema_reg_write>
   1d8ce:	4672      	mov	r2, lr
   1d8d0:	2301      	movs	r3, #1
   1d8d2:	429c      	cmp	r4, r3
   1d8d4:	f8c0 c010 	str.w	ip, [r0, #16]
   1d8d8:	6017      	str	r7, [r2, #0]
   1d8da:	dcd6      	bgt.n	1d88a <nema_rb_force_flush+0x7e>
   1d8dc:	2300      	movs	r3, #0
   1d8de:	6103      	str	r3, [r0, #16]
   1d8e0:	4671      	mov	r1, lr
   1d8e2:	2301      	movs	r3, #1
   1d8e4:	4a11      	ldr	r2, [pc, #68]	; (1d92c <nema_rb_force_flush+0x120>)
   1d8e6:	600a      	str	r2, [r1, #0]
   1d8e8:	429c      	cmp	r4, r3
   1d8ea:	dcd6      	bgt.n	1d89a <nema_rb_force_flush+0x8e>
   1d8ec:	2300      	movs	r3, #0
   1d8ee:	6103      	str	r3, [r0, #16]
   1d8f0:	2301      	movs	r3, #1
   1d8f2:	e7d6      	b.n	1d8a2 <nema_rb_force_flush+0x96>
   1d8f4:	2d00      	cmp	r5, #0
   1d8f6:	d09e      	beq.n	1d836 <nema_rb_force_flush+0x2a>
   1d8f8:	4472      	add	r2, lr
   1d8fa:	1c9d      	adds	r5, r3, #2
   1d8fc:	42ac      	cmp	r4, r5
   1d8fe:	6051      	str	r1, [r2, #4]
   1d900:	dd99      	ble.n	1d836 <nema_rb_force_flush+0x2a>
   1d902:	2d00      	cmp	r5, #0
   1d904:	d097      	beq.n	1d836 <nema_rb_force_flush+0x2a>
   1d906:	3303      	adds	r3, #3
   1d908:	429c      	cmp	r4, r3
   1d90a:	6091      	str	r1, [r2, #8]
   1d90c:	dd93      	ble.n	1d836 <nema_rb_force_flush+0x2a>
   1d90e:	2b00      	cmp	r3, #0
   1d910:	d091      	beq.n	1d836 <nema_rb_force_flush+0x2a>
   1d912:	60d1      	str	r1, [r2, #12]
   1d914:	e78f      	b.n	1d836 <nema_rb_force_flush+0x2a>
   1d916:	bf00      	nop
   1d918:	10030a78 	.word	0x10030a78
   1d91c:	10030a84 	.word	0x10030a84
   1d920:	10030a80 	.word	0x10030a80
   1d924:	10030a7c 	.word	0x10030a7c
   1d928:	ff0000f0 	.word	0xff0000f0
   1d92c:	ff0000f4 	.word	0xff0000f4
   1d930:	10030a88 	.word	0x10030a88

0001d934 <nema_rb_submit_cl_id>:
   1d934:	b510      	push	{r4, lr}
   1d936:	1e04      	subs	r4, r0, #0
   1d938:	dc00      	bgt.n	1d93c <nema_rb_submit_cl_id+0x8>
   1d93a:	bd10      	pop	{r4, pc}
   1d93c:	2000      	movs	r0, #0
   1d93e:	f7fb fef4 	bl	1972a <nema_mutex_lock>
   1d942:	4621      	mov	r1, r4
   1d944:	f44f 70a4 	mov.w	r0, #328	; 0x148
   1d948:	f7ff ff14 	bl	1d774 <nema_rb_inline_cmd>
   1d94c:	20f8      	movs	r0, #248	; 0xf8
   1d94e:	2101      	movs	r1, #1
   1d950:	f7ff ff10 	bl	1d774 <nema_rb_inline_cmd>
   1d954:	f7ff ff5a 	bl	1d80c <nema_rb_force_flush>
   1d958:	2000      	movs	r0, #0
   1d95a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   1d95e:	f7fb beea 	b.w	19736 <nema_mutex_unlock>
   1d962:	bf00      	nop

0001d964 <nema_blender_init>:
   1d964:	b530      	push	{r4, r5, lr}
   1d966:	4b13      	ldr	r3, [pc, #76]	; (1d9b4 <nema_blender_init+0x50>)
   1d968:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
   1d96a:	b085      	sub	sp, #20
   1d96c:	466d      	mov	r5, sp
   1d96e:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
   1d972:	2418      	movs	r4, #24
   1d974:	2101      	movs	r1, #1
   1d976:	4622      	mov	r2, r4
   1d978:	4628      	mov	r0, r5
   1d97a:	440c      	add	r4, r1
   1d97c:	f000 feda 	bl	1e734 <nema_load_frag_shader>
   1d980:	2c1f      	cmp	r4, #31
   1d982:	d1f7      	bne.n	1d974 <nema_blender_init+0x10>
   1d984:	4622      	mov	r2, r4
   1d986:	2101      	movs	r1, #1
   1d988:	a802      	add	r0, sp, #8
   1d98a:	f000 fed3 	bl	1e734 <nema_load_frag_shader>
   1d98e:	f000 fdd9 	bl	1e544 <nema_readHwConfig>
   1d992:	f000 5080 	and.w	r0, r0, #268435456	; 0x10000000
   1d996:	2800      	cmp	r0, #0
   1d998:	4b07      	ldr	r3, [pc, #28]	; (1d9b8 <nema_blender_init+0x54>)
   1d99a:	bf14      	ite	ne
   1d99c:	2201      	movne	r2, #1
   1d99e:	2200      	moveq	r2, #0
   1d9a0:	701a      	strb	r2, [r3, #0]
   1d9a2:	d101      	bne.n	1d9a8 <nema_blender_init+0x44>
   1d9a4:	b005      	add	sp, #20
   1d9a6:	bd30      	pop	{r4, r5, pc}
   1d9a8:	2001      	movs	r0, #1
   1d9aa:	f000 fee1 	bl	1e770 <nema_set_rop_blend_mode>
   1d9ae:	b005      	add	sp, #20
   1d9b0:	bd30      	pop	{r4, r5, pc}
   1d9b2:	bf00      	nop
   1d9b4:	00020614 	.word	0x00020614
   1d9b8:	10030a8d 	.word	0x10030a8d
   1d9bc:	00000000 	.word	0x00000000

0001d9c0 <nema_set_blend>:
   1d9c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1d9c4:	4cb4      	ldr	r4, [pc, #720]	; (1dc98 <nema_set_blend+0x2d8>)
   1d9c6:	b0a5      	sub	sp, #148	; 0x94
   1d9c8:	7825      	ldrb	r5, [r4, #0]
   1d9ca:	9104      	str	r1, [sp, #16]
   1d9cc:	b2cc      	uxtb	r4, r1
   1d9ce:	2d00      	cmp	r5, #0
   1d9d0:	f040 81e5 	bne.w	1dd9e <nema_set_blend+0x3de>
   1d9d4:	461f      	mov	r7, r3
   1d9d6:	2c03      	cmp	r4, #3
   1d9d8:	f000 030f 	and.w	r3, r0, #15
   1d9dc:	bf88      	it	hi
   1d9de:	462c      	movhi	r4, r5
   1d9e0:	9303      	str	r3, [sp, #12]
   1d9e2:	f3c0 6340 	ubfx	r3, r0, #25, #1
   1d9e6:	4692      	mov	sl, r2
   1d9e8:	bf88      	it	hi
   1d9ea:	9404      	strhi	r4, [sp, #16]
   1d9ec:	b2d2      	uxtb	r2, r2
   1d9ee:	9307      	str	r3, [sp, #28]
   1d9f0:	0fc3      	lsrs	r3, r0, #31
   1d9f2:	2a04      	cmp	r2, #4
   1d9f4:	9301      	str	r3, [sp, #4]
   1d9f6:	9a04      	ldr	r2, [sp, #16]
   1d9f8:	f000 437f 	and.w	r3, r0, #4278190080	; 0xff000000
   1d9fc:	930c      	str	r3, [sp, #48]	; 0x30
   1d9fe:	b2fb      	uxtb	r3, r7
   1da00:	bf28      	it	cs
   1da02:	f04f 3aff 	movcs.w	sl, #4294967295
   1da06:	4683      	mov	fp, r0
   1da08:	f3c0 2903 	ubfx	r9, r0, #8, #4
   1da0c:	2b03      	cmp	r3, #3
   1da0e:	bf88      	it	hi
   1da10:	4617      	movhi	r7, r2
   1da12:	4ba2      	ldr	r3, [pc, #648]	; (1dc9c <nema_set_blend+0x2dc>)
   1da14:	781b      	ldrb	r3, [r3, #0]
   1da16:	b14b      	cbz	r3, 1da2c <nema_set_blend+0x6c>
   1da18:	f01b 7f80 	tst.w	fp, #16777216	; 0x1000000
   1da1c:	d103      	bne.n	1da26 <nema_set_blend+0x66>
   1da1e:	9b04      	ldr	r3, [sp, #16]
   1da20:	429f      	cmp	r7, r3
   1da22:	f000 828b 	beq.w	1df3c <nema_set_blend+0x57c>
   1da26:	2001      	movs	r0, #1
   1da28:	f000 fea2 	bl	1e770 <nema_set_rop_blend_mode>
   1da2c:	9b01      	ldr	r3, [sp, #4]
   1da2e:	2b00      	cmp	r3, #0
   1da30:	f000 81d0 	beq.w	1ddd4 <nema_set_blend+0x414>
   1da34:	4b9a      	ldr	r3, [pc, #616]	; (1dca0 <nema_set_blend+0x2e0>)
   1da36:	f1bb 0f01 	cmp.w	fp, #1
   1da3a:	789b      	ldrb	r3, [r3, #2]
   1da3c:	9306      	str	r3, [sp, #24]
   1da3e:	f000 81cc 	beq.w	1ddda <nema_set_blend+0x41a>
   1da42:	f00b 4380 	and.w	r3, fp, #1073741824	; 0x40000000
   1da46:	9309      	str	r3, [sp, #36]	; 0x24
   1da48:	f3cb 7380 	ubfx	r3, fp, #30, #1
   1da4c:	9308      	str	r3, [sp, #32]
   1da4e:	f00b 5300 	and.w	r3, fp, #536870912	; 0x20000000
   1da52:	930a      	str	r3, [sp, #40]	; 0x28
   1da54:	9b03      	ldr	r3, [sp, #12]
   1da56:	2b05      	cmp	r3, #5
   1da58:	f00b 5080 	and.w	r0, fp, #268435456	; 0x10000000
   1da5c:	f240 80d4 	bls.w	1dc08 <nema_set_blend+0x248>
   1da60:	2301      	movs	r3, #1
   1da62:	930b      	str	r3, [sp, #44]	; 0x2c
   1da64:	9305      	str	r3, [sp, #20]
   1da66:	2303      	movs	r3, #3
   1da68:	9302      	str	r3, [sp, #8]
   1da6a:	498e      	ldr	r1, [pc, #568]	; (1dca4 <nema_set_blend+0x2e4>)
   1da6c:	4a8e      	ldr	r2, [pc, #568]	; (1dca8 <nema_set_blend+0x2e8>)
   1da6e:	4b8f      	ldr	r3, [pc, #572]	; (1dcac <nema_set_blend+0x2ec>)
   1da70:	f8df 8274 	ldr.w	r8, [pc, #628]	; 1dce8 <nema_set_blend+0x328>
   1da74:	f8df e274 	ldr.w	lr, [pc, #628]	; 1dcec <nema_set_blend+0x32c>
   1da78:	f8df c274 	ldr.w	ip, [pc, #628]	; 1dcf0 <nema_set_blend+0x330>
   1da7c:	4e8c      	ldr	r6, [pc, #560]	; (1dcb0 <nema_set_blend+0x2f0>)
   1da7e:	4d8d      	ldr	r5, [pc, #564]	; (1dcb4 <nema_set_blend+0x2f4>)
   1da80:	4c8d      	ldr	r4, [pc, #564]	; (1dcb8 <nema_set_blend+0x2f8>)
   1da82:	2800      	cmp	r0, #0
   1da84:	bf08      	it	eq
   1da86:	460b      	moveq	r3, r1
   1da88:	9312      	str	r3, [sp, #72]	; 0x48
   1da8a:	4b8c      	ldr	r3, [pc, #560]	; (1dcbc <nema_set_blend+0x2fc>)
   1da8c:	488c      	ldr	r0, [pc, #560]	; (1dcc0 <nema_set_blend+0x300>)
   1da8e:	bf18      	it	ne
   1da90:	4613      	movne	r3, r2
   1da92:	9311      	str	r3, [sp, #68]	; 0x44
   1da94:	4a8b      	ldr	r2, [pc, #556]	; (1dcc4 <nema_set_blend+0x304>)
   1da96:	4b8c      	ldr	r3, [pc, #560]	; (1dcc8 <nema_set_blend+0x308>)
   1da98:	bf18      	it	ne
   1da9a:	4643      	movne	r3, r8
   1da9c:	9310      	str	r3, [sp, #64]	; 0x40
   1da9e:	bf0c      	ite	eq
   1daa0:	4673      	moveq	r3, lr
   1daa2:	4663      	movne	r3, ip
   1daa4:	930f      	str	r3, [sp, #60]	; 0x3c
   1daa6:	4b89      	ldr	r3, [pc, #548]	; (1dccc <nema_set_blend+0x30c>)
   1daa8:	f8df 8248 	ldr.w	r8, [pc, #584]	; 1dcf4 <nema_set_blend+0x334>
   1daac:	bf18      	it	ne
   1daae:	4613      	movne	r3, r2
   1dab0:	930e      	str	r3, [sp, #56]	; 0x38
   1dab2:	f5a1 3140 	sub.w	r1, r1, #196608	; 0x30000
   1dab6:	bf0c      	ite	eq
   1dab8:	4633      	moveq	r3, r6
   1daba:	462b      	movne	r3, r5
   1dabc:	f5ae 3e3f 	sub.w	lr, lr, #195584	; 0x2fc00
   1dac0:	f5ae 7e70 	sub.w	lr, lr, #960	; 0x3c0
   1dac4:	f5ac 3c3f 	sub.w	ip, ip, #195584	; 0x2fc00
   1dac8:	930d      	str	r3, [sp, #52]	; 0x34
   1daca:	bf08      	it	eq
   1dacc:	4608      	moveq	r0, r1
   1dace:	4b80      	ldr	r3, [pc, #512]	; (1dcd0 <nema_set_blend+0x310>)
   1dad0:	4e80      	ldr	r6, [pc, #512]	; (1dcd4 <nema_set_blend+0x314>)
   1dad2:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
   1dad6:	f5ac 7c70 	sub.w	ip, ip, #960	; 0x3c0
   1dada:	bf18      	it	ne
   1dadc:	4622      	movne	r2, r4
   1dade:	f505 354f 	add.w	r5, r5, #211968	; 0x33c00
   1dae2:	f504 3450 	add.w	r4, r4, #212992	; 0x34000
   1dae6:	bf08      	it	eq
   1dae8:	46f4      	moveq	ip, lr
   1daea:	f1a1 0142 	sub.w	r1, r1, #66	; 0x42
   1daee:	f8dd e020 	ldr.w	lr, [sp, #32]
   1daf2:	bf08      	it	eq
   1daf4:	461a      	moveq	r2, r3
   1daf6:	f205 35c2 	addw	r5, r5, #962	; 0x3c2
   1dafa:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
   1dafe:	bf1f      	itttt	ne
   1db00:	4626      	movne	r6, r4
   1db02:	4603      	movne	r3, r0
   1db04:	460d      	movne	r5, r1
   1db06:	4640      	movne	r0, r8
   1db08:	9907      	ldr	r1, [sp, #28]
   1db0a:	2900      	cmp	r1, #0
   1db0c:	d16e      	bne.n	1dbec <nema_set_blend+0x22c>
   1db0e:	9901      	ldr	r1, [sp, #4]
   1db10:	2900      	cmp	r1, #0
   1db12:	bf14      	ite	ne
   1db14:	f44f 1100 	movne.w	r1, #2097152	; 0x200000
   1db18:	2100      	moveq	r1, #0
   1db1a:	9113      	str	r1, [sp, #76]	; 0x4c
   1db1c:	990a      	ldr	r1, [sp, #40]	; 0x28
   1db1e:	2900      	cmp	r1, #0
   1db20:	d16a      	bne.n	1dbf8 <nema_set_blend+0x238>
   1db22:	f01b 6f80 	tst.w	fp, #67108864	; 0x4000000
   1db26:	f040 818d 	bne.w	1de44 <nema_set_blend+0x484>
   1db2a:	e9dd c011 	ldrd	ip, r0, [sp, #68]	; 0x44
   1db2e:	e9dd 560f 	ldrd	r5, r6, [sp, #60]	; 0x3c
   1db32:	231d      	movs	r3, #29
   1db34:	930a      	str	r3, [sp, #40]	; 0x28
   1db36:	f00b 52c0 	and.w	r2, fp, #402653184	; 0x18000000
   1db3a:	2a00      	cmp	r2, #0
   1db3c:	bf14      	ite	ne
   1db3e:	220c      	movne	r2, #12
   1db40:	220e      	moveq	r2, #14
   1db42:	4b65      	ldr	r3, [pc, #404]	; (1dcd8 <nema_set_blend+0x318>)
   1db44:	920d      	str	r2, [sp, #52]	; 0x34
   1db46:	9a06      	ldr	r2, [sp, #24]
   1db48:	f853 4027 	ldr.w	r4, [r3, r7, lsl #2]
   1db4c:	9407      	str	r4, [sp, #28]
   1db4e:	f04f 0100 	mov.w	r1, #0
   1db52:	bf1c      	itt	ne
   1db54:	4630      	movne	r0, r6
   1db56:	46ac      	movne	ip, r5
   1db58:	9114      	str	r1, [sp, #80]	; 0x50
   1db5a:	2a00      	cmp	r2, #0
   1db5c:	f040 80cc 	bne.w	1dcf8 <nema_set_blend+0x338>
   1db60:	f1ba 3fff 	cmp.w	sl, #4294967295
   1db64:	f000 81b6 	beq.w	1ded4 <nema_set_blend+0x514>
   1db68:	f853 402a 	ldr.w	r4, [r3, sl, lsl #2]
   1db6c:	9205      	str	r2, [sp, #20]
   1db6e:	f444 4400 	orr.w	r4, r4, #32768	; 0x8000
   1db72:	251f      	movs	r5, #31
   1db74:	2602      	movs	r6, #2
   1db76:	f04f 0801 	mov.w	r8, #1
   1db7a:	f1b9 0f01 	cmp.w	r9, #1
   1db7e:	f240 80da 	bls.w	1dd36 <nema_set_blend+0x376>
   1db82:	9b03      	ldr	r3, [sp, #12]
   1db84:	2b05      	cmp	r3, #5
   1db86:	d802      	bhi.n	1db8e <nema_set_blend+0x1ce>
   1db88:	f01b 5f70 	tst.w	fp, #1006632960	; 0x3c000000
   1db8c:	d046      	beq.n	1dc1c <nema_set_blend+0x25c>
   1db8e:	9b09      	ldr	r3, [sp, #36]	; 0x24
   1db90:	9902      	ldr	r1, [sp, #8]
   1db92:	ea49 0303 	orr.w	r3, r9, r3
   1db96:	430b      	orrs	r3, r1
   1db98:	d103      	bne.n	1dba2 <nema_set_blend+0x1e2>
   1db9a:	9b01      	ldr	r3, [sp, #4]
   1db9c:	2b00      	cmp	r3, #0
   1db9e:	f000 8174 	beq.w	1de8a <nema_set_blend+0x4ca>
   1dba2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   1dba4:	2b1d      	cmp	r3, #29
   1dba6:	f000 8141 	beq.w	1de2c <nema_set_blend+0x46c>
   1dbaa:	9b02      	ldr	r3, [sp, #8]
   1dbac:	ea43 13c7 	orr.w	r3, r3, r7, lsl #7
   1dbb0:	ea43 530e 	orr.w	r3, r3, lr, lsl #20
   1dbb4:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
   1dbb8:	a924      	add	r1, sp, #144	; 0x90
   1dbba:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
   1dbbe:	f443 2340 	orr.w	r3, r3, #786432	; 0xc0000
   1dbc2:	e942 3010 	strd	r3, r0, [r2, #-64]	; 0x40
   1dbc6:	f1b9 0f00 	cmp.w	r9, #0
   1dbca:	f040 81f9 	bne.w	1dfc0 <nema_set_blend+0x600>
   1dbce:	46ce      	mov	lr, r9
   1dbd0:	f8cd 9008 	str.w	r9, [sp, #8]
   1dbd4:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
   1dbd8:	f8cd 9020 	str.w	r9, [sp, #32]
   1dbdc:	9b01      	ldr	r3, [sp, #4]
   1dbde:	bb13      	cbnz	r3, 1dc26 <nema_set_blend+0x266>
   1dbe0:	2302      	movs	r3, #2
   1dbe2:	9f04      	ldr	r7, [sp, #16]
   1dbe4:	9302      	str	r3, [sp, #8]
   1dbe6:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
   1dbea:	e021      	b.n	1dc30 <nema_set_blend+0x270>
   1dbec:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
   1dbf0:	9113      	str	r1, [sp, #76]	; 0x4c
   1dbf2:	990a      	ldr	r1, [sp, #40]	; 0x28
   1dbf4:	2900      	cmp	r1, #0
   1dbf6:	d094      	beq.n	1db22 <nema_set_blend+0x162>
   1dbf8:	2311      	movs	r3, #17
   1dbfa:	930a      	str	r3, [sp, #40]	; 0x28
   1dbfc:	e79b      	b.n	1db36 <nema_set_blend+0x176>
   1dbfe:	2300      	movs	r3, #0
   1dc00:	e9cd 3309 	strd	r3, r3, [sp, #36]	; 0x24
   1dc04:	9308      	str	r3, [sp, #32]
   1dc06:	4618      	mov	r0, r3
   1dc08:	9b01      	ldr	r3, [sp, #4]
   1dc0a:	2b00      	cmp	r3, #0
   1dc0c:	f000 818d 	beq.w	1df2a <nema_set_blend+0x56a>
   1dc10:	930b      	str	r3, [sp, #44]	; 0x2c
   1dc12:	2301      	movs	r3, #1
   1dc14:	9305      	str	r3, [sp, #20]
   1dc16:	2303      	movs	r3, #3
   1dc18:	9302      	str	r3, [sp, #8]
   1dc1a:	e726      	b.n	1da6a <nema_set_blend+0xaa>
   1dc1c:	4646      	mov	r6, r8
   1dc1e:	4690      	mov	r8, r2
   1dc20:	f1b9 0f00 	cmp.w	r9, #0
   1dc24:	d0da      	beq.n	1dbdc <nema_set_blend+0x21c>
   1dc26:	9b08      	ldr	r3, [sp, #32]
   1dc28:	2b00      	cmp	r3, #0
   1dc2a:	f000 8143 	beq.w	1deb4 <nema_set_blend+0x4f4>
   1dc2e:	2100      	movs	r1, #0
   1dc30:	9b03      	ldr	r3, [sp, #12]
   1dc32:	4d2a      	ldr	r5, [pc, #168]	; (1dcdc <nema_set_blend+0x31c>)
   1dc34:	482a      	ldr	r0, [pc, #168]	; (1dce0 <nema_set_blend+0x320>)
   1dc36:	f855 2023 	ldr.w	r2, [r5, r3, lsl #2]
   1dc3a:	f850 a023 	ldr.w	sl, [r0, r3, lsl #2]
   1dc3e:	9b02      	ldr	r3, [sp, #8]
   1dc40:	0152      	lsls	r2, r2, #5
   1dc42:	ea43 1cc7 	orr.w	ip, r3, r7, lsl #7
   1dc46:	ea4c 5e0e 	orr.w	lr, ip, lr, lsl #20
   1dc4a:	ea42 328a 	orr.w	r2, r2, sl, lsl #14
   1dc4e:	4b25      	ldr	r3, [pc, #148]	; (1dce4 <nema_set_blend+0x324>)
   1dc50:	f04e 6e00 	orr.w	lr, lr, #134217728	; 0x8000000
   1dc54:	af24      	add	r7, sp, #144	; 0x90
   1dc56:	430a      	orrs	r2, r1
   1dc58:	eb07 07c8 	add.w	r7, r7, r8, lsl #3
   1dc5c:	f44e 2e40 	orr.w	lr, lr, #786432	; 0xc0000
   1dc60:	4313      	orrs	r3, r2
   1dc62:	e947 e310 	strd	lr, r3, [r7, #-64]	; 0x40
   1dc66:	2900      	cmp	r1, #0
   1dc68:	f000 8140 	beq.w	1deec <nema_set_blend+0x52c>
   1dc6c:	f1c6 0520 	rsb	r5, r6, #32
   1dc70:	9805      	ldr	r0, [sp, #20]
   1dc72:	f000 fc7f 	bl	1e574 <nema_matmul_bypass>
   1dc76:	a814      	add	r0, sp, #80	; 0x50
   1dc78:	4631      	mov	r1, r6
   1dc7a:	2200      	movs	r2, #0
   1dc7c:	f000 fd5a 	bl	1e734 <nema_load_frag_shader>
   1dc80:	9b07      	ldr	r3, [sp, #28]
   1dc82:	432b      	orrs	r3, r5
   1dc84:	ea44 4003 	orr.w	r0, r4, r3, lsl #16
   1dc88:	f040 4010 	orr.w	r0, r0, #2415919104	; 0x90000000
   1dc8c:	f000 fd6a 	bl	1e764 <nema_set_frag_ptr>
   1dc90:	b025      	add	sp, #148	; 0x94
   1dc92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1dc96:	bf00      	nop
   1dc98:	10030a8c 	.word	0x10030a8c
   1dc9c:	10030a8d 	.word	0x10030a8d
   1dca0:	10030b5c 	.word	0x10030b5c
   1dca4:	000761c7 	.word	0x000761c7
   1dca8:	800761c5 	.word	0x800761c5
   1dcac:	000761c5 	.word	0x000761c5
   1dcb0:	800121c7 	.word	0x800121c7
   1dcb4:	800121c5 	.word	0x800121c5
   1dcb8:	00012185 	.word	0x00012185
   1dcbc:	800761c7 	.word	0x800761c7
   1dcc0:	80012185 	.word	0x80012185
   1dcc4:	000121c5 	.word	0x000121c5
   1dcc8:	00076187 	.word	0x00076187
   1dccc:	000121c7 	.word	0x000121c7
   1dcd0:	00012187 	.word	0x00012187
   1dcd4:	00046187 	.word	0x00046187
   1dcd8:	00022ccc 	.word	0x00022ccc
   1dcdc:	00022cdc 	.word	0x00022cdc
   1dce0:	00022d0c 	.word	0x00022d0c
   1dce4:	0a002007 	.word	0x0a002007
   1dce8:	00076185 	.word	0x00076185
   1dcec:	80076187 	.word	0x80076187
   1dcf0:	80076185 	.word	0x80076185
   1dcf4:	000461c5 	.word	0x000461c5
   1dcf8:	a3d5      	add	r3, pc, #852	; (adr r3, 1e050 <nema_set_blend+0x690>)
   1dcfa:	e9d3 2300 	ldrd	r2, r3, [r3]
   1dcfe:	f1ba 3fff 	cmp.w	sl, #4294967295
   1dd02:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
   1dd06:	f000 80db 	beq.w	1dec0 <nema_set_blend+0x500>
   1dd0a:	4bc1      	ldr	r3, [pc, #772]	; (1e010 <nema_set_blend+0x650>)
   1dd0c:	9105      	str	r1, [sp, #20]
   1dd0e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
   1dd12:	ea43 13ca 	orr.w	r3, r3, sl, lsl #7
   1dd16:	f1b9 0f01 	cmp.w	r9, #1
   1dd1a:	e9cd 3216 	strd	r3, r2, [sp, #88]	; 0x58
   1dd1e:	f04f 051d 	mov.w	r5, #29
   1dd22:	f04f 0604 	mov.w	r6, #4
   1dd26:	f04f 0803 	mov.w	r8, #3
   1dd2a:	f44f 447c 	mov.w	r4, #64512	; 0xfc00
   1dd2e:	f04f 0202 	mov.w	r2, #2
   1dd32:	f63f af26 	bhi.w	1db82 <nema_set_blend+0x1c2>
   1dd36:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   1dd38:	2b00      	cmp	r3, #0
   1dd3a:	f47f af22 	bne.w	1db82 <nema_set_blend+0x1c2>
   1dd3e:	f1ba 3fff 	cmp.w	sl, #4294967295
   1dd42:	f47f af1e 	bne.w	1db82 <nema_set_blend+0x1c2>
   1dd46:	9b04      	ldr	r3, [sp, #16]
   1dd48:	429f      	cmp	r7, r3
   1dd4a:	f47f af1a 	bne.w	1db82 <nema_set_blend+0x1c2>
   1dd4e:	9803      	ldr	r0, [sp, #12]
   1dd50:	4bb0      	ldr	r3, [pc, #704]	; (1e014 <nema_set_blend+0x654>)
   1dd52:	49b1      	ldr	r1, [pc, #708]	; (1e018 <nema_set_blend+0x658>)
   1dd54:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
   1dd58:	f851 0020 	ldr.w	r0, [r1, r0, lsl #2]
   1dd5c:	49af      	ldr	r1, [pc, #700]	; (1e01c <nema_set_blend+0x65c>)
   1dd5e:	f1b9 0f00 	cmp.w	r9, #0
   1dd62:	ea4f 1343 	mov.w	r3, r3, lsl #5
   1dd66:	ea43 3380 	orr.w	r3, r3, r0, lsl #14
   1dd6a:	bf0c      	ite	eq
   1dd6c:	f44f 0000 	moveq.w	r0, #8388608	; 0x800000
   1dd70:	f44f 1000 	movne.w	r0, #2097152	; 0x200000
   1dd74:	ea43 0300 	orr.w	r3, r3, r0
   1dd78:	bf0c      	ite	eq
   1dd7a:	f44f 5000 	moveq.w	r0, #8192	; 0x2000
   1dd7e:	f44f 6000 	movne.w	r0, #2048	; 0x800
   1dd82:	4303      	orrs	r3, r0
   1dd84:	f043 430a 	orr.w	r3, r3, #2315255808	; 0x8a000000
   1dd88:	a824      	add	r0, sp, #144	; 0x90
   1dd8a:	eb00 02c2 	add.w	r2, r0, r2, lsl #3
   1dd8e:	f043 0306 	orr.w	r3, r3, #6
   1dd92:	ea41 11c7 	orr.w	r1, r1, r7, lsl #7
   1dd96:	4646      	mov	r6, r8
   1dd98:	e942 1310 	strd	r1, r3, [r2, #-64]	; 0x40
   1dd9c:	e768      	b.n	1dc70 <nema_set_blend+0x2b0>
   1dd9e:	f04f 3020 	mov.w	r0, #538976288	; 0x20202020
   1dda2:	f000 fcf7 	bl	1e794 <nema_set_raster_color>
   1dda6:	2000      	movs	r0, #0
   1dda8:	f000 f9fa 	bl	1e1a0 <nema_enable_gradient>
   1ddac:	2c03      	cmp	r4, #3
   1ddae:	d950      	bls.n	1de52 <nema_set_blend+0x492>
   1ddb0:	4b9b      	ldr	r3, [pc, #620]	; (1e020 <nema_set_blend+0x660>)
   1ddb2:	781b      	ldrb	r3, [r3, #0]
   1ddb4:	2b00      	cmp	r3, #0
   1ddb6:	f040 8112 	bne.w	1dfde <nema_set_blend+0x61e>
   1ddba:	f04f 0901 	mov.w	r9, #1
   1ddbe:	9307      	str	r3, [sp, #28]
   1ddc0:	930c      	str	r3, [sp, #48]	; 0x30
   1ddc2:	9304      	str	r3, [sp, #16]
   1ddc4:	461f      	mov	r7, r3
   1ddc6:	461c      	mov	r4, r3
   1ddc8:	f8cd 900c 	str.w	r9, [sp, #12]
   1ddcc:	f04f 3aff 	mov.w	sl, #4294967295
   1ddd0:	f240 1b01 	movw	fp, #257	; 0x101
   1ddd4:	9b07      	ldr	r3, [sp, #28]
   1ddd6:	9301      	str	r3, [sp, #4]
   1ddd8:	e62c      	b.n	1da34 <nema_set_blend+0x74>
   1ddda:	4323      	orrs	r3, r4
   1dddc:	d046      	beq.n	1de6c <nema_set_blend+0x4ac>
   1ddde:	9b03      	ldr	r3, [sp, #12]
   1dde0:	2b05      	cmp	r3, #5
   1dde2:	f67f af0c 	bls.w	1dbfe <nema_set_blend+0x23e>
   1dde6:	4b8f      	ldr	r3, [pc, #572]	; (1e024 <nema_set_blend+0x664>)
   1dde8:	9312      	str	r3, [sp, #72]	; 0x48
   1ddea:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
   1ddee:	9311      	str	r3, [sp, #68]	; 0x44
   1ddf0:	4b8d      	ldr	r3, [pc, #564]	; (1e028 <nema_set_blend+0x668>)
   1ddf2:	9310      	str	r3, [sp, #64]	; 0x40
   1ddf4:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
   1ddf8:	930f      	str	r3, [sp, #60]	; 0x3c
   1ddfa:	4b8c      	ldr	r3, [pc, #560]	; (1e02c <nema_set_blend+0x66c>)
   1ddfc:	930e      	str	r3, [sp, #56]	; 0x38
   1ddfe:	f04f 0e00 	mov.w	lr, #0
   1de02:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
   1de06:	2103      	movs	r1, #3
   1de08:	930d      	str	r3, [sp, #52]	; 0x34
   1de0a:	4a89      	ldr	r2, [pc, #548]	; (1e030 <nema_set_blend+0x670>)
   1de0c:	4889      	ldr	r0, [pc, #548]	; (1e034 <nema_set_blend+0x674>)
   1de0e:	f8df c248 	ldr.w	ip, [pc, #584]	; 1e058 <nema_set_blend+0x698>
   1de12:	4e89      	ldr	r6, [pc, #548]	; (1e038 <nema_set_blend+0x678>)
   1de14:	4d89      	ldr	r5, [pc, #548]	; (1e03c <nema_set_blend+0x67c>)
   1de16:	f8cd e020 	str.w	lr, [sp, #32]
   1de1a:	3b40      	subs	r3, #64	; 0x40
   1de1c:	e9cd ee09 	strd	lr, lr, [sp, #36]	; 0x24
   1de20:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
   1de24:	f8cd b014 	str.w	fp, [sp, #20]
   1de28:	9102      	str	r1, [sp, #8]
   1de2a:	e66d      	b.n	1db08 <nema_set_blend+0x148>
   1de2c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   1de2e:	2b0e      	cmp	r3, #14
   1de30:	f47f aebb 	bne.w	1dbaa <nema_set_blend+0x1ea>
   1de34:	9b02      	ldr	r3, [sp, #8]
   1de36:	9909      	ldr	r1, [sp, #36]	; 0x24
   1de38:	430b      	orrs	r3, r1
   1de3a:	f47f aeb6 	bne.w	1dbaa <nema_set_blend+0x1ea>
   1de3e:	4646      	mov	r6, r8
   1de40:	4690      	mov	r8, r2
   1de42:	e6c0      	b.n	1dbc6 <nema_set_blend+0x206>
   1de44:	461d      	mov	r5, r3
   1de46:	2304      	movs	r3, #4
   1de48:	e9dd c00d 	ldrd	ip, r0, [sp, #52]	; 0x34
   1de4c:	4616      	mov	r6, r2
   1de4e:	930a      	str	r3, [sp, #40]	; 0x28
   1de50:	e671      	b.n	1db36 <nema_set_blend+0x176>
   1de52:	2300      	movs	r3, #0
   1de54:	2201      	movs	r2, #1
   1de56:	9203      	str	r2, [sp, #12]
   1de58:	9301      	str	r3, [sp, #4]
   1de5a:	4691      	mov	r9, r2
   1de5c:	9307      	str	r3, [sp, #28]
   1de5e:	930c      	str	r3, [sp, #48]	; 0x30
   1de60:	9f04      	ldr	r7, [sp, #16]
   1de62:	f240 1b01 	movw	fp, #257	; 0x101
   1de66:	f04f 3aff 	mov.w	sl, #4294967295
   1de6a:	e5d2      	b.n	1da12 <nema_set_blend+0x52>
   1de6c:	f1ba 3fff 	cmp.w	sl, #4294967295
   1de70:	f000 80f4 	beq.w	1e05c <nema_set_blend+0x69c>
   1de74:	2000      	movs	r0, #0
   1de76:	f000 fb7d 	bl	1e574 <nema_matmul_bypass>
   1de7a:	4b71      	ldr	r3, [pc, #452]	; (1e040 <nema_set_blend+0x680>)
   1de7c:	4871      	ldr	r0, [pc, #452]	; (1e044 <nema_set_blend+0x684>)
   1de7e:	f853 302a 	ldr.w	r3, [r3, sl, lsl #2]
   1de82:	4318      	orrs	r0, r3
   1de84:	f000 fc6e 	bl	1e764 <nema_set_frag_ptr>
   1de88:	e702      	b.n	1dc90 <nema_set_blend+0x2d0>
   1de8a:	9b03      	ldr	r3, [sp, #12]
   1de8c:	2b01      	cmp	r3, #1
   1de8e:	f47f ae88 	bne.w	1dba2 <nema_set_blend+0x1e2>
   1de92:	9904      	ldr	r1, [sp, #16]
   1de94:	4b61      	ldr	r3, [pc, #388]	; (1e01c <nema_set_blend+0x65c>)
   1de96:	ea4f 5e0e 	mov.w	lr, lr, lsl #20
   1de9a:	ea4e 1ec1 	orr.w	lr, lr, r1, lsl #7
   1de9e:	a924      	add	r1, sp, #144	; 0x90
   1dea0:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
   1dea4:	ea4e 0303 	orr.w	r3, lr, r3
   1dea8:	f842 cc3c 	str.w	ip, [r2, #-60]
   1deac:	4646      	mov	r6, r8
   1deae:	f842 3c40 	str.w	r3, [r2, #-64]
   1deb2:	e6dd      	b.n	1dc70 <nema_set_blend+0x2b0>
   1deb4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   1deb6:	2b00      	cmp	r3, #0
   1deb8:	f000 8086 	beq.w	1dfc8 <nema_set_blend+0x608>
   1debc:	9908      	ldr	r1, [sp, #32]
   1debe:	e6b7      	b.n	1dc30 <nema_set_blend+0x270>
   1dec0:	2301      	movs	r3, #1
   1dec2:	9305      	str	r3, [sp, #20]
   1dec4:	461a      	mov	r2, r3
   1dec6:	251e      	movs	r5, #30
   1dec8:	2603      	movs	r6, #3
   1deca:	f04f 0802 	mov.w	r8, #2
   1dece:	f44f 447c 	mov.w	r4, #64512	; 0xfc00
   1ded2:	e652      	b.n	1db7a <nema_set_blend+0x1ba>
   1ded4:	9b05      	ldr	r3, [sp, #20]
   1ded6:	2b00      	cmp	r3, #0
   1ded8:	d06a      	beq.n	1dfb0 <nema_set_blend+0x5f0>
   1deda:	9202      	str	r2, [sp, #8]
   1dedc:	920b      	str	r2, [sp, #44]	; 0x2c
   1dede:	f444 4430 	orr.w	r4, r4, #45056	; 0xb000
   1dee2:	251f      	movs	r5, #31
   1dee4:	2602      	movs	r6, #2
   1dee6:	f04f 0801 	mov.w	r8, #1
   1deea:	e646      	b.n	1db7a <nema_set_blend+0x1ba>
   1deec:	46b0      	mov	r8, r6
   1deee:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
   1def2:	3601      	adds	r6, #1
   1def4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
   1def8:	f855 3029 	ldr.w	r3, [r5, r9, lsl #2]
   1defc:	f850 5029 	ldr.w	r5, [r0, r9, lsl #2]
   1df00:	4851      	ldr	r0, [pc, #324]	; (1e048 <nema_set_blend+0x688>)
   1df02:	015b      	lsls	r3, r3, #5
   1df04:	ea43 3385 	orr.w	r3, r3, r5, lsl #14
   1df08:	430b      	orrs	r3, r1
   1df0a:	9d04      	ldr	r5, [sp, #16]
   1df0c:	9913      	ldr	r1, [sp, #76]	; 0x4c
   1df0e:	ea41 11c5 	orr.w	r1, r1, r5, lsl #7
   1df12:	4313      	orrs	r3, r2
   1df14:	f441 019c 	orr.w	r1, r1, #5111808	; 0x4e0000
   1df18:	aa24      	add	r2, sp, #144	; 0x90
   1df1a:	eb02 07c8 	add.w	r7, r2, r8, lsl #3
   1df1e:	f041 0102 	orr.w	r1, r1, #2
   1df22:	4318      	orrs	r0, r3
   1df24:	e947 1010 	strd	r1, r0, [r7, #-64]	; 0x40
   1df28:	e6a0      	b.n	1dc6c <nema_set_blend+0x2ac>
   1df2a:	f1b9 0f00 	cmp.w	r9, #0
   1df2e:	f47f ad97 	bne.w	1da60 <nema_set_blend+0xa0>
   1df32:	2300      	movs	r3, #0
   1df34:	930b      	str	r3, [sp, #44]	; 0x2c
   1df36:	9305      	str	r3, [sp, #20]
   1df38:	9302      	str	r3, [sp, #8]
   1df3a:	e596      	b.n	1da6a <nema_set_blend+0xaa>
   1df3c:	9b01      	ldr	r3, [sp, #4]
   1df3e:	2b00      	cmp	r3, #0
   1df40:	f040 8093 	bne.w	1e06a <nema_set_blend+0x6aa>
   1df44:	4618      	mov	r0, r3
   1df46:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
   1df4a:	9a07      	ldr	r2, [sp, #28]
   1df4c:	b112      	cbz	r2, 1df54 <nema_set_blend+0x594>
   1df4e:	f02b 7b00 	bic.w	fp, fp, #33554432	; 0x2000000
   1df52:	4618      	mov	r0, r3
   1df54:	9b03      	ldr	r3, [sp, #12]
   1df56:	ea43 2909 	orr.w	r9, r3, r9, lsl #8
   1df5a:	ea49 0000 	orr.w	r0, r9, r0
   1df5e:	f000 fc07 	bl	1e770 <nema_set_rop_blend_mode>
   1df62:	4a3a      	ldr	r2, [pc, #232]	; (1e04c <nema_set_blend+0x68c>)
   1df64:	f00b 437f 	and.w	r3, fp, #4278190080	; 0xff000000
   1df68:	7892      	ldrb	r2, [r2, #2]
   1df6a:	9206      	str	r2, [sp, #24]
   1df6c:	f043 0201 	orr.w	r2, r3, #1
   1df70:	9203      	str	r2, [sp, #12]
   1df72:	2b00      	cmp	r3, #0
   1df74:	f000 8080 	beq.w	1e078 <nema_set_blend+0x6b8>
   1df78:	f00b 4380 	and.w	r3, fp, #1073741824	; 0x40000000
   1df7c:	9309      	str	r3, [sp, #36]	; 0x24
   1df7e:	f3cb 7380 	ubfx	r3, fp, #30, #1
   1df82:	9308      	str	r3, [sp, #32]
   1df84:	f00b 5300 	and.w	r3, fp, #536870912	; 0x20000000
   1df88:	f04f 0900 	mov.w	r9, #0
   1df8c:	930a      	str	r3, [sp, #40]	; 0x28
   1df8e:	2301      	movs	r3, #1
   1df90:	f00b 5080 	and.w	r0, fp, #268435456	; 0x10000000
   1df94:	f8cd 901c 	str.w	r9, [sp, #28]
   1df98:	f8dd b00c 	ldr.w	fp, [sp, #12]
   1df9c:	f8cd 9004 	str.w	r9, [sp, #4]
   1dfa0:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
   1dfa4:	f8cd 9014 	str.w	r9, [sp, #20]
   1dfa8:	f8cd 9008 	str.w	r9, [sp, #8]
   1dfac:	9303      	str	r3, [sp, #12]
   1dfae:	e55c      	b.n	1da6a <nema_set_blend+0xaa>
   1dfb0:	2101      	movs	r1, #1
   1dfb2:	920b      	str	r2, [sp, #44]	; 0x2c
   1dfb4:	9105      	str	r1, [sp, #20]
   1dfb6:	4614      	mov	r4, r2
   1dfb8:	4688      	mov	r8, r1
   1dfba:	251f      	movs	r5, #31
   1dfbc:	2602      	movs	r6, #2
   1dfbe:	e5dc      	b.n	1db7a <nema_set_blend+0x1ba>
   1dfc0:	f04f 0e00 	mov.w	lr, #0
   1dfc4:	f8cd e008 	str.w	lr, [sp, #8]
   1dfc8:	9b03      	ldr	r3, [sp, #12]
   1dfca:	b1c3      	cbz	r3, 1dffe <nema_set_blend+0x63e>
   1dfcc:	2b01      	cmp	r3, #1
   1dfce:	f04f 0100 	mov.w	r1, #0
   1dfd2:	f47f ae2d 	bne.w	1dc30 <nema_set_blend+0x270>
   1dfd6:	4810      	ldr	r0, [pc, #64]	; (1e018 <nema_set_blend+0x658>)
   1dfd8:	4d0e      	ldr	r5, [pc, #56]	; (1e014 <nema_set_blend+0x654>)
   1dfda:	460a      	mov	r2, r1
   1dfdc:	e78c      	b.n	1def8 <nema_set_blend+0x538>
   1dfde:	2300      	movs	r3, #0
   1dfe0:	f04f 0901 	mov.w	r9, #1
   1dfe4:	930c      	str	r3, [sp, #48]	; 0x30
   1dfe6:	9307      	str	r3, [sp, #28]
   1dfe8:	9301      	str	r3, [sp, #4]
   1dfea:	9304      	str	r3, [sp, #16]
   1dfec:	461f      	mov	r7, r3
   1dfee:	461c      	mov	r4, r3
   1dff0:	f8cd 900c 	str.w	r9, [sp, #12]
   1dff4:	f04f 3aff 	mov.w	sl, #4294967295
   1dff8:	f240 1b01 	movw	fp, #257	; 0x101
   1dffc:	e50f      	b.n	1da1e <nema_set_blend+0x5e>
   1dffe:	f44f 0100 	mov.w	r1, #8388608	; 0x800000
   1e002:	f44f 5200 	mov.w	r2, #8192	; 0x2000
   1e006:	4804      	ldr	r0, [pc, #16]	; (1e018 <nema_set_blend+0x658>)
   1e008:	4d02      	ldr	r5, [pc, #8]	; (1e014 <nema_set_blend+0x654>)
   1e00a:	e775      	b.n	1def8 <nema_set_blend+0x538>
   1e00c:	f3af 8000 	nop.w
   1e010:	000c100b 	.word	0x000c100b
   1e014:	00022cdc 	.word	0x00022cdc
   1e018:	00022d0c 	.word	0x00022d0c
   1e01c:	080c0002 	.word	0x080c0002
   1e020:	10030a8d 	.word	0x10030a8d
   1e024:	000761c7 	.word	0x000761c7
   1e028:	00076187 	.word	0x00076187
   1e02c:	000121c7 	.word	0x000121c7
   1e030:	00012187 	.word	0x00012187
   1e034:	000461c7 	.word	0x000461c7
   1e038:	00046187 	.word	0x00046187
   1e03c:	80046187 	.word	0x80046187
   1e040:	00022ccc 	.word	0x00022ccc
   1e044:	941f801f 	.word	0x941f801f
   1e048:	80080206 	.word	0x80080206
   1e04c:	10030b5c 	.word	0x10030b5c
   1e050:	00f40182 	.word	0x00f40182
   1e054:	02009408 	.word	0x02009408
   1e058:	800461c7 	.word	0x800461c7
   1e05c:	2001      	movs	r0, #1
   1e05e:	f000 fa89 	bl	1e574 <nema_matmul_bypass>
   1e062:	480e      	ldr	r0, [pc, #56]	; (1e09c <nema_set_blend+0x6dc>)
   1e064:	f000 fb7e 	bl	1e764 <nema_set_frag_ptr>
   1e068:	e612      	b.n	1dc90 <nema_set_blend+0x2d0>
   1e06a:	f02b 4b00 	bic.w	fp, fp, #2147483648	; 0x80000000
   1e06e:	f04f 4302 	mov.w	r3, #2181038080	; 0x82000000
   1e072:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
   1e076:	e768      	b.n	1df4a <nema_set_blend+0x58a>
   1e078:	9b06      	ldr	r3, [sp, #24]
   1e07a:	4323      	orrs	r3, r4
   1e07c:	f43f aef6 	beq.w	1de6c <nema_set_blend+0x4ac>
   1e080:	f04f 0900 	mov.w	r9, #0
   1e084:	4693      	mov	fp, r2
   1e086:	f8cd 901c 	str.w	r9, [sp, #28]
   1e08a:	f8cd 9004 	str.w	r9, [sp, #4]
   1e08e:	f8cd 9020 	str.w	r9, [sp, #32]
   1e092:	4648      	mov	r0, r9
   1e094:	e9cd 9909 	strd	r9, r9, [sp, #36]	; 0x24
   1e098:	e74b      	b.n	1df32 <nema_set_blend+0x572>
   1e09a:	bf00      	nop
   1e09c:	941f001f 	.word	0x941f001f

0001e0a0 <nema_set_const_color>:
   1e0a0:	b510      	push	{r4, lr}
   1e0a2:	4601      	mov	r1, r0
   1e0a4:	4604      	mov	r4, r0
   1e0a6:	2001      	movs	r0, #1
   1e0a8:	f000 f85a 	bl	1e160 <nema_set_const_reg>
   1e0ac:	4b04      	ldr	r3, [pc, #16]	; (1e0c0 <nema_set_const_color+0x20>)
   1e0ae:	781b      	ldrb	r3, [r3, #0]
   1e0b0:	b903      	cbnz	r3, 1e0b4 <nema_set_const_color+0x14>
   1e0b2:	bd10      	pop	{r4, pc}
   1e0b4:	4620      	mov	r0, r4
   1e0b6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   1e0ba:	f000 bb5f 	b.w	1e77c <nema_set_rop_const_color>
   1e0be:	bf00      	nop
   1e0c0:	10030a8d 	.word	0x10030a8d

0001e0c4 <nema_init>:
   1e0c4:	b538      	push	{r3, r4, r5, lr}
   1e0c6:	f7fb fa37 	bl	19538 <nema_sys_init>
   1e0ca:	1e04      	subs	r4, r0, #0
   1e0cc:	db10      	blt.n	1e0f0 <nema_init+0x2c>
   1e0ce:	f44f 70f6 	mov.w	r0, #492	; 0x1ec
   1e0d2:	f7fb faa7 	bl	19624 <nema_reg_read>
   1e0d6:	4b20      	ldr	r3, [pc, #128]	; (1e158 <nema_init+0x94>)
   1e0d8:	4298      	cmp	r0, r3
   1e0da:	d13a      	bne.n	1e152 <nema_init+0x8e>
   1e0dc:	4d1f      	ldr	r5, [pc, #124]	; (1e15c <nema_init+0x98>)
   1e0de:	f7fe ffbb 	bl	1d058 <nema_cl_unbind>
   1e0e2:	4628      	mov	r0, r5
   1e0e4:	22bc      	movs	r2, #188	; 0xbc
   1e0e6:	2100      	movs	r1, #0
   1e0e8:	f7fd fc8e 	bl	1ba08 <memset>
   1e0ec:	b114      	cbz	r4, 1e0f4 <nema_init+0x30>
   1e0ee:	2400      	movs	r4, #0
   1e0f0:	4620      	mov	r0, r4
   1e0f2:	bd38      	pop	{r3, r4, r5, pc}
   1e0f4:	4621      	mov	r1, r4
   1e0f6:	20e8      	movs	r0, #232	; 0xe8
   1e0f8:	f7fb faa2 	bl	19640 <nema_reg_write>
   1e0fc:	4621      	mov	r1, r4
   1e0fe:	20fc      	movs	r0, #252	; 0xfc
   1e100:	f7fb fa9e 	bl	19640 <nema_reg_write>
   1e104:	4620      	mov	r0, r4
   1e106:	f000 fbc1 	bl	1e88c <nema_set_interrupt_ctrl>
   1e10a:	f7ff fc2b 	bl	1d964 <nema_blender_init>
   1e10e:	4621      	mov	r1, r4
   1e110:	f44f 7000 	mov.w	r0, #512	; 0x200
   1e114:	f7ff f90e 	bl	1d334 <nema_cl_add_cmd>
   1e118:	f04f 31ff 	mov.w	r1, #4294967295
   1e11c:	f44f 7001 	mov.w	r0, #516	; 0x204
   1e120:	f7ff f908 	bl	1d334 <nema_cl_add_cmd>
   1e124:	f000 fa0e 	bl	1e544 <nema_readHwConfig>
   1e128:	0343      	lsls	r3, r0, #13
   1e12a:	d40a      	bmi.n	1e142 <nema_init+0x7e>
   1e12c:	70ac      	strb	r4, [r5, #2]
   1e12e:	e9d5 3101 	ldrd	r3, r1, [r5, #4]
   1e132:	696a      	ldr	r2, [r5, #20]
   1e134:	430b      	orrs	r3, r1
   1e136:	4313      	orrs	r3, r2
   1e138:	2200      	movs	r2, #0
   1e13a:	e9c5 2303 	strd	r2, r3, [r5, #12]
   1e13e:	4620      	mov	r0, r4
   1e140:	bd38      	pop	{r3, r4, r5, pc}
   1e142:	2007      	movs	r0, #7
   1e144:	f000 fb20 	bl	1e788 <nema_set_depth_ctrl>
   1e148:	7828      	ldrb	r0, [r5, #0]
   1e14a:	706c      	strb	r4, [r5, #1]
   1e14c:	f000 f9fe 	bl	1e54c <nema_enable_tiling>
   1e150:	e7ed      	b.n	1e12e <nema_init+0x6a>
   1e152:	f04f 34ff 	mov.w	r4, #4294967295
   1e156:	e7cb      	b.n	1e0f0 <nema_init+0x2c>
   1e158:	86362000 	.word	0x86362000
   1e15c:	10030b5c 	.word	0x10030b5c

0001e160 <nema_set_const_reg>:
   1e160:	3080      	adds	r0, #128	; 0x80
   1e162:	0080      	lsls	r0, r0, #2
   1e164:	f5b0 7f03 	cmp.w	r0, #524	; 0x20c
   1e168:	d900      	bls.n	1e16c <nema_set_const_reg+0xc>
   1e16a:	4770      	bx	lr
   1e16c:	f7ff b8e2 	b.w	1d334 <nema_cl_add_cmd>

0001e170 <nema_set_clip>:
   1e170:	b570      	push	{r4, r5, r6, lr}
   1e172:	460d      	mov	r5, r1
   1e174:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
   1e178:	ea25 76e5 	bic.w	r6, r5, r5, asr #31
   1e17c:	b289      	uxth	r1, r1
   1e17e:	1814      	adds	r4, r2, r0
   1e180:	ea41 4106 	orr.w	r1, r1, r6, lsl #16
   1e184:	f44f 7088 	mov.w	r0, #272	; 0x110
   1e188:	441d      	add	r5, r3
   1e18a:	f7ff f8d3 	bl	1d334 <nema_cl_add_cmd>
   1e18e:	b2a1      	uxth	r1, r4
   1e190:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
   1e194:	f44f 708a 	mov.w	r0, #276	; 0x114
   1e198:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
   1e19c:	f7ff b8ca 	b.w	1d334 <nema_cl_add_cmd>

0001e1a0 <nema_enable_gradient>:
   1e1a0:	4a09      	ldr	r2, [pc, #36]	; (1e1c8 <nema_enable_gradient+0x28>)
   1e1a2:	b410      	push	{r4}
   1e1a4:	e9d2 3401 	ldrd	r3, r4, [r2, #4]
   1e1a8:	6951      	ldr	r1, [r2, #20]
   1e1aa:	2800      	cmp	r0, #0
   1e1ac:	ea43 0304 	orr.w	r3, r3, r4
   1e1b0:	ea43 0301 	orr.w	r3, r3, r1
   1e1b4:	bf14      	ite	ne
   1e1b6:	f04f 6100 	movne.w	r1, #134217728	; 0x8000000
   1e1ba:	2100      	moveq	r1, #0
   1e1bc:	430b      	orrs	r3, r1
   1e1be:	e9c2 1303 	strd	r1, r3, [r2, #12]
   1e1c2:	f85d 4b04 	ldr.w	r4, [sp], #4
   1e1c6:	4770      	bx	lr
   1e1c8:	10030b5c 	.word	0x10030b5c

0001e1cc <nema_stride_size>:
   1e1cc:	06cb      	lsls	r3, r1, #27
   1e1ce:	d504      	bpl.n	1e1da <nema_stride_size+0xe>
   1e1d0:	1cd3      	adds	r3, r2, #3
   1e1d2:	bf48      	it	mi
   1e1d4:	1d93      	addmi	r3, r2, #6
   1e1d6:	f023 0203 	bic.w	r2, r3, #3
   1e1da:	f1a0 030c 	sub.w	r3, r0, #12
   1e1de:	2b29      	cmp	r3, #41	; 0x29
   1e1e0:	d82d      	bhi.n	1e23e <nema_stride_size+0x72>
   1e1e2:	e8df f003 	tbb	[pc, r3]
   1e1e6:	2c24      	.short	0x2c24
   1e1e8:	2c2c2c2c 	.word	0x2c2c2c2c
   1e1ec:	2c2c2c2a 	.word	0x2c2c2c2a
   1e1f0:	2c2c1515 	.word	0x2c2c1515
   1e1f4:	2c2c2c2c 	.word	0x2c2c2c2c
   1e1f8:	2c2c2c2c 	.word	0x2c2c2c2c
   1e1fc:	2c2c2c2c 	.word	0x2c2c2c2c
   1e200:	2c2c2c2c 	.word	0x2c2c2c2c
   1e204:	2c2c2c2c 	.word	0x2c2c2c2c
   1e208:	1d1d2c2c 	.word	0x1d1d2c2c
   1e20c:	18182c2c 	.word	0x18182c2c
   1e210:	eb02 0042 	add.w	r0, r2, r2, lsl #1
   1e214:	4770      	bx	lr
   1e216:	0090      	lsls	r0, r2, #2
   1e218:	1dc2      	adds	r2, r0, #7
   1e21a:	d404      	bmi.n	1e226 <nema_stride_size+0x5a>
   1e21c:	10d0      	asrs	r0, r2, #3
   1e21e:	4770      	bx	lr
   1e220:	0050      	lsls	r0, r2, #1
   1e222:	1dc2      	adds	r2, r0, #7
   1e224:	d5fa      	bpl.n	1e21c <nema_stride_size+0x50>
   1e226:	f100 020e 	add.w	r2, r0, #14
   1e22a:	10d0      	asrs	r0, r2, #3
   1e22c:	4770      	bx	lr
   1e22e:	1dd0      	adds	r0, r2, #7
   1e230:	bf48      	it	mi
   1e232:	f102 000e 	addmi.w	r0, r2, #14
   1e236:	10c0      	asrs	r0, r0, #3
   1e238:	4770      	bx	lr
   1e23a:	0050      	lsls	r0, r2, #1
   1e23c:	4770      	bx	lr
   1e23e:	3804      	subs	r0, #4
   1e240:	2838      	cmp	r0, #56	; 0x38
   1e242:	bf9a      	itte	ls
   1e244:	4b02      	ldrls	r3, [pc, #8]	; (1e250 <nema_stride_size+0x84>)
   1e246:	5618      	ldrsbls	r0, [r3, r0]
   1e248:	2004      	movhi	r0, #4
   1e24a:	fb00 f002 	mul.w	r0, r0, r2
   1e24e:	4770      	bx	lr
   1e250:	00022d3c 	.word	0x00022d3c

0001e254 <nema_bind_src_tex>:
   1e254:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   1e258:	f8dd c018 	ldr.w	ip, [sp, #24]
   1e25c:	f89d 401c 	ldrb.w	r4, [sp, #28]
   1e260:	f1bc 3fff 	cmp.w	ip, #4294967295
   1e264:	4606      	mov	r6, r0
   1e266:	460d      	mov	r5, r1
   1e268:	4617      	mov	r7, r2
   1e26a:	4698      	mov	r8, r3
   1e26c:	d105      	bne.n	1e27a <nema_bind_src_tex+0x26>
   1e26e:	460a      	mov	r2, r1
   1e270:	4618      	mov	r0, r3
   1e272:	4621      	mov	r1, r4
   1e274:	f7ff ffaa 	bl	1e1cc <nema_stride_size>
   1e278:	4684      	mov	ip, r0
   1e27a:	0424      	lsls	r4, r4, #16
   1e27c:	ea44 6408 	orr.w	r4, r4, r8, lsl #24
   1e280:	fa1f f38c 	uxth.w	r3, ip
   1e284:	f8df 803c 	ldr.w	r8, [pc, #60]	; 1e2c4 <nema_bind_src_tex+0x70>
   1e288:	4323      	orrs	r3, r4
   1e28a:	2201      	movs	r2, #1
   1e28c:	2003      	movs	r0, #3
   1e28e:	f8c8 303c 	str.w	r3, [r8, #60]	; 0x3c
   1e292:	e9c8 650c 	strd	r6, r5, [r8, #48]	; 0x30
   1e296:	f8c8 7038 	str.w	r7, [r8, #56]	; 0x38
   1e29a:	f8c8 2040 	str.w	r2, [r8, #64]	; 0x40
   1e29e:	f7fe ff69 	bl	1d174 <nema_cl_get_space>
   1e2a2:	b160      	cbz	r0, 1e2be <nema_bind_src_tex+0x6a>
   1e2a4:	2110      	movs	r1, #16
   1e2a6:	f8d8 303c 	ldr.w	r3, [r8, #60]	; 0x3c
   1e2aa:	60c3      	str	r3, [r0, #12]
   1e2ac:	e9c0 1600 	strd	r1, r6, [r0]
   1e2b0:	ea45 4507 	orr.w	r5, r5, r7, lsl #16
   1e2b4:	2214      	movs	r2, #20
   1e2b6:	2318      	movs	r3, #24
   1e2b8:	6145      	str	r5, [r0, #20]
   1e2ba:	6082      	str	r2, [r0, #8]
   1e2bc:	6103      	str	r3, [r0, #16]
   1e2be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   1e2c2:	bf00      	nop
   1e2c4:	10030b5c 	.word	0x10030b5c

0001e2c8 <nema_bind_dst_tex>:
   1e2c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   1e2cc:	9d08      	ldr	r5, [sp, #32]
   1e2ce:	4699      	mov	r9, r3
   1e2d0:	1c6b      	adds	r3, r5, #1
   1e2d2:	4607      	mov	r7, r0
   1e2d4:	460e      	mov	r6, r1
   1e2d6:	4690      	mov	r8, r2
   1e2d8:	d02f      	beq.n	1e33a <nema_bind_dst_tex+0x72>
   1e2da:	f1b9 0f12 	cmp.w	r9, #18
   1e2de:	d00a      	beq.n	1e2f6 <nema_bind_dst_tex+0x2e>
   1e2e0:	f1a9 0316 	sub.w	r3, r9, #22
   1e2e4:	2b01      	cmp	r3, #1
   1e2e6:	d906      	bls.n	1e2f6 <nema_bind_dst_tex+0x2e>
   1e2e8:	4c51      	ldr	r4, [pc, #324]	; (1e430 <nema_bind_dst_tex+0x168>)
   1e2ea:	7860      	ldrb	r0, [r4, #1]
   1e2ec:	f000 f92e 	bl	1e54c <nema_enable_tiling>
   1e2f0:	e007      	b.n	1e302 <nema_bind_dst_tex+0x3a>
   1e2f2:	eb01 0541 	add.w	r5, r1, r1, lsl #1
   1e2f6:	2301      	movs	r3, #1
   1e2f8:	4c4d      	ldr	r4, [pc, #308]	; (1e430 <nema_bind_dst_tex+0x168>)
   1e2fa:	4618      	mov	r0, r3
   1e2fc:	7023      	strb	r3, [r4, #0]
   1e2fe:	f000 f925 	bl	1e54c <nema_enable_tiling>
   1e302:	b2ad      	uxth	r5, r5
   1e304:	ea45 6509 	orr.w	r5, r5, r9, lsl #24
   1e308:	2201      	movs	r2, #1
   1e30a:	2003      	movs	r0, #3
   1e30c:	62a5      	str	r5, [r4, #40]	; 0x28
   1e30e:	e9c4 7607 	strd	r7, r6, [r4, #28]
   1e312:	f8c4 8024 	str.w	r8, [r4, #36]	; 0x24
   1e316:	62e2      	str	r2, [r4, #44]	; 0x2c
   1e318:	f7fe ff2c 	bl	1d174 <nema_cl_get_space>
   1e31c:	b158      	cbz	r0, 1e336 <nema_bind_dst_tex+0x6e>
   1e31e:	2100      	movs	r1, #0
   1e320:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   1e322:	60c3      	str	r3, [r0, #12]
   1e324:	e9c0 1700 	strd	r1, r7, [r0]
   1e328:	ea46 4608 	orr.w	r6, r6, r8, lsl #16
   1e32c:	2204      	movs	r2, #4
   1e32e:	2308      	movs	r3, #8
   1e330:	6146      	str	r6, [r0, #20]
   1e332:	6082      	str	r2, [r0, #8]
   1e334:	6103      	str	r3, [r0, #16]
   1e336:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   1e33a:	f1a9 030c 	sub.w	r3, r9, #12
   1e33e:	2b29      	cmp	r3, #41	; 0x29
   1e340:	d86c      	bhi.n	1e41c <nema_bind_dst_tex+0x154>
   1e342:	a201      	add	r2, pc, #4	; (adr r2, 1e348 <nema_bind_dst_tex+0x80>)
   1e344:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   1e348:	0001e40d 	.word	0x0001e40d
   1e34c:	0001e41d 	.word	0x0001e41d
   1e350:	0001e41d 	.word	0x0001e41d
   1e354:	0001e41d 	.word	0x0001e41d
   1e358:	0001e41d 	.word	0x0001e41d
   1e35c:	0001e41d 	.word	0x0001e41d
   1e360:	0001e419 	.word	0x0001e419
   1e364:	0001e41d 	.word	0x0001e41d
   1e368:	0001e41d 	.word	0x0001e41d
   1e36c:	0001e41d 	.word	0x0001e41d
   1e370:	0001e2f3 	.word	0x0001e2f3
   1e374:	0001e2f3 	.word	0x0001e2f3
   1e378:	0001e41d 	.word	0x0001e41d
   1e37c:	0001e41d 	.word	0x0001e41d
   1e380:	0001e41d 	.word	0x0001e41d
   1e384:	0001e41d 	.word	0x0001e41d
   1e388:	0001e41d 	.word	0x0001e41d
   1e38c:	0001e41d 	.word	0x0001e41d
   1e390:	0001e41d 	.word	0x0001e41d
   1e394:	0001e41d 	.word	0x0001e41d
   1e398:	0001e41d 	.word	0x0001e41d
   1e39c:	0001e41d 	.word	0x0001e41d
   1e3a0:	0001e41d 	.word	0x0001e41d
   1e3a4:	0001e41d 	.word	0x0001e41d
   1e3a8:	0001e41d 	.word	0x0001e41d
   1e3ac:	0001e41d 	.word	0x0001e41d
   1e3b0:	0001e41d 	.word	0x0001e41d
   1e3b4:	0001e41d 	.word	0x0001e41d
   1e3b8:	0001e41d 	.word	0x0001e41d
   1e3bc:	0001e41d 	.word	0x0001e41d
   1e3c0:	0001e41d 	.word	0x0001e41d
   1e3c4:	0001e41d 	.word	0x0001e41d
   1e3c8:	0001e41d 	.word	0x0001e41d
   1e3cc:	0001e41d 	.word	0x0001e41d
   1e3d0:	0001e41d 	.word	0x0001e41d
   1e3d4:	0001e41d 	.word	0x0001e41d
   1e3d8:	0001e3ff 	.word	0x0001e3ff
   1e3dc:	0001e3ff 	.word	0x0001e3ff
   1e3e0:	0001e41d 	.word	0x0001e41d
   1e3e4:	0001e41d 	.word	0x0001e41d
   1e3e8:	0001e3f1 	.word	0x0001e3f1
   1e3ec:	0001e3f1 	.word	0x0001e3f1
   1e3f0:	008b      	lsls	r3, r1, #2
   1e3f2:	1dd9      	adds	r1, r3, #7
   1e3f4:	bf48      	it	mi
   1e3f6:	f103 010e 	addmi.w	r1, r3, #14
   1e3fa:	10cd      	asrs	r5, r1, #3
   1e3fc:	e76d      	b.n	1e2da <nema_bind_dst_tex+0x12>
   1e3fe:	004b      	lsls	r3, r1, #1
   1e400:	1dda      	adds	r2, r3, #7
   1e402:	bf48      	it	mi
   1e404:	f103 020e 	addmi.w	r2, r3, #14
   1e408:	10d5      	asrs	r5, r2, #3
   1e40a:	e766      	b.n	1e2da <nema_bind_dst_tex+0x12>
   1e40c:	1dca      	adds	r2, r1, #7
   1e40e:	bf48      	it	mi
   1e410:	f101 020e 	addmi.w	r2, r1, #14
   1e414:	10d5      	asrs	r5, r2, #3
   1e416:	e767      	b.n	1e2e8 <nema_bind_dst_tex+0x20>
   1e418:	004d      	lsls	r5, r1, #1
   1e41a:	e76c      	b.n	1e2f6 <nema_bind_dst_tex+0x2e>
   1e41c:	f1a9 0304 	sub.w	r3, r9, #4
   1e420:	2b38      	cmp	r3, #56	; 0x38
   1e422:	bf9a      	itte	ls
   1e424:	4a03      	ldrls	r2, [pc, #12]	; (1e434 <nema_bind_dst_tex+0x16c>)
   1e426:	56d2      	ldrsbls	r2, [r2, r3]
   1e428:	2204      	movhi	r2, #4
   1e42a:	fb01 f502 	mul.w	r5, r1, r2
   1e42e:	e754      	b.n	1e2da <nema_bind_dst_tex+0x12>
   1e430:	10030b5c 	.word	0x10030b5c
   1e434:	00022d3c 	.word	0x00022d3c

0001e438 <nema_fill_rect>:
   1e438:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   1e43c:	4604      	mov	r4, r0
   1e43e:	460d      	mov	r5, r1
   1e440:	4616      	mov	r6, r2
   1e442:	461f      	mov	r7, r3
   1e444:	9806      	ldr	r0, [sp, #24]
   1e446:	f000 f9a5 	bl	1e794 <nema_set_raster_color>
   1e44a:	463b      	mov	r3, r7
   1e44c:	4632      	mov	r2, r6
   1e44e:	4629      	mov	r1, r5
   1e450:	4620      	mov	r0, r4
   1e452:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   1e456:	f000 b9a3 	b.w	1e7a0 <nema_raster_rect>
   1e45a:	bf00      	nop

0001e45c <nema_blit>:
   1e45c:	b500      	push	{lr}
   1e45e:	ee07 1a90 	vmov	s15, r1
   1e462:	eef8 0ae7 	vcvt.f32.s32	s1, s15
   1e466:	ee07 0a90 	vmov	s15, r0
   1e46a:	b083      	sub	sp, #12
   1e46c:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
   1e470:	e9cd 0100 	strd	r0, r1, [sp]
   1e474:	f000 f946 	bl	1e704 <nema_set_matrix_translate>
   1e478:	4a04      	ldr	r2, [pc, #16]	; (1e48c <nema_blit+0x30>)
   1e47a:	e9dd 0100 	ldrd	r0, r1, [sp]
   1e47e:	e9d2 230d 	ldrd	r2, r3, [r2, #52]	; 0x34
   1e482:	b003      	add	sp, #12
   1e484:	f85d eb04 	ldr.w	lr, [sp], #4
   1e488:	f000 b98a 	b.w	1e7a0 <nema_raster_rect>
   1e48c:	10030b5c 	.word	0x10030b5c

0001e490 <nema_blit_quad_fit>:
   1e490:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   1e494:	ed2d 8b08 	vpush	{d8-d11}
   1e498:	4b29      	ldr	r3, [pc, #164]	; (1e540 <nema_blit_quad_fit+0xb0>)
   1e49a:	b08e      	sub	sp, #56	; 0x38
   1e49c:	e9d3 010d 	ldrd	r0, r1, [r3, #52]	; 0x34
   1e4a0:	aa05      	add	r2, sp, #20
   1e4a2:	eef0 ba40 	vmov.f32	s23, s0
   1e4a6:	eeb0 ba60 	vmov.f32	s22, s1
   1e4aa:	eef0 aa41 	vmov.f32	s21, s2
   1e4ae:	eeb0 aa61 	vmov.f32	s20, s3
   1e4b2:	eef0 9a42 	vmov.f32	s19, s4
   1e4b6:	eeb0 9a62 	vmov.f32	s18, s5
   1e4ba:	eef0 8a43 	vmov.f32	s17, s6
   1e4be:	eeb0 8a63 	vmov.f32	s16, s7
   1e4c2:	f000 fbd5 	bl	1ec70 <nema_mat3x3_quad_to_rect>
   1e4c6:	bba8      	cbnz	r0, 1e534 <nema_blit_quad_fit+0xa4>
   1e4c8:	a805      	add	r0, sp, #20
   1e4ca:	f000 f85f 	bl	1e58c <nema_set_matrix>
   1e4ce:	eeb0 0a6b 	vmov.f32	s0, s23
   1e4d2:	f000 fa4d 	bl	1e970 <nema_f2fx>
   1e4d6:	eeb0 0a4b 	vmov.f32	s0, s22
   1e4da:	4604      	mov	r4, r0
   1e4dc:	f000 fa48 	bl	1e970 <nema_f2fx>
   1e4e0:	eeb0 0a6a 	vmov.f32	s0, s21
   1e4e4:	4605      	mov	r5, r0
   1e4e6:	f000 fa43 	bl	1e970 <nema_f2fx>
   1e4ea:	eeb0 0a4a 	vmov.f32	s0, s20
   1e4ee:	4606      	mov	r6, r0
   1e4f0:	f000 fa3e 	bl	1e970 <nema_f2fx>
   1e4f4:	eeb0 0a69 	vmov.f32	s0, s19
   1e4f8:	4607      	mov	r7, r0
   1e4fa:	f000 fa39 	bl	1e970 <nema_f2fx>
   1e4fe:	eeb0 0a49 	vmov.f32	s0, s18
   1e502:	4682      	mov	sl, r0
   1e504:	f000 fa34 	bl	1e970 <nema_f2fx>
   1e508:	eeb0 0a68 	vmov.f32	s0, s17
   1e50c:	4680      	mov	r8, r0
   1e50e:	f000 fa2f 	bl	1e970 <nema_f2fx>
   1e512:	eeb0 0a48 	vmov.f32	s0, s16
   1e516:	4681      	mov	r9, r0
   1e518:	f000 fa2a 	bl	1e970 <nema_f2fx>
   1e51c:	f8cd a000 	str.w	sl, [sp]
   1e520:	e9cd 9002 	strd	r9, r0, [sp, #8]
   1e524:	f8cd 8004 	str.w	r8, [sp, #4]
   1e528:	463b      	mov	r3, r7
   1e52a:	4632      	mov	r2, r6
   1e52c:	4629      	mov	r1, r5
   1e52e:	4620      	mov	r0, r4
   1e530:	f000 f966 	bl	1e800 <nema_raster_quad_fx>
   1e534:	b00e      	add	sp, #56	; 0x38
   1e536:	ecbd 8b08 	vpop	{d8-d11}
   1e53a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   1e53e:	bf00      	nop
   1e540:	10030b5c 	.word	0x10030b5c

0001e544 <nema_readHwConfig>:
   1e544:	f44f 70f8 	mov.w	r0, #496	; 0x1f0
   1e548:	f7fb b86c 	b.w	19624 <nema_reg_read>

0001e54c <nema_enable_tiling>:
   1e54c:	4a08      	ldr	r2, [pc, #32]	; (1e570 <nema_enable_tiling+0x24>)
   1e54e:	b410      	push	{r4}
   1e550:	e9d2 4302 	ldrd	r4, r3, [r2, #8]
   1e554:	6951      	ldr	r1, [r2, #20]
   1e556:	2800      	cmp	r0, #0
   1e558:	ea43 0304 	orr.w	r3, r3, r4
   1e55c:	bf18      	it	ne
   1e55e:	f04f 4080 	movne.w	r0, #1073741824	; 0x40000000
   1e562:	430b      	orrs	r3, r1
   1e564:	4303      	orrs	r3, r0
   1e566:	6050      	str	r0, [r2, #4]
   1e568:	6113      	str	r3, [r2, #16]
   1e56a:	f85d 4b04 	ldr.w	r4, [sp], #4
   1e56e:	4770      	bx	lr
   1e570:	10030b5c 	.word	0x10030b5c

0001e574 <nema_matmul_bypass>:
   1e574:	b128      	cbz	r0, 1e582 <nema_matmul_bypass+0xe>
   1e576:	f04f 4110 	mov.w	r1, #2415919104	; 0x90000000
   1e57a:	f44f 708c 	mov.w	r0, #280	; 0x118
   1e57e:	f7fe bed9 	b.w	1d334 <nema_cl_add_cmd>
   1e582:	4601      	mov	r1, r0
   1e584:	f44f 708c 	mov.w	r0, #280	; 0x118
   1e588:	f7fe bed4 	b.w	1d334 <nema_cl_add_cmd>

0001e58c <nema_set_matrix>:
   1e58c:	edd0 7a06 	vldr	s15, [r0, #24]
   1e590:	ed9f 7a5a 	vldr	s14, [pc, #360]	; 1e6fc <nema_set_matrix+0x170>
   1e594:	eef4 7ac7 	vcmpe.f32	s15, s14
   1e598:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
   1e59c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   1e5a0:	4604      	mov	r4, r0
   1e5a2:	d506      	bpl.n	1e5b2 <nema_set_matrix+0x26>
   1e5a4:	eddf 6a56 	vldr	s13, [pc, #344]	; 1e700 <nema_set_matrix+0x174>
   1e5a8:	eef4 7ae6 	vcmpe.f32	s15, s13
   1e5ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
   1e5b0:	dc47      	bgt.n	1e642 <nema_set_matrix+0xb6>
   1e5b2:	2009      	movs	r0, #9
   1e5b4:	f7fe fdde 	bl	1d174 <nema_cl_get_space>
   1e5b8:	2800      	cmp	r0, #0
   1e5ba:	d040      	beq.n	1e63e <nema_set_matrix+0xb2>
   1e5bc:	f44f 73ba 	mov.w	r3, #372	; 0x174
   1e5c0:	6003      	str	r3, [r0, #0]
   1e5c2:	6962      	ldr	r2, [r4, #20]
   1e5c4:	6042      	str	r2, [r0, #4]
   1e5c6:	f44f 73b4 	mov.w	r3, #360	; 0x168
   1e5ca:	6083      	str	r3, [r0, #8]
   1e5cc:	68a2      	ldr	r2, [r4, #8]
   1e5ce:	60c2      	str	r2, [r0, #12]
   1e5d0:	f44f 73bc 	mov.w	r3, #376	; 0x178
   1e5d4:	6103      	str	r3, [r0, #16]
   1e5d6:	69a2      	ldr	r2, [r4, #24]
   1e5d8:	6142      	str	r2, [r0, #20]
   1e5da:	f44f 73be 	mov.w	r3, #380	; 0x17c
   1e5de:	6183      	str	r3, [r0, #24]
   1e5e0:	69e2      	ldr	r2, [r4, #28]
   1e5e2:	61c2      	str	r2, [r0, #28]
   1e5e4:	f44f 73c0 	mov.w	r3, #384	; 0x180
   1e5e8:	6203      	str	r3, [r0, #32]
   1e5ea:	6a23      	ldr	r3, [r4, #32]
   1e5ec:	6243      	str	r3, [r0, #36]	; 0x24
   1e5ee:	2644      	movs	r6, #68	; 0x44
   1e5f0:	2740      	movs	r7, #64	; 0x40
   1e5f2:	233c      	movs	r3, #60	; 0x3c
   1e5f4:	f04f 0e38 	mov.w	lr, #56	; 0x38
   1e5f8:	2234      	movs	r2, #52	; 0x34
   1e5fa:	f04f 0830 	mov.w	r8, #48	; 0x30
   1e5fe:	212c      	movs	r1, #44	; 0x2c
   1e600:	f04f 0c28 	mov.w	ip, #40	; 0x28
   1e604:	f44f 75b0 	mov.w	r5, #352	; 0x160
   1e608:	f840 500c 	str.w	r5, [r0, ip]
   1e60c:	4401      	add	r1, r0
   1e60e:	f8d4 c000 	ldr.w	ip, [r4]
   1e612:	f8c1 c000 	str.w	ip, [r1]
   1e616:	f44f 75b2 	mov.w	r5, #356	; 0x164
   1e61a:	f840 5008 	str.w	r5, [r0, r8]
   1e61e:	4402      	add	r2, r0
   1e620:	6865      	ldr	r5, [r4, #4]
   1e622:	6015      	str	r5, [r2, #0]
   1e624:	f44f 71b6 	mov.w	r1, #364	; 0x16c
   1e628:	f840 100e 	str.w	r1, [r0, lr]
   1e62c:	4403      	add	r3, r0
   1e62e:	68e1      	ldr	r1, [r4, #12]
   1e630:	6019      	str	r1, [r3, #0]
   1e632:	f44f 72b8 	mov.w	r2, #368	; 0x170
   1e636:	51c2      	str	r2, [r0, r7]
   1e638:	4430      	add	r0, r6
   1e63a:	6923      	ldr	r3, [r4, #16]
   1e63c:	6003      	str	r3, [r0, #0]
   1e63e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   1e642:	ed90 6a07 	vldr	s12, [r0, #28]
   1e646:	eeb4 6ac7 	vcmpe.f32	s12, s14
   1e64a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
   1e64e:	d5b0      	bpl.n	1e5b2 <nema_set_matrix+0x26>
   1e650:	eeb4 6ae6 	vcmpe.f32	s12, s13
   1e654:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
   1e658:	ddab      	ble.n	1e5b2 <nema_set_matrix+0x26>
   1e65a:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
   1e65e:	ee77 7ac6 	vsub.f32	s15, s15, s12
   1e662:	eef4 7ac7 	vcmpe.f32	s15, s14
   1e666:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
   1e66a:	d440      	bmi.n	1e6ee <nema_set_matrix+0x162>
   1e66c:	edd4 7a08 	vldr	s15, [r4, #32]
   1e670:	ed94 5a00 	vldr	s10, [r4]
   1e674:	edd4 5a01 	vldr	s11, [r4, #4]
   1e678:	ed94 6a02 	vldr	s12, [r4, #8]
   1e67c:	edd4 6a03 	vldr	s13, [r4, #12]
   1e680:	ed94 7a04 	vldr	s14, [r4, #16]
   1e684:	ed94 4a05 	vldr	s8, [r4, #20]
   1e688:	eec5 4a27 	vdiv.f32	s9, s10, s15
   1e68c:	ee85 5aa7 	vdiv.f32	s10, s11, s15
   1e690:	eec6 5a27 	vdiv.f32	s11, s12, s15
   1e694:	ee86 6aa7 	vdiv.f32	s12, s13, s15
   1e698:	eec7 6a27 	vdiv.f32	s13, s14, s15
   1e69c:	ee84 7a27 	vdiv.f32	s14, s8, s15
   1e6a0:	edc4 4a00 	vstr	s9, [r4]
   1e6a4:	ed84 5a01 	vstr	s10, [r4, #4]
   1e6a8:	edc4 5a02 	vstr	s11, [r4, #8]
   1e6ac:	ed84 6a03 	vstr	s12, [r4, #12]
   1e6b0:	edc4 6a04 	vstr	s13, [r4, #16]
   1e6b4:	ed84 7a05 	vstr	s14, [r4, #20]
   1e6b8:	2006      	movs	r0, #6
   1e6ba:	f7fe fd5b 	bl	1d174 <nema_cl_get_space>
   1e6be:	2800      	cmp	r0, #0
   1e6c0:	d0bd      	beq.n	1e63e <nema_set_matrix+0xb2>
   1e6c2:	f44f 73ba 	mov.w	r3, #372	; 0x174
   1e6c6:	6003      	str	r3, [r0, #0]
   1e6c8:	6962      	ldr	r2, [r4, #20]
   1e6ca:	6042      	str	r2, [r0, #4]
   1e6cc:	f44f 73b4 	mov.w	r3, #360	; 0x168
   1e6d0:	6083      	str	r3, [r0, #8]
   1e6d2:	68a3      	ldr	r3, [r4, #8]
   1e6d4:	60c3      	str	r3, [r0, #12]
   1e6d6:	262c      	movs	r6, #44	; 0x2c
   1e6d8:	2728      	movs	r7, #40	; 0x28
   1e6da:	2324      	movs	r3, #36	; 0x24
   1e6dc:	f04f 0e20 	mov.w	lr, #32
   1e6e0:	221c      	movs	r2, #28
   1e6e2:	f04f 0818 	mov.w	r8, #24
   1e6e6:	2114      	movs	r1, #20
   1e6e8:	f04f 0c10 	mov.w	ip, #16
   1e6ec:	e78a      	b.n	1e604 <nema_set_matrix+0x78>
   1e6ee:	eef4 7ae6 	vcmpe.f32	s15, s13
   1e6f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
   1e6f6:	dcdf      	bgt.n	1e6b8 <nema_set_matrix+0x12c>
   1e6f8:	e7b8      	b.n	1e66c <nema_set_matrix+0xe0>
   1e6fa:	bf00      	nop
   1e6fc:	33d6bf95 	.word	0x33d6bf95
   1e700:	b3d6bf95 	.word	0xb3d6bf95

0001e704 <nema_set_matrix_translate>:
   1e704:	b508      	push	{r3, lr}
   1e706:	2002      	movs	r0, #2
   1e708:	ed2d 8b02 	vpush	{d8}
   1e70c:	eeb1 8a40 	vneg.f32	s16, s0
   1e710:	eef1 8a60 	vneg.f32	s17, s1
   1e714:	f7fe fd2e 	bl	1d174 <nema_cl_get_space>
   1e718:	b148      	cbz	r0, 1e72e <nema_set_matrix_translate+0x2a>
   1e71a:	f44f 72ba 	mov.w	r2, #372	; 0x174
   1e71e:	f44f 73b4 	mov.w	r3, #360	; 0x168
   1e722:	edc0 8a01 	vstr	s17, [r0, #4]
   1e726:	ed80 8a03 	vstr	s16, [r0, #12]
   1e72a:	6002      	str	r2, [r0, #0]
   1e72c:	6083      	str	r3, [r0, #8]
   1e72e:	ecbd 8b02 	vpop	{d8}
   1e732:	bd08      	pop	{r3, pc}

0001e734 <nema_load_frag_shader>:
   1e734:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1e736:	460d      	mov	r5, r1
   1e738:	4606      	mov	r6, r0
   1e73a:	4611      	mov	r1, r2
   1e73c:	20c4      	movs	r0, #196	; 0xc4
   1e73e:	f7fe fdf9 	bl	1d334 <nema_cl_add_cmd>
   1e742:	b175      	cbz	r5, 1e762 <nema_load_frag_shader+0x2e>
   1e744:	2400      	movs	r4, #0
   1e746:	1d37      	adds	r7, r6, #4
   1e748:	f856 1034 	ldr.w	r1, [r6, r4, lsl #3]
   1e74c:	20c8      	movs	r0, #200	; 0xc8
   1e74e:	f7fe fdf1 	bl	1d334 <nema_cl_add_cmd>
   1e752:	f857 1034 	ldr.w	r1, [r7, r4, lsl #3]
   1e756:	20cc      	movs	r0, #204	; 0xcc
   1e758:	3401      	adds	r4, #1
   1e75a:	f7fe fdeb 	bl	1d334 <nema_cl_add_cmd>
   1e75e:	42a5      	cmp	r5, r4
   1e760:	d1f2      	bne.n	1e748 <nema_load_frag_shader+0x14>
   1e762:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0001e764 <nema_set_frag_ptr>:
   1e764:	4601      	mov	r1, r0
   1e766:	f44f 708e 	mov.w	r0, #284	; 0x11c
   1e76a:	f7fe bde3 	b.w	1d334 <nema_cl_add_cmd>
   1e76e:	bf00      	nop

0001e770 <nema_set_rop_blend_mode>:
   1e770:	4601      	mov	r1, r0
   1e772:	f44f 70e8 	mov.w	r0, #464	; 0x1d0
   1e776:	f7fe bddd 	b.w	1d334 <nema_cl_add_cmd>
   1e77a:	bf00      	nop

0001e77c <nema_set_rop_const_color>:
   1e77c:	4601      	mov	r1, r0
   1e77e:	f44f 70ec 	mov.w	r0, #472	; 0x1d8
   1e782:	f7fe bdd7 	b.w	1d334 <nema_cl_add_cmd>
   1e786:	bf00      	nop

0001e788 <nema_set_depth_ctrl>:
   1e788:	4601      	mov	r1, r0
   1e78a:	f44f 70f0 	mov.w	r0, #480	; 0x1e0
   1e78e:	f7fe bdd1 	b.w	1d334 <nema_cl_add_cmd>
   1e792:	bf00      	nop

0001e794 <nema_set_raster_color>:
   1e794:	4601      	mov	r1, r0
   1e796:	f44f 7096 	mov.w	r0, #300	; 0x12c
   1e79a:	f7fe bdcb 	b.w	1d334 <nema_cl_add_cmd>
   1e79e:	bf00      	nop

0001e7a0 <nema_raster_rect>:
   1e7a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1e7a2:	1e17      	subs	r7, r2, #0
   1e7a4:	dd24      	ble.n	1e7f0 <nema_raster_rect+0x50>
   1e7a6:	2b00      	cmp	r3, #0
   1e7a8:	dd22      	ble.n	1e7f0 <nema_raster_rect+0x50>
   1e7aa:	4604      	mov	r4, r0
   1e7ac:	2003      	movs	r0, #3
   1e7ae:	461e      	mov	r6, r3
   1e7b0:	460d      	mov	r5, r1
   1e7b2:	f7fe fcdf 	bl	1d174 <nema_cl_get_space>
   1e7b6:	b1d8      	cbz	r0, 1e7f0 <nema_raster_rect+0x50>
   1e7b8:	b2a3      	uxth	r3, r4
   1e7ba:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
   1e7be:	6043      	str	r3, [r0, #4]
   1e7c0:	193a      	adds	r2, r7, r4
   1e7c2:	f44f 7382 	mov.w	r3, #260	; 0x104
   1e7c6:	490b      	ldr	r1, [pc, #44]	; (1e7f4 <nema_raster_rect+0x54>)
   1e7c8:	6003      	str	r3, [r0, #0]
   1e7ca:	b292      	uxth	r2, r2
   1e7cc:	1973      	adds	r3, r6, r5
   1e7ce:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
   1e7d2:	684f      	ldr	r7, [r1, #4]
   1e7d4:	4a08      	ldr	r2, [pc, #32]	; (1e7f8 <nema_raster_rect+0x58>)
   1e7d6:	4c09      	ldr	r4, [pc, #36]	; (1e7fc <nema_raster_rect+0x5c>)
   1e7d8:	60c3      	str	r3, [r0, #12]
   1e7da:	2f00      	cmp	r7, #0
   1e7dc:	bf08      	it	eq
   1e7de:	4614      	moveq	r4, r2
   1e7e0:	f44f 7284 	mov.w	r2, #264	; 0x108
   1e7e4:	6104      	str	r4, [r0, #16]
   1e7e6:	6082      	str	r2, [r0, #8]
   1e7e8:	690b      	ldr	r3, [r1, #16]
   1e7ea:	f043 0302 	orr.w	r3, r3, #2
   1e7ee:	6143      	str	r3, [r0, #20]
   1e7f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1e7f2:	bf00      	nop
   1e7f4:	10030b5c 	.word	0x10030b5c
   1e7f8:	f0000100 	.word	0xf0000100
   1e7fc:	f1000100 	.word	0xf1000100

0001e800 <nema_raster_quad_fx>:
   1e800:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   1e804:	4681      	mov	r9, r0
   1e806:	2009      	movs	r0, #9
   1e808:	4688      	mov	r8, r1
   1e80a:	4617      	mov	r7, r2
   1e80c:	461e      	mov	r6, r3
   1e80e:	f7fe fcb1 	bl	1d174 <nema_cl_get_space>
   1e812:	2800      	cmp	r0, #0
   1e814:	d031      	beq.n	1e87a <nema_raster_quad_fx+0x7a>
   1e816:	4d1a      	ldr	r5, [pc, #104]	; (1e880 <nema_raster_quad_fx+0x80>)
   1e818:	4b1a      	ldr	r3, [pc, #104]	; (1e884 <nema_raster_quad_fx+0x84>)
   1e81a:	686a      	ldr	r2, [r5, #4]
   1e81c:	4c1a      	ldr	r4, [pc, #104]	; (1e888 <nema_raster_quad_fx+0x88>)
   1e81e:	692d      	ldr	r5, [r5, #16]
   1e820:	61c6      	str	r6, [r0, #28]
   1e822:	9e08      	ldr	r6, [sp, #32]
   1e824:	6246      	str	r6, [r0, #36]	; 0x24
   1e826:	9e09      	ldr	r6, [sp, #36]	; 0x24
   1e828:	62c6      	str	r6, [r0, #44]	; 0x2c
   1e82a:	2a00      	cmp	r2, #0
   1e82c:	bf08      	it	eq
   1e82e:	461c      	moveq	r4, r3
   1e830:	f045 0505 	orr.w	r5, r5, #5
   1e834:	f44f 7190 	mov.w	r1, #288	; 0x120
   1e838:	f44f 7292 	mov.w	r2, #292	; 0x124
   1e83c:	f44f 7398 	mov.w	r3, #304	; 0x130
   1e840:	9e0a      	ldr	r6, [sp, #40]	; 0x28
   1e842:	6346      	str	r6, [r0, #52]	; 0x34
   1e844:	6445      	str	r5, [r0, #68]	; 0x44
   1e846:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
   1e848:	6404      	str	r4, [r0, #64]	; 0x40
   1e84a:	f44f 759a 	mov.w	r5, #308	; 0x134
   1e84e:	f44f 74a0 	mov.w	r4, #320	; 0x140
   1e852:	6001      	str	r1, [r0, #0]
   1e854:	6082      	str	r2, [r0, #8]
   1e856:	f44f 71a2 	mov.w	r1, #324	; 0x144
   1e85a:	f44f 72a8 	mov.w	r2, #336	; 0x150
   1e85e:	6103      	str	r3, [r0, #16]
   1e860:	f44f 73aa 	mov.w	r3, #340	; 0x154
   1e864:	f8c0 9004 	str.w	r9, [r0, #4]
   1e868:	f8c0 800c 	str.w	r8, [r0, #12]
   1e86c:	6147      	str	r7, [r0, #20]
   1e86e:	63c6      	str	r6, [r0, #60]	; 0x3c
   1e870:	6185      	str	r5, [r0, #24]
   1e872:	6204      	str	r4, [r0, #32]
   1e874:	6281      	str	r1, [r0, #40]	; 0x28
   1e876:	6302      	str	r2, [r0, #48]	; 0x30
   1e878:	6383      	str	r3, [r0, #56]	; 0x38
   1e87a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   1e87e:	bf00      	nop
   1e880:	10030b5c 	.word	0x10030b5c
   1e884:	f0000100 	.word	0xf0000100
   1e888:	f1000100 	.word	0xf1000100

0001e88c <nema_set_interrupt_ctrl>:
   1e88c:	4601      	mov	r1, r0
   1e88e:	20f8      	movs	r0, #248	; 0xf8
   1e890:	f7fe bd50 	b.w	1d334 <nema_cl_add_cmd>

0001e894 <nema_sin>:
   1e894:	eddf 7a17 	vldr	s15, [pc, #92]	; 1e8f4 <nema_sin+0x60>
   1e898:	ee20 0a27 	vmul.f32	s0, s0, s15
   1e89c:	eefd 7ac0 	vcvt.s32.f32	s15, s0
   1e8a0:	ee17 2a90 	vmov	r2, s15
   1e8a4:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
   1e8a8:	0499      	lsls	r1, r3, #18
   1e8aa:	bf46      	itte	mi
   1e8ac:	ea6f 4383 	mvnmi.w	r3, r3, lsl #18
   1e8b0:	ea6f 4393 	mvnmi.w	r3, r3, lsr #18
   1e8b4:	f3c3 030d 	ubfxpl	r3, r3, #0, #14
   1e8b8:	fb03 f303 	mul.w	r3, r3, r3
   1e8bc:	0b1b      	lsrs	r3, r3, #12
   1e8be:	f640 51bc 	movw	r1, #3516	; 0xdbc
   1e8c2:	fb01 f003 	mul.w	r0, r1, r3
   1e8c6:	f644 51bc 	movw	r1, #19900	; 0x4dbc
   1e8ca:	eba1 3190 	sub.w	r1, r1, r0, lsr #14
   1e8ce:	fb03 f301 	mul.w	r3, r3, r1
   1e8d2:	0c1b      	lsrs	r3, r3, #16
   1e8d4:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
   1e8d8:	ee00 3a10 	vmov	s0, r3
   1e8dc:	eddf 7a06 	vldr	s15, [pc, #24]	; 1e8f8 <nema_sin+0x64>
   1e8e0:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
   1e8e4:	0452      	lsls	r2, r2, #17
   1e8e6:	2a00      	cmp	r2, #0
   1e8e8:	bfac      	ite	ge
   1e8ea:	ee20 0a27 	vmulge.f32	s0, s0, s15
   1e8ee:	ee20 0a67 	vnmullt.f32	s0, s0, s15
   1e8f2:	4770      	bx	lr
   1e8f4:	42b60b61 	.word	0x42b60b61
   1e8f8:	39800000 	.word	0x39800000

0001e8fc <nema_cos>:
   1e8fc:	eddf 7a19 	vldr	s15, [pc, #100]	; 1e964 <nema_cos+0x68>
   1e900:	ed9f 7a19 	vldr	s14, [pc, #100]	; 1e968 <nema_cos+0x6c>
   1e904:	ee30 0a27 	vadd.f32	s0, s0, s15
   1e908:	ee20 0a07 	vmul.f32	s0, s0, s14
   1e90c:	eefd 7ac0 	vcvt.s32.f32	s15, s0
   1e910:	ee17 2a90 	vmov	r2, s15
   1e914:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
   1e918:	0499      	lsls	r1, r3, #18
   1e91a:	bf46      	itte	mi
   1e91c:	ea6f 4383 	mvnmi.w	r3, r3, lsl #18
   1e920:	ea6f 4393 	mvnmi.w	r3, r3, lsr #18
   1e924:	f3c3 030d 	ubfxpl	r3, r3, #0, #14
   1e928:	fb03 f303 	mul.w	r3, r3, r3
   1e92c:	0b1b      	lsrs	r3, r3, #12
   1e92e:	f640 51bc 	movw	r1, #3516	; 0xdbc
   1e932:	fb01 f003 	mul.w	r0, r1, r3
   1e936:	f644 51bc 	movw	r1, #19900	; 0x4dbc
   1e93a:	eba1 3190 	sub.w	r1, r1, r0, lsr #14
   1e93e:	fb03 f301 	mul.w	r3, r3, r1
   1e942:	0c1b      	lsrs	r3, r3, #16
   1e944:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
   1e948:	ee00 3a10 	vmov	s0, r3
   1e94c:	eddf 7a07 	vldr	s15, [pc, #28]	; 1e96c <nema_cos+0x70>
   1e950:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
   1e954:	0452      	lsls	r2, r2, #17
   1e956:	2a00      	cmp	r2, #0
   1e958:	bfac      	ite	ge
   1e95a:	ee20 0a27 	vmulge.f32	s0, s0, s15
   1e95e:	ee20 0a67 	vnmullt.f32	s0, s0, s15
   1e962:	4770      	bx	lr
   1e964:	42b40000 	.word	0x42b40000
   1e968:	42b60b61 	.word	0x42b60b61
   1e96c:	39800000 	.word	0x39800000

0001e970 <nema_f2fx>:
   1e970:	eddf 7a06 	vldr	s15, [pc, #24]	; 1e98c <nema_f2fx+0x1c>
   1e974:	ee20 0a27 	vmul.f32	s0, s0, s15
   1e978:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
   1e97c:	ee30 0a27 	vadd.f32	s0, s0, s15
   1e980:	eefd 7ac0 	vcvt.s32.f32	s15, s0
   1e984:	ee17 0a90 	vmov	r0, s15
   1e988:	4770      	bx	lr
   1e98a:	bf00      	nop
   1e98c:	47800000 	.word	0x47800000

0001e990 <nema_mat3x3_load_identity>:
   1e990:	2300      	movs	r3, #0
   1e992:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
   1e996:	6202      	str	r2, [r0, #32]
   1e998:	6102      	str	r2, [r0, #16]
   1e99a:	6002      	str	r2, [r0, #0]
   1e99c:	61c3      	str	r3, [r0, #28]
   1e99e:	6183      	str	r3, [r0, #24]
   1e9a0:	6143      	str	r3, [r0, #20]
   1e9a2:	60c3      	str	r3, [r0, #12]
   1e9a4:	6083      	str	r3, [r0, #8]
   1e9a6:	6043      	str	r3, [r0, #4]
   1e9a8:	4770      	bx	lr
   1e9aa:	bf00      	nop

0001e9ac <nema_mat3x3_translate>:
   1e9ac:	edd0 6a06 	vldr	s13, [r0, #24]
   1e9b0:	ed90 7a07 	vldr	s14, [r0, #28]
   1e9b4:	edd0 7a08 	vldr	s15, [r0, #32]
   1e9b8:	edd0 3a00 	vldr	s7, [r0]
   1e9bc:	ed90 4a03 	vldr	s8, [r0, #12]
   1e9c0:	edd0 4a01 	vldr	s9, [r0, #4]
   1e9c4:	ed90 5a04 	vldr	s10, [r0, #16]
   1e9c8:	edd0 5a02 	vldr	s11, [r0, #8]
   1e9cc:	ed90 6a05 	vldr	s12, [r0, #20]
   1e9d0:	ee66 2a80 	vmul.f32	s5, s13, s0
   1e9d4:	ee27 3a00 	vmul.f32	s6, s14, s0
   1e9d8:	ee66 6aa0 	vmul.f32	s13, s13, s1
   1e9dc:	ee27 0a80 	vmul.f32	s0, s15, s0
   1e9e0:	ee27 7a20 	vmul.f32	s14, s14, s1
   1e9e4:	ee67 7aa0 	vmul.f32	s15, s15, s1
   1e9e8:	ee73 3aa2 	vadd.f32	s7, s7, s5
   1e9ec:	ee74 6a26 	vadd.f32	s13, s8, s13
   1e9f0:	ee74 4a83 	vadd.f32	s9, s9, s6
   1e9f4:	ee35 7a07 	vadd.f32	s14, s10, s14
   1e9f8:	ee35 0a80 	vadd.f32	s0, s11, s0
   1e9fc:	ee76 7a27 	vadd.f32	s15, s12, s15
   1ea00:	edc0 3a00 	vstr	s7, [r0]
   1ea04:	edc0 6a03 	vstr	s13, [r0, #12]
   1ea08:	edc0 4a01 	vstr	s9, [r0, #4]
   1ea0c:	ed80 7a04 	vstr	s14, [r0, #16]
   1ea10:	ed80 0a02 	vstr	s0, [r0, #8]
   1ea14:	edc0 7a05 	vstr	s15, [r0, #20]
   1ea18:	4770      	bx	lr
   1ea1a:	bf00      	nop

0001ea1c <nema_mat3x3_rotate>:
   1ea1c:	b510      	push	{r4, lr}
   1ea1e:	ed2d 8b02 	vpush	{d8}
   1ea22:	4604      	mov	r4, r0
   1ea24:	eef0 8a40 	vmov.f32	s17, s0
   1ea28:	f7ff ff68 	bl	1e8fc <nema_cos>
   1ea2c:	eeb0 8a40 	vmov.f32	s16, s0
   1ea30:	eeb0 0a68 	vmov.f32	s0, s17
   1ea34:	f7ff ff2e 	bl	1e894 <nema_sin>
   1ea38:	edd4 6a00 	vldr	s13, [r4]
   1ea3c:	ed94 5a03 	vldr	s10, [r4, #12]
   1ea40:	ed94 7a01 	vldr	s14, [r4, #4]
   1ea44:	edd4 5a04 	vldr	s11, [r4, #16]
   1ea48:	edd4 7a02 	vldr	s15, [r4, #8]
   1ea4c:	ed94 6a05 	vldr	s12, [r4, #20]
   1ea50:	ee68 3a26 	vmul.f32	s7, s16, s13
   1ea54:	ee65 2a00 	vmul.f32	s5, s10, s0
   1ea58:	ee28 4a07 	vmul.f32	s8, s16, s14
   1ea5c:	ee25 3a80 	vmul.f32	s6, s11, s0
   1ea60:	ee68 4a27 	vmul.f32	s9, s16, s15
   1ea64:	ee25 5a08 	vmul.f32	s10, s10, s16
   1ea68:	ee65 5a88 	vmul.f32	s11, s11, s16
   1ea6c:	ee60 7a27 	vmul.f32	s15, s0, s15
   1ea70:	ee26 8a08 	vmul.f32	s16, s12, s16
   1ea74:	ee60 6a26 	vmul.f32	s13, s0, s13
   1ea78:	ee77 7a88 	vadd.f32	s15, s15, s16
   1ea7c:	ecbd 8b02 	vpop	{d8}
   1ea80:	ee20 7a07 	vmul.f32	s14, s0, s14
   1ea84:	ee26 0a00 	vmul.f32	s0, s12, s0
   1ea88:	ee73 3ae2 	vsub.f32	s7, s7, s5
   1ea8c:	ee76 6a85 	vadd.f32	s13, s13, s10
   1ea90:	ee34 4a43 	vsub.f32	s8, s8, s6
   1ea94:	ee37 7a25 	vadd.f32	s14, s14, s11
   1ea98:	ee34 0ac0 	vsub.f32	s0, s9, s0
   1ea9c:	edc4 3a00 	vstr	s7, [r4]
   1eaa0:	edc4 6a03 	vstr	s13, [r4, #12]
   1eaa4:	ed84 4a01 	vstr	s8, [r4, #4]
   1eaa8:	ed84 7a04 	vstr	s14, [r4, #16]
   1eaac:	ed84 0a02 	vstr	s0, [r4, #8]
   1eab0:	edc4 7a05 	vstr	s15, [r4, #20]
   1eab4:	bd10      	pop	{r4, pc}
   1eab6:	bf00      	nop

0001eab8 <nema_mat3x3_mul_vec>:
   1eab8:	edd1 7a00 	vldr	s15, [r1]
   1eabc:	ed92 6a00 	vldr	s12, [r2]
   1eac0:	ed90 7a06 	vldr	s14, [r0, #24]
   1eac4:	ed90 5a07 	vldr	s10, [r0, #28]
   1eac8:	edd0 6a00 	vldr	s13, [r0]
   1eacc:	edd0 5a01 	vldr	s11, [r0, #4]
   1ead0:	ed90 4a08 	vldr	s8, [r0, #32]
   1ead4:	edd0 4a02 	vldr	s9, [r0, #8]
   1ead8:	ee26 5a05 	vmul.f32	s10, s12, s10
   1eadc:	ee66 5a25 	vmul.f32	s11, s12, s11
   1eae0:	ee27 7a87 	vmul.f32	s14, s15, s14
   1eae4:	ee67 6aa6 	vmul.f32	s13, s15, s13
   1eae8:	ee37 7a05 	vadd.f32	s14, s14, s10
   1eaec:	ee76 6aa5 	vadd.f32	s13, s13, s11
   1eaf0:	ee37 7a04 	vadd.f32	s14, s14, s8
   1eaf4:	ee76 6aa4 	vadd.f32	s13, s13, s9
   1eaf8:	eec6 5a87 	vdiv.f32	s11, s13, s14
   1eafc:	edc1 5a00 	vstr	s11, [r1]
   1eb00:	ed90 5a03 	vldr	s10, [r0, #12]
   1eb04:	edd0 5a04 	vldr	s11, [r0, #16]
   1eb08:	edd0 6a05 	vldr	s13, [r0, #20]
   1eb0c:	ee67 7a85 	vmul.f32	s15, s15, s10
   1eb10:	ee26 6a25 	vmul.f32	s12, s12, s11
   1eb14:	ee77 7a86 	vadd.f32	s15, s15, s12
   1eb18:	ee77 7aa6 	vadd.f32	s15, s15, s13
   1eb1c:	eec7 6a87 	vdiv.f32	s13, s15, s14
   1eb20:	edc2 6a00 	vstr	s13, [r2]
   1eb24:	4770      	bx	lr
   1eb26:	bf00      	nop

0001eb28 <nema_mat3x3_invert>:
   1eb28:	ed90 6a08 	vldr	s12, [r0, #32]
   1eb2c:	edd0 2a04 	vldr	s5, [r0, #16]
   1eb30:	ed90 3a05 	vldr	s6, [r0, #20]
   1eb34:	ed90 2a07 	vldr	s4, [r0, #28]
   1eb38:	edd0 0a03 	vldr	s1, [r0, #12]
   1eb3c:	edd0 6a06 	vldr	s13, [r0, #24]
   1eb40:	edd0 7a00 	vldr	s15, [r0]
   1eb44:	edd0 4a01 	vldr	s9, [r0, #4]
   1eb48:	ed90 7a02 	vldr	s14, [r0, #8]
   1eb4c:	ee63 5a02 	vmul.f32	s11, s6, s4
   1eb50:	ee66 3a22 	vmul.f32	s7, s12, s5
   1eb54:	ee26 0a20 	vmul.f32	s0, s12, s1
   1eb58:	ee63 1a26 	vmul.f32	s3, s6, s13
   1eb5c:	ee73 3ae5 	vsub.f32	s7, s7, s11
   1eb60:	ee22 1a20 	vmul.f32	s2, s4, s1
   1eb64:	ee70 5a61 	vsub.f32	s11, s0, s3
   1eb68:	ee22 4aa6 	vmul.f32	s8, s5, s13
   1eb6c:	ee65 5aa4 	vmul.f32	s11, s11, s9
   1eb70:	ee27 5aa3 	vmul.f32	s10, s15, s7
   1eb74:	ee31 4a44 	vsub.f32	s8, s2, s8
   1eb78:	ee35 5a65 	vsub.f32	s10, s10, s11
   1eb7c:	ee67 5a04 	vmul.f32	s11, s14, s8
   1eb80:	4603      	mov	r3, r0
   1eb82:	ee35 5a25 	vadd.f32	s10, s10, s11
   1eb86:	eeb5 5ac0 	vcmpe.f32	s10, #0.0
   1eb8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
   1eb8e:	d45d      	bmi.n	1ec4c <nema_mat3x3_invert+0x124>
   1eb90:	eddf 5a35 	vldr	s11, [pc, #212]	; 1ec68 <nema_mat3x3_invert+0x140>
   1eb94:	eeb4 5ae5 	vcmpe.f32	s10, s11
   1eb98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
   1eb9c:	bf94      	ite	ls
   1eb9e:	2001      	movls	r0, #1
   1eba0:	2000      	movhi	r0, #0
   1eba2:	2800      	cmp	r0, #0
   1eba4:	d15c      	bne.n	1ec60 <nema_mat3x3_invert+0x138>
   1eba6:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
   1ebaa:	eec1 5a05 	vdiv.f32	s11, s2, s10
   1ebae:	ed2d 8b02 	vpush	{d8}
   1ebb2:	ee23 5a24 	vmul.f32	s10, s6, s9
   1ebb6:	ee66 8a24 	vmul.f32	s17, s12, s9
   1ebba:	ee26 8a87 	vmul.f32	s16, s13, s14
   1ebbe:	ee22 1a07 	vmul.f32	s2, s4, s14
   1ebc2:	ee27 6a86 	vmul.f32	s12, s15, s12
   1ebc6:	ee27 2a82 	vmul.f32	s4, s15, s4
   1ebca:	ee64 6aa6 	vmul.f32	s13, s9, s13
   1ebce:	ee27 3a83 	vmul.f32	s6, s15, s6
   1ebd2:	ee64 4aa0 	vmul.f32	s9, s9, s1
   1ebd6:	ee67 7aa2 	vmul.f32	s15, s15, s5
   1ebda:	ee62 2a87 	vmul.f32	s5, s5, s14
   1ebde:	ee20 7a87 	vmul.f32	s14, s1, s14
   1ebe2:	ee31 1a68 	vsub.f32	s2, s2, s17
   1ebe6:	ee36 6a48 	vsub.f32	s12, s12, s16
   1ebea:	ee75 2a62 	vsub.f32	s5, s10, s5
   1ebee:	ee71 1ac0 	vsub.f32	s3, s3, s0
   1ebf2:	ee76 6ac2 	vsub.f32	s13, s13, s4
   1ebf6:	ee37 7a43 	vsub.f32	s14, s14, s6
   1ebfa:	ee77 7ae4 	vsub.f32	s15, s15, s9
   1ebfe:	ee63 3aa5 	vmul.f32	s7, s7, s11
   1ec02:	ee61 1aa5 	vmul.f32	s3, s3, s11
   1ec06:	ee24 4a25 	vmul.f32	s8, s8, s11
   1ec0a:	ee21 5a25 	vmul.f32	s10, s2, s11
   1ec0e:	ee26 6a25 	vmul.f32	s12, s12, s11
   1ec12:	ee66 6aa5 	vmul.f32	s13, s13, s11
   1ec16:	ee62 2aa5 	vmul.f32	s5, s5, s11
   1ec1a:	ee27 7a25 	vmul.f32	s14, s14, s11
   1ec1e:	ee67 7aa5 	vmul.f32	s15, s15, s11
   1ec22:	edc3 3a00 	vstr	s7, [r3]
   1ec26:	edc3 1a03 	vstr	s3, [r3, #12]
   1ec2a:	ed83 4a06 	vstr	s8, [r3, #24]
   1ec2e:	ed83 5a01 	vstr	s10, [r3, #4]
   1ec32:	ed83 6a04 	vstr	s12, [r3, #16]
   1ec36:	edc3 6a07 	vstr	s13, [r3, #28]
   1ec3a:	edc3 2a02 	vstr	s5, [r3, #8]
   1ec3e:	ed83 7a05 	vstr	s14, [r3, #20]
   1ec42:	edc3 7a08 	vstr	s15, [r3, #32]
   1ec46:	ecbd 8b02 	vpop	{d8}
   1ec4a:	4770      	bx	lr
   1ec4c:	eddf 5a07 	vldr	s11, [pc, #28]	; 1ec6c <nema_mat3x3_invert+0x144>
   1ec50:	eeb4 5ae5 	vcmpe.f32	s10, s11
   1ec54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
   1ec58:	bfac      	ite	ge
   1ec5a:	2001      	movge	r0, #1
   1ec5c:	2000      	movlt	r0, #0
   1ec5e:	e7a0      	b.n	1eba2 <nema_mat3x3_invert+0x7a>
   1ec60:	f04f 30ff 	mov.w	r0, #4294967295
   1ec64:	4770      	bx	lr
   1ec66:	bf00      	nop
   1ec68:	3727c5ac 	.word	0x3727c5ac
   1ec6c:	b727c5ac 	.word	0xb727c5ac

0001ec70 <nema_mat3x3_quad_to_rect>:
   1ec70:	b500      	push	{lr}
   1ec72:	ee70 7a41 	vsub.f32	s15, s0, s2
   1ec76:	ed2d 8b02 	vpush	{d8}
   1ec7a:	ee77 7a82 	vadd.f32	s15, s15, s4
   1ec7e:	ee30 7ae1 	vsub.f32	s14, s1, s3
   1ec82:	ee77 7ac3 	vsub.f32	s15, s15, s6
   1ec86:	ee37 7a22 	vadd.f32	s14, s14, s5
   1ec8a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
   1ec8e:	b083      	sub	sp, #12
   1ec90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
   1ec94:	ee37 7a63 	vsub.f32	s14, s14, s7
   1ec98:	e9cd 0100 	strd	r0, r1, [sp]
   1ec9c:	d42e      	bmi.n	1ecfc <nema_mat3x3_quad_to_rect+0x8c>
   1ec9e:	eddf 6a6f 	vldr	s13, [pc, #444]	; 1ee5c <nema_mat3x3_quad_to_rect+0x1ec>
   1eca2:	eef4 7ae6 	vcmpe.f32	s15, s13
   1eca6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
   1ecaa:	d82e      	bhi.n	1ed0a <nema_mat3x3_quad_to_rect+0x9a>
   1ecac:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
   1ecb0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
   1ecb4:	f100 80c5 	bmi.w	1ee42 <nema_mat3x3_quad_to_rect+0x1d2>
   1ecb8:	eddf 6a68 	vldr	s13, [pc, #416]	; 1ee5c <nema_mat3x3_quad_to_rect+0x1ec>
   1ecbc:	eeb4 7ae6 	vcmpe.f32	s14, s13
   1ecc0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
   1ecc4:	d821      	bhi.n	1ed0a <nema_mat3x3_quad_to_rect+0x9a>
   1ecc6:	ee32 2a41 	vsub.f32	s4, s4, s2
   1ecca:	ee72 2ae1 	vsub.f32	s5, s5, s3
   1ecce:	ee31 1a40 	vsub.f32	s2, s2, s0
   1ecd2:	ee71 1ae0 	vsub.f32	s3, s3, s1
   1ecd6:	2300      	movs	r3, #0
   1ecd8:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
   1ecdc:	ed82 2a01 	vstr	s4, [r2, #4]
   1ece0:	ed82 1a00 	vstr	s2, [r2]
   1ece4:	edc2 2a04 	vstr	s5, [r2, #16]
   1ece8:	edc2 1a03 	vstr	s3, [r2, #12]
   1ecec:	ed82 0a02 	vstr	s0, [r2, #8]
   1ecf0:	edc2 0a05 	vstr	s1, [r2, #20]
   1ecf4:	6193      	str	r3, [r2, #24]
   1ecf6:	61d3      	str	r3, [r2, #28]
   1ecf8:	6211      	str	r1, [r2, #32]
   1ecfa:	e062      	b.n	1edc2 <nema_mat3x3_quad_to_rect+0x152>
   1ecfc:	eddf 6a58 	vldr	s13, [pc, #352]	; 1ee60 <nema_mat3x3_quad_to_rect+0x1f0>
   1ed00:	eef4 7ae6 	vcmpe.f32	s15, s13
   1ed04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
   1ed08:	dad0      	bge.n	1ecac <nema_mat3x3_quad_to_rect+0x3c>
   1ed0a:	ee71 6a42 	vsub.f32	s13, s2, s4
   1ed0e:	ee33 6ae2 	vsub.f32	s12, s7, s5
   1ed12:	ee33 2a42 	vsub.f32	s4, s6, s4
   1ed16:	ee71 2ae2 	vsub.f32	s5, s3, s5
   1ed1a:	ee66 5a86 	vmul.f32	s11, s13, s12
   1ed1e:	ee22 5a22 	vmul.f32	s10, s4, s5
   1ed22:	ee27 6a86 	vmul.f32	s12, s15, s12
   1ed26:	ee75 5ac5 	vsub.f32	s11, s11, s10
   1ed2a:	ee67 6a26 	vmul.f32	s13, s14, s13
   1ed2e:	ee67 7aa2 	vmul.f32	s15, s15, s5
   1ed32:	ee27 7a02 	vmul.f32	s14, s14, s4
   1ed36:	eef5 5ac0 	vcmpe.f32	s11, #0.0
   1ed3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
   1ed3e:	ee36 7a47 	vsub.f32	s14, s12, s14
   1ed42:	ee76 7ae7 	vsub.f32	s15, s13, s15
   1ed46:	d472      	bmi.n	1ee2e <nema_mat3x3_quad_to_rect+0x1be>
   1ed48:	eddf 6a44 	vldr	s13, [pc, #272]	; 1ee5c <nema_mat3x3_quad_to_rect+0x1ec>
   1ed4c:	eef4 5ae6 	vcmpe.f32	s11, s13
   1ed50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
   1ed54:	bf94      	ite	ls
   1ed56:	2301      	movls	r3, #1
   1ed58:	2300      	movhi	r3, #0
   1ed5a:	2b00      	cmp	r3, #0
   1ed5c:	d17a      	bne.n	1ee54 <nema_mat3x3_quad_to_rect+0x1e4>
   1ed5e:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
   1ed62:	eec5 6a25 	vdiv.f32	s13, s10, s11
   1ed66:	ee31 6a40 	vsub.f32	s12, s2, s0
   1ed6a:	ee27 7a26 	vmul.f32	s14, s14, s13
   1ed6e:	ee67 7aa6 	vmul.f32	s15, s15, s13
   1ed72:	ee61 4a87 	vmul.f32	s9, s3, s14
   1ed76:	ee73 6a40 	vsub.f32	s13, s6, s0
   1ed7a:	ee63 5aa7 	vmul.f32	s11, s7, s15
   1ed7e:	ee21 1a07 	vmul.f32	s2, s2, s14
   1ed82:	ee23 3a27 	vmul.f32	s6, s6, s15
   1ed86:	ee71 1ae0 	vsub.f32	s3, s3, s1
   1ed8a:	ee73 3ae0 	vsub.f32	s7, s7, s1
   1ed8e:	ee36 1a01 	vadd.f32	s2, s12, s2
   1ed92:	ee36 3a83 	vadd.f32	s6, s13, s6
   1ed96:	ee71 1aa4 	vadd.f32	s3, s3, s9
   1ed9a:	ee73 3aa5 	vadd.f32	s7, s7, s11
   1ed9e:	ed82 0a02 	vstr	s0, [r2, #8]
   1eda2:	edc2 0a05 	vstr	s1, [r2, #20]
   1eda6:	ed82 7a06 	vstr	s14, [r2, #24]
   1edaa:	edc2 7a07 	vstr	s15, [r2, #28]
   1edae:	ed82 5a08 	vstr	s10, [r2, #32]
   1edb2:	ed82 1a00 	vstr	s2, [r2]
   1edb6:	ed82 3a01 	vstr	s6, [r2, #4]
   1edba:	edc2 1a03 	vstr	s3, [r2, #12]
   1edbe:	edc2 3a04 	vstr	s7, [r2, #16]
   1edc2:	4610      	mov	r0, r2
   1edc4:	ed9d 8a01 	vldr	s16, [sp, #4]
   1edc8:	eddd 8a00 	vldr	s17, [sp]
   1edcc:	f7ff feac 	bl	1eb28 <nema_mat3x3_invert>
   1edd0:	2800      	cmp	r0, #0
   1edd2:	d13f      	bne.n	1ee54 <nema_mat3x3_quad_to_rect+0x1e4>
   1edd4:	eeb8 7ae8 	vcvt.f32.s32	s14, s17
   1edd8:	eef8 7ac8 	vcvt.f32.s32	s15, s16
   1eddc:	ed92 4a00 	vldr	s8, [r2]
   1ede0:	edd2 4a01 	vldr	s9, [r2, #4]
   1ede4:	ed92 5a02 	vldr	s10, [r2, #8]
   1ede8:	edd2 5a03 	vldr	s11, [r2, #12]
   1edec:	ed92 6a04 	vldr	s12, [r2, #16]
   1edf0:	edd2 6a05 	vldr	s13, [r2, #20]
   1edf4:	ee24 4a07 	vmul.f32	s8, s8, s14
   1edf8:	ee64 4a87 	vmul.f32	s9, s9, s14
   1edfc:	ee65 5aa7 	vmul.f32	s11, s11, s15
   1ee00:	ee26 6a27 	vmul.f32	s12, s12, s15
   1ee04:	ee25 7a07 	vmul.f32	s14, s10, s14
   1ee08:	ee66 7aa7 	vmul.f32	s15, s13, s15
   1ee0c:	ed82 4a00 	vstr	s8, [r2]
   1ee10:	edc2 4a01 	vstr	s9, [r2, #4]
   1ee14:	ed82 7a02 	vstr	s14, [r2, #8]
   1ee18:	edc2 5a03 	vstr	s11, [r2, #12]
   1ee1c:	ed82 6a04 	vstr	s12, [r2, #16]
   1ee20:	edc2 7a05 	vstr	s15, [r2, #20]
   1ee24:	b003      	add	sp, #12
   1ee26:	ecbd 8b02 	vpop	{d8}
   1ee2a:	f85d fb04 	ldr.w	pc, [sp], #4
   1ee2e:	eddf 6a0c 	vldr	s13, [pc, #48]	; 1ee60 <nema_mat3x3_quad_to_rect+0x1f0>
   1ee32:	eef4 5ae6 	vcmpe.f32	s11, s13
   1ee36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
   1ee3a:	bfac      	ite	ge
   1ee3c:	2301      	movge	r3, #1
   1ee3e:	2300      	movlt	r3, #0
   1ee40:	e78b      	b.n	1ed5a <nema_mat3x3_quad_to_rect+0xea>
   1ee42:	eddf 6a07 	vldr	s13, [pc, #28]	; 1ee60 <nema_mat3x3_quad_to_rect+0x1f0>
   1ee46:	eeb4 7ae6 	vcmpe.f32	s14, s13
   1ee4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
   1ee4e:	f6bf af3a 	bge.w	1ecc6 <nema_mat3x3_quad_to_rect+0x56>
   1ee52:	e75a      	b.n	1ed0a <nema_mat3x3_quad_to_rect+0x9a>
   1ee54:	f04f 30ff 	mov.w	r0, #4294967295
   1ee58:	e7e4      	b.n	1ee24 <nema_mat3x3_quad_to_rect+0x1b4>
   1ee5a:	bf00      	nop
   1ee5c:	3727c5ac 	.word	0x3727c5ac
   1ee60:	b727c5ac 	.word	0xb727c5ac

0001ee64 <nemadc_stride_size>:
   1ee64:	b2c0      	uxtb	r0, r0
   1ee66:	f1a0 0308 	sub.w	r3, r0, #8
   1ee6a:	2b0c      	cmp	r3, #12
   1ee6c:	d81a      	bhi.n	1eea4 <nemadc_stride_size+0x40>
   1ee6e:	e8df f003 	tbb	[pc, r3]
   1ee72:	120c      	.short	0x120c
   1ee74:	19191919 	.word	0x19191919
   1ee78:	19191919 	.word	0x19191919
   1ee7c:	070a      	.short	0x070a
   1ee7e:	07          	.byte	0x07
   1ee7f:	00          	.byte	0x00
   1ee80:	eb01 0041 	add.w	r0, r1, r1, lsl #1
   1ee84:	4770      	bx	lr
   1ee86:	0048      	lsls	r0, r1, #1
   1ee88:	4770      	bx	lr
   1ee8a:	1dc8      	adds	r0, r1, #7
   1ee8c:	bf48      	it	mi
   1ee8e:	f101 000e 	addmi.w	r0, r1, #14
   1ee92:	10c0      	asrs	r0, r0, #3
   1ee94:	4770      	bx	lr
   1ee96:	0088      	lsls	r0, r1, #2
   1ee98:	1dc1      	adds	r1, r0, #7
   1ee9a:	bf48      	it	mi
   1ee9c:	f100 010e 	addmi.w	r1, r0, #14
   1eea0:	10c8      	asrs	r0, r1, #3
   1eea2:	4770      	bx	lr
   1eea4:	280e      	cmp	r0, #14
   1eea6:	d80d      	bhi.n	1eec4 <nemadc_stride_size+0x60>
   1eea8:	2301      	movs	r3, #1
   1eeaa:	fa03 f000 	lsl.w	r0, r3, r0
   1eeae:	f246 0344 	movw	r3, #24644	; 0x6044
   1eeb2:	4218      	tst	r0, r3
   1eeb4:	d10a      	bne.n	1eecc <nemadc_stride_size+0x68>
   1eeb6:	f010 0f22 	tst.w	r0, #34	; 0x22
   1eeba:	d105      	bne.n	1eec8 <nemadc_stride_size+0x64>
   1eebc:	0503      	lsls	r3, r0, #20
   1eebe:	bf48      	it	mi
   1eec0:	eb01 0141 	addmi.w	r1, r1, r1, lsl #1
   1eec4:	4608      	mov	r0, r1
   1eec6:	4770      	bx	lr
   1eec8:	0049      	lsls	r1, r1, #1
   1eeca:	e7fb      	b.n	1eec4 <nemadc_stride_size+0x60>
   1eecc:	0089      	lsls	r1, r1, #2
   1eece:	e7f9      	b.n	1eec4 <nemadc_stride_size+0x60>

0001eed0 <nemadc_init>:
   1eed0:	b538      	push	{r3, r4, r5, lr}
   1eed2:	f7fa fa89 	bl	193e8 <nemadc_sys_init>
   1eed6:	4605      	mov	r5, r0
   1eed8:	b108      	cbz	r0, 1eede <nemadc_init+0xe>
   1eeda:	4628      	mov	r0, r5
   1eedc:	bd38      	pop	{r3, r4, r5, pc}
   1eede:	20f4      	movs	r0, #244	; 0xf4
   1eee0:	f7fa faae 	bl	19440 <nemadc_reg_read>
   1eee4:	4b14      	ldr	r3, [pc, #80]	; (1ef38 <nemadc_init+0x68>)
   1eee6:	4298      	cmp	r0, r3
   1eee8:	d123      	bne.n	1ef32 <nemadc_init+0x62>
   1eeea:	20f0      	movs	r0, #240	; 0xf0
   1eeec:	f7fa faa8 	bl	19440 <nemadc_reg_read>
   1eef0:	4b12      	ldr	r3, [pc, #72]	; (1ef3c <nemadc_init+0x6c>)
   1eef2:	4c13      	ldr	r4, [pc, #76]	; (1ef40 <nemadc_init+0x70>)
   1eef4:	6018      	str	r0, [r3, #0]
   1eef6:	200c      	movs	r0, #12
   1eef8:	f7fa faa2 	bl	19440 <nemadc_reg_read>
   1eefc:	0c02      	lsrs	r2, r0, #16
   1eefe:	b283      	uxth	r3, r0
   1ef00:	2014      	movs	r0, #20
   1ef02:	e9c4 2300 	strd	r2, r3, [r4]
   1ef06:	f7fa fa9b 	bl	19440 <nemadc_reg_read>
   1ef0a:	0c02      	lsrs	r2, r0, #16
   1ef0c:	b283      	uxth	r3, r0
   1ef0e:	2018      	movs	r0, #24
   1ef10:	e9c4 2302 	strd	r2, r3, [r4, #8]
   1ef14:	f7fa fa94 	bl	19440 <nemadc_reg_read>
   1ef18:	0c02      	lsrs	r2, r0, #16
   1ef1a:	b283      	uxth	r3, r0
   1ef1c:	201c      	movs	r0, #28
   1ef1e:	e9c4 2306 	strd	r2, r3, [r4, #24]
   1ef22:	f7fa fa8d 	bl	19440 <nemadc_reg_read>
   1ef26:	0c03      	lsrs	r3, r0, #16
   1ef28:	b280      	uxth	r0, r0
   1ef2a:	e9c4 3004 	strd	r3, r0, [r4, #16]
   1ef2e:	4628      	mov	r0, r5
   1ef30:	bd38      	pop	{r3, r4, r5, pc}
   1ef32:	f04f 35ff 	mov.w	r5, #4294967295
   1ef36:	e7d0      	b.n	1eeda <nemadc_init+0xa>
   1ef38:	87452365 	.word	0x87452365
   1ef3c:	10030a90 	.word	0x10030a90
   1ef40:	10030a94 	.word	0x10030a94

0001ef44 <nemadc_timing>:
   1ef44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   1ef48:	e9dd 6e08 	ldrd	r6, lr, [sp, #32]
   1ef4c:	4c1c      	ldr	r4, [pc, #112]	; (1efc0 <nemadc_timing+0x7c>)
   1ef4e:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
   1ef52:	60a1      	str	r1, [r4, #8]
   1ef54:	1847      	adds	r7, r0, r1
   1ef56:	b2b1      	uxth	r1, r6
   1ef58:	eb06 050e 	add.w	r5, r6, lr
   1ef5c:	eb02 0807 	add.w	r8, r2, r7
   1ef60:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
   1ef64:	6020      	str	r0, [r4, #0]
   1ef66:	6066      	str	r6, [r4, #4]
   1ef68:	200c      	movs	r0, #12
   1ef6a:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
   1ef6c:	61a2      	str	r2, [r4, #24]
   1ef6e:	eb0c 0a05 	add.w	sl, ip, r5
   1ef72:	eb03 0908 	add.w	r9, r3, r8
   1ef76:	6123      	str	r3, [r4, #16]
   1ef78:	f8c4 e00c 	str.w	lr, [r4, #12]
   1ef7c:	f8c4 c01c 	str.w	ip, [r4, #28]
   1ef80:	043f      	lsls	r7, r7, #16
   1ef82:	6166      	str	r6, [r4, #20]
   1ef84:	f7fa fa6a 	bl	1945c <nemadc_reg_write>
   1ef88:	b2a9      	uxth	r1, r5
   1ef8a:	4339      	orrs	r1, r7
   1ef8c:	2014      	movs	r0, #20
   1ef8e:	f7fa fa65 	bl	1945c <nemadc_reg_write>
   1ef92:	4456      	add	r6, sl
   1ef94:	fa1f f18a 	uxth.w	r1, sl
   1ef98:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
   1ef9c:	2018      	movs	r0, #24
   1ef9e:	b2b6      	uxth	r6, r6
   1efa0:	f7fa fa5c 	bl	1945c <nemadc_reg_write>
   1efa4:	ea46 4109 	orr.w	r1, r6, r9, lsl #16
   1efa8:	201c      	movs	r0, #28
   1efaa:	f7fa fa57 	bl	1945c <nemadc_reg_write>
   1efae:	1e69      	subs	r1, r5, #1
   1efb0:	b289      	uxth	r1, r1
   1efb2:	4339      	orrs	r1, r7
   1efb4:	2024      	movs	r0, #36	; 0x24
   1efb6:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   1efba:	f7fa ba4f 	b.w	1945c <nemadc_reg_write>
   1efbe:	bf00      	nop
   1efc0:	10030a94 	.word	0x10030a94

0001efc4 <nemadc_set_mode>:
   1efc4:	4601      	mov	r1, r0
   1efc6:	2000      	movs	r0, #0
   1efc8:	f7fa ba48 	b.w	1945c <nemadc_reg_write>

0001efcc <nemadc_set_layer_no_scale>:
   1efcc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1efd0:	690f      	ldr	r7, [r1, #16]
   1efd2:	6b0b      	ldr	r3, [r1, #48]	; 0x30
   1efd4:	f8d1 9034 	ldr.w	r9, [r1, #52]	; 0x34
   1efd8:	6a8e      	ldr	r6, [r1, #40]	; 0x28
   1efda:	688d      	ldr	r5, [r1, #8]
   1efdc:	e9d1 820e 	ldrd	r8, r2, [r1, #56]	; 0x38
   1efe0:	b085      	sub	sp, #20
   1efe2:	2f00      	cmp	r7, #0
   1efe4:	460c      	mov	r4, r1
   1efe6:	4683      	mov	fp, r0
   1efe8:	9202      	str	r2, [sp, #8]
   1efea:	469a      	mov	sl, r3
   1efec:	da06      	bge.n	1effc <nemadc_set_layer_no_scale+0x30>
   1efee:	4629      	mov	r1, r5
   1eff0:	4630      	mov	r0, r6
   1eff2:	9300      	str	r3, [sp, #0]
   1eff4:	f7ff ff36 	bl	1ee64 <nemadc_stride_size>
   1eff8:	9b00      	ldr	r3, [sp, #0]
   1effa:	4607      	mov	r7, r0
   1effc:	e9d4 0c05 	ldrd	r0, ip, [r4, #20]
   1f000:	68e2      	ldr	r2, [r4, #12]
   1f002:	9203      	str	r2, [sp, #12]
   1f004:	b2f6      	uxtb	r6, r6
   1f006:	eb0c 0e02 	add.w	lr, ip, r2
   1f00a:	2e10      	cmp	r6, #16
   1f00c:	eb05 0200 	add.w	r2, r5, r0
   1f010:	6861      	ldr	r1, [r4, #4]
   1f012:	9201      	str	r2, [sp, #4]
   1f014:	f000 808b 	beq.w	1f12e <nemadc_set_layer_no_scale+0x162>
   1f018:	2800      	cmp	r0, #0
   1f01a:	db6b      	blt.n	1f0f4 <nemadc_set_layer_no_scale+0x128>
   1f01c:	0403      	lsls	r3, r0, #16
   1f01e:	9300      	str	r3, [sp, #0]
   1f020:	f1bc 0f00 	cmp.w	ip, #0
   1f024:	f2c0 80c8 	blt.w	1f1b8 <nemadc_set_layer_no_scale+0x1ec>
   1f028:	9d00      	ldr	r5, [sp, #0]
   1f02a:	fa1f f38c 	uxth.w	r3, ip
   1f02e:	431d      	orrs	r5, r3
   1f030:	9500      	str	r5, [sp, #0]
   1f032:	4bb0      	ldr	r3, [pc, #704]	; (1f2f4 <nemadc_set_layer_no_scale+0x328>)
   1f034:	9a01      	ldr	r2, [sp, #4]
   1f036:	e9d3 5300 	ldrd	r5, r3, [r3]
   1f03a:	ea4f 164b 	mov.w	r6, fp, lsl #5
   1f03e:	42aa      	cmp	r2, r5
   1f040:	bfd4      	ite	le
   1f042:	ebc0 0502 	rsble	r5, r0, r2
   1f046:	ebc0 0505 	rsbgt	r5, r0, r5
   1f04a:	459e      	cmp	lr, r3
   1f04c:	bfd4      	ite	le
   1f04e:	ebcc 030e 	rsble	r3, ip, lr
   1f052:	ebcc 0303 	rsbgt	r3, ip, r3
   1f056:	f106 003c 	add.w	r0, r6, #60	; 0x3c
   1f05a:	9301      	str	r3, [sp, #4]
   1f05c:	f7fa f9fe 	bl	1945c <nemadc_reg_write>
   1f060:	9900      	ldr	r1, [sp, #0]
   1f062:	f106 0034 	add.w	r0, r6, #52	; 0x34
   1f066:	f7fa f9f9 	bl	1945c <nemadc_reg_write>
   1f06a:	9b01      	ldr	r3, [sp, #4]
   1f06c:	b29b      	uxth	r3, r3
   1f06e:	ea43 4505 	orr.w	r5, r3, r5, lsl #16
   1f072:	4629      	mov	r1, r5
   1f074:	f106 0038 	add.w	r0, r6, #56	; 0x38
   1f078:	f7fa f9f0 	bl	1945c <nemadc_reg_write>
   1f07c:	4629      	mov	r1, r5
   1f07e:	f106 0044 	add.w	r0, r6, #68	; 0x44
   1f082:	f7fa f9eb 	bl	1945c <nemadc_reg_write>
   1f086:	f894 1026 	ldrb.w	r1, [r4, #38]	; 0x26
   1f08a:	b2bf      	uxth	r7, r7
   1f08c:	ea47 4101 	orr.w	r1, r7, r1, lsl #16
   1f090:	f106 0040 	add.w	r0, r6, #64	; 0x40
   1f094:	f7fa f9e2 	bl	1945c <nemadc_reg_write>
   1f098:	f106 0048 	add.w	r0, r6, #72	; 0x48
   1f09c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
   1f0a0:	f7fa f9dc 	bl	1945c <nemadc_reg_write>
   1f0a4:	f106 004c 	add.w	r0, r6, #76	; 0x4c
   1f0a8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
   1f0ac:	f7fa f9d6 	bl	1945c <nemadc_reg_write>
   1f0b0:	f1bb 0f00 	cmp.w	fp, #0
   1f0b4:	d070      	beq.n	1f198 <nemadc_set_layer_no_scale+0x1cc>
   1f0b6:	f1bb 0f01 	cmp.w	fp, #1
   1f0ba:	f000 80db 	beq.w	1f274 <nemadc_set_layer_no_scale+0x2a8>
   1f0be:	f1bb 0f02 	cmp.w	fp, #2
   1f0c2:	f000 80e7 	beq.w	1f294 <nemadc_set_layer_no_scale+0x2c8>
   1f0c6:	f1bb 0f03 	cmp.w	fp, #3
   1f0ca:	f000 80f6 	beq.w	1f2ba <nemadc_set_layer_no_scale+0x2ee>
   1f0ce:	f894 1025 	ldrb.w	r1, [r4, #37]	; 0x25
   1f0d2:	f894 2024 	ldrb.w	r2, [r4, #36]	; 0x24
   1f0d6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   1f0d8:	0209      	lsls	r1, r1, #8
   1f0da:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
   1f0de:	4319      	orrs	r1, r3
   1f0e0:	f041 4108 	orr.w	r1, r1, #2281701376	; 0x88000000
   1f0e4:	f106 0030 	add.w	r0, r6, #48	; 0x30
   1f0e8:	62e1      	str	r1, [r4, #44]	; 0x2c
   1f0ea:	b005      	add	sp, #20
   1f0ec:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1f0f0:	f7fa b9b4 	b.w	1945c <nemadc_reg_write>
   1f0f4:	f1a6 0308 	sub.w	r3, r6, #8
   1f0f8:	2b0c      	cmp	r3, #12
   1f0fa:	d80d      	bhi.n	1f118 <nemadc_set_layer_no_scale+0x14c>
   1f0fc:	e8df f003 	tbb	[pc, r3]
   1f100:	0c0c0881 	.word	0x0c0c0881
   1f104:	0c0c0c0c 	.word	0x0c0c0c0c
   1f108:	7c7c0c08 	.word	0x7c7c0c08
   1f10c:	7c          	.byte	0x7c
   1f10d:	00          	.byte	0x00
   1f10e:	2308      	movs	r3, #8
   1f110:	f020 0001 	bic.w	r0, r0, #1
   1f114:	1942      	adds	r2, r0, r5
   1f116:	9201      	str	r2, [sp, #4]
   1f118:	2b0c      	cmp	r3, #12
   1f11a:	d87f      	bhi.n	1f21c <nemadc_set_layer_no_scale+0x250>
   1f11c:	e8df f003 	tbb	[pc, r3]
   1f120:	7e7ea175 	.word	0x7e7ea175
   1f124:	7e7e7e7e 	.word	0x7e7e7e7e
   1f128:	8b9f7e7e 	.word	0x8b9f7e7e
   1f12c:	8b          	.byte	0x8b
   1f12d:	00          	.byte	0x00
   1f12e:	f1b8 0f00 	cmp.w	r8, #0
   1f132:	db28      	blt.n	1f186 <nemadc_set_layer_no_scale+0x1ba>
   1f134:	9a02      	ldr	r2, [sp, #8]
   1f136:	2a00      	cmp	r2, #0
   1f138:	db25      	blt.n	1f186 <nemadc_set_layer_no_scale+0x1ba>
   1f13a:	2b00      	cmp	r3, #0
   1f13c:	d054      	beq.n	1f1e8 <nemadc_set_layer_no_scale+0x21c>
   1f13e:	2800      	cmp	r0, #0
   1f140:	dbe5      	blt.n	1f10e <nemadc_set_layer_no_scale+0x142>
   1f142:	0403      	lsls	r3, r0, #16
   1f144:	f1bc 0f00 	cmp.w	ip, #0
   1f148:	9300      	str	r3, [sp, #0]
   1f14a:	f6bf af6d 	bge.w	1f028 <nemadc_set_layer_no_scale+0x5c>
   1f14e:	9b03      	ldr	r3, [sp, #12]
   1f150:	f02c 0c01 	bic.w	ip, ip, #1
   1f154:	4463      	add	r3, ip
   1f156:	469e      	mov	lr, r3
   1f158:	fb0c f507 	mul.w	r5, ip, r7
   1f15c:	2e10      	cmp	r6, #16
   1f15e:	eba1 0105 	sub.w	r1, r1, r5
   1f162:	f040 8082 	bne.w	1f26a <nemadc_set_layer_no_scale+0x29e>
   1f166:	9b02      	ldr	r3, [sp, #8]
   1f168:	fb0c f508 	mul.w	r5, ip, r8
   1f16c:	fb0c fc03 	mul.w	ip, ip, r3
   1f170:	eb0c 7cdc 	add.w	ip, ip, ip, lsr #31
   1f174:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
   1f178:	eba9 096c 	sub.w	r9, r9, ip, asr #1
   1f17c:	ebaa 0a65 	sub.w	sl, sl, r5, asr #1
   1f180:	f04f 0c00 	mov.w	ip, #0
   1f184:	e755      	b.n	1f032 <nemadc_set_layer_no_scale+0x66>
   1f186:	f105 0801 	add.w	r8, r5, #1
   1f18a:	ea4f 0858 	mov.w	r8, r8, lsr #1
   1f18e:	f8cd 8008 	str.w	r8, [sp, #8]
   1f192:	2b00      	cmp	r3, #0
   1f194:	d1d3      	bne.n	1f13e <nemadc_set_layer_no_scale+0x172>
   1f196:	e027      	b.n	1f1e8 <nemadc_set_layer_no_scale+0x21c>
   1f198:	4651      	mov	r1, sl
   1f19a:	20d0      	movs	r0, #208	; 0xd0
   1f19c:	f7fa f95e 	bl	1945c <nemadc_reg_write>
   1f1a0:	4649      	mov	r1, r9
   1f1a2:	20d4      	movs	r0, #212	; 0xd4
   1f1a4:	f7fa f95a 	bl	1945c <nemadc_reg_write>
   1f1a8:	f8bd 1008 	ldrh.w	r1, [sp, #8]
   1f1ac:	20d8      	movs	r0, #216	; 0xd8
   1f1ae:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
   1f1b2:	f7fa f953 	bl	1945c <nemadc_reg_write>
   1f1b6:	e78a      	b.n	1f0ce <nemadc_set_layer_no_scale+0x102>
   1f1b8:	2e10      	cmp	r6, #16
   1f1ba:	d0c8      	beq.n	1f14e <nemadc_set_layer_no_scale+0x182>
   1f1bc:	f1a6 0312 	sub.w	r3, r6, #18
   1f1c0:	d306      	bcc.n	1f1d0 <nemadc_set_layer_no_scale+0x204>
   1f1c2:	2b02      	cmp	r3, #2
   1f1c4:	d804      	bhi.n	1f1d0 <nemadc_set_layer_no_scale+0x204>
   1f1c6:	9a03      	ldr	r2, [sp, #12]
   1f1c8:	f02c 0c03 	bic.w	ip, ip, #3
   1f1cc:	4462      	add	r2, ip
   1f1ce:	4696      	mov	lr, r2
   1f1d0:	2b02      	cmp	r3, #2
   1f1d2:	fb0c f507 	mul.w	r5, ip, r7
   1f1d6:	d8c1      	bhi.n	1f15c <nemadc_set_layer_no_scale+0x190>
   1f1d8:	2d00      	cmp	r5, #0
   1f1da:	bfb8      	it	lt
   1f1dc:	3503      	addlt	r5, #3
   1f1de:	eba1 01a5 	sub.w	r1, r1, r5, asr #2
   1f1e2:	f04f 0c00 	mov.w	ip, #0
   1f1e6:	e724      	b.n	1f032 <nemadc_set_layer_no_scale+0x66>
   1f1e8:	9b03      	ldr	r3, [sp, #12]
   1f1ea:	fb03 f905 	mul.w	r9, r3, r5
   1f1ee:	eb09 0a01 	add.w	sl, r9, r1
   1f1f2:	eb0a 0999 	add.w	r9, sl, r9, lsr #2
   1f1f6:	e7a2      	b.n	1f13e <nemadc_set_layer_no_scale+0x172>
   1f1f8:	f020 0003 	bic.w	r0, r0, #3
   1f1fc:	1942      	adds	r2, r0, r5
   1f1fe:	9201      	str	r2, [sp, #4]
   1f200:	e78a      	b.n	1f118 <nemadc_set_layer_no_scale+0x14c>
   1f202:	f020 0007 	bic.w	r0, r0, #7
   1f206:	182b      	adds	r3, r5, r0
   1f208:	9301      	str	r3, [sp, #4]
   1f20a:	1e05      	subs	r5, r0, #0
   1f20c:	bfb8      	it	lt
   1f20e:	3507      	addlt	r5, #7
   1f210:	10ed      	asrs	r5, r5, #3
   1f212:	2300      	movs	r3, #0
   1f214:	9300      	str	r3, [sp, #0]
   1f216:	1b49      	subs	r1, r1, r5
   1f218:	4618      	mov	r0, r3
   1f21a:	e701      	b.n	1f020 <nemadc_set_layer_no_scale+0x54>
   1f21c:	2e0e      	cmp	r6, #14
   1f21e:	d827      	bhi.n	1f270 <nemadc_set_layer_no_scale+0x2a4>
   1f220:	2301      	movs	r3, #1
   1f222:	40b3      	lsls	r3, r6
   1f224:	f246 0544 	movw	r5, #24644	; 0x6044
   1f228:	422b      	tst	r3, r5
   1f22a:	d15f      	bne.n	1f2ec <nemadc_set_layer_no_scale+0x320>
   1f22c:	f013 0f22 	tst.w	r3, #34	; 0x22
   1f230:	d15e      	bne.n	1f2f0 <nemadc_set_layer_no_scale+0x324>
   1f232:	051b      	lsls	r3, r3, #20
   1f234:	d51c      	bpl.n	1f270 <nemadc_set_layer_no_scale+0x2a4>
   1f236:	eb00 0340 	add.w	r3, r0, r0, lsl #1
   1f23a:	2e10      	cmp	r6, #16
   1f23c:	eba1 0103 	sub.w	r1, r1, r3
   1f240:	d151      	bne.n	1f2e6 <nemadc_set_layer_no_scale+0x31a>
   1f242:	eb00 75d0 	add.w	r5, r0, r0, lsr #31
   1f246:	106d      	asrs	r5, r5, #1
   1f248:	426d      	negs	r5, r5
   1f24a:	f1bc 0f00 	cmp.w	ip, #0
   1f24e:	44aa      	add	sl, r5
   1f250:	44a9      	add	r9, r5
   1f252:	db45      	blt.n	1f2e0 <nemadc_set_layer_no_scale+0x314>
   1f254:	fa1f f38c 	uxth.w	r3, ip
   1f258:	9300      	str	r3, [sp, #0]
   1f25a:	2000      	movs	r0, #0
   1f25c:	e6e9      	b.n	1f032 <nemadc_set_layer_no_scale+0x66>
   1f25e:	0045      	lsls	r5, r0, #1
   1f260:	e7d7      	b.n	1f212 <nemadc_set_layer_no_scale+0x246>
   1f262:	eb00 75d0 	add.w	r5, r0, r0, lsr #31
   1f266:	106d      	asrs	r5, r5, #1
   1f268:	e7d3      	b.n	1f212 <nemadc_set_layer_no_scale+0x246>
   1f26a:	f04f 0c00 	mov.w	ip, #0
   1f26e:	e6e0      	b.n	1f032 <nemadc_set_layer_no_scale+0x66>
   1f270:	4603      	mov	r3, r0
   1f272:	e7e2      	b.n	1f23a <nemadc_set_layer_no_scale+0x26e>
   1f274:	4651      	mov	r1, sl
   1f276:	20dc      	movs	r0, #220	; 0xdc
   1f278:	f7fa f8f0 	bl	1945c <nemadc_reg_write>
   1f27c:	4649      	mov	r1, r9
   1f27e:	20e0      	movs	r0, #224	; 0xe0
   1f280:	f7fa f8ec 	bl	1945c <nemadc_reg_write>
   1f284:	f8bd 1008 	ldrh.w	r1, [sp, #8]
   1f288:	20e4      	movs	r0, #228	; 0xe4
   1f28a:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
   1f28e:	f7fa f8e5 	bl	1945c <nemadc_reg_write>
   1f292:	e71c      	b.n	1f0ce <nemadc_set_layer_no_scale+0x102>
   1f294:	4651      	mov	r1, sl
   1f296:	f44f 70c4 	mov.w	r0, #392	; 0x188
   1f29a:	f7fa f8df 	bl	1945c <nemadc_reg_write>
   1f29e:	4649      	mov	r1, r9
   1f2a0:	f44f 70c6 	mov.w	r0, #396	; 0x18c
   1f2a4:	f7fa f8da 	bl	1945c <nemadc_reg_write>
   1f2a8:	f8bd 1008 	ldrh.w	r1, [sp, #8]
   1f2ac:	f44f 70c8 	mov.w	r0, #400	; 0x190
   1f2b0:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
   1f2b4:	f7fa f8d2 	bl	1945c <nemadc_reg_write>
   1f2b8:	e709      	b.n	1f0ce <nemadc_set_layer_no_scale+0x102>
   1f2ba:	4651      	mov	r1, sl
   1f2bc:	f44f 70ca 	mov.w	r0, #404	; 0x194
   1f2c0:	f7fa f8cc 	bl	1945c <nemadc_reg_write>
   1f2c4:	4649      	mov	r1, r9
   1f2c6:	f44f 70cc 	mov.w	r0, #408	; 0x198
   1f2ca:	f7fa f8c7 	bl	1945c <nemadc_reg_write>
   1f2ce:	f8bd 1008 	ldrh.w	r1, [sp, #8]
   1f2d2:	f44f 70ce 	mov.w	r0, #412	; 0x19c
   1f2d6:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
   1f2da:	f7fa f8bf 	bl	1945c <nemadc_reg_write>
   1f2de:	e6f6      	b.n	1f0ce <nemadc_set_layer_no_scale+0x102>
   1f2e0:	2000      	movs	r0, #0
   1f2e2:	9000      	str	r0, [sp, #0]
   1f2e4:	e733      	b.n	1f14e <nemadc_set_layer_no_scale+0x182>
   1f2e6:	2000      	movs	r0, #0
   1f2e8:	9000      	str	r0, [sp, #0]
   1f2ea:	e699      	b.n	1f020 <nemadc_set_layer_no_scale+0x54>
   1f2ec:	0083      	lsls	r3, r0, #2
   1f2ee:	e7a4      	b.n	1f23a <nemadc_set_layer_no_scale+0x26e>
   1f2f0:	0043      	lsls	r3, r0, #1
   1f2f2:	e7a2      	b.n	1f23a <nemadc_set_layer_no_scale+0x26e>
   1f2f4:	10030a94 	.word	0x10030a94

0001f2f8 <nemadc_set_layer>:
   1f2f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1f2fc:	4bcd      	ldr	r3, [pc, #820]	; (1f634 <nemadc_set_layer+0x33c>)
   1f2fe:	0082      	lsls	r2, r0, #2
   1f300:	f102 040a 	add.w	r4, r2, #10
   1f304:	681d      	ldr	r5, [r3, #0]
   1f306:	ed2d 8b02 	vpush	{d8}
   1f30a:	2201      	movs	r2, #1
   1f30c:	40a2      	lsls	r2, r4
   1f30e:	422a      	tst	r2, r5
   1f310:	b089      	sub	sp, #36	; 0x24
   1f312:	e9d1 8a02 	ldrd	r8, sl, [r1, #8]
   1f316:	e9d1 b307 	ldrd	fp, r3, [r1, #28]
   1f31a:	f000 813f 	beq.w	1f59c <nemadc_set_layer+0x2a4>
   1f31e:	45d8      	cmp	r8, fp
   1f320:	f000 8139 	beq.w	1f596 <nemadc_set_layer+0x29e>
   1f324:	460c      	mov	r4, r1
   1f326:	f891 1025 	ldrb.w	r1, [r1, #37]	; 0x25
   1f32a:	9002      	str	r0, [sp, #8]
   1f32c:	f894 0024 	ldrb.w	r0, [r4, #36]	; 0x24
   1f330:	f8d4 9028 	ldr.w	r9, [r4, #40]	; 0x28
   1f334:	6925      	ldr	r5, [r4, #16]
   1f336:	6b22      	ldr	r2, [r4, #48]	; 0x30
   1f338:	9203      	str	r2, [sp, #12]
   1f33a:	e9d4 670e 	ldrd	r6, r7, [r4, #56]	; 0x38
   1f33e:	0209      	lsls	r1, r1, #8
   1f340:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
   1f344:	ea41 0109 	orr.w	r1, r1, r9
   1f348:	9701      	str	r7, [sp, #4]
   1f34a:	f041 4108 	orr.w	r1, r1, #2281701376	; 0x88000000
   1f34e:	6b67      	ldr	r7, [r4, #52]	; 0x34
   1f350:	9704      	str	r7, [sp, #16]
   1f352:	2d00      	cmp	r5, #0
   1f354:	62e1      	str	r1, [r4, #44]	; 0x2c
   1f356:	db24      	blt.n	1f3a2 <nemadc_set_layer+0xaa>
   1f358:	fa5f f989 	uxtb.w	r9, r9
   1f35c:	f1b9 0f10 	cmp.w	r9, #16
   1f360:	f8d4 c004 	ldr.w	ip, [r4, #4]
   1f364:	d02d      	beq.n	1f3c2 <nemadc_set_layer+0xca>
   1f366:	45d8      	cmp	r8, fp
   1f368:	d03e      	beq.n	1f3e8 <nemadc_set_layer+0xf0>
   1f36a:	f108 31ff 	add.w	r1, r8, #4294967295
   1f36e:	459a      	cmp	sl, r3
   1f370:	ea4f 3281 	mov.w	r2, r1, lsl #14
   1f374:	fb92 f2fb 	sdiv	r2, r2, fp
   1f378:	f000 8125 	beq.w	1f5c6 <nemadc_set_layer+0x2ce>
   1f37c:	f10a 3aff 	add.w	sl, sl, #4294967295
   1f380:	9205      	str	r2, [sp, #20]
   1f382:	ea4f 388a 	mov.w	r8, sl, lsl #14
   1f386:	fb98 f8f3 	sdiv	r8, r8, r3
   1f38a:	ea48 0202 	orr.w	r2, r8, r2
   1f38e:	0c92      	lsrs	r2, r2, #18
   1f390:	0492      	lsls	r2, r2, #18
   1f392:	2a00      	cmp	r2, #0
   1f394:	f000 812c 	beq.w	1f5f0 <nemadc_set_layer+0x2f8>
   1f398:	b009      	add	sp, #36	; 0x24
   1f39a:	ecbd 8b02 	vpop	{d8}
   1f39e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1f3a2:	4648      	mov	r0, r9
   1f3a4:	4641      	mov	r1, r8
   1f3a6:	e9cd 2305 	strd	r2, r3, [sp, #20]
   1f3aa:	f7ff fd5b 	bl	1ee64 <nemadc_stride_size>
   1f3ae:	fa5f f989 	uxtb.w	r9, r9
   1f3b2:	f1b9 0f10 	cmp.w	r9, #16
   1f3b6:	4605      	mov	r5, r0
   1f3b8:	e9dd 2305 	ldrd	r2, r3, [sp, #20]
   1f3bc:	f8d4 c004 	ldr.w	ip, [r4, #4]
   1f3c0:	d1d1      	bne.n	1f366 <nemadc_set_layer+0x6e>
   1f3c2:	2e00      	cmp	r6, #0
   1f3c4:	f2c0 80f1 	blt.w	1f5aa <nemadc_set_layer+0x2b2>
   1f3c8:	9901      	ldr	r1, [sp, #4]
   1f3ca:	2900      	cmp	r1, #0
   1f3cc:	f2c0 80ed 	blt.w	1f5aa <nemadc_set_layer+0x2b2>
   1f3d0:	2a00      	cmp	r2, #0
   1f3d2:	d1c8      	bne.n	1f366 <nemadc_set_layer+0x6e>
   1f3d4:	fb0a f208 	mul.w	r2, sl, r8
   1f3d8:	eb02 010c 	add.w	r1, r2, ip
   1f3dc:	eb01 0292 	add.w	r2, r1, r2, lsr #2
   1f3e0:	45d8      	cmp	r8, fp
   1f3e2:	9103      	str	r1, [sp, #12]
   1f3e4:	9204      	str	r2, [sp, #16]
   1f3e6:	d1c0      	bne.n	1f36a <nemadc_set_layer+0x72>
   1f3e8:	459a      	cmp	sl, r3
   1f3ea:	f000 80e3 	beq.w	1f5b4 <nemadc_set_layer+0x2bc>
   1f3ee:	f10a 3aff 	add.w	sl, sl, #4294967295
   1f3f2:	ea4f 388a 	mov.w	r8, sl, lsl #14
   1f3f6:	fb98 f8f3 	sdiv	r8, r8, r3
   1f3fa:	ea4f 4298 	mov.w	r2, r8, lsr #18
   1f3fe:	0492      	lsls	r2, r2, #18
   1f400:	2a00      	cmp	r2, #0
   1f402:	d1c9      	bne.n	1f398 <nemadc_set_layer+0xa0>
   1f404:	f44f 4280 	mov.w	r2, #16384	; 0x4000
   1f408:	9205      	str	r2, [sp, #20]
   1f40a:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
   1f40e:	ee07 aa90 	vmov	s15, sl
   1f412:	eef8 6ae7 	vcvt.f32.s32	s13, s15
   1f416:	ee07 3a90 	vmov	s15, r3
   1f41a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
   1f41e:	eec6 7a87 	vdiv.f32	s15, s13, s14
   1f422:	e9d4 2105 	ldrd	r2, r1, [r4, #20]
   1f426:	2a00      	cmp	r2, #0
   1f428:	eb03 0e01 	add.w	lr, r3, r1
   1f42c:	f2c0 80eb 	blt.w	1f606 <nemadc_set_layer+0x30e>
   1f430:	4493      	add	fp, r2
   1f432:	ea4f 4a02 	mov.w	sl, r2, lsl #16
   1f436:	2900      	cmp	r1, #0
   1f438:	f2c0 8125 	blt.w	1f686 <nemadc_set_layer+0x38e>
   1f43c:	b28b      	uxth	r3, r1
   1f43e:	ea4a 0a03 	orr.w	sl, sl, r3
   1f442:	487d      	ldr	r0, [pc, #500]	; (1f638 <nemadc_set_layer+0x340>)
   1f444:	ed9f 7a7d 	vldr	s14, [pc, #500]	; 1f63c <nemadc_set_layer+0x344>
   1f448:	e9d0 3000 	ldrd	r3, r0, [r0]
   1f44c:	459b      	cmp	fp, r3
   1f44e:	bfd4      	ite	le
   1f450:	ebc2 020b 	rsble	r2, r2, fp
   1f454:	ebc2 0203 	rsbgt	r2, r2, r3
   1f458:	ee08 2a90 	vmov	s17, r2
   1f45c:	4586      	cmp	lr, r0
   1f45e:	bfd4      	ite	le
   1f460:	ebc1 010e 	rsble	r1, r1, lr
   1f464:	ebc1 0100 	rsbgt	r1, r1, r0
   1f468:	eeb8 6ae8 	vcvt.f32.s32	s12, s17
   1f46c:	ee08 1a10 	vmov	s16, r1
   1f470:	ee26 6a25 	vmul.f32	s12, s12, s11
   1f474:	eef8 6ac8 	vcvt.f32.s32	s13, s16
   1f478:	eef2 5a0e 	vmov.f32	s11, #46	; 0x41700000  15.0
   1f47c:	ee36 6a25 	vadd.f32	s12, s12, s11
   1f480:	ee66 6aa7 	vmul.f32	s13, s13, s15
   1f484:	eebd 6ac6 	vcvt.s32.f32	s12, s12
   1f488:	ee76 6aa5 	vadd.f32	s13, s13, s11
   1f48c:	ee16 3a10 	vmov	r3, s12
   1f490:	eefd 6ae6 	vcvt.s32.f32	s13, s13
   1f494:	f023 0307 	bic.w	r3, r3, #7
   1f498:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
   1f49c:	ee16 2a90 	vmov	r2, s13
   1f4a0:	eef4 7ac7 	vcmpe.f32	s15, s14
   1f4a4:	bfb8      	it	lt
   1f4a6:	f44f 7380 	movlt.w	r3, #256	; 0x100
   1f4aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
   1f4ae:	f022 0b07 	bic.w	fp, r2, #7
   1f4b2:	d919      	bls.n	1f4e8 <nemadc_set_layer+0x1f0>
   1f4b4:	0469      	lsls	r1, r5, #17
   1f4b6:	d417      	bmi.n	1f4e8 <nemadc_set_layer+0x1f0>
   1f4b8:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
   1f4bc:	9f01      	ldr	r7, [sp, #4]
   1f4be:	e001      	b.n	1f4c4 <nemadc_set_layer+0x1cc>
   1f4c0:	046a      	lsls	r2, r5, #17
   1f4c2:	d410      	bmi.n	1f4e6 <nemadc_set_layer+0x1ee>
   1f4c4:	ee67 7aa6 	vmul.f32	s15, s15, s13
   1f4c8:	ea4f 0b6b 	mov.w	fp, fp, asr #1
   1f4cc:	eef4 7ac7 	vcmpe.f32	s15, s14
   1f4d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
   1f4d4:	ea4f 0545 	mov.w	r5, r5, lsl #1
   1f4d8:	ea4f 0646 	mov.w	r6, r6, lsl #1
   1f4dc:	ea4f 0747 	mov.w	r7, r7, lsl #1
   1f4e0:	ea4f 0868 	mov.w	r8, r8, asr #1
   1f4e4:	d8ec      	bhi.n	1f4c0 <nemadc_set_layer+0x1c8>
   1f4e6:	9701      	str	r7, [sp, #4]
   1f4e8:	9f02      	ldr	r7, [sp, #8]
   1f4ea:	9306      	str	r3, [sp, #24]
   1f4ec:	ea4f 1947 	mov.w	r9, r7, lsl #5
   1f4f0:	4661      	mov	r1, ip
   1f4f2:	f109 003c 	add.w	r0, r9, #60	; 0x3c
   1f4f6:	f7f9 ffb1 	bl	1945c <nemadc_reg_write>
   1f4fa:	4651      	mov	r1, sl
   1f4fc:	f109 0034 	add.w	r0, r9, #52	; 0x34
   1f500:	f7f9 ffac 	bl	1945c <nemadc_reg_write>
   1f504:	ee18 3a10 	vmov	r3, s16
   1f508:	b299      	uxth	r1, r3
   1f50a:	ee18 3a90 	vmov	r3, s17
   1f50e:	f109 0038 	add.w	r0, r9, #56	; 0x38
   1f512:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
   1f516:	f7f9 ffa1 	bl	1945c <nemadc_reg_write>
   1f51a:	9b06      	ldr	r3, [sp, #24]
   1f51c:	fa1f f18b 	uxth.w	r1, fp
   1f520:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
   1f524:	f109 0044 	add.w	r0, r9, #68	; 0x44
   1f528:	f7f9 ff98 	bl	1945c <nemadc_reg_write>
   1f52c:	f894 1026 	ldrb.w	r1, [r4, #38]	; 0x26
   1f530:	b2ad      	uxth	r5, r5
   1f532:	ea45 4101 	orr.w	r1, r5, r1, lsl #16
   1f536:	f109 0040 	add.w	r0, r9, #64	; 0x40
   1f53a:	f7f9 ff8f 	bl	1945c <nemadc_reg_write>
   1f53e:	9905      	ldr	r1, [sp, #20]
   1f540:	f109 0048 	add.w	r0, r9, #72	; 0x48
   1f544:	f7f9 ff8a 	bl	1945c <nemadc_reg_write>
   1f548:	4641      	mov	r1, r8
   1f54a:	f109 004c 	add.w	r0, r9, #76	; 0x4c
   1f54e:	f7f9 ff85 	bl	1945c <nemadc_reg_write>
   1f552:	2f00      	cmp	r7, #0
   1f554:	f000 80da 	beq.w	1f70c <nemadc_set_layer+0x414>
   1f558:	9b02      	ldr	r3, [sp, #8]
   1f55a:	2b01      	cmp	r3, #1
   1f55c:	f000 817b 	beq.w	1f856 <nemadc_set_layer+0x55e>
   1f560:	2b02      	cmp	r3, #2
   1f562:	f000 8188 	beq.w	1f876 <nemadc_set_layer+0x57e>
   1f566:	2b03      	cmp	r3, #3
   1f568:	f000 8198 	beq.w	1f89c <nemadc_set_layer+0x5a4>
   1f56c:	f894 1025 	ldrb.w	r1, [r4, #37]	; 0x25
   1f570:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   1f572:	f894 2024 	ldrb.w	r2, [r4, #36]	; 0x24
   1f576:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
   1f57a:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
   1f57e:	f041 4108 	orr.w	r1, r1, #2281701376	; 0x88000000
   1f582:	f109 0030 	add.w	r0, r9, #48	; 0x30
   1f586:	62e1      	str	r1, [r4, #44]	; 0x2c
   1f588:	b009      	add	sp, #36	; 0x24
   1f58a:	ecbd 8b02 	vpop	{d8}
   1f58e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1f592:	f7f9 bf63 	b.w	1945c <nemadc_reg_write>
   1f596:	459a      	cmp	sl, r3
   1f598:	f47f aec4 	bne.w	1f324 <nemadc_set_layer+0x2c>
   1f59c:	b009      	add	sp, #36	; 0x24
   1f59e:	ecbd 8b02 	vpop	{d8}
   1f5a2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1f5a6:	f7ff bd11 	b.w	1efcc <nemadc_set_layer_no_scale>
   1f5aa:	f108 0601 	add.w	r6, r8, #1
   1f5ae:	0876      	lsrs	r6, r6, #1
   1f5b0:	9601      	str	r6, [sp, #4]
   1f5b2:	e70d      	b.n	1f3d0 <nemadc_set_layer+0xd8>
   1f5b4:	f44f 4280 	mov.w	r2, #16384	; 0x4000
   1f5b8:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
   1f5bc:	9205      	str	r2, [sp, #20]
   1f5be:	4690      	mov	r8, r2
   1f5c0:	eef0 7a65 	vmov.f32	s15, s11
   1f5c4:	e72d      	b.n	1f422 <nemadc_set_layer+0x12a>
   1f5c6:	0c90      	lsrs	r0, r2, #18
   1f5c8:	0480      	lsls	r0, r0, #18
   1f5ca:	2800      	cmp	r0, #0
   1f5cc:	f47f aee4 	bne.w	1f398 <nemadc_set_layer+0xa0>
   1f5d0:	ee07 1a90 	vmov	s15, r1
   1f5d4:	ee07 ba10 	vmov	s14, fp
   1f5d8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
   1f5dc:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
   1f5e0:	9205      	str	r2, [sp, #20]
   1f5e2:	eec7 5a87 	vdiv.f32	s11, s15, s14
   1f5e6:	f44f 4880 	mov.w	r8, #16384	; 0x4000
   1f5ea:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
   1f5ee:	e718      	b.n	1f422 <nemadc_set_layer+0x12a>
   1f5f0:	ee07 1a90 	vmov	s15, r1
   1f5f4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
   1f5f8:	ee07 ba90 	vmov	s15, fp
   1f5fc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
   1f600:	eec7 5a27 	vdiv.f32	s11, s14, s15
   1f604:	e703      	b.n	1f40e <nemadc_set_layer+0x116>
   1f606:	ee07 2a10 	vmov	s14, r2
   1f60a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
   1f60e:	f1a9 0008 	sub.w	r0, r9, #8
   1f612:	ee27 7a25 	vmul.f32	s14, s14, s11
   1f616:	eebd 7ac7 	vcvt.s32.f32	s14, s14
   1f61a:	ee17 aa10 	vmov	sl, s14
   1f61e:	280c      	cmp	r0, #12
   1f620:	d810      	bhi.n	1f644 <nemadc_set_layer+0x34c>
   1f622:	e8df f000 	tbb	[pc, r0]
   1f626:	8386      	.short	0x8386
   1f628:	0f0f0f0f 	.word	0x0f0f0f0f
   1f62c:	0f830f0f 	.word	0x0f830f0f
   1f630:	0d0d      	.short	0x0d0d
   1f632:	0d          	.byte	0x0d
   1f633:	00          	.byte	0x00
   1f634:	10030a90 	.word	0x10030a90
   1f638:	10030a94 	.word	0x10030a94
   1f63c:	3fef5c29 	.word	0x3fef5c29
   1f640:	f02a 0a03 	bic.w	sl, sl, #3
   1f644:	ee07 aa10 	vmov	s14, sl
   1f648:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
   1f64c:	eec7 6a25 	vdiv.f32	s13, s14, s11
   1f650:	eebd 7ae6 	vcvt.s32.f32	s14, s13
   1f654:	eeb8 6ac7 	vcvt.f32.s32	s12, s14
   1f658:	ee17 7a10 	vmov	r7, s14
   1f65c:	eef4 6ac6 	vcmpe.f32	s13, s12
   1f660:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
   1f664:	bf4c      	ite	mi
   1f666:	2201      	movmi	r2, #1
   1f668:	2200      	movpl	r2, #0
   1f66a:	1aba      	subs	r2, r7, r2
   1f66c:	4617      	mov	r7, r2
   1f66e:	280c      	cmp	r0, #12
   1f670:	f200 8082 	bhi.w	1f778 <nemadc_set_layer+0x480>
   1f674:	e8df f000 	tbb	[pc, r0]
   1f678:	8080ad74 	.word	0x8080ad74
   1f67c:	80808080 	.word	0x80808080
   1f680:	91aa8080 	.word	0x91aa8080
   1f684:	91          	.byte	0x91
   1f685:	00          	.byte	0x00
   1f686:	ee07 1a10 	vmov	s14, r1
   1f68a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
   1f68e:	f1b9 0f10 	cmp.w	r9, #16
   1f692:	ee27 7a27 	vmul.f32	s14, s14, s15
   1f696:	eebd 7ac7 	vcvt.s32.f32	s14, s14
   1f69a:	f000 80ab 	beq.w	1f7f4 <nemadc_set_layer+0x4fc>
   1f69e:	f1a9 0112 	sub.w	r1, r9, #18
   1f6a2:	d307      	bcc.n	1f6b4 <nemadc_set_layer+0x3bc>
   1f6a4:	2902      	cmp	r1, #2
   1f6a6:	d805      	bhi.n	1f6b4 <nemadc_set_layer+0x3bc>
   1f6a8:	ee17 0a10 	vmov	r0, s14
   1f6ac:	f020 0003 	bic.w	r0, r0, #3
   1f6b0:	ee07 0a10 	vmov	s14, r0
   1f6b4:	eeb8 6ac7 	vcvt.f32.s32	s12, s14
   1f6b8:	ee17 0a10 	vmov	r0, s14
   1f6bc:	eec6 6a27 	vdiv.f32	s13, s12, s15
   1f6c0:	ea00 70e0 	and.w	r0, r0, r0, asr #31
   1f6c4:	fb05 f700 	mul.w	r7, r5, r0
   1f6c8:	9706      	str	r7, [sp, #24]
   1f6ca:	9007      	str	r0, [sp, #28]
   1f6cc:	eebd 7ae6 	vcvt.s32.f32	s14, s13
   1f6d0:	eeb8 6ac7 	vcvt.f32.s32	s12, s14
   1f6d4:	ee17 7a10 	vmov	r7, s14
   1f6d8:	eef4 6ac6 	vcmpe.f32	s13, s12
   1f6dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
   1f6e0:	bf4c      	ite	mi
   1f6e2:	2001      	movmi	r0, #1
   1f6e4:	2000      	movpl	r0, #0
   1f6e6:	1a38      	subs	r0, r7, r0
   1f6e8:	f1b9 0f10 	cmp.w	r9, #16
   1f6ec:	eb03 0e00 	add.w	lr, r3, r0
   1f6f0:	f000 80f6 	beq.w	1f8e0 <nemadc_set_layer+0x5e8>
   1f6f4:	2902      	cmp	r1, #2
   1f6f6:	f200 80e4 	bhi.w	1f8c2 <nemadc_set_layer+0x5ca>
   1f6fa:	9f06      	ldr	r7, [sp, #24]
   1f6fc:	2f00      	cmp	r7, #0
   1f6fe:	463b      	mov	r3, r7
   1f700:	bfb8      	it	lt
   1f702:	3303      	addlt	r3, #3
   1f704:	ebac 0ca3 	sub.w	ip, ip, r3, asr #2
   1f708:	2100      	movs	r1, #0
   1f70a:	e69a      	b.n	1f442 <nemadc_set_layer+0x14a>
   1f70c:	9903      	ldr	r1, [sp, #12]
   1f70e:	20d0      	movs	r0, #208	; 0xd0
   1f710:	f7f9 fea4 	bl	1945c <nemadc_reg_write>
   1f714:	9904      	ldr	r1, [sp, #16]
   1f716:	20d4      	movs	r0, #212	; 0xd4
   1f718:	f7f9 fea0 	bl	1945c <nemadc_reg_write>
   1f71c:	f8bd 1004 	ldrh.w	r1, [sp, #4]
   1f720:	20d8      	movs	r0, #216	; 0xd8
   1f722:	ea41 4106 	orr.w	r1, r1, r6, lsl #16
   1f726:	f7f9 fe99 	bl	1945c <nemadc_reg_write>
   1f72a:	e71f      	b.n	1f56c <nemadc_set_layer+0x274>
   1f72c:	f02a 0a01 	bic.w	sl, sl, #1
   1f730:	e788      	b.n	1f644 <nemadc_set_layer+0x34c>
   1f732:	f02a 0a07 	bic.w	sl, sl, #7
   1f736:	ee07 aa10 	vmov	s14, sl
   1f73a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
   1f73e:	eec7 6a25 	vdiv.f32	s13, s14, s11
   1f742:	eebd 7ae6 	vcvt.s32.f32	s14, s13
   1f746:	eeb8 6ac7 	vcvt.f32.s32	s12, s14
   1f74a:	ee17 2a10 	vmov	r2, s14
   1f74e:	eef4 6ac6 	vcmpe.f32	s13, s12
   1f752:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
   1f756:	bf4c      	ite	mi
   1f758:	2001      	movmi	r0, #1
   1f75a:	2000      	movpl	r0, #0
   1f75c:	1a12      	subs	r2, r2, r0
   1f75e:	4617      	mov	r7, r2
   1f760:	f1ba 0200 	subs.w	r2, sl, #0
   1f764:	bfb8      	it	lt
   1f766:	3207      	addlt	r2, #7
   1f768:	10d2      	asrs	r2, r2, #3
   1f76a:	f04f 0a00 	mov.w	sl, #0
   1f76e:	ebac 0c02 	sub.w	ip, ip, r2
   1f772:	44bb      	add	fp, r7
   1f774:	4652      	mov	r2, sl
   1f776:	e65e      	b.n	1f436 <nemadc_set_layer+0x13e>
   1f778:	f1b9 0f0e 	cmp.w	r9, #14
   1f77c:	d82d      	bhi.n	1f7da <nemadc_set_layer+0x4e2>
   1f77e:	2001      	movs	r0, #1
   1f780:	fa00 f209 	lsl.w	r2, r0, r9
   1f784:	f246 0044 	movw	r0, #24644	; 0x6044
   1f788:	4202      	tst	r2, r0
   1f78a:	f040 80a3 	bne.w	1f8d4 <nemadc_set_layer+0x5dc>
   1f78e:	f012 0f22 	tst.w	r2, #34	; 0x22
   1f792:	f040 80a2 	bne.w	1f8da <nemadc_set_layer+0x5e2>
   1f796:	0510      	lsls	r0, r2, #20
   1f798:	d51f      	bpl.n	1f7da <nemadc_set_layer+0x4e2>
   1f79a:	eb0a 004a 	add.w	r0, sl, sl, lsl #1
   1f79e:	f1b9 0f10 	cmp.w	r9, #16
   1f7a2:	ebac 0c00 	sub.w	ip, ip, r0
   1f7a6:	44bb      	add	fp, r7
   1f7a8:	f040 8090 	bne.w	1f8cc <nemadc_set_layer+0x5d4>
   1f7ac:	eb0a 72da 	add.w	r2, sl, sl, lsr #31
   1f7b0:	9803      	ldr	r0, [sp, #12]
   1f7b2:	1052      	asrs	r2, r2, #1
   1f7b4:	4252      	negs	r2, r2
   1f7b6:	4410      	add	r0, r2
   1f7b8:	9003      	str	r0, [sp, #12]
   1f7ba:	9804      	ldr	r0, [sp, #16]
   1f7bc:	2900      	cmp	r1, #0
   1f7be:	4410      	add	r0, r2
   1f7c0:	9004      	str	r0, [sp, #16]
   1f7c2:	db0c      	blt.n	1f7de <nemadc_set_layer+0x4e6>
   1f7c4:	fa1f fa81 	uxth.w	sl, r1
   1f7c8:	2200      	movs	r2, #0
   1f7ca:	e63a      	b.n	1f442 <nemadc_set_layer+0x14a>
   1f7cc:	ea4f 024a 	mov.w	r2, sl, lsl #1
   1f7d0:	e7cb      	b.n	1f76a <nemadc_set_layer+0x472>
   1f7d2:	eb0a 72da 	add.w	r2, sl, sl, lsr #31
   1f7d6:	1052      	asrs	r2, r2, #1
   1f7d8:	e7c7      	b.n	1f76a <nemadc_set_layer+0x472>
   1f7da:	4650      	mov	r0, sl
   1f7dc:	e7df      	b.n	1f79e <nemadc_set_layer+0x4a6>
   1f7de:	ee07 1a10 	vmov	s14, r1
   1f7e2:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
   1f7e6:	f04f 0a00 	mov.w	sl, #0
   1f7ea:	ee27 7a27 	vmul.f32	s14, s14, s15
   1f7ee:	4652      	mov	r2, sl
   1f7f0:	eebd 7ac7 	vcvt.s32.f32	s14, s14
   1f7f4:	ee17 1a10 	vmov	r1, s14
   1f7f8:	f021 0101 	bic.w	r1, r1, #1
   1f7fc:	ee07 1a10 	vmov	s14, r1
   1f800:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
   1f804:	ea01 71e1 	and.w	r1, r1, r1, asr #31
   1f808:	eec7 6a27 	vdiv.f32	s13, s14, s15
   1f80c:	fb01 cc15 	mls	ip, r1, r5, ip
   1f810:	eebd 7ae6 	vcvt.s32.f32	s14, s13
   1f814:	eeb8 6ac7 	vcvt.f32.s32	s12, s14
   1f818:	ee17 7a10 	vmov	r7, s14
   1f81c:	eef4 6ac6 	vcmpe.f32	s13, s12
   1f820:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
   1f824:	bf4c      	ite	mi
   1f826:	2001      	movmi	r0, #1
   1f828:	2000      	movpl	r0, #0
   1f82a:	1a38      	subs	r0, r7, r0
   1f82c:	eb00 0e03 	add.w	lr, r0, r3
   1f830:	9801      	ldr	r0, [sp, #4]
   1f832:	fb01 f306 	mul.w	r3, r1, r6
   1f836:	fb01 f100 	mul.w	r1, r1, r0
   1f83a:	9803      	ldr	r0, [sp, #12]
   1f83c:	eb03 73d3 	add.w	r3, r3, r3, lsr #31
   1f840:	eba0 0363 	sub.w	r3, r0, r3, asr #1
   1f844:	9303      	str	r3, [sp, #12]
   1f846:	9b04      	ldr	r3, [sp, #16]
   1f848:	eb01 71d1 	add.w	r1, r1, r1, lsr #31
   1f84c:	eba3 0361 	sub.w	r3, r3, r1, asr #1
   1f850:	9304      	str	r3, [sp, #16]
   1f852:	2100      	movs	r1, #0
   1f854:	e5f5      	b.n	1f442 <nemadc_set_layer+0x14a>
   1f856:	9903      	ldr	r1, [sp, #12]
   1f858:	20dc      	movs	r0, #220	; 0xdc
   1f85a:	f7f9 fdff 	bl	1945c <nemadc_reg_write>
   1f85e:	9904      	ldr	r1, [sp, #16]
   1f860:	20e0      	movs	r0, #224	; 0xe0
   1f862:	f7f9 fdfb 	bl	1945c <nemadc_reg_write>
   1f866:	f8bd 1004 	ldrh.w	r1, [sp, #4]
   1f86a:	20e4      	movs	r0, #228	; 0xe4
   1f86c:	ea41 4106 	orr.w	r1, r1, r6, lsl #16
   1f870:	f7f9 fdf4 	bl	1945c <nemadc_reg_write>
   1f874:	e67a      	b.n	1f56c <nemadc_set_layer+0x274>
   1f876:	9903      	ldr	r1, [sp, #12]
   1f878:	f44f 70c4 	mov.w	r0, #392	; 0x188
   1f87c:	f7f9 fdee 	bl	1945c <nemadc_reg_write>
   1f880:	9904      	ldr	r1, [sp, #16]
   1f882:	f44f 70c6 	mov.w	r0, #396	; 0x18c
   1f886:	f7f9 fde9 	bl	1945c <nemadc_reg_write>
   1f88a:	f8bd 1004 	ldrh.w	r1, [sp, #4]
   1f88e:	f44f 70c8 	mov.w	r0, #400	; 0x190
   1f892:	ea41 4106 	orr.w	r1, r1, r6, lsl #16
   1f896:	f7f9 fde1 	bl	1945c <nemadc_reg_write>
   1f89a:	e667      	b.n	1f56c <nemadc_set_layer+0x274>
   1f89c:	9903      	ldr	r1, [sp, #12]
   1f89e:	f44f 70ca 	mov.w	r0, #404	; 0x194
   1f8a2:	f7f9 fddb 	bl	1945c <nemadc_reg_write>
   1f8a6:	9904      	ldr	r1, [sp, #16]
   1f8a8:	f44f 70cc 	mov.w	r0, #408	; 0x198
   1f8ac:	f7f9 fdd6 	bl	1945c <nemadc_reg_write>
   1f8b0:	f8bd 1004 	ldrh.w	r1, [sp, #4]
   1f8b4:	f44f 70ce 	mov.w	r0, #412	; 0x19c
   1f8b8:	ea41 4106 	orr.w	r1, r1, r6, lsl #16
   1f8bc:	f7f9 fdce 	bl	1945c <nemadc_reg_write>
   1f8c0:	e654      	b.n	1f56c <nemadc_set_layer+0x274>
   1f8c2:	9b06      	ldr	r3, [sp, #24]
   1f8c4:	2100      	movs	r1, #0
   1f8c6:	ebac 0c03 	sub.w	ip, ip, r3
   1f8ca:	e5ba      	b.n	1f442 <nemadc_set_layer+0x14a>
   1f8cc:	f04f 0a00 	mov.w	sl, #0
   1f8d0:	4652      	mov	r2, sl
   1f8d2:	e5b0      	b.n	1f436 <nemadc_set_layer+0x13e>
   1f8d4:	ea4f 008a 	mov.w	r0, sl, lsl #2
   1f8d8:	e761      	b.n	1f79e <nemadc_set_layer+0x4a6>
   1f8da:	ea4f 004a 	mov.w	r0, sl, lsl #1
   1f8de:	e75e      	b.n	1f79e <nemadc_set_layer+0x4a6>
   1f8e0:	e9dd 3106 	ldrd	r3, r1, [sp, #24]
   1f8e4:	ebac 0c03 	sub.w	ip, ip, r3
   1f8e8:	e7a2      	b.n	1f830 <nemadc_set_layer+0x538>
   1f8ea:	bf00      	nop

0001f8ec <nemadc_set_layer_addr>:
   1f8ec:	0140      	lsls	r0, r0, #5
   1f8ee:	303c      	adds	r0, #60	; 0x3c
   1f8f0:	f7f9 bdb4 	b.w	1945c <nemadc_reg_write>

0001f8f4 <nemadc_clkdiv>:
   1f8f4:	2a00      	cmp	r2, #0
   1f8f6:	db1f      	blt.n	1f938 <nemadc_clkdiv+0x44>
   1f8f8:	2a3f      	cmp	r2, #63	; 0x3f
   1f8fa:	bfa8      	it	ge
   1f8fc:	223f      	movge	r2, #63	; 0x3f
   1f8fe:	0212      	lsls	r2, r2, #8
   1f900:	2800      	cmp	r0, #0
   1f902:	dd15      	ble.n	1f930 <nemadc_clkdiv+0x3c>
   1f904:	283f      	cmp	r0, #63	; 0x3f
   1f906:	bfa8      	it	ge
   1f908:	203f      	movge	r0, #63	; 0x3f
   1f90a:	2900      	cmp	r1, #0
   1f90c:	db0e      	blt.n	1f92c <nemadc_clkdiv+0x38>
   1f90e:	3901      	subs	r1, #1
   1f910:	291f      	cmp	r1, #31
   1f912:	bfa8      	it	ge
   1f914:	211f      	movge	r1, #31
   1f916:	06c9      	lsls	r1, r1, #27
   1f918:	2b07      	cmp	r3, #7
   1f91a:	bfa8      	it	ge
   1f91c:	2307      	movge	r3, #7
   1f91e:	ea42 6203 	orr.w	r2, r2, r3, lsl #24
   1f922:	4310      	orrs	r0, r2
   1f924:	4301      	orrs	r1, r0
   1f926:	2004      	movs	r0, #4
   1f928:	f7f9 bd98 	b.w	1945c <nemadc_reg_write>
   1f92c:	2100      	movs	r1, #0
   1f92e:	e7f3      	b.n	1f918 <nemadc_clkdiv+0x24>
   1f930:	2900      	cmp	r1, #0
   1f932:	db04      	blt.n	1f93e <nemadc_clkdiv+0x4a>
   1f934:	2000      	movs	r0, #0
   1f936:	e7ea      	b.n	1f90e <nemadc_clkdiv+0x1a>
   1f938:	f44f 6280 	mov.w	r2, #1024	; 0x400
   1f93c:	e7e0      	b.n	1f900 <nemadc_clkdiv+0xc>
   1f93e:	2100      	movs	r1, #0
   1f940:	4608      	mov	r0, r1
   1f942:	e7e9      	b.n	1f918 <nemadc_clkdiv+0x24>

0001f944 <nemadc_clkctrl>:
   1f944:	4601      	mov	r1, r0
   1f946:	202c      	movs	r0, #44	; 0x2c
   1f948:	f7f9 bd88 	b.w	1945c <nemadc_reg_write>

0001f94c <nemadc_MIPI_out>:
   1f94c:	b510      	push	{r4, lr}
   1f94e:	4604      	mov	r4, r0
   1f950:	20fc      	movs	r0, #252	; 0xfc
   1f952:	f7f9 fd75 	bl	19440 <nemadc_reg_read>
   1f956:	0503      	lsls	r3, r0, #20
   1f958:	d4fa      	bmi.n	1f950 <nemadc_MIPI_out+0x4>
   1f95a:	4621      	mov	r1, r4
   1f95c:	20e8      	movs	r0, #232	; 0xe8
   1f95e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   1f962:	f7f9 bd7b 	b.w	1945c <nemadc_reg_write>
   1f966:	bf00      	nop

0001f968 <nemadc_MIPI_CFG_out>:
   1f968:	b510      	push	{r4, lr}
   1f96a:	4604      	mov	r4, r0
   1f96c:	20fc      	movs	r0, #252	; 0xfc
   1f96e:	f7f9 fd67 	bl	19440 <nemadc_reg_read>
   1f972:	0503      	lsls	r3, r0, #20
   1f974:	d4fa      	bmi.n	1f96c <nemadc_MIPI_CFG_out+0x4>
   1f976:	4621      	mov	r1, r4
   1f978:	2028      	movs	r0, #40	; 0x28
   1f97a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   1f97e:	f7f9 bd6d 	b.w	1945c <nemadc_reg_write>
   1f982:	bf00      	nop

0001f984 <tsi_malloc_init_pool>:
   1f984:	b4f0      	push	{r4, r5, r6, r7}
   1f986:	2803      	cmp	r0, #3
   1f988:	9e04      	ldr	r6, [sp, #16]
   1f98a:	d81b      	bhi.n	1f9c4 <tsi_malloc_init_pool+0x40>
   1f98c:	4f0f      	ldr	r7, [pc, #60]	; (1f9cc <tsi_malloc_init_pool+0x48>)
   1f98e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
   1f992:	0084      	lsls	r4, r0, #2
   1f994:	193d      	adds	r5, r7, r4
   1f996:	513a      	str	r2, [r7, r4]
   1f998:	185a      	adds	r2, r3, r1
   1f99a:	60e9      	str	r1, [r5, #12]
   1f99c:	6069      	str	r1, [r5, #4]
   1f99e:	612b      	str	r3, [r5, #16]
   1f9a0:	60aa      	str	r2, [r5, #8]
   1f9a2:	b916      	cbnz	r6, 1f9aa <tsi_malloc_init_pool+0x26>
   1f9a4:	4630      	mov	r0, r6
   1f9a6:	bcf0      	pop	{r4, r5, r6, r7}
   1f9a8:	4770      	bx	lr
   1f9aa:	4d09      	ldr	r5, [pc, #36]	; (1f9d0 <tsi_malloc_init_pool+0x4c>)
   1f9ac:	2200      	movs	r2, #0
   1f9ae:	2010      	movs	r0, #16
   1f9b0:	3b20      	subs	r3, #32
   1f9b2:	e9c1 5001 	strd	r5, r0, [r1, #4]
   1f9b6:	e9c1 5205 	strd	r5, r2, [r1, #20]
   1f9ba:	4610      	mov	r0, r2
   1f9bc:	610b      	str	r3, [r1, #16]
   1f9be:	600a      	str	r2, [r1, #0]
   1f9c0:	bcf0      	pop	{r4, r5, r6, r7}
   1f9c2:	4770      	bx	lr
   1f9c4:	f04f 30ff 	mov.w	r0, #4294967295
   1f9c8:	e7ed      	b.n	1f9a6 <tsi_malloc_init_pool+0x22>
   1f9ca:	bf00      	nop
   1f9cc:	10030ab4 	.word	0x10030ab4
   1f9d0:	000f1fa1 	.word	0x000f1fa1

0001f9d4 <tsi_malloc_pool>:
   1f9d4:	2803      	cmp	r0, #3
   1f9d6:	d834      	bhi.n	1fa42 <tsi_malloc_pool+0x6e>
   1f9d8:	4b1e      	ldr	r3, [pc, #120]	; (1fa54 <tsi_malloc_pool+0x80>)
   1f9da:	eb00 0080 	add.w	r0, r0, r0, lsl #2
   1f9de:	eb03 0080 	add.w	r0, r3, r0, lsl #2
   1f9e2:	b4f0      	push	{r4, r5, r6, r7}
   1f9e4:	68c5      	ldr	r5, [r0, #12]
   1f9e6:	b375      	cbz	r5, 1fa46 <tsi_malloc_pool+0x72>
   1f9e8:	2910      	cmp	r1, #16
   1f9ea:	bfb8      	it	lt
   1f9ec:	2110      	movlt	r1, #16
   1f9ee:	f101 040f 	add.w	r4, r1, #15
   1f9f2:	682a      	ldr	r2, [r5, #0]
   1f9f4:	68a8      	ldr	r0, [r5, #8]
   1f9f6:	f024 040f 	bic.w	r4, r4, #15
   1f9fa:	4294      	cmp	r4, r2
   1f9fc:	dd25      	ble.n	1fa4a <tsi_malloc_pool+0x76>
   1f9fe:	b190      	cbz	r0, 1fa26 <tsi_malloc_pool+0x52>
   1fa00:	4629      	mov	r1, r5
   1fa02:	e001      	b.n	1fa08 <tsi_malloc_pool+0x34>
   1fa04:	461d      	mov	r5, r3
   1fa06:	b170      	cbz	r0, 1fa26 <tsi_malloc_pool+0x52>
   1fa08:	5842      	ldr	r2, [r0, r1]
   1fa0a:	1843      	adds	r3, r0, r1
   1fa0c:	42a2      	cmp	r2, r4
   1fa0e:	6898      	ldr	r0, [r3, #8]
   1fa10:	461e      	mov	r6, r3
   1fa12:	dbf7      	blt.n	1fa04 <tsi_malloc_pool+0x30>
   1fa14:	f104 0710 	add.w	r7, r4, #16
   1fa18:	4297      	cmp	r7, r2
   1fa1a:	db06      	blt.n	1fa2a <tsi_malloc_pool+0x56>
   1fa1c:	60a8      	str	r0, [r5, #8]
   1fa1e:	4a0e      	ldr	r2, [pc, #56]	; (1fa58 <tsi_malloc_pool+0x84>)
   1fa20:	6072      	str	r2, [r6, #4]
   1fa22:	f103 0010 	add.w	r0, r3, #16
   1fa26:	bcf0      	pop	{r4, r5, r6, r7}
   1fa28:	4770      	bx	lr
   1fa2a:	1bd2      	subs	r2, r2, r7
   1fa2c:	50fa      	str	r2, [r7, r3]
   1fa2e:	eb07 0c03 	add.w	ip, r7, r3
   1fa32:	4a0a      	ldr	r2, [pc, #40]	; (1fa5c <tsi_malloc_pool+0x88>)
   1fa34:	ebac 0101 	sub.w	r1, ip, r1
   1fa38:	e9cc 2001 	strd	r2, r0, [ip, #4]
   1fa3c:	60a9      	str	r1, [r5, #8]
   1fa3e:	6034      	str	r4, [r6, #0]
   1fa40:	e7ed      	b.n	1fa1e <tsi_malloc_pool+0x4a>
   1fa42:	2000      	movs	r0, #0
   1fa44:	4770      	bx	lr
   1fa46:	4628      	mov	r0, r5
   1fa48:	e7ed      	b.n	1fa26 <tsi_malloc_pool+0x52>
   1fa4a:	462b      	mov	r3, r5
   1fa4c:	4629      	mov	r1, r5
   1fa4e:	462e      	mov	r6, r5
   1fa50:	e7e0      	b.n	1fa14 <tsi_malloc_pool+0x40>
   1fa52:	bf00      	nop
   1fa54:	10030ab4 	.word	0x10030ab4
   1fa58:	000f1fa2 	.word	0x000f1fa2
   1fa5c:	000f1fa1 	.word	0x000f1fa1

0001fa60 <tsi_free>:
   1fa60:	b1b8      	cbz	r0, 1fa92 <tsi_free+0x32>
   1fa62:	4a32      	ldr	r2, [pc, #200]	; (1fb2c <tsi_free+0xcc>)
   1fa64:	68d3      	ldr	r3, [r2, #12]
   1fa66:	b113      	cbz	r3, 1fa6e <tsi_free+0xe>
   1fa68:	6851      	ldr	r1, [r2, #4]
   1fa6a:	4288      	cmp	r0, r1
   1fa6c:	d212      	bcs.n	1fa94 <tsi_free+0x34>
   1fa6e:	6a13      	ldr	r3, [r2, #32]
   1fa70:	b113      	cbz	r3, 1fa78 <tsi_free+0x18>
   1fa72:	6991      	ldr	r1, [r2, #24]
   1fa74:	4288      	cmp	r0, r1
   1fa76:	d22b      	bcs.n	1fad0 <tsi_free+0x70>
   1fa78:	6b53      	ldr	r3, [r2, #52]	; 0x34
   1fa7a:	b113      	cbz	r3, 1fa82 <tsi_free+0x22>
   1fa7c:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
   1fa7e:	4288      	cmp	r0, r1
   1fa80:	d22a      	bcs.n	1fad8 <tsi_free+0x78>
   1fa82:	6c93      	ldr	r3, [r2, #72]	; 0x48
   1fa84:	b12b      	cbz	r3, 1fa92 <tsi_free+0x32>
   1fa86:	6c11      	ldr	r1, [r2, #64]	; 0x40
   1fa88:	4281      	cmp	r1, r0
   1fa8a:	d802      	bhi.n	1fa92 <tsi_free+0x32>
   1fa8c:	6c52      	ldr	r2, [r2, #68]	; 0x44
   1fa8e:	4282      	cmp	r2, r0
   1fa90:	d803      	bhi.n	1fa9a <tsi_free+0x3a>
   1fa92:	4770      	bx	lr
   1fa94:	6891      	ldr	r1, [r2, #8]
   1fa96:	4288      	cmp	r0, r1
   1fa98:	d2e9      	bcs.n	1fa6e <tsi_free+0xe>
   1fa9a:	b5f0      	push	{r4, r5, r6, r7, lr}
   1fa9c:	f1a0 0510 	sub.w	r5, r0, #16
   1faa0:	4a23      	ldr	r2, [pc, #140]	; (1fb30 <tsi_free+0xd0>)
   1faa2:	6869      	ldr	r1, [r5, #4]
   1faa4:	4291      	cmp	r1, r2
   1faa6:	d13e      	bne.n	1fb26 <tsi_free+0xc6>
   1faa8:	3a01      	subs	r2, #1
   1faaa:	606a      	str	r2, [r5, #4]
   1faac:	689c      	ldr	r4, [r3, #8]
   1faae:	18e2      	adds	r2, r4, r3
   1fab0:	4295      	cmp	r5, r2
   1fab2:	4616      	mov	r6, r2
   1fab4:	d900      	bls.n	1fab8 <tsi_free+0x58>
   1fab6:	b9a4      	cbnz	r4, 1fae2 <tsi_free+0x82>
   1fab8:	f850 7c10 	ldr.w	r7, [r0, #-16]
   1fabc:	4611      	mov	r1, r2
   1fabe:	4438      	add	r0, r7
   1fac0:	eba5 0c03 	sub.w	ip, r5, r3
   1fac4:	461a      	mov	r2, r3
   1fac6:	f8c2 c008 	str.w	ip, [r2, #8]
   1faca:	60ac      	str	r4, [r5, #8]
   1facc:	462a      	mov	r2, r5
   1face:	e022      	b.n	1fb16 <tsi_free+0xb6>
   1fad0:	69d1      	ldr	r1, [r2, #28]
   1fad2:	4281      	cmp	r1, r0
   1fad4:	d9d0      	bls.n	1fa78 <tsi_free+0x18>
   1fad6:	e7e0      	b.n	1fa9a <tsi_free+0x3a>
   1fad8:	6b11      	ldr	r1, [r2, #48]	; 0x30
   1fada:	4288      	cmp	r0, r1
   1fadc:	d2d1      	bcs.n	1fa82 <tsi_free+0x22>
   1fade:	e7dc      	b.n	1fa9a <tsi_free+0x3a>
   1fae0:	18e2      	adds	r2, r4, r3
   1fae2:	6894      	ldr	r4, [r2, #8]
   1fae4:	2c00      	cmp	r4, #0
   1fae6:	d1fb      	bne.n	1fae0 <tsi_free+0x80>
   1fae8:	f850 7c10 	ldr.w	r7, [r0, #-16]
   1faec:	429a      	cmp	r2, r3
   1faee:	461e      	mov	r6, r3
   1faf0:	4619      	mov	r1, r3
   1faf2:	eba5 0c03 	sub.w	ip, r5, r3
   1faf6:	4438      	add	r0, r7
   1faf8:	d0e5      	beq.n	1fac6 <tsi_free+0x66>
   1fafa:	f8d2 e000 	ldr.w	lr, [r2]
   1fafe:	f8c2 c008 	str.w	ip, [r2, #8]
   1fb02:	f102 0310 	add.w	r3, r2, #16
   1fb06:	4473      	add	r3, lr
   1fb08:	429d      	cmp	r5, r3
   1fb0a:	60ac      	str	r4, [r5, #8]
   1fb0c:	d10c      	bne.n	1fb28 <tsi_free+0xc8>
   1fb0e:	3710      	adds	r7, #16
   1fb10:	4477      	add	r7, lr
   1fb12:	6017      	str	r7, [r2, #0]
   1fb14:	6094      	str	r4, [r2, #8]
   1fb16:	42b0      	cmp	r0, r6
   1fb18:	d105      	bne.n	1fb26 <tsi_free+0xc6>
   1fb1a:	680b      	ldr	r3, [r1, #0]
   1fb1c:	6889      	ldr	r1, [r1, #8]
   1fb1e:	6091      	str	r1, [r2, #8]
   1fb20:	3310      	adds	r3, #16
   1fb22:	441f      	add	r7, r3
   1fb24:	6017      	str	r7, [r2, #0]
   1fb26:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1fb28:	462a      	mov	r2, r5
   1fb2a:	e7f4      	b.n	1fb16 <tsi_free+0xb6>
   1fb2c:	10030ab4 	.word	0x10030ab4
   1fb30:	000f1fa2 	.word	0x000f1fa2

0001fb34 <am_hal_rtc_osc_disable>:
   1fb34:	4a03      	ldr	r2, [pc, #12]	; (1fb44 <am_hal_rtc_osc_disable+0x10>)
   1fb36:	6813      	ldr	r3, [r2, #0]
   1fb38:	f043 0310 	orr.w	r3, r3, #16
   1fb3c:	6013      	str	r3, [r2, #0]
   1fb3e:	2000      	movs	r0, #0
   1fb40:	4770      	bx	lr
   1fb42:	bf00      	nop
   1fb44:	40004800 	.word	0x40004800

0001fb48 <am_hal_tpiu_enable>:
   1fb48:	b430      	push	{r4, r5}
   1fb4a:	4b0e      	ldr	r3, [pc, #56]	; (1fb84 <am_hal_tpiu_enable+0x3c>)
   1fb4c:	4a0e      	ldr	r2, [pc, #56]	; (1fb88 <am_hal_tpiu_enable+0x40>)
   1fb4e:	2000      	movs	r0, #0
   1fb50:	2101      	movs	r1, #1
   1fb52:	2517      	movs	r5, #23
   1fb54:	2402      	movs	r4, #2
   1fb56:	f8c3 0304 	str.w	r0, [r3, #772]	; 0x304
   1fb5a:	6059      	str	r1, [r3, #4]
   1fb5c:	611d      	str	r5, [r3, #16]
   1fb5e:	f8c3 40f0 	str.w	r4, [r3, #240]	; 0xf0
   1fb62:	f8c3 0f00 	str.w	r0, [r3, #3840]	; 0xf00
   1fb66:	f8d2 3250 	ldr.w	r3, [r2, #592]	; 0x250
   1fb6a:	f361 0343 	bfi	r3, r1, #1, #3
   1fb6e:	f8c2 3250 	str.w	r3, [r2, #592]	; 0x250
   1fb72:	f8d2 3250 	ldr.w	r3, [r2, #592]	; 0x250
   1fb76:	430b      	orrs	r3, r1
   1fb78:	f8c2 3250 	str.w	r3, [r2, #592]	; 0x250
   1fb7c:	2032      	movs	r0, #50	; 0x32
   1fb7e:	bc30      	pop	{r4, r5}
   1fb80:	f7fc b9ce 	b.w	1bf20 <am_hal_delay_us>
   1fb84:	e0040000 	.word	0xe0040000
   1fb88:	40020000 	.word	0x40020000

0001fb8c <am_hal_uart_initialize>:
   1fb8c:	2803      	cmp	r0, #3
   1fb8e:	b4f0      	push	{r4, r5, r6, r7}
   1fb90:	d902      	bls.n	1fb98 <am_hal_uart_initialize+0xc>
   1fb92:	2005      	movs	r0, #5
   1fb94:	bcf0      	pop	{r4, r5, r6, r7}
   1fb96:	4770      	bx	lr
   1fb98:	b341      	cbz	r1, 1fbec <am_hal_uart_initialize+0x60>
   1fb9a:	680a      	ldr	r2, [r1, #0]
   1fb9c:	4603      	mov	r3, r0
   1fb9e:	b12a      	cbz	r2, 1fbac <am_hal_uart_initialize+0x20>
   1fba0:	6812      	ldr	r2, [r2, #0]
   1fba2:	4813      	ldr	r0, [pc, #76]	; (1fbf0 <am_hal_uart_initialize+0x64>)
   1fba4:	f022 427e 	bic.w	r2, r2, #4261412864	; 0xfe000000
   1fba8:	4282      	cmp	r2, r0
   1fbaa:	d01d      	beq.n	1fbe8 <am_hal_uart_initialize+0x5c>
   1fbac:	4d11      	ldr	r5, [pc, #68]	; (1fbf4 <am_hal_uart_initialize+0x68>)
   1fbae:	4f12      	ldr	r7, [pc, #72]	; (1fbf8 <am_hal_uart_initialize+0x6c>)
   1fbb0:	20ac      	movs	r0, #172	; 0xac
   1fbb2:	fb00 f003 	mul.w	r0, r0, r3
   1fbb6:	182a      	adds	r2, r5, r0
   1fbb8:	2400      	movs	r4, #0
   1fbba:	78d6      	ldrb	r6, [r2, #3]
   1fbbc:	f046 0601 	orr.w	r6, r6, #1
   1fbc0:	70d6      	strb	r6, [r2, #3]
   1fbc2:	582e      	ldr	r6, [r5, r0]
   1fbc4:	f367 0617 	bfi	r6, r7, #0, #24
   1fbc8:	502e      	str	r6, [r5, r0]
   1fbca:	4620      	mov	r0, r4
   1fbcc:	7114      	strb	r4, [r2, #4]
   1fbce:	6294      	str	r4, [r2, #40]	; 0x28
   1fbd0:	f882 402c 	strb.w	r4, [r2, #44]	; 0x2c
   1fbd4:	f882 4050 	strb.w	r4, [r2, #80]	; 0x50
   1fbd8:	f882 4074 	strb.w	r4, [r2, #116]	; 0x74
   1fbdc:	f882 4090 	strb.w	r4, [r2, #144]	; 0x90
   1fbe0:	6253      	str	r3, [r2, #36]	; 0x24
   1fbe2:	600a      	str	r2, [r1, #0]
   1fbe4:	bcf0      	pop	{r4, r5, r6, r7}
   1fbe6:	4770      	bx	lr
   1fbe8:	2007      	movs	r0, #7
   1fbea:	e7d3      	b.n	1fb94 <am_hal_uart_initialize+0x8>
   1fbec:	2006      	movs	r0, #6
   1fbee:	e7d1      	b.n	1fb94 <am_hal_uart_initialize+0x8>
   1fbf0:	01ea9e06 	.word	0x01ea9e06
   1fbf4:	10030c18 	.word	0x10030c18
   1fbf8:	00ea9e06 	.word	0x00ea9e06

0001fbfc <am_hal_uart_power_control>:
   1fbfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1fbfe:	6803      	ldr	r3, [r0, #0]
   1fc00:	4c27      	ldr	r4, [pc, #156]	; (1fca0 <am_hal_uart_power_control+0xa4>)
   1fc02:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
   1fc06:	42a3      	cmp	r3, r4
   1fc08:	d001      	beq.n	1fc0e <am_hal_uart_power_control+0x12>
   1fc0a:	2002      	movs	r0, #2
   1fc0c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1fc0e:	6a45      	ldr	r5, [r0, #36]	; 0x24
   1fc10:	4604      	mov	r4, r0
   1fc12:	f105 0009 	add.w	r0, r5, #9
   1fc16:	4617      	mov	r7, r2
   1fc18:	460e      	mov	r6, r1
   1fc1a:	b2c0      	uxtb	r0, r0
   1fc1c:	b1f9      	cbz	r1, 1fc5e <am_hal_uart_power_control+0x62>
   1fc1e:	2902      	cmp	r1, #2
   1fc20:	d81b      	bhi.n	1fc5a <am_hal_uart_power_control+0x5e>
   1fc22:	f505 2580 	add.w	r5, r5, #262144	; 0x40000
   1fc26:	351c      	adds	r5, #28
   1fc28:	032d      	lsls	r5, r5, #12
   1fc2a:	b17a      	cbz	r2, 1fc4c <am_hal_uart_power_control+0x50>
   1fc2c:	6a2a      	ldr	r2, [r5, #32]
   1fc2e:	60a2      	str	r2, [r4, #8]
   1fc30:	6a6a      	ldr	r2, [r5, #36]	; 0x24
   1fc32:	60e2      	str	r2, [r4, #12]
   1fc34:	6aaa      	ldr	r2, [r5, #40]	; 0x28
   1fc36:	6122      	str	r2, [r4, #16]
   1fc38:	6aea      	ldr	r2, [r5, #44]	; 0x2c
   1fc3a:	6162      	str	r2, [r4, #20]
   1fc3c:	6b2a      	ldr	r2, [r5, #48]	; 0x30
   1fc3e:	61a2      	str	r2, [r4, #24]
   1fc40:	6b6a      	ldr	r2, [r5, #52]	; 0x34
   1fc42:	61e2      	str	r2, [r4, #28]
   1fc44:	6baa      	ldr	r2, [r5, #56]	; 0x38
   1fc46:	6222      	str	r2, [r4, #32]
   1fc48:	2301      	movs	r3, #1
   1fc4a:	7123      	strb	r3, [r4, #4]
   1fc4c:	f04f 33ff 	mov.w	r3, #4294967295
   1fc50:	646b      	str	r3, [r5, #68]	; 0x44
   1fc52:	f7fc fb51 	bl	1c2f8 <am_hal_pwrctrl_periph_disable>
   1fc56:	2000      	movs	r0, #0
   1fc58:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1fc5a:	2006      	movs	r0, #6
   1fc5c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1fc5e:	b11a      	cbz	r2, 1fc68 <am_hal_uart_power_control+0x6c>
   1fc60:	7923      	ldrb	r3, [r4, #4]
   1fc62:	b92b      	cbnz	r3, 1fc70 <am_hal_uart_power_control+0x74>
   1fc64:	2007      	movs	r0, #7
   1fc66:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1fc68:	f7fc fb10 	bl	1c28c <am_hal_pwrctrl_periph_enable>
   1fc6c:	4638      	mov	r0, r7
   1fc6e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1fc70:	f7fc fb0c 	bl	1c28c <am_hal_pwrctrl_periph_enable>
   1fc74:	f505 2380 	add.w	r3, r5, #262144	; 0x40000
   1fc78:	331c      	adds	r3, #28
   1fc7a:	031b      	lsls	r3, r3, #12
   1fc7c:	68a2      	ldr	r2, [r4, #8]
   1fc7e:	621a      	str	r2, [r3, #32]
   1fc80:	68e2      	ldr	r2, [r4, #12]
   1fc82:	625a      	str	r2, [r3, #36]	; 0x24
   1fc84:	6922      	ldr	r2, [r4, #16]
   1fc86:	629a      	str	r2, [r3, #40]	; 0x28
   1fc88:	6962      	ldr	r2, [r4, #20]
   1fc8a:	62da      	str	r2, [r3, #44]	; 0x2c
   1fc8c:	69a2      	ldr	r2, [r4, #24]
   1fc8e:	631a      	str	r2, [r3, #48]	; 0x30
   1fc90:	69e2      	ldr	r2, [r4, #28]
   1fc92:	635a      	str	r2, [r3, #52]	; 0x34
   1fc94:	6a22      	ldr	r2, [r4, #32]
   1fc96:	639a      	str	r2, [r3, #56]	; 0x38
   1fc98:	4630      	mov	r0, r6
   1fc9a:	7126      	strb	r6, [r4, #4]
   1fc9c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1fc9e:	bf00      	nop
   1fca0:	01ea9e06 	.word	0x01ea9e06

0001fca4 <am_hal_uart_buffer_configure>:
   1fca4:	b140      	cbz	r0, 1fcb8 <am_hal_uart_buffer_configure+0x14>
   1fca6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1fca8:	6805      	ldr	r5, [r0, #0]
   1fcaa:	4c2b      	ldr	r4, [pc, #172]	; (1fd58 <am_hal_uart_buffer_configure+0xb4>)
   1fcac:	f025 457e 	bic.w	r5, r5, #4261412864	; 0xfe000000
   1fcb0:	42a5      	cmp	r5, r4
   1fcb2:	d003      	beq.n	1fcbc <am_hal_uart_buffer_configure+0x18>
   1fcb4:	2002      	movs	r0, #2
   1fcb6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1fcb8:	2002      	movs	r0, #2
   1fcba:	4770      	bx	lr
   1fcbc:	461f      	mov	r7, r3
   1fcbe:	4604      	mov	r4, r0
   1fcc0:	4613      	mov	r3, r2
   1fcc2:	b101      	cbz	r1, 1fcc6 <am_hal_uart_buffer_configure+0x22>
   1fcc4:	bb82      	cbnz	r2, 1fd28 <am_hal_uart_buffer_configure+0x84>
   1fcc6:	6a63      	ldr	r3, [r4, #36]	; 0x24
   1fcc8:	f503 2380 	add.w	r3, r3, #262144	; 0x40000
   1fccc:	331c      	adds	r3, #28
   1fcce:	031b      	lsls	r3, r3, #12
   1fcd0:	2200      	movs	r2, #0
   1fcd2:	f884 2074 	strb.w	r2, [r4, #116]	; 0x74
   1fcd6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
   1fcd8:	f022 0220 	bic.w	r2, r2, #32
   1fcdc:	639a      	str	r2, [r3, #56]	; 0x38
   1fcde:	b10f      	cbz	r7, 1fce4 <am_hal_uart_buffer_configure+0x40>
   1fce0:	9a06      	ldr	r2, [sp, #24]
   1fce2:	b93a      	cbnz	r2, 1fcf4 <am_hal_uart_buffer_configure+0x50>
   1fce4:	2000      	movs	r0, #0
   1fce6:	f884 0090 	strb.w	r0, [r4, #144]	; 0x90
   1fcea:	6b9a      	ldr	r2, [r3, #56]	; 0x38
   1fcec:	f022 0250 	bic.w	r2, r2, #80	; 0x50
   1fcf0:	639a      	str	r2, [r3, #56]	; 0x38
   1fcf2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1fcf4:	4613      	mov	r3, r2
   1fcf6:	2201      	movs	r2, #1
   1fcf8:	f884 2090 	strb.w	r2, [r4, #144]	; 0x90
   1fcfc:	4639      	mov	r1, r7
   1fcfe:	f104 0094 	add.w	r0, r4, #148	; 0x94
   1fd02:	f000 fbc1 	bl	20488 <am_hal_queue_init>
   1fd06:	6823      	ldr	r3, [r4, #0]
   1fd08:	4a13      	ldr	r2, [pc, #76]	; (1fd58 <am_hal_uart_buffer_configure+0xb4>)
   1fd0a:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
   1fd0e:	4293      	cmp	r3, r2
   1fd10:	d1d0      	bne.n	1fcb4 <am_hal_uart_buffer_configure+0x10>
   1fd12:	6a63      	ldr	r3, [r4, #36]	; 0x24
   1fd14:	f503 2380 	add.w	r3, r3, #262144	; 0x40000
   1fd18:	331c      	adds	r3, #28
   1fd1a:	031b      	lsls	r3, r3, #12
   1fd1c:	2000      	movs	r0, #0
   1fd1e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
   1fd20:	f042 0250 	orr.w	r2, r2, #80	; 0x50
   1fd24:	639a      	str	r2, [r3, #56]	; 0x38
   1fd26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1fd28:	2001      	movs	r0, #1
   1fd2a:	f884 0074 	strb.w	r0, [r4, #116]	; 0x74
   1fd2e:	4602      	mov	r2, r0
   1fd30:	f104 0078 	add.w	r0, r4, #120	; 0x78
   1fd34:	f000 fba8 	bl	20488 <am_hal_queue_init>
   1fd38:	6823      	ldr	r3, [r4, #0]
   1fd3a:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
   1fd3e:	42ab      	cmp	r3, r5
   1fd40:	d1b8      	bne.n	1fcb4 <am_hal_uart_buffer_configure+0x10>
   1fd42:	6a63      	ldr	r3, [r4, #36]	; 0x24
   1fd44:	f503 2380 	add.w	r3, r3, #262144	; 0x40000
   1fd48:	331c      	adds	r3, #28
   1fd4a:	031b      	lsls	r3, r3, #12
   1fd4c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
   1fd4e:	f042 0220 	orr.w	r2, r2, #32
   1fd52:	639a      	str	r2, [r3, #56]	; 0x38
   1fd54:	e7c3      	b.n	1fcde <am_hal_uart_buffer_configure+0x3a>
   1fd56:	bf00      	nop
   1fd58:	01ea9e06 	.word	0x01ea9e06

0001fd5c <am_hal_uart_configure>:
   1fd5c:	6803      	ldr	r3, [r0, #0]
   1fd5e:	4a4e      	ldr	r2, [pc, #312]	; (1fe98 <am_hal_uart_configure+0x13c>)
   1fd60:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
   1fd64:	4293      	cmp	r3, r2
   1fd66:	d001      	beq.n	1fd6c <am_hal_uart_configure+0x10>
   1fd68:	2002      	movs	r0, #2
   1fd6a:	4770      	bx	lr
   1fd6c:	6a43      	ldr	r3, [r0, #36]	; 0x24
   1fd6e:	b470      	push	{r4, r5, r6}
   1fd70:	f503 2380 	add.w	r3, r3, #262144	; 0x40000
   1fd74:	331c      	adds	r3, #28
   1fd76:	031b      	lsls	r3, r3, #12
   1fd78:	2200      	movs	r2, #0
   1fd7a:	631a      	str	r2, [r3, #48]	; 0x30
   1fd7c:	6b1c      	ldr	r4, [r3, #48]	; 0x30
   1fd7e:	f044 0408 	orr.w	r4, r4, #8
   1fd82:	631c      	str	r4, [r3, #48]	; 0x30
   1fd84:	6b1c      	ldr	r4, [r3, #48]	; 0x30
   1fd86:	2501      	movs	r5, #1
   1fd88:	f365 1406 	bfi	r4, r5, #4, #3
   1fd8c:	631c      	str	r4, [r3, #48]	; 0x30
   1fd8e:	6b1c      	ldr	r4, [r3, #48]	; 0x30
   1fd90:	f362 0400 	bfi	r4, r2, #0, #1
   1fd94:	631c      	str	r4, [r3, #48]	; 0x30
   1fd96:	6b1c      	ldr	r4, [r3, #48]	; 0x30
   1fd98:	f362 2449 	bfi	r4, r2, #9, #1
   1fd9c:	631c      	str	r4, [r3, #48]	; 0x30
   1fd9e:	6b1c      	ldr	r4, [r3, #48]	; 0x30
   1fda0:	f362 2408 	bfi	r4, r2, #8, #1
   1fda4:	631c      	str	r4, [r3, #48]	; 0x30
   1fda6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   1fda8:	f3c2 1202 	ubfx	r2, r2, #4, #3
   1fdac:	3a01      	subs	r2, #1
   1fdae:	2a03      	cmp	r2, #3
   1fdb0:	d86e      	bhi.n	1fe90 <am_hal_uart_configure+0x134>
   1fdb2:	e8df f002 	tbb	[pc, r2]
   1fdb6:	0211      	.short	0x0211
   1fdb8:	1417      	.short	0x1417
   1fdba:	4c38      	ldr	r4, [pc, #224]	; (1fe9c <am_hal_uart_configure+0x140>)
   1fdbc:	4d38      	ldr	r5, [pc, #224]	; (1fea0 <am_hal_uart_configure+0x144>)
   1fdbe:	680a      	ldr	r2, [r1, #0]
   1fdc0:	0112      	lsls	r2, r2, #4
   1fdc2:	fbb4 f4f2 	udiv	r4, r4, r2
   1fdc6:	fbb5 f2f2 	udiv	r2, r5, r2
   1fdca:	eba4 1482 	sub.w	r4, r4, r2, lsl #6
   1fdce:	b962      	cbnz	r2, 1fdea <am_hal_uart_configure+0x8e>
   1fdd0:	6282      	str	r2, [r0, #40]	; 0x28
   1fdd2:	4834      	ldr	r0, [pc, #208]	; (1fea4 <am_hal_uart_configure+0x148>)
   1fdd4:	bc70      	pop	{r4, r5, r6}
   1fdd6:	4770      	bx	lr
   1fdd8:	4c33      	ldr	r4, [pc, #204]	; (1fea8 <am_hal_uart_configure+0x14c>)
   1fdda:	4d34      	ldr	r5, [pc, #208]	; (1feac <am_hal_uart_configure+0x150>)
   1fddc:	e7ef      	b.n	1fdbe <am_hal_uart_configure+0x62>
   1fdde:	4c34      	ldr	r4, [pc, #208]	; (1feb0 <am_hal_uart_configure+0x154>)
   1fde0:	4d34      	ldr	r5, [pc, #208]	; (1feb4 <am_hal_uart_configure+0x158>)
   1fde2:	e7ec      	b.n	1fdbe <am_hal_uart_configure+0x62>
   1fde4:	4c34      	ldr	r4, [pc, #208]	; (1feb8 <am_hal_uart_configure+0x15c>)
   1fde6:	4d35      	ldr	r5, [pc, #212]	; (1febc <am_hal_uart_configure+0x160>)
   1fde8:	e7e9      	b.n	1fdbe <am_hal_uart_configure+0x62>
   1fdea:	08a6      	lsrs	r6, r4, #2
   1fdec:	625a      	str	r2, [r3, #36]	; 0x24
   1fdee:	629c      	str	r4, [r3, #40]	; 0x28
   1fdf0:	eb06 1202 	add.w	r2, r6, r2, lsl #4
   1fdf4:	fbb5 f5f2 	udiv	r5, r5, r2
   1fdf8:	6285      	str	r5, [r0, #40]	; 0x28
   1fdfa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   1fdfc:	f36f 328e 	bfc	r2, #14, #1
   1fe00:	631a      	str	r2, [r3, #48]	; 0x30
   1fe02:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   1fe04:	f36f 32cf 	bfc	r2, #15, #1
   1fe08:	631a      	str	r2, [r3, #48]	; 0x30
   1fe0a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   1fe0c:	8908      	ldrh	r0, [r1, #8]
   1fe0e:	4302      	orrs	r2, r0
   1fe10:	631a      	str	r2, [r3, #48]	; 0x30
   1fe12:	794a      	ldrb	r2, [r1, #5]
   1fe14:	2a00      	cmp	r2, #0
   1fe16:	d039      	beq.n	1fe8c <am_hal_uart_configure+0x130>
   1fe18:	2a01      	cmp	r2, #1
   1fe1a:	bf18      	it	ne
   1fe1c:	2200      	movne	r2, #0
   1fe1e:	4614      	mov	r4, r2
   1fe20:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
   1fe22:	f36f 0000 	bfc	r0, #0, #1
   1fe26:	62d8      	str	r0, [r3, #44]	; 0x2c
   1fe28:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
   1fe2a:	f364 0041 	bfi	r0, r4, #1, #1
   1fe2e:	62d8      	str	r0, [r3, #44]	; 0x2c
   1fe30:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
   1fe32:	f362 0082 	bfi	r0, r2, #2, #1
   1fe36:	62d8      	str	r0, [r3, #44]	; 0x2c
   1fe38:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   1fe3a:	7988      	ldrb	r0, [r1, #6]
   1fe3c:	f360 02c3 	bfi	r2, r0, #3, #1
   1fe40:	62da      	str	r2, [r3, #44]	; 0x2c
   1fe42:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   1fe44:	f042 0210 	orr.w	r2, r2, #16
   1fe48:	62da      	str	r2, [r3, #44]	; 0x2c
   1fe4a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   1fe4c:	7908      	ldrb	r0, [r1, #4]
   1fe4e:	f360 1246 	bfi	r2, r0, #5, #2
   1fe52:	62da      	str	r2, [r3, #44]	; 0x2c
   1fe54:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   1fe56:	f36f 12c7 	bfc	r2, #7, #1
   1fe5a:	62da      	str	r2, [r3, #44]	; 0x2c
   1fe5c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
   1fe5e:	7a88      	ldrb	r0, [r1, #10]
   1fe60:	f360 0202 	bfi	r2, r0, #0, #3
   1fe64:	635a      	str	r2, [r3, #52]	; 0x34
   1fe66:	6b5a      	ldr	r2, [r3, #52]	; 0x34
   1fe68:	7ac9      	ldrb	r1, [r1, #11]
   1fe6a:	f361 02c5 	bfi	r2, r1, #3, #3
   1fe6e:	635a      	str	r2, [r3, #52]	; 0x34
   1fe70:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   1fe72:	f042 0201 	orr.w	r2, r2, #1
   1fe76:	631a      	str	r2, [r3, #48]	; 0x30
   1fe78:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   1fe7a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
   1fe7e:	631a      	str	r2, [r3, #48]	; 0x30
   1fe80:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   1fe82:	f442 7280 	orr.w	r2, r2, #256	; 0x100
   1fe86:	631a      	str	r2, [r3, #48]	; 0x30
   1fe88:	2000      	movs	r0, #0
   1fe8a:	e7a3      	b.n	1fdd4 <am_hal_uart_configure+0x78>
   1fe8c:	2401      	movs	r4, #1
   1fe8e:	e7c7      	b.n	1fe20 <am_hal_uart_configure+0xc4>
   1fe90:	2300      	movs	r3, #0
   1fe92:	6283      	str	r3, [r0, #40]	; 0x28
   1fe94:	480a      	ldr	r0, [pc, #40]	; (1fec0 <am_hal_uart_configure+0x164>)
   1fe96:	e79d      	b.n	1fdd4 <am_hal_uart_configure+0x78>
   1fe98:	01ea9e06 	.word	0x01ea9e06
   1fe9c:	2dc6c000 	.word	0x2dc6c000
   1fea0:	00b71b00 	.word	0x00b71b00
   1fea4:	08000003 	.word	0x08000003
   1fea8:	5b8d8000 	.word	0x5b8d8000
   1feac:	016e3600 	.word	0x016e3600
   1feb0:	0b71b000 	.word	0x0b71b000
   1feb4:	002dc6c0 	.word	0x002dc6c0
   1feb8:	16e36000 	.word	0x16e36000
   1febc:	005b8d80 	.word	0x005b8d80
   1fec0:	08000002 	.word	0x08000002

0001fec4 <am_hal_uart_transfer>:
   1fec4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1fec8:	780b      	ldrb	r3, [r1, #0]
   1feca:	b08f      	sub	sp, #60	; 0x3c
   1fecc:	460d      	mov	r5, r1
   1fece:	4604      	mov	r4, r0
   1fed0:	2b03      	cmp	r3, #3
   1fed2:	f200 8201 	bhi.w	202d8 <am_hal_uart_transfer+0x414>
   1fed6:	e8df f003 	tbb	[pc, r3]
   1feda:	673c      	.short	0x673c
   1fedc:	020e      	.short	0x020e
   1fede:	b130      	cbz	r0, 1feee <am_hal_uart_transfer+0x2a>
   1fee0:	6803      	ldr	r3, [r0, #0]
   1fee2:	4aad      	ldr	r2, [pc, #692]	; (20198 <am_hal_uart_transfer+0x2d4>)
   1fee4:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
   1fee8:	4293      	cmp	r3, r2
   1feea:	f000 8087 	beq.w	1fffc <am_hal_uart_transfer+0x138>
   1feee:	2002      	movs	r0, #2
   1fef0:	b00f      	add	sp, #60	; 0x3c
   1fef2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1fef6:	2800      	cmp	r0, #0
   1fef8:	d0f9      	beq.n	1feee <am_hal_uart_transfer+0x2a>
   1fefa:	6803      	ldr	r3, [r0, #0]
   1fefc:	4aa6      	ldr	r2, [pc, #664]	; (20198 <am_hal_uart_transfer+0x2d4>)
   1fefe:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
   1ff02:	4293      	cmp	r3, r2
   1ff04:	d1f3      	bne.n	1feee <am_hal_uart_transfer+0x2a>
   1ff06:	68ce      	ldr	r6, [r1, #12]
   1ff08:	688f      	ldr	r7, [r1, #8]
   1ff0a:	6849      	ldr	r1, [r1, #4]
   1ff0c:	b10e      	cbz	r6, 1ff12 <am_hal_uart_transfer+0x4e>
   1ff0e:	2300      	movs	r3, #0
   1ff10:	6033      	str	r3, [r6, #0]
   1ff12:	2f00      	cmp	r7, #0
   1ff14:	d044      	beq.n	1ffa0 <am_hal_uart_transfer+0xdc>
   1ff16:	f894 0074 	ldrb.w	r0, [r4, #116]	; 0x74
   1ff1a:	2800      	cmp	r0, #0
   1ff1c:	f040 8165 	bne.w	201ea <am_hal_uart_transfer+0x326>
   1ff20:	6a62      	ldr	r2, [r4, #36]	; 0x24
   1ff22:	f502 2280 	add.w	r2, r2, #262144	; 0x40000
   1ff26:	321c      	adds	r2, #28
   1ff28:	0312      	lsls	r2, r2, #12
   1ff2a:	3901      	subs	r1, #1
   1ff2c:	6993      	ldr	r3, [r2, #24]
   1ff2e:	f3c3 1340 	ubfx	r3, r3, #5, #1
   1ff32:	b123      	cbz	r3, 1ff3e <am_hal_uart_transfer+0x7a>
   1ff34:	e1d9      	b.n	202ea <am_hal_uart_transfer+0x426>
   1ff36:	6990      	ldr	r0, [r2, #24]
   1ff38:	0680      	lsls	r0, r0, #26
   1ff3a:	f100 81ae 	bmi.w	2029a <am_hal_uart_transfer+0x3d6>
   1ff3e:	3301      	adds	r3, #1
   1ff40:	f811 0f01 	ldrb.w	r0, [r1, #1]!
   1ff44:	6010      	str	r0, [r2, #0]
   1ff46:	429f      	cmp	r7, r3
   1ff48:	d1f5      	bne.n	1ff36 <am_hal_uart_transfer+0x72>
   1ff4a:	b34e      	cbz	r6, 1ffa0 <am_hal_uart_transfer+0xdc>
   1ff4c:	6037      	str	r7, [r6, #0]
   1ff4e:	2000      	movs	r0, #0
   1ff50:	e7ce      	b.n	1fef0 <am_hal_uart_transfer+0x2c>
   1ff52:	688e      	ldr	r6, [r1, #8]
   1ff54:	f8d1 9010 	ldr.w	r9, [r1, #16]
   1ff58:	2e00      	cmp	r6, #0
   1ff5a:	f000 8082 	beq.w	20062 <am_hal_uart_transfer+0x19e>
   1ff5e:	f1b9 0f00 	cmp.w	r9, #0
   1ff62:	f000 8140 	beq.w	201e6 <am_hal_uart_transfer+0x322>
   1ff66:	f04f 0800 	mov.w	r8, #0
   1ff6a:	4647      	mov	r7, r8
   1ff6c:	6869      	ldr	r1, [r5, #4]
   1ff6e:	6a62      	ldr	r2, [r4, #36]	; 0x24
   1ff70:	b19e      	cbz	r6, 1ff9a <am_hal_uart_transfer+0xd6>
   1ff72:	f502 2280 	add.w	r2, r2, #262144	; 0x40000
   1ff76:	321c      	adds	r2, #28
   1ff78:	0312      	lsls	r2, r2, #12
   1ff7a:	4439      	add	r1, r7
   1ff7c:	6993      	ldr	r3, [r2, #24]
   1ff7e:	f3c3 1340 	ubfx	r3, r3, #5, #1
   1ff82:	b11b      	cbz	r3, 1ff8c <am_hal_uart_transfer+0xc8>
   1ff84:	e02c      	b.n	1ffe0 <am_hal_uart_transfer+0x11c>
   1ff86:	6990      	ldr	r0, [r2, #24]
   1ff88:	0680      	lsls	r0, r0, #26
   1ff8a:	d426      	bmi.n	1ffda <am_hal_uart_transfer+0x116>
   1ff8c:	3301      	adds	r3, #1
   1ff8e:	f811 0b01 	ldrb.w	r0, [r1], #1
   1ff92:	6010      	str	r0, [r2, #0]
   1ff94:	42b3      	cmp	r3, r6
   1ff96:	d1f6      	bne.n	1ff86 <am_hal_uart_transfer+0xc2>
   1ff98:	441f      	add	r7, r3
   1ff9a:	68eb      	ldr	r3, [r5, #12]
   1ff9c:	b103      	cbz	r3, 1ffa0 <am_hal_uart_transfer+0xdc>
   1ff9e:	601f      	str	r7, [r3, #0]
   1ffa0:	2000      	movs	r0, #0
   1ffa2:	b00f      	add	sp, #60	; 0x3c
   1ffa4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ffa8:	688b      	ldr	r3, [r1, #8]
   1ffaa:	690e      	ldr	r6, [r1, #16]
   1ffac:	f8d1 900c 	ldr.w	r9, [r1, #12]
   1ffb0:	2b00      	cmp	r3, #0
   1ffb2:	d058      	beq.n	20066 <am_hal_uart_transfer+0x1a2>
   1ffb4:	2e00      	cmp	r6, #0
   1ffb6:	f000 8172 	beq.w	2029e <am_hal_uart_transfer+0x3da>
   1ffba:	b1e0      	cbz	r0, 1fff6 <am_hal_uart_transfer+0x132>
   1ffbc:	6802      	ldr	r2, [r0, #0]
   1ffbe:	4976      	ldr	r1, [pc, #472]	; (20198 <am_hal_uart_transfer+0x2d4>)
   1ffc0:	f022 427e 	bic.w	r2, r2, #4261412864	; 0xfe000000
   1ffc4:	428a      	cmp	r2, r1
   1ffc6:	d058      	beq.n	2007a <am_hal_uart_transfer+0x1b6>
   1ffc8:	f04f 0800 	mov.w	r8, #0
   1ffcc:	2002      	movs	r0, #2
   1ffce:	f8d9 3000 	ldr.w	r3, [r9]
   1ffd2:	4443      	add	r3, r8
   1ffd4:	f8c9 3000 	str.w	r3, [r9]
   1ffd8:	e78a      	b.n	1fef0 <am_hal_uart_transfer+0x2c>
   1ffda:	1af6      	subs	r6, r6, r3
   1ffdc:	441f      	add	r7, r3
   1ffde:	d0dc      	beq.n	1ff9a <am_hal_uart_transfer+0xd6>
   1ffe0:	2001      	movs	r0, #1
   1ffe2:	f7fb ff9d 	bl	1bf20 <am_hal_delay_us>
   1ffe6:	f1b9 3fff 	cmp.w	r9, #4294967295
   1ffea:	d001      	beq.n	1fff0 <am_hal_uart_transfer+0x12c>
   1ffec:	f108 0801 	add.w	r8, r8, #1
   1fff0:	45c1      	cmp	r9, r8
   1fff2:	d8bb      	bhi.n	1ff6c <am_hal_uart_transfer+0xa8>
   1fff4:	e7d1      	b.n	1ff9a <am_hal_uart_transfer+0xd6>
   1fff6:	4680      	mov	r8, r0
   1fff8:	2002      	movs	r0, #2
   1fffa:	e7e8      	b.n	1ffce <am_hal_uart_transfer+0x10a>
   1fffc:	68ce      	ldr	r6, [r1, #12]
   1fffe:	688f      	ldr	r7, [r1, #8]
   20000:	684d      	ldr	r5, [r1, #4]
   20002:	b10e      	cbz	r6, 20008 <am_hal_uart_transfer+0x144>
   20004:	2300      	movs	r3, #0
   20006:	6033      	str	r3, [r6, #0]
   20008:	2f00      	cmp	r7, #0
   2000a:	d0c9      	beq.n	1ffa0 <am_hal_uart_transfer+0xdc>
   2000c:	f894 2090 	ldrb.w	r2, [r4, #144]	; 0x90
   20010:	2a00      	cmp	r2, #0
   20012:	f040 811d 	bne.w	20250 <am_hal_uart_transfer+0x38c>
   20016:	6a63      	ldr	r3, [r4, #36]	; 0x24
   20018:	f503 2380 	add.w	r3, r3, #262144	; 0x40000
   2001c:	331c      	adds	r3, #28
   2001e:	031b      	lsls	r3, r3, #12
   20020:	6999      	ldr	r1, [r3, #24]
   20022:	f3c1 1100 	ubfx	r1, r1, #4, #1
   20026:	2900      	cmp	r1, #0
   20028:	f040 8158 	bne.w	202dc <am_hal_uart_transfer+0x418>
   2002c:	681a      	ldr	r2, [r3, #0]
   2002e:	f412 6470 	ands.w	r4, r2, #3840	; 0xf00
   20032:	bf08      	it	eq
   20034:	f105 35ff 	addeq.w	r5, r5, #4294967295
   20038:	d008      	beq.n	2004c <am_hal_uart_transfer+0x188>
   2003a:	e152      	b.n	202e2 <am_hal_uart_transfer+0x41e>
   2003c:	699a      	ldr	r2, [r3, #24]
   2003e:	06d2      	lsls	r2, r2, #27
   20040:	d409      	bmi.n	20056 <am_hal_uart_transfer+0x192>
   20042:	681a      	ldr	r2, [r3, #0]
   20044:	f412 6f70 	tst.w	r2, #3840	; 0xf00
   20048:	f040 812e 	bne.w	202a8 <am_hal_uart_transfer+0x3e4>
   2004c:	3401      	adds	r4, #1
   2004e:	42a7      	cmp	r7, r4
   20050:	f805 2f01 	strb.w	r2, [r5, #1]!
   20054:	d1f2      	bne.n	2003c <am_hal_uart_transfer+0x178>
   20056:	2000      	movs	r0, #0
   20058:	2e00      	cmp	r6, #0
   2005a:	f43f af49 	beq.w	1fef0 <am_hal_uart_transfer+0x2c>
   2005e:	6034      	str	r4, [r6, #0]
   20060:	e746      	b.n	1fef0 <am_hal_uart_transfer+0x2c>
   20062:	4637      	mov	r7, r6
   20064:	e799      	b.n	1ff9a <am_hal_uart_transfer+0xd6>
   20066:	4698      	mov	r8, r3
   20068:	f1b9 0f00 	cmp.w	r9, #0
   2006c:	d098      	beq.n	1ffa0 <am_hal_uart_transfer+0xdc>
   2006e:	2000      	movs	r0, #0
   20070:	f8c9 8000 	str.w	r8, [r9]
   20074:	b00f      	add	sp, #60	; 0x3c
   20076:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2007a:	6869      	ldr	r1, [r5, #4]
   2007c:	f8cd 9000 	str.w	r9, [sp]
   20080:	4648      	mov	r0, r9
   20082:	2700      	movs	r7, #0
   20084:	4693      	mov	fp, r2
   20086:	4622      	mov	r2, r4
   20088:	9501      	str	r5, [sp, #4]
   2008a:	461c      	mov	r4, r3
   2008c:	461d      	mov	r5, r3
   2008e:	46b9      	mov	r9, r7
   20090:	460b      	mov	r3, r1
   20092:	4692      	mov	sl, r2
   20094:	4680      	mov	r8, r0
   20096:	9a00      	ldr	r2, [sp, #0]
   20098:	b10a      	cbz	r2, 2009e <am_hal_uart_transfer+0x1da>
   2009a:	2100      	movs	r1, #0
   2009c:	6011      	str	r1, [r2, #0]
   2009e:	b35d      	cbz	r5, 200f8 <am_hal_uart_transfer+0x234>
   200a0:	f89a 0090 	ldrb.w	r0, [sl, #144]	; 0x90
   200a4:	2800      	cmp	r0, #0
   200a6:	d149      	bne.n	2013c <am_hal_uart_transfer+0x278>
   200a8:	f8da 2024 	ldr.w	r2, [sl, #36]	; 0x24
   200ac:	f502 2e80 	add.w	lr, r2, #262144	; 0x40000
   200b0:	f10e 0e1c 	add.w	lr, lr, #28
   200b4:	ea4f 3e0e 	mov.w	lr, lr, lsl #12
   200b8:	f8de 1018 	ldr.w	r1, [lr, #24]
   200bc:	f3c1 1100 	ubfx	r1, r1, #4, #1
   200c0:	2900      	cmp	r1, #0
   200c2:	f040 8107 	bne.w	202d4 <am_hal_uart_transfer+0x410>
   200c6:	f8de 0000 	ldr.w	r0, [lr]
   200ca:	f410 6270 	ands.w	r2, r0, #3840	; 0xf00
   200ce:	f040 80fc 	bne.w	202ca <am_hal_uart_transfer+0x406>
   200d2:	1e59      	subs	r1, r3, #1
   200d4:	e008      	b.n	200e8 <am_hal_uart_transfer+0x224>
   200d6:	f8de 3018 	ldr.w	r3, [lr, #24]
   200da:	06d8      	lsls	r0, r3, #27
   200dc:	d46c      	bmi.n	201b8 <am_hal_uart_transfer+0x2f4>
   200de:	f8de 0000 	ldr.w	r0, [lr]
   200e2:	f410 6f70 	tst.w	r0, #3840	; 0xf00
   200e6:	d15b      	bne.n	201a0 <am_hal_uart_transfer+0x2dc>
   200e8:	3201      	adds	r2, #1
   200ea:	42aa      	cmp	r2, r5
   200ec:	f801 0f01 	strb.w	r0, [r1, #1]!
   200f0:	d1f1      	bne.n	200d6 <am_hal_uart_transfer+0x212>
   200f2:	9b00      	ldr	r3, [sp, #0]
   200f4:	b103      	cbz	r3, 200f8 <am_hal_uart_transfer+0x234>
   200f6:	601d      	str	r5, [r3, #0]
   200f8:	f8d8 2000 	ldr.w	r2, [r8]
   200fc:	1aa4      	subs	r4, r4, r2
   200fe:	4491      	add	r9, r2
   20100:	b91c      	cbnz	r4, 2010a <am_hal_uart_transfer+0x246>
   20102:	4643      	mov	r3, r8
   20104:	46c8      	mov	r8, r9
   20106:	4699      	mov	r9, r3
   20108:	e7ae      	b.n	20068 <am_hal_uart_transfer+0x1a4>
   2010a:	2001      	movs	r0, #1
   2010c:	f7fb ff08 	bl	1bf20 <am_hal_delay_us>
   20110:	1c71      	adds	r1, r6, #1
   20112:	d000      	beq.n	20116 <am_hal_uart_transfer+0x252>
   20114:	3701      	adds	r7, #1
   20116:	42be      	cmp	r6, r7
   20118:	d9f3      	bls.n	20102 <am_hal_uart_transfer+0x23e>
   2011a:	f8da 2000 	ldr.w	r2, [sl]
   2011e:	f022 427e 	bic.w	r2, r2, #4261412864	; 0xfe000000
   20122:	455a      	cmp	r2, fp
   20124:	d004      	beq.n	20130 <am_hal_uart_transfer+0x26c>
   20126:	4643      	mov	r3, r8
   20128:	2002      	movs	r0, #2
   2012a:	46c8      	mov	r8, r9
   2012c:	4699      	mov	r9, r3
   2012e:	e74e      	b.n	1ffce <am_hal_uart_transfer+0x10a>
   20130:	9a01      	ldr	r2, [sp, #4]
   20132:	68d3      	ldr	r3, [r2, #12]
   20134:	9300      	str	r3, [sp, #0]
   20136:	6895      	ldr	r5, [r2, #8]
   20138:	6853      	ldr	r3, [r2, #4]
   2013a:	e7ac      	b.n	20096 <am_hal_uart_transfer+0x1d2>
   2013c:	9302      	str	r3, [sp, #8]
   2013e:	f7fb feb1 	bl	1bea4 <am_hal_interrupt_master_disable>
   20142:	f8da 2024 	ldr.w	r2, [sl, #36]	; 0x24
   20146:	9004      	str	r0, [sp, #16]
   20148:	f502 2080 	add.w	r0, r2, #262144	; 0x40000
   2014c:	301c      	adds	r0, #28
   2014e:	9b02      	ldr	r3, [sp, #8]
   20150:	0300      	lsls	r0, r0, #12
   20152:	f10d 0e18 	add.w	lr, sp, #24
   20156:	2200      	movs	r2, #0
   20158:	6981      	ldr	r1, [r0, #24]
   2015a:	06c9      	lsls	r1, r1, #27
   2015c:	d409      	bmi.n	20172 <am_hal_uart_transfer+0x2ae>
   2015e:	6801      	ldr	r1, [r0, #0]
   20160:	f411 6f70 	tst.w	r1, #3840	; 0xf00
   20164:	f102 0201 	add.w	r2, r2, #1
   20168:	d137      	bne.n	201da <am_hal_uart_transfer+0x316>
   2016a:	2a20      	cmp	r2, #32
   2016c:	f80e 1b01 	strb.w	r1, [lr], #1
   20170:	d1f2      	bne.n	20158 <am_hal_uart_transfer+0x294>
   20172:	9303      	str	r3, [sp, #12]
   20174:	f10a 0394 	add.w	r3, sl, #148	; 0x94
   20178:	4618      	mov	r0, r3
   2017a:	a906      	add	r1, sp, #24
   2017c:	9302      	str	r3, [sp, #8]
   2017e:	f000 f98f 	bl	204a0 <am_hal_queue_item_add>
   20182:	b9d8      	cbnz	r0, 201bc <am_hal_uart_transfer+0x2f8>
   20184:	4643      	mov	r3, r8
   20186:	4c05      	ldr	r4, [pc, #20]	; (2019c <am_hal_uart_transfer+0x2d8>)
   20188:	46c8      	mov	r8, r9
   2018a:	4699      	mov	r9, r3
   2018c:	9804      	ldr	r0, [sp, #16]
   2018e:	f7fb fe8d 	bl	1beac <am_hal_interrupt_master_set>
   20192:	4620      	mov	r0, r4
   20194:	e71b      	b.n	1ffce <am_hal_uart_transfer+0x10a>
   20196:	bf00      	nop
   20198:	01ea9e06 	.word	0x01ea9e06
   2019c:	08000001 	.word	0x08000001
   201a0:	4643      	mov	r3, r8
   201a2:	46c8      	mov	r8, r9
   201a4:	4699      	mov	r9, r3
   201a6:	9b00      	ldr	r3, [sp, #0]
   201a8:	b103      	cbz	r3, 201ac <am_hal_uart_transfer+0x2e8>
   201aa:	601a      	str	r2, [r3, #0]
   201ac:	f8d9 3000 	ldr.w	r3, [r9]
   201b0:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
   201b4:	4443      	add	r3, r8
   201b6:	e70d      	b.n	1ffd4 <am_hal_uart_transfer+0x110>
   201b8:	4615      	mov	r5, r2
   201ba:	e79a      	b.n	200f2 <am_hal_uart_transfer+0x22e>
   201bc:	9804      	ldr	r0, [sp, #16]
   201be:	f7fb fe75 	bl	1beac <am_hal_interrupt_master_set>
   201c2:	f8da 209c 	ldr.w	r2, [sl, #156]	; 0x9c
   201c6:	9b03      	ldr	r3, [sp, #12]
   201c8:	9802      	ldr	r0, [sp, #8]
   201ca:	4295      	cmp	r5, r2
   201cc:	bf28      	it	cs
   201ce:	4615      	movcs	r5, r2
   201d0:	4619      	mov	r1, r3
   201d2:	462a      	mov	r2, r5
   201d4:	f000 f99c 	bl	20510 <am_hal_queue_item_get>
   201d8:	e78b      	b.n	200f2 <am_hal_uart_transfer+0x22e>
   201da:	4643      	mov	r3, r8
   201dc:	f04f 6400 	mov.w	r4, #134217728	; 0x8000000
   201e0:	46c8      	mov	r8, r9
   201e2:	4699      	mov	r9, r3
   201e4:	e7d2      	b.n	2018c <am_hal_uart_transfer+0x2c8>
   201e6:	464f      	mov	r7, r9
   201e8:	e6d7      	b.n	1ff9a <am_hal_uart_transfer+0xd6>
   201ea:	f8d4 2080 	ldr.w	r2, [r4, #128]	; 0x80
   201ee:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
   201f2:	1a9b      	subs	r3, r3, r2
   201f4:	429f      	cmp	r7, r3
   201f6:	bf28      	it	cs
   201f8:	461f      	movcs	r7, r3
   201fa:	f104 0578 	add.w	r5, r4, #120	; 0x78
   201fe:	463a      	mov	r2, r7
   20200:	4628      	mov	r0, r5
   20202:	f000 f94d 	bl	204a0 <am_hal_queue_item_add>
   20206:	f8d4 8024 	ldr.w	r8, [r4, #36]	; 0x24
   2020a:	f7fb fe4b 	bl	1bea4 <am_hal_interrupt_master_disable>
   2020e:	f508 2380 	add.w	r3, r8, #262144	; 0x40000
   20212:	331c      	adds	r3, #28
   20214:	ea4f 3803 	mov.w	r8, r3, lsl #12
   20218:	9006      	str	r0, [sp, #24]
   2021a:	e00d      	b.n	20238 <am_hal_uart_transfer+0x374>
   2021c:	f000 f978 	bl	20510 <am_hal_queue_item_get>
   20220:	b190      	cbz	r0, 20248 <am_hal_uart_transfer+0x384>
   20222:	6a63      	ldr	r3, [r4, #36]	; 0x24
   20224:	f503 2380 	add.w	r3, r3, #262144	; 0x40000
   20228:	331c      	adds	r3, #28
   2022a:	031b      	lsls	r3, r3, #12
   2022c:	699a      	ldr	r2, [r3, #24]
   2022e:	0692      	lsls	r2, r2, #26
   20230:	bf5c      	itt	pl
   20232:	f89d 2014 	ldrbpl.w	r2, [sp, #20]
   20236:	601a      	strpl	r2, [r3, #0]
   20238:	f8d8 3018 	ldr.w	r3, [r8, #24]
   2023c:	069b      	lsls	r3, r3, #26
   2023e:	f04f 0201 	mov.w	r2, #1
   20242:	a905      	add	r1, sp, #20
   20244:	4628      	mov	r0, r5
   20246:	d5e9      	bpl.n	2021c <am_hal_uart_transfer+0x358>
   20248:	9806      	ldr	r0, [sp, #24]
   2024a:	f7fb fe2f 	bl	1beac <am_hal_interrupt_master_set>
   2024e:	e67c      	b.n	1ff4a <am_hal_uart_transfer+0x86>
   20250:	f7fb fe28 	bl	1bea4 <am_hal_interrupt_master_disable>
   20254:	6a63      	ldr	r3, [r4, #36]	; 0x24
   20256:	9005      	str	r0, [sp, #20]
   20258:	f503 2380 	add.w	r3, r3, #262144	; 0x40000
   2025c:	331c      	adds	r3, #28
   2025e:	031b      	lsls	r3, r3, #12
   20260:	a806      	add	r0, sp, #24
   20262:	2200      	movs	r2, #0
   20264:	e009      	b.n	2027a <am_hal_uart_transfer+0x3b6>
   20266:	6819      	ldr	r1, [r3, #0]
   20268:	f411 6f70 	tst.w	r1, #3840	; 0xf00
   2026c:	f102 0201 	add.w	r2, r2, #1
   20270:	d117      	bne.n	202a2 <am_hal_uart_transfer+0x3de>
   20272:	2a20      	cmp	r2, #32
   20274:	f800 1b01 	strb.w	r1, [r0], #1
   20278:	d002      	beq.n	20280 <am_hal_uart_transfer+0x3bc>
   2027a:	6999      	ldr	r1, [r3, #24]
   2027c:	06c9      	lsls	r1, r1, #27
   2027e:	d5f2      	bpl.n	20266 <am_hal_uart_transfer+0x3a2>
   20280:	f104 0894 	add.w	r8, r4, #148	; 0x94
   20284:	a906      	add	r1, sp, #24
   20286:	4640      	mov	r0, r8
   20288:	f000 f90a 	bl	204a0 <am_hal_queue_item_add>
   2028c:	b978      	cbnz	r0, 202ae <am_hal_uart_transfer+0x3ea>
   2028e:	4c18      	ldr	r4, [pc, #96]	; (202f0 <am_hal_uart_transfer+0x42c>)
   20290:	9805      	ldr	r0, [sp, #20]
   20292:	f7fb fe0b 	bl	1beac <am_hal_interrupt_master_set>
   20296:	4620      	mov	r0, r4
   20298:	e62a      	b.n	1fef0 <am_hal_uart_transfer+0x2c>
   2029a:	461f      	mov	r7, r3
   2029c:	e655      	b.n	1ff4a <am_hal_uart_transfer+0x86>
   2029e:	46b0      	mov	r8, r6
   202a0:	e6e2      	b.n	20068 <am_hal_uart_transfer+0x1a4>
   202a2:	f04f 6400 	mov.w	r4, #134217728	; 0x8000000
   202a6:	e7f3      	b.n	20290 <am_hal_uart_transfer+0x3cc>
   202a8:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
   202ac:	e6d4      	b.n	20058 <am_hal_uart_transfer+0x194>
   202ae:	9805      	ldr	r0, [sp, #20]
   202b0:	f7fb fdfc 	bl	1beac <am_hal_interrupt_master_set>
   202b4:	f8d4 409c 	ldr.w	r4, [r4, #156]	; 0x9c
   202b8:	42bc      	cmp	r4, r7
   202ba:	bf28      	it	cs
   202bc:	463c      	movcs	r4, r7
   202be:	4629      	mov	r1, r5
   202c0:	4640      	mov	r0, r8
   202c2:	4622      	mov	r2, r4
   202c4:	f000 f924 	bl	20510 <am_hal_queue_item_get>
   202c8:	e6c5      	b.n	20056 <am_hal_uart_transfer+0x192>
   202ca:	4643      	mov	r3, r8
   202cc:	460a      	mov	r2, r1
   202ce:	46c8      	mov	r8, r9
   202d0:	4699      	mov	r9, r3
   202d2:	e768      	b.n	201a6 <am_hal_uart_transfer+0x2e2>
   202d4:	4605      	mov	r5, r0
   202d6:	e70c      	b.n	200f2 <am_hal_uart_transfer+0x22e>
   202d8:	2001      	movs	r0, #1
   202da:	e609      	b.n	1fef0 <am_hal_uart_transfer+0x2c>
   202dc:	4614      	mov	r4, r2
   202de:	4610      	mov	r0, r2
   202e0:	e6ba      	b.n	20058 <am_hal_uart_transfer+0x194>
   202e2:	460c      	mov	r4, r1
   202e4:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
   202e8:	e6b6      	b.n	20058 <am_hal_uart_transfer+0x194>
   202ea:	4607      	mov	r7, r0
   202ec:	e62d      	b.n	1ff4a <am_hal_uart_transfer+0x86>
   202ee:	bf00      	nop
   202f0:	08000001 	.word	0x08000001

000202f4 <am_hal_dcu_get>:
   202f4:	4b24      	ldr	r3, [pc, #144]	; (20388 <am_hal_dcu_get+0x94>)
   202f6:	689b      	ldr	r3, [r3, #8]
   202f8:	02da      	lsls	r2, r3, #11
   202fa:	d401      	bmi.n	20300 <am_hal_dcu_get+0xc>
   202fc:	2007      	movs	r0, #7
   202fe:	4770      	bx	lr
   20300:	4b22      	ldr	r3, [pc, #136]	; (2038c <am_hal_dcu_get+0x98>)
   20302:	f8d3 3a7c 	ldr.w	r3, [r3, #2684]	; 0xa7c
   20306:	07db      	lsls	r3, r3, #31
   20308:	d5f8      	bpl.n	202fc <am_hal_dcu_get+0x8>
   2030a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   2030e:	4b20      	ldr	r3, [pc, #128]	; (20390 <am_hal_dcu_get+0x9c>)
   20310:	4a20      	ldr	r2, [pc, #128]	; (20394 <am_hal_dcu_get+0xa0>)
   20312:	681b      	ldr	r3, [r3, #0]
   20314:	6814      	ldr	r4, [r2, #0]
   20316:	685a      	ldr	r2, [r3, #4]
   20318:	b083      	sub	sp, #12
   2031a:	f1c4 0620 	rsb	r6, r4, #32
   2031e:	9201      	str	r2, [sp, #4]
   20320:	681b      	ldr	r3, [r3, #0]
   20322:	9300      	str	r3, [sp, #0]
   20324:	e89d 0022 	ldmia.w	sp, {r1, r5}
   20328:	fa21 f204 	lsr.w	r2, r1, r4
   2032c:	fa05 f606 	lsl.w	r6, r5, r6
   20330:	f1a4 0120 	sub.w	r1, r4, #32
   20334:	4332      	orrs	r2, r6
   20336:	fa25 f101 	lsr.w	r1, r5, r1
   2033a:	430a      	orrs	r2, r1
   2033c:	2100      	movs	r1, #0
   2033e:	fa25 f304 	lsr.w	r3, r5, r4
   20342:	460e      	mov	r6, r1
   20344:	f04f 0e01 	mov.w	lr, #1
   20348:	f04f 0900 	mov.w	r9, #0
   2034c:	f1b9 0f00 	cmp.w	r9, #0
   20350:	f002 0807 	and.w	r8, r2, #7
   20354:	fa0e f401 	lsl.w	r4, lr, r1
   20358:	ea4f 05d2 	mov.w	r5, r2, lsr #3
   2035c:	bf08      	it	eq
   2035e:	f1b8 0f05 	cmpeq.w	r8, #5
   20362:	ea44 0406 	orr.w	r4, r4, r6
   20366:	f101 0101 	add.w	r1, r1, #1
   2036a:	ea45 7543 	orr.w	r5, r5, r3, lsl #29
   2036e:	ea4f 07d3 	mov.w	r7, r3, lsr #3
   20372:	bf08      	it	eq
   20374:	4626      	moveq	r6, r4
   20376:	2914      	cmp	r1, #20
   20378:	462a      	mov	r2, r5
   2037a:	463b      	mov	r3, r7
   2037c:	d1e4      	bne.n	20348 <am_hal_dcu_get+0x54>
   2037e:	6006      	str	r6, [r0, #0]
   20380:	2000      	movs	r0, #0
   20382:	b003      	add	sp, #12
   20384:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   20388:	40021000 	.word	0x40021000
   2038c:	400c0000 	.word	0x400c0000
   20390:	1002ff4c 	.word	0x1002ff4c
   20394:	10030b04 	.word	0x10030b04

00020398 <am_hal_dcu_update>:
   20398:	4b34      	ldr	r3, [pc, #208]	; (2046c <am_hal_dcu_update+0xd4>)
   2039a:	689b      	ldr	r3, [r3, #8]
   2039c:	02da      	lsls	r2, r3, #11
   2039e:	d401      	bmi.n	203a4 <am_hal_dcu_update+0xc>
   203a0:	2007      	movs	r0, #7
   203a2:	4770      	bx	lr
   203a4:	4b32      	ldr	r3, [pc, #200]	; (20470 <am_hal_dcu_update+0xd8>)
   203a6:	f8d3 3a7c 	ldr.w	r3, [r3, #2684]	; 0xa7c
   203aa:	07db      	lsls	r3, r3, #31
   203ac:	d5f8      	bpl.n	203a0 <am_hal_dcu_update+0x8>
   203ae:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   203b2:	4b30      	ldr	r3, [pc, #192]	; (20474 <am_hal_dcu_update+0xdc>)
   203b4:	681b      	ldr	r3, [r3, #0]
   203b6:	b085      	sub	sp, #20
   203b8:	0849      	lsrs	r1, r1, #1
   203ba:	f103 0c3c 	add.w	ip, r3, #60	; 0x3c
   203be:	2600      	movs	r6, #0
   203c0:	2700      	movs	r7, #0
   203c2:	f04f 0e07 	mov.w	lr, #7
   203c6:	f1a3 0820 	sub.w	r8, r3, #32
   203ca:	f1c3 0220 	rsb	r2, r3, #32
   203ce:	fa0e f508 	lsl.w	r5, lr, r8
   203d2:	fa2e f202 	lsr.w	r2, lr, r2
   203d6:	4315      	orrs	r5, r2
   203d8:	fa0e f403 	lsl.w	r4, lr, r3
   203dc:	07ca      	lsls	r2, r1, #31
   203de:	f103 0303 	add.w	r3, r3, #3
   203e2:	ea44 0806 	orr.w	r8, r4, r6
   203e6:	ea45 0907 	orr.w	r9, r5, r7
   203ea:	bf5c      	itt	pl
   203ec:	46b0      	movpl	r8, r6
   203ee:	46b9      	movpl	r9, r7
   203f0:	4563      	cmp	r3, ip
   203f2:	ea4f 0151 	mov.w	r1, r1, lsr #1
   203f6:	4646      	mov	r6, r8
   203f8:	464f      	mov	r7, r9
   203fa:	d1e4      	bne.n	203c6 <am_hal_dcu_update+0x2e>
   203fc:	4b1e      	ldr	r3, [pc, #120]	; (20478 <am_hal_dcu_update+0xe0>)
   203fe:	681b      	ldr	r3, [r3, #0]
   20400:	685a      	ldr	r2, [r3, #4]
   20402:	9203      	str	r2, [sp, #12]
   20404:	681b      	ldr	r3, [r3, #0]
   20406:	9302      	str	r3, [sp, #8]
   20408:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
   2040c:	ea02 0208 	and.w	r2, r2, r8
   20410:	ea03 0309 	and.w	r3, r3, r9
   20414:	4313      	orrs	r3, r2
   20416:	d003      	beq.n	20420 <am_hal_dcu_update+0x88>
   20418:	2007      	movs	r0, #7
   2041a:	b005      	add	sp, #20
   2041c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   20420:	4b16      	ldr	r3, [pc, #88]	; (2047c <am_hal_dcu_update+0xe4>)
   20422:	681c      	ldr	r4, [r3, #0]
   20424:	6863      	ldr	r3, [r4, #4]
   20426:	9301      	str	r3, [sp, #4]
   20428:	6823      	ldr	r3, [r4, #0]
   2042a:	9300      	str	r3, [sp, #0]
   2042c:	b1d8      	cbz	r0, 20466 <am_hal_dcu_update+0xce>
   2042e:	4b14      	ldr	r3, [pc, #80]	; (20480 <am_hal_dcu_update+0xe8>)
   20430:	e9dd 0100 	ldrd	r0, r1, [sp]
   20434:	e9d3 2300 	ldrd	r2, r3, [r3]
   20438:	4042      	eors	r2, r0
   2043a:	404b      	eors	r3, r1
   2043c:	ea08 0802 	and.w	r8, r8, r2
   20440:	ea09 0903 	and.w	r9, r9, r3
   20444:	ea88 0200 	eor.w	r2, r8, r0
   20448:	ea89 0301 	eor.w	r3, r9, r1
   2044c:	e9cd 2300 	strd	r2, r3, [sp]
   20450:	9b01      	ldr	r3, [sp, #4]
   20452:	6063      	str	r3, [r4, #4]
   20454:	9b00      	ldr	r3, [sp, #0]
   20456:	4a06      	ldr	r2, [pc, #24]	; (20470 <am_hal_dcu_update+0xd8>)
   20458:	6023      	str	r3, [r4, #0]
   2045a:	f8d2 3a7c 	ldr.w	r3, [r2, #2684]	; 0xa7c
   2045e:	07db      	lsls	r3, r3, #31
   20460:	d5fb      	bpl.n	2045a <am_hal_dcu_update+0xc2>
   20462:	2000      	movs	r0, #0
   20464:	e7d9      	b.n	2041a <am_hal_dcu_update+0x82>
   20466:	4b07      	ldr	r3, [pc, #28]	; (20484 <am_hal_dcu_update+0xec>)
   20468:	e7e2      	b.n	20430 <am_hal_dcu_update+0x98>
   2046a:	bf00      	nop
   2046c:	40021000 	.word	0x40021000
   20470:	400c0000 	.word	0x400c0000
   20474:	10030b04 	.word	0x10030b04
   20478:	1002ff48 	.word	0x1002ff48
   2047c:	1002ff4c 	.word	0x1002ff4c
   20480:	1002ff38 	.word	0x1002ff38
   20484:	1002ff40 	.word	0x1002ff40

00020488 <am_hal_queue_init>:
   20488:	b410      	push	{r4}
   2048a:	2400      	movs	r4, #0
   2048c:	6004      	str	r4, [r0, #0]
   2048e:	6044      	str	r4, [r0, #4]
   20490:	6084      	str	r4, [r0, #8]
   20492:	60c3      	str	r3, [r0, #12]
   20494:	6102      	str	r2, [r0, #16]
   20496:	6141      	str	r1, [r0, #20]
   20498:	f85d 4b04 	ldr.w	r4, [sp], #4
   2049c:	4770      	bx	lr
   2049e:	bf00      	nop

000204a0 <am_hal_queue_item_add>:
   204a0:	b5f0      	push	{r4, r5, r6, r7, lr}
   204a2:	4604      	mov	r4, r0
   204a4:	6906      	ldr	r6, [r0, #16]
   204a6:	b083      	sub	sp, #12
   204a8:	fb06 f602 	mul.w	r6, r6, r2
   204ac:	460d      	mov	r5, r1
   204ae:	f7fb fcf9 	bl	1bea4 <am_hal_interrupt_master_disable>
   204b2:	68e7      	ldr	r7, [r4, #12]
   204b4:	68a2      	ldr	r2, [r4, #8]
   204b6:	9001      	str	r0, [sp, #4]
   204b8:	1abb      	subs	r3, r7, r2
   204ba:	429e      	cmp	r6, r3
   204bc:	d826      	bhi.n	2050c <am_hal_queue_item_add+0x6c>
   204be:	b196      	cbz	r6, 204e6 <am_hal_queue_item_add+0x46>
   204c0:	6823      	ldr	r3, [r4, #0]
   204c2:	4629      	mov	r1, r5
   204c4:	b1c5      	cbz	r5, 204f8 <am_hal_queue_item_add+0x58>
   204c6:	19af      	adds	r7, r5, r6
   204c8:	6962      	ldr	r2, [r4, #20]
   204ca:	f811 0b01 	ldrb.w	r0, [r1], #1
   204ce:	54d0      	strb	r0, [r2, r3]
   204d0:	6823      	ldr	r3, [r4, #0]
   204d2:	68e5      	ldr	r5, [r4, #12]
   204d4:	3301      	adds	r3, #1
   204d6:	42b9      	cmp	r1, r7
   204d8:	fbb3 f0f5 	udiv	r0, r3, r5
   204dc:	fb05 3310 	mls	r3, r5, r0, r3
   204e0:	6023      	str	r3, [r4, #0]
   204e2:	d1f1      	bne.n	204c8 <am_hal_queue_item_add+0x28>
   204e4:	68a2      	ldr	r2, [r4, #8]
   204e6:	4432      	add	r2, r6
   204e8:	60a2      	str	r2, [r4, #8]
   204ea:	2401      	movs	r4, #1
   204ec:	9801      	ldr	r0, [sp, #4]
   204ee:	f7fb fcdd 	bl	1beac <am_hal_interrupt_master_set>
   204f2:	4620      	mov	r0, r4
   204f4:	b003      	add	sp, #12
   204f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
   204f8:	3101      	adds	r1, #1
   204fa:	3301      	adds	r3, #1
   204fc:	428e      	cmp	r6, r1
   204fe:	fbb3 f0f7 	udiv	r0, r3, r7
   20502:	fb07 3310 	mls	r3, r7, r0, r3
   20506:	d1f7      	bne.n	204f8 <am_hal_queue_item_add+0x58>
   20508:	6023      	str	r3, [r4, #0]
   2050a:	e7ec      	b.n	204e6 <am_hal_queue_item_add+0x46>
   2050c:	2400      	movs	r4, #0
   2050e:	e7ed      	b.n	204ec <am_hal_queue_item_add+0x4c>

00020510 <am_hal_queue_item_get>:
   20510:	b5f0      	push	{r4, r5, r6, r7, lr}
   20512:	4604      	mov	r4, r0
   20514:	6906      	ldr	r6, [r0, #16]
   20516:	b083      	sub	sp, #12
   20518:	fb06 f602 	mul.w	r6, r6, r2
   2051c:	460d      	mov	r5, r1
   2051e:	f7fb fcc1 	bl	1bea4 <am_hal_interrupt_master_disable>
   20522:	68a2      	ldr	r2, [r4, #8]
   20524:	9001      	str	r0, [sp, #4]
   20526:	4296      	cmp	r6, r2
   20528:	d81c      	bhi.n	20564 <am_hal_queue_item_get+0x54>
   2052a:	b196      	cbz	r6, 20552 <am_hal_queue_item_get+0x42>
   2052c:	6863      	ldr	r3, [r4, #4]
   2052e:	b1dd      	cbz	r5, 20568 <am_hal_queue_item_get+0x58>
   20530:	4629      	mov	r1, r5
   20532:	19af      	adds	r7, r5, r6
   20534:	6962      	ldr	r2, [r4, #20]
   20536:	5cd3      	ldrb	r3, [r2, r3]
   20538:	f801 3b01 	strb.w	r3, [r1], #1
   2053c:	6863      	ldr	r3, [r4, #4]
   2053e:	68e5      	ldr	r5, [r4, #12]
   20540:	3301      	adds	r3, #1
   20542:	428f      	cmp	r7, r1
   20544:	fbb3 f0f5 	udiv	r0, r3, r5
   20548:	fb05 3310 	mls	r3, r5, r0, r3
   2054c:	6063      	str	r3, [r4, #4]
   2054e:	d1f1      	bne.n	20534 <am_hal_queue_item_get+0x24>
   20550:	68a2      	ldr	r2, [r4, #8]
   20552:	1b92      	subs	r2, r2, r6
   20554:	60a2      	str	r2, [r4, #8]
   20556:	2401      	movs	r4, #1
   20558:	9801      	ldr	r0, [sp, #4]
   2055a:	f7fb fca7 	bl	1beac <am_hal_interrupt_master_set>
   2055e:	4620      	mov	r0, r4
   20560:	b003      	add	sp, #12
   20562:	bdf0      	pop	{r4, r5, r6, r7, pc}
   20564:	2400      	movs	r4, #0
   20566:	e7f7      	b.n	20558 <am_hal_queue_item_get+0x48>
   20568:	68e0      	ldr	r0, [r4, #12]
   2056a:	4629      	mov	r1, r5
   2056c:	3101      	adds	r1, #1
   2056e:	3301      	adds	r3, #1
   20570:	428e      	cmp	r6, r1
   20572:	fbb3 f5f0 	udiv	r5, r3, r0
   20576:	fb00 3315 	mls	r3, r0, r5, r3
   2057a:	d1f7      	bne.n	2056c <am_hal_queue_item_get+0x5c>
   2057c:	6063      	str	r3, [r4, #4]
   2057e:	e7e8      	b.n	20552 <am_hal_queue_item_get+0x42>
   20580:	3a737066 	.word	0x3a737066
   20584:	302e2520 	.word	0x302e2520
   20588:	000a6632 	.word	0x000a6632
   2058c:	6c696146 	.word	0x6c696146
   20590:	74206465 	.word	0x74206465
   20594:	6e69206f 	.word	0x6e69206f
   20598:	61697469 	.word	0x61697469
   2059c:	657a696c 	.word	0x657a696c
   205a0:	74206120 	.word	0x74206120
   205a4:	72656d69 	.word	0x72656d69
   205a8:	6e6f6320 	.word	0x6e6f6320
   205ac:	75676966 	.word	0x75676966
   205b0:	69746172 	.word	0x69746172
   205b4:	73206e6f 	.word	0x73206e6f
   205b8:	63757274 	.word	0x63757274
   205bc:	65727574 	.word	0x65727574
   205c0:	74697720 	.word	0x74697720
   205c4:	65642068 	.word	0x65642068
   205c8:	6c756166 	.word	0x6c756166
   205cc:	61762074 	.word	0x61762074
   205d0:	7365756c 	.word	0x7365756c
   205d4:	00000a21 	.word	0x00000a21
   205d8:	6c696146 	.word	0x6c696146
   205dc:	74206465 	.word	0x74206465
   205e0:	6f63206f 	.word	0x6f63206f
   205e4:	6769666e 	.word	0x6769666e
   205e8:	20657275 	.word	0x20657275
   205ec:	69742061 	.word	0x69742061
   205f0:	2172656d 	.word	0x2172656d
   205f4:	0000000a 	.word	0x0000000a
   205f8:	6c696146 	.word	0x6c696146
   205fc:	74206465 	.word	0x74206465
   20600:	7473206f 	.word	0x7473206f
   20604:	20747261 	.word	0x20747261
   20608:	69742061 	.word	0x69742061
   2060c:	2172656d 	.word	0x2172656d
   20610:	0000000a 	.word	0x0000000a
	...
   2061c:	08000002 	.word	0x08000002
   20620:	80000009 	.word	0x80000009

00020624 <__1_rgba>:
   20624:	00a5a5a5 00a5a5a5 00a5a5a5 00a5a5a5     ................
   20634:	00a5a5a5 00b9b9b9 00bcbcbc 00bcbcbc     ................
   20644:	2abcbcbc 7fbcbcbc d4c3c3c3 d4d0d0d0     ...*............
   20654:	7fd1d1d1 2ad0d0d0 00cdcdcd 00cacaca     .......*........
   20664:	00d1d1d1 00d9d9d9 00d9d9d9 00d9d9d9     ................
   20674:	00d9d9d9 00d9d9d9 00a5a5a5 00a5a5a5     ................
   20684:	00a5a5a5 00a5a5a5 00a5a5a5 2ab9b9b9     ...............*
   20694:	7fbcbcbc d4bcbcbc ffbcbcbc ffbcbcbc     ................
   206a4:	ffcacaca ffd1d1d1 ffd1d1d1 ffd0d0d0     ................
   206b4:	d4cdcdcd 7fcacaca 2ad1d1d1 00d9d9d9     ...........*....
   206c4:	00d9d9d9 00d9d9d9 00d9d9d9 00d9d9d9     ................
   206d4:	00a5a5a5 00a5a5a5 00a5a5a5 00a5a5a5     ................
   206e4:	06a5a5a5 ff9e9e9e ffd1d1d1 ffd1d1d1     ................
   206f4:	ffc9c9c9 ffcccccc ffcccccc ffcccccc     ................
   20704:	ffcbcbcb ffcccccc ffbebebe ffc2c2c2     ................
   20714:	ffdbdbdb 05d9d9d9 00d9d9d9 00d9d9d9     ................
   20724:	00d9d9d9 00d9d9d9 009e9e9e 009e9e9e     ................
   20734:	009e9e9e 009e9e9e 129e9e9e ff9e9e9e     ................
   20744:	fee0e0e0 00d1d1d1 00c9c9c9 00cccccc     ................
   20754:	00cccccc 00cccccc 00cbcbcb 00cccccc     ................
   20764:	00bebebe ffa4a4a4 ffdbdbdb 11d9d9d9     ................
   20774:	00d9d9d9 00d9d9d9 00d9d9d9 00d9d9d9     ................
   20784:	009e9e9e 009e9e9e 009e9e9e 009e9e9e     ................
   20794:	1e9e9e9e ff9e9e9e f0e1e1e1 00e1e1e1     ................
   207a4:	00c9c9c9 00cccccc 00cccccc 00cccccc     ................
   207b4:	00cbcbcb 00cccccc 00979797 f0979797     ................
   207c4:	ffdbdbdb 1ed8d8d8 00d8d8d8 00d8d8d8     ................
   207d4:	00d8d8d8 00d8d8d8 009e9e9e 009e9e9e     ................
   207e4:	009e9e9e 009e9e9e 2d9e9e9e ffa2a2a2     ...........-....
   207f4:	eee1e1e1 00e1e1e1 00e1e1e1 00cccccc     ................
   20804:	00cccccc 00cccccc 00cbcbcb 00969696     ................
   20814:	00969696 ef969696 ffd9d9d9 2cd7d7d7     ...............,
   20824:	00d7d7d7 00d7d7d7 00d7d7d7 00d7d7d7     ................
   20834:	009e9e9e 009e9e9e 009e9e9e 009e9e9e     ................
   20844:	399e9e9e ffababab e1e1e1e1 00e1e1e1     ...9............
   20854:	00e1e1e1 00e1e1e1 00cccccc 00cccccc     ................
   20864:	00959595 00959595 00959595 e1959595     ................
   20874:	ffd9d9d9 38d7d7d7 00d7d7d7 00d7d7d7     .......8........
   20884:	00d7d7d7 00d7d7d7 009e9e9e 009e9e9e     ................
   20894:	009e9e9e 009e9e9e 459e9e9e ffb4b4b4     ...........E....
   208a4:	dee1e1e1 00e1e1e1 00e1e1e1 00e1e1e1     ................
   208b4:	00e1e1e1 00949494 00949494 00949494     ................
   208c4:	00949494 df949494 ffd6d6d6 44d6d6d6     ...............D
   208d4:	00d6d6d6 00d6d6d6 00d6d6d6 00d6d6d6     ................
   208e4:	009e9e9e 009e9e9e 009e9e9e 009e9e9e     ................
   208f4:	519e9e9e ffb8b8b8 d2e1e1e1 00e1e1e1     ...Q............
   20904:	00e1e1e1 00e1e1e1 00e1e1e1 00949494     ................
   20914:	00949494 00949494 00949494 d2949494     ................
   20924:	ffd3d3d3 50d6d6d6 00d6d6d6 00d6d6d6     .......P........
   20934:	00d6d6d6 00d6d6d6 009e9e9e 009e9e9e     ................
   20944:	009e9e9e 009e9e9e 5d9e9e9e ffbcbcbc     ...........]....
   20954:	cde1e1e1 00e1e1e1 00e1e1e1 00e1e1e1     ................
   20964:	00e1e1e1 00939393 00939393 00939393     ................
   20974:	00939393 ce939393 ffcdcdcd 5cd5d5d5     ...............\
   20984:	00d5d5d5 00d5d5d5 00d5d5d5 00d5d5d5     ................
   20994:	009e9e9e 009e9e9e 009e9e9e 009e9e9e     ................
   209a4:	699e9e9e ffbcbcbc c3e1e1e1 00e1e1e1     ...i............
   209b4:	00e1e1e1 00e1e1e1 00e1e1e1 00939393     ................
   209c4:	00939393 00939393 00939393 c3939393     ................
   209d4:	ffc6c6c6 69d5d5d5 00d5d5d5 00d5d5d5     .......i........
   209e4:	00d5d5d5 00d5d5d5 009e9e9e 009e9e9e     ................
   209f4:	009e9e9e 009e9e9e 789e9e9e ffbcbcbc     ...........x....
   20a04:	bde1e1e1 00e1e1e1 00e1e1e1 00e1e1e1     ................
   20a14:	00e1e1e1 00929292 00929292 00929292     ................
   20a24:	00929292 be929292 ffc1c1c1 77d4d4d4     ...............w
   20a34:	00d4d4d4 00d4d4d4 00d4d4d4 00d4d4d4     ................
   20a44:	009e9e9e 009e9e9e 009e9e9e 009e9e9e     ................
   20a54:	849e9e9e ffc1c1c1 b4e1e1e1 00e1e1e1     ................
   20a64:	00e1e1e1 00e1e1e1 00e1e1e1 00919191     ................
   20a74:	00919191 00919191 00919191 b4919191     ................
   20a84:	ffc0c0c0 83d4d4d4 00d4d4d4 00d4d4d4     ................
   20a94:	00d4d4d4 00d4d4d4 009e9e9e 009e9e9e     ................
   20aa4:	009e9e9e 009e9e9e 909e9e9e ffcacaca     ................
   20ab4:	ade1e1e1 00e1e1e1 00e1e1e1 00e1e1e1     ................
   20ac4:	00e1e1e1 00909090 00909090 00909090     ................
   20ad4:	00909090 ae909090 ffbfbfbf 8fd3d3d3     ................
   20ae4:	00d3d3d3 00d3d3d3 00d3d3d3 00d3d3d3     ................
   20af4:	009e9e9e 009e9e9e 009e9e9e 009e9e9e     ................
   20b04:	9c9e9e9e ffcecece a5e1e1e1 00e1e1e1     ................
   20b14:	00e1e1e1 00e1e1e1 00e1e1e1 008f8f8f     ................
   20b24:	008f8f8f 008f8f8f 008f8f8f a58f8f8f     ................
   20b34:	ffbcbcbc 9bd3d3d3 00d3d3d3 00d3d3d3     ................
   20b44:	00d3d3d3 00d3d3d3 009e9e9e 009e9e9e     ................
   20b54:	009e9e9e 009e9e9e a89e9e9e ffd0d0d0     ................
   20b64:	9ce1e1e1 00e1e1e1 00e1e1e1 00e1e1e1     ................
   20b74:	00e1e1e1 008f8f8f 008f8f8f 008f8f8f     ................
   20b84:	008f8f8f 9d8f8f8f ffb8b8b8 a7d3d3d3     ................
   20b94:	00d3d3d3 00d3d3d3 00d3d3d3 00d3d3d3     ................
   20ba4:	009e9e9e 009e9e9e 009e9e9e 009e9e9e     ................
   20bb4:	b49e9e9e ffd1d1d1 96e1e1e1 00e1e1e1     ................
   20bc4:	00e1e1e1 00e1e1e1 00e1e1e1 008e8e8e     ................
   20bd4:	008e8e8e 008e8e8e 008e8e8e 968e8e8e     ................
   20be4:	ffb1b1b1 b4d2d2d2 00d2d2d2 00d2d2d2     ................
   20bf4:	00d2d2d2 00d2d2d2 009e9e9e 009e9e9e     ................
   20c04:	009e9e9e 009e9e9e c39e9e9e ffd2d2d2     ................
   20c14:	8ce1e1e1 00e1e1e1 00e1e1e1 00e1e1e1     ................
   20c24:	00e1e1e1 008d8d8d 008d8d8d 008d8d8d     ................
   20c34:	008d8d8d 8d8d8d8d ffa7a7a7 c2d1d1d1     ................
   20c44:	00d1d1d1 00d1d1d1 00d1d1d1 00d1d1d1     ................
   20c54:	009e9e9e 009e9e9e 009e9e9e 009e9e9e     ................
   20c64:	cf9e9e9e ffd1d1d1 87e1e1e1 00e1e1e1     ................
   20c74:	00e1e1e1 00e1e1e1 00e1e1e1 008c8c8c     ................
   20c84:	008c8c8c 008c8c8c 008c8c8c 878c8c8c     ................
   20c94:	ffa4a4a4 ced1d1d1 00d1d1d1 00d1d1d1     ................
   20ca4:	00d1d1d1 00d1d1d1 009e9e9e 009e9e9e     ................
   20cb4:	009e9e9e 009e9e9e db9e9e9e ffd5d5d5     ................
   20cc4:	7ce1e1e1 00e1e1e1 00e1e1e1 00e1e1e1     ...|............
   20cd4:	00e1e1e1 008c8c8c 008c8c8c 008c8c8c     ................
   20ce4:	008c8c8c 7c8c8c8c ffa3a3a3 dbd1d1d1     .......|........
   20cf4:	00d1d1d1 00d1d1d1 00d1d1d1 00d1d1d1     ................
   20d04:	009e9e9e 009e9e9e 009e9e9e 009e9e9e     ................
   20d14:	e79e9e9e ffdadada 78e1e1e1 00e1e1e1     ...........x....
   20d24:	00e1e1e1 00e1e1e1 00e1e1e1 008b8b8b     ................
   20d34:	008b8b8b 008b8b8b 008b8b8b 788b8b8b     ...............x
   20d44:	ffa1a1a1 e7d0d0d0 00d0d0d0 00d0d0d0     ................
   20d54:	00d0d0d0 00d0d0d0 009e9e9e 009e9e9e     ................
   20d64:	009e9e9e 009e9e9e f39e9e9e ffdddddd     ................
   20d74:	6be1e1e1 00e1e1e1 00e1e1e1 00e1e1e1     ...k............
   20d84:	00e1e1e1 008a8a8a 008a8a8a 008a8a8a     ................
   20d94:	008a8a8a 6c8a8a8a ff9e9e9e f3d0d0d0     .......l........
   20da4:	00d0d0d0 00d0d0d0 00d0d0d0 00d0d0d0     ................
   20db4:	009e9e9e 009e9e9e 009e9e9e 009e9e9e     ................
   20dc4:	ff9e9e9e ffdfdfdf 69e1e1e1 00e1e1e1     ...........i....
   20dd4:	00e1e1e1 00e1e1e1 00e1e1e1 008a8a8a     ................
   20de4:	008a8a8a 008a8a8a 008a8a8a 698a8a8a     ...............i
   20df4:	ff999999 ffd0d0d0 00cecece 00cecece     ................
   20e04:	00cecece 00cecece 009e9e9e 009e9e9e     ................
   20e14:	009e9e9e 0f9e9e9e ff9e9e9e ffe0e0e0     ................
   20e24:	5be1e1e1 00e1e1e1 00e1e1e1 00e1e1e1     ...[............
   20e34:	00e1e1e1 00898989 00898989 00898989     ................
   20e44:	00898989 5c898989 ff969696 ffd0d0d0     .......\........
   20e54:	0fcecece 00cecece 00cecece 00cecece     ................
   20e64:	009e9e9e 009e9e9e 009e9e9e 1b9e9e9e     ................
   20e74:	ff9e9e9e ffe1e1e1 5ae1e1e1 00e1e1e1     ...........Z....
   20e84:	00e1e1e1 00e1e1e1 00e1e1e1 00888888     ................
   20e94:	00888888 00888888 00888888 5a888888     ...............Z
   20ea4:	ff929292 ffcfcfcf 1bcecece 00cecece     ................
   20eb4:	00cecece 00cecece 009e9e9e 009e9e9e     ................
   20ec4:	009e9e9e 279e9e9e ff9e9e9e ffe1e1e1     .......'........
   20ed4:	4be1e1e1 00e1e1e1 00e1e1e1 00e1e1e1     ...K............
   20ee4:	00e1e1e1 00888888 00888888 00888888     ................
   20ef4:	00888888 4b888888 ff8e8e8e ffcfcfcf     .......K........
   20f04:	27cdcdcd 00cdcdcd 00cdcdcd 00cdcdcd     ...'............
   20f14:	009e9e9e 009e9e9e 009e9e9e 339e9e9e     ...............3
   20f24:	ff9e9e9e ffe1e1e1 49e1e1e1 00e1e1e1     ...........I....
   20f34:	00e1e1e1 00e1e1e1 00e1e1e1 00878787     ................
   20f44:	00878787 00878787 00878787 4a878787     ...............J
   20f54:	ff898989 ffcfcfcf 33cdcdcd 00cdcdcd     ...........3....
   20f64:	00cdcdcd 00cdcdcd 009e9e9e 009e9e9e     ................
   20f74:	009e9e9e 3f9e9e9e ffa1a1a1 ffe2e2e2     .......?........
   20f84:	3ce1e1e1 00e1e1e1 00e1e1e1 00e1e1e1     ...<............
   20f94:	00e1e1e1 00878787 00878787 00878787     ................
   20fa4:	00878787 3c878787 ff878787 ffcecece     .......<........
   20fb4:	3fcccccc 00cccccc 00cccccc 00cccccc     ...?............
   20fc4:	009e9e9e 009e9e9e 009e9e9e 4b9e9e9e     ...............K
   20fd4:	ffa8a8a8 ffe2e2e2 39e1e1e1 00e1e1e1     ...........9....
   20fe4:	00e1e1e1 00e1e1e1 00e1e1e1 00868686     ................
   20ff4:	00868686 00868686 00868686 3a868686     ...............:
   21004:	ff848484 ffcdcdcd 4bcdcdcd 00cdcdcd     ...........K....
   21014:	00cdcdcd 00cdcdcd 009e9e9e 009e9e9e     ................
   21024:	009e9e9e 5a9e9e9e ffadadad ffe2e2e2     .......Z........
   21034:	2de0e0e0 00e0e0e0 00e0e0e0 00e0e0e0     ...-............
   21044:	00e0e0e0 00858585 00858585 00858585     ................
   21054:	00858585 2d858585 ff838383 ffcccccc     .......-........
   21064:	5acdcdcd 00cdcdcd 00cdcdcd 00cdcdcd     ...Z............
   21074:	009e9e9e 009e9e9e 009e9e9e 669e9e9e     ...............f
   21084:	ffb3b3b3 ffe1e1e1 28e0e0e0 00e0e0e0     ...........(....
   21094:	00e0e0e0 00e0e0e0 00e0e0e0 00848484     ................
   210a4:	00848484 00848484 00848484 29848484     ...............)
   210b4:	ff838383 ffcacaca 66cecece 00cecece     ...........f....
   210c4:	00cecece 00cecece 009e9e9e 009e9e9e     ................
   210d4:	009e9e9e 729e9e9e ffb6b6b6 ffe1e1e1     .......r........
   210e4:	1ee0e0e0 00e0e0e0 00e0e0e0 00e0e0e0     ................
   210f4:	00e0e0e0 00848484 00848484 00848484     ................
   21104:	00848484 1e848484 ff828282 ffc7c7c7     ................
   21114:	72cecece 00cecece 00cecece 00cecece     ...r............
   21124:	009e9e9e 009e9e9e 009e9e9e 7e9e9e9e     ...............~
   21134:	ffb9b9b9 ffe1e1e1 18dfdfdf 00dfdfdf     ................
   21144:	00dfdfdf 00dfdfdf 00dfdfdf 00848484     ................
   21154:	00848484 00848484 00848484 19848484     ................
   21164:	ff828282 ffc5c5c5 7ececece 00cecece     ...........~....
   21174:	00cecece 00cecece 009e9e9e 009e9e9e     ................
   21184:	009e9e9e 8a9e9e9e ffbbbbbb ffe1e1e1     ................
   21194:	0fdfdfdf 00dfdfdf 00dfdfdf 00dfdfdf     ................
   211a4:	00dfdfdf 00838383 00838383 00838383     ................
   211b4:	00838383 0f838383 ff818181 ffc2c2c2     ................
   211c4:	8acecece 00cecece 00cecece 00cecece     ................
   211d4:	009e9e9e 009e9e9e 009e9e9e 969e9e9e     ................
   211e4:	ffbbbbbb ffe0e0e0 08dfdfdf 00dfdfdf     ................
   211f4:	00dfdfdf 00dfdfdf 00dfdfdf 00838383     ................
   21204:	00838383 00838383 00838383 09838383     ................
   21214:	ff818181 ffbebebe 96cfcfcf 00cfcfcf     ................
   21224:	00cfcfcf 00cfcfcf 009e9e9e 009e9e9e     ................
   21234:	009e9e9e a59e9e9e ffbbbbbb ffe0e0e0     ................
   21244:	00dfdfdf 00dfdfdf 00dfdfdf 00dfdfdf     ................
   21254:	00dfdfdf 00838383 00838383 00838383     ................
   21264:	00838383 00838383 ff808080 ffb7b7b7     ................
   21274:	a5cfcfcf 00cfcfcf 00cfcfcf 00cfcfcf     ................
   21284:	009e9e9e 009e9e9e 009e9e9e b19e9e9e     ................
   21294:	ffbbbbbb f6dfdfdf 00dfdfdf 00dfdfdf     ................
   212a4:	00dfdfdf 00dfdfdf 00dfdfdf 00818181     ................
   212b4:	00818181 00818181 00818181 00818181     ................
   212c4:	f7818181 ffb4b4b4 b1cfcfcf 00cfcfcf     ................
   212d4:	00cfcfcf 00cfcfcf 009e9e9e 009e9e9e     ................
   212e4:	009e9e9e bd9e9e9e ffbebebe f0dfdfdf     ................
   212f4:	00dfdfdf 00dfdfdf 00dfdfdf 00dfdfdf     ................
   21304:	00dfdfdf 00818181 00818181 00818181     ................
   21314:	00818181 00818181 f0818181 ffb4b4b4     ................
   21324:	bdd0d0d0 00d0d0d0 00d0d0d0 00d0d0d0     ................
   21334:	009e9e9e 009e9e9e 009e9e9e c99e9e9e     ................
   21344:	ffc6c6c6 e6dfdfdf 00dfdfdf 00dfdfdf     ................
   21354:	00dfdfdf 00dfdfdf 00dfdfdf 00828282     ................
   21364:	00828282 00828282 00828282 00828282     ................
   21374:	e7828282 ffb4b4b4 c9d0d0d0 00d0d0d0     ................
   21384:	00d0d0d0 00d0d0d0 009e9e9e 009e9e9e     ................
   21394:	009e9e9e d59e9e9e ffcbcbcb e1dedede     ................
   213a4:	00dedede 00dedede 00dedede 00dedede     ................
   213b4:	00dedede 00828282 00828282 00828282     ................
   213c4:	00828282 00828282 e1828282 ffb4b4b4     ................
   213d4:	d5d1d1d1 00d1d1d1 00d1d1d1 00d1d1d1     ................
   213e4:	009e9e9e 009e9e9e 009e9e9e e19e9e9e     ................
   213f4:	ffcdcdcd d6dedede 00dedede 00dedede     ................
   21404:	00dedede 00dedede 00dedede 00838383     ................
   21414:	00838383 00838383 00838383 00838383     ................
   21424:	d7838383 ffb0b0b0 e1d1d1d1 00d1d1d1     ................
   21434:	00d1d1d1 00d1d1d1 009d9d9d 009d9d9d     ................
   21444:	009d9d9d f09d9d9d ffcdcdcd d2dddddd     ................
   21454:	00dddddd 00dddddd 00dddddd 00dddddd     ................
   21464:	00dddddd 00838383 00838383 00838383     ................
   21474:	00838383 00838383 d2838383 ffa9a9a9     ................
   21484:	f0d1d1d1 00d1d1d1 00d1d1d1 00d1d1d1     ................
   21494:	009e9e9e 009e9e9e 009e9e9e fc9c9c9c     ................
   214a4:	ffcdcdcd c5dddddd 00dddddd 00dddddd     ................
   214b4:	00dddddd 00dddddd 00dddddd 00848484     ................
   214c4:	00848484 00848484 00848484 00848484     ................
   214d4:	c6848484 ffa4a4a4 fcd2d2d2 00d4d4d4     ................
   214e4:	00d4d4d4 00d4d4d4 009e9e9e 009e9e9e     ................
   214f4:	099e9e9e ff9c9c9c ffcccccc c3dcdcdc     ................
   21504:	00dcdcdc 00dcdcdc 00dcdcdc 00dcdcdc     ................
   21514:	00dcdcdc 00848484 00848484 00848484     ................
   21524:	00848484 00848484 c3848484 ffa0a0a0     ................
   21534:	ffd3d3d3 09d4d4d4 00d4d4d4 00d4d4d4     ................
   21544:	009e9e9e 009e9e9e 159e9e9e ff9b9b9b     ................
   21554:	ffcccccc b5dcdcdc 00dcdcdc 00dcdcdc     ................
   21564:	00dcdcdc 00dcdcdc 00dcdcdc 00848484     ................
   21574:	00848484 00848484 00848484 00848484     ................
   21584:	b6848484 ffa0a0a0 ffd4d4d4 15d5d5d5     ................
   21594:	00d5d5d5 00d5d5d5 009d9d9d 009d9d9d     ................
   215a4:	219d9d9d ff9a9a9a ffcbcbcb b4dbdbdb     ...!............
   215b4:	00dbdbdb 00dbdbdb 00dbdbdb 00dbdbdb     ................
   215c4:	00dbdbdb 00858585 00858585 00858585     ................
   215d4:	00858585 00858585 b4858585 ffa1a1a1     ................
   215e4:	ffd4d4d4 21d5d5d5 00d5d5d5 00d5d5d5     .......!........
   215f4:	009c9c9c 009c9c9c 2d9c9c9c ff9a9a9a     ...........-....
   21604:	ffcdcdcd a5dbdbdb 00dbdbdb 00dbdbdb     ................
   21614:	00dbdbdb 00dbdbdb 00dbdbdb 00868686     ................
   21624:	00868686 00868686 00868686 00868686     ................
   21634:	a6868686 ffa2a2a2 ffd4d4d4 2dd6d6d6     ...............-
   21644:	00d6d6d6 00d6d6d6 009c9c9c 009c9c9c     ................
   21654:	3c9c9c9c ff9a9a9a ffcfcfcf a3dadada     ...<............
   21664:	00dadada 00dadada 00dadada 00dadada     ................
   21674:	00dadada 00878787 00878787 00878787     ................
   21684:	00878787 00878787 a4878787 ffa3a3a3     ................
   21694:	ffd4d4d4 3cd6d6d6 00d6d6d6 00d6d6d6     .......<........
   216a4:	009b9b9b 009b9b9b 489b9b9b ffa0a0a0     ...........H....
   216b4:	ffd0d0d0 96dadada 00dadada 00dadada     ................
   216c4:	00dadada 00dadada 00dadada 00878787     ................
   216d4:	00878787 00878787 00878787 00878787     ................
   216e4:	96878787 ffa4a4a4 ffd5d5d5 48d7d7d7     ...............H
   216f4:	00d7d7d7 00d7d7d7 009a9a9a 009a9a9a     ................
   21704:	549a9a9a ffa5a5a5 ffd2d2d2 93d9d9d9     ...T............
   21714:	00d9d9d9 00d9d9d9 00d9d9d9 00d9d9d9     ................
   21724:	00d9d9d9 00888888 00888888 00888888     ................
   21734:	00888888 00888888 94888888 ffa3a3a3     ................
   21744:	ffd4d4d4 54d7d7d7 00d7d7d7 00d7d7d7     .......T........
   21754:	009a9a9a 009a9a9a 609a9a9a ffaaaaaa     ...........`....
   21764:	ffd2d2d2 87d9d9d9 00d9d9d9 00d9d9d9     ................
   21774:	00d9d9d9 00d9d9d9 00d9d9d9 00888888     ................
   21784:	00888888 00888888 00888888 00888888     ................
   21794:	87888888 ffa4a4a4 ffd4d4d4 60d8d8d8     ...............`
   217a4:	00d8d8d8 00d8d8d8 009a9a9a 009a9a9a     ................
   217b4:	6c9a9a9a ffacacac ffd4d4d4 83d9d9d9     ...l............
   217c4:	00d9d9d9 00d9d9d9 00d9d9d9 00d9d9d9     ................
   217d4:	00d9d9d9 00898989 00898989 00898989     ................
   217e4:	00898989 00898989 84898989 ffa4a4a4     ................
   217f4:	ffd3d3d3 6cd9d9d9 00d9d9d9 00d9d9d9     .......l........
   21804:	00999999 00999999 78999999 ffafafaf     ...........x....
   21814:	ffd5d5d5 78d8d8d8 00d8d8d8 00d8d8d8     .......x........
   21824:	00d8d8d8 00d8d8d8 00d8d8d8 008a8a8a     ................
   21834:	008a8a8a 008a8a8a 008a8a8a 008a8a8a     ................
   21844:	788a8a8a ffa3a3a3 ffd2d2d2 78d9d9d9     ...x...........x
   21854:	00d9d9d9 00d9d9d9 00989898 00989898     ................
   21864:	87989898 ffb0b0b0 ffd5d5d5 72d7d7d7     ...............r
   21874:	00d7d7d7 00d7d7d7 00d7d7d7 00d7d7d7     ................
   21884:	00d7d7d7 008a8a8a 008a8a8a 008a8a8a     ................
   21894:	008a8a8a 008a8a8a 738a8a8a ffa2a2a2     ...........s....
   218a4:	ffcfcfcf 87d9d9d9 00d9d9d9 00d9d9d9     ................
   218b4:	00989898 00989898 93989898 ffb0b0b0     ................
   218c4:	ffd6d6d6 69d7d7d7 00d7d7d7 00d7d7d7     .......i........
   218d4:	00d7d7d7 00d7d7d7 00d7d7d7 008b8b8b     ................
   218e4:	008b8b8b 008b8b8b 008b8b8b 008b8b8b     ................
   218f4:	698b8b8b ffa2a2a2 ffcdcdcd 93dadada     ...i............
   21904:	00dadada 00dadada 00979797 00979797     ................
   21914:	9f979797 ffb0b0b0 ffd7d7d7 62d6d6d6     ...............b
   21924:	00d6d6d6 00d6d6d6 00d6d6d6 00d6d6d6     ................
   21934:	00d6d6d6 008c8c8c 008c8c8c 008c8c8c     ................
   21944:	008c8c8c 008c8c8c 638c8c8c ffa0a0a0     ...........c....
   21954:	ffcacaca 9fdadada 00dadada 00dadada     ................
   21964:	00979797 00979797 ab979797 ffb0b0b0     ................
   21974:	ffd7d7d7 5ad6d6d6 00d6d6d6 00d6d6d6     .......Z........
   21984:	00d6d6d6 00d6d6d6 00d6d6d6 008c8c8c     ................
   21994:	008c8c8c 008c8c8c 008c8c8c 008c8c8c     ................
   219a4:	5a8c8c8c ff9e9e9e ffc6c6c6 abdbdbdb     ...Z............
   219b4:	00dbdbdb 00dbdbdb 00969696 00969696     ................
   219c4:	b7969696 ffaeaeae ffd7d7d7 52d5d5d5     ...............R
   219d4:	00d5d5d5 00d5d5d5 00d5d5d5 00d5d5d5     ................
   219e4:	00d5d5d5 008d8d8d 008d8d8d 008d8d8d     ................
   219f4:	008d8d8d 008d8d8d 528d8d8d ff9b9b9b     ...........R....
   21a04:	ffc5c5c5 b7dbdbdb 00dbdbdb 00dbdbdb     ................
   21a14:	00959595 00959595 c3959595 ffaeaeae     ................
   21a24:	ffd7d7d7 4bd5d5d5 00d5d5d5 00d5d5d5     .......K........
   21a34:	00d5d5d5 00d5d5d5 00d5d5d5 008e8e8e     ................
   21a44:	008e8e8e 008e8e8e 008e8e8e 008e8e8e     ................
   21a54:	4b8e8e8e ff999999 ffc7c7c7 c3dcdcdc     ...K............
   21a64:	00dcdcdc 00dcdcdc 00949494 00949494     ................
   21a74:	d2949494 ffb3b3b3 ffd6d6d6 41d4d4d4     ...............A
   21a84:	00d4d4d4 00d4d4d4 00d4d4d4 00d4d4d4     ................
   21a94:	00d4d4d4 008f8f8f 008f8f8f 008f8f8f     ................
   21aa4:	008f8f8f 008f8f8f 428f8f8f ff969696     ...........B....
   21ab4:	ffc7c7c7 d2dcdcdc 00dcdcdc 00dcdcdc     ................
   21ac4:	00949494 00949494 de949494 ffb8b8b8     ................
   21ad4:	ffd6d6d6 3cd4d4d4 00d4d4d4 00d4d4d4     .......<........
   21ae4:	00d4d4d4 00d4d4d4 00d4d4d4 008f8f8f     ................
   21af4:	008f8f8f 008f8f8f 008f8f8f 008f8f8f     ................
   21b04:	3c8f8f8f ff939393 ffc7c7c7 dedddddd     ...<............
   21b14:	00dddddd 00dddddd 00939393 00939393     ................
   21b24:	ea939393 ffbbbbbb ffd6d6d6 31d3d3d3     ...............1
   21b34:	00d3d3d3 00d3d3d3 00d3d3d3 00d3d3d3     ................
   21b44:	00d3d3d3 00909090 00909090 00909090     ................
   21b54:	00909090 00909090 32909090 ff939393     ...........2....
   21b64:	ffc7c7c7 eadddddd 00dddddd 00dddddd     ................
   21b74:	00949494 00949494 f6939393 ffbcbcbc     ................
   21b84:	ffd5d5d5 2dd3d3d3 00d3d3d3 00d3d3d3     .......-........
   21b94:	00d3d3d3 00d3d3d3 00d3d3d3 00919191     ................
   21ba4:	00919191 00919191 00919191 00919191     ................
   21bb4:	2d919191 ff949494 ffc7c7c7 f6dedede     ...-............
   21bc4:	00e0e0e0 00e0e0e0 00949494 03949494     ................
   21bd4:	ff929292 ffbdbdbd ffd5d5d5 21d3d3d3     ...............!
   21be4:	00d3d3d3 00d3d3d3 00d3d3d3 00d3d3d3     ................
   21bf4:	00acacac 00afafaf 00929292 00929292     ................
   21c04:	00929292 00929292 21929292 ff949494     ...........!....
   21c14:	ffc7c7c7 ffdedede 03e0e0e0 00e0e0e0     ................
   21c24:	00949494 0f949494 ff919191 ffbcbcbc     ................
   21c34:	ffd4d4d4 1ed2d2d2 00d2d2d2 00d2d2d2     ................
   21c44:	00d2d2d2 00ababab 00acacac 00afafaf     ................
   21c54:	00b3b3b3 00939393 00939393 00939393     ................
   21c64:	1e939393 ff959595 ffc8c8c8 ffdfdfdf     ................
   21c74:	0fe0e0e0 00e0e0e0 00939393 1e939393     ................
   21c84:	ff909090 ffbbbbbb ffd4d4d4 10d1d1d1     ................
   21c94:	00d1d1d1 00d1d1d1 00a9a9a9 00ababab     ................
   21ca4:	00acacac 00afafaf 00b3b3b3 00b6b6b6     ................
   21cb4:	00939393 00939393 11939393 ff969696     ................
   21cc4:	ffc8c8c8 ffdfdfdf 1ee0e0e0 00e0e0e0     ................
   21cd4:	00939393 2a939393 ff8f8f8f ffbababa     .......*........
   21ce4:	ffd3d3d3 0fd1d1d1 00d1d1d1 00aaaaaa     ................
   21cf4:	00a9a9a9 00ababab 00acacac 00afafaf     ................
   21d04:	00b3b3b3 00b6b6b6 00bababa 00949494     ................
   21d14:	0f949494 ff979797 ffc9c9c9 ffe0e0e0     ................
   21d24:	2ae1e1e1 00e1e1e1 00929292 36929292     ...*...........6
   21d34:	ff8f8f8f ffbababa ffd1d1d1 00b7b7b7     ................
   21d44:	00ababab 00aaaaaa 00a9a9a9 00ababab     ................
   21d54:	00acacac 00afafaf 00b3b3b3 00b6b6b6     ................
   21d64:	00bababa 00bebebe 01a1a1a1 ffa6a6a6     ................
   21d74:	ffcacaca ffe0e0e0 36e1e1e1 00e1e1e1     ...........6....
   21d84:	00919191 42919191 ff919191 ffb9b9b9     .......B........
   21d94:	ffbbbbbb ffb7b7b7 ffababab ffaaaaaa     ................
   21da4:	ffa9a9a9 ffababab ffacacac ffafafaf     ................
   21db4:	ffb3b3b3 ffb6b6b6 ffbababa ffbebebe     ................
   21dc4:	ffb1b1b1 ffb5b5b5 ffcacaca ffe0e0e0     ................
   21dd4:	42e1e1e1 00e1e1e1 00909090 4e909090     ...B...........N
   21de4:	ff969696 ffb8b8b8 ffb5b5b5 ffb2b2b2     ................
   21df4:	ffb0b0b0 ffaeaeae ffaeaeae ffb0b0b0     ................
   21e04:	ffb2b2b2 ffb5b5b5 ffb8b8b8 ffbbbbbb     ................
   21e14:	ffbfbfbf ffc2c2c2 ffc5c5c5 ffc8c8c8     ................
   21e24:	ffcacaca ffe0e0e0 4ee1e1e1 00e1e1e1     ...........N....
   21e34:	008f8f8f 5a8f8f8f ff9b9b9b ffb8b8b8     .......Z........
   21e44:	ffb1b1b1 ff626262 ff7b7b7b ff7a7a7a     ....bbb.{{{.zzz.
   21e54:	ff7a7a7a ff7c7c7c ff7d7d7d ff7f7f7f     zzz.|||.}}}.....
   21e64:	ff818181 ff848484 ff878787 ff898989     ................
   21e74:	ff8f8f8f ffc7c7c7 ffcbcbcb ffe0e0e0     ................
   21e84:	5ae1e1e1 00e1e1e1 008f8f8f 698f8f8f     ...Z...........i
   21e94:	ff9e9e9e ffb7b7b7 ffafafaf ff808080     ................
   21ea4:	ffafafaf ffadadad ffafafaf ffb2b2b2     ................
   21eb4:	ffb4b4b4 ffb7b7b7 ffbababa ffbdbdbd     ................
   21ec4:	ffc1c1c1 ffc3c3c3 ff919191 ffc5c5c5     ................
   21ed4:	ffcccccc ffdfdfdf 69e1e1e1 00e1e1e1     ...........i....
   21ee4:	008e8e8e 758e8e8e ffa0a0a0 ffb6b6b6     .......u........
   21ef4:	ffababab ff808080 ffafafaf ffaeaeae     ................
   21f04:	ffb0b0b0 ffb2b2b2 ffb4b4b4 ffb8b8b8     ................
   21f14:	ffbababa ffbebebe ffc2c2c2 ffc4c4c4     ................
   21f24:	ff959595 ffc1c1c1 ffcccccc ffdddddd     ................
   21f34:	75e1e1e1 00e1e1e1 008d8d8d 818d8d8d     ...u............
   21f44:	ffa2a2a2 ffb5b5b5 ffa7a7a7 ff7f7f7f     ................
   21f54:	ffaeaeae ffaeaeae ffb0b0b0 ffb2b2b2     ................
   21f64:	ffb5b5b5 ffb8b8b8 ffbbbbbb ffbfbfbf     ................
   21f74:	ffc2c2c2 ffc5c5c5 ff999999 ffbebebe     ................
   21f84:	ffcdcdcd ffdcdcdc 81e1e1e1 00e1e1e1     ................
   21f94:	008c8c8c 8d8c8c8c ffa3a3a3 ffb4b4b4     ................
   21fa4:	ffa4a4a4 ff828282 ffaeaeae ffafafaf     ................
   21fb4:	ffb1b1b1 ffb3b3b3 ffb6b6b6 ffb9b9b9     ................
   21fc4:	ffbcbcbc ffc0c0c0 ffc3c3c3 ffc6c6c6     ................
   21fd4:	ff9d9d9d ffbbbbbb ffcecece ffdadada     ................
   21fe4:	8de1e1e1 00e1e1e1 008c8c8c 998c8c8c     ................
   21ff4:	ffa3a3a3 ffb4b4b4 ffa1a1a1 ff858585     ................
   22004:	ffadadad ffafafaf ffb2b2b2 ffb4b4b4     ................
   22014:	ffb7b7b7 ffbababa ffbdbdbd ffc1c1c1     ................
   22024:	ffc3c3c3 ffc7c7c7 ffa2a2a2 ffb9b9b9     ................
   22034:	ffcecece ffd7d7d7 99e1e1e1 00e1e1e1     ................
   22044:	008b8b8b a58b8b8b ffa2a2a2 ffb3b3b3     ................
   22054:	ff9d9d9d ff898989 ffaeaeae ffb0b0b0     ................
   22064:	ffb2b2b2 ffb4b4b4 ffb8b8b8 ffbababa     ................
   22074:	ffbebebe ffc2c2c2 ffc4c4c4 ffc8c8c8     ................
   22084:	ffa5a5a5 ffb5b5b5 ffcecece ffd4d4d4     ................
   22094:	a5e1e1e1 00e1e1e1 008a8a8a b48a8a8a     ................
   220a4:	ffa1a1a1 ffb2b2b2 ff999999 ff8c8c8c     ................
   220b4:	ffaeaeae ffb0b0b0 ffb2b2b2 ffb5b5b5     ................
   220c4:	ffb8b8b8 ffbbbbbb ffbfbfbf ffc2c2c2     ................
   220d4:	ffc5c5c5 ffc8c8c8 ffa9a9a9 ffb2b2b2     ................
   220e4:	ffcfcfcf ffd1d1d1 b4e1e1e1 00e1e1e1     ................
   220f4:	008a8a8a c08a8a8a ffa0a0a0 ffb2b2b2     ................
   22104:	ff969696 ff909090 ffafafaf ffb1b1b1     ................
   22114:	ffb3b3b3 ffb6b6b6 ffb9b9b9 ffbcbcbc     ................
   22124:	ffc0c0c0 ffc3c3c3 ffc6c6c6 ffc9c9c9     ................
   22134:	ffadadad ffb0b0b0 ffcfcfcf ffd1d1d1     ................
   22144:	c0e1e1e1 00e1e1e1 00898989 cc898989     ................
   22154:	ffa4a4a4 ffb2b2b2 ff929292 ff939393     ................
   22164:	ffafafaf ffb2b2b2 ffb4b4b4 ffb7b7b7     ................
   22174:	ffbababa ffbdbdbd ffc1c1c1 ffc3c3c3     ................
   22184:	ffc7c7c7 ffcacaca ffb2b2b2 ffacacac     ................
   22194:	ffcfcfcf ffd1d1d1 cce1e1e1 00e1e1e1     ................
   221a4:	00888888 d8888888 ffa7a7a7 ffb1b1b1     ................
   221b4:	ff8f8f8f ff989898 ffb0b0b0 ffb2b2b2     ................
   221c4:	ffb4b4b4 ffb8b8b8 ffbababa ffbebebe     ................
   221d4:	ffc2c2c2 ffc4c4c4 ffc8c8c8 ffcacaca     ................
   221e4:	ffb5b5b5 ffa9a9a9 ffcfcfcf ffd1d1d1     ................
   221f4:	d8e1e1e1 00e1e1e1 00888888 e4888888     ................
   22204:	ffababab ffb0b0b0 ff8b8b8b ff9c9c9c     ................
   22214:	ffb0b0b0 ffb2b2b2 ffb5b5b5 ffb8b8b8     ................
   22224:	ffbbbbbb ffbfbfbf ffc2c2c2 ffc5c5c5     ................
   22234:	ffc8c8c8 ffcacaca ffb9b9b9 ffa5a5a5     ................
   22244:	ffcfcfcf ffd1d1d1 e4e1e1e1 00e1e1e1     ................
   22254:	00878787 f0878787 ffaeaeae ffb0b0b0     ................
   22264:	ff888888 ffa1a1a1 ffb1b1b1 ffb3b3b3     ................
   22274:	ffb6b6b6 ffb9b9b9 ffbcbcbc ffc0c0c0     ................
   22284:	ffc3c3c3 ffc6c6c6 ffc9c9c9 ffcbcbcb     ................
   22294:	ffbebebe ffa2a2a2 ffcfcfcf ffd0d0d0     ................
   222a4:	f0e1e1e1 00e1e1e1 00888888 ff878787     ................
   222b4:	ffb1b1b1 ffafafaf ff858585 ffa5a5a5     ................
   222c4:	ffb2b2b2 ffb4b4b4 ffb7b7b7 ffbababa     ................
   222d4:	ffbdbdbd ffc1c1c1 ffc3c3c3 ffc7c7c7     ................
   222e4:	ffcacaca ffcccccc ffc1c1c1 ff9e9e9e     ................
   222f4:	ffcfcfcf ffd0d0d0 ffe2e2e2 00e1e1e1     ................
   22304:	0c888888 ff868686 ffb1b1b1 ffafafaf     ................
   22314:	ff838383 ffaaaaaa ffb2b2b2 ffb4b4b4     ................
   22324:	ffb8b8b8 ffbababa ffbebebe ffc2c2c2     ................
   22334:	ffc4c4c4 ffc8c8c8 ffcacaca ffcccccc     ................
   22344:	ffc5c5c5 ff9a9a9a ffcfcfcf ffcfcfcf     ................
   22354:	ffe2e2e2 0ce1e1e1 18888888 ff858585     ................
   22364:	ffb0b0b0 ffaeaeae ff808080 ffadadad     ................
   22374:	ffb2b2b2 ffb5b5b5 ffb8b8b8 ffbbbbbb     ................
   22384:	ffbfbfbf ffc2c2c2 ffc5c5c5 ffc8c8c8     ................
   22394:	ffcacaca ffcdcdcd ffc9c9c9 ff979797     ................
   223a4:	ffcfcfcf ffcfcfcf ffe2e2e2 18e1e1e1     ................
   223b4:	24878787 ff848484 ffb0b0b0 ffacacac     ...$............
   223c4:	ff7e7e7e ffb0b0b0 ffb3b3b3 ffb6b6b6     ~~~.............
   223d4:	ffb9b9b9 ffbcbcbc ffc0c0c0 ffc3c3c3     ................
   223e4:	ffc6c6c6 ffc9c9c9 ffcbcbcb ffcecece     ................
   223f4:	ffcdcdcd ff959595 ffcdcdcd ffcfcfcf     ................
   22404:	ffe2e2e2 24e1e1e1 30878787 ff848484     .......$...0....
   22414:	ffafafaf ffa8a8a8 ff7e7e7e ffb2b2b2     ........~~~.....
   22424:	ffb4b4b4 ffb7b7b7 ffbababa ffbdbdbd     ................
   22434:	ffc1c1c1 ffc3c3c3 ffc7c7c7 ffcacaca     ................
   22444:	ffcccccc ffcecece ffcfcfcf ff979797     ................
   22454:	ffcacaca ffcfcfcf ffe2e2e2 30e1e1e1     ...............0
   22464:	3c868686 ff858585 ffafafaf ffa6a6a6     ...<............
   22474:	ff7f7f7f ffb2b2b2 ffb4b4b4 ffb8b8b8     ................
   22484:	ffbababa ffbebebe ffc2c2c2 ffc4c4c4     ................
   22494:	ffc8c8c8 ffcacaca ffcccccc ffcecece     ................
   224a4:	ffcfcfcf ff9b9b9b ffc6c6c6 ffcfcfcf     ................
   224b4:	ffe2e2e2 3ce1e1e1 4b858585 ff898989     .......<...K....
   224c4:	ffaeaeae ffa3a3a3 ff7f7f7f ffb2b2b2     ................
   224d4:	ffb5b5b5 ffb8b8b8 ffbbbbbb ffbfbfbf     ................
   224e4:	ffc2c2c2 ffc5c5c5 ffc8c8c8 ffcacaca     ................
   224f4:	ffcdcdcd ffcfcfcf ffcfcfcf ff9e9e9e     ................
   22504:	ffc2c2c2 ffcfcfcf ffe1e1e1 4be1e1e1     ...............K
   22514:	57848484 ff8f8f8f ffaeaeae ffa1a1a1     ...W............
   22524:	ff838383 ffb3b3b3 ffb6b6b6 ffb9b9b9     ................
   22534:	ffbcbcbc ffc0c0c0 ffc3c3c3 ffc6c6c6     ................
   22544:	ffc9c9c9 ffcbcbcb ffcecece ffcfcfcf     ................
   22554:	ffcfcfcf ffa2a2a2 ffbfbfbf ffcfcfcf     ................
   22564:	ffe1e1e1 57e1e1e1 63848484 ff929292     .......W...c....
   22574:	ffadadad ff9e9e9e ff878787 ffb4b4b4     ................
   22584:	ffb7b7b7 ffbababa ffbdbdbd ffc1c1c1     ................
   22594:	ffc3c3c3 ffc7c7c7 ffcacaca ffcccccc     ................
   225a4:	ffcecece ffcfcfcf ffcfcfcf ffa6a6a6     ................
   225b4:	ffbbbbbb ffcfcfcf ffe0e0e0 63e1e1e1     ...............c
   225c4:	6f848484 ff959595 ffaeaeae ff9c9c9c     ...o............
   225d4:	ff8c8c8c ffb4b4b4 ffb8b8b8 ffbababa     ................
   225e4:	ffbebebe ffc2c2c2 ffc4c4c4 ffc8c8c8     ................
   225f4:	ffcacaca ffcccccc ffcecece ffcfcfcf     ................
   22604:	ffcfcfcf ffa9a9a9 ffb8b8b8 ffcfcfcf     ................
   22614:	ffdfdfdf 6fe1e1e1 7b838383 ff969696     .......o...{....
   22624:	ffaeaeae ff999999 ff8f8f8f ffb5b5b5     ................
   22634:	ffb8b8b8 ffbbbbbb ffbfbfbf ffc2c2c2     ................
   22644:	ffc5c5c5 ffc8c8c8 ffcacaca ffcdcdcd     ................
   22654:	ffcfcfcf ffcfcfcf ffcfcfcf ffadadad     ................
   22664:	ffb4b4b4 ffcfcfcf ffdddddd 7be1e1e1     ...............{
   22674:	87838383 ff989898 ffafafaf ff979797     ................
   22684:	ff949494 ffb6b6b6 ffb9b9b9 ffbcbcbc     ................
   22694:	ffc0c0c0 ffc3c3c3 ffc6c6c6 ffc9c9c9     ................
   226a4:	ffcbcbcb ffcecece ffcfcfcf ffcfcfcf     ................
   226b4:	ffcfcfcf ffb0b0b0 ffb0b0b0 ffcfcfcf     ................
   226c4:	ffdbdbdb 87e1e1e1 96828282 ff989898     ................
   226d4:	ffafafaf ff949494 ff999999 ffb7b7b7     ................
   226e4:	ffbababa ffbdbdbd ffc1c1c1 ffc3c3c3     ................
   226f4:	ffc7c7c7 ffcacaca ffcccccc ffcecece     ................
   22704:	ffcfcfcf ffcfcfcf ffcfcfcf ffb4b4b4     ................
   22714:	ffacacac ffcfcfcf ffd8d8d8 96e1e1e1     ................
   22724:	a2828282 ff9a9a9a ffb0b0b0 ff919191     ................
   22734:	ff9d9d9d ffb8b8b8 ffbababa ffbebebe     ................
   22744:	ffc2c2c2 ffc4c4c4 ffc8c8c8 ffcacaca     ................
   22754:	ffcccccc ffcecece ffcfcfcf ffcfcfcf     ................
   22764:	ffcfcfcf ffb7b7b7 ffa9a9a9 ffcfcfcf     ................
   22774:	ffd5d5d5 a2e1e1e1 ae818181 ff9a9a9a     ................
   22784:	ffb0b0b0 ff8e8e8e ffa3a3a3 ffb8b8b8     ................
   22794:	ffbbbbbb ffbfbfbf ffc2c2c2 ffc5c5c5     ................
   227a4:	ffc8c8c8 ffcacaca ffcdcdcd ffcfcfcf     ................
   227b4:	ffcfcfcf ffcfcfcf ffcfcfcf ffbcbcbc     ................
   227c4:	ffa5a5a5 ffcfcfcf ffd2d2d2 aee1e1e1     ................
   227d4:	bb818181 ff9b9b9b ffb1b1b1 ff8c8c8c     ................
   227e4:	ffa8a8a8 ffb9b9b9 ffbcbcbc ffc0c0c0     ................
   227f4:	ffc3c3c3 ffc6c6c6 ffc9c9c9 ffcbcbcb     ................
   22804:	ffcecece ffcfcfcf ffcfcfcf ffcfcfcf     ................
   22814:	ffcfcfcf ffbfbfbf ffa2a2a2 ffcfcfcf     ................
   22824:	ffd1d1d1 bae1e1e1 c7808080 ff9b9b9b     ................
   22834:	ffb2b2b2 ff8a8a8a ffadadad ffbababa     ................
   22844:	ffbdbdbd ffc1c1c1 ffc3c3c3 ffc7c7c7     ................
   22854:	ffcacaca ffcccccc ffcecece ffcfcfcf     ................
   22864:	ffcfcfcf ffcfcfcf ffcfcfcf ffc2c2c2     ................
   22874:	ff9e9e9e ffcfcfcf ffd2d2d2 c6e1e1e1     ................
   22884:	d3818181 ffa2a2a2 ffb2b2b2 ff878787     ................
   22894:	ffb2b2b2 ffbababa ffbebebe ffc2c2c2     ................
   228a4:	ffc4c4c4 ffc8c8c8 ffcacaca ffcccccc     ................
   228b4:	ffcecece ffcfcfcf ffcfcfcf ffcfcfcf     ................
   228c4:	ffcfcfcf ffc6c6c6 ff9a9a9a ffcfcfcf     ................
   228d4:	ffd1d1d1 d2e1e1e1 e1818181 ffa7a7a7     ................
   228e4:	ffb2b2b2 ff8a8a8a ffb0b0b0 ffb5b5b5     ................
   228f4:	ffb9b9b9 ffbcbcbc ffbfbfbf ffc2c2c2     ................
   22904:	ffc4c4c4 ffc7c7c7 ffc9c9c9 ffc9c9c9     ................
   22914:	ffc9c9c9 ffc9c9c9 ffc9c9c9 ffc6c6c6     ................
   22924:	ff979797 ffcfcfcf ffd1d1d1 e1e1e1e1     ................
   22934:	ee828282 ffadadad e4b3b3b3 b2b6b6b6     ................
   22944:	86b9b9b9 60bcbcbc 41c0c0c0 28c3c3c3     .......`...A...(
   22954:	15c6c6c6 08c9c9c9 02cbcbcb 02cecece     ................
   22964:	08cfcfcf 15cfcfcf 28cfcfcf 41cfcfcf     ...........(...A
   22974:	60cfcfcf 86cfcfcf b2cfcfcf e4cfcfcf     ...`............
   22984:	ffd1d1d1 ede1e1e1 618d8d8d 24aaaaaa     ...........a...$
   22994:	00afafaf 00b2b2b2 00b5b5b5 00b9b9b9     ................
   229a4:	00bdbdbd 00bfbfbf 00c3c3c3 00c6c6c6     ................
   229b4:	00c9c9c9 00cbcbcb 00cccccc 00cccccc     ................
   229c4:	00cccccc 00cccccc 00cccccc 00cccccc     ................
   229d4:	00cccccc 00cccccc 24cdcdcd 61dfdfdf     ...........$...a

000229e4 <ui32MCUAllowed>:
   229e4:	00000021 00000000 00000000 00000000     !...............
   229f4:	00000000                                ....

000229f8 <ui32DSP0Allowed>:
   229f8:	00000001 00000000 00010000 00000000     ................
   22a08:	00000000                                ....

00022a0c <ui32DSP1Allowed>:
	...
   22a14:	00020000 00000000 00000000              ............

00022a20 <ui32SharedAccess>:
   22a20:	00000001 00000000 00000000 00000000     ................
   22a30:	00000000                                ....

00022a34 <sGlobalAccess>:
   22a34:	00022a20 000229e4 000229f8 00022a0c      *...)...)...*..
   22a44:	10150008 1015001c 10150030              ........0...

00022a50 <am_hal_gpio_pincfg_output>:
   22a50:	00000183                                ....

00022a54 <g_ui32DSpintbl>:
   22a54:	8fc007e0 e3fbffff 01ffffff 00000000     ................

00022a64 <am_hal_pwrctrl_peripheral_control>:
   22a64:	40021004 00000001 40021008 00000001     ...@.......@....
   22a74:	40021004 00000002 40021008 00000002     ...@.......@....
   22a84:	40021004 00000004 40021008 00000004     ...@.......@....
   22a94:	40021004 00000008 40021008 00000008     ...@.......@....
   22aa4:	40021004 00000010 40021008 00000010     ...@.......@....
   22ab4:	40021004 00000020 40021008 00000020     ...@ ......@ ...
   22ac4:	40021004 00000040 40021008 00000040     ...@@......@@...
   22ad4:	40021004 00000080 40021008 00000080     ...@.......@....
   22ae4:	40021004 00000100 40021008 00000100     ...@.......@....
   22af4:	40021004 00000200 40021008 00000200     ...@.......@....
   22b04:	40021004 00000400 40021008 00000400     ...@.......@....
   22b14:	40021004 00000800 40021008 00000800     ...@.......@....
   22b24:	40021004 00001000 40021008 00001000     ...@.......@....
   22b34:	40021004 00002000 40021008 00002000     ...@. .....@. ..
   22b44:	40021004 00004000 40021008 00004000     ...@.@.....@.@..
   22b54:	40021004 00008000 40021008 00008000     ...@.......@....
   22b64:	40021004 00010000 40021008 00010000     ...@.......@....
   22b74:	40021004 00020000 40021008 00020000     ...@.......@....
   22b84:	40021004 00040000 40021008 00040000     ...@.......@....
   22b94:	40021004 00080000 40021008 00080000     ...@.......@....
   22ba4:	40021004 00100000 40021008 00100000     ...@.......@....
   22bb4:	40021004 00200000 40021008 00200000     ...@.. ....@.. .
   22bc4:	40021004 00400000 40021008 00400000     ...@..@....@..@.
   22bd4:	40021004 00800000 40021008 00800000     ...@.......@....
   22be4:	40021004 01000000 40021008 01000000     ...@.......@....
   22bf4:	4002100c 00000001 40021010 00000001     ...@.......@....
   22c04:	4002100c 00000002 40021010 00000002     ...@.......@....
   22c14:	4002100c 00000004 40021010 00000004     ...@.......@....
   22c24:	4002100c 00000008 40021010 00000008     ...@.......@....
   22c34:	4002100c 00000010 40021010 00000010     ...@.......@....
   22c44:	4002100c 00000020 40021010 00000020     ...@ ......@ ...
   22c54:	4002100c 00000040 40021010 00000040     ...@@......@@...
   22c64:	4002100c 00000080 40021010 00000080     ...@.......@....
   22c74:	4002100c 00000400 40021010 00000400     ...@.......@....
   22c84:	4002100c 00000800 4002100c 00000800     ...@.......@....

00022c94 <g_am_hal_bootrom_helper>:
   22c94:	0800004d 08000051 08000055 08000059     M...Q...U...Y...
   22ca4:	0800006d 08000075 08000079 08000081     m...u...y.......
   22cb4:	08000099 0800009d                       ........

00022cbc <am_hal_daxi_defaults>:
   22cbc:	00010304                                ....

00022cc0 <g_sBspUartConfig>:
   22cc0:	0001c200 00000203 02020000              ............

00022ccc <PRE_TEX>:
   22ccc:	00000400 00000000 00000800 00000c00     ................

00022cdc <bl_a1.6838>:
   22cdc:	0000000f 0000000e 00000000 00000004     ................
   22cec:	00000000 00000004 00000001 00000005     ................
   22cfc:	00000001 00000005 0000000c 0000000c     ................

00022d0c <bl_r1.6837>:
   22d0c:	0000001e 0000001d 00000000 00000008     ................
   22d1c:	00000004 0000000c 00000005 0000000d     ................
   22d2c:	00000001 00000009 00000011 00000015     ................

00022d3c <CSWTCH.20>:
   22d3c:	01020202 04040101 04040201 04080404     ................
   22d4c:	08080404 04010101 04040204 04040404     ................
   22d5c:	04040404 04040404 04040404 04040101     ................
   22d6c:	04040101 04040401 00000003              ............
