<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><link rel="stylesheet" type="text/css" href="insn.css"/><meta name="generator" content="iform.xsl"/><title>WHILELT (predicate as counter) -- A64</title></head><body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">WHILELT (predicate as counter)</h2><p>While incrementing signed scalar less than scalar (predicate-as-counter)</p>
      <p class="aml">This instruction generates a predicate for a group of two or four vectors that starting
from the lowest
numbered element of the group is true while the incrementing value
of the first, signed  scalar operand is less than the second scalar
operand and false thereafter up to the highest numbered element of the group.</p>
      <p class="aml">The full  width of the scalar operands is significant
for the purposes of comparison, and the full width 
first operand is incremented by one for each destination
predicate element, irrespective of the predicate result
element size.</p>
      <p class="aml">The predicate result is placed in the predicate
destination register using the predicate-as-counter encoding.
This instruction sets the First (N), None (Z), and !Last (C)
condition flags based on the predicate result,
and sets the V flag to zero.</p>
    
    <h3 class="classheading"><a id="iclass_sve2"/>SVE2<span style="font-size:smaller;"><br/>(FEAT_SME2 || FEAT_SVE2p1)
          </span></h3><p class="desc"/><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td class="r">1</td><td class="l">0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">1</td><td colspan="2" class="lr">size</td><td class="lr">1</td><td colspan="5" class="lr">Rm</td><td class="l">0</td><td class="r">1</td><td class="lr">vl</td><td class="lr">0</td><td class="lr">0</td><td class="lr">1</td><td colspan="5" class="lr">Rn</td><td class="lr">1</td><td class="lr">0</td><td colspan="3" class="lr">PNd</td></tr><tr class="secondrow"><td colspan="3"/><td colspan="4"/><td/><td colspan="2"/><td/><td colspan="5"/><td colspan="2"/><td/><td/><td class="droppedname">U</td><td class="droppedname">lt</td><td colspan="5"/><td/><td class="droppedname">eq</td><td colspan="3"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Encoding</h4><a id="whilelt_pn_rr_"/><p class="asm-code">WHILELT  <a href="#PNd" title="Is the name of the destination scalable predicate register PN8-PN15, with predicate-as-counter encoding, encoded in the &quot;PNd&quot; field.">&lt;PNd&gt;</a>.<a href="#T__72" title="Is the size specifier, ">&lt;T&gt;</a>, <a href="#Xn__4" title="Is the 64-bit name of the first source general-purpose register, encoded in the &quot;Rn&quot; field.">&lt;Xn&gt;</a>, <a href="#Xm__6" title="Is the 64-bit name of the second source general-purpose register, encoded in the &quot;Rm&quot; field.">&lt;Xm&gt;</a>, <a href="#vl" title="Is the vl specifier, ">&lt;vl&gt;</a></p></div><h4>Decode for this encoding</h4><p class="pseudocode">if !IsFeatureImplemented(FEAT_SME2) &amp;&amp; !IsFeatureImplemented(FEAT_SVE2p1) then
    EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>);
end;
let esize : integer{} = 8 &lt;&lt; UInt(size);
let rsize : integer{} = 64;
let n : integer = UInt(Rn);
let m : integer = UInt(Rm);
let d : integer = UInt('1'::PNd);
let unsigned : boolean = FALSE;
let invert : boolean = FALSE;
let op : CmpOp = Cmp_LT;
let width : integer = 2 &lt;&lt; UInt(vl);</p>
  <div class="encoding-notes"/><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;PNd&gt;</td><td><a id="PNd"/>
        
          <p class="aml">Is the name of the destination scalable predicate register PN8-PN15, with predicate-as-counter encoding, encoded in the "PNd" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;T&gt;</td><td><a id="T__72"/>
        <p>Is the size specifier, 
          encoded in
          <q>size</q>:
            </p>
        <table class="valuetable">
          
            <thead>
              <tr>
                <th class="bitfield">size</th>
                <th class="symbol">&lt;T&gt;</th>
              </tr>
            </thead>
            <tbody>
              <tr>
                <td class="bitfield">00</td>
                <td class="symbol">B</td>
              </tr>
              <tr>
                <td class="bitfield">01</td>
                <td class="symbol">H</td>
              </tr>
              <tr>
                <td class="bitfield">10</td>
                <td class="symbol">S</td>
              </tr>
              <tr>
                <td class="bitfield">11</td>
                <td class="symbol">D</td>
              </tr>
            </tbody>
          
        </table>
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Xn&gt;</td><td><a id="Xn__4"/>
        
          <p class="aml">Is the 64-bit name of the first source general-purpose register, encoded in the "Rn" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Xm&gt;</td><td><a id="Xm__6"/>
        
          <p class="aml">Is the 64-bit name of the second source general-purpose register, encoded in the "Rm" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;vl&gt;</td><td><a id="vl"/>
        <p>Is the vl specifier, 
          encoded in
          <q>vl</q>:
            </p>
        <table class="valuetable">
          
            <thead>
              <tr>
                <th class="bitfield">vl</th>
                <th class="symbol">&lt;vl&gt;</th>
              </tr>
            </thead>
            <tbody>
              <tr>
                <td class="bitfield">0</td>
                <td class="symbol">VLx2</td>
              </tr>
              <tr>
                <td class="bitfield">1</td>
                <td class="symbol">VLx4</td>
              </tr>
            </tbody>
          
        </table>
      </td></tr></table></div><div class="syntax-notes"/>
    <div class="ps"><a id=""/><h3 class="pseudocode">Operation</h3>
      <p class="pseudocode">if IsFeatureImplemented(FEAT_SVE2p1) then CheckSVEEnabled(); else CheckStreamingSVEEnabled(); end;
let VL : integer{} = CurrentVL();
let PL : integer{} = VL DIV 8;
let elements : integer = width * (VL DIV esize);
var operand1 : bits(rsize) = X{}(n);
let operand2 : bits(rsize) = X{}(m);
var result : bits(PL);
var last : boolean = TRUE;
var count : integer = 0;

let op2val : integer = if unsigned then UInt(operand2) else SInt(operand2);
for e = 0 to elements-1 do
    let op1val : integer = if unsigned then UInt(operand1) else SInt(operand1);
    var cond : boolean;
    case op of
        when Cmp_LT =&gt; cond = (op1val &lt;  op2val);
        when Cmp_LE =&gt; cond = (op1val &lt;= op2val);
    end;

    last = last &amp;&amp; cond;
    if last then count = count + 1; end;
    operand1 = operand1 + 1;
end;

result = EncodePredCount{PL}(esize, elements, count, invert);
PSTATE.[N,Z,C,V] = <a href="shared_pseudocode.html#func_PredCountTest_3" title="">PredCountTest</a>(elements, count, invert);
<a href="shared_pseudocode.html#accessor_P_2" title="">P</a>{PL}(d) = result;</p>
    </div>
  <hr/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      2025-09_rel_asl1

      2025-10-24 12:15:02
    </p><p class="copyconf">
      Copyright Â© 2010-2025 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p></body></html>
