#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Apr 10 10:49:38 2024
# Process ID: 31096
# Current directory: E:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/impl_1
# Command line: vivado.exe -log exdes_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source exdes_wrapper.tcl -notrace
# Log file: E:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/impl_1/exdes_wrapper.vdi
# Journal file: E:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/impl_1\vivado.jou
# Running On: weslie, OS: Windows, CPU Frequency: 2419 MHz, CPU Physical cores: 24, Host memory: 34074 MB
#-----------------------------------------------------------
source exdes_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/tools/xilinx/Vivado/2022.2/data/ip'.
add_files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1213.129 ; gain = 197.785
Command: link_design -top exdes_wrapper -part xczu7ev-ffvc1156-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_clk_wiz_0_0/exdes_clk_wiz_0_0.dcp' for cell 'exdes_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_system_ila_0_1/exdes_system_ila_0_1.dcp' for cell 'exdes_i/system_ila_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_tx_video_axis_reg_slice_0/exdes_tx_video_axis_reg_slice_0.dcp' for cell 'exdes_i/tx_video_axis_reg_slice'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_hdmi_tx_ss_0/exdes_v_hdmi_tx_ss_0.dcp' for cell 'exdes_i/v_hdmi_tx_ss'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_vid_phy_controller_0/exdes_vid_phy_controller_0.dcp' for cell 'exdes_i/vid_phy_controller'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_video_frame_crc_0/exdes_video_frame_crc_0.dcp' for cell 'exdes_i/video_frame_crc'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_aud_pat_gen_0/exdes_aud_pat_gen_0.dcp' for cell 'exdes_i/audio_ss_0/aud_pat_gen'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_clk_wiz_0/exdes_clk_wiz_0.dcp' for cell 'exdes_i/audio_ss_0/clk_wiz'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_hdmi_acr_ctrl_0/exdes_hdmi_acr_ctrl_0.dcp' for cell 'exdes_i/audio_ss_0/hdmi_acr_ctrl'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_xbar_0/exdes_xbar_0.dcp' for cell 'exdes_i/audio_ss_0/axi_interconnect/xbar'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_auto_pc_0/exdes_auto_pc_0.dcp' for cell 'exdes_i/audio_ss_0/axi_interconnect/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_axi_gpio_0/exdes_axi_gpio_0.dcp' for cell 'exdes_i/v_tpg_ss_0/axi_gpio'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_system_ila_1_1/exdes_system_ila_1_1.dcp' for cell 'exdes_i/v_tpg_ss_0/system_ila_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/exdes_v_tpg_0.dcp' for cell 'exdes_i/v_tpg_ss_0/v_tpg'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_axi_vdma_0_0/exdes_axi_vdma_0_0.dcp' for cell 'exdes_i/video_gen/axi_vdma_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_axis_data_fifo_0_0/exdes_axis_data_fifo_0_0.dcp' for cell 'exdes_i/video_gen/axis_data_fifo_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_axis_gen_0_0/exdes_axis_gen_0_0.dcp' for cell 'exdes_i/video_gen/axis_gen'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_proc_sys_reset_0_0/exdes_proc_sys_reset_0_0.dcp' for cell 'exdes_i/video_gen/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_smartconnect_0_0/exdes_smartconnect_0_0.dcp' for cell 'exdes_i/video_gen/smartconnect_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_system_ila_1_0/exdes_system_ila_1_0.dcp' for cell 'exdes_i/video_gen/system_ila_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_fmch_axi_iic_0/exdes_fmch_axi_iic_0.dcp' for cell 'exdes_i/zynq_us_ss_0/fmch_axi_iic'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_rst_processor_1_100M_0/exdes_rst_processor_1_100M_0.dcp' for cell 'exdes_i/zynq_us_ss_0/rst_processor_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_rst_processor_1_300M_0/exdes_rst_processor_1_300M_0.dcp' for cell 'exdes_i/zynq_us_ss_0/rst_processor_1_300M'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_zynq_us_0/exdes_zynq_us_0.dcp' for cell 'exdes_i/zynq_us_ss_0/zynq_us'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_xbar_1/exdes_xbar_1.dcp' for cell 'exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_auto_pc_1/exdes_auto_pc_1.dcp' for cell 'exdes_i/zynq_us_ss_0/axi_interconnect_0/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_auto_pc_2/exdes_auto_pc_2.dcp' for cell 'exdes_i/zynq_us_ss_0/axi_interconnect_0/m02_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_auto_pc_3/exdes_auto_pc_3.dcp' for cell 'exdes_i/zynq_us_ss_0/axi_interconnect_0/m03_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_auto_pc_4/exdes_auto_pc_4.dcp' for cell 'exdes_i/zynq_us_ss_0/axi_interconnect_0/m04_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_auto_cc_0/exdes_auto_cc_0.dcp' for cell 'exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_auto_pc_5/exdes_auto_pc_5.dcp' for cell 'exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_auto_cc_1/exdes_auto_cc_1.dcp' for cell 'exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_auto_pc_6/exdes_auto_pc_6.dcp' for cell 'exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_auto_pc_7/exdes_auto_pc_7.dcp' for cell 'exdes_i/zynq_us_ss_0/axi_interconnect_0/m09_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_hdmi_tx_ss_0/bd_0/ip/ip_4/bd_3ea7_axi_crossbar_0.dcp' for cell 'exdes_i/v_hdmi_tx_ss/inst/axi_crossbar'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_hdmi_tx_ss_0/bd_0/ip/ip_3/bd_3ea7_util_vector_logic_0_0.dcp' for cell 'exdes_i/v_hdmi_tx_ss/inst/util_vector_logic_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_hdmi_tx_ss_0/bd_0/ip/ip_2/bd_3ea7_v_axi4s_vid_out_0.dcp' for cell 'exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_hdmi_tx_ss_0/bd_0/ip/ip_0/bd_3ea7_v_hdmi_tx_0.dcp' for cell 'exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_hdmi_tx_ss_0/bd_0/ip/ip_1/bd_3ea7_v_tc_0.dcp' for cell 'exdes_i/v_hdmi_tx_ss/inst/v_tc'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 2586.848 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1724 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: exdes_i/system_ila_0/inst/ila_lib UUID: 5984f80b-ea4a-5e43-9f3b-5d347d721a0c 
INFO: [Chipscope 16-324] Core: exdes_i/v_tpg_ss_0/system_ila_1/inst/ila_lib UUID: 0b4b3eca-631f-5c87-9c74-6862576f8d1a 
INFO: [Chipscope 16-324] Core: exdes_i/video_gen/system_ila_1/inst/ila_lib UUID: 0cee986d-d9b2-5bf9-af62-1712ff679450 
Parsing XDC File [e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_vid_phy_controller_0/ip_0/synth/exdes_vid_phy_controller_0_gtwrapper.xdc] for cell 'exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst'
Finished Parsing XDC File [e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_vid_phy_controller_0/ip_0/synth/exdes_vid_phy_controller_0_gtwrapper.xdc] for cell 'exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst'
Parsing XDC File [e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_vid_phy_controller_0/vid_phy_controller_xdc.xdc] for cell 'exdes_i/vid_phy_controller/inst'
Finished Parsing XDC File [e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_vid_phy_controller_0/vid_phy_controller_xdc.xdc] for cell 'exdes_i/vid_phy_controller/inst'
Parsing XDC File [e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_axi_gpio_0/exdes_axi_gpio_0_board.xdc] for cell 'exdes_i/v_tpg_ss_0/axi_gpio/U0'
Finished Parsing XDC File [e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_axi_gpio_0/exdes_axi_gpio_0_board.xdc] for cell 'exdes_i/v_tpg_ss_0/axi_gpio/U0'
Parsing XDC File [e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_axi_gpio_0/exdes_axi_gpio_0.xdc] for cell 'exdes_i/v_tpg_ss_0/axi_gpio/U0'
Finished Parsing XDC File [e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_axi_gpio_0/exdes_axi_gpio_0.xdc] for cell 'exdes_i/v_tpg_ss_0/axi_gpio/U0'
Parsing XDC File [e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_system_ila_1_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'exdes_i/v_tpg_ss_0/system_ila_1/inst/ila_lib/inst'
Finished Parsing XDC File [e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_system_ila_1_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'exdes_i/v_tpg_ss_0/system_ila_1/inst/ila_lib/inst'
Parsing XDC File [e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_system_ila_1_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'exdes_i/v_tpg_ss_0/system_ila_1/inst/ila_lib/inst'
Finished Parsing XDC File [e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_system_ila_1_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'exdes_i/v_tpg_ss_0/system_ila_1/inst/ila_lib/inst'
Parsing XDC File [e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_clk_wiz_0/exdes_clk_wiz_0_board.xdc] for cell 'exdes_i/audio_ss_0/clk_wiz/inst'
Finished Parsing XDC File [e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_clk_wiz_0/exdes_clk_wiz_0_board.xdc] for cell 'exdes_i/audio_ss_0/clk_wiz/inst'
Parsing XDC File [e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_clk_wiz_0/exdes_clk_wiz_0.xdc] for cell 'exdes_i/audio_ss_0/clk_wiz/inst'
Finished Parsing XDC File [e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_clk_wiz_0/exdes_clk_wiz_0.xdc] for cell 'exdes_i/audio_ss_0/clk_wiz/inst'
Parsing XDC File [e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_aud_pat_gen_0/exdes/rtl/aud_pat_gen/AudioGen.xdc] for cell 'exdes_i/audio_ss_0/aud_pat_gen/inst'
Finished Parsing XDC File [e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_aud_pat_gen_0/exdes/rtl/aud_pat_gen/AudioGen.xdc] for cell 'exdes_i/audio_ss_0/aud_pat_gen/inst'
Parsing XDC File [e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_hdmi_acr_ctrl_0/exdes/rtl/hdmi_acr_ctrl/hdmi_acr_ctrl.xdc] for cell 'exdes_i/audio_ss_0/hdmi_acr_ctrl/inst'
Finished Parsing XDC File [e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_hdmi_acr_ctrl_0/exdes/rtl/hdmi_acr_ctrl/hdmi_acr_ctrl.xdc] for cell 'exdes_i/audio_ss_0/hdmi_acr_ctrl/inst'
Parsing XDC File [e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_zynq_us_0/exdes_zynq_us_0.xdc] for cell 'exdes_i/zynq_us_ss_0/zynq_us/inst'
Finished Parsing XDC File [e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_zynq_us_0/exdes_zynq_us_0.xdc] for cell 'exdes_i/zynq_us_ss_0/zynq_us/inst'
Parsing XDC File [e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_fmch_axi_iic_0/exdes_fmch_axi_iic_0_board.xdc] for cell 'exdes_i/zynq_us_ss_0/fmch_axi_iic/U0'
Finished Parsing XDC File [e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_fmch_axi_iic_0/exdes_fmch_axi_iic_0_board.xdc] for cell 'exdes_i/zynq_us_ss_0/fmch_axi_iic/U0'
Parsing XDC File [e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_rst_processor_1_100M_0/exdes_rst_processor_1_100M_0_board.xdc] for cell 'exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0'
Finished Parsing XDC File [e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_rst_processor_1_100M_0/exdes_rst_processor_1_100M_0_board.xdc] for cell 'exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0'
Parsing XDC File [e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_rst_processor_1_100M_0/exdes_rst_processor_1_100M_0.xdc] for cell 'exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0'
Finished Parsing XDC File [e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_rst_processor_1_100M_0/exdes_rst_processor_1_100M_0.xdc] for cell 'exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0'
Parsing XDC File [e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_rst_processor_1_300M_0/exdes_rst_processor_1_300M_0_board.xdc] for cell 'exdes_i/zynq_us_ss_0/rst_processor_1_300M/U0'
Finished Parsing XDC File [e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_rst_processor_1_300M_0/exdes_rst_processor_1_300M_0_board.xdc] for cell 'exdes_i/zynq_us_ss_0/rst_processor_1_300M/U0'
Parsing XDC File [e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_rst_processor_1_300M_0/exdes_rst_processor_1_300M_0.xdc] for cell 'exdes_i/zynq_us_ss_0/rst_processor_1_300M/U0'
Finished Parsing XDC File [e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_rst_processor_1_300M_0/exdes_rst_processor_1_300M_0.xdc] for cell 'exdes_i/zynq_us_ss_0/rst_processor_1_300M/U0'
Parsing XDC File [e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_system_ila_0_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'exdes_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_system_ila_0_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'exdes_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_system_ila_0_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'exdes_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_system_ila_0_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'exdes_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_smartconnect_0_0/bd_0/ip/ip_1/bd_cc6e_psr_aclk_0_board.xdc] for cell 'exdes_i/video_gen/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_smartconnect_0_0/bd_0/ip/ip_1/bd_cc6e_psr_aclk_0_board.xdc] for cell 'exdes_i/video_gen/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_smartconnect_0_0/bd_0/ip/ip_1/bd_cc6e_psr_aclk_0.xdc] for cell 'exdes_i/video_gen/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_smartconnect_0_0/bd_0/ip/ip_1/bd_cc6e_psr_aclk_0.xdc] for cell 'exdes_i/video_gen/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_axi_vdma_0_0/exdes_axi_vdma_0_0.xdc] for cell 'exdes_i/video_gen/axi_vdma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_axi_vdma_0_0/exdes_axi_vdma_0_0.xdc:69]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_axi_vdma_0_0/exdes_axi_vdma_0_0.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_axi_vdma_0_0/exdes_axi_vdma_0_0.xdc:77]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_axi_vdma_0_0/exdes_axi_vdma_0_0.xdc:81]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_axi_vdma_0_0/exdes_axi_vdma_0_0.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_axi_vdma_0_0/exdes_axi_vdma_0_0.xdc:89]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_axi_vdma_0_0/exdes_axi_vdma_0_0.xdc:93]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_axi_vdma_0_0/exdes_axi_vdma_0_0.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_axi_vdma_0_0/exdes_axi_vdma_0_0.xdc:101]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_axi_vdma_0_0/exdes_axi_vdma_0_0.xdc:105]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_axi_vdma_0_0/exdes_axi_vdma_0_0.xdc:109]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_axi_vdma_0_0/exdes_axi_vdma_0_0.xdc:201]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_axi_vdma_0_0/exdes_axi_vdma_0_0.xdc:209]
Finished Parsing XDC File [e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_axi_vdma_0_0/exdes_axi_vdma_0_0.xdc] for cell 'exdes_i/video_gen/axi_vdma_0/U0'
Parsing XDC File [e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_proc_sys_reset_0_0/exdes_proc_sys_reset_0_0_board.xdc] for cell 'exdes_i/video_gen/proc_sys_reset_0/U0'
Finished Parsing XDC File [e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_proc_sys_reset_0_0/exdes_proc_sys_reset_0_0_board.xdc] for cell 'exdes_i/video_gen/proc_sys_reset_0/U0'
Parsing XDC File [e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_proc_sys_reset_0_0/exdes_proc_sys_reset_0_0.xdc] for cell 'exdes_i/video_gen/proc_sys_reset_0/U0'
Finished Parsing XDC File [e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_proc_sys_reset_0_0/exdes_proc_sys_reset_0_0.xdc] for cell 'exdes_i/video_gen/proc_sys_reset_0/U0'
Parsing XDC File [e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_system_ila_1_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'exdes_i/video_gen/system_ila_1/inst/ila_lib/inst'
Finished Parsing XDC File [e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_system_ila_1_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'exdes_i/video_gen/system_ila_1/inst/ila_lib/inst'
Parsing XDC File [e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_system_ila_1_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'exdes_i/video_gen/system_ila_1/inst/ila_lib/inst'
Finished Parsing XDC File [e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_system_ila_1_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'exdes_i/video_gen/system_ila_1/inst/ila_lib/inst'
Parsing XDC File [e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_clk_wiz_0_0/exdes_clk_wiz_0_0_board.xdc] for cell 'exdes_i/clk_wiz_0/inst'
Finished Parsing XDC File [e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_clk_wiz_0_0/exdes_clk_wiz_0_0_board.xdc] for cell 'exdes_i/clk_wiz_0/inst'
Parsing XDC File [e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_clk_wiz_0_0/exdes_clk_wiz_0_0.xdc] for cell 'exdes_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_clk_wiz_0_0/exdes_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_clk_wiz_0_0/exdes_clk_wiz_0_0.xdc:57]
Finished Parsing XDC File [e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_clk_wiz_0_0/exdes_clk_wiz_0_0.xdc] for cell 'exdes_i/clk_wiz_0/inst'
Parsing XDC File [E:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/imports/hdmi_example_zcu104.xdc]
Finished Parsing XDC File [E:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/imports/hdmi_example_zcu104.xdc]
Parsing XDC File [e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_vid_phy_controller_0/exdes_vid_phy_controller_0_clocks.xdc] for cell 'exdes_i/vid_phy_controller/inst'
Finished Parsing XDC File [e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_vid_phy_controller_0/exdes_vid_phy_controller_0_clocks.xdc] for cell 'exdes_i/vid_phy_controller/inst'
Parsing XDC File [e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_tx_video_axis_reg_slice_0/exdes_tx_video_axis_reg_slice_0_clocks.xdc] for cell 'exdes_i/tx_video_axis_reg_slice/inst'
Finished Parsing XDC File [e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_tx_video_axis_reg_slice_0/exdes_tx_video_axis_reg_slice_0_clocks.xdc] for cell 'exdes_i/tx_video_axis_reg_slice/inst'
Parsing XDC File [e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_hdmi_tx_ss_0/bd_0/ip/ip_0/bd_3ea7_v_hdmi_tx_0_core.xdc] for cell 'exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst'
Finished Parsing XDC File [e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_hdmi_tx_ss_0/bd_0/ip/ip_0/bd_3ea7_v_hdmi_tx_0_core.xdc] for cell 'exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst'
Parsing XDC File [e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_hdmi_tx_ss_0/bd_0/ip/ip_1/bd_3ea7_v_tc_0_clocks.xdc] for cell 'exdes_i/v_hdmi_tx_ss/inst/v_tc/U0'
WARNING: [Timing 38-277] The instance 'exdes_i/vid_phy_controller/inst/gt_common_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST' has QPLL0REFCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_hdmi_tx_ss_0/bd_0/ip/ip_1/bd_3ea7_v_tc_0_clocks.xdc:2]
WARNING: [Timing 38-277] The instance 'exdes_i/vid_phy_controller/inst/gt_common_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST' has QPLL1REFCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_hdmi_tx_ss_0/bd_0/ip/ip_1/bd_3ea7_v_tc_0_clocks.xdc:2]
WARNING: [Timing 38-252] The BUFG_GT instance 'exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1. [e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_hdmi_tx_ss_0/bd_0/ip/ip_1/bd_3ea7_v_tc_0_clocks.xdc:2]
INFO: [Timing 38-2] Deriving generated clocks [e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_hdmi_tx_ss_0/bd_0/ip/ip_1/bd_3ea7_v_tc_0_clocks.xdc:2]
Finished Parsing XDC File [e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_hdmi_tx_ss_0/bd_0/ip/ip_1/bd_3ea7_v_tc_0_clocks.xdc] for cell 'exdes_i/v_hdmi_tx_ss/inst/v_tc/U0'
Parsing XDC File [e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_hdmi_tx_ss_0/bd_0/ip/ip_2/bd_3ea7_v_axi4s_vid_out_0_clocks.xdc] for cell 'exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst'
Finished Parsing XDC File [e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_hdmi_tx_ss_0/bd_0/ip/ip_2/bd_3ea7_v_axi4s_vid_out_0_clocks.xdc] for cell 'exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst'
Parsing XDC File [e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_video_frame_crc_0/video_frame_crc_xdc.xdc] for cell 'exdes_i/video_frame_crc/inst'
Finished Parsing XDC File [e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_video_frame_crc_0/video_frame_crc_xdc.xdc] for cell 'exdes_i/video_frame_crc/inst'
Parsing XDC File [e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_video_frame_crc_0/exdes_video_frame_crc_0_clocks.xdc] for cell 'exdes_i/video_frame_crc/inst'
Finished Parsing XDC File [e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_video_frame_crc_0/exdes_video_frame_crc_0_clocks.xdc] for cell 'exdes_i/video_frame_crc/inst'
Parsing XDC File [e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/exdes_v_tpg_0.xdc] for cell 'exdes_i/v_tpg_ss_0/v_tpg/inst'
Finished Parsing XDC File [e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/exdes_v_tpg_0.xdc] for cell 'exdes_i/v_tpg_ss_0/v_tpg/inst'
Parsing XDC File [e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_clk_wiz_0/exdes_clk_wiz_0_late.xdc] for cell 'exdes_i/audio_ss_0/clk_wiz/inst'
Finished Parsing XDC File [e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_clk_wiz_0/exdes_clk_wiz_0_late.xdc] for cell 'exdes_i/audio_ss_0/clk_wiz/inst'
Parsing XDC File [e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_auto_cc_0/exdes_auto_cc_0_clocks.xdc] for cell 'exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst'
Finished Parsing XDC File [e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_auto_cc_0/exdes_auto_cc_0_clocks.xdc] for cell 'exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst'
Parsing XDC File [e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_auto_cc_1/exdes_auto_cc_1_clocks.xdc] for cell 'exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst'
Finished Parsing XDC File [e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_auto_cc_1/exdes_auto_cc_1_clocks.xdc] for cell 'exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst'
Parsing XDC File [e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_axi_vdma_0_0/exdes_axi_vdma_0_0_clocks.xdc] for cell 'exdes_i/video_gen/axi_vdma_0/U0'
Finished Parsing XDC File [e:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_axi_vdma_0_0/exdes_axi_vdma_0_0_clocks.xdc] for cell 'exdes_i/video_gen/axi_vdma_0/U0'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/aud_pat_gen_v1_0_0_dport_inst/PULSE_SYNC_INST/REQ_SYNC_INST/gen_single.genblk1[0].XPM_INST 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/tools/xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/aud_pat_gen_v1_0_0_dport_inst/AUD_CONFIG_UPDATE_SYNC_INST/REQ_SYNC_INST/gen_single.genblk1[0].XPM_INST 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/tools/xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
INFO: [Project 1-1714] 369 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 3752.469 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 706 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 460 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 3 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 4 instances
  OBUFTDS => OBUFTDS: 1 instance 
  RAM16X1D => RAM32X1D (RAMD32(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 17 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 145 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 
  RAM64M => RAM64M (RAMD64E(x4)): 4 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 69 instances

56 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:43 . Memory (MB): peak = 3752.469 ; gain = 2539.340
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3752.469 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-252] The BUFG_GT instance 'exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-277] The instance 'exdes_i/vid_phy_controller/inst/gt_common_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST' has QPLL0REFCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'exdes_i/vid_phy_controller/inst/gt_common_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST' has QPLL1REFCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
Ending Cache Timing Information Task | Checksum: 158ce111d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 3752.469 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 534529f9a84dcc54.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 4136.867 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1f2529c41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 4136.867 ; gain = 19.953

Phase 2 Retarget
INFO: [Opt 31-1287] Pulled Inverter exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1 into driver instance exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[6]_i_5, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_1 into driver instance exdes_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_3, which resulted in an inversion of 14 pins
INFO: [Opt 31-1287] Pulled Inverter exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/SCRM_INST/SSCP_EDGE_INST/clk_lfsr_reg[0]_i_1 into driver instance exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/SCRM_INST/SSCP_EDGE_INST/clk_lfsr_reg[11]_i_2__0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/SCRM_INST/SSCP_EDGE_INST/clk_lfsr_reg[4]_i_1 into driver instance exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/SCRM_INST/SSCP_EDGE_INST/clk_lfsr_reg[15]_i_5__0, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/SCRM_INST/SSCP_EDGE_INST/clk_lfsr_reg[5]_i_1 into driver instance exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/SCRM_INST/SSCP_EDGE_INST/clk_lfsr_reg[15]_i_3, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/SCRM_INST/SSCP_EDGE_INST/clk_lfsr_reg[6]_i_1 into driver instance exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/SCRM_INST/SSCP_EDGE_INST/clk_lfsr_reg[6]_i_2, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/SCRM_INST/SSCP_EDGE_INST/clk_lfsr_reg[7]_i_1 into driver instance exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/SCRM_INST/SSCP_EDGE_INST/clk_lfsr_reg[12]_i_2, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/SCRM_INST/SSCP_EDGE_INST/clk_lfsr_reg[5]_i_1__1 into driver instance exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/SCRM_INST/SSCP_EDGE_INST/clk_lfsr_reg[15]_i_3__1, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/SCRM_INST/SSCP_EDGE_INST/clk_lfsr_reg[7]_i_1__1 into driver instance exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/SCRM_INST/SSCP_EDGE_INST/clk_lfsr_reg[12]_i_2__1, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.write_ack_e1_i_1 into driver instance exdes_i/v_hdmi_tx_ss/inst/util_vector_logic_0/Res[0]_INST_0, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter exdes_i/v_tpg_ss_0/system_ila_1/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_1 into driver instance exdes_i/v_tpg_ss_0/system_ila_1/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_3, which resulted in an inversion of 13 pins
INFO: [Opt 31-1287] Pulled Inverter exdes_i/v_tpg_ss_0/v_tpg/inst/grp_v_tpgHlsDataFlow_fu_251/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_289/flow_control_loop_pipe_sequential_init_U/yCount_V_2[9]_i_1 into driver instance exdes_i/v_tpg_ss_0/v_tpg/inst/grp_v_tpgHlsDataFlow_fu_251/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_289/flow_control_loop_pipe_sequential_init_U/vBarSel_1[0]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter exdes_i/v_tpg_ss_0/v_tpg/inst/grp_v_tpgHlsDataFlow_fu_251/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_289/tpgTartanBarArray_U/q0[1]_i_2 into driver instance exdes_i/v_tpg_ss_0/v_tpg/inst/grp_v_tpgHlsDataFlow_fu_251/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_289/tpgTartanBarArray_U/q0[5]_i_2, which resulted in an inversion of 13 pins
INFO: [Opt 31-1287] Pulled Inverter exdes_i/v_tpg_ss_0/v_tpg/inst/grp_v_tpgHlsDataFlow_fu_251/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_289/tpgTartanBarArray_U/q0[6]_i_1 into driver instance exdes_i/v_tpg_ss_0/v_tpg/inst/grp_v_tpgHlsDataFlow_fu_251/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_289/tpgTartanBarArray_U/q0[6]_i_2, which resulted in an inversion of 12 pins
INFO: [Opt 31-1287] Pulled Inverter exdes_i/v_tpg_ss_0/v_tpg/inst/grp_v_tpgHlsDataFlow_fu_251/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_289/tpgTartanBarArray_U/q0[7]_i_2 into driver instance exdes_i/v_tpg_ss_0/v_tpg/inst/grp_v_tpgHlsDataFlow_fu_251/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_289/tpgTartanBarArray_U/q0[7]_i_4, which resulted in an inversion of 13 pins
INFO: [Opt 31-1287] Pulled Inverter exdes_i/v_tpg_ss_0/v_tpg/inst/grp_v_tpgHlsDataFlow_fu_251/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_289/tpgTartanBarArray_U/q1[1]_i_1__0 into driver instance exdes_i/v_tpg_ss_0/v_tpg/inst/grp_v_tpgHlsDataFlow_fu_251/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_289/tpgTartanBarArray_U/q1[5]_i_2, which resulted in an inversion of 13 pins
INFO: [Opt 31-1287] Pulled Inverter exdes_i/v_tpg_ss_0/v_tpg/inst/grp_v_tpgHlsDataFlow_fu_251/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_289/tpgTartanBarArray_U/q1[6]_i_1 into driver instance exdes_i/v_tpg_ss_0/v_tpg/inst/grp_v_tpgHlsDataFlow_fu_251/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_289/tpgTartanBarArray_U/q1[6]_i_2, which resulted in an inversion of 12 pins
INFO: [Opt 31-1287] Pulled Inverter exdes_i/v_tpg_ss_0/v_tpg/inst/grp_v_tpgHlsDataFlow_fu_251/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_289/tpgTartanBarArray_U/q1[7]_i_1 into driver instance exdes_i/v_tpg_ss_0/v_tpg/inst/grp_v_tpgHlsDataFlow_fu_251/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_289/tpgTartanBarArray_U/q1[7]_i_2, which resulted in an inversion of 13 pins
INFO: [Opt 31-1287] Pulled Inverter exdes_i/vid_phy_controller/inst/clock_detector_inst/RX_TMR_END_EDGE_INST/clk_a_del_i_1__0 into driver instance exdes_i/vid_phy_controller/inst/clock_detector_inst/RX_TMR_END_EDGE_INST/clk_rx_tmr[31]_i_4, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter exdes_i/vid_phy_controller/inst/clock_detector_inst/TX_TMR_END_EDGE_INST/clk_a_del_i_1 into driver instance exdes_i/vid_phy_controller/inst/clock_detector_inst/TX_TMR_END_EDGE_INST/clk_tx_tmr[31]_i_4, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1 into driver instance exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_sat_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[9]_i_1 into driver instance exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_sat_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_cmd_cmplt_reg_i_1 into driver instance exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[15]_i_2, which resulted in an inversion of 18 pins
INFO: [Opt 31-1287] Pulled Inverter exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_byte_cntr[6]_i_2 into driver instance exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/INFERRED_GEN.cnt_i[4]_i_4, which resulted in an inversion of 52 pins
INFO: [Opt 31-1287] Pulled Inverter exdes_i/video_gen/system_ila_1/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_1 into driver instance exdes_i/video_gen/system_ila_1/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_4, which resulted in an inversion of 13 pins
INFO: [Opt 31-1287] Pulled Inverter exdes_i/zynq_us_ss_0/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_offset_r[0]_i_1__0 into driver instance exdes_i/zynq_us_ss_0/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_offset_r[0]_i_2__0, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter exdes_i/zynq_us_ss_0/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r[0]_i_1 into driver instance exdes_i/zynq_us_ss_0/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r[0]_i_2, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst_i_1 into driver instance exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst_i_1 into driver instance exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1, which resulted in an inversion of 1 pins
INFO: [Opt 31-138] Pushed 127 inverter(s) to 7927 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell exdes_i/v_tpg_ss_0/system_ila_1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell exdes_i/v_tpg_ss_0/system_ila_1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell exdes_i/video_gen/system_ila_1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell exdes_i/video_gen/system_ila_1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell exdes_i/video_gen/system_ila_1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 190c9369b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 4136.867 ; gain = 19.953
INFO: [Opt 31-389] Phase Retarget created 502 cells and removed 1040 cells
INFO: [Opt 31-1021] In phase Retarget, 669 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 3 load pin(s).
Phase 3 Constant propagation | Checksum: 201dfeb4f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 4136.867 ; gain = 19.953
INFO: [Opt 31-389] Phase Constant propagation created 136 cells and removed 1744 cells
INFO: [Opt 31-1021] In phase Constant propagation, 546 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 2150e13aa

Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 4136.867 ; gain = 19.953
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 4937 cells
INFO: [Opt 31-1021] In phase Sweep, 2928 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
INFO: [Opt 31-274] Optimized connectivity to 1 cascaded buffer cells
Phase 5 BUFG optimization | Checksum: 22326a20b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 4136.867 ; gain = 19.953
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 1 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 22326a20b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 4136.867 ; gain = 19.953
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 244dad967

Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 4136.867 ; gain = 19.953
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 185 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             502  |            1040  |                                            669  |
|  Constant propagation         |             136  |            1744  |                                            546  |
|  Sweep                        |               1  |            4937  |                                           2928  |
|  BUFG optimization            |               0  |               1  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            185  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 4136.867 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 12e4b07af

Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 4136.867 ; gain = 19.953

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
WARNING: [Pwropt 34-71] Flop 'exdes_i/vid_phy_controller/inst/clock_detector_inst/DRUCLK_RST_INST/arststages_ff_reg[0]' has constant clock net exdes_i/vid_phy_controller/inst/b0_clkdet_dru_refclk
WARNING: [Pwropt 34-71] Flop 'exdes_i/vid_phy_controller/inst/clock_detector_inst/DRUCLK_RST_INST/arststages_ff_reg[1]' has constant clock net exdes_i/vid_phy_controller/inst/b0_clkdet_dru_refclk
WARNING: [Pwropt 34-71] Flop 'exdes_i/vid_phy_controller/inst/clock_detector_inst/DRUCLK_RST_INST/arststages_ff_reg[2]' has constant clock net exdes_i/vid_phy_controller/inst/b0_clkdet_dru_refclk
WARNING: [Pwropt 34-71] Flop 'exdes_i/vid_phy_controller/inst/clock_detector_inst/druclk_freq_cnt_reg[0]' has constant clock net exdes_i/vid_phy_controller/inst/b0_clkdet_dru_refclk
WARNING: [Pwropt 34-71] Flop 'exdes_i/vid_phy_controller/inst/clock_detector_inst/druclk_freq_cnt_reg[10]' has constant clock net exdes_i/vid_phy_controller/inst/b0_clkdet_dru_refclk
WARNING: [Pwropt 34-71] Flop 'exdes_i/vid_phy_controller/inst/clock_detector_inst/druclk_freq_cnt_reg[11]' has constant clock net exdes_i/vid_phy_controller/inst/b0_clkdet_dru_refclk
WARNING: [Pwropt 34-71] Flop 'exdes_i/vid_phy_controller/inst/clock_detector_inst/druclk_freq_cnt_reg[12]' has constant clock net exdes_i/vid_phy_controller/inst/b0_clkdet_dru_refclk
WARNING: [Pwropt 34-71] Flop 'exdes_i/vid_phy_controller/inst/clock_detector_inst/druclk_freq_cnt_reg[13]' has constant clock net exdes_i/vid_phy_controller/inst/b0_clkdet_dru_refclk
WARNING: [Pwropt 34-71] Flop 'exdes_i/vid_phy_controller/inst/clock_detector_inst/druclk_freq_cnt_reg[14]' has constant clock net exdes_i/vid_phy_controller/inst/b0_clkdet_dru_refclk
WARNING: [Pwropt 34-71] Flop 'exdes_i/vid_phy_controller/inst/clock_detector_inst/druclk_freq_cnt_reg[15]' has constant clock net exdes_i/vid_phy_controller/inst/b0_clkdet_dru_refclk
WARNING: [Pwropt 34-71] Flop 'exdes_i/vid_phy_controller/inst/clock_detector_inst/druclk_freq_cnt_reg[16]' has constant clock net exdes_i/vid_phy_controller/inst/b0_clkdet_dru_refclk
WARNING: [Pwropt 34-71] Flop 'exdes_i/vid_phy_controller/inst/clock_detector_inst/druclk_freq_cnt_reg[17]' has constant clock net exdes_i/vid_phy_controller/inst/b0_clkdet_dru_refclk
WARNING: [Pwropt 34-71] Flop 'exdes_i/vid_phy_controller/inst/clock_detector_inst/druclk_freq_cnt_reg[1]' has constant clock net exdes_i/vid_phy_controller/inst/b0_clkdet_dru_refclk
WARNING: [Pwropt 34-71] Flop 'exdes_i/vid_phy_controller/inst/clock_detector_inst/druclk_freq_cnt_reg[2]' has constant clock net exdes_i/vid_phy_controller/inst/b0_clkdet_dru_refclk
WARNING: [Pwropt 34-71] Flop 'exdes_i/vid_phy_controller/inst/clock_detector_inst/druclk_freq_cnt_reg[3]' has constant clock net exdes_i/vid_phy_controller/inst/b0_clkdet_dru_refclk
WARNING: [Pwropt 34-71] Flop 'exdes_i/vid_phy_controller/inst/clock_detector_inst/druclk_freq_cnt_reg[4]' has constant clock net exdes_i/vid_phy_controller/inst/b0_clkdet_dru_refclk
WARNING: [Pwropt 34-71] Flop 'exdes_i/vid_phy_controller/inst/clock_detector_inst/druclk_freq_cnt_reg[5]' has constant clock net exdes_i/vid_phy_controller/inst/b0_clkdet_dru_refclk
WARNING: [Pwropt 34-71] Flop 'exdes_i/vid_phy_controller/inst/clock_detector_inst/druclk_freq_cnt_reg[6]' has constant clock net exdes_i/vid_phy_controller/inst/b0_clkdet_dru_refclk
WARNING: [Pwropt 34-71] Flop 'exdes_i/vid_phy_controller/inst/clock_detector_inst/druclk_freq_cnt_reg[7]' has constant clock net exdes_i/vid_phy_controller/inst/b0_clkdet_dru_refclk
WARNING: [Pwropt 34-71] Flop 'exdes_i/vid_phy_controller/inst/clock_detector_inst/druclk_freq_cnt_reg[8]' has constant clock net exdes_i/vid_phy_controller/inst/b0_clkdet_dru_refclk
WARNING: [Pwropt 34-71] Flop 'exdes_i/vid_phy_controller/inst/clock_detector_inst/druclk_freq_cnt_reg[9]' has constant clock net exdes_i/vid_phy_controller/inst/b0_clkdet_dru_refclk
WARNING: [Pwropt 34-71] Flop 'exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/gtwiz_userclk_rx_active_meta_reg' has constant clock net exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/<const0>
WARNING: [Pwropt 34-71] Flop 'exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/gtwiz_userclk_rx_active_sync_reg' has constant clock net exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/<const0>
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-252] The BUFG_GT instance 'exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 9 BRAM(s) out of a total of 20 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 4 WE to EN ports
Number of BRAM Ports augmented: 15 newly gated: 5 Total Ports: 40
Ending PowerOpt Patch Enables Task | Checksum: 116d8083a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.238 . Memory (MB): peak = 5508.691 ; gain = 0.000
Ending Power Optimization Task | Checksum: 116d8083a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:24 . Memory (MB): peak = 5508.691 ; gain = 1371.824

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 116d8083a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 5508.691 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 5508.691 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: d6bf9257

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 5508.691 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
125 Infos, 48 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:53 . Memory (MB): peak = 5508.691 ; gain = 1756.223
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-252] The BUFG_GT instance 'exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.113 . Memory (MB): peak = 5508.691 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/impl_1/exdes_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 5508.691 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file exdes_wrapper_drc_opted.rpt -pb exdes_wrapper_drc_opted.pb -rpx exdes_wrapper_drc_opted.rpx
Command: report_drc -file exdes_wrapper_drc_opted.rpt -pb exdes_wrapper_drc_opted.pb -rpx exdes_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file E:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/impl_1/exdes_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design -directive ExtraTimingOpt
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraTimingOpt' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 5508.691 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: b3450b98

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 5508.691 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 5508.691 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-568] A LUT 'exdes_i/vid_phy_controller/inst/i_0' is driving clock pin of 24 registers. This could lead to large hold time violations. First few involved registers are:
	exdes_i/vid_phy_controller/inst/clock_detector_inst/druclk_freq_cnt_reg[10] {FDCE}
	exdes_i/vid_phy_controller/inst/clock_detector_inst/druclk_freq_cnt_reg[11] {FDCE}
	exdes_i/vid_phy_controller/inst/clock_detector_inst/druclk_freq_cnt_reg[12] {FDCE}
	exdes_i/vid_phy_controller/inst/clock_detector_inst/druclk_freq_cnt_reg[13] {FDCE}
	exdes_i/vid_phy_controller/inst/clock_detector_inst/druclk_freq_cnt_reg[0] {FDCE}
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b4f7523a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 5508.691 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1701e928f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 5508.691 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1701e928f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 5508.691 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1701e928f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 5508.691 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: ffb61d4c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 5508.691 ; gain = 0.000

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 1732545f5

Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 5508.691 ; gain = 0.000

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 1732545f5

Time (s): cpu = 00:00:12 ; elapsed = 00:00:28 . Memory (MB): peak = 5508.691 ; gain = 0.000

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 1925a1f63

Time (s): cpu = 00:00:13 ; elapsed = 00:00:29 . Memory (MB): peak = 5508.691 ; gain = 0.000

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 1925a1f63

Time (s): cpu = 00:00:13 ; elapsed = 00:00:29 . Memory (MB): peak = 5508.691 ; gain = 0.000
Phase 2.1.1 Partition Driven Placement | Checksum: 1925a1f63

Time (s): cpu = 00:00:13 ; elapsed = 00:00:29 . Memory (MB): peak = 5508.691 ; gain = 0.000
Phase 2.1 Floorplanning | Checksum: 1925a1f63

Time (s): cpu = 00:00:13 ; elapsed = 00:00:29 . Memory (MB): peak = 5508.691 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1925a1f63

Time (s): cpu = 00:00:13 ; elapsed = 00:00:29 . Memory (MB): peak = 5508.691 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 17d5b2ac5

Time (s): cpu = 00:00:13 ; elapsed = 00:00:29 . Memory (MB): peak = 5508.691 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1837ce959

Time (s): cpu = 00:00:28 ; elapsed = 00:00:55 . Memory (MB): peak = 5508.691 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 1473 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 624 nets or LUTs. Breaked 0 LUT, combined 624 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 14 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 4 nets.  Re-placed 12 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 12 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 5508.691 ; gain = 0.000
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out. Replicated 7 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 7 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 7 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 5508.691 ; gain = 0.000
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 5508.691 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            624  |                   624  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     4  |           1  |           1  |  00:00:00  |
|  Very High Fanout                                 |            7  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            7  |            624  |                   629  |           1  |          10  |  00:00:02  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1ed487eab

Time (s): cpu = 00:00:30 ; elapsed = 00:00:59 . Memory (MB): peak = 5508.691 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 1f5eca1d4

Time (s): cpu = 00:00:33 ; elapsed = 00:01:03 . Memory (MB): peak = 5508.691 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1f5eca1d4

Time (s): cpu = 00:00:33 ; elapsed = 00:01:03 . Memory (MB): peak = 5508.691 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1e91b4f42

Time (s): cpu = 00:00:34 ; elapsed = 00:01:05 . Memory (MB): peak = 5508.691 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1ba6ac2fa

Time (s): cpu = 00:00:35 ; elapsed = 00:01:08 . Memory (MB): peak = 5508.691 ; gain = 0.000

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 211fa3577

Time (s): cpu = 00:00:35 ; elapsed = 00:01:10 . Memory (MB): peak = 5508.691 ; gain = 0.000

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 28c073a95

Time (s): cpu = 00:00:35 ; elapsed = 00:01:10 . Memory (MB): peak = 5508.691 ; gain = 0.000

Phase 3.3.3 Slice Area Swap

Phase 3.3.3.1 Slice Area Swap Initial
Phase 3.3.3.1 Slice Area Swap Initial | Checksum: 1b2086e99

Time (s): cpu = 00:00:35 ; elapsed = 00:01:13 . Memory (MB): peak = 5508.691 ; gain = 0.000
Phase 3.3.3 Slice Area Swap | Checksum: 1b2086e99

Time (s): cpu = 00:00:35 ; elapsed = 00:01:13 . Memory (MB): peak = 5508.691 ; gain = 0.000
Phase 3.3 Small Shape DP | Checksum: 1ee821d60

Time (s): cpu = 00:00:37 ; elapsed = 00:01:20 . Memory (MB): peak = 5508.691 ; gain = 0.000

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 1c48dbeba

Time (s): cpu = 00:00:37 ; elapsed = 00:01:23 . Memory (MB): peak = 5508.691 ; gain = 0.000

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 2486fc478

Time (s): cpu = 00:00:37 ; elapsed = 00:01:23 . Memory (MB): peak = 5508.691 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 2486fc478

Time (s): cpu = 00:00:37 ; elapsed = 00:01:23 . Memory (MB): peak = 5508.691 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-252] The BUFG_GT instance 'exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 247476f82

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.443 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1fd97338d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 5508.691 ; gain = 0.000
INFO: [Place 46-35] Processed net exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0], inserted BUFG to drive 2010 loads.
INFO: [Place 46-45] Replicated bufg driver exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica
INFO: [Place 46-35] Processed net exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0, inserted BUFG to drive 1087 loads.
INFO: [Place 46-56] BUFG insertion identified 2 candidate nets. Inserted BUFG: 2, Replicated BUFG Driver: 1, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 186b25ca5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 5508.691 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1b4a1692a

Time (s): cpu = 00:00:39 ; elapsed = 00:01:37 . Memory (MB): peak = 5508.691 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.644. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 226c1a18e

Time (s): cpu = 00:00:39 ; elapsed = 00:01:40 . Memory (MB): peak = 5508.691 ; gain = 0.000

Time (s): cpu = 00:00:39 ; elapsed = 00:01:40 . Memory (MB): peak = 5508.691 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 226c1a18e

Time (s): cpu = 00:00:39 ; elapsed = 00:01:40 . Memory (MB): peak = 5508.691 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.129 . Memory (MB): peak = 5508.691 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 262f64d51

Time (s): cpu = 00:00:40 ; elapsed = 00:01:45 . Memory (MB): peak = 5508.691 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|
|       West|                2x2|                1x1|                4x4|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 262f64d51

Time (s): cpu = 00:00:40 ; elapsed = 00:01:46 . Memory (MB): peak = 5508.691 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 262f64d51

Time (s): cpu = 00:00:40 ; elapsed = 00:01:46 . Memory (MB): peak = 5508.691 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 5508.691 ; gain = 0.000

Time (s): cpu = 00:00:40 ; elapsed = 00:01:46 . Memory (MB): peak = 5508.691 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1db909199

Time (s): cpu = 00:00:40 ; elapsed = 00:01:46 . Memory (MB): peak = 5508.691 ; gain = 0.000
Ending Placer Task | Checksum: 170bf72b7

Time (s): cpu = 00:00:40 ; elapsed = 00:01:46 . Memory (MB): peak = 5508.691 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
174 Infos, 51 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:41 ; elapsed = 00:01:48 . Memory (MB): peak = 5508.691 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 5508.691 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/impl_1/exdes_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 5508.691 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file exdes_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.091 . Memory (MB): peak = 5508.691 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file exdes_wrapper_utilization_placed.rpt -pb exdes_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file exdes_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.174 . Memory (MB): peak = 5508.691 ; gain = 0.000
Command: phys_opt_design -directive AggressiveFanoutOpt
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AggressiveFanoutOpt

Starting Initial Update Timing Task

Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 5508.691 ; gain = 0.000
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
184 Infos, 51 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 5508.691 ; gain = 0.000
source E:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/imports/phys_opt_design.tcl
Command: phys_opt_design -directive AggressiveExplore
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AggressiveExplore

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 5508.691 ; gain = 0.000
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.00s |  WALL: 0.21s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 5508.691 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.644 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1778427fb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.792 . Memory (MB): peak = 5508.691 ; gain = 0.000

Phase 2 Hold Fix Optimization
INFO: [Physopt 32-668] Estimated Timing Summary | WNS=0.644 | TNS=0.000 | WHS=-0.494 | THS=-94.395 |
INFO: [Physopt 32-45] Identified 28 candidate nets for hold slack optimization.
INFO: [Physopt 32-234] Optimized 28 nets. Inserted 0 new ZHOLD_DELAYs. Calibrated 0 existing ZHOLD_DELAYs. Inserted 28 buffers.

INFO: [Physopt 32-668] Estimated Timing Summary | WNS=0.644 | TNS=0.000 | WHS=-0.232 | THS=-82.167 |
Phase 2 Hold Fix Optimization | Checksum: 1778427fb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 5508.691 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 5508.691 ; gain = 0.000
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=0.644 | TNS=0.000 | WHS=-0.232 | THS=-82.167 |

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization            |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout                  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Single Cell Placement   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Multi Cell Placement    |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Rewire                  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Cell           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  SLR Crossing            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  DSP Register            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Pin            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Very High Fanout        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Total                   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------


Summary of Hold Fix Optimizations
=================================


--------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization               |  WHS Gain (ns)  |  THS Gain (ns)  |  Added LUTs  |  Added FFs  |  Optimized Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
--------------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT1 and ZHOLD Insertion   |          0.262  |         12.229  |          28  |          0  |              28  |           0  |           1  |  00:00:01  |
|  Total                      |          0.262  |         12.229  |          28  |          0  |              28  |           0  |           1  |  00:00:01  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 5508.691 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 158b10adb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 5508.691 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
196 Infos, 51 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 5508.691 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/impl_1/exdes_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 5508.691 ; gain = 0.000
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 562e6922 ConstDB: 0 ShapeSum: 448e8692 RouteDB: 3c34abc3
Nodegraph reading from file.  Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.901 . Memory (MB): peak = 5508.691 ; gain = 0.000
Post Restoration Checksum: NetGraph: b8949f60 NumContArr: 4c8fee5 Constraints: d78864ca Timing: 0
Phase 1 Build RT Design | Checksum: 194e6030f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 5508.691 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 194e6030f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 5508.691 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 194e6030f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 5508.691 ; gain = 0.000

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 1c8110b12

Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 5569.680 ; gain = 60.988

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 25d0cf1d5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 5569.680 ; gain = 60.988
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.735  | TNS=0.000  | WHS=-0.164 | THS=-62.319|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 17ffdeab3

Time (s): cpu = 00:00:08 ; elapsed = 00:00:34 . Memory (MB): peak = 5569.680 ; gain = 60.988
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.735  | TNS=0.000  | WHS=N/A    | THS=N/A    |

WARNING: [Route 35-462] Failed to populate 2 paths in bus skew group (internal name : grp_61). These paths are:
	exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
	exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]/D

Phase 2.5 Update Timing for Bus Skew | Checksum: 248d5563e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:34 . Memory (MB): peak = 5569.680 ; gain = 60.988

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00456284 %
  Global Horizontal Routing Utilization  = 0.000778819 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 62337
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 52981
  Number of Partially Routed Nets     = 9356
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2b051bdf0

Time (s): cpu = 00:00:09 ; elapsed = 00:00:35 . Memory (MB): peak = 5569.680 ; gain = 60.988

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2b051bdf0

Time (s): cpu = 00:00:09 ; elapsed = 00:00:36 . Memory (MB): peak = 5569.680 ; gain = 60.988
Phase 3 Initial Routing | Checksum: 29f92984a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:41 . Memory (MB): peak = 5569.680 ; gain = 60.988

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 9726
 Number of Nodes with overlaps = 681
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.290  | TNS=0.000  | WHS=-0.028 | THS=-0.131 |

Phase 4.1 Global Iteration 0 | Checksum: 1d84cb718

Time (s): cpu = 00:00:20 ; elapsed = 00:01:08 . Memory (MB): peak = 5569.680 ; gain = 60.988

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.290  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 295ea9f55

Time (s): cpu = 00:00:21 ; elapsed = 00:01:11 . Memory (MB): peak = 5569.680 ; gain = 60.988
Phase 4 Rip-up And Reroute | Checksum: 295ea9f55

Time (s): cpu = 00:00:21 ; elapsed = 00:01:11 . Memory (MB): peak = 5569.680 ; gain = 60.988

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 20fd3da37

Time (s): cpu = 00:00:25 ; elapsed = 00:01:16 . Memory (MB): peak = 5569.680 ; gain = 60.988
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.290  | TNS=0.000  | WHS=0.010  | THS=0.000  |


Phase 5.1.2 Update Timing
Phase 5.1.2 Update Timing | Checksum: 2283eb477

Time (s): cpu = 00:00:27 ; elapsed = 00:01:20 . Memory (MB): peak = 5569.680 ; gain = 60.988
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.290  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 29608e81c

Time (s): cpu = 00:00:27 ; elapsed = 00:01:20 . Memory (MB): peak = 5569.680 ; gain = 60.988

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 29608e81c

Time (s): cpu = 00:00:27 ; elapsed = 00:01:20 . Memory (MB): peak = 5569.680 ; gain = 60.988
Phase 5 Delay and Skew Optimization | Checksum: 29608e81c

Time (s): cpu = 00:00:27 ; elapsed = 00:01:20 . Memory (MB): peak = 5569.680 ; gain = 60.988

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 272ccd0f8

Time (s): cpu = 00:00:28 ; elapsed = 00:01:24 . Memory (MB): peak = 5569.680 ; gain = 60.988
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.290  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1f5796fd3

Time (s): cpu = 00:00:28 ; elapsed = 00:01:24 . Memory (MB): peak = 5569.680 ; gain = 60.988
Phase 6 Post Hold Fix | Checksum: 1f5796fd3

Time (s): cpu = 00:00:28 ; elapsed = 00:01:24 . Memory (MB): peak = 5569.680 ; gain = 60.988

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.80522 %
  Global Horizontal Routing Utilization  = 3.32517 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2bb6176bf

Time (s): cpu = 00:00:29 ; elapsed = 00:01:24 . Memory (MB): peak = 5569.680 ; gain = 60.988

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2bb6176bf

Time (s): cpu = 00:00:29 ; elapsed = 00:01:24 . Memory (MB): peak = 5569.680 ; gain = 60.988

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2bb6176bf

Time (s): cpu = 00:00:30 ; elapsed = 00:01:28 . Memory (MB): peak = 5569.680 ; gain = 60.988

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 2bb6176bf

Time (s): cpu = 00:00:31 ; elapsed = 00:01:28 . Memory (MB): peak = 5569.680 ; gain = 60.988

Phase 11 Route finalize
Phase 11 Route finalize | Checksum: 2bb6176bf

Time (s): cpu = 00:00:31 ; elapsed = 00:01:28 . Memory (MB): peak = 5569.680 ; gain = 60.988

Phase 12 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.289  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 12 Post Router Timing | Checksum: 25aa450d3

Time (s): cpu = 00:00:38 ; elapsed = 00:01:40 . Memory (MB): peak = 5569.680 ; gain = 60.988
INFO: [Route 35-61] The design met the timing requirement.
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:38 ; elapsed = 00:01:40 . Memory (MB): peak = 5569.680 ; gain = 60.988

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
218 Infos, 52 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:40 ; elapsed = 00:01:43 . Memory (MB): peak = 5569.680 ; gain = 60.988
source E:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/imports/route_design.tcl
Command: route_design -tns_cleanup
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: dd5279e4 ConstDB: 0 ShapeSum: 448e8692 RouteDB: f1901d1f
Nodegraph reading from file.  Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.847 . Memory (MB): peak = 5569.680 ; gain = 0.000
Post Restoration Checksum: NetGraph: 2440e265 NumContArr: ec4cb15f Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 1108d93c4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 5569.680 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1108d93c4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 5569.680 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1108d93c4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 5569.680 ; gain = 0.000
Phase 2 Router Initialization | Checksum: 1108d93c4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 5569.680 ; gain = 0.000
INFO: [Route 35-558] -tns_cleanup is called on fully routed design. This will optimize the tns and all other options are ignored.

Phase 3 TNS Cleanup

Phase 3.1 Timing Verification

Phase 3.1.1 Update Timing
Phase 3.1.1 Update Timing | Checksum: 1f219a2e6

Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 5569.680 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.290  | TNS=0.000  | WHS=-0.058 | THS=-0.500 |

Phase 3.1 Timing Verification | Checksum: 1f219a2e6

Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 5569.680 ; gain = 0.000
INFO: [Route 35-552] Design met the setup timing requirement.
Phase 3 TNS Cleanup | Checksum: 1f219a2e6

Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 5569.680 ; gain = 0.000

Phase 4 Resolve XTalk
Phase 4 Resolve XTalk | Checksum: 1f219a2e6

Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 5569.680 ; gain = 0.000

Phase 5 Post Router Timing

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 200d642ba

Time (s): cpu = 00:00:07 ; elapsed = 00:00:24 . Memory (MB): peak = 5569.680 ; gain = 0.000
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.290  | TNS=0.000  | WHS=-0.058 | THS=-0.500 |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 5 Post Router Timing | Checksum: 200d642ba

Time (s): cpu = 00:00:07 ; elapsed = 00:00:24 . Memory (MB): peak = 5569.680 ; gain = 0.000
Time taken to check if laguna hold fix is required (in secs): 0
Skip PhysOpt in Router because non-negative WNS value: 2.8916e-10 .
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:09 ; elapsed = 00:00:34 . Memory (MB): peak = 5569.680 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
232 Infos, 53 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:38 . Memory (MB): peak = 5569.680 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 5569.680 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/impl_1/exdes_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 5569.680 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file exdes_wrapper_drc_routed.rpt -pb exdes_wrapper_drc_routed.pb -rpx exdes_wrapper_drc_routed.rpx
Command: report_drc -file exdes_wrapper_drc_routed.rpt -pb exdes_wrapper_drc_routed.pb -rpx exdes_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file E:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/impl_1/exdes_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file exdes_wrapper_methodology_drc_routed.rpt -pb exdes_wrapper_methodology_drc_routed.pb -rpx exdes_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file exdes_wrapper_methodology_drc_routed.rpt -pb exdes_wrapper_methodology_drc_routed.pb -rpx exdes_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-252] The BUFG_GT instance 'exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file E:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/impl_1/exdes_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 5569.680 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file exdes_wrapper_power_routed.rpt -pb exdes_wrapper_power_summary_routed.pb -rpx exdes_wrapper_power_routed.rpx
Command: report_power -file exdes_wrapper_power_routed.rpt -pb exdes_wrapper_power_summary_routed.pb -rpx exdes_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-252] The BUFG_GT instance 'exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
244 Infos, 56 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 5588.922 ; gain = 19.242
INFO: [runtcl-4] Executing : report_route_status -file exdes_wrapper_route_status.rpt -pb exdes_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file exdes_wrapper_timing_summary_routed.rpt -pb exdes_wrapper_timing_summary_routed.pb -rpx exdes_wrapper_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file exdes_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file exdes_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 5653.477 ; gain = 8.527
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file exdes_wrapper_bus_skew_routed.rpt -pb exdes_wrapper_bus_skew_routed.pb -rpx exdes_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore

Starting Initial Update Timing Task

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 5671.391 ; gain = 0.000
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
source E:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/imports/postroute_phys_opt_design.tcl
Command: phys_opt_design -critical_cell_opt
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5671.391 ; gain = 0.000
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 5701.004 ; gain = 29.613
INFO: [Common 17-1381] The checkpoint 'E:/xilinx_axi/mian/xilinx_hdmi_txss/v_hdmi_txss_2v0/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/impl_1/exdes_wrapper_postroute_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 5701.004 ; gain = 29.613
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -warn_on_violation -file exdes_wrapper_timing_summary_postroute_physopted.rpt -pb exdes_wrapper_timing_summary_postroute_physopted.pb -rpx exdes_wrapper_timing_summary_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 5701.004 ; gain = 0.000
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file exdes_wrapper_bus_skew_postroute_physopted.rpt -pb exdes_wrapper_bus_skew_postroute_physopted.pb -rpx exdes_wrapper_bus_skew_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Memdata 28-167] Found XPM memory block exdes_i/video_gen/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the exdes_i/video_gen/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block exdes_i/video_gen/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the exdes_i/video_gen/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block exdes_i/video_gen/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the exdes_i/video_gen/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block exdes_i/video_gen/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the exdes_i/video_gen/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block exdes_i/video_gen/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the exdes_i/video_gen/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block exdes_i/video_gen/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the exdes_i/video_gen/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <exdes_i/video_gen/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <exdes_i/video_gen/axis_data_fifo_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <exdes_i/video_gen/axi_vdma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/generate_remap_module.REMAP_420_INST/FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force exdes_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A5*A3)+(A5*(~A3)*(~A4))+((~A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A5*A3)+(A5*(~A3)*(~A4))+((~A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDRC-153] Gated clock check: Net exdes_i/vid_phy_controller/inst/b0_clkdet_dru_refclk is a gated clock net sourced by a combinational pin exdes_i/vid_phy_controller/inst/i_0/O, cell exdes_i/vid_phy_controller/inst/i_0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT exdes_i/vid_phy_controller/inst/i_0 is driving clock pin of 24 cells. This could lead to large hold time violations. Involved cells are:
exdes_i/vid_phy_controller/inst/clock_detector_inst/DRUCLK_RST_INST/arststages_ff_reg[0], exdes_i/vid_phy_controller/inst/clock_detector_inst/DRUCLK_RST_INST/arststages_ff_reg[1], exdes_i/vid_phy_controller/inst/clock_detector_inst/DRUCLK_RST_INST/arststages_ff_reg[2], exdes_i/vid_phy_controller/inst/clock_detector_inst/DRUCLK_RUN_SYNC_INST/syncstages_ff_reg[0], exdes_i/vid_phy_controller/inst/clock_detector_inst/DRUCLK_RUN_SYNC_INST/syncstages_ff_reg[1], exdes_i/vid_phy_controller/inst/clock_detector_inst/DRUCLK_RUN_SYNC_INST/syncstages_ff_reg[2], exdes_i/vid_phy_controller/inst/clock_detector_inst/druclk_freq_cnt_reg[0], exdes_i/vid_phy_controller/inst/clock_detector_inst/druclk_freq_cnt_reg[10], exdes_i/vid_phy_controller/inst/clock_detector_inst/druclk_freq_cnt_reg[11], exdes_i/vid_phy_controller/inst/clock_detector_inst/druclk_freq_cnt_reg[12], exdes_i/vid_phy_controller/inst/clock_detector_inst/druclk_freq_cnt_reg[13], exdes_i/vid_phy_controller/inst/clock_detector_inst/druclk_freq_cnt_reg[14], exdes_i/vid_phy_controller/inst/clock_detector_inst/druclk_freq_cnt_reg[15], exdes_i/vid_phy_controller/inst/clock_detector_inst/druclk_freq_cnt_reg[16], exdes_i/vid_phy_controller/inst/clock_detector_inst/druclk_freq_cnt_reg[17]... and (the first 15 of 24 listed)
WARNING: [DRC REQP-1934] RAMB18E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC RTSTAT-10] No routable loads: 128 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TMS, exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1]... and (the first 15 of 86 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 8 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./exdes_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:17 ; elapsed = 00:00:39 . Memory (MB): peak = 6092.488 ; gain = 391.484
INFO: [Common 17-206] Exiting Vivado at Wed Apr 10 10:58:09 2024...
