# 100_days_of_rtl_design

RTL DESIGN USING SYSTEMVERILOG 

| DAY 1                                     | Eda link
| ----------------------------------------------|:-----------------------------------|
| Binary to gray code conversion                |https://www.edaplayground.com/x/B2Gg|
| Design of Clock divider                |https://www.edaplayground.com/x/9whv|
| Design of Half adder | https://www.edaplayground.com/x/M_qC |
| Design of Mux2to1 | https://www.edaplayground.com/x/M_q2 |


| DAY 2                                   | Eda link
| ----------------------------------------------|:-----------------------------------|
| Simple ALU               |https://www.edaplayground.com/x/wWXE|
| Design of d flip flop                |https://www.edaplayground.com/x/emvD|
| Design of edge detector | https://www.edaplayground.com/x/CEFG |
