// Seed: 2635035956
macromodule module_0 (
    input tri1 id_0,
    input supply0 id_1,
    output wor id_2,
    input tri0 id_3,
    input supply0 id_4,
    output tri id_5,
    input tri1 id_6,
    input tri1 id_7,
    output supply1 id_8,
    input wor id_9,
    output supply0 id_10
);
  wire id_12;
  module_2(
      id_4, id_4
  );
endmodule
module module_1 (
    input tri1 id_0,
    output supply1 id_1
);
  assign id_1 = 1;
  module_0(
      id_0, id_0, id_1, id_0, id_0, id_1, id_0, id_0, id_1, id_0, id_1
  );
endmodule
module module_2 (
    input wire id_0,
    input supply0 id_1
);
  id_3(
      .id_0(id_0), .id_1(id_1)
  );
endmodule
