<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="afifo_sm.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CDC_axi_slave_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="CDC_axi_slave_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="CDC_axi_slave_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CDC_axi_slave_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="cdc_axi_slave_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="cdc_vga_axi_slave.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="cdc_vga_axi_slave.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="cdc_vga_axi_slave.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="cdc_vga_axi_slave.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="cdc_vga_axi_slave.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="cdc_vga_axi_slave.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cdc_vga_axi_slave.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="cdc_vga_axi_slave.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="cdc_vga_axi_slave.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="cdc_vga_axi_slave.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="cdc_vga_axi_slave_envsettings.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="cdc_vga_axi_slave_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="cdc_vga_axi_slave_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="cdc_vga_axi_slave_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="cdc_vga_axi_slave_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="cdc_vga_axi_slave_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cdc_vga_axi_slave_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="cdc_vga_axi_slave_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="cdc_vga_axi_slave_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="dvi_disp_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="ipcore_dir/afifo_sm.asy" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ipcore_dir/afifo_sm.ngc" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ipcore_dir/afifo_sm.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="ipcore_dir/afifo_sm.vhd" xil_pn:origination="imported">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_VHO" xil_pn:name="ipcore_dir/afifo_sm.vho" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_USERDOC" xil_pn:name="ipcore_dir/fifo_generator_v8_4_readme.txt" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1394970947" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1394970947">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1394970947" xil_pn:in_ck="-439065002077065679" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1394970947">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../hdl/verilog/CharDispCtrler.v"/>
      <outfile xil_pn:name="../hdl/verilog/char_gen_rom.v"/>
      <outfile xil_pn:name="../hdl/verilog/convenient_functions.vh"/>
      <outfile xil_pn:name="../hdl/verilog/disp_timing.v"/>
      <outfile xil_pn:name="../hdl/verilog/frame_buffer.v"/>
      <outfile xil_pn:name="../hdl/verilog/video_timing_param.vh"/>
      <outfile xil_pn:name="../hdl/vhdl/cdc_vga_axi_slave.vhd"/>
      <outfile xil_pn:name="../hdl/vhdl/video_timing_pkg.vhd"/>
      <outfile xil_pn:name="C:/HDL/OVL/std_ovl_v2p8/std_ovl_defines.h"/>
      <outfile xil_pn:name="simulation/AXI4_Master_BFM.v"/>
      <outfile xil_pn:name="simulation/CDC_axi_slave_tb.v"/>
      <outfile xil_pn:name="simulation/OVL_Checker.v"/>
    </transform>
    <transform xil_pn:end_ts="1394970947" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="3321040470192950567" xil_pn:start_ts="1394970947">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1394970947" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="3441556337401160107" xil_pn:start_ts="1394970947">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1394970947" xil_pn:in_ck="1629703182158252651" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="4787492416975269822" xil_pn:start_ts="1394970947">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/afifo_sm.ngc"/>
      <outfile xil_pn:name="ipcore_dir/afifo_sm.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1394970947" xil_pn:in_ck="-8682662010082218124" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1394970947">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../hdl/verilog/CharDispCtrler.v"/>
      <outfile xil_pn:name="../hdl/verilog/char_gen_rom.v"/>
      <outfile xil_pn:name="../hdl/verilog/convenient_functions.vh"/>
      <outfile xil_pn:name="../hdl/verilog/disp_timing.v"/>
      <outfile xil_pn:name="../hdl/verilog/frame_buffer.v"/>
      <outfile xil_pn:name="../hdl/verilog/video_timing_param.vh"/>
      <outfile xil_pn:name="../hdl/vhdl/cdc_vga_axi_slave.vhd"/>
      <outfile xil_pn:name="../hdl/vhdl/video_timing_pkg.vhd"/>
      <outfile xil_pn:name="C:/HDL/OVL/std_ovl_v2p8/std_ovl_defines.h"/>
      <outfile xil_pn:name="ipcore_dir/afifo_sm.vhd"/>
      <outfile xil_pn:name="simulation/AXI4_Master_BFM.v"/>
      <outfile xil_pn:name="simulation/CDC_axi_slave_tb.v"/>
      <outfile xil_pn:name="simulation/OVL_Checker.v"/>
    </transform>
    <transform xil_pn:end_ts="1394970959" xil_pn:in_ck="-8682662010082218124" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="573724955707243246" xil_pn:start_ts="1394970947">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="CDC_axi_slave_tb_beh.prj"/>
      <outfile xil_pn:name="CDC_axi_slave_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1394970959" xil_pn:in_ck="1451870513550624445" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-5004628360569475913" xil_pn:start_ts="1394970959">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="CDC_axi_slave_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1394975561" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1394975561">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1394975561" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="8460200187146876498" xil_pn:start_ts="1394975561">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1394975561" xil_pn:in_ck="1629703182158252651" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="4787492416975269822" xil_pn:start_ts="1394975561">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/afifo_sm.ngc"/>
      <outfile xil_pn:name="ipcore_dir/afifo_sm.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1394975561" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1394975561">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1394975561" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="339455659500656462" xil_pn:start_ts="1394975561">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1394975561" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="8912443121649815033" xil_pn:start_ts="1394975561">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1394975561" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-3710199781675106232" xil_pn:start_ts="1394975561">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1395000943" xil_pn:in_ck="-208055938119493928" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="120995009443528504" xil_pn:start_ts="1395000889">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="cdc_vga_axi_slave.lso"/>
      <outfile xil_pn:name="cdc_vga_axi_slave.ngc"/>
      <outfile xil_pn:name="cdc_vga_axi_slave.ngr"/>
      <outfile xil_pn:name="cdc_vga_axi_slave.prj"/>
      <outfile xil_pn:name="cdc_vga_axi_slave.stx"/>
      <outfile xil_pn:name="cdc_vga_axi_slave.syr"/>
      <outfile xil_pn:name="cdc_vga_axi_slave.xst"/>
      <outfile xil_pn:name="cdc_vga_axi_slave_stx_beh.prj"/>
      <outfile xil_pn:name="cdc_vga_axi_slave_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1394975596" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-2988994901905388605" xil_pn:start_ts="1394975596">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1395000189" xil_pn:in_ck="-8225181670126535871" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-6333412405992834804" xil_pn:start_ts="1395000162">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="cdc_vga_axi_slave.bld"/>
      <outfile xil_pn:name="cdc_vga_axi_slave.ngd"/>
      <outfile xil_pn:name="cdc_vga_axi_slave_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1395000253" xil_pn:in_ck="8781955706912456681" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="5826180378948242564" xil_pn:start_ts="1395000189">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="cdc_vga_axi_slave_map.map"/>
      <outfile xil_pn:name="cdc_vga_axi_slave_map.mrp"/>
      <outfile xil_pn:name="cdc_vga_axi_slave_map.ngm"/>
      <outfile xil_pn:name="cdc_vga_axi_slave_map.xrpt"/>
    </transform>
  </transforms>

</generated_project>
