+-------------------------------------------------------------------------+
; QoR Summary                                                             ;
+-------------------------------------+-----------------------------------+
; Logic Utilization (in ALMs)         ; 87,854.8 / 487,200 (18.0 %)       ;
; Total Combinational ALUTs           ; 112520                            ;
; Total Registers                     ; 251087                            ;
; Total DSP Blocks                    ; 160 / 4,510 (3.55 %)              ;
; Total Block Memory Bits             ; 15,363,452 / 145,612,800 (10.6 %) ;
; Total RAM Blocks                    ; 1,025 / 7,110 (14.4 %)            ;
; Total MLABs                         ; 438.0                             ;
; AI Suite IP Fmax                    ; 606.8 MHz                         ;
; Actual AI Suite IPs Clock Frequency ; 606.25 MHz                        ;
+-------------------------------------+-----------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synthesis Resource Utilization                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------+---------------------+--------------+------------+-------------------+--------------------------------------------------------------------+
; Instance Name                                                                                                     ; Combinational ALUTs ; Registers    ; DSP Blocks ; Block Memory Bits ; Entity Name                                                        ;
+-------------------------------------------------------------------------------------------------------------------+---------------------+--------------+------------+-------------------+--------------------------------------------------------------------+
; top                                                                                                               ; 109614              ; 237146       ; 160        ; 15364076          ; Total                                                              ;
; Total non AI Suite IPs                                                                                            ; 71389 (65%)         ; 154645 (65%) ; 0 (0%)     ; 4334404 (28%)     ; Total non AI Suite IPs                                             ;
; Total AI Suite IPs                                                                                                ; 38225 (35%)         ; 82501 (35%)  ; 160 (100%) ; 11029672 (72%)    ; Total AI Suite IPs                                                 ;
; dla_platform_inst|dla_top_inst_0                                                                                  ; 19112 (50%)         ; 41252 (50%)  ; 80 (50%)   ; 5514836 (50%)     ; dla_top_wrapper_16x16_i5x1_fp13agx_sb17600_poolk1_actk16_relu_AGX7 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst                                                                     ; 19112 (100%)        ; 41252 (100%) ; 80 (100%)  ; 5514836 (100%)    ; dla_top                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst                                                 ; 304 (2%)            ; 1291 (3%)    ; 0 (0%)     ; 0 (0%)            ; dla_aux_activation_top                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_aux_activation_group_inst                   ; 304 (2%)            ; 1285 (3%)    ; 0 (0%)     ; 0 (0%)            ; dla_aux_activation_group                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_reset_handler_simple_inst                   ; 0 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|dla1x_reset_handler_inst                             ; 0 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|ddr_reset_synchronizer                                          ; 1 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_reset_handler_simple_inst                             ; 0 (0%)              ; 9 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_input_inst|gen_areset.reset_handler                         ; 1 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_output_inst|gen_areset.reset_handler                        ; 1 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_areset.reset_handler                                  ; 1 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network                                                      ; 780 (4%)            ; 1331 (3%)    ; 0 (0%)     ; 131584 (2%)       ; dla_config_network                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[10].gen_hld_fifo.dla_hld_fifo_inst          ; 36 (0%)             ; 31 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_hld_fifo                                                       ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[11].gen_hld_fifo.dla_hld_fifo_inst          ; 58 (0%)             ; 61 (0%)      ; 0 (0%)     ; 16384 (0%)        ; dla_hld_fifo                                                       ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[2].gen_hld_fifo.dla_hld_fifo_inst           ; 56 (0%)             ; 62 (0%)      ; 0 (0%)     ; 14848 (0%)        ; dla_hld_fifo                                                       ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[3].gen_hld_fifo.dla_hld_fifo_inst           ; 60 (0%)             ; 61 (0%)      ; 0 (0%)     ; 12288 (0%)        ; dla_hld_fifo                                                       ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[4].gen_hld_fifo.dla_hld_fifo_inst           ; 54 (0%)             ; 58 (0%)      ; 0 (0%)     ; 1024 (0%)         ; dla_hld_fifo                                                       ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[5].gen_hld_fifo.dla_hld_fifo_inst           ; 60 (0%)             ; 61 (0%)      ; 0 (0%)     ; 16384 (0%)        ; dla_hld_fifo                                                       ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[6].gen_hld_fifo.dla_hld_fifo_inst           ; 55 (0%)             ; 59 (0%)      ; 0 (0%)     ; 8192 (0%)         ; dla_hld_fifo                                                       ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[9].gen_hld_fifo.dla_hld_fifo_inst           ; 59 (0%)             ; 61 (0%)      ; 0 (0%)     ; 13312 (0%)        ; dla_hld_fifo                                                       ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[1].gen_acl_fifo.dla_acl_fifo_inst           ; 107 (1%)            ; 151 (0%)     ; 0 (0%)     ; 16384 (0%)        ; dla_acl_dcfifo                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[7].gen_acl_fifo.dla_acl_fifo_inst           ; 109 (1%)            ; 151 (0%)     ; 0 (0%)     ; 16384 (0%)        ; dla_acl_dcfifo                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[8].gen_acl_fifo.dla_acl_fifo_inst           ; 107 (1%)            ; 151 (0%)     ; 0 (0%)     ; 16384 (0%)        ; dla_acl_dcfifo                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser                                        ; 62 (0%)             ; 372 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_acl_dcfifo                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst                                             ; 41 (0%)             ; 48 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_platform_reset                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|GEN_DDR_RESET[0].ddr_resetn_inst            ; 13 (0%)             ; 15 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_platform_reset_internal                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|dla_resetn_inst                             ; 13 (0%)             ; 15 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_platform_reset_internal                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|pcie_resetn_inst                            ; 13 (0%)             ; 15 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_platform_reset_internal                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|recombine_resets                            ; 0 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_cdc_reset_async                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma                                                                 ; 4893 (26%)          ; 10308 (25%)  ; 0 (0%)     ; 1001472 (18%)     ; dla_dma                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|config_reader                                                   ; 981 (5%)            ; 2054 (5%)    ; 0 (0%)     ; 173568 (3%)       ; dla_dma_reader                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|feature_reader                                                  ; 1130 (6%)           ; 2878 (7%)    ; 0 (0%)     ; 279040 (5%)       ; dla_dma_reader                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|filter_reader                                                   ; 543 (3%)            ; 1797 (4%)    ; 0 (0%)     ; 168448 (3%)       ; dla_dma_reader                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|csr                                                             ; 823 (4%)            ; 944 (2%)     ; 0 (0%)     ; 33280 (1%)        ; dla_dma_csr                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|feature_writer                                                  ; 1329 (7%)           ; 2530 (6%)    ; 0 (0%)     ; 347136 (6%)       ; dla_dma_writer                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|read_arb                                                        ; 82 (0%)             ; 98 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_dma_read_arb                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|GEN_RAM.GEN_MLAB.altdpram_component    ; 0 (0%)              ; 256 (1%)     ; 0 (0%)     ; 0 (0%)            ; altdpram                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|dla_acl_dcfifo_reset_synchronizer_inst ; 2 (0%)              ; 29 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_acl_dcfifo_reset_synchronizer                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_addr_inst                           ; 7 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_acl_dcfifo_addr_incr                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_addr_inst                           ; 7 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_acl_dcfifo_addr_incr                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[0]                      ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[1]                      ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[2]                      ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[0]             ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[1]             ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[2]             ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[0]                      ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[1]                      ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[2]                      ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[0]             ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[1]             ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[2]             ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system                                                     ; 9588 (50%)          ; 21306 (52%)  ; 80 (100%)  ; 4308052 (78%)     ; dla_pe_array_system                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|GEN_LANE_ASSIGN[0].feature_data_reg                 ; 3 (0%)              ; 2 (0%)       ; 0 (0%)     ; 596 (0%)          ; dla_delay                                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|exit_fifo                                           ; 69 (0%)             ; 79 (0%)      ; 0 (0%)     ; 262144 (5%)       ; dla_exit_fifo                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|input_feeder                                        ; 4188 (22%)          ; 7043 (17%)   ; 0 (0%)     ; 2685440 (49%)     ; dla_input_feeder                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|pe_array                                            ; 5120 (27%)          ; 8597 (21%)   ; 80 (100%)  ; 0 (0%)            ; dla_pe_array                                                       ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|scratchpad                                          ; 33 (0%)             ; 5446 (13%)   ; 0 (0%)     ; 1359872 (25%)     ; dla_filter_bias_scale_scratchpad                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|sequencer                                           ; 175 (1%)            ; 139 (0%)     ; 0 (0%)     ; 0 (0%)            ; dla_sequencer                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst                                                           ; 704 (4%)            ; 1244 (3%)    ; 0 (0%)     ; 73728 (1%)        ; dla_aux_pool_top                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_aux_pool_config_decoder_inst                          ; 6 (0%)              ; 175 (0%)     ; 0 (0%)     ; 0 (0%)            ; dla_aux_pool_config_decoder                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_aux_pool_group_inst                                   ; 698 (4%)            ; 1060 (3%)    ; 0 (0%)     ; 73728 (1%)        ; dla_aux_pool_group                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_input_inst                                                  ; 513 (3%)            ; 782 (2%)     ; 0 (0%)     ; 0 (0%)            ; dla_width_adapter                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_output_inst                                                 ; 28 (0%)             ; 313 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_width_adapter                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_input_inst|gen_single.inp_pipe_inst                         ; 260 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_output_inst|gen_single.inp_pipe_inst                        ; 20 (0%)             ; 35 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[0].inp_enc_inst                  ; 259 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[1].inp_enc_inst                  ; 243 (1%)            ; 483 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[2].inp_enc_inst                  ; 259 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[0].opt_enc_inst                  ; 263 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[1].opt_enc_inst                  ; 261 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[2].opt_enc_inst                  ; 261 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.opt0_enc_inst                                  ; 260 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.opt1_enc_inst                                  ; 260 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst                                                           ; 2199 (12%)          ; 4257 (10%)   ; 0 (0%)     ; 0 (0%)            ; dla_xbar                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.config_handler_inst                            ; 8 (0%)              ; 92 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_xbar_config_handler                                            ;
; dla_platform_inst|dla_top_inst_1                                                                                  ; 19113 (50%)         ; 41249 (50%)  ; 80 (50%)   ; 5514836 (50%)     ; dla_top_wrapper_16x16_i5x1_fp13agx_sb17600_poolk1_actk16_relu_AGX7 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst                                                                     ; 19113 (100%)        ; 41249 (100%) ; 80 (100%)  ; 5514836 (100%)    ; dla_top                                                            ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|aux_activation_inst                                                 ; 303 (2%)            ; 1291 (3%)    ; 0 (0%)     ; 0 (0%)            ; dla_aux_activation_top                                             ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|aux_activation_inst|dla_aux_activation_group_inst                   ; 303 (2%)            ; 1285 (3%)    ; 0 (0%)     ; 0 (0%)            ; dla_aux_activation_group                                           ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|aux_activation_inst|dla_reset_handler_simple_inst                   ; 0 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                           ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|dla1x_reset_handler_inst                             ; 0 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                           ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|ddr_reset_synchronizer                                          ; 1 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                           ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pool_inst|dla_reset_handler_simple_inst                             ; 0 (0%)              ; 9 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                           ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_pool_input_inst|gen_areset.reset_handler                         ; 1 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                           ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_pool_output_inst|gen_areset.reset_handler                        ; 1 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                           ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_areset.reset_handler                                  ; 1 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                           ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network                                                      ; 780 (4%)            ; 1331 (3%)    ; 0 (0%)     ; 131584 (2%)       ; dla_config_network                                                 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[10].gen_hld_fifo.dla_hld_fifo_inst          ; 36 (0%)             ; 31 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_hld_fifo                                                       ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[11].gen_hld_fifo.dla_hld_fifo_inst          ; 58 (0%)             ; 61 (0%)      ; 0 (0%)     ; 16384 (0%)        ; dla_hld_fifo                                                       ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[2].gen_hld_fifo.dla_hld_fifo_inst           ; 56 (0%)             ; 62 (0%)      ; 0 (0%)     ; 14848 (0%)        ; dla_hld_fifo                                                       ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[3].gen_hld_fifo.dla_hld_fifo_inst           ; 60 (0%)             ; 61 (0%)      ; 0 (0%)     ; 12288 (0%)        ; dla_hld_fifo                                                       ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[4].gen_hld_fifo.dla_hld_fifo_inst           ; 54 (0%)             ; 58 (0%)      ; 0 (0%)     ; 1024 (0%)         ; dla_hld_fifo                                                       ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[5].gen_hld_fifo.dla_hld_fifo_inst           ; 60 (0%)             ; 61 (0%)      ; 0 (0%)     ; 16384 (0%)        ; dla_hld_fifo                                                       ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[6].gen_hld_fifo.dla_hld_fifo_inst           ; 55 (0%)             ; 59 (0%)      ; 0 (0%)     ; 8192 (0%)         ; dla_hld_fifo                                                       ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[9].gen_hld_fifo.dla_hld_fifo_inst           ; 59 (0%)             ; 61 (0%)      ; 0 (0%)     ; 13312 (0%)        ; dla_hld_fifo                                                       ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[1].gen_acl_fifo.dla_acl_fifo_inst           ; 107 (1%)            ; 151 (0%)     ; 0 (0%)     ; 16384 (0%)        ; dla_acl_dcfifo                                                     ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[7].gen_acl_fifo.dla_acl_fifo_inst           ; 109 (1%)            ; 151 (0%)     ; 0 (0%)     ; 16384 (0%)        ; dla_acl_dcfifo                                                     ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[8].gen_acl_fifo.dla_acl_fifo_inst           ; 107 (1%)            ; 151 (0%)     ; 0 (0%)     ; 16384 (0%)        ; dla_acl_dcfifo                                                     ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser                                        ; 62 (0%)             ; 372 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_acl_dcfifo                                                     ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dla_platform_reset_inst                                             ; 41 (0%)             ; 48 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_platform_reset                                                 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dla_platform_reset_inst|GEN_DDR_RESET[0].ddr_resetn_inst            ; 13 (0%)             ; 15 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_platform_reset_internal                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dla_platform_reset_inst|dla_resetn_inst                             ; 13 (0%)             ; 15 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_platform_reset_internal                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dla_platform_reset_inst|pcie_resetn_inst                            ; 13 (0%)             ; 15 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_platform_reset_internal                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dla_platform_reset_inst|recombine_resets                            ; 0 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_cdc_reset_async                                                ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma                                                                 ; 4898 (26%)          ; 10307 (25%)  ; 0 (0%)     ; 1001472 (18%)     ; dla_dma                                                            ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|config_reader                                                   ; 982 (5%)            ; 2053 (5%)    ; 0 (0%)     ; 173568 (3%)       ; dla_dma_reader                                                     ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|feature_reader                                                  ; 1130 (6%)           ; 2878 (7%)    ; 0 (0%)     ; 279040 (5%)       ; dla_dma_reader                                                     ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|filter_reader                                                   ; 543 (3%)            ; 1797 (4%)    ; 0 (0%)     ; 168448 (3%)       ; dla_dma_reader                                                     ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|csr                                                             ; 823 (4%)            ; 944 (2%)     ; 0 (0%)     ; 33280 (1%)        ; dla_dma_csr                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|feature_writer                                                  ; 1333 (7%)           ; 2530 (6%)    ; 0 (0%)     ; 347136 (6%)       ; dla_dma_writer                                                     ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|read_arb                                                        ; 82 (0%)             ; 98 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_dma_read_arb                                                   ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|GEN_RAM.GEN_MLAB.altdpram_component    ; 0 (0%)              ; 256 (1%)     ; 0 (0%)     ; 0 (0%)            ; altdpram                                                           ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|dla_acl_dcfifo_reset_synchronizer_inst ; 2 (0%)              ; 29 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_acl_dcfifo_reset_synchronizer                                  ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_addr_inst                           ; 7 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_acl_dcfifo_addr_incr                                           ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_addr_inst                           ; 7 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_acl_dcfifo_addr_incr                                           ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[0]                      ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                          ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[1]                      ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                          ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[2]                      ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                          ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[0]             ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                          ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[1]             ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                          ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[2]             ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                          ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[0]                      ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                          ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[1]                      ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                          ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[2]                      ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                          ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[0]             ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                          ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[1]             ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                          ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[2]             ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                          ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system                                                     ; 9585 (50%)          ; 21304 (52%)  ; 80 (100%)  ; 4308052 (78%)     ; dla_pe_array_system                                                ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system|GEN_LANE_ASSIGN[0].feature_data_reg                 ; 0 (0%)              ; 0 (0%)       ; 0 (0%)     ; 596 (0%)          ; dla_delay                                                          ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system|exit_fifo                                           ; 69 (0%)             ; 79 (0%)      ; 0 (0%)     ; 262144 (5%)       ; dla_exit_fifo                                                      ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system|input_feeder                                        ; 4188 (22%)          ; 7043 (17%)   ; 0 (0%)     ; 2685440 (49%)     ; dla_input_feeder                                                   ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system|pe_array                                            ; 5120 (27%)          ; 8597 (21%)   ; 80 (100%)  ; 0 (0%)            ; dla_pe_array                                                       ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system|scratchpad                                          ; 33 (0%)             ; 5446 (13%)   ; 0 (0%)     ; 1359872 (25%)     ; dla_filter_bias_scale_scratchpad                                   ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system|sequencer                                           ; 175 (1%)            ; 139 (0%)     ; 0 (0%)     ; 0 (0%)            ; dla_sequencer                                                      ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pool_inst                                                           ; 704 (4%)            ; 1244 (3%)    ; 0 (0%)     ; 73728 (1%)        ; dla_aux_pool_top                                                   ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pool_inst|dla_aux_pool_config_decoder_inst                          ; 6 (0%)              ; 175 (0%)     ; 0 (0%)     ; 0 (0%)            ; dla_aux_pool_config_decoder                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pool_inst|dla_aux_pool_group_inst                                   ; 698 (4%)            ; 1060 (3%)    ; 0 (0%)     ; 73728 (1%)        ; dla_aux_pool_group                                                 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_pool_input_inst                                                  ; 513 (3%)            ; 782 (2%)     ; 0 (0%)     ; 0 (0%)            ; dla_width_adapter                                                  ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_pool_output_inst                                                 ; 28 (0%)             ; 313 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_width_adapter                                                  ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_pool_input_inst|gen_single.inp_pipe_inst                         ; 260 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                              ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_pool_output_inst|gen_single.inp_pipe_inst                        ; 20 (0%)             ; 35 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                              ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[0].inp_enc_inst                  ; 259 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                              ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[1].inp_enc_inst                  ; 243 (1%)            ; 483 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                              ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[2].inp_enc_inst                  ; 259 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                              ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[0].opt_enc_inst                  ; 263 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                              ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[1].opt_enc_inst                  ; 261 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                              ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[2].opt_enc_inst                  ; 261 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                              ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.opt0_enc_inst                                  ; 260 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                              ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.opt1_enc_inst                                  ; 260 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                              ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst                                                           ; 2199 (12%)          ; 4257 (10%)   ; 0 (0%)     ; 0 (0%)            ; dla_xbar                                                           ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.config_handler_inst                            ; 8 (0%)              ; 92 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_xbar_config_handler                                            ;
+-------------------------------------------------------------------------------------------------------------------+---------------------+--------------+------------+-------------------+--------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------+----------------+---------------------+--------------+------------+-------------------+--------------+------------+--------------------------------------------------------------------+
; Instance Name                                                                                                     ; ALMs           ; Combinational ALUTs ; Registers    ; DSP Blocks ; Block Memory Bits ; MLABs        ; M20Ks      ; Entity Name                                                        ;
+-------------------------------------------------------------------------------------------------------------------+----------------+---------------------+--------------+------------+-------------------+--------------+------------+--------------------------------------------------------------------+
; top                                                                                                               ; 87854.8        ; 112520              ; 251087       ; 160        ; 15363452          ; 438.0        ; 1025       ; Total                                                              ;
; Total non AI Suite IPs                                                                                            ; 53672.5 (61%)  ; 72890 (65%)         ; 153599 (61%) ; 0 (0%)     ; 4333780 (28%)     ; 56.0 (13%)   ; 425 (41%)  ; Total non AI Suite IPs                                             ;
; Total AI Suite IPs                                                                                                ; 34182.3 (39%)  ; 39630 (35%)         ; 97488 (39%)  ; 160 (100%) ; 11029672 (72%)    ; 382.0 (87%)  ; 600 (59%)  ; Total AI Suite IPs                                                 ;
; dla_platform_inst|dla_top_inst_0                                                                                  ; 17032.5 (50%)  ; 19741 (50%)         ; 48628 (50%)  ; 80 (50%)   ; 5514836 (50%)     ; 190.0 (50%)  ; 300 (50%)  ; dla_top_wrapper_16x16_i5x1_fp13agx_sb17600_poolk1_actk16_relu_AGX7 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst                                                                     ; 17032.5 (100%) ; 19741 (100%)        ; 48628 (100%) ; 80 (100%)  ; 5514836 (100%)    ; 190.0 (100%) ; 300 (100%) ; dla_top                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst                                                 ; 331.1 (2%)     ; 305 (2%)            ; 820 (2%)     ; 0 (0%)     ; 0 (0%)            ; 12.0 (6%)    ; 0 (0%)     ; dla_aux_activation_top                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_aux_activation_group_inst                   ; 329.8 (2%)     ; 305 (2%)            ; 813 (2%)     ; 0 (0%)     ; 0 (0%)            ; 12.0 (6%)    ; 0 (0%)     ; dla_aux_activation_group                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_reset_handler_simple_inst                   ; 1.2 (0%)       ; 0 (0%)              ; 7 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|dla1x_reset_handler_inst                             ; 2.0 (0%)       ; 1 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|ddr_reset_synchronizer                                          ; 2.3 (0%)       ; 1 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_reset_handler_simple_inst                             ; 1.3 (0%)       ; 0 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_input_inst|gen_areset.reset_handler                         ; 1.3 (0%)       ; 1 (0%)              ; 7 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_output_inst|gen_areset.reset_handler                        ; 2.0 (0%)       ; 1 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_areset.reset_handler                                  ; 2.1 (0%)       ; 1 (0%)              ; 15 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network                                                      ; 649.5 (4%)     ; 817 (4%)            ; 1781 (4%)    ; 0 (0%)     ; 131584 (2%)       ; 0.0 (0%)     ; 10 (3%)    ; dla_config_network                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[10].gen_hld_fifo.dla_hld_fifo_inst          ; 19.5 (0%)      ; 36 (0%)             ; 45 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_hld_fifo                                                       ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[11].gen_hld_fifo.dla_hld_fifo_inst          ; 41.1 (0%)      ; 61 (0%)             ; 99 (0%)      ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                       ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[2].gen_hld_fifo.dla_hld_fifo_inst           ; 37.9 (0%)      ; 57 (0%)             ; 108 (0%)     ; 0 (0%)     ; 14848 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                       ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[3].gen_hld_fifo.dla_hld_fifo_inst           ; 43.3 (0%)      ; 63 (0%)             ; 113 (0%)     ; 0 (0%)     ; 12288 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                       ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[4].gen_hld_fifo.dla_hld_fifo_inst           ; 37.8 (0%)      ; 57 (0%)             ; 103 (0%)     ; 0 (0%)     ; 1024 (0%)         ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                       ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[5].gen_hld_fifo.dla_hld_fifo_inst           ; 43.9 (0%)      ; 71 (0%)             ; 122 (0%)     ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                       ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[6].gen_hld_fifo.dla_hld_fifo_inst           ; 37.0 (0%)      ; 58 (0%)             ; 89 (0%)      ; 0 (0%)     ; 8192 (0%)         ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                       ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[9].gen_hld_fifo.dla_hld_fifo_inst           ; 40.8 (0%)      ; 60 (0%)             ; 194 (0%)     ; 0 (0%)     ; 13312 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                       ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[1].gen_acl_fifo.dla_acl_fifo_inst           ; 89.3 (1%)      ; 110 (1%)            ; 171 (0%)     ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_acl_dcfifo                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[7].gen_acl_fifo.dla_acl_fifo_inst           ; 89.3 (1%)      ; 113 (1%)            ; 171 (0%)     ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_acl_dcfifo                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[8].gen_acl_fifo.dla_acl_fifo_inst           ; 88.1 (1%)      ; 110 (1%)            ; 166 (0%)     ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_acl_dcfifo                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser                                        ; 198.2 (1%)     ; 69 (0%)             ; 140 (0%)     ; 0 (0%)     ; 0 (0%)            ; 13.0 (7%)    ; 0 (0%)     ; dla_acl_dcfifo                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst                                             ; 27.5 (0%)      ; 41 (0%)             ; 49 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_platform_reset                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|GEN_DDR_RESET[0].ddr_resetn_inst            ; 8.5 (0%)       ; 13 (0%)             ; 15 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_platform_reset_internal                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|dla_resetn_inst                             ; 8.3 (0%)       ; 13 (0%)             ; 15 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_platform_reset_internal                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|pcie_resetn_inst                            ; 8.2 (0%)       ; 13 (0%)             ; 16 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_platform_reset_internal                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|recombine_resets                            ; 1.5 (0%)       ; 0 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_cdc_reset_async                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma                                                                 ; 5036.1 (30%)   ; 4899 (25%)          ; 10080 (21%)  ; 0 (0%)     ; 1001472 (18%)     ; 90.0 (47%)   ; 56 (19%)   ; dla_dma                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|config_reader                                                   ; 944.1 (6%)     ; 983 (5%)            ; 2466 (5%)    ; 0 (0%)     ; 173568 (3%)       ; 7.0 (4%)     ; 10 (3%)    ; dla_dma_reader                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|feature_reader                                                  ; 1369.5 (8%)    ; 1128 (6%)           ; 2507 (5%)    ; 0 (0%)     ; 279040 (5%)       ; 29.0 (15%)   ; 15 (5%)    ; dla_dma_reader                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|filter_reader                                                   ; 809.4 (5%)     ; 549 (3%)            ; 1315 (3%)    ; 0 (0%)     ; 168448 (3%)       ; 32.0 (17%)   ; 9 (3%)     ; dla_dma_reader                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|csr                                                             ; 591.8 (3%)     ; 824 (4%)            ; 1323 (3%)    ; 0 (0%)     ; 33280 (1%)        ; 0.0 (0%)     ; 2 (1%)     ; dla_dma_csr                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|feature_writer                                                  ; 1247.1 (7%)    ; 1331 (7%)           ; 2390 (5%)    ; 0 (0%)     ; 347136 (6%)       ; 20.0 (11%)   ; 20 (7%)    ; dla_dma_writer                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|read_arb                                                        ; 70.3 (0%)      ; 80 (0%)             ; 71 (0%)      ; 0 (0%)     ; 0 (0%)            ; 2.0 (1%)     ; 0 (0%)     ; dla_dma_read_arb                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|GEN_RAM.GEN_MLAB.altdpram_component    ; 130.0 (1%)     ; 0 (0%)              ; 0 (0%)       ; 0 (0%)     ; 0 (0%)            ; 13.0 (7%)    ; 0 (0%)     ; altdpram                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|dla_acl_dcfifo_reset_synchronizer_inst ; 11.5 (0%)      ; 3 (0%)              ; 31 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_acl_dcfifo_reset_synchronizer                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_addr_inst                           ; 3.6 (0%)       ; 7 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_acl_dcfifo_addr_incr                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_addr_inst                           ; 5.2 (0%)       ; 8 (0%)              ; 14 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_acl_dcfifo_addr_incr                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[0]                      ; 1.3 (0%)       ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[1]                      ; 1.8 (0%)       ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[2]                      ; 1.6 (0%)       ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[0]             ; 1.6 (0%)       ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[1]             ; 2.1 (0%)       ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[2]             ; 1.7 (0%)       ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[0]                      ; 1.6 (0%)       ; 2 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[1]                      ; 1.3 (0%)       ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[2]                      ; 1.8 (0%)       ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[0]             ; 2.7 (0%)       ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[1]             ; 2.2 (0%)       ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[2]             ; 2.2 (0%)       ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system                                                     ; 8556.6 (50%)   ; 10131 (51%)         ; 27051 (56%)  ; 80 (100%)  ; 4308052 (78%)     ; 72.0 (38%)   ; 229 (76%)  ; dla_pe_array_system                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|GEN_LANE_ASSIGN[0].feature_data_reg                 ; 1.0 (0%)       ; 3 (0%)              ; 8 (0%)       ; 0 (0%)     ; 596 (0%)          ; 0.0 (0%)     ; 4 (1%)     ; dla_delay                                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|exit_fifo                                           ; 46.8 (0%)      ; 77 (0%)             ; 363 (1%)     ; 0 (0%)     ; 262144 (5%)       ; 0.0 (0%)     ; 13 (4%)    ; dla_exit_fifo                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|input_feeder                                        ; 3105.2 (18%)   ; 4356 (22%)          ; 8116 (17%)   ; 0 (0%)     ; 2685440 (49%)     ; 24.0 (13%)   ; 132 (44%)  ; dla_input_feeder                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|pe_array                                            ; 4763.8 (28%)   ; 5440 (28%)          ; 14704 (30%)  ; 80 (100%)  ; 0 (0%)            ; 48.0 (25%)   ; 0 (0%)     ; dla_pe_array                                                       ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|scratchpad                                          ; 484.2 (3%)     ; 26 (0%)             ; 3486 (7%)    ; 0 (0%)     ; 1359872 (25%)     ; 0.0 (0%)     ; 80 (27%)   ; dla_filter_bias_scale_scratchpad                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|sequencer                                           ; 155.7 (1%)     ; 229 (1%)            ; 374 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_sequencer                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst                                                           ; 503.4 (3%)     ; 710 (4%)            ; 1248 (3%)    ; 0 (0%)     ; 73728 (1%)        ; 3.0 (2%)     ; 5 (2%)     ; dla_aux_pool_top                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_aux_pool_config_decoder_inst                          ; 30.8 (0%)      ; 6 (0%)              ; 156 (0%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_aux_pool_config_decoder                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_aux_pool_group_inst                                   ; 471.3 (3%)     ; 704 (4%)            ; 1086 (2%)    ; 0 (0%)     ; 73728 (1%)        ; 3.0 (2%)     ; 5 (2%)     ; dla_aux_pool_group                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_input_inst                                                  ; 258.2 (2%)     ; 514 (3%)            ; 1198 (2%)    ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_width_adapter                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_output_inst                                                 ; 82.6 (0%)      ; 29 (0%)             ; 465 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_width_adapter                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_input_inst|gen_single.inp_pipe_inst                         ; 126.9 (1%)     ; 260 (1%)            ; 762 (2%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_output_inst|gen_single.inp_pipe_inst                        ; 10.0 (0%)      ; 20 (0%)             ; 53 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[0].inp_enc_inst                  ; 128.0 (1%)     ; 259 (1%)            ; 686 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[1].inp_enc_inst                  ; 118.2 (1%)     ; 243 (1%)            ; 700 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[2].inp_enc_inst                  ; 127.9 (1%)     ; 259 (1%)            ; 584 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[0].opt_enc_inst                  ; 257.2 (2%)     ; 263 (1%)            ; 829 (2%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[1].opt_enc_inst                  ; 128.4 (1%)     ; 261 (1%)            ; 764 (2%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[2].opt_enc_inst                  ; 256.0 (2%)     ; 262 (1%)            ; 546 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.opt0_enc_inst                                  ; 127.8 (1%)     ; 261 (1%)            ; 736 (2%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.opt1_enc_inst                                  ; 127.8 (1%)     ; 260 (1%)            ; 577 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst                                                           ; 1389.2 (8%)    ; 2226 (11%)          ; 5796 (12%)   ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_xbar                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.config_handler_inst                            ; 26.6 (0%)      ; 11 (0%)             ; 150 (0%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_xbar_config_handler                                            ;
; dla_platform_inst|dla_top_inst_1                                                                                  ; 17149.8 (50%)  ; 19889 (50%)         ; 48860 (50%)  ; 80 (50%)   ; 5514836 (50%)     ; 192.0 (50%)  ; 300 (50%)  ; dla_top_wrapper_16x16_i5x1_fp13agx_sb17600_poolk1_actk16_relu_AGX7 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst                                                                     ; 17149.8 (100%) ; 19889 (100%)        ; 48860 (100%) ; 80 (100%)  ; 5514836 (100%)    ; 192.0 (100%) ; 300 (100%) ; dla_top                                                            ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|aux_activation_inst                                                 ; 329.3 (2%)     ; 303 (2%)            ; 810 (2%)     ; 0 (0%)     ; 0 (0%)            ; 12.0 (6%)    ; 0 (0%)     ; dla_aux_activation_top                                             ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|aux_activation_inst|dla_aux_activation_group_inst                   ; 327.8 (2%)     ; 303 (2%)            ; 803 (2%)     ; 0 (0%)     ; 0 (0%)            ; 12.0 (6%)    ; 0 (0%)     ; dla_aux_activation_group                                           ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|aux_activation_inst|dla_reset_handler_simple_inst                   ; 1.5 (0%)       ; 0 (0%)              ; 7 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                           ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|dla1x_reset_handler_inst                             ; 1.7 (0%)       ; 1 (0%)              ; 7 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                           ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|ddr_reset_synchronizer                                          ; 1.9 (0%)       ; 1 (0%)              ; 7 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                           ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pool_inst|dla_reset_handler_simple_inst                             ; 1.6 (0%)       ; 0 (0%)              ; 7 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                           ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_pool_input_inst|gen_areset.reset_handler                         ; 1.3 (0%)       ; 1 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                           ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_pool_output_inst|gen_areset.reset_handler                        ; 2.0 (0%)       ; 1 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                           ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_areset.reset_handler                                  ; 1.9 (0%)       ; 1 (0%)              ; 18 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                           ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network                                                      ; 655.7 (4%)     ; 847 (4%)            ; 1694 (3%)    ; 0 (0%)     ; 131584 (2%)       ; 0.0 (0%)     ; 10 (3%)    ; dla_config_network                                                 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[10].gen_hld_fifo.dla_hld_fifo_inst          ; 19.3 (0%)      ; 36 (0%)             ; 46 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_hld_fifo                                                       ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[11].gen_hld_fifo.dla_hld_fifo_inst          ; 40.6 (0%)      ; 60 (0%)             ; 93 (0%)      ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                       ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[2].gen_hld_fifo.dla_hld_fifo_inst           ; 37.9 (0%)      ; 57 (0%)             ; 90 (0%)      ; 0 (0%)     ; 14848 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                       ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[3].gen_hld_fifo.dla_hld_fifo_inst           ; 43.5 (0%)      ; 63 (0%)             ; 92 (0%)      ; 0 (0%)     ; 12288 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                       ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[4].gen_hld_fifo.dla_hld_fifo_inst           ; 39.7 (0%)      ; 65 (0%)             ; 84 (0%)      ; 0 (0%)     ; 1024 (0%)         ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                       ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[5].gen_hld_fifo.dla_hld_fifo_inst           ; 43.6 (0%)      ; 71 (0%)             ; 105 (0%)     ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                       ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[6].gen_hld_fifo.dla_hld_fifo_inst           ; 40.3 (0%)      ; 66 (0%)             ; 84 (0%)      ; 0 (0%)     ; 8192 (0%)         ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                       ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[9].gen_hld_fifo.dla_hld_fifo_inst           ; 41.0 (0%)      ; 66 (0%)             ; 179 (0%)     ; 0 (0%)     ; 13312 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                       ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[1].gen_acl_fifo.dla_acl_fifo_inst           ; 92.3 (1%)      ; 120 (1%)            ; 179 (0%)     ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_acl_dcfifo                                                     ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[7].gen_acl_fifo.dla_acl_fifo_inst           ; 91.4 (1%)      ; 112 (1%)            ; 172 (0%)     ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_acl_dcfifo                                                     ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[8].gen_acl_fifo.dla_acl_fifo_inst           ; 90.3 (1%)      ; 110 (1%)            ; 170 (0%)     ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_acl_dcfifo                                                     ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser                                        ; 195.8 (1%)     ; 66 (0%)             ; 142 (0%)     ; 0 (0%)     ; 0 (0%)            ; 13.0 (7%)    ; 0 (0%)     ; dla_acl_dcfifo                                                     ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dla_platform_reset_inst                                             ; 27.5 (0%)      ; 41 (0%)             ; 49 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_platform_reset                                                 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dla_platform_reset_inst|GEN_DDR_RESET[0].ddr_resetn_inst            ; 8.5 (0%)       ; 13 (0%)             ; 15 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_platform_reset_internal                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dla_platform_reset_inst|dla_resetn_inst                             ; 8.2 (0%)       ; 13 (0%)             ; 16 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_platform_reset_internal                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dla_platform_reset_inst|pcie_resetn_inst                            ; 8.3 (0%)       ; 13 (0%)             ; 15 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_platform_reset_internal                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dla_platform_reset_inst|recombine_resets                            ; 1.5 (0%)       ; 0 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_cdc_reset_async                                                ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma                                                                 ; 5022.5 (29%)   ; 4888 (25%)          ; 10118 (21%)  ; 0 (0%)     ; 1001472 (18%)     ; 90.0 (47%)   ; 56 (19%)   ; dla_dma                                                            ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|config_reader                                                   ; 943.1 (5%)     ; 981 (5%)            ; 2502 (5%)    ; 0 (0%)     ; 173568 (3%)       ; 7.0 (4%)     ; 10 (3%)    ; dla_dma_reader                                                     ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|feature_reader                                                  ; 1370.7 (8%)    ; 1125 (6%)           ; 2509 (5%)    ; 0 (0%)     ; 279040 (5%)       ; 29.0 (15%)   ; 15 (5%)    ; dla_dma_reader                                                     ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|filter_reader                                                   ; 808.5 (5%)     ; 546 (3%)            ; 1314 (3%)    ; 0 (0%)     ; 168448 (3%)       ; 32.0 (17%)   ; 9 (3%)     ; dla_dma_reader                                                     ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|csr                                                             ; 589.8 (3%)     ; 824 (4%)            ; 1323 (3%)    ; 0 (0%)     ; 33280 (1%)        ; 0.0 (0%)     ; 2 (1%)     ; dla_dma_csr                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|feature_writer                                                  ; 1236.5 (7%)    ; 1328 (7%)           ; 2388 (5%)    ; 0 (0%)     ; 347136 (6%)       ; 20.0 (10%)   ; 20 (7%)    ; dla_dma_writer                                                     ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|read_arb                                                        ; 70.0 (0%)      ; 80 (0%)             ; 73 (0%)      ; 0 (0%)     ; 0 (0%)            ; 2.0 (1%)     ; 0 (0%)     ; dla_dma_read_arb                                                   ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|GEN_RAM.GEN_MLAB.altdpram_component    ; 130.0 (1%)     ; 0 (0%)              ; 0 (0%)       ; 0 (0%)     ; 0 (0%)            ; 13.0 (7%)    ; 0 (0%)     ; altdpram                                                           ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|dla_acl_dcfifo_reset_synchronizer_inst ; 11.0 (0%)      ; 3 (0%)              ; 30 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_acl_dcfifo_reset_synchronizer                                  ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_addr_inst                           ; 3.7 (0%)       ; 7 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_acl_dcfifo_addr_incr                                           ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_addr_inst                           ; 5.0 (0%)       ; 8 (0%)              ; 14 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_acl_dcfifo_addr_incr                                           ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[0]                      ; 1.4 (0%)       ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                          ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[1]                      ; 1.3 (0%)       ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                          ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[2]                      ; 1.6 (0%)       ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                          ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[0]             ; 1.5 (0%)       ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                          ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[1]             ; 2.5 (0%)       ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                          ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[2]             ; 2.8 (0%)       ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                          ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[0]                      ; 1.5 (0%)       ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                          ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[1]                      ; 1.3 (0%)       ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                          ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[2]                      ; 1.8 (0%)       ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                          ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[0]             ; 1.8 (0%)       ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                          ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[1]             ; 1.6 (0%)       ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                          ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[2]             ; 1.8 (0%)       ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                          ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system                                                     ; 8598.4 (50%)   ; 10109 (51%)         ; 27020 (55%)  ; 80 (100%)  ; 4308052 (78%)     ; 74.0 (39%)   ; 229 (76%)  ; dla_pe_array_system                                                ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system|GEN_LANE_ASSIGN[0].feature_data_reg                 ; 0.0 (0%)       ; 0 (0%)              ; 5 (0%)       ; 0 (0%)     ; 596 (0%)          ; 0.0 (0%)     ; 4 (1%)     ; dla_delay                                                          ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system|exit_fifo                                           ; 43.4 (0%)      ; 67 (0%)             ; 292 (1%)     ; 0 (0%)     ; 262144 (5%)       ; 0.0 (0%)     ; 13 (4%)    ; dla_exit_fifo                                                      ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system|input_feeder                                        ; 3113.6 (18%)   ; 4352 (22%)          ; 8148 (17%)   ; 0 (0%)     ; 2685440 (49%)     ; 26.0 (14%)   ; 132 (44%)  ; dla_input_feeder                                                   ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system|pe_array                                            ; 4783.3 (28%)   ; 5440 (27%)          ; 14733 (30%)  ; 80 (100%)  ; 0 (0%)            ; 48.0 (25%)   ; 0 (0%)     ; dla_pe_array                                                       ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system|scratchpad                                          ; 501.6 (3%)     ; 26 (0%)             ; 3489 (7%)    ; 0 (0%)     ; 1359872 (25%)     ; 0.0 (0%)     ; 80 (27%)   ; dla_filter_bias_scale_scratchpad                                   ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system|sequencer                                           ; 156.5 (1%)     ; 224 (1%)            ; 353 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_sequencer                                                      ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pool_inst                                                           ; 509.9 (3%)     ; 710 (4%)            ; 1293 (3%)    ; 0 (0%)     ; 73728 (1%)        ; 3.0 (2%)     ; 5 (2%)     ; dla_aux_pool_top                                                   ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pool_inst|dla_aux_pool_config_decoder_inst                          ; 31.5 (0%)      ; 6 (0%)              ; 155 (0%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_aux_pool_config_decoder                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pool_inst|dla_aux_pool_group_inst                                   ; 476.8 (3%)     ; 704 (4%)            ; 1131 (2%)    ; 0 (0%)     ; 73728 (1%)        ; 3.0 (2%)     ; 5 (2%)     ; dla_aux_pool_group                                                 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_pool_input_inst                                                  ; 260.8 (2%)     ; 514 (3%)            ; 1036 (2%)    ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_width_adapter                                                  ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_pool_output_inst                                                 ; 83.3 (0%)      ; 29 (0%)             ; 508 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_width_adapter                                                  ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_pool_input_inst|gen_single.inp_pipe_inst                         ; 127.5 (1%)     ; 260 (1%)            ; 762 (2%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                              ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_pool_output_inst|gen_single.inp_pipe_inst                        ; 10.0 (0%)      ; 20 (0%)             ; 52 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                              ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[0].inp_enc_inst                  ; 126.6 (1%)     ; 259 (1%)            ; 773 (2%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                              ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[1].inp_enc_inst                  ; 119.2 (1%)     ; 243 (1%)            ; 634 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                              ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[2].inp_enc_inst                  ; 124.6 (1%)     ; 259 (1%)            ; 691 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                              ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[0].opt_enc_inst                  ; 256.8 (1%)     ; 264 (1%)            ; 780 (2%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                              ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[1].opt_enc_inst                  ; 129.1 (1%)     ; 261 (1%)            ; 766 (2%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                              ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[2].opt_enc_inst                  ; 255.3 (1%)     ; 262 (1%)            ; 548 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                              ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.opt0_enc_inst                                  ; 193.5 (1%)     ; 397 (2%)            ; 766 (2%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                              ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.opt1_enc_inst                                  ; 143.1 (1%)     ; 277 (1%)            ; 765 (2%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                              ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst                                                           ; 1466.6 (9%)    ; 2382 (12%)          ; 6190 (13%)   ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_xbar                                                           ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.config_handler_inst                            ; 26.6 (0%)      ; 11 (0%)             ; 129 (0%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_xbar_config_handler                                            ;
+-------------------------------------------------------------------------------------------------------------------+----------------+---------------------+--------------+------------+-------------------+--------------+------------+--------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                 ;
+------------+--------------------------------------------------------------------------------+-----------------------+--------------------------------------------------+
; Fmax       ; Clock Name                                                                     ; Corner Delay Model    ; Note                                             ;
+------------+--------------------------------------------------------------------------------+-----------------------+--------------------------------------------------+
; 189.75 MHz ; config_clk                                                                     ; Slow vid2 100C Model  ;                                                  ;
; 279.17 MHz ; board_inst|pcie_ed|dut|dut|ast|inst|inst|maib_and_tile|xcvr_hip_native|rx_ch15 ; Slow vid2 100C Model  ;                                                  ;
; 250.0 MHz  ; altera_int_osc_clk                                                             ; Slow vid2 100C Model  ; limit due to minimum pulse width restriction     ;
; 363.64 MHz ; board_inst|ddr4a|mem_ddr4_ag|emif_fm_0_core_usr_clk                            ; Slow vid2 100C Model  ;                                                  ;
; 368.46 MHz ; board_inst|ddr4b|mem_ddr4_ag|emif_fm_0_core_usr_clk                            ; Slow vid2 100C Model  ;                                                  ;
; 433.09 MHz ; board_inst|ddr4d|mem_ddr4_ag|emif_fm_0_core_usr_clk                            ; Slow vid2 100C Model  ;                                                  ;
; 438.98 MHz ; board_inst|ddr4c|mem_ddr4_ag|emif_fm_0_core_usr_clk                            ; Slow vid2b 100C Model ;                                                  ;
; 606.8 MHz  ; board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll_outclk0                    ; Slow vid2 100C Model  ;                                                  ;
; 612.75 MHz ; DDR4D_REFCLK_p                                                                 ; Slow vid2 100C Model  ; limit due to low minimum pulse width restriction ;
; 612.75 MHz ; DDR4B_REFCLK_p                                                                 ; Slow vid2 100C Model  ; limit due to low minimum pulse width restriction ;
; 612.0 MHz  ; DDR4A_REFCLK_p                                                                 ; Slow vid2 100C Model  ; limit due to low minimum pulse width restriction ;
; 612.0 MHz  ; DDR4C_REFCLK_p                                                                 ; Slow vid2 100C Model  ; limit due to low minimum pulse width restriction ;
+------------+--------------------------------------------------------------------------------+-----------------------+--------------------------------------------------+
