// Seed: 1705206216
module module_0 ();
  wire  id_1;
  logic id_2;
  ;
  wire id_3, id_4;
endmodule
module module_1 #(
    parameter id_1 = 32'd24,
    parameter id_5 = 32'd14
) (
    _id_1[1 :-1],
    id_2
);
  input wire id_2;
  module_0 modCall_1 ();
  input logic [7:0] _id_1;
  logic id_3;
  ;
  wire id_4, _id_5 = !"";
  bit [id_5 : id_1] id_6;
  always_comb id_6 = id_4;
  assign id_6 = (-1);
endmodule
module module_2 #(
    parameter id_1  = 32'd0,
    parameter id_10 = 32'd46,
    parameter id_17 = 32'd88,
    parameter id_5  = 32'd97,
    parameter id_8  = 32'd49
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    _id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  input wire id_15;
  inout tri id_14;
  output wire id_13;
  output logic [7:0] id_12;
  input wire id_11;
  input wire _id_10;
  module_0 modCall_1 ();
  output logic [7:0] id_9;
  input wire _id_8;
  output wire id_7;
  output wire id_6;
  output wire _id_5;
  nand primCall (id_12, id_14, id_15, id_2, id_3, id_4);
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire _id_1;
  logic [id_5 : 1  !==  {  id_10  {  1  }  }] id_16;
  ;
  assign id_12[id_8] = -1;
  assign id_14 = -1'b0;
  logic _id_17;
  wire [id_10 : 1] id_18, id_19;
  assign id_9 = id_10;
  always id_9[id_1-id_17!==-1] = -1;
  wire  id_20;
  logic id_21;
endmodule
