// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _cnn_HH_
#define _cnn_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "conv_2.h"
#include "conv_1.h"
#include "soft_max.h"
#include "max_pool_1.h"
#include "max_pool_2.h"
#include "flat.h"
#include "cnn_fpext_32ns_64udo.h"
#include "cnn_mac_muladd_5nvdy.h"
#include "cnn_mac_muladd_4nwdI.h"
#include "cnn_mac_muladd_9sxdS.h"
#include "cnn_mac_muladd_9syd2.h"
#include "cnn_mac_muladd_13zec.h"
#include "cnn_dense_1_weighmb6.h"
#include "cnn_dense_1_bias_V.h"
#include "cnn_dense_2_weighncg.h"
#include "cnn_dense_2_bias_V.h"
#include "cnn_dense_out_weiocq.h"
#include "cnn_dense_out_biapcA.h"
#include "cnn_dense_array_V.h"
#include "cnn_conv_1_input_V.h"
#include "cnn_conv_1_out_V.h"
#include "cnn_max_pool_1_ouqcK.h"
#include "cnn_conv_2_out_V.h"
#include "cnn_max_pool_2_ousc4.h"
#include "cnn_dense_1_out_V.h"
#include "cnn_dense_2_out_V.h"

namespace ap_rtl {

struct cnn : public sc_module {
    // Port declarations 13
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<10> > cnn_input_address0;
    sc_out< sc_logic > cnn_input_ce0;
    sc_in< sc_lv<32> > cnn_input_q0;
    sc_out< sc_lv<4> > prediction_output_address0;
    sc_out< sc_logic > prediction_output_ce0;
    sc_out< sc_logic > prediction_output_we0;
    sc_out< sc_lv<32> > prediction_output_d0;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    cnn(sc_module_name name);
    SC_HAS_PROCESS(cnn);

    ~cnn();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    cnn_dense_1_weighmb6* dense_1_weights_V_U;
    cnn_dense_1_bias_V* dense_1_bias_V_U;
    cnn_dense_2_weighncg* dense_2_weights_V_U;
    cnn_dense_2_bias_V* dense_2_bias_V_U;
    cnn_dense_out_weiocq* dense_out_weights_V_U;
    cnn_dense_out_biapcA* dense_out_bias_V_U;
    cnn_dense_array_V* dense_array_V_U;
    cnn_conv_1_input_V* conv_1_input_V_U;
    cnn_conv_1_out_V* conv_1_out_V_U;
    cnn_conv_1_out_V* conv_1_out_c_V_U;
    cnn_max_pool_1_ouqcK* max_pool_1_out_V_U;
    cnn_max_pool_1_ouqcK* max_pool_1_out_c_V_U;
    cnn_conv_2_out_V* conv_2_out_V_U;
    cnn_conv_2_out_V* conv_2_out_c_V_U;
    cnn_max_pool_2_ousc4* max_pool_2_out_V_U;
    cnn_max_pool_2_ousc4* max_pool_2_out_c_V_U;
    cnn_max_pool_2_ousc4* flat_array_V_U;
    cnn_max_pool_2_ousc4* flat_array_c_V_U;
    cnn_dense_1_out_V* dense_1_out_V_U;
    cnn_dense_1_out_V* dense_1_out_c_V_U;
    cnn_dense_2_out_V* dense_2_out_V_U;
    cnn_dense_2_out_V* dense_2_out_c_V_U;
    cnn_dense_array_V* prediction_V_U;
    conv_2* grp_conv_2_fu_1308;
    conv_1* grp_conv_1_fu_1318;
    soft_max* grp_soft_max_fu_1328;
    max_pool_1* grp_max_pool_1_fu_1340;
    max_pool_2* grp_max_pool_2_fu_1346;
    flat* grp_flat_fu_1352;
    cnn_fpext_32ns_64udo<1,2,32,64>* cnn_fpext_32ns_64udo_U30;
    cnn_mac_muladd_5nvdy<1,1,5,6,5,10>* cnn_mac_muladd_5nvdy_U31;
    cnn_mac_muladd_4nwdI<1,1,4,5,4,8>* cnn_mac_muladd_4nwdI_U32;
    cnn_mac_muladd_4nwdI<1,1,4,5,4,8>* cnn_mac_muladd_4nwdI_U33;
    cnn_mac_muladd_9sxdS<1,1,9,14,22,22>* cnn_mac_muladd_9sxdS_U34;
    cnn_mac_muladd_9syd2<1,1,9,13,22,22>* cnn_mac_muladd_9syd2_U35;
    cnn_mac_muladd_13zec<1,1,13,9,22,22>* cnn_mac_muladd_13zec_U36;
    sc_signal< sc_lv<45> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<15> > dense_1_weights_V_address0;
    sc_signal< sc_logic > dense_1_weights_V_ce0;
    sc_signal< sc_lv<9> > dense_1_weights_V_q0;
    sc_signal< sc_lv<6> > dense_1_bias_V_address0;
    sc_signal< sc_logic > dense_1_bias_V_ce0;
    sc_signal< sc_lv<6> > dense_1_bias_V_q0;
    sc_signal< sc_lv<11> > dense_2_weights_V_address0;
    sc_signal< sc_logic > dense_2_weights_V_ce0;
    sc_signal< sc_lv<9> > dense_2_weights_V_q0;
    sc_signal< sc_lv<5> > dense_2_bias_V_address0;
    sc_signal< sc_logic > dense_2_bias_V_ce0;
    sc_signal< sc_lv<9> > dense_2_bias_V_q0;
    sc_signal< sc_lv<9> > dense_out_weights_V_address0;
    sc_signal< sc_logic > dense_out_weights_V_ce0;
    sc_signal< sc_lv<9> > dense_out_weights_V_q0;
    sc_signal< sc_lv<4> > dense_out_bias_V_address0;
    sc_signal< sc_logic > dense_out_bias_V_ce0;
    sc_signal< sc_lv<8> > dense_out_bias_V_q0;
    sc_signal< sc_lv<12> > indvar_flatten13_reg_931;
    sc_signal< sc_lv<5> > i14_0_reg_942;
    sc_signal< sc_lv<8> > indvar_flatten_reg_953;
    sc_signal< sc_lv<5> > j15_0_reg_964;
    sc_signal< sc_lv<3> > k_0_reg_975;
    sc_signal< sc_lv<10> > indvar_flatten39_reg_986;
    sc_signal< sc_lv<4> > i26_0_reg_997;
    sc_signal< sc_lv<7> > indvar_flatten25_reg_1008;
    sc_signal< sc_lv<4> > j27_0_reg_1019;
    sc_signal< sc_lv<3> > k28_0_reg_1030;
    sc_signal< sc_lv<11> > indvar_flatten65_reg_1041;
    sc_signal< sc_lv<4> > i39_0_reg_1052;
    sc_signal< sc_lv<9> > indvar_flatten51_reg_1063;
    sc_signal< sc_lv<4> > j40_0_reg_1074;
    sc_signal< sc_lv<5> > k41_0_reg_1085;
    sc_signal< sc_lv<9> > indvar_flatten91_reg_1096;
    sc_signal< sc_lv<3> > i52_0_reg_1107;
    sc_signal< sc_lv<8> > indvar_flatten77_reg_1118;
    sc_signal< sc_lv<3> > j53_0_reg_1129;
    sc_signal< sc_lv<5> > k54_0_reg_1140;
    sc_signal< sc_lv<9> > i55_0_reg_1151;
    sc_signal< sc_lv<6> > i56_0_reg_1207;
    sc_signal< sc_lv<5> > i57_0_reg_1252;
    sc_signal< sc_lv<4> > i58_0_reg_1297;
    sc_signal< sc_lv<5> > i_fu_1368_p2;
    sc_signal< sc_lv<5> > i_reg_3165;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<10> > ix_in_fu_1374_p2;
    sc_signal< sc_lv<10> > ix_in_reg_3170;
    sc_signal< sc_lv<1> > icmp_ln23_fu_1362_p2;
    sc_signal< sc_lv<11> > sub_ln203_fu_1404_p2;
    sc_signal< sc_lv<11> > sub_ln203_reg_3175;
    sc_signal< sc_lv<5> > j_1_fu_1416_p2;
    sc_signal< sc_lv<5> > j_1_reg_3183;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<11> > add_ln203_10_fu_1426_p2;
    sc_signal< sc_lv<11> > add_ln203_10_reg_3188;
    sc_signal< sc_lv<1> > icmp_ln25_fu_1410_p2;
    sc_signal< sc_lv<10> > add_ln28_fu_1436_p2;
    sc_signal< sc_lv<10> > add_ln28_reg_3198;
    sc_signal< sc_lv<32> > cnn_input_load_reg_3203;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<14> > select_ln603_3_fu_1717_p3;
    sc_signal< sc_lv<14> > select_ln603_3_reg_3209;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<1> > icmp_ln37_fu_1729_p2;
    sc_signal< sc_lv<1> > icmp_ln37_reg_3214;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<12> > add_ln37_fu_1735_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<5> > select_ln40_1_fu_1761_p3;
    sc_signal< sc_lv<5> > select_ln40_1_reg_3223;
    sc_signal< sc_lv<5> > select_ln40_3_fu_1811_p3;
    sc_signal< sc_lv<5> > select_ln40_3_reg_3228;
    sc_signal< sc_lv<64> > zext_ln203_21_fu_1857_p1;
    sc_signal< sc_lv<64> > zext_ln203_21_reg_3233;
    sc_signal< sc_lv<3> > k_fu_1862_p2;
    sc_signal< sc_lv<8> > select_ln38_fu_1874_p3;
    sc_signal< sc_lv<1> > icmp_ln51_fu_1882_p2;
    sc_signal< sc_lv<1> > icmp_ln51_reg_3253;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< bool > ap_block_state14_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state15_pp1_stage0_iter1;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_lv<10> > add_ln51_fu_1888_p2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<4> > select_ln54_1_fu_1914_p3;
    sc_signal< sc_lv<4> > select_ln54_1_reg_3262;
    sc_signal< sc_lv<4> > select_ln54_3_fu_1964_p3;
    sc_signal< sc_lv<4> > select_ln54_3_reg_3267;
    sc_signal< sc_lv<64> > zext_ln203_26_fu_2010_p1;
    sc_signal< sc_lv<64> > zext_ln203_26_reg_3272;
    sc_signal< sc_lv<3> > k_1_fu_2015_p2;
    sc_signal< sc_lv<7> > select_ln52_fu_2027_p3;
    sc_signal< sc_lv<1> > icmp_ln65_fu_2035_p2;
    sc_signal< sc_lv<1> > icmp_ln65_reg_3292;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage0;
    sc_signal< bool > ap_block_state19_pp2_stage0_iter0;
    sc_signal< bool > ap_block_state20_pp2_stage0_iter1;
    sc_signal< bool > ap_block_pp2_stage0_11001;
    sc_signal< sc_lv<11> > add_ln65_fu_2041_p2;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter0;
    sc_signal< sc_lv<4> > select_ln68_1_fu_2067_p3;
    sc_signal< sc_lv<4> > select_ln68_1_reg_3301;
    sc_signal< sc_lv<4> > select_ln68_3_fu_2117_p3;
    sc_signal< sc_lv<4> > select_ln68_3_reg_3306;
    sc_signal< sc_lv<64> > zext_ln203_29_fu_2146_p1;
    sc_signal< sc_lv<64> > zext_ln203_29_reg_3311;
    sc_signal< sc_lv<5> > k_2_fu_2151_p2;
    sc_signal< sc_lv<9> > select_ln66_fu_2163_p3;
    sc_signal< sc_lv<1> > icmp_ln79_fu_2171_p2;
    sc_signal< sc_lv<1> > icmp_ln79_reg_3331;
    sc_signal< sc_logic > ap_CS_fsm_pp3_stage0;
    sc_signal< bool > ap_block_state24_pp3_stage0_iter0;
    sc_signal< bool > ap_block_state25_pp3_stage0_iter1;
    sc_signal< bool > ap_block_pp3_stage0_11001;
    sc_signal< sc_lv<9> > add_ln79_fu_2177_p2;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter0;
    sc_signal< sc_lv<3> > select_ln82_1_fu_2203_p3;
    sc_signal< sc_lv<3> > select_ln82_1_reg_3340;
    sc_signal< sc_lv<3> > select_ln82_3_fu_2271_p3;
    sc_signal< sc_lv<3> > select_ln82_3_reg_3345;
    sc_signal< sc_lv<64> > zext_ln203_33_fu_2307_p1;
    sc_signal< sc_lv<64> > zext_ln203_33_reg_3350;
    sc_signal< sc_lv<5> > k_3_fu_2312_p2;
    sc_signal< sc_lv<8> > select_ln80_fu_2324_p3;
    sc_signal< sc_lv<1> > icmp_ln93_fu_2332_p2;
    sc_signal< sc_lv<1> > icmp_ln93_reg_3370;
    sc_signal< sc_logic > ap_CS_fsm_pp4_stage0;
    sc_signal< bool > ap_block_state29_pp4_stage0_iter0;
    sc_signal< bool > ap_block_state30_pp4_stage0_iter1;
    sc_signal< bool > ap_block_pp4_stage0_11001;
    sc_signal< sc_lv<9> > i_9_fu_2338_p2;
    sc_signal< sc_logic > ap_enable_reg_pp4_iter0;
    sc_signal< sc_lv<64> > zext_ln94_fu_2344_p1;
    sc_signal< sc_lv<64> > zext_ln94_reg_3379;
    sc_signal< sc_lv<1> > icmp_ln9_fu_2349_p2;
    sc_signal< sc_logic > ap_CS_fsm_state32;
    sc_signal< sc_lv<6> > i_11_fu_2355_p2;
    sc_signal< sc_lv<6> > i_11_reg_3393;
    sc_signal< sc_lv<64> > zext_ln14_fu_2361_p1;
    sc_signal< sc_lv<64> > zext_ln14_reg_3398;
    sc_signal< sc_lv<15> > zext_ln13_fu_2365_p1;
    sc_signal< sc_lv<15> > zext_ln13_reg_3404;
    sc_signal< sc_lv<9> > j_5_fu_2375_p2;
    sc_signal< sc_lv<9> > j_5_reg_3412;
    sc_signal< sc_logic > ap_CS_fsm_state33;
    sc_signal< sc_lv<15> > add_ln1117_3_fu_2386_p2;
    sc_signal< sc_lv<15> > add_ln1117_3_reg_3417;
    sc_signal< sc_lv<1> > icmp_ln13_fu_2369_p2;
    sc_signal< sc_logic > ap_CS_fsm_state34;
    sc_signal< sc_lv<1> > icmp_ln103_fu_2468_p2;
    sc_signal< sc_lv<1> > icmp_ln103_reg_3442;
    sc_signal< sc_logic > ap_CS_fsm_pp5_stage0;
    sc_signal< bool > ap_block_state36_pp5_stage0_iter0;
    sc_signal< bool > ap_block_state37_pp5_stage0_iter1;
    sc_signal< bool > ap_block_pp5_stage0_11001;
    sc_signal< sc_lv<6> > i_10_fu_2474_p2;
    sc_signal< sc_logic > ap_enable_reg_pp5_iter0;
    sc_signal< sc_lv<64> > zext_ln104_fu_2480_p1;
    sc_signal< sc_lv<64> > zext_ln104_reg_3451;
    sc_signal< sc_lv<1> > icmp_ln9_1_fu_2485_p2;
    sc_signal< sc_logic > ap_CS_fsm_state39;
    sc_signal< sc_lv<5> > i_13_fu_2491_p2;
    sc_signal< sc_lv<5> > i_13_reg_3465;
    sc_signal< sc_lv<64> > zext_ln14_2_fu_2497_p1;
    sc_signal< sc_lv<64> > zext_ln14_2_reg_3470;
    sc_signal< sc_lv<12> > zext_ln13_3_fu_2501_p1;
    sc_signal< sc_lv<12> > zext_ln13_3_reg_3476;
    sc_signal< sc_lv<6> > j_6_fu_2511_p2;
    sc_signal< sc_lv<6> > j_6_reg_3484;
    sc_signal< sc_logic > ap_CS_fsm_state40;
    sc_signal< sc_lv<1> > icmp_ln13_1_fu_2505_p2;
    sc_signal< sc_logic > ap_CS_fsm_state41;
    sc_signal< sc_lv<1> > icmp_ln112_fu_2628_p2;
    sc_signal< sc_lv<1> > icmp_ln112_reg_3509;
    sc_signal< sc_logic > ap_CS_fsm_pp6_stage0;
    sc_signal< bool > ap_block_state43_pp6_stage0_iter0;
    sc_signal< bool > ap_block_state44_pp6_stage0_iter1;
    sc_signal< bool > ap_block_pp6_stage0_11001;
    sc_signal< sc_lv<5> > i_12_fu_2634_p2;
    sc_signal< sc_logic > ap_enable_reg_pp6_iter0;
    sc_signal< sc_lv<64> > zext_ln113_fu_2640_p1;
    sc_signal< sc_lv<64> > zext_ln113_reg_3518;
    sc_signal< sc_lv<4> > d_fu_2651_p2;
    sc_signal< sc_lv<4> > d_reg_3531;
    sc_signal< sc_logic > ap_CS_fsm_state46;
    sc_signal< sc_lv<64> > zext_ln48_fu_2657_p1;
    sc_signal< sc_lv<64> > zext_ln48_reg_3536;
    sc_signal< sc_lv<1> > icmp_ln41_fu_2645_p2;
    sc_signal< sc_lv<9> > zext_ln46_fu_2661_p1;
    sc_signal< sc_lv<9> > zext_ln46_reg_3542;
    sc_signal< sc_lv<5> > f_fu_2671_p2;
    sc_signal< sc_lv<5> > f_reg_3550;
    sc_signal< sc_logic > ap_CS_fsm_state47;
    sc_signal< sc_lv<1> > icmp_ln46_fu_2665_p2;
    sc_signal< sc_logic > ap_CS_fsm_state48;
    sc_signal< sc_lv<1> > icmp_ln119_fu_2758_p2;
    sc_signal< sc_lv<1> > icmp_ln119_reg_3575;
    sc_signal< sc_logic > ap_CS_fsm_pp7_stage0;
    sc_signal< bool > ap_block_state51_pp7_stage0_iter0;
    sc_signal< bool > ap_block_state52_pp7_stage0_iter1;
    sc_signal< bool > ap_block_state53_pp7_stage0_iter2;
    sc_signal< bool > ap_block_pp7_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln119_reg_3575_pp7_iter1_reg;
    sc_signal< sc_lv<4> > i_14_fu_2764_p2;
    sc_signal< sc_logic > ap_enable_reg_pp7_iter0;
    sc_signal< sc_lv<64> > zext_ln120_fu_2770_p1;
    sc_signal< sc_lv<64> > zext_ln120_reg_3584;
    sc_signal< sc_lv<64> > zext_ln120_reg_3584_pp7_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln935_fu_2775_p2;
    sc_signal< sc_lv<1> > icmp_ln935_reg_3594;
    sc_signal< sc_lv<1> > p_Result_41_fu_2781_p3;
    sc_signal< sc_lv<1> > p_Result_41_reg_3599;
    sc_signal< sc_lv<14> > tmp_V_13_fu_2795_p3;
    sc_signal< sc_lv<14> > tmp_V_13_reg_3604;
    sc_signal< sc_lv<32> > sub_ln944_fu_2829_p2;
    sc_signal< sc_lv<32> > sub_ln944_reg_3609;
    sc_signal< sc_lv<32> > or_ln_fu_2939_p3;
    sc_signal< sc_lv<32> > or_ln_reg_3615;
    sc_signal< sc_lv<1> > icmp_ln958_fu_2947_p2;
    sc_signal< sc_lv<1> > icmp_ln958_reg_3620;
    sc_signal< sc_lv<8> > trunc_ln943_fu_2953_p1;
    sc_signal< sc_lv<8> > trunc_ln943_reg_3625;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_logic > grp_conv_1_fu_1318_ap_ready;
    sc_signal< sc_logic > grp_conv_1_fu_1318_ap_done;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_logic > grp_max_pool_1_fu_1340_ap_ready;
    sc_signal< sc_logic > grp_max_pool_1_fu_1340_ap_done;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter0_state14;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< sc_logic > ap_CS_fsm_state18;
    sc_signal< sc_logic > grp_conv_2_fu_1308_ap_ready;
    sc_signal< sc_logic > grp_conv_2_fu_1308_ap_done;
    sc_signal< bool > ap_block_pp2_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp2_exit_iter0_state19;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter1;
    sc_signal< sc_logic > ap_CS_fsm_state23;
    sc_signal< sc_logic > grp_max_pool_2_fu_1346_ap_ready;
    sc_signal< sc_logic > grp_max_pool_2_fu_1346_ap_done;
    sc_signal< bool > ap_block_pp3_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp3_exit_iter0_state24;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter1;
    sc_signal< sc_logic > ap_CS_fsm_state28;
    sc_signal< sc_logic > grp_flat_fu_1352_ap_ready;
    sc_signal< sc_logic > grp_flat_fu_1352_ap_done;
    sc_signal< bool > ap_block_pp4_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp4_exit_iter0_state29;
    sc_signal< sc_logic > ap_enable_reg_pp4_iter1;
    sc_signal< bool > ap_block_pp5_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp5_exit_iter0_state36;
    sc_signal< sc_logic > ap_enable_reg_pp5_iter1;
    sc_signal< bool > ap_block_pp6_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp6_exit_iter0_state43;
    sc_signal< sc_logic > ap_enable_reg_pp6_iter1;
    sc_signal< sc_logic > ap_CS_fsm_state50;
    sc_signal< sc_logic > grp_soft_max_fu_1328_ap_ready;
    sc_signal< sc_logic > grp_soft_max_fu_1328_ap_done;
    sc_signal< bool > ap_block_pp7_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp7_exit_iter0_state51;
    sc_signal< sc_logic > ap_enable_reg_pp7_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp7_iter2;
    sc_signal< sc_lv<4> > dense_array_V_address0;
    sc_signal< sc_logic > dense_array_V_ce0;
    sc_signal< sc_logic > dense_array_V_we0;
    sc_signal< sc_lv<14> > dense_array_V_d0;
    sc_signal< sc_lv<14> > dense_array_V_q0;
    sc_signal< sc_lv<10> > conv_1_input_V_address0;
    sc_signal< sc_logic > conv_1_input_V_ce0;
    sc_signal< sc_logic > conv_1_input_V_we0;
    sc_signal< sc_lv<14> > conv_1_input_V_q0;
    sc_signal< sc_lv<12> > conv_1_out_V_address0;
    sc_signal< sc_logic > conv_1_out_V_ce0;
    sc_signal< sc_logic > conv_1_out_V_we0;
    sc_signal< sc_lv<14> > conv_1_out_V_d0;
    sc_signal< sc_lv<14> > conv_1_out_V_q0;
    sc_signal< sc_lv<12> > conv_1_out_c_V_address0;
    sc_signal< sc_logic > conv_1_out_c_V_ce0;
    sc_signal< sc_logic > conv_1_out_c_V_we0;
    sc_signal< sc_lv<14> > conv_1_out_c_V_d0;
    sc_signal< sc_lv<14> > conv_1_out_c_V_q0;
    sc_signal< sc_lv<10> > max_pool_1_out_V_address0;
    sc_signal< sc_logic > max_pool_1_out_V_ce0;
    sc_signal< sc_logic > max_pool_1_out_V_we0;
    sc_signal< sc_lv<14> > max_pool_1_out_V_d0;
    sc_signal< sc_lv<14> > max_pool_1_out_V_q0;
    sc_signal< sc_lv<10> > max_pool_1_out_c_V_address0;
    sc_signal< sc_logic > max_pool_1_out_c_V_ce0;
    sc_signal< sc_logic > max_pool_1_out_c_V_we0;
    sc_signal< sc_lv<14> > max_pool_1_out_c_V_d0;
    sc_signal< sc_lv<14> > max_pool_1_out_c_V_q0;
    sc_signal< sc_lv<11> > conv_2_out_V_address0;
    sc_signal< sc_logic > conv_2_out_V_ce0;
    sc_signal< sc_logic > conv_2_out_V_we0;
    sc_signal< sc_lv<14> > conv_2_out_V_d0;
    sc_signal< sc_lv<14> > conv_2_out_V_q0;
    sc_signal< sc_lv<11> > conv_2_out_c_V_address0;
    sc_signal< sc_logic > conv_2_out_c_V_ce0;
    sc_signal< sc_logic > conv_2_out_c_V_we0;
    sc_signal< sc_lv<14> > conv_2_out_c_V_d0;
    sc_signal< sc_lv<14> > conv_2_out_c_V_q0;
    sc_signal< sc_lv<9> > max_pool_2_out_V_address0;
    sc_signal< sc_logic > max_pool_2_out_V_ce0;
    sc_signal< sc_logic > max_pool_2_out_V_we0;
    sc_signal< sc_lv<14> > max_pool_2_out_V_d0;
    sc_signal< sc_lv<14> > max_pool_2_out_V_q0;
    sc_signal< sc_lv<9> > max_pool_2_out_c_V_address0;
    sc_signal< sc_logic > max_pool_2_out_c_V_ce0;
    sc_signal< sc_logic > max_pool_2_out_c_V_we0;
    sc_signal< sc_lv<14> > max_pool_2_out_c_V_d0;
    sc_signal< sc_lv<14> > max_pool_2_out_c_V_q0;
    sc_signal< sc_lv<9> > flat_array_V_address0;
    sc_signal< sc_logic > flat_array_V_ce0;
    sc_signal< sc_logic > flat_array_V_we0;
    sc_signal< sc_lv<14> > flat_array_V_d0;
    sc_signal< sc_lv<14> > flat_array_V_q0;
    sc_signal< sc_lv<9> > flat_array_c_V_address0;
    sc_signal< sc_logic > flat_array_c_V_ce0;
    sc_signal< sc_logic > flat_array_c_V_we0;
    sc_signal< sc_lv<14> > flat_array_c_V_d0;
    sc_signal< sc_lv<14> > flat_array_c_V_q0;
    sc_signal< sc_lv<6> > dense_1_out_V_address0;
    sc_signal< sc_logic > dense_1_out_V_ce0;
    sc_signal< sc_logic > dense_1_out_V_we0;
    sc_signal< sc_lv<13> > dense_1_out_V_d0;
    sc_signal< sc_lv<13> > dense_1_out_V_q0;
    sc_signal< sc_lv<6> > dense_1_out_c_V_address0;
    sc_signal< sc_logic > dense_1_out_c_V_ce0;
    sc_signal< sc_logic > dense_1_out_c_V_we0;
    sc_signal< sc_lv<13> > dense_1_out_c_V_d0;
    sc_signal< sc_lv<13> > dense_1_out_c_V_q0;
    sc_signal< sc_lv<5> > dense_2_out_V_address0;
    sc_signal< sc_logic > dense_2_out_V_ce0;
    sc_signal< sc_logic > dense_2_out_V_we0;
    sc_signal< sc_lv<13> > dense_2_out_V_d0;
    sc_signal< sc_lv<13> > dense_2_out_V_q0;
    sc_signal< sc_lv<5> > dense_2_out_c_V_address0;
    sc_signal< sc_logic > dense_2_out_c_V_ce0;
    sc_signal< sc_logic > dense_2_out_c_V_we0;
    sc_signal< sc_lv<13> > dense_2_out_c_V_d0;
    sc_signal< sc_lv<13> > dense_2_out_c_V_q0;
    sc_signal< sc_lv<4> > prediction_V_address0;
    sc_signal< sc_logic > prediction_V_ce0;
    sc_signal< sc_logic > prediction_V_we0;
    sc_signal< sc_lv<14> > prediction_V_d0;
    sc_signal< sc_lv<14> > prediction_V_q0;
    sc_signal< sc_logic > grp_conv_2_fu_1308_ap_start;
    sc_signal< sc_logic > grp_conv_2_fu_1308_ap_idle;
    sc_signal< sc_lv<10> > grp_conv_2_fu_1308_input_V_address0;
    sc_signal< sc_logic > grp_conv_2_fu_1308_input_V_ce0;
    sc_signal< sc_lv<11> > grp_conv_2_fu_1308_conv_out_V_address0;
    sc_signal< sc_logic > grp_conv_2_fu_1308_conv_out_V_ce0;
    sc_signal< sc_logic > grp_conv_2_fu_1308_conv_out_V_we0;
    sc_signal< sc_lv<14> > grp_conv_2_fu_1308_conv_out_V_d0;
    sc_signal< sc_logic > grp_conv_1_fu_1318_ap_start;
    sc_signal< sc_logic > grp_conv_1_fu_1318_ap_idle;
    sc_signal< sc_lv<10> > grp_conv_1_fu_1318_input_V_address0;
    sc_signal< sc_logic > grp_conv_1_fu_1318_input_V_ce0;
    sc_signal< sc_lv<12> > grp_conv_1_fu_1318_conv_out_V_address0;
    sc_signal< sc_logic > grp_conv_1_fu_1318_conv_out_V_ce0;
    sc_signal< sc_logic > grp_conv_1_fu_1318_conv_out_V_we0;
    sc_signal< sc_lv<14> > grp_conv_1_fu_1318_conv_out_V_d0;
    sc_signal< sc_logic > grp_soft_max_fu_1328_ap_start;
    sc_signal< sc_logic > grp_soft_max_fu_1328_ap_idle;
    sc_signal< sc_lv<4> > grp_soft_max_fu_1328_dense_array_V_address0;
    sc_signal< sc_logic > grp_soft_max_fu_1328_dense_array_V_ce0;
    sc_signal< sc_logic > grp_soft_max_fu_1328_dense_array_V_we0;
    sc_signal< sc_lv<14> > grp_soft_max_fu_1328_dense_array_V_d0;
    sc_signal< sc_lv<4> > grp_soft_max_fu_1328_prediction_V_address0;
    sc_signal< sc_logic > grp_soft_max_fu_1328_prediction_V_ce0;
    sc_signal< sc_logic > grp_soft_max_fu_1328_prediction_V_we0;
    sc_signal< sc_lv<14> > grp_soft_max_fu_1328_prediction_V_d0;
    sc_signal< sc_logic > grp_max_pool_1_fu_1340_ap_start;
    sc_signal< sc_logic > grp_max_pool_1_fu_1340_ap_idle;
    sc_signal< sc_lv<12> > grp_max_pool_1_fu_1340_conv_out_V_address0;
    sc_signal< sc_logic > grp_max_pool_1_fu_1340_conv_out_V_ce0;
    sc_signal< sc_lv<10> > grp_max_pool_1_fu_1340_max_pool_out_V_address0;
    sc_signal< sc_logic > grp_max_pool_1_fu_1340_max_pool_out_V_ce0;
    sc_signal< sc_logic > grp_max_pool_1_fu_1340_max_pool_out_V_we0;
    sc_signal< sc_lv<14> > grp_max_pool_1_fu_1340_max_pool_out_V_d0;
    sc_signal< sc_logic > grp_max_pool_2_fu_1346_ap_start;
    sc_signal< sc_logic > grp_max_pool_2_fu_1346_ap_idle;
    sc_signal< sc_lv<11> > grp_max_pool_2_fu_1346_conv_out_V_address0;
    sc_signal< sc_logic > grp_max_pool_2_fu_1346_conv_out_V_ce0;
    sc_signal< sc_lv<9> > grp_max_pool_2_fu_1346_max_pool_out_V_address0;
    sc_signal< sc_logic > grp_max_pool_2_fu_1346_max_pool_out_V_ce0;
    sc_signal< sc_logic > grp_max_pool_2_fu_1346_max_pool_out_V_we0;
    sc_signal< sc_lv<14> > grp_max_pool_2_fu_1346_max_pool_out_V_d0;
    sc_signal< sc_logic > grp_flat_fu_1352_ap_start;
    sc_signal< sc_logic > grp_flat_fu_1352_ap_idle;
    sc_signal< sc_lv<9> > grp_flat_fu_1352_max_pool_out_V_address0;
    sc_signal< sc_logic > grp_flat_fu_1352_max_pool_out_V_ce0;
    sc_signal< sc_lv<9> > grp_flat_fu_1352_flat_array_V_address0;
    sc_signal< sc_logic > grp_flat_fu_1352_flat_array_V_ce0;
    sc_signal< sc_logic > grp_flat_fu_1352_flat_array_V_we0;
    sc_signal< sc_lv<14> > grp_flat_fu_1352_flat_array_V_d0;
    sc_signal< sc_lv<10> > ix_in_0_reg_887;
    sc_signal< sc_lv<5> > i_0_reg_899;
    sc_signal< sc_lv<10> > ix_in_1_reg_910;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<5> > j_0_reg_920;
    sc_signal< sc_lv<5> > ap_phi_mux_i14_0_phi_fu_946_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<5> > ap_phi_mux_j15_0_phi_fu_968_p4;
    sc_signal< sc_lv<4> > ap_phi_mux_i26_0_phi_fu_1001_p4;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_lv<4> > ap_phi_mux_j27_0_phi_fu_1023_p4;
    sc_signal< sc_lv<4> > ap_phi_mux_i39_0_phi_fu_1056_p4;
    sc_signal< bool > ap_block_pp2_stage0;
    sc_signal< sc_lv<4> > ap_phi_mux_j40_0_phi_fu_1078_p4;
    sc_signal< sc_lv<3> > ap_phi_mux_i52_0_phi_fu_1111_p4;
    sc_signal< bool > ap_block_pp3_stage0;
    sc_signal< sc_lv<3> > ap_phi_mux_j53_0_phi_fu_1133_p4;
    sc_signal< sc_lv<6> > i_0_i_reg_1162;
    sc_signal< sc_logic > ap_CS_fsm_state31;
    sc_signal< sc_logic > ap_CS_fsm_state35;
    sc_signal< sc_lv<14> > p_Val2_29_reg_1173;
    sc_signal< sc_lv<9> > j_0_i_reg_1185;
    sc_signal< sc_lv<15> > phi_mul_reg_1196;
    sc_signal< sc_lv<5> > i_0_i5_reg_1218;
    sc_signal< sc_logic > ap_CS_fsm_state38;
    sc_signal< sc_logic > ap_CS_fsm_state42;
    sc_signal< sc_lv<14> > p_Val2_32_reg_1229;
    sc_signal< sc_lv<6> > j_0_i10_reg_1241;
    sc_signal< sc_lv<4> > d_0_i_reg_1263;
    sc_signal< sc_logic > ap_CS_fsm_state49;
    sc_signal< sc_logic > ap_CS_fsm_state45;
    sc_signal< sc_lv<14> > p_Val2_38_reg_1274;
    sc_signal< sc_lv<5> > f_0_i_reg_1286;
    sc_signal< sc_logic > grp_conv_2_fu_1308_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state17;
    sc_signal< sc_logic > grp_conv_1_fu_1318_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_logic > grp_soft_max_fu_1328_ap_start_reg;
    sc_signal< sc_logic > grp_max_pool_1_fu_1340_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_logic > grp_max_pool_2_fu_1346_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state22;
    sc_signal< sc_logic > grp_flat_fu_1352_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state27;
    sc_signal< sc_lv<64> > zext_ln27_fu_1431_p1;
    sc_signal< sc_lv<64> > sext_ln203_fu_1725_p1;
    sc_signal< sc_logic > ap_CS_fsm_state26;
    sc_signal< bool > ap_block_pp4_stage0;
    sc_signal< sc_lv<64> > zext_ln1117_fu_2397_p1;
    sc_signal< sc_lv<64> > zext_ln14_1_fu_2381_p1;
    sc_signal< bool > ap_block_pp5_stage0;
    sc_signal< sc_lv<64> > sext_ln1117_fu_2557_p1;
    sc_signal< sc_lv<64> > zext_ln14_3_fu_2517_p1;
    sc_signal< bool > ap_block_pp6_stage0;
    sc_signal< sc_lv<64> > zext_ln1116_9_fu_2717_p1;
    sc_signal< sc_lv<64> > zext_ln48_1_fu_2677_p1;
    sc_signal< bool > ap_block_pp7_stage0;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< sc_logic > ap_CS_fsm_state21;
    sc_signal< sc_lv<13> > select_ln19_fu_2459_p3;
    sc_signal< sc_lv<13> > select_ln19_1_fu_2619_p3;
    sc_signal< sc_lv<14> > add_ln703_2_fu_2751_p2;
    sc_signal< sc_lv<10> > tmp_fu_1380_p3;
    sc_signal< sc_lv<7> > tmp_11_fu_1392_p3;
    sc_signal< sc_lv<11> > zext_ln203_fu_1388_p1;
    sc_signal< sc_lv<11> > zext_ln203_17_fu_1400_p1;
    sc_signal< sc_lv<11> > zext_ln203_22_fu_1422_p1;
    sc_signal< sc_lv<64> > grp_fu_1358_p1;
    sc_signal< sc_lv<64> > ireg_V_fu_1442_p1;
    sc_signal< sc_lv<11> > exp_tmp_V_fu_1458_p4;
    sc_signal< sc_lv<52> > trunc_ln565_fu_1472_p1;
    sc_signal< sc_lv<53> > tmp_s_fu_1476_p3;
    sc_signal< sc_lv<54> > p_Result_40_fu_1484_p1;
    sc_signal< sc_lv<1> > p_Result_39_fu_1450_p3;
    sc_signal< sc_lv<54> > man_V_1_fu_1488_p2;
    sc_signal< sc_lv<63> > trunc_ln556_fu_1446_p1;
    sc_signal< sc_lv<12> > zext_ln461_fu_1468_p1;
    sc_signal< sc_lv<12> > F2_fu_1508_p2;
    sc_signal< sc_lv<1> > icmp_ln581_fu_1514_p2;
    sc_signal< sc_lv<12> > add_ln581_fu_1520_p2;
    sc_signal< sc_lv<12> > sub_ln581_fu_1526_p2;
    sc_signal< sc_lv<12> > sh_amt_fu_1532_p3;
    sc_signal< sc_lv<54> > man_V_2_fu_1494_p3;
    sc_signal< sc_lv<32> > sext_ln581_fu_1540_p1;
    sc_signal< sc_lv<54> > zext_ln586_fu_1566_p1;
    sc_signal< sc_lv<54> > ashr_ln586_fu_1570_p2;
    sc_signal< sc_lv<32> > bitcast_ln696_fu_1580_p1;
    sc_signal< sc_lv<1> > tmp_21_fu_1583_p3;
    sc_signal< sc_lv<14> > trunc_ln583_fu_1550_p1;
    sc_signal< sc_lv<14> > sext_ln581cast_fu_1599_p1;
    sc_signal< sc_lv<1> > icmp_ln571_fu_1502_p2;
    sc_signal< sc_lv<1> > icmp_ln582_fu_1544_p2;
    sc_signal< sc_lv<1> > xor_ln571_fu_1609_p2;
    sc_signal< sc_lv<1> > or_ln582_fu_1621_p2;
    sc_signal< sc_lv<1> > xor_ln582_fu_1627_p2;
    sc_signal< sc_lv<1> > icmp_ln585_fu_1554_p2;
    sc_signal< sc_lv<1> > and_ln581_fu_1633_p2;
    sc_signal< sc_lv<1> > xor_ln585_fu_1639_p2;
    sc_signal< sc_lv<1> > or_ln581_fu_1657_p2;
    sc_signal< sc_lv<1> > icmp_ln603_fu_1560_p2;
    sc_signal< sc_lv<1> > xor_ln581_fu_1663_p2;
    sc_signal< sc_lv<1> > and_ln603_fu_1669_p2;
    sc_signal< sc_lv<14> > shl_ln604_fu_1603_p2;
    sc_signal< sc_lv<14> > trunc_ln586_fu_1576_p1;
    sc_signal< sc_lv<1> > and_ln585_1_fu_1651_p2;
    sc_signal< sc_lv<1> > and_ln585_fu_1645_p2;
    sc_signal< sc_lv<14> > select_ln588_fu_1591_p3;
    sc_signal< sc_lv<1> > and_ln582_fu_1615_p2;
    sc_signal< sc_lv<1> > or_ln603_fu_1683_p2;
    sc_signal< sc_lv<14> > select_ln603_fu_1675_p3;
    sc_signal< sc_lv<14> > select_ln603_1_fu_1689_p3;
    sc_signal< sc_lv<1> > or_ln603_1_fu_1697_p2;
    sc_signal< sc_lv<1> > or_ln603_2_fu_1711_p2;
    sc_signal< sc_lv<14> > select_ln603_2_fu_1703_p3;
    sc_signal< sc_lv<1> > icmp_ln38_fu_1747_p2;
    sc_signal< sc_lv<5> > i_2_fu_1741_p2;
    sc_signal< sc_lv<1> > icmp_ln39_fu_1779_p2;
    sc_signal< sc_lv<1> > xor_ln40_fu_1773_p2;
    sc_signal< sc_lv<5> > select_ln40_fu_1753_p3;
    sc_signal< sc_lv<1> > and_ln40_fu_1785_p2;
    sc_signal< sc_lv<1> > or_ln40_fu_1797_p2;
    sc_signal< sc_lv<5> > j_fu_1791_p2;
    sc_signal< sc_lv<10> > grp_fu_3066_p3;
    sc_signal< sc_lv<11> > tmp_19_fu_1830_p3;
    sc_signal< sc_lv<13> > p_shl_cast_fu_1823_p3;
    sc_signal< sc_lv<13> > zext_ln203_19_fu_1837_p1;
    sc_signal< sc_lv<3> > select_ln40_2_fu_1803_p3;
    sc_signal< sc_lv<13> > zext_ln203_20_fu_1847_p1;
    sc_signal< sc_lv<13> > sub_ln203_1_fu_1841_p2;
    sc_signal< sc_lv<13> > add_ln203_9_fu_1851_p2;
    sc_signal< sc_lv<8> > add_ln38_fu_1868_p2;
    sc_signal< sc_lv<1> > icmp_ln52_fu_1900_p2;
    sc_signal< sc_lv<4> > i_4_fu_1894_p2;
    sc_signal< sc_lv<1> > icmp_ln53_fu_1932_p2;
    sc_signal< sc_lv<1> > xor_ln54_fu_1926_p2;
    sc_signal< sc_lv<4> > select_ln54_fu_1906_p3;
    sc_signal< sc_lv<1> > and_ln54_fu_1938_p2;
    sc_signal< sc_lv<1> > or_ln54_fu_1950_p2;
    sc_signal< sc_lv<4> > j_2_fu_1944_p2;
    sc_signal< sc_lv<8> > grp_fu_3076_p3;
    sc_signal< sc_lv<9> > tmp_22_fu_1983_p3;
    sc_signal< sc_lv<11> > p_shl2_cast_fu_1976_p3;
    sc_signal< sc_lv<11> > zext_ln203_24_fu_1990_p1;
    sc_signal< sc_lv<3> > select_ln54_2_fu_1956_p3;
    sc_signal< sc_lv<11> > zext_ln203_25_fu_2000_p1;
    sc_signal< sc_lv<11> > sub_ln203_2_fu_1994_p2;
    sc_signal< sc_lv<11> > add_ln203_12_fu_2004_p2;
    sc_signal< sc_lv<7> > add_ln52_fu_2021_p2;
    sc_signal< sc_lv<1> > icmp_ln66_fu_2053_p2;
    sc_signal< sc_lv<4> > i_6_fu_2047_p2;
    sc_signal< sc_lv<1> > icmp_ln67_fu_2085_p2;
    sc_signal< sc_lv<1> > xor_ln68_fu_2079_p2;
    sc_signal< sc_lv<4> > select_ln68_fu_2059_p3;
    sc_signal< sc_lv<1> > and_ln68_fu_2091_p2;
    sc_signal< sc_lv<1> > or_ln68_fu_2103_p2;
    sc_signal< sc_lv<4> > j_3_fu_2097_p2;
    sc_signal< sc_lv<8> > grp_fu_3086_p3;
    sc_signal< sc_lv<5> > select_ln68_2_fu_2109_p3;
    sc_signal< sc_lv<12> > zext_ln203_28_fu_2136_p1;
    sc_signal< sc_lv<12> > tmp_39_cast_fu_2129_p3;
    sc_signal< sc_lv<12> > add_ln203_14_fu_2140_p2;
    sc_signal< sc_lv<9> > add_ln66_fu_2157_p2;
    sc_signal< sc_lv<1> > icmp_ln80_fu_2189_p2;
    sc_signal< sc_lv<3> > i_8_fu_2183_p2;
    sc_signal< sc_lv<5> > tmp_12_fu_2215_p3;
    sc_signal< sc_lv<6> > zext_ln203_30_fu_2211_p1;
    sc_signal< sc_lv<6> > zext_ln203_31_fu_2223_p1;
    sc_signal< sc_lv<1> > icmp_ln81_fu_2239_p2;
    sc_signal< sc_lv<1> > xor_ln82_fu_2233_p2;
    sc_signal< sc_lv<3> > select_ln82_fu_2195_p3;
    sc_signal< sc_lv<1> > and_ln82_fu_2245_p2;
    sc_signal< sc_lv<1> > or_ln82_fu_2257_p2;
    sc_signal< sc_lv<3> > j_4_fu_2251_p2;
    sc_signal< sc_lv<6> > add_ln203_15_fu_2227_p2;
    sc_signal< sc_lv<6> > zext_ln82_fu_2279_p1;
    sc_signal< sc_lv<6> > add_ln203_16_fu_2283_p2;
    sc_signal< sc_lv<5> > select_ln82_2_fu_2263_p3;
    sc_signal< sc_lv<10> > tmp_42_cast_fu_2289_p3;
    sc_signal< sc_lv<10> > zext_ln203_32_fu_2297_p1;
    sc_signal< sc_lv<10> > add_ln203_17_fu_2301_p2;
    sc_signal< sc_lv<8> > add_ln80_fu_2318_p2;
    sc_signal< sc_lv<15> > add_ln1117_fu_2392_p2;
    sc_signal< sc_lv<22> > grp_fu_3095_p3;
    sc_signal< sc_lv<6> > sext_ln1265_fu_2427_p0;
    sc_signal< sc_lv<6> > sext_ln703_fu_2435_p0;
    sc_signal< sc_lv<14> > sext_ln1265_fu_2427_p1;
    sc_signal< sc_lv<13> > sext_ln703_fu_2435_p1;
    sc_signal< sc_lv<13> > trunc_ln703_fu_2431_p1;
    sc_signal< sc_lv<14> > add_ln703_fu_2439_p2;
    sc_signal< sc_lv<1> > tmp_23_fu_2451_p3;
    sc_signal< sc_lv<13> > add_ln203_fu_2445_p2;
    sc_signal< sc_lv<11> > tmp_13_fu_2522_p3;
    sc_signal< sc_lv<7> > tmp_14_fu_2534_p3;
    sc_signal< sc_lv<12> > zext_ln1117_6_fu_2530_p1;
    sc_signal< sc_lv<12> > zext_ln1117_7_fu_2542_p1;
    sc_signal< sc_lv<12> > sub_ln1117_fu_2546_p2;
    sc_signal< sc_lv<12> > add_ln1117_2_fu_2552_p2;
    sc_signal< sc_lv<22> > grp_fu_3104_p3;
    sc_signal< sc_lv<9> > sext_ln1265_1_fu_2587_p0;
    sc_signal< sc_lv<9> > sext_ln703_2_fu_2595_p0;
    sc_signal< sc_lv<14> > sext_ln1265_1_fu_2587_p1;
    sc_signal< sc_lv<13> > sext_ln703_2_fu_2595_p1;
    sc_signal< sc_lv<13> > trunc_ln703_1_fu_2591_p1;
    sc_signal< sc_lv<14> > add_ln703_1_fu_2599_p2;
    sc_signal< sc_lv<1> > tmp_24_fu_2611_p3;
    sc_signal< sc_lv<13> > add_ln203_1_fu_2605_p2;
    sc_signal< sc_lv<8> > tmp_15_fu_2682_p3;
    sc_signal< sc_lv<6> > tmp_16_fu_2694_p3;
    sc_signal< sc_lv<9> > zext_ln1116_8_fu_2702_p1;
    sc_signal< sc_lv<9> > zext_ln1116_fu_2690_p1;
    sc_signal< sc_lv<9> > add_ln1116_fu_2706_p2;
    sc_signal< sc_lv<9> > add_ln1116_4_fu_2712_p2;
    sc_signal< sc_lv<22> > grp_fu_3113_p3;
    sc_signal< sc_lv<14> > sext_ln1265_2_fu_2747_p1;
    sc_signal< sc_lv<14> > tmp_V_fu_2789_p2;
    sc_signal< sc_lv<14> > p_Result_s_fu_2803_p4;
    sc_signal< sc_lv<32> > p_Result_42_fu_2813_p3;
    sc_signal< sc_lv<32> > l_fu_2821_p3;
    sc_signal< sc_lv<32> > lsb_index_fu_2839_p2;
    sc_signal< sc_lv<31> > tmp_26_fu_2845_p4;
    sc_signal< sc_lv<4> > trunc_ln947_fu_2861_p1;
    sc_signal< sc_lv<4> > sub_ln947_fu_2865_p2;
    sc_signal< sc_lv<14> > zext_ln947_fu_2871_p1;
    sc_signal< sc_lv<14> > lshr_ln947_fu_2875_p2;
    sc_signal< sc_lv<14> > p_Result_36_fu_2881_p2;
    sc_signal< sc_lv<1> > icmp_ln947_fu_2855_p2;
    sc_signal< sc_lv<1> > icmp_ln947_1_fu_2887_p2;
    sc_signal< sc_lv<1> > tmp_27_fu_2899_p3;
    sc_signal< sc_lv<14> > trunc_ln944_fu_2835_p1;
    sc_signal< sc_lv<14> > add_ln949_fu_2913_p2;
    sc_signal< sc_lv<1> > p_Result_37_fu_2919_p3;
    sc_signal< sc_lv<1> > xor_ln949_fu_2907_p2;
    sc_signal< sc_lv<1> > and_ln949_fu_2927_p2;
    sc_signal< sc_lv<1> > a_fu_2893_p2;
    sc_signal< sc_lv<1> > or_ln949_fu_2933_p2;
    sc_signal< sc_lv<32> > m_fu_2957_p1;
    sc_signal< sc_lv<32> > add_ln958_fu_2960_p2;
    sc_signal< sc_lv<32> > sub_ln958_fu_2971_p2;
    sc_signal< sc_lv<32> > lshr_ln958_fu_2965_p2;
    sc_signal< sc_lv<32> > shl_ln958_fu_2976_p2;
    sc_signal< sc_lv<32> > m_12_fu_2982_p3;
    sc_signal< sc_lv<32> > m_13_fu_2989_p2;
    sc_signal< sc_lv<31> > m_s_fu_2994_p4;
    sc_signal< sc_lv<1> > tmp_28_fu_3008_p3;
    sc_signal< sc_lv<8> > select_ln964_fu_3016_p3;
    sc_signal< sc_lv<8> > sub_ln964_fu_3024_p2;
    sc_signal< sc_lv<8> > add_ln964_fu_3029_p2;
    sc_signal< sc_lv<32> > m_16_fu_3004_p1;
    sc_signal< sc_lv<9> > tmp_9_fu_3035_p3;
    sc_signal< sc_lv<32> > p_Result_43_fu_3042_p5;
    sc_signal< sc_lv<32> > bitcast_ln739_fu_3054_p1;
    sc_signal< sc_lv<5> > grp_fu_3066_p0;
    sc_signal< sc_lv<6> > grp_fu_3066_p1;
    sc_signal< sc_lv<5> > grp_fu_3066_p2;
    sc_signal< sc_lv<4> > grp_fu_3076_p0;
    sc_signal< sc_lv<5> > grp_fu_3076_p1;
    sc_signal< sc_lv<4> > grp_fu_3076_p2;
    sc_signal< sc_lv<4> > grp_fu_3086_p0;
    sc_signal< sc_lv<5> > grp_fu_3086_p1;
    sc_signal< sc_lv<4> > grp_fu_3086_p2;
    sc_signal< sc_lv<22> > grp_fu_3095_p2;
    sc_signal< sc_lv<13> > grp_fu_3104_p1;
    sc_signal< sc_lv<22> > grp_fu_3104_p2;
    sc_signal< sc_lv<13> > grp_fu_3113_p0;
    sc_signal< sc_lv<22> > grp_fu_3113_p2;
    sc_signal< sc_logic > ap_CS_fsm_state54;
    sc_signal< sc_lv<45> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    sc_signal< sc_logic > ap_idle_pp2;
    sc_signal< sc_logic > ap_enable_pp2;
    sc_signal< sc_logic > ap_idle_pp3;
    sc_signal< sc_logic > ap_enable_pp3;
    sc_signal< sc_logic > ap_idle_pp4;
    sc_signal< sc_logic > ap_enable_pp4;
    sc_signal< sc_logic > ap_idle_pp5;
    sc_signal< sc_logic > ap_enable_pp5;
    sc_signal< sc_logic > ap_idle_pp6;
    sc_signal< sc_logic > ap_enable_pp6;
    sc_signal< sc_logic > ap_idle_pp7;
    sc_signal< sc_logic > ap_enable_pp7;
    sc_signal< sc_lv<10> > grp_fu_3066_p00;
    sc_signal< sc_lv<10> > grp_fu_3066_p20;
    sc_signal< sc_lv<8> > grp_fu_3076_p00;
    sc_signal< sc_lv<8> > grp_fu_3076_p20;
    sc_signal< sc_lv<8> > grp_fu_3086_p00;
    sc_signal< sc_lv<8> > grp_fu_3086_p20;
    sc_signal< sc_lv<22> > grp_fu_3104_p10;
    sc_signal< sc_lv<22> > grp_fu_3113_p00;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<45> ap_ST_fsm_state1;
    static const sc_lv<45> ap_ST_fsm_state2;
    static const sc_lv<45> ap_ST_fsm_state3;
    static const sc_lv<45> ap_ST_fsm_state4;
    static const sc_lv<45> ap_ST_fsm_state5;
    static const sc_lv<45> ap_ST_fsm_state6;
    static const sc_lv<45> ap_ST_fsm_state7;
    static const sc_lv<45> ap_ST_fsm_state8;
    static const sc_lv<45> ap_ST_fsm_pp0_stage0;
    static const sc_lv<45> ap_ST_fsm_state11;
    static const sc_lv<45> ap_ST_fsm_state12;
    static const sc_lv<45> ap_ST_fsm_state13;
    static const sc_lv<45> ap_ST_fsm_pp1_stage0;
    static const sc_lv<45> ap_ST_fsm_state16;
    static const sc_lv<45> ap_ST_fsm_state17;
    static const sc_lv<45> ap_ST_fsm_state18;
    static const sc_lv<45> ap_ST_fsm_pp2_stage0;
    static const sc_lv<45> ap_ST_fsm_state21;
    static const sc_lv<45> ap_ST_fsm_state22;
    static const sc_lv<45> ap_ST_fsm_state23;
    static const sc_lv<45> ap_ST_fsm_pp3_stage0;
    static const sc_lv<45> ap_ST_fsm_state26;
    static const sc_lv<45> ap_ST_fsm_state27;
    static const sc_lv<45> ap_ST_fsm_state28;
    static const sc_lv<45> ap_ST_fsm_pp4_stage0;
    static const sc_lv<45> ap_ST_fsm_state31;
    static const sc_lv<45> ap_ST_fsm_state32;
    static const sc_lv<45> ap_ST_fsm_state33;
    static const sc_lv<45> ap_ST_fsm_state34;
    static const sc_lv<45> ap_ST_fsm_state35;
    static const sc_lv<45> ap_ST_fsm_pp5_stage0;
    static const sc_lv<45> ap_ST_fsm_state38;
    static const sc_lv<45> ap_ST_fsm_state39;
    static const sc_lv<45> ap_ST_fsm_state40;
    static const sc_lv<45> ap_ST_fsm_state41;
    static const sc_lv<45> ap_ST_fsm_state42;
    static const sc_lv<45> ap_ST_fsm_pp6_stage0;
    static const sc_lv<45> ap_ST_fsm_state45;
    static const sc_lv<45> ap_ST_fsm_state46;
    static const sc_lv<45> ap_ST_fsm_state47;
    static const sc_lv<45> ap_ST_fsm_state48;
    static const sc_lv<45> ap_ST_fsm_state49;
    static const sc_lv<45> ap_ST_fsm_state50;
    static const sc_lv<45> ap_ST_fsm_pp7_stage0;
    static const sc_lv<45> ap_ST_fsm_state54;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_8;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_21;
    static const sc_lv<32> ap_const_lv32_22;
    static const sc_lv<32> ap_const_lv32_24;
    static const sc_lv<32> ap_const_lv32_26;
    static const sc_lv<32> ap_const_lv32_27;
    static const sc_lv<32> ap_const_lv32_28;
    static const sc_lv<32> ap_const_lv32_2B;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_2A;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<12> ap_const_lv12_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<14> ap_const_lv14_0;
    static const sc_lv<15> ap_const_lv15_0;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_23;
    static const sc_lv<32> ap_const_lv32_29;
    static const sc_lv<32> ap_const_lv32_25;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<13> ap_const_lv13_0;
    static const sc_lv<5> ap_const_lv5_1C;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<10> ap_const_lv10_1C;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<32> ap_const_lv32_34;
    static const sc_lv<32> ap_const_lv32_3E;
    static const sc_lv<54> ap_const_lv54_0;
    static const sc_lv<63> ap_const_lv63_0;
    static const sc_lv<12> ap_const_lv12_433;
    static const sc_lv<12> ap_const_lv12_8;
    static const sc_lv<12> ap_const_lv12_FF8;
    static const sc_lv<12> ap_const_lv12_36;
    static const sc_lv<12> ap_const_lv12_E;
    static const sc_lv<14> ap_const_lv14_3FFF;
    static const sc_lv<12> ap_const_lv12_FD8;
    static const sc_lv<12> ap_const_lv12_1;
    static const sc_lv<8> ap_const_lv8_9C;
    static const sc_lv<3> ap_const_lv3_6;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<10> ap_const_lv10_3F6;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<7> ap_const_lv7_4E;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<11> ap_const_lv11_790;
    static const sc_lv<11> ap_const_lv11_1;
    static const sc_lv<9> ap_const_lv9_B0;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<9> ap_const_lv9_190;
    static const sc_lv<8> ap_const_lv8_50;
    static const sc_lv<6> ap_const_lv6_32;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<15> ap_const_lv15_32;
    static const sc_lv<5> ap_const_lv5_1E;
    static const sc_lv<4> ap_const_lv4_A;
    static const sc_lv<18> ap_const_lv18_3FFFF;
    static const sc_lv<32> ap_const_lv32_FFFFFFE8;
    static const sc_lv<31> ap_const_lv31_0;
    static const sc_lv<4> ap_const_lv4_7;
    static const sc_lv<14> ap_const_lv14_3FE8;
    static const sc_lv<32> ap_const_lv32_FFFFFFE7;
    static const sc_lv<8> ap_const_lv8_7F;
    static const sc_lv<8> ap_const_lv8_7E;
    static const sc_lv<8> ap_const_lv8_6;
    static const sc_lv<10> ap_const_lv10_1A;
    static const sc_lv<8> ap_const_lv8_D;
    static const sc_lv<8> ap_const_lv8_B;
    static const sc_lv<32> ap_const_lv32_2C;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_F2_fu_1508_p2();
    void thread_a_fu_2893_p2();
    void thread_add_ln1116_4_fu_2712_p2();
    void thread_add_ln1116_fu_2706_p2();
    void thread_add_ln1117_2_fu_2552_p2();
    void thread_add_ln1117_3_fu_2386_p2();
    void thread_add_ln1117_fu_2392_p2();
    void thread_add_ln203_10_fu_1426_p2();
    void thread_add_ln203_12_fu_2004_p2();
    void thread_add_ln203_14_fu_2140_p2();
    void thread_add_ln203_15_fu_2227_p2();
    void thread_add_ln203_16_fu_2283_p2();
    void thread_add_ln203_17_fu_2301_p2();
    void thread_add_ln203_1_fu_2605_p2();
    void thread_add_ln203_9_fu_1851_p2();
    void thread_add_ln203_fu_2445_p2();
    void thread_add_ln28_fu_1436_p2();
    void thread_add_ln37_fu_1735_p2();
    void thread_add_ln38_fu_1868_p2();
    void thread_add_ln51_fu_1888_p2();
    void thread_add_ln52_fu_2021_p2();
    void thread_add_ln581_fu_1520_p2();
    void thread_add_ln65_fu_2041_p2();
    void thread_add_ln66_fu_2157_p2();
    void thread_add_ln703_1_fu_2599_p2();
    void thread_add_ln703_2_fu_2751_p2();
    void thread_add_ln703_fu_2439_p2();
    void thread_add_ln79_fu_2177_p2();
    void thread_add_ln80_fu_2318_p2();
    void thread_add_ln949_fu_2913_p2();
    void thread_add_ln958_fu_2960_p2();
    void thread_add_ln964_fu_3029_p2();
    void thread_and_ln40_fu_1785_p2();
    void thread_and_ln54_fu_1938_p2();
    void thread_and_ln581_fu_1633_p2();
    void thread_and_ln582_fu_1615_p2();
    void thread_and_ln585_1_fu_1651_p2();
    void thread_and_ln585_fu_1645_p2();
    void thread_and_ln603_fu_1669_p2();
    void thread_and_ln68_fu_2091_p2();
    void thread_and_ln82_fu_2245_p2();
    void thread_and_ln949_fu_2927_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_pp2_stage0();
    void thread_ap_CS_fsm_pp3_stage0();
    void thread_ap_CS_fsm_pp4_stage0();
    void thread_ap_CS_fsm_pp5_stage0();
    void thread_ap_CS_fsm_pp6_stage0();
    void thread_ap_CS_fsm_pp7_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state17();
    void thread_ap_CS_fsm_state18();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state21();
    void thread_ap_CS_fsm_state22();
    void thread_ap_CS_fsm_state23();
    void thread_ap_CS_fsm_state26();
    void thread_ap_CS_fsm_state27();
    void thread_ap_CS_fsm_state28();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state31();
    void thread_ap_CS_fsm_state32();
    void thread_ap_CS_fsm_state33();
    void thread_ap_CS_fsm_state34();
    void thread_ap_CS_fsm_state35();
    void thread_ap_CS_fsm_state38();
    void thread_ap_CS_fsm_state39();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state40();
    void thread_ap_CS_fsm_state41();
    void thread_ap_CS_fsm_state42();
    void thread_ap_CS_fsm_state45();
    void thread_ap_CS_fsm_state46();
    void thread_ap_CS_fsm_state47();
    void thread_ap_CS_fsm_state48();
    void thread_ap_CS_fsm_state49();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state50();
    void thread_ap_CS_fsm_state54();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_pp2_stage0();
    void thread_ap_block_pp2_stage0_11001();
    void thread_ap_block_pp2_stage0_subdone();
    void thread_ap_block_pp3_stage0();
    void thread_ap_block_pp3_stage0_11001();
    void thread_ap_block_pp3_stage0_subdone();
    void thread_ap_block_pp4_stage0();
    void thread_ap_block_pp4_stage0_11001();
    void thread_ap_block_pp4_stage0_subdone();
    void thread_ap_block_pp5_stage0();
    void thread_ap_block_pp5_stage0_11001();
    void thread_ap_block_pp5_stage0_subdone();
    void thread_ap_block_pp6_stage0();
    void thread_ap_block_pp6_stage0_11001();
    void thread_ap_block_pp6_stage0_subdone();
    void thread_ap_block_pp7_stage0();
    void thread_ap_block_pp7_stage0_11001();
    void thread_ap_block_pp7_stage0_subdone();
    void thread_ap_block_state10_pp0_stage0_iter1();
    void thread_ap_block_state14_pp1_stage0_iter0();
    void thread_ap_block_state15_pp1_stage0_iter1();
    void thread_ap_block_state19_pp2_stage0_iter0();
    void thread_ap_block_state20_pp2_stage0_iter1();
    void thread_ap_block_state24_pp3_stage0_iter0();
    void thread_ap_block_state25_pp3_stage0_iter1();
    void thread_ap_block_state29_pp4_stage0_iter0();
    void thread_ap_block_state30_pp4_stage0_iter1();
    void thread_ap_block_state36_pp5_stage0_iter0();
    void thread_ap_block_state37_pp5_stage0_iter1();
    void thread_ap_block_state43_pp6_stage0_iter0();
    void thread_ap_block_state44_pp6_stage0_iter1();
    void thread_ap_block_state51_pp7_stage0_iter0();
    void thread_ap_block_state52_pp7_stage0_iter1();
    void thread_ap_block_state53_pp7_stage0_iter2();
    void thread_ap_block_state9_pp0_stage0_iter0();
    void thread_ap_condition_pp0_exit_iter0_state9();
    void thread_ap_condition_pp1_exit_iter0_state14();
    void thread_ap_condition_pp2_exit_iter0_state19();
    void thread_ap_condition_pp3_exit_iter0_state24();
    void thread_ap_condition_pp4_exit_iter0_state29();
    void thread_ap_condition_pp5_exit_iter0_state36();
    void thread_ap_condition_pp6_exit_iter0_state43();
    void thread_ap_condition_pp7_exit_iter0_state51();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_pp1();
    void thread_ap_enable_pp2();
    void thread_ap_enable_pp3();
    void thread_ap_enable_pp4();
    void thread_ap_enable_pp5();
    void thread_ap_enable_pp6();
    void thread_ap_enable_pp7();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp1();
    void thread_ap_idle_pp2();
    void thread_ap_idle_pp3();
    void thread_ap_idle_pp4();
    void thread_ap_idle_pp5();
    void thread_ap_idle_pp6();
    void thread_ap_idle_pp7();
    void thread_ap_phi_mux_i14_0_phi_fu_946_p4();
    void thread_ap_phi_mux_i26_0_phi_fu_1001_p4();
    void thread_ap_phi_mux_i39_0_phi_fu_1056_p4();
    void thread_ap_phi_mux_i52_0_phi_fu_1111_p4();
    void thread_ap_phi_mux_j15_0_phi_fu_968_p4();
    void thread_ap_phi_mux_j27_0_phi_fu_1023_p4();
    void thread_ap_phi_mux_j40_0_phi_fu_1078_p4();
    void thread_ap_phi_mux_j53_0_phi_fu_1133_p4();
    void thread_ap_ready();
    void thread_ashr_ln586_fu_1570_p2();
    void thread_bitcast_ln696_fu_1580_p1();
    void thread_bitcast_ln739_fu_3054_p1();
    void thread_cnn_input_address0();
    void thread_cnn_input_ce0();
    void thread_conv_1_input_V_address0();
    void thread_conv_1_input_V_ce0();
    void thread_conv_1_input_V_we0();
    void thread_conv_1_out_V_address0();
    void thread_conv_1_out_V_ce0();
    void thread_conv_1_out_V_d0();
    void thread_conv_1_out_V_we0();
    void thread_conv_1_out_c_V_address0();
    void thread_conv_1_out_c_V_ce0();
    void thread_conv_1_out_c_V_d0();
    void thread_conv_1_out_c_V_we0();
    void thread_conv_2_out_V_address0();
    void thread_conv_2_out_V_ce0();
    void thread_conv_2_out_V_d0();
    void thread_conv_2_out_V_we0();
    void thread_conv_2_out_c_V_address0();
    void thread_conv_2_out_c_V_ce0();
    void thread_conv_2_out_c_V_d0();
    void thread_conv_2_out_c_V_we0();
    void thread_d_fu_2651_p2();
    void thread_dense_1_bias_V_address0();
    void thread_dense_1_bias_V_ce0();
    void thread_dense_1_out_V_address0();
    void thread_dense_1_out_V_ce0();
    void thread_dense_1_out_V_d0();
    void thread_dense_1_out_V_we0();
    void thread_dense_1_out_c_V_address0();
    void thread_dense_1_out_c_V_ce0();
    void thread_dense_1_out_c_V_d0();
    void thread_dense_1_out_c_V_we0();
    void thread_dense_1_weights_V_address0();
    void thread_dense_1_weights_V_ce0();
    void thread_dense_2_bias_V_address0();
    void thread_dense_2_bias_V_ce0();
    void thread_dense_2_out_V_address0();
    void thread_dense_2_out_V_ce0();
    void thread_dense_2_out_V_d0();
    void thread_dense_2_out_V_we0();
    void thread_dense_2_out_c_V_address0();
    void thread_dense_2_out_c_V_ce0();
    void thread_dense_2_out_c_V_d0();
    void thread_dense_2_out_c_V_we0();
    void thread_dense_2_weights_V_address0();
    void thread_dense_2_weights_V_ce0();
    void thread_dense_array_V_address0();
    void thread_dense_array_V_ce0();
    void thread_dense_array_V_d0();
    void thread_dense_array_V_we0();
    void thread_dense_out_bias_V_address0();
    void thread_dense_out_bias_V_ce0();
    void thread_dense_out_weights_V_address0();
    void thread_dense_out_weights_V_ce0();
    void thread_exp_tmp_V_fu_1458_p4();
    void thread_f_fu_2671_p2();
    void thread_flat_array_V_address0();
    void thread_flat_array_V_ce0();
    void thread_flat_array_V_d0();
    void thread_flat_array_V_we0();
    void thread_flat_array_c_V_address0();
    void thread_flat_array_c_V_ce0();
    void thread_flat_array_c_V_d0();
    void thread_flat_array_c_V_we0();
    void thread_grp_conv_1_fu_1318_ap_start();
    void thread_grp_conv_2_fu_1308_ap_start();
    void thread_grp_flat_fu_1352_ap_start();
    void thread_grp_fu_3066_p0();
    void thread_grp_fu_3066_p00();
    void thread_grp_fu_3066_p1();
    void thread_grp_fu_3066_p2();
    void thread_grp_fu_3066_p20();
    void thread_grp_fu_3076_p0();
    void thread_grp_fu_3076_p00();
    void thread_grp_fu_3076_p1();
    void thread_grp_fu_3076_p2();
    void thread_grp_fu_3076_p20();
    void thread_grp_fu_3086_p0();
    void thread_grp_fu_3086_p00();
    void thread_grp_fu_3086_p1();
    void thread_grp_fu_3086_p2();
    void thread_grp_fu_3086_p20();
    void thread_grp_fu_3095_p2();
    void thread_grp_fu_3104_p1();
    void thread_grp_fu_3104_p10();
    void thread_grp_fu_3104_p2();
    void thread_grp_fu_3113_p0();
    void thread_grp_fu_3113_p00();
    void thread_grp_fu_3113_p2();
    void thread_grp_max_pool_1_fu_1340_ap_start();
    void thread_grp_max_pool_2_fu_1346_ap_start();
    void thread_grp_soft_max_fu_1328_ap_start();
    void thread_i_10_fu_2474_p2();
    void thread_i_11_fu_2355_p2();
    void thread_i_12_fu_2634_p2();
    void thread_i_13_fu_2491_p2();
    void thread_i_14_fu_2764_p2();
    void thread_i_2_fu_1741_p2();
    void thread_i_4_fu_1894_p2();
    void thread_i_6_fu_2047_p2();
    void thread_i_8_fu_2183_p2();
    void thread_i_9_fu_2338_p2();
    void thread_i_fu_1368_p2();
    void thread_icmp_ln103_fu_2468_p2();
    void thread_icmp_ln112_fu_2628_p2();
    void thread_icmp_ln119_fu_2758_p2();
    void thread_icmp_ln13_1_fu_2505_p2();
    void thread_icmp_ln13_fu_2369_p2();
    void thread_icmp_ln23_fu_1362_p2();
    void thread_icmp_ln25_fu_1410_p2();
    void thread_icmp_ln37_fu_1729_p2();
    void thread_icmp_ln38_fu_1747_p2();
    void thread_icmp_ln39_fu_1779_p2();
    void thread_icmp_ln41_fu_2645_p2();
    void thread_icmp_ln46_fu_2665_p2();
    void thread_icmp_ln51_fu_1882_p2();
    void thread_icmp_ln52_fu_1900_p2();
    void thread_icmp_ln53_fu_1932_p2();
    void thread_icmp_ln571_fu_1502_p2();
    void thread_icmp_ln581_fu_1514_p2();
    void thread_icmp_ln582_fu_1544_p2();
    void thread_icmp_ln585_fu_1554_p2();
    void thread_icmp_ln603_fu_1560_p2();
    void thread_icmp_ln65_fu_2035_p2();
    void thread_icmp_ln66_fu_2053_p2();
    void thread_icmp_ln67_fu_2085_p2();
    void thread_icmp_ln79_fu_2171_p2();
    void thread_icmp_ln80_fu_2189_p2();
    void thread_icmp_ln81_fu_2239_p2();
    void thread_icmp_ln935_fu_2775_p2();
    void thread_icmp_ln93_fu_2332_p2();
    void thread_icmp_ln947_1_fu_2887_p2();
    void thread_icmp_ln947_fu_2855_p2();
    void thread_icmp_ln958_fu_2947_p2();
    void thread_icmp_ln9_1_fu_2485_p2();
    void thread_icmp_ln9_fu_2349_p2();
    void thread_ireg_V_fu_1442_p1();
    void thread_ix_in_fu_1374_p2();
    void thread_j_1_fu_1416_p2();
    void thread_j_2_fu_1944_p2();
    void thread_j_3_fu_2097_p2();
    void thread_j_4_fu_2251_p2();
    void thread_j_5_fu_2375_p2();
    void thread_j_6_fu_2511_p2();
    void thread_j_fu_1791_p2();
    void thread_k_1_fu_2015_p2();
    void thread_k_2_fu_2151_p2();
    void thread_k_3_fu_2312_p2();
    void thread_k_fu_1862_p2();
    void thread_l_fu_2821_p3();
    void thread_lsb_index_fu_2839_p2();
    void thread_lshr_ln947_fu_2875_p2();
    void thread_lshr_ln958_fu_2965_p2();
    void thread_m_12_fu_2982_p3();
    void thread_m_13_fu_2989_p2();
    void thread_m_16_fu_3004_p1();
    void thread_m_fu_2957_p1();
    void thread_m_s_fu_2994_p4();
    void thread_man_V_1_fu_1488_p2();
    void thread_man_V_2_fu_1494_p3();
    void thread_max_pool_1_out_V_address0();
    void thread_max_pool_1_out_V_ce0();
    void thread_max_pool_1_out_V_d0();
    void thread_max_pool_1_out_V_we0();
    void thread_max_pool_1_out_c_V_address0();
    void thread_max_pool_1_out_c_V_ce0();
    void thread_max_pool_1_out_c_V_d0();
    void thread_max_pool_1_out_c_V_we0();
    void thread_max_pool_2_out_V_address0();
    void thread_max_pool_2_out_V_ce0();
    void thread_max_pool_2_out_V_d0();
    void thread_max_pool_2_out_V_we0();
    void thread_max_pool_2_out_c_V_address0();
    void thread_max_pool_2_out_c_V_ce0();
    void thread_max_pool_2_out_c_V_d0();
    void thread_max_pool_2_out_c_V_we0();
    void thread_or_ln40_fu_1797_p2();
    void thread_or_ln54_fu_1950_p2();
    void thread_or_ln581_fu_1657_p2();
    void thread_or_ln582_fu_1621_p2();
    void thread_or_ln603_1_fu_1697_p2();
    void thread_or_ln603_2_fu_1711_p2();
    void thread_or_ln603_fu_1683_p2();
    void thread_or_ln68_fu_2103_p2();
    void thread_or_ln82_fu_2257_p2();
    void thread_or_ln949_fu_2933_p2();
    void thread_or_ln_fu_2939_p3();
    void thread_p_Result_36_fu_2881_p2();
    void thread_p_Result_37_fu_2919_p3();
    void thread_p_Result_39_fu_1450_p3();
    void thread_p_Result_40_fu_1484_p1();
    void thread_p_Result_41_fu_2781_p3();
    void thread_p_Result_42_fu_2813_p3();
    void thread_p_Result_43_fu_3042_p5();
    void thread_p_Result_s_fu_2803_p4();
    void thread_p_shl2_cast_fu_1976_p3();
    void thread_p_shl_cast_fu_1823_p3();
    void thread_prediction_V_address0();
    void thread_prediction_V_ce0();
    void thread_prediction_V_d0();
    void thread_prediction_V_we0();
    void thread_prediction_output_address0();
    void thread_prediction_output_ce0();
    void thread_prediction_output_d0();
    void thread_prediction_output_we0();
    void thread_select_ln19_1_fu_2619_p3();
    void thread_select_ln19_fu_2459_p3();
    void thread_select_ln38_fu_1874_p3();
    void thread_select_ln40_1_fu_1761_p3();
    void thread_select_ln40_2_fu_1803_p3();
    void thread_select_ln40_3_fu_1811_p3();
    void thread_select_ln40_fu_1753_p3();
    void thread_select_ln52_fu_2027_p3();
    void thread_select_ln54_1_fu_1914_p3();
    void thread_select_ln54_2_fu_1956_p3();
    void thread_select_ln54_3_fu_1964_p3();
    void thread_select_ln54_fu_1906_p3();
    void thread_select_ln588_fu_1591_p3();
    void thread_select_ln603_1_fu_1689_p3();
    void thread_select_ln603_2_fu_1703_p3();
    void thread_select_ln603_3_fu_1717_p3();
    void thread_select_ln603_fu_1675_p3();
    void thread_select_ln66_fu_2163_p3();
    void thread_select_ln68_1_fu_2067_p3();
    void thread_select_ln68_2_fu_2109_p3();
    void thread_select_ln68_3_fu_2117_p3();
    void thread_select_ln68_fu_2059_p3();
    void thread_select_ln80_fu_2324_p3();
    void thread_select_ln82_1_fu_2203_p3();
    void thread_select_ln82_2_fu_2263_p3();
    void thread_select_ln82_3_fu_2271_p3();
    void thread_select_ln82_fu_2195_p3();
    void thread_select_ln964_fu_3016_p3();
    void thread_sext_ln1117_fu_2557_p1();
    void thread_sext_ln1265_1_fu_2587_p0();
    void thread_sext_ln1265_1_fu_2587_p1();
    void thread_sext_ln1265_2_fu_2747_p1();
    void thread_sext_ln1265_fu_2427_p0();
    void thread_sext_ln1265_fu_2427_p1();
    void thread_sext_ln203_fu_1725_p1();
    void thread_sext_ln581_fu_1540_p1();
    void thread_sext_ln581cast_fu_1599_p1();
    void thread_sext_ln703_2_fu_2595_p0();
    void thread_sext_ln703_2_fu_2595_p1();
    void thread_sext_ln703_fu_2435_p0();
    void thread_sext_ln703_fu_2435_p1();
    void thread_sh_amt_fu_1532_p3();
    void thread_shl_ln604_fu_1603_p2();
    void thread_shl_ln958_fu_2976_p2();
    void thread_sub_ln1117_fu_2546_p2();
    void thread_sub_ln203_1_fu_1841_p2();
    void thread_sub_ln203_2_fu_1994_p2();
    void thread_sub_ln203_fu_1404_p2();
    void thread_sub_ln581_fu_1526_p2();
    void thread_sub_ln944_fu_2829_p2();
    void thread_sub_ln947_fu_2865_p2();
    void thread_sub_ln958_fu_2971_p2();
    void thread_sub_ln964_fu_3024_p2();
    void thread_tmp_11_fu_1392_p3();
    void thread_tmp_12_fu_2215_p3();
    void thread_tmp_13_fu_2522_p3();
    void thread_tmp_14_fu_2534_p3();
    void thread_tmp_15_fu_2682_p3();
    void thread_tmp_16_fu_2694_p3();
    void thread_tmp_19_fu_1830_p3();
    void thread_tmp_21_fu_1583_p3();
    void thread_tmp_22_fu_1983_p3();
    void thread_tmp_23_fu_2451_p3();
    void thread_tmp_24_fu_2611_p3();
    void thread_tmp_26_fu_2845_p4();
    void thread_tmp_27_fu_2899_p3();
    void thread_tmp_28_fu_3008_p3();
    void thread_tmp_39_cast_fu_2129_p3();
    void thread_tmp_42_cast_fu_2289_p3();
    void thread_tmp_9_fu_3035_p3();
    void thread_tmp_V_13_fu_2795_p3();
    void thread_tmp_V_fu_2789_p2();
    void thread_tmp_fu_1380_p3();
    void thread_tmp_s_fu_1476_p3();
    void thread_trunc_ln556_fu_1446_p1();
    void thread_trunc_ln565_fu_1472_p1();
    void thread_trunc_ln583_fu_1550_p1();
    void thread_trunc_ln586_fu_1576_p1();
    void thread_trunc_ln703_1_fu_2591_p1();
    void thread_trunc_ln703_fu_2431_p1();
    void thread_trunc_ln943_fu_2953_p1();
    void thread_trunc_ln944_fu_2835_p1();
    void thread_trunc_ln947_fu_2861_p1();
    void thread_xor_ln40_fu_1773_p2();
    void thread_xor_ln54_fu_1926_p2();
    void thread_xor_ln571_fu_1609_p2();
    void thread_xor_ln581_fu_1663_p2();
    void thread_xor_ln582_fu_1627_p2();
    void thread_xor_ln585_fu_1639_p2();
    void thread_xor_ln68_fu_2079_p2();
    void thread_xor_ln82_fu_2233_p2();
    void thread_xor_ln949_fu_2907_p2();
    void thread_zext_ln104_fu_2480_p1();
    void thread_zext_ln1116_8_fu_2702_p1();
    void thread_zext_ln1116_9_fu_2717_p1();
    void thread_zext_ln1116_fu_2690_p1();
    void thread_zext_ln1117_6_fu_2530_p1();
    void thread_zext_ln1117_7_fu_2542_p1();
    void thread_zext_ln1117_fu_2397_p1();
    void thread_zext_ln113_fu_2640_p1();
    void thread_zext_ln120_fu_2770_p1();
    void thread_zext_ln13_3_fu_2501_p1();
    void thread_zext_ln13_fu_2365_p1();
    void thread_zext_ln14_1_fu_2381_p1();
    void thread_zext_ln14_2_fu_2497_p1();
    void thread_zext_ln14_3_fu_2517_p1();
    void thread_zext_ln14_fu_2361_p1();
    void thread_zext_ln203_17_fu_1400_p1();
    void thread_zext_ln203_19_fu_1837_p1();
    void thread_zext_ln203_20_fu_1847_p1();
    void thread_zext_ln203_21_fu_1857_p1();
    void thread_zext_ln203_22_fu_1422_p1();
    void thread_zext_ln203_24_fu_1990_p1();
    void thread_zext_ln203_25_fu_2000_p1();
    void thread_zext_ln203_26_fu_2010_p1();
    void thread_zext_ln203_28_fu_2136_p1();
    void thread_zext_ln203_29_fu_2146_p1();
    void thread_zext_ln203_30_fu_2211_p1();
    void thread_zext_ln203_31_fu_2223_p1();
    void thread_zext_ln203_32_fu_2297_p1();
    void thread_zext_ln203_33_fu_2307_p1();
    void thread_zext_ln203_fu_1388_p1();
    void thread_zext_ln27_fu_1431_p1();
    void thread_zext_ln461_fu_1468_p1();
    void thread_zext_ln46_fu_2661_p1();
    void thread_zext_ln48_1_fu_2677_p1();
    void thread_zext_ln48_fu_2657_p1();
    void thread_zext_ln586_fu_1566_p1();
    void thread_zext_ln82_fu_2279_p1();
    void thread_zext_ln947_fu_2871_p1();
    void thread_zext_ln94_fu_2344_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
