*design* DebussyLib (btIdent Verdi_Q-2020.03)
Command arguments:
    +define+verilog
    -sv
    ../sim/tb.sv
    ../src/FIFO.sv

Highest level modules:
tb

Total	0 error(s),   0 warning(s)
