$comment
	File created using the following command:
		vcd file Lab2.msim.vcd -direction
$end
$date
	Thu Feb 16 19:48:54 2023
$end
$version
	Questa Intel Starter FPGA Edition Version 2021.2
$end
$timescale
	1ps
$end

$scope module krets_12_vhd_vec_tst $end
$var wire 1 ! CO $end
$var wire 1 " DI0 $end
$var wire 1 # DI1 $end
$var wire 1 $ DI2 $end
$var wire 1 % DI3 $end
$var wire 1 & DO0 $end
$var wire 1 ' DO1 $end
$var wire 1 ( DO2 $end
$var wire 1 ) DO3 $end
$var wire 1 * EN1 $end
$var wire 1 + EN2 $end

$scope module i1 $end
$var wire 1 , devoe $end
$var wire 1 - devclrn $end
$var wire 1 . devpor $end
$var wire 1 / ww_devoe $end
$var wire 1 0 ww_devclrn $end
$var wire 1 1 ww_devpor $end
$var wire 1 2 ww_CO $end
$var wire 1 3 ww_EN2 $end
$var wire 1 4 ww_DI0 $end
$var wire 1 5 ww_EN1 $end
$var wire 1 6 ww_DI1 $end
$var wire 1 7 ww_DI2 $end
$var wire 1 8 ww_DI3 $end
$var wire 1 9 ww_DO3 $end
$var wire 1 : ww_DO2 $end
$var wire 1 ; ww_DO1 $end
$var wire 1 < ww_DO0 $end
$var wire 1 = \CO~output_o\ $end
$var wire 1 > \DO3~output_o\ $end
$var wire 1 ? \DO2~output_o\ $end
$var wire 1 @ \DO1~output_o\ $end
$var wire 1 A \DO0~output_o\ $end
$var wire 1 B \EN1~input_o\ $end
$var wire 1 C \DI3~input_o\ $end
$var wire 1 D \DI2~input_o\ $end
$var wire 1 E \DI1~input_o\ $end
$var wire 1 F \DI0~input_o\ $end
$var wire 1 G \EN2~input_o\ $end
$var wire 1 H \inst8~combout\ $end
$var wire 1 I \inst4~combout\ $end
$var wire 1 J \inst5~combout\ $end
$var wire 1 K \inst7~combout\ $end
$var wire 1 L \inst9~combout\ $end
$var wire 1 M \inst11~combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
0#
1$
0%
0&
0'
0(
0)
1*
1+
1,
1-
1.
1/
10
11
02
13
14
15
06
17
08
09
0:
0;
0<
0=
0>
0?
0@
0A
xB
xC
xD
xE
xF
xG
xH
xI
xJ
xK
xL
xM
$end
#640
1B
#670
1G
1D
#680
1F
#746
0C
#786
0E
#3246
x@
x;
x'
#3404
x?
x:
x(
#3485
xA
x<
x&
#3577
x>
x9
x)
#3586
x=
x2
x!
#3884
0H
#3900
1M
#4000
0I
#4273
0K
#4290
1J
#4293
1L
#7385
1A
1<
1&
#7539
1@
1;
1'
#7547
0=
02
0!
#7619
0?
0:
0(
#7867
1>
19
1)
#10000000
