It is a verilog code which executes the process or design performed by a full adder
