
*** Running xst
    with args -ifn mojo_top_0.xst -ofn mojo_top_0.srp -intstyle ise

Reading design: mojo_top_0.prj

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/dmcginnis427/Dropbox/gitRepositories/toshiba-fast-interlock-mojo/work/planAhead/ToshibaFastInterlock/ToshibaFastInterlock.srcs/sources_1/imports/verilog/pipeline_6.v" into library work
Parsing module <pipeline_6>.
Analyzing Verilog file "/home/dmcginnis427/Dropbox/gitRepositories/toshiba-fast-interlock-mojo/work/planAhead/ToshibaFastInterlock/ToshibaFastInterlock.srcs/sources_1/imports/verilog/edge_detector_4.v" into library work
Parsing module <edge_detector_4>.
Analyzing Verilog file "/home/dmcginnis427/Dropbox/gitRepositories/toshiba-fast-interlock-mojo/work/planAhead/ToshibaFastInterlock/ToshibaFastInterlock.srcs/sources_1/imports/verilog/reset_conditioner_1.v" into library work
Parsing module <reset_conditioner_1>.
Analyzing Verilog file "/home/dmcginnis427/Dropbox/gitRepositories/toshiba-fast-interlock-mojo/work/planAhead/ToshibaFastInterlock/ToshibaFastInterlock.srcs/sources_1/imports/verilog/pinSwitch_3.v" into library work
Parsing module <pinSwitch_3>.
Analyzing Verilog file "/home/dmcginnis427/Dropbox/gitRepositories/toshiba-fast-interlock-mojo/work/planAhead/ToshibaFastInterlock/ToshibaFastInterlock.srcs/sources_1/imports/verilog/counter_2.v" into library work
Parsing module <counter_2>.
Analyzing Verilog file "/home/dmcginnis427/Dropbox/gitRepositories/toshiba-fast-interlock-mojo/work/planAhead/ToshibaFastInterlock/ToshibaFastInterlock.srcs/sources_1/imports/verilog/mojo_top_0.v" into library work
Parsing module <mojo_top_0>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top_0>.

Elaborating module <reset_conditioner_1>.

Elaborating module <counter_2>.

Elaborating module <edge_detector_4>.

Elaborating module <pipeline_6>.

Elaborating module <pinSwitch_3>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top_0>.
    Related source file is "/home/dmcginnis427/Dropbox/gitRepositories/toshiba-fast-interlock-mojo/work/planAhead/ToshibaFastInterlock/ToshibaFastInterlock.srcs/sources_1/imports/verilog/mojo_top_0.v".
WARNING:Xst:647 - Input <cclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_ss> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_mosi> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_sck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_tx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_rx_busy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit tristate buffer for signal <spi_miso> created at line 71
    Found 1-bit tristate buffer for signal <spi_channel<3>> created at line 71
    Found 1-bit tristate buffer for signal <spi_channel<2>> created at line 71
    Found 1-bit tristate buffer for signal <spi_channel<1>> created at line 71
    Found 1-bit tristate buffer for signal <spi_channel<0>> created at line 71
    Found 1-bit tristate buffer for signal <avr_rx> created at line 71
    Summary:
	inferred   6 Tristate(s).
Unit <mojo_top_0> synthesized.

Synthesizing Unit <reset_conditioner_1>.
    Related source file is "/home/dmcginnis427/Dropbox/gitRepositories/toshiba-fast-interlock-mojo/work/planAhead/ToshibaFastInterlock/ToshibaFastInterlock.srcs/sources_1/imports/verilog/reset_conditioner_1.v".
    Found 4-bit register for signal <M_stage_q>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <reset_conditioner_1> synthesized.

Synthesizing Unit <counter_2>.
    Related source file is "/home/dmcginnis427/Dropbox/gitRepositories/toshiba-fast-interlock-mojo/work/planAhead/ToshibaFastInterlock/ToshibaFastInterlock.srcs/sources_1/imports/verilog/counter_2.v".
    Found 8-bit register for signal <M_ctr_q>.
    Found finite state machine <FSM_0> for signal <M_ctr_q>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 11                                             |
    | Inputs             | 4                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000000                                       |
    | Power Up State     | 00000000                                       |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <counter_2> synthesized.

Synthesizing Unit <edge_detector_4>.
    Related source file is "/home/dmcginnis427/Dropbox/gitRepositories/toshiba-fast-interlock-mojo/work/planAhead/ToshibaFastInterlock/ToshibaFastInterlock.srcs/sources_1/imports/verilog/edge_detector_4.v".
    Found 1-bit register for signal <M_last_q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <edge_detector_4> synthesized.

Synthesizing Unit <pipeline_6>.
    Related source file is "/home/dmcginnis427/Dropbox/gitRepositories/toshiba-fast-interlock-mojo/work/planAhead/ToshibaFastInterlock/ToshibaFastInterlock.srcs/sources_1/imports/verilog/pipeline_6.v".
    Found 3-bit register for signal <M_pipe_q>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <pipeline_6> synthesized.

Synthesizing Unit <pinSwitch_3>.
    Related source file is "/home/dmcginnis427/Dropbox/gitRepositories/toshiba-fast-interlock-mojo/work/planAhead/ToshibaFastInterlock/ToshibaFastInterlock.srcs/sources_1/imports/verilog/pinSwitch_3.v".
    Found 8-bit register for signal <M_pinSwitchBuff_q>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <pinSwitch_3> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 9
 1-bit register                                        : 2
 3-bit register                                        : 5
 4-bit register                                        : 1
 8-bit register                                        : 1
# Tristates                                            : 6
 1-bit tristate buffer                                 : 6
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 29
 Flip-Flops                                            : 29
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <M_pinSwitchBuff_q_1> has a constant value of 0 in block <pinSwitch_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M_pinSwitchBuff_q_2> has a constant value of 0 in block <pinSwitch_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M_pinSwitchBuff_q_3> has a constant value of 0 in block <pinSwitch_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M_pinSwitchBuff_q_4> has a constant value of 0 in block <pinSwitch_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M_pinSwitchBuff_q_5> has a constant value of 0 in block <pinSwitch_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M_pinSwitchBuff_q_6> has a constant value of 0 in block <pinSwitch_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M_pinSwitchBuff_q_7> has a constant value of 0 in block <pinSwitch_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <reflPowTripEdge/M_last_q> of sequential type is unconnected in block <counter_2>.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <counter/FSM_0> on signal <M_ctr_q[1:2]> with sequential encoding.
----------------------
 State    | Encoding
----------------------
 00000000 | 00
 00000001 | 01
 00000010 | 10
 00000100 | 11
----------------------

Optimizing unit <mojo_top_0> ...

Optimizing unit <counter_2> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mojo_top_0, actual ratio is 0.

Final Macro Processing ...

Processing Unit <mojo_top_0> :
	Found 3-bit shift register for signal <pinSwitchMod/bbPinSwitchSync/M_pipe_q_2>.
	Found 3-bit shift register for signal <counter/reflPowTripSync/M_pipe_q_2>.
	Found 3-bit shift register for signal <counter/arcDetTripSync/M_pipe_q_2>.
	Found 3-bit shift register for signal <counter/bbResetSync/M_pipe_q_2>.
	Found 3-bit shift register for signal <counter/aftArcTripSync/M_pipe_q_2>.
INFO:Xst:741 - HDL ADVISOR - A 4-bit shift register was found for signal <reset_cond/M_stage_q_3> and currently occupies 4 logic cells (2 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <mojo_top_0> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 8
 Flip-Flops                                            : 8
# Shift Registers                                      : 5
 3-bit shift register                                  : 5

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 18    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 3.179ns (Maximum Frequency: 314.564MHz)
   Minimum input arrival time before clock: 3.526ns
   Maximum output required time after clock: 5.528ns
   Maximum combinational path delay: No path found

=========================================================================
