INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/4a/d/162008/project1/PWA/xillinxProjects/RF/test.srcs/sim_1/new/full_adder_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Full_adder_tb
