#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Jun 11 22:04:50 2023
# Process ID: 39710
# Current directory: /home/james/Documents/IIS/FPGA/UART/source/modules/TranAndRecei
# Command line: vivado -nojournal -log /home/james/Documents/IIS/FPGA/UART/source/modules/TranAndRecei/build/results/synthesis_artix7_100t_Artycs324g_160.log -mode batch -source /home/james/Documents/IIS/FPGA/UART/source/FPGA/Xilinx/resource_analysis.tcl -tclargs /home/james/Documents/IIS/FPGA/UART/source/modules/TranAndRecei/build/Artycs324g/TranAndRecei/src/Receiver.v /home/james/Documents/IIS/FPGA/UART/source/modules/TranAndRecei/build/Artycs324g/TranAndRecei/src/TranAndRecei.v /home/james/Documents/IIS/FPGA/UART/source/modules/TranAndRecei/build/Artycs324g/TranAndRecei/src/Transmitter.v /home/james/Documents/IIS/FPGA/UART/source/modules/TranAndRecei/build/Artycs324g/TranAndRecei/src/baud_rate_generator.v /home/james/Documents/IIS/FPGA/UART/source/modules/TranAndRecei/build/Artycs324g/TranAndRecei/src/fullAdder.v /home/james/Documents/IIS/FPGA/UART/source/FPGA/Xilinx/timing_artix7_100t.xdc TranAndRecei xc7a100tcsg324-1 /home/james/Documents/IIS/FPGA/UART/source/modules/TranAndRecei/build/results/TranAndRecei_utilization_artix7_100t_Artycs324g_160.txt /home/james/Documents/IIS/FPGA/UART/source/modules/TranAndRecei/build/results/TranAndRecei_utilization_hierarchical_artix7_100t_Artycs324g_160.txt /home/james/Documents/IIS/FPGA/UART/source/modules/TranAndRecei/build/results/TranAndRecei_timing_artix7_100t_Artycs324g_160.txt /home/james/Documents/IIS/FPGA/UART/source/modules/TranAndRecei/build/results/TranAndRecei_timing_summary_artix7_100t_Artycs324g_160.txt /home/james/Documents/IIS/FPGA/UART/source/modules/TranAndRecei/build/results/TranAndRecei_clocks_artix7_100t_Artycs324g_160.txt parameter_set=1 col_width=160 e_width=160 KEY_START_ADDR=0
# Log file: /home/james/Documents/IIS/FPGA/UART/source/modules/TranAndRecei/build/results/synthesis_artix7_100t_Artycs324g_160.log
# Journal file: 
#-----------------------------------------------------------
source /home/james/Documents/IIS/FPGA/UART/source/FPGA/Xilinx/resource_analysis.tcl
# set sources [lindex $argv 0]
# set constraints [lindex $argv 1]
# set includes [lindex $argv 3]
# set top_module [lindex $argv 2]
# set partname [lindex $argv 3]
# set file_utilization [lindex $argv 4]
# set file_utilization_hierarchical [lindex $argv 5]
# set file_timing [lindex $argv 6]
# set file_timing_summary [lindex $argv 7]
# set file_clocks [lindex $argv 8]
# set parameters [lindex $argv 9]
# set macros [lindex $argv 10]
# set_property top TranAndRecei [current_fileset]
# puts $sources
/home/james/Documents/IIS/FPGA/UART/source/modules/TranAndRecei/build/Artycs324g/TranAndRecei/src/Receiver.v /home/james/Documents/IIS/FPGA/UART/source/modules/TranAndRecei/build/Artycs324g/TranAndRecei/src/TranAndRecei.v /home/james/Documents/IIS/FPGA/UART/source/modules/TranAndRecei/build/Artycs324g/TranAndRecei/src/Transmitter.v /home/james/Documents/IIS/FPGA/UART/source/modules/TranAndRecei/build/Artycs324g/TranAndRecei/src/baud_rate_generator.v /home/james/Documents/IIS/FPGA/UART/source/modules/TranAndRecei/build/Artycs324g/TranAndRecei/src/fullAdder.v
# set splitCont [split $sources " "] ;
# puts $splitCont
/home/james/Documents/IIS/FPGA/UART/source/modules/TranAndRecei/build/Artycs324g/TranAndRecei/src/Receiver.v /home/james/Documents/IIS/FPGA/UART/source/modules/TranAndRecei/build/Artycs324g/TranAndRecei/src/TranAndRecei.v /home/james/Documents/IIS/FPGA/UART/source/modules/TranAndRecei/build/Artycs324g/TranAndRecei/src/Transmitter.v /home/james/Documents/IIS/FPGA/UART/source/modules/TranAndRecei/build/Artycs324g/TranAndRecei/src/baud_rate_generator.v /home/james/Documents/IIS/FPGA/UART/source/modules/TranAndRecei/build/Artycs324g/TranAndRecei/src/fullAdder.v
# foreach f $splitCont {
#     puts $f
#     set pat ".vhd"
#     set patv ".v"
#     if [string match *$pat $f] {
#         read_vhdl $f
#     } elseif [string match *$patv $f] {
#         read_verilog $f
#     } else {
#         # do nothing
#     }
# }
/home/james/Documents/IIS/FPGA/UART/source/modules/TranAndRecei/build/Artycs324g/TranAndRecei/src/Receiver.v
/home/james/Documents/IIS/FPGA/UART/source/modules/TranAndRecei/build/Artycs324g/TranAndRecei/src/TranAndRecei.v
/home/james/Documents/IIS/FPGA/UART/source/modules/TranAndRecei/build/Artycs324g/TranAndRecei/src/Transmitter.v
/home/james/Documents/IIS/FPGA/UART/source/modules/TranAndRecei/build/Artycs324g/TranAndRecei/src/baud_rate_generator.v
/home/james/Documents/IIS/FPGA/UART/source/modules/TranAndRecei/build/Artycs324g/TranAndRecei/src/fullAdder.v
# puts $parameters
parameter_set=1 col_width=160 e_width=160 KEY_START_ADDR=0
# set splitPar [split $parameters " "] ;
# puts $splitPar
parameter_set=1 col_width=160 e_width=160 KEY_START_ADDR=0
# foreach f $splitPar {
#     puts $f
# 	set_property generic {$f} [current_fileset]
# }
parameter_set=1
col_width=160
e_width=160
KEY_START_ADDR=0
# puts $macros

# synth_design \
#     -part $partname \
#     -top $top_module \
#     -mode out_of_context \
#     -verilog_define $macros
Command: synth_design -part xc7a100tcsg324-1 -top TranAndRecei -mode out_of_context -verilog_define {}
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 39834 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1641.125 ; gain = 163.711 ; free physical = 966 ; free virtual = 6332
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TranAndRecei' [/home/james/Documents/IIS/FPGA/UART/source/modules/TranAndRecei/build/Artycs324g/TranAndRecei/src/TranAndRecei.v:2]
	Parameter DBITS bound to: 8 - type: integer 
	Parameter DATA_LENGTH bound to: 5 - type: integer 
	Parameter BR_BITS bound to: 6 - type: integer 
	Parameter BR_LIMIT bound to: 53 - type: integer 
	Parameter SB_TICK bound to: 16 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/james/Documents/IIS/FPGA/UART/source/modules/TranAndRecei/build/Artycs324g/TranAndRecei/src/TranAndRecei.v:58]
INFO: [Synth 8-6157] synthesizing module 'baud_rate_generator' [/home/james/Documents/IIS/FPGA/UART/source/modules/TranAndRecei/build/Artycs324g/TranAndRecei/src/baud_rate_generator.v:19]
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 53 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'baud_rate_generator' (1#1) [/home/james/Documents/IIS/FPGA/UART/source/modules/TranAndRecei/build/Artycs324g/TranAndRecei/src/baud_rate_generator.v:19]
INFO: [Synth 8-6157] synthesizing module 'Receiver' [/home/james/Documents/IIS/FPGA/UART/source/modules/TranAndRecei/build/Artycs324g/TranAndRecei/src/Receiver.v:1]
	Parameter DBITS bound to: 8 - type: integer 
	Parameter SB_TICK bound to: 16 - type: integer 
	Parameter idle bound to: 2'b00 
	Parameter start bound to: 2'b01 
	Parameter data bound to: 2'b10 
	Parameter stop bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'Receiver' (2#1) [/home/james/Documents/IIS/FPGA/UART/source/modules/TranAndRecei/build/Artycs324g/TranAndRecei/src/Receiver.v:1]
INFO: [Synth 8-6157] synthesizing module 'fullAdder' [/home/james/Documents/IIS/FPGA/UART/source/modules/TranAndRecei/build/Artycs324g/TranAndRecei/src/fullAdder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'fullAdder' (3#1) [/home/james/Documents/IIS/FPGA/UART/source/modules/TranAndRecei/build/Artycs324g/TranAndRecei/src/fullAdder.v:1]
INFO: [Synth 8-6157] synthesizing module 'Transmitter' [/home/james/Documents/IIS/FPGA/UART/source/modules/TranAndRecei/build/Artycs324g/TranAndRecei/src/Transmitter.v:1]
	Parameter DBITS bound to: 8 - type: integer 
	Parameter SB_TICK bound to: 16 - type: integer 
	Parameter idle bound to: 2'b00 
	Parameter start bound to: 2'b01 
	Parameter data bound to: 2'b10 
	Parameter stop bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'Transmitter' (4#1) [/home/james/Documents/IIS/FPGA/UART/source/modules/TranAndRecei/build/Artycs324g/TranAndRecei/src/Transmitter.v:1]
WARNING: [Synth 8-3848] Net tx_Data_Buffer[40] in module/entity TranAndRecei does not have driver. [/home/james/Documents/IIS/FPGA/UART/source/modules/TranAndRecei/build/Artycs324g/TranAndRecei/src/TranAndRecei.v:18]
INFO: [Synth 8-6155] done synthesizing module 'TranAndRecei' (5#1) [/home/james/Documents/IIS/FPGA/UART/source/modules/TranAndRecei/build/Artycs324g/TranAndRecei/src/TranAndRecei.v:2]
WARNING: [Synth 8-3301] Unused top level parameter/generic $f
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1702.875 ; gain = 225.461 ; free physical = 988 ; free virtual = 6350
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1702.875 ; gain = 225.461 ; free physical = 988 ; free virtual = 6350
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1710.879 ; gain = 233.465 ; free physical = 987 ; free virtual = 6348
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Receiver'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Transmitter'
INFO: [Synth 8-4471] merging register 'tx_Data_Buffer_reg[24][7:0]' into 'tx_Data_Buffer_reg[12][7:0]' [/home/james/Documents/IIS/FPGA/UART/source/modules/TranAndRecei/build/Artycs324g/TranAndRecei/src/TranAndRecei.v:123]
INFO: [Synth 8-4471] merging register 'tx_Data_Buffer_reg[32][7:0]' into 'tx_Data_Buffer_reg[12][7:0]' [/home/james/Documents/IIS/FPGA/UART/source/modules/TranAndRecei/build/Artycs324g/TranAndRecei/src/TranAndRecei.v:123]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                   start |                               01 |                               01
                    data |                               10 |                               10
                    stop |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Receiver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                   start |                               01 |                               01
                    data |                               10 |                               10
                    stop |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Transmitter'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1727.793 ; gain = 250.379 ; free physical = 936 ; free virtual = 6298
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 21    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	  41 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   4 Input      5 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 14    
	   3 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module TranAndRecei 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 19    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	  41 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module baud_rate_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Receiver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   4 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 5     
Module fullAdder 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
Module Transmitter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'tx_Data_Buffer_reg[31][7]' (FDRE) to 'tx_Data_Buffer_reg[38][7]'
INFO: [Synth 8-3886] merging instance 'tx_Data_Buffer_reg[11][7]' (FDRE) to 'tx_Data_Buffer_reg[38][7]'
INFO: [Synth 8-3886] merging instance 'tx_Data_Buffer_reg[23][7]' (FDRE) to 'tx_Data_Buffer_reg[38][7]'
INFO: [Synth 8-3886] merging instance 'tx_Data_Buffer_reg[29][7]' (FDRE) to 'tx_Data_Buffer_reg[38][7]'
INFO: [Synth 8-3886] merging instance 'tx_Data_Buffer_reg[9][7]' (FDRE) to 'tx_Data_Buffer_reg[38][7]'
INFO: [Synth 8-3886] merging instance 'tx_Data_Buffer_reg[21][7]' (FDRE) to 'tx_Data_Buffer_reg[38][7]'
INFO: [Synth 8-3886] merging instance 'tx_Data_Buffer_reg[30][7]' (FDRE) to 'tx_Data_Buffer_reg[38][7]'
INFO: [Synth 8-3886] merging instance 'tx_Data_Buffer_reg[22][7]' (FDRE) to 'tx_Data_Buffer_reg[38][7]'
INFO: [Synth 8-3886] merging instance 'tx_Data_Buffer_reg[38][7]' (FDRE) to 'tx_Data_Buffer_reg[38][6]'
INFO: [Synth 8-3886] merging instance 'tx_Data_Buffer_reg[10][7]' (FDRE) to 'tx_Data_Buffer_reg[38][6]'
INFO: [Synth 8-3886] merging instance 'tx_Data_Buffer_reg[12][7]' (FDRE) to 'tx_Data_Buffer_reg[12][6]'
INFO: [Synth 8-3886] merging instance 'tx_Data_Buffer_reg[12][6]' (FDRE) to 'tx_Data_Buffer_reg[12][4]'
INFO: [Synth 8-3886] merging instance 'tx_Data_Buffer_reg[31][6]' (FDE) to 'tx_Data_Buffer_reg[30][6]'
INFO: [Synth 8-3886] merging instance 'tx_Data_Buffer_reg[23][6]' (FDE) to 'tx_Data_Buffer_reg[30][6]'
INFO: [Synth 8-3886] merging instance 'tx_Data_Buffer_reg[11][6]' (FDE) to 'tx_Data_Buffer_reg[30][6]'
INFO: [Synth 8-3886] merging instance 'tx_Data_Buffer_reg[29][6]' (FDE) to 'tx_Data_Buffer_reg[30][6]'
INFO: [Synth 8-3886] merging instance 'tx_Data_Buffer_reg[9][6]' (FDE) to 'tx_Data_Buffer_reg[30][6]'
INFO: [Synth 8-3886] merging instance 'tx_Data_Buffer_reg[21][6]' (FDE) to 'tx_Data_Buffer_reg[30][6]'
INFO: [Synth 8-3886] merging instance 'tx_Data_Buffer_reg[38][6]' (FDRE) to 'tx_Data_Buffer_reg[38][3]'
INFO: [Synth 8-3886] merging instance 'tx_Data_Buffer_reg[30][6]' (FDE) to 'tx_Data_Buffer_reg[21][2]'
INFO: [Synth 8-3886] merging instance 'tx_Data_Buffer_reg[10][6]' (FDE) to 'tx_Data_Buffer_reg[21][2]'
INFO: [Synth 8-3886] merging instance 'tx_Data_Buffer_reg[22][6]' (FDE) to 'tx_Data_Buffer_reg[21][2]'
INFO: [Synth 8-3886] merging instance 'tx_Data_Buffer_reg[31][5]' (FDE) to 'tx_Data_Buffer_reg[30][4]'
INFO: [Synth 8-3886] merging instance 'tx_Data_Buffer_reg[30][5]' (FDE) to 'tx_Data_Buffer_reg[30][4]'
INFO: [Synth 8-3886] merging instance 'tx_Data_Buffer_reg[29][5]' (FDE) to 'tx_Data_Buffer_reg[30][4]'
INFO: [Synth 8-3886] merging instance 'tx_Data_Buffer_reg[11][5]' (FDE) to 'tx_Data_Buffer_reg[30][4]'
INFO: [Synth 8-3886] merging instance 'tx_Data_Buffer_reg[10][5]' (FDE) to 'tx_Data_Buffer_reg[30][4]'
INFO: [Synth 8-3886] merging instance 'tx_Data_Buffer_reg[9][5]' (FDE) to 'tx_Data_Buffer_reg[30][4]'
INFO: [Synth 8-3886] merging instance 'tx_Data_Buffer_reg[21][5]' (FDE) to 'tx_Data_Buffer_reg[30][4]'
INFO: [Synth 8-3886] merging instance 'tx_Data_Buffer_reg[23][5]' (FDE) to 'tx_Data_Buffer_reg[30][4]'
INFO: [Synth 8-3886] merging instance 'tx_Data_Buffer_reg[22][5]' (FDE) to 'tx_Data_Buffer_reg[30][4]'
INFO: [Synth 8-3886] merging instance 'tx_Data_Buffer_reg[38][5]' (FDSE) to 'tx_Data_Buffer_reg[38][4]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\tx_Data_Buffer_reg[12][5] )
INFO: [Synth 8-3886] merging instance 'tx_Data_Buffer_reg[10][4]' (FDE) to 'tx_Data_Buffer_reg[30][4]'
INFO: [Synth 8-3886] merging instance 'tx_Data_Buffer_reg[30][4]' (FDE) to 'tx_Data_Buffer_reg[23][4]'
INFO: [Synth 8-3886] merging instance 'tx_Data_Buffer_reg[31][4]' (FDE) to 'tx_Data_Buffer_reg[23][4]'
INFO: [Synth 8-3886] merging instance 'tx_Data_Buffer_reg[11][4]' (FDE) to 'tx_Data_Buffer_reg[23][4]'
INFO: [Synth 8-3886] merging instance 'tx_Data_Buffer_reg[29][4]' (FDE) to 'tx_Data_Buffer_reg[23][4]'
INFO: [Synth 8-3886] merging instance 'tx_Data_Buffer_reg[9][4]' (FDE) to 'tx_Data_Buffer_reg[23][4]'
INFO: [Synth 8-3886] merging instance 'tx_Data_Buffer_reg[23][4]' (FDE) to 'tx_Data_Buffer_reg[21][4]'
INFO: [Synth 8-3886] merging instance 'tx_Data_Buffer_reg[22][4]' (FDE) to 'tx_Data_Buffer_reg[21][4]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\tx_Data_Buffer_reg[38][4] )
INFO: [Synth 8-3886] merging instance 'tx_Data_Buffer_reg[12][4]' (FDRE) to 'tx_Data_Buffer_reg[12][3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\tx_Data_Buffer_reg[21][4] )
INFO: [Synth 8-3886] merging instance 'tx_Data_Buffer_reg[38][3]' (FDRE) to 'tx_Data_Buffer_reg[38][2]'
INFO: [Synth 8-3886] merging instance 'tx_Data_Buffer_reg[9][3]' (FDE) to 'tx_Data_Buffer_reg[21][2]'
INFO: [Synth 8-3886] merging instance 'tx_Data_Buffer_reg[12][3]' (FDRE) to 'tx_Data_Buffer_reg[12][2]'
INFO: [Synth 8-3886] merging instance 'tx_Data_Buffer_reg[29][3]' (FDE) to 'tx_Data_Buffer_reg[21][2]'
INFO: [Synth 8-3886] merging instance 'tx_Data_Buffer_reg[21][3]' (FDE) to 'tx_Data_Buffer_reg[21][2]'
INFO: [Synth 8-3886] merging instance 'tx_Data_Buffer_reg[38][2]' (FDRE) to 'tx_Data_Buffer_reg[38][1]'
INFO: [Synth 8-3886] merging instance 'tx_Data_Buffer_reg[12][2]' (FDRE) to 'tx_Data_Buffer_reg[12][1]'
INFO: [Synth 8-3886] merging instance 'tx_Data_Buffer_reg[9][2]' (FDE) to 'tx_Data_Buffer_reg[21][2]'
INFO: [Synth 8-3886] merging instance 'tx_Data_Buffer_reg[29][2]' (FDE) to 'tx_Data_Buffer_reg[21][2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tx_Data_Buffer_reg[21][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tx_Data_Buffer_reg[38][1] )
INFO: [Synth 8-3886] merging instance 'tx_Data_Buffer_reg[12][1]' (FDRE) to 'tx_Data_Buffer_reg[12][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tx_Data_Buffer_reg[12][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tx_data_in_reg[7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1901.160 ; gain = 423.746 ; free physical = 714 ; free virtual = 6095
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1901.160 ; gain = 423.746 ; free physical = 717 ; free virtual = 6101
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1901.160 ; gain = 423.746 ; free physical = 719 ; free virtual = 6104
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1901.160 ; gain = 423.746 ; free physical = 737 ; free virtual = 6122
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1901.160 ; gain = 423.746 ; free physical = 738 ; free virtual = 6122
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1901.160 ; gain = 423.746 ; free physical = 738 ; free virtual = 6122
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1901.160 ; gain = 423.746 ; free physical = 737 ; free virtual = 6122
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1901.160 ; gain = 423.746 ; free physical = 737 ; free virtual = 6121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1901.160 ; gain = 423.746 ; free physical = 732 ; free virtual = 6117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    36|
|2     |LUT1   |    25|
|3     |LUT2   |    84|
|4     |LUT3   |    40|
|5     |LUT4   |    28|
|6     |LUT5   |    24|
|7     |LUT6   |    83|
|8     |MUXF7  |     1|
|9     |FDCE   |    43|
|10    |FDPE   |     1|
|11    |FDRE   |   143|
+------+-------+------+

Report Instance Areas: 
+------+----------------+--------------------+------+
|      |Instance        |Module              |Cells |
+------+----------------+--------------------+------+
|1     |top             |                    |   508|
|2     |  BAUD_RATE_GEN |baud_rate_generator |    13|
|3     |  FA            |fullAdder           |    11|
|4     |  UART_RX_UNIT  |Receiver            |    51|
|5     |  UART_TX_UNIT  |Transmitter         |    46|
+------+----------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1901.160 ; gain = 423.746 ; free physical = 732 ; free virtual = 6117
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1901.160 ; gain = 423.746 ; free physical = 736 ; free virtual = 6120
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1901.168 ; gain = 423.746 ; free physical = 736 ; free virtual = 6121
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1904.129 ; gain = 0.000 ; free physical = 832 ; free virtual = 6187
INFO: [Netlist 29-17] Analyzing 37 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2004.969 ; gain = 0.000 ; free physical = 735 ; free virtual = 6094
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
84 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 2004.969 ; gain = 527.555 ; free physical = 864 ; free virtual = 6223
# read_xdc $constraints
Parsing XDC File [/home/james/Documents/IIS/FPGA/UART/source/FPGA/Xilinx/timing_artix7_100t.xdc]
Finished Parsing XDC File [/home/james/Documents/IIS/FPGA/UART/source/FPGA/Xilinx/timing_artix7_100t.xdc]
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:01 . Memory (MB): peak = 2077.906 ; gain = 72.938 ; free physical = 845 ; free virtual = 6205

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 14a878195

Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2412.891 ; gain = 334.984 ; free physical = 514 ; free virtual = 5866

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 14a878195

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2547.828 ; gain = 0.000 ; free physical = 353 ; free virtual = 5706
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 17ccf74ef

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2547.828 ; gain = 0.000 ; free physical = 353 ; free virtual = 5707
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: e9d256a4

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2547.828 ; gain = 0.000 ; free physical = 352 ; free virtual = 5705
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: e9d256a4

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2547.828 ; gain = 0.000 ; free physical = 352 ; free virtual = 5705
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: e9d256a4

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2547.828 ; gain = 0.000 ; free physical = 350 ; free virtual = 5703
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: e9d256a4

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2547.828 ; gain = 0.000 ; free physical = 350 ; free virtual = 5703
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2547.828 ; gain = 0.000 ; free physical = 346 ; free virtual = 5699
Ending Logic Optimization Task | Checksum: 1a9c343ad

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2547.828 ; gain = 0.000 ; free physical = 346 ; free virtual = 5700

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1a9c343ad

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2547.828 ; gain = 0.000 ; free physical = 357 ; free virtual = 5710

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1a9c343ad

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2547.828 ; gain = 0.000 ; free physical = 363 ; free virtual = 5716

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2547.828 ; gain = 0.000 ; free physical = 363 ; free virtual = 5716
Ending Netlist Obfuscation Task | Checksum: 1a9c343ad

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2547.828 ; gain = 0.000 ; free physical = 363 ; free virtual = 5716
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2547.828 ; gain = 542.859 ; free physical = 363 ; free virtual = 5716
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2620.766 ; gain = 0.000 ; free physical = 358 ; free virtual = 5714
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f60808a0

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2620.766 ; gain = 0.000 ; free physical = 358 ; free virtual = 5714
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2620.766 ; gain = 0.000 ; free physical = 358 ; free virtual = 5714

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 85967196

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2620.766 ; gain = 0.000 ; free physical = 345 ; free virtual = 5704

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 91aa7d86

Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2627.793 ; gain = 7.027 ; free physical = 354 ; free virtual = 5713

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 91aa7d86

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2627.793 ; gain = 7.027 ; free physical = 354 ; free virtual = 5713
Phase 1 Placer Initialization | Checksum: 91aa7d86

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2627.793 ; gain = 7.027 ; free physical = 354 ; free virtual = 5713

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: aba909fa

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2627.793 ; gain = 7.027 ; free physical = 354 ; free virtual = 5713

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 12 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 5 nets or cells. Created 0 new cell, deleted 5 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2627.793 ; gain = 0.000 ; free physical = 337 ; free virtual = 5696

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              5  |                     5  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              5  |                     5  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 11779130d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2627.793 ; gain = 7.027 ; free physical = 336 ; free virtual = 5695
Phase 2.2 Global Placement Core | Checksum: 1a2e98819

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2627.793 ; gain = 7.027 ; free physical = 340 ; free virtual = 5699
Phase 2 Global Placement | Checksum: 1a2e98819

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2627.793 ; gain = 7.027 ; free physical = 340 ; free virtual = 5699

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1b3654605

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2627.793 ; gain = 7.027 ; free physical = 338 ; free virtual = 5697

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 17995f7f4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2627.793 ; gain = 7.027 ; free physical = 334 ; free virtual = 5693

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 132fac2bc

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2627.793 ; gain = 7.027 ; free physical = 334 ; free virtual = 5693

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 17dc3bb1a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2627.793 ; gain = 7.027 ; free physical = 334 ; free virtual = 5693

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1558c0814

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2627.793 ; gain = 7.027 ; free physical = 331 ; free virtual = 5690

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 173885939

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2627.793 ; gain = 7.027 ; free physical = 331 ; free virtual = 5690

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1e6df61db

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2627.793 ; gain = 7.027 ; free physical = 330 ; free virtual = 5689
Phase 3 Detail Placement | Checksum: 1e6df61db

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2627.793 ; gain = 7.027 ; free physical = 330 ; free virtual = 5689

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1bfa98c77

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1bfa98c77

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2627.793 ; gain = 7.027 ; free physical = 325 ; free virtual = 5686
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.037. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1e0fe2231

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2627.793 ; gain = 7.027 ; free physical = 325 ; free virtual = 5686
Phase 4.1 Post Commit Optimization | Checksum: 1e0fe2231

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2627.793 ; gain = 7.027 ; free physical = 325 ; free virtual = 5686

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1e0fe2231

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2627.793 ; gain = 7.027 ; free physical = 323 ; free virtual = 5683

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1e0fe2231

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2627.793 ; gain = 7.027 ; free physical = 323 ; free virtual = 5683

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2627.793 ; gain = 0.000 ; free physical = 323 ; free virtual = 5683
Phase 4.4 Final Placement Cleanup | Checksum: 116ae90d5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2627.793 ; gain = 7.027 ; free physical = 323 ; free virtual = 5683
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 116ae90d5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2627.793 ; gain = 7.027 ; free physical = 323 ; free virtual = 5684
Ending Placer Task | Checksum: 89e1ef8c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2627.793 ; gain = 7.027 ; free physical = 322 ; free virtual = 5683
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 5cd2bc1d ConstDB: 0 ShapeSum: 2d0f336f RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "i_uart_rx" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_uart_rx". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
Phase 1 Build RT Design | Checksum: c2bb6a94

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2709.109 ; gain = 0.000 ; free physical = 239 ; free virtual = 5587
Post Restoration Checksum: NetGraph: 491f5097 NumContArr: 799c19fd Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: c2bb6a94

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2752.578 ; gain = 43.469 ; free physical = 214 ; free virtual = 5566

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: c2bb6a94

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2762.578 ; gain = 53.469 ; free physical = 178 ; free virtual = 5529

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: c2bb6a94

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2762.578 ; gain = 53.469 ; free physical = 178 ; free virtual = 5529
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: cb40b7ea

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2768.844 ; gain = 59.734 ; free physical = 144 ; free virtual = 5502
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.148  | TNS=0.000  | WHS=0.133  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 152251d07

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2768.844 ; gain = 59.734 ; free physical = 142 ; free virtual = 5500

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 359
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 359
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 2888961f0

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2770.266 ; gain = 61.156 ; free physical = 139 ; free virtual = 5497

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.020  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 19a483828

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2770.266 ; gain = 61.156 ; free physical = 140 ; free virtual = 5499
Phase 4 Rip-up And Reroute | Checksum: 19a483828

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2770.266 ; gain = 61.156 ; free physical = 140 ; free virtual = 5499

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 19a483828

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2770.266 ; gain = 61.156 ; free physical = 141 ; free virtual = 5499

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 19a483828

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2770.266 ; gain = 61.156 ; free physical = 141 ; free virtual = 5499
Phase 5 Delay and Skew Optimization | Checksum: 19a483828

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2770.266 ; gain = 61.156 ; free physical = 141 ; free virtual = 5499

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1b7fe57fd

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2770.266 ; gain = 61.156 ; free physical = 136 ; free virtual = 5494
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.020  | TNS=0.000  | WHS=0.143  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1b7fe57fd

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2770.266 ; gain = 61.156 ; free physical = 136 ; free virtual = 5494
Phase 6 Post Hold Fix | Checksum: 1b7fe57fd

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2770.266 ; gain = 61.156 ; free physical = 136 ; free virtual = 5494

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0294642 %
  Global Horizontal Routing Utilization  = 0.0334612 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 160419024

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2770.266 ; gain = 61.156 ; free physical = 134 ; free virtual = 5492

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 160419024

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2772.266 ; gain = 63.156 ; free physical = 131 ; free virtual = 5490

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 13ff38f8b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2772.266 ; gain = 63.156 ; free physical = 126 ; free virtual = 5484

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.020  | TNS=0.000  | WHS=0.143  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 13ff38f8b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2772.266 ; gain = 63.156 ; free physical = 134 ; free virtual = 5492
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2772.266 ; gain = 63.156 ; free physical = 166 ; free virtual = 5525

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2772.266 ; gain = 144.473 ; free physical = 166 ; free virtual = 5524
# report_utilization -file $file_utilization
# report_utilization -hierarchical -hierarchical_depth 6 -file $file_utilization_hierarchical
# report_timing -file $file_timing
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# report_timing_summary -file $file_timing_summary
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_clocks -file $file_clocks
INFO: [Common 17-206] Exiting Vivado at Sun Jun 11 22:06:03 2023...
