library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity MiniProg24_Demo is
    port(CLOCK_50 : in  std_logic;
	      SW       : in  std_logic_vector(2 downto 0);
			LEDG		: out std_logic_vector(3 downto 0);
			LEDR     : out std_logic_vector(3 downto 0);
			HEX0		: out std_logic_vector(6 downto 0));
end MiniProg24_Demo;

architecture Structural of MiniProg24_Demo is
	signal bin :  std_logic;
	signal pulso : std_logic;

begin

	control : entity work.controlador(Behavioral)
				port map(inputs => SW(1 downto 0),
							enable => SW(2),
							outputs => bin);
							
	display : entity work.Bin7SegDecoder(Behavioral)
				port map(binINput => bin,
							enable => SW(2),
							decOut => HEX0(6 downto 0));
							
	gerador : entity work.pulse_gen(Behavioral)
					generic map(MAX => 50_000_000)
						port map(clk => CLOCK_50,
									enable => bin(0),
									pulse => pulso);
									
	process
			if (bin = "00") then
				LEDG(3 downto 0) <= '1';
				LEDR(3 downto 0) <= '1';
				
				
			elsif (bin = "01") then
				LEDR(3 down to 0) <= pulso;
				
				
			elsif (bin = "10") then
				LEDG(3 downto 0) <= pulso;
				
			end if;
	end process;
end Structural;
				
			
									