// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _float_div3_HH_
#define _float_div3_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "lut_div9_chunk.h"

namespace ap_rtl {

struct float_div3 : public sc_module {
    // Port declarations 8
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<32> > in_r;
    sc_out< sc_lv<32> > ap_return;


    // Module declarations
    float_div3(sc_module_name name);
    SC_HAS_PROCESS(float_div3);

    ~float_div3();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    lut_div9_chunk* grp_lut_div9_chunk_fu_121;
    lut_div9_chunk* grp_lut_div9_chunk_fu_128;
    sc_signal< sc_lv<8> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<4> > reg_151;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<1> > p_Repl2_2_reg_575;
    sc_signal< sc_lv<23> > new_mant_V_fu_178_p1;
    sc_signal< sc_lv<1> > tmp_5_fu_210_p2;
    sc_signal< sc_lv<1> > tmp_5_reg_585;
    sc_signal< sc_lv<8> > p_Repl2_1_fu_242_p3;
    sc_signal< sc_lv<8> > p_Repl2_1_reg_589;
    sc_signal< sc_lv<2> > p_Result_16_i_i_reg_594;
    sc_signal< sc_lv<2> > p_Result_16_1_i_i_reg_599;
    sc_signal< sc_lv<2> > p_Result_16_2_i_i_reg_604;
    sc_signal< sc_lv<2> > p_Result_16_3_i_i_reg_609;
    sc_signal< sc_lv<2> > p_Result_16_4_i_i_reg_614;
    sc_signal< sc_lv<2> > p_Result_16_5_i_i_reg_619;
    sc_signal< sc_lv<2> > p_Result_16_6_i_i_reg_624;
    sc_signal< sc_lv<2> > p_Result_16_7_i_i_reg_629;
    sc_signal< sc_lv<2> > p_Result_16_8_i_i_reg_634;
    sc_signal< sc_lv<2> > p_Result_16_9_i_i_reg_639;
    sc_signal< sc_lv<2> > p_Result_16_i_i_10_reg_644;
    sc_signal< sc_lv<2> > p_Result_16_10_i_i_reg_649;
    sc_signal< sc_lv<2> > p_Result_16_11_i_i_reg_654;
    sc_signal< sc_lv<2> > tmp_15_fu_536_p1;
    sc_signal< sc_lv<2> > tmp_15_reg_659;
    sc_signal< sc_lv<2> > q_chunk_V_0_3_i_i_reg_664;
    sc_signal< sc_lv<1> > tmp_16_fu_540_p1;
    sc_signal< sc_lv<1> > tmp_16_reg_669;
    sc_signal< sc_lv<2> > q_chunk_V_0_4_i_i_reg_674;
    sc_signal< sc_lv<2> > q_chunk_V_0_5_i_i_reg_679;
    sc_signal< sc_lv<2> > q_chunk_V_0_6_i_i_reg_684;
    sc_signal< sc_lv<2> > q_chunk_V_0_7_i_i_reg_689;
    sc_signal< sc_lv<2> > q_chunk_V_0_8_i_i_reg_694;
    sc_signal< sc_lv<2> > q_chunk_V_0_9_i_i_reg_699;
    sc_signal< sc_lv<2> > q_chunk_V_0_i_i_reg_704;
    sc_signal< sc_lv<2> > q_chunk_V_0_10_i_i_reg_709;
    sc_signal< sc_logic > grp_lut_div9_chunk_fu_121_ap_ready;
    sc_signal< sc_lv<2> > grp_lut_div9_chunk_fu_121_d_V;
    sc_signal< sc_lv<4> > grp_lut_div9_chunk_fu_121_r_in_V;
    sc_signal< sc_lv<2> > grp_lut_div9_chunk_fu_121_ap_return_0;
    sc_signal< sc_lv<4> > grp_lut_div9_chunk_fu_121_ap_return_1;
    sc_signal< sc_logic > grp_lut_div9_chunk_fu_128_ap_ready;
    sc_signal< sc_lv<2> > grp_lut_div9_chunk_fu_128_d_V;
    sc_signal< sc_lv<2> > grp_lut_div9_chunk_fu_128_ap_return_0;
    sc_signal< sc_lv<4> > grp_lut_div9_chunk_fu_128_ap_return_1;
    sc_signal< sc_lv<23> > new_mant_V_1_fu_544_p13;
    sc_signal< sc_lv<23> > ap_phi_mux_p_Repl2_s_phi_fu_115_p4;
    sc_signal< sc_lv<23> > p_Repl2_s_reg_112;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<32> > p_Val2_s_fu_156_p1;
    sc_signal< sc_lv<3> > tmp_fu_186_p4;
    sc_signal< sc_lv<1> > icmp_fu_196_p2;
    sc_signal< sc_lv<8> > new_exp_V_fu_168_p4;
    sc_signal< sc_lv<8> > shift_V_cast_cast_fu_202_p3;
    sc_signal< sc_lv<1> > tmp_6_fu_216_p2;
    sc_signal< sc_lv<1> > tmp_1_fu_236_p2;
    sc_signal< sc_lv<8> > p_new_exp_V_1_fu_228_p3;
    sc_signal< sc_lv<8> > new_exp_V_1_fu_222_p2;
    sc_signal< sc_lv<7> > tmp_13_fu_262_p4;
    sc_signal< sc_lv<1> > tmp_8_fu_250_p2;
    sc_signal< sc_lv<1> > tmp_9_fu_256_p2;
    sc_signal< sc_lv<1> > sel_tmp3_demorgan_fu_290_p2;
    sc_signal< sc_lv<1> > icmp4_fu_272_p2;
    sc_signal< sc_lv<1> > sel_tmp3_fu_296_p2;
    sc_signal< sc_lv<1> > sel_tmp4_fu_302_p2;
    sc_signal< sc_lv<8> > shift_V_fu_278_p2;
    sc_signal< sc_lv<8> > shift_V_1_fu_284_p2;
    sc_signal< sc_lv<8> > shift_V_2_fu_308_p3;
    sc_signal< sc_lv<1> > sel_tmp7_fu_324_p2;
    sc_signal< sc_lv<1> > sel_tmp8_fu_330_p2;
    sc_signal< sc_lv<8> > shift_V_3_fu_316_p3;
    sc_signal< sc_lv<24> > xf_V_3_cast_fu_182_p1;
    sc_signal< sc_lv<24> > tmp_7_fu_344_p3;
    sc_signal< sc_lv<24> > xf_V_1_fu_352_p3;
    sc_signal< sc_lv<8> > shift_V_4_fu_336_p3;
    sc_signal< sc_lv<24> > tmp_3_cast_fu_368_p1;
    sc_signal< sc_lv<32> > tmp_2_fu_360_p1;
    sc_signal< sc_lv<32> > tmp_3_fu_364_p1;
    sc_signal< sc_lv<24> > tmp_4_fu_372_p2;
    sc_signal< sc_lv<32> > tmp_s_fu_378_p2;
    sc_signal< sc_lv<28> > tmp_10_fu_384_p1;
    sc_signal< sc_lv<28> > tmp_14_fu_388_p1;
    sc_signal< sc_lv<28> > xf_V_2_fu_392_p3;
    sc_signal< sc_lv<28> > xf_V_fu_400_p2;
    sc_signal< sc_lv<32> > p_Result_s_fu_563_p4;
    sc_signal< sc_lv<8> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<8> ap_ST_fsm_state1;
    static const sc_lv<8> ap_ST_fsm_state2;
    static const sc_lv<8> ap_ST_fsm_state3;
    static const sc_lv<8> ap_ST_fsm_state4;
    static const sc_lv<8> ap_ST_fsm_state5;
    static const sc_lv<8> ap_ST_fsm_state6;
    static const sc_lv<8> ap_ST_fsm_state7;
    static const sc_lv<8> ap_ST_fsm_state8;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<8> ap_const_lv8_4;
    static const sc_lv<8> ap_const_lv8_3;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<28> ap_const_lv28_4;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_phi_mux_p_Repl2_s_phi_fu_115_p4();
    void thread_ap_ready();
    void thread_ap_return();
    void thread_grp_lut_div9_chunk_fu_121_d_V();
    void thread_grp_lut_div9_chunk_fu_121_r_in_V();
    void thread_grp_lut_div9_chunk_fu_128_d_V();
    void thread_icmp4_fu_272_p2();
    void thread_icmp_fu_196_p2();
    void thread_new_exp_V_1_fu_222_p2();
    void thread_new_exp_V_fu_168_p4();
    void thread_new_mant_V_1_fu_544_p13();
    void thread_new_mant_V_fu_178_p1();
    void thread_p_Repl2_1_fu_242_p3();
    void thread_p_Result_s_fu_563_p4();
    void thread_p_Val2_s_fu_156_p1();
    void thread_p_new_exp_V_1_fu_228_p3();
    void thread_sel_tmp3_demorgan_fu_290_p2();
    void thread_sel_tmp3_fu_296_p2();
    void thread_sel_tmp4_fu_302_p2();
    void thread_sel_tmp7_fu_324_p2();
    void thread_sel_tmp8_fu_330_p2();
    void thread_shift_V_1_fu_284_p2();
    void thread_shift_V_2_fu_308_p3();
    void thread_shift_V_3_fu_316_p3();
    void thread_shift_V_4_fu_336_p3();
    void thread_shift_V_cast_cast_fu_202_p3();
    void thread_shift_V_fu_278_p2();
    void thread_tmp_10_fu_384_p1();
    void thread_tmp_13_fu_262_p4();
    void thread_tmp_14_fu_388_p1();
    void thread_tmp_15_fu_536_p1();
    void thread_tmp_16_fu_540_p1();
    void thread_tmp_1_fu_236_p2();
    void thread_tmp_2_fu_360_p1();
    void thread_tmp_3_cast_fu_368_p1();
    void thread_tmp_3_fu_364_p1();
    void thread_tmp_4_fu_372_p2();
    void thread_tmp_5_fu_210_p2();
    void thread_tmp_6_fu_216_p2();
    void thread_tmp_7_fu_344_p3();
    void thread_tmp_8_fu_250_p2();
    void thread_tmp_9_fu_256_p2();
    void thread_tmp_fu_186_p4();
    void thread_tmp_s_fu_378_p2();
    void thread_xf_V_1_fu_352_p3();
    void thread_xf_V_2_fu_392_p3();
    void thread_xf_V_3_cast_fu_182_p1();
    void thread_xf_V_fu_400_p2();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
