Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Jun  4 02:55:50 2024
| Host         : lagos running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_utilization -packthru -hierarchical -hierarchical_depth 20 -hierarchical_percentages -file ./par_utilization_hierarchical.rpt
| Design       : design_1
| Device       : xczu9egffvb1156-2
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+---------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+---------------+--------------+-------------+------------+--------------+----------+----------+----------+--------------+
|                                           Instance                                          |                                             Module                                            |   Total LUTs  |  Logic LUTs  |   LUTRAMs   |    SRLs    |      FFs     |  RAMB36  |  RAMB18  |   URAM   | DSP48 Blocks |
+---------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+---------------+--------------+-------------+------------+--------------+----------+----------+----------+--------------+
| design_1                                                                                    |                                                                                         (top) | 32206(11.75%) | 27369(9.99%) | 2112(1.47%) | 672(0.47%) | 31995(5.84%) | 0(0.00%) | 4(0.22%) | 0(0.00%) |    40(1.59%) |
|   (design_1)                                                                                |                                                                                         (top) |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|   SpatialIP_0                                                                               |                                                                                     SpatialIP | 29464(10.75%) | 24899(9.08%) | 1944(1.35%) | 598(0.42%) | 29240(5.33%) | 0(0.00%) | 4(0.22%) | 0(0.00%) |    40(1.59%) |
|     FringeZynq                                                                              |                                                                                    FringeZynq |   5188(1.89%) |  3239(1.18%) | 1072(0.74%) |   0(0.00%) |  5743(1.05%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|       AXI4LiteToRFBridgeZCU                                                                 |                                                                         AXI4LiteToRFBridgeZCU |    481(0.18%) |   478(0.17%) |    0(0.00%) |   0(0.00%) |   101(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|         d                                                                                   |                                                                  AXI4LiteToRFBridgeZCUVerilog |    481(0.18%) |   478(0.17%) |    0(0.00%) |   0(0.00%) |   101(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|       MAGToAXI4Bridge                                                                       |                                                                               MAGToAXI4Bridge |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|       MAGToAXI4Bridge_1                                                                     |                                                                          MAGToAXI4Bridge_3822 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|       fringeCommon                                                                          |                                                                                        Fringe |   4707(1.72%) |  2758(1.01%) | 1072(0.74%) |   0(0.00%) |  5642(1.03%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|         depulser                                                                            |                                                                                      Depulser |     62(0.02%) |    62(0.02%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           r                                                                                 |                                                                                  FringeFF_504 |     62(0.02%) |    62(0.02%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             RetimeWrapper                                                                   |                                                                            RetimeWrapper_4286 |     62(0.02%) |    62(0.02%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sr                                                                            |                                                                      RetimeShiftRegister_4287 |     62(0.02%) |    62(0.02%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|         dramArbs_0                                                                          |                                                                                   DRAMArbiter |   3429(1.25%) |  1794(0.65%) |  928(0.64%) |   0(0.00%) |  3661(0.67%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           (dramArbs_0)                                                                      |                                                                                   DRAMArbiter |   1045(0.38%) |   338(0.12%) |    0(0.00%) |   0(0.00%) |   899(0.16%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           AXICmdIssue                                                                       |                                                                              AXICmdIssue_4035 |     43(0.02%) |    12(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             (AXICmdIssue)                                                                   |                                                                              AXICmdIssue_4035 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             wdataCounter                                                                    |                                                                              Counter_112_4285 |     43(0.02%) |    12(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           AXICmdSplit                                                                       |                                                                              AXICmdSplit_4036 |     55(0.02%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |    24(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             (AXICmdSplit)                                                                   |                                                                              AXICmdSplit_4036 |     23(0.01%) |    23(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             cmdSizeCounter                                                                  |                                                                              Counter_112_4284 |     32(0.01%) |     9(0.01%) |    0(0.00%) |   0(0.00%) |    24(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           StreamArbiter                                                                     |                                                                            StreamArbiter_4037 |     48(0.02%) |    17(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             (StreamArbiter)                                                                 |                                                                            StreamArbiter_4037 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             RetimeWrapper                                                                   |                                                                            RetimeWrapper_4281 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sr                                                                            |                                                                      RetimeShiftRegister_4283 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             elementCtr                                                                      |                                                                           ElementCounter_4282 |     48(0.02%) |    17(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           StreamControllerLoad                                                              |                                                                     StreamControllerLoad_4038 |   1090(0.40%) |   618(0.23%) |  464(0.32%) |   0(0.00%) |  1257(0.23%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             cmd                                                                             |                                                                                     FIFO_4193 |    196(0.07%) |   108(0.04%) |   80(0.06%) |   0(0.00%) |   130(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               (cmd)                                                                         |                                                                                     FIFO_4193 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               SRAM                                                                          |                                                                                  SRAM_76_4277 |    162(0.06%) |    74(0.03%) |   80(0.06%) |   0(0.00%) |   117(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 (SRAM)                                                                      |                                                                                  SRAM_76_4277 |      8(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    59(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 SRAMVerilogAWS                                                              |                                                           SRAMVerilogAWS__parameterized1_4280 |    154(0.06%) |    74(0.03%) |   80(0.06%) |   0(0.00%) |    58(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               deqCounter                                                                    |                                                                                  Counter_4278 |     27(0.01%) |    27(0.01%) |    0(0.00%) |   0(0.00%) |     6(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               enqCounter                                                                    |                                                                                  Counter_4279 |      7(0.01%) |     7(0.01%) |    0(0.00%) |   0(0.00%) |     6(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             rdata__0                                                                        |                                                                         FIFOWidthConvert_4194 |    894(0.33%) |   510(0.19%) |  384(0.27%) |   0(0.00%) |  1127(0.21%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               FIFOVec                                                                       |                                                                                  FIFOVec_4195 |    894(0.33%) |   510(0.19%) |  384(0.27%) |   0(0.00%) |  1127(0.21%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 deqCounter                                                                  |                                                                                Counter_2_4196 |     41(0.01%) |    41(0.01%) |    0(0.00%) |   0(0.00%) |     7(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 fifos_0                                                                     |                                                                                   FIFO_1_4197 |     45(0.02%) |    21(0.01%) |   24(0.02%) |   0(0.00%) |    70(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (fifos_0)                                                                 |                                                                                   FIFO_1_4197 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   SRAM                                                                      |                                                                                  SRAM_77_4273 |     40(0.01%) |    16(0.01%) |   24(0.02%) |   0(0.00%) |    65(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     (SRAM)                                                                  |                                                                                  SRAM_77_4273 |     16(0.01%) |    16(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                          |                                                           SRAMVerilogAWS__parameterized2_4276 |     24(0.01%) |     0(0.00%) |   24(0.02%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   deqCounter                                                                |                                                                                Counter_4_4274 |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   enqCounter                                                                |                                                                                Counter_4_4275 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 fifos_1                                                                     |                                                                                   FIFO_1_4198 |     61(0.02%) |    37(0.01%) |   24(0.02%) |   0(0.00%) |    70(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (fifos_1)                                                                 |                                                                                   FIFO_1_4198 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   SRAM                                                                      |                                                                                  SRAM_77_4269 |     56(0.02%) |    32(0.01%) |   24(0.02%) |   0(0.00%) |    65(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     (SRAM)                                                                  |                                                                                  SRAM_77_4269 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                          |                                                           SRAMVerilogAWS__parameterized2_4272 |     56(0.02%) |    32(0.01%) |   24(0.02%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   deqCounter                                                                |                                                                                Counter_4_4270 |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   enqCounter                                                                |                                                                                Counter_4_4271 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 fifos_10                                                                    |                                                                                   FIFO_1_4199 |     45(0.02%) |    21(0.01%) |   24(0.02%) |   0(0.00%) |    70(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (fifos_10)                                                                |                                                                                   FIFO_1_4199 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   SRAM                                                                      |                                                                                  SRAM_77_4265 |     40(0.01%) |    16(0.01%) |   24(0.02%) |   0(0.00%) |    65(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     (SRAM)                                                                  |                                                                                  SRAM_77_4265 |     16(0.01%) |    16(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                          |                                                           SRAMVerilogAWS__parameterized2_4268 |     24(0.01%) |     0(0.00%) |   24(0.02%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   deqCounter                                                                |                                                                                Counter_4_4266 |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   enqCounter                                                                |                                                                                Counter_4_4267 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 fifos_11                                                                    |                                                                                   FIFO_1_4200 |     64(0.02%) |    40(0.01%) |   24(0.02%) |   0(0.00%) |    70(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (fifos_11)                                                                |                                                                                   FIFO_1_4200 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   SRAM                                                                      |                                                                                  SRAM_77_4261 |     56(0.02%) |    32(0.01%) |   24(0.02%) |   0(0.00%) |    65(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     (SRAM)                                                                  |                                                                                  SRAM_77_4261 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                          |                                                           SRAMVerilogAWS__parameterized2_4264 |     56(0.02%) |    32(0.01%) |   24(0.02%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   deqCounter                                                                |                                                                                Counter_4_4262 |      7(0.01%) |     7(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   enqCounter                                                                |                                                                                Counter_4_4263 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 fifos_12                                                                    |                                                                                   FIFO_1_4201 |     45(0.02%) |    21(0.01%) |   24(0.02%) |   0(0.00%) |    70(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (fifos_12)                                                                |                                                                                   FIFO_1_4201 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   SRAM                                                                      |                                                                                  SRAM_77_4257 |     40(0.01%) |    16(0.01%) |   24(0.02%) |   0(0.00%) |    65(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     (SRAM)                                                                  |                                                                                  SRAM_77_4257 |     16(0.01%) |    16(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                          |                                                           SRAMVerilogAWS__parameterized2_4260 |     24(0.01%) |     0(0.00%) |   24(0.02%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   deqCounter                                                                |                                                                                Counter_4_4258 |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   enqCounter                                                                |                                                                                Counter_4_4259 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 fifos_13                                                                    |                                                                                   FIFO_1_4202 |     61(0.02%) |    37(0.01%) |   24(0.02%) |   0(0.00%) |    70(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (fifos_13)                                                                |                                                                                   FIFO_1_4202 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   SRAM                                                                      |                                                                                  SRAM_77_4253 |     56(0.02%) |    32(0.01%) |   24(0.02%) |   0(0.00%) |    65(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     (SRAM)                                                                  |                                                                                  SRAM_77_4253 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                          |                                                           SRAMVerilogAWS__parameterized2_4256 |     56(0.02%) |    32(0.01%) |   24(0.02%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   deqCounter                                                                |                                                                                Counter_4_4254 |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   enqCounter                                                                |                                                                                Counter_4_4255 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 fifos_14                                                                    |                                                                                   FIFO_1_4203 |     45(0.02%) |    21(0.01%) |   24(0.02%) |   0(0.00%) |    70(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (fifos_14)                                                                |                                                                                   FIFO_1_4203 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   SRAM                                                                      |                                                                                  SRAM_77_4249 |     40(0.01%) |    16(0.01%) |   24(0.02%) |   0(0.00%) |    65(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     (SRAM)                                                                  |                                                                                  SRAM_77_4249 |     16(0.01%) |    16(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                          |                                                           SRAMVerilogAWS__parameterized2_4252 |     24(0.01%) |     0(0.00%) |   24(0.02%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   deqCounter                                                                |                                                                                Counter_4_4250 |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   enqCounter                                                                |                                                                                Counter_4_4251 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 fifos_15                                                                    |                                                                                   FIFO_1_4204 |     61(0.02%) |    37(0.01%) |   24(0.02%) |   0(0.00%) |    70(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (fifos_15)                                                                |                                                                                   FIFO_1_4204 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   SRAM                                                                      |                                                                                  SRAM_77_4245 |     56(0.02%) |    32(0.01%) |   24(0.02%) |   0(0.00%) |    65(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     (SRAM)                                                                  |                                                                                  SRAM_77_4245 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                          |                                                           SRAMVerilogAWS__parameterized2_4248 |     56(0.02%) |    32(0.01%) |   24(0.02%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   deqCounter                                                                |                                                                                Counter_4_4246 |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   enqCounter                                                                |                                                                                Counter_4_4247 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 fifos_2                                                                     |                                                                                   FIFO_1_4205 |     45(0.02%) |    21(0.01%) |   24(0.02%) |   0(0.00%) |    70(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (fifos_2)                                                                 |                                                                                   FIFO_1_4205 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   SRAM                                                                      |                                                                                  SRAM_77_4241 |     40(0.01%) |    16(0.01%) |   24(0.02%) |   0(0.00%) |    65(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     (SRAM)                                                                  |                                                                                  SRAM_77_4241 |     16(0.01%) |    16(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                          |                                                           SRAMVerilogAWS__parameterized2_4244 |     24(0.01%) |     0(0.00%) |   24(0.02%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   deqCounter                                                                |                                                                                Counter_4_4242 |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   enqCounter                                                                |                                                                                Counter_4_4243 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 fifos_3                                                                     |                                                                                   FIFO_1_4206 |     62(0.02%) |    38(0.01%) |   24(0.02%) |   0(0.00%) |    70(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (fifos_3)                                                                 |                                                                                   FIFO_1_4206 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   SRAM                                                                      |                                                                                  SRAM_77_4237 |     56(0.02%) |    32(0.01%) |   24(0.02%) |   0(0.00%) |    65(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     (SRAM)                                                                  |                                                                                  SRAM_77_4237 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                          |                                                           SRAMVerilogAWS__parameterized2_4240 |     56(0.02%) |    32(0.01%) |   24(0.02%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   deqCounter                                                                |                                                                                Counter_4_4238 |      4(0.01%) |     4(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   enqCounter                                                                |                                                                                Counter_4_4239 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 fifos_4                                                                     |                                                                                   FIFO_1_4207 |     45(0.02%) |    21(0.01%) |   24(0.02%) |   0(0.00%) |    70(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (fifos_4)                                                                 |                                                                                   FIFO_1_4207 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   SRAM                                                                      |                                                                                  SRAM_77_4233 |     40(0.01%) |    16(0.01%) |   24(0.02%) |   0(0.00%) |    65(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     (SRAM)                                                                  |                                                                                  SRAM_77_4233 |     16(0.01%) |    16(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                          |                                                           SRAMVerilogAWS__parameterized2_4236 |     24(0.01%) |     0(0.00%) |   24(0.02%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   deqCounter                                                                |                                                                                Counter_4_4234 |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   enqCounter                                                                |                                                                                Counter_4_4235 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 fifos_5                                                                     |                                                                                   FIFO_1_4208 |     61(0.02%) |    37(0.01%) |   24(0.02%) |   0(0.00%) |    70(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (fifos_5)                                                                 |                                                                                   FIFO_1_4208 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   SRAM                                                                      |                                                                                  SRAM_77_4229 |     56(0.02%) |    32(0.01%) |   24(0.02%) |   0(0.00%) |    65(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     (SRAM)                                                                  |                                                                                  SRAM_77_4229 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                          |                                                           SRAMVerilogAWS__parameterized2_4232 |     56(0.02%) |    32(0.01%) |   24(0.02%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   deqCounter                                                                |                                                                                Counter_4_4230 |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   enqCounter                                                                |                                                                                Counter_4_4231 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 fifos_6                                                                     |                                                                                   FIFO_1_4209 |     46(0.02%) |    22(0.01%) |   24(0.02%) |   0(0.00%) |    70(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (fifos_6)                                                                 |                                                                                   FIFO_1_4209 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   SRAM                                                                      |                                                                                  SRAM_77_4225 |     40(0.01%) |    16(0.01%) |   24(0.02%) |   0(0.00%) |    65(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     (SRAM)                                                                  |                                                                                  SRAM_77_4225 |     16(0.01%) |    16(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                          |                                                           SRAMVerilogAWS__parameterized2_4228 |     24(0.01%) |     0(0.00%) |   24(0.02%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   deqCounter                                                                |                                                                                Counter_4_4226 |      4(0.01%) |     4(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   enqCounter                                                                |                                                                                Counter_4_4227 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 fifos_7                                                                     |                                                                                   FIFO_1_4210 |     61(0.02%) |    37(0.01%) |   24(0.02%) |   0(0.00%) |    70(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (fifos_7)                                                                 |                                                                                   FIFO_1_4210 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   SRAM                                                                      |                                                                                  SRAM_77_4221 |     56(0.02%) |    32(0.01%) |   24(0.02%) |   0(0.00%) |    65(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     (SRAM)                                                                  |                                                                                  SRAM_77_4221 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                          |                                                           SRAMVerilogAWS__parameterized2_4224 |     56(0.02%) |    32(0.01%) |   24(0.02%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   deqCounter                                                                |                                                                                Counter_4_4222 |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   enqCounter                                                                |                                                                                Counter_4_4223 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 fifos_8                                                                     |                                                                                   FIFO_1_4211 |     45(0.02%) |    21(0.01%) |   24(0.02%) |   0(0.00%) |    70(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (fifos_8)                                                                 |                                                                                   FIFO_1_4211 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   SRAM                                                                      |                                                                                  SRAM_77_4217 |     40(0.01%) |    16(0.01%) |   24(0.02%) |   0(0.00%) |    65(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     (SRAM)                                                                  |                                                                                  SRAM_77_4217 |     16(0.01%) |    16(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                          |                                                           SRAMVerilogAWS__parameterized2_4220 |     24(0.01%) |     0(0.00%) |   24(0.02%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   deqCounter                                                                |                                                                                Counter_4_4218 |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   enqCounter                                                                |                                                                                Counter_4_4219 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 fifos_9                                                                     |                                                                                   FIFO_1_4212 |     61(0.02%) |    37(0.01%) |   24(0.02%) |   0(0.00%) |    70(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (fifos_9)                                                                 |                                                                                   FIFO_1_4212 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   SRAM                                                                      |                                                                                  SRAM_77_4213 |     56(0.02%) |    32(0.01%) |   24(0.02%) |   0(0.00%) |    65(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     (SRAM)                                                                  |                                                                                  SRAM_77_4213 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                          |                                                           SRAMVerilogAWS__parameterized2_4216 |     56(0.02%) |    32(0.01%) |   24(0.02%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   deqCounter                                                                |                                                                                Counter_4_4214 |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   enqCounter                                                                |                                                                                Counter_4_4215 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           StreamControllerStore                                                             |                                                                    StreamControllerStore_4039 |   1254(0.46%) |   790(0.29%) |  464(0.32%) |   0(0.00%) |  1415(0.26%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             cmd                                                                             |                                                                                     FIFO_4040 |    130(0.05%) |    50(0.02%) |   80(0.06%) |   0(0.00%) |   130(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               (cmd)                                                                         |                                                                                     FIFO_4040 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               SRAM                                                                          |                                                                                  SRAM_76_4189 |    109(0.04%) |    29(0.01%) |   80(0.06%) |   0(0.00%) |   117(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 (SRAM)                                                                      |                                                                                  SRAM_76_4189 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    59(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 SRAMVerilogAWS                                                              |                                                           SRAMVerilogAWS__parameterized1_4192 |    109(0.04%) |    29(0.01%) |   80(0.06%) |   0(0.00%) |    58(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               deqCounter                                                                    |                                                                                  Counter_4190 |     16(0.01%) |    16(0.01%) |    0(0.00%) |   0(0.00%) |     6(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               enqCounter                                                                    |                                                                                  Counter_4191 |      5(0.01%) |     5(0.01%) |    0(0.00%) |   0(0.00%) |     6(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             wdata                                                                           |                                                                       FIFOWidthConvert_1_4041 |   1114(0.41%) |   730(0.27%) |  384(0.27%) |   0(0.00%) |  1272(0.23%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               FIFOVec                                                                       |                                                                                  FIFOVec_4045 |   1005(0.37%) |   621(0.23%) |  384(0.27%) |   0(0.00%) |  1124(0.21%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 enqCounter                                                                  |                                                                                Counter_2_4108 |      8(0.01%) |     8(0.01%) |    0(0.00%) |   0(0.00%) |     4(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 fifos_0                                                                     |                                                                                   FIFO_1_4109 |     77(0.03%) |    53(0.02%) |   24(0.02%) |   0(0.00%) |    70(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (fifos_0)                                                                 |                                                                                   FIFO_1_4109 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   SRAM                                                                      |                                                                                  SRAM_77_4185 |     72(0.03%) |    48(0.02%) |   24(0.02%) |   0(0.00%) |    65(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     (SRAM)                                                                  |                                                                                  SRAM_77_4185 |     16(0.01%) |    16(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                          |                                                           SRAMVerilogAWS__parameterized2_4188 |     56(0.02%) |    32(0.01%) |   24(0.02%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   deqCounter                                                                |                                                                                Counter_4_4186 |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   enqCounter                                                                |                                                                                Counter_4_4187 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 fifos_1                                                                     |                                                                                   FIFO_1_4110 |     61(0.02%) |    37(0.01%) |   24(0.02%) |   0(0.00%) |    70(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (fifos_1)                                                                 |                                                                                   FIFO_1_4110 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   SRAM                                                                      |                                                                                  SRAM_77_4181 |     56(0.02%) |    32(0.01%) |   24(0.02%) |   0(0.00%) |    65(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     (SRAM)                                                                  |                                                                                  SRAM_77_4181 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                          |                                                           SRAMVerilogAWS__parameterized2_4184 |     56(0.02%) |    32(0.01%) |   24(0.02%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   deqCounter                                                                |                                                                                Counter_4_4182 |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   enqCounter                                                                |                                                                                Counter_4_4183 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 fifos_10                                                                    |                                                                                   FIFO_1_4111 |     61(0.02%) |    37(0.01%) |   24(0.02%) |   0(0.00%) |    70(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (fifos_10)                                                                |                                                                                   FIFO_1_4111 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   SRAM                                                                      |                                                                                  SRAM_77_4177 |     56(0.02%) |    32(0.01%) |   24(0.02%) |   0(0.00%) |    65(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     (SRAM)                                                                  |                                                                                  SRAM_77_4177 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                          |                                                           SRAMVerilogAWS__parameterized2_4180 |     56(0.02%) |    32(0.01%) |   24(0.02%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   deqCounter                                                                |                                                                                Counter_4_4178 |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   enqCounter                                                                |                                                                                Counter_4_4179 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 fifos_11                                                                    |                                                                                   FIFO_1_4112 |     63(0.02%) |    39(0.01%) |   24(0.02%) |   0(0.00%) |    70(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (fifos_11)                                                                |                                                                                   FIFO_1_4112 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   SRAM                                                                      |                                                                                  SRAM_77_4173 |     56(0.02%) |    32(0.01%) |   24(0.02%) |   0(0.00%) |    65(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     (SRAM)                                                                  |                                                                                  SRAM_77_4173 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                          |                                                           SRAMVerilogAWS__parameterized2_4176 |     56(0.02%) |    32(0.01%) |   24(0.02%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   deqCounter                                                                |                                                                                Counter_4_4174 |      5(0.01%) |     5(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   enqCounter                                                                |                                                                                Counter_4_4175 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 fifos_12                                                                    |                                                                                   FIFO_1_4113 |     61(0.02%) |    37(0.01%) |   24(0.02%) |   0(0.00%) |    70(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (fifos_12)                                                                |                                                                                   FIFO_1_4113 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   SRAM                                                                      |                                                                                  SRAM_77_4169 |     56(0.02%) |    32(0.01%) |   24(0.02%) |   0(0.00%) |    65(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     (SRAM)                                                                  |                                                                                  SRAM_77_4169 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                          |                                                           SRAMVerilogAWS__parameterized2_4172 |     56(0.02%) |    32(0.01%) |   24(0.02%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   deqCounter                                                                |                                                                                Counter_4_4170 |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   enqCounter                                                                |                                                                                Counter_4_4171 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 fifos_13                                                                    |                                                                                   FIFO_1_4114 |     61(0.02%) |    37(0.01%) |   24(0.02%) |   0(0.00%) |    70(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (fifos_13)                                                                |                                                                                   FIFO_1_4114 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   SRAM                                                                      |                                                                                  SRAM_77_4165 |     56(0.02%) |    32(0.01%) |   24(0.02%) |   0(0.00%) |    65(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     (SRAM)                                                                  |                                                                                  SRAM_77_4165 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                          |                                                           SRAMVerilogAWS__parameterized2_4168 |     56(0.02%) |    32(0.01%) |   24(0.02%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   deqCounter                                                                |                                                                                Counter_4_4166 |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   enqCounter                                                                |                                                                                Counter_4_4167 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 fifos_14                                                                    |                                                                                   FIFO_1_4115 |     61(0.02%) |    37(0.01%) |   24(0.02%) |   0(0.00%) |    70(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (fifos_14)                                                                |                                                                                   FIFO_1_4115 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   SRAM                                                                      |                                                                                  SRAM_77_4161 |     56(0.02%) |    32(0.01%) |   24(0.02%) |   0(0.00%) |    65(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     (SRAM)                                                                  |                                                                                  SRAM_77_4161 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                          |                                                           SRAMVerilogAWS__parameterized2_4164 |     56(0.02%) |    32(0.01%) |   24(0.02%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   deqCounter                                                                |                                                                                Counter_4_4162 |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   enqCounter                                                                |                                                                                Counter_4_4163 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 fifos_15                                                                    |                                                                                   FIFO_1_4116 |     62(0.02%) |    38(0.01%) |   24(0.02%) |   0(0.00%) |    70(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (fifos_15)                                                                |                                                                                   FIFO_1_4116 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   SRAM                                                                      |                                                                                  SRAM_77_4157 |     56(0.02%) |    32(0.01%) |   24(0.02%) |   0(0.00%) |    65(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     (SRAM)                                                                  |                                                                                  SRAM_77_4157 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                          |                                                           SRAMVerilogAWS__parameterized2_4160 |     56(0.02%) |    32(0.01%) |   24(0.02%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   deqCounter                                                                |                                                                                Counter_4_4158 |      4(0.01%) |     4(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   enqCounter                                                                |                                                                                Counter_4_4159 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 fifos_2                                                                     |                                                                                   FIFO_1_4117 |     61(0.02%) |    37(0.01%) |   24(0.02%) |   0(0.00%) |    70(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (fifos_2)                                                                 |                                                                                   FIFO_1_4117 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   SRAM                                                                      |                                                                                  SRAM_77_4153 |     56(0.02%) |    32(0.01%) |   24(0.02%) |   0(0.00%) |    65(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     (SRAM)                                                                  |                                                                                  SRAM_77_4153 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                          |                                                           SRAMVerilogAWS__parameterized2_4156 |     56(0.02%) |    32(0.01%) |   24(0.02%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   deqCounter                                                                |                                                                                Counter_4_4154 |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   enqCounter                                                                |                                                                                Counter_4_4155 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 fifos_3                                                                     |                                                                                   FIFO_1_4118 |     62(0.02%) |    38(0.01%) |   24(0.02%) |   0(0.00%) |    70(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (fifos_3)                                                                 |                                                                                   FIFO_1_4118 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   SRAM                                                                      |                                                                                  SRAM_77_4149 |     56(0.02%) |    32(0.01%) |   24(0.02%) |   0(0.00%) |    65(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     (SRAM)                                                                  |                                                                                  SRAM_77_4149 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                          |                                                           SRAMVerilogAWS__parameterized2_4152 |     56(0.02%) |    32(0.01%) |   24(0.02%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   deqCounter                                                                |                                                                                Counter_4_4150 |      4(0.01%) |     4(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   enqCounter                                                                |                                                                                Counter_4_4151 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 fifos_4                                                                     |                                                                                   FIFO_1_4119 |     61(0.02%) |    37(0.01%) |   24(0.02%) |   0(0.00%) |    70(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (fifos_4)                                                                 |                                                                                   FIFO_1_4119 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   SRAM                                                                      |                                                                                  SRAM_77_4145 |     56(0.02%) |    32(0.01%) |   24(0.02%) |   0(0.00%) |    65(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     (SRAM)                                                                  |                                                                                  SRAM_77_4145 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                          |                                                           SRAMVerilogAWS__parameterized2_4148 |     56(0.02%) |    32(0.01%) |   24(0.02%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   deqCounter                                                                |                                                                                Counter_4_4146 |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   enqCounter                                                                |                                                                                Counter_4_4147 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 fifos_5                                                                     |                                                                                   FIFO_1_4120 |     61(0.02%) |    37(0.01%) |   24(0.02%) |   0(0.00%) |    70(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (fifos_5)                                                                 |                                                                                   FIFO_1_4120 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   SRAM                                                                      |                                                                                  SRAM_77_4141 |     56(0.02%) |    32(0.01%) |   24(0.02%) |   0(0.00%) |    65(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     (SRAM)                                                                  |                                                                                  SRAM_77_4141 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                          |                                                           SRAMVerilogAWS__parameterized2_4144 |     56(0.02%) |    32(0.01%) |   24(0.02%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   deqCounter                                                                |                                                                                Counter_4_4142 |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   enqCounter                                                                |                                                                                Counter_4_4143 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 fifos_6                                                                     |                                                                                   FIFO_1_4121 |     61(0.02%) |    37(0.01%) |   24(0.02%) |   0(0.00%) |    70(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (fifos_6)                                                                 |                                                                                   FIFO_1_4121 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   SRAM                                                                      |                                                                                  SRAM_77_4137 |     56(0.02%) |    32(0.01%) |   24(0.02%) |   0(0.00%) |    65(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     (SRAM)                                                                  |                                                                                  SRAM_77_4137 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                          |                                                           SRAMVerilogAWS__parameterized2_4140 |     56(0.02%) |    32(0.01%) |   24(0.02%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   deqCounter                                                                |                                                                                Counter_4_4138 |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   enqCounter                                                                |                                                                                Counter_4_4139 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 fifos_7                                                                     |                                                                                   FIFO_1_4122 |     62(0.02%) |    38(0.01%) |   24(0.02%) |   0(0.00%) |    70(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (fifos_7)                                                                 |                                                                                   FIFO_1_4122 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   SRAM                                                                      |                                                                                  SRAM_77_4133 |     56(0.02%) |    32(0.01%) |   24(0.02%) |   0(0.00%) |    65(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     (SRAM)                                                                  |                                                                                  SRAM_77_4133 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                          |                                                           SRAMVerilogAWS__parameterized2_4136 |     56(0.02%) |    32(0.01%) |   24(0.02%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   deqCounter                                                                |                                                                                Counter_4_4134 |      4(0.01%) |     4(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   enqCounter                                                                |                                                                                Counter_4_4135 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 fifos_8                                                                     |                                                                                   FIFO_1_4123 |     61(0.02%) |    37(0.01%) |   24(0.02%) |   0(0.00%) |    70(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (fifos_8)                                                                 |                                                                                   FIFO_1_4123 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   SRAM                                                                      |                                                                                  SRAM_77_4129 |     56(0.02%) |    32(0.01%) |   24(0.02%) |   0(0.00%) |    65(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     (SRAM)                                                                  |                                                                                  SRAM_77_4129 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                          |                                                           SRAMVerilogAWS__parameterized2_4132 |     56(0.02%) |    32(0.01%) |   24(0.02%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   deqCounter                                                                |                                                                                Counter_4_4130 |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   enqCounter                                                                |                                                                                Counter_4_4131 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 fifos_9                                                                     |                                                                                   FIFO_1_4124 |     61(0.02%) |    37(0.01%) |   24(0.02%) |   0(0.00%) |    70(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (fifos_9)                                                                 |                                                                                   FIFO_1_4124 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   SRAM                                                                      |                                                                                  SRAM_77_4125 |     56(0.02%) |    32(0.01%) |   24(0.02%) |   0(0.00%) |    65(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     (SRAM)                                                                  |                                                                                  SRAM_77_4125 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                          |                                                           SRAMVerilogAWS__parameterized2_4128 |     56(0.02%) |    32(0.01%) |   24(0.02%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   deqCounter                                                                |                                                                                Counter_4_4126 |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   enqCounter                                                                |                                                                                Counter_4_4127 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               FIFOVec_1                                                                     |                                                                                     FIFOVec_3 |    109(0.04%) |   109(0.04%) |    0(0.00%) |   0(0.00%) |   148(0.03%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 enqCounter                                                                  |                                                                                     Counter_2 |     17(0.01%) |    17(0.01%) |    0(0.00%) |   0(0.00%) |     4(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 fifos_0                                                                     |                                                                                       FIFO_35 |      4(0.01%) |     4(0.01%) |    0(0.00%) |   0(0.00%) |     9(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (fifos_0)                                                                 |                                                                                       FIFO_35 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   FFRAM                                                                     |                                                                                    FFRAM_4105 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     4(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   deqCounter                                                                |                                                                                Counter_4_4106 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   enqCounter                                                                |                                                                                Counter_4_4107 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 fifos_1                                                                     |                                                                                  FIFO_35_4046 |      5(0.01%) |     5(0.01%) |    0(0.00%) |   0(0.00%) |     9(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (fifos_1)                                                                 |                                                                                  FIFO_35_4046 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   FFRAM                                                                     |                                                                                    FFRAM_4102 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     4(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   deqCounter                                                                |                                                                                Counter_4_4103 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   enqCounter                                                                |                                                                                Counter_4_4104 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 fifos_10                                                                    |                                                                                  FIFO_35_4047 |      5(0.01%) |     5(0.01%) |    0(0.00%) |   0(0.00%) |     9(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (fifos_10)                                                                |                                                                                  FIFO_35_4047 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   FFRAM                                                                     |                                                                                    FFRAM_4099 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     4(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   deqCounter                                                                |                                                                                Counter_4_4100 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   enqCounter                                                                |                                                                                Counter_4_4101 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 fifos_11                                                                    |                                                                                  FIFO_35_4048 |      7(0.01%) |     7(0.01%) |    0(0.00%) |   0(0.00%) |     9(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (fifos_11)                                                                |                                                                                  FIFO_35_4048 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   FFRAM                                                                     |                                                                                    FFRAM_4096 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     4(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   deqCounter                                                                |                                                                                Counter_4_4097 |      4(0.01%) |     4(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   enqCounter                                                                |                                                                                Counter_4_4098 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 fifos_12                                                                    |                                                                                  FIFO_35_4049 |      5(0.01%) |     5(0.01%) |    0(0.00%) |   0(0.00%) |     9(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (fifos_12)                                                                |                                                                                  FIFO_35_4049 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   FFRAM                                                                     |                                                                                    FFRAM_4093 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     4(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   deqCounter                                                                |                                                                                Counter_4_4094 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   enqCounter                                                                |                                                                                Counter_4_4095 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 fifos_13                                                                    |                                                                                  FIFO_35_4050 |      6(0.01%) |     6(0.01%) |    0(0.00%) |   0(0.00%) |     9(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (fifos_13)                                                                |                                                                                  FIFO_35_4050 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   FFRAM                                                                     |                                                                                    FFRAM_4090 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     4(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   deqCounter                                                                |                                                                                Counter_4_4091 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   enqCounter                                                                |                                                                                Counter_4_4092 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 fifos_14                                                                    |                                                                                  FIFO_35_4051 |      7(0.01%) |     7(0.01%) |    0(0.00%) |   0(0.00%) |     9(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (fifos_14)                                                                |                                                                                  FIFO_35_4051 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   FFRAM                                                                     |                                                                                    FFRAM_4087 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     4(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   deqCounter                                                                |                                                                                Counter_4_4088 |      4(0.01%) |     4(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   enqCounter                                                                |                                                                                Counter_4_4089 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 fifos_15                                                                    |                                                                                  FIFO_35_4052 |      5(0.01%) |     5(0.01%) |    0(0.00%) |   0(0.00%) |     9(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (fifos_15)                                                                |                                                                                  FIFO_35_4052 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   FFRAM                                                                     |                                                                                    FFRAM_4084 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     4(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   deqCounter                                                                |                                                                                Counter_4_4085 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   enqCounter                                                                |                                                                                Counter_4_4086 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 fifos_2                                                                     |                                                                                  FIFO_35_4053 |      7(0.01%) |     7(0.01%) |    0(0.00%) |   0(0.00%) |     9(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (fifos_2)                                                                 |                                                                                  FIFO_35_4053 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   FFRAM                                                                     |                                                                                    FFRAM_4081 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     4(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   deqCounter                                                                |                                                                                Counter_4_4082 |      4(0.01%) |     4(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   enqCounter                                                                |                                                                                Counter_4_4083 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 fifos_3                                                                     |                                                                                  FIFO_35_4054 |      6(0.01%) |     6(0.01%) |    0(0.00%) |   0(0.00%) |     9(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (fifos_3)                                                                 |                                                                                  FIFO_35_4054 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   FFRAM                                                                     |                                                                                    FFRAM_4078 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     4(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   deqCounter                                                                |                                                                                Counter_4_4079 |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   enqCounter                                                                |                                                                                Counter_4_4080 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 fifos_4                                                                     |                                                                                  FIFO_35_4055 |      7(0.01%) |     7(0.01%) |    0(0.00%) |   0(0.00%) |     9(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (fifos_4)                                                                 |                                                                                  FIFO_35_4055 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   FFRAM                                                                     |                                                                                    FFRAM_4075 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     4(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   deqCounter                                                                |                                                                                Counter_4_4076 |      4(0.01%) |     4(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   enqCounter                                                                |                                                                                Counter_4_4077 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 fifos_5                                                                     |                                                                                  FIFO_35_4056 |      7(0.01%) |     7(0.01%) |    0(0.00%) |   0(0.00%) |     9(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (fifos_5)                                                                 |                                                                                  FIFO_35_4056 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   FFRAM                                                                     |                                                                                    FFRAM_4072 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     4(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   deqCounter                                                                |                                                                                Counter_4_4073 |      4(0.01%) |     4(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   enqCounter                                                                |                                                                                Counter_4_4074 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 fifos_6                                                                     |                                                                                  FIFO_35_4057 |      6(0.01%) |     6(0.01%) |    0(0.00%) |   0(0.00%) |     9(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (fifos_6)                                                                 |                                                                                  FIFO_35_4057 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   FFRAM                                                                     |                                                                                    FFRAM_4069 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     4(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   deqCounter                                                                |                                                                                Counter_4_4070 |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   enqCounter                                                                |                                                                                Counter_4_4071 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 fifos_7                                                                     |                                                                                  FIFO_35_4058 |      6(0.01%) |     6(0.01%) |    0(0.00%) |   0(0.00%) |     9(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (fifos_7)                                                                 |                                                                                  FIFO_35_4058 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   FFRAM                                                                     |                                                                                    FFRAM_4066 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     4(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   deqCounter                                                                |                                                                                Counter_4_4067 |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   enqCounter                                                                |                                                                                Counter_4_4068 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 fifos_8                                                                     |                                                                                  FIFO_35_4059 |      4(0.01%) |     4(0.01%) |    0(0.00%) |   0(0.00%) |     9(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (fifos_8)                                                                 |                                                                                  FIFO_35_4059 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   FFRAM                                                                     |                                                                                    FFRAM_4063 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     4(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   deqCounter                                                                |                                                                                Counter_4_4064 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   enqCounter                                                                |                                                                                Counter_4_4065 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 fifos_9                                                                     |                                                                                  FIFO_35_4060 |      7(0.01%) |     7(0.01%) |    0(0.00%) |   0(0.00%) |     9(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (fifos_9)                                                                 |                                                                                  FIFO_35_4060 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   FFRAM                                                                     |                                                                                         FFRAM |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     4(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   deqCounter                                                                |                                                                                Counter_4_4061 |      4(0.01%) |     4(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   enqCounter                                                                |                                                                                Counter_4_4062 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             wresp                                                                           |                                                                                  FIFO_51_4042 |     10(0.01%) |    10(0.01%) |    0(0.00%) |   0(0.00%) |    13(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               (wresp)                                                                       |                                                                                  FIFO_51_4042 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               deqCounter                                                                    |                                                                                  Counter_4043 |      6(0.01%) |     6(0.01%) |    0(0.00%) |   0(0.00%) |     6(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               enqCounter                                                                    |                                                                                  Counter_4044 |      4(0.01%) |     4(0.01%) |    0(0.00%) |   0(0.00%) |     6(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|         dramArbs_1                                                                          |                                                                              DRAMArbiter_3823 |    806(0.29%) |   543(0.20%) |  144(0.10%) |   0(0.00%) |   817(0.15%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           (dramArbs_1)                                                                      |                                                                              DRAMArbiter_3823 |    195(0.07%) |    76(0.03%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           AXICmdIssue                                                                       |                                                                                   AXICmdIssue |     40(0.01%) |     9(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             (AXICmdIssue)                                                                   |                                                                                   AXICmdIssue |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             wdataCounter                                                                    |                                                                              Counter_112_4034 |     40(0.01%) |     9(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           AXICmdSplit                                                                       |                                                                                   AXICmdSplit |     55(0.02%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |    24(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             (AXICmdSplit)                                                                   |                                                                                   AXICmdSplit |     23(0.01%) |    23(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             cmdSizeCounter                                                                  |                                                                                   Counter_112 |     32(0.01%) |     9(0.01%) |    0(0.00%) |   0(0.00%) |    24(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           StreamArbiter                                                                     |                                                                                 StreamArbiter |     65(0.02%) |    34(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             (StreamArbiter)                                                                 |                                                                                 StreamArbiter |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             RetimeWrapper                                                                   |                                                                            RetimeWrapper_4032 |      4(0.01%) |     4(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sr                                                                            |                                                                      RetimeShiftRegister_4033 |      4(0.01%) |     4(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             elementCtr                                                                      |                                                                                ElementCounter |     61(0.02%) |    30(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           StreamControllerLoad                                                              |                                                                          StreamControllerLoad |    121(0.04%) |   110(0.04%) |    8(0.01%) |   0(0.00%) |   112(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             cmd                                                                             |                                                                                     FIFO_3995 |     90(0.03%) |    82(0.03%) |    8(0.01%) |   0(0.00%) |    64(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               SRAM                                                                          |                                                                                  SRAM_76_4029 |     81(0.03%) |    73(0.03%) |    8(0.01%) |   0(0.00%) |    58(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 SRAMVerilogAWS                                                              |                                                           SRAMVerilogAWS__parameterized1_4031 |     81(0.03%) |    73(0.03%) |    8(0.01%) |   0(0.00%) |    58(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               deqCounter                                                                    |                                                                                  Counter_4030 |      9(0.01%) |     9(0.01%) |    0(0.00%) |   0(0.00%) |     6(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             rdata__0                                                                        |                                                                              FIFOWidthConvert |     31(0.01%) |    28(0.01%) |    0(0.00%) |   0(0.00%) |    48(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               FIFOVec                                                                       |                                                                                  FIFOVec_3996 |     31(0.01%) |    28(0.01%) |    0(0.00%) |   0(0.00%) |    48(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 fifos_0                                                                     |                                                                                   FIFO_1_3997 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     3(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (fifos_0)                                                                 |                                                                                   FIFO_1_3997 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   enqCounter                                                                |                                                                                Counter_4_4028 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 fifos_1                                                                     |                                                                                   FIFO_1_3998 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     3(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (fifos_1)                                                                 |                                                                                   FIFO_1_3998 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   enqCounter                                                                |                                                                                Counter_4_4027 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 fifos_10                                                                    |                                                                                   FIFO_1_3999 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     3(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (fifos_10)                                                                |                                                                                   FIFO_1_3999 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   enqCounter                                                                |                                                                                Counter_4_4026 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 fifos_11                                                                    |                                                                                   FIFO_1_4000 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     3(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (fifos_11)                                                                |                                                                                   FIFO_1_4000 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   enqCounter                                                                |                                                                                Counter_4_4025 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 fifos_12                                                                    |                                                                                   FIFO_1_4001 |     12(0.01%) |    12(0.01%) |    0(0.00%) |   0(0.00%) |     3(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (fifos_12)                                                                |                                                                                   FIFO_1_4001 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   enqCounter                                                                |                                                                                Counter_4_4024 |     12(0.01%) |    12(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 fifos_13                                                                    |                                                                                   FIFO_1_4002 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     3(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (fifos_13)                                                                |                                                                                   FIFO_1_4002 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   enqCounter                                                                |                                                                                Counter_4_4023 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 fifos_14                                                                    |                                                                                   FIFO_1_4003 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     3(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (fifos_14)                                                                |                                                                                   FIFO_1_4003 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   enqCounter                                                                |                                                                                Counter_4_4022 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 fifos_15                                                                    |                                                                                   FIFO_1_4004 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     3(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (fifos_15)                                                                |                                                                                   FIFO_1_4004 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   enqCounter                                                                |                                                                                Counter_4_4021 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 fifos_2                                                                     |                                                                                   FIFO_1_4005 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     3(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (fifos_2)                                                                 |                                                                                   FIFO_1_4005 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   enqCounter                                                                |                                                                                Counter_4_4020 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 fifos_3                                                                     |                                                                                   FIFO_1_4006 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     3(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (fifos_3)                                                                 |                                                                                   FIFO_1_4006 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   enqCounter                                                                |                                                                                Counter_4_4019 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 fifos_4                                                                     |                                                                                   FIFO_1_4007 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     3(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (fifos_4)                                                                 |                                                                                   FIFO_1_4007 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   enqCounter                                                                |                                                                                Counter_4_4018 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 fifos_5                                                                     |                                                                                   FIFO_1_4008 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     3(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (fifos_5)                                                                 |                                                                                   FIFO_1_4008 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   enqCounter                                                                |                                                                                Counter_4_4017 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 fifos_6                                                                     |                                                                                   FIFO_1_4009 |      5(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     3(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (fifos_6)                                                                 |                                                                                   FIFO_1_4009 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   enqCounter                                                                |                                                                                Counter_4_4016 |      5(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 fifos_7                                                                     |                                                                                   FIFO_1_4010 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     3(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (fifos_7)                                                                 |                                                                                   FIFO_1_4010 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   enqCounter                                                                |                                                                                Counter_4_4015 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 fifos_8                                                                     |                                                                                   FIFO_1_4011 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     3(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (fifos_8)                                                                 |                                                                                   FIFO_1_4011 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   enqCounter                                                                |                                                                                Counter_4_4014 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 fifos_9                                                                     |                                                                                   FIFO_1_4012 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     3(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (fifos_9)                                                                 |                                                                                   FIFO_1_4012 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   enqCounter                                                                |                                                                                Counter_4_4013 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           StreamControllerStore                                                             |                                                                         StreamControllerStore |    444(0.16%) |   308(0.11%) |  136(0.09%) |   0(0.00%) |   615(0.11%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             cmd                                                                             |                                                                                          FIFO |     30(0.01%) |    22(0.01%) |    8(0.01%) |   0(0.00%) |    64(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               SRAM                                                                          |                                                                                       SRAM_76 |     16(0.01%) |     8(0.01%) |    8(0.01%) |   0(0.00%) |    58(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 SRAMVerilogAWS                                                              |                                                                SRAMVerilogAWS__parameterized1 |     16(0.01%) |     8(0.01%) |    8(0.01%) |   0(0.00%) |    58(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               deqCounter                                                                    |                                                                                  Counter_3994 |     14(0.01%) |    14(0.01%) |    0(0.00%) |   0(0.00%) |     6(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             wdata                                                                           |                                                                            FIFOWidthConvert_1 |    408(0.15%) |   280(0.10%) |  128(0.09%) |   0(0.00%) |   544(0.10%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               FIFOVec                                                                       |                                                                                       FIFOVec |    408(0.15%) |   280(0.10%) |  128(0.09%) |   0(0.00%) |   544(0.10%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 fifos_0                                                                     |                                                                                        FIFO_1 |     27(0.01%) |    19(0.01%) |    8(0.01%) |   0(0.00%) |    34(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   SRAM                                                                      |                                                                                  SRAM_77_3991 |     24(0.01%) |    16(0.01%) |    8(0.01%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                          |                                                           SRAMVerilogAWS__parameterized2_3993 |     24(0.01%) |    16(0.01%) |    8(0.01%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   deqCounter                                                                |                                                                                Counter_4_3992 |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 fifos_1                                                                     |                                                                                   FIFO_1_3934 |     25(0.01%) |    17(0.01%) |    8(0.01%) |   0(0.00%) |    34(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   SRAM                                                                      |                                                                                  SRAM_77_3988 |     24(0.01%) |    16(0.01%) |    8(0.01%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                          |                                                           SRAMVerilogAWS__parameterized2_3990 |     24(0.01%) |    16(0.01%) |    8(0.01%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   deqCounter                                                                |                                                                                Counter_4_3989 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 fifos_10                                                                    |                                                                                   FIFO_1_3935 |     25(0.01%) |    17(0.01%) |    8(0.01%) |   0(0.00%) |    34(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   SRAM                                                                      |                                                                                  SRAM_77_3985 |     24(0.01%) |    16(0.01%) |    8(0.01%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                          |                                                           SRAMVerilogAWS__parameterized2_3987 |     24(0.01%) |    16(0.01%) |    8(0.01%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   deqCounter                                                                |                                                                                Counter_4_3986 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 fifos_11                                                                    |                                                                                   FIFO_1_3936 |     27(0.01%) |    19(0.01%) |    8(0.01%) |   0(0.00%) |    34(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   SRAM                                                                      |                                                                                  SRAM_77_3982 |     24(0.01%) |    16(0.01%) |    8(0.01%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                          |                                                           SRAMVerilogAWS__parameterized2_3984 |     24(0.01%) |    16(0.01%) |    8(0.01%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   deqCounter                                                                |                                                                                Counter_4_3983 |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 fifos_12                                                                    |                                                                                   FIFO_1_3937 |     25(0.01%) |    17(0.01%) |    8(0.01%) |   0(0.00%) |    34(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   SRAM                                                                      |                                                                                  SRAM_77_3979 |     24(0.01%) |    16(0.01%) |    8(0.01%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                          |                                                           SRAMVerilogAWS__parameterized2_3981 |     24(0.01%) |    16(0.01%) |    8(0.01%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   deqCounter                                                                |                                                                                Counter_4_3980 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 fifos_13                                                                    |                                                                                   FIFO_1_3938 |     25(0.01%) |    17(0.01%) |    8(0.01%) |   0(0.00%) |    34(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   SRAM                                                                      |                                                                                  SRAM_77_3976 |     24(0.01%) |    16(0.01%) |    8(0.01%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                          |                                                           SRAMVerilogAWS__parameterized2_3978 |     24(0.01%) |    16(0.01%) |    8(0.01%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   deqCounter                                                                |                                                                                Counter_4_3977 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 fifos_14                                                                    |                                                                                   FIFO_1_3939 |     25(0.01%) |    17(0.01%) |    8(0.01%) |   0(0.00%) |    34(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   SRAM                                                                      |                                                                                  SRAM_77_3973 |     24(0.01%) |    16(0.01%) |    8(0.01%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                          |                                                           SRAMVerilogAWS__parameterized2_3975 |     24(0.01%) |    16(0.01%) |    8(0.01%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   deqCounter                                                                |                                                                                Counter_4_3974 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 fifos_15                                                                    |                                                                                   FIFO_1_3940 |     26(0.01%) |    18(0.01%) |    8(0.01%) |   0(0.00%) |    34(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   SRAM                                                                      |                                                                                  SRAM_77_3970 |     24(0.01%) |    16(0.01%) |    8(0.01%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                          |                                                           SRAMVerilogAWS__parameterized2_3972 |     24(0.01%) |    16(0.01%) |    8(0.01%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   deqCounter                                                                |                                                                                Counter_4_3971 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 fifos_2                                                                     |                                                                                   FIFO_1_3941 |     25(0.01%) |    17(0.01%) |    8(0.01%) |   0(0.00%) |    34(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   SRAM                                                                      |                                                                                  SRAM_77_3967 |     24(0.01%) |    16(0.01%) |    8(0.01%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                          |                                                           SRAMVerilogAWS__parameterized2_3969 |     24(0.01%) |    16(0.01%) |    8(0.01%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   deqCounter                                                                |                                                                                Counter_4_3968 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 fifos_3                                                                     |                                                                                   FIFO_1_3942 |     26(0.01%) |    18(0.01%) |    8(0.01%) |   0(0.00%) |    34(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   SRAM                                                                      |                                                                                  SRAM_77_3964 |     24(0.01%) |    16(0.01%) |    8(0.01%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                          |                                                           SRAMVerilogAWS__parameterized2_3966 |     24(0.01%) |    16(0.01%) |    8(0.01%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   deqCounter                                                                |                                                                                Counter_4_3965 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 fifos_4                                                                     |                                                                                   FIFO_1_3943 |     25(0.01%) |    17(0.01%) |    8(0.01%) |   0(0.00%) |    34(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   SRAM                                                                      |                                                                                  SRAM_77_3961 |     24(0.01%) |    16(0.01%) |    8(0.01%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                          |                                                           SRAMVerilogAWS__parameterized2_3963 |     24(0.01%) |    16(0.01%) |    8(0.01%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   deqCounter                                                                |                                                                                Counter_4_3962 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 fifos_5                                                                     |                                                                                   FIFO_1_3944 |     25(0.01%) |    17(0.01%) |    8(0.01%) |   0(0.00%) |    34(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   SRAM                                                                      |                                                                                  SRAM_77_3958 |     24(0.01%) |    16(0.01%) |    8(0.01%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                          |                                                           SRAMVerilogAWS__parameterized2_3960 |     24(0.01%) |    16(0.01%) |    8(0.01%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   deqCounter                                                                |                                                                                Counter_4_3959 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 fifos_6                                                                     |                                                                                   FIFO_1_3945 |     25(0.01%) |    17(0.01%) |    8(0.01%) |   0(0.00%) |    34(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   SRAM                                                                      |                                                                                  SRAM_77_3955 |     24(0.01%) |    16(0.01%) |    8(0.01%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                          |                                                           SRAMVerilogAWS__parameterized2_3957 |     24(0.01%) |    16(0.01%) |    8(0.01%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   deqCounter                                                                |                                                                                Counter_4_3956 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 fifos_7                                                                     |                                                                                   FIFO_1_3946 |     26(0.01%) |    18(0.01%) |    8(0.01%) |   0(0.00%) |    34(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   SRAM                                                                      |                                                                                  SRAM_77_3952 |     24(0.01%) |    16(0.01%) |    8(0.01%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                          |                                                           SRAMVerilogAWS__parameterized2_3954 |     24(0.01%) |    16(0.01%) |    8(0.01%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   deqCounter                                                                |                                                                                Counter_4_3953 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 fifos_8                                                                     |                                                                                   FIFO_1_3947 |     26(0.01%) |    18(0.01%) |    8(0.01%) |   0(0.00%) |    34(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   SRAM                                                                      |                                                                                  SRAM_77_3949 |     24(0.01%) |    16(0.01%) |    8(0.01%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                          |                                                           SRAMVerilogAWS__parameterized2_3951 |     24(0.01%) |    16(0.01%) |    8(0.01%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   deqCounter                                                                |                                                                                Counter_4_3950 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 fifos_9                                                                     |                                                                                   FIFO_1_3948 |     25(0.01%) |    17(0.01%) |    8(0.01%) |   0(0.00%) |    34(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   SRAM                                                                      |                                                                                       SRAM_77 |     24(0.01%) |    16(0.01%) |    8(0.01%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                          |                                                                SRAMVerilogAWS__parameterized2 |     24(0.01%) |    16(0.01%) |    8(0.01%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   deqCounter                                                                |                                                                                     Counter_4 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             wresp                                                                           |                                                                                       FIFO_51 |      6(0.01%) |     6(0.01%) |    0(0.00%) |   0(0.00%) |     7(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               (wresp)                                                                       |                                                                                       FIFO_51 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               enqCounter                                                                    |                                                                                       Counter |      6(0.01%) |     6(0.01%) |    0(0.00%) |   0(0.00%) |     6(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|         regs                                                                                |                                                                                       RegFile |    343(0.13%) |   309(0.11%) |    0(0.00%) |   0(0.00%) |  1123(0.20%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           regs_0                                                                            |                                                                                      FringeFF |     15(0.01%) |    15(0.01%) |    0(0.00%) |   0(0.00%) |    64(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             RetimeWrapper                                                                   |                                                                         RetimeWrapper_37_3932 |     15(0.01%) |    15(0.01%) |    0(0.00%) |   0(0.00%) |    64(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sr__0                                                                         |                                                      RetimeShiftRegister__parameterized7_3933 |     15(0.01%) |    15(0.01%) |    0(0.00%) |   0(0.00%) |    64(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           regs_1                                                                            |                                                                                 FringeFF_3824 |      5(0.01%) |     5(0.01%) |    0(0.00%) |   0(0.00%) |    64(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             RetimeWrapper                                                                   |                                                                         RetimeWrapper_37_3930 |      5(0.01%) |     5(0.01%) |    0(0.00%) |   0(0.00%) |    64(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sr                                                                            |                                                      RetimeShiftRegister__parameterized7_3931 |      5(0.01%) |     5(0.01%) |    0(0.00%) |   0(0.00%) |    64(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           regs_10                                                                           |                                                                                 FringeFF_3825 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             RetimeWrapper                                                                   |                                                                         RetimeWrapper_37_3928 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sr                                                                            |                                                      RetimeShiftRegister__parameterized7_3929 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           regs_11                                                                           |                                                                                 FringeFF_3826 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             RetimeWrapper                                                                   |                                                                         RetimeWrapper_37_3926 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sr                                                                            |                                                      RetimeShiftRegister__parameterized7_3927 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           regs_12                                                                           |                                                                                 FringeFF_3827 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             RetimeWrapper                                                                   |                                                                         RetimeWrapper_37_3924 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sr                                                                            |                                                      RetimeShiftRegister__parameterized7_3925 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           regs_13                                                                           |                                                                                 FringeFF_3828 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             RetimeWrapper                                                                   |                                                                         RetimeWrapper_37_3922 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sr                                                                            |                                                      RetimeShiftRegister__parameterized7_3923 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           regs_14                                                                           |                                                                                 FringeFF_3829 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             RetimeWrapper                                                                   |                                                                         RetimeWrapper_37_3920 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sr                                                                            |                                                      RetimeShiftRegister__parameterized7_3921 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           regs_15                                                                           |                                                                                 FringeFF_3830 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             RetimeWrapper                                                                   |                                                                         RetimeWrapper_37_3918 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sr                                                                            |                                                      RetimeShiftRegister__parameterized7_3919 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           regs_16                                                                           |                                                                                 FringeFF_3831 |      8(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             RetimeWrapper                                                                   |                                                                         RetimeWrapper_37_3916 |      8(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sr                                                                            |                                                      RetimeShiftRegister__parameterized7_3917 |      8(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           regs_17                                                                           |                                                                                 FringeFF_3832 |      8(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             RetimeWrapper                                                                   |                                                                         RetimeWrapper_37_3914 |      8(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sr                                                                            |                                                      RetimeShiftRegister__parameterized7_3915 |      8(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           regs_18                                                                           |                                                                                 FringeFF_3833 |      1(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             RetimeWrapper                                                                   |                                                                         RetimeWrapper_37_3912 |      1(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sr                                                                            |                                                      RetimeShiftRegister__parameterized7_3913 |      1(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           regs_19                                                                           |                                                                                 FringeFF_3834 |      1(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             RetimeWrapper                                                                   |                                                                         RetimeWrapper_37_3910 |      1(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sr                                                                            |                                                      RetimeShiftRegister__parameterized7_3911 |      1(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           regs_2                                                                            |                                                                                 FringeFF_3835 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    64(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             RetimeWrapper                                                                   |                                                                         RetimeWrapper_37_3908 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    64(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sr                                                                            |                                                      RetimeShiftRegister__parameterized7_3909 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    64(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           regs_20                                                                           |                                                                                 FringeFF_3836 |      1(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    26(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             RetimeWrapper                                                                   |                                                                         RetimeWrapper_37_3906 |      1(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    26(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sr                                                                            |                                                      RetimeShiftRegister__parameterized7_3907 |      1(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    26(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           regs_21                                                                           |                                                                                 FringeFF_3837 |      1(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     9(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             RetimeWrapper                                                                   |                                                                         RetimeWrapper_37_3904 |      1(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     9(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sr                                                                            |                                                      RetimeShiftRegister__parameterized7_3905 |      1(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     9(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           regs_22                                                                           |                                                                                 FringeFF_3838 |      1(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             RetimeWrapper                                                                   |                                                                         RetimeWrapper_37_3902 |      1(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sr                                                                            |                                                      RetimeShiftRegister__parameterized7_3903 |      1(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           regs_23                                                                           |                                                                                 FringeFF_3839 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             RetimeWrapper                                                                   |                                                                         RetimeWrapper_37_3900 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sr                                                                            |                                                      RetimeShiftRegister__parameterized7_3901 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           regs_24                                                                           |                                                                                 FringeFF_3840 |      9(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             RetimeWrapper                                                                   |                                                                         RetimeWrapper_37_3898 |      9(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sr                                                                            |                                                      RetimeShiftRegister__parameterized7_3899 |      9(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           regs_25                                                                           |                                                                                 FringeFF_3841 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             RetimeWrapper                                                                   |                                                                         RetimeWrapper_37_3896 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sr                                                                            |                                                      RetimeShiftRegister__parameterized7_3897 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           regs_26                                                                           |                                                                                 FringeFF_3842 |      1(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             RetimeWrapper                                                                   |                                                                         RetimeWrapper_37_3894 |      1(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sr                                                                            |                                                      RetimeShiftRegister__parameterized7_3895 |      1(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           regs_27                                                                           |                                                                                 FringeFF_3843 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             RetimeWrapper                                                                   |                                                                         RetimeWrapper_37_3892 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sr                                                                            |                                                      RetimeShiftRegister__parameterized7_3893 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           regs_28                                                                           |                                                                                 FringeFF_3844 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             RetimeWrapper                                                                   |                                                                         RetimeWrapper_37_3890 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sr                                                                            |                                                      RetimeShiftRegister__parameterized7_3891 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           regs_29                                                                           |                                                                                 FringeFF_3845 |      1(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    26(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             RetimeWrapper                                                                   |                                                                         RetimeWrapper_37_3888 |      1(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    26(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sr                                                                            |                                                      RetimeShiftRegister__parameterized7_3889 |      1(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    26(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           regs_3                                                                            |                                                                                 FringeFF_3846 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    64(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             RetimeWrapper                                                                   |                                                                         RetimeWrapper_37_3886 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    64(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sr                                                                            |                                                      RetimeShiftRegister__parameterized7_3887 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    64(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           regs_30                                                                           |                                                                                 FringeFF_3847 |      9(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             RetimeWrapper                                                                   |                                                                         RetimeWrapper_37_3884 |      9(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sr                                                                            |                                                      RetimeShiftRegister__parameterized7_3885 |      9(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           regs_31                                                                           |                                                                                 FringeFF_3848 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             RetimeWrapper                                                                   |                                                                         RetimeWrapper_37_3882 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sr                                                                            |                                                      RetimeShiftRegister__parameterized7_3883 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           regs_32                                                                           |                                                                                 FringeFF_3849 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             RetimeWrapper                                                                   |                                                                         RetimeWrapper_37_3880 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sr                                                                            |                                                      RetimeShiftRegister__parameterized7_3881 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           regs_33                                                                           |                                                                                 FringeFF_3850 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             RetimeWrapper                                                                   |                                                                         RetimeWrapper_37_3878 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sr                                                                            |                                                      RetimeShiftRegister__parameterized7_3879 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           regs_34                                                                           |                                                                                 FringeFF_3851 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             RetimeWrapper                                                                   |                                                                         RetimeWrapper_37_3876 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sr                                                                            |                                                      RetimeShiftRegister__parameterized7_3877 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           regs_35                                                                           |                                                                                 FringeFF_3852 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             RetimeWrapper                                                                   |                                                                         RetimeWrapper_37_3874 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sr                                                                            |                                                      RetimeShiftRegister__parameterized7_3875 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           regs_4                                                                            |                                                                                 FringeFF_3853 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    64(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             RetimeWrapper                                                                   |                                                                         RetimeWrapper_37_3872 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    64(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sr                                                                            |                                                      RetimeShiftRegister__parameterized7_3873 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    64(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           regs_46                                                                           |                                                                                 FringeFF_3854 |      3(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             RetimeWrapper                                                                   |                                                                         RetimeWrapper_37_3870 |      3(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sr                                                                            |                                                      RetimeShiftRegister__parameterized7_3871 |      3(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           regs_5                                                                            |                                                                                 FringeFF_3855 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             RetimeWrapper                                                                   |                                                                         RetimeWrapper_37_3868 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sr                                                                            |                                                      RetimeShiftRegister__parameterized7_3869 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           regs_6                                                                            |                                                                                 FringeFF_3856 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             RetimeWrapper                                                                   |                                                                         RetimeWrapper_37_3866 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sr                                                                            |                                                      RetimeShiftRegister__parameterized7_3867 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           regs_7                                                                            |                                                                                 FringeFF_3857 |      8(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             RetimeWrapper                                                                   |                                                                         RetimeWrapper_37_3864 |      8(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sr                                                                            |                                                      RetimeShiftRegister__parameterized7_3865 |      8(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           regs_8                                                                            |                                                                                 FringeFF_3858 |      8(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             RetimeWrapper                                                                   |                                                                         RetimeWrapper_37_3862 |      8(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sr                                                                            |                                                      RetimeShiftRegister__parameterized7_3863 |      8(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           regs_9                                                                            |                                                                                 FringeFF_3859 |      8(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             RetimeWrapper                                                                   |                                                                         RetimeWrapper_37_3860 |      8(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sr                                                                            |                                                      RetimeShiftRegister__parameterized7_3861 |      8(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           rport                                                                             |                                                                                        MuxN_4 |    289(0.11%) |   289(0.11%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|         timeoutCtr                                                                          |                                                                                 FringeCounter |     90(0.03%) |    50(0.02%) |    0(0.00%) |   0(0.00%) |    40(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           (timeoutCtr)                                                                      |                                                                                 FringeCounter |     40(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           reg$                                                                              |                                                                                  FringeFF_503 |     50(0.02%) |    50(0.02%) |    0(0.00%) |   0(0.00%) |    40(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             RetimeWrapper                                                                   |                                                                            RetimeWrapper_1304 |     50(0.02%) |    50(0.02%) |    0(0.00%) |   0(0.00%) |    40(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sr                                                                            |                                                          RetimeShiftRegister__parameterized28 |     50(0.02%) |    50(0.02%) |    0(0.00%) |   0(0.00%) |    40(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|     accel                                                                                   |                                                                                     AccelUnit |  24293(8.86%) | 21660(7.90%) |  872(0.61%) | 598(0.42%) | 23497(4.29%) | 0(0.00%) | 4(0.22%) | 0(0.00%) |    40(1.59%) |
|       (accel)                                                                               |                                                                                     AccelUnit |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|       RetimeWrapper                                                                         |                                                                                 RetimeWrapper |     11(0.01%) |    11(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|         sr                                                                                  |                                                                      RetimeShiftRegister_3821 |     11(0.01%) |    11(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|       RootController_kernelRootController_concrete1                                         |                                                 RootController_kernelRootController_concrete1 |  24205(8.83%) | 21603(7.88%) |  872(0.61%) | 598(0.42%) | 23452(4.28%) | 0(0.00%) | 4(0.22%) | 0(0.00%) |    40(1.59%) |
|         RetimeWrapper                                                                       |                                                                              RetimeWrapper_10 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           sr                                                                                |                                                                      RetimeShiftRegister_3820 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|         RetimeWrapper_1                                                                     |                                                                              RetimeWrapper_11 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           sr                                                                                |                                                                      RetimeShiftRegister_3819 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|         RetimeWrapper_2                                                                     |                                                                              RetimeWrapper_12 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           sr                                                                                |                                                                      RetimeShiftRegister_3818 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|         RetimeWrapper_3                                                                     |                                                                              RetimeWrapper_13 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           sr                                                                                |                                                                      RetimeShiftRegister_3817 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|         RetimeWrapper_4                                                                     |                                                                              RetimeWrapper_14 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           sr                                                                                |                                                                      RetimeShiftRegister_3816 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|         RetimeWrapper_5                                                                     |                                                                              RetimeWrapper_15 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           sr                                                                                |                                                                      RetimeShiftRegister_3815 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|         RetimeWrapper_6                                                                     |                                                                              RetimeWrapper_16 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           sr                                                                                |                                                                      RetimeShiftRegister_3814 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|         x471_A_sram_0                                                                       |                                                                                 x471_A_sram_0 |     33(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |    42(0.01%) | 0(0.00%) | 1(0.05%) | 0(0.00%) |     0(0.00%) |
|           Mem1D                                                                             |                                                                                    Mem1D_3809 |     33(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |    42(0.01%) | 0(0.00%) | 1(0.05%) | 0(0.00%) |     0(0.00%) |
|             RetimeWrapper                                                                   |                                                                          RetimeWrapper_5_3810 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     9(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sr                                                                            |                                                      RetimeShiftRegister__parameterized0_3813 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     9(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             SRAM                                                                            |                                                                                     SRAM_3811 |     33(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 1(0.05%) | 0(0.00%) |     0(0.00%) |
|               (SRAM)                                                                        |                                                                                     SRAM_3811 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               SRAMVerilogAWS                                                                |                                                                           SRAMVerilogAWS_3812 |     33(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 1(0.05%) | 0(0.00%) |     0(0.00%) |
|         x472_A_sram_1                                                                       |                                                                              x471_A_sram_0_17 |     39(0.01%) |    39(0.01%) |    0(0.00%) |   0(0.00%) |    42(0.01%) | 0(0.00%) | 1(0.05%) | 0(0.00%) |     0(0.00%) |
|           Mem1D                                                                             |                                                                                    Mem1D_3804 |     39(0.01%) |    39(0.01%) |    0(0.00%) |   0(0.00%) |    42(0.01%) | 0(0.00%) | 1(0.05%) | 0(0.00%) |     0(0.00%) |
|             RetimeWrapper                                                                   |                                                                          RetimeWrapper_5_3805 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     9(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sr                                                                            |                                                      RetimeShiftRegister__parameterized0_3808 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     9(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             SRAM                                                                            |                                                                                     SRAM_3806 |     39(0.01%) |    39(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 1(0.05%) | 0(0.00%) |     0(0.00%) |
|               (SRAM)                                                                        |                                                                                     SRAM_3806 |     16(0.01%) |    16(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               SRAMVerilogAWS                                                                |                                                                           SRAMVerilogAWS_3807 |     23(0.01%) |    23(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 1(0.05%) | 0(0.00%) |     0(0.00%) |
|         x473_A_sram_2                                                                       |                                                                              x471_A_sram_0_18 |     32(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |    42(0.01%) | 0(0.00%) | 1(0.05%) | 0(0.00%) |     0(0.00%) |
|           Mem1D                                                                             |                                                                                    Mem1D_3799 |     32(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |    42(0.01%) | 0(0.00%) | 1(0.05%) | 0(0.00%) |     0(0.00%) |
|             RetimeWrapper                                                                   |                                                                          RetimeWrapper_5_3800 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     9(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sr                                                                            |                                                      RetimeShiftRegister__parameterized0_3803 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     9(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             SRAM                                                                            |                                                                                     SRAM_3801 |     32(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 1(0.05%) | 0(0.00%) |     0(0.00%) |
|               (SRAM)                                                                        |                                                                                     SRAM_3801 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               SRAMVerilogAWS                                                                |                                                                           SRAMVerilogAWS_3802 |     32(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 1(0.05%) | 0(0.00%) |     0(0.00%) |
|         x538_outr_UnitPipe_DenseTransfer_kernelx538_outr_UnitPipe_DenseTransfer_concrete1   |             x538_outr_UnitPipe_DenseTransfer_kernelx538_outr_UnitPipe_DenseTransfer_concrete1 |    579(0.21%) |   425(0.16%) |   56(0.04%) |   6(0.01%) |   801(0.15%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           RetimeWrapper                                                                     |                                                                            RetimeWrapper_3666 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             sr                                                                              |                                                                      RetimeShiftRegister_3798 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           RetimeWrapper_1                                                                   |                                                                         RetimeWrapper_25_3667 |      3(0.01%) |     2(0.01%) |    0(0.00%) |   1(0.01%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             sr                                                                              |                                                      RetimeShiftRegister__parameterized3_3797 |      3(0.01%) |     2(0.01%) |    0(0.00%) |   1(0.01%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           RetimeWrapper_2                                                                   |                                                                            RetimeWrapper_3668 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             sr                                                                              |                                                                      RetimeShiftRegister_3796 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           RetimeWrapper_3                                                                   |                                                                            RetimeWrapper_3669 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             sr                                                                              |                                                                      RetimeShiftRegister_3795 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           RetimeWrapper_4                                                                   |                                                                            RetimeWrapper_3670 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             sr                                                                              |                                                                      RetimeShiftRegister_3794 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           RetimeWrapper_5                                                                   |                                                                            RetimeWrapper_3671 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             sr                                                                              |                                                                      RetimeShiftRegister_3793 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           RetimeWrapper_6                                                                   |                                                                            RetimeWrapper_3672 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             sr                                                                              |                                                                      RetimeShiftRegister_3792 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           x475_fifo                                                                         |                                                                                     x475_fifo |    129(0.05%) |    73(0.03%) |   56(0.04%) |   0(0.00%) |    47(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             elements                                                                        |                                                                          CompactingIncDincCtr |     63(0.02%) |    63(0.02%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             headCtr                                                                         |                                                                             CompactingCounter |      7(0.01%) |     7(0.01%) |    0(0.00%) |   0(0.00%) |     7(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               base                                                                          |                                                                                     FF_1_3791 |      7(0.01%) |     7(0.01%) |    0(0.00%) |   0(0.00%) |     7(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             m_0                                                                             |                                                                                       Mem1D_3 |     56(0.02%) |     0(0.00%) |   56(0.04%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             tailCtr                                                                         |                                                                        CompactingCounter_3790 |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |     8(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               base                                                                          |                                                                                          FF_1 |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |     8(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           x478_ctrchain                                                                     |                                                                            x478_ctrchain_3673 |     25(0.01%) |    25(0.01%) |    0(0.00%) |   0(0.00%) |    11(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             (x478_ctrchain)                                                                 |                                                                            x478_ctrchain_3673 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             ctrs_0                                                                          |                                                                          SingleCounter_1_3788 |     25(0.01%) |    25(0.01%) |    0(0.00%) |   0(0.00%) |     9(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               bases_0                                                                       |                                                                                     FF_3_3789 |     25(0.01%) |    25(0.01%) |    0(0.00%) |   0(0.00%) |     9(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           x499_inr_Foreach_iiCtr                                                            |                                                                        x499_inr_Foreach_iiCtr |      5(0.01%) |     5(0.01%) |    0(0.00%) |   0(0.00%) |     5(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           x499_inr_Foreach_kernelx499_inr_Foreach_concrete1                                 |                                             x499_inr_Foreach_kernelx499_inr_Foreach_concrete1 |    167(0.06%) |   103(0.04%) |    0(0.00%) |   3(0.01%) |   440(0.08%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             (x499_inr_Foreach_kernelx499_inr_Foreach_concrete1)                             |                                             x499_inr_Foreach_kernelx499_inr_Foreach_concrete1 |      8(0.01%) |     8(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             RetimeWrapper                                                                   |                                                                         RetimeWrapper_25_3748 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   1(0.01%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sr                                                                            |                                                      RetimeShiftRegister__parameterized3_3787 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   1(0.01%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             RetimeWrapper_1                                                                 |                                                                         RetimeWrapper_35_3749 |      6(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    28(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sr                                                                            |                                                      RetimeShiftRegister__parameterized5_3786 |      6(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    28(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             RetimeWrapper_2                                                                 |                                                                         RetimeWrapper_36_3750 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    26(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sr                                                                            |                                                      RetimeShiftRegister__parameterized6_3785 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    26(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             RetimeWrapper_3                                                                 |                                                                         RetimeWrapper_37_3751 |     33(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |    38(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sr__0                                                                         |                                                      RetimeShiftRegister__parameterized7_3784 |     33(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |    38(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             RetimeWrapper_4                                                                 |                                                                         RetimeWrapper_37_3752 |      1(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    38(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sr__0                                                                         |                                                      RetimeShiftRegister__parameterized7_3783 |      1(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    38(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             RetimeWrapper_5                                                                 |                                                                         RetimeWrapper_25_3753 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     4(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sr__0                                                                         |                                                      RetimeShiftRegister__parameterized3_3782 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     4(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             RetimeWrapper_6                                                                 |                                                                         RetimeWrapper_25_3754 |      3(0.01%) |     2(0.01%) |    0(0.00%) |   1(0.01%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sr__0                                                                         |                                                      RetimeShiftRegister__parameterized3_3781 |      3(0.01%) |     2(0.01%) |    0(0.00%) |   1(0.01%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             RetimeWrapper_7                                                                 |                                                                         RetimeWrapper_25_3755 |      5(0.01%) |     4(0.01%) |    0(0.00%) |   1(0.01%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sr__0                                                                         |                                                      RetimeShiftRegister__parameterized3_3780 |      5(0.01%) |     4(0.01%) |    0(0.00%) |   1(0.01%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             RetimeWrapper_8                                                                 |                                                                         RetimeWrapper_31_3756 |     24(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sr__0                                                                         |                                                      RetimeShiftRegister__parameterized4_3779 |     24(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             RetimeWrapper_9                                                                 |                                                                         RetimeWrapper_44_3757 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    64(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sr__0                                                                         |                                                      RetimeShiftRegister__parameterized9_3778 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    64(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             x485_sub_1                                                                      |                                                                                 x485_sub_3758 |     17(0.01%) |     4(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               fix2fixBox                                                                    |                                                                             fix2fixBox_3_3775 |     17(0.01%) |     4(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 RetimeWrapper                                                               |                                                                         RetimeWrapper_31_3776 |     17(0.01%) |     4(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   sr                                                                        |                                                      RetimeShiftRegister__parameterized4_3777 |     17(0.01%) |     4(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             x486_sum_1                                                                      |                                                                                 x739_sum_3759 |     31(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               (x486_sum_1)                                                                  |                                                                                 x739_sum_3759 |     31(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               fix2fixBox                                                                    |                                                                             fix2fixBox_3_3772 |     31(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 RetimeWrapper                                                               |                                                                         RetimeWrapper_31_3773 |     31(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   sr                                                                        |                                                      RetimeShiftRegister__parameterized4_3774 |     31(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             x487_sum_1                                                                      |                                                                                 x739_sum_3760 |     50(0.02%) |    20(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               (x487_sum_1)                                                                  |                                                                                 x739_sum_3760 |     30(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               fix2fixBox                                                                    |                                                                             fix2fixBox_3_3769 |     50(0.02%) |    20(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 RetimeWrapper                                                               |                                                                         RetimeWrapper_31_3770 |     50(0.02%) |    20(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   sr                                                                        |                                                      RetimeShiftRegister__parameterized4_3771 |     50(0.02%) |    20(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             x493_sum_1                                                                      |                                                                                 x493_sum_3761 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    76(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               fix2fixBox                                                                    |                                                                            fix2fixBox_16_3766 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    76(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 RetimeWrapper                                                               |                                                                         RetimeWrapper_38_3767 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    76(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   sr                                                                        |                                                      RetimeShiftRegister__parameterized8_3768 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    76(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             x739_sum_1                                                                      |                                                                                 x739_sum_3762 |     63(0.02%) |    63(0.02%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               fix2fixBox                                                                    |                                                                             fix2fixBox_3_3763 |     63(0.02%) |    63(0.02%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 RetimeWrapper                                                               |                                                                         RetimeWrapper_31_3764 |     63(0.02%) |    63(0.02%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   sr                                                                        |                                                      RetimeShiftRegister__parameterized4_3765 |     63(0.02%) |    63(0.02%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           x499_inr_Foreach_sm                                                               |                                                                      x499_inr_Foreach_sm_3674 |     17(0.01%) |    15(0.01%) |    0(0.00%) |   2(0.01%) |    15(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             (x499_inr_Foreach_sm)                                                           |                                                                      x499_inr_Foreach_sm_3674 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     5(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             RetimeWrapper                                                                   |                                                                         RetimeWrapper_21_3742 |      5(0.01%) |     4(0.01%) |    0(0.00%) |   1(0.01%) |     6(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sr                                                                            |                                                      RetimeShiftRegister__parameterized2_3747 |      5(0.01%) |     4(0.01%) |    0(0.00%) |   1(0.01%) |     6(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             RetimeWrapper_4                                                                 |                                                                         RetimeWrapper_25_3743 |      3(0.01%) |     2(0.01%) |    0(0.00%) |   1(0.01%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sr                                                                            |                                                      RetimeShiftRegister__parameterized3_3746 |      3(0.01%) |     2(0.01%) |    0(0.00%) |   1(0.01%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             active                                                                          |                                                                                     SRFF_3744 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             done                                                                            |                                                                                     SRFF_3745 |      8(0.01%) |     8(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           x502_ctrchain                                                                     |                                                                            x478_ctrchain_3675 |     22(0.01%) |    22(0.01%) |    0(0.00%) |   0(0.00%) |    11(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             (x502_ctrchain)                                                                 |                                                                            x478_ctrchain_3675 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             ctrs_0                                                                          |                                                                          SingleCounter_1_3740 |     22(0.01%) |    22(0.01%) |    0(0.00%) |   0(0.00%) |     9(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               bases_0                                                                       |                                                                                     FF_3_3741 |     22(0.01%) |    22(0.01%) |    0(0.00%) |   0(0.00%) |     9(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           x537_outr_Foreach_kernelx537_outr_Foreach_concrete1                               |                                           x537_outr_Foreach_kernelx537_outr_Foreach_concrete1 |    195(0.07%) |   164(0.06%) |    0(0.00%) |   0(0.00%) |   254(0.05%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             (x537_outr_Foreach_kernelx537_outr_Foreach_concrete1)                           |                                           x537_outr_Foreach_kernelx537_outr_Foreach_concrete1 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             RetimeWrapper                                                                   |                                                                            RetimeWrapper_3688 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sr                                                                            |                                                                      RetimeShiftRegister_3739 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             RetimeWrapper_1                                                                 |                                                                            RetimeWrapper_3689 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sr                                                                            |                                                                      RetimeShiftRegister_3738 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             RetimeWrapper_2                                                                 |                                                                            RetimeWrapper_3690 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sr                                                                            |                                                                      RetimeShiftRegister_3737 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             RetimeWrapper_3                                                                 |                                                                            RetimeWrapper_3691 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sr                                                                            |                                                                      RetimeShiftRegister_3736 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             RetimeWrapper_4                                                                 |                                                                            RetimeWrapper_3692 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sr                                                                            |                                                                      RetimeShiftRegister_3735 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             x505_reg                                                                        |                                                                                 x505_reg_3693 |      9(0.01%) |     9(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             x506_reg                                                                        |                                                                                 x505_reg_3694 |     17(0.01%) |    17(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             x507_reg                                                                        |                                                                                 x505_reg_3695 |      8(0.01%) |     8(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             x516_inr_UnitPipe_sm                                                            |                                                                     x516_inr_UnitPipe_sm_3696 |     11(0.01%) |    11(0.01%) |    0(0.00%) |   0(0.00%) |     7(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               (x516_inr_UnitPipe_sm)                                                        |                                                                     x516_inr_UnitPipe_sm_3696 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     4(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                                 |                                                                            RetimeWrapper_3731 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sr                                                                          |                                                                      RetimeShiftRegister_3734 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               active                                                                        |                                                                                     SRFF_3732 |      4(0.01%) |     4(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               done                                                                          |                                                                                     SRFF_3733 |      6(0.01%) |     6(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             x519_ctrchain                                                                   |                                                                            x519_ctrchain_3697 |    113(0.04%) |    82(0.03%) |    0(0.00%) |   0(0.00%) |    34(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               (x519_ctrchain)                                                               |                                                                            x519_ctrchain_3697 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               ctrs_0                                                                        |                                                                          SingleCounter_3_3729 |    113(0.04%) |    82(0.03%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 (ctrs_0)                                                                    |                                                                          SingleCounter_3_3729 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 bases_0                                                                     |                                                                                       FF_3730 |    113(0.04%) |    82(0.03%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             x536_inr_Foreach_kernelx536_inr_Foreach_concrete1                               |                                             x536_inr_Foreach_kernelx536_inr_Foreach_concrete1 |     24(0.01%) |    24(0.01%) |    0(0.00%) |   0(0.00%) |    99(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               (x536_inr_Foreach_kernelx536_inr_Foreach_concrete1)                           |                                             x536_inr_Foreach_kernelx536_inr_Foreach_concrete1 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                                 |                                                                         RetimeWrapper_31_3705 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sr                                                                          |                                                      RetimeShiftRegister__parameterized4_3728 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               RetimeWrapper_1                                                               |                                                                          RetimeWrapper_6_3706 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sr                                                                          |                                                      RetimeShiftRegister__parameterized1_3727 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               RetimeWrapper_2                                                               |                                                                         RetimeWrapper_31_3707 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sr                                                                          |                                                      RetimeShiftRegister__parameterized4_3726 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               RetimeWrapper_3                                                               |                                                                          RetimeWrapper_6_3708 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sr                                                                          |                                                      RetimeShiftRegister__parameterized1_3725 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               RetimeWrapper_4                                                               |                                                                          RetimeWrapper_6_3709 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sr                                                                          |                                                      RetimeShiftRegister__parameterized1_3724 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               RetimeWrapper_5                                                               |                                                                          RetimeWrapper_6_3710 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sr                                                                          |                                                      RetimeShiftRegister__parameterized1_3723 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               x527_sub_1                                                                    |                                                                                 x485_sub_3711 |      9(0.01%) |     9(0.01%) |    0(0.00%) |   0(0.00%) |     9(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 fix2fixBox                                                                  |                                                                             fix2fixBox_3_3720 |      9(0.01%) |     9(0.01%) |    0(0.00%) |   0(0.00%) |     9(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   RetimeWrapper                                                             |                                                                         RetimeWrapper_31_3721 |      9(0.01%) |     9(0.01%) |    0(0.00%) |   0(0.00%) |     9(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     sr                                                                      |                                                      RetimeShiftRegister__parameterized4_3722 |      9(0.01%) |     9(0.01%) |    0(0.00%) |   0(0.00%) |     9(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               x532_sum_1                                                                    |                                                                                 x739_sum_3712 |     14(0.01%) |    14(0.01%) |    0(0.00%) |   0(0.00%) |     9(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 fix2fixBox                                                                  |                                                                             fix2fixBox_3_3717 |     14(0.01%) |    14(0.01%) |    0(0.00%) |   0(0.00%) |     9(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   RetimeWrapper                                                             |                                                                         RetimeWrapper_31_3718 |     14(0.01%) |    14(0.01%) |    0(0.00%) |   0(0.00%) |     9(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     sr                                                                      |                                                      RetimeShiftRegister__parameterized4_3719 |     14(0.01%) |    14(0.01%) |    0(0.00%) |   0(0.00%) |     9(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               x743_sum_1                                                                    |                                                                                 x739_sum_3713 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     9(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 fix2fixBox                                                                  |                                                                             fix2fixBox_3_3714 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     9(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   RetimeWrapper                                                             |                                                                         RetimeWrapper_31_3715 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     9(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     sr                                                                      |                                                      RetimeShiftRegister__parameterized4_3716 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     9(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             x536_inr_Foreach_sm                                                             |                                                                      x536_inr_Foreach_sm_3698 |     12(0.01%) |    12(0.01%) |    0(0.00%) |   0(0.00%) |    12(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               (x536_inr_Foreach_sm)                                                         |                                                                      x536_inr_Foreach_sm_3698 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     5(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                                 |                                                                         RetimeWrapper_58_3699 |      4(0.01%) |     4(0.01%) |    0(0.00%) |   0(0.00%) |     3(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sr                                                                          |                                                     RetimeShiftRegister__parameterized10_3704 |      4(0.01%) |     4(0.01%) |    0(0.00%) |   0(0.00%) |     3(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               RetimeWrapper_4                                                               |                                                                          RetimeWrapper_6_3700 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sr                                                                          |                                                      RetimeShiftRegister__parameterized1_3703 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               active                                                                        |                                                                                     SRFF_3701 |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               done                                                                          |                                                                                     SRFF_3702 |      4(0.01%) |     4(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           x537_outr_Foreach_sm                                                              |                                                                     x537_outr_Foreach_sm_3676 |     12(0.01%) |    12(0.01%) |    0(0.00%) |   0(0.00%) |    10(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             (x537_outr_Foreach_sm)                                                          |                                                                     x537_outr_Foreach_sm_3676 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             RetimeWrapper                                                                   |                                                                            RetimeWrapper_3677 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sr                                                                            |                                                                      RetimeShiftRegister_3687 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             RetimeWrapper_1                                                                 |                                                                            RetimeWrapper_3678 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sr                                                                            |                                                                      RetimeShiftRegister_3686 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             RetimeWrapper_2                                                                 |                                                                            RetimeWrapper_3679 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sr                                                                            |                                                                      RetimeShiftRegister_3685 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             active_0                                                                        |                                                                                     SRFF_3680 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             active_1                                                                        |                                                                                     SRFF_3681 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             done_0                                                                          |                                                                                     SRFF_3682 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             iterDone_0                                                                      |                                                                                     SRFF_3683 |      4(0.01%) |     4(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             iterDone_1                                                                      |                                                                                     SRFF_3684 |      4(0.01%) |     4(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|         x538_outr_UnitPipe_DenseTransfer_sm                                                 |                                                           x538_outr_UnitPipe_DenseTransfer_sm |      9(0.01%) |     9(0.01%) |    0(0.00%) |   0(0.00%) |    11(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           (x538_outr_UnitPipe_DenseTransfer_sm)                                             |                                                           x538_outr_UnitPipe_DenseTransfer_sm |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           RetimeWrapper                                                                     |                                                                            RetimeWrapper_3652 |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             sr                                                                              |                                                                      RetimeShiftRegister_3665 |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           RetimeWrapper_1                                                                   |                                                                            RetimeWrapper_3653 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             sr                                                                              |                                                                      RetimeShiftRegister_3664 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           RetimeWrapper_4                                                                   |                                                                            RetimeWrapper_3654 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             sr                                                                              |                                                                      RetimeShiftRegister_3663 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           RetimeWrapper_7                                                                   |                                                                            RetimeWrapper_3655 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             sr                                                                              |                                                                      RetimeShiftRegister_3662 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           active_0                                                                          |                                                                                     SRFF_3656 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           active_1                                                                          |                                                                                     SRFF_3657 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           done_0                                                                            |                                                                                     SRFF_3658 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           done_1                                                                            |                                                                                     SRFF_3659 |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           iterDone_0                                                                        |                                                                                     SRFF_3660 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           iterDone_1                                                                        |                                                                                     SRFF_3661 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|         x539_out_sram_0                                                                     |                                                                              x471_A_sram_0_19 |     17(0.01%) |    17(0.01%) |    0(0.00%) |   0(0.00%) |    42(0.01%) | 0(0.00%) | 1(0.05%) | 0(0.00%) |     0(0.00%) |
|           Mem1D                                                                             |                                                                                         Mem1D |     17(0.01%) |    17(0.01%) |    0(0.00%) |   0(0.00%) |    42(0.01%) | 0(0.00%) | 1(0.05%) | 0(0.00%) |     0(0.00%) |
|             RetimeWrapper                                                                   |                                                                               RetimeWrapper_5 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     9(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sr__0                                                                         |                                                           RetimeShiftRegister__parameterized0 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     9(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             SRAM                                                                            |                                                                                          SRAM |     17(0.01%) |    17(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 1(0.05%) | 0(0.00%) |     0(0.00%) |
|               (SRAM)                                                                        |                                                                                          SRAM |     16(0.01%) |    16(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               SRAMVerilogAWS                                                                |                                                                                SRAMVerilogAWS |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 1(0.05%) | 0(0.00%) |     0(0.00%) |
|         x541_ctrchain                                                                       |                                                                                 x478_ctrchain |     24(0.01%) |    24(0.01%) |    0(0.00%) |   0(0.00%) |    11(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           (x541_ctrchain)                                                                   |                                                                                 x478_ctrchain |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           ctrs_0                                                                            |                                                                          SingleCounter_1_3650 |     24(0.01%) |    24(0.01%) |    0(0.00%) |   0(0.00%) |     9(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             bases_0                                                                         |                                                                                     FF_3_3651 |     24(0.01%) |    24(0.01%) |    0(0.00%) |   0(0.00%) |     9(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|         x668_outr_Foreach_kernelx668_outr_Foreach_concrete1                                 |                                           x668_outr_Foreach_kernelx668_outr_Foreach_concrete1 |  23022(8.40%) | 20679(7.54%) |  816(0.57%) | 585(0.41%) | 21851(3.99%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |    40(1.59%) |
|           RetimeWrapper_10                                                                  |                                                                             RetimeWrapper_142 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             sr                                                                              |                                                                      RetimeShiftRegister_3649 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           RetimeWrapper_2                                                                   |                                                                             RetimeWrapper_143 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             sr                                                                              |                                                                      RetimeShiftRegister_3648 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           RetimeWrapper_3                                                                   |                                                                             RetimeWrapper_144 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             sr                                                                              |                                                                      RetimeShiftRegister_3647 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           RetimeWrapper_5                                                                   |                                                                             RetimeWrapper_145 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             sr                                                                              |                                                                      RetimeShiftRegister_3646 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           RetimeWrapper_7                                                                   |                                                                             RetimeWrapper_146 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             sr                                                                              |                                                                      RetimeShiftRegister_3645 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           RetimeWrapper_8                                                                   |                                                                             RetimeWrapper_147 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             sr                                                                              |                                                                      RetimeShiftRegister_3644 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           b542_chain                                                                        |                                                                                    b542_chain |    220(0.08%) |   189(0.07%) |    0(0.00%) |   0(0.00%) |    88(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             nbufFF                                                                          |                                                                                          NBuf |    220(0.08%) |   189(0.07%) |    0(0.00%) |   0(0.00%) |    88(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               FF                                                                            |                                                                                       FF_3629 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     9(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               FF_1                                                                          |                                                                                       FF_3630 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     9(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               ctrl                                                                          |                                                                           NBufController_3631 |    220(0.08%) |   189(0.07%) |    0(0.00%) |   0(0.00%) |    70(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 (ctrl)                                                                      |                                                                           NBufController_3631 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 NBufCtr                                                                     |                                                                                  NBufCtr_3632 |     73(0.03%) |    73(0.03%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (NBufCtr)                                                                 |                                                                                  NBufCtr_3632 |      1(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   RetimeWrapper                                                             |                                                                         RetimeWrapper_96_3642 |     73(0.03%) |    73(0.03%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     sr                                                                      |                                                      RetimeShiftRegister__parameterized4_3643 |     73(0.03%) |    73(0.03%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 RetimeWrapper                                                               |                                                                            RetimeWrapper_3633 |      4(0.01%) |     4(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   sr                                                                        |                                                                      RetimeShiftRegister_3641 |      4(0.01%) |     4(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sDone_latch_0                                                               |                                                                                     SRFF_3634 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sDone_latch_1                                                               |                                                                                     SRFF_3635 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sEn_latch_0                                                                 |                                                                                     SRFF_3636 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sEn_latch_1                                                                 |                                                                                     SRFF_3637 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 statesInR_1                                                                 |                                                                                NBufCtr_2_3638 |    140(0.05%) |   109(0.04%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (statesInR_1)                                                             |                                                                                NBufCtr_2_3638 |     33(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   RetimeWrapper                                                             |                                                                         RetimeWrapper_96_3639 |    108(0.04%) |   108(0.04%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     sr                                                                      |                                                      RetimeShiftRegister__parameterized4_3640 |    108(0.04%) |   108(0.04%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           b543_chain                                                                        |                                                                                    b543_chain |    195(0.07%) |   164(0.06%) |    0(0.00%) |   0(0.00%) |    72(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             nbufFF                                                                          |                                                                                        NBuf_1 |    195(0.07%) |   164(0.06%) |    0(0.00%) |   0(0.00%) |    72(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               FF                                                                            |                                                                                          FF_9 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               FF_1                                                                          |                                                                                     FF_9_3615 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               ctrl                                                                          |                                                                           NBufController_3616 |    194(0.07%) |   163(0.06%) |    0(0.00%) |   0(0.00%) |    70(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 (ctrl)                                                                      |                                                                           NBufController_3616 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 NBufCtr                                                                     |                                                                                  NBufCtr_3617 |     73(0.03%) |    73(0.03%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (NBufCtr)                                                                 |                                                                                  NBufCtr_3617 |      2(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   RetimeWrapper                                                             |                                                                         RetimeWrapper_96_3627 |     73(0.03%) |    73(0.03%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     sr                                                                      |                                                      RetimeShiftRegister__parameterized4_3628 |     73(0.03%) |    73(0.03%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 RetimeWrapper                                                               |                                                                            RetimeWrapper_3618 |      4(0.01%) |     4(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   sr                                                                        |                                                                      RetimeShiftRegister_3626 |      4(0.01%) |     4(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sDone_latch_0                                                               |                                                                                     SRFF_3619 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sDone_latch_1                                                               |                                                                                     SRFF_3620 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sEn_latch_0                                                                 |                                                                                     SRFF_3621 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sEn_latch_1                                                                 |                                                                                     SRFF_3622 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 statesInR_1                                                                 |                                                                                NBufCtr_2_3623 |    114(0.04%) |    83(0.03%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (statesInR_1)                                                             |                                                                                NBufCtr_2_3623 |     32(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   RetimeWrapper                                                             |                                                                         RetimeWrapper_96_3624 |     83(0.03%) |    83(0.03%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     sr                                                                      |                                                      RetimeShiftRegister__parameterized4_3625 |     83(0.03%) |    83(0.03%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           x544_accum_0                                                                      |                                                                                  x544_accum_0 |     60(0.02%) |    36(0.01%) |   24(0.02%) |   0(0.00%) |    67(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             Mem1D                                                                           |                                                                                  Mem1D_5_3610 |     60(0.02%) |    36(0.01%) |   24(0.02%) |   0(0.00%) |    67(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                                 |                                                                        RetimeWrapper_112_3611 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sr                                                                          |                                                     RetimeShiftRegister__parameterized11_3614 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               SRAM                                                                          |                                                                                   SRAM_4_3612 |     60(0.02%) |    36(0.01%) |   24(0.02%) |   0(0.00%) |    65(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 (SRAM)                                                                      |                                                                                   SRAM_4_3612 |     16(0.01%) |    16(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 SRAMVerilogAWS                                                              |                                                           SRAMVerilogAWS__parameterized0_3613 |     44(0.02%) |    20(0.01%) |   24(0.02%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           x545_accum_1                                                                      |                                                                                  x545_accum_1 |    290(0.11%) |   211(0.08%) |   48(0.03%) |   0(0.00%) |   204(0.04%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             SRAM                                                                            |                                                                             x544_accum_0_3585 |     40(0.01%) |    16(0.01%) |   24(0.02%) |   0(0.00%) |    67(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               Mem1D                                                                         |                                                                                  Mem1D_5_3605 |     40(0.01%) |    16(0.01%) |   24(0.02%) |   0(0.00%) |    67(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 RetimeWrapper                                                               |                                                                        RetimeWrapper_112_3606 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   sr                                                                        |                                                     RetimeShiftRegister__parameterized11_3609 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 SRAM                                                                        |                                                                                   SRAM_4_3607 |     40(0.01%) |    16(0.01%) |   24(0.02%) |   0(0.00%) |    65(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (SRAM)                                                                    |                                                                                   SRAM_4_3607 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   SRAMVerilogAWS                                                            |                                                           SRAMVerilogAWS__parameterized0_3608 |     40(0.01%) |    16(0.01%) |   24(0.02%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             SRAM_1                                                                          |                                                                             x544_accum_0_3586 |     56(0.02%) |    32(0.01%) |   24(0.02%) |   0(0.00%) |    67(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               Mem1D                                                                         |                                                                                  Mem1D_5_3600 |     56(0.02%) |    32(0.01%) |   24(0.02%) |   0(0.00%) |    67(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 RetimeWrapper                                                               |                                                                        RetimeWrapper_112_3601 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   sr                                                                        |                                                     RetimeShiftRegister__parameterized11_3604 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 SRAM                                                                        |                                                                                   SRAM_4_3602 |     56(0.02%) |    32(0.01%) |   24(0.02%) |   0(0.00%) |    65(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (SRAM)                                                                    |                                                                                   SRAM_4_3602 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   SRAMVerilogAWS                                                            |                                                           SRAMVerilogAWS__parameterized0_3603 |     56(0.02%) |    32(0.01%) |   24(0.02%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             ctrl                                                                            |                                                                           NBufController_3587 |    194(0.07%) |   163(0.06%) |    0(0.00%) |   0(0.00%) |    70(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               (ctrl)                                                                        |                                                                           NBufController_3587 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               NBufCtr                                                                       |                                                                                  NBufCtr_3588 |     74(0.03%) |    74(0.03%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 (NBufCtr)                                                                   |                                                                                  NBufCtr_3588 |      1(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 RetimeWrapper                                                               |                                                                         RetimeWrapper_96_3598 |     74(0.03%) |    74(0.03%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   sr                                                                        |                                                      RetimeShiftRegister__parameterized4_3599 |     74(0.03%) |    74(0.03%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                                 |                                                                            RetimeWrapper_3589 |      4(0.01%) |     4(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sr                                                                          |                                                                      RetimeShiftRegister_3597 |      4(0.01%) |     4(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sDone_latch_0                                                                 |                                                                                     SRFF_3590 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sDone_latch_1                                                                 |                                                                                     SRFF_3591 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sEn_latch_0                                                                   |                                                                                     SRFF_3592 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sEn_latch_1                                                                   |                                                                                     SRFF_3593 |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               statesInR_1                                                                   |                                                                                NBufCtr_2_3594 |    113(0.04%) |    82(0.03%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 (statesInR_1)                                                               |                                                                                NBufCtr_2_3594 |     32(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 RetimeWrapper                                                               |                                                                         RetimeWrapper_96_3595 |     82(0.03%) |    82(0.03%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   sr                                                                        |                                                      RetimeShiftRegister__parameterized4_3596 |     82(0.03%) |    82(0.03%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           x547_ctrchain                                                                     |                                                                             x478_ctrchain_148 |     20(0.01%) |    20(0.01%) |    0(0.00%) |   0(0.00%) |    11(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             (x547_ctrchain)                                                                 |                                                                             x478_ctrchain_148 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             ctrs_0                                                                          |                                                                          SingleCounter_1_3583 |     20(0.01%) |    20(0.01%) |    0(0.00%) |   0(0.00%) |     9(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               bases_0                                                                       |                                                                                     FF_3_3584 |     20(0.01%) |    20(0.01%) |    0(0.00%) |   0(0.00%) |     9(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           x549_ctrchain                                                                     |                                                                                 x549_ctrchain |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |     4(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             (x549_ctrchain)                                                                 |                                                                                 x549_ctrchain |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             ctrs_0                                                                          |                                                                          SingleCounter_6_3581 |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               bases_0                                                                       |                                                                                    FF_12_3582 |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           x653_outr_Reduce_kernelx653_outr_Reduce_concrete1                                 |                                             x653_outr_Reduce_kernelx653_outr_Reduce_concrete1 |  22164(8.09%) | 19982(7.29%) |  744(0.52%) | 581(0.40%) | 21204(3.87%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |    40(1.59%) |
|             (x653_outr_Reduce_kernelx653_outr_Reduce_concrete1)                             |                                             x653_outr_Reduce_kernelx653_outr_Reduce_concrete1 |    576(0.21%) |     0(0.00%) |  576(0.40%) |   0(0.00%) |   771(0.14%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             RetimeWrapper_11                                                                |                                                                             RetimeWrapper_210 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sr                                                                            |                                                                      RetimeShiftRegister_3580 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             RetimeWrapper_13                                                                |                                                                             RetimeWrapper_211 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sr                                                                            |                                                                      RetimeShiftRegister_3579 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             RetimeWrapper_15                                                                |                                                                             RetimeWrapper_212 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sr                                                                            |                                                                      RetimeShiftRegister_3578 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             RetimeWrapper_17                                                                |                                                                             RetimeWrapper_213 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sr                                                                            |                                                                      RetimeShiftRegister_3577 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             RetimeWrapper_19                                                                |                                                                             RetimeWrapper_214 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sr                                                                            |                                                                      RetimeShiftRegister_3576 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             RetimeWrapper_2                                                                 |                                                                             RetimeWrapper_215 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sr                                                                            |                                                                      RetimeShiftRegister_3575 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             RetimeWrapper_21                                                                |                                                                             RetimeWrapper_216 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sr                                                                            |                                                                      RetimeShiftRegister_3574 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             RetimeWrapper_23                                                                |                                                                             RetimeWrapper_217 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sr                                                                            |                                                                      RetimeShiftRegister_3573 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             RetimeWrapper_24                                                                |                                                                             RetimeWrapper_218 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sr                                                                            |                                                                      RetimeShiftRegister_3572 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             RetimeWrapper_26                                                                |                                                                             RetimeWrapper_219 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sr                                                                            |                                                                      RetimeShiftRegister_3571 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             RetimeWrapper_28                                                                |                                                                             RetimeWrapper_220 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sr                                                                            |                                                                      RetimeShiftRegister_3570 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             RetimeWrapper_29                                                                |                                                                             RetimeWrapper_221 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sr                                                                            |                                                                      RetimeShiftRegister_3569 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             RetimeWrapper_3                                                                 |                                                                             RetimeWrapper_222 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sr                                                                            |                                                                      RetimeShiftRegister_3568 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             RetimeWrapper_31                                                                |                                                                             RetimeWrapper_223 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sr                                                                            |                                                                      RetimeShiftRegister_3567 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             RetimeWrapper_33                                                                |                                                                             RetimeWrapper_224 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sr                                                                            |                                                                      RetimeShiftRegister_3566 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             RetimeWrapper_5                                                                 |                                                                             RetimeWrapper_225 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sr                                                                            |                                                                      RetimeShiftRegister_3565 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             RetimeWrapper_7                                                                 |                                                                             RetimeWrapper_226 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sr                                                                            |                                                                      RetimeShiftRegister_3564 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             RetimeWrapper_9                                                                 |                                                                             RetimeWrapper_227 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sr                                                                            |                                                                      RetimeShiftRegister_3563 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             b550_chain                                                                      |                                                                                    b550_chain |    363(0.13%) |   324(0.12%) |    0(0.00%) |   0(0.00%) |   304(0.06%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               nbufFF                                                                        |                                                                                        NBuf_2 |    363(0.13%) |   324(0.12%) |    0(0.00%) |   0(0.00%) |   304(0.06%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 FF                                                                          |                                                                                         FF_13 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 FF_1                                                                        |                                                                                    FF_13_3534 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 FF_2                                                                        |                                                                                    FF_13_3535 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 FF_3                                                                        |                                                                                    FF_13_3536 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 FF_4                                                                        |                                                                                    FF_13_3537 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 FF_5                                                                        |                                                                                    FF_13_3538 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 FF_6                                                                        |                                                                                    FF_13_3539 |      7(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 ctrl                                                                        |                                                                         NBufController_3_3540 |    356(0.13%) |   324(0.12%) |    0(0.00%) |   0(0.00%) |    80(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (ctrl)                                                                    |                                                                         NBufController_3_3540 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   NBufCtr                                                                   |                                                                                NBufCtr_9_3541 |     80(0.03%) |    78(0.03%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     (NBufCtr)                                                               |                                                                                NBufCtr_9_3541 |      3(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     RetimeWrapper                                                           |                                                                        RetimeWrapper_178_3561 |     80(0.03%) |    78(0.03%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       sr                                                                    |                                                      RetimeShiftRegister__parameterized4_3562 |     80(0.03%) |    78(0.03%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   RetimeWrapper                                                             |                                                                            RetimeWrapper_3542 |     14(0.01%) |    14(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     sr                                                                      |                                                                      RetimeShiftRegister_3560 |     14(0.01%) |    14(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   sDone_latch_0                                                             |                                                                                     SRFF_3543 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   sDone_latch_1                                                             |                                                                                     SRFF_3544 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   sDone_latch_2                                                             |                                                                                     SRFF_3545 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   sDone_latch_3                                                             |                                                                                     SRFF_3546 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   sDone_latch_4                                                             |                                                                                     SRFF_3547 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   sDone_latch_5                                                             |                                                                                     SRFF_3548 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   sDone_latch_6                                                             |                                                                                     SRFF_3549 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   sEn_latch_0                                                               |                                                                                     SRFF_3550 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   sEn_latch_1                                                               |                                                                                     SRFF_3551 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   sEn_latch_2                                                               |                                                                                     SRFF_3552 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   sEn_latch_3                                                               |                                                                                     SRFF_3553 |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   sEn_latch_4                                                               |                                                                                     SRFF_3554 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   sEn_latch_5                                                               |                                                                                     SRFF_3555 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   sEn_latch_6                                                               |                                                                                     SRFF_3556 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   statesInR_6                                                               |                                                                               NBufCtr_16_3557 |    254(0.09%) |   224(0.08%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     (statesInR_6)                                                           |                                                                               NBufCtr_16_3557 |      2(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     RetimeWrapper                                                           |                                                                        RetimeWrapper_178_3558 |    254(0.09%) |   224(0.08%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       sr                                                                    |                                                      RetimeShiftRegister__parameterized4_3559 |    254(0.09%) |   224(0.08%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             b552_chain                                                                      |                                                                                    b552_chain |    576(0.21%) |   447(0.16%) |    0(0.00%) |   0(0.00%) |   183(0.03%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               nbufFF                                                                        |                                                                                        NBuf_3 |    576(0.21%) |   447(0.16%) |    0(0.00%) |   0(0.00%) |   183(0.03%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 (nbufFF)                                                                    |                                                                                        NBuf_3 |      5(0.01%) |     5(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 FF                                                                          |                                                                                         FF_20 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 FF_1                                                                        |                                                                                    FF_20_3500 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 FF_2                                                                        |                                                                                    FF_20_3501 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 FF_3                                                                        |                                                                                    FF_20_3502 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 FF_4                                                                        |                                                                                    FF_20_3503 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 FF_5                                                                        |                                                                                    FF_20_3504 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 FF_6                                                                        |                                                                                    FF_20_3505 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 ctrl                                                                        |                                                                              NBufController_3 |    571(0.21%) |   442(0.16%) |    0(0.00%) |   0(0.00%) |   176(0.03%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (ctrl)                                                                    |                                                                              NBufController_3 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   NBufCtr                                                                   |                                                                                NBufCtr_9_3506 |     85(0.03%) |    83(0.03%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     (NBufCtr)                                                               |                                                                                NBufCtr_9_3506 |      3(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     RetimeWrapper                                                           |                                                                        RetimeWrapper_178_3532 |     85(0.03%) |    83(0.03%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       sr                                                                    |                                                      RetimeShiftRegister__parameterized4_3533 |     85(0.03%) |    83(0.03%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   RetimeWrapper                                                             |                                                                            RetimeWrapper_3507 |      4(0.01%) |     4(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     sr                                                                      |                                                                      RetimeShiftRegister_3531 |      4(0.01%) |     4(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   sDone_latch_0                                                             |                                                                                     SRFF_3508 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   sDone_latch_1                                                             |                                                                                     SRFF_3509 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   sDone_latch_2                                                             |                                                                                     SRFF_3510 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   sDone_latch_3                                                             |                                                                                     SRFF_3511 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   sDone_latch_4                                                             |                                                                                     SRFF_3512 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   sDone_latch_5                                                             |                                                                                     SRFF_3513 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   sDone_latch_6                                                             |                                                                                     SRFF_3514 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   sEn_latch_0                                                               |                                                                                     SRFF_3515 |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   sEn_latch_1                                                               |                                                                                     SRFF_3516 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   sEn_latch_2                                                               |                                                                                     SRFF_3517 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   sEn_latch_3                                                               |                                                                                     SRFF_3518 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   sEn_latch_4                                                               |                                                                                     SRFF_3519 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   sEn_latch_5                                                               |                                                                                     SRFF_3520 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   sEn_latch_6                                                               |                                                                                     SRFF_3521 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   statesInR_1                                                               |                                                                                    NBufCtr_11 |    118(0.04%) |    85(0.03%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     (statesInR_1)                                                           |                                                                                    NBufCtr_11 |     32(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     RetimeWrapper                                                           |                                                                        RetimeWrapper_178_3529 |     87(0.03%) |    85(0.03%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       sr                                                                    |                                                      RetimeShiftRegister__parameterized4_3530 |     87(0.03%) |    85(0.03%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   statesInR_2                                                               |                                                                                    NBufCtr_12 |    118(0.04%) |    86(0.03%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     (statesInR_2)                                                           |                                                                                    NBufCtr_12 |      3(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     RetimeWrapper                                                           |                                                                        RetimeWrapper_178_3527 |    118(0.04%) |    86(0.03%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       sr                                                                    |                                                      RetimeShiftRegister__parameterized4_3528 |    118(0.04%) |    86(0.03%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   statesInR_4                                                               |                                                                                    NBufCtr_14 |    117(0.04%) |    86(0.03%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     (statesInR_4)                                                           |                                                                                    NBufCtr_14 |      2(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     RetimeWrapper                                                           |                                                                        RetimeWrapper_178_3525 |    117(0.04%) |    86(0.03%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       sr                                                                    |                                                      RetimeShiftRegister__parameterized4_3526 |    117(0.04%) |    86(0.03%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   statesInR_5                                                               |                                                                               NBufCtr_15_3522 |    121(0.04%) |    90(0.03%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     (statesInR_5)                                                           |                                                                               NBufCtr_15_3522 |     31(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     RetimeWrapper                                                           |                                                                        RetimeWrapper_178_3523 |    105(0.04%) |    90(0.03%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       sr                                                                    |                                                      RetimeShiftRegister__parameterized4_3524 |    105(0.04%) |    90(0.03%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             x554_tmp_0                                                                      |                                                                                    x554_tmp_0 |    540(0.20%) |   476(0.17%) |    0(0.00%) |   0(0.00%) |   308(0.06%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               SRAM                                                                          |                                                                                  SRAM_10_3458 |     16(0.01%) |    16(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 Mem1D                                                                       |                                                                                  Mem1D_5_3498 |     16(0.01%) |    16(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   SRAM                                                                      |                                                                                   SRAM_4_3499 |     16(0.01%) |    16(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               SRAM_1                                                                        |                                                                                  SRAM_10_3459 |     16(0.01%) |    16(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 Mem1D                                                                       |                                                                                  Mem1D_5_3496 |     16(0.01%) |    16(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   SRAM                                                                      |                                                                                   SRAM_4_3497 |     16(0.01%) |    16(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               SRAM_2                                                                        |                                                                                  SRAM_10_3460 |     16(0.01%) |    16(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 Mem1D                                                                       |                                                                                  Mem1D_5_3494 |     16(0.01%) |    16(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   SRAM                                                                      |                                                                                   SRAM_4_3495 |     16(0.01%) |    16(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               SRAM_3                                                                        |                                                                                  SRAM_10_3461 |     16(0.01%) |    16(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 Mem1D                                                                       |                                                                                  Mem1D_5_3492 |     16(0.01%) |    16(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   SRAM                                                                      |                                                                                   SRAM_4_3493 |     16(0.01%) |    16(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               SRAM_4                                                                        |                                                                                  SRAM_10_3462 |     16(0.01%) |    16(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 Mem1D                                                                       |                                                                                  Mem1D_5_3490 |     16(0.01%) |    16(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   SRAM                                                                      |                                                                                   SRAM_4_3491 |     16(0.01%) |    16(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               SRAM_5                                                                        |                                                                                  SRAM_10_3463 |     16(0.01%) |    16(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 Mem1D                                                                       |                                                                                  Mem1D_5_3488 |     16(0.01%) |    16(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   SRAM                                                                      |                                                                                   SRAM_4_3489 |     16(0.01%) |    16(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               ctrl                                                                          |                                                                         NBufController_5_3464 |    444(0.16%) |   380(0.14%) |    0(0.00%) |   0(0.00%) |   110(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 (ctrl)                                                                      |                                                                         NBufController_5_3464 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 NBufCtr                                                                     |                                                                               NBufCtr_25_3465 |     85(0.03%) |    85(0.03%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (NBufCtr)                                                                 |                                                                               NBufCtr_25_3465 |      1(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   RetimeWrapper                                                             |                                                                        RetimeWrapper_248_3486 |     85(0.03%) |    85(0.03%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     sr                                                                      |                                                      RetimeShiftRegister__parameterized4_3487 |     85(0.03%) |    85(0.03%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 NBufCtr_1                                                                   |                                                                               NBufCtr_26_3466 |    126(0.05%) |    96(0.04%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (NBufCtr_1)                                                               |                                                                               NBufCtr_26_3466 |     39(0.01%) |     8(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   RetimeWrapper                                                             |                                                                        RetimeWrapper_248_3484 |     95(0.03%) |    88(0.03%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     sr                                                                      |                                                      RetimeShiftRegister__parameterized4_3485 |     95(0.03%) |    88(0.03%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 RetimeWrapper                                                               |                                                                            RetimeWrapper_3467 |      8(0.01%) |     8(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   sr                                                                        |                                                                      RetimeShiftRegister_3483 |      8(0.01%) |     8(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sDone_latch_0                                                               |                                                                                     SRFF_3468 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sDone_latch_1                                                               |                                                                                     SRFF_3469 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sDone_latch_2                                                               |                                                                                     SRFF_3470 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sDone_latch_3                                                               |                                                                                     SRFF_3471 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sDone_latch_4                                                               |                                                                                     SRFF_3472 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sDone_latch_5                                                               |                                                                                     SRFF_3473 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sEn_latch_0                                                                 |                                                                                     SRFF_3474 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sEn_latch_1                                                                 |                                                                                     SRFF_3475 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sEn_latch_2                                                                 |                                                                                     SRFF_3476 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sEn_latch_3                                                                 |                                                                                     SRFF_3477 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sEn_latch_4                                                                 |                                                                                     SRFF_3478 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sEn_latch_5                                                                 |                                                                                     SRFF_3479 |      4(0.01%) |     4(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 statesInR_1                                                                 |                                                                               NBufCtr_28_3480 |    219(0.08%) |   185(0.07%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (statesInR_1)                                                             |                                                                               NBufCtr_28_3480 |     34(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   RetimeWrapper                                                             |                                                                        RetimeWrapper_248_3481 |    188(0.07%) |   185(0.07%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     sr                                                                      |                                                      RetimeShiftRegister__parameterized4_3482 |    188(0.07%) |   185(0.07%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             x555_tmp_1                                                                      |                                                                                x554_tmp_0_228 |    539(0.20%) |   477(0.17%) |    0(0.00%) |   0(0.00%) |   314(0.06%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               SRAM                                                                          |                                                                                  SRAM_10_3404 |     16(0.01%) |    16(0.01%) |    0(0.00%) |   0(0.00%) |    34(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 Mem1D                                                                       |                                                                                  Mem1D_5_3454 |     16(0.01%) |    16(0.01%) |    0(0.00%) |   0(0.00%) |    34(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   RetimeWrapper                                                             |                                                                        RetimeWrapper_112_3455 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     sr                                                                      |                                                     RetimeShiftRegister__parameterized11_3457 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   SRAM                                                                      |                                                                                   SRAM_4_3456 |     16(0.01%) |    16(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               SRAM_1                                                                        |                                                                                  SRAM_10_3405 |     16(0.01%) |    16(0.01%) |    0(0.00%) |   0(0.00%) |    34(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 Mem1D                                                                       |                                                                                  Mem1D_5_3450 |     16(0.01%) |    16(0.01%) |    0(0.00%) |   0(0.00%) |    34(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   RetimeWrapper                                                             |                                                                        RetimeWrapper_112_3451 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     sr                                                                      |                                                     RetimeShiftRegister__parameterized11_3453 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   SRAM                                                                      |                                                                                   SRAM_4_3452 |     16(0.01%) |    16(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               SRAM_2                                                                        |                                                                                  SRAM_10_3406 |     16(0.01%) |    16(0.01%) |    0(0.00%) |   0(0.00%) |    34(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 Mem1D                                                                       |                                                                                  Mem1D_5_3446 |     16(0.01%) |    16(0.01%) |    0(0.00%) |   0(0.00%) |    34(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   RetimeWrapper                                                             |                                                                        RetimeWrapper_112_3447 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     sr                                                                      |                                                     RetimeShiftRegister__parameterized11_3449 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   SRAM                                                                      |                                                                                   SRAM_4_3448 |     16(0.01%) |    16(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               SRAM_3                                                                        |                                                                                  SRAM_10_3407 |     16(0.01%) |    16(0.01%) |    0(0.00%) |   0(0.00%) |    34(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 Mem1D                                                                       |                                                                                  Mem1D_5_3442 |     16(0.01%) |    16(0.01%) |    0(0.00%) |   0(0.00%) |    34(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   RetimeWrapper                                                             |                                                                        RetimeWrapper_112_3443 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     sr                                                                      |                                                     RetimeShiftRegister__parameterized11_3445 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   SRAM                                                                      |                                                                                   SRAM_4_3444 |     16(0.01%) |    16(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               SRAM_4                                                                        |                                                                                  SRAM_10_3408 |     16(0.01%) |    16(0.01%) |    0(0.00%) |   0(0.00%) |    34(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 Mem1D                                                                       |                                                                                  Mem1D_5_3438 |     16(0.01%) |    16(0.01%) |    0(0.00%) |   0(0.00%) |    34(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   RetimeWrapper                                                             |                                                                        RetimeWrapper_112_3439 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     sr                                                                      |                                                     RetimeShiftRegister__parameterized11_3441 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   SRAM                                                                      |                                                                                   SRAM_4_3440 |     16(0.01%) |    16(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               SRAM_5                                                                        |                                                                                  SRAM_10_3409 |     16(0.01%) |    16(0.01%) |    0(0.00%) |   0(0.00%) |    34(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 Mem1D                                                                       |                                                                                  Mem1D_5_3434 |     16(0.01%) |    16(0.01%) |    0(0.00%) |   0(0.00%) |    34(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   RetimeWrapper                                                             |                                                                        RetimeWrapper_112_3435 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     sr                                                                      |                                                     RetimeShiftRegister__parameterized11_3437 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   SRAM                                                                      |                                                                                   SRAM_4_3436 |     16(0.01%) |    16(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               ctrl                                                                          |                                                                         NBufController_5_3410 |    443(0.16%) |   381(0.14%) |    0(0.00%) |   0(0.00%) |   110(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 (ctrl)                                                                      |                                                                         NBufController_5_3410 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 NBufCtr                                                                     |                                                                               NBufCtr_25_3411 |     79(0.03%) |    79(0.03%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (NBufCtr)                                                                 |                                                                               NBufCtr_25_3411 |      1(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   RetimeWrapper                                                             |                                                                        RetimeWrapper_248_3432 |     79(0.03%) |    79(0.03%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     sr                                                                      |                                                      RetimeShiftRegister__parameterized4_3433 |     79(0.03%) |    79(0.03%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 NBufCtr_1                                                                   |                                                                               NBufCtr_26_3412 |    128(0.05%) |    98(0.04%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (NBufCtr_1)                                                               |                                                                               NBufCtr_26_3412 |     31(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   RetimeWrapper                                                             |                                                                        RetimeWrapper_248_3430 |    105(0.04%) |    98(0.04%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     sr                                                                      |                                                      RetimeShiftRegister__parameterized4_3431 |    105(0.04%) |    98(0.04%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 RetimeWrapper                                                               |                                                                            RetimeWrapper_3413 |     10(0.01%) |    10(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   sr                                                                        |                                                                      RetimeShiftRegister_3429 |     10(0.01%) |    10(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sDone_latch_0                                                               |                                                                                     SRFF_3414 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sDone_latch_1                                                               |                                                                                     SRFF_3415 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sDone_latch_2                                                               |                                                                                     SRFF_3416 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sDone_latch_3                                                               |                                                                                     SRFF_3417 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sDone_latch_4                                                               |                                                                                     SRFF_3418 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sDone_latch_5                                                               |                                                                                     SRFF_3419 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sEn_latch_0                                                                 |                                                                                     SRFF_3420 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sEn_latch_1                                                                 |                                                                                     SRFF_3421 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sEn_latch_2                                                                 |                                                                                     SRFF_3422 |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sEn_latch_3                                                                 |                                                                                     SRFF_3423 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sEn_latch_4                                                                 |                                                                                     SRFF_3424 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sEn_latch_5                                                                 |                                                                                     SRFF_3425 |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 statesInR_1                                                                 |                                                                               NBufCtr_28_3426 |    216(0.08%) |   184(0.07%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (statesInR_1)                                                             |                                                                               NBufCtr_28_3426 |     34(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   RetimeWrapper                                                             |                                                                        RetimeWrapper_248_3427 |    192(0.07%) |   184(0.07%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     sr                                                                      |                                                      RetimeShiftRegister__parameterized4_3428 |    192(0.07%) |   184(0.07%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             x556_tmp_2                                                                      |                                                                                x554_tmp_0_229 |    536(0.20%) |   474(0.17%) |    0(0.00%) |   0(0.00%) |   314(0.06%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               SRAM                                                                          |                                                                                  SRAM_10_3351 |     16(0.01%) |    16(0.01%) |    0(0.00%) |   0(0.00%) |    34(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 Mem1D                                                                       |                                                                                  Mem1D_5_3400 |     16(0.01%) |    16(0.01%) |    0(0.00%) |   0(0.00%) |    34(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   RetimeWrapper                                                             |                                                                        RetimeWrapper_112_3401 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     sr                                                                      |                                                     RetimeShiftRegister__parameterized11_3403 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   SRAM                                                                      |                                                                                   SRAM_4_3402 |     16(0.01%) |    16(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               SRAM_1                                                                        |                                                                                  SRAM_10_3352 |     16(0.01%) |    16(0.01%) |    0(0.00%) |   0(0.00%) |    34(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 Mem1D                                                                       |                                                                                  Mem1D_5_3396 |     16(0.01%) |    16(0.01%) |    0(0.00%) |   0(0.00%) |    34(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   RetimeWrapper                                                             |                                                                        RetimeWrapper_112_3397 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     sr                                                                      |                                                     RetimeShiftRegister__parameterized11_3399 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   SRAM                                                                      |                                                                                   SRAM_4_3398 |     16(0.01%) |    16(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               SRAM_2                                                                        |                                                                                  SRAM_10_3353 |     16(0.01%) |    16(0.01%) |    0(0.00%) |   0(0.00%) |    34(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 Mem1D                                                                       |                                                                                  Mem1D_5_3392 |     16(0.01%) |    16(0.01%) |    0(0.00%) |   0(0.00%) |    34(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   RetimeWrapper                                                             |                                                                        RetimeWrapper_112_3393 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     sr                                                                      |                                                     RetimeShiftRegister__parameterized11_3395 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   SRAM                                                                      |                                                                                   SRAM_4_3394 |     16(0.01%) |    16(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               SRAM_3                                                                        |                                                                                  SRAM_10_3354 |     16(0.01%) |    16(0.01%) |    0(0.00%) |   0(0.00%) |    34(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 Mem1D                                                                       |                                                                                  Mem1D_5_3388 |     16(0.01%) |    16(0.01%) |    0(0.00%) |   0(0.00%) |    34(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   RetimeWrapper                                                             |                                                                        RetimeWrapper_112_3389 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     sr                                                                      |                                                     RetimeShiftRegister__parameterized11_3391 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   SRAM                                                                      |                                                                                   SRAM_4_3390 |     16(0.01%) |    16(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               SRAM_4                                                                        |                                                                                  SRAM_10_3355 |     16(0.01%) |    16(0.01%) |    0(0.00%) |   0(0.00%) |    34(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 Mem1D                                                                       |                                                                                  Mem1D_5_3384 |     16(0.01%) |    16(0.01%) |    0(0.00%) |   0(0.00%) |    34(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   RetimeWrapper                                                             |                                                                        RetimeWrapper_112_3385 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     sr                                                                      |                                                     RetimeShiftRegister__parameterized11_3387 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   SRAM                                                                      |                                                                                   SRAM_4_3386 |     16(0.01%) |    16(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               SRAM_5                                                                        |                                                                                  SRAM_10_3356 |     16(0.01%) |    16(0.01%) |    0(0.00%) |   0(0.00%) |    34(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 Mem1D                                                                       |                                                                                  Mem1D_5_3380 |     16(0.01%) |    16(0.01%) |    0(0.00%) |   0(0.00%) |    34(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   RetimeWrapper                                                             |                                                                        RetimeWrapper_112_3381 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     sr                                                                      |                                                     RetimeShiftRegister__parameterized11_3383 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   SRAM                                                                      |                                                                                   SRAM_4_3382 |     16(0.01%) |    16(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               ctrl                                                                          |                                                                         NBufController_5_3357 |    440(0.16%) |   378(0.14%) |    0(0.00%) |   0(0.00%) |   110(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 (ctrl)                                                                      |                                                                         NBufController_5_3357 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 NBufCtr                                                                     |                                                                               NBufCtr_25_3358 |     79(0.03%) |    79(0.03%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (NBufCtr)                                                                 |                                                                               NBufCtr_25_3358 |      1(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   RetimeWrapper                                                             |                                                                        RetimeWrapper_248_3378 |     79(0.03%) |    79(0.03%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     sr                                                                      |                                                      RetimeShiftRegister__parameterized4_3379 |     79(0.03%) |    79(0.03%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 NBufCtr_1                                                                   |                                                                               NBufCtr_26_3359 |    128(0.05%) |    98(0.04%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (NBufCtr_1)                                                               |                                                                               NBufCtr_26_3359 |     31(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   RetimeWrapper                                                             |                                                                        RetimeWrapper_248_3376 |    105(0.04%) |    98(0.04%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     sr                                                                      |                                                      RetimeShiftRegister__parameterized4_3377 |    105(0.04%) |    98(0.04%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 RetimeWrapper                                                               |                                                                            RetimeWrapper_3360 |      8(0.01%) |     8(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   sr                                                                        |                                                                      RetimeShiftRegister_3375 |      8(0.01%) |     8(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sDone_latch_0                                                               |                                                                                     SRFF_3361 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sDone_latch_1                                                               |                                                                                     SRFF_3362 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sDone_latch_2                                                               |                                                                                     SRFF_3363 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sDone_latch_3                                                               |                                                                                     SRFF_3364 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sDone_latch_4                                                               |                                                                                     SRFF_3365 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sDone_latch_5                                                               |                                                                                     SRFF_3366 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sEn_latch_0                                                                 |                                                                                     SRFF_3367 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sEn_latch_1                                                                 |                                                                                     SRFF_3368 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sEn_latch_2                                                                 |                                                                                     SRFF_3369 |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sEn_latch_3                                                                 |                                                                                     SRFF_3370 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sEn_latch_4                                                                 |                                                                                     SRFF_3371 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sEn_latch_5                                                                 |                                                                                     SRFF_3372 |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 statesInR_1                                                                 |                                                                                    NBufCtr_28 |    215(0.08%) |   183(0.07%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (statesInR_1)                                                             |                                                                                    NBufCtr_28 |     34(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   RetimeWrapper                                                             |                                                                        RetimeWrapper_248_3373 |    184(0.07%) |   183(0.07%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     sr                                                                      |                                                      RetimeShiftRegister__parameterized4_3374 |    184(0.07%) |   183(0.07%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             x557_tmp_3                                                                      |                                                                                    x557_tmp_3 |    406(0.15%) |   376(0.14%) |    0(0.00%) |   0(0.00%) |   288(0.05%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               SRAM                                                                          |                                                                                  SRAM_10_3304 |     18(0.01%) |    18(0.01%) |    0(0.00%) |   0(0.00%) |    35(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 Mem1D                                                                       |                                                                                  Mem1D_5_3347 |     18(0.01%) |    18(0.01%) |    0(0.00%) |   0(0.00%) |    35(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   RetimeWrapper                                                             |                                                                        RetimeWrapper_112_3348 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     sr                                                                      |                                                     RetimeShiftRegister__parameterized11_3350 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   SRAM                                                                      |                                                                                   SRAM_4_3349 |     16(0.01%) |    16(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               SRAM_1                                                                        |                                                                                  SRAM_10_3305 |     13(0.01%) |    13(0.01%) |    0(0.00%) |   0(0.00%) |    35(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 Mem1D                                                                       |                                                                                  Mem1D_5_3343 |     13(0.01%) |    13(0.01%) |    0(0.00%) |   0(0.00%) |    35(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   RetimeWrapper                                                             |                                                                        RetimeWrapper_112_3344 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     sr                                                                      |                                                     RetimeShiftRegister__parameterized11_3346 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   SRAM                                                                      |                                                                                   SRAM_4_3345 |     11(0.01%) |    11(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               SRAM_2                                                                        |                                                                                  SRAM_10_3306 |     10(0.01%) |    10(0.01%) |    0(0.00%) |   0(0.00%) |    35(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 Mem1D                                                                       |                                                                                  Mem1D_5_3339 |     10(0.01%) |    10(0.01%) |    0(0.00%) |   0(0.00%) |    35(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   RetimeWrapper                                                             |                                                                        RetimeWrapper_112_3340 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     sr                                                                      |                                                     RetimeShiftRegister__parameterized11_3342 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   SRAM                                                                      |                                                                                   SRAM_4_3341 |      8(0.01%) |     8(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               SRAM_3                                                                        |                                                                                  SRAM_10_3307 |     15(0.01%) |    15(0.01%) |    0(0.00%) |   0(0.00%) |    35(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 Mem1D                                                                       |                                                                                  Mem1D_5_3335 |     15(0.01%) |    15(0.01%) |    0(0.00%) |   0(0.00%) |    35(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   RetimeWrapper                                                             |                                                                        RetimeWrapper_112_3336 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     sr                                                                      |                                                     RetimeShiftRegister__parameterized11_3338 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   SRAM                                                                      |                                                                                   SRAM_4_3337 |     13(0.01%) |    13(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               SRAM_4                                                                        |                                                                                  SRAM_10_3308 |     18(0.01%) |    18(0.01%) |    0(0.00%) |   0(0.00%) |    35(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 Mem1D                                                                       |                                                                                  Mem1D_5_3331 |     18(0.01%) |    18(0.01%) |    0(0.00%) |   0(0.00%) |    35(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   RetimeWrapper                                                             |                                                                        RetimeWrapper_112_3332 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     sr                                                                      |                                                     RetimeShiftRegister__parameterized11_3334 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   SRAM                                                                      |                                                                                   SRAM_4_3333 |     16(0.01%) |    16(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               SRAM_5                                                                        |                                                                                  SRAM_10_3309 |     18(0.01%) |    18(0.01%) |    0(0.00%) |   0(0.00%) |    35(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 Mem1D                                                                       |                                                                                  Mem1D_5_3327 |     18(0.01%) |    18(0.01%) |    0(0.00%) |   0(0.00%) |    35(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   RetimeWrapper                                                             |                                                                        RetimeWrapper_112_3328 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     sr                                                                      |                                                     RetimeShiftRegister__parameterized11_3330 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   SRAM                                                                      |                                                                                   SRAM_4_3329 |     16(0.01%) |    16(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               ctrl                                                                          |                                                                              NBufController_5 |    314(0.11%) |   284(0.10%) |    0(0.00%) |   0(0.00%) |    78(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 (ctrl)                                                                      |                                                                              NBufController_5 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 NBufCtr                                                                     |                                                                                    NBufCtr_25 |     79(0.03%) |    79(0.03%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (NBufCtr)                                                                 |                                                                                    NBufCtr_25 |      1(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   RetimeWrapper                                                             |                                                                        RetimeWrapper_248_3325 |     79(0.03%) |    79(0.03%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     sr                                                                      |                                                      RetimeShiftRegister__parameterized4_3326 |     79(0.03%) |    79(0.03%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 NBufCtr_1                                                                   |                                                                                    NBufCtr_26 |    218(0.08%) |   188(0.07%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (NBufCtr_1)                                                               |                                                                                    NBufCtr_26 |     31(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   RetimeWrapper                                                             |                                                                             RetimeWrapper_248 |    195(0.07%) |   188(0.07%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     sr                                                                      |                                                      RetimeShiftRegister__parameterized4_3324 |    195(0.07%) |   188(0.07%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 RetimeWrapper                                                               |                                                                            RetimeWrapper_3310 |     10(0.01%) |    10(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   sr                                                                        |                                                                      RetimeShiftRegister_3323 |     10(0.01%) |    10(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sDone_latch_0                                                               |                                                                                     SRFF_3311 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sDone_latch_1                                                               |                                                                                     SRFF_3312 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sDone_latch_2                                                               |                                                                                     SRFF_3313 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sDone_latch_3                                                               |                                                                                     SRFF_3314 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sDone_latch_4                                                               |                                                                                     SRFF_3315 |      4(0.01%) |     4(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sDone_latch_5                                                               |                                                                                     SRFF_3316 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sEn_latch_0                                                                 |                                                                                     SRFF_3317 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sEn_latch_1                                                                 |                                                                                     SRFF_3318 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sEn_latch_2                                                                 |                                                                                     SRFF_3319 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sEn_latch_3                                                                 |                                                                                     SRFF_3320 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sEn_latch_4                                                                 |                                                                                     SRFF_3321 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sEn_latch_5                                                                 |                                                                                     SRFF_3322 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             x558_tmp_4                                                                      |                                                                                    x558_tmp_4 |    832(0.30%) |   601(0.22%) |  168(0.12%) |   0(0.00%) |   581(0.11%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               SRAM                                                                          |                                                                                       SRAM_10 |     64(0.02%) |    40(0.01%) |   24(0.02%) |   0(0.00%) |    67(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 Mem1D                                                                       |                                                                                  Mem1D_5_3299 |     64(0.02%) |    40(0.01%) |   24(0.02%) |   0(0.00%) |    67(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   RetimeWrapper                                                             |                                                                        RetimeWrapper_112_3300 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     sr                                                                      |                                                     RetimeShiftRegister__parameterized11_3303 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   SRAM                                                                      |                                                                                   SRAM_4_3301 |     63(0.02%) |    39(0.01%) |   24(0.02%) |   0(0.00%) |    65(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     (SRAM)                                                                  |                                                                                   SRAM_4_3301 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                          |                                                           SRAMVerilogAWS__parameterized0_3302 |     63(0.02%) |    39(0.01%) |   24(0.02%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               SRAM_1                                                                        |                                                                                  SRAM_10_3246 |     41(0.01%) |    17(0.01%) |   24(0.02%) |   0(0.00%) |    67(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 Mem1D                                                                       |                                                                                  Mem1D_5_3294 |     41(0.01%) |    17(0.01%) |   24(0.02%) |   0(0.00%) |    67(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   RetimeWrapper                                                             |                                                                        RetimeWrapper_112_3295 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     sr                                                                      |                                                     RetimeShiftRegister__parameterized11_3298 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   SRAM                                                                      |                                                                                   SRAM_4_3296 |     40(0.01%) |    16(0.01%) |   24(0.02%) |   0(0.00%) |    65(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     (SRAM)                                                                  |                                                                                   SRAM_4_3296 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                          |                                                           SRAMVerilogAWS__parameterized0_3297 |     40(0.01%) |    16(0.01%) |   24(0.02%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               SRAM_2                                                                        |                                                                                  SRAM_10_3247 |     41(0.01%) |    17(0.01%) |   24(0.02%) |   0(0.00%) |    67(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 Mem1D                                                                       |                                                                                  Mem1D_5_3289 |     41(0.01%) |    17(0.01%) |   24(0.02%) |   0(0.00%) |    67(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   RetimeWrapper                                                             |                                                                        RetimeWrapper_112_3290 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     sr                                                                      |                                                     RetimeShiftRegister__parameterized11_3293 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   SRAM                                                                      |                                                                                   SRAM_4_3291 |     40(0.01%) |    16(0.01%) |   24(0.02%) |   0(0.00%) |    65(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     (SRAM)                                                                  |                                                                                   SRAM_4_3291 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                          |                                                           SRAMVerilogAWS__parameterized0_3292 |     40(0.01%) |    16(0.01%) |   24(0.02%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               SRAM_3                                                                        |                                                                                  SRAM_10_3248 |     42(0.02%) |    18(0.01%) |   24(0.02%) |   0(0.00%) |    67(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 Mem1D                                                                       |                                                                                  Mem1D_5_3284 |     42(0.02%) |    18(0.01%) |   24(0.02%) |   0(0.00%) |    67(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   RetimeWrapper                                                             |                                                                        RetimeWrapper_112_3285 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     sr                                                                      |                                                     RetimeShiftRegister__parameterized11_3288 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   SRAM                                                                      |                                                                                   SRAM_4_3286 |     40(0.01%) |    16(0.01%) |   24(0.02%) |   0(0.00%) |    65(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     (SRAM)                                                                  |                                                                                   SRAM_4_3286 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                          |                                                           SRAMVerilogAWS__parameterized0_3287 |     40(0.01%) |    16(0.01%) |   24(0.02%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               SRAM_4                                                                        |                                                                                  SRAM_10_3249 |     41(0.01%) |    17(0.01%) |   24(0.02%) |   0(0.00%) |    67(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 Mem1D                                                                       |                                                                                  Mem1D_5_3279 |     41(0.01%) |    17(0.01%) |   24(0.02%) |   0(0.00%) |    67(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   RetimeWrapper                                                             |                                                                        RetimeWrapper_112_3280 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     sr                                                                      |                                                     RetimeShiftRegister__parameterized11_3283 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   SRAM                                                                      |                                                                                   SRAM_4_3281 |     40(0.01%) |    16(0.01%) |   24(0.02%) |   0(0.00%) |    65(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     (SRAM)                                                                  |                                                                                   SRAM_4_3281 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                          |                                                           SRAMVerilogAWS__parameterized0_3282 |     40(0.01%) |    16(0.01%) |   24(0.02%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               SRAM_5                                                                        |                                                                                  SRAM_10_3250 |     49(0.02%) |    25(0.01%) |   24(0.02%) |   0(0.00%) |    67(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 Mem1D                                                                       |                                                                                  Mem1D_5_3274 |     49(0.02%) |    25(0.01%) |   24(0.02%) |   0(0.00%) |    67(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   RetimeWrapper                                                             |                                                                        RetimeWrapper_112_3275 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     sr                                                                      |                                                     RetimeShiftRegister__parameterized11_3278 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   SRAM                                                                      |                                                                                   SRAM_4_3276 |     48(0.02%) |    24(0.01%) |   24(0.02%) |   0(0.00%) |    65(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     (SRAM)                                                                  |                                                                                   SRAM_4_3276 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                          |                                                           SRAMVerilogAWS__parameterized0_3277 |     48(0.02%) |    24(0.01%) |   24(0.02%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               SRAM_6                                                                        |                                                                                  SRAM_10_3251 |     42(0.02%) |    18(0.01%) |   24(0.02%) |   0(0.00%) |    67(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 Mem1D                                                                       |                                                                                       Mem1D_5 |     42(0.02%) |    18(0.01%) |   24(0.02%) |   0(0.00%) |    67(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   RetimeWrapper                                                             |                                                                             RetimeWrapper_112 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     sr                                                                      |                                                          RetimeShiftRegister__parameterized11 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   SRAM                                                                      |                                                                                        SRAM_4 |     41(0.01%) |    17(0.01%) |   24(0.02%) |   0(0.00%) |    65(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     (SRAM)                                                                  |                                                                                        SRAM_4 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                          |                                                                SRAMVerilogAWS__parameterized0 |     41(0.01%) |    17(0.01%) |   24(0.02%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               ctrl                                                                          |                                                                              NBufController_9 |    512(0.19%) |   449(0.16%) |    0(0.00%) |   0(0.00%) |   112(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 (ctrl)                                                                      |                                                                              NBufController_9 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 NBufCtr                                                                     |                                                                                     NBufCtr_9 |     83(0.03%) |    81(0.03%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (NBufCtr)                                                                 |                                                                                     NBufCtr_9 |      3(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   RetimeWrapper                                                             |                                                                        RetimeWrapper_178_3272 |     83(0.03%) |    81(0.03%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     sr                                                                      |                                                      RetimeShiftRegister__parameterized4_3273 |     83(0.03%) |    81(0.03%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 NBufCtr_1                                                                   |                                                                                    NBufCtr_15 |    129(0.05%) |    98(0.04%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (NBufCtr_1)                                                               |                                                                                    NBufCtr_15 |     31(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   RetimeWrapper                                                             |                                                                        RetimeWrapper_178_3270 |    113(0.04%) |    98(0.04%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     sr                                                                      |                                                      RetimeShiftRegister__parameterized4_3271 |    113(0.04%) |    98(0.04%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 RetimeWrapper                                                               |                                                                            RetimeWrapper_3252 |     12(0.01%) |    12(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   sr                                                                        |                                                                      RetimeShiftRegister_3269 |     12(0.01%) |    12(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sDone_latch_0                                                               |                                                                                     SRFF_3253 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sDone_latch_1                                                               |                                                                                     SRFF_3254 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sDone_latch_2                                                               |                                                                                     SRFF_3255 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sDone_latch_3                                                               |                                                                                     SRFF_3256 |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sDone_latch_4                                                               |                                                                                     SRFF_3257 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sDone_latch_5                                                               |                                                                                     SRFF_3258 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sDone_latch_6                                                               |                                                                                     SRFF_3259 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sEn_latch_0                                                                 |                                                                                     SRFF_3260 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sEn_latch_1                                                                 |                                                                                     SRFF_3261 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sEn_latch_2                                                                 |                                                                                     SRFF_3262 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sEn_latch_3                                                                 |                                                                                     SRFF_3263 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sEn_latch_4                                                                 |                                                                                     SRFF_3264 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sEn_latch_5                                                                 |                                                                                     SRFF_3265 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sEn_latch_6                                                                 |                                                                                     SRFF_3266 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 statesInR_6                                                                 |                                                                                    NBufCtr_16 |    281(0.10%) |   251(0.09%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (statesInR_6)                                                             |                                                                                    NBufCtr_16 |      2(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   RetimeWrapper                                                             |                                                                        RetimeWrapper_178_3267 |    281(0.10%) |   251(0.09%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     sr                                                                      |                                                      RetimeShiftRegister__parameterized4_3268 |    281(0.10%) |   251(0.09%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             x560_ctrchain                                                                   |                                                                             x549_ctrchain_230 |      4(0.01%) |     4(0.01%) |    0(0.00%) |   0(0.00%) |     4(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               (x560_ctrchain)                                                               |                                                                             x549_ctrchain_230 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               ctrs_0                                                                        |                                                                          SingleCounter_6_3244 |      4(0.01%) |     4(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 bases_0                                                                     |                                                                                    FF_12_3245 |      4(0.01%) |     4(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             x579_inr_Foreach_kernelx579_inr_Foreach_concrete1                               |                                             x579_inr_Foreach_kernelx579_inr_Foreach_concrete1 |    147(0.05%) |   140(0.05%) |    0(0.00%) |   6(0.01%) |    83(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                                 |                                                                         RetimeWrapper_31_3212 |     18(0.01%) |    18(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sr                                                                          |                                                      RetimeShiftRegister__parameterized4_3243 |     18(0.01%) |    18(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               RetimeWrapper_10                                                              |                                                                         RetimeWrapper_21_3213 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   1(0.01%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sr                                                                          |                                                      RetimeShiftRegister__parameterized2_3242 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   1(0.01%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               RetimeWrapper_11                                                              |                                                                         RetimeWrapper_21_3214 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   1(0.01%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sr                                                                          |                                                      RetimeShiftRegister__parameterized2_3241 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   1(0.01%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               RetimeWrapper_12                                                              |                                                                         RetimeWrapper_21_3215 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   1(0.01%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sr                                                                          |                                                      RetimeShiftRegister__parameterized2_3240 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   1(0.01%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               RetimeWrapper_17                                                              |                                                                            RetimeWrapper_3216 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sr                                                                          |                                                                      RetimeShiftRegister_3239 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               RetimeWrapper_8                                                               |                                                                             RetimeWrapper_474 |     21(0.01%) |    19(0.01%) |    0(0.00%) |   2(0.01%) |     4(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sr                                                                          |                                                          RetimeShiftRegister__parameterized13 |     21(0.01%) |    19(0.01%) |    0(0.00%) |   2(0.01%) |     4(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               RetimeWrapper_9                                                               |                                                                         RetimeWrapper_21_3217 |      3(0.01%) |     2(0.01%) |    0(0.00%) |   1(0.01%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sr                                                                          |                                                      RetimeShiftRegister__parameterized2_3238 |      3(0.01%) |     2(0.01%) |    0(0.00%) |   1(0.01%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               x565_sum_1                                                                    |                                                                                 x739_sum_3218 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     9(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 fix2fixBox                                                                  |                                                                             fix2fixBox_3_3235 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     9(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   RetimeWrapper                                                             |                                                                         RetimeWrapper_31_3236 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     9(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     sr                                                                      |                                                      RetimeShiftRegister__parameterized4_3237 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     9(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               x570_sum_1                                                                    |                                                                                 x739_sum_3219 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     9(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 fix2fixBox                                                                  |                                                                             fix2fixBox_3_3232 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     9(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   RetimeWrapper                                                             |                                                                         RetimeWrapper_31_3233 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     9(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     sr                                                                      |                                                      RetimeShiftRegister__parameterized4_3234 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     9(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               x573_sub_1                                                                    |                                                                                 x573_sub_3220 |     97(0.04%) |    96(0.04%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 fix2fixBox                                                                  |                                                                            fix2fixBox_52_3229 |     97(0.04%) |    96(0.04%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   RetimeWrapper                                                             |                                                                         RetimeWrapper_31_3230 |     97(0.04%) |    96(0.04%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     sr                                                                      |                                                      RetimeShiftRegister__parameterized4_3231 |     97(0.04%) |    96(0.04%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               x745_sum_1                                                                    |                                                                                 x739_sum_3221 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     9(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 fix2fixBox                                                                  |                                                                             fix2fixBox_3_3226 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     9(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   RetimeWrapper                                                             |                                                                         RetimeWrapper_31_3227 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     9(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     sr                                                                      |                                                      RetimeShiftRegister__parameterized4_3228 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     9(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               x747_sum_1                                                                    |                                                                                 x739_sum_3222 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     9(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 fix2fixBox                                                                  |                                                                             fix2fixBox_3_3223 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     9(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   RetimeWrapper                                                             |                                                                         RetimeWrapper_31_3224 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     9(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     sr                                                                      |                                                      RetimeShiftRegister__parameterized4_3225 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     9(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             x579_inr_Foreach_sm                                                             |                                                                       x579_inr_Foreach_sm_231 |      8(0.01%) |     7(0.01%) |    0(0.00%) |   1(0.01%) |     7(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               (x579_inr_Foreach_sm)                                                         |                                                                       x579_inr_Foreach_sm_231 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     3(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                                 |                                                                        RetimeWrapper_451_3208 |      5(0.01%) |     4(0.01%) |    0(0.00%) |   1(0.01%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sr                                                                          |                                                     RetimeShiftRegister__parameterized12_3211 |      5(0.01%) |     4(0.01%) |    0(0.00%) |   1(0.01%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               active                                                                        |                                                                                     SRFF_3209 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               done                                                                          |                                                                                     SRFF_3210 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             x580_r_0                                                                        |                                                                                      x580_r_0 |    427(0.16%) |   363(0.13%) |    0(0.00%) |   0(0.00%) |   296(0.05%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               SRAM                                                                          |                                                                                       SRAM_71 |     13(0.01%) |    13(0.01%) |    0(0.00%) |   0(0.00%) |    64(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 Mem1D                                                                       |                                                                                 Mem1D_39_3205 |     13(0.01%) |    13(0.01%) |    0(0.00%) |   0(0.00%) |    64(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (Mem1D)                                                                   |                                                                                 Mem1D_39_3205 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   RetimeWrapper_1                                                           |                                                                         RetimeWrapper_31_3206 |     13(0.01%) |    13(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     sr                                                                      |                                                      RetimeShiftRegister__parameterized4_3207 |     13(0.01%) |    13(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               SRAM_1                                                                        |                                                                                  SRAM_71_3184 |      7(0.01%) |     7(0.01%) |    0(0.00%) |   0(0.00%) |    64(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 Mem1D                                                                       |                                                                                 Mem1D_39_3202 |      7(0.01%) |     7(0.01%) |    0(0.00%) |   0(0.00%) |    64(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (Mem1D)                                                                   |                                                                                 Mem1D_39_3202 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   RetimeWrapper_1                                                           |                                                                         RetimeWrapper_31_3203 |      7(0.01%) |     7(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     sr                                                                      |                                                      RetimeShiftRegister__parameterized4_3204 |      7(0.01%) |     7(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               SRAM_2                                                                        |                                                                                  SRAM_71_3185 |     13(0.01%) |    13(0.01%) |    0(0.00%) |   0(0.00%) |    64(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 Mem1D                                                                       |                                                                                 Mem1D_39_3199 |     13(0.01%) |    13(0.01%) |    0(0.00%) |   0(0.00%) |    64(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (Mem1D)                                                                   |                                                                                 Mem1D_39_3199 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   RetimeWrapper_1                                                           |                                                                         RetimeWrapper_31_3200 |     13(0.01%) |    13(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     sr                                                                      |                                                      RetimeShiftRegister__parameterized4_3201 |     13(0.01%) |    13(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               ctrl                                                                          |                                                                             NBufController_10 |    394(0.14%) |   330(0.12%) |    0(0.00%) |   0(0.00%) |   104(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 (ctrl)                                                                      |                                                                             NBufController_10 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 NBufCtr                                                                     |                                                                                    NBufCtr_66 |     74(0.03%) |    74(0.03%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (NBufCtr)                                                                 |                                                                                    NBufCtr_66 |      1(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   RetimeWrapper                                                             |                                                                        RetimeWrapper_500_3197 |     74(0.03%) |    74(0.03%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     sr                                                                      |                                                      RetimeShiftRegister__parameterized4_3198 |     74(0.03%) |    74(0.03%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 RetimeWrapper                                                               |                                                                            RetimeWrapper_3186 |      5(0.01%) |     5(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   sr                                                                        |                                                                      RetimeShiftRegister_3196 |      5(0.01%) |     5(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sDone_latch_0                                                               |                                                                                     SRFF_3187 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sDone_latch_1                                                               |                                                                                     SRFF_3188 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sDone_latch_2                                                               |                                                                                     SRFF_3189 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sEn_latch_0                                                                 |                                                                                     SRFF_3190 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sEn_latch_1                                                                 |                                                                                     SRFF_3191 |      5(0.01%) |     5(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sEn_latch_2                                                                 |                                                                                     SRFF_3192 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 statesInR_1                                                                 |                                                                                    NBufCtr_68 |    156(0.06%) |   123(0.04%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (statesInR_1)                                                             |                                                                                    NBufCtr_68 |     32(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   RetimeWrapper                                                             |                                                                        RetimeWrapper_500_3194 |    132(0.05%) |   123(0.04%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     sr                                                                      |                                                      RetimeShiftRegister__parameterized4_3195 |    132(0.05%) |   123(0.04%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 statesInR_2                                                                 |                                                                                    NBufCtr_69 |    154(0.06%) |   123(0.04%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (statesInR_2)                                                             |                                                                                    NBufCtr_69 |      1(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   RetimeWrapper                                                             |                                                                             RetimeWrapper_500 |    154(0.06%) |   123(0.04%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     sr                                                                      |                                                      RetimeShiftRegister__parameterized4_3193 |    154(0.06%) |   123(0.04%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             x593_inr_UnitPipe_kernelx593_inr_UnitPipe_concrete1                             |                                           x593_inr_UnitPipe_kernelx593_inr_UnitPipe_concrete1 |    366(0.13%) |   129(0.05%) |    0(0.00%) | 229(0.16%) |   598(0.11%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |    24(0.95%) |
|               RetimeWrapper                                                                 |                                                                        RetimeWrapper_527_3149 |     48(0.02%) |    16(0.01%) |    0(0.00%) |  32(0.02%) |    64(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sr                                                                          |                                                     RetimeShiftRegister__parameterized16_3183 |     48(0.02%) |    16(0.01%) |    0(0.00%) |  32(0.02%) |    64(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               RetimeWrapper_1                                                               |                                                                             RetimeWrapper_531 |     48(0.02%) |    16(0.01%) |    0(0.00%) |  32(0.02%) |    64(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sr                                                                          |                                                          RetimeShiftRegister__parameterized17 |     48(0.02%) |    16(0.01%) |    0(0.00%) |  32(0.02%) |    64(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               RetimeWrapper_2                                                               |                                                                             RetimeWrapper_520 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   1(0.01%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sr                                                                          |                                                          RetimeShiftRegister__parameterized15 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   1(0.01%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               RetimeWrapper_3                                                               |                                                                            RetimeWrapper_3150 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sr                                                                          |                                                                      RetimeShiftRegister_3182 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               x586_mul_1                                                                    |                                                                           x586_mul__xdcDup__1 |     41(0.01%) |     0(0.00%) |    0(0.00%) |  34(0.02%) |   101(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     8(0.32%) |
|                 x586_mul                                                                    |                                                                         Multiplier__xdcDup__1 |     41(0.01%) |     0(0.00%) |    0(0.00%) |  34(0.02%) |   101(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     8(0.32%) |
|                   (x586_mul)                                                                |                                                                         Multiplier__xdcDup__1 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   m                                                                         |                                                          mul_54_54_54_6_Unsigned_Use_Mults__7 |     41(0.01%) |     0(0.00%) |    0(0.00%) |  34(0.02%) |   101(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     8(0.32%) |
|                     U0                                                                      |                                                                          mult_gen_v12_0_15__7 |     41(0.01%) |     0(0.00%) |    0(0.00%) |  34(0.02%) |   101(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     8(0.32%) |
|                       i_mult                                                                |                                                                      mult_gen_v12_0_15_viv__7 |     41(0.01%) |     0(0.00%) |    0(0.00%) |  34(0.02%) |   101(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     8(0.32%) |
|                         gDSP.gDSP_only.iDSP                                                 |                                                                                      dsp_3173 |     41(0.01%) |     0(0.00%) |    0(0.00%) |  34(0.02%) |   101(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     8(0.32%) |
|                           (gDSP.gDSP_only.iDSP)                                             |                                                                                      dsp_3173 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     8(0.32%) |
|                           use_prim.appDSP48[0].bppDSP48[1].need_output_delay.output_delay   |                                                               delay_line__parameterized5_3175 |      7(0.01%) |     0(0.00%) |    0(0.00%) |   7(0.01%) |    11(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                           use_prim.appDSP48[0].bppDSP48[2].need_output_delay.output_delay   |                                                               delay_line__parameterized9_3176 |      9(0.01%) |     0(0.00%) |    0(0.00%) |   9(0.01%) |    16(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                           use_prim.appDSP48[2].bppDSP48[1].need_output_delay.output_delay   |                                                              delay_line__parameterized10_3177 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     3(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                           use_prim.iAdelx[2].iAdely[1].use_delay_line.Adelay                |                                                               delay_line__parameterized2_3178 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    20(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                           use_prim.iBdelx[0].iBdely[2].need_delay_line.Bdelay               |                                                               delay_line__parameterized3_3179 |      7(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    17(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                           use_prim.iBdelx[1].iBdely[2].need_delay_line.Bdelay               |                                                               delay_line__parameterized4_3180 |      9(0.01%) |     0(0.00%) |    0(0.00%) |   9(0.01%) |    17(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                           use_prim.iBdelx[2].iBdely[1].need_delay_line.Bdelay               |                                                               delay_line__parameterized4_3181 |      9(0.01%) |     0(0.00%) |    0(0.00%) |   9(0.01%) |    17(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               x748_1                                                                        |                                                                               x748__xdcDup__1 |    112(0.04%) |    48(0.02%) |    0(0.00%) |  64(0.04%) |   167(0.03%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     8(0.32%) |
|                 RetimeWrapper                                                               |                                                                        RetimeWrapper_527_3162 |     78(0.03%) |    48(0.02%) |    0(0.00%) |  30(0.02%) |    64(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   sr                                                                        |                                                     RetimeShiftRegister__parameterized16_3172 |     78(0.03%) |    48(0.02%) |    0(0.00%) |  30(0.02%) |    64(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 fmamul_x748                                                                 |                                                                           x586_mul__xdcDup__2 |     34(0.01%) |     0(0.00%) |    0(0.00%) |  34(0.02%) |   103(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     8(0.32%) |
|                   x586_mul                                                                  |                                                                         Multiplier__xdcDup__2 |     34(0.01%) |     0(0.00%) |    0(0.00%) |  34(0.02%) |   103(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     8(0.32%) |
|                     (x586_mul)                                                              |                                                                         Multiplier__xdcDup__2 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     m                                                                       |                                                          mul_54_54_54_6_Unsigned_Use_Mults__6 |     34(0.01%) |     0(0.00%) |    0(0.00%) |  34(0.02%) |   103(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     8(0.32%) |
|                       U0                                                                    |                                                                          mult_gen_v12_0_15__6 |     34(0.01%) |     0(0.00%) |    0(0.00%) |  34(0.02%) |   103(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     8(0.32%) |
|                         i_mult                                                              |                                                                      mult_gen_v12_0_15_viv__6 |     34(0.01%) |     0(0.00%) |    0(0.00%) |  34(0.02%) |   103(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     8(0.32%) |
|                           gDSP.gDSP_only.iDSP                                               |                                                                                      dsp_3163 |     34(0.01%) |     0(0.00%) |    0(0.00%) |  34(0.02%) |   103(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     8(0.32%) |
|                             (gDSP.gDSP_only.iDSP)                                           |                                                                                      dsp_3163 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     8(0.32%) |
|                             use_prim.appDSP48[0].bppDSP48[1].need_output_delay.output_delay |                                                               delay_line__parameterized5_3165 |      7(0.01%) |     0(0.00%) |    0(0.00%) |   7(0.01%) |    12(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                             use_prim.appDSP48[0].bppDSP48[2].need_output_delay.output_delay |                                                               delay_line__parameterized9_3166 |      9(0.01%) |     0(0.00%) |    0(0.00%) |   9(0.01%) |    17(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                             use_prim.appDSP48[2].bppDSP48[1].need_output_delay.output_delay |                                                              delay_line__parameterized10_3167 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     3(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                             use_prim.iAdelx[2].iAdely[1].use_delay_line.Adelay              |                                                               delay_line__parameterized2_3168 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    20(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                             use_prim.iBdelx[0].iBdely[2].need_delay_line.Bdelay             |                                                               delay_line__parameterized3_3169 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    17(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                             use_prim.iBdelx[1].iBdely[2].need_delay_line.Bdelay             |                                                               delay_line__parameterized4_3170 |      9(0.01%) |     0(0.00%) |    0(0.00%) |   9(0.01%) |    17(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                             use_prim.iBdelx[2].iBdely[1].need_delay_line.Bdelay             |                                                               delay_line__parameterized4_3171 |      9(0.01%) |     0(0.00%) |    0(0.00%) |   9(0.01%) |    17(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               x749_1                                                                        |                                                                                          x748 |    115(0.04%) |    48(0.02%) |    0(0.00%) |  66(0.05%) |   199(0.04%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     8(0.32%) |
|                 RetimeWrapper                                                               |                                                                        RetimeWrapper_527_3151 |     48(0.02%) |    16(0.01%) |    0(0.00%) |  32(0.02%) |    96(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   sr                                                                        |                                                     RetimeShiftRegister__parameterized16_3161 |     48(0.02%) |    16(0.01%) |    0(0.00%) |  32(0.02%) |    96(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 add_1                                                                       |                                                                                           add |     32(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 fmamul_x748                                                                 |                                                                           x586_mul__xdcDup__3 |     35(0.01%) |     0(0.00%) |    0(0.00%) |  34(0.02%) |   103(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     8(0.32%) |
|                   x586_mul                                                                  |                                                                         Multiplier__xdcDup__3 |     35(0.01%) |     0(0.00%) |    0(0.00%) |  34(0.02%) |   103(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     8(0.32%) |
|                     (x586_mul)                                                              |                                                                         Multiplier__xdcDup__3 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     m                                                                       |                                                          mul_54_54_54_6_Unsigned_Use_Mults__5 |     35(0.01%) |     0(0.00%) |    0(0.00%) |  34(0.02%) |   103(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     8(0.32%) |
|                       U0                                                                    |                                                                          mult_gen_v12_0_15__5 |     35(0.01%) |     0(0.00%) |    0(0.00%) |  34(0.02%) |   103(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     8(0.32%) |
|                         i_mult                                                              |                                                                      mult_gen_v12_0_15_viv__5 |     35(0.01%) |     0(0.00%) |    0(0.00%) |  34(0.02%) |   103(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     8(0.32%) |
|                           gDSP.gDSP_only.iDSP                                               |                                                                                      dsp_3152 |     35(0.01%) |     0(0.00%) |    0(0.00%) |  34(0.02%) |   103(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     8(0.32%) |
|                             (gDSP.gDSP_only.iDSP)                                           |                                                                                      dsp_3152 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     8(0.32%) |
|                             use_prim.appDSP48[0].bppDSP48[1].need_output_delay.output_delay |                                                               delay_line__parameterized5_3154 |      7(0.01%) |     0(0.00%) |    0(0.00%) |   7(0.01%) |    12(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                             use_prim.appDSP48[0].bppDSP48[2].need_output_delay.output_delay |                                                               delay_line__parameterized9_3155 |      9(0.01%) |     0(0.00%) |    0(0.00%) |   9(0.01%) |    17(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                             use_prim.appDSP48[2].bppDSP48[1].need_output_delay.output_delay |                                                              delay_line__parameterized10_3156 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     3(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                             use_prim.iAdelx[2].iAdely[1].use_delay_line.Adelay              |                                                               delay_line__parameterized2_3157 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    20(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                             use_prim.iBdelx[0].iBdely[2].need_delay_line.Bdelay             |                                                               delay_line__parameterized3_3158 |      1(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    17(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                             use_prim.iBdelx[1].iBdely[2].need_delay_line.Bdelay             |                                                               delay_line__parameterized4_3159 |     10(0.01%) |     0(0.00%) |    0(0.00%) |   9(0.01%) |    17(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                             use_prim.iBdelx[2].iBdely[1].need_delay_line.Bdelay             |                                                               delay_line__parameterized4_3160 |      9(0.01%) |     0(0.00%) |    0(0.00%) |   9(0.01%) |    17(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             x593_inr_UnitPipe_sm                                                            |                                                                          x593_inr_UnitPipe_sm |      8(0.01%) |     7(0.01%) |    0(0.00%) |   1(0.01%) |     6(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               (x593_inr_UnitPipe_sm)                                                        |                                                                          x593_inr_UnitPipe_sm |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                                 |                                                                             RetimeWrapper_516 |      4(0.01%) |     3(0.01%) |    0(0.00%) |   1(0.01%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sr                                                                          |                                                          RetimeShiftRegister__parameterized14 |      4(0.01%) |     3(0.01%) |    0(0.00%) |   1(0.01%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               active                                                                        |                                                                                     SRFF_3147 |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               done                                                                          |                                                                                     SRFF_3148 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             x594_force_0                                                                    |                                                                                  x594_force_0 |    224(0.08%) |   193(0.07%) |    0(0.00%) |   0(0.00%) |   198(0.04%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               SRAM                                                                          |                                                                                       SRAM_74 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    64(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 Mem1D                                                                       |                                                                                 Mem1D_39_3144 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    64(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (Mem1D)                                                                   |                                                                                 Mem1D_39_3144 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   RetimeWrapper_1                                                           |                                                                         RetimeWrapper_31_3145 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     sr                                                                      |                                                      RetimeShiftRegister__parameterized4_3146 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               SRAM_1                                                                        |                                                                                  SRAM_74_3128 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    64(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 Mem1D                                                                       |                                                                                      Mem1D_39 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    64(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (Mem1D)                                                                   |                                                                                      Mem1D_39 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   RetimeWrapper_1                                                           |                                                                         RetimeWrapper_31_3142 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     sr                                                                      |                                                      RetimeShiftRegister__parameterized4_3143 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               ctrl                                                                          |                                                                           NBufController_3129 |    224(0.08%) |   193(0.07%) |    0(0.00%) |   0(0.00%) |    70(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 (ctrl)                                                                      |                                                                           NBufController_3129 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 NBufCtr                                                                     |                                                                                  NBufCtr_3130 |     72(0.03%) |    72(0.03%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (NBufCtr)                                                                 |                                                                                  NBufCtr_3130 |      1(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   RetimeWrapper                                                             |                                                                         RetimeWrapper_96_3140 |     72(0.03%) |    72(0.03%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     sr                                                                      |                                                      RetimeShiftRegister__parameterized4_3141 |     72(0.03%) |    72(0.03%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 RetimeWrapper                                                               |                                                                            RetimeWrapper_3131 |      4(0.01%) |     4(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   sr                                                                        |                                                                      RetimeShiftRegister_3139 |      4(0.01%) |     4(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sDone_latch_0                                                               |                                                                                     SRFF_3132 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sDone_latch_1                                                               |                                                                                     SRFF_3133 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sEn_latch_0                                                                 |                                                                                     SRFF_3134 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sEn_latch_1                                                                 |                                                                                     SRFF_3135 |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 statesInR_1                                                                 |                                                                                NBufCtr_2_3136 |    145(0.05%) |   114(0.04%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (statesInR_1)                                                             |                                                                                NBufCtr_2_3136 |     33(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   RetimeWrapper                                                             |                                                                         RetimeWrapper_96_3137 |    114(0.04%) |   114(0.04%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     sr                                                                      |                                                      RetimeShiftRegister__parameterized4_3138 |    114(0.04%) |   114(0.04%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             x595_reg                                                                        |                                                                                      x595_reg |    209(0.08%) |   178(0.06%) |    0(0.00%) |   0(0.00%) |    72(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               FF                                                                            |                                                                                         FF_28 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               FF_1                                                                          |                                                                                    FF_28_3114 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               ctrl                                                                          |                                                                           NBufController_3115 |    208(0.08%) |   177(0.06%) |    0(0.00%) |   0(0.00%) |    70(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 (ctrl)                                                                      |                                                                           NBufController_3115 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 NBufCtr                                                                     |                                                                                  NBufCtr_3116 |     73(0.03%) |    73(0.03%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (NBufCtr)                                                                 |                                                                                  NBufCtr_3116 |      1(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   RetimeWrapper                                                             |                                                                         RetimeWrapper_96_3126 |     73(0.03%) |    73(0.03%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     sr                                                                      |                                                      RetimeShiftRegister__parameterized4_3127 |     73(0.03%) |    73(0.03%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 RetimeWrapper                                                               |                                                                            RetimeWrapper_3117 |      4(0.01%) |     4(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   sr                                                                        |                                                                      RetimeShiftRegister_3125 |      4(0.01%) |     4(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sDone_latch_0                                                               |                                                                                     SRFF_3118 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sDone_latch_1                                                               |                                                                                     SRFF_3119 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sEn_latch_0                                                                 |                                                                                     SRFF_3120 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sEn_latch_1                                                                 |                                                                                     SRFF_3121 |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 statesInR_1                                                                 |                                                                                NBufCtr_2_3122 |    128(0.05%) |    97(0.04%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (statesInR_1)                                                             |                                                                                NBufCtr_2_3122 |     33(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   RetimeWrapper                                                             |                                                                         RetimeWrapper_96_3123 |     97(0.04%) |    97(0.04%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     sr                                                                      |                                                      RetimeShiftRegister__parameterized4_3124 |     97(0.04%) |    97(0.04%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             x596_reg                                                                        |                                                                                      x596_reg |    198(0.07%) |   167(0.06%) |    0(0.00%) |   0(0.00%) |    72(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               FF                                                                            |                                                                                         FF_30 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               FF_1                                                                          |                                                                                    FF_30_3104 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               ctrl                                                                          |                                                                                NBufController |    198(0.07%) |   167(0.06%) |    0(0.00%) |   0(0.00%) |    70(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 (ctrl)                                                                      |                                                                                NBufController |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 NBufCtr                                                                     |                                                                                       NBufCtr |     74(0.03%) |    74(0.03%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (NBufCtr)                                                                 |                                                                                       NBufCtr |      1(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   RetimeWrapper                                                             |                                                                         RetimeWrapper_96_3112 |     74(0.03%) |    74(0.03%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     sr                                                                      |                                                      RetimeShiftRegister__parameterized4_3113 |     74(0.03%) |    74(0.03%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 RetimeWrapper                                                               |                                                                            RetimeWrapper_3105 |      4(0.01%) |     4(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   sr                                                                        |                                                                      RetimeShiftRegister_3111 |      4(0.01%) |     4(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sDone_latch_0                                                               |                                                                                     SRFF_3106 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sDone_latch_1                                                               |                                                                                     SRFF_3107 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sEn_latch_0                                                                 |                                                                                     SRFF_3108 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sEn_latch_1                                                                 |                                                                                     SRFF_3109 |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 statesInR_1                                                                 |                                                                                     NBufCtr_2 |    117(0.04%) |    86(0.03%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (statesInR_1)                                                             |                                                                                     NBufCtr_2 |     33(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   RetimeWrapper                                                             |                                                                              RetimeWrapper_96 |     93(0.03%) |    86(0.03%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     sr                                                                      |                                                      RetimeShiftRegister__parameterized4_3110 |     93(0.03%) |    86(0.03%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             x605_inr_UnitPipe_kernelx605_inr_UnitPipe_concrete1                             |                                           x605_inr_UnitPipe_kernelx605_inr_UnitPipe_concrete1 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     3(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               (x605_inr_UnitPipe_kernelx605_inr_UnitPipe_concrete1)                         |                                           x605_inr_UnitPipe_kernelx605_inr_UnitPipe_concrete1 |      1(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                                 |                                                                          RetimeWrapper_6_3100 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sr                                                                          |                                                      RetimeShiftRegister__parameterized1_3103 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               RetimeWrapper_2                                                               |                                                                            RetimeWrapper_3101 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sr                                                                          |                                                                      RetimeShiftRegister_3102 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             x605_inr_UnitPipe_sm                                                            |                                                                           x536_inr_Foreach_sm |      6(0.01%) |     6(0.01%) |    0(0.00%) |   0(0.00%) |     7(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               (x605_inr_UnitPipe_sm)                                                        |                                                                           x536_inr_Foreach_sm |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                                 |                                                                         RetimeWrapper_58_3096 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     3(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sr                                                                          |                                                     RetimeShiftRegister__parameterized10_3099 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     3(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               active                                                                        |                                                                                     SRFF_3097 |      4(0.01%) |     4(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               done                                                                          |                                                                                     SRFF_3098 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             x621_inr_Switch_kernelx621_inr_Switch_concrete1                                 |                                               x621_inr_Switch_kernelx621_inr_Switch_concrete1 |  15604(5.69%) | 15103(5.51%) |    0(0.00%) | 244(0.17%) | 16392(2.99%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               (x621_inr_Switch_kernelx621_inr_Switch_concrete1)                             |                                               x621_inr_Switch_kernelx621_inr_Switch_concrete1 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                                 |                                                                             RetimeWrapper_290 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sr                                                                          |                                                                      RetimeShiftRegister_3095 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               x619_inr_SwitchCase_kernelx619_inr_SwitchCase_concrete1                       |                                       x619_inr_SwitchCase_kernelx619_inr_SwitchCase_concrete1 |  15579(5.68%) | 15092(5.51%) |    0(0.00%) | 236(0.16%) | 16275(2.97%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 RetimeWrapper                                                               |                                                                             RetimeWrapper_615 |     48(0.02%) |    16(0.01%) |    0(0.00%) |  32(0.02%) |    64(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   sr                                                                        |                                                          RetimeShiftRegister__parameterized20 |     48(0.02%) |    16(0.01%) |    0(0.00%) |  32(0.02%) |    64(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 RetimeWrapper_1                                                             |                                                                             RetimeWrapper_618 |     80(0.03%) |    16(0.01%) |    0(0.00%) |  64(0.04%) |    64(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   sr                                                                        |                                                          RetimeShiftRegister__parameterized21 |     80(0.03%) |    16(0.01%) |    0(0.00%) |  64(0.04%) |    64(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 RetimeWrapper_2                                                             |                                                                             RetimeWrapper_621 |     89(0.03%) |    25(0.01%) |    0(0.00%) |  64(0.04%) |    64(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   sr                                                                        |                                                     RetimeShiftRegister__parameterized22_3094 |     89(0.03%) |    25(0.01%) |    0(0.00%) |  64(0.04%) |    64(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 RetimeWrapper_3                                                             |                                                                             RetimeWrapper_624 |   1265(0.46%) |  1265(0.46%) |    0(0.00%) |   0(0.00%) |  2560(0.47%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   sr                                                                        |                                                          RetimeShiftRegister__parameterized23 |   1265(0.46%) |  1265(0.46%) |    0(0.00%) |   0(0.00%) |  2560(0.47%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 RetimeWrapper_4                                                             |                                                                         RetimeWrapper_621_298 |    112(0.04%) |    48(0.02%) |    0(0.00%) |  64(0.04%) |    64(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   sr                                                                        |                                                          RetimeShiftRegister__parameterized22 |    112(0.04%) |    48(0.02%) |    0(0.00%) |  64(0.04%) |    64(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 x611_div_1                                                                  |                                                                           x611_div__xdcDup__1 |   1997(0.73%) |  1938(0.71%) |    0(0.00%) |   1(0.01%) |  1874(0.34%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   x611_div                                                                  |                                                                            Divider__xdcDup__1 |   1997(0.73%) |  1938(0.71%) |    0(0.00%) |   1(0.01%) |  1874(0.34%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     (x611_div)                                                              |                                                                            Divider__xdcDup__1 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     m                                                                       |                                                             div_55_32_20_Signed_Fractional__7 |   1997(0.73%) |  1938(0.71%) |    0(0.00%) |   1(0.01%) |  1874(0.34%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       U0                                                                    |                                                                            div_gen_v5_1_15__7 |   1997(0.73%) |  1938(0.71%) |    0(0.00%) |   1(0.01%) |  1874(0.34%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                         i_synth                                                             |                                                                        div_gen_v5_1_15_viv__7 |   1997(0.73%) |  1938(0.71%) |    0(0.00%) |   1(0.01%) |  1874(0.34%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                           i_nonzero_fract.i_synth                                           |                                                                            div_gen_synth_2688 |   1997(0.73%) |  1938(0.71%) |    0(0.00%) |   1(0.01%) |  1874(0.34%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                             i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider                 |                                                                       bip_sdivider_synth_2689 |   1997(0.73%) |  1938(0.71%) |    0(0.00%) |   1(0.01%) |  1874(0.34%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                               i_sdivider.divider_blk                                        |                                                                             dividervdc_v_2690 |   1925(0.70%) |  1869(0.68%) |    0(0.00%) |   0(0.00%) |  1760(0.32%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[0].adder_gen.reg_req.adsu_mod                      |                                                                              addsubreg_v_2701 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                             c_addsub_viv_3089 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                            c_addsub_lut6_3090 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                            c_addsub_lut6_3090 |     34(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                     xbip_pipe_v3_0_6_viv__parameterized9_3092 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs        |                                                     xbip_pipe_v3_0_6_viv__parameterized5_2702 |     32(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[0].num_stages.numerator_gen.del_numer              |                                                     xbip_pipe_v3_0_6_viv__parameterized3_2703 |     40(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    48(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[10].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_2704 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_3084 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_3085 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[11].adder_gen.reg_req.adsu_mod                     |                                                                              addsubreg_v_2705 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                             c_addsub_viv_3079 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                            c_addsub_lut6_3080 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                            c_addsub_lut6_3080 |     34(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                     xbip_pipe_v3_0_6_viv__parameterized9_3082 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[12].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_2707 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_3074 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_3075 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs       |                                                     xbip_pipe_v3_0_6_viv__parameterized5_2708 |      4(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[12].num_stages.numerator_gen.del_numer             |                                                    xbip_pipe_v3_0_6_viv__parameterized61_2709 |      1(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    37(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[13].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_2710 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_3069 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_3070 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[14].adder_gen.reg_req.adsu_mod                     |                                                                              addsubreg_v_2711 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                             c_addsub_viv_3064 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                            c_addsub_lut6_3065 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                            c_addsub_lut6_3065 |     34(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                     xbip_pipe_v3_0_6_viv__parameterized9_3067 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[15].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_2713 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_3059 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_3060 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs       |                                                     xbip_pipe_v3_0_6_viv__parameterized5_2714 |      7(0.01%) |     4(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[15].num_stages.numerator_gen.del_numer             |                                                    xbip_pipe_v3_0_6_viv__parameterized73_2715 |      2(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    35(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[16].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_2716 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_3054 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_3055 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[17].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_2717 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_3049 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_3050 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[18].adder_gen.reg_req.adsu_mod                     |                                                                              addsubreg_v_2718 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                             c_addsub_viv_3044 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                            c_addsub_lut6_3045 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                            c_addsub_lut6_3045 |     34(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                     xbip_pipe_v3_0_6_viv__parameterized9_3047 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[18].quot_gen.quot_reg.i_div1.quot_out              |                                                    xbip_pipe_v3_0_6_viv__parameterized87_2719 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     3(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[19].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_2720 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_3039 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_3040 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs       |                                                     xbip_pipe_v3_0_6_viv__parameterized5_2721 |      6(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[19].num_stages.numerator_gen.del_numer             |                                                    xbip_pipe_v3_0_6_viv__parameterized89_2722 |      4(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    31(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[1].adder_gen.reg_req.adsu_mod                      |                                                              addsubreg_v__parameterized0_2723 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_3034 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_3035 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs        |                                                     xbip_pipe_v3_0_6_viv__parameterized5_2724 |      5(0.01%) |     4(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[1].num_stages.numerator_gen.del_numer              |                                                    xbip_pipe_v3_0_6_viv__parameterized11_2725 |     33(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    47(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[20].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_2726 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_3029 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_3030 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[21].adder_gen.reg_req.adsu_mod                     |                                                                              addsubreg_v_2727 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                             c_addsub_viv_3024 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                            c_addsub_lut6_3025 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                            c_addsub_lut6_3025 |     34(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                     xbip_pipe_v3_0_6_viv__parameterized9_3027 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[21].quot_gen.quot_reg.i_div1.quot_out              |                                                    xbip_pipe_v3_0_6_viv__parameterized99_2728 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     6(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[22].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_2729 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_3019 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_3020 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs       |                                                     xbip_pipe_v3_0_6_viv__parameterized5_2730 |      5(0.01%) |     4(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[22].num_stages.numerator_gen.del_numer             |                                                   xbip_pipe_v3_0_6_viv__parameterized101_2731 |      5(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    28(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[23].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_2732 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_3014 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_3015 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[24].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_2733 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_3009 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_3010 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[25].adder_gen.reg_req.adsu_mod                     |                                                                              addsubreg_v_2734 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                             c_addsub_viv_3004 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                            c_addsub_lut6_3005 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                            c_addsub_lut6_3005 |     34(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                     xbip_pipe_v3_0_6_viv__parameterized9_3007 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[25].quot_gen.quot_reg.i_div1.quot_out              |                                                   xbip_pipe_v3_0_6_viv__parameterized115_2735 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    10(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[26].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_2736 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_2999 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_3000 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[26].divisor_gen.divisor_dc1.del_divisor_msbs       |                                                     xbip_pipe_v3_0_6_viv__parameterized5_2737 |      6(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[26].num_stages.numerator_gen.del_numer             |                                                   xbip_pipe_v3_0_6_viv__parameterized117_2738 |      4(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    25(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[27].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_2739 |     37(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_2994 |     37(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_2995 |     37(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[28].adder_gen.reg_req.adsu_mod                     |                                                                              addsubreg_v_2740 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                             c_addsub_viv_2989 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                            c_addsub_lut6_2990 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                            c_addsub_lut6_2990 |     34(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                     xbip_pipe_v3_0_6_viv__parameterized9_2992 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[28].quot_gen.quot_reg.i_div1.quot_out              |                                                   xbip_pipe_v3_0_6_viv__parameterized127_2741 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    13(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[29].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_2742 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_2984 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_2985 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[29].divisor_gen.divisor_dc1.del_divisor_msbs       |                                                     xbip_pipe_v3_0_6_viv__parameterized5_2743 |     13(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[29].num_stages.numerator_gen.del_numer             |                                                   xbip_pipe_v3_0_6_viv__parameterized129_2744 |      4(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    22(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[2].adder_gen.reg_req.adsu_mod                      |                                                              addsubreg_v__parameterized0_2745 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_2979 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_2980 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[30].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_2746 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_2974 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_2975 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[31].adder_gen.reg_req.adsu_mod                     |                                                                              addsubreg_v_2747 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                             c_addsub_viv_2969 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                            c_addsub_lut6_2970 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                            c_addsub_lut6_2970 |     34(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                     xbip_pipe_v3_0_6_viv__parameterized9_2972 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[31].quot_gen.quot_reg.i_div1.quot_out              |                                                   xbip_pipe_v3_0_6_viv__parameterized139_2748 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    16(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[32].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_2749 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_2964 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_2965 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[32].divisor_gen.divisor_dc1.del_divisor_msbs       |                                                     xbip_pipe_v3_0_6_viv__parameterized5_2750 |     12(0.01%) |     4(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[32].num_stages.numerator_gen.del_numer             |                                                   xbip_pipe_v3_0_6_viv__parameterized141_2751 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    20(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[33].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_2752 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_2959 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_2960 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[34].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_2753 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_2954 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_2955 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[35].adder_gen.reg_req.adsu_mod                     |                                                                              addsubreg_v_2754 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                             c_addsub_viv_2949 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                            c_addsub_lut6_2950 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                            c_addsub_lut6_2950 |     34(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                     xbip_pipe_v3_0_6_viv__parameterized9_2952 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[35].quot_gen.quot_reg.i_div1.quot_out              |                                                   xbip_pipe_v3_0_6_viv__parameterized155_2755 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    20(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[36].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_2756 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_2944 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_2945 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[36].divisor_gen.divisor_dc1.del_divisor_msbs       |                                                     xbip_pipe_v3_0_6_viv__parameterized5_2757 |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[36].num_stages.numerator_gen.del_numer             |                                                   xbip_pipe_v3_0_6_viv__parameterized157_2758 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    16(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[37].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_2759 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_2939 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_2940 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[38].adder_gen.reg_req.adsu_mod                     |                                                                              addsubreg_v_2760 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                             c_addsub_viv_2934 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                            c_addsub_lut6_2935 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                            c_addsub_lut6_2935 |     34(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                     xbip_pipe_v3_0_6_viv__parameterized9_2937 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[38].quot_gen.quot_reg.i_div1.quot_out              |                                                   xbip_pipe_v3_0_6_viv__parameterized167_2761 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    23(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[39].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_2762 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_2929 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_2930 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[39].divisor_gen.divisor_dc1.del_divisor_msbs       |                                                     xbip_pipe_v3_0_6_viv__parameterized5_2763 |      4(0.01%) |     4(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[39].num_stages.numerator_gen.del_numer             |                                                   xbip_pipe_v3_0_6_viv__parameterized169_2764 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    14(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[3].adder_gen.reg_req.adsu_mod                      |                                                              addsubreg_v__parameterized0_2765 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_2924 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_2925 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[40].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_2766 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_2919 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_2920 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[41].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_2767 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_2914 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_2915 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[42].adder_gen.reg_req.adsu_mod                     |                                                                              addsubreg_v_2768 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                             c_addsub_viv_2909 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                            c_addsub_lut6_2910 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                            c_addsub_lut6_2910 |     34(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                     xbip_pipe_v3_0_6_viv__parameterized9_2912 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[42].quot_gen.quot_reg.i_div1.quot_out              |                                                   xbip_pipe_v3_0_6_viv__parameterized183_2769 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    27(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[43].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_2770 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_2904 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_2905 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[43].divisor_gen.divisor_dc1.del_divisor_msbs       |                                                     xbip_pipe_v3_0_6_viv__parameterized5_2771 |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[43].num_stages.numerator_gen.del_numer             |                                                   xbip_pipe_v3_0_6_viv__parameterized185_2772 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    10(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[44].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_2773 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_2899 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_2900 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[45].adder_gen.reg_req.adsu_mod                     |                                                                              addsubreg_v_2774 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                             c_addsub_viv_2894 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                            c_addsub_lut6_2895 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                            c_addsub_lut6_2895 |     34(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                     xbip_pipe_v3_0_6_viv__parameterized9_2897 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[45].quot_gen.quot_reg.i_div1.quot_out              |                                                   xbip_pipe_v3_0_6_viv__parameterized195_2775 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    30(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[46].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_2776 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_2889 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_2890 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[46].divisor_gen.divisor_dc1.del_divisor_msbs       |                                                     xbip_pipe_v3_0_6_viv__parameterized5_2777 |      4(0.01%) |     4(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[46].num_stages.numerator_gen.del_numer             |                                                   xbip_pipe_v3_0_6_viv__parameterized197_2778 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     7(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[47].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_2779 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_2884 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_2885 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[48].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_2780 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_2879 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_2880 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[49].adder_gen.reg_req.adsu_mod                     |                                                                              addsubreg_v_2781 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                             c_addsub_viv_2874 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                            c_addsub_lut6_2875 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                            c_addsub_lut6_2875 |     34(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                     xbip_pipe_v3_0_6_viv__parameterized9_2877 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[49].quot_gen.quot_reg.i_div1.quot_out              |                                                   xbip_pipe_v3_0_6_viv__parameterized211_2782 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    34(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[4].adder_gen.reg_req.adsu_mod                      |                                                                              addsubreg_v_2783 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                             c_addsub_viv_2869 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                            c_addsub_lut6_2870 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                            c_addsub_lut6_2870 |     34(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                     xbip_pipe_v3_0_6_viv__parameterized9_2872 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[50].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_2785 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_2864 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_2865 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[50].divisor_gen.divisor_dc1.del_divisor_msbs       |                                                     xbip_pipe_v3_0_6_viv__parameterized5_2786 |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[50].num_stages.numerator_gen.del_numer             |                                                   xbip_pipe_v3_0_6_viv__parameterized213_2787 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     4(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[51].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_2788 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_2859 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_2860 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[52].adder_gen.reg_req.adsu_mod                     |                                                                              addsubreg_v_2789 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                             c_addsub_viv_2854 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                            c_addsub_lut6_2855 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                            c_addsub_lut6_2855 |     34(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                     xbip_pipe_v3_0_6_viv__parameterized9_2857 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[52].quot_gen.quot_reg.i_div1.quot_out              |                                                   xbip_pipe_v3_0_6_viv__parameterized223_2790 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    37(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[53].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_2791 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_2849 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_2850 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[53].divisor_gen.divisor_dc1.del_divisor_msbs       |                                                     xbip_pipe_v3_0_6_viv__parameterized5_2792 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[53].num_stages.numerator_gen.del_numer             |                                                   xbip_pipe_v3_0_6_viv__parameterized225_2793 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[54].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_2794 |      1(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_2844 |      1(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_2845 |      1(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[56].quot_gen.quot_reg.i_div1.quot_out              |                                                   xbip_pipe_v3_0_6_viv__parameterized235_2797 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    40(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[5].adder_gen.reg_req.adsu_mod                      |                                                              addsubreg_v__parameterized0_2798 |     37(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_2829 |     37(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_2830 |     37(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs        |                                                     xbip_pipe_v3_0_6_viv__parameterized5_2799 |      4(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[5].num_stages.numerator_gen.del_numer              |                                                    xbip_pipe_v3_0_6_viv__parameterized33_2800 |     26(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    43(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[6].adder_gen.reg_req.adsu_mod                      |                                                              addsubreg_v__parameterized0_2801 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_2824 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_2825 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[7].adder_gen.reg_req.adsu_mod                      |                                                                              addsubreg_v_2802 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                             c_addsub_viv_2819 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                            c_addsub_lut6_2820 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                            c_addsub_lut6_2820 |     34(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                     xbip_pipe_v3_0_6_viv__parameterized9_2822 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[8].adder_gen.reg_req.adsu_mod                      |                                                              addsubreg_v__parameterized0_2804 |     42(0.02%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_2814 |     42(0.02%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_2815 |     42(0.02%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs        |                                                     xbip_pipe_v3_0_6_viv__parameterized5_2805 |     12(0.01%) |     4(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[8].num_stages.numerator_gen.del_numer              |                                                    xbip_pipe_v3_0_6_viv__parameterized45_2806 |     18(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    41(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[9].adder_gen.reg_req.adsu_mod                      |                                                              addsubreg_v__parameterized0_2807 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_2809 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_2810 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                               sgned_input.cmp_dividend                                      |                                                                                  cmp2s_v_2691 |     55(0.02%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    48(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 twos_comp                                                   |                                                                          c_twos_comp_viv_2700 |     55(0.02%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    48(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                               sgned_input.cmp_divisor                                       |                                                                  cmp2s_v__parameterized0_2692 |     32(0.01%) |    30(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 twos_comp                                                   |                                                          c_twos_comp_viv__parameterized0_2699 |     32(0.01%) |    30(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                               sign_pipeline.i_unrolled.sign_pipe                            |                                                     xbip_pipe_v3_0_6_viv__parameterized1_2693 |     41(0.01%) |    40(0.01%) |    0(0.00%) |   1(0.01%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                               signed_output.cmp_quot                                        |                                                                  cmp2s_v__parameterized1_2694 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 twos_comp                                                   |                                                          c_twos_comp_viv__parameterized1_2698 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 x612_div_1                                                                  |                                                                           x611_div__xdcDup__2 |   2001(0.73%) |  1969(0.72%) |    0(0.00%) |   2(0.01%) |  1935(0.35%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   x611_div                                                                  |                                                                            Divider__xdcDup__2 |   2001(0.73%) |  1969(0.72%) |    0(0.00%) |   2(0.01%) |  1935(0.35%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     (x611_div)                                                              |                                                                            Divider__xdcDup__2 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     m                                                                       |                                                             div_55_32_20_Signed_Fractional__8 |   2001(0.73%) |  1969(0.72%) |    0(0.00%) |   2(0.01%) |  1935(0.35%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       U0                                                                    |                                                                            div_gen_v5_1_15__8 |   2001(0.73%) |  1969(0.72%) |    0(0.00%) |   2(0.01%) |  1935(0.35%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                         i_synth                                                             |                                                                        div_gen_v5_1_15_viv__8 |   2001(0.73%) |  1969(0.72%) |    0(0.00%) |   2(0.01%) |  1935(0.35%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                           i_nonzero_fract.i_synth                                           |                                                                            div_gen_synth_2281 |   2001(0.73%) |  1969(0.72%) |    0(0.00%) |   2(0.01%) |  1935(0.35%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                             i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider                 |                                                                       bip_sdivider_synth_2282 |   2001(0.73%) |  1969(0.72%) |    0(0.00%) |   2(0.01%) |  1935(0.35%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                               i_sdivider.divider_blk                                        |                                                                             dividervdc_v_2283 |   1873(0.68%) |  1869(0.68%) |    0(0.00%) |   0(0.00%) |  1813(0.33%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[0].adder_gen.reg_req.adsu_mod                      |                                                                              addsubreg_v_2294 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                             c_addsub_viv_2682 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                            c_addsub_lut6_2683 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                            c_addsub_lut6_2683 |     34(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                     xbip_pipe_v3_0_6_viv__parameterized9_2685 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs        |                                                     xbip_pipe_v3_0_6_viv__parameterized5_2295 |     32(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[0].num_stages.numerator_gen.del_numer              |                                                     xbip_pipe_v3_0_6_viv__parameterized3_2296 |      2(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    54(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[10].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_2297 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_2677 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_2678 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[11].adder_gen.reg_req.adsu_mod                     |                                                                              addsubreg_v_2298 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                             c_addsub_viv_2672 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                            c_addsub_lut6_2673 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                            c_addsub_lut6_2673 |     34(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                     xbip_pipe_v3_0_6_viv__parameterized9_2675 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[12].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_2300 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_2667 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_2668 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs       |                                                     xbip_pipe_v3_0_6_viv__parameterized5_2301 |      4(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[12].num_stages.numerator_gen.del_numer             |                                                    xbip_pipe_v3_0_6_viv__parameterized61_2302 |      3(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    42(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[13].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_2303 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_2662 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_2663 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[14].adder_gen.reg_req.adsu_mod                     |                                                                              addsubreg_v_2304 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                             c_addsub_viv_2657 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                            c_addsub_lut6_2658 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                            c_addsub_lut6_2658 |     34(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                     xbip_pipe_v3_0_6_viv__parameterized9_2660 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[15].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_2306 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_2652 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_2653 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs       |                                                     xbip_pipe_v3_0_6_viv__parameterized5_2307 |      4(0.01%) |     4(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[15].num_stages.numerator_gen.del_numer             |                                                    xbip_pipe_v3_0_6_viv__parameterized73_2308 |      4(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    39(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[16].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_2309 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_2647 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_2648 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[17].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_2310 |     37(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_2642 |     37(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_2643 |     37(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[18].adder_gen.reg_req.adsu_mod                     |                                                                              addsubreg_v_2311 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                             c_addsub_viv_2637 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                            c_addsub_lut6_2638 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                            c_addsub_lut6_2638 |     34(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                     xbip_pipe_v3_0_6_viv__parameterized9_2640 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[18].quot_gen.quot_reg.i_div1.quot_out              |                                                    xbip_pipe_v3_0_6_viv__parameterized87_2312 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     3(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[19].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_2313 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_2632 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_2633 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs       |                                                     xbip_pipe_v3_0_6_viv__parameterized5_2314 |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[19].num_stages.numerator_gen.del_numer             |                                                    xbip_pipe_v3_0_6_viv__parameterized89_2315 |      3(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    35(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[1].adder_gen.reg_req.adsu_mod                      |                                                              addsubreg_v__parameterized0_2316 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_2627 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_2628 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs        |                                                     xbip_pipe_v3_0_6_viv__parameterized5_2317 |      4(0.01%) |     4(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[1].num_stages.numerator_gen.del_numer              |                                                    xbip_pipe_v3_0_6_viv__parameterized11_2318 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    53(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[20].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_2319 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_2622 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_2623 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[21].adder_gen.reg_req.adsu_mod                     |                                                                              addsubreg_v_2320 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                             c_addsub_viv_2617 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                            c_addsub_lut6_2618 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                            c_addsub_lut6_2618 |     34(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                     xbip_pipe_v3_0_6_viv__parameterized9_2620 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[21].quot_gen.quot_reg.i_div1.quot_out              |                                                    xbip_pipe_v3_0_6_viv__parameterized99_2321 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     6(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[22].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_2322 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_2612 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_2613 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs       |                                                     xbip_pipe_v3_0_6_viv__parameterized5_2323 |      5(0.01%) |     4(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[22].num_stages.numerator_gen.del_numer             |                                                   xbip_pipe_v3_0_6_viv__parameterized101_2324 |      4(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[23].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_2325 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_2607 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_2608 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[24].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_2326 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_2602 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_2603 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[25].adder_gen.reg_req.adsu_mod                     |                                                                              addsubreg_v_2327 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                             c_addsub_viv_2597 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                            c_addsub_lut6_2598 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                            c_addsub_lut6_2598 |     34(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                     xbip_pipe_v3_0_6_viv__parameterized9_2600 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[25].quot_gen.quot_reg.i_div1.quot_out              |                                                   xbip_pipe_v3_0_6_viv__parameterized115_2328 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    10(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[26].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_2329 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_2592 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_2593 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[26].divisor_gen.divisor_dc1.del_divisor_msbs       |                                                     xbip_pipe_v3_0_6_viv__parameterized5_2330 |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[26].num_stages.numerator_gen.del_numer             |                                                   xbip_pipe_v3_0_6_viv__parameterized117_2331 |      4(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    28(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[27].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_2332 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_2587 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_2588 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[28].adder_gen.reg_req.adsu_mod                     |                                                                              addsubreg_v_2333 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                             c_addsub_viv_2582 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                            c_addsub_lut6_2583 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                            c_addsub_lut6_2583 |     34(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                     xbip_pipe_v3_0_6_viv__parameterized9_2585 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[28].quot_gen.quot_reg.i_div1.quot_out              |                                                   xbip_pipe_v3_0_6_viv__parameterized127_2334 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    13(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[29].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_2335 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_2577 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_2578 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[29].divisor_gen.divisor_dc1.del_divisor_msbs       |                                                     xbip_pipe_v3_0_6_viv__parameterized5_2336 |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[29].num_stages.numerator_gen.del_numer             |                                                   xbip_pipe_v3_0_6_viv__parameterized129_2337 |      4(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    25(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[2].adder_gen.reg_req.adsu_mod                      |                                                              addsubreg_v__parameterized0_2338 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_2572 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_2573 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[30].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_2339 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_2567 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_2568 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[31].adder_gen.reg_req.adsu_mod                     |                                                                              addsubreg_v_2340 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                             c_addsub_viv_2562 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                            c_addsub_lut6_2563 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                            c_addsub_lut6_2563 |     34(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                     xbip_pipe_v3_0_6_viv__parameterized9_2565 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[31].quot_gen.quot_reg.i_div1.quot_out              |                                                   xbip_pipe_v3_0_6_viv__parameterized139_2341 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    16(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[32].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_2342 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_2557 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_2558 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[32].divisor_gen.divisor_dc1.del_divisor_msbs       |                                                     xbip_pipe_v3_0_6_viv__parameterized5_2343 |      4(0.01%) |     4(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[32].num_stages.numerator_gen.del_numer             |                                                   xbip_pipe_v3_0_6_viv__parameterized141_2344 |      1(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    22(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[33].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_2345 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_2552 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_2553 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[34].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_2346 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_2547 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_2548 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[35].adder_gen.reg_req.adsu_mod                     |                                                                              addsubreg_v_2347 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                             c_addsub_viv_2542 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                            c_addsub_lut6_2543 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                            c_addsub_lut6_2543 |     34(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                     xbip_pipe_v3_0_6_viv__parameterized9_2545 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[35].quot_gen.quot_reg.i_div1.quot_out              |                                                   xbip_pipe_v3_0_6_viv__parameterized155_2348 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    20(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[36].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_2349 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_2537 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_2538 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[36].divisor_gen.divisor_dc1.del_divisor_msbs       |                                                     xbip_pipe_v3_0_6_viv__parameterized5_2350 |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[36].num_stages.numerator_gen.del_numer             |                                                   xbip_pipe_v3_0_6_viv__parameterized157_2351 |      2(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    18(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[37].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_2352 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_2532 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_2533 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[38].adder_gen.reg_req.adsu_mod                     |                                                                              addsubreg_v_2353 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                             c_addsub_viv_2527 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                            c_addsub_lut6_2528 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                            c_addsub_lut6_2528 |     34(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                     xbip_pipe_v3_0_6_viv__parameterized9_2530 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[38].quot_gen.quot_reg.i_div1.quot_out              |                                                   xbip_pipe_v3_0_6_viv__parameterized167_2354 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    23(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[39].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_2355 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_2522 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_2523 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[39].divisor_gen.divisor_dc1.del_divisor_msbs       |                                                     xbip_pipe_v3_0_6_viv__parameterized5_2356 |      4(0.01%) |     4(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[39].num_stages.numerator_gen.del_numer             |                                                   xbip_pipe_v3_0_6_viv__parameterized169_2357 |      1(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    15(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[3].adder_gen.reg_req.adsu_mod                      |                                                              addsubreg_v__parameterized0_2358 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_2517 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_2518 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[40].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_2359 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_2512 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_2513 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[41].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_2360 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_2507 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_2508 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[42].adder_gen.reg_req.adsu_mod                     |                                                                              addsubreg_v_2361 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                             c_addsub_viv_2502 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                            c_addsub_lut6_2503 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                            c_addsub_lut6_2503 |     34(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                     xbip_pipe_v3_0_6_viv__parameterized9_2505 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[42].quot_gen.quot_reg.i_div1.quot_out              |                                                   xbip_pipe_v3_0_6_viv__parameterized183_2362 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    27(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[43].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_2363 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_2497 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_2498 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[43].divisor_gen.divisor_dc1.del_divisor_msbs       |                                                     xbip_pipe_v3_0_6_viv__parameterized5_2364 |      4(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[43].num_stages.numerator_gen.del_numer             |                                                   xbip_pipe_v3_0_6_viv__parameterized185_2365 |      1(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    11(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[44].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_2366 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_2492 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_2493 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[45].adder_gen.reg_req.adsu_mod                     |                                                                              addsubreg_v_2367 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                             c_addsub_viv_2487 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                            c_addsub_lut6_2488 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                            c_addsub_lut6_2488 |     34(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                     xbip_pipe_v3_0_6_viv__parameterized9_2490 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[45].quot_gen.quot_reg.i_div1.quot_out              |                                                   xbip_pipe_v3_0_6_viv__parameterized195_2368 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    30(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[46].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_2369 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_2482 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_2483 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[46].divisor_gen.divisor_dc1.del_divisor_msbs       |                                                     xbip_pipe_v3_0_6_viv__parameterized5_2370 |      5(0.01%) |     4(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[46].num_stages.numerator_gen.del_numer             |                                                   xbip_pipe_v3_0_6_viv__parameterized197_2371 |      2(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     8(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[47].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_2372 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_2477 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_2478 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[48].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_2373 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_2472 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_2473 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[49].adder_gen.reg_req.adsu_mod                     |                                                                              addsubreg_v_2374 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                             c_addsub_viv_2467 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                            c_addsub_lut6_2468 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                            c_addsub_lut6_2468 |     34(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                     xbip_pipe_v3_0_6_viv__parameterized9_2470 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[49].quot_gen.quot_reg.i_div1.quot_out              |                                                   xbip_pipe_v3_0_6_viv__parameterized211_2375 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    34(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[4].adder_gen.reg_req.adsu_mod                      |                                                                              addsubreg_v_2376 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                             c_addsub_viv_2462 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                            c_addsub_lut6_2463 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                            c_addsub_lut6_2463 |     34(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                     xbip_pipe_v3_0_6_viv__parameterized9_2465 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[50].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_2378 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_2457 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_2458 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[50].divisor_gen.divisor_dc1.del_divisor_msbs       |                                                     xbip_pipe_v3_0_6_viv__parameterized5_2379 |      4(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[50].num_stages.numerator_gen.del_numer             |                                                   xbip_pipe_v3_0_6_viv__parameterized213_2380 |      1(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     4(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[51].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_2381 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_2452 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_2453 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[52].adder_gen.reg_req.adsu_mod                     |                                                                              addsubreg_v_2382 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                             c_addsub_viv_2447 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                            c_addsub_lut6_2448 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                            c_addsub_lut6_2448 |     34(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                     xbip_pipe_v3_0_6_viv__parameterized9_2450 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[52].quot_gen.quot_reg.i_div1.quot_out              |                                                   xbip_pipe_v3_0_6_viv__parameterized223_2383 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    37(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[53].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_2384 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_2442 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_2443 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[53].divisor_gen.divisor_dc1.del_divisor_msbs       |                                                     xbip_pipe_v3_0_6_viv__parameterized5_2385 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[53].num_stages.numerator_gen.del_numer             |                                                   xbip_pipe_v3_0_6_viv__parameterized225_2386 |      1(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[54].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_2387 |      1(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_2437 |      1(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_2438 |      1(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[56].quot_gen.quot_reg.i_div1.quot_out              |                                                   xbip_pipe_v3_0_6_viv__parameterized235_2390 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    40(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[5].adder_gen.reg_req.adsu_mod                      |                                                              addsubreg_v__parameterized0_2391 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_2422 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_2423 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs        |                                                     xbip_pipe_v3_0_6_viv__parameterized5_2392 |      4(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[5].num_stages.numerator_gen.del_numer              |                                                    xbip_pipe_v3_0_6_viv__parameterized33_2393 |      3(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    49(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[6].adder_gen.reg_req.adsu_mod                      |                                                              addsubreg_v__parameterized0_2394 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_2417 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_2418 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[7].adder_gen.reg_req.adsu_mod                      |                                                                              addsubreg_v_2395 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                             c_addsub_viv_2412 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                            c_addsub_lut6_2413 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                            c_addsub_lut6_2413 |     35(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                     xbip_pipe_v3_0_6_viv__parameterized9_2415 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[8].adder_gen.reg_req.adsu_mod                      |                                                              addsubreg_v__parameterized0_2397 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_2407 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_2408 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs        |                                                     xbip_pipe_v3_0_6_viv__parameterized5_2398 |      5(0.01%) |     4(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[8].num_stages.numerator_gen.del_numer              |                                                    xbip_pipe_v3_0_6_viv__parameterized45_2399 |      2(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    46(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[9].adder_gen.reg_req.adsu_mod                      |                                                              addsubreg_v__parameterized0_2400 |     37(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_2402 |     37(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_2403 |     37(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                               sgned_input.cmp_dividend                                      |                                                                                  cmp2s_v_2284 |     55(0.02%) |    31(0.01%) |    0(0.00%) |   0(0.00%) |    54(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 twos_comp                                                   |                                                                          c_twos_comp_viv_2293 |     55(0.02%) |    31(0.01%) |    0(0.00%) |   0(0.00%) |    54(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                               sgned_input.cmp_divisor                                       |                                                                  cmp2s_v__parameterized0_2285 |     32(0.01%) |    30(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 twos_comp                                                   |                                                          c_twos_comp_viv__parameterized0_2292 |     32(0.01%) |    30(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                               sign_pipeline.i_unrolled.sign_pipe                            |                                                     xbip_pipe_v3_0_6_viv__parameterized1_2286 |     42(0.02%) |    40(0.01%) |    0(0.00%) |   2(0.01%) |     4(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                               signed_output.cmp_quot                                        |                                                                  cmp2s_v__parameterized1_2287 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 twos_comp                                                   |                                                          c_twos_comp_viv__parameterized1_2291 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 x613_div_1                                                                  |                                                                           x611_div__xdcDup__3 |   2004(0.73%) |  1969(0.72%) |    0(0.00%) |   2(0.01%) |  1935(0.35%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   x611_div                                                                  |                                                                            Divider__xdcDup__3 |   2004(0.73%) |  1969(0.72%) |    0(0.00%) |   2(0.01%) |  1935(0.35%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     (x611_div)                                                              |                                                                            Divider__xdcDup__3 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     m                                                                       |                                                             div_55_32_20_Signed_Fractional__9 |   2004(0.73%) |  1969(0.72%) |    0(0.00%) |   2(0.01%) |  1935(0.35%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       U0                                                                    |                                                                            div_gen_v5_1_15__9 |   2004(0.73%) |  1969(0.72%) |    0(0.00%) |   2(0.01%) |  1935(0.35%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                         i_synth                                                             |                                                                        div_gen_v5_1_15_viv__9 |   2004(0.73%) |  1969(0.72%) |    0(0.00%) |   2(0.01%) |  1935(0.35%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                           i_nonzero_fract.i_synth                                           |                                                                            div_gen_synth_1874 |   2004(0.73%) |  1969(0.72%) |    0(0.00%) |   2(0.01%) |  1935(0.35%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                             i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider                 |                                                                       bip_sdivider_synth_1875 |   2004(0.73%) |  1969(0.72%) |    0(0.00%) |   2(0.01%) |  1935(0.35%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                               i_sdivider.divider_blk                                        |                                                                             dividervdc_v_1876 |   1877(0.68%) |  1869(0.68%) |    0(0.00%) |   0(0.00%) |  1813(0.33%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[0].adder_gen.reg_req.adsu_mod                      |                                                                              addsubreg_v_1887 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                             c_addsub_viv_2275 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                            c_addsub_lut6_2276 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                            c_addsub_lut6_2276 |     35(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                     xbip_pipe_v3_0_6_viv__parameterized9_2278 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs        |                                                     xbip_pipe_v3_0_6_viv__parameterized5_1888 |     32(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[0].num_stages.numerator_gen.del_numer              |                                                     xbip_pipe_v3_0_6_viv__parameterized3_1889 |      3(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    54(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[10].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_1890 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_2270 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_2271 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[11].adder_gen.reg_req.adsu_mod                     |                                                                              addsubreg_v_1891 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                             c_addsub_viv_2265 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                            c_addsub_lut6_2266 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                            c_addsub_lut6_2266 |     34(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                     xbip_pipe_v3_0_6_viv__parameterized9_2268 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[12].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_1893 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_2260 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_2261 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs       |                                                     xbip_pipe_v3_0_6_viv__parameterized5_1894 |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[12].num_stages.numerator_gen.del_numer             |                                                    xbip_pipe_v3_0_6_viv__parameterized61_1895 |      6(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    42(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[13].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_1896 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_2255 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_2256 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[14].adder_gen.reg_req.adsu_mod                     |                                                                              addsubreg_v_1897 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                             c_addsub_viv_2250 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                            c_addsub_lut6_2251 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                            c_addsub_lut6_2251 |     34(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                     xbip_pipe_v3_0_6_viv__parameterized9_2253 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[15].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_1899 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_2245 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_2246 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs       |                                                     xbip_pipe_v3_0_6_viv__parameterized5_1900 |      5(0.01%) |     4(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[15].num_stages.numerator_gen.del_numer             |                                                    xbip_pipe_v3_0_6_viv__parameterized73_1901 |      4(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    39(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[16].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_1902 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_2240 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_2241 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[17].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_1903 |     37(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_2235 |     37(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_2236 |     37(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[18].adder_gen.reg_req.adsu_mod                     |                                                                              addsubreg_v_1904 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                             c_addsub_viv_2230 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                            c_addsub_lut6_2231 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                            c_addsub_lut6_2231 |     34(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                     xbip_pipe_v3_0_6_viv__parameterized9_2233 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[18].quot_gen.quot_reg.i_div1.quot_out              |                                                    xbip_pipe_v3_0_6_viv__parameterized87_1905 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     3(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[19].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_1906 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_2225 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_2226 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs       |                                                     xbip_pipe_v3_0_6_viv__parameterized5_1907 |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[19].num_stages.numerator_gen.del_numer             |                                                    xbip_pipe_v3_0_6_viv__parameterized89_1908 |      4(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    35(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[1].adder_gen.reg_req.adsu_mod                      |                                                              addsubreg_v__parameterized0_1909 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_2220 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_2221 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs        |                                                     xbip_pipe_v3_0_6_viv__parameterized5_1910 |      4(0.01%) |     4(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[1].num_stages.numerator_gen.del_numer              |                                                    xbip_pipe_v3_0_6_viv__parameterized11_1911 |      3(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    53(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[20].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_1912 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_2215 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_2216 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[21].adder_gen.reg_req.adsu_mod                     |                                                                              addsubreg_v_1913 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                             c_addsub_viv_2210 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                            c_addsub_lut6_2211 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                            c_addsub_lut6_2211 |     34(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                     xbip_pipe_v3_0_6_viv__parameterized9_2213 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[21].quot_gen.quot_reg.i_div1.quot_out              |                                                    xbip_pipe_v3_0_6_viv__parameterized99_1914 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     6(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[22].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_1915 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_2205 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_2206 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs       |                                                     xbip_pipe_v3_0_6_viv__parameterized5_1916 |      6(0.01%) |     4(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[22].num_stages.numerator_gen.del_numer             |                                                   xbip_pipe_v3_0_6_viv__parameterized101_1917 |      4(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[23].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_1918 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_2200 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_2201 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[24].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_1919 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_2195 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_2196 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[25].adder_gen.reg_req.adsu_mod                     |                                                                              addsubreg_v_1920 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                             c_addsub_viv_2190 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                            c_addsub_lut6_2191 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                            c_addsub_lut6_2191 |     34(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                     xbip_pipe_v3_0_6_viv__parameterized9_2193 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[25].quot_gen.quot_reg.i_div1.quot_out              |                                                   xbip_pipe_v3_0_6_viv__parameterized115_1921 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    10(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[26].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_1922 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_2185 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_2186 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[26].divisor_gen.divisor_dc1.del_divisor_msbs       |                                                     xbip_pipe_v3_0_6_viv__parameterized5_1923 |      5(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[26].num_stages.numerator_gen.del_numer             |                                                   xbip_pipe_v3_0_6_viv__parameterized117_1924 |      2(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    28(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[27].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_1925 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_2180 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_2181 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[28].adder_gen.reg_req.adsu_mod                     |                                                                              addsubreg_v_1926 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                             c_addsub_viv_2175 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                            c_addsub_lut6_2176 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                            c_addsub_lut6_2176 |     34(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                     xbip_pipe_v3_0_6_viv__parameterized9_2178 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[28].quot_gen.quot_reg.i_div1.quot_out              |                                                   xbip_pipe_v3_0_6_viv__parameterized127_1927 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    13(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[29].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_1928 |     37(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_2170 |     37(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_2171 |     37(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[29].divisor_gen.divisor_dc1.del_divisor_msbs       |                                                     xbip_pipe_v3_0_6_viv__parameterized5_1929 |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[29].num_stages.numerator_gen.del_numer             |                                                   xbip_pipe_v3_0_6_viv__parameterized129_1930 |      5(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    25(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[2].adder_gen.reg_req.adsu_mod                      |                                                              addsubreg_v__parameterized0_1931 |     37(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_2165 |     37(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_2166 |     37(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[30].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_1932 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_2160 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_2161 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[31].adder_gen.reg_req.adsu_mod                     |                                                                              addsubreg_v_1933 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                             c_addsub_viv_2155 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                            c_addsub_lut6_2156 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                            c_addsub_lut6_2156 |     34(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                     xbip_pipe_v3_0_6_viv__parameterized9_2158 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[31].quot_gen.quot_reg.i_div1.quot_out              |                                                   xbip_pipe_v3_0_6_viv__parameterized139_1934 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    16(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[32].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_1935 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_2150 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_2151 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[32].divisor_gen.divisor_dc1.del_divisor_msbs       |                                                     xbip_pipe_v3_0_6_viv__parameterized5_1936 |      5(0.01%) |     4(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[32].num_stages.numerator_gen.del_numer             |                                                   xbip_pipe_v3_0_6_viv__parameterized141_1937 |      1(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    22(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[33].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_1938 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_2145 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_2146 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[34].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_1939 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_2140 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_2141 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[35].adder_gen.reg_req.adsu_mod                     |                                                                              addsubreg_v_1940 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                             c_addsub_viv_2135 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                            c_addsub_lut6_2136 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                            c_addsub_lut6_2136 |     34(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                     xbip_pipe_v3_0_6_viv__parameterized9_2138 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[35].quot_gen.quot_reg.i_div1.quot_out              |                                                   xbip_pipe_v3_0_6_viv__parameterized155_1941 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    20(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[36].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_1942 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_2130 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_2131 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[36].divisor_gen.divisor_dc1.del_divisor_msbs       |                                                     xbip_pipe_v3_0_6_viv__parameterized5_1943 |      5(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[36].num_stages.numerator_gen.del_numer             |                                                   xbip_pipe_v3_0_6_viv__parameterized157_1944 |      2(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    18(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[37].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_1945 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_2125 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_2126 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[38].adder_gen.reg_req.adsu_mod                     |                                                                              addsubreg_v_1946 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                             c_addsub_viv_2120 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                            c_addsub_lut6_2121 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                            c_addsub_lut6_2121 |     34(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                     xbip_pipe_v3_0_6_viv__parameterized9_2123 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[38].quot_gen.quot_reg.i_div1.quot_out              |                                                   xbip_pipe_v3_0_6_viv__parameterized167_1947 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    23(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[39].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_1948 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_2115 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_2116 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[39].divisor_gen.divisor_dc1.del_divisor_msbs       |                                                     xbip_pipe_v3_0_6_viv__parameterized5_1949 |      5(0.01%) |     4(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[39].num_stages.numerator_gen.del_numer             |                                                   xbip_pipe_v3_0_6_viv__parameterized169_1950 |      1(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    15(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[3].adder_gen.reg_req.adsu_mod                      |                                                              addsubreg_v__parameterized0_1951 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_2110 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_2111 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[40].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_1952 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_2105 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_2106 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[41].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_1953 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_2100 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_2101 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[42].adder_gen.reg_req.adsu_mod                     |                                                                              addsubreg_v_1954 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                             c_addsub_viv_2095 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                            c_addsub_lut6_2096 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                            c_addsub_lut6_2096 |     34(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                     xbip_pipe_v3_0_6_viv__parameterized9_2098 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[42].quot_gen.quot_reg.i_div1.quot_out              |                                                   xbip_pipe_v3_0_6_viv__parameterized183_1955 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    27(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[43].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_1956 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_2090 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_2091 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[43].divisor_gen.divisor_dc1.del_divisor_msbs       |                                                     xbip_pipe_v3_0_6_viv__parameterized5_1957 |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[43].num_stages.numerator_gen.del_numer             |                                                   xbip_pipe_v3_0_6_viv__parameterized185_1958 |      1(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    11(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[44].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_1959 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_2085 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_2086 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[45].adder_gen.reg_req.adsu_mod                     |                                                                              addsubreg_v_1960 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                             c_addsub_viv_2080 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                            c_addsub_lut6_2081 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                            c_addsub_lut6_2081 |     34(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                     xbip_pipe_v3_0_6_viv__parameterized9_2083 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[45].quot_gen.quot_reg.i_div1.quot_out              |                                                   xbip_pipe_v3_0_6_viv__parameterized195_1961 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    30(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[46].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_1962 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_2075 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_2076 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[46].divisor_gen.divisor_dc1.del_divisor_msbs       |                                                     xbip_pipe_v3_0_6_viv__parameterized5_1963 |      4(0.01%) |     4(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[46].num_stages.numerator_gen.del_numer             |                                                   xbip_pipe_v3_0_6_viv__parameterized197_1964 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     8(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[47].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_1965 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_2070 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_2071 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[48].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_1966 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_2065 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_2066 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[49].adder_gen.reg_req.adsu_mod                     |                                                                              addsubreg_v_1967 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                             c_addsub_viv_2060 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                            c_addsub_lut6_2061 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                            c_addsub_lut6_2061 |     34(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                     xbip_pipe_v3_0_6_viv__parameterized9_2063 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[49].quot_gen.quot_reg.i_div1.quot_out              |                                                   xbip_pipe_v3_0_6_viv__parameterized211_1968 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    34(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[4].adder_gen.reg_req.adsu_mod                      |                                                                              addsubreg_v_1969 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                             c_addsub_viv_2055 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                            c_addsub_lut6_2056 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                            c_addsub_lut6_2056 |     34(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                     xbip_pipe_v3_0_6_viv__parameterized9_2058 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[50].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_1971 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_2050 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_2051 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[50].divisor_gen.divisor_dc1.del_divisor_msbs       |                                                     xbip_pipe_v3_0_6_viv__parameterized5_1972 |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[50].num_stages.numerator_gen.del_numer             |                                                   xbip_pipe_v3_0_6_viv__parameterized213_1973 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     4(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[51].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_1974 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_2045 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_2046 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[52].adder_gen.reg_req.adsu_mod                     |                                                                              addsubreg_v_1975 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                             c_addsub_viv_2040 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                            c_addsub_lut6_2041 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                            c_addsub_lut6_2041 |     34(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                     xbip_pipe_v3_0_6_viv__parameterized9_2043 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[52].quot_gen.quot_reg.i_div1.quot_out              |                                                   xbip_pipe_v3_0_6_viv__parameterized223_1976 |      1(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    37(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[53].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_1977 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_2035 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_2036 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[53].divisor_gen.divisor_dc1.del_divisor_msbs       |                                                     xbip_pipe_v3_0_6_viv__parameterized5_1978 |      3(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[53].num_stages.numerator_gen.del_numer             |                                                   xbip_pipe_v3_0_6_viv__parameterized225_1979 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[54].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_1980 |      1(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_2030 |      1(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_2031 |      1(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[56].quot_gen.quot_reg.i_div1.quot_out              |                                                   xbip_pipe_v3_0_6_viv__parameterized235_1983 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    40(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[5].adder_gen.reg_req.adsu_mod                      |                                                              addsubreg_v__parameterized0_1984 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_2015 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_2016 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs        |                                                     xbip_pipe_v3_0_6_viv__parameterized5_1985 |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[5].num_stages.numerator_gen.del_numer              |                                                    xbip_pipe_v3_0_6_viv__parameterized33_1986 |      4(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    49(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[6].adder_gen.reg_req.adsu_mod                      |                                                              addsubreg_v__parameterized0_1987 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_2010 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_2011 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[7].adder_gen.reg_req.adsu_mod                      |                                                                              addsubreg_v_1988 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                             c_addsub_viv_2005 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                            c_addsub_lut6_2006 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                            c_addsub_lut6_2006 |     35(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                     xbip_pipe_v3_0_6_viv__parameterized9_2008 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[8].adder_gen.reg_req.adsu_mod                      |                                                              addsubreg_v__parameterized0_1990 |     37(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_2000 |     37(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_2001 |     37(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs        |                                                     xbip_pipe_v3_0_6_viv__parameterized5_1991 |      5(0.01%) |     4(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[8].num_stages.numerator_gen.del_numer              |                                                    xbip_pipe_v3_0_6_viv__parameterized45_1992 |      4(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    46(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[9].adder_gen.reg_req.adsu_mod                      |                                                              addsubreg_v__parameterized0_1993 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_1995 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_1996 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                               sgned_input.cmp_dividend                                      |                                                                                  cmp2s_v_1877 |     55(0.02%) |    31(0.01%) |    0(0.00%) |   0(0.00%) |    54(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 twos_comp                                                   |                                                                          c_twos_comp_viv_1886 |     55(0.02%) |    31(0.01%) |    0(0.00%) |   0(0.00%) |    54(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                               sgned_input.cmp_divisor                                       |                                                                  cmp2s_v__parameterized0_1878 |     32(0.01%) |    30(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 twos_comp                                                   |                                                          c_twos_comp_viv__parameterized0_1885 |     32(0.01%) |    30(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                               sign_pipeline.i_unrolled.sign_pipe                            |                                                     xbip_pipe_v3_0_6_viv__parameterized1_1879 |     42(0.02%) |    40(0.01%) |    0(0.00%) |   2(0.01%) |     4(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                               signed_output.cmp_quot                                        |                                                                  cmp2s_v__parameterized1_1880 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 twos_comp                                                   |                                                          c_twos_comp_viv__parameterized1_1884 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 x614_div_1                                                                  |                                                                           x611_div__xdcDup__4 |   1998(0.73%) |  1969(0.72%) |    0(0.00%) |   2(0.01%) |  1935(0.35%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   x611_div                                                                  |                                                                            Divider__xdcDup__4 |   1998(0.73%) |  1969(0.72%) |    0(0.00%) |   2(0.01%) |  1935(0.35%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     (x611_div)                                                              |                                                                            Divider__xdcDup__4 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     m                                                                       |                                                            div_55_32_20_Signed_Fractional__10 |   1998(0.73%) |  1969(0.72%) |    0(0.00%) |   2(0.01%) |  1935(0.35%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       U0                                                                    |                                                                           div_gen_v5_1_15__10 |   1998(0.73%) |  1969(0.72%) |    0(0.00%) |   2(0.01%) |  1935(0.35%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                         i_synth                                                             |                                                                       div_gen_v5_1_15_viv__10 |   1998(0.73%) |  1969(0.72%) |    0(0.00%) |   2(0.01%) |  1935(0.35%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                           i_nonzero_fract.i_synth                                           |                                                                            div_gen_synth_1467 |   1998(0.73%) |  1969(0.72%) |    0(0.00%) |   2(0.01%) |  1935(0.35%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                             i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider                 |                                                                       bip_sdivider_synth_1468 |   1998(0.73%) |  1969(0.72%) |    0(0.00%) |   2(0.01%) |  1935(0.35%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                               i_sdivider.divider_blk                                        |                                                                             dividervdc_v_1469 |   1870(0.68%) |  1869(0.68%) |    0(0.00%) |   0(0.00%) |  1813(0.33%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[0].adder_gen.reg_req.adsu_mod                      |                                                                              addsubreg_v_1480 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                             c_addsub_viv_1868 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                            c_addsub_lut6_1869 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                            c_addsub_lut6_1869 |     34(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                     xbip_pipe_v3_0_6_viv__parameterized9_1871 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs        |                                                     xbip_pipe_v3_0_6_viv__parameterized5_1481 |     32(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[0].num_stages.numerator_gen.del_numer              |                                                     xbip_pipe_v3_0_6_viv__parameterized3_1482 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    54(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[10].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_1483 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_1863 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_1864 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[11].adder_gen.reg_req.adsu_mod                     |                                                                              addsubreg_v_1484 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                             c_addsub_viv_1858 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                            c_addsub_lut6_1859 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                            c_addsub_lut6_1859 |     34(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                     xbip_pipe_v3_0_6_viv__parameterized9_1861 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[12].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_1486 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_1853 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_1854 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs       |                                                     xbip_pipe_v3_0_6_viv__parameterized5_1487 |      4(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[12].num_stages.numerator_gen.del_numer             |                                                    xbip_pipe_v3_0_6_viv__parameterized61_1488 |      5(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    42(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[13].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_1489 |     38(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_1848 |     38(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_1849 |     38(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[14].adder_gen.reg_req.adsu_mod                     |                                                                              addsubreg_v_1490 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                             c_addsub_viv_1843 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                            c_addsub_lut6_1844 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                            c_addsub_lut6_1844 |     34(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                     xbip_pipe_v3_0_6_viv__parameterized9_1846 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[15].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_1492 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_1838 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_1839 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs       |                                                     xbip_pipe_v3_0_6_viv__parameterized5_1493 |      6(0.01%) |     4(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[15].num_stages.numerator_gen.del_numer             |                                                    xbip_pipe_v3_0_6_viv__parameterized73_1494 |      2(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    39(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[16].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_1495 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_1833 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_1834 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[17].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_1496 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_1828 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_1829 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[18].adder_gen.reg_req.adsu_mod                     |                                                                              addsubreg_v_1497 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                             c_addsub_viv_1823 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                            c_addsub_lut6_1824 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                            c_addsub_lut6_1824 |     34(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                     xbip_pipe_v3_0_6_viv__parameterized9_1826 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[18].quot_gen.quot_reg.i_div1.quot_out              |                                                    xbip_pipe_v3_0_6_viv__parameterized87_1498 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     3(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[19].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_1499 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_1818 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_1819 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs       |                                                     xbip_pipe_v3_0_6_viv__parameterized5_1500 |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[19].num_stages.numerator_gen.del_numer             |                                                    xbip_pipe_v3_0_6_viv__parameterized89_1501 |      2(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    35(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[1].adder_gen.reg_req.adsu_mod                      |                                                              addsubreg_v__parameterized0_1502 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_1813 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_1814 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs        |                                                     xbip_pipe_v3_0_6_viv__parameterized5_1503 |      4(0.01%) |     4(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[1].num_stages.numerator_gen.del_numer              |                                                    xbip_pipe_v3_0_6_viv__parameterized11_1504 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    53(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[20].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_1505 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_1808 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_1809 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[21].adder_gen.reg_req.adsu_mod                     |                                                                              addsubreg_v_1506 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                             c_addsub_viv_1803 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                            c_addsub_lut6_1804 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                            c_addsub_lut6_1804 |     34(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                     xbip_pipe_v3_0_6_viv__parameterized9_1806 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[21].quot_gen.quot_reg.i_div1.quot_out              |                                                    xbip_pipe_v3_0_6_viv__parameterized99_1507 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     6(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[22].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_1508 |     37(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_1798 |     37(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_1799 |     37(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs       |                                                     xbip_pipe_v3_0_6_viv__parameterized5_1509 |      7(0.01%) |     4(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[22].num_stages.numerator_gen.del_numer             |                                                   xbip_pipe_v3_0_6_viv__parameterized101_1510 |      2(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[23].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_1511 |     37(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_1793 |     37(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_1794 |     37(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[24].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_1512 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_1788 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_1789 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[25].adder_gen.reg_req.adsu_mod                     |                                                                              addsubreg_v_1513 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                             c_addsub_viv_1783 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                            c_addsub_lut6_1784 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                            c_addsub_lut6_1784 |     34(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                     xbip_pipe_v3_0_6_viv__parameterized9_1786 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[25].quot_gen.quot_reg.i_div1.quot_out              |                                                   xbip_pipe_v3_0_6_viv__parameterized115_1514 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    10(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[26].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_1515 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_1778 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_1779 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[26].divisor_gen.divisor_dc1.del_divisor_msbs       |                                                     xbip_pipe_v3_0_6_viv__parameterized5_1516 |      4(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[26].num_stages.numerator_gen.del_numer             |                                                   xbip_pipe_v3_0_6_viv__parameterized117_1517 |      3(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    28(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[27].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_1518 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_1773 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_1774 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[28].adder_gen.reg_req.adsu_mod                     |                                                                              addsubreg_v_1519 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                             c_addsub_viv_1768 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                            c_addsub_lut6_1769 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                            c_addsub_lut6_1769 |     34(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                     xbip_pipe_v3_0_6_viv__parameterized9_1771 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[28].quot_gen.quot_reg.i_div1.quot_out              |                                                   xbip_pipe_v3_0_6_viv__parameterized127_1520 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    13(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[29].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_1521 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_1763 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_1764 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[29].divisor_gen.divisor_dc1.del_divisor_msbs       |                                                     xbip_pipe_v3_0_6_viv__parameterized5_1522 |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[29].num_stages.numerator_gen.del_numer             |                                                   xbip_pipe_v3_0_6_viv__parameterized129_1523 |      2(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    25(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[2].adder_gen.reg_req.adsu_mod                      |                                                              addsubreg_v__parameterized0_1524 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_1758 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_1759 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[30].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_1525 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_1753 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_1754 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[31].adder_gen.reg_req.adsu_mod                     |                                                                              addsubreg_v_1526 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                             c_addsub_viv_1748 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                            c_addsub_lut6_1749 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                            c_addsub_lut6_1749 |     34(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                     xbip_pipe_v3_0_6_viv__parameterized9_1751 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[31].quot_gen.quot_reg.i_div1.quot_out              |                                                   xbip_pipe_v3_0_6_viv__parameterized139_1527 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    16(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[32].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_1528 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_1743 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_1744 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[32].divisor_gen.divisor_dc1.del_divisor_msbs       |                                                     xbip_pipe_v3_0_6_viv__parameterized5_1529 |      4(0.01%) |     4(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[32].num_stages.numerator_gen.del_numer             |                                                   xbip_pipe_v3_0_6_viv__parameterized141_1530 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    22(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[33].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_1531 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_1738 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_1739 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[34].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_1532 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_1733 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_1734 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[35].adder_gen.reg_req.adsu_mod                     |                                                                              addsubreg_v_1533 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                             c_addsub_viv_1728 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                            c_addsub_lut6_1729 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                            c_addsub_lut6_1729 |     34(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                     xbip_pipe_v3_0_6_viv__parameterized9_1731 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[35].quot_gen.quot_reg.i_div1.quot_out              |                                                   xbip_pipe_v3_0_6_viv__parameterized155_1534 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    20(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[36].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_1535 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_1723 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_1724 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[36].divisor_gen.divisor_dc1.del_divisor_msbs       |                                                     xbip_pipe_v3_0_6_viv__parameterized5_1536 |      4(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[36].num_stages.numerator_gen.del_numer             |                                                   xbip_pipe_v3_0_6_viv__parameterized157_1537 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    18(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[37].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_1538 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_1718 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_1719 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[38].adder_gen.reg_req.adsu_mod                     |                                                                              addsubreg_v_1539 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                             c_addsub_viv_1713 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                            c_addsub_lut6_1714 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                            c_addsub_lut6_1714 |     34(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                     xbip_pipe_v3_0_6_viv__parameterized9_1716 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[38].quot_gen.quot_reg.i_div1.quot_out              |                                                   xbip_pipe_v3_0_6_viv__parameterized167_1540 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    23(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[39].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_1541 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_1708 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_1709 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[39].divisor_gen.divisor_dc1.del_divisor_msbs       |                                                     xbip_pipe_v3_0_6_viv__parameterized5_1542 |      5(0.01%) |     4(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[39].num_stages.numerator_gen.del_numer             |                                                   xbip_pipe_v3_0_6_viv__parameterized169_1543 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    15(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[3].adder_gen.reg_req.adsu_mod                      |                                                              addsubreg_v__parameterized0_1544 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_1703 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_1704 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[40].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_1545 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_1698 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_1699 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[41].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_1546 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_1693 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_1694 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[42].adder_gen.reg_req.adsu_mod                     |                                                                              addsubreg_v_1547 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                             c_addsub_viv_1688 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                            c_addsub_lut6_1689 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                            c_addsub_lut6_1689 |     34(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                     xbip_pipe_v3_0_6_viv__parameterized9_1691 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[42].quot_gen.quot_reg.i_div1.quot_out              |                                                   xbip_pipe_v3_0_6_viv__parameterized183_1548 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    27(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[43].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_1549 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_1683 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_1684 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[43].divisor_gen.divisor_dc1.del_divisor_msbs       |                                                     xbip_pipe_v3_0_6_viv__parameterized5_1550 |      4(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[43].num_stages.numerator_gen.del_numer             |                                                   xbip_pipe_v3_0_6_viv__parameterized185_1551 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    11(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[44].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_1552 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_1678 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_1679 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[45].adder_gen.reg_req.adsu_mod                     |                                                                              addsubreg_v_1553 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                             c_addsub_viv_1673 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                            c_addsub_lut6_1674 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                            c_addsub_lut6_1674 |     34(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                     xbip_pipe_v3_0_6_viv__parameterized9_1676 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[45].quot_gen.quot_reg.i_div1.quot_out              |                                                   xbip_pipe_v3_0_6_viv__parameterized195_1554 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    30(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[46].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_1555 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_1668 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_1669 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[46].divisor_gen.divisor_dc1.del_divisor_msbs       |                                                     xbip_pipe_v3_0_6_viv__parameterized5_1556 |      5(0.01%) |     4(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[46].num_stages.numerator_gen.del_numer             |                                                   xbip_pipe_v3_0_6_viv__parameterized197_1557 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     8(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[47].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_1558 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_1663 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_1664 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[48].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_1559 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_1658 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_1659 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[49].adder_gen.reg_req.adsu_mod                     |                                                                              addsubreg_v_1560 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                             c_addsub_viv_1653 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                            c_addsub_lut6_1654 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                            c_addsub_lut6_1654 |     34(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                     xbip_pipe_v3_0_6_viv__parameterized9_1656 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[49].quot_gen.quot_reg.i_div1.quot_out              |                                                   xbip_pipe_v3_0_6_viv__parameterized211_1561 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    34(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[4].adder_gen.reg_req.adsu_mod                      |                                                                              addsubreg_v_1562 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                             c_addsub_viv_1648 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                            c_addsub_lut6_1649 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                            c_addsub_lut6_1649 |     34(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                     xbip_pipe_v3_0_6_viv__parameterized9_1651 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[50].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_1564 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_1643 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_1644 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[50].divisor_gen.divisor_dc1.del_divisor_msbs       |                                                     xbip_pipe_v3_0_6_viv__parameterized5_1565 |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[50].num_stages.numerator_gen.del_numer             |                                                   xbip_pipe_v3_0_6_viv__parameterized213_1566 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     4(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[51].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_1567 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_1638 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_1639 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[52].adder_gen.reg_req.adsu_mod                     |                                                                              addsubreg_v_1568 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                             c_addsub_viv_1633 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                            c_addsub_lut6_1634 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                            c_addsub_lut6_1634 |     34(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                     xbip_pipe_v3_0_6_viv__parameterized9_1636 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[52].quot_gen.quot_reg.i_div1.quot_out              |                                                   xbip_pipe_v3_0_6_viv__parameterized223_1569 |      1(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    37(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[53].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_1570 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_1628 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_1629 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[53].divisor_gen.divisor_dc1.del_divisor_msbs       |                                                     xbip_pipe_v3_0_6_viv__parameterized5_1571 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[53].num_stages.numerator_gen.del_numer             |                                                   xbip_pipe_v3_0_6_viv__parameterized225_1572 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[54].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_1573 |      1(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_1623 |      1(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_1624 |      1(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[56].quot_gen.quot_reg.i_div1.quot_out              |                                                   xbip_pipe_v3_0_6_viv__parameterized235_1576 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    40(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[5].adder_gen.reg_req.adsu_mod                      |                                                              addsubreg_v__parameterized0_1577 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_1608 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_1609 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs        |                                                     xbip_pipe_v3_0_6_viv__parameterized5_1578 |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[5].num_stages.numerator_gen.del_numer              |                                                    xbip_pipe_v3_0_6_viv__parameterized33_1579 |      3(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    49(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[6].adder_gen.reg_req.adsu_mod                      |                                                              addsubreg_v__parameterized0_1580 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_1603 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_1604 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[7].adder_gen.reg_req.adsu_mod                      |                                                                              addsubreg_v_1581 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                             c_addsub_viv_1598 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                            c_addsub_lut6_1599 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                            c_addsub_lut6_1599 |     35(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                     xbip_pipe_v3_0_6_viv__parameterized9_1601 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[8].adder_gen.reg_req.adsu_mod                      |                                                              addsubreg_v__parameterized0_1583 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_1593 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_1594 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs        |                                                     xbip_pipe_v3_0_6_viv__parameterized5_1584 |      4(0.01%) |     4(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[8].num_stages.numerator_gen.del_numer              |                                                    xbip_pipe_v3_0_6_viv__parameterized45_1585 |      3(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    46(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[9].adder_gen.reg_req.adsu_mod                      |                                                              addsubreg_v__parameterized0_1586 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_1588 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_1589 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                               sgned_input.cmp_dividend                                      |                                                                                  cmp2s_v_1470 |     55(0.02%) |    31(0.01%) |    0(0.00%) |   0(0.00%) |    54(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 twos_comp                                                   |                                                                          c_twos_comp_viv_1479 |     55(0.02%) |    31(0.01%) |    0(0.00%) |   0(0.00%) |    54(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                               sgned_input.cmp_divisor                                       |                                                                  cmp2s_v__parameterized0_1471 |     32(0.01%) |    30(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 twos_comp                                                   |                                                          c_twos_comp_viv__parameterized0_1478 |     32(0.01%) |    30(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                               sign_pipeline.i_unrolled.sign_pipe                            |                                                     xbip_pipe_v3_0_6_viv__parameterized1_1472 |     42(0.02%) |    40(0.01%) |    0(0.00%) |   2(0.01%) |     4(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                               signed_output.cmp_quot                                        |                                                                  cmp2s_v__parameterized1_1473 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 twos_comp                                                   |                                                          c_twos_comp_viv__parameterized1_1477 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 x615_div_1                                                                  |                                                                           x611_div__xdcDup__5 |   1998(0.73%) |  1969(0.72%) |    0(0.00%) |   2(0.01%) |  1935(0.35%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   x611_div                                                                  |                                                                            Divider__xdcDup__5 |   1998(0.73%) |  1969(0.72%) |    0(0.00%) |   2(0.01%) |  1935(0.35%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     (x611_div)                                                              |                                                                            Divider__xdcDup__5 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     m                                                                       |                                                            div_55_32_20_Signed_Fractional__11 |   1998(0.73%) |  1969(0.72%) |    0(0.00%) |   2(0.01%) |  1935(0.35%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       U0                                                                    |                                                                           div_gen_v5_1_15__11 |   1998(0.73%) |  1969(0.72%) |    0(0.00%) |   2(0.01%) |  1935(0.35%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                         i_synth                                                             |                                                                       div_gen_v5_1_15_viv__11 |   1998(0.73%) |  1969(0.72%) |    0(0.00%) |   2(0.01%) |  1935(0.35%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                           i_nonzero_fract.i_synth                                           |                                                                            div_gen_synth_1060 |   1998(0.73%) |  1969(0.72%) |    0(0.00%) |   2(0.01%) |  1935(0.35%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                             i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider                 |                                                                       bip_sdivider_synth_1061 |   1998(0.73%) |  1969(0.72%) |    0(0.00%) |   2(0.01%) |  1935(0.35%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                               i_sdivider.divider_blk                                        |                                                                             dividervdc_v_1062 |   1870(0.68%) |  1869(0.68%) |    0(0.00%) |   0(0.00%) |  1813(0.33%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[0].adder_gen.reg_req.adsu_mod                      |                                                                              addsubreg_v_1073 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                             c_addsub_viv_1461 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                            c_addsub_lut6_1462 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                            c_addsub_lut6_1462 |     34(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                     xbip_pipe_v3_0_6_viv__parameterized9_1464 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs        |                                                     xbip_pipe_v3_0_6_viv__parameterized5_1074 |     33(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[0].num_stages.numerator_gen.del_numer              |                                                     xbip_pipe_v3_0_6_viv__parameterized3_1075 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    54(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[10].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_1076 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_1456 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_1457 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[11].adder_gen.reg_req.adsu_mod                     |                                                                              addsubreg_v_1077 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                             c_addsub_viv_1451 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                            c_addsub_lut6_1452 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                            c_addsub_lut6_1452 |     34(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                     xbip_pipe_v3_0_6_viv__parameterized9_1454 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[12].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_1079 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_1446 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_1447 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs       |                                                     xbip_pipe_v3_0_6_viv__parameterized5_1080 |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[12].num_stages.numerator_gen.del_numer             |                                                    xbip_pipe_v3_0_6_viv__parameterized61_1081 |      5(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    42(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[13].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_1082 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_1441 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_1442 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[14].adder_gen.reg_req.adsu_mod                     |                                                                              addsubreg_v_1083 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                             c_addsub_viv_1436 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                            c_addsub_lut6_1437 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                            c_addsub_lut6_1437 |     34(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                     xbip_pipe_v3_0_6_viv__parameterized9_1439 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[15].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_1085 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_1431 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_1432 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs       |                                                     xbip_pipe_v3_0_6_viv__parameterized5_1086 |      8(0.01%) |     4(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[15].num_stages.numerator_gen.del_numer             |                                                    xbip_pipe_v3_0_6_viv__parameterized73_1087 |      5(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    39(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[16].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_1088 |     38(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_1426 |     38(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_1427 |     38(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[17].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_1089 |     38(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_1421 |     38(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_1422 |     38(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[18].adder_gen.reg_req.adsu_mod                     |                                                                              addsubreg_v_1090 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                             c_addsub_viv_1416 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                            c_addsub_lut6_1417 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                            c_addsub_lut6_1417 |     34(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                     xbip_pipe_v3_0_6_viv__parameterized9_1419 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[18].quot_gen.quot_reg.i_div1.quot_out              |                                                    xbip_pipe_v3_0_6_viv__parameterized87_1091 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     3(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[19].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_1092 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_1411 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_1412 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs       |                                                     xbip_pipe_v3_0_6_viv__parameterized5_1093 |      4(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[19].num_stages.numerator_gen.del_numer             |                                                    xbip_pipe_v3_0_6_viv__parameterized89_1094 |      2(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    35(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[1].adder_gen.reg_req.adsu_mod                      |                                                              addsubreg_v__parameterized0_1095 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_1406 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_1407 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs        |                                                     xbip_pipe_v3_0_6_viv__parameterized5_1096 |      4(0.01%) |     4(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[1].num_stages.numerator_gen.del_numer              |                                                    xbip_pipe_v3_0_6_viv__parameterized11_1097 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    53(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[20].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_1098 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_1401 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_1402 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[21].adder_gen.reg_req.adsu_mod                     |                                                                              addsubreg_v_1099 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                             c_addsub_viv_1396 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                            c_addsub_lut6_1397 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                            c_addsub_lut6_1397 |     34(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                     xbip_pipe_v3_0_6_viv__parameterized9_1399 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[21].quot_gen.quot_reg.i_div1.quot_out              |                                                    xbip_pipe_v3_0_6_viv__parameterized99_1100 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     6(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[22].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_1101 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_1391 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_1392 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs       |                                                     xbip_pipe_v3_0_6_viv__parameterized5_1102 |      4(0.01%) |     4(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[22].num_stages.numerator_gen.del_numer             |                                                   xbip_pipe_v3_0_6_viv__parameterized101_1103 |      3(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[23].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_1104 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_1386 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_1387 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[24].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_1105 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_1381 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_1382 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[25].adder_gen.reg_req.adsu_mod                     |                                                                              addsubreg_v_1106 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                             c_addsub_viv_1376 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                            c_addsub_lut6_1377 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                            c_addsub_lut6_1377 |     34(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                     xbip_pipe_v3_0_6_viv__parameterized9_1379 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[25].quot_gen.quot_reg.i_div1.quot_out              |                                                   xbip_pipe_v3_0_6_viv__parameterized115_1107 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    10(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[26].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_1108 |     37(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_1371 |     37(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_1372 |     37(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[26].divisor_gen.divisor_dc1.del_divisor_msbs       |                                                     xbip_pipe_v3_0_6_viv__parameterized5_1109 |      4(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[26].num_stages.numerator_gen.del_numer             |                                                   xbip_pipe_v3_0_6_viv__parameterized117_1110 |      3(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    28(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[27].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_1111 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_1366 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_1367 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[28].adder_gen.reg_req.adsu_mod                     |                                                                              addsubreg_v_1112 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                             c_addsub_viv_1361 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                            c_addsub_lut6_1362 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                            c_addsub_lut6_1362 |     34(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                     xbip_pipe_v3_0_6_viv__parameterized9_1364 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[28].quot_gen.quot_reg.i_div1.quot_out              |                                                   xbip_pipe_v3_0_6_viv__parameterized127_1113 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    13(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[29].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_1114 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_1356 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_1357 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[29].divisor_gen.divisor_dc1.del_divisor_msbs       |                                                     xbip_pipe_v3_0_6_viv__parameterized5_1115 |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[29].num_stages.numerator_gen.del_numer             |                                                   xbip_pipe_v3_0_6_viv__parameterized129_1116 |      2(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    25(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[2].adder_gen.reg_req.adsu_mod                      |                                                              addsubreg_v__parameterized0_1117 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_1351 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_1352 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[30].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_1118 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_1346 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_1347 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[31].adder_gen.reg_req.adsu_mod                     |                                                                              addsubreg_v_1119 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                             c_addsub_viv_1341 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                            c_addsub_lut6_1342 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                            c_addsub_lut6_1342 |     34(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                     xbip_pipe_v3_0_6_viv__parameterized9_1344 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[31].quot_gen.quot_reg.i_div1.quot_out              |                                                   xbip_pipe_v3_0_6_viv__parameterized139_1120 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    16(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[32].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_1121 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_1336 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_1337 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[32].divisor_gen.divisor_dc1.del_divisor_msbs       |                                                     xbip_pipe_v3_0_6_viv__parameterized5_1122 |      5(0.01%) |     4(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[32].num_stages.numerator_gen.del_numer             |                                                   xbip_pipe_v3_0_6_viv__parameterized141_1123 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    22(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[33].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_1124 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_1331 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_1332 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[34].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_1125 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_1326 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_1327 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[35].adder_gen.reg_req.adsu_mod                     |                                                                              addsubreg_v_1126 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                             c_addsub_viv_1321 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                            c_addsub_lut6_1322 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                            c_addsub_lut6_1322 |     34(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                     xbip_pipe_v3_0_6_viv__parameterized9_1324 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[35].quot_gen.quot_reg.i_div1.quot_out              |                                                   xbip_pipe_v3_0_6_viv__parameterized155_1127 |      1(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    20(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[36].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_1128 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_1316 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_1317 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[36].divisor_gen.divisor_dc1.del_divisor_msbs       |                                                     xbip_pipe_v3_0_6_viv__parameterized5_1129 |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[36].num_stages.numerator_gen.del_numer             |                                                   xbip_pipe_v3_0_6_viv__parameterized157_1130 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    18(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[37].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_1131 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_1311 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_1312 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[38].adder_gen.reg_req.adsu_mod                     |                                                                              addsubreg_v_1132 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                             c_addsub_viv_1306 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                            c_addsub_lut6_1307 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                            c_addsub_lut6_1307 |     34(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                     xbip_pipe_v3_0_6_viv__parameterized9_1309 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[38].quot_gen.quot_reg.i_div1.quot_out              |                                                   xbip_pipe_v3_0_6_viv__parameterized167_1133 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    23(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[39].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_1134 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_1301 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_1302 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[39].divisor_gen.divisor_dc1.del_divisor_msbs       |                                                     xbip_pipe_v3_0_6_viv__parameterized5_1135 |      4(0.01%) |     4(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[39].num_stages.numerator_gen.del_numer             |                                                   xbip_pipe_v3_0_6_viv__parameterized169_1136 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    15(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[3].adder_gen.reg_req.adsu_mod                      |                                                              addsubreg_v__parameterized0_1137 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_1296 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_1297 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[40].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_1138 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_1291 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_1292 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[41].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_1139 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_1286 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_1287 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[42].adder_gen.reg_req.adsu_mod                     |                                                                              addsubreg_v_1140 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                             c_addsub_viv_1281 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                            c_addsub_lut6_1282 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                            c_addsub_lut6_1282 |     34(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                     xbip_pipe_v3_0_6_viv__parameterized9_1284 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[42].quot_gen.quot_reg.i_div1.quot_out              |                                                   xbip_pipe_v3_0_6_viv__parameterized183_1141 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    27(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[43].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_1142 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_1276 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_1277 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[43].divisor_gen.divisor_dc1.del_divisor_msbs       |                                                     xbip_pipe_v3_0_6_viv__parameterized5_1143 |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[43].num_stages.numerator_gen.del_numer             |                                                   xbip_pipe_v3_0_6_viv__parameterized185_1144 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    11(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[44].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_1145 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_1271 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_1272 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[45].adder_gen.reg_req.adsu_mod                     |                                                                              addsubreg_v_1146 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                             c_addsub_viv_1266 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                            c_addsub_lut6_1267 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                            c_addsub_lut6_1267 |     34(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                     xbip_pipe_v3_0_6_viv__parameterized9_1269 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[45].quot_gen.quot_reg.i_div1.quot_out              |                                                   xbip_pipe_v3_0_6_viv__parameterized195_1147 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    30(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[46].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_1148 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_1261 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_1262 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[46].divisor_gen.divisor_dc1.del_divisor_msbs       |                                                     xbip_pipe_v3_0_6_viv__parameterized5_1149 |      4(0.01%) |     4(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[46].num_stages.numerator_gen.del_numer             |                                                   xbip_pipe_v3_0_6_viv__parameterized197_1150 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     8(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[47].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_1151 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_1256 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_1257 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[48].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_1152 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_1251 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_1252 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[49].adder_gen.reg_req.adsu_mod                     |                                                                              addsubreg_v_1153 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                             c_addsub_viv_1246 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                            c_addsub_lut6_1247 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                            c_addsub_lut6_1247 |     34(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                     xbip_pipe_v3_0_6_viv__parameterized9_1249 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[49].quot_gen.quot_reg.i_div1.quot_out              |                                                   xbip_pipe_v3_0_6_viv__parameterized211_1154 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    34(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[4].adder_gen.reg_req.adsu_mod                      |                                                                              addsubreg_v_1155 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                             c_addsub_viv_1241 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                            c_addsub_lut6_1242 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                            c_addsub_lut6_1242 |     34(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                     xbip_pipe_v3_0_6_viv__parameterized9_1244 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[50].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_1157 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_1236 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_1237 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[50].divisor_gen.divisor_dc1.del_divisor_msbs       |                                                     xbip_pipe_v3_0_6_viv__parameterized5_1158 |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[50].num_stages.numerator_gen.del_numer             |                                                   xbip_pipe_v3_0_6_viv__parameterized213_1159 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     4(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[51].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_1160 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_1231 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_1232 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[52].adder_gen.reg_req.adsu_mod                     |                                                                              addsubreg_v_1161 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                             c_addsub_viv_1226 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                            c_addsub_lut6_1227 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                            c_addsub_lut6_1227 |     34(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                     xbip_pipe_v3_0_6_viv__parameterized9_1229 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[52].quot_gen.quot_reg.i_div1.quot_out              |                                                   xbip_pipe_v3_0_6_viv__parameterized223_1162 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    37(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[53].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_1163 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_1221 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_1222 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[53].divisor_gen.divisor_dc1.del_divisor_msbs       |                                                     xbip_pipe_v3_0_6_viv__parameterized5_1164 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[53].num_stages.numerator_gen.del_numer             |                                                   xbip_pipe_v3_0_6_viv__parameterized225_1165 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[54].adder_gen.reg_req.adsu_mod                     |                                                              addsubreg_v__parameterized0_1166 |      1(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_1216 |      1(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_1217 |      1(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[56].quot_gen.quot_reg.i_div1.quot_out              |                                                   xbip_pipe_v3_0_6_viv__parameterized235_1169 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    40(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[5].adder_gen.reg_req.adsu_mod                      |                                                              addsubreg_v__parameterized0_1170 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_1201 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_1202 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs        |                                                     xbip_pipe_v3_0_6_viv__parameterized5_1171 |      4(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[5].num_stages.numerator_gen.del_numer              |                                                    xbip_pipe_v3_0_6_viv__parameterized33_1172 |      1(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    49(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[6].adder_gen.reg_req.adsu_mod                      |                                                              addsubreg_v__parameterized0_1173 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_1196 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_1197 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[7].adder_gen.reg_req.adsu_mod                      |                                                                              addsubreg_v_1174 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                             c_addsub_viv_1191 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                            c_addsub_lut6_1192 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                            c_addsub_lut6_1192 |     34(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                     xbip_pipe_v3_0_6_viv__parameterized9_1194 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[8].adder_gen.reg_req.adsu_mod                      |                                                              addsubreg_v__parameterized0_1176 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_1186 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_1187 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs        |                                                     xbip_pipe_v3_0_6_viv__parameterized5_1177 |      5(0.01%) |     4(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[8].num_stages.numerator_gen.del_numer              |                                                    xbip_pipe_v3_0_6_viv__parameterized45_1178 |      7(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    46(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[9].adder_gen.reg_req.adsu_mod                      |                                                              addsubreg_v__parameterized0_1179 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_1181 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_1182 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                               sgned_input.cmp_dividend                                      |                                                                                  cmp2s_v_1063 |     55(0.02%) |    31(0.01%) |    0(0.00%) |   0(0.00%) |    54(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 twos_comp                                                   |                                                                          c_twos_comp_viv_1072 |     55(0.02%) |    31(0.01%) |    0(0.00%) |   0(0.00%) |    54(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                               sgned_input.cmp_divisor                                       |                                                                  cmp2s_v__parameterized0_1064 |     32(0.01%) |    30(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 twos_comp                                                   |                                                          c_twos_comp_viv__parameterized0_1071 |     32(0.01%) |    30(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                               sign_pipeline.i_unrolled.sign_pipe                            |                                                     xbip_pipe_v3_0_6_viv__parameterized1_1065 |     42(0.02%) |    40(0.01%) |    0(0.00%) |   2(0.01%) |     4(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                               signed_output.cmp_quot                                        |                                                                  cmp2s_v__parameterized1_1066 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 twos_comp                                                   |                                                          c_twos_comp_viv__parameterized1_1070 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 x616_div_1                                                                  |                                                                           x611_div__xdcDup__6 |   1997(0.73%) |  1937(0.71%) |    0(0.00%) |   1(0.01%) |  1878(0.34%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   x611_div                                                                  |                                                                            Divider__xdcDup__6 |   1997(0.73%) |  1937(0.71%) |    0(0.00%) |   1(0.01%) |  1878(0.34%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     (x611_div)                                                              |                                                                            Divider__xdcDup__6 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     m                                                                       |                                                            div_55_32_20_Signed_Fractional__12 |   1997(0.73%) |  1937(0.71%) |    0(0.00%) |   1(0.01%) |  1878(0.34%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       U0                                                                    |                                                                           div_gen_v5_1_15__12 |   1997(0.73%) |  1937(0.71%) |    0(0.00%) |   1(0.01%) |  1878(0.34%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                         i_synth                                                             |                                                                       div_gen_v5_1_15_viv__12 |   1997(0.73%) |  1937(0.71%) |    0(0.00%) |   1(0.01%) |  1878(0.34%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                           i_nonzero_fract.i_synth                                           |                                                                             div_gen_synth_653 |   1997(0.73%) |  1937(0.71%) |    0(0.00%) |   1(0.01%) |  1878(0.34%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                             i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider                 |                                                                        bip_sdivider_synth_654 |   1997(0.73%) |  1937(0.71%) |    0(0.00%) |   1(0.01%) |  1878(0.34%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                               i_sdivider.divider_blk                                        |                                                                              dividervdc_v_655 |   1925(0.70%) |  1868(0.68%) |    0(0.00%) |   0(0.00%) |  1763(0.32%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[0].adder_gen.reg_req.adsu_mod                      |                                                                               addsubreg_v_666 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                             c_addsub_viv_1054 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                            c_addsub_lut6_1055 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                            c_addsub_lut6_1055 |     34(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                     xbip_pipe_v3_0_6_viv__parameterized9_1057 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs        |                                                      xbip_pipe_v3_0_6_viv__parameterized5_667 |     32(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[0].num_stages.numerator_gen.del_numer              |                                                      xbip_pipe_v3_0_6_viv__parameterized3_668 |     55(0.02%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    49(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[10].adder_gen.reg_req.adsu_mod                     |                                                               addsubreg_v__parameterized0_669 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_1049 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_1050 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[11].adder_gen.reg_req.adsu_mod                     |                                                                               addsubreg_v_670 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                             c_addsub_viv_1044 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                            c_addsub_lut6_1045 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                            c_addsub_lut6_1045 |     34(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                     xbip_pipe_v3_0_6_viv__parameterized9_1047 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[12].adder_gen.reg_req.adsu_mod                     |                                                               addsubreg_v__parameterized0_672 |     39(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_1039 |     39(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_1040 |     39(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs       |                                                      xbip_pipe_v3_0_6_viv__parameterized5_673 |      6(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[12].num_stages.numerator_gen.del_numer             |                                                     xbip_pipe_v3_0_6_viv__parameterized61_674 |     10(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    37(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[13].adder_gen.reg_req.adsu_mod                     |                                                               addsubreg_v__parameterized0_675 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_1034 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_1035 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[14].adder_gen.reg_req.adsu_mod                     |                                                                               addsubreg_v_676 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                             c_addsub_viv_1029 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                            c_addsub_lut6_1030 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                            c_addsub_lut6_1030 |     34(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                     xbip_pipe_v3_0_6_viv__parameterized9_1032 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[15].adder_gen.reg_req.adsu_mod                     |                                                               addsubreg_v__parameterized0_678 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_1024 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_1025 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs       |                                                      xbip_pipe_v3_0_6_viv__parameterized5_679 |      4(0.01%) |     4(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[15].num_stages.numerator_gen.del_numer             |                                                     xbip_pipe_v3_0_6_viv__parameterized73_680 |      9(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    35(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[16].adder_gen.reg_req.adsu_mod                     |                                                               addsubreg_v__parameterized0_681 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_1019 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_1020 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[17].adder_gen.reg_req.adsu_mod                     |                                                               addsubreg_v__parameterized0_682 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_1014 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_1015 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[18].adder_gen.reg_req.adsu_mod                     |                                                                               addsubreg_v_683 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                             c_addsub_viv_1009 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                            c_addsub_lut6_1010 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                            c_addsub_lut6_1010 |     34(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                     xbip_pipe_v3_0_6_viv__parameterized9_1012 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[18].quot_gen.quot_reg.i_div1.quot_out              |                                                     xbip_pipe_v3_0_6_viv__parameterized87_684 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     3(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[19].adder_gen.reg_req.adsu_mod                     |                                                               addsubreg_v__parameterized0_685 |     37(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                             c_addsub_viv__parameterized0_1004 |     37(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_1005 |     37(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs       |                                                      xbip_pipe_v3_0_6_viv__parameterized5_686 |      6(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[19].num_stages.numerator_gen.del_numer             |                                                     xbip_pipe_v3_0_6_viv__parameterized89_687 |      5(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    31(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[1].adder_gen.reg_req.adsu_mod                      |                                                               addsubreg_v__parameterized0_688 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                              c_addsub_viv__parameterized0_999 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                            c_addsub_lut6__parameterized1_1000 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs        |                                                      xbip_pipe_v3_0_6_viv__parameterized5_689 |      5(0.01%) |     4(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[1].num_stages.numerator_gen.del_numer              |                                                     xbip_pipe_v3_0_6_viv__parameterized11_690 |     40(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    48(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[20].adder_gen.reg_req.adsu_mod                     |                                                               addsubreg_v__parameterized0_691 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                              c_addsub_viv__parameterized0_994 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                             c_addsub_lut6__parameterized1_995 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[21].adder_gen.reg_req.adsu_mod                     |                                                                               addsubreg_v_692 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                              c_addsub_viv_989 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                             c_addsub_lut6_990 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                             c_addsub_lut6_990 |     34(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                      xbip_pipe_v3_0_6_viv__parameterized9_992 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[21].quot_gen.quot_reg.i_div1.quot_out              |                                                     xbip_pipe_v3_0_6_viv__parameterized99_693 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     6(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[22].adder_gen.reg_req.adsu_mod                     |                                                               addsubreg_v__parameterized0_694 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                              c_addsub_viv__parameterized0_984 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                             c_addsub_lut6__parameterized1_985 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs       |                                                      xbip_pipe_v3_0_6_viv__parameterized5_695 |      5(0.01%) |     4(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[22].num_stages.numerator_gen.del_numer             |                                                    xbip_pipe_v3_0_6_viv__parameterized101_696 |      2(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    28(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[23].adder_gen.reg_req.adsu_mod                     |                                                               addsubreg_v__parameterized0_697 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                              c_addsub_viv__parameterized0_979 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                             c_addsub_lut6__parameterized1_980 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[24].adder_gen.reg_req.adsu_mod                     |                                                               addsubreg_v__parameterized0_698 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                              c_addsub_viv__parameterized0_974 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                             c_addsub_lut6__parameterized1_975 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[25].adder_gen.reg_req.adsu_mod                     |                                                                               addsubreg_v_699 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                              c_addsub_viv_969 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                             c_addsub_lut6_970 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                             c_addsub_lut6_970 |     34(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                      xbip_pipe_v3_0_6_viv__parameterized9_972 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[25].quot_gen.quot_reg.i_div1.quot_out              |                                                    xbip_pipe_v3_0_6_viv__parameterized115_700 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    10(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[26].adder_gen.reg_req.adsu_mod                     |                                                               addsubreg_v__parameterized0_701 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                              c_addsub_viv__parameterized0_964 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                             c_addsub_lut6__parameterized1_965 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[26].divisor_gen.divisor_dc1.del_divisor_msbs       |                                                      xbip_pipe_v3_0_6_viv__parameterized5_702 |      4(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[26].num_stages.numerator_gen.del_numer             |                                                    xbip_pipe_v3_0_6_viv__parameterized117_703 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    25(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[27].adder_gen.reg_req.adsu_mod                     |                                                               addsubreg_v__parameterized0_704 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                              c_addsub_viv__parameterized0_959 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                             c_addsub_lut6__parameterized1_960 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[28].adder_gen.reg_req.adsu_mod                     |                                                                               addsubreg_v_705 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                              c_addsub_viv_954 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                             c_addsub_lut6_955 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                             c_addsub_lut6_955 |     34(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                      xbip_pipe_v3_0_6_viv__parameterized9_957 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[28].quot_gen.quot_reg.i_div1.quot_out              |                                                    xbip_pipe_v3_0_6_viv__parameterized127_706 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    13(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[29].adder_gen.reg_req.adsu_mod                     |                                                               addsubreg_v__parameterized0_707 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                              c_addsub_viv__parameterized0_949 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                             c_addsub_lut6__parameterized1_950 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[29].divisor_gen.divisor_dc1.del_divisor_msbs       |                                                      xbip_pipe_v3_0_6_viv__parameterized5_708 |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[29].num_stages.numerator_gen.del_numer             |                                                    xbip_pipe_v3_0_6_viv__parameterized129_709 |      1(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    22(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[2].adder_gen.reg_req.adsu_mod                      |                                                               addsubreg_v__parameterized0_710 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                              c_addsub_viv__parameterized0_944 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                             c_addsub_lut6__parameterized1_945 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[30].adder_gen.reg_req.adsu_mod                     |                                                               addsubreg_v__parameterized0_711 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                              c_addsub_viv__parameterized0_939 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                             c_addsub_lut6__parameterized1_940 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[31].adder_gen.reg_req.adsu_mod                     |                                                                               addsubreg_v_712 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                              c_addsub_viv_934 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                             c_addsub_lut6_935 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                             c_addsub_lut6_935 |     34(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                      xbip_pipe_v3_0_6_viv__parameterized9_937 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[31].quot_gen.quot_reg.i_div1.quot_out              |                                                    xbip_pipe_v3_0_6_viv__parameterized139_713 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    16(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[32].adder_gen.reg_req.adsu_mod                     |                                                               addsubreg_v__parameterized0_714 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                              c_addsub_viv__parameterized0_929 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                             c_addsub_lut6__parameterized1_930 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[32].divisor_gen.divisor_dc1.del_divisor_msbs       |                                                      xbip_pipe_v3_0_6_viv__parameterized5_715 |      4(0.01%) |     4(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[32].num_stages.numerator_gen.del_numer             |                                                    xbip_pipe_v3_0_6_viv__parameterized141_716 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    20(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[33].adder_gen.reg_req.adsu_mod                     |                                                               addsubreg_v__parameterized0_717 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                              c_addsub_viv__parameterized0_924 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                             c_addsub_lut6__parameterized1_925 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[34].adder_gen.reg_req.adsu_mod                     |                                                               addsubreg_v__parameterized0_718 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                              c_addsub_viv__parameterized0_919 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                             c_addsub_lut6__parameterized1_920 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[35].adder_gen.reg_req.adsu_mod                     |                                                                               addsubreg_v_719 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                              c_addsub_viv_914 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                             c_addsub_lut6_915 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                             c_addsub_lut6_915 |     34(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                      xbip_pipe_v3_0_6_viv__parameterized9_917 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[35].quot_gen.quot_reg.i_div1.quot_out              |                                                    xbip_pipe_v3_0_6_viv__parameterized155_720 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    20(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[36].adder_gen.reg_req.adsu_mod                     |                                                               addsubreg_v__parameterized0_721 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                              c_addsub_viv__parameterized0_909 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                             c_addsub_lut6__parameterized1_910 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[36].divisor_gen.divisor_dc1.del_divisor_msbs       |                                                      xbip_pipe_v3_0_6_viv__parameterized5_722 |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[36].num_stages.numerator_gen.del_numer             |                                                    xbip_pipe_v3_0_6_viv__parameterized157_723 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    16(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[37].adder_gen.reg_req.adsu_mod                     |                                                               addsubreg_v__parameterized0_724 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                              c_addsub_viv__parameterized0_904 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                             c_addsub_lut6__parameterized1_905 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[38].adder_gen.reg_req.adsu_mod                     |                                                                               addsubreg_v_725 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                              c_addsub_viv_899 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                             c_addsub_lut6_900 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                             c_addsub_lut6_900 |     34(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                      xbip_pipe_v3_0_6_viv__parameterized9_902 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[38].quot_gen.quot_reg.i_div1.quot_out              |                                                    xbip_pipe_v3_0_6_viv__parameterized167_726 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    23(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[39].adder_gen.reg_req.adsu_mod                     |                                                               addsubreg_v__parameterized0_727 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                              c_addsub_viv__parameterized0_894 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                             c_addsub_lut6__parameterized1_895 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[39].divisor_gen.divisor_dc1.del_divisor_msbs       |                                                      xbip_pipe_v3_0_6_viv__parameterized5_728 |      4(0.01%) |     4(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[39].num_stages.numerator_gen.del_numer             |                                                    xbip_pipe_v3_0_6_viv__parameterized169_729 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    14(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[3].adder_gen.reg_req.adsu_mod                      |                                                               addsubreg_v__parameterized0_730 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                              c_addsub_viv__parameterized0_889 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                             c_addsub_lut6__parameterized1_890 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[40].adder_gen.reg_req.adsu_mod                     |                                                               addsubreg_v__parameterized0_731 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                              c_addsub_viv__parameterized0_884 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                             c_addsub_lut6__parameterized1_885 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[41].adder_gen.reg_req.adsu_mod                     |                                                               addsubreg_v__parameterized0_732 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                              c_addsub_viv__parameterized0_879 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                             c_addsub_lut6__parameterized1_880 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[42].adder_gen.reg_req.adsu_mod                     |                                                                               addsubreg_v_733 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                              c_addsub_viv_874 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                             c_addsub_lut6_875 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                             c_addsub_lut6_875 |     34(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                      xbip_pipe_v3_0_6_viv__parameterized9_877 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[42].quot_gen.quot_reg.i_div1.quot_out              |                                                    xbip_pipe_v3_0_6_viv__parameterized183_734 |      8(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    27(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[43].adder_gen.reg_req.adsu_mod                     |                                                               addsubreg_v__parameterized0_735 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                              c_addsub_viv__parameterized0_869 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                             c_addsub_lut6__parameterized1_870 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[43].divisor_gen.divisor_dc1.del_divisor_msbs       |                                                      xbip_pipe_v3_0_6_viv__parameterized5_736 |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[43].num_stages.numerator_gen.del_numer             |                                                    xbip_pipe_v3_0_6_viv__parameterized185_737 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    10(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[44].adder_gen.reg_req.adsu_mod                     |                                                               addsubreg_v__parameterized0_738 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                              c_addsub_viv__parameterized0_864 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                             c_addsub_lut6__parameterized1_865 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[45].adder_gen.reg_req.adsu_mod                     |                                                                               addsubreg_v_739 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                              c_addsub_viv_859 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                             c_addsub_lut6_860 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                             c_addsub_lut6_860 |     34(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                      xbip_pipe_v3_0_6_viv__parameterized9_862 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[45].quot_gen.quot_reg.i_div1.quot_out              |                                                    xbip_pipe_v3_0_6_viv__parameterized195_740 |      7(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    30(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[46].adder_gen.reg_req.adsu_mod                     |                                                               addsubreg_v__parameterized0_741 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                              c_addsub_viv__parameterized0_854 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                             c_addsub_lut6__parameterized1_855 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[46].divisor_gen.divisor_dc1.del_divisor_msbs       |                                                      xbip_pipe_v3_0_6_viv__parameterized5_742 |      4(0.01%) |     4(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[46].num_stages.numerator_gen.del_numer             |                                                    xbip_pipe_v3_0_6_viv__parameterized197_743 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     7(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[47].adder_gen.reg_req.adsu_mod                     |                                                               addsubreg_v__parameterized0_744 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                              c_addsub_viv__parameterized0_849 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                             c_addsub_lut6__parameterized1_850 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[48].adder_gen.reg_req.adsu_mod                     |                                                               addsubreg_v__parameterized0_745 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                              c_addsub_viv__parameterized0_844 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                             c_addsub_lut6__parameterized1_845 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[49].adder_gen.reg_req.adsu_mod                     |                                                                               addsubreg_v_746 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                              c_addsub_viv_839 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                             c_addsub_lut6_840 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                             c_addsub_lut6_840 |     34(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                      xbip_pipe_v3_0_6_viv__parameterized9_842 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[49].quot_gen.quot_reg.i_div1.quot_out              |                                                    xbip_pipe_v3_0_6_viv__parameterized211_747 |      7(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    34(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[4].adder_gen.reg_req.adsu_mod                      |                                                                               addsubreg_v_748 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                              c_addsub_viv_834 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                             c_addsub_lut6_835 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                             c_addsub_lut6_835 |     34(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                      xbip_pipe_v3_0_6_viv__parameterized9_837 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[50].adder_gen.reg_req.adsu_mod                     |                                                               addsubreg_v__parameterized0_750 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                              c_addsub_viv__parameterized0_829 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                             c_addsub_lut6__parameterized1_830 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[50].divisor_gen.divisor_dc1.del_divisor_msbs       |                                                      xbip_pipe_v3_0_6_viv__parameterized5_751 |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[50].num_stages.numerator_gen.del_numer             |                                                    xbip_pipe_v3_0_6_viv__parameterized213_752 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     4(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[51].adder_gen.reg_req.adsu_mod                     |                                                               addsubreg_v__parameterized0_753 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                              c_addsub_viv__parameterized0_824 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                             c_addsub_lut6__parameterized1_825 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[52].adder_gen.reg_req.adsu_mod                     |                                                                               addsubreg_v_754 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                              c_addsub_viv_819 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                             c_addsub_lut6_820 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                             c_addsub_lut6_820 |     34(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                      xbip_pipe_v3_0_6_viv__parameterized9_822 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[52].quot_gen.quot_reg.i_div1.quot_out              |                                                    xbip_pipe_v3_0_6_viv__parameterized223_755 |      8(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    37(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[53].adder_gen.reg_req.adsu_mod                     |                                                               addsubreg_v__parameterized0_756 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                              c_addsub_viv__parameterized0_814 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                             c_addsub_lut6__parameterized1_815 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[53].divisor_gen.divisor_dc1.del_divisor_msbs       |                                                      xbip_pipe_v3_0_6_viv__parameterized5_757 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[53].num_stages.numerator_gen.del_numer             |                                                    xbip_pipe_v3_0_6_viv__parameterized225_758 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[54].adder_gen.reg_req.adsu_mod                     |                                                               addsubreg_v__parameterized0_759 |      1(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                              c_addsub_viv__parameterized0_809 |      1(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                             c_addsub_lut6__parameterized1_810 |      1(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[56].quot_gen.quot_reg.i_div1.quot_out              |                                                    xbip_pipe_v3_0_6_viv__parameterized235_762 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    40(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[5].adder_gen.reg_req.adsu_mod                      |                                                               addsubreg_v__parameterized0_763 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                              c_addsub_viv__parameterized0_794 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                             c_addsub_lut6__parameterized1_795 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs        |                                                      xbip_pipe_v3_0_6_viv__parameterized5_764 |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[5].num_stages.numerator_gen.del_numer              |                                                     xbip_pipe_v3_0_6_viv__parameterized33_765 |     44(0.02%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    44(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[6].adder_gen.reg_req.adsu_mod                      |                                                               addsubreg_v__parameterized0_766 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                              c_addsub_viv__parameterized0_789 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                             c_addsub_lut6__parameterized1_790 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[7].adder_gen.reg_req.adsu_mod                      |                                                                               addsubreg_v_767 |     42(0.02%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                              c_addsub_viv_784 |     42(0.02%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                             c_addsub_lut6_785 |     42(0.02%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                             c_addsub_lut6_785 |     41(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                      xbip_pipe_v3_0_6_viv__parameterized9_787 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[8].adder_gen.reg_req.adsu_mod                      |                                                               addsubreg_v__parameterized0_769 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                              c_addsub_viv__parameterized0_779 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                             c_addsub_lut6__parameterized1_780 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs        |                                                      xbip_pipe_v3_0_6_viv__parameterized5_770 |     11(0.01%) |     4(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[8].num_stages.numerator_gen.del_numer              |                                                     xbip_pipe_v3_0_6_viv__parameterized45_771 |     12(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    41(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[9].adder_gen.reg_req.adsu_mod                      |                                                               addsubreg_v__parameterized0_772 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                              c_addsub_viv__parameterized0_774 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                             c_addsub_lut6__parameterized1_775 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                               sgned_input.cmp_dividend                                      |                                                                                   cmp2s_v_656 |     55(0.02%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    49(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 twos_comp                                                   |                                                                           c_twos_comp_viv_665 |     55(0.02%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    49(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                               sgned_input.cmp_divisor                                       |                                                                   cmp2s_v__parameterized0_657 |     32(0.01%) |    30(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 twos_comp                                                   |                                                           c_twos_comp_viv__parameterized0_664 |     32(0.01%) |    30(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                               sign_pipeline.i_unrolled.sign_pipe                            |                                                      xbip_pipe_v3_0_6_viv__parameterized1_658 |     41(0.01%) |    40(0.01%) |    0(0.00%) |   1(0.01%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                               signed_output.cmp_quot                                        |                                                                   cmp2s_v__parameterized1_659 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 twos_comp                                                   |                                                           c_twos_comp_viv__parameterized1_663 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 x617_div_1                                                                  |                                                                                      x611_div |   1999(0.73%) |  1969(0.72%) |    0(0.00%) |   2(0.01%) |  1935(0.35%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   x611_div                                                                  |                                                                                       Divider |   1999(0.73%) |  1969(0.72%) |    0(0.00%) |   2(0.01%) |  1935(0.35%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     (x611_div)                                                              |                                                                                       Divider |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     m                                                                       |                                                                div_55_32_20_Signed_Fractional |   1999(0.73%) |  1969(0.72%) |    0(0.00%) |   2(0.01%) |  1935(0.35%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       U0                                                                    |                                                                               div_gen_v5_1_15 |   1999(0.73%) |  1969(0.72%) |    0(0.00%) |   2(0.01%) |  1935(0.35%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                         i_synth                                                             |                                                                           div_gen_v5_1_15_viv |   1999(0.73%) |  1969(0.72%) |    0(0.00%) |   2(0.01%) |  1935(0.35%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                           i_nonzero_fract.i_synth                                           |                                                                                 div_gen_synth |   1999(0.73%) |  1969(0.72%) |    0(0.00%) |   2(0.01%) |  1935(0.35%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                             i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider                 |                                                                            bip_sdivider_synth |   1999(0.73%) |  1969(0.72%) |    0(0.00%) |   2(0.01%) |  1935(0.35%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                               i_sdivider.divider_blk                                        |                                                                                  dividervdc_v |   1871(0.68%) |  1869(0.68%) |    0(0.00%) |   0(0.00%) |  1813(0.33%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[0].adder_gen.reg_req.adsu_mod                      |                                                                                   addsubreg_v |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                              c_addsub_viv_647 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                             c_addsub_lut6_648 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                             c_addsub_lut6_648 |     34(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                      xbip_pipe_v3_0_6_viv__parameterized9_650 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs        |                                                          xbip_pipe_v3_0_6_viv__parameterized5 |     32(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[0].num_stages.numerator_gen.del_numer              |                                                          xbip_pipe_v3_0_6_viv__parameterized3 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    54(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[10].adder_gen.reg_req.adsu_mod                     |                                                                   addsubreg_v__parameterized0 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                              c_addsub_viv__parameterized0_642 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                             c_addsub_lut6__parameterized1_643 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[11].adder_gen.reg_req.adsu_mod                     |                                                                               addsubreg_v_302 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                              c_addsub_viv_637 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                             c_addsub_lut6_638 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                             c_addsub_lut6_638 |     34(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                      xbip_pipe_v3_0_6_viv__parameterized9_640 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[12].adder_gen.reg_req.adsu_mod                     |                                                               addsubreg_v__parameterized0_303 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                              c_addsub_viv__parameterized0_632 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                             c_addsub_lut6__parameterized1_633 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs       |                                                      xbip_pipe_v3_0_6_viv__parameterized5_304 |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[12].num_stages.numerator_gen.del_numer             |                                                         xbip_pipe_v3_0_6_viv__parameterized61 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    42(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[13].adder_gen.reg_req.adsu_mod                     |                                                               addsubreg_v__parameterized0_305 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                              c_addsub_viv__parameterized0_627 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                             c_addsub_lut6__parameterized1_628 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[14].adder_gen.reg_req.adsu_mod                     |                                                                               addsubreg_v_306 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                              c_addsub_viv_622 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                             c_addsub_lut6_623 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                             c_addsub_lut6_623 |     34(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                      xbip_pipe_v3_0_6_viv__parameterized9_625 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[15].adder_gen.reg_req.adsu_mod                     |                                                               addsubreg_v__parameterized0_307 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                              c_addsub_viv__parameterized0_617 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                             c_addsub_lut6__parameterized1_618 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs       |                                                      xbip_pipe_v3_0_6_viv__parameterized5_308 |      6(0.01%) |     4(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[15].num_stages.numerator_gen.del_numer             |                                                         xbip_pipe_v3_0_6_viv__parameterized73 |      5(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    39(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[16].adder_gen.reg_req.adsu_mod                     |                                                               addsubreg_v__parameterized0_309 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                              c_addsub_viv__parameterized0_612 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                             c_addsub_lut6__parameterized1_613 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[17].adder_gen.reg_req.adsu_mod                     |                                                               addsubreg_v__parameterized0_310 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                              c_addsub_viv__parameterized0_607 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                             c_addsub_lut6__parameterized1_608 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[18].adder_gen.reg_req.adsu_mod                     |                                                                               addsubreg_v_311 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                              c_addsub_viv_602 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                             c_addsub_lut6_603 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                             c_addsub_lut6_603 |     34(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                      xbip_pipe_v3_0_6_viv__parameterized9_605 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[18].quot_gen.quot_reg.i_div1.quot_out              |                                                         xbip_pipe_v3_0_6_viv__parameterized87 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     3(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[19].adder_gen.reg_req.adsu_mod                     |                                                               addsubreg_v__parameterized0_312 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                              c_addsub_viv__parameterized0_597 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                             c_addsub_lut6__parameterized1_598 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs       |                                                      xbip_pipe_v3_0_6_viv__parameterized5_313 |      4(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[19].num_stages.numerator_gen.del_numer             |                                                         xbip_pipe_v3_0_6_viv__parameterized89 |      3(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    35(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[1].adder_gen.reg_req.adsu_mod                      |                                                               addsubreg_v__parameterized0_314 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                              c_addsub_viv__parameterized0_592 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                             c_addsub_lut6__parameterized1_593 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs        |                                                      xbip_pipe_v3_0_6_viv__parameterized5_315 |      4(0.01%) |     4(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[1].num_stages.numerator_gen.del_numer              |                                                         xbip_pipe_v3_0_6_viv__parameterized11 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    53(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[20].adder_gen.reg_req.adsu_mod                     |                                                               addsubreg_v__parameterized0_316 |     37(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                              c_addsub_viv__parameterized0_587 |     37(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                             c_addsub_lut6__parameterized1_588 |     37(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[21].adder_gen.reg_req.adsu_mod                     |                                                                               addsubreg_v_317 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                              c_addsub_viv_582 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                             c_addsub_lut6_583 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                             c_addsub_lut6_583 |     34(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                      xbip_pipe_v3_0_6_viv__parameterized9_585 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[21].quot_gen.quot_reg.i_div1.quot_out              |                                                         xbip_pipe_v3_0_6_viv__parameterized99 |      1(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     6(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[22].adder_gen.reg_req.adsu_mod                     |                                                               addsubreg_v__parameterized0_318 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                              c_addsub_viv__parameterized0_577 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                             c_addsub_lut6__parameterized1_578 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs       |                                                      xbip_pipe_v3_0_6_viv__parameterized5_319 |      5(0.01%) |     4(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[22].num_stages.numerator_gen.del_numer             |                                                        xbip_pipe_v3_0_6_viv__parameterized101 |      2(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[23].adder_gen.reg_req.adsu_mod                     |                                                               addsubreg_v__parameterized0_320 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                              c_addsub_viv__parameterized0_572 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                             c_addsub_lut6__parameterized1_573 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[24].adder_gen.reg_req.adsu_mod                     |                                                               addsubreg_v__parameterized0_321 |     37(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                              c_addsub_viv__parameterized0_567 |     37(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                             c_addsub_lut6__parameterized1_568 |     37(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[25].adder_gen.reg_req.adsu_mod                     |                                                                               addsubreg_v_322 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                              c_addsub_viv_562 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                             c_addsub_lut6_563 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                             c_addsub_lut6_563 |     34(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                      xbip_pipe_v3_0_6_viv__parameterized9_565 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[25].quot_gen.quot_reg.i_div1.quot_out              |                                                        xbip_pipe_v3_0_6_viv__parameterized115 |      1(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    10(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[26].adder_gen.reg_req.adsu_mod                     |                                                               addsubreg_v__parameterized0_323 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                              c_addsub_viv__parameterized0_557 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                             c_addsub_lut6__parameterized1_558 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[26].divisor_gen.divisor_dc1.del_divisor_msbs       |                                                      xbip_pipe_v3_0_6_viv__parameterized5_324 |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[26].num_stages.numerator_gen.del_numer             |                                                        xbip_pipe_v3_0_6_viv__parameterized117 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    28(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[27].adder_gen.reg_req.adsu_mod                     |                                                               addsubreg_v__parameterized0_325 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                              c_addsub_viv__parameterized0_552 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                             c_addsub_lut6__parameterized1_553 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[28].adder_gen.reg_req.adsu_mod                     |                                                                               addsubreg_v_326 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                              c_addsub_viv_547 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                             c_addsub_lut6_548 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                             c_addsub_lut6_548 |     34(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                      xbip_pipe_v3_0_6_viv__parameterized9_550 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[28].quot_gen.quot_reg.i_div1.quot_out              |                                                        xbip_pipe_v3_0_6_viv__parameterized127 |      1(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    13(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[29].adder_gen.reg_req.adsu_mod                     |                                                               addsubreg_v__parameterized0_327 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                              c_addsub_viv__parameterized0_542 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                             c_addsub_lut6__parameterized1_543 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[29].divisor_gen.divisor_dc1.del_divisor_msbs       |                                                      xbip_pipe_v3_0_6_viv__parameterized5_328 |      4(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[29].num_stages.numerator_gen.del_numer             |                                                        xbip_pipe_v3_0_6_viv__parameterized129 |      3(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    25(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[2].adder_gen.reg_req.adsu_mod                      |                                                               addsubreg_v__parameterized0_329 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                              c_addsub_viv__parameterized0_537 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                             c_addsub_lut6__parameterized1_538 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[30].adder_gen.reg_req.adsu_mod                     |                                                               addsubreg_v__parameterized0_330 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                              c_addsub_viv__parameterized0_532 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                             c_addsub_lut6__parameterized1_533 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[31].adder_gen.reg_req.adsu_mod                     |                                                                               addsubreg_v_331 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                              c_addsub_viv_527 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                             c_addsub_lut6_528 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                             c_addsub_lut6_528 |     34(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                      xbip_pipe_v3_0_6_viv__parameterized9_530 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[31].quot_gen.quot_reg.i_div1.quot_out              |                                                        xbip_pipe_v3_0_6_viv__parameterized139 |      1(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    16(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[32].adder_gen.reg_req.adsu_mod                     |                                                               addsubreg_v__parameterized0_332 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                              c_addsub_viv__parameterized0_522 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                             c_addsub_lut6__parameterized1_523 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[32].divisor_gen.divisor_dc1.del_divisor_msbs       |                                                      xbip_pipe_v3_0_6_viv__parameterized5_333 |      4(0.01%) |     4(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[32].num_stages.numerator_gen.del_numer             |                                                        xbip_pipe_v3_0_6_viv__parameterized141 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    22(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[33].adder_gen.reg_req.adsu_mod                     |                                                               addsubreg_v__parameterized0_334 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                              c_addsub_viv__parameterized0_517 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                             c_addsub_lut6__parameterized1_518 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[34].adder_gen.reg_req.adsu_mod                     |                                                               addsubreg_v__parameterized0_335 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                              c_addsub_viv__parameterized0_512 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                             c_addsub_lut6__parameterized1_513 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[35].adder_gen.reg_req.adsu_mod                     |                                                                               addsubreg_v_336 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                              c_addsub_viv_507 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                             c_addsub_lut6_508 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                             c_addsub_lut6_508 |     34(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                      xbip_pipe_v3_0_6_viv__parameterized9_510 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[35].quot_gen.quot_reg.i_div1.quot_out              |                                                        xbip_pipe_v3_0_6_viv__parameterized155 |      1(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    20(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[36].adder_gen.reg_req.adsu_mod                     |                                                               addsubreg_v__parameterized0_337 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                              c_addsub_viv__parameterized0_502 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                             c_addsub_lut6__parameterized1_503 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[36].divisor_gen.divisor_dc1.del_divisor_msbs       |                                                      xbip_pipe_v3_0_6_viv__parameterized5_338 |      4(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[36].num_stages.numerator_gen.del_numer             |                                                        xbip_pipe_v3_0_6_viv__parameterized157 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    18(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[37].adder_gen.reg_req.adsu_mod                     |                                                               addsubreg_v__parameterized0_339 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                              c_addsub_viv__parameterized0_497 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                             c_addsub_lut6__parameterized1_498 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[38].adder_gen.reg_req.adsu_mod                     |                                                                               addsubreg_v_340 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                              c_addsub_viv_492 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                             c_addsub_lut6_493 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                             c_addsub_lut6_493 |     34(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                      xbip_pipe_v3_0_6_viv__parameterized9_495 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[38].quot_gen.quot_reg.i_div1.quot_out              |                                                        xbip_pipe_v3_0_6_viv__parameterized167 |      1(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    23(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[39].adder_gen.reg_req.adsu_mod                     |                                                               addsubreg_v__parameterized0_341 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                              c_addsub_viv__parameterized0_487 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                             c_addsub_lut6__parameterized1_488 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[39].divisor_gen.divisor_dc1.del_divisor_msbs       |                                                      xbip_pipe_v3_0_6_viv__parameterized5_342 |      4(0.01%) |     4(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[39].num_stages.numerator_gen.del_numer             |                                                        xbip_pipe_v3_0_6_viv__parameterized169 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    15(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[3].adder_gen.reg_req.adsu_mod                      |                                                               addsubreg_v__parameterized0_343 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                              c_addsub_viv__parameterized0_482 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                             c_addsub_lut6__parameterized1_483 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[40].adder_gen.reg_req.adsu_mod                     |                                                               addsubreg_v__parameterized0_344 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                              c_addsub_viv__parameterized0_477 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                             c_addsub_lut6__parameterized1_478 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[41].adder_gen.reg_req.adsu_mod                     |                                                               addsubreg_v__parameterized0_345 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                              c_addsub_viv__parameterized0_472 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                             c_addsub_lut6__parameterized1_473 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[42].adder_gen.reg_req.adsu_mod                     |                                                                               addsubreg_v_346 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                              c_addsub_viv_467 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                             c_addsub_lut6_468 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                             c_addsub_lut6_468 |     34(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                      xbip_pipe_v3_0_6_viv__parameterized9_470 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[42].quot_gen.quot_reg.i_div1.quot_out              |                                                        xbip_pipe_v3_0_6_viv__parameterized183 |      1(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    27(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[43].adder_gen.reg_req.adsu_mod                     |                                                               addsubreg_v__parameterized0_347 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                              c_addsub_viv__parameterized0_462 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                             c_addsub_lut6__parameterized1_463 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[43].divisor_gen.divisor_dc1.del_divisor_msbs       |                                                      xbip_pipe_v3_0_6_viv__parameterized5_348 |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[43].num_stages.numerator_gen.del_numer             |                                                        xbip_pipe_v3_0_6_viv__parameterized185 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    11(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[44].adder_gen.reg_req.adsu_mod                     |                                                               addsubreg_v__parameterized0_349 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                              c_addsub_viv__parameterized0_457 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                             c_addsub_lut6__parameterized1_458 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[45].adder_gen.reg_req.adsu_mod                     |                                                                               addsubreg_v_350 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                              c_addsub_viv_452 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                             c_addsub_lut6_453 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                             c_addsub_lut6_453 |     34(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                      xbip_pipe_v3_0_6_viv__parameterized9_455 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[45].quot_gen.quot_reg.i_div1.quot_out              |                                                        xbip_pipe_v3_0_6_viv__parameterized195 |      1(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    30(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[46].adder_gen.reg_req.adsu_mod                     |                                                               addsubreg_v__parameterized0_351 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                              c_addsub_viv__parameterized0_447 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                             c_addsub_lut6__parameterized1_448 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[46].divisor_gen.divisor_dc1.del_divisor_msbs       |                                                      xbip_pipe_v3_0_6_viv__parameterized5_352 |      4(0.01%) |     4(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[46].num_stages.numerator_gen.del_numer             |                                                        xbip_pipe_v3_0_6_viv__parameterized197 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     8(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[47].adder_gen.reg_req.adsu_mod                     |                                                               addsubreg_v__parameterized0_353 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                              c_addsub_viv__parameterized0_442 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                             c_addsub_lut6__parameterized1_443 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[48].adder_gen.reg_req.adsu_mod                     |                                                               addsubreg_v__parameterized0_354 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                              c_addsub_viv__parameterized0_437 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                             c_addsub_lut6__parameterized1_438 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[49].adder_gen.reg_req.adsu_mod                     |                                                                               addsubreg_v_355 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                              c_addsub_viv_432 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                             c_addsub_lut6_433 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                             c_addsub_lut6_433 |     34(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                      xbip_pipe_v3_0_6_viv__parameterized9_435 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[49].quot_gen.quot_reg.i_div1.quot_out              |                                                        xbip_pipe_v3_0_6_viv__parameterized211 |      1(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    34(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[4].adder_gen.reg_req.adsu_mod                      |                                                                               addsubreg_v_356 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                              c_addsub_viv_427 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                             c_addsub_lut6_428 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                             c_addsub_lut6_428 |     34(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                      xbip_pipe_v3_0_6_viv__parameterized9_430 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[50].adder_gen.reg_req.adsu_mod                     |                                                               addsubreg_v__parameterized0_357 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                              c_addsub_viv__parameterized0_422 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                             c_addsub_lut6__parameterized1_423 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[50].divisor_gen.divisor_dc1.del_divisor_msbs       |                                                      xbip_pipe_v3_0_6_viv__parameterized5_358 |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[50].num_stages.numerator_gen.del_numer             |                                                        xbip_pipe_v3_0_6_viv__parameterized213 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     4(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[51].adder_gen.reg_req.adsu_mod                     |                                                               addsubreg_v__parameterized0_359 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                              c_addsub_viv__parameterized0_417 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                             c_addsub_lut6__parameterized1_418 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[52].adder_gen.reg_req.adsu_mod                     |                                                                               addsubreg_v_360 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                              c_addsub_viv_412 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                             c_addsub_lut6_413 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                             c_addsub_lut6_413 |     34(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                      xbip_pipe_v3_0_6_viv__parameterized9_415 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[52].quot_gen.quot_reg.i_div1.quot_out              |                                                        xbip_pipe_v3_0_6_viv__parameterized223 |      1(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    37(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[53].adder_gen.reg_req.adsu_mod                     |                                                               addsubreg_v__parameterized0_361 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                              c_addsub_viv__parameterized0_407 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                             c_addsub_lut6__parameterized1_408 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[53].divisor_gen.divisor_dc1.del_divisor_msbs       |                                                      xbip_pipe_v3_0_6_viv__parameterized5_362 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[53].num_stages.numerator_gen.del_numer             |                                                        xbip_pipe_v3_0_6_viv__parameterized225 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[54].adder_gen.reg_req.adsu_mod                     |                                                               addsubreg_v__parameterized0_363 |      1(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                              c_addsub_viv__parameterized0_402 |      1(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                             c_addsub_lut6__parameterized1_403 |      1(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[56].quot_gen.quot_reg.i_div1.quot_out              |                                                        xbip_pipe_v3_0_6_viv__parameterized235 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    40(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[5].adder_gen.reg_req.adsu_mod                      |                                                               addsubreg_v__parameterized0_366 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                              c_addsub_viv__parameterized0_387 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                             c_addsub_lut6__parameterized1_388 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs        |                                                      xbip_pipe_v3_0_6_viv__parameterized5_367 |      4(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[5].num_stages.numerator_gen.del_numer              |                                                         xbip_pipe_v3_0_6_viv__parameterized33 |      5(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    49(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[6].adder_gen.reg_req.adsu_mod                      |                                                               addsubreg_v__parameterized0_368 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                              c_addsub_viv__parameterized0_382 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                             c_addsub_lut6__parameterized1_383 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[7].adder_gen.reg_req.adsu_mod                      |                                                                               addsubreg_v_369 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                                  c_addsub_viv |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                                 c_addsub_lut6 |     35(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       (no_pipelining.the_addsub)                            |                                                                                 c_addsub_lut6 |     34(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                       i_q_simple.qreg                                       |                                                          xbip_pipe_v3_0_6_viv__parameterized9 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[8].adder_gen.reg_req.adsu_mod                      |                                                               addsubreg_v__parameterized0_370 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                              c_addsub_viv__parameterized0_375 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                             c_addsub_lut6__parameterized1_376 |     36(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs        |                                                      xbip_pipe_v3_0_6_viv__parameterized5_371 |      7(0.01%) |     4(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[8].num_stages.numerator_gen.del_numer              |                                                         xbip_pipe_v3_0_6_viv__parameterized45 |      3(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    46(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 div_loop[9].adder_gen.reg_req.adsu_mod                      |                                                               addsubreg_v__parameterized0_372 |     37(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                   add1                                                      |                                                                  c_addsub_viv__parameterized0 |     37(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                     no_pipelining.the_addsub                                |                                                                 c_addsub_lut6__parameterized1 |     37(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                               sgned_input.cmp_dividend                                      |                                                                                       cmp2s_v |     55(0.02%) |    31(0.01%) |    0(0.00%) |   0(0.00%) |    54(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 twos_comp                                                   |                                                                               c_twos_comp_viv |     55(0.02%) |    31(0.01%) |    0(0.00%) |   0(0.00%) |    54(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                               sgned_input.cmp_divisor                                       |                                                                       cmp2s_v__parameterized0 |     32(0.01%) |    30(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 twos_comp                                                   |                                                               c_twos_comp_viv__parameterized0 |     32(0.01%) |    30(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                               sign_pipeline.i_unrolled.sign_pipe                            |                                                          xbip_pipe_v3_0_6_viv__parameterized1 |     42(0.02%) |    40(0.01%) |    0(0.00%) |   2(0.01%) |     4(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                               signed_output.cmp_quot                                        |                                                                       cmp2s_v__parameterized1 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                                 twos_comp                                                   |                                                               c_twos_comp_viv__parameterized1 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 x618_sub_1                                                                  |                                                                                      x573_sub |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   fix2fixBox                                                                |                                                                             fix2fixBox_52_299 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     RetimeWrapper                                                           |                                                                          RetimeWrapper_31_300 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       sr                                                                    |                                                       RetimeShiftRegister__parameterized4_301 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               x619_inr_SwitchCase_sm                                                        |                                                                        x619_inr_SwitchCase_sm |     15(0.01%) |     5(0.01%) |    0(0.00%) |   4(0.01%) |   108(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 (x619_inr_SwitchCase_sm)                                                    |                                                                        x619_inr_SwitchCase_sm |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 RetimeWrapper                                                               |                                                                         RetimeWrapper_608_294 |     12(0.01%) |     2(0.01%) |    0(0.00%) |   4(0.01%) |   104(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   sr                                                                        |                                                      RetimeShiftRegister__parameterized18_297 |     12(0.01%) |     2(0.01%) |    0(0.00%) |   4(0.01%) |   104(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 active                                                                      |                                                                                      SRFF_295 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 done                                                                        |                                                                                      SRFF_296 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               x620_inr_SwitchCase_sm                                                        |                                                                    x619_inr_SwitchCase_sm_291 |     10(0.01%) |     6(0.01%) |    0(0.00%) |   4(0.01%) |     6(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 (x620_inr_SwitchCase_sm)                                                    |                                                                    x619_inr_SwitchCase_sm_291 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 RetimeWrapper                                                               |                                                                             RetimeWrapper_608 |      7(0.01%) |     3(0.01%) |    0(0.00%) |   4(0.01%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   sr                                                                        |                                                          RetimeShiftRegister__parameterized18 |      7(0.01%) |     3(0.01%) |    0(0.00%) |   4(0.01%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 active                                                                      |                                                                                      SRFF_292 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 done                                                                        |                                                                                      SRFF_293 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             x621_inr_Switch_sm                                                              |                                                                            x621_inr_Switch_sm |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     4(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               (x621_inr_Switch_sm)                                                          |                                                                            x621_inr_Switch_sm |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                                 |                                                                             RetimeWrapper_285 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sr                                                                          |                                                                       RetimeShiftRegister_289 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               RetimeWrapper_2                                                               |                                                                             RetimeWrapper_286 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sr                                                                          |                                                                       RetimeShiftRegister_288 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               done                                                                          |                                                                                      SRFF_287 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             x623_inr_UnitPipe_kernelx623_inr_UnitPipe_concrete1                             |                                           x623_inr_UnitPipe_kernelx623_inr_UnitPipe_concrete1 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                                 |                                                                             RetimeWrapper_283 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sr                                                                          |                                                                       RetimeShiftRegister_284 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             x623_inr_UnitPipe_sm                                                            |                                                                      x516_inr_UnitPipe_sm_232 |      6(0.01%) |     6(0.01%) |    0(0.00%) |   0(0.00%) |     5(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               (x623_inr_UnitPipe_sm)                                                        |                                                                      x516_inr_UnitPipe_sm_232 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                                 |                                                                             RetimeWrapper_279 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sr                                                                          |                                                                       RetimeShiftRegister_282 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               active                                                                        |                                                                                      SRFF_280 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               done                                                                          |                                                                                      SRFF_281 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             x625_ctrchain                                                                   |                                                                             x549_ctrchain_233 |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |     4(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               (x625_ctrchain)                                                               |                                                                             x549_ctrchain_233 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               ctrs_0                                                                        |                                                                           SingleCounter_6_277 |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 bases_0                                                                     |                                                                                     FF_12_278 |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             x639_inr_Foreach_iiCtr                                                          |                                                                        x639_inr_Foreach_iiCtr |      7(0.01%) |     7(0.01%) |    0(0.00%) |   0(0.00%) |     6(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             x639_inr_Foreach_kernelx639_inr_Foreach_concrete1                               |                                             x639_inr_Foreach_kernelx639_inr_Foreach_concrete1 |    550(0.20%) |   451(0.16%) |    0(0.00%) |  98(0.07%) |   268(0.05%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |    16(0.63%) |
|               RetimeWrapper                                                                 |                                                                             RetimeWrapper_527 |     48(0.02%) |    16(0.01%) |    0(0.00%) |  32(0.02%) |    64(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sr                                                                          |                                                          RetimeShiftRegister__parameterized16 |     48(0.02%) |    16(0.01%) |    0(0.00%) |  32(0.02%) |    64(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               RetimeWrapper_1                                                               |                                                                             RetimeWrapper_664 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   1(0.01%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sr                                                                          |                                                      RetimeShiftRegister__parameterized25_276 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   1(0.01%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               RetimeWrapper_10                                                              |                                                                             RetimeWrapper_259 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sr                                                                          |                                                                       RetimeShiftRegister_275 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               RetimeWrapper_2                                                               |                                                                             RetimeWrapper_676 |     30(0.01%) |    28(0.01%) |    0(0.00%) |   2(0.01%) |     4(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sr                                                                          |                                                          RetimeShiftRegister__parameterized26 |     30(0.01%) |    28(0.01%) |    0(0.00%) |   2(0.01%) |     4(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               RetimeWrapper_3                                                               |                                                                         RetimeWrapper_664_260 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   1(0.01%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sr                                                                          |                                                      RetimeShiftRegister__parameterized25_274 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   1(0.01%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               RetimeWrapper_4                                                               |                                                                         RetimeWrapper_664_261 |      3(0.01%) |     2(0.01%) |    0(0.00%) |   1(0.01%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sr                                                                          |                                                      RetimeShiftRegister__parameterized25_273 |      3(0.01%) |     2(0.01%) |    0(0.00%) |   1(0.01%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               RetimeWrapper_5                                                               |                                                                         RetimeWrapper_664_262 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   1(0.01%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sr                                                                          |                                                          RetimeShiftRegister__parameterized25 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   1(0.01%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               x630_mul_1                                                                    |                                                                           x586_mul__xdcDup__4 |     26(0.01%) |     0(0.00%) |    0(0.00%) |  26(0.02%) |    88(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     8(0.32%) |
|                 x586_mul                                                                    |                                                                         Multiplier__xdcDup__4 |     26(0.01%) |     0(0.00%) |    0(0.00%) |  26(0.02%) |    88(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     8(0.32%) |
|                   (x586_mul)                                                                |                                                                         Multiplier__xdcDup__4 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   m                                                                         |                                                             mul_54_54_54_6_Unsigned_Use_Mults |     26(0.01%) |     0(0.00%) |    0(0.00%) |  26(0.02%) |    88(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     8(0.32%) |
|                     U0                                                                      |                                                                             mult_gen_v12_0_15 |     26(0.01%) |     0(0.00%) |    0(0.00%) |  26(0.02%) |    88(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     8(0.32%) |
|                       i_mult                                                                |                                                                         mult_gen_v12_0_15_viv |     26(0.01%) |     0(0.00%) |    0(0.00%) |  26(0.02%) |    88(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     8(0.32%) |
|                         gDSP.gDSP_only.iDSP                                                 |                                                                                       dsp_264 |     26(0.01%) |     0(0.00%) |    0(0.00%) |  26(0.02%) |    88(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     8(0.32%) |
|                           (gDSP.gDSP_only.iDSP)                                             |                                                                                       dsp_264 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     8(0.32%) |
|                           use_prim.appDSP48[0].bppDSP48[1].need_output_delay.output_delay   |                                                                delay_line__parameterized5_266 |      7(0.01%) |     0(0.00%) |    0(0.00%) |   7(0.01%) |    12(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                           use_prim.appDSP48[0].bppDSP48[2].need_output_delay.output_delay   |                                                                delay_line__parameterized9_267 |      9(0.01%) |     0(0.00%) |    0(0.00%) |   9(0.01%) |    17(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                           use_prim.appDSP48[2].bppDSP48[1].need_output_delay.output_delay   |                                                               delay_line__parameterized10_268 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     3(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                           use_prim.iAdelx[2].iAdely[1].use_delay_line.Adelay                |                                                                delay_line__parameterized2_269 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    20(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                           use_prim.iBdelx[0].iBdely[2].need_delay_line.Bdelay               |                                                                delay_line__parameterized3_270 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    17(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                           use_prim.iBdelx[1].iBdely[2].need_delay_line.Bdelay               |                                                                delay_line__parameterized4_271 |      9(0.01%) |     0(0.00%) |    0(0.00%) |   9(0.01%) |    17(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                           use_prim.iBdelx[2].iBdely[1].need_delay_line.Bdelay               |                                                                delay_line__parameterized4_272 |      1(0.01%) |     0(0.00%) |    0(0.00%) |   1(0.01%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               x633_mul_1                                                                    |                                                                                      x586_mul |    435(0.16%) |   400(0.15%) |    0(0.00%) |  34(0.02%) |   103(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     8(0.32%) |
|                 x586_mul                                                                    |                                                                                    Multiplier |    435(0.16%) |   400(0.15%) |    0(0.00%) |  34(0.02%) |   103(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     8(0.32%) |
|                   (x586_mul)                                                                |                                                                                    Multiplier |    400(0.15%) |   400(0.15%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   m                                                                         |                                                          mul_54_54_54_6_Unsigned_Use_Mults__8 |     35(0.01%) |     0(0.00%) |    0(0.00%) |  34(0.02%) |   103(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     8(0.32%) |
|                     U0                                                                      |                                                                          mult_gen_v12_0_15__8 |     35(0.01%) |     0(0.00%) |    0(0.00%) |  34(0.02%) |   103(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     8(0.32%) |
|                       i_mult                                                                |                                                                      mult_gen_v12_0_15_viv__8 |     35(0.01%) |     0(0.00%) |    0(0.00%) |  34(0.02%) |   103(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     8(0.32%) |
|                         gDSP.gDSP_only.iDSP                                                 |                                                                                           dsp |     35(0.01%) |     0(0.00%) |    0(0.00%) |  34(0.02%) |   103(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     8(0.32%) |
|                           (gDSP.gDSP_only.iDSP)                                             |                                                                                           dsp |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     8(0.32%) |
|                           use_prim.appDSP48[0].bppDSP48[1].need_output_delay.output_delay   |                                                                    delay_line__parameterized5 |      7(0.01%) |     0(0.00%) |    0(0.00%) |   7(0.01%) |    12(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                           use_prim.appDSP48[0].bppDSP48[2].need_output_delay.output_delay   |                                                                    delay_line__parameterized9 |     10(0.01%) |     0(0.00%) |    0(0.00%) |   9(0.01%) |    17(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                           use_prim.appDSP48[2].bppDSP48[1].need_output_delay.output_delay   |                                                                   delay_line__parameterized10 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     3(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                           use_prim.iAdelx[2].iAdely[1].use_delay_line.Adelay                |                                                                    delay_line__parameterized2 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    20(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                           use_prim.iBdelx[0].iBdely[2].need_delay_line.Bdelay               |                                                                    delay_line__parameterized3 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    17(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                           use_prim.iBdelx[1].iBdely[2].need_delay_line.Bdelay               |                                                                    delay_line__parameterized4 |      9(0.01%) |     0(0.00%) |    0(0.00%) |   9(0.01%) |    17(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                           use_prim.iBdelx[2].iBdely[1].need_delay_line.Bdelay               |                                                                delay_line__parameterized4_263 |      9(0.01%) |     0(0.00%) |    0(0.00%) |   9(0.01%) |    17(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             x639_inr_Foreach_sm                                                             |                                                                           x639_inr_Foreach_sm |      7(0.01%) |     6(0.01%) |    0(0.00%) |   1(0.01%) |     7(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               (x639_inr_Foreach_sm)                                                         |                                                                           x639_inr_Foreach_sm |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     3(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                                 |                                                                             RetimeWrapper_660 |      5(0.01%) |     4(0.01%) |    0(0.00%) |   1(0.01%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sr                                                                          |                                                          RetimeShiftRegister__parameterized24 |      5(0.01%) |     4(0.01%) |    0(0.00%) |   1(0.01%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               active                                                                        |                                                                                      SRFF_257 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               done                                                                          |                                                                                      SRFF_258 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             x652_inr_Foreach_kernelx652_inr_Foreach_concrete1                               |                                             x652_inr_Foreach_kernelx652_inr_Foreach_concrete1 |     20(0.01%) |    19(0.01%) |    0(0.00%) |   0(0.00%) |    83(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               (x652_inr_Foreach_kernelx652_inr_Foreach_concrete1)                           |                                             x652_inr_Foreach_kernelx652_inr_Foreach_concrete1 |     16(0.01%) |    16(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                                 |                                                                          RetimeWrapper_31_239 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sr                                                                          |                                                       RetimeShiftRegister__parameterized4_256 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               RetimeWrapper_1                                                               |                                                                          RetimeWrapper_58_240 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     3(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sr                                                                          |                                                      RetimeShiftRegister__parameterized10_255 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     3(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               RetimeWrapper_2                                                               |                                                                          RetimeWrapper_58_241 |      1(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     3(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sr                                                                          |                                                      RetimeShiftRegister__parameterized10_254 |      1(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     3(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               RetimeWrapper_3                                                               |                                                                          RetimeWrapper_58_242 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     3(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sr                                                                          |                                                      RetimeShiftRegister__parameterized10_253 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     3(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               RetimeWrapper_4                                                               |                                                                         RetimeWrapper_705_243 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     6(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sr                                                                          |                                                      RetimeShiftRegister__parameterized27_252 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     6(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               RetimeWrapper_5                                                               |                                                                          RetimeWrapper_58_244 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     3(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sr                                                                          |                                                      RetimeShiftRegister__parameterized10_251 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     3(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               RetimeWrapper_7                                                               |                                                                             RetimeWrapper_245 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sr                                                                          |                                                                       RetimeShiftRegister_250 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               x648_sum_1                                                                    |                                                                                  x648_sum_246 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 fix2fixBox                                                                  |                                                                             fix2fixBox_52_247 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   RetimeWrapper                                                             |                                                                          RetimeWrapper_31_248 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     sr                                                                      |                                                       RetimeShiftRegister__parameterized4_249 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             x652_inr_Foreach_sm                                                             |                                                                       x652_inr_Foreach_sm_234 |      9(0.01%) |     8(0.01%) |    0(0.00%) |   1(0.01%) |     7(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               (x652_inr_Foreach_sm)                                                         |                                                                       x652_inr_Foreach_sm_234 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     3(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                                 |                                                                          RetimeWrapper_25_235 |      4(0.01%) |     3(0.01%) |    0(0.00%) |   1(0.01%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sr                                                                          |                                                       RetimeShiftRegister__parameterized3_238 |      4(0.01%) |     3(0.01%) |    0(0.00%) |   1(0.01%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               active                                                                        |                                                                                      SRFF_236 |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               done                                                                          |                                                                                      SRFF_237 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           x653_outr_Reduce_sm                                                               |                                                                           x653_outr_Reduce_sm |     39(0.01%) |    39(0.01%) |    0(0.00%) |   0(0.00%) |    31(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             (x653_outr_Reduce_sm)                                                           |                                                                           x653_outr_Reduce_sm |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             RetimeWrapper                                                                   |                                                                             RetimeWrapper_173 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sr                                                                            |                                                                       RetimeShiftRegister_209 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             RetimeWrapper_1                                                                 |                                                                             RetimeWrapper_174 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sr                                                                            |                                                                       RetimeShiftRegister_208 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             RetimeWrapper_14                                                                |                                                                             RetimeWrapper_175 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sr                                                                            |                                                                       RetimeShiftRegister_207 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             RetimeWrapper_15                                                                |                                                                             RetimeWrapper_176 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sr                                                                            |                                                                       RetimeShiftRegister_206 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             RetimeWrapper_2                                                                 |                                                                             RetimeWrapper_177 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sr                                                                            |                                                                       RetimeShiftRegister_205 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             RetimeWrapper_3                                                                 |                                                                             RetimeWrapper_178 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sr                                                                            |                                                                       RetimeShiftRegister_204 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             RetimeWrapper_4                                                                 |                                                                             RetimeWrapper_179 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sr                                                                            |                                                                       RetimeShiftRegister_203 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             RetimeWrapper_5                                                                 |                                                                             RetimeWrapper_180 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sr                                                                            |                                                                       RetimeShiftRegister_202 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             active_0                                                                        |                                                                                      SRFF_181 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             active_1                                                                        |                                                                                      SRFF_182 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             active_2                                                                        |                                                                                      SRFF_183 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             active_3                                                                        |                                                                                      SRFF_184 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             active_4                                                                        |                                                                                      SRFF_185 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             active_5                                                                        |                                                                                      SRFF_186 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             active_6                                                                        |                                                                                      SRFF_187 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             done_0                                                                          |                                                                                      SRFF_188 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             done_1                                                                          |                                                                                      SRFF_189 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             done_2                                                                          |                                                                                      SRFF_190 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             done_3                                                                          |                                                                                      SRFF_191 |     10(0.01%) |    10(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             done_4                                                                          |                                                                                      SRFF_192 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             done_5                                                                          |                                                                                      SRFF_193 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             done_6                                                                          |                                                                                      SRFF_194 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             iterDone_0                                                                      |                                                                                      SRFF_195 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             iterDone_1                                                                      |                                                                                      SRFF_196 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             iterDone_2                                                                      |                                                                                      SRFF_197 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             iterDone_3                                                                      |                                                                                      SRFF_198 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             iterDone_4                                                                      |                                                                                      SRFF_199 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             iterDone_5                                                                      |                                                                                      SRFF_200 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             iterDone_6                                                                      |                                                                                      SRFF_201 |      9(0.01%) |     9(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           x655_ctrchain                                                                     |                                                                             x549_ctrchain_149 |      4(0.01%) |     4(0.01%) |    0(0.00%) |   0(0.00%) |     4(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             (x655_ctrchain)                                                                 |                                                                             x549_ctrchain_149 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             ctrs_0                                                                          |                                                                               SingleCounter_6 |      4(0.01%) |     4(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               bases_0                                                                       |                                                                                         FF_12 |      4(0.01%) |     4(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           x667_inr_Foreach_kernelx667_inr_Foreach_concrete1                                 |                                             x667_inr_Foreach_kernelx667_inr_Foreach_concrete1 |     23(0.01%) |    19(0.01%) |    0(0.00%) |   3(0.01%) |   153(0.03%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             RetimeWrapper                                                                   |                                                                          RetimeWrapper_31_152 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sr                                                                            |                                                       RetimeShiftRegister__parameterized4_172 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             RetimeWrapper_10                                                                |                                                                             RetimeWrapper_153 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sr                                                                            |                                                                       RetimeShiftRegister_171 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             RetimeWrapper_5                                                                 |                                                                          RetimeWrapper_44_154 |      1(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    64(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sr                                                                            |                                                           RetimeShiftRegister__parameterized9 |      1(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    64(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             RetimeWrapper_6                                                                 |                                                                          RetimeWrapper_21_155 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   1(0.01%) |     3(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sr                                                                            |                                                       RetimeShiftRegister__parameterized2_170 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   1(0.01%) |     3(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             RetimeWrapper_7                                                                 |                                                                             RetimeWrapper_705 |      6(0.01%) |     6(0.01%) |    0(0.00%) |   0(0.00%) |    27(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sr                                                                            |                                                          RetimeShiftRegister__parameterized27 |      6(0.01%) |     6(0.01%) |    0(0.00%) |   0(0.00%) |    27(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             RetimeWrapper_8                                                                 |                                                                          RetimeWrapper_21_156 |      3(0.01%) |     2(0.01%) |    0(0.00%) |   1(0.01%) |     3(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sr                                                                            |                                                       RetimeShiftRegister__parameterized2_169 |      3(0.01%) |     2(0.01%) |    0(0.00%) |   1(0.01%) |     3(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             RetimeWrapper_9                                                                 |                                                                          RetimeWrapper_21_157 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   1(0.01%) |     3(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sr                                                                            |                                                       RetimeShiftRegister__parameterized2_168 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   1(0.01%) |     3(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             x662_sum_1                                                                      |                                                                                  x739_sum_158 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     9(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               fix2fixBox                                                                    |                                                                              fix2fixBox_3_165 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     9(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 RetimeWrapper                                                               |                                                                          RetimeWrapper_31_166 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     9(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   sr                                                                        |                                                       RetimeShiftRegister__parameterized4_167 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     9(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             x665_sum_1                                                                      |                                                                                      x648_sum |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               fix2fixBox                                                                    |                                                                                 fix2fixBox_52 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 RetimeWrapper                                                               |                                                                          RetimeWrapper_31_163 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   sr                                                                        |                                                       RetimeShiftRegister__parameterized4_164 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             x751_sum_1                                                                      |                                                                                  x739_sum_159 |      7(0.01%) |     7(0.01%) |    0(0.00%) |   0(0.00%) |     9(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               fix2fixBox                                                                    |                                                                              fix2fixBox_3_160 |      7(0.01%) |     7(0.01%) |    0(0.00%) |   0(0.00%) |     9(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 RetimeWrapper                                                               |                                                                          RetimeWrapper_31_161 |      7(0.01%) |     7(0.01%) |    0(0.00%) |   0(0.00%) |     9(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   sr                                                                        |                                                       RetimeShiftRegister__parameterized4_162 |      7(0.01%) |     7(0.01%) |    0(0.00%) |   0(0.00%) |     9(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           x667_inr_Foreach_sm                                                               |                                                                           x579_inr_Foreach_sm |      8(0.01%) |     7(0.01%) |    0(0.00%) |   1(0.01%) |     7(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             (x667_inr_Foreach_sm)                                                           |                                                                           x579_inr_Foreach_sm |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     3(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             RetimeWrapper                                                                   |                                                                             RetimeWrapper_451 |      5(0.01%) |     4(0.01%) |    0(0.00%) |   1(0.01%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sr                                                                            |                                                          RetimeShiftRegister__parameterized12 |      5(0.01%) |     4(0.01%) |    0(0.00%) |   1(0.01%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             active                                                                          |                                                                                      SRFF_150 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             done                                                                            |                                                                                      SRFF_151 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|         x668_outr_Foreach_sm                                                                |                                                                          x668_outr_Foreach_sm |     12(0.01%) |    12(0.01%) |    0(0.00%) |   0(0.00%) |    12(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           (x668_outr_Foreach_sm)                                                            |                                                                          x668_outr_Foreach_sm |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           RetimeWrapper                                                                     |                                                                             RetimeWrapper_128 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             sr                                                                              |                                                                       RetimeShiftRegister_141 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           RetimeWrapper_1                                                                   |                                                                             RetimeWrapper_129 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             sr                                                                              |                                                                       RetimeShiftRegister_140 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           RetimeWrapper_4                                                                   |                                                                             RetimeWrapper_130 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             sr                                                                              |                                                                       RetimeShiftRegister_139 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           RetimeWrapper_5                                                                   |                                                                             RetimeWrapper_131 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             sr                                                                              |                                                                       RetimeShiftRegister_138 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           active_0                                                                          |                                                                                      SRFF_132 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           active_1                                                                          |                                                                                      SRFF_133 |      4(0.01%) |     4(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           done_0                                                                            |                                                                                      SRFF_134 |      4(0.01%) |     4(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           done_1                                                                            |                                                                                      SRFF_135 |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           iterDone_0                                                                        |                                                                                      SRFF_136 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           iterDone_1                                                                        |                                                                                      SRFF_137 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|         x724_outr_UnitPipe_DenseTransfer_kernelx724_outr_UnitPipe_DenseTransfer_concrete1   |             x724_outr_UnitPipe_DenseTransfer_kernelx724_outr_UnitPipe_DenseTransfer_concrete1 |    428(0.16%) |   322(0.12%) |    0(0.00%) |   7(0.01%) |   584(0.11%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           RetimeWrapper                                                                     |                                                                              RetimeWrapper_29 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             sr                                                                              |                                                                       RetimeShiftRegister_127 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           RetimeWrapper_1                                                                   |                                                                              RetimeWrapper_30 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             sr                                                                              |                                                                       RetimeShiftRegister_126 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           RetimeWrapper_2                                                                   |                                                                              RetimeWrapper_31 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             sr                                                                              |                                                                       RetimeShiftRegister_125 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           x673_ctrchain                                                                     |                                                                              x478_ctrchain_32 |     29(0.01%) |    29(0.01%) |    0(0.00%) |   0(0.00%) |    11(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             (x673_ctrchain)                                                                 |                                                                              x478_ctrchain_32 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             ctrs_0                                                                          |                                                                               SingleCounter_1 |     29(0.01%) |    29(0.01%) |    0(0.00%) |   0(0.00%) |     9(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               bases_0                                                                       |                                                                                          FF_3 |     29(0.01%) |    29(0.01%) |    0(0.00%) |   0(0.00%) |     9(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           x723_outr_Foreach_kernelx723_outr_Foreach_concrete1                               |                                           x723_outr_Foreach_kernelx723_outr_Foreach_concrete1 |    400(0.15%) |   294(0.11%) |    0(0.00%) |   7(0.01%) |   560(0.10%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             (x723_outr_Foreach_kernelx723_outr_Foreach_concrete1)                           |                                           x723_outr_Foreach_kernelx723_outr_Foreach_concrete1 |     22(0.01%) |    22(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             RetimeWrapper                                                                   |                                                                              RetimeWrapper_44 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sr                                                                            |                                                                       RetimeShiftRegister_124 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             RetimeWrapper_1                                                                 |                                                                              RetimeWrapper_45 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sr                                                                            |                                                                       RetimeShiftRegister_123 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             RetimeWrapper_2                                                                 |                                                                              RetimeWrapper_46 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sr                                                                            |                                                                       RetimeShiftRegister_122 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             RetimeWrapper_3                                                                 |                                                                              RetimeWrapper_47 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sr                                                                            |                                                                       RetimeShiftRegister_121 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             x718_outr_UnitPipe_kernelx718_outr_UnitPipe_concrete1                           |                                         x718_outr_UnitPipe_kernelx718_outr_UnitPipe_concrete1 |    356(0.13%) |   250(0.09%) |    0(0.00%) |   7(0.01%) |   539(0.10%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               (x718_outr_UnitPipe_kernelx718_outr_UnitPipe_concrete1)                       |                                         x718_outr_UnitPipe_kernelx718_outr_UnitPipe_concrete1 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                                 |                                                                              RetimeWrapper_62 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sr                                                                          |                                                                       RetimeShiftRegister_120 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               RetimeWrapper_1                                                               |                                                                              RetimeWrapper_63 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sr                                                                          |                                                                       RetimeShiftRegister_119 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               RetimeWrapper_2                                                               |                                                                              RetimeWrapper_64 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sr                                                                          |                                                                       RetimeShiftRegister_118 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               RetimeWrapper_3                                                               |                                                                              RetimeWrapper_65 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sr                                                                          |                                                                       RetimeShiftRegister_117 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               RetimeWrapper_4                                                               |                                                                              RetimeWrapper_66 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sr                                                                          |                                                                       RetimeShiftRegister_116 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               x676_reg                                                                      |                                                                                      x505_reg |      9(0.01%) |     9(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               x677_reg                                                                      |                                                                                   x505_reg_67 |     16(0.01%) |    16(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               x678_reg                                                                      |                                                                                   x505_reg_68 |      6(0.01%) |     6(0.01%) |    0(0.00%) |   0(0.00%) |    28(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               x698_inr_UnitPipe_kernelx698_inr_UnitPipe_concrete1                           |                                           x698_inr_UnitPipe_kernelx698_inr_UnitPipe_concrete1 |    169(0.06%) |   100(0.04%) |    0(0.00%) |   1(0.01%) |   345(0.06%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 (x698_inr_UnitPipe_kernelx698_inr_UnitPipe_concrete1)                       |                                           x698_inr_UnitPipe_kernelx698_inr_UnitPipe_concrete1 |      8(0.01%) |     8(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 RetimeWrapper                                                               |                                                                           RetimeWrapper_35_91 |     15(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    28(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   sr                                                                        |                                                           RetimeShiftRegister__parameterized5 |     15(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    28(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 RetimeWrapper_1                                                             |                                                                              RetimeWrapper_36 |      8(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    26(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   sr                                                                        |                                                           RetimeShiftRegister__parameterized6 |      8(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    26(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 RetimeWrapper_2                                                             |                                                                              RetimeWrapper_37 |     32(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |    38(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   sr__0                                                                     |                                                       RetimeShiftRegister__parameterized7_115 |     32(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |    38(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 RetimeWrapper_3                                                             |                                                                           RetimeWrapper_37_92 |      8(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    38(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   sr__0                                                                     |                                                           RetimeShiftRegister__parameterized7 |      8(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    38(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 RetimeWrapper_4                                                             |                                                                           RetimeWrapper_25_93 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     4(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   sr__0                                                                     |                                                       RetimeShiftRegister__parameterized3_114 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     4(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 RetimeWrapper_5                                                             |                                                                           RetimeWrapper_25_94 |      3(0.01%) |     2(0.01%) |    0(0.00%) |   1(0.01%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   sr__0                                                                     |                                                       RetimeShiftRegister__parameterized3_113 |      3(0.01%) |     2(0.01%) |    0(0.00%) |   1(0.01%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 RetimeWrapper_6                                                             |                                                                               RetimeWrapper_6 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   sr__0                                                                     |                                                           RetimeShiftRegister__parameterized1 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 RetimeWrapper_7                                                             |                                                                           RetimeWrapper_58_95 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     3(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   sr__0                                                                     |                                                      RetimeShiftRegister__parameterized10_112 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     3(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 x683_sub_1                                                                  |                                                                                   x485_sub_96 |     17(0.01%) |     4(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   fix2fixBox                                                                |                                                                              fix2fixBox_3_109 |     17(0.01%) |     4(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     RetimeWrapper                                                           |                                                                          RetimeWrapper_31_110 |     17(0.01%) |     4(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       sr                                                                    |                                                       RetimeShiftRegister__parameterized4_111 |     17(0.01%) |     4(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 x684_sum_1                                                                  |                                                                                   x739_sum_97 |     31(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (x684_sum_1)                                                              |                                                                                   x739_sum_97 |     31(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   fix2fixBox                                                                |                                                                              fix2fixBox_3_106 |     31(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     RetimeWrapper                                                           |                                                                          RetimeWrapper_31_107 |     31(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       sr                                                                    |                                                       RetimeShiftRegister__parameterized4_108 |     31(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 x685_sum_1                                                                  |                                                                                   x739_sum_98 |     50(0.02%) |    20(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (x685_sum_1)                                                              |                                                                                   x739_sum_98 |     30(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   fix2fixBox                                                                |                                                                              fix2fixBox_3_103 |     50(0.02%) |    20(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     RetimeWrapper                                                           |                                                                          RetimeWrapper_31_104 |     50(0.02%) |    20(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       sr                                                                    |                                                       RetimeShiftRegister__parameterized4_105 |     50(0.02%) |    20(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 x691_sum_1                                                                  |                                                                                      x493_sum |      6(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    76(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   fix2fixBox                                                                |                                                                                 fix2fixBox_16 |      6(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    76(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     RetimeWrapper                                                           |                                                                              RetimeWrapper_38 |      6(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    76(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       sr                                                                    |                                                           RetimeShiftRegister__parameterized8 |      6(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    76(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 x753_sum_1                                                                  |                                                                                   x739_sum_99 |     63(0.02%) |    63(0.02%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   fix2fixBox                                                                |                                                                              fix2fixBox_3_100 |     63(0.02%) |    63(0.02%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     RetimeWrapper                                                           |                                                                          RetimeWrapper_31_101 |     63(0.02%) |    63(0.02%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       sr                                                                    |                                                       RetimeShiftRegister__parameterized4_102 |     63(0.02%) |    63(0.02%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               x698_inr_UnitPipe_sm                                                          |                                                                           x499_inr_Foreach_sm |     11(0.01%) |     9(0.01%) |    0(0.00%) |   2(0.01%) |    14(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 (x698_inr_UnitPipe_sm)                                                      |                                                                           x499_inr_Foreach_sm |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     4(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 RetimeWrapper                                                               |                                                                           RetimeWrapper_21_86 |      3(0.01%) |     2(0.01%) |    0(0.00%) |   1(0.01%) |     6(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   sr__0                                                                     |                                                           RetimeShiftRegister__parameterized2 |      3(0.01%) |     2(0.01%) |    0(0.00%) |   1(0.01%) |     6(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 RetimeWrapper_4                                                             |                                                                           RetimeWrapper_25_87 |      3(0.01%) |     2(0.01%) |    0(0.00%) |   1(0.01%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   sr__0                                                                     |                                                        RetimeShiftRegister__parameterized3_90 |      3(0.01%) |     2(0.01%) |    0(0.00%) |   1(0.01%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 active                                                                      |                                                                                       SRFF_88 |      4(0.01%) |     4(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 done                                                                        |                                                                                       SRFF_89 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               x701_ctrchain                                                                 |                                                                                 x519_ctrchain |    114(0.04%) |    83(0.03%) |    0(0.00%) |   0(0.00%) |    34(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 (x701_ctrchain)                                                             |                                                                                 x519_ctrchain |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 ctrs_0                                                                      |                                                                               SingleCounter_3 |    114(0.04%) |    83(0.03%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (ctrs_0)                                                                  |                                                                               SingleCounter_3 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   bases_0                                                                   |                                                                                         FF_85 |    114(0.04%) |    83(0.03%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               x717_inr_Foreach_kernelx717_inr_Foreach_concrete1                             |                                             x717_inr_Foreach_kernelx717_inr_Foreach_concrete1 |     17(0.01%) |    14(0.01%) |    0(0.00%) |   3(0.01%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 (x717_inr_Foreach_kernelx717_inr_Foreach_concrete1)                         |                                             x717_inr_Foreach_kernelx717_inr_Foreach_concrete1 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 RetimeWrapper_4                                                             |                                                                           RetimeWrapper_25_71 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   1(0.01%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   sr                                                                        |                                                        RetimeShiftRegister__parameterized3_84 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   1(0.01%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 RetimeWrapper_5                                                             |                                                                           RetimeWrapper_25_72 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   1(0.01%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   sr                                                                        |                                                        RetimeShiftRegister__parameterized3_83 |      2(0.01%) |     1(0.01%) |    0(0.00%) |   1(0.01%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 RetimeWrapper_6                                                             |                                                                           RetimeWrapper_25_73 |      3(0.01%) |     2(0.01%) |    0(0.00%) |   1(0.01%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   sr                                                                        |                                                        RetimeShiftRegister__parameterized3_82 |      3(0.01%) |     2(0.01%) |    0(0.00%) |   1(0.01%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 x709_sub_1                                                                  |                                                                                      x485_sub |      9(0.01%) |     9(0.01%) |    0(0.00%) |   0(0.00%) |     9(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   fix2fixBox                                                                |                                                                               fix2fixBox_3_79 |      9(0.01%) |     9(0.01%) |    0(0.00%) |   0(0.00%) |     9(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     RetimeWrapper                                                           |                                                                           RetimeWrapper_31_80 |      9(0.01%) |     9(0.01%) |    0(0.00%) |   0(0.00%) |     9(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       sr                                                                    |                                                        RetimeShiftRegister__parameterized4_81 |      9(0.01%) |     9(0.01%) |    0(0.00%) |   0(0.00%) |     9(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 x712_sum_1                                                                  |                                                                                      x739_sum |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     9(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   fix2fixBox                                                                |                                                                               fix2fixBox_3_76 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     9(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     RetimeWrapper                                                           |                                                                           RetimeWrapper_31_77 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     9(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       sr                                                                    |                                                        RetimeShiftRegister__parameterized4_78 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     9(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 x757_sum_1                                                                  |                                                                                   x739_sum_74 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     9(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   fix2fixBox                                                                |                                                                                  fix2fixBox_3 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     9(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     RetimeWrapper                                                           |                                                                           RetimeWrapper_31_75 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     9(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       sr                                                                    |                                                           RetimeShiftRegister__parameterized4 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     9(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               x717_inr_Foreach_sm                                                           |                                                                           x652_inr_Foreach_sm |     11(0.01%) |    10(0.01%) |    0(0.00%) |   1(0.01%) |    15(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 (x717_inr_Foreach_sm)                                                       |                                                                           x652_inr_Foreach_sm |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     5(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 RetimeWrapper                                                               |                                                                              RetimeWrapper_25 |      5(0.01%) |     4(0.01%) |    0(0.00%) |   1(0.01%) |     5(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   sr                                                                        |                                                           RetimeShiftRegister__parameterized3 |      5(0.01%) |     4(0.01%) |    0(0.00%) |   1(0.01%) |     5(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 RetimeWrapper_4                                                             |                                                                              RetimeWrapper_58 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     3(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   sr                                                                        |                                                          RetimeShiftRegister__parameterized10 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     3(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 active                                                                      |                                                                                       SRFF_69 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 done                                                                        |                                                                                       SRFF_70 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             x718_outr_UnitPipe_sm                                                           |                                                                       x537_outr_Foreach_sm_48 |     12(0.01%) |    12(0.01%) |    0(0.00%) |   0(0.00%) |     8(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               (x718_outr_UnitPipe_sm)                                                       |                                                                       x537_outr_Foreach_sm_48 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                                 |                                                                              RetimeWrapper_53 |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sr                                                                          |                                                                        RetimeShiftRegister_61 |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               RetimeWrapper_2                                                               |                                                                              RetimeWrapper_54 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sr                                                                          |                                                                        RetimeShiftRegister_60 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               active_0                                                                      |                                                                                       SRFF_55 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               active_1                                                                      |                                                                                       SRFF_56 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               done_0                                                                        |                                                                                       SRFF_57 |      5(0.01%) |     5(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               iterDone_0                                                                    |                                                                                       SRFF_58 |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               iterDone_1                                                                    |                                                                                       SRFF_59 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             x722_inr_UnitPipe_sm                                                            |                                                                          x516_inr_UnitPipe_sm |      9(0.01%) |     9(0.01%) |    0(0.00%) |   0(0.00%) |     7(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               (x722_inr_UnitPipe_sm)                                                        |                                                                          x516_inr_UnitPipe_sm |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     4(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                                 |                                                                              RetimeWrapper_49 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 sr                                                                          |                                                                        RetimeShiftRegister_52 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               active                                                                        |                                                                                       SRFF_50 |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               done                                                                          |                                                                                       SRFF_51 |      4(0.01%) |     4(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           x723_outr_Foreach_sm                                                              |                                                                          x537_outr_Foreach_sm |     12(0.01%) |    12(0.01%) |    0(0.00%) |   0(0.00%) |    10(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             (x723_outr_Foreach_sm)                                                          |                                                                          x537_outr_Foreach_sm |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             RetimeWrapper                                                                   |                                                                              RetimeWrapper_33 |      6(0.01%) |     6(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sr                                                                            |                                                                        RetimeShiftRegister_43 |      6(0.01%) |     6(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             RetimeWrapper_1                                                                 |                                                                              RetimeWrapper_34 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sr                                                                            |                                                                        RetimeShiftRegister_42 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             RetimeWrapper_2                                                                 |                                                                              RetimeWrapper_35 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sr                                                                            |                                                                        RetimeShiftRegister_41 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             active_0                                                                        |                                                                                       SRFF_36 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             active_1                                                                        |                                                                                       SRFF_37 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             done_0                                                                          |                                                                                       SRFF_38 |      4(0.01%) |     4(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             iterDone_0                                                                      |                                                                                       SRFF_39 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             iterDone_1                                                                      |                                                                                       SRFF_40 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|         x724_outr_UnitPipe_DenseTransfer_sm                                                 |                                                           x724_outr_UnitPipe_DenseTransfer_sm |      7(0.01%) |     7(0.01%) |    0(0.00%) |   0(0.00%) |     7(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           (x724_outr_UnitPipe_DenseTransfer_sm)                                             |                                                           x724_outr_UnitPipe_DenseTransfer_sm |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           RetimeWrapper                                                                     |                                                                              RetimeWrapper_20 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             sr                                                                              |                                                                        RetimeShiftRegister_28 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           RetimeWrapper_1                                                                   |                                                                              RetimeWrapper_21 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             sr                                                                              |                                                                        RetimeShiftRegister_27 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           RetimeWrapper_4                                                                   |                                                                              RetimeWrapper_22 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             sr                                                                              |                                                                        RetimeShiftRegister_26 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           active_0                                                                          |                                                                                       SRFF_23 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           done_0                                                                            |                                                                                       SRFF_24 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           iterDone_0                                                                        |                                                                                       SRFF_25 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|       RootController_sm                                                                     |                                                                             RootController_sm |     12(0.01%) |    12(0.01%) |    0(0.00%) |   0(0.00%) |    10(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|         (RootController_sm)                                                                 |                                                                             RootController_sm |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|         RetimeWrapper                                                                       |                                                                               RetimeWrapper_0 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           sr                                                                                |                                                                         RetimeShiftRegister_9 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|         RetimeWrapper_2                                                                     |                                                                               RetimeWrapper_1 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           sr                                                                                |                                                                           RetimeShiftRegister |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|         active_0                                                                            |                                                                                        SRFF_2 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|         active_1                                                                            |                                                                                        SRFF_3 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|         active_2                                                                            |                                                                                        SRFF_4 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|         done_0                                                                              |                                                                                        SRFF_5 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|         iterDone_0                                                                          |                                                                                        SRFF_6 |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|         iterDone_1                                                                          |                                                                                        SRFF_7 |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|         iterDone_2                                                                          |                                                                                        SRFF_8 |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|       SRFF                                                                                  |                                                                                          SRFF |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|       SingleCounter                                                                         |                                                                                 SingleCounter |     64(0.02%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|         (SingleCounter)                                                                     |                                                                                 SingleCounter |     31(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|         bases_0                                                                             |                                                                                            FF |     33(0.01%) |    33(0.01%) |    0(0.00%) |   0(0.00%) |    32(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|   axi_dwidth_converter_0                                                                    |                                                             design_1_axi_dwidth_converter_0_0 |   1088(0.40%) |  1014(0.37%) |   56(0.04%) |   0(0.00%) |  1020(0.19%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|     inst                                                                                    |                            design_1_axi_dwidth_converter_0_0_axi_dwidth_converter_v2_1_19_top |   1088(0.40%) |  1014(0.37%) |   56(0.04%) |   0(0.00%) |  1020(0.19%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|       gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                                 |                  design_1_axi_dwidth_converter_0_0_axi_dwidth_converter_v2_1_19_axi_downsizer |   1088(0.40%) |  1014(0.37%) |   56(0.04%) |   0(0.00%) |  1020(0.19%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|         USE_READ.read_addr_inst                                                             |    design_1_axi_dwidth_converter_0_0_axi_dwidth_converter_v2_1_19_a_downsizer__parameterized0 |    692(0.25%) |   659(0.24%) |   24(0.02%) |   0(0.00%) |   206(0.04%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           (USE_READ.read_addr_inst)                                                         |    design_1_axi_dwidth_converter_0_0_axi_dwidth_converter_v2_1_19_a_downsizer__parameterized0 |     72(0.03%) |    63(0.02%) |    0(0.00%) |   0(0.00%) |   102(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           cmd_queue                                                                         |             design_1_axi_dwidth_converter_0_0_axi_data_fifo_v2_1_18_axic_fifo__parameterized0 |    627(0.23%) |   597(0.22%) |   24(0.02%) |   0(0.00%) |   104(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             inst                                                                            |              design_1_axi_dwidth_converter_0_0_axi_data_fifo_v2_1_18_fifo_gen__parameterized0 |    627(0.23%) |   597(0.22%) |   24(0.02%) |   0(0.00%) |   104(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               (inst)                                                                        |              design_1_axi_dwidth_converter_0_0_axi_data_fifo_v2_1_18_fifo_gen__parameterized0 |    572(0.21%) |   572(0.21%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               fifo_gen_inst                                                                 |                      design_1_axi_dwidth_converter_0_0_fifo_generator_v13_2_4__parameterized0 |     55(0.02%) |    25(0.01%) |   24(0.02%) |   0(0.00%) |   104(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 inst_fifo_gen                                                               |                design_1_axi_dwidth_converter_0_0_fifo_generator_v13_2_4_synth__parameterized0 |     55(0.02%) |    25(0.01%) |   24(0.02%) |   0(0.00%) |   104(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   gconvfifo.rf                                                              |                          design_1_axi_dwidth_converter_0_0_fifo_generator_top__parameterized0 |     55(0.02%) |    25(0.01%) |   24(0.02%) |   0(0.00%) |   104(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     grf.rf                                                                  |                      design_1_axi_dwidth_converter_0_0_fifo_generator_ramfifo__parameterized0 |     55(0.02%) |    25(0.01%) |   24(0.02%) |   0(0.00%) |   104(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       gntv_or_sync_fifo.gl0.rd                                              |                                                  design_1_axi_dwidth_converter_0_0_rd_logic_7 |      9(0.01%) |     9(0.01%) |    0(0.00%) |   0(0.00%) |    20(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                         gr1.gr1_int.rfwft                                                   |                                                  design_1_axi_dwidth_converter_0_0_rd_fwft_13 |      6(0.01%) |     6(0.01%) |    0(0.00%) |   0(0.00%) |     8(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                         grss.rsts                                                           |                                       design_1_axi_dwidth_converter_0_0_rd_status_flags_ss_14 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                         rpntr                                                               |                                              design_1_axi_dwidth_converter_0_0_rd_bin_cntr_15 |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |    10(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       gntv_or_sync_fifo.gl0.wr                                              |                                                  design_1_axi_dwidth_converter_0_0_wr_logic_8 |     14(0.01%) |    14(0.01%) |    0(0.00%) |   0(0.00%) |    12(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                         gwss.wsts                                                           |                                       design_1_axi_dwidth_converter_0_0_wr_status_flags_ss_11 |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                         wpntr                                                               |                                              design_1_axi_dwidth_converter_0_0_wr_bin_cntr_12 |     11(0.01%) |    11(0.01%) |    0(0.00%) |   0(0.00%) |    10(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       gntv_or_sync_fifo.mem                                                 |                                    design_1_axi_dwidth_converter_0_0_memory__parameterized0_9 |     30(0.01%) |     0(0.00%) |   24(0.02%) |   0(0.00%) |    68(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                         (gntv_or_sync_fifo.mem)                                             |                                    design_1_axi_dwidth_converter_0_0_memory__parameterized0_9 |      6(0.01%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    34(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                         gdm.dm_gen.dm                                                       |                                     design_1_axi_dwidth_converter_0_0_dmem__parameterized0_10 |     24(0.01%) |     0(0.00%) |   24(0.02%) |   0(0.00%) |    34(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       rstblk                                                                |                                           design_1_axi_dwidth_converter_0_0_reset_blk_ramfifo |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     4(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                         (rstblk)                                                            |                                           design_1_axi_dwidth_converter_0_0_reset_blk_ramfifo |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                         ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                 |                                           design_1_axi_dwidth_converter_0_0_xpm_cdc_async_rst |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|         USE_READ.read_data_inst                                                             |                    design_1_axi_dwidth_converter_0_0_axi_dwidth_converter_v2_1_19_r_downsizer |     13(0.01%) |    13(0.01%) |    0(0.00%) |   0(0.00%) |   527(0.10%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|         USE_WRITE.USE_SPLIT.write_resp_inst                                                 |                    design_1_axi_dwidth_converter_0_0_axi_dwidth_converter_v2_1_19_b_downsizer |     17(0.01%) |    17(0.01%) |    0(0.00%) |   0(0.00%) |     9(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|         USE_WRITE.write_addr_inst                                                           |                    design_1_axi_dwidth_converter_0_0_axi_dwidth_converter_v2_1_19_a_downsizer |    353(0.13%) |   312(0.11%) |   32(0.02%) |   0(0.00%) |   263(0.05%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           (USE_WRITE.write_addr_inst)                                                       |                    design_1_axi_dwidth_converter_0_0_axi_dwidth_converter_v2_1_19_a_downsizer |     74(0.03%) |    65(0.02%) |    0(0.00%) |   0(0.00%) |   105(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           USE_B_CHANNEL.cmd_b_queue                                                         |                             design_1_axi_dwidth_converter_0_0_axi_data_fifo_v2_1_18_axic_fifo |     52(0.02%) |    44(0.02%) |    8(0.01%) |   0(0.00%) |    54(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             inst                                                                            |                              design_1_axi_dwidth_converter_0_0_axi_data_fifo_v2_1_18_fifo_gen |     52(0.02%) |    44(0.02%) |    8(0.01%) |   0(0.00%) |    54(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               (inst)                                                                        |                              design_1_axi_dwidth_converter_0_0_axi_data_fifo_v2_1_18_fifo_gen |     18(0.01%) |    18(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               fifo_gen_inst                                                                 |                                      design_1_axi_dwidth_converter_0_0_fifo_generator_v13_2_4 |     34(0.01%) |    26(0.01%) |    8(0.01%) |   0(0.00%) |    54(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 inst_fifo_gen                                                               |                                design_1_axi_dwidth_converter_0_0_fifo_generator_v13_2_4_synth |     34(0.01%) |    26(0.01%) |    8(0.01%) |   0(0.00%) |    54(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   gconvfifo.rf                                                              |                                          design_1_axi_dwidth_converter_0_0_fifo_generator_top |     34(0.01%) |    26(0.01%) |    8(0.01%) |   0(0.00%) |    54(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     grf.rf                                                                  |                                      design_1_axi_dwidth_converter_0_0_fifo_generator_ramfifo |     34(0.01%) |    26(0.01%) |    8(0.01%) |   0(0.00%) |    54(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       gntv_or_sync_fifo.gl0.rd                                              |                                                  design_1_axi_dwidth_converter_0_0_rd_logic_0 |     10(0.01%) |    10(0.01%) |    0(0.00%) |   0(0.00%) |    20(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                         gr1.gr1_int.rfwft                                                   |                                                   design_1_axi_dwidth_converter_0_0_rd_fwft_4 |      7(0.01%) |     7(0.01%) |    0(0.00%) |   0(0.00%) |     8(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                         grss.rsts                                                           |                                        design_1_axi_dwidth_converter_0_0_rd_status_flags_ss_5 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                         rpntr                                                               |                                               design_1_axi_dwidth_converter_0_0_rd_bin_cntr_6 |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |    10(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       gntv_or_sync_fifo.gl0.wr                                              |                                                  design_1_axi_dwidth_converter_0_0_wr_logic_1 |     14(0.01%) |    14(0.01%) |    0(0.00%) |   0(0.00%) |    12(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                         gwss.wsts                                                           |                                        design_1_axi_dwidth_converter_0_0_wr_status_flags_ss_2 |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                         wpntr                                                               |                                               design_1_axi_dwidth_converter_0_0_wr_bin_cntr_3 |     11(0.01%) |    11(0.01%) |    0(0.00%) |   0(0.00%) |    10(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       gntv_or_sync_fifo.mem                                                 |                                                      design_1_axi_dwidth_converter_0_0_memory |      8(0.01%) |     0(0.00%) |    8(0.01%) |   0(0.00%) |    18(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                         (gntv_or_sync_fifo.mem)                                             |                                                      design_1_axi_dwidth_converter_0_0_memory |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     9(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                         gdm.dm_gen.dm                                                       |                                                        design_1_axi_dwidth_converter_0_0_dmem |      8(0.01%) |     0(0.00%) |    8(0.01%) |   0(0.00%) |     9(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       rstblk                                                                |                                design_1_axi_dwidth_converter_0_0_reset_blk_ramfifo__xdcDup__1 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     4(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                         (rstblk)                                                            |                                design_1_axi_dwidth_converter_0_0_reset_blk_ramfifo__xdcDup__1 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                         ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                 |                                        design_1_axi_dwidth_converter_0_0_xpm_cdc_async_rst__3 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           cmd_queue                                                                         |  design_1_axi_dwidth_converter_0_0_axi_data_fifo_v2_1_18_axic_fifo__parameterized0__xdcDup__1 |    228(0.08%) |   204(0.07%) |   24(0.02%) |   0(0.00%) |   104(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             inst                                                                            |   design_1_axi_dwidth_converter_0_0_axi_data_fifo_v2_1_18_fifo_gen__parameterized0__xdcDup__1 |    228(0.08%) |   204(0.07%) |   24(0.02%) |   0(0.00%) |   104(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               (inst)                                                                        |   design_1_axi_dwidth_converter_0_0_axi_data_fifo_v2_1_18_fifo_gen__parameterized0__xdcDup__1 |    178(0.06%) |   178(0.06%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               fifo_gen_inst                                                                 |           design_1_axi_dwidth_converter_0_0_fifo_generator_v13_2_4__parameterized0__xdcDup__1 |     50(0.02%) |    26(0.01%) |   24(0.02%) |   0(0.00%) |   104(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 inst_fifo_gen                                                               |     design_1_axi_dwidth_converter_0_0_fifo_generator_v13_2_4_synth__parameterized0__xdcDup__1 |     50(0.02%) |    26(0.01%) |   24(0.02%) |   0(0.00%) |   104(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   gconvfifo.rf                                                              |               design_1_axi_dwidth_converter_0_0_fifo_generator_top__parameterized0__xdcDup__1 |     50(0.02%) |    26(0.01%) |   24(0.02%) |   0(0.00%) |   104(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     grf.rf                                                                  |           design_1_axi_dwidth_converter_0_0_fifo_generator_ramfifo__parameterized0__xdcDup__1 |     50(0.02%) |    26(0.01%) |   24(0.02%) |   0(0.00%) |   104(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       gntv_or_sync_fifo.gl0.rd                                              |                                                    design_1_axi_dwidth_converter_0_0_rd_logic |     10(0.01%) |    10(0.01%) |    0(0.00%) |   0(0.00%) |    20(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                         gr1.gr1_int.rfwft                                                   |                                                     design_1_axi_dwidth_converter_0_0_rd_fwft |      7(0.01%) |     7(0.01%) |    0(0.00%) |   0(0.00%) |     8(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                         grss.rsts                                                           |                                          design_1_axi_dwidth_converter_0_0_rd_status_flags_ss |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                         rpntr                                                               |                                                 design_1_axi_dwidth_converter_0_0_rd_bin_cntr |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |    10(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       gntv_or_sync_fifo.gl0.wr                                              |                                                    design_1_axi_dwidth_converter_0_0_wr_logic |     14(0.01%) |    14(0.01%) |    0(0.00%) |   0(0.00%) |    12(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                         gwss.wsts                                                           |                                          design_1_axi_dwidth_converter_0_0_wr_status_flags_ss |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                         wpntr                                                               |                                                 design_1_axi_dwidth_converter_0_0_wr_bin_cntr |     11(0.01%) |    11(0.01%) |    0(0.00%) |   0(0.00%) |    10(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       gntv_or_sync_fifo.mem                                                 |                                      design_1_axi_dwidth_converter_0_0_memory__parameterized0 |     24(0.01%) |     0(0.00%) |   24(0.02%) |   0(0.00%) |    68(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                         (gntv_or_sync_fifo.mem)                                             |                                      design_1_axi_dwidth_converter_0_0_memory__parameterized0 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    34(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                         gdm.dm_gen.dm                                                       |                                        design_1_axi_dwidth_converter_0_0_dmem__parameterized0 |     24(0.01%) |     0(0.00%) |   24(0.02%) |   0(0.00%) |    34(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       rstblk                                                                |                                design_1_axi_dwidth_converter_0_0_reset_blk_ramfifo__xdcDup__2 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     4(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                         (rstblk)                                                            |                                design_1_axi_dwidth_converter_0_0_reset_blk_ramfifo__xdcDup__2 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                         ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                 |                                        design_1_axi_dwidth_converter_0_0_xpm_cdc_async_rst__4 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|         USE_WRITE.write_data_inst                                                           |                    design_1_axi_dwidth_converter_0_0_axi_dwidth_converter_v2_1_19_w_downsizer |     14(0.01%) |    14(0.01%) |    0(0.00%) |   0(0.00%) |    15(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|   axi_dwidth_converter_1                                                                    |                                                             design_1_axi_dwidth_converter_1_0 |    554(0.20%) |   473(0.17%) |   56(0.04%) |   0(0.00%) |   496(0.09%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|     inst                                                                                    |                           design_1_axi_dwidth_converter_1_0__axi_dwidth_converter_v2_1_19_top |    554(0.20%) |   473(0.17%) |   56(0.04%) |   0(0.00%) |   496(0.09%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|       gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                                 |                 design_1_axi_dwidth_converter_1_0__axi_dwidth_converter_v2_1_19_axi_downsizer |    554(0.20%) |   473(0.17%) |   56(0.04%) |   0(0.00%) |   496(0.09%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|         USE_READ.read_addr_inst                                                             |   design_1_axi_dwidth_converter_1_0__axi_dwidth_converter_v2_1_19_a_downsizer__parameterized0 |    171(0.06%) |   138(0.05%) |   24(0.02%) |   0(0.00%) |   194(0.04%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           (USE_READ.read_addr_inst)                                                         |   design_1_axi_dwidth_converter_1_0__axi_dwidth_converter_v2_1_19_a_downsizer__parameterized0 |     73(0.03%) |    64(0.02%) |    0(0.00%) |   0(0.00%) |   102(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           cmd_queue                                                                         |            design_1_axi_dwidth_converter_1_0__axi_data_fifo_v2_1_18_axic_fifo__parameterized0 |     98(0.04%) |    74(0.03%) |   24(0.02%) |   0(0.00%) |    92(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             inst                                                                            |             design_1_axi_dwidth_converter_1_0__axi_data_fifo_v2_1_18_fifo_gen__parameterized0 |     98(0.04%) |    74(0.03%) |   24(0.02%) |   0(0.00%) |    92(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               (inst)                                                                        |             design_1_axi_dwidth_converter_1_0__axi_data_fifo_v2_1_18_fifo_gen__parameterized0 |     49(0.02%) |    49(0.02%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               fifo_gen_inst                                                                 |                     design_1_axi_dwidth_converter_1_0__fifo_generator_v13_2_4__parameterized0 |     49(0.02%) |    25(0.01%) |   24(0.02%) |   0(0.00%) |    92(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 inst_fifo_gen                                                               |               design_1_axi_dwidth_converter_1_0__fifo_generator_v13_2_4_synth__parameterized0 |     49(0.02%) |    25(0.01%) |   24(0.02%) |   0(0.00%) |    92(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   gconvfifo.rf                                                              |                         design_1_axi_dwidth_converter_1_0__fifo_generator_top__parameterized0 |     49(0.02%) |    25(0.01%) |   24(0.02%) |   0(0.00%) |    92(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     grf.rf                                                                  |                     design_1_axi_dwidth_converter_1_0__fifo_generator_ramfifo__parameterized0 |     49(0.02%) |    25(0.01%) |   24(0.02%) |   0(0.00%) |    92(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       gntv_or_sync_fifo.gl0.rd                                              |                                                 design_1_axi_dwidth_converter_1_0__rd_logic_7 |      9(0.01%) |     9(0.01%) |    0(0.00%) |   0(0.00%) |    20(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                         gr1.gr1_int.rfwft                                                   |                                                 design_1_axi_dwidth_converter_1_0__rd_fwft_13 |      6(0.01%) |     6(0.01%) |    0(0.00%) |   0(0.00%) |     8(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                         grss.rsts                                                           |                                      design_1_axi_dwidth_converter_1_0__rd_status_flags_ss_14 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                         rpntr                                                               |                                             design_1_axi_dwidth_converter_1_0__rd_bin_cntr_15 |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |    10(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       gntv_or_sync_fifo.gl0.wr                                              |                                                 design_1_axi_dwidth_converter_1_0__wr_logic_8 |     14(0.01%) |    14(0.01%) |    0(0.00%) |   0(0.00%) |    12(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                         gwss.wsts                                                           |                                      design_1_axi_dwidth_converter_1_0__wr_status_flags_ss_11 |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                         wpntr                                                               |                                             design_1_axi_dwidth_converter_1_0__wr_bin_cntr_12 |     11(0.01%) |    11(0.01%) |    0(0.00%) |   0(0.00%) |    10(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       gntv_or_sync_fifo.mem                                                 |                                   design_1_axi_dwidth_converter_1_0__memory__parameterized0_9 |     24(0.01%) |     0(0.00%) |   24(0.02%) |   0(0.00%) |    56(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                         (gntv_or_sync_fifo.mem)                                             |                                   design_1_axi_dwidth_converter_1_0__memory__parameterized0_9 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    28(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                         gdm.dm_gen.dm                                                       |                                    design_1_axi_dwidth_converter_1_0__dmem__parameterized0_10 |     24(0.01%) |     0(0.00%) |   24(0.02%) |   0(0.00%) |    28(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       rstblk                                                                |                                          design_1_axi_dwidth_converter_1_0__reset_blk_ramfifo |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     4(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                         (rstblk)                                                            |                                          design_1_axi_dwidth_converter_1_0__reset_blk_ramfifo |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                         ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                 |                                          design_1_axi_dwidth_converter_1_0__xpm_cdc_async_rst |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|         USE_READ.read_data_inst                                                             |                   design_1_axi_dwidth_converter_1_0__axi_dwidth_converter_v2_1_19_r_downsizer |     13(0.01%) |    13(0.01%) |    0(0.00%) |   0(0.00%) |    15(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|         USE_WRITE.USE_SPLIT.write_resp_inst                                                 |                   design_1_axi_dwidth_converter_1_0__axi_dwidth_converter_v2_1_19_b_downsizer |     17(0.01%) |    17(0.01%) |    0(0.00%) |   0(0.00%) |     9(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|         USE_WRITE.write_addr_inst                                                           |                   design_1_axi_dwidth_converter_1_0__axi_dwidth_converter_v2_1_19_a_downsizer |    348(0.13%) |   297(0.11%) |   32(0.02%) |   0(0.00%) |   263(0.05%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           (USE_WRITE.write_addr_inst)                                                       |                   design_1_axi_dwidth_converter_1_0__axi_dwidth_converter_v2_1_19_a_downsizer |     81(0.03%) |    65(0.02%) |    0(0.00%) |   0(0.00%) |   105(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           USE_B_CHANNEL.cmd_b_queue                                                         |                            design_1_axi_dwidth_converter_1_0__axi_data_fifo_v2_1_18_axic_fifo |     52(0.02%) |    44(0.02%) |    8(0.01%) |   0(0.00%) |    54(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             inst                                                                            |                             design_1_axi_dwidth_converter_1_0__axi_data_fifo_v2_1_18_fifo_gen |     52(0.02%) |    44(0.02%) |    8(0.01%) |   0(0.00%) |    54(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               (inst)                                                                        |                             design_1_axi_dwidth_converter_1_0__axi_data_fifo_v2_1_18_fifo_gen |     18(0.01%) |    18(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               fifo_gen_inst                                                                 |                                     design_1_axi_dwidth_converter_1_0__fifo_generator_v13_2_4 |     34(0.01%) |    26(0.01%) |    8(0.01%) |   0(0.00%) |    54(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 inst_fifo_gen                                                               |                               design_1_axi_dwidth_converter_1_0__fifo_generator_v13_2_4_synth |     34(0.01%) |    26(0.01%) |    8(0.01%) |   0(0.00%) |    54(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   gconvfifo.rf                                                              |                                         design_1_axi_dwidth_converter_1_0__fifo_generator_top |     34(0.01%) |    26(0.01%) |    8(0.01%) |   0(0.00%) |    54(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     grf.rf                                                                  |                                     design_1_axi_dwidth_converter_1_0__fifo_generator_ramfifo |     34(0.01%) |    26(0.01%) |    8(0.01%) |   0(0.00%) |    54(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       gntv_or_sync_fifo.gl0.rd                                              |                                                 design_1_axi_dwidth_converter_1_0__rd_logic_0 |     10(0.01%) |    10(0.01%) |    0(0.00%) |   0(0.00%) |    20(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                         gr1.gr1_int.rfwft                                                   |                                                  design_1_axi_dwidth_converter_1_0__rd_fwft_4 |      7(0.01%) |     7(0.01%) |    0(0.00%) |   0(0.00%) |     8(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                         grss.rsts                                                           |                                       design_1_axi_dwidth_converter_1_0__rd_status_flags_ss_5 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                         rpntr                                                               |                                              design_1_axi_dwidth_converter_1_0__rd_bin_cntr_6 |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |    10(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       gntv_or_sync_fifo.gl0.wr                                              |                                                 design_1_axi_dwidth_converter_1_0__wr_logic_1 |     14(0.01%) |    14(0.01%) |    0(0.00%) |   0(0.00%) |    12(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                         gwss.wsts                                                           |                                       design_1_axi_dwidth_converter_1_0__wr_status_flags_ss_2 |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                         wpntr                                                               |                                              design_1_axi_dwidth_converter_1_0__wr_bin_cntr_3 |     11(0.01%) |    11(0.01%) |    0(0.00%) |   0(0.00%) |    10(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       gntv_or_sync_fifo.mem                                                 |                                                     design_1_axi_dwidth_converter_1_0__memory |      8(0.01%) |     0(0.00%) |    8(0.01%) |   0(0.00%) |    18(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                         (gntv_or_sync_fifo.mem)                                             |                                                     design_1_axi_dwidth_converter_1_0__memory |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     9(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                         gdm.dm_gen.dm                                                       |                                                       design_1_axi_dwidth_converter_1_0__dmem |      8(0.01%) |     0(0.00%) |    8(0.01%) |   0(0.00%) |     9(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       rstblk                                                                |                               design_1_axi_dwidth_converter_1_0__reset_blk_ramfifo__xdcDup__1 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     4(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                         (rstblk)                                                            |                               design_1_axi_dwidth_converter_1_0__reset_blk_ramfifo__xdcDup__1 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                         ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                 |                                       design_1_axi_dwidth_converter_1_0__xpm_cdc_async_rst__3 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           cmd_queue                                                                         | design_1_axi_dwidth_converter_1_0__axi_data_fifo_v2_1_18_axic_fifo__parameterized0__xdcDup__1 |    219(0.08%) |   189(0.07%) |   24(0.02%) |   0(0.00%) |   104(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             inst                                                                            |  design_1_axi_dwidth_converter_1_0__axi_data_fifo_v2_1_18_fifo_gen__parameterized0__xdcDup__1 |    219(0.08%) |   189(0.07%) |   24(0.02%) |   0(0.00%) |   104(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               (inst)                                                                        |  design_1_axi_dwidth_converter_1_0__axi_data_fifo_v2_1_18_fifo_gen__parameterized0__xdcDup__1 |    167(0.06%) |   164(0.06%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               fifo_gen_inst                                                                 |          design_1_axi_dwidth_converter_1_0__fifo_generator_v13_2_4__parameterized0__xdcDup__1 |     52(0.02%) |    25(0.01%) |   24(0.02%) |   0(0.00%) |   104(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 inst_fifo_gen                                                               |    design_1_axi_dwidth_converter_1_0__fifo_generator_v13_2_4_synth__parameterized0__xdcDup__1 |     52(0.02%) |    25(0.01%) |   24(0.02%) |   0(0.00%) |   104(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   gconvfifo.rf                                                              |              design_1_axi_dwidth_converter_1_0__fifo_generator_top__parameterized0__xdcDup__1 |     52(0.02%) |    25(0.01%) |   24(0.02%) |   0(0.00%) |   104(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     grf.rf                                                                  |          design_1_axi_dwidth_converter_1_0__fifo_generator_ramfifo__parameterized0__xdcDup__1 |     52(0.02%) |    25(0.01%) |   24(0.02%) |   0(0.00%) |   104(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       gntv_or_sync_fifo.gl0.rd                                              |                                                   design_1_axi_dwidth_converter_1_0__rd_logic |     12(0.01%) |     9(0.01%) |    0(0.00%) |   0(0.00%) |    20(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                         gr1.gr1_int.rfwft                                                   |                                                    design_1_axi_dwidth_converter_1_0__rd_fwft |      9(0.01%) |     6(0.01%) |    0(0.00%) |   0(0.00%) |     8(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                         grss.rsts                                                           |                                         design_1_axi_dwidth_converter_1_0__rd_status_flags_ss |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                         rpntr                                                               |                                                design_1_axi_dwidth_converter_1_0__rd_bin_cntr |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |    10(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       gntv_or_sync_fifo.gl0.wr                                              |                                                   design_1_axi_dwidth_converter_1_0__wr_logic |     14(0.01%) |    14(0.01%) |    0(0.00%) |   0(0.00%) |    12(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                         gwss.wsts                                                           |                                         design_1_axi_dwidth_converter_1_0__wr_status_flags_ss |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                         wpntr                                                               |                                                design_1_axi_dwidth_converter_1_0__wr_bin_cntr |     11(0.01%) |    11(0.01%) |    0(0.00%) |   0(0.00%) |    10(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       gntv_or_sync_fifo.mem                                                 |                                     design_1_axi_dwidth_converter_1_0__memory__parameterized0 |     24(0.01%) |     0(0.00%) |   24(0.02%) |   0(0.00%) |    68(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                         (gntv_or_sync_fifo.mem)                                             |                                     design_1_axi_dwidth_converter_1_0__memory__parameterized0 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    34(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                         gdm.dm_gen.dm                                                       |                                       design_1_axi_dwidth_converter_1_0__dmem__parameterized0 |     24(0.01%) |     0(0.00%) |   24(0.02%) |   0(0.00%) |    34(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       rstblk                                                                |                               design_1_axi_dwidth_converter_1_0__reset_blk_ramfifo__xdcDup__2 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     4(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                         (rstblk)                                                            |                               design_1_axi_dwidth_converter_1_0__reset_blk_ramfifo__xdcDup__2 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                         ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                 |                                       design_1_axi_dwidth_converter_1_0__xpm_cdc_async_rst__4 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|         USE_WRITE.write_data_inst                                                           |                   design_1_axi_dwidth_converter_1_0__axi_dwidth_converter_v2_1_19_w_downsizer |     14(0.01%) |    14(0.01%) |    0(0.00%) |   0(0.00%) |    15(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|   ps8_0_axi_periph                                                                          |                                                                   design_1_ps8_0_axi_periph_0 |   1105(0.40%) |   973(0.36%) |   56(0.04%) |  73(0.05%) |  1206(0.22%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|     s00_couplers                                                                            |                                                                      s00_couplers_imp_1A7ZMW4 |   1105(0.40%) |   973(0.36%) |   56(0.04%) |  73(0.05%) |  1206(0.22%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|       (s00_couplers)                                                                        |                                                                      s00_couplers_imp_1A7ZMW4 |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|       auto_ds                                                                               |                                                                            design_1_auto_ds_0 |    675(0.25%) |   616(0.22%) |   56(0.04%) |   0(0.00%) |   778(0.14%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|         inst                                                                                |                                           design_1_auto_ds_0_axi_dwidth_converter_v2_1_19_top |    675(0.25%) |   616(0.22%) |   56(0.04%) |   0(0.00%) |   778(0.14%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                             |                                 design_1_auto_ds_0_axi_dwidth_converter_v2_1_19_axi_downsizer |    675(0.25%) |   616(0.22%) |   56(0.04%) |   0(0.00%) |   778(0.14%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             USE_READ.read_addr_inst                                                         |                   design_1_auto_ds_0_axi_dwidth_converter_v2_1_19_a_downsizer__parameterized0 |    302(0.11%) |   278(0.10%) |   24(0.02%) |   0(0.00%) |   266(0.05%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               (USE_READ.read_addr_inst)                                                     |                   design_1_auto_ds_0_axi_dwidth_converter_v2_1_19_a_downsizer__parameterized0 |     97(0.04%) |    97(0.04%) |    0(0.00%) |   0(0.00%) |   172(0.03%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               cmd_queue                                                                     |                            design_1_auto_ds_0_axi_data_fifo_v2_1_18_axic_fifo__parameterized0 |    205(0.07%) |   181(0.07%) |   24(0.02%) |   0(0.00%) |    94(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 inst                                                                        |                             design_1_auto_ds_0_axi_data_fifo_v2_1_18_fifo_gen__parameterized0 |    205(0.07%) |   181(0.07%) |   24(0.02%) |   0(0.00%) |    94(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (inst)                                                                    |                             design_1_auto_ds_0_axi_data_fifo_v2_1_18_fifo_gen__parameterized0 |    156(0.06%) |   156(0.06%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   fifo_gen_inst                                                             |                                     design_1_auto_ds_0_fifo_generator_v13_2_4__parameterized0 |     49(0.02%) |    25(0.01%) |   24(0.02%) |   0(0.00%) |    94(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     inst_fifo_gen                                                           |                               design_1_auto_ds_0_fifo_generator_v13_2_4_synth__parameterized0 |     49(0.02%) |    25(0.01%) |   24(0.02%) |   0(0.00%) |    94(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       gconvfifo.rf                                                          |                                         design_1_auto_ds_0_fifo_generator_top__parameterized0 |     49(0.02%) |    25(0.01%) |   24(0.02%) |   0(0.00%) |    94(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                         grf.rf                                                              |                                     design_1_auto_ds_0_fifo_generator_ramfifo__parameterized0 |     49(0.02%) |    25(0.01%) |   24(0.02%) |   0(0.00%) |    94(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                           gntv_or_sync_fifo.gl0.rd                                          |                                                                 design_1_auto_ds_0_rd_logic_7 |      9(0.01%) |     9(0.01%) |    0(0.00%) |   0(0.00%) |    20(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                             gr1.gr1_int.rfwft                                               |                                                                 design_1_auto_ds_0_rd_fwft_13 |      6(0.01%) |     6(0.01%) |    0(0.00%) |   0(0.00%) |     8(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                             grss.rsts                                                       |                                                      design_1_auto_ds_0_rd_status_flags_ss_14 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                             rpntr                                                           |                                                             design_1_auto_ds_0_rd_bin_cntr_15 |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |    10(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                           gntv_or_sync_fifo.gl0.wr                                          |                                                                 design_1_auto_ds_0_wr_logic_8 |     14(0.01%) |    14(0.01%) |    0(0.00%) |   0(0.00%) |    12(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                             gwss.wsts                                                       |                                                      design_1_auto_ds_0_wr_status_flags_ss_11 |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                             wpntr                                                           |                                                             design_1_auto_ds_0_wr_bin_cntr_12 |     11(0.01%) |    11(0.01%) |    0(0.00%) |   0(0.00%) |    10(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                           gntv_or_sync_fifo.mem                                             |                                                   design_1_auto_ds_0_memory__parameterized0_9 |     24(0.01%) |     0(0.00%) |   24(0.02%) |   0(0.00%) |    58(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                             (gntv_or_sync_fifo.mem)                                         |                                                   design_1_auto_ds_0_memory__parameterized0_9 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    29(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                             gdm.dm_gen.dm                                                   |                                                    design_1_auto_ds_0_dmem__parameterized0_10 |     24(0.01%) |     0(0.00%) |   24(0.02%) |   0(0.00%) |    29(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                           rstblk                                                            |                                                          design_1_auto_ds_0_reset_blk_ramfifo |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     4(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                             (rstblk)                                                        |                                                          design_1_auto_ds_0_reset_blk_ramfifo |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                             ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst             |                                                          design_1_auto_ds_0_xpm_cdc_async_rst |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             USE_READ.read_data_inst                                                         |                                   design_1_auto_ds_0_axi_dwidth_converter_v2_1_19_r_downsizer |     18(0.01%) |    15(0.01%) |    0(0.00%) |   0(0.00%) |   143(0.03%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             USE_WRITE.USE_SPLIT.write_resp_inst                                             |                                   design_1_auto_ds_0_axi_dwidth_converter_v2_1_19_b_downsizer |     19(0.01%) |    19(0.01%) |    0(0.00%) |   0(0.00%) |    11(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             USE_WRITE.write_addr_inst                                                       |                                   design_1_auto_ds_0_axi_dwidth_converter_v2_1_19_a_downsizer |    323(0.12%) |   291(0.11%) |   32(0.02%) |   0(0.00%) |   345(0.06%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               (USE_WRITE.write_addr_inst)                                                   |                                   design_1_auto_ds_0_axi_dwidth_converter_v2_1_19_a_downsizer |    112(0.04%) |   112(0.04%) |    0(0.00%) |   0(0.00%) |   199(0.04%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               USE_B_CHANNEL.cmd_b_queue                                                     |                                            design_1_auto_ds_0_axi_data_fifo_v2_1_18_axic_fifo |     57(0.02%) |    49(0.02%) |    8(0.01%) |   0(0.00%) |    54(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 inst                                                                        |                                             design_1_auto_ds_0_axi_data_fifo_v2_1_18_fifo_gen |     57(0.02%) |    49(0.02%) |    8(0.01%) |   0(0.00%) |    54(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (inst)                                                                    |                                             design_1_auto_ds_0_axi_data_fifo_v2_1_18_fifo_gen |     24(0.01%) |    24(0.01%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   fifo_gen_inst                                                             |                                                     design_1_auto_ds_0_fifo_generator_v13_2_4 |     33(0.01%) |    25(0.01%) |    8(0.01%) |   0(0.00%) |    54(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     inst_fifo_gen                                                           |                                               design_1_auto_ds_0_fifo_generator_v13_2_4_synth |     33(0.01%) |    25(0.01%) |    8(0.01%) |   0(0.00%) |    54(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       gconvfifo.rf                                                          |                                                         design_1_auto_ds_0_fifo_generator_top |     33(0.01%) |    25(0.01%) |    8(0.01%) |   0(0.00%) |    54(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                         grf.rf                                                              |                                                     design_1_auto_ds_0_fifo_generator_ramfifo |     33(0.01%) |    25(0.01%) |    8(0.01%) |   0(0.00%) |    54(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                           gntv_or_sync_fifo.gl0.rd                                          |                                                                 design_1_auto_ds_0_rd_logic_0 |      9(0.01%) |     9(0.01%) |    0(0.00%) |   0(0.00%) |    20(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                             gr1.gr1_int.rfwft                                               |                                                                  design_1_auto_ds_0_rd_fwft_4 |      6(0.01%) |     6(0.01%) |    0(0.00%) |   0(0.00%) |     8(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                             grss.rsts                                                       |                                                       design_1_auto_ds_0_rd_status_flags_ss_5 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                             rpntr                                                           |                                                              design_1_auto_ds_0_rd_bin_cntr_6 |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |    10(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                           gntv_or_sync_fifo.gl0.wr                                          |                                                                 design_1_auto_ds_0_wr_logic_1 |     14(0.01%) |    14(0.01%) |    0(0.00%) |   0(0.00%) |    12(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                             gwss.wsts                                                       |                                                       design_1_auto_ds_0_wr_status_flags_ss_2 |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                             wpntr                                                           |                                                              design_1_auto_ds_0_wr_bin_cntr_3 |     11(0.01%) |    11(0.01%) |    0(0.00%) |   0(0.00%) |    10(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                           gntv_or_sync_fifo.mem                                             |                                                                     design_1_auto_ds_0_memory |      8(0.01%) |     0(0.00%) |    8(0.01%) |   0(0.00%) |    18(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                             (gntv_or_sync_fifo.mem)                                         |                                                                     design_1_auto_ds_0_memory |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     9(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                             gdm.dm_gen.dm                                                   |                                                                       design_1_auto_ds_0_dmem |      8(0.01%) |     0(0.00%) |    8(0.01%) |   0(0.00%) |     9(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                           rstblk                                                            |                                               design_1_auto_ds_0_reset_blk_ramfifo__xdcDup__1 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     4(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                             (rstblk)                                                        |                                               design_1_auto_ds_0_reset_blk_ramfifo__xdcDup__1 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                             ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst             |                                                       design_1_auto_ds_0_xpm_cdc_async_rst__3 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               cmd_queue                                                                     |                 design_1_auto_ds_0_axi_data_fifo_v2_1_18_axic_fifo__parameterized0__xdcDup__1 |    155(0.06%) |   131(0.05%) |   24(0.02%) |   0(0.00%) |    92(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 inst                                                                        |                  design_1_auto_ds_0_axi_data_fifo_v2_1_18_fifo_gen__parameterized0__xdcDup__1 |    155(0.06%) |   131(0.05%) |   24(0.02%) |   0(0.00%) |    92(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   (inst)                                                                    |                  design_1_auto_ds_0_axi_data_fifo_v2_1_18_fifo_gen__parameterized0__xdcDup__1 |    106(0.04%) |   106(0.04%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   fifo_gen_inst                                                             |                          design_1_auto_ds_0_fifo_generator_v13_2_4__parameterized0__xdcDup__1 |     49(0.02%) |    25(0.01%) |   24(0.02%) |   0(0.00%) |    92(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     inst_fifo_gen                                                           |                    design_1_auto_ds_0_fifo_generator_v13_2_4_synth__parameterized0__xdcDup__1 |     49(0.02%) |    25(0.01%) |   24(0.02%) |   0(0.00%) |    92(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       gconvfifo.rf                                                          |                              design_1_auto_ds_0_fifo_generator_top__parameterized0__xdcDup__1 |     49(0.02%) |    25(0.01%) |   24(0.02%) |   0(0.00%) |    92(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                         grf.rf                                                              |                          design_1_auto_ds_0_fifo_generator_ramfifo__parameterized0__xdcDup__1 |     49(0.02%) |    25(0.01%) |   24(0.02%) |   0(0.00%) |    92(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                           gntv_or_sync_fifo.gl0.rd                                          |                                                                   design_1_auto_ds_0_rd_logic |     10(0.01%) |    10(0.01%) |    0(0.00%) |   0(0.00%) |    20(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                             gr1.gr1_int.rfwft                                               |                                                                    design_1_auto_ds_0_rd_fwft |      7(0.01%) |     7(0.01%) |    0(0.00%) |   0(0.00%) |     8(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                             grss.rsts                                                       |                                                         design_1_auto_ds_0_rd_status_flags_ss |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                             rpntr                                                           |                                                                design_1_auto_ds_0_rd_bin_cntr |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |    10(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                           gntv_or_sync_fifo.gl0.wr                                          |                                                                   design_1_auto_ds_0_wr_logic |     13(0.01%) |    13(0.01%) |    0(0.00%) |   0(0.00%) |    12(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                             gwss.wsts                                                       |                                                         design_1_auto_ds_0_wr_status_flags_ss |      3(0.01%) |     3(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                             wpntr                                                           |                                                                design_1_auto_ds_0_wr_bin_cntr |     11(0.01%) |    11(0.01%) |    0(0.00%) |   0(0.00%) |    10(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                           gntv_or_sync_fifo.mem                                             |                                                     design_1_auto_ds_0_memory__parameterized0 |     24(0.01%) |     0(0.00%) |   24(0.02%) |   0(0.00%) |    56(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                             (gntv_or_sync_fifo.mem)                                         |                                                     design_1_auto_ds_0_memory__parameterized0 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |    28(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                             gdm.dm_gen.dm                                                   |                                                       design_1_auto_ds_0_dmem__parameterized0 |     24(0.01%) |     0(0.00%) |   24(0.02%) |   0(0.00%) |    28(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                           rstblk                                                            |                                               design_1_auto_ds_0_reset_blk_ramfifo__xdcDup__2 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     4(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                             (rstblk)                                                        |                                               design_1_auto_ds_0_reset_blk_ramfifo__xdcDup__2 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                             ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst             |                                                       design_1_auto_ds_0_xpm_cdc_async_rst__4 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             USE_WRITE.write_data_inst                                                       |                                   design_1_auto_ds_0_axi_dwidth_converter_v2_1_19_w_downsizer |     13(0.01%) |    13(0.01%) |    0(0.00%) |   0(0.00%) |    13(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|       auto_pc                                                                               |                                                                            design_1_auto_pc_0 |    427(0.16%) |   354(0.13%) |    0(0.00%) |  73(0.05%) |   428(0.08%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|         inst                                                                                |                      design_1_auto_pc_0_axi_protocol_converter_v2_1_19_axi_protocol_converter |    427(0.16%) |   354(0.13%) |    0(0.00%) |  73(0.05%) |   428(0.08%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|           gen_axilite.gen_b2s_conv.axilite_b2s                                              |                                         design_1_auto_pc_0_axi_protocol_converter_v2_1_19_b2s |    427(0.16%) |   354(0.13%) |    0(0.00%) |  73(0.05%) |   428(0.08%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             (gen_axilite.gen_b2s_conv.axilite_b2s)                                          |                                         design_1_auto_pc_0_axi_protocol_converter_v2_1_19_b2s |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             RD.ar_channel_0                                                                 |                              design_1_auto_pc_0_axi_protocol_converter_v2_1_19_b2s_ar_channel |     81(0.03%) |    81(0.03%) |    0(0.00%) |   0(0.00%) |    69(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               ar_cmd_fsm_0                                                                  |                              design_1_auto_pc_0_axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm |     23(0.01%) |    23(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               cmd_translator_0                                                              |                        design_1_auto_pc_0_axi_protocol_converter_v2_1_19_b2s_cmd_translator_1 |     58(0.02%) |    58(0.02%) |    0(0.00%) |   0(0.00%) |    67(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 (cmd_translator_0)                                                          |                        design_1_auto_pc_0_axi_protocol_converter_v2_1_19_b2s_cmd_translator_1 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     3(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 incr_cmd_0                                                                  |                              design_1_auto_pc_0_axi_protocol_converter_v2_1_19_b2s_incr_cmd_2 |     32(0.01%) |    32(0.01%) |    0(0.00%) |   0(0.00%) |    22(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 wrap_cmd_0                                                                  |                              design_1_auto_pc_0_axi_protocol_converter_v2_1_19_b2s_wrap_cmd_3 |     24(0.01%) |    24(0.01%) |    0(0.00%) |   0(0.00%) |    42(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             RD.r_channel_0                                                                  |                               design_1_auto_pc_0_axi_protocol_converter_v2_1_19_b2s_r_channel |     80(0.03%) |    15(0.01%) |    0(0.00%) |  65(0.05%) |    12(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               (RD.r_channel_0)                                                              |                               design_1_auto_pc_0_axi_protocol_converter_v2_1_19_b2s_r_channel |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               rd_data_fifo_0                                                                |             design_1_auto_pc_0_axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized1 |     72(0.03%) |     8(0.01%) |    0(0.00%) |  64(0.04%) |     5(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               transaction_fifo_0                                                            |             design_1_auto_pc_0_axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized2 |      8(0.01%) |     7(0.01%) |    0(0.00%) |   1(0.01%) |     5(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             SI_REG                                                                          |                              design_1_auto_pc_0_axi_register_slice_v2_1_19_axi_register_slice |    152(0.06%) |   152(0.06%) |    0(0.00%) |   0(0.00%) |   254(0.05%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               ar.ar_pipe                                                                    |                             design_1_auto_pc_0_axi_register_slice_v2_1_19_axic_register_slice |     53(0.02%) |    53(0.02%) |    0(0.00%) |   0(0.00%) |    51(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               aw.aw_pipe                                                                    |                           design_1_auto_pc_0_axi_register_slice_v2_1_19_axic_register_slice_0 |     57(0.02%) |    57(0.02%) |    0(0.00%) |   0(0.00%) |    65(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               b.b_pipe                                                                      |             design_1_auto_pc_0_axi_register_slice_v2_1_19_axic_register_slice__parameterized1 |      5(0.01%) |     5(0.01%) |    0(0.00%) |   0(0.00%) |     6(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               r.r_pipe                                                                      |             design_1_auto_pc_0_axi_register_slice_v2_1_19_axic_register_slice__parameterized2 |     37(0.01%) |    37(0.01%) |    0(0.00%) |   0(0.00%) |   132(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             WR.aw_channel_0                                                                 |                              design_1_auto_pc_0_axi_protocol_converter_v2_1_19_b2s_aw_channel |     87(0.03%) |    87(0.03%) |    0(0.00%) |   0(0.00%) |    77(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               (WR.aw_channel_0)                                                             |                              design_1_auto_pc_0_axi_protocol_converter_v2_1_19_b2s_aw_channel |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     8(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               aw_cmd_fsm_0                                                                  |                              design_1_auto_pc_0_axi_protocol_converter_v2_1_19_b2s_wr_cmd_fsm |     24(0.01%) |    24(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               cmd_translator_0                                                              |                          design_1_auto_pc_0_axi_protocol_converter_v2_1_19_b2s_cmd_translator |     63(0.02%) |    63(0.02%) |    0(0.00%) |   0(0.00%) |    67(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 (cmd_translator_0)                                                          |                          design_1_auto_pc_0_axi_protocol_converter_v2_1_19_b2s_cmd_translator |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     3(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 incr_cmd_0                                                                  |                                design_1_auto_pc_0_axi_protocol_converter_v2_1_19_b2s_incr_cmd |     35(0.01%) |    35(0.01%) |    0(0.00%) |   0(0.00%) |    22(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 wrap_cmd_0                                                                  |                                design_1_auto_pc_0_axi_protocol_converter_v2_1_19_b2s_wrap_cmd |     27(0.01%) |    27(0.01%) |    0(0.00%) |   0(0.00%) |    42(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|             WR.b_channel_0                                                                  |                               design_1_auto_pc_0_axi_protocol_converter_v2_1_19_b2s_b_channel |     28(0.01%) |    20(0.01%) |    0(0.00%) |   8(0.01%) |    15(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               (WR.b_channel_0)                                                              |                               design_1_auto_pc_0_axi_protocol_converter_v2_1_19_b2s_b_channel |      6(0.01%) |     6(0.01%) |    0(0.00%) |   0(0.00%) |    11(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               bid_fifo_0                                                                    |                             design_1_auto_pc_0_axi_protocol_converter_v2_1_19_b2s_simple_fifo |     18(0.01%) |    10(0.01%) |    0(0.00%) |   8(0.01%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|               bresp_fifo_0                                                                  |             design_1_auto_pc_0_axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized0 |      4(0.01%) |     4(0.01%) |    0(0.00%) |   0(0.00%) |     2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|   rst_ps8_0_99M                                                                             |                                                                      design_1_rst_ps8_0_99M_0 |     15(0.01%) |    14(0.01%) |    0(0.00%) |   1(0.01%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|     U0                                                                                      |                                                       design_1_rst_ps8_0_99M_0_proc_sys_reset |     15(0.01%) |    14(0.01%) |    0(0.00%) |   1(0.01%) |    33(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|       (U0)                                                                                  |                                                       design_1_rst_ps8_0_99M_0_proc_sys_reset |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|       EXT_LPF                                                                               |                                                                  design_1_rst_ps8_0_99M_0_lpf |      5(0.01%) |     4(0.01%) |    0(0.00%) |   1(0.01%) |    17(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|         (EXT_LPF)                                                                           |                                                                  design_1_rst_ps8_0_99M_0_lpf |      2(0.01%) |     1(0.01%) |    0(0.00%) |   1(0.01%) |     9(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|         ACTIVE_LOW_AUX.ACT_LO_AUX                                                           |                                                             design_1_rst_ps8_0_99M_0_cdc_sync |      1(0.01%) |     1(0.01%) |    0(0.00%) |   0(0.00%) |     4(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|         ACTIVE_LOW_EXT.ACT_LO_EXT                                                           |                                                           design_1_rst_ps8_0_99M_0_cdc_sync_0 |      2(0.01%) |     2(0.01%) |    0(0.00%) |   0(0.00%) |     4(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|       SEQ                                                                                   |                                                         design_1_rst_ps8_0_99M_0_sequence_psr |     10(0.01%) |    10(0.01%) |    0(0.00%) |   0(0.00%) |    15(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|         (SEQ)                                                                               |                                                         design_1_rst_ps8_0_99M_0_sequence_psr |      6(0.01%) |     6(0.01%) |    0(0.00%) |   0(0.00%) |     9(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|         SEQ_COUNTER                                                                         |                                                              design_1_rst_ps8_0_99M_0_upcnt_n |      4(0.01%) |     4(0.01%) |    0(0.00%) |   0(0.00%) |     6(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|   zynq_ultra_ps_e_0                                                                         |                                                                  design_1_zynq_ultra_ps_e_0_0 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|     (zynq_ultra_ps_e_0)                                                                     |                                                                  design_1_zynq_ultra_ps_e_0_0 |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|     inst                                                                                    |                           design_1_zynq_ultra_ps_e_0_0_zynq_ultra_ps_e_v3_3_0_zynq_ultra_ps_e |      0(0.00%) |     0(0.00%) |    0(0.00%) |   0(0.00%) |     0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
+---------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+---------------+--------------+-------------+------------+--------------+----------+----------+----------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


