
lab4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000863c  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004d4  08008750  08008750  00018750  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008c24  08008c24  000201e0  2**0
                  CONTENTS
  4 .ARM          00000000  08008c24  08008c24  000201e0  2**0
                  CONTENTS
  5 .preinit_array 00000000  08008c24  08008c24  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008c24  08008c24  00018c24  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008c28  08008c28  00018c28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  08008c2c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000019c  200001e0  08008e0c  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000037c  08008e0c  0002037c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d9bb  00000000  00000000  00020209  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002207  00000000  00000000  0002dbc4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d30  00000000  00000000  0002fdd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000c38  00000000  00000000  00030b00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018d40  00000000  00000000  00031738  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f547  00000000  00000000  0004a478  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008bd78  00000000  00000000  000599bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000e5737  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004b04  00000000  00000000  000e5788  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001e0 	.word	0x200001e0
 800012c:	00000000 	.word	0x00000000
 8000130:	08008734 	.word	0x08008734

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e4 	.word	0x200001e4
 800014c:	08008734 	.word	0x08008734

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_d2lz>:
 8000b68:	b538      	push	{r3, r4, r5, lr}
 8000b6a:	4605      	mov	r5, r0
 8000b6c:	460c      	mov	r4, r1
 8000b6e:	2200      	movs	r2, #0
 8000b70:	2300      	movs	r3, #0
 8000b72:	4628      	mov	r0, r5
 8000b74:	4621      	mov	r1, r4
 8000b76:	f7ff ff21 	bl	80009bc <__aeabi_dcmplt>
 8000b7a:	b928      	cbnz	r0, 8000b88 <__aeabi_d2lz+0x20>
 8000b7c:	4628      	mov	r0, r5
 8000b7e:	4621      	mov	r1, r4
 8000b80:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000b84:	f000 b80a 	b.w	8000b9c <__aeabi_d2ulz>
 8000b88:	4628      	mov	r0, r5
 8000b8a:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 8000b8e:	f000 f805 	bl	8000b9c <__aeabi_d2ulz>
 8000b92:	4240      	negs	r0, r0
 8000b94:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b98:	bd38      	pop	{r3, r4, r5, pc}
 8000b9a:	bf00      	nop

08000b9c <__aeabi_d2ulz>:
 8000b9c:	b5d0      	push	{r4, r6, r7, lr}
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	4b0b      	ldr	r3, [pc, #44]	; (8000bd0 <__aeabi_d2ulz+0x34>)
 8000ba2:	4606      	mov	r6, r0
 8000ba4:	460f      	mov	r7, r1
 8000ba6:	f7ff fc97 	bl	80004d8 <__aeabi_dmul>
 8000baa:	f7ff ff6d 	bl	8000a88 <__aeabi_d2uiz>
 8000bae:	4604      	mov	r4, r0
 8000bb0:	f7ff fc18 	bl	80003e4 <__aeabi_ui2d>
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	4b07      	ldr	r3, [pc, #28]	; (8000bd4 <__aeabi_d2ulz+0x38>)
 8000bb8:	f7ff fc8e 	bl	80004d8 <__aeabi_dmul>
 8000bbc:	4602      	mov	r2, r0
 8000bbe:	460b      	mov	r3, r1
 8000bc0:	4630      	mov	r0, r6
 8000bc2:	4639      	mov	r1, r7
 8000bc4:	f7ff fad0 	bl	8000168 <__aeabi_dsub>
 8000bc8:	f7ff ff5e 	bl	8000a88 <__aeabi_d2uiz>
 8000bcc:	4621      	mov	r1, r4
 8000bce:	bdd0      	pop	{r4, r6, r7, pc}
 8000bd0:	3df00000 	.word	0x3df00000
 8000bd4:	41f00000 	.word	0x41f00000

08000bd8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	b082      	sub	sp, #8
 8000bdc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000bde:	4b0c      	ldr	r3, [pc, #48]	; (8000c10 <MX_DMA_Init+0x38>)
 8000be0:	695b      	ldr	r3, [r3, #20]
 8000be2:	4a0b      	ldr	r2, [pc, #44]	; (8000c10 <MX_DMA_Init+0x38>)
 8000be4:	f043 0301 	orr.w	r3, r3, #1
 8000be8:	6153      	str	r3, [r2, #20]
 8000bea:	4b09      	ldr	r3, [pc, #36]	; (8000c10 <MX_DMA_Init+0x38>)
 8000bec:	695b      	ldr	r3, [r3, #20]
 8000bee:	f003 0301 	and.w	r3, r3, #1
 8000bf2:	607b      	str	r3, [r7, #4]
 8000bf4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	2100      	movs	r1, #0
 8000bfa:	200e      	movs	r0, #14
 8000bfc:	f000 fd15 	bl	800162a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8000c00:	200e      	movs	r0, #14
 8000c02:	f000 fd2e 	bl	8001662 <HAL_NVIC_EnableIRQ>

}
 8000c06:	bf00      	nop
 8000c08:	3708      	adds	r7, #8
 8000c0a:	46bd      	mov	sp, r7
 8000c0c:	bd80      	pop	{r7, pc}
 8000c0e:	bf00      	nop
 8000c10:	40021000 	.word	0x40021000

08000c14 <MX_GPIO_Init>:
        * EVENT_OUT
        * EXTI
     PA8   ------> RCC_MCO
*/
void MX_GPIO_Init(void)
{
 8000c14:	b580      	push	{r7, lr}
 8000c16:	b088      	sub	sp, #32
 8000c18:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c1a:	f107 0310 	add.w	r3, r7, #16
 8000c1e:	2200      	movs	r2, #0
 8000c20:	601a      	str	r2, [r3, #0]
 8000c22:	605a      	str	r2, [r3, #4]
 8000c24:	609a      	str	r2, [r3, #8]
 8000c26:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c28:	4b2b      	ldr	r3, [pc, #172]	; (8000cd8 <MX_GPIO_Init+0xc4>)
 8000c2a:	699b      	ldr	r3, [r3, #24]
 8000c2c:	4a2a      	ldr	r2, [pc, #168]	; (8000cd8 <MX_GPIO_Init+0xc4>)
 8000c2e:	f043 0310 	orr.w	r3, r3, #16
 8000c32:	6193      	str	r3, [r2, #24]
 8000c34:	4b28      	ldr	r3, [pc, #160]	; (8000cd8 <MX_GPIO_Init+0xc4>)
 8000c36:	699b      	ldr	r3, [r3, #24]
 8000c38:	f003 0310 	and.w	r3, r3, #16
 8000c3c:	60fb      	str	r3, [r7, #12]
 8000c3e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000c40:	4b25      	ldr	r3, [pc, #148]	; (8000cd8 <MX_GPIO_Init+0xc4>)
 8000c42:	699b      	ldr	r3, [r3, #24]
 8000c44:	4a24      	ldr	r2, [pc, #144]	; (8000cd8 <MX_GPIO_Init+0xc4>)
 8000c46:	f043 0320 	orr.w	r3, r3, #32
 8000c4a:	6193      	str	r3, [r2, #24]
 8000c4c:	4b22      	ldr	r3, [pc, #136]	; (8000cd8 <MX_GPIO_Init+0xc4>)
 8000c4e:	699b      	ldr	r3, [r3, #24]
 8000c50:	f003 0320 	and.w	r3, r3, #32
 8000c54:	60bb      	str	r3, [r7, #8]
 8000c56:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c58:	4b1f      	ldr	r3, [pc, #124]	; (8000cd8 <MX_GPIO_Init+0xc4>)
 8000c5a:	699b      	ldr	r3, [r3, #24]
 8000c5c:	4a1e      	ldr	r2, [pc, #120]	; (8000cd8 <MX_GPIO_Init+0xc4>)
 8000c5e:	f043 0304 	orr.w	r3, r3, #4
 8000c62:	6193      	str	r3, [r2, #24]
 8000c64:	4b1c      	ldr	r3, [pc, #112]	; (8000cd8 <MX_GPIO_Init+0xc4>)
 8000c66:	699b      	ldr	r3, [r3, #24]
 8000c68:	f003 0304 	and.w	r3, r3, #4
 8000c6c:	607b      	str	r3, [r7, #4]
 8000c6e:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000c70:	2200      	movs	r2, #0
 8000c72:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000c76:	4819      	ldr	r0, [pc, #100]	; (8000cdc <MX_GPIO_Init+0xc8>)
 8000c78:	f001 f934 	bl	8001ee4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_Pin;
 8000c7c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000c80:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c82:	2301      	movs	r3, #1
 8000c84:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c86:	2300      	movs	r3, #0
 8000c88:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c8a:	2302      	movs	r3, #2
 8000c8c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000c8e:	f107 0310 	add.w	r3, r7, #16
 8000c92:	4619      	mov	r1, r3
 8000c94:	4811      	ldr	r0, [pc, #68]	; (8000cdc <MX_GPIO_Init+0xc8>)
 8000c96:	f000 ffa1 	bl	8001bdc <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000c9a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000c9e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ca0:	2302      	movs	r3, #2
 8000ca2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ca4:	2302      	movs	r3, #2
 8000ca6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ca8:	f107 0310 	add.w	r3, r7, #16
 8000cac:	4619      	mov	r1, r3
 8000cae:	480c      	ldr	r0, [pc, #48]	; (8000ce0 <MX_GPIO_Init+0xcc>)
 8000cb0:	f000 ff94 	bl	8001bdc <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = BTN2_Pin|BTN1_Pin;
 8000cb4:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8000cb8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000cba:	4b0a      	ldr	r3, [pc, #40]	; (8000ce4 <MX_GPIO_Init+0xd0>)
 8000cbc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000cbe:	2301      	movs	r3, #1
 8000cc0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cc2:	f107 0310 	add.w	r3, r7, #16
 8000cc6:	4619      	mov	r1, r3
 8000cc8:	4805      	ldr	r0, [pc, #20]	; (8000ce0 <MX_GPIO_Init+0xcc>)
 8000cca:	f000 ff87 	bl	8001bdc <HAL_GPIO_Init>

}
 8000cce:	bf00      	nop
 8000cd0:	3720      	adds	r7, #32
 8000cd2:	46bd      	mov	sp, r7
 8000cd4:	bd80      	pop	{r7, pc}
 8000cd6:	bf00      	nop
 8000cd8:	40021000 	.word	0x40021000
 8000cdc:	40011000 	.word	0x40011000
 8000ce0:	40010800 	.word	0x40010800
 8000ce4:	10210000 	.word	0x10210000

08000ce8 <__io_putchar>:
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif
PUTCHAR_PROTOTYPE
{
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	b082      	sub	sp, #8
 8000cec:	af00      	add	r7, sp, #0
 8000cee:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart1 , (uint8_t *)&ch, 1, 0xFFFF);
 8000cf0:	1d39      	adds	r1, r7, #4
 8000cf2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000cf6:	2201      	movs	r2, #1
 8000cf8:	4803      	ldr	r0, [pc, #12]	; (8000d08 <__io_putchar+0x20>)
 8000cfa:	f002 f9a1 	bl	8003040 <HAL_UART_Transmit>
    return ch;
 8000cfe:	687b      	ldr	r3, [r7, #4]
}
 8000d00:	4618      	mov	r0, r3
 8000d02:	3708      	adds	r7, #8
 8000d04:	46bd      	mov	sp, r7
 8000d06:	bd80      	pop	{r7, pc}
 8000d08:	200002dc 	.word	0x200002dc

08000d0c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000d10:	f000 fb52 	bl	80013b8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d14:	f000 f80e 	bl	8000d34 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d18:	f7ff ff7c 	bl	8000c14 <MX_GPIO_Init>
  MX_DMA_Init();
 8000d1c:	f7ff ff5c 	bl	8000bd8 <MX_DMA_Init>
  MX_USART1_UART_Init();
 8000d20:	f000 fa7c 	bl	800121c <MX_USART1_UART_Init>
  MX_TIM2_Init();
 8000d24:	f000 fa0a 	bl	800113c <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8000d28:	4801      	ldr	r0, [pc, #4]	; (8000d30 <main+0x24>)
 8000d2a:	f001 fd8b 	bl	8002844 <HAL_TIM_Base_Start_IT>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000d2e:	e7fe      	b.n	8000d2e <main+0x22>
 8000d30:	20000294 	.word	0x20000294

08000d34 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d34:	b580      	push	{r7, lr}
 8000d36:	b090      	sub	sp, #64	; 0x40
 8000d38:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d3a:	f107 0318 	add.w	r3, r7, #24
 8000d3e:	2228      	movs	r2, #40	; 0x28
 8000d40:	2100      	movs	r1, #0
 8000d42:	4618      	mov	r0, r3
 8000d44:	f003 f8be 	bl	8003ec4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d48:	1d3b      	adds	r3, r7, #4
 8000d4a:	2200      	movs	r2, #0
 8000d4c:	601a      	str	r2, [r3, #0]
 8000d4e:	605a      	str	r2, [r3, #4]
 8000d50:	609a      	str	r2, [r3, #8]
 8000d52:	60da      	str	r2, [r3, #12]
 8000d54:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000d56:	2301      	movs	r3, #1
 8000d58:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000d5a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000d5e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000d60:	2300      	movs	r3, #0
 8000d62:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000d64:	2301      	movs	r3, #1
 8000d66:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000d68:	2302      	movs	r3, #2
 8000d6a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000d6c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000d70:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000d72:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000d76:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d78:	f107 0318 	add.w	r3, r7, #24
 8000d7c:	4618      	mov	r0, r3
 8000d7e:	f001 f8c9 	bl	8001f14 <HAL_RCC_OscConfig>
 8000d82:	4603      	mov	r3, r0
 8000d84:	2b00      	cmp	r3, #0
 8000d86:	d001      	beq.n	8000d8c <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000d88:	f000 f894 	bl	8000eb4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d8c:	230f      	movs	r3, #15
 8000d8e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000d90:	2302      	movs	r3, #2
 8000d92:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000d94:	2300      	movs	r3, #0
 8000d96:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000d98:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000d9c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000d9e:	2300      	movs	r3, #0
 8000da0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000da2:	1d3b      	adds	r3, r7, #4
 8000da4:	2102      	movs	r1, #2
 8000da6:	4618      	mov	r0, r3
 8000da8:	f001 fb36 	bl	8002418 <HAL_RCC_ClockConfig>
 8000dac:	4603      	mov	r3, r0
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	d001      	beq.n	8000db6 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000db2:	f000 f87f 	bl	8000eb4 <Error_Handler>
  }
  HAL_RCC_MCOConfig(RCC_MCO, RCC_MCO1SOURCE_PLLCLK, RCC_MCODIV_1);
 8000db6:	2200      	movs	r2, #0
 8000db8:	f04f 61e0 	mov.w	r1, #117440512	; 0x7000000
 8000dbc:	2000      	movs	r0, #0
 8000dbe:	f001 fc15 	bl	80025ec <HAL_RCC_MCOConfig>
}
 8000dc2:	bf00      	nop
 8000dc4:	3740      	adds	r7, #64	; 0x40
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	bd80      	pop	{r7, pc}
	...

08000dcc <HAL_TIM_PeriodElapsedCallback>:
  #endif

}

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000dcc:	b580      	push	{r7, lr}
 8000dce:	b082      	sub	sp, #8
 8000dd0:	af00      	add	r7, sp, #0
 8000dd2:	6078      	str	r0, [r7, #4]
     }
  }
  #endif

  #ifdef Cyclocomputer_IT
  if(htim == &htim2){
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	4a2c      	ldr	r2, [pc, #176]	; (8000e88 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8000dd8:	4293      	cmp	r3, r2
 8000dda:	d151      	bne.n	8000e80 <HAL_TIM_PeriodElapsedCallback+0xb4>
     timeR++;
 8000ddc:	4b2b      	ldr	r3, [pc, #172]	; (8000e8c <HAL_TIM_PeriodElapsedCallback+0xc0>)
 8000dde:	681b      	ldr	r3, [r3, #0]
 8000de0:	3301      	adds	r3, #1
 8000de2:	4a2a      	ldr	r2, [pc, #168]	; (8000e8c <HAL_TIM_PeriodElapsedCallback+0xc0>)
 8000de4:	6013      	str	r3, [r2, #0]
     if(timeR % RECORD_UPDATE_TIME == 0){
 8000de6:	4b29      	ldr	r3, [pc, #164]	; (8000e8c <HAL_TIM_PeriodElapsedCallback+0xc0>)
 8000de8:	681a      	ldr	r2, [r3, #0]
 8000dea:	4b29      	ldr	r3, [pc, #164]	; (8000e90 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 8000dec:	fba3 1302 	umull	r1, r3, r3, r2
 8000df0:	099b      	lsrs	r3, r3, #6
 8000df2:	21c8      	movs	r1, #200	; 0xc8
 8000df4:	fb01 f303 	mul.w	r3, r1, r3
 8000df8:	1ad3      	subs	r3, r2, r3
 8000dfa:	2b00      	cmp	r3, #0
 8000dfc:	d11a      	bne.n	8000e34 <HAL_TIM_PeriodElapsedCallback+0x68>
       record[cur_index] = new_record;
 8000dfe:	4b25      	ldr	r3, [pc, #148]	; (8000e94 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 8000e00:	781b      	ldrb	r3, [r3, #0]
 8000e02:	461a      	mov	r2, r3
 8000e04:	4b24      	ldr	r3, [pc, #144]	; (8000e98 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 8000e06:	7819      	ldrb	r1, [r3, #0]
 8000e08:	4b24      	ldr	r3, [pc, #144]	; (8000e9c <HAL_TIM_PeriodElapsedCallback+0xd0>)
 8000e0a:	5499      	strb	r1, [r3, r2]
       cur_index = (cur_index+1) % RECORD_NUMS;
 8000e0c:	4b21      	ldr	r3, [pc, #132]	; (8000e94 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 8000e0e:	781b      	ldrb	r3, [r3, #0]
 8000e10:	1c5a      	adds	r2, r3, #1
 8000e12:	4b23      	ldr	r3, [pc, #140]	; (8000ea0 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 8000e14:	fb83 1302 	smull	r1, r3, r3, r2
 8000e18:	1099      	asrs	r1, r3, #2
 8000e1a:	17d3      	asrs	r3, r2, #31
 8000e1c:	1ac9      	subs	r1, r1, r3
 8000e1e:	460b      	mov	r3, r1
 8000e20:	009b      	lsls	r3, r3, #2
 8000e22:	440b      	add	r3, r1
 8000e24:	005b      	lsls	r3, r3, #1
 8000e26:	1ad1      	subs	r1, r2, r3
 8000e28:	b2ca      	uxtb	r2, r1
 8000e2a:	4b1a      	ldr	r3, [pc, #104]	; (8000e94 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 8000e2c:	701a      	strb	r2, [r3, #0]
       new_record = 0;
 8000e2e:	4b1a      	ldr	r3, [pc, #104]	; (8000e98 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 8000e30:	2200      	movs	r2, #0
 8000e32:	701a      	strb	r2, [r3, #0]
     }
     if(timeR % DISPLAY_TIME == 0){
 8000e34:	4b15      	ldr	r3, [pc, #84]	; (8000e8c <HAL_TIM_PeriodElapsedCallback+0xc0>)
 8000e36:	681a      	ldr	r2, [r3, #0]
 8000e38:	4b1a      	ldr	r3, [pc, #104]	; (8000ea4 <HAL_TIM_PeriodElapsedCallback+0xd8>)
 8000e3a:	fba3 1302 	umull	r1, r3, r3, r2
 8000e3e:	099b      	lsrs	r3, r3, #6
 8000e40:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000e44:	fb01 f303 	mul.w	r3, r1, r3
 8000e48:	1ad3      	subs	r3, r2, r3
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	d118      	bne.n	8000e80 <HAL_TIM_PeriodElapsedCallback+0xb4>
      if(cur_mode){//
 8000e4e:	4b16      	ldr	r3, [pc, #88]	; (8000ea8 <HAL_TIM_PeriodElapsedCallback+0xdc>)
 8000e50:	781b      	ldrb	r3, [r3, #0]
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d00a      	beq.n	8000e6c <HAL_TIM_PeriodElapsedCallback+0xa0>
//        int speed = SUM(record, RECORD_NUMS) * CycleLength / 2;
        memset(data_buffer,0x00,BUFFER_SIZE);
 8000e56:	2280      	movs	r2, #128	; 0x80
 8000e58:	2100      	movs	r1, #0
 8000e5a:	4814      	ldr	r0, [pc, #80]	; (8000eac <HAL_TIM_PeriodElapsedCallback+0xe0>)
 8000e5c:	f003 f832 	bl	8003ec4 <memset>
//        sprintf(data_buffer,"Speed: %dm/s\r\n",speed);
        HAL_UART_Transmit_DMA(&huart1,data_buffer,128);
 8000e60:	2280      	movs	r2, #128	; 0x80
 8000e62:	4912      	ldr	r1, [pc, #72]	; (8000eac <HAL_TIM_PeriodElapsedCallback+0xe0>)
 8000e64:	4812      	ldr	r0, [pc, #72]	; (8000eb0 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 8000e66:	f002 f96f 	bl	8003148 <HAL_UART_Transmit_DMA>
  }



  #endif
}
 8000e6a:	e009      	b.n	8000e80 <HAL_TIM_PeriodElapsedCallback+0xb4>
        memset(data_buffer,0x00,BUFFER_SIZE);
 8000e6c:	2280      	movs	r2, #128	; 0x80
 8000e6e:	2100      	movs	r1, #0
 8000e70:	480e      	ldr	r0, [pc, #56]	; (8000eac <HAL_TIM_PeriodElapsedCallback+0xe0>)
 8000e72:	f003 f827 	bl	8003ec4 <memset>
        HAL_UART_Transmit_DMA(&huart1,data_buffer,128);
 8000e76:	2280      	movs	r2, #128	; 0x80
 8000e78:	490c      	ldr	r1, [pc, #48]	; (8000eac <HAL_TIM_PeriodElapsedCallback+0xe0>)
 8000e7a:	480d      	ldr	r0, [pc, #52]	; (8000eb0 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 8000e7c:	f002 f964 	bl	8003148 <HAL_UART_Transmit_DMA>
}
 8000e80:	bf00      	nop
 8000e82:	3708      	adds	r7, #8
 8000e84:	46bd      	mov	sp, r7
 8000e86:	bd80      	pop	{r7, pc}
 8000e88:	20000294 	.word	0x20000294
 8000e8c:	2000028c 	.word	0x2000028c
 8000e90:	51eb851f 	.word	0x51eb851f
 8000e94:	20000287 	.word	0x20000287
 8000e98:	20000286 	.word	0x20000286
 8000e9c:	2000027c 	.word	0x2000027c
 8000ea0:	66666667 	.word	0x66666667
 8000ea4:	10624dd3 	.word	0x10624dd3
 8000ea8:	20000288 	.word	0x20000288
 8000eac:	200001fc 	.word	0x200001fc
 8000eb0:	200002dc 	.word	0x200002dc

08000eb4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000eb4:	b480      	push	{r7}
 8000eb6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000eb8:	b672      	cpsid	i
}
 8000eba:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ebc:	e7fe      	b.n	8000ebc <Error_Handler+0x8>
	...

08000ec0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ec0:	b480      	push	{r7}
 8000ec2:	b085      	sub	sp, #20
 8000ec4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000ec6:	4b15      	ldr	r3, [pc, #84]	; (8000f1c <HAL_MspInit+0x5c>)
 8000ec8:	699b      	ldr	r3, [r3, #24]
 8000eca:	4a14      	ldr	r2, [pc, #80]	; (8000f1c <HAL_MspInit+0x5c>)
 8000ecc:	f043 0301 	orr.w	r3, r3, #1
 8000ed0:	6193      	str	r3, [r2, #24]
 8000ed2:	4b12      	ldr	r3, [pc, #72]	; (8000f1c <HAL_MspInit+0x5c>)
 8000ed4:	699b      	ldr	r3, [r3, #24]
 8000ed6:	f003 0301 	and.w	r3, r3, #1
 8000eda:	60bb      	str	r3, [r7, #8]
 8000edc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ede:	4b0f      	ldr	r3, [pc, #60]	; (8000f1c <HAL_MspInit+0x5c>)
 8000ee0:	69db      	ldr	r3, [r3, #28]
 8000ee2:	4a0e      	ldr	r2, [pc, #56]	; (8000f1c <HAL_MspInit+0x5c>)
 8000ee4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ee8:	61d3      	str	r3, [r2, #28]
 8000eea:	4b0c      	ldr	r3, [pc, #48]	; (8000f1c <HAL_MspInit+0x5c>)
 8000eec:	69db      	ldr	r3, [r3, #28]
 8000eee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ef2:	607b      	str	r3, [r7, #4]
 8000ef4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000ef6:	4b0a      	ldr	r3, [pc, #40]	; (8000f20 <HAL_MspInit+0x60>)
 8000ef8:	685b      	ldr	r3, [r3, #4]
 8000efa:	60fb      	str	r3, [r7, #12]
 8000efc:	68fb      	ldr	r3, [r7, #12]
 8000efe:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000f02:	60fb      	str	r3, [r7, #12]
 8000f04:	68fb      	ldr	r3, [r7, #12]
 8000f06:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000f0a:	60fb      	str	r3, [r7, #12]
 8000f0c:	4a04      	ldr	r2, [pc, #16]	; (8000f20 <HAL_MspInit+0x60>)
 8000f0e:	68fb      	ldr	r3, [r7, #12]
 8000f10:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f12:	bf00      	nop
 8000f14:	3714      	adds	r7, #20
 8000f16:	46bd      	mov	sp, r7
 8000f18:	bc80      	pop	{r7}
 8000f1a:	4770      	bx	lr
 8000f1c:	40021000 	.word	0x40021000
 8000f20:	40010000 	.word	0x40010000

08000f24 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f24:	b480      	push	{r7}
 8000f26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000f28:	e7fe      	b.n	8000f28 <NMI_Handler+0x4>

08000f2a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f2a:	b480      	push	{r7}
 8000f2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f2e:	e7fe      	b.n	8000f2e <HardFault_Handler+0x4>

08000f30 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f30:	b480      	push	{r7}
 8000f32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f34:	e7fe      	b.n	8000f34 <MemManage_Handler+0x4>

08000f36 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f36:	b480      	push	{r7}
 8000f38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f3a:	e7fe      	b.n	8000f3a <BusFault_Handler+0x4>

08000f3c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f3c:	b480      	push	{r7}
 8000f3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f40:	e7fe      	b.n	8000f40 <UsageFault_Handler+0x4>

08000f42 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f42:	b480      	push	{r7}
 8000f44:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000f46:	bf00      	nop
 8000f48:	46bd      	mov	sp, r7
 8000f4a:	bc80      	pop	{r7}
 8000f4c:	4770      	bx	lr

08000f4e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f4e:	b480      	push	{r7}
 8000f50:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f52:	bf00      	nop
 8000f54:	46bd      	mov	sp, r7
 8000f56:	bc80      	pop	{r7}
 8000f58:	4770      	bx	lr

08000f5a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f5a:	b480      	push	{r7}
 8000f5c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f5e:	bf00      	nop
 8000f60:	46bd      	mov	sp, r7
 8000f62:	bc80      	pop	{r7}
 8000f64:	4770      	bx	lr

08000f66 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f66:	b580      	push	{r7, lr}
 8000f68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f6a:	f000 fa6b 	bl	8001444 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f6e:	bf00      	nop
 8000f70:	bd80      	pop	{r7, pc}
	...

08000f74 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8000f78:	4802      	ldr	r0, [pc, #8]	; (8000f84 <DMA1_Channel4_IRQHandler+0x10>)
 8000f7a:	f000 fcfb 	bl	8001974 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8000f7e:	bf00      	nop
 8000f80:	bd80      	pop	{r7, pc}
 8000f82:	bf00      	nop
 8000f84:	20000324 	.word	0x20000324

08000f88 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000f8c:	4802      	ldr	r0, [pc, #8]	; (8000f98 <TIM2_IRQHandler+0x10>)
 8000f8e:	f001 fcab 	bl	80028e8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000f92:	bf00      	nop
 8000f94:	bd80      	pop	{r7, pc}
 8000f96:	bf00      	nop
 8000f98:	20000294 	.word	0x20000294

08000f9c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000fa0:	4802      	ldr	r0, [pc, #8]	; (8000fac <USART1_IRQHandler+0x10>)
 8000fa2:	f002 f941 	bl	8003228 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000fa6:	bf00      	nop
 8000fa8:	bd80      	pop	{r7, pc}
 8000faa:	bf00      	nop
 8000fac:	200002dc 	.word	0x200002dc

08000fb0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000fb0:	b480      	push	{r7}
 8000fb2:	af00      	add	r7, sp, #0
  return 1;
 8000fb4:	2301      	movs	r3, #1
}
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	46bd      	mov	sp, r7
 8000fba:	bc80      	pop	{r7}
 8000fbc:	4770      	bx	lr

08000fbe <_kill>:

int _kill(int pid, int sig)
{
 8000fbe:	b580      	push	{r7, lr}
 8000fc0:	b082      	sub	sp, #8
 8000fc2:	af00      	add	r7, sp, #0
 8000fc4:	6078      	str	r0, [r7, #4]
 8000fc6:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000fc8:	f002 ff52 	bl	8003e70 <__errno>
 8000fcc:	4603      	mov	r3, r0
 8000fce:	2216      	movs	r2, #22
 8000fd0:	601a      	str	r2, [r3, #0]
  return -1;
 8000fd2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	3708      	adds	r7, #8
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	bd80      	pop	{r7, pc}

08000fde <_exit>:

void _exit (int status)
{
 8000fde:	b580      	push	{r7, lr}
 8000fe0:	b082      	sub	sp, #8
 8000fe2:	af00      	add	r7, sp, #0
 8000fe4:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000fe6:	f04f 31ff 	mov.w	r1, #4294967295
 8000fea:	6878      	ldr	r0, [r7, #4]
 8000fec:	f7ff ffe7 	bl	8000fbe <_kill>
  while (1) {}    /* Make sure we hang here */
 8000ff0:	e7fe      	b.n	8000ff0 <_exit+0x12>

08000ff2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000ff2:	b580      	push	{r7, lr}
 8000ff4:	b086      	sub	sp, #24
 8000ff6:	af00      	add	r7, sp, #0
 8000ff8:	60f8      	str	r0, [r7, #12]
 8000ffa:	60b9      	str	r1, [r7, #8]
 8000ffc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ffe:	2300      	movs	r3, #0
 8001000:	617b      	str	r3, [r7, #20]
 8001002:	e00a      	b.n	800101a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001004:	f3af 8000 	nop.w
 8001008:	4601      	mov	r1, r0
 800100a:	68bb      	ldr	r3, [r7, #8]
 800100c:	1c5a      	adds	r2, r3, #1
 800100e:	60ba      	str	r2, [r7, #8]
 8001010:	b2ca      	uxtb	r2, r1
 8001012:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001014:	697b      	ldr	r3, [r7, #20]
 8001016:	3301      	adds	r3, #1
 8001018:	617b      	str	r3, [r7, #20]
 800101a:	697a      	ldr	r2, [r7, #20]
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	429a      	cmp	r2, r3
 8001020:	dbf0      	blt.n	8001004 <_read+0x12>
  }

  return len;
 8001022:	687b      	ldr	r3, [r7, #4]
}
 8001024:	4618      	mov	r0, r3
 8001026:	3718      	adds	r7, #24
 8001028:	46bd      	mov	sp, r7
 800102a:	bd80      	pop	{r7, pc}

0800102c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	b086      	sub	sp, #24
 8001030:	af00      	add	r7, sp, #0
 8001032:	60f8      	str	r0, [r7, #12]
 8001034:	60b9      	str	r1, [r7, #8]
 8001036:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001038:	2300      	movs	r3, #0
 800103a:	617b      	str	r3, [r7, #20]
 800103c:	e009      	b.n	8001052 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800103e:	68bb      	ldr	r3, [r7, #8]
 8001040:	1c5a      	adds	r2, r3, #1
 8001042:	60ba      	str	r2, [r7, #8]
 8001044:	781b      	ldrb	r3, [r3, #0]
 8001046:	4618      	mov	r0, r3
 8001048:	f7ff fe4e 	bl	8000ce8 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800104c:	697b      	ldr	r3, [r7, #20]
 800104e:	3301      	adds	r3, #1
 8001050:	617b      	str	r3, [r7, #20]
 8001052:	697a      	ldr	r2, [r7, #20]
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	429a      	cmp	r2, r3
 8001058:	dbf1      	blt.n	800103e <_write+0x12>
  }
  return len;
 800105a:	687b      	ldr	r3, [r7, #4]
}
 800105c:	4618      	mov	r0, r3
 800105e:	3718      	adds	r7, #24
 8001060:	46bd      	mov	sp, r7
 8001062:	bd80      	pop	{r7, pc}

08001064 <_close>:

int _close(int file)
{
 8001064:	b480      	push	{r7}
 8001066:	b083      	sub	sp, #12
 8001068:	af00      	add	r7, sp, #0
 800106a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800106c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001070:	4618      	mov	r0, r3
 8001072:	370c      	adds	r7, #12
 8001074:	46bd      	mov	sp, r7
 8001076:	bc80      	pop	{r7}
 8001078:	4770      	bx	lr

0800107a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800107a:	b480      	push	{r7}
 800107c:	b083      	sub	sp, #12
 800107e:	af00      	add	r7, sp, #0
 8001080:	6078      	str	r0, [r7, #4]
 8001082:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001084:	683b      	ldr	r3, [r7, #0]
 8001086:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800108a:	605a      	str	r2, [r3, #4]
  return 0;
 800108c:	2300      	movs	r3, #0
}
 800108e:	4618      	mov	r0, r3
 8001090:	370c      	adds	r7, #12
 8001092:	46bd      	mov	sp, r7
 8001094:	bc80      	pop	{r7}
 8001096:	4770      	bx	lr

08001098 <_isatty>:

int _isatty(int file)
{
 8001098:	b480      	push	{r7}
 800109a:	b083      	sub	sp, #12
 800109c:	af00      	add	r7, sp, #0
 800109e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80010a0:	2301      	movs	r3, #1
}
 80010a2:	4618      	mov	r0, r3
 80010a4:	370c      	adds	r7, #12
 80010a6:	46bd      	mov	sp, r7
 80010a8:	bc80      	pop	{r7}
 80010aa:	4770      	bx	lr

080010ac <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80010ac:	b480      	push	{r7}
 80010ae:	b085      	sub	sp, #20
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	60f8      	str	r0, [r7, #12]
 80010b4:	60b9      	str	r1, [r7, #8]
 80010b6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80010b8:	2300      	movs	r3, #0
}
 80010ba:	4618      	mov	r0, r3
 80010bc:	3714      	adds	r7, #20
 80010be:	46bd      	mov	sp, r7
 80010c0:	bc80      	pop	{r7}
 80010c2:	4770      	bx	lr

080010c4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b086      	sub	sp, #24
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80010cc:	4a14      	ldr	r2, [pc, #80]	; (8001120 <_sbrk+0x5c>)
 80010ce:	4b15      	ldr	r3, [pc, #84]	; (8001124 <_sbrk+0x60>)
 80010d0:	1ad3      	subs	r3, r2, r3
 80010d2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80010d4:	697b      	ldr	r3, [r7, #20]
 80010d6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80010d8:	4b13      	ldr	r3, [pc, #76]	; (8001128 <_sbrk+0x64>)
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d102      	bne.n	80010e6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80010e0:	4b11      	ldr	r3, [pc, #68]	; (8001128 <_sbrk+0x64>)
 80010e2:	4a12      	ldr	r2, [pc, #72]	; (800112c <_sbrk+0x68>)
 80010e4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80010e6:	4b10      	ldr	r3, [pc, #64]	; (8001128 <_sbrk+0x64>)
 80010e8:	681a      	ldr	r2, [r3, #0]
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	4413      	add	r3, r2
 80010ee:	693a      	ldr	r2, [r7, #16]
 80010f0:	429a      	cmp	r2, r3
 80010f2:	d207      	bcs.n	8001104 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80010f4:	f002 febc 	bl	8003e70 <__errno>
 80010f8:	4603      	mov	r3, r0
 80010fa:	220c      	movs	r2, #12
 80010fc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80010fe:	f04f 33ff 	mov.w	r3, #4294967295
 8001102:	e009      	b.n	8001118 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001104:	4b08      	ldr	r3, [pc, #32]	; (8001128 <_sbrk+0x64>)
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800110a:	4b07      	ldr	r3, [pc, #28]	; (8001128 <_sbrk+0x64>)
 800110c:	681a      	ldr	r2, [r3, #0]
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	4413      	add	r3, r2
 8001112:	4a05      	ldr	r2, [pc, #20]	; (8001128 <_sbrk+0x64>)
 8001114:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001116:	68fb      	ldr	r3, [r7, #12]
}
 8001118:	4618      	mov	r0, r3
 800111a:	3718      	adds	r7, #24
 800111c:	46bd      	mov	sp, r7
 800111e:	bd80      	pop	{r7, pc}
 8001120:	20005000 	.word	0x20005000
 8001124:	00000400 	.word	0x00000400
 8001128:	20000290 	.word	0x20000290
 800112c:	20000380 	.word	0x20000380

08001130 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001130:	b480      	push	{r7}
 8001132:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001134:	bf00      	nop
 8001136:	46bd      	mov	sp, r7
 8001138:	bc80      	pop	{r7}
 800113a:	4770      	bx	lr

0800113c <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	b086      	sub	sp, #24
 8001140:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001142:	f107 0308 	add.w	r3, r7, #8
 8001146:	2200      	movs	r2, #0
 8001148:	601a      	str	r2, [r3, #0]
 800114a:	605a      	str	r2, [r3, #4]
 800114c:	609a      	str	r2, [r3, #8]
 800114e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001150:	463b      	mov	r3, r7
 8001152:	2200      	movs	r2, #0
 8001154:	601a      	str	r2, [r3, #0]
 8001156:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001158:	4b1d      	ldr	r3, [pc, #116]	; (80011d0 <MX_TIM2_Init+0x94>)
 800115a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800115e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001160:	4b1b      	ldr	r3, [pc, #108]	; (80011d0 <MX_TIM2_Init+0x94>)
 8001162:	2200      	movs	r2, #0
 8001164:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001166:	4b1a      	ldr	r3, [pc, #104]	; (80011d0 <MX_TIM2_Init+0x94>)
 8001168:	2200      	movs	r2, #0
 800116a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 800116c:	4b18      	ldr	r3, [pc, #96]	; (80011d0 <MX_TIM2_Init+0x94>)
 800116e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001172:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001174:	4b16      	ldr	r3, [pc, #88]	; (80011d0 <MX_TIM2_Init+0x94>)
 8001176:	2200      	movs	r2, #0
 8001178:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800117a:	4b15      	ldr	r3, [pc, #84]	; (80011d0 <MX_TIM2_Init+0x94>)
 800117c:	2200      	movs	r2, #0
 800117e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001180:	4813      	ldr	r0, [pc, #76]	; (80011d0 <MX_TIM2_Init+0x94>)
 8001182:	f001 fb0f 	bl	80027a4 <HAL_TIM_Base_Init>
 8001186:	4603      	mov	r3, r0
 8001188:	2b00      	cmp	r3, #0
 800118a:	d001      	beq.n	8001190 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 800118c:	f7ff fe92 	bl	8000eb4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001190:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001194:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001196:	f107 0308 	add.w	r3, r7, #8
 800119a:	4619      	mov	r1, r3
 800119c:	480c      	ldr	r0, [pc, #48]	; (80011d0 <MX_TIM2_Init+0x94>)
 800119e:	f001 fcab 	bl	8002af8 <HAL_TIM_ConfigClockSource>
 80011a2:	4603      	mov	r3, r0
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d001      	beq.n	80011ac <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80011a8:	f7ff fe84 	bl	8000eb4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80011ac:	2300      	movs	r3, #0
 80011ae:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80011b0:	2300      	movs	r3, #0
 80011b2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80011b4:	463b      	mov	r3, r7
 80011b6:	4619      	mov	r1, r3
 80011b8:	4805      	ldr	r0, [pc, #20]	; (80011d0 <MX_TIM2_Init+0x94>)
 80011ba:	f001 fe81 	bl	8002ec0 <HAL_TIMEx_MasterConfigSynchronization>
 80011be:	4603      	mov	r3, r0
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d001      	beq.n	80011c8 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80011c4:	f7ff fe76 	bl	8000eb4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80011c8:	bf00      	nop
 80011ca:	3718      	adds	r7, #24
 80011cc:	46bd      	mov	sp, r7
 80011ce:	bd80      	pop	{r7, pc}
 80011d0:	20000294 	.word	0x20000294

080011d4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b084      	sub	sp, #16
 80011d8:	af00      	add	r7, sp, #0
 80011da:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80011e4:	d113      	bne.n	800120e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80011e6:	4b0c      	ldr	r3, [pc, #48]	; (8001218 <HAL_TIM_Base_MspInit+0x44>)
 80011e8:	69db      	ldr	r3, [r3, #28]
 80011ea:	4a0b      	ldr	r2, [pc, #44]	; (8001218 <HAL_TIM_Base_MspInit+0x44>)
 80011ec:	f043 0301 	orr.w	r3, r3, #1
 80011f0:	61d3      	str	r3, [r2, #28]
 80011f2:	4b09      	ldr	r3, [pc, #36]	; (8001218 <HAL_TIM_Base_MspInit+0x44>)
 80011f4:	69db      	ldr	r3, [r3, #28]
 80011f6:	f003 0301 	and.w	r3, r3, #1
 80011fa:	60fb      	str	r3, [r7, #12]
 80011fc:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80011fe:	2200      	movs	r2, #0
 8001200:	2100      	movs	r1, #0
 8001202:	201c      	movs	r0, #28
 8001204:	f000 fa11 	bl	800162a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001208:	201c      	movs	r0, #28
 800120a:	f000 fa2a 	bl	8001662 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 800120e:	bf00      	nop
 8001210:	3710      	adds	r7, #16
 8001212:	46bd      	mov	sp, r7
 8001214:	bd80      	pop	{r7, pc}
 8001216:	bf00      	nop
 8001218:	40021000 	.word	0x40021000

0800121c <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001220:	4b11      	ldr	r3, [pc, #68]	; (8001268 <MX_USART1_UART_Init+0x4c>)
 8001222:	4a12      	ldr	r2, [pc, #72]	; (800126c <MX_USART1_UART_Init+0x50>)
 8001224:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001226:	4b10      	ldr	r3, [pc, #64]	; (8001268 <MX_USART1_UART_Init+0x4c>)
 8001228:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800122c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800122e:	4b0e      	ldr	r3, [pc, #56]	; (8001268 <MX_USART1_UART_Init+0x4c>)
 8001230:	2200      	movs	r2, #0
 8001232:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001234:	4b0c      	ldr	r3, [pc, #48]	; (8001268 <MX_USART1_UART_Init+0x4c>)
 8001236:	2200      	movs	r2, #0
 8001238:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800123a:	4b0b      	ldr	r3, [pc, #44]	; (8001268 <MX_USART1_UART_Init+0x4c>)
 800123c:	2200      	movs	r2, #0
 800123e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001240:	4b09      	ldr	r3, [pc, #36]	; (8001268 <MX_USART1_UART_Init+0x4c>)
 8001242:	220c      	movs	r2, #12
 8001244:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001246:	4b08      	ldr	r3, [pc, #32]	; (8001268 <MX_USART1_UART_Init+0x4c>)
 8001248:	2200      	movs	r2, #0
 800124a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800124c:	4b06      	ldr	r3, [pc, #24]	; (8001268 <MX_USART1_UART_Init+0x4c>)
 800124e:	2200      	movs	r2, #0
 8001250:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001252:	4805      	ldr	r0, [pc, #20]	; (8001268 <MX_USART1_UART_Init+0x4c>)
 8001254:	f001 fea4 	bl	8002fa0 <HAL_UART_Init>
 8001258:	4603      	mov	r3, r0
 800125a:	2b00      	cmp	r3, #0
 800125c:	d001      	beq.n	8001262 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800125e:	f7ff fe29 	bl	8000eb4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001262:	bf00      	nop
 8001264:	bd80      	pop	{r7, pc}
 8001266:	bf00      	nop
 8001268:	200002dc 	.word	0x200002dc
 800126c:	40013800 	.word	0x40013800

08001270 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b088      	sub	sp, #32
 8001274:	af00      	add	r7, sp, #0
 8001276:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001278:	f107 0310 	add.w	r3, r7, #16
 800127c:	2200      	movs	r2, #0
 800127e:	601a      	str	r2, [r3, #0]
 8001280:	605a      	str	r2, [r3, #4]
 8001282:	609a      	str	r2, [r3, #8]
 8001284:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	4a33      	ldr	r2, [pc, #204]	; (8001358 <HAL_UART_MspInit+0xe8>)
 800128c:	4293      	cmp	r3, r2
 800128e:	d15f      	bne.n	8001350 <HAL_UART_MspInit+0xe0>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001290:	4b32      	ldr	r3, [pc, #200]	; (800135c <HAL_UART_MspInit+0xec>)
 8001292:	699b      	ldr	r3, [r3, #24]
 8001294:	4a31      	ldr	r2, [pc, #196]	; (800135c <HAL_UART_MspInit+0xec>)
 8001296:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800129a:	6193      	str	r3, [r2, #24]
 800129c:	4b2f      	ldr	r3, [pc, #188]	; (800135c <HAL_UART_MspInit+0xec>)
 800129e:	699b      	ldr	r3, [r3, #24]
 80012a0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80012a4:	60fb      	str	r3, [r7, #12]
 80012a6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012a8:	4b2c      	ldr	r3, [pc, #176]	; (800135c <HAL_UART_MspInit+0xec>)
 80012aa:	699b      	ldr	r3, [r3, #24]
 80012ac:	4a2b      	ldr	r2, [pc, #172]	; (800135c <HAL_UART_MspInit+0xec>)
 80012ae:	f043 0304 	orr.w	r3, r3, #4
 80012b2:	6193      	str	r3, [r2, #24]
 80012b4:	4b29      	ldr	r3, [pc, #164]	; (800135c <HAL_UART_MspInit+0xec>)
 80012b6:	699b      	ldr	r3, [r3, #24]
 80012b8:	f003 0304 	and.w	r3, r3, #4
 80012bc:	60bb      	str	r3, [r7, #8]
 80012be:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80012c0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80012c4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012c6:	2302      	movs	r3, #2
 80012c8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80012ca:	2303      	movs	r3, #3
 80012cc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012ce:	f107 0310 	add.w	r3, r7, #16
 80012d2:	4619      	mov	r1, r3
 80012d4:	4822      	ldr	r0, [pc, #136]	; (8001360 <HAL_UART_MspInit+0xf0>)
 80012d6:	f000 fc81 	bl	8001bdc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80012da:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80012de:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012e0:	2300      	movs	r3, #0
 80012e2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012e4:	2300      	movs	r3, #0
 80012e6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012e8:	f107 0310 	add.w	r3, r7, #16
 80012ec:	4619      	mov	r1, r3
 80012ee:	481c      	ldr	r0, [pc, #112]	; (8001360 <HAL_UART_MspInit+0xf0>)
 80012f0:	f000 fc74 	bl	8001bdc <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
 80012f4:	4b1b      	ldr	r3, [pc, #108]	; (8001364 <HAL_UART_MspInit+0xf4>)
 80012f6:	4a1c      	ldr	r2, [pc, #112]	; (8001368 <HAL_UART_MspInit+0xf8>)
 80012f8:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80012fa:	4b1a      	ldr	r3, [pc, #104]	; (8001364 <HAL_UART_MspInit+0xf4>)
 80012fc:	2210      	movs	r2, #16
 80012fe:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001300:	4b18      	ldr	r3, [pc, #96]	; (8001364 <HAL_UART_MspInit+0xf4>)
 8001302:	2200      	movs	r2, #0
 8001304:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001306:	4b17      	ldr	r3, [pc, #92]	; (8001364 <HAL_UART_MspInit+0xf4>)
 8001308:	2280      	movs	r2, #128	; 0x80
 800130a:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800130c:	4b15      	ldr	r3, [pc, #84]	; (8001364 <HAL_UART_MspInit+0xf4>)
 800130e:	2200      	movs	r2, #0
 8001310:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001312:	4b14      	ldr	r3, [pc, #80]	; (8001364 <HAL_UART_MspInit+0xf4>)
 8001314:	2200      	movs	r2, #0
 8001316:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8001318:	4b12      	ldr	r3, [pc, #72]	; (8001364 <HAL_UART_MspInit+0xf4>)
 800131a:	2200      	movs	r2, #0
 800131c:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800131e:	4b11      	ldr	r3, [pc, #68]	; (8001364 <HAL_UART_MspInit+0xf4>)
 8001320:	2200      	movs	r2, #0
 8001322:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8001324:	480f      	ldr	r0, [pc, #60]	; (8001364 <HAL_UART_MspInit+0xf4>)
 8001326:	f000 f9b7 	bl	8001698 <HAL_DMA_Init>
 800132a:	4603      	mov	r3, r0
 800132c:	2b00      	cmp	r3, #0
 800132e:	d001      	beq.n	8001334 <HAL_UART_MspInit+0xc4>
    {
      Error_Handler();
 8001330:	f7ff fdc0 	bl	8000eb4 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	4a0b      	ldr	r2, [pc, #44]	; (8001364 <HAL_UART_MspInit+0xf4>)
 8001338:	639a      	str	r2, [r3, #56]	; 0x38
 800133a:	4a0a      	ldr	r2, [pc, #40]	; (8001364 <HAL_UART_MspInit+0xf4>)
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001340:	2200      	movs	r2, #0
 8001342:	2100      	movs	r1, #0
 8001344:	2025      	movs	r0, #37	; 0x25
 8001346:	f000 f970 	bl	800162a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800134a:	2025      	movs	r0, #37	; 0x25
 800134c:	f000 f989 	bl	8001662 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001350:	bf00      	nop
 8001352:	3720      	adds	r7, #32
 8001354:	46bd      	mov	sp, r7
 8001356:	bd80      	pop	{r7, pc}
 8001358:	40013800 	.word	0x40013800
 800135c:	40021000 	.word	0x40021000
 8001360:	40010800 	.word	0x40010800
 8001364:	20000324 	.word	0x20000324
 8001368:	40020044 	.word	0x40020044

0800136c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800136c:	480c      	ldr	r0, [pc, #48]	; (80013a0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800136e:	490d      	ldr	r1, [pc, #52]	; (80013a4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001370:	4a0d      	ldr	r2, [pc, #52]	; (80013a8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001372:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001374:	e002      	b.n	800137c <LoopCopyDataInit>

08001376 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001376:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001378:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800137a:	3304      	adds	r3, #4

0800137c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800137c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800137e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001380:	d3f9      	bcc.n	8001376 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001382:	4a0a      	ldr	r2, [pc, #40]	; (80013ac <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001384:	4c0a      	ldr	r4, [pc, #40]	; (80013b0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001386:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001388:	e001      	b.n	800138e <LoopFillZerobss>

0800138a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800138a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800138c:	3204      	adds	r2, #4

0800138e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800138e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001390:	d3fb      	bcc.n	800138a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001392:	f7ff fecd 	bl	8001130 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001396:	f002 fd71 	bl	8003e7c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800139a:	f7ff fcb7 	bl	8000d0c <main>
  bx lr
 800139e:	4770      	bx	lr
  ldr r0, =_sdata
 80013a0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80013a4:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 80013a8:	08008c2c 	.word	0x08008c2c
  ldr r2, =_sbss
 80013ac:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 80013b0:	2000037c 	.word	0x2000037c

080013b4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80013b4:	e7fe      	b.n	80013b4 <ADC1_2_IRQHandler>
	...

080013b8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80013bc:	4b08      	ldr	r3, [pc, #32]	; (80013e0 <HAL_Init+0x28>)
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	4a07      	ldr	r2, [pc, #28]	; (80013e0 <HAL_Init+0x28>)
 80013c2:	f043 0310 	orr.w	r3, r3, #16
 80013c6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80013c8:	2003      	movs	r0, #3
 80013ca:	f000 f923 	bl	8001614 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80013ce:	200f      	movs	r0, #15
 80013d0:	f000 f808 	bl	80013e4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80013d4:	f7ff fd74 	bl	8000ec0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80013d8:	2300      	movs	r3, #0
}
 80013da:	4618      	mov	r0, r3
 80013dc:	bd80      	pop	{r7, pc}
 80013de:	bf00      	nop
 80013e0:	40022000 	.word	0x40022000

080013e4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b082      	sub	sp, #8
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80013ec:	4b12      	ldr	r3, [pc, #72]	; (8001438 <HAL_InitTick+0x54>)
 80013ee:	681a      	ldr	r2, [r3, #0]
 80013f0:	4b12      	ldr	r3, [pc, #72]	; (800143c <HAL_InitTick+0x58>)
 80013f2:	781b      	ldrb	r3, [r3, #0]
 80013f4:	4619      	mov	r1, r3
 80013f6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80013fa:	fbb3 f3f1 	udiv	r3, r3, r1
 80013fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8001402:	4618      	mov	r0, r3
 8001404:	f000 f93b 	bl	800167e <HAL_SYSTICK_Config>
 8001408:	4603      	mov	r3, r0
 800140a:	2b00      	cmp	r3, #0
 800140c:	d001      	beq.n	8001412 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800140e:	2301      	movs	r3, #1
 8001410:	e00e      	b.n	8001430 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	2b0f      	cmp	r3, #15
 8001416:	d80a      	bhi.n	800142e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001418:	2200      	movs	r2, #0
 800141a:	6879      	ldr	r1, [r7, #4]
 800141c:	f04f 30ff 	mov.w	r0, #4294967295
 8001420:	f000 f903 	bl	800162a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001424:	4a06      	ldr	r2, [pc, #24]	; (8001440 <HAL_InitTick+0x5c>)
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800142a:	2300      	movs	r3, #0
 800142c:	e000      	b.n	8001430 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800142e:	2301      	movs	r3, #1
}
 8001430:	4618      	mov	r0, r3
 8001432:	3708      	adds	r7, #8
 8001434:	46bd      	mov	sp, r7
 8001436:	bd80      	pop	{r7, pc}
 8001438:	20000000 	.word	0x20000000
 800143c:	20000008 	.word	0x20000008
 8001440:	20000004 	.word	0x20000004

08001444 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001444:	b480      	push	{r7}
 8001446:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001448:	4b05      	ldr	r3, [pc, #20]	; (8001460 <HAL_IncTick+0x1c>)
 800144a:	781b      	ldrb	r3, [r3, #0]
 800144c:	461a      	mov	r2, r3
 800144e:	4b05      	ldr	r3, [pc, #20]	; (8001464 <HAL_IncTick+0x20>)
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	4413      	add	r3, r2
 8001454:	4a03      	ldr	r2, [pc, #12]	; (8001464 <HAL_IncTick+0x20>)
 8001456:	6013      	str	r3, [r2, #0]
}
 8001458:	bf00      	nop
 800145a:	46bd      	mov	sp, r7
 800145c:	bc80      	pop	{r7}
 800145e:	4770      	bx	lr
 8001460:	20000008 	.word	0x20000008
 8001464:	20000368 	.word	0x20000368

08001468 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001468:	b480      	push	{r7}
 800146a:	af00      	add	r7, sp, #0
  return uwTick;
 800146c:	4b02      	ldr	r3, [pc, #8]	; (8001478 <HAL_GetTick+0x10>)
 800146e:	681b      	ldr	r3, [r3, #0]
}
 8001470:	4618      	mov	r0, r3
 8001472:	46bd      	mov	sp, r7
 8001474:	bc80      	pop	{r7}
 8001476:	4770      	bx	lr
 8001478:	20000368 	.word	0x20000368

0800147c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800147c:	b480      	push	{r7}
 800147e:	b085      	sub	sp, #20
 8001480:	af00      	add	r7, sp, #0
 8001482:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	f003 0307 	and.w	r3, r3, #7
 800148a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800148c:	4b0c      	ldr	r3, [pc, #48]	; (80014c0 <__NVIC_SetPriorityGrouping+0x44>)
 800148e:	68db      	ldr	r3, [r3, #12]
 8001490:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001492:	68ba      	ldr	r2, [r7, #8]
 8001494:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001498:	4013      	ands	r3, r2
 800149a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800149c:	68fb      	ldr	r3, [r7, #12]
 800149e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80014a0:	68bb      	ldr	r3, [r7, #8]
 80014a2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80014a4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80014a8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80014ac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80014ae:	4a04      	ldr	r2, [pc, #16]	; (80014c0 <__NVIC_SetPriorityGrouping+0x44>)
 80014b0:	68bb      	ldr	r3, [r7, #8]
 80014b2:	60d3      	str	r3, [r2, #12]
}
 80014b4:	bf00      	nop
 80014b6:	3714      	adds	r7, #20
 80014b8:	46bd      	mov	sp, r7
 80014ba:	bc80      	pop	{r7}
 80014bc:	4770      	bx	lr
 80014be:	bf00      	nop
 80014c0:	e000ed00 	.word	0xe000ed00

080014c4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80014c4:	b480      	push	{r7}
 80014c6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80014c8:	4b04      	ldr	r3, [pc, #16]	; (80014dc <__NVIC_GetPriorityGrouping+0x18>)
 80014ca:	68db      	ldr	r3, [r3, #12]
 80014cc:	0a1b      	lsrs	r3, r3, #8
 80014ce:	f003 0307 	and.w	r3, r3, #7
}
 80014d2:	4618      	mov	r0, r3
 80014d4:	46bd      	mov	sp, r7
 80014d6:	bc80      	pop	{r7}
 80014d8:	4770      	bx	lr
 80014da:	bf00      	nop
 80014dc:	e000ed00 	.word	0xe000ed00

080014e0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80014e0:	b480      	push	{r7}
 80014e2:	b083      	sub	sp, #12
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	4603      	mov	r3, r0
 80014e8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	db0b      	blt.n	800150a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80014f2:	79fb      	ldrb	r3, [r7, #7]
 80014f4:	f003 021f 	and.w	r2, r3, #31
 80014f8:	4906      	ldr	r1, [pc, #24]	; (8001514 <__NVIC_EnableIRQ+0x34>)
 80014fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014fe:	095b      	lsrs	r3, r3, #5
 8001500:	2001      	movs	r0, #1
 8001502:	fa00 f202 	lsl.w	r2, r0, r2
 8001506:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800150a:	bf00      	nop
 800150c:	370c      	adds	r7, #12
 800150e:	46bd      	mov	sp, r7
 8001510:	bc80      	pop	{r7}
 8001512:	4770      	bx	lr
 8001514:	e000e100 	.word	0xe000e100

08001518 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001518:	b480      	push	{r7}
 800151a:	b083      	sub	sp, #12
 800151c:	af00      	add	r7, sp, #0
 800151e:	4603      	mov	r3, r0
 8001520:	6039      	str	r1, [r7, #0]
 8001522:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001524:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001528:	2b00      	cmp	r3, #0
 800152a:	db0a      	blt.n	8001542 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800152c:	683b      	ldr	r3, [r7, #0]
 800152e:	b2da      	uxtb	r2, r3
 8001530:	490c      	ldr	r1, [pc, #48]	; (8001564 <__NVIC_SetPriority+0x4c>)
 8001532:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001536:	0112      	lsls	r2, r2, #4
 8001538:	b2d2      	uxtb	r2, r2
 800153a:	440b      	add	r3, r1
 800153c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001540:	e00a      	b.n	8001558 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001542:	683b      	ldr	r3, [r7, #0]
 8001544:	b2da      	uxtb	r2, r3
 8001546:	4908      	ldr	r1, [pc, #32]	; (8001568 <__NVIC_SetPriority+0x50>)
 8001548:	79fb      	ldrb	r3, [r7, #7]
 800154a:	f003 030f 	and.w	r3, r3, #15
 800154e:	3b04      	subs	r3, #4
 8001550:	0112      	lsls	r2, r2, #4
 8001552:	b2d2      	uxtb	r2, r2
 8001554:	440b      	add	r3, r1
 8001556:	761a      	strb	r2, [r3, #24]
}
 8001558:	bf00      	nop
 800155a:	370c      	adds	r7, #12
 800155c:	46bd      	mov	sp, r7
 800155e:	bc80      	pop	{r7}
 8001560:	4770      	bx	lr
 8001562:	bf00      	nop
 8001564:	e000e100 	.word	0xe000e100
 8001568:	e000ed00 	.word	0xe000ed00

0800156c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800156c:	b480      	push	{r7}
 800156e:	b089      	sub	sp, #36	; 0x24
 8001570:	af00      	add	r7, sp, #0
 8001572:	60f8      	str	r0, [r7, #12]
 8001574:	60b9      	str	r1, [r7, #8]
 8001576:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001578:	68fb      	ldr	r3, [r7, #12]
 800157a:	f003 0307 	and.w	r3, r3, #7
 800157e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001580:	69fb      	ldr	r3, [r7, #28]
 8001582:	f1c3 0307 	rsb	r3, r3, #7
 8001586:	2b04      	cmp	r3, #4
 8001588:	bf28      	it	cs
 800158a:	2304      	movcs	r3, #4
 800158c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800158e:	69fb      	ldr	r3, [r7, #28]
 8001590:	3304      	adds	r3, #4
 8001592:	2b06      	cmp	r3, #6
 8001594:	d902      	bls.n	800159c <NVIC_EncodePriority+0x30>
 8001596:	69fb      	ldr	r3, [r7, #28]
 8001598:	3b03      	subs	r3, #3
 800159a:	e000      	b.n	800159e <NVIC_EncodePriority+0x32>
 800159c:	2300      	movs	r3, #0
 800159e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015a0:	f04f 32ff 	mov.w	r2, #4294967295
 80015a4:	69bb      	ldr	r3, [r7, #24]
 80015a6:	fa02 f303 	lsl.w	r3, r2, r3
 80015aa:	43da      	mvns	r2, r3
 80015ac:	68bb      	ldr	r3, [r7, #8]
 80015ae:	401a      	ands	r2, r3
 80015b0:	697b      	ldr	r3, [r7, #20]
 80015b2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80015b4:	f04f 31ff 	mov.w	r1, #4294967295
 80015b8:	697b      	ldr	r3, [r7, #20]
 80015ba:	fa01 f303 	lsl.w	r3, r1, r3
 80015be:	43d9      	mvns	r1, r3
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015c4:	4313      	orrs	r3, r2
         );
}
 80015c6:	4618      	mov	r0, r3
 80015c8:	3724      	adds	r7, #36	; 0x24
 80015ca:	46bd      	mov	sp, r7
 80015cc:	bc80      	pop	{r7}
 80015ce:	4770      	bx	lr

080015d0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b082      	sub	sp, #8
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	3b01      	subs	r3, #1
 80015dc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80015e0:	d301      	bcc.n	80015e6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80015e2:	2301      	movs	r3, #1
 80015e4:	e00f      	b.n	8001606 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80015e6:	4a0a      	ldr	r2, [pc, #40]	; (8001610 <SysTick_Config+0x40>)
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	3b01      	subs	r3, #1
 80015ec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80015ee:	210f      	movs	r1, #15
 80015f0:	f04f 30ff 	mov.w	r0, #4294967295
 80015f4:	f7ff ff90 	bl	8001518 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80015f8:	4b05      	ldr	r3, [pc, #20]	; (8001610 <SysTick_Config+0x40>)
 80015fa:	2200      	movs	r2, #0
 80015fc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80015fe:	4b04      	ldr	r3, [pc, #16]	; (8001610 <SysTick_Config+0x40>)
 8001600:	2207      	movs	r2, #7
 8001602:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001604:	2300      	movs	r3, #0
}
 8001606:	4618      	mov	r0, r3
 8001608:	3708      	adds	r7, #8
 800160a:	46bd      	mov	sp, r7
 800160c:	bd80      	pop	{r7, pc}
 800160e:	bf00      	nop
 8001610:	e000e010 	.word	0xe000e010

08001614 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001614:	b580      	push	{r7, lr}
 8001616:	b082      	sub	sp, #8
 8001618:	af00      	add	r7, sp, #0
 800161a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800161c:	6878      	ldr	r0, [r7, #4]
 800161e:	f7ff ff2d 	bl	800147c <__NVIC_SetPriorityGrouping>
}
 8001622:	bf00      	nop
 8001624:	3708      	adds	r7, #8
 8001626:	46bd      	mov	sp, r7
 8001628:	bd80      	pop	{r7, pc}

0800162a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800162a:	b580      	push	{r7, lr}
 800162c:	b086      	sub	sp, #24
 800162e:	af00      	add	r7, sp, #0
 8001630:	4603      	mov	r3, r0
 8001632:	60b9      	str	r1, [r7, #8]
 8001634:	607a      	str	r2, [r7, #4]
 8001636:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001638:	2300      	movs	r3, #0
 800163a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800163c:	f7ff ff42 	bl	80014c4 <__NVIC_GetPriorityGrouping>
 8001640:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001642:	687a      	ldr	r2, [r7, #4]
 8001644:	68b9      	ldr	r1, [r7, #8]
 8001646:	6978      	ldr	r0, [r7, #20]
 8001648:	f7ff ff90 	bl	800156c <NVIC_EncodePriority>
 800164c:	4602      	mov	r2, r0
 800164e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001652:	4611      	mov	r1, r2
 8001654:	4618      	mov	r0, r3
 8001656:	f7ff ff5f 	bl	8001518 <__NVIC_SetPriority>
}
 800165a:	bf00      	nop
 800165c:	3718      	adds	r7, #24
 800165e:	46bd      	mov	sp, r7
 8001660:	bd80      	pop	{r7, pc}

08001662 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001662:	b580      	push	{r7, lr}
 8001664:	b082      	sub	sp, #8
 8001666:	af00      	add	r7, sp, #0
 8001668:	4603      	mov	r3, r0
 800166a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800166c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001670:	4618      	mov	r0, r3
 8001672:	f7ff ff35 	bl	80014e0 <__NVIC_EnableIRQ>
}
 8001676:	bf00      	nop
 8001678:	3708      	adds	r7, #8
 800167a:	46bd      	mov	sp, r7
 800167c:	bd80      	pop	{r7, pc}

0800167e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800167e:	b580      	push	{r7, lr}
 8001680:	b082      	sub	sp, #8
 8001682:	af00      	add	r7, sp, #0
 8001684:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001686:	6878      	ldr	r0, [r7, #4]
 8001688:	f7ff ffa2 	bl	80015d0 <SysTick_Config>
 800168c:	4603      	mov	r3, r0
}
 800168e:	4618      	mov	r0, r3
 8001690:	3708      	adds	r7, #8
 8001692:	46bd      	mov	sp, r7
 8001694:	bd80      	pop	{r7, pc}
	...

08001698 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001698:	b480      	push	{r7}
 800169a:	b085      	sub	sp, #20
 800169c:	af00      	add	r7, sp, #0
 800169e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80016a0:	2300      	movs	r3, #0
 80016a2:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d101      	bne.n	80016ae <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80016aa:	2301      	movs	r3, #1
 80016ac:	e043      	b.n	8001736 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	461a      	mov	r2, r3
 80016b4:	4b22      	ldr	r3, [pc, #136]	; (8001740 <HAL_DMA_Init+0xa8>)
 80016b6:	4413      	add	r3, r2
 80016b8:	4a22      	ldr	r2, [pc, #136]	; (8001744 <HAL_DMA_Init+0xac>)
 80016ba:	fba2 2303 	umull	r2, r3, r2, r3
 80016be:	091b      	lsrs	r3, r3, #4
 80016c0:	009a      	lsls	r2, r3, #2
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	4a1f      	ldr	r2, [pc, #124]	; (8001748 <HAL_DMA_Init+0xb0>)
 80016ca:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	2202      	movs	r2, #2
 80016d0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80016e2:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80016e6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80016f0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	68db      	ldr	r3, [r3, #12]
 80016f6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80016fc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	695b      	ldr	r3, [r3, #20]
 8001702:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001708:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	69db      	ldr	r3, [r3, #28]
 800170e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001710:	68fa      	ldr	r2, [r7, #12]
 8001712:	4313      	orrs	r3, r2
 8001714:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	68fa      	ldr	r2, [r7, #12]
 800171c:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	2200      	movs	r2, #0
 8001722:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	2201      	movs	r2, #1
 8001728:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	2200      	movs	r2, #0
 8001730:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8001734:	2300      	movs	r3, #0
}
 8001736:	4618      	mov	r0, r3
 8001738:	3714      	adds	r7, #20
 800173a:	46bd      	mov	sp, r7
 800173c:	bc80      	pop	{r7}
 800173e:	4770      	bx	lr
 8001740:	bffdfff8 	.word	0xbffdfff8
 8001744:	cccccccd 	.word	0xcccccccd
 8001748:	40020000 	.word	0x40020000

0800174c <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	b086      	sub	sp, #24
 8001750:	af00      	add	r7, sp, #0
 8001752:	60f8      	str	r0, [r7, #12]
 8001754:	60b9      	str	r1, [r7, #8]
 8001756:	607a      	str	r2, [r7, #4]
 8001758:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800175a:	2300      	movs	r3, #0
 800175c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800175e:	68fb      	ldr	r3, [r7, #12]
 8001760:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001764:	2b01      	cmp	r3, #1
 8001766:	d101      	bne.n	800176c <HAL_DMA_Start_IT+0x20>
 8001768:	2302      	movs	r3, #2
 800176a:	e04b      	b.n	8001804 <HAL_DMA_Start_IT+0xb8>
 800176c:	68fb      	ldr	r3, [r7, #12]
 800176e:	2201      	movs	r2, #1
 8001770:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001774:	68fb      	ldr	r3, [r7, #12]
 8001776:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800177a:	b2db      	uxtb	r3, r3
 800177c:	2b01      	cmp	r3, #1
 800177e:	d13a      	bne.n	80017f6 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001780:	68fb      	ldr	r3, [r7, #12]
 8001782:	2202      	movs	r2, #2
 8001784:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	2200      	movs	r2, #0
 800178c:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800178e:	68fb      	ldr	r3, [r7, #12]
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	681a      	ldr	r2, [r3, #0]
 8001794:	68fb      	ldr	r3, [r7, #12]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	f022 0201 	bic.w	r2, r2, #1
 800179c:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800179e:	683b      	ldr	r3, [r7, #0]
 80017a0:	687a      	ldr	r2, [r7, #4]
 80017a2:	68b9      	ldr	r1, [r7, #8]
 80017a4:	68f8      	ldr	r0, [r7, #12]
 80017a6:	f000 f9eb 	bl	8001b80 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 80017aa:	68fb      	ldr	r3, [r7, #12]
 80017ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d008      	beq.n	80017c4 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80017b2:	68fb      	ldr	r3, [r7, #12]
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	681a      	ldr	r2, [r3, #0]
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	f042 020e 	orr.w	r2, r2, #14
 80017c0:	601a      	str	r2, [r3, #0]
 80017c2:	e00f      	b.n	80017e4 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80017c4:	68fb      	ldr	r3, [r7, #12]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	681a      	ldr	r2, [r3, #0]
 80017ca:	68fb      	ldr	r3, [r7, #12]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	f022 0204 	bic.w	r2, r2, #4
 80017d2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80017d4:	68fb      	ldr	r3, [r7, #12]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	681a      	ldr	r2, [r3, #0]
 80017da:	68fb      	ldr	r3, [r7, #12]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	f042 020a 	orr.w	r2, r2, #10
 80017e2:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80017e4:	68fb      	ldr	r3, [r7, #12]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	681a      	ldr	r2, [r3, #0]
 80017ea:	68fb      	ldr	r3, [r7, #12]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	f042 0201 	orr.w	r2, r2, #1
 80017f2:	601a      	str	r2, [r3, #0]
 80017f4:	e005      	b.n	8001802 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80017f6:	68fb      	ldr	r3, [r7, #12]
 80017f8:	2200      	movs	r2, #0
 80017fa:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 80017fe:	2302      	movs	r3, #2
 8001800:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8001802:	7dfb      	ldrb	r3, [r7, #23]
}
 8001804:	4618      	mov	r0, r3
 8001806:	3718      	adds	r7, #24
 8001808:	46bd      	mov	sp, r7
 800180a:	bd80      	pop	{r7, pc}

0800180c <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800180c:	b480      	push	{r7}
 800180e:	b085      	sub	sp, #20
 8001810:	af00      	add	r7, sp, #0
 8001812:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001814:	2300      	movs	r3, #0
 8001816:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800181e:	b2db      	uxtb	r3, r3
 8001820:	2b02      	cmp	r3, #2
 8001822:	d008      	beq.n	8001836 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	2204      	movs	r2, #4
 8001828:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	2200      	movs	r2, #0
 800182e:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8001832:	2301      	movs	r3, #1
 8001834:	e020      	b.n	8001878 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	681a      	ldr	r2, [r3, #0]
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	f022 020e 	bic.w	r2, r2, #14
 8001844:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	681a      	ldr	r2, [r3, #0]
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	f022 0201 	bic.w	r2, r2, #1
 8001854:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800185e:	2101      	movs	r1, #1
 8001860:	fa01 f202 	lsl.w	r2, r1, r2
 8001864:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	2201      	movs	r2, #1
 800186a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	2200      	movs	r2, #0
 8001872:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8001876:	7bfb      	ldrb	r3, [r7, #15]
}
 8001878:	4618      	mov	r0, r3
 800187a:	3714      	adds	r7, #20
 800187c:	46bd      	mov	sp, r7
 800187e:	bc80      	pop	{r7}
 8001880:	4770      	bx	lr
	...

08001884 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001884:	b580      	push	{r7, lr}
 8001886:	b084      	sub	sp, #16
 8001888:	af00      	add	r7, sp, #0
 800188a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800188c:	2300      	movs	r3, #0
 800188e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001896:	b2db      	uxtb	r3, r3
 8001898:	2b02      	cmp	r3, #2
 800189a:	d005      	beq.n	80018a8 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	2204      	movs	r2, #4
 80018a0:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80018a2:	2301      	movs	r3, #1
 80018a4:	73fb      	strb	r3, [r7, #15]
 80018a6:	e051      	b.n	800194c <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	681a      	ldr	r2, [r3, #0]
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	f022 020e 	bic.w	r2, r2, #14
 80018b6:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	681a      	ldr	r2, [r3, #0]
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	f022 0201 	bic.w	r2, r2, #1
 80018c6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	4a22      	ldr	r2, [pc, #136]	; (8001958 <HAL_DMA_Abort_IT+0xd4>)
 80018ce:	4293      	cmp	r3, r2
 80018d0:	d029      	beq.n	8001926 <HAL_DMA_Abort_IT+0xa2>
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	4a21      	ldr	r2, [pc, #132]	; (800195c <HAL_DMA_Abort_IT+0xd8>)
 80018d8:	4293      	cmp	r3, r2
 80018da:	d022      	beq.n	8001922 <HAL_DMA_Abort_IT+0x9e>
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	4a1f      	ldr	r2, [pc, #124]	; (8001960 <HAL_DMA_Abort_IT+0xdc>)
 80018e2:	4293      	cmp	r3, r2
 80018e4:	d01a      	beq.n	800191c <HAL_DMA_Abort_IT+0x98>
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	4a1e      	ldr	r2, [pc, #120]	; (8001964 <HAL_DMA_Abort_IT+0xe0>)
 80018ec:	4293      	cmp	r3, r2
 80018ee:	d012      	beq.n	8001916 <HAL_DMA_Abort_IT+0x92>
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	4a1c      	ldr	r2, [pc, #112]	; (8001968 <HAL_DMA_Abort_IT+0xe4>)
 80018f6:	4293      	cmp	r3, r2
 80018f8:	d00a      	beq.n	8001910 <HAL_DMA_Abort_IT+0x8c>
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	4a1b      	ldr	r2, [pc, #108]	; (800196c <HAL_DMA_Abort_IT+0xe8>)
 8001900:	4293      	cmp	r3, r2
 8001902:	d102      	bne.n	800190a <HAL_DMA_Abort_IT+0x86>
 8001904:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001908:	e00e      	b.n	8001928 <HAL_DMA_Abort_IT+0xa4>
 800190a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800190e:	e00b      	b.n	8001928 <HAL_DMA_Abort_IT+0xa4>
 8001910:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001914:	e008      	b.n	8001928 <HAL_DMA_Abort_IT+0xa4>
 8001916:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800191a:	e005      	b.n	8001928 <HAL_DMA_Abort_IT+0xa4>
 800191c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001920:	e002      	b.n	8001928 <HAL_DMA_Abort_IT+0xa4>
 8001922:	2310      	movs	r3, #16
 8001924:	e000      	b.n	8001928 <HAL_DMA_Abort_IT+0xa4>
 8001926:	2301      	movs	r3, #1
 8001928:	4a11      	ldr	r2, [pc, #68]	; (8001970 <HAL_DMA_Abort_IT+0xec>)
 800192a:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	2201      	movs	r2, #1
 8001930:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	2200      	movs	r2, #0
 8001938:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001940:	2b00      	cmp	r3, #0
 8001942:	d003      	beq.n	800194c <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001948:	6878      	ldr	r0, [r7, #4]
 800194a:	4798      	blx	r3
    } 
  }
  return status;
 800194c:	7bfb      	ldrb	r3, [r7, #15]
}
 800194e:	4618      	mov	r0, r3
 8001950:	3710      	adds	r7, #16
 8001952:	46bd      	mov	sp, r7
 8001954:	bd80      	pop	{r7, pc}
 8001956:	bf00      	nop
 8001958:	40020008 	.word	0x40020008
 800195c:	4002001c 	.word	0x4002001c
 8001960:	40020030 	.word	0x40020030
 8001964:	40020044 	.word	0x40020044
 8001968:	40020058 	.word	0x40020058
 800196c:	4002006c 	.word	0x4002006c
 8001970:	40020000 	.word	0x40020000

08001974 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	b084      	sub	sp, #16
 8001978:	af00      	add	r7, sp, #0
 800197a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001990:	2204      	movs	r2, #4
 8001992:	409a      	lsls	r2, r3
 8001994:	68fb      	ldr	r3, [r7, #12]
 8001996:	4013      	ands	r3, r2
 8001998:	2b00      	cmp	r3, #0
 800199a:	d04f      	beq.n	8001a3c <HAL_DMA_IRQHandler+0xc8>
 800199c:	68bb      	ldr	r3, [r7, #8]
 800199e:	f003 0304 	and.w	r3, r3, #4
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d04a      	beq.n	8001a3c <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	f003 0320 	and.w	r3, r3, #32
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d107      	bne.n	80019c4 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	681a      	ldr	r2, [r3, #0]
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	f022 0204 	bic.w	r2, r2, #4
 80019c2:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	4a66      	ldr	r2, [pc, #408]	; (8001b64 <HAL_DMA_IRQHandler+0x1f0>)
 80019ca:	4293      	cmp	r3, r2
 80019cc:	d029      	beq.n	8001a22 <HAL_DMA_IRQHandler+0xae>
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	4a65      	ldr	r2, [pc, #404]	; (8001b68 <HAL_DMA_IRQHandler+0x1f4>)
 80019d4:	4293      	cmp	r3, r2
 80019d6:	d022      	beq.n	8001a1e <HAL_DMA_IRQHandler+0xaa>
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	4a63      	ldr	r2, [pc, #396]	; (8001b6c <HAL_DMA_IRQHandler+0x1f8>)
 80019de:	4293      	cmp	r3, r2
 80019e0:	d01a      	beq.n	8001a18 <HAL_DMA_IRQHandler+0xa4>
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	4a62      	ldr	r2, [pc, #392]	; (8001b70 <HAL_DMA_IRQHandler+0x1fc>)
 80019e8:	4293      	cmp	r3, r2
 80019ea:	d012      	beq.n	8001a12 <HAL_DMA_IRQHandler+0x9e>
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	4a60      	ldr	r2, [pc, #384]	; (8001b74 <HAL_DMA_IRQHandler+0x200>)
 80019f2:	4293      	cmp	r3, r2
 80019f4:	d00a      	beq.n	8001a0c <HAL_DMA_IRQHandler+0x98>
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	4a5f      	ldr	r2, [pc, #380]	; (8001b78 <HAL_DMA_IRQHandler+0x204>)
 80019fc:	4293      	cmp	r3, r2
 80019fe:	d102      	bne.n	8001a06 <HAL_DMA_IRQHandler+0x92>
 8001a00:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001a04:	e00e      	b.n	8001a24 <HAL_DMA_IRQHandler+0xb0>
 8001a06:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8001a0a:	e00b      	b.n	8001a24 <HAL_DMA_IRQHandler+0xb0>
 8001a0c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8001a10:	e008      	b.n	8001a24 <HAL_DMA_IRQHandler+0xb0>
 8001a12:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001a16:	e005      	b.n	8001a24 <HAL_DMA_IRQHandler+0xb0>
 8001a18:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001a1c:	e002      	b.n	8001a24 <HAL_DMA_IRQHandler+0xb0>
 8001a1e:	2340      	movs	r3, #64	; 0x40
 8001a20:	e000      	b.n	8001a24 <HAL_DMA_IRQHandler+0xb0>
 8001a22:	2304      	movs	r3, #4
 8001a24:	4a55      	ldr	r2, [pc, #340]	; (8001b7c <HAL_DMA_IRQHandler+0x208>)
 8001a26:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	f000 8094 	beq.w	8001b5a <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a36:	6878      	ldr	r0, [r7, #4]
 8001a38:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8001a3a:	e08e      	b.n	8001b5a <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a40:	2202      	movs	r2, #2
 8001a42:	409a      	lsls	r2, r3
 8001a44:	68fb      	ldr	r3, [r7, #12]
 8001a46:	4013      	ands	r3, r2
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d056      	beq.n	8001afa <HAL_DMA_IRQHandler+0x186>
 8001a4c:	68bb      	ldr	r3, [r7, #8]
 8001a4e:	f003 0302 	and.w	r3, r3, #2
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d051      	beq.n	8001afa <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	f003 0320 	and.w	r3, r3, #32
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d10b      	bne.n	8001a7c <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	681a      	ldr	r2, [r3, #0]
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	f022 020a 	bic.w	r2, r2, #10
 8001a72:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	2201      	movs	r2, #1
 8001a78:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	4a38      	ldr	r2, [pc, #224]	; (8001b64 <HAL_DMA_IRQHandler+0x1f0>)
 8001a82:	4293      	cmp	r3, r2
 8001a84:	d029      	beq.n	8001ada <HAL_DMA_IRQHandler+0x166>
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	4a37      	ldr	r2, [pc, #220]	; (8001b68 <HAL_DMA_IRQHandler+0x1f4>)
 8001a8c:	4293      	cmp	r3, r2
 8001a8e:	d022      	beq.n	8001ad6 <HAL_DMA_IRQHandler+0x162>
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	4a35      	ldr	r2, [pc, #212]	; (8001b6c <HAL_DMA_IRQHandler+0x1f8>)
 8001a96:	4293      	cmp	r3, r2
 8001a98:	d01a      	beq.n	8001ad0 <HAL_DMA_IRQHandler+0x15c>
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	4a34      	ldr	r2, [pc, #208]	; (8001b70 <HAL_DMA_IRQHandler+0x1fc>)
 8001aa0:	4293      	cmp	r3, r2
 8001aa2:	d012      	beq.n	8001aca <HAL_DMA_IRQHandler+0x156>
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	4a32      	ldr	r2, [pc, #200]	; (8001b74 <HAL_DMA_IRQHandler+0x200>)
 8001aaa:	4293      	cmp	r3, r2
 8001aac:	d00a      	beq.n	8001ac4 <HAL_DMA_IRQHandler+0x150>
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	4a31      	ldr	r2, [pc, #196]	; (8001b78 <HAL_DMA_IRQHandler+0x204>)
 8001ab4:	4293      	cmp	r3, r2
 8001ab6:	d102      	bne.n	8001abe <HAL_DMA_IRQHandler+0x14a>
 8001ab8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001abc:	e00e      	b.n	8001adc <HAL_DMA_IRQHandler+0x168>
 8001abe:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001ac2:	e00b      	b.n	8001adc <HAL_DMA_IRQHandler+0x168>
 8001ac4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001ac8:	e008      	b.n	8001adc <HAL_DMA_IRQHandler+0x168>
 8001aca:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001ace:	e005      	b.n	8001adc <HAL_DMA_IRQHandler+0x168>
 8001ad0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001ad4:	e002      	b.n	8001adc <HAL_DMA_IRQHandler+0x168>
 8001ad6:	2320      	movs	r3, #32
 8001ad8:	e000      	b.n	8001adc <HAL_DMA_IRQHandler+0x168>
 8001ada:	2302      	movs	r3, #2
 8001adc:	4a27      	ldr	r2, [pc, #156]	; (8001b7c <HAL_DMA_IRQHandler+0x208>)
 8001ade:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d034      	beq.n	8001b5a <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001af4:	6878      	ldr	r0, [r7, #4]
 8001af6:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8001af8:	e02f      	b.n	8001b5a <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001afe:	2208      	movs	r2, #8
 8001b00:	409a      	lsls	r2, r3
 8001b02:	68fb      	ldr	r3, [r7, #12]
 8001b04:	4013      	ands	r3, r2
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d028      	beq.n	8001b5c <HAL_DMA_IRQHandler+0x1e8>
 8001b0a:	68bb      	ldr	r3, [r7, #8]
 8001b0c:	f003 0308 	and.w	r3, r3, #8
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d023      	beq.n	8001b5c <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	681a      	ldr	r2, [r3, #0]
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	f022 020e 	bic.w	r2, r2, #14
 8001b22:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001b2c:	2101      	movs	r1, #1
 8001b2e:	fa01 f202 	lsl.w	r2, r1, r2
 8001b32:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	2201      	movs	r2, #1
 8001b38:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	2201      	movs	r2, #1
 8001b3e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	2200      	movs	r2, #0
 8001b46:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d004      	beq.n	8001b5c <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b56:	6878      	ldr	r0, [r7, #4]
 8001b58:	4798      	blx	r3
    }
  }
  return;
 8001b5a:	bf00      	nop
 8001b5c:	bf00      	nop
}
 8001b5e:	3710      	adds	r7, #16
 8001b60:	46bd      	mov	sp, r7
 8001b62:	bd80      	pop	{r7, pc}
 8001b64:	40020008 	.word	0x40020008
 8001b68:	4002001c 	.word	0x4002001c
 8001b6c:	40020030 	.word	0x40020030
 8001b70:	40020044 	.word	0x40020044
 8001b74:	40020058 	.word	0x40020058
 8001b78:	4002006c 	.word	0x4002006c
 8001b7c:	40020000 	.word	0x40020000

08001b80 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001b80:	b480      	push	{r7}
 8001b82:	b085      	sub	sp, #20
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	60f8      	str	r0, [r7, #12]
 8001b88:	60b9      	str	r1, [r7, #8]
 8001b8a:	607a      	str	r2, [r7, #4]
 8001b8c:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001b8e:	68fb      	ldr	r3, [r7, #12]
 8001b90:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001b96:	2101      	movs	r1, #1
 8001b98:	fa01 f202 	lsl.w	r2, r1, r2
 8001b9c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001b9e:	68fb      	ldr	r3, [r7, #12]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	683a      	ldr	r2, [r7, #0]
 8001ba4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001ba6:	68fb      	ldr	r3, [r7, #12]
 8001ba8:	685b      	ldr	r3, [r3, #4]
 8001baa:	2b10      	cmp	r3, #16
 8001bac:	d108      	bne.n	8001bc0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	687a      	ldr	r2, [r7, #4]
 8001bb4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001bb6:	68fb      	ldr	r3, [r7, #12]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	68ba      	ldr	r2, [r7, #8]
 8001bbc:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001bbe:	e007      	b.n	8001bd0 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	68ba      	ldr	r2, [r7, #8]
 8001bc6:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001bc8:	68fb      	ldr	r3, [r7, #12]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	687a      	ldr	r2, [r7, #4]
 8001bce:	60da      	str	r2, [r3, #12]
}
 8001bd0:	bf00      	nop
 8001bd2:	3714      	adds	r7, #20
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	bc80      	pop	{r7}
 8001bd8:	4770      	bx	lr
	...

08001bdc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001bdc:	b480      	push	{r7}
 8001bde:	b08b      	sub	sp, #44	; 0x2c
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	6078      	str	r0, [r7, #4]
 8001be4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001be6:	2300      	movs	r3, #0
 8001be8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001bea:	2300      	movs	r3, #0
 8001bec:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001bee:	e169      	b.n	8001ec4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001bf0:	2201      	movs	r2, #1
 8001bf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bf4:	fa02 f303 	lsl.w	r3, r2, r3
 8001bf8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001bfa:	683b      	ldr	r3, [r7, #0]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	69fa      	ldr	r2, [r7, #28]
 8001c00:	4013      	ands	r3, r2
 8001c02:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001c04:	69ba      	ldr	r2, [r7, #24]
 8001c06:	69fb      	ldr	r3, [r7, #28]
 8001c08:	429a      	cmp	r2, r3
 8001c0a:	f040 8158 	bne.w	8001ebe <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001c0e:	683b      	ldr	r3, [r7, #0]
 8001c10:	685b      	ldr	r3, [r3, #4]
 8001c12:	4a9a      	ldr	r2, [pc, #616]	; (8001e7c <HAL_GPIO_Init+0x2a0>)
 8001c14:	4293      	cmp	r3, r2
 8001c16:	d05e      	beq.n	8001cd6 <HAL_GPIO_Init+0xfa>
 8001c18:	4a98      	ldr	r2, [pc, #608]	; (8001e7c <HAL_GPIO_Init+0x2a0>)
 8001c1a:	4293      	cmp	r3, r2
 8001c1c:	d875      	bhi.n	8001d0a <HAL_GPIO_Init+0x12e>
 8001c1e:	4a98      	ldr	r2, [pc, #608]	; (8001e80 <HAL_GPIO_Init+0x2a4>)
 8001c20:	4293      	cmp	r3, r2
 8001c22:	d058      	beq.n	8001cd6 <HAL_GPIO_Init+0xfa>
 8001c24:	4a96      	ldr	r2, [pc, #600]	; (8001e80 <HAL_GPIO_Init+0x2a4>)
 8001c26:	4293      	cmp	r3, r2
 8001c28:	d86f      	bhi.n	8001d0a <HAL_GPIO_Init+0x12e>
 8001c2a:	4a96      	ldr	r2, [pc, #600]	; (8001e84 <HAL_GPIO_Init+0x2a8>)
 8001c2c:	4293      	cmp	r3, r2
 8001c2e:	d052      	beq.n	8001cd6 <HAL_GPIO_Init+0xfa>
 8001c30:	4a94      	ldr	r2, [pc, #592]	; (8001e84 <HAL_GPIO_Init+0x2a8>)
 8001c32:	4293      	cmp	r3, r2
 8001c34:	d869      	bhi.n	8001d0a <HAL_GPIO_Init+0x12e>
 8001c36:	4a94      	ldr	r2, [pc, #592]	; (8001e88 <HAL_GPIO_Init+0x2ac>)
 8001c38:	4293      	cmp	r3, r2
 8001c3a:	d04c      	beq.n	8001cd6 <HAL_GPIO_Init+0xfa>
 8001c3c:	4a92      	ldr	r2, [pc, #584]	; (8001e88 <HAL_GPIO_Init+0x2ac>)
 8001c3e:	4293      	cmp	r3, r2
 8001c40:	d863      	bhi.n	8001d0a <HAL_GPIO_Init+0x12e>
 8001c42:	4a92      	ldr	r2, [pc, #584]	; (8001e8c <HAL_GPIO_Init+0x2b0>)
 8001c44:	4293      	cmp	r3, r2
 8001c46:	d046      	beq.n	8001cd6 <HAL_GPIO_Init+0xfa>
 8001c48:	4a90      	ldr	r2, [pc, #576]	; (8001e8c <HAL_GPIO_Init+0x2b0>)
 8001c4a:	4293      	cmp	r3, r2
 8001c4c:	d85d      	bhi.n	8001d0a <HAL_GPIO_Init+0x12e>
 8001c4e:	2b12      	cmp	r3, #18
 8001c50:	d82a      	bhi.n	8001ca8 <HAL_GPIO_Init+0xcc>
 8001c52:	2b12      	cmp	r3, #18
 8001c54:	d859      	bhi.n	8001d0a <HAL_GPIO_Init+0x12e>
 8001c56:	a201      	add	r2, pc, #4	; (adr r2, 8001c5c <HAL_GPIO_Init+0x80>)
 8001c58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c5c:	08001cd7 	.word	0x08001cd7
 8001c60:	08001cb1 	.word	0x08001cb1
 8001c64:	08001cc3 	.word	0x08001cc3
 8001c68:	08001d05 	.word	0x08001d05
 8001c6c:	08001d0b 	.word	0x08001d0b
 8001c70:	08001d0b 	.word	0x08001d0b
 8001c74:	08001d0b 	.word	0x08001d0b
 8001c78:	08001d0b 	.word	0x08001d0b
 8001c7c:	08001d0b 	.word	0x08001d0b
 8001c80:	08001d0b 	.word	0x08001d0b
 8001c84:	08001d0b 	.word	0x08001d0b
 8001c88:	08001d0b 	.word	0x08001d0b
 8001c8c:	08001d0b 	.word	0x08001d0b
 8001c90:	08001d0b 	.word	0x08001d0b
 8001c94:	08001d0b 	.word	0x08001d0b
 8001c98:	08001d0b 	.word	0x08001d0b
 8001c9c:	08001d0b 	.word	0x08001d0b
 8001ca0:	08001cb9 	.word	0x08001cb9
 8001ca4:	08001ccd 	.word	0x08001ccd
 8001ca8:	4a79      	ldr	r2, [pc, #484]	; (8001e90 <HAL_GPIO_Init+0x2b4>)
 8001caa:	4293      	cmp	r3, r2
 8001cac:	d013      	beq.n	8001cd6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001cae:	e02c      	b.n	8001d0a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001cb0:	683b      	ldr	r3, [r7, #0]
 8001cb2:	68db      	ldr	r3, [r3, #12]
 8001cb4:	623b      	str	r3, [r7, #32]
          break;
 8001cb6:	e029      	b.n	8001d0c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001cb8:	683b      	ldr	r3, [r7, #0]
 8001cba:	68db      	ldr	r3, [r3, #12]
 8001cbc:	3304      	adds	r3, #4
 8001cbe:	623b      	str	r3, [r7, #32]
          break;
 8001cc0:	e024      	b.n	8001d0c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001cc2:	683b      	ldr	r3, [r7, #0]
 8001cc4:	68db      	ldr	r3, [r3, #12]
 8001cc6:	3308      	adds	r3, #8
 8001cc8:	623b      	str	r3, [r7, #32]
          break;
 8001cca:	e01f      	b.n	8001d0c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001ccc:	683b      	ldr	r3, [r7, #0]
 8001cce:	68db      	ldr	r3, [r3, #12]
 8001cd0:	330c      	adds	r3, #12
 8001cd2:	623b      	str	r3, [r7, #32]
          break;
 8001cd4:	e01a      	b.n	8001d0c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001cd6:	683b      	ldr	r3, [r7, #0]
 8001cd8:	689b      	ldr	r3, [r3, #8]
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d102      	bne.n	8001ce4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001cde:	2304      	movs	r3, #4
 8001ce0:	623b      	str	r3, [r7, #32]
          break;
 8001ce2:	e013      	b.n	8001d0c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001ce4:	683b      	ldr	r3, [r7, #0]
 8001ce6:	689b      	ldr	r3, [r3, #8]
 8001ce8:	2b01      	cmp	r3, #1
 8001cea:	d105      	bne.n	8001cf8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001cec:	2308      	movs	r3, #8
 8001cee:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	69fa      	ldr	r2, [r7, #28]
 8001cf4:	611a      	str	r2, [r3, #16]
          break;
 8001cf6:	e009      	b.n	8001d0c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001cf8:	2308      	movs	r3, #8
 8001cfa:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	69fa      	ldr	r2, [r7, #28]
 8001d00:	615a      	str	r2, [r3, #20]
          break;
 8001d02:	e003      	b.n	8001d0c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001d04:	2300      	movs	r3, #0
 8001d06:	623b      	str	r3, [r7, #32]
          break;
 8001d08:	e000      	b.n	8001d0c <HAL_GPIO_Init+0x130>
          break;
 8001d0a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001d0c:	69bb      	ldr	r3, [r7, #24]
 8001d0e:	2bff      	cmp	r3, #255	; 0xff
 8001d10:	d801      	bhi.n	8001d16 <HAL_GPIO_Init+0x13a>
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	e001      	b.n	8001d1a <HAL_GPIO_Init+0x13e>
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	3304      	adds	r3, #4
 8001d1a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001d1c:	69bb      	ldr	r3, [r7, #24]
 8001d1e:	2bff      	cmp	r3, #255	; 0xff
 8001d20:	d802      	bhi.n	8001d28 <HAL_GPIO_Init+0x14c>
 8001d22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d24:	009b      	lsls	r3, r3, #2
 8001d26:	e002      	b.n	8001d2e <HAL_GPIO_Init+0x152>
 8001d28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d2a:	3b08      	subs	r3, #8
 8001d2c:	009b      	lsls	r3, r3, #2
 8001d2e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001d30:	697b      	ldr	r3, [r7, #20]
 8001d32:	681a      	ldr	r2, [r3, #0]
 8001d34:	210f      	movs	r1, #15
 8001d36:	693b      	ldr	r3, [r7, #16]
 8001d38:	fa01 f303 	lsl.w	r3, r1, r3
 8001d3c:	43db      	mvns	r3, r3
 8001d3e:	401a      	ands	r2, r3
 8001d40:	6a39      	ldr	r1, [r7, #32]
 8001d42:	693b      	ldr	r3, [r7, #16]
 8001d44:	fa01 f303 	lsl.w	r3, r1, r3
 8001d48:	431a      	orrs	r2, r3
 8001d4a:	697b      	ldr	r3, [r7, #20]
 8001d4c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001d4e:	683b      	ldr	r3, [r7, #0]
 8001d50:	685b      	ldr	r3, [r3, #4]
 8001d52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	f000 80b1 	beq.w	8001ebe <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001d5c:	4b4d      	ldr	r3, [pc, #308]	; (8001e94 <HAL_GPIO_Init+0x2b8>)
 8001d5e:	699b      	ldr	r3, [r3, #24]
 8001d60:	4a4c      	ldr	r2, [pc, #304]	; (8001e94 <HAL_GPIO_Init+0x2b8>)
 8001d62:	f043 0301 	orr.w	r3, r3, #1
 8001d66:	6193      	str	r3, [r2, #24]
 8001d68:	4b4a      	ldr	r3, [pc, #296]	; (8001e94 <HAL_GPIO_Init+0x2b8>)
 8001d6a:	699b      	ldr	r3, [r3, #24]
 8001d6c:	f003 0301 	and.w	r3, r3, #1
 8001d70:	60bb      	str	r3, [r7, #8]
 8001d72:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001d74:	4a48      	ldr	r2, [pc, #288]	; (8001e98 <HAL_GPIO_Init+0x2bc>)
 8001d76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d78:	089b      	lsrs	r3, r3, #2
 8001d7a:	3302      	adds	r3, #2
 8001d7c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d80:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001d82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d84:	f003 0303 	and.w	r3, r3, #3
 8001d88:	009b      	lsls	r3, r3, #2
 8001d8a:	220f      	movs	r2, #15
 8001d8c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d90:	43db      	mvns	r3, r3
 8001d92:	68fa      	ldr	r2, [r7, #12]
 8001d94:	4013      	ands	r3, r2
 8001d96:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	4a40      	ldr	r2, [pc, #256]	; (8001e9c <HAL_GPIO_Init+0x2c0>)
 8001d9c:	4293      	cmp	r3, r2
 8001d9e:	d013      	beq.n	8001dc8 <HAL_GPIO_Init+0x1ec>
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	4a3f      	ldr	r2, [pc, #252]	; (8001ea0 <HAL_GPIO_Init+0x2c4>)
 8001da4:	4293      	cmp	r3, r2
 8001da6:	d00d      	beq.n	8001dc4 <HAL_GPIO_Init+0x1e8>
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	4a3e      	ldr	r2, [pc, #248]	; (8001ea4 <HAL_GPIO_Init+0x2c8>)
 8001dac:	4293      	cmp	r3, r2
 8001dae:	d007      	beq.n	8001dc0 <HAL_GPIO_Init+0x1e4>
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	4a3d      	ldr	r2, [pc, #244]	; (8001ea8 <HAL_GPIO_Init+0x2cc>)
 8001db4:	4293      	cmp	r3, r2
 8001db6:	d101      	bne.n	8001dbc <HAL_GPIO_Init+0x1e0>
 8001db8:	2303      	movs	r3, #3
 8001dba:	e006      	b.n	8001dca <HAL_GPIO_Init+0x1ee>
 8001dbc:	2304      	movs	r3, #4
 8001dbe:	e004      	b.n	8001dca <HAL_GPIO_Init+0x1ee>
 8001dc0:	2302      	movs	r3, #2
 8001dc2:	e002      	b.n	8001dca <HAL_GPIO_Init+0x1ee>
 8001dc4:	2301      	movs	r3, #1
 8001dc6:	e000      	b.n	8001dca <HAL_GPIO_Init+0x1ee>
 8001dc8:	2300      	movs	r3, #0
 8001dca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001dcc:	f002 0203 	and.w	r2, r2, #3
 8001dd0:	0092      	lsls	r2, r2, #2
 8001dd2:	4093      	lsls	r3, r2
 8001dd4:	68fa      	ldr	r2, [r7, #12]
 8001dd6:	4313      	orrs	r3, r2
 8001dd8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001dda:	492f      	ldr	r1, [pc, #188]	; (8001e98 <HAL_GPIO_Init+0x2bc>)
 8001ddc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dde:	089b      	lsrs	r3, r3, #2
 8001de0:	3302      	adds	r3, #2
 8001de2:	68fa      	ldr	r2, [r7, #12]
 8001de4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001de8:	683b      	ldr	r3, [r7, #0]
 8001dea:	685b      	ldr	r3, [r3, #4]
 8001dec:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d006      	beq.n	8001e02 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001df4:	4b2d      	ldr	r3, [pc, #180]	; (8001eac <HAL_GPIO_Init+0x2d0>)
 8001df6:	689a      	ldr	r2, [r3, #8]
 8001df8:	492c      	ldr	r1, [pc, #176]	; (8001eac <HAL_GPIO_Init+0x2d0>)
 8001dfa:	69bb      	ldr	r3, [r7, #24]
 8001dfc:	4313      	orrs	r3, r2
 8001dfe:	608b      	str	r3, [r1, #8]
 8001e00:	e006      	b.n	8001e10 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001e02:	4b2a      	ldr	r3, [pc, #168]	; (8001eac <HAL_GPIO_Init+0x2d0>)
 8001e04:	689a      	ldr	r2, [r3, #8]
 8001e06:	69bb      	ldr	r3, [r7, #24]
 8001e08:	43db      	mvns	r3, r3
 8001e0a:	4928      	ldr	r1, [pc, #160]	; (8001eac <HAL_GPIO_Init+0x2d0>)
 8001e0c:	4013      	ands	r3, r2
 8001e0e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001e10:	683b      	ldr	r3, [r7, #0]
 8001e12:	685b      	ldr	r3, [r3, #4]
 8001e14:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d006      	beq.n	8001e2a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001e1c:	4b23      	ldr	r3, [pc, #140]	; (8001eac <HAL_GPIO_Init+0x2d0>)
 8001e1e:	68da      	ldr	r2, [r3, #12]
 8001e20:	4922      	ldr	r1, [pc, #136]	; (8001eac <HAL_GPIO_Init+0x2d0>)
 8001e22:	69bb      	ldr	r3, [r7, #24]
 8001e24:	4313      	orrs	r3, r2
 8001e26:	60cb      	str	r3, [r1, #12]
 8001e28:	e006      	b.n	8001e38 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001e2a:	4b20      	ldr	r3, [pc, #128]	; (8001eac <HAL_GPIO_Init+0x2d0>)
 8001e2c:	68da      	ldr	r2, [r3, #12]
 8001e2e:	69bb      	ldr	r3, [r7, #24]
 8001e30:	43db      	mvns	r3, r3
 8001e32:	491e      	ldr	r1, [pc, #120]	; (8001eac <HAL_GPIO_Init+0x2d0>)
 8001e34:	4013      	ands	r3, r2
 8001e36:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001e38:	683b      	ldr	r3, [r7, #0]
 8001e3a:	685b      	ldr	r3, [r3, #4]
 8001e3c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d006      	beq.n	8001e52 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001e44:	4b19      	ldr	r3, [pc, #100]	; (8001eac <HAL_GPIO_Init+0x2d0>)
 8001e46:	685a      	ldr	r2, [r3, #4]
 8001e48:	4918      	ldr	r1, [pc, #96]	; (8001eac <HAL_GPIO_Init+0x2d0>)
 8001e4a:	69bb      	ldr	r3, [r7, #24]
 8001e4c:	4313      	orrs	r3, r2
 8001e4e:	604b      	str	r3, [r1, #4]
 8001e50:	e006      	b.n	8001e60 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001e52:	4b16      	ldr	r3, [pc, #88]	; (8001eac <HAL_GPIO_Init+0x2d0>)
 8001e54:	685a      	ldr	r2, [r3, #4]
 8001e56:	69bb      	ldr	r3, [r7, #24]
 8001e58:	43db      	mvns	r3, r3
 8001e5a:	4914      	ldr	r1, [pc, #80]	; (8001eac <HAL_GPIO_Init+0x2d0>)
 8001e5c:	4013      	ands	r3, r2
 8001e5e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001e60:	683b      	ldr	r3, [r7, #0]
 8001e62:	685b      	ldr	r3, [r3, #4]
 8001e64:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d021      	beq.n	8001eb0 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001e6c:	4b0f      	ldr	r3, [pc, #60]	; (8001eac <HAL_GPIO_Init+0x2d0>)
 8001e6e:	681a      	ldr	r2, [r3, #0]
 8001e70:	490e      	ldr	r1, [pc, #56]	; (8001eac <HAL_GPIO_Init+0x2d0>)
 8001e72:	69bb      	ldr	r3, [r7, #24]
 8001e74:	4313      	orrs	r3, r2
 8001e76:	600b      	str	r3, [r1, #0]
 8001e78:	e021      	b.n	8001ebe <HAL_GPIO_Init+0x2e2>
 8001e7a:	bf00      	nop
 8001e7c:	10320000 	.word	0x10320000
 8001e80:	10310000 	.word	0x10310000
 8001e84:	10220000 	.word	0x10220000
 8001e88:	10210000 	.word	0x10210000
 8001e8c:	10120000 	.word	0x10120000
 8001e90:	10110000 	.word	0x10110000
 8001e94:	40021000 	.word	0x40021000
 8001e98:	40010000 	.word	0x40010000
 8001e9c:	40010800 	.word	0x40010800
 8001ea0:	40010c00 	.word	0x40010c00
 8001ea4:	40011000 	.word	0x40011000
 8001ea8:	40011400 	.word	0x40011400
 8001eac:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001eb0:	4b0b      	ldr	r3, [pc, #44]	; (8001ee0 <HAL_GPIO_Init+0x304>)
 8001eb2:	681a      	ldr	r2, [r3, #0]
 8001eb4:	69bb      	ldr	r3, [r7, #24]
 8001eb6:	43db      	mvns	r3, r3
 8001eb8:	4909      	ldr	r1, [pc, #36]	; (8001ee0 <HAL_GPIO_Init+0x304>)
 8001eba:	4013      	ands	r3, r2
 8001ebc:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001ebe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ec0:	3301      	adds	r3, #1
 8001ec2:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001ec4:	683b      	ldr	r3, [r7, #0]
 8001ec6:	681a      	ldr	r2, [r3, #0]
 8001ec8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001eca:	fa22 f303 	lsr.w	r3, r2, r3
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	f47f ae8e 	bne.w	8001bf0 <HAL_GPIO_Init+0x14>
  }
}
 8001ed4:	bf00      	nop
 8001ed6:	bf00      	nop
 8001ed8:	372c      	adds	r7, #44	; 0x2c
 8001eda:	46bd      	mov	sp, r7
 8001edc:	bc80      	pop	{r7}
 8001ede:	4770      	bx	lr
 8001ee0:	40010400 	.word	0x40010400

08001ee4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001ee4:	b480      	push	{r7}
 8001ee6:	b083      	sub	sp, #12
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	6078      	str	r0, [r7, #4]
 8001eec:	460b      	mov	r3, r1
 8001eee:	807b      	strh	r3, [r7, #2]
 8001ef0:	4613      	mov	r3, r2
 8001ef2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001ef4:	787b      	ldrb	r3, [r7, #1]
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d003      	beq.n	8001f02 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001efa:	887a      	ldrh	r2, [r7, #2]
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001f00:	e003      	b.n	8001f0a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001f02:	887b      	ldrh	r3, [r7, #2]
 8001f04:	041a      	lsls	r2, r3, #16
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	611a      	str	r2, [r3, #16]
}
 8001f0a:	bf00      	nop
 8001f0c:	370c      	adds	r7, #12
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	bc80      	pop	{r7}
 8001f12:	4770      	bx	lr

08001f14 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	b086      	sub	sp, #24
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d101      	bne.n	8001f26 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001f22:	2301      	movs	r3, #1
 8001f24:	e272      	b.n	800240c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	f003 0301 	and.w	r3, r3, #1
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	f000 8087 	beq.w	8002042 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001f34:	4b92      	ldr	r3, [pc, #584]	; (8002180 <HAL_RCC_OscConfig+0x26c>)
 8001f36:	685b      	ldr	r3, [r3, #4]
 8001f38:	f003 030c 	and.w	r3, r3, #12
 8001f3c:	2b04      	cmp	r3, #4
 8001f3e:	d00c      	beq.n	8001f5a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001f40:	4b8f      	ldr	r3, [pc, #572]	; (8002180 <HAL_RCC_OscConfig+0x26c>)
 8001f42:	685b      	ldr	r3, [r3, #4]
 8001f44:	f003 030c 	and.w	r3, r3, #12
 8001f48:	2b08      	cmp	r3, #8
 8001f4a:	d112      	bne.n	8001f72 <HAL_RCC_OscConfig+0x5e>
 8001f4c:	4b8c      	ldr	r3, [pc, #560]	; (8002180 <HAL_RCC_OscConfig+0x26c>)
 8001f4e:	685b      	ldr	r3, [r3, #4]
 8001f50:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f54:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f58:	d10b      	bne.n	8001f72 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f5a:	4b89      	ldr	r3, [pc, #548]	; (8002180 <HAL_RCC_OscConfig+0x26c>)
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d06c      	beq.n	8002040 <HAL_RCC_OscConfig+0x12c>
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	685b      	ldr	r3, [r3, #4]
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d168      	bne.n	8002040 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001f6e:	2301      	movs	r3, #1
 8001f70:	e24c      	b.n	800240c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	685b      	ldr	r3, [r3, #4]
 8001f76:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f7a:	d106      	bne.n	8001f8a <HAL_RCC_OscConfig+0x76>
 8001f7c:	4b80      	ldr	r3, [pc, #512]	; (8002180 <HAL_RCC_OscConfig+0x26c>)
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	4a7f      	ldr	r2, [pc, #508]	; (8002180 <HAL_RCC_OscConfig+0x26c>)
 8001f82:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f86:	6013      	str	r3, [r2, #0]
 8001f88:	e02e      	b.n	8001fe8 <HAL_RCC_OscConfig+0xd4>
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	685b      	ldr	r3, [r3, #4]
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d10c      	bne.n	8001fac <HAL_RCC_OscConfig+0x98>
 8001f92:	4b7b      	ldr	r3, [pc, #492]	; (8002180 <HAL_RCC_OscConfig+0x26c>)
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	4a7a      	ldr	r2, [pc, #488]	; (8002180 <HAL_RCC_OscConfig+0x26c>)
 8001f98:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001f9c:	6013      	str	r3, [r2, #0]
 8001f9e:	4b78      	ldr	r3, [pc, #480]	; (8002180 <HAL_RCC_OscConfig+0x26c>)
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	4a77      	ldr	r2, [pc, #476]	; (8002180 <HAL_RCC_OscConfig+0x26c>)
 8001fa4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001fa8:	6013      	str	r3, [r2, #0]
 8001faa:	e01d      	b.n	8001fe8 <HAL_RCC_OscConfig+0xd4>
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	685b      	ldr	r3, [r3, #4]
 8001fb0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001fb4:	d10c      	bne.n	8001fd0 <HAL_RCC_OscConfig+0xbc>
 8001fb6:	4b72      	ldr	r3, [pc, #456]	; (8002180 <HAL_RCC_OscConfig+0x26c>)
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	4a71      	ldr	r2, [pc, #452]	; (8002180 <HAL_RCC_OscConfig+0x26c>)
 8001fbc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001fc0:	6013      	str	r3, [r2, #0]
 8001fc2:	4b6f      	ldr	r3, [pc, #444]	; (8002180 <HAL_RCC_OscConfig+0x26c>)
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	4a6e      	ldr	r2, [pc, #440]	; (8002180 <HAL_RCC_OscConfig+0x26c>)
 8001fc8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001fcc:	6013      	str	r3, [r2, #0]
 8001fce:	e00b      	b.n	8001fe8 <HAL_RCC_OscConfig+0xd4>
 8001fd0:	4b6b      	ldr	r3, [pc, #428]	; (8002180 <HAL_RCC_OscConfig+0x26c>)
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	4a6a      	ldr	r2, [pc, #424]	; (8002180 <HAL_RCC_OscConfig+0x26c>)
 8001fd6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001fda:	6013      	str	r3, [r2, #0]
 8001fdc:	4b68      	ldr	r3, [pc, #416]	; (8002180 <HAL_RCC_OscConfig+0x26c>)
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	4a67      	ldr	r2, [pc, #412]	; (8002180 <HAL_RCC_OscConfig+0x26c>)
 8001fe2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001fe6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	685b      	ldr	r3, [r3, #4]
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d013      	beq.n	8002018 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ff0:	f7ff fa3a 	bl	8001468 <HAL_GetTick>
 8001ff4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ff6:	e008      	b.n	800200a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ff8:	f7ff fa36 	bl	8001468 <HAL_GetTick>
 8001ffc:	4602      	mov	r2, r0
 8001ffe:	693b      	ldr	r3, [r7, #16]
 8002000:	1ad3      	subs	r3, r2, r3
 8002002:	2b64      	cmp	r3, #100	; 0x64
 8002004:	d901      	bls.n	800200a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002006:	2303      	movs	r3, #3
 8002008:	e200      	b.n	800240c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800200a:	4b5d      	ldr	r3, [pc, #372]	; (8002180 <HAL_RCC_OscConfig+0x26c>)
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002012:	2b00      	cmp	r3, #0
 8002014:	d0f0      	beq.n	8001ff8 <HAL_RCC_OscConfig+0xe4>
 8002016:	e014      	b.n	8002042 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002018:	f7ff fa26 	bl	8001468 <HAL_GetTick>
 800201c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800201e:	e008      	b.n	8002032 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002020:	f7ff fa22 	bl	8001468 <HAL_GetTick>
 8002024:	4602      	mov	r2, r0
 8002026:	693b      	ldr	r3, [r7, #16]
 8002028:	1ad3      	subs	r3, r2, r3
 800202a:	2b64      	cmp	r3, #100	; 0x64
 800202c:	d901      	bls.n	8002032 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800202e:	2303      	movs	r3, #3
 8002030:	e1ec      	b.n	800240c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002032:	4b53      	ldr	r3, [pc, #332]	; (8002180 <HAL_RCC_OscConfig+0x26c>)
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800203a:	2b00      	cmp	r3, #0
 800203c:	d1f0      	bne.n	8002020 <HAL_RCC_OscConfig+0x10c>
 800203e:	e000      	b.n	8002042 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002040:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	f003 0302 	and.w	r3, r3, #2
 800204a:	2b00      	cmp	r3, #0
 800204c:	d063      	beq.n	8002116 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800204e:	4b4c      	ldr	r3, [pc, #304]	; (8002180 <HAL_RCC_OscConfig+0x26c>)
 8002050:	685b      	ldr	r3, [r3, #4]
 8002052:	f003 030c 	and.w	r3, r3, #12
 8002056:	2b00      	cmp	r3, #0
 8002058:	d00b      	beq.n	8002072 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800205a:	4b49      	ldr	r3, [pc, #292]	; (8002180 <HAL_RCC_OscConfig+0x26c>)
 800205c:	685b      	ldr	r3, [r3, #4]
 800205e:	f003 030c 	and.w	r3, r3, #12
 8002062:	2b08      	cmp	r3, #8
 8002064:	d11c      	bne.n	80020a0 <HAL_RCC_OscConfig+0x18c>
 8002066:	4b46      	ldr	r3, [pc, #280]	; (8002180 <HAL_RCC_OscConfig+0x26c>)
 8002068:	685b      	ldr	r3, [r3, #4]
 800206a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800206e:	2b00      	cmp	r3, #0
 8002070:	d116      	bne.n	80020a0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002072:	4b43      	ldr	r3, [pc, #268]	; (8002180 <HAL_RCC_OscConfig+0x26c>)
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	f003 0302 	and.w	r3, r3, #2
 800207a:	2b00      	cmp	r3, #0
 800207c:	d005      	beq.n	800208a <HAL_RCC_OscConfig+0x176>
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	691b      	ldr	r3, [r3, #16]
 8002082:	2b01      	cmp	r3, #1
 8002084:	d001      	beq.n	800208a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002086:	2301      	movs	r3, #1
 8002088:	e1c0      	b.n	800240c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800208a:	4b3d      	ldr	r3, [pc, #244]	; (8002180 <HAL_RCC_OscConfig+0x26c>)
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	695b      	ldr	r3, [r3, #20]
 8002096:	00db      	lsls	r3, r3, #3
 8002098:	4939      	ldr	r1, [pc, #228]	; (8002180 <HAL_RCC_OscConfig+0x26c>)
 800209a:	4313      	orrs	r3, r2
 800209c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800209e:	e03a      	b.n	8002116 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	691b      	ldr	r3, [r3, #16]
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d020      	beq.n	80020ea <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80020a8:	4b36      	ldr	r3, [pc, #216]	; (8002184 <HAL_RCC_OscConfig+0x270>)
 80020aa:	2201      	movs	r2, #1
 80020ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020ae:	f7ff f9db 	bl	8001468 <HAL_GetTick>
 80020b2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020b4:	e008      	b.n	80020c8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80020b6:	f7ff f9d7 	bl	8001468 <HAL_GetTick>
 80020ba:	4602      	mov	r2, r0
 80020bc:	693b      	ldr	r3, [r7, #16]
 80020be:	1ad3      	subs	r3, r2, r3
 80020c0:	2b02      	cmp	r3, #2
 80020c2:	d901      	bls.n	80020c8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80020c4:	2303      	movs	r3, #3
 80020c6:	e1a1      	b.n	800240c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020c8:	4b2d      	ldr	r3, [pc, #180]	; (8002180 <HAL_RCC_OscConfig+0x26c>)
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	f003 0302 	and.w	r3, r3, #2
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d0f0      	beq.n	80020b6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80020d4:	4b2a      	ldr	r3, [pc, #168]	; (8002180 <HAL_RCC_OscConfig+0x26c>)
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	695b      	ldr	r3, [r3, #20]
 80020e0:	00db      	lsls	r3, r3, #3
 80020e2:	4927      	ldr	r1, [pc, #156]	; (8002180 <HAL_RCC_OscConfig+0x26c>)
 80020e4:	4313      	orrs	r3, r2
 80020e6:	600b      	str	r3, [r1, #0]
 80020e8:	e015      	b.n	8002116 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80020ea:	4b26      	ldr	r3, [pc, #152]	; (8002184 <HAL_RCC_OscConfig+0x270>)
 80020ec:	2200      	movs	r2, #0
 80020ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020f0:	f7ff f9ba 	bl	8001468 <HAL_GetTick>
 80020f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80020f6:	e008      	b.n	800210a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80020f8:	f7ff f9b6 	bl	8001468 <HAL_GetTick>
 80020fc:	4602      	mov	r2, r0
 80020fe:	693b      	ldr	r3, [r7, #16]
 8002100:	1ad3      	subs	r3, r2, r3
 8002102:	2b02      	cmp	r3, #2
 8002104:	d901      	bls.n	800210a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002106:	2303      	movs	r3, #3
 8002108:	e180      	b.n	800240c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800210a:	4b1d      	ldr	r3, [pc, #116]	; (8002180 <HAL_RCC_OscConfig+0x26c>)
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	f003 0302 	and.w	r3, r3, #2
 8002112:	2b00      	cmp	r3, #0
 8002114:	d1f0      	bne.n	80020f8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	f003 0308 	and.w	r3, r3, #8
 800211e:	2b00      	cmp	r3, #0
 8002120:	d03a      	beq.n	8002198 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	699b      	ldr	r3, [r3, #24]
 8002126:	2b00      	cmp	r3, #0
 8002128:	d019      	beq.n	800215e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800212a:	4b17      	ldr	r3, [pc, #92]	; (8002188 <HAL_RCC_OscConfig+0x274>)
 800212c:	2201      	movs	r2, #1
 800212e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002130:	f7ff f99a 	bl	8001468 <HAL_GetTick>
 8002134:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002136:	e008      	b.n	800214a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002138:	f7ff f996 	bl	8001468 <HAL_GetTick>
 800213c:	4602      	mov	r2, r0
 800213e:	693b      	ldr	r3, [r7, #16]
 8002140:	1ad3      	subs	r3, r2, r3
 8002142:	2b02      	cmp	r3, #2
 8002144:	d901      	bls.n	800214a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002146:	2303      	movs	r3, #3
 8002148:	e160      	b.n	800240c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800214a:	4b0d      	ldr	r3, [pc, #52]	; (8002180 <HAL_RCC_OscConfig+0x26c>)
 800214c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800214e:	f003 0302 	and.w	r3, r3, #2
 8002152:	2b00      	cmp	r3, #0
 8002154:	d0f0      	beq.n	8002138 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002156:	2001      	movs	r0, #1
 8002158:	f000 fb06 	bl	8002768 <RCC_Delay>
 800215c:	e01c      	b.n	8002198 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800215e:	4b0a      	ldr	r3, [pc, #40]	; (8002188 <HAL_RCC_OscConfig+0x274>)
 8002160:	2200      	movs	r2, #0
 8002162:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002164:	f7ff f980 	bl	8001468 <HAL_GetTick>
 8002168:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800216a:	e00f      	b.n	800218c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800216c:	f7ff f97c 	bl	8001468 <HAL_GetTick>
 8002170:	4602      	mov	r2, r0
 8002172:	693b      	ldr	r3, [r7, #16]
 8002174:	1ad3      	subs	r3, r2, r3
 8002176:	2b02      	cmp	r3, #2
 8002178:	d908      	bls.n	800218c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800217a:	2303      	movs	r3, #3
 800217c:	e146      	b.n	800240c <HAL_RCC_OscConfig+0x4f8>
 800217e:	bf00      	nop
 8002180:	40021000 	.word	0x40021000
 8002184:	42420000 	.word	0x42420000
 8002188:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800218c:	4b92      	ldr	r3, [pc, #584]	; (80023d8 <HAL_RCC_OscConfig+0x4c4>)
 800218e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002190:	f003 0302 	and.w	r3, r3, #2
 8002194:	2b00      	cmp	r3, #0
 8002196:	d1e9      	bne.n	800216c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	f003 0304 	and.w	r3, r3, #4
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	f000 80a6 	beq.w	80022f2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80021a6:	2300      	movs	r3, #0
 80021a8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80021aa:	4b8b      	ldr	r3, [pc, #556]	; (80023d8 <HAL_RCC_OscConfig+0x4c4>)
 80021ac:	69db      	ldr	r3, [r3, #28]
 80021ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d10d      	bne.n	80021d2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80021b6:	4b88      	ldr	r3, [pc, #544]	; (80023d8 <HAL_RCC_OscConfig+0x4c4>)
 80021b8:	69db      	ldr	r3, [r3, #28]
 80021ba:	4a87      	ldr	r2, [pc, #540]	; (80023d8 <HAL_RCC_OscConfig+0x4c4>)
 80021bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80021c0:	61d3      	str	r3, [r2, #28]
 80021c2:	4b85      	ldr	r3, [pc, #532]	; (80023d8 <HAL_RCC_OscConfig+0x4c4>)
 80021c4:	69db      	ldr	r3, [r3, #28]
 80021c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021ca:	60bb      	str	r3, [r7, #8]
 80021cc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80021ce:	2301      	movs	r3, #1
 80021d0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021d2:	4b82      	ldr	r3, [pc, #520]	; (80023dc <HAL_RCC_OscConfig+0x4c8>)
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d118      	bne.n	8002210 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80021de:	4b7f      	ldr	r3, [pc, #508]	; (80023dc <HAL_RCC_OscConfig+0x4c8>)
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	4a7e      	ldr	r2, [pc, #504]	; (80023dc <HAL_RCC_OscConfig+0x4c8>)
 80021e4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80021e8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80021ea:	f7ff f93d 	bl	8001468 <HAL_GetTick>
 80021ee:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021f0:	e008      	b.n	8002204 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80021f2:	f7ff f939 	bl	8001468 <HAL_GetTick>
 80021f6:	4602      	mov	r2, r0
 80021f8:	693b      	ldr	r3, [r7, #16]
 80021fa:	1ad3      	subs	r3, r2, r3
 80021fc:	2b64      	cmp	r3, #100	; 0x64
 80021fe:	d901      	bls.n	8002204 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002200:	2303      	movs	r3, #3
 8002202:	e103      	b.n	800240c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002204:	4b75      	ldr	r3, [pc, #468]	; (80023dc <HAL_RCC_OscConfig+0x4c8>)
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800220c:	2b00      	cmp	r3, #0
 800220e:	d0f0      	beq.n	80021f2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	68db      	ldr	r3, [r3, #12]
 8002214:	2b01      	cmp	r3, #1
 8002216:	d106      	bne.n	8002226 <HAL_RCC_OscConfig+0x312>
 8002218:	4b6f      	ldr	r3, [pc, #444]	; (80023d8 <HAL_RCC_OscConfig+0x4c4>)
 800221a:	6a1b      	ldr	r3, [r3, #32]
 800221c:	4a6e      	ldr	r2, [pc, #440]	; (80023d8 <HAL_RCC_OscConfig+0x4c4>)
 800221e:	f043 0301 	orr.w	r3, r3, #1
 8002222:	6213      	str	r3, [r2, #32]
 8002224:	e02d      	b.n	8002282 <HAL_RCC_OscConfig+0x36e>
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	68db      	ldr	r3, [r3, #12]
 800222a:	2b00      	cmp	r3, #0
 800222c:	d10c      	bne.n	8002248 <HAL_RCC_OscConfig+0x334>
 800222e:	4b6a      	ldr	r3, [pc, #424]	; (80023d8 <HAL_RCC_OscConfig+0x4c4>)
 8002230:	6a1b      	ldr	r3, [r3, #32]
 8002232:	4a69      	ldr	r2, [pc, #420]	; (80023d8 <HAL_RCC_OscConfig+0x4c4>)
 8002234:	f023 0301 	bic.w	r3, r3, #1
 8002238:	6213      	str	r3, [r2, #32]
 800223a:	4b67      	ldr	r3, [pc, #412]	; (80023d8 <HAL_RCC_OscConfig+0x4c4>)
 800223c:	6a1b      	ldr	r3, [r3, #32]
 800223e:	4a66      	ldr	r2, [pc, #408]	; (80023d8 <HAL_RCC_OscConfig+0x4c4>)
 8002240:	f023 0304 	bic.w	r3, r3, #4
 8002244:	6213      	str	r3, [r2, #32]
 8002246:	e01c      	b.n	8002282 <HAL_RCC_OscConfig+0x36e>
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	68db      	ldr	r3, [r3, #12]
 800224c:	2b05      	cmp	r3, #5
 800224e:	d10c      	bne.n	800226a <HAL_RCC_OscConfig+0x356>
 8002250:	4b61      	ldr	r3, [pc, #388]	; (80023d8 <HAL_RCC_OscConfig+0x4c4>)
 8002252:	6a1b      	ldr	r3, [r3, #32]
 8002254:	4a60      	ldr	r2, [pc, #384]	; (80023d8 <HAL_RCC_OscConfig+0x4c4>)
 8002256:	f043 0304 	orr.w	r3, r3, #4
 800225a:	6213      	str	r3, [r2, #32]
 800225c:	4b5e      	ldr	r3, [pc, #376]	; (80023d8 <HAL_RCC_OscConfig+0x4c4>)
 800225e:	6a1b      	ldr	r3, [r3, #32]
 8002260:	4a5d      	ldr	r2, [pc, #372]	; (80023d8 <HAL_RCC_OscConfig+0x4c4>)
 8002262:	f043 0301 	orr.w	r3, r3, #1
 8002266:	6213      	str	r3, [r2, #32]
 8002268:	e00b      	b.n	8002282 <HAL_RCC_OscConfig+0x36e>
 800226a:	4b5b      	ldr	r3, [pc, #364]	; (80023d8 <HAL_RCC_OscConfig+0x4c4>)
 800226c:	6a1b      	ldr	r3, [r3, #32]
 800226e:	4a5a      	ldr	r2, [pc, #360]	; (80023d8 <HAL_RCC_OscConfig+0x4c4>)
 8002270:	f023 0301 	bic.w	r3, r3, #1
 8002274:	6213      	str	r3, [r2, #32]
 8002276:	4b58      	ldr	r3, [pc, #352]	; (80023d8 <HAL_RCC_OscConfig+0x4c4>)
 8002278:	6a1b      	ldr	r3, [r3, #32]
 800227a:	4a57      	ldr	r2, [pc, #348]	; (80023d8 <HAL_RCC_OscConfig+0x4c4>)
 800227c:	f023 0304 	bic.w	r3, r3, #4
 8002280:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	68db      	ldr	r3, [r3, #12]
 8002286:	2b00      	cmp	r3, #0
 8002288:	d015      	beq.n	80022b6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800228a:	f7ff f8ed 	bl	8001468 <HAL_GetTick>
 800228e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002290:	e00a      	b.n	80022a8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002292:	f7ff f8e9 	bl	8001468 <HAL_GetTick>
 8002296:	4602      	mov	r2, r0
 8002298:	693b      	ldr	r3, [r7, #16]
 800229a:	1ad3      	subs	r3, r2, r3
 800229c:	f241 3288 	movw	r2, #5000	; 0x1388
 80022a0:	4293      	cmp	r3, r2
 80022a2:	d901      	bls.n	80022a8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80022a4:	2303      	movs	r3, #3
 80022a6:	e0b1      	b.n	800240c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80022a8:	4b4b      	ldr	r3, [pc, #300]	; (80023d8 <HAL_RCC_OscConfig+0x4c4>)
 80022aa:	6a1b      	ldr	r3, [r3, #32]
 80022ac:	f003 0302 	and.w	r3, r3, #2
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d0ee      	beq.n	8002292 <HAL_RCC_OscConfig+0x37e>
 80022b4:	e014      	b.n	80022e0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80022b6:	f7ff f8d7 	bl	8001468 <HAL_GetTick>
 80022ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80022bc:	e00a      	b.n	80022d4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80022be:	f7ff f8d3 	bl	8001468 <HAL_GetTick>
 80022c2:	4602      	mov	r2, r0
 80022c4:	693b      	ldr	r3, [r7, #16]
 80022c6:	1ad3      	subs	r3, r2, r3
 80022c8:	f241 3288 	movw	r2, #5000	; 0x1388
 80022cc:	4293      	cmp	r3, r2
 80022ce:	d901      	bls.n	80022d4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80022d0:	2303      	movs	r3, #3
 80022d2:	e09b      	b.n	800240c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80022d4:	4b40      	ldr	r3, [pc, #256]	; (80023d8 <HAL_RCC_OscConfig+0x4c4>)
 80022d6:	6a1b      	ldr	r3, [r3, #32]
 80022d8:	f003 0302 	and.w	r3, r3, #2
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d1ee      	bne.n	80022be <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80022e0:	7dfb      	ldrb	r3, [r7, #23]
 80022e2:	2b01      	cmp	r3, #1
 80022e4:	d105      	bne.n	80022f2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80022e6:	4b3c      	ldr	r3, [pc, #240]	; (80023d8 <HAL_RCC_OscConfig+0x4c4>)
 80022e8:	69db      	ldr	r3, [r3, #28]
 80022ea:	4a3b      	ldr	r2, [pc, #236]	; (80023d8 <HAL_RCC_OscConfig+0x4c4>)
 80022ec:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80022f0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	69db      	ldr	r3, [r3, #28]
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	f000 8087 	beq.w	800240a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80022fc:	4b36      	ldr	r3, [pc, #216]	; (80023d8 <HAL_RCC_OscConfig+0x4c4>)
 80022fe:	685b      	ldr	r3, [r3, #4]
 8002300:	f003 030c 	and.w	r3, r3, #12
 8002304:	2b08      	cmp	r3, #8
 8002306:	d061      	beq.n	80023cc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	69db      	ldr	r3, [r3, #28]
 800230c:	2b02      	cmp	r3, #2
 800230e:	d146      	bne.n	800239e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002310:	4b33      	ldr	r3, [pc, #204]	; (80023e0 <HAL_RCC_OscConfig+0x4cc>)
 8002312:	2200      	movs	r2, #0
 8002314:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002316:	f7ff f8a7 	bl	8001468 <HAL_GetTick>
 800231a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800231c:	e008      	b.n	8002330 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800231e:	f7ff f8a3 	bl	8001468 <HAL_GetTick>
 8002322:	4602      	mov	r2, r0
 8002324:	693b      	ldr	r3, [r7, #16]
 8002326:	1ad3      	subs	r3, r2, r3
 8002328:	2b02      	cmp	r3, #2
 800232a:	d901      	bls.n	8002330 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800232c:	2303      	movs	r3, #3
 800232e:	e06d      	b.n	800240c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002330:	4b29      	ldr	r3, [pc, #164]	; (80023d8 <HAL_RCC_OscConfig+0x4c4>)
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002338:	2b00      	cmp	r3, #0
 800233a:	d1f0      	bne.n	800231e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	6a1b      	ldr	r3, [r3, #32]
 8002340:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002344:	d108      	bne.n	8002358 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002346:	4b24      	ldr	r3, [pc, #144]	; (80023d8 <HAL_RCC_OscConfig+0x4c4>)
 8002348:	685b      	ldr	r3, [r3, #4]
 800234a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	689b      	ldr	r3, [r3, #8]
 8002352:	4921      	ldr	r1, [pc, #132]	; (80023d8 <HAL_RCC_OscConfig+0x4c4>)
 8002354:	4313      	orrs	r3, r2
 8002356:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002358:	4b1f      	ldr	r3, [pc, #124]	; (80023d8 <HAL_RCC_OscConfig+0x4c4>)
 800235a:	685b      	ldr	r3, [r3, #4]
 800235c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	6a19      	ldr	r1, [r3, #32]
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002368:	430b      	orrs	r3, r1
 800236a:	491b      	ldr	r1, [pc, #108]	; (80023d8 <HAL_RCC_OscConfig+0x4c4>)
 800236c:	4313      	orrs	r3, r2
 800236e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002370:	4b1b      	ldr	r3, [pc, #108]	; (80023e0 <HAL_RCC_OscConfig+0x4cc>)
 8002372:	2201      	movs	r2, #1
 8002374:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002376:	f7ff f877 	bl	8001468 <HAL_GetTick>
 800237a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800237c:	e008      	b.n	8002390 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800237e:	f7ff f873 	bl	8001468 <HAL_GetTick>
 8002382:	4602      	mov	r2, r0
 8002384:	693b      	ldr	r3, [r7, #16]
 8002386:	1ad3      	subs	r3, r2, r3
 8002388:	2b02      	cmp	r3, #2
 800238a:	d901      	bls.n	8002390 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800238c:	2303      	movs	r3, #3
 800238e:	e03d      	b.n	800240c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002390:	4b11      	ldr	r3, [pc, #68]	; (80023d8 <HAL_RCC_OscConfig+0x4c4>)
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002398:	2b00      	cmp	r3, #0
 800239a:	d0f0      	beq.n	800237e <HAL_RCC_OscConfig+0x46a>
 800239c:	e035      	b.n	800240a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800239e:	4b10      	ldr	r3, [pc, #64]	; (80023e0 <HAL_RCC_OscConfig+0x4cc>)
 80023a0:	2200      	movs	r2, #0
 80023a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023a4:	f7ff f860 	bl	8001468 <HAL_GetTick>
 80023a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80023aa:	e008      	b.n	80023be <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023ac:	f7ff f85c 	bl	8001468 <HAL_GetTick>
 80023b0:	4602      	mov	r2, r0
 80023b2:	693b      	ldr	r3, [r7, #16]
 80023b4:	1ad3      	subs	r3, r2, r3
 80023b6:	2b02      	cmp	r3, #2
 80023b8:	d901      	bls.n	80023be <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80023ba:	2303      	movs	r3, #3
 80023bc:	e026      	b.n	800240c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80023be:	4b06      	ldr	r3, [pc, #24]	; (80023d8 <HAL_RCC_OscConfig+0x4c4>)
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d1f0      	bne.n	80023ac <HAL_RCC_OscConfig+0x498>
 80023ca:	e01e      	b.n	800240a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	69db      	ldr	r3, [r3, #28]
 80023d0:	2b01      	cmp	r3, #1
 80023d2:	d107      	bne.n	80023e4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80023d4:	2301      	movs	r3, #1
 80023d6:	e019      	b.n	800240c <HAL_RCC_OscConfig+0x4f8>
 80023d8:	40021000 	.word	0x40021000
 80023dc:	40007000 	.word	0x40007000
 80023e0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80023e4:	4b0b      	ldr	r3, [pc, #44]	; (8002414 <HAL_RCC_OscConfig+0x500>)
 80023e6:	685b      	ldr	r3, [r3, #4]
 80023e8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	6a1b      	ldr	r3, [r3, #32]
 80023f4:	429a      	cmp	r2, r3
 80023f6:	d106      	bne.n	8002406 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002402:	429a      	cmp	r2, r3
 8002404:	d001      	beq.n	800240a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002406:	2301      	movs	r3, #1
 8002408:	e000      	b.n	800240c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800240a:	2300      	movs	r3, #0
}
 800240c:	4618      	mov	r0, r3
 800240e:	3718      	adds	r7, #24
 8002410:	46bd      	mov	sp, r7
 8002412:	bd80      	pop	{r7, pc}
 8002414:	40021000 	.word	0x40021000

08002418 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002418:	b580      	push	{r7, lr}
 800241a:	b084      	sub	sp, #16
 800241c:	af00      	add	r7, sp, #0
 800241e:	6078      	str	r0, [r7, #4]
 8002420:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	2b00      	cmp	r3, #0
 8002426:	d101      	bne.n	800242c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002428:	2301      	movs	r3, #1
 800242a:	e0d0      	b.n	80025ce <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800242c:	4b6a      	ldr	r3, [pc, #424]	; (80025d8 <HAL_RCC_ClockConfig+0x1c0>)
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	f003 0307 	and.w	r3, r3, #7
 8002434:	683a      	ldr	r2, [r7, #0]
 8002436:	429a      	cmp	r2, r3
 8002438:	d910      	bls.n	800245c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800243a:	4b67      	ldr	r3, [pc, #412]	; (80025d8 <HAL_RCC_ClockConfig+0x1c0>)
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	f023 0207 	bic.w	r2, r3, #7
 8002442:	4965      	ldr	r1, [pc, #404]	; (80025d8 <HAL_RCC_ClockConfig+0x1c0>)
 8002444:	683b      	ldr	r3, [r7, #0]
 8002446:	4313      	orrs	r3, r2
 8002448:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800244a:	4b63      	ldr	r3, [pc, #396]	; (80025d8 <HAL_RCC_ClockConfig+0x1c0>)
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	f003 0307 	and.w	r3, r3, #7
 8002452:	683a      	ldr	r2, [r7, #0]
 8002454:	429a      	cmp	r2, r3
 8002456:	d001      	beq.n	800245c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002458:	2301      	movs	r3, #1
 800245a:	e0b8      	b.n	80025ce <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	f003 0302 	and.w	r3, r3, #2
 8002464:	2b00      	cmp	r3, #0
 8002466:	d020      	beq.n	80024aa <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	f003 0304 	and.w	r3, r3, #4
 8002470:	2b00      	cmp	r3, #0
 8002472:	d005      	beq.n	8002480 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002474:	4b59      	ldr	r3, [pc, #356]	; (80025dc <HAL_RCC_ClockConfig+0x1c4>)
 8002476:	685b      	ldr	r3, [r3, #4]
 8002478:	4a58      	ldr	r2, [pc, #352]	; (80025dc <HAL_RCC_ClockConfig+0x1c4>)
 800247a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800247e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	f003 0308 	and.w	r3, r3, #8
 8002488:	2b00      	cmp	r3, #0
 800248a:	d005      	beq.n	8002498 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800248c:	4b53      	ldr	r3, [pc, #332]	; (80025dc <HAL_RCC_ClockConfig+0x1c4>)
 800248e:	685b      	ldr	r3, [r3, #4]
 8002490:	4a52      	ldr	r2, [pc, #328]	; (80025dc <HAL_RCC_ClockConfig+0x1c4>)
 8002492:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002496:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002498:	4b50      	ldr	r3, [pc, #320]	; (80025dc <HAL_RCC_ClockConfig+0x1c4>)
 800249a:	685b      	ldr	r3, [r3, #4]
 800249c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	689b      	ldr	r3, [r3, #8]
 80024a4:	494d      	ldr	r1, [pc, #308]	; (80025dc <HAL_RCC_ClockConfig+0x1c4>)
 80024a6:	4313      	orrs	r3, r2
 80024a8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	f003 0301 	and.w	r3, r3, #1
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d040      	beq.n	8002538 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	685b      	ldr	r3, [r3, #4]
 80024ba:	2b01      	cmp	r3, #1
 80024bc:	d107      	bne.n	80024ce <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80024be:	4b47      	ldr	r3, [pc, #284]	; (80025dc <HAL_RCC_ClockConfig+0x1c4>)
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d115      	bne.n	80024f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80024ca:	2301      	movs	r3, #1
 80024cc:	e07f      	b.n	80025ce <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	685b      	ldr	r3, [r3, #4]
 80024d2:	2b02      	cmp	r3, #2
 80024d4:	d107      	bne.n	80024e6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80024d6:	4b41      	ldr	r3, [pc, #260]	; (80025dc <HAL_RCC_ClockConfig+0x1c4>)
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d109      	bne.n	80024f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80024e2:	2301      	movs	r3, #1
 80024e4:	e073      	b.n	80025ce <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80024e6:	4b3d      	ldr	r3, [pc, #244]	; (80025dc <HAL_RCC_ClockConfig+0x1c4>)
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	f003 0302 	and.w	r3, r3, #2
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d101      	bne.n	80024f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80024f2:	2301      	movs	r3, #1
 80024f4:	e06b      	b.n	80025ce <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80024f6:	4b39      	ldr	r3, [pc, #228]	; (80025dc <HAL_RCC_ClockConfig+0x1c4>)
 80024f8:	685b      	ldr	r3, [r3, #4]
 80024fa:	f023 0203 	bic.w	r2, r3, #3
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	685b      	ldr	r3, [r3, #4]
 8002502:	4936      	ldr	r1, [pc, #216]	; (80025dc <HAL_RCC_ClockConfig+0x1c4>)
 8002504:	4313      	orrs	r3, r2
 8002506:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002508:	f7fe ffae 	bl	8001468 <HAL_GetTick>
 800250c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800250e:	e00a      	b.n	8002526 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002510:	f7fe ffaa 	bl	8001468 <HAL_GetTick>
 8002514:	4602      	mov	r2, r0
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	1ad3      	subs	r3, r2, r3
 800251a:	f241 3288 	movw	r2, #5000	; 0x1388
 800251e:	4293      	cmp	r3, r2
 8002520:	d901      	bls.n	8002526 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002522:	2303      	movs	r3, #3
 8002524:	e053      	b.n	80025ce <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002526:	4b2d      	ldr	r3, [pc, #180]	; (80025dc <HAL_RCC_ClockConfig+0x1c4>)
 8002528:	685b      	ldr	r3, [r3, #4]
 800252a:	f003 020c 	and.w	r2, r3, #12
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	685b      	ldr	r3, [r3, #4]
 8002532:	009b      	lsls	r3, r3, #2
 8002534:	429a      	cmp	r2, r3
 8002536:	d1eb      	bne.n	8002510 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002538:	4b27      	ldr	r3, [pc, #156]	; (80025d8 <HAL_RCC_ClockConfig+0x1c0>)
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	f003 0307 	and.w	r3, r3, #7
 8002540:	683a      	ldr	r2, [r7, #0]
 8002542:	429a      	cmp	r2, r3
 8002544:	d210      	bcs.n	8002568 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002546:	4b24      	ldr	r3, [pc, #144]	; (80025d8 <HAL_RCC_ClockConfig+0x1c0>)
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	f023 0207 	bic.w	r2, r3, #7
 800254e:	4922      	ldr	r1, [pc, #136]	; (80025d8 <HAL_RCC_ClockConfig+0x1c0>)
 8002550:	683b      	ldr	r3, [r7, #0]
 8002552:	4313      	orrs	r3, r2
 8002554:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002556:	4b20      	ldr	r3, [pc, #128]	; (80025d8 <HAL_RCC_ClockConfig+0x1c0>)
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	f003 0307 	and.w	r3, r3, #7
 800255e:	683a      	ldr	r2, [r7, #0]
 8002560:	429a      	cmp	r2, r3
 8002562:	d001      	beq.n	8002568 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002564:	2301      	movs	r3, #1
 8002566:	e032      	b.n	80025ce <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	f003 0304 	and.w	r3, r3, #4
 8002570:	2b00      	cmp	r3, #0
 8002572:	d008      	beq.n	8002586 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002574:	4b19      	ldr	r3, [pc, #100]	; (80025dc <HAL_RCC_ClockConfig+0x1c4>)
 8002576:	685b      	ldr	r3, [r3, #4]
 8002578:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	68db      	ldr	r3, [r3, #12]
 8002580:	4916      	ldr	r1, [pc, #88]	; (80025dc <HAL_RCC_ClockConfig+0x1c4>)
 8002582:	4313      	orrs	r3, r2
 8002584:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	f003 0308 	and.w	r3, r3, #8
 800258e:	2b00      	cmp	r3, #0
 8002590:	d009      	beq.n	80025a6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002592:	4b12      	ldr	r3, [pc, #72]	; (80025dc <HAL_RCC_ClockConfig+0x1c4>)
 8002594:	685b      	ldr	r3, [r3, #4]
 8002596:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	691b      	ldr	r3, [r3, #16]
 800259e:	00db      	lsls	r3, r3, #3
 80025a0:	490e      	ldr	r1, [pc, #56]	; (80025dc <HAL_RCC_ClockConfig+0x1c4>)
 80025a2:	4313      	orrs	r3, r2
 80025a4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80025a6:	f000 f859 	bl	800265c <HAL_RCC_GetSysClockFreq>
 80025aa:	4602      	mov	r2, r0
 80025ac:	4b0b      	ldr	r3, [pc, #44]	; (80025dc <HAL_RCC_ClockConfig+0x1c4>)
 80025ae:	685b      	ldr	r3, [r3, #4]
 80025b0:	091b      	lsrs	r3, r3, #4
 80025b2:	f003 030f 	and.w	r3, r3, #15
 80025b6:	490a      	ldr	r1, [pc, #40]	; (80025e0 <HAL_RCC_ClockConfig+0x1c8>)
 80025b8:	5ccb      	ldrb	r3, [r1, r3]
 80025ba:	fa22 f303 	lsr.w	r3, r2, r3
 80025be:	4a09      	ldr	r2, [pc, #36]	; (80025e4 <HAL_RCC_ClockConfig+0x1cc>)
 80025c0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80025c2:	4b09      	ldr	r3, [pc, #36]	; (80025e8 <HAL_RCC_ClockConfig+0x1d0>)
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	4618      	mov	r0, r3
 80025c8:	f7fe ff0c 	bl	80013e4 <HAL_InitTick>

  return HAL_OK;
 80025cc:	2300      	movs	r3, #0
}
 80025ce:	4618      	mov	r0, r3
 80025d0:	3710      	adds	r7, #16
 80025d2:	46bd      	mov	sp, r7
 80025d4:	bd80      	pop	{r7, pc}
 80025d6:	bf00      	nop
 80025d8:	40022000 	.word	0x40022000
 80025dc:	40021000 	.word	0x40021000
 80025e0:	08008750 	.word	0x08008750
 80025e4:	20000000 	.word	0x20000000
 80025e8:	20000004 	.word	0x20000004

080025ec <HAL_RCC_MCOConfig>:
  *          This parameter can be one of the following values:
  *            @arg @ref RCC_MCODIV_1 no division applied to MCO clock
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	b08a      	sub	sp, #40	; 0x28
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	60f8      	str	r0, [r7, #12]
 80025f4:	60b9      	str	r1, [r7, #8]
 80025f6:	607a      	str	r2, [r7, #4]
  GPIO_InitTypeDef gpio = {0U};
 80025f8:	f107 0318 	add.w	r3, r7, #24
 80025fc:	2200      	movs	r2, #0
 80025fe:	601a      	str	r2, [r3, #0]
 8002600:	605a      	str	r2, [r3, #4]
 8002602:	609a      	str	r2, [r3, #8]
 8002604:	60da      	str	r2, [r3, #12]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(RCC_MCOx);
  UNUSED(RCC_MCODiv);

  /* Configure the MCO1 pin in alternate function mode */
  gpio.Mode      = GPIO_MODE_AF_PP;
 8002606:	2302      	movs	r3, #2
 8002608:	61fb      	str	r3, [r7, #28]
  gpio.Speed     = GPIO_SPEED_FREQ_HIGH;
 800260a:	2303      	movs	r3, #3
 800260c:	627b      	str	r3, [r7, #36]	; 0x24
  gpio.Pull      = GPIO_NOPULL;
 800260e:	2300      	movs	r3, #0
 8002610:	623b      	str	r3, [r7, #32]
  gpio.Pin       = MCO1_PIN;
 8002612:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002616:	61bb      	str	r3, [r7, #24]

  /* MCO1 Clock Enable */
  MCO1_CLK_ENABLE();
 8002618:	4b0e      	ldr	r3, [pc, #56]	; (8002654 <HAL_RCC_MCOConfig+0x68>)
 800261a:	699b      	ldr	r3, [r3, #24]
 800261c:	4a0d      	ldr	r2, [pc, #52]	; (8002654 <HAL_RCC_MCOConfig+0x68>)
 800261e:	f043 0304 	orr.w	r3, r3, #4
 8002622:	6193      	str	r3, [r2, #24]
 8002624:	4b0b      	ldr	r3, [pc, #44]	; (8002654 <HAL_RCC_MCOConfig+0x68>)
 8002626:	699b      	ldr	r3, [r3, #24]
 8002628:	f003 0304 	and.w	r3, r3, #4
 800262c:	617b      	str	r3, [r7, #20]
 800262e:	697b      	ldr	r3, [r7, #20]

  HAL_GPIO_Init(MCO1_GPIO_PORT, &gpio);
 8002630:	f107 0318 	add.w	r3, r7, #24
 8002634:	4619      	mov	r1, r3
 8002636:	4808      	ldr	r0, [pc, #32]	; (8002658 <HAL_RCC_MCOConfig+0x6c>)
 8002638:	f7ff fad0 	bl	8001bdc <HAL_GPIO_Init>

  /* Configure the MCO clock source */
  __HAL_RCC_MCO1_CONFIG(RCC_MCOSource, RCC_MCODiv);
 800263c:	4b05      	ldr	r3, [pc, #20]	; (8002654 <HAL_RCC_MCOConfig+0x68>)
 800263e:	685b      	ldr	r3, [r3, #4]
 8002640:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8002644:	4903      	ldr	r1, [pc, #12]	; (8002654 <HAL_RCC_MCOConfig+0x68>)
 8002646:	68bb      	ldr	r3, [r7, #8]
 8002648:	4313      	orrs	r3, r2
 800264a:	604b      	str	r3, [r1, #4]
}
 800264c:	bf00      	nop
 800264e:	3728      	adds	r7, #40	; 0x28
 8002650:	46bd      	mov	sp, r7
 8002652:	bd80      	pop	{r7, pc}
 8002654:	40021000 	.word	0x40021000
 8002658:	40010800 	.word	0x40010800

0800265c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800265c:	b480      	push	{r7}
 800265e:	b087      	sub	sp, #28
 8002660:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002662:	2300      	movs	r3, #0
 8002664:	60fb      	str	r3, [r7, #12]
 8002666:	2300      	movs	r3, #0
 8002668:	60bb      	str	r3, [r7, #8]
 800266a:	2300      	movs	r3, #0
 800266c:	617b      	str	r3, [r7, #20]
 800266e:	2300      	movs	r3, #0
 8002670:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002672:	2300      	movs	r3, #0
 8002674:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002676:	4b1e      	ldr	r3, [pc, #120]	; (80026f0 <HAL_RCC_GetSysClockFreq+0x94>)
 8002678:	685b      	ldr	r3, [r3, #4]
 800267a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	f003 030c 	and.w	r3, r3, #12
 8002682:	2b04      	cmp	r3, #4
 8002684:	d002      	beq.n	800268c <HAL_RCC_GetSysClockFreq+0x30>
 8002686:	2b08      	cmp	r3, #8
 8002688:	d003      	beq.n	8002692 <HAL_RCC_GetSysClockFreq+0x36>
 800268a:	e027      	b.n	80026dc <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800268c:	4b19      	ldr	r3, [pc, #100]	; (80026f4 <HAL_RCC_GetSysClockFreq+0x98>)
 800268e:	613b      	str	r3, [r7, #16]
      break;
 8002690:	e027      	b.n	80026e2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	0c9b      	lsrs	r3, r3, #18
 8002696:	f003 030f 	and.w	r3, r3, #15
 800269a:	4a17      	ldr	r2, [pc, #92]	; (80026f8 <HAL_RCC_GetSysClockFreq+0x9c>)
 800269c:	5cd3      	ldrb	r3, [r2, r3]
 800269e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d010      	beq.n	80026cc <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80026aa:	4b11      	ldr	r3, [pc, #68]	; (80026f0 <HAL_RCC_GetSysClockFreq+0x94>)
 80026ac:	685b      	ldr	r3, [r3, #4]
 80026ae:	0c5b      	lsrs	r3, r3, #17
 80026b0:	f003 0301 	and.w	r3, r3, #1
 80026b4:	4a11      	ldr	r2, [pc, #68]	; (80026fc <HAL_RCC_GetSysClockFreq+0xa0>)
 80026b6:	5cd3      	ldrb	r3, [r2, r3]
 80026b8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	4a0d      	ldr	r2, [pc, #52]	; (80026f4 <HAL_RCC_GetSysClockFreq+0x98>)
 80026be:	fb03 f202 	mul.w	r2, r3, r2
 80026c2:	68bb      	ldr	r3, [r7, #8]
 80026c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80026c8:	617b      	str	r3, [r7, #20]
 80026ca:	e004      	b.n	80026d6 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	4a0c      	ldr	r2, [pc, #48]	; (8002700 <HAL_RCC_GetSysClockFreq+0xa4>)
 80026d0:	fb02 f303 	mul.w	r3, r2, r3
 80026d4:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80026d6:	697b      	ldr	r3, [r7, #20]
 80026d8:	613b      	str	r3, [r7, #16]
      break;
 80026da:	e002      	b.n	80026e2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80026dc:	4b05      	ldr	r3, [pc, #20]	; (80026f4 <HAL_RCC_GetSysClockFreq+0x98>)
 80026de:	613b      	str	r3, [r7, #16]
      break;
 80026e0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80026e2:	693b      	ldr	r3, [r7, #16]
}
 80026e4:	4618      	mov	r0, r3
 80026e6:	371c      	adds	r7, #28
 80026e8:	46bd      	mov	sp, r7
 80026ea:	bc80      	pop	{r7}
 80026ec:	4770      	bx	lr
 80026ee:	bf00      	nop
 80026f0:	40021000 	.word	0x40021000
 80026f4:	007a1200 	.word	0x007a1200
 80026f8:	08008768 	.word	0x08008768
 80026fc:	08008778 	.word	0x08008778
 8002700:	003d0900 	.word	0x003d0900

08002704 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002704:	b480      	push	{r7}
 8002706:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002708:	4b02      	ldr	r3, [pc, #8]	; (8002714 <HAL_RCC_GetHCLKFreq+0x10>)
 800270a:	681b      	ldr	r3, [r3, #0]
}
 800270c:	4618      	mov	r0, r3
 800270e:	46bd      	mov	sp, r7
 8002710:	bc80      	pop	{r7}
 8002712:	4770      	bx	lr
 8002714:	20000000 	.word	0x20000000

08002718 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002718:	b580      	push	{r7, lr}
 800271a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800271c:	f7ff fff2 	bl	8002704 <HAL_RCC_GetHCLKFreq>
 8002720:	4602      	mov	r2, r0
 8002722:	4b05      	ldr	r3, [pc, #20]	; (8002738 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002724:	685b      	ldr	r3, [r3, #4]
 8002726:	0a1b      	lsrs	r3, r3, #8
 8002728:	f003 0307 	and.w	r3, r3, #7
 800272c:	4903      	ldr	r1, [pc, #12]	; (800273c <HAL_RCC_GetPCLK1Freq+0x24>)
 800272e:	5ccb      	ldrb	r3, [r1, r3]
 8002730:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002734:	4618      	mov	r0, r3
 8002736:	bd80      	pop	{r7, pc}
 8002738:	40021000 	.word	0x40021000
 800273c:	08008760 	.word	0x08008760

08002740 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002740:	b580      	push	{r7, lr}
 8002742:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002744:	f7ff ffde 	bl	8002704 <HAL_RCC_GetHCLKFreq>
 8002748:	4602      	mov	r2, r0
 800274a:	4b05      	ldr	r3, [pc, #20]	; (8002760 <HAL_RCC_GetPCLK2Freq+0x20>)
 800274c:	685b      	ldr	r3, [r3, #4]
 800274e:	0adb      	lsrs	r3, r3, #11
 8002750:	f003 0307 	and.w	r3, r3, #7
 8002754:	4903      	ldr	r1, [pc, #12]	; (8002764 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002756:	5ccb      	ldrb	r3, [r1, r3]
 8002758:	fa22 f303 	lsr.w	r3, r2, r3
}
 800275c:	4618      	mov	r0, r3
 800275e:	bd80      	pop	{r7, pc}
 8002760:	40021000 	.word	0x40021000
 8002764:	08008760 	.word	0x08008760

08002768 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002768:	b480      	push	{r7}
 800276a:	b085      	sub	sp, #20
 800276c:	af00      	add	r7, sp, #0
 800276e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002770:	4b0a      	ldr	r3, [pc, #40]	; (800279c <RCC_Delay+0x34>)
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	4a0a      	ldr	r2, [pc, #40]	; (80027a0 <RCC_Delay+0x38>)
 8002776:	fba2 2303 	umull	r2, r3, r2, r3
 800277a:	0a5b      	lsrs	r3, r3, #9
 800277c:	687a      	ldr	r2, [r7, #4]
 800277e:	fb02 f303 	mul.w	r3, r2, r3
 8002782:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002784:	bf00      	nop
  }
  while (Delay --);
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	1e5a      	subs	r2, r3, #1
 800278a:	60fa      	str	r2, [r7, #12]
 800278c:	2b00      	cmp	r3, #0
 800278e:	d1f9      	bne.n	8002784 <RCC_Delay+0x1c>
}
 8002790:	bf00      	nop
 8002792:	bf00      	nop
 8002794:	3714      	adds	r7, #20
 8002796:	46bd      	mov	sp, r7
 8002798:	bc80      	pop	{r7}
 800279a:	4770      	bx	lr
 800279c:	20000000 	.word	0x20000000
 80027a0:	10624dd3 	.word	0x10624dd3

080027a4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80027a4:	b580      	push	{r7, lr}
 80027a6:	b082      	sub	sp, #8
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d101      	bne.n	80027b6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80027b2:	2301      	movs	r3, #1
 80027b4:	e041      	b.n	800283a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80027bc:	b2db      	uxtb	r3, r3
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d106      	bne.n	80027d0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	2200      	movs	r2, #0
 80027c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80027ca:	6878      	ldr	r0, [r7, #4]
 80027cc:	f7fe fd02 	bl	80011d4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	2202      	movs	r2, #2
 80027d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681a      	ldr	r2, [r3, #0]
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	3304      	adds	r3, #4
 80027e0:	4619      	mov	r1, r3
 80027e2:	4610      	mov	r0, r2
 80027e4:	f000 fa74 	bl	8002cd0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	2201      	movs	r2, #1
 80027ec:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	2201      	movs	r2, #1
 80027f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	2201      	movs	r2, #1
 80027fc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	2201      	movs	r2, #1
 8002804:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	2201      	movs	r2, #1
 800280c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	2201      	movs	r2, #1
 8002814:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	2201      	movs	r2, #1
 800281c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	2201      	movs	r2, #1
 8002824:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	2201      	movs	r2, #1
 800282c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	2201      	movs	r2, #1
 8002834:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002838:	2300      	movs	r3, #0
}
 800283a:	4618      	mov	r0, r3
 800283c:	3708      	adds	r7, #8
 800283e:	46bd      	mov	sp, r7
 8002840:	bd80      	pop	{r7, pc}
	...

08002844 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002844:	b480      	push	{r7}
 8002846:	b085      	sub	sp, #20
 8002848:	af00      	add	r7, sp, #0
 800284a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002852:	b2db      	uxtb	r3, r3
 8002854:	2b01      	cmp	r3, #1
 8002856:	d001      	beq.n	800285c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002858:	2301      	movs	r3, #1
 800285a:	e03a      	b.n	80028d2 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	2202      	movs	r2, #2
 8002860:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	68da      	ldr	r2, [r3, #12]
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	f042 0201 	orr.w	r2, r2, #1
 8002872:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	4a18      	ldr	r2, [pc, #96]	; (80028dc <HAL_TIM_Base_Start_IT+0x98>)
 800287a:	4293      	cmp	r3, r2
 800287c:	d00e      	beq.n	800289c <HAL_TIM_Base_Start_IT+0x58>
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002886:	d009      	beq.n	800289c <HAL_TIM_Base_Start_IT+0x58>
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	4a14      	ldr	r2, [pc, #80]	; (80028e0 <HAL_TIM_Base_Start_IT+0x9c>)
 800288e:	4293      	cmp	r3, r2
 8002890:	d004      	beq.n	800289c <HAL_TIM_Base_Start_IT+0x58>
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	4a13      	ldr	r2, [pc, #76]	; (80028e4 <HAL_TIM_Base_Start_IT+0xa0>)
 8002898:	4293      	cmp	r3, r2
 800289a:	d111      	bne.n	80028c0 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	689b      	ldr	r3, [r3, #8]
 80028a2:	f003 0307 	and.w	r3, r3, #7
 80028a6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	2b06      	cmp	r3, #6
 80028ac:	d010      	beq.n	80028d0 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	681a      	ldr	r2, [r3, #0]
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	f042 0201 	orr.w	r2, r2, #1
 80028bc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80028be:	e007      	b.n	80028d0 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	681a      	ldr	r2, [r3, #0]
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	f042 0201 	orr.w	r2, r2, #1
 80028ce:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80028d0:	2300      	movs	r3, #0
}
 80028d2:	4618      	mov	r0, r3
 80028d4:	3714      	adds	r7, #20
 80028d6:	46bd      	mov	sp, r7
 80028d8:	bc80      	pop	{r7}
 80028da:	4770      	bx	lr
 80028dc:	40012c00 	.word	0x40012c00
 80028e0:	40000400 	.word	0x40000400
 80028e4:	40000800 	.word	0x40000800

080028e8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80028e8:	b580      	push	{r7, lr}
 80028ea:	b082      	sub	sp, #8
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	691b      	ldr	r3, [r3, #16]
 80028f6:	f003 0302 	and.w	r3, r3, #2
 80028fa:	2b02      	cmp	r3, #2
 80028fc:	d122      	bne.n	8002944 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	68db      	ldr	r3, [r3, #12]
 8002904:	f003 0302 	and.w	r3, r3, #2
 8002908:	2b02      	cmp	r3, #2
 800290a:	d11b      	bne.n	8002944 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	f06f 0202 	mvn.w	r2, #2
 8002914:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	2201      	movs	r2, #1
 800291a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	699b      	ldr	r3, [r3, #24]
 8002922:	f003 0303 	and.w	r3, r3, #3
 8002926:	2b00      	cmp	r3, #0
 8002928:	d003      	beq.n	8002932 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800292a:	6878      	ldr	r0, [r7, #4]
 800292c:	f000 f9b4 	bl	8002c98 <HAL_TIM_IC_CaptureCallback>
 8002930:	e005      	b.n	800293e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002932:	6878      	ldr	r0, [r7, #4]
 8002934:	f000 f9a7 	bl	8002c86 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002938:	6878      	ldr	r0, [r7, #4]
 800293a:	f000 f9b6 	bl	8002caa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	2200      	movs	r2, #0
 8002942:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	691b      	ldr	r3, [r3, #16]
 800294a:	f003 0304 	and.w	r3, r3, #4
 800294e:	2b04      	cmp	r3, #4
 8002950:	d122      	bne.n	8002998 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	68db      	ldr	r3, [r3, #12]
 8002958:	f003 0304 	and.w	r3, r3, #4
 800295c:	2b04      	cmp	r3, #4
 800295e:	d11b      	bne.n	8002998 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	f06f 0204 	mvn.w	r2, #4
 8002968:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	2202      	movs	r2, #2
 800296e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	699b      	ldr	r3, [r3, #24]
 8002976:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800297a:	2b00      	cmp	r3, #0
 800297c:	d003      	beq.n	8002986 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800297e:	6878      	ldr	r0, [r7, #4]
 8002980:	f000 f98a 	bl	8002c98 <HAL_TIM_IC_CaptureCallback>
 8002984:	e005      	b.n	8002992 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002986:	6878      	ldr	r0, [r7, #4]
 8002988:	f000 f97d 	bl	8002c86 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800298c:	6878      	ldr	r0, [r7, #4]
 800298e:	f000 f98c 	bl	8002caa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	2200      	movs	r2, #0
 8002996:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	691b      	ldr	r3, [r3, #16]
 800299e:	f003 0308 	and.w	r3, r3, #8
 80029a2:	2b08      	cmp	r3, #8
 80029a4:	d122      	bne.n	80029ec <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	68db      	ldr	r3, [r3, #12]
 80029ac:	f003 0308 	and.w	r3, r3, #8
 80029b0:	2b08      	cmp	r3, #8
 80029b2:	d11b      	bne.n	80029ec <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	f06f 0208 	mvn.w	r2, #8
 80029bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	2204      	movs	r2, #4
 80029c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	69db      	ldr	r3, [r3, #28]
 80029ca:	f003 0303 	and.w	r3, r3, #3
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d003      	beq.n	80029da <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80029d2:	6878      	ldr	r0, [r7, #4]
 80029d4:	f000 f960 	bl	8002c98 <HAL_TIM_IC_CaptureCallback>
 80029d8:	e005      	b.n	80029e6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80029da:	6878      	ldr	r0, [r7, #4]
 80029dc:	f000 f953 	bl	8002c86 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80029e0:	6878      	ldr	r0, [r7, #4]
 80029e2:	f000 f962 	bl	8002caa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	2200      	movs	r2, #0
 80029ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	691b      	ldr	r3, [r3, #16]
 80029f2:	f003 0310 	and.w	r3, r3, #16
 80029f6:	2b10      	cmp	r3, #16
 80029f8:	d122      	bne.n	8002a40 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	68db      	ldr	r3, [r3, #12]
 8002a00:	f003 0310 	and.w	r3, r3, #16
 8002a04:	2b10      	cmp	r3, #16
 8002a06:	d11b      	bne.n	8002a40 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	f06f 0210 	mvn.w	r2, #16
 8002a10:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	2208      	movs	r2, #8
 8002a16:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	69db      	ldr	r3, [r3, #28]
 8002a1e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d003      	beq.n	8002a2e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002a26:	6878      	ldr	r0, [r7, #4]
 8002a28:	f000 f936 	bl	8002c98 <HAL_TIM_IC_CaptureCallback>
 8002a2c:	e005      	b.n	8002a3a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a2e:	6878      	ldr	r0, [r7, #4]
 8002a30:	f000 f929 	bl	8002c86 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a34:	6878      	ldr	r0, [r7, #4]
 8002a36:	f000 f938 	bl	8002caa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	2200      	movs	r2, #0
 8002a3e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	691b      	ldr	r3, [r3, #16]
 8002a46:	f003 0301 	and.w	r3, r3, #1
 8002a4a:	2b01      	cmp	r3, #1
 8002a4c:	d10e      	bne.n	8002a6c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	68db      	ldr	r3, [r3, #12]
 8002a54:	f003 0301 	and.w	r3, r3, #1
 8002a58:	2b01      	cmp	r3, #1
 8002a5a:	d107      	bne.n	8002a6c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	f06f 0201 	mvn.w	r2, #1
 8002a64:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002a66:	6878      	ldr	r0, [r7, #4]
 8002a68:	f7fe f9b0 	bl	8000dcc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	691b      	ldr	r3, [r3, #16]
 8002a72:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a76:	2b80      	cmp	r3, #128	; 0x80
 8002a78:	d10e      	bne.n	8002a98 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	68db      	ldr	r3, [r3, #12]
 8002a80:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a84:	2b80      	cmp	r3, #128	; 0x80
 8002a86:	d107      	bne.n	8002a98 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002a90:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002a92:	6878      	ldr	r0, [r7, #4]
 8002a94:	f000 fa7b 	bl	8002f8e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	691b      	ldr	r3, [r3, #16]
 8002a9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002aa2:	2b40      	cmp	r3, #64	; 0x40
 8002aa4:	d10e      	bne.n	8002ac4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	68db      	ldr	r3, [r3, #12]
 8002aac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ab0:	2b40      	cmp	r3, #64	; 0x40
 8002ab2:	d107      	bne.n	8002ac4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002abc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002abe:	6878      	ldr	r0, [r7, #4]
 8002ac0:	f000 f8fc 	bl	8002cbc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	691b      	ldr	r3, [r3, #16]
 8002aca:	f003 0320 	and.w	r3, r3, #32
 8002ace:	2b20      	cmp	r3, #32
 8002ad0:	d10e      	bne.n	8002af0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	68db      	ldr	r3, [r3, #12]
 8002ad8:	f003 0320 	and.w	r3, r3, #32
 8002adc:	2b20      	cmp	r3, #32
 8002ade:	d107      	bne.n	8002af0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f06f 0220 	mvn.w	r2, #32
 8002ae8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002aea:	6878      	ldr	r0, [r7, #4]
 8002aec:	f000 fa46 	bl	8002f7c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002af0:	bf00      	nop
 8002af2:	3708      	adds	r7, #8
 8002af4:	46bd      	mov	sp, r7
 8002af6:	bd80      	pop	{r7, pc}

08002af8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002af8:	b580      	push	{r7, lr}
 8002afa:	b084      	sub	sp, #16
 8002afc:	af00      	add	r7, sp, #0
 8002afe:	6078      	str	r0, [r7, #4]
 8002b00:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002b02:	2300      	movs	r3, #0
 8002b04:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002b0c:	2b01      	cmp	r3, #1
 8002b0e:	d101      	bne.n	8002b14 <HAL_TIM_ConfigClockSource+0x1c>
 8002b10:	2302      	movs	r3, #2
 8002b12:	e0b4      	b.n	8002c7e <HAL_TIM_ConfigClockSource+0x186>
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	2201      	movs	r2, #1
 8002b18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	2202      	movs	r2, #2
 8002b20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	689b      	ldr	r3, [r3, #8]
 8002b2a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002b2c:	68bb      	ldr	r3, [r7, #8]
 8002b2e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002b32:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002b34:	68bb      	ldr	r3, [r7, #8]
 8002b36:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002b3a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	68ba      	ldr	r2, [r7, #8]
 8002b42:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002b44:	683b      	ldr	r3, [r7, #0]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002b4c:	d03e      	beq.n	8002bcc <HAL_TIM_ConfigClockSource+0xd4>
 8002b4e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002b52:	f200 8087 	bhi.w	8002c64 <HAL_TIM_ConfigClockSource+0x16c>
 8002b56:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002b5a:	f000 8086 	beq.w	8002c6a <HAL_TIM_ConfigClockSource+0x172>
 8002b5e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002b62:	d87f      	bhi.n	8002c64 <HAL_TIM_ConfigClockSource+0x16c>
 8002b64:	2b70      	cmp	r3, #112	; 0x70
 8002b66:	d01a      	beq.n	8002b9e <HAL_TIM_ConfigClockSource+0xa6>
 8002b68:	2b70      	cmp	r3, #112	; 0x70
 8002b6a:	d87b      	bhi.n	8002c64 <HAL_TIM_ConfigClockSource+0x16c>
 8002b6c:	2b60      	cmp	r3, #96	; 0x60
 8002b6e:	d050      	beq.n	8002c12 <HAL_TIM_ConfigClockSource+0x11a>
 8002b70:	2b60      	cmp	r3, #96	; 0x60
 8002b72:	d877      	bhi.n	8002c64 <HAL_TIM_ConfigClockSource+0x16c>
 8002b74:	2b50      	cmp	r3, #80	; 0x50
 8002b76:	d03c      	beq.n	8002bf2 <HAL_TIM_ConfigClockSource+0xfa>
 8002b78:	2b50      	cmp	r3, #80	; 0x50
 8002b7a:	d873      	bhi.n	8002c64 <HAL_TIM_ConfigClockSource+0x16c>
 8002b7c:	2b40      	cmp	r3, #64	; 0x40
 8002b7e:	d058      	beq.n	8002c32 <HAL_TIM_ConfigClockSource+0x13a>
 8002b80:	2b40      	cmp	r3, #64	; 0x40
 8002b82:	d86f      	bhi.n	8002c64 <HAL_TIM_ConfigClockSource+0x16c>
 8002b84:	2b30      	cmp	r3, #48	; 0x30
 8002b86:	d064      	beq.n	8002c52 <HAL_TIM_ConfigClockSource+0x15a>
 8002b88:	2b30      	cmp	r3, #48	; 0x30
 8002b8a:	d86b      	bhi.n	8002c64 <HAL_TIM_ConfigClockSource+0x16c>
 8002b8c:	2b20      	cmp	r3, #32
 8002b8e:	d060      	beq.n	8002c52 <HAL_TIM_ConfigClockSource+0x15a>
 8002b90:	2b20      	cmp	r3, #32
 8002b92:	d867      	bhi.n	8002c64 <HAL_TIM_ConfigClockSource+0x16c>
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d05c      	beq.n	8002c52 <HAL_TIM_ConfigClockSource+0x15a>
 8002b98:	2b10      	cmp	r3, #16
 8002b9a:	d05a      	beq.n	8002c52 <HAL_TIM_ConfigClockSource+0x15a>
 8002b9c:	e062      	b.n	8002c64 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	6818      	ldr	r0, [r3, #0]
 8002ba2:	683b      	ldr	r3, [r7, #0]
 8002ba4:	6899      	ldr	r1, [r3, #8]
 8002ba6:	683b      	ldr	r3, [r7, #0]
 8002ba8:	685a      	ldr	r2, [r3, #4]
 8002baa:	683b      	ldr	r3, [r7, #0]
 8002bac:	68db      	ldr	r3, [r3, #12]
 8002bae:	f000 f968 	bl	8002e82 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	689b      	ldr	r3, [r3, #8]
 8002bb8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002bba:	68bb      	ldr	r3, [r7, #8]
 8002bbc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002bc0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	68ba      	ldr	r2, [r7, #8]
 8002bc8:	609a      	str	r2, [r3, #8]
      break;
 8002bca:	e04f      	b.n	8002c6c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	6818      	ldr	r0, [r3, #0]
 8002bd0:	683b      	ldr	r3, [r7, #0]
 8002bd2:	6899      	ldr	r1, [r3, #8]
 8002bd4:	683b      	ldr	r3, [r7, #0]
 8002bd6:	685a      	ldr	r2, [r3, #4]
 8002bd8:	683b      	ldr	r3, [r7, #0]
 8002bda:	68db      	ldr	r3, [r3, #12]
 8002bdc:	f000 f951 	bl	8002e82 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	689a      	ldr	r2, [r3, #8]
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002bee:	609a      	str	r2, [r3, #8]
      break;
 8002bf0:	e03c      	b.n	8002c6c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	6818      	ldr	r0, [r3, #0]
 8002bf6:	683b      	ldr	r3, [r7, #0]
 8002bf8:	6859      	ldr	r1, [r3, #4]
 8002bfa:	683b      	ldr	r3, [r7, #0]
 8002bfc:	68db      	ldr	r3, [r3, #12]
 8002bfe:	461a      	mov	r2, r3
 8002c00:	f000 f8c8 	bl	8002d94 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	2150      	movs	r1, #80	; 0x50
 8002c0a:	4618      	mov	r0, r3
 8002c0c:	f000 f91f 	bl	8002e4e <TIM_ITRx_SetConfig>
      break;
 8002c10:	e02c      	b.n	8002c6c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	6818      	ldr	r0, [r3, #0]
 8002c16:	683b      	ldr	r3, [r7, #0]
 8002c18:	6859      	ldr	r1, [r3, #4]
 8002c1a:	683b      	ldr	r3, [r7, #0]
 8002c1c:	68db      	ldr	r3, [r3, #12]
 8002c1e:	461a      	mov	r2, r3
 8002c20:	f000 f8e6 	bl	8002df0 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	2160      	movs	r1, #96	; 0x60
 8002c2a:	4618      	mov	r0, r3
 8002c2c:	f000 f90f 	bl	8002e4e <TIM_ITRx_SetConfig>
      break;
 8002c30:	e01c      	b.n	8002c6c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	6818      	ldr	r0, [r3, #0]
 8002c36:	683b      	ldr	r3, [r7, #0]
 8002c38:	6859      	ldr	r1, [r3, #4]
 8002c3a:	683b      	ldr	r3, [r7, #0]
 8002c3c:	68db      	ldr	r3, [r3, #12]
 8002c3e:	461a      	mov	r2, r3
 8002c40:	f000 f8a8 	bl	8002d94 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	2140      	movs	r1, #64	; 0x40
 8002c4a:	4618      	mov	r0, r3
 8002c4c:	f000 f8ff 	bl	8002e4e <TIM_ITRx_SetConfig>
      break;
 8002c50:	e00c      	b.n	8002c6c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681a      	ldr	r2, [r3, #0]
 8002c56:	683b      	ldr	r3, [r7, #0]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	4619      	mov	r1, r3
 8002c5c:	4610      	mov	r0, r2
 8002c5e:	f000 f8f6 	bl	8002e4e <TIM_ITRx_SetConfig>
      break;
 8002c62:	e003      	b.n	8002c6c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002c64:	2301      	movs	r3, #1
 8002c66:	73fb      	strb	r3, [r7, #15]
      break;
 8002c68:	e000      	b.n	8002c6c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002c6a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	2201      	movs	r2, #1
 8002c70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	2200      	movs	r2, #0
 8002c78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002c7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c7e:	4618      	mov	r0, r3
 8002c80:	3710      	adds	r7, #16
 8002c82:	46bd      	mov	sp, r7
 8002c84:	bd80      	pop	{r7, pc}

08002c86 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002c86:	b480      	push	{r7}
 8002c88:	b083      	sub	sp, #12
 8002c8a:	af00      	add	r7, sp, #0
 8002c8c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002c8e:	bf00      	nop
 8002c90:	370c      	adds	r7, #12
 8002c92:	46bd      	mov	sp, r7
 8002c94:	bc80      	pop	{r7}
 8002c96:	4770      	bx	lr

08002c98 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002c98:	b480      	push	{r7}
 8002c9a:	b083      	sub	sp, #12
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002ca0:	bf00      	nop
 8002ca2:	370c      	adds	r7, #12
 8002ca4:	46bd      	mov	sp, r7
 8002ca6:	bc80      	pop	{r7}
 8002ca8:	4770      	bx	lr

08002caa <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002caa:	b480      	push	{r7}
 8002cac:	b083      	sub	sp, #12
 8002cae:	af00      	add	r7, sp, #0
 8002cb0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002cb2:	bf00      	nop
 8002cb4:	370c      	adds	r7, #12
 8002cb6:	46bd      	mov	sp, r7
 8002cb8:	bc80      	pop	{r7}
 8002cba:	4770      	bx	lr

08002cbc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002cbc:	b480      	push	{r7}
 8002cbe:	b083      	sub	sp, #12
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002cc4:	bf00      	nop
 8002cc6:	370c      	adds	r7, #12
 8002cc8:	46bd      	mov	sp, r7
 8002cca:	bc80      	pop	{r7}
 8002ccc:	4770      	bx	lr
	...

08002cd0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002cd0:	b480      	push	{r7}
 8002cd2:	b085      	sub	sp, #20
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	6078      	str	r0, [r7, #4]
 8002cd8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	4a29      	ldr	r2, [pc, #164]	; (8002d88 <TIM_Base_SetConfig+0xb8>)
 8002ce4:	4293      	cmp	r3, r2
 8002ce6:	d00b      	beq.n	8002d00 <TIM_Base_SetConfig+0x30>
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002cee:	d007      	beq.n	8002d00 <TIM_Base_SetConfig+0x30>
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	4a26      	ldr	r2, [pc, #152]	; (8002d8c <TIM_Base_SetConfig+0xbc>)
 8002cf4:	4293      	cmp	r3, r2
 8002cf6:	d003      	beq.n	8002d00 <TIM_Base_SetConfig+0x30>
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	4a25      	ldr	r2, [pc, #148]	; (8002d90 <TIM_Base_SetConfig+0xc0>)
 8002cfc:	4293      	cmp	r3, r2
 8002cfe:	d108      	bne.n	8002d12 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002d06:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002d08:	683b      	ldr	r3, [r7, #0]
 8002d0a:	685b      	ldr	r3, [r3, #4]
 8002d0c:	68fa      	ldr	r2, [r7, #12]
 8002d0e:	4313      	orrs	r3, r2
 8002d10:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	4a1c      	ldr	r2, [pc, #112]	; (8002d88 <TIM_Base_SetConfig+0xb8>)
 8002d16:	4293      	cmp	r3, r2
 8002d18:	d00b      	beq.n	8002d32 <TIM_Base_SetConfig+0x62>
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d20:	d007      	beq.n	8002d32 <TIM_Base_SetConfig+0x62>
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	4a19      	ldr	r2, [pc, #100]	; (8002d8c <TIM_Base_SetConfig+0xbc>)
 8002d26:	4293      	cmp	r3, r2
 8002d28:	d003      	beq.n	8002d32 <TIM_Base_SetConfig+0x62>
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	4a18      	ldr	r2, [pc, #96]	; (8002d90 <TIM_Base_SetConfig+0xc0>)
 8002d2e:	4293      	cmp	r3, r2
 8002d30:	d108      	bne.n	8002d44 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002d38:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002d3a:	683b      	ldr	r3, [r7, #0]
 8002d3c:	68db      	ldr	r3, [r3, #12]
 8002d3e:	68fa      	ldr	r2, [r7, #12]
 8002d40:	4313      	orrs	r3, r2
 8002d42:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002d4a:	683b      	ldr	r3, [r7, #0]
 8002d4c:	695b      	ldr	r3, [r3, #20]
 8002d4e:	4313      	orrs	r3, r2
 8002d50:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	68fa      	ldr	r2, [r7, #12]
 8002d56:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002d58:	683b      	ldr	r3, [r7, #0]
 8002d5a:	689a      	ldr	r2, [r3, #8]
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002d60:	683b      	ldr	r3, [r7, #0]
 8002d62:	681a      	ldr	r2, [r3, #0]
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	4a07      	ldr	r2, [pc, #28]	; (8002d88 <TIM_Base_SetConfig+0xb8>)
 8002d6c:	4293      	cmp	r3, r2
 8002d6e:	d103      	bne.n	8002d78 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002d70:	683b      	ldr	r3, [r7, #0]
 8002d72:	691a      	ldr	r2, [r3, #16]
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	2201      	movs	r2, #1
 8002d7c:	615a      	str	r2, [r3, #20]
}
 8002d7e:	bf00      	nop
 8002d80:	3714      	adds	r7, #20
 8002d82:	46bd      	mov	sp, r7
 8002d84:	bc80      	pop	{r7}
 8002d86:	4770      	bx	lr
 8002d88:	40012c00 	.word	0x40012c00
 8002d8c:	40000400 	.word	0x40000400
 8002d90:	40000800 	.word	0x40000800

08002d94 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002d94:	b480      	push	{r7}
 8002d96:	b087      	sub	sp, #28
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	60f8      	str	r0, [r7, #12]
 8002d9c:	60b9      	str	r1, [r7, #8]
 8002d9e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	6a1b      	ldr	r3, [r3, #32]
 8002da4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	6a1b      	ldr	r3, [r3, #32]
 8002daa:	f023 0201 	bic.w	r2, r3, #1
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	699b      	ldr	r3, [r3, #24]
 8002db6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002db8:	693b      	ldr	r3, [r7, #16]
 8002dba:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002dbe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	011b      	lsls	r3, r3, #4
 8002dc4:	693a      	ldr	r2, [r7, #16]
 8002dc6:	4313      	orrs	r3, r2
 8002dc8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002dca:	697b      	ldr	r3, [r7, #20]
 8002dcc:	f023 030a 	bic.w	r3, r3, #10
 8002dd0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002dd2:	697a      	ldr	r2, [r7, #20]
 8002dd4:	68bb      	ldr	r3, [r7, #8]
 8002dd6:	4313      	orrs	r3, r2
 8002dd8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	693a      	ldr	r2, [r7, #16]
 8002dde:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	697a      	ldr	r2, [r7, #20]
 8002de4:	621a      	str	r2, [r3, #32]
}
 8002de6:	bf00      	nop
 8002de8:	371c      	adds	r7, #28
 8002dea:	46bd      	mov	sp, r7
 8002dec:	bc80      	pop	{r7}
 8002dee:	4770      	bx	lr

08002df0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002df0:	b480      	push	{r7}
 8002df2:	b087      	sub	sp, #28
 8002df4:	af00      	add	r7, sp, #0
 8002df6:	60f8      	str	r0, [r7, #12]
 8002df8:	60b9      	str	r1, [r7, #8]
 8002dfa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	6a1b      	ldr	r3, [r3, #32]
 8002e00:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	6a1b      	ldr	r3, [r3, #32]
 8002e06:	f023 0210 	bic.w	r2, r3, #16
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	699b      	ldr	r3, [r3, #24]
 8002e12:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002e14:	693b      	ldr	r3, [r7, #16]
 8002e16:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002e1a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	031b      	lsls	r3, r3, #12
 8002e20:	693a      	ldr	r2, [r7, #16]
 8002e22:	4313      	orrs	r3, r2
 8002e24:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002e26:	697b      	ldr	r3, [r7, #20]
 8002e28:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002e2c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002e2e:	68bb      	ldr	r3, [r7, #8]
 8002e30:	011b      	lsls	r3, r3, #4
 8002e32:	697a      	ldr	r2, [r7, #20]
 8002e34:	4313      	orrs	r3, r2
 8002e36:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	693a      	ldr	r2, [r7, #16]
 8002e3c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	697a      	ldr	r2, [r7, #20]
 8002e42:	621a      	str	r2, [r3, #32]
}
 8002e44:	bf00      	nop
 8002e46:	371c      	adds	r7, #28
 8002e48:	46bd      	mov	sp, r7
 8002e4a:	bc80      	pop	{r7}
 8002e4c:	4770      	bx	lr

08002e4e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002e4e:	b480      	push	{r7}
 8002e50:	b085      	sub	sp, #20
 8002e52:	af00      	add	r7, sp, #0
 8002e54:	6078      	str	r0, [r7, #4]
 8002e56:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	689b      	ldr	r3, [r3, #8]
 8002e5c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002e64:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002e66:	683a      	ldr	r2, [r7, #0]
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	4313      	orrs	r3, r2
 8002e6c:	f043 0307 	orr.w	r3, r3, #7
 8002e70:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	68fa      	ldr	r2, [r7, #12]
 8002e76:	609a      	str	r2, [r3, #8]
}
 8002e78:	bf00      	nop
 8002e7a:	3714      	adds	r7, #20
 8002e7c:	46bd      	mov	sp, r7
 8002e7e:	bc80      	pop	{r7}
 8002e80:	4770      	bx	lr

08002e82 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002e82:	b480      	push	{r7}
 8002e84:	b087      	sub	sp, #28
 8002e86:	af00      	add	r7, sp, #0
 8002e88:	60f8      	str	r0, [r7, #12]
 8002e8a:	60b9      	str	r1, [r7, #8]
 8002e8c:	607a      	str	r2, [r7, #4]
 8002e8e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	689b      	ldr	r3, [r3, #8]
 8002e94:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002e96:	697b      	ldr	r3, [r7, #20]
 8002e98:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002e9c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002e9e:	683b      	ldr	r3, [r7, #0]
 8002ea0:	021a      	lsls	r2, r3, #8
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	431a      	orrs	r2, r3
 8002ea6:	68bb      	ldr	r3, [r7, #8]
 8002ea8:	4313      	orrs	r3, r2
 8002eaa:	697a      	ldr	r2, [r7, #20]
 8002eac:	4313      	orrs	r3, r2
 8002eae:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	697a      	ldr	r2, [r7, #20]
 8002eb4:	609a      	str	r2, [r3, #8]
}
 8002eb6:	bf00      	nop
 8002eb8:	371c      	adds	r7, #28
 8002eba:	46bd      	mov	sp, r7
 8002ebc:	bc80      	pop	{r7}
 8002ebe:	4770      	bx	lr

08002ec0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002ec0:	b480      	push	{r7}
 8002ec2:	b085      	sub	sp, #20
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	6078      	str	r0, [r7, #4]
 8002ec8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002ed0:	2b01      	cmp	r3, #1
 8002ed2:	d101      	bne.n	8002ed8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002ed4:	2302      	movs	r3, #2
 8002ed6:	e046      	b.n	8002f66 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	2201      	movs	r2, #1
 8002edc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	2202      	movs	r2, #2
 8002ee4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	685b      	ldr	r3, [r3, #4]
 8002eee:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	689b      	ldr	r3, [r3, #8]
 8002ef6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002efe:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002f00:	683b      	ldr	r3, [r7, #0]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	68fa      	ldr	r2, [r7, #12]
 8002f06:	4313      	orrs	r3, r2
 8002f08:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	68fa      	ldr	r2, [r7, #12]
 8002f10:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	4a16      	ldr	r2, [pc, #88]	; (8002f70 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8002f18:	4293      	cmp	r3, r2
 8002f1a:	d00e      	beq.n	8002f3a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f24:	d009      	beq.n	8002f3a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	4a12      	ldr	r2, [pc, #72]	; (8002f74 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8002f2c:	4293      	cmp	r3, r2
 8002f2e:	d004      	beq.n	8002f3a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	4a10      	ldr	r2, [pc, #64]	; (8002f78 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8002f36:	4293      	cmp	r3, r2
 8002f38:	d10c      	bne.n	8002f54 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002f3a:	68bb      	ldr	r3, [r7, #8]
 8002f3c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002f40:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002f42:	683b      	ldr	r3, [r7, #0]
 8002f44:	685b      	ldr	r3, [r3, #4]
 8002f46:	68ba      	ldr	r2, [r7, #8]
 8002f48:	4313      	orrs	r3, r2
 8002f4a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	68ba      	ldr	r2, [r7, #8]
 8002f52:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	2201      	movs	r2, #1
 8002f58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	2200      	movs	r2, #0
 8002f60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002f64:	2300      	movs	r3, #0
}
 8002f66:	4618      	mov	r0, r3
 8002f68:	3714      	adds	r7, #20
 8002f6a:	46bd      	mov	sp, r7
 8002f6c:	bc80      	pop	{r7}
 8002f6e:	4770      	bx	lr
 8002f70:	40012c00 	.word	0x40012c00
 8002f74:	40000400 	.word	0x40000400
 8002f78:	40000800 	.word	0x40000800

08002f7c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002f7c:	b480      	push	{r7}
 8002f7e:	b083      	sub	sp, #12
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002f84:	bf00      	nop
 8002f86:	370c      	adds	r7, #12
 8002f88:	46bd      	mov	sp, r7
 8002f8a:	bc80      	pop	{r7}
 8002f8c:	4770      	bx	lr

08002f8e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002f8e:	b480      	push	{r7}
 8002f90:	b083      	sub	sp, #12
 8002f92:	af00      	add	r7, sp, #0
 8002f94:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002f96:	bf00      	nop
 8002f98:	370c      	adds	r7, #12
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	bc80      	pop	{r7}
 8002f9e:	4770      	bx	lr

08002fa0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002fa0:	b580      	push	{r7, lr}
 8002fa2:	b082      	sub	sp, #8
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d101      	bne.n	8002fb2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002fae:	2301      	movs	r3, #1
 8002fb0:	e042      	b.n	8003038 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002fb8:	b2db      	uxtb	r3, r3
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d106      	bne.n	8002fcc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	2200      	movs	r2, #0
 8002fc2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002fc6:	6878      	ldr	r0, [r7, #4]
 8002fc8:	f7fe f952 	bl	8001270 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	2224      	movs	r2, #36	; 0x24
 8002fd0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	68da      	ldr	r2, [r3, #12]
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002fe2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002fe4:	6878      	ldr	r0, [r7, #4]
 8002fe6:	f000 feb5 	bl	8003d54 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	691a      	ldr	r2, [r3, #16]
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002ff8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	695a      	ldr	r2, [r3, #20]
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003008:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	68da      	ldr	r2, [r3, #12]
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003018:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	2200      	movs	r2, #0
 800301e:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	2220      	movs	r2, #32
 8003024:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	2220      	movs	r2, #32
 800302c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	2200      	movs	r2, #0
 8003034:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8003036:	2300      	movs	r3, #0
}
 8003038:	4618      	mov	r0, r3
 800303a:	3708      	adds	r7, #8
 800303c:	46bd      	mov	sp, r7
 800303e:	bd80      	pop	{r7, pc}

08003040 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003040:	b580      	push	{r7, lr}
 8003042:	b08a      	sub	sp, #40	; 0x28
 8003044:	af02      	add	r7, sp, #8
 8003046:	60f8      	str	r0, [r7, #12]
 8003048:	60b9      	str	r1, [r7, #8]
 800304a:	603b      	str	r3, [r7, #0]
 800304c:	4613      	mov	r3, r2
 800304e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003050:	2300      	movs	r3, #0
 8003052:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800305a:	b2db      	uxtb	r3, r3
 800305c:	2b20      	cmp	r3, #32
 800305e:	d16d      	bne.n	800313c <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8003060:	68bb      	ldr	r3, [r7, #8]
 8003062:	2b00      	cmp	r3, #0
 8003064:	d002      	beq.n	800306c <HAL_UART_Transmit+0x2c>
 8003066:	88fb      	ldrh	r3, [r7, #6]
 8003068:	2b00      	cmp	r3, #0
 800306a:	d101      	bne.n	8003070 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800306c:	2301      	movs	r3, #1
 800306e:	e066      	b.n	800313e <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	2200      	movs	r2, #0
 8003074:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	2221      	movs	r2, #33	; 0x21
 800307a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800307e:	f7fe f9f3 	bl	8001468 <HAL_GetTick>
 8003082:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	88fa      	ldrh	r2, [r7, #6]
 8003088:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	88fa      	ldrh	r2, [r7, #6]
 800308e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	689b      	ldr	r3, [r3, #8]
 8003094:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003098:	d108      	bne.n	80030ac <HAL_UART_Transmit+0x6c>
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	691b      	ldr	r3, [r3, #16]
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d104      	bne.n	80030ac <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80030a2:	2300      	movs	r3, #0
 80030a4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80030a6:	68bb      	ldr	r3, [r7, #8]
 80030a8:	61bb      	str	r3, [r7, #24]
 80030aa:	e003      	b.n	80030b4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80030ac:	68bb      	ldr	r3, [r7, #8]
 80030ae:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80030b0:	2300      	movs	r3, #0
 80030b2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80030b4:	e02a      	b.n	800310c <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80030b6:	683b      	ldr	r3, [r7, #0]
 80030b8:	9300      	str	r3, [sp, #0]
 80030ba:	697b      	ldr	r3, [r7, #20]
 80030bc:	2200      	movs	r2, #0
 80030be:	2180      	movs	r1, #128	; 0x80
 80030c0:	68f8      	ldr	r0, [r7, #12]
 80030c2:	f000 fc17 	bl	80038f4 <UART_WaitOnFlagUntilTimeout>
 80030c6:	4603      	mov	r3, r0
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d001      	beq.n	80030d0 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 80030cc:	2303      	movs	r3, #3
 80030ce:	e036      	b.n	800313e <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 80030d0:	69fb      	ldr	r3, [r7, #28]
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d10b      	bne.n	80030ee <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80030d6:	69bb      	ldr	r3, [r7, #24]
 80030d8:	881b      	ldrh	r3, [r3, #0]
 80030da:	461a      	mov	r2, r3
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80030e4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80030e6:	69bb      	ldr	r3, [r7, #24]
 80030e8:	3302      	adds	r3, #2
 80030ea:	61bb      	str	r3, [r7, #24]
 80030ec:	e007      	b.n	80030fe <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80030ee:	69fb      	ldr	r3, [r7, #28]
 80030f0:	781a      	ldrb	r2, [r3, #0]
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80030f8:	69fb      	ldr	r3, [r7, #28]
 80030fa:	3301      	adds	r3, #1
 80030fc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003102:	b29b      	uxth	r3, r3
 8003104:	3b01      	subs	r3, #1
 8003106:	b29a      	uxth	r2, r3
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003110:	b29b      	uxth	r3, r3
 8003112:	2b00      	cmp	r3, #0
 8003114:	d1cf      	bne.n	80030b6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003116:	683b      	ldr	r3, [r7, #0]
 8003118:	9300      	str	r3, [sp, #0]
 800311a:	697b      	ldr	r3, [r7, #20]
 800311c:	2200      	movs	r2, #0
 800311e:	2140      	movs	r1, #64	; 0x40
 8003120:	68f8      	ldr	r0, [r7, #12]
 8003122:	f000 fbe7 	bl	80038f4 <UART_WaitOnFlagUntilTimeout>
 8003126:	4603      	mov	r3, r0
 8003128:	2b00      	cmp	r3, #0
 800312a:	d001      	beq.n	8003130 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 800312c:	2303      	movs	r3, #3
 800312e:	e006      	b.n	800313e <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	2220      	movs	r2, #32
 8003134:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8003138:	2300      	movs	r3, #0
 800313a:	e000      	b.n	800313e <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 800313c:	2302      	movs	r3, #2
  }
}
 800313e:	4618      	mov	r0, r3
 8003140:	3720      	adds	r7, #32
 8003142:	46bd      	mov	sp, r7
 8003144:	bd80      	pop	{r7, pc}
	...

08003148 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8003148:	b580      	push	{r7, lr}
 800314a:	b08c      	sub	sp, #48	; 0x30
 800314c:	af00      	add	r7, sp, #0
 800314e:	60f8      	str	r0, [r7, #12]
 8003150:	60b9      	str	r1, [r7, #8]
 8003152:	4613      	mov	r3, r2
 8003154:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800315c:	b2db      	uxtb	r3, r3
 800315e:	2b20      	cmp	r3, #32
 8003160:	d156      	bne.n	8003210 <HAL_UART_Transmit_DMA+0xc8>
  {
    if ((pData == NULL) || (Size == 0U))
 8003162:	68bb      	ldr	r3, [r7, #8]
 8003164:	2b00      	cmp	r3, #0
 8003166:	d002      	beq.n	800316e <HAL_UART_Transmit_DMA+0x26>
 8003168:	88fb      	ldrh	r3, [r7, #6]
 800316a:	2b00      	cmp	r3, #0
 800316c:	d101      	bne.n	8003172 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 800316e:	2301      	movs	r3, #1
 8003170:	e04f      	b.n	8003212 <HAL_UART_Transmit_DMA+0xca>
    }

    huart->pTxBuffPtr = pData;
 8003172:	68ba      	ldr	r2, [r7, #8]
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	88fa      	ldrh	r2, [r7, #6]
 800317c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	88fa      	ldrh	r2, [r7, #6]
 8003182:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	2200      	movs	r2, #0
 8003188:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	2221      	movs	r2, #33	; 0x21
 800318e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003196:	4a21      	ldr	r2, [pc, #132]	; (800321c <HAL_UART_Transmit_DMA+0xd4>)
 8003198:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800319e:	4a20      	ldr	r2, [pc, #128]	; (8003220 <HAL_UART_Transmit_DMA+0xd8>)
 80031a0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031a6:	4a1f      	ldr	r2, [pc, #124]	; (8003224 <HAL_UART_Transmit_DMA+0xdc>)
 80031a8:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031ae:	2200      	movs	r2, #0
 80031b0:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the UART transmit DMA channel */
    tmp = (const uint32_t *)&pData;
 80031b2:	f107 0308 	add.w	r3, r7, #8
 80031b6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80031bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80031be:	6819      	ldr	r1, [r3, #0]
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	3304      	adds	r3, #4
 80031c6:	461a      	mov	r2, r3
 80031c8:	88fb      	ldrh	r3, [r7, #6]
 80031ca:	f7fe fabf 	bl	800174c <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80031d6:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	3314      	adds	r3, #20
 80031de:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80031e0:	69bb      	ldr	r3, [r7, #24]
 80031e2:	e853 3f00 	ldrex	r3, [r3]
 80031e6:	617b      	str	r3, [r7, #20]
   return(result);
 80031e8:	697b      	ldr	r3, [r7, #20]
 80031ea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80031ee:	62bb      	str	r3, [r7, #40]	; 0x28
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	3314      	adds	r3, #20
 80031f6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80031f8:	627a      	str	r2, [r7, #36]	; 0x24
 80031fa:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80031fc:	6a39      	ldr	r1, [r7, #32]
 80031fe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003200:	e841 2300 	strex	r3, r2, [r1]
 8003204:	61fb      	str	r3, [r7, #28]
   return(result);
 8003206:	69fb      	ldr	r3, [r7, #28]
 8003208:	2b00      	cmp	r3, #0
 800320a:	d1e5      	bne.n	80031d8 <HAL_UART_Transmit_DMA+0x90>

    return HAL_OK;
 800320c:	2300      	movs	r3, #0
 800320e:	e000      	b.n	8003212 <HAL_UART_Transmit_DMA+0xca>
  }
  else
  {
    return HAL_BUSY;
 8003210:	2302      	movs	r3, #2
  }
}
 8003212:	4618      	mov	r0, r3
 8003214:	3730      	adds	r7, #48	; 0x30
 8003216:	46bd      	mov	sp, r7
 8003218:	bd80      	pop	{r7, pc}
 800321a:	bf00      	nop
 800321c:	080037ab 	.word	0x080037ab
 8003220:	08003845 	.word	0x08003845
 8003224:	08003861 	.word	0x08003861

08003228 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003228:	b580      	push	{r7, lr}
 800322a:	b0ba      	sub	sp, #232	; 0xe8
 800322c:	af00      	add	r7, sp, #0
 800322e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	68db      	ldr	r3, [r3, #12]
 8003240:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	695b      	ldr	r3, [r3, #20]
 800324a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800324e:	2300      	movs	r3, #0
 8003250:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8003254:	2300      	movs	r3, #0
 8003256:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800325a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800325e:	f003 030f 	and.w	r3, r3, #15
 8003262:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8003266:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800326a:	2b00      	cmp	r3, #0
 800326c:	d10f      	bne.n	800328e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800326e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003272:	f003 0320 	and.w	r3, r3, #32
 8003276:	2b00      	cmp	r3, #0
 8003278:	d009      	beq.n	800328e <HAL_UART_IRQHandler+0x66>
 800327a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800327e:	f003 0320 	and.w	r3, r3, #32
 8003282:	2b00      	cmp	r3, #0
 8003284:	d003      	beq.n	800328e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003286:	6878      	ldr	r0, [r7, #4]
 8003288:	f000 fca6 	bl	8003bd8 <UART_Receive_IT>
      return;
 800328c:	e25b      	b.n	8003746 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800328e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003292:	2b00      	cmp	r3, #0
 8003294:	f000 80de 	beq.w	8003454 <HAL_UART_IRQHandler+0x22c>
 8003298:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800329c:	f003 0301 	and.w	r3, r3, #1
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d106      	bne.n	80032b2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80032a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80032a8:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	f000 80d1 	beq.w	8003454 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80032b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80032b6:	f003 0301 	and.w	r3, r3, #1
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d00b      	beq.n	80032d6 <HAL_UART_IRQHandler+0xae>
 80032be:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80032c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d005      	beq.n	80032d6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032ce:	f043 0201 	orr.w	r2, r3, #1
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80032d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80032da:	f003 0304 	and.w	r3, r3, #4
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d00b      	beq.n	80032fa <HAL_UART_IRQHandler+0xd2>
 80032e2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80032e6:	f003 0301 	and.w	r3, r3, #1
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d005      	beq.n	80032fa <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032f2:	f043 0202 	orr.w	r2, r3, #2
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80032fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80032fe:	f003 0302 	and.w	r3, r3, #2
 8003302:	2b00      	cmp	r3, #0
 8003304:	d00b      	beq.n	800331e <HAL_UART_IRQHandler+0xf6>
 8003306:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800330a:	f003 0301 	and.w	r3, r3, #1
 800330e:	2b00      	cmp	r3, #0
 8003310:	d005      	beq.n	800331e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003316:	f043 0204 	orr.w	r2, r3, #4
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800331e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003322:	f003 0308 	and.w	r3, r3, #8
 8003326:	2b00      	cmp	r3, #0
 8003328:	d011      	beq.n	800334e <HAL_UART_IRQHandler+0x126>
 800332a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800332e:	f003 0320 	and.w	r3, r3, #32
 8003332:	2b00      	cmp	r3, #0
 8003334:	d105      	bne.n	8003342 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003336:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800333a:	f003 0301 	and.w	r3, r3, #1
 800333e:	2b00      	cmp	r3, #0
 8003340:	d005      	beq.n	800334e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003346:	f043 0208 	orr.w	r2, r3, #8
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003352:	2b00      	cmp	r3, #0
 8003354:	f000 81f2 	beq.w	800373c <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003358:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800335c:	f003 0320 	and.w	r3, r3, #32
 8003360:	2b00      	cmp	r3, #0
 8003362:	d008      	beq.n	8003376 <HAL_UART_IRQHandler+0x14e>
 8003364:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003368:	f003 0320 	and.w	r3, r3, #32
 800336c:	2b00      	cmp	r3, #0
 800336e:	d002      	beq.n	8003376 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003370:	6878      	ldr	r0, [r7, #4]
 8003372:	f000 fc31 	bl	8003bd8 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	695b      	ldr	r3, [r3, #20]
 800337c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003380:	2b00      	cmp	r3, #0
 8003382:	bf14      	ite	ne
 8003384:	2301      	movne	r3, #1
 8003386:	2300      	moveq	r3, #0
 8003388:	b2db      	uxtb	r3, r3
 800338a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003392:	f003 0308 	and.w	r3, r3, #8
 8003396:	2b00      	cmp	r3, #0
 8003398:	d103      	bne.n	80033a2 <HAL_UART_IRQHandler+0x17a>
 800339a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d04f      	beq.n	8003442 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80033a2:	6878      	ldr	r0, [r7, #4]
 80033a4:	f000 fb3b 	bl	8003a1e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	695b      	ldr	r3, [r3, #20]
 80033ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d041      	beq.n	800343a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	3314      	adds	r3, #20
 80033bc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033c0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80033c4:	e853 3f00 	ldrex	r3, [r3]
 80033c8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80033cc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80033d0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80033d4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	3314      	adds	r3, #20
 80033de:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80033e2:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80033e6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033ea:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80033ee:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80033f2:	e841 2300 	strex	r3, r2, [r1]
 80033f6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80033fa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d1d9      	bne.n	80033b6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003406:	2b00      	cmp	r3, #0
 8003408:	d013      	beq.n	8003432 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800340e:	4a7e      	ldr	r2, [pc, #504]	; (8003608 <HAL_UART_IRQHandler+0x3e0>)
 8003410:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003416:	4618      	mov	r0, r3
 8003418:	f7fe fa34 	bl	8001884 <HAL_DMA_Abort_IT>
 800341c:	4603      	mov	r3, r0
 800341e:	2b00      	cmp	r3, #0
 8003420:	d016      	beq.n	8003450 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003426:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003428:	687a      	ldr	r2, [r7, #4]
 800342a:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800342c:	4610      	mov	r0, r2
 800342e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003430:	e00e      	b.n	8003450 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003432:	6878      	ldr	r0, [r7, #4]
 8003434:	f000 f9a5 	bl	8003782 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003438:	e00a      	b.n	8003450 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800343a:	6878      	ldr	r0, [r7, #4]
 800343c:	f000 f9a1 	bl	8003782 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003440:	e006      	b.n	8003450 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003442:	6878      	ldr	r0, [r7, #4]
 8003444:	f000 f99d 	bl	8003782 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	2200      	movs	r2, #0
 800344c:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 800344e:	e175      	b.n	800373c <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003450:	bf00      	nop
    return;
 8003452:	e173      	b.n	800373c <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003458:	2b01      	cmp	r3, #1
 800345a:	f040 814f 	bne.w	80036fc <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800345e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003462:	f003 0310 	and.w	r3, r3, #16
 8003466:	2b00      	cmp	r3, #0
 8003468:	f000 8148 	beq.w	80036fc <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800346c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003470:	f003 0310 	and.w	r3, r3, #16
 8003474:	2b00      	cmp	r3, #0
 8003476:	f000 8141 	beq.w	80036fc <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800347a:	2300      	movs	r3, #0
 800347c:	60bb      	str	r3, [r7, #8]
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	60bb      	str	r3, [r7, #8]
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	685b      	ldr	r3, [r3, #4]
 800348c:	60bb      	str	r3, [r7, #8]
 800348e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	695b      	ldr	r3, [r3, #20]
 8003496:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800349a:	2b00      	cmp	r3, #0
 800349c:	f000 80b6 	beq.w	800360c <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	685b      	ldr	r3, [r3, #4]
 80034a8:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80034ac:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	f000 8145 	beq.w	8003740 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80034ba:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80034be:	429a      	cmp	r2, r3
 80034c0:	f080 813e 	bcs.w	8003740 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80034ca:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80034d0:	699b      	ldr	r3, [r3, #24]
 80034d2:	2b20      	cmp	r3, #32
 80034d4:	f000 8088 	beq.w	80035e8 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	330c      	adds	r3, #12
 80034de:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034e2:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80034e6:	e853 3f00 	ldrex	r3, [r3]
 80034ea:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80034ee:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80034f2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80034f6:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	330c      	adds	r3, #12
 8003500:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8003504:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8003508:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800350c:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8003510:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8003514:	e841 2300 	strex	r3, r2, [r1]
 8003518:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800351c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003520:	2b00      	cmp	r3, #0
 8003522:	d1d9      	bne.n	80034d8 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	3314      	adds	r3, #20
 800352a:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800352c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800352e:	e853 3f00 	ldrex	r3, [r3]
 8003532:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8003534:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003536:	f023 0301 	bic.w	r3, r3, #1
 800353a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	3314      	adds	r3, #20
 8003544:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003548:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800354c:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800354e:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8003550:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8003554:	e841 2300 	strex	r3, r2, [r1]
 8003558:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800355a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800355c:	2b00      	cmp	r3, #0
 800355e:	d1e1      	bne.n	8003524 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	3314      	adds	r3, #20
 8003566:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003568:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800356a:	e853 3f00 	ldrex	r3, [r3]
 800356e:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8003570:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003572:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003576:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	3314      	adds	r3, #20
 8003580:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8003584:	66fa      	str	r2, [r7, #108]	; 0x6c
 8003586:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003588:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800358a:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800358c:	e841 2300 	strex	r3, r2, [r1]
 8003590:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8003592:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003594:	2b00      	cmp	r3, #0
 8003596:	d1e3      	bne.n	8003560 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	2220      	movs	r2, #32
 800359c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	2200      	movs	r2, #0
 80035a4:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	330c      	adds	r3, #12
 80035ac:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80035ae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80035b0:	e853 3f00 	ldrex	r3, [r3]
 80035b4:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80035b6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80035b8:	f023 0310 	bic.w	r3, r3, #16
 80035bc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	330c      	adds	r3, #12
 80035c6:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80035ca:	65ba      	str	r2, [r7, #88]	; 0x58
 80035cc:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80035ce:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80035d0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80035d2:	e841 2300 	strex	r3, r2, [r1]
 80035d6:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80035d8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d1e3      	bne.n	80035a6 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035e2:	4618      	mov	r0, r3
 80035e4:	f7fe f912 	bl	800180c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	2202      	movs	r2, #2
 80035ec:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80035f6:	b29b      	uxth	r3, r3
 80035f8:	1ad3      	subs	r3, r2, r3
 80035fa:	b29b      	uxth	r3, r3
 80035fc:	4619      	mov	r1, r3
 80035fe:	6878      	ldr	r0, [r7, #4]
 8003600:	f000 f8c8 	bl	8003794 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003604:	e09c      	b.n	8003740 <HAL_UART_IRQHandler+0x518>
 8003606:	bf00      	nop
 8003608:	08003ae3 	.word	0x08003ae3
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003614:	b29b      	uxth	r3, r3
 8003616:	1ad3      	subs	r3, r2, r3
 8003618:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003620:	b29b      	uxth	r3, r3
 8003622:	2b00      	cmp	r3, #0
 8003624:	f000 808e 	beq.w	8003744 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8003628:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800362c:	2b00      	cmp	r3, #0
 800362e:	f000 8089 	beq.w	8003744 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	330c      	adds	r3, #12
 8003638:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800363a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800363c:	e853 3f00 	ldrex	r3, [r3]
 8003640:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8003642:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003644:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003648:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	330c      	adds	r3, #12
 8003652:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8003656:	647a      	str	r2, [r7, #68]	; 0x44
 8003658:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800365a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800365c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800365e:	e841 2300 	strex	r3, r2, [r1]
 8003662:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8003664:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003666:	2b00      	cmp	r3, #0
 8003668:	d1e3      	bne.n	8003632 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	3314      	adds	r3, #20
 8003670:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003672:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003674:	e853 3f00 	ldrex	r3, [r3]
 8003678:	623b      	str	r3, [r7, #32]
   return(result);
 800367a:	6a3b      	ldr	r3, [r7, #32]
 800367c:	f023 0301 	bic.w	r3, r3, #1
 8003680:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	3314      	adds	r3, #20
 800368a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800368e:	633a      	str	r2, [r7, #48]	; 0x30
 8003690:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003692:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003694:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003696:	e841 2300 	strex	r3, r2, [r1]
 800369a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800369c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d1e3      	bne.n	800366a <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	2220      	movs	r2, #32
 80036a6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	2200      	movs	r2, #0
 80036ae:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	330c      	adds	r3, #12
 80036b6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036b8:	693b      	ldr	r3, [r7, #16]
 80036ba:	e853 3f00 	ldrex	r3, [r3]
 80036be:	60fb      	str	r3, [r7, #12]
   return(result);
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	f023 0310 	bic.w	r3, r3, #16
 80036c6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	330c      	adds	r3, #12
 80036d0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80036d4:	61fa      	str	r2, [r7, #28]
 80036d6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036d8:	69b9      	ldr	r1, [r7, #24]
 80036da:	69fa      	ldr	r2, [r7, #28]
 80036dc:	e841 2300 	strex	r3, r2, [r1]
 80036e0:	617b      	str	r3, [r7, #20]
   return(result);
 80036e2:	697b      	ldr	r3, [r7, #20]
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d1e3      	bne.n	80036b0 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	2202      	movs	r2, #2
 80036ec:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80036ee:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80036f2:	4619      	mov	r1, r3
 80036f4:	6878      	ldr	r0, [r7, #4]
 80036f6:	f000 f84d 	bl	8003794 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80036fa:	e023      	b.n	8003744 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80036fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003700:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003704:	2b00      	cmp	r3, #0
 8003706:	d009      	beq.n	800371c <HAL_UART_IRQHandler+0x4f4>
 8003708:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800370c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003710:	2b00      	cmp	r3, #0
 8003712:	d003      	beq.n	800371c <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8003714:	6878      	ldr	r0, [r7, #4]
 8003716:	f000 f9f8 	bl	8003b0a <UART_Transmit_IT>
    return;
 800371a:	e014      	b.n	8003746 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800371c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003720:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003724:	2b00      	cmp	r3, #0
 8003726:	d00e      	beq.n	8003746 <HAL_UART_IRQHandler+0x51e>
 8003728:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800372c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003730:	2b00      	cmp	r3, #0
 8003732:	d008      	beq.n	8003746 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8003734:	6878      	ldr	r0, [r7, #4]
 8003736:	f000 fa37 	bl	8003ba8 <UART_EndTransmit_IT>
    return;
 800373a:	e004      	b.n	8003746 <HAL_UART_IRQHandler+0x51e>
    return;
 800373c:	bf00      	nop
 800373e:	e002      	b.n	8003746 <HAL_UART_IRQHandler+0x51e>
      return;
 8003740:	bf00      	nop
 8003742:	e000      	b.n	8003746 <HAL_UART_IRQHandler+0x51e>
      return;
 8003744:	bf00      	nop
  }
}
 8003746:	37e8      	adds	r7, #232	; 0xe8
 8003748:	46bd      	mov	sp, r7
 800374a:	bd80      	pop	{r7, pc}

0800374c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800374c:	b480      	push	{r7}
 800374e:	b083      	sub	sp, #12
 8003750:	af00      	add	r7, sp, #0
 8003752:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003754:	bf00      	nop
 8003756:	370c      	adds	r7, #12
 8003758:	46bd      	mov	sp, r7
 800375a:	bc80      	pop	{r7}
 800375c:	4770      	bx	lr

0800375e <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800375e:	b480      	push	{r7}
 8003760:	b083      	sub	sp, #12
 8003762:	af00      	add	r7, sp, #0
 8003764:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8003766:	bf00      	nop
 8003768:	370c      	adds	r7, #12
 800376a:	46bd      	mov	sp, r7
 800376c:	bc80      	pop	{r7}
 800376e:	4770      	bx	lr

08003770 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003770:	b480      	push	{r7}
 8003772:	b083      	sub	sp, #12
 8003774:	af00      	add	r7, sp, #0
 8003776:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8003778:	bf00      	nop
 800377a:	370c      	adds	r7, #12
 800377c:	46bd      	mov	sp, r7
 800377e:	bc80      	pop	{r7}
 8003780:	4770      	bx	lr

08003782 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003782:	b480      	push	{r7}
 8003784:	b083      	sub	sp, #12
 8003786:	af00      	add	r7, sp, #0
 8003788:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800378a:	bf00      	nop
 800378c:	370c      	adds	r7, #12
 800378e:	46bd      	mov	sp, r7
 8003790:	bc80      	pop	{r7}
 8003792:	4770      	bx	lr

08003794 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003794:	b480      	push	{r7}
 8003796:	b083      	sub	sp, #12
 8003798:	af00      	add	r7, sp, #0
 800379a:	6078      	str	r0, [r7, #4]
 800379c:	460b      	mov	r3, r1
 800379e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80037a0:	bf00      	nop
 80037a2:	370c      	adds	r7, #12
 80037a4:	46bd      	mov	sp, r7
 80037a6:	bc80      	pop	{r7}
 80037a8:	4770      	bx	lr

080037aa <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80037aa:	b580      	push	{r7, lr}
 80037ac:	b090      	sub	sp, #64	; 0x40
 80037ae:	af00      	add	r7, sp, #0
 80037b0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037b6:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f003 0320 	and.w	r3, r3, #32
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d137      	bne.n	8003836 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 80037c6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80037c8:	2200      	movs	r2, #0
 80037ca:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80037cc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	3314      	adds	r3, #20
 80037d2:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037d6:	e853 3f00 	ldrex	r3, [r3]
 80037da:	623b      	str	r3, [r7, #32]
   return(result);
 80037dc:	6a3b      	ldr	r3, [r7, #32]
 80037de:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80037e2:	63bb      	str	r3, [r7, #56]	; 0x38
 80037e4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	3314      	adds	r3, #20
 80037ea:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80037ec:	633a      	str	r2, [r7, #48]	; 0x30
 80037ee:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037f0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80037f2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80037f4:	e841 2300 	strex	r3, r2, [r1]
 80037f8:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80037fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d1e5      	bne.n	80037cc <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003800:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	330c      	adds	r3, #12
 8003806:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003808:	693b      	ldr	r3, [r7, #16]
 800380a:	e853 3f00 	ldrex	r3, [r3]
 800380e:	60fb      	str	r3, [r7, #12]
   return(result);
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003816:	637b      	str	r3, [r7, #52]	; 0x34
 8003818:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	330c      	adds	r3, #12
 800381e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003820:	61fa      	str	r2, [r7, #28]
 8003822:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003824:	69b9      	ldr	r1, [r7, #24]
 8003826:	69fa      	ldr	r2, [r7, #28]
 8003828:	e841 2300 	strex	r3, r2, [r1]
 800382c:	617b      	str	r3, [r7, #20]
   return(result);
 800382e:	697b      	ldr	r3, [r7, #20]
 8003830:	2b00      	cmp	r3, #0
 8003832:	d1e5      	bne.n	8003800 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8003834:	e002      	b.n	800383c <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8003836:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8003838:	f7ff ff88 	bl	800374c <HAL_UART_TxCpltCallback>
}
 800383c:	bf00      	nop
 800383e:	3740      	adds	r7, #64	; 0x40
 8003840:	46bd      	mov	sp, r7
 8003842:	bd80      	pop	{r7, pc}

08003844 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8003844:	b580      	push	{r7, lr}
 8003846:	b084      	sub	sp, #16
 8003848:	af00      	add	r7, sp, #0
 800384a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003850:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8003852:	68f8      	ldr	r0, [r7, #12]
 8003854:	f7ff ff83 	bl	800375e <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003858:	bf00      	nop
 800385a:	3710      	adds	r7, #16
 800385c:	46bd      	mov	sp, r7
 800385e:	bd80      	pop	{r7, pc}

08003860 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8003860:	b580      	push	{r7, lr}
 8003862:	b084      	sub	sp, #16
 8003864:	af00      	add	r7, sp, #0
 8003866:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8003868:	2300      	movs	r3, #0
 800386a:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003870:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8003872:	68bb      	ldr	r3, [r7, #8]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	695b      	ldr	r3, [r3, #20]
 8003878:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800387c:	2b00      	cmp	r3, #0
 800387e:	bf14      	ite	ne
 8003880:	2301      	movne	r3, #1
 8003882:	2300      	moveq	r3, #0
 8003884:	b2db      	uxtb	r3, r3
 8003886:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8003888:	68bb      	ldr	r3, [r7, #8]
 800388a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800388e:	b2db      	uxtb	r3, r3
 8003890:	2b21      	cmp	r3, #33	; 0x21
 8003892:	d108      	bne.n	80038a6 <UART_DMAError+0x46>
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	2b00      	cmp	r3, #0
 8003898:	d005      	beq.n	80038a6 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800389a:	68bb      	ldr	r3, [r7, #8]
 800389c:	2200      	movs	r2, #0
 800389e:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 80038a0:	68b8      	ldr	r0, [r7, #8]
 80038a2:	f000 f895 	bl	80039d0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80038a6:	68bb      	ldr	r3, [r7, #8]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	695b      	ldr	r3, [r3, #20]
 80038ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	bf14      	ite	ne
 80038b4:	2301      	movne	r3, #1
 80038b6:	2300      	moveq	r3, #0
 80038b8:	b2db      	uxtb	r3, r3
 80038ba:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80038bc:	68bb      	ldr	r3, [r7, #8]
 80038be:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80038c2:	b2db      	uxtb	r3, r3
 80038c4:	2b22      	cmp	r3, #34	; 0x22
 80038c6:	d108      	bne.n	80038da <UART_DMAError+0x7a>
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d005      	beq.n	80038da <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80038ce:	68bb      	ldr	r3, [r7, #8]
 80038d0:	2200      	movs	r2, #0
 80038d2:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 80038d4:	68b8      	ldr	r0, [r7, #8]
 80038d6:	f000 f8a2 	bl	8003a1e <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80038da:	68bb      	ldr	r3, [r7, #8]
 80038dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038de:	f043 0210 	orr.w	r2, r3, #16
 80038e2:	68bb      	ldr	r3, [r7, #8]
 80038e4:	645a      	str	r2, [r3, #68]	; 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80038e6:	68b8      	ldr	r0, [r7, #8]
 80038e8:	f7ff ff4b 	bl	8003782 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80038ec:	bf00      	nop
 80038ee:	3710      	adds	r7, #16
 80038f0:	46bd      	mov	sp, r7
 80038f2:	bd80      	pop	{r7, pc}

080038f4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80038f4:	b580      	push	{r7, lr}
 80038f6:	b090      	sub	sp, #64	; 0x40
 80038f8:	af00      	add	r7, sp, #0
 80038fa:	60f8      	str	r0, [r7, #12]
 80038fc:	60b9      	str	r1, [r7, #8]
 80038fe:	603b      	str	r3, [r7, #0]
 8003900:	4613      	mov	r3, r2
 8003902:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003904:	e050      	b.n	80039a8 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003906:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003908:	f1b3 3fff 	cmp.w	r3, #4294967295
 800390c:	d04c      	beq.n	80039a8 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800390e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003910:	2b00      	cmp	r3, #0
 8003912:	d007      	beq.n	8003924 <UART_WaitOnFlagUntilTimeout+0x30>
 8003914:	f7fd fda8 	bl	8001468 <HAL_GetTick>
 8003918:	4602      	mov	r2, r0
 800391a:	683b      	ldr	r3, [r7, #0]
 800391c:	1ad3      	subs	r3, r2, r3
 800391e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003920:	429a      	cmp	r2, r3
 8003922:	d241      	bcs.n	80039a8 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	330c      	adds	r3, #12
 800392a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800392c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800392e:	e853 3f00 	ldrex	r3, [r3]
 8003932:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003934:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003936:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800393a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	330c      	adds	r3, #12
 8003942:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003944:	637a      	str	r2, [r7, #52]	; 0x34
 8003946:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003948:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800394a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800394c:	e841 2300 	strex	r3, r2, [r1]
 8003950:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003952:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003954:	2b00      	cmp	r3, #0
 8003956:	d1e5      	bne.n	8003924 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	3314      	adds	r3, #20
 800395e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003960:	697b      	ldr	r3, [r7, #20]
 8003962:	e853 3f00 	ldrex	r3, [r3]
 8003966:	613b      	str	r3, [r7, #16]
   return(result);
 8003968:	693b      	ldr	r3, [r7, #16]
 800396a:	f023 0301 	bic.w	r3, r3, #1
 800396e:	63bb      	str	r3, [r7, #56]	; 0x38
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	3314      	adds	r3, #20
 8003976:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003978:	623a      	str	r2, [r7, #32]
 800397a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800397c:	69f9      	ldr	r1, [r7, #28]
 800397e:	6a3a      	ldr	r2, [r7, #32]
 8003980:	e841 2300 	strex	r3, r2, [r1]
 8003984:	61bb      	str	r3, [r7, #24]
   return(result);
 8003986:	69bb      	ldr	r3, [r7, #24]
 8003988:	2b00      	cmp	r3, #0
 800398a:	d1e5      	bne.n	8003958 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	2220      	movs	r2, #32
 8003990:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	2220      	movs	r2, #32
 8003998:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	2200      	movs	r2, #0
 80039a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 80039a4:	2303      	movs	r3, #3
 80039a6:	e00f      	b.n	80039c8 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	681a      	ldr	r2, [r3, #0]
 80039ae:	68bb      	ldr	r3, [r7, #8]
 80039b0:	4013      	ands	r3, r2
 80039b2:	68ba      	ldr	r2, [r7, #8]
 80039b4:	429a      	cmp	r2, r3
 80039b6:	bf0c      	ite	eq
 80039b8:	2301      	moveq	r3, #1
 80039ba:	2300      	movne	r3, #0
 80039bc:	b2db      	uxtb	r3, r3
 80039be:	461a      	mov	r2, r3
 80039c0:	79fb      	ldrb	r3, [r7, #7]
 80039c2:	429a      	cmp	r2, r3
 80039c4:	d09f      	beq.n	8003906 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80039c6:	2300      	movs	r3, #0
}
 80039c8:	4618      	mov	r0, r3
 80039ca:	3740      	adds	r7, #64	; 0x40
 80039cc:	46bd      	mov	sp, r7
 80039ce:	bd80      	pop	{r7, pc}

080039d0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80039d0:	b480      	push	{r7}
 80039d2:	b089      	sub	sp, #36	; 0x24
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	330c      	adds	r3, #12
 80039de:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	e853 3f00 	ldrex	r3, [r3]
 80039e6:	60bb      	str	r3, [r7, #8]
   return(result);
 80039e8:	68bb      	ldr	r3, [r7, #8]
 80039ea:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80039ee:	61fb      	str	r3, [r7, #28]
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	330c      	adds	r3, #12
 80039f6:	69fa      	ldr	r2, [r7, #28]
 80039f8:	61ba      	str	r2, [r7, #24]
 80039fa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039fc:	6979      	ldr	r1, [r7, #20]
 80039fe:	69ba      	ldr	r2, [r7, #24]
 8003a00:	e841 2300 	strex	r3, r2, [r1]
 8003a04:	613b      	str	r3, [r7, #16]
   return(result);
 8003a06:	693b      	ldr	r3, [r7, #16]
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d1e5      	bne.n	80039d8 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	2220      	movs	r2, #32
 8003a10:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
}
 8003a14:	bf00      	nop
 8003a16:	3724      	adds	r7, #36	; 0x24
 8003a18:	46bd      	mov	sp, r7
 8003a1a:	bc80      	pop	{r7}
 8003a1c:	4770      	bx	lr

08003a1e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003a1e:	b480      	push	{r7}
 8003a20:	b095      	sub	sp, #84	; 0x54
 8003a22:	af00      	add	r7, sp, #0
 8003a24:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	330c      	adds	r3, #12
 8003a2c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a2e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003a30:	e853 3f00 	ldrex	r3, [r3]
 8003a34:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8003a36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a38:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003a3c:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	330c      	adds	r3, #12
 8003a44:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003a46:	643a      	str	r2, [r7, #64]	; 0x40
 8003a48:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a4a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8003a4c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003a4e:	e841 2300 	strex	r3, r2, [r1]
 8003a52:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003a54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d1e5      	bne.n	8003a26 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	3314      	adds	r3, #20
 8003a60:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a62:	6a3b      	ldr	r3, [r7, #32]
 8003a64:	e853 3f00 	ldrex	r3, [r3]
 8003a68:	61fb      	str	r3, [r7, #28]
   return(result);
 8003a6a:	69fb      	ldr	r3, [r7, #28]
 8003a6c:	f023 0301 	bic.w	r3, r3, #1
 8003a70:	64bb      	str	r3, [r7, #72]	; 0x48
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	3314      	adds	r3, #20
 8003a78:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003a7a:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003a7c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a7e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003a80:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003a82:	e841 2300 	strex	r3, r2, [r1]
 8003a86:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003a88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d1e5      	bne.n	8003a5a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a92:	2b01      	cmp	r3, #1
 8003a94:	d119      	bne.n	8003aca <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	330c      	adds	r3, #12
 8003a9c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	e853 3f00 	ldrex	r3, [r3]
 8003aa4:	60bb      	str	r3, [r7, #8]
   return(result);
 8003aa6:	68bb      	ldr	r3, [r7, #8]
 8003aa8:	f023 0310 	bic.w	r3, r3, #16
 8003aac:	647b      	str	r3, [r7, #68]	; 0x44
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	330c      	adds	r3, #12
 8003ab4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003ab6:	61ba      	str	r2, [r7, #24]
 8003ab8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003aba:	6979      	ldr	r1, [r7, #20]
 8003abc:	69ba      	ldr	r2, [r7, #24]
 8003abe:	e841 2300 	strex	r3, r2, [r1]
 8003ac2:	613b      	str	r3, [r7, #16]
   return(result);
 8003ac4:	693b      	ldr	r3, [r7, #16]
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d1e5      	bne.n	8003a96 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	2220      	movs	r2, #32
 8003ace:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	2200      	movs	r2, #0
 8003ad6:	631a      	str	r2, [r3, #48]	; 0x30
}
 8003ad8:	bf00      	nop
 8003ada:	3754      	adds	r7, #84	; 0x54
 8003adc:	46bd      	mov	sp, r7
 8003ade:	bc80      	pop	{r7}
 8003ae0:	4770      	bx	lr

08003ae2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003ae2:	b580      	push	{r7, lr}
 8003ae4:	b084      	sub	sp, #16
 8003ae6:	af00      	add	r7, sp, #0
 8003ae8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003aee:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	2200      	movs	r2, #0
 8003af4:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	2200      	movs	r2, #0
 8003afa:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003afc:	68f8      	ldr	r0, [r7, #12]
 8003afe:	f7ff fe40 	bl	8003782 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003b02:	bf00      	nop
 8003b04:	3710      	adds	r7, #16
 8003b06:	46bd      	mov	sp, r7
 8003b08:	bd80      	pop	{r7, pc}

08003b0a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003b0a:	b480      	push	{r7}
 8003b0c:	b085      	sub	sp, #20
 8003b0e:	af00      	add	r7, sp, #0
 8003b10:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003b18:	b2db      	uxtb	r3, r3
 8003b1a:	2b21      	cmp	r3, #33	; 0x21
 8003b1c:	d13e      	bne.n	8003b9c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	689b      	ldr	r3, [r3, #8]
 8003b22:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003b26:	d114      	bne.n	8003b52 <UART_Transmit_IT+0x48>
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	691b      	ldr	r3, [r3, #16]
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d110      	bne.n	8003b52 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	6a1b      	ldr	r3, [r3, #32]
 8003b34:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	881b      	ldrh	r3, [r3, #0]
 8003b3a:	461a      	mov	r2, r3
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003b44:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	6a1b      	ldr	r3, [r3, #32]
 8003b4a:	1c9a      	adds	r2, r3, #2
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	621a      	str	r2, [r3, #32]
 8003b50:	e008      	b.n	8003b64 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	6a1b      	ldr	r3, [r3, #32]
 8003b56:	1c59      	adds	r1, r3, #1
 8003b58:	687a      	ldr	r2, [r7, #4]
 8003b5a:	6211      	str	r1, [r2, #32]
 8003b5c:	781a      	ldrb	r2, [r3, #0]
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003b68:	b29b      	uxth	r3, r3
 8003b6a:	3b01      	subs	r3, #1
 8003b6c:	b29b      	uxth	r3, r3
 8003b6e:	687a      	ldr	r2, [r7, #4]
 8003b70:	4619      	mov	r1, r3
 8003b72:	84d1      	strh	r1, [r2, #38]	; 0x26
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d10f      	bne.n	8003b98 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	68da      	ldr	r2, [r3, #12]
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003b86:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	68da      	ldr	r2, [r3, #12]
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003b96:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003b98:	2300      	movs	r3, #0
 8003b9a:	e000      	b.n	8003b9e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8003b9c:	2302      	movs	r3, #2
  }
}
 8003b9e:	4618      	mov	r0, r3
 8003ba0:	3714      	adds	r7, #20
 8003ba2:	46bd      	mov	sp, r7
 8003ba4:	bc80      	pop	{r7}
 8003ba6:	4770      	bx	lr

08003ba8 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003ba8:	b580      	push	{r7, lr}
 8003baa:	b082      	sub	sp, #8
 8003bac:	af00      	add	r7, sp, #0
 8003bae:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	68da      	ldr	r2, [r3, #12]
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003bbe:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	2220      	movs	r2, #32
 8003bc4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003bc8:	6878      	ldr	r0, [r7, #4]
 8003bca:	f7ff fdbf 	bl	800374c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003bce:	2300      	movs	r3, #0
}
 8003bd0:	4618      	mov	r0, r3
 8003bd2:	3708      	adds	r7, #8
 8003bd4:	46bd      	mov	sp, r7
 8003bd6:	bd80      	pop	{r7, pc}

08003bd8 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003bd8:	b580      	push	{r7, lr}
 8003bda:	b08c      	sub	sp, #48	; 0x30
 8003bdc:	af00      	add	r7, sp, #0
 8003bde:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003be6:	b2db      	uxtb	r3, r3
 8003be8:	2b22      	cmp	r3, #34	; 0x22
 8003bea:	f040 80ae 	bne.w	8003d4a <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	689b      	ldr	r3, [r3, #8]
 8003bf2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003bf6:	d117      	bne.n	8003c28 <UART_Receive_IT+0x50>
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	691b      	ldr	r3, [r3, #16]
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d113      	bne.n	8003c28 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8003c00:	2300      	movs	r3, #0
 8003c02:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c08:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	685b      	ldr	r3, [r3, #4]
 8003c10:	b29b      	uxth	r3, r3
 8003c12:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003c16:	b29a      	uxth	r2, r3
 8003c18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c1a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c20:	1c9a      	adds	r2, r3, #2
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	629a      	str	r2, [r3, #40]	; 0x28
 8003c26:	e026      	b.n	8003c76 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c2c:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8003c2e:	2300      	movs	r3, #0
 8003c30:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	689b      	ldr	r3, [r3, #8]
 8003c36:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003c3a:	d007      	beq.n	8003c4c <UART_Receive_IT+0x74>
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	689b      	ldr	r3, [r3, #8]
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d10a      	bne.n	8003c5a <UART_Receive_IT+0x82>
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	691b      	ldr	r3, [r3, #16]
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d106      	bne.n	8003c5a <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	685b      	ldr	r3, [r3, #4]
 8003c52:	b2da      	uxtb	r2, r3
 8003c54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c56:	701a      	strb	r2, [r3, #0]
 8003c58:	e008      	b.n	8003c6c <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	685b      	ldr	r3, [r3, #4]
 8003c60:	b2db      	uxtb	r3, r3
 8003c62:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003c66:	b2da      	uxtb	r2, r3
 8003c68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c6a:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c70:	1c5a      	adds	r2, r3, #1
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003c7a:	b29b      	uxth	r3, r3
 8003c7c:	3b01      	subs	r3, #1
 8003c7e:	b29b      	uxth	r3, r3
 8003c80:	687a      	ldr	r2, [r7, #4]
 8003c82:	4619      	mov	r1, r3
 8003c84:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d15d      	bne.n	8003d46 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	68da      	ldr	r2, [r3, #12]
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	f022 0220 	bic.w	r2, r2, #32
 8003c98:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	68da      	ldr	r2, [r3, #12]
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003ca8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	695a      	ldr	r2, [r3, #20]
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	f022 0201 	bic.w	r2, r2, #1
 8003cb8:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	2220      	movs	r2, #32
 8003cbe:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	2200      	movs	r2, #0
 8003cc6:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ccc:	2b01      	cmp	r3, #1
 8003cce:	d135      	bne.n	8003d3c <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	2200      	movs	r2, #0
 8003cd4:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	330c      	adds	r3, #12
 8003cdc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003cde:	697b      	ldr	r3, [r7, #20]
 8003ce0:	e853 3f00 	ldrex	r3, [r3]
 8003ce4:	613b      	str	r3, [r7, #16]
   return(result);
 8003ce6:	693b      	ldr	r3, [r7, #16]
 8003ce8:	f023 0310 	bic.w	r3, r3, #16
 8003cec:	627b      	str	r3, [r7, #36]	; 0x24
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	330c      	adds	r3, #12
 8003cf4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003cf6:	623a      	str	r2, [r7, #32]
 8003cf8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cfa:	69f9      	ldr	r1, [r7, #28]
 8003cfc:	6a3a      	ldr	r2, [r7, #32]
 8003cfe:	e841 2300 	strex	r3, r2, [r1]
 8003d02:	61bb      	str	r3, [r7, #24]
   return(result);
 8003d04:	69bb      	ldr	r3, [r7, #24]
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d1e5      	bne.n	8003cd6 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	f003 0310 	and.w	r3, r3, #16
 8003d14:	2b10      	cmp	r3, #16
 8003d16:	d10a      	bne.n	8003d2e <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003d18:	2300      	movs	r3, #0
 8003d1a:	60fb      	str	r3, [r7, #12]
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	60fb      	str	r3, [r7, #12]
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	685b      	ldr	r3, [r3, #4]
 8003d2a:	60fb      	str	r3, [r7, #12]
 8003d2c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003d32:	4619      	mov	r1, r3
 8003d34:	6878      	ldr	r0, [r7, #4]
 8003d36:	f7ff fd2d 	bl	8003794 <HAL_UARTEx_RxEventCallback>
 8003d3a:	e002      	b.n	8003d42 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8003d3c:	6878      	ldr	r0, [r7, #4]
 8003d3e:	f7ff fd17 	bl	8003770 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8003d42:	2300      	movs	r3, #0
 8003d44:	e002      	b.n	8003d4c <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8003d46:	2300      	movs	r3, #0
 8003d48:	e000      	b.n	8003d4c <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8003d4a:	2302      	movs	r3, #2
  }
}
 8003d4c:	4618      	mov	r0, r3
 8003d4e:	3730      	adds	r7, #48	; 0x30
 8003d50:	46bd      	mov	sp, r7
 8003d52:	bd80      	pop	{r7, pc}

08003d54 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003d54:	b580      	push	{r7, lr}
 8003d56:	b084      	sub	sp, #16
 8003d58:	af00      	add	r7, sp, #0
 8003d5a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	691b      	ldr	r3, [r3, #16]
 8003d62:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	68da      	ldr	r2, [r3, #12]
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	430a      	orrs	r2, r1
 8003d70:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	689a      	ldr	r2, [r3, #8]
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	691b      	ldr	r3, [r3, #16]
 8003d7a:	431a      	orrs	r2, r3
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	695b      	ldr	r3, [r3, #20]
 8003d80:	4313      	orrs	r3, r2
 8003d82:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	68db      	ldr	r3, [r3, #12]
 8003d8a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8003d8e:	f023 030c 	bic.w	r3, r3, #12
 8003d92:	687a      	ldr	r2, [r7, #4]
 8003d94:	6812      	ldr	r2, [r2, #0]
 8003d96:	68b9      	ldr	r1, [r7, #8]
 8003d98:	430b      	orrs	r3, r1
 8003d9a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	695b      	ldr	r3, [r3, #20]
 8003da2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	699a      	ldr	r2, [r3, #24]
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	430a      	orrs	r2, r1
 8003db0:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	4a2c      	ldr	r2, [pc, #176]	; (8003e68 <UART_SetConfig+0x114>)
 8003db8:	4293      	cmp	r3, r2
 8003dba:	d103      	bne.n	8003dc4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003dbc:	f7fe fcc0 	bl	8002740 <HAL_RCC_GetPCLK2Freq>
 8003dc0:	60f8      	str	r0, [r7, #12]
 8003dc2:	e002      	b.n	8003dca <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003dc4:	f7fe fca8 	bl	8002718 <HAL_RCC_GetPCLK1Freq>
 8003dc8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003dca:	68fa      	ldr	r2, [r7, #12]
 8003dcc:	4613      	mov	r3, r2
 8003dce:	009b      	lsls	r3, r3, #2
 8003dd0:	4413      	add	r3, r2
 8003dd2:	009a      	lsls	r2, r3, #2
 8003dd4:	441a      	add	r2, r3
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	685b      	ldr	r3, [r3, #4]
 8003dda:	009b      	lsls	r3, r3, #2
 8003ddc:	fbb2 f3f3 	udiv	r3, r2, r3
 8003de0:	4a22      	ldr	r2, [pc, #136]	; (8003e6c <UART_SetConfig+0x118>)
 8003de2:	fba2 2303 	umull	r2, r3, r2, r3
 8003de6:	095b      	lsrs	r3, r3, #5
 8003de8:	0119      	lsls	r1, r3, #4
 8003dea:	68fa      	ldr	r2, [r7, #12]
 8003dec:	4613      	mov	r3, r2
 8003dee:	009b      	lsls	r3, r3, #2
 8003df0:	4413      	add	r3, r2
 8003df2:	009a      	lsls	r2, r3, #2
 8003df4:	441a      	add	r2, r3
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	685b      	ldr	r3, [r3, #4]
 8003dfa:	009b      	lsls	r3, r3, #2
 8003dfc:	fbb2 f2f3 	udiv	r2, r2, r3
 8003e00:	4b1a      	ldr	r3, [pc, #104]	; (8003e6c <UART_SetConfig+0x118>)
 8003e02:	fba3 0302 	umull	r0, r3, r3, r2
 8003e06:	095b      	lsrs	r3, r3, #5
 8003e08:	2064      	movs	r0, #100	; 0x64
 8003e0a:	fb00 f303 	mul.w	r3, r0, r3
 8003e0e:	1ad3      	subs	r3, r2, r3
 8003e10:	011b      	lsls	r3, r3, #4
 8003e12:	3332      	adds	r3, #50	; 0x32
 8003e14:	4a15      	ldr	r2, [pc, #84]	; (8003e6c <UART_SetConfig+0x118>)
 8003e16:	fba2 2303 	umull	r2, r3, r2, r3
 8003e1a:	095b      	lsrs	r3, r3, #5
 8003e1c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003e20:	4419      	add	r1, r3
 8003e22:	68fa      	ldr	r2, [r7, #12]
 8003e24:	4613      	mov	r3, r2
 8003e26:	009b      	lsls	r3, r3, #2
 8003e28:	4413      	add	r3, r2
 8003e2a:	009a      	lsls	r2, r3, #2
 8003e2c:	441a      	add	r2, r3
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	685b      	ldr	r3, [r3, #4]
 8003e32:	009b      	lsls	r3, r3, #2
 8003e34:	fbb2 f2f3 	udiv	r2, r2, r3
 8003e38:	4b0c      	ldr	r3, [pc, #48]	; (8003e6c <UART_SetConfig+0x118>)
 8003e3a:	fba3 0302 	umull	r0, r3, r3, r2
 8003e3e:	095b      	lsrs	r3, r3, #5
 8003e40:	2064      	movs	r0, #100	; 0x64
 8003e42:	fb00 f303 	mul.w	r3, r0, r3
 8003e46:	1ad3      	subs	r3, r2, r3
 8003e48:	011b      	lsls	r3, r3, #4
 8003e4a:	3332      	adds	r3, #50	; 0x32
 8003e4c:	4a07      	ldr	r2, [pc, #28]	; (8003e6c <UART_SetConfig+0x118>)
 8003e4e:	fba2 2303 	umull	r2, r3, r2, r3
 8003e52:	095b      	lsrs	r3, r3, #5
 8003e54:	f003 020f 	and.w	r2, r3, #15
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	440a      	add	r2, r1
 8003e5e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003e60:	bf00      	nop
 8003e62:	3710      	adds	r7, #16
 8003e64:	46bd      	mov	sp, r7
 8003e66:	bd80      	pop	{r7, pc}
 8003e68:	40013800 	.word	0x40013800
 8003e6c:	51eb851f 	.word	0x51eb851f

08003e70 <__errno>:
 8003e70:	4b01      	ldr	r3, [pc, #4]	; (8003e78 <__errno+0x8>)
 8003e72:	6818      	ldr	r0, [r3, #0]
 8003e74:	4770      	bx	lr
 8003e76:	bf00      	nop
 8003e78:	2000000c 	.word	0x2000000c

08003e7c <__libc_init_array>:
 8003e7c:	b570      	push	{r4, r5, r6, lr}
 8003e7e:	2600      	movs	r6, #0
 8003e80:	4d0c      	ldr	r5, [pc, #48]	; (8003eb4 <__libc_init_array+0x38>)
 8003e82:	4c0d      	ldr	r4, [pc, #52]	; (8003eb8 <__libc_init_array+0x3c>)
 8003e84:	1b64      	subs	r4, r4, r5
 8003e86:	10a4      	asrs	r4, r4, #2
 8003e88:	42a6      	cmp	r6, r4
 8003e8a:	d109      	bne.n	8003ea0 <__libc_init_array+0x24>
 8003e8c:	f004 fc52 	bl	8008734 <_init>
 8003e90:	2600      	movs	r6, #0
 8003e92:	4d0a      	ldr	r5, [pc, #40]	; (8003ebc <__libc_init_array+0x40>)
 8003e94:	4c0a      	ldr	r4, [pc, #40]	; (8003ec0 <__libc_init_array+0x44>)
 8003e96:	1b64      	subs	r4, r4, r5
 8003e98:	10a4      	asrs	r4, r4, #2
 8003e9a:	42a6      	cmp	r6, r4
 8003e9c:	d105      	bne.n	8003eaa <__libc_init_array+0x2e>
 8003e9e:	bd70      	pop	{r4, r5, r6, pc}
 8003ea0:	f855 3b04 	ldr.w	r3, [r5], #4
 8003ea4:	4798      	blx	r3
 8003ea6:	3601      	adds	r6, #1
 8003ea8:	e7ee      	b.n	8003e88 <__libc_init_array+0xc>
 8003eaa:	f855 3b04 	ldr.w	r3, [r5], #4
 8003eae:	4798      	blx	r3
 8003eb0:	3601      	adds	r6, #1
 8003eb2:	e7f2      	b.n	8003e9a <__libc_init_array+0x1e>
 8003eb4:	08008c24 	.word	0x08008c24
 8003eb8:	08008c24 	.word	0x08008c24
 8003ebc:	08008c24 	.word	0x08008c24
 8003ec0:	08008c28 	.word	0x08008c28

08003ec4 <memset>:
 8003ec4:	4603      	mov	r3, r0
 8003ec6:	4402      	add	r2, r0
 8003ec8:	4293      	cmp	r3, r2
 8003eca:	d100      	bne.n	8003ece <memset+0xa>
 8003ecc:	4770      	bx	lr
 8003ece:	f803 1b01 	strb.w	r1, [r3], #1
 8003ed2:	e7f9      	b.n	8003ec8 <memset+0x4>

08003ed4 <__cvt>:
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003eda:	461f      	mov	r7, r3
 8003edc:	bfbb      	ittet	lt
 8003ede:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8003ee2:	461f      	movlt	r7, r3
 8003ee4:	2300      	movge	r3, #0
 8003ee6:	232d      	movlt	r3, #45	; 0x2d
 8003ee8:	b088      	sub	sp, #32
 8003eea:	4614      	mov	r4, r2
 8003eec:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8003eee:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8003ef0:	7013      	strb	r3, [r2, #0]
 8003ef2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8003ef4:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8003ef8:	f023 0820 	bic.w	r8, r3, #32
 8003efc:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003f00:	d005      	beq.n	8003f0e <__cvt+0x3a>
 8003f02:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8003f06:	d100      	bne.n	8003f0a <__cvt+0x36>
 8003f08:	3501      	adds	r5, #1
 8003f0a:	2302      	movs	r3, #2
 8003f0c:	e000      	b.n	8003f10 <__cvt+0x3c>
 8003f0e:	2303      	movs	r3, #3
 8003f10:	aa07      	add	r2, sp, #28
 8003f12:	9204      	str	r2, [sp, #16]
 8003f14:	aa06      	add	r2, sp, #24
 8003f16:	e9cd a202 	strd	sl, r2, [sp, #8]
 8003f1a:	e9cd 3500 	strd	r3, r5, [sp]
 8003f1e:	4622      	mov	r2, r4
 8003f20:	463b      	mov	r3, r7
 8003f22:	f001 fd85 	bl	8005a30 <_dtoa_r>
 8003f26:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8003f2a:	4606      	mov	r6, r0
 8003f2c:	d102      	bne.n	8003f34 <__cvt+0x60>
 8003f2e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8003f30:	07db      	lsls	r3, r3, #31
 8003f32:	d522      	bpl.n	8003f7a <__cvt+0xa6>
 8003f34:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003f38:	eb06 0905 	add.w	r9, r6, r5
 8003f3c:	d110      	bne.n	8003f60 <__cvt+0x8c>
 8003f3e:	7833      	ldrb	r3, [r6, #0]
 8003f40:	2b30      	cmp	r3, #48	; 0x30
 8003f42:	d10a      	bne.n	8003f5a <__cvt+0x86>
 8003f44:	2200      	movs	r2, #0
 8003f46:	2300      	movs	r3, #0
 8003f48:	4620      	mov	r0, r4
 8003f4a:	4639      	mov	r1, r7
 8003f4c:	f7fc fd2c 	bl	80009a8 <__aeabi_dcmpeq>
 8003f50:	b918      	cbnz	r0, 8003f5a <__cvt+0x86>
 8003f52:	f1c5 0501 	rsb	r5, r5, #1
 8003f56:	f8ca 5000 	str.w	r5, [sl]
 8003f5a:	f8da 3000 	ldr.w	r3, [sl]
 8003f5e:	4499      	add	r9, r3
 8003f60:	2200      	movs	r2, #0
 8003f62:	2300      	movs	r3, #0
 8003f64:	4620      	mov	r0, r4
 8003f66:	4639      	mov	r1, r7
 8003f68:	f7fc fd1e 	bl	80009a8 <__aeabi_dcmpeq>
 8003f6c:	b108      	cbz	r0, 8003f72 <__cvt+0x9e>
 8003f6e:	f8cd 901c 	str.w	r9, [sp, #28]
 8003f72:	2230      	movs	r2, #48	; 0x30
 8003f74:	9b07      	ldr	r3, [sp, #28]
 8003f76:	454b      	cmp	r3, r9
 8003f78:	d307      	bcc.n	8003f8a <__cvt+0xb6>
 8003f7a:	4630      	mov	r0, r6
 8003f7c:	9b07      	ldr	r3, [sp, #28]
 8003f7e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8003f80:	1b9b      	subs	r3, r3, r6
 8003f82:	6013      	str	r3, [r2, #0]
 8003f84:	b008      	add	sp, #32
 8003f86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003f8a:	1c59      	adds	r1, r3, #1
 8003f8c:	9107      	str	r1, [sp, #28]
 8003f8e:	701a      	strb	r2, [r3, #0]
 8003f90:	e7f0      	b.n	8003f74 <__cvt+0xa0>

08003f92 <__exponent>:
 8003f92:	4603      	mov	r3, r0
 8003f94:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003f96:	2900      	cmp	r1, #0
 8003f98:	f803 2b02 	strb.w	r2, [r3], #2
 8003f9c:	bfb6      	itet	lt
 8003f9e:	222d      	movlt	r2, #45	; 0x2d
 8003fa0:	222b      	movge	r2, #43	; 0x2b
 8003fa2:	4249      	neglt	r1, r1
 8003fa4:	2909      	cmp	r1, #9
 8003fa6:	7042      	strb	r2, [r0, #1]
 8003fa8:	dd2b      	ble.n	8004002 <__exponent+0x70>
 8003faa:	f10d 0407 	add.w	r4, sp, #7
 8003fae:	46a4      	mov	ip, r4
 8003fb0:	270a      	movs	r7, #10
 8003fb2:	fb91 f6f7 	sdiv	r6, r1, r7
 8003fb6:	460a      	mov	r2, r1
 8003fb8:	46a6      	mov	lr, r4
 8003fba:	fb07 1516 	mls	r5, r7, r6, r1
 8003fbe:	2a63      	cmp	r2, #99	; 0x63
 8003fc0:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8003fc4:	4631      	mov	r1, r6
 8003fc6:	f104 34ff 	add.w	r4, r4, #4294967295
 8003fca:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8003fce:	dcf0      	bgt.n	8003fb2 <__exponent+0x20>
 8003fd0:	3130      	adds	r1, #48	; 0x30
 8003fd2:	f1ae 0502 	sub.w	r5, lr, #2
 8003fd6:	f804 1c01 	strb.w	r1, [r4, #-1]
 8003fda:	4629      	mov	r1, r5
 8003fdc:	1c44      	adds	r4, r0, #1
 8003fde:	4561      	cmp	r1, ip
 8003fe0:	d30a      	bcc.n	8003ff8 <__exponent+0x66>
 8003fe2:	f10d 0209 	add.w	r2, sp, #9
 8003fe6:	eba2 020e 	sub.w	r2, r2, lr
 8003fea:	4565      	cmp	r5, ip
 8003fec:	bf88      	it	hi
 8003fee:	2200      	movhi	r2, #0
 8003ff0:	4413      	add	r3, r2
 8003ff2:	1a18      	subs	r0, r3, r0
 8003ff4:	b003      	add	sp, #12
 8003ff6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003ff8:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003ffc:	f804 2f01 	strb.w	r2, [r4, #1]!
 8004000:	e7ed      	b.n	8003fde <__exponent+0x4c>
 8004002:	2330      	movs	r3, #48	; 0x30
 8004004:	3130      	adds	r1, #48	; 0x30
 8004006:	7083      	strb	r3, [r0, #2]
 8004008:	70c1      	strb	r1, [r0, #3]
 800400a:	1d03      	adds	r3, r0, #4
 800400c:	e7f1      	b.n	8003ff2 <__exponent+0x60>
	...

08004010 <_printf_float>:
 8004010:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004014:	b091      	sub	sp, #68	; 0x44
 8004016:	460c      	mov	r4, r1
 8004018:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 800401c:	4616      	mov	r6, r2
 800401e:	461f      	mov	r7, r3
 8004020:	4605      	mov	r5, r0
 8004022:	f002 fe59 	bl	8006cd8 <_localeconv_r>
 8004026:	6803      	ldr	r3, [r0, #0]
 8004028:	4618      	mov	r0, r3
 800402a:	9309      	str	r3, [sp, #36]	; 0x24
 800402c:	f7fc f890 	bl	8000150 <strlen>
 8004030:	2300      	movs	r3, #0
 8004032:	930e      	str	r3, [sp, #56]	; 0x38
 8004034:	f8d8 3000 	ldr.w	r3, [r8]
 8004038:	900a      	str	r0, [sp, #40]	; 0x28
 800403a:	3307      	adds	r3, #7
 800403c:	f023 0307 	bic.w	r3, r3, #7
 8004040:	f103 0208 	add.w	r2, r3, #8
 8004044:	f894 9018 	ldrb.w	r9, [r4, #24]
 8004048:	f8d4 b000 	ldr.w	fp, [r4]
 800404c:	f8c8 2000 	str.w	r2, [r8]
 8004050:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004054:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8004058:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 800405c:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8004060:	930b      	str	r3, [sp, #44]	; 0x2c
 8004062:	f04f 32ff 	mov.w	r2, #4294967295
 8004066:	4640      	mov	r0, r8
 8004068:	4b9c      	ldr	r3, [pc, #624]	; (80042dc <_printf_float+0x2cc>)
 800406a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800406c:	f7fc fcce 	bl	8000a0c <__aeabi_dcmpun>
 8004070:	bb70      	cbnz	r0, 80040d0 <_printf_float+0xc0>
 8004072:	f04f 32ff 	mov.w	r2, #4294967295
 8004076:	4640      	mov	r0, r8
 8004078:	4b98      	ldr	r3, [pc, #608]	; (80042dc <_printf_float+0x2cc>)
 800407a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800407c:	f7fc fca8 	bl	80009d0 <__aeabi_dcmple>
 8004080:	bb30      	cbnz	r0, 80040d0 <_printf_float+0xc0>
 8004082:	2200      	movs	r2, #0
 8004084:	2300      	movs	r3, #0
 8004086:	4640      	mov	r0, r8
 8004088:	4651      	mov	r1, sl
 800408a:	f7fc fc97 	bl	80009bc <__aeabi_dcmplt>
 800408e:	b110      	cbz	r0, 8004096 <_printf_float+0x86>
 8004090:	232d      	movs	r3, #45	; 0x2d
 8004092:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004096:	4b92      	ldr	r3, [pc, #584]	; (80042e0 <_printf_float+0x2d0>)
 8004098:	4892      	ldr	r0, [pc, #584]	; (80042e4 <_printf_float+0x2d4>)
 800409a:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800409e:	bf94      	ite	ls
 80040a0:	4698      	movls	r8, r3
 80040a2:	4680      	movhi	r8, r0
 80040a4:	2303      	movs	r3, #3
 80040a6:	f04f 0a00 	mov.w	sl, #0
 80040aa:	6123      	str	r3, [r4, #16]
 80040ac:	f02b 0304 	bic.w	r3, fp, #4
 80040b0:	6023      	str	r3, [r4, #0]
 80040b2:	4633      	mov	r3, r6
 80040b4:	4621      	mov	r1, r4
 80040b6:	4628      	mov	r0, r5
 80040b8:	9700      	str	r7, [sp, #0]
 80040ba:	aa0f      	add	r2, sp, #60	; 0x3c
 80040bc:	f000 f9d4 	bl	8004468 <_printf_common>
 80040c0:	3001      	adds	r0, #1
 80040c2:	f040 8090 	bne.w	80041e6 <_printf_float+0x1d6>
 80040c6:	f04f 30ff 	mov.w	r0, #4294967295
 80040ca:	b011      	add	sp, #68	; 0x44
 80040cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80040d0:	4642      	mov	r2, r8
 80040d2:	4653      	mov	r3, sl
 80040d4:	4640      	mov	r0, r8
 80040d6:	4651      	mov	r1, sl
 80040d8:	f7fc fc98 	bl	8000a0c <__aeabi_dcmpun>
 80040dc:	b148      	cbz	r0, 80040f2 <_printf_float+0xe2>
 80040de:	f1ba 0f00 	cmp.w	sl, #0
 80040e2:	bfb8      	it	lt
 80040e4:	232d      	movlt	r3, #45	; 0x2d
 80040e6:	4880      	ldr	r0, [pc, #512]	; (80042e8 <_printf_float+0x2d8>)
 80040e8:	bfb8      	it	lt
 80040ea:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80040ee:	4b7f      	ldr	r3, [pc, #508]	; (80042ec <_printf_float+0x2dc>)
 80040f0:	e7d3      	b.n	800409a <_printf_float+0x8a>
 80040f2:	6863      	ldr	r3, [r4, #4]
 80040f4:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 80040f8:	1c5a      	adds	r2, r3, #1
 80040fa:	d142      	bne.n	8004182 <_printf_float+0x172>
 80040fc:	2306      	movs	r3, #6
 80040fe:	6063      	str	r3, [r4, #4]
 8004100:	2200      	movs	r2, #0
 8004102:	9206      	str	r2, [sp, #24]
 8004104:	aa0e      	add	r2, sp, #56	; 0x38
 8004106:	e9cd 9204 	strd	r9, r2, [sp, #16]
 800410a:	aa0d      	add	r2, sp, #52	; 0x34
 800410c:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8004110:	9203      	str	r2, [sp, #12]
 8004112:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8004116:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800411a:	6023      	str	r3, [r4, #0]
 800411c:	6863      	ldr	r3, [r4, #4]
 800411e:	4642      	mov	r2, r8
 8004120:	9300      	str	r3, [sp, #0]
 8004122:	4628      	mov	r0, r5
 8004124:	4653      	mov	r3, sl
 8004126:	910b      	str	r1, [sp, #44]	; 0x2c
 8004128:	f7ff fed4 	bl	8003ed4 <__cvt>
 800412c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800412e:	4680      	mov	r8, r0
 8004130:	2947      	cmp	r1, #71	; 0x47
 8004132:	990d      	ldr	r1, [sp, #52]	; 0x34
 8004134:	d108      	bne.n	8004148 <_printf_float+0x138>
 8004136:	1cc8      	adds	r0, r1, #3
 8004138:	db02      	blt.n	8004140 <_printf_float+0x130>
 800413a:	6863      	ldr	r3, [r4, #4]
 800413c:	4299      	cmp	r1, r3
 800413e:	dd40      	ble.n	80041c2 <_printf_float+0x1b2>
 8004140:	f1a9 0902 	sub.w	r9, r9, #2
 8004144:	fa5f f989 	uxtb.w	r9, r9
 8004148:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800414c:	d81f      	bhi.n	800418e <_printf_float+0x17e>
 800414e:	464a      	mov	r2, r9
 8004150:	3901      	subs	r1, #1
 8004152:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004156:	910d      	str	r1, [sp, #52]	; 0x34
 8004158:	f7ff ff1b 	bl	8003f92 <__exponent>
 800415c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800415e:	4682      	mov	sl, r0
 8004160:	1813      	adds	r3, r2, r0
 8004162:	2a01      	cmp	r2, #1
 8004164:	6123      	str	r3, [r4, #16]
 8004166:	dc02      	bgt.n	800416e <_printf_float+0x15e>
 8004168:	6822      	ldr	r2, [r4, #0]
 800416a:	07d2      	lsls	r2, r2, #31
 800416c:	d501      	bpl.n	8004172 <_printf_float+0x162>
 800416e:	3301      	adds	r3, #1
 8004170:	6123      	str	r3, [r4, #16]
 8004172:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8004176:	2b00      	cmp	r3, #0
 8004178:	d09b      	beq.n	80040b2 <_printf_float+0xa2>
 800417a:	232d      	movs	r3, #45	; 0x2d
 800417c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004180:	e797      	b.n	80040b2 <_printf_float+0xa2>
 8004182:	2947      	cmp	r1, #71	; 0x47
 8004184:	d1bc      	bne.n	8004100 <_printf_float+0xf0>
 8004186:	2b00      	cmp	r3, #0
 8004188:	d1ba      	bne.n	8004100 <_printf_float+0xf0>
 800418a:	2301      	movs	r3, #1
 800418c:	e7b7      	b.n	80040fe <_printf_float+0xee>
 800418e:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8004192:	d118      	bne.n	80041c6 <_printf_float+0x1b6>
 8004194:	2900      	cmp	r1, #0
 8004196:	6863      	ldr	r3, [r4, #4]
 8004198:	dd0b      	ble.n	80041b2 <_printf_float+0x1a2>
 800419a:	6121      	str	r1, [r4, #16]
 800419c:	b913      	cbnz	r3, 80041a4 <_printf_float+0x194>
 800419e:	6822      	ldr	r2, [r4, #0]
 80041a0:	07d0      	lsls	r0, r2, #31
 80041a2:	d502      	bpl.n	80041aa <_printf_float+0x19a>
 80041a4:	3301      	adds	r3, #1
 80041a6:	440b      	add	r3, r1
 80041a8:	6123      	str	r3, [r4, #16]
 80041aa:	f04f 0a00 	mov.w	sl, #0
 80041ae:	65a1      	str	r1, [r4, #88]	; 0x58
 80041b0:	e7df      	b.n	8004172 <_printf_float+0x162>
 80041b2:	b913      	cbnz	r3, 80041ba <_printf_float+0x1aa>
 80041b4:	6822      	ldr	r2, [r4, #0]
 80041b6:	07d2      	lsls	r2, r2, #31
 80041b8:	d501      	bpl.n	80041be <_printf_float+0x1ae>
 80041ba:	3302      	adds	r3, #2
 80041bc:	e7f4      	b.n	80041a8 <_printf_float+0x198>
 80041be:	2301      	movs	r3, #1
 80041c0:	e7f2      	b.n	80041a8 <_printf_float+0x198>
 80041c2:	f04f 0967 	mov.w	r9, #103	; 0x67
 80041c6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80041c8:	4299      	cmp	r1, r3
 80041ca:	db05      	blt.n	80041d8 <_printf_float+0x1c8>
 80041cc:	6823      	ldr	r3, [r4, #0]
 80041ce:	6121      	str	r1, [r4, #16]
 80041d0:	07d8      	lsls	r0, r3, #31
 80041d2:	d5ea      	bpl.n	80041aa <_printf_float+0x19a>
 80041d4:	1c4b      	adds	r3, r1, #1
 80041d6:	e7e7      	b.n	80041a8 <_printf_float+0x198>
 80041d8:	2900      	cmp	r1, #0
 80041da:	bfcc      	ite	gt
 80041dc:	2201      	movgt	r2, #1
 80041de:	f1c1 0202 	rsble	r2, r1, #2
 80041e2:	4413      	add	r3, r2
 80041e4:	e7e0      	b.n	80041a8 <_printf_float+0x198>
 80041e6:	6823      	ldr	r3, [r4, #0]
 80041e8:	055a      	lsls	r2, r3, #21
 80041ea:	d407      	bmi.n	80041fc <_printf_float+0x1ec>
 80041ec:	6923      	ldr	r3, [r4, #16]
 80041ee:	4642      	mov	r2, r8
 80041f0:	4631      	mov	r1, r6
 80041f2:	4628      	mov	r0, r5
 80041f4:	47b8      	blx	r7
 80041f6:	3001      	adds	r0, #1
 80041f8:	d12b      	bne.n	8004252 <_printf_float+0x242>
 80041fa:	e764      	b.n	80040c6 <_printf_float+0xb6>
 80041fc:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8004200:	f240 80dd 	bls.w	80043be <_printf_float+0x3ae>
 8004204:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004208:	2200      	movs	r2, #0
 800420a:	2300      	movs	r3, #0
 800420c:	f7fc fbcc 	bl	80009a8 <__aeabi_dcmpeq>
 8004210:	2800      	cmp	r0, #0
 8004212:	d033      	beq.n	800427c <_printf_float+0x26c>
 8004214:	2301      	movs	r3, #1
 8004216:	4631      	mov	r1, r6
 8004218:	4628      	mov	r0, r5
 800421a:	4a35      	ldr	r2, [pc, #212]	; (80042f0 <_printf_float+0x2e0>)
 800421c:	47b8      	blx	r7
 800421e:	3001      	adds	r0, #1
 8004220:	f43f af51 	beq.w	80040c6 <_printf_float+0xb6>
 8004224:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004228:	429a      	cmp	r2, r3
 800422a:	db02      	blt.n	8004232 <_printf_float+0x222>
 800422c:	6823      	ldr	r3, [r4, #0]
 800422e:	07d8      	lsls	r0, r3, #31
 8004230:	d50f      	bpl.n	8004252 <_printf_float+0x242>
 8004232:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004236:	4631      	mov	r1, r6
 8004238:	4628      	mov	r0, r5
 800423a:	47b8      	blx	r7
 800423c:	3001      	adds	r0, #1
 800423e:	f43f af42 	beq.w	80040c6 <_printf_float+0xb6>
 8004242:	f04f 0800 	mov.w	r8, #0
 8004246:	f104 091a 	add.w	r9, r4, #26
 800424a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800424c:	3b01      	subs	r3, #1
 800424e:	4543      	cmp	r3, r8
 8004250:	dc09      	bgt.n	8004266 <_printf_float+0x256>
 8004252:	6823      	ldr	r3, [r4, #0]
 8004254:	079b      	lsls	r3, r3, #30
 8004256:	f100 8102 	bmi.w	800445e <_printf_float+0x44e>
 800425a:	68e0      	ldr	r0, [r4, #12]
 800425c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800425e:	4298      	cmp	r0, r3
 8004260:	bfb8      	it	lt
 8004262:	4618      	movlt	r0, r3
 8004264:	e731      	b.n	80040ca <_printf_float+0xba>
 8004266:	2301      	movs	r3, #1
 8004268:	464a      	mov	r2, r9
 800426a:	4631      	mov	r1, r6
 800426c:	4628      	mov	r0, r5
 800426e:	47b8      	blx	r7
 8004270:	3001      	adds	r0, #1
 8004272:	f43f af28 	beq.w	80040c6 <_printf_float+0xb6>
 8004276:	f108 0801 	add.w	r8, r8, #1
 800427a:	e7e6      	b.n	800424a <_printf_float+0x23a>
 800427c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800427e:	2b00      	cmp	r3, #0
 8004280:	dc38      	bgt.n	80042f4 <_printf_float+0x2e4>
 8004282:	2301      	movs	r3, #1
 8004284:	4631      	mov	r1, r6
 8004286:	4628      	mov	r0, r5
 8004288:	4a19      	ldr	r2, [pc, #100]	; (80042f0 <_printf_float+0x2e0>)
 800428a:	47b8      	blx	r7
 800428c:	3001      	adds	r0, #1
 800428e:	f43f af1a 	beq.w	80040c6 <_printf_float+0xb6>
 8004292:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004296:	4313      	orrs	r3, r2
 8004298:	d102      	bne.n	80042a0 <_printf_float+0x290>
 800429a:	6823      	ldr	r3, [r4, #0]
 800429c:	07d9      	lsls	r1, r3, #31
 800429e:	d5d8      	bpl.n	8004252 <_printf_float+0x242>
 80042a0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80042a4:	4631      	mov	r1, r6
 80042a6:	4628      	mov	r0, r5
 80042a8:	47b8      	blx	r7
 80042aa:	3001      	adds	r0, #1
 80042ac:	f43f af0b 	beq.w	80040c6 <_printf_float+0xb6>
 80042b0:	f04f 0900 	mov.w	r9, #0
 80042b4:	f104 0a1a 	add.w	sl, r4, #26
 80042b8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80042ba:	425b      	negs	r3, r3
 80042bc:	454b      	cmp	r3, r9
 80042be:	dc01      	bgt.n	80042c4 <_printf_float+0x2b4>
 80042c0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80042c2:	e794      	b.n	80041ee <_printf_float+0x1de>
 80042c4:	2301      	movs	r3, #1
 80042c6:	4652      	mov	r2, sl
 80042c8:	4631      	mov	r1, r6
 80042ca:	4628      	mov	r0, r5
 80042cc:	47b8      	blx	r7
 80042ce:	3001      	adds	r0, #1
 80042d0:	f43f aef9 	beq.w	80040c6 <_printf_float+0xb6>
 80042d4:	f109 0901 	add.w	r9, r9, #1
 80042d8:	e7ee      	b.n	80042b8 <_printf_float+0x2a8>
 80042da:	bf00      	nop
 80042dc:	7fefffff 	.word	0x7fefffff
 80042e0:	08008780 	.word	0x08008780
 80042e4:	08008784 	.word	0x08008784
 80042e8:	0800878c 	.word	0x0800878c
 80042ec:	08008788 	.word	0x08008788
 80042f0:	08008790 	.word	0x08008790
 80042f4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80042f6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80042f8:	429a      	cmp	r2, r3
 80042fa:	bfa8      	it	ge
 80042fc:	461a      	movge	r2, r3
 80042fe:	2a00      	cmp	r2, #0
 8004300:	4691      	mov	r9, r2
 8004302:	dc37      	bgt.n	8004374 <_printf_float+0x364>
 8004304:	f04f 0b00 	mov.w	fp, #0
 8004308:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800430c:	f104 021a 	add.w	r2, r4, #26
 8004310:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8004314:	ebaa 0309 	sub.w	r3, sl, r9
 8004318:	455b      	cmp	r3, fp
 800431a:	dc33      	bgt.n	8004384 <_printf_float+0x374>
 800431c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004320:	429a      	cmp	r2, r3
 8004322:	db3b      	blt.n	800439c <_printf_float+0x38c>
 8004324:	6823      	ldr	r3, [r4, #0]
 8004326:	07da      	lsls	r2, r3, #31
 8004328:	d438      	bmi.n	800439c <_printf_float+0x38c>
 800432a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800432c:	990d      	ldr	r1, [sp, #52]	; 0x34
 800432e:	eba3 020a 	sub.w	r2, r3, sl
 8004332:	eba3 0901 	sub.w	r9, r3, r1
 8004336:	4591      	cmp	r9, r2
 8004338:	bfa8      	it	ge
 800433a:	4691      	movge	r9, r2
 800433c:	f1b9 0f00 	cmp.w	r9, #0
 8004340:	dc34      	bgt.n	80043ac <_printf_float+0x39c>
 8004342:	f04f 0800 	mov.w	r8, #0
 8004346:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800434a:	f104 0a1a 	add.w	sl, r4, #26
 800434e:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004352:	1a9b      	subs	r3, r3, r2
 8004354:	eba3 0309 	sub.w	r3, r3, r9
 8004358:	4543      	cmp	r3, r8
 800435a:	f77f af7a 	ble.w	8004252 <_printf_float+0x242>
 800435e:	2301      	movs	r3, #1
 8004360:	4652      	mov	r2, sl
 8004362:	4631      	mov	r1, r6
 8004364:	4628      	mov	r0, r5
 8004366:	47b8      	blx	r7
 8004368:	3001      	adds	r0, #1
 800436a:	f43f aeac 	beq.w	80040c6 <_printf_float+0xb6>
 800436e:	f108 0801 	add.w	r8, r8, #1
 8004372:	e7ec      	b.n	800434e <_printf_float+0x33e>
 8004374:	4613      	mov	r3, r2
 8004376:	4631      	mov	r1, r6
 8004378:	4642      	mov	r2, r8
 800437a:	4628      	mov	r0, r5
 800437c:	47b8      	blx	r7
 800437e:	3001      	adds	r0, #1
 8004380:	d1c0      	bne.n	8004304 <_printf_float+0x2f4>
 8004382:	e6a0      	b.n	80040c6 <_printf_float+0xb6>
 8004384:	2301      	movs	r3, #1
 8004386:	4631      	mov	r1, r6
 8004388:	4628      	mov	r0, r5
 800438a:	920b      	str	r2, [sp, #44]	; 0x2c
 800438c:	47b8      	blx	r7
 800438e:	3001      	adds	r0, #1
 8004390:	f43f ae99 	beq.w	80040c6 <_printf_float+0xb6>
 8004394:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004396:	f10b 0b01 	add.w	fp, fp, #1
 800439a:	e7b9      	b.n	8004310 <_printf_float+0x300>
 800439c:	4631      	mov	r1, r6
 800439e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80043a2:	4628      	mov	r0, r5
 80043a4:	47b8      	blx	r7
 80043a6:	3001      	adds	r0, #1
 80043a8:	d1bf      	bne.n	800432a <_printf_float+0x31a>
 80043aa:	e68c      	b.n	80040c6 <_printf_float+0xb6>
 80043ac:	464b      	mov	r3, r9
 80043ae:	4631      	mov	r1, r6
 80043b0:	4628      	mov	r0, r5
 80043b2:	eb08 020a 	add.w	r2, r8, sl
 80043b6:	47b8      	blx	r7
 80043b8:	3001      	adds	r0, #1
 80043ba:	d1c2      	bne.n	8004342 <_printf_float+0x332>
 80043bc:	e683      	b.n	80040c6 <_printf_float+0xb6>
 80043be:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80043c0:	2a01      	cmp	r2, #1
 80043c2:	dc01      	bgt.n	80043c8 <_printf_float+0x3b8>
 80043c4:	07db      	lsls	r3, r3, #31
 80043c6:	d537      	bpl.n	8004438 <_printf_float+0x428>
 80043c8:	2301      	movs	r3, #1
 80043ca:	4642      	mov	r2, r8
 80043cc:	4631      	mov	r1, r6
 80043ce:	4628      	mov	r0, r5
 80043d0:	47b8      	blx	r7
 80043d2:	3001      	adds	r0, #1
 80043d4:	f43f ae77 	beq.w	80040c6 <_printf_float+0xb6>
 80043d8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80043dc:	4631      	mov	r1, r6
 80043de:	4628      	mov	r0, r5
 80043e0:	47b8      	blx	r7
 80043e2:	3001      	adds	r0, #1
 80043e4:	f43f ae6f 	beq.w	80040c6 <_printf_float+0xb6>
 80043e8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80043ec:	2200      	movs	r2, #0
 80043ee:	2300      	movs	r3, #0
 80043f0:	f7fc fada 	bl	80009a8 <__aeabi_dcmpeq>
 80043f4:	b9d8      	cbnz	r0, 800442e <_printf_float+0x41e>
 80043f6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80043f8:	f108 0201 	add.w	r2, r8, #1
 80043fc:	3b01      	subs	r3, #1
 80043fe:	4631      	mov	r1, r6
 8004400:	4628      	mov	r0, r5
 8004402:	47b8      	blx	r7
 8004404:	3001      	adds	r0, #1
 8004406:	d10e      	bne.n	8004426 <_printf_float+0x416>
 8004408:	e65d      	b.n	80040c6 <_printf_float+0xb6>
 800440a:	2301      	movs	r3, #1
 800440c:	464a      	mov	r2, r9
 800440e:	4631      	mov	r1, r6
 8004410:	4628      	mov	r0, r5
 8004412:	47b8      	blx	r7
 8004414:	3001      	adds	r0, #1
 8004416:	f43f ae56 	beq.w	80040c6 <_printf_float+0xb6>
 800441a:	f108 0801 	add.w	r8, r8, #1
 800441e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004420:	3b01      	subs	r3, #1
 8004422:	4543      	cmp	r3, r8
 8004424:	dcf1      	bgt.n	800440a <_printf_float+0x3fa>
 8004426:	4653      	mov	r3, sl
 8004428:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800442c:	e6e0      	b.n	80041f0 <_printf_float+0x1e0>
 800442e:	f04f 0800 	mov.w	r8, #0
 8004432:	f104 091a 	add.w	r9, r4, #26
 8004436:	e7f2      	b.n	800441e <_printf_float+0x40e>
 8004438:	2301      	movs	r3, #1
 800443a:	4642      	mov	r2, r8
 800443c:	e7df      	b.n	80043fe <_printf_float+0x3ee>
 800443e:	2301      	movs	r3, #1
 8004440:	464a      	mov	r2, r9
 8004442:	4631      	mov	r1, r6
 8004444:	4628      	mov	r0, r5
 8004446:	47b8      	blx	r7
 8004448:	3001      	adds	r0, #1
 800444a:	f43f ae3c 	beq.w	80040c6 <_printf_float+0xb6>
 800444e:	f108 0801 	add.w	r8, r8, #1
 8004452:	68e3      	ldr	r3, [r4, #12]
 8004454:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8004456:	1a5b      	subs	r3, r3, r1
 8004458:	4543      	cmp	r3, r8
 800445a:	dcf0      	bgt.n	800443e <_printf_float+0x42e>
 800445c:	e6fd      	b.n	800425a <_printf_float+0x24a>
 800445e:	f04f 0800 	mov.w	r8, #0
 8004462:	f104 0919 	add.w	r9, r4, #25
 8004466:	e7f4      	b.n	8004452 <_printf_float+0x442>

08004468 <_printf_common>:
 8004468:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800446c:	4616      	mov	r6, r2
 800446e:	4699      	mov	r9, r3
 8004470:	688a      	ldr	r2, [r1, #8]
 8004472:	690b      	ldr	r3, [r1, #16]
 8004474:	4607      	mov	r7, r0
 8004476:	4293      	cmp	r3, r2
 8004478:	bfb8      	it	lt
 800447a:	4613      	movlt	r3, r2
 800447c:	6033      	str	r3, [r6, #0]
 800447e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004482:	460c      	mov	r4, r1
 8004484:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004488:	b10a      	cbz	r2, 800448e <_printf_common+0x26>
 800448a:	3301      	adds	r3, #1
 800448c:	6033      	str	r3, [r6, #0]
 800448e:	6823      	ldr	r3, [r4, #0]
 8004490:	0699      	lsls	r1, r3, #26
 8004492:	bf42      	ittt	mi
 8004494:	6833      	ldrmi	r3, [r6, #0]
 8004496:	3302      	addmi	r3, #2
 8004498:	6033      	strmi	r3, [r6, #0]
 800449a:	6825      	ldr	r5, [r4, #0]
 800449c:	f015 0506 	ands.w	r5, r5, #6
 80044a0:	d106      	bne.n	80044b0 <_printf_common+0x48>
 80044a2:	f104 0a19 	add.w	sl, r4, #25
 80044a6:	68e3      	ldr	r3, [r4, #12]
 80044a8:	6832      	ldr	r2, [r6, #0]
 80044aa:	1a9b      	subs	r3, r3, r2
 80044ac:	42ab      	cmp	r3, r5
 80044ae:	dc28      	bgt.n	8004502 <_printf_common+0x9a>
 80044b0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80044b4:	1e13      	subs	r3, r2, #0
 80044b6:	6822      	ldr	r2, [r4, #0]
 80044b8:	bf18      	it	ne
 80044ba:	2301      	movne	r3, #1
 80044bc:	0692      	lsls	r2, r2, #26
 80044be:	d42d      	bmi.n	800451c <_printf_common+0xb4>
 80044c0:	4649      	mov	r1, r9
 80044c2:	4638      	mov	r0, r7
 80044c4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80044c8:	47c0      	blx	r8
 80044ca:	3001      	adds	r0, #1
 80044cc:	d020      	beq.n	8004510 <_printf_common+0xa8>
 80044ce:	6823      	ldr	r3, [r4, #0]
 80044d0:	68e5      	ldr	r5, [r4, #12]
 80044d2:	f003 0306 	and.w	r3, r3, #6
 80044d6:	2b04      	cmp	r3, #4
 80044d8:	bf18      	it	ne
 80044da:	2500      	movne	r5, #0
 80044dc:	6832      	ldr	r2, [r6, #0]
 80044de:	f04f 0600 	mov.w	r6, #0
 80044e2:	68a3      	ldr	r3, [r4, #8]
 80044e4:	bf08      	it	eq
 80044e6:	1aad      	subeq	r5, r5, r2
 80044e8:	6922      	ldr	r2, [r4, #16]
 80044ea:	bf08      	it	eq
 80044ec:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80044f0:	4293      	cmp	r3, r2
 80044f2:	bfc4      	itt	gt
 80044f4:	1a9b      	subgt	r3, r3, r2
 80044f6:	18ed      	addgt	r5, r5, r3
 80044f8:	341a      	adds	r4, #26
 80044fa:	42b5      	cmp	r5, r6
 80044fc:	d11a      	bne.n	8004534 <_printf_common+0xcc>
 80044fe:	2000      	movs	r0, #0
 8004500:	e008      	b.n	8004514 <_printf_common+0xac>
 8004502:	2301      	movs	r3, #1
 8004504:	4652      	mov	r2, sl
 8004506:	4649      	mov	r1, r9
 8004508:	4638      	mov	r0, r7
 800450a:	47c0      	blx	r8
 800450c:	3001      	adds	r0, #1
 800450e:	d103      	bne.n	8004518 <_printf_common+0xb0>
 8004510:	f04f 30ff 	mov.w	r0, #4294967295
 8004514:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004518:	3501      	adds	r5, #1
 800451a:	e7c4      	b.n	80044a6 <_printf_common+0x3e>
 800451c:	2030      	movs	r0, #48	; 0x30
 800451e:	18e1      	adds	r1, r4, r3
 8004520:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004524:	1c5a      	adds	r2, r3, #1
 8004526:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800452a:	4422      	add	r2, r4
 800452c:	3302      	adds	r3, #2
 800452e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004532:	e7c5      	b.n	80044c0 <_printf_common+0x58>
 8004534:	2301      	movs	r3, #1
 8004536:	4622      	mov	r2, r4
 8004538:	4649      	mov	r1, r9
 800453a:	4638      	mov	r0, r7
 800453c:	47c0      	blx	r8
 800453e:	3001      	adds	r0, #1
 8004540:	d0e6      	beq.n	8004510 <_printf_common+0xa8>
 8004542:	3601      	adds	r6, #1
 8004544:	e7d9      	b.n	80044fa <_printf_common+0x92>
	...

08004548 <_printf_i>:
 8004548:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800454c:	7e0f      	ldrb	r7, [r1, #24]
 800454e:	4691      	mov	r9, r2
 8004550:	2f78      	cmp	r7, #120	; 0x78
 8004552:	4680      	mov	r8, r0
 8004554:	460c      	mov	r4, r1
 8004556:	469a      	mov	sl, r3
 8004558:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800455a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800455e:	d807      	bhi.n	8004570 <_printf_i+0x28>
 8004560:	2f62      	cmp	r7, #98	; 0x62
 8004562:	d80a      	bhi.n	800457a <_printf_i+0x32>
 8004564:	2f00      	cmp	r7, #0
 8004566:	f000 80d9 	beq.w	800471c <_printf_i+0x1d4>
 800456a:	2f58      	cmp	r7, #88	; 0x58
 800456c:	f000 80a4 	beq.w	80046b8 <_printf_i+0x170>
 8004570:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004574:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004578:	e03a      	b.n	80045f0 <_printf_i+0xa8>
 800457a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800457e:	2b15      	cmp	r3, #21
 8004580:	d8f6      	bhi.n	8004570 <_printf_i+0x28>
 8004582:	a101      	add	r1, pc, #4	; (adr r1, 8004588 <_printf_i+0x40>)
 8004584:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004588:	080045e1 	.word	0x080045e1
 800458c:	080045f5 	.word	0x080045f5
 8004590:	08004571 	.word	0x08004571
 8004594:	08004571 	.word	0x08004571
 8004598:	08004571 	.word	0x08004571
 800459c:	08004571 	.word	0x08004571
 80045a0:	080045f5 	.word	0x080045f5
 80045a4:	08004571 	.word	0x08004571
 80045a8:	08004571 	.word	0x08004571
 80045ac:	08004571 	.word	0x08004571
 80045b0:	08004571 	.word	0x08004571
 80045b4:	08004703 	.word	0x08004703
 80045b8:	08004625 	.word	0x08004625
 80045bc:	080046e5 	.word	0x080046e5
 80045c0:	08004571 	.word	0x08004571
 80045c4:	08004571 	.word	0x08004571
 80045c8:	08004725 	.word	0x08004725
 80045cc:	08004571 	.word	0x08004571
 80045d0:	08004625 	.word	0x08004625
 80045d4:	08004571 	.word	0x08004571
 80045d8:	08004571 	.word	0x08004571
 80045dc:	080046ed 	.word	0x080046ed
 80045e0:	682b      	ldr	r3, [r5, #0]
 80045e2:	1d1a      	adds	r2, r3, #4
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	602a      	str	r2, [r5, #0]
 80045e8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80045ec:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80045f0:	2301      	movs	r3, #1
 80045f2:	e0a4      	b.n	800473e <_printf_i+0x1f6>
 80045f4:	6820      	ldr	r0, [r4, #0]
 80045f6:	6829      	ldr	r1, [r5, #0]
 80045f8:	0606      	lsls	r6, r0, #24
 80045fa:	f101 0304 	add.w	r3, r1, #4
 80045fe:	d50a      	bpl.n	8004616 <_printf_i+0xce>
 8004600:	680e      	ldr	r6, [r1, #0]
 8004602:	602b      	str	r3, [r5, #0]
 8004604:	2e00      	cmp	r6, #0
 8004606:	da03      	bge.n	8004610 <_printf_i+0xc8>
 8004608:	232d      	movs	r3, #45	; 0x2d
 800460a:	4276      	negs	r6, r6
 800460c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004610:	230a      	movs	r3, #10
 8004612:	485e      	ldr	r0, [pc, #376]	; (800478c <_printf_i+0x244>)
 8004614:	e019      	b.n	800464a <_printf_i+0x102>
 8004616:	680e      	ldr	r6, [r1, #0]
 8004618:	f010 0f40 	tst.w	r0, #64	; 0x40
 800461c:	602b      	str	r3, [r5, #0]
 800461e:	bf18      	it	ne
 8004620:	b236      	sxthne	r6, r6
 8004622:	e7ef      	b.n	8004604 <_printf_i+0xbc>
 8004624:	682b      	ldr	r3, [r5, #0]
 8004626:	6820      	ldr	r0, [r4, #0]
 8004628:	1d19      	adds	r1, r3, #4
 800462a:	6029      	str	r1, [r5, #0]
 800462c:	0601      	lsls	r1, r0, #24
 800462e:	d501      	bpl.n	8004634 <_printf_i+0xec>
 8004630:	681e      	ldr	r6, [r3, #0]
 8004632:	e002      	b.n	800463a <_printf_i+0xf2>
 8004634:	0646      	lsls	r6, r0, #25
 8004636:	d5fb      	bpl.n	8004630 <_printf_i+0xe8>
 8004638:	881e      	ldrh	r6, [r3, #0]
 800463a:	2f6f      	cmp	r7, #111	; 0x6f
 800463c:	bf0c      	ite	eq
 800463e:	2308      	moveq	r3, #8
 8004640:	230a      	movne	r3, #10
 8004642:	4852      	ldr	r0, [pc, #328]	; (800478c <_printf_i+0x244>)
 8004644:	2100      	movs	r1, #0
 8004646:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800464a:	6865      	ldr	r5, [r4, #4]
 800464c:	2d00      	cmp	r5, #0
 800464e:	bfa8      	it	ge
 8004650:	6821      	ldrge	r1, [r4, #0]
 8004652:	60a5      	str	r5, [r4, #8]
 8004654:	bfa4      	itt	ge
 8004656:	f021 0104 	bicge.w	r1, r1, #4
 800465a:	6021      	strge	r1, [r4, #0]
 800465c:	b90e      	cbnz	r6, 8004662 <_printf_i+0x11a>
 800465e:	2d00      	cmp	r5, #0
 8004660:	d04d      	beq.n	80046fe <_printf_i+0x1b6>
 8004662:	4615      	mov	r5, r2
 8004664:	fbb6 f1f3 	udiv	r1, r6, r3
 8004668:	fb03 6711 	mls	r7, r3, r1, r6
 800466c:	5dc7      	ldrb	r7, [r0, r7]
 800466e:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004672:	4637      	mov	r7, r6
 8004674:	42bb      	cmp	r3, r7
 8004676:	460e      	mov	r6, r1
 8004678:	d9f4      	bls.n	8004664 <_printf_i+0x11c>
 800467a:	2b08      	cmp	r3, #8
 800467c:	d10b      	bne.n	8004696 <_printf_i+0x14e>
 800467e:	6823      	ldr	r3, [r4, #0]
 8004680:	07de      	lsls	r6, r3, #31
 8004682:	d508      	bpl.n	8004696 <_printf_i+0x14e>
 8004684:	6923      	ldr	r3, [r4, #16]
 8004686:	6861      	ldr	r1, [r4, #4]
 8004688:	4299      	cmp	r1, r3
 800468a:	bfde      	ittt	le
 800468c:	2330      	movle	r3, #48	; 0x30
 800468e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004692:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004696:	1b52      	subs	r2, r2, r5
 8004698:	6122      	str	r2, [r4, #16]
 800469a:	464b      	mov	r3, r9
 800469c:	4621      	mov	r1, r4
 800469e:	4640      	mov	r0, r8
 80046a0:	f8cd a000 	str.w	sl, [sp]
 80046a4:	aa03      	add	r2, sp, #12
 80046a6:	f7ff fedf 	bl	8004468 <_printf_common>
 80046aa:	3001      	adds	r0, #1
 80046ac:	d14c      	bne.n	8004748 <_printf_i+0x200>
 80046ae:	f04f 30ff 	mov.w	r0, #4294967295
 80046b2:	b004      	add	sp, #16
 80046b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80046b8:	4834      	ldr	r0, [pc, #208]	; (800478c <_printf_i+0x244>)
 80046ba:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80046be:	6829      	ldr	r1, [r5, #0]
 80046c0:	6823      	ldr	r3, [r4, #0]
 80046c2:	f851 6b04 	ldr.w	r6, [r1], #4
 80046c6:	6029      	str	r1, [r5, #0]
 80046c8:	061d      	lsls	r5, r3, #24
 80046ca:	d514      	bpl.n	80046f6 <_printf_i+0x1ae>
 80046cc:	07df      	lsls	r7, r3, #31
 80046ce:	bf44      	itt	mi
 80046d0:	f043 0320 	orrmi.w	r3, r3, #32
 80046d4:	6023      	strmi	r3, [r4, #0]
 80046d6:	b91e      	cbnz	r6, 80046e0 <_printf_i+0x198>
 80046d8:	6823      	ldr	r3, [r4, #0]
 80046da:	f023 0320 	bic.w	r3, r3, #32
 80046de:	6023      	str	r3, [r4, #0]
 80046e0:	2310      	movs	r3, #16
 80046e2:	e7af      	b.n	8004644 <_printf_i+0xfc>
 80046e4:	6823      	ldr	r3, [r4, #0]
 80046e6:	f043 0320 	orr.w	r3, r3, #32
 80046ea:	6023      	str	r3, [r4, #0]
 80046ec:	2378      	movs	r3, #120	; 0x78
 80046ee:	4828      	ldr	r0, [pc, #160]	; (8004790 <_printf_i+0x248>)
 80046f0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80046f4:	e7e3      	b.n	80046be <_printf_i+0x176>
 80046f6:	0659      	lsls	r1, r3, #25
 80046f8:	bf48      	it	mi
 80046fa:	b2b6      	uxthmi	r6, r6
 80046fc:	e7e6      	b.n	80046cc <_printf_i+0x184>
 80046fe:	4615      	mov	r5, r2
 8004700:	e7bb      	b.n	800467a <_printf_i+0x132>
 8004702:	682b      	ldr	r3, [r5, #0]
 8004704:	6826      	ldr	r6, [r4, #0]
 8004706:	1d18      	adds	r0, r3, #4
 8004708:	6961      	ldr	r1, [r4, #20]
 800470a:	6028      	str	r0, [r5, #0]
 800470c:	0635      	lsls	r5, r6, #24
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	d501      	bpl.n	8004716 <_printf_i+0x1ce>
 8004712:	6019      	str	r1, [r3, #0]
 8004714:	e002      	b.n	800471c <_printf_i+0x1d4>
 8004716:	0670      	lsls	r0, r6, #25
 8004718:	d5fb      	bpl.n	8004712 <_printf_i+0x1ca>
 800471a:	8019      	strh	r1, [r3, #0]
 800471c:	2300      	movs	r3, #0
 800471e:	4615      	mov	r5, r2
 8004720:	6123      	str	r3, [r4, #16]
 8004722:	e7ba      	b.n	800469a <_printf_i+0x152>
 8004724:	682b      	ldr	r3, [r5, #0]
 8004726:	2100      	movs	r1, #0
 8004728:	1d1a      	adds	r2, r3, #4
 800472a:	602a      	str	r2, [r5, #0]
 800472c:	681d      	ldr	r5, [r3, #0]
 800472e:	6862      	ldr	r2, [r4, #4]
 8004730:	4628      	mov	r0, r5
 8004732:	f002 faef 	bl	8006d14 <memchr>
 8004736:	b108      	cbz	r0, 800473c <_printf_i+0x1f4>
 8004738:	1b40      	subs	r0, r0, r5
 800473a:	6060      	str	r0, [r4, #4]
 800473c:	6863      	ldr	r3, [r4, #4]
 800473e:	6123      	str	r3, [r4, #16]
 8004740:	2300      	movs	r3, #0
 8004742:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004746:	e7a8      	b.n	800469a <_printf_i+0x152>
 8004748:	462a      	mov	r2, r5
 800474a:	4649      	mov	r1, r9
 800474c:	4640      	mov	r0, r8
 800474e:	6923      	ldr	r3, [r4, #16]
 8004750:	47d0      	blx	sl
 8004752:	3001      	adds	r0, #1
 8004754:	d0ab      	beq.n	80046ae <_printf_i+0x166>
 8004756:	6823      	ldr	r3, [r4, #0]
 8004758:	079b      	lsls	r3, r3, #30
 800475a:	d413      	bmi.n	8004784 <_printf_i+0x23c>
 800475c:	68e0      	ldr	r0, [r4, #12]
 800475e:	9b03      	ldr	r3, [sp, #12]
 8004760:	4298      	cmp	r0, r3
 8004762:	bfb8      	it	lt
 8004764:	4618      	movlt	r0, r3
 8004766:	e7a4      	b.n	80046b2 <_printf_i+0x16a>
 8004768:	2301      	movs	r3, #1
 800476a:	4632      	mov	r2, r6
 800476c:	4649      	mov	r1, r9
 800476e:	4640      	mov	r0, r8
 8004770:	47d0      	blx	sl
 8004772:	3001      	adds	r0, #1
 8004774:	d09b      	beq.n	80046ae <_printf_i+0x166>
 8004776:	3501      	adds	r5, #1
 8004778:	68e3      	ldr	r3, [r4, #12]
 800477a:	9903      	ldr	r1, [sp, #12]
 800477c:	1a5b      	subs	r3, r3, r1
 800477e:	42ab      	cmp	r3, r5
 8004780:	dcf2      	bgt.n	8004768 <_printf_i+0x220>
 8004782:	e7eb      	b.n	800475c <_printf_i+0x214>
 8004784:	2500      	movs	r5, #0
 8004786:	f104 0619 	add.w	r6, r4, #25
 800478a:	e7f5      	b.n	8004778 <_printf_i+0x230>
 800478c:	08008792 	.word	0x08008792
 8004790:	080087a3 	.word	0x080087a3

08004794 <_scanf_float>:
 8004794:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004798:	b087      	sub	sp, #28
 800479a:	9303      	str	r3, [sp, #12]
 800479c:	688b      	ldr	r3, [r1, #8]
 800479e:	4617      	mov	r7, r2
 80047a0:	1e5a      	subs	r2, r3, #1
 80047a2:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80047a6:	bf85      	ittet	hi
 80047a8:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80047ac:	195b      	addhi	r3, r3, r5
 80047ae:	2300      	movls	r3, #0
 80047b0:	9302      	strhi	r3, [sp, #8]
 80047b2:	bf88      	it	hi
 80047b4:	f240 135d 	movwhi	r3, #349	; 0x15d
 80047b8:	468b      	mov	fp, r1
 80047ba:	f04f 0500 	mov.w	r5, #0
 80047be:	bf8c      	ite	hi
 80047c0:	608b      	strhi	r3, [r1, #8]
 80047c2:	9302      	strls	r3, [sp, #8]
 80047c4:	680b      	ldr	r3, [r1, #0]
 80047c6:	4680      	mov	r8, r0
 80047c8:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 80047cc:	f84b 3b1c 	str.w	r3, [fp], #28
 80047d0:	460c      	mov	r4, r1
 80047d2:	465e      	mov	r6, fp
 80047d4:	46aa      	mov	sl, r5
 80047d6:	46a9      	mov	r9, r5
 80047d8:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80047dc:	9501      	str	r5, [sp, #4]
 80047de:	68a2      	ldr	r2, [r4, #8]
 80047e0:	b152      	cbz	r2, 80047f8 <_scanf_float+0x64>
 80047e2:	683b      	ldr	r3, [r7, #0]
 80047e4:	781b      	ldrb	r3, [r3, #0]
 80047e6:	2b4e      	cmp	r3, #78	; 0x4e
 80047e8:	d864      	bhi.n	80048b4 <_scanf_float+0x120>
 80047ea:	2b40      	cmp	r3, #64	; 0x40
 80047ec:	d83c      	bhi.n	8004868 <_scanf_float+0xd4>
 80047ee:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 80047f2:	b2c8      	uxtb	r0, r1
 80047f4:	280e      	cmp	r0, #14
 80047f6:	d93a      	bls.n	800486e <_scanf_float+0xda>
 80047f8:	f1b9 0f00 	cmp.w	r9, #0
 80047fc:	d003      	beq.n	8004806 <_scanf_float+0x72>
 80047fe:	6823      	ldr	r3, [r4, #0]
 8004800:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004804:	6023      	str	r3, [r4, #0]
 8004806:	f10a 3aff 	add.w	sl, sl, #4294967295
 800480a:	f1ba 0f01 	cmp.w	sl, #1
 800480e:	f200 8113 	bhi.w	8004a38 <_scanf_float+0x2a4>
 8004812:	455e      	cmp	r6, fp
 8004814:	f200 8105 	bhi.w	8004a22 <_scanf_float+0x28e>
 8004818:	2501      	movs	r5, #1
 800481a:	4628      	mov	r0, r5
 800481c:	b007      	add	sp, #28
 800481e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004822:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8004826:	2a0d      	cmp	r2, #13
 8004828:	d8e6      	bhi.n	80047f8 <_scanf_float+0x64>
 800482a:	a101      	add	r1, pc, #4	; (adr r1, 8004830 <_scanf_float+0x9c>)
 800482c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8004830:	0800496f 	.word	0x0800496f
 8004834:	080047f9 	.word	0x080047f9
 8004838:	080047f9 	.word	0x080047f9
 800483c:	080047f9 	.word	0x080047f9
 8004840:	080049cf 	.word	0x080049cf
 8004844:	080049a7 	.word	0x080049a7
 8004848:	080047f9 	.word	0x080047f9
 800484c:	080047f9 	.word	0x080047f9
 8004850:	0800497d 	.word	0x0800497d
 8004854:	080047f9 	.word	0x080047f9
 8004858:	080047f9 	.word	0x080047f9
 800485c:	080047f9 	.word	0x080047f9
 8004860:	080047f9 	.word	0x080047f9
 8004864:	08004935 	.word	0x08004935
 8004868:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800486c:	e7db      	b.n	8004826 <_scanf_float+0x92>
 800486e:	290e      	cmp	r1, #14
 8004870:	d8c2      	bhi.n	80047f8 <_scanf_float+0x64>
 8004872:	a001      	add	r0, pc, #4	; (adr r0, 8004878 <_scanf_float+0xe4>)
 8004874:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8004878:	08004927 	.word	0x08004927
 800487c:	080047f9 	.word	0x080047f9
 8004880:	08004927 	.word	0x08004927
 8004884:	080049bb 	.word	0x080049bb
 8004888:	080047f9 	.word	0x080047f9
 800488c:	080048d5 	.word	0x080048d5
 8004890:	08004911 	.word	0x08004911
 8004894:	08004911 	.word	0x08004911
 8004898:	08004911 	.word	0x08004911
 800489c:	08004911 	.word	0x08004911
 80048a0:	08004911 	.word	0x08004911
 80048a4:	08004911 	.word	0x08004911
 80048a8:	08004911 	.word	0x08004911
 80048ac:	08004911 	.word	0x08004911
 80048b0:	08004911 	.word	0x08004911
 80048b4:	2b6e      	cmp	r3, #110	; 0x6e
 80048b6:	d809      	bhi.n	80048cc <_scanf_float+0x138>
 80048b8:	2b60      	cmp	r3, #96	; 0x60
 80048ba:	d8b2      	bhi.n	8004822 <_scanf_float+0x8e>
 80048bc:	2b54      	cmp	r3, #84	; 0x54
 80048be:	d077      	beq.n	80049b0 <_scanf_float+0x21c>
 80048c0:	2b59      	cmp	r3, #89	; 0x59
 80048c2:	d199      	bne.n	80047f8 <_scanf_float+0x64>
 80048c4:	2d07      	cmp	r5, #7
 80048c6:	d197      	bne.n	80047f8 <_scanf_float+0x64>
 80048c8:	2508      	movs	r5, #8
 80048ca:	e029      	b.n	8004920 <_scanf_float+0x18c>
 80048cc:	2b74      	cmp	r3, #116	; 0x74
 80048ce:	d06f      	beq.n	80049b0 <_scanf_float+0x21c>
 80048d0:	2b79      	cmp	r3, #121	; 0x79
 80048d2:	e7f6      	b.n	80048c2 <_scanf_float+0x12e>
 80048d4:	6821      	ldr	r1, [r4, #0]
 80048d6:	05c8      	lsls	r0, r1, #23
 80048d8:	d51a      	bpl.n	8004910 <_scanf_float+0x17c>
 80048da:	9b02      	ldr	r3, [sp, #8]
 80048dc:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 80048e0:	6021      	str	r1, [r4, #0]
 80048e2:	f109 0901 	add.w	r9, r9, #1
 80048e6:	b11b      	cbz	r3, 80048f0 <_scanf_float+0x15c>
 80048e8:	3b01      	subs	r3, #1
 80048ea:	3201      	adds	r2, #1
 80048ec:	9302      	str	r3, [sp, #8]
 80048ee:	60a2      	str	r2, [r4, #8]
 80048f0:	68a3      	ldr	r3, [r4, #8]
 80048f2:	3b01      	subs	r3, #1
 80048f4:	60a3      	str	r3, [r4, #8]
 80048f6:	6923      	ldr	r3, [r4, #16]
 80048f8:	3301      	adds	r3, #1
 80048fa:	6123      	str	r3, [r4, #16]
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	3b01      	subs	r3, #1
 8004900:	2b00      	cmp	r3, #0
 8004902:	607b      	str	r3, [r7, #4]
 8004904:	f340 8084 	ble.w	8004a10 <_scanf_float+0x27c>
 8004908:	683b      	ldr	r3, [r7, #0]
 800490a:	3301      	adds	r3, #1
 800490c:	603b      	str	r3, [r7, #0]
 800490e:	e766      	b.n	80047de <_scanf_float+0x4a>
 8004910:	eb1a 0f05 	cmn.w	sl, r5
 8004914:	f47f af70 	bne.w	80047f8 <_scanf_float+0x64>
 8004918:	6822      	ldr	r2, [r4, #0]
 800491a:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800491e:	6022      	str	r2, [r4, #0]
 8004920:	f806 3b01 	strb.w	r3, [r6], #1
 8004924:	e7e4      	b.n	80048f0 <_scanf_float+0x15c>
 8004926:	6822      	ldr	r2, [r4, #0]
 8004928:	0610      	lsls	r0, r2, #24
 800492a:	f57f af65 	bpl.w	80047f8 <_scanf_float+0x64>
 800492e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004932:	e7f4      	b.n	800491e <_scanf_float+0x18a>
 8004934:	f1ba 0f00 	cmp.w	sl, #0
 8004938:	d10e      	bne.n	8004958 <_scanf_float+0x1c4>
 800493a:	f1b9 0f00 	cmp.w	r9, #0
 800493e:	d10e      	bne.n	800495e <_scanf_float+0x1ca>
 8004940:	6822      	ldr	r2, [r4, #0]
 8004942:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8004946:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800494a:	d108      	bne.n	800495e <_scanf_float+0x1ca>
 800494c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8004950:	f04f 0a01 	mov.w	sl, #1
 8004954:	6022      	str	r2, [r4, #0]
 8004956:	e7e3      	b.n	8004920 <_scanf_float+0x18c>
 8004958:	f1ba 0f02 	cmp.w	sl, #2
 800495c:	d055      	beq.n	8004a0a <_scanf_float+0x276>
 800495e:	2d01      	cmp	r5, #1
 8004960:	d002      	beq.n	8004968 <_scanf_float+0x1d4>
 8004962:	2d04      	cmp	r5, #4
 8004964:	f47f af48 	bne.w	80047f8 <_scanf_float+0x64>
 8004968:	3501      	adds	r5, #1
 800496a:	b2ed      	uxtb	r5, r5
 800496c:	e7d8      	b.n	8004920 <_scanf_float+0x18c>
 800496e:	f1ba 0f01 	cmp.w	sl, #1
 8004972:	f47f af41 	bne.w	80047f8 <_scanf_float+0x64>
 8004976:	f04f 0a02 	mov.w	sl, #2
 800497a:	e7d1      	b.n	8004920 <_scanf_float+0x18c>
 800497c:	b97d      	cbnz	r5, 800499e <_scanf_float+0x20a>
 800497e:	f1b9 0f00 	cmp.w	r9, #0
 8004982:	f47f af3c 	bne.w	80047fe <_scanf_float+0x6a>
 8004986:	6822      	ldr	r2, [r4, #0]
 8004988:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800498c:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8004990:	f47f af39 	bne.w	8004806 <_scanf_float+0x72>
 8004994:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8004998:	2501      	movs	r5, #1
 800499a:	6022      	str	r2, [r4, #0]
 800499c:	e7c0      	b.n	8004920 <_scanf_float+0x18c>
 800499e:	2d03      	cmp	r5, #3
 80049a0:	d0e2      	beq.n	8004968 <_scanf_float+0x1d4>
 80049a2:	2d05      	cmp	r5, #5
 80049a4:	e7de      	b.n	8004964 <_scanf_float+0x1d0>
 80049a6:	2d02      	cmp	r5, #2
 80049a8:	f47f af26 	bne.w	80047f8 <_scanf_float+0x64>
 80049ac:	2503      	movs	r5, #3
 80049ae:	e7b7      	b.n	8004920 <_scanf_float+0x18c>
 80049b0:	2d06      	cmp	r5, #6
 80049b2:	f47f af21 	bne.w	80047f8 <_scanf_float+0x64>
 80049b6:	2507      	movs	r5, #7
 80049b8:	e7b2      	b.n	8004920 <_scanf_float+0x18c>
 80049ba:	6822      	ldr	r2, [r4, #0]
 80049bc:	0591      	lsls	r1, r2, #22
 80049be:	f57f af1b 	bpl.w	80047f8 <_scanf_float+0x64>
 80049c2:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 80049c6:	6022      	str	r2, [r4, #0]
 80049c8:	f8cd 9004 	str.w	r9, [sp, #4]
 80049cc:	e7a8      	b.n	8004920 <_scanf_float+0x18c>
 80049ce:	6822      	ldr	r2, [r4, #0]
 80049d0:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 80049d4:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 80049d8:	d006      	beq.n	80049e8 <_scanf_float+0x254>
 80049da:	0550      	lsls	r0, r2, #21
 80049dc:	f57f af0c 	bpl.w	80047f8 <_scanf_float+0x64>
 80049e0:	f1b9 0f00 	cmp.w	r9, #0
 80049e4:	f43f af0f 	beq.w	8004806 <_scanf_float+0x72>
 80049e8:	0591      	lsls	r1, r2, #22
 80049ea:	bf58      	it	pl
 80049ec:	9901      	ldrpl	r1, [sp, #4]
 80049ee:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80049f2:	bf58      	it	pl
 80049f4:	eba9 0101 	subpl.w	r1, r9, r1
 80049f8:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 80049fc:	f04f 0900 	mov.w	r9, #0
 8004a00:	bf58      	it	pl
 8004a02:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8004a06:	6022      	str	r2, [r4, #0]
 8004a08:	e78a      	b.n	8004920 <_scanf_float+0x18c>
 8004a0a:	f04f 0a03 	mov.w	sl, #3
 8004a0e:	e787      	b.n	8004920 <_scanf_float+0x18c>
 8004a10:	4639      	mov	r1, r7
 8004a12:	4640      	mov	r0, r8
 8004a14:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8004a18:	4798      	blx	r3
 8004a1a:	2800      	cmp	r0, #0
 8004a1c:	f43f aedf 	beq.w	80047de <_scanf_float+0x4a>
 8004a20:	e6ea      	b.n	80047f8 <_scanf_float+0x64>
 8004a22:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004a26:	463a      	mov	r2, r7
 8004a28:	4640      	mov	r0, r8
 8004a2a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004a2e:	4798      	blx	r3
 8004a30:	6923      	ldr	r3, [r4, #16]
 8004a32:	3b01      	subs	r3, #1
 8004a34:	6123      	str	r3, [r4, #16]
 8004a36:	e6ec      	b.n	8004812 <_scanf_float+0x7e>
 8004a38:	1e6b      	subs	r3, r5, #1
 8004a3a:	2b06      	cmp	r3, #6
 8004a3c:	d825      	bhi.n	8004a8a <_scanf_float+0x2f6>
 8004a3e:	2d02      	cmp	r5, #2
 8004a40:	d836      	bhi.n	8004ab0 <_scanf_float+0x31c>
 8004a42:	455e      	cmp	r6, fp
 8004a44:	f67f aee8 	bls.w	8004818 <_scanf_float+0x84>
 8004a48:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004a4c:	463a      	mov	r2, r7
 8004a4e:	4640      	mov	r0, r8
 8004a50:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004a54:	4798      	blx	r3
 8004a56:	6923      	ldr	r3, [r4, #16]
 8004a58:	3b01      	subs	r3, #1
 8004a5a:	6123      	str	r3, [r4, #16]
 8004a5c:	e7f1      	b.n	8004a42 <_scanf_float+0x2ae>
 8004a5e:	9802      	ldr	r0, [sp, #8]
 8004a60:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004a64:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8004a68:	463a      	mov	r2, r7
 8004a6a:	9002      	str	r0, [sp, #8]
 8004a6c:	4640      	mov	r0, r8
 8004a6e:	4798      	blx	r3
 8004a70:	6923      	ldr	r3, [r4, #16]
 8004a72:	3b01      	subs	r3, #1
 8004a74:	6123      	str	r3, [r4, #16]
 8004a76:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004a7a:	fa5f fa8a 	uxtb.w	sl, sl
 8004a7e:	f1ba 0f02 	cmp.w	sl, #2
 8004a82:	d1ec      	bne.n	8004a5e <_scanf_float+0x2ca>
 8004a84:	3d03      	subs	r5, #3
 8004a86:	b2ed      	uxtb	r5, r5
 8004a88:	1b76      	subs	r6, r6, r5
 8004a8a:	6823      	ldr	r3, [r4, #0]
 8004a8c:	05da      	lsls	r2, r3, #23
 8004a8e:	d52f      	bpl.n	8004af0 <_scanf_float+0x35c>
 8004a90:	055b      	lsls	r3, r3, #21
 8004a92:	d510      	bpl.n	8004ab6 <_scanf_float+0x322>
 8004a94:	455e      	cmp	r6, fp
 8004a96:	f67f aebf 	bls.w	8004818 <_scanf_float+0x84>
 8004a9a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004a9e:	463a      	mov	r2, r7
 8004aa0:	4640      	mov	r0, r8
 8004aa2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004aa6:	4798      	blx	r3
 8004aa8:	6923      	ldr	r3, [r4, #16]
 8004aaa:	3b01      	subs	r3, #1
 8004aac:	6123      	str	r3, [r4, #16]
 8004aae:	e7f1      	b.n	8004a94 <_scanf_float+0x300>
 8004ab0:	46aa      	mov	sl, r5
 8004ab2:	9602      	str	r6, [sp, #8]
 8004ab4:	e7df      	b.n	8004a76 <_scanf_float+0x2e2>
 8004ab6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8004aba:	6923      	ldr	r3, [r4, #16]
 8004abc:	2965      	cmp	r1, #101	; 0x65
 8004abe:	f103 33ff 	add.w	r3, r3, #4294967295
 8004ac2:	f106 35ff 	add.w	r5, r6, #4294967295
 8004ac6:	6123      	str	r3, [r4, #16]
 8004ac8:	d00c      	beq.n	8004ae4 <_scanf_float+0x350>
 8004aca:	2945      	cmp	r1, #69	; 0x45
 8004acc:	d00a      	beq.n	8004ae4 <_scanf_float+0x350>
 8004ace:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004ad2:	463a      	mov	r2, r7
 8004ad4:	4640      	mov	r0, r8
 8004ad6:	4798      	blx	r3
 8004ad8:	6923      	ldr	r3, [r4, #16]
 8004ada:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8004ade:	3b01      	subs	r3, #1
 8004ae0:	1eb5      	subs	r5, r6, #2
 8004ae2:	6123      	str	r3, [r4, #16]
 8004ae4:	463a      	mov	r2, r7
 8004ae6:	4640      	mov	r0, r8
 8004ae8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004aec:	4798      	blx	r3
 8004aee:	462e      	mov	r6, r5
 8004af0:	6825      	ldr	r5, [r4, #0]
 8004af2:	f015 0510 	ands.w	r5, r5, #16
 8004af6:	d155      	bne.n	8004ba4 <_scanf_float+0x410>
 8004af8:	7035      	strb	r5, [r6, #0]
 8004afa:	6823      	ldr	r3, [r4, #0]
 8004afc:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004b00:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004b04:	d11b      	bne.n	8004b3e <_scanf_float+0x3aa>
 8004b06:	9b01      	ldr	r3, [sp, #4]
 8004b08:	454b      	cmp	r3, r9
 8004b0a:	eba3 0209 	sub.w	r2, r3, r9
 8004b0e:	d123      	bne.n	8004b58 <_scanf_float+0x3c4>
 8004b10:	2200      	movs	r2, #0
 8004b12:	4659      	mov	r1, fp
 8004b14:	4640      	mov	r0, r8
 8004b16:	f000 fe7b 	bl	8005810 <_strtod_r>
 8004b1a:	6822      	ldr	r2, [r4, #0]
 8004b1c:	9b03      	ldr	r3, [sp, #12]
 8004b1e:	f012 0f02 	tst.w	r2, #2
 8004b22:	4606      	mov	r6, r0
 8004b24:	460f      	mov	r7, r1
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	d021      	beq.n	8004b6e <_scanf_float+0x3da>
 8004b2a:	1d1a      	adds	r2, r3, #4
 8004b2c:	9903      	ldr	r1, [sp, #12]
 8004b2e:	600a      	str	r2, [r1, #0]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	e9c3 6700 	strd	r6, r7, [r3]
 8004b36:	68e3      	ldr	r3, [r4, #12]
 8004b38:	3301      	adds	r3, #1
 8004b3a:	60e3      	str	r3, [r4, #12]
 8004b3c:	e66d      	b.n	800481a <_scanf_float+0x86>
 8004b3e:	9b04      	ldr	r3, [sp, #16]
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d0e5      	beq.n	8004b10 <_scanf_float+0x37c>
 8004b44:	9905      	ldr	r1, [sp, #20]
 8004b46:	230a      	movs	r3, #10
 8004b48:	462a      	mov	r2, r5
 8004b4a:	4640      	mov	r0, r8
 8004b4c:	3101      	adds	r1, #1
 8004b4e:	f000 fee1 	bl	8005914 <_strtol_r>
 8004b52:	9b04      	ldr	r3, [sp, #16]
 8004b54:	9e05      	ldr	r6, [sp, #20]
 8004b56:	1ac2      	subs	r2, r0, r3
 8004b58:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8004b5c:	429e      	cmp	r6, r3
 8004b5e:	bf28      	it	cs
 8004b60:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8004b64:	4630      	mov	r0, r6
 8004b66:	4910      	ldr	r1, [pc, #64]	; (8004ba8 <_scanf_float+0x414>)
 8004b68:	f000 f826 	bl	8004bb8 <siprintf>
 8004b6c:	e7d0      	b.n	8004b10 <_scanf_float+0x37c>
 8004b6e:	f012 0f04 	tst.w	r2, #4
 8004b72:	f103 0204 	add.w	r2, r3, #4
 8004b76:	d1d9      	bne.n	8004b2c <_scanf_float+0x398>
 8004b78:	f8dd c00c 	ldr.w	ip, [sp, #12]
 8004b7c:	f8cc 2000 	str.w	r2, [ip]
 8004b80:	f8d3 8000 	ldr.w	r8, [r3]
 8004b84:	4602      	mov	r2, r0
 8004b86:	460b      	mov	r3, r1
 8004b88:	f7fb ff40 	bl	8000a0c <__aeabi_dcmpun>
 8004b8c:	b128      	cbz	r0, 8004b9a <_scanf_float+0x406>
 8004b8e:	4807      	ldr	r0, [pc, #28]	; (8004bac <_scanf_float+0x418>)
 8004b90:	f000 f80e 	bl	8004bb0 <nanf>
 8004b94:	f8c8 0000 	str.w	r0, [r8]
 8004b98:	e7cd      	b.n	8004b36 <_scanf_float+0x3a2>
 8004b9a:	4630      	mov	r0, r6
 8004b9c:	4639      	mov	r1, r7
 8004b9e:	f7fb ff93 	bl	8000ac8 <__aeabi_d2f>
 8004ba2:	e7f7      	b.n	8004b94 <_scanf_float+0x400>
 8004ba4:	2500      	movs	r5, #0
 8004ba6:	e638      	b.n	800481a <_scanf_float+0x86>
 8004ba8:	080087b4 	.word	0x080087b4
 8004bac:	08008bc0 	.word	0x08008bc0

08004bb0 <nanf>:
 8004bb0:	4800      	ldr	r0, [pc, #0]	; (8004bb4 <nanf+0x4>)
 8004bb2:	4770      	bx	lr
 8004bb4:	7fc00000 	.word	0x7fc00000

08004bb8 <siprintf>:
 8004bb8:	b40e      	push	{r1, r2, r3}
 8004bba:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004bbe:	b500      	push	{lr}
 8004bc0:	b09c      	sub	sp, #112	; 0x70
 8004bc2:	ab1d      	add	r3, sp, #116	; 0x74
 8004bc4:	9002      	str	r0, [sp, #8]
 8004bc6:	9006      	str	r0, [sp, #24]
 8004bc8:	9107      	str	r1, [sp, #28]
 8004bca:	9104      	str	r1, [sp, #16]
 8004bcc:	4808      	ldr	r0, [pc, #32]	; (8004bf0 <siprintf+0x38>)
 8004bce:	4909      	ldr	r1, [pc, #36]	; (8004bf4 <siprintf+0x3c>)
 8004bd0:	f853 2b04 	ldr.w	r2, [r3], #4
 8004bd4:	9105      	str	r1, [sp, #20]
 8004bd6:	6800      	ldr	r0, [r0, #0]
 8004bd8:	a902      	add	r1, sp, #8
 8004bda:	9301      	str	r3, [sp, #4]
 8004bdc:	f002 feba 	bl	8007954 <_svfiprintf_r>
 8004be0:	2200      	movs	r2, #0
 8004be2:	9b02      	ldr	r3, [sp, #8]
 8004be4:	701a      	strb	r2, [r3, #0]
 8004be6:	b01c      	add	sp, #112	; 0x70
 8004be8:	f85d eb04 	ldr.w	lr, [sp], #4
 8004bec:	b003      	add	sp, #12
 8004bee:	4770      	bx	lr
 8004bf0:	2000000c 	.word	0x2000000c
 8004bf4:	ffff0208 	.word	0xffff0208

08004bf8 <sulp>:
 8004bf8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004bfc:	460f      	mov	r7, r1
 8004bfe:	4690      	mov	r8, r2
 8004c00:	f002 fc14 	bl	800742c <__ulp>
 8004c04:	4604      	mov	r4, r0
 8004c06:	460d      	mov	r5, r1
 8004c08:	f1b8 0f00 	cmp.w	r8, #0
 8004c0c:	d011      	beq.n	8004c32 <sulp+0x3a>
 8004c0e:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8004c12:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	dd0b      	ble.n	8004c32 <sulp+0x3a>
 8004c1a:	2400      	movs	r4, #0
 8004c1c:	051b      	lsls	r3, r3, #20
 8004c1e:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8004c22:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8004c26:	4622      	mov	r2, r4
 8004c28:	462b      	mov	r3, r5
 8004c2a:	f7fb fc55 	bl	80004d8 <__aeabi_dmul>
 8004c2e:	4604      	mov	r4, r0
 8004c30:	460d      	mov	r5, r1
 8004c32:	4620      	mov	r0, r4
 8004c34:	4629      	mov	r1, r5
 8004c36:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004c3a:	0000      	movs	r0, r0
 8004c3c:	0000      	movs	r0, r0
	...

08004c40 <_strtod_l>:
 8004c40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c44:	469b      	mov	fp, r3
 8004c46:	2300      	movs	r3, #0
 8004c48:	b09f      	sub	sp, #124	; 0x7c
 8004c4a:	931a      	str	r3, [sp, #104]	; 0x68
 8004c4c:	4b9e      	ldr	r3, [pc, #632]	; (8004ec8 <_strtod_l+0x288>)
 8004c4e:	4682      	mov	sl, r0
 8004c50:	681f      	ldr	r7, [r3, #0]
 8004c52:	460e      	mov	r6, r1
 8004c54:	4638      	mov	r0, r7
 8004c56:	9215      	str	r2, [sp, #84]	; 0x54
 8004c58:	f7fb fa7a 	bl	8000150 <strlen>
 8004c5c:	f04f 0800 	mov.w	r8, #0
 8004c60:	4604      	mov	r4, r0
 8004c62:	f04f 0900 	mov.w	r9, #0
 8004c66:	9619      	str	r6, [sp, #100]	; 0x64
 8004c68:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004c6a:	781a      	ldrb	r2, [r3, #0]
 8004c6c:	2a2b      	cmp	r2, #43	; 0x2b
 8004c6e:	d04c      	beq.n	8004d0a <_strtod_l+0xca>
 8004c70:	d83a      	bhi.n	8004ce8 <_strtod_l+0xa8>
 8004c72:	2a0d      	cmp	r2, #13
 8004c74:	d833      	bhi.n	8004cde <_strtod_l+0x9e>
 8004c76:	2a08      	cmp	r2, #8
 8004c78:	d833      	bhi.n	8004ce2 <_strtod_l+0xa2>
 8004c7a:	2a00      	cmp	r2, #0
 8004c7c:	d03d      	beq.n	8004cfa <_strtod_l+0xba>
 8004c7e:	2300      	movs	r3, #0
 8004c80:	930a      	str	r3, [sp, #40]	; 0x28
 8004c82:	9d19      	ldr	r5, [sp, #100]	; 0x64
 8004c84:	782b      	ldrb	r3, [r5, #0]
 8004c86:	2b30      	cmp	r3, #48	; 0x30
 8004c88:	f040 80aa 	bne.w	8004de0 <_strtod_l+0x1a0>
 8004c8c:	786b      	ldrb	r3, [r5, #1]
 8004c8e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8004c92:	2b58      	cmp	r3, #88	; 0x58
 8004c94:	d166      	bne.n	8004d64 <_strtod_l+0x124>
 8004c96:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004c98:	4650      	mov	r0, sl
 8004c9a:	9301      	str	r3, [sp, #4]
 8004c9c:	ab1a      	add	r3, sp, #104	; 0x68
 8004c9e:	9300      	str	r3, [sp, #0]
 8004ca0:	4a8a      	ldr	r2, [pc, #552]	; (8004ecc <_strtod_l+0x28c>)
 8004ca2:	f8cd b008 	str.w	fp, [sp, #8]
 8004ca6:	ab1b      	add	r3, sp, #108	; 0x6c
 8004ca8:	a919      	add	r1, sp, #100	; 0x64
 8004caa:	f001 fd17 	bl	80066dc <__gethex>
 8004cae:	f010 0607 	ands.w	r6, r0, #7
 8004cb2:	4604      	mov	r4, r0
 8004cb4:	d005      	beq.n	8004cc2 <_strtod_l+0x82>
 8004cb6:	2e06      	cmp	r6, #6
 8004cb8:	d129      	bne.n	8004d0e <_strtod_l+0xce>
 8004cba:	2300      	movs	r3, #0
 8004cbc:	3501      	adds	r5, #1
 8004cbe:	9519      	str	r5, [sp, #100]	; 0x64
 8004cc0:	930a      	str	r3, [sp, #40]	; 0x28
 8004cc2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	f040 858a 	bne.w	80057de <_strtod_l+0xb9e>
 8004cca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004ccc:	b1d3      	cbz	r3, 8004d04 <_strtod_l+0xc4>
 8004cce:	4642      	mov	r2, r8
 8004cd0:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8004cd4:	4610      	mov	r0, r2
 8004cd6:	4619      	mov	r1, r3
 8004cd8:	b01f      	add	sp, #124	; 0x7c
 8004cda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004cde:	2a20      	cmp	r2, #32
 8004ce0:	d1cd      	bne.n	8004c7e <_strtod_l+0x3e>
 8004ce2:	3301      	adds	r3, #1
 8004ce4:	9319      	str	r3, [sp, #100]	; 0x64
 8004ce6:	e7bf      	b.n	8004c68 <_strtod_l+0x28>
 8004ce8:	2a2d      	cmp	r2, #45	; 0x2d
 8004cea:	d1c8      	bne.n	8004c7e <_strtod_l+0x3e>
 8004cec:	2201      	movs	r2, #1
 8004cee:	920a      	str	r2, [sp, #40]	; 0x28
 8004cf0:	1c5a      	adds	r2, r3, #1
 8004cf2:	9219      	str	r2, [sp, #100]	; 0x64
 8004cf4:	785b      	ldrb	r3, [r3, #1]
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d1c3      	bne.n	8004c82 <_strtod_l+0x42>
 8004cfa:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8004cfc:	9619      	str	r6, [sp, #100]	; 0x64
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	f040 856b 	bne.w	80057da <_strtod_l+0xb9a>
 8004d04:	4642      	mov	r2, r8
 8004d06:	464b      	mov	r3, r9
 8004d08:	e7e4      	b.n	8004cd4 <_strtod_l+0x94>
 8004d0a:	2200      	movs	r2, #0
 8004d0c:	e7ef      	b.n	8004cee <_strtod_l+0xae>
 8004d0e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8004d10:	b13a      	cbz	r2, 8004d22 <_strtod_l+0xe2>
 8004d12:	2135      	movs	r1, #53	; 0x35
 8004d14:	a81c      	add	r0, sp, #112	; 0x70
 8004d16:	f002 fc8d 	bl	8007634 <__copybits>
 8004d1a:	4650      	mov	r0, sl
 8004d1c:	991a      	ldr	r1, [sp, #104]	; 0x68
 8004d1e:	f002 f855 	bl	8006dcc <_Bfree>
 8004d22:	3e01      	subs	r6, #1
 8004d24:	2e04      	cmp	r6, #4
 8004d26:	d806      	bhi.n	8004d36 <_strtod_l+0xf6>
 8004d28:	e8df f006 	tbb	[pc, r6]
 8004d2c:	1714030a 	.word	0x1714030a
 8004d30:	0a          	.byte	0x0a
 8004d31:	00          	.byte	0x00
 8004d32:	e9dd 891c 	ldrd	r8, r9, [sp, #112]	; 0x70
 8004d36:	0721      	lsls	r1, r4, #28
 8004d38:	d5c3      	bpl.n	8004cc2 <_strtod_l+0x82>
 8004d3a:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 8004d3e:	e7c0      	b.n	8004cc2 <_strtod_l+0x82>
 8004d40:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8004d42:	e9dd 831c 	ldrd	r8, r3, [sp, #112]	; 0x70
 8004d46:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8004d4a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8004d4e:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8004d52:	e7f0      	b.n	8004d36 <_strtod_l+0xf6>
 8004d54:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8004ed0 <_strtod_l+0x290>
 8004d58:	e7ed      	b.n	8004d36 <_strtod_l+0xf6>
 8004d5a:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8004d5e:	f04f 38ff 	mov.w	r8, #4294967295
 8004d62:	e7e8      	b.n	8004d36 <_strtod_l+0xf6>
 8004d64:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004d66:	1c5a      	adds	r2, r3, #1
 8004d68:	9219      	str	r2, [sp, #100]	; 0x64
 8004d6a:	785b      	ldrb	r3, [r3, #1]
 8004d6c:	2b30      	cmp	r3, #48	; 0x30
 8004d6e:	d0f9      	beq.n	8004d64 <_strtod_l+0x124>
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d0a6      	beq.n	8004cc2 <_strtod_l+0x82>
 8004d74:	2301      	movs	r3, #1
 8004d76:	9307      	str	r3, [sp, #28]
 8004d78:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004d7a:	220a      	movs	r2, #10
 8004d7c:	9308      	str	r3, [sp, #32]
 8004d7e:	2300      	movs	r3, #0
 8004d80:	469b      	mov	fp, r3
 8004d82:	e9cd 3305 	strd	r3, r3, [sp, #20]
 8004d86:	9819      	ldr	r0, [sp, #100]	; 0x64
 8004d88:	7805      	ldrb	r5, [r0, #0]
 8004d8a:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 8004d8e:	b2d9      	uxtb	r1, r3
 8004d90:	2909      	cmp	r1, #9
 8004d92:	d927      	bls.n	8004de4 <_strtod_l+0x1a4>
 8004d94:	4622      	mov	r2, r4
 8004d96:	4639      	mov	r1, r7
 8004d98:	f002 fef2 	bl	8007b80 <strncmp>
 8004d9c:	2800      	cmp	r0, #0
 8004d9e:	d033      	beq.n	8004e08 <_strtod_l+0x1c8>
 8004da0:	2000      	movs	r0, #0
 8004da2:	462a      	mov	r2, r5
 8004da4:	465c      	mov	r4, fp
 8004da6:	4603      	mov	r3, r0
 8004da8:	9004      	str	r0, [sp, #16]
 8004daa:	2a65      	cmp	r2, #101	; 0x65
 8004dac:	d001      	beq.n	8004db2 <_strtod_l+0x172>
 8004dae:	2a45      	cmp	r2, #69	; 0x45
 8004db0:	d114      	bne.n	8004ddc <_strtod_l+0x19c>
 8004db2:	b91c      	cbnz	r4, 8004dbc <_strtod_l+0x17c>
 8004db4:	9a07      	ldr	r2, [sp, #28]
 8004db6:	4302      	orrs	r2, r0
 8004db8:	d09f      	beq.n	8004cfa <_strtod_l+0xba>
 8004dba:	2400      	movs	r4, #0
 8004dbc:	9e19      	ldr	r6, [sp, #100]	; 0x64
 8004dbe:	1c72      	adds	r2, r6, #1
 8004dc0:	9219      	str	r2, [sp, #100]	; 0x64
 8004dc2:	7872      	ldrb	r2, [r6, #1]
 8004dc4:	2a2b      	cmp	r2, #43	; 0x2b
 8004dc6:	d079      	beq.n	8004ebc <_strtod_l+0x27c>
 8004dc8:	2a2d      	cmp	r2, #45	; 0x2d
 8004dca:	f000 8083 	beq.w	8004ed4 <_strtod_l+0x294>
 8004dce:	2700      	movs	r7, #0
 8004dd0:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8004dd4:	2909      	cmp	r1, #9
 8004dd6:	f240 8083 	bls.w	8004ee0 <_strtod_l+0x2a0>
 8004dda:	9619      	str	r6, [sp, #100]	; 0x64
 8004ddc:	2500      	movs	r5, #0
 8004dde:	e09f      	b.n	8004f20 <_strtod_l+0x2e0>
 8004de0:	2300      	movs	r3, #0
 8004de2:	e7c8      	b.n	8004d76 <_strtod_l+0x136>
 8004de4:	f1bb 0f08 	cmp.w	fp, #8
 8004de8:	bfd5      	itete	le
 8004dea:	9906      	ldrle	r1, [sp, #24]
 8004dec:	9905      	ldrgt	r1, [sp, #20]
 8004dee:	fb02 3301 	mlale	r3, r2, r1, r3
 8004df2:	fb02 3301 	mlagt	r3, r2, r1, r3
 8004df6:	f100 0001 	add.w	r0, r0, #1
 8004dfa:	bfd4      	ite	le
 8004dfc:	9306      	strle	r3, [sp, #24]
 8004dfe:	9305      	strgt	r3, [sp, #20]
 8004e00:	f10b 0b01 	add.w	fp, fp, #1
 8004e04:	9019      	str	r0, [sp, #100]	; 0x64
 8004e06:	e7be      	b.n	8004d86 <_strtod_l+0x146>
 8004e08:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004e0a:	191a      	adds	r2, r3, r4
 8004e0c:	9219      	str	r2, [sp, #100]	; 0x64
 8004e0e:	5d1a      	ldrb	r2, [r3, r4]
 8004e10:	f1bb 0f00 	cmp.w	fp, #0
 8004e14:	d036      	beq.n	8004e84 <_strtod_l+0x244>
 8004e16:	465c      	mov	r4, fp
 8004e18:	9004      	str	r0, [sp, #16]
 8004e1a:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8004e1e:	2b09      	cmp	r3, #9
 8004e20:	d912      	bls.n	8004e48 <_strtod_l+0x208>
 8004e22:	2301      	movs	r3, #1
 8004e24:	e7c1      	b.n	8004daa <_strtod_l+0x16a>
 8004e26:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004e28:	3001      	adds	r0, #1
 8004e2a:	1c5a      	adds	r2, r3, #1
 8004e2c:	9219      	str	r2, [sp, #100]	; 0x64
 8004e2e:	785a      	ldrb	r2, [r3, #1]
 8004e30:	2a30      	cmp	r2, #48	; 0x30
 8004e32:	d0f8      	beq.n	8004e26 <_strtod_l+0x1e6>
 8004e34:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8004e38:	2b08      	cmp	r3, #8
 8004e3a:	f200 84d5 	bhi.w	80057e8 <_strtod_l+0xba8>
 8004e3e:	9004      	str	r0, [sp, #16]
 8004e40:	2000      	movs	r0, #0
 8004e42:	4604      	mov	r4, r0
 8004e44:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004e46:	9308      	str	r3, [sp, #32]
 8004e48:	3a30      	subs	r2, #48	; 0x30
 8004e4a:	f100 0301 	add.w	r3, r0, #1
 8004e4e:	d013      	beq.n	8004e78 <_strtod_l+0x238>
 8004e50:	9904      	ldr	r1, [sp, #16]
 8004e52:	1905      	adds	r5, r0, r4
 8004e54:	4419      	add	r1, r3
 8004e56:	9104      	str	r1, [sp, #16]
 8004e58:	4623      	mov	r3, r4
 8004e5a:	210a      	movs	r1, #10
 8004e5c:	42ab      	cmp	r3, r5
 8004e5e:	d113      	bne.n	8004e88 <_strtod_l+0x248>
 8004e60:	1823      	adds	r3, r4, r0
 8004e62:	2b08      	cmp	r3, #8
 8004e64:	f104 0401 	add.w	r4, r4, #1
 8004e68:	4404      	add	r4, r0
 8004e6a:	dc1b      	bgt.n	8004ea4 <_strtod_l+0x264>
 8004e6c:	230a      	movs	r3, #10
 8004e6e:	9906      	ldr	r1, [sp, #24]
 8004e70:	fb03 2301 	mla	r3, r3, r1, r2
 8004e74:	9306      	str	r3, [sp, #24]
 8004e76:	2300      	movs	r3, #0
 8004e78:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8004e7a:	4618      	mov	r0, r3
 8004e7c:	1c51      	adds	r1, r2, #1
 8004e7e:	9119      	str	r1, [sp, #100]	; 0x64
 8004e80:	7852      	ldrb	r2, [r2, #1]
 8004e82:	e7ca      	b.n	8004e1a <_strtod_l+0x1da>
 8004e84:	4658      	mov	r0, fp
 8004e86:	e7d3      	b.n	8004e30 <_strtod_l+0x1f0>
 8004e88:	2b08      	cmp	r3, #8
 8004e8a:	dc04      	bgt.n	8004e96 <_strtod_l+0x256>
 8004e8c:	9f06      	ldr	r7, [sp, #24]
 8004e8e:	434f      	muls	r7, r1
 8004e90:	9706      	str	r7, [sp, #24]
 8004e92:	3301      	adds	r3, #1
 8004e94:	e7e2      	b.n	8004e5c <_strtod_l+0x21c>
 8004e96:	1c5f      	adds	r7, r3, #1
 8004e98:	2f10      	cmp	r7, #16
 8004e9a:	bfde      	ittt	le
 8004e9c:	9f05      	ldrle	r7, [sp, #20]
 8004e9e:	434f      	mulle	r7, r1
 8004ea0:	9705      	strle	r7, [sp, #20]
 8004ea2:	e7f6      	b.n	8004e92 <_strtod_l+0x252>
 8004ea4:	2c10      	cmp	r4, #16
 8004ea6:	bfdf      	itttt	le
 8004ea8:	230a      	movle	r3, #10
 8004eaa:	9905      	ldrle	r1, [sp, #20]
 8004eac:	fb03 2301 	mlale	r3, r3, r1, r2
 8004eb0:	9305      	strle	r3, [sp, #20]
 8004eb2:	e7e0      	b.n	8004e76 <_strtod_l+0x236>
 8004eb4:	2300      	movs	r3, #0
 8004eb6:	9304      	str	r3, [sp, #16]
 8004eb8:	2301      	movs	r3, #1
 8004eba:	e77b      	b.n	8004db4 <_strtod_l+0x174>
 8004ebc:	2700      	movs	r7, #0
 8004ebe:	1cb2      	adds	r2, r6, #2
 8004ec0:	9219      	str	r2, [sp, #100]	; 0x64
 8004ec2:	78b2      	ldrb	r2, [r6, #2]
 8004ec4:	e784      	b.n	8004dd0 <_strtod_l+0x190>
 8004ec6:	bf00      	nop
 8004ec8:	08008a08 	.word	0x08008a08
 8004ecc:	080087bc 	.word	0x080087bc
 8004ed0:	7ff00000 	.word	0x7ff00000
 8004ed4:	2701      	movs	r7, #1
 8004ed6:	e7f2      	b.n	8004ebe <_strtod_l+0x27e>
 8004ed8:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8004eda:	1c51      	adds	r1, r2, #1
 8004edc:	9119      	str	r1, [sp, #100]	; 0x64
 8004ede:	7852      	ldrb	r2, [r2, #1]
 8004ee0:	2a30      	cmp	r2, #48	; 0x30
 8004ee2:	d0f9      	beq.n	8004ed8 <_strtod_l+0x298>
 8004ee4:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8004ee8:	2908      	cmp	r1, #8
 8004eea:	f63f af77 	bhi.w	8004ddc <_strtod_l+0x19c>
 8004eee:	f04f 0e0a 	mov.w	lr, #10
 8004ef2:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 8004ef6:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8004ef8:	9209      	str	r2, [sp, #36]	; 0x24
 8004efa:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8004efc:	1c51      	adds	r1, r2, #1
 8004efe:	9119      	str	r1, [sp, #100]	; 0x64
 8004f00:	7852      	ldrb	r2, [r2, #1]
 8004f02:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 8004f06:	2d09      	cmp	r5, #9
 8004f08:	d935      	bls.n	8004f76 <_strtod_l+0x336>
 8004f0a:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8004f0c:	1b49      	subs	r1, r1, r5
 8004f0e:	2908      	cmp	r1, #8
 8004f10:	f644 651f 	movw	r5, #19999	; 0x4e1f
 8004f14:	dc02      	bgt.n	8004f1c <_strtod_l+0x2dc>
 8004f16:	4565      	cmp	r5, ip
 8004f18:	bfa8      	it	ge
 8004f1a:	4665      	movge	r5, ip
 8004f1c:	b107      	cbz	r7, 8004f20 <_strtod_l+0x2e0>
 8004f1e:	426d      	negs	r5, r5
 8004f20:	2c00      	cmp	r4, #0
 8004f22:	d14c      	bne.n	8004fbe <_strtod_l+0x37e>
 8004f24:	9907      	ldr	r1, [sp, #28]
 8004f26:	4301      	orrs	r1, r0
 8004f28:	f47f aecb 	bne.w	8004cc2 <_strtod_l+0x82>
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	f47f aee4 	bne.w	8004cfa <_strtod_l+0xba>
 8004f32:	2a69      	cmp	r2, #105	; 0x69
 8004f34:	d026      	beq.n	8004f84 <_strtod_l+0x344>
 8004f36:	dc23      	bgt.n	8004f80 <_strtod_l+0x340>
 8004f38:	2a49      	cmp	r2, #73	; 0x49
 8004f3a:	d023      	beq.n	8004f84 <_strtod_l+0x344>
 8004f3c:	2a4e      	cmp	r2, #78	; 0x4e
 8004f3e:	f47f aedc 	bne.w	8004cfa <_strtod_l+0xba>
 8004f42:	499d      	ldr	r1, [pc, #628]	; (80051b8 <_strtod_l+0x578>)
 8004f44:	a819      	add	r0, sp, #100	; 0x64
 8004f46:	f001 fe17 	bl	8006b78 <__match>
 8004f4a:	2800      	cmp	r0, #0
 8004f4c:	f43f aed5 	beq.w	8004cfa <_strtod_l+0xba>
 8004f50:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004f52:	781b      	ldrb	r3, [r3, #0]
 8004f54:	2b28      	cmp	r3, #40	; 0x28
 8004f56:	d12c      	bne.n	8004fb2 <_strtod_l+0x372>
 8004f58:	4998      	ldr	r1, [pc, #608]	; (80051bc <_strtod_l+0x57c>)
 8004f5a:	aa1c      	add	r2, sp, #112	; 0x70
 8004f5c:	a819      	add	r0, sp, #100	; 0x64
 8004f5e:	f001 fe1f 	bl	8006ba0 <__hexnan>
 8004f62:	2805      	cmp	r0, #5
 8004f64:	d125      	bne.n	8004fb2 <_strtod_l+0x372>
 8004f66:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8004f68:	f8dd 8070 	ldr.w	r8, [sp, #112]	; 0x70
 8004f6c:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8004f70:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8004f74:	e6a5      	b.n	8004cc2 <_strtod_l+0x82>
 8004f76:	fb0e 2c0c 	mla	ip, lr, ip, r2
 8004f7a:	f1ac 0c30 	sub.w	ip, ip, #48	; 0x30
 8004f7e:	e7bc      	b.n	8004efa <_strtod_l+0x2ba>
 8004f80:	2a6e      	cmp	r2, #110	; 0x6e
 8004f82:	e7dc      	b.n	8004f3e <_strtod_l+0x2fe>
 8004f84:	498e      	ldr	r1, [pc, #568]	; (80051c0 <_strtod_l+0x580>)
 8004f86:	a819      	add	r0, sp, #100	; 0x64
 8004f88:	f001 fdf6 	bl	8006b78 <__match>
 8004f8c:	2800      	cmp	r0, #0
 8004f8e:	f43f aeb4 	beq.w	8004cfa <_strtod_l+0xba>
 8004f92:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004f94:	498b      	ldr	r1, [pc, #556]	; (80051c4 <_strtod_l+0x584>)
 8004f96:	3b01      	subs	r3, #1
 8004f98:	a819      	add	r0, sp, #100	; 0x64
 8004f9a:	9319      	str	r3, [sp, #100]	; 0x64
 8004f9c:	f001 fdec 	bl	8006b78 <__match>
 8004fa0:	b910      	cbnz	r0, 8004fa8 <_strtod_l+0x368>
 8004fa2:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004fa4:	3301      	adds	r3, #1
 8004fa6:	9319      	str	r3, [sp, #100]	; 0x64
 8004fa8:	f04f 0800 	mov.w	r8, #0
 8004fac:	f8df 9218 	ldr.w	r9, [pc, #536]	; 80051c8 <_strtod_l+0x588>
 8004fb0:	e687      	b.n	8004cc2 <_strtod_l+0x82>
 8004fb2:	4886      	ldr	r0, [pc, #536]	; (80051cc <_strtod_l+0x58c>)
 8004fb4:	f002 fdce 	bl	8007b54 <nan>
 8004fb8:	4680      	mov	r8, r0
 8004fba:	4689      	mov	r9, r1
 8004fbc:	e681      	b.n	8004cc2 <_strtod_l+0x82>
 8004fbe:	9b04      	ldr	r3, [sp, #16]
 8004fc0:	f1bb 0f00 	cmp.w	fp, #0
 8004fc4:	bf08      	it	eq
 8004fc6:	46a3      	moveq	fp, r4
 8004fc8:	1aeb      	subs	r3, r5, r3
 8004fca:	2c10      	cmp	r4, #16
 8004fcc:	9806      	ldr	r0, [sp, #24]
 8004fce:	4626      	mov	r6, r4
 8004fd0:	9307      	str	r3, [sp, #28]
 8004fd2:	bfa8      	it	ge
 8004fd4:	2610      	movge	r6, #16
 8004fd6:	f7fb fa05 	bl	80003e4 <__aeabi_ui2d>
 8004fda:	2c09      	cmp	r4, #9
 8004fdc:	4680      	mov	r8, r0
 8004fde:	4689      	mov	r9, r1
 8004fe0:	dd13      	ble.n	800500a <_strtod_l+0x3ca>
 8004fe2:	4b7b      	ldr	r3, [pc, #492]	; (80051d0 <_strtod_l+0x590>)
 8004fe4:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8004fe8:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8004fec:	f7fb fa74 	bl	80004d8 <__aeabi_dmul>
 8004ff0:	4680      	mov	r8, r0
 8004ff2:	9805      	ldr	r0, [sp, #20]
 8004ff4:	4689      	mov	r9, r1
 8004ff6:	f7fb f9f5 	bl	80003e4 <__aeabi_ui2d>
 8004ffa:	4602      	mov	r2, r0
 8004ffc:	460b      	mov	r3, r1
 8004ffe:	4640      	mov	r0, r8
 8005000:	4649      	mov	r1, r9
 8005002:	f7fb f8b3 	bl	800016c <__adddf3>
 8005006:	4680      	mov	r8, r0
 8005008:	4689      	mov	r9, r1
 800500a:	2c0f      	cmp	r4, #15
 800500c:	dc36      	bgt.n	800507c <_strtod_l+0x43c>
 800500e:	9b07      	ldr	r3, [sp, #28]
 8005010:	2b00      	cmp	r3, #0
 8005012:	f43f ae56 	beq.w	8004cc2 <_strtod_l+0x82>
 8005016:	dd22      	ble.n	800505e <_strtod_l+0x41e>
 8005018:	2b16      	cmp	r3, #22
 800501a:	dc09      	bgt.n	8005030 <_strtod_l+0x3f0>
 800501c:	496c      	ldr	r1, [pc, #432]	; (80051d0 <_strtod_l+0x590>)
 800501e:	4642      	mov	r2, r8
 8005020:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8005024:	464b      	mov	r3, r9
 8005026:	e9d1 0100 	ldrd	r0, r1, [r1]
 800502a:	f7fb fa55 	bl	80004d8 <__aeabi_dmul>
 800502e:	e7c3      	b.n	8004fb8 <_strtod_l+0x378>
 8005030:	9a07      	ldr	r2, [sp, #28]
 8005032:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 8005036:	4293      	cmp	r3, r2
 8005038:	db20      	blt.n	800507c <_strtod_l+0x43c>
 800503a:	4d65      	ldr	r5, [pc, #404]	; (80051d0 <_strtod_l+0x590>)
 800503c:	f1c4 040f 	rsb	r4, r4, #15
 8005040:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8005044:	4642      	mov	r2, r8
 8005046:	e9d1 0100 	ldrd	r0, r1, [r1]
 800504a:	464b      	mov	r3, r9
 800504c:	f7fb fa44 	bl	80004d8 <__aeabi_dmul>
 8005050:	9b07      	ldr	r3, [sp, #28]
 8005052:	1b1c      	subs	r4, r3, r4
 8005054:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 8005058:	e9d5 2300 	ldrd	r2, r3, [r5]
 800505c:	e7e5      	b.n	800502a <_strtod_l+0x3ea>
 800505e:	9b07      	ldr	r3, [sp, #28]
 8005060:	3316      	adds	r3, #22
 8005062:	db0b      	blt.n	800507c <_strtod_l+0x43c>
 8005064:	9b04      	ldr	r3, [sp, #16]
 8005066:	4640      	mov	r0, r8
 8005068:	1b5d      	subs	r5, r3, r5
 800506a:	4b59      	ldr	r3, [pc, #356]	; (80051d0 <_strtod_l+0x590>)
 800506c:	4649      	mov	r1, r9
 800506e:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8005072:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005076:	f7fb fb59 	bl	800072c <__aeabi_ddiv>
 800507a:	e79d      	b.n	8004fb8 <_strtod_l+0x378>
 800507c:	9b07      	ldr	r3, [sp, #28]
 800507e:	1ba6      	subs	r6, r4, r6
 8005080:	441e      	add	r6, r3
 8005082:	2e00      	cmp	r6, #0
 8005084:	dd74      	ble.n	8005170 <_strtod_l+0x530>
 8005086:	f016 030f 	ands.w	r3, r6, #15
 800508a:	d00a      	beq.n	80050a2 <_strtod_l+0x462>
 800508c:	4950      	ldr	r1, [pc, #320]	; (80051d0 <_strtod_l+0x590>)
 800508e:	4642      	mov	r2, r8
 8005090:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8005094:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005098:	464b      	mov	r3, r9
 800509a:	f7fb fa1d 	bl	80004d8 <__aeabi_dmul>
 800509e:	4680      	mov	r8, r0
 80050a0:	4689      	mov	r9, r1
 80050a2:	f036 060f 	bics.w	r6, r6, #15
 80050a6:	d052      	beq.n	800514e <_strtod_l+0x50e>
 80050a8:	f5b6 7f9a 	cmp.w	r6, #308	; 0x134
 80050ac:	dd27      	ble.n	80050fe <_strtod_l+0x4be>
 80050ae:	f04f 0b00 	mov.w	fp, #0
 80050b2:	f8cd b010 	str.w	fp, [sp, #16]
 80050b6:	f8cd b020 	str.w	fp, [sp, #32]
 80050ba:	f8cd b018 	str.w	fp, [sp, #24]
 80050be:	2322      	movs	r3, #34	; 0x22
 80050c0:	f04f 0800 	mov.w	r8, #0
 80050c4:	f8df 9100 	ldr.w	r9, [pc, #256]	; 80051c8 <_strtod_l+0x588>
 80050c8:	f8ca 3000 	str.w	r3, [sl]
 80050cc:	9b08      	ldr	r3, [sp, #32]
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	f43f adf7 	beq.w	8004cc2 <_strtod_l+0x82>
 80050d4:	4650      	mov	r0, sl
 80050d6:	991a      	ldr	r1, [sp, #104]	; 0x68
 80050d8:	f001 fe78 	bl	8006dcc <_Bfree>
 80050dc:	4650      	mov	r0, sl
 80050de:	9906      	ldr	r1, [sp, #24]
 80050e0:	f001 fe74 	bl	8006dcc <_Bfree>
 80050e4:	4650      	mov	r0, sl
 80050e6:	9904      	ldr	r1, [sp, #16]
 80050e8:	f001 fe70 	bl	8006dcc <_Bfree>
 80050ec:	4650      	mov	r0, sl
 80050ee:	9908      	ldr	r1, [sp, #32]
 80050f0:	f001 fe6c 	bl	8006dcc <_Bfree>
 80050f4:	4659      	mov	r1, fp
 80050f6:	4650      	mov	r0, sl
 80050f8:	f001 fe68 	bl	8006dcc <_Bfree>
 80050fc:	e5e1      	b.n	8004cc2 <_strtod_l+0x82>
 80050fe:	4b35      	ldr	r3, [pc, #212]	; (80051d4 <_strtod_l+0x594>)
 8005100:	4640      	mov	r0, r8
 8005102:	9305      	str	r3, [sp, #20]
 8005104:	2300      	movs	r3, #0
 8005106:	4649      	mov	r1, r9
 8005108:	461f      	mov	r7, r3
 800510a:	1136      	asrs	r6, r6, #4
 800510c:	2e01      	cmp	r6, #1
 800510e:	dc21      	bgt.n	8005154 <_strtod_l+0x514>
 8005110:	b10b      	cbz	r3, 8005116 <_strtod_l+0x4d6>
 8005112:	4680      	mov	r8, r0
 8005114:	4689      	mov	r9, r1
 8005116:	4b2f      	ldr	r3, [pc, #188]	; (80051d4 <_strtod_l+0x594>)
 8005118:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 800511c:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8005120:	4642      	mov	r2, r8
 8005122:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005126:	464b      	mov	r3, r9
 8005128:	f7fb f9d6 	bl	80004d8 <__aeabi_dmul>
 800512c:	4b26      	ldr	r3, [pc, #152]	; (80051c8 <_strtod_l+0x588>)
 800512e:	460a      	mov	r2, r1
 8005130:	400b      	ands	r3, r1
 8005132:	4929      	ldr	r1, [pc, #164]	; (80051d8 <_strtod_l+0x598>)
 8005134:	4680      	mov	r8, r0
 8005136:	428b      	cmp	r3, r1
 8005138:	d8b9      	bhi.n	80050ae <_strtod_l+0x46e>
 800513a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800513e:	428b      	cmp	r3, r1
 8005140:	bf86      	itte	hi
 8005142:	f04f 38ff 	movhi.w	r8, #4294967295
 8005146:	f8df 9094 	ldrhi.w	r9, [pc, #148]	; 80051dc <_strtod_l+0x59c>
 800514a:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 800514e:	2300      	movs	r3, #0
 8005150:	9305      	str	r3, [sp, #20]
 8005152:	e07f      	b.n	8005254 <_strtod_l+0x614>
 8005154:	07f2      	lsls	r2, r6, #31
 8005156:	d505      	bpl.n	8005164 <_strtod_l+0x524>
 8005158:	9b05      	ldr	r3, [sp, #20]
 800515a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800515e:	f7fb f9bb 	bl	80004d8 <__aeabi_dmul>
 8005162:	2301      	movs	r3, #1
 8005164:	9a05      	ldr	r2, [sp, #20]
 8005166:	3701      	adds	r7, #1
 8005168:	3208      	adds	r2, #8
 800516a:	1076      	asrs	r6, r6, #1
 800516c:	9205      	str	r2, [sp, #20]
 800516e:	e7cd      	b.n	800510c <_strtod_l+0x4cc>
 8005170:	d0ed      	beq.n	800514e <_strtod_l+0x50e>
 8005172:	4276      	negs	r6, r6
 8005174:	f016 020f 	ands.w	r2, r6, #15
 8005178:	d00a      	beq.n	8005190 <_strtod_l+0x550>
 800517a:	4b15      	ldr	r3, [pc, #84]	; (80051d0 <_strtod_l+0x590>)
 800517c:	4640      	mov	r0, r8
 800517e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005182:	4649      	mov	r1, r9
 8005184:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005188:	f7fb fad0 	bl	800072c <__aeabi_ddiv>
 800518c:	4680      	mov	r8, r0
 800518e:	4689      	mov	r9, r1
 8005190:	1136      	asrs	r6, r6, #4
 8005192:	d0dc      	beq.n	800514e <_strtod_l+0x50e>
 8005194:	2e1f      	cmp	r6, #31
 8005196:	dd23      	ble.n	80051e0 <_strtod_l+0x5a0>
 8005198:	f04f 0b00 	mov.w	fp, #0
 800519c:	f8cd b010 	str.w	fp, [sp, #16]
 80051a0:	f8cd b020 	str.w	fp, [sp, #32]
 80051a4:	f8cd b018 	str.w	fp, [sp, #24]
 80051a8:	2322      	movs	r3, #34	; 0x22
 80051aa:	f04f 0800 	mov.w	r8, #0
 80051ae:	f04f 0900 	mov.w	r9, #0
 80051b2:	f8ca 3000 	str.w	r3, [sl]
 80051b6:	e789      	b.n	80050cc <_strtod_l+0x48c>
 80051b8:	0800878d 	.word	0x0800878d
 80051bc:	080087d0 	.word	0x080087d0
 80051c0:	08008785 	.word	0x08008785
 80051c4:	08008914 	.word	0x08008914
 80051c8:	7ff00000 	.word	0x7ff00000
 80051cc:	08008bc0 	.word	0x08008bc0
 80051d0:	08008aa0 	.word	0x08008aa0
 80051d4:	08008a78 	.word	0x08008a78
 80051d8:	7ca00000 	.word	0x7ca00000
 80051dc:	7fefffff 	.word	0x7fefffff
 80051e0:	f016 0310 	ands.w	r3, r6, #16
 80051e4:	bf18      	it	ne
 80051e6:	236a      	movne	r3, #106	; 0x6a
 80051e8:	4640      	mov	r0, r8
 80051ea:	9305      	str	r3, [sp, #20]
 80051ec:	4649      	mov	r1, r9
 80051ee:	2300      	movs	r3, #0
 80051f0:	4fb0      	ldr	r7, [pc, #704]	; (80054b4 <_strtod_l+0x874>)
 80051f2:	07f2      	lsls	r2, r6, #31
 80051f4:	d504      	bpl.n	8005200 <_strtod_l+0x5c0>
 80051f6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80051fa:	f7fb f96d 	bl	80004d8 <__aeabi_dmul>
 80051fe:	2301      	movs	r3, #1
 8005200:	1076      	asrs	r6, r6, #1
 8005202:	f107 0708 	add.w	r7, r7, #8
 8005206:	d1f4      	bne.n	80051f2 <_strtod_l+0x5b2>
 8005208:	b10b      	cbz	r3, 800520e <_strtod_l+0x5ce>
 800520a:	4680      	mov	r8, r0
 800520c:	4689      	mov	r9, r1
 800520e:	9b05      	ldr	r3, [sp, #20]
 8005210:	b1c3      	cbz	r3, 8005244 <_strtod_l+0x604>
 8005212:	f3c9 520a 	ubfx	r2, r9, #20, #11
 8005216:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800521a:	2b00      	cmp	r3, #0
 800521c:	4649      	mov	r1, r9
 800521e:	dd11      	ble.n	8005244 <_strtod_l+0x604>
 8005220:	2b1f      	cmp	r3, #31
 8005222:	f340 8127 	ble.w	8005474 <_strtod_l+0x834>
 8005226:	2b34      	cmp	r3, #52	; 0x34
 8005228:	bfd8      	it	le
 800522a:	f04f 33ff 	movle.w	r3, #4294967295
 800522e:	f04f 0800 	mov.w	r8, #0
 8005232:	bfcf      	iteee	gt
 8005234:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8005238:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800523c:	fa03 f202 	lslle.w	r2, r3, r2
 8005240:	ea02 0901 	andle.w	r9, r2, r1
 8005244:	2200      	movs	r2, #0
 8005246:	2300      	movs	r3, #0
 8005248:	4640      	mov	r0, r8
 800524a:	4649      	mov	r1, r9
 800524c:	f7fb fbac 	bl	80009a8 <__aeabi_dcmpeq>
 8005250:	2800      	cmp	r0, #0
 8005252:	d1a1      	bne.n	8005198 <_strtod_l+0x558>
 8005254:	9b06      	ldr	r3, [sp, #24]
 8005256:	465a      	mov	r2, fp
 8005258:	9300      	str	r3, [sp, #0]
 800525a:	4650      	mov	r0, sl
 800525c:	4623      	mov	r3, r4
 800525e:	9908      	ldr	r1, [sp, #32]
 8005260:	f001 fe1c 	bl	8006e9c <__s2b>
 8005264:	9008      	str	r0, [sp, #32]
 8005266:	2800      	cmp	r0, #0
 8005268:	f43f af21 	beq.w	80050ae <_strtod_l+0x46e>
 800526c:	9b04      	ldr	r3, [sp, #16]
 800526e:	f04f 0b00 	mov.w	fp, #0
 8005272:	1b5d      	subs	r5, r3, r5
 8005274:	9b07      	ldr	r3, [sp, #28]
 8005276:	f8cd b010 	str.w	fp, [sp, #16]
 800527a:	2b00      	cmp	r3, #0
 800527c:	bfb4      	ite	lt
 800527e:	462b      	movlt	r3, r5
 8005280:	2300      	movge	r3, #0
 8005282:	930e      	str	r3, [sp, #56]	; 0x38
 8005284:	9b07      	ldr	r3, [sp, #28]
 8005286:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800528a:	9314      	str	r3, [sp, #80]	; 0x50
 800528c:	9b08      	ldr	r3, [sp, #32]
 800528e:	4650      	mov	r0, sl
 8005290:	6859      	ldr	r1, [r3, #4]
 8005292:	f001 fd5b 	bl	8006d4c <_Balloc>
 8005296:	9006      	str	r0, [sp, #24]
 8005298:	2800      	cmp	r0, #0
 800529a:	f43f af10 	beq.w	80050be <_strtod_l+0x47e>
 800529e:	9b08      	ldr	r3, [sp, #32]
 80052a0:	300c      	adds	r0, #12
 80052a2:	691a      	ldr	r2, [r3, #16]
 80052a4:	f103 010c 	add.w	r1, r3, #12
 80052a8:	3202      	adds	r2, #2
 80052aa:	0092      	lsls	r2, r2, #2
 80052ac:	f001 fd40 	bl	8006d30 <memcpy>
 80052b0:	ab1c      	add	r3, sp, #112	; 0x70
 80052b2:	9301      	str	r3, [sp, #4]
 80052b4:	ab1b      	add	r3, sp, #108	; 0x6c
 80052b6:	9300      	str	r3, [sp, #0]
 80052b8:	4642      	mov	r2, r8
 80052ba:	464b      	mov	r3, r9
 80052bc:	4650      	mov	r0, sl
 80052be:	e9cd 890c 	strd	r8, r9, [sp, #48]	; 0x30
 80052c2:	f002 f92d 	bl	8007520 <__d2b>
 80052c6:	901a      	str	r0, [sp, #104]	; 0x68
 80052c8:	2800      	cmp	r0, #0
 80052ca:	f43f aef8 	beq.w	80050be <_strtod_l+0x47e>
 80052ce:	2101      	movs	r1, #1
 80052d0:	4650      	mov	r0, sl
 80052d2:	f001 fe7b 	bl	8006fcc <__i2b>
 80052d6:	4603      	mov	r3, r0
 80052d8:	9004      	str	r0, [sp, #16]
 80052da:	2800      	cmp	r0, #0
 80052dc:	f43f aeef 	beq.w	80050be <_strtod_l+0x47e>
 80052e0:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 80052e2:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 80052e4:	2d00      	cmp	r5, #0
 80052e6:	bfab      	itete	ge
 80052e8:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 80052ea:	9b14      	ldrlt	r3, [sp, #80]	; 0x50
 80052ec:	18ee      	addge	r6, r5, r3
 80052ee:	1b5c      	sublt	r4, r3, r5
 80052f0:	9b05      	ldr	r3, [sp, #20]
 80052f2:	bfa8      	it	ge
 80052f4:	9c14      	ldrge	r4, [sp, #80]	; 0x50
 80052f6:	eba5 0503 	sub.w	r5, r5, r3
 80052fa:	4415      	add	r5, r2
 80052fc:	4b6e      	ldr	r3, [pc, #440]	; (80054b8 <_strtod_l+0x878>)
 80052fe:	f105 35ff 	add.w	r5, r5, #4294967295
 8005302:	bfb8      	it	lt
 8005304:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 8005306:	429d      	cmp	r5, r3
 8005308:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800530c:	f280 80c4 	bge.w	8005498 <_strtod_l+0x858>
 8005310:	1b5b      	subs	r3, r3, r5
 8005312:	2b1f      	cmp	r3, #31
 8005314:	f04f 0701 	mov.w	r7, #1
 8005318:	eba2 0203 	sub.w	r2, r2, r3
 800531c:	f300 80b1 	bgt.w	8005482 <_strtod_l+0x842>
 8005320:	2500      	movs	r5, #0
 8005322:	fa07 f303 	lsl.w	r3, r7, r3
 8005326:	930f      	str	r3, [sp, #60]	; 0x3c
 8005328:	18b7      	adds	r7, r6, r2
 800532a:	9b05      	ldr	r3, [sp, #20]
 800532c:	42be      	cmp	r6, r7
 800532e:	4414      	add	r4, r2
 8005330:	441c      	add	r4, r3
 8005332:	4633      	mov	r3, r6
 8005334:	bfa8      	it	ge
 8005336:	463b      	movge	r3, r7
 8005338:	42a3      	cmp	r3, r4
 800533a:	bfa8      	it	ge
 800533c:	4623      	movge	r3, r4
 800533e:	2b00      	cmp	r3, #0
 8005340:	bfc2      	ittt	gt
 8005342:	1aff      	subgt	r7, r7, r3
 8005344:	1ae4      	subgt	r4, r4, r3
 8005346:	1af6      	subgt	r6, r6, r3
 8005348:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800534a:	2b00      	cmp	r3, #0
 800534c:	dd17      	ble.n	800537e <_strtod_l+0x73e>
 800534e:	461a      	mov	r2, r3
 8005350:	4650      	mov	r0, sl
 8005352:	9904      	ldr	r1, [sp, #16]
 8005354:	f001 fef8 	bl	8007148 <__pow5mult>
 8005358:	9004      	str	r0, [sp, #16]
 800535a:	2800      	cmp	r0, #0
 800535c:	f43f aeaf 	beq.w	80050be <_strtod_l+0x47e>
 8005360:	4601      	mov	r1, r0
 8005362:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8005364:	4650      	mov	r0, sl
 8005366:	f001 fe47 	bl	8006ff8 <__multiply>
 800536a:	9009      	str	r0, [sp, #36]	; 0x24
 800536c:	2800      	cmp	r0, #0
 800536e:	f43f aea6 	beq.w	80050be <_strtod_l+0x47e>
 8005372:	4650      	mov	r0, sl
 8005374:	991a      	ldr	r1, [sp, #104]	; 0x68
 8005376:	f001 fd29 	bl	8006dcc <_Bfree>
 800537a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800537c:	931a      	str	r3, [sp, #104]	; 0x68
 800537e:	2f00      	cmp	r7, #0
 8005380:	f300 808e 	bgt.w	80054a0 <_strtod_l+0x860>
 8005384:	9b07      	ldr	r3, [sp, #28]
 8005386:	2b00      	cmp	r3, #0
 8005388:	dd08      	ble.n	800539c <_strtod_l+0x75c>
 800538a:	4650      	mov	r0, sl
 800538c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800538e:	9906      	ldr	r1, [sp, #24]
 8005390:	f001 feda 	bl	8007148 <__pow5mult>
 8005394:	9006      	str	r0, [sp, #24]
 8005396:	2800      	cmp	r0, #0
 8005398:	f43f ae91 	beq.w	80050be <_strtod_l+0x47e>
 800539c:	2c00      	cmp	r4, #0
 800539e:	dd08      	ble.n	80053b2 <_strtod_l+0x772>
 80053a0:	4622      	mov	r2, r4
 80053a2:	4650      	mov	r0, sl
 80053a4:	9906      	ldr	r1, [sp, #24]
 80053a6:	f001 ff29 	bl	80071fc <__lshift>
 80053aa:	9006      	str	r0, [sp, #24]
 80053ac:	2800      	cmp	r0, #0
 80053ae:	f43f ae86 	beq.w	80050be <_strtod_l+0x47e>
 80053b2:	2e00      	cmp	r6, #0
 80053b4:	dd08      	ble.n	80053c8 <_strtod_l+0x788>
 80053b6:	4632      	mov	r2, r6
 80053b8:	4650      	mov	r0, sl
 80053ba:	9904      	ldr	r1, [sp, #16]
 80053bc:	f001 ff1e 	bl	80071fc <__lshift>
 80053c0:	9004      	str	r0, [sp, #16]
 80053c2:	2800      	cmp	r0, #0
 80053c4:	f43f ae7b 	beq.w	80050be <_strtod_l+0x47e>
 80053c8:	4650      	mov	r0, sl
 80053ca:	9a06      	ldr	r2, [sp, #24]
 80053cc:	991a      	ldr	r1, [sp, #104]	; 0x68
 80053ce:	f001 ffa1 	bl	8007314 <__mdiff>
 80053d2:	4683      	mov	fp, r0
 80053d4:	2800      	cmp	r0, #0
 80053d6:	f43f ae72 	beq.w	80050be <_strtod_l+0x47e>
 80053da:	2400      	movs	r4, #0
 80053dc:	68c3      	ldr	r3, [r0, #12]
 80053de:	9904      	ldr	r1, [sp, #16]
 80053e0:	60c4      	str	r4, [r0, #12]
 80053e2:	930b      	str	r3, [sp, #44]	; 0x2c
 80053e4:	f001 ff7a 	bl	80072dc <__mcmp>
 80053e8:	42a0      	cmp	r0, r4
 80053ea:	da6b      	bge.n	80054c4 <_strtod_l+0x884>
 80053ec:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80053ee:	ea53 0308 	orrs.w	r3, r3, r8
 80053f2:	f040 8091 	bne.w	8005518 <_strtod_l+0x8d8>
 80053f6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	f040 808c 	bne.w	8005518 <_strtod_l+0x8d8>
 8005400:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005404:	0d1b      	lsrs	r3, r3, #20
 8005406:	051b      	lsls	r3, r3, #20
 8005408:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800540c:	f240 8084 	bls.w	8005518 <_strtod_l+0x8d8>
 8005410:	f8db 3014 	ldr.w	r3, [fp, #20]
 8005414:	b91b      	cbnz	r3, 800541e <_strtod_l+0x7de>
 8005416:	f8db 3010 	ldr.w	r3, [fp, #16]
 800541a:	2b01      	cmp	r3, #1
 800541c:	dd7c      	ble.n	8005518 <_strtod_l+0x8d8>
 800541e:	4659      	mov	r1, fp
 8005420:	2201      	movs	r2, #1
 8005422:	4650      	mov	r0, sl
 8005424:	f001 feea 	bl	80071fc <__lshift>
 8005428:	9904      	ldr	r1, [sp, #16]
 800542a:	4683      	mov	fp, r0
 800542c:	f001 ff56 	bl	80072dc <__mcmp>
 8005430:	2800      	cmp	r0, #0
 8005432:	dd71      	ble.n	8005518 <_strtod_l+0x8d8>
 8005434:	9905      	ldr	r1, [sp, #20]
 8005436:	464b      	mov	r3, r9
 8005438:	4a20      	ldr	r2, [pc, #128]	; (80054bc <_strtod_l+0x87c>)
 800543a:	2900      	cmp	r1, #0
 800543c:	f000 808c 	beq.w	8005558 <_strtod_l+0x918>
 8005440:	ea02 0109 	and.w	r1, r2, r9
 8005444:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8005448:	f300 8086 	bgt.w	8005558 <_strtod_l+0x918>
 800544c:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8005450:	f77f aeaa 	ble.w	80051a8 <_strtod_l+0x568>
 8005454:	4640      	mov	r0, r8
 8005456:	4649      	mov	r1, r9
 8005458:	4b19      	ldr	r3, [pc, #100]	; (80054c0 <_strtod_l+0x880>)
 800545a:	2200      	movs	r2, #0
 800545c:	f7fb f83c 	bl	80004d8 <__aeabi_dmul>
 8005460:	460b      	mov	r3, r1
 8005462:	4303      	orrs	r3, r0
 8005464:	bf08      	it	eq
 8005466:	2322      	moveq	r3, #34	; 0x22
 8005468:	4680      	mov	r8, r0
 800546a:	4689      	mov	r9, r1
 800546c:	bf08      	it	eq
 800546e:	f8ca 3000 	streq.w	r3, [sl]
 8005472:	e62f      	b.n	80050d4 <_strtod_l+0x494>
 8005474:	f04f 32ff 	mov.w	r2, #4294967295
 8005478:	fa02 f303 	lsl.w	r3, r2, r3
 800547c:	ea03 0808 	and.w	r8, r3, r8
 8005480:	e6e0      	b.n	8005244 <_strtod_l+0x604>
 8005482:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 8005486:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 800548a:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 800548e:	35e2      	adds	r5, #226	; 0xe2
 8005490:	fa07 f505 	lsl.w	r5, r7, r5
 8005494:	970f      	str	r7, [sp, #60]	; 0x3c
 8005496:	e747      	b.n	8005328 <_strtod_l+0x6e8>
 8005498:	2301      	movs	r3, #1
 800549a:	2500      	movs	r5, #0
 800549c:	930f      	str	r3, [sp, #60]	; 0x3c
 800549e:	e743      	b.n	8005328 <_strtod_l+0x6e8>
 80054a0:	463a      	mov	r2, r7
 80054a2:	4650      	mov	r0, sl
 80054a4:	991a      	ldr	r1, [sp, #104]	; 0x68
 80054a6:	f001 fea9 	bl	80071fc <__lshift>
 80054aa:	901a      	str	r0, [sp, #104]	; 0x68
 80054ac:	2800      	cmp	r0, #0
 80054ae:	f47f af69 	bne.w	8005384 <_strtod_l+0x744>
 80054b2:	e604      	b.n	80050be <_strtod_l+0x47e>
 80054b4:	080087e8 	.word	0x080087e8
 80054b8:	fffffc02 	.word	0xfffffc02
 80054bc:	7ff00000 	.word	0x7ff00000
 80054c0:	39500000 	.word	0x39500000
 80054c4:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 80054c8:	d165      	bne.n	8005596 <_strtod_l+0x956>
 80054ca:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80054cc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80054d0:	b35a      	cbz	r2, 800552a <_strtod_l+0x8ea>
 80054d2:	4a99      	ldr	r2, [pc, #612]	; (8005738 <_strtod_l+0xaf8>)
 80054d4:	4293      	cmp	r3, r2
 80054d6:	d12b      	bne.n	8005530 <_strtod_l+0x8f0>
 80054d8:	9b05      	ldr	r3, [sp, #20]
 80054da:	4641      	mov	r1, r8
 80054dc:	b303      	cbz	r3, 8005520 <_strtod_l+0x8e0>
 80054de:	464a      	mov	r2, r9
 80054e0:	4b96      	ldr	r3, [pc, #600]	; (800573c <_strtod_l+0xafc>)
 80054e2:	4013      	ands	r3, r2
 80054e4:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80054e8:	f04f 32ff 	mov.w	r2, #4294967295
 80054ec:	d81b      	bhi.n	8005526 <_strtod_l+0x8e6>
 80054ee:	0d1b      	lsrs	r3, r3, #20
 80054f0:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80054f4:	fa02 f303 	lsl.w	r3, r2, r3
 80054f8:	4299      	cmp	r1, r3
 80054fa:	d119      	bne.n	8005530 <_strtod_l+0x8f0>
 80054fc:	4b90      	ldr	r3, [pc, #576]	; (8005740 <_strtod_l+0xb00>)
 80054fe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005500:	429a      	cmp	r2, r3
 8005502:	d102      	bne.n	800550a <_strtod_l+0x8ca>
 8005504:	3101      	adds	r1, #1
 8005506:	f43f adda 	beq.w	80050be <_strtod_l+0x47e>
 800550a:	f04f 0800 	mov.w	r8, #0
 800550e:	4b8b      	ldr	r3, [pc, #556]	; (800573c <_strtod_l+0xafc>)
 8005510:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005512:	401a      	ands	r2, r3
 8005514:	f502 1980 	add.w	r9, r2, #1048576	; 0x100000
 8005518:	9b05      	ldr	r3, [sp, #20]
 800551a:	2b00      	cmp	r3, #0
 800551c:	d19a      	bne.n	8005454 <_strtod_l+0x814>
 800551e:	e5d9      	b.n	80050d4 <_strtod_l+0x494>
 8005520:	f04f 33ff 	mov.w	r3, #4294967295
 8005524:	e7e8      	b.n	80054f8 <_strtod_l+0x8b8>
 8005526:	4613      	mov	r3, r2
 8005528:	e7e6      	b.n	80054f8 <_strtod_l+0x8b8>
 800552a:	ea53 0308 	orrs.w	r3, r3, r8
 800552e:	d081      	beq.n	8005434 <_strtod_l+0x7f4>
 8005530:	b1e5      	cbz	r5, 800556c <_strtod_l+0x92c>
 8005532:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005534:	421d      	tst	r5, r3
 8005536:	d0ef      	beq.n	8005518 <_strtod_l+0x8d8>
 8005538:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800553a:	4640      	mov	r0, r8
 800553c:	4649      	mov	r1, r9
 800553e:	9a05      	ldr	r2, [sp, #20]
 8005540:	b1c3      	cbz	r3, 8005574 <_strtod_l+0x934>
 8005542:	f7ff fb59 	bl	8004bf8 <sulp>
 8005546:	4602      	mov	r2, r0
 8005548:	460b      	mov	r3, r1
 800554a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800554e:	f7fa fe0d 	bl	800016c <__adddf3>
 8005552:	4680      	mov	r8, r0
 8005554:	4689      	mov	r9, r1
 8005556:	e7df      	b.n	8005518 <_strtod_l+0x8d8>
 8005558:	4013      	ands	r3, r2
 800555a:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800555e:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8005562:	f04f 38ff 	mov.w	r8, #4294967295
 8005566:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 800556a:	e7d5      	b.n	8005518 <_strtod_l+0x8d8>
 800556c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800556e:	ea13 0f08 	tst.w	r3, r8
 8005572:	e7e0      	b.n	8005536 <_strtod_l+0x8f6>
 8005574:	f7ff fb40 	bl	8004bf8 <sulp>
 8005578:	4602      	mov	r2, r0
 800557a:	460b      	mov	r3, r1
 800557c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005580:	f7fa fdf2 	bl	8000168 <__aeabi_dsub>
 8005584:	2200      	movs	r2, #0
 8005586:	2300      	movs	r3, #0
 8005588:	4680      	mov	r8, r0
 800558a:	4689      	mov	r9, r1
 800558c:	f7fb fa0c 	bl	80009a8 <__aeabi_dcmpeq>
 8005590:	2800      	cmp	r0, #0
 8005592:	d0c1      	beq.n	8005518 <_strtod_l+0x8d8>
 8005594:	e608      	b.n	80051a8 <_strtod_l+0x568>
 8005596:	4658      	mov	r0, fp
 8005598:	9904      	ldr	r1, [sp, #16]
 800559a:	f002 f81d 	bl	80075d8 <__ratio>
 800559e:	2200      	movs	r2, #0
 80055a0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80055a4:	4606      	mov	r6, r0
 80055a6:	460f      	mov	r7, r1
 80055a8:	f7fb fa12 	bl	80009d0 <__aeabi_dcmple>
 80055ac:	2800      	cmp	r0, #0
 80055ae:	d070      	beq.n	8005692 <_strtod_l+0xa52>
 80055b0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d042      	beq.n	800563c <_strtod_l+0x9fc>
 80055b6:	2600      	movs	r6, #0
 80055b8:	4f62      	ldr	r7, [pc, #392]	; (8005744 <_strtod_l+0xb04>)
 80055ba:	4d62      	ldr	r5, [pc, #392]	; (8005744 <_strtod_l+0xb04>)
 80055bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80055be:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80055c2:	0d1b      	lsrs	r3, r3, #20
 80055c4:	051b      	lsls	r3, r3, #20
 80055c6:	930f      	str	r3, [sp, #60]	; 0x3c
 80055c8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80055ca:	4b5f      	ldr	r3, [pc, #380]	; (8005748 <_strtod_l+0xb08>)
 80055cc:	429a      	cmp	r2, r3
 80055ce:	f040 80c3 	bne.w	8005758 <_strtod_l+0xb18>
 80055d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80055d4:	4640      	mov	r0, r8
 80055d6:	f1a3 7954 	sub.w	r9, r3, #55574528	; 0x3500000
 80055da:	4649      	mov	r1, r9
 80055dc:	f001 ff26 	bl	800742c <__ulp>
 80055e0:	4602      	mov	r2, r0
 80055e2:	460b      	mov	r3, r1
 80055e4:	4630      	mov	r0, r6
 80055e6:	4639      	mov	r1, r7
 80055e8:	f7fa ff76 	bl	80004d8 <__aeabi_dmul>
 80055ec:	4642      	mov	r2, r8
 80055ee:	464b      	mov	r3, r9
 80055f0:	f7fa fdbc 	bl	800016c <__adddf3>
 80055f4:	460b      	mov	r3, r1
 80055f6:	4951      	ldr	r1, [pc, #324]	; (800573c <_strtod_l+0xafc>)
 80055f8:	4a54      	ldr	r2, [pc, #336]	; (800574c <_strtod_l+0xb0c>)
 80055fa:	4019      	ands	r1, r3
 80055fc:	4291      	cmp	r1, r2
 80055fe:	4680      	mov	r8, r0
 8005600:	d95d      	bls.n	80056be <_strtod_l+0xa7e>
 8005602:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005604:	4b4e      	ldr	r3, [pc, #312]	; (8005740 <_strtod_l+0xb00>)
 8005606:	429a      	cmp	r2, r3
 8005608:	d103      	bne.n	8005612 <_strtod_l+0x9d2>
 800560a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800560c:	3301      	adds	r3, #1
 800560e:	f43f ad56 	beq.w	80050be <_strtod_l+0x47e>
 8005612:	f04f 38ff 	mov.w	r8, #4294967295
 8005616:	f8df 9128 	ldr.w	r9, [pc, #296]	; 8005740 <_strtod_l+0xb00>
 800561a:	4650      	mov	r0, sl
 800561c:	991a      	ldr	r1, [sp, #104]	; 0x68
 800561e:	f001 fbd5 	bl	8006dcc <_Bfree>
 8005622:	4650      	mov	r0, sl
 8005624:	9906      	ldr	r1, [sp, #24]
 8005626:	f001 fbd1 	bl	8006dcc <_Bfree>
 800562a:	4650      	mov	r0, sl
 800562c:	9904      	ldr	r1, [sp, #16]
 800562e:	f001 fbcd 	bl	8006dcc <_Bfree>
 8005632:	4659      	mov	r1, fp
 8005634:	4650      	mov	r0, sl
 8005636:	f001 fbc9 	bl	8006dcc <_Bfree>
 800563a:	e627      	b.n	800528c <_strtod_l+0x64c>
 800563c:	f1b8 0f00 	cmp.w	r8, #0
 8005640:	d119      	bne.n	8005676 <_strtod_l+0xa36>
 8005642:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005644:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005648:	b9e3      	cbnz	r3, 8005684 <_strtod_l+0xa44>
 800564a:	2200      	movs	r2, #0
 800564c:	4630      	mov	r0, r6
 800564e:	4639      	mov	r1, r7
 8005650:	4b3c      	ldr	r3, [pc, #240]	; (8005744 <_strtod_l+0xb04>)
 8005652:	f7fb f9b3 	bl	80009bc <__aeabi_dcmplt>
 8005656:	b9c8      	cbnz	r0, 800568c <_strtod_l+0xa4c>
 8005658:	2200      	movs	r2, #0
 800565a:	4630      	mov	r0, r6
 800565c:	4639      	mov	r1, r7
 800565e:	4b3c      	ldr	r3, [pc, #240]	; (8005750 <_strtod_l+0xb10>)
 8005660:	f7fa ff3a 	bl	80004d8 <__aeabi_dmul>
 8005664:	4604      	mov	r4, r0
 8005666:	460d      	mov	r5, r1
 8005668:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 800566c:	9416      	str	r4, [sp, #88]	; 0x58
 800566e:	9317      	str	r3, [sp, #92]	; 0x5c
 8005670:	e9dd 6716 	ldrd	r6, r7, [sp, #88]	; 0x58
 8005674:	e7a2      	b.n	80055bc <_strtod_l+0x97c>
 8005676:	f1b8 0f01 	cmp.w	r8, #1
 800567a:	d103      	bne.n	8005684 <_strtod_l+0xa44>
 800567c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800567e:	2b00      	cmp	r3, #0
 8005680:	f43f ad92 	beq.w	80051a8 <_strtod_l+0x568>
 8005684:	2600      	movs	r6, #0
 8005686:	2400      	movs	r4, #0
 8005688:	4f32      	ldr	r7, [pc, #200]	; (8005754 <_strtod_l+0xb14>)
 800568a:	e796      	b.n	80055ba <_strtod_l+0x97a>
 800568c:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800568e:	4d30      	ldr	r5, [pc, #192]	; (8005750 <_strtod_l+0xb10>)
 8005690:	e7ea      	b.n	8005668 <_strtod_l+0xa28>
 8005692:	4b2f      	ldr	r3, [pc, #188]	; (8005750 <_strtod_l+0xb10>)
 8005694:	2200      	movs	r2, #0
 8005696:	4630      	mov	r0, r6
 8005698:	4639      	mov	r1, r7
 800569a:	f7fa ff1d 	bl	80004d8 <__aeabi_dmul>
 800569e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80056a0:	4604      	mov	r4, r0
 80056a2:	460d      	mov	r5, r1
 80056a4:	b933      	cbnz	r3, 80056b4 <_strtod_l+0xa74>
 80056a6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80056aa:	9010      	str	r0, [sp, #64]	; 0x40
 80056ac:	9311      	str	r3, [sp, #68]	; 0x44
 80056ae:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 80056b2:	e783      	b.n	80055bc <_strtod_l+0x97c>
 80056b4:	4602      	mov	r2, r0
 80056b6:	460b      	mov	r3, r1
 80056b8:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 80056bc:	e7f7      	b.n	80056ae <_strtod_l+0xa6e>
 80056be:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 80056c2:	9b05      	ldr	r3, [sp, #20]
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d1a8      	bne.n	800561a <_strtod_l+0x9da>
 80056c8:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80056cc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80056ce:	0d1b      	lsrs	r3, r3, #20
 80056d0:	051b      	lsls	r3, r3, #20
 80056d2:	429a      	cmp	r2, r3
 80056d4:	d1a1      	bne.n	800561a <_strtod_l+0x9da>
 80056d6:	4620      	mov	r0, r4
 80056d8:	4629      	mov	r1, r5
 80056da:	f7fb fa45 	bl	8000b68 <__aeabi_d2lz>
 80056de:	f7fa fecd 	bl	800047c <__aeabi_l2d>
 80056e2:	4602      	mov	r2, r0
 80056e4:	460b      	mov	r3, r1
 80056e6:	4620      	mov	r0, r4
 80056e8:	4629      	mov	r1, r5
 80056ea:	f7fa fd3d 	bl	8000168 <__aeabi_dsub>
 80056ee:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80056f0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80056f4:	ea43 0308 	orr.w	r3, r3, r8
 80056f8:	4313      	orrs	r3, r2
 80056fa:	4604      	mov	r4, r0
 80056fc:	460d      	mov	r5, r1
 80056fe:	d066      	beq.n	80057ce <_strtod_l+0xb8e>
 8005700:	a309      	add	r3, pc, #36	; (adr r3, 8005728 <_strtod_l+0xae8>)
 8005702:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005706:	f7fb f959 	bl	80009bc <__aeabi_dcmplt>
 800570a:	2800      	cmp	r0, #0
 800570c:	f47f ace2 	bne.w	80050d4 <_strtod_l+0x494>
 8005710:	a307      	add	r3, pc, #28	; (adr r3, 8005730 <_strtod_l+0xaf0>)
 8005712:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005716:	4620      	mov	r0, r4
 8005718:	4629      	mov	r1, r5
 800571a:	f7fb f96d 	bl	80009f8 <__aeabi_dcmpgt>
 800571e:	2800      	cmp	r0, #0
 8005720:	f43f af7b 	beq.w	800561a <_strtod_l+0x9da>
 8005724:	e4d6      	b.n	80050d4 <_strtod_l+0x494>
 8005726:	bf00      	nop
 8005728:	94a03595 	.word	0x94a03595
 800572c:	3fdfffff 	.word	0x3fdfffff
 8005730:	35afe535 	.word	0x35afe535
 8005734:	3fe00000 	.word	0x3fe00000
 8005738:	000fffff 	.word	0x000fffff
 800573c:	7ff00000 	.word	0x7ff00000
 8005740:	7fefffff 	.word	0x7fefffff
 8005744:	3ff00000 	.word	0x3ff00000
 8005748:	7fe00000 	.word	0x7fe00000
 800574c:	7c9fffff 	.word	0x7c9fffff
 8005750:	3fe00000 	.word	0x3fe00000
 8005754:	bff00000 	.word	0xbff00000
 8005758:	9b05      	ldr	r3, [sp, #20]
 800575a:	b313      	cbz	r3, 80057a2 <_strtod_l+0xb62>
 800575c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800575e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8005762:	d81e      	bhi.n	80057a2 <_strtod_l+0xb62>
 8005764:	a326      	add	r3, pc, #152	; (adr r3, 8005800 <_strtod_l+0xbc0>)
 8005766:	e9d3 2300 	ldrd	r2, r3, [r3]
 800576a:	4620      	mov	r0, r4
 800576c:	4629      	mov	r1, r5
 800576e:	f7fb f92f 	bl	80009d0 <__aeabi_dcmple>
 8005772:	b190      	cbz	r0, 800579a <_strtod_l+0xb5a>
 8005774:	4629      	mov	r1, r5
 8005776:	4620      	mov	r0, r4
 8005778:	f7fb f986 	bl	8000a88 <__aeabi_d2uiz>
 800577c:	2801      	cmp	r0, #1
 800577e:	bf38      	it	cc
 8005780:	2001      	movcc	r0, #1
 8005782:	f7fa fe2f 	bl	80003e4 <__aeabi_ui2d>
 8005786:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005788:	4604      	mov	r4, r0
 800578a:	460d      	mov	r5, r1
 800578c:	b9d3      	cbnz	r3, 80057c4 <_strtod_l+0xb84>
 800578e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005792:	9012      	str	r0, [sp, #72]	; 0x48
 8005794:	9313      	str	r3, [sp, #76]	; 0x4c
 8005796:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 800579a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800579c:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 80057a0:	1a9f      	subs	r7, r3, r2
 80057a2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80057a6:	f001 fe41 	bl	800742c <__ulp>
 80057aa:	4602      	mov	r2, r0
 80057ac:	460b      	mov	r3, r1
 80057ae:	4630      	mov	r0, r6
 80057b0:	4639      	mov	r1, r7
 80057b2:	f7fa fe91 	bl	80004d8 <__aeabi_dmul>
 80057b6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80057ba:	f7fa fcd7 	bl	800016c <__adddf3>
 80057be:	4680      	mov	r8, r0
 80057c0:	4689      	mov	r9, r1
 80057c2:	e77e      	b.n	80056c2 <_strtod_l+0xa82>
 80057c4:	4602      	mov	r2, r0
 80057c6:	460b      	mov	r3, r1
 80057c8:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 80057cc:	e7e3      	b.n	8005796 <_strtod_l+0xb56>
 80057ce:	a30e      	add	r3, pc, #56	; (adr r3, 8005808 <_strtod_l+0xbc8>)
 80057d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057d4:	f7fb f8f2 	bl	80009bc <__aeabi_dcmplt>
 80057d8:	e7a1      	b.n	800571e <_strtod_l+0xade>
 80057da:	2300      	movs	r3, #0
 80057dc:	930a      	str	r3, [sp, #40]	; 0x28
 80057de:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80057e0:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80057e2:	6013      	str	r3, [r2, #0]
 80057e4:	f7ff ba71 	b.w	8004cca <_strtod_l+0x8a>
 80057e8:	2a65      	cmp	r2, #101	; 0x65
 80057ea:	f43f ab63 	beq.w	8004eb4 <_strtod_l+0x274>
 80057ee:	2a45      	cmp	r2, #69	; 0x45
 80057f0:	f43f ab60 	beq.w	8004eb4 <_strtod_l+0x274>
 80057f4:	2301      	movs	r3, #1
 80057f6:	f7ff bb95 	b.w	8004f24 <_strtod_l+0x2e4>
 80057fa:	bf00      	nop
 80057fc:	f3af 8000 	nop.w
 8005800:	ffc00000 	.word	0xffc00000
 8005804:	41dfffff 	.word	0x41dfffff
 8005808:	94a03595 	.word	0x94a03595
 800580c:	3fcfffff 	.word	0x3fcfffff

08005810 <_strtod_r>:
 8005810:	4b01      	ldr	r3, [pc, #4]	; (8005818 <_strtod_r+0x8>)
 8005812:	f7ff ba15 	b.w	8004c40 <_strtod_l>
 8005816:	bf00      	nop
 8005818:	20000074 	.word	0x20000074

0800581c <_strtol_l.constprop.0>:
 800581c:	2b01      	cmp	r3, #1
 800581e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005822:	4680      	mov	r8, r0
 8005824:	d001      	beq.n	800582a <_strtol_l.constprop.0+0xe>
 8005826:	2b24      	cmp	r3, #36	; 0x24
 8005828:	d906      	bls.n	8005838 <_strtol_l.constprop.0+0x1c>
 800582a:	f7fe fb21 	bl	8003e70 <__errno>
 800582e:	2316      	movs	r3, #22
 8005830:	6003      	str	r3, [r0, #0]
 8005832:	2000      	movs	r0, #0
 8005834:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005838:	460d      	mov	r5, r1
 800583a:	4f35      	ldr	r7, [pc, #212]	; (8005910 <_strtol_l.constprop.0+0xf4>)
 800583c:	4628      	mov	r0, r5
 800583e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005842:	5de6      	ldrb	r6, [r4, r7]
 8005844:	f016 0608 	ands.w	r6, r6, #8
 8005848:	d1f8      	bne.n	800583c <_strtol_l.constprop.0+0x20>
 800584a:	2c2d      	cmp	r4, #45	; 0x2d
 800584c:	d12f      	bne.n	80058ae <_strtol_l.constprop.0+0x92>
 800584e:	2601      	movs	r6, #1
 8005850:	782c      	ldrb	r4, [r5, #0]
 8005852:	1c85      	adds	r5, r0, #2
 8005854:	2b00      	cmp	r3, #0
 8005856:	d057      	beq.n	8005908 <_strtol_l.constprop.0+0xec>
 8005858:	2b10      	cmp	r3, #16
 800585a:	d109      	bne.n	8005870 <_strtol_l.constprop.0+0x54>
 800585c:	2c30      	cmp	r4, #48	; 0x30
 800585e:	d107      	bne.n	8005870 <_strtol_l.constprop.0+0x54>
 8005860:	7828      	ldrb	r0, [r5, #0]
 8005862:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8005866:	2858      	cmp	r0, #88	; 0x58
 8005868:	d149      	bne.n	80058fe <_strtol_l.constprop.0+0xe2>
 800586a:	2310      	movs	r3, #16
 800586c:	786c      	ldrb	r4, [r5, #1]
 800586e:	3502      	adds	r5, #2
 8005870:	2700      	movs	r7, #0
 8005872:	f106 4e00 	add.w	lr, r6, #2147483648	; 0x80000000
 8005876:	f10e 3eff 	add.w	lr, lr, #4294967295
 800587a:	fbbe f9f3 	udiv	r9, lr, r3
 800587e:	4638      	mov	r0, r7
 8005880:	fb03 ea19 	mls	sl, r3, r9, lr
 8005884:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8005888:	f1bc 0f09 	cmp.w	ip, #9
 800588c:	d814      	bhi.n	80058b8 <_strtol_l.constprop.0+0x9c>
 800588e:	4664      	mov	r4, ip
 8005890:	42a3      	cmp	r3, r4
 8005892:	dd22      	ble.n	80058da <_strtol_l.constprop.0+0xbe>
 8005894:	2f00      	cmp	r7, #0
 8005896:	db1d      	blt.n	80058d4 <_strtol_l.constprop.0+0xb8>
 8005898:	4581      	cmp	r9, r0
 800589a:	d31b      	bcc.n	80058d4 <_strtol_l.constprop.0+0xb8>
 800589c:	d101      	bne.n	80058a2 <_strtol_l.constprop.0+0x86>
 800589e:	45a2      	cmp	sl, r4
 80058a0:	db18      	blt.n	80058d4 <_strtol_l.constprop.0+0xb8>
 80058a2:	2701      	movs	r7, #1
 80058a4:	fb00 4003 	mla	r0, r0, r3, r4
 80058a8:	f815 4b01 	ldrb.w	r4, [r5], #1
 80058ac:	e7ea      	b.n	8005884 <_strtol_l.constprop.0+0x68>
 80058ae:	2c2b      	cmp	r4, #43	; 0x2b
 80058b0:	bf04      	itt	eq
 80058b2:	782c      	ldrbeq	r4, [r5, #0]
 80058b4:	1c85      	addeq	r5, r0, #2
 80058b6:	e7cd      	b.n	8005854 <_strtol_l.constprop.0+0x38>
 80058b8:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 80058bc:	f1bc 0f19 	cmp.w	ip, #25
 80058c0:	d801      	bhi.n	80058c6 <_strtol_l.constprop.0+0xaa>
 80058c2:	3c37      	subs	r4, #55	; 0x37
 80058c4:	e7e4      	b.n	8005890 <_strtol_l.constprop.0+0x74>
 80058c6:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 80058ca:	f1bc 0f19 	cmp.w	ip, #25
 80058ce:	d804      	bhi.n	80058da <_strtol_l.constprop.0+0xbe>
 80058d0:	3c57      	subs	r4, #87	; 0x57
 80058d2:	e7dd      	b.n	8005890 <_strtol_l.constprop.0+0x74>
 80058d4:	f04f 37ff 	mov.w	r7, #4294967295
 80058d8:	e7e6      	b.n	80058a8 <_strtol_l.constprop.0+0x8c>
 80058da:	2f00      	cmp	r7, #0
 80058dc:	da07      	bge.n	80058ee <_strtol_l.constprop.0+0xd2>
 80058de:	2322      	movs	r3, #34	; 0x22
 80058e0:	4670      	mov	r0, lr
 80058e2:	f8c8 3000 	str.w	r3, [r8]
 80058e6:	2a00      	cmp	r2, #0
 80058e8:	d0a4      	beq.n	8005834 <_strtol_l.constprop.0+0x18>
 80058ea:	1e69      	subs	r1, r5, #1
 80058ec:	e005      	b.n	80058fa <_strtol_l.constprop.0+0xde>
 80058ee:	b106      	cbz	r6, 80058f2 <_strtol_l.constprop.0+0xd6>
 80058f0:	4240      	negs	r0, r0
 80058f2:	2a00      	cmp	r2, #0
 80058f4:	d09e      	beq.n	8005834 <_strtol_l.constprop.0+0x18>
 80058f6:	2f00      	cmp	r7, #0
 80058f8:	d1f7      	bne.n	80058ea <_strtol_l.constprop.0+0xce>
 80058fa:	6011      	str	r1, [r2, #0]
 80058fc:	e79a      	b.n	8005834 <_strtol_l.constprop.0+0x18>
 80058fe:	2430      	movs	r4, #48	; 0x30
 8005900:	2b00      	cmp	r3, #0
 8005902:	d1b5      	bne.n	8005870 <_strtol_l.constprop.0+0x54>
 8005904:	2308      	movs	r3, #8
 8005906:	e7b3      	b.n	8005870 <_strtol_l.constprop.0+0x54>
 8005908:	2c30      	cmp	r4, #48	; 0x30
 800590a:	d0a9      	beq.n	8005860 <_strtol_l.constprop.0+0x44>
 800590c:	230a      	movs	r3, #10
 800590e:	e7af      	b.n	8005870 <_strtol_l.constprop.0+0x54>
 8005910:	08008811 	.word	0x08008811

08005914 <_strtol_r>:
 8005914:	f7ff bf82 	b.w	800581c <_strtol_l.constprop.0>

08005918 <quorem>:
 8005918:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800591c:	6903      	ldr	r3, [r0, #16]
 800591e:	690c      	ldr	r4, [r1, #16]
 8005920:	4607      	mov	r7, r0
 8005922:	42a3      	cmp	r3, r4
 8005924:	f2c0 8082 	blt.w	8005a2c <quorem+0x114>
 8005928:	3c01      	subs	r4, #1
 800592a:	f100 0514 	add.w	r5, r0, #20
 800592e:	f101 0814 	add.w	r8, r1, #20
 8005932:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005936:	9301      	str	r3, [sp, #4]
 8005938:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800593c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005940:	3301      	adds	r3, #1
 8005942:	429a      	cmp	r2, r3
 8005944:	fbb2 f6f3 	udiv	r6, r2, r3
 8005948:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800594c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005950:	d331      	bcc.n	80059b6 <quorem+0x9e>
 8005952:	f04f 0e00 	mov.w	lr, #0
 8005956:	4640      	mov	r0, r8
 8005958:	46ac      	mov	ip, r5
 800595a:	46f2      	mov	sl, lr
 800595c:	f850 2b04 	ldr.w	r2, [r0], #4
 8005960:	b293      	uxth	r3, r2
 8005962:	fb06 e303 	mla	r3, r6, r3, lr
 8005966:	0c12      	lsrs	r2, r2, #16
 8005968:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800596c:	b29b      	uxth	r3, r3
 800596e:	fb06 e202 	mla	r2, r6, r2, lr
 8005972:	ebaa 0303 	sub.w	r3, sl, r3
 8005976:	f8dc a000 	ldr.w	sl, [ip]
 800597a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800597e:	fa1f fa8a 	uxth.w	sl, sl
 8005982:	4453      	add	r3, sl
 8005984:	f8dc a000 	ldr.w	sl, [ip]
 8005988:	b292      	uxth	r2, r2
 800598a:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800598e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005992:	b29b      	uxth	r3, r3
 8005994:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005998:	4581      	cmp	r9, r0
 800599a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800599e:	f84c 3b04 	str.w	r3, [ip], #4
 80059a2:	d2db      	bcs.n	800595c <quorem+0x44>
 80059a4:	f855 300b 	ldr.w	r3, [r5, fp]
 80059a8:	b92b      	cbnz	r3, 80059b6 <quorem+0x9e>
 80059aa:	9b01      	ldr	r3, [sp, #4]
 80059ac:	3b04      	subs	r3, #4
 80059ae:	429d      	cmp	r5, r3
 80059b0:	461a      	mov	r2, r3
 80059b2:	d32f      	bcc.n	8005a14 <quorem+0xfc>
 80059b4:	613c      	str	r4, [r7, #16]
 80059b6:	4638      	mov	r0, r7
 80059b8:	f001 fc90 	bl	80072dc <__mcmp>
 80059bc:	2800      	cmp	r0, #0
 80059be:	db25      	blt.n	8005a0c <quorem+0xf4>
 80059c0:	4628      	mov	r0, r5
 80059c2:	f04f 0c00 	mov.w	ip, #0
 80059c6:	3601      	adds	r6, #1
 80059c8:	f858 1b04 	ldr.w	r1, [r8], #4
 80059cc:	f8d0 e000 	ldr.w	lr, [r0]
 80059d0:	b28b      	uxth	r3, r1
 80059d2:	ebac 0303 	sub.w	r3, ip, r3
 80059d6:	fa1f f28e 	uxth.w	r2, lr
 80059da:	4413      	add	r3, r2
 80059dc:	0c0a      	lsrs	r2, r1, #16
 80059de:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80059e2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80059e6:	b29b      	uxth	r3, r3
 80059e8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80059ec:	45c1      	cmp	r9, r8
 80059ee:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80059f2:	f840 3b04 	str.w	r3, [r0], #4
 80059f6:	d2e7      	bcs.n	80059c8 <quorem+0xb0>
 80059f8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80059fc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005a00:	b922      	cbnz	r2, 8005a0c <quorem+0xf4>
 8005a02:	3b04      	subs	r3, #4
 8005a04:	429d      	cmp	r5, r3
 8005a06:	461a      	mov	r2, r3
 8005a08:	d30a      	bcc.n	8005a20 <quorem+0x108>
 8005a0a:	613c      	str	r4, [r7, #16]
 8005a0c:	4630      	mov	r0, r6
 8005a0e:	b003      	add	sp, #12
 8005a10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005a14:	6812      	ldr	r2, [r2, #0]
 8005a16:	3b04      	subs	r3, #4
 8005a18:	2a00      	cmp	r2, #0
 8005a1a:	d1cb      	bne.n	80059b4 <quorem+0x9c>
 8005a1c:	3c01      	subs	r4, #1
 8005a1e:	e7c6      	b.n	80059ae <quorem+0x96>
 8005a20:	6812      	ldr	r2, [r2, #0]
 8005a22:	3b04      	subs	r3, #4
 8005a24:	2a00      	cmp	r2, #0
 8005a26:	d1f0      	bne.n	8005a0a <quorem+0xf2>
 8005a28:	3c01      	subs	r4, #1
 8005a2a:	e7eb      	b.n	8005a04 <quorem+0xec>
 8005a2c:	2000      	movs	r0, #0
 8005a2e:	e7ee      	b.n	8005a0e <quorem+0xf6>

08005a30 <_dtoa_r>:
 8005a30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a34:	4616      	mov	r6, r2
 8005a36:	461f      	mov	r7, r3
 8005a38:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8005a3a:	b099      	sub	sp, #100	; 0x64
 8005a3c:	4605      	mov	r5, r0
 8005a3e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8005a42:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8005a46:	b974      	cbnz	r4, 8005a66 <_dtoa_r+0x36>
 8005a48:	2010      	movs	r0, #16
 8005a4a:	f001 f949 	bl	8006ce0 <malloc>
 8005a4e:	4602      	mov	r2, r0
 8005a50:	6268      	str	r0, [r5, #36]	; 0x24
 8005a52:	b920      	cbnz	r0, 8005a5e <_dtoa_r+0x2e>
 8005a54:	21ea      	movs	r1, #234	; 0xea
 8005a56:	4ba8      	ldr	r3, [pc, #672]	; (8005cf8 <_dtoa_r+0x2c8>)
 8005a58:	48a8      	ldr	r0, [pc, #672]	; (8005cfc <_dtoa_r+0x2cc>)
 8005a5a:	f002 f8b3 	bl	8007bc4 <__assert_func>
 8005a5e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005a62:	6004      	str	r4, [r0, #0]
 8005a64:	60c4      	str	r4, [r0, #12]
 8005a66:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005a68:	6819      	ldr	r1, [r3, #0]
 8005a6a:	b151      	cbz	r1, 8005a82 <_dtoa_r+0x52>
 8005a6c:	685a      	ldr	r2, [r3, #4]
 8005a6e:	2301      	movs	r3, #1
 8005a70:	4093      	lsls	r3, r2
 8005a72:	604a      	str	r2, [r1, #4]
 8005a74:	608b      	str	r3, [r1, #8]
 8005a76:	4628      	mov	r0, r5
 8005a78:	f001 f9a8 	bl	8006dcc <_Bfree>
 8005a7c:	2200      	movs	r2, #0
 8005a7e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005a80:	601a      	str	r2, [r3, #0]
 8005a82:	1e3b      	subs	r3, r7, #0
 8005a84:	bfaf      	iteee	ge
 8005a86:	2300      	movge	r3, #0
 8005a88:	2201      	movlt	r2, #1
 8005a8a:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8005a8e:	9305      	strlt	r3, [sp, #20]
 8005a90:	bfa8      	it	ge
 8005a92:	f8c8 3000 	strge.w	r3, [r8]
 8005a96:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8005a9a:	4b99      	ldr	r3, [pc, #612]	; (8005d00 <_dtoa_r+0x2d0>)
 8005a9c:	bfb8      	it	lt
 8005a9e:	f8c8 2000 	strlt.w	r2, [r8]
 8005aa2:	ea33 0309 	bics.w	r3, r3, r9
 8005aa6:	d119      	bne.n	8005adc <_dtoa_r+0xac>
 8005aa8:	f242 730f 	movw	r3, #9999	; 0x270f
 8005aac:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8005aae:	6013      	str	r3, [r2, #0]
 8005ab0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005ab4:	4333      	orrs	r3, r6
 8005ab6:	f000 857f 	beq.w	80065b8 <_dtoa_r+0xb88>
 8005aba:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8005abc:	b953      	cbnz	r3, 8005ad4 <_dtoa_r+0xa4>
 8005abe:	4b91      	ldr	r3, [pc, #580]	; (8005d04 <_dtoa_r+0x2d4>)
 8005ac0:	e022      	b.n	8005b08 <_dtoa_r+0xd8>
 8005ac2:	4b91      	ldr	r3, [pc, #580]	; (8005d08 <_dtoa_r+0x2d8>)
 8005ac4:	9303      	str	r3, [sp, #12]
 8005ac6:	3308      	adds	r3, #8
 8005ac8:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8005aca:	6013      	str	r3, [r2, #0]
 8005acc:	9803      	ldr	r0, [sp, #12]
 8005ace:	b019      	add	sp, #100	; 0x64
 8005ad0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ad4:	4b8b      	ldr	r3, [pc, #556]	; (8005d04 <_dtoa_r+0x2d4>)
 8005ad6:	9303      	str	r3, [sp, #12]
 8005ad8:	3303      	adds	r3, #3
 8005ada:	e7f5      	b.n	8005ac8 <_dtoa_r+0x98>
 8005adc:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8005ae0:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8005ae4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005ae8:	2200      	movs	r2, #0
 8005aea:	2300      	movs	r3, #0
 8005aec:	f7fa ff5c 	bl	80009a8 <__aeabi_dcmpeq>
 8005af0:	4680      	mov	r8, r0
 8005af2:	b158      	cbz	r0, 8005b0c <_dtoa_r+0xdc>
 8005af4:	2301      	movs	r3, #1
 8005af6:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8005af8:	6013      	str	r3, [r2, #0]
 8005afa:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	f000 8558 	beq.w	80065b2 <_dtoa_r+0xb82>
 8005b02:	4882      	ldr	r0, [pc, #520]	; (8005d0c <_dtoa_r+0x2dc>)
 8005b04:	6018      	str	r0, [r3, #0]
 8005b06:	1e43      	subs	r3, r0, #1
 8005b08:	9303      	str	r3, [sp, #12]
 8005b0a:	e7df      	b.n	8005acc <_dtoa_r+0x9c>
 8005b0c:	ab16      	add	r3, sp, #88	; 0x58
 8005b0e:	9301      	str	r3, [sp, #4]
 8005b10:	ab17      	add	r3, sp, #92	; 0x5c
 8005b12:	9300      	str	r3, [sp, #0]
 8005b14:	4628      	mov	r0, r5
 8005b16:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8005b1a:	f001 fd01 	bl	8007520 <__d2b>
 8005b1e:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8005b22:	4683      	mov	fp, r0
 8005b24:	2c00      	cmp	r4, #0
 8005b26:	d07f      	beq.n	8005c28 <_dtoa_r+0x1f8>
 8005b28:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005b2c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005b2e:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8005b32:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005b36:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8005b3a:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8005b3e:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8005b42:	2200      	movs	r2, #0
 8005b44:	4b72      	ldr	r3, [pc, #456]	; (8005d10 <_dtoa_r+0x2e0>)
 8005b46:	f7fa fb0f 	bl	8000168 <__aeabi_dsub>
 8005b4a:	a365      	add	r3, pc, #404	; (adr r3, 8005ce0 <_dtoa_r+0x2b0>)
 8005b4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b50:	f7fa fcc2 	bl	80004d8 <__aeabi_dmul>
 8005b54:	a364      	add	r3, pc, #400	; (adr r3, 8005ce8 <_dtoa_r+0x2b8>)
 8005b56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b5a:	f7fa fb07 	bl	800016c <__adddf3>
 8005b5e:	4606      	mov	r6, r0
 8005b60:	4620      	mov	r0, r4
 8005b62:	460f      	mov	r7, r1
 8005b64:	f7fa fc4e 	bl	8000404 <__aeabi_i2d>
 8005b68:	a361      	add	r3, pc, #388	; (adr r3, 8005cf0 <_dtoa_r+0x2c0>)
 8005b6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b6e:	f7fa fcb3 	bl	80004d8 <__aeabi_dmul>
 8005b72:	4602      	mov	r2, r0
 8005b74:	460b      	mov	r3, r1
 8005b76:	4630      	mov	r0, r6
 8005b78:	4639      	mov	r1, r7
 8005b7a:	f7fa faf7 	bl	800016c <__adddf3>
 8005b7e:	4606      	mov	r6, r0
 8005b80:	460f      	mov	r7, r1
 8005b82:	f7fa ff59 	bl	8000a38 <__aeabi_d2iz>
 8005b86:	2200      	movs	r2, #0
 8005b88:	4682      	mov	sl, r0
 8005b8a:	2300      	movs	r3, #0
 8005b8c:	4630      	mov	r0, r6
 8005b8e:	4639      	mov	r1, r7
 8005b90:	f7fa ff14 	bl	80009bc <__aeabi_dcmplt>
 8005b94:	b148      	cbz	r0, 8005baa <_dtoa_r+0x17a>
 8005b96:	4650      	mov	r0, sl
 8005b98:	f7fa fc34 	bl	8000404 <__aeabi_i2d>
 8005b9c:	4632      	mov	r2, r6
 8005b9e:	463b      	mov	r3, r7
 8005ba0:	f7fa ff02 	bl	80009a8 <__aeabi_dcmpeq>
 8005ba4:	b908      	cbnz	r0, 8005baa <_dtoa_r+0x17a>
 8005ba6:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005baa:	f1ba 0f16 	cmp.w	sl, #22
 8005bae:	d858      	bhi.n	8005c62 <_dtoa_r+0x232>
 8005bb0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005bb4:	4b57      	ldr	r3, [pc, #348]	; (8005d14 <_dtoa_r+0x2e4>)
 8005bb6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8005bba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bbe:	f7fa fefd 	bl	80009bc <__aeabi_dcmplt>
 8005bc2:	2800      	cmp	r0, #0
 8005bc4:	d04f      	beq.n	8005c66 <_dtoa_r+0x236>
 8005bc6:	2300      	movs	r3, #0
 8005bc8:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005bcc:	930f      	str	r3, [sp, #60]	; 0x3c
 8005bce:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8005bd0:	1b1c      	subs	r4, r3, r4
 8005bd2:	1e63      	subs	r3, r4, #1
 8005bd4:	9309      	str	r3, [sp, #36]	; 0x24
 8005bd6:	bf49      	itett	mi
 8005bd8:	f1c4 0301 	rsbmi	r3, r4, #1
 8005bdc:	2300      	movpl	r3, #0
 8005bde:	9306      	strmi	r3, [sp, #24]
 8005be0:	2300      	movmi	r3, #0
 8005be2:	bf54      	ite	pl
 8005be4:	9306      	strpl	r3, [sp, #24]
 8005be6:	9309      	strmi	r3, [sp, #36]	; 0x24
 8005be8:	f1ba 0f00 	cmp.w	sl, #0
 8005bec:	db3d      	blt.n	8005c6a <_dtoa_r+0x23a>
 8005bee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005bf0:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8005bf4:	4453      	add	r3, sl
 8005bf6:	9309      	str	r3, [sp, #36]	; 0x24
 8005bf8:	2300      	movs	r3, #0
 8005bfa:	930a      	str	r3, [sp, #40]	; 0x28
 8005bfc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005bfe:	2b09      	cmp	r3, #9
 8005c00:	f200 808c 	bhi.w	8005d1c <_dtoa_r+0x2ec>
 8005c04:	2b05      	cmp	r3, #5
 8005c06:	bfc4      	itt	gt
 8005c08:	3b04      	subgt	r3, #4
 8005c0a:	9322      	strgt	r3, [sp, #136]	; 0x88
 8005c0c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005c0e:	bfc8      	it	gt
 8005c10:	2400      	movgt	r4, #0
 8005c12:	f1a3 0302 	sub.w	r3, r3, #2
 8005c16:	bfd8      	it	le
 8005c18:	2401      	movle	r4, #1
 8005c1a:	2b03      	cmp	r3, #3
 8005c1c:	f200 808a 	bhi.w	8005d34 <_dtoa_r+0x304>
 8005c20:	e8df f003 	tbb	[pc, r3]
 8005c24:	5b4d4f2d 	.word	0x5b4d4f2d
 8005c28:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 8005c2c:	441c      	add	r4, r3
 8005c2e:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8005c32:	2b20      	cmp	r3, #32
 8005c34:	bfc3      	ittte	gt
 8005c36:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8005c3a:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 8005c3e:	fa09 f303 	lslgt.w	r3, r9, r3
 8005c42:	f1c3 0320 	rsble	r3, r3, #32
 8005c46:	bfc6      	itte	gt
 8005c48:	fa26 f000 	lsrgt.w	r0, r6, r0
 8005c4c:	4318      	orrgt	r0, r3
 8005c4e:	fa06 f003 	lslle.w	r0, r6, r3
 8005c52:	f7fa fbc7 	bl	80003e4 <__aeabi_ui2d>
 8005c56:	2301      	movs	r3, #1
 8005c58:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8005c5c:	3c01      	subs	r4, #1
 8005c5e:	9313      	str	r3, [sp, #76]	; 0x4c
 8005c60:	e76f      	b.n	8005b42 <_dtoa_r+0x112>
 8005c62:	2301      	movs	r3, #1
 8005c64:	e7b2      	b.n	8005bcc <_dtoa_r+0x19c>
 8005c66:	900f      	str	r0, [sp, #60]	; 0x3c
 8005c68:	e7b1      	b.n	8005bce <_dtoa_r+0x19e>
 8005c6a:	9b06      	ldr	r3, [sp, #24]
 8005c6c:	eba3 030a 	sub.w	r3, r3, sl
 8005c70:	9306      	str	r3, [sp, #24]
 8005c72:	f1ca 0300 	rsb	r3, sl, #0
 8005c76:	930a      	str	r3, [sp, #40]	; 0x28
 8005c78:	2300      	movs	r3, #0
 8005c7a:	930e      	str	r3, [sp, #56]	; 0x38
 8005c7c:	e7be      	b.n	8005bfc <_dtoa_r+0x1cc>
 8005c7e:	2300      	movs	r3, #0
 8005c80:	930b      	str	r3, [sp, #44]	; 0x2c
 8005c82:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	dc58      	bgt.n	8005d3a <_dtoa_r+0x30a>
 8005c88:	f04f 0901 	mov.w	r9, #1
 8005c8c:	464b      	mov	r3, r9
 8005c8e:	f8cd 9020 	str.w	r9, [sp, #32]
 8005c92:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 8005c96:	2200      	movs	r2, #0
 8005c98:	6a68      	ldr	r0, [r5, #36]	; 0x24
 8005c9a:	6042      	str	r2, [r0, #4]
 8005c9c:	2204      	movs	r2, #4
 8005c9e:	f102 0614 	add.w	r6, r2, #20
 8005ca2:	429e      	cmp	r6, r3
 8005ca4:	6841      	ldr	r1, [r0, #4]
 8005ca6:	d94e      	bls.n	8005d46 <_dtoa_r+0x316>
 8005ca8:	4628      	mov	r0, r5
 8005caa:	f001 f84f 	bl	8006d4c <_Balloc>
 8005cae:	9003      	str	r0, [sp, #12]
 8005cb0:	2800      	cmp	r0, #0
 8005cb2:	d14c      	bne.n	8005d4e <_dtoa_r+0x31e>
 8005cb4:	4602      	mov	r2, r0
 8005cb6:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8005cba:	4b17      	ldr	r3, [pc, #92]	; (8005d18 <_dtoa_r+0x2e8>)
 8005cbc:	e6cc      	b.n	8005a58 <_dtoa_r+0x28>
 8005cbe:	2301      	movs	r3, #1
 8005cc0:	e7de      	b.n	8005c80 <_dtoa_r+0x250>
 8005cc2:	2300      	movs	r3, #0
 8005cc4:	930b      	str	r3, [sp, #44]	; 0x2c
 8005cc6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005cc8:	eb0a 0903 	add.w	r9, sl, r3
 8005ccc:	f109 0301 	add.w	r3, r9, #1
 8005cd0:	2b01      	cmp	r3, #1
 8005cd2:	9308      	str	r3, [sp, #32]
 8005cd4:	bfb8      	it	lt
 8005cd6:	2301      	movlt	r3, #1
 8005cd8:	e7dd      	b.n	8005c96 <_dtoa_r+0x266>
 8005cda:	2301      	movs	r3, #1
 8005cdc:	e7f2      	b.n	8005cc4 <_dtoa_r+0x294>
 8005cde:	bf00      	nop
 8005ce0:	636f4361 	.word	0x636f4361
 8005ce4:	3fd287a7 	.word	0x3fd287a7
 8005ce8:	8b60c8b3 	.word	0x8b60c8b3
 8005cec:	3fc68a28 	.word	0x3fc68a28
 8005cf0:	509f79fb 	.word	0x509f79fb
 8005cf4:	3fd34413 	.word	0x3fd34413
 8005cf8:	0800891e 	.word	0x0800891e
 8005cfc:	08008935 	.word	0x08008935
 8005d00:	7ff00000 	.word	0x7ff00000
 8005d04:	0800891a 	.word	0x0800891a
 8005d08:	08008911 	.word	0x08008911
 8005d0c:	08008791 	.word	0x08008791
 8005d10:	3ff80000 	.word	0x3ff80000
 8005d14:	08008aa0 	.word	0x08008aa0
 8005d18:	08008990 	.word	0x08008990
 8005d1c:	2401      	movs	r4, #1
 8005d1e:	2300      	movs	r3, #0
 8005d20:	940b      	str	r4, [sp, #44]	; 0x2c
 8005d22:	9322      	str	r3, [sp, #136]	; 0x88
 8005d24:	f04f 39ff 	mov.w	r9, #4294967295
 8005d28:	2200      	movs	r2, #0
 8005d2a:	2312      	movs	r3, #18
 8005d2c:	f8cd 9020 	str.w	r9, [sp, #32]
 8005d30:	9223      	str	r2, [sp, #140]	; 0x8c
 8005d32:	e7b0      	b.n	8005c96 <_dtoa_r+0x266>
 8005d34:	2301      	movs	r3, #1
 8005d36:	930b      	str	r3, [sp, #44]	; 0x2c
 8005d38:	e7f4      	b.n	8005d24 <_dtoa_r+0x2f4>
 8005d3a:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 8005d3e:	464b      	mov	r3, r9
 8005d40:	f8cd 9020 	str.w	r9, [sp, #32]
 8005d44:	e7a7      	b.n	8005c96 <_dtoa_r+0x266>
 8005d46:	3101      	adds	r1, #1
 8005d48:	6041      	str	r1, [r0, #4]
 8005d4a:	0052      	lsls	r2, r2, #1
 8005d4c:	e7a7      	b.n	8005c9e <_dtoa_r+0x26e>
 8005d4e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005d50:	9a03      	ldr	r2, [sp, #12]
 8005d52:	601a      	str	r2, [r3, #0]
 8005d54:	9b08      	ldr	r3, [sp, #32]
 8005d56:	2b0e      	cmp	r3, #14
 8005d58:	f200 80a8 	bhi.w	8005eac <_dtoa_r+0x47c>
 8005d5c:	2c00      	cmp	r4, #0
 8005d5e:	f000 80a5 	beq.w	8005eac <_dtoa_r+0x47c>
 8005d62:	f1ba 0f00 	cmp.w	sl, #0
 8005d66:	dd34      	ble.n	8005dd2 <_dtoa_r+0x3a2>
 8005d68:	4a9a      	ldr	r2, [pc, #616]	; (8005fd4 <_dtoa_r+0x5a4>)
 8005d6a:	f00a 030f 	and.w	r3, sl, #15
 8005d6e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8005d72:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8005d76:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005d7a:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8005d7e:	ea4f 142a 	mov.w	r4, sl, asr #4
 8005d82:	d016      	beq.n	8005db2 <_dtoa_r+0x382>
 8005d84:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005d88:	4b93      	ldr	r3, [pc, #588]	; (8005fd8 <_dtoa_r+0x5a8>)
 8005d8a:	2703      	movs	r7, #3
 8005d8c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005d90:	f7fa fccc 	bl	800072c <__aeabi_ddiv>
 8005d94:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005d98:	f004 040f 	and.w	r4, r4, #15
 8005d9c:	4e8e      	ldr	r6, [pc, #568]	; (8005fd8 <_dtoa_r+0x5a8>)
 8005d9e:	b954      	cbnz	r4, 8005db6 <_dtoa_r+0x386>
 8005da0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005da4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005da8:	f7fa fcc0 	bl	800072c <__aeabi_ddiv>
 8005dac:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005db0:	e029      	b.n	8005e06 <_dtoa_r+0x3d6>
 8005db2:	2702      	movs	r7, #2
 8005db4:	e7f2      	b.n	8005d9c <_dtoa_r+0x36c>
 8005db6:	07e1      	lsls	r1, r4, #31
 8005db8:	d508      	bpl.n	8005dcc <_dtoa_r+0x39c>
 8005dba:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005dbe:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005dc2:	f7fa fb89 	bl	80004d8 <__aeabi_dmul>
 8005dc6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005dca:	3701      	adds	r7, #1
 8005dcc:	1064      	asrs	r4, r4, #1
 8005dce:	3608      	adds	r6, #8
 8005dd0:	e7e5      	b.n	8005d9e <_dtoa_r+0x36e>
 8005dd2:	f000 80a5 	beq.w	8005f20 <_dtoa_r+0x4f0>
 8005dd6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005dda:	f1ca 0400 	rsb	r4, sl, #0
 8005dde:	4b7d      	ldr	r3, [pc, #500]	; (8005fd4 <_dtoa_r+0x5a4>)
 8005de0:	f004 020f 	and.w	r2, r4, #15
 8005de4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005de8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005dec:	f7fa fb74 	bl	80004d8 <__aeabi_dmul>
 8005df0:	2702      	movs	r7, #2
 8005df2:	2300      	movs	r3, #0
 8005df4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005df8:	4e77      	ldr	r6, [pc, #476]	; (8005fd8 <_dtoa_r+0x5a8>)
 8005dfa:	1124      	asrs	r4, r4, #4
 8005dfc:	2c00      	cmp	r4, #0
 8005dfe:	f040 8084 	bne.w	8005f0a <_dtoa_r+0x4da>
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d1d2      	bne.n	8005dac <_dtoa_r+0x37c>
 8005e06:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	f000 808b 	beq.w	8005f24 <_dtoa_r+0x4f4>
 8005e0e:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8005e12:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8005e16:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005e1a:	2200      	movs	r2, #0
 8005e1c:	4b6f      	ldr	r3, [pc, #444]	; (8005fdc <_dtoa_r+0x5ac>)
 8005e1e:	f7fa fdcd 	bl	80009bc <__aeabi_dcmplt>
 8005e22:	2800      	cmp	r0, #0
 8005e24:	d07e      	beq.n	8005f24 <_dtoa_r+0x4f4>
 8005e26:	9b08      	ldr	r3, [sp, #32]
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d07b      	beq.n	8005f24 <_dtoa_r+0x4f4>
 8005e2c:	f1b9 0f00 	cmp.w	r9, #0
 8005e30:	dd38      	ble.n	8005ea4 <_dtoa_r+0x474>
 8005e32:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005e36:	2200      	movs	r2, #0
 8005e38:	4b69      	ldr	r3, [pc, #420]	; (8005fe0 <_dtoa_r+0x5b0>)
 8005e3a:	f7fa fb4d 	bl	80004d8 <__aeabi_dmul>
 8005e3e:	464c      	mov	r4, r9
 8005e40:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005e44:	f10a 38ff 	add.w	r8, sl, #4294967295
 8005e48:	3701      	adds	r7, #1
 8005e4a:	4638      	mov	r0, r7
 8005e4c:	f7fa fada 	bl	8000404 <__aeabi_i2d>
 8005e50:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005e54:	f7fa fb40 	bl	80004d8 <__aeabi_dmul>
 8005e58:	2200      	movs	r2, #0
 8005e5a:	4b62      	ldr	r3, [pc, #392]	; (8005fe4 <_dtoa_r+0x5b4>)
 8005e5c:	f7fa f986 	bl	800016c <__adddf3>
 8005e60:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8005e64:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005e68:	9611      	str	r6, [sp, #68]	; 0x44
 8005e6a:	2c00      	cmp	r4, #0
 8005e6c:	d15d      	bne.n	8005f2a <_dtoa_r+0x4fa>
 8005e6e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005e72:	2200      	movs	r2, #0
 8005e74:	4b5c      	ldr	r3, [pc, #368]	; (8005fe8 <_dtoa_r+0x5b8>)
 8005e76:	f7fa f977 	bl	8000168 <__aeabi_dsub>
 8005e7a:	4602      	mov	r2, r0
 8005e7c:	460b      	mov	r3, r1
 8005e7e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005e82:	4633      	mov	r3, r6
 8005e84:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8005e86:	f7fa fdb7 	bl	80009f8 <__aeabi_dcmpgt>
 8005e8a:	2800      	cmp	r0, #0
 8005e8c:	f040 829c 	bne.w	80063c8 <_dtoa_r+0x998>
 8005e90:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005e94:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8005e96:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8005e9a:	f7fa fd8f 	bl	80009bc <__aeabi_dcmplt>
 8005e9e:	2800      	cmp	r0, #0
 8005ea0:	f040 8290 	bne.w	80063c4 <_dtoa_r+0x994>
 8005ea4:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8005ea8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8005eac:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	f2c0 8152 	blt.w	8006158 <_dtoa_r+0x728>
 8005eb4:	f1ba 0f0e 	cmp.w	sl, #14
 8005eb8:	f300 814e 	bgt.w	8006158 <_dtoa_r+0x728>
 8005ebc:	4b45      	ldr	r3, [pc, #276]	; (8005fd4 <_dtoa_r+0x5a4>)
 8005ebe:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8005ec2:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005ec6:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8005eca:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	f280 80db 	bge.w	8006088 <_dtoa_r+0x658>
 8005ed2:	9b08      	ldr	r3, [sp, #32]
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	f300 80d7 	bgt.w	8006088 <_dtoa_r+0x658>
 8005eda:	f040 8272 	bne.w	80063c2 <_dtoa_r+0x992>
 8005ede:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005ee2:	2200      	movs	r2, #0
 8005ee4:	4b40      	ldr	r3, [pc, #256]	; (8005fe8 <_dtoa_r+0x5b8>)
 8005ee6:	f7fa faf7 	bl	80004d8 <__aeabi_dmul>
 8005eea:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005eee:	f7fa fd79 	bl	80009e4 <__aeabi_dcmpge>
 8005ef2:	9c08      	ldr	r4, [sp, #32]
 8005ef4:	4626      	mov	r6, r4
 8005ef6:	2800      	cmp	r0, #0
 8005ef8:	f040 8248 	bne.w	800638c <_dtoa_r+0x95c>
 8005efc:	2331      	movs	r3, #49	; 0x31
 8005efe:	9f03      	ldr	r7, [sp, #12]
 8005f00:	f10a 0a01 	add.w	sl, sl, #1
 8005f04:	f807 3b01 	strb.w	r3, [r7], #1
 8005f08:	e244      	b.n	8006394 <_dtoa_r+0x964>
 8005f0a:	07e2      	lsls	r2, r4, #31
 8005f0c:	d505      	bpl.n	8005f1a <_dtoa_r+0x4ea>
 8005f0e:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005f12:	f7fa fae1 	bl	80004d8 <__aeabi_dmul>
 8005f16:	2301      	movs	r3, #1
 8005f18:	3701      	adds	r7, #1
 8005f1a:	1064      	asrs	r4, r4, #1
 8005f1c:	3608      	adds	r6, #8
 8005f1e:	e76d      	b.n	8005dfc <_dtoa_r+0x3cc>
 8005f20:	2702      	movs	r7, #2
 8005f22:	e770      	b.n	8005e06 <_dtoa_r+0x3d6>
 8005f24:	46d0      	mov	r8, sl
 8005f26:	9c08      	ldr	r4, [sp, #32]
 8005f28:	e78f      	b.n	8005e4a <_dtoa_r+0x41a>
 8005f2a:	9903      	ldr	r1, [sp, #12]
 8005f2c:	4b29      	ldr	r3, [pc, #164]	; (8005fd4 <_dtoa_r+0x5a4>)
 8005f2e:	4421      	add	r1, r4
 8005f30:	9112      	str	r1, [sp, #72]	; 0x48
 8005f32:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005f34:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005f38:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8005f3c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005f40:	2900      	cmp	r1, #0
 8005f42:	d055      	beq.n	8005ff0 <_dtoa_r+0x5c0>
 8005f44:	2000      	movs	r0, #0
 8005f46:	4929      	ldr	r1, [pc, #164]	; (8005fec <_dtoa_r+0x5bc>)
 8005f48:	f7fa fbf0 	bl	800072c <__aeabi_ddiv>
 8005f4c:	463b      	mov	r3, r7
 8005f4e:	4632      	mov	r2, r6
 8005f50:	f7fa f90a 	bl	8000168 <__aeabi_dsub>
 8005f54:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005f58:	9f03      	ldr	r7, [sp, #12]
 8005f5a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005f5e:	f7fa fd6b 	bl	8000a38 <__aeabi_d2iz>
 8005f62:	4604      	mov	r4, r0
 8005f64:	f7fa fa4e 	bl	8000404 <__aeabi_i2d>
 8005f68:	4602      	mov	r2, r0
 8005f6a:	460b      	mov	r3, r1
 8005f6c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005f70:	f7fa f8fa 	bl	8000168 <__aeabi_dsub>
 8005f74:	4602      	mov	r2, r0
 8005f76:	460b      	mov	r3, r1
 8005f78:	3430      	adds	r4, #48	; 0x30
 8005f7a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005f7e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005f82:	f807 4b01 	strb.w	r4, [r7], #1
 8005f86:	f7fa fd19 	bl	80009bc <__aeabi_dcmplt>
 8005f8a:	2800      	cmp	r0, #0
 8005f8c:	d174      	bne.n	8006078 <_dtoa_r+0x648>
 8005f8e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005f92:	2000      	movs	r0, #0
 8005f94:	4911      	ldr	r1, [pc, #68]	; (8005fdc <_dtoa_r+0x5ac>)
 8005f96:	f7fa f8e7 	bl	8000168 <__aeabi_dsub>
 8005f9a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005f9e:	f7fa fd0d 	bl	80009bc <__aeabi_dcmplt>
 8005fa2:	2800      	cmp	r0, #0
 8005fa4:	f040 80b7 	bne.w	8006116 <_dtoa_r+0x6e6>
 8005fa8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005faa:	429f      	cmp	r7, r3
 8005fac:	f43f af7a 	beq.w	8005ea4 <_dtoa_r+0x474>
 8005fb0:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005fb4:	2200      	movs	r2, #0
 8005fb6:	4b0a      	ldr	r3, [pc, #40]	; (8005fe0 <_dtoa_r+0x5b0>)
 8005fb8:	f7fa fa8e 	bl	80004d8 <__aeabi_dmul>
 8005fbc:	2200      	movs	r2, #0
 8005fbe:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005fc2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005fc6:	4b06      	ldr	r3, [pc, #24]	; (8005fe0 <_dtoa_r+0x5b0>)
 8005fc8:	f7fa fa86 	bl	80004d8 <__aeabi_dmul>
 8005fcc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005fd0:	e7c3      	b.n	8005f5a <_dtoa_r+0x52a>
 8005fd2:	bf00      	nop
 8005fd4:	08008aa0 	.word	0x08008aa0
 8005fd8:	08008a78 	.word	0x08008a78
 8005fdc:	3ff00000 	.word	0x3ff00000
 8005fe0:	40240000 	.word	0x40240000
 8005fe4:	401c0000 	.word	0x401c0000
 8005fe8:	40140000 	.word	0x40140000
 8005fec:	3fe00000 	.word	0x3fe00000
 8005ff0:	4630      	mov	r0, r6
 8005ff2:	4639      	mov	r1, r7
 8005ff4:	f7fa fa70 	bl	80004d8 <__aeabi_dmul>
 8005ff8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005ffa:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005ffe:	9c03      	ldr	r4, [sp, #12]
 8006000:	9314      	str	r3, [sp, #80]	; 0x50
 8006002:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006006:	f7fa fd17 	bl	8000a38 <__aeabi_d2iz>
 800600a:	9015      	str	r0, [sp, #84]	; 0x54
 800600c:	f7fa f9fa 	bl	8000404 <__aeabi_i2d>
 8006010:	4602      	mov	r2, r0
 8006012:	460b      	mov	r3, r1
 8006014:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006018:	f7fa f8a6 	bl	8000168 <__aeabi_dsub>
 800601c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800601e:	4606      	mov	r6, r0
 8006020:	3330      	adds	r3, #48	; 0x30
 8006022:	f804 3b01 	strb.w	r3, [r4], #1
 8006026:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006028:	460f      	mov	r7, r1
 800602a:	429c      	cmp	r4, r3
 800602c:	f04f 0200 	mov.w	r2, #0
 8006030:	d124      	bne.n	800607c <_dtoa_r+0x64c>
 8006032:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006036:	4bb0      	ldr	r3, [pc, #704]	; (80062f8 <_dtoa_r+0x8c8>)
 8006038:	f7fa f898 	bl	800016c <__adddf3>
 800603c:	4602      	mov	r2, r0
 800603e:	460b      	mov	r3, r1
 8006040:	4630      	mov	r0, r6
 8006042:	4639      	mov	r1, r7
 8006044:	f7fa fcd8 	bl	80009f8 <__aeabi_dcmpgt>
 8006048:	2800      	cmp	r0, #0
 800604a:	d163      	bne.n	8006114 <_dtoa_r+0x6e4>
 800604c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006050:	2000      	movs	r0, #0
 8006052:	49a9      	ldr	r1, [pc, #676]	; (80062f8 <_dtoa_r+0x8c8>)
 8006054:	f7fa f888 	bl	8000168 <__aeabi_dsub>
 8006058:	4602      	mov	r2, r0
 800605a:	460b      	mov	r3, r1
 800605c:	4630      	mov	r0, r6
 800605e:	4639      	mov	r1, r7
 8006060:	f7fa fcac 	bl	80009bc <__aeabi_dcmplt>
 8006064:	2800      	cmp	r0, #0
 8006066:	f43f af1d 	beq.w	8005ea4 <_dtoa_r+0x474>
 800606a:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800606c:	1e7b      	subs	r3, r7, #1
 800606e:	9314      	str	r3, [sp, #80]	; 0x50
 8006070:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8006074:	2b30      	cmp	r3, #48	; 0x30
 8006076:	d0f8      	beq.n	800606a <_dtoa_r+0x63a>
 8006078:	46c2      	mov	sl, r8
 800607a:	e03b      	b.n	80060f4 <_dtoa_r+0x6c4>
 800607c:	4b9f      	ldr	r3, [pc, #636]	; (80062fc <_dtoa_r+0x8cc>)
 800607e:	f7fa fa2b 	bl	80004d8 <__aeabi_dmul>
 8006082:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006086:	e7bc      	b.n	8006002 <_dtoa_r+0x5d2>
 8006088:	9f03      	ldr	r7, [sp, #12]
 800608a:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800608e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006092:	4640      	mov	r0, r8
 8006094:	4649      	mov	r1, r9
 8006096:	f7fa fb49 	bl	800072c <__aeabi_ddiv>
 800609a:	f7fa fccd 	bl	8000a38 <__aeabi_d2iz>
 800609e:	4604      	mov	r4, r0
 80060a0:	f7fa f9b0 	bl	8000404 <__aeabi_i2d>
 80060a4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80060a8:	f7fa fa16 	bl	80004d8 <__aeabi_dmul>
 80060ac:	4602      	mov	r2, r0
 80060ae:	460b      	mov	r3, r1
 80060b0:	4640      	mov	r0, r8
 80060b2:	4649      	mov	r1, r9
 80060b4:	f7fa f858 	bl	8000168 <__aeabi_dsub>
 80060b8:	f104 0630 	add.w	r6, r4, #48	; 0x30
 80060bc:	f807 6b01 	strb.w	r6, [r7], #1
 80060c0:	9e03      	ldr	r6, [sp, #12]
 80060c2:	f8dd c020 	ldr.w	ip, [sp, #32]
 80060c6:	1bbe      	subs	r6, r7, r6
 80060c8:	45b4      	cmp	ip, r6
 80060ca:	4602      	mov	r2, r0
 80060cc:	460b      	mov	r3, r1
 80060ce:	d136      	bne.n	800613e <_dtoa_r+0x70e>
 80060d0:	f7fa f84c 	bl	800016c <__adddf3>
 80060d4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80060d8:	4680      	mov	r8, r0
 80060da:	4689      	mov	r9, r1
 80060dc:	f7fa fc8c 	bl	80009f8 <__aeabi_dcmpgt>
 80060e0:	bb58      	cbnz	r0, 800613a <_dtoa_r+0x70a>
 80060e2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80060e6:	4640      	mov	r0, r8
 80060e8:	4649      	mov	r1, r9
 80060ea:	f7fa fc5d 	bl	80009a8 <__aeabi_dcmpeq>
 80060ee:	b108      	cbz	r0, 80060f4 <_dtoa_r+0x6c4>
 80060f0:	07e1      	lsls	r1, r4, #31
 80060f2:	d422      	bmi.n	800613a <_dtoa_r+0x70a>
 80060f4:	4628      	mov	r0, r5
 80060f6:	4659      	mov	r1, fp
 80060f8:	f000 fe68 	bl	8006dcc <_Bfree>
 80060fc:	2300      	movs	r3, #0
 80060fe:	703b      	strb	r3, [r7, #0]
 8006100:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8006102:	f10a 0001 	add.w	r0, sl, #1
 8006106:	6018      	str	r0, [r3, #0]
 8006108:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800610a:	2b00      	cmp	r3, #0
 800610c:	f43f acde 	beq.w	8005acc <_dtoa_r+0x9c>
 8006110:	601f      	str	r7, [r3, #0]
 8006112:	e4db      	b.n	8005acc <_dtoa_r+0x9c>
 8006114:	4627      	mov	r7, r4
 8006116:	463b      	mov	r3, r7
 8006118:	461f      	mov	r7, r3
 800611a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800611e:	2a39      	cmp	r2, #57	; 0x39
 8006120:	d107      	bne.n	8006132 <_dtoa_r+0x702>
 8006122:	9a03      	ldr	r2, [sp, #12]
 8006124:	429a      	cmp	r2, r3
 8006126:	d1f7      	bne.n	8006118 <_dtoa_r+0x6e8>
 8006128:	2230      	movs	r2, #48	; 0x30
 800612a:	9903      	ldr	r1, [sp, #12]
 800612c:	f108 0801 	add.w	r8, r8, #1
 8006130:	700a      	strb	r2, [r1, #0]
 8006132:	781a      	ldrb	r2, [r3, #0]
 8006134:	3201      	adds	r2, #1
 8006136:	701a      	strb	r2, [r3, #0]
 8006138:	e79e      	b.n	8006078 <_dtoa_r+0x648>
 800613a:	46d0      	mov	r8, sl
 800613c:	e7eb      	b.n	8006116 <_dtoa_r+0x6e6>
 800613e:	2200      	movs	r2, #0
 8006140:	4b6e      	ldr	r3, [pc, #440]	; (80062fc <_dtoa_r+0x8cc>)
 8006142:	f7fa f9c9 	bl	80004d8 <__aeabi_dmul>
 8006146:	2200      	movs	r2, #0
 8006148:	2300      	movs	r3, #0
 800614a:	4680      	mov	r8, r0
 800614c:	4689      	mov	r9, r1
 800614e:	f7fa fc2b 	bl	80009a8 <__aeabi_dcmpeq>
 8006152:	2800      	cmp	r0, #0
 8006154:	d09b      	beq.n	800608e <_dtoa_r+0x65e>
 8006156:	e7cd      	b.n	80060f4 <_dtoa_r+0x6c4>
 8006158:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800615a:	2a00      	cmp	r2, #0
 800615c:	f000 80d0 	beq.w	8006300 <_dtoa_r+0x8d0>
 8006160:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8006162:	2a01      	cmp	r2, #1
 8006164:	f300 80ae 	bgt.w	80062c4 <_dtoa_r+0x894>
 8006168:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800616a:	2a00      	cmp	r2, #0
 800616c:	f000 80a6 	beq.w	80062bc <_dtoa_r+0x88c>
 8006170:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006174:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8006176:	9f06      	ldr	r7, [sp, #24]
 8006178:	9a06      	ldr	r2, [sp, #24]
 800617a:	2101      	movs	r1, #1
 800617c:	441a      	add	r2, r3
 800617e:	9206      	str	r2, [sp, #24]
 8006180:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006182:	4628      	mov	r0, r5
 8006184:	441a      	add	r2, r3
 8006186:	9209      	str	r2, [sp, #36]	; 0x24
 8006188:	f000 ff20 	bl	8006fcc <__i2b>
 800618c:	4606      	mov	r6, r0
 800618e:	2f00      	cmp	r7, #0
 8006190:	dd0c      	ble.n	80061ac <_dtoa_r+0x77c>
 8006192:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006194:	2b00      	cmp	r3, #0
 8006196:	dd09      	ble.n	80061ac <_dtoa_r+0x77c>
 8006198:	42bb      	cmp	r3, r7
 800619a:	bfa8      	it	ge
 800619c:	463b      	movge	r3, r7
 800619e:	9a06      	ldr	r2, [sp, #24]
 80061a0:	1aff      	subs	r7, r7, r3
 80061a2:	1ad2      	subs	r2, r2, r3
 80061a4:	9206      	str	r2, [sp, #24]
 80061a6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80061a8:	1ad3      	subs	r3, r2, r3
 80061aa:	9309      	str	r3, [sp, #36]	; 0x24
 80061ac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80061ae:	b1f3      	cbz	r3, 80061ee <_dtoa_r+0x7be>
 80061b0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	f000 80a8 	beq.w	8006308 <_dtoa_r+0x8d8>
 80061b8:	2c00      	cmp	r4, #0
 80061ba:	dd10      	ble.n	80061de <_dtoa_r+0x7ae>
 80061bc:	4631      	mov	r1, r6
 80061be:	4622      	mov	r2, r4
 80061c0:	4628      	mov	r0, r5
 80061c2:	f000 ffc1 	bl	8007148 <__pow5mult>
 80061c6:	465a      	mov	r2, fp
 80061c8:	4601      	mov	r1, r0
 80061ca:	4606      	mov	r6, r0
 80061cc:	4628      	mov	r0, r5
 80061ce:	f000 ff13 	bl	8006ff8 <__multiply>
 80061d2:	4680      	mov	r8, r0
 80061d4:	4659      	mov	r1, fp
 80061d6:	4628      	mov	r0, r5
 80061d8:	f000 fdf8 	bl	8006dcc <_Bfree>
 80061dc:	46c3      	mov	fp, r8
 80061de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80061e0:	1b1a      	subs	r2, r3, r4
 80061e2:	d004      	beq.n	80061ee <_dtoa_r+0x7be>
 80061e4:	4659      	mov	r1, fp
 80061e6:	4628      	mov	r0, r5
 80061e8:	f000 ffae 	bl	8007148 <__pow5mult>
 80061ec:	4683      	mov	fp, r0
 80061ee:	2101      	movs	r1, #1
 80061f0:	4628      	mov	r0, r5
 80061f2:	f000 feeb 	bl	8006fcc <__i2b>
 80061f6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80061f8:	4604      	mov	r4, r0
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	f340 8086 	ble.w	800630c <_dtoa_r+0x8dc>
 8006200:	461a      	mov	r2, r3
 8006202:	4601      	mov	r1, r0
 8006204:	4628      	mov	r0, r5
 8006206:	f000 ff9f 	bl	8007148 <__pow5mult>
 800620a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800620c:	4604      	mov	r4, r0
 800620e:	2b01      	cmp	r3, #1
 8006210:	dd7f      	ble.n	8006312 <_dtoa_r+0x8e2>
 8006212:	f04f 0800 	mov.w	r8, #0
 8006216:	6923      	ldr	r3, [r4, #16]
 8006218:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800621c:	6918      	ldr	r0, [r3, #16]
 800621e:	f000 fe87 	bl	8006f30 <__hi0bits>
 8006222:	f1c0 0020 	rsb	r0, r0, #32
 8006226:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006228:	4418      	add	r0, r3
 800622a:	f010 001f 	ands.w	r0, r0, #31
 800622e:	f000 8092 	beq.w	8006356 <_dtoa_r+0x926>
 8006232:	f1c0 0320 	rsb	r3, r0, #32
 8006236:	2b04      	cmp	r3, #4
 8006238:	f340 808a 	ble.w	8006350 <_dtoa_r+0x920>
 800623c:	f1c0 001c 	rsb	r0, r0, #28
 8006240:	9b06      	ldr	r3, [sp, #24]
 8006242:	4407      	add	r7, r0
 8006244:	4403      	add	r3, r0
 8006246:	9306      	str	r3, [sp, #24]
 8006248:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800624a:	4403      	add	r3, r0
 800624c:	9309      	str	r3, [sp, #36]	; 0x24
 800624e:	9b06      	ldr	r3, [sp, #24]
 8006250:	2b00      	cmp	r3, #0
 8006252:	dd05      	ble.n	8006260 <_dtoa_r+0x830>
 8006254:	4659      	mov	r1, fp
 8006256:	461a      	mov	r2, r3
 8006258:	4628      	mov	r0, r5
 800625a:	f000 ffcf 	bl	80071fc <__lshift>
 800625e:	4683      	mov	fp, r0
 8006260:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006262:	2b00      	cmp	r3, #0
 8006264:	dd05      	ble.n	8006272 <_dtoa_r+0x842>
 8006266:	4621      	mov	r1, r4
 8006268:	461a      	mov	r2, r3
 800626a:	4628      	mov	r0, r5
 800626c:	f000 ffc6 	bl	80071fc <__lshift>
 8006270:	4604      	mov	r4, r0
 8006272:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006274:	2b00      	cmp	r3, #0
 8006276:	d070      	beq.n	800635a <_dtoa_r+0x92a>
 8006278:	4621      	mov	r1, r4
 800627a:	4658      	mov	r0, fp
 800627c:	f001 f82e 	bl	80072dc <__mcmp>
 8006280:	2800      	cmp	r0, #0
 8006282:	da6a      	bge.n	800635a <_dtoa_r+0x92a>
 8006284:	2300      	movs	r3, #0
 8006286:	4659      	mov	r1, fp
 8006288:	220a      	movs	r2, #10
 800628a:	4628      	mov	r0, r5
 800628c:	f000 fdc0 	bl	8006e10 <__multadd>
 8006290:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006292:	4683      	mov	fp, r0
 8006294:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006298:	2b00      	cmp	r3, #0
 800629a:	f000 8194 	beq.w	80065c6 <_dtoa_r+0xb96>
 800629e:	4631      	mov	r1, r6
 80062a0:	2300      	movs	r3, #0
 80062a2:	220a      	movs	r2, #10
 80062a4:	4628      	mov	r0, r5
 80062a6:	f000 fdb3 	bl	8006e10 <__multadd>
 80062aa:	f1b9 0f00 	cmp.w	r9, #0
 80062ae:	4606      	mov	r6, r0
 80062b0:	f300 8093 	bgt.w	80063da <_dtoa_r+0x9aa>
 80062b4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80062b6:	2b02      	cmp	r3, #2
 80062b8:	dc57      	bgt.n	800636a <_dtoa_r+0x93a>
 80062ba:	e08e      	b.n	80063da <_dtoa_r+0x9aa>
 80062bc:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80062be:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80062c2:	e757      	b.n	8006174 <_dtoa_r+0x744>
 80062c4:	9b08      	ldr	r3, [sp, #32]
 80062c6:	1e5c      	subs	r4, r3, #1
 80062c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80062ca:	42a3      	cmp	r3, r4
 80062cc:	bfb7      	itett	lt
 80062ce:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80062d0:	1b1c      	subge	r4, r3, r4
 80062d2:	1ae2      	sublt	r2, r4, r3
 80062d4:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 80062d6:	bfbe      	ittt	lt
 80062d8:	940a      	strlt	r4, [sp, #40]	; 0x28
 80062da:	189b      	addlt	r3, r3, r2
 80062dc:	930e      	strlt	r3, [sp, #56]	; 0x38
 80062de:	9b08      	ldr	r3, [sp, #32]
 80062e0:	bfb8      	it	lt
 80062e2:	2400      	movlt	r4, #0
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	bfbb      	ittet	lt
 80062e8:	9b06      	ldrlt	r3, [sp, #24]
 80062ea:	9a08      	ldrlt	r2, [sp, #32]
 80062ec:	9f06      	ldrge	r7, [sp, #24]
 80062ee:	1a9f      	sublt	r7, r3, r2
 80062f0:	bfac      	ite	ge
 80062f2:	9b08      	ldrge	r3, [sp, #32]
 80062f4:	2300      	movlt	r3, #0
 80062f6:	e73f      	b.n	8006178 <_dtoa_r+0x748>
 80062f8:	3fe00000 	.word	0x3fe00000
 80062fc:	40240000 	.word	0x40240000
 8006300:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8006302:	9f06      	ldr	r7, [sp, #24]
 8006304:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8006306:	e742      	b.n	800618e <_dtoa_r+0x75e>
 8006308:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800630a:	e76b      	b.n	80061e4 <_dtoa_r+0x7b4>
 800630c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800630e:	2b01      	cmp	r3, #1
 8006310:	dc19      	bgt.n	8006346 <_dtoa_r+0x916>
 8006312:	9b04      	ldr	r3, [sp, #16]
 8006314:	b9bb      	cbnz	r3, 8006346 <_dtoa_r+0x916>
 8006316:	9b05      	ldr	r3, [sp, #20]
 8006318:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800631c:	b99b      	cbnz	r3, 8006346 <_dtoa_r+0x916>
 800631e:	9b05      	ldr	r3, [sp, #20]
 8006320:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006324:	0d1b      	lsrs	r3, r3, #20
 8006326:	051b      	lsls	r3, r3, #20
 8006328:	b183      	cbz	r3, 800634c <_dtoa_r+0x91c>
 800632a:	f04f 0801 	mov.w	r8, #1
 800632e:	9b06      	ldr	r3, [sp, #24]
 8006330:	3301      	adds	r3, #1
 8006332:	9306      	str	r3, [sp, #24]
 8006334:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006336:	3301      	adds	r3, #1
 8006338:	9309      	str	r3, [sp, #36]	; 0x24
 800633a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800633c:	2b00      	cmp	r3, #0
 800633e:	f47f af6a 	bne.w	8006216 <_dtoa_r+0x7e6>
 8006342:	2001      	movs	r0, #1
 8006344:	e76f      	b.n	8006226 <_dtoa_r+0x7f6>
 8006346:	f04f 0800 	mov.w	r8, #0
 800634a:	e7f6      	b.n	800633a <_dtoa_r+0x90a>
 800634c:	4698      	mov	r8, r3
 800634e:	e7f4      	b.n	800633a <_dtoa_r+0x90a>
 8006350:	f43f af7d 	beq.w	800624e <_dtoa_r+0x81e>
 8006354:	4618      	mov	r0, r3
 8006356:	301c      	adds	r0, #28
 8006358:	e772      	b.n	8006240 <_dtoa_r+0x810>
 800635a:	9b08      	ldr	r3, [sp, #32]
 800635c:	2b00      	cmp	r3, #0
 800635e:	dc36      	bgt.n	80063ce <_dtoa_r+0x99e>
 8006360:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006362:	2b02      	cmp	r3, #2
 8006364:	dd33      	ble.n	80063ce <_dtoa_r+0x99e>
 8006366:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800636a:	f1b9 0f00 	cmp.w	r9, #0
 800636e:	d10d      	bne.n	800638c <_dtoa_r+0x95c>
 8006370:	4621      	mov	r1, r4
 8006372:	464b      	mov	r3, r9
 8006374:	2205      	movs	r2, #5
 8006376:	4628      	mov	r0, r5
 8006378:	f000 fd4a 	bl	8006e10 <__multadd>
 800637c:	4601      	mov	r1, r0
 800637e:	4604      	mov	r4, r0
 8006380:	4658      	mov	r0, fp
 8006382:	f000 ffab 	bl	80072dc <__mcmp>
 8006386:	2800      	cmp	r0, #0
 8006388:	f73f adb8 	bgt.w	8005efc <_dtoa_r+0x4cc>
 800638c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800638e:	9f03      	ldr	r7, [sp, #12]
 8006390:	ea6f 0a03 	mvn.w	sl, r3
 8006394:	f04f 0800 	mov.w	r8, #0
 8006398:	4621      	mov	r1, r4
 800639a:	4628      	mov	r0, r5
 800639c:	f000 fd16 	bl	8006dcc <_Bfree>
 80063a0:	2e00      	cmp	r6, #0
 80063a2:	f43f aea7 	beq.w	80060f4 <_dtoa_r+0x6c4>
 80063a6:	f1b8 0f00 	cmp.w	r8, #0
 80063aa:	d005      	beq.n	80063b8 <_dtoa_r+0x988>
 80063ac:	45b0      	cmp	r8, r6
 80063ae:	d003      	beq.n	80063b8 <_dtoa_r+0x988>
 80063b0:	4641      	mov	r1, r8
 80063b2:	4628      	mov	r0, r5
 80063b4:	f000 fd0a 	bl	8006dcc <_Bfree>
 80063b8:	4631      	mov	r1, r6
 80063ba:	4628      	mov	r0, r5
 80063bc:	f000 fd06 	bl	8006dcc <_Bfree>
 80063c0:	e698      	b.n	80060f4 <_dtoa_r+0x6c4>
 80063c2:	2400      	movs	r4, #0
 80063c4:	4626      	mov	r6, r4
 80063c6:	e7e1      	b.n	800638c <_dtoa_r+0x95c>
 80063c8:	46c2      	mov	sl, r8
 80063ca:	4626      	mov	r6, r4
 80063cc:	e596      	b.n	8005efc <_dtoa_r+0x4cc>
 80063ce:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80063d0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	f000 80fd 	beq.w	80065d4 <_dtoa_r+0xba4>
 80063da:	2f00      	cmp	r7, #0
 80063dc:	dd05      	ble.n	80063ea <_dtoa_r+0x9ba>
 80063de:	4631      	mov	r1, r6
 80063e0:	463a      	mov	r2, r7
 80063e2:	4628      	mov	r0, r5
 80063e4:	f000 ff0a 	bl	80071fc <__lshift>
 80063e8:	4606      	mov	r6, r0
 80063ea:	f1b8 0f00 	cmp.w	r8, #0
 80063ee:	d05c      	beq.n	80064aa <_dtoa_r+0xa7a>
 80063f0:	4628      	mov	r0, r5
 80063f2:	6871      	ldr	r1, [r6, #4]
 80063f4:	f000 fcaa 	bl	8006d4c <_Balloc>
 80063f8:	4607      	mov	r7, r0
 80063fa:	b928      	cbnz	r0, 8006408 <_dtoa_r+0x9d8>
 80063fc:	4602      	mov	r2, r0
 80063fe:	f240 21ea 	movw	r1, #746	; 0x2ea
 8006402:	4b7f      	ldr	r3, [pc, #508]	; (8006600 <_dtoa_r+0xbd0>)
 8006404:	f7ff bb28 	b.w	8005a58 <_dtoa_r+0x28>
 8006408:	6932      	ldr	r2, [r6, #16]
 800640a:	f106 010c 	add.w	r1, r6, #12
 800640e:	3202      	adds	r2, #2
 8006410:	0092      	lsls	r2, r2, #2
 8006412:	300c      	adds	r0, #12
 8006414:	f000 fc8c 	bl	8006d30 <memcpy>
 8006418:	2201      	movs	r2, #1
 800641a:	4639      	mov	r1, r7
 800641c:	4628      	mov	r0, r5
 800641e:	f000 feed 	bl	80071fc <__lshift>
 8006422:	46b0      	mov	r8, r6
 8006424:	4606      	mov	r6, r0
 8006426:	9b03      	ldr	r3, [sp, #12]
 8006428:	3301      	adds	r3, #1
 800642a:	9308      	str	r3, [sp, #32]
 800642c:	9b03      	ldr	r3, [sp, #12]
 800642e:	444b      	add	r3, r9
 8006430:	930a      	str	r3, [sp, #40]	; 0x28
 8006432:	9b04      	ldr	r3, [sp, #16]
 8006434:	f003 0301 	and.w	r3, r3, #1
 8006438:	9309      	str	r3, [sp, #36]	; 0x24
 800643a:	9b08      	ldr	r3, [sp, #32]
 800643c:	4621      	mov	r1, r4
 800643e:	3b01      	subs	r3, #1
 8006440:	4658      	mov	r0, fp
 8006442:	9304      	str	r3, [sp, #16]
 8006444:	f7ff fa68 	bl	8005918 <quorem>
 8006448:	4603      	mov	r3, r0
 800644a:	4641      	mov	r1, r8
 800644c:	3330      	adds	r3, #48	; 0x30
 800644e:	9006      	str	r0, [sp, #24]
 8006450:	4658      	mov	r0, fp
 8006452:	930b      	str	r3, [sp, #44]	; 0x2c
 8006454:	f000 ff42 	bl	80072dc <__mcmp>
 8006458:	4632      	mov	r2, r6
 800645a:	4681      	mov	r9, r0
 800645c:	4621      	mov	r1, r4
 800645e:	4628      	mov	r0, r5
 8006460:	f000 ff58 	bl	8007314 <__mdiff>
 8006464:	68c2      	ldr	r2, [r0, #12]
 8006466:	4607      	mov	r7, r0
 8006468:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800646a:	bb02      	cbnz	r2, 80064ae <_dtoa_r+0xa7e>
 800646c:	4601      	mov	r1, r0
 800646e:	4658      	mov	r0, fp
 8006470:	f000 ff34 	bl	80072dc <__mcmp>
 8006474:	4602      	mov	r2, r0
 8006476:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006478:	4639      	mov	r1, r7
 800647a:	4628      	mov	r0, r5
 800647c:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 8006480:	f000 fca4 	bl	8006dcc <_Bfree>
 8006484:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006486:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006488:	9f08      	ldr	r7, [sp, #32]
 800648a:	ea43 0102 	orr.w	r1, r3, r2
 800648e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006490:	430b      	orrs	r3, r1
 8006492:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006494:	d10d      	bne.n	80064b2 <_dtoa_r+0xa82>
 8006496:	2b39      	cmp	r3, #57	; 0x39
 8006498:	d029      	beq.n	80064ee <_dtoa_r+0xabe>
 800649a:	f1b9 0f00 	cmp.w	r9, #0
 800649e:	dd01      	ble.n	80064a4 <_dtoa_r+0xa74>
 80064a0:	9b06      	ldr	r3, [sp, #24]
 80064a2:	3331      	adds	r3, #49	; 0x31
 80064a4:	9a04      	ldr	r2, [sp, #16]
 80064a6:	7013      	strb	r3, [r2, #0]
 80064a8:	e776      	b.n	8006398 <_dtoa_r+0x968>
 80064aa:	4630      	mov	r0, r6
 80064ac:	e7b9      	b.n	8006422 <_dtoa_r+0x9f2>
 80064ae:	2201      	movs	r2, #1
 80064b0:	e7e2      	b.n	8006478 <_dtoa_r+0xa48>
 80064b2:	f1b9 0f00 	cmp.w	r9, #0
 80064b6:	db06      	blt.n	80064c6 <_dtoa_r+0xa96>
 80064b8:	9922      	ldr	r1, [sp, #136]	; 0x88
 80064ba:	ea41 0909 	orr.w	r9, r1, r9
 80064be:	9909      	ldr	r1, [sp, #36]	; 0x24
 80064c0:	ea59 0101 	orrs.w	r1, r9, r1
 80064c4:	d120      	bne.n	8006508 <_dtoa_r+0xad8>
 80064c6:	2a00      	cmp	r2, #0
 80064c8:	ddec      	ble.n	80064a4 <_dtoa_r+0xa74>
 80064ca:	4659      	mov	r1, fp
 80064cc:	2201      	movs	r2, #1
 80064ce:	4628      	mov	r0, r5
 80064d0:	9308      	str	r3, [sp, #32]
 80064d2:	f000 fe93 	bl	80071fc <__lshift>
 80064d6:	4621      	mov	r1, r4
 80064d8:	4683      	mov	fp, r0
 80064da:	f000 feff 	bl	80072dc <__mcmp>
 80064de:	2800      	cmp	r0, #0
 80064e0:	9b08      	ldr	r3, [sp, #32]
 80064e2:	dc02      	bgt.n	80064ea <_dtoa_r+0xaba>
 80064e4:	d1de      	bne.n	80064a4 <_dtoa_r+0xa74>
 80064e6:	07da      	lsls	r2, r3, #31
 80064e8:	d5dc      	bpl.n	80064a4 <_dtoa_r+0xa74>
 80064ea:	2b39      	cmp	r3, #57	; 0x39
 80064ec:	d1d8      	bne.n	80064a0 <_dtoa_r+0xa70>
 80064ee:	2339      	movs	r3, #57	; 0x39
 80064f0:	9a04      	ldr	r2, [sp, #16]
 80064f2:	7013      	strb	r3, [r2, #0]
 80064f4:	463b      	mov	r3, r7
 80064f6:	461f      	mov	r7, r3
 80064f8:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 80064fc:	3b01      	subs	r3, #1
 80064fe:	2a39      	cmp	r2, #57	; 0x39
 8006500:	d050      	beq.n	80065a4 <_dtoa_r+0xb74>
 8006502:	3201      	adds	r2, #1
 8006504:	701a      	strb	r2, [r3, #0]
 8006506:	e747      	b.n	8006398 <_dtoa_r+0x968>
 8006508:	2a00      	cmp	r2, #0
 800650a:	dd03      	ble.n	8006514 <_dtoa_r+0xae4>
 800650c:	2b39      	cmp	r3, #57	; 0x39
 800650e:	d0ee      	beq.n	80064ee <_dtoa_r+0xabe>
 8006510:	3301      	adds	r3, #1
 8006512:	e7c7      	b.n	80064a4 <_dtoa_r+0xa74>
 8006514:	9a08      	ldr	r2, [sp, #32]
 8006516:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006518:	f802 3c01 	strb.w	r3, [r2, #-1]
 800651c:	428a      	cmp	r2, r1
 800651e:	d02a      	beq.n	8006576 <_dtoa_r+0xb46>
 8006520:	4659      	mov	r1, fp
 8006522:	2300      	movs	r3, #0
 8006524:	220a      	movs	r2, #10
 8006526:	4628      	mov	r0, r5
 8006528:	f000 fc72 	bl	8006e10 <__multadd>
 800652c:	45b0      	cmp	r8, r6
 800652e:	4683      	mov	fp, r0
 8006530:	f04f 0300 	mov.w	r3, #0
 8006534:	f04f 020a 	mov.w	r2, #10
 8006538:	4641      	mov	r1, r8
 800653a:	4628      	mov	r0, r5
 800653c:	d107      	bne.n	800654e <_dtoa_r+0xb1e>
 800653e:	f000 fc67 	bl	8006e10 <__multadd>
 8006542:	4680      	mov	r8, r0
 8006544:	4606      	mov	r6, r0
 8006546:	9b08      	ldr	r3, [sp, #32]
 8006548:	3301      	adds	r3, #1
 800654a:	9308      	str	r3, [sp, #32]
 800654c:	e775      	b.n	800643a <_dtoa_r+0xa0a>
 800654e:	f000 fc5f 	bl	8006e10 <__multadd>
 8006552:	4631      	mov	r1, r6
 8006554:	4680      	mov	r8, r0
 8006556:	2300      	movs	r3, #0
 8006558:	220a      	movs	r2, #10
 800655a:	4628      	mov	r0, r5
 800655c:	f000 fc58 	bl	8006e10 <__multadd>
 8006560:	4606      	mov	r6, r0
 8006562:	e7f0      	b.n	8006546 <_dtoa_r+0xb16>
 8006564:	f1b9 0f00 	cmp.w	r9, #0
 8006568:	bfcc      	ite	gt
 800656a:	464f      	movgt	r7, r9
 800656c:	2701      	movle	r7, #1
 800656e:	f04f 0800 	mov.w	r8, #0
 8006572:	9a03      	ldr	r2, [sp, #12]
 8006574:	4417      	add	r7, r2
 8006576:	4659      	mov	r1, fp
 8006578:	2201      	movs	r2, #1
 800657a:	4628      	mov	r0, r5
 800657c:	9308      	str	r3, [sp, #32]
 800657e:	f000 fe3d 	bl	80071fc <__lshift>
 8006582:	4621      	mov	r1, r4
 8006584:	4683      	mov	fp, r0
 8006586:	f000 fea9 	bl	80072dc <__mcmp>
 800658a:	2800      	cmp	r0, #0
 800658c:	dcb2      	bgt.n	80064f4 <_dtoa_r+0xac4>
 800658e:	d102      	bne.n	8006596 <_dtoa_r+0xb66>
 8006590:	9b08      	ldr	r3, [sp, #32]
 8006592:	07db      	lsls	r3, r3, #31
 8006594:	d4ae      	bmi.n	80064f4 <_dtoa_r+0xac4>
 8006596:	463b      	mov	r3, r7
 8006598:	461f      	mov	r7, r3
 800659a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800659e:	2a30      	cmp	r2, #48	; 0x30
 80065a0:	d0fa      	beq.n	8006598 <_dtoa_r+0xb68>
 80065a2:	e6f9      	b.n	8006398 <_dtoa_r+0x968>
 80065a4:	9a03      	ldr	r2, [sp, #12]
 80065a6:	429a      	cmp	r2, r3
 80065a8:	d1a5      	bne.n	80064f6 <_dtoa_r+0xac6>
 80065aa:	2331      	movs	r3, #49	; 0x31
 80065ac:	f10a 0a01 	add.w	sl, sl, #1
 80065b0:	e779      	b.n	80064a6 <_dtoa_r+0xa76>
 80065b2:	4b14      	ldr	r3, [pc, #80]	; (8006604 <_dtoa_r+0xbd4>)
 80065b4:	f7ff baa8 	b.w	8005b08 <_dtoa_r+0xd8>
 80065b8:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	f47f aa81 	bne.w	8005ac2 <_dtoa_r+0x92>
 80065c0:	4b11      	ldr	r3, [pc, #68]	; (8006608 <_dtoa_r+0xbd8>)
 80065c2:	f7ff baa1 	b.w	8005b08 <_dtoa_r+0xd8>
 80065c6:	f1b9 0f00 	cmp.w	r9, #0
 80065ca:	dc03      	bgt.n	80065d4 <_dtoa_r+0xba4>
 80065cc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80065ce:	2b02      	cmp	r3, #2
 80065d0:	f73f aecb 	bgt.w	800636a <_dtoa_r+0x93a>
 80065d4:	9f03      	ldr	r7, [sp, #12]
 80065d6:	4621      	mov	r1, r4
 80065d8:	4658      	mov	r0, fp
 80065da:	f7ff f99d 	bl	8005918 <quorem>
 80065de:	9a03      	ldr	r2, [sp, #12]
 80065e0:	f100 0330 	add.w	r3, r0, #48	; 0x30
 80065e4:	f807 3b01 	strb.w	r3, [r7], #1
 80065e8:	1aba      	subs	r2, r7, r2
 80065ea:	4591      	cmp	r9, r2
 80065ec:	ddba      	ble.n	8006564 <_dtoa_r+0xb34>
 80065ee:	4659      	mov	r1, fp
 80065f0:	2300      	movs	r3, #0
 80065f2:	220a      	movs	r2, #10
 80065f4:	4628      	mov	r0, r5
 80065f6:	f000 fc0b 	bl	8006e10 <__multadd>
 80065fa:	4683      	mov	fp, r0
 80065fc:	e7eb      	b.n	80065d6 <_dtoa_r+0xba6>
 80065fe:	bf00      	nop
 8006600:	08008990 	.word	0x08008990
 8006604:	08008790 	.word	0x08008790
 8006608:	08008911 	.word	0x08008911

0800660c <rshift>:
 800660c:	6903      	ldr	r3, [r0, #16]
 800660e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006612:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8006616:	f100 0414 	add.w	r4, r0, #20
 800661a:	ea4f 1261 	mov.w	r2, r1, asr #5
 800661e:	dd46      	ble.n	80066ae <rshift+0xa2>
 8006620:	f011 011f 	ands.w	r1, r1, #31
 8006624:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8006628:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800662c:	d10c      	bne.n	8006648 <rshift+0x3c>
 800662e:	4629      	mov	r1, r5
 8006630:	f100 0710 	add.w	r7, r0, #16
 8006634:	42b1      	cmp	r1, r6
 8006636:	d335      	bcc.n	80066a4 <rshift+0x98>
 8006638:	1a9b      	subs	r3, r3, r2
 800663a:	009b      	lsls	r3, r3, #2
 800663c:	1eea      	subs	r2, r5, #3
 800663e:	4296      	cmp	r6, r2
 8006640:	bf38      	it	cc
 8006642:	2300      	movcc	r3, #0
 8006644:	4423      	add	r3, r4
 8006646:	e015      	b.n	8006674 <rshift+0x68>
 8006648:	46a1      	mov	r9, r4
 800664a:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800664e:	f1c1 0820 	rsb	r8, r1, #32
 8006652:	40cf      	lsrs	r7, r1
 8006654:	f105 0e04 	add.w	lr, r5, #4
 8006658:	4576      	cmp	r6, lr
 800665a:	46f4      	mov	ip, lr
 800665c:	d816      	bhi.n	800668c <rshift+0x80>
 800665e:	1a9a      	subs	r2, r3, r2
 8006660:	0092      	lsls	r2, r2, #2
 8006662:	3a04      	subs	r2, #4
 8006664:	3501      	adds	r5, #1
 8006666:	42ae      	cmp	r6, r5
 8006668:	bf38      	it	cc
 800666a:	2200      	movcc	r2, #0
 800666c:	18a3      	adds	r3, r4, r2
 800666e:	50a7      	str	r7, [r4, r2]
 8006670:	b107      	cbz	r7, 8006674 <rshift+0x68>
 8006672:	3304      	adds	r3, #4
 8006674:	42a3      	cmp	r3, r4
 8006676:	eba3 0204 	sub.w	r2, r3, r4
 800667a:	bf08      	it	eq
 800667c:	2300      	moveq	r3, #0
 800667e:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8006682:	6102      	str	r2, [r0, #16]
 8006684:	bf08      	it	eq
 8006686:	6143      	streq	r3, [r0, #20]
 8006688:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800668c:	f8dc c000 	ldr.w	ip, [ip]
 8006690:	fa0c fc08 	lsl.w	ip, ip, r8
 8006694:	ea4c 0707 	orr.w	r7, ip, r7
 8006698:	f849 7b04 	str.w	r7, [r9], #4
 800669c:	f85e 7b04 	ldr.w	r7, [lr], #4
 80066a0:	40cf      	lsrs	r7, r1
 80066a2:	e7d9      	b.n	8006658 <rshift+0x4c>
 80066a4:	f851 cb04 	ldr.w	ip, [r1], #4
 80066a8:	f847 cf04 	str.w	ip, [r7, #4]!
 80066ac:	e7c2      	b.n	8006634 <rshift+0x28>
 80066ae:	4623      	mov	r3, r4
 80066b0:	e7e0      	b.n	8006674 <rshift+0x68>

080066b2 <__hexdig_fun>:
 80066b2:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 80066b6:	2b09      	cmp	r3, #9
 80066b8:	d802      	bhi.n	80066c0 <__hexdig_fun+0xe>
 80066ba:	3820      	subs	r0, #32
 80066bc:	b2c0      	uxtb	r0, r0
 80066be:	4770      	bx	lr
 80066c0:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 80066c4:	2b05      	cmp	r3, #5
 80066c6:	d801      	bhi.n	80066cc <__hexdig_fun+0x1a>
 80066c8:	3847      	subs	r0, #71	; 0x47
 80066ca:	e7f7      	b.n	80066bc <__hexdig_fun+0xa>
 80066cc:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 80066d0:	2b05      	cmp	r3, #5
 80066d2:	d801      	bhi.n	80066d8 <__hexdig_fun+0x26>
 80066d4:	3827      	subs	r0, #39	; 0x27
 80066d6:	e7f1      	b.n	80066bc <__hexdig_fun+0xa>
 80066d8:	2000      	movs	r0, #0
 80066da:	4770      	bx	lr

080066dc <__gethex>:
 80066dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066e0:	b08b      	sub	sp, #44	; 0x2c
 80066e2:	9305      	str	r3, [sp, #20]
 80066e4:	4bb2      	ldr	r3, [pc, #712]	; (80069b0 <__gethex+0x2d4>)
 80066e6:	9002      	str	r0, [sp, #8]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	468b      	mov	fp, r1
 80066ec:	4618      	mov	r0, r3
 80066ee:	4690      	mov	r8, r2
 80066f0:	9303      	str	r3, [sp, #12]
 80066f2:	f7f9 fd2d 	bl	8000150 <strlen>
 80066f6:	4682      	mov	sl, r0
 80066f8:	9b03      	ldr	r3, [sp, #12]
 80066fa:	f8db 2000 	ldr.w	r2, [fp]
 80066fe:	4403      	add	r3, r0
 8006700:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8006704:	9306      	str	r3, [sp, #24]
 8006706:	1c93      	adds	r3, r2, #2
 8006708:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800670c:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8006710:	32fe      	adds	r2, #254	; 0xfe
 8006712:	18d1      	adds	r1, r2, r3
 8006714:	461f      	mov	r7, r3
 8006716:	f813 0b01 	ldrb.w	r0, [r3], #1
 800671a:	9101      	str	r1, [sp, #4]
 800671c:	2830      	cmp	r0, #48	; 0x30
 800671e:	d0f8      	beq.n	8006712 <__gethex+0x36>
 8006720:	f7ff ffc7 	bl	80066b2 <__hexdig_fun>
 8006724:	4604      	mov	r4, r0
 8006726:	2800      	cmp	r0, #0
 8006728:	d13a      	bne.n	80067a0 <__gethex+0xc4>
 800672a:	4652      	mov	r2, sl
 800672c:	4638      	mov	r0, r7
 800672e:	9903      	ldr	r1, [sp, #12]
 8006730:	f001 fa26 	bl	8007b80 <strncmp>
 8006734:	4605      	mov	r5, r0
 8006736:	2800      	cmp	r0, #0
 8006738:	d166      	bne.n	8006808 <__gethex+0x12c>
 800673a:	f817 000a 	ldrb.w	r0, [r7, sl]
 800673e:	eb07 060a 	add.w	r6, r7, sl
 8006742:	f7ff ffb6 	bl	80066b2 <__hexdig_fun>
 8006746:	2800      	cmp	r0, #0
 8006748:	d060      	beq.n	800680c <__gethex+0x130>
 800674a:	4633      	mov	r3, r6
 800674c:	7818      	ldrb	r0, [r3, #0]
 800674e:	461f      	mov	r7, r3
 8006750:	2830      	cmp	r0, #48	; 0x30
 8006752:	f103 0301 	add.w	r3, r3, #1
 8006756:	d0f9      	beq.n	800674c <__gethex+0x70>
 8006758:	f7ff ffab 	bl	80066b2 <__hexdig_fun>
 800675c:	2301      	movs	r3, #1
 800675e:	fab0 f480 	clz	r4, r0
 8006762:	4635      	mov	r5, r6
 8006764:	0964      	lsrs	r4, r4, #5
 8006766:	9301      	str	r3, [sp, #4]
 8006768:	463a      	mov	r2, r7
 800676a:	4616      	mov	r6, r2
 800676c:	7830      	ldrb	r0, [r6, #0]
 800676e:	3201      	adds	r2, #1
 8006770:	f7ff ff9f 	bl	80066b2 <__hexdig_fun>
 8006774:	2800      	cmp	r0, #0
 8006776:	d1f8      	bne.n	800676a <__gethex+0x8e>
 8006778:	4652      	mov	r2, sl
 800677a:	4630      	mov	r0, r6
 800677c:	9903      	ldr	r1, [sp, #12]
 800677e:	f001 f9ff 	bl	8007b80 <strncmp>
 8006782:	b980      	cbnz	r0, 80067a6 <__gethex+0xca>
 8006784:	b94d      	cbnz	r5, 800679a <__gethex+0xbe>
 8006786:	eb06 050a 	add.w	r5, r6, sl
 800678a:	462a      	mov	r2, r5
 800678c:	4616      	mov	r6, r2
 800678e:	7830      	ldrb	r0, [r6, #0]
 8006790:	3201      	adds	r2, #1
 8006792:	f7ff ff8e 	bl	80066b2 <__hexdig_fun>
 8006796:	2800      	cmp	r0, #0
 8006798:	d1f8      	bne.n	800678c <__gethex+0xb0>
 800679a:	1bad      	subs	r5, r5, r6
 800679c:	00ad      	lsls	r5, r5, #2
 800679e:	e004      	b.n	80067aa <__gethex+0xce>
 80067a0:	2400      	movs	r4, #0
 80067a2:	4625      	mov	r5, r4
 80067a4:	e7e0      	b.n	8006768 <__gethex+0x8c>
 80067a6:	2d00      	cmp	r5, #0
 80067a8:	d1f7      	bne.n	800679a <__gethex+0xbe>
 80067aa:	7833      	ldrb	r3, [r6, #0]
 80067ac:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80067b0:	2b50      	cmp	r3, #80	; 0x50
 80067b2:	d139      	bne.n	8006828 <__gethex+0x14c>
 80067b4:	7873      	ldrb	r3, [r6, #1]
 80067b6:	2b2b      	cmp	r3, #43	; 0x2b
 80067b8:	d02a      	beq.n	8006810 <__gethex+0x134>
 80067ba:	2b2d      	cmp	r3, #45	; 0x2d
 80067bc:	d02c      	beq.n	8006818 <__gethex+0x13c>
 80067be:	f04f 0900 	mov.w	r9, #0
 80067c2:	1c71      	adds	r1, r6, #1
 80067c4:	7808      	ldrb	r0, [r1, #0]
 80067c6:	f7ff ff74 	bl	80066b2 <__hexdig_fun>
 80067ca:	1e43      	subs	r3, r0, #1
 80067cc:	b2db      	uxtb	r3, r3
 80067ce:	2b18      	cmp	r3, #24
 80067d0:	d82a      	bhi.n	8006828 <__gethex+0x14c>
 80067d2:	f1a0 0210 	sub.w	r2, r0, #16
 80067d6:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80067da:	f7ff ff6a 	bl	80066b2 <__hexdig_fun>
 80067de:	1e43      	subs	r3, r0, #1
 80067e0:	b2db      	uxtb	r3, r3
 80067e2:	2b18      	cmp	r3, #24
 80067e4:	d91b      	bls.n	800681e <__gethex+0x142>
 80067e6:	f1b9 0f00 	cmp.w	r9, #0
 80067ea:	d000      	beq.n	80067ee <__gethex+0x112>
 80067ec:	4252      	negs	r2, r2
 80067ee:	4415      	add	r5, r2
 80067f0:	f8cb 1000 	str.w	r1, [fp]
 80067f4:	b1d4      	cbz	r4, 800682c <__gethex+0x150>
 80067f6:	9b01      	ldr	r3, [sp, #4]
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	bf14      	ite	ne
 80067fc:	2700      	movne	r7, #0
 80067fe:	2706      	moveq	r7, #6
 8006800:	4638      	mov	r0, r7
 8006802:	b00b      	add	sp, #44	; 0x2c
 8006804:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006808:	463e      	mov	r6, r7
 800680a:	4625      	mov	r5, r4
 800680c:	2401      	movs	r4, #1
 800680e:	e7cc      	b.n	80067aa <__gethex+0xce>
 8006810:	f04f 0900 	mov.w	r9, #0
 8006814:	1cb1      	adds	r1, r6, #2
 8006816:	e7d5      	b.n	80067c4 <__gethex+0xe8>
 8006818:	f04f 0901 	mov.w	r9, #1
 800681c:	e7fa      	b.n	8006814 <__gethex+0x138>
 800681e:	230a      	movs	r3, #10
 8006820:	fb03 0202 	mla	r2, r3, r2, r0
 8006824:	3a10      	subs	r2, #16
 8006826:	e7d6      	b.n	80067d6 <__gethex+0xfa>
 8006828:	4631      	mov	r1, r6
 800682a:	e7e1      	b.n	80067f0 <__gethex+0x114>
 800682c:	4621      	mov	r1, r4
 800682e:	1bf3      	subs	r3, r6, r7
 8006830:	3b01      	subs	r3, #1
 8006832:	2b07      	cmp	r3, #7
 8006834:	dc0a      	bgt.n	800684c <__gethex+0x170>
 8006836:	9802      	ldr	r0, [sp, #8]
 8006838:	f000 fa88 	bl	8006d4c <_Balloc>
 800683c:	4604      	mov	r4, r0
 800683e:	b940      	cbnz	r0, 8006852 <__gethex+0x176>
 8006840:	4602      	mov	r2, r0
 8006842:	21de      	movs	r1, #222	; 0xde
 8006844:	4b5b      	ldr	r3, [pc, #364]	; (80069b4 <__gethex+0x2d8>)
 8006846:	485c      	ldr	r0, [pc, #368]	; (80069b8 <__gethex+0x2dc>)
 8006848:	f001 f9bc 	bl	8007bc4 <__assert_func>
 800684c:	3101      	adds	r1, #1
 800684e:	105b      	asrs	r3, r3, #1
 8006850:	e7ef      	b.n	8006832 <__gethex+0x156>
 8006852:	f04f 0b00 	mov.w	fp, #0
 8006856:	f100 0914 	add.w	r9, r0, #20
 800685a:	f1ca 0301 	rsb	r3, sl, #1
 800685e:	f8cd 9010 	str.w	r9, [sp, #16]
 8006862:	f8cd b004 	str.w	fp, [sp, #4]
 8006866:	9308      	str	r3, [sp, #32]
 8006868:	42b7      	cmp	r7, r6
 800686a:	d33f      	bcc.n	80068ec <__gethex+0x210>
 800686c:	9f04      	ldr	r7, [sp, #16]
 800686e:	9b01      	ldr	r3, [sp, #4]
 8006870:	f847 3b04 	str.w	r3, [r7], #4
 8006874:	eba7 0709 	sub.w	r7, r7, r9
 8006878:	10bf      	asrs	r7, r7, #2
 800687a:	6127      	str	r7, [r4, #16]
 800687c:	4618      	mov	r0, r3
 800687e:	f000 fb57 	bl	8006f30 <__hi0bits>
 8006882:	017f      	lsls	r7, r7, #5
 8006884:	f8d8 6000 	ldr.w	r6, [r8]
 8006888:	1a3f      	subs	r7, r7, r0
 800688a:	42b7      	cmp	r7, r6
 800688c:	dd62      	ble.n	8006954 <__gethex+0x278>
 800688e:	1bbf      	subs	r7, r7, r6
 8006890:	4639      	mov	r1, r7
 8006892:	4620      	mov	r0, r4
 8006894:	f000 fef1 	bl	800767a <__any_on>
 8006898:	4682      	mov	sl, r0
 800689a:	b1a8      	cbz	r0, 80068c8 <__gethex+0x1ec>
 800689c:	f04f 0a01 	mov.w	sl, #1
 80068a0:	1e7b      	subs	r3, r7, #1
 80068a2:	1159      	asrs	r1, r3, #5
 80068a4:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 80068a8:	f003 021f 	and.w	r2, r3, #31
 80068ac:	fa0a f202 	lsl.w	r2, sl, r2
 80068b0:	420a      	tst	r2, r1
 80068b2:	d009      	beq.n	80068c8 <__gethex+0x1ec>
 80068b4:	4553      	cmp	r3, sl
 80068b6:	dd05      	ble.n	80068c4 <__gethex+0x1e8>
 80068b8:	4620      	mov	r0, r4
 80068ba:	1eb9      	subs	r1, r7, #2
 80068bc:	f000 fedd 	bl	800767a <__any_on>
 80068c0:	2800      	cmp	r0, #0
 80068c2:	d144      	bne.n	800694e <__gethex+0x272>
 80068c4:	f04f 0a02 	mov.w	sl, #2
 80068c8:	4639      	mov	r1, r7
 80068ca:	4620      	mov	r0, r4
 80068cc:	f7ff fe9e 	bl	800660c <rshift>
 80068d0:	443d      	add	r5, r7
 80068d2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80068d6:	42ab      	cmp	r3, r5
 80068d8:	da4a      	bge.n	8006970 <__gethex+0x294>
 80068da:	4621      	mov	r1, r4
 80068dc:	9802      	ldr	r0, [sp, #8]
 80068de:	f000 fa75 	bl	8006dcc <_Bfree>
 80068e2:	2300      	movs	r3, #0
 80068e4:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80068e6:	27a3      	movs	r7, #163	; 0xa3
 80068e8:	6013      	str	r3, [r2, #0]
 80068ea:	e789      	b.n	8006800 <__gethex+0x124>
 80068ec:	1e73      	subs	r3, r6, #1
 80068ee:	9a06      	ldr	r2, [sp, #24]
 80068f0:	9307      	str	r3, [sp, #28]
 80068f2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80068f6:	4293      	cmp	r3, r2
 80068f8:	d019      	beq.n	800692e <__gethex+0x252>
 80068fa:	f1bb 0f20 	cmp.w	fp, #32
 80068fe:	d107      	bne.n	8006910 <__gethex+0x234>
 8006900:	9b04      	ldr	r3, [sp, #16]
 8006902:	9a01      	ldr	r2, [sp, #4]
 8006904:	f843 2b04 	str.w	r2, [r3], #4
 8006908:	9304      	str	r3, [sp, #16]
 800690a:	2300      	movs	r3, #0
 800690c:	469b      	mov	fp, r3
 800690e:	9301      	str	r3, [sp, #4]
 8006910:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8006914:	f7ff fecd 	bl	80066b2 <__hexdig_fun>
 8006918:	9b01      	ldr	r3, [sp, #4]
 800691a:	f000 000f 	and.w	r0, r0, #15
 800691e:	fa00 f00b 	lsl.w	r0, r0, fp
 8006922:	4303      	orrs	r3, r0
 8006924:	9301      	str	r3, [sp, #4]
 8006926:	f10b 0b04 	add.w	fp, fp, #4
 800692a:	9b07      	ldr	r3, [sp, #28]
 800692c:	e00d      	b.n	800694a <__gethex+0x26e>
 800692e:	9a08      	ldr	r2, [sp, #32]
 8006930:	1e73      	subs	r3, r6, #1
 8006932:	4413      	add	r3, r2
 8006934:	42bb      	cmp	r3, r7
 8006936:	d3e0      	bcc.n	80068fa <__gethex+0x21e>
 8006938:	4618      	mov	r0, r3
 800693a:	4652      	mov	r2, sl
 800693c:	9903      	ldr	r1, [sp, #12]
 800693e:	9309      	str	r3, [sp, #36]	; 0x24
 8006940:	f001 f91e 	bl	8007b80 <strncmp>
 8006944:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006946:	2800      	cmp	r0, #0
 8006948:	d1d7      	bne.n	80068fa <__gethex+0x21e>
 800694a:	461e      	mov	r6, r3
 800694c:	e78c      	b.n	8006868 <__gethex+0x18c>
 800694e:	f04f 0a03 	mov.w	sl, #3
 8006952:	e7b9      	b.n	80068c8 <__gethex+0x1ec>
 8006954:	da09      	bge.n	800696a <__gethex+0x28e>
 8006956:	1bf7      	subs	r7, r6, r7
 8006958:	4621      	mov	r1, r4
 800695a:	463a      	mov	r2, r7
 800695c:	9802      	ldr	r0, [sp, #8]
 800695e:	f000 fc4d 	bl	80071fc <__lshift>
 8006962:	4604      	mov	r4, r0
 8006964:	1bed      	subs	r5, r5, r7
 8006966:	f100 0914 	add.w	r9, r0, #20
 800696a:	f04f 0a00 	mov.w	sl, #0
 800696e:	e7b0      	b.n	80068d2 <__gethex+0x1f6>
 8006970:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8006974:	42a8      	cmp	r0, r5
 8006976:	dd72      	ble.n	8006a5e <__gethex+0x382>
 8006978:	1b45      	subs	r5, r0, r5
 800697a:	42ae      	cmp	r6, r5
 800697c:	dc35      	bgt.n	80069ea <__gethex+0x30e>
 800697e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8006982:	2b02      	cmp	r3, #2
 8006984:	d029      	beq.n	80069da <__gethex+0x2fe>
 8006986:	2b03      	cmp	r3, #3
 8006988:	d02b      	beq.n	80069e2 <__gethex+0x306>
 800698a:	2b01      	cmp	r3, #1
 800698c:	d11c      	bne.n	80069c8 <__gethex+0x2ec>
 800698e:	42ae      	cmp	r6, r5
 8006990:	d11a      	bne.n	80069c8 <__gethex+0x2ec>
 8006992:	2e01      	cmp	r6, #1
 8006994:	d112      	bne.n	80069bc <__gethex+0x2e0>
 8006996:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800699a:	9a05      	ldr	r2, [sp, #20]
 800699c:	2762      	movs	r7, #98	; 0x62
 800699e:	6013      	str	r3, [r2, #0]
 80069a0:	2301      	movs	r3, #1
 80069a2:	6123      	str	r3, [r4, #16]
 80069a4:	f8c9 3000 	str.w	r3, [r9]
 80069a8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80069aa:	601c      	str	r4, [r3, #0]
 80069ac:	e728      	b.n	8006800 <__gethex+0x124>
 80069ae:	bf00      	nop
 80069b0:	08008a08 	.word	0x08008a08
 80069b4:	08008990 	.word	0x08008990
 80069b8:	080089a1 	.word	0x080089a1
 80069bc:	4620      	mov	r0, r4
 80069be:	1e71      	subs	r1, r6, #1
 80069c0:	f000 fe5b 	bl	800767a <__any_on>
 80069c4:	2800      	cmp	r0, #0
 80069c6:	d1e6      	bne.n	8006996 <__gethex+0x2ba>
 80069c8:	4621      	mov	r1, r4
 80069ca:	9802      	ldr	r0, [sp, #8]
 80069cc:	f000 f9fe 	bl	8006dcc <_Bfree>
 80069d0:	2300      	movs	r3, #0
 80069d2:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80069d4:	2750      	movs	r7, #80	; 0x50
 80069d6:	6013      	str	r3, [r2, #0]
 80069d8:	e712      	b.n	8006800 <__gethex+0x124>
 80069da:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80069dc:	2b00      	cmp	r3, #0
 80069de:	d1f3      	bne.n	80069c8 <__gethex+0x2ec>
 80069e0:	e7d9      	b.n	8006996 <__gethex+0x2ba>
 80069e2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d1d6      	bne.n	8006996 <__gethex+0x2ba>
 80069e8:	e7ee      	b.n	80069c8 <__gethex+0x2ec>
 80069ea:	1e6f      	subs	r7, r5, #1
 80069ec:	f1ba 0f00 	cmp.w	sl, #0
 80069f0:	d132      	bne.n	8006a58 <__gethex+0x37c>
 80069f2:	b127      	cbz	r7, 80069fe <__gethex+0x322>
 80069f4:	4639      	mov	r1, r7
 80069f6:	4620      	mov	r0, r4
 80069f8:	f000 fe3f 	bl	800767a <__any_on>
 80069fc:	4682      	mov	sl, r0
 80069fe:	2101      	movs	r1, #1
 8006a00:	117b      	asrs	r3, r7, #5
 8006a02:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8006a06:	f007 071f 	and.w	r7, r7, #31
 8006a0a:	fa01 f707 	lsl.w	r7, r1, r7
 8006a0e:	421f      	tst	r7, r3
 8006a10:	f04f 0702 	mov.w	r7, #2
 8006a14:	4629      	mov	r1, r5
 8006a16:	4620      	mov	r0, r4
 8006a18:	bf18      	it	ne
 8006a1a:	f04a 0a02 	orrne.w	sl, sl, #2
 8006a1e:	1b76      	subs	r6, r6, r5
 8006a20:	f7ff fdf4 	bl	800660c <rshift>
 8006a24:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8006a28:	f1ba 0f00 	cmp.w	sl, #0
 8006a2c:	d048      	beq.n	8006ac0 <__gethex+0x3e4>
 8006a2e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8006a32:	2b02      	cmp	r3, #2
 8006a34:	d015      	beq.n	8006a62 <__gethex+0x386>
 8006a36:	2b03      	cmp	r3, #3
 8006a38:	d017      	beq.n	8006a6a <__gethex+0x38e>
 8006a3a:	2b01      	cmp	r3, #1
 8006a3c:	d109      	bne.n	8006a52 <__gethex+0x376>
 8006a3e:	f01a 0f02 	tst.w	sl, #2
 8006a42:	d006      	beq.n	8006a52 <__gethex+0x376>
 8006a44:	f8d9 0000 	ldr.w	r0, [r9]
 8006a48:	ea4a 0a00 	orr.w	sl, sl, r0
 8006a4c:	f01a 0f01 	tst.w	sl, #1
 8006a50:	d10e      	bne.n	8006a70 <__gethex+0x394>
 8006a52:	f047 0710 	orr.w	r7, r7, #16
 8006a56:	e033      	b.n	8006ac0 <__gethex+0x3e4>
 8006a58:	f04f 0a01 	mov.w	sl, #1
 8006a5c:	e7cf      	b.n	80069fe <__gethex+0x322>
 8006a5e:	2701      	movs	r7, #1
 8006a60:	e7e2      	b.n	8006a28 <__gethex+0x34c>
 8006a62:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006a64:	f1c3 0301 	rsb	r3, r3, #1
 8006a68:	9315      	str	r3, [sp, #84]	; 0x54
 8006a6a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d0f0      	beq.n	8006a52 <__gethex+0x376>
 8006a70:	f04f 0c00 	mov.w	ip, #0
 8006a74:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8006a78:	f104 0314 	add.w	r3, r4, #20
 8006a7c:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8006a80:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8006a84:	4618      	mov	r0, r3
 8006a86:	f853 2b04 	ldr.w	r2, [r3], #4
 8006a8a:	f1b2 3fff 	cmp.w	r2, #4294967295
 8006a8e:	d01c      	beq.n	8006aca <__gethex+0x3ee>
 8006a90:	3201      	adds	r2, #1
 8006a92:	6002      	str	r2, [r0, #0]
 8006a94:	2f02      	cmp	r7, #2
 8006a96:	f104 0314 	add.w	r3, r4, #20
 8006a9a:	d13d      	bne.n	8006b18 <__gethex+0x43c>
 8006a9c:	f8d8 2000 	ldr.w	r2, [r8]
 8006aa0:	3a01      	subs	r2, #1
 8006aa2:	42b2      	cmp	r2, r6
 8006aa4:	d10a      	bne.n	8006abc <__gethex+0x3e0>
 8006aa6:	2201      	movs	r2, #1
 8006aa8:	1171      	asrs	r1, r6, #5
 8006aaa:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8006aae:	f006 061f 	and.w	r6, r6, #31
 8006ab2:	fa02 f606 	lsl.w	r6, r2, r6
 8006ab6:	421e      	tst	r6, r3
 8006ab8:	bf18      	it	ne
 8006aba:	4617      	movne	r7, r2
 8006abc:	f047 0720 	orr.w	r7, r7, #32
 8006ac0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006ac2:	601c      	str	r4, [r3, #0]
 8006ac4:	9b05      	ldr	r3, [sp, #20]
 8006ac6:	601d      	str	r5, [r3, #0]
 8006ac8:	e69a      	b.n	8006800 <__gethex+0x124>
 8006aca:	4299      	cmp	r1, r3
 8006acc:	f843 cc04 	str.w	ip, [r3, #-4]
 8006ad0:	d8d8      	bhi.n	8006a84 <__gethex+0x3a8>
 8006ad2:	68a3      	ldr	r3, [r4, #8]
 8006ad4:	459b      	cmp	fp, r3
 8006ad6:	db17      	blt.n	8006b08 <__gethex+0x42c>
 8006ad8:	6861      	ldr	r1, [r4, #4]
 8006ada:	9802      	ldr	r0, [sp, #8]
 8006adc:	3101      	adds	r1, #1
 8006ade:	f000 f935 	bl	8006d4c <_Balloc>
 8006ae2:	4681      	mov	r9, r0
 8006ae4:	b918      	cbnz	r0, 8006aee <__gethex+0x412>
 8006ae6:	4602      	mov	r2, r0
 8006ae8:	2184      	movs	r1, #132	; 0x84
 8006aea:	4b19      	ldr	r3, [pc, #100]	; (8006b50 <__gethex+0x474>)
 8006aec:	e6ab      	b.n	8006846 <__gethex+0x16a>
 8006aee:	6922      	ldr	r2, [r4, #16]
 8006af0:	f104 010c 	add.w	r1, r4, #12
 8006af4:	3202      	adds	r2, #2
 8006af6:	0092      	lsls	r2, r2, #2
 8006af8:	300c      	adds	r0, #12
 8006afa:	f000 f919 	bl	8006d30 <memcpy>
 8006afe:	4621      	mov	r1, r4
 8006b00:	9802      	ldr	r0, [sp, #8]
 8006b02:	f000 f963 	bl	8006dcc <_Bfree>
 8006b06:	464c      	mov	r4, r9
 8006b08:	6923      	ldr	r3, [r4, #16]
 8006b0a:	1c5a      	adds	r2, r3, #1
 8006b0c:	6122      	str	r2, [r4, #16]
 8006b0e:	2201      	movs	r2, #1
 8006b10:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006b14:	615a      	str	r2, [r3, #20]
 8006b16:	e7bd      	b.n	8006a94 <__gethex+0x3b8>
 8006b18:	6922      	ldr	r2, [r4, #16]
 8006b1a:	455a      	cmp	r2, fp
 8006b1c:	dd0b      	ble.n	8006b36 <__gethex+0x45a>
 8006b1e:	2101      	movs	r1, #1
 8006b20:	4620      	mov	r0, r4
 8006b22:	f7ff fd73 	bl	800660c <rshift>
 8006b26:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8006b2a:	3501      	adds	r5, #1
 8006b2c:	42ab      	cmp	r3, r5
 8006b2e:	f6ff aed4 	blt.w	80068da <__gethex+0x1fe>
 8006b32:	2701      	movs	r7, #1
 8006b34:	e7c2      	b.n	8006abc <__gethex+0x3e0>
 8006b36:	f016 061f 	ands.w	r6, r6, #31
 8006b3a:	d0fa      	beq.n	8006b32 <__gethex+0x456>
 8006b3c:	4453      	add	r3, sl
 8006b3e:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8006b42:	f000 f9f5 	bl	8006f30 <__hi0bits>
 8006b46:	f1c6 0620 	rsb	r6, r6, #32
 8006b4a:	42b0      	cmp	r0, r6
 8006b4c:	dbe7      	blt.n	8006b1e <__gethex+0x442>
 8006b4e:	e7f0      	b.n	8006b32 <__gethex+0x456>
 8006b50:	08008990 	.word	0x08008990

08006b54 <L_shift>:
 8006b54:	f1c2 0208 	rsb	r2, r2, #8
 8006b58:	0092      	lsls	r2, r2, #2
 8006b5a:	b570      	push	{r4, r5, r6, lr}
 8006b5c:	f1c2 0620 	rsb	r6, r2, #32
 8006b60:	6843      	ldr	r3, [r0, #4]
 8006b62:	6804      	ldr	r4, [r0, #0]
 8006b64:	fa03 f506 	lsl.w	r5, r3, r6
 8006b68:	432c      	orrs	r4, r5
 8006b6a:	40d3      	lsrs	r3, r2
 8006b6c:	6004      	str	r4, [r0, #0]
 8006b6e:	f840 3f04 	str.w	r3, [r0, #4]!
 8006b72:	4288      	cmp	r0, r1
 8006b74:	d3f4      	bcc.n	8006b60 <L_shift+0xc>
 8006b76:	bd70      	pop	{r4, r5, r6, pc}

08006b78 <__match>:
 8006b78:	b530      	push	{r4, r5, lr}
 8006b7a:	6803      	ldr	r3, [r0, #0]
 8006b7c:	3301      	adds	r3, #1
 8006b7e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006b82:	b914      	cbnz	r4, 8006b8a <__match+0x12>
 8006b84:	6003      	str	r3, [r0, #0]
 8006b86:	2001      	movs	r0, #1
 8006b88:	bd30      	pop	{r4, r5, pc}
 8006b8a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006b8e:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8006b92:	2d19      	cmp	r5, #25
 8006b94:	bf98      	it	ls
 8006b96:	3220      	addls	r2, #32
 8006b98:	42a2      	cmp	r2, r4
 8006b9a:	d0f0      	beq.n	8006b7e <__match+0x6>
 8006b9c:	2000      	movs	r0, #0
 8006b9e:	e7f3      	b.n	8006b88 <__match+0x10>

08006ba0 <__hexnan>:
 8006ba0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ba4:	2500      	movs	r5, #0
 8006ba6:	680b      	ldr	r3, [r1, #0]
 8006ba8:	4682      	mov	sl, r0
 8006baa:	115e      	asrs	r6, r3, #5
 8006bac:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8006bb0:	f013 031f 	ands.w	r3, r3, #31
 8006bb4:	bf18      	it	ne
 8006bb6:	3604      	addne	r6, #4
 8006bb8:	1f37      	subs	r7, r6, #4
 8006bba:	46b9      	mov	r9, r7
 8006bbc:	463c      	mov	r4, r7
 8006bbe:	46ab      	mov	fp, r5
 8006bc0:	b087      	sub	sp, #28
 8006bc2:	4690      	mov	r8, r2
 8006bc4:	6802      	ldr	r2, [r0, #0]
 8006bc6:	9301      	str	r3, [sp, #4]
 8006bc8:	f846 5c04 	str.w	r5, [r6, #-4]
 8006bcc:	9502      	str	r5, [sp, #8]
 8006bce:	7851      	ldrb	r1, [r2, #1]
 8006bd0:	1c53      	adds	r3, r2, #1
 8006bd2:	9303      	str	r3, [sp, #12]
 8006bd4:	b341      	cbz	r1, 8006c28 <__hexnan+0x88>
 8006bd6:	4608      	mov	r0, r1
 8006bd8:	9205      	str	r2, [sp, #20]
 8006bda:	9104      	str	r1, [sp, #16]
 8006bdc:	f7ff fd69 	bl	80066b2 <__hexdig_fun>
 8006be0:	2800      	cmp	r0, #0
 8006be2:	d14f      	bne.n	8006c84 <__hexnan+0xe4>
 8006be4:	9904      	ldr	r1, [sp, #16]
 8006be6:	9a05      	ldr	r2, [sp, #20]
 8006be8:	2920      	cmp	r1, #32
 8006bea:	d818      	bhi.n	8006c1e <__hexnan+0x7e>
 8006bec:	9b02      	ldr	r3, [sp, #8]
 8006bee:	459b      	cmp	fp, r3
 8006bf0:	dd13      	ble.n	8006c1a <__hexnan+0x7a>
 8006bf2:	454c      	cmp	r4, r9
 8006bf4:	d206      	bcs.n	8006c04 <__hexnan+0x64>
 8006bf6:	2d07      	cmp	r5, #7
 8006bf8:	dc04      	bgt.n	8006c04 <__hexnan+0x64>
 8006bfa:	462a      	mov	r2, r5
 8006bfc:	4649      	mov	r1, r9
 8006bfe:	4620      	mov	r0, r4
 8006c00:	f7ff ffa8 	bl	8006b54 <L_shift>
 8006c04:	4544      	cmp	r4, r8
 8006c06:	d950      	bls.n	8006caa <__hexnan+0x10a>
 8006c08:	2300      	movs	r3, #0
 8006c0a:	f1a4 0904 	sub.w	r9, r4, #4
 8006c0e:	f844 3c04 	str.w	r3, [r4, #-4]
 8006c12:	461d      	mov	r5, r3
 8006c14:	464c      	mov	r4, r9
 8006c16:	f8cd b008 	str.w	fp, [sp, #8]
 8006c1a:	9a03      	ldr	r2, [sp, #12]
 8006c1c:	e7d7      	b.n	8006bce <__hexnan+0x2e>
 8006c1e:	2929      	cmp	r1, #41	; 0x29
 8006c20:	d156      	bne.n	8006cd0 <__hexnan+0x130>
 8006c22:	3202      	adds	r2, #2
 8006c24:	f8ca 2000 	str.w	r2, [sl]
 8006c28:	f1bb 0f00 	cmp.w	fp, #0
 8006c2c:	d050      	beq.n	8006cd0 <__hexnan+0x130>
 8006c2e:	454c      	cmp	r4, r9
 8006c30:	d206      	bcs.n	8006c40 <__hexnan+0xa0>
 8006c32:	2d07      	cmp	r5, #7
 8006c34:	dc04      	bgt.n	8006c40 <__hexnan+0xa0>
 8006c36:	462a      	mov	r2, r5
 8006c38:	4649      	mov	r1, r9
 8006c3a:	4620      	mov	r0, r4
 8006c3c:	f7ff ff8a 	bl	8006b54 <L_shift>
 8006c40:	4544      	cmp	r4, r8
 8006c42:	d934      	bls.n	8006cae <__hexnan+0x10e>
 8006c44:	4623      	mov	r3, r4
 8006c46:	f1a8 0204 	sub.w	r2, r8, #4
 8006c4a:	f853 1b04 	ldr.w	r1, [r3], #4
 8006c4e:	429f      	cmp	r7, r3
 8006c50:	f842 1f04 	str.w	r1, [r2, #4]!
 8006c54:	d2f9      	bcs.n	8006c4a <__hexnan+0xaa>
 8006c56:	1b3b      	subs	r3, r7, r4
 8006c58:	f023 0303 	bic.w	r3, r3, #3
 8006c5c:	3304      	adds	r3, #4
 8006c5e:	3401      	adds	r4, #1
 8006c60:	3e03      	subs	r6, #3
 8006c62:	42b4      	cmp	r4, r6
 8006c64:	bf88      	it	hi
 8006c66:	2304      	movhi	r3, #4
 8006c68:	2200      	movs	r2, #0
 8006c6a:	4443      	add	r3, r8
 8006c6c:	f843 2b04 	str.w	r2, [r3], #4
 8006c70:	429f      	cmp	r7, r3
 8006c72:	d2fb      	bcs.n	8006c6c <__hexnan+0xcc>
 8006c74:	683b      	ldr	r3, [r7, #0]
 8006c76:	b91b      	cbnz	r3, 8006c80 <__hexnan+0xe0>
 8006c78:	4547      	cmp	r7, r8
 8006c7a:	d127      	bne.n	8006ccc <__hexnan+0x12c>
 8006c7c:	2301      	movs	r3, #1
 8006c7e:	603b      	str	r3, [r7, #0]
 8006c80:	2005      	movs	r0, #5
 8006c82:	e026      	b.n	8006cd2 <__hexnan+0x132>
 8006c84:	3501      	adds	r5, #1
 8006c86:	2d08      	cmp	r5, #8
 8006c88:	f10b 0b01 	add.w	fp, fp, #1
 8006c8c:	dd06      	ble.n	8006c9c <__hexnan+0xfc>
 8006c8e:	4544      	cmp	r4, r8
 8006c90:	d9c3      	bls.n	8006c1a <__hexnan+0x7a>
 8006c92:	2300      	movs	r3, #0
 8006c94:	2501      	movs	r5, #1
 8006c96:	f844 3c04 	str.w	r3, [r4, #-4]
 8006c9a:	3c04      	subs	r4, #4
 8006c9c:	6822      	ldr	r2, [r4, #0]
 8006c9e:	f000 000f 	and.w	r0, r0, #15
 8006ca2:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8006ca6:	6022      	str	r2, [r4, #0]
 8006ca8:	e7b7      	b.n	8006c1a <__hexnan+0x7a>
 8006caa:	2508      	movs	r5, #8
 8006cac:	e7b5      	b.n	8006c1a <__hexnan+0x7a>
 8006cae:	9b01      	ldr	r3, [sp, #4]
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d0df      	beq.n	8006c74 <__hexnan+0xd4>
 8006cb4:	f04f 32ff 	mov.w	r2, #4294967295
 8006cb8:	f1c3 0320 	rsb	r3, r3, #32
 8006cbc:	fa22 f303 	lsr.w	r3, r2, r3
 8006cc0:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8006cc4:	401a      	ands	r2, r3
 8006cc6:	f846 2c04 	str.w	r2, [r6, #-4]
 8006cca:	e7d3      	b.n	8006c74 <__hexnan+0xd4>
 8006ccc:	3f04      	subs	r7, #4
 8006cce:	e7d1      	b.n	8006c74 <__hexnan+0xd4>
 8006cd0:	2004      	movs	r0, #4
 8006cd2:	b007      	add	sp, #28
 8006cd4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006cd8 <_localeconv_r>:
 8006cd8:	4800      	ldr	r0, [pc, #0]	; (8006cdc <_localeconv_r+0x4>)
 8006cda:	4770      	bx	lr
 8006cdc:	20000164 	.word	0x20000164

08006ce0 <malloc>:
 8006ce0:	4b02      	ldr	r3, [pc, #8]	; (8006cec <malloc+0xc>)
 8006ce2:	4601      	mov	r1, r0
 8006ce4:	6818      	ldr	r0, [r3, #0]
 8006ce6:	f000 bd65 	b.w	80077b4 <_malloc_r>
 8006cea:	bf00      	nop
 8006cec:	2000000c 	.word	0x2000000c

08006cf0 <__ascii_mbtowc>:
 8006cf0:	b082      	sub	sp, #8
 8006cf2:	b901      	cbnz	r1, 8006cf6 <__ascii_mbtowc+0x6>
 8006cf4:	a901      	add	r1, sp, #4
 8006cf6:	b142      	cbz	r2, 8006d0a <__ascii_mbtowc+0x1a>
 8006cf8:	b14b      	cbz	r3, 8006d0e <__ascii_mbtowc+0x1e>
 8006cfa:	7813      	ldrb	r3, [r2, #0]
 8006cfc:	600b      	str	r3, [r1, #0]
 8006cfe:	7812      	ldrb	r2, [r2, #0]
 8006d00:	1e10      	subs	r0, r2, #0
 8006d02:	bf18      	it	ne
 8006d04:	2001      	movne	r0, #1
 8006d06:	b002      	add	sp, #8
 8006d08:	4770      	bx	lr
 8006d0a:	4610      	mov	r0, r2
 8006d0c:	e7fb      	b.n	8006d06 <__ascii_mbtowc+0x16>
 8006d0e:	f06f 0001 	mvn.w	r0, #1
 8006d12:	e7f8      	b.n	8006d06 <__ascii_mbtowc+0x16>

08006d14 <memchr>:
 8006d14:	4603      	mov	r3, r0
 8006d16:	b510      	push	{r4, lr}
 8006d18:	b2c9      	uxtb	r1, r1
 8006d1a:	4402      	add	r2, r0
 8006d1c:	4293      	cmp	r3, r2
 8006d1e:	4618      	mov	r0, r3
 8006d20:	d101      	bne.n	8006d26 <memchr+0x12>
 8006d22:	2000      	movs	r0, #0
 8006d24:	e003      	b.n	8006d2e <memchr+0x1a>
 8006d26:	7804      	ldrb	r4, [r0, #0]
 8006d28:	3301      	adds	r3, #1
 8006d2a:	428c      	cmp	r4, r1
 8006d2c:	d1f6      	bne.n	8006d1c <memchr+0x8>
 8006d2e:	bd10      	pop	{r4, pc}

08006d30 <memcpy>:
 8006d30:	440a      	add	r2, r1
 8006d32:	4291      	cmp	r1, r2
 8006d34:	f100 33ff 	add.w	r3, r0, #4294967295
 8006d38:	d100      	bne.n	8006d3c <memcpy+0xc>
 8006d3a:	4770      	bx	lr
 8006d3c:	b510      	push	{r4, lr}
 8006d3e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006d42:	4291      	cmp	r1, r2
 8006d44:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006d48:	d1f9      	bne.n	8006d3e <memcpy+0xe>
 8006d4a:	bd10      	pop	{r4, pc}

08006d4c <_Balloc>:
 8006d4c:	b570      	push	{r4, r5, r6, lr}
 8006d4e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006d50:	4604      	mov	r4, r0
 8006d52:	460d      	mov	r5, r1
 8006d54:	b976      	cbnz	r6, 8006d74 <_Balloc+0x28>
 8006d56:	2010      	movs	r0, #16
 8006d58:	f7ff ffc2 	bl	8006ce0 <malloc>
 8006d5c:	4602      	mov	r2, r0
 8006d5e:	6260      	str	r0, [r4, #36]	; 0x24
 8006d60:	b920      	cbnz	r0, 8006d6c <_Balloc+0x20>
 8006d62:	2166      	movs	r1, #102	; 0x66
 8006d64:	4b17      	ldr	r3, [pc, #92]	; (8006dc4 <_Balloc+0x78>)
 8006d66:	4818      	ldr	r0, [pc, #96]	; (8006dc8 <_Balloc+0x7c>)
 8006d68:	f000 ff2c 	bl	8007bc4 <__assert_func>
 8006d6c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006d70:	6006      	str	r6, [r0, #0]
 8006d72:	60c6      	str	r6, [r0, #12]
 8006d74:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8006d76:	68f3      	ldr	r3, [r6, #12]
 8006d78:	b183      	cbz	r3, 8006d9c <_Balloc+0x50>
 8006d7a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006d7c:	68db      	ldr	r3, [r3, #12]
 8006d7e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006d82:	b9b8      	cbnz	r0, 8006db4 <_Balloc+0x68>
 8006d84:	2101      	movs	r1, #1
 8006d86:	fa01 f605 	lsl.w	r6, r1, r5
 8006d8a:	1d72      	adds	r2, r6, #5
 8006d8c:	4620      	mov	r0, r4
 8006d8e:	0092      	lsls	r2, r2, #2
 8006d90:	f000 fc94 	bl	80076bc <_calloc_r>
 8006d94:	b160      	cbz	r0, 8006db0 <_Balloc+0x64>
 8006d96:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006d9a:	e00e      	b.n	8006dba <_Balloc+0x6e>
 8006d9c:	2221      	movs	r2, #33	; 0x21
 8006d9e:	2104      	movs	r1, #4
 8006da0:	4620      	mov	r0, r4
 8006da2:	f000 fc8b 	bl	80076bc <_calloc_r>
 8006da6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006da8:	60f0      	str	r0, [r6, #12]
 8006daa:	68db      	ldr	r3, [r3, #12]
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d1e4      	bne.n	8006d7a <_Balloc+0x2e>
 8006db0:	2000      	movs	r0, #0
 8006db2:	bd70      	pop	{r4, r5, r6, pc}
 8006db4:	6802      	ldr	r2, [r0, #0]
 8006db6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006dba:	2300      	movs	r3, #0
 8006dbc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006dc0:	e7f7      	b.n	8006db2 <_Balloc+0x66>
 8006dc2:	bf00      	nop
 8006dc4:	0800891e 	.word	0x0800891e
 8006dc8:	08008a1c 	.word	0x08008a1c

08006dcc <_Bfree>:
 8006dcc:	b570      	push	{r4, r5, r6, lr}
 8006dce:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006dd0:	4605      	mov	r5, r0
 8006dd2:	460c      	mov	r4, r1
 8006dd4:	b976      	cbnz	r6, 8006df4 <_Bfree+0x28>
 8006dd6:	2010      	movs	r0, #16
 8006dd8:	f7ff ff82 	bl	8006ce0 <malloc>
 8006ddc:	4602      	mov	r2, r0
 8006dde:	6268      	str	r0, [r5, #36]	; 0x24
 8006de0:	b920      	cbnz	r0, 8006dec <_Bfree+0x20>
 8006de2:	218a      	movs	r1, #138	; 0x8a
 8006de4:	4b08      	ldr	r3, [pc, #32]	; (8006e08 <_Bfree+0x3c>)
 8006de6:	4809      	ldr	r0, [pc, #36]	; (8006e0c <_Bfree+0x40>)
 8006de8:	f000 feec 	bl	8007bc4 <__assert_func>
 8006dec:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006df0:	6006      	str	r6, [r0, #0]
 8006df2:	60c6      	str	r6, [r0, #12]
 8006df4:	b13c      	cbz	r4, 8006e06 <_Bfree+0x3a>
 8006df6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006df8:	6862      	ldr	r2, [r4, #4]
 8006dfa:	68db      	ldr	r3, [r3, #12]
 8006dfc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006e00:	6021      	str	r1, [r4, #0]
 8006e02:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006e06:	bd70      	pop	{r4, r5, r6, pc}
 8006e08:	0800891e 	.word	0x0800891e
 8006e0c:	08008a1c 	.word	0x08008a1c

08006e10 <__multadd>:
 8006e10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006e14:	4607      	mov	r7, r0
 8006e16:	460c      	mov	r4, r1
 8006e18:	461e      	mov	r6, r3
 8006e1a:	2000      	movs	r0, #0
 8006e1c:	690d      	ldr	r5, [r1, #16]
 8006e1e:	f101 0c14 	add.w	ip, r1, #20
 8006e22:	f8dc 3000 	ldr.w	r3, [ip]
 8006e26:	3001      	adds	r0, #1
 8006e28:	b299      	uxth	r1, r3
 8006e2a:	fb02 6101 	mla	r1, r2, r1, r6
 8006e2e:	0c1e      	lsrs	r6, r3, #16
 8006e30:	0c0b      	lsrs	r3, r1, #16
 8006e32:	fb02 3306 	mla	r3, r2, r6, r3
 8006e36:	b289      	uxth	r1, r1
 8006e38:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006e3c:	4285      	cmp	r5, r0
 8006e3e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006e42:	f84c 1b04 	str.w	r1, [ip], #4
 8006e46:	dcec      	bgt.n	8006e22 <__multadd+0x12>
 8006e48:	b30e      	cbz	r6, 8006e8e <__multadd+0x7e>
 8006e4a:	68a3      	ldr	r3, [r4, #8]
 8006e4c:	42ab      	cmp	r3, r5
 8006e4e:	dc19      	bgt.n	8006e84 <__multadd+0x74>
 8006e50:	6861      	ldr	r1, [r4, #4]
 8006e52:	4638      	mov	r0, r7
 8006e54:	3101      	adds	r1, #1
 8006e56:	f7ff ff79 	bl	8006d4c <_Balloc>
 8006e5a:	4680      	mov	r8, r0
 8006e5c:	b928      	cbnz	r0, 8006e6a <__multadd+0x5a>
 8006e5e:	4602      	mov	r2, r0
 8006e60:	21b5      	movs	r1, #181	; 0xb5
 8006e62:	4b0c      	ldr	r3, [pc, #48]	; (8006e94 <__multadd+0x84>)
 8006e64:	480c      	ldr	r0, [pc, #48]	; (8006e98 <__multadd+0x88>)
 8006e66:	f000 fead 	bl	8007bc4 <__assert_func>
 8006e6a:	6922      	ldr	r2, [r4, #16]
 8006e6c:	f104 010c 	add.w	r1, r4, #12
 8006e70:	3202      	adds	r2, #2
 8006e72:	0092      	lsls	r2, r2, #2
 8006e74:	300c      	adds	r0, #12
 8006e76:	f7ff ff5b 	bl	8006d30 <memcpy>
 8006e7a:	4621      	mov	r1, r4
 8006e7c:	4638      	mov	r0, r7
 8006e7e:	f7ff ffa5 	bl	8006dcc <_Bfree>
 8006e82:	4644      	mov	r4, r8
 8006e84:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006e88:	3501      	adds	r5, #1
 8006e8a:	615e      	str	r6, [r3, #20]
 8006e8c:	6125      	str	r5, [r4, #16]
 8006e8e:	4620      	mov	r0, r4
 8006e90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006e94:	08008990 	.word	0x08008990
 8006e98:	08008a1c 	.word	0x08008a1c

08006e9c <__s2b>:
 8006e9c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006ea0:	4615      	mov	r5, r2
 8006ea2:	2209      	movs	r2, #9
 8006ea4:	461f      	mov	r7, r3
 8006ea6:	3308      	adds	r3, #8
 8006ea8:	460c      	mov	r4, r1
 8006eaa:	fb93 f3f2 	sdiv	r3, r3, r2
 8006eae:	4606      	mov	r6, r0
 8006eb0:	2201      	movs	r2, #1
 8006eb2:	2100      	movs	r1, #0
 8006eb4:	429a      	cmp	r2, r3
 8006eb6:	db09      	blt.n	8006ecc <__s2b+0x30>
 8006eb8:	4630      	mov	r0, r6
 8006eba:	f7ff ff47 	bl	8006d4c <_Balloc>
 8006ebe:	b940      	cbnz	r0, 8006ed2 <__s2b+0x36>
 8006ec0:	4602      	mov	r2, r0
 8006ec2:	21ce      	movs	r1, #206	; 0xce
 8006ec4:	4b18      	ldr	r3, [pc, #96]	; (8006f28 <__s2b+0x8c>)
 8006ec6:	4819      	ldr	r0, [pc, #100]	; (8006f2c <__s2b+0x90>)
 8006ec8:	f000 fe7c 	bl	8007bc4 <__assert_func>
 8006ecc:	0052      	lsls	r2, r2, #1
 8006ece:	3101      	adds	r1, #1
 8006ed0:	e7f0      	b.n	8006eb4 <__s2b+0x18>
 8006ed2:	9b08      	ldr	r3, [sp, #32]
 8006ed4:	2d09      	cmp	r5, #9
 8006ed6:	6143      	str	r3, [r0, #20]
 8006ed8:	f04f 0301 	mov.w	r3, #1
 8006edc:	6103      	str	r3, [r0, #16]
 8006ede:	dd16      	ble.n	8006f0e <__s2b+0x72>
 8006ee0:	f104 0909 	add.w	r9, r4, #9
 8006ee4:	46c8      	mov	r8, r9
 8006ee6:	442c      	add	r4, r5
 8006ee8:	f818 3b01 	ldrb.w	r3, [r8], #1
 8006eec:	4601      	mov	r1, r0
 8006eee:	220a      	movs	r2, #10
 8006ef0:	4630      	mov	r0, r6
 8006ef2:	3b30      	subs	r3, #48	; 0x30
 8006ef4:	f7ff ff8c 	bl	8006e10 <__multadd>
 8006ef8:	45a0      	cmp	r8, r4
 8006efa:	d1f5      	bne.n	8006ee8 <__s2b+0x4c>
 8006efc:	f1a5 0408 	sub.w	r4, r5, #8
 8006f00:	444c      	add	r4, r9
 8006f02:	1b2d      	subs	r5, r5, r4
 8006f04:	1963      	adds	r3, r4, r5
 8006f06:	42bb      	cmp	r3, r7
 8006f08:	db04      	blt.n	8006f14 <__s2b+0x78>
 8006f0a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006f0e:	2509      	movs	r5, #9
 8006f10:	340a      	adds	r4, #10
 8006f12:	e7f6      	b.n	8006f02 <__s2b+0x66>
 8006f14:	f814 3b01 	ldrb.w	r3, [r4], #1
 8006f18:	4601      	mov	r1, r0
 8006f1a:	220a      	movs	r2, #10
 8006f1c:	4630      	mov	r0, r6
 8006f1e:	3b30      	subs	r3, #48	; 0x30
 8006f20:	f7ff ff76 	bl	8006e10 <__multadd>
 8006f24:	e7ee      	b.n	8006f04 <__s2b+0x68>
 8006f26:	bf00      	nop
 8006f28:	08008990 	.word	0x08008990
 8006f2c:	08008a1c 	.word	0x08008a1c

08006f30 <__hi0bits>:
 8006f30:	0c02      	lsrs	r2, r0, #16
 8006f32:	0412      	lsls	r2, r2, #16
 8006f34:	4603      	mov	r3, r0
 8006f36:	b9ca      	cbnz	r2, 8006f6c <__hi0bits+0x3c>
 8006f38:	0403      	lsls	r3, r0, #16
 8006f3a:	2010      	movs	r0, #16
 8006f3c:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8006f40:	bf04      	itt	eq
 8006f42:	021b      	lsleq	r3, r3, #8
 8006f44:	3008      	addeq	r0, #8
 8006f46:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8006f4a:	bf04      	itt	eq
 8006f4c:	011b      	lsleq	r3, r3, #4
 8006f4e:	3004      	addeq	r0, #4
 8006f50:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8006f54:	bf04      	itt	eq
 8006f56:	009b      	lsleq	r3, r3, #2
 8006f58:	3002      	addeq	r0, #2
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	db05      	blt.n	8006f6a <__hi0bits+0x3a>
 8006f5e:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8006f62:	f100 0001 	add.w	r0, r0, #1
 8006f66:	bf08      	it	eq
 8006f68:	2020      	moveq	r0, #32
 8006f6a:	4770      	bx	lr
 8006f6c:	2000      	movs	r0, #0
 8006f6e:	e7e5      	b.n	8006f3c <__hi0bits+0xc>

08006f70 <__lo0bits>:
 8006f70:	6803      	ldr	r3, [r0, #0]
 8006f72:	4602      	mov	r2, r0
 8006f74:	f013 0007 	ands.w	r0, r3, #7
 8006f78:	d00b      	beq.n	8006f92 <__lo0bits+0x22>
 8006f7a:	07d9      	lsls	r1, r3, #31
 8006f7c:	d421      	bmi.n	8006fc2 <__lo0bits+0x52>
 8006f7e:	0798      	lsls	r0, r3, #30
 8006f80:	bf49      	itett	mi
 8006f82:	085b      	lsrmi	r3, r3, #1
 8006f84:	089b      	lsrpl	r3, r3, #2
 8006f86:	2001      	movmi	r0, #1
 8006f88:	6013      	strmi	r3, [r2, #0]
 8006f8a:	bf5c      	itt	pl
 8006f8c:	2002      	movpl	r0, #2
 8006f8e:	6013      	strpl	r3, [r2, #0]
 8006f90:	4770      	bx	lr
 8006f92:	b299      	uxth	r1, r3
 8006f94:	b909      	cbnz	r1, 8006f9a <__lo0bits+0x2a>
 8006f96:	2010      	movs	r0, #16
 8006f98:	0c1b      	lsrs	r3, r3, #16
 8006f9a:	b2d9      	uxtb	r1, r3
 8006f9c:	b909      	cbnz	r1, 8006fa2 <__lo0bits+0x32>
 8006f9e:	3008      	adds	r0, #8
 8006fa0:	0a1b      	lsrs	r3, r3, #8
 8006fa2:	0719      	lsls	r1, r3, #28
 8006fa4:	bf04      	itt	eq
 8006fa6:	091b      	lsreq	r3, r3, #4
 8006fa8:	3004      	addeq	r0, #4
 8006faa:	0799      	lsls	r1, r3, #30
 8006fac:	bf04      	itt	eq
 8006fae:	089b      	lsreq	r3, r3, #2
 8006fb0:	3002      	addeq	r0, #2
 8006fb2:	07d9      	lsls	r1, r3, #31
 8006fb4:	d403      	bmi.n	8006fbe <__lo0bits+0x4e>
 8006fb6:	085b      	lsrs	r3, r3, #1
 8006fb8:	f100 0001 	add.w	r0, r0, #1
 8006fbc:	d003      	beq.n	8006fc6 <__lo0bits+0x56>
 8006fbe:	6013      	str	r3, [r2, #0]
 8006fc0:	4770      	bx	lr
 8006fc2:	2000      	movs	r0, #0
 8006fc4:	4770      	bx	lr
 8006fc6:	2020      	movs	r0, #32
 8006fc8:	4770      	bx	lr
	...

08006fcc <__i2b>:
 8006fcc:	b510      	push	{r4, lr}
 8006fce:	460c      	mov	r4, r1
 8006fd0:	2101      	movs	r1, #1
 8006fd2:	f7ff febb 	bl	8006d4c <_Balloc>
 8006fd6:	4602      	mov	r2, r0
 8006fd8:	b928      	cbnz	r0, 8006fe6 <__i2b+0x1a>
 8006fda:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8006fde:	4b04      	ldr	r3, [pc, #16]	; (8006ff0 <__i2b+0x24>)
 8006fe0:	4804      	ldr	r0, [pc, #16]	; (8006ff4 <__i2b+0x28>)
 8006fe2:	f000 fdef 	bl	8007bc4 <__assert_func>
 8006fe6:	2301      	movs	r3, #1
 8006fe8:	6144      	str	r4, [r0, #20]
 8006fea:	6103      	str	r3, [r0, #16]
 8006fec:	bd10      	pop	{r4, pc}
 8006fee:	bf00      	nop
 8006ff0:	08008990 	.word	0x08008990
 8006ff4:	08008a1c 	.word	0x08008a1c

08006ff8 <__multiply>:
 8006ff8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ffc:	4691      	mov	r9, r2
 8006ffe:	690a      	ldr	r2, [r1, #16]
 8007000:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007004:	460c      	mov	r4, r1
 8007006:	429a      	cmp	r2, r3
 8007008:	bfbe      	ittt	lt
 800700a:	460b      	movlt	r3, r1
 800700c:	464c      	movlt	r4, r9
 800700e:	4699      	movlt	r9, r3
 8007010:	6927      	ldr	r7, [r4, #16]
 8007012:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007016:	68a3      	ldr	r3, [r4, #8]
 8007018:	6861      	ldr	r1, [r4, #4]
 800701a:	eb07 060a 	add.w	r6, r7, sl
 800701e:	42b3      	cmp	r3, r6
 8007020:	b085      	sub	sp, #20
 8007022:	bfb8      	it	lt
 8007024:	3101      	addlt	r1, #1
 8007026:	f7ff fe91 	bl	8006d4c <_Balloc>
 800702a:	b930      	cbnz	r0, 800703a <__multiply+0x42>
 800702c:	4602      	mov	r2, r0
 800702e:	f240 115d 	movw	r1, #349	; 0x15d
 8007032:	4b43      	ldr	r3, [pc, #268]	; (8007140 <__multiply+0x148>)
 8007034:	4843      	ldr	r0, [pc, #268]	; (8007144 <__multiply+0x14c>)
 8007036:	f000 fdc5 	bl	8007bc4 <__assert_func>
 800703a:	f100 0514 	add.w	r5, r0, #20
 800703e:	462b      	mov	r3, r5
 8007040:	2200      	movs	r2, #0
 8007042:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007046:	4543      	cmp	r3, r8
 8007048:	d321      	bcc.n	800708e <__multiply+0x96>
 800704a:	f104 0314 	add.w	r3, r4, #20
 800704e:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8007052:	f109 0314 	add.w	r3, r9, #20
 8007056:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800705a:	9202      	str	r2, [sp, #8]
 800705c:	1b3a      	subs	r2, r7, r4
 800705e:	3a15      	subs	r2, #21
 8007060:	f022 0203 	bic.w	r2, r2, #3
 8007064:	3204      	adds	r2, #4
 8007066:	f104 0115 	add.w	r1, r4, #21
 800706a:	428f      	cmp	r7, r1
 800706c:	bf38      	it	cc
 800706e:	2204      	movcc	r2, #4
 8007070:	9201      	str	r2, [sp, #4]
 8007072:	9a02      	ldr	r2, [sp, #8]
 8007074:	9303      	str	r3, [sp, #12]
 8007076:	429a      	cmp	r2, r3
 8007078:	d80c      	bhi.n	8007094 <__multiply+0x9c>
 800707a:	2e00      	cmp	r6, #0
 800707c:	dd03      	ble.n	8007086 <__multiply+0x8e>
 800707e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007082:	2b00      	cmp	r3, #0
 8007084:	d059      	beq.n	800713a <__multiply+0x142>
 8007086:	6106      	str	r6, [r0, #16]
 8007088:	b005      	add	sp, #20
 800708a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800708e:	f843 2b04 	str.w	r2, [r3], #4
 8007092:	e7d8      	b.n	8007046 <__multiply+0x4e>
 8007094:	f8b3 a000 	ldrh.w	sl, [r3]
 8007098:	f1ba 0f00 	cmp.w	sl, #0
 800709c:	d023      	beq.n	80070e6 <__multiply+0xee>
 800709e:	46a9      	mov	r9, r5
 80070a0:	f04f 0c00 	mov.w	ip, #0
 80070a4:	f104 0e14 	add.w	lr, r4, #20
 80070a8:	f85e 2b04 	ldr.w	r2, [lr], #4
 80070ac:	f8d9 1000 	ldr.w	r1, [r9]
 80070b0:	fa1f fb82 	uxth.w	fp, r2
 80070b4:	b289      	uxth	r1, r1
 80070b6:	fb0a 110b 	mla	r1, sl, fp, r1
 80070ba:	4461      	add	r1, ip
 80070bc:	f8d9 c000 	ldr.w	ip, [r9]
 80070c0:	0c12      	lsrs	r2, r2, #16
 80070c2:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 80070c6:	fb0a c202 	mla	r2, sl, r2, ip
 80070ca:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80070ce:	b289      	uxth	r1, r1
 80070d0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80070d4:	4577      	cmp	r7, lr
 80070d6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80070da:	f849 1b04 	str.w	r1, [r9], #4
 80070de:	d8e3      	bhi.n	80070a8 <__multiply+0xb0>
 80070e0:	9a01      	ldr	r2, [sp, #4]
 80070e2:	f845 c002 	str.w	ip, [r5, r2]
 80070e6:	9a03      	ldr	r2, [sp, #12]
 80070e8:	3304      	adds	r3, #4
 80070ea:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80070ee:	f1b9 0f00 	cmp.w	r9, #0
 80070f2:	d020      	beq.n	8007136 <__multiply+0x13e>
 80070f4:	46ae      	mov	lr, r5
 80070f6:	f04f 0a00 	mov.w	sl, #0
 80070fa:	6829      	ldr	r1, [r5, #0]
 80070fc:	f104 0c14 	add.w	ip, r4, #20
 8007100:	f8bc b000 	ldrh.w	fp, [ip]
 8007104:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8007108:	b289      	uxth	r1, r1
 800710a:	fb09 220b 	mla	r2, r9, fp, r2
 800710e:	4492      	add	sl, r2
 8007110:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8007114:	f84e 1b04 	str.w	r1, [lr], #4
 8007118:	f85c 2b04 	ldr.w	r2, [ip], #4
 800711c:	f8be 1000 	ldrh.w	r1, [lr]
 8007120:	0c12      	lsrs	r2, r2, #16
 8007122:	fb09 1102 	mla	r1, r9, r2, r1
 8007126:	4567      	cmp	r7, ip
 8007128:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800712c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007130:	d8e6      	bhi.n	8007100 <__multiply+0x108>
 8007132:	9a01      	ldr	r2, [sp, #4]
 8007134:	50a9      	str	r1, [r5, r2]
 8007136:	3504      	adds	r5, #4
 8007138:	e79b      	b.n	8007072 <__multiply+0x7a>
 800713a:	3e01      	subs	r6, #1
 800713c:	e79d      	b.n	800707a <__multiply+0x82>
 800713e:	bf00      	nop
 8007140:	08008990 	.word	0x08008990
 8007144:	08008a1c 	.word	0x08008a1c

08007148 <__pow5mult>:
 8007148:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800714c:	4615      	mov	r5, r2
 800714e:	f012 0203 	ands.w	r2, r2, #3
 8007152:	4606      	mov	r6, r0
 8007154:	460f      	mov	r7, r1
 8007156:	d007      	beq.n	8007168 <__pow5mult+0x20>
 8007158:	4c25      	ldr	r4, [pc, #148]	; (80071f0 <__pow5mult+0xa8>)
 800715a:	3a01      	subs	r2, #1
 800715c:	2300      	movs	r3, #0
 800715e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007162:	f7ff fe55 	bl	8006e10 <__multadd>
 8007166:	4607      	mov	r7, r0
 8007168:	10ad      	asrs	r5, r5, #2
 800716a:	d03d      	beq.n	80071e8 <__pow5mult+0xa0>
 800716c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800716e:	b97c      	cbnz	r4, 8007190 <__pow5mult+0x48>
 8007170:	2010      	movs	r0, #16
 8007172:	f7ff fdb5 	bl	8006ce0 <malloc>
 8007176:	4602      	mov	r2, r0
 8007178:	6270      	str	r0, [r6, #36]	; 0x24
 800717a:	b928      	cbnz	r0, 8007188 <__pow5mult+0x40>
 800717c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8007180:	4b1c      	ldr	r3, [pc, #112]	; (80071f4 <__pow5mult+0xac>)
 8007182:	481d      	ldr	r0, [pc, #116]	; (80071f8 <__pow5mult+0xb0>)
 8007184:	f000 fd1e 	bl	8007bc4 <__assert_func>
 8007188:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800718c:	6004      	str	r4, [r0, #0]
 800718e:	60c4      	str	r4, [r0, #12]
 8007190:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007194:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007198:	b94c      	cbnz	r4, 80071ae <__pow5mult+0x66>
 800719a:	f240 2171 	movw	r1, #625	; 0x271
 800719e:	4630      	mov	r0, r6
 80071a0:	f7ff ff14 	bl	8006fcc <__i2b>
 80071a4:	2300      	movs	r3, #0
 80071a6:	4604      	mov	r4, r0
 80071a8:	f8c8 0008 	str.w	r0, [r8, #8]
 80071ac:	6003      	str	r3, [r0, #0]
 80071ae:	f04f 0900 	mov.w	r9, #0
 80071b2:	07eb      	lsls	r3, r5, #31
 80071b4:	d50a      	bpl.n	80071cc <__pow5mult+0x84>
 80071b6:	4639      	mov	r1, r7
 80071b8:	4622      	mov	r2, r4
 80071ba:	4630      	mov	r0, r6
 80071bc:	f7ff ff1c 	bl	8006ff8 <__multiply>
 80071c0:	4680      	mov	r8, r0
 80071c2:	4639      	mov	r1, r7
 80071c4:	4630      	mov	r0, r6
 80071c6:	f7ff fe01 	bl	8006dcc <_Bfree>
 80071ca:	4647      	mov	r7, r8
 80071cc:	106d      	asrs	r5, r5, #1
 80071ce:	d00b      	beq.n	80071e8 <__pow5mult+0xa0>
 80071d0:	6820      	ldr	r0, [r4, #0]
 80071d2:	b938      	cbnz	r0, 80071e4 <__pow5mult+0x9c>
 80071d4:	4622      	mov	r2, r4
 80071d6:	4621      	mov	r1, r4
 80071d8:	4630      	mov	r0, r6
 80071da:	f7ff ff0d 	bl	8006ff8 <__multiply>
 80071de:	6020      	str	r0, [r4, #0]
 80071e0:	f8c0 9000 	str.w	r9, [r0]
 80071e4:	4604      	mov	r4, r0
 80071e6:	e7e4      	b.n	80071b2 <__pow5mult+0x6a>
 80071e8:	4638      	mov	r0, r7
 80071ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80071ee:	bf00      	nop
 80071f0:	08008b68 	.word	0x08008b68
 80071f4:	0800891e 	.word	0x0800891e
 80071f8:	08008a1c 	.word	0x08008a1c

080071fc <__lshift>:
 80071fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007200:	460c      	mov	r4, r1
 8007202:	4607      	mov	r7, r0
 8007204:	4691      	mov	r9, r2
 8007206:	6923      	ldr	r3, [r4, #16]
 8007208:	6849      	ldr	r1, [r1, #4]
 800720a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800720e:	68a3      	ldr	r3, [r4, #8]
 8007210:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007214:	f108 0601 	add.w	r6, r8, #1
 8007218:	42b3      	cmp	r3, r6
 800721a:	db0b      	blt.n	8007234 <__lshift+0x38>
 800721c:	4638      	mov	r0, r7
 800721e:	f7ff fd95 	bl	8006d4c <_Balloc>
 8007222:	4605      	mov	r5, r0
 8007224:	b948      	cbnz	r0, 800723a <__lshift+0x3e>
 8007226:	4602      	mov	r2, r0
 8007228:	f240 11d9 	movw	r1, #473	; 0x1d9
 800722c:	4b29      	ldr	r3, [pc, #164]	; (80072d4 <__lshift+0xd8>)
 800722e:	482a      	ldr	r0, [pc, #168]	; (80072d8 <__lshift+0xdc>)
 8007230:	f000 fcc8 	bl	8007bc4 <__assert_func>
 8007234:	3101      	adds	r1, #1
 8007236:	005b      	lsls	r3, r3, #1
 8007238:	e7ee      	b.n	8007218 <__lshift+0x1c>
 800723a:	2300      	movs	r3, #0
 800723c:	f100 0114 	add.w	r1, r0, #20
 8007240:	f100 0210 	add.w	r2, r0, #16
 8007244:	4618      	mov	r0, r3
 8007246:	4553      	cmp	r3, sl
 8007248:	db37      	blt.n	80072ba <__lshift+0xbe>
 800724a:	6920      	ldr	r0, [r4, #16]
 800724c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007250:	f104 0314 	add.w	r3, r4, #20
 8007254:	f019 091f 	ands.w	r9, r9, #31
 8007258:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800725c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8007260:	d02f      	beq.n	80072c2 <__lshift+0xc6>
 8007262:	468a      	mov	sl, r1
 8007264:	f04f 0c00 	mov.w	ip, #0
 8007268:	f1c9 0e20 	rsb	lr, r9, #32
 800726c:	681a      	ldr	r2, [r3, #0]
 800726e:	fa02 f209 	lsl.w	r2, r2, r9
 8007272:	ea42 020c 	orr.w	r2, r2, ip
 8007276:	f84a 2b04 	str.w	r2, [sl], #4
 800727a:	f853 2b04 	ldr.w	r2, [r3], #4
 800727e:	4298      	cmp	r0, r3
 8007280:	fa22 fc0e 	lsr.w	ip, r2, lr
 8007284:	d8f2      	bhi.n	800726c <__lshift+0x70>
 8007286:	1b03      	subs	r3, r0, r4
 8007288:	3b15      	subs	r3, #21
 800728a:	f023 0303 	bic.w	r3, r3, #3
 800728e:	3304      	adds	r3, #4
 8007290:	f104 0215 	add.w	r2, r4, #21
 8007294:	4290      	cmp	r0, r2
 8007296:	bf38      	it	cc
 8007298:	2304      	movcc	r3, #4
 800729a:	f841 c003 	str.w	ip, [r1, r3]
 800729e:	f1bc 0f00 	cmp.w	ip, #0
 80072a2:	d001      	beq.n	80072a8 <__lshift+0xac>
 80072a4:	f108 0602 	add.w	r6, r8, #2
 80072a8:	3e01      	subs	r6, #1
 80072aa:	4638      	mov	r0, r7
 80072ac:	4621      	mov	r1, r4
 80072ae:	612e      	str	r6, [r5, #16]
 80072b0:	f7ff fd8c 	bl	8006dcc <_Bfree>
 80072b4:	4628      	mov	r0, r5
 80072b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80072ba:	f842 0f04 	str.w	r0, [r2, #4]!
 80072be:	3301      	adds	r3, #1
 80072c0:	e7c1      	b.n	8007246 <__lshift+0x4a>
 80072c2:	3904      	subs	r1, #4
 80072c4:	f853 2b04 	ldr.w	r2, [r3], #4
 80072c8:	4298      	cmp	r0, r3
 80072ca:	f841 2f04 	str.w	r2, [r1, #4]!
 80072ce:	d8f9      	bhi.n	80072c4 <__lshift+0xc8>
 80072d0:	e7ea      	b.n	80072a8 <__lshift+0xac>
 80072d2:	bf00      	nop
 80072d4:	08008990 	.word	0x08008990
 80072d8:	08008a1c 	.word	0x08008a1c

080072dc <__mcmp>:
 80072dc:	4603      	mov	r3, r0
 80072de:	690a      	ldr	r2, [r1, #16]
 80072e0:	6900      	ldr	r0, [r0, #16]
 80072e2:	b530      	push	{r4, r5, lr}
 80072e4:	1a80      	subs	r0, r0, r2
 80072e6:	d10d      	bne.n	8007304 <__mcmp+0x28>
 80072e8:	3314      	adds	r3, #20
 80072ea:	3114      	adds	r1, #20
 80072ec:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80072f0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80072f4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80072f8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80072fc:	4295      	cmp	r5, r2
 80072fe:	d002      	beq.n	8007306 <__mcmp+0x2a>
 8007300:	d304      	bcc.n	800730c <__mcmp+0x30>
 8007302:	2001      	movs	r0, #1
 8007304:	bd30      	pop	{r4, r5, pc}
 8007306:	42a3      	cmp	r3, r4
 8007308:	d3f4      	bcc.n	80072f4 <__mcmp+0x18>
 800730a:	e7fb      	b.n	8007304 <__mcmp+0x28>
 800730c:	f04f 30ff 	mov.w	r0, #4294967295
 8007310:	e7f8      	b.n	8007304 <__mcmp+0x28>
	...

08007314 <__mdiff>:
 8007314:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007318:	460d      	mov	r5, r1
 800731a:	4607      	mov	r7, r0
 800731c:	4611      	mov	r1, r2
 800731e:	4628      	mov	r0, r5
 8007320:	4614      	mov	r4, r2
 8007322:	f7ff ffdb 	bl	80072dc <__mcmp>
 8007326:	1e06      	subs	r6, r0, #0
 8007328:	d111      	bne.n	800734e <__mdiff+0x3a>
 800732a:	4631      	mov	r1, r6
 800732c:	4638      	mov	r0, r7
 800732e:	f7ff fd0d 	bl	8006d4c <_Balloc>
 8007332:	4602      	mov	r2, r0
 8007334:	b928      	cbnz	r0, 8007342 <__mdiff+0x2e>
 8007336:	f240 2132 	movw	r1, #562	; 0x232
 800733a:	4b3a      	ldr	r3, [pc, #232]	; (8007424 <__mdiff+0x110>)
 800733c:	483a      	ldr	r0, [pc, #232]	; (8007428 <__mdiff+0x114>)
 800733e:	f000 fc41 	bl	8007bc4 <__assert_func>
 8007342:	2301      	movs	r3, #1
 8007344:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8007348:	4610      	mov	r0, r2
 800734a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800734e:	bfa4      	itt	ge
 8007350:	4623      	movge	r3, r4
 8007352:	462c      	movge	r4, r5
 8007354:	4638      	mov	r0, r7
 8007356:	6861      	ldr	r1, [r4, #4]
 8007358:	bfa6      	itte	ge
 800735a:	461d      	movge	r5, r3
 800735c:	2600      	movge	r6, #0
 800735e:	2601      	movlt	r6, #1
 8007360:	f7ff fcf4 	bl	8006d4c <_Balloc>
 8007364:	4602      	mov	r2, r0
 8007366:	b918      	cbnz	r0, 8007370 <__mdiff+0x5c>
 8007368:	f44f 7110 	mov.w	r1, #576	; 0x240
 800736c:	4b2d      	ldr	r3, [pc, #180]	; (8007424 <__mdiff+0x110>)
 800736e:	e7e5      	b.n	800733c <__mdiff+0x28>
 8007370:	f102 0814 	add.w	r8, r2, #20
 8007374:	46c2      	mov	sl, r8
 8007376:	f04f 0c00 	mov.w	ip, #0
 800737a:	6927      	ldr	r7, [r4, #16]
 800737c:	60c6      	str	r6, [r0, #12]
 800737e:	692e      	ldr	r6, [r5, #16]
 8007380:	f104 0014 	add.w	r0, r4, #20
 8007384:	f105 0914 	add.w	r9, r5, #20
 8007388:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 800738c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8007390:	3410      	adds	r4, #16
 8007392:	f854 bf04 	ldr.w	fp, [r4, #4]!
 8007396:	f859 3b04 	ldr.w	r3, [r9], #4
 800739a:	fa1f f18b 	uxth.w	r1, fp
 800739e:	448c      	add	ip, r1
 80073a0:	b299      	uxth	r1, r3
 80073a2:	0c1b      	lsrs	r3, r3, #16
 80073a4:	ebac 0101 	sub.w	r1, ip, r1
 80073a8:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80073ac:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80073b0:	b289      	uxth	r1, r1
 80073b2:	ea4f 4c23 	mov.w	ip, r3, asr #16
 80073b6:	454e      	cmp	r6, r9
 80073b8:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80073bc:	f84a 3b04 	str.w	r3, [sl], #4
 80073c0:	d8e7      	bhi.n	8007392 <__mdiff+0x7e>
 80073c2:	1b73      	subs	r3, r6, r5
 80073c4:	3b15      	subs	r3, #21
 80073c6:	f023 0303 	bic.w	r3, r3, #3
 80073ca:	3515      	adds	r5, #21
 80073cc:	3304      	adds	r3, #4
 80073ce:	42ae      	cmp	r6, r5
 80073d0:	bf38      	it	cc
 80073d2:	2304      	movcc	r3, #4
 80073d4:	4418      	add	r0, r3
 80073d6:	4443      	add	r3, r8
 80073d8:	461e      	mov	r6, r3
 80073da:	4605      	mov	r5, r0
 80073dc:	4575      	cmp	r5, lr
 80073de:	d30e      	bcc.n	80073fe <__mdiff+0xea>
 80073e0:	f10e 0103 	add.w	r1, lr, #3
 80073e4:	1a09      	subs	r1, r1, r0
 80073e6:	f021 0103 	bic.w	r1, r1, #3
 80073ea:	3803      	subs	r0, #3
 80073ec:	4586      	cmp	lr, r0
 80073ee:	bf38      	it	cc
 80073f0:	2100      	movcc	r1, #0
 80073f2:	4419      	add	r1, r3
 80073f4:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 80073f8:	b18b      	cbz	r3, 800741e <__mdiff+0x10a>
 80073fa:	6117      	str	r7, [r2, #16]
 80073fc:	e7a4      	b.n	8007348 <__mdiff+0x34>
 80073fe:	f855 8b04 	ldr.w	r8, [r5], #4
 8007402:	fa1f f188 	uxth.w	r1, r8
 8007406:	4461      	add	r1, ip
 8007408:	140c      	asrs	r4, r1, #16
 800740a:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800740e:	b289      	uxth	r1, r1
 8007410:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8007414:	ea4f 4c24 	mov.w	ip, r4, asr #16
 8007418:	f846 1b04 	str.w	r1, [r6], #4
 800741c:	e7de      	b.n	80073dc <__mdiff+0xc8>
 800741e:	3f01      	subs	r7, #1
 8007420:	e7e8      	b.n	80073f4 <__mdiff+0xe0>
 8007422:	bf00      	nop
 8007424:	08008990 	.word	0x08008990
 8007428:	08008a1c 	.word	0x08008a1c

0800742c <__ulp>:
 800742c:	4b11      	ldr	r3, [pc, #68]	; (8007474 <__ulp+0x48>)
 800742e:	400b      	ands	r3, r1
 8007430:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8007434:	2b00      	cmp	r3, #0
 8007436:	dd02      	ble.n	800743e <__ulp+0x12>
 8007438:	2000      	movs	r0, #0
 800743a:	4619      	mov	r1, r3
 800743c:	4770      	bx	lr
 800743e:	425b      	negs	r3, r3
 8007440:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8007444:	f04f 0000 	mov.w	r0, #0
 8007448:	f04f 0100 	mov.w	r1, #0
 800744c:	ea4f 5223 	mov.w	r2, r3, asr #20
 8007450:	da04      	bge.n	800745c <__ulp+0x30>
 8007452:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8007456:	fa43 f102 	asr.w	r1, r3, r2
 800745a:	4770      	bx	lr
 800745c:	f1a2 0314 	sub.w	r3, r2, #20
 8007460:	2b1e      	cmp	r3, #30
 8007462:	bfd6      	itet	le
 8007464:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 8007468:	2301      	movgt	r3, #1
 800746a:	fa22 f303 	lsrle.w	r3, r2, r3
 800746e:	4618      	mov	r0, r3
 8007470:	4770      	bx	lr
 8007472:	bf00      	nop
 8007474:	7ff00000 	.word	0x7ff00000

08007478 <__b2d>:
 8007478:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800747c:	6907      	ldr	r7, [r0, #16]
 800747e:	f100 0914 	add.w	r9, r0, #20
 8007482:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 8007486:	f857 6c04 	ldr.w	r6, [r7, #-4]
 800748a:	f1a7 0804 	sub.w	r8, r7, #4
 800748e:	4630      	mov	r0, r6
 8007490:	f7ff fd4e 	bl	8006f30 <__hi0bits>
 8007494:	f1c0 0320 	rsb	r3, r0, #32
 8007498:	280a      	cmp	r0, #10
 800749a:	600b      	str	r3, [r1, #0]
 800749c:	491f      	ldr	r1, [pc, #124]	; (800751c <__b2d+0xa4>)
 800749e:	dc17      	bgt.n	80074d0 <__b2d+0x58>
 80074a0:	45c1      	cmp	r9, r8
 80074a2:	bf28      	it	cs
 80074a4:	2200      	movcs	r2, #0
 80074a6:	f1c0 0c0b 	rsb	ip, r0, #11
 80074aa:	fa26 f30c 	lsr.w	r3, r6, ip
 80074ae:	bf38      	it	cc
 80074b0:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 80074b4:	ea43 0501 	orr.w	r5, r3, r1
 80074b8:	f100 0315 	add.w	r3, r0, #21
 80074bc:	fa06 f303 	lsl.w	r3, r6, r3
 80074c0:	fa22 f20c 	lsr.w	r2, r2, ip
 80074c4:	ea43 0402 	orr.w	r4, r3, r2
 80074c8:	4620      	mov	r0, r4
 80074ca:	4629      	mov	r1, r5
 80074cc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80074d0:	45c1      	cmp	r9, r8
 80074d2:	bf2e      	itee	cs
 80074d4:	2200      	movcs	r2, #0
 80074d6:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 80074da:	f1a7 0808 	subcc.w	r8, r7, #8
 80074de:	f1b0 030b 	subs.w	r3, r0, #11
 80074e2:	d016      	beq.n	8007512 <__b2d+0x9a>
 80074e4:	f1c3 0720 	rsb	r7, r3, #32
 80074e8:	fa22 f107 	lsr.w	r1, r2, r7
 80074ec:	45c8      	cmp	r8, r9
 80074ee:	fa06 f603 	lsl.w	r6, r6, r3
 80074f2:	ea46 0601 	orr.w	r6, r6, r1
 80074f6:	bf94      	ite	ls
 80074f8:	2100      	movls	r1, #0
 80074fa:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 80074fe:	f046 557f 	orr.w	r5, r6, #1069547520	; 0x3fc00000
 8007502:	fa02 f003 	lsl.w	r0, r2, r3
 8007506:	40f9      	lsrs	r1, r7
 8007508:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800750c:	ea40 0401 	orr.w	r4, r0, r1
 8007510:	e7da      	b.n	80074c8 <__b2d+0x50>
 8007512:	4614      	mov	r4, r2
 8007514:	ea46 0501 	orr.w	r5, r6, r1
 8007518:	e7d6      	b.n	80074c8 <__b2d+0x50>
 800751a:	bf00      	nop
 800751c:	3ff00000 	.word	0x3ff00000

08007520 <__d2b>:
 8007520:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8007524:	2101      	movs	r1, #1
 8007526:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 800752a:	4690      	mov	r8, r2
 800752c:	461d      	mov	r5, r3
 800752e:	f7ff fc0d 	bl	8006d4c <_Balloc>
 8007532:	4604      	mov	r4, r0
 8007534:	b930      	cbnz	r0, 8007544 <__d2b+0x24>
 8007536:	4602      	mov	r2, r0
 8007538:	f240 310a 	movw	r1, #778	; 0x30a
 800753c:	4b24      	ldr	r3, [pc, #144]	; (80075d0 <__d2b+0xb0>)
 800753e:	4825      	ldr	r0, [pc, #148]	; (80075d4 <__d2b+0xb4>)
 8007540:	f000 fb40 	bl	8007bc4 <__assert_func>
 8007544:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8007548:	f3c5 550a 	ubfx	r5, r5, #20, #11
 800754c:	bb2d      	cbnz	r5, 800759a <__d2b+0x7a>
 800754e:	9301      	str	r3, [sp, #4]
 8007550:	f1b8 0300 	subs.w	r3, r8, #0
 8007554:	d026      	beq.n	80075a4 <__d2b+0x84>
 8007556:	4668      	mov	r0, sp
 8007558:	9300      	str	r3, [sp, #0]
 800755a:	f7ff fd09 	bl	8006f70 <__lo0bits>
 800755e:	9900      	ldr	r1, [sp, #0]
 8007560:	b1f0      	cbz	r0, 80075a0 <__d2b+0x80>
 8007562:	9a01      	ldr	r2, [sp, #4]
 8007564:	f1c0 0320 	rsb	r3, r0, #32
 8007568:	fa02 f303 	lsl.w	r3, r2, r3
 800756c:	430b      	orrs	r3, r1
 800756e:	40c2      	lsrs	r2, r0
 8007570:	6163      	str	r3, [r4, #20]
 8007572:	9201      	str	r2, [sp, #4]
 8007574:	9b01      	ldr	r3, [sp, #4]
 8007576:	2b00      	cmp	r3, #0
 8007578:	bf14      	ite	ne
 800757a:	2102      	movne	r1, #2
 800757c:	2101      	moveq	r1, #1
 800757e:	61a3      	str	r3, [r4, #24]
 8007580:	6121      	str	r1, [r4, #16]
 8007582:	b1c5      	cbz	r5, 80075b6 <__d2b+0x96>
 8007584:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8007588:	4405      	add	r5, r0
 800758a:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800758e:	603d      	str	r5, [r7, #0]
 8007590:	6030      	str	r0, [r6, #0]
 8007592:	4620      	mov	r0, r4
 8007594:	b002      	add	sp, #8
 8007596:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800759a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800759e:	e7d6      	b.n	800754e <__d2b+0x2e>
 80075a0:	6161      	str	r1, [r4, #20]
 80075a2:	e7e7      	b.n	8007574 <__d2b+0x54>
 80075a4:	a801      	add	r0, sp, #4
 80075a6:	f7ff fce3 	bl	8006f70 <__lo0bits>
 80075aa:	2101      	movs	r1, #1
 80075ac:	9b01      	ldr	r3, [sp, #4]
 80075ae:	6121      	str	r1, [r4, #16]
 80075b0:	6163      	str	r3, [r4, #20]
 80075b2:	3020      	adds	r0, #32
 80075b4:	e7e5      	b.n	8007582 <__d2b+0x62>
 80075b6:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 80075ba:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80075be:	6038      	str	r0, [r7, #0]
 80075c0:	6918      	ldr	r0, [r3, #16]
 80075c2:	f7ff fcb5 	bl	8006f30 <__hi0bits>
 80075c6:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 80075ca:	6031      	str	r1, [r6, #0]
 80075cc:	e7e1      	b.n	8007592 <__d2b+0x72>
 80075ce:	bf00      	nop
 80075d0:	08008990 	.word	0x08008990
 80075d4:	08008a1c 	.word	0x08008a1c

080075d8 <__ratio>:
 80075d8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80075dc:	4688      	mov	r8, r1
 80075de:	4669      	mov	r1, sp
 80075e0:	4681      	mov	r9, r0
 80075e2:	f7ff ff49 	bl	8007478 <__b2d>
 80075e6:	460f      	mov	r7, r1
 80075e8:	4604      	mov	r4, r0
 80075ea:	460d      	mov	r5, r1
 80075ec:	4640      	mov	r0, r8
 80075ee:	a901      	add	r1, sp, #4
 80075f0:	f7ff ff42 	bl	8007478 <__b2d>
 80075f4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80075f8:	f8d8 2010 	ldr.w	r2, [r8, #16]
 80075fc:	468b      	mov	fp, r1
 80075fe:	eba3 0c02 	sub.w	ip, r3, r2
 8007602:	e9dd 3200 	ldrd	r3, r2, [sp]
 8007606:	1a9b      	subs	r3, r3, r2
 8007608:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800760c:	2b00      	cmp	r3, #0
 800760e:	bfd5      	itete	le
 8007610:	460a      	movle	r2, r1
 8007612:	462a      	movgt	r2, r5
 8007614:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8007618:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800761c:	bfd8      	it	le
 800761e:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8007622:	465b      	mov	r3, fp
 8007624:	4602      	mov	r2, r0
 8007626:	4639      	mov	r1, r7
 8007628:	4620      	mov	r0, r4
 800762a:	f7f9 f87f 	bl	800072c <__aeabi_ddiv>
 800762e:	b003      	add	sp, #12
 8007630:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007634 <__copybits>:
 8007634:	3901      	subs	r1, #1
 8007636:	b570      	push	{r4, r5, r6, lr}
 8007638:	1149      	asrs	r1, r1, #5
 800763a:	6914      	ldr	r4, [r2, #16]
 800763c:	3101      	adds	r1, #1
 800763e:	f102 0314 	add.w	r3, r2, #20
 8007642:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8007646:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800764a:	1f05      	subs	r5, r0, #4
 800764c:	42a3      	cmp	r3, r4
 800764e:	d30c      	bcc.n	800766a <__copybits+0x36>
 8007650:	1aa3      	subs	r3, r4, r2
 8007652:	3b11      	subs	r3, #17
 8007654:	f023 0303 	bic.w	r3, r3, #3
 8007658:	3211      	adds	r2, #17
 800765a:	42a2      	cmp	r2, r4
 800765c:	bf88      	it	hi
 800765e:	2300      	movhi	r3, #0
 8007660:	4418      	add	r0, r3
 8007662:	2300      	movs	r3, #0
 8007664:	4288      	cmp	r0, r1
 8007666:	d305      	bcc.n	8007674 <__copybits+0x40>
 8007668:	bd70      	pop	{r4, r5, r6, pc}
 800766a:	f853 6b04 	ldr.w	r6, [r3], #4
 800766e:	f845 6f04 	str.w	r6, [r5, #4]!
 8007672:	e7eb      	b.n	800764c <__copybits+0x18>
 8007674:	f840 3b04 	str.w	r3, [r0], #4
 8007678:	e7f4      	b.n	8007664 <__copybits+0x30>

0800767a <__any_on>:
 800767a:	f100 0214 	add.w	r2, r0, #20
 800767e:	6900      	ldr	r0, [r0, #16]
 8007680:	114b      	asrs	r3, r1, #5
 8007682:	4298      	cmp	r0, r3
 8007684:	b510      	push	{r4, lr}
 8007686:	db11      	blt.n	80076ac <__any_on+0x32>
 8007688:	dd0a      	ble.n	80076a0 <__any_on+0x26>
 800768a:	f011 011f 	ands.w	r1, r1, #31
 800768e:	d007      	beq.n	80076a0 <__any_on+0x26>
 8007690:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8007694:	fa24 f001 	lsr.w	r0, r4, r1
 8007698:	fa00 f101 	lsl.w	r1, r0, r1
 800769c:	428c      	cmp	r4, r1
 800769e:	d10b      	bne.n	80076b8 <__any_on+0x3e>
 80076a0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80076a4:	4293      	cmp	r3, r2
 80076a6:	d803      	bhi.n	80076b0 <__any_on+0x36>
 80076a8:	2000      	movs	r0, #0
 80076aa:	bd10      	pop	{r4, pc}
 80076ac:	4603      	mov	r3, r0
 80076ae:	e7f7      	b.n	80076a0 <__any_on+0x26>
 80076b0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80076b4:	2900      	cmp	r1, #0
 80076b6:	d0f5      	beq.n	80076a4 <__any_on+0x2a>
 80076b8:	2001      	movs	r0, #1
 80076ba:	e7f6      	b.n	80076aa <__any_on+0x30>

080076bc <_calloc_r>:
 80076bc:	b570      	push	{r4, r5, r6, lr}
 80076be:	fba1 5402 	umull	r5, r4, r1, r2
 80076c2:	b934      	cbnz	r4, 80076d2 <_calloc_r+0x16>
 80076c4:	4629      	mov	r1, r5
 80076c6:	f000 f875 	bl	80077b4 <_malloc_r>
 80076ca:	4606      	mov	r6, r0
 80076cc:	b928      	cbnz	r0, 80076da <_calloc_r+0x1e>
 80076ce:	4630      	mov	r0, r6
 80076d0:	bd70      	pop	{r4, r5, r6, pc}
 80076d2:	220c      	movs	r2, #12
 80076d4:	2600      	movs	r6, #0
 80076d6:	6002      	str	r2, [r0, #0]
 80076d8:	e7f9      	b.n	80076ce <_calloc_r+0x12>
 80076da:	462a      	mov	r2, r5
 80076dc:	4621      	mov	r1, r4
 80076de:	f7fc fbf1 	bl	8003ec4 <memset>
 80076e2:	e7f4      	b.n	80076ce <_calloc_r+0x12>

080076e4 <_free_r>:
 80076e4:	b538      	push	{r3, r4, r5, lr}
 80076e6:	4605      	mov	r5, r0
 80076e8:	2900      	cmp	r1, #0
 80076ea:	d040      	beq.n	800776e <_free_r+0x8a>
 80076ec:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80076f0:	1f0c      	subs	r4, r1, #4
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	bfb8      	it	lt
 80076f6:	18e4      	addlt	r4, r4, r3
 80076f8:	f000 faae 	bl	8007c58 <__malloc_lock>
 80076fc:	4a1c      	ldr	r2, [pc, #112]	; (8007770 <_free_r+0x8c>)
 80076fe:	6813      	ldr	r3, [r2, #0]
 8007700:	b933      	cbnz	r3, 8007710 <_free_r+0x2c>
 8007702:	6063      	str	r3, [r4, #4]
 8007704:	6014      	str	r4, [r2, #0]
 8007706:	4628      	mov	r0, r5
 8007708:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800770c:	f000 baaa 	b.w	8007c64 <__malloc_unlock>
 8007710:	42a3      	cmp	r3, r4
 8007712:	d908      	bls.n	8007726 <_free_r+0x42>
 8007714:	6820      	ldr	r0, [r4, #0]
 8007716:	1821      	adds	r1, r4, r0
 8007718:	428b      	cmp	r3, r1
 800771a:	bf01      	itttt	eq
 800771c:	6819      	ldreq	r1, [r3, #0]
 800771e:	685b      	ldreq	r3, [r3, #4]
 8007720:	1809      	addeq	r1, r1, r0
 8007722:	6021      	streq	r1, [r4, #0]
 8007724:	e7ed      	b.n	8007702 <_free_r+0x1e>
 8007726:	461a      	mov	r2, r3
 8007728:	685b      	ldr	r3, [r3, #4]
 800772a:	b10b      	cbz	r3, 8007730 <_free_r+0x4c>
 800772c:	42a3      	cmp	r3, r4
 800772e:	d9fa      	bls.n	8007726 <_free_r+0x42>
 8007730:	6811      	ldr	r1, [r2, #0]
 8007732:	1850      	adds	r0, r2, r1
 8007734:	42a0      	cmp	r0, r4
 8007736:	d10b      	bne.n	8007750 <_free_r+0x6c>
 8007738:	6820      	ldr	r0, [r4, #0]
 800773a:	4401      	add	r1, r0
 800773c:	1850      	adds	r0, r2, r1
 800773e:	4283      	cmp	r3, r0
 8007740:	6011      	str	r1, [r2, #0]
 8007742:	d1e0      	bne.n	8007706 <_free_r+0x22>
 8007744:	6818      	ldr	r0, [r3, #0]
 8007746:	685b      	ldr	r3, [r3, #4]
 8007748:	4401      	add	r1, r0
 800774a:	6011      	str	r1, [r2, #0]
 800774c:	6053      	str	r3, [r2, #4]
 800774e:	e7da      	b.n	8007706 <_free_r+0x22>
 8007750:	d902      	bls.n	8007758 <_free_r+0x74>
 8007752:	230c      	movs	r3, #12
 8007754:	602b      	str	r3, [r5, #0]
 8007756:	e7d6      	b.n	8007706 <_free_r+0x22>
 8007758:	6820      	ldr	r0, [r4, #0]
 800775a:	1821      	adds	r1, r4, r0
 800775c:	428b      	cmp	r3, r1
 800775e:	bf01      	itttt	eq
 8007760:	6819      	ldreq	r1, [r3, #0]
 8007762:	685b      	ldreq	r3, [r3, #4]
 8007764:	1809      	addeq	r1, r1, r0
 8007766:	6021      	streq	r1, [r4, #0]
 8007768:	6063      	str	r3, [r4, #4]
 800776a:	6054      	str	r4, [r2, #4]
 800776c:	e7cb      	b.n	8007706 <_free_r+0x22>
 800776e:	bd38      	pop	{r3, r4, r5, pc}
 8007770:	2000036c 	.word	0x2000036c

08007774 <sbrk_aligned>:
 8007774:	b570      	push	{r4, r5, r6, lr}
 8007776:	4e0e      	ldr	r6, [pc, #56]	; (80077b0 <sbrk_aligned+0x3c>)
 8007778:	460c      	mov	r4, r1
 800777a:	6831      	ldr	r1, [r6, #0]
 800777c:	4605      	mov	r5, r0
 800777e:	b911      	cbnz	r1, 8007786 <sbrk_aligned+0x12>
 8007780:	f000 f9ee 	bl	8007b60 <_sbrk_r>
 8007784:	6030      	str	r0, [r6, #0]
 8007786:	4621      	mov	r1, r4
 8007788:	4628      	mov	r0, r5
 800778a:	f000 f9e9 	bl	8007b60 <_sbrk_r>
 800778e:	1c43      	adds	r3, r0, #1
 8007790:	d00a      	beq.n	80077a8 <sbrk_aligned+0x34>
 8007792:	1cc4      	adds	r4, r0, #3
 8007794:	f024 0403 	bic.w	r4, r4, #3
 8007798:	42a0      	cmp	r0, r4
 800779a:	d007      	beq.n	80077ac <sbrk_aligned+0x38>
 800779c:	1a21      	subs	r1, r4, r0
 800779e:	4628      	mov	r0, r5
 80077a0:	f000 f9de 	bl	8007b60 <_sbrk_r>
 80077a4:	3001      	adds	r0, #1
 80077a6:	d101      	bne.n	80077ac <sbrk_aligned+0x38>
 80077a8:	f04f 34ff 	mov.w	r4, #4294967295
 80077ac:	4620      	mov	r0, r4
 80077ae:	bd70      	pop	{r4, r5, r6, pc}
 80077b0:	20000370 	.word	0x20000370

080077b4 <_malloc_r>:
 80077b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80077b8:	1ccd      	adds	r5, r1, #3
 80077ba:	f025 0503 	bic.w	r5, r5, #3
 80077be:	3508      	adds	r5, #8
 80077c0:	2d0c      	cmp	r5, #12
 80077c2:	bf38      	it	cc
 80077c4:	250c      	movcc	r5, #12
 80077c6:	2d00      	cmp	r5, #0
 80077c8:	4607      	mov	r7, r0
 80077ca:	db01      	blt.n	80077d0 <_malloc_r+0x1c>
 80077cc:	42a9      	cmp	r1, r5
 80077ce:	d905      	bls.n	80077dc <_malloc_r+0x28>
 80077d0:	230c      	movs	r3, #12
 80077d2:	2600      	movs	r6, #0
 80077d4:	603b      	str	r3, [r7, #0]
 80077d6:	4630      	mov	r0, r6
 80077d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80077dc:	4e2e      	ldr	r6, [pc, #184]	; (8007898 <_malloc_r+0xe4>)
 80077de:	f000 fa3b 	bl	8007c58 <__malloc_lock>
 80077e2:	6833      	ldr	r3, [r6, #0]
 80077e4:	461c      	mov	r4, r3
 80077e6:	bb34      	cbnz	r4, 8007836 <_malloc_r+0x82>
 80077e8:	4629      	mov	r1, r5
 80077ea:	4638      	mov	r0, r7
 80077ec:	f7ff ffc2 	bl	8007774 <sbrk_aligned>
 80077f0:	1c43      	adds	r3, r0, #1
 80077f2:	4604      	mov	r4, r0
 80077f4:	d14d      	bne.n	8007892 <_malloc_r+0xde>
 80077f6:	6834      	ldr	r4, [r6, #0]
 80077f8:	4626      	mov	r6, r4
 80077fa:	2e00      	cmp	r6, #0
 80077fc:	d140      	bne.n	8007880 <_malloc_r+0xcc>
 80077fe:	6823      	ldr	r3, [r4, #0]
 8007800:	4631      	mov	r1, r6
 8007802:	4638      	mov	r0, r7
 8007804:	eb04 0803 	add.w	r8, r4, r3
 8007808:	f000 f9aa 	bl	8007b60 <_sbrk_r>
 800780c:	4580      	cmp	r8, r0
 800780e:	d13a      	bne.n	8007886 <_malloc_r+0xd2>
 8007810:	6821      	ldr	r1, [r4, #0]
 8007812:	3503      	adds	r5, #3
 8007814:	1a6d      	subs	r5, r5, r1
 8007816:	f025 0503 	bic.w	r5, r5, #3
 800781a:	3508      	adds	r5, #8
 800781c:	2d0c      	cmp	r5, #12
 800781e:	bf38      	it	cc
 8007820:	250c      	movcc	r5, #12
 8007822:	4638      	mov	r0, r7
 8007824:	4629      	mov	r1, r5
 8007826:	f7ff ffa5 	bl	8007774 <sbrk_aligned>
 800782a:	3001      	adds	r0, #1
 800782c:	d02b      	beq.n	8007886 <_malloc_r+0xd2>
 800782e:	6823      	ldr	r3, [r4, #0]
 8007830:	442b      	add	r3, r5
 8007832:	6023      	str	r3, [r4, #0]
 8007834:	e00e      	b.n	8007854 <_malloc_r+0xa0>
 8007836:	6822      	ldr	r2, [r4, #0]
 8007838:	1b52      	subs	r2, r2, r5
 800783a:	d41e      	bmi.n	800787a <_malloc_r+0xc6>
 800783c:	2a0b      	cmp	r2, #11
 800783e:	d916      	bls.n	800786e <_malloc_r+0xba>
 8007840:	1961      	adds	r1, r4, r5
 8007842:	42a3      	cmp	r3, r4
 8007844:	6025      	str	r5, [r4, #0]
 8007846:	bf18      	it	ne
 8007848:	6059      	strne	r1, [r3, #4]
 800784a:	6863      	ldr	r3, [r4, #4]
 800784c:	bf08      	it	eq
 800784e:	6031      	streq	r1, [r6, #0]
 8007850:	5162      	str	r2, [r4, r5]
 8007852:	604b      	str	r3, [r1, #4]
 8007854:	4638      	mov	r0, r7
 8007856:	f104 060b 	add.w	r6, r4, #11
 800785a:	f000 fa03 	bl	8007c64 <__malloc_unlock>
 800785e:	f026 0607 	bic.w	r6, r6, #7
 8007862:	1d23      	adds	r3, r4, #4
 8007864:	1af2      	subs	r2, r6, r3
 8007866:	d0b6      	beq.n	80077d6 <_malloc_r+0x22>
 8007868:	1b9b      	subs	r3, r3, r6
 800786a:	50a3      	str	r3, [r4, r2]
 800786c:	e7b3      	b.n	80077d6 <_malloc_r+0x22>
 800786e:	6862      	ldr	r2, [r4, #4]
 8007870:	42a3      	cmp	r3, r4
 8007872:	bf0c      	ite	eq
 8007874:	6032      	streq	r2, [r6, #0]
 8007876:	605a      	strne	r2, [r3, #4]
 8007878:	e7ec      	b.n	8007854 <_malloc_r+0xa0>
 800787a:	4623      	mov	r3, r4
 800787c:	6864      	ldr	r4, [r4, #4]
 800787e:	e7b2      	b.n	80077e6 <_malloc_r+0x32>
 8007880:	4634      	mov	r4, r6
 8007882:	6876      	ldr	r6, [r6, #4]
 8007884:	e7b9      	b.n	80077fa <_malloc_r+0x46>
 8007886:	230c      	movs	r3, #12
 8007888:	4638      	mov	r0, r7
 800788a:	603b      	str	r3, [r7, #0]
 800788c:	f000 f9ea 	bl	8007c64 <__malloc_unlock>
 8007890:	e7a1      	b.n	80077d6 <_malloc_r+0x22>
 8007892:	6025      	str	r5, [r4, #0]
 8007894:	e7de      	b.n	8007854 <_malloc_r+0xa0>
 8007896:	bf00      	nop
 8007898:	2000036c 	.word	0x2000036c

0800789c <__ssputs_r>:
 800789c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80078a0:	688e      	ldr	r6, [r1, #8]
 80078a2:	4682      	mov	sl, r0
 80078a4:	429e      	cmp	r6, r3
 80078a6:	460c      	mov	r4, r1
 80078a8:	4690      	mov	r8, r2
 80078aa:	461f      	mov	r7, r3
 80078ac:	d838      	bhi.n	8007920 <__ssputs_r+0x84>
 80078ae:	898a      	ldrh	r2, [r1, #12]
 80078b0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80078b4:	d032      	beq.n	800791c <__ssputs_r+0x80>
 80078b6:	6825      	ldr	r5, [r4, #0]
 80078b8:	6909      	ldr	r1, [r1, #16]
 80078ba:	3301      	adds	r3, #1
 80078bc:	eba5 0901 	sub.w	r9, r5, r1
 80078c0:	6965      	ldr	r5, [r4, #20]
 80078c2:	444b      	add	r3, r9
 80078c4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80078c8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80078cc:	106d      	asrs	r5, r5, #1
 80078ce:	429d      	cmp	r5, r3
 80078d0:	bf38      	it	cc
 80078d2:	461d      	movcc	r5, r3
 80078d4:	0553      	lsls	r3, r2, #21
 80078d6:	d531      	bpl.n	800793c <__ssputs_r+0xa0>
 80078d8:	4629      	mov	r1, r5
 80078da:	f7ff ff6b 	bl	80077b4 <_malloc_r>
 80078de:	4606      	mov	r6, r0
 80078e0:	b950      	cbnz	r0, 80078f8 <__ssputs_r+0x5c>
 80078e2:	230c      	movs	r3, #12
 80078e4:	f04f 30ff 	mov.w	r0, #4294967295
 80078e8:	f8ca 3000 	str.w	r3, [sl]
 80078ec:	89a3      	ldrh	r3, [r4, #12]
 80078ee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80078f2:	81a3      	strh	r3, [r4, #12]
 80078f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80078f8:	464a      	mov	r2, r9
 80078fa:	6921      	ldr	r1, [r4, #16]
 80078fc:	f7ff fa18 	bl	8006d30 <memcpy>
 8007900:	89a3      	ldrh	r3, [r4, #12]
 8007902:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007906:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800790a:	81a3      	strh	r3, [r4, #12]
 800790c:	6126      	str	r6, [r4, #16]
 800790e:	444e      	add	r6, r9
 8007910:	6026      	str	r6, [r4, #0]
 8007912:	463e      	mov	r6, r7
 8007914:	6165      	str	r5, [r4, #20]
 8007916:	eba5 0509 	sub.w	r5, r5, r9
 800791a:	60a5      	str	r5, [r4, #8]
 800791c:	42be      	cmp	r6, r7
 800791e:	d900      	bls.n	8007922 <__ssputs_r+0x86>
 8007920:	463e      	mov	r6, r7
 8007922:	4632      	mov	r2, r6
 8007924:	4641      	mov	r1, r8
 8007926:	6820      	ldr	r0, [r4, #0]
 8007928:	f000 f97c 	bl	8007c24 <memmove>
 800792c:	68a3      	ldr	r3, [r4, #8]
 800792e:	2000      	movs	r0, #0
 8007930:	1b9b      	subs	r3, r3, r6
 8007932:	60a3      	str	r3, [r4, #8]
 8007934:	6823      	ldr	r3, [r4, #0]
 8007936:	4433      	add	r3, r6
 8007938:	6023      	str	r3, [r4, #0]
 800793a:	e7db      	b.n	80078f4 <__ssputs_r+0x58>
 800793c:	462a      	mov	r2, r5
 800793e:	f000 f997 	bl	8007c70 <_realloc_r>
 8007942:	4606      	mov	r6, r0
 8007944:	2800      	cmp	r0, #0
 8007946:	d1e1      	bne.n	800790c <__ssputs_r+0x70>
 8007948:	4650      	mov	r0, sl
 800794a:	6921      	ldr	r1, [r4, #16]
 800794c:	f7ff feca 	bl	80076e4 <_free_r>
 8007950:	e7c7      	b.n	80078e2 <__ssputs_r+0x46>
	...

08007954 <_svfiprintf_r>:
 8007954:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007958:	4698      	mov	r8, r3
 800795a:	898b      	ldrh	r3, [r1, #12]
 800795c:	4607      	mov	r7, r0
 800795e:	061b      	lsls	r3, r3, #24
 8007960:	460d      	mov	r5, r1
 8007962:	4614      	mov	r4, r2
 8007964:	b09d      	sub	sp, #116	; 0x74
 8007966:	d50e      	bpl.n	8007986 <_svfiprintf_r+0x32>
 8007968:	690b      	ldr	r3, [r1, #16]
 800796a:	b963      	cbnz	r3, 8007986 <_svfiprintf_r+0x32>
 800796c:	2140      	movs	r1, #64	; 0x40
 800796e:	f7ff ff21 	bl	80077b4 <_malloc_r>
 8007972:	6028      	str	r0, [r5, #0]
 8007974:	6128      	str	r0, [r5, #16]
 8007976:	b920      	cbnz	r0, 8007982 <_svfiprintf_r+0x2e>
 8007978:	230c      	movs	r3, #12
 800797a:	603b      	str	r3, [r7, #0]
 800797c:	f04f 30ff 	mov.w	r0, #4294967295
 8007980:	e0d1      	b.n	8007b26 <_svfiprintf_r+0x1d2>
 8007982:	2340      	movs	r3, #64	; 0x40
 8007984:	616b      	str	r3, [r5, #20]
 8007986:	2300      	movs	r3, #0
 8007988:	9309      	str	r3, [sp, #36]	; 0x24
 800798a:	2320      	movs	r3, #32
 800798c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007990:	2330      	movs	r3, #48	; 0x30
 8007992:	f04f 0901 	mov.w	r9, #1
 8007996:	f8cd 800c 	str.w	r8, [sp, #12]
 800799a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8007b40 <_svfiprintf_r+0x1ec>
 800799e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80079a2:	4623      	mov	r3, r4
 80079a4:	469a      	mov	sl, r3
 80079a6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80079aa:	b10a      	cbz	r2, 80079b0 <_svfiprintf_r+0x5c>
 80079ac:	2a25      	cmp	r2, #37	; 0x25
 80079ae:	d1f9      	bne.n	80079a4 <_svfiprintf_r+0x50>
 80079b0:	ebba 0b04 	subs.w	fp, sl, r4
 80079b4:	d00b      	beq.n	80079ce <_svfiprintf_r+0x7a>
 80079b6:	465b      	mov	r3, fp
 80079b8:	4622      	mov	r2, r4
 80079ba:	4629      	mov	r1, r5
 80079bc:	4638      	mov	r0, r7
 80079be:	f7ff ff6d 	bl	800789c <__ssputs_r>
 80079c2:	3001      	adds	r0, #1
 80079c4:	f000 80aa 	beq.w	8007b1c <_svfiprintf_r+0x1c8>
 80079c8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80079ca:	445a      	add	r2, fp
 80079cc:	9209      	str	r2, [sp, #36]	; 0x24
 80079ce:	f89a 3000 	ldrb.w	r3, [sl]
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	f000 80a2 	beq.w	8007b1c <_svfiprintf_r+0x1c8>
 80079d8:	2300      	movs	r3, #0
 80079da:	f04f 32ff 	mov.w	r2, #4294967295
 80079de:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80079e2:	f10a 0a01 	add.w	sl, sl, #1
 80079e6:	9304      	str	r3, [sp, #16]
 80079e8:	9307      	str	r3, [sp, #28]
 80079ea:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80079ee:	931a      	str	r3, [sp, #104]	; 0x68
 80079f0:	4654      	mov	r4, sl
 80079f2:	2205      	movs	r2, #5
 80079f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80079f8:	4851      	ldr	r0, [pc, #324]	; (8007b40 <_svfiprintf_r+0x1ec>)
 80079fa:	f7ff f98b 	bl	8006d14 <memchr>
 80079fe:	9a04      	ldr	r2, [sp, #16]
 8007a00:	b9d8      	cbnz	r0, 8007a3a <_svfiprintf_r+0xe6>
 8007a02:	06d0      	lsls	r0, r2, #27
 8007a04:	bf44      	itt	mi
 8007a06:	2320      	movmi	r3, #32
 8007a08:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007a0c:	0711      	lsls	r1, r2, #28
 8007a0e:	bf44      	itt	mi
 8007a10:	232b      	movmi	r3, #43	; 0x2b
 8007a12:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007a16:	f89a 3000 	ldrb.w	r3, [sl]
 8007a1a:	2b2a      	cmp	r3, #42	; 0x2a
 8007a1c:	d015      	beq.n	8007a4a <_svfiprintf_r+0xf6>
 8007a1e:	4654      	mov	r4, sl
 8007a20:	2000      	movs	r0, #0
 8007a22:	f04f 0c0a 	mov.w	ip, #10
 8007a26:	9a07      	ldr	r2, [sp, #28]
 8007a28:	4621      	mov	r1, r4
 8007a2a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007a2e:	3b30      	subs	r3, #48	; 0x30
 8007a30:	2b09      	cmp	r3, #9
 8007a32:	d94e      	bls.n	8007ad2 <_svfiprintf_r+0x17e>
 8007a34:	b1b0      	cbz	r0, 8007a64 <_svfiprintf_r+0x110>
 8007a36:	9207      	str	r2, [sp, #28]
 8007a38:	e014      	b.n	8007a64 <_svfiprintf_r+0x110>
 8007a3a:	eba0 0308 	sub.w	r3, r0, r8
 8007a3e:	fa09 f303 	lsl.w	r3, r9, r3
 8007a42:	4313      	orrs	r3, r2
 8007a44:	46a2      	mov	sl, r4
 8007a46:	9304      	str	r3, [sp, #16]
 8007a48:	e7d2      	b.n	80079f0 <_svfiprintf_r+0x9c>
 8007a4a:	9b03      	ldr	r3, [sp, #12]
 8007a4c:	1d19      	adds	r1, r3, #4
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	9103      	str	r1, [sp, #12]
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	bfbb      	ittet	lt
 8007a56:	425b      	neglt	r3, r3
 8007a58:	f042 0202 	orrlt.w	r2, r2, #2
 8007a5c:	9307      	strge	r3, [sp, #28]
 8007a5e:	9307      	strlt	r3, [sp, #28]
 8007a60:	bfb8      	it	lt
 8007a62:	9204      	strlt	r2, [sp, #16]
 8007a64:	7823      	ldrb	r3, [r4, #0]
 8007a66:	2b2e      	cmp	r3, #46	; 0x2e
 8007a68:	d10c      	bne.n	8007a84 <_svfiprintf_r+0x130>
 8007a6a:	7863      	ldrb	r3, [r4, #1]
 8007a6c:	2b2a      	cmp	r3, #42	; 0x2a
 8007a6e:	d135      	bne.n	8007adc <_svfiprintf_r+0x188>
 8007a70:	9b03      	ldr	r3, [sp, #12]
 8007a72:	3402      	adds	r4, #2
 8007a74:	1d1a      	adds	r2, r3, #4
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	9203      	str	r2, [sp, #12]
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	bfb8      	it	lt
 8007a7e:	f04f 33ff 	movlt.w	r3, #4294967295
 8007a82:	9305      	str	r3, [sp, #20]
 8007a84:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8007b44 <_svfiprintf_r+0x1f0>
 8007a88:	2203      	movs	r2, #3
 8007a8a:	4650      	mov	r0, sl
 8007a8c:	7821      	ldrb	r1, [r4, #0]
 8007a8e:	f7ff f941 	bl	8006d14 <memchr>
 8007a92:	b140      	cbz	r0, 8007aa6 <_svfiprintf_r+0x152>
 8007a94:	2340      	movs	r3, #64	; 0x40
 8007a96:	eba0 000a 	sub.w	r0, r0, sl
 8007a9a:	fa03 f000 	lsl.w	r0, r3, r0
 8007a9e:	9b04      	ldr	r3, [sp, #16]
 8007aa0:	3401      	adds	r4, #1
 8007aa2:	4303      	orrs	r3, r0
 8007aa4:	9304      	str	r3, [sp, #16]
 8007aa6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007aaa:	2206      	movs	r2, #6
 8007aac:	4826      	ldr	r0, [pc, #152]	; (8007b48 <_svfiprintf_r+0x1f4>)
 8007aae:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007ab2:	f7ff f92f 	bl	8006d14 <memchr>
 8007ab6:	2800      	cmp	r0, #0
 8007ab8:	d038      	beq.n	8007b2c <_svfiprintf_r+0x1d8>
 8007aba:	4b24      	ldr	r3, [pc, #144]	; (8007b4c <_svfiprintf_r+0x1f8>)
 8007abc:	bb1b      	cbnz	r3, 8007b06 <_svfiprintf_r+0x1b2>
 8007abe:	9b03      	ldr	r3, [sp, #12]
 8007ac0:	3307      	adds	r3, #7
 8007ac2:	f023 0307 	bic.w	r3, r3, #7
 8007ac6:	3308      	adds	r3, #8
 8007ac8:	9303      	str	r3, [sp, #12]
 8007aca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007acc:	4433      	add	r3, r6
 8007ace:	9309      	str	r3, [sp, #36]	; 0x24
 8007ad0:	e767      	b.n	80079a2 <_svfiprintf_r+0x4e>
 8007ad2:	460c      	mov	r4, r1
 8007ad4:	2001      	movs	r0, #1
 8007ad6:	fb0c 3202 	mla	r2, ip, r2, r3
 8007ada:	e7a5      	b.n	8007a28 <_svfiprintf_r+0xd4>
 8007adc:	2300      	movs	r3, #0
 8007ade:	f04f 0c0a 	mov.w	ip, #10
 8007ae2:	4619      	mov	r1, r3
 8007ae4:	3401      	adds	r4, #1
 8007ae6:	9305      	str	r3, [sp, #20]
 8007ae8:	4620      	mov	r0, r4
 8007aea:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007aee:	3a30      	subs	r2, #48	; 0x30
 8007af0:	2a09      	cmp	r2, #9
 8007af2:	d903      	bls.n	8007afc <_svfiprintf_r+0x1a8>
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	d0c5      	beq.n	8007a84 <_svfiprintf_r+0x130>
 8007af8:	9105      	str	r1, [sp, #20]
 8007afa:	e7c3      	b.n	8007a84 <_svfiprintf_r+0x130>
 8007afc:	4604      	mov	r4, r0
 8007afe:	2301      	movs	r3, #1
 8007b00:	fb0c 2101 	mla	r1, ip, r1, r2
 8007b04:	e7f0      	b.n	8007ae8 <_svfiprintf_r+0x194>
 8007b06:	ab03      	add	r3, sp, #12
 8007b08:	9300      	str	r3, [sp, #0]
 8007b0a:	462a      	mov	r2, r5
 8007b0c:	4638      	mov	r0, r7
 8007b0e:	4b10      	ldr	r3, [pc, #64]	; (8007b50 <_svfiprintf_r+0x1fc>)
 8007b10:	a904      	add	r1, sp, #16
 8007b12:	f7fc fa7d 	bl	8004010 <_printf_float>
 8007b16:	1c42      	adds	r2, r0, #1
 8007b18:	4606      	mov	r6, r0
 8007b1a:	d1d6      	bne.n	8007aca <_svfiprintf_r+0x176>
 8007b1c:	89ab      	ldrh	r3, [r5, #12]
 8007b1e:	065b      	lsls	r3, r3, #25
 8007b20:	f53f af2c 	bmi.w	800797c <_svfiprintf_r+0x28>
 8007b24:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007b26:	b01d      	add	sp, #116	; 0x74
 8007b28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b2c:	ab03      	add	r3, sp, #12
 8007b2e:	9300      	str	r3, [sp, #0]
 8007b30:	462a      	mov	r2, r5
 8007b32:	4638      	mov	r0, r7
 8007b34:	4b06      	ldr	r3, [pc, #24]	; (8007b50 <_svfiprintf_r+0x1fc>)
 8007b36:	a904      	add	r1, sp, #16
 8007b38:	f7fc fd06 	bl	8004548 <_printf_i>
 8007b3c:	e7eb      	b.n	8007b16 <_svfiprintf_r+0x1c2>
 8007b3e:	bf00      	nop
 8007b40:	08008b74 	.word	0x08008b74
 8007b44:	08008b7a 	.word	0x08008b7a
 8007b48:	08008b7e 	.word	0x08008b7e
 8007b4c:	08004011 	.word	0x08004011
 8007b50:	0800789d 	.word	0x0800789d

08007b54 <nan>:
 8007b54:	2000      	movs	r0, #0
 8007b56:	4901      	ldr	r1, [pc, #4]	; (8007b5c <nan+0x8>)
 8007b58:	4770      	bx	lr
 8007b5a:	bf00      	nop
 8007b5c:	7ff80000 	.word	0x7ff80000

08007b60 <_sbrk_r>:
 8007b60:	b538      	push	{r3, r4, r5, lr}
 8007b62:	2300      	movs	r3, #0
 8007b64:	4d05      	ldr	r5, [pc, #20]	; (8007b7c <_sbrk_r+0x1c>)
 8007b66:	4604      	mov	r4, r0
 8007b68:	4608      	mov	r0, r1
 8007b6a:	602b      	str	r3, [r5, #0]
 8007b6c:	f7f9 faaa 	bl	80010c4 <_sbrk>
 8007b70:	1c43      	adds	r3, r0, #1
 8007b72:	d102      	bne.n	8007b7a <_sbrk_r+0x1a>
 8007b74:	682b      	ldr	r3, [r5, #0]
 8007b76:	b103      	cbz	r3, 8007b7a <_sbrk_r+0x1a>
 8007b78:	6023      	str	r3, [r4, #0]
 8007b7a:	bd38      	pop	{r3, r4, r5, pc}
 8007b7c:	20000374 	.word	0x20000374

08007b80 <strncmp>:
 8007b80:	4603      	mov	r3, r0
 8007b82:	b510      	push	{r4, lr}
 8007b84:	b172      	cbz	r2, 8007ba4 <strncmp+0x24>
 8007b86:	3901      	subs	r1, #1
 8007b88:	1884      	adds	r4, r0, r2
 8007b8a:	f813 0b01 	ldrb.w	r0, [r3], #1
 8007b8e:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8007b92:	4290      	cmp	r0, r2
 8007b94:	d101      	bne.n	8007b9a <strncmp+0x1a>
 8007b96:	42a3      	cmp	r3, r4
 8007b98:	d101      	bne.n	8007b9e <strncmp+0x1e>
 8007b9a:	1a80      	subs	r0, r0, r2
 8007b9c:	bd10      	pop	{r4, pc}
 8007b9e:	2800      	cmp	r0, #0
 8007ba0:	d1f3      	bne.n	8007b8a <strncmp+0xa>
 8007ba2:	e7fa      	b.n	8007b9a <strncmp+0x1a>
 8007ba4:	4610      	mov	r0, r2
 8007ba6:	e7f9      	b.n	8007b9c <strncmp+0x1c>

08007ba8 <__ascii_wctomb>:
 8007ba8:	4603      	mov	r3, r0
 8007baa:	4608      	mov	r0, r1
 8007bac:	b141      	cbz	r1, 8007bc0 <__ascii_wctomb+0x18>
 8007bae:	2aff      	cmp	r2, #255	; 0xff
 8007bb0:	d904      	bls.n	8007bbc <__ascii_wctomb+0x14>
 8007bb2:	228a      	movs	r2, #138	; 0x8a
 8007bb4:	f04f 30ff 	mov.w	r0, #4294967295
 8007bb8:	601a      	str	r2, [r3, #0]
 8007bba:	4770      	bx	lr
 8007bbc:	2001      	movs	r0, #1
 8007bbe:	700a      	strb	r2, [r1, #0]
 8007bc0:	4770      	bx	lr
	...

08007bc4 <__assert_func>:
 8007bc4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007bc6:	4614      	mov	r4, r2
 8007bc8:	461a      	mov	r2, r3
 8007bca:	4b09      	ldr	r3, [pc, #36]	; (8007bf0 <__assert_func+0x2c>)
 8007bcc:	4605      	mov	r5, r0
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	68d8      	ldr	r0, [r3, #12]
 8007bd2:	b14c      	cbz	r4, 8007be8 <__assert_func+0x24>
 8007bd4:	4b07      	ldr	r3, [pc, #28]	; (8007bf4 <__assert_func+0x30>)
 8007bd6:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007bda:	9100      	str	r1, [sp, #0]
 8007bdc:	462b      	mov	r3, r5
 8007bde:	4906      	ldr	r1, [pc, #24]	; (8007bf8 <__assert_func+0x34>)
 8007be0:	f000 f80e 	bl	8007c00 <fiprintf>
 8007be4:	f000 fa8a 	bl	80080fc <abort>
 8007be8:	4b04      	ldr	r3, [pc, #16]	; (8007bfc <__assert_func+0x38>)
 8007bea:	461c      	mov	r4, r3
 8007bec:	e7f3      	b.n	8007bd6 <__assert_func+0x12>
 8007bee:	bf00      	nop
 8007bf0:	2000000c 	.word	0x2000000c
 8007bf4:	08008b85 	.word	0x08008b85
 8007bf8:	08008b92 	.word	0x08008b92
 8007bfc:	08008bc0 	.word	0x08008bc0

08007c00 <fiprintf>:
 8007c00:	b40e      	push	{r1, r2, r3}
 8007c02:	b503      	push	{r0, r1, lr}
 8007c04:	4601      	mov	r1, r0
 8007c06:	ab03      	add	r3, sp, #12
 8007c08:	4805      	ldr	r0, [pc, #20]	; (8007c20 <fiprintf+0x20>)
 8007c0a:	f853 2b04 	ldr.w	r2, [r3], #4
 8007c0e:	6800      	ldr	r0, [r0, #0]
 8007c10:	9301      	str	r3, [sp, #4]
 8007c12:	f000 f883 	bl	8007d1c <_vfiprintf_r>
 8007c16:	b002      	add	sp, #8
 8007c18:	f85d eb04 	ldr.w	lr, [sp], #4
 8007c1c:	b003      	add	sp, #12
 8007c1e:	4770      	bx	lr
 8007c20:	2000000c 	.word	0x2000000c

08007c24 <memmove>:
 8007c24:	4288      	cmp	r0, r1
 8007c26:	b510      	push	{r4, lr}
 8007c28:	eb01 0402 	add.w	r4, r1, r2
 8007c2c:	d902      	bls.n	8007c34 <memmove+0x10>
 8007c2e:	4284      	cmp	r4, r0
 8007c30:	4623      	mov	r3, r4
 8007c32:	d807      	bhi.n	8007c44 <memmove+0x20>
 8007c34:	1e43      	subs	r3, r0, #1
 8007c36:	42a1      	cmp	r1, r4
 8007c38:	d008      	beq.n	8007c4c <memmove+0x28>
 8007c3a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007c3e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007c42:	e7f8      	b.n	8007c36 <memmove+0x12>
 8007c44:	4601      	mov	r1, r0
 8007c46:	4402      	add	r2, r0
 8007c48:	428a      	cmp	r2, r1
 8007c4a:	d100      	bne.n	8007c4e <memmove+0x2a>
 8007c4c:	bd10      	pop	{r4, pc}
 8007c4e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007c52:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007c56:	e7f7      	b.n	8007c48 <memmove+0x24>

08007c58 <__malloc_lock>:
 8007c58:	4801      	ldr	r0, [pc, #4]	; (8007c60 <__malloc_lock+0x8>)
 8007c5a:	f000 bc0b 	b.w	8008474 <__retarget_lock_acquire_recursive>
 8007c5e:	bf00      	nop
 8007c60:	20000378 	.word	0x20000378

08007c64 <__malloc_unlock>:
 8007c64:	4801      	ldr	r0, [pc, #4]	; (8007c6c <__malloc_unlock+0x8>)
 8007c66:	f000 bc06 	b.w	8008476 <__retarget_lock_release_recursive>
 8007c6a:	bf00      	nop
 8007c6c:	20000378 	.word	0x20000378

08007c70 <_realloc_r>:
 8007c70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007c74:	4680      	mov	r8, r0
 8007c76:	4614      	mov	r4, r2
 8007c78:	460e      	mov	r6, r1
 8007c7a:	b921      	cbnz	r1, 8007c86 <_realloc_r+0x16>
 8007c7c:	4611      	mov	r1, r2
 8007c7e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007c82:	f7ff bd97 	b.w	80077b4 <_malloc_r>
 8007c86:	b92a      	cbnz	r2, 8007c94 <_realloc_r+0x24>
 8007c88:	f7ff fd2c 	bl	80076e4 <_free_r>
 8007c8c:	4625      	mov	r5, r4
 8007c8e:	4628      	mov	r0, r5
 8007c90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007c94:	f000 fc56 	bl	8008544 <_malloc_usable_size_r>
 8007c98:	4284      	cmp	r4, r0
 8007c9a:	4607      	mov	r7, r0
 8007c9c:	d802      	bhi.n	8007ca4 <_realloc_r+0x34>
 8007c9e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007ca2:	d812      	bhi.n	8007cca <_realloc_r+0x5a>
 8007ca4:	4621      	mov	r1, r4
 8007ca6:	4640      	mov	r0, r8
 8007ca8:	f7ff fd84 	bl	80077b4 <_malloc_r>
 8007cac:	4605      	mov	r5, r0
 8007cae:	2800      	cmp	r0, #0
 8007cb0:	d0ed      	beq.n	8007c8e <_realloc_r+0x1e>
 8007cb2:	42bc      	cmp	r4, r7
 8007cb4:	4622      	mov	r2, r4
 8007cb6:	4631      	mov	r1, r6
 8007cb8:	bf28      	it	cs
 8007cba:	463a      	movcs	r2, r7
 8007cbc:	f7ff f838 	bl	8006d30 <memcpy>
 8007cc0:	4631      	mov	r1, r6
 8007cc2:	4640      	mov	r0, r8
 8007cc4:	f7ff fd0e 	bl	80076e4 <_free_r>
 8007cc8:	e7e1      	b.n	8007c8e <_realloc_r+0x1e>
 8007cca:	4635      	mov	r5, r6
 8007ccc:	e7df      	b.n	8007c8e <_realloc_r+0x1e>

08007cce <__sfputc_r>:
 8007cce:	6893      	ldr	r3, [r2, #8]
 8007cd0:	b410      	push	{r4}
 8007cd2:	3b01      	subs	r3, #1
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	6093      	str	r3, [r2, #8]
 8007cd8:	da07      	bge.n	8007cea <__sfputc_r+0x1c>
 8007cda:	6994      	ldr	r4, [r2, #24]
 8007cdc:	42a3      	cmp	r3, r4
 8007cde:	db01      	blt.n	8007ce4 <__sfputc_r+0x16>
 8007ce0:	290a      	cmp	r1, #10
 8007ce2:	d102      	bne.n	8007cea <__sfputc_r+0x1c>
 8007ce4:	bc10      	pop	{r4}
 8007ce6:	f000 b949 	b.w	8007f7c <__swbuf_r>
 8007cea:	6813      	ldr	r3, [r2, #0]
 8007cec:	1c58      	adds	r0, r3, #1
 8007cee:	6010      	str	r0, [r2, #0]
 8007cf0:	7019      	strb	r1, [r3, #0]
 8007cf2:	4608      	mov	r0, r1
 8007cf4:	bc10      	pop	{r4}
 8007cf6:	4770      	bx	lr

08007cf8 <__sfputs_r>:
 8007cf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007cfa:	4606      	mov	r6, r0
 8007cfc:	460f      	mov	r7, r1
 8007cfe:	4614      	mov	r4, r2
 8007d00:	18d5      	adds	r5, r2, r3
 8007d02:	42ac      	cmp	r4, r5
 8007d04:	d101      	bne.n	8007d0a <__sfputs_r+0x12>
 8007d06:	2000      	movs	r0, #0
 8007d08:	e007      	b.n	8007d1a <__sfputs_r+0x22>
 8007d0a:	463a      	mov	r2, r7
 8007d0c:	4630      	mov	r0, r6
 8007d0e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007d12:	f7ff ffdc 	bl	8007cce <__sfputc_r>
 8007d16:	1c43      	adds	r3, r0, #1
 8007d18:	d1f3      	bne.n	8007d02 <__sfputs_r+0xa>
 8007d1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007d1c <_vfiprintf_r>:
 8007d1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d20:	460d      	mov	r5, r1
 8007d22:	4614      	mov	r4, r2
 8007d24:	4698      	mov	r8, r3
 8007d26:	4606      	mov	r6, r0
 8007d28:	b09d      	sub	sp, #116	; 0x74
 8007d2a:	b118      	cbz	r0, 8007d34 <_vfiprintf_r+0x18>
 8007d2c:	6983      	ldr	r3, [r0, #24]
 8007d2e:	b90b      	cbnz	r3, 8007d34 <_vfiprintf_r+0x18>
 8007d30:	f000 fb02 	bl	8008338 <__sinit>
 8007d34:	4b89      	ldr	r3, [pc, #548]	; (8007f5c <_vfiprintf_r+0x240>)
 8007d36:	429d      	cmp	r5, r3
 8007d38:	d11b      	bne.n	8007d72 <_vfiprintf_r+0x56>
 8007d3a:	6875      	ldr	r5, [r6, #4]
 8007d3c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007d3e:	07d9      	lsls	r1, r3, #31
 8007d40:	d405      	bmi.n	8007d4e <_vfiprintf_r+0x32>
 8007d42:	89ab      	ldrh	r3, [r5, #12]
 8007d44:	059a      	lsls	r2, r3, #22
 8007d46:	d402      	bmi.n	8007d4e <_vfiprintf_r+0x32>
 8007d48:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007d4a:	f000 fb93 	bl	8008474 <__retarget_lock_acquire_recursive>
 8007d4e:	89ab      	ldrh	r3, [r5, #12]
 8007d50:	071b      	lsls	r3, r3, #28
 8007d52:	d501      	bpl.n	8007d58 <_vfiprintf_r+0x3c>
 8007d54:	692b      	ldr	r3, [r5, #16]
 8007d56:	b9eb      	cbnz	r3, 8007d94 <_vfiprintf_r+0x78>
 8007d58:	4629      	mov	r1, r5
 8007d5a:	4630      	mov	r0, r6
 8007d5c:	f000 f960 	bl	8008020 <__swsetup_r>
 8007d60:	b1c0      	cbz	r0, 8007d94 <_vfiprintf_r+0x78>
 8007d62:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007d64:	07dc      	lsls	r4, r3, #31
 8007d66:	d50e      	bpl.n	8007d86 <_vfiprintf_r+0x6a>
 8007d68:	f04f 30ff 	mov.w	r0, #4294967295
 8007d6c:	b01d      	add	sp, #116	; 0x74
 8007d6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d72:	4b7b      	ldr	r3, [pc, #492]	; (8007f60 <_vfiprintf_r+0x244>)
 8007d74:	429d      	cmp	r5, r3
 8007d76:	d101      	bne.n	8007d7c <_vfiprintf_r+0x60>
 8007d78:	68b5      	ldr	r5, [r6, #8]
 8007d7a:	e7df      	b.n	8007d3c <_vfiprintf_r+0x20>
 8007d7c:	4b79      	ldr	r3, [pc, #484]	; (8007f64 <_vfiprintf_r+0x248>)
 8007d7e:	429d      	cmp	r5, r3
 8007d80:	bf08      	it	eq
 8007d82:	68f5      	ldreq	r5, [r6, #12]
 8007d84:	e7da      	b.n	8007d3c <_vfiprintf_r+0x20>
 8007d86:	89ab      	ldrh	r3, [r5, #12]
 8007d88:	0598      	lsls	r0, r3, #22
 8007d8a:	d4ed      	bmi.n	8007d68 <_vfiprintf_r+0x4c>
 8007d8c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007d8e:	f000 fb72 	bl	8008476 <__retarget_lock_release_recursive>
 8007d92:	e7e9      	b.n	8007d68 <_vfiprintf_r+0x4c>
 8007d94:	2300      	movs	r3, #0
 8007d96:	9309      	str	r3, [sp, #36]	; 0x24
 8007d98:	2320      	movs	r3, #32
 8007d9a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007d9e:	2330      	movs	r3, #48	; 0x30
 8007da0:	f04f 0901 	mov.w	r9, #1
 8007da4:	f8cd 800c 	str.w	r8, [sp, #12]
 8007da8:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8007f68 <_vfiprintf_r+0x24c>
 8007dac:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007db0:	4623      	mov	r3, r4
 8007db2:	469a      	mov	sl, r3
 8007db4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007db8:	b10a      	cbz	r2, 8007dbe <_vfiprintf_r+0xa2>
 8007dba:	2a25      	cmp	r2, #37	; 0x25
 8007dbc:	d1f9      	bne.n	8007db2 <_vfiprintf_r+0x96>
 8007dbe:	ebba 0b04 	subs.w	fp, sl, r4
 8007dc2:	d00b      	beq.n	8007ddc <_vfiprintf_r+0xc0>
 8007dc4:	465b      	mov	r3, fp
 8007dc6:	4622      	mov	r2, r4
 8007dc8:	4629      	mov	r1, r5
 8007dca:	4630      	mov	r0, r6
 8007dcc:	f7ff ff94 	bl	8007cf8 <__sfputs_r>
 8007dd0:	3001      	adds	r0, #1
 8007dd2:	f000 80aa 	beq.w	8007f2a <_vfiprintf_r+0x20e>
 8007dd6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007dd8:	445a      	add	r2, fp
 8007dda:	9209      	str	r2, [sp, #36]	; 0x24
 8007ddc:	f89a 3000 	ldrb.w	r3, [sl]
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	f000 80a2 	beq.w	8007f2a <_vfiprintf_r+0x20e>
 8007de6:	2300      	movs	r3, #0
 8007de8:	f04f 32ff 	mov.w	r2, #4294967295
 8007dec:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007df0:	f10a 0a01 	add.w	sl, sl, #1
 8007df4:	9304      	str	r3, [sp, #16]
 8007df6:	9307      	str	r3, [sp, #28]
 8007df8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007dfc:	931a      	str	r3, [sp, #104]	; 0x68
 8007dfe:	4654      	mov	r4, sl
 8007e00:	2205      	movs	r2, #5
 8007e02:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007e06:	4858      	ldr	r0, [pc, #352]	; (8007f68 <_vfiprintf_r+0x24c>)
 8007e08:	f7fe ff84 	bl	8006d14 <memchr>
 8007e0c:	9a04      	ldr	r2, [sp, #16]
 8007e0e:	b9d8      	cbnz	r0, 8007e48 <_vfiprintf_r+0x12c>
 8007e10:	06d1      	lsls	r1, r2, #27
 8007e12:	bf44      	itt	mi
 8007e14:	2320      	movmi	r3, #32
 8007e16:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007e1a:	0713      	lsls	r3, r2, #28
 8007e1c:	bf44      	itt	mi
 8007e1e:	232b      	movmi	r3, #43	; 0x2b
 8007e20:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007e24:	f89a 3000 	ldrb.w	r3, [sl]
 8007e28:	2b2a      	cmp	r3, #42	; 0x2a
 8007e2a:	d015      	beq.n	8007e58 <_vfiprintf_r+0x13c>
 8007e2c:	4654      	mov	r4, sl
 8007e2e:	2000      	movs	r0, #0
 8007e30:	f04f 0c0a 	mov.w	ip, #10
 8007e34:	9a07      	ldr	r2, [sp, #28]
 8007e36:	4621      	mov	r1, r4
 8007e38:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007e3c:	3b30      	subs	r3, #48	; 0x30
 8007e3e:	2b09      	cmp	r3, #9
 8007e40:	d94e      	bls.n	8007ee0 <_vfiprintf_r+0x1c4>
 8007e42:	b1b0      	cbz	r0, 8007e72 <_vfiprintf_r+0x156>
 8007e44:	9207      	str	r2, [sp, #28]
 8007e46:	e014      	b.n	8007e72 <_vfiprintf_r+0x156>
 8007e48:	eba0 0308 	sub.w	r3, r0, r8
 8007e4c:	fa09 f303 	lsl.w	r3, r9, r3
 8007e50:	4313      	orrs	r3, r2
 8007e52:	46a2      	mov	sl, r4
 8007e54:	9304      	str	r3, [sp, #16]
 8007e56:	e7d2      	b.n	8007dfe <_vfiprintf_r+0xe2>
 8007e58:	9b03      	ldr	r3, [sp, #12]
 8007e5a:	1d19      	adds	r1, r3, #4
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	9103      	str	r1, [sp, #12]
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	bfbb      	ittet	lt
 8007e64:	425b      	neglt	r3, r3
 8007e66:	f042 0202 	orrlt.w	r2, r2, #2
 8007e6a:	9307      	strge	r3, [sp, #28]
 8007e6c:	9307      	strlt	r3, [sp, #28]
 8007e6e:	bfb8      	it	lt
 8007e70:	9204      	strlt	r2, [sp, #16]
 8007e72:	7823      	ldrb	r3, [r4, #0]
 8007e74:	2b2e      	cmp	r3, #46	; 0x2e
 8007e76:	d10c      	bne.n	8007e92 <_vfiprintf_r+0x176>
 8007e78:	7863      	ldrb	r3, [r4, #1]
 8007e7a:	2b2a      	cmp	r3, #42	; 0x2a
 8007e7c:	d135      	bne.n	8007eea <_vfiprintf_r+0x1ce>
 8007e7e:	9b03      	ldr	r3, [sp, #12]
 8007e80:	3402      	adds	r4, #2
 8007e82:	1d1a      	adds	r2, r3, #4
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	9203      	str	r2, [sp, #12]
 8007e88:	2b00      	cmp	r3, #0
 8007e8a:	bfb8      	it	lt
 8007e8c:	f04f 33ff 	movlt.w	r3, #4294967295
 8007e90:	9305      	str	r3, [sp, #20]
 8007e92:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 8007f6c <_vfiprintf_r+0x250>
 8007e96:	2203      	movs	r2, #3
 8007e98:	4650      	mov	r0, sl
 8007e9a:	7821      	ldrb	r1, [r4, #0]
 8007e9c:	f7fe ff3a 	bl	8006d14 <memchr>
 8007ea0:	b140      	cbz	r0, 8007eb4 <_vfiprintf_r+0x198>
 8007ea2:	2340      	movs	r3, #64	; 0x40
 8007ea4:	eba0 000a 	sub.w	r0, r0, sl
 8007ea8:	fa03 f000 	lsl.w	r0, r3, r0
 8007eac:	9b04      	ldr	r3, [sp, #16]
 8007eae:	3401      	adds	r4, #1
 8007eb0:	4303      	orrs	r3, r0
 8007eb2:	9304      	str	r3, [sp, #16]
 8007eb4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007eb8:	2206      	movs	r2, #6
 8007eba:	482d      	ldr	r0, [pc, #180]	; (8007f70 <_vfiprintf_r+0x254>)
 8007ebc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007ec0:	f7fe ff28 	bl	8006d14 <memchr>
 8007ec4:	2800      	cmp	r0, #0
 8007ec6:	d03f      	beq.n	8007f48 <_vfiprintf_r+0x22c>
 8007ec8:	4b2a      	ldr	r3, [pc, #168]	; (8007f74 <_vfiprintf_r+0x258>)
 8007eca:	bb1b      	cbnz	r3, 8007f14 <_vfiprintf_r+0x1f8>
 8007ecc:	9b03      	ldr	r3, [sp, #12]
 8007ece:	3307      	adds	r3, #7
 8007ed0:	f023 0307 	bic.w	r3, r3, #7
 8007ed4:	3308      	adds	r3, #8
 8007ed6:	9303      	str	r3, [sp, #12]
 8007ed8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007eda:	443b      	add	r3, r7
 8007edc:	9309      	str	r3, [sp, #36]	; 0x24
 8007ede:	e767      	b.n	8007db0 <_vfiprintf_r+0x94>
 8007ee0:	460c      	mov	r4, r1
 8007ee2:	2001      	movs	r0, #1
 8007ee4:	fb0c 3202 	mla	r2, ip, r2, r3
 8007ee8:	e7a5      	b.n	8007e36 <_vfiprintf_r+0x11a>
 8007eea:	2300      	movs	r3, #0
 8007eec:	f04f 0c0a 	mov.w	ip, #10
 8007ef0:	4619      	mov	r1, r3
 8007ef2:	3401      	adds	r4, #1
 8007ef4:	9305      	str	r3, [sp, #20]
 8007ef6:	4620      	mov	r0, r4
 8007ef8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007efc:	3a30      	subs	r2, #48	; 0x30
 8007efe:	2a09      	cmp	r2, #9
 8007f00:	d903      	bls.n	8007f0a <_vfiprintf_r+0x1ee>
 8007f02:	2b00      	cmp	r3, #0
 8007f04:	d0c5      	beq.n	8007e92 <_vfiprintf_r+0x176>
 8007f06:	9105      	str	r1, [sp, #20]
 8007f08:	e7c3      	b.n	8007e92 <_vfiprintf_r+0x176>
 8007f0a:	4604      	mov	r4, r0
 8007f0c:	2301      	movs	r3, #1
 8007f0e:	fb0c 2101 	mla	r1, ip, r1, r2
 8007f12:	e7f0      	b.n	8007ef6 <_vfiprintf_r+0x1da>
 8007f14:	ab03      	add	r3, sp, #12
 8007f16:	9300      	str	r3, [sp, #0]
 8007f18:	462a      	mov	r2, r5
 8007f1a:	4630      	mov	r0, r6
 8007f1c:	4b16      	ldr	r3, [pc, #88]	; (8007f78 <_vfiprintf_r+0x25c>)
 8007f1e:	a904      	add	r1, sp, #16
 8007f20:	f7fc f876 	bl	8004010 <_printf_float>
 8007f24:	4607      	mov	r7, r0
 8007f26:	1c78      	adds	r0, r7, #1
 8007f28:	d1d6      	bne.n	8007ed8 <_vfiprintf_r+0x1bc>
 8007f2a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007f2c:	07d9      	lsls	r1, r3, #31
 8007f2e:	d405      	bmi.n	8007f3c <_vfiprintf_r+0x220>
 8007f30:	89ab      	ldrh	r3, [r5, #12]
 8007f32:	059a      	lsls	r2, r3, #22
 8007f34:	d402      	bmi.n	8007f3c <_vfiprintf_r+0x220>
 8007f36:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007f38:	f000 fa9d 	bl	8008476 <__retarget_lock_release_recursive>
 8007f3c:	89ab      	ldrh	r3, [r5, #12]
 8007f3e:	065b      	lsls	r3, r3, #25
 8007f40:	f53f af12 	bmi.w	8007d68 <_vfiprintf_r+0x4c>
 8007f44:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007f46:	e711      	b.n	8007d6c <_vfiprintf_r+0x50>
 8007f48:	ab03      	add	r3, sp, #12
 8007f4a:	9300      	str	r3, [sp, #0]
 8007f4c:	462a      	mov	r2, r5
 8007f4e:	4630      	mov	r0, r6
 8007f50:	4b09      	ldr	r3, [pc, #36]	; (8007f78 <_vfiprintf_r+0x25c>)
 8007f52:	a904      	add	r1, sp, #16
 8007f54:	f7fc faf8 	bl	8004548 <_printf_i>
 8007f58:	e7e4      	b.n	8007f24 <_vfiprintf_r+0x208>
 8007f5a:	bf00      	nop
 8007f5c:	08008be4 	.word	0x08008be4
 8007f60:	08008c04 	.word	0x08008c04
 8007f64:	08008bc4 	.word	0x08008bc4
 8007f68:	08008b74 	.word	0x08008b74
 8007f6c:	08008b7a 	.word	0x08008b7a
 8007f70:	08008b7e 	.word	0x08008b7e
 8007f74:	08004011 	.word	0x08004011
 8007f78:	08007cf9 	.word	0x08007cf9

08007f7c <__swbuf_r>:
 8007f7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f7e:	460e      	mov	r6, r1
 8007f80:	4614      	mov	r4, r2
 8007f82:	4605      	mov	r5, r0
 8007f84:	b118      	cbz	r0, 8007f8e <__swbuf_r+0x12>
 8007f86:	6983      	ldr	r3, [r0, #24]
 8007f88:	b90b      	cbnz	r3, 8007f8e <__swbuf_r+0x12>
 8007f8a:	f000 f9d5 	bl	8008338 <__sinit>
 8007f8e:	4b21      	ldr	r3, [pc, #132]	; (8008014 <__swbuf_r+0x98>)
 8007f90:	429c      	cmp	r4, r3
 8007f92:	d12b      	bne.n	8007fec <__swbuf_r+0x70>
 8007f94:	686c      	ldr	r4, [r5, #4]
 8007f96:	69a3      	ldr	r3, [r4, #24]
 8007f98:	60a3      	str	r3, [r4, #8]
 8007f9a:	89a3      	ldrh	r3, [r4, #12]
 8007f9c:	071a      	lsls	r2, r3, #28
 8007f9e:	d52f      	bpl.n	8008000 <__swbuf_r+0x84>
 8007fa0:	6923      	ldr	r3, [r4, #16]
 8007fa2:	b36b      	cbz	r3, 8008000 <__swbuf_r+0x84>
 8007fa4:	6923      	ldr	r3, [r4, #16]
 8007fa6:	6820      	ldr	r0, [r4, #0]
 8007fa8:	b2f6      	uxtb	r6, r6
 8007faa:	1ac0      	subs	r0, r0, r3
 8007fac:	6963      	ldr	r3, [r4, #20]
 8007fae:	4637      	mov	r7, r6
 8007fb0:	4283      	cmp	r3, r0
 8007fb2:	dc04      	bgt.n	8007fbe <__swbuf_r+0x42>
 8007fb4:	4621      	mov	r1, r4
 8007fb6:	4628      	mov	r0, r5
 8007fb8:	f000 f92a 	bl	8008210 <_fflush_r>
 8007fbc:	bb30      	cbnz	r0, 800800c <__swbuf_r+0x90>
 8007fbe:	68a3      	ldr	r3, [r4, #8]
 8007fc0:	3001      	adds	r0, #1
 8007fc2:	3b01      	subs	r3, #1
 8007fc4:	60a3      	str	r3, [r4, #8]
 8007fc6:	6823      	ldr	r3, [r4, #0]
 8007fc8:	1c5a      	adds	r2, r3, #1
 8007fca:	6022      	str	r2, [r4, #0]
 8007fcc:	701e      	strb	r6, [r3, #0]
 8007fce:	6963      	ldr	r3, [r4, #20]
 8007fd0:	4283      	cmp	r3, r0
 8007fd2:	d004      	beq.n	8007fde <__swbuf_r+0x62>
 8007fd4:	89a3      	ldrh	r3, [r4, #12]
 8007fd6:	07db      	lsls	r3, r3, #31
 8007fd8:	d506      	bpl.n	8007fe8 <__swbuf_r+0x6c>
 8007fda:	2e0a      	cmp	r6, #10
 8007fdc:	d104      	bne.n	8007fe8 <__swbuf_r+0x6c>
 8007fde:	4621      	mov	r1, r4
 8007fe0:	4628      	mov	r0, r5
 8007fe2:	f000 f915 	bl	8008210 <_fflush_r>
 8007fe6:	b988      	cbnz	r0, 800800c <__swbuf_r+0x90>
 8007fe8:	4638      	mov	r0, r7
 8007fea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007fec:	4b0a      	ldr	r3, [pc, #40]	; (8008018 <__swbuf_r+0x9c>)
 8007fee:	429c      	cmp	r4, r3
 8007ff0:	d101      	bne.n	8007ff6 <__swbuf_r+0x7a>
 8007ff2:	68ac      	ldr	r4, [r5, #8]
 8007ff4:	e7cf      	b.n	8007f96 <__swbuf_r+0x1a>
 8007ff6:	4b09      	ldr	r3, [pc, #36]	; (800801c <__swbuf_r+0xa0>)
 8007ff8:	429c      	cmp	r4, r3
 8007ffa:	bf08      	it	eq
 8007ffc:	68ec      	ldreq	r4, [r5, #12]
 8007ffe:	e7ca      	b.n	8007f96 <__swbuf_r+0x1a>
 8008000:	4621      	mov	r1, r4
 8008002:	4628      	mov	r0, r5
 8008004:	f000 f80c 	bl	8008020 <__swsetup_r>
 8008008:	2800      	cmp	r0, #0
 800800a:	d0cb      	beq.n	8007fa4 <__swbuf_r+0x28>
 800800c:	f04f 37ff 	mov.w	r7, #4294967295
 8008010:	e7ea      	b.n	8007fe8 <__swbuf_r+0x6c>
 8008012:	bf00      	nop
 8008014:	08008be4 	.word	0x08008be4
 8008018:	08008c04 	.word	0x08008c04
 800801c:	08008bc4 	.word	0x08008bc4

08008020 <__swsetup_r>:
 8008020:	4b32      	ldr	r3, [pc, #200]	; (80080ec <__swsetup_r+0xcc>)
 8008022:	b570      	push	{r4, r5, r6, lr}
 8008024:	681d      	ldr	r5, [r3, #0]
 8008026:	4606      	mov	r6, r0
 8008028:	460c      	mov	r4, r1
 800802a:	b125      	cbz	r5, 8008036 <__swsetup_r+0x16>
 800802c:	69ab      	ldr	r3, [r5, #24]
 800802e:	b913      	cbnz	r3, 8008036 <__swsetup_r+0x16>
 8008030:	4628      	mov	r0, r5
 8008032:	f000 f981 	bl	8008338 <__sinit>
 8008036:	4b2e      	ldr	r3, [pc, #184]	; (80080f0 <__swsetup_r+0xd0>)
 8008038:	429c      	cmp	r4, r3
 800803a:	d10f      	bne.n	800805c <__swsetup_r+0x3c>
 800803c:	686c      	ldr	r4, [r5, #4]
 800803e:	89a3      	ldrh	r3, [r4, #12]
 8008040:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008044:	0719      	lsls	r1, r3, #28
 8008046:	d42c      	bmi.n	80080a2 <__swsetup_r+0x82>
 8008048:	06dd      	lsls	r5, r3, #27
 800804a:	d411      	bmi.n	8008070 <__swsetup_r+0x50>
 800804c:	2309      	movs	r3, #9
 800804e:	6033      	str	r3, [r6, #0]
 8008050:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008054:	f04f 30ff 	mov.w	r0, #4294967295
 8008058:	81a3      	strh	r3, [r4, #12]
 800805a:	e03e      	b.n	80080da <__swsetup_r+0xba>
 800805c:	4b25      	ldr	r3, [pc, #148]	; (80080f4 <__swsetup_r+0xd4>)
 800805e:	429c      	cmp	r4, r3
 8008060:	d101      	bne.n	8008066 <__swsetup_r+0x46>
 8008062:	68ac      	ldr	r4, [r5, #8]
 8008064:	e7eb      	b.n	800803e <__swsetup_r+0x1e>
 8008066:	4b24      	ldr	r3, [pc, #144]	; (80080f8 <__swsetup_r+0xd8>)
 8008068:	429c      	cmp	r4, r3
 800806a:	bf08      	it	eq
 800806c:	68ec      	ldreq	r4, [r5, #12]
 800806e:	e7e6      	b.n	800803e <__swsetup_r+0x1e>
 8008070:	0758      	lsls	r0, r3, #29
 8008072:	d512      	bpl.n	800809a <__swsetup_r+0x7a>
 8008074:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008076:	b141      	cbz	r1, 800808a <__swsetup_r+0x6a>
 8008078:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800807c:	4299      	cmp	r1, r3
 800807e:	d002      	beq.n	8008086 <__swsetup_r+0x66>
 8008080:	4630      	mov	r0, r6
 8008082:	f7ff fb2f 	bl	80076e4 <_free_r>
 8008086:	2300      	movs	r3, #0
 8008088:	6363      	str	r3, [r4, #52]	; 0x34
 800808a:	89a3      	ldrh	r3, [r4, #12]
 800808c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008090:	81a3      	strh	r3, [r4, #12]
 8008092:	2300      	movs	r3, #0
 8008094:	6063      	str	r3, [r4, #4]
 8008096:	6923      	ldr	r3, [r4, #16]
 8008098:	6023      	str	r3, [r4, #0]
 800809a:	89a3      	ldrh	r3, [r4, #12]
 800809c:	f043 0308 	orr.w	r3, r3, #8
 80080a0:	81a3      	strh	r3, [r4, #12]
 80080a2:	6923      	ldr	r3, [r4, #16]
 80080a4:	b94b      	cbnz	r3, 80080ba <__swsetup_r+0x9a>
 80080a6:	89a3      	ldrh	r3, [r4, #12]
 80080a8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80080ac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80080b0:	d003      	beq.n	80080ba <__swsetup_r+0x9a>
 80080b2:	4621      	mov	r1, r4
 80080b4:	4630      	mov	r0, r6
 80080b6:	f000 fa05 	bl	80084c4 <__smakebuf_r>
 80080ba:	89a0      	ldrh	r0, [r4, #12]
 80080bc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80080c0:	f010 0301 	ands.w	r3, r0, #1
 80080c4:	d00a      	beq.n	80080dc <__swsetup_r+0xbc>
 80080c6:	2300      	movs	r3, #0
 80080c8:	60a3      	str	r3, [r4, #8]
 80080ca:	6963      	ldr	r3, [r4, #20]
 80080cc:	425b      	negs	r3, r3
 80080ce:	61a3      	str	r3, [r4, #24]
 80080d0:	6923      	ldr	r3, [r4, #16]
 80080d2:	b943      	cbnz	r3, 80080e6 <__swsetup_r+0xc6>
 80080d4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80080d8:	d1ba      	bne.n	8008050 <__swsetup_r+0x30>
 80080da:	bd70      	pop	{r4, r5, r6, pc}
 80080dc:	0781      	lsls	r1, r0, #30
 80080de:	bf58      	it	pl
 80080e0:	6963      	ldrpl	r3, [r4, #20]
 80080e2:	60a3      	str	r3, [r4, #8]
 80080e4:	e7f4      	b.n	80080d0 <__swsetup_r+0xb0>
 80080e6:	2000      	movs	r0, #0
 80080e8:	e7f7      	b.n	80080da <__swsetup_r+0xba>
 80080ea:	bf00      	nop
 80080ec:	2000000c 	.word	0x2000000c
 80080f0:	08008be4 	.word	0x08008be4
 80080f4:	08008c04 	.word	0x08008c04
 80080f8:	08008bc4 	.word	0x08008bc4

080080fc <abort>:
 80080fc:	2006      	movs	r0, #6
 80080fe:	b508      	push	{r3, lr}
 8008100:	f000 fa50 	bl	80085a4 <raise>
 8008104:	2001      	movs	r0, #1
 8008106:	f7f8 ff6a 	bl	8000fde <_exit>
	...

0800810c <__sflush_r>:
 800810c:	898a      	ldrh	r2, [r1, #12]
 800810e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008110:	4605      	mov	r5, r0
 8008112:	0710      	lsls	r0, r2, #28
 8008114:	460c      	mov	r4, r1
 8008116:	d457      	bmi.n	80081c8 <__sflush_r+0xbc>
 8008118:	684b      	ldr	r3, [r1, #4]
 800811a:	2b00      	cmp	r3, #0
 800811c:	dc04      	bgt.n	8008128 <__sflush_r+0x1c>
 800811e:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008120:	2b00      	cmp	r3, #0
 8008122:	dc01      	bgt.n	8008128 <__sflush_r+0x1c>
 8008124:	2000      	movs	r0, #0
 8008126:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008128:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800812a:	2e00      	cmp	r6, #0
 800812c:	d0fa      	beq.n	8008124 <__sflush_r+0x18>
 800812e:	2300      	movs	r3, #0
 8008130:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008134:	682f      	ldr	r7, [r5, #0]
 8008136:	602b      	str	r3, [r5, #0]
 8008138:	d032      	beq.n	80081a0 <__sflush_r+0x94>
 800813a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800813c:	89a3      	ldrh	r3, [r4, #12]
 800813e:	075a      	lsls	r2, r3, #29
 8008140:	d505      	bpl.n	800814e <__sflush_r+0x42>
 8008142:	6863      	ldr	r3, [r4, #4]
 8008144:	1ac0      	subs	r0, r0, r3
 8008146:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008148:	b10b      	cbz	r3, 800814e <__sflush_r+0x42>
 800814a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800814c:	1ac0      	subs	r0, r0, r3
 800814e:	2300      	movs	r3, #0
 8008150:	4602      	mov	r2, r0
 8008152:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008154:	4628      	mov	r0, r5
 8008156:	6a21      	ldr	r1, [r4, #32]
 8008158:	47b0      	blx	r6
 800815a:	1c43      	adds	r3, r0, #1
 800815c:	89a3      	ldrh	r3, [r4, #12]
 800815e:	d106      	bne.n	800816e <__sflush_r+0x62>
 8008160:	6829      	ldr	r1, [r5, #0]
 8008162:	291d      	cmp	r1, #29
 8008164:	d82c      	bhi.n	80081c0 <__sflush_r+0xb4>
 8008166:	4a29      	ldr	r2, [pc, #164]	; (800820c <__sflush_r+0x100>)
 8008168:	40ca      	lsrs	r2, r1
 800816a:	07d6      	lsls	r6, r2, #31
 800816c:	d528      	bpl.n	80081c0 <__sflush_r+0xb4>
 800816e:	2200      	movs	r2, #0
 8008170:	6062      	str	r2, [r4, #4]
 8008172:	6922      	ldr	r2, [r4, #16]
 8008174:	04d9      	lsls	r1, r3, #19
 8008176:	6022      	str	r2, [r4, #0]
 8008178:	d504      	bpl.n	8008184 <__sflush_r+0x78>
 800817a:	1c42      	adds	r2, r0, #1
 800817c:	d101      	bne.n	8008182 <__sflush_r+0x76>
 800817e:	682b      	ldr	r3, [r5, #0]
 8008180:	b903      	cbnz	r3, 8008184 <__sflush_r+0x78>
 8008182:	6560      	str	r0, [r4, #84]	; 0x54
 8008184:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008186:	602f      	str	r7, [r5, #0]
 8008188:	2900      	cmp	r1, #0
 800818a:	d0cb      	beq.n	8008124 <__sflush_r+0x18>
 800818c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008190:	4299      	cmp	r1, r3
 8008192:	d002      	beq.n	800819a <__sflush_r+0x8e>
 8008194:	4628      	mov	r0, r5
 8008196:	f7ff faa5 	bl	80076e4 <_free_r>
 800819a:	2000      	movs	r0, #0
 800819c:	6360      	str	r0, [r4, #52]	; 0x34
 800819e:	e7c2      	b.n	8008126 <__sflush_r+0x1a>
 80081a0:	6a21      	ldr	r1, [r4, #32]
 80081a2:	2301      	movs	r3, #1
 80081a4:	4628      	mov	r0, r5
 80081a6:	47b0      	blx	r6
 80081a8:	1c41      	adds	r1, r0, #1
 80081aa:	d1c7      	bne.n	800813c <__sflush_r+0x30>
 80081ac:	682b      	ldr	r3, [r5, #0]
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	d0c4      	beq.n	800813c <__sflush_r+0x30>
 80081b2:	2b1d      	cmp	r3, #29
 80081b4:	d001      	beq.n	80081ba <__sflush_r+0xae>
 80081b6:	2b16      	cmp	r3, #22
 80081b8:	d101      	bne.n	80081be <__sflush_r+0xb2>
 80081ba:	602f      	str	r7, [r5, #0]
 80081bc:	e7b2      	b.n	8008124 <__sflush_r+0x18>
 80081be:	89a3      	ldrh	r3, [r4, #12]
 80081c0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80081c4:	81a3      	strh	r3, [r4, #12]
 80081c6:	e7ae      	b.n	8008126 <__sflush_r+0x1a>
 80081c8:	690f      	ldr	r7, [r1, #16]
 80081ca:	2f00      	cmp	r7, #0
 80081cc:	d0aa      	beq.n	8008124 <__sflush_r+0x18>
 80081ce:	0793      	lsls	r3, r2, #30
 80081d0:	bf18      	it	ne
 80081d2:	2300      	movne	r3, #0
 80081d4:	680e      	ldr	r6, [r1, #0]
 80081d6:	bf08      	it	eq
 80081d8:	694b      	ldreq	r3, [r1, #20]
 80081da:	1bf6      	subs	r6, r6, r7
 80081dc:	600f      	str	r7, [r1, #0]
 80081de:	608b      	str	r3, [r1, #8]
 80081e0:	2e00      	cmp	r6, #0
 80081e2:	dd9f      	ble.n	8008124 <__sflush_r+0x18>
 80081e4:	4633      	mov	r3, r6
 80081e6:	463a      	mov	r2, r7
 80081e8:	4628      	mov	r0, r5
 80081ea:	6a21      	ldr	r1, [r4, #32]
 80081ec:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 80081f0:	47e0      	blx	ip
 80081f2:	2800      	cmp	r0, #0
 80081f4:	dc06      	bgt.n	8008204 <__sflush_r+0xf8>
 80081f6:	89a3      	ldrh	r3, [r4, #12]
 80081f8:	f04f 30ff 	mov.w	r0, #4294967295
 80081fc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008200:	81a3      	strh	r3, [r4, #12]
 8008202:	e790      	b.n	8008126 <__sflush_r+0x1a>
 8008204:	4407      	add	r7, r0
 8008206:	1a36      	subs	r6, r6, r0
 8008208:	e7ea      	b.n	80081e0 <__sflush_r+0xd4>
 800820a:	bf00      	nop
 800820c:	20400001 	.word	0x20400001

08008210 <_fflush_r>:
 8008210:	b538      	push	{r3, r4, r5, lr}
 8008212:	690b      	ldr	r3, [r1, #16]
 8008214:	4605      	mov	r5, r0
 8008216:	460c      	mov	r4, r1
 8008218:	b913      	cbnz	r3, 8008220 <_fflush_r+0x10>
 800821a:	2500      	movs	r5, #0
 800821c:	4628      	mov	r0, r5
 800821e:	bd38      	pop	{r3, r4, r5, pc}
 8008220:	b118      	cbz	r0, 800822a <_fflush_r+0x1a>
 8008222:	6983      	ldr	r3, [r0, #24]
 8008224:	b90b      	cbnz	r3, 800822a <_fflush_r+0x1a>
 8008226:	f000 f887 	bl	8008338 <__sinit>
 800822a:	4b14      	ldr	r3, [pc, #80]	; (800827c <_fflush_r+0x6c>)
 800822c:	429c      	cmp	r4, r3
 800822e:	d11b      	bne.n	8008268 <_fflush_r+0x58>
 8008230:	686c      	ldr	r4, [r5, #4]
 8008232:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008236:	2b00      	cmp	r3, #0
 8008238:	d0ef      	beq.n	800821a <_fflush_r+0xa>
 800823a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800823c:	07d0      	lsls	r0, r2, #31
 800823e:	d404      	bmi.n	800824a <_fflush_r+0x3a>
 8008240:	0599      	lsls	r1, r3, #22
 8008242:	d402      	bmi.n	800824a <_fflush_r+0x3a>
 8008244:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008246:	f000 f915 	bl	8008474 <__retarget_lock_acquire_recursive>
 800824a:	4628      	mov	r0, r5
 800824c:	4621      	mov	r1, r4
 800824e:	f7ff ff5d 	bl	800810c <__sflush_r>
 8008252:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008254:	4605      	mov	r5, r0
 8008256:	07da      	lsls	r2, r3, #31
 8008258:	d4e0      	bmi.n	800821c <_fflush_r+0xc>
 800825a:	89a3      	ldrh	r3, [r4, #12]
 800825c:	059b      	lsls	r3, r3, #22
 800825e:	d4dd      	bmi.n	800821c <_fflush_r+0xc>
 8008260:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008262:	f000 f908 	bl	8008476 <__retarget_lock_release_recursive>
 8008266:	e7d9      	b.n	800821c <_fflush_r+0xc>
 8008268:	4b05      	ldr	r3, [pc, #20]	; (8008280 <_fflush_r+0x70>)
 800826a:	429c      	cmp	r4, r3
 800826c:	d101      	bne.n	8008272 <_fflush_r+0x62>
 800826e:	68ac      	ldr	r4, [r5, #8]
 8008270:	e7df      	b.n	8008232 <_fflush_r+0x22>
 8008272:	4b04      	ldr	r3, [pc, #16]	; (8008284 <_fflush_r+0x74>)
 8008274:	429c      	cmp	r4, r3
 8008276:	bf08      	it	eq
 8008278:	68ec      	ldreq	r4, [r5, #12]
 800827a:	e7da      	b.n	8008232 <_fflush_r+0x22>
 800827c:	08008be4 	.word	0x08008be4
 8008280:	08008c04 	.word	0x08008c04
 8008284:	08008bc4 	.word	0x08008bc4

08008288 <std>:
 8008288:	2300      	movs	r3, #0
 800828a:	b510      	push	{r4, lr}
 800828c:	4604      	mov	r4, r0
 800828e:	e9c0 3300 	strd	r3, r3, [r0]
 8008292:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008296:	6083      	str	r3, [r0, #8]
 8008298:	8181      	strh	r1, [r0, #12]
 800829a:	6643      	str	r3, [r0, #100]	; 0x64
 800829c:	81c2      	strh	r2, [r0, #14]
 800829e:	6183      	str	r3, [r0, #24]
 80082a0:	4619      	mov	r1, r3
 80082a2:	2208      	movs	r2, #8
 80082a4:	305c      	adds	r0, #92	; 0x5c
 80082a6:	f7fb fe0d 	bl	8003ec4 <memset>
 80082aa:	4b05      	ldr	r3, [pc, #20]	; (80082c0 <std+0x38>)
 80082ac:	6224      	str	r4, [r4, #32]
 80082ae:	6263      	str	r3, [r4, #36]	; 0x24
 80082b0:	4b04      	ldr	r3, [pc, #16]	; (80082c4 <std+0x3c>)
 80082b2:	62a3      	str	r3, [r4, #40]	; 0x28
 80082b4:	4b04      	ldr	r3, [pc, #16]	; (80082c8 <std+0x40>)
 80082b6:	62e3      	str	r3, [r4, #44]	; 0x2c
 80082b8:	4b04      	ldr	r3, [pc, #16]	; (80082cc <std+0x44>)
 80082ba:	6323      	str	r3, [r4, #48]	; 0x30
 80082bc:	bd10      	pop	{r4, pc}
 80082be:	bf00      	nop
 80082c0:	080085dd 	.word	0x080085dd
 80082c4:	080085ff 	.word	0x080085ff
 80082c8:	08008637 	.word	0x08008637
 80082cc:	0800865b 	.word	0x0800865b

080082d0 <_cleanup_r>:
 80082d0:	4901      	ldr	r1, [pc, #4]	; (80082d8 <_cleanup_r+0x8>)
 80082d2:	f000 b8af 	b.w	8008434 <_fwalk_reent>
 80082d6:	bf00      	nop
 80082d8:	08008211 	.word	0x08008211

080082dc <__sfmoreglue>:
 80082dc:	2268      	movs	r2, #104	; 0x68
 80082de:	b570      	push	{r4, r5, r6, lr}
 80082e0:	1e4d      	subs	r5, r1, #1
 80082e2:	4355      	muls	r5, r2
 80082e4:	460e      	mov	r6, r1
 80082e6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80082ea:	f7ff fa63 	bl	80077b4 <_malloc_r>
 80082ee:	4604      	mov	r4, r0
 80082f0:	b140      	cbz	r0, 8008304 <__sfmoreglue+0x28>
 80082f2:	2100      	movs	r1, #0
 80082f4:	e9c0 1600 	strd	r1, r6, [r0]
 80082f8:	300c      	adds	r0, #12
 80082fa:	60a0      	str	r0, [r4, #8]
 80082fc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008300:	f7fb fde0 	bl	8003ec4 <memset>
 8008304:	4620      	mov	r0, r4
 8008306:	bd70      	pop	{r4, r5, r6, pc}

08008308 <__sfp_lock_acquire>:
 8008308:	4801      	ldr	r0, [pc, #4]	; (8008310 <__sfp_lock_acquire+0x8>)
 800830a:	f000 b8b3 	b.w	8008474 <__retarget_lock_acquire_recursive>
 800830e:	bf00      	nop
 8008310:	20000379 	.word	0x20000379

08008314 <__sfp_lock_release>:
 8008314:	4801      	ldr	r0, [pc, #4]	; (800831c <__sfp_lock_release+0x8>)
 8008316:	f000 b8ae 	b.w	8008476 <__retarget_lock_release_recursive>
 800831a:	bf00      	nop
 800831c:	20000379 	.word	0x20000379

08008320 <__sinit_lock_acquire>:
 8008320:	4801      	ldr	r0, [pc, #4]	; (8008328 <__sinit_lock_acquire+0x8>)
 8008322:	f000 b8a7 	b.w	8008474 <__retarget_lock_acquire_recursive>
 8008326:	bf00      	nop
 8008328:	2000037a 	.word	0x2000037a

0800832c <__sinit_lock_release>:
 800832c:	4801      	ldr	r0, [pc, #4]	; (8008334 <__sinit_lock_release+0x8>)
 800832e:	f000 b8a2 	b.w	8008476 <__retarget_lock_release_recursive>
 8008332:	bf00      	nop
 8008334:	2000037a 	.word	0x2000037a

08008338 <__sinit>:
 8008338:	b510      	push	{r4, lr}
 800833a:	4604      	mov	r4, r0
 800833c:	f7ff fff0 	bl	8008320 <__sinit_lock_acquire>
 8008340:	69a3      	ldr	r3, [r4, #24]
 8008342:	b11b      	cbz	r3, 800834c <__sinit+0x14>
 8008344:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008348:	f7ff bff0 	b.w	800832c <__sinit_lock_release>
 800834c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008350:	6523      	str	r3, [r4, #80]	; 0x50
 8008352:	4b13      	ldr	r3, [pc, #76]	; (80083a0 <__sinit+0x68>)
 8008354:	4a13      	ldr	r2, [pc, #76]	; (80083a4 <__sinit+0x6c>)
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	62a2      	str	r2, [r4, #40]	; 0x28
 800835a:	42a3      	cmp	r3, r4
 800835c:	bf08      	it	eq
 800835e:	2301      	moveq	r3, #1
 8008360:	4620      	mov	r0, r4
 8008362:	bf08      	it	eq
 8008364:	61a3      	streq	r3, [r4, #24]
 8008366:	f000 f81f 	bl	80083a8 <__sfp>
 800836a:	6060      	str	r0, [r4, #4]
 800836c:	4620      	mov	r0, r4
 800836e:	f000 f81b 	bl	80083a8 <__sfp>
 8008372:	60a0      	str	r0, [r4, #8]
 8008374:	4620      	mov	r0, r4
 8008376:	f000 f817 	bl	80083a8 <__sfp>
 800837a:	2200      	movs	r2, #0
 800837c:	2104      	movs	r1, #4
 800837e:	60e0      	str	r0, [r4, #12]
 8008380:	6860      	ldr	r0, [r4, #4]
 8008382:	f7ff ff81 	bl	8008288 <std>
 8008386:	2201      	movs	r2, #1
 8008388:	2109      	movs	r1, #9
 800838a:	68a0      	ldr	r0, [r4, #8]
 800838c:	f7ff ff7c 	bl	8008288 <std>
 8008390:	2202      	movs	r2, #2
 8008392:	2112      	movs	r1, #18
 8008394:	68e0      	ldr	r0, [r4, #12]
 8008396:	f7ff ff77 	bl	8008288 <std>
 800839a:	2301      	movs	r3, #1
 800839c:	61a3      	str	r3, [r4, #24]
 800839e:	e7d1      	b.n	8008344 <__sinit+0xc>
 80083a0:	0800877c 	.word	0x0800877c
 80083a4:	080082d1 	.word	0x080082d1

080083a8 <__sfp>:
 80083a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80083aa:	4607      	mov	r7, r0
 80083ac:	f7ff ffac 	bl	8008308 <__sfp_lock_acquire>
 80083b0:	4b1e      	ldr	r3, [pc, #120]	; (800842c <__sfp+0x84>)
 80083b2:	681e      	ldr	r6, [r3, #0]
 80083b4:	69b3      	ldr	r3, [r6, #24]
 80083b6:	b913      	cbnz	r3, 80083be <__sfp+0x16>
 80083b8:	4630      	mov	r0, r6
 80083ba:	f7ff ffbd 	bl	8008338 <__sinit>
 80083be:	3648      	adds	r6, #72	; 0x48
 80083c0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80083c4:	3b01      	subs	r3, #1
 80083c6:	d503      	bpl.n	80083d0 <__sfp+0x28>
 80083c8:	6833      	ldr	r3, [r6, #0]
 80083ca:	b30b      	cbz	r3, 8008410 <__sfp+0x68>
 80083cc:	6836      	ldr	r6, [r6, #0]
 80083ce:	e7f7      	b.n	80083c0 <__sfp+0x18>
 80083d0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80083d4:	b9d5      	cbnz	r5, 800840c <__sfp+0x64>
 80083d6:	4b16      	ldr	r3, [pc, #88]	; (8008430 <__sfp+0x88>)
 80083d8:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80083dc:	60e3      	str	r3, [r4, #12]
 80083de:	6665      	str	r5, [r4, #100]	; 0x64
 80083e0:	f000 f847 	bl	8008472 <__retarget_lock_init_recursive>
 80083e4:	f7ff ff96 	bl	8008314 <__sfp_lock_release>
 80083e8:	2208      	movs	r2, #8
 80083ea:	4629      	mov	r1, r5
 80083ec:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80083f0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80083f4:	6025      	str	r5, [r4, #0]
 80083f6:	61a5      	str	r5, [r4, #24]
 80083f8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80083fc:	f7fb fd62 	bl	8003ec4 <memset>
 8008400:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008404:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008408:	4620      	mov	r0, r4
 800840a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800840c:	3468      	adds	r4, #104	; 0x68
 800840e:	e7d9      	b.n	80083c4 <__sfp+0x1c>
 8008410:	2104      	movs	r1, #4
 8008412:	4638      	mov	r0, r7
 8008414:	f7ff ff62 	bl	80082dc <__sfmoreglue>
 8008418:	4604      	mov	r4, r0
 800841a:	6030      	str	r0, [r6, #0]
 800841c:	2800      	cmp	r0, #0
 800841e:	d1d5      	bne.n	80083cc <__sfp+0x24>
 8008420:	f7ff ff78 	bl	8008314 <__sfp_lock_release>
 8008424:	230c      	movs	r3, #12
 8008426:	603b      	str	r3, [r7, #0]
 8008428:	e7ee      	b.n	8008408 <__sfp+0x60>
 800842a:	bf00      	nop
 800842c:	0800877c 	.word	0x0800877c
 8008430:	ffff0001 	.word	0xffff0001

08008434 <_fwalk_reent>:
 8008434:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008438:	4606      	mov	r6, r0
 800843a:	4688      	mov	r8, r1
 800843c:	2700      	movs	r7, #0
 800843e:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008442:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008446:	f1b9 0901 	subs.w	r9, r9, #1
 800844a:	d505      	bpl.n	8008458 <_fwalk_reent+0x24>
 800844c:	6824      	ldr	r4, [r4, #0]
 800844e:	2c00      	cmp	r4, #0
 8008450:	d1f7      	bne.n	8008442 <_fwalk_reent+0xe>
 8008452:	4638      	mov	r0, r7
 8008454:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008458:	89ab      	ldrh	r3, [r5, #12]
 800845a:	2b01      	cmp	r3, #1
 800845c:	d907      	bls.n	800846e <_fwalk_reent+0x3a>
 800845e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008462:	3301      	adds	r3, #1
 8008464:	d003      	beq.n	800846e <_fwalk_reent+0x3a>
 8008466:	4629      	mov	r1, r5
 8008468:	4630      	mov	r0, r6
 800846a:	47c0      	blx	r8
 800846c:	4307      	orrs	r7, r0
 800846e:	3568      	adds	r5, #104	; 0x68
 8008470:	e7e9      	b.n	8008446 <_fwalk_reent+0x12>

08008472 <__retarget_lock_init_recursive>:
 8008472:	4770      	bx	lr

08008474 <__retarget_lock_acquire_recursive>:
 8008474:	4770      	bx	lr

08008476 <__retarget_lock_release_recursive>:
 8008476:	4770      	bx	lr

08008478 <__swhatbuf_r>:
 8008478:	b570      	push	{r4, r5, r6, lr}
 800847a:	460e      	mov	r6, r1
 800847c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008480:	4614      	mov	r4, r2
 8008482:	2900      	cmp	r1, #0
 8008484:	461d      	mov	r5, r3
 8008486:	b096      	sub	sp, #88	; 0x58
 8008488:	da08      	bge.n	800849c <__swhatbuf_r+0x24>
 800848a:	2200      	movs	r2, #0
 800848c:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8008490:	602a      	str	r2, [r5, #0]
 8008492:	061a      	lsls	r2, r3, #24
 8008494:	d410      	bmi.n	80084b8 <__swhatbuf_r+0x40>
 8008496:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800849a:	e00e      	b.n	80084ba <__swhatbuf_r+0x42>
 800849c:	466a      	mov	r2, sp
 800849e:	f000 f903 	bl	80086a8 <_fstat_r>
 80084a2:	2800      	cmp	r0, #0
 80084a4:	dbf1      	blt.n	800848a <__swhatbuf_r+0x12>
 80084a6:	9a01      	ldr	r2, [sp, #4]
 80084a8:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80084ac:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80084b0:	425a      	negs	r2, r3
 80084b2:	415a      	adcs	r2, r3
 80084b4:	602a      	str	r2, [r5, #0]
 80084b6:	e7ee      	b.n	8008496 <__swhatbuf_r+0x1e>
 80084b8:	2340      	movs	r3, #64	; 0x40
 80084ba:	2000      	movs	r0, #0
 80084bc:	6023      	str	r3, [r4, #0]
 80084be:	b016      	add	sp, #88	; 0x58
 80084c0:	bd70      	pop	{r4, r5, r6, pc}
	...

080084c4 <__smakebuf_r>:
 80084c4:	898b      	ldrh	r3, [r1, #12]
 80084c6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80084c8:	079d      	lsls	r5, r3, #30
 80084ca:	4606      	mov	r6, r0
 80084cc:	460c      	mov	r4, r1
 80084ce:	d507      	bpl.n	80084e0 <__smakebuf_r+0x1c>
 80084d0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80084d4:	6023      	str	r3, [r4, #0]
 80084d6:	6123      	str	r3, [r4, #16]
 80084d8:	2301      	movs	r3, #1
 80084da:	6163      	str	r3, [r4, #20]
 80084dc:	b002      	add	sp, #8
 80084de:	bd70      	pop	{r4, r5, r6, pc}
 80084e0:	466a      	mov	r2, sp
 80084e2:	ab01      	add	r3, sp, #4
 80084e4:	f7ff ffc8 	bl	8008478 <__swhatbuf_r>
 80084e8:	9900      	ldr	r1, [sp, #0]
 80084ea:	4605      	mov	r5, r0
 80084ec:	4630      	mov	r0, r6
 80084ee:	f7ff f961 	bl	80077b4 <_malloc_r>
 80084f2:	b948      	cbnz	r0, 8008508 <__smakebuf_r+0x44>
 80084f4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80084f8:	059a      	lsls	r2, r3, #22
 80084fa:	d4ef      	bmi.n	80084dc <__smakebuf_r+0x18>
 80084fc:	f023 0303 	bic.w	r3, r3, #3
 8008500:	f043 0302 	orr.w	r3, r3, #2
 8008504:	81a3      	strh	r3, [r4, #12]
 8008506:	e7e3      	b.n	80084d0 <__smakebuf_r+0xc>
 8008508:	4b0d      	ldr	r3, [pc, #52]	; (8008540 <__smakebuf_r+0x7c>)
 800850a:	62b3      	str	r3, [r6, #40]	; 0x28
 800850c:	89a3      	ldrh	r3, [r4, #12]
 800850e:	6020      	str	r0, [r4, #0]
 8008510:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008514:	81a3      	strh	r3, [r4, #12]
 8008516:	9b00      	ldr	r3, [sp, #0]
 8008518:	6120      	str	r0, [r4, #16]
 800851a:	6163      	str	r3, [r4, #20]
 800851c:	9b01      	ldr	r3, [sp, #4]
 800851e:	b15b      	cbz	r3, 8008538 <__smakebuf_r+0x74>
 8008520:	4630      	mov	r0, r6
 8008522:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008526:	f000 f8d1 	bl	80086cc <_isatty_r>
 800852a:	b128      	cbz	r0, 8008538 <__smakebuf_r+0x74>
 800852c:	89a3      	ldrh	r3, [r4, #12]
 800852e:	f023 0303 	bic.w	r3, r3, #3
 8008532:	f043 0301 	orr.w	r3, r3, #1
 8008536:	81a3      	strh	r3, [r4, #12]
 8008538:	89a0      	ldrh	r0, [r4, #12]
 800853a:	4305      	orrs	r5, r0
 800853c:	81a5      	strh	r5, [r4, #12]
 800853e:	e7cd      	b.n	80084dc <__smakebuf_r+0x18>
 8008540:	080082d1 	.word	0x080082d1

08008544 <_malloc_usable_size_r>:
 8008544:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008548:	1f18      	subs	r0, r3, #4
 800854a:	2b00      	cmp	r3, #0
 800854c:	bfbc      	itt	lt
 800854e:	580b      	ldrlt	r3, [r1, r0]
 8008550:	18c0      	addlt	r0, r0, r3
 8008552:	4770      	bx	lr

08008554 <_raise_r>:
 8008554:	291f      	cmp	r1, #31
 8008556:	b538      	push	{r3, r4, r5, lr}
 8008558:	4604      	mov	r4, r0
 800855a:	460d      	mov	r5, r1
 800855c:	d904      	bls.n	8008568 <_raise_r+0x14>
 800855e:	2316      	movs	r3, #22
 8008560:	6003      	str	r3, [r0, #0]
 8008562:	f04f 30ff 	mov.w	r0, #4294967295
 8008566:	bd38      	pop	{r3, r4, r5, pc}
 8008568:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800856a:	b112      	cbz	r2, 8008572 <_raise_r+0x1e>
 800856c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008570:	b94b      	cbnz	r3, 8008586 <_raise_r+0x32>
 8008572:	4620      	mov	r0, r4
 8008574:	f000 f830 	bl	80085d8 <_getpid_r>
 8008578:	462a      	mov	r2, r5
 800857a:	4601      	mov	r1, r0
 800857c:	4620      	mov	r0, r4
 800857e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008582:	f000 b817 	b.w	80085b4 <_kill_r>
 8008586:	2b01      	cmp	r3, #1
 8008588:	d00a      	beq.n	80085a0 <_raise_r+0x4c>
 800858a:	1c59      	adds	r1, r3, #1
 800858c:	d103      	bne.n	8008596 <_raise_r+0x42>
 800858e:	2316      	movs	r3, #22
 8008590:	6003      	str	r3, [r0, #0]
 8008592:	2001      	movs	r0, #1
 8008594:	e7e7      	b.n	8008566 <_raise_r+0x12>
 8008596:	2400      	movs	r4, #0
 8008598:	4628      	mov	r0, r5
 800859a:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800859e:	4798      	blx	r3
 80085a0:	2000      	movs	r0, #0
 80085a2:	e7e0      	b.n	8008566 <_raise_r+0x12>

080085a4 <raise>:
 80085a4:	4b02      	ldr	r3, [pc, #8]	; (80085b0 <raise+0xc>)
 80085a6:	4601      	mov	r1, r0
 80085a8:	6818      	ldr	r0, [r3, #0]
 80085aa:	f7ff bfd3 	b.w	8008554 <_raise_r>
 80085ae:	bf00      	nop
 80085b0:	2000000c 	.word	0x2000000c

080085b4 <_kill_r>:
 80085b4:	b538      	push	{r3, r4, r5, lr}
 80085b6:	2300      	movs	r3, #0
 80085b8:	4d06      	ldr	r5, [pc, #24]	; (80085d4 <_kill_r+0x20>)
 80085ba:	4604      	mov	r4, r0
 80085bc:	4608      	mov	r0, r1
 80085be:	4611      	mov	r1, r2
 80085c0:	602b      	str	r3, [r5, #0]
 80085c2:	f7f8 fcfc 	bl	8000fbe <_kill>
 80085c6:	1c43      	adds	r3, r0, #1
 80085c8:	d102      	bne.n	80085d0 <_kill_r+0x1c>
 80085ca:	682b      	ldr	r3, [r5, #0]
 80085cc:	b103      	cbz	r3, 80085d0 <_kill_r+0x1c>
 80085ce:	6023      	str	r3, [r4, #0]
 80085d0:	bd38      	pop	{r3, r4, r5, pc}
 80085d2:	bf00      	nop
 80085d4:	20000374 	.word	0x20000374

080085d8 <_getpid_r>:
 80085d8:	f7f8 bcea 	b.w	8000fb0 <_getpid>

080085dc <__sread>:
 80085dc:	b510      	push	{r4, lr}
 80085de:	460c      	mov	r4, r1
 80085e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80085e4:	f000 f894 	bl	8008710 <_read_r>
 80085e8:	2800      	cmp	r0, #0
 80085ea:	bfab      	itete	ge
 80085ec:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80085ee:	89a3      	ldrhlt	r3, [r4, #12]
 80085f0:	181b      	addge	r3, r3, r0
 80085f2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80085f6:	bfac      	ite	ge
 80085f8:	6563      	strge	r3, [r4, #84]	; 0x54
 80085fa:	81a3      	strhlt	r3, [r4, #12]
 80085fc:	bd10      	pop	{r4, pc}

080085fe <__swrite>:
 80085fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008602:	461f      	mov	r7, r3
 8008604:	898b      	ldrh	r3, [r1, #12]
 8008606:	4605      	mov	r5, r0
 8008608:	05db      	lsls	r3, r3, #23
 800860a:	460c      	mov	r4, r1
 800860c:	4616      	mov	r6, r2
 800860e:	d505      	bpl.n	800861c <__swrite+0x1e>
 8008610:	2302      	movs	r3, #2
 8008612:	2200      	movs	r2, #0
 8008614:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008618:	f000 f868 	bl	80086ec <_lseek_r>
 800861c:	89a3      	ldrh	r3, [r4, #12]
 800861e:	4632      	mov	r2, r6
 8008620:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008624:	81a3      	strh	r3, [r4, #12]
 8008626:	4628      	mov	r0, r5
 8008628:	463b      	mov	r3, r7
 800862a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800862e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008632:	f000 b817 	b.w	8008664 <_write_r>

08008636 <__sseek>:
 8008636:	b510      	push	{r4, lr}
 8008638:	460c      	mov	r4, r1
 800863a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800863e:	f000 f855 	bl	80086ec <_lseek_r>
 8008642:	1c43      	adds	r3, r0, #1
 8008644:	89a3      	ldrh	r3, [r4, #12]
 8008646:	bf15      	itete	ne
 8008648:	6560      	strne	r0, [r4, #84]	; 0x54
 800864a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800864e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008652:	81a3      	strheq	r3, [r4, #12]
 8008654:	bf18      	it	ne
 8008656:	81a3      	strhne	r3, [r4, #12]
 8008658:	bd10      	pop	{r4, pc}

0800865a <__sclose>:
 800865a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800865e:	f000 b813 	b.w	8008688 <_close_r>
	...

08008664 <_write_r>:
 8008664:	b538      	push	{r3, r4, r5, lr}
 8008666:	4604      	mov	r4, r0
 8008668:	4608      	mov	r0, r1
 800866a:	4611      	mov	r1, r2
 800866c:	2200      	movs	r2, #0
 800866e:	4d05      	ldr	r5, [pc, #20]	; (8008684 <_write_r+0x20>)
 8008670:	602a      	str	r2, [r5, #0]
 8008672:	461a      	mov	r2, r3
 8008674:	f7f8 fcda 	bl	800102c <_write>
 8008678:	1c43      	adds	r3, r0, #1
 800867a:	d102      	bne.n	8008682 <_write_r+0x1e>
 800867c:	682b      	ldr	r3, [r5, #0]
 800867e:	b103      	cbz	r3, 8008682 <_write_r+0x1e>
 8008680:	6023      	str	r3, [r4, #0]
 8008682:	bd38      	pop	{r3, r4, r5, pc}
 8008684:	20000374 	.word	0x20000374

08008688 <_close_r>:
 8008688:	b538      	push	{r3, r4, r5, lr}
 800868a:	2300      	movs	r3, #0
 800868c:	4d05      	ldr	r5, [pc, #20]	; (80086a4 <_close_r+0x1c>)
 800868e:	4604      	mov	r4, r0
 8008690:	4608      	mov	r0, r1
 8008692:	602b      	str	r3, [r5, #0]
 8008694:	f7f8 fce6 	bl	8001064 <_close>
 8008698:	1c43      	adds	r3, r0, #1
 800869a:	d102      	bne.n	80086a2 <_close_r+0x1a>
 800869c:	682b      	ldr	r3, [r5, #0]
 800869e:	b103      	cbz	r3, 80086a2 <_close_r+0x1a>
 80086a0:	6023      	str	r3, [r4, #0]
 80086a2:	bd38      	pop	{r3, r4, r5, pc}
 80086a4:	20000374 	.word	0x20000374

080086a8 <_fstat_r>:
 80086a8:	b538      	push	{r3, r4, r5, lr}
 80086aa:	2300      	movs	r3, #0
 80086ac:	4d06      	ldr	r5, [pc, #24]	; (80086c8 <_fstat_r+0x20>)
 80086ae:	4604      	mov	r4, r0
 80086b0:	4608      	mov	r0, r1
 80086b2:	4611      	mov	r1, r2
 80086b4:	602b      	str	r3, [r5, #0]
 80086b6:	f7f8 fce0 	bl	800107a <_fstat>
 80086ba:	1c43      	adds	r3, r0, #1
 80086bc:	d102      	bne.n	80086c4 <_fstat_r+0x1c>
 80086be:	682b      	ldr	r3, [r5, #0]
 80086c0:	b103      	cbz	r3, 80086c4 <_fstat_r+0x1c>
 80086c2:	6023      	str	r3, [r4, #0]
 80086c4:	bd38      	pop	{r3, r4, r5, pc}
 80086c6:	bf00      	nop
 80086c8:	20000374 	.word	0x20000374

080086cc <_isatty_r>:
 80086cc:	b538      	push	{r3, r4, r5, lr}
 80086ce:	2300      	movs	r3, #0
 80086d0:	4d05      	ldr	r5, [pc, #20]	; (80086e8 <_isatty_r+0x1c>)
 80086d2:	4604      	mov	r4, r0
 80086d4:	4608      	mov	r0, r1
 80086d6:	602b      	str	r3, [r5, #0]
 80086d8:	f7f8 fcde 	bl	8001098 <_isatty>
 80086dc:	1c43      	adds	r3, r0, #1
 80086de:	d102      	bne.n	80086e6 <_isatty_r+0x1a>
 80086e0:	682b      	ldr	r3, [r5, #0]
 80086e2:	b103      	cbz	r3, 80086e6 <_isatty_r+0x1a>
 80086e4:	6023      	str	r3, [r4, #0]
 80086e6:	bd38      	pop	{r3, r4, r5, pc}
 80086e8:	20000374 	.word	0x20000374

080086ec <_lseek_r>:
 80086ec:	b538      	push	{r3, r4, r5, lr}
 80086ee:	4604      	mov	r4, r0
 80086f0:	4608      	mov	r0, r1
 80086f2:	4611      	mov	r1, r2
 80086f4:	2200      	movs	r2, #0
 80086f6:	4d05      	ldr	r5, [pc, #20]	; (800870c <_lseek_r+0x20>)
 80086f8:	602a      	str	r2, [r5, #0]
 80086fa:	461a      	mov	r2, r3
 80086fc:	f7f8 fcd6 	bl	80010ac <_lseek>
 8008700:	1c43      	adds	r3, r0, #1
 8008702:	d102      	bne.n	800870a <_lseek_r+0x1e>
 8008704:	682b      	ldr	r3, [r5, #0]
 8008706:	b103      	cbz	r3, 800870a <_lseek_r+0x1e>
 8008708:	6023      	str	r3, [r4, #0]
 800870a:	bd38      	pop	{r3, r4, r5, pc}
 800870c:	20000374 	.word	0x20000374

08008710 <_read_r>:
 8008710:	b538      	push	{r3, r4, r5, lr}
 8008712:	4604      	mov	r4, r0
 8008714:	4608      	mov	r0, r1
 8008716:	4611      	mov	r1, r2
 8008718:	2200      	movs	r2, #0
 800871a:	4d05      	ldr	r5, [pc, #20]	; (8008730 <_read_r+0x20>)
 800871c:	602a      	str	r2, [r5, #0]
 800871e:	461a      	mov	r2, r3
 8008720:	f7f8 fc67 	bl	8000ff2 <_read>
 8008724:	1c43      	adds	r3, r0, #1
 8008726:	d102      	bne.n	800872e <_read_r+0x1e>
 8008728:	682b      	ldr	r3, [r5, #0]
 800872a:	b103      	cbz	r3, 800872e <_read_r+0x1e>
 800872c:	6023      	str	r3, [r4, #0]
 800872e:	bd38      	pop	{r3, r4, r5, pc}
 8008730:	20000374 	.word	0x20000374

08008734 <_init>:
 8008734:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008736:	bf00      	nop
 8008738:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800873a:	bc08      	pop	{r3}
 800873c:	469e      	mov	lr, r3
 800873e:	4770      	bx	lr

08008740 <_fini>:
 8008740:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008742:	bf00      	nop
 8008744:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008746:	bc08      	pop	{r3}
 8008748:	469e      	mov	lr, r3
 800874a:	4770      	bx	lr
