<stg><name>solveComplmentaryPatch</name>


<trans_list>

<trans id="655" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="656" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="657" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln855" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="672" from="3" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln855" val="1"/>
<literal name="icmp_ln860" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="673" from="3" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln855" val="1"/>
<literal name="icmp_ln860" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="659" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="660" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="661" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="662" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="663" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="664" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="665" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="666" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="667" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="668" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="669" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="670" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="671" from="16" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="782" from="17" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="783" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="781" from="18" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="678" from="19" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="684" from="19" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="786" from="20" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln884" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="787" from="20" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln884" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="785" from="21" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="683" from="22" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="790" from="23" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln875" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="791" from="23" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln875" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="789" from="24" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="691" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="800" from="26" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln892" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="801" from="26" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln892" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="793" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="794" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="795" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="796" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="797" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="798" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="799" from="33" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="702" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="806" from="35" to="39">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln897" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="807" from="35" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln897" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="803" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="804" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="805" from="38" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="709" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="812" from="40" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln903" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="813" from="40" to="41">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln903" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="809" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="810" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="811" from="43" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="716" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="827" from="45" to="58">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln909" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="828" from="45" to="46">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln909" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="815" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="816" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="817" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="818" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="819" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="820" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="821" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="822" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="823" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="824" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="825" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="826" from="57" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="732" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="832" from="59" to="62">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln921" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="833" from="59" to="60">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln921" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="830" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="831" from="61" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="738" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="739" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="740" from="64" to="65">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln943" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="741" from="64" to="66">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln943" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="743" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="744" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="745" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="746" from="68" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln948" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="747" from="68" to="70">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln948" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="749" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="750" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="751" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="752" from="72" to="73">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln953" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="753" from="72" to="74">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln953" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="755" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="756" from="74" to="75">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln975" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="757" from="74" to="76">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln975" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="759" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="760" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="762" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="763" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="764" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="765" from="80" to="87">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1028" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="766" from="80" to="81">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1028" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="835" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="836" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="837" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="838" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="839" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="840" from="86" to="87">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1038" val="0"/>
<literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="841" from="86" to="88">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1038" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="842" from="86" to="81">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1038" val="0"/>
<literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="775" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="776" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="777" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="778" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="779" from="92" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4 %z_top_min_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %z_top_min_read

]]></Node>
<StgValue><ssdm name="z_top_min_read_1"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="64">
<![CDATA[
:14 %current_z_i_index = alloca i64 1

]]></Node>
<StgValue><ssdm name="current_z_i_index"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="64">
<![CDATA[
:15 %new_z_i_index = alloca i64 1

]]></Node>
<StgValue><ssdm name="new_z_i_index"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64">
<![CDATA[
:16 %new_z_i = alloca i64 1

]]></Node>
<StgValue><ssdm name="new_z_i"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="192" op_2_bw="32" op_3_bw="3" op_4_bw="64">
<![CDATA[
:17 %tmp = call i32 @get_index_from_z, i192 %GDarray, i32 %GDn_points, i3 4, i64 %z_top_min_read_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %GDarray, void @empty_34, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %GDn_points, void @empty_34, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints, void @empty_34, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters, void @empty_34, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5 %p_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read13

]]></Node>
<StgValue><ssdm name="p_read"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %p_read_3 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read12

]]></Node>
<StgValue><ssdm name="p_read_3"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7 %original_d_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %original_d

]]></Node>
<StgValue><ssdm name="original_d_read"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8 %original_c_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %original_c

]]></Node>
<StgValue><ssdm name="original_c_read"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9 %white_space_height_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %white_space_height_read

]]></Node>
<StgValue><ssdm name="white_space_height_read_1"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10 %complementary_apexZ0_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %complementary_apexZ0

]]></Node>
<StgValue><ssdm name="complementary_apexZ0_read"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11 %previous_z_top_min_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %previous_z_top_min_read

]]></Node>
<StgValue><ssdm name="previous_z_top_min_read_1"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12 %nPatchesAtOriginal_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %nPatchesAtOriginal

]]></Node>
<StgValue><ssdm name="nPatchesAtOriginal_read"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13 %ppl_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ppl

]]></Node>
<StgValue><ssdm name="ppl_read"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="192" op_2_bw="32" op_3_bw="3" op_4_bw="64">
<![CDATA[
:17 %tmp = call i32 @get_index_from_z, i192 %GDarray, i32 %GDn_points, i3 4, i64 %z_top_min_read_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0">
<![CDATA[
:18 %br_ln855 = br void

]]></Node>
<StgValue><ssdm name="br_ln855"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %i = phi i3 %add_ln857, void %.split56, i3 0, void

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1 %add_ln857 = add i3 %i, i3 1

]]></Node>
<StgValue><ssdm name="add_ln857"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="3">
<![CDATA[
:2 %zext_ln855 = zext i3 %i

]]></Node>
<StgValue><ssdm name="zext_ln855"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3 %icmp_ln855 = icmp_eq  i3 %i, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln855"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln855 = br i1 %icmp_ln855, void %.split56, void

]]></Node>
<StgValue><ssdm name="br_ln855"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln855" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %icmp_ln860 = icmp_eq  i64 %z_top_min_read_1, i64 %previous_z_top_min_read_1

]]></Node>
<StgValue><ssdm name="icmp_ln860"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln855" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln860 = br i1 %icmp_ln860, void %.loopexit26, void

]]></Node>
<StgValue><ssdm name="br_ln860"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln855" val="1"/>
<literal name="icmp_ln860" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %add_ln862 = add i32 %tmp, i32 1

]]></Node>
<StgValue><ssdm name="add_ln862"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln855" val="1"/>
<literal name="icmp_ln860" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln863 = br void

]]></Node>
<StgValue><ssdm name="br_ln863"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="123" st_id="4" stage="12" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.split56:1 %tmp_s = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %z_top_min_read_1, i3 1, i32 5, i3 %add_ln857, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="124" st_id="5" stage="11" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.split56:1 %tmp_s = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %z_top_min_read_1, i3 1, i32 5, i3 %add_ln857, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="125" st_id="6" stage="10" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.split56:1 %tmp_s = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %z_top_min_read_1, i3 1, i32 5, i3 %add_ln857, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="126" st_id="7" stage="9" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.split56:1 %tmp_s = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %z_top_min_read_1, i3 1, i32 5, i3 %add_ln857, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="127" st_id="8" stage="8" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.split56:1 %tmp_s = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %z_top_min_read_1, i3 1, i32 5, i3 %add_ln857, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="128" st_id="9" stage="7" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.split56:1 %tmp_s = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %z_top_min_read_1, i3 1, i32 5, i3 %add_ln857, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="129" st_id="10" stage="6" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.split56:1 %tmp_s = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %z_top_min_read_1, i3 1, i32 5, i3 %add_ln857, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="130" st_id="11" stage="5" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.split56:1 %tmp_s = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %z_top_min_read_1, i3 1, i32 5, i3 %add_ln857, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="131" st_id="12" stage="4" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.split56:1 %tmp_s = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %z_top_min_read_1, i3 1, i32 5, i3 %add_ln857, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="132" st_id="13" stage="3" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.split56:1 %tmp_s = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %z_top_min_read_1, i3 1, i32 5, i3 %add_ln857, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="133" st_id="14" stage="2" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.split56:1 %tmp_s = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %z_top_min_read_1, i3 1, i32 5, i3 %add_ln857, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="134" st_id="15" stage="1" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.split56:1 %tmp_s = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %z_top_min_read_1, i3 1, i32 5, i3 %add_ln857, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="135" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="192" op_2_bw="32" op_3_bw="3" op_4_bw="64" op_5_bw="0">
<![CDATA[
.split56:2 %tmp_1 = call i32 @get_index_from_z, i192 %GDarray, i32 %GDn_points, i3 %i, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="136" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split56:0 %specloopname_ln855 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln855"/></StgValue>
</operation>

<operation id="137" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="192" op_2_bw="32" op_3_bw="3" op_4_bw="64" op_5_bw="0">
<![CDATA[
.split56:2 %tmp_1 = call i32 @get_index_from_z, i192 %GDarray, i32 %GDn_points, i3 %i, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="138" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split56:3 %current_z_i_index_addr = getelementptr i32 %current_z_i_index, i64 0, i64 %zext_ln855

]]></Node>
<StgValue><ssdm name="current_z_i_index_addr"/></StgValue>
</operation>

<operation id="139" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.split56:4 %store_ln857 = store i32 %tmp_1, i3 %current_z_i_index_addr

]]></Node>
<StgValue><ssdm name="store_ln857"/></StgValue>
</operation>

<operation id="140" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
.split56:5 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="141" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %i_1 = phi i3 %add_ln863, void %.split54, i3 0, void

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="142" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1 %add_ln863 = add i3 %i_1, i3 1

]]></Node>
<StgValue><ssdm name="add_ln863"/></StgValue>
</operation>

<operation id="143" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="144" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3 %icmp_ln863 = icmp_eq  i3 %i_1, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln863"/></StgValue>
</operation>

<operation id="145" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty_62 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="146" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln863 = br i1 %icmp_ln863, void %.split54, void %.loopexit26.loopexit

]]></Node>
<StgValue><ssdm name="br_ln863"/></StgValue>
</operation>

<operation id="147" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="3">
<![CDATA[
.split54:0 %i_1_cast = zext i3 %i_1

]]></Node>
<StgValue><ssdm name="i_1_cast"/></StgValue>
</operation>

<operation id="148" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split54:2 %current_z_i_index_addr_1 = getelementptr i32 %current_z_i_index, i64 0, i64 %i_1_cast

]]></Node>
<StgValue><ssdm name="current_z_i_index_addr_1"/></StgValue>
</operation>

<operation id="149" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="3">
<![CDATA[
.split54:3 %current_z_i_index_load = load i3 %current_z_i_index_addr_1

]]></Node>
<StgValue><ssdm name="current_z_i_index_load"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="150" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split54:1 %specloopname_ln863 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25

]]></Node>
<StgValue><ssdm name="specloopname_ln863"/></StgValue>
</operation>

<operation id="151" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="3">
<![CDATA[
.split54:3 %current_z_i_index_load = load i3 %current_z_i_index_addr_1

]]></Node>
<StgValue><ssdm name="current_z_i_index_load"/></StgValue>
</operation>

<operation id="152" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split54:4 %add_ln865 = add i32 %current_z_i_index_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln865"/></StgValue>
</operation>

<operation id="153" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split54:5 %new_z_i_index_addr = getelementptr i32 %new_z_i_index, i64 0, i64 %i_1_cast

]]></Node>
<StgValue><ssdm name="new_z_i_index_addr"/></StgValue>
</operation>

<operation id="154" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.split54:6 %store_ln865 = store i32 %add_ln865, i3 %new_z_i_index_addr

]]></Node>
<StgValue><ssdm name="store_ln865"/></StgValue>
</operation>

<operation id="155" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
.split54:7 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="156" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln860" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
.loopexit26.loopexit:0 %br_ln0 = br void %.loopexit26

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="157" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit26:0 %empty_63 = phi i32 %tmp, void, i32 %add_ln862, void %.loopexit26.loopexit

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="158" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.loopexit26:1 %tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %white_space_height_read_1, i32 63

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="159" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit26:2 %br_ln871 = br i1 %tmp_16, void, void

]]></Node>
<StgValue><ssdm name="br_ln871"/></StgValue>
</operation>

<operation id="160" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %add_ln882 = add i32 %p_read, i32 1

]]></Node>
<StgValue><ssdm name="add_ln882"/></StgValue>
</operation>

<operation id="161" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %add_ln883 = add i32 %empty_63, i32 1

]]></Node>
<StgValue><ssdm name="add_ln883"/></StgValue>
</operation>

<operation id="162" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln884 = br void

]]></Node>
<StgValue><ssdm name="br_ln884"/></StgValue>
</operation>

<operation id="163" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %add_ln873 = add i32 %p_read_3, i32 1

]]></Node>
<StgValue><ssdm name="add_ln873"/></StgValue>
</operation>

<operation id="164" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %add_ln874 = add i32 %empty_63, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln874"/></StgValue>
</operation>

<operation id="165" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln875 = br void

]]></Node>
<StgValue><ssdm name="br_ln875"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="166" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %i_3 = phi i3 %add_ln884, void %.split52, i3 0, void

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="167" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1 %add_ln884 = add i3 %i_3, i3 1

]]></Node>
<StgValue><ssdm name="add_ln884"/></StgValue>
</operation>

<operation id="168" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="169" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3 %icmp_ln884 = icmp_eq  i3 %i_3, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln884"/></StgValue>
</operation>

<operation id="170" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty_65 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="171" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln884 = br i1 %icmp_ln884, void %.split52, void %.loopexit24.loopexit

]]></Node>
<StgValue><ssdm name="br_ln884"/></StgValue>
</operation>

<operation id="172" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln884" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="3">
<![CDATA[
.split52:0 %i_3_cast = zext i3 %i_3

]]></Node>
<StgValue><ssdm name="i_3_cast"/></StgValue>
</operation>

<operation id="173" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln884" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split52:2 %current_z_i_index_addr_3 = getelementptr i32 %current_z_i_index, i64 0, i64 %i_3_cast

]]></Node>
<StgValue><ssdm name="current_z_i_index_addr_3"/></StgValue>
</operation>

<operation id="174" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln884" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="3">
<![CDATA[
.split52:3 %current_z_i_index_load_2 = load i3 %current_z_i_index_addr_3

]]></Node>
<StgValue><ssdm name="current_z_i_index_load_2"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="175" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln884" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split52:1 %specloopname_ln884 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24

]]></Node>
<StgValue><ssdm name="specloopname_ln884"/></StgValue>
</operation>

<operation id="176" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln884" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="3">
<![CDATA[
.split52:3 %current_z_i_index_load_2 = load i3 %current_z_i_index_addr_3

]]></Node>
<StgValue><ssdm name="current_z_i_index_load_2"/></StgValue>
</operation>

<operation id="177" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln884" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split52:4 %add_ln886 = add i32 %current_z_i_index_load_2, i32 1

]]></Node>
<StgValue><ssdm name="add_ln886"/></StgValue>
</operation>

<operation id="178" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln884" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split52:5 %new_z_i_index_addr_2 = getelementptr i32 %new_z_i_index, i64 0, i64 %i_3_cast

]]></Node>
<StgValue><ssdm name="new_z_i_index_addr_2"/></StgValue>
</operation>

<operation id="179" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln884" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.split52:6 %store_ln886 = store i32 %add_ln886, i3 %new_z_i_index_addr_2

]]></Node>
<StgValue><ssdm name="store_ln886"/></StgValue>
</operation>

<operation id="180" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln884" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
.split52:7 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="181" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
.loopexit24.loopexit:0 %br_ln0 = br void %.loopexit24

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="182" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
.loopexit24.loopexit171:0 %br_ln0 = br void %.loopexit24

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="183" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit24:3 %GDn_points_addr = getelementptr i32 %GDn_points, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="GDn_points_addr"/></StgValue>
</operation>

<operation id="184" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="3">
<![CDATA[
.loopexit24:4 %GDn_points_load = load i3 %GDn_points_addr

]]></Node>
<StgValue><ssdm name="GDn_points_load"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="185" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %i_2 = phi i3 %add_ln875, void %.split50, i3 0, void

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="186" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1 %add_ln875 = add i3 %i_2, i3 1

]]></Node>
<StgValue><ssdm name="add_ln875"/></StgValue>
</operation>

<operation id="187" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="188" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3 %icmp_ln875 = icmp_eq  i3 %i_2, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln875"/></StgValue>
</operation>

<operation id="189" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty_64 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="190" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln875 = br i1 %icmp_ln875, void %.split50, void %.loopexit24.loopexit171

]]></Node>
<StgValue><ssdm name="br_ln875"/></StgValue>
</operation>

<operation id="191" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln875" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="3">
<![CDATA[
.split50:0 %i_2_cast = zext i3 %i_2

]]></Node>
<StgValue><ssdm name="i_2_cast"/></StgValue>
</operation>

<operation id="192" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln875" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:2 %current_z_i_index_addr_2 = getelementptr i32 %current_z_i_index, i64 0, i64 %i_2_cast

]]></Node>
<StgValue><ssdm name="current_z_i_index_addr_2"/></StgValue>
</operation>

<operation id="193" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln875" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="3">
<![CDATA[
.split50:3 %current_z_i_index_load_1 = load i3 %current_z_i_index_addr_2

]]></Node>
<StgValue><ssdm name="current_z_i_index_load_1"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="194" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln875" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split50:1 %specloopname_ln875 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23

]]></Node>
<StgValue><ssdm name="specloopname_ln875"/></StgValue>
</operation>

<operation id="195" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln875" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="3">
<![CDATA[
.split50:3 %current_z_i_index_load_1 = load i3 %current_z_i_index_addr_2

]]></Node>
<StgValue><ssdm name="current_z_i_index_load_1"/></StgValue>
</operation>

<operation id="196" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln875" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split50:4 %add_ln877 = add i32 %current_z_i_index_load_1, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln877"/></StgValue>
</operation>

<operation id="197" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln875" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:5 %new_z_i_index_addr_1 = getelementptr i32 %new_z_i_index, i64 0, i64 %i_2_cast

]]></Node>
<StgValue><ssdm name="new_z_i_index_addr_1"/></StgValue>
</operation>

<operation id="198" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln875" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.split50:6 %store_ln877 = store i32 %add_ln877, i3 %new_z_i_index_addr_1

]]></Node>
<StgValue><ssdm name="store_ln877"/></StgValue>
</operation>

<operation id="199" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln875" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0">
<![CDATA[
.split50:7 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="200" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit24:0 %counter_0 = phi i32 %p_read_3, void %.loopexit24.loopexit, i32 %add_ln873, void %.loopexit24.loopexit171

]]></Node>
<StgValue><ssdm name="counter_0"/></StgValue>
</operation>

<operation id="201" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit24:1 %counterUpshift_0 = phi i32 %add_ln882, void %.loopexit24.loopexit, i32 %p_read, void %.loopexit24.loopexit171

]]></Node>
<StgValue><ssdm name="counterUpshift_0"/></StgValue>
</operation>

<operation id="202" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit24:2 %empty_66 = phi i32 %add_ln883, void %.loopexit24.loopexit, i32 %add_ln874, void %.loopexit24.loopexit171

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>

<operation id="203" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="3">
<![CDATA[
.loopexit24:4 %GDn_points_load = load i3 %GDn_points_addr

]]></Node>
<StgValue><ssdm name="GDn_points_load"/></StgValue>
</operation>

<operation id="204" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit24:5 %add_ln890 = add i32 %GDn_points_load, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln890"/></StgValue>
</operation>

<operation id="205" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit24:6 %icmp_ln890 = icmp_slt  i32 %empty_66, i32 %add_ln890

]]></Node>
<StgValue><ssdm name="icmp_ln890"/></StgValue>
</operation>

<operation id="206" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.loopexit24:7 %select_ln890 = select i1 %icmp_ln890, i32 %empty_66, i32 %add_ln890

]]></Node>
<StgValue><ssdm name="select_ln890"/></StgValue>
</operation>

<operation id="207" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0">
<![CDATA[
.loopexit24:8 %br_ln892 = br void

]]></Node>
<StgValue><ssdm name="br_ln892"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="208" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %i_4 = phi i3 0, void %.loopexit24, i3 %add_ln892, void %.split48

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="209" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1 %add_ln892 = add i3 %i_4, i3 1

]]></Node>
<StgValue><ssdm name="add_ln892"/></StgValue>
</operation>

<operation id="210" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="211" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3 %icmp_ln892 = icmp_eq  i3 %i_4, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln892"/></StgValue>
</operation>

<operation id="212" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty_67 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="213" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln892 = br i1 %icmp_ln892, void %.split48, void %.preheader5.preheader

]]></Node>
<StgValue><ssdm name="br_ln892"/></StgValue>
</operation>

<operation id="214" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln892" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="3">
<![CDATA[
.split48:0 %i_4_cast = zext i3 %i_4

]]></Node>
<StgValue><ssdm name="i_4_cast"/></StgValue>
</operation>

<operation id="215" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln892" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split48:2 %new_z_i_index_addr_3 = getelementptr i32 %new_z_i_index, i64 0, i64 %i_4_cast

]]></Node>
<StgValue><ssdm name="new_z_i_index_addr_3"/></StgValue>
</operation>

<operation id="216" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln892" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split48:5 %GDn_points_addr_1 = getelementptr i32 %GDn_points, i64 0, i64 %i_4_cast

]]></Node>
<StgValue><ssdm name="GDn_points_addr_1"/></StgValue>
</operation>

<operation id="217" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln892" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="3">
<![CDATA[
.split48:6 %GDn_points_load_1 = load i3 %GDn_points_addr_1

]]></Node>
<StgValue><ssdm name="GDn_points_load_1"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="218" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln892" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="3">
<![CDATA[
.split48:6 %GDn_points_load_1 = load i3 %GDn_points_addr_1

]]></Node>
<StgValue><ssdm name="GDn_points_load_1"/></StgValue>
</operation>

<operation id="219" st_id="27" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln892" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32">
<![CDATA[
.split48:7 %conv4 = sitofp i32 %GDn_points_load_1

]]></Node>
<StgValue><ssdm name="conv4"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="220" st_id="28" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln892" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32">
<![CDATA[
.split48:7 %conv4 = sitofp i32 %GDn_points_load_1

]]></Node>
<StgValue><ssdm name="conv4"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="221" st_id="29" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln892" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split48:8 %sub = fadd i32 %conv4, i32 -1

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="222" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln892" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="3">
<![CDATA[
.split48:3 %new_z_i_index_load = load i3 %new_z_i_index_addr_3

]]></Node>
<StgValue><ssdm name="new_z_i_index_load"/></StgValue>
</operation>

<operation id="223" st_id="30" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln892" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split48:8 %sub = fadd i32 %conv4, i32 -1

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="224" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln892" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="3">
<![CDATA[
.split48:3 %new_z_i_index_load = load i3 %new_z_i_index_addr_3

]]></Node>
<StgValue><ssdm name="new_z_i_index_load"/></StgValue>
</operation>

<operation id="225" st_id="31" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln892" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32">
<![CDATA[
.split48:4 %conv = sitofp i32 %new_z_i_index_load

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="226" st_id="31" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln892" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split48:8 %sub = fadd i32 %conv4, i32 -1

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="227" st_id="32" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln892" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32">
<![CDATA[
.split48:4 %conv = sitofp i32 %new_z_i_index_load

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="228" st_id="32" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln892" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split48:22 %tmp_3 = fcmp_olt  i32 %conv, i32 %sub

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="229" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln892" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split48:1 %specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22

]]></Node>
<StgValue><ssdm name="specloopname_ln13"/></StgValue>
</operation>

<operation id="230" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln892" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32">
<![CDATA[
.split48:9 %bitcast_ln894 = bitcast i32 %conv

]]></Node>
<StgValue><ssdm name="bitcast_ln894"/></StgValue>
</operation>

<operation id="231" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln892" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split48:10 %tmp_9 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln894, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="232" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln892" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="23" op_0_bw="32">
<![CDATA[
.split48:11 %trunc_ln894 = trunc i32 %bitcast_ln894

]]></Node>
<StgValue><ssdm name="trunc_ln894"/></StgValue>
</operation>

<operation id="233" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln892" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32">
<![CDATA[
.split48:12 %bitcast_ln894_1 = bitcast i32 %sub

]]></Node>
<StgValue><ssdm name="bitcast_ln894_1"/></StgValue>
</operation>

<operation id="234" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln892" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split48:13 %tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln894_1, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="235" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln892" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="23" op_0_bw="32">
<![CDATA[
.split48:14 %trunc_ln894_1 = trunc i32 %bitcast_ln894_1

]]></Node>
<StgValue><ssdm name="trunc_ln894_1"/></StgValue>
</operation>

<operation id="236" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln892" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split48:15 %icmp_ln894 = icmp_ne  i8 %tmp_9, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln894"/></StgValue>
</operation>

<operation id="237" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln892" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split48:16 %icmp_ln894_1 = icmp_eq  i23 %trunc_ln894, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln894_1"/></StgValue>
</operation>

<operation id="238" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln892" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split48:17 %or_ln894 = or i1 %icmp_ln894_1, i1 %icmp_ln894

]]></Node>
<StgValue><ssdm name="or_ln894"/></StgValue>
</operation>

<operation id="239" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln892" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split48:18 %icmp_ln894_2 = icmp_ne  i8 %tmp_2, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln894_2"/></StgValue>
</operation>

<operation id="240" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln892" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split48:19 %icmp_ln894_3 = icmp_eq  i23 %trunc_ln894_1, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln894_3"/></StgValue>
</operation>

<operation id="241" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln892" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split48:20 %or_ln894_1 = or i1 %icmp_ln894_3, i1 %icmp_ln894_2

]]></Node>
<StgValue><ssdm name="or_ln894_1"/></StgValue>
</operation>

<operation id="242" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln892" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split48:21 %and_ln894 = and i1 %or_ln894, i1 %or_ln894_1

]]></Node>
<StgValue><ssdm name="and_ln894"/></StgValue>
</operation>

<operation id="243" st_id="33" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln892" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split48:22 %tmp_3 = fcmp_olt  i32 %conv, i32 %sub

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="244" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln892" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split48:23 %and_ln894_1 = and i1 %and_ln894, i1 %tmp_3

]]></Node>
<StgValue><ssdm name="and_ln894_1"/></StgValue>
</operation>

<operation id="245" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln892" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split48:24 %dc = select i1 %and_ln894_1, i32 %conv, i32 %sub

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>

<operation id="246" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln892" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32">
<![CDATA[
.split48:25 %data_V = bitcast i32 %dc

]]></Node>
<StgValue><ssdm name="data_V"/></StgValue>
</operation>

<operation id="247" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln892" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split48:26 %p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="248" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln892" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split48:27 %tmp_42 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="249" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln892" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="23" op_0_bw="32">
<![CDATA[
.split48:28 %tmp_43 = trunc i32 %data_V

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="250" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln892" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="23" op_3_bw="1">
<![CDATA[
.split48:29 %mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %tmp_43, i1 0

]]></Node>
<StgValue><ssdm name="mantissa"/></StgValue>
</operation>

<operation id="251" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln892" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="79" op_0_bw="25">
<![CDATA[
.split48:30 %zext_ln15 = zext i25 %mantissa

]]></Node>
<StgValue><ssdm name="zext_ln15"/></StgValue>
</operation>

<operation id="252" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln892" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="9" op_0_bw="8">
<![CDATA[
.split48:31 %zext_ln341 = zext i8 %tmp_42

]]></Node>
<StgValue><ssdm name="zext_ln341"/></StgValue>
</operation>

<operation id="253" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln892" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split48:32 %add_ln341 = add i9 %zext_ln341, i9 385

]]></Node>
<StgValue><ssdm name="add_ln341"/></StgValue>
</operation>

<operation id="254" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln892" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
.split48:33 %isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln341, i32 8

]]></Node>
<StgValue><ssdm name="isNeg"/></StgValue>
</operation>

<operation id="255" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln892" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split48:34 %sub_ln1311 = sub i8 127, i8 %tmp_42

]]></Node>
<StgValue><ssdm name="sub_ln1311"/></StgValue>
</operation>

<operation id="256" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln892" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="9" op_0_bw="8">
<![CDATA[
.split48:35 %sext_ln1311 = sext i8 %sub_ln1311

]]></Node>
<StgValue><ssdm name="sext_ln1311"/></StgValue>
</operation>

<operation id="257" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln892" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.split48:36 %ush = select i1 %isNeg, i9 %sext_ln1311, i9 %add_ln341

]]></Node>
<StgValue><ssdm name="ush"/></StgValue>
</operation>

<operation id="258" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln892" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="9">
<![CDATA[
.split48:37 %sh_prom_i_i_i_i_i_cast_cast_cast = sext i9 %ush

]]></Node>
<StgValue><ssdm name="sh_prom_i_i_i_i_i_cast_cast_cast"/></StgValue>
</operation>

<operation id="259" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln892" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="79" op_0_bw="32">
<![CDATA[
.split48:38 %sh_prom_i_i_i_i_i_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i_cast_cast_cast

]]></Node>
<StgValue><ssdm name="sh_prom_i_i_i_i_i_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="260" st_id="33" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln892" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
.split48:39 %r_V = lshr i79 %zext_ln15, i79 %sh_prom_i_i_i_i_i_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="261" st_id="33" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln892" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
.split48:40 %r_V_4 = shl i79 %zext_ln15, i79 %sh_prom_i_i_i_i_i_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="262" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln892" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1" op_1_bw="79" op_2_bw="32">
<![CDATA[
.split48:41 %tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %r_V, i32 24

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="263" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln892" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="1">
<![CDATA[
.split48:42 %zext_ln662 = zext i1 %tmp_26

]]></Node>
<StgValue><ssdm name="zext_ln662"/></StgValue>
</operation>

<operation id="264" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln892" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="79" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split48:43 %tmp_17 = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %r_V_4, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="265" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln892" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split48:44 %val = select i1 %isNeg, i32 %zext_ln662, i32 %tmp_17

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>

<operation id="266" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln892" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split48:45 %result_V_9 = sub i32 0, i32 %val

]]></Node>
<StgValue><ssdm name="result_V_9"/></StgValue>
</operation>

<operation id="267" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln892" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split48:46 %result_V_13 = select i1 %p_Result_s, i32 %result_V_9, i32 %val

]]></Node>
<StgValue><ssdm name="result_V_13"/></StgValue>
</operation>

<operation id="268" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln892" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="0">
<![CDATA[
.split48:47 %store_ln894 = store i32 %result_V_13, i3 %new_z_i_index_addr_3

]]></Node>
<StgValue><ssdm name="store_ln894"/></StgValue>
</operation>

<operation id="269" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln892" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0">
<![CDATA[
.split48:48 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="270" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0">
<![CDATA[
.preheader5.preheader:0 %br_ln0 = br void %.preheader5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="271" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader5:0 %i_5 = phi i3 %add_ln897, void %.split46, i3 0, void %.preheader5.preheader

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="272" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader5:1 %add_ln897 = add i3 %i_5, i3 1

]]></Node>
<StgValue><ssdm name="add_ln897"/></StgValue>
</operation>

<operation id="273" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader5:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="274" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader5:3 %icmp_ln897 = icmp_eq  i3 %i_5, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln897"/></StgValue>
</operation>

<operation id="275" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5:4 %empty_68 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>

<operation id="276" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:5 %br_ln897 = br i1 %icmp_ln897, void %.split46, void %.preheader4.preheader

]]></Node>
<StgValue><ssdm name="br_ln897"/></StgValue>
</operation>

<operation id="277" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="3">
<![CDATA[
.split46:0 %i_5_cast = zext i3 %i_5

]]></Node>
<StgValue><ssdm name="i_5_cast"/></StgValue>
</operation>

<operation id="278" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split46:2 %new_z_i_index_addr_4 = getelementptr i32 %new_z_i_index, i64 0, i64 %i_5_cast

]]></Node>
<StgValue><ssdm name="new_z_i_index_addr_4"/></StgValue>
</operation>

<operation id="279" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="3">
<![CDATA[
.split46:3 %new_z_i_index_load_1 = load i3 %new_z_i_index_addr_4

]]></Node>
<StgValue><ssdm name="new_z_i_index_load_1"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="280" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="3">
<![CDATA[
.split46:3 %new_z_i_index_load_1 = load i3 %new_z_i_index_addr_4

]]></Node>
<StgValue><ssdm name="new_z_i_index_load_1"/></StgValue>
</operation>

<operation id="281" st_id="36" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32">
<![CDATA[
.split46:4 %conv5 = sitofp i32 %new_z_i_index_load_1

]]></Node>
<StgValue><ssdm name="conv5"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="282" st_id="37" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32">
<![CDATA[
.split46:4 %conv5 = sitofp i32 %new_z_i_index_load_1

]]></Node>
<StgValue><ssdm name="conv5"/></StgValue>
</operation>

<operation id="283" st_id="37" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split46:11 %tmp_7 = fcmp_olt  i32 %conv5, i32 0

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="284" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split46:1 %specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21

]]></Node>
<StgValue><ssdm name="specloopname_ln13"/></StgValue>
</operation>

<operation id="285" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32">
<![CDATA[
.split46:5 %bitcast_ln899 = bitcast i32 %conv5

]]></Node>
<StgValue><ssdm name="bitcast_ln899"/></StgValue>
</operation>

<operation id="286" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split46:6 %tmp_6 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln899, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="287" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="23" op_0_bw="32">
<![CDATA[
.split46:7 %trunc_ln899 = trunc i32 %bitcast_ln899

]]></Node>
<StgValue><ssdm name="trunc_ln899"/></StgValue>
</operation>

<operation id="288" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split46:8 %icmp_ln899 = icmp_ne  i8 %tmp_6, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln899"/></StgValue>
</operation>

<operation id="289" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split46:9 %icmp_ln899_1 = icmp_eq  i23 %trunc_ln899, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln899_1"/></StgValue>
</operation>

<operation id="290" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split46:10 %or_ln899 = or i1 %icmp_ln899_1, i1 %icmp_ln899

]]></Node>
<StgValue><ssdm name="or_ln899"/></StgValue>
</operation>

<operation id="291" st_id="38" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split46:11 %tmp_7 = fcmp_olt  i32 %conv5, i32 0

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="292" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split46:12 %and_ln899 = and i1 %or_ln899, i1 %tmp_7

]]></Node>
<StgValue><ssdm name="and_ln899"/></StgValue>
</operation>

<operation id="293" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split46:13 %data_V_2 = select i1 %and_ln899, i32 0, i32 %bitcast_ln899

]]></Node>
<StgValue><ssdm name="data_V_2"/></StgValue>
</operation>

<operation id="294" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split46:14 %p_Result_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V_2, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="295" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split46:15 %tmp_44 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_2, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="296" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="23" op_0_bw="32">
<![CDATA[
.split46:16 %tmp_45 = trunc i32 %data_V_2

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="297" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="23" op_3_bw="1">
<![CDATA[
.split46:17 %mantissa_2 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %tmp_45, i1 0

]]></Node>
<StgValue><ssdm name="mantissa_2"/></StgValue>
</operation>

<operation id="298" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="79" op_0_bw="25">
<![CDATA[
.split46:18 %zext_ln15_2 = zext i25 %mantissa_2

]]></Node>
<StgValue><ssdm name="zext_ln15_2"/></StgValue>
</operation>

<operation id="299" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="9" op_0_bw="8">
<![CDATA[
.split46:19 %zext_ln341_2 = zext i8 %tmp_44

]]></Node>
<StgValue><ssdm name="zext_ln341_2"/></StgValue>
</operation>

<operation id="300" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split46:20 %add_ln341_2 = add i9 %zext_ln341_2, i9 385

]]></Node>
<StgValue><ssdm name="add_ln341_2"/></StgValue>
</operation>

<operation id="301" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
.split46:21 %isNeg_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln341_2, i32 8

]]></Node>
<StgValue><ssdm name="isNeg_2"/></StgValue>
</operation>

<operation id="302" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split46:22 %sub_ln1311_2 = sub i8 127, i8 %tmp_44

]]></Node>
<StgValue><ssdm name="sub_ln1311_2"/></StgValue>
</operation>

<operation id="303" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="9" op_0_bw="8">
<![CDATA[
.split46:23 %sext_ln1311_2 = sext i8 %sub_ln1311_2

]]></Node>
<StgValue><ssdm name="sext_ln1311_2"/></StgValue>
</operation>

<operation id="304" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.split46:24 %ush_2 = select i1 %isNeg_2, i9 %sext_ln1311_2, i9 %add_ln341_2

]]></Node>
<StgValue><ssdm name="ush_2"/></StgValue>
</operation>

<operation id="305" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="9">
<![CDATA[
.split46:25 %sh_prom_i_i_i_i_i54_cast_cast_cast = sext i9 %ush_2

]]></Node>
<StgValue><ssdm name="sh_prom_i_i_i_i_i54_cast_cast_cast"/></StgValue>
</operation>

<operation id="306" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="79" op_0_bw="32">
<![CDATA[
.split46:26 %sh_prom_i_i_i_i_i54_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i54_cast_cast_cast

]]></Node>
<StgValue><ssdm name="sh_prom_i_i_i_i_i54_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="307" st_id="38" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
.split46:27 %r_V_5 = lshr i79 %zext_ln15_2, i79 %sh_prom_i_i_i_i_i54_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="308" st_id="38" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
.split46:28 %r_V_6 = shl i79 %zext_ln15_2, i79 %sh_prom_i_i_i_i_i54_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="r_V_6"/></StgValue>
</operation>

<operation id="309" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="1" op_1_bw="79" op_2_bw="32">
<![CDATA[
.split46:29 %tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %r_V_5, i32 24

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="310" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="1">
<![CDATA[
.split46:30 %zext_ln662_2 = zext i1 %tmp_31

]]></Node>
<StgValue><ssdm name="zext_ln662_2"/></StgValue>
</operation>

<operation id="311" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="79" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split46:31 %tmp_22 = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %r_V_6, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="312" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split46:32 %val_2 = select i1 %isNeg_2, i32 %zext_ln662_2, i32 %tmp_22

]]></Node>
<StgValue><ssdm name="val_2"/></StgValue>
</operation>

<operation id="313" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split46:33 %result_V_10 = sub i32 0, i32 %val_2

]]></Node>
<StgValue><ssdm name="result_V_10"/></StgValue>
</operation>

<operation id="314" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split46:34 %result_V = select i1 %p_Result_2, i32 %result_V_10, i32 %val_2

]]></Node>
<StgValue><ssdm name="result_V"/></StgValue>
</operation>

<operation id="315" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="0">
<![CDATA[
.split46:35 %store_ln899 = store i32 %result_V, i3 %new_z_i_index_addr_4

]]></Node>
<StgValue><ssdm name="store_ln899"/></StgValue>
</operation>

<operation id="316" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0">
<![CDATA[
.split46:36 %br_ln0 = br void %.preheader5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="317" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.preheader:0 %br_ln0 = br void %.preheader4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="318" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader4:0 %i_6 = phi i3 %add_ln903, void %.split44, i3 0, void %.preheader4.preheader

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="319" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader4:1 %add_ln903 = add i3 %i_6, i3 1

]]></Node>
<StgValue><ssdm name="add_ln903"/></StgValue>
</operation>

<operation id="320" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader4:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="321" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader4:3 %icmp_ln903 = icmp_eq  i3 %i_6, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln903"/></StgValue>
</operation>

<operation id="322" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4:4 %empty_69 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>

<operation id="323" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4:5 %br_ln903 = br i1 %icmp_ln903, void %.split44, void %.preheader3.preheader

]]></Node>
<StgValue><ssdm name="br_ln903"/></StgValue>
</operation>

<operation id="324" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln903" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="64" op_0_bw="3">
<![CDATA[
.split44:0 %i_6_cast13 = zext i3 %i_6

]]></Node>
<StgValue><ssdm name="i_6_cast13"/></StgValue>
</operation>

<operation id="325" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln903" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split44:2 %new_z_i_index_addr_5 = getelementptr i32 %new_z_i_index, i64 0, i64 %i_6_cast13

]]></Node>
<StgValue><ssdm name="new_z_i_index_addr_5"/></StgValue>
</operation>

<operation id="326" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln903" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="3">
<![CDATA[
.split44:3 %new_z_i_index_load_2 = load i3 %new_z_i_index_addr_5

]]></Node>
<StgValue><ssdm name="new_z_i_index_load_2"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="327" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln903" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="3">
<![CDATA[
.split44:3 %new_z_i_index_load_2 = load i3 %new_z_i_index_addr_5

]]></Node>
<StgValue><ssdm name="new_z_i_index_load_2"/></StgValue>
</operation>

<operation id="328" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln903" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="16" op_0_bw="16" op_1_bw="3" op_2_bw="13">
<![CDATA[
.split44:4 %shl_ln = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i3.i13, i3 %i_6, i13 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="329" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln903" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="17" op_0_bw="16">
<![CDATA[
.split44:5 %zext_ln54 = zext i16 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln54"/></StgValue>
</operation>

<operation id="330" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln903" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="14" op_0_bw="14" op_1_bw="3" op_2_bw="11">
<![CDATA[
.split44:6 %shl_ln54_1 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i3.i11, i3 %i_6, i11 0

]]></Node>
<StgValue><ssdm name="shl_ln54_1"/></StgValue>
</operation>

<operation id="331" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln903" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="17" op_0_bw="14">
<![CDATA[
.split44:7 %zext_ln54_1 = zext i14 %shl_ln54_1

]]></Node>
<StgValue><ssdm name="zext_ln54_1"/></StgValue>
</operation>

<operation id="332" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln903" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.split44:8 %sub_ln54 = sub i17 %zext_ln54, i17 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sub_ln54"/></StgValue>
</operation>

<operation id="333" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln903" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="37" op_0_bw="37" op_1_bw="32" op_2_bw="5">
<![CDATA[
.split44:9 %shl_ln54_2 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i32.i5, i32 %new_z_i_index_load_2, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln54_2"/></StgValue>
</operation>

<operation id="334" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln903" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="38" op_0_bw="37">
<![CDATA[
.split44:10 %sext_ln54 = sext i37 %shl_ln54_2

]]></Node>
<StgValue><ssdm name="sext_ln54"/></StgValue>
</operation>

<operation id="335" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln903" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="35" op_0_bw="35" op_1_bw="32" op_2_bw="3">
<![CDATA[
.split44:11 %shl_ln54_3 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %new_z_i_index_load_2, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln54_3"/></StgValue>
</operation>

<operation id="336" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln903" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="38" op_0_bw="35">
<![CDATA[
.split44:12 %sext_ln54_1 = sext i35 %shl_ln54_3

]]></Node>
<StgValue><ssdm name="sext_ln54_1"/></StgValue>
</operation>

<operation id="337" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln903" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
.split44:13 %sub_ln54_1 = sub i38 %sext_ln54, i38 %sext_ln54_1

]]></Node>
<StgValue><ssdm name="sub_ln54_1"/></StgValue>
</operation>

<operation id="338" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln903" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.split44:14 %or_ln54 = or i17 %sub_ln54, i17 16

]]></Node>
<StgValue><ssdm name="or_ln54"/></StgValue>
</operation>

<operation id="339" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln903" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="38" op_0_bw="17">
<![CDATA[
.split44:15 %sext_ln54_2 = sext i17 %or_ln54

]]></Node>
<StgValue><ssdm name="sext_ln54_2"/></StgValue>
</operation>

<operation id="340" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln903" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
.split44:16 %add_ln54 = add i38 %sub_ln54_1, i38 %sext_ln54_2

]]></Node>
<StgValue><ssdm name="add_ln54"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="341" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln903" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="38">
<![CDATA[
.split44:17 %sext_ln905 = sext i38 %add_ln54

]]></Node>
<StgValue><ssdm name="sext_ln905"/></StgValue>
</operation>

<operation id="342" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln903" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="129" op_0_bw="64">
<![CDATA[
.split44:18 %zext_ln905 = zext i64 %sext_ln905

]]></Node>
<StgValue><ssdm name="zext_ln905"/></StgValue>
</operation>

<operation id="343" st_id="42" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln903" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="129" op_0_bw="129" op_1_bw="129">
<![CDATA[
.split44:19 %mul_ln905 = mul i129 %zext_ln905, i129 24595658764946068822

]]></Node>
<StgValue><ssdm name="mul_ln905"/></StgValue>
</operation>

<operation id="344" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln903" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="60" op_0_bw="60" op_1_bw="129" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split44:20 %tmp_32 = partselect i60 @_ssdm_op_PartSelect.i60.i129.i32.i32, i129 %mul_ln905, i32 69, i32 128

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="345" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln903" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="64" op_0_bw="60">
<![CDATA[
.split44:21 %zext_ln905_3 = zext i60 %tmp_32

]]></Node>
<StgValue><ssdm name="zext_ln905_3"/></StgValue>
</operation>

<operation id="346" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln903" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="11" op_0_bw="192" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split44:22 %GDarray_addr = getelementptr i192 %GDarray, i64 0, i64 %zext_ln905_3

]]></Node>
<StgValue><ssdm name="GDarray_addr"/></StgValue>
</operation>

<operation id="347" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln903" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="192" op_0_bw="11">
<![CDATA[
.split44:23 %GDarray_load = load i11 %GDarray_addr

]]></Node>
<StgValue><ssdm name="GDarray_load"/></StgValue>
</operation>

<operation id="348" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln903" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="59" op_0_bw="59" op_1_bw="129" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split44:24 %tmp_23 = partselect i59 @_ssdm_op_PartSelect.i59.i129.i32.i32, i129 %mul_ln905, i32 69, i32 127

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="349" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln903" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="64" op_1_bw="59" op_2_bw="5">
<![CDATA[
.split44:25 %shl_ln905_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i59.i5, i59 %tmp_23, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln905_1"/></StgValue>
</operation>

<operation id="350" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln903" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="63" op_0_bw="63" op_1_bw="60" op_2_bw="3">
<![CDATA[
.split44:26 %shl_ln905_2 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i60.i3, i60 %tmp_32, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln905_2"/></StgValue>
</operation>

<operation id="351" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln903" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="64" op_0_bw="63">
<![CDATA[
.split44:27 %zext_ln905_1 = zext i63 %shl_ln905_2

]]></Node>
<StgValue><ssdm name="zext_ln905_1"/></StgValue>
</operation>

<operation id="352" st_id="42" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln903" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split44:28 %sub_ln905 = sub i64 %zext_ln905_1, i64 %shl_ln905_1

]]></Node>
<StgValue><ssdm name="sub_ln905"/></StgValue>
</operation>

<operation id="353" st_id="42" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln903" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split44:29 %add_ln905 = add i64 %sext_ln905, i64 %sub_ln905

]]></Node>
<StgValue><ssdm name="add_ln905"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="354" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln903" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split44:1 %specloopname_ln903 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20

]]></Node>
<StgValue><ssdm name="specloopname_ln903"/></StgValue>
</operation>

<operation id="355" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln903" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="192" op_0_bw="11">
<![CDATA[
.split44:23 %GDarray_load = load i11 %GDarray_addr

]]></Node>
<StgValue><ssdm name="GDarray_load"/></StgValue>
</operation>

<operation id="356" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln903" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="67" op_0_bw="67" op_1_bw="64" op_2_bw="3">
<![CDATA[
.split44:30 %shl_ln1 = bitconcatenate i67 @_ssdm_op_BitConcatenate.i67.i64.i3, i64 %add_ln905, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="357" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln903" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="192" op_0_bw="67">
<![CDATA[
.split44:31 %zext_ln905_2 = zext i67 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln905_2"/></StgValue>
</operation>

<operation id="358" st_id="43" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln903" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="192" op_0_bw="192" op_1_bw="192">
<![CDATA[
.split44:32 %lshr_ln905 = lshr i192 %GDarray_load, i192 %zext_ln905_2

]]></Node>
<StgValue><ssdm name="lshr_ln905"/></StgValue>
</operation>

<operation id="359" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln903" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="64" op_0_bw="192">
<![CDATA[
.split44:33 %trunc_ln905 = trunc i192 %lshr_ln905

]]></Node>
<StgValue><ssdm name="trunc_ln905"/></StgValue>
</operation>

<operation id="360" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln903" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split44:34 %new_z_i_addr = getelementptr i64 %new_z_i, i64 0, i64 %i_6_cast13

]]></Node>
<StgValue><ssdm name="new_z_i_addr"/></StgValue>
</operation>

<operation id="361" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln903" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
.split44:35 %store_ln905 = store i64 %trunc_ln905, i3 %new_z_i_addr

]]></Node>
<StgValue><ssdm name="store_ln905"/></StgValue>
</operation>

<operation id="362" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln903" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0">
<![CDATA[
.split44:36 %br_ln0 = br void %.preheader4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="363" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="64" op_0_bw="32">
<![CDATA[
.preheader3.preheader:0 %new_z_i_atTop_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_3"/></StgValue>
</operation>

<operation id="364" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="64" op_0_bw="32">
<![CDATA[
.preheader3.preheader:1 %new_z_i_atTop_3_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_3_1"/></StgValue>
</operation>

<operation id="365" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="32">
<![CDATA[
.preheader3.preheader:2 %new_z_i_atTop_3_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_3_2"/></StgValue>
</operation>

<operation id="366" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="32">
<![CDATA[
.preheader3.preheader:3 %new_z_i_atTop_3_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_3_3"/></StgValue>
</operation>

<operation id="367" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="32">
<![CDATA[
.preheader3.preheader:4 %new_z_i_atTop_3_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_3_4"/></StgValue>
</operation>

<operation id="368" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.preheader:5 %br_ln0 = br void %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="369" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader3:0 %i_7 = phi i3 %add_ln914, void %.split4219, i3 1, void %.preheader3.preheader

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="370" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader3:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="371" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader3:2 %icmp_ln909 = icmp_eq  i3 %i_7, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln909"/></StgValue>
</operation>

<operation id="372" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3:3 %empty_70 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="373" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3:4 %br_ln909 = br i1 %icmp_ln909, void %.split42, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln909"/></StgValue>
</operation>

<operation id="374" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln909" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split42:0 %add_ln914 = add i3 %i_7, i3 1

]]></Node>
<StgValue><ssdm name="add_ln914"/></StgValue>
</operation>

<operation id="375" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln909" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="3">
<![CDATA[
.split42:1 %trunc_ln914_cast = zext i3 %i_7

]]></Node>
<StgValue><ssdm name="trunc_ln914_cast"/></StgValue>
</operation>

<operation id="376" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln909" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split42:3 %new_z_i_addr_1 = getelementptr i64 %new_z_i, i64 0, i64 %trunc_ln914_cast

]]></Node>
<StgValue><ssdm name="new_z_i_addr_1"/></StgValue>
</operation>

<operation id="377" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln909" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="3">
<![CDATA[
.split42:4 %new_z_i_load = load i3 %new_z_i_addr_1

]]></Node>
<StgValue><ssdm name="new_z_i_load"/></StgValue>
</operation>

<operation id="378" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln909" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="2" op_0_bw="3">
<![CDATA[
.split42:7 %trunc_ln911 = trunc i3 %i_7

]]></Node>
<StgValue><ssdm name="trunc_ln911"/></StgValue>
</operation>

<operation id="379" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln909" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
.split42:8 %switch_ln911 = switch i2 %trunc_ln911, void %branch3, i2 1, void %.split42..split4219_crit_edge, i2 2, void %branch1, i2 3, void %branch2

]]></Node>
<StgValue><ssdm name="switch_ln911"/></StgValue>
</operation>

<operation id="380" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln909" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="0">
<![CDATA[
.split4219:0 %br_ln0 = br void %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="381" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln909" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="3">
<![CDATA[
.split42:4 %new_z_i_load = load i3 %new_z_i_addr_1

]]></Node>
<StgValue><ssdm name="new_z_i_load"/></StgValue>
</operation>

<operation id="382" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln909" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="3">
<![CDATA[
.split42:5 %zext_ln911 = zext i3 %add_ln914

]]></Node>
<StgValue><ssdm name="zext_ln911"/></StgValue>
</operation>

<operation id="383" st_id="46" stage="12" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln909" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.split42:6 %new_z_i_atTop_0 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %new_z_i_load, i3 1, i32 %zext_ln911, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_0"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="384" st_id="47" stage="11" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln909" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.split42:6 %new_z_i_atTop_0 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %new_z_i_load, i3 1, i32 %zext_ln911, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_0"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="385" st_id="48" stage="10" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln909" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.split42:6 %new_z_i_atTop_0 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %new_z_i_load, i3 1, i32 %zext_ln911, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_0"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="386" st_id="49" stage="9" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln909" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.split42:6 %new_z_i_atTop_0 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %new_z_i_load, i3 1, i32 %zext_ln911, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_0"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="387" st_id="50" stage="8" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln909" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.split42:6 %new_z_i_atTop_0 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %new_z_i_load, i3 1, i32 %zext_ln911, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_0"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="388" st_id="51" stage="7" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln909" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.split42:6 %new_z_i_atTop_0 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %new_z_i_load, i3 1, i32 %zext_ln911, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_0"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="389" st_id="52" stage="6" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln909" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.split42:6 %new_z_i_atTop_0 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %new_z_i_load, i3 1, i32 %zext_ln911, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_0"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="390" st_id="53" stage="5" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln909" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.split42:6 %new_z_i_atTop_0 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %new_z_i_load, i3 1, i32 %zext_ln911, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_0"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="391" st_id="54" stage="4" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln909" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.split42:6 %new_z_i_atTop_0 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %new_z_i_load, i3 1, i32 %zext_ln911, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_0"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="392" st_id="55" stage="3" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln909" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.split42:6 %new_z_i_atTop_0 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %new_z_i_load, i3 1, i32 %zext_ln911, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_0"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="393" st_id="56" stage="2" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln909" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.split42:6 %new_z_i_atTop_0 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %new_z_i_load, i3 1, i32 %zext_ln911, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_0"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="394" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln909" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split42:2 %specloopname_ln909 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19

]]></Node>
<StgValue><ssdm name="specloopname_ln909"/></StgValue>
</operation>

<operation id="395" st_id="57" stage="1" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln909" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.split42:6 %new_z_i_atTop_0 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %new_z_i_load, i3 1, i32 %zext_ln911, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_0"/></StgValue>
</operation>

<operation id="396" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln911" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
branch2:0 %store_ln911 = store i64 %new_z_i_atTop_0, i64 %new_z_i_atTop_3_3

]]></Node>
<StgValue><ssdm name="store_ln911"/></StgValue>
</operation>

<operation id="397" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln911" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="0">
<![CDATA[
branch2:1 %br_ln911 = br void %.split4219

]]></Node>
<StgValue><ssdm name="br_ln911"/></StgValue>
</operation>

<operation id="398" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln911" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
branch1:0 %store_ln911 = store i64 %new_z_i_atTop_0, i64 %new_z_i_atTop_3_2

]]></Node>
<StgValue><ssdm name="store_ln911"/></StgValue>
</operation>

<operation id="399" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln911" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="0">
<![CDATA[
branch1:1 %br_ln911 = br void %.split4219

]]></Node>
<StgValue><ssdm name="br_ln911"/></StgValue>
</operation>

<operation id="400" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln911" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42..split4219_crit_edge:0 %store_ln911 = store i64 %new_z_i_atTop_0, i64 %new_z_i_atTop_3_1

]]></Node>
<StgValue><ssdm name="store_ln911"/></StgValue>
</operation>

<operation id="401" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln911" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="0">
<![CDATA[
.split42..split4219_crit_edge:1 %br_ln911 = br void %.split4219

]]></Node>
<StgValue><ssdm name="br_ln911"/></StgValue>
</operation>

<operation id="402" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln911" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
branch3:0 %store_ln911 = store i64 %new_z_i_atTop_0, i64 %new_z_i_atTop_3_4

]]></Node>
<StgValue><ssdm name="store_ln911"/></StgValue>
</operation>

<operation id="403" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln911" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
branch3:1 %store_ln911 = store i64 %new_z_i_atTop_0, i64 %new_z_i_atTop_3

]]></Node>
<StgValue><ssdm name="store_ln911"/></StgValue>
</operation>

<operation id="404" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln911" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="0">
<![CDATA[
branch3:2 %br_ln911 = br void %.split4219

]]></Node>
<StgValue><ssdm name="br_ln911"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="405" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0 %br_ln0 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="406" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader:0 %i_8 = phi i3 %add_ln921, void %.split40, i3 0, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="407" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
.preheader:1 %layerSMin = phi i64 %layerSMin_1, void %.split40, i64 9223372036854775807, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="layerSMin"/></StgValue>
</operation>

<operation id="408" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:2 %layerWithSmallestShift = phi i32 %layerWithSmallestShift_1, void %.split40, i32 0, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="layerWithSmallestShift"/></StgValue>
</operation>

<operation id="409" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:3 %add_ln921 = add i3 %i_8, i3 1

]]></Node>
<StgValue><ssdm name="add_ln921"/></StgValue>
</operation>

<operation id="410" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader:4 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="411" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:5 %icmp_ln921 = icmp_eq  i3 %i_8, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln921"/></StgValue>
</operation>

<operation id="412" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:6 %empty_71 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="413" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:7 %br_ln921 = br i1 %icmp_ln921, void %.split40, void

]]></Node>
<StgValue><ssdm name="br_ln921"/></StgValue>
</operation>

<operation id="414" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln921" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="64" op_0_bw="64">
<![CDATA[
.split40:0 %new_z_i_atTop_3_1_load_1 = load i64 %new_z_i_atTop_3_1

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_3_1_load_1"/></StgValue>
</operation>

<operation id="415" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln921" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="64" op_0_bw="64">
<![CDATA[
.split40:1 %new_z_i_atTop_3_2_load_1 = load i64 %new_z_i_atTop_3_2

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_3_2_load_1"/></StgValue>
</operation>

<operation id="416" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln921" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="64" op_0_bw="64">
<![CDATA[
.split40:2 %new_z_i_atTop_3_3_load_1 = load i64 %new_z_i_atTop_3_3

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_3_3_load_1"/></StgValue>
</operation>

<operation id="417" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln921" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="64" op_0_bw="64">
<![CDATA[
.split40:3 %new_z_i_atTop_3_4_load_1 = load i64 %new_z_i_atTop_3_4

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_3_4_load_1"/></StgValue>
</operation>

<operation id="418" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln921" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="2" op_0_bw="3">
<![CDATA[
.split40:5 %trunc_ln923 = trunc i3 %i_8

]]></Node>
<StgValue><ssdm name="trunc_ln923"/></StgValue>
</operation>

<operation id="419" st_id="59" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln921" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split40:6 %tmp_15 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %new_z_i_atTop_3_1_load_1, i64 %new_z_i_atTop_3_2_load_1, i64 %new_z_i_atTop_3_3_load_1, i64 %new_z_i_atTop_3_4_load_1, i2 %trunc_ln923

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="420" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln921" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split40:7 %sub_ln923 = sub i64 %tmp_15, i64 %z_top_min_read_1

]]></Node>
<StgValue><ssdm name="sub_ln923"/></StgValue>
</operation>

<operation id="421" st_id="59" stage="2" lat="2">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln921" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="64" op_0_bw="64">
<![CDATA[
.split40:8 %dc_3 = sitodp i64 %sub_ln923

]]></Node>
<StgValue><ssdm name="dc_3"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="422" st_id="60" stage="1" lat="2">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln921" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="64" op_0_bw="64">
<![CDATA[
.split40:8 %dc_3 = sitodp i64 %sub_ln923

]]></Node>
<StgValue><ssdm name="dc_3"/></StgValue>
</operation>

<operation id="423" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln921" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="64" op_0_bw="64">
<![CDATA[
.split40:9 %data_V_3 = bitcast i64 %dc_3

]]></Node>
<StgValue><ssdm name="data_V_3"/></StgValue>
</operation>

<operation id="424" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln921" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split40:10 %tmp_46 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_3, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="425" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln921" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="52" op_0_bw="64">
<![CDATA[
.split40:11 %tmp_47 = trunc i64 %data_V_3

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="426" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln921" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split40:4 %specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18

]]></Node>
<StgValue><ssdm name="specloopname_ln13"/></StgValue>
</operation>

<operation id="427" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln921" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="54" op_0_bw="54" op_1_bw="1" op_2_bw="52" op_3_bw="1">
<![CDATA[
.split40:12 %mantissa_3 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_47, i1 0

]]></Node>
<StgValue><ssdm name="mantissa_3"/></StgValue>
</operation>

<operation id="428" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln921" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="169" op_0_bw="54">
<![CDATA[
.split40:13 %zext_ln15_3 = zext i54 %mantissa_3

]]></Node>
<StgValue><ssdm name="zext_ln15_3"/></StgValue>
</operation>

<operation id="429" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln921" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="12" op_0_bw="11">
<![CDATA[
.split40:14 %zext_ln510 = zext i11 %tmp_46

]]></Node>
<StgValue><ssdm name="zext_ln510"/></StgValue>
</operation>

<operation id="430" st_id="61" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln921" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split40:15 %add_ln510 = add i12 %zext_ln510, i12 3073

]]></Node>
<StgValue><ssdm name="add_ln510"/></StgValue>
</operation>

<operation id="431" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln921" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
.split40:16 %isNeg_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln510, i32 11

]]></Node>
<StgValue><ssdm name="isNeg_3"/></StgValue>
</operation>

<operation id="432" st_id="61" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln921" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split40:17 %sub_ln1311_3 = sub i11 1023, i11 %tmp_46

]]></Node>
<StgValue><ssdm name="sub_ln1311_3"/></StgValue>
</operation>

<operation id="433" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln921" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="12" op_0_bw="11">
<![CDATA[
.split40:18 %sext_ln1311_3 = sext i11 %sub_ln1311_3

]]></Node>
<StgValue><ssdm name="sext_ln1311_3"/></StgValue>
</operation>

<operation id="434" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln921" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split40:19 %ush_3 = select i1 %isNeg_3, i12 %sext_ln1311_3, i12 %add_ln510

]]></Node>
<StgValue><ssdm name="ush_3"/></StgValue>
</operation>

<operation id="435" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln921" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="12">
<![CDATA[
.split40:20 %sh_prom_i_i_i_i_i91_cast_cast_cast = sext i12 %ush_3

]]></Node>
<StgValue><ssdm name="sh_prom_i_i_i_i_i91_cast_cast_cast"/></StgValue>
</operation>

<operation id="436" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln921" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="169" op_0_bw="32">
<![CDATA[
.split40:21 %sh_prom_i_i_i_i_i91_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i91_cast_cast_cast

]]></Node>
<StgValue><ssdm name="sh_prom_i_i_i_i_i91_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="437" st_id="61" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln921" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="169" op_0_bw="169" op_1_bw="169">
<![CDATA[
.split40:22 %r_V_7 = lshr i169 %zext_ln15_3, i169 %sh_prom_i_i_i_i_i91_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>

<operation id="438" st_id="61" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln921" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="169" op_0_bw="169" op_1_bw="169">
<![CDATA[
.split40:23 %r_V_8 = shl i169 %zext_ln15_3, i169 %sh_prom_i_i_i_i_i91_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="r_V_8"/></StgValue>
</operation>

<operation id="439" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln921" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="1" op_1_bw="169" op_2_bw="32">
<![CDATA[
.split40:24 %tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i169.i32, i169 %r_V_7, i32 53

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="440" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln921" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="1">
<![CDATA[
.split40:25 %zext_ln662_3 = zext i1 %tmp_36

]]></Node>
<StgValue><ssdm name="zext_ln662_3"/></StgValue>
</operation>

<operation id="441" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln921" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="64" op_0_bw="64" op_1_bw="169" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split40:26 %tmp_28 = partselect i64 @_ssdm_op_PartSelect.i64.i169.i32.i32, i169 %r_V_8, i32 53, i32 116

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="442" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln921" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split40:27 %val_3 = select i1 %isNeg_3, i64 %zext_ln662_3, i64 %tmp_28

]]></Node>
<StgValue><ssdm name="val_3"/></StgValue>
</operation>

<operation id="443" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln921" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split40:28 %icmp_ln923 = icmp_slt  i64 %val_3, i64 %layerSMin

]]></Node>
<StgValue><ssdm name="icmp_ln923"/></StgValue>
</operation>

<operation id="444" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln921" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="2">
<![CDATA[
.split40:29 %zext_ln923 = zext i2 %trunc_ln923

]]></Node>
<StgValue><ssdm name="zext_ln923"/></StgValue>
</operation>

<operation id="445" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln921" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split40:30 %layerWithSmallestShift_1 = select i1 %icmp_ln923, i32 %zext_ln923, i32 %layerWithSmallestShift

]]></Node>
<StgValue><ssdm name="layerWithSmallestShift_1"/></StgValue>
</operation>

<operation id="446" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln921" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split40:31 %layerSMin_1 = select i1 %icmp_ln923, i64 %val_3, i64 %layerSMin

]]></Node>
<StgValue><ssdm name="layerSMin_1"/></StgValue>
</operation>

<operation id="447" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln921" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="0">
<![CDATA[
.split40:32 %br_ln0 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="448" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="64">
<![CDATA[
:0 %new_z_i_atTop_3_1_load = load i64 %new_z_i_atTop_3_1

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_3_1_load"/></StgValue>
</operation>

<operation id="449" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="64" op_0_bw="64">
<![CDATA[
:1 %new_z_i_atTop_3_2_load = load i64 %new_z_i_atTop_3_2

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_3_2_load"/></StgValue>
</operation>

<operation id="450" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="64" op_0_bw="64">
<![CDATA[
:2 %new_z_i_atTop_3_3_load = load i64 %new_z_i_atTop_3_3

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_3_3_load"/></StgValue>
</operation>

<operation id="451" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="64" op_0_bw="64">
<![CDATA[
:3 %new_z_i_atTop_3_4_load = load i64 %new_z_i_atTop_3_4

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_3_4_load"/></StgValue>
</operation>

<operation id="452" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="2" op_0_bw="32">
<![CDATA[
:4 %trunc_ln941 = trunc i32 %layerWithSmallestShift

]]></Node>
<StgValue><ssdm name="trunc_ln941"/></StgValue>
</operation>

<operation id="453" st_id="62" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
:5 %tmp_11 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %new_z_i_atTop_3_1_load, i64 %new_z_i_atTop_3_2_load, i64 %new_z_i_atTop_3_3_load, i64 %new_z_i_atTop_3_4_load, i2 %trunc_ln941

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="454" st_id="62" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6 %sub_ln943 = sub i64 %tmp_11, i64 %z_top_min_read_1

]]></Node>
<StgValue><ssdm name="sub_ln943"/></StgValue>
</operation>

<operation id="455" st_id="62" stage="2" lat="2">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="64" op_0_bw="64">
<![CDATA[
:7 %dc_2 = sitodp i64 %sub_ln943

]]></Node>
<StgValue><ssdm name="dc_2"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="456" st_id="63" stage="1" lat="2">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="64" op_0_bw="64">
<![CDATA[
:7 %dc_2 = sitodp i64 %sub_ln943

]]></Node>
<StgValue><ssdm name="dc_2"/></StgValue>
</operation>

<operation id="457" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="64" op_0_bw="64">
<![CDATA[
:8 %data_V_4 = bitcast i64 %dc_2

]]></Node>
<StgValue><ssdm name="data_V_4"/></StgValue>
</operation>

<operation id="458" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="63" op_0_bw="64">
<![CDATA[
:9 %p_Result_3 = trunc i64 %data_V_4

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="459" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="64" op_0_bw="63">
<![CDATA[
:10 %zext_ln368 = zext i63 %p_Result_3

]]></Node>
<StgValue><ssdm name="zext_ln368"/></StgValue>
</operation>

<operation id="460" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="64">
<![CDATA[
:11 %bitcast_ln521 = bitcast i64 %zext_ln368

]]></Node>
<StgValue><ssdm name="bitcast_ln521"/></StgValue>
</operation>

<operation id="461" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:12 %tmp_12 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_4, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="462" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="52" op_0_bw="64">
<![CDATA[
:13 %trunc_ln943 = trunc i64 %data_V_4

]]></Node>
<StgValue><ssdm name="trunc_ln943"/></StgValue>
</operation>

<operation id="463" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:14 %icmp_ln943 = icmp_ne  i11 %tmp_12, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln943"/></StgValue>
</operation>

<operation id="464" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
:15 %icmp_ln943_1 = icmp_eq  i52 %trunc_ln943, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln943_1"/></StgValue>
</operation>

<operation id="465" st_id="63" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17 %tmp_14 = fcmp_olt  i64 %bitcast_ln521, i64 1

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="466" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:16 %or_ln943 = or i1 %icmp_ln943_1, i1 %icmp_ln943

]]></Node>
<StgValue><ssdm name="or_ln943"/></StgValue>
</operation>

<operation id="467" st_id="64" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17 %tmp_14 = fcmp_olt  i64 %bitcast_ln521, i64 1

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="468" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:18 %and_ln943 = and i1 %or_ln943, i1 %tmp_14

]]></Node>
<StgValue><ssdm name="and_ln943"/></StgValue>
</operation>

<operation id="469" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:19 %br_ln943 = br i1 %and_ln943, void %._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln943"/></StgValue>
</operation>

<operation id="470" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln943" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="37" op_0_bw="37" op_1_bw="32" op_2_bw="5">
<![CDATA[
:0 %shl_ln54_4 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i32.i5, i32 %select_ln890, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln54_4"/></StgValue>
</operation>

<operation id="471" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln943" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="38" op_0_bw="37">
<![CDATA[
:1 %sext_ln54_3 = sext i37 %shl_ln54_4

]]></Node>
<StgValue><ssdm name="sext_ln54_3"/></StgValue>
</operation>

<operation id="472" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln943" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="35" op_0_bw="35" op_1_bw="32" op_2_bw="3">
<![CDATA[
:2 %shl_ln54_5 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %select_ln890, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln54_5"/></StgValue>
</operation>

<operation id="473" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln943" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="38" op_0_bw="35">
<![CDATA[
:3 %sext_ln54_4 = sext i35 %shl_ln54_5

]]></Node>
<StgValue><ssdm name="sext_ln54_4"/></StgValue>
</operation>

<operation id="474" st_id="64" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln943" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
:4 %sub_ln54_2 = sub i38 %sext_ln54_3, i38 %sext_ln54_4

]]></Node>
<StgValue><ssdm name="sub_ln54_2"/></StgValue>
</operation>

<operation id="475" st_id="64" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln943" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
:5 %add_ln54_1 = add i38 %sub_ln54_2, i38 24592

]]></Node>
<StgValue><ssdm name="add_ln54_1"/></StgValue>
</operation>

<operation id="476" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln943" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="64" op_0_bw="38">
<![CDATA[
:6 %sext_ln945 = sext i38 %add_ln54_1

]]></Node>
<StgValue><ssdm name="sext_ln945"/></StgValue>
</operation>

<operation id="477" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln943" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="129" op_0_bw="64">
<![CDATA[
:7 %zext_ln945 = zext i64 %sext_ln945

]]></Node>
<StgValue><ssdm name="zext_ln945"/></StgValue>
</operation>

<operation id="478" st_id="64" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln943" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="129" op_0_bw="129" op_1_bw="129">
<![CDATA[
:8 %mul_ln945 = mul i129 %zext_ln945, i129 24595658764946068822

]]></Node>
<StgValue><ssdm name="mul_ln945"/></StgValue>
</operation>

<operation id="479" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln943" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="60" op_0_bw="60" op_1_bw="129" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9 %tmp_37 = partselect i60 @_ssdm_op_PartSelect.i60.i129.i32.i32, i129 %mul_ln945, i32 69, i32 128

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="480" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln943" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="64" op_0_bw="60">
<![CDATA[
:10 %zext_ln945_3 = zext i60 %tmp_37

]]></Node>
<StgValue><ssdm name="zext_ln945_3"/></StgValue>
</operation>

<operation id="481" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln943" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="11" op_0_bw="192" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11 %GDarray_addr_1 = getelementptr i192 %GDarray, i64 0, i64 %zext_ln945_3

]]></Node>
<StgValue><ssdm name="GDarray_addr_1"/></StgValue>
</operation>

<operation id="482" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln943" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="192" op_0_bw="11">
<![CDATA[
:12 %GDarray_load_1 = load i11 %GDarray_addr_1

]]></Node>
<StgValue><ssdm name="GDarray_load_1"/></StgValue>
</operation>

<operation id="483" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln943" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="59" op_0_bw="59" op_1_bw="129" op_2_bw="32" op_3_bw="32">
<![CDATA[
:13 %tmp_29 = partselect i59 @_ssdm_op_PartSelect.i59.i129.i32.i32, i129 %mul_ln945, i32 69, i32 127

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="484" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln943" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="64" op_1_bw="59" op_2_bw="5">
<![CDATA[
:14 %shl_ln945_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i59.i5, i59 %tmp_29, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln945_1"/></StgValue>
</operation>

<operation id="485" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln943" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="63" op_0_bw="63" op_1_bw="60" op_2_bw="3">
<![CDATA[
:15 %shl_ln945_2 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i60.i3, i60 %tmp_37, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln945_2"/></StgValue>
</operation>

<operation id="486" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln943" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="63">
<![CDATA[
:16 %zext_ln945_1 = zext i63 %shl_ln945_2

]]></Node>
<StgValue><ssdm name="zext_ln945_1"/></StgValue>
</operation>

<operation id="487" st_id="64" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln943" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17 %sub_ln945 = sub i64 %zext_ln945_1, i64 %shl_ln945_1

]]></Node>
<StgValue><ssdm name="sub_ln945"/></StgValue>
</operation>

<operation id="488" st_id="64" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln943" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18 %add_ln945 = add i64 %sub_ln945, i64 %sext_ln945

]]></Node>
<StgValue><ssdm name="add_ln945"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="489" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="192" op_0_bw="11">
<![CDATA[
:12 %GDarray_load_1 = load i11 %GDarray_addr_1

]]></Node>
<StgValue><ssdm name="GDarray_load_1"/></StgValue>
</operation>

<operation id="490" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="67" op_0_bw="67" op_1_bw="64" op_2_bw="3">
<![CDATA[
:19 %shl_ln2 = bitconcatenate i67 @_ssdm_op_BitConcatenate.i67.i64.i3, i64 %add_ln945, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="491" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="192" op_0_bw="67">
<![CDATA[
:20 %zext_ln945_2 = zext i67 %shl_ln2

]]></Node>
<StgValue><ssdm name="zext_ln945_2"/></StgValue>
</operation>

<operation id="492" st_id="65" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="192" op_0_bw="192" op_1_bw="192">
<![CDATA[
:21 %lshr_ln945 = lshr i192 %GDarray_load_1, i192 %zext_ln945_2

]]></Node>
<StgValue><ssdm name="lshr_ln945"/></StgValue>
</operation>

<operation id="493" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="64" op_0_bw="192">
<![CDATA[
:22 %trunc_ln945 = trunc i192 %lshr_ln945

]]></Node>
<StgValue><ssdm name="trunc_ln945"/></StgValue>
</operation>

<operation id="494" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="0">
<![CDATA[
:23 %br_ln946 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln946"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="495" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
._crit_edge:0 %z_top_min_0 = phi i64 %trunc_ln945, void, i64 %tmp_11, void

]]></Node>
<StgValue><ssdm name="z_top_min_0"/></StgValue>
</operation>

<operation id="496" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:1 %sub_ln948 = sub i64 %z_top_min_0, i64 %z_top_min_read_1

]]></Node>
<StgValue><ssdm name="sub_ln948"/></StgValue>
</operation>

<operation id="497" st_id="66" stage="2" lat="2">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge:2 %dc_4 = sitodp i64 %sub_ln948

]]></Node>
<StgValue><ssdm name="dc_4"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="498" st_id="67" stage="1" lat="2">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge:2 %dc_4 = sitodp i64 %sub_ln948

]]></Node>
<StgValue><ssdm name="dc_4"/></StgValue>
</operation>

<operation id="499" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge:3 %data_V_5 = bitcast i64 %dc_4

]]></Node>
<StgValue><ssdm name="data_V_5"/></StgValue>
</operation>

<operation id="500" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge:4 %p_Result_4 = trunc i64 %data_V_5

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="501" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="64" op_0_bw="63">
<![CDATA[
._crit_edge:5 %zext_ln368_1 = zext i63 %p_Result_4

]]></Node>
<StgValue><ssdm name="zext_ln368_1"/></StgValue>
</operation>

<operation id="502" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge:6 %bitcast_ln521_1 = bitcast i64 %zext_ln368_1

]]></Node>
<StgValue><ssdm name="bitcast_ln521_1"/></StgValue>
</operation>

<operation id="503" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:7 %tmp_18 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_5, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="504" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge:8 %trunc_ln948 = trunc i64 %data_V_5

]]></Node>
<StgValue><ssdm name="trunc_ln948"/></StgValue>
</operation>

<operation id="505" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge:9 %icmp_ln948 = icmp_ne  i11 %tmp_18, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln948"/></StgValue>
</operation>

<operation id="506" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
._crit_edge:10 %icmp_ln948_1 = icmp_eq  i52 %trunc_ln948, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln948_1"/></StgValue>
</operation>

<operation id="507" st_id="67" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:12 %tmp_20 = fcmp_olt  i64 %bitcast_ln521_1, i64 1

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="508" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:11 %or_ln948 = or i1 %icmp_ln948_1, i1 %icmp_ln948

]]></Node>
<StgValue><ssdm name="or_ln948"/></StgValue>
</operation>

<operation id="509" st_id="68" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:12 %tmp_20 = fcmp_olt  i64 %bitcast_ln521_1, i64 1

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="510" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:13 %and_ln948 = and i1 %or_ln948, i1 %tmp_20

]]></Node>
<StgValue><ssdm name="and_ln948"/></StgValue>
</operation>

<operation id="511" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:14 %br_ln948 = br i1 %and_ln948, void %._crit_edge4, void

]]></Node>
<StgValue><ssdm name="br_ln948"/></StgValue>
</operation>

<operation id="512" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln948" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="37" op_0_bw="37" op_1_bw="32" op_2_bw="5">
<![CDATA[
:0 %shl_ln54_6 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i32.i5, i32 %select_ln890, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln54_6"/></StgValue>
</operation>

<operation id="513" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln948" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="38" op_0_bw="37">
<![CDATA[
:1 %sext_ln54_5 = sext i37 %shl_ln54_6

]]></Node>
<StgValue><ssdm name="sext_ln54_5"/></StgValue>
</operation>

<operation id="514" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln948" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="35" op_0_bw="35" op_1_bw="32" op_2_bw="3">
<![CDATA[
:2 %shl_ln54_7 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %select_ln890, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln54_7"/></StgValue>
</operation>

<operation id="515" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln948" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="38" op_0_bw="35">
<![CDATA[
:3 %sext_ln54_6 = sext i35 %shl_ln54_7

]]></Node>
<StgValue><ssdm name="sext_ln54_6"/></StgValue>
</operation>

<operation id="516" st_id="68" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln948" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
:4 %sub_ln54_3 = sub i38 %sext_ln54_5, i38 %sext_ln54_6

]]></Node>
<StgValue><ssdm name="sub_ln54_3"/></StgValue>
</operation>

<operation id="517" st_id="68" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln948" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
:5 %add_ln54_2 = add i38 %sub_ln54_3, i38 18448

]]></Node>
<StgValue><ssdm name="add_ln54_2"/></StgValue>
</operation>

<operation id="518" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln948" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="38">
<![CDATA[
:6 %sext_ln950 = sext i38 %add_ln54_2

]]></Node>
<StgValue><ssdm name="sext_ln950"/></StgValue>
</operation>

<operation id="519" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln948" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="129" op_0_bw="64">
<![CDATA[
:7 %zext_ln950 = zext i64 %sext_ln950

]]></Node>
<StgValue><ssdm name="zext_ln950"/></StgValue>
</operation>

<operation id="520" st_id="68" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln948" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="129" op_0_bw="129" op_1_bw="129">
<![CDATA[
:8 %mul_ln950 = mul i129 %zext_ln950, i129 24595658764946068822

]]></Node>
<StgValue><ssdm name="mul_ln950"/></StgValue>
</operation>

<operation id="521" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln948" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="60" op_0_bw="60" op_1_bw="129" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9 %tmp_38 = partselect i60 @_ssdm_op_PartSelect.i60.i129.i32.i32, i129 %mul_ln950, i32 69, i32 128

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="522" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln948" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="64" op_0_bw="60">
<![CDATA[
:10 %zext_ln950_3 = zext i60 %tmp_38

]]></Node>
<StgValue><ssdm name="zext_ln950_3"/></StgValue>
</operation>

<operation id="523" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln948" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="11" op_0_bw="192" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11 %GDarray_addr_2 = getelementptr i192 %GDarray, i64 0, i64 %zext_ln950_3

]]></Node>
<StgValue><ssdm name="GDarray_addr_2"/></StgValue>
</operation>

<operation id="524" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln948" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="192" op_0_bw="11">
<![CDATA[
:12 %GDarray_load_2 = load i11 %GDarray_addr_2

]]></Node>
<StgValue><ssdm name="GDarray_load_2"/></StgValue>
</operation>

<operation id="525" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln948" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="59" op_0_bw="59" op_1_bw="129" op_2_bw="32" op_3_bw="32">
<![CDATA[
:13 %tmp_30 = partselect i59 @_ssdm_op_PartSelect.i59.i129.i32.i32, i129 %mul_ln950, i32 69, i32 127

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="526" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln948" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="64" op_0_bw="64" op_1_bw="59" op_2_bw="5">
<![CDATA[
:14 %shl_ln950_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i59.i5, i59 %tmp_30, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln950_1"/></StgValue>
</operation>

<operation id="527" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln948" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="63" op_0_bw="63" op_1_bw="60" op_2_bw="3">
<![CDATA[
:15 %shl_ln950_2 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i60.i3, i60 %tmp_38, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln950_2"/></StgValue>
</operation>

<operation id="528" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln948" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="64" op_0_bw="63">
<![CDATA[
:16 %zext_ln950_1 = zext i63 %shl_ln950_2

]]></Node>
<StgValue><ssdm name="zext_ln950_1"/></StgValue>
</operation>

<operation id="529" st_id="68" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln948" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17 %sub_ln950 = sub i64 %zext_ln950_1, i64 %shl_ln950_1

]]></Node>
<StgValue><ssdm name="sub_ln950"/></StgValue>
</operation>

<operation id="530" st_id="68" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln948" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18 %add_ln950 = add i64 %sub_ln950, i64 %sext_ln950

]]></Node>
<StgValue><ssdm name="add_ln950"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="531" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="192" op_0_bw="11">
<![CDATA[
:12 %GDarray_load_2 = load i11 %GDarray_addr_2

]]></Node>
<StgValue><ssdm name="GDarray_load_2"/></StgValue>
</operation>

<operation id="532" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="67" op_0_bw="67" op_1_bw="64" op_2_bw="3">
<![CDATA[
:19 %shl_ln3 = bitconcatenate i67 @_ssdm_op_BitConcatenate.i67.i64.i3, i64 %add_ln950, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln3"/></StgValue>
</operation>

<operation id="533" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="192" op_0_bw="67">
<![CDATA[
:20 %zext_ln950_2 = zext i67 %shl_ln3

]]></Node>
<StgValue><ssdm name="zext_ln950_2"/></StgValue>
</operation>

<operation id="534" st_id="69" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="192" op_0_bw="192" op_1_bw="192">
<![CDATA[
:21 %lshr_ln950 = lshr i192 %GDarray_load_2, i192 %zext_ln950_2

]]></Node>
<StgValue><ssdm name="lshr_ln950"/></StgValue>
</operation>

<operation id="535" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="64" op_0_bw="192">
<![CDATA[
:22 %trunc_ln950 = trunc i192 %lshr_ln950

]]></Node>
<StgValue><ssdm name="trunc_ln950"/></StgValue>
</operation>

<operation id="536" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="0">
<![CDATA[
:23 %br_ln951 = br void %._crit_edge4

]]></Node>
<StgValue><ssdm name="br_ln951"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="537" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
._crit_edge4:0 %z_top_min_1 = phi i64 %trunc_ln950, void, i64 %z_top_min_0, void %._crit_edge

]]></Node>
<StgValue><ssdm name="z_top_min_1"/></StgValue>
</operation>

<operation id="538" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge4:1 %sub_ln953 = sub i64 %z_top_min_1, i64 %z_top_min_read_1

]]></Node>
<StgValue><ssdm name="sub_ln953"/></StgValue>
</operation>

<operation id="539" st_id="70" stage="2" lat="2">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge4:2 %dc_5 = sitodp i64 %sub_ln953

]]></Node>
<StgValue><ssdm name="dc_5"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="540" st_id="71" stage="1" lat="2">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge4:2 %dc_5 = sitodp i64 %sub_ln953

]]></Node>
<StgValue><ssdm name="dc_5"/></StgValue>
</operation>

<operation id="541" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge4:3 %data_V_6 = bitcast i64 %dc_5

]]></Node>
<StgValue><ssdm name="data_V_6"/></StgValue>
</operation>

<operation id="542" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge4:4 %p_Result_5 = trunc i64 %data_V_6

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="543" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="64" op_0_bw="63">
<![CDATA[
._crit_edge4:5 %zext_ln368_2 = zext i63 %p_Result_5

]]></Node>
<StgValue><ssdm name="zext_ln368_2"/></StgValue>
</operation>

<operation id="544" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge4:6 %bitcast_ln521_2 = bitcast i64 %zext_ln368_2

]]></Node>
<StgValue><ssdm name="bitcast_ln521_2"/></StgValue>
</operation>

<operation id="545" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge4:7 %tmp_21 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_6, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="546" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge4:8 %trunc_ln953 = trunc i64 %data_V_6

]]></Node>
<StgValue><ssdm name="trunc_ln953"/></StgValue>
</operation>

<operation id="547" st_id="71" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge4:9 %icmp_ln953 = icmp_ne  i11 %tmp_21, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln953"/></StgValue>
</operation>

<operation id="548" st_id="71" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
._crit_edge4:10 %icmp_ln953_1 = icmp_eq  i52 %trunc_ln953, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln953_1"/></StgValue>
</operation>

<operation id="549" st_id="71" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge4:12 %tmp_24 = fcmp_olt  i64 %bitcast_ln521_2, i64 1

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="550" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge4:11 %or_ln953 = or i1 %icmp_ln953_1, i1 %icmp_ln953

]]></Node>
<StgValue><ssdm name="or_ln953"/></StgValue>
</operation>

<operation id="551" st_id="72" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge4:12 %tmp_24 = fcmp_olt  i64 %bitcast_ln521_2, i64 1

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="552" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge4:13 %and_ln953 = and i1 %or_ln953, i1 %tmp_24

]]></Node>
<StgValue><ssdm name="and_ln953"/></StgValue>
</operation>

<operation id="553" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge4:14 %br_ln953 = br i1 %and_ln953, void %._crit_edge5, void

]]></Node>
<StgValue><ssdm name="br_ln953"/></StgValue>
</operation>

<operation id="554" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln953" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="37" op_0_bw="37" op_1_bw="32" op_2_bw="5">
<![CDATA[
:0 %shl_ln54_8 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i32.i5, i32 %select_ln890, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln54_8"/></StgValue>
</operation>

<operation id="555" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln953" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="38" op_0_bw="37">
<![CDATA[
:1 %sext_ln54_7 = sext i37 %shl_ln54_8

]]></Node>
<StgValue><ssdm name="sext_ln54_7"/></StgValue>
</operation>

<operation id="556" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln953" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="35" op_0_bw="35" op_1_bw="32" op_2_bw="3">
<![CDATA[
:2 %shl_ln54_9 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %select_ln890, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln54_9"/></StgValue>
</operation>

<operation id="557" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln953" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="38" op_0_bw="35">
<![CDATA[
:3 %sext_ln54_8 = sext i35 %shl_ln54_9

]]></Node>
<StgValue><ssdm name="sext_ln54_8"/></StgValue>
</operation>

<operation id="558" st_id="72" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln953" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
:4 %sub_ln54_4 = sub i38 %sext_ln54_7, i38 %sext_ln54_8

]]></Node>
<StgValue><ssdm name="sub_ln54_4"/></StgValue>
</operation>

<operation id="559" st_id="72" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln953" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
:5 %add_ln54_3 = add i38 %sub_ln54_4, i38 12304

]]></Node>
<StgValue><ssdm name="add_ln54_3"/></StgValue>
</operation>

<operation id="560" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln953" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="64" op_0_bw="38">
<![CDATA[
:6 %sext_ln955 = sext i38 %add_ln54_3

]]></Node>
<StgValue><ssdm name="sext_ln955"/></StgValue>
</operation>

<operation id="561" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln953" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="129" op_0_bw="64">
<![CDATA[
:7 %zext_ln955 = zext i64 %sext_ln955

]]></Node>
<StgValue><ssdm name="zext_ln955"/></StgValue>
</operation>

<operation id="562" st_id="72" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln953" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="129" op_0_bw="129" op_1_bw="129">
<![CDATA[
:8 %mul_ln955 = mul i129 %zext_ln955, i129 24595658764946068822

]]></Node>
<StgValue><ssdm name="mul_ln955"/></StgValue>
</operation>

<operation id="563" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln953" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="60" op_0_bw="60" op_1_bw="129" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9 %tmp_39 = partselect i60 @_ssdm_op_PartSelect.i60.i129.i32.i32, i129 %mul_ln955, i32 69, i32 128

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="564" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln953" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="64" op_0_bw="60">
<![CDATA[
:10 %zext_ln955_3 = zext i60 %tmp_39

]]></Node>
<StgValue><ssdm name="zext_ln955_3"/></StgValue>
</operation>

<operation id="565" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln953" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="11" op_0_bw="192" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11 %GDarray_addr_3 = getelementptr i192 %GDarray, i64 0, i64 %zext_ln955_3

]]></Node>
<StgValue><ssdm name="GDarray_addr_3"/></StgValue>
</operation>

<operation id="566" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln953" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="192" op_0_bw="11">
<![CDATA[
:12 %GDarray_load_3 = load i11 %GDarray_addr_3

]]></Node>
<StgValue><ssdm name="GDarray_load_3"/></StgValue>
</operation>

<operation id="567" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln953" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="59" op_0_bw="59" op_1_bw="129" op_2_bw="32" op_3_bw="32">
<![CDATA[
:13 %tmp_33 = partselect i59 @_ssdm_op_PartSelect.i59.i129.i32.i32, i129 %mul_ln955, i32 69, i32 127

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="568" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln953" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="64" op_0_bw="64" op_1_bw="59" op_2_bw="5">
<![CDATA[
:14 %shl_ln955_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i59.i5, i59 %tmp_33, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln955_1"/></StgValue>
</operation>

<operation id="569" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln953" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="63" op_0_bw="63" op_1_bw="60" op_2_bw="3">
<![CDATA[
:15 %shl_ln955_2 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i60.i3, i60 %tmp_39, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln955_2"/></StgValue>
</operation>

<operation id="570" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln953" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="64" op_0_bw="63">
<![CDATA[
:16 %zext_ln955_1 = zext i63 %shl_ln955_2

]]></Node>
<StgValue><ssdm name="zext_ln955_1"/></StgValue>
</operation>

<operation id="571" st_id="72" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln953" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17 %sub_ln955 = sub i64 %zext_ln955_1, i64 %shl_ln955_1

]]></Node>
<StgValue><ssdm name="sub_ln955"/></StgValue>
</operation>

<operation id="572" st_id="72" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln953" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18 %add_ln955 = add i64 %sub_ln955, i64 %sext_ln955

]]></Node>
<StgValue><ssdm name="add_ln955"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="573" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="192" op_0_bw="11">
<![CDATA[
:12 %GDarray_load_3 = load i11 %GDarray_addr_3

]]></Node>
<StgValue><ssdm name="GDarray_load_3"/></StgValue>
</operation>

<operation id="574" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="67" op_0_bw="67" op_1_bw="64" op_2_bw="3">
<![CDATA[
:19 %shl_ln4 = bitconcatenate i67 @_ssdm_op_BitConcatenate.i67.i64.i3, i64 %add_ln955, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln4"/></StgValue>
</operation>

<operation id="575" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="192" op_0_bw="67">
<![CDATA[
:20 %zext_ln955_2 = zext i67 %shl_ln4

]]></Node>
<StgValue><ssdm name="zext_ln955_2"/></StgValue>
</operation>

<operation id="576" st_id="73" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="192" op_0_bw="192" op_1_bw="192">
<![CDATA[
:21 %lshr_ln955 = lshr i192 %GDarray_load_3, i192 %zext_ln955_2

]]></Node>
<StgValue><ssdm name="lshr_ln955"/></StgValue>
</operation>

<operation id="577" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="64" op_0_bw="192">
<![CDATA[
:22 %trunc_ln955 = trunc i192 %lshr_ln955

]]></Node>
<StgValue><ssdm name="trunc_ln955"/></StgValue>
</operation>

<operation id="578" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="0">
<![CDATA[
:23 %br_ln956 = br void %._crit_edge5

]]></Node>
<StgValue><ssdm name="br_ln956"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="579" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
._crit_edge5:0 %z_top_min_2 = phi i64 %trunc_ln955, void, i64 %z_top_min_1, void %._crit_edge4

]]></Node>
<StgValue><ssdm name="z_top_min_2"/></StgValue>
</operation>

<operation id="580" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge5:1 %new_z_i_atTop_3_load = load i64 %new_z_i_atTop_3

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_3_load"/></StgValue>
</operation>

<operation id="581" st_id="74" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge5:2 %sub_ln958 = sub i64 %z_top_min_2, i64 %z_top_min_read_1

]]></Node>
<StgValue><ssdm name="sub_ln958"/></StgValue>
</operation>

<operation id="582" st_id="74" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge5:3 %mul_ln958 = mul i64 %sub_ln958, i64 %white_space_height_read_1

]]></Node>
<StgValue><ssdm name="mul_ln958"/></StgValue>
</operation>

<operation id="583" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge5:4 %tmp_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %mul_ln958, i32 63

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="584" st_id="74" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge5:5 %select_ln958 = select i1 %tmp_40, i64 %new_z_i_atTop_3_load, i64 %z_top_min_2

]]></Node>
<StgValue><ssdm name="select_ln958"/></StgValue>
</operation>

<operation id="585" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge5:6 %nPatchesAtComplementary = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %n_patches

]]></Node>
<StgValue><ssdm name="nPatchesAtComplementary"/></StgValue>
</operation>

<operation id="586" st_id="74" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge5:7 %add_ln974 = add i32 %nPatchesAtComplementary, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln974"/></StgValue>
</operation>

<operation id="587" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge5:8 %icmp_ln975 = icmp_sgt  i32 %nPatchesAtComplementary, i32 %nPatchesAtOriginal_read

]]></Node>
<StgValue><ssdm name="icmp_ln975"/></StgValue>
</operation>

<operation id="588" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge5:9 %br_ln975 = br i1 %icmp_ln975, void %._crit_edge7, void

]]></Node>
<StgValue><ssdm name="br_ln975"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="589" st_id="75" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="64" op_4_bw="64" op_5_bw="32" op_6_bw="0">
<![CDATA[
:0 %call_ln994 = call void @delete_patch, i32 %n_patches, i32 %nPatchesAtComplementary, i64 %patches_superpoints, i64 %patches_parameters, i32 %add_ln974

]]></Node>
<StgValue><ssdm name="call_ln994"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="590" st_id="76" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln975" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="64" op_4_bw="64" op_5_bw="32" op_6_bw="0">
<![CDATA[
:0 %call_ln994 = call void @delete_patch, i32 %n_patches, i32 %nPatchesAtComplementary, i64 %patches_superpoints, i64 %patches_parameters, i32 %add_ln974

]]></Node>
<StgValue><ssdm name="call_ln994"/></StgValue>
</operation>

<operation id="591" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln975" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln996 = br void %._crit_edge7

]]></Node>
<StgValue><ssdm name="br_ln996"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="592" st_id="77" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="192" op_3_bw="32" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="32" op_9_bw="1" op_10_bw="25" op_11_bw="26" op_12_bw="64" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
._crit_edge7:0 %ppl_assign2 = call i32 @makePatch_alignedToLine, i32 %n_patches, i192 %GDarray, i32 %GDn_points, i64 %patches_superpoints, i64 %patches_parameters, i64 %complementary_apexZ0_read, i64 %select_ln958, i32 %ppl_read, i1 1, i25 %radii, i26 %trapezoid_edges, i64 %temp

]]></Node>
<StgValue><ssdm name="ppl_assign2"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="593" st_id="78" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="192" op_3_bw="32" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="32" op_9_bw="1" op_10_bw="25" op_11_bw="26" op_12_bw="64" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
._crit_edge7:0 %ppl_assign2 = call i32 @makePatch_alignedToLine, i32 %n_patches, i192 %GDarray, i32 %GDn_points, i64 %patches_superpoints, i64 %patches_parameters, i64 %complementary_apexZ0_read, i64 %select_ln958, i32 %ppl_read, i1 1, i25 %radii, i26 %trapezoid_edges, i64 %temp

]]></Node>
<StgValue><ssdm name="ppl_assign2"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="594" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge7:1 %n_patches_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %n_patches

]]></Node>
<StgValue><ssdm name="n_patches_read"/></StgValue>
</operation>

<operation id="595" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="5" op_0_bw="32">
<![CDATA[
._crit_edge7:2 %trunc_ln1003 = trunc i32 %n_patches_read

]]></Node>
<StgValue><ssdm name="trunc_ln1003"/></StgValue>
</operation>

<operation id="596" st_id="79" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7:3 %lastPatchIdx = add i32 %n_patches_read, i32 4294967295

]]></Node>
<StgValue><ssdm name="lastPatchIdx"/></StgValue>
</operation>

<operation id="597" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="5" op_0_bw="32">
<![CDATA[
._crit_edge7:4 %trunc_ln1006 = trunc i32 %lastPatchIdx

]]></Node>
<StgValue><ssdm name="trunc_ln1006"/></StgValue>
</operation>

<operation id="598" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="12" op_0_bw="12" op_1_bw="5" op_2_bw="7">
<![CDATA[
._crit_edge7:5 %tmp_47_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 %trunc_ln1006, i7 0

]]></Node>
<StgValue><ssdm name="tmp_47_cast"/></StgValue>
</operation>

<operation id="599" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="9" op_0_bw="32">
<![CDATA[
._crit_edge7:6 %trunc_ln1006_1 = trunc i32 %lastPatchIdx

]]></Node>
<StgValue><ssdm name="trunc_ln1006_1"/></StgValue>
</operation>

<operation id="600" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="3">
<![CDATA[
._crit_edge7:7 %tmp_48_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %trunc_ln1006_1, i3 0

]]></Node>
<StgValue><ssdm name="tmp_48_cast"/></StgValue>
</operation>

<operation id="601" st_id="79" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge7:8 %sub_ln1006 = sub i12 %tmp_47_cast, i12 %tmp_48_cast

]]></Node>
<StgValue><ssdm name="sub_ln1006"/></StgValue>
</operation>

<operation id="602" st_id="79" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge7:9 %add_ln1006_1 = add i12 %sub_ln1006, i12 48

]]></Node>
<StgValue><ssdm name="add_ln1006_1"/></StgValue>
</operation>

<operation id="603" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge7:10 %or_ln1006 = or i12 %add_ln1006_1, i12 1

]]></Node>
<StgValue><ssdm name="or_ln1006"/></StgValue>
</operation>

<operation id="604" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="64" op_0_bw="12">
<![CDATA[
._crit_edge7:11 %zext_ln1006 = zext i12 %or_ln1006

]]></Node>
<StgValue><ssdm name="zext_ln1006"/></StgValue>
</operation>

<operation id="605" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge7:12 %patches_parameters_addr = getelementptr i64 %patches_parameters, i64 0, i64 %zext_ln1006

]]></Node>
<StgValue><ssdm name="patches_parameters_addr"/></StgValue>
</operation>

<operation id="606" st_id="79" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge7:13 %add_ln1007 = add i12 %sub_ln1006, i12 55

]]></Node>
<StgValue><ssdm name="add_ln1007"/></StgValue>
</operation>

<operation id="607" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="64" op_0_bw="12">
<![CDATA[
._crit_edge7:14 %zext_ln1007 = zext i12 %add_ln1007

]]></Node>
<StgValue><ssdm name="zext_ln1007"/></StgValue>
</operation>

<operation id="608" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge7:15 %patches_parameters_addr_12 = getelementptr i64 %patches_parameters, i64 0, i64 %zext_ln1007

]]></Node>
<StgValue><ssdm name="patches_parameters_addr_12"/></StgValue>
</operation>

<operation id="609" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="64" op_0_bw="12" op_1_bw="0">
<![CDATA[
._crit_edge7:17 %patches_parameters_load = load i12 %patches_parameters_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_load"/></StgValue>
</operation>

<operation id="610" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="64" op_0_bw="12" op_1_bw="0">
<![CDATA[
._crit_edge7:18 %patches_parameters_load_12 = load i12 %patches_parameters_addr_12

]]></Node>
<StgValue><ssdm name="patches_parameters_load_12"/></StgValue>
</operation>

<operation id="611" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge7:23 %tmp_41 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %n_patches_read, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="612" st_id="79" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge7:24 %icmp_ln1028 = icmp_sgt  i30 %tmp_41, i30 0

]]></Node>
<StgValue><ssdm name="icmp_ln1028"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="613" st_id="80" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge7:16 %add_ln1006 = add i5 %trunc_ln1003, i5 31

]]></Node>
<StgValue><ssdm name="add_ln1006"/></StgValue>
</operation>

<operation id="614" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="64" op_0_bw="12" op_1_bw="0">
<![CDATA[
._crit_edge7:17 %patches_parameters_load = load i12 %patches_parameters_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_load"/></StgValue>
</operation>

<operation id="615" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="64" op_0_bw="12" op_1_bw="0">
<![CDATA[
._crit_edge7:18 %patches_parameters_load_12 = load i12 %patches_parameters_addr_12

]]></Node>
<StgValue><ssdm name="patches_parameters_load_12"/></StgValue>
</operation>

<operation id="616" st_id="80" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge7:19 %sub_ln1012 = sub i64 %original_c_read, i64 %patches_parameters_load

]]></Node>
<StgValue><ssdm name="sub_ln1012"/></StgValue>
</operation>

<operation id="617" st_id="80" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge7:20 %sub_ln1012_1 = sub i64 %original_d_read, i64 %patches_parameters_load_12

]]></Node>
<StgValue><ssdm name="sub_ln1012_1"/></StgValue>
</operation>

<operation id="618" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge7:21 %icmp_ln1012 = icmp_slt  i64 %sub_ln1012, i64 %sub_ln1012_1

]]></Node>
<StgValue><ssdm name="icmp_ln1012"/></StgValue>
</operation>

<operation id="619" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge7:22 %select_ln1012 = select i1 %icmp_ln1012, i64 %sub_ln1012_1, i64 %sub_ln1012

]]></Node>
<StgValue><ssdm name="select_ln1012"/></StgValue>
</operation>

<operation id="620" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge7:25 %br_ln1028 = br i1 %icmp_ln1028, void %.critedge, void

]]></Node>
<StgValue><ssdm name="br_ln1028"/></StgValue>
</operation>

<operation id="621" st_id="80" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1028" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0 %thirdLastPatchIdx = add i5 %trunc_ln1003, i5 29

]]></Node>
<StgValue><ssdm name="thirdLastPatchIdx"/></StgValue>
</operation>

<operation id="622" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1028" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln1038 = br void

]]></Node>
<StgValue><ssdm name="br_ln1038"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="623" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %i_9 = phi i3 0, void, i3 %add_ln1038, void

]]></Node>
<StgValue><ssdm name="i_9"/></StgValue>
</operation>

<operation id="624" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="625" st_id="81" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2 %icmp_ln1038 = icmp_eq  i3 %i_9, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln1038"/></StgValue>
</operation>

<operation id="626" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %empty_72 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 5, i64 3

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="627" st_id="81" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4 %add_ln1038 = add i3 %i_9, i3 1

]]></Node>
<StgValue><ssdm name="add_ln1038"/></StgValue>
</operation>

<operation id="628" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln1038 = br i1 %icmp_ln1038, void %.split, void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln1038"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="629" st_id="82" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1038" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="5" op_3_bw="3" op_4_bw="5" op_5_bw="3" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1 %tmp_25 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i5 %add_ln1006, i3 %i_9, i5 %thirdLastPatchIdx, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="630" st_id="83" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1038" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="5" op_3_bw="3" op_4_bw="5" op_5_bw="3" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1 %tmp_25 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i5 %add_ln1006, i3 %i_9, i5 %thirdLastPatchIdx, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="631" st_id="84" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1038" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="5" op_3_bw="3" op_4_bw="5" op_5_bw="3" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1 %tmp_25 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i5 %add_ln1006, i3 %i_9, i5 %thirdLastPatchIdx, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="632" st_id="85" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1038" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="5" op_3_bw="3" op_4_bw="5" op_5_bw="3" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1 %tmp_25 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i5 %add_ln1006, i3 %i_9, i5 %thirdLastPatchIdx, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="633" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1038" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:0 %specloopname_ln1038 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17

]]></Node>
<StgValue><ssdm name="specloopname_ln1038"/></StgValue>
</operation>

<operation id="634" st_id="86" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1038" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="5" op_3_bw="3" op_4_bw="5" op_5_bw="3" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1 %tmp_25 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i5 %add_ln1006, i3 %i_9, i5 %thirdLastPatchIdx, i3 %i_9

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="635" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1038" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split:2 %br_ln1040 = br i1 %tmp_25, void %.critedge.loopexit, void

]]></Node>
<StgValue><ssdm name="br_ln1040"/></StgValue>
</operation>

<operation id="636" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1038" val="0"/>
<literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="637" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1028" val="1"/>
<literal name="icmp_ln1038" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="0" op_0_bw="0">
<![CDATA[
.critedge.loopexit:0 %br_ln0 = br void %.critedge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="638" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
.critedge:0 %current_z_top_index_0 = phi i32 %add_ln1058, void %.loopexit, i32 %select_ln890, void %._crit_edge7, i32 %select_ln890, void %.critedge.loopexit

]]></Node>
<StgValue><ssdm name="current_z_top_index_0"/></StgValue>
</operation>

<operation id="639" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0">
<![CDATA[
.critedge:1 %z_top_min_4 = phi i64 %tmp_11, void %.loopexit, i64 %select_ln958, void %._crit_edge7, i64 %select_ln958, void %.critedge.loopexit

]]></Node>
<StgValue><ssdm name="z_top_min_4"/></StgValue>
</operation>

<operation id="640" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="384" op_0_bw="384" op_1_bw="64">
<![CDATA[
.critedge:2 %newret = insertvalue i384 <undef>, i64 %white_space_height_read_1

]]></Node>
<StgValue><ssdm name="newret"/></StgValue>
</operation>

<operation id="641" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="384" op_0_bw="384" op_1_bw="32">
<![CDATA[
.critedge:3 %newret2 = insertvalue i384 %newret, i32 %lastPatchIdx

]]></Node>
<StgValue><ssdm name="newret2"/></StgValue>
</operation>

<operation id="642" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="384" op_0_bw="384" op_1_bw="32">
<![CDATA[
.critedge:4 %newret4 = insertvalue i384 %newret2, i32 %current_z_top_index_0

]]></Node>
<StgValue><ssdm name="newret4"/></StgValue>
</operation>

<operation id="643" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="384" op_0_bw="384" op_1_bw="32">
<![CDATA[
.critedge:5 %newret6 = insertvalue i384 %newret4, i32 %counter_0

]]></Node>
<StgValue><ssdm name="newret6"/></StgValue>
</operation>

<operation id="644" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="384" op_0_bw="384" op_1_bw="32">
<![CDATA[
.critedge:6 %newret8 = insertvalue i384 %newret6, i32 %counterUpshift_0

]]></Node>
<StgValue><ssdm name="newret8"/></StgValue>
</operation>

<operation id="645" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="384" op_0_bw="384" op_1_bw="64">
<![CDATA[
.critedge:7 %newret5 = insertvalue i384 %newret8, i64 %z_top_min_read_1

]]></Node>
<StgValue><ssdm name="newret5"/></StgValue>
</operation>

<operation id="646" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="384" op_0_bw="384" op_1_bw="64">
<![CDATA[
.critedge:8 %newret7 = insertvalue i384 %newret5, i64 %select_ln1012

]]></Node>
<StgValue><ssdm name="newret7"/></StgValue>
</operation>

<operation id="647" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="384" op_0_bw="384" op_1_bw="64">
<![CDATA[
.critedge:9 %newret9 = insertvalue i384 %newret7, i64 %z_top_min_4

]]></Node>
<StgValue><ssdm name="newret9"/></StgValue>
</operation>

<operation id="648" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="0" op_0_bw="384">
<![CDATA[
.critedge:10 %ret_ln1003 = ret i384 %newret9

]]></Node>
<StgValue><ssdm name="ret_ln1003"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="649" st_id="88" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="64" op_4_bw="64" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.loopexit:0 %call_ln1056 = call void @delete_patch, i32 %n_patches, i32 %n_patches_read, i64 %patches_superpoints, i64 %patches_parameters, i32 %lastPatchIdx

]]></Node>
<StgValue><ssdm name="call_ln1056"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="650" st_id="89" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="64" op_4_bw="64" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.loopexit:0 %call_ln1056 = call void @delete_patch, i32 %n_patches, i32 %n_patches_read, i64 %patches_superpoints, i64 %patches_parameters, i32 %lastPatchIdx

]]></Node>
<StgValue><ssdm name="call_ln1056"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="651" st_id="90" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="192" op_3_bw="32" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="32" op_9_bw="1" op_10_bw="25" op_11_bw="26" op_12_bw="64" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0">
<![CDATA[
.loopexit:2 %call_ret1 = call i32 @makePatch_alignedToLine, i32 %n_patches, i192 %GDarray, i32 %GDn_points, i64 %patches_superpoints, i64 %patches_parameters, i64 %complementary_apexZ0_read, i64 %tmp_11, i32 %ppl_assign2, i1 1, i25 %radii, i26 %trapezoid_edges, i64 %temp

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="652" st_id="91" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="192" op_3_bw="32" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="32" op_9_bw="1" op_10_bw="25" op_11_bw="26" op_12_bw="64" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0">
<![CDATA[
.loopexit:2 %call_ret1 = call i32 @makePatch_alignedToLine, i32 %n_patches, i192 %GDarray, i32 %GDn_points, i64 %patches_superpoints, i64 %patches_parameters, i64 %complementary_apexZ0_read, i64 %tmp_11, i32 %ppl_assign2, i1 1, i25 %radii, i26 %trapezoid_edges, i64 %temp

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="653" st_id="92" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:1 %add_ln1058 = add i32 %select_ln890, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln1058"/></StgValue>
</operation>

<operation id="654" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:3 %br_ln1064 = br void %.critedge

]]></Node>
<StgValue><ssdm name="br_ln1064"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
