<stg><name>top_kernel</name>


<trans_list>

<trans id="164" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="2" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="5" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="7" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="8" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="10" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="12" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="9" op_0_bw="32">
<![CDATA[
entry:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="24" op_0_bw="64">
<![CDATA[
entry:1 %p_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_loc"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:2 %spectopmodule_ln5 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln5"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
entry:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %A

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
entry:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %C

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:7 %store_ln11 = store i9 0, i9 %i

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0">
<![CDATA[
entry:8 %br_ln11 = br void %VITIS_LOOP_15_2

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
VITIS_LOOP_15_2:0 %i_3 = load i9 %i

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_15_2:1 %icmp_ln11 = icmp_eq  i9 %i_3, i9 256

]]></Node>
<StgValue><ssdm name="icmp_ln11"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_15_2:2 %add_ln11 = add i9 %i_3, i9 1

]]></Node>
<StgValue><ssdm name="add_ln11"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_15_2:3 %br_ln11 = br i1 %icmp_ln11, void %VITIS_LOOP_15_2.split, void %VITIS_LOOP_35_5.preheader

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="9">
<![CDATA[
VITIS_LOOP_15_2.split:0 %trunc_ln11 = trunc i9 %i_3

]]></Node>
<StgValue><ssdm name="trunc_ln11"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
VITIS_LOOP_15_2.split:1 %tmp_s = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln11, i6 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="24" op_3_bw="24">
<![CDATA[
VITIS_LOOP_15_2.split:4 %call_ln26 = call void @top_kernel_Pipeline_VITIS_LOOP_15_2, i14 %tmp_s, i24 %A, i24 %p_loc

]]></Node>
<StgValue><ssdm name="call_ln26"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_15_2.split:17 %store_ln11 = store i9 %add_ln11, i9 %i

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="7" op_0_bw="32">
<![CDATA[
VITIS_LOOP_35_5.preheader:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_35_5.preheader:1 %store_ln31 = store i7 0, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_35_5.preheader:2 %br_ln31 = br void %VITIS_LOOP_35_5

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="33" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="24" op_3_bw="24">
<![CDATA[
VITIS_LOOP_15_2.split:4 %call_ln26 = call void @top_kernel_Pipeline_VITIS_LOOP_15_2, i14 %tmp_s, i24 %A, i24 %p_loc

]]></Node>
<StgValue><ssdm name="call_ln26"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="34" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
VITIS_LOOP_15_2.split:5 %p_loc_load = load i24 %p_loc

]]></Node>
<StgValue><ssdm name="p_loc_load"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="25" op_0_bw="24">
<![CDATA[
VITIS_LOOP_15_2.split:6 %sext_ln21 = sext i24 %p_loc_load

]]></Node>
<StgValue><ssdm name="sext_ln21"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_15_2.split:7 %add_ln21 = add i25 %sext_ln21, i25 65536

]]></Node>
<StgValue><ssdm name="add_ln21"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
VITIS_LOOP_15_2.split:8 %tmp_1_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln21, i32 24

]]></Node>
<StgValue><ssdm name="tmp_1_2"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="24" op_0_bw="25">
<![CDATA[
VITIS_LOOP_15_2.split:9 %denom = trunc i25 %add_ln21

]]></Node>
<StgValue><ssdm name="denom"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
VITIS_LOOP_15_2.split:10 %tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln21, i32 23

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_15_2.split:11 %xor_ln21 = xor i1 %tmp_1_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln21"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_15_2.split:12 %and_ln21 = and i1 %tmp_3, i1 %xor_ln21

]]></Node>
<StgValue><ssdm name="and_ln21"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_15_2.split:13 %xor_ln21_1 = xor i1 %tmp_1_2, i1 %tmp_3

]]></Node>
<StgValue><ssdm name="xor_ln21_1"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_15_2.split:14 %select_ln21 = select i1 %and_ln21, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln21"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_15_2.split:15 %denom_1 = select i1 %xor_ln21_1, i24 %select_ln21, i24 %denom

]]></Node>
<StgValue><ssdm name="denom_1"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_15_2.split:16 %call_ln26 = call void @top_kernel_Pipeline_VITIS_LOOP_24_3, i14 %tmp_s, i24 %A, i24 %denom_1, i24 %tmp

]]></Node>
<StgValue><ssdm name="call_ln26"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="46" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_15_2.split:2 %speclooptripcount_ln11 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln11"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_15_2.split:3 %specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln11"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_15_2.split:16 %call_ln26 = call void @top_kernel_Pipeline_VITIS_LOOP_24_3, i14 %tmp_s, i24 %A, i24 %denom_1, i24 %tmp

]]></Node>
<StgValue><ssdm name="call_ln26"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_15_2.split:18 %br_ln11 = br void %VITIS_LOOP_15_2

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="50" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
VITIS_LOOP_35_5:0 %j_2 = load i7 %j

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="51" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_35_5:1 %icmp_ln31 = icmp_eq  i7 %j_2, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln31"/></StgValue>
</operation>

<operation id="52" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_35_5:2 %add_ln31 = add i7 %j_2, i7 1

]]></Node>
<StgValue><ssdm name="add_ln31"/></StgValue>
</operation>

<operation id="53" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_35_5:3 %br_ln31 = br i1 %icmp_ln31, void %VITIS_LOOP_35_5.split, void %for.end69

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="54" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="14" op_0_bw="7">
<![CDATA[
VITIS_LOOP_35_5.split:0 %zext_ln31 = zext i7 %j_2

]]></Node>
<StgValue><ssdm name="zext_ln31"/></StgValue>
</operation>

<operation id="55" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_35_5.split:1 %speclooptripcount_ln31 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln31"/></StgValue>
</operation>

<operation id="56" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_35_5.split:2 %specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln31"/></StgValue>
</operation>

<operation id="57" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_35_5.split:3 %br_ln35 = br void %for.body38

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="58" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0">
<![CDATA[
for.end69:0 %ret_ln47 = ret

]]></Node>
<StgValue><ssdm name="ret_ln47"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="59" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
for.body38:0 %i_1 = phi i9 0, void %VITIS_LOOP_35_5.split, i9 %add_ln35, void %for.body38.split

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="60" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="24" op_3_bw="0">
<![CDATA[
for.body38:1 %empty = phi i24 0, void %VITIS_LOOP_35_5.split, i24 %col_sum, void %for.body38.split

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="61" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body38:2 %icmp_ln35 = icmp_eq  i9 %i_1, i9 256

]]></Node>
<StgValue><ssdm name="icmp_ln35"/></StgValue>
</operation>

<operation id="62" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body38:3 %add_ln35 = add i9 %i_1, i9 1

]]></Node>
<StgValue><ssdm name="add_ln35"/></StgValue>
</operation>

<operation id="63" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body38:4 %br_ln35 = br i1 %icmp_ln35, void %for.body38.split, void %land.end49.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="64" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="9">
<![CDATA[
for.body38.split:0 %trunc_ln35 = trunc i9 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln35"/></StgValue>
</operation>

<operation id="65" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
for.body38.split:1 %tmp_1 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln35, i6 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="66" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.body38.split:2 %add_ln36_2 = add i14 %tmp_1, i14 %zext_ln31

]]></Node>
<StgValue><ssdm name="add_ln36_2"/></StgValue>
</operation>

<operation id="67" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="14">
<![CDATA[
for.body38.split:3 %zext_ln36 = zext i14 %add_ln36_2

]]></Node>
<StgValue><ssdm name="zext_ln36"/></StgValue>
</operation>

<operation id="68" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="14" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body38.split:4 %tmp_addr = getelementptr i24 %tmp, i64 0, i64 %zext_ln36

]]></Node>
<StgValue><ssdm name="tmp_addr"/></StgValue>
</operation>

<operation id="69" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="24" op_0_bw="14">
<![CDATA[
for.body38.split:8 %empty_17 = load i14 %tmp_addr

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="70" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
land.end49.i.i.i:0 %shl_ln = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %empty, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="71" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="81" op_0_bw="40">
<![CDATA[
land.end49.i.i.i:1 %sext_ln40 = sext i40 %shl_ln

]]></Node>
<StgValue><ssdm name="sext_ln40"/></StgValue>
</operation>

<operation id="72" st_id="7" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
land.end49.i.i.i:2 %mul_ln40 = mul i81 %sext_ln40, i81 1099511758849

]]></Node>
<StgValue><ssdm name="mul_ln40"/></StgValue>
</operation>

<operation id="73" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
land.end49.i.i.i:3 %sub_ln40 = sub i81 0, i81 %mul_ln40

]]></Node>
<StgValue><ssdm name="sub_ln40"/></StgValue>
</operation>

<operation id="74" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
land.end49.i.i.i:4 %tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %empty, i32 23

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="75" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="17" op_0_bw="17" op_1_bw="81" op_2_bw="32" op_3_bw="32">
<![CDATA[
land.end49.i.i.i:5 %tmp_19_cast = partselect i17 @_ssdm_op_PartSelect.i17.i81.i32.i32, i81 %sub_ln40, i32 63, i32 79

]]></Node>
<StgValue><ssdm name="tmp_19_cast"/></StgValue>
</operation>

<operation id="76" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="18" op_0_bw="18" op_1_bw="81" op_2_bw="32" op_3_bw="32">
<![CDATA[
land.end49.i.i.i:6 %tmp_20_cast4 = partselect i18 @_ssdm_op_PartSelect.i18.i81.i32.i32, i81 %mul_ln40, i32 63, i32 80

]]></Node>
<StgValue><ssdm name="tmp_20_cast4"/></StgValue>
</operation>

<operation id="77" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="17" op_0_bw="17" op_1_bw="81" op_2_bw="32" op_3_bw="32">
<![CDATA[
land.end49.i.i.i:7 %tmp_20_cast = partselect i17 @_ssdm_op_PartSelect.i17.i81.i32.i32, i81 %mul_ln40, i32 63, i32 79

]]></Node>
<StgValue><ssdm name="tmp_20_cast"/></StgValue>
</operation>

<operation id="78" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
land.end49.i.i.i:8 %select_ln40_1 = select i1 %tmp_4, i17 %tmp_19_cast, i17 %tmp_20_cast

]]></Node>
<StgValue><ssdm name="select_ln40_1"/></StgValue>
</operation>

<operation id="79" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="18" op_0_bw="17">
<![CDATA[
land.end49.i.i.i:9 %zext_ln40 = zext i17 %select_ln40_1

]]></Node>
<StgValue><ssdm name="zext_ln40"/></StgValue>
</operation>

<operation id="80" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
land.end49.i.i.i:10 %sub_ln40_1 = sub i18 0, i18 %zext_ln40

]]></Node>
<StgValue><ssdm name="sub_ln40_1"/></StgValue>
</operation>

<operation id="81" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
land.end49.i.i.i:11 %scale = select i1 %tmp_4, i18 %sub_ln40_1, i18 %tmp_20_cast4

]]></Node>
<StgValue><ssdm name="scale"/></StgValue>
</operation>

<operation id="82" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
land.end49.i.i.i:16 %tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %scale, i32 17

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="83" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body38.split:5 %speclooptripcount_ln35 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln35"/></StgValue>
</operation>

<operation id="84" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body38.split:6 %specloopname_ln35 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln35"/></StgValue>
</operation>

<operation id="85" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="25" op_0_bw="24">
<![CDATA[
for.body38.split:7 %sext_ln36 = sext i24 %empty

]]></Node>
<StgValue><ssdm name="sext_ln36"/></StgValue>
</operation>

<operation id="86" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="24" op_0_bw="14">
<![CDATA[
for.body38.split:8 %empty_17 = load i14 %tmp_addr

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="87" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="25" op_0_bw="24">
<![CDATA[
for.body38.split:9 %sext_ln36_1 = sext i24 %empty_17

]]></Node>
<StgValue><ssdm name="sext_ln36_1"/></StgValue>
</operation>

<operation id="88" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body38.split:10 %add_ln36 = add i24 %empty_17, i24 %empty

]]></Node>
<StgValue><ssdm name="add_ln36"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body38.split:11 %add_ln36_1 = add i25 %sext_ln36_1, i25 %sext_ln36

]]></Node>
<StgValue><ssdm name="add_ln36_1"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
for.body38.split:12 %tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln36_1, i32 24

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
for.body38.split:13 %tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln36, i32 23

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body38.split:14 %xor_ln36 = xor i1 %tmp_8, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln36"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body38.split:15 %and_ln36 = and i1 %tmp_9, i1 %xor_ln36

]]></Node>
<StgValue><ssdm name="and_ln36"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body38.split:16 %xor_ln36_1 = xor i1 %tmp_8, i1 %tmp_9

]]></Node>
<StgValue><ssdm name="xor_ln36_1"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.body38.split:17 %select_ln36 = select i1 %and_ln36, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln36"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.body38.split:18 %col_sum = select i1 %xor_ln36_1, i24 %select_ln36, i24 %add_ln36

]]></Node>
<StgValue><ssdm name="col_sum"/></StgValue>
</operation>

<operation id="97" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
for.body38.split:19 %br_ln35 = br void %for.body38

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="98" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="40" op_0_bw="18">
<![CDATA[
land.end49.i.i.i:12 %sext_ln40_1 = sext i18 %scale

]]></Node>
<StgValue><ssdm name="sext_ln40_1"/></StgValue>
</operation>

<operation id="99" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
land.end49.i.i.i:13 %tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sext_ln40_1, i32 39

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="100" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="24" op_0_bw="18">
<![CDATA[
land.end49.i.i.i:14 %sext_ln40_2 = sext i18 %scale

]]></Node>
<StgValue><ssdm name="sext_ln40_2"/></StgValue>
</operation>

<operation id="101" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
land.end49.i.i.i:15 %tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sext_ln40_1, i32 23

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="102" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.end49.i.i.i:17 %or_ln40 = or i1 %tmp_6, i1 %tmp_7

]]></Node>
<StgValue><ssdm name="or_ln40"/></StgValue>
</operation>

<operation id="103" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.end49.i.i.i:18 %xor_ln40 = xor i1 %tmp_5, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln40"/></StgValue>
</operation>

<operation id="104" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.end49.i.i.i:19 %and_ln40 = and i1 %or_ln40, i1 %xor_ln40

]]></Node>
<StgValue><ssdm name="and_ln40"/></StgValue>
</operation>

<operation id="105" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.end49.i.i.i:20 %and_ln40_2 = and i1 %tmp_7, i1 %tmp_6

]]></Node>
<StgValue><ssdm name="and_ln40_2"/></StgValue>
</operation>

<operation id="106" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.end49.i.i.i:21 %xor_ln40_1 = xor i1 %and_ln40_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln40_1"/></StgValue>
</operation>

<operation id="107" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.end49.i.i.i:22 %and_ln40_1 = and i1 %tmp_5, i1 %xor_ln40_1

]]></Node>
<StgValue><ssdm name="and_ln40_1"/></StgValue>
</operation>

<operation id="108" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
land.end49.i.i.i:23 %select_ln40 = select i1 %and_ln40, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln40"/></StgValue>
</operation>

<operation id="109" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.end49.i.i.i:24 %or_ln40_1 = or i1 %and_ln40, i1 %and_ln40_1

]]></Node>
<StgValue><ssdm name="or_ln40_1"/></StgValue>
</operation>

<operation id="110" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
land.end49.i.i.i:25 %scale_1 = select i1 %or_ln40_1, i24 %select_ln40, i24 %sext_ln40_2

]]></Node>
<StgValue><ssdm name="scale_1"/></StgValue>
</operation>

<operation id="111" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="48" op_0_bw="24">
<![CDATA[
land.end49.i.i.i:26 %conv7_i = sext i24 %scale_1

]]></Node>
<StgValue><ssdm name="conv7_i"/></StgValue>
</operation>

<operation id="112" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
land.end49.i.i.i:27 %br_ln43 = br void %for.body53

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="113" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
for.body53:0 %i_2 = phi i9 0, void %land.end49.i.i.i, i9 %add_ln43, void %for.body53.split

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="114" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body53:1 %icmp_ln43 = icmp_eq  i9 %i_2, i9 256

]]></Node>
<StgValue><ssdm name="icmp_ln43"/></StgValue>
</operation>

<operation id="115" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body53:2 %add_ln43 = add i9 %i_2, i9 1

]]></Node>
<StgValue><ssdm name="add_ln43"/></StgValue>
</operation>

<operation id="116" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body53:3 %br_ln43 = br i1 %icmp_ln43, void %for.body53.split, void %for.inc67

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="117" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="9">
<![CDATA[
for.body53.split:0 %trunc_ln43 = trunc i9 %i_2

]]></Node>
<StgValue><ssdm name="trunc_ln43"/></StgValue>
</operation>

<operation id="118" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
for.body53.split:1 %tmp_2 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln43, i6 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="119" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.body53.split:2 %add_ln44_1 = add i14 %tmp_2, i14 %zext_ln31

]]></Node>
<StgValue><ssdm name="add_ln44_1"/></StgValue>
</operation>

<operation id="120" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="14">
<![CDATA[
for.body53.split:3 %zext_ln44_1 = zext i14 %add_ln44_1

]]></Node>
<StgValue><ssdm name="zext_ln44_1"/></StgValue>
</operation>

<operation id="121" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="14" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body53.split:4 %tmp_addr_1 = getelementptr i24 %tmp, i64 0, i64 %zext_ln44_1

]]></Node>
<StgValue><ssdm name="tmp_addr_1"/></StgValue>
</operation>

<operation id="122" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="24" op_0_bw="14">
<![CDATA[
for.body53.split:8 %empty_18 = load i14 %tmp_addr_1

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="123" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:0 %store_ln31 = store i7 %add_ln31, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="124" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0">
<![CDATA[
for.inc67:1 %br_ln31 = br void %VITIS_LOOP_35_5

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="125" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="24" op_0_bw="14">
<![CDATA[
for.body53.split:8 %empty_18 = load i14 %tmp_addr_1

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="126" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="48" op_0_bw="24">
<![CDATA[
for.body53.split:9 %sext_ln44 = sext i24 %empty_18

]]></Node>
<StgValue><ssdm name="sext_ln44"/></StgValue>
</operation>

<operation id="127" st_id="11" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.body53.split:10 %mul_ln44 = mul i48 %sext_ln44, i48 %conv7_i

]]></Node>
<StgValue><ssdm name="mul_ln44"/></StgValue>
</operation>

<operation id="128" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.body53.split:11 %tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln44, i32 47

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="129" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body53.split:12 %trunc_ln2 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln44, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="130" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.body53.split:13 %tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln44, i32 15

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="131" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.body53.split:14 %tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln44, i32 39

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="132" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="24" op_0_bw="1">
<![CDATA[
for.body53.split:15 %zext_ln44 = zext i1 %tmp_11

]]></Node>
<StgValue><ssdm name="zext_ln44"/></StgValue>
</operation>

<operation id="133" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body53.split:16 %add_ln44 = add i24 %trunc_ln2, i24 %zext_ln44

]]></Node>
<StgValue><ssdm name="add_ln44"/></StgValue>
</operation>

<operation id="134" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
for.body53.split:17 %tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln44, i32 23

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="135" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body53.split:18 %xor_ln44 = xor i1 %tmp_13, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln44"/></StgValue>
</operation>

<operation id="136" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body53.split:19 %and_ln44 = and i1 %tmp_12, i1 %xor_ln44

]]></Node>
<StgValue><ssdm name="and_ln44"/></StgValue>
</operation>

<operation id="137" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.body53.split:20 %tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln44, i32 40

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="138" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.body53.split:21 %tmp_15 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln44, i32 41

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="139" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body53.split:22 %icmp_ln44 = icmp_eq  i7 %tmp_15, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln44"/></StgValue>
</operation>

<operation id="140" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.body53.split:23 %tmp_16 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln44, i32 40

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="141" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body53.split:24 %icmp_ln44_1 = icmp_eq  i8 %tmp_16, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln44_1"/></StgValue>
</operation>

<operation id="142" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body53.split:25 %icmp_ln44_2 = icmp_eq  i8 %tmp_16, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln44_2"/></StgValue>
</operation>

<operation id="143" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.body53.split:26 %select_ln44 = select i1 %and_ln44, i1 %icmp_ln44_1, i1 %icmp_ln44_2

]]></Node>
<StgValue><ssdm name="select_ln44"/></StgValue>
</operation>

<operation id="144" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body53.split:27 %xor_ln44_1 = xor i1 %tmp_14, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln44_1"/></StgValue>
</operation>

<operation id="145" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body53.split:28 %and_ln44_1 = and i1 %icmp_ln44, i1 %xor_ln44_1

]]></Node>
<StgValue><ssdm name="and_ln44_1"/></StgValue>
</operation>

<operation id="146" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.body53.split:29 %select_ln44_1 = select i1 %and_ln44, i1 %and_ln44_1, i1 %icmp_ln44_1

]]></Node>
<StgValue><ssdm name="select_ln44_1"/></StgValue>
</operation>

<operation id="147" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body53.split:30 %and_ln44_2 = and i1 %and_ln44, i1 %icmp_ln44_1

]]></Node>
<StgValue><ssdm name="and_ln44_2"/></StgValue>
</operation>

<operation id="148" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body53.split:31 %xor_ln44_2 = xor i1 %select_ln44, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln44_2"/></StgValue>
</operation>

<operation id="149" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body53.split:32 %or_ln44 = or i1 %tmp_13, i1 %xor_ln44_2

]]></Node>
<StgValue><ssdm name="or_ln44"/></StgValue>
</operation>

<operation id="150" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body53.split:33 %xor_ln44_3 = xor i1 %tmp_10, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln44_3"/></StgValue>
</operation>

<operation id="151" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body53.split:34 %and_ln44_3 = and i1 %or_ln44, i1 %xor_ln44_3

]]></Node>
<StgValue><ssdm name="and_ln44_3"/></StgValue>
</operation>

<operation id="152" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body53.split:35 %and_ln44_4 = and i1 %tmp_13, i1 %select_ln44_1

]]></Node>
<StgValue><ssdm name="and_ln44_4"/></StgValue>
</operation>

<operation id="153" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body53.split:36 %or_ln44_2 = or i1 %and_ln44_2, i1 %and_ln44_4

]]></Node>
<StgValue><ssdm name="or_ln44_2"/></StgValue>
</operation>

<operation id="154" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body53.split:37 %xor_ln44_4 = xor i1 %or_ln44_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln44_4"/></StgValue>
</operation>

<operation id="155" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body53.split:38 %and_ln44_5 = and i1 %tmp_10, i1 %xor_ln44_4

]]></Node>
<StgValue><ssdm name="and_ln44_5"/></StgValue>
</operation>

<operation id="156" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.body53.split:39 %select_ln44_2 = select i1 %and_ln44_3, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln44_2"/></StgValue>
</operation>

<operation id="157" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body53.split:40 %or_ln44_1 = or i1 %and_ln44_3, i1 %and_ln44_5

]]></Node>
<StgValue><ssdm name="or_ln44_1"/></StgValue>
</operation>

<operation id="158" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.body53.split:41 %select_ln44_3 = select i1 %or_ln44_1, i24 %select_ln44_2, i24 %add_ln44

]]></Node>
<StgValue><ssdm name="select_ln44_3"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="159" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="14" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body53.split:5 %C_addr = getelementptr i24 %C, i64 0, i64 %zext_ln44_1

]]></Node>
<StgValue><ssdm name="C_addr"/></StgValue>
</operation>

<operation id="160" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body53.split:6 %speclooptripcount_ln43 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln43"/></StgValue>
</operation>

<operation id="161" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body53.split:7 %specloopname_ln43 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln43"/></StgValue>
</operation>

<operation id="162" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="24" op_1_bw="14">
<![CDATA[
for.body53.split:42 %store_ln44 = store i24 %select_ln44_3, i14 %C_addr

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="163" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0">
<![CDATA[
for.body53.split:43 %br_ln43 = br void %for.body53

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
