fifo64x8_0_0
scuba_vlo_inst
scuba_vhi_inst
speed_tx
my_uart_tx
mcu2pc_rx3
mcu2pc_fifo3
mcu2pc_tx3
pc2mcu_rx
pc2mcu_fifo
pc2mcu_tx
hc595_u
fifo_u1
uart_u2
check_IR_defv0
check_IR_defv1
check_IR_defv2
check_IR_defv3
check_IR_defv4
check_IR_defv5
check_IR_defv6
check_IR_defv7
ir_car_detect0
ir_car_detect1
ir_car_detect2
ir_car_detect3
ir_car_detect4
ir_car_detect5
ir_car_detect6
ir_car_detect7
ir_rx_isnt0
ir_rx_isnt1
ir_rx_isnt2
ir_rx_isnt3
ir_rx_isnt4
ir_rx_isnt5
ir_rx_isnt6
ir_rx_isnt7
ir_rx_isnt8
ir_rx_isnt9
mcu2pc_uart_top1
pc2mcu_uart_top1
sign
zero
mul
genblk
begin
Bus
Bit
Core
LUT
cout
inter
push
pop
decode
encode
write
read
cache
shift
store
ADD
AND
MUX
BUF
BIN
BIT
COUNT
BYTE
CLK
SEL
CNT
FF
DSP
LUT
DLY
TRI
CNT
XOR
OR
NOT
div
add
and
mux
buf
bin
bit
count
byte
clk
sel
cnt
ff
dsp
dly
tri
cnt
xor
off
not
hex
HEX
sub
tran
state
mac
load
pass
next
log
inst
start
ibuf
obuf
DEC
DDR
OFF
OUT
FIR
memClk
cry
pipe
ret
U0
U1
U2
U3
U4
U5
core
reg
lock
co
di
enc
dec
pri
comp
Dly
clr
CLR
rst
RST
pre
PRE
ena
ENA
mult
MULT
rx
RX
tx
TX
lut
LUT
dsp
DSP
ram
RAM
so
mi
Bi
dir
in
out
get
put
gen
fft
fifo
ext
gate
net
Tri
end
cap
mod
pri
at
isbi
bu
to
at
ba
se
en
de
ar
fa
co
ca
vi
th
wa
tr
st
co
CO
ER
HE
CA
SH
TH
DE
EC
TR
OS
LO
LI
DR
RE
CL
GO
AA
NO
IN
or
BL
DF
FDa
b
c
d
e
f
g
h
i
j
k
l
m
n
o
p
q
r
s
t
u
v
w
x
y
z
A
B
C
D
E
F
