<!DOCTYPE html>
<html><head><title>joekychen/linux » include › linux › synclink.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>synclink.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * SyncLink Multiprotocol Serial Adapter Driver</span>
<span class="cm"> *</span>
<span class="cm"> * $Id: synclink.h,v 3.14 2006/07/17 20:15:43 paulkf Exp $</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 1998-2000 by Microgate Corporation</span>
<span class="cm"> *</span>
<span class="cm"> * Redistribution of this file is permitted under</span>
<span class="cm"> * the terms of the GNU Public License (GPL)</span>
<span class="cm"> */</span>

<span class="cp">#ifndef _SYNCLINK_H_</span>
<span class="cp">#define _SYNCLINK_H_</span>
<span class="cp">#define SYNCLINK_H_VERSION 3.6</span>

<span class="cp">#include &lt;linux/types.h&gt;</span>

<span class="cp">#define BIT0	0x0001</span>
<span class="cp">#define BIT1	0x0002</span>
<span class="cp">#define BIT2	0x0004</span>
<span class="cp">#define BIT3	0x0008</span>
<span class="cp">#define BIT4	0x0010</span>
<span class="cp">#define BIT5	0x0020</span>
<span class="cp">#define BIT6	0x0040</span>
<span class="cp">#define BIT7	0x0080</span>
<span class="cp">#define BIT8	0x0100</span>
<span class="cp">#define BIT9	0x0200</span>
<span class="cp">#define BIT10	0x0400</span>
<span class="cp">#define BIT11	0x0800</span>
<span class="cp">#define BIT12	0x1000</span>
<span class="cp">#define BIT13	0x2000</span>
<span class="cp">#define BIT14	0x4000</span>
<span class="cp">#define BIT15	0x8000</span>
<span class="cp">#define BIT16	0x00010000</span>
<span class="cp">#define BIT17	0x00020000</span>
<span class="cp">#define BIT18	0x00040000</span>
<span class="cp">#define BIT19	0x00080000</span>
<span class="cp">#define BIT20	0x00100000</span>
<span class="cp">#define BIT21	0x00200000</span>
<span class="cp">#define BIT22	0x00400000</span>
<span class="cp">#define BIT23	0x00800000</span>
<span class="cp">#define BIT24	0x01000000</span>
<span class="cp">#define BIT25	0x02000000</span>
<span class="cp">#define BIT26	0x04000000</span>
<span class="cp">#define BIT27	0x08000000</span>
<span class="cp">#define BIT28	0x10000000</span>
<span class="cp">#define BIT29	0x20000000</span>
<span class="cp">#define BIT30	0x40000000</span>
<span class="cp">#define BIT31	0x80000000</span>


<span class="cp">#define HDLC_MAX_FRAME_SIZE	65535</span>
<span class="cp">#define MAX_ASYNC_TRANSMIT	4096</span>
<span class="cp">#define MAX_ASYNC_BUFFER_SIZE	4096</span>

<span class="cp">#define ASYNC_PARITY_NONE		0</span>
<span class="cp">#define ASYNC_PARITY_EVEN		1</span>
<span class="cp">#define ASYNC_PARITY_ODD		2</span>
<span class="cp">#define ASYNC_PARITY_SPACE		3</span>

<span class="cp">#define HDLC_FLAG_UNDERRUN_ABORT7	0x0000</span>
<span class="cp">#define HDLC_FLAG_UNDERRUN_ABORT15	0x0001</span>
<span class="cp">#define HDLC_FLAG_UNDERRUN_FLAG		0x0002</span>
<span class="cp">#define HDLC_FLAG_UNDERRUN_CRC		0x0004</span>
<span class="cp">#define HDLC_FLAG_SHARE_ZERO		0x0010</span>
<span class="cp">#define HDLC_FLAG_AUTO_CTS		0x0020</span>
<span class="cp">#define HDLC_FLAG_AUTO_DCD		0x0040</span>
<span class="cp">#define HDLC_FLAG_AUTO_RTS		0x0080</span>
<span class="cp">#define HDLC_FLAG_RXC_DPLL		0x0100</span>
<span class="cp">#define HDLC_FLAG_RXC_BRG		0x0200</span>
<span class="cp">#define HDLC_FLAG_RXC_TXCPIN		0x8000</span>
<span class="cp">#define HDLC_FLAG_RXC_RXCPIN		0x0000</span>
<span class="cp">#define HDLC_FLAG_TXC_DPLL		0x0400</span>
<span class="cp">#define HDLC_FLAG_TXC_BRG		0x0800</span>
<span class="cp">#define HDLC_FLAG_TXC_TXCPIN		0x0000</span>
<span class="cp">#define HDLC_FLAG_TXC_RXCPIN		0x0008</span>
<span class="cp">#define HDLC_FLAG_DPLL_DIV8		0x1000</span>
<span class="cp">#define HDLC_FLAG_DPLL_DIV16		0x2000</span>
<span class="cp">#define HDLC_FLAG_DPLL_DIV32		0x0000</span>
<span class="cp">#define HDLC_FLAG_HDLC_LOOPMODE		0x4000</span>

<span class="cp">#define HDLC_CRC_NONE			0</span>
<span class="cp">#define HDLC_CRC_16_CCITT		1</span>
<span class="cp">#define HDLC_CRC_32_CCITT		2</span>
<span class="cp">#define HDLC_CRC_MASK			0x00ff</span>
<span class="cp">#define HDLC_CRC_RETURN_EX		0x8000</span>

<span class="cp">#define RX_OK				0</span>
<span class="cp">#define RX_CRC_ERROR			1</span>

<span class="cp">#define HDLC_TXIDLE_FLAGS		0</span>
<span class="cp">#define HDLC_TXIDLE_ALT_ZEROS_ONES	1</span>
<span class="cp">#define HDLC_TXIDLE_ZEROS		2</span>
<span class="cp">#define HDLC_TXIDLE_ONES		3</span>
<span class="cp">#define HDLC_TXIDLE_ALT_MARK_SPACE	4</span>
<span class="cp">#define HDLC_TXIDLE_SPACE		5</span>
<span class="cp">#define HDLC_TXIDLE_MARK		6</span>
<span class="cp">#define HDLC_TXIDLE_CUSTOM_8            0x10000000</span>
<span class="cp">#define HDLC_TXIDLE_CUSTOM_16           0x20000000</span>

<span class="cp">#define HDLC_ENCODING_NRZ			0</span>
<span class="cp">#define HDLC_ENCODING_NRZB			1</span>
<span class="cp">#define HDLC_ENCODING_NRZI_MARK			2</span>
<span class="cp">#define HDLC_ENCODING_NRZI_SPACE		3</span>
<span class="cp">#define HDLC_ENCODING_NRZI			HDLC_ENCODING_NRZI_SPACE</span>
<span class="cp">#define HDLC_ENCODING_BIPHASE_MARK		4</span>
<span class="cp">#define HDLC_ENCODING_BIPHASE_SPACE		5</span>
<span class="cp">#define HDLC_ENCODING_BIPHASE_LEVEL		6</span>
<span class="cp">#define HDLC_ENCODING_DIFF_BIPHASE_LEVEL	7</span>

<span class="cp">#define HDLC_PREAMBLE_LENGTH_8BITS	0</span>
<span class="cp">#define HDLC_PREAMBLE_LENGTH_16BITS	1</span>
<span class="cp">#define HDLC_PREAMBLE_LENGTH_32BITS	2</span>
<span class="cp">#define HDLC_PREAMBLE_LENGTH_64BITS	3</span>

<span class="cp">#define HDLC_PREAMBLE_PATTERN_NONE	0</span>
<span class="cp">#define HDLC_PREAMBLE_PATTERN_ZEROS	1</span>
<span class="cp">#define HDLC_PREAMBLE_PATTERN_FLAGS	2</span>
<span class="cp">#define HDLC_PREAMBLE_PATTERN_10	3</span>
<span class="cp">#define HDLC_PREAMBLE_PATTERN_01	4</span>
<span class="cp">#define HDLC_PREAMBLE_PATTERN_ONES	5</span>

<span class="cp">#define MGSL_MODE_ASYNC		1</span>
<span class="cp">#define MGSL_MODE_HDLC		2</span>
<span class="cp">#define MGSL_MODE_MONOSYNC	3</span>
<span class="cp">#define MGSL_MODE_BISYNC	4</span>
<span class="cp">#define MGSL_MODE_RAW		6</span>
<span class="cp">#define MGSL_MODE_BASE_CLOCK    7</span>
<span class="cp">#define MGSL_MODE_XSYNC         8</span>

<span class="cp">#define MGSL_BUS_TYPE_ISA	1</span>
<span class="cp">#define MGSL_BUS_TYPE_EISA	2</span>
<span class="cp">#define MGSL_BUS_TYPE_PCI	5</span>

<span class="cp">#define MGSL_INTERFACE_MASK     0xf</span>
<span class="cp">#define MGSL_INTERFACE_DISABLE  0</span>
<span class="cp">#define MGSL_INTERFACE_RS232    1</span>
<span class="cp">#define MGSL_INTERFACE_V35      2</span>
<span class="cp">#define MGSL_INTERFACE_RS422    3</span>
<span class="cp">#define MGSL_INTERFACE_RTS_EN   0x10</span>
<span class="cp">#define MGSL_INTERFACE_LL       0x20</span>
<span class="cp">#define MGSL_INTERFACE_RL       0x40</span>
<span class="cp">#define MGSL_INTERFACE_MSB_FIRST 0x80</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_MGSL_PARAMS</span>
<span class="p">{</span>
	<span class="cm">/* Common */</span>

	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">mode</span><span class="p">;</span>		<span class="cm">/* Asynchronous or HDLC */</span>
	<span class="kt">unsigned</span> <span class="kt">char</span>	<span class="n">loopback</span><span class="p">;</span>	<span class="cm">/* internal loopback mode */</span>

	<span class="cm">/* HDLC Only */</span>

	<span class="kt">unsigned</span> <span class="kt">short</span>	<span class="n">flags</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span>	<span class="n">encoding</span><span class="p">;</span>	<span class="cm">/* NRZ, NRZI, etc. */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">clock_speed</span><span class="p">;</span>	<span class="cm">/* external clock speed in bits per second */</span>
	<span class="kt">unsigned</span> <span class="kt">char</span>	<span class="n">addr_filter</span><span class="p">;</span>	<span class="cm">/* receive HDLC address filter, 0xFF = disable */</span>
	<span class="kt">unsigned</span> <span class="kt">short</span>	<span class="n">crc_type</span><span class="p">;</span>	<span class="cm">/* None, CRC16-CCITT, or CRC32-CCITT */</span>
	<span class="kt">unsigned</span> <span class="kt">char</span>	<span class="n">preamble_length</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span>	<span class="n">preamble</span><span class="p">;</span>

	<span class="cm">/* Async Only */</span>

	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">data_rate</span><span class="p">;</span>	<span class="cm">/* bits per second */</span>
	<span class="kt">unsigned</span> <span class="kt">char</span>	<span class="n">data_bits</span><span class="p">;</span>	<span class="cm">/* 7 or 8 data bits */</span>
	<span class="kt">unsigned</span> <span class="kt">char</span>	<span class="n">stop_bits</span><span class="p">;</span>	<span class="cm">/* 1 or 2 stop bits */</span>
	<span class="kt">unsigned</span> <span class="kt">char</span>	<span class="n">parity</span><span class="p">;</span>		<span class="cm">/* none, even, or odd */</span>

<span class="p">}</span> <span class="n">MGSL_PARAMS</span><span class="p">,</span> <span class="o">*</span><span class="n">PMGSL_PARAMS</span><span class="p">;</span>

<span class="cp">#define MICROGATE_VENDOR_ID 0x13c0</span>
<span class="cp">#define SYNCLINK_DEVICE_ID 0x0010</span>
<span class="cp">#define MGSCC_DEVICE_ID 0x0020</span>
<span class="cp">#define SYNCLINK_SCA_DEVICE_ID 0x0030</span>
<span class="cp">#define SYNCLINK_GT_DEVICE_ID 0x0070</span>
<span class="cp">#define SYNCLINK_GT4_DEVICE_ID 0x0080</span>
<span class="cp">#define SYNCLINK_AC_DEVICE_ID  0x0090</span>
<span class="cp">#define SYNCLINK_GT2_DEVICE_ID 0x00A0</span>
<span class="cp">#define MGSL_MAX_SERIAL_NUMBER 30</span>

<span class="cm">/*</span>
<span class="cm">** device diagnostics status</span>
<span class="cm">*/</span>

<span class="cp">#define DiagStatus_OK				0</span>
<span class="cp">#define DiagStatus_AddressFailure		1</span>
<span class="cp">#define DiagStatus_AddressConflict		2</span>
<span class="cp">#define DiagStatus_IrqFailure			3</span>
<span class="cp">#define DiagStatus_IrqConflict			4</span>
<span class="cp">#define DiagStatus_DmaFailure			5</span>
<span class="cp">#define DiagStatus_DmaConflict			6</span>
<span class="cp">#define DiagStatus_PciAdapterNotFound		7</span>
<span class="cp">#define DiagStatus_CantAssignPciResources	8</span>
<span class="cp">#define DiagStatus_CantAssignPciMemAddr		9</span>
<span class="cp">#define DiagStatus_CantAssignPciIoAddr		10</span>
<span class="cp">#define DiagStatus_CantAssignPciIrq		11</span>
<span class="cp">#define DiagStatus_MemoryError			12</span>

<span class="cp">#define SerialSignal_DCD            0x01     </span><span class="cm">/* Data Carrier Detect */</span><span class="cp"></span>
<span class="cp">#define SerialSignal_TXD            0x02     </span><span class="cm">/* Transmit Data */</span><span class="cp"></span>
<span class="cp">#define SerialSignal_RI             0x04     </span><span class="cm">/* Ring Indicator */</span><span class="cp"></span>
<span class="cp">#define SerialSignal_RXD            0x08     </span><span class="cm">/* Receive Data */</span><span class="cp"></span>
<span class="cp">#define SerialSignal_CTS            0x10     </span><span class="cm">/* Clear to Send */</span><span class="cp"></span>
<span class="cp">#define SerialSignal_RTS            0x20     </span><span class="cm">/* Request to Send */</span><span class="cp"></span>
<span class="cp">#define SerialSignal_DSR            0x40     </span><span class="cm">/* Data Set Ready */</span><span class="cp"></span>
<span class="cp">#define SerialSignal_DTR            0x80     </span><span class="cm">/* Data Terminal Ready */</span><span class="cp"></span>


<span class="cm">/*</span>
<span class="cm"> * Counters of the input lines (CTS, DSR, RI, CD) interrupts</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">mgsl_icount</span> <span class="p">{</span>
	<span class="n">__u32</span>	<span class="n">cts</span><span class="p">,</span> <span class="n">dsr</span><span class="p">,</span> <span class="n">rng</span><span class="p">,</span> <span class="n">dcd</span><span class="p">,</span> <span class="n">tx</span><span class="p">,</span> <span class="n">rx</span><span class="p">;</span>
	<span class="n">__u32</span>	<span class="n">frame</span><span class="p">,</span> <span class="n">parity</span><span class="p">,</span> <span class="n">overrun</span><span class="p">,</span> <span class="n">brk</span><span class="p">;</span>
	<span class="n">__u32</span>	<span class="n">buf_overrun</span><span class="p">;</span>
	<span class="n">__u32</span>	<span class="n">txok</span><span class="p">;</span>
	<span class="n">__u32</span>	<span class="n">txunder</span><span class="p">;</span>
	<span class="n">__u32</span>	<span class="n">txabort</span><span class="p">;</span>
	<span class="n">__u32</span>	<span class="n">txtimeout</span><span class="p">;</span>
	<span class="n">__u32</span>	<span class="n">rxshort</span><span class="p">;</span>
	<span class="n">__u32</span>	<span class="n">rxlong</span><span class="p">;</span>
	<span class="n">__u32</span>	<span class="n">rxabort</span><span class="p">;</span>
	<span class="n">__u32</span>	<span class="n">rxover</span><span class="p">;</span>
	<span class="n">__u32</span>	<span class="n">rxcrc</span><span class="p">;</span>
	<span class="n">__u32</span>	<span class="n">rxok</span><span class="p">;</span>
	<span class="n">__u32</span>	<span class="n">exithunt</span><span class="p">;</span>
	<span class="n">__u32</span>	<span class="n">rxidle</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">gpio_desc</span> <span class="p">{</span>
	<span class="n">__u32</span> <span class="n">state</span><span class="p">;</span>
	<span class="n">__u32</span> <span class="n">smask</span><span class="p">;</span>
	<span class="n">__u32</span> <span class="n">dir</span><span class="p">;</span>
	<span class="n">__u32</span> <span class="n">dmask</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#define DEBUG_LEVEL_DATA	1</span>
<span class="cp">#define DEBUG_LEVEL_ERROR 	2</span>
<span class="cp">#define DEBUG_LEVEL_INFO  	3</span>
<span class="cp">#define DEBUG_LEVEL_BH    	4</span>
<span class="cp">#define DEBUG_LEVEL_ISR		5</span>

<span class="cm">/*</span>
<span class="cm">** Event bit flags for use with MgslWaitEvent</span>
<span class="cm">*/</span>

<span class="cp">#define MgslEvent_DsrActive	0x0001</span>
<span class="cp">#define MgslEvent_DsrInactive	0x0002</span>
<span class="cp">#define MgslEvent_Dsr		0x0003</span>
<span class="cp">#define MgslEvent_CtsActive	0x0004</span>
<span class="cp">#define MgslEvent_CtsInactive	0x0008</span>
<span class="cp">#define MgslEvent_Cts		0x000c</span>
<span class="cp">#define MgslEvent_DcdActive	0x0010</span>
<span class="cp">#define MgslEvent_DcdInactive	0x0020</span>
<span class="cp">#define MgslEvent_Dcd		0x0030</span>
<span class="cp">#define MgslEvent_RiActive	0x0040</span>
<span class="cp">#define MgslEvent_RiInactive	0x0080</span>
<span class="cp">#define MgslEvent_Ri		0x00c0</span>
<span class="cp">#define MgslEvent_ExitHuntMode	0x0100</span>
<span class="cp">#define MgslEvent_IdleReceived	0x0200</span>

<span class="cm">/* Private IOCTL codes:</span>
<span class="cm"> *</span>
<span class="cm"> * MGSL_IOCSPARAMS	set MGSL_PARAMS structure values</span>
<span class="cm"> * MGSL_IOCGPARAMS	get current MGSL_PARAMS structure values</span>
<span class="cm"> * MGSL_IOCSTXIDLE	set current transmit idle mode</span>
<span class="cm"> * MGSL_IOCGTXIDLE	get current transmit idle mode</span>
<span class="cm"> * MGSL_IOCTXENABLE	enable or disable transmitter</span>
<span class="cm"> * MGSL_IOCRXENABLE	enable or disable receiver</span>
<span class="cm"> * MGSL_IOCTXABORT	abort transmitting frame (HDLC)</span>
<span class="cm"> * MGSL_IOCGSTATS	return current statistics</span>
<span class="cm"> * MGSL_IOCWAITEVENT	wait for specified event to occur</span>
<span class="cm"> * MGSL_LOOPTXDONE	transmit in HDLC LoopMode done</span>
<span class="cm"> * MGSL_IOCSIF          set the serial interface type</span>
<span class="cm"> * MGSL_IOCGIF          get the serial interface type</span>
<span class="cm"> */</span>
<span class="cp">#define MGSL_MAGIC_IOC	&#39;m&#39;</span>
<span class="cp">#define MGSL_IOCSPARAMS		_IOW(MGSL_MAGIC_IOC,0,struct _MGSL_PARAMS)</span>
<span class="cp">#define MGSL_IOCGPARAMS		_IOR(MGSL_MAGIC_IOC,1,struct _MGSL_PARAMS)</span>
<span class="cp">#define MGSL_IOCSTXIDLE		_IO(MGSL_MAGIC_IOC,2)</span>
<span class="cp">#define MGSL_IOCGTXIDLE		_IO(MGSL_MAGIC_IOC,3)</span>
<span class="cp">#define MGSL_IOCTXENABLE	_IO(MGSL_MAGIC_IOC,4)</span>
<span class="cp">#define MGSL_IOCRXENABLE	_IO(MGSL_MAGIC_IOC,5)</span>
<span class="cp">#define MGSL_IOCTXABORT		_IO(MGSL_MAGIC_IOC,6)</span>
<span class="cp">#define MGSL_IOCGSTATS		_IO(MGSL_MAGIC_IOC,7)</span>
<span class="cp">#define MGSL_IOCWAITEVENT	_IOWR(MGSL_MAGIC_IOC,8,int)</span>
<span class="cp">#define MGSL_IOCCLRMODCOUNT	_IO(MGSL_MAGIC_IOC,15)</span>
<span class="cp">#define MGSL_IOCLOOPTXDONE	_IO(MGSL_MAGIC_IOC,9)</span>
<span class="cp">#define MGSL_IOCSIF		_IO(MGSL_MAGIC_IOC,10)</span>
<span class="cp">#define MGSL_IOCGIF		_IO(MGSL_MAGIC_IOC,11)</span>
<span class="cp">#define MGSL_IOCSGPIO		_IOW(MGSL_MAGIC_IOC,16,struct gpio_desc)</span>
<span class="cp">#define MGSL_IOCGGPIO		_IOR(MGSL_MAGIC_IOC,17,struct gpio_desc)</span>
<span class="cp">#define MGSL_IOCWAITGPIO	_IOWR(MGSL_MAGIC_IOC,18,struct gpio_desc)</span>
<span class="cp">#define MGSL_IOCSXSYNC		_IO(MGSL_MAGIC_IOC, 19)</span>
<span class="cp">#define MGSL_IOCGXSYNC		_IO(MGSL_MAGIC_IOC, 20)</span>
<span class="cp">#define MGSL_IOCSXCTRL		_IO(MGSL_MAGIC_IOC, 21)</span>
<span class="cp">#define MGSL_IOCGXCTRL		_IO(MGSL_MAGIC_IOC, 22)</span>

<span class="cp">#ifdef __KERNEL__</span>
<span class="cm">/* provide 32 bit ioctl compatibility on 64 bit systems */</span>
<span class="cp">#ifdef CONFIG_COMPAT</span>
<span class="cp">#include &lt;linux/compat.h&gt;</span>
<span class="k">struct</span> <span class="n">MGSL_PARAMS32</span> <span class="p">{</span>
	<span class="n">compat_ulong_t</span>	<span class="n">mode</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span>	<span class="n">loopback</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">short</span>	<span class="n">flags</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span>	<span class="n">encoding</span><span class="p">;</span>
	<span class="n">compat_ulong_t</span>	<span class="n">clock_speed</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span>	<span class="n">addr_filter</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">short</span>	<span class="n">crc_type</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span>	<span class="n">preamble_length</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span>	<span class="n">preamble</span><span class="p">;</span>
	<span class="n">compat_ulong_t</span>	<span class="n">data_rate</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span>	<span class="n">data_bits</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span>	<span class="n">stop_bits</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span>	<span class="n">parity</span><span class="p">;</span>
<span class="p">};</span>
<span class="cp">#define MGSL_IOCSPARAMS32 _IOW(MGSL_MAGIC_IOC,0,struct MGSL_PARAMS32)</span>
<span class="cp">#define MGSL_IOCGPARAMS32 _IOR(MGSL_MAGIC_IOC,1,struct MGSL_PARAMS32)</span>
<span class="cp">#endif</span>
<span class="cp">#endif</span>

<span class="cp">#endif </span><span class="cm">/* _SYNCLINK_H_ */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
