
synpwrap -msg -prj "project_project_synplify.tcl" -log "project_project.srf"
Copyright (C) 1992-2023 Lattice Semiconductor Corporation. All rights reserved.
Lattice Diamond Version 3.13.0.56.2
    <postMsg mid="2011000" type="Info"    dynamic="0" navigation="0"  />
###########################################################[
Running in Lattice mode

                               Synplify Pro (R) 

               Version U-2023.03L-SP1 for linux64 - Aug 10, 2023 

                    Copyright (c) 1988 - 2023 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Starting:    /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/linux_a_64/mbin/synbatch
Install:     /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase
Hostname:    user-HP-ProBook-450-G5
Date:        Sat Sep 14 15:13:02 2024
Version:     U-2023.03L-SP1

Arguments:   -product synplify_base -batch project_project_synplify.tcl
ProductType: synplify_pro




log file: "/home/user/FPGA/tools/PipelineC/ulx3s/3.build/build/project/project_project.srr"
Running: project in foreground

Running proj_1|project

Running Flow: compile (Compile) on proj_1|project
# Sat Sep 14 15:13:03 2024

Running Flow: compile_flow (Compile Process) on proj_1|project
# Sat Sep 14 15:13:03 2024

Running: compiler (Compile Input) on proj_1|project
# Sat Sep 14 15:13:03 2024
Process ID: 28078
Copied /home/user/FPGA/tools/PipelineC/ulx3s/3.build/build/project/synwork/project_project_comp.srs to /home/user/FPGA/tools/PipelineC/ulx3s/3.build/build/project/project_project.srs

compiler completed
# Sat Sep 14 15:13:04 2024

Return Code: 0
Run Time:00h:00m:00s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|project
# Sat Sep 14 15:13:04 2024
Process ID: 28131

multi_srs_gen completed
# Sat Sep 14 15:13:04 2024

Return Code: 0
Run Time:00h:00m:00s
Copied /home/user/FPGA/tools/PipelineC/ulx3s/3.build/build/project/synwork/project_project_mult.srs to /home/user/FPGA/tools/PipelineC/ulx3s/3.build/build/project/project_project.srs
Copied /home/user/FPGA/tools/PipelineC/ulx3s/3.build/build/project/project_project.srr to /home/user/FPGA/tools/PipelineC/ulx3s/3.build/build/project/project_project.srf
Complete: Compile Process on proj_1|project

Running: premap (Premap) on proj_1|project
# Sat Sep 14 15:13:04 2024
Process ID: 28146

premap completed with warnings
# Sat Sep 14 15:13:06 2024

Return Code: 1
Run Time:00h:00m:02s
Complete: Compile on proj_1|project

Running Flow: map (Map) on proj_1|project
# Sat Sep 14 15:13:06 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on proj_1|project
# Sat Sep 14 15:13:06 2024
Process ID: 28161
Copied /home/user/FPGA/tools/PipelineC/ulx3s/3.build/build/project/synwork/project_project_m.srm to /home/user/FPGA/tools/PipelineC/ulx3s/3.build/build/project/project_project.srm

fpga_mapper completed with warnings
# Sat Sep 14 15:13:08 2024

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on proj_1|project
Copied /home/user/FPGA/tools/PipelineC/ulx3s/3.build/build/project/project_project.srr to /home/user/FPGA/tools/PipelineC/ulx3s/3.build/build/project/project_project.srf
Complete: Logic Synthesis on proj_1|project
TCL script complete: "project_project_synplify.tcl"
exit status=0
exit status=0
Save changes for project:
/home/user/FPGA/tools/PipelineC/ulx3s/3.build/build/project/proj_1.prj
batch mode default:no
Child process exit with 0.

==contents of project_project.srf
#Build: Synplify Pro (R) U-2023.03L-SP1, Build 153R, Aug 10 2023
#install: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase
#OS: Linux 
#Hostname: user-HP-ProBook-450-G5

# Sat Sep 14 15:13:03 2024

#Implementation: project


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03L-SP1
Install: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase
OS: Ubuntu 22.04.4 LTS
Hostname: user-HP-ProBook-450-G5
max virtual memory: unlimited (bytes)
max user processes: 47101
max stack size: 8388608 (bytes)


Implementation : project
Synopsys HDL Compiler, Version comp202303synp1, Build 155R, Built Aug 10 2023 09:58:08, @4875095

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03L-SP1
Install: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase
OS: Ubuntu 22.04.4 LTS
Hostname: user-HP-ProBook-450-G5
max virtual memory: unlimited (bytes)
max user processes: 47101
max stack size: 8388608 (bytes)


Implementation : project
Synopsys Verilog Compiler, Version comp202303synp1, Build 155R, Built Aug 10 2023 09:58:08, @4875095

@N|Running in 64-bit mode
@I::"/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/lucent/ecp5u.v" (library work)
@I::"/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/lucent/pmi_def.v" (library work)
@I::"/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/user/FPGA/tools/PipelineC/ulx3s/1.hw/top.v" (library work)
@W: CG289 :"/home/user/FPGA/tools/PipelineC/ulx3s/1.hw/top.v":26:42:26:91|Specified digits overflow the number's size
@W: CG289 :"/home/user/FPGA/tools/PipelineC/ulx3s/1.hw/top.v":65:49:65:59|Specified digits overflow the number's size
@W: CG289 :"/home/user/FPGA/tools/PipelineC/ulx3s/1.hw/top.v":134:51:134:61|Specified digits overflow the number's size
@I::"/home/user/FPGA/tools/PipelineC/ulx3s/1.hw/pipelinec_top.v" (library work)
@N|stack limit increased to max
Verilog syntax check successful!
Selecting top level module pipelinec_top
@N: CG364 :"/home/user/FPGA/tools/PipelineC/ulx3s/1.hw/top.v":3:7:3:47|Synthesizing module bin_op_eq_uint25_t_uint25_t_0clk_de264c78 in library work.
Running optimization stage 1 on bin_op_eq_uint25_t_uint25_t_0clk_de264c78 .......
Finished optimization stage 1 on bin_op_eq_uint25_t_uint25_t_0clk_de264c78 (CPU Time 0h:00m:00s, Memory Used current: 126MB peak: 126MB)
@N: CG364 :"/home/user/FPGA/tools/PipelineC/ulx3s/1.hw/top.v":17:7:17:48|Synthesizing module bin_op_plus_uint25_t_uint1_t_0clk_de264c78 in library work.
Running optimization stage 1 on bin_op_plus_uint25_t_uint1_t_0clk_de264c78 .......
Finished optimization stage 1 on bin_op_plus_uint25_t_uint1_t_0clk_de264c78 (CPU Time 0h:00m:00s, Memory Used current: 126MB peak: 126MB)
@N: CG364 :"/home/user/FPGA/tools/PipelineC/ulx3s/1.hw/top.v":123:7:123:49|Synthesizing module mux_uint1_t_uint25_t_uint25_t_0clk_de264c78 in library work.
Running optimization stage 1 on mux_uint1_t_uint25_t_uint25_t_0clk_de264c78 .......
Finished optimization stage 1 on mux_uint1_t_uint25_t_uint25_t_0clk_de264c78 (CPU Time 0h:00m:00s, Memory Used current: 126MB peak: 126MB)
@N: CG364 :"/home/user/FPGA/tools/PipelineC/ulx3s/1.hw/top.v":109:7:109:47|Synthesizing module mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 in library work.
Running optimization stage 1 on mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 .......
Finished optimization stage 1 on mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 (CPU Time 0h:00m:00s, Memory Used current: 126MB peak: 126MB)
@N: CG364 :"/home/user/FPGA/tools/PipelineC/ulx3s/1.hw/top.v":149:7:149:40|Synthesizing module unary_op_not_uint1_t_0clk_de264c78 in library work.
Running optimization stage 1 on unary_op_not_uint1_t_0clk_de264c78 .......
Finished optimization stage 1 on unary_op_not_uint1_t_0clk_de264c78 (CPU Time 0h:00m:00s, Memory Used current: 126MB peak: 126MB)
@N: CG364 :"/home/user/FPGA/tools/PipelineC/ulx3s/1.hw/top.v":29:7:29:25|Synthesizing module blink_0clk_a5a1cd4e in library work.
Running optimization stage 1 on blink_0clk_a5a1cd4e .......
Finished optimization stage 1 on blink_0clk_a5a1cd4e (CPU Time 0h:00m:00s, Memory Used current: 126MB peak: 126MB)
@N: CG364 :"/home/user/FPGA/tools/PipelineC/ulx3s/1.hw/pipelinec_top.v":2:7:2:19|Synthesizing module pipelinec_top in library work.
Running optimization stage 1 on pipelinec_top .......
Finished optimization stage 1 on pipelinec_top (CPU Time 0h:00m:00s, Memory Used current: 126MB peak: 126MB)
Running optimization stage 2 on pipelinec_top .......
Finished optimization stage 2 on pipelinec_top (CPU Time 0h:00m:00s, Memory Used current: 126MB peak: 126MB)
Running optimization stage 2 on blink_0clk_a5a1cd4e .......
Finished optimization stage 2 on blink_0clk_a5a1cd4e (CPU Time 0h:00m:00s, Memory Used current: 126MB peak: 126MB)
Running optimization stage 2 on unary_op_not_uint1_t_0clk_de264c78 .......
Finished optimization stage 2 on unary_op_not_uint1_t_0clk_de264c78 (CPU Time 0h:00m:00s, Memory Used current: 126MB peak: 126MB)
Running optimization stage 2 on mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 .......
Finished optimization stage 2 on mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 (CPU Time 0h:00m:00s, Memory Used current: 126MB peak: 126MB)
Running optimization stage 2 on mux_uint1_t_uint25_t_uint25_t_0clk_de264c78 .......
Finished optimization stage 2 on mux_uint1_t_uint25_t_uint25_t_0clk_de264c78 (CPU Time 0h:00m:00s, Memory Used current: 126MB peak: 126MB)
Running optimization stage 2 on bin_op_plus_uint25_t_uint1_t_0clk_de264c78 .......
Finished optimization stage 2 on bin_op_plus_uint25_t_uint1_t_0clk_de264c78 (CPU Time 0h:00m:00s, Memory Used current: 126MB peak: 126MB)
Running optimization stage 2 on bin_op_eq_uint25_t_uint25_t_0clk_de264c78 .......
Finished optimization stage 2 on bin_op_eq_uint25_t_uint25_t_0clk_de264c78 (CPU Time 0h:00m:00s, Memory Used current: 126MB peak: 126MB)

For a summary of runtime per design unit, please see file:
==========================================================
@L: /home/user/FPGA/tools/PipelineC/ulx3s/3.build/build/project/synwork/layer0.duruntime



At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 126MB peak: 126MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Sep 14 15:13:03 2024

###########################################################]
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03L-SP1
Install: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase
OS: Ubuntu 22.04.4 LTS
Hostname: user-HP-ProBook-450-G5
max virtual memory: unlimited (bytes)
max user processes: 47101
max stack size: 8388608 (bytes)


Implementation : project
Synopsys Synopsys Netlist Linker, Version comp202303synp1, Build 155R, Built Aug 10 2023 09:58:08, @4875095

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Sep 14 15:13:03 2024

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: /home/user/FPGA/tools/PipelineC/ulx3s/3.build/build/project/synwork/project_project_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 33MB peak: 33MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Sep 14 15:13:03 2024

###########################################################]
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03L-SP1
Install: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase
OS: Ubuntu 22.04.4 LTS
Hostname: user-HP-ProBook-450-G5
max virtual memory: unlimited (bytes)
max user processes: 47101
max stack size: 8388608 (bytes)


Implementation : project
Synopsys Synopsys Netlist Linker, Version comp202303synp1, Build 155R, Built Aug 10 2023 09:58:08, @4875095

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Sep 14 15:13:04 2024

###########################################################]
Premap Report

# Sat Sep 14 15:13:05 2024


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03L-SP1
Install: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase
OS: Ubuntu 22.04.4 LTS
Hostname: user-HP-ProBook-450-G5
max virtual memory: unlimited (bytes)
max user processes: 47101
max stack size: 8388608 (bytes)


Implementation : project
Synopsys Lattice Technology Pre-mapping, Version map202303lat, Build 132R, Built Aug 31 2023 03:56:57, @4910518


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 212MB peak: 212MB)


Done reading skeleton netlist (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 225MB peak: 225MB)

@A: MF827 |No constraint file specified.
@L: /home/user/FPGA/tools/PipelineC/ulx3s/3.build/build/project/project_project_scck.rpt 
See clock summary report "/home/user/FPGA/tools/PipelineC/ulx3s/3.build/build/project/project_project_scck.rpt"
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 233MB peak: 233MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 233MB peak: 233MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 238MB peak: 238MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 240MB peak: 240MB)

NConnInternalConnection caching is on
@N: FX493 |Applying initial value "0" on instance led_mux_blink_c_l17_c3_f797_iffalse.
@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@N: FX493 |Applying initial value "0000000000000000000000000" on instance bin_op_eq_blink_c_l17_c6_5cdf_left[24:0].

Starting HSTDM IP insertion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 289MB peak: 289MB)


Finished HSTDM IP insertion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 289MB peak: 289MB)


Started DisTri Cleanup (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 289MB peak: 289MB)


Finished DisTri Cleanup (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 289MB peak: 289MB)


Starting clock optimization phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 289MB peak: 289MB)


mixed edge conversion for GCC is OFF

Finished clock optimization phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 289MB peak: 289MB)


Starting clock optimization report phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 289MB peak: 289MB)


Finished clock optimization report phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 289MB peak: 289MB)

@N: FX1184 |Applying syn_allowed_resources blockrams=208 on top level netlist pipelinec_top 

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 289MB peak: 289MB)



Clock Summary
******************

          Start                 Requested     Requested     Clock        Clock          Clock
Level     Clock                 Frequency     Period        Type         Group          Load 
---------------------------------------------------------------------------------------------
0 -       pipelinec_top|clk     200.0 MHz     5.000         inferred     (multiple)     26   
=============================================================================================



Clock Load Summary
***********************

                      Clock     Source        Clock Pin                                            Non-clock Pin     Non-clock Pin
Clock                 Load      Pin           Seq Example                                          Seq Example       Comb Example 
----------------------------------------------------------------------------------------------------------------------------------
pipelinec_top|clk     26        clk(port)     blink_inst.led_mux_blink_c_l17_c3_f797_iffalse.C     -                 -            
==================================================================================================================================

@W: MT529 :"/home/user/FPGA/tools/PipelineC/ulx3s/1.hw/top.v":62:2:62:7|Found inferred clock pipelinec_top|clk which controls 26 sequential elements including blink_inst.bin_op_eq_blink_c_l17_c6_5cdf_left[24]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 26 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================================ Non-Gated/Non-Generated Clocks =============================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                                  
-------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_0       clk                 port                   26         blink_inst.bin_op_eq_blink_c_l17_c6_5cdf_left[24]
=========================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######


Summary of user generated gated clocks:
0 user generated gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 289MB peak: 289MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 289MB peak: 289MB)


Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 289MB peak: 289MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 289MB peak: 289MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 14 15:13:06 2024

###########################################################]
Map & Optimize Report

# Sat Sep 14 15:13:06 2024


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03L-SP1
Install: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase
OS: Ubuntu 22.04.4 LTS
Hostname: user-HP-ProBook-450-G5
max virtual memory: unlimited (bytes)
max user processes: 47101
max stack size: 8388608 (bytes)


Implementation : project
Synopsys Lattice Technology Mapper, Version map202303lat, Build 132R, Built Aug 31 2023 03:56:57, @4910518


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 212MB peak: 212MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 224MB peak: 224MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 224MB peak: 224MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 228MB peak: 228MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 238MB peak: 238MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 287MB peak: 287MB)


Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 287MB peak: 287MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 287MB peak: 287MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 287MB peak: 287MB)

NConnInternalConnection caching is on

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 288MB peak: 288MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 288MB peak: 288MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 288MB peak: 288MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 288MB peak: 288MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 288MB peak: 288MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 288MB peak: 288MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     1.76ns		  34 /        26

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 288MB peak: 288MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 288MB peak: 288MB)


Starting CDBProcessSetClockGroups... (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 288MB peak: 288MB)


Finished with CDBProcessSetClockGroups (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 288MB peak: 288MB)


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 288MB peak: 288MB)

Writing Analyst data base /home/user/FPGA/tools/PipelineC/ulx3s/3.build/build/project/synwork/project_project_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 288MB peak: 288MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: /home/user/FPGA/tools/PipelineC/ulx3s/3.build/build/project/project_project.edi
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 296MB peak: 296MB)


Finished Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 296MB peak: 296MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 296MB peak: 296MB)

@W: MT420 |Found inferred clock pipelinec_top|clk with period 5.00ns. Please declare a user-defined clock on port clk.


##### START OF TIMING REPORT #####[
# Timing report written on Sat Sep 14 15:13:08 2024
#


Top view:               pipelinec_top
Requested Frequency:    200.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 1.968

                      Requested     Estimated     Requested     Estimated               Clock        Clock     
Starting Clock        Frequency     Frequency     Period        Period        Slack     Type         Group     
---------------------------------------------------------------------------------------------------------------
pipelinec_top|clk     200.0 MHz     329.9 MHz     5.000         3.031         1.968     inferred     (multiple)
===============================================================================================================





Clock Relationships
*******************

Clocks                                |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------
Starting           Ending             |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------
pipelinec_top|clk  pipelinec_top|clk  |  5.000       1.969  |  No paths    -      |  No paths    -      |  No paths    -    
============================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: pipelinec_top|clk
====================================



Starting Points with Worst Slack
********************************

                                                     Starting                                                                            Arrival          
Instance                                             Reference             Type        Pin     Net                                       Time        Slack
                                                     Clock                                                                                                
----------------------------------------------------------------------------------------------------------------------------------------------------------
blink_inst.bin_op_eq_blink_c_l17_c6_5cdf_left[0]     pipelinec_top|clk     FD1S3AX     Q       bin_op_eq_blink_c_l17_c6_5cdf_left[0]     0.955       1.968
blink_inst.bin_op_eq_blink_c_l17_c6_5cdf_left[1]     pipelinec_top|clk     FD1S3AX     Q       bin_op_eq_blink_c_l17_c6_5cdf_left[1]     0.907       2.078
blink_inst.bin_op_eq_blink_c_l17_c6_5cdf_left[2]     pipelinec_top|clk     FD1S3AX     Q       bin_op_eq_blink_c_l17_c6_5cdf_left[2]     0.907       2.078
blink_inst.bin_op_eq_blink_c_l17_c6_5cdf_left[3]     pipelinec_top|clk     FD1S3AX     Q       bin_op_eq_blink_c_l17_c6_5cdf_left[3]     0.907       2.139
blink_inst.bin_op_eq_blink_c_l17_c6_5cdf_left[4]     pipelinec_top|clk     FD1S3AX     Q       bin_op_eq_blink_c_l17_c6_5cdf_left[4]     0.907       2.139
blink_inst.bin_op_eq_blink_c_l17_c6_5cdf_left[5]     pipelinec_top|clk     FD1S3AX     Q       bin_op_eq_blink_c_l17_c6_5cdf_left[5]     0.907       2.200
blink_inst.bin_op_eq_blink_c_l17_c6_5cdf_left[6]     pipelinec_top|clk     FD1S3AX     Q       bin_op_eq_blink_c_l17_c6_5cdf_left[6]     0.907       2.200
blink_inst.bin_op_eq_blink_c_l17_c6_5cdf_left[7]     pipelinec_top|clk     FD1S3AX     Q       bin_op_eq_blink_c_l17_c6_5cdf_left[7]     0.907       2.260
blink_inst.bin_op_eq_blink_c_l17_c6_5cdf_left[8]     pipelinec_top|clk     FD1S3AX     Q       bin_op_eq_blink_c_l17_c6_5cdf_left[8]     0.907       2.260
blink_inst.bin_op_eq_blink_c_l17_c6_5cdf_left[9]     pipelinec_top|clk     FD1S3AX     Q       bin_op_eq_blink_c_l17_c6_5cdf_left[9]     0.907       2.321
==========================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                      Starting                                                           Required          
Instance                                              Reference             Type        Pin     Net                      Time         Slack
                                                      Clock                                                                                
-------------------------------------------------------------------------------------------------------------------------------------------
blink_inst.bin_op_eq_blink_c_l17_c6_5cdf_left[23]     pipelinec_top|clk     FD1S3AX     D       reg_comb_counter[23]     4.946        1.968
blink_inst.bin_op_eq_blink_c_l17_c6_5cdf_left[24]     pipelinec_top|clk     FD1S3AX     D       reg_comb_counter[24]     4.946        1.968
blink_inst.bin_op_eq_blink_c_l17_c6_5cdf_left[21]     pipelinec_top|clk     FD1S3AX     D       reg_comb_counter[21]     4.946        2.030
blink_inst.bin_op_eq_blink_c_l17_c6_5cdf_left[22]     pipelinec_top|clk     FD1S3AX     D       reg_comb_counter[22]     4.946        2.030
blink_inst.bin_op_eq_blink_c_l17_c6_5cdf_left[19]     pipelinec_top|clk     FD1S3AX     D       reg_comb_counter[19]     4.946        2.091
blink_inst.bin_op_eq_blink_c_l17_c6_5cdf_left[20]     pipelinec_top|clk     FD1S3AX     D       reg_comb_counter[20]     4.946        2.091
blink_inst.bin_op_eq_blink_c_l17_c6_5cdf_left[17]     pipelinec_top|clk     FD1S3AX     D       reg_comb_counter[17]     4.946        2.151
blink_inst.bin_op_eq_blink_c_l17_c6_5cdf_left[18]     pipelinec_top|clk     FD1S3AX     D       reg_comb_counter[18]     4.946        2.151
blink_inst.bin_op_eq_blink_c_l17_c6_5cdf_left[15]     pipelinec_top|clk     FD1S3AX     D       reg_comb_counter[15]     4.946        2.212
blink_inst.bin_op_eq_blink_c_l17_c6_5cdf_left[16]     pipelinec_top|clk     FD1S3AX     D       reg_comb_counter[16]     4.946        2.212
===========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.946

    - Propagation time:                      2.978
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     1.968

    Number of logic level(s):                14
    Starting point:                          blink_inst.bin_op_eq_blink_c_l17_c6_5cdf_left[0] / Q
    Ending point:                            blink_inst.bin_op_eq_blink_c_l17_c6_5cdf_left[24] / D
    The start point is clocked by            pipelinec_top|clk [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            pipelinec_top|clk [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
blink_inst.bin_op_eq_blink_c_l17_c6_5cdf_left[0]                      FD1S3AX      Q        Out     0.955     0.955 r     -         
bin_op_eq_blink_c_l17_c6_5cdf_left[0]                                 Net          -        -       -         -           3         
blink_inst.bin_op_plus_blink_c_l26_c5_29f1.return_output_cry_0_0      CCU2C        A1       In      0.000     0.955 r     -         
blink_inst.bin_op_plus_blink_c_l26_c5_29f1.return_output_cry_0_0      CCU2C        COUT     Out     0.900     1.855 r     -         
return_output_cry_0                                                   Net          -        -       -         -           1         
blink_inst.bin_op_plus_blink_c_l26_c5_29f1.return_output_cry_1_0      CCU2C        CIN      In      0.000     1.855 r     -         
blink_inst.bin_op_plus_blink_c_l26_c5_29f1.return_output_cry_1_0      CCU2C        COUT     Out     0.061     1.916 r     -         
return_output_cry_2                                                   Net          -        -       -         -           1         
blink_inst.bin_op_plus_blink_c_l26_c5_29f1.return_output_cry_3_0      CCU2C        CIN      In      0.000     1.916 r     -         
blink_inst.bin_op_plus_blink_c_l26_c5_29f1.return_output_cry_3_0      CCU2C        COUT     Out     0.061     1.977 r     -         
return_output_cry_4                                                   Net          -        -       -         -           1         
blink_inst.bin_op_plus_blink_c_l26_c5_29f1.return_output_cry_5_0      CCU2C        CIN      In      0.000     1.977 r     -         
blink_inst.bin_op_plus_blink_c_l26_c5_29f1.return_output_cry_5_0      CCU2C        COUT     Out     0.061     2.038 r     -         
return_output_cry_6                                                   Net          -        -       -         -           1         
blink_inst.bin_op_plus_blink_c_l26_c5_29f1.return_output_cry_7_0      CCU2C        CIN      In      0.000     2.038 r     -         
blink_inst.bin_op_plus_blink_c_l26_c5_29f1.return_output_cry_7_0      CCU2C        COUT     Out     0.061     2.099 r     -         
return_output_cry_8                                                   Net          -        -       -         -           1         
blink_inst.bin_op_plus_blink_c_l26_c5_29f1.return_output_cry_9_0      CCU2C        CIN      In      0.000     2.099 r     -         
blink_inst.bin_op_plus_blink_c_l26_c5_29f1.return_output_cry_9_0      CCU2C        COUT     Out     0.061     2.160 r     -         
return_output_cry_10                                                  Net          -        -       -         -           1         
blink_inst.bin_op_plus_blink_c_l26_c5_29f1.return_output_cry_11_0     CCU2C        CIN      In      0.000     2.160 r     -         
blink_inst.bin_op_plus_blink_c_l26_c5_29f1.return_output_cry_11_0     CCU2C        COUT     Out     0.061     2.221 r     -         
return_output_cry_12                                                  Net          -        -       -         -           1         
blink_inst.bin_op_plus_blink_c_l26_c5_29f1.return_output_cry_13_0     CCU2C        CIN      In      0.000     2.221 r     -         
blink_inst.bin_op_plus_blink_c_l26_c5_29f1.return_output_cry_13_0     CCU2C        COUT     Out     0.061     2.282 r     -         
return_output_cry_14                                                  Net          -        -       -         -           1         
blink_inst.bin_op_plus_blink_c_l26_c5_29f1.return_output_cry_15_0     CCU2C        CIN      In      0.000     2.282 r     -         
blink_inst.bin_op_plus_blink_c_l26_c5_29f1.return_output_cry_15_0     CCU2C        COUT     Out     0.061     2.343 r     -         
return_output_cry_16                                                  Net          -        -       -         -           1         
blink_inst.bin_op_plus_blink_c_l26_c5_29f1.return_output_cry_17_0     CCU2C        CIN      In      0.000     2.343 r     -         
blink_inst.bin_op_plus_blink_c_l26_c5_29f1.return_output_cry_17_0     CCU2C        COUT     Out     0.061     2.404 r     -         
return_output_cry_18                                                  Net          -        -       -         -           1         
blink_inst.bin_op_plus_blink_c_l26_c5_29f1.return_output_cry_19_0     CCU2C        CIN      In      0.000     2.404 r     -         
blink_inst.bin_op_plus_blink_c_l26_c5_29f1.return_output_cry_19_0     CCU2C        COUT     Out     0.061     2.465 r     -         
return_output_cry_20                                                  Net          -        -       -         -           1         
blink_inst.bin_op_plus_blink_c_l26_c5_29f1.return_output_cry_21_0     CCU2C        CIN      In      0.000     2.465 r     -         
blink_inst.bin_op_plus_blink_c_l26_c5_29f1.return_output_cry_21_0     CCU2C        COUT     Out     0.061     2.526 r     -         
return_output_cry_22                                                  Net          -        -       -         -           1         
blink_inst.bin_op_plus_blink_c_l26_c5_29f1.return_output_cry_23_0     CCU2C        CIN      In      0.000     2.526 r     -         
blink_inst.bin_op_plus_blink_c_l26_c5_29f1.return_output_cry_23_0     CCU2C        S1       Out     0.272     2.797 r     -         
bin_op_plus_blink_c_l26_c5_29f1_return_output[24]                     Net          -        -       -         -           1         
blink_inst.counter_mux_blink_c_l17_c3_f797.return_output[24]          ORCALUT4     D        In      0.000     2.797 r     -         
blink_inst.counter_mux_blink_c_l17_c3_f797.return_output[24]          ORCALUT4     Z        Out     0.180     2.978 r     -         
reg_comb_counter[24]                                                  Net          -        -       -         -           1         
blink_inst.bin_op_eq_blink_c_l17_c6_5cdf_left[24]                     FD1S3AX      D        In      0.000     2.978 r     -         
====================================================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 296MB peak: 296MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 296MB peak: 296MB)

---------------------------------------
Resource Usage Report
Part: lfe5u_85f-6

Register bits: 26 of 83640 (0%)
PIC Latch:       0
I/O cells:       2


Details:
CCU2C:          13
FD1S3AX:        26
GSR:            1
IB:             1
OB:             1
ORCALUT4:       34
PUR:            1
VHI:            6
VLO:            6
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 296MB peak: 296MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Sat Sep 14 15:13:08 2024

###########################################################]


Synthesis exit by 0.

edif2ngd  -l "ECP5U" -d LFE5U-85F -path "/home/user/FPGA/tools/PipelineC/ulx3s/3.build/build/project" -path "/home/user/FPGA/tools/PipelineC/ulx3s/3.build/build"   "/home/user/FPGA/tools/PipelineC/ulx3s/3.build/build/project/project_project.edi" "project_project.ngo"   
edif2ngd:  version Diamond (64-bit) 3.13.0.56.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.
Writing the design to project_project.ngo...

Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 31 MB


ngdbuild  -a "ECP5U" -d LFE5U-85F  -p "/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/sa5p00/data"  -p "/home/user/FPGA/tools/PipelineC/ulx3s/3.build/build/project" -p "/home/user/FPGA/tools/PipelineC/ulx3s/3.build/build"  "project_project.ngo" "project_project.ngd"  	
ngdbuild:  version Diamond (64-bit) 3.13.0.56.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.
Reading 'project_project.ngo' ...
Loading NGL library '/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/sa5p00/data/sa5plib.ngl'...
Loading NGL library '/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library '/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

DRC complete with no errors or warnings

Design Results:
     88 blocks expanded
Complete the first expansion.
Writing 'project_project.ngd' ...
Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 69 MB


map -a "ECP5U" -p LFE5U-85F -t CABGA381 -s 6 -oc Commercial   "project_project.ngd" -o "project_project_map.ncd" -pr "project_project.prf" -mp "project_project.mrp" -lpf "/home/user/FPGA/tools/PipelineC/ulx3s/3.build/build/project/project_project_synplify.lpf" -lpf "/home/user/FPGA/tools/PipelineC/ulx3s/1.hw/constraints/top.lpf"             
map:  version Diamond (64-bit) 3.13.0.56.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: project_project.ngd
   Picdevice="LFE5U-85F"

   Pictype="CABGA381"

   Picspeed=6

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LFE5U-85FCABGA381, Performance used: 6.

Loading device for application map from file 'sa5p85.nph' in environment: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.37.

Running general design DRC...

Removing unused logic...

Optimizing...




Design Summary:
   Number of registers:     26 out of 84255 (0%)
      PFU registers:           26 out of 83640 (0%)
      PIO registers:            0 out of   615 (0%)
   Number of SLICEs:        30 out of 41820 (0%)
      SLICEs as Logic/ROM:     30 out of 41820 (0%)
      SLICEs as RAM:            0 out of 31365 (0%)
      SLICEs as Carry:         13 out of 41820 (0%)
   Number of LUT4s:         60 out of 83640 (0%)
      Number used as logic LUTs:         34
      Number used as distributed RAM:     0
      Number used as ripple logic:       26
      Number used as shift registers:     0
   Number of PIO sites used: 2 out of 205 (1%)
   Number of block RAMs:  0 out of 208 (0%)
   Number of GSRs:  0 out of 1 (0%)
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   DTR used :   No
   Number of Dynamic Bank Controller (BCINRD):  0 out of 4 (0%)
   Number of Dynamic Bank Controller (BCLVDSOB):  0 out of 4 (0%)
   Number of DCC:  0 out of 60 (0%)
   Number of DCS:  0 out of 2 (0%)
   Number of PLLs:  0 out of 4 (0%)
   Number of DDRDLLs:  0 out of 4 (0%)
   Number of CLKDIV:  0 out of 4 (0%)
   Number of ECLKSYNC:  0 out of 10 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.

   Number Of Mapped DSP Components:
   --------------------------------
   MULT18X18D          0
   MULT9X9D            0
   ALU54B              0
   ALU24B              0
   PRADD18A            0
   PRADD9A             0
   --------------------------------
   Number of Used DSP MULT Sites:  0 out of 312 (0 %)
   Number of Used DSP ALU Sites:  0 out of 156 (0 %)
   Number of Used DSP PRADD Sites:  0 out of 312 (0 %)
   Number of clocks:  1
     Net clk_c: 14 loads, 14 rising, 0 falling (Driver: PIO clk )
   Number of Clock Enables:  0
   Number of LSRs:  0
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net blink_inst/return_output_NE_17: 26 loads
     Net blink_inst/return_output_NE_18: 26 loads
     Net blink_inst/return_output_NE_22: 26 loads
     Net blink_inst/bin_op_eq_blink_c_l17_c6_5cdf_left[0]: 3 loads
     Net blink_inst/bin_op_eq_blink_c_l17_c6_5cdf_left[1]: 2 loads
     Net blink_inst/bin_op_eq_blink_c_l17_c6_5cdf_left[23]: 2 loads
     Net blink_inst/bin_op_eq_blink_c_l17_c6_5cdf_left[24]: 2 loads
     Net blink_inst/bin_op_eq_blink_c_l17_c6_5cdf_left[2]: 2 loads
     Net blink_inst/bin_op_eq_blink_c_l17_c6_5cdf_left[3]: 2 loads
     Net led_c: 2 loads
 

   Number of warnings:  0
   Number of errors:    0



Total CPU Time: 2 secs  
Total REAL Time: 2 secs  
Peak Memory Usage: 451 MB

Dumping design to file project_project_map.ncd.

mpartrce -p "project_project.p2t" -f "project_project.p3t" -tf "project_project.pt" "project_project_map.ncd" "project_project.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "project_project_map.ncd"
Sat Sep 14 15:13:12 2024

PAR: Place And Route Diamond (64-bit) 3.13.0.56.2.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -exp parUseNBR=1:parCDP=auto:parCDR=1:parPathBased=OFF:parASE=1:par_low_skew_clock_net=0 project_project_map.ncd project_project.dir/5_1.ncd project_project.prf
Preference file: project_project.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file project_project_map.ncd.
Design name: pipelinec_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-85F
Package:     CABGA381
Performance: 6
Loading device for application par from file 'sa5p85.nph' in environment: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.37.
Performance Hardware Data Status:   Final          Version 55.1.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)       2/365          <1% used
                      2/205           0% bonded

   SLICE             30/41820        <1% used



Number of Signals: 97
Number of Connections: 212

Pin Constraint Summary:
   2 out of 2 pins locked (100% locked).

The following 1 signal is selected to use the primary clock routing resources:
    clk_c (driver: clk, clk/ce/sr load #: 14/0/0)


No signal is selected as Global Set/Reset.
Starting Placer Phase 0.

Finished Placer Phase 0.  REAL time: 7 secs 

Starting Placer Phase 1.
.................
Placer score = 9686.
Finished Placer Phase 1.  REAL time: 10 secs 

Starting Placer Phase 2.
.
Placer score =  9686
Finished Placer Phase 2.  REAL time: 10 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 1 out of 12 (8%)
  GR_PCLK    : 0 out of 12 (0%)
  PLL        : 0 out of 4 (0%)
  DCS        : 0 out of 2 (0%)
  DCC        : 0 out of 60 (0%)
  CLKDIV     : 0 out of 4 (0%)

Quadrant TL Clocks:
  PRIMARY "clk_c" from comp "clk" on CLK_PIN site "G2 (PL47A)", CLK/CE/SR load = 14

  PRIMARY  : 1 out of 16 (6%)

Quadrant TR Clocks:

  PRIMARY  : 0 out of 16 (0%)

Quadrant BL Clocks:

  PRIMARY  : 0 out of 16 (0%)

Quadrant BR Clocks:

  PRIMARY  : 0 out of 16 (0%)

Edge Clocks:

  No edge clock selected.


--------------- End of Clock Report ---------------


+
I/O Usage Summary (final):
   2 out of 365 (0.5%) PIO sites used.
   2 out of 205 (1.0%) bonded PIO sites used.
   Number of PIO comps: 2; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+---------------+------------+------------+------------+
| I/O Bank | Usage         | Bank Vccio | Bank Vref1 | Bank Vref2 |
+----------+---------------+------------+------------+------------+
| 0        | 0 / 27 (  0%) | -          | -          | -          |
| 1        | 0 / 33 (  0%) | -          | -          | -          |
| 2        | 0 / 34 (  0%) | -          | -          | -          |
| 3        | 0 / 33 (  0%) | -          | -          | -          |
| 6        | 1 / 33 (  3%) | 3.3V       | -          | -          |
| 7        | 1 / 32 (  3%) | 3.3V       | -          | -          |
| 8        | 0 / 13 (  0%) | -          | -          | -          |
+----------+---------------+------------+------------+------------+

Total placer CPU time: 10 secs 

Dumping design to file project_project.dir/5_1.ncd.

0 connections routed; 212 unrouted.
Starting router resource preassignment

Completed router resource preassignment. Real time: 26 secs 

Start NBR router at Sat Sep 14 15:13:38 CEST 2024

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at Sat Sep 14 15:13:38 CEST 2024

Start NBR section for initial routing at Sat Sep 14 15:13:38 CEST 2024
Level 4, iteration 1
7(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 35.779ns/0.000ns; real time: 27 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at Sat Sep 14 15:13:39 CEST 2024
Level 4, iteration 1
2(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 35.779ns/0.000ns; real time: 27 secs 
Level 4, iteration 2
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 35.779ns/0.000ns; real time: 27 secs 
Level 4, iteration 3
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 35.771ns/0.000ns; real time: 27 secs 

Start NBR section for setup/hold timing optimization with effort level 3 at Sat Sep 14 15:13:39 CEST 2024

Start NBR section for re-routing at Sat Sep 14 15:13:40 CEST 2024
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 35.771ns/0.000ns; real time: 28 secs 

Start NBR section for post-routing at Sat Sep 14 15:13:40 CEST 2024

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack<setup> : 35.771ns
  Timing score<setup> : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



Total CPU time 29 secs 
Total REAL time: 29 secs 
Completely routed.
End of route.  212 routed (100.00%); 0 unrouted.

Hold time timing score: 0, hold timing errors: 0

Timing score: 0 

Dumping design to file project_project.dir/5_1.ncd.


PAR_SUMMARY::Run status = Completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = 35.771
PAR_SUMMARY::Timing score<setup/<ns>> = 0.000
PAR_SUMMARY::Worst  slack<hold /<ns>> = 0.179
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 30 secs 
Total REAL time to completion: 30 secs 

par done!

Note: user must run 'Trace' for timing closure signoff.

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

trce -f "project_project.pt" -o "project_project.twr" "project_project.ncd" "project_project.prf"
trce:  version Diamond (64-bit) 3.13.0.56.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file project_project.ncd.
Design name: pipelinec_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-85F
Package:     CABGA381
Performance: 6
Loading device for application trce from file 'sa5p85.nph' in environment: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.37.
Performance Hardware Data Status:   Final          Version 55.1.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.13.0.56.2
Sat Sep 14 15:13:48 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o project_project.twr project_project.ncd project_project.prf 
Design file:     project_project.ncd
Preference file: project_project.prf
Device,speed:    LFE5U-85F,6
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 976 paths, 1 nets, and 211 connections (99.53% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.13.0.56.2
Sat Sep 14 15:13:48 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o project_project.twr project_project.ncd project_project.prf 
Design file:     project_project.ncd
Preference file: project_project.prf
Device,speed:    LFE5U-85F,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 976 paths, 1 nets, and 211 connections (99.53% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total CPU Time: 3 secs 
Total REAL Time: 3 secs 
Peak Memory Usage: 483 MB


tmcheck -par "project_project.par" 

bitgen -w "project_project.ncd" -f "project_project.t2b" -e -s "/home/user/FPGA/tools/PipelineC/ulx3s/3.build/build/project.sec" -k "/home/user/FPGA/tools/PipelineC/ulx3s/3.build/build/project.bek" "project_project.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.13.0.56.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file project_project.ncd.
Design name: pipelinec_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-85F
Package:     CABGA381
Performance: 6
Loading device for application Bitgen from file 'sa5p85.nph' in environment: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.37.
Performance Hardware Data Status:   Final          Version 55.1.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from project_project.prf.
INFO -  SW_XO3D_SECURITY_ENCRYPTION *NOT* controlled by sa5p00.acd ###
INFO -  SW_XO3D_SECURITY_ENCRYPTION license_securityIP OK

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                        CfgMode  |                      Disable**  |
+---------------------------------+---------------------------------+
|                        DONE_EX  |                          OFF**  |
+---------------------------------+---------------------------------+
|                        DONE_OD  |                           ON**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                          2.4**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                    CONFIG_MODE  |                         JTAG**  |
+---------------------------------+---------------------------------+
|                        WAKE_UP  |                           21**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                          OFF**  |
+---------------------------------+---------------------------------+
|                             ES  |                           No**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
|                     DisableUES  |                        FALSE**  |
+---------------------------------+---------------------------------+
|            SLAVE_PARALLEL_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                      DONE_PULL  |                           ON**  |
+---------------------------------+---------------------------------+
|               CONFIG_IOVOLTAGE  |                          2.5**  |
+---------------------------------+---------------------------------+
|                        TRANSFR  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 10.27.
 
Saving bit stream in "project_project.bit".
Total CPU Time: 18 secs 
Total REAL Time: 18 secs 
Peak Memory Usage: 798 MB
