/**
  *********************************************************************************
  *
  * @file    ald_timer.h
  * @brief   TIMER module driver.
  *	     This is the common part of the TIMER initialization
  *
  * @version V1.0
  * @date    06 Nov 2017
  * @author  AE Team
  * @note
  *
  * Copyright (C) Shanghai Eastsoft Microelectronics Co. Ltd. All rights reserved.
  *
  *********************************************************************************
  */

#ifndef __ALD_TIMER_H__
#define __ALD_TIMER_H__

#ifdef __cplusplus
extern "C" {
#endif

#include "utils.h"
#include "ald_dma.h"

/** @addtogroup ES32FXXX_ALD
  * @{
  */

/** @addtogroup TIMER
  * @{
  */

/** @defgroup TIMER_Public_Types TIMER Public Types
  * @{
  */

/**
  * @brief TIMER counter mode
  */
typedef enum
{
    TIMER_CNT_MODE_UP      = 0,	/**< Counter mode up */
    TIMER_CNT_MODE_DOWN    = 1,	/**< Counter mode down */
    TIMER_CNT_MODE_CENTER1 = 2,	/**< Counter mode center1 */
    TIMER_CNT_MODE_CENTER2 = 3,	/**< Counter mode center2 */
    TIMER_CNT_MODE_CENTER3 = 4,	/**< Counter mode center3 */
} timer_cnt_mode_t;

/**
  * @brief TIMER clock division
  */
typedef enum
{
    TIMER_CLOCK_DIV1 = 0,	/**< No prescaler is used */
    TIMER_CLOCK_DIV2 = 1,	/** Clock is divided by 2 */
    TIMER_CLOCK_DIV4 = 2,	/** Clock is divided by 4 */
} timer_clock_division_t;

/**
  * @brief TIMER output compare and PWM modes
  */
typedef enum
{
    TIMER_OC_MODE_TIMERING       = 0,	/**< Output compare mode is timering */
    TIMER_OC_MODE_ACTIVE         = 1,	/**< Output compare mode is active */
    TIMER_OC_MODE_INACTIVE       = 2,	/**< Output compare mode is inactive */
    TIMER_OC_MODE_TOGGLE         = 3,	/**< Output compare mode is toggle */
    TIMER_OC_MODE_FORCE_INACTIVE = 4,	/**< Output compare mode is force inactive */
    TIMER_OC_MODE_FORCE_ACTIVE   = 5,	/**< Output compare mode is force active */
    TIMER_OC_MODE_PWM1           = 6,	/**< Output compare mode is pwm1 */
    TIMER_OC_MODE_PWM2           = 7,	/**< Output compare mode is pwm2 */
} timer_oc_mode_t;

/**
  * @brief TIMER output compare polarity
  */
typedef enum
{
    TIMER_OC_POLARITY_HIGH = 0,	/**< Output compare polarity is high */
    TIMER_OC_POLARITY_LOW  = 1,	/**< Output compare polarity is low */
} timer_oc_polarity_t;

/**
  * @brief TIMER complementary output compare polarity
  */
typedef enum
{
    TIMER_OCN_POLARITY_HIGH = 0,	/**< Complementary output compare polarity is high */
    TIMER_OCN_POLARITY_LOW  = 1,	/**< Complementary output compare polarity is low */
} timer_ocn_polarity_t;

/**
  * @brief TIMER output compare idle state
  */
typedef enum
{
    TIMER_OC_IDLE_RESET = 0,	/**< Output compare idle state is reset */
    TIMER_OC_IDLE_SET   = 1,	/**< Output compare idle state is set */
} timer_oc_idle_t;

/**
  * @brief TIMER complementary output compare idle state
  */
typedef enum
{
    TIMER_OCN_IDLE_RESET = 0,	/**< Complementary output compare idle state is reset */
    TIMER_OCN_IDLE_SET   = 1,	/**< Complementary output compare idle state is set */
} timer_ocn_idle_t;

/**
  * @brief TIMER channel
  */
typedef enum
{
    TIMER_CHANNEL_1   = 0,		/**< Channel 1 */
    TIMER_CHANNEL_2   = 1,		/**< Channel 2 */
    TIMER_CHANNEL_3   = 2,		/**< Channel 3 */
    TIMER_CHANNEL_4   = 4,		/**< Channel 4 */
    TIMER_CHANNEL_ALL = 0xF,	/**< All channel */
} timer_channel_t;

/**
  * @brief TIMER one pulse mode
  */
typedef enum
{
    TIMER_OP_MODE_REPEAT = 0,	/**< Repetitive */
    TIMER_OP_MODE_SINGLE = 1,	/**< single */
} timer_op_mode_t;

/**
  * @brief TIMER one pulse output channel
  */
typedef enum
{
    TIMER_OP_OUTPUT_CHANNEL_1 = 0,	/**< One pulse output channal 1 */
    TIMER_OP_OUTPUT_CHANNEL_2 = 1,	/**< One pulse output channal 2 */
} timer_op_output_channel_t;

/**
  * @brief  TIMER time base configuration structure definition
  */
typedef struct
{
    uint32_t prescaler;		/**< Specifies the prescaler value used to divide the TIMER clock. */
    timer_cnt_mode_t mode;		/**< Specifies the counter mode. */
    uint32_t period;		/**< Specifies the period value to be loaded into ARR at the next update event. */
    timer_clock_division_t clk_div;	/**< Specifies the clock division.*/
    uint32_t re_cnt;		/**< Specifies the repetition counter value. */
} timer_base_init_t;

/**
  * @brief  TIMER output compare configuration structure definition
  */
typedef struct
{
    timer_oc_mode_t oc_mode;		/**< Specifies the TIMER mode. */
    uint32_t pulse;				/**< Specifies the pulse value to be loaded into the Capture Compare Register. */
    timer_oc_polarity_t oc_polarity;	/**< Specifies the output polarity. */
    timer_ocn_polarity_t ocn_polarity;	/**< Specifies the complementary output polarity. */
    type_func_t oc_fast_en;			/**< Specifies the Fast mode state. */
    timer_oc_idle_t oc_idle;		/**< Specifies the TIMER Output Compare pin state during Idle state. */
    timer_ocn_idle_t ocn_idle;		/**< Specifies the TIMER Output Compare pin state during Idle state. */
} timer_oc_init_t;

/**
  * @brief State structures definition
  */
typedef enum
{
    TIMER_STATE_RESET     = 0x00,	/**< Peripheral not yet initialized or disabled */
    TIMER_STATE_READY     = 0x01,	/**< Peripheral Initialized and ready for use */
    TIMER_STATE_BUSY      = 0x02,	/**< An internal process is ongoing */
    TIMER_STATE_TIMEREOUT = 0x03,	/**< Timeout state */
    TIMER_STATE_ERROR     = 0x04,	/**< Reception process is ongoing */
} timer_state_t;

/**
  * @brief Active channel structures definition
  */
typedef enum
{
    TIMER_ACTIVE_CHANNEL_1       = 0x01,	/**< The active channel is 1 */
    TIMER_ACTIVE_CHANNEL_2       = 0x02,	/**< The active channel is 2 */
    TIMER_ACTIVE_CHANNEL_3       = 0x04,	/**< The active channel is 3 */
    TIMER_ACTIVE_CHANNEL_4       = 0x08,	/**< The active channel is 4 */
    TIMER_ACTIVE_CHANNEL_CLEARED = 0x00,	/**< All active channels cleared */
} timer_active_channel_t;

/**
  * @brief  TIMER time base handle structure definition
  */
typedef struct timer_handle_s
{
    TIMER_TypeDef *perh;		/**< Register base address */
    timer_base_init_t init;		/**< TIMER Time Base required parameters */
    timer_active_channel_t ch;	/**< Active channel */
    lock_state_t lock;		/**< Locking object */
    timer_state_t state;		/**< TIMER operation state */

    void (*period_elapse_cbk)(struct timer_handle_s *arg);		/**< Period elapse callback */
    void (*delay_elapse_cbk)(struct timer_handle_s *arg);		/**< Delay_elapse callback */
    void (*capture_cbk)(struct timer_handle_s *arg);		/**< Capture callback */
    void (*pwm_pulse_finish_cbk)(struct timer_handle_s *arg);	/**< PWM_pulse_finish callback */
    void (*trigger_cbk)(struct timer_handle_s *arg);		/**< Trigger callback */
    void (*break_cbk)(struct timer_handle_s *arg);			/**< Break callback */
    void (*com_cbk)(struct timer_handle_s *arg);			/**< commutation callback */
    void (*error_cbk)(struct timer_handle_s *arg);			/**< Error callback */
} timer_handle_t;


/**
  * @brief TIMER encoder mode
  */
typedef enum
{
    TIMER_ENC_MODE_TI1  = 1,	/**< encoder mode 1 */
    TIMER_ENC_MODE_TI2  = 2,	/**< encoder mode 2 */
    TIMER_ENC_MODE_TI12 = 3,	/**< encoder mode 3 */
} timer_encoder_mode_t;

/**
  * @brief TIMER input capture polarity
  */
typedef enum
{
    TIMER_IC_POLARITY_RISE = 0,	/**< Input capture polarity rising */
    TIMER_IC_POLARITY_FALL = 1,	/**< Input capture polarity falling */
} timer_ic_polarity_t;

/**
  *@brief TIMER input capture selection
  */
typedef enum
{
    TIMER_IC_SEL_DIRECT   = 1,	/**< IC1 -- TI1 */
    TIMER_IC_SEL_INDIRECT = 2,	/**< IC1 -- TI2 */
    TIMER_IC_SEL_TRC      = 3,	/**< IC1 -- TRC */
} timer_ic_select_t;

/**
  * @brief TIMER input capture prescaler
  */
typedef enum
{
    TIMER_IC_PSC_DIV1 = 0,	/**< Capture performed once every 1 events */
    TIMER_IC_PSC_DIV2 = 1,	/**< Capture performed once every 2 events */
    TIMER_IC_PSC_DIV4 = 2,	/**< Capture performed once every 4 events */
    TIMER_IC_PSC_DIV8 = 3,	/**< Capture performed once every 4 events */
} timer_ic_prescaler_t;

/**
  * @brief TIMER encoder configuration structure definition
  */
typedef struct
{
    timer_encoder_mode_t mode;		/**< Specifies the encoder mode */
    timer_ic_polarity_t ic1_polarity;	/**< Specifies the active edge of the input signal */
    timer_ic_select_t ic1_sel;		/**< Specifies the input */
    timer_ic_prescaler_t ic1_psc;		/**< Specifies the Input Capture Prescaler */
    uint32_t ic1_filter;			/**< Specifies the input capture filter */
    timer_ic_polarity_t ic2_polarity;	/**< Specifies the active edge of the input signal */
    timer_ic_select_t ic2_sel;		/**< Specifies the input */
    timer_ic_prescaler_t ic2_psc;		/**< Specifies the Input Capture Prescaler */
    uint32_t ic2_filter;			/**< Specifies the input capture filter */
} timer_encoder_init_t;

/**
  * @brief  TIMER input capture configuration structure definition
  */
typedef struct
{
    timer_ic_polarity_t polarity;	/**< Specifies the active edge of the input signal */
    timer_ic_select_t sel;		/**< Specifies the input */
    timer_ic_prescaler_t psc;	/**< Specifies the Input Capture Prescaler */
    uint32_t filter;		/**< Specifies the input capture filter */
} timer_ic_init_t;

/**
  * @brief  TIMER one pulse mode configuration structure definition
  */
typedef struct
{
    timer_oc_mode_t mode;			/**< Specifies the TIMER mode */
    uint16_t pulse;				/**< Specifies the pulse value */
    timer_oc_polarity_t oc_polarity;	/**< Specifies the output polarity */
    timer_ocn_polarity_t ocn_polarity;	/**< Specifies the complementary output polarity */
    timer_oc_idle_t oc_idle;		/**< Specifies the TIMER Output Compare pin state during Idle state */
    timer_ocn_idle_t ocn_idle;		/**< Specifies the TIMER Output Compare pin state during Idle state */
    timer_ic_polarity_t polarity;		/**< Specifies the active edge of the input signal */
    timer_ic_select_t sel;			/**< Specifies the input */
    uint32_t filter;			/**< Specifies the input capture filter */
} timer_one_pulse_init_t;

/** @brief TIMER clear input source
  */
typedef enum
{
    TIMER_INPUT_NONE  = 0,	/**< Clear input none */
    TIMER_INPUT_ETR   = 1,	/**< Clear input etr */
} timer_clear_input_source_t;

/** @brief TIMER clear input polarity
  */
typedef enum
{
    TIMER_POLARITY_NO_INV = 0,	/**< Polarity for ETRx pin */
    TIMER_POLARITY_INV    = 1,	/**< Polarity for ETRx pin */
} timer_clear_input_polarity_t;

/** @brief TIMER clear input polarity
  */
typedef enum
{
    TIMER_ETR_PSC_DIV1 = 0,	/**< No prescaler is used */
    TIMER_ETR_PSC_DIV2 = 1,	/**< ETR input source is divided by 2 */
    TIMER_ETR_PSC_DIV4 = 2,	/**< ETR input source is divided by 4 */
    TIMER_ETR_PSC_DIV8 = 3,	/**< ETR input source is divided by 8 */
} timer_etr_psc_t;

/**
  * @brief  TIMER clear input configuration handle structure definition
  */
typedef struct
{
    type_func_t state;			/**< TIMER clear Input state */
    timer_clear_input_source_t source;	/**< TIMER clear Input sources */
    timer_clear_input_polarity_t polarity;	/**< TIMER Clear Input polarity */
    timer_etr_psc_t psc;			/**< TIMER Clear Input prescaler */
    uint32_t filter;			/**< TIMER Clear Input filter */
} timer_clear_input_config_t;

/** @brief TIMER clock source
  */
typedef enum
{
    TIMER_SRC_ETRMODE2 = 0,	/**< Clock source is etr mode2 */
    TIMER_SRC_INTER    = 1,	/**< Clock source is etr internal */
    TIMER_SRC_ITR0     = 2,	/**< Clock source is etr itr0 */
    TIMER_SRC_ITR1     = 3,	/**< Clock source is etr itr1 */
    TIMER_SRC_ITR2     = 4,	/**< Clock source is etr itr2 */
    TIMER_SRC_ITR3     = 5,	/**< Clock source is etr itr3 */
    TIMER_SRC_TI1ED    = 6,	/**< Clock source is etr ti1ed */
    TIMER_SRC_TI1      = 7,	/**< Clock source is etr ti1 */
    TIMER_SRC_TI2      = 8,	/**< Clock source is etr ti2 */
    TIMER_SRC_ETRMODE1 = 9,	/**< Clock source is etr mode1 */
} timer_clock_source_t;

/** @brief TIMER clock polarity
  */
typedef enum
{
    TIMER_CLK_POLARITY_INV    = 1,	/**< Polarity for ETRx clock sources */
    TIMER_CLK_POLARITY_NO_INV = 0,	/**< Polarity for ETRx clock sources */
    TIMER_CLK_POLARITY_RISE   = 0,	/**< Polarity for TIx clock sources */
    TIMER_CLK_POLARITY_FALL   = 1,	/**< Polarity for TIx clock sources */
    TIMER_CLK_POLARITY_BOTH   = 3,	/**< Polarity for TIx clock sources */
} timer_clock_polarity_t;

/**
  * @brief  TIMER clock config structure definition
  */
typedef struct
{
    timer_clock_source_t source;		/**< TIMER clock sources */
    timer_clock_polarity_t polarity;	/**< TIMER clock polarity */
    timer_etr_psc_t psc;			/**< TIMER clock prescaler */
    uint32_t filter;			/**< TIMER clock filter */
} timer_clock_config_t;

/**
  * @brief TIMER slave mode
  */
typedef enum
{
    TIMER_MODE_DISABLE   = 0,	/**< Slave mode is disable */
    TIMER_MODE_ENC1      = 1,	/**< Slave mode is encoder1 */
    TIMER_MODE_ENC2      = 2,	/**< Slave mode is encoder2 */
    TIMER_MODE_ENC3      = 3,	/**< Slave mode is encoder3 */
    TIMER_MODE_RESET     = 4,	/**< Slave mode is reset */
    TIMER_MODE_GATED     = 5,	/**< Slave mode is gated */
    TIMER_MODE_TRIG      = 6,	/**< Slave mode is trigger */
    TIMER_MODE_EXTERNAL1 = 7,	/**< Slave mode is external1 */
} timer_slave_mode_t;

/**
  * @brief TIMER ts definition
  */
typedef enum
{
    TIMER_TS_ITR0    = 0,	/**< ITR0 */
    TIMER_TS_ITR1    = 1,	/**< ITR1 */
    TIMER_TS_ITR2    = 2,	/**< ITR2 */
    TIMER_TS_ITR3    = 3,	/**< ITR3 */
    TIMER_TS_TI1F_ED = 4,	/**< TI1F_ED */
    TIMER_TS_TI1FP1  = 5,	/**< TI1FP1 */
    TIMER_TS_TI2FP2  = 6,	/**< TI2FP2 */
    TIMER_TS_ETRF    = 7,	/**< ETRF */
} timer_ts_t;

/**
  * @brief  TIMER slave configuration structure definition
  */
typedef struct
{
    timer_slave_mode_t mode;		/**< Slave mode selection */
    timer_ts_t input;			/**< Input Trigger source */
    timer_clock_polarity_t polarity;	/**< Input Trigger polarity */
    timer_etr_psc_t psc;		/**< Input trigger prescaler */
    uint32_t filter;		/**< Input trigger filter */
} timer_slave_config_t;

/**
  * @brief  TIMER hall sensor configuretion structure definition
  */
typedef struct
{
    timer_ic_polarity_t polarity;	/**< Specifies the active edge of the input signal */
    timer_ic_prescaler_t psc;		/**< Specifies the Input Capture Prescaler */
    uint32_t filter;		/**< Specifies the input capture filter [0x0, 0xF] */
    uint32_t delay;			/**< Specifies the pulse value to be loaded into the register [0x0, 0xFFFF] */
} timer_hall_sensor_init_t;

/**
  * @brief TIMER lock level
  */
typedef enum
{
    TIMER_LOCK_LEVEL_OFF = 0,	/**< Lock off */
    TIMER_LOCK_LEVEL_1   = 1,	/**< Lock level 1 */
    TIMER_LOCK_LEVEL_2   = 2,	/**< Lock level 2 */
    TIMER_LOCK_LEVEL_3   = 3,	/**< Lock level 3 */
} timer_lock_level_t;

/**
  * @brief TIMER break polarity
  */
typedef enum
{
    TIMER_BREAK_POLARITY_LOW  = 0,	/**< LOW */
    TIMER_BREAK_POLARITY_HIGH = 1,	/**< HIGH */
} timer_break_polarity_t;

/**
  * @brief  TIMER break and dead time configuretion structure definition
  */
typedef struct
{
    type_func_t off_run;		/**< Enalbe/Disable off state in run mode */
    type_func_t off_idle;		/**< Enalbe/Disable off state in idle mode */
    timer_lock_level_t lock_level;	/**< Lock level */
    uint32_t dead_time;		/**< Dead time, [0x0, 0xFF] */
    type_func_t break_state;	/**< Break state */
    timer_break_polarity_t polarity;	/**< Break input polarity */
    type_func_t auto_out;		/**< Enalbe/Disable automatic output */
} timer_break_dead_time_t;

/**
  * @brief  TIMER commutation event channel configuretion structure definition
  */
typedef struct
{
    type_func_t en;		/**< Enalbe/Disable the channel */
    type_func_t n_en;	/**< Enalbe/Disable the complementary channel */
    timer_oc_mode_t mode;	/**< Mode of the channel */
} timer_channel_config_t;

/**
  * @brief  TIMER commutation event configuretion structure definition
  */
typedef struct
{
    timer_channel_config_t ch[3];	/**< Configure of channel */
} timer_com_channel_config_t;

/**
  * @brief TIMER master mode selection
  */
typedef enum
{
    TIMER_TRGO_RESET  = 0,	/**< RESET */
    TIMER_TRGO_ENABLE = 1,	/**< ENABLE */
    TIMER_TRGO_UPDATE = 2,	/**< UPDATE */
    TIMER_TRGO_OC1    = 3,	/**< OC1 */
    TIMER_TRGO_OC1REF = 4,	/**< OC1REF */
    TIMER_TRGO_OC2REF = 5,	/**< OC2REF */
    TIMER_TRGO_OC3REF = 6,	/**< OC3REF */
    TIMER_TRGO_OC4REF = 7,	/**< OC4REF */
} timer_master_mode_sel_t;

/**
  * @brief  TIMER master configuretion structure definition
  */
typedef struct
{
    timer_master_mode_sel_t sel;	/**< Specifies the active edge of the input signal */
    type_func_t master_en;		/**< Master/Slave mode selection */
} timer_master_config_t;

/**
  * @brief Specifies the event source
  */
typedef enum
{
    TIMER_SRC_UPDATE = (1U << 0),	/**< Event source is update */
    TIMER_SRC_CC1    = (1U << 1),	/**< Event source is channel1 */
    TIMER_SRC_CC2    = (1U << 2),	/**< Event source is channel2 */
    TIMER_SRC_CC3    = (1U << 3),	/**< Event source is channel3 */
    TIMER_SRC_CC4    = (1U << 4),	/**< Event source is channel4 */
    TIMER_SRC_COM    = (1U << 5),	/**< Event source is compare */
    TIMER_SRC_TRIG   = (1U << 6),	/**< Event source is trigger */
    TIMER_SRC_BREAK  = (1U << 7),	/**< Event source is break */
} timer_event_source_t;

/**
  * @brief TIMER interrupt definition
  */
typedef enum
{
    TIMER_IT_UPDATE  = (1U << 0),	/**< Update interrupt bit */
    TIMER_IT_CC1     = (1U << 1),	/**< Channel1 interrupt bit */
    TIMER_IT_CC2     = (1U << 2),	/**< Channel2 interrupt bit */
    TIMER_IT_CC3     = (1U << 3),	/**< Channel3 interrupt bit */
    TIMER_IT_CC4     = (1U << 4),	/**< Channel4 interrupt bit */
    TIMER_IT_COM     = (1U << 5),	/**< compare interrupt bit */
    TIMER_IT_TRIGGER = (1U << 6),	/**< Trigger interrupt bit */
    TIMER_IT_BREAK   = (1U << 7),	/**< Break interrupt bit */
} timer_it_t;

/**
  * @brief TIMER DMA request
  */
typedef enum
{
    TIMER_DMA_UPDATE  = (1U << 8),	/**< DMA request from update */
    TIMER_DMA_CC1     = (1U << 9),	/**< DMA request from channel1 */
    TIMER_DMA_CC2     = (1U << 10),	/**< DMA request from channel2 */
    TIMER_DMA_CC3     = (1U << 11),	/**< DMA request from channel3 */
    TIMER_DMA_CC4     = (1U << 12),	/**< DMA request from channel4 */
    TIMER_DMA_COM     = (1U << 13),	/**< DMA request from compare */
    TIMER_DMA_TRIGGER = (1U << 14),	/**< DMA request from trigger */
} timer_dma_req_t;

/**
  * @brief TIMER flag definition
  */
typedef enum
{
    TIMER_FLAG_UPDATE  = (1U << 0),	/**< Update interrupt flag */
    TIMER_FLAG_CC1     = (1U << 1),	/**< Channel1 interrupt flag */
    TIMER_FLAG_CC2     = (1U << 2),	/**< Channel2 interrupt flag */
    TIMER_FLAG_CC3     = (1U << 3),	/**< Channel3 interrupt flag */
    TIMER_FLAG_CC4     = (1U << 4),	/**< Channel4 interrupt flag */
    TIMER_FLAG_COM     = (1U << 5),	/**< Compare interrupt flag */
    TIMER_FLAG_TRIGGER = (1U << 6),	/**< Trigger interrupt flag */
    TIMER_FLAG_BREAK   = (1U << 7),	/**< Break interrupt flag */
    TIMER_FLAG_CC1OF   = (1U << 9),	/**< Channel1 override state flag */
    TIMER_FLAG_CC2OF   = (1U << 10),	/**< Channel2 override state flag */
    TIMER_FLAG_CC3OF   = (1U << 11),	/**< Channel3 override state flag */
    TIMER_FLAG_CC4OF   = (1U << 12),	/**< Channel4 override state flag */
} timer_flag_t;
/**
  * @}
  */

/** @defgroup TIMER_Public_Macros   TIMER Public Macros
  * @{
  */
#define CCER_CCxE_MASK		((1U << 0) | (1U << 4) | (1U << 8) | (1U << 12))
#define CCER_CCxNE_MASK		((1U << 2) | (1U << 6) | (1U << 10))

/**
  * @brief  Reset TIMER handle state
  */
#define TIMER_RESET_HANDLE_STATE(hperh)	((hperh)->state = TIMER_STATE_RESET)

/**
  * @brief  Enable the TIMER peripheral.
 */
#define TIMER_ENABLE(hperh)	(SET_BIT((hperh)->perh->CON1, TIMER_CON1_CNTEN_MSK))

/**
  * @brief  Enable the TIMER main output.
  */
#define TIMER_MOE_ENABLE(hperh)	(SET_BIT((hperh)->perh->BDCFG, TIMER_BDCFG_GOEN_MSK))

/**
  * @brief  Disable the TIMER peripheral.
  */
#define TIMER_DISABLE(hperh)                                              \
    do {                                                                    \
        if ((((hperh)->perh->CCEP & CCER_CCxE_MASK) == 0)		\
                && (((hperh)->perh->CCEP & CCER_CCxNE_MASK) == 0))		\
            CLEAR_BIT((hperh)->perh->CON1, TIMER_CON1_CNTEN_MSK);	\
    } while (0)

/**
  * @brief  Disable the TIMER main output.
  * @note The Main Output Enable of a timer instance is disabled only if
  *       all the CCx and CCxN channels have been disabled
  */
#define TIMER_MOE_DISABLE(hperh)						\
    do {                                                                    \
        if ((((hperh)->perh->CCEP & CCER_CCxE_MASK) == 0)		\
                && (((hperh)->perh->CCEP & CCER_CCxNE_MASK) == 0))		\
            CLEAR_BIT((hperh)->perh->BDCFG, TIMER_BDCFG_GOEN_MSK);	\
    } while (0)

/**
  * @brief  Sets the TIMER autoreload register value on runtime without calling
  *         another time any Init function.
  */
#define TIMER_SET_AUTORELOAD(handle, AUTORELOAD)	\
    do {						\
        (handle)->perh->AR    = (AUTORELOAD);	\
        (handle)->init.period = (AUTORELOAD);	\
    } while (0)

/**
  * @brief  Gets the TIMER autoreload register value on runtime
  */
#define TIMER_GET_AUTORELOAD(handle)	((handle)->perh->AR)

/**
  * @brief  Gets the TIMER count register value on runtime
  */
#define TIMER_GET_CNT(handle)	((handle)->perh->COUNT)

/**
  * @brief  Gets the TIMER count direction value on runtime
  */
#define TIMER_GET_DIR(handle)	(READ_BITS((handle)->perh->CON1, TIMER_CON1_DIRSEL_MSK, TIMER_CON1_DIRSEL_POS))

/**
  * @brief  CCx DMA request sent when CCx event occurs
  */
#define TIMER_CCx_DMA_REQ_CCx(handle)	(CLEAR_BIT((handle)->perh->CON2, TIMER_CON2_CCDMASEL_MSK))

/**
  * @brief  CCx DMA request sent when update event occurs
  */
#define TIMER_CCx_DMA_REQ_UPDATE(handle)	(SET_BIT((handle)->perh->CON2, TIMER_CON2_CCDMASEL_MSK))

/**
  * @brief  Enable channel
  * @param  handle: TIMER handle
  * @param  ch: Must be one of this:
  *           TIMER_CHANNEL_1
  *           TIMER_CHANNEL_2
  *           TIMER_CHANNEL_3
  *           TIMER_CHANNEL_4
  */
#define TIMER_CCx_ENABLE(handle, ch)	(((ch) == TIMER_CHANNEL_4) ? \
        (SET_BIT((handle)->perh->CCEP, TIMER_CCEP_CC4POL_MSK)) : (WRITE_REG(((handle)->perh->CCEP), (((handle)->perh->CCEP) | (1 << ((ch) << 2))))))

/**
  * @brief  Disable channel
  * @param  handle: TIMER handle
  * @param  ch: Must be one of this:
  *           TIMER_CHANNEL_1
  *           TIMER_CHANNEL_2
  *           TIMER_CHANNEL_3
  *           TIMER_CHANNEL_4
  */
#define TIMER_CCx_DISABLE(handle, ch)	(((ch) == TIMER_CHANNEL_4) ? \
        (CLEAR_BIT((handle)->perh->CCEP, TIMER_CCEP_CC4EN_MSK)) : ((handle)->perh->CCEP &= ~(1 << ((ch) << 2))))

/**
  * @brief  Enable complementary channel
  * @param  handle: TIMER handle
  * @param  ch: Must be one of this:
  *           TIMER_CHANNEL_1
  *           TIMER_CHANNEL_2
  *           TIMER_CHANNEL_3
  */
#define TIMER_CCxN_ENABLE(handle, ch)	((handle)->perh->CCEP |= (1 << (((ch) << 2) + 2)))

/**
  * @brief  Disable complementary channel
  * @param  handle: TIMER handle
  * @param  ch: Must be one of this:
  *           TIMER_CHANNEL_1
  *           TIMER_CHANNEL_2
  *           TIMER_CHANNEL_3
  */
#define TIMER_CCxN_DISABLE(handle, ch)	((handle)->perh->CCEP &= ~(1 << (((ch) << 2) + 2)))
/**
  * @}
  */

/** @defgroup TIMER_Private_Macros TIMER Private Macros
  * @{
  */
#if defined (ES32F065x)
#define IS_TIMER_INSTANCE(x)	(((x) == AD16C4T0) || \
                                 ((x) == GP16C4T0) || \
                                 ((x) == GP16C2T0) || \
                                 ((x) == GP16C2T1) || \
                                 ((x) == BS16T0) || \
                                 ((x) == BS16T1) || \
                                 ((x) == BS16T2) || \
                                 ((x) == BS16T3))
#define IS_ADTIMER_INSTANCE(x)	((x) == AD16C4T0)
#define IS_TIMER_XOR_INSTANCE(x)	(((x) == AD16C4T0) || ((x) == GP16C4T0))
#define IS_TIMER_COM_EVENT_INSTANCE(x)	(((x) == AD16C4T0) || \
        ((x) == GP16C2T0) || \
        ((x) == GP16C2T1))
#define IS_TIMER_CC2_INSTANCE(x)	(((x) == AD16C4T0) || \
                                     ((x) == GP16C4T0) || \
                                     ((x) == GP16C2T0) || \
                                     ((x) == GP16C2T1))
#define IS_TIMER_CC4_INSTANCE(x)	(((x) == AD16C4T0) || \
                                     ((x) == GP16C4T0))
#define IS_TIMER_BREAK_INSTANCE(x) (((x) == AD16C4T0) || \
                                    ((x) == GP16C2T0) || \
                                    ((x) == GP16C2T1))
#define IS_TIMER_PWM_INPUT_INSTANCE(x, y)	((((x) == AD16C4T0)           && \
        (((y) == TIMER_CHANNEL_1)  || \
         ((y) == TIMER_CHANNEL_2))) || \
        (((x) == GP16C2T0)           && \
         (((y) == TIMER_CHANNEL_1)  || \
          ((y) == TIMER_CHANNEL_2))) || \
        (((x) == GP16C2T1)           && \
         (((y) == TIMER_CHANNEL_1)  || \
          ((y) == TIMER_CHANNEL_2))) || \
        (((x) == AD16C4T0)           && \
         (((y) == TIMER_CHANNEL_1)  || \
          ((y) == TIMER_CHANNEL_2))))
#define IS_TIMER_CCX_INSTANCE(x, y)	((((x) == AD16C4T0)           && \
                                      (((y) == TIMER_CHANNEL_1)  || \
                                       ((y) == TIMER_CHANNEL_2)   || \
                                       ((y) == TIMER_CHANNEL_3)   || \
                                       ((y) == TIMER_CHANNEL_4))) || \
                                     (((x) == GP16C2T0)           && \
                                      (((y) == TIMER_CHANNEL_1)  || \
                                       ((y) == TIMER_CHANNEL_2))) || \
                                     (((x) == GP16C2T1)           && \
                                      (((y) == TIMER_CHANNEL_1)  || \
                                       ((y) == TIMER_CHANNEL_2))) || \
                                     (((x) == GP16C4T0)           && \
                                      (((y) == TIMER_CHANNEL_1)  || \
                                       ((y) == TIMER_CHANNEL_2)   || \
                                       ((y) == TIMER_CHANNEL_3)   || \
                                       ((y) == TIMER_CHANNEL_4))))
#define IS_TIMER_CCXN_INSTANCE(x, y)	((((x) == AD16C4T0)          || \
        ((x) == GP16C2T0)           || \
        ((x) == GP16C2T1))          && \
        (((y) == TIMER_CHANNEL_1) || \
         ((y) == TIMER_CHANNEL_2)  || \
         ((y) == TIMER_CHANNEL_3)  || \
         ((y) == TIMER_CHANNEL_4)))
#define IS_TIMER_REPETITION_COUNTER_INSTANCE(x)	(((x) == AD16C4T0) || \
        ((x) == GP16C2T0) || \
        ((x) == GP16C2T1))
#define IS_TIMER_CLOCK_DIVISION_INSTANCE(x)	IS_TIMER_CC2_INSTANCE(x)

#elif defined (ES32F033x) || defined (ES32F093x)

#define IS_TIMER_INSTANCE(x)	(((x) == GP16C4T0) || \
                                 ((x) == BS16T0) || \
                                 ((x) == GP16C2T0) || \
                                 ((x) == GP16C2T1) || \
                                 ((x) == BS16T1) || \
                                 ((x) == BS16T2) || \
                                 ((x) == GP16C4T1) || \
                                 ((x) == BS16T3))
#define IS_ADTIMER_INSTANCE(x)	((x) == AD16C4T0)
#define IS_TIMER_XOR_INSTANCE(x)	(((x) == GP16C4T0) || ((x) == GP16C4T1))
#define IS_TIMER_COM_EVENT_INSTANCE(x)	(((x) == GP16C4T0) || \
        ((x) == GP16C2T0) || \
        ((x) == GP16C2T1))
#define IS_TIMER_CC2_INSTANCE(x)	(((x) == GP16C4T0) || \
                                     ((x) == GP16C2T0) || \
                                     ((x) == GP16C2T1) || \
                                     ((x) == GP16C4T1))
#define IS_TIMER_CC4_INSTANCE(x)	(((x) == GP16C4T0) || \
                                     ((x) == GP16C4T1))
#define IS_TIMER_BREAK_INSTANCE(x) (((x) == GP16C4T0))
#define IS_TIMER_PWM_INPUT_INSTANCE(x, y)	((((x) == GP16C4T0)           && \
        (((y) == TIMER_CHANNEL_1)  || \
         ((y) == TIMER_CHANNEL_2))) || \
        (((x) == GP16C2T0)           && \
         (((y) == TIMER_CHANNEL_1)  || \
          ((y) == TIMER_CHANNEL_2))) || \
        (((x) == GP16C2T1)           && \
         (((y) == TIMER_CHANNEL_1)  || \
          ((y) == TIMER_CHANNEL_2))) || \
        (((x) == GP16C4T1)           && \
         (((y) == TIMER_CHANNEL_1)  || \
          ((y) == TIMER_CHANNEL_2))))
#define IS_TIMER_CCX_INSTANCE(x, y)	((((x) == GP16C4T0)           && \
                                      (((y) == TIMER_CHANNEL_1)  || \
                                       ((y) == TIMER_CHANNEL_2)   || \
                                       ((y) == TIMER_CHANNEL_3)   || \
                                       ((y) == TIMER_CHANNEL_4))) || \
                                     (((x) == GP16C2T0)           && \
                                      (((y) == TIMER_CHANNEL_1)  || \
                                       ((y) == TIMER_CHANNEL_2))) || \
                                     (((x) == GP16C2T1)           && \
                                      (((y) == TIMER_CHANNEL_1)  || \
                                       ((y) == TIMER_CHANNEL_2))) || \
                                     (((x) == GP16C4T1)           && \
                                      (((y) == TIMER_CHANNEL_1)  || \
                                       ((y) == TIMER_CHANNEL_2)   || \
                                       ((y) == TIMER_CHANNEL_3)   || \
                                       ((y) == TIMER_CHANNEL_4))))
#define IS_TIMER_CCXN_INSTANCE(x, y)	((((x) == GP16C4T0)          || \
        ((x) == GP16C2T0)           || \
        ((x) == GP16C2T1))          && \
        (((y) == TIMER_CHANNEL_1) || \
         ((y) == TIMER_CHANNEL_2)  || \
         ((y) == TIMER_CHANNEL_3)  || \
         ((y) == TIMER_CHANNEL_4)))
#define IS_TIMER_REPETITION_COUNTER_INSTANCE(x)	(((x) == GP16C4T0) || \
        ((x) == GP16C2T0) || \
        ((x) == GP16C2T1))
#define IS_TIMER_CLOCK_DIVISION_INSTANCE(x)	IS_TIMER_CC2_INSTANCE(x)
#endif

#define IS_TIMER_COUNTER_MODE(x)	(((x) == TIMER_CNT_MODE_UP)      || \
                                     ((x) == TIMER_CNT_MODE_DOWN)    || \
                                     ((x) == TIMER_CNT_MODE_CENTER1) || \
                                     ((x) == TIMER_CNT_MODE_CENTER2) || \
                                     ((x) == TIMER_CNT_MODE_CENTER3))
#define IS_TIMER_CLOCK_DIVISION(x) 	(((x) == TIMER_CLOCK_DIV1) || \
                                     ((x) == TIMER_CLOCK_DIV2) || \
                                     ((x) == TIMER_CLOCK_DIV4))
#define IS_TIMER_PWM_MODE(x)		(((x) == TIMER_OC_MODE_PWM1) || \
                                     ((x) == TIMER_OC_MODE_PWM2))
#define IS_TIMER_OC_MODE(x) 		(((x) == TIMER_OC_MODE_TIMERING)       || \
                                     ((x) == TIMER_OC_MODE_ACTIVE)         || \
                                     ((x) == TIMER_OC_MODE_INACTIVE)       || \
                                     ((x) == TIMER_OC_MODE_TOGGLE)         || \
                                     ((x) == TIMER_OC_MODE_FORCE_ACTIVE)   || \
                                     ((x) == TIMER_OC_MODE_FORCE_INACTIVE) || \
                                     ((x) == TIMER_OC_MODE_PWM1) || \
                                     ((x) == TIMER_OC_MODE_PWM2))
#define IS_TIMER_OC_POLARITY(x) 		(((x) == TIMER_OC_POLARITY_HIGH) || \
        ((x) == TIMER_OC_POLARITY_LOW))
#define IS_TIMER_OCN_POLARITY(x) 		(((x) == TIMER_OCN_POLARITY_HIGH) || \
        ((x) == TIMER_OCN_POLARITY_LOW))
#define IS_TIMER_OCIDLE_STATE(x) 		(((x) == TIMER_OC_IDLE_RESET) || \
        ((x) == TIMER_OC_IDLE_SET))
#define IS_TIMER_OCNIDLE_STATE(x) 	(((x) == TIMER_OCN_IDLE_RESET) || \
                                     ((x) == TIMER_OCN_IDLE_SET))
#define IS_TIMER_CHANNELS(x)		(((x) == TIMER_CHANNEL_1) || \
                                     ((x) == TIMER_CHANNEL_2) || \
                                     ((x) == TIMER_CHANNEL_3) || \
                                     ((x) == TIMER_CHANNEL_4) || \
                                     ((x) == TIMER_CHANNEL_ALL))
#define IS_TIMER_OP_MODE(x) 		(((x) == TIMER_OP_MODE_REPEAT) || \
                                     ((x) == TIMER_OP_MODE_SINGLE))
#define IS_TIMER_OP_OUTPUT_CH(x) 		(((x) == TIMER_OP_OUTPUT_CHANNEL_1) || \
        ((x) == TIMER_OP_OUTPUT_CHANNEL_2))
#define IS_TIMER_ENCODER_MODE(x) 		(((x) == TIMER_ENC_MODE_TI1) || \
        ((x) == TIMER_ENC_MODE_TI2) || \
        ((x) == TIMER_ENC_MODE_TI12))
#define IS_TIMER_IC_POLARITY(x) 		(((x) == TIMER_IC_POLARITY_RISE)  || \
        ((x) == TIMER_IC_POLARITY_FALL))
#define IS_TIMER_IC_SELECT(x) 		(((x) == TIMER_IC_SEL_DIRECT)   || \
                                     ((x) == TIMER_IC_SEL_INDIRECT) || \
                                     ((x) == TIMER_IC_SEL_TRC))
#define IS_TIMER_IC_PSC(x) 		(((x) == TIMER_IC_PSC_DIV1) || \
                                 ((x) == TIMER_IC_PSC_DIV2) || \
                                 ((x) == TIMER_IC_PSC_DIV4) || \
                                 ((x) == TIMER_IC_PSC_DIV8))
#define IS_TIMER_IC_FILTER(x) 		((x) <= 0xF)
#define IS_TIMER_DEAD_TIMERE(x) 		((x) <= 0xFF)
#define IS_TIMER_CLEAR_INPUT_SOURCE(x) 	(((x) == TIMER_INPUT_NONE) || \
        ((x) == TIMER_INPUT_ETR))
#define IS_TIMER_CLEAR_INPUT_POLARITY(x) 	(((x) == TIMER_POLARITY_NO_INV) || \
        ((x) == TIMER_POLARITY_INV))
#define IS_TIMER_ETR_PSC(x) 		(((x) == TIMER_ETR_PSC_DIV1) || \
                                     ((x) == TIMER_ETR_PSC_DIV2) || \
                                     ((x) == TIMER_ETR_PSC_DIV4) || \
                                     ((x) == TIMER_ETR_PSC_DIV8))
#define IS_TIMER_CLOCK_SOURCE(x) 		(((x) == TIMER_SRC_ETRMODE2) || \
        ((x) == TIMER_SRC_INTER) || \
        ((x) == TIMER_SRC_ITR0)     || \
        ((x) == TIMER_SRC_ITR1)     || \
        ((x) == TIMER_SRC_ITR2)     || \
        ((x) == TIMER_SRC_ITR3)     || \
        ((x) == TIMER_SRC_TI1ED)    || \
        ((x) == TIMER_SRC_TI1)      || \
        ((x) == TIMER_SRC_TI2)      || \
        ((x) == TIMER_SRC_ETRMODE1))
#define IS_TIMER_CLOCK_POLARITY(x) 	(((x) == TIMER_CLK_POLARITY_INV)    || \
                                     ((x) == TIMER_CLK_POLARITY_NO_INV) || \
                                     ((x) == TIMER_CLK_POLARITY_RISE)      || \
                                     ((x) == TIMER_CLK_POLARITY_FALL)     || \
                                     ((x) == TIMER_CLK_POLARITY_BOTH))
#define IS_TIMER_SLAVE_MODE(x)	(((x) == TIMER_MODE_DISABLE)  || \
                                 ((x) == TIMER_MODE_ENC1) || \
                                 ((x) == TIMER_MODE_ENC2) || \
                                 ((x) == TIMER_MODE_ENC3) || \
                                 ((x) == TIMER_MODE_RESET)    || \
                                 ((x) == TIMER_MODE_GATED)    || \
                                 ((x) == TIMER_MODE_TRIG)  || \
                                 ((x) == TIMER_MODE_EXTERNAL1))
#define IS_TIMER_EVENT_SOURCE(x)	(((x) == TIMER_SRC_UPDATE)  || \
                                     ((x) == TIMER_SRC_CC1)     || \
                                     ((x) == TIMER_SRC_CC2)     || \
                                     ((x) == TIMER_SRC_CC3)     || \
                                     ((x) == TIMER_SRC_CC4)     || \
                                     ((x) == TIMER_SRC_COM)     || \
                                     ((x) == TIMER_SRC_TRIG) || \
                                     ((x) == TIMER_SRC_BREAK))
#define IS_TIMER_TS(x)		(((x) == TIMER_TS_ITR0)    || \
                             ((x) == TIMER_TS_ITR1)    || \
                             ((x) == TIMER_TS_ITR2)    || \
                             ((x) == TIMER_TS_ITR3)    || \
                             ((x) == TIMER_TS_TI1F_ED) || \
                             ((x) == TIMER_TS_TI1FP1)  || \
                             ((x) == TIMER_TS_TI2FP2)  || \
                             ((x) == TIMER_TS_ETRF))
#define IS_TIMER_CLOCK_LEVEL(x)	(((x) == TIMER_LOCK_LEVEL_OFF) || \
                                 ((x) == TIMER_LOCK_LEVEL_1)   || \
                                 ((x) == TIMER_LOCK_LEVEL_2)   || \
                                 ((x) == TIMER_LOCK_LEVEL_3))
#define IS_TIMER_BREAK_POLARITY(x)	(((x) == TIMER_BREAK_POLARITY_LOW) || \
                                     ((x) == TIMER_BREAK_POLARITY_HIGH))
#define IS_TIMER_MASTER_MODE_SEL(x)	(((x) == TIMER_TRGO_RESET)  || \
                                     ((x) == TIMER_TRGO_ENABLE) || \
                                     ((x) == TIMER_TRGO_UPDATE) || \
                                     ((x) == TIMER_TRGO_OC1)    || \
                                     ((x) == TIMER_TRGO_OC1REF) || \
                                     ((x) == TIMER_TRGO_OC2REF) || \
                                     ((x) == TIMER_TRGO_OC3REF) || \
                                     ((x) == TIMER_TRGO_OC4REF))
#define IS_TIMER_IT(x)	(((x) == TIMER_IT_UPDATE)  || \
                         ((x) == TIMER_IT_CC1)     || \
                         ((x) == TIMER_IT_CC2)     || \
                         ((x) == TIMER_IT_CC3)     || \
                         ((x) == TIMER_IT_CC4)     || \
                         ((x) == TIMER_IT_COM)     || \
                         ((x) == TIMER_IT_TRIGGER) || \
                         ((x) == TIMER_IT_BREAK))
#define IS_TIMER_DMA_REQ(x)	(((x) == TIMER_DMA_UPDATE) || \
                             ((x) == TIMER_DMA_CC1)    || \
                             ((x) == TIMER_DMA_CC2)    || \
                             ((x) == TIMER_DMA_CC3)    || \
                             ((x) == TIMER_DMA_CC4)    || \
                             ((x) == TIMER_DMA_COM)    || \
                             ((x) == TIMER_DMA_TRIGGER))
#define IS_TIMER_FLAG(x)	(((x) == TIMER_FLAG_UPDATE)  || \
                             ((x) == TIMER_FLAG_CC1)     || \
                             ((x) == TIMER_FLAG_CC2)     || \
                             ((x) == TIMER_FLAG_CC3)     || \
                             ((x) == TIMER_FLAG_CC4)     || \
                             ((x) == TIMER_FLAG_COM)     || \
                             ((x) == TIMER_FLAG_TRIGGER) || \
                             ((x) == TIMER_FLAG_BREAK)   || \
                             ((x) == TIMER_FLAG_CC1OF)   || \
                             ((x) == TIMER_FLAG_CC2OF)   || \
                             ((x) == TIMER_FLAG_CC3OF)   || \
                             ((x) == TIMER_FLAG_CC4OF))
/**
  * @}
  */

/** @addtogroup TIMER_Public_Functions
  * @{
  */
/** @addtogroup TIMER_Public_Functions_Group1
  * @{
  */
/* Time Base functions */
ald_status_t ald_timer_base_init(timer_handle_t *hperh);
void ald_timer_base_reset(timer_handle_t *hperh);
void ald_timer_base_start(timer_handle_t *hperh);
void ald_timer_base_stop(timer_handle_t *hperh);
void ald_timer_base_start_by_it(timer_handle_t *hperh);
void ald_timer_base_stop_by_it(timer_handle_t *hperh);
#ifdef ALD_DMA
ald_status_t ald_timer_base_start_by_dma(timer_handle_t *hperh, dma_handle_t *hdma,
        uint16_t *buf, uint32_t len, uint8_t dma_ch);
void ald_timer_base_stop_by_dma(timer_handle_t *hperh);
#endif
/**
  * @}
  */

/** @addtogroup TIMER_Public_Functions_Group2
  * @{
  */
/* Timer Output Compare functions */
ald_status_t ald_timer_oc_init(timer_handle_t *hperh);
void ald_timer_oc_start(timer_handle_t *hperh, timer_channel_t ch);
void ald_timer_oc_stop(timer_handle_t *hperh, timer_channel_t ch);
void ald_timer_oc_start_by_it(timer_handle_t *hperh, timer_channel_t ch);
void ald_timer_oc_stop_by_it(timer_handle_t *hperh, timer_channel_t ch);
#ifdef ALD_DMA
ald_status_t ald_timer_oc_start_by_dma(timer_handle_t *hperh, timer_channel_t ch,
                                       dma_handle_t *hdma, uint16_t *buf, uint32_t len, uint8_t dma_ch);
void ald_timer_oc_stop_by_dma(timer_handle_t *hperh, timer_channel_t ch);
#endif
/**
  * @}
  */

/** @addtogroup TIMER_Public_Functions_Group3
  * @{
  */
/* Timer PWM functions */
ald_status_t ald_timer_pwm_init(timer_handle_t *hperh);
void ald_timer_pwm_start(timer_handle_t *hperh, timer_channel_t ch);
void ald_timer_pwm_stop(timer_handle_t *hperh, timer_channel_t ch);
void ald_timer_pwm_start_by_it(timer_handle_t *hperh, timer_channel_t ch);
void ald_timer_pwm_stop_by_it(timer_handle_t *hperh, timer_channel_t ch);
void ald_timer_pwm_set_freq(timer_handle_t *hperh, uint16_t freq);
void ald_timer_pwm_set_duty(timer_handle_t *hperh, timer_channel_t ch, uint16_t duty);
void ald_timer_pwm_set_input(timer_handle_t *hperh, timer_channel_t ch);
#ifdef ALD_DMA
ald_status_t ald_timer_pwm_start_by_dma(timer_handle_t *hperh, timer_channel_t ch,
                                        dma_handle_t *hdma, uint16_t *buf, uint32_t len, uint8_t dma_ch);
void ald_timer_pwm_stop_by_dma(timer_handle_t *hperh, timer_channel_t ch);
#endif
/**
  * @}
  */

/** @addtogroup TIMER_Public_Functions_Group4
  * @{
  */
/* Timer Input Capture functions */
ald_status_t ald_timer_ic_init(timer_handle_t *hperh);
void ald_timer_ic_start(timer_handle_t *hperh, timer_channel_t ch);
void ald_timer_ic_stop(timer_handle_t *hperh, timer_channel_t ch);
void ald_timer_ic_start_by_it(timer_handle_t *hperh, timer_channel_t ch);
void ald_timer_ic_stop_by_it(timer_handle_t *hperh, timer_channel_t ch);
#ifdef ALD_DMA
ald_status_t ald_timer_ic_start_by_dma(timer_handle_t *hperh, timer_channel_t ch,
                                       dma_handle_t *hdma, uint16_t *buf, uint32_t len, uint8_t dma_ch);
void ald_timer_ic_stop_by_dma(timer_handle_t *hperh, timer_channel_t ch);
#endif
/**
  * @}
  */

/** @addtogroup TIMER_Public_Functions_Group5
  * @{
  */
/* Timer One Pulse functions */
ald_status_t ald_timer_one_pulse_init(timer_handle_t *hperh, timer_op_mode_t mode);
void ald_timer_one_pulse_start(timer_handle_t *hperh, timer_op_output_channel_t ch);
void ald_timer_one_pulse_stop(timer_handle_t *hperh, timer_op_output_channel_t ch);
void ald_timer_one_pulse_start_by_it(timer_handle_t *hperh, timer_op_output_channel_t ch);
void ald_timer_one_pulse_stop_by_it(timer_handle_t *hperh, timer_op_output_channel_t ch);
/**
  * @}
  */

/** @addtogroup TIMER_Public_Functions_Group6
  * @{
  */
/* Timer encoder functions */
ald_status_t ald_timer_encoder_init(timer_handle_t *hperh,  timer_encoder_init_t *config);
void ald_timer_encoder_start(timer_handle_t *hperh, timer_channel_t ch);
void ald_timer_encoder_stop(timer_handle_t *hperh, timer_channel_t ch);
void ald_timer_encoder_start_by_it(timer_handle_t *hperh, timer_channel_t ch);
void ald_timer_encoder_stop_by_it(timer_handle_t *hperh, timer_channel_t ch);
#ifdef ALD_DMA
ald_status_t ald_timer_encoder_start_by_dma(timer_handle_t *hperh, timer_channel_t ch,
        dma_handle_t *hdma1, dma_handle_t *hdma2, uint16_t *buf1,
        uint16_t *buf2, uint32_t len, uint8_t dma_ch1, uint8_t dma_ch2);
void ald_timer_encoder_stop_by_dma(timer_handle_t *hperh, timer_channel_t ch);
#endif
/**
  * @}
  */

/** @addtogroup TIMER_Public_Functions_Group7
  * @{
  */
/* Timer hall sensor functions */
ald_status_t ald_timer_hall_sensor_init(timer_handle_t *hperh,  timer_hall_sensor_init_t *config);
void ald_timer_hall_sensor_start(timer_handle_t *hperh);
void ald_timer_hall_sensor_stop(timer_handle_t *hperh);
void ald_timer_hall_sensor_start_by_it(timer_handle_t *hperh);
void ald_timer_hall_sensor_stop_by_it(timer_handle_t *hperh);
#ifdef ALD_DMA
ald_status_t ald_timer_hall_sensor_start_by_dma(timer_handle_t *hperh, dma_handle_t *hdma,
        uint16_t *buf, uint32_t len, uint8_t dma_ch);
void ald_timer_hall_sensor_stop_by_dma(timer_handle_t *hperh);
#endif
/**
  * @}
  */

/** @addtogroup TIMER_Public_Functions_Group8
  * @{
  */
/* Timer complementary output compare functions */
void ald_timer_ocn_start(timer_handle_t *hperh, timer_channel_t ch);
void ald_timer_ocn_stop(timer_handle_t *hperh, timer_channel_t ch);
void ald_timer_ocn_start_by_it(timer_handle_t *hperh, timer_channel_t ch);
void ald_timer_ocn_stop_by_it(timer_handle_t *hperh, timer_channel_t ch);
#ifdef ALD_DMA
ald_status_t ald_timer_ocn_start_by_dma(timer_handle_t *hperh, dma_handle_t *hdma,
                                        timer_channel_t ch, uint16_t *buf, uint32_t len, uint8_t dma_ch);
void ald_timer_ocn_stop_by_dma(timer_handle_t *hperh, timer_channel_t ch);
#endif
/**
  * @}
  */

/** @addtogroup TIMER_Public_Functions_Group9
  * @{
  */
/* Timer complementary PWM functions */
void ald_timer_pwmn_start(timer_handle_t *hperh, timer_channel_t ch);
void ald_timer_pwmn_stop(timer_handle_t *hperh, timer_channel_t ch);
void ald_timer_pwmn_start_by_it(timer_handle_t *hperh, timer_channel_t ch);
void ald_timer_pwmn_stop_by_it(timer_handle_t *hperh, timer_channel_t ch);
#ifdef ALD_DMA
ald_status_t ald_timer_pwmn_start_by_dma(timer_handle_t *hperh, dma_handle_t *hdma,
        timer_channel_t ch, uint16_t *buf, uint32_t len, uint8_t dma_ch);
void ald_timer_pwmn_stop_by_dma(timer_handle_t *hperh, timer_channel_t ch);
#endif
/**
  * @}
  */

/** @addtogroup TIMER_Public_Functions_Group10
  * @{
  */
/* Timer complementary one pulse functions */
void ald_timer_one_pulse_n_start(timer_handle_t *hperh, timer_channel_t ch);
void ald_timer_one_pulse_n_stop(timer_handle_t *hperh, timer_channel_t ch);
void ald_timer_one_pulse_n_start_by_it(timer_handle_t *hperh, timer_channel_t ch);
void ald_timer_one_pulse_n_stop_by_it(timer_handle_t *hperh, timer_channel_t ch);
/**
  * @}
  */

/** @addtogroup TIMER_Public_Functions_Group11
  * @{
  */
/* Control functions */
ald_status_t ald_timer_oc_config_channel(timer_handle_t *hperh, timer_oc_init_t *config, timer_channel_t ch);
ald_status_t ald_timer_ic_config_channel(timer_handle_t *hperh, timer_ic_init_t *config, timer_channel_t ch);
ald_status_t ald_timer_one_pulse_config_channel(timer_handle_t *hperh, timer_one_pulse_init_t *config,
        timer_channel_t ch_out,  timer_channel_t ch_in);
ald_status_t ald_timer_config_oc_ref_clear(timer_handle_t *hperh, timer_clear_input_config_t *config, timer_channel_t ch);
ald_status_t ald_timer_config_clock_source(timer_handle_t *hperh, timer_clock_config_t *config);
ald_status_t ald_timer_config_ti1_input(timer_handle_t *hperh, uint32_t ti1_select);
ald_status_t ald_timer_slave_config_sync(timer_handle_t *hperh, timer_slave_config_t *config);
ald_status_t ald_timer_slave_config_sync_by_it(timer_handle_t *hperh, timer_slave_config_t *config);
ald_status_t ald_timer_generate_event(timer_handle_t *hperh, timer_event_source_t event);
uint32_t ald_timer_read_capture_value(timer_handle_t *hperh, timer_channel_t ch);
void ald_timer_set_output_mode(timer_handle_t *hperh, timer_oc_mode_t mode, timer_channel_t ch);
void ald_timer_com_change_config(timer_handle_t *hperh, timer_com_channel_config_t *config);
void ald_timer_com_event_config(timer_handle_t *hperh, timer_ts_t ts, type_func_t trgi);
void ald_timer_com_event_config_it(timer_handle_t *hperh, timer_ts_t ts, type_func_t trgi);
void ald_timer_break_dead_time_config(timer_handle_t *hperh, timer_break_dead_time_t *config);
void ald_timer_master_sync_config(timer_handle_t *hperh, timer_master_config_t *config);
void ald_timer_irq_handler(timer_handle_t *hperh);
void ald_timer_dma_req_config(timer_handle_t *hperh, timer_dma_req_t req, type_func_t state);
void ald_timer_interrupt_config(timer_handle_t *hperh, timer_it_t it, type_func_t state);
it_status_t ald_timer_get_it_status(timer_handle_t *hperh, timer_it_t it);
flag_status_t ald_timer_get_flag_status(timer_handle_t *hperh, timer_flag_t flag);
void ald_timer_clear_flag_status(timer_handle_t *hperh, timer_flag_t flag);
/**
  * @}
  */

/** @addtogroup TIMER_Public_Functions_Group12
  * @{
  */
/* State functions */
timer_state_t ald_timer_get_state(timer_handle_t *hperh);
/**
  * @}
  */
/**
  * @}
  */

/**
  * @}
  */
/**
  * @}
  */

#ifdef __cplusplus
}
#endif

#endif /* __ALD_TIMER_H__ */
