/*
 * Generated by Bluespec Compiler, version 2014.07.A (build 34078, 2014-07-30)
 * 
 * On Thu May 31 10:26:18 KST 2018
 * 
 */

/* Generation options: */
#ifndef __mkProc_h__
#define __mkProc_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"
#include "mkCop.h"
#include "mkDMemory.h"
#include "mkIMemory.h"
#include "mkBypassRFile.h"


/* Class declaration for the mkProc module */
class MOD_mkProc : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_Reg<tUInt8> INST_condFlag;
  MOD_mkCop INST_cop;
  MOD_Reg<tUWide> INST_d2e_data_0;
  MOD_Reg<tUInt8> INST_d2e_deqP_dummy2_0;
  MOD_Reg<tUInt8> INST_d2e_deqP_dummy2_1;
  MOD_Wire<tUInt8> INST_d2e_deqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_d2e_deqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_d2e_deqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_d2e_deqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_d2e_deqP_lat_0;
  MOD_Wire<tUInt8> INST_d2e_deqP_lat_1;
  MOD_Reg<tUInt8> INST_d2e_deqP_rl;
  MOD_Reg<tUInt8> INST_d2e_enqP_dummy2_0;
  MOD_Reg<tUInt8> INST_d2e_enqP_dummy2_1;
  MOD_Wire<tUInt8> INST_d2e_enqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_d2e_enqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_d2e_enqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_d2e_enqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_d2e_enqP_lat_0;
  MOD_Wire<tUInt8> INST_d2e_enqP_lat_1;
  MOD_Reg<tUInt8> INST_d2e_enqP_rl;
  MOD_mkDMemory INST_dMem;
  MOD_Reg<tUWide> INST_e2m_data_0;
  MOD_Reg<tUInt8> INST_e2m_deqP_dummy2_0;
  MOD_Reg<tUInt8> INST_e2m_deqP_dummy2_1;
  MOD_Wire<tUInt8> INST_e2m_deqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_e2m_deqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_e2m_deqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_e2m_deqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_e2m_deqP_lat_0;
  MOD_Wire<tUInt8> INST_e2m_deqP_lat_1;
  MOD_Reg<tUInt8> INST_e2m_deqP_rl;
  MOD_Reg<tUInt8> INST_e2m_enqP_dummy2_0;
  MOD_Reg<tUInt8> INST_e2m_enqP_dummy2_1;
  MOD_Wire<tUInt8> INST_e2m_enqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_e2m_enqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_e2m_enqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_e2m_enqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_e2m_enqP_lat_0;
  MOD_Wire<tUInt8> INST_e2m_enqP_lat_1;
  MOD_Reg<tUInt8> INST_e2m_enqP_rl;
  MOD_Reg<tUInt8> INST_eEpoch;
  MOD_Reg<tUInt8> INST_execRedirect_data_0_dummy2_0;
  MOD_Reg<tUInt8> INST_execRedirect_data_0_dummy2_1;
  MOD_Wire<tUWide> INST_execRedirect_data_0_dummy_0_0;
  MOD_Wire<tUWide> INST_execRedirect_data_0_dummy_0_1;
  MOD_Wire<tUWide> INST_execRedirect_data_0_dummy_1_0;
  MOD_Wire<tUWide> INST_execRedirect_data_0_dummy_1_1;
  MOD_Wire<tUInt64> INST_execRedirect_data_0_lat_0;
  MOD_Wire<tUInt64> INST_execRedirect_data_0_lat_1;
  MOD_Reg<tUInt64> INST_execRedirect_data_0_rl;
  MOD_Reg<tUInt8> INST_execRedirect_deqP_dummy2_0;
  MOD_Reg<tUInt8> INST_execRedirect_deqP_dummy2_1;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_lat_0;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_lat_1;
  MOD_Reg<tUInt8> INST_execRedirect_deqP_rl;
  MOD_Reg<tUInt8> INST_execRedirect_enqP_dummy2_0;
  MOD_Reg<tUInt8> INST_execRedirect_enqP_dummy2_1;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_lat_0;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_lat_1;
  MOD_Reg<tUInt8> INST_execRedirect_enqP_rl;
  MOD_Reg<tUWide> INST_f2d_data_0;
  MOD_Reg<tUInt8> INST_f2d_deqP_dummy2_0;
  MOD_Reg<tUInt8> INST_f2d_deqP_dummy2_1;
  MOD_Wire<tUInt8> INST_f2d_deqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_f2d_deqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_f2d_deqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_f2d_deqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_f2d_deqP_lat_0;
  MOD_Wire<tUInt8> INST_f2d_deqP_lat_1;
  MOD_Reg<tUInt8> INST_f2d_deqP_rl;
  MOD_Reg<tUInt8> INST_f2d_enqP_dummy2_0;
  MOD_Reg<tUInt8> INST_f2d_enqP_dummy2_1;
  MOD_Wire<tUInt8> INST_f2d_enqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_f2d_enqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_f2d_enqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_f2d_enqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_f2d_enqP_lat_0;
  MOD_Wire<tUInt8> INST_f2d_enqP_lat_1;
  MOD_Reg<tUInt8> INST_f2d_enqP_rl;
  MOD_Reg<tUInt8> INST_fEpoch;
  MOD_mkIMemory INST_iMem;
  MOD_Reg<tUWide> INST_m2w_data_0;
  MOD_Reg<tUInt8> INST_m2w_deqP_dummy2_0;
  MOD_Reg<tUInt8> INST_m2w_deqP_dummy2_1;
  MOD_Wire<tUInt8> INST_m2w_deqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_m2w_deqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_m2w_deqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_m2w_deqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_m2w_deqP_lat_0;
  MOD_Wire<tUInt8> INST_m2w_deqP_lat_1;
  MOD_Reg<tUInt8> INST_m2w_deqP_rl;
  MOD_Reg<tUInt8> INST_m2w_enqP_dummy2_0;
  MOD_Reg<tUInt8> INST_m2w_enqP_dummy2_1;
  MOD_Wire<tUInt8> INST_m2w_enqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_m2w_enqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_m2w_enqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_m2w_enqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_m2w_enqP_lat_0;
  MOD_Wire<tUInt8> INST_m2w_enqP_lat_1;
  MOD_Reg<tUInt8> INST_m2w_enqP_rl;
  MOD_Reg<tUInt8> INST_memRedirect_data_0_dummy2_0;
  MOD_Reg<tUInt8> INST_memRedirect_data_0_dummy2_1;
  MOD_Wire<tUWide> INST_memRedirect_data_0_dummy_0_0;
  MOD_Wire<tUWide> INST_memRedirect_data_0_dummy_0_1;
  MOD_Wire<tUWide> INST_memRedirect_data_0_dummy_1_0;
  MOD_Wire<tUWide> INST_memRedirect_data_0_dummy_1_1;
  MOD_Wire<tUInt64> INST_memRedirect_data_0_lat_0;
  MOD_Wire<tUInt64> INST_memRedirect_data_0_lat_1;
  MOD_Reg<tUInt64> INST_memRedirect_data_0_rl;
  MOD_Reg<tUInt8> INST_memRedirect_deqP_dummy2_0;
  MOD_Reg<tUInt8> INST_memRedirect_deqP_dummy2_1;
  MOD_Wire<tUInt8> INST_memRedirect_deqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_memRedirect_deqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_memRedirect_deqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_memRedirect_deqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_memRedirect_deqP_lat_0;
  MOD_Wire<tUInt8> INST_memRedirect_deqP_lat_1;
  MOD_Reg<tUInt8> INST_memRedirect_deqP_rl;
  MOD_Reg<tUInt8> INST_memRedirect_enqP_dummy2_0;
  MOD_Reg<tUInt8> INST_memRedirect_enqP_dummy2_1;
  MOD_Wire<tUInt8> INST_memRedirect_enqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_memRedirect_enqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_memRedirect_enqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_memRedirect_enqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_memRedirect_enqP_lat_0;
  MOD_Wire<tUInt8> INST_memRedirect_enqP_lat_1;
  MOD_Reg<tUInt8> INST_memRedirect_enqP_rl;
  MOD_Reg<tUInt64> INST_pc;
  MOD_mkBypassRFile INST_rf;
  MOD_Reg<tUInt8> INST_sb_fifoE_data_0;
  MOD_Reg<tUInt8> INST_sb_fifoE_data_1;
  MOD_Reg<tUInt8> INST_sb_fifoE_data_2;
  MOD_Reg<tUInt8> INST_sb_fifoE_data_3;
  MOD_Reg<tUInt8> INST_sb_fifoE_deqP_dummy2_0;
  MOD_Reg<tUInt8> INST_sb_fifoE_deqP_dummy2_1;
  MOD_Wire<tUInt8> INST_sb_fifoE_deqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_sb_fifoE_deqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_sb_fifoE_deqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_sb_fifoE_deqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_sb_fifoE_deqP_lat_0;
  MOD_Wire<tUInt8> INST_sb_fifoE_deqP_lat_1;
  MOD_Reg<tUInt8> INST_sb_fifoE_deqP_rl;
  MOD_Reg<tUInt8> INST_sb_fifoE_enqP_dummy2_0;
  MOD_Reg<tUInt8> INST_sb_fifoE_enqP_dummy2_1;
  MOD_Reg<tUInt8> INST_sb_fifoE_enqP_dummy2_2;
  MOD_Wire<tUInt8> INST_sb_fifoE_enqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_sb_fifoE_enqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_sb_fifoE_enqP_dummy_0_2;
  MOD_Wire<tUInt8> INST_sb_fifoE_enqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_sb_fifoE_enqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_sb_fifoE_enqP_dummy_1_2;
  MOD_Wire<tUInt8> INST_sb_fifoE_enqP_dummy_2_0;
  MOD_Wire<tUInt8> INST_sb_fifoE_enqP_dummy_2_1;
  MOD_Wire<tUInt8> INST_sb_fifoE_enqP_dummy_2_2;
  MOD_Wire<tUInt8> INST_sb_fifoE_enqP_lat_0;
  MOD_Wire<tUInt8> INST_sb_fifoE_enqP_lat_1;
  MOD_Wire<tUInt8> INST_sb_fifoE_enqP_lat_2;
  MOD_Reg<tUInt8> INST_sb_fifoE_enqP_rl;
  MOD_Reg<tUInt8> INST_sb_fifoM_data_0;
  MOD_Reg<tUInt8> INST_sb_fifoM_data_1;
  MOD_Reg<tUInt8> INST_sb_fifoM_data_2;
  MOD_Reg<tUInt8> INST_sb_fifoM_data_3;
  MOD_Reg<tUInt8> INST_sb_fifoM_deqP_dummy2_0;
  MOD_Reg<tUInt8> INST_sb_fifoM_deqP_dummy2_1;
  MOD_Wire<tUInt8> INST_sb_fifoM_deqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_sb_fifoM_deqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_sb_fifoM_deqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_sb_fifoM_deqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_sb_fifoM_deqP_lat_0;
  MOD_Wire<tUInt8> INST_sb_fifoM_deqP_lat_1;
  MOD_Reg<tUInt8> INST_sb_fifoM_deqP_rl;
  MOD_Reg<tUInt8> INST_sb_fifoM_enqP_dummy2_0;
  MOD_Reg<tUInt8> INST_sb_fifoM_enqP_dummy2_1;
  MOD_Reg<tUInt8> INST_sb_fifoM_enqP_dummy2_2;
  MOD_Wire<tUInt8> INST_sb_fifoM_enqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_sb_fifoM_enqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_sb_fifoM_enqP_dummy_0_2;
  MOD_Wire<tUInt8> INST_sb_fifoM_enqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_sb_fifoM_enqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_sb_fifoM_enqP_dummy_1_2;
  MOD_Wire<tUInt8> INST_sb_fifoM_enqP_dummy_2_0;
  MOD_Wire<tUInt8> INST_sb_fifoM_enqP_dummy_2_1;
  MOD_Wire<tUInt8> INST_sb_fifoM_enqP_dummy_2_2;
  MOD_Wire<tUInt8> INST_sb_fifoM_enqP_lat_0;
  MOD_Wire<tUInt8> INST_sb_fifoM_enqP_lat_1;
  MOD_Wire<tUInt8> INST_sb_fifoM_enqP_lat_2;
  MOD_Reg<tUInt8> INST_sb_fifoM_enqP_rl;
  MOD_Reg<tUInt8> INST_stat;
  MOD_Reg<tUInt8> INST_statRedirect_data_0_dummy2_0;
  MOD_Reg<tUInt8> INST_statRedirect_data_0_dummy2_1;
  MOD_Wire<tUInt8> INST_statRedirect_data_0_dummy_0_0;
  MOD_Wire<tUInt8> INST_statRedirect_data_0_dummy_0_1;
  MOD_Wire<tUInt8> INST_statRedirect_data_0_dummy_1_0;
  MOD_Wire<tUInt8> INST_statRedirect_data_0_dummy_1_1;
  MOD_Wire<tUInt8> INST_statRedirect_data_0_lat_0;
  MOD_Wire<tUInt8> INST_statRedirect_data_0_lat_1;
  MOD_Reg<tUInt8> INST_statRedirect_data_0_rl;
  MOD_Reg<tUInt8> INST_statRedirect_deqP_dummy2_0;
  MOD_Reg<tUInt8> INST_statRedirect_deqP_dummy2_1;
  MOD_Wire<tUInt8> INST_statRedirect_deqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_statRedirect_deqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_statRedirect_deqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_statRedirect_deqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_statRedirect_deqP_lat_0;
  MOD_Wire<tUInt8> INST_statRedirect_deqP_lat_1;
  MOD_Reg<tUInt8> INST_statRedirect_deqP_rl;
  MOD_Reg<tUInt8> INST_statRedirect_enqP_dummy2_0;
  MOD_Reg<tUInt8> INST_statRedirect_enqP_dummy2_1;
  MOD_Wire<tUInt8> INST_statRedirect_enqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_statRedirect_enqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_statRedirect_enqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_statRedirect_enqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_statRedirect_enqP_lat_0;
  MOD_Wire<tUInt8> INST_statRedirect_enqP_lat_1;
  MOD_Reg<tUInt8> INST_statRedirect_enqP_rl;
 
 /* Constructor */
 public:
  MOD_mkProc(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
  tUWide PORT_cpuToHost;
 
 /* Publicly accessible definitions */
 public:
  tUInt8 DEF_cop_started____d164;
  tUInt8 DEF_IF_d2e_data_0_118_BITS_422_TO_419_123_EQ_9_124_ETC___d1156;
  tUInt8 DEF_d2e_data_0_118_BIT_194___d1125;
  tUInt8 DEF_IF_d2e_data_0_118_BITS_422_TO_419_123_EQ_9_124_ETC___d1173;
  tUInt8 DEF_d2e_data_0_118_BITS_422_TO_419___d1123;
  tUInt8 DEF_x__h33079;
  tUInt8 DEF_x__h31736;
  tUInt8 DEF_IF_IF_sb_fifoE_enqP_dummy2_0_52_AND_sb_fifoE_e_ETC___d467;
  tUWide DEF_m2w_data_0___d1518;
  tUWide DEF_e2m_data_0___d1338;
  tUWide DEF_d2e_data_0___d1118;
  tUWide DEF_f2d_data_0___d378;
  tUInt8 DEF_sb_fifoM_data_3___d518;
  tUInt8 DEF_sb_fifoM_data_2___d516;
  tUInt8 DEF_sb_fifoM_data_1___d514;
  tUInt8 DEF_sb_fifoM_data_0___d512;
  tUInt8 DEF_sb_fifoE_data_3___d369;
  tUInt8 DEF_sb_fifoE_data_2___d367;
  tUInt8 DEF_sb_fifoE_data_1___d365;
  tUInt8 DEF_sb_fifoE_data_0___d363;
  tUInt8 DEF_upd__h49615;
  tUInt8 DEF_upd__h32422;
  tUInt8 DEF_upd__h32830;
  tUInt8 DEF_upd__h49282;
  tUInt8 DEF_upd__h30200;
  tUInt8 DEF_upd__h31487;
  tUInt8 DEF_condFlag___d1131;
  tUInt8 DEF_upd__h47039;
  tUInt8 DEF_upd__h44128;
  tUInt8 DEF_upd__h43814;
  tUInt8 DEF_upd__h43395;
  tUInt8 DEF_upd__h41417;
  tUInt8 DEF_upd__h41103;
  tUInt8 DEF_upd__h39782;
  tUInt8 DEF_upd__h35144;
  tUInt8 DEF_upd__h34830;
  tUInt8 DEF_upd__h30531;
  tUInt8 DEF_upd__h29551;
  tUInt8 DEF_upd__h29237;
  tUInt8 DEF_upd__h47514;
  tUInt8 DEF_upd__h49970;
  tUInt8 DEF_upd__h50028;
  tUInt8 DEF_upd__h27158;
  tUInt8 DEF_upd__h44730;
  tUInt8 DEF_upd__h26506;
  tUInt8 DEF_upd__h42543;
  tUInt8 DEF_sb_fifoM_deqP_dummy2_1__h32390;
  tUInt8 DEF_sb_fifoM_deqP_dummy2_0__h49651;
  tUInt8 DEF_sb_fifoM_enqP_dummy2_2__h32999;
  tUInt8 DEF_sb_fifoM_enqP_dummy2_1__h32984;
  tUInt8 DEF_sb_fifoM_enqP_dummy2_0__h32971;
  tUInt8 DEF_sb_fifoE_deqP_dummy2_1__h30168;
  tUInt8 DEF_sb_fifoE_deqP_dummy2_0__h49318;
  tUInt8 DEF_sb_fifoE_enqP_dummy2_2__h31656;
  tUInt8 DEF_sb_fifoE_enqP_dummy2_1__h31641;
  tUInt8 DEF_sb_fifoE_enqP_dummy2_0__h31628;
  tUInt8 DEF_m2w_deqP_dummy2_1__h44096;
  tUInt8 DEF_m2w_deqP_dummy2_0__h47075;
  tUInt8 DEF_m2w_enqP_dummy2_1__h43934;
  tUInt8 DEF_m2w_enqP_dummy2_0__h43921;
  tUInt8 DEF_e2m_deqP_dummy2_1__h41385;
  tUInt8 DEF_e2m_deqP_dummy2_0__h43431;
  tUInt8 DEF_e2m_enqP_dummy2_1__h41223;
  tUInt8 DEF_e2m_enqP_dummy2_0__h41210;
  tUInt8 DEF_d2e_deqP_dummy2_1__h35112;
  tUInt8 DEF_d2e_deqP_dummy2_0__h39818;
  tUInt8 DEF_d2e_enqP_dummy2_1__h34950;
  tUInt8 DEF_d2e_enqP_dummy2_0__h34937;
  tUInt8 DEF_f2d_deqP_dummy2_1__h29519;
  tUInt8 DEF_f2d_deqP_dummy2_0__h30567;
  tUInt8 DEF_f2d_enqP_dummy2_1__h29357;
  tUInt8 DEF_f2d_enqP_dummy2_0__h29344;
  tUInt8 DEF_statRedirect_deqP_dummy2_1__h47634;
  tUInt8 DEF_statRedirect_deqP_dummy2_0__h47621;
  tUInt8 DEF_statRedirect_enqP_dummy2_1__h49996;
  tUInt8 DEF_statRedirect_enqP_dummy2_0__h47440;
  tUInt8 DEF_memRedirect_deqP_dummy2_1__h27278;
  tUInt8 DEF_memRedirect_deqP_dummy2_0__h27265;
  tUInt8 DEF_memRedirect_enqP_dummy2_1__h27059;
  tUInt8 DEF_memRedirect_enqP_dummy2_0__h44766;
  tUInt8 DEF_execRedirect_deqP_dummy2_1__h26626;
  tUInt8 DEF_execRedirect_deqP_dummy2_0__h26613;
  tUInt8 DEF_execRedirect_enqP_dummy2_1__h26407;
  tUInt8 DEF_execRedirect_enqP_dummy2_0__h42579;
  tUInt8 DEF_eEpoch__h40130;
  tUInt64 DEF_valP__h40187;
  tUInt64 DEF_d2e_data_0_118_BITS_193_TO_130___d1174;
  tUInt8 DEF_e2m_data_0_338_BITS_538_TO_535___d1341;
  tUInt8 DEF_iCode__h38687;
  tUInt8 DEF_fCode__h38688;
  tUInt8 DEF_regA__h38689;
  tUInt8 DEF_regB__h38690;
  tUInt8 DEF_sb_fifoM_data_3_18_BITS_3_TO_0___d537;
  tUInt8 DEF_sb_fifoM_data_2_16_BITS_3_TO_0___d536;
  tUInt8 DEF_sb_fifoM_data_1_14_BITS_3_TO_0___d535;
  tUInt8 DEF_sb_fifoM_data_0_12_BITS_3_TO_0___d534;
  tUInt8 DEF_sb_fifoE_data_3_69_BITS_3_TO_0___d445;
  tUInt8 DEF_sb_fifoE_data_2_67_BITS_3_TO_0___d444;
  tUInt8 DEF_sb_fifoE_data_0_63_BITS_3_TO_0___d442;
  tUInt8 DEF_sb_fifoE_data_1_65_BITS_3_TO_0___d443;
  tUInt8 DEF_d2e_data_0_118_BITS_415_TO_413___d1127;
  tUInt8 DEF_n__read__h49614;
  tUInt8 DEF_n__read__h49281;
  tUInt8 DEF_x__h33046;
  tUInt8 DEF_x__h32247;
  tUInt8 DEF_x__h31703;
  tUInt8 DEF_x__h30025;
  tUInt8 DEF_m2w_data_0_518_BIT_539___d1519;
  tUInt8 DEF_e2m_data_0_338_BIT_539___d1339;
  tUInt8 DEF_sb_fifoM_data_3_18_BIT_5___d519;
  tUInt8 DEF_sb_fifoM_data_3_18_BIT_4___d530;
  tUInt8 DEF_sb_fifoM_data_2_16_BIT_5___d517;
  tUInt8 DEF_sb_fifoM_data_2_16_BIT_4___d529;
  tUInt8 DEF_sb_fifoM_data_1_14_BIT_5___d515;
  tUInt8 DEF_sb_fifoM_data_1_14_BIT_4___d528;
  tUInt8 DEF_sb_fifoM_data_0_12_BIT_5___d513;
  tUInt8 DEF_sb_fifoM_data_0_12_BIT_4___d527;
  tUInt8 DEF_sb_fifoE_data_3_69_BIT_5___d370;
  tUInt8 DEF_sb_fifoE_data_3_69_BIT_4___d430;
  tUInt8 DEF_sb_fifoE_data_2_67_BIT_5___d368;
  tUInt8 DEF_sb_fifoE_data_2_67_BIT_4___d429;
  tUInt8 DEF_sb_fifoE_data_0_63_BIT_5___d364;
  tUInt8 DEF_sb_fifoE_data_0_63_BIT_4___d427;
  tUInt8 DEF_sb_fifoE_data_1_65_BIT_5___d366;
  tUInt8 DEF_sb_fifoE_data_1_65_BIT_4___d428;
  tUInt8 DEF_condFlag_131_BIT_2___d1133;
  tUInt8 DEF_condFlag_131_BIT_1___d1138;
  tUInt8 DEF_condFlag_131_BIT_0___d1132;
  tUInt8 DEF_SEL_ARR_sb_fifoM_data_0_12_BITS_3_TO_0_34_sb_f_ETC___d582;
  tUInt8 DEF_ptr__h33257;
  tUInt8 DEF_SEL_ARR_sb_fifoM_data_0_12_BITS_3_TO_0_34_sb_f_ETC___d568;
  tUInt8 DEF_ptr__h33116;
  tUInt8 DEF_SEL_ARR_sb_fifoM_data_0_12_BITS_3_TO_0_34_sb_f_ETC___d593;
  tUInt8 DEF_y__h33078;
  tUInt8 DEF_SEL_ARR_sb_fifoM_data_0_12_BITS_3_TO_0_34_sb_f_ETC___d539;
  tUInt8 DEF_ptr__h32221;
  tUInt8 DEF_SEL_ARR_sb_fifoE_data_0_63_BITS_3_TO_0_42_sb_f_ETC___d490;
  tUInt8 DEF_ptr__h31914;
  tUInt8 DEF_SEL_ARR_sb_fifoE_data_0_63_BITS_3_TO_0_42_sb_f_ETC___d476;
  tUInt8 DEF_ptr__h31773;
  tUInt8 DEF_SEL_ARR_sb_fifoE_data_0_63_BITS_3_TO_0_42_sb_f_ETC___d501;
  tUInt8 DEF_y__h31735;
  tUInt8 DEF_SEL_ARR_sb_fifoE_data_0_63_BITS_3_TO_0_42_sb_f_ETC___d447;
  tUInt8 DEF_ptr__h29999;
  tUInt8 DEF_SEL_ARR_sb_fifoM_data_0_12_BIT_4_27_sb_fifoM_d_ETC___d580;
  tUInt8 DEF_SEL_ARR_sb_fifoM_data_0_12_BIT_4_27_sb_fifoM_d_ETC___d566;
  tUInt8 DEF_SEL_ARR_sb_fifoM_data_0_12_BIT_4_27_sb_fifoM_d_ETC___d591;
  tUInt8 DEF_SEL_ARR_sb_fifoM_data_0_12_BIT_4_27_sb_fifoM_d_ETC___d532;
  tUInt8 DEF_SEL_ARR_sb_fifoM_data_0_12_BIT_5_13_sb_fifoM_d_ETC___d579;
  tUInt8 DEF_SEL_ARR_sb_fifoM_data_0_12_BIT_5_13_sb_fifoM_d_ETC___d565;
  tUInt8 DEF_SEL_ARR_sb_fifoM_data_0_12_BIT_5_13_sb_fifoM_d_ETC___d590;
  tUInt8 DEF_SEL_ARR_sb_fifoM_data_0_12_BIT_5_13_sb_fifoM_d_ETC___d526;
  tUInt8 DEF_SEL_ARR_sb_fifoE_data_0_63_BIT_5_64_sb_fifoE_d_ETC___d487;
  tUInt8 DEF_SEL_ARR_sb_fifoE_data_0_63_BIT_5_64_sb_fifoE_d_ETC___d473;
  tUInt8 DEF_SEL_ARR_sb_fifoE_data_0_63_BIT_5_64_sb_fifoE_d_ETC___d498;
  tUInt8 DEF_SEL_ARR_sb_fifoE_data_0_63_BIT_5_64_sb_fifoE_d_ETC___d377;
  tUInt8 DEF_SEL_ARR_sb_fifoE_data_0_63_BIT_4_27_sb_fifoE_d_ETC___d488;
  tUInt8 DEF_SEL_ARR_sb_fifoE_data_0_63_BIT_4_27_sb_fifoE_d_ETC___d474;
  tUInt8 DEF_SEL_ARR_sb_fifoE_data_0_63_BIT_4_27_sb_fifoE_d_ETC___d499;
  tUInt8 DEF_SEL_ARR_sb_fifoE_data_0_63_BIT_4_27_sb_fifoE_d_ETC___d432;
  tUInt8 DEF_d2e_data_0_118_BIT_0_119_EQ_eEpoch_120___d1121;
  tUInt8 DEF_IF_e2m_data_0_338_BIT_539_339_THEN_e2m_data_0__ETC___d1343;
  tUInt64 DEF_IF_IF_d2e_data_0_118_BITS_422_TO_419_123_EQ_9__ETC___d1178;
  tUInt64 DEF_IF_d2e_data_0_118_BITS_422_TO_419_123_EQ_9_124_ETC___d1177;
  tUInt8 DEF_d2e_data_0_118_BITS_415_TO_413_127_EQ_0_128_OR_ETC___d1170;
  tUInt8 DEF_f2d_data_0_78_BITS_208_TO_205_79_EQ_0b1100___d399;
  tUInt8 DEF_f2d_data_0_78_BITS_208_TO_205_79_EQ_0b1000_96__ETC___d398;
  tUInt8 DEF_f2d_data_0_78_BITS_208_TO_205_79_EQ_0b1001___d397;
  tUInt8 DEF_f2d_data_0_78_BITS_208_TO_205_79_EQ_0b1000___d396;
  tUInt8 DEF_f2d_data_0_78_BITS_208_TO_205_79_EQ_0b111___d392;
  tUInt8 DEF_IF_e2m_data_0_338_BIT_539_339_THEN_e2m_data_0__ETC___d1342;
  tUInt8 DEF_IF_f2d_data_0_78_BITS_208_TO_205_79_EQ_0b100_8_ETC___d441;
  tUInt8 DEF_IF_f2d_data_0_78_BITS_208_TO_205_79_EQ_0b100_8_ETC___d618;
  tUInt8 DEF_cnt1__h26181;
  tUInt8 DEF_IF_sb_fifoM_deqP_lat_0_whas__49_THEN_sb_fifoM__ETC___d152;
  tUInt8 DEF_cnt1__h23132;
  tUInt8 DEF_f2d_data_0_78_BITS_204_TO_201_18_EQ_0b0___d419;
  tUInt8 DEF_f2d_data_0_78_BITS_208_TO_205_79_EQ_0b100___d387;
  tUInt8 DEF_f2d_data_0_78_BITS_208_TO_205_79_EQ_0b10___d390;
  tUInt8 DEF_f2d_data_0_78_BITS_208_TO_205_79_EQ_0b110___d391;
  tUInt8 DEF_f2d_data_0_78_BITS_208_TO_205_79_EQ_0b1010___d394;
  tUInt8 DEF_f2d_data_0_78_BITS_208_TO_205_79_EQ_0b1011___d395;
  tUInt8 DEF_IF_f2d_data_0_78_BITS_208_TO_205_79_EQ_0b1001__ETC___d438;
  tUInt8 DEF_f2d_data_0_78_BITS_208_TO_205_79_EQ_0b101___d388;
  tUInt8 DEF_f2d_data_0_78_BITS_208_TO_205_79_EQ_0b11___d385;
  tUInt8 DEF_f2d_data_0_78_BITS_208_TO_205_79_EQ_0b0___d380;
  tUInt8 DEF_IF_sb_fifoE_deqP_lat_0_whas__32_THEN_sb_fifoE__ETC___d135;
  tUInt8 DEF_y__h47667;
  tUInt8 DEF_x__h47666;
  tUInt8 DEF_IF_statRedirect_enqP_lat_0_whas__2_THEN_statRe_ETC___d55;
  tUInt8 DEF_n__read__h47038;
  tUInt8 DEF_n__read__h44729;
  tUInt8 DEF_IF_m2w_deqP_lat_0_whas__15_THEN_m2w_deqP_lat_0_ETC___d118;
  tUInt8 DEF_x__h44166;
  tUInt8 DEF_n__read__h43394;
  tUInt8 DEF_n__read__h42542;
  tUInt8 DEF_IF_e2m_deqP_lat_0_whas__01_THEN_e2m_deqP_lat_0_ETC___d104;
  tUInt8 DEF_x__h41455;
  tUInt8 DEF_n__read__h39781;
  tUInt8 DEF_IF_d2e_deqP_lat_0_whas__7_THEN_d2e_deqP_lat_0__ETC___d90;
  tUInt8 DEF_x__h35182;
  tUInt8 DEF_n__read__h30530;
  tUInt8 DEF_y__h27311;
  tUInt8 DEF_y__h26659;
  tUInt8 DEF_IF_f2d_deqP_lat_0_whas__3_THEN_f2d_deqP_lat_0__ETC___d76;
  tUInt8 DEF_x__h29589;
  tUInt8 DEF_NOT_d2e_data_0_118_BIT_194_125___d1158;
  tUInt8 DEF_d2e_data_0_118_BITS_422_TO_419_123_EQ_10___d1153;
  tUInt8 DEF_IF_d2e_data_0_118_BITS_415_TO_413_127_EQ_1_130_ETC___d1169;
  tUInt8 DEF_NOT_condFlag_131_BIT_0_132_159_AND_condFlag_13_ETC___d1160;
  tUInt8 DEF_IF_d2e_data_0_118_BITS_415_TO_413_127_EQ_1_130_ETC___d1150;
  tUInt8 DEF_condFlag_131_BIT_0_132_OR_NOT_condFlag_131_BIT_ETC___d1135;
  tUInt8 DEF_NOT_condFlag_131_BIT_2_133___d1134;
  tUInt8 DEF_condFlag_131_BIT_1_138_AND_NOT_condFlag_131_BI_ETC___d1161;
  tUInt8 DEF_NOT_condFlag_131_BIT_1_138_139_OR_condFlag_131_ETC___d1140;
  tUInt8 DEF_NOT_condFlag_131_BIT_1_138_139_AND_NOT_condFla_ETC___d1163;
  tUInt8 DEF_condFlag_131_BIT_1_138_OR_condFlag_131_BIT_2_133___d1144;
  tUInt8 DEF_NOT_f2d_data_0_78_BITS_208_TO_205_79_EQ_0b1001_97___d416;
  tUInt8 DEF_NOT_f2d_data_0_78_BITS_208_TO_205_79_EQ_0b1000_96___d415;
  tUInt8 DEF_d2e_data_0_118_BITS_412_TO_349_157_EQ_IF_IF_d2_ETC___d1179;
  tUInt8 DEF_IF_f2d_data_0_78_BITS_208_TO_205_79_EQ_0b100_8_ETC___d664;
  tUInt8 DEF_IF_f2d_data_0_78_BITS_208_TO_205_79_EQ_0b100_8_ETC___d658;
  tUInt8 DEF_IF_f2d_data_0_78_BITS_208_TO_205_79_EQ_0b100_8_ETC___d652;
  tUInt8 DEF_IF_f2d_data_0_78_BITS_208_TO_205_79_EQ_0b100_8_ETC___d646;
  tUInt8 DEF_IF_f2d_data_0_78_BITS_208_TO_205_79_EQ_0b100_8_ETC___d637;
  tUInt8 DEF_IF_f2d_data_0_78_BITS_208_TO_205_79_EQ_0b100_8_ETC___d631;
  tUInt8 DEF_IF_f2d_data_0_78_BITS_208_TO_205_79_EQ_0b100_8_ETC___d625;
  tUInt8 DEF_IF_f2d_data_0_78_BITS_208_TO_205_79_EQ_0b100_8_ETC___d619;
  tUInt8 DEF_IF_IF_sb_fifoM_enqP_dummy2_0_44_AND_sb_fifoM_e_ETC___d598;
  tUInt8 DEF_IF_IF_sb_fifoE_enqP_dummy2_0_52_AND_sb_fifoE_e_ETC___d506;
  tUInt8 DEF_IF_f2d_data_0_78_BITS_208_TO_205_79_EQ_0b100_8_ETC___d594;
  tUInt8 DEF_IF_f2d_data_0_78_BITS_208_TO_205_79_EQ_0b100_8_ETC___d583;
  tUInt8 DEF_IF_f2d_data_0_78_BITS_208_TO_205_79_EQ_0b100_8_ETC___d569;
  tUInt8 DEF_IF_f2d_data_0_78_BITS_208_TO_205_79_EQ_0b100_8_ETC___d540;
  tUInt8 DEF_IF_f2d_data_0_78_BITS_208_TO_205_79_EQ_0b100_8_ETC___d502;
  tUInt8 DEF_IF_f2d_data_0_78_BITS_208_TO_205_79_EQ_0b100_8_ETC___d491;
  tUInt8 DEF_IF_f2d_data_0_78_BITS_208_TO_205_79_EQ_0b100_8_ETC___d477;
  tUInt8 DEF_IF_f2d_data_0_78_BITS_208_TO_205_79_EQ_0b100_8_ETC___d448;
  tUInt8 DEF_f2d_data_0_78_BITS_208_TO_205_79_EQ_0b1___d382;
  tUInt8 DEF_d2e_data_0_118_BITS_415_TO_413_127_EQ_0___d1128;
  tUInt8 DEF_NOT_f2d_data_0_78_BITS_208_TO_205_79_EQ_0b100__ETC___d592;
  tUInt8 DEF_NOT_f2d_data_0_78_BITS_208_TO_205_79_EQ_0b100__ETC___d426;
  tUInt8 DEF_NOT_f2d_data_0_78_BITS_208_TO_205_79_EQ_0b100__ETC___d581;
  tUInt8 DEF_NOT_f2d_data_0_78_BITS_208_TO_205_79_EQ_0b100__ETC___d567;
  tUInt8 DEF_NOT_f2d_data_0_78_BITS_208_TO_205_79_EQ_0b100__ETC___d533;
  tUInt8 DEF_NOT_f2d_data_0_78_BITS_208_TO_205_79_EQ_0b100__ETC___d500;
  tUInt8 DEF_NOT_f2d_data_0_78_BITS_208_TO_205_79_EQ_0b100__ETC___d489;
  tUInt8 DEF_NOT_f2d_data_0_78_BITS_208_TO_205_79_EQ_0b100__ETC___d475;
  tUInt8 DEF_NOT_f2d_data_0_78_BITS_208_TO_205_79_EQ_0b100__ETC___d433;
  tUInt8 DEF_NOT_m2w_data_0_518_BIT_539_519___d1520;
  tUInt8 DEF_NOT_e2m_data_0_338_BIT_539_339___d1340;
  tUInt8 DEF_NOT_IF_e2m_data_0_338_BIT_539_339_THEN_e2m_dat_ETC___d1344;
  tUInt8 DEF_NOT_d2e_data_0_118_BITS_415_TO_413_127_EQ_0_12_ETC___d1151;
  tUInt8 DEF_NOT_condFlag_131_BIT_1_138___d1139;
  tUInt8 DEF_IF_IF_sb_fifoM_enqP_dummy2_0_44_AND_sb_fifoM_e_ETC___d587;
  tUInt8 DEF_IF_IF_sb_fifoM_enqP_dummy2_0_44_AND_sb_fifoM_e_ETC___d573;
  tUInt8 DEF_IF_IF_sb_fifoM_enqP_dummy2_0_44_AND_sb_fifoM_e_ETC___d559;
  tUInt8 DEF_IF_IF_sb_fifoE_enqP_dummy2_0_52_AND_sb_fifoE_e_ETC___d495;
  tUInt8 DEF_IF_IF_sb_fifoE_enqP_dummy2_0_52_AND_sb_fifoE_e_ETC___d481;
  tUInt8 DEF_NOT_f2d_data_0_78_BITS_208_TO_205_79_EQ_0b0_80_ETC___d613;
  tUInt8 DEF_NOT_f2d_data_0_78_BITS_204_TO_201_18_EQ_0b0_19___d420;
  tUInt8 DEF_NOT_f2d_data_0_78_BITS_208_TO_205_79_EQ_0b100_87___d410;
  tUInt8 DEF_NOT_f2d_data_0_78_BITS_208_TO_205_79_EQ_0b101_88___d389;
  tUInt8 DEF_NOT_f2d_data_0_78_BITS_208_TO_205_79_EQ_0b10_90___d411;
  tUInt8 DEF_NOT_f2d_data_0_78_BITS_208_TO_205_79_EQ_0b110_91___d412;
  tUInt8 DEF_NOT_f2d_data_0_78_BITS_208_TO_205_79_EQ_0b111_92___d393;
  tUInt8 DEF_NOT_f2d_data_0_78_BITS_208_TO_205_79_EQ_0b1010_94___d413;
  tUInt8 DEF_NOT_f2d_data_0_78_BITS_208_TO_205_79_EQ_0b1011_95___d414;
  tUInt8 DEF_NOT_f2d_data_0_78_BITS_208_TO_205_79_EQ_0b1000_ETC___d417;
  tUInt8 DEF_NOT_f2d_data_0_78_BITS_208_TO_205_79_EQ_0b0_80_ETC___d384;
  tUInt8 DEF_NOT_f2d_data_0_78_BITS_208_TO_205_79_EQ_0b1_82___d383;
  tUInt8 DEF_NOT_f2d_data_0_78_BITS_208_TO_205_79_EQ_0b11_85___d386;
  tUInt8 DEF_NOT_f2d_data_0_78_BITS_208_TO_205_79_EQ_0b0_80___d381;
  tUInt8 DEF_x__h33077;
  tUInt8 DEF_x__h31734;
 
 /* Local definitions */
 private:
  tUWide DEF_inst__h27589;
  tUInt64 DEF_upd__h28023;
  tUInt64 DEF_upd__h28156;
  tUInt64 DEF_upd__h27760;
  tUInt64 DEF_upd__h27893;
  tUInt8 DEF_statRedirect_data_0_rl__h8396;
  tUInt8 DEF_upd__h27091;
  tUInt8 DEF_upd__h26439;
  tUWide DEF_inst__h29963;
  tUWide DEF_f2d_data_0_78_BITS_64_TO_0___d1006;
  tUWide DEF_IF_e2m_data_0_338_BIT_539_339_THEN_IF_e2m_data_ETC___d1450;
  tUWide DEF_IF_e2m_data_0_338_BIT_539_339_THEN_e2m_data_0__ETC___d1440;
  tUWide DEF_DONTCARE_CONCAT_DONTCARE_CONCAT_DONTCARE_441_C_ETC___d1449;
  tUWide DEF_IF_d2e_data_0_118_BIT_0_119_EQ_eEpoch_120_121__ETC___d1305;
  tUWide DEF_IF_d2e_data_0_118_BITS_422_TO_419_123_EQ_9_124_ETC___d1303;
  tUWide DEF_DONTCARE_CONCAT_DONTCARE___d1304;
  tUWide DEF_IF_d2e_data_0_118_BIT_0_119_EQ_eEpoch_120_121__ETC___d1273;
  tUWide DEF_d2e_data_0_118_BIT_194_125_CONCAT_IF_d2e_data__ETC___d1271;
  tUWide DEF_DONTCARE_CONCAT_DONTCARE___d1272;
  tUWide DEF_IF_d2e_data_0_118_BIT_0_119_EQ_eEpoch_120_121__ETC___d1267;
  tUWide DEF_NOT_d2e_data_0_118_BITS_418_TO_416_220_EQ_0_22_ETC___d1265;
  tUWide DEF_DONTCARE_CONCAT_DONTCARE___d1266;
  tUWide DEF_IF_d2e_data_0_118_BIT_0_119_EQ_eEpoch_120_121__ETC___d1270;
  tUWide DEF_d2e_data_0_118_BIT_324_224_CONCAT_IF_d2e_data__ETC___d1268;
  tUWide DEF_DONTCARE_CONCAT_DONTCARE___d1269;
  tUInt64 DEF_IF_execRedirect_data_0_lat_0_whas_THEN_execRed_ETC___d6;
  tUInt64 DEF_IF_memRedirect_data_0_lat_0_whas__4_THEN_memRe_ETC___d27;
  tUInt8 DEF_IF_statRedirect_data_0_lat_0_whas__5_THEN_stat_ETC___d48;
  tUInt8 DEF_IF_memRedirect_enqP_lat_0_whas__1_THEN_memRedi_ETC___d34;
  tUInt8 DEF_IF_execRedirect_enqP_lat_0_whas__0_THEN_execRe_ETC___d13;
  tUWide DEF_e2m_data_0_338_BIT_539_339_CONCAT_IF_e2m_data__ETC___d1451;
  tUWide DEF_d2e_data_0_118_BIT_0_119_EQ_eEpoch_120_121_CON_ETC___d1312;
  tUWide DEF_IF_d2e_data_0_118_BIT_0_119_EQ_eEpoch_120_121__ETC___d1311;
  tUWide DEF_DONTCARE_CONCAT_DONTCARE_CONCAT_DONTCARE_CONCA_ETC___d1448;
  tUWide DEF__0_OR_e2m_data_0_338_BIT_528_368_369_CONCAT_IF__ETC___d1439;
  tUWide DEF_IF_d2e_data_0_118_BIT_0_119_EQ_eEpoch_120_121__ETC___d1310;
  tUWide DEF_DONTCARE_CONCAT_DONTCARE___d1442;
  tUWide DEF_DONTCARE_CONCAT_DONTCARE_CONCAT_DONTCARE_CONCA_ETC___d1447;
  tUWide DEF__0_OR_e2m_data_0_338_BIT_522_372_373_CONCAT_IF__ETC___d1376;
  tUWide DEF__0_OR_e2m_data_0_338_BIT_457_377_378_CONCAT_IF__ETC___d1438;
  tUWide DEF_IF_d2e_data_0_118_BIT_0_119_EQ_eEpoch_120_121__ETC___d1309;
  tUWide DEF_DONTCARE_CONCAT_DONTCARE___d1443;
  tUWide DEF_DONTCARE_CONCAT_DONTCARE_CONCAT_DONTCARE_CONCA_ETC___d1446;
  tUWide DEF__0_OR_e2m_data_0_338_BIT_392_381_382_CONCAT_IF__ETC___d1385;
  tUWide DEF_IF_e2m_data_0_338_BIT_539_339_THEN_e2m_data_0__ETC___d1437;
  tUWide DEF_IF_f2d_data_0_78_BITS_208_TO_205_79_EQ_0b0_80__ETC___d1007;
  tUWide DEF_IF_f2d_data_0_78_BITS_208_TO_205_79_EQ_0b0_80__ETC___d1005;
  tUWide DEF_IF_d2e_data_0_118_BIT_0_119_EQ_eEpoch_120_121__ETC___d1308;
  tUWide DEF_IF_f2d_data_0_78_BITS_208_TO_205_79_EQ_0b0_80__ETC___d1004;
  tUWide DEF_IF_f2d_data_0_78_BITS_208_TO_205_79_EQ_0b0_80__ETC___d1003;
  tUWide DEF_DONTCARE_CONCAT_DONTCARE_CONCAT_DONTCARE_CONCA_ETC___d1445;
  tUWide DEF_e2m_data_0_338_BITS_198_TO_194_417_CONCAT_IF_e_ETC___d1436;
  tUWide DEF_IF_f2d_data_0_78_BITS_208_TO_205_79_EQ_0b0_80__ETC___d1002;
  tUWide DEF_NOT_f2d_data_0_78_BITS_208_TO_205_79_EQ_0b0_80_ETC___d963;
  tUWide DEF_NOT_f2d_data_0_78_BITS_208_TO_205_79_EQ_0b0_80_ETC___d1001;
  tUWide DEF_IF_d2e_data_0_118_BIT_0_119_EQ_eEpoch_120_121__ETC___d1307;
  tUWide DEF_iMem_req_IF_IF_IF_execRedirect_enqP_dummy2_1_6_ETC___d354;
  tUWide DEF_IF_IF_IF_execRedirect_enqP_dummy2_1_69_THEN_IF_ETC___d353;
  tUWide DEF_DONTCARE_CONCAT_DONTCARE_CONCAT_DONTCARE_CONCA_ETC___d1444;
  tUWide DEF_IF_IF_e2m_data_0_338_BIT_539_339_THEN_e2m_data_ETC___d1435;
  tUWide DEF_IF_d2e_data_0_118_BIT_0_119_EQ_eEpoch_120_121__ETC___d1306;
  tUWide DEF_NOT_f2d_data_0_78_BITS_208_TO_205_79_EQ_0b0_80_ETC___d997;
  tUWide DEF_NOT_f2d_data_0_78_BITS_208_TO_205_79_EQ_0b0_80_ETC___d1000;
  tUWide DEF_NOT_IF_e2m_data_0_338_BIT_539_339_THEN_e2m_dat_ETC___d1480;
 
 /* Rules */
 public:
  void RL_execRedirect_data_0_canon();
  void RL_execRedirect_enqP_canon();
  void RL_execRedirect_deqP_canon();
  void RL_memRedirect_data_0_canon();
  void RL_memRedirect_enqP_canon();
  void RL_memRedirect_deqP_canon();
  void RL_statRedirect_data_0_canon();
  void RL_statRedirect_enqP_canon();
  void RL_statRedirect_deqP_canon();
  void RL_f2d_enqP_canon();
  void RL_f2d_deqP_canon();
  void RL_d2e_enqP_canon();
  void RL_d2e_deqP_canon();
  void RL_e2m_enqP_canon();
  void RL_e2m_deqP_canon();
  void RL_m2w_enqP_canon();
  void RL_m2w_deqP_canon();
  void RL_sb_fifoE_enqP_canon();
  void RL_sb_fifoE_deqP_canon();
  void RL_sb_fifoM_enqP_canon();
  void RL_sb_fifoM_deqP_canon();
  void RL_doFetch();
  void RL_doDecode();
  void RL_doExec();
  void RL_doMemory();
  void RL_doWriteBack();
  void RL_upd_Stat();
  void RL_statHLT();
  void RL_statINS();
 
 /* Methods */
 public:
  tUWide METH_cpuToHost();
  tUInt8 METH_RDY_cpuToHost();
  void METH_hostToCpu(tUInt64 ARG_hostToCpu_startpc);
  tUInt8 METH_RDY_hostToCpu();
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkProc &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mkProc &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mkProc &backing);
  void vcd_submodules(tVCDDumpType dt, unsigned int levels, MOD_mkProc &backing);
};

#endif /* ifndef __mkProc_h__ */
