xpm_cdc.sv,systemverilog,xpm,../../../../../../../../Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../uart_hello.gen/sources_1/ip/vio_uart_hello/hdl/verilog"incdir="../../../../uart_hello.gen/sources_1/ip/vio_uart_hello/hdl"
xpm_memory.sv,systemverilog,xpm,../../../../../../../../Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../uart_hello.gen/sources_1/ip/vio_uart_hello/hdl/verilog"incdir="../../../../uart_hello.gen/sources_1/ip/vio_uart_hello/hdl"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../Xilinx/Vivado/2022.2/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../uart_hello.gen/sources_1/ip/vio_uart_hello/hdl/verilog"incdir="../../../../uart_hello.gen/sources_1/ip/vio_uart_hello/hdl"
vio_uart_hello.v,verilog,xil_defaultlib,../../../../uart_hello.gen/sources_1/ip/vio_uart_hello/sim/vio_uart_hello.v,incdir="../../../../uart_hello.gen/sources_1/ip/vio_uart_hello/hdl/verilog"incdir="../../../../uart_hello.gen/sources_1/ip/vio_uart_hello/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
