/*
 * Copyright (c) 2016 Synopsys, Inc.
 *
 * Synopsys DP TX Linux Software Driver and documentation (hereinafter,
 * "Software") is an Unsupported proprietary work of Synopsys, Inc. unless
 * otherwise expressly agreed to in writing between Synopsys and you.
 *
 * The Software IS NOT an item of Licensed Software or Licensed Product under
 * any End User Software License Agreement or Agreement for Licensed Product
 * with Synopsys or any supplement thereto. You are permitted to use and
 * redistribute this Software in source and binary forms, with or without
 * modification, provided that redistributions of source code must retain this
 * notice. You may not view, use, disclose, copy or distribute this file or
 * any information contained herein except pursuant to this license grant from
 * Synopsys. If you do not agree with this notice, including the disclaimer
 * below, then you are not authorized to use the Software.
 *
 * THIS SOFTWARE IS BEING DISTRIBUTED BY SYNOPSYS SOLELY ON AN "AS IS" BASIS
 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
 * ARE HEREBY DISCLAIMED. IN NO EVENT SHALL SYNOPSYS BE LIABLE FOR ANY DIRECT,
 * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
 * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
 * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
 * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH
 * DAMAGE.
*/

/*
* Modified by Telechips Inc.
*/


#ifndef __DPTX_REG_H__
#define __DPTX_REG_H__

#include <linux/bitops.h>

/* Constants */
#define DPTX_MP_SINGLE_PIXEL		0
#define DPTX_MP_DUAL_PIXEL		1
#define DPTX_MP_QUAD_PIXEL		2

/* Controller Version Registers */
#define DPTX_VER_NUMBER			0x00
#define DPTX_VER_100a			0x31303061

#define DPTX_VER_TYPE			0x04

#define DPTX_ID					0x08
#define DPTX_ID_DEVICE_ID		0x9001
#define DPTX_ID_VENDOR_ID		0x16c3

/* DPTX Configuration Register */
#define DPTX_CONFIG1			0x100

/* CoreControl Register */
#define DPTX_CCTL				0x200
#define DPTX_SRST_CTRL			0x204

/* MST */
#define DPTX_MST_VCP_TABLE_REG_N(n)	(0x210 + (n) * 4)

#define DP_DPRX_ESI_LEN 14

/* Video Registers. N=0-3 */
#define DPTX_VSAMPLE_CTRL_N(n)		(0x300  + 0x10000 * (n))
#define DPTX_VSAMPLE_RESERVED1_N(n)	(0x304  + 0x10000 * (n))
#define DPTX_VSAMPLE_RESERVED2_N(n)	(0x308  + 0x10000 * (n))
#define DPTX_VSAMPLE_POLARITY_CTRL_N(n)	(0x30C  + 0x10000 * (n))
#define DPTX_VIDEO_CONFIG1_N(n)		(0x310  + 0x10000 * (n))
#define DPTX_VIDEO_CONFIG2_N(n)		(0x314  + 0x10000 * (n))
#define DPTX_VIDEO_CONFIG3_N(n)		(0x318  + 0x10000 * (n))
#define DPTX_VIDEO_CONFIG4_N(n)		(0x31c  + 0x10000 * (n))
#define DPTX_VIDEO_CONFIG5_N(n)		(0x320  + 0x10000 * (n))
#define DPTX_VIDEO_MSA1_N(n)		(0x324  + 0x10000 * (n))
#define DPTX_VIDEO_MSA2_N(n)		(0x328  + 0x10000 * (n))
#define DPTX_VIDEO_MSA3_N(n)		(0x32C  + 0x10000 * (n))
#define DPTX_VG_CONFIG1_N(n)		(0x3804 + 0x10000 * (n))
#define DPTX_VG_CONFIG2_N(n)		(0x3808 + 0x10000 * (n))
#define DPTX_VG_CONFIG3_N(n)		(0x380C + 0x10000 * (n))
#define DPTX_VG_CONFIG4_N(n)		(0x3810 + 0x10000 * (n))
#define DPTX_VG_CONFIG5_N(n)		(0x3814 + 0x10000 * (n))
#define DPTX_VG_SWRST_N(n)		(0x3800 + 0x10000 * (n))

#define DPTX_VIDEO_HBLANK_INTERVAL	0x330
#define DPTX_VIDEO_HBLANK_INTERVAL_N(n)		(0x330 + 0x10000 * (n))

#define DPTX_VIDEO_HBLANK_INTERVAL_SHIFT 16
#define DPTX_VIDEO_HBLANK_INTERVAL_ENABLE 1

/* Audio Registers */
#define DPTX_AUD_CONFIG1		0x400
#define DPTX_AUD_CONFIG1_N(n)	(0x400 + 0x10000 * (n))
#define DPTX_AG_CONFIG1			0x3904
#define DPTX_AG_CONFIG2			0x3908
#define DPTX_AG_CONFIG3			0x390C
#define DPTX_AG_CONFIG4			0x3910
#define DPTX_AG_CONFIG5			0x3914
#define DPTX_AG_CONFIG6			0x3918

/* SecondaryDataPacket Registers */
#define DPTX_SDP_VERTICAL_CTRL			0x500
#define DPTX_SDP_VERTICAL_CTRL_N(n)		(0x500 + 0x10000 * (n))
#define DPTX_SDP_HORIZONTAL_CTRL        0x504
#define DPTX_SDP_HORIZONTAL_CTRL_N(n)	(0x504 + 0x10000 * (n))
#define DPTX_SDP_STATUS			0x508
#define DPTX_SDP_BANK			0x600

/* PHY Layer Control Registers */
#define DPTX_PHYIF_CTRL			0xA00
#define DPTX_PHY_TX_EQ			0xA04
#define DPTX_CUSTOMPAT0			0xA08
#define DPTX_CUSTOMPAT1			0xA0C
#define DPTX_CUSTOMPAT2			0xA10
#define DPTX_PHYREG_CMDADDR		0xC00
#define DPTX_PHYREG_DATA		0xC04
#define DPTX_TYPE_C_CTRL		0xC08

/* PHY CMDADDR REGS*/
#define PHYREG_CMDADDR_PHY_READ_SHIFT 		31
#define PHYREG_CMDADDR_PHY_READ_MASK 		GENMASK(31, 31)
#define PHYREG_CMDADDR_PHY_WRITE_SHIFT 		30
#define PHYREG_CMDADDR_PHY_WRITE_MASK 		GENMASK(30, 30)
#define PHYREG_CMDADDR_PHY_ADDRESS_SHIFT 	0
#define PHYREG_CMDADDR_PHY_ADDRESS_MASK 	GENMASK(15, 0)
#define PHYREG_DATA_PHY_DATA_DATA_MAS 		GENMASK(15, 0)
#define PHYREG_DATA_PHY_DONE 			GENMASK(31, 31)
#define PHYREG_DATA_PHY_DATA 			GENMASK(15, 0)

/* AUX Channel Interface Registers */
#define DPTX_AUX_CMD			0xB00
#define DPTX_AUX_STS			0xB04
#define DPTX_AUX_DATA0			0xB08
#define DPTX_AUX_DATA1			0xB0C
#define DPTX_AUX_DATA2			0xB10
#define DPTX_AUX_DATA3			0xB14

/* Interrupt Registers */
#define DPTX_ISTS				0xD00
#define DPTX_IEN				0xD04
#define DPTX_HPDSTS				0xD08
#define DPTX_HPD_IEN			0xD0C

/* HDCP Registers */
#define DPTX_HDCP_CONFIG			0xE00
#define DPTX_HDCP_API_INT_MSK		0xE10

/* I2C APB Registers */
#define DPTX_I2C_ENABLE			0xc006c
#define DPTX_I2C_CTRL			0xc0000
#define DPTX_I2C_TARGET			0xc0004
#define DPTX_I2C_DATA_CMD		0xc0010
#define DPTX_PLUG_ORIENTATION_MASK	BIT(4)

/* RAM Registers */

#define DPTX_VG_RAM_ADDR_N(n)		(0x381C + 0x10000 * (n))
#define DPTX_VG_WRT_RAM_CTR_N(n)	(0x3820 + 0x10000 * (n))
#define DPTX_VG_WRT_RAM_DATA_N(n)	(0x3824 + 0x10000 * (n))

#define DPTX_VG_RAM_ADDR_START_SHIFT	12
#define DPTX_VG_RAM_ADDR_START_MASK	GENMASK(0, 12)
#define DPTX_VG_RAM_CTR_START_SHIFT	0
#define DPTX_VG_RAM_CTR_START_MASK	BIT(0)
#define DPTX_VG_WRT_RAM_DATA_SHIFT	0
#define DPTX_VG_WRT_RAM_DATA_MASK	GENMASK(0, 7)

/* Register Bitfields */
#define DPTX_ID_DEVICE_ID_SHIFT		16
#define DPTX_ID_DEVICE_ID_MASK		GENMASK(31, 16)
#define DPTX_ID_VENDOR_ID_SHIFT		0
#define DPTX_ID_VENDOR_ID_MASK		GENMASK(15, 0)

#define DPTX_CONFIG1_HDCP_EN					BIT(0)				/* 1 : Enable, 0 : Disable */
#define DPTX_CONFIG1_AUIDO_SELECTED_MASK		GENMASK(1, 2)
#define DPTX_CONFIG1_NUM_STREAMS_SHIFT			16
#define DPTX_CONFIG1_NUM_STREAMS_MASK			GENMASK(18, 16)
#define DPTX_CONFIG1_MP_MODE_SHIFT				19
#define DPTX_CONFIG1_MP_MODE_MASK				GENMASK(21, 19)		/* 1 : Single Pixel Mode, 2 : Dual Pixel Mode, 3 : Quard Pixel Mode */
#define DPTX_CONFIG1_MP_MODE_SINGLE				1
#define DPTX_CONFIG1_MP_MODE_DUAL				2
#define DPTX_CONFIG1_MP_MODE_QUAD				4
#define DPTX_CONFIG1_DSC_EN						BIT(22)				/* 1 : Display Stream Compression Enable, 0 : Disable */
#define DPTX_CONFIG1_FEC_EN						BIT(24)				/* 1 : Enable, 0: Disable */
#define DPTX_CONFIG1_NUM_DSC_ENC_SHIFT			25
#define DPTX_CONFIG1_NUM_DSC_ENC_MASK			GENMASK(28, 25)
#define DPTX_CONFIG1_GEN2_PHY					BIT(29)

#define DPTX_CCTL_SCRAMBLE_DIS					BIT(0)
#define DPTX_CCTL_ENH_FRAME_EN		BIT(1)
#define DPTX_CCTL_FAST_LINK_TRAINED_EN			BIT(2)
#define DPTX_CCTL_SCALE_DOWN_MODE				BIT(3)
#define DPTX_CCTL_ENABLE_MST_MODE	BIT(25)
#define DPTX_CCTL_ENABLE_FEC		BIT(26)
#define DPTX_CCTL_INITIATE_MST_ACT	BIT(28)
#define DPTX_CCTL_ENH_FRAME_FEC_EN	BIT(29)

#define DPTX_SRST_CTRL_CONTROLLER			BIT(0)
#define DPTX_SRST_CTRL_PHY					BIT(1)
#define DPTX_SRST_CTRL_HDCP					BIT(2)
#define DPTX_SRST_CTRL_AUDIO_SAMPLER		BIT(3)
#define DPTX_SRST_CTRL_AUX					BIT(4)
#define DPTX_SRST_VIDEO_RESET_0				BIT(5)
#define DPTX_SRST_VIDEO_RESET_1				BIT(6)
#define DPTX_SRST_VIDEO_RESET_2				BIT(7)
#define DPTX_SRST_VIDEO_RESET_3				BIT(8)
#define DPTX_SRST_AUDIO_SAMPLER_EAM1		BIT(9)
#define DPTX_SRST_AUDIO_SAMPLER_EAM2		BIT(10)
#define DPTX_SRST_AUDIO_SAMPLER_EAM3		BIT(11)

#define DPTX_SRST_VIDEO_RESET_N(n)			BIT(5 + n)

#if 1
#define DPTX_SRST_CTRL_ALL (DPTX_SRST_CTRL_CONTROLLER | \
											DPTX_SRST_CTRL_PHY | \
											DPTX_SRST_CTRL_HDCP | \
											DPTX_SRST_CTRL_AUDIO_SAMPLER | \
											DPTX_SRST_CTRL_AUX | \
											DPTX_SRST_VIDEO_RESET_0 | \
											DPTX_SRST_VIDEO_RESET_1 | \
											DPTX_SRST_VIDEO_RESET_2 | \
											DPTX_SRST_VIDEO_RESET_3 | \
											DPTX_SRST_AUDIO_SAMPLER_EAM1 | \
											DPTX_SRST_AUDIO_SAMPLER_EAM2 | \
											DPTX_SRST_AUDIO_SAMPLER_EAM3)
#else
#define DPTX_SRST_CTRL_ALL (DPTX_SRST_CTRL_CONTROLLER |		\
			    DPTX_SRST_CTRL_HDCP |		\
			    DPTX_SRST_CTRL_AUDIO_SAMPLER |	\
			    DPTX_SRST_CTRL_AUX)
#endif

#define DPTX_PHYIF_CTRL_TPS_SEL_SHIFT	0
#define DPTX_PHYIF_CTRL_TPS_SEL_MASK	GENMASK(3, 0)
#define DPTX_PHYIF_CTRL_TPS_NONE	0
#define DPTX_PHYIF_CTRL_TPS_1		1
#define DPTX_PHYIF_CTRL_TPS_2		2
#define DPTX_PHYIF_CTRL_TPS_3		3
#define DPTX_PHYIF_CTRL_TPS_4		4
#define DPTX_PHYIF_CTRL_TPS_SYM_ERM	5
#define DPTX_PHYIF_CTRL_TPS_PRBS7	6
#define DPTX_PHYIF_CTRL_TPS_CUSTOM80	7
#define DPTX_PHYIF_CTRL_TPS_CP2520_1	8
#define DPTX_PHYIF_CTRL_TPS_CP2520_2	9
#define DPTX_PHYIF_CTRL_RATE_SHIFT	4
#define DPTX_PHYIF_CTRL_RATE_MASK	GENMASK(5, 4)
#define DPTX_PHYIF_CTRL_LANES_SHIFT	6
#define DPTX_PHYIF_CTRL_LANES_MASK	GENMASK(7, 6)
#define DPTX_PHYIF_CTRL_RATE_RBR		0x0
#define DPTX_PHYIF_CTRL_RATE_HBR		0x1
#define DPTX_PHYIF_CTRL_RATE_HBR2		0x2
#define DPTX_PHYIF_CTRL_RATE_HBR3		0x3
#define DPTX_PHYIF_CTRL_XMIT_EN_SHIFT	8
#define DPTX_PHYIF_CTRL_XMIT_EN_MASK				GENMASK(11, 8)
#define DPTX_PHYIF_CTRL_XMIT_EN(lane)				BIT(8 + lane)
#define DPTX_PHYIF_CTRL_BUSY(lane)					BIT(12 + lane)
#define DPTX_PHYIF_CTRL_SSC_DIS						BIT(16)
#define DPTX_PHYIF_CTRL_LANE_PWRDOWN_SHIFT			17
#define DPTX_PHYIF_CTRL_LANE_PWRDOWN_MASK 			GENMASK(20, 17)
#define DPTX_PHYIF_CTRL_WIDTH_SHIFT					25
#define DPTX_PHYIF_CTRL_WIDTH_MASK					BIT(25)

#define DPTX_PHY_TX_EQ_PREEMP_SHIFT(lane)	(6 * lane)
#define DPTX_PHY_TX_EQ_PREEMP_MASK(lane)	GENMASK(6 * lane + 1, 6 * lane)
#define DPTX_PHY_TX_EQ_VSWING_SHIFT(lane)	(6 * lane + 2)
#define DPTX_PHY_TX_EQ_VSWING_MASK(lane)	GENMASK(6 * lane + 3, \
							6 * lane + 2)

#define DPTX_AUX_CMD_REQ_LEN_SHIFT	0
#define DPTX_AUX_CMD_REQ_LEN_MASK	GENMASK(3, 0)
#define DPTX_AUX_CMD_I2C_ADDR_ONLY	BIT(4)
#define DPTX_AUX_CMD_ADDR_SHIFT		8
#define DPTX_AUX_CMD_ADDR_MASK		GENMASK(27, 8)
#define DPTX_AUX_CMD_TYPE_SHIFT		28
#define DPTX_AUX_CMD_TYPE_MASK		GENMASK(31, 28)
#define DPTX_AUX_CMD_TYPE_WRITE		0x0
#define DPTX_AUX_CMD_TYPE_READ		0x1
#define DPTX_AUX_CMD_TYPE_WSU		0x2
#define DPTX_AUX_CMD_TYPE_MOT		0x4
#define DPTX_AUX_CMD_TYPE_NATIVE	0x8

#define DPTX_AUX_STS_STATUS_SHIFT	4
#define DPTX_AUX_STS_STATUS_MASK	GENMASK(7, 4)
#define DPTX_AUX_STS_STATUS_ACK		0x0
#define DPTX_AUX_STS_STATUS_NACK	0x1
#define DPTX_AUX_STS_STATUS_DEFER	0x2
#define DPTX_AUX_STS_STATUS_I2C_NACK	0x4
#define DPTX_AUX_STS_STATUS_I2C_DEFER	0x8
#define DPTX_AUX_STS_AUXM_SHIFT		8
#define DPTX_AUX_STS_AUXM_MASK		GENMASK(15, 8)
#define DPTX_AUX_STS_REPLY_RECEIVED	BIT(16)
#define DPTX_AUX_STS_TIMEOUT		BIT(17)
#define DPTX_AUX_STS_REPLY_ERR		BIT(18)
#define DPTX_AUX_STS_BYTES_READ_SHIFT	19
#define DPTX_AUX_STS_BYTES_READ_MASK	GENMASK(23, 19)
#define DPTX_AUX_STS_SINK_DWA		BIT(24)

#define DPTX_TYPEC_DISABLE_ACK				BIT(0)
#define DPTX_TYPEC_DISABLE_STATUS			BIT(1)
#define DPTX_TYPEC_INTRURPPT_STATUS			BIT(2)

#define DPTX_ISTS_HPD			BIT(0)
#define DPTX_ISTS_AUX_REPLY		BIT(1)
#define DPTX_ISTS_HDCP			BIT(2)
#define DPTX_ISTS_AUX_CMD_INVALID	BIT(3)
#define DPTX_ISTS_SDP			BIT(4)
#define DPTX_ISTS_AUDIO_FIFO_OVERFLOW	BIT(5)
#define DPTX_ISTS_VIDEO_FIFO_OVERFLOW	BIT(6)
#define DPTX_ISTS_TYPE_C		BIT(7)
#define DPTX_ISTS_ALL_INTR	(DPTX_ISTS_HPD |			\
				 DPTX_ISTS_AUX_REPLY |			\
				 DPTX_ISTS_HDCP |			\
				 DPTX_ISTS_AUX_CMD_INVALID |		\
				 DPTX_ISTS_SDP |			\
				 DPTX_ISTS_AUDIO_FIFO_OVERFLOW |	\
				 DPTX_ISTS_VIDEO_FIFO_OVERFLOW |	\
				 DPTX_ISTS_TYPE_C)
#define DPTX_IEN_HPD			BIT(0)
#define DPTX_IEN_AUX_REPLY		BIT(1)
#define DPTX_IEN_HDCP			BIT(2)
#define DPTX_IEN_AUX_CMD_INVALID	BIT(3)
#define DPTX_IEN_SDP			BIT(4)
#define DPTX_IEN_AUDIO_FIFO_OVERFLOW	BIT(5)
#define DPTX_IEN_VIDEO_FIFO_OVERFLOW	BIT(6)
#define DPTX_IEN_TYPE_C			BIT(7)
#define DPTX_IEN_ALL_INTR	(DPTX_IEN_HPD |			\
				 DPTX_IEN_AUX_REPLY |		\
				 DPTX_IEN_HDCP |		\
				 DPTX_IEN_AUX_CMD_INVALID |	\
				 DPTX_IEN_SDP)

#define DPTX_HPDSTS_IRQ			BIT(0)
#define DPTX_HPDSTS_HOT_PLUG		BIT(1)
#define DPTX_HPDSTS_HOT_UNPLUG		BIT(2)
#define DPTX_HPDSTS_UNPLUG_ERR_EN		BIT(3)
#define DPTX_HPDSTS_STATUS		BIT(8)
#define DPTX_HPDSTS_STATE_SHIFT		4
#define DPTX_HPDSTS_STATE_MASK		GENMASK(6, 4)
#define DPTX_HPDSTS_TIMER_SHIFT		16
#define DPTX_HPDSTS_TIMER_MASK		GENMASK(31, 16)

#define DPTX_HPD_IEN_IRQ_EN						DPTX_HPDSTS_IRQ
#define DPTX_HPD_IEN_HOT_PLUG_EN				DPTX_HPDSTS_HOT_PLUG
#define DPTX_HPD_IEN_HOT_UNPLUG_EN				DPTX_HPDSTS_HOT_UNPLUG

#define DPTX_AG_CONFIG1_WORD_WIDTH_SHIFT		6
#define DPTX_AG_CONFIG1_WORD_WIDTH_MASK			GENMASK(9, 6)
#define DPTX_AG_CONFIG1_USE_LUT_SHIFT			14
#define DPTX_AG_CONFIG1_USE_LUT_MASK			BIT(14)
#define DPTX_AG_CONFIG3_CH_NUMCL0_SHIFT			24
#define DPTX_AG_CONFIG3_CH_NUMCL0_MASK			GENMASK(27, 24)
#define DPTX_AG_CONFIG3_CH_NUMCR0_SHIFT			28
#define DPTX_AG_CONFIG3_CH_NUMCR0_MASK			GENMASK(31, 28)
#define DPTX_AG_CONFIG4_SAMP_FREQ_SHIFT			0
#define DPTX_AG_CONFIG4_SAMP_FREQ_MASK			GENMASK(3, 0)
#define DPTX_AG_CONFIG4_WORD_LENGTH_SHIFT		8
#define DPTX_AG_CONFIG4_WORD_LENGTH_MASK		GENMASK(11, 8)
#define DPTX_AG_CONFIG4_ORIG_SAMP_FREQ_SHIFT		12
#define DPTX_AG_CONFIG4_ORIG_SAMP_FREQ_MASK		GENMASK(15, 12)
#define DPTX_AUD_CONFIG1_INF_TYPE_SHIFT			0
#define DPTX_AUD_CONFIG1_INF_TYPE_MASK			BIT(0)
#define DPTX_AUD_CONFIG1_NCH_SHIFT				12
#define DPTX_AUD_CONFIG1_NCH_MASK				GENMASK(14, 12)
#define DPTX_AUD_CONFIG1_DATA_WIDTH_SHIFT		5
#define DPTX_AUD_CONFIG1_DATA_WIDTH_MASK		GENMASK(9, 5)
#define DPTX_AUD_CONFIG1_DATA_EN_IN_SHIFT		1
#define DPTX_AUD_CONFIG1_DATA_EN_IN_MASK		GENMASK(4, 1)
#define DPTX_AUD_CONFIG1_HBR_MODE_ENABLE_SHIFT			10
#define DPTX_AUD_CONFIG1_HBR_MODE_ENABLE_MASK			BIT(10)
#define DPTX_AUD_CONFIG1_ATS_VER_SHFIT			24
#define DPTX_AUD_CONFIG1_ATS_VER_MASK			GENMASK(29, 24)

#define DPTX_VSAMPLE_CTRL_STREAM_EN					BIT(5)
#define DPTX_VSAMPLE_CTRL_VMAP_BPC_SHIFT            16
#define DPTX_VSAMPLE_CTRL_VMAP_BPC_MASK             GENMASK(20, 16)
#define DPTX_VSAMPLE_CTRL_MULTI_PIXEL_SHIFT			21
#define DPTX_VSAMPLE_CTRL_MULTI_PIXEL_MASK			GENMASK(22, 21)
#define DPTX_VSAMPLE_CTRL_ENABLE_DSC				BIT(23)
#define DPTX_VSAMPLE_CTRL_QUAD_PIXEL				DPTX_MP_QUAD_PIXEL
#define DPTX_VSAMPLE_CTRL_DUAL_PIXEL				DPTX_MP_DUAL_PIXEL
#define DPTX_VSAMPLE_CTRL_SINGLE_PIXEL				DPTX_MP_SINGLE_PIXEL

#define DPTX_VIDEO_VMSA2_BPC_SHIFT                      29
#define DPTX_VIDEO_VMSA2_BPC_MASK                       GENMASK(31, 29)
#define DPTX_VIDEO_VMSA2_COL_SHIFT                      25
#define DPTX_VIDEO_VMSA2_COL_MASK                       GENMASK(28, 25)
#define DPTX_VIDEO_VMSA3_PIX_ENC_SHIFT                  31
#define DPTX_VIDEO_VMSA3_PIX_ENC_YCBCR420_SHIFT           30 // ignore MSA
#define DPTX_VIDEO_VMSA3_PIX_ENC_MASK                   GENMASK(31, 30)
#define DPTX_POL_CTRL_V_SYNC_POL_EN			BIT(0)
#define DPTX_POL_CTRL_H_SYNC_POL_EN			BIT(1)
#define DPTX_POL_CTRL_DE_IN_POL_EN			BIT(2)
#define DPTX_VIDEO_CONFIG1_IN_OSC_EN			BIT(0)
#define DPTX_VIDEO_CONFIG1_O_IP_EN			BIT(1)
#define DPTX_VIDEO_H_BLANK_SHIFT			2
#define DPTX_VIDEO_H_ACTIVE_SHIFT			16
#define DPTX_VIDEO_V_BLANK_SHIFT			16
#define DPTX_VIDEO_V_ACTIVE_SHIFT			0
#define DPTX_VIDEO_H_FRONT_PORCH			0
#define DPTX_VIDEO_H_SYNC_WIDTH				16
#define DPTX_VIDEO_V_FRONT_PORCH			0
#define DPTX_VIDEO_V_SYNC_WIDTH				16
#define DPTX_VIDEO_MSA1_H_START_SHIFT			0
#define DPTX_VIDEO_MSA1_V_START_SHIFT			16
#define DPTX_VIDEO_CONFIG5_TU_SHIFT			0
#define DPTX_VIDEO_CONFIG5_TU_MASK			GENMASK(6, 0)
#define DPTX_VIDEO_CONFIG5_TU_FRAC_SHIFT_MST            14
#define DPTX_VIDEO_CONFIG5_TU_FRAC_MASK_MST             GENMASK(19, 14)
#define DPTX_VIDEO_CONFIG5_TU_FRAC_SHIFT_SST            16
#define DPTX_VIDEO_CONFIG5_TU_FRAC_MASK_SST             GENMASK(19, 16)
#define DPTX_VIDEO_CONFIG5_INIT_THRESHOLD_SHIFT		7
#define DPTX_VIDEO_CONFIG5_INIT_THRESHOLD_MASK		GENMASK(13, 7)

#define DPTX_VG_CONFIG1_BPC_SHIFT			12
#define DPTX_VG_CONFIG1_BPC_MASK			GENMASK(14, 12)
#define DPTX_VG_CONFIG1_PATTERN_SHIFT		17
#define DPTX_VG_CONFIG1_PATTERN_MASK		GENMASK(18, 17)
#define DPTX_VG_CONFIG1_MULTI_PIXEL_SHIFT	19
#define DPTX_VG_CONFIG1_MULTI_PIXEL_MASK	GENMASK(20, 19)
#define DPTX_VG_CONFIG1_QUAD_PIXEL			DPTX_MP_QUAD_PIXEL
#define DPTX_VG_CONFIG1_DUAL_PIXEL			DPTX_MP_DUAL_PIXEL
#define DPTX_VG_CONFIG1_SINGLE_PIXEL		DPTX_MP_SINGLE_PIXEL
#define DPTX_VG_CONFIG1_ODE_POL_EN			BIT(0)
#define DPTX_VG_CONFIG1_OH_SYNC_POL_EN		BIT(1)
#define DPTX_VG_CONFIG1_OV_SYNC_POL_EN		BIT(2)
#define DPTX_VG_CONFIG1_OIP_EN				BIT(3)
#define DPTX_VG_CONFIG1_BLANK_IN_OSC_EN		BIT(5)
#define DPTX_VG_CONFIG1_YCC_422_EN			BIT(6)
#define DPTX_VG_CONFIG1_YCC_PATTERN_GEN_EN	BIT(7)
#define DPTX_VG_CONFIG1_YCC_420_EN			BIT(15)
#define DPTX_VG_CONFIG1_PIXEL_REP_SHIFT		12
#define DPTX_VG_CONFIG2_H_ACTIVE_SHIFT		0
#define DPTX_VG_CONFIG2_H_BLANK_SHIFT		16

#define DPTX_EN_AUDIO_TIMESTAMP_SDP			BIT(0)
#define DPTX_EN_AUDIO_STREAM_SDP			BIT(1)
#define DPTX_EN_AUDIO_INFOFRAME_SDP			BIT(2)
#define DPTX_DISABLE_EXT_SDP					BIT(30)
#define DPTX_FIXED_PRIORITY_ARBITRATION			BIT(31)

#define DPTX_EN_AUDIO_CH_1					1
#define DPTX_EN_AUDIO_CH_2					1
#define DPTX_EN_AUDIO_CH_3              	3
#define DPTX_EN_AUDIO_CH_4					9
#define DPTX_EN_AUDIO_CH_5					7
#define DPTX_EN_AUDIO_CH_6					7
#define DPTX_EN_AUDIO_CH_7					0xF
#define DPTX_EN_AUDIO_CH_8					0xF
#define DPTX_AUDIO_MUTE						BIT(15)

#define DPTX_HDCP_REG_RMLCTL				0x3614
#define DPTX_HDCP_CFG						0xE00
#define DPTX_HDCP_REG_RMLSTS				0x3618
#define DPTX_HDCP_REG_DPK_CRC				0x3630
#define DPTX_HDCP_REG_DPK0					0x3620
#define DPTX_HDCP_REG_DPK1					0x3624
#define DPTX_HDCP_REG_SEED					0x361C
#define DPTX_HDCP_INT_STS					0xE0C
#define DPTX_HDCP_INT_CLR					0xE08
#define DPTX_HDCP_OBS						0xE04
#define DPTX_HDCP22GPIOSTS          	    0x3628
#define DPTX_HDCP22GPIOOUTCHNGSTS			0x362c

#define DPTX_HDCP_CFG_DPCD_PLUS_SHIFT			7
#define DPTX_HDCP_CFG_DPCD_PLUS_MASK			BIT(7)
#define DPTX_HDCP_KSV_ACCESS_INT				BIT(0)
#define DPTX_HDCP_AUX_RESP_TIMEOUT				BIT(3)
#define DPTX_HDCP_KSV_SHA1						BIT(5)
#define DPTX_HDCP_FAILED						BIT(6)
#define DPTX_HDCP_ENGAGED						BIT(7)
#define DPTX_HDCP22_GPIOINT						BIT(8)
#define DPTX_REVOC_LIST_MASK					GENMASK(31, 24)
#define DPTX_REVOC_SIZE_SHIFT					23
#define DPTX_REVOC_SIZE_MASK					GENMASK(23, 8)
#define DPTX_ODPK_DECRYPT_ENABLE_SHIFT			0
#define DPTX_ODPK_DECRYPT_ENABLE_MASK			BIT(0)
#define DPTX_IDPK_DATA_INDEX_SHIFT				0
#define DPTX_IDPK_DATA_INDEX_MASK				GENMASK(5, 0)
#define DPTX_IDPK_WR_OK_STS_SHIFT				6
#define DPTX_IDPK_WR_OK_STS_MASK				BIT(6)
#define DPTX_CFG_EN_HDCP13						BIT(2)
#define DPTX_CFG_CP_IRQ							BIT(6)
#define DPTX_CFG_EN_HDCP						BIT(1)
#define DPTX_HDCP22_SINK_CAP_CHECK_COMPLETE		BIT(27)
#define DPTX_HDCP22_SINK_CAPABLE_SINK			BIT(28)
#define DPTX_HDCP22_AUTHENTICATION_SUCCESS		BIT(29)
#define DPTX_HDCP22_AUTHENTICATION_FAILED		BIT(30)

#define DPTX_DSC_HWCFG							0x0230
#define DPTX_DSC_NUM_ENC_MSK					GENMASK(3, 0)

#define DPTX_DSC_CTL							0x0234
#define DPTX_DSC_STREAM0_LOG2_NUM_SLICES_MSK	GENMASK(23, 22)
#define DPTX_DSC_STREAM0_LOG2_NUM_SLICES_SHIFT	22

#define DPTX_DSC_STREAM0_ENC_CLK_DIV_MSK		BIT(18)
#define DPTX_DSC_STREAM0_ENC_CLK_DIV_SHIFT		18

#define DPTX_DSC_ENC_STREAM_SEL(i)				GENMASK((2*i+1), (2*i))
#define DPTX_DSC_ENC_STREAM_SEL_SHIFT(i)		((i)*2)
#define DPTX_DSC_STREAM0_NUM_SLICES_SHIFT		22

// Stream should be [1 .. 4],  SST = 1
#define DPTX_DSC_PPS(stream, i)	((0x3a00 + (stream - 1) * 0x10000) + (i * 0x4))
#define DPTX_SST_MODE							1

// PPS SDPs
#define DPTX_DSC_VER_MIN_SHIFT		0
#define DPTX_DSC_VER_MAJ_SHIFT		4
#define DPTX_DSC_BUF_DEPTH_SHIFT	24
#define DPTX_DSC_BLOCK_PRED_SHIFT	5
#define DPTX_DSC_BPP_HIGH_MASK		GENMASK(9, 8)
#define DPTX_DSC_BPP_LOW_MASK			GENMASK(7, 0)
#define DPTX_DSC_BPP_LOW_MASK1		GENMASK(15, 8)
#define DPTX_DSC_BPC_SHIFT				28

#define DPTX_CONFIG_REG2					0x104
#define DSC_MAX_NUM_LINES_SHIFT				16
#define DSC_MAX_NUM_LINES_MASK				GENMASK(31, 16)

#define DPTX_VIDEO_DSCCFG					0x334
#define DPTX_DSC_LSTEER_INT_SHIFT			0
#define DPTX_DSC_LSTEER_FRAC_SHIFT			5
#define DPTX_DSC_LSTEER_XMIT_DELAY_SHIFT	16
#define DPTX_DSC_LSTEER_XMIT_DELAY_MASK     GENMASK(31, 16)
#define DPTX_DSC_LSTEER_FRAC_SHIFT_MASK     GENMASK(9, 5)
#define DPTX_DSC_LSTEER_INT_SHIFT_MASK      GENMASK(4, 0)

#define DPTX_BITS_PER_PIXEL				8
#define DPTX_BITS_PER_COMPONENT		8


/* DPCD */
#define DP_LINK_QUAL_LANE0_SET	0x10B
#define DP_LINK_QUAL_LANE1_SET	0x10C
#define DP_LINK_QUAL_LANE2_SET	0x10D
#define DP_LINK_QUAL_LANE3_SET	0x10E

#define	SINK_TDOWNSPREAD_MASK		0x01
#define	SINK_TRAINING_AUX_RD_INTERVAL_MASK 0x7F


/* PMU */
#define PMU_HSM_RSTN_MSK		0x14400008 // AP : 0x1B936008
#define PMU_COLD_RSTN_MSK		0x00040000
#define PMU_SOFT_RSTN_MSK		0x00020000
#define PMU_PVT_RSTN_MSK		0x00010000
#define PMU_AP_WARM_RSTN_MSK	0x00008000
#define PMU_WARM_RSTN_MSK		0x00004000

/* DP CTRL */
#define DPTX_APB_SEL_SEC_PHY		0x1B930018
#define DPTX_APB_SEL_SNOP_PHY		0x1B930038
#define DPTX_APB_SEL_MASK	BIT(24)

/* HDCP */
#define DPTX_HDCP22_ELP_PKF_0  0x70004
#define DPTX_HDCP22_ELP_PKF_1  0x70008
#define DPTX_HDCP22_ELP_PKF_2  0x7000C
#define DPTX_HDCP22_ELP_PKF_3  0x70010
#define DPTX_HDCP22_ELP_DUK_0  0x70014
#define DPTX_HDCP22_ELP_DUK_1  0x70018
#define DPTX_HDCP22_ELP_DUK_2  0x7001C
#define DPTX_HDCP22_ELP_DUK_3  0x70020


/* CLK */
#define DPTX_CKC_CFG_CLKCTRL0	0x0000
#define DPTX_CKC_CFG_CLKCTRL1	0x0004
#define DPTX_CKC_CFG_CLKCTRL2	0x0008
#define DPTX_CKC_CFG_CLKCTRL3	0x000C
#define	CLKCTRL_PLL_DIRECT_OUTPUT		0x01
#define	CLKCTRL_PLL_DIVIDER_OUTPUT	0x02

#define DPTX_CKC_CFG_PLLPMS	0x0010
#define PLLPMS_RESETB_MASK	BIT(31)
#define PLLPMS_RSEL_MASK		GENMASK(30, 27)
#define PLLPMS_LOCK_EN			BIT(26)
#define PLLPMS_ICP_MASK			GENMASK(25, 24)
#define PLLPMS_ICP_SHIFT		24
#define PLLPMS_LOCK_MASK		BIT(23)
#define PLLPMS_BYPASS_MASK	BIT(21)
#define PLLPMS_S_MASK				ENMASK(18, 16)
#define PLLPMS_S_SHIFT			16
#define PLLPMS_M_MASK				GENMASK(15, 6)
#define PLLPMS_M_SHIFT			6
#define PLLPMS_P_MASK				GENMASK(5, 0)
#define PLLPMS_P_SHIFT			0

#define DPTX_CKC_CFG_PLLCON	0x0014
#define LOCK_CON_REV_MASK		GENMASK(13, 12)
#define LOCK_CON_DLY_MASK		GENMASK(11, 10)
#define LOCK_CON_OUT_MASK		GENMASK(9, 8)
#define LOCK_CON_IN_MASK		GENMASK(7, 6)
#define EXTAFC_MASK					GENMASK(5, 1)
#define AFC_ENB_MASK				BIT(0)

#define DPTX_CKC_CFG_PLLMON	0x0018
#define AFCINIT_SEL_MASK		BIT(15)
#define FOUT_MASK						BIT(14)
#define FEED_EN_MASK				BIT(13)
#define FSEL_MASK						BIT(12)
#define LRD_EN_MASK					BIT(11)
#define PBIAS_CTRL_EN_MASK	BIT(9)
#define PBIAS_CTRL_MASK			BIT(8)
#define AFC_CODE_MASK				GENMASK(4, 0)

#define DPTX_CKC_CFG_CLKDIVC0	0x001C
#define DPTX_CKC_CFG_CLKDIVC1	0x0020
#define DPTX_CKC_CFG_CLKDIVC2	0x0024
#define DPTX_CKC_CFG_CLKDIVC3	0x0028

#define DPTX_PLLPMS_LOCK_MASK	BIT(23)


/* Register Bank - Snps PHY */
#define	DP_REGISTER_BANK_REG_0			0x00000000U
#define REG_BANK_REG_0_RBR_INIT			0x004D0000U
#define REG_BANK_REG_0_HBR_INIT			0x002D0000U
#define REG_BANK_REG_0_HBR2_INIT		0x002D0000U
#define REG_BANK_REG_0_HBR3_INIT		0x002D0000U

#define	DP_REGISTER_BANK_REG_1			0x00000004U
#define REG_BANK_REG_1_INIT				0xA00F0001U

#define	DP_REGISTER_BANK_REG_2			0x00000008U
#define REG_BANK_REG_2_INIT				0x00A80122U

#define	DP_REGISTER_BANK_REG_3			0x0000000CU
#define REG_BANK_REG_3_INIT				0x001E8A00U

#define	DP_REGISTER_BANK_REG_4			0x00000010U
#define REG_BANK_REG_4_INIT				0x00000004U

#define	DP_REGISTER_BANK_REG_5			0x00000014U
#define	DP_REGISTER_BANK_REG_6			0x00000018U
#define	DP_REGISTER_BANK_REG_7			0x0000001CU
#define REG_BANK_REG_7_INIT				0x00000C0CU

#define	DP_REGISTER_BANK_REG_8			0x00000020U
#define REG_BANK_REG_8_INIT				0x05460546U

#define	DP_REGISTER_BANK_REG_9			0x00000024U
#define REG_BANK_REG_9_INIT				0x00000011U

#define	DP_REGISTER_BANK_REG_10			0x00000028U
#define REG_BANK_REG_10_HBR_1_INIT		0x00700000U
#define REG_BANK_REG_10_HBR_INIT		0x08700000U
#define REG_BANK_REG_10_HBR2_INIT		0x08700000U
#define REG_BANK_REG_10_HBR3_1_INIT	0x00700000U
#define REG_BANK_REG_10_HBR3_INIT		0x08700000U

#define	DP_REGISTER_BANK_REG_11			0x0000002CU
#define REG_BANK_REG_11_INIT			0x00000401U

#define	DP_REGISTER_BANK_REG_12			0x00000030U
#define REG_BANK_REG_12_RBR_INIT		0x00000000U
#define REG_BANK_REG_12_HBR_INIT		0xA00F0003U
#define REG_BANK_REG_12_HBR2_INIT		0xA00F0003U
#define REG_BANK_REG_12_HBR3_INIT		0xA00F0003U

#define	DP_REGISTER_BANK_REG_13			0x00000034U
#define REG_BANK_REG_13_RBR_INIT		0x00000000U
#define REG_BANK_REG_13_HBR_INIT		0xA8000122U
#define REG_BANK_REG_13_HBR2_INIT		0xA8000122U
#define REG_BANK_REG_13_HBR3_INIT		0xA90003F8U
#define REG_BANK_REG_13_HBR3_SSC		0xA8000616U

#define	DP_REGISTER_BANK_REG_14			0x00000038U
#define REG_BANK_REG_14_RBR_INIT		0x00000000U
#define REG_BANK_REG_14_HBR_INIT		0x418A001EU
#define REG_BANK_REG_14_HBR2_INIT		0x418A001EU
#define REG_BANK_REG_14_HBR3_INIT		0x11000000U
#define REG_BANK_REG_14_HBR3_SSC		0x115C0045U

#define	DP_REGISTER_BANK_REG_15			0x0000003C
#define REG_BANK_REG_15_RBR_INIT		0x08080808U
#define REG_BANK_REG_15_HBR_INIT		0x0B000000U
#define REG_BANK_REG_15_HBR2_INIT		0x0B000000U
#define REG_BANK_REG_15_HBR3_INIT		0x8B000000U
#define OVERRIDE_SIGNAL_Q4_MASK			0x80000000
#define OVERRIDE_TX_EQ_MAIN_Q4_MASK	0x1F000000
#define OVERRIDE_SIGNAL_Q3_MASK			0x00800000
#define OVERRIDE_TX_EQ_MAIN_Q3_MASK	0x001F0000
#define OVERRIDE_SIGNAL_Q2_MASK			0x00008000
#define OVERRIDE_TX_EQ_MAIN_Q2_MASK	0x00001F00
#define OVERRIDE_SIGNAL_Q1_MASK			0x00000080
#define OVERRIDE_TX_EQ_MAIN_Q1_MASK	0x0000001F

#define	DP_REGISTER_BANK_REG_16			0x00000040
#define REG_BANK_REG_16_RBR_INIT		0x00000000U
#define REG_BANK_REG_16_HBR_INIT		0x00004000U
#define REG_BANK_REG_16_HBR2_INIT		0x00004000U
#define REG_BANK_REG_16_HBR3_INIT		0x00004000U

#define	DP_REGISTER_BANK_REG_17			0x00000044
#define REG_BANK_REG_17_INIT			0x10000000U

#define	DP_REGISTER_BANK_REG_20			0x00000050
#define REG_BANK_REG_20_INIT			0x00002501U

#define	DP_REGISTER_BANK_REG_21			0x00000054
#define REG_BANK_REG_21_INIT			0x00000000U

#define	DP_REGISTER_BANK_REG_22			0x00000058
#define REG_BANK_REG_22_INIT			0x00000801U
#define PHY_SOFT_RST_MASK					BIT(11)
#define AXI_ASYNC_BRIDGE_RST_MASK			BIT(10)
#define CKC_SOFT_RST_MASK					BIT(9)
#define APB_ASYNC_BRIDGE_RST_DDI_MASK		BIT(5)
#define APB_ASYNC_BRIDGE_RST_MIC_MASK		BIT(4)
#define AXI_SLAVE_BRIDGE_RST_MASK			BIT(3)
#define TCA_RST_MASK						BIT(1)
#define LINK_RST_MASK						BIT(0)

#define	DP_REGISTER_BANK_REG_23			0x0000005C
#define REG_BANK_REG_23_INIT			0x00000008U

#define	DP_REGISTER_BANK_REG_24			0x00000060
#define STD_EN_MASK					BIT(16)
#define SRVC_DIS_MASK				BIT(9)
#define SDM_DIS_MASK				BIT(8)
#define SOURCE3_MUX_SEL_MASK		GENMASK(7, 6)
#define SOURCE2_MUX_SEL_MASK		GENMASK(5, 4)
#define SOURCE1_MUX_SEL_MASK		GENMASK(3, 2)
#define SOURCE0_MUX_SEL_MASK		GENMASK(1, 0)
#define SOURCE3_MUX_SEL_SHIFT		6
#define SOURCE2_MUX_SEL_SHIFT		4
#define SOURCE1_MUX_SEL_SHIFT		2
#define SOURCE0_MUX_SEL_SHIFT		0

#define	DP_REGISTER_BANK_REG_RESET		0xEFFFFFFFU
#define	DP_REGISTER_BANK_REG_MAX		0x00000100U

/* Register Bank - Sec PHY */
#define	DP_CFG_SOFT_RESET		0x00000000
#define CFG_LANE_RESET			BIT(10)
#define CFG_CMN_RESET			BIT(9)
#define CFG_INT_RESET			BIT(8)
#define CFG_DP_DB_RESET			BIT(5)
#define CFG_DP_MB_RESET			BIT(4)
#define CFG_DP_X2X_SLV_RESET	BIT(3)
#define CFG_DP_XAB_RESET		BIT(2)
#define CFG_DP_CKC_RESET		BIT(1)
#define CFG_DP_LINK_RESET		BIT(0)

#define	DP_CFG_HDCP				0x00000004
#define	DP_CFG_PHY_CFG			0x00000008
#define PHY_CLK_DIV_DIS_MASK	BIT(8)
#define PHY_REF_CLK_SEL_MASK	BIT(7)
#define RO_REF_CLK_SEL_MASK		GENMASK(6, 5)
#define LC_REF_CLK_SEL_MASK		GENMASK(4, 3)
#define PLL_ENABLE_MASK			BIT(2)
#define PLL_BIAS_MASK			BIT(1)
#define PLL_BGR_MASK			BIT(0)
#define PHY_CLK_DIV_DISABLE		0x0100U
#define RO_REF_XIN				0x0000U
#define RO_REF_SIDEBAND_IO		0x0020U
#define RO_REF_RO_PLL			0x0040U
#define RO_REF_SOC_CLK			0x0060U
#define LC_REF_XIN				0x0000U
#define LC_REF_SIDEBAND_IO		0x0008U
#define LC_REF_RO_PLL			0x0010U
#define LC_REF_SOC_CLK			0x0018U
#define CFG_PLL_EN				0x0004U
#define CFG_PLL_DISABLE			0x0000U
#define CFG_BIAS_EN				0x0002U
#define CFG_BIAS_DISABLE		0x0000U
#define CFG_BGR_EN				0x0001U
#define CFG_BGR_DISABLE			0x0000U


#define LC_REF_CLK_SEL			GENMASK(4, 3)
#define PLL_ENABLE				BIT(2)
#define BIAS_ENABLE				BIT(1)
#define BGR_ENABLE				BIT(0)

#define	DP_CFG_VIDEO_MUX		0x0000000C
#define CFG_SRVC_DIS_MASK		BIT(13)
#define CFG_SDM_DIS_MASK		BIT(12)
#define CFG_S3_MUX_SEL_MASK	GENMASK(11, 9)
#define CFG_S2_MUX_SEL_MASK	GENMASK(8, 6)
#define CFG_S1_MUX_SEL_MASK	GENMASK(5, 3)
#define CFG_S0_MUX_SEL_MASK	GENMASK(2, 0)
#define CFG_S3_MUX_SEL_SHIFT	9
#define CFG_S2_MUX_SEL_SHIFT	6
#define CFG_S1_MUX_SEL_SHIFT	3
#define CFG_S0_MUX_SEL_SHIFT	0

#define	DP_CFG_PHY_DEBUG		0x00000020
#define SB_RDY					BIT(3)
#define PHY_RDY					BIT(2)
#define PLL_LOCK_RDY			BIT(1)
#define PLL_LOCK_DONE			BIT(0)



/* Protect */
#define	DP_PORTECT_CFG_ACCESS					0x00
#define	DP_PORTECT_CFG_PW_OK					0x04
#define	DP_PORTECT_CFG_LOCK						0x08
#define	DP_PORTECT_CFG_SEC_PW_VAL				0x5AFEACE5
#define	DP_PORTECT_CFG_SNPS_PW_VAL				0x8050ACE5

#define	DP_PORTECT_CFG_LOCKED					0x01
#define	DP_PORTECT_CFG_UNLOCKED					0x00
#define	DP_PORTECT_CFG_ACCESSABLE				0x01
#define	DP_PORTECT_CFG_NOT_ACCESSABLE			0x00

/* DP Audio Sel */
#define DPTX_AUDIO_SEL_REG				0x16051058
#define DPTX_AUDIO_SEL_MASK				0xFFFF


/* Samsung PHY Registers */
#define SEC_PHY_REG0000				0x0000
#define SEC_PHY_REG0001				0x0004
#define SEC_PHY_REG0002				0x0008
#define SEC_PHY_REG0003				0x000C
#define SEC_PHY_REG0004				0x0010
#define SEC_PHY_REG0005				0x0014
#define SEC_PHY_REG0006				0x0018
#define SEC_PHY_REG0007				0x001C

#define SEC_PHY_REG0008				0x0020
#define SEC_PHY_REG0008_RBR_INIT		0x00
#define SEC_PHY_REG0008_HBR_INIT		0x00
#define SEC_PHY_REG0008_HBR2_INIT		0x00
#define SEC_PHY_REG0008_HBR3_INIT		0x50
#define SEC_PHY_REG0008_RESET		0x00

#define SEC_PHY_REG0009				0x0024
#define SEC_PHY_REG0009_INIT		0x0C
#define SEC_PHY_REG0009_RESET		0x0C

#define SEC_PHY_REG000A				0x0028
#define SEC_PHY_REG000A_INIT		0x83
#define SEC_PHY_REG000A_RESET		0x83

#define SEC_PHY_REG000B				0x002C
#define SEC_PHY_REG000B_INIT		0x06
#define SEC_PHY_REG000B_RESET		0x06

#define SEC_PHY_REG000C				0x0030
#define SEC_PHY_REG000C_INIT		0x20
#define SEC_PHY_REG000C_RESET		0x20

#define SEC_PHY_REG000D				0x0034
#define SEC_PHY_REG000D_INIT		0xB8
#define SEC_PHY_REG000D_RESET		0xB8

#define SEC_PHY_REG000E				0x0038
#define SEC_PHY_REG000E_INIT		0x0F
#define SEC_PHY_REG000E_RESET		0x0F

#define SEC_PHY_REG000F				0x003C
#define SEC_PHY_REG000F_INIT		0x0F
#define SEC_PHY_REG000F_RESET		0x0F

#define SEC_PHY_REG0010				0x0040
#define SEC_PHY_REG0010_INIT		0x04
#define SEC_PHY_REG0010_RESET		0x04

#define SEC_PHY_REG0011				0x0044
#define SEC_PHY_REG0011_INIT		0x00
#define SEC_PHY_REG0011_RESET		0x00

#define SEC_PHY_REG0012				0x0048
#define SEC_PHY_REG0012_INIT		0x26
#define SEC_PHY_REG0012_RESET		0x26

#define SEC_PHY_REG0013				0x004C
#define SEC_PHY_REG0013_INIT		0x22
#define SEC_PHY_REG0013_RESET		0x22

#define SEC_PHY_REG0014				0x0050
#define SEC_PHY_REG0014_INIT		0x24
#define SEC_PHY_REG0014_RESET		0x24

#define SEC_PHY_REG0015				0x0054
#define SEC_PHY_REG0015_INIT		0x77
#define SEC_PHY_REG0015_RESET		0x77

#define SEC_PHY_REG0016				0x0058
#define SEC_PHY_REG0016_INIT		0x08
#define SEC_PHY_REG0016_RESET		0x08

#define SEC_PHY_REG0017				0x005C
#define SEC_PHY_REG0017_INIT		0x00
#define SEC_PHY_REG0017_RESET		0x00

#define SEC_PHY_REG0018				0x0060
#define SEC_PHY_REG0018_INIT		0x04
#define SEC_PHY_REG0018_RESET		0x04

#define SEC_PHY_REG0019				0x0064
#define SEC_PHY_REG0019_INIT		0x48
#define SEC_PHY_REG0019_RESET		0x48

#define SEC_PHY_REG001A				0x0068
#define SEC_PHY_REG001A_INIT		0x01
#define SEC_PHY_REG001A_RESET		0x01

#define SEC_PHY_REG001B				0x006C
#define SEC_PHY_REG001B_INIT		0x00
#define SEC_PHY_REG001B_RESET		0x00

#define SEC_PHY_REG001C				0x0070
#define SEC_PHY_REG001C_INIT		0x01U
#define SEC_PHY_REG001C_RESET		0x01U

#define SEC_PHY_REG001D				0x0074
#define SEC_PHY_REG001D_INIT		0x64U
#define SEC_PHY_REG001D_RESET		0x64U

#define SEC_PHY_REG001E					0x0078
#define ANA_LCPLL_PI_EN					BIT(5)
#define ANA_LCPLL_PI_STR_MASK			GENMASK(4, 1)
#define ANA_LCPLL_PI_STR_SHIFT			1
#define ANA_LCPLL_100M_CLK_EN			BIT(0)
#define SEC_PHY_REG001E_RBR_INIT		0x14U
#define SEC_PHY_REG001E_HBR_INIT		0x14U
#define SEC_PHY_REG001E_HBR2_INIT		0x14U
#define SEC_PHY_REG001E_HBR3_INIT		0x35U
#define SEC_PHY_REG001E_RESET			0x14U

#define SEC_PHY_REG001F				0x007C
#define SEC_PHY_REG001F_INIT		0x00U
#define SEC_PHY_REG001F_RESET		0x00U

#define SEC_PHY_REG0020					0x0080
#define ANA_LCPLL_PMS_MDIV_MASK			GENMASK(7, 0)
#define SEC_PHY_REG0020_RBR_INIT		0x00U
#define SEC_PHY_REG0020_HBR_INIT		0x00U
#define SEC_PHY_REG0020_HBR2_INIT		0x00U
#define SEC_PHY_REG0020_HBR3_INIT		0x79U
#define SEC_PHY_REG0020_RESET			0x00U

#define SEC_PHY_REG0021					0x0084
#define ANA_LCPLL_PMS_MDIV_AFC_MASK	GENMASK(7, 0)
#define SEC_PHY_REG0021_RBR_INIT		0x00U
#define SEC_PHY_REG0021_HBR_INIT		0x00U
#define SEC_PHY_REG0021_HBR2_INIT		0x00U
#define SEC_PHY_REG0021_HBR3_INIT		0x79U
#define SEC_PHY_REG0021_RESET			0x00U

#define SEC_PHY_REG0022				0x0088
#define SEC_PHY_REG0022_INIT		0x11U
#define SEC_PHY_REG0022_RESET		0x11U

#define SEC_PHY_REG0023				0x008C
#define SEC_PHY_REG0023_INIT		0x00U
#define SEC_PHY_REG0023_RESET		0x00U

#define SEC_PHY_REG0024				0x0090
#define SEC_PHY_REG0024_INIT		0x00U
#define SEC_PHY_REG0024_RESET		0x00U

#define SEC_PHY_REG0025					0x0094
#define LCPLL_PMS_IQDIV_RSTN			BIT(4)
#define SEC_PHY_REG0025_RBR_INIT		0x00U
#define SEC_PHY_REG0025_HBR_INIT		0x00U
#define SEC_PHY_REG0025_HBR2_INIT		0x00U
#define SEC_PHY_REG0025_HBR3_INIT		0x10U
#define SEC_PHY_REG0025_RESET			0x00U

#define SEC_PHY_REG0026					0x0098
#define SEC_PHY_REG0026_INIT			0x53U
#define SEC_PHY_REG0026_RESET			0x53U

#define SEC_PHY_REG0027					0x009C
#define SEC_PHY_REG0027_RBR_INIT		0x00U
#define SEC_PHY_REG0027_HBR_INIT		0x00U
#define SEC_PHY_REG0027_HBR2_INIT		0x00U
#define SEC_PHY_REG0027_HBR3_INIT		0x1BU
#define SEC_PHY_REG0027_RESET			0x00U

#define SEC_PHY_REG0028					0x00A0
#define SEC_PHY_REG0028_RBR_INIT		0x00U
#define SEC_PHY_REG0028_HBR_INIT		0x00U
#define SEC_PHY_REG0028_HBR2_INIT		0x00U
#define SEC_PHY_REG0028_HBR3_INIT		0x0DU
#define SEC_PHY_REG0028_RESET			0x00U

#define SEC_PHY_REG0029				0x00A4
#define SEC_PHY_REG0029_INIT		0x01U
#define SEC_PHY_REG0029_RESET		0x01U

#define SEC_PHY_REG002A					0x00A8
#define SEC_PHY_REG002A_RBR_INIT		0x01U
#define SEC_PHY_REG002A_HBR_INIT		0x01U
#define SEC_PHY_REG002A_HBR2_INIT		0x01U
#define SEC_PHY_REG002A_HBR3_INIT		0x54U
#define SEC_PHY_REG002A_RESET			0x01U

#define SEC_PHY_REG002B					0x00AC
#define SEC_PHY_REG002B_RBR_INIT		0x00U
#define SEC_PHY_REG002B_HBR_INIT		0x00U
#define SEC_PHY_REG002B_HBR2_INIT		0x00U
#define SEC_PHY_REG002B_HBR3_INIT		0x01U
#define SEC_PHY_REG002B_RESET			0x00U

#define SEC_PHY_REG002C					0x00B0
#define SEC_PHY_REG002C_RBR_INIT		0x00U
#define SEC_PHY_REG002C_HBR_INIT		0x00U
#define SEC_PHY_REG002C_HBR2_INIT		0x00U
#define SEC_PHY_REG002C_HBR3_INIT		0x1AU
#define SEC_PHY_REG002C_RESET			0x00U

#define SEC_PHY_REG002D					0x00B4
#define SEC_PHY_REG002D_INIT			0x04U
#define SEC_PHY_REG002D_RESET			0x00U

#define SEC_PHY_REG002E					0x00B8
#define SEC_PHY_REG002E_RBR_INIT		0x00U
#define SEC_PHY_REG002E_HBR_INIT		0x00U
#define SEC_PHY_REG002E_HBR2_INIT		0x00U
#define SEC_PHY_REG002E_HBR3_INIT		0x17U
#define SEC_PHY_REG002E_RESET			0x00U

#define SEC_PHY_REG002F					0x00BC
#define SEC_PHY_REG002F_RBR_INIT		0x04U
#define SEC_PHY_REG002F_HBR_INIT		0x04U
#define SEC_PHY_REG002F_HBR2_INIT		0x04U
#define SEC_PHY_REG002F_HBR3_INIT		0x61U
#define SEC_PHY_REG002F_RESET			0x04U

#define SEC_PHY_REG0030					0x00C0
#define SEC_PHY_REG0030_RBR_INIT		0x00U
#define SEC_PHY_REG0030_HBR_INIT		0x00U
#define SEC_PHY_REG0030_HBR2_INIT		0x00U
#define SEC_PHY_REG0030_HBR3_INIT		0x01U
#define SEC_PHY_REG0030_RESET			0x00U

#define SEC_PHY_REG0031					0x00C4
#define SEC_PHY_REG0031_RBR_INIT		0x20U
#define SEC_PHY_REG0031_HBR_INIT		0x20U
#define SEC_PHY_REG0031_HBR2_INIT		0x20U
#define SEC_PHY_REG0031_HBR3_INIT		0x21U
#define SEC_PHY_REG0031_RESET			0x20U

#define SEC_PHY_REG0032					0x00C8
#define SEC_PHY_REG0032_RBR_INIT		0x30U
#define SEC_PHY_REG0032_HBR_INIT		0x30U
#define SEC_PHY_REG0032_HBR2_INIT		0x30U
#define SEC_PHY_REG0032_HBR3_INIT		0x2CU
#define SEC_PHY_REG0032_RESET			0x28U

#define SEC_PHY_REG0033					0x00CC
#define SEC_PHY_REG0033_INIT			0x0BU
#define SEC_PHY_REG0033_RESET			0x0BU

#define SEC_PHY_REG0034					0x00D0
#define SEC_PHY_REG0034_INIT			0x23U
#define SEC_PHY_REG0034_RESET			0x23U

#define SEC_PHY_REG0035					0x00D4
#define SEC_PHY_REG0035_INIT			0x00U
#define SEC_PHY_REG0035_RESET			0x00U

#define SEC_PHY_REG0037					0x00DC
#define SEC_PHY_REG0037_INIT			0x00U
#define SEC_PHY_REG0037_RESET			0x00U

#define SEC_PHY_REG0038					0x00E0
#define SEC_PHY_REG0038_INIT			0x00U
#define SEC_PHY_REG0038_RESET			0x00U

#define SEC_PHY_REG0039					0x00E4
#define SEC_PHY_REG0039_INIT			0x00U
#define SEC_PHY_REG0039_RESET			0x00U

#define SEC_PHY_REG003A					0x00E8
#define SEC_PHY_REG003A_INIT			0x00U
#define SEC_PHY_REG003A_RESET			0x00U

#define SEC_PHY_REG003B					0x00EC
#define SEC_PHY_REG003B_INIT			0x00U
#define SEC_PHY_REG003B_RESET			0x00U

#define SEC_PHY_REG003C					0x00F0
#define SEC_PHY_REG003C_INIT			0x00U
#define SEC_PHY_REG003C_2nd_INIT		0x80U
#define SEC_PHY_REG003C_RESET			0x00U

#define SEC_PHY_REG003D				0x00F4
#define SEC_PHY_REG003D_INIT		0x40U
#define SEC_PHY_REG003D_SW_RESET		0x00U
#define SEC_PHY_REG003D_RESET		0x40U

#define SEC_PHY_REG003E				0x00F8
#define SEC_PHY_REG003E_INIT		0x0CU
#define SEC_PHY_REG003E_RESET		0x0CU

#define SEC_PHY_REG003F				0x00FC
#define SEC_PHY_REG003F_INIT		0x83U
#define SEC_PHY_REG003F_RESET		0x83U

#define SEC_PHY_REG0040				0x0100
#define SEC_PHY_REG0040_INIT		0x06U
#define SEC_PHY_REG0040_RESET		0x06U

#define SEC_PHY_REG0041				0x0104
#define SEC_PHY_REG0041_INIT		0x20U
#define SEC_PHY_REG0041_RESET		0x20U

#define SEC_PHY_REG0042				0x0108
#define SEC_PHY_REG0042_INIT		0xB8U
#define SEC_PHY_REG0042_RESET		0xB8U

#define SEC_PHY_REG0043				0x010C
#define SEC_PHY_REG0043_INIT		0x00U
#define SEC_PHY_REG0043_RESET		0x00U

#define SEC_PHY_REG0044				0x0110
#define SEC_PHY_REG0044_INIT		0x46U
#define SEC_PHY_REG0044_RESET		0x46U

#define SEC_PHY_REG0045				0x0114
#define SEC_PHY_REG0045_INIT		0x24U
#define SEC_PHY_REG0045_RESET		0x24U

#define SEC_PHY_REG0046				0x0118
#define SEC_PHY_REG0046_INIT		0xEEU
#define SEC_PHY_REG0046_RESET		0xFFU

#define SEC_PHY_REG0047				0x011C
#define SEC_PHY_REG0047_INIT		0x24U
#define SEC_PHY_REG0047_RESET		0x00U

#define SEC_PHY_REG0048				0x0120
#define SEC_PHY_REG0048_INIT		0x44U
#define SEC_PHY_REG0048_RESET		0x46U

#define SEC_PHY_REG0049				0x0124
#define SEC_PHY_REG0049_INIT		0xFAU
#define SEC_PHY_REG0049_RESET		0xFAU

#define SEC_PHY_REG004A				0x0128
#define SEC_PHY_REG004A_INIT		0x08U
#define SEC_PHY_REG004A_RESET		0x08U

#define SEC_PHY_REG004B				0x012C
#define SEC_PHY_REG004B_INIT		0x00U
#define SEC_PHY_REG004B_RESET		0x00U

#define SEC_PHY_REG004C				0x0130
#define SEC_PHY_REG004C_INIT		0x01U
#define SEC_PHY_REG004C_RESET		0x01U

#define SEC_PHY_REG004D				0x0134
#define SEC_PHY_REG004D_INIT		0x64U
#define SEC_PHY_REG004D_RESET		0x64U

#define SEC_PHY_REG004E					0x0138
#define SEC_PHY_REG004E_RBR_INIT		0x34U
#define SEC_PHY_REG004E_HBR_INIT		0x34U
#define SEC_PHY_REG004E_HBR2_INIT		0x34U
#define SEC_PHY_REG004E_HBR3_INIT		0x14U
#define SEC_PHY_REG004E_RESET			0x34U

#define SEC_PHY_REG004F					0x013C
#define SEC_PHY_REG004F_INIT			0x00U
#define SEC_PHY_REG004F_RESET			0x00U

#define SEC_PHY_REG0050					0x0140
#define SEC_PHY_REG0050_INIT			0x00U
#define SEC_PHY_REG0050_RESET			0x00U

#define SEC_PHY_REG0051					0x0144
#define SEC_PHY_REG0051_RBR_INIT		0x87U
#define SEC_PHY_REG0051_HBR_INIT		0x7DU
#define SEC_PHY_REG0051_HBR2_INIT		0x7DU
#define SEC_PHY_REG0051_HBR3_INIT		0x7DU
#define SEC_PHY_REG0051_RESET			0x7DU

#define SEC_PHY_REG0052					0x0148
#define SEC_PHY_REG0052_RBR_INIT		0x7DU
#define SEC_PHY_REG0052_HBR_INIT		0x71U
#define SEC_PHY_REG0052_HBR2_INIT		0x7DU
#define SEC_PHY_REG0052_HBR3_INIT		0x7DU
#define SEC_PHY_REG0052_RESET			0x7DU

#define SEC_PHY_REG0053					0x014C
#define SEC_PHY_REG0053_RBR_INIT		0x7DU
#define SEC_PHY_REG0053_HBR_INIT		0x7DU
#define SEC_PHY_REG0053_HBR2_INIT		0x71U
#define SEC_PHY_REG0053_HBR3_INIT		0x7DU
#define SEC_PHY_REG0053_RESET			0x7DU

#define SEC_PHY_REG0054					0x0150
#define SEC_PHY_REG0054_RBR_INIT		0x7DU
#define SEC_PHY_REG0054_HBR_INIT		0x7DU
#define SEC_PHY_REG0054_HBR2_INIT		0x7DU
#define SEC_PHY_REG0054_HBR3_INIT		0x1CU
#define SEC_PHY_REG0054_RESET			0x7DU

#define SEC_PHY_REG0055					0x0154
#define SEC_PHY_REG0055_RBR_INIT		0x87U
#define SEC_PHY_REG0055_HBR_INIT		0x7DU
#define SEC_PHY_REG0055_HBR2_INIT		0x7DU
#define SEC_PHY_REG0055_HBR3_INIT		0x7DU
#define SEC_PHY_REG0055_RESET			0x7DU

#define SEC_PHY_REG0056					0x0158
#define SEC_PHY_REG0056_RBR_INIT		0x7DU
#define SEC_PHY_REG0056_HBR_INIT		0x71U
#define SEC_PHY_REG0056_HBR2_INIT		0x7DU
#define SEC_PHY_REG0056_HBR3_INIT		0x7DU
#define SEC_PHY_REG0056_RESET			0x7DU

#define SEC_PHY_REG0057					0x015C
#define SEC_PHY_REG0057_RBR_INIT		0x7DU
#define SEC_PHY_REG0057_HBR_INIT		0x7DU
#define SEC_PHY_REG0057_HBR2_INIT		0x71U
#define SEC_PHY_REG0057_HBR3_INIT		0x7DU
#define SEC_PHY_REG0057_RESET			0x7DU

#define SEC_PHY_REG0058					0x0160
#define SEC_PHY_REG0058_RBR_INIT		0x7DU
#define SEC_PHY_REG0058_HBR_INIT		0x7DU
#define SEC_PHY_REG0058_HBR2_INIT		0x7DU
#define SEC_PHY_REG0058_HBR3_INIT		0x1CU
#define SEC_PHY_REG0058_RESET			0x7DU

#define SEC_PHY_REG0059					0x0164
#define SEC_PHY_REG0059_INIT			0x11U
#define SEC_PHY_REG0059_RESET			0x11U

#define SEC_PHY_REG005A					0x0168
#define SEC_PHY_REG005A_RBR_INIT		0x33U
#define SEC_PHY_REG005A_HBR_INIT		0x31U
#define SEC_PHY_REG005A_HBR2_INIT		0x33U
#define SEC_PHY_REG005A_HBR3_INIT		0x33U
#define SEC_PHY_REG005A_RESET			0x33U

#define SEC_PHY_REG005B					0x016C
#define SEC_PHY_REG005B_RBR_INIT		0x33U
#define SEC_PHY_REG005B_HBR_INIT		0x33U
#define SEC_PHY_REG005B_HBR2_INIT		0x03U
#define SEC_PHY_REG005B_HBR3_INIT		0x30U
#define SEC_PHY_REG005B_RESET			0x33U

#define SEC_PHY_REG005C					0x0170
#define SEC_PHY_REG005C_INIT			0x25U
#define SEC_PHY_REG005C_RESET			0x25U

#define SEC_PHY_REG005D					0x0174
#define SEC_PHY_REG005D_RBR_INIT		0x0CU
#define SEC_PHY_REG005D_HBR_INIT		0x0CU
#define SEC_PHY_REG005D_HBR2_INIT		0x0CU
#define SEC_PHY_REG005D_HBR3_INIT		0x14U
#define SEC_PHY_REG005D_RESET			0x0CU

#define SEC_PHY_REG005E					0x0178
#define SEC_PHY_REG005E_RBR_INIT		0x5FU
#define SEC_PHY_REG005E_HBR_INIT		0x5FU
#define SEC_PHY_REG005E_HBR2_INIT		0x5FU
#define SEC_PHY_REG005E_HBR3_INIT		0x0EU
#define SEC_PHY_REG005E_RESET			0x4FU

#define SEC_PHY_REG005F					0x017C
#define SEC_PHY_REG005F_RBR_INIT		0x11U
#define SEC_PHY_REG005F_HBR_INIT		0x11U
#define SEC_PHY_REG005F_HBR2_INIT		0x11U
#define SEC_PHY_REG005F_HBR3_INIT		0x01U
#define SEC_PHY_REG005F_RESET			0x01U

#define SEC_PHY_REG0060					0x0180
#define SEC_PHY_REG0060_RBR_INIT		0x21U
#define SEC_PHY_REG0060_HBR_INIT		0x4EU
#define SEC_PHY_REG0060_HBR2_INIT		0x4EU
#define SEC_PHY_REG0060_HBR3_INIT		0x4EU
#define SEC_PHY_REG0060_RESET			0x4EU

#define SEC_PHY_REG0061					0x0184
#define SEC_PHY_REG0061_RBR_INIT		0x4EU
#define SEC_PHY_REG0061_HBR_INIT		0x27U
#define SEC_PHY_REG0061_HBR2_INIT		0x4EU
#define SEC_PHY_REG0061_HBR3_INIT		0x4EU
#define SEC_PHY_REG0061_RESET			0x4EU

#define SEC_PHY_REG0062					0x0188
#define SEC_PHY_REG0062_RBR_INIT		0x4EU
#define SEC_PHY_REG0062_HBR_INIT		0x4EU
#define SEC_PHY_REG0062_HBR2_INIT		0x27U
#define SEC_PHY_REG0062_HBR3_INIT		0x4EU
#define SEC_PHY_REG0062_RESET			0x4EU

#define SEC_PHY_REG0063					0x018C
#define SEC_PHY_REG0063_RBR_INIT		0x4EU
#define SEC_PHY_REG0063_HBR_INIT		0x4EU
#define SEC_PHY_REG0063_HBR2_INIT		0x4EU
#define SEC_PHY_REG0063_HBR3_INIT		0x01U
#define SEC_PHY_REG0063_RESET			0x4EU

#define SEC_PHY_REG0064					0x0190
#define SEC_PHY_REG0064_RBR_INIT		0x07U
#define SEC_PHY_REG0064_HBR_INIT		0x0FU
#define SEC_PHY_REG0064_HBR2_INIT		0x0FU
#define SEC_PHY_REG0064_HBR3_INIT		0x0EU
#define SEC_PHY_REG0064_RESET			0x0FU

#define SEC_PHY_REG0065					0x0194
#define SEC_PHY_REG0065_RBR_INIT		0x00U
#define SEC_PHY_REG0065_HBR_INIT		0x14U
#define SEC_PHY_REG0065_HBR2_INIT		0x14U
#define SEC_PHY_REG0065_HBR3_INIT		0x14U
#define SEC_PHY_REG0065_RESET			0x14U

#define SEC_PHY_REG0066					0x0198
#define SEC_PHY_REG0066_RBR_INIT		0x14U
#define SEC_PHY_REG0066_HBR_INIT		0x0DU
#define SEC_PHY_REG0066_HBR2_INIT		0x14U
#define SEC_PHY_REG0066_HBR3_INIT		0x14U
#define SEC_PHY_REG0066_RESET			0x14U

#define SEC_PHY_REG0067					0x019C
#define SEC_PHY_REG0067_RBR_INIT		0x14U
#define SEC_PHY_REG0067_HBR_INIT		0x14U
#define SEC_PHY_REG0067_HBR2_INIT		0x0DU
#define SEC_PHY_REG0067_HBR3_INIT		0x14U
#define SEC_PHY_REG0067_RESET			0x14U

#define SEC_PHY_REG0068					0x01A0
#define SEC_PHY_REG0068_RBR_INIT		0x14U
#define SEC_PHY_REG0068_HBR_INIT		0x14U
#define SEC_PHY_REG0068_HBR2_INIT		0x14U
#define SEC_PHY_REG0068_HBR3_INIT		0x00U
#define SEC_PHY_REG0068_RESET			0x14U

#define SEC_PHY_REG0069					0x01A4
#define SEC_PHY_REG0069_RBR_INIT		0x02U
#define SEC_PHY_REG0069_HBR_INIT		0x02U
#define SEC_PHY_REG0069_HBR2_INIT		0x02U
#define SEC_PHY_REG0069_HBR3_INIT		0x02U
#define SEC_PHY_REG0069_RESET			0x02U

#define SEC_PHY_REG006A					0x01A8
#define SEC_PHY_REG006A_RBR_INIT		0x12U
#define SEC_PHY_REG006A_HBR_INIT		0x09U
#define SEC_PHY_REG006A_HBR2_INIT		0x09U
#define SEC_PHY_REG006A_HBR3_INIT		0x12U
#define SEC_PHY_REG006A_RESET			0x12U

#define SEC_PHY_REG006B					0x01AC
#define SEC_PHY_REG006B_RBR_INIT		0x04U
#define SEC_PHY_REG006B_HBR_INIT		0x04U
#define SEC_PHY_REG006B_HBR2_INIT		0x04U
#define SEC_PHY_REG006B_HBR3_INIT		0x00U
#define SEC_PHY_REG006B_RESET			0x04U

#define SEC_PHY_REG006C					0x01B0
#define SEC_PHY_REG006C_RBR_INIT		0x03U
#define SEC_PHY_REG006C_HBR_INIT		0x13U
#define SEC_PHY_REG006C_HBR2_INIT		0x13U
#define SEC_PHY_REG006C_HBR3_INIT		0x13U
#define SEC_PHY_REG006C_RESET			0x13U

#define SEC_PHY_REG006D					0x01B4
#define SEC_PHY_REG006D_RBR_INIT		0x13U
#define SEC_PHY_REG006D_HBR_INIT		0x07U
#define SEC_PHY_REG006D_HBR2_INIT		0x13U
#define SEC_PHY_REG006D_HBR3_INIT		0x13U
#define SEC_PHY_REG006D_RESET			0x13U

#define SEC_PHY_REG006E					0x01B8
#define SEC_PHY_REG006E_RBR_INIT		0x13U
#define SEC_PHY_REG006E_HBR_INIT		0x13U
#define SEC_PHY_REG006E_HBR2_INIT		0x07U
#define SEC_PHY_REG006E_HBR3_INIT		0x13U
#define SEC_PHY_REG006E_RESET			0x13U

#define SEC_PHY_REG006F					0x01BC
#define SEC_PHY_REG006F_RBR_INIT		0x13U
#define SEC_PHY_REG006F_HBR_INIT		0x13U
#define SEC_PHY_REG006F_HBR2_INIT		0x13U
#define SEC_PHY_REG006F_HBR3_INIT		0x00U
#define SEC_PHY_REG006F_RESET			0x13U

#define SEC_PHY_REG0070					0x01C0
#define SEC_PHY_REG0070_RBR_INIT		0x08U
#define SEC_PHY_REG0070_HBR_INIT		0x18U
#define SEC_PHY_REG0070_HBR2_INIT		0x18U
#define SEC_PHY_REG0070_HBR3_INIT		0x18U
#define SEC_PHY_REG0070_RESET			0x18U

#define SEC_PHY_REG0071					0x01C4
#define SEC_PHY_REG0071_RBR_INIT		0x18U
#define SEC_PHY_REG0071_HBR_INIT		0x18U
#define SEC_PHY_REG0071_HBR2_INIT		0x18U
#define SEC_PHY_REG0071_HBR3_INIT		0x18U
#define SEC_PHY_REG0071_RESET			0x18U

#define SEC_PHY_REG0072					0x01C8
#define SEC_PHY_REG0072_RBR_INIT		0x18U
#define SEC_PHY_REG0072_HBR_INIT		0x18U
#define SEC_PHY_REG0072_HBR2_INIT		0x18U
#define SEC_PHY_REG0072_HBR3_INIT		0x18U
#define SEC_PHY_REG0072_RESET			0x18U

#define SEC_PHY_REG0073					0x01CC
#define SEC_PHY_REG0073_RBR_INIT		0x18U
#define SEC_PHY_REG0073_HBR_INIT		0x18U
#define SEC_PHY_REG0073_HBR2_INIT		0x18U
#define SEC_PHY_REG0073_HBR3_INIT		0x02U
#define SEC_PHY_REG0073_RESET			0x18U

#define SEC_PHY_REG0074					0x01D0
#define SEC_PHY_REG0074_RBR_INIT		0x05U
#define SEC_PHY_REG0074_HBR_INIT		0x05U
#define SEC_PHY_REG0074_HBR2_INIT		0x05U
#define SEC_PHY_REG0074_HBR3_INIT		0x00U
#define SEC_PHY_REG0074_RESET			0x05U

#define SEC_PHY_REG0075					0x01D4
#define SEC_PHY_REG0075_RBR_INIT		0x0EU
#define SEC_PHY_REG0075_HBR_INIT		0x0EU
#define SEC_PHY_REG0075_HBR2_INIT		0x0EU
#define SEC_PHY_REG0075_HBR3_INIT		0x20U
#define SEC_PHY_REG0075_RESET			0x20U

#define SEC_PHY_REG0076					0x01D8
#define SEC_PHY_REG0076_RBR_INIT		0x68U
#define SEC_PHY_REG0076_HBR_INIT		0x68U
#define SEC_PHY_REG0076_HBR2_INIT		0x68U
#define SEC_PHY_REG0076_HBR3_INIT		0x30U
#define SEC_PHY_REG0076_RESET			0x30U

#define SEC_PHY_REG0077				0x01DC
#define SEC_PHY_REG0077_INIT		0x08U
#define SEC_PHY_REG0077_RESET		0x08U

#define SEC_PHY_REG0078				0x01E0
#define SEC_PHY_REG0078_INIT		0x0CU
#define SEC_PHY_REG0078_RESET		0x0CU

#define SEC_PHY_REG0079				0x01E4
#define SEC_PHY_REG0079_INIT		0x00U
#define SEC_PHY_REG0079_RESET		0x00U

#define SEC_PHY_REG007A				0x01E8
#define SEC_PHY_REG007A_INIT		0x00U
#define SEC_PHY_REG007A_RESET		0x00U

#define SEC_PHY_REG007B				0x01EC
#define SEC_PHY_REG007B_INIT		0x00U
#define SEC_PHY_REG007B_RESET		0x00U

#define SEC_PHY_REG007C				0x01F0
#define SEC_PHY_REG007C_INIT		0x00U
#define SEC_PHY_REG007C_RESET		0x00U

#define SEC_PHY_REG007D				0x01F4
#define SEC_PHY_REG007D_INIT		0x00U
#define SEC_PHY_REG007D_RESET		0x00U

#define SEC_PHY_REG007E				0x01F8
#define SEC_PHY_REG007E_INIT		0x00U
#define SEC_PHY_REG007E_RESET		0x00U

#define SEC_PHY_REG007F				0x01FC
#define SEC_PHY_REG007F_INIT		0x00U
#define SEC_PHY_REG007F_RESET		0x00U

#define SEC_PHY_REG0080				0x0200
#define SEC_PHY_REG0080_INIT		0x00U
#define SEC_PHY_REG0080_RESET		0x00U

#define SEC_PHY_REG0081				0x0204
#define SEC_PHY_REG0081_INIT		0x01U
#define SEC_PHY_REG0081_RESET		0x00U

#define SEC_PHY_REG0082				0x0208
#define SEC_PHY_REG0082_INIT		0x04U
#define SEC_PHY_REG0082_RESET		0x00U

#define SEC_PHY_REG0083				0x020C
#define SEC_PHY_REG0083_INIT		0x24U
#define SEC_PHY_REG0083_RESET		0x24U

#define SEC_PHY_REG0084				0x0210
#define SEC_PHY_REG0084_RBR_INIT		0x20U
#define SEC_PHY_REG0084_HBR_INIT		0x00U
#define SEC_PHY_REG0084_HBR2_INIT		0x00U
#define SEC_PHY_REG0084_HBR3_INIT		0x20U
#define SEC_PHY_REG0084_RESET		0x00U

#define SEC_PHY_REG0085				0x0214
#define SEC_PHY_REG0085_INIT		0x03U
#define SEC_PHY_REG0085_RESET		0x02U

#define SEC_PHY_REG0087				0x021C
#define SEC_PHY_REG0087_INIT		0x04U
#define SEC_PHY_REG0087_RESET		0x00U

#define SEC_PHY_REG0089				0x0224
#define SEC_PHY_REG0089_INIT		0x00U
#define SEC_PHY_REG0089_RESET		0x00U

#define SEC_PHY_REG008A				0x0228
#define SEC_PHY_REG008A_INIT		0x55U
#define SEC_PHY_REG008A_RESET		0x55U

#define SEC_PHY_REG008B				0x022C
#define SEC_PHY_REG008B_INIT		0x25U
#define SEC_PHY_REG008B_RESET		0x25U

#define SEC_PHY_REG008C				0x0230
#define SEC_PHY_REG008C_INIT		0x2CU
#define SEC_PHY_REG008C_RESET		0x2CU

#define SEC_PHY_REG008D				0x0234
#define SEC_PHY_REG008D_INIT		0x22U
#define SEC_PHY_REG008D_RESET		0x22U

#define SEC_PHY_REG008E				0x0238
#define SEC_PHY_REG008E_INIT		0x14U
#define SEC_PHY_REG008E_RESET		0x14U

#define SEC_PHY_REG008F				0x023C
#define SEC_PHY_REG008F_INIT		0x20U
#define SEC_PHY_REG008F_RESET		0x20U

#define SEC_PHY_REG0090				0x0240
#define SEC_PHY_REG0090_INIT		0x00U
#define SEC_PHY_REG0090_RESET		0x00U

#define SEC_PHY_REG0091				0x0244
#define SEC_PHY_REG0091_INIT		0x00U
#define SEC_PHY_REG0091_RESET		0x00U

#define SEC_PHY_REG0092				0x0248
#define SEC_PHY_REG0092_INIT		0x00U
#define SEC_PHY_REG0092_RESET		0x00U

#define SEC_PHY_REG0093				0x024C
#define SEC_PHY_REG0093_INIT		0x00U
#define SEC_PHY_REG0093_RESET		0x00U

#define SEC_PHY_REG0095					0x0254
#define SEC_PHY_REG0095_RBR_INIT		0x00U
#define SEC_PHY_REG0095_HBR_INIT		0x01U
#define SEC_PHY_REG0095_HBR2_INIT		0x02U
#define SEC_PHY_REG0095_HBR3_INIT		0x03U
#define SEC_PHY_REG0095_RESET			0x00U

#define SEC_PHY_REG0097					0x025C
#define SEC_PHY_REG0097_RBR_INIT		0x02U
#define SEC_PHY_REG0097_HBR_INIT		0x02U
#define SEC_PHY_REG0097_HBR2_INIT		0x02U
#define SEC_PHY_REG0097_HBR3_INIT		0x00U /* error is in description of Reg map */
#define SEC_PHY_REG0097_RESET			0x00U

#define SEC_PHY_REG0099					0x0264
#define SEC_PHY_REG0099_RBR_INIT		0x04U
#define SEC_PHY_REG0099_HBR_INIT		0x04U
#define SEC_PHY_REG0099_HBR2_INIT		0x04U
#define SEC_PHY_REG0099_HBR3_INIT		0x00U
#define SEC_PHY_REG0099_RBR_SC_EN		0x44U
#define SEC_PHY_REG0099_HBR_SC_EN		0x44U
#define SEC_PHY_REG0099_HBR2_SC_EN		0x44U
#define SEC_PHY_REG0099_HBR3_SC_EN		0x40U
#define SEC_PHY_REG0099_RESET			0x00U

#define SEC_PHY_REG009A					0x0268
#define SEC_PHY_REG009A_INIT			0x10U
#define SEC_PHY_REG009A_2nd_INIT		0x11U
#define SEC_PHY_REG009A_RESET			0x00U

#define SEC_PHY_REG009B				0x026C
#define SEC_PHY_REG009B_INIT		0x00U
#define SEC_PHY_REG009B_RESET		0x00U

#define SEC_PHY_REG009E					0x0278
#define SEC_PHY_REG009E_SW_RESET		0x02U
#define SEC_PHY_REG009E_RESET			0x00U

#define SEC_PHY_REG009F					0x027C
#define SEC_PHY_REG009F_SW_RESET1		0x80U
#define SEC_PHY_REG009F_SW_RESET2		0x84U
#define SEC_PHY_REG009F_SW_RESET3		0xA4U
#define SEC_PHY_REG009F_SW_RESET4		0xA6U
#define SEC_PHY_REG009F_RESET			0x00U

#define SEC_PHY_REG00A0					0x0280
#define SEC_PHY_REG00A0_SW_RESET1		0x40U
#define SEC_PHY_REG00A0_SW_RESET2		0x41U
#define SEC_PHY_REG00A0_RESET			0x00U

#define SEC_PHY_REG0102				0x0408
#define SEC_PHY_REG0102_INIT		0x03U
#define SEC_PHY_REG0102_2nd_INIT 	0x23U
#define SEC_PHY_REG0102_3rd_INIT 	0x33U
#define SEC_PHY_REG0102_RESET		0x03U

#define SEC_PHY_REG0103				0x040C
#define SEC_PHY_REG0103_INIT		0x18U
#define SEC_PHY_REG0103_2nd_INIT 	0x1AU
#define SEC_PHY_REG0103_3rd_INIT 	0x1BU
#define SEC_PHY_REG0103_RESET			0x00U

#define SEC_PHY_REG0104				0x0410
#define SEC_PHY_REG0104_INIT		0x01U
#define SEC_PHY_REG0104_2nd_INIT 	0x21U
#define SEC_PHY_REG0104_3rd_INIT 	0x23U
#define SEC_PHY_REG0104_4th_INIT 	0x33U
#define SEC_PHY_REG0104_RESET		0x00U

#define SEC_PHY_REG010D				0x0434
#define SEC_PHY_REG010D_INIT		0x10U
#define SEC_PHY_REG010D_RESET		0x00U

#define SEC_PHY_REG010F				0x043C
#define SEC_PHY_REG010F_INIT		0x00U
#define SEC_PHY_REG010F_2nd_INIT		0x10U
#define SEC_PHY_REG010F_3rd_INIT		0x50U
#define SEC_PHY_REG010F_RESET		0x01U

#define SEC_PHY_REG0110				0x0440
#define SEC_PHY_REG0110_INIT		0x03U
#define SEC_PHY_REG0110_RESET		0x00U

#define SEC_PHY_REG0113				0x044C
#define SEC_PHY_REG0113_INIT		0x13U
#define SEC_PHY_REG0113_RESET		0x00U

#define SEC_PHY_REG0114				0x0450
#define SEC_PHY_REG0114_INIT		0x12U
#define SEC_PHY_REG0114_RESET		0x00U

#define SEC_PHY_REG0115				0x0454
#define SEC_PHY_REG0115_INIT		0x12U
#define SEC_PHY_REG0115_RESET		0x00U

#define SEC_PHY_REG0116				0x0458
#define SEC_PHY_REG0116_INIT		0x20U
#define SEC_PHY_REG0116_RESET		0x00U

#define SEC_PHY_REG0117				0x045C
#define SEC_PHY_REG0117_INIT		0x04U
#define SEC_PHY_REG0117_RESET		0x00U

#define SEC_PHY_REG0118				0x0460
#define SEC_PHY_REG0118_INIT		0x0AU
#define SEC_PHY_REG0118_RESET		0x00U

#define SEC_PHY_REG0119				0x0464
#define SEC_PHY_REG0119_INIT		0x03U
#define SEC_PHY_REG0119_RESET		0x00U

#define SEC_PHY_REG011A				0x0468
#define SEC_PHY_REG011A_INIT		0x03U
#define SEC_PHY_REG011A_RESET		0x00U

#define SEC_PHY_REG011B				0x046C
#define SEC_PHY_REG011B_INIT		0x13U
#define SEC_PHY_REG011B_RESET		0x00U

#define SEC_PHY_REG011C				0x0470
#define SEC_PHY_REG011C_INIT		0x04U
#define SEC_PHY_REG011C_RESET		0x00U

#define SEC_PHY_REG011D				0x0474
#define SEC_PHY_REG011D_INIT		0x67U
#define SEC_PHY_REG011D_RESET		0x00U

#define SEC_PHY_REG011E				0x0478
#define SEC_PHY_REG011E_INIT		0x6AU
#define SEC_PHY_REG011E_RESET		0x00U

#define SEC_PHY_REG011F				0x047C
#define SEC_PHY_REG011F_INIT		0x14U
#define SEC_PHY_REG011F_2nd_INIT 	0x16U
#define SEC_PHY_REG011F_RESET		0x00U

#define SEC_PHY_REG0120				0x0480
#define SEC_PHY_REG0120_INIT		0x80U
#define SEC_PHY_REG0120_RESET		0x00U

#define SEC_PHY_REG0123				0x048C
#define SEC_PHY_REG0123_INIT		0x20U
#define SEC_PHY_REG0123_2nd_INIT 	0x30U
#define SEC_PHY_REG0123_RESET		0x00U

#define SEC_PHY_REG0200				0x0800
#define SEC_PHY_REG0200_INIT		0x00U
#define SEC_PHY_REG0200_RESET		0x00U

#define SEC_PHY_REG0206				0x0818
#define SEC_PHY_REG0206_INIT		0x07U
#define SEC_PHY_REG0206_RESET		0x00U

#define SEC_PHY_REG0207				0x081C
#define SEC_PHY_REG0207_INIT		0x0FU
#define SEC_PHY_REG0207_RESET		0x00U

#define SEC_PHY_REG0303				0x0C0C
#define SEC_PHY_REG0303_INIT		0x0CU
#define SEC_PHY_REG0303_RESET		0x00U

#define SEC_PHY_REG0305				0x0C14
#define SEC_PHY_REG0305_RESET		0x00U

#define SEC_PHY_REG0307				0x0C1C
#define SEC_PHY_REG0307_INIT		0x60U
#define SEC_PHY_REG0307_RESET		0x00U

#define SEC_PHY_REG030A				0x0C28
#define SEC_PHY_REG030A_INIT		0x17U
#define SEC_PHY_REG030A_RESET		0x00U

#define SEC_PHY_REG030B				0x0C2C
#define SEC_PHY_REG030B_INIT		0x77U
#define SEC_PHY_REG030B_RESET		0x00U

#define SEC_PHY_REG030C				0x0C30
#define SEC_PHY_REG030C_INIT		0x77U
#define SEC_PHY_REG030C_RESET		0x00U

#define SEC_PHY_REG030D				0x0C34
#define SEC_PHY_REG030D_INIT		0x77U
#define SEC_PHY_REG030D_RESET		0x00U

#define SEC_PHY_REG030E				0x0C38
#define SEC_PHY_REG030E_INIT		0x38U
#define SEC_PHY_REG030E_RESET		0x00U

#define SEC_PHY_REG0310				0x0C40
#define SEC_PHY_REG0310_INIT		0x03U
#define SEC_PHY_REG0310_RESET		0x02U

#define SEC_PHY_REG0311				0x0C44
#define LN0_TX_SER_40BIT_EN_RBR		BIT(3)
#define LN0_TX_SER_40BIT_EN_HBR		BIT(2)
#define LN0_TX_SER_40BIT_EN_HBR2	BIT(1)
#define LN0_TX_SER_40BIT_EN_HBR3	BIT(0)

#define SEC_PHY_REG0311_INIT		0x0FU
#define SEC_PHY_REG0311_RESET		0x00U

#define SEC_PHY_REG0316				0x0C58
#define SEC_PHY_REG0316_INIT		0x02U
#define SEC_PHY_REG0316_RESET		0x00U

#define SEC_PHY_REG031B				0x0C6C
#define SEC_PHY_REG031B_INIT		0x01U
#define SEC_PHY_REG031B_RESET		0x00U

#define SEC_PHY_REG031F				0x0C7C
#define SEC_PHY_REG031F_INIT		0x15U
#define SEC_PHY_REG031F_RESET		0x14U

#define SEC_PHY_REG0320				0x0C80
#define SEC_PHY_REG0320_INIT		0xA0U
#define SEC_PHY_REG0320_RESET		0xA0U

#define SEC_PHY_REG0403				0x100C
#define SEC_PHY_REG0403_INIT		0x0CU
#define SEC_PHY_REG0403_RESET		0x00U

#define SEC_PHY_REG0405				0x1014
#define SEC_PHY_REG0405_RESET		0x00U

#define SEC_PHY_REG0407				0x101C
#define SEC_PHY_REG0407_INIT		0x60U
#define SEC_PHY_REG0407_RESET		0x00U

#define SEC_PHY_REG040A				0x1028
#define SEC_PHY_REG040A_INIT		0x17U
#define SEC_PHY_REG040A_RESET		0x00U

#define SEC_PHY_REG040B				0x102C
#define SEC_PHY_REG040B_INIT		0x77U
#define SEC_PHY_REG040B_RESET		0x00U

#define SEC_PHY_REG040C				0x1030
#define SEC_PHY_REG040C_INIT		0x77U
#define SEC_PHY_REG040C_RESET		0x00U

#define SEC_PHY_REG040D				0x1034
#define SEC_PHY_REG040D_INIT		0x77U
#define SEC_PHY_REG040D_RESET		0x00U

#define SEC_PHY_REG040E				0x1038
#define SEC_PHY_REG040E_INIT		0x38U
#define SEC_PHY_REG040E_RESET		0x00U

#define SEC_PHY_REG0410				0x1040
#define SEC_PHY_REG0410_INIT		0x03U
#define SEC_PHY_REG0410_RESET		0x02U

#define SEC_PHY_REG0411				0x1044
#define SEC_PHY_REG0411_INIT		0x0FU
#define SEC_PHY_REG0411_RESET		0x00U

#define SEC_PHY_REG0416				0x1058
#define SEC_PHY_REG0416_INIT		0x02U
#define SEC_PHY_REG0416_RESET		0x00U

#define SEC_PHY_REG041B				0x106C
#define SEC_PHY_REG041B_INIT		0x01U
#define SEC_PHY_REG041B_RESET		0x00U

#define SEC_PHY_REG041F				0x107C
#define SEC_PHY_REG041F_INIT		0x15U
#define SEC_PHY_REG041F_RESET		0x14U

#define SEC_PHY_REG0420				0x1080
#define SEC_PHY_REG0420_INIT		0xA0U
#define SEC_PHY_REG0420_RESET		0xA0U

#define SEC_PHY_REG0503				0x140C
#define SEC_PHY_REG0503_INIT		0x0CU
#define SEC_PHY_REG0503_RESET		0x00U

#define SEC_PHY_REG0505				0x1414
#define SEC_PHY_REG0505_RESET		0x00U

#define SEC_PHY_REG0507				0x141C
#define SEC_PHY_REG0507_INIT		0x60U
#define SEC_PHY_REG0507_RESET		0x00U

#define SEC_PHY_REG050A				0x1428
#define SEC_PHY_REG050A_INIT		0x17U
#define SEC_PHY_REG050A_RESET		0x00U

#define SEC_PHY_REG050B				0x142C
#define SEC_PHY_REG050B_INIT		0x77U
#define SEC_PHY_REG050B_RESET		0x00U

#define SEC_PHY_REG050C				0x1430
#define SEC_PHY_REG050C_INIT		0x77U
#define SEC_PHY_REG050C_RESET		0x00U

#define SEC_PHY_REG050D				0x1434
#define SEC_PHY_REG050D_INIT		0x77U
#define SEC_PHY_REG050D_RESET		0x00U

#define SEC_PHY_REG050E				0x1438
#define SEC_PHY_REG050E_INIT		0x38U
#define SEC_PHY_REG050E_RESET		0x00U

#define SEC_PHY_REG0510				0x1440
#define SEC_PHY_REG0510_INIT		0x03U
#define SEC_PHY_REG0510_RESET		0x02U

#define SEC_PHY_REG0511				0x1444
#define SEC_PHY_REG0511_INIT		0x0FU
#define SEC_PHY_REG0511_RESET		0x00U

#define SEC_PHY_REG0516				0x1458
#define SEC_PHY_REG0516_INIT		0x02U
#define SEC_PHY_REG0516_RESET		0x00U

#define SEC_PHY_REG051B				0x146C
#define SEC_PHY_REG051B_INIT		0x01U
#define SEC_PHY_REG051B_RESET		0x00U

#define SEC_PHY_REG051F				0x147C
#define SEC_PHY_REG051F_INIT		0x15U
#define SEC_PHY_REG051F_RESET		0x14U

#define SEC_PHY_REG0520				0x1480
#define SEC_PHY_REG0520_INIT		0xA0U
#define SEC_PHY_REG0520_RESET		0xA0U

#define SEC_PHY_REG0603				0x180C
#define SEC_PHY_REG0603_INIT		0x0CU
#define SEC_PHY_REG0603_RESET		0x00U

#define SEC_PHY_REG0605				0x1814
#define SEC_PHY_REG0605_RESET		0x00U

#define SEC_PHY_REG0607				0x181C
#define SEC_PHY_REG0607_INIT		0x60U
#define SEC_PHY_REG0607_RESET		0x00U

#define SEC_PHY_REG060A				0x1828
#define SEC_PHY_REG060A_INIT		0x17U
#define SEC_PHY_REG060A_RESET		0x00U

#define SEC_PHY_REG060B				0x182C
#define SEC_PHY_REG060B_INIT		0x77U
#define SEC_PHY_REG060B_RESET		0x00U

#define SEC_PHY_REG060C				0x1830
#define SEC_PHY_REG060C_INIT		0x77U
#define SEC_PHY_REG060C_RESET		0x00U

#define SEC_PHY_REG060D				0x1834
#define SEC_PHY_REG060D_INIT		0x77U
#define SEC_PHY_REG060D_RESET		0x00U

#define SEC_PHY_REG060E				0x1838
#define SEC_PHY_REG060E_INIT		0x38U
#define SEC_PHY_REG060E_RESET		0x00U

#define SEC_PHY_REG0610				0x1840
#define SEC_PHY_REG0610_INIT		0x03U
#define SEC_PHY_REG0610_RESET		0x02U

#define SEC_PHY_REG0611				0x1844
#define SEC_PHY_REG0611_INIT		0x0FU
#define SEC_PHY_REG0611_RESET		0x00U

#define SEC_PHY_REG0616				0x1858
#define SEC_PHY_REG0616_INIT		0x02U
#define SEC_PHY_REG0616_RESET		0x00U

#define SEC_PHY_REG061B				0x186C
#define SEC_PHY_REG061B_INIT		0x01U
#define SEC_PHY_REG061B_RESET		0x00U

#define SEC_PHY_REG061F				0x187C
#define SEC_PHY_REG061F_INIT		0x15U
#define SEC_PHY_REG061F_RESET		0x14U

#define SEC_PHY_REG0620				0x1880
#define SEC_PHY_REG0620_INIT		0xA0U
#define SEC_PHY_REG0620_RESET		0xA0U

#define SEC_PHY_DELAY_USEC_REG		0xEFEF

#define SEC_PHY_REG_MAX				0xEFFF
#define SEC_PHY_REG_DTAT_0_RST		0x00
#endif

