// Seed: 536108331
module module_0 (
    output tri1 id_0,
    output supply1 id_1,
    output wor id_2,
    output uwire id_3
);
  assign id_2 = 1;
  assign module_1._id_6 = 0;
  wire id_5 = id_5;
endmodule
module module_1 #(
    parameter id_1 = 32'd28,
    parameter id_6 = 32'd82
) (
    output wor  id_0,
    output wor  _id_1,
    output tri0 id_2,
    output tri  id_3,
    output tri  id_4 [id_6 : 1  -  id_1],
    input  wor  id_5,
    output wire _id_6
);
  assign id_2 = id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_3,
      id_4
  );
endmodule
