<!doctype html><html><head><meta name='viewport' content='width=device-width,initial-scale=1'><meta charset='UTF-8'><link rel='stylesheet' type='text/css' href='../../../../../../../style.css'></head><body><h2>Coverage Report</h2><h4>Created: 2024-05-17 18:10</h4><div class='centered'><table><div class='source-name-title'><pre>/home/jon/llvm-project/llvm/lib/CodeGen/LiveIntervalUnion.cpp</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source (<a href='#L83'>jump to first uncovered line</a>)</pre></td></td></tr><tr><td class='line-number'><a name='L1' href='#L1'><pre>1</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===- LiveIntervalUnion.cpp - Live interval union data structure ---------===//</pre></td></tr><tr><td class='line-number'><a name='L2' href='#L2'><pre>2</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L3' href='#L3'><pre>3</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</pre></td></tr><tr><td class='line-number'><a name='L4' href='#L4'><pre>4</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// See https://llvm.org/LICENSE.txt for license information.</pre></td></tr><tr><td class='line-number'><a name='L5' href='#L5'><pre>5</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</pre></td></tr><tr><td class='line-number'><a name='L6' href='#L6'><pre>6</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L7' href='#L7'><pre>7</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L8' href='#L8'><pre>8</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L9' href='#L9'><pre>9</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// LiveIntervalUnion represents a coalesced set of live intervals. This may be</pre></td></tr><tr><td class='line-number'><a name='L10' href='#L10'><pre>10</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// used during coalescing to represent a congruence class, or during register</pre></td></tr><tr><td class='line-number'><a name='L11' href='#L11'><pre>11</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// allocation to model liveness of a physical register.</pre></td></tr><tr><td class='line-number'><a name='L12' href='#L12'><pre>12</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L13' href='#L13'><pre>13</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L14' href='#L14'><pre>14</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L15' href='#L15'><pre>15</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/LiveIntervalUnion.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L16' href='#L16'><pre>16</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/ADT/STLExtras.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L17' href='#L17'><pre>17</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/LiveInterval.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L18' href='#L18'><pre>18</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/TargetRegisterInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L19' href='#L19'><pre>19</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/raw_ostream.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L20' href='#L20'><pre>20</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &lt;cassert&gt;</pre></td></tr><tr><td class='line-number'><a name='L21' href='#L21'><pre>21</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &lt;cstdlib&gt;</pre></td></tr><tr><td class='line-number'><a name='L22' href='#L22'><pre>22</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L23' href='#L23'><pre>23</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>using namespace llvm;</pre></td></tr><tr><td class='line-number'><a name='L24' href='#L24'><pre>24</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L25' href='#L25'><pre>25</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define DEBUG_TYPE &quot;regalloc&quot;</pre></td></tr><tr><td class='line-number'><a name='L26' href='#L26'><pre>26</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L27' href='#L27'><pre>27</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Merge a LiveInterval&apos;s segments. Guarantee no overlaps.</pre></td></tr><tr><td class='line-number'><a name='L28' href='#L28'><pre>28</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void LiveIntervalUnion::unify(const LiveInterval &amp;VirtReg,</pre></td></tr><tr><td class='line-number'><a name='L29' href='#L29'><pre>29</pre></a></td><td class='covered-line'><pre>19.1M</pre></td><td class='code'><pre>                              const LiveRange &amp;Range) {</pre></td></tr><tr><td class='line-number'><a name='L30' href='#L30'><pre>30</pre></a></td><td class='covered-line'><pre>19.1M</pre></td><td class='code'><pre>  if (Range.empty())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L30' href='#L30'><span>30:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>50.0k</span>, <span class='None'>False</span>: <span class='covered-line'>19.1M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L31' href='#L31'><pre>31</pre></a></td><td class='covered-line'><pre>50.0k</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L32' href='#L32'><pre>32</pre></a></td><td class='covered-line'><pre>19.1M</pre></td><td class='code'><pre>  ++Tag;</pre></td></tr><tr><td class='line-number'><a name='L33' href='#L33'><pre>33</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L34' href='#L34'><pre>34</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Insert each of the virtual register&apos;s live segments into the map.</pre></td></tr><tr><td class='line-number'><a name='L35' href='#L35'><pre>35</pre></a></td><td class='covered-line'><pre>19.1M</pre></td><td class='code'><pre>  LiveRange::const_iterator RegPos = Range.begin();</pre></td></tr><tr><td class='line-number'><a name='L36' href='#L36'><pre>36</pre></a></td><td class='covered-line'><pre>19.1M</pre></td><td class='code'><pre>  LiveRange::const_iterator RegEnd = Range.end();</pre></td></tr><tr><td class='line-number'><a name='L37' href='#L37'><pre>37</pre></a></td><td class='covered-line'><pre>19.1M</pre></td><td class='code'><pre>  SegmentIter SegPos = Segments.find(RegPos-&gt;start);</pre></td></tr><tr><td class='line-number'><a name='L38' href='#L38'><pre>38</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L39' href='#L39'><pre>39</pre></a></td><td class='covered-line'><pre>19.3M</pre></td><td class='code'><pre>  while (SegPos.valid()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L39' href='#L39'><span>39:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.39M</span>, <span class='None'>False</span>: <span class='covered-line'>17.9M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L40' href='#L40'><pre>40</pre></a></td><td class='covered-line'><pre>1.39M</pre></td><td class='code'><pre>    SegPos.insert(RegPos-&gt;start, RegPos-&gt;end, &amp;VirtReg);</pre></td></tr><tr><td class='line-number'><a name='L41' href='#L41'><pre>41</pre></a></td><td class='covered-line'><pre>1.39M</pre></td><td class='code'><pre>    if (++RegPos == RegEnd)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L41' href='#L41'><span>41:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.19M</span>, <span class='None'>False</span>: <span class='covered-line'>204k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L42' href='#L42'><pre>42</pre></a></td><td class='covered-line'><pre>1.19M</pre></td><td class='code'><pre>      return;</pre></td></tr><tr><td class='line-number'><a name='L43' href='#L43'><pre>43</pre></a></td><td class='covered-line'><pre>204k</pre></td><td class='code'><pre>    SegPos.advanceTo(RegPos-&gt;start);</pre></td></tr><tr><td class='line-number'><a name='L44' href='#L44'><pre>44</pre></a></td><td class='covered-line'><pre>204k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L45' href='#L45'><pre>45</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L46' href='#L46'><pre>46</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // We have reached the end of Segments, so it is no longer necessary to search</pre></td></tr><tr><td class='line-number'><a name='L47' href='#L47'><pre>47</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // for the insertion position.</pre></td></tr><tr><td class='line-number'><a name='L48' href='#L48'><pre>48</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // It is faster to insert the end first.</pre></td></tr><tr><td class='line-number'><a name='L49' href='#L49'><pre>49</pre></a></td><td class='covered-line'><pre>17.9M</pre></td><td class='code'><pre>  --RegEnd;</pre></td></tr><tr><td class='line-number'><a name='L50' href='#L50'><pre>50</pre></a></td><td class='covered-line'><pre>17.9M</pre></td><td class='code'><pre>  SegPos.insert(RegEnd-&gt;start, RegEnd-&gt;end, &amp;VirtReg);</pre></td></tr><tr><td class='line-number'><a name='L51' href='#L51'><pre>51</pre></a></td><td class='covered-line'><pre>19.1M</pre></td><td class='code'><pre>  for (; RegPos != RegEnd; <div class='tooltip'>++RegPos, ++SegPos<span class='tooltip-content'>1.20M</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L51' href='#L51'><span>51:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.20M</span>, <span class='None'>False</span>: <span class='covered-line'>17.9M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L52' href='#L52'><pre>52</pre></a></td><td class='covered-line'><pre>1.20M</pre></td><td class='code'><pre>    SegPos.insert(RegPos-&gt;start, RegPos-&gt;end, &amp;VirtReg);</pre></td></tr><tr><td class='line-number'><a name='L53' href='#L53'><pre>53</pre></a></td><td class='covered-line'><pre>17.9M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L54' href='#L54'><pre>54</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Remove a live virtual register&apos;s segments from this union.</pre></td></tr><tr><td class='line-number'><a name='L56' href='#L56'><pre>56</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void LiveIntervalUnion::extract(const LiveInterval &amp;VirtReg,</pre></td></tr><tr><td class='line-number'><a name='L57' href='#L57'><pre>57</pre></a></td><td class='covered-line'><pre>12.1M</pre></td><td class='code'><pre>                                const LiveRange &amp;Range) {</pre></td></tr><tr><td class='line-number'><a name='L58' href='#L58'><pre>58</pre></a></td><td class='covered-line'><pre>12.1M</pre></td><td class='code'><pre>  if (Range.empty())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L58' href='#L58'><span>58:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>108</span>, <span class='None'>False</span>: <span class='covered-line'>12.1M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L59' href='#L59'><pre>59</pre></a></td><td class='covered-line'><pre>108</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L60' href='#L60'><pre>60</pre></a></td><td class='covered-line'><pre>12.1M</pre></td><td class='code'><pre>  ++Tag;</pre></td></tr><tr><td class='line-number'><a name='L61' href='#L61'><pre>61</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L62' href='#L62'><pre>62</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Remove each of the virtual register&apos;s live segments from the map.</pre></td></tr><tr><td class='line-number'><a name='L63' href='#L63'><pre>63</pre></a></td><td class='covered-line'><pre>12.1M</pre></td><td class='code'><pre>  LiveRange::const_iterator RegPos = Range.begin();</pre></td></tr><tr><td class='line-number'><a name='L64' href='#L64'><pre>64</pre></a></td><td class='covered-line'><pre>12.1M</pre></td><td class='code'><pre>  LiveRange::const_iterator RegEnd = Range.end();</pre></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>12.1M</pre></td><td class='code'><pre>  SegmentIter SegPos = Segments.find(RegPos-&gt;start);</pre></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L67' href='#L67'><pre>67</pre></a></td><td class='covered-line'><pre>12.1M</pre></td><td class='code'><pre>  while (true) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L67' href='#L67'><span>67:10</span></a></span>): [Folded - Ignored]
</pre></div></td></tr><tr><td class='line-number'><a name='L68' href='#L68'><pre>68</pre></a></td><td class='covered-line'><pre>12.1M</pre></td><td class='code'><pre>    assert(SegPos.value() == &amp;VirtReg &amp;&amp; &quot;Inconsistent LiveInterval&quot;);</pre></td></tr><tr><td class='line-number'><a name='L69' href='#L69'><pre>69</pre></a></td><td class='covered-line'><pre>12.1M</pre></td><td class='code'><pre>    SegPos.erase();</pre></td></tr><tr><td class='line-number'><a name='L70' href='#L70'><pre>70</pre></a></td><td class='covered-line'><pre>12.1M</pre></td><td class='code'><pre>    if (!SegPos.valid())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L70' href='#L70'><span>70:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11.9M</span>, <span class='None'>False</span>: <span class='covered-line'>213k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L71' href='#L71'><pre>71</pre></a></td><td class='covered-line'><pre>11.9M</pre></td><td class='code'><pre>      return;</pre></td></tr><tr><td class='line-number'><a name='L72' href='#L72'><pre>72</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L73' href='#L73'><pre>73</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Skip all segments that may have been coalesced.</pre></td></tr><tr><td class='line-number'><a name='L74' href='#L74'><pre>74</pre></a></td><td class='covered-line'><pre>213k</pre></td><td class='code'><pre>    RegPos = Range.advanceTo(RegPos, SegPos.start());</pre></td></tr><tr><td class='line-number'><a name='L75' href='#L75'><pre>75</pre></a></td><td class='covered-line'><pre>213k</pre></td><td class='code'><pre>    if (RegPos == RegEnd)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L75' href='#L75'><span>75:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>193k</span>, <span class='None'>False</span>: <span class='covered-line'>19.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L76' href='#L76'><pre>76</pre></a></td><td class='covered-line'><pre>193k</pre></td><td class='code'><pre>      return;</pre></td></tr><tr><td class='line-number'><a name='L77' href='#L77'><pre>77</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L78' href='#L78'><pre>78</pre></a></td><td class='covered-line'><pre>19.6k</pre></td><td class='code'><pre>    SegPos.advanceTo(RegPos-&gt;start);</pre></td></tr><tr><td class='line-number'><a name='L79' href='#L79'><pre>79</pre></a></td><td class='covered-line'><pre>19.6k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L80' href='#L80'><pre>80</pre></a></td><td class='covered-line'><pre>12.1M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L81' href='#L81'><pre>81</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L82' href='#L82'><pre>82</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void</pre></td></tr><tr><td class='line-number'><a name='L83' href='#L83'><pre>83</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>LiveIntervalUnion::print(raw_ostream &amp;OS, const TargetRegisterInfo *TRI) const <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L84' href='#L84'><pre>84</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  if (</span><span class='red'>empty()</span><span class='red'>) </span><span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L84' href='#L84'><span>84:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L85' href='#L85'><pre>85</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    OS &lt;&lt; &quot; empty\n&quot;;</span></pre></td></tr><tr><td class='line-number'><a name='L86' href='#L86'><pre>86</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return;</span></pre></td></tr><tr><td class='line-number'><a name='L87' href='#L87'><pre>87</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L88' href='#L88'><pre>88</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>for (LiveSegments::const_iterator SI = Segments.begin(); </span><span class='red'>SI.valid()</span><span class='red'>; </span><span class='red'>++SI</span><span class='red'>) </span><span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L88' href='#L88'><span>88:60</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L89' href='#L89'><pre>89</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    OS &lt;&lt; &quot; [&quot; &lt;&lt; SI.start() &lt;&lt; &apos; &apos; &lt;&lt; SI.stop()</span></pre></td></tr><tr><td class='line-number'><a name='L90' href='#L90'><pre>90</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>       &lt;&lt; &quot;):&quot; &lt;&lt; printReg(SI.value()-&gt;reg(), TRI);</span></pre></td></tr><tr><td class='line-number'><a name='L91' href='#L91'><pre>91</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L92' href='#L92'><pre>92</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  OS &lt;&lt; &apos;\n&apos;;</span></pre></td></tr><tr><td class='line-number'><a name='L93' href='#L93'><pre>93</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L94' href='#L94'><pre>94</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L95' href='#L95'><pre>95</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#ifndef NDEBUG</pre></td></tr><tr><td class='line-number'><a name='L96' href='#L96'><pre>96</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Verify the live intervals in this union and add them to the visited set.</pre></td></tr><tr><td class='line-number'><a name='L97' href='#L97'><pre>97</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>void LiveIntervalUnion::verify(LiveVirtRegBitSet&amp; VisitedVRegs) <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L98' href='#L98'><pre>98</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  for (SegmentIter SI = Segments.begin(); </span><span class='red'>SI.valid()</span><span class='red'>; </span><span class='red'>++SI</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L98' href='#L98'><span>98:43</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L99' href='#L99'><pre>99</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>VisitedVRegs.set(SI.value()-&gt;reg())</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L100' href='#L100'><pre>100</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#endif //!NDEBUG</pre></td></tr><tr><td class='line-number'><a name='L102' href='#L102'><pre>102</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L103' href='#L103'><pre>103</pre></a></td><td class='covered-line'><pre>1.73k</pre></td><td class='code'><pre>const LiveInterval *LiveIntervalUnion::getOneVReg() const {</pre></td></tr><tr><td class='line-number'><a name='L104' href='#L104'><pre>104</pre></a></td><td class='covered-line'><pre>1.73k</pre></td><td class='code'><pre>  if (empty())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L104' href='#L104'><span>104:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.17k</span>, <span class='None'>False</span>: <span class='covered-line'>564</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L105' href='#L105'><pre>105</pre></a></td><td class='covered-line'><pre>1.17k</pre></td><td class='code'><pre>    return nullptr;</pre></td></tr><tr><td class='line-number'><a name='L106' href='#L106'><pre>106</pre></a></td><td class='covered-line'><pre>564</pre></td><td class='code'><pre>  for (LiveSegments::const_iterator SI = Segments.begin(); SI.valid(); <div class='tooltip'><span class='red'>++SI</span><span class='tooltip-content'>0</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L106' href='#L106'><span>106:60</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>564</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L107' href='#L107'><pre>107</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // return the first valid live interval</pre></td></tr><tr><td class='line-number'><a name='L108' href='#L108'><pre>108</pre></a></td><td class='covered-line'><pre>564</pre></td><td class='code'><pre>    return SI.value();</pre></td></tr><tr><td class='line-number'><a name='L109' href='#L109'><pre>109</pre></a></td><td class='covered-line'><pre>564</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L110' href='#L110'><pre>110</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>return nullptr</span>;</pre></td></tr><tr><td class='line-number'><a name='L111' href='#L111'><pre>111</pre></a></td><td class='covered-line'><pre>564</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L112' href='#L112'><pre>112</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L113' href='#L113'><pre>113</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Scan the vector of interfering virtual registers in this union. Assume it&apos;s</pre></td></tr><tr><td class='line-number'><a name='L114' href='#L114'><pre>114</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// quite small.</pre></td></tr><tr><td class='line-number'><a name='L115' href='#L115'><pre>115</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool LiveIntervalUnion::Query::isSeenInterference(</pre></td></tr><tr><td class='line-number'><a name='L116' href='#L116'><pre>116</pre></a></td><td class='covered-line'><pre>142M</pre></td><td class='code'><pre>    const LiveInterval *VirtReg) const {</pre></td></tr><tr><td class='line-number'><a name='L117' href='#L117'><pre>117</pre></a></td><td class='covered-line'><pre>142M</pre></td><td class='code'><pre>  return is_contained(InterferingVRegs, VirtReg);</pre></td></tr><tr><td class='line-number'><a name='L118' href='#L118'><pre>118</pre></a></td><td class='covered-line'><pre>142M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L119' href='#L119'><pre>119</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L120' href='#L120'><pre>120</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Collect virtual registers in this union that interfere with this</pre></td></tr><tr><td class='line-number'><a name='L121' href='#L121'><pre>121</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// query&apos;s live virtual register.</pre></td></tr><tr><td class='line-number'><a name='L122' href='#L122'><pre>122</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L123' href='#L123'><pre>123</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// The query state is one of:</pre></td></tr><tr><td class='line-number'><a name='L124' href='#L124'><pre>124</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L125' href='#L125'><pre>125</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// 1. CheckedFirstInterference == false: Iterators are uninitialized.</pre></td></tr><tr><td class='line-number'><a name='L126' href='#L126'><pre>126</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// 2. SeenAllInterferences == true: InterferingVRegs complete, iterators unused.</pre></td></tr><tr><td class='line-number'><a name='L127' href='#L127'><pre>127</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// 3. Iterators left at the last seen intersection.</pre></td></tr><tr><td class='line-number'><a name='L128' href='#L128'><pre>128</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L129' href='#L129'><pre>129</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>unsigned</pre></td></tr><tr><td class='line-number'><a name='L130' href='#L130'><pre>130</pre></a></td><td class='covered-line'><pre>170M</pre></td><td class='code'><pre>LiveIntervalUnion::Query::collectInterferingVRegs(unsigned MaxInterferingRegs) {</pre></td></tr><tr><td class='line-number'><a name='L131' href='#L131'><pre>131</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Fast path return if we already have the desired information.</pre></td></tr><tr><td class='line-number'><a name='L132' href='#L132'><pre>132</pre></a></td><td class='covered-line'><pre>170M</pre></td><td class='code'><pre>  if (SeenAllInterferences || <div class='tooltip'>InterferingVRegs.size() &gt;= MaxInterferingRegs<span class='tooltip-content'>165M</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L132' href='#L132'><span>132:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.75M</span>, <span class='None'>False</span>: <span class='covered-line'>165M</span>]
  Branch (<span class='line-number'><a name='L132' href='#L132'><span>132:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18.9M</span>, <span class='None'>False</span>: <span class='covered-line'>146M</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L132'><span>132:7</span></a></span>) to (<span class='line-number'><a href='#L132'><span>132:76</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (132:7)
     Condition C2 --> (132:31)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L133' href='#L133'><pre>133</pre></a></td><td class='covered-line'><pre>24.6M</pre></td><td class='code'><pre>    return InterferingVRegs.size();</pre></td></tr><tr><td class='line-number'><a name='L134' href='#L134'><pre>134</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L135' href='#L135'><pre>135</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Set up iterators on the first call.</pre></td></tr><tr><td class='line-number'><a name='L136' href='#L136'><pre>136</pre></a></td><td class='covered-line'><pre>146M</pre></td><td class='code'><pre>  if (!CheckedFirstInterference) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L136' href='#L136'><span>136:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>129M</span>, <span class='None'>False</span>: <span class='covered-line'>17.0M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L137' href='#L137'><pre>137</pre></a></td><td class='covered-line'><pre>129M</pre></td><td class='code'><pre>    CheckedFirstInterference = true;</pre></td></tr><tr><td class='line-number'><a name='L138' href='#L138'><pre>138</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L139' href='#L139'><pre>139</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Quickly skip interference check for empty sets.</pre></td></tr><tr><td class='line-number'><a name='L140' href='#L140'><pre>140</pre></a></td><td class='covered-line'><pre>129M</pre></td><td class='code'><pre>    if (LR-&gt;empty() || LiveUnion-&gt;empty()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L140' href='#L140'><span>140:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>129M</span>]
  Branch (<span class='line-number'><a name='L140' href='#L140'><span>140:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.95M</span>, <span class='None'>False</span>: <span class='covered-line'>121M</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L140'><span>140:9</span></a></span>) to (<span class='line-number'><a href='#L140'><span>140:42</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (140:9)
     Condition C2 --> (140:24)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { F,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L141' href='#L141'><pre>141</pre></a></td><td class='covered-line'><pre>7.95M</pre></td><td class='code'><pre>      SeenAllInterferences = true;</pre></td></tr><tr><td class='line-number'><a name='L142' href='#L142'><pre>142</pre></a></td><td class='covered-line'><pre>7.95M</pre></td><td class='code'><pre>      return 0;</pre></td></tr><tr><td class='line-number'><a name='L143' href='#L143'><pre>143</pre></a></td><td class='covered-line'><pre>7.95M</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L145' href='#L145'><pre>145</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // In most cases, the union will start before LR.</pre></td></tr><tr><td class='line-number'><a name='L146' href='#L146'><pre>146</pre></a></td><td class='covered-line'><pre>121M</pre></td><td class='code'><pre>    LRI = LR-&gt;begin();</pre></td></tr><tr><td class='line-number'><a name='L147' href='#L147'><pre>147</pre></a></td><td class='covered-line'><pre>121M</pre></td><td class='code'><pre>    LiveUnionI.setMap(LiveUnion-&gt;getMap());</pre></td></tr><tr><td class='line-number'><a name='L148' href='#L148'><pre>148</pre></a></td><td class='covered-line'><pre>121M</pre></td><td class='code'><pre>    LiveUnionI.find(LRI-&gt;start);</pre></td></tr><tr><td class='line-number'><a name='L149' href='#L149'><pre>149</pre></a></td><td class='covered-line'><pre>121M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L150' href='#L150'><pre>150</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L151' href='#L151'><pre>151</pre></a></td><td class='covered-line'><pre>138M</pre></td><td class='code'><pre>  LiveRange::const_iterator LREnd = LR-&gt;end();</pre></td></tr><tr><td class='line-number'><a name='L152' href='#L152'><pre>152</pre></a></td><td class='covered-line'><pre>138M</pre></td><td class='code'><pre>  const LiveInterval *RecentReg = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L153' href='#L153'><pre>153</pre></a></td><td class='covered-line'><pre>155M</pre></td><td class='code'><pre>  while (LiveUnionI.valid()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L153' href='#L153'><span>153:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>153M</span>, <span class='None'>False</span>: <span class='covered-line'>2.05M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L154' href='#L154'><pre>154</pre></a></td><td class='covered-line'><pre>153M</pre></td><td class='code'><pre>    assert(LRI != LREnd &amp;&amp; &quot;Reached end of LR&quot;);</pre></td></tr><tr><td class='line-number'><a name='L155' href='#L155'><pre>155</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L156' href='#L156'><pre>156</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Check for overlapping interference.</pre></td></tr><tr><td class='line-number'><a name='L157' href='#L157'><pre>157</pre></a></td><td class='covered-line'><pre>163M</pre></td><td class='code'><pre>    <div class='tooltip'>while (<span class='tooltip-content'>153M</span></div>LRI-&gt;start &lt; LiveUnionI.stop() &amp;&amp; LRI-&gt;end &gt; LiveUnionI.start()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L157' href='#L157'><span>157:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>163M</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L157' href='#L157'><span>157:46</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>142M</span>, <span class='None'>False</span>: <span class='covered-line'>20.6M</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L157'><span>157:12</span></a></span>) to (<span class='line-number'><a href='#L157'><span>157:75</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (157:12)
     Condition C2 --> (157:46)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  F  = F      }
  2 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L158' href='#L158'><pre>158</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // This is an overlap, record the interfering register.</pre></td></tr><tr><td class='line-number'><a name='L159' href='#L159'><pre>159</pre></a></td><td class='covered-line'><pre>142M</pre></td><td class='code'><pre>      const LiveInterval *VReg = LiveUnionI.value();</pre></td></tr><tr><td class='line-number'><a name='L160' href='#L160'><pre>160</pre></a></td><td class='covered-line'><pre>142M</pre></td><td class='code'><pre>      if (VReg != RecentReg &amp;&amp; <div class='tooltip'>!isSeenInterference(VReg)<span class='tooltip-content'>142M</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L160' href='#L160'><span>160:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>142M</span>, <span class='None'>False</span>: <span class='covered-line'>24.0k</span>]
  Branch (<span class='line-number'><a name='L160' href='#L160'><span>160:32</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>125M</span>, <span class='None'>False</span>: <span class='covered-line'>17.2M</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L160'><span>160:11</span></a></span>) to (<span class='line-number'><a href='#L160'><span>160:57</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (160:11)
     Condition C2 --> (160:32)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L161' href='#L161'><pre>161</pre></a></td><td class='covered-line'><pre>125M</pre></td><td class='code'><pre>        RecentReg = VReg;</pre></td></tr><tr><td class='line-number'><a name='L162' href='#L162'><pre>162</pre></a></td><td class='covered-line'><pre>125M</pre></td><td class='code'><pre>        InterferingVRegs.push_back(VReg);</pre></td></tr><tr><td class='line-number'><a name='L163' href='#L163'><pre>163</pre></a></td><td class='covered-line'><pre>125M</pre></td><td class='code'><pre>        if (InterferingVRegs.size() &gt;= MaxInterferingRegs)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L163' href='#L163'><span>163:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>113M</span>, <span class='None'>False</span>: <span class='covered-line'>11.6M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L164' href='#L164'><pre>164</pre></a></td><td class='covered-line'><pre>113M</pre></td><td class='code'><pre>          return InterferingVRegs.size();</pre></td></tr><tr><td class='line-number'><a name='L165' href='#L165'><pre>165</pre></a></td><td class='covered-line'><pre>125M</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L166' href='#L166'><pre>166</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // This LiveUnion segment is no longer interesting.</pre></td></tr><tr><td class='line-number'><a name='L167' href='#L167'><pre>167</pre></a></td><td class='covered-line'><pre>28.9M</pre></td><td class='code'><pre>      if (!(++LiveUnionI).valid()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L167' href='#L167'><span>167:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18.8M</span>, <span class='None'>False</span>: <span class='covered-line'>10.0M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L168' href='#L168'><pre>168</pre></a></td><td class='covered-line'><pre>18.8M</pre></td><td class='code'><pre>        SeenAllInterferences = true;</pre></td></tr><tr><td class='line-number'><a name='L169' href='#L169'><pre>169</pre></a></td><td class='covered-line'><pre>18.8M</pre></td><td class='code'><pre>        return InterferingVRegs.size();</pre></td></tr><tr><td class='line-number'><a name='L170' href='#L170'><pre>170</pre></a></td><td class='covered-line'><pre>18.8M</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L171' href='#L171'><pre>171</pre></a></td><td class='covered-line'><pre>28.9M</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L172' href='#L172'><pre>172</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L173' href='#L173'><pre>173</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // The iterators are now not overlapping, LiveUnionI has been advanced</pre></td></tr><tr><td class='line-number'><a name='L174' href='#L174'><pre>174</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // beyond LRI.</pre></td></tr><tr><td class='line-number'><a name='L175' href='#L175'><pre>175</pre></a></td><td class='covered-line'><pre>20.6M</pre></td><td class='code'><pre>    assert(LRI-&gt;end &lt;= LiveUnionI.start() &amp;&amp; &quot;Expected non-overlap&quot;);</pre></td></tr><tr><td class='line-number'><a name='L176' href='#L176'><pre>176</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L177' href='#L177'><pre>177</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Advance the iterator that ends first.</pre></td></tr><tr><td class='line-number'><a name='L178' href='#L178'><pre>178</pre></a></td><td class='covered-line'><pre>20.6M</pre></td><td class='code'><pre>    LRI = LR-&gt;advanceTo(LRI, LiveUnionI.start());</pre></td></tr><tr><td class='line-number'><a name='L179' href='#L179'><pre>179</pre></a></td><td class='covered-line'><pre>20.6M</pre></td><td class='code'><pre>    if (LRI == LREnd)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L179' href='#L179'><span>179:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.50M</span>, <span class='None'>False</span>: <span class='covered-line'>17.1M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L180' href='#L180'><pre>180</pre></a></td><td class='covered-line'><pre>3.50M</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L181' href='#L181'><pre>181</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L182' href='#L182'><pre>182</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Detect overlap, handle above.</pre></td></tr><tr><td class='line-number'><a name='L183' href='#L183'><pre>183</pre></a></td><td class='covered-line'><pre>17.1M</pre></td><td class='code'><pre>    if (LRI-&gt;start &lt; LiveUnionI.stop())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L183' href='#L183'><span>183:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17.1M</span>, <span class='None'>False</span>: <span class='covered-line'>45.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L184' href='#L184'><pre>184</pre></a></td><td class='covered-line'><pre>17.1M</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L185' href='#L185'><pre>185</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L186' href='#L186'><pre>186</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Still not overlapping. Catch up LiveUnionI.</pre></td></tr><tr><td class='line-number'><a name='L187' href='#L187'><pre>187</pre></a></td><td class='covered-line'><pre>45.7k</pre></td><td class='code'><pre>    LiveUnionI.advanceTo(LRI-&gt;start);</pre></td></tr><tr><td class='line-number'><a name='L188' href='#L188'><pre>188</pre></a></td><td class='covered-line'><pre>45.7k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L189' href='#L189'><pre>189</pre></a></td><td class='covered-line'><pre>5.55M</pre></td><td class='code'><pre>  SeenAllInterferences = true;</pre></td></tr><tr><td class='line-number'><a name='L190' href='#L190'><pre>190</pre></a></td><td class='covered-line'><pre>5.55M</pre></td><td class='code'><pre>  return InterferingVRegs.size();</pre></td></tr><tr><td class='line-number'><a name='L191' href='#L191'><pre>191</pre></a></td><td class='covered-line'><pre>138M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L192' href='#L192'><pre>192</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L193' href='#L193'><pre>193</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void LiveIntervalUnion::Array::init(LiveIntervalUnion::Allocator &amp;Alloc,</pre></td></tr><tr><td class='line-number'><a name='L194' href='#L194'><pre>194</pre></a></td><td class='covered-line'><pre>832k</pre></td><td class='code'><pre>                                    unsigned NSize) {</pre></td></tr><tr><td class='line-number'><a name='L195' href='#L195'><pre>195</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Reuse existing allocation.</pre></td></tr><tr><td class='line-number'><a name='L196' href='#L196'><pre>196</pre></a></td><td class='covered-line'><pre>832k</pre></td><td class='code'><pre>  if (NSize == Size)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L196' href='#L196'><span>196:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>782k</span>, <span class='None'>False</span>: <span class='covered-line'>50.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L197' href='#L197'><pre>197</pre></a></td><td class='covered-line'><pre>782k</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L198' href='#L198'><pre>198</pre></a></td><td class='covered-line'><pre>50.2k</pre></td><td class='code'><pre>  clear();</pre></td></tr><tr><td class='line-number'><a name='L199' href='#L199'><pre>199</pre></a></td><td class='covered-line'><pre>50.2k</pre></td><td class='code'><pre>  Size = NSize;</pre></td></tr><tr><td class='line-number'><a name='L200' href='#L200'><pre>200</pre></a></td><td class='covered-line'><pre>50.2k</pre></td><td class='code'><pre>  LIUs = static_cast&lt;LiveIntervalUnion*&gt;(</pre></td></tr><tr><td class='line-number'><a name='L201' href='#L201'><pre>201</pre></a></td><td class='covered-line'><pre>50.2k</pre></td><td class='code'><pre>      safe_malloc(sizeof(LiveIntervalUnion)*NSize));</pre></td></tr><tr><td class='line-number'><a name='L202' href='#L202'><pre>202</pre></a></td><td class='covered-line'><pre>23.4M</pre></td><td class='code'><pre>  for (unsigned i = 0; i != Size; <div class='tooltip'>++i<span class='tooltip-content'>23.4M</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L202' href='#L202'><span>202:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>23.4M</span>, <span class='None'>False</span>: <span class='covered-line'>50.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L203' href='#L203'><pre>203</pre></a></td><td class='covered-line'><pre>23.4M</pre></td><td class='code'><pre>    new(LIUs + i) LiveIntervalUnion(Alloc);</pre></td></tr><tr><td class='line-number'><a name='L204' href='#L204'><pre>204</pre></a></td><td class='covered-line'><pre>50.2k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L205' href='#L205'><pre>205</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L206' href='#L206'><pre>206</pre></a></td><td class='covered-line'><pre>101k</pre></td><td class='code'><pre>void LiveIntervalUnion::Array::clear() {</pre></td></tr><tr><td class='line-number'><a name='L207' href='#L207'><pre>207</pre></a></td><td class='covered-line'><pre>101k</pre></td><td class='code'><pre>  if (!LIUs)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L207' href='#L207'><span>207:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>51.1k</span>, <span class='None'>False</span>: <span class='covered-line'>50.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L208' href='#L208'><pre>208</pre></a></td><td class='covered-line'><pre>51.1k</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L209' href='#L209'><pre>209</pre></a></td><td class='covered-line'><pre>23.4M</pre></td><td class='code'><pre>  <div class='tooltip'>for (unsigned i = 0; <span class='tooltip-content'>50.2k</span></div>i != Size; <div class='tooltip'>++i<span class='tooltip-content'>23.4M</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L209' href='#L209'><span>209:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>23.4M</span>, <span class='None'>False</span>: <span class='covered-line'>50.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L210' href='#L210'><pre>210</pre></a></td><td class='covered-line'><pre>23.4M</pre></td><td class='code'><pre>    LIUs[i].~LiveIntervalUnion();</pre></td></tr><tr><td class='line-number'><a name='L211' href='#L211'><pre>211</pre></a></td><td class='covered-line'><pre>50.2k</pre></td><td class='code'><pre>  free(LIUs);</pre></td></tr><tr><td class='line-number'><a name='L212' href='#L212'><pre>212</pre></a></td><td class='covered-line'><pre>50.2k</pre></td><td class='code'><pre>  Size =  0;</pre></td></tr><tr><td class='line-number'><a name='L213' href='#L213'><pre>213</pre></a></td><td class='covered-line'><pre>50.2k</pre></td><td class='code'><pre>  LIUs = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L214' href='#L214'><pre>214</pre></a></td><td class='covered-line'><pre>50.2k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></body></html>