#-----------------------------------------------------------
# Vivado v2023.1.1 (64-bit)
# SW Build 3900603 on Fri Jun 16 19:30:25 MDT 2023
# IP Build 3900379 on Sat Jun 17 05:28:05 MDT 2023
# SharedData Build 3899622 on Fri Jun 16 03:34:24 MDT 2023
# Start of session at: Sun Oct  8 19:30:45 2023
# Process ID: 15614
# Current directory: /home/sadhanpawar/UTA/SOC/FPGA/gpio/gpio.runs/impl_1
# Command line: vivado -log gpio_system_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source gpio_system_top.tcl -notrace
# Log file: /home/sadhanpawar/UTA/SOC/FPGA/gpio/gpio.runs/impl_1/gpio_system_top.vdi
# Journal file: /home/sadhanpawar/UTA/SOC/FPGA/gpio/gpio.runs/impl_1/vivado.jou
# Running On: sadhanpawar-ThinkPad-E14-Gen-4, OS: Linux, CPU Frequency: 1800.000 MHz, CPU Physical cores: 16, Host memory: 40911 MB
#-----------------------------------------------------------
source gpio_system_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sadhanpawar/UTA/SOC/FPGA/ip_repo/gpio_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/sadhanpawar/Xilinx/Vivado/2023.1/data/ip'.
Command: link_design -top gpio_system_top -part xc7z007sclg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/sadhanpawar/UTA/SOC/FPGA/gpio/gpio.gen/sources_1/bd/system/ip/system_gpio_0_0/system_gpio_0_0.dcp' for cell 'system/system_i/gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/sadhanpawar/UTA/SOC/FPGA/gpio/gpio.gen/sources_1/bd/system/ip/system_ila_0_0/system_ila_0_0.dcp' for cell 'system/system_i/ila_0'
INFO: [Project 1-454] Reading design checkpoint '/home/sadhanpawar/UTA/SOC/FPGA/gpio/gpio.gen/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0.dcp' for cell 'system/system_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/sadhanpawar/UTA/SOC/FPGA/gpio/gpio.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system/system_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/sadhanpawar/UTA/SOC/FPGA/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp' for cell 'system/system_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1677.160 ; gain = 0.000 ; free physical = 25583 ; free virtual = 33175
INFO: [Netlist 29-17] Analyzing 272 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: system/system_i/ila_0 UUID: 5843b8d8-6542-58a4-b8cb-8cbf22472a33 
Parsing XDC File [/home/sadhanpawar/UTA/SOC/FPGA/gpio/gpio.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system/system_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/sadhanpawar/UTA/SOC/FPGA/gpio/gpio.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system/system_i/processing_system7_0/inst'
Parsing XDC File [/home/sadhanpawar/UTA/SOC/FPGA/gpio/gpio.gen/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0_board.xdc] for cell 'system/system_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/sadhanpawar/UTA/SOC/FPGA/gpio/gpio.gen/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0_board.xdc] for cell 'system/system_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/sadhanpawar/UTA/SOC/FPGA/gpio/gpio.gen/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0.xdc] for cell 'system/system_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/sadhanpawar/UTA/SOC/FPGA/gpio/gpio.gen/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0.xdc] for cell 'system/system_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/sadhanpawar/UTA/SOC/FPGA/gpio/gpio.gen/sources_1/bd/system/ip/system_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'system/system_i/ila_0/inst'
Finished Parsing XDC File [/home/sadhanpawar/UTA/SOC/FPGA/gpio/gpio.gen/sources_1/bd/system/ip/system_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'system/system_i/ila_0/inst'
Parsing XDC File [/home/sadhanpawar/UTA/SOC/FPGA/gpio/gpio.gen/sources_1/bd/system/ip/system_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'system/system_i/ila_0/inst'
Finished Parsing XDC File [/home/sadhanpawar/UTA/SOC/FPGA/gpio/gpio.gen/sources_1/bd/system/ip/system_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'system/system_i/ila_0/inst'
Parsing XDC File [/home/sadhanpawar/UTA/SOC/FPGA/gpio/gpio.srcs/constrs_1/new/blackboard.xdc]
Finished Parsing XDC File [/home/sadhanpawar/UTA/SOC/FPGA/gpio/gpio.srcs/constrs_1/new/blackboard.xdc]
Parsing XDC File [/home/sadhanpawar/UTA/SOC/FPGA/gpio/gpio.srcs/constrs_1/new/pb_pullup.xdc]
Finished Parsing XDC File [/home/sadhanpawar/UTA/SOC/FPGA/gpio/gpio.srcs/constrs_1/new/pb_pullup.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1985.527 ; gain = 0.000 ; free physical = 25464 ; free virtual = 33058
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 158 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 136 instances
  IOBUF => IOBUF (IBUF, OBUFT): 22 instances

16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1985.527 ; gain = 646.453 ; free physical = 25464 ; free virtual = 33058
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors, 2 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.53 . Memory (MB): peak = 1985.527 ; gain = 0.000 ; free physical = 25440 ; free virtual = 33033

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2869a70ff

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2447.070 ; gain = 461.543 ; free physical = 25029 ; free virtual = 32636

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2757.641 ; gain = 0.000 ; free physical = 24425 ; free virtual = 32061
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1a2814091

Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 2757.641 ; gain = 22.812 ; free physical = 24425 ; free virtual = 32061

Phase 2 Retarget
INFO: [Opt 31-1566] Pulled 23 inverters resulting in an inversion of 37 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 11c7029d8

Time (s): cpu = 00:00:45 ; elapsed = 00:00:50 . Memory (MB): peak = 2757.641 ; gain = 22.812 ; free physical = 24426 ; free virtual = 32062
INFO: [Opt 31-389] Phase Retarget created 9 cells and removed 64 cells
INFO: [Opt 31-1021] In phase Retarget, 65 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 1b50ae81d

Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 2757.641 ; gain = 22.812 ; free physical = 24426 ; free virtual = 32062
INFO: [Opt 31-389] Phase Constant propagation created 16 cells and removed 64 cells
INFO: [Opt 31-1021] In phase Constant propagation, 49 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 1d319eedd

Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 2757.641 ; gain = 22.812 ; free physical = 24427 ; free virtual = 32063
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 283 cells
INFO: [Opt 31-1021] In phase Sweep, 1011 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 1d319eedd

Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 2789.656 ; gain = 54.828 ; free physical = 24427 ; free virtual = 32063
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 17909b406

Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 2789.656 ; gain = 54.828 ; free physical = 24427 ; free virtual = 32062
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 200fd501f

Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 2789.656 ; gain = 54.828 ; free physical = 24427 ; free virtual = 32062
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 57 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               9  |              64  |                                             65  |
|  Constant propagation         |              16  |              64  |                                             49  |
|  Sweep                        |               0  |             283  |                                           1011  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             57  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2789.656 ; gain = 0.000 ; free physical = 24427 ; free virtual = 32062
Ending Logic Optimization Task | Checksum: 1b26c04b2

Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 2789.656 ; gain = 54.828 ; free physical = 24427 ; free virtual = 32062

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 3 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 3 newly gated: 0 Total Ports: 6
Ending PowerOpt Patch Enables Task | Checksum: 12b93ce5c

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3033.523 ; gain = 0.000 ; free physical = 24328 ; free virtual = 31969
Ending Power Optimization Task | Checksum: 12b93ce5c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 3033.523 ; gain = 243.867 ; free physical = 24328 ; free virtual = 31968

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 12b93ce5c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3033.523 ; gain = 0.000 ; free physical = 24328 ; free virtual = 31968

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3033.523 ; gain = 0.000 ; free physical = 24328 ; free virtual = 31968
Ending Netlist Obfuscation Task | Checksum: 164be2818

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3033.523 ; gain = 0.000 ; free physical = 24328 ; free virtual = 31968
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 3033.523 ; gain = 1047.996 ; free physical = 24328 ; free virtual = 31968
INFO: [runtcl-4] Executing : report_drc -file gpio_system_top_drc_opted.rpt -pb gpio_system_top_drc_opted.pb -rpx gpio_system_top_drc_opted.rpx
Command: report_drc -file gpio_system_top_drc_opted.rpt -pb gpio_system_top_drc_opted.pb -rpx gpio_system_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/sadhanpawar/UTA/SOC/FPGA/gpio/gpio.runs/impl_1/gpio_system_top_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3033.523 ; gain = 0.000 ; free physical = 24328 ; free virtual = 31972
INFO: [Common 17-1381] The checkpoint '/home/sadhanpawar/UTA/SOC/FPGA/gpio/gpio.runs/impl_1/gpio_system_top_opt.dcp' has been generated.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3033.523 ; gain = 0.000 ; free physical = 24320 ; free virtual = 31964
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 11f300e65

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3033.523 ; gain = 0.000 ; free physical = 24320 ; free virtual = 31964
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3033.523 ; gain = 0.000 ; free physical = 24320 ; free virtual = 31964

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b5f096c3

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3033.523 ; gain = 0.000 ; free physical = 24318 ; free virtual = 31966

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1bdefc104

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.98 . Memory (MB): peak = 3033.523 ; gain = 0.000 ; free physical = 24316 ; free virtual = 31966

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1bdefc104

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.99 . Memory (MB): peak = 3033.523 ; gain = 0.000 ; free physical = 24316 ; free virtual = 31966
Phase 1 Placer Initialization | Checksum: 1bdefc104

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3033.523 ; gain = 0.000 ; free physical = 24316 ; free virtual = 31966

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 170e1bf37

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3033.523 ; gain = 0.000 ; free physical = 24295 ; free virtual = 31945

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 18002e991

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3033.523 ; gain = 0.000 ; free physical = 24306 ; free virtual = 31956

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 18002e991

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3033.523 ; gain = 0.000 ; free physical = 24306 ; free virtual = 31956

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1e1d3e7d0

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3033.523 ; gain = 0.000 ; free physical = 24304 ; free virtual = 31954

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 208 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 96 nets or LUTs. Breaked 0 LUT, combined 96 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3033.523 ; gain = 0.000 ; free physical = 24306 ; free virtual = 31958

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             96  |                    96  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             96  |                    96  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 172123d31

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 3033.523 ; gain = 0.000 ; free physical = 24306 ; free virtual = 31958
Phase 2.4 Global Placement Core | Checksum: 19bf688f3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 3033.523 ; gain = 0.000 ; free physical = 24306 ; free virtual = 31959
Phase 2 Global Placement | Checksum: 19bf688f3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 3033.523 ; gain = 0.000 ; free physical = 24306 ; free virtual = 31959

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 15b24c16a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 3033.523 ; gain = 0.000 ; free physical = 24306 ; free virtual = 31959

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a5bb28ce

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 3033.523 ; gain = 0.000 ; free physical = 24307 ; free virtual = 31959

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1dc347d1a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 3033.523 ; gain = 0.000 ; free physical = 24307 ; free virtual = 31959

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 225434f11

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 3033.523 ; gain = 0.000 ; free physical = 24307 ; free virtual = 31959

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1ec97773e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 3033.523 ; gain = 0.000 ; free physical = 24306 ; free virtual = 31959

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 19838ad05

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 3033.523 ; gain = 0.000 ; free physical = 24306 ; free virtual = 31959

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 182179571

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 3033.523 ; gain = 0.000 ; free physical = 24306 ; free virtual = 31959
Phase 3 Detail Placement | Checksum: 182179571

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 3033.523 ; gain = 0.000 ; free physical = 24306 ; free virtual = 31959

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: b24d7512

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.830 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: dbec357d

Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.31 . Memory (MB): peak = 3033.523 ; gain = 0.000 ; free physical = 24307 ; free virtual = 31960
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: dbec357d

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3033.523 ; gain = 0.000 ; free physical = 24307 ; free virtual = 31960
Phase 4.1.1.1 BUFG Insertion | Checksum: b24d7512

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 3033.523 ; gain = 0.000 ; free physical = 24308 ; free virtual = 31961

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.830. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1535682e9

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 3033.523 ; gain = 0.000 ; free physical = 24308 ; free virtual = 31961

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 3033.523 ; gain = 0.000 ; free physical = 24308 ; free virtual = 31961
Phase 4.1 Post Commit Optimization | Checksum: 1535682e9

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 3033.523 ; gain = 0.000 ; free physical = 24308 ; free virtual = 31961

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1535682e9

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 3033.523 ; gain = 0.000 ; free physical = 24308 ; free virtual = 31961

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1535682e9

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 3033.523 ; gain = 0.000 ; free physical = 24308 ; free virtual = 31961
Phase 4.3 Placer Reporting | Checksum: 1535682e9

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 3033.523 ; gain = 0.000 ; free physical = 24308 ; free virtual = 31961

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3033.523 ; gain = 0.000 ; free physical = 24308 ; free virtual = 31961

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 3033.523 ; gain = 0.000 ; free physical = 24308 ; free virtual = 31961
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 13a8d5f9b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 3033.523 ; gain = 0.000 ; free physical = 24308 ; free virtual = 31961
Ending Placer Task | Checksum: 7d94f87c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 3033.523 ; gain = 0.000 ; free physical = 24308 ; free virtual = 31961
INFO: [Common 17-83] Releasing license: Implementation
84 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 3033.523 ; gain = 0.000 ; free physical = 24308 ; free virtual = 31961
INFO: [runtcl-4] Executing : report_io -file gpio_system_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3033.523 ; gain = 0.000 ; free physical = 24312 ; free virtual = 31965
INFO: [runtcl-4] Executing : report_utilization -file gpio_system_top_utilization_placed.rpt -pb gpio_system_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file gpio_system_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3033.523 ; gain = 0.000 ; free physical = 24311 ; free virtual = 31964
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3033.523 ; gain = 0.000 ; free physical = 24304 ; free virtual = 31967
INFO: [Common 17-1381] The checkpoint '/home/sadhanpawar/UTA/SOC/FPGA/gpio/gpio.runs/impl_1/gpio_system_top_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.45 . Memory (MB): peak = 3033.523 ; gain = 0.000 ; free physical = 24310 ; free virtual = 31966
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
93 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3033.523 ; gain = 0.000 ; free physical = 24289 ; free virtual = 31955
INFO: [Common 17-1381] The checkpoint '/home/sadhanpawar/UTA/SOC/FPGA/gpio/gpio.runs/impl_1/gpio_system_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 5c4038f0 ConstDB: 0 ShapeSum: 2154bf8c RouteDB: 0
Post Restoration Checksum: NetGraph: 2f906b01 | NumContArr: dbd02f15 | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: 1246aefc3

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3033.523 ; gain = 0.000 ; free physical = 24228 ; free virtual = 31889

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1246aefc3

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3033.523 ; gain = 0.000 ; free physical = 24227 ; free virtual = 31888

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1246aefc3

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3033.523 ; gain = 0.000 ; free physical = 24227 ; free virtual = 31888
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1d58e814c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 3033.523 ; gain = 0.000 ; free physical = 24219 ; free virtual = 31881
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.909  | TNS=0.000  | WHS=-0.203 | THS=-123.803|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 18c800deb

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 3033.523 ; gain = 0.000 ; free physical = 24220 ; free virtual = 31882
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.909  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: 194d6ec99

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 3033.523 ; gain = 0.000 ; free physical = 24216 ; free virtual = 31881

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00182995 %
  Global Horizontal Routing Utilization  = 0.00344669 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5616
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5616
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 16957cc39

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 3033.523 ; gain = 0.000 ; free physical = 24212 ; free virtual = 31877

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 16957cc39

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 3033.523 ; gain = 0.000 ; free physical = 24212 ; free virtual = 31877
Phase 3 Initial Routing | Checksum: 194077932

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 3033.523 ; gain = 0.000 ; free physical = 24212 ; free virtual = 31877

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 409
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.146  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2bafbf551

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 3033.523 ; gain = 0.000 ; free physical = 24213 ; free virtual = 31879

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.146  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 16fe7700e

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 3033.523 ; gain = 0.000 ; free physical = 24213 ; free virtual = 31879

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.146  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 106cf4643

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 3033.523 ; gain = 0.000 ; free physical = 24213 ; free virtual = 31879
Phase 4 Rip-up And Reroute | Checksum: 106cf4643

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 3033.523 ; gain = 0.000 ; free physical = 24213 ; free virtual = 31879

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 106cf4643

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 3033.523 ; gain = 0.000 ; free physical = 24213 ; free virtual = 31879

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 106cf4643

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 3033.523 ; gain = 0.000 ; free physical = 24213 ; free virtual = 31879
Phase 5 Delay and Skew Optimization | Checksum: 106cf4643

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 3033.523 ; gain = 0.000 ; free physical = 24213 ; free virtual = 31879

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 18e205f6f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 3033.523 ; gain = 0.000 ; free physical = 24213 ; free virtual = 31879
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.146  | TNS=0.000  | WHS=0.018  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 136074b16

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 3033.523 ; gain = 0.000 ; free physical = 24213 ; free virtual = 31879
Phase 6 Post Hold Fix | Checksum: 136074b16

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 3033.523 ; gain = 0.000 ; free physical = 24213 ; free virtual = 31879

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.38584 %
  Global Horizontal Routing Utilization  = 3.22151 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 136074b16

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 3033.523 ; gain = 0.000 ; free physical = 24213 ; free virtual = 31879

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 136074b16

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 3033.523 ; gain = 0.000 ; free physical = 24211 ; free virtual = 31877

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 13ffe17c5

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 3033.523 ; gain = 0.000 ; free physical = 24213 ; free virtual = 31879

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.146  | TNS=0.000  | WHS=0.018  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 13ffe17c5

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 3033.523 ; gain = 0.000 ; free physical = 24213 ; free virtual = 31879
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 1149a2c47

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 3033.523 ; gain = 0.000 ; free physical = 24213 ; free virtual = 31879

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 3033.523 ; gain = 0.000 ; free physical = 24213 ; free virtual = 31879

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
110 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 3033.523 ; gain = 0.000 ; free physical = 24213 ; free virtual = 31879
INFO: [runtcl-4] Executing : report_drc -file gpio_system_top_drc_routed.rpt -pb gpio_system_top_drc_routed.pb -rpx gpio_system_top_drc_routed.rpx
Command: report_drc -file gpio_system_top_drc_routed.rpt -pb gpio_system_top_drc_routed.pb -rpx gpio_system_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/sadhanpawar/UTA/SOC/FPGA/gpio/gpio.runs/impl_1/gpio_system_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file gpio_system_top_methodology_drc_routed.rpt -pb gpio_system_top_methodology_drc_routed.pb -rpx gpio_system_top_methodology_drc_routed.rpx
Command: report_methodology -file gpio_system_top_methodology_drc_routed.rpt -pb gpio_system_top_methodology_drc_routed.pb -rpx gpio_system_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/sadhanpawar/UTA/SOC/FPGA/gpio/gpio.runs/impl_1/gpio_system_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file gpio_system_top_power_routed.rpt -pb gpio_system_top_power_summary_routed.pb -rpx gpio_system_top_power_routed.rpx
Command: report_power -file gpio_system_top_power_routed.rpt -pb gpio_system_top_power_summary_routed.pb -rpx gpio_system_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
120 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file gpio_system_top_route_status.rpt -pb gpio_system_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file gpio_system_top_timing_summary_routed.rpt -pb gpio_system_top_timing_summary_routed.pb -rpx gpio_system_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file gpio_system_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file gpio_system_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file gpio_system_top_bus_skew_routed.rpt -pb gpio_system_top_bus_skew_routed.pb -rpx gpio_system_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3093.344 ; gain = 0.000 ; free physical = 24139 ; free virtual = 31822
INFO: [Common 17-1381] The checkpoint '/home/sadhanpawar/UTA/SOC/FPGA/gpio/gpio.runs/impl_1/gpio_system_top_routed.dcp' has been generated.
Command: write_bitstream -force gpio_system_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A5*A3)+(A5*(~A3)*(~A2))+((~A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A1))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A5*A3)+(A5*(~A3)*(~A2))+((~A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC RTSTAT-10] No routable loads: 25 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TMS, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i... and (the first 15 of 23 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 4 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./gpio_system_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3353.090 ; gain = 259.746 ; free physical = 23802 ; free virtual = 31487
INFO: [Common 17-206] Exiting Vivado at Sun Oct  8 19:32:29 2023...
