// Seed: 3206242303
module module_0 (
    output id_0,
    input logic id_1,
    input id_2
);
  logic id_3;
  type_11 id_4 (
      .id_0(1),
      .id_1(1),
      .id_2(1 | 1'h0),
      .id_3(1),
      .id_4(id_1)
  );
  type_0 id_5 = id_4;
  logic id_6, id_7;
  logic id_8;
  assign id_7 = {1, 1'b0 - 1} * 1 - 1;
endmodule
