<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Esercizio_07.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="arbitro.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="arbitro.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="arbitro.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="arbitro.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="arbitro.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="arbitro.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="arbitro.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="arbitro.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="arbitro.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="arbitro.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="arbitro.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="arbitro.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="arbitro.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="arbitro.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="arbitro.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="arbitro.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="arbitro.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="arbitro.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="arbitro.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="arbitro.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="arbitro.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="arbitro.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="arbitro.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="arbitro_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="arbitro_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="arbitro_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="arbitro_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="arbitro_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="arbitro_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="arbitro_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="arbitro_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="arbitro_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="arbitro_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="arbitro_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="arbitro_summary.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="arbitro_testbench_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="arbitro_testbench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="arbitro_testbench_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="arbitro_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="arbitro_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1573405027" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1573405027">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573405027" xil_pn:in_ck="5000796795687858015" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1573405027">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../progetti_completi/esercizio_arbitro/arbitro.vhd"/>
      <outfile xil_pn:name="../../progetti_completi/esercizio_arbitro/arbitro_testbench.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1573405027" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="3160726319836594911" xil_pn:start_ts="1573405027">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573405027" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="367908839947916157" xil_pn:start_ts="1573405027">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573405027" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-6022912242129515301" xil_pn:start_ts="1573405027">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573405027" xil_pn:in_ck="5000796795687858015" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1573405027">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../progetti_completi/esercizio_arbitro/arbitro.vhd"/>
      <outfile xil_pn:name="../../progetti_completi/esercizio_arbitro/arbitro_testbench.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1573405030" xil_pn:in_ck="5000796795687858015" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-5864433263676385545" xil_pn:start_ts="1573405027">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="arbitro_testbench_beh.prj"/>
      <outfile xil_pn:name="arbitro_testbench_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1598363746" xil_pn:in_ck="-4005288847370043263" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-5890102439572351718" xil_pn:start_ts="1598363746">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="arbitro_testbench_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1573405485" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1573405485">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573405485" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="587758381515375827" xil_pn:start_ts="1573405485">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573405485" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-6022912242129515301" xil_pn:start_ts="1573405485">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573405485" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1573405485">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573405485" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-1668141554386540939" xil_pn:start_ts="1573405485">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573405485" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1573405485">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573405485" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-7268607768455493403" xil_pn:start_ts="1573405485">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573405495" xil_pn:in_ck="4093333908242366336" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="1647429211760297336" xil_pn:start_ts="1573405485">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="arbitro.lso"/>
      <outfile xil_pn:name="arbitro.ngc"/>
      <outfile xil_pn:name="arbitro.ngr"/>
      <outfile xil_pn:name="arbitro.prj"/>
      <outfile xil_pn:name="arbitro.stx"/>
      <outfile xil_pn:name="arbitro.syr"/>
      <outfile xil_pn:name="arbitro.xst"/>
      <outfile xil_pn:name="arbitro_testbench_beh.prj"/>
      <outfile xil_pn:name="arbitro_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1573406029" xil_pn:in_ck="5638593449206689956" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-7940924967594924640" xil_pn:start_ts="1573406029">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573406036" xil_pn:in_ck="8197307793759616317" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-5231227975088144756" xil_pn:start_ts="1573406029">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="arbitro.bld"/>
      <outfile xil_pn:name="arbitro.ngd"/>
      <outfile xil_pn:name="arbitro_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1573406054" xil_pn:in_ck="8197307793759616318" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="2100985583056581773" xil_pn:start_ts="1573406036">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="arbitro.pcf"/>
      <outfile xil_pn:name="arbitro_map.map"/>
      <outfile xil_pn:name="arbitro_map.mrp"/>
      <outfile xil_pn:name="arbitro_map.ncd"/>
      <outfile xil_pn:name="arbitro_map.ngm"/>
      <outfile xil_pn:name="arbitro_map.xrpt"/>
      <outfile xil_pn:name="arbitro_summary.xml"/>
      <outfile xil_pn:name="arbitro_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1573406082" xil_pn:in_ck="-883783354126533801" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-2283627392121029586" xil_pn:start_ts="1573406054">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="arbitro.ncd"/>
      <outfile xil_pn:name="arbitro.pad"/>
      <outfile xil_pn:name="arbitro.par"/>
      <outfile xil_pn:name="arbitro.ptwx"/>
      <outfile xil_pn:name="arbitro.unroutes"/>
      <outfile xil_pn:name="arbitro.xpi"/>
      <outfile xil_pn:name="arbitro_pad.csv"/>
      <outfile xil_pn:name="arbitro_pad.txt"/>
      <outfile xil_pn:name="arbitro_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1573406108" xil_pn:in_ck="153996528178707094" xil_pn:name="TRANEXT_bitFile_virtex7" xil_pn:prop_ck="306664139534459597" xil_pn:start_ts="1573406082">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="arbitro.bgn"/>
      <outfile xil_pn:name="arbitro.bit"/>
      <outfile xil_pn:name="arbitro.drc"/>
      <outfile xil_pn:name="arbitro.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1573406391" xil_pn:in_ck="153996528178694240" xil_pn:name="TRAN_impactProgrammingTool" xil_pn:prop_ck="4674625285961985627" xil_pn:start_ts="1573406391">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1573406082" xil_pn:in_ck="8197307793759616186" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1573406071">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="arbitro.twr"/>
      <outfile xil_pn:name="arbitro.twx"/>
    </transform>
  </transforms>

</generated_project>
