#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000018c5b7728d0 .scope module, "tb_link_top" "tb_link_top" 2 1;
 .timescale 0 0;
v0000018c5b7634b0_0 .var "clk", 0 0;
v0000018c5b763af0_0 .net "done", 0 0, v0000018c5b716ad0_0;  1 drivers
v0000018c5b763cd0_0 .var "rst", 0 0;
E_0000018c5b71b890 .event anyedge, v0000018c5b716ad0_0;
S_0000018c5b772a60 .scope module, "dut" "link_top" 2 5, 3 1 0, S_0000018c5b7728d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 1 "done";
v0000018c5b763550_0 .net "ack", 0 0, v0000018c5b75a180_0;  1 drivers
v0000018c5b7641d0_0 .net "clk", 0 0, v0000018c5b7634b0_0;  1 drivers
v0000018c5b764310_0 .net "data", 7 0, v0000018c5b7672a0_0;  1 drivers
v0000018c5b763f50_0 .net "done", 0 0, v0000018c5b716ad0_0;  alias, 1 drivers
v0000018c5b763d70_0 .net "req", 0 0, v0000018c5b716c10_0;  1 drivers
v0000018c5b763410_0 .net "rst", 0 0, v0000018c5b763cd0_0;  1 drivers
S_0000018c5b766fd0 .scope module, "master" "master_fsm" 3 10, 4 1 0, S_0000018c5b772a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /OUTPUT 1 "req";
    .port_info 4 /OUTPUT 8 "data";
    .port_info 5 /OUTPUT 1 "done";
P_0000018c5b772bf0 .param/l "COMPLETE" 0 4 14, C4<11>;
P_0000018c5b772c28 .param/l "IDLE" 0 4 11, C4<00>;
P_0000018c5b772c60 .param/l "SEND" 0 4 12, C4<01>;
P_0000018c5b772c98 .param/l "WAIT_ACK" 0 4 13, C4<10>;
v0000018c5b71ba50_0 .net "ack", 0 0, v0000018c5b75a180_0;  alias, 1 drivers
v0000018c5b767160_0 .var "byte_count", 1 0;
v0000018c5b767200_0 .net "clk", 0 0, v0000018c5b7634b0_0;  alias, 1 drivers
v0000018c5b7672a0_0 .var "data", 7 0;
v0000018c5b767340 .array "data_values", 3 0, 7 0;
v0000018c5b716ad0_0 .var "done", 0 0;
v0000018c5b716b70_0 .var "next_state", 1 0;
v0000018c5b716c10_0 .var "req", 0 0;
v0000018c5b716cb0_0 .net "rst", 0 0, v0000018c5b763cd0_0;  alias, 1 drivers
v0000018c5b716d50_0 .var "state", 1 0;
E_0000018c5b71b710 .event posedge, v0000018c5b767200_0;
E_0000018c5b71ae50 .event anyedge, v0000018c5b716d50_0, v0000018c5b71ba50_0, v0000018c5b767160_0;
S_0000018c5b716df0 .scope module, "slave" "slave_fsm" 3 19, 5 1 0, S_0000018c5b772a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "req";
    .port_info 3 /INPUT 8 "data";
    .port_info 4 /OUTPUT 1 "ack";
P_0000018c5b75a090 .param/l "HOLD_ACK" 0 5 12, C4<10>;
P_0000018c5b75a0c8 .param/l "IDLE" 0 5 10, C4<00>;
P_0000018c5b75a100 .param/l "LATCH" 0 5 11, C4<01>;
P_0000018c5b75a138 .param/l "WAIT_REQ" 0 5 13, C4<11>;
v0000018c5b75a180_0 .var "ack", 0 0;
v0000018c5b75a220_0 .net "clk", 0 0, v0000018c5b7634b0_0;  alias, 1 drivers
v0000018c5b75a2c0_0 .net "data", 7 0, v0000018c5b7672a0_0;  alias, 1 drivers
v0000018c5b763ff0_0 .var "hold_counter", 1 0;
v0000018c5b763690_0 .var "latched_data", 7 0;
v0000018c5b763730_0 .var "next_state", 1 0;
v0000018c5b764270_0 .net "req", 0 0, v0000018c5b716c10_0;  alias, 1 drivers
v0000018c5b763c30_0 .net "rst", 0 0, v0000018c5b763cd0_0;  alias, 1 drivers
v0000018c5b763910_0 .var "state", 1 0;
E_0000018c5b71ae90 .event anyedge, v0000018c5b763910_0, v0000018c5b716c10_0, v0000018c5b763ff0_0;
    .scope S_0000018c5b766fd0;
T_0 ;
    %pushi/vec4 165, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018c5b767340, 4, 0;
    %pushi/vec4 60, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018c5b767340, 4, 0;
    %pushi/vec4 126, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018c5b767340, 4, 0;
    %pushi/vec4 217, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018c5b767340, 4, 0;
    %end;
    .thread T_0;
    .scope S_0000018c5b766fd0;
T_1 ;
    %wait E_0000018c5b71ae50;
    %load/vec4 v0000018c5b716d50_0;
    %store/vec4 v0000018c5b716b70_0, 0, 2;
    %load/vec4 v0000018c5b716d50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %jmp T_1.4;
T_1.0 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000018c5b716b70_0, 0, 2;
    %jmp T_1.4;
T_1.1 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000018c5b716b70_0, 0, 2;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v0000018c5b71ba50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.5, 8;
    %load/vec4 v0000018c5b767160_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_1.7, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_1.8, 8;
T_1.7 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_1.8, 8;
 ; End of false expr.
    %blend;
T_1.8;
    %store/vec4 v0000018c5b716b70_0, 0, 2;
T_1.5 ;
    %jmp T_1.4;
T_1.3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000018c5b716b70_0, 0, 2;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000018c5b766fd0;
T_2 ;
    %wait E_0000018c5b71b710;
    %load/vec4 v0000018c5b716cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000018c5b716d50_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000018c5b767160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018c5b716c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018c5b716ad0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000018c5b7672a0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000018c5b716b70_0;
    %assign/vec4 v0000018c5b716d50_0, 0;
    %load/vec4 v0000018c5b716d50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %jmp T_2.6;
T_2.2 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000018c5b767160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018c5b716ad0_0, 0;
    %jmp T_2.6;
T_2.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018c5b716c10_0, 0;
    %load/vec4 v0000018c5b767160_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0000018c5b767340, 4;
    %assign/vec4 v0000018c5b7672a0_0, 0;
    %jmp T_2.6;
T_2.4 ;
    %load/vec4 v0000018c5b71ba50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018c5b716c10_0, 0;
    %load/vec4 v0000018c5b767160_0;
    %addi 1, 0, 2;
    %assign/vec4 v0000018c5b767160_0, 0;
T_2.7 ;
    %jmp T_2.6;
T_2.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018c5b716ad0_0, 0;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000018c5b716df0;
T_3 ;
    %wait E_0000018c5b71ae90;
    %load/vec4 v0000018c5b763910_0;
    %store/vec4 v0000018c5b763730_0, 0, 2;
    %load/vec4 v0000018c5b763910_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %jmp T_3.4;
T_3.0 ;
    %load/vec4 v0000018c5b764270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.5, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000018c5b763730_0, 0, 2;
T_3.5 ;
    %jmp T_3.4;
T_3.1 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000018c5b763730_0, 0, 2;
    %jmp T_3.4;
T_3.2 ;
    %load/vec4 v0000018c5b763ff0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.7, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000018c5b763730_0, 0, 2;
T_3.7 ;
    %jmp T_3.4;
T_3.3 ;
    %load/vec4 v0000018c5b764270_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.9, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000018c5b763730_0, 0, 2;
T_3.9 ;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000018c5b716df0;
T_4 ;
    %wait E_0000018c5b71b710;
    %load/vec4 v0000018c5b763c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000018c5b763910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018c5b75a180_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000018c5b763ff0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000018c5b763690_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000018c5b763730_0;
    %assign/vec4 v0000018c5b763910_0, 0;
    %load/vec4 v0000018c5b763910_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %jmp T_4.6;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018c5b75a180_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000018c5b763ff0_0, 0;
    %jmp T_4.6;
T_4.3 ;
    %load/vec4 v0000018c5b75a2c0_0;
    %assign/vec4 v0000018c5b763690_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018c5b75a180_0, 0;
    %jmp T_4.6;
T_4.4 ;
    %load/vec4 v0000018c5b763ff0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0000018c5b763ff0_0, 0;
    %jmp T_4.6;
T_4.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018c5b75a180_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000018c5b763ff0_0, 0;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000018c5b7728d0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018c5b7634b0_0, 0, 1;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0000018c5b7634b0_0;
    %inv;
    %store/vec4 v0000018c5b7634b0_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0000018c5b7728d0;
T_6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018c5b763cd0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018c5b763cd0_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0000018c5b7728d0;
T_7 ;
T_7.0 ;
    %load/vec4 v0000018c5b763af0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_7.1, 6;
    %wait E_0000018c5b71b890;
    %jmp T_7.0;
T_7.1 ;
    %delay 20, 0;
    %vpi_call 2 22 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_0000018c5b7728d0;
T_8 ;
    %vpi_call 2 27 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 28 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000018c5b7728d0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0000018c5b7728d0;
T_9 ;
    %wait E_0000018c5b71b710;
    %vpi_call 2 33 "$display", "Time=%0t: req=%b, ack=%b, data=%h, done=%b", $time, v0000018c5b716c10_0, v0000018c5b75a180_0, v0000018c5b7672a0_0, v0000018c5b763af0_0 {0 0 0};
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "tb_link_top.v";
    "link_top.v";
    "master_fsm.v";
    "slave_fsm.v";
