INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ENTIRE_CA_Project/task3/task3.srcs/sources_1/new/ALU_64_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_64_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ENTIRE_CA_Project/task3/task3.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ENTIRE_CA_Project/task3/task3.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ENTIRE_CA_Project/task3/task3.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ENTIRE_CA_Project/task3/task3.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ENTIRE_CA_Project/task3/task3.srcs/sources_1/new/Forwarding_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forwarding_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ENTIRE_CA_Project/task3/task3.srcs/sources_1/new/HDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_Detection_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ENTIRE_CA_Project/task3/task3.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX_2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ENTIRE_CA_Project/task3/task3.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ENTIRE_CA_Project/task3/task3.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM_2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ENTIRE_CA_Project/task3/task3.srcs/sources_1/new/Instruction_parser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_parser
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ENTIRE_CA_Project/task3/task3.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ENTIRE_CA_Project/task3/task3.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ENTIRE_CA_Project/task3/task3.srcs/sources_1/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ENTIRE_CA_Project/task3/task3.srcs/sources_1/new/Task3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module task_3
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ENTIRE_CA_Project/task3/task3.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ENTIRE_CA_Project/task3/task3.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_dat_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ENTIRE_CA_Project/task3/task3.srcs/sources_1/new/mux_2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ENTIRE_CA_Project/task3/task3.srcs/sim_1/new/tb_task3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module task3_tb
