[ActiveSupport MAP]
Device = LCMXO2-7000HC;
Package = TQFP144;
Performance = 4;
LUTS_avail = 6864;
LUTS_used = 3511;
FF_avail = 6979;
FF_used = 3178;
INPUT_LVCMOS33 = 11;
OUTPUT_LVCMOS33 = 37;
BIDI_LVCMOS33 = 54;
IO_avail = 115;
IO_used = 102;
EBR_avail = 26;
EBR_used = 23;
; Begin EBR Section
Instance_Name = mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg9111204891112048/pmi_ram_dpXbnonesadr911120489111204811f45a5e_1_10_0;
Type = DP8KC;
Width_B = 1;
Depth_A = 1024;
Depth_B = 1024;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = ASYNC;
ASYNC_RESET_RELEASE = ASYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpXbnonesadr911120489111204811f45a5e__PMIP__2048__91__91B;
Instance_Name = mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg9111204891112048/pmi_ram_dpXbnonesadr911120489111204811f45a5e_0_0_21;
Type = DP8KC;
Width_B = 9;
Depth_A = 1024;
Depth_B = 1024;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = ASYNC;
ASYNC_RESET_RELEASE = ASYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpXbnonesadr911120489111204811f45a5e__PMIP__2048__91__91B;
Instance_Name = mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg9111204891112048/pmi_ram_dpXbnonesadr911120489111204811f45a5e_0_1_20;
Type = DP8KC;
Width_B = 9;
Depth_A = 1024;
Depth_B = 1024;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = ASYNC;
ASYNC_RESET_RELEASE = ASYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpXbnonesadr911120489111204811f45a5e__PMIP__2048__91__91B;
Instance_Name = mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg9111204891112048/pmi_ram_dpXbnonesadr911120489111204811f45a5e_0_2_19;
Type = DP8KC;
Width_B = 9;
Depth_A = 1024;
Depth_B = 1024;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = ASYNC;
ASYNC_RESET_RELEASE = ASYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpXbnonesadr911120489111204811f45a5e__PMIP__2048__91__91B;
Instance_Name = mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg9111204891112048/pmi_ram_dpXbnonesadr911120489111204811f45a5e_0_3_18;
Type = DP8KC;
Width_B = 9;
Depth_A = 1024;
Depth_B = 1024;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = ASYNC;
ASYNC_RESET_RELEASE = ASYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpXbnonesadr911120489111204811f45a5e__PMIP__2048__91__91B;
Instance_Name = mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg9111204891112048/pmi_ram_dpXbnonesadr911120489111204811f45a5e_0_4_17;
Type = DP8KC;
Width_B = 9;
Depth_A = 1024;
Depth_B = 1024;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = ASYNC;
ASYNC_RESET_RELEASE = ASYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpXbnonesadr911120489111204811f45a5e__PMIP__2048__91__91B;
Instance_Name = mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg9111204891112048/pmi_ram_dpXbnonesadr911120489111204811f45a5e_0_5_16;
Type = DP8KC;
Width_B = 9;
Depth_A = 1024;
Depth_B = 1024;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = ASYNC;
ASYNC_RESET_RELEASE = ASYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpXbnonesadr911120489111204811f45a5e__PMIP__2048__91__91B;
Instance_Name = mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg9111204891112048/pmi_ram_dpXbnonesadr911120489111204811f45a5e_0_6_15;
Type = DP8KC;
Width_B = 9;
Depth_A = 1024;
Depth_B = 1024;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = ASYNC;
ASYNC_RESET_RELEASE = ASYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpXbnonesadr911120489111204811f45a5e__PMIP__2048__91__91B;
Instance_Name = mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg9111204891112048/pmi_ram_dpXbnonesadr911120489111204811f45a5e_0_7_14;
Type = DP8KC;
Width_B = 9;
Depth_A = 1024;
Depth_B = 1024;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = ASYNC;
ASYNC_RESET_RELEASE = ASYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpXbnonesadr911120489111204811f45a5e__PMIP__2048__91__91B;
Instance_Name = mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg9111204891112048/pmi_ram_dpXbnonesadr911120489111204811f45a5e_0_8_13;
Type = DP8KC;
Width_B = 9;
Depth_A = 1024;
Depth_B = 1024;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = ASYNC;
ASYNC_RESET_RELEASE = ASYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpXbnonesadr911120489111204811f45a5e__PMIP__2048__91__91B;
Instance_Name = mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg9111204891112048/pmi_ram_dpXbnonesadr911120489111204811f45a5e_0_9_12;
Type = DP8KC;
Width_B = 9;
Depth_A = 1024;
Depth_B = 1024;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = ASYNC;
ASYNC_RESET_RELEASE = ASYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpXbnonesadr911120489111204811f45a5e__PMIP__2048__91__91B;
Instance_Name = mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg9111204891112048/pmi_ram_dpXbnonesadr911120489111204811f45a5e_0_10_11;
Type = DP8KC;
Width_B = 1;
Depth_A = 1024;
Depth_B = 1024;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = ASYNC;
ASYNC_RESET_RELEASE = ASYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpXbnonesadr911120489111204811f45a5e__PMIP__2048__91__91B;
Instance_Name = mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg9111204891112048/pmi_ram_dpXbnonesadr911120489111204811f45a5e_1_0_10;
Type = DP8KC;
Width_B = 9;
Depth_A = 1024;
Depth_B = 1024;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = ASYNC;
ASYNC_RESET_RELEASE = ASYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpXbnonesadr911120489111204811f45a5e__PMIP__2048__91__91B;
Instance_Name = mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg9111204891112048/pmi_ram_dpXbnonesadr911120489111204811f45a5e_1_1_9;
Type = DP8KC;
Width_B = 9;
Depth_A = 1024;
Depth_B = 1024;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = ASYNC;
ASYNC_RESET_RELEASE = ASYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpXbnonesadr911120489111204811f45a5e__PMIP__2048__91__91B;
Instance_Name = mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg9111204891112048/pmi_ram_dpXbnonesadr911120489111204811f45a5e_1_2_8;
Type = DP8KC;
Width_B = 9;
Depth_A = 1024;
Depth_B = 1024;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = ASYNC;
ASYNC_RESET_RELEASE = ASYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpXbnonesadr911120489111204811f45a5e__PMIP__2048__91__91B;
Instance_Name = mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg9111204891112048/pmi_ram_dpXbnonesadr911120489111204811f45a5e_1_3_7;
Type = DP8KC;
Width_B = 9;
Depth_A = 1024;
Depth_B = 1024;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = ASYNC;
ASYNC_RESET_RELEASE = ASYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpXbnonesadr911120489111204811f45a5e__PMIP__2048__91__91B;
Instance_Name = mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg9111204891112048/pmi_ram_dpXbnonesadr911120489111204811f45a5e_1_4_6;
Type = DP8KC;
Width_B = 9;
Depth_A = 1024;
Depth_B = 1024;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = ASYNC;
ASYNC_RESET_RELEASE = ASYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpXbnonesadr911120489111204811f45a5e__PMIP__2048__91__91B;
Instance_Name = mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg9111204891112048/pmi_ram_dpXbnonesadr911120489111204811f45a5e_1_5_5;
Type = DP8KC;
Width_B = 9;
Depth_A = 1024;
Depth_B = 1024;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = ASYNC;
ASYNC_RESET_RELEASE = ASYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpXbnonesadr911120489111204811f45a5e__PMIP__2048__91__91B;
Instance_Name = mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg9111204891112048/pmi_ram_dpXbnonesadr911120489111204811f45a5e_1_6_4;
Type = DP8KC;
Width_B = 9;
Depth_A = 1024;
Depth_B = 1024;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = ASYNC;
ASYNC_RESET_RELEASE = ASYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpXbnonesadr911120489111204811f45a5e__PMIP__2048__91__91B;
Instance_Name = mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg9111204891112048/pmi_ram_dpXbnonesadr911120489111204811f45a5e_1_7_3;
Type = DP8KC;
Width_B = 9;
Depth_A = 1024;
Depth_B = 1024;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = ASYNC;
ASYNC_RESET_RELEASE = ASYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpXbnonesadr911120489111204811f45a5e__PMIP__2048__91__91B;
Instance_Name = mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg9111204891112048/pmi_ram_dpXbnonesadr911120489111204811f45a5e_1_8_2;
Type = DP8KC;
Width_B = 9;
Depth_A = 1024;
Depth_B = 1024;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = ASYNC;
ASYNC_RESET_RELEASE = ASYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpXbnonesadr911120489111204811f45a5e__PMIP__2048__91__91B;
Instance_Name = mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg9111204891112048/pmi_ram_dpXbnonesadr911120489111204811f45a5e_1_9_1;
Type = DP8KC;
Width_B = 9;
Depth_A = 1024;
Depth_B = 1024;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = ASYNC;
ASYNC_RESET_RELEASE = ASYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpXbnonesadr911120489111204811f45a5e__PMIP__2048__91__91B;
Instance_Name = mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/trig_u/te_0/pmi_ram_dpXO2binarynonespeedasyncdisablereg112112/pmi_ram_dpXbnonesadr11211211401afe_0_0_0;
Type = DP8KC;
Width_B = 1;
Depth_A = 2;
Depth_B = 2;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = ASYNC;
ASYNC_RESET_RELEASE = ASYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpXbnonesadr11211211401afe__PMIP__2__1__1B;
; End EBR Section
; Begin PLL Section
Instance_Name = __/PLLInst_0;
Type = EHXPLLJ;
CLKOP_Post_Divider_A_Input = DIVA;
CLKOS_Post_Divider_B_Input = DIVB;
CLKOS2_Post_Divider_C_Input = DIVC;
CLKOS3_Post_Divider_D_Input = DIVD;
Pre_Divider_A_Input = VCO_PHASE;
Pre_Divider_B_Input = VCO_PHASE;
Pre_Divider_C_Input = DIVD;
Pre_Divider_D_Input = VCO_PHASE;
VCO_Bypass_A_Input = VCO_PHASE;
VCO_Bypass_B_Input = REFCLK;
VCO_Bypass_C_Input = VCO_PHASE;
VCO_Bypass_D_Input = REFCLK;
FB_MODE = INT_OP;
CLKI_Divider = 1;
CLKFB_Divider = 8;
CLKOP_Divider = 3;
CLKOS_Divider = 120;
CLKOS2_Divider = 120;
CLKOS3_Divider = 12;
Fractional_N_Divider = 0;
CLKOP_Desired_Phase_Shift(degree) = 0;
CLKOP_Trim_Option_Rising/Falling = RISING;
CLKOP_Trim_Option_Delay = 0;
CLKOS_Desired_Phase_Shift(degree) = 0;
CLKOS_Trim_Option_Rising/Falling = FALLING;
CLKOS_Trim_Option_Delay = 0;
CLKOS2_Desired_Phase_Shift(degree) = 0;
CLKOS3_Desired_Phase_Shift(degree) = 0;
; End PLL Section
;
; start of EFB statistics
I2C = 0;
SPI = 1;
TimerCounter = 0;
UFM = 0;
PLL = 0;
; end of EFB statistics
;
