{
  "module_name": "tg3.h",
  "hash_id": "e2d39b8c64f562a4144d2711b0656fe5bc0b38cedef5251c572d3832f1819448",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/broadcom/tg3.h",
  "human_readable_source": " \n \n\n#ifndef _T3_H\n#define _T3_H\n\n#define TG3_64BIT_REG_HIGH\t\t0x00UL\n#define TG3_64BIT_REG_LOW\t\t0x04UL\n\n \n#define TG3_BDINFO_HOST_ADDR\t\t0x0UL  \n#define TG3_BDINFO_MAXLEN_FLAGS\t\t0x8UL  \n#define  BDINFO_FLAGS_USE_EXT_RECV\t 0x00000001  \n#define  BDINFO_FLAGS_DISABLED\t\t 0x00000002\n#define  BDINFO_FLAGS_MAXLEN_MASK\t 0xffff0000\n#define  BDINFO_FLAGS_MAXLEN_SHIFT\t 16\n#define TG3_BDINFO_NIC_ADDR\t\t0xcUL  \n#define TG3_BDINFO_SIZE\t\t\t0x10UL\n\n#define TG3_RX_STD_MAX_SIZE_5700\t512\n#define TG3_RX_STD_MAX_SIZE_5717\t2048\n#define TG3_RX_JMB_MAX_SIZE_5700\t256\n#define TG3_RX_JMB_MAX_SIZE_5717\t1024\n#define TG3_RX_RET_MAX_SIZE_5700\t1024\n#define TG3_RX_RET_MAX_SIZE_5705\t512\n#define TG3_RX_RET_MAX_SIZE_5717\t4096\n\n#define TG3_RSS_INDIR_TBL_SIZE\t\t128\n\n \n#define TG3PCI_VENDOR\t\t\t0x00000000\n#define  TG3PCI_VENDOR_BROADCOM\t\t 0x14e4\n#define TG3PCI_DEVICE\t\t\t0x00000002\n#define  TG3PCI_DEVICE_TIGON3_1\t\t 0x1644  \n#define  TG3PCI_DEVICE_TIGON3_2\t\t 0x1645  \n#define  TG3PCI_DEVICE_TIGON3_3\t\t 0x1646  \n#define  TG3PCI_DEVICE_TIGON3_4\t\t 0x1647  \n#define  TG3PCI_DEVICE_TIGON3_5761S\t 0x1688\n#define  TG3PCI_DEVICE_TIGON3_5761SE\t 0x1689\n#define  TG3PCI_DEVICE_TIGON3_57780\t 0x1692\n#define  TG3PCI_DEVICE_TIGON3_5787M\t 0x1693\n#define  TG3PCI_DEVICE_TIGON3_57760\t 0x1690\n#define  TG3PCI_DEVICE_TIGON3_57790\t 0x1694\n#define  TG3PCI_DEVICE_TIGON3_57788\t 0x1691\n#define  TG3PCI_DEVICE_TIGON3_5785_G\t 0x1699  \n#define  TG3PCI_DEVICE_TIGON3_5785_F\t 0x16a0  \n#define  TG3PCI_DEVICE_TIGON3_5717\t 0x1655\n#define  TG3PCI_DEVICE_TIGON3_5717_C\t 0x1665\n#define  TG3PCI_DEVICE_TIGON3_5718\t 0x1656\n#define  TG3PCI_DEVICE_TIGON3_57781\t 0x16b1\n#define  TG3PCI_DEVICE_TIGON3_57785\t 0x16b5\n#define  TG3PCI_DEVICE_TIGON3_57761\t 0x16b0\n#define  TG3PCI_DEVICE_TIGON3_57765\t 0x16b4\n#define  TG3PCI_DEVICE_TIGON3_57791\t 0x16b2\n#define  TG3PCI_DEVICE_TIGON3_57795\t 0x16b6\n#define  TG3PCI_DEVICE_TIGON3_5719\t 0x1657\n#define  TG3PCI_DEVICE_TIGON3_5720\t 0x165f\n#define  TG3PCI_DEVICE_TIGON3_57762\t 0x1682\n#define  TG3PCI_DEVICE_TIGON3_57766\t 0x1686\n#define  TG3PCI_DEVICE_TIGON3_57786\t 0x16b3\n#define  TG3PCI_DEVICE_TIGON3_57782\t 0x16b7\n#define  TG3PCI_DEVICE_TIGON3_5762\t 0x1687\n#define  TG3PCI_DEVICE_TIGON3_5725\t 0x1643\n#define  TG3PCI_DEVICE_TIGON3_5727\t 0x16f3\n#define  TG3PCI_DEVICE_TIGON3_57764\t 0x1642\n#define  TG3PCI_DEVICE_TIGON3_57767\t 0x1683\n#define  TG3PCI_DEVICE_TIGON3_57787\t 0x1641\n \n#define TG3PCI_SUBVENDOR_ID_BROADCOM\t\tPCI_VENDOR_ID_BROADCOM\n#define TG3PCI_SUBDEVICE_ID_BROADCOM_95700A6\t0x1644\n#define TG3PCI_SUBDEVICE_ID_BROADCOM_95701A5\t0x0001\n#define TG3PCI_SUBDEVICE_ID_BROADCOM_95700T6\t0x0002\n#define TG3PCI_SUBDEVICE_ID_BROADCOM_95700A9\t0x0003\n#define TG3PCI_SUBDEVICE_ID_BROADCOM_95701T1\t0x0005\n#define TG3PCI_SUBDEVICE_ID_BROADCOM_95701T8\t0x0006\n#define TG3PCI_SUBDEVICE_ID_BROADCOM_95701A7\t0x0007\n#define TG3PCI_SUBDEVICE_ID_BROADCOM_95701A10\t0x0008\n#define TG3PCI_SUBDEVICE_ID_BROADCOM_95701A12\t0x8008\n#define TG3PCI_SUBDEVICE_ID_BROADCOM_95703AX1\t0x0009\n#define TG3PCI_SUBDEVICE_ID_BROADCOM_95703AX2\t0x8009\n#define TG3PCI_SUBVENDOR_ID_3COM\t\tPCI_VENDOR_ID_3COM\n#define TG3PCI_SUBDEVICE_ID_3COM_3C996T\t\t0x1000\n#define TG3PCI_SUBDEVICE_ID_3COM_3C996BT\t0x1006\n#define TG3PCI_SUBDEVICE_ID_3COM_3C996SX\t0x1004\n#define TG3PCI_SUBDEVICE_ID_3COM_3C1000T\t0x1007\n#define TG3PCI_SUBDEVICE_ID_3COM_3C940BR01\t0x1008\n#define TG3PCI_SUBVENDOR_ID_DELL\t\tPCI_VENDOR_ID_DELL\n#define TG3PCI_SUBDEVICE_ID_DELL_VIPER\t\t0x00d1\n#define TG3PCI_SUBDEVICE_ID_DELL_JAGUAR\t\t0x0106\n#define TG3PCI_SUBDEVICE_ID_DELL_MERLOT\t\t0x0109\n#define TG3PCI_SUBDEVICE_ID_DELL_SLIM_MERLOT\t0x010a\n#define TG3PCI_SUBDEVICE_ID_DELL_5762\t\t0x07f0\n#define TG3PCI_SUBVENDOR_ID_COMPAQ\t\tPCI_VENDOR_ID_COMPAQ\n#define TG3PCI_SUBDEVICE_ID_COMPAQ_BANSHEE\t0x007c\n#define TG3PCI_SUBDEVICE_ID_COMPAQ_BANSHEE_2\t0x009a\n#define TG3PCI_SUBDEVICE_ID_COMPAQ_CHANGELING\t0x007d\n#define TG3PCI_SUBDEVICE_ID_COMPAQ_NC7780\t0x0085\n#define TG3PCI_SUBDEVICE_ID_COMPAQ_NC7780_2\t0x0099\n#define TG3PCI_SUBVENDOR_ID_IBM\t\t\tPCI_VENDOR_ID_IBM\n#define TG3PCI_SUBDEVICE_ID_IBM_5703SAX2\t0x0281\n#define TG3PCI_SUBDEVICE_ID_ACER_57780_A\t0x0601\n#define TG3PCI_SUBDEVICE_ID_ACER_57780_B\t0x0612\n#define TG3PCI_SUBDEVICE_ID_LENOVO_5787M\t0x3056\n\n \n#define TG3PCI_MSI_DATA\t\t\t0x00000064\n \n#define TG3PCI_MISC_HOST_CTRL\t\t0x00000068\n#define  MISC_HOST_CTRL_CLEAR_INT\t 0x00000001\n#define  MISC_HOST_CTRL_MASK_PCI_INT\t 0x00000002\n#define  MISC_HOST_CTRL_BYTE_SWAP\t 0x00000004\n#define  MISC_HOST_CTRL_WORD_SWAP\t 0x00000008\n#define  MISC_HOST_CTRL_PCISTATE_RW\t 0x00000010\n#define  MISC_HOST_CTRL_CLKREG_RW\t 0x00000020\n#define  MISC_HOST_CTRL_REGWORD_SWAP\t 0x00000040\n#define  MISC_HOST_CTRL_INDIR_ACCESS\t 0x00000080\n#define  MISC_HOST_CTRL_IRQ_MASK_MODE\t 0x00000100\n#define  MISC_HOST_CTRL_TAGGED_STATUS\t 0x00000200\n#define  MISC_HOST_CTRL_CHIPREV\t\t 0xffff0000\n#define  MISC_HOST_CTRL_CHIPREV_SHIFT\t 16\n\n#define  CHIPREV_ID_5700_A0\t\t 0x7000\n#define  CHIPREV_ID_5700_A1\t\t 0x7001\n#define  CHIPREV_ID_5700_B0\t\t 0x7100\n#define  CHIPREV_ID_5700_B1\t\t 0x7101\n#define  CHIPREV_ID_5700_B3\t\t 0x7102\n#define  CHIPREV_ID_5700_ALTIMA\t\t 0x7104\n#define  CHIPREV_ID_5700_C0\t\t 0x7200\n#define  CHIPREV_ID_5701_A0\t\t 0x0000\n#define  CHIPREV_ID_5701_B0\t\t 0x0100\n#define  CHIPREV_ID_5701_B2\t\t 0x0102\n#define  CHIPREV_ID_5701_B5\t\t 0x0105\n#define  CHIPREV_ID_5703_A0\t\t 0x1000\n#define  CHIPREV_ID_5703_A1\t\t 0x1001\n#define  CHIPREV_ID_5703_A2\t\t 0x1002\n#define  CHIPREV_ID_5703_A3\t\t 0x1003\n#define  CHIPREV_ID_5704_A0\t\t 0x2000\n#define  CHIPREV_ID_5704_A1\t\t 0x2001\n#define  CHIPREV_ID_5704_A2\t\t 0x2002\n#define  CHIPREV_ID_5704_A3\t\t 0x2003\n#define  CHIPREV_ID_5705_A0\t\t 0x3000\n#define  CHIPREV_ID_5705_A1\t\t 0x3001\n#define  CHIPREV_ID_5705_A2\t\t 0x3002\n#define  CHIPREV_ID_5705_A3\t\t 0x3003\n#define  CHIPREV_ID_5750_A0\t\t 0x4000\n#define  CHIPREV_ID_5750_A1\t\t 0x4001\n#define  CHIPREV_ID_5750_A3\t\t 0x4003\n#define  CHIPREV_ID_5750_C2\t\t 0x4202\n#define  CHIPREV_ID_5752_A0_HW\t\t 0x5000\n#define  CHIPREV_ID_5752_A0\t\t 0x6000\n#define  CHIPREV_ID_5752_A1\t\t 0x6001\n#define  CHIPREV_ID_5714_A2\t\t 0x9002\n#define  CHIPREV_ID_5906_A1\t\t 0xc001\n#define  CHIPREV_ID_57780_A0\t\t 0x57780000\n#define  CHIPREV_ID_57780_A1\t\t 0x57780001\n#define  CHIPREV_ID_5717_A0\t\t 0x05717000\n#define  CHIPREV_ID_5717_C0\t\t 0x05717200\n#define  CHIPREV_ID_57765_A0\t\t 0x57785000\n#define  CHIPREV_ID_5719_A0\t\t 0x05719000\n#define  CHIPREV_ID_5720_A0\t\t 0x05720000\n#define  CHIPREV_ID_5762_A0\t\t 0x05762000\n\n#define   ASIC_REV_5700\t\t\t 0x07\n#define   ASIC_REV_5701\t\t\t 0x00\n#define   ASIC_REV_5703\t\t\t 0x01\n#define   ASIC_REV_5704\t\t\t 0x02\n#define   ASIC_REV_5705\t\t\t 0x03\n#define   ASIC_REV_5750\t\t\t 0x04\n#define   ASIC_REV_5752\t\t\t 0x06\n#define   ASIC_REV_5780\t\t\t 0x08\n#define   ASIC_REV_5714\t\t\t 0x09\n#define   ASIC_REV_5755\t\t\t 0x0a\n#define   ASIC_REV_5787\t\t\t 0x0b\n#define   ASIC_REV_5906\t\t\t 0x0c\n#define   ASIC_REV_USE_PROD_ID_REG\t 0x0f\n#define   ASIC_REV_5784\t\t\t 0x5784\n#define   ASIC_REV_5761\t\t\t 0x5761\n#define   ASIC_REV_5785\t\t\t 0x5785\n#define   ASIC_REV_57780\t\t 0x57780\n#define   ASIC_REV_5717\t\t\t 0x5717\n#define   ASIC_REV_57765\t\t 0x57785\n#define   ASIC_REV_5719\t\t\t 0x5719\n#define   ASIC_REV_5720\t\t\t 0x5720\n#define   ASIC_REV_57766\t\t 0x57766\n#define   ASIC_REV_5762\t\t\t 0x5762\n#define   CHIPREV_5700_AX\t\t 0x70\n#define   CHIPREV_5700_BX\t\t 0x71\n#define   CHIPREV_5700_CX\t\t 0x72\n#define   CHIPREV_5701_AX\t\t 0x00\n#define   CHIPREV_5703_AX\t\t 0x10\n#define   CHIPREV_5704_AX\t\t 0x20\n#define   CHIPREV_5704_BX\t\t 0x21\n#define   CHIPREV_5750_AX\t\t 0x40\n#define   CHIPREV_5750_BX\t\t 0x41\n#define   CHIPREV_5784_AX\t\t 0x57840\n#define   CHIPREV_5761_AX\t\t 0x57610\n#define   CHIPREV_57765_AX\t\t 0x577650\n#define   METAL_REV_A0\t\t\t 0x00\n#define   METAL_REV_A1\t\t\t 0x01\n#define   METAL_REV_B0\t\t\t 0x00\n#define   METAL_REV_B1\t\t\t 0x01\n#define   METAL_REV_B2\t\t\t 0x02\n#define TG3PCI_DMA_RW_CTRL\t\t0x0000006c\n#define  DMA_RWCTRL_DIS_CACHE_ALIGNMENT  0x00000001\n#define  DMA_RWCTRL_TAGGED_STAT_WA\t 0x00000080\n#define  DMA_RWCTRL_CRDRDR_RDMA_MRRS_MSK 0x00000380\n#define  DMA_RWCTRL_READ_BNDRY_MASK\t 0x00000700\n#define  DMA_RWCTRL_READ_BNDRY_DISAB\t 0x00000000\n#define  DMA_RWCTRL_READ_BNDRY_16\t 0x00000100\n#define  DMA_RWCTRL_READ_BNDRY_128_PCIX\t 0x00000100\n#define  DMA_RWCTRL_READ_BNDRY_32\t 0x00000200\n#define  DMA_RWCTRL_READ_BNDRY_256_PCIX\t 0x00000200\n#define  DMA_RWCTRL_READ_BNDRY_64\t 0x00000300\n#define  DMA_RWCTRL_READ_BNDRY_384_PCIX\t 0x00000300\n#define  DMA_RWCTRL_READ_BNDRY_128\t 0x00000400\n#define  DMA_RWCTRL_READ_BNDRY_256\t 0x00000500\n#define  DMA_RWCTRL_READ_BNDRY_512\t 0x00000600\n#define  DMA_RWCTRL_READ_BNDRY_1024\t 0x00000700\n#define  DMA_RWCTRL_WRITE_BNDRY_MASK\t 0x00003800\n#define  DMA_RWCTRL_WRITE_BNDRY_DISAB\t 0x00000000\n#define  DMA_RWCTRL_WRITE_BNDRY_16\t 0x00000800\n#define  DMA_RWCTRL_WRITE_BNDRY_128_PCIX 0x00000800\n#define  DMA_RWCTRL_WRITE_BNDRY_32\t 0x00001000\n#define  DMA_RWCTRL_WRITE_BNDRY_256_PCIX 0x00001000\n#define  DMA_RWCTRL_WRITE_BNDRY_64\t 0x00001800\n#define  DMA_RWCTRL_WRITE_BNDRY_384_PCIX 0x00001800\n#define  DMA_RWCTRL_WRITE_BNDRY_128\t 0x00002000\n#define  DMA_RWCTRL_WRITE_BNDRY_256\t 0x00002800\n#define  DMA_RWCTRL_WRITE_BNDRY_512\t 0x00003000\n#define  DMA_RWCTRL_WRITE_BNDRY_1024\t 0x00003800\n#define  DMA_RWCTRL_ONE_DMA\t\t 0x00004000\n#define  DMA_RWCTRL_READ_WATER\t\t 0x00070000\n#define  DMA_RWCTRL_READ_WATER_SHIFT\t 16\n#define  DMA_RWCTRL_WRITE_WATER\t\t 0x00380000\n#define  DMA_RWCTRL_WRITE_WATER_SHIFT\t 19\n#define  DMA_RWCTRL_USE_MEM_READ_MULT\t 0x00400000\n#define  DMA_RWCTRL_ASSERT_ALL_BE\t 0x00800000\n#define  DMA_RWCTRL_PCI_READ_CMD\t 0x0f000000\n#define  DMA_RWCTRL_PCI_READ_CMD_SHIFT\t 24\n#define  DMA_RWCTRL_PCI_WRITE_CMD\t 0xf0000000\n#define  DMA_RWCTRL_PCI_WRITE_CMD_SHIFT\t 28\n#define  DMA_RWCTRL_WRITE_BNDRY_64_PCIE\t 0x10000000\n#define  DMA_RWCTRL_WRITE_BNDRY_128_PCIE 0x30000000\n#define  DMA_RWCTRL_WRITE_BNDRY_DISAB_PCIE 0x70000000\n#define TG3PCI_PCISTATE\t\t\t0x00000070\n#define  PCISTATE_FORCE_RESET\t\t 0x00000001\n#define  PCISTATE_INT_NOT_ACTIVE\t 0x00000002\n#define  PCISTATE_CONV_PCI_MODE\t\t 0x00000004\n#define  PCISTATE_BUS_SPEED_HIGH\t 0x00000008\n#define  PCISTATE_BUS_32BIT\t\t 0x00000010\n#define  PCISTATE_ROM_ENABLE\t\t 0x00000020\n#define  PCISTATE_ROM_RETRY_ENABLE\t 0x00000040\n#define  PCISTATE_FLAT_VIEW\t\t 0x00000100\n#define  PCISTATE_RETRY_SAME_DMA\t 0x00002000\n#define  PCISTATE_ALLOW_APE_CTLSPC_WR\t 0x00010000\n#define  PCISTATE_ALLOW_APE_SHMEM_WR\t 0x00020000\n#define  PCISTATE_ALLOW_APE_PSPACE_WR\t 0x00040000\n#define TG3PCI_CLOCK_CTRL\t\t0x00000074\n#define  CLOCK_CTRL_CORECLK_DISABLE\t 0x00000200\n#define  CLOCK_CTRL_RXCLK_DISABLE\t 0x00000400\n#define  CLOCK_CTRL_TXCLK_DISABLE\t 0x00000800\n#define  CLOCK_CTRL_ALTCLK\t\t 0x00001000\n#define  CLOCK_CTRL_PWRDOWN_PLL133\t 0x00008000\n#define  CLOCK_CTRL_44MHZ_CORE\t\t 0x00040000\n#define  CLOCK_CTRL_625_CORE\t\t 0x00100000\n#define  CLOCK_CTRL_FORCE_CLKRUN\t 0x00200000\n#define  CLOCK_CTRL_CLKRUN_OENABLE\t 0x00400000\n#define  CLOCK_CTRL_DELAY_PCI_GRANT\t 0x80000000\n#define TG3PCI_REG_BASE_ADDR\t\t0x00000078\n#define TG3PCI_MEM_WIN_BASE_ADDR\t0x0000007c\n#define TG3PCI_REG_DATA\t\t\t0x00000080\n#define TG3PCI_MEM_WIN_DATA\t\t0x00000084\n#define TG3PCI_MISC_LOCAL_CTRL\t\t0x00000090\n \n#define TG3PCI_STD_RING_PROD_IDX\t0x00000098  \n#define TG3PCI_RCV_RET_RING_CON_IDX\t0x000000a0  \n \n#define TG3PCI_DEV_STATUS_CTRL\t\t0x000000b4\n#define  MAX_READ_REQ_SIZE_2048\t\t 0x00004000\n#define  MAX_READ_REQ_MASK\t\t 0x00007000\n#define TG3PCI_DUAL_MAC_CTRL\t\t0x000000b8\n#define  DUAL_MAC_CTRL_CH_MASK\t\t 0x00000003\n#define  DUAL_MAC_CTRL_ID\t\t 0x00000004\n#define TG3PCI_PRODID_ASICREV\t\t0x000000bc\n#define  PROD_ID_ASIC_REV_MASK\t\t 0x0fffffff\n \n\n#define TG3PCI_GEN2_PRODID_ASICREV\t0x000000f4\n#define TG3PCI_GEN15_PRODID_ASICREV\t0x000000fc\n \n\n#define TG3_CORR_ERR_STAT\t\t0x00000110\n#define  TG3_CORR_ERR_STAT_CLEAR\t0xffffffff\n \n\n \n#define MAILBOX_INTERRUPT_0\t\t0x00000200  \n#define MAILBOX_INTERRUPT_1\t\t0x00000208  \n#define MAILBOX_INTERRUPT_2\t\t0x00000210  \n#define MAILBOX_INTERRUPT_3\t\t0x00000218  \n#define MAILBOX_GENERAL_0\t\t0x00000220  \n#define MAILBOX_GENERAL_1\t\t0x00000228  \n#define MAILBOX_GENERAL_2\t\t0x00000230  \n#define MAILBOX_GENERAL_3\t\t0x00000238  \n#define MAILBOX_GENERAL_4\t\t0x00000240  \n#define MAILBOX_GENERAL_5\t\t0x00000248  \n#define MAILBOX_GENERAL_6\t\t0x00000250  \n#define MAILBOX_GENERAL_7\t\t0x00000258  \n#define MAILBOX_RELOAD_STAT\t\t0x00000260  \n#define MAILBOX_RCV_STD_PROD_IDX\t0x00000268  \n#define TG3_RX_STD_PROD_IDX_REG\t\t(MAILBOX_RCV_STD_PROD_IDX + \\\n\t\t\t\t\t TG3_64BIT_REG_LOW)\n#define MAILBOX_RCV_JUMBO_PROD_IDX\t0x00000270  \n#define TG3_RX_JMB_PROD_IDX_REG\t\t(MAILBOX_RCV_JUMBO_PROD_IDX + \\\n\t\t\t\t\t TG3_64BIT_REG_LOW)\n#define MAILBOX_RCV_MINI_PROD_IDX\t0x00000278  \n#define MAILBOX_RCVRET_CON_IDX_0\t0x00000280  \n#define MAILBOX_RCVRET_CON_IDX_1\t0x00000288  \n#define MAILBOX_RCVRET_CON_IDX_2\t0x00000290  \n#define MAILBOX_RCVRET_CON_IDX_3\t0x00000298  \n#define MAILBOX_RCVRET_CON_IDX_4\t0x000002a0  \n#define MAILBOX_RCVRET_CON_IDX_5\t0x000002a8  \n#define MAILBOX_RCVRET_CON_IDX_6\t0x000002b0  \n#define MAILBOX_RCVRET_CON_IDX_7\t0x000002b8  \n#define MAILBOX_RCVRET_CON_IDX_8\t0x000002c0  \n#define MAILBOX_RCVRET_CON_IDX_9\t0x000002c8  \n#define MAILBOX_RCVRET_CON_IDX_10\t0x000002d0  \n#define MAILBOX_RCVRET_CON_IDX_11\t0x000002d8  \n#define MAILBOX_RCVRET_CON_IDX_12\t0x000002e0  \n#define MAILBOX_RCVRET_CON_IDX_13\t0x000002e8  \n#define MAILBOX_RCVRET_CON_IDX_14\t0x000002f0  \n#define MAILBOX_RCVRET_CON_IDX_15\t0x000002f8  \n#define MAILBOX_SNDHOST_PROD_IDX_0\t0x00000300  \n#define MAILBOX_SNDHOST_PROD_IDX_1\t0x00000308  \n#define MAILBOX_SNDHOST_PROD_IDX_2\t0x00000310  \n#define MAILBOX_SNDHOST_PROD_IDX_3\t0x00000318  \n#define MAILBOX_SNDHOST_PROD_IDX_4\t0x00000320  \n#define MAILBOX_SNDHOST_PROD_IDX_5\t0x00000328  \n#define MAILBOX_SNDHOST_PROD_IDX_6\t0x00000330  \n#define MAILBOX_SNDHOST_PROD_IDX_7\t0x00000338  \n#define MAILBOX_SNDHOST_PROD_IDX_8\t0x00000340  \n#define MAILBOX_SNDHOST_PROD_IDX_9\t0x00000348  \n#define MAILBOX_SNDHOST_PROD_IDX_10\t0x00000350  \n#define MAILBOX_SNDHOST_PROD_IDX_11\t0x00000358  \n#define MAILBOX_SNDHOST_PROD_IDX_12\t0x00000360  \n#define MAILBOX_SNDHOST_PROD_IDX_13\t0x00000368  \n#define MAILBOX_SNDHOST_PROD_IDX_14\t0x00000370  \n#define MAILBOX_SNDHOST_PROD_IDX_15\t0x00000378  \n#define MAILBOX_SNDNIC_PROD_IDX_0\t0x00000380  \n#define MAILBOX_SNDNIC_PROD_IDX_1\t0x00000388  \n#define MAILBOX_SNDNIC_PROD_IDX_2\t0x00000390  \n#define MAILBOX_SNDNIC_PROD_IDX_3\t0x00000398  \n#define MAILBOX_SNDNIC_PROD_IDX_4\t0x000003a0  \n#define MAILBOX_SNDNIC_PROD_IDX_5\t0x000003a8  \n#define MAILBOX_SNDNIC_PROD_IDX_6\t0x000003b0  \n#define MAILBOX_SNDNIC_PROD_IDX_7\t0x000003b8  \n#define MAILBOX_SNDNIC_PROD_IDX_8\t0x000003c0  \n#define MAILBOX_SNDNIC_PROD_IDX_9\t0x000003c8  \n#define MAILBOX_SNDNIC_PROD_IDX_10\t0x000003d0  \n#define MAILBOX_SNDNIC_PROD_IDX_11\t0x000003d8  \n#define MAILBOX_SNDNIC_PROD_IDX_12\t0x000003e0  \n#define MAILBOX_SNDNIC_PROD_IDX_13\t0x000003e8  \n#define MAILBOX_SNDNIC_PROD_IDX_14\t0x000003f0  \n#define MAILBOX_SNDNIC_PROD_IDX_15\t0x000003f8  \n\n \n#define MAC_MODE\t\t\t0x00000400\n#define  MAC_MODE_RESET\t\t\t 0x00000001\n#define  MAC_MODE_HALF_DUPLEX\t\t 0x00000002\n#define  MAC_MODE_PORT_MODE_MASK\t 0x0000000c\n#define  MAC_MODE_PORT_MODE_TBI\t\t 0x0000000c\n#define  MAC_MODE_PORT_MODE_GMII\t 0x00000008\n#define  MAC_MODE_PORT_MODE_MII\t\t 0x00000004\n#define  MAC_MODE_PORT_MODE_NONE\t 0x00000000\n#define  MAC_MODE_PORT_INT_LPBACK\t 0x00000010\n#define  MAC_MODE_TAGGED_MAC_CTRL\t 0x00000080\n#define  MAC_MODE_TX_BURSTING\t\t 0x00000100\n#define  MAC_MODE_MAX_DEFER\t\t 0x00000200\n#define  MAC_MODE_LINK_POLARITY\t\t 0x00000400\n#define  MAC_MODE_RXSTAT_ENABLE\t\t 0x00000800\n#define  MAC_MODE_RXSTAT_CLEAR\t\t 0x00001000\n#define  MAC_MODE_RXSTAT_FLUSH\t\t 0x00002000\n#define  MAC_MODE_TXSTAT_ENABLE\t\t 0x00004000\n#define  MAC_MODE_TXSTAT_CLEAR\t\t 0x00008000\n#define  MAC_MODE_TXSTAT_FLUSH\t\t 0x00010000\n#define  MAC_MODE_SEND_CONFIGS\t\t 0x00020000\n#define  MAC_MODE_MAGIC_PKT_ENABLE\t 0x00040000\n#define  MAC_MODE_ACPI_ENABLE\t\t 0x00080000\n#define  MAC_MODE_MIP_ENABLE\t\t 0x00100000\n#define  MAC_MODE_TDE_ENABLE\t\t 0x00200000\n#define  MAC_MODE_RDE_ENABLE\t\t 0x00400000\n#define  MAC_MODE_FHDE_ENABLE\t\t 0x00800000\n#define  MAC_MODE_KEEP_FRAME_IN_WOL\t 0x01000000\n#define  MAC_MODE_APE_RX_EN\t\t 0x08000000\n#define  MAC_MODE_APE_TX_EN\t\t 0x10000000\n#define MAC_STATUS\t\t\t0x00000404\n#define  MAC_STATUS_PCS_SYNCED\t\t 0x00000001\n#define  MAC_STATUS_SIGNAL_DET\t\t 0x00000002\n#define  MAC_STATUS_RCVD_CFG\t\t 0x00000004\n#define  MAC_STATUS_CFG_CHANGED\t\t 0x00000008\n#define  MAC_STATUS_SYNC_CHANGED\t 0x00000010\n#define  MAC_STATUS_PORT_DEC_ERR\t 0x00000400\n#define  MAC_STATUS_LNKSTATE_CHANGED\t 0x00001000\n#define  MAC_STATUS_MI_COMPLETION\t 0x00400000\n#define  MAC_STATUS_MI_INTERRUPT\t 0x00800000\n#define  MAC_STATUS_AP_ERROR\t\t 0x01000000\n#define  MAC_STATUS_ODI_ERROR\t\t 0x02000000\n#define  MAC_STATUS_RXSTAT_OVERRUN\t 0x04000000\n#define  MAC_STATUS_TXSTAT_OVERRUN\t 0x08000000\n#define MAC_EVENT\t\t\t0x00000408\n#define  MAC_EVENT_PORT_DECODE_ERR\t 0x00000400\n#define  MAC_EVENT_LNKSTATE_CHANGED\t 0x00001000\n#define  MAC_EVENT_MI_COMPLETION\t 0x00400000\n#define  MAC_EVENT_MI_INTERRUPT\t\t 0x00800000\n#define  MAC_EVENT_AP_ERROR\t\t 0x01000000\n#define  MAC_EVENT_ODI_ERROR\t\t 0x02000000\n#define  MAC_EVENT_RXSTAT_OVERRUN\t 0x04000000\n#define  MAC_EVENT_TXSTAT_OVERRUN\t 0x08000000\n#define MAC_LED_CTRL\t\t\t0x0000040c\n#define  LED_CTRL_LNKLED_OVERRIDE\t 0x00000001\n#define  LED_CTRL_1000MBPS_ON\t\t 0x00000002\n#define  LED_CTRL_100MBPS_ON\t\t 0x00000004\n#define  LED_CTRL_10MBPS_ON\t\t 0x00000008\n#define  LED_CTRL_TRAFFIC_OVERRIDE\t 0x00000010\n#define  LED_CTRL_TRAFFIC_BLINK\t\t 0x00000020\n#define  LED_CTRL_TRAFFIC_LED\t\t 0x00000040\n#define  LED_CTRL_1000MBPS_STATUS\t 0x00000080\n#define  LED_CTRL_100MBPS_STATUS\t 0x00000100\n#define  LED_CTRL_10MBPS_STATUS\t\t 0x00000200\n#define  LED_CTRL_TRAFFIC_STATUS\t 0x00000400\n#define  LED_CTRL_MODE_MAC\t\t 0x00000000\n#define  LED_CTRL_MODE_PHY_1\t\t 0x00000800\n#define  LED_CTRL_MODE_PHY_2\t\t 0x00001000\n#define  LED_CTRL_MODE_SHASTA_MAC\t 0x00002000\n#define  LED_CTRL_MODE_SHARED\t\t 0x00004000\n#define  LED_CTRL_MODE_COMBO\t\t 0x00008000\n#define  LED_CTRL_BLINK_RATE_MASK\t 0x7ff80000\n#define  LED_CTRL_BLINK_RATE_SHIFT\t 19\n#define  LED_CTRL_BLINK_PER_OVERRIDE\t 0x00080000\n#define  LED_CTRL_BLINK_RATE_OVERRIDE\t 0x80000000\n#define MAC_ADDR_0_HIGH\t\t\t0x00000410  \n#define MAC_ADDR_0_LOW\t\t\t0x00000414  \n#define MAC_ADDR_1_HIGH\t\t\t0x00000418  \n#define MAC_ADDR_1_LOW\t\t\t0x0000041c  \n#define MAC_ADDR_2_HIGH\t\t\t0x00000420  \n#define MAC_ADDR_2_LOW\t\t\t0x00000424  \n#define MAC_ADDR_3_HIGH\t\t\t0x00000428  \n#define MAC_ADDR_3_LOW\t\t\t0x0000042c  \n#define MAC_ACPI_MBUF_PTR\t\t0x00000430\n#define MAC_ACPI_LEN_OFFSET\t\t0x00000434\n#define  ACPI_LENOFF_LEN_MASK\t\t 0x0000ffff\n#define  ACPI_LENOFF_LEN_SHIFT\t\t 0\n#define  ACPI_LENOFF_OFF_MASK\t\t 0x0fff0000\n#define  ACPI_LENOFF_OFF_SHIFT\t\t 16\n#define MAC_TX_BACKOFF_SEED\t\t0x00000438\n#define  TX_BACKOFF_SEED_MASK\t\t 0x000003ff\n#define MAC_RX_MTU_SIZE\t\t\t0x0000043c\n#define  RX_MTU_SIZE_MASK\t\t 0x0000ffff\n#define MAC_PCS_TEST\t\t\t0x00000440\n#define  PCS_TEST_PATTERN_MASK\t\t 0x000fffff\n#define  PCS_TEST_PATTERN_SHIFT\t\t 0\n#define  PCS_TEST_ENABLE\t\t 0x00100000\n#define MAC_TX_AUTO_NEG\t\t\t0x00000444\n#define  TX_AUTO_NEG_MASK\t\t 0x0000ffff\n#define  TX_AUTO_NEG_SHIFT\t\t 0\n#define MAC_RX_AUTO_NEG\t\t\t0x00000448\n#define  RX_AUTO_NEG_MASK\t\t 0x0000ffff\n#define  RX_AUTO_NEG_SHIFT\t\t 0\n#define MAC_MI_COM\t\t\t0x0000044c\n#define  MI_COM_CMD_MASK\t\t 0x0c000000\n#define  MI_COM_CMD_WRITE\t\t 0x04000000\n#define  MI_COM_CMD_READ\t\t 0x08000000\n#define  MI_COM_READ_FAILED\t\t 0x10000000\n#define  MI_COM_START\t\t\t 0x20000000\n#define  MI_COM_BUSY\t\t\t 0x20000000\n#define  MI_COM_PHY_ADDR_MASK\t\t 0x03e00000\n#define  MI_COM_PHY_ADDR_SHIFT\t\t 21\n#define  MI_COM_REG_ADDR_MASK\t\t 0x001f0000\n#define  MI_COM_REG_ADDR_SHIFT\t\t 16\n#define  MI_COM_DATA_MASK\t\t 0x0000ffff\n#define MAC_MI_STAT\t\t\t0x00000450\n#define  MAC_MI_STAT_LNKSTAT_ATTN_ENAB\t 0x00000001\n#define  MAC_MI_STAT_10MBPS_MODE\t 0x00000002\n#define MAC_MI_MODE\t\t\t0x00000454\n#define  MAC_MI_MODE_CLK_10MHZ\t\t 0x00000001\n#define  MAC_MI_MODE_SHORT_PREAMBLE\t 0x00000002\n#define  MAC_MI_MODE_AUTO_POLL\t\t 0x00000010\n#define  MAC_MI_MODE_500KHZ_CONST\t 0x00008000\n#define  MAC_MI_MODE_BASE\t\t 0x000c0000  \n#define MAC_AUTO_POLL_STATUS\t\t0x00000458\n#define  MAC_AUTO_POLL_ERROR\t\t 0x00000001\n#define MAC_TX_MODE\t\t\t0x0000045c\n#define  TX_MODE_RESET\t\t\t 0x00000001\n#define  TX_MODE_ENABLE\t\t\t 0x00000002\n#define  TX_MODE_FLOW_CTRL_ENABLE\t 0x00000010\n#define  TX_MODE_BIG_BCKOFF_ENABLE\t 0x00000020\n#define  TX_MODE_LONG_PAUSE_ENABLE\t 0x00000040\n#define  TX_MODE_MBUF_LOCKUP_FIX\t 0x00000100\n#define  TX_MODE_JMB_FRM_LEN\t\t 0x00400000\n#define  TX_MODE_CNT_DN_MODE\t\t 0x00800000\n#define MAC_TX_STATUS\t\t\t0x00000460\n#define  TX_STATUS_XOFFED\t\t 0x00000001\n#define  TX_STATUS_SENT_XOFF\t\t 0x00000002\n#define  TX_STATUS_SENT_XON\t\t 0x00000004\n#define  TX_STATUS_LINK_UP\t\t 0x00000008\n#define  TX_STATUS_ODI_UNDERRUN\t\t 0x00000010\n#define  TX_STATUS_ODI_OVERRUN\t\t 0x00000020\n#define MAC_TX_LENGTHS\t\t\t0x00000464\n#define  TX_LENGTHS_SLOT_TIME_MASK\t 0x000000ff\n#define  TX_LENGTHS_SLOT_TIME_SHIFT\t 0\n#define  TX_LENGTHS_IPG_MASK\t\t 0x00000f00\n#define  TX_LENGTHS_IPG_SHIFT\t\t 8\n#define  TX_LENGTHS_IPG_CRS_MASK\t 0x00003000\n#define  TX_LENGTHS_IPG_CRS_SHIFT\t 12\n#define  TX_LENGTHS_JMB_FRM_LEN_MSK\t 0x00ff0000\n#define  TX_LENGTHS_CNT_DWN_VAL_MSK\t 0xff000000\n#define MAC_RX_MODE\t\t\t0x00000468\n#define  RX_MODE_RESET\t\t\t 0x00000001\n#define  RX_MODE_ENABLE\t\t\t 0x00000002\n#define  RX_MODE_FLOW_CTRL_ENABLE\t 0x00000004\n#define  RX_MODE_KEEP_MAC_CTRL\t\t 0x00000008\n#define  RX_MODE_KEEP_PAUSE\t\t 0x00000010\n#define  RX_MODE_ACCEPT_OVERSIZED\t 0x00000020\n#define  RX_MODE_ACCEPT_RUNTS\t\t 0x00000040\n#define  RX_MODE_LEN_CHECK\t\t 0x00000080\n#define  RX_MODE_PROMISC\t\t 0x00000100\n#define  RX_MODE_NO_CRC_CHECK\t\t 0x00000200\n#define  RX_MODE_KEEP_VLAN_TAG\t\t 0x00000400\n#define  RX_MODE_RSS_IPV4_HASH_EN\t 0x00010000\n#define  RX_MODE_RSS_TCP_IPV4_HASH_EN\t 0x00020000\n#define  RX_MODE_RSS_IPV6_HASH_EN\t 0x00040000\n#define  RX_MODE_RSS_TCP_IPV6_HASH_EN\t 0x00080000\n#define  RX_MODE_RSS_ITBL_HASH_BITS_7\t 0x00700000\n#define  RX_MODE_RSS_ENABLE\t\t 0x00800000\n#define  RX_MODE_IPV6_CSUM_ENABLE\t 0x01000000\n#define  RX_MODE_IPV4_FRAG_FIX\t\t 0x02000000\n#define MAC_RX_STATUS\t\t\t0x0000046c\n#define  RX_STATUS_REMOTE_TX_XOFFED\t 0x00000001\n#define  RX_STATUS_XOFF_RCVD\t\t 0x00000002\n#define  RX_STATUS_XON_RCVD\t\t 0x00000004\n#define MAC_HASH_REG_0\t\t\t0x00000470\n#define MAC_HASH_REG_1\t\t\t0x00000474\n#define MAC_HASH_REG_2\t\t\t0x00000478\n#define MAC_HASH_REG_3\t\t\t0x0000047c\n#define MAC_RCV_RULE_0\t\t\t0x00000480\n#define MAC_RCV_VALUE_0\t\t\t0x00000484\n#define MAC_RCV_RULE_1\t\t\t0x00000488\n#define MAC_RCV_VALUE_1\t\t\t0x0000048c\n#define MAC_RCV_RULE_2\t\t\t0x00000490\n#define MAC_RCV_VALUE_2\t\t\t0x00000494\n#define MAC_RCV_RULE_3\t\t\t0x00000498\n#define MAC_RCV_VALUE_3\t\t\t0x0000049c\n#define MAC_RCV_RULE_4\t\t\t0x000004a0\n#define MAC_RCV_VALUE_4\t\t\t0x000004a4\n#define MAC_RCV_RULE_5\t\t\t0x000004a8\n#define MAC_RCV_VALUE_5\t\t\t0x000004ac\n#define MAC_RCV_RULE_6\t\t\t0x000004b0\n#define MAC_RCV_VALUE_6\t\t\t0x000004b4\n#define MAC_RCV_RULE_7\t\t\t0x000004b8\n#define MAC_RCV_VALUE_7\t\t\t0x000004bc\n#define MAC_RCV_RULE_8\t\t\t0x000004c0\n#define MAC_RCV_VALUE_8\t\t\t0x000004c4\n#define MAC_RCV_RULE_9\t\t\t0x000004c8\n#define MAC_RCV_VALUE_9\t\t\t0x000004cc\n#define MAC_RCV_RULE_10\t\t\t0x000004d0\n#define MAC_RCV_VALUE_10\t\t0x000004d4\n#define MAC_RCV_RULE_11\t\t\t0x000004d8\n#define MAC_RCV_VALUE_11\t\t0x000004dc\n#define MAC_RCV_RULE_12\t\t\t0x000004e0\n#define MAC_RCV_VALUE_12\t\t0x000004e4\n#define MAC_RCV_RULE_13\t\t\t0x000004e8\n#define MAC_RCV_VALUE_13\t\t0x000004ec\n#define MAC_RCV_RULE_14\t\t\t0x000004f0\n#define MAC_RCV_VALUE_14\t\t0x000004f4\n#define MAC_RCV_RULE_15\t\t\t0x000004f8\n#define MAC_RCV_VALUE_15\t\t0x000004fc\n#define  RCV_RULE_DISABLE_MASK\t\t 0x7fffffff\n#define MAC_RCV_RULE_CFG\t\t0x00000500\n#define  RCV_RULE_CFG_DEFAULT_CLASS\t0x00000008\n#define MAC_LOW_WMARK_MAX_RX_FRAME\t0x00000504\n \n#define MAC_HASHREGU_0\t\t\t0x00000520\n#define MAC_HASHREGU_1\t\t\t0x00000524\n#define MAC_HASHREGU_2\t\t\t0x00000528\n#define MAC_HASHREGU_3\t\t\t0x0000052c\n#define MAC_EXTADDR_0_HIGH\t\t0x00000530\n#define MAC_EXTADDR_0_LOW\t\t0x00000534\n#define MAC_EXTADDR_1_HIGH\t\t0x00000538\n#define MAC_EXTADDR_1_LOW\t\t0x0000053c\n#define MAC_EXTADDR_2_HIGH\t\t0x00000540\n#define MAC_EXTADDR_2_LOW\t\t0x00000544\n#define MAC_EXTADDR_3_HIGH\t\t0x00000548\n#define MAC_EXTADDR_3_LOW\t\t0x0000054c\n#define MAC_EXTADDR_4_HIGH\t\t0x00000550\n#define MAC_EXTADDR_4_LOW\t\t0x00000554\n#define MAC_EXTADDR_5_HIGH\t\t0x00000558\n#define MAC_EXTADDR_5_LOW\t\t0x0000055c\n#define MAC_EXTADDR_6_HIGH\t\t0x00000560\n#define MAC_EXTADDR_6_LOW\t\t0x00000564\n#define MAC_EXTADDR_7_HIGH\t\t0x00000568\n#define MAC_EXTADDR_7_LOW\t\t0x0000056c\n#define MAC_EXTADDR_8_HIGH\t\t0x00000570\n#define MAC_EXTADDR_8_LOW\t\t0x00000574\n#define MAC_EXTADDR_9_HIGH\t\t0x00000578\n#define MAC_EXTADDR_9_LOW\t\t0x0000057c\n#define MAC_EXTADDR_10_HIGH\t\t0x00000580\n#define MAC_EXTADDR_10_LOW\t\t0x00000584\n#define MAC_EXTADDR_11_HIGH\t\t0x00000588\n#define MAC_EXTADDR_11_LOW\t\t0x0000058c\n#define MAC_SERDES_CFG\t\t\t0x00000590\n#define  MAC_SERDES_CFG_EDGE_SELECT\t 0x00001000\n#define MAC_SERDES_STAT\t\t\t0x00000594\n \n#define MAC_PHYCFG1\t\t\t0x000005a0\n#define  MAC_PHYCFG1_RGMII_INT\t\t 0x00000001\n#define  MAC_PHYCFG1_RXCLK_TO_MASK\t 0x00001ff0\n#define  MAC_PHYCFG1_RXCLK_TIMEOUT\t 0x00001000\n#define  MAC_PHYCFG1_TXCLK_TO_MASK\t 0x01ff0000\n#define  MAC_PHYCFG1_TXCLK_TIMEOUT\t 0x01000000\n#define  MAC_PHYCFG1_RGMII_EXT_RX_DEC\t 0x02000000\n#define  MAC_PHYCFG1_RGMII_SND_STAT_EN\t 0x04000000\n#define  MAC_PHYCFG1_TXC_DRV\t\t 0x20000000\n#define MAC_PHYCFG2\t\t\t0x000005a4\n#define  MAC_PHYCFG2_INBAND_ENABLE\t 0x00000001\n#define  MAC_PHYCFG2_EMODE_MASK_MASK\t 0x000001c0\n#define  MAC_PHYCFG2_EMODE_MASK_AC131\t 0x000000c0\n#define  MAC_PHYCFG2_EMODE_MASK_50610\t 0x00000100\n#define  MAC_PHYCFG2_EMODE_MASK_RT8211\t 0x00000000\n#define  MAC_PHYCFG2_EMODE_MASK_RT8201\t 0x000001c0\n#define  MAC_PHYCFG2_EMODE_COMP_MASK\t 0x00000e00\n#define  MAC_PHYCFG2_EMODE_COMP_AC131\t 0x00000600\n#define  MAC_PHYCFG2_EMODE_COMP_50610\t 0x00000400\n#define  MAC_PHYCFG2_EMODE_COMP_RT8211\t 0x00000800\n#define  MAC_PHYCFG2_EMODE_COMP_RT8201\t 0x00000000\n#define  MAC_PHYCFG2_FMODE_MASK_MASK\t 0x00007000\n#define  MAC_PHYCFG2_FMODE_MASK_AC131\t 0x00006000\n#define  MAC_PHYCFG2_FMODE_MASK_50610\t 0x00004000\n#define  MAC_PHYCFG2_FMODE_MASK_RT8211\t 0x00000000\n#define  MAC_PHYCFG2_FMODE_MASK_RT8201\t 0x00007000\n#define  MAC_PHYCFG2_FMODE_COMP_MASK\t 0x00038000\n#define  MAC_PHYCFG2_FMODE_COMP_AC131\t 0x00030000\n#define  MAC_PHYCFG2_FMODE_COMP_50610\t 0x00008000\n#define  MAC_PHYCFG2_FMODE_COMP_RT8211\t 0x00038000\n#define  MAC_PHYCFG2_FMODE_COMP_RT8201\t 0x00000000\n#define  MAC_PHYCFG2_GMODE_MASK_MASK\t 0x001c0000\n#define  MAC_PHYCFG2_GMODE_MASK_AC131\t 0x001c0000\n#define  MAC_PHYCFG2_GMODE_MASK_50610\t 0x00100000\n#define  MAC_PHYCFG2_GMODE_MASK_RT8211\t 0x00000000\n#define  MAC_PHYCFG2_GMODE_MASK_RT8201\t 0x001c0000\n#define  MAC_PHYCFG2_GMODE_COMP_MASK\t 0x00e00000\n#define  MAC_PHYCFG2_GMODE_COMP_AC131\t 0x00e00000\n#define  MAC_PHYCFG2_GMODE_COMP_50610\t 0x00000000\n#define  MAC_PHYCFG2_GMODE_COMP_RT8211\t 0x00200000\n#define  MAC_PHYCFG2_GMODE_COMP_RT8201\t 0x00000000\n#define  MAC_PHYCFG2_ACT_MASK_MASK\t 0x03000000\n#define  MAC_PHYCFG2_ACT_MASK_AC131\t 0x03000000\n#define  MAC_PHYCFG2_ACT_MASK_50610\t 0x01000000\n#define  MAC_PHYCFG2_ACT_MASK_RT8211\t 0x03000000\n#define  MAC_PHYCFG2_ACT_MASK_RT8201\t 0x01000000\n#define  MAC_PHYCFG2_ACT_COMP_MASK\t 0x0c000000\n#define  MAC_PHYCFG2_ACT_COMP_AC131\t 0x00000000\n#define  MAC_PHYCFG2_ACT_COMP_50610\t 0x00000000\n#define  MAC_PHYCFG2_ACT_COMP_RT8211\t 0x00000000\n#define  MAC_PHYCFG2_ACT_COMP_RT8201\t 0x08000000\n#define  MAC_PHYCFG2_QUAL_MASK_MASK\t 0x30000000\n#define  MAC_PHYCFG2_QUAL_MASK_AC131\t 0x30000000\n#define  MAC_PHYCFG2_QUAL_MASK_50610\t 0x30000000\n#define  MAC_PHYCFG2_QUAL_MASK_RT8211\t 0x30000000\n#define  MAC_PHYCFG2_QUAL_MASK_RT8201\t 0x30000000\n#define  MAC_PHYCFG2_QUAL_COMP_MASK\t 0xc0000000\n#define  MAC_PHYCFG2_QUAL_COMP_AC131\t 0x00000000\n#define  MAC_PHYCFG2_QUAL_COMP_50610\t 0x00000000\n#define  MAC_PHYCFG2_QUAL_COMP_RT8211\t 0x00000000\n#define  MAC_PHYCFG2_QUAL_COMP_RT8201\t 0x00000000\n#define MAC_PHYCFG2_50610_LED_MODES \\\n\t(MAC_PHYCFG2_EMODE_MASK_50610 | \\\n\t MAC_PHYCFG2_EMODE_COMP_50610 | \\\n\t MAC_PHYCFG2_FMODE_MASK_50610 | \\\n\t MAC_PHYCFG2_FMODE_COMP_50610 | \\\n\t MAC_PHYCFG2_GMODE_MASK_50610 | \\\n\t MAC_PHYCFG2_GMODE_COMP_50610 | \\\n\t MAC_PHYCFG2_ACT_MASK_50610 | \\\n\t MAC_PHYCFG2_ACT_COMP_50610 | \\\n\t MAC_PHYCFG2_QUAL_MASK_50610 | \\\n\t MAC_PHYCFG2_QUAL_COMP_50610)\n#define MAC_PHYCFG2_AC131_LED_MODES \\\n\t(MAC_PHYCFG2_EMODE_MASK_AC131 | \\\n\t MAC_PHYCFG2_EMODE_COMP_AC131 | \\\n\t MAC_PHYCFG2_FMODE_MASK_AC131 | \\\n\t MAC_PHYCFG2_FMODE_COMP_AC131 | \\\n\t MAC_PHYCFG2_GMODE_MASK_AC131 | \\\n\t MAC_PHYCFG2_GMODE_COMP_AC131 | \\\n\t MAC_PHYCFG2_ACT_MASK_AC131 | \\\n\t MAC_PHYCFG2_ACT_COMP_AC131 | \\\n\t MAC_PHYCFG2_QUAL_MASK_AC131 | \\\n\t MAC_PHYCFG2_QUAL_COMP_AC131)\n#define MAC_PHYCFG2_RTL8211C_LED_MODES \\\n\t(MAC_PHYCFG2_EMODE_MASK_RT8211 | \\\n\t MAC_PHYCFG2_EMODE_COMP_RT8211 | \\\n\t MAC_PHYCFG2_FMODE_MASK_RT8211 | \\\n\t MAC_PHYCFG2_FMODE_COMP_RT8211 | \\\n\t MAC_PHYCFG2_GMODE_MASK_RT8211 | \\\n\t MAC_PHYCFG2_GMODE_COMP_RT8211 | \\\n\t MAC_PHYCFG2_ACT_MASK_RT8211 | \\\n\t MAC_PHYCFG2_ACT_COMP_RT8211 | \\\n\t MAC_PHYCFG2_QUAL_MASK_RT8211 | \\\n\t MAC_PHYCFG2_QUAL_COMP_RT8211)\n#define MAC_PHYCFG2_RTL8201E_LED_MODES \\\n\t(MAC_PHYCFG2_EMODE_MASK_RT8201 | \\\n\t MAC_PHYCFG2_EMODE_COMP_RT8201 | \\\n\t MAC_PHYCFG2_FMODE_MASK_RT8201 | \\\n\t MAC_PHYCFG2_FMODE_COMP_RT8201 | \\\n\t MAC_PHYCFG2_GMODE_MASK_RT8201 | \\\n\t MAC_PHYCFG2_GMODE_COMP_RT8201 | \\\n\t MAC_PHYCFG2_ACT_MASK_RT8201 | \\\n\t MAC_PHYCFG2_ACT_COMP_RT8201 | \\\n\t MAC_PHYCFG2_QUAL_MASK_RT8201 | \\\n\t MAC_PHYCFG2_QUAL_COMP_RT8201)\n#define MAC_EXT_RGMII_MODE\t\t0x000005a8\n#define  MAC_RGMII_MODE_TX_ENABLE\t 0x00000001\n#define  MAC_RGMII_MODE_TX_LOWPWR\t 0x00000002\n#define  MAC_RGMII_MODE_TX_RESET\t 0x00000004\n#define  MAC_RGMII_MODE_RX_INT_B\t 0x00000100\n#define  MAC_RGMII_MODE_RX_QUALITY\t 0x00000200\n#define  MAC_RGMII_MODE_RX_ACTIVITY\t 0x00000400\n#define  MAC_RGMII_MODE_RX_ENG_DET\t 0x00000800\n \n#define SERDES_RX_CTRL\t\t\t0x000005b0\t \n#define  SERDES_RX_SIG_DETECT\t\t 0x00000400\n#define SG_DIG_CTRL\t\t\t0x000005b0\n#define  SG_DIG_USING_HW_AUTONEG\t 0x80000000\n#define  SG_DIG_SOFT_RESET\t\t 0x40000000\n#define  SG_DIG_DISABLE_LINKRDY\t\t 0x20000000\n#define  SG_DIG_CRC16_CLEAR_N\t\t 0x01000000\n#define  SG_DIG_EN10B\t\t\t 0x00800000\n#define  SG_DIG_CLEAR_STATUS\t\t 0x00400000\n#define  SG_DIG_LOCAL_DUPLEX_STATUS\t 0x00200000\n#define  SG_DIG_LOCAL_LINK_STATUS\t 0x00100000\n#define  SG_DIG_SPEED_STATUS_MASK\t 0x000c0000\n#define  SG_DIG_SPEED_STATUS_SHIFT\t 18\n#define  SG_DIG_JUMBO_PACKET_DISABLE\t 0x00020000\n#define  SG_DIG_RESTART_AUTONEG\t\t 0x00010000\n#define  SG_DIG_FIBER_MODE\t\t 0x00008000\n#define  SG_DIG_REMOTE_FAULT_MASK\t 0x00006000\n#define  SG_DIG_PAUSE_MASK\t\t 0x00001800\n#define  SG_DIG_PAUSE_CAP\t\t 0x00000800\n#define  SG_DIG_ASYM_PAUSE\t\t 0x00001000\n#define  SG_DIG_GBIC_ENABLE\t\t 0x00000400\n#define  SG_DIG_CHECK_END_ENABLE\t 0x00000200\n#define  SG_DIG_SGMII_AUTONEG_TIMER\t 0x00000100\n#define  SG_DIG_CLOCK_PHASE_SELECT\t 0x00000080\n#define  SG_DIG_GMII_INPUT_SELECT\t 0x00000040\n#define  SG_DIG_MRADV_CRC16_SELECT\t 0x00000020\n#define  SG_DIG_COMMA_DETECT_ENABLE\t 0x00000010\n#define  SG_DIG_AUTONEG_TIMER_REDUCE\t 0x00000008\n#define  SG_DIG_AUTONEG_LOW_ENABLE\t 0x00000004\n#define  SG_DIG_REMOTE_LOOPBACK\t\t 0x00000002\n#define  SG_DIG_LOOPBACK\t\t 0x00000001\n#define  SG_DIG_COMMON_SETUP (SG_DIG_CRC16_CLEAR_N | \\\n\t\t\t      SG_DIG_LOCAL_DUPLEX_STATUS | \\\n\t\t\t      SG_DIG_LOCAL_LINK_STATUS | \\\n\t\t\t      (0x2 << SG_DIG_SPEED_STATUS_SHIFT) | \\\n\t\t\t      SG_DIG_FIBER_MODE | SG_DIG_GBIC_ENABLE)\n#define SG_DIG_STATUS\t\t\t0x000005b4\n#define  SG_DIG_CRC16_BUS_MASK\t\t 0xffff0000\n#define  SG_DIG_PARTNER_FAULT_MASK\t 0x00600000  \n#define  SG_DIG_PARTNER_ASYM_PAUSE\t 0x00100000  \n#define  SG_DIG_PARTNER_PAUSE_CAPABLE\t 0x00080000  \n#define  SG_DIG_PARTNER_HALF_DUPLEX\t 0x00040000  \n#define  SG_DIG_PARTNER_FULL_DUPLEX\t 0x00020000  \n#define  SG_DIG_PARTNER_NEXT_PAGE\t 0x00010000  \n#define  SG_DIG_AUTONEG_STATE_MASK\t 0x00000ff0\n#define  SG_DIG_IS_SERDES\t\t 0x00000100\n#define  SG_DIG_COMMA_DETECTOR\t\t 0x00000008\n#define  SG_DIG_MAC_ACK_STATUS\t\t 0x00000004\n#define  SG_DIG_AUTONEG_COMPLETE\t 0x00000002\n#define  SG_DIG_AUTONEG_ERROR\t\t 0x00000001\n#define TG3_TX_TSTAMP_LSB\t\t0x000005c0\n#define TG3_TX_TSTAMP_MSB\t\t0x000005c4\n#define  TG3_TSTAMP_MASK\t\t 0x7fffffffffffffffLL\n \n#define MAC_TX_MAC_STATE_BASE\t\t0x00000600  \n#define MAC_RX_MAC_STATE_BASE\t\t0x00000610  \n \n\n#define MAC_RSS_INDIR_TBL_0\t\t0x00000630\n\n#define MAC_RSS_HASH_KEY_0\t\t0x00000670\n#define MAC_RSS_HASH_KEY_1\t\t0x00000674\n#define MAC_RSS_HASH_KEY_2\t\t0x00000678\n#define MAC_RSS_HASH_KEY_3\t\t0x0000067c\n#define MAC_RSS_HASH_KEY_4\t\t0x00000680\n#define MAC_RSS_HASH_KEY_5\t\t0x00000684\n#define MAC_RSS_HASH_KEY_6\t\t0x00000688\n#define MAC_RSS_HASH_KEY_7\t\t0x0000068c\n#define MAC_RSS_HASH_KEY_8\t\t0x00000690\n#define MAC_RSS_HASH_KEY_9\t\t0x00000694\n \n\n#define TG3_RX_TSTAMP_LSB\t\t0x000006b0\n#define TG3_RX_TSTAMP_MSB\t\t0x000006b4\n \n\n#define TG3_RX_PTP_CTL\t\t\t0x000006c8\n#define TG3_RX_PTP_CTL_SYNC_EVNT\t0x00000001\n#define TG3_RX_PTP_CTL_DELAY_REQ\t0x00000002\n#define TG3_RX_PTP_CTL_PDLAY_REQ\t0x00000004\n#define TG3_RX_PTP_CTL_PDLAY_RES\t0x00000008\n#define TG3_RX_PTP_CTL_ALL_V1_EVENTS\t(TG3_RX_PTP_CTL_SYNC_EVNT | \\\n\t\t\t\t\t TG3_RX_PTP_CTL_DELAY_REQ)\n#define TG3_RX_PTP_CTL_ALL_V2_EVENTS\t(TG3_RX_PTP_CTL_SYNC_EVNT | \\\n\t\t\t\t\t TG3_RX_PTP_CTL_DELAY_REQ | \\\n\t\t\t\t\t TG3_RX_PTP_CTL_PDLAY_REQ | \\\n\t\t\t\t\t TG3_RX_PTP_CTL_PDLAY_RES)\n#define TG3_RX_PTP_CTL_FOLLOW_UP\t0x00000100\n#define TG3_RX_PTP_CTL_DELAY_RES\t0x00000200\n#define TG3_RX_PTP_CTL_PDRES_FLW_UP\t0x00000400\n#define TG3_RX_PTP_CTL_ANNOUNCE\t\t0x00000800\n#define TG3_RX_PTP_CTL_SIGNALING\t0x00001000\n#define TG3_RX_PTP_CTL_MANAGEMENT\t0x00002000\n#define TG3_RX_PTP_CTL_RX_PTP_V2_L2_EN\t0x00800000\n#define TG3_RX_PTP_CTL_RX_PTP_V2_L4_EN\t0x01000000\n#define TG3_RX_PTP_CTL_RX_PTP_V2_EN\t(TG3_RX_PTP_CTL_RX_PTP_V2_L2_EN | \\\n\t\t\t\t\t TG3_RX_PTP_CTL_RX_PTP_V2_L4_EN)\n#define TG3_RX_PTP_CTL_RX_PTP_V1_EN\t0x02000000\n#define TG3_RX_PTP_CTL_HWTS_INTERLOCK\t0x04000000\n \n\n#define MAC_TX_STATS_OCTETS\t\t0x00000800\n#define MAC_TX_STATS_RESV1\t\t0x00000804\n#define MAC_TX_STATS_COLLISIONS\t\t0x00000808\n#define MAC_TX_STATS_XON_SENT\t\t0x0000080c\n#define MAC_TX_STATS_XOFF_SENT\t\t0x00000810\n#define MAC_TX_STATS_RESV2\t\t0x00000814\n#define MAC_TX_STATS_MAC_ERRORS\t\t0x00000818\n#define MAC_TX_STATS_SINGLE_COLLISIONS\t0x0000081c\n#define MAC_TX_STATS_MULT_COLLISIONS\t0x00000820\n#define MAC_TX_STATS_DEFERRED\t\t0x00000824\n#define MAC_TX_STATS_RESV3\t\t0x00000828\n#define MAC_TX_STATS_EXCESSIVE_COL\t0x0000082c\n#define MAC_TX_STATS_LATE_COL\t\t0x00000830\n#define MAC_TX_STATS_RESV4_1\t\t0x00000834\n#define MAC_TX_STATS_RESV4_2\t\t0x00000838\n#define MAC_TX_STATS_RESV4_3\t\t0x0000083c\n#define MAC_TX_STATS_RESV4_4\t\t0x00000840\n#define MAC_TX_STATS_RESV4_5\t\t0x00000844\n#define MAC_TX_STATS_RESV4_6\t\t0x00000848\n#define MAC_TX_STATS_RESV4_7\t\t0x0000084c\n#define MAC_TX_STATS_RESV4_8\t\t0x00000850\n#define MAC_TX_STATS_RESV4_9\t\t0x00000854\n#define MAC_TX_STATS_RESV4_10\t\t0x00000858\n#define MAC_TX_STATS_RESV4_11\t\t0x0000085c\n#define MAC_TX_STATS_RESV4_12\t\t0x00000860\n#define MAC_TX_STATS_RESV4_13\t\t0x00000864\n#define MAC_TX_STATS_RESV4_14\t\t0x00000868\n#define MAC_TX_STATS_UCAST\t\t0x0000086c\n#define MAC_TX_STATS_MCAST\t\t0x00000870\n#define MAC_TX_STATS_BCAST\t\t0x00000874\n#define MAC_TX_STATS_RESV5_1\t\t0x00000878\n#define MAC_TX_STATS_RESV5_2\t\t0x0000087c\n#define MAC_RX_STATS_OCTETS\t\t0x00000880\n#define MAC_RX_STATS_RESV1\t\t0x00000884\n#define MAC_RX_STATS_FRAGMENTS\t\t0x00000888\n#define MAC_RX_STATS_UCAST\t\t0x0000088c\n#define MAC_RX_STATS_MCAST\t\t0x00000890\n#define MAC_RX_STATS_BCAST\t\t0x00000894\n#define MAC_RX_STATS_FCS_ERRORS\t\t0x00000898\n#define MAC_RX_STATS_ALIGN_ERRORS\t0x0000089c\n#define MAC_RX_STATS_XON_PAUSE_RECVD\t0x000008a0\n#define MAC_RX_STATS_XOFF_PAUSE_RECVD\t0x000008a4\n#define MAC_RX_STATS_MAC_CTRL_RECVD\t0x000008a8\n#define MAC_RX_STATS_XOFF_ENTERED\t0x000008ac\n#define MAC_RX_STATS_FRAME_TOO_LONG\t0x000008b0\n#define MAC_RX_STATS_JABBERS\t\t0x000008b4\n#define MAC_RX_STATS_UNDERSIZE\t\t0x000008b8\n \n\n \n#define SNDDATAI_MODE\t\t\t0x00000c00\n#define  SNDDATAI_MODE_RESET\t\t 0x00000001\n#define  SNDDATAI_MODE_ENABLE\t\t 0x00000002\n#define  SNDDATAI_MODE_STAT_OFLOW_ENAB\t 0x00000004\n#define SNDDATAI_STATUS\t\t\t0x00000c04\n#define  SNDDATAI_STATUS_STAT_OFLOW\t 0x00000004\n#define SNDDATAI_STATSCTRL\t\t0x00000c08\n#define  SNDDATAI_SCTRL_ENABLE\t\t 0x00000001\n#define  SNDDATAI_SCTRL_FASTUPD\t\t 0x00000002\n#define  SNDDATAI_SCTRL_CLEAR\t\t 0x00000004\n#define  SNDDATAI_SCTRL_FLUSH\t\t 0x00000008\n#define  SNDDATAI_SCTRL_FORCE_ZERO\t 0x00000010\n#define SNDDATAI_STATSENAB\t\t0x00000c0c\n#define SNDDATAI_STATSINCMASK\t\t0x00000c10\n#define ISO_PKT_TX\t\t\t0x00000c20\n \n#define SNDDATAI_COS_CNT_0\t\t0x00000c80\n#define SNDDATAI_COS_CNT_1\t\t0x00000c84\n#define SNDDATAI_COS_CNT_2\t\t0x00000c88\n#define SNDDATAI_COS_CNT_3\t\t0x00000c8c\n#define SNDDATAI_COS_CNT_4\t\t0x00000c90\n#define SNDDATAI_COS_CNT_5\t\t0x00000c94\n#define SNDDATAI_COS_CNT_6\t\t0x00000c98\n#define SNDDATAI_COS_CNT_7\t\t0x00000c9c\n#define SNDDATAI_COS_CNT_8\t\t0x00000ca0\n#define SNDDATAI_COS_CNT_9\t\t0x00000ca4\n#define SNDDATAI_COS_CNT_10\t\t0x00000ca8\n#define SNDDATAI_COS_CNT_11\t\t0x00000cac\n#define SNDDATAI_COS_CNT_12\t\t0x00000cb0\n#define SNDDATAI_COS_CNT_13\t\t0x00000cb4\n#define SNDDATAI_COS_CNT_14\t\t0x00000cb8\n#define SNDDATAI_COS_CNT_15\t\t0x00000cbc\n#define SNDDATAI_DMA_RDQ_FULL_CNT\t0x00000cc0\n#define SNDDATAI_DMA_PRIO_RDQ_FULL_CNT\t0x00000cc4\n#define SNDDATAI_SDCQ_FULL_CNT\t\t0x00000cc8\n#define SNDDATAI_NICRNG_SSND_PIDX_CNT\t0x00000ccc\n#define SNDDATAI_STATS_UPDATED_CNT\t0x00000cd0\n#define SNDDATAI_INTERRUPTS_CNT\t\t0x00000cd4\n#define SNDDATAI_AVOID_INTERRUPTS_CNT\t0x00000cd8\n#define SNDDATAI_SND_THRESH_HIT_CNT\t0x00000cdc\n \n\n \n#define SNDDATAC_MODE\t\t\t0x00001000\n#define  SNDDATAC_MODE_RESET\t\t 0x00000001\n#define  SNDDATAC_MODE_ENABLE\t\t 0x00000002\n#define  SNDDATAC_MODE_CDELAY\t\t 0x00000010\n \n\n \n#define SNDBDS_MODE\t\t\t0x00001400\n#define  SNDBDS_MODE_RESET\t\t 0x00000001\n#define  SNDBDS_MODE_ENABLE\t\t 0x00000002\n#define  SNDBDS_MODE_ATTN_ENABLE\t 0x00000004\n#define SNDBDS_STATUS\t\t\t0x00001404\n#define  SNDBDS_STATUS_ERROR_ATTN\t 0x00000004\n#define SNDBDS_HWDIAG\t\t\t0x00001408\n \n#define SNDBDS_SEL_CON_IDX_0\t\t0x00001440\n#define SNDBDS_SEL_CON_IDX_1\t\t0x00001444\n#define SNDBDS_SEL_CON_IDX_2\t\t0x00001448\n#define SNDBDS_SEL_CON_IDX_3\t\t0x0000144c\n#define SNDBDS_SEL_CON_IDX_4\t\t0x00001450\n#define SNDBDS_SEL_CON_IDX_5\t\t0x00001454\n#define SNDBDS_SEL_CON_IDX_6\t\t0x00001458\n#define SNDBDS_SEL_CON_IDX_7\t\t0x0000145c\n#define SNDBDS_SEL_CON_IDX_8\t\t0x00001460\n#define SNDBDS_SEL_CON_IDX_9\t\t0x00001464\n#define SNDBDS_SEL_CON_IDX_10\t\t0x00001468\n#define SNDBDS_SEL_CON_IDX_11\t\t0x0000146c\n#define SNDBDS_SEL_CON_IDX_12\t\t0x00001470\n#define SNDBDS_SEL_CON_IDX_13\t\t0x00001474\n#define SNDBDS_SEL_CON_IDX_14\t\t0x00001478\n#define SNDBDS_SEL_CON_IDX_15\t\t0x0000147c\n \n\n \n#define SNDBDI_MODE\t\t\t0x00001800\n#define  SNDBDI_MODE_RESET\t\t 0x00000001\n#define  SNDBDI_MODE_ENABLE\t\t 0x00000002\n#define  SNDBDI_MODE_ATTN_ENABLE\t 0x00000004\n#define  SNDBDI_MODE_MULTI_TXQ_EN\t 0x00000020\n#define SNDBDI_STATUS\t\t\t0x00001804\n#define  SNDBDI_STATUS_ERROR_ATTN\t 0x00000004\n#define SNDBDI_IN_PROD_IDX_0\t\t0x00001808\n#define SNDBDI_IN_PROD_IDX_1\t\t0x0000180c\n#define SNDBDI_IN_PROD_IDX_2\t\t0x00001810\n#define SNDBDI_IN_PROD_IDX_3\t\t0x00001814\n#define SNDBDI_IN_PROD_IDX_4\t\t0x00001818\n#define SNDBDI_IN_PROD_IDX_5\t\t0x0000181c\n#define SNDBDI_IN_PROD_IDX_6\t\t0x00001820\n#define SNDBDI_IN_PROD_IDX_7\t\t0x00001824\n#define SNDBDI_IN_PROD_IDX_8\t\t0x00001828\n#define SNDBDI_IN_PROD_IDX_9\t\t0x0000182c\n#define SNDBDI_IN_PROD_IDX_10\t\t0x00001830\n#define SNDBDI_IN_PROD_IDX_11\t\t0x00001834\n#define SNDBDI_IN_PROD_IDX_12\t\t0x00001838\n#define SNDBDI_IN_PROD_IDX_13\t\t0x0000183c\n#define SNDBDI_IN_PROD_IDX_14\t\t0x00001840\n#define SNDBDI_IN_PROD_IDX_15\t\t0x00001844\n \n\n \n#define SNDBDC_MODE\t\t\t0x00001c00\n#define SNDBDC_MODE_RESET\t\t 0x00000001\n#define SNDBDC_MODE_ENABLE\t\t 0x00000002\n#define SNDBDC_MODE_ATTN_ENABLE\t\t 0x00000004\n \n\n \n#define RCVLPC_MODE\t\t\t0x00002000\n#define  RCVLPC_MODE_RESET\t\t 0x00000001\n#define  RCVLPC_MODE_ENABLE\t\t 0x00000002\n#define  RCVLPC_MODE_CLASS0_ATTN_ENAB\t 0x00000004\n#define  RCVLPC_MODE_MAPOOR_AATTN_ENAB\t 0x00000008\n#define  RCVLPC_MODE_STAT_OFLOW_ENAB\t 0x00000010\n#define RCVLPC_STATUS\t\t\t0x00002004\n#define  RCVLPC_STATUS_CLASS0\t\t 0x00000004\n#define  RCVLPC_STATUS_MAPOOR\t\t 0x00000008\n#define  RCVLPC_STATUS_STAT_OFLOW\t 0x00000010\n#define RCVLPC_LOCK\t\t\t0x00002008\n#define  RCVLPC_LOCK_REQ_MASK\t\t 0x0000ffff\n#define  RCVLPC_LOCK_REQ_SHIFT\t\t 0\n#define  RCVLPC_LOCK_GRANT_MASK\t\t 0xffff0000\n#define  RCVLPC_LOCK_GRANT_SHIFT\t 16\n#define RCVLPC_NON_EMPTY_BITS\t\t0x0000200c\n#define  RCVLPC_NON_EMPTY_BITS_MASK\t 0x0000ffff\n#define RCVLPC_CONFIG\t\t\t0x00002010\n#define RCVLPC_STATSCTRL\t\t0x00002014\n#define  RCVLPC_STATSCTRL_ENABLE\t 0x00000001\n#define  RCVLPC_STATSCTRL_FASTUPD\t 0x00000002\n#define RCVLPC_STATS_ENABLE\t\t0x00002018\n#define  RCVLPC_STATSENAB_ASF_FIX\t 0x00000002\n#define  RCVLPC_STATSENAB_DACK_FIX\t 0x00040000\n#define  RCVLPC_STATSENAB_LNGBRST_RFIX\t 0x00400000\n#define RCVLPC_STATS_INCMASK\t\t0x0000201c\n \n#define RCVLPC_SELLST_BASE\t\t0x00002100  \n#define  SELLST_TAIL\t\t\t0x00000004\n#define  SELLST_CONT\t\t\t0x00000008\n#define  SELLST_UNUSED\t\t\t0x0000000c\n#define RCVLPC_COS_CNTL_BASE\t\t0x00002200  \n#define RCVLPC_DROP_FILTER_CNT\t\t0x00002240\n#define RCVLPC_DMA_WQ_FULL_CNT\t\t0x00002244\n#define RCVLPC_DMA_HIPRIO_WQ_FULL_CNT\t0x00002248\n#define RCVLPC_NO_RCV_BD_CNT\t\t0x0000224c\n#define RCVLPC_IN_DISCARDS_CNT\t\t0x00002250\n#define RCVLPC_IN_ERRORS_CNT\t\t0x00002254\n#define RCVLPC_RCV_THRESH_HIT_CNT\t0x00002258\n \n\n \n#define RCVDBDI_MODE\t\t\t0x00002400\n#define  RCVDBDI_MODE_RESET\t\t 0x00000001\n#define  RCVDBDI_MODE_ENABLE\t\t 0x00000002\n#define  RCVDBDI_MODE_JUMBOBD_NEEDED\t 0x00000004\n#define  RCVDBDI_MODE_FRM_TOO_BIG\t 0x00000008\n#define  RCVDBDI_MODE_INV_RING_SZ\t 0x00000010\n#define  RCVDBDI_MODE_LRG_RING_SZ\t 0x00010000\n#define RCVDBDI_STATUS\t\t\t0x00002404\n#define  RCVDBDI_STATUS_JUMBOBD_NEEDED\t 0x00000004\n#define  RCVDBDI_STATUS_FRM_TOO_BIG\t 0x00000008\n#define  RCVDBDI_STATUS_INV_RING_SZ\t 0x00000010\n#define RCVDBDI_SPLIT_FRAME_MINSZ\t0x00002408\n \n#define RCVDBDI_JUMBO_BD\t\t0x00002440  \n#define RCVDBDI_STD_BD\t\t\t0x00002450  \n#define RCVDBDI_MINI_BD\t\t\t0x00002460  \n#define RCVDBDI_JUMBO_CON_IDX\t\t0x00002470\n#define RCVDBDI_STD_CON_IDX\t\t0x00002474\n#define RCVDBDI_MINI_CON_IDX\t\t0x00002478\n \n#define RCVDBDI_BD_PROD_IDX_0\t\t0x00002480\n#define RCVDBDI_BD_PROD_IDX_1\t\t0x00002484\n#define RCVDBDI_BD_PROD_IDX_2\t\t0x00002488\n#define RCVDBDI_BD_PROD_IDX_3\t\t0x0000248c\n#define RCVDBDI_BD_PROD_IDX_4\t\t0x00002490\n#define RCVDBDI_BD_PROD_IDX_5\t\t0x00002494\n#define RCVDBDI_BD_PROD_IDX_6\t\t0x00002498\n#define RCVDBDI_BD_PROD_IDX_7\t\t0x0000249c\n#define RCVDBDI_BD_PROD_IDX_8\t\t0x000024a0\n#define RCVDBDI_BD_PROD_IDX_9\t\t0x000024a4\n#define RCVDBDI_BD_PROD_IDX_10\t\t0x000024a8\n#define RCVDBDI_BD_PROD_IDX_11\t\t0x000024ac\n#define RCVDBDI_BD_PROD_IDX_12\t\t0x000024b0\n#define RCVDBDI_BD_PROD_IDX_13\t\t0x000024b4\n#define RCVDBDI_BD_PROD_IDX_14\t\t0x000024b8\n#define RCVDBDI_BD_PROD_IDX_15\t\t0x000024bc\n#define RCVDBDI_HWDIAG\t\t\t0x000024c0\n \n\n \n#define RCVDCC_MODE\t\t\t0x00002800\n#define  RCVDCC_MODE_RESET\t\t 0x00000001\n#define  RCVDCC_MODE_ENABLE\t\t 0x00000002\n#define  RCVDCC_MODE_ATTN_ENABLE\t 0x00000004\n \n\n \n#define RCVBDI_MODE\t\t\t0x00002c00\n#define  RCVBDI_MODE_RESET\t\t 0x00000001\n#define  RCVBDI_MODE_ENABLE\t\t 0x00000002\n#define  RCVBDI_MODE_RCB_ATTN_ENAB\t 0x00000004\n#define RCVBDI_STATUS\t\t\t0x00002c04\n#define  RCVBDI_STATUS_RCB_ATTN\t\t 0x00000004\n#define RCVBDI_JUMBO_PROD_IDX\t\t0x00002c08\n#define RCVBDI_STD_PROD_IDX\t\t0x00002c0c\n#define RCVBDI_MINI_PROD_IDX\t\t0x00002c10\n#define RCVBDI_MINI_THRESH\t\t0x00002c14\n#define RCVBDI_STD_THRESH\t\t0x00002c18\n#define RCVBDI_JUMBO_THRESH\t\t0x00002c1c\n \n\n#define STD_REPLENISH_LWM\t\t0x00002d00\n#define JMB_REPLENISH_LWM\t\t0x00002d04\n \n\n \n#define RCVCC_MODE\t\t\t0x00003000\n#define  RCVCC_MODE_RESET\t\t 0x00000001\n#define  RCVCC_MODE_ENABLE\t\t 0x00000002\n#define  RCVCC_MODE_ATTN_ENABLE\t\t 0x00000004\n#define RCVCC_STATUS\t\t\t0x00003004\n#define  RCVCC_STATUS_ERROR_ATTN\t 0x00000004\n#define RCVCC_JUMP_PROD_IDX\t\t0x00003008\n#define RCVCC_STD_PROD_IDX\t\t0x0000300c\n#define RCVCC_MINI_PROD_IDX\t\t0x00003010\n \n\n \n#define RCVLSC_MODE\t\t\t0x00003400\n#define  RCVLSC_MODE_RESET\t\t 0x00000001\n#define  RCVLSC_MODE_ENABLE\t\t 0x00000002\n#define  RCVLSC_MODE_ATTN_ENABLE\t 0x00000004\n#define RCVLSC_STATUS\t\t\t0x00003404\n#define  RCVLSC_STATUS_ERROR_ATTN\t 0x00000004\n \n\n#define TG3_CPMU_DRV_STATUS\t\t0x0000344c\n\n \n#define TG3_CPMU_CTRL\t\t\t0x00003600\n#define  CPMU_CTRL_LINK_IDLE_MODE\t 0x00000200\n#define  CPMU_CTRL_LINK_AWARE_MODE\t 0x00000400\n#define  CPMU_CTRL_LINK_SPEED_MODE\t 0x00004000\n#define  CPMU_CTRL_GPHY_10MB_RXONLY\t 0x00010000\n#define TG3_CPMU_LSPD_10MB_CLK\t\t0x00003604\n#define  CPMU_LSPD_10MB_MACCLK_MASK\t 0x001f0000\n#define  CPMU_LSPD_10MB_MACCLK_6_25\t 0x00130000\n \n\n#define TG3_CPMU_LSPD_1000MB_CLK\t0x0000360c\n#define  CPMU_LSPD_1000MB_MACCLK_62_5\t 0x00000000\n#define  CPMU_LSPD_1000MB_MACCLK_12_5\t 0x00110000\n#define  CPMU_LSPD_1000MB_MACCLK_MASK\t 0x001f0000\n#define TG3_CPMU_LNK_AWARE_PWRMD\t0x00003610\n#define  CPMU_LNK_AWARE_MACCLK_MASK\t 0x001f0000\n#define  CPMU_LNK_AWARE_MACCLK_6_25\t 0x00130000\n \n\n#define TG3_CPMU_HST_ACC\t\t0x0000361c\n#define  CPMU_HST_ACC_MACCLK_MASK\t 0x001f0000\n#define  CPMU_HST_ACC_MACCLK_6_25\t 0x00130000\n \n\n#define TG3_CPMU_CLCK_ORIDE\t\t0x00003624\n#define  CPMU_CLCK_ORIDE_MAC_ORIDE_EN\t 0x80000000\n\n#define TG3_CPMU_CLCK_ORIDE_ENABLE\t0x00003628\n#define  TG3_CPMU_MAC_ORIDE_ENABLE\t (1 << 13)\n\n#define TG3_CPMU_STATUS\t\t\t0x0000362c\n#define  TG3_CPMU_STATUS_FMSK_5717\t 0x20000000\n#define  TG3_CPMU_STATUS_FMSK_5719\t 0xc0000000\n#define  TG3_CPMU_STATUS_FSHFT_5719\t 30\n#define  TG3_CPMU_STATUS_LINK_MASK\t 0x180000\n\n#define TG3_CPMU_CLCK_STAT\t\t0x00003630\n#define  CPMU_CLCK_STAT_MAC_CLCK_MASK\t 0x001f0000\n#define  CPMU_CLCK_STAT_MAC_CLCK_62_5\t 0x00000000\n#define  CPMU_CLCK_STAT_MAC_CLCK_12_5\t 0x00110000\n#define  CPMU_CLCK_STAT_MAC_CLCK_6_25\t 0x00130000\n \n\n#define TG3_CPMU_MUTEX_REQ\t\t0x0000365c\n#define  CPMU_MUTEX_REQ_DRIVER\t\t 0x00001000\n#define TG3_CPMU_MUTEX_GNT\t\t0x00003660\n#define  CPMU_MUTEX_GNT_DRIVER\t\t 0x00001000\n#define TG3_CPMU_PHY_STRAP\t\t0x00003664\n#define TG3_CPMU_PHY_STRAP_IS_SERDES\t 0x00000020\n#define TG3_CPMU_PADRNG_CTL\t\t0x00003668\n#define  TG3_CPMU_PADRNG_CTL_RDIV2\t 0x00040000\n \n\n#define TG3_CPMU_EEE_MODE\t\t0x000036b0\n#define  TG3_CPMU_EEEMD_APE_TX_DET_EN\t 0x00000004\n#define  TG3_CPMU_EEEMD_ERLY_L1_XIT_DET\t 0x00000008\n#define  TG3_CPMU_EEEMD_SND_IDX_DET_EN\t 0x00000040\n#define  TG3_CPMU_EEEMD_LPI_ENABLE\t 0x00000080\n#define  TG3_CPMU_EEEMD_LPI_IN_TX\t 0x00000100\n#define  TG3_CPMU_EEEMD_LPI_IN_RX\t 0x00000200\n#define  TG3_CPMU_EEEMD_EEE_ENABLE\t 0x00100000\n#define TG3_CPMU_EEE_DBTMR1\t\t0x000036b4\n#define  TG3_CPMU_DBTMR1_PCIEXIT_2047US\t 0x07ff0000\n#define  TG3_CPMU_DBTMR1_LNKIDLE_2047US\t 0x000007ff\n#define  TG3_CPMU_DBTMR1_LNKIDLE_MAX\t 0x0000ffff\n#define TG3_CPMU_EEE_DBTMR2\t\t0x000036b8\n#define  TG3_CPMU_DBTMR2_APE_TX_2047US\t 0x07ff0000\n#define  TG3_CPMU_DBTMR2_TXIDXEQ_2047US\t 0x000007ff\n#define TG3_CPMU_EEE_LNKIDL_CTRL\t0x000036bc\n#define  TG3_CPMU_EEE_LNKIDL_PCIE_NL0\t 0x01000000\n#define  TG3_CPMU_EEE_LNKIDL_UART_IDL\t 0x00000004\n#define  TG3_CPMU_EEE_LNKIDL_APE_TX_MT\t 0x00000002\n \n\n#define TG3_CPMU_EEE_CTRL\t\t0x000036d0\n#define TG3_CPMU_EEE_CTRL_EXIT_16_5_US\t 0x0000019d\n#define TG3_CPMU_EEE_CTRL_EXIT_36_US\t 0x00000384\n#define TG3_CPMU_EEE_CTRL_EXIT_20_1_US\t 0x000001f8\n \n\n \n#define MBFREE_MODE\t\t\t0x00003800\n#define  MBFREE_MODE_RESET\t\t 0x00000001\n#define  MBFREE_MODE_ENABLE\t\t 0x00000002\n#define MBFREE_STATUS\t\t\t0x00003804\n \n\n \n#define HOSTCC_MODE\t\t\t0x00003c00\n#define  HOSTCC_MODE_RESET\t\t 0x00000001\n#define  HOSTCC_MODE_ENABLE\t\t 0x00000002\n#define  HOSTCC_MODE_ATTN\t\t 0x00000004\n#define  HOSTCC_MODE_NOW\t\t 0x00000008\n#define  HOSTCC_MODE_FULL_STATUS\t 0x00000000\n#define  HOSTCC_MODE_64BYTE\t\t 0x00000080\n#define  HOSTCC_MODE_32BYTE\t\t 0x00000100\n#define  HOSTCC_MODE_CLRTICK_RXBD\t 0x00000200\n#define  HOSTCC_MODE_CLRTICK_TXBD\t 0x00000400\n#define  HOSTCC_MODE_NOINT_ON_NOW\t 0x00000800\n#define  HOSTCC_MODE_NOINT_ON_FORCE\t 0x00001000\n#define  HOSTCC_MODE_COAL_VEC1_NOW\t 0x00002000\n#define HOSTCC_STATUS\t\t\t0x00003c04\n#define  HOSTCC_STATUS_ERROR_ATTN\t 0x00000004\n#define HOSTCC_RXCOL_TICKS\t\t0x00003c08\n#define  LOW_RXCOL_TICKS\t\t 0x00000032\n#define  LOW_RXCOL_TICKS_CLRTCKS\t 0x00000014\n#define  DEFAULT_RXCOL_TICKS\t\t 0x00000048\n#define  HIGH_RXCOL_TICKS\t\t 0x00000096\n#define  MAX_RXCOL_TICKS\t\t 0x000003ff\n#define HOSTCC_TXCOL_TICKS\t\t0x00003c0c\n#define  LOW_TXCOL_TICKS\t\t 0x00000096\n#define  LOW_TXCOL_TICKS_CLRTCKS\t 0x00000048\n#define  DEFAULT_TXCOL_TICKS\t\t 0x0000012c\n#define  HIGH_TXCOL_TICKS\t\t 0x00000145\n#define  MAX_TXCOL_TICKS\t\t 0x000003ff\n#define HOSTCC_RXMAX_FRAMES\t\t0x00003c10\n#define  LOW_RXMAX_FRAMES\t\t 0x00000005\n#define  DEFAULT_RXMAX_FRAMES\t\t 0x00000008\n#define  HIGH_RXMAX_FRAMES\t\t 0x00000012\n#define  MAX_RXMAX_FRAMES\t\t 0x000000ff\n#define HOSTCC_TXMAX_FRAMES\t\t0x00003c14\n#define  LOW_TXMAX_FRAMES\t\t 0x00000035\n#define  DEFAULT_TXMAX_FRAMES\t\t 0x0000004b\n#define  HIGH_TXMAX_FRAMES\t\t 0x00000052\n#define  MAX_TXMAX_FRAMES\t\t 0x000000ff\n#define HOSTCC_RXCOAL_TICK_INT\t\t0x00003c18\n#define  DEFAULT_RXCOAL_TICK_INT\t 0x00000019\n#define  DEFAULT_RXCOAL_TICK_INT_CLRTCKS 0x00000014\n#define  MAX_RXCOAL_TICK_INT\t\t 0x000003ff\n#define HOSTCC_TXCOAL_TICK_INT\t\t0x00003c1c\n#define  DEFAULT_TXCOAL_TICK_INT\t 0x00000019\n#define  DEFAULT_TXCOAL_TICK_INT_CLRTCKS 0x00000014\n#define  MAX_TXCOAL_TICK_INT\t\t 0x000003ff\n#define HOSTCC_RXCOAL_MAXF_INT\t\t0x00003c20\n#define  DEFAULT_RXCOAL_MAXF_INT\t 0x00000005\n#define  MAX_RXCOAL_MAXF_INT\t\t 0x000000ff\n#define HOSTCC_TXCOAL_MAXF_INT\t\t0x00003c24\n#define  DEFAULT_TXCOAL_MAXF_INT\t 0x00000005\n#define  MAX_TXCOAL_MAXF_INT\t\t 0x000000ff\n#define HOSTCC_STAT_COAL_TICKS\t\t0x00003c28\n#define  DEFAULT_STAT_COAL_TICKS\t 0x000f4240\n#define  MAX_STAT_COAL_TICKS\t\t 0xd693d400\n#define  MIN_STAT_COAL_TICKS\t\t 0x00000064\n \n#define HOSTCC_STATS_BLK_HOST_ADDR\t0x00003c30  \n#define HOSTCC_STATUS_BLK_HOST_ADDR\t0x00003c38  \n#define HOSTCC_STATS_BLK_NIC_ADDR\t0x00003c40\n#define HOSTCC_STATUS_BLK_NIC_ADDR\t0x00003c44\n#define HOSTCC_FLOW_ATTN\t\t0x00003c48\n#define HOSTCC_FLOW_ATTN_MBUF_LWM\t 0x00000040\n \n#define HOSTCC_JUMBO_CON_IDX\t\t0x00003c50\n#define HOSTCC_STD_CON_IDX\t\t0x00003c54\n#define HOSTCC_MINI_CON_IDX\t\t0x00003c58\n \n#define HOSTCC_RET_PROD_IDX_0\t\t0x00003c80\n#define HOSTCC_RET_PROD_IDX_1\t\t0x00003c84\n#define HOSTCC_RET_PROD_IDX_2\t\t0x00003c88\n#define HOSTCC_RET_PROD_IDX_3\t\t0x00003c8c\n#define HOSTCC_RET_PROD_IDX_4\t\t0x00003c90\n#define HOSTCC_RET_PROD_IDX_5\t\t0x00003c94\n#define HOSTCC_RET_PROD_IDX_6\t\t0x00003c98\n#define HOSTCC_RET_PROD_IDX_7\t\t0x00003c9c\n#define HOSTCC_RET_PROD_IDX_8\t\t0x00003ca0\n#define HOSTCC_RET_PROD_IDX_9\t\t0x00003ca4\n#define HOSTCC_RET_PROD_IDX_10\t\t0x00003ca8\n#define HOSTCC_RET_PROD_IDX_11\t\t0x00003cac\n#define HOSTCC_RET_PROD_IDX_12\t\t0x00003cb0\n#define HOSTCC_RET_PROD_IDX_13\t\t0x00003cb4\n#define HOSTCC_RET_PROD_IDX_14\t\t0x00003cb8\n#define HOSTCC_RET_PROD_IDX_15\t\t0x00003cbc\n#define HOSTCC_SND_CON_IDX_0\t\t0x00003cc0\n#define HOSTCC_SND_CON_IDX_1\t\t0x00003cc4\n#define HOSTCC_SND_CON_IDX_2\t\t0x00003cc8\n#define HOSTCC_SND_CON_IDX_3\t\t0x00003ccc\n#define HOSTCC_SND_CON_IDX_4\t\t0x00003cd0\n#define HOSTCC_SND_CON_IDX_5\t\t0x00003cd4\n#define HOSTCC_SND_CON_IDX_6\t\t0x00003cd8\n#define HOSTCC_SND_CON_IDX_7\t\t0x00003cdc\n#define HOSTCC_SND_CON_IDX_8\t\t0x00003ce0\n#define HOSTCC_SND_CON_IDX_9\t\t0x00003ce4\n#define HOSTCC_SND_CON_IDX_10\t\t0x00003ce8\n#define HOSTCC_SND_CON_IDX_11\t\t0x00003cec\n#define HOSTCC_SND_CON_IDX_12\t\t0x00003cf0\n#define HOSTCC_SND_CON_IDX_13\t\t0x00003cf4\n#define HOSTCC_SND_CON_IDX_14\t\t0x00003cf8\n#define HOSTCC_SND_CON_IDX_15\t\t0x00003cfc\n#define HOSTCC_STATBLCK_RING1\t\t0x00003d00\n \n\n#define HOSTCC_RXCOL_TICKS_VEC1\t\t0x00003d80\n#define HOSTCC_TXCOL_TICKS_VEC1\t\t0x00003d84\n#define HOSTCC_RXMAX_FRAMES_VEC1\t0x00003d88\n#define HOSTCC_TXMAX_FRAMES_VEC1\t0x00003d8c\n#define HOSTCC_RXCOAL_MAXF_INT_VEC1\t0x00003d90\n#define HOSTCC_TXCOAL_MAXF_INT_VEC1\t0x00003d94\n \n\n \n#define MEMARB_MODE\t\t\t0x00004000\n#define  MEMARB_MODE_RESET\t\t 0x00000001\n#define  MEMARB_MODE_ENABLE\t\t 0x00000002\n#define MEMARB_STATUS\t\t\t0x00004004\n#define MEMARB_TRAP_ADDR_LOW\t\t0x00004008\n#define MEMARB_TRAP_ADDR_HIGH\t\t0x0000400c\n \n\n \n#define BUFMGR_MODE\t\t\t0x00004400\n#define  BUFMGR_MODE_RESET\t\t 0x00000001\n#define  BUFMGR_MODE_ENABLE\t\t 0x00000002\n#define  BUFMGR_MODE_ATTN_ENABLE\t 0x00000004\n#define  BUFMGR_MODE_BM_TEST\t\t 0x00000008\n#define  BUFMGR_MODE_MBLOW_ATTN_ENAB\t 0x00000010\n#define  BUFMGR_MODE_NO_TX_UNDERRUN\t 0x80000000\n#define BUFMGR_STATUS\t\t\t0x00004404\n#define  BUFMGR_STATUS_ERROR\t\t 0x00000004\n#define  BUFMGR_STATUS_MBLOW\t\t 0x00000010\n#define BUFMGR_MB_POOL_ADDR\t\t0x00004408\n#define BUFMGR_MB_POOL_SIZE\t\t0x0000440c\n#define BUFMGR_MB_RDMA_LOW_WATER\t0x00004410\n#define  DEFAULT_MB_RDMA_LOW_WATER\t 0x00000050\n#define  DEFAULT_MB_RDMA_LOW_WATER_5705\t 0x00000000\n#define  DEFAULT_MB_RDMA_LOW_WATER_JUMBO 0x00000130\n#define  DEFAULT_MB_RDMA_LOW_WATER_JUMBO_5780 0x00000000\n#define BUFMGR_MB_MACRX_LOW_WATER\t0x00004414\n#define  DEFAULT_MB_MACRX_LOW_WATER\t  0x00000020\n#define  DEFAULT_MB_MACRX_LOW_WATER_5705  0x00000010\n#define  DEFAULT_MB_MACRX_LOW_WATER_5906  0x00000004\n#define  DEFAULT_MB_MACRX_LOW_WATER_57765 0x0000002a\n#define  DEFAULT_MB_MACRX_LOW_WATER_JUMBO 0x00000098\n#define  DEFAULT_MB_MACRX_LOW_WATER_JUMBO_5780 0x0000004b\n#define  DEFAULT_MB_MACRX_LOW_WATER_JUMBO_57765 0x0000007e\n#define BUFMGR_MB_HIGH_WATER\t\t0x00004418\n#define  DEFAULT_MB_HIGH_WATER\t\t 0x00000060\n#define  DEFAULT_MB_HIGH_WATER_5705\t 0x00000060\n#define  DEFAULT_MB_HIGH_WATER_5906\t 0x00000010\n#define  DEFAULT_MB_HIGH_WATER_57765\t 0x000000a0\n#define  DEFAULT_MB_HIGH_WATER_JUMBO\t 0x0000017c\n#define  DEFAULT_MB_HIGH_WATER_JUMBO_5780 0x00000096\n#define  DEFAULT_MB_HIGH_WATER_JUMBO_57765 0x000000ea\n#define BUFMGR_RX_MB_ALLOC_REQ\t\t0x0000441c\n#define  BUFMGR_MB_ALLOC_BIT\t\t 0x10000000\n#define BUFMGR_RX_MB_ALLOC_RESP\t\t0x00004420\n#define BUFMGR_TX_MB_ALLOC_REQ\t\t0x00004424\n#define BUFMGR_TX_MB_ALLOC_RESP\t\t0x00004428\n#define BUFMGR_DMA_DESC_POOL_ADDR\t0x0000442c\n#define BUFMGR_DMA_DESC_POOL_SIZE\t0x00004430\n#define BUFMGR_DMA_LOW_WATER\t\t0x00004434\n#define  DEFAULT_DMA_LOW_WATER\t\t 0x00000005\n#define BUFMGR_DMA_HIGH_WATER\t\t0x00004438\n#define  DEFAULT_DMA_HIGH_WATER\t\t 0x0000000a\n#define BUFMGR_RX_DMA_ALLOC_REQ\t\t0x0000443c\n#define BUFMGR_RX_DMA_ALLOC_RESP\t0x00004440\n#define BUFMGR_TX_DMA_ALLOC_REQ\t\t0x00004444\n#define BUFMGR_TX_DMA_ALLOC_RESP\t0x00004448\n#define BUFMGR_HWDIAG_0\t\t\t0x0000444c\n#define BUFMGR_HWDIAG_1\t\t\t0x00004450\n#define BUFMGR_HWDIAG_2\t\t\t0x00004454\n \n\n \n#define RDMAC_MODE\t\t\t0x00004800\n#define  RDMAC_MODE_RESET\t\t 0x00000001\n#define  RDMAC_MODE_ENABLE\t\t 0x00000002\n#define  RDMAC_MODE_TGTABORT_ENAB\t 0x00000004\n#define  RDMAC_MODE_MSTABORT_ENAB\t 0x00000008\n#define  RDMAC_MODE_PARITYERR_ENAB\t 0x00000010\n#define  RDMAC_MODE_ADDROFLOW_ENAB\t 0x00000020\n#define  RDMAC_MODE_FIFOOFLOW_ENAB\t 0x00000040\n#define  RDMAC_MODE_FIFOURUN_ENAB\t 0x00000080\n#define  RDMAC_MODE_FIFOOREAD_ENAB\t 0x00000100\n#define  RDMAC_MODE_LNGREAD_ENAB\t 0x00000200\n#define  RDMAC_MODE_SPLIT_ENABLE\t 0x00000800\n#define  RDMAC_MODE_BD_SBD_CRPT_ENAB\t 0x00000800\n#define  RDMAC_MODE_SPLIT_RESET\t\t 0x00001000\n#define  RDMAC_MODE_MBUF_RBD_CRPT_ENAB\t 0x00001000\n#define  RDMAC_MODE_MBUF_SBD_CRPT_ENAB\t 0x00002000\n#define  RDMAC_MODE_FIFO_SIZE_128\t 0x00020000\n#define  RDMAC_MODE_FIFO_LONG_BURST\t 0x00030000\n#define  RDMAC_MODE_JMB_2K_MMRR\t\t 0x00800000\n#define  RDMAC_MODE_MULT_DMA_RD_DIS\t 0x01000000\n#define  RDMAC_MODE_IPV4_LSO_EN\t\t 0x08000000\n#define  RDMAC_MODE_IPV6_LSO_EN\t\t 0x10000000\n#define  RDMAC_MODE_H2BNC_VLAN_DET\t 0x20000000\n#define RDMAC_STATUS\t\t\t0x00004804\n#define  RDMAC_STATUS_TGTABORT\t\t 0x00000004\n#define  RDMAC_STATUS_MSTABORT\t\t 0x00000008\n#define  RDMAC_STATUS_PARITYERR\t\t 0x00000010\n#define  RDMAC_STATUS_ADDROFLOW\t\t 0x00000020\n#define  RDMAC_STATUS_FIFOOFLOW\t\t 0x00000040\n#define  RDMAC_STATUS_FIFOURUN\t\t 0x00000080\n#define  RDMAC_STATUS_FIFOOREAD\t\t 0x00000100\n#define  RDMAC_STATUS_LNGREAD\t\t 0x00000200\n \n\n#define TG3_RDMA_RSRVCTRL_REG2\t\t0x00004890\n#define TG3_LSO_RD_DMA_CRPTEN_CTRL2\t0x000048a0\n\n#define TG3_RDMA_RSRVCTRL_REG\t\t0x00004900\n#define TG3_RDMA_RSRVCTRL_FIFO_OFLW_FIX\t 0x00000004\n#define TG3_RDMA_RSRVCTRL_FIFO_LWM_1_5K\t 0x00000c00\n#define TG3_RDMA_RSRVCTRL_FIFO_LWM_MASK\t 0x00000ff0\n#define TG3_RDMA_RSRVCTRL_FIFO_HWM_1_5K\t 0x000c0000\n#define TG3_RDMA_RSRVCTRL_FIFO_HWM_MASK\t 0x000ff000\n#define TG3_RDMA_RSRVCTRL_TXMRGN_320B\t 0x28000000\n#define TG3_RDMA_RSRVCTRL_TXMRGN_MASK\t 0xffe00000\n \n\n#define TG3_LSO_RD_DMA_CRPTEN_CTRL\t0x00004910\n#define TG3_LSO_RD_DMA_CRPTEN_CTRL_BLEN_BD_4K\t 0x00030000\n#define TG3_LSO_RD_DMA_CRPTEN_CTRL_BLEN_LSO_4K\t 0x000c0000\n#define TG3_LSO_RD_DMA_TX_LENGTH_WA_5719\t 0x02000000\n#define TG3_LSO_RD_DMA_TX_LENGTH_WA_5720\t 0x00200000\n \n\n#define TG3_NUM_RDMA_CHANNELS\t\t4\n#define TG3_RDMA_LENGTH\t\t\t0x00004be0\n\n \n#define WDMAC_MODE\t\t\t0x00004c00\n#define  WDMAC_MODE_RESET\t\t 0x00000001\n#define  WDMAC_MODE_ENABLE\t\t 0x00000002\n#define  WDMAC_MODE_TGTABORT_ENAB\t 0x00000004\n#define  WDMAC_MODE_MSTABORT_ENAB\t 0x00000008\n#define  WDMAC_MODE_PARITYERR_ENAB\t 0x00000010\n#define  WDMAC_MODE_ADDROFLOW_ENAB\t 0x00000020\n#define  WDMAC_MODE_FIFOOFLOW_ENAB\t 0x00000040\n#define  WDMAC_MODE_FIFOURUN_ENAB\t 0x00000080\n#define  WDMAC_MODE_FIFOOREAD_ENAB\t 0x00000100\n#define  WDMAC_MODE_LNGREAD_ENAB\t 0x00000200\n#define  WDMAC_MODE_RX_ACCEL\t\t 0x00000400\n#define  WDMAC_MODE_STATUS_TAG_FIX\t 0x20000000\n#define  WDMAC_MODE_BURST_ALL_DATA\t 0xc0000000\n#define WDMAC_STATUS\t\t\t0x00004c04\n#define  WDMAC_STATUS_TGTABORT\t\t 0x00000004\n#define  WDMAC_STATUS_MSTABORT\t\t 0x00000008\n#define  WDMAC_STATUS_PARITYERR\t\t 0x00000010\n#define  WDMAC_STATUS_ADDROFLOW\t\t 0x00000020\n#define  WDMAC_STATUS_FIFOOFLOW\t\t 0x00000040\n#define  WDMAC_STATUS_FIFOURUN\t\t 0x00000080\n#define  WDMAC_STATUS_FIFOOREAD\t\t 0x00000100\n#define  WDMAC_STATUS_LNGREAD\t\t 0x00000200\n \n\n \n#define CPU_MODE\t\t\t0x00000000\n#define  CPU_MODE_RESET\t\t\t 0x00000001\n#define  CPU_MODE_HALT\t\t\t 0x00000400\n#define CPU_STATE\t\t\t0x00000004\n#define CPU_EVTMASK\t\t\t0x00000008\n \n#define CPU_PC\t\t\t\t0x0000001c\n#define CPU_INSN\t\t\t0x00000020\n#define CPU_SPAD_UFLOW\t\t\t0x00000024\n#define CPU_WDOG_CLEAR\t\t\t0x00000028\n#define CPU_WDOG_VECTOR\t\t\t0x0000002c\n#define CPU_WDOG_PC\t\t\t0x00000030\n#define CPU_HW_BP\t\t\t0x00000034\n \n#define CPU_WDOG_SAVED_STATE\t\t0x00000044\n#define CPU_LAST_BRANCH_ADDR\t\t0x00000048\n#define CPU_SPAD_UFLOW_SET\t\t0x0000004c\n \n#define CPU_R0\t\t\t\t0x00000200\n#define CPU_R1\t\t\t\t0x00000204\n#define CPU_R2\t\t\t\t0x00000208\n#define CPU_R3\t\t\t\t0x0000020c\n#define CPU_R4\t\t\t\t0x00000210\n#define CPU_R5\t\t\t\t0x00000214\n#define CPU_R6\t\t\t\t0x00000218\n#define CPU_R7\t\t\t\t0x0000021c\n#define CPU_R8\t\t\t\t0x00000220\n#define CPU_R9\t\t\t\t0x00000224\n#define CPU_R10\t\t\t\t0x00000228\n#define CPU_R11\t\t\t\t0x0000022c\n#define CPU_R12\t\t\t\t0x00000230\n#define CPU_R13\t\t\t\t0x00000234\n#define CPU_R14\t\t\t\t0x00000238\n#define CPU_R15\t\t\t\t0x0000023c\n#define CPU_R16\t\t\t\t0x00000240\n#define CPU_R17\t\t\t\t0x00000244\n#define CPU_R18\t\t\t\t0x00000248\n#define CPU_R19\t\t\t\t0x0000024c\n#define CPU_R20\t\t\t\t0x00000250\n#define CPU_R21\t\t\t\t0x00000254\n#define CPU_R22\t\t\t\t0x00000258\n#define CPU_R23\t\t\t\t0x0000025c\n#define CPU_R24\t\t\t\t0x00000260\n#define CPU_R25\t\t\t\t0x00000264\n#define CPU_R26\t\t\t\t0x00000268\n#define CPU_R27\t\t\t\t0x0000026c\n#define CPU_R28\t\t\t\t0x00000270\n#define CPU_R29\t\t\t\t0x00000274\n#define CPU_R30\t\t\t\t0x00000278\n#define CPU_R31\t\t\t\t0x0000027c\n \n\n#define RX_CPU_BASE\t\t\t0x00005000\n#define RX_CPU_MODE\t\t\t0x00005000\n#define RX_CPU_STATE\t\t\t0x00005004\n#define RX_CPU_PGMCTR\t\t\t0x0000501c\n#define RX_CPU_HWBKPT\t\t\t0x00005034\n#define TX_CPU_BASE\t\t\t0x00005400\n#define TX_CPU_MODE\t\t\t0x00005400\n#define TX_CPU_STATE\t\t\t0x00005404\n#define TX_CPU_PGMCTR\t\t\t0x0000541c\n\n#define VCPU_STATUS\t\t\t0x00005100\n#define  VCPU_STATUS_INIT_DONE\t\t 0x04000000\n#define  VCPU_STATUS_DRV_RESET\t\t 0x08000000\n\n#define VCPU_CFGSHDW\t\t\t0x00005104\n#define  VCPU_CFGSHDW_WOL_ENABLE\t 0x00000001\n#define  VCPU_CFGSHDW_WOL_MAGPKT\t 0x00000004\n#define  VCPU_CFGSHDW_ASPM_DBNC\t\t 0x00001000\n\n \n#define GRCMBOX_BASE\t\t\t0x00005600\n#define GRCMBOX_INTERRUPT_0\t\t0x00005800  \n#define GRCMBOX_INTERRUPT_1\t\t0x00005808  \n#define GRCMBOX_INTERRUPT_2\t\t0x00005810  \n#define GRCMBOX_INTERRUPT_3\t\t0x00005818  \n#define GRCMBOX_GENERAL_0\t\t0x00005820  \n#define GRCMBOX_GENERAL_1\t\t0x00005828  \n#define GRCMBOX_GENERAL_2\t\t0x00005830  \n#define GRCMBOX_GENERAL_3\t\t0x00005838  \n#define GRCMBOX_GENERAL_4\t\t0x00005840  \n#define GRCMBOX_GENERAL_5\t\t0x00005848  \n#define GRCMBOX_GENERAL_6\t\t0x00005850  \n#define GRCMBOX_GENERAL_7\t\t0x00005858  \n#define GRCMBOX_RELOAD_STAT\t\t0x00005860  \n#define GRCMBOX_RCVSTD_PROD_IDX\t\t0x00005868  \n#define GRCMBOX_RCVJUMBO_PROD_IDX\t0x00005870  \n#define GRCMBOX_RCVMINI_PROD_IDX\t0x00005878  \n#define GRCMBOX_RCVRET_CON_IDX_0\t0x00005880  \n#define GRCMBOX_RCVRET_CON_IDX_1\t0x00005888  \n#define GRCMBOX_RCVRET_CON_IDX_2\t0x00005890  \n#define GRCMBOX_RCVRET_CON_IDX_3\t0x00005898  \n#define GRCMBOX_RCVRET_CON_IDX_4\t0x000058a0  \n#define GRCMBOX_RCVRET_CON_IDX_5\t0x000058a8  \n#define GRCMBOX_RCVRET_CON_IDX_6\t0x000058b0  \n#define GRCMBOX_RCVRET_CON_IDX_7\t0x000058b8  \n#define GRCMBOX_RCVRET_CON_IDX_8\t0x000058c0  \n#define GRCMBOX_RCVRET_CON_IDX_9\t0x000058c8  \n#define GRCMBOX_RCVRET_CON_IDX_10\t0x000058d0  \n#define GRCMBOX_RCVRET_CON_IDX_11\t0x000058d8  \n#define GRCMBOX_RCVRET_CON_IDX_12\t0x000058e0  \n#define GRCMBOX_RCVRET_CON_IDX_13\t0x000058e8  \n#define GRCMBOX_RCVRET_CON_IDX_14\t0x000058f0  \n#define GRCMBOX_RCVRET_CON_IDX_15\t0x000058f8  \n#define GRCMBOX_SNDHOST_PROD_IDX_0\t0x00005900  \n#define GRCMBOX_SNDHOST_PROD_IDX_1\t0x00005908  \n#define GRCMBOX_SNDHOST_PROD_IDX_2\t0x00005910  \n#define GRCMBOX_SNDHOST_PROD_IDX_3\t0x00005918  \n#define GRCMBOX_SNDHOST_PROD_IDX_4\t0x00005920  \n#define GRCMBOX_SNDHOST_PROD_IDX_5\t0x00005928  \n#define GRCMBOX_SNDHOST_PROD_IDX_6\t0x00005930  \n#define GRCMBOX_SNDHOST_PROD_IDX_7\t0x00005938  \n#define GRCMBOX_SNDHOST_PROD_IDX_8\t0x00005940  \n#define GRCMBOX_SNDHOST_PROD_IDX_9\t0x00005948  \n#define GRCMBOX_SNDHOST_PROD_IDX_10\t0x00005950  \n#define GRCMBOX_SNDHOST_PROD_IDX_11\t0x00005958  \n#define GRCMBOX_SNDHOST_PROD_IDX_12\t0x00005960  \n#define GRCMBOX_SNDHOST_PROD_IDX_13\t0x00005968  \n#define GRCMBOX_SNDHOST_PROD_IDX_14\t0x00005970  \n#define GRCMBOX_SNDHOST_PROD_IDX_15\t0x00005978  \n#define GRCMBOX_SNDNIC_PROD_IDX_0\t0x00005980  \n#define GRCMBOX_SNDNIC_PROD_IDX_1\t0x00005988  \n#define GRCMBOX_SNDNIC_PROD_IDX_2\t0x00005990  \n#define GRCMBOX_SNDNIC_PROD_IDX_3\t0x00005998  \n#define GRCMBOX_SNDNIC_PROD_IDX_4\t0x000059a0  \n#define GRCMBOX_SNDNIC_PROD_IDX_5\t0x000059a8  \n#define GRCMBOX_SNDNIC_PROD_IDX_6\t0x000059b0  \n#define GRCMBOX_SNDNIC_PROD_IDX_7\t0x000059b8  \n#define GRCMBOX_SNDNIC_PROD_IDX_8\t0x000059c0  \n#define GRCMBOX_SNDNIC_PROD_IDX_9\t0x000059c8  \n#define GRCMBOX_SNDNIC_PROD_IDX_10\t0x000059d0  \n#define GRCMBOX_SNDNIC_PROD_IDX_11\t0x000059d8  \n#define GRCMBOX_SNDNIC_PROD_IDX_12\t0x000059e0  \n#define GRCMBOX_SNDNIC_PROD_IDX_13\t0x000059e8  \n#define GRCMBOX_SNDNIC_PROD_IDX_14\t0x000059f0  \n#define GRCMBOX_SNDNIC_PROD_IDX_15\t0x000059f8  \n#define GRCMBOX_HIGH_PRIO_EV_VECTOR\t0x00005a00\n#define GRCMBOX_HIGH_PRIO_EV_MASK\t0x00005a04\n#define GRCMBOX_LOW_PRIO_EV_VEC\t\t0x00005a08\n#define GRCMBOX_LOW_PRIO_EV_MASK\t0x00005a0c\n \n\n \n#define FTQ_RESET\t\t\t0x00005c00\n \n#define FTQ_DMA_NORM_READ_CTL\t\t0x00005c10\n#define FTQ_DMA_NORM_READ_FULL_CNT\t0x00005c14\n#define FTQ_DMA_NORM_READ_FIFO_ENQDEQ\t0x00005c18\n#define FTQ_DMA_NORM_READ_WRITE_PEEK\t0x00005c1c\n#define FTQ_DMA_HIGH_READ_CTL\t\t0x00005c20\n#define FTQ_DMA_HIGH_READ_FULL_CNT\t0x00005c24\n#define FTQ_DMA_HIGH_READ_FIFO_ENQDEQ\t0x00005c28\n#define FTQ_DMA_HIGH_READ_WRITE_PEEK\t0x00005c2c\n#define FTQ_DMA_COMP_DISC_CTL\t\t0x00005c30\n#define FTQ_DMA_COMP_DISC_FULL_CNT\t0x00005c34\n#define FTQ_DMA_COMP_DISC_FIFO_ENQDEQ\t0x00005c38\n#define FTQ_DMA_COMP_DISC_WRITE_PEEK\t0x00005c3c\n#define FTQ_SEND_BD_COMP_CTL\t\t0x00005c40\n#define FTQ_SEND_BD_COMP_FULL_CNT\t0x00005c44\n#define FTQ_SEND_BD_COMP_FIFO_ENQDEQ\t0x00005c48\n#define FTQ_SEND_BD_COMP_WRITE_PEEK\t0x00005c4c\n#define FTQ_SEND_DATA_INIT_CTL\t\t0x00005c50\n#define FTQ_SEND_DATA_INIT_FULL_CNT\t0x00005c54\n#define FTQ_SEND_DATA_INIT_FIFO_ENQDEQ\t0x00005c58\n#define FTQ_SEND_DATA_INIT_WRITE_PEEK\t0x00005c5c\n#define FTQ_DMA_NORM_WRITE_CTL\t\t0x00005c60\n#define FTQ_DMA_NORM_WRITE_FULL_CNT\t0x00005c64\n#define FTQ_DMA_NORM_WRITE_FIFO_ENQDEQ\t0x00005c68\n#define FTQ_DMA_NORM_WRITE_WRITE_PEEK\t0x00005c6c\n#define FTQ_DMA_HIGH_WRITE_CTL\t\t0x00005c70\n#define FTQ_DMA_HIGH_WRITE_FULL_CNT\t0x00005c74\n#define FTQ_DMA_HIGH_WRITE_FIFO_ENQDEQ\t0x00005c78\n#define FTQ_DMA_HIGH_WRITE_WRITE_PEEK\t0x00005c7c\n#define FTQ_SWTYPE1_CTL\t\t\t0x00005c80\n#define FTQ_SWTYPE1_FULL_CNT\t\t0x00005c84\n#define FTQ_SWTYPE1_FIFO_ENQDEQ\t\t0x00005c88\n#define FTQ_SWTYPE1_WRITE_PEEK\t\t0x00005c8c\n#define FTQ_SEND_DATA_COMP_CTL\t\t0x00005c90\n#define FTQ_SEND_DATA_COMP_FULL_CNT\t0x00005c94\n#define FTQ_SEND_DATA_COMP_FIFO_ENQDEQ\t0x00005c98\n#define FTQ_SEND_DATA_COMP_WRITE_PEEK\t0x00005c9c\n#define FTQ_HOST_COAL_CTL\t\t0x00005ca0\n#define FTQ_HOST_COAL_FULL_CNT\t\t0x00005ca4\n#define FTQ_HOST_COAL_FIFO_ENQDEQ\t0x00005ca8\n#define FTQ_HOST_COAL_WRITE_PEEK\t0x00005cac\n#define FTQ_MAC_TX_CTL\t\t\t0x00005cb0\n#define FTQ_MAC_TX_FULL_CNT\t\t0x00005cb4\n#define FTQ_MAC_TX_FIFO_ENQDEQ\t\t0x00005cb8\n#define FTQ_MAC_TX_WRITE_PEEK\t\t0x00005cbc\n#define FTQ_MB_FREE_CTL\t\t\t0x00005cc0\n#define FTQ_MB_FREE_FULL_CNT\t\t0x00005cc4\n#define FTQ_MB_FREE_FIFO_ENQDEQ\t\t0x00005cc8\n#define FTQ_MB_FREE_WRITE_PEEK\t\t0x00005ccc\n#define FTQ_RCVBD_COMP_CTL\t\t0x00005cd0\n#define FTQ_RCVBD_COMP_FULL_CNT\t\t0x00005cd4\n#define FTQ_RCVBD_COMP_FIFO_ENQDEQ\t0x00005cd8\n#define FTQ_RCVBD_COMP_WRITE_PEEK\t0x00005cdc\n#define FTQ_RCVLST_PLMT_CTL\t\t0x00005ce0\n#define FTQ_RCVLST_PLMT_FULL_CNT\t0x00005ce4\n#define FTQ_RCVLST_PLMT_FIFO_ENQDEQ\t0x00005ce8\n#define FTQ_RCVLST_PLMT_WRITE_PEEK\t0x00005cec\n#define FTQ_RCVDATA_INI_CTL\t\t0x00005cf0\n#define FTQ_RCVDATA_INI_FULL_CNT\t0x00005cf4\n#define FTQ_RCVDATA_INI_FIFO_ENQDEQ\t0x00005cf8\n#define FTQ_RCVDATA_INI_WRITE_PEEK\t0x00005cfc\n#define FTQ_RCVDATA_COMP_CTL\t\t0x00005d00\n#define FTQ_RCVDATA_COMP_FULL_CNT\t0x00005d04\n#define FTQ_RCVDATA_COMP_FIFO_ENQDEQ\t0x00005d08\n#define FTQ_RCVDATA_COMP_WRITE_PEEK\t0x00005d0c\n#define FTQ_SWTYPE2_CTL\t\t\t0x00005d10\n#define FTQ_SWTYPE2_FULL_CNT\t\t0x00005d14\n#define FTQ_SWTYPE2_FIFO_ENQDEQ\t\t0x00005d18\n#define FTQ_SWTYPE2_WRITE_PEEK\t\t0x00005d1c\n \n\n \n#define MSGINT_MODE\t\t\t0x00006000\n#define  MSGINT_MODE_RESET\t\t 0x00000001\n#define  MSGINT_MODE_ENABLE\t\t 0x00000002\n#define  MSGINT_MODE_ONE_SHOT_DISABLE\t 0x00000020\n#define  MSGINT_MODE_MULTIVEC_EN\t 0x00000080\n#define MSGINT_STATUS\t\t\t0x00006004\n#define  MSGINT_STATUS_MSI_REQ\t\t 0x00000001\n#define MSGINT_FIFO\t\t\t0x00006008\n \n\n \n#define DMAC_MODE\t\t\t0x00006400\n#define  DMAC_MODE_RESET\t\t 0x00000001\n#define  DMAC_MODE_ENABLE\t\t 0x00000002\n \n\n \n#define GRC_MODE\t\t\t0x00006800\n#define  GRC_MODE_UPD_ON_COAL\t\t0x00000001\n#define  GRC_MODE_BSWAP_NONFRM_DATA\t0x00000002\n#define  GRC_MODE_WSWAP_NONFRM_DATA\t0x00000004\n#define  GRC_MODE_BSWAP_DATA\t\t0x00000010\n#define  GRC_MODE_WSWAP_DATA\t\t0x00000020\n#define  GRC_MODE_BYTE_SWAP_B2HRX_DATA\t0x00000040\n#define  GRC_MODE_WORD_SWAP_B2HRX_DATA\t0x00000080\n#define  GRC_MODE_SPLITHDR\t\t0x00000100\n#define  GRC_MODE_NOFRM_CRACKING\t0x00000200\n#define  GRC_MODE_INCL_CRC\t\t0x00000400\n#define  GRC_MODE_ALLOW_BAD_FRMS\t0x00000800\n#define  GRC_MODE_NOIRQ_ON_SENDS\t0x00002000\n#define  GRC_MODE_NOIRQ_ON_RCV\t\t0x00004000\n#define  GRC_MODE_FORCE_PCI32BIT\t0x00008000\n#define  GRC_MODE_B2HRX_ENABLE\t\t0x00008000\n#define  GRC_MODE_HOST_STACKUP\t\t0x00010000\n#define  GRC_MODE_HOST_SENDBDS\t\t0x00020000\n#define  GRC_MODE_HTX2B_ENABLE\t\t0x00040000\n#define  GRC_MODE_TIME_SYNC_ENABLE\t0x00080000\n#define  GRC_MODE_NO_TX_PHDR_CSUM\t0x00100000\n#define  GRC_MODE_NVRAM_WR_ENABLE\t0x00200000\n#define  GRC_MODE_PCIE_TL_SEL\t\t0x00000000\n#define  GRC_MODE_PCIE_PL_SEL\t\t0x00400000\n#define  GRC_MODE_NO_RX_PHDR_CSUM\t0x00800000\n#define  GRC_MODE_IRQ_ON_TX_CPU_ATTN\t0x01000000\n#define  GRC_MODE_IRQ_ON_RX_CPU_ATTN\t0x02000000\n#define  GRC_MODE_IRQ_ON_MAC_ATTN\t0x04000000\n#define  GRC_MODE_IRQ_ON_DMA_ATTN\t0x08000000\n#define  GRC_MODE_IRQ_ON_FLOW_ATTN\t0x10000000\n#define  GRC_MODE_4X_NIC_SEND_RINGS\t0x20000000\n#define  GRC_MODE_PCIE_DL_SEL\t\t0x20000000\n#define  GRC_MODE_MCAST_FRM_ENABLE\t0x40000000\n#define  GRC_MODE_PCIE_HI_1K_EN\t\t0x80000000\n#define  GRC_MODE_PCIE_PORT_MASK\t(GRC_MODE_PCIE_TL_SEL | \\\n\t\t\t\t\t GRC_MODE_PCIE_PL_SEL | \\\n\t\t\t\t\t GRC_MODE_PCIE_DL_SEL | \\\n\t\t\t\t\t GRC_MODE_PCIE_HI_1K_EN)\n#define GRC_MISC_CFG\t\t\t0x00006804\n#define  GRC_MISC_CFG_CORECLK_RESET\t0x00000001\n#define  GRC_MISC_CFG_PRESCALAR_MASK\t0x000000fe\n#define  GRC_MISC_CFG_PRESCALAR_SHIFT\t1\n#define  GRC_MISC_CFG_BOARD_ID_MASK\t0x0001e000\n#define  GRC_MISC_CFG_BOARD_ID_5700\t0x0001e000\n#define  GRC_MISC_CFG_BOARD_ID_5701\t0x00000000\n#define  GRC_MISC_CFG_BOARD_ID_5702FE\t0x00004000\n#define  GRC_MISC_CFG_BOARD_ID_5703\t0x00000000\n#define  GRC_MISC_CFG_BOARD_ID_5703S\t0x00002000\n#define  GRC_MISC_CFG_BOARD_ID_5704\t0x00000000\n#define  GRC_MISC_CFG_BOARD_ID_5704CIOBE 0x00004000\n#define  GRC_MISC_CFG_BOARD_ID_5704_A2\t0x00008000\n#define  GRC_MISC_CFG_BOARD_ID_5788\t0x00010000\n#define  GRC_MISC_CFG_BOARD_ID_5788M\t0x00018000\n#define  GRC_MISC_CFG_BOARD_ID_AC91002A1 0x00018000\n#define  GRC_MISC_CFG_EPHY_IDDQ\t\t0x00200000\n#define  GRC_MISC_CFG_KEEP_GPHY_POWER\t0x04000000\n#define GRC_LOCAL_CTRL\t\t\t0x00006808\n#define  GRC_LCLCTRL_INT_ACTIVE\t\t0x00000001\n#define  GRC_LCLCTRL_CLEARINT\t\t0x00000002\n#define  GRC_LCLCTRL_SETINT\t\t0x00000004\n#define  GRC_LCLCTRL_INT_ON_ATTN\t0x00000008\n#define  GRC_LCLCTRL_GPIO_UART_SEL\t0x00000010\t \n#define  GRC_LCLCTRL_USE_SIG_DETECT\t0x00000010\t \n#define  GRC_LCLCTRL_USE_EXT_SIG_DETECT\t0x00000020\t \n#define  GRC_LCLCTRL_GPIO_INPUT3\t0x00000020\n#define  GRC_LCLCTRL_GPIO_OE3\t\t0x00000040\n#define  GRC_LCLCTRL_GPIO_OUTPUT3\t0x00000080\n#define  GRC_LCLCTRL_GPIO_INPUT0\t0x00000100\n#define  GRC_LCLCTRL_GPIO_INPUT1\t0x00000200\n#define  GRC_LCLCTRL_GPIO_INPUT2\t0x00000400\n#define  GRC_LCLCTRL_GPIO_OE0\t\t0x00000800\n#define  GRC_LCLCTRL_GPIO_OE1\t\t0x00001000\n#define  GRC_LCLCTRL_GPIO_OE2\t\t0x00002000\n#define  GRC_LCLCTRL_GPIO_OUTPUT0\t0x00004000\n#define  GRC_LCLCTRL_GPIO_OUTPUT1\t0x00008000\n#define  GRC_LCLCTRL_GPIO_OUTPUT2\t0x00010000\n#define  GRC_LCLCTRL_EXTMEM_ENABLE\t0x00020000\n#define  GRC_LCLCTRL_MEMSZ_MASK\t\t0x001c0000\n#define  GRC_LCLCTRL_MEMSZ_256K\t\t0x00000000\n#define  GRC_LCLCTRL_MEMSZ_512K\t\t0x00040000\n#define  GRC_LCLCTRL_MEMSZ_1M\t\t0x00080000\n#define  GRC_LCLCTRL_MEMSZ_2M\t\t0x000c0000\n#define  GRC_LCLCTRL_MEMSZ_4M\t\t0x00100000\n#define  GRC_LCLCTRL_MEMSZ_8M\t\t0x00140000\n#define  GRC_LCLCTRL_MEMSZ_16M\t\t0x00180000\n#define  GRC_LCLCTRL_BANK_SELECT\t0x00200000\n#define  GRC_LCLCTRL_SSRAM_TYPE\t\t0x00400000\n#define  GRC_LCLCTRL_AUTO_SEEPROM\t0x01000000\n#define GRC_TIMER\t\t\t0x0000680c\n#define GRC_RX_CPU_EVENT\t\t0x00006810\n#define  GRC_RX_CPU_DRIVER_EVENT\t0x00004000\n#define GRC_RX_TIMER_REF\t\t0x00006814\n#define GRC_RX_CPU_SEM\t\t\t0x00006818\n#define GRC_REMOTE_RX_CPU_ATTN\t\t0x0000681c\n#define GRC_TX_CPU_EVENT\t\t0x00006820\n#define GRC_TX_TIMER_REF\t\t0x00006824\n#define GRC_TX_CPU_SEM\t\t\t0x00006828\n#define GRC_REMOTE_TX_CPU_ATTN\t\t0x0000682c\n#define GRC_MEM_POWER_UP\t\t0x00006830  \n#define GRC_EEPROM_ADDR\t\t\t0x00006838\n#define  EEPROM_ADDR_WRITE\t\t0x00000000\n#define  EEPROM_ADDR_READ\t\t0x80000000\n#define  EEPROM_ADDR_COMPLETE\t\t0x40000000\n#define  EEPROM_ADDR_FSM_RESET\t\t0x20000000\n#define  EEPROM_ADDR_DEVID_MASK\t\t0x1c000000\n#define  EEPROM_ADDR_DEVID_SHIFT\t26\n#define  EEPROM_ADDR_START\t\t0x02000000\n#define  EEPROM_ADDR_CLKPERD_SHIFT\t16\n#define  EEPROM_ADDR_ADDR_MASK\t\t0x0000ffff\n#define  EEPROM_ADDR_ADDR_SHIFT\t\t0\n#define  EEPROM_DEFAULT_CLOCK_PERIOD\t0x60\n#define  EEPROM_CHIP_SIZE\t\t(64 * 1024)\n#define GRC_EEPROM_DATA\t\t\t0x0000683c\n#define GRC_EEPROM_CTRL\t\t\t0x00006840\n#define GRC_MDI_CTRL\t\t\t0x00006844\n#define GRC_SEEPROM_DELAY\t\t0x00006848\n \n#define GRC_VCPU_EXT_CTRL\t\t0x00006890\n#define GRC_VCPU_EXT_CTRL_HALT_CPU\t 0x00400000\n#define GRC_VCPU_EXT_CTRL_DISABLE_WOL\t 0x20000000\n#define GRC_FASTBOOT_PC\t\t\t0x00006894\t \n\n#define TG3_EAV_REF_CLCK_LSB\t\t0x00006900\n#define TG3_EAV_REF_CLCK_MSB\t\t0x00006904\n#define TG3_EAV_REF_CLCK_CTL\t\t0x00006908\n#define  TG3_EAV_REF_CLCK_CTL_STOP\t 0x00000002\n#define  TG3_EAV_REF_CLCK_CTL_RESUME\t 0x00000004\n#define  TG3_EAV_CTL_TSYNC_GPIO_MASK\t (0x3 << 16)\n#define  TG3_EAV_CTL_TSYNC_WDOG0\t (1 << 17)\n\n#define TG3_EAV_WATCHDOG0_LSB\t\t0x00006918\n#define TG3_EAV_WATCHDOG0_MSB\t\t0x0000691c\n#define  TG3_EAV_WATCHDOG0_EN\t\t (1 << 31)\n#define  TG3_EAV_WATCHDOG_MSB_MASK\t0x7fffffff\n\n#define TG3_EAV_REF_CLK_CORRECT_CTL\t0x00006928\n#define  TG3_EAV_REF_CLK_CORRECT_EN\t (1 << 31)\n#define  TG3_EAV_REF_CLK_CORRECT_NEG\t (1 << 30)\n\n#define TG3_EAV_REF_CLK_CORRECT_MASK\t0xffffff\n\n \n\n \n#define NVRAM_CMD\t\t\t0x00007000\n#define  NVRAM_CMD_RESET\t\t 0x00000001\n#define  NVRAM_CMD_DONE\t\t\t 0x00000008\n#define  NVRAM_CMD_GO\t\t\t 0x00000010\n#define  NVRAM_CMD_WR\t\t\t 0x00000020\n#define  NVRAM_CMD_RD\t\t\t 0x00000000\n#define  NVRAM_CMD_ERASE\t\t 0x00000040\n#define  NVRAM_CMD_FIRST\t\t 0x00000080\n#define  NVRAM_CMD_LAST\t\t\t 0x00000100\n#define  NVRAM_CMD_WREN\t\t\t 0x00010000\n#define  NVRAM_CMD_WRDI\t\t\t 0x00020000\n#define NVRAM_STAT\t\t\t0x00007004\n#define NVRAM_WRDATA\t\t\t0x00007008\n#define NVRAM_ADDR\t\t\t0x0000700c\n#define  NVRAM_ADDR_MSK\t\t\t0x07ffffff\n#define NVRAM_RDDATA\t\t\t0x00007010\n#define NVRAM_CFG1\t\t\t0x00007014\n#define  NVRAM_CFG1_FLASHIF_ENAB\t 0x00000001\n#define  NVRAM_CFG1_BUFFERED_MODE\t 0x00000002\n#define  NVRAM_CFG1_PASS_THRU\t\t 0x00000004\n#define  NVRAM_CFG1_STATUS_BITS\t\t 0x00000070\n#define  NVRAM_CFG1_BIT_BANG\t\t 0x00000008\n#define  NVRAM_CFG1_FLASH_SIZE\t\t 0x02000000\n#define  NVRAM_CFG1_COMPAT_BYPASS\t 0x80000000\n#define  NVRAM_CFG1_VENDOR_MASK\t\t 0x03000003\n#define  FLASH_VENDOR_ATMEL_EEPROM\t 0x02000000\n#define  FLASH_VENDOR_ATMEL_FLASH_BUFFERED\t 0x02000003\n#define  FLASH_VENDOR_ATMEL_FLASH_UNBUFFERED\t 0x00000003\n#define  FLASH_VENDOR_ST\t\t\t 0x03000001\n#define  FLASH_VENDOR_SAIFUN\t\t 0x01000003\n#define  FLASH_VENDOR_SST_SMALL\t\t 0x00000001\n#define  FLASH_VENDOR_SST_LARGE\t\t 0x02000001\n#define  NVRAM_CFG1_5752VENDOR_MASK\t 0x03c00003\n#define  NVRAM_CFG1_5762VENDOR_MASK\t 0x03e00003\n#define  FLASH_5752VENDOR_ATMEL_EEPROM_64KHZ\t 0x00000000\n#define  FLASH_5752VENDOR_ATMEL_EEPROM_376KHZ\t 0x02000000\n#define  FLASH_5752VENDOR_ATMEL_FLASH_BUFFERED\t 0x02000003\n#define  FLASH_5752VENDOR_ST_M45PE10\t 0x02400000\n#define  FLASH_5752VENDOR_ST_M45PE20\t 0x02400002\n#define  FLASH_5752VENDOR_ST_M45PE40\t 0x02400001\n#define  FLASH_5755VENDOR_ATMEL_FLASH_1\t 0x03400001\n#define  FLASH_5755VENDOR_ATMEL_FLASH_2\t 0x03400002\n#define  FLASH_5755VENDOR_ATMEL_FLASH_3\t 0x03400000\n#define  FLASH_5755VENDOR_ATMEL_FLASH_4\t 0x00000003\n#define  FLASH_5755VENDOR_ATMEL_FLASH_5\t 0x02000003\n#define  FLASH_5755VENDOR_ATMEL_EEPROM_64KHZ\t 0x03c00003\n#define  FLASH_5755VENDOR_ATMEL_EEPROM_376KHZ\t 0x03c00002\n#define  FLASH_5787VENDOR_ATMEL_EEPROM_64KHZ\t 0x03000003\n#define  FLASH_5787VENDOR_ATMEL_EEPROM_376KHZ\t 0x03000002\n#define  FLASH_5787VENDOR_MICRO_EEPROM_64KHZ\t 0x03000000\n#define  FLASH_5787VENDOR_MICRO_EEPROM_376KHZ\t 0x02000000\n#define  FLASH_5761VENDOR_ATMEL_MDB021D\t 0x00800003\n#define  FLASH_5761VENDOR_ATMEL_MDB041D\t 0x00800000\n#define  FLASH_5761VENDOR_ATMEL_MDB081D\t 0x00800002\n#define  FLASH_5761VENDOR_ATMEL_MDB161D\t 0x00800001\n#define  FLASH_5761VENDOR_ATMEL_ADB021D\t 0x00000003\n#define  FLASH_5761VENDOR_ATMEL_ADB041D\t 0x00000000\n#define  FLASH_5761VENDOR_ATMEL_ADB081D\t 0x00000002\n#define  FLASH_5761VENDOR_ATMEL_ADB161D\t 0x00000001\n#define  FLASH_5761VENDOR_ST_M_M45PE20\t 0x02800001\n#define  FLASH_5761VENDOR_ST_M_M45PE40\t 0x02800000\n#define  FLASH_5761VENDOR_ST_M_M45PE80\t 0x02800002\n#define  FLASH_5761VENDOR_ST_M_M45PE16\t 0x02800003\n#define  FLASH_5761VENDOR_ST_A_M45PE20\t 0x02000001\n#define  FLASH_5761VENDOR_ST_A_M45PE40\t 0x02000000\n#define  FLASH_5761VENDOR_ST_A_M45PE80\t 0x02000002\n#define  FLASH_5761VENDOR_ST_A_M45PE16\t 0x02000003\n#define  FLASH_57780VENDOR_ATMEL_AT45DB011D 0x00400000\n#define  FLASH_57780VENDOR_ATMEL_AT45DB011B 0x03400000\n#define  FLASH_57780VENDOR_ATMEL_AT45DB021D 0x00400002\n#define  FLASH_57780VENDOR_ATMEL_AT45DB021B 0x03400002\n#define  FLASH_57780VENDOR_ATMEL_AT45DB041D 0x00400001\n#define  FLASH_57780VENDOR_ATMEL_AT45DB041B 0x03400001\n#define  FLASH_5717VENDOR_ATMEL_EEPROM\t 0x02000001\n#define  FLASH_5717VENDOR_MICRO_EEPROM\t 0x02000003\n#define  FLASH_5717VENDOR_ATMEL_MDB011D\t 0x01000001\n#define  FLASH_5717VENDOR_ATMEL_MDB021D\t 0x01000003\n#define  FLASH_5717VENDOR_ST_M_M25PE10\t 0x02000000\n#define  FLASH_5717VENDOR_ST_M_M25PE20\t 0x02000002\n#define  FLASH_5717VENDOR_ST_M_M45PE10\t 0x00000001\n#define  FLASH_5717VENDOR_ST_M_M45PE20\t 0x00000003\n#define  FLASH_5717VENDOR_ATMEL_ADB011B\t 0x01400000\n#define  FLASH_5717VENDOR_ATMEL_ADB021B\t 0x01400002\n#define  FLASH_5717VENDOR_ATMEL_ADB011D\t 0x01400001\n#define  FLASH_5717VENDOR_ATMEL_ADB021D\t 0x01400003\n#define  FLASH_5717VENDOR_ST_A_M25PE10\t 0x02400000\n#define  FLASH_5717VENDOR_ST_A_M25PE20\t 0x02400002\n#define  FLASH_5717VENDOR_ST_A_M45PE10\t 0x02400001\n#define  FLASH_5717VENDOR_ST_A_M45PE20\t 0x02400003\n#define  FLASH_5717VENDOR_ATMEL_45USPT\t 0x03400000\n#define  FLASH_5717VENDOR_ST_25USPT\t 0x03400002\n#define  FLASH_5717VENDOR_ST_45USPT\t 0x03400001\n#define  FLASH_5720_EEPROM_HD\t\t 0x00000001\n#define  FLASH_5720_EEPROM_LD\t\t 0x00000003\n#define  FLASH_5762_EEPROM_HD\t\t 0x02000001\n#define  FLASH_5762_EEPROM_LD\t\t 0x02000003\n#define  FLASH_5762_MX25L_100           0x00800000\n#define  FLASH_5762_MX25L_200           0x00800002\n#define  FLASH_5762_MX25L_400           0x00800001\n#define  FLASH_5762_MX25L_800           0x00800003\n#define  FLASH_5762_MX25L_160_320       0x03800002\n#define  FLASH_5720VENDOR_M_ATMEL_DB011D 0x01000000\n#define  FLASH_5720VENDOR_M_ATMEL_DB021D 0x01000002\n#define  FLASH_5720VENDOR_M_ATMEL_DB041D 0x01000001\n#define  FLASH_5720VENDOR_M_ATMEL_DB081D 0x01000003\n#define  FLASH_5720VENDOR_M_ST_M25PE10\t 0x02000000\n#define  FLASH_5720VENDOR_M_ST_M25PE20\t 0x02000002\n#define  FLASH_5720VENDOR_M_ST_M25PE40\t 0x02000001\n#define  FLASH_5720VENDOR_M_ST_M25PE80\t 0x02000003\n#define  FLASH_5720VENDOR_M_ST_M45PE10\t 0x03000000\n#define  FLASH_5720VENDOR_M_ST_M45PE20\t 0x03000002\n#define  FLASH_5720VENDOR_M_ST_M45PE40\t 0x03000001\n#define  FLASH_5720VENDOR_M_ST_M45PE80\t 0x03000003\n#define  FLASH_5720VENDOR_A_ATMEL_DB011B 0x01800000\n#define  FLASH_5720VENDOR_A_ATMEL_DB021B 0x01800002\n#define  FLASH_5720VENDOR_A_ATMEL_DB041B 0x01800001\n#define  FLASH_5720VENDOR_A_ATMEL_DB011D 0x01c00000\n#define  FLASH_5720VENDOR_A_ATMEL_DB021D 0x01c00002\n#define  FLASH_5720VENDOR_A_ATMEL_DB041D 0x01c00001\n#define  FLASH_5720VENDOR_A_ATMEL_DB081D 0x01c00003\n#define  FLASH_5720VENDOR_A_ST_M25PE10\t 0x02800000\n#define  FLASH_5720VENDOR_A_ST_M25PE20\t 0x02800002\n#define  FLASH_5720VENDOR_A_ST_M25PE40\t 0x02800001\n#define  FLASH_5720VENDOR_A_ST_M25PE80\t 0x02800003\n#define  FLASH_5720VENDOR_A_ST_M45PE10\t 0x02c00000\n#define  FLASH_5720VENDOR_A_ST_M45PE20\t 0x02c00002\n#define  FLASH_5720VENDOR_A_ST_M45PE40\t 0x02c00001\n#define  FLASH_5720VENDOR_A_ST_M45PE80\t 0x02c00003\n#define  FLASH_5720VENDOR_ATMEL_45USPT\t 0x03c00000\n#define  FLASH_5720VENDOR_ST_25USPT\t 0x03c00002\n#define  FLASH_5720VENDOR_ST_45USPT\t 0x03c00001\n#define  NVRAM_CFG1_5752PAGE_SIZE_MASK\t 0x70000000\n#define  FLASH_5752PAGE_SIZE_256\t 0x00000000\n#define  FLASH_5752PAGE_SIZE_512\t 0x10000000\n#define  FLASH_5752PAGE_SIZE_1K\t\t 0x20000000\n#define  FLASH_5752PAGE_SIZE_2K\t\t 0x30000000\n#define  FLASH_5752PAGE_SIZE_4K\t\t 0x40000000\n#define  FLASH_5752PAGE_SIZE_264\t 0x50000000\n#define  FLASH_5752PAGE_SIZE_528\t 0x60000000\n#define NVRAM_CFG2\t\t\t0x00007018\n#define NVRAM_CFG3\t\t\t0x0000701c\n#define NVRAM_SWARB\t\t\t0x00007020\n#define  SWARB_REQ_SET0\t\t\t 0x00000001\n#define  SWARB_REQ_SET1\t\t\t 0x00000002\n#define  SWARB_REQ_SET2\t\t\t 0x00000004\n#define  SWARB_REQ_SET3\t\t\t 0x00000008\n#define  SWARB_REQ_CLR0\t\t\t 0x00000010\n#define  SWARB_REQ_CLR1\t\t\t 0x00000020\n#define  SWARB_REQ_CLR2\t\t\t 0x00000040\n#define  SWARB_REQ_CLR3\t\t\t 0x00000080\n#define  SWARB_GNT0\t\t\t 0x00000100\n#define  SWARB_GNT1\t\t\t 0x00000200\n#define  SWARB_GNT2\t\t\t 0x00000400\n#define  SWARB_GNT3\t\t\t 0x00000800\n#define  SWARB_REQ0\t\t\t 0x00001000\n#define  SWARB_REQ1\t\t\t 0x00002000\n#define  SWARB_REQ2\t\t\t 0x00004000\n#define  SWARB_REQ3\t\t\t 0x00008000\n#define NVRAM_ACCESS\t\t\t0x00007024\n#define  ACCESS_ENABLE\t\t\t 0x00000001\n#define  ACCESS_WR_ENABLE\t\t 0x00000002\n#define NVRAM_WRITE1\t\t\t0x00007028\n \n\n#define NVRAM_ADDR_LOCKOUT\t\t0x00007030\n#define NVRAM_AUTOSENSE_STATUS         0x00007038\n#define AUTOSENSE_DEVID                        0x00000010\n#define AUTOSENSE_DEVID_MASK           0x00000007\n#define AUTOSENSE_SIZE_IN_MB           17\n \n\n#define OTP_MODE\t\t\t0x00007500\n#define OTP_MODE_OTP_THRU_GRC\t\t 0x00000001\n#define OTP_CTRL\t\t\t0x00007504\n#define OTP_CTRL_OTP_PROG_ENABLE\t 0x00200000\n#define OTP_CTRL_OTP_CMD_READ\t\t 0x00000000\n#define OTP_CTRL_OTP_CMD_INIT\t\t 0x00000008\n#define OTP_CTRL_OTP_CMD_START\t\t 0x00000001\n#define OTP_STATUS\t\t\t0x00007508\n#define OTP_STATUS_CMD_DONE\t\t 0x00000001\n#define OTP_ADDRESS\t\t\t0x0000750c\n#define OTP_ADDRESS_MAGIC1\t\t 0x000000a0\n#define OTP_ADDRESS_MAGIC2\t\t 0x00000080\n \n\n#define OTP_READ_DATA\t\t\t0x00007514\n \n\n#define PCIE_TRANSACTION_CFG\t\t0x00007c04\n#define PCIE_TRANS_CFG_1SHOT_MSI\t 0x20000000\n#define PCIE_TRANS_CFG_LOM\t\t 0x00000020\n \n\n#define PCIE_PWR_MGMT_THRESH\t\t0x00007d28\n#define PCIE_PWR_MGMT_L1_THRESH_MSK\t 0x0000ff00\n#define PCIE_PWR_MGMT_L1_THRESH_4MS\t 0x0000ff00\n#define PCIE_PWR_MGMT_EXT_ASPM_TMR_EN\t 0x01000000\n \n\n#define TG3_PCIE_LNKCTL\t\t\t0x00007d54\n#define  TG3_PCIE_LNKCTL_L1_PLL_PD_EN\t 0x00000008\n#define  TG3_PCIE_LNKCTL_L1_PLL_PD_DIS\t 0x00000080\n \n\n#define TG3_PCIE_PHY_TSTCTL\t\t0x00007e2c\n#define  TG3_PCIE_PHY_TSTCTL_PCIE10\t 0x00000040\n#define  TG3_PCIE_PHY_TSTCTL_PSCRAM\t 0x00000020\n\n#define TG3_PCIE_EIDLE_DELAY\t\t0x00007e70\n#define  TG3_PCIE_EIDLE_DELAY_MASK\t 0x0000001f\n#define  TG3_PCIE_EIDLE_DELAY_13_CLKS\t 0x0000000c\n \n\n\n \n#define TG3_PCIE_TLDLPL_PORT\t\t0x00007c00\n#define TG3_PCIE_DL_LO_FTSMAX\t\t0x0000000c\n#define TG3_PCIE_DL_LO_FTSMAX_MSK\t0x000000ff\n#define TG3_PCIE_DL_LO_FTSMAX_VAL\t0x0000002c\n#define TG3_PCIE_PL_LO_PHYCTL1\t\t 0x00000004\n#define TG3_PCIE_PL_LO_PHYCTL1_L1PLLPD_EN\t  0x00001000\n#define TG3_PCIE_PL_LO_PHYCTL5\t\t 0x00000014\n#define TG3_PCIE_PL_LO_PHYCTL5_DIS_L2CLKREQ\t  0x80000000\n\n#define TG3_REG_BLK_SIZE\t\t0x00008000\n\n \n#define TG3_OTP_AGCTGT_MASK\t\t0x000000e0\n#define TG3_OTP_AGCTGT_SHIFT\t\t1\n#define TG3_OTP_HPFFLTR_MASK\t\t0x00000300\n#define TG3_OTP_HPFFLTR_SHIFT\t\t1\n#define TG3_OTP_HPFOVER_MASK\t\t0x00000400\n#define TG3_OTP_HPFOVER_SHIFT\t\t1\n#define TG3_OTP_LPFDIS_MASK\t\t0x00000800\n#define TG3_OTP_LPFDIS_SHIFT\t\t11\n#define TG3_OTP_VDAC_MASK\t\t0xff000000\n#define TG3_OTP_VDAC_SHIFT\t\t24\n#define TG3_OTP_10BTAMP_MASK\t\t0x0000f000\n#define TG3_OTP_10BTAMP_SHIFT\t\t8\n#define TG3_OTP_ROFF_MASK\t\t0x00e00000\n#define TG3_OTP_ROFF_SHIFT\t\t11\n#define TG3_OTP_RCOFF_MASK\t\t0x001c0000\n#define TG3_OTP_RCOFF_SHIFT\t\t16\n\n#define TG3_OTP_DEFAULT\t\t\t0x286c1640\n\n\n \n#define TG3_NVM_VPD_OFF\t\t\t0x100\n#define TG3_NVM_VPD_LEN\t\t\t256\n\n \n#define TG3_NVM_HWSB_CFG1\t\t0x00000004\n#define  TG3_NVM_HWSB_CFG1_MAJMSK\t0xf8000000\n#define  TG3_NVM_HWSB_CFG1_MAJSFT\t27\n#define  TG3_NVM_HWSB_CFG1_MINMSK\t0x07c00000\n#define  TG3_NVM_HWSB_CFG1_MINSFT\t22\n\n#define TG3_EEPROM_MAGIC\t\t0x669955aa\n#define TG3_EEPROM_MAGIC_FW\t\t0xa5000000\n#define TG3_EEPROM_MAGIC_FW_MSK\t\t0xff000000\n#define TG3_EEPROM_SB_FORMAT_MASK\t0x00e00000\n#define TG3_EEPROM_SB_FORMAT_1\t\t0x00200000\n#define TG3_EEPROM_SB_REVISION_MASK\t0x001f0000\n#define TG3_EEPROM_SB_REVISION_0\t0x00000000\n#define TG3_EEPROM_SB_REVISION_2\t0x00020000\n#define TG3_EEPROM_SB_REVISION_3\t0x00030000\n#define TG3_EEPROM_SB_REVISION_4\t0x00040000\n#define TG3_EEPROM_SB_REVISION_5\t0x00050000\n#define TG3_EEPROM_SB_REVISION_6\t0x00060000\n#define TG3_EEPROM_MAGIC_HW\t\t0xabcd\n#define TG3_EEPROM_MAGIC_HW_MSK\t\t0xffff\n\n#define TG3_NVM_DIR_START\t\t0x18\n#define TG3_NVM_DIR_END\t\t\t0x78\n#define TG3_NVM_DIRENT_SIZE\t\t0xc\n#define TG3_NVM_DIRTYPE_SHIFT\t\t24\n#define TG3_NVM_DIRTYPE_LENMSK\t\t0x003fffff\n#define TG3_NVM_DIRTYPE_ASFINI\t\t1\n#define TG3_NVM_DIRTYPE_EXTVPD\t\t20\n#define TG3_NVM_PTREV_BCVER\t\t0x94\n#define TG3_NVM_BCVER_MAJMSK\t\t0x0000ff00\n#define TG3_NVM_BCVER_MAJSFT\t\t8\n#define TG3_NVM_BCVER_MINMSK\t\t0x000000ff\n\n#define TG3_EEPROM_SB_F1R0_EDH_OFF\t0x10\n#define TG3_EEPROM_SB_F1R2_EDH_OFF\t0x14\n#define TG3_EEPROM_SB_F1R2_MBA_OFF\t0x10\n#define TG3_EEPROM_SB_F1R3_EDH_OFF\t0x18\n#define TG3_EEPROM_SB_F1R4_EDH_OFF\t0x1c\n#define TG3_EEPROM_SB_F1R5_EDH_OFF\t0x20\n#define TG3_EEPROM_SB_F1R6_EDH_OFF\t0x4c\n#define TG3_EEPROM_SB_EDH_MAJ_MASK\t0x00000700\n#define TG3_EEPROM_SB_EDH_MAJ_SHFT\t8\n#define TG3_EEPROM_SB_EDH_MIN_MASK\t0x000000ff\n#define TG3_EEPROM_SB_EDH_BLD_MASK\t0x0000f800\n#define TG3_EEPROM_SB_EDH_BLD_SHFT\t11\n\n\n \n#define NIC_SRAM_WIN_BASE\t\t0x00008000\n\n \n#define NIC_SRAM_PAGE_ZERO\t\t0x00000000\n#define NIC_SRAM_SEND_RCB\t\t0x00000100  \n#define NIC_SRAM_RCV_RET_RCB\t\t0x00000200  \n#define NIC_SRAM_STATS_BLK\t\t0x00000300\n#define NIC_SRAM_STATUS_BLK\t\t0x00000b00\n\n#define NIC_SRAM_FIRMWARE_MBOX\t\t0x00000b50\n#define  NIC_SRAM_FIRMWARE_MBOX_MAGIC1\t 0x4B657654\n#define  NIC_SRAM_FIRMWARE_MBOX_MAGIC2\t 0x4861764b  \n\n#define NIC_SRAM_DATA_SIG\t\t0x00000b54\n#define  NIC_SRAM_DATA_SIG_MAGIC\t 0x4b657654  \n\n#define NIC_SRAM_DATA_CFG\t\t\t0x00000b58\n#define  NIC_SRAM_DATA_CFG_LED_MODE_MASK\t 0x0000000c\n#define  NIC_SRAM_DATA_CFG_LED_MODE_MAC\t\t 0x00000000\n#define  NIC_SRAM_DATA_CFG_LED_MODE_PHY_1\t 0x00000004\n#define  NIC_SRAM_DATA_CFG_LED_MODE_PHY_2\t 0x00000008\n#define  NIC_SRAM_DATA_CFG_PHY_TYPE_MASK\t 0x00000030\n#define  NIC_SRAM_DATA_CFG_PHY_TYPE_UNKNOWN\t 0x00000000\n#define  NIC_SRAM_DATA_CFG_PHY_TYPE_COPPER\t 0x00000010\n#define  NIC_SRAM_DATA_CFG_PHY_TYPE_FIBER\t 0x00000020\n#define  NIC_SRAM_DATA_CFG_WOL_ENABLE\t\t 0x00000040\n#define  NIC_SRAM_DATA_CFG_ASF_ENABLE\t\t 0x00000080\n#define  NIC_SRAM_DATA_CFG_EEPROM_WP\t\t 0x00000100\n#define  NIC_SRAM_DATA_CFG_MINI_PCI\t\t 0x00001000\n#define  NIC_SRAM_DATA_CFG_FIBER_WOL\t\t 0x00004000\n#define  NIC_SRAM_DATA_CFG_NO_GPIO2\t\t 0x00100000\n#define  NIC_SRAM_DATA_CFG_APE_ENABLE\t\t 0x00200000\n\n#define NIC_SRAM_DATA_VER\t\t\t0x00000b5c\n#define  NIC_SRAM_DATA_VER_SHIFT\t\t 16\n\n#define NIC_SRAM_DATA_PHY_ID\t\t0x00000b74\n#define  NIC_SRAM_DATA_PHY_ID1_MASK\t 0xffff0000\n#define  NIC_SRAM_DATA_PHY_ID2_MASK\t 0x0000ffff\n\n#define NIC_SRAM_FW_CMD_MBOX\t\t0x00000b78\n#define  FWCMD_NICDRV_ALIVE\t\t 0x00000001\n#define  FWCMD_NICDRV_PAUSE_FW\t\t 0x00000002\n#define  FWCMD_NICDRV_IPV4ADDR_CHG\t 0x00000003\n#define  FWCMD_NICDRV_IPV6ADDR_CHG\t 0x00000004\n#define  FWCMD_NICDRV_FIX_DMAR\t\t 0x00000005\n#define  FWCMD_NICDRV_FIX_DMAW\t\t 0x00000006\n#define  FWCMD_NICDRV_LINK_UPDATE\t 0x0000000c\n#define  FWCMD_NICDRV_ALIVE2\t\t 0x0000000d\n#define  FWCMD_NICDRV_ALIVE3\t\t 0x0000000e\n#define NIC_SRAM_FW_CMD_LEN_MBOX\t0x00000b7c\n#define NIC_SRAM_FW_CMD_DATA_MBOX\t0x00000b80\n#define NIC_SRAM_FW_ASF_STATUS_MBOX\t0x00000c00\n#define NIC_SRAM_FW_DRV_STATE_MBOX\t0x00000c04\n#define  DRV_STATE_START\t\t 0x00000001\n#define  DRV_STATE_START_DONE\t\t 0x80000001\n#define  DRV_STATE_UNLOAD\t\t 0x00000002\n#define  DRV_STATE_UNLOAD_DONE\t\t 0x80000002\n#define  DRV_STATE_WOL\t\t\t 0x00000003\n#define  DRV_STATE_SUSPEND\t\t 0x00000004\n\n#define NIC_SRAM_FW_RESET_TYPE_MBOX\t0x00000c08\n\n#define NIC_SRAM_MAC_ADDR_HIGH_MBOX\t0x00000c14\n#define NIC_SRAM_MAC_ADDR_LOW_MBOX\t0x00000c18\n\n#define NIC_SRAM_WOL_MBOX\t\t0x00000d30\n#define  WOL_SIGNATURE\t\t\t 0x474c0000\n#define  WOL_DRV_STATE_SHUTDOWN\t\t 0x00000001\n#define  WOL_DRV_WOL\t\t\t 0x00000002\n#define  WOL_SET_MAGIC_PKT\t\t 0x00000004\n\n#define NIC_SRAM_DATA_CFG_2\t\t0x00000d38\n\n#define  NIC_SRAM_DATA_CFG_2_APD_EN\t 0x00004000\n#define  SHASTA_EXT_LED_MODE_MASK\t 0x00018000\n#define  SHASTA_EXT_LED_LEGACY\t\t 0x00000000\n#define  SHASTA_EXT_LED_SHARED\t\t 0x00008000\n#define  SHASTA_EXT_LED_MAC\t\t 0x00010000\n#define  SHASTA_EXT_LED_COMBO\t\t 0x00018000\n\n#define NIC_SRAM_DATA_CFG_3\t\t0x00000d3c\n#define  NIC_SRAM_ASPM_DEBOUNCE\t\t 0x00000002\n#define  NIC_SRAM_LNK_FLAP_AVOID\t 0x00400000\n#define  NIC_SRAM_1G_ON_VAUX_OK\t\t 0x00800000\n\n#define NIC_SRAM_DATA_CFG_4\t\t0x00000d60\n#define  NIC_SRAM_GMII_MODE\t\t 0x00000002\n#define  NIC_SRAM_RGMII_INBAND_DISABLE\t 0x00000004\n#define  NIC_SRAM_RGMII_EXT_IBND_RX_EN\t 0x00000008\n#define  NIC_SRAM_RGMII_EXT_IBND_TX_EN\t 0x00000010\n\n#define NIC_SRAM_CPMU_STATUS\t\t0x00000e00\n#define  NIC_SRAM_CPMUSTAT_SIG\t\t0x0000362c\n#define  NIC_SRAM_CPMUSTAT_SIG_MSK\t0x0000ffff\n\n#define NIC_SRAM_DATA_CFG_5\t\t0x00000e0c\n#define  NIC_SRAM_DISABLE_1G_HALF_ADV\t0x00000002\n\n#define NIC_SRAM_RX_MINI_BUFFER_DESC\t0x00001000\n\n#define NIC_SRAM_DMA_DESC_POOL_BASE\t0x00002000\n#define  NIC_SRAM_DMA_DESC_POOL_SIZE\t 0x00002000\n#define NIC_SRAM_TX_BUFFER_DESC\t\t0x00004000  \n#define NIC_SRAM_RX_BUFFER_DESC\t\t0x00006000  \n#define NIC_SRAM_RX_JUMBO_BUFFER_DESC\t0x00007000  \n#define NIC_SRAM_MBUF_POOL_BASE\t\t0x00008000\n#define  NIC_SRAM_MBUF_POOL_SIZE96\t 0x00018000\n#define  NIC_SRAM_MBUF_POOL_SIZE64\t 0x00010000\n#define  NIC_SRAM_MBUF_POOL_BASE5705\t0x00010000\n#define  NIC_SRAM_MBUF_POOL_SIZE5705\t0x0000e000\n\n#define TG3_SRAM_RXCPU_SCRATCH_BASE_57766\t0x00030000\n#define  TG3_SRAM_RXCPU_SCRATCH_SIZE_57766\t 0x00010000\n#define TG3_57766_FW_BASE_ADDR\t\t\t0x00030000\n#define TG3_57766_FW_HANDSHAKE\t\t\t0x0003fccc\n#define TG3_SBROM_IN_SERVICE_LOOP\t\t0x51\n\n#define TG3_SRAM_RX_STD_BDCACHE_SIZE_5700\t128\n#define TG3_SRAM_RX_STD_BDCACHE_SIZE_5755\t64\n#define TG3_SRAM_RX_STD_BDCACHE_SIZE_5906\t32\n\n#define TG3_SRAM_RX_JMB_BDCACHE_SIZE_5700\t64\n#define TG3_SRAM_RX_JMB_BDCACHE_SIZE_5717\t16\n\n\n \n#define TG3_PHY_MII_ADDR\t\t0x01\n\n\n \n#define MII_TG3_MMD_CTRL\t\t0x0d  \n#define MII_TG3_MMD_CTRL_DATA_NOINC\t0x4000\n#define MII_TG3_MMD_ADDRESS\t\t0x0e  \n\n#define MII_TG3_EXT_CTRL\t\t0x10  \n#define  MII_TG3_EXT_CTRL_FIFO_ELASTIC\t0x0001\n#define  MII_TG3_EXT_CTRL_LNK3_LED_MODE\t0x0002\n#define  MII_TG3_EXT_CTRL_FORCE_LED_OFF\t0x0008\n#define  MII_TG3_EXT_CTRL_TBI\t\t0x8000\n\n#define MII_TG3_EXT_STAT\t\t0x11  \n#define  MII_TG3_EXT_STAT_MDIX\t\t0x2000\n#define  MII_TG3_EXT_STAT_LPASS\t\t0x0100\n\n#define MII_TG3_RXR_COUNTERS\t\t0x14  \n#define MII_TG3_DSP_RW_PORT\t\t0x15  \n#define MII_TG3_DSP_CONTROL\t\t0x16  \n#define MII_TG3_DSP_ADDRESS\t\t0x17  \n\n#define MII_TG3_DSP_TAP1\t\t0x0001\n#define  MII_TG3_DSP_TAP1_AGCTGT_DFLT\t0x0007\n#define MII_TG3_DSP_TAP26\t\t0x001a\n#define  MII_TG3_DSP_TAP26_ALNOKO\t0x0001\n#define  MII_TG3_DSP_TAP26_RMRXSTO\t0x0002\n#define  MII_TG3_DSP_TAP26_OPCSINPT\t0x0004\n#define MII_TG3_DSP_AADJ1CH0\t\t0x001f\n#define MII_TG3_DSP_CH34TP2\t\t0x4022\n#define MII_TG3_DSP_CH34TP2_HIBW01\t0x01ff\n#define MII_TG3_DSP_AADJ1CH3\t\t0x601f\n#define  MII_TG3_DSP_AADJ1CH3_ADCCKADJ\t0x0002\n#define MII_TG3_DSP_EXP1_INT_STAT\t0x0f01\n#define MII_TG3_DSP_EXP8\t\t0x0f08\n#define  MII_TG3_DSP_EXP8_REJ2MHz\t0x0001\n#define  MII_TG3_DSP_EXP8_AEDW\t\t0x0200\n#define MII_TG3_DSP_EXP75\t\t0x0f75\n#define MII_TG3_DSP_EXP96\t\t0x0f96\n#define MII_TG3_DSP_EXP97\t\t0x0f97\n\n#define MII_TG3_AUX_CTRL\t\t0x18  \n\n#define MII_TG3_AUXCTL_SHDWSEL_AUXCTL\t0x0000\n#define MII_TG3_AUXCTL_ACTL_TX_6DB\t0x0400\n#define MII_TG3_AUXCTL_ACTL_SMDSP_ENA\t0x0800\n#define MII_TG3_AUXCTL_ACTL_EXTPKTLEN\t0x4000\n#define MII_TG3_AUXCTL_ACTL_EXTLOOPBK\t0x8000\n\n#define MII_TG3_AUXCTL_SHDWSEL_PWRCTL\t0x0002\n#define MII_TG3_AUXCTL_PCTL_WOL_EN\t0x0008\n#define MII_TG3_AUXCTL_PCTL_100TX_LPWR\t0x0010\n#define MII_TG3_AUXCTL_PCTL_SPR_ISOLATE\t0x0020\n#define MII_TG3_AUXCTL_PCTL_CL_AB_TXDAC\t0x0040\n#define MII_TG3_AUXCTL_PCTL_VREG_11V\t0x0180\n\n#define MII_TG3_AUXCTL_SHDWSEL_MISCTEST\t0x0004\n\n#define MII_TG3_AUXCTL_SHDWSEL_MISC\t0x0007\n#define MII_TG3_AUXCTL_MISC_WIRESPD_EN\t0x0010\n#define MII_TG3_AUXCTL_MISC_FORCE_AMDIX\t0x0200\n#define MII_TG3_AUXCTL_MISC_RDSEL_SHIFT\t12\n#define MII_TG3_AUXCTL_MISC_WREN\t0x8000\n\n\n#define MII_TG3_AUX_STAT\t\t0x19  \n#define MII_TG3_AUX_STAT_LPASS\t\t0x0004\n#define MII_TG3_AUX_STAT_SPDMASK\t0x0700\n#define MII_TG3_AUX_STAT_10HALF\t\t0x0100\n#define MII_TG3_AUX_STAT_10FULL\t\t0x0200\n#define MII_TG3_AUX_STAT_100HALF\t0x0300\n#define MII_TG3_AUX_STAT_100_4\t\t0x0400\n#define MII_TG3_AUX_STAT_100FULL\t0x0500\n#define MII_TG3_AUX_STAT_1000HALF\t0x0600\n#define MII_TG3_AUX_STAT_1000FULL\t0x0700\n#define MII_TG3_AUX_STAT_100\t\t0x0008\n#define MII_TG3_AUX_STAT_FULL\t\t0x0001\n\n#define MII_TG3_ISTAT\t\t\t0x1a  \n#define MII_TG3_IMASK\t\t\t0x1b  \n\n \n#define MII_TG3_INT_LINKCHG\t\t0x0002\n#define MII_TG3_INT_SPEEDCHG\t\t0x0004\n#define MII_TG3_INT_DUPLEXCHG\t\t0x0008\n#define MII_TG3_INT_ANEG_PAGE_RX\t0x0400\n\n#define MII_TG3_MISC_SHDW\t\t0x1c\n#define MII_TG3_MISC_SHDW_WREN\t\t0x8000\n\n#define MII_TG3_MISC_SHDW_APD_WKTM_84MS\t0x0001\n#define MII_TG3_MISC_SHDW_APD_ENABLE\t0x0020\n#define MII_TG3_MISC_SHDW_APD_SEL\t0x2800\n\n#define MII_TG3_MISC_SHDW_SCR5_C125OE\t0x0001\n#define MII_TG3_MISC_SHDW_SCR5_DLLAPD\t0x0002\n#define MII_TG3_MISC_SHDW_SCR5_SDTL\t0x0004\n#define MII_TG3_MISC_SHDW_SCR5_DLPTLM\t0x0008\n#define MII_TG3_MISC_SHDW_SCR5_LPED\t0x0010\n#define MII_TG3_MISC_SHDW_SCR5_SEL\t0x1400\n\n#define MII_TG3_TEST1\t\t\t0x1e\n#define MII_TG3_TEST1_TRIM_EN\t\t0x0010\n#define MII_TG3_TEST1_CRC_EN\t\t0x8000\n\n \n#define TG3_CL45_D7_EEERES_STAT\t\t0x803e\n#define TG3_CL45_D7_EEERES_STAT_LP_100TX\t0x0002\n#define TG3_CL45_D7_EEERES_STAT_LP_1000T\t0x0004\n\n\n \n#define MII_TG3_FET_PTEST\t\t0x17\n#define  MII_TG3_FET_PTEST_TRIM_SEL\t0x0010\n#define  MII_TG3_FET_PTEST_TRIM_2\t0x0002\n#define  MII_TG3_FET_PTEST_FRC_TX_LINK\t0x1000\n#define  MII_TG3_FET_PTEST_FRC_TX_LOCK\t0x0800\n\n#define MII_TG3_FET_GEN_STAT\t\t0x1c\n#define  MII_TG3_FET_GEN_STAT_MDIXSTAT\t0x2000\n\n#define MII_TG3_FET_TEST\t\t0x1f\n#define  MII_TG3_FET_SHADOW_EN\t\t0x0080\n\n#define MII_TG3_FET_SHDW_MISCCTRL\t0x10\n#define  MII_TG3_FET_SHDW_MISCCTRL_MDIX\t0x4000\n\n#define MII_TG3_FET_SHDW_AUXMODE4\t0x1a\n#define MII_TG3_FET_SHDW_AUXMODE4_SBPD\t0x0008\n\n#define MII_TG3_FET_SHDW_AUXSTAT2\t0x1b\n#define  MII_TG3_FET_SHDW_AUXSTAT2_APD\t0x0020\n\n \n#define SERDES_TG3_1000X_STATUS\t\t0x14\n#define  SERDES_TG3_SGMII_MODE\t\t 0x0001\n#define  SERDES_TG3_LINK_UP\t\t 0x0002\n#define  SERDES_TG3_FULL_DUPLEX\t\t 0x0004\n#define  SERDES_TG3_SPEED_100\t\t 0x0008\n#define  SERDES_TG3_SPEED_1000\t\t 0x0010\n\n \n#define TG3_APE_GPIO_MSG\t\t0x0008\n#define TG3_APE_GPIO_MSG_SHIFT\t\t4\n#define TG3_APE_EVENT\t\t\t0x000c\n#define  APE_EVENT_1\t\t\t 0x00000001\n#define TG3_APE_LOCK_REQ\t\t0x002c\n#define  APE_LOCK_REQ_DRIVER\t\t 0x00001000\n#define TG3_APE_LOCK_GRANT\t\t0x004c\n#define  APE_LOCK_GRANT_DRIVER\t\t 0x00001000\n#define TG3_APE_OTP_CTRL\t\t0x00e8\n#define  APE_OTP_CTRL_PROG_EN\t\t 0x200000\n#define  APE_OTP_CTRL_CMD_RD\t\t 0x000000\n#define  APE_OTP_CTRL_START\t\t 0x000001\n#define TG3_APE_OTP_STATUS\t\t0x00ec\n#define  APE_OTP_STATUS_CMD_DONE\t 0x000001\n#define TG3_APE_OTP_ADDR\t\t0x00f0\n#define  APE_OTP_ADDR_CPU_ENABLE\t 0x80000000\n#define TG3_APE_OTP_RD_DATA\t\t0x00f8\n\n#define OTP_ADDRESS_MAGIC0\t\t 0x00000050\n#define TG3_OTP_MAGIC0_VALID(val)\t\t\\\n\t((((val) & 0xf0000000) == 0xa0000000) ||\\\n\t (((val) & 0x0f000000) == 0x0a000000))\n\n \n#define TG3_APE_SHMEM_BASE\t\t0x4000\n#define TG3_APE_SEG_SIG\t\t\t0x4000\n#define  APE_SEG_SIG_MAGIC\t\t 0x41504521\n#define TG3_APE_FW_STATUS\t\t0x400c\n#define  APE_FW_STATUS_READY\t\t 0x00000100\n#define TG3_APE_FW_FEATURES\t\t0x4010\n#define  TG3_APE_FW_FEATURE_NCSI\t 0x00000002\n#define TG3_APE_FW_VERSION\t\t0x4018\n#define  APE_FW_VERSION_MAJMSK\t\t 0xff000000\n#define  APE_FW_VERSION_MAJSFT\t\t 24\n#define  APE_FW_VERSION_MINMSK\t\t 0x00ff0000\n#define  APE_FW_VERSION_MINSFT\t\t 16\n#define  APE_FW_VERSION_REVMSK\t\t 0x0000ff00\n#define  APE_FW_VERSION_REVSFT\t\t 8\n#define  APE_FW_VERSION_BLDMSK\t\t 0x000000ff\n#define TG3_APE_SEG_MSG_BUF_OFF\t\t0x401c\n#define TG3_APE_SEG_MSG_BUF_LEN\t\t0x4020\n#define TG3_APE_HOST_SEG_SIG\t\t0x4200\n#define  APE_HOST_SEG_SIG_MAGIC\t\t 0x484f5354\n#define TG3_APE_HOST_SEG_LEN\t\t0x4204\n#define  APE_HOST_SEG_LEN_MAGIC\t\t 0x00000020\n#define TG3_APE_HOST_INIT_COUNT\t\t0x4208\n#define TG3_APE_HOST_DRIVER_ID\t\t0x420c\n#define  APE_HOST_DRIVER_ID_LINUX\t 0xf0000000\n#define  APE_HOST_DRIVER_ID_MAGIC(maj, min)\t\\\n\t(APE_HOST_DRIVER_ID_LINUX | (maj & 0xff) << 16 | (min & 0xff) << 8)\n#define TG3_APE_HOST_BEHAVIOR\t\t0x4210\n#define  APE_HOST_BEHAV_NO_PHYLOCK\t 0x00000001\n#define TG3_APE_HOST_HEARTBEAT_INT_MS\t0x4214\n#define  APE_HOST_HEARTBEAT_INT_DISABLE\t 0\n#define  APE_HOST_HEARTBEAT_INT_5SEC\t 5000\n#define TG3_APE_HOST_HEARTBEAT_COUNT\t0x4218\n#define TG3_APE_HOST_DRVR_STATE\t\t0x421c\n#define TG3_APE_HOST_DRVR_STATE_START\t 0x00000001\n#define TG3_APE_HOST_DRVR_STATE_UNLOAD\t 0x00000002\n#define TG3_APE_HOST_DRVR_STATE_WOL\t 0x00000003\n#define TG3_APE_HOST_WOL_SPEED\t\t0x4224\n#define TG3_APE_HOST_WOL_SPEED_AUTO\t 0x00008000\n\n#define TG3_APE_EVENT_STATUS\t\t0x4300\n\n#define  APE_EVENT_STATUS_DRIVER_EVNT\t 0x00000010\n#define  APE_EVENT_STATUS_STATE_CHNGE\t 0x00000500\n#define  APE_EVENT_STATUS_SCRTCHPD_READ\t 0x00001600\n#define  APE_EVENT_STATUS_SCRTCHPD_WRITE 0x00001700\n#define  APE_EVENT_STATUS_STATE_START\t 0x00010000\n#define  APE_EVENT_STATUS_STATE_UNLOAD\t 0x00020000\n#define  APE_EVENT_STATUS_STATE_WOL\t 0x00030000\n#define  APE_EVENT_STATUS_STATE_SUSPEND\t 0x00040000\n#define  APE_EVENT_STATUS_EVENT_PENDING\t 0x80000000\n\n#define TG3_APE_PER_LOCK_REQ\t\t0x8400\n#define  APE_LOCK_PER_REQ_DRIVER\t 0x00001000\n#define TG3_APE_PER_LOCK_GRANT\t\t0x8420\n#define  APE_PER_LOCK_GRANT_DRIVER\t 0x00001000\n\n \n#define TG3_APE_LOCK_PHY0\t\t0\n#define TG3_APE_LOCK_GRC\t\t1\n#define TG3_APE_LOCK_PHY1\t\t2\n#define TG3_APE_LOCK_PHY2\t\t3\n#define TG3_APE_LOCK_MEM\t\t4\n#define TG3_APE_LOCK_PHY3\t\t5\n#define TG3_APE_LOCK_GPIO\t\t7\n\n#define TG3_APE_HB_INTERVAL             (tp->ape_hb_interval)\n#define TG3_EEPROM_SB_F1R2_MBA_OFF\t0x10\n\n\n \nstruct tg3_tx_buffer_desc {\n\tu32\t\t\t\taddr_hi;\n\tu32\t\t\t\taddr_lo;\n\n\tu32\t\t\t\tlen_flags;\n#define TXD_FLAG_TCPUDP_CSUM\t\t0x0001\n#define TXD_FLAG_IP_CSUM\t\t0x0002\n#define TXD_FLAG_END\t\t\t0x0004\n#define TXD_FLAG_IP_FRAG\t\t0x0008\n#define TXD_FLAG_JMB_PKT\t\t0x0008\n#define TXD_FLAG_IP_FRAG_END\t\t0x0010\n#define TXD_FLAG_HWTSTAMP\t\t0x0020\n#define TXD_FLAG_VLAN\t\t\t0x0040\n#define TXD_FLAG_COAL_NOW\t\t0x0080\n#define TXD_FLAG_CPU_PRE_DMA\t\t0x0100\n#define TXD_FLAG_CPU_POST_DMA\t\t0x0200\n#define TXD_FLAG_ADD_SRC_ADDR\t\t0x1000\n#define TXD_FLAG_CHOOSE_SRC_ADDR\t0x6000\n#define TXD_FLAG_NO_CRC\t\t\t0x8000\n#define TXD_LEN_SHIFT\t\t\t16\n\n\tu32\t\t\t\tvlan_tag;\n#define TXD_VLAN_TAG_SHIFT\t\t0\n#define TXD_MSS_SHIFT\t\t\t16\n};\n\n#define TXD_ADDR\t\t\t0x00UL  \n#define TXD_LEN_FLAGS\t\t\t0x08UL  \n#define TXD_VLAN_TAG\t\t\t0x0cUL  \n#define TXD_SIZE\t\t\t0x10UL\n\nstruct tg3_rx_buffer_desc {\n\tu32\t\t\t\taddr_hi;\n\tu32\t\t\t\taddr_lo;\n\n\tu32\t\t\t\tidx_len;\n#define RXD_IDX_MASK\t0xffff0000\n#define RXD_IDX_SHIFT\t16\n#define RXD_LEN_MASK\t0x0000ffff\n#define RXD_LEN_SHIFT\t0\n\n\tu32\t\t\t\ttype_flags;\n#define RXD_TYPE_SHIFT\t16\n#define RXD_FLAGS_SHIFT\t0\n\n#define RXD_FLAG_END\t\t\t0x0004\n#define RXD_FLAG_MINI\t\t\t0x0800\n#define RXD_FLAG_JUMBO\t\t\t0x0020\n#define RXD_FLAG_VLAN\t\t\t0x0040\n#define RXD_FLAG_ERROR\t\t\t0x0400\n#define RXD_FLAG_IP_CSUM\t\t0x1000\n#define RXD_FLAG_TCPUDP_CSUM\t\t0x2000\n#define RXD_FLAG_IS_TCP\t\t\t0x4000\n#define RXD_FLAG_PTPSTAT_MASK\t\t0x0210\n#define RXD_FLAG_PTPSTAT_PTPV1\t\t0x0010\n#define RXD_FLAG_PTPSTAT_PTPV2\t\t0x0200\n\n\tu32\t\t\t\tip_tcp_csum;\n#define RXD_IPCSUM_MASK\t\t0xffff0000\n#define RXD_IPCSUM_SHIFT\t16\n#define RXD_TCPCSUM_MASK\t0x0000ffff\n#define RXD_TCPCSUM_SHIFT\t0\n\n\tu32\t\t\t\terr_vlan;\n\n#define RXD_VLAN_MASK\t\t\t0x0000ffff\n\n#define RXD_ERR_BAD_CRC\t\t\t0x00010000\n#define RXD_ERR_COLLISION\t\t0x00020000\n#define RXD_ERR_LINK_LOST\t\t0x00040000\n#define RXD_ERR_PHY_DECODE\t\t0x00080000\n#define RXD_ERR_ODD_NIBBLE_RCVD_MII\t0x00100000\n#define RXD_ERR_MAC_ABRT\t\t0x00200000\n#define RXD_ERR_TOO_SMALL\t\t0x00400000\n#define RXD_ERR_NO_RESOURCES\t\t0x00800000\n#define RXD_ERR_HUGE_FRAME\t\t0x01000000\n\n#define RXD_ERR_MASK\t(RXD_ERR_BAD_CRC | RXD_ERR_COLLISION |\t\t\\\n\t\t\t RXD_ERR_LINK_LOST | RXD_ERR_PHY_DECODE |\t\\\n\t\t\t RXD_ERR_MAC_ABRT | RXD_ERR_TOO_SMALL |\t\t\\\n\t\t\t RXD_ERR_NO_RESOURCES | RXD_ERR_HUGE_FRAME)\n\n\tu32\t\t\t\treserved;\n\tu32\t\t\t\topaque;\n#define RXD_OPAQUE_INDEX_MASK\t\t0x0000ffff\n#define RXD_OPAQUE_INDEX_SHIFT\t\t0\n#define RXD_OPAQUE_RING_STD\t\t0x00010000\n#define RXD_OPAQUE_RING_JUMBO\t\t0x00020000\n#define RXD_OPAQUE_RING_MINI\t\t0x00040000\n#define RXD_OPAQUE_RING_MASK\t\t0x00070000\n};\n\nstruct tg3_ext_rx_buffer_desc {\n\tstruct {\n\t\tu32\t\t\taddr_hi;\n\t\tu32\t\t\taddr_lo;\n\t}\t\t\t\taddrlist[3];\n\tu32\t\t\t\tlen2_len1;\n\tu32\t\t\t\tresv_len3;\n\tstruct tg3_rx_buffer_desc\tstd;\n};\n\n \nstruct tg3_internal_buffer_desc {\n\tu32\t\t\t\taddr_hi;\n\tu32\t\t\t\taddr_lo;\n\tu32\t\t\t\tnic_mbuf;\n\t \n#ifdef __BIG_ENDIAN\n\tu16\t\t\t\tcqid_sqid;\n\tu16\t\t\t\tlen;\n#else\n\tu16\t\t\t\tlen;\n\tu16\t\t\t\tcqid_sqid;\n#endif\n\tu32\t\t\t\tflags;\n\tu32\t\t\t\t__cookie1;\n\tu32\t\t\t\t__cookie2;\n\tu32\t\t\t\t__cookie3;\n};\n\n#define TG3_HW_STATUS_SIZE\t\t0x50\nstruct tg3_hw_status {\n\tu32\t\t\t\tstatus;\n#define SD_STATUS_UPDATED\t\t0x00000001\n#define SD_STATUS_LINK_CHG\t\t0x00000002\n#define SD_STATUS_ERROR\t\t\t0x00000004\n\n\tu32\t\t\t\tstatus_tag;\n\n#ifdef __BIG_ENDIAN\n\tu16\t\t\t\trx_consumer;\n\tu16\t\t\t\trx_jumbo_consumer;\n#else\n\tu16\t\t\t\trx_jumbo_consumer;\n\tu16\t\t\t\trx_consumer;\n#endif\n\n#ifdef __BIG_ENDIAN\n\tu16\t\t\t\treserved;\n\tu16\t\t\t\trx_mini_consumer;\n#else\n\tu16\t\t\t\trx_mini_consumer;\n\tu16\t\t\t\treserved;\n#endif\n\tstruct {\n#ifdef __BIG_ENDIAN\n\t\tu16\t\t\ttx_consumer;\n\t\tu16\t\t\trx_producer;\n#else\n\t\tu16\t\t\trx_producer;\n\t\tu16\t\t\ttx_consumer;\n#endif\n\t}\t\t\t\tidx[16];\n};\n\ntypedef struct {\n\tu32 high, low;\n} tg3_stat64_t;\n\nstruct tg3_hw_stats {\n\tu8\t\t\t\t__reserved0[0x400-0x300];\n\n\t \n\ttg3_stat64_t\t\t\trx_octets;\n\tu64\t\t\t\t__reserved1;\n\ttg3_stat64_t\t\t\trx_fragments;\n\ttg3_stat64_t\t\t\trx_ucast_packets;\n\ttg3_stat64_t\t\t\trx_mcast_packets;\n\ttg3_stat64_t\t\t\trx_bcast_packets;\n\ttg3_stat64_t\t\t\trx_fcs_errors;\n\ttg3_stat64_t\t\t\trx_align_errors;\n\ttg3_stat64_t\t\t\trx_xon_pause_rcvd;\n\ttg3_stat64_t\t\t\trx_xoff_pause_rcvd;\n\ttg3_stat64_t\t\t\trx_mac_ctrl_rcvd;\n\ttg3_stat64_t\t\t\trx_xoff_entered;\n\ttg3_stat64_t\t\t\trx_frame_too_long_errors;\n\ttg3_stat64_t\t\t\trx_jabbers;\n\ttg3_stat64_t\t\t\trx_undersize_packets;\n\ttg3_stat64_t\t\t\trx_in_length_errors;\n\ttg3_stat64_t\t\t\trx_out_length_errors;\n\ttg3_stat64_t\t\t\trx_64_or_less_octet_packets;\n\ttg3_stat64_t\t\t\trx_65_to_127_octet_packets;\n\ttg3_stat64_t\t\t\trx_128_to_255_octet_packets;\n\ttg3_stat64_t\t\t\trx_256_to_511_octet_packets;\n\ttg3_stat64_t\t\t\trx_512_to_1023_octet_packets;\n\ttg3_stat64_t\t\t\trx_1024_to_1522_octet_packets;\n\ttg3_stat64_t\t\t\trx_1523_to_2047_octet_packets;\n\ttg3_stat64_t\t\t\trx_2048_to_4095_octet_packets;\n\ttg3_stat64_t\t\t\trx_4096_to_8191_octet_packets;\n\ttg3_stat64_t\t\t\trx_8192_to_9022_octet_packets;\n\n\tu64\t\t\t\t__unused0[37];\n\n\t \n\ttg3_stat64_t\t\t\ttx_octets;\n\tu64\t\t\t\t__reserved2;\n\ttg3_stat64_t\t\t\ttx_collisions;\n\ttg3_stat64_t\t\t\ttx_xon_sent;\n\ttg3_stat64_t\t\t\ttx_xoff_sent;\n\ttg3_stat64_t\t\t\ttx_flow_control;\n\ttg3_stat64_t\t\t\ttx_mac_errors;\n\ttg3_stat64_t\t\t\ttx_single_collisions;\n\ttg3_stat64_t\t\t\ttx_mult_collisions;\n\ttg3_stat64_t\t\t\ttx_deferred;\n\tu64\t\t\t\t__reserved3;\n\ttg3_stat64_t\t\t\ttx_excessive_collisions;\n\ttg3_stat64_t\t\t\ttx_late_collisions;\n\ttg3_stat64_t\t\t\ttx_collide_2times;\n\ttg3_stat64_t\t\t\ttx_collide_3times;\n\ttg3_stat64_t\t\t\ttx_collide_4times;\n\ttg3_stat64_t\t\t\ttx_collide_5times;\n\ttg3_stat64_t\t\t\ttx_collide_6times;\n\ttg3_stat64_t\t\t\ttx_collide_7times;\n\ttg3_stat64_t\t\t\ttx_collide_8times;\n\ttg3_stat64_t\t\t\ttx_collide_9times;\n\ttg3_stat64_t\t\t\ttx_collide_10times;\n\ttg3_stat64_t\t\t\ttx_collide_11times;\n\ttg3_stat64_t\t\t\ttx_collide_12times;\n\ttg3_stat64_t\t\t\ttx_collide_13times;\n\ttg3_stat64_t\t\t\ttx_collide_14times;\n\ttg3_stat64_t\t\t\ttx_collide_15times;\n\ttg3_stat64_t\t\t\ttx_ucast_packets;\n\ttg3_stat64_t\t\t\ttx_mcast_packets;\n\ttg3_stat64_t\t\t\ttx_bcast_packets;\n\ttg3_stat64_t\t\t\ttx_carrier_sense_errors;\n\ttg3_stat64_t\t\t\ttx_discards;\n\ttg3_stat64_t\t\t\ttx_errors;\n\n\tu64\t\t\t\t__unused1[31];\n\n\t \n\ttg3_stat64_t\t\t\tCOS_rx_packets[16];\n\ttg3_stat64_t\t\t\tCOS_rx_filter_dropped;\n\ttg3_stat64_t\t\t\tdma_writeq_full;\n\ttg3_stat64_t\t\t\tdma_write_prioq_full;\n\ttg3_stat64_t\t\t\trxbds_empty;\n\ttg3_stat64_t\t\t\trx_discards;\n\ttg3_stat64_t\t\t\trx_errors;\n\ttg3_stat64_t\t\t\trx_threshold_hit;\n\n\tu64\t\t\t\t__unused2[9];\n\n\t \n\ttg3_stat64_t\t\t\tCOS_out_packets[16];\n\ttg3_stat64_t\t\t\tdma_readq_full;\n\ttg3_stat64_t\t\t\tdma_read_prioq_full;\n\ttg3_stat64_t\t\t\ttx_comp_queue_full;\n\n\t \n\ttg3_stat64_t\t\t\tring_set_send_prod_index;\n\ttg3_stat64_t\t\t\tring_status_update;\n\ttg3_stat64_t\t\t\tnic_irqs;\n\ttg3_stat64_t\t\t\tnic_avoided_irqs;\n\ttg3_stat64_t\t\t\tnic_tx_threshold_hit;\n\n\t \n\ttg3_stat64_t\t\t\tmbuf_lwm_thresh_hit;\n\n\tu8\t\t\t\t__reserved4[0xb00-0x9c8];\n};\n\n#define TG3_SD_NUM_RECS\t\t\t3\n#define TG3_OCIR_LEN\t\t\t(sizeof(struct tg3_ocir))\n#define TG3_OCIR_SIG_MAGIC\t\t0x5253434f\n#define TG3_OCIR_FLAG_ACTIVE\t\t0x00000001\n\n#define TG3_TEMP_CAUTION_OFFSET\t\t0xc8\n#define TG3_TEMP_MAX_OFFSET\t\t0xcc\n#define TG3_TEMP_SENSOR_OFFSET\t\t0xd4\n\n\nstruct tg3_ocir {\n\tu32\t\t\t\tsignature;\n\tu16\t\t\t\tversion_flags;\n\tu16\t\t\t\trefresh_int;\n\tu32\t\t\t\trefresh_tmr;\n\tu32\t\t\t\tupdate_tmr;\n\tu32\t\t\t\tdst_base_addr;\n\tu16\t\t\t\tsrc_hdr_offset;\n\tu16\t\t\t\tsrc_hdr_length;\n\tu16\t\t\t\tsrc_data_offset;\n\tu16\t\t\t\tsrc_data_length;\n\tu16\t\t\t\tdst_hdr_offset;\n\tu16\t\t\t\tdst_data_offset;\n\tu16\t\t\t\tdst_reg_upd_offset;\n\tu16\t\t\t\tdst_sem_offset;\n\tu32\t\t\t\treserved1[2];\n\tu32\t\t\t\tport0_flags;\n\tu32\t\t\t\tport1_flags;\n\tu32\t\t\t\tport2_flags;\n\tu32\t\t\t\tport3_flags;\n\tu32\t\t\t\treserved2;\n};\n\n\n \nstruct ring_info {\n\tu8\t\t\t\t*data;\n\tDEFINE_DMA_UNMAP_ADDR(mapping);\n};\n\nstruct tg3_tx_ring_info {\n\tstruct sk_buff\t\t\t*skb;\n\tDEFINE_DMA_UNMAP_ADDR(mapping);\n\tbool\t\t\t\tfragmented;\n};\n\nstruct tg3_link_config {\n\t \n\tu32\t\t\t\tadvertising;\n\tu32\t\t\t\tspeed;\n\tu8\t\t\t\tduplex;\n\tu8\t\t\t\tautoneg;\n\tu8\t\t\t\tflowctrl;\n\n\t \n\tu8\t\t\t\tactive_flowctrl;\n\n\tu8\t\t\t\tactive_duplex;\n\tu32\t\t\t\tactive_speed;\n\tu32\t\t\t\trmt_adv;\n};\n\nstruct tg3_bufmgr_config {\n\tu32\t\tmbuf_read_dma_low_water;\n\tu32\t\tmbuf_mac_rx_low_water;\n\tu32\t\tmbuf_high_water;\n\n\tu32\t\tmbuf_read_dma_low_water_jumbo;\n\tu32\t\tmbuf_mac_rx_low_water_jumbo;\n\tu32\t\tmbuf_high_water_jumbo;\n\n\tu32\t\tdma_low_water;\n\tu32\t\tdma_high_water;\n};\n\nstruct tg3_ethtool_stats {\n\t \n\tu64\t\trx_octets;\n\tu64\t\trx_fragments;\n\tu64\t\trx_ucast_packets;\n\tu64\t\trx_mcast_packets;\n\tu64\t\trx_bcast_packets;\n\tu64\t\trx_fcs_errors;\n\tu64\t\trx_align_errors;\n\tu64\t\trx_xon_pause_rcvd;\n\tu64\t\trx_xoff_pause_rcvd;\n\tu64\t\trx_mac_ctrl_rcvd;\n\tu64\t\trx_xoff_entered;\n\tu64\t\trx_frame_too_long_errors;\n\tu64\t\trx_jabbers;\n\tu64\t\trx_undersize_packets;\n\tu64\t\trx_in_length_errors;\n\tu64\t\trx_out_length_errors;\n\tu64\t\trx_64_or_less_octet_packets;\n\tu64\t\trx_65_to_127_octet_packets;\n\tu64\t\trx_128_to_255_octet_packets;\n\tu64\t\trx_256_to_511_octet_packets;\n\tu64\t\trx_512_to_1023_octet_packets;\n\tu64\t\trx_1024_to_1522_octet_packets;\n\tu64\t\trx_1523_to_2047_octet_packets;\n\tu64\t\trx_2048_to_4095_octet_packets;\n\tu64\t\trx_4096_to_8191_octet_packets;\n\tu64\t\trx_8192_to_9022_octet_packets;\n\n\t \n\tu64\t\ttx_octets;\n\tu64\t\ttx_collisions;\n\tu64\t\ttx_xon_sent;\n\tu64\t\ttx_xoff_sent;\n\tu64\t\ttx_flow_control;\n\tu64\t\ttx_mac_errors;\n\tu64\t\ttx_single_collisions;\n\tu64\t\ttx_mult_collisions;\n\tu64\t\ttx_deferred;\n\tu64\t\ttx_excessive_collisions;\n\tu64\t\ttx_late_collisions;\n\tu64\t\ttx_collide_2times;\n\tu64\t\ttx_collide_3times;\n\tu64\t\ttx_collide_4times;\n\tu64\t\ttx_collide_5times;\n\tu64\t\ttx_collide_6times;\n\tu64\t\ttx_collide_7times;\n\tu64\t\ttx_collide_8times;\n\tu64\t\ttx_collide_9times;\n\tu64\t\ttx_collide_10times;\n\tu64\t\ttx_collide_11times;\n\tu64\t\ttx_collide_12times;\n\tu64\t\ttx_collide_13times;\n\tu64\t\ttx_collide_14times;\n\tu64\t\ttx_collide_15times;\n\tu64\t\ttx_ucast_packets;\n\tu64\t\ttx_mcast_packets;\n\tu64\t\ttx_bcast_packets;\n\tu64\t\ttx_carrier_sense_errors;\n\tu64\t\ttx_discards;\n\tu64\t\ttx_errors;\n\n\t \n\tu64\t\tdma_writeq_full;\n\tu64\t\tdma_write_prioq_full;\n\tu64\t\trxbds_empty;\n\tu64\t\trx_discards;\n\tu64\t\trx_errors;\n\tu64\t\trx_threshold_hit;\n\n\t \n\tu64\t\tdma_readq_full;\n\tu64\t\tdma_read_prioq_full;\n\tu64\t\ttx_comp_queue_full;\n\n\t \n\tu64\t\tring_set_send_prod_index;\n\tu64\t\tring_status_update;\n\tu64\t\tnic_irqs;\n\tu64\t\tnic_avoided_irqs;\n\tu64\t\tnic_tx_threshold_hit;\n\n\tu64\t\tmbuf_lwm_thresh_hit;\n};\n\nstruct tg3_rx_prodring_set {\n\tu32\t\t\t\trx_std_prod_idx;\n\tu32\t\t\t\trx_std_cons_idx;\n\tu32\t\t\t\trx_jmb_prod_idx;\n\tu32\t\t\t\trx_jmb_cons_idx;\n\tstruct tg3_rx_buffer_desc\t*rx_std;\n\tstruct tg3_ext_rx_buffer_desc\t*rx_jmb;\n\tstruct ring_info\t\t*rx_std_buffers;\n\tstruct ring_info\t\t*rx_jmb_buffers;\n\tdma_addr_t\t\t\trx_std_mapping;\n\tdma_addr_t\t\t\trx_jmb_mapping;\n};\n\n#define TG3_RSS_MAX_NUM_QS\t\t4\n#define TG3_IRQ_MAX_VECS_RSS\t\t(TG3_RSS_MAX_NUM_QS + 1)\n#define TG3_IRQ_MAX_VECS\t\tTG3_IRQ_MAX_VECS_RSS\n\nstruct tg3_napi {\n\tstruct napi_struct\t\tnapi\t____cacheline_aligned;\n\tstruct tg3\t\t\t*tp;\n\tstruct tg3_hw_status\t\t*hw_status;\n\n\tu32\t\t\t\tchk_msi_cnt;\n\tu32\t\t\t\tlast_tag;\n\tu32\t\t\t\tlast_irq_tag;\n\tu32\t\t\t\tint_mbox;\n\tu32\t\t\t\tcoal_now;\n\n\tu32\t\t\t\tconsmbox ____cacheline_aligned;\n\tu32\t\t\t\trx_rcb_ptr;\n\tu32\t\t\t\tlast_rx_cons;\n\tu16\t\t\t\t*rx_rcb_prod_idx;\n\tstruct tg3_rx_prodring_set\tprodring;\n\tstruct tg3_rx_buffer_desc\t*rx_rcb;\n\tunsigned long\t\t\trx_dropped;\n\n\tu32\t\t\t\ttx_prod\t____cacheline_aligned;\n\tu32\t\t\t\ttx_cons;\n\tu32\t\t\t\ttx_pending;\n\tu32\t\t\t\tlast_tx_cons;\n\tu32\t\t\t\tprodmbox;\n\tstruct tg3_tx_buffer_desc\t*tx_ring;\n\tstruct tg3_tx_ring_info\t\t*tx_buffers;\n\tunsigned long\t\t\ttx_dropped;\n\n\tdma_addr_t\t\t\tstatus_mapping;\n\tdma_addr_t\t\t\trx_rcb_mapping;\n\tdma_addr_t\t\t\ttx_desc_mapping;\n\n\tchar\t\t\t\tirq_lbl[IFNAMSIZ];\n\tunsigned int\t\t\tirq_vec;\n};\n\nenum TG3_FLAGS {\n\tTG3_FLAG_TAGGED_STATUS = 0,\n\tTG3_FLAG_TXD_MBOX_HWBUG,\n\tTG3_FLAG_USE_LINKCHG_REG,\n\tTG3_FLAG_ERROR_PROCESSED,\n\tTG3_FLAG_ENABLE_ASF,\n\tTG3_FLAG_ASPM_WORKAROUND,\n\tTG3_FLAG_POLL_SERDES,\n\tTG3_FLAG_POLL_CPMU_LINK,\n\tTG3_FLAG_MBOX_WRITE_REORDER,\n\tTG3_FLAG_PCIX_TARGET_HWBUG,\n\tTG3_FLAG_WOL_SPEED_100MB,\n\tTG3_FLAG_WOL_ENABLE,\n\tTG3_FLAG_EEPROM_WRITE_PROT,\n\tTG3_FLAG_NVRAM,\n\tTG3_FLAG_NVRAM_BUFFERED,\n\tTG3_FLAG_SUPPORT_MSI,\n\tTG3_FLAG_SUPPORT_MSIX,\n\tTG3_FLAG_USING_MSI,\n\tTG3_FLAG_USING_MSIX,\n\tTG3_FLAG_PCIX_MODE,\n\tTG3_FLAG_PCI_HIGH_SPEED,\n\tTG3_FLAG_PCI_32BIT,\n\tTG3_FLAG_SRAM_USE_CONFIG,\n\tTG3_FLAG_TX_RECOVERY_PENDING,\n\tTG3_FLAG_WOL_CAP,\n\tTG3_FLAG_JUMBO_RING_ENABLE,\n\tTG3_FLAG_PAUSE_AUTONEG,\n\tTG3_FLAG_CPMU_PRESENT,\n\tTG3_FLAG_40BIT_DMA_BUG,\n\tTG3_FLAG_BROKEN_CHECKSUMS,\n\tTG3_FLAG_JUMBO_CAPABLE,\n\tTG3_FLAG_CHIP_RESETTING,\n\tTG3_FLAG_INIT_COMPLETE,\n\tTG3_FLAG_MAX_RXPEND_64,\n\tTG3_FLAG_PCI_EXPRESS,  \n\tTG3_FLAG_ASF_NEW_HANDSHAKE,\n\tTG3_FLAG_HW_AUTONEG,\n\tTG3_FLAG_IS_NIC,\n\tTG3_FLAG_FLASH,\n\tTG3_FLAG_FW_TSO,\n\tTG3_FLAG_HW_TSO_1,\n\tTG3_FLAG_HW_TSO_2,\n\tTG3_FLAG_HW_TSO_3,\n\tTG3_FLAG_TSO_CAPABLE,\n\tTG3_FLAG_TSO_BUG,\n\tTG3_FLAG_ICH_WORKAROUND,\n\tTG3_FLAG_1SHOT_MSI,\n\tTG3_FLAG_NO_FWARE_REPORTED,\n\tTG3_FLAG_NO_NVRAM_ADDR_TRANS,\n\tTG3_FLAG_ENABLE_APE,\n\tTG3_FLAG_PROTECTED_NVRAM,\n\tTG3_FLAG_5701_DMA_BUG,\n\tTG3_FLAG_USE_PHYLIB,\n\tTG3_FLAG_MDIOBUS_INITED,\n\tTG3_FLAG_LRG_PROD_RING_CAP,\n\tTG3_FLAG_RGMII_INBAND_DISABLE,\n\tTG3_FLAG_RGMII_EXT_IBND_RX_EN,\n\tTG3_FLAG_RGMII_EXT_IBND_TX_EN,\n\tTG3_FLAG_CLKREQ_BUG,\n\tTG3_FLAG_NO_NVRAM,\n\tTG3_FLAG_ENABLE_RSS,\n\tTG3_FLAG_ENABLE_TSS,\n\tTG3_FLAG_SHORT_DMA_BUG,\n\tTG3_FLAG_USE_JUMBO_BDFLAG,\n\tTG3_FLAG_L1PLLPD_EN,\n\tTG3_FLAG_APE_HAS_NCSI,\n\tTG3_FLAG_TX_TSTAMP_EN,\n\tTG3_FLAG_4K_FIFO_LIMIT,\n\tTG3_FLAG_5719_5720_RDMA_BUG,\n\tTG3_FLAG_RESET_TASK_PENDING,\n\tTG3_FLAG_PTP_CAPABLE,\n\tTG3_FLAG_5705_PLUS,\n\tTG3_FLAG_IS_5788,\n\tTG3_FLAG_5750_PLUS,\n\tTG3_FLAG_5780_CLASS,\n\tTG3_FLAG_5755_PLUS,\n\tTG3_FLAG_57765_PLUS,\n\tTG3_FLAG_57765_CLASS,\n\tTG3_FLAG_5717_PLUS,\n\tTG3_FLAG_IS_SSB_CORE,\n\tTG3_FLAG_FLUSH_POSTED_WRITES,\n\tTG3_FLAG_ROBOSWITCH,\n\tTG3_FLAG_ONE_DMA_AT_ONCE,\n\tTG3_FLAG_RGMII_MODE,\n\n\t \n\tTG3_FLAG_NUMBER_OF_FLAGS,\t \n};\n\nstruct tg3_firmware_hdr {\n\t__be32 version;  \n\t__be32 base_addr;\n\t__be32 len;\n};\n#define TG3_FW_HDR_LEN         (sizeof(struct tg3_firmware_hdr))\n\nstruct tg3 {\n\t \n\n\t \n\tunsigned int\t\t\tirq_sync;\n\n\t \n\tspinlock_t\t\t\tlock;\n\tspinlock_t\t\t\tindirect_lock;\n\n\tu32\t\t\t\t(*read32) (struct tg3 *, u32);\n\tvoid\t\t\t\t(*write32) (struct tg3 *, u32, u32);\n\tu32\t\t\t\t(*read32_mbox) (struct tg3 *, u32);\n\tvoid\t\t\t\t(*write32_mbox) (struct tg3 *, u32,\n\t\t\t\t\t\t\t u32);\n\tvoid __iomem\t\t\t*regs;\n\tvoid __iomem\t\t\t*aperegs;\n\tstruct net_device\t\t*dev;\n\tstruct pci_dev\t\t\t*pdev;\n\n\tu32\t\t\t\tcoal_now;\n\tu32\t\t\t\tmsg_enable;\n\n\tstruct ptp_clock_info\t\tptp_info;\n\tstruct ptp_clock\t\t*ptp_clock;\n\ts64\t\t\t\tptp_adjust;\n\n\t \n\tvoid\t\t\t\t(*write32_tx_mbox) (struct tg3 *, u32,\n\t\t\t\t\t\t\t    u32);\n\tu32\t\t\t\tdma_limit;\n\tu32\t\t\t\ttxq_req;\n\tu32\t\t\t\ttxq_cnt;\n\tu32\t\t\t\ttxq_max;\n\n\t \n\tstruct tg3_napi\t\t\tnapi[TG3_IRQ_MAX_VECS];\n\tvoid\t\t\t\t(*write32_rx_mbox) (struct tg3 *, u32,\n\t\t\t\t\t\t\t    u32);\n\tu32\t\t\t\trx_copy_thresh;\n\tu32\t\t\t\trx_std_ring_mask;\n\tu32\t\t\t\trx_jmb_ring_mask;\n\tu32\t\t\t\trx_ret_ring_mask;\n\tu32\t\t\t\trx_pending;\n\tu32\t\t\t\trx_jumbo_pending;\n\tu32\t\t\t\trx_std_max_post;\n\tu32\t\t\t\trx_offset;\n\tu32\t\t\t\trx_pkt_map_sz;\n\tu32\t\t\t\trxq_req;\n\tu32\t\t\t\trxq_cnt;\n\tu32\t\t\t\trxq_max;\n\tbool\t\t\t\trx_refill;\n\n\n\t \n\tstruct rtnl_link_stats64\tnet_stats_prev;\n\tstruct tg3_ethtool_stats\testats_prev;\n\n\tDECLARE_BITMAP(tg3_flags, TG3_FLAG_NUMBER_OF_FLAGS);\n\n\tunion {\n\tunsigned long\t\t\tphy_crc_errors;\n\tunsigned long\t\t\tlast_event_jiffies;\n\t};\n\n\tstruct timer_list\t\ttimer;\n\tu16\t\t\t\ttimer_counter;\n\tu16\t\t\t\ttimer_multiplier;\n\tu32\t\t\t\ttimer_offset;\n\tu16\t\t\t\tasf_counter;\n\tu16\t\t\t\tasf_multiplier;\n\n\t \n\tu32\t\t\t\tserdes_counter;\n#define SERDES_AN_TIMEOUT_5704S\t\t2\n#define SERDES_PARALLEL_DET_TIMEOUT\t1\n#define SERDES_AN_TIMEOUT_5714S\t\t1\n\n\tstruct tg3_link_config\t\tlink_config;\n\tstruct tg3_bufmgr_config\tbufmgr_config;\n\n\t \n\tu32\t\t\t\trx_mode;\n\tu32\t\t\t\ttx_mode;\n\tu32\t\t\t\tmac_mode;\n\tu32\t\t\t\tmi_mode;\n\tu32\t\t\t\tmisc_host_ctrl;\n\tu32\t\t\t\tgrc_mode;\n\tu32\t\t\t\tgrc_local_ctrl;\n\tu32\t\t\t\tdma_rwctrl;\n\tu32\t\t\t\tcoalesce_mode;\n\tu32\t\t\t\tpwrmgmt_thresh;\n\tu32\t\t\t\trxptpctl;\n\n\t \n\tu32\t\t\t\tpci_chip_rev_id;\n\tu16\t\t\t\tpci_cmd;\n\tu8\t\t\t\tpci_cacheline_sz;\n\tu8\t\t\t\tpci_lat_timer;\n\n\tint\t\t\t\tpci_fn;\n\tint\t\t\t\tmsi_cap;\n\tint\t\t\t\tpcix_cap;\n\tint\t\t\t\tpcie_readrq;\n\n\tstruct mii_bus\t\t\t*mdio_bus;\n\tint\t\t\t\told_link;\n\n\tu8\t\t\t\tphy_addr;\n\tu8\t\t\t\tphy_ape_lock;\n\n\t \n\tu32\t\t\t\tphy_id;\n#define TG3_PHY_ID_MASK\t\t\t0xfffffff0\n#define TG3_PHY_ID_BCM5400\t\t0x60008040\n#define TG3_PHY_ID_BCM5401\t\t0x60008050\n#define TG3_PHY_ID_BCM5411\t\t0x60008070\n#define TG3_PHY_ID_BCM5701\t\t0x60008110\n#define TG3_PHY_ID_BCM5703\t\t0x60008160\n#define TG3_PHY_ID_BCM5704\t\t0x60008190\n#define TG3_PHY_ID_BCM5705\t\t0x600081a0\n#define TG3_PHY_ID_BCM5750\t\t0x60008180\n#define TG3_PHY_ID_BCM5752\t\t0x60008100\n#define TG3_PHY_ID_BCM5714\t\t0x60008340\n#define TG3_PHY_ID_BCM5780\t\t0x60008350\n#define TG3_PHY_ID_BCM5755\t\t0xbc050cc0\n#define TG3_PHY_ID_BCM5787\t\t0xbc050ce0\n#define TG3_PHY_ID_BCM5756\t\t0xbc050ed0\n#define TG3_PHY_ID_BCM5784\t\t0xbc050fa0\n#define TG3_PHY_ID_BCM5761\t\t0xbc050fd0\n#define TG3_PHY_ID_BCM5718C\t\t0x5c0d8a00\n#define TG3_PHY_ID_BCM5718S\t\t0xbc050ff0\n#define TG3_PHY_ID_BCM57765\t\t0x5c0d8a40\n#define TG3_PHY_ID_BCM5719C\t\t0x5c0d8a20\n#define TG3_PHY_ID_BCM5720C\t\t0x5c0d8b60\n#define TG3_PHY_ID_BCM5762\t\t0x85803780\n#define TG3_PHY_ID_BCM5906\t\t0xdc00ac40\n#define TG3_PHY_ID_BCM8002\t\t0x60010140\n#define TG3_PHY_ID_INVALID\t\t0xffffffff\n\n#define PHY_ID_RTL8211C\t\t\t0x001cc910\n#define PHY_ID_RTL8201E\t\t\t0x00008200\n\n#define TG3_PHY_ID_REV_MASK\t\t0x0000000f\n#define TG3_PHY_REV_BCM5401_B0\t\t0x1\n\n\t \n#define TG3_KNOWN_PHY_ID(X)\t\t\\\n\t((X) == TG3_PHY_ID_BCM5400 || (X) == TG3_PHY_ID_BCM5401 || \\\n\t (X) == TG3_PHY_ID_BCM5411 || (X) == TG3_PHY_ID_BCM5701 || \\\n\t (X) == TG3_PHY_ID_BCM5703 || (X) == TG3_PHY_ID_BCM5704 || \\\n\t (X) == TG3_PHY_ID_BCM5705 || (X) == TG3_PHY_ID_BCM5750 || \\\n\t (X) == TG3_PHY_ID_BCM5752 || (X) == TG3_PHY_ID_BCM5714 || \\\n\t (X) == TG3_PHY_ID_BCM5780 || (X) == TG3_PHY_ID_BCM5787 || \\\n\t (X) == TG3_PHY_ID_BCM5755 || (X) == TG3_PHY_ID_BCM5756 || \\\n\t (X) == TG3_PHY_ID_BCM5906 || (X) == TG3_PHY_ID_BCM5761 || \\\n\t (X) == TG3_PHY_ID_BCM5718C || (X) == TG3_PHY_ID_BCM5718S || \\\n\t (X) == TG3_PHY_ID_BCM57765 || (X) == TG3_PHY_ID_BCM5719C || \\\n\t (X) == TG3_PHY_ID_BCM5720C || (X) == TG3_PHY_ID_BCM5762 || \\\n\t (X) == TG3_PHY_ID_BCM8002)\n\n\tu32\t\t\t\tphy_flags;\n#define TG3_PHYFLG_IS_LOW_POWER\t\t0x00000001\n#define TG3_PHYFLG_IS_CONNECTED\t\t0x00000002\n#define TG3_PHYFLG_USE_MI_INTERRUPT\t0x00000004\n#define TG3_PHYFLG_USER_CONFIGURED\t0x00000008\n#define TG3_PHYFLG_PHY_SERDES\t\t0x00000010\n#define TG3_PHYFLG_MII_SERDES\t\t0x00000020\n#define TG3_PHYFLG_ANY_SERDES\t\t(TG3_PHYFLG_PHY_SERDES |\t\\\n\t\t\t\t\tTG3_PHYFLG_MII_SERDES)\n#define TG3_PHYFLG_IS_FET\t\t0x00000040\n#define TG3_PHYFLG_10_100_ONLY\t\t0x00000080\n#define TG3_PHYFLG_ENABLE_APD\t\t0x00000100\n#define TG3_PHYFLG_CAPACITIVE_COUPLING\t0x00000200\n#define TG3_PHYFLG_NO_ETH_WIRE_SPEED\t0x00000400\n#define TG3_PHYFLG_JITTER_BUG\t\t0x00000800\n#define TG3_PHYFLG_ADJUST_TRIM\t\t0x00001000\n#define TG3_PHYFLG_ADC_BUG\t\t0x00002000\n#define TG3_PHYFLG_5704_A0_BUG\t\t0x00004000\n#define TG3_PHYFLG_BER_BUG\t\t0x00008000\n#define TG3_PHYFLG_SERDES_PREEMPHASIS\t0x00010000\n#define TG3_PHYFLG_PARALLEL_DETECT\t0x00020000\n#define TG3_PHYFLG_EEE_CAP\t\t0x00040000\n#define TG3_PHYFLG_1G_ON_VAUX_OK\t0x00080000\n#define TG3_PHYFLG_KEEP_LINK_ON_PWRDN\t0x00100000\n#define TG3_PHYFLG_MDIX_STATE\t\t0x00200000\n#define TG3_PHYFLG_DISABLE_1G_HD_ADV\t0x00400000\n\n\tu32\t\t\t\tled_ctrl;\n\tu32\t\t\t\tphy_otp;\n\tu32\t\t\t\tsetlpicnt;\n\tu8\t\t\t\trss_ind_tbl[TG3_RSS_INDIR_TBL_SIZE];\n\n#define TG3_BPN_SIZE\t\t\t24\n\tchar\t\t\t\tboard_part_number[TG3_BPN_SIZE];\n#define TG3_VER_SIZE\t\t\tETHTOOL_FWVERS_LEN\n\tchar\t\t\t\tfw_ver[TG3_VER_SIZE];\n\tu32\t\t\t\tnic_sram_data_cfg;\n\tu32\t\t\t\tpci_clock_ctrl;\n\tstruct pci_dev\t\t\t*pdev_peer;\n\n\tstruct tg3_hw_stats\t\t*hw_stats;\n\tdma_addr_t\t\t\tstats_mapping;\n\tstruct work_struct\t\treset_task;\n\n\tint\t\t\t\tnvram_lock_cnt;\n\tu32\t\t\t\tnvram_size;\n#define TG3_NVRAM_SIZE_2KB\t\t0x00000800\n#define TG3_NVRAM_SIZE_64KB\t\t0x00010000\n#define TG3_NVRAM_SIZE_128KB\t\t0x00020000\n#define TG3_NVRAM_SIZE_256KB\t\t0x00040000\n#define TG3_NVRAM_SIZE_512KB\t\t0x00080000\n#define TG3_NVRAM_SIZE_1MB\t\t0x00100000\n#define TG3_NVRAM_SIZE_2MB\t\t0x00200000\n\n\tu32\t\t\t\tnvram_pagesize;\n\tu32\t\t\t\tnvram_jedecnum;\n\n#define JEDEC_ATMEL\t\t\t0x1f\n#define JEDEC_ST\t\t\t0x20\n#define JEDEC_SAIFUN\t\t\t0x4f\n#define JEDEC_SST\t\t\t0xbf\n#define JEDEC_MACRONIX                 0xc2\n\n#define ATMEL_AT24C02_CHIP_SIZE\t\tTG3_NVRAM_SIZE_2KB\n#define ATMEL_AT24C02_PAGE_SIZE\t\t(8)\n\n#define ATMEL_AT24C64_CHIP_SIZE\t\tTG3_NVRAM_SIZE_64KB\n#define ATMEL_AT24C64_PAGE_SIZE\t\t(32)\n\n#define ATMEL_AT24C512_CHIP_SIZE\tTG3_NVRAM_SIZE_512KB\n#define ATMEL_AT24C512_PAGE_SIZE\t(128)\n\n#define ATMEL_AT45DB0X1B_PAGE_POS\t9\n#define ATMEL_AT45DB0X1B_PAGE_SIZE\t264\n\n#define ATMEL_AT25F512_PAGE_SIZE\t256\n\n#define ST_M45PEX0_PAGE_SIZE\t\t256\n\n#define SAIFUN_SA25F0XX_PAGE_SIZE\t256\n\n#define SST_25VF0X0_PAGE_SIZE\t\t4098\n\n\tunsigned int\t\t\tirq_max;\n\tunsigned int\t\t\tirq_cnt;\n\n\tstruct ethtool_coalesce\t\tcoal;\n\tstruct ethtool_eee\t\teee;\n\n\t \n\tconst char\t\t\t*fw_needed;\n\tconst struct firmware\t\t*fw;\n\tu32\t\t\t\tfw_len;  \n\n\tstruct device\t\t\t*hwmon_dev;\n\tbool\t\t\t\tlink_up;\n\tbool\t\t\t\tpcierr_recovery;\n\n\tu32                             ape_hb;\n\tunsigned long                   ape_hb_interval;\n\tunsigned long                   ape_hb_jiffies;\n};\n\n \n#define tg3_chip_rev_id(tp)\t\t\t\t\t\\\n\t((tp)->pci_chip_rev_id)\n#define tg3_asic_rev(tp)\t\t\t\t\t\\\n\t((tp)->pci_chip_rev_id >> 12)\n#define tg3_chip_rev(tp)\t\t\t\t\t\\\n\t((tp)->pci_chip_rev_id >> 8)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}