// Seed: 254808418
module module_0 (
    input supply1 id_0,
    output supply0 id_1,
    input tri module_0,
    input supply1 id_3,
    output wor id_4,
    input tri id_5
);
  assign id_1 = -1 ? -1 | id_2 + (id_0) : id_3;
endmodule
module module_1 (
    input wire id_0,
    input tri1 id_1,
    output uwire id_2,
    input tri1 id_3,
    output tri id_4,
    output supply1 id_5,
    output tri id_6,
    input uwire id_7,
    input tri id_8,
    input tri0 id_9
);
  logic [-1 : -1] id_11;
  ;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_1,
      id_9,
      id_4,
      id_1
  );
  assign modCall_1.id_3 = 0;
endmodule
