#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Dec 29 19:22:14 2020
# Process ID: 13724
# Current directory: C:/Users/Utkarsh/Documents/AES_decrypt
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7980 C:\Users\Utkarsh\Documents\AES_decrypt\AES_decrypt.xpr
# Log file: C:/Users/Utkarsh/Documents/AES_decrypt/vivado.log
# Journal file: C:/Users/Utkarsh/Documents/AES_decrypt\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Utkarsh/Documents/AES_decrypt/AES_decrypt.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 782.613 ; gain = 155.809
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Utkarsh/Documents/AES_decrypt/AES_decrypt.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_decryption' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Utkarsh/Documents/AES_decrypt/AES_decrypt.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aes_decryption_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Utkarsh/Documents/AES_decrypt/AES_decrypt.srcs/sources_1/new/invcolumns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumn
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Utkarsh/Documents/AES_decrypt/AES_decrypt.srcs/sources_1/new/invshiftrows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrows
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Utkarsh/Documents/AES_decrypt/AES_decrypt.srcs/sources_1/new/invsubst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Utkarsh/Documents/AES_decrypt/AES_decrypt.srcs/sources_1/new/keygen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keygen
INFO: [VRFC 10-311] analyzing module KeyGeneration
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Utkarsh/Documents/AES_decrypt/AES_decrypt.srcs/sources_1/new/round_num.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module roundnum
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Utkarsh/Documents/AES_decrypt/AES_decrypt.srcs/sources_1/new/roundnum_last.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rounndnum_l
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Utkarsh/Documents/AES_decrypt/AES_decrypt.srcs/sources_1/new/sbox1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bSbox1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Utkarsh/Documents/AES_decrypt/AES_decrypt.srcs/sources_1/new/sboxinv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bSbox
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Utkarsh/Documents/AES_decrypt/AES_decrypt.srcs/sources_1/new/aesmerged.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_decryption
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Utkarsh/Documents/AES_decrypt/AES_decrypt.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5c1d1be311464828a6d5408dc5903828 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_decryption_behav xil_defaultlib.aes_decryption xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.bSbox1
Compiling module xil_defaultlib.KeyGeneration
Compiling module xil_defaultlib.keygen
Compiling module xil_defaultlib.shiftrows
Compiling module xil_defaultlib.bSbox
Compiling module xil_defaultlib.subbytes
Compiling module xil_defaultlib.mixcolumn
Compiling module xil_defaultlib.roundnum
Compiling module xil_defaultlib.rounndnum_l
Compiling module xil_defaultlib.aes_decryption
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_decryption_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Utkarsh/Documents/AES_decrypt/AES_decrypt.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "aes_decryption_behav -key {Behavioral:sim_1:Functional:aes_decryption} -tclbatch {aes_decryption.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source aes_decryption.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'aes_decryption_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 842.086 ; gain = 24.797
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Dec 29 19:22:51 2020...
