Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Mar 13 13:48:41 2024
| Host         : st19 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file count_4_timing_summary_routed.rpt -pb count_4_timing_summary_routed.pb -rpx count_4_timing_summary_routed.rpx -warn_on_violation
| Design       : count_4
| Device       : 7s75-fgga484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6)
5. checking no_input_delay (1)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3)
------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6)
------------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    9          inf        0.000                      0                    9           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            q[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.913ns  (logic 3.980ns (67.310%)  route 1.933ns (32.690%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y113        FDCE                         0.000     0.000 r  q_reg[0]/C
    SLICE_X85Y113        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  q_reg[0]/Q
                         net (fo=4, routed)           1.933     2.389    q_OBUF[0]
    N7                   OBUF (Prop_obuf_I_O)         3.524     5.913 r  q_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.913    q[0]
    N7                                                                r  q[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            q[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.854ns  (logic 4.122ns (70.427%)  route 1.731ns (29.573%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y119        FDCE                         0.000     0.000 r  q_reg[2]/C
    SLICE_X85Y119        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  q_reg[2]/Q
                         net (fo=2, routed)           1.731     2.150    q_OBUF[2]
    M4                   OBUF (Prop_obuf_I_O)         3.703     5.854 r  q_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.854    q[2]
    M4                                                                r  q[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            q[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.683ns  (logic 3.999ns (70.364%)  route 1.684ns (29.636%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y119        FDCE                         0.000     0.000 r  q_reg[1]/C
    SLICE_X85Y119        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  q_reg[1]/Q
                         net (fo=3, routed)           1.684     2.140    q_OBUF[1]
    M2                   OBUF (Prop_obuf_I_O)         3.543     5.683 r  q_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.683    q[1]
    M2                                                                r  q[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            q_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.722ns  (logic 1.477ns (54.269%)  route 1.245ns (45.731%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N8                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N8                   IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=3, routed)           1.245     2.722    rst_IBUF
    SLICE_X85Y119        FDCE                                         f  q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            q_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.722ns  (logic 1.477ns (54.269%)  route 1.245ns (45.731%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N8                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N8                   IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=3, routed)           1.245     2.722    rst_IBUF
    SLICE_X85Y119        FDCE                                         f  q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            q_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.529ns  (logic 1.477ns (58.422%)  route 1.051ns (41.578%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N8                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N8                   IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=3, routed)           1.051     2.529    rst_IBUF
    SLICE_X85Y113        FDCE                                         f  q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            q_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.635ns  (logic 0.608ns (37.179%)  route 1.027ns (62.821%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y113        FDCE                         0.000     0.000 r  q_reg[0]/C
    SLICE_X85Y113        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  q_reg[0]/Q
                         net (fo=4, routed)           1.027     1.483    q_OBUF[0]
    SLICE_X85Y119        LUT3 (Prop_lut3_I1_O)        0.152     1.635 r  q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.635    q[2]_i_1_n_0
    SLICE_X85Y119        FDCE                                         r  q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            q_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.607ns  (logic 0.580ns (36.084%)  route 1.027ns (63.916%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y113        FDCE                         0.000     0.000 r  q_reg[0]/C
    SLICE_X85Y113        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  q_reg[0]/Q
                         net (fo=4, routed)           1.027     1.483    q_OBUF[0]
    SLICE_X85Y119        LUT2 (Prop_lut2_I0_O)        0.124     1.607 r  q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.607    q[1]_i_1_n_0
    SLICE_X85Y119        FDCE                                         r  q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            q_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.102ns  (logic 0.580ns (52.639%)  route 0.522ns (47.361%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y113        FDCE                         0.000     0.000 r  q_reg[0]/C
    SLICE_X85Y113        FDCE (Prop_fdce_C_Q)         0.456     0.456 f  q_reg[0]/Q
                         net (fo=4, routed)           0.522     0.978    q_OBUF[0]
    SLICE_X85Y113        LUT1 (Prop_lut1_I0_O)        0.124     1.102 r  q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.102    q[0]_i_1_n_0
    SLICE_X85Y113        FDCE                                         r  q_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            q_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y119        FDCE                         0.000     0.000 r  q_reg[1]/C
    SLICE_X85Y119        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  q_reg[1]/Q
                         net (fo=3, routed)           0.168     0.309    q_OBUF[1]
    SLICE_X85Y119        LUT3 (Prop_lut3_I2_O)        0.042     0.351 r  q[2]_i_1/O
                         net (fo=1, routed)           0.000     0.351    q[2]_i_1_n_0
    SLICE_X85Y119        FDCE                                         r  q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y119        FDCE                         0.000     0.000 r  q_reg[1]/C
    SLICE_X85Y119        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  q_reg[1]/Q
                         net (fo=3, routed)           0.168     0.309    q_OBUF[1]
    SLICE_X85Y119        LUT2 (Prop_lut2_I1_O)        0.045     0.354 r  q[1]_i_1/O
                         net (fo=1, routed)           0.000     0.354    q[1]_i_1_n_0
    SLICE_X85Y119        FDCE                                         r  q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.157%)  route 0.185ns (49.843%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y113        FDCE                         0.000     0.000 r  q_reg[0]/C
    SLICE_X85Y113        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  q_reg[0]/Q
                         net (fo=4, routed)           0.185     0.326    q_OBUF[0]
    SLICE_X85Y113        LUT1 (Prop_lut1_I0_O)        0.045     0.371 r  q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.371    q[0]_i_1_n_0
    SLICE_X85Y113        FDCE                                         r  q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            q_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.661ns  (logic 0.245ns (37.055%)  route 0.416ns (62.945%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N8                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N8                   IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_IBUF_inst/O
                         net (fo=3, routed)           0.416     0.661    rst_IBUF
    SLICE_X85Y113        FDCE                                         f  q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            q_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.742ns  (logic 0.245ns (33.036%)  route 0.497ns (66.964%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N8                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N8                   IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_IBUF_inst/O
                         net (fo=3, routed)           0.497     0.742    rst_IBUF
    SLICE_X85Y119        FDCE                                         f  q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            q_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.742ns  (logic 0.245ns (33.036%)  route 0.497ns (66.964%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N8                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N8                   IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_IBUF_inst/O
                         net (fo=3, routed)           0.497     0.742    rst_IBUF
    SLICE_X85Y119        FDCE                                         f  q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            q[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.724ns  (logic 1.384ns (80.323%)  route 0.339ns (19.677%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y119        FDCE                         0.000     0.000 r  q_reg[1]/C
    SLICE_X85Y119        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  q_reg[1]/Q
                         net (fo=3, routed)           0.339     0.480    q_OBUF[1]
    M2                   OBUF (Prop_obuf_I_O)         1.243     1.724 r  q_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.724    q[1]
    M2                                                                r  q[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            q[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.787ns  (logic 1.411ns (78.962%)  route 0.376ns (21.038%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y119        FDCE                         0.000     0.000 r  q_reg[2]/C
    SLICE_X85Y119        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  q_reg[2]/Q
                         net (fo=2, routed)           0.376     0.504    q_OBUF[2]
    M4                   OBUF (Prop_obuf_I_O)         1.283     1.787 r  q_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.787    q[2]
    M4                                                                r  q[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            q[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.827ns  (logic 1.366ns (74.766%)  route 0.461ns (25.234%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y113        FDCE                         0.000     0.000 r  q_reg[0]/C
    SLICE_X85Y113        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  q_reg[0]/Q
                         net (fo=4, routed)           0.461     0.602    q_OBUF[0]
    N7                   OBUF (Prop_obuf_I_O)         1.225     1.827 r  q_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.827    q[0]
    N7                                                                r  q[0] (OUT)
  -------------------------------------------------------------------    -------------------





