{
    "type": "module_graph",
    "edge_attrs": [],
    "has_edge_features": false,
    "nodes": [
        {
            "id": 0,
            "content": "op_code",
            "type": "input port"
        },
        {
            "id": 1,
            "content": "a",
            "type": "input port"
        },
        {
            "id": 2,
            "content": "b",
            "type": "input port"
        },
        {
            "id": 3,
            "content": "result",
            "type": "output port"
        },
        {
            "id": 4,
            "content": "zero",
            "type": "output port"
        },
        {
            "id": 5,
            "content": "u_adder",
            "type": "submodule"
        },
        {
            "id": 6,
            "content": "u_subtractor",
            "type": "submodule"
        },
        {
            "id": 7,
            "content": "u_and_logic",
            "type": "submodule"
        },
        {
            "id": 8,
            "content": "u_or_logic",
            "type": "submodule"
        }
    ],
    "connectivity": [
        [
            1,
            2,
            1,
            2,
            1,
            2,
            1,
            2,
            7,
            5,
            0,
            8,
            6,
            7,
            5,
            0,
            8,
            6
        ],
        [
            5,
            5,
            6,
            6,
            7,
            7,
            8,
            8,
            3,
            3,
            3,
            3,
            3,
            4,
            4,
            4,
            4,
            4
        ]
    ]
}