// Seed: 1529472509
module automatic module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_4;
  assign id_1 = -1'b0;
  assign module_2.id_0 = 0;
  wire id_5;
  wire id_6;
  wire id_7, id_8;
endmodule
module module_1 (
    id_1
);
  input wire id_1;
  assign id_2 = id_1;
  id_3(
      1, 1, -1'b0
  );
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2
  );
endmodule
module module_2 (
    output tri1 id_0,
    input  wor  id_1
);
  assign id_0 = -1;
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3
  );
endmodule
