-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition"

-- DATE "06/16/2019 21:14:02"

-- 
-- Device: Altera EP2C35F672C6 Package FBGA672
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONEII;
LIBRARY IEEE;
USE CYCLONEII.CYCLONEII_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	HostSystem IS
    PORT (
	clk_clk : IN std_logic;
	reset_reset_n : IN std_logic;
	serial_rxd : IN std_logic;
	serial_txd : OUT std_logic
	);
END HostSystem;

-- Design Ports Information
-- serial_txd	=>  Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- clk_clk	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- reset_reset_n	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- serial_rxd	=>  Location: PIN_C25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF HostSystem IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_clk_clk : std_logic;
SIGNAL ww_reset_reset_n : std_logic;
SIGNAL ww_serial_rxd : std_logic;
SIGNAL ww_serial_txd : std_logic;
SIGNAL \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a24_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a56_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a56_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a56_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a9_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a41_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a41_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a41_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a41_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a32_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a32_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a2_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a34_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a34_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a34_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a34_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a48_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a48_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a48_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a40_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a40_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a40_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a17_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a49_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a49_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a49_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a28_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a60_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a60_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a60_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a60_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \clk_clk~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \cpu|Add1~12_combout\ : std_logic;
SIGNAL \cpu|Add1~28_combout\ : std_logic;
SIGNAL \cpu|Add2~10_combout\ : std_logic;
SIGNAL \cpu|Add2~16_combout\ : std_logic;
SIGNAL \cpu|Add2~18_combout\ : std_logic;
SIGNAL \cpu|Add2~26_combout\ : std_logic;
SIGNAL \cpu|Add2~28_combout\ : std_logic;
SIGNAL \cpu|W_alu_result[13]~3_combout\ : std_logic;
SIGNAL \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset[0]~2_combout\ : std_logic;
SIGNAL \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset[0]~3\ : std_logic;
SIGNAL \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset[1]~4_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_tx|baud_rate_counter[3]~14_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_tx|baud_rate_counter[5]~18_combout\ : std_logic;
SIGNAL \cpu|E_shift_rot_cnt[2]~9_combout\ : std_logic;
SIGNAL \cpu|E_shift_rot_cnt[3]~12\ : std_logic;
SIGNAL \cpu|E_shift_rot_cnt[4]~13_combout\ : std_logic;
SIGNAL \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre[1]~8_combout\ : std_logic;
SIGNAL \cpu|Add1~30_combout\ : std_logic;
SIGNAL \cpu|Add1~34_combout\ : std_logic;
SIGNAL \cpu|Add1~38_combout\ : std_logic;
SIGNAL \cpu|Add1~46_combout\ : std_logic;
SIGNAL \cpu|Add1~52_combout\ : std_logic;
SIGNAL \cpu|Add1~58_combout\ : std_logic;
SIGNAL \cpu|Add1~60_combout\ : std_logic;
SIGNAL \cpu|Add2~30_combout\ : std_logic;
SIGNAL \cpu|Add2~32_combout\ : std_logic;
SIGNAL \cpu|Add2~34_combout\ : std_logic;
SIGNAL \cpu|Add2~36_combout\ : std_logic;
SIGNAL \cpu|Add2~38_combout\ : std_logic;
SIGNAL \cpu|Add2~40_combout\ : std_logic;
SIGNAL \cpu|Add2~44_combout\ : std_logic;
SIGNAL \cpu|Add2~46_combout\ : std_logic;
SIGNAL \cpu|Add2~52_combout\ : std_logic;
SIGNAL \cpu|Add2~58_combout\ : std_logic;
SIGNAL \cpu|Add2~60_combout\ : std_logic;
SIGNAL \countbits_0|contador_interno|Q_tmp[1]~10_combout\ : std_logic;
SIGNAL \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre[2]~10_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|Add0~0_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|Add0~2_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|Add0~12_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~0_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[3]~9_combout\ : std_logic;
SIGNAL \cpu|E_logic_result[2]~0_combout\ : std_logic;
SIGNAL \cpu|E_logic_result[3]~1_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[14]~37_combout\ : std_logic;
SIGNAL \cpu|E_logic_result[11]~6_combout\ : std_logic;
SIGNAL \cpu|E_logic_result[5]~11_combout\ : std_logic;
SIGNAL \cpu_data_master_translator_avalon_universal_master_0_agent|Equal0~0_combout\ : std_logic;
SIGNAL \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]~regout\ : std_logic;
SIGNAL \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][35]~regout\ : std_logic;
SIGNAL \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][34]~regout\ : std_logic;
SIGNAL \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][33]~regout\ : std_logic;
SIGNAL \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][32]~regout\ : std_logic;
SIGNAL \cpu_data_master_translator_avalon_universal_master_0_agent|Equal0~3_combout\ : std_logic;
SIGNAL \cpu_data_master_translator_avalon_universal_master_0_agent|Equal0~4_combout\ : std_logic;
SIGNAL \cmd_xbar_demux|WideOr0~1_combout\ : std_logic;
SIGNAL \cpu_data_master_translator|cpu_data_master_translator|write_accepted~0_combout\ : std_logic;
SIGNAL \cpu|R_wr_dst_reg~regout\ : std_logic;
SIGNAL \cpu|W_rf_wren~combout\ : std_logic;
SIGNAL \cpu|Equal101~0_combout\ : std_logic;
SIGNAL \cpu|Equal2~1_combout\ : std_logic;
SIGNAL \cpu|R_src2_lo[2]~1_combout\ : std_logic;
SIGNAL \cpu|R_ctrl_retaddr~regout\ : std_logic;
SIGNAL \cpu|D_ctrl_alu_subtract~2_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_br_cmp~1_combout\ : std_logic;
SIGNAL \cpu|R_src2_lo[7]~13_combout\ : std_logic;
SIGNAL \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]~regout\ : std_logic;
SIGNAL \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]~regout\ : std_logic;
SIGNAL \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]~regout\ : std_logic;
SIGNAL \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]~regout\ : std_logic;
SIGNAL \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]~regout\ : std_logic;
SIGNAL \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][66]~regout\ : std_logic;
SIGNAL \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~5_combout\ : std_logic;
SIGNAL \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][35]~regout\ : std_logic;
SIGNAL \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][34]~regout\ : std_logic;
SIGNAL \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ : std_logic;
SIGNAL \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][33]~regout\ : std_logic;
SIGNAL \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\ : std_logic;
SIGNAL \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][32]~regout\ : std_logic;
SIGNAL \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3_combout\ : std_logic;
SIGNAL \cmd_xbar_demux|src1_valid~combout\ : std_logic;
SIGNAL \width_adapter_002|width_adapter_002|endofpacket_reg~regout\ : std_logic;
SIGNAL \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\ : std_logic;
SIGNAL \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|comb~0_combout\ : std_logic;
SIGNAL \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|comb~1_combout\ : std_logic;
SIGNAL \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~7_combout\ : std_logic;
SIGNAL \width_adapter_003|width_adapter_003|byteen_reg~2_combout\ : std_logic;
SIGNAL \uart_s1_translator|uart_s1_translator|wait_latency_counter~3_combout\ : std_logic;
SIGNAL \width_adapter_002|width_adapter_002|use_reg~0_combout\ : std_logic;
SIGNAL \width_adapter_002|width_adapter_002|byteen_reg~1_combout\ : std_logic;
SIGNAL \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_implicit_dst_eretaddr~0_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_exception~1_combout\ : std_logic;
SIGNAL \cpu|D_wr_dst_reg~2_combout\ : std_logic;
SIGNAL \cpu|D_wr_dst_reg~3_combout\ : std_logic;
SIGNAL \cpu|E_ld_stall~1_combout\ : std_logic;
SIGNAL \cpu|av_ld_waiting_for_data_nxt~0_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte0_data_nxt[1]~8_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte0_data_nxt[1]~9_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte0_data_nxt[1]~10_combout\ : std_logic;
SIGNAL \rsp_xbar_mux|src_data[9]~2_combout\ : std_logic;
SIGNAL \memory|wren~0_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_retaddr~1_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_retaddr~2_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_retaddr~3_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_retaddr~4_combout\ : std_logic;
SIGNAL \cpu|W_rf_wr_data[0]~3_combout\ : std_logic;
SIGNAL \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\ : std_logic;
SIGNAL \cpu|E_mem_byte_en[2]~5_combout\ : std_logic;
SIGNAL \width_adapter|width_adapter|byteen_reg~6_combout\ : std_logic;
SIGNAL \width_adapter_002|width_adapter_002|endofpacket_reg~0_combout\ : std_logic;
SIGNAL \width_adapter_002|width_adapter_002|address_reg~0_combout\ : std_logic;
SIGNAL \width_adapter_003|width_adapter_003|data_reg~0_combout\ : std_logic;
SIGNAL \countbits_0|contador_bits_1|Add2~0_combout\ : std_logic;
SIGNAL \countbits_0|contador_bits_1|Add4~4_combout\ : std_logic;
SIGNAL \countbits_0|contador_bits_1|Add5~1_combout\ : std_logic;
SIGNAL \width_adapter_002|width_adapter_002|out_data[15]~1_combout\ : std_logic;
SIGNAL \width_adapter_003|width_adapter_003|data_reg~1_combout\ : std_logic;
SIGNAL \countbits_0|read_bus[9]~1_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte0_data_nxt[2]~12_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte0_data_nxt[2]~13_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte0_data_nxt[2]~14_combout\ : std_logic;
SIGNAL \cpu|E_logic_result[28]~20_combout\ : std_logic;
SIGNAL \cpu|E_logic_result[27]~21_combout\ : std_logic;
SIGNAL \cpu|E_logic_result[26]~22_combout\ : std_logic;
SIGNAL \cpu|Equal122~6_combout\ : std_logic;
SIGNAL \cpu|E_logic_result[21]~27_combout\ : std_logic;
SIGNAL \cpu|E_logic_result[15]~32_combout\ : std_logic;
SIGNAL \width_adapter_003|width_adapter_003|data_reg~2_combout\ : std_logic;
SIGNAL \width_adapter_002|width_adapter_002|data_reg~1_combout\ : std_logic;
SIGNAL \width_adapter_002|width_adapter_002|data_reg~2_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_regs|selected_read_data~0_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_regs|selected_read_data[1]~1_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_regs|selected_read_data[1]~2_combout\ : std_logic;
SIGNAL \width_adapter_002|width_adapter_002|data_reg~3_combout\ : std_logic;
SIGNAL \width_adapter_003|width_adapter_003|data_reg~3_combout\ : std_logic;
SIGNAL \cpu|D_logic_op_raw[1]~0_combout\ : std_logic;
SIGNAL \cpu|R_src2_lo[15]~16_combout\ : std_logic;
SIGNAL \cpu|E_wrctl_estatus~0_combout\ : std_logic;
SIGNAL \cpu|W_estatus_reg_inst_nxt~0_combout\ : std_logic;
SIGNAL \cpu|E_wrctl_status~0_combout\ : std_logic;
SIGNAL \width_adapter_003|width_adapter_003|data_reg~6_combout\ : std_logic;
SIGNAL \countbits_0|read_bus[11]~2_combout\ : std_logic;
SIGNAL \width_adapter_003|width_adapter_003|data_reg~7_combout\ : std_logic;
SIGNAL \countbits_0|enable_state~3_combout\ : std_logic;
SIGNAL \width_adapter_002|width_adapter_002|out_data[1]~9_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|delayed_unxrx_in_processxx3~regout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|framing_error~0_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|rx_char_ready~regout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_regs|selected_read_data[7]~5_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_regs|selected_read_data~7_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_regs|selected_read_data[2]~8_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_regs|selected_read_data[2]~9_combout\ : std_logic;
SIGNAL \cpu|E_shift_rot_result_nxt[30]~19_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_regs|selected_read_data~12_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|rx_overrun~regout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_regs|selected_read_data[3]~13_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_regs|selected_read_data[3]~14_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_tx|tx_shift_empty~regout\ : std_logic;
SIGNAL \cpu|E_shift_rot_result_nxt[18]~20_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[15]~39_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[15]~40_combout\ : std_logic;
SIGNAL \width_adapter_002|width_adapter_002|data_reg~6_combout\ : std_logic;
SIGNAL \width_adapter_002|width_adapter_002|data_reg~13_combout\ : std_logic;
SIGNAL \width_adapter_002|width_adapter_002|data_reg~15_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[3]~8_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[23]~43_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[23]~44_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[26]~49_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[26]~50_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|rx_char_ready~0_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|rx_rd_strobe_onset~2_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|rx_char_ready~1_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[30]~55_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[30]~56_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[29]~57_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[29]~58_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[28]~59_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[27]~61_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[21]~63_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[19]~67_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[19]~68_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[17]~71_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[17]~72_combout\ : std_logic;
SIGNAL \cpu|E_shift_rot_result_nxt[29]~21_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|rx_overrun~0_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_tx|tx_shift_empty~0_combout\ : std_logic;
SIGNAL \cpu|E_shift_rot_result_nxt[19]~22_combout\ : std_logic;
SIGNAL \cpu|E_shift_rot_result_nxt[22]~23_combout\ : std_logic;
SIGNAL \cpu|E_shift_rot_result_nxt[23]~24_combout\ : std_logic;
SIGNAL \cpu|E_shift_rot_result_nxt[24]~25_combout\ : std_logic;
SIGNAL \cpu|E_shift_rot_result_nxt[28]~28_combout\ : std_logic;
SIGNAL \cpu|E_shift_rot_result_nxt[21]~30_combout\ : std_logic;
SIGNAL \cpu|E_shift_rot_result_nxt[20]~31_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|baud_rate_counter~1_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|baud_rate_counter~6_combout\ : std_logic;
SIGNAL \width_adapter_002|width_adapter_002|count~5_combout\ : std_logic;
SIGNAL \width_adapter|width_adapter|data_reg~65_combout\ : std_logic;
SIGNAL \width_adapter|width_adapter|data_reg~66_combout\ : std_logic;
SIGNAL \width_adapter|width_adapter|data_reg~67_combout\ : std_logic;
SIGNAL \width_adapter|width_adapter|data_reg~68_combout\ : std_logic;
SIGNAL \width_adapter|width_adapter|data_reg~69_combout\ : std_logic;
SIGNAL \width_adapter|width_adapter|data_reg~71_combout\ : std_logic;
SIGNAL \width_adapter|width_adapter|data_reg~82_combout\ : std_logic;
SIGNAL \width_adapter|width_adapter|data_reg~89_combout\ : std_logic;
SIGNAL \width_adapter|width_adapter|data_reg~90_combout\ : std_logic;
SIGNAL \width_adapter|width_adapter|data_reg~91_combout\ : std_logic;
SIGNAL \width_adapter|width_adapter|data_reg~95_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[15]~74_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[23]~76_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[26]~79_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[30]~82_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[29]~83_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[19]~88_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[17]~90_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_alu_force_xor~9_combout\ : std_logic;
SIGNAL \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]~feeder_combout\ : std_logic;
SIGNAL \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][66]~feeder_combout\ : std_logic;
SIGNAL \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][35]~feeder_combout\ : std_logic;
SIGNAL \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][34]~feeder_combout\ : std_logic;
SIGNAL \uart_s1_translator|uart_s1_translator|av_readdata_pre[1]~feeder_combout\ : std_logic;
SIGNAL \uart_s1_translator|uart_s1_translator|av_readdata_pre[3]~feeder_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|delayed_unxrx_in_processxx3~feeder_combout\ : std_logic;
SIGNAL \clk_clk~combout\ : std_logic;
SIGNAL \clk_clk~clkctrl_outclk\ : std_logic;
SIGNAL \cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~feeder_combout\ : std_logic;
SIGNAL \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ : std_logic;
SIGNAL \reset_reset_n~combout\ : std_logic;
SIGNAL \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ : std_logic;
SIGNAL \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ : std_logic;
SIGNAL \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\ : std_logic;
SIGNAL \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\ : std_logic;
SIGNAL \cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\ : std_logic;
SIGNAL \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]~regout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|arb|top_priority_reg[0]~3_combout\ : std_logic;
SIGNAL \memory_s1_translator|memory_s1_translator|read_latency_shift_reg~2_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|src_valid~0_combout\ : std_logic;
SIGNAL \cpu|E_shift_rot_cnt[0]~5_combout\ : std_logic;
SIGNAL \width_adapter|width_adapter|ShiftLeft2~9_combout\ : std_logic;
SIGNAL \width_adapter|width_adapter|data_reg~72_combout\ : std_logic;
SIGNAL \width_adapter|width_adapter|always8~0_combout\ : std_logic;
SIGNAL \width_adapter|width_adapter|data_reg~73_combout\ : std_logic;
SIGNAL \width_adapter|width_adapter|out_byteen_field~2_combout\ : std_logic;
SIGNAL \width_adapter|width_adapter|byteen_reg~1_combout\ : std_logic;
SIGNAL \width_adapter|width_adapter|out_byteen_field~3_combout\ : std_logic;
SIGNAL \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ : std_logic;
SIGNAL \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\ : std_logic;
SIGNAL \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~regout\ : std_logic;
SIGNAL \width_adapter|width_adapter|data_reg~88_combout\ : std_logic;
SIGNAL \cpu|F_pc_plus_one[0]~1\ : std_logic;
SIGNAL \cpu|F_pc_plus_one[1]~3\ : std_logic;
SIGNAL \cpu|F_pc_plus_one[2]~5\ : std_logic;
SIGNAL \cpu|F_pc_plus_one[3]~6_combout\ : std_logic;
SIGNAL \cpu|d_writedata[24]~0_combout\ : std_logic;
SIGNAL \cpu|d_writedata[8]~feeder_combout\ : std_logic;
SIGNAL \width_adapter|width_adapter|ShiftLeft2~8_combout\ : std_logic;
SIGNAL \cpu|Equal2~3_combout\ : std_logic;
SIGNAL \cpu|Equal2~0_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_br_cmp~0_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_br_cmp~2_combout\ : std_logic;
SIGNAL \cpu|R_ctrl_br_cmp~regout\ : std_logic;
SIGNAL \cpu|E_alu_result~36_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_ld~4_combout\ : std_logic;
SIGNAL \cpu|R_ctrl_ld~regout\ : std_logic;
SIGNAL \cpu|W_rf_wr_data[2]~2_combout\ : std_logic;
SIGNAL \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][109]~regout\ : std_logic;
SIGNAL \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~8_combout\ : std_logic;
SIGNAL \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][109]~regout\ : std_logic;
SIGNAL \rsp_xbar_mux|src_payload~20_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte1_data[7]~1_combout\ : std_logic;
SIGNAL \rsp_xbar_demux_001|src0_valid~combout\ : std_logic;
SIGNAL \cpu|F_valid~0_combout\ : std_logic;
SIGNAL \cpu|D_valid~regout\ : std_logic;
SIGNAL \cpu|R_valid~regout\ : std_logic;
SIGNAL \cpu|E_new_inst~regout\ : std_logic;
SIGNAL \cpu|D_ctrl_st~0_combout\ : std_logic;
SIGNAL \cpu|R_ctrl_st~regout\ : std_logic;
SIGNAL \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][17]~regout\ : std_logic;
SIGNAL \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]~regout\ : std_logic;
SIGNAL \cpu|D_ctrl_jmp_direct~0_combout\ : std_logic;
SIGNAL \cpu|R_ctrl_jmp_direct~regout\ : std_logic;
SIGNAL \width_adapter|width_adapter|byteen_reg~0_combout\ : std_logic;
SIGNAL \width_adapter|width_adapter|out_byteen_field~1_combout\ : std_logic;
SIGNAL \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]~regout\ : std_logic;
SIGNAL \width_adapter|width_adapter|data_reg~92_combout\ : std_logic;
SIGNAL \width_adapter|width_adapter|ShiftLeft2~24_combout\ : std_logic;
SIGNAL \cpu|W_alu_result[5]~11_combout\ : std_logic;
SIGNAL \width_adapter|width_adapter|ShiftLeft2~11_combout\ : std_logic;
SIGNAL \rsp_xbar_mux|src_payload~22_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte1_data[6]~2_combout\ : std_logic;
SIGNAL \rsp_xbar_mux|src_payload~26_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte2_data[6]~2_combout\ : std_logic;
SIGNAL \width_adapter|width_adapter|ShiftLeft2~28_combout\ : std_logic;
SIGNAL \width_adapter|width_adapter|ShiftLeft2~29_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[1]~9_combout\ : std_logic;
SIGNAL \serial_rxd~combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|the_altera_std_synchronizer|din_s1~regout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|delayed_unxsync_rxdxx1~feeder_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|delayed_unxsync_rxdxx1~regout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|Add0~5\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|Add0~6_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|baud_rate_counter~4_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|Add0~7\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|Add0~8_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|baud_rate_counter~3_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|Add0~9\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|Add0~10_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|baud_rate_counter~2_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|Add0~11\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|Add0~13\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|Add0~14_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|baud_rate_counter~0_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|Equal0~0_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|rxd_edge~combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|baud_rate_counter~7_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|Add0~1\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|Add0~3\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|Add0~4_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|baud_rate_counter~5_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|Equal0~1_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|baud_clk_en~2_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|baud_clk_en~regout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]~0_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[0]~1_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|always4~0_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|do_start_rx~regout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[9]~2_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[8]~3_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|got_new_char~combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_regs|selected_read_data~4_combout\ : std_logic;
SIGNAL \width_adapter|width_adapter|data_reg~94_combout\ : std_logic;
SIGNAL \cpu|W_alu_result[3]~1_combout\ : std_logic;
SIGNAL \cpu|E_shift_rot_result_nxt[4]~2_combout\ : std_logic;
SIGNAL \width_adapter_002|width_adapter_002|out_data[14]~2_combout\ : std_logic;
SIGNAL \cpu|d_writedata[13]~feeder_combout\ : std_logic;
SIGNAL \width_adapter_002|width_adapter_002|out_data[13]~0_combout\ : std_logic;
SIGNAL \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_read~0_combout\ : std_logic;
SIGNAL \countbits_0|read_bus~0_combout\ : std_logic;
SIGNAL \countbits_0|contador_interno|Q_tmp[0]~8_combout\ : std_logic;
SIGNAL \width_adapter_002|width_adapter_002|data_reg~12_combout\ : std_logic;
SIGNAL \width_adapter_002|width_adapter_002|data_reg[13]~0_combout\ : std_logic;
SIGNAL \width_adapter_002|width_adapter_002|out_data[0]~8_combout\ : std_logic;
SIGNAL \cpu|W_rf_wr_data[11]~11_combout\ : std_logic;
SIGNAL \rsp_xbar_mux|src_payload~24_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte1_data[4]~4_combout\ : std_logic;
SIGNAL \rsp_xbar_mux|src_payload~23_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte1_data[5]~3_combout\ : std_logic;
SIGNAL \cpu|W_rf_wr_data[14]~8_combout\ : std_logic;
SIGNAL \cpu|W_rf_wr_data[15]~17_combout\ : std_logic;
SIGNAL \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][46]~regout\ : std_logic;
SIGNAL \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~10_combout\ : std_logic;
SIGNAL \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][40]~feeder_combout\ : std_logic;
SIGNAL \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|read_latency_shift_reg~1_combout\ : std_logic;
SIGNAL \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\ : std_logic;
SIGNAL \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][40]~regout\ : std_logic;
SIGNAL \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|comb~0_combout\ : std_logic;
SIGNAL \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base[1]~0_combout\ : std_logic;
SIGNAL \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]~regout\ : std_logic;
SIGNAL \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4_combout\ : std_logic;
SIGNAL \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]~regout\ : std_logic;
SIGNAL \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ : std_logic;
SIGNAL \rsp_xbar_mux|src_payload~21_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte2_data[0]~7_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_b_is_dst~2_combout\ : std_logic;
SIGNAL \cpu|R_ctrl_ld_signed~regout\ : std_logic;
SIGNAL \cpu|av_ld_byte3_data_nxt~15_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte3_data_nxt~19_combout\ : std_logic;
SIGNAL \cpu|Add2~0_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte2_data[1]~0_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte3_data_nxt~8_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte3_data_nxt~16_combout\ : std_logic;
SIGNAL \cpu|W_rf_wr_data[17]~33_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte2_data[2]~6_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte3_data_nxt~14_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte3_data_nxt~18_combout\ : std_logic;
SIGNAL \cpu|Equal2~9_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_shift_logical~0_combout\ : std_logic;
SIGNAL \cpu|R_ctrl_shift_rot~feeder_combout\ : std_logic;
SIGNAL \cpu|R_ctrl_shift_rot~regout\ : std_logic;
SIGNAL \cpu|W_alu_result[27]~14_combout\ : std_logic;
SIGNAL \cpu|W_alu_result[27]~15_combout\ : std_logic;
SIGNAL \cpu|E_src2[18]~13_combout\ : std_logic;
SIGNAL \width_adapter|width_adapter|data_reg~85_combout\ : std_logic;
SIGNAL \cpu|d_writedata[10]~feeder_combout\ : std_logic;
SIGNAL \width_adapter|width_adapter|data_reg~79_combout\ : std_logic;
SIGNAL \width_adapter|width_adapter|data_reg~81_combout\ : std_logic;
SIGNAL \width_adapter|width_adapter|ShiftLeft2~18_combout\ : std_logic;
SIGNAL \width_adapter|width_adapter|ShiftLeft2~21_combout\ : std_logic;
SIGNAL \width_adapter|width_adapter|ShiftLeft2~15_combout\ : std_logic;
SIGNAL \cpu|d_writedata[15]~feeder_combout\ : std_logic;
SIGNAL \width_adapter|width_adapter|ShiftLeft2~17_combout\ : std_logic;
SIGNAL \cpu|Equal2~4_combout\ : std_logic;
SIGNAL \cpu|Equal2~13_combout\ : std_logic;
SIGNAL \cpu|Equal2~2_combout\ : std_logic;
SIGNAL \cpu|Equal2~7_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_unsigned_lo_imm16~0_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_unsigned_lo_imm16~1_combout\ : std_logic;
SIGNAL \cpu|R_ctrl_unsigned_lo_imm16~regout\ : std_logic;
SIGNAL \cpu|R_src2_hi~2_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_hi_imm16~0_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_hi_imm16~1_combout\ : std_logic;
SIGNAL \cpu|R_ctrl_hi_imm16~regout\ : std_logic;
SIGNAL \cpu|E_src2[17]~0_combout\ : std_logic;
SIGNAL \width_adapter|width_adapter|data_reg~74_combout\ : std_logic;
SIGNAL \width_adapter|width_adapter|byteen_reg~7_combout\ : std_logic;
SIGNAL \width_adapter|width_adapter|out_byteen_field~11_combout\ : std_logic;
SIGNAL \width_adapter|width_adapter|data_reg~78_combout\ : std_logic;
SIGNAL \width_adapter|width_adapter|data_reg~83_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte2_data[3]~5_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte3_data_nxt~13_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte3_data_nxt~17_combout\ : std_logic;
SIGNAL \cpu|W_rf_wr_data[19]~31_combout\ : std_logic;
SIGNAL \cpu|E_src2[20]~11_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_alu_force_xor~5_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_alu_force_xor~6_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_alu_force_xor~7_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_alu_force_xor~8_combout\ : std_logic;
SIGNAL \cpu|D_logic_op[1]~0_combout\ : std_logic;
SIGNAL \cpu|E_logic_result[20]~28_combout\ : std_logic;
SIGNAL \cpu|E_src2[22]~9_combout\ : std_logic;
SIGNAL \cpu|E_logic_result[22]~26_combout\ : std_logic;
SIGNAL \cpu|W_rf_wr_data[23]~19_combout\ : std_logic;
SIGNAL \cpu|W_rf_wr_data[26]~22_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte3_data_nxt~11_combout\ : std_logic;
SIGNAL \cpu|W_rf_wr_data[29]~26_combout\ : std_logic;
SIGNAL \cpu|W_rf_wr_data[30]~25_combout\ : std_logic;
SIGNAL \cpu|R_src2_hi[15]~0_combout\ : std_logic;
SIGNAL \cpu|R_src2_hi[15]~1_combout\ : std_logic;
SIGNAL \cpu|Equal2~6_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_logic~9_combout\ : std_logic;
SIGNAL \cpu|E_invert_arith_src_msb~0_combout\ : std_logic;
SIGNAL \cpu|E_invert_arith_src_msb~1_combout\ : std_logic;
SIGNAL \cpu|E_invert_arith_src_msb~regout\ : std_logic;
SIGNAL \cpu|R_src1[30]~47_combout\ : std_logic;
SIGNAL \cpu|R_src1[29]~48_combout\ : std_logic;
SIGNAL \cpu|R_src1[28]~49_combout\ : std_logic;
SIGNAL \cpu|E_src2[26]~5_combout\ : std_logic;
SIGNAL \cpu|R_src1[25]~52_combout\ : std_logic;
SIGNAL \cpu|E_src2[23]~8_combout\ : std_logic;
SIGNAL \cpu|R_src1[21]~56_combout\ : std_logic;
SIGNAL \cpu|R_src1[20]~57_combout\ : std_logic;
SIGNAL \cpu|R_src1[19]~58_combout\ : std_logic;
SIGNAL \cpu|R_src1[18]~59_combout\ : std_logic;
SIGNAL \cpu|R_src1[17]~60_combout\ : std_logic;
SIGNAL \cpu|R_src1[16]~61_combout\ : std_logic;
SIGNAL \cpu|R_src1[15]~45_combout\ : std_logic;
SIGNAL \cpu|R_src2_lo[13]~7_combout\ : std_logic;
SIGNAL \cpu|E_src1[12]~4_combout\ : std_logic;
SIGNAL \cpu|E_src1[9]~7_combout\ : std_logic;
SIGNAL \cpu|F_pc_plus_one[3]~7\ : std_logic;
SIGNAL \cpu|F_pc_plus_one[4]~9\ : std_logic;
SIGNAL \cpu|F_pc_plus_one[5]~11\ : std_logic;
SIGNAL \cpu|F_pc_plus_one[6]~13\ : std_logic;
SIGNAL \cpu|F_pc_plus_one[7]~14_combout\ : std_logic;
SIGNAL \width_adapter|width_adapter|ShiftLeft2~12_combout\ : std_logic;
SIGNAL \width_adapter|width_adapter|data_reg~75_combout\ : std_logic;
SIGNAL \cpu|d_writedata[27]~6_combout\ : std_logic;
SIGNAL \cpu|d_writedata[11]~feeder_combout\ : std_logic;
SIGNAL \width_adapter|width_adapter|data_reg~77_combout\ : std_logic;
SIGNAL \width_adapter|width_adapter|data_reg~76_combout\ : std_logic;
SIGNAL \cpu|E_src1[5]~11_combout\ : std_logic;
SIGNAL \cpu|R_src2_lo[3]~4_combout\ : std_logic;
SIGNAL \cpu|R_src2_lo[1]~2_combout\ : std_logic;
SIGNAL \cpu|Add1~1\ : std_logic;
SIGNAL \cpu|Add1~3\ : std_logic;
SIGNAL \cpu|Add1~5\ : std_logic;
SIGNAL \cpu|Add1~7\ : std_logic;
SIGNAL \cpu|Add1~9\ : std_logic;
SIGNAL \cpu|Add1~11\ : std_logic;
SIGNAL \cpu|Add1~13\ : std_logic;
SIGNAL \cpu|Add1~15\ : std_logic;
SIGNAL \cpu|Add1~17\ : std_logic;
SIGNAL \cpu|Add1~18_combout\ : std_logic;
SIGNAL \cpu|F_pc[7]~5_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_break~0_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_break~1_combout\ : std_logic;
SIGNAL \cpu|R_ctrl_break~regout\ : std_logic;
SIGNAL \cpu|D_ctrl_exception~0_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_exception~2_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_exception~4_combout\ : std_logic;
SIGNAL \cpu|Equal101~3_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_exception~5_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_exception~3_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_exception~combout\ : std_logic;
SIGNAL \cpu|R_ctrl_exception~regout\ : std_logic;
SIGNAL \cpu|W_status_reg_pie_inst_nxt~2_combout\ : std_logic;
SIGNAL \cpu|Equal101~4_combout\ : std_logic;
SIGNAL \cpu|Equal101~5_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_uncond_cti_non_br~0_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_uncond_cti_non_br~1_combout\ : std_logic;
SIGNAL \cpu|R_ctrl_uncond_cti_non_br~regout\ : std_logic;
SIGNAL \cpu|D_logic_op_raw[0]~1_combout\ : std_logic;
SIGNAL \cpu|E_src2[30]~1_combout\ : std_logic;
SIGNAL \cpu|E_logic_result[30]~18_combout\ : std_logic;
SIGNAL \cpu|E_src2[29]~2_combout\ : std_logic;
SIGNAL \cpu|E_logic_result[29]~19_combout\ : std_logic;
SIGNAL \cpu|E_logic_result[17]~16_combout\ : std_logic;
SIGNAL \cpu|Equal122~5_combout\ : std_logic;
SIGNAL \cpu|E_src2[16]~14_combout\ : std_logic;
SIGNAL \width_adapter|width_adapter|ShiftLeft2~14_combout\ : std_logic;
SIGNAL \width_adapter|width_adapter|ShiftLeft2~19_combout\ : std_logic;
SIGNAL \width_adapter|width_adapter|ShiftLeft2~20_combout\ : std_logic;
SIGNAL \width_adapter|width_adapter|data_reg~84_combout\ : std_logic;
SIGNAL \cpu|E_logic_result[16]~31_combout\ : std_logic;
SIGNAL \cpu|E_logic_result[19]~29_combout\ : std_logic;
SIGNAL \cpu|Equal122~8_combout\ : std_logic;
SIGNAL \cpu|E_logic_result[23]~25_combout\ : std_logic;
SIGNAL \cpu|Equal122~7_combout\ : std_logic;
SIGNAL \cpu|Equal122~9_combout\ : std_logic;
SIGNAL \cpu|R_src2_lo[10]~10_combout\ : std_logic;
SIGNAL \cpu|E_logic_result[10]~7_combout\ : std_logic;
SIGNAL \cpu|Equal122~2_combout\ : std_logic;
SIGNAL \cpu|E_logic_result[1]~13_combout\ : std_logic;
SIGNAL \cpu|E_logic_result[7]~10_combout\ : std_logic;
SIGNAL \cpu|Equal122~3_combout\ : std_logic;
SIGNAL \cpu|E_src1[13]~3_combout\ : std_logic;
SIGNAL \cpu|Add1~19\ : std_logic;
SIGNAL \cpu|Add1~21\ : std_logic;
SIGNAL \cpu|Add1~23\ : std_logic;
SIGNAL \cpu|Add1~25\ : std_logic;
SIGNAL \cpu|Add1~26_combout\ : std_logic;
SIGNAL \cpu|E_arith_result[13]~1_combout\ : std_logic;
SIGNAL \cpu|F_pc_no_crst_nxt[11]~1_combout\ : std_logic;
SIGNAL \cpu|av_ld_waiting_for_data~regout\ : std_logic;
SIGNAL \cpu|av_ld_waiting_for_data_nxt~1_combout\ : std_logic;
SIGNAL \cpu|E_ld_stall~2_combout\ : std_logic;
SIGNAL \cpu|W_valid~0_combout\ : std_logic;
SIGNAL \cpu|W_valid~regout\ : std_logic;
SIGNAL \cpu|F_pc_plus_one[10]~21\ : std_logic;
SIGNAL \cpu|F_pc_plus_one[11]~22_combout\ : std_logic;
SIGNAL \cpu|E_logic_result[13]~4_combout\ : std_logic;
SIGNAL \cpu|E_logic_result[12]~5_combout\ : std_logic;
SIGNAL \cpu|Equal122~0_combout\ : std_logic;
SIGNAL \cpu|E_logic_result[0]~14_combout\ : std_logic;
SIGNAL \cpu|E_logic_result[0]~15_combout\ : std_logic;
SIGNAL \cpu|Equal122~1_combout\ : std_logic;
SIGNAL \cpu|Equal122~4_combout\ : std_logic;
SIGNAL \cpu|Equal122~10_combout\ : std_logic;
SIGNAL \cpu|R_src1[31]~46_combout\ : std_logic;
SIGNAL \cpu|E_src2[27]~4_combout\ : std_logic;
SIGNAL \cpu|E_src2[24]~7_combout\ : std_logic;
SIGNAL \cpu|R_src1[23]~54_combout\ : std_logic;
SIGNAL \cpu|Add1~41\ : std_logic;
SIGNAL \cpu|Add1~43\ : std_logic;
SIGNAL \cpu|Add1~45\ : std_logic;
SIGNAL \cpu|Add1~47\ : std_logic;
SIGNAL \cpu|Add1~49\ : std_logic;
SIGNAL \cpu|Add1~51\ : std_logic;
SIGNAL \cpu|Add1~53\ : std_logic;
SIGNAL \cpu|Add1~55\ : std_logic;
SIGNAL \cpu|Add1~57\ : std_logic;
SIGNAL \cpu|Add1~59\ : std_logic;
SIGNAL \cpu|Add1~61\ : std_logic;
SIGNAL \cpu|Add1~63\ : std_logic;
SIGNAL \cpu|Add1~64_combout\ : std_logic;
SIGNAL \cpu|Add2~63\ : std_logic;
SIGNAL \cpu|Add2~64_combout\ : std_logic;
SIGNAL \cpu|E_arith_result[32]~5_combout\ : std_logic;
SIGNAL \cpu|E_cmp_result~0_combout\ : std_logic;
SIGNAL \cpu|W_cmp_result~regout\ : std_logic;
SIGNAL \cpu|F_pc_sel_nxt~0_combout\ : std_logic;
SIGNAL \cpu|F_pc_sel_nxt.10~0_combout\ : std_logic;
SIGNAL \cpu|F_pc_plus_one[7]~15\ : std_logic;
SIGNAL \cpu|F_pc_plus_one[8]~16_combout\ : std_logic;
SIGNAL \cpu|F_pc_plus_one[8]~17\ : std_logic;
SIGNAL \cpu|F_pc_plus_one[9]~19\ : std_logic;
SIGNAL \cpu|F_pc_plus_one[10]~20_combout\ : std_logic;
SIGNAL \cpu|R_src2_lo[5]~15_combout\ : std_logic;
SIGNAL \cpu|Add2~1\ : std_logic;
SIGNAL \cpu|Add2~3\ : std_logic;
SIGNAL \cpu|Add2~5\ : std_logic;
SIGNAL \cpu|Add2~7\ : std_logic;
SIGNAL \cpu|Add2~9\ : std_logic;
SIGNAL \cpu|Add2~11\ : std_logic;
SIGNAL \cpu|Add2~13\ : std_logic;
SIGNAL \cpu|Add2~15\ : std_logic;
SIGNAL \cpu|Add2~17\ : std_logic;
SIGNAL \cpu|Add2~19\ : std_logic;
SIGNAL \cpu|Add2~21\ : std_logic;
SIGNAL \cpu|Add2~23\ : std_logic;
SIGNAL \cpu|Add2~25\ : std_logic;
SIGNAL \cpu|Add2~27\ : std_logic;
SIGNAL \cpu|Add2~29\ : std_logic;
SIGNAL \cpu|Add2~31\ : std_logic;
SIGNAL \cpu|Add2~33\ : std_logic;
SIGNAL \cpu|Add2~35\ : std_logic;
SIGNAL \cpu|Add2~37\ : std_logic;
SIGNAL \cpu|Add2~39\ : std_logic;
SIGNAL \cpu|Add2~41\ : std_logic;
SIGNAL \cpu|Add2~43\ : std_logic;
SIGNAL \cpu|Add2~45\ : std_logic;
SIGNAL \cpu|Add2~47\ : std_logic;
SIGNAL \cpu|Add2~49\ : std_logic;
SIGNAL \cpu|Add2~51\ : std_logic;
SIGNAL \cpu|Add2~53\ : std_logic;
SIGNAL \cpu|Add2~55\ : std_logic;
SIGNAL \cpu|Add2~57\ : std_logic;
SIGNAL \cpu|Add2~59\ : std_logic;
SIGNAL \cpu|Add2~61\ : std_logic;
SIGNAL \cpu|Add2~62_combout\ : std_logic;
SIGNAL \cpu|Add1~62_combout\ : std_logic;
SIGNAL \cpu|E_shift_rot_result_nxt[31]~17_combout\ : std_logic;
SIGNAL \cpu|E_logic_result[31]~17_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[31]~53_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[31]~54_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[31]~81_combout\ : std_logic;
SIGNAL \cpu|W_rf_wr_data[31]~24_combout\ : std_logic;
SIGNAL \cpu|E_src2[28]~3_combout\ : std_logic;
SIGNAL \cpu|Add1~56_combout\ : std_logic;
SIGNAL \cpu|Add2~56_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[28]~60_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[28]~84_combout\ : std_logic;
SIGNAL \cpu|W_rf_wr_data[28]~27_combout\ : std_logic;
SIGNAL \cpu|R_src1[27]~50_combout\ : std_logic;
SIGNAL \cpu|Add2~54_combout\ : std_logic;
SIGNAL \cpu|Add1~54_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[27]~62_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[27]~85_combout\ : std_logic;
SIGNAL \cpu|W_rf_wr_data[27]~28_combout\ : std_logic;
SIGNAL \cpu|E_src2[25]~6_combout\ : std_logic;
SIGNAL \cpu|E_logic_result[25]~23_combout\ : std_logic;
SIGNAL \cpu|E_shift_rot_result_nxt[27]~29_combout\ : std_logic;
SIGNAL \cpu|E_shift_rot_result_nxt[26]~27_combout\ : std_logic;
SIGNAL \cpu|R_src1[26]~51_combout\ : std_logic;
SIGNAL \cpu|E_shift_rot_result_nxt[25]~26_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[25]~47_combout\ : std_logic;
SIGNAL \cpu|Add2~50_combout\ : std_logic;
SIGNAL \cpu|Add1~50_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[25]~48_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[25]~78_combout\ : std_logic;
SIGNAL \cpu|W_rf_wr_data[25]~21_combout\ : std_logic;
SIGNAL \cpu|R_src1[24]~53_combout\ : std_logic;
SIGNAL \cpu|E_logic_result[24]~24_combout\ : std_logic;
SIGNAL \cpu|Add2~48_combout\ : std_logic;
SIGNAL \cpu|Add1~48_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[24]~45_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[24]~46_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[24]~77_combout\ : std_logic;
SIGNAL \cpu|W_rf_wr_data[24]~20_combout\ : std_logic;
SIGNAL \cpu|R_src1[22]~55_combout\ : std_logic;
SIGNAL \cpu|Add1~44_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[22]~41_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[22]~42_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[22]~75_combout\ : std_logic;
SIGNAL \cpu|W_rf_wr_data[22]~18_combout\ : std_logic;
SIGNAL \cpu|E_src2[21]~10_combout\ : std_logic;
SIGNAL \cpu|Add1~42_combout\ : std_logic;
SIGNAL \cpu|Add2~42_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[21]~64_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[21]~86_combout\ : std_logic;
SIGNAL \cpu|W_rf_wr_data[21]~29_combout\ : std_logic;
SIGNAL \cpu|E_src2[19]~12_combout\ : std_logic;
SIGNAL \cpu|Add1~37\ : std_logic;
SIGNAL \cpu|Add1~39\ : std_logic;
SIGNAL \cpu|Add1~40_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[20]~65_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[20]~66_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[20]~87_combout\ : std_logic;
SIGNAL \cpu|W_rf_wr_data[20]~30_combout\ : std_logic;
SIGNAL \cpu|d_writedata[6]~feeder_combout\ : std_logic;
SIGNAL \cpu|D_iw[7]~feeder_combout\ : std_logic;
SIGNAL \cpu|R_src2_lo[14]~6_combout\ : std_logic;
SIGNAL \cpu|Add1~27\ : std_logic;
SIGNAL \cpu|Add1~29\ : std_logic;
SIGNAL \cpu|Add1~31\ : std_logic;
SIGNAL \cpu|Add1~33\ : std_logic;
SIGNAL \cpu|Add1~35\ : std_logic;
SIGNAL \cpu|Add1~36_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[18]~69_combout\ : std_logic;
SIGNAL \cpu|E_logic_result[18]~30_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[18]~70_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[18]~89_combout\ : std_logic;
SIGNAL \cpu|W_rf_wr_data[18]~32_combout\ : std_logic;
SIGNAL \cpu|R_src1[0]~43_combout\ : std_logic;
SIGNAL \cpu|Add1~0_combout\ : std_logic;
SIGNAL \cpu|E_arith_result[0]~3_combout\ : std_logic;
SIGNAL \cpu|W_alu_result[0]~13_combout\ : std_logic;
SIGNAL \cpu|av_ld_rshift8~0_combout\ : std_logic;
SIGNAL \cpu|av_ld_rshift8~1_combout\ : std_logic;
SIGNAL \cpu|Add1~32_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[16]~51_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[16]~52_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[16]~80_combout\ : std_logic;
SIGNAL \cpu|W_rf_wr_data[16]~23_combout\ : std_logic;
SIGNAL \cpu|E_st_data[19]~4_combout\ : std_logic;
SIGNAL \width_adapter|width_adapter|ShiftLeft2~23_combout\ : std_logic;
SIGNAL \cpu|E_st_data[21]~7_combout\ : std_logic;
SIGNAL \width_adapter|width_adapter|ShiftLeft2~26_combout\ : std_logic;
SIGNAL \width_adapter|width_adapter|byteen_reg~5_combout\ : std_logic;
SIGNAL \width_adapter|width_adapter|out_byteen_field~9_combout\ : std_logic;
SIGNAL \width_adapter|width_adapter|data_reg~87_combout\ : std_logic;
SIGNAL \rsp_xbar_mux|src_payload~27_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte2_data[5]~3_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte1_data_en~0_combout\ : std_logic;
SIGNAL \cpu|W_rf_wr_data[13]~9_combout\ : std_logic;
SIGNAL \cpu|E_st_data[22]~0_combout\ : std_logic;
SIGNAL \width_adapter|width_adapter|ShiftLeft2~3_combout\ : std_logic;
SIGNAL \cpu|E_st_data[23]~1_combout\ : std_logic;
SIGNAL \width_adapter|width_adapter|ShiftLeft2~4_combout\ : std_logic;
SIGNAL \width_adapter|width_adapter|data_reg~80_combout\ : std_logic;
SIGNAL \width_adapter|width_adapter|data_reg~86_combout\ : std_logic;
SIGNAL \rsp_xbar_mux|src_payload~28_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte2_data[4]~4_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte3_data_nxt~12_combout\ : std_logic;
SIGNAL \cpu|W_alu_result[12]~4_combout\ : std_logic;
SIGNAL \cpu|E_shift_rot_result_nxt[9]~8_combout\ : std_logic;
SIGNAL \cpu|E_shift_rot_result_nxt[10]~7_combout\ : std_logic;
SIGNAL \cpu|E_shift_rot_result_nxt[11]~6_combout\ : std_logic;
SIGNAL \cpu|E_src1[11]~5_combout\ : std_logic;
SIGNAL \cpu|F_pc_plus_one[9]~18_combout\ : std_logic;
SIGNAL \cpu|E_shift_rot_result_nxt[17]~18_combout\ : std_logic;
SIGNAL \cpu|E_shift_rot_result_nxt[16]~16_combout\ : std_logic;
SIGNAL \cpu|E_shift_rot_result_nxt[15]~14_combout\ : std_logic;
SIGNAL \cpu|E_shift_rot_result_nxt[14]~3_combout\ : std_logic;
SIGNAL \cpu|E_shift_rot_result_nxt[13]~4_combout\ : std_logic;
SIGNAL \cpu|E_shift_rot_result_nxt[12]~5_combout\ : std_logic;
SIGNAL \cpu|W_rf_wr_data[12]~10_combout\ : std_logic;
SIGNAL \cpu|d_writedata[26]~2_combout\ : std_logic;
SIGNAL \width_adapter_002|width_adapter_002|data_reg~7_combout\ : std_logic;
SIGNAL \width_adapter_002|width_adapter_002|data_reg~5_combout\ : std_logic;
SIGNAL \countbits_0|enable_state~1_combout\ : std_logic;
SIGNAL \countbits_0|enable_state~0_combout\ : std_logic;
SIGNAL \countbits_0|enable_state~2_combout\ : std_logic;
SIGNAL \countbits_0|enable_state~4_combout\ : std_logic;
SIGNAL \cpu|d_writedata[25]~feeder_combout\ : std_logic;
SIGNAL \width_adapter_002|width_adapter_002|data_reg~8_combout\ : std_logic;
SIGNAL \width_adapter_002|width_adapter_002|out_data[9]~4_combout\ : std_logic;
SIGNAL \width_adapter_002|width_adapter_002|data_reg~9_combout\ : std_logic;
SIGNAL \width_adapter_002|width_adapter_002|out_data[8]~5_combout\ : std_logic;
SIGNAL \countbits_0|contador_interno|Q_tmp[0]~9\ : std_logic;
SIGNAL \countbits_0|contador_interno|Q_tmp[1]~11\ : std_logic;
SIGNAL \countbits_0|contador_interno|Q_tmp[2]~12_combout\ : std_logic;
SIGNAL \width_adapter_002|width_adapter_002|data_reg~14_combout\ : std_logic;
SIGNAL \width_adapter_002|width_adapter_002|out_data[2]~10_combout\ : std_logic;
SIGNAL \countbits_0|contador_bits_0|Add1~0_combout\ : std_logic;
SIGNAL \countbits_0|contador_interno|Q_tmp[2]~13\ : std_logic;
SIGNAL \countbits_0|contador_interno|Q_tmp[3]~15\ : std_logic;
SIGNAL \countbits_0|contador_interno|Q_tmp[4]~16_combout\ : std_logic;
SIGNAL \cpu|d_writedata[4]~feeder_combout\ : std_logic;
SIGNAL \width_adapter_002|width_adapter_002|data_reg~4_combout\ : std_logic;
SIGNAL \width_adapter_002|width_adapter_002|out_data[4]~3_combout\ : std_logic;
SIGNAL \countbits_0|contador_interno|Q_tmp[4]~17\ : std_logic;
SIGNAL \countbits_0|contador_interno|Q_tmp[5]~18_combout\ : std_logic;
SIGNAL \width_adapter_002|width_adapter_002|data_reg~10_combout\ : std_logic;
SIGNAL \width_adapter_002|width_adapter_002|out_data[5]~6_combout\ : std_logic;
SIGNAL \countbits_0|contador_interno|Q_tmp[3]~14_combout\ : std_logic;
SIGNAL \width_adapter_002|width_adapter_002|data_reg~11_combout\ : std_logic;
SIGNAL \width_adapter_002|width_adapter_002|out_data[3]~7_combout\ : std_logic;
SIGNAL \countbits_0|contador_bits_1|Add4~5_combout\ : std_logic;
SIGNAL \countbits_0|contador_interno|Q_tmp[5]~19\ : std_logic;
SIGNAL \countbits_0|contador_interno|Q_tmp[6]~20_combout\ : std_logic;
SIGNAL \width_adapter_002|width_adapter_002|out_data[6]~11_combout\ : std_logic;
SIGNAL \countbits_0|contador_bits_1|Add1~0_combout\ : std_logic;
SIGNAL \countbits_0|contador_interno|Q_tmp[6]~21\ : std_logic;
SIGNAL \countbits_0|contador_interno|Q_tmp[7]~22_combout\ : std_logic;
SIGNAL \width_adapter_002|width_adapter_002|data_reg~16_combout\ : std_logic;
SIGNAL \width_adapter_002|width_adapter_002|out_data[7]~12_combout\ : std_logic;
SIGNAL \countbits_0|contador_bits_1|Add5~0_combout\ : std_logic;
SIGNAL \countbits_0|contador_bits_1|Add5~2_combout\ : std_logic;
SIGNAL \countbits_0|read_bus[10]~3_combout\ : std_logic;
SIGNAL \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]~regout\ : std_logic;
SIGNAL \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3_combout\ : std_logic;
SIGNAL \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~regout\ : std_logic;
SIGNAL \width_adapter_003|width_adapter_003|out_valid~0_combout\ : std_logic;
SIGNAL \rsp_xbar_mux|src_data[10]~5_combout\ : std_logic;
SIGNAL \rsp_xbar_mux|src_data[10]~8_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte1_data[2]~6_combout\ : std_logic;
SIGNAL \cpu|W_rf_wr_data[10]~12_combout\ : std_logic;
SIGNAL \cpu|E_st_data[20]~3_combout\ : std_logic;
SIGNAL \width_adapter|width_adapter|ShiftLeft2~22_combout\ : std_logic;
SIGNAL \cpu|D_iw[16]~feeder_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_shift_logical~1_combout\ : std_logic;
SIGNAL \cpu|R_ctrl_shift_logical~regout\ : std_logic;
SIGNAL \cpu|D_ctrl_rot_right~0_combout\ : std_logic;
SIGNAL \cpu|R_ctrl_rot_right~regout\ : std_logic;
SIGNAL \cpu|E_shift_rot_fill_bit~0_combout\ : std_logic;
SIGNAL \cpu|E_shift_rot_result_nxt[0]~15_combout\ : std_logic;
SIGNAL \cpu|E_shift_rot_result_nxt[1]~13_combout\ : std_logic;
SIGNAL \cpu|E_shift_rot_result_nxt[2]~0_combout\ : std_logic;
SIGNAL \cpu|E_shift_rot_result_nxt[3]~1_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_regs|selected_read_data~3_combout\ : std_logic;
SIGNAL \rsp_xbar_mux|src_payload~18_combout\ : std_logic;
SIGNAL \rsp_xbar_mux|src_data[9]~3_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte1_data[1]~0_combout\ : std_logic;
SIGNAL \cpu|W_rf_wr_data[9]~1_combout\ : std_logic;
SIGNAL \cpu|d_writedata[31]~3_combout\ : std_logic;
SIGNAL \width_adapter|width_adapter|ShiftLeft2~31_combout\ : std_logic;
SIGNAL \cpu|E_src1[8]~8_combout\ : std_logic;
SIGNAL \cpu|F_pc_plus_one[6]~12_combout\ : std_logic;
SIGNAL \cpu|E_logic_result[8]~9_combout\ : std_logic;
SIGNAL \cpu|W_alu_result[8]~8_combout\ : std_logic;
SIGNAL \cpu|E_shift_rot_result_nxt[7]~10_combout\ : std_logic;
SIGNAL \cpu|E_shift_rot_result_nxt[8]~9_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_tx|tx_wr_strobe_onset~1_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_regs|control_wr_strobe~combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[6]~5_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[5]~6_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[4]~7_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|WideOr0~1_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[2]~0_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[7]~4_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|WideOr0~0_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|WideOr0~2_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_regs|status_wr_strobe~combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|break_detect~0_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|break_detect~regout\ : std_logic;
SIGNAL \uart_s1_translator|uart_s1_translator|end_begintransfer~0_combout\ : std_logic;
SIGNAL \uart_s1_translator|uart_s1_translator|end_begintransfer~regout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_regs|Equal2~0_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|rx_rd_strobe_onset~1_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_tx|tx_wr_strobe_onset~2_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_tx|tx_ready~0_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_tx|tx_ready~regout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_tx|tx_overrun~0_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_tx|tx_overrun~1_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_tx|tx_overrun~regout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|framing_error~1_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|framing_error~regout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_regs|selected_read_data[8]~18_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_regs|Equal0~0_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_regs|selected_read_data[8]~19_combout\ : std_logic;
SIGNAL \rsp_xbar_mux|src_payload~19_combout\ : std_logic;
SIGNAL \countbits_0|contador_bits_1|Add5~3_combout\ : std_logic;
SIGNAL \countbits_0|read_bus[8]~4_combout\ : std_logic;
SIGNAL \width_adapter_003|width_adapter_003|data_reg~8_combout\ : std_logic;
SIGNAL \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ : std_logic;
SIGNAL \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\ : std_logic;
SIGNAL \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid~combout\ : std_logic;
SIGNAL \rsp_xbar_mux|src_data[8]~6_combout\ : std_logic;
SIGNAL \rsp_xbar_mux|src_data[8]~7_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte1_data[0]~7_combout\ : std_logic;
SIGNAL \cpu|W_rf_wr_data[8]~13_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_regs|selected_read_data[7]~6_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte0_data_nxt[7]~11_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte0_data_nxt[7]~24_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte0_data[5]~0_combout\ : std_logic;
SIGNAL \cpu|W_alu_result[7]~9_combout\ : std_logic;
SIGNAL \cpu|W_rf_wr_data[7]~14_combout\ : std_logic;
SIGNAL \cpu|d_writedata[30]~5_combout\ : std_logic;
SIGNAL \width_adapter|width_adapter|ShiftLeft2~30_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte3_data_nxt~10_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_regs|selected_read_data~20_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_regs|selected_read_data[6]~21_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_regs|selected_read_data[6]~22_combout\ : std_logic;
SIGNAL \uart_s1_translator|uart_s1_translator|av_readdata_pre[6]~feeder_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte0_data_nxt[6]~22_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte0_data_nxt[6]~26_combout\ : std_logic;
SIGNAL \cpu|W_rf_wr_data[6]~15_combout\ : std_logic;
SIGNAL \cpu|d_writedata[28]~7_combout\ : std_logic;
SIGNAL \cpu|d_writedata[12]~feeder_combout\ : std_logic;
SIGNAL \width_adapter|width_adapter|ShiftLeft2~13_combout\ : std_logic;
SIGNAL \cpu|D_iw[13]~feeder_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_shift_rot_right~0_combout\ : std_logic;
SIGNAL \cpu|R_ctrl_shift_rot_right~regout\ : std_logic;
SIGNAL \cpu|E_shift_rot_result_nxt[6]~12_combout\ : std_logic;
SIGNAL \cpu|E_shift_rot_result_nxt[5]~11_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_regs|selected_read_data~23_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_regs|selected_read_data[5]~24_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_regs|selected_read_data[5]~25_combout\ : std_logic;
SIGNAL \uart_s1_translator|uart_s1_translator|av_readdata_pre[5]~feeder_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte0_data_nxt[5]~23_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte0_data_nxt[5]~27_combout\ : std_logic;
SIGNAL \cpu|W_rf_wr_data[5]~16_combout\ : std_logic;
SIGNAL \cpu|d_writedata[29]~4_combout\ : std_logic;
SIGNAL \width_adapter|width_adapter|data_reg~93_combout\ : std_logic;
SIGNAL \cpu|E_src1[4]~0_combout\ : std_logic;
SIGNAL \cpu|F_pc_plus_one[2]~4_combout\ : std_logic;
SIGNAL \cpu|E_logic_result[4]~2_combout\ : std_logic;
SIGNAL \cpu|W_alu_result[4]~0_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_regs|selected_read_data~15_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_regs|selected_read_data[4]~16_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_regs|selected_read_data[4]~17_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte0_data_nxt[4]~21_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte0_data_nxt[4]~25_combout\ : std_logic;
SIGNAL \cpu|W_rf_wr_data[4]~7_combout\ : std_logic;
SIGNAL \cpu|E_st_data[18]~6_combout\ : std_logic;
SIGNAL \width_adapter|width_adapter|ShiftLeft2~25_combout\ : std_logic;
SIGNAL \cpu|R_src2_lo[12]~8_combout\ : std_logic;
SIGNAL \cpu|Add1~24_combout\ : std_logic;
SIGNAL \cpu|Add2~24_combout\ : std_logic;
SIGNAL \cpu|F_pc[10]~8_combout\ : std_logic;
SIGNAL \cpu|R_src1[14]~44_combout\ : std_logic;
SIGNAL \cpu|E_logic_result[14]~3_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[14]~38_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[14]~73_combout\ : std_logic;
SIGNAL \addr_router|Equal1~0_combout\ : std_logic;
SIGNAL \addr_router|Equal1~1_combout\ : std_logic;
SIGNAL \addr_router|Equal2~0_combout\ : std_logic;
SIGNAL \addr_router|Equal2~1_combout\ : std_logic;
SIGNAL \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ : std_logic;
SIGNAL \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|wait_latency_counter~3_combout\ : std_logic;
SIGNAL \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|wait_latency_counter[0]~0_combout\ : std_logic;
SIGNAL \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|wait_latency_counter[0]~1_combout\ : std_logic;
SIGNAL \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|wait_latency_counter~2_combout\ : std_logic;
SIGNAL \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|cp_ready~combout\ : std_logic;
SIGNAL \width_adapter_002|width_adapter_002|count~4_combout\ : std_logic;
SIGNAL \width_adapter_002|width_adapter_002|use_reg~1_combout\ : std_logic;
SIGNAL \width_adapter_002|width_adapter_002|use_reg~regout\ : std_logic;
SIGNAL \width_adapter_002|width_adapter_002|byteen_reg~0_combout\ : std_logic;
SIGNAL \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|WideOr0~0_combout\ : std_logic;
SIGNAL \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|WideOr0~1_combout\ : std_logic;
SIGNAL \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ : std_logic;
SIGNAL \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]~feeder_combout\ : std_logic;
SIGNAL \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]~regout\ : std_logic;
SIGNAL \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~8_combout\ : std_logic;
SIGNAL \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][17]~regout\ : std_logic;
SIGNAL \width_adapter_003|width_adapter_003|byteen_reg~3_combout\ : std_logic;
SIGNAL \cpu_data_master_translator|cpu_data_master_translator|av_waitrequest~1_combout\ : std_logic;
SIGNAL \width_adapter_003|width_adapter_003|byteen_reg~1_combout\ : std_logic;
SIGNAL \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][16]~regout\ : std_logic;
SIGNAL \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~5_combout\ : std_logic;
SIGNAL \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~6_combout\ : std_logic;
SIGNAL \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][16]~regout\ : std_logic;
SIGNAL \width_adapter_003|width_adapter_003|byteen_reg~0_combout\ : std_logic;
SIGNAL \cpu_data_master_translator|cpu_data_master_translator|av_waitrequest~0_combout\ : std_logic;
SIGNAL \cpu_data_master_translator|cpu_data_master_translator|av_waitrequest~2_combout\ : std_logic;
SIGNAL \cpu_data_master_translator|cpu_data_master_translator|read_accepted~0_combout\ : std_logic;
SIGNAL \cpu_data_master_translator|cpu_data_master_translator|read_accepted~1_combout\ : std_logic;
SIGNAL \cpu_data_master_translator|cpu_data_master_translator|read_accepted~regout\ : std_logic;
SIGNAL \cpu_data_master_translator|cpu_data_master_translator|end_begintransfer~3_combout\ : std_logic;
SIGNAL \cmd_xbar_demux|WideOr0~0_combout\ : std_logic;
SIGNAL \cmd_xbar_demux|WideOr0~2_combout\ : std_logic;
SIGNAL \cmd_xbar_demux|WideOr0~3_combout\ : std_logic;
SIGNAL \cpu_data_master_translator|cpu_data_master_translator|end_begintransfer~2_combout\ : std_logic;
SIGNAL \cpu_data_master_translator|cpu_data_master_translator|end_begintransfer~regout\ : std_logic;
SIGNAL \cpu_data_master_translator|cpu_data_master_translator|av_waitrequest~6_combout\ : std_logic;
SIGNAL \cpu_data_master_translator|cpu_data_master_translator|av_waitrequest~7_combout\ : std_logic;
SIGNAL \cpu_data_master_translator|cpu_data_master_translator|av_waitrequest~8_combout\ : std_logic;
SIGNAL \cpu|d_write_nxt~combout\ : std_logic;
SIGNAL \cpu|the_HostSystem_cpu_test_bench|d_write~regout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_tx|tx_wr_strobe_onset~0_combout\ : std_logic;
SIGNAL \uart_s1_translator|uart_s1_translator|wait_latency_counter~2_combout\ : std_logic;
SIGNAL \uart_s1_translator|uart_s1_translator|wait_latency_counter~4_combout\ : std_logic;
SIGNAL \uart_s1_translator|uart_s1_translator|uav_waitrequest~0_combout\ : std_logic;
SIGNAL \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~regout\ : std_logic;
SIGNAL \cpu_data_master_translator|cpu_data_master_translator|write_accepted~1_combout\ : std_logic;
SIGNAL \cpu_data_master_translator|cpu_data_master_translator|write_accepted~regout\ : std_logic;
SIGNAL \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4_combout\ : std_logic;
SIGNAL \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~regout\ : std_logic;
SIGNAL \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]~regout\ : std_logic;
SIGNAL \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~9_combout\ : std_logic;
SIGNAL \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~10_combout\ : std_logic;
SIGNAL \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]~regout\ : std_logic;
SIGNAL \cpu_data_master_translator|cpu_data_master_translator|av_waitrequest~3_combout\ : std_logic;
SIGNAL \cpu_data_master_translator|cpu_data_master_translator|av_waitrequest~5_combout\ : std_logic;
SIGNAL \cpu|d_read_nxt~combout\ : std_logic;
SIGNAL \cpu|d_read~regout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|rx_rd_strobe_onset~0_combout\ : std_logic;
SIGNAL \uart_s1_translator|uart_s1_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][35]~regout\ : std_logic;
SIGNAL \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~9_combout\ : std_logic;
SIGNAL \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][35]~regout\ : std_logic;
SIGNAL \cpu_data_master_translator|cpu_data_master_translator|av_waitrequest~4_combout\ : std_logic;
SIGNAL \cpu|av_ld_aligning_data_nxt~1_combout\ : std_logic;
SIGNAL \cpu|av_ld_align_cycle_nxt[0]~0_combout\ : std_logic;
SIGNAL \cpu|av_ld_align_cycle_nxt[1]~1_combout\ : std_logic;
SIGNAL \cpu|av_ld_aligning_data_nxt~0_combout\ : std_logic;
SIGNAL \cpu|av_ld_aligning_data_nxt~2_combout\ : std_logic;
SIGNAL \cpu|av_ld_aligning_data~regout\ : std_logic;
SIGNAL \rsp_xbar_mux|src_payload~25_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte2_data[7]~1_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte3_data_nxt~9_combout\ : std_logic;
SIGNAL \cpu|av_fill_bit~0_combout\ : std_logic;
SIGNAL \cpu|av_fill_bit~1_combout\ : std_logic;
SIGNAL \rsp_xbar_mux|src_data[11]~4_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte1_data[3]~5_combout\ : std_logic;
SIGNAL \width_adapter_003|width_adapter_003|data_reg~5_combout\ : std_logic;
SIGNAL \countbits_0|contador_bits_0|Add2~0_combout\ : std_logic;
SIGNAL \countbits_0|contador_bits_0|Add4~1_combout\ : std_logic;
SIGNAL \countbits_0|contador_bits_0|Add4~0_combout\ : std_logic;
SIGNAL \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre[0]~5_cout\ : std_logic;
SIGNAL \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre[0]~7\ : std_logic;
SIGNAL \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre[1]~9\ : std_logic;
SIGNAL \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre[2]~11\ : std_logic;
SIGNAL \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre[3]~12_combout\ : std_logic;
SIGNAL \countbits_0|contador_bits_1|Add5~4_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte0_data_nxt[3]~18_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte0_data_nxt[3]~19_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte0_data_nxt[3]~20_combout\ : std_logic;
SIGNAL \cpu|W_rf_wr_data[3]~6_combout\ : std_logic;
SIGNAL \cpu|R_src2_lo[11]~9_combout\ : std_logic;
SIGNAL \cpu|Add2~22_combout\ : std_logic;
SIGNAL \cpu|Add1~22_combout\ : std_logic;
SIGNAL \cpu|F_pc[9]~7_combout\ : std_logic;
SIGNAL \cpu|W_alu_result[11]~5_combout\ : std_logic;
SIGNAL \width_adapter|width_adapter|ShiftLeft2~6_combout\ : std_logic;
SIGNAL \width_adapter|width_adapter|ShiftLeft2~7_combout\ : std_logic;
SIGNAL \width_adapter|width_adapter|ShiftLeft2~27_combout\ : std_logic;
SIGNAL \width_adapter|width_adapter|data_reg~70_combout\ : std_logic;
SIGNAL \cpu|E_src1[10]~6_combout\ : std_logic;
SIGNAL \cpu|Add2~20_combout\ : std_logic;
SIGNAL \cpu|Add1~20_combout\ : std_logic;
SIGNAL \cpu|F_pc[8]~6_combout\ : std_logic;
SIGNAL \cpu|W_alu_result[10]~6_combout\ : std_logic;
SIGNAL \cpu|D_iw[11]~feeder_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_retaddr~0_combout\ : std_logic;
SIGNAL \cpu|Equal2~8_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_logic~8_combout\ : std_logic;
SIGNAL \cpu|R_ctrl_logic~regout\ : std_logic;
SIGNAL \cpu|W_alu_result[1]~12_combout\ : std_logic;
SIGNAL \cpu|W_rf_wr_data[1]~0_combout\ : std_logic;
SIGNAL \cpu|R_src2_lo[9]~11_combout\ : std_logic;
SIGNAL \cpu|E_logic_result[9]~8_combout\ : std_logic;
SIGNAL \cpu|W_alu_result[9]~7_combout\ : std_logic;
SIGNAL \cpu|R_src2_lo[8]~12_combout\ : std_logic;
SIGNAL \cpu|Add1~16_combout\ : std_logic;
SIGNAL \cpu|F_pc[6]~4_combout\ : std_logic;
SIGNAL \cpu|E_st_data[16]~2_combout\ : std_logic;
SIGNAL \width_adapter|width_adapter|ShiftLeft2~16_combout\ : std_logic;
SIGNAL \width_adapter|width_adapter|ShiftLeft2~5_combout\ : std_logic;
SIGNAL \cpu|Equal2~11_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_implicit_dst_eretaddr~1_combout\ : std_logic;
SIGNAL \cpu|D_dst_regnum[1]~0_combout\ : std_logic;
SIGNAL \cpu|D_dst_regnum[4]~4_combout\ : std_logic;
SIGNAL \cpu|E_src1[7]~9_combout\ : std_logic;
SIGNAL \cpu|F_pc_plus_one[5]~10_combout\ : std_logic;
SIGNAL \cpu|Add2~14_combout\ : std_logic;
SIGNAL \cpu|Add1~14_combout\ : std_logic;
SIGNAL \cpu|F_pc[5]~3_combout\ : std_logic;
SIGNAL \width_adapter|width_adapter|data_reg~64_combout\ : std_logic;
SIGNAL \width_adapter|width_adapter|ShiftLeft2~2_combout\ : std_logic;
SIGNAL \width_adapter|width_adapter|ShiftLeft2~1_combout\ : std_logic;
SIGNAL \width_adapter|width_adapter|ShiftLeft2~0_combout\ : std_logic;
SIGNAL \cpu|R_ctrl_br_nxt~0_combout\ : std_logic;
SIGNAL \cpu|R_ctrl_br~feeder_combout\ : std_logic;
SIGNAL \cpu|R_ctrl_br~regout\ : std_logic;
SIGNAL \cpu|R_src1~41_combout\ : std_logic;
SIGNAL \cpu|R_src1[1]~42_combout\ : std_logic;
SIGNAL \cpu|Add2~2_combout\ : std_logic;
SIGNAL \cpu|Add1~2_combout\ : std_logic;
SIGNAL \cpu|E_arith_result[1]~4_combout\ : std_logic;
SIGNAL \cpu|E_mem_byte_en[3]~4_combout\ : std_logic;
SIGNAL \width_adapter|width_adapter|out_byteen_field~0_combout\ : std_logic;
SIGNAL \width_adapter|width_adapter|byteen_reg~4_combout\ : std_logic;
SIGNAL \width_adapter|width_adapter|out_byteen_field~8_combout\ : std_logic;
SIGNAL \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4_combout\ : std_logic;
SIGNAL \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]~regout\ : std_logic;
SIGNAL \cpu|D_dst_regnum[3]~5_combout\ : std_logic;
SIGNAL \cpu|E_src1[6]~10_combout\ : std_logic;
SIGNAL \cpu|F_pc_plus_one[4]~8_combout\ : std_logic;
SIGNAL \cpu|Add2~12_combout\ : std_logic;
SIGNAL \cpu|F_pc[4]~2_combout\ : std_logic;
SIGNAL \cpu|D_iw[15]~feeder_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_alu_subtract~3_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_alu_subtract~4_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_alu_subtract~0_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_alu_subtract~1_combout\ : std_logic;
SIGNAL \cpu|E_alu_sub~0_combout\ : std_logic;
SIGNAL \cpu|E_alu_sub~regout\ : std_logic;
SIGNAL \cpu|Add1~10_combout\ : std_logic;
SIGNAL \cpu|E_arith_result[5]~2_combout\ : std_logic;
SIGNAL \cpu|F_pc_no_crst_nxt[3]~2_combout\ : std_logic;
SIGNAL \cpu|D_dst_regnum[2]~1_combout\ : std_logic;
SIGNAL \cpu|d_writedata[2]~feeder_combout\ : std_logic;
SIGNAL \width_adapter|width_adapter|ShiftLeft2~10_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_implicit_dst_retaddr~0_combout\ : std_logic;
SIGNAL \cpu|D_dst_regnum[1]~2_combout\ : std_logic;
SIGNAL \cpu|D_dst_regnum[1]~3_combout\ : std_logic;
SIGNAL \cpu|E_st_data[17]~5_combout\ : std_logic;
SIGNAL \cpu|D_dst_regnum[0]~6_combout\ : std_logic;
SIGNAL \cpu|d_writedata[0]~feeder_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_b_is_dst~0_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_b_is_dst~1_combout\ : std_logic;
SIGNAL \cpu|D_wr_dst_reg~4_combout\ : std_logic;
SIGNAL \cpu|R_src2_use_imm~0_combout\ : std_logic;
SIGNAL \cpu|R_src2_use_imm~1_combout\ : std_logic;
SIGNAL \cpu|R_src2_use_imm~regout\ : std_logic;
SIGNAL \cpu|R_src2_lo[4]~5_combout\ : std_logic;
SIGNAL \cpu|Add2~8_combout\ : std_logic;
SIGNAL \cpu|Add1~8_combout\ : std_logic;
SIGNAL \cpu|F_pc[2]~1_combout\ : std_logic;
SIGNAL \cpu|D_iw[12]~feeder_combout\ : std_logic;
SIGNAL \cpu|Equal101~1_combout\ : std_logic;
SIGNAL \cpu|Equal101~2_combout\ : std_logic;
SIGNAL \cpu|R_ctrl_rdctl_inst~regout\ : std_logic;
SIGNAL \cpu|D_ctrl_crst~0_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_crst~1_combout\ : std_logic;
SIGNAL \cpu|R_ctrl_crst~regout\ : std_logic;
SIGNAL \cpu|Equal101~6_combout\ : std_logic;
SIGNAL \cpu|R_ctrl_wrctl_inst~regout\ : std_logic;
SIGNAL \cpu|E_wrctl_bstatus~0_combout\ : std_logic;
SIGNAL \cpu|W_bstatus_reg_inst_nxt~0_combout\ : std_logic;
SIGNAL \cpu|W_bstatus_reg_inst_nxt~1_combout\ : std_logic;
SIGNAL \cpu|W_bstatus_reg~regout\ : std_logic;
SIGNAL \cpu|W_status_reg_pie_inst_nxt~3_combout\ : std_logic;
SIGNAL \cpu|W_status_reg_pie_inst_nxt~4_combout\ : std_logic;
SIGNAL \cpu|W_status_reg_pie_inst_nxt~5_combout\ : std_logic;
SIGNAL \cpu|W_status_reg_pie_inst_nxt~6_combout\ : std_logic;
SIGNAL \cpu|W_status_reg_pie~regout\ : std_logic;
SIGNAL \cpu|W_estatus_reg_inst_nxt~1_combout\ : std_logic;
SIGNAL \cpu|W_estatus_reg~regout\ : std_logic;
SIGNAL \cpu|E_control_rd_data[0]~0_combout\ : std_logic;
SIGNAL \cpu|E_control_rd_data[0]~1_combout\ : std_logic;
SIGNAL \cpu|W_rf_wr_data[0]~4_combout\ : std_logic;
SIGNAL \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre[0]~6_combout\ : std_logic;
SIGNAL \width_adapter_003|width_adapter_003|data_reg~4_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte0_data_nxt[0]~15_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|rx_data[0]~feeder_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_regs|selected_read_data[0]~10_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_regs|selected_read_data[0]~11_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte0_data_nxt[0]~16_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte0_data_nxt[0]~17_combout\ : std_logic;
SIGNAL \cpu|W_rf_wr_data[0]~5_combout\ : std_logic;
SIGNAL \cpu|E_src1[3]~1_combout\ : std_logic;
SIGNAL \cpu|F_pc_plus_one[1]~2_combout\ : std_logic;
SIGNAL \cpu|Add2~6_combout\ : std_logic;
SIGNAL \cpu|Add1~6_combout\ : std_logic;
SIGNAL \cpu|F_pc[1]~0_combout\ : std_logic;
SIGNAL \cpu|F_pc[1]~feeder_combout\ : std_logic;
SIGNAL \cpu|E_mem_byte_en[0]~7_combout\ : std_logic;
SIGNAL \width_adapter|width_adapter|out_byteen_field~6_combout\ : std_logic;
SIGNAL \width_adapter|width_adapter|byteen_reg~3_combout\ : std_logic;
SIGNAL \width_adapter|width_adapter|out_byteen_field~7_combout\ : std_logic;
SIGNAL \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3_combout\ : std_logic;
SIGNAL \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]~regout\ : std_logic;
SIGNAL \cpu|D_iw[5]~feeder_combout\ : std_logic;
SIGNAL \cpu|Equal2~5_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_force_src2_zero~0_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_force_src2_zero~1_combout\ : std_logic;
SIGNAL \cpu|Equal2~10_combout\ : std_logic;
SIGNAL \cpu|Equal2~12_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_force_src2_zero~2_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_force_src2_zero~3_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_force_src2_zero~4_combout\ : std_logic;
SIGNAL \cpu|R_ctrl_force_src2_zero~regout\ : std_logic;
SIGNAL \cpu|R_src2_lo~0_combout\ : std_logic;
SIGNAL \cpu|R_src2_lo[0]~3_combout\ : std_logic;
SIGNAL \cpu|E_shift_rot_cnt[0]~6\ : std_logic;
SIGNAL \cpu|E_shift_rot_cnt[1]~7_combout\ : std_logic;
SIGNAL \cpu|E_shift_rot_cnt[1]~8\ : std_logic;
SIGNAL \cpu|E_shift_rot_cnt[2]~10\ : std_logic;
SIGNAL \cpu|E_shift_rot_cnt[3]~11_combout\ : std_logic;
SIGNAL \cpu|E_shift_rot_done~0_combout\ : std_logic;
SIGNAL \cpu|E_shift_rot_done~combout\ : std_logic;
SIGNAL \cpu|E_ld_stall~0_combout\ : std_logic;
SIGNAL \cpu|E_stall~0_combout\ : std_logic;
SIGNAL \cpu|E_valid~0_combout\ : std_logic;
SIGNAL \cpu|E_valid~regout\ : std_logic;
SIGNAL \cpu|R_src1~40_combout\ : std_logic;
SIGNAL \cpu|E_src1[2]~2_combout\ : std_logic;
SIGNAL \cpu|F_pc_plus_one[0]~0_combout\ : std_logic;
SIGNAL \cpu|Add2~4_combout\ : std_logic;
SIGNAL \cpu|Add1~4_combout\ : std_logic;
SIGNAL \cpu|E_arith_result[2]~0_combout\ : std_logic;
SIGNAL \cpu|W_alu_result[2]~2_combout\ : std_logic;
SIGNAL \cpu|F_pc_no_crst_nxt[0]~0_combout\ : std_logic;
SIGNAL \width_adapter|width_adapter|byteen_reg~2_combout\ : std_logic;
SIGNAL \width_adapter|width_adapter|out_byteen_field~5_combout\ : std_logic;
SIGNAL \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\ : std_logic;
SIGNAL \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]~regout\ : std_logic;
SIGNAL \cpu|D_iw[14]~feeder_combout\ : std_logic;
SIGNAL \cpu|D_logic_op[0]~1_combout\ : std_logic;
SIGNAL \cpu|R_src2_lo[6]~14_combout\ : std_logic;
SIGNAL \cpu|E_logic_result[6]~12_combout\ : std_logic;
SIGNAL \cpu|W_alu_result[6]~10_combout\ : std_logic;
SIGNAL \addr_router|Equal1~2_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|WideOr1~4_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|WideOr1~combout\ : std_logic;
SIGNAL \cpu_instruction_master_translator|cpu_instruction_master_translator|read_accepted~0_combout\ : std_logic;
SIGNAL \cpu_instruction_master_translator|cpu_instruction_master_translator|read_accepted~1_combout\ : std_logic;
SIGNAL \cpu_instruction_master_translator|cpu_instruction_master_translator|read_accepted~regout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|packet_in_progress~0_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|packet_in_progress~regout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|update_grant~0_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|arb|top_priority_reg[0]~2_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|arb|grant[1]~1_combout\ : std_logic;
SIGNAL \cpu|E_mem_byte_en[1]~6_combout\ : std_logic;
SIGNAL \width_adapter|width_adapter|out_byteen_field~4_combout\ : std_logic;
SIGNAL \width_adapter|width_adapter|out_byteen_field~10_combout\ : std_logic;
SIGNAL \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~6_combout\ : std_logic;
SIGNAL \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]~regout\ : std_logic;
SIGNAL \cpu_data_master_translator_avalon_universal_master_0_agent|Equal0~1_combout\ : std_logic;
SIGNAL \cpu_data_master_translator_avalon_universal_master_0_agent|Equal0~2_combout\ : std_logic;
SIGNAL \cpu_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\ : std_logic;
SIGNAL \cpu|i_read_nxt~0_combout\ : std_logic;
SIGNAL \cpu|i_read~regout\ : std_logic;
SIGNAL \cpu_instruction_master_translator|cpu_instruction_master_translator|uav_read~0_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|arb|grant[0]~0_combout\ : std_logic;
SIGNAL \memory_s1_translator_avalon_universal_slave_0_agent|memory_s1_translator_avalon_universal_slave_0_agent|m0_read~0_combout\ : std_logic;
SIGNAL \memory_s1_translator|memory_s1_translator|read_latency_shift_reg~3_combout\ : std_logic;
SIGNAL \memory_s1_translator|memory_s1_translator|read_latency_shift_reg[0]~feeder_combout\ : std_logic;
SIGNAL \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]~regout\ : std_logic;
SIGNAL \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~7_combout\ : std_logic;
SIGNAL \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\ : std_logic;
SIGNAL \cpu|Equal132~0_combout\ : std_logic;
SIGNAL \cpu|d_writedata[25]~1_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_regs|control_reg[9]~feeder_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_tx|baud_rate_counter[0]~8_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_tx|Equal0~0_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_tx|always4~0_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_tx|baud_rate_counter[0]~9\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_tx|baud_rate_counter[1]~10_combout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_tx|baud_rate_counter[1]~11\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_tx|baud_rate_counter[2]~12_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_tx|baud_rate_counter[2]~13\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_tx|baud_rate_counter[3]~15\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_tx|baud_rate_counter[4]~16_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_tx|baud_rate_counter[4]~17\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_tx|baud_rate_counter[5]~19\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_tx|baud_rate_counter[6]~21\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_tx|baud_rate_counter[7]~22_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_tx|baud_rate_counter[6]~20_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_tx|Equal0~1_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_tx|Equal0~2_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_tx|baud_clk_en~regout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[1]~1_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~2_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[2]~10_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[1]~11_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1]~feeder_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_tx|WideOr0~combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_tx|do_load_shifter~0_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_tx|do_load_shifter~regout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[9]~3_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[8]~4_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_regs|tx_data[6]~feeder_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[7]~5_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[6]~6_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_tx|pre_txd~0_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_regs|tx_data[4]~feeder_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[5]~7_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[4]~8_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_tx|pre_txd~1_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_tx|pre_txd~2_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_tx|pre_txd~3_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_tx|pre_txd~regout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_tx|txd~0_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_tx|txd~regout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|q_a\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \cpu|d_writedata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cpu|d_byteenable\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \cpu|av_ld_byte3_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \cpu|av_ld_byte2_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \cpu|av_ld_byte1_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \cpu|av_ld_byte0_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \cpu|av_ld_align_cycle\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \cpu|W_control_rd_data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cpu|W_alu_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cpu|R_logic_op\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \cpu|R_dst_regnum\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \cpu|R_compare_op\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \cpu|F_pc\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \cpu|E_src2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cpu|E_src1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cpu|E_shift_rot_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cpu|E_shift_rot_cnt\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \cpu|E_arith_src2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cpu|E_arith_src1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cpu|D_iw\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \uart|the_HostSystem_uart_tx|baud_rate_counter\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \uart|the_HostSystem_uart_rx|rx_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \uart|the_HostSystem_uart_rx|baud_rate_counter\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \uart|the_HostSystem_uart_rx|the_altera_std_synchronizer|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \uart|the_HostSystem_uart_regs|tx_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \uart|the_HostSystem_uart_regs|readdata\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \uart|the_HostSystem_uart_regs|control_reg\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \countbits_0|contador_interno|Q_tmp\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \countbits_0|state|Q_tmp\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \uart_s1_translator|uart_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \uart_s1_translator|uart_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \uart_s1_translator|uart_s1_translator|av_readdata_pre\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \memory_s1_translator|memory_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \cmd_xbar_mux_001|src_payload\ : std_logic_vector(91 DOWNTO 0);
SIGNAL \cmd_xbar_mux_001|src_data\ : std_logic_vector(86 DOWNTO 0);
SIGNAL \cmd_xbar_mux_001|saved_grant\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \cmd_xbar_mux_001|arb|top_priority_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \rsp_xbar_mux|src_data\ : std_logic_vector(86 DOWNTO 0);
SIGNAL \width_adapter|width_adapter|out_data\ : std_logic_vector(122 DOWNTO 0);
SIGNAL \width_adapter|width_adapter|data_reg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \width_adapter|width_adapter|byteen_reg\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \width_adapter_001|width_adapter_001|out_data\ : std_logic_vector(86 DOWNTO 0);
SIGNAL \width_adapter_002|width_adapter_002|data_reg\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \width_adapter_002|width_adapter_002|count\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \width_adapter_002|width_adapter_002|byteen_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \width_adapter_002|width_adapter_002|address_reg\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \width_adapter_003|width_adapter_003|data_reg\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \width_adapter_003|width_adapter_003|byteen_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\ : std_logic;
SIGNAL \ALT_INV_reset_reset_n~combout\ : std_logic;
SIGNAL \cpu|ALT_INV_av_ld_rshift8~1_combout\ : std_logic;
SIGNAL \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|ALT_INV_mem[0][40]~regout\ : std_logic;
SIGNAL \width_adapter_002|width_adapter_002|ALT_INV_use_reg~regout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_tx|ALT_INV_txd~regout\ : std_logic;

BEGIN

ww_clk_clk <= clk_clk;
ww_reset_reset_n <= reset_reset_n;
ww_serial_rxd <= serial_rxd;
serial_txd <= ww_serial_txd;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\cpu|W_rf_wr_data[31]~24_combout\ & \cpu|W_rf_wr_data[30]~25_combout\ & \cpu|W_rf_wr_data[29]~26_combout\ & \cpu|W_rf_wr_data[28]~27_combout\ & 
\cpu|W_rf_wr_data[27]~28_combout\ & \cpu|W_rf_wr_data[26]~22_combout\ & \cpu|W_rf_wr_data[25]~21_combout\ & \cpu|W_rf_wr_data[24]~20_combout\ & \cpu|W_rf_wr_data[23]~19_combout\ & \cpu|W_rf_wr_data[22]~18_combout\ & \cpu|W_rf_wr_data[21]~29_combout\ & 
\cpu|W_rf_wr_data[20]~30_combout\ & \cpu|W_rf_wr_data[19]~31_combout\ & \cpu|W_rf_wr_data[18]~32_combout\ & \cpu|W_rf_wr_data[17]~33_combout\ & \cpu|W_rf_wr_data[16]~23_combout\ & \cpu|W_rf_wr_data[15]~17_combout\ & \cpu|W_rf_wr_data[14]~8_combout\ & 
\cpu|W_rf_wr_data[13]~9_combout\ & \cpu|W_rf_wr_data[12]~10_combout\ & \cpu|W_rf_wr_data[11]~11_combout\ & \cpu|W_rf_wr_data[10]~12_combout\ & \cpu|W_rf_wr_data[9]~1_combout\ & \cpu|W_rf_wr_data[8]~13_combout\ & \cpu|W_rf_wr_data[7]~14_combout\ & 
\cpu|W_rf_wr_data[6]~15_combout\ & \cpu|W_rf_wr_data[5]~16_combout\ & \cpu|W_rf_wr_data[4]~7_combout\ & \cpu|W_rf_wr_data[3]~6_combout\ & \cpu|W_rf_wr_data[2]~2_combout\ & \cpu|W_rf_wr_data[1]~0_combout\ & \cpu|W_rf_wr_data[0]~5_combout\);

\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\cpu|R_dst_regnum\(4) & \cpu|R_dst_regnum\(3) & \cpu|R_dst_regnum\(2) & \cpu|R_dst_regnum\(1) & \cpu|R_dst_regnum\(0));

\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\cpu|D_iw\(26) & \cpu|D_iw\(25) & \cpu|D_iw\(24) & \cpu|D_iw\(23) & \cpu|D_iw\(22));

\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0) <= \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1) <= \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2) <= \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3) <= \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4) <= \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5) <= \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6) <= \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7) <= \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(8) <= \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(9) <= \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(10) <= \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(11) <= \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(12) <= \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(13) <= \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(14) <= \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(15) <= \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(16) <= \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(17) <= \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(18) <= \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(19) <= \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(20) <= \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(21) <= \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(22) <= \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(23) <= \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(24) <= \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(25) <= \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(26) <= \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(27) <= \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(28) <= \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(29) <= \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(30) <= \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(31) <= \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\cpu|W_rf_wr_data[31]~24_combout\ & \cpu|W_rf_wr_data[30]~25_combout\ & \cpu|W_rf_wr_data[29]~26_combout\ & \cpu|W_rf_wr_data[28]~27_combout\ & 
\cpu|W_rf_wr_data[27]~28_combout\ & \cpu|W_rf_wr_data[26]~22_combout\ & \cpu|W_rf_wr_data[25]~21_combout\ & \cpu|W_rf_wr_data[24]~20_combout\ & \cpu|W_rf_wr_data[23]~19_combout\ & \cpu|W_rf_wr_data[22]~18_combout\ & \cpu|W_rf_wr_data[21]~29_combout\ & 
\cpu|W_rf_wr_data[20]~30_combout\ & \cpu|W_rf_wr_data[19]~31_combout\ & \cpu|W_rf_wr_data[18]~32_combout\ & \cpu|W_rf_wr_data[17]~33_combout\ & \cpu|W_rf_wr_data[16]~23_combout\ & \cpu|W_rf_wr_data[15]~17_combout\ & \cpu|W_rf_wr_data[14]~8_combout\ & 
\cpu|W_rf_wr_data[13]~9_combout\ & \cpu|W_rf_wr_data[12]~10_combout\ & \cpu|W_rf_wr_data[11]~11_combout\ & \cpu|W_rf_wr_data[10]~12_combout\ & \cpu|W_rf_wr_data[9]~1_combout\ & \cpu|W_rf_wr_data[8]~13_combout\ & \cpu|W_rf_wr_data[7]~14_combout\ & 
\cpu|W_rf_wr_data[6]~15_combout\ & \cpu|W_rf_wr_data[5]~16_combout\ & \cpu|W_rf_wr_data[4]~7_combout\ & \cpu|W_rf_wr_data[3]~6_combout\ & \cpu|W_rf_wr_data[2]~2_combout\ & \cpu|W_rf_wr_data[1]~0_combout\ & \cpu|W_rf_wr_data[0]~5_combout\);

\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\cpu|R_dst_regnum\(4) & \cpu|R_dst_regnum\(3) & \cpu|R_dst_regnum\(2) & \cpu|R_dst_regnum\(1) & \cpu|R_dst_regnum\(0));

\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\cpu|D_iw\(31) & \cpu|D_iw\(30) & \cpu|D_iw\(29) & \cpu|D_iw\(28) & \cpu|D_iw\(27));

\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(0) <= \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(1) <= \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(2) <= \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(3) <= \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(4) <= \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(5) <= \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(6) <= \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(7) <= \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(8) <= \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(9) <= \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(10) <= \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(11) <= \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(12) <= \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(13) <= \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(14) <= \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(15) <= \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(16) <= \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(17) <= \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(18) <= \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(19) <= \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(20) <= \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(21) <= \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(22) <= \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(23) <= \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(24) <= \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(25) <= \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(26) <= \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(27) <= \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(28) <= \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(29) <= \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(30) <= \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(31) <= \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\memory|the_altsyncram|auto_generated|ram_block1a24_PORTADATAIN_bus\ <= (\width_adapter|width_adapter|out_data\(27) & \width_adapter|width_adapter|out_data\(26) & \width_adapter|width_adapter|out_data\(25) & \width_adapter|width_adapter|out_data\(24)
);

\memory|the_altsyncram|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\cmd_xbar_mux_001|src_data\(48) & \cmd_xbar_mux_001|src_data\(47) & \cmd_xbar_mux_001|src_data\(46) & \cmd_xbar_mux_001|src_data\(45) & \cmd_xbar_mux_001|src_data\(44) & 
\cmd_xbar_mux_001|src_data\(43) & \cmd_xbar_mux_001|src_data\(42) & \cmd_xbar_mux_001|src_data\(41) & \cmd_xbar_mux_001|src_data\(40) & \cmd_xbar_mux_001|src_data\(39));

\memory|the_altsyncram|auto_generated|ram_block1a24_PORTABYTEENAMASKS_bus\(0) <= \width_adapter|width_adapter|out_byteen_field~8_combout\;

\memory|the_altsyncram|auto_generated|q_a\(24) <= \memory|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\(0);
\memory|the_altsyncram|auto_generated|q_a\(25) <= \memory|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\(1);
\memory|the_altsyncram|auto_generated|q_a\(26) <= \memory|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\(2);
\memory|the_altsyncram|auto_generated|q_a\(27) <= \memory|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\(3);

\memory|the_altsyncram|auto_generated|ram_block1a56_PORTADATAIN_bus\ <= (\width_adapter|width_adapter|ShiftLeft2~27_combout\ & \width_adapter|width_adapter|ShiftLeft2~7_combout\ & \width_adapter|width_adapter|ShiftLeft2~6_combout\ & 
\width_adapter|width_adapter|ShiftLeft2~5_combout\);

\memory|the_altsyncram|auto_generated|ram_block1a56_PORTAADDR_bus\ <= (\cmd_xbar_mux_001|src_data\(48) & \cmd_xbar_mux_001|src_data\(47) & \cmd_xbar_mux_001|src_data\(46) & \cmd_xbar_mux_001|src_data\(45) & \cmd_xbar_mux_001|src_data\(44) & 
\cmd_xbar_mux_001|src_data\(43) & \cmd_xbar_mux_001|src_data\(42) & \cmd_xbar_mux_001|src_data\(41) & \cmd_xbar_mux_001|src_data\(40) & \cmd_xbar_mux_001|src_data\(39));

\memory|the_altsyncram|auto_generated|ram_block1a56_PORTABYTEENAMASKS_bus\(0) <= \width_adapter|width_adapter|out_byteen_field~1_combout\;

\memory|the_altsyncram|auto_generated|q_a\(56) <= \memory|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus\(0);
\memory|the_altsyncram|auto_generated|q_a\(57) <= \memory|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus\(1);
\memory|the_altsyncram|auto_generated|q_a\(58) <= \memory|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus\(2);
\memory|the_altsyncram|auto_generated|q_a\(59) <= \memory|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus\(3);

\memory|the_altsyncram|auto_generated|ram_block1a9_PORTADATAIN_bus\ <= (\width_adapter|width_adapter|out_data\(13) & \width_adapter|width_adapter|out_data\(12) & \width_adapter|width_adapter|out_data\(11) & \width_adapter|width_adapter|out_data\(9));

\memory|the_altsyncram|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\cmd_xbar_mux_001|src_data\(48) & \cmd_xbar_mux_001|src_data\(47) & \cmd_xbar_mux_001|src_data\(46) & \cmd_xbar_mux_001|src_data\(45) & \cmd_xbar_mux_001|src_data\(44) & 
\cmd_xbar_mux_001|src_data\(43) & \cmd_xbar_mux_001|src_data\(42) & \cmd_xbar_mux_001|src_data\(41) & \cmd_xbar_mux_001|src_data\(40) & \cmd_xbar_mux_001|src_data\(39));

\memory|the_altsyncram|auto_generated|ram_block1a9_PORTABYTEENAMASKS_bus\(0) <= \width_adapter|width_adapter|out_byteen_field~10_combout\;

\memory|the_altsyncram|auto_generated|q_a\(9) <= \memory|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus\(0);
\memory|the_altsyncram|auto_generated|q_a\(11) <= \memory|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus\(1);
\memory|the_altsyncram|auto_generated|q_a\(12) <= \memory|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus\(2);
\memory|the_altsyncram|auto_generated|q_a\(13) <= \memory|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus\(3);

\memory|the_altsyncram|auto_generated|ram_block1a41_PORTADATAIN_bus\ <= (\width_adapter|width_adapter|ShiftLeft2~12_combout\ & \width_adapter|width_adapter|ShiftLeft2~13_combout\ & \width_adapter|width_adapter|ShiftLeft2~11_combout\ & 
\width_adapter|width_adapter|ShiftLeft2~8_combout\);

\memory|the_altsyncram|auto_generated|ram_block1a41_PORTAADDR_bus\ <= (\cmd_xbar_mux_001|src_data\(48) & \cmd_xbar_mux_001|src_data\(47) & \cmd_xbar_mux_001|src_data\(46) & \cmd_xbar_mux_001|src_data\(45) & \cmd_xbar_mux_001|src_data\(44) & 
\cmd_xbar_mux_001|src_data\(43) & \cmd_xbar_mux_001|src_data\(42) & \cmd_xbar_mux_001|src_data\(41) & \cmd_xbar_mux_001|src_data\(40) & \cmd_xbar_mux_001|src_data\(39));

\memory|the_altsyncram|auto_generated|ram_block1a41_PORTABYTEENAMASKS_bus\(0) <= \width_adapter|width_adapter|out_byteen_field~5_combout\;

\memory|the_altsyncram|auto_generated|q_a\(41) <= \memory|the_altsyncram|auto_generated|ram_block1a41_PORTADATAOUT_bus\(0);
\memory|the_altsyncram|auto_generated|q_a\(43) <= \memory|the_altsyncram|auto_generated|ram_block1a41_PORTADATAOUT_bus\(1);
\memory|the_altsyncram|auto_generated|q_a\(44) <= \memory|the_altsyncram|auto_generated|ram_block1a41_PORTADATAOUT_bus\(2);
\memory|the_altsyncram|auto_generated|q_a\(45) <= \memory|the_altsyncram|auto_generated|ram_block1a41_PORTADATAOUT_bus\(3);

\memory|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\width_adapter|width_adapter|out_data\(4) & \width_adapter|width_adapter|out_data\(3) & \width_adapter|width_adapter|out_data\(1) & \width_adapter|width_adapter|out_data\(0));

\memory|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\cmd_xbar_mux_001|src_data\(48) & \cmd_xbar_mux_001|src_data\(47) & \cmd_xbar_mux_001|src_data\(46) & \cmd_xbar_mux_001|src_data\(45) & \cmd_xbar_mux_001|src_data\(44) & 
\cmd_xbar_mux_001|src_data\(43) & \cmd_xbar_mux_001|src_data\(42) & \cmd_xbar_mux_001|src_data\(41) & \cmd_xbar_mux_001|src_data\(40) & \cmd_xbar_mux_001|src_data\(39));

\memory|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\(0) <= \width_adapter|width_adapter|out_byteen_field~11_combout\;

\memory|the_altsyncram|auto_generated|q_a\(0) <= \memory|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\memory|the_altsyncram|auto_generated|q_a\(1) <= \memory|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\memory|the_altsyncram|auto_generated|q_a\(3) <= \memory|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\memory|the_altsyncram|auto_generated|q_a\(4) <= \memory|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);

\memory|the_altsyncram|auto_generated|ram_block1a32_PORTADATAIN_bus\ <= (\width_adapter|width_adapter|ShiftLeft2~0_combout\ & \width_adapter|width_adapter|ShiftLeft2~1_combout\ & \width_adapter|width_adapter|ShiftLeft2~2_combout\ & 
\width_adapter|width_adapter|ShiftLeft2~9_combout\);

\memory|the_altsyncram|auto_generated|ram_block1a32_PORTAADDR_bus\ <= (\cmd_xbar_mux_001|src_data\(48) & \cmd_xbar_mux_001|src_data\(47) & \cmd_xbar_mux_001|src_data\(46) & \cmd_xbar_mux_001|src_data\(45) & \cmd_xbar_mux_001|src_data\(44) & 
\cmd_xbar_mux_001|src_data\(43) & \cmd_xbar_mux_001|src_data\(42) & \cmd_xbar_mux_001|src_data\(41) & \cmd_xbar_mux_001|src_data\(40) & \cmd_xbar_mux_001|src_data\(39));

\memory|the_altsyncram|auto_generated|ram_block1a32_PORTABYTEENAMASKS_bus\(0) <= \width_adapter|width_adapter|out_byteen_field~7_combout\;

\memory|the_altsyncram|auto_generated|q_a\(32) <= \memory|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus\(0);
\memory|the_altsyncram|auto_generated|q_a\(33) <= \memory|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus\(1);
\memory|the_altsyncram|auto_generated|q_a\(35) <= \memory|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus\(2);
\memory|the_altsyncram|auto_generated|q_a\(36) <= \memory|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus\(3);

\memory|the_altsyncram|auto_generated|ram_block1a2_PORTADATAIN_bus\ <= (\width_adapter|width_adapter|out_data\(7) & \width_adapter|width_adapter|out_data\(6) & \width_adapter|width_adapter|out_data\(5) & \width_adapter|width_adapter|out_data\(2));

\memory|the_altsyncram|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\cmd_xbar_mux_001|src_data\(48) & \cmd_xbar_mux_001|src_data\(47) & \cmd_xbar_mux_001|src_data\(46) & \cmd_xbar_mux_001|src_data\(45) & \cmd_xbar_mux_001|src_data\(44) & 
\cmd_xbar_mux_001|src_data\(43) & \cmd_xbar_mux_001|src_data\(42) & \cmd_xbar_mux_001|src_data\(41) & \cmd_xbar_mux_001|src_data\(40) & \cmd_xbar_mux_001|src_data\(39));

\memory|the_altsyncram|auto_generated|ram_block1a2_PORTABYTEENAMASKS_bus\(0) <= \width_adapter|width_adapter|out_byteen_field~11_combout\;

\memory|the_altsyncram|auto_generated|q_a\(2) <= \memory|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);
\memory|the_altsyncram|auto_generated|q_a\(5) <= \memory|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus\(1);
\memory|the_altsyncram|auto_generated|q_a\(6) <= \memory|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus\(2);
\memory|the_altsyncram|auto_generated|q_a\(7) <= \memory|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus\(3);

\memory|the_altsyncram|auto_generated|ram_block1a34_PORTADATAIN_bus\ <= (\width_adapter|width_adapter|ShiftLeft2~20_combout\ & \width_adapter|width_adapter|ShiftLeft2~19_combout\ & \width_adapter|width_adapter|ShiftLeft2~14_combout\ & 
\width_adapter|width_adapter|ShiftLeft2~10_combout\);

\memory|the_altsyncram|auto_generated|ram_block1a34_PORTAADDR_bus\ <= (\cmd_xbar_mux_001|src_data\(48) & \cmd_xbar_mux_001|src_data\(47) & \cmd_xbar_mux_001|src_data\(46) & \cmd_xbar_mux_001|src_data\(45) & \cmd_xbar_mux_001|src_data\(44) & 
\cmd_xbar_mux_001|src_data\(43) & \cmd_xbar_mux_001|src_data\(42) & \cmd_xbar_mux_001|src_data\(41) & \cmd_xbar_mux_001|src_data\(40) & \cmd_xbar_mux_001|src_data\(39));

\memory|the_altsyncram|auto_generated|ram_block1a34_PORTABYTEENAMASKS_bus\(0) <= \width_adapter|width_adapter|out_byteen_field~7_combout\;

\memory|the_altsyncram|auto_generated|q_a\(34) <= \memory|the_altsyncram|auto_generated|ram_block1a34_PORTADATAOUT_bus\(0);
\memory|the_altsyncram|auto_generated|q_a\(37) <= \memory|the_altsyncram|auto_generated|ram_block1a34_PORTADATAOUT_bus\(1);
\memory|the_altsyncram|auto_generated|q_a\(38) <= \memory|the_altsyncram|auto_generated|ram_block1a34_PORTADATAOUT_bus\(2);
\memory|the_altsyncram|auto_generated|q_a\(39) <= \memory|the_altsyncram|auto_generated|ram_block1a34_PORTADATAOUT_bus\(3);

\memory|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\ <= (\width_adapter|width_adapter|out_data\(23) & \width_adapter|width_adapter|out_data\(22) & \width_adapter|width_adapter|out_data\(20) & \width_adapter|width_adapter|out_data\(16)
);

\memory|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\cmd_xbar_mux_001|src_data\(48) & \cmd_xbar_mux_001|src_data\(47) & \cmd_xbar_mux_001|src_data\(46) & \cmd_xbar_mux_001|src_data\(45) & \cmd_xbar_mux_001|src_data\(44) & 
\cmd_xbar_mux_001|src_data\(43) & \cmd_xbar_mux_001|src_data\(42) & \cmd_xbar_mux_001|src_data\(41) & \cmd_xbar_mux_001|src_data\(40) & \cmd_xbar_mux_001|src_data\(39));

\memory|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\(0) <= \width_adapter|width_adapter|out_byteen_field~9_combout\;

\memory|the_altsyncram|auto_generated|q_a\(16) <= \memory|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);
\memory|the_altsyncram|auto_generated|q_a\(20) <= \memory|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(1);
\memory|the_altsyncram|auto_generated|q_a\(22) <= \memory|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(2);
\memory|the_altsyncram|auto_generated|q_a\(23) <= \memory|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(3);

\memory|the_altsyncram|auto_generated|ram_block1a48_PORTADATAIN_bus\ <= (\width_adapter|width_adapter|ShiftLeft2~4_combout\ & \width_adapter|width_adapter|ShiftLeft2~3_combout\ & \width_adapter|width_adapter|ShiftLeft2~22_combout\ & 
\width_adapter|width_adapter|ShiftLeft2~16_combout\);

\memory|the_altsyncram|auto_generated|ram_block1a48_PORTAADDR_bus\ <= (\cmd_xbar_mux_001|src_data\(48) & \cmd_xbar_mux_001|src_data\(47) & \cmd_xbar_mux_001|src_data\(46) & \cmd_xbar_mux_001|src_data\(45) & \cmd_xbar_mux_001|src_data\(44) & 
\cmd_xbar_mux_001|src_data\(43) & \cmd_xbar_mux_001|src_data\(42) & \cmd_xbar_mux_001|src_data\(41) & \cmd_xbar_mux_001|src_data\(40) & \cmd_xbar_mux_001|src_data\(39));

\memory|the_altsyncram|auto_generated|ram_block1a48_PORTABYTEENAMASKS_bus\(0) <= \width_adapter|width_adapter|out_byteen_field~3_combout\;

\memory|the_altsyncram|auto_generated|q_a\(48) <= \memory|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus\(0);
\memory|the_altsyncram|auto_generated|q_a\(52) <= \memory|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus\(1);
\memory|the_altsyncram|auto_generated|q_a\(54) <= \memory|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus\(2);
\memory|the_altsyncram|auto_generated|q_a\(55) <= \memory|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus\(3);

\memory|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\ <= (\width_adapter|width_adapter|out_data\(15) & \width_adapter|width_adapter|out_data\(14) & \width_adapter|width_adapter|out_data\(10) & \width_adapter|width_adapter|out_data\(8));

\memory|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\cmd_xbar_mux_001|src_data\(48) & \cmd_xbar_mux_001|src_data\(47) & \cmd_xbar_mux_001|src_data\(46) & \cmd_xbar_mux_001|src_data\(45) & \cmd_xbar_mux_001|src_data\(44) & 
\cmd_xbar_mux_001|src_data\(43) & \cmd_xbar_mux_001|src_data\(42) & \cmd_xbar_mux_001|src_data\(41) & \cmd_xbar_mux_001|src_data\(40) & \cmd_xbar_mux_001|src_data\(39));

\memory|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\(0) <= \width_adapter|width_adapter|out_byteen_field~10_combout\;

\memory|the_altsyncram|auto_generated|q_a\(8) <= \memory|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);
\memory|the_altsyncram|auto_generated|q_a\(10) <= \memory|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(1);
\memory|the_altsyncram|auto_generated|q_a\(14) <= \memory|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(2);
\memory|the_altsyncram|auto_generated|q_a\(15) <= \memory|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(3);

\memory|the_altsyncram|auto_generated|ram_block1a40_PORTADATAIN_bus\ <= (\width_adapter|width_adapter|ShiftLeft2~17_combout\ & \width_adapter|width_adapter|ShiftLeft2~15_combout\ & \width_adapter|width_adapter|ShiftLeft2~21_combout\ & 
\width_adapter|width_adapter|ShiftLeft2~18_combout\);

\memory|the_altsyncram|auto_generated|ram_block1a40_PORTAADDR_bus\ <= (\cmd_xbar_mux_001|src_data\(48) & \cmd_xbar_mux_001|src_data\(47) & \cmd_xbar_mux_001|src_data\(46) & \cmd_xbar_mux_001|src_data\(45) & \cmd_xbar_mux_001|src_data\(44) & 
\cmd_xbar_mux_001|src_data\(43) & \cmd_xbar_mux_001|src_data\(42) & \cmd_xbar_mux_001|src_data\(41) & \cmd_xbar_mux_001|src_data\(40) & \cmd_xbar_mux_001|src_data\(39));

\memory|the_altsyncram|auto_generated|ram_block1a40_PORTABYTEENAMASKS_bus\(0) <= \width_adapter|width_adapter|out_byteen_field~5_combout\;

\memory|the_altsyncram|auto_generated|q_a\(40) <= \memory|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus\(0);
\memory|the_altsyncram|auto_generated|q_a\(42) <= \memory|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus\(1);
\memory|the_altsyncram|auto_generated|q_a\(46) <= \memory|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus\(2);
\memory|the_altsyncram|auto_generated|q_a\(47) <= \memory|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus\(3);

\memory|the_altsyncram|auto_generated|ram_block1a17_PORTADATAIN_bus\ <= (\width_adapter|width_adapter|out_data\(21) & \width_adapter|width_adapter|out_data\(19) & \width_adapter|width_adapter|out_data\(18) & \width_adapter|width_adapter|out_data\(17)
);

\memory|the_altsyncram|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\cmd_xbar_mux_001|src_data\(48) & \cmd_xbar_mux_001|src_data\(47) & \cmd_xbar_mux_001|src_data\(46) & \cmd_xbar_mux_001|src_data\(45) & \cmd_xbar_mux_001|src_data\(44) & 
\cmd_xbar_mux_001|src_data\(43) & \cmd_xbar_mux_001|src_data\(42) & \cmd_xbar_mux_001|src_data\(41) & \cmd_xbar_mux_001|src_data\(40) & \cmd_xbar_mux_001|src_data\(39));

\memory|the_altsyncram|auto_generated|ram_block1a17_PORTABYTEENAMASKS_bus\(0) <= \width_adapter|width_adapter|out_byteen_field~9_combout\;

\memory|the_altsyncram|auto_generated|q_a\(17) <= \memory|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus\(0);
\memory|the_altsyncram|auto_generated|q_a\(18) <= \memory|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus\(1);
\memory|the_altsyncram|auto_generated|q_a\(19) <= \memory|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus\(2);
\memory|the_altsyncram|auto_generated|q_a\(21) <= \memory|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus\(3);

\memory|the_altsyncram|auto_generated|ram_block1a49_PORTADATAIN_bus\ <= (\width_adapter|width_adapter|ShiftLeft2~26_combout\ & \width_adapter|width_adapter|ShiftLeft2~23_combout\ & \width_adapter|width_adapter|ShiftLeft2~25_combout\ & 
\width_adapter|width_adapter|ShiftLeft2~24_combout\);

\memory|the_altsyncram|auto_generated|ram_block1a49_PORTAADDR_bus\ <= (\cmd_xbar_mux_001|src_data\(48) & \cmd_xbar_mux_001|src_data\(47) & \cmd_xbar_mux_001|src_data\(46) & \cmd_xbar_mux_001|src_data\(45) & \cmd_xbar_mux_001|src_data\(44) & 
\cmd_xbar_mux_001|src_data\(43) & \cmd_xbar_mux_001|src_data\(42) & \cmd_xbar_mux_001|src_data\(41) & \cmd_xbar_mux_001|src_data\(40) & \cmd_xbar_mux_001|src_data\(39));

\memory|the_altsyncram|auto_generated|ram_block1a49_PORTABYTEENAMASKS_bus\(0) <= \width_adapter|width_adapter|out_byteen_field~3_combout\;

\memory|the_altsyncram|auto_generated|q_a\(49) <= \memory|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus\(0);
\memory|the_altsyncram|auto_generated|q_a\(50) <= \memory|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus\(1);
\memory|the_altsyncram|auto_generated|q_a\(51) <= \memory|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus\(2);
\memory|the_altsyncram|auto_generated|q_a\(53) <= \memory|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus\(3);

\memory|the_altsyncram|auto_generated|ram_block1a28_PORTADATAIN_bus\ <= (\width_adapter|width_adapter|out_data\(31) & \width_adapter|width_adapter|out_data\(30) & \width_adapter|width_adapter|out_data\(29) & \width_adapter|width_adapter|out_data\(28)
);

\memory|the_altsyncram|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\cmd_xbar_mux_001|src_data\(48) & \cmd_xbar_mux_001|src_data\(47) & \cmd_xbar_mux_001|src_data\(46) & \cmd_xbar_mux_001|src_data\(45) & \cmd_xbar_mux_001|src_data\(44) & 
\cmd_xbar_mux_001|src_data\(43) & \cmd_xbar_mux_001|src_data\(42) & \cmd_xbar_mux_001|src_data\(41) & \cmd_xbar_mux_001|src_data\(40) & \cmd_xbar_mux_001|src_data\(39));

\memory|the_altsyncram|auto_generated|ram_block1a28_PORTABYTEENAMASKS_bus\(0) <= \width_adapter|width_adapter|out_byteen_field~8_combout\;

\memory|the_altsyncram|auto_generated|q_a\(28) <= \memory|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus\(0);
\memory|the_altsyncram|auto_generated|q_a\(29) <= \memory|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus\(1);
\memory|the_altsyncram|auto_generated|q_a\(30) <= \memory|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus\(2);
\memory|the_altsyncram|auto_generated|q_a\(31) <= \memory|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus\(3);

\memory|the_altsyncram|auto_generated|ram_block1a60_PORTADATAIN_bus\ <= (\width_adapter|width_adapter|ShiftLeft2~31_combout\ & \width_adapter|width_adapter|ShiftLeft2~30_combout\ & \width_adapter|width_adapter|ShiftLeft2~29_combout\ & 
\width_adapter|width_adapter|ShiftLeft2~28_combout\);

\memory|the_altsyncram|auto_generated|ram_block1a60_PORTAADDR_bus\ <= (\cmd_xbar_mux_001|src_data\(48) & \cmd_xbar_mux_001|src_data\(47) & \cmd_xbar_mux_001|src_data\(46) & \cmd_xbar_mux_001|src_data\(45) & \cmd_xbar_mux_001|src_data\(44) & 
\cmd_xbar_mux_001|src_data\(43) & \cmd_xbar_mux_001|src_data\(42) & \cmd_xbar_mux_001|src_data\(41) & \cmd_xbar_mux_001|src_data\(40) & \cmd_xbar_mux_001|src_data\(39));

\memory|the_altsyncram|auto_generated|ram_block1a60_PORTABYTEENAMASKS_bus\(0) <= \width_adapter|width_adapter|out_byteen_field~1_combout\;

\memory|the_altsyncram|auto_generated|q_a\(60) <= \memory|the_altsyncram|auto_generated|ram_block1a60_PORTADATAOUT_bus\(0);
\memory|the_altsyncram|auto_generated|q_a\(61) <= \memory|the_altsyncram|auto_generated|ram_block1a60_PORTADATAOUT_bus\(1);
\memory|the_altsyncram|auto_generated|q_a\(62) <= \memory|the_altsyncram|auto_generated|ram_block1a60_PORTADATAOUT_bus\(2);
\memory|the_altsyncram|auto_generated|q_a\(63) <= \memory|the_altsyncram|auto_generated|ram_block1a60_PORTADATAOUT_bus\(3);

\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\);

\clk_clk~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \clk_clk~combout\);
\rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\ <= NOT \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\;
\ALT_INV_reset_reset_n~combout\ <= NOT \reset_reset_n~combout\;
\cpu|ALT_INV_av_ld_rshift8~1_combout\ <= NOT \cpu|av_ld_rshift8~1_combout\;
\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|ALT_INV_mem[0][40]~regout\ <= NOT \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][40]~regout\;
\width_adapter_002|width_adapter_002|ALT_INV_use_reg~regout\ <= NOT \width_adapter_002|width_adapter_002|use_reg~regout\;
\uart|the_HostSystem_uart_tx|ALT_INV_txd~regout\ <= NOT \uart|the_HostSystem_uart_tx|txd~regout\;

-- Location: LCFF_X29_Y18_N11
\cpu|W_alu_result[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|W_alu_result[13]~3_combout\,
	sdata => \cpu|E_shift_rot_result\(13),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu|E_alu_result~36_combout\,
	sload => \cpu|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|W_alu_result\(13));

-- Location: LCCOMB_X29_Y14_N28
\cpu|Add1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add1~12_combout\ = ((\cpu|E_src2\(6) $ (\cpu|E_src1\(6) $ (\cpu|Add1~11\)))) # (GND)
-- \cpu|Add1~13\ = CARRY((\cpu|E_src2\(6) & (\cpu|E_src1\(6) & !\cpu|Add1~11\)) # (!\cpu|E_src2\(6) & ((\cpu|E_src1\(6)) # (!\cpu|Add1~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src2\(6),
	datab => \cpu|E_src1\(6),
	datad => VCC,
	cin => \cpu|Add1~11\,
	combout => \cpu|Add1~12_combout\,
	cout => \cpu|Add1~13\);

-- Location: LCCOMB_X29_Y13_N12
\cpu|Add1~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add1~28_combout\ = ((\cpu|E_src1\(14) $ (\cpu|E_src2\(14) $ (\cpu|Add1~27\)))) # (GND)
-- \cpu|Add1~29\ = CARRY((\cpu|E_src1\(14) & ((!\cpu|Add1~27\) # (!\cpu|E_src2\(14)))) # (!\cpu|E_src1\(14) & (!\cpu|E_src2\(14) & !\cpu|Add1~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1\(14),
	datab => \cpu|E_src2\(14),
	datad => VCC,
	cin => \cpu|Add1~27\,
	combout => \cpu|Add1~28_combout\,
	cout => \cpu|Add1~29\);

-- Location: LCCOMB_X28_Y14_N26
\cpu|Add2~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add2~10_combout\ = (\cpu|E_src1\(5) & ((\cpu|E_src2\(5) & (\cpu|Add2~9\ & VCC)) # (!\cpu|E_src2\(5) & (!\cpu|Add2~9\)))) # (!\cpu|E_src1\(5) & ((\cpu|E_src2\(5) & (!\cpu|Add2~9\)) # (!\cpu|E_src2\(5) & ((\cpu|Add2~9\) # (GND)))))
-- \cpu|Add2~11\ = CARRY((\cpu|E_src1\(5) & (!\cpu|E_src2\(5) & !\cpu|Add2~9\)) # (!\cpu|E_src1\(5) & ((!\cpu|Add2~9\) # (!\cpu|E_src2\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1\(5),
	datab => \cpu|E_src2\(5),
	datad => VCC,
	cin => \cpu|Add2~9\,
	combout => \cpu|Add2~10_combout\,
	cout => \cpu|Add2~11\);

-- Location: LCCOMB_X28_Y13_N0
\cpu|Add2~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add2~16_combout\ = ((\cpu|E_src1\(8) $ (\cpu|E_src2\(8) $ (!\cpu|Add2~15\)))) # (GND)
-- \cpu|Add2~17\ = CARRY((\cpu|E_src1\(8) & ((\cpu|E_src2\(8)) # (!\cpu|Add2~15\))) # (!\cpu|E_src1\(8) & (\cpu|E_src2\(8) & !\cpu|Add2~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1\(8),
	datab => \cpu|E_src2\(8),
	datad => VCC,
	cin => \cpu|Add2~15\,
	combout => \cpu|Add2~16_combout\,
	cout => \cpu|Add2~17\);

-- Location: LCCOMB_X28_Y13_N2
\cpu|Add2~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add2~18_combout\ = (\cpu|E_src2\(9) & ((\cpu|E_src1\(9) & (\cpu|Add2~17\ & VCC)) # (!\cpu|E_src1\(9) & (!\cpu|Add2~17\)))) # (!\cpu|E_src2\(9) & ((\cpu|E_src1\(9) & (!\cpu|Add2~17\)) # (!\cpu|E_src1\(9) & ((\cpu|Add2~17\) # (GND)))))
-- \cpu|Add2~19\ = CARRY((\cpu|E_src2\(9) & (!\cpu|E_src1\(9) & !\cpu|Add2~17\)) # (!\cpu|E_src2\(9) & ((!\cpu|Add2~17\) # (!\cpu|E_src1\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src2\(9),
	datab => \cpu|E_src1\(9),
	datad => VCC,
	cin => \cpu|Add2~17\,
	combout => \cpu|Add2~18_combout\,
	cout => \cpu|Add2~19\);

-- Location: LCCOMB_X28_Y13_N10
\cpu|Add2~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add2~26_combout\ = (\cpu|E_src1\(13) & ((\cpu|E_src2\(13) & (\cpu|Add2~25\ & VCC)) # (!\cpu|E_src2\(13) & (!\cpu|Add2~25\)))) # (!\cpu|E_src1\(13) & ((\cpu|E_src2\(13) & (!\cpu|Add2~25\)) # (!\cpu|E_src2\(13) & ((\cpu|Add2~25\) # (GND)))))
-- \cpu|Add2~27\ = CARRY((\cpu|E_src1\(13) & (!\cpu|E_src2\(13) & !\cpu|Add2~25\)) # (!\cpu|E_src1\(13) & ((!\cpu|Add2~25\) # (!\cpu|E_src2\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1\(13),
	datab => \cpu|E_src2\(13),
	datad => VCC,
	cin => \cpu|Add2~25\,
	combout => \cpu|Add2~26_combout\,
	cout => \cpu|Add2~27\);

-- Location: LCCOMB_X28_Y13_N12
\cpu|Add2~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add2~28_combout\ = ((\cpu|E_src2\(14) $ (\cpu|E_src1\(14) $ (!\cpu|Add2~27\)))) # (GND)
-- \cpu|Add2~29\ = CARRY((\cpu|E_src2\(14) & ((\cpu|E_src1\(14)) # (!\cpu|Add2~27\))) # (!\cpu|E_src2\(14) & (\cpu|E_src1\(14) & !\cpu|Add2~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src2\(14),
	datab => \cpu|E_src1\(14),
	datad => VCC,
	cin => \cpu|Add2~27\,
	combout => \cpu|Add2~28_combout\,
	cout => \cpu|Add2~29\);

-- Location: LCCOMB_X29_Y18_N10
\cpu|W_alu_result[13]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_alu_result[13]~3_combout\ = (\cpu|R_ctrl_logic~regout\ & ((\cpu|E_logic_result[13]~4_combout\))) # (!\cpu|R_ctrl_logic~regout\ & (\cpu|E_arith_result[13]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_arith_result[13]~1_combout\,
	datab => \cpu|E_logic_result[13]~4_combout\,
	datad => \cpu|R_ctrl_logic~regout\,
	combout => \cpu|W_alu_result[13]~3_combout\);

-- Location: LCFF_X32_Y20_N3
\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset[1]~4_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|ALT_INV_mem[0][40]~regout\,
	ena => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset\(1));

-- Location: LCFF_X35_Y17_N7
\uart|the_HostSystem_uart_tx|baud_rate_counter[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_tx|baud_rate_counter[3]~14_combout\,
	sdata => VCC,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \uart|the_HostSystem_uart_tx|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_tx|baud_rate_counter\(3));

-- Location: LCFF_X35_Y17_N11
\uart|the_HostSystem_uart_tx|baud_rate_counter[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_tx|baud_rate_counter[5]~18_combout\,
	sdata => \~GND~combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \uart|the_HostSystem_uart_tx|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_tx|baud_rate_counter\(5));

-- Location: M4K_X26_Y13
\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"DEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEF",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "HostSystem_cpu_rf_ram_a.mif",
	init_file_layout => "port_a",
	logical_ram_name => "HostSystem_cpu:cpu|HostSystem_cpu_register_bank_a_module:HostSystem_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_icg1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 32,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 32,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \cpu|W_rf_wren~combout\,
	portbrewe => VCC,
	clk0 => \clk_clk~clkctrl_outclk\,
	portadatain => \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCFF_X29_Y17_N3
\cpu|F_pc[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|F_pc[9]~7_combout\,
	sdata => \cpu|F_pc_plus_one[9]~18_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu|W_status_reg_pie_inst_nxt~2_combout\,
	sload => \cpu|F_pc_sel_nxt.10~0_combout\,
	ena => \cpu|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|F_pc\(9));

-- Location: LCFF_X30_Y20_N13
\width_adapter_002|width_adapter_002|address_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \width_adapter_002|width_adapter_002|address_reg~0_combout\,
	sdata => VCC,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \width_adapter_002|width_adapter_002|ALT_INV_use_reg~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter_002|width_adapter_002|address_reg\(1));

-- Location: LCFF_X32_Y20_N1
\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset[0]~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|ALT_INV_mem[0][40]~regout\,
	ena => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset\(0));

-- Location: LCCOMB_X32_Y20_N0
\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset[0]~2_combout\ = 
-- (\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|comb~1_combout\ & 
-- (\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][40]~regout\ $ (GND))) # 
-- (!\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|comb~1_combout\ & 
-- (!\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][40]~regout\ & VCC))
-- \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset[0]~3\ = 
-- CARRY((\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|comb~1_combout\ & 
-- !\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][40]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|comb~1_combout\,
	datab => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][40]~regout\,
	datad => VCC,
	combout => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset[0]~2_combout\,
	cout => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset[0]~3\);

-- Location: LCCOMB_X32_Y20_N2
\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset[1]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset[1]~4_combout\ = 
-- \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][40]~regout\ $ 
-- (\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset[0]~3\ $ 
-- (\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|comb~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][40]~regout\,
	datad => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|comb~0_combout\,
	cin => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset[0]~3\,
	combout => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset[1]~4_combout\);

-- Location: LCCOMB_X35_Y17_N6
\uart|the_HostSystem_uart_tx|baud_rate_counter[3]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_tx|baud_rate_counter[3]~14_combout\ = (\uart|the_HostSystem_uart_tx|baud_rate_counter\(3) & (\uart|the_HostSystem_uart_tx|baud_rate_counter[2]~13\ & VCC)) # (!\uart|the_HostSystem_uart_tx|baud_rate_counter\(3) & 
-- (!\uart|the_HostSystem_uart_tx|baud_rate_counter[2]~13\))
-- \uart|the_HostSystem_uart_tx|baud_rate_counter[3]~15\ = CARRY((!\uart|the_HostSystem_uart_tx|baud_rate_counter\(3) & !\uart|the_HostSystem_uart_tx|baud_rate_counter[2]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_tx|baud_rate_counter\(3),
	datad => VCC,
	cin => \uart|the_HostSystem_uart_tx|baud_rate_counter[2]~13\,
	combout => \uart|the_HostSystem_uart_tx|baud_rate_counter[3]~14_combout\,
	cout => \uart|the_HostSystem_uart_tx|baud_rate_counter[3]~15\);

-- Location: LCCOMB_X35_Y17_N10
\uart|the_HostSystem_uart_tx|baud_rate_counter[5]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_tx|baud_rate_counter[5]~18_combout\ = (\uart|the_HostSystem_uart_tx|baud_rate_counter\(5) & (\uart|the_HostSystem_uart_tx|baud_rate_counter[4]~17\ & VCC)) # (!\uart|the_HostSystem_uart_tx|baud_rate_counter\(5) & 
-- (!\uart|the_HostSystem_uart_tx|baud_rate_counter[4]~17\))
-- \uart|the_HostSystem_uart_tx|baud_rate_counter[5]~19\ = CARRY((!\uart|the_HostSystem_uart_tx|baud_rate_counter\(5) & !\uart|the_HostSystem_uart_tx|baud_rate_counter[4]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_tx|baud_rate_counter\(5),
	datad => VCC,
	cin => \uart|the_HostSystem_uart_tx|baud_rate_counter[4]~17\,
	combout => \uart|the_HostSystem_uart_tx|baud_rate_counter[5]~18_combout\,
	cout => \uart|the_HostSystem_uart_tx|baud_rate_counter[5]~19\);

-- Location: LCFF_X29_Y19_N7
\cpu|E_shift_rot_cnt[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_shift_rot_cnt[2]~9_combout\,
	sdata => \cpu|E_src2\(2),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_shift_rot_cnt\(2));

-- Location: LCFF_X29_Y19_N11
\cpu|E_shift_rot_cnt[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_shift_rot_cnt[4]~13_combout\,
	sdata => \cpu|E_src2\(4),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_shift_rot_cnt\(4));

-- Location: LCFF_X22_Y20_N15
\countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre[1]~8_combout\,
	sdata => \countbits_0|contador_bits_1|Add5~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \countbits_0|read_bus~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre\(1));

-- Location: M4K_X26_Y18
\memory|the_altsyncram|auto_generated|ram_block1a32\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "HostSystem_memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 4,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 32,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 64,
	port_a_write_enable_clear => "none",
	port_b_address_width => 10,
	port_b_data_width => 4,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \memory|wren~0_combout\,
	clk0 => \clk_clk~clkctrl_outclk\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a32_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a32_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a32_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus\);

-- Location: M4K_X26_Y19
\memory|the_altsyncram|auto_generated|ram_block1a40\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "HostSystem_memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 4,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 40,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 64,
	port_a_write_enable_clear => "none",
	port_b_address_width => 10,
	port_b_data_width => 4,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \memory|wren~0_combout\,
	clk0 => \clk_clk~clkctrl_outclk\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a40_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a40_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a40_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus\);

-- Location: LCCOMB_X29_Y19_N6
\cpu|E_shift_rot_cnt[2]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_cnt[2]~9_combout\ = (\cpu|E_shift_rot_cnt\(2) & ((GND) # (!\cpu|E_shift_rot_cnt[1]~8\))) # (!\cpu|E_shift_rot_cnt\(2) & (\cpu|E_shift_rot_cnt[1]~8\ $ (GND)))
-- \cpu|E_shift_rot_cnt[2]~10\ = CARRY((\cpu|E_shift_rot_cnt\(2)) # (!\cpu|E_shift_rot_cnt[1]~8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_shift_rot_cnt\(2),
	datad => VCC,
	cin => \cpu|E_shift_rot_cnt[1]~8\,
	combout => \cpu|E_shift_rot_cnt[2]~9_combout\,
	cout => \cpu|E_shift_rot_cnt[2]~10\);

-- Location: LCCOMB_X29_Y19_N8
\cpu|E_shift_rot_cnt[3]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_cnt[3]~11_combout\ = (\cpu|E_shift_rot_cnt\(3) & (\cpu|E_shift_rot_cnt[2]~10\ & VCC)) # (!\cpu|E_shift_rot_cnt\(3) & (!\cpu|E_shift_rot_cnt[2]~10\))
-- \cpu|E_shift_rot_cnt[3]~12\ = CARRY((!\cpu|E_shift_rot_cnt\(3) & !\cpu|E_shift_rot_cnt[2]~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cpu|E_shift_rot_cnt\(3),
	datad => VCC,
	cin => \cpu|E_shift_rot_cnt[2]~10\,
	combout => \cpu|E_shift_rot_cnt[3]~11_combout\,
	cout => \cpu|E_shift_rot_cnt[3]~12\);

-- Location: LCCOMB_X29_Y19_N10
\cpu|E_shift_rot_cnt[4]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_cnt[4]~13_combout\ = \cpu|E_shift_rot_cnt[3]~12\ $ (\cpu|E_shift_rot_cnt\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \cpu|E_shift_rot_cnt\(4),
	cin => \cpu|E_shift_rot_cnt[3]~12\,
	combout => \cpu|E_shift_rot_cnt[4]~13_combout\);

-- Location: LCFF_X22_Y17_N17
\countbits_0|contador_interno|Q_tmp[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \countbits_0|contador_interno|Q_tmp[1]~10_combout\,
	sdata => \countbits_0|state|Q_tmp\(1),
	aclr => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \countbits_0|state|Q_tmp\(9),
	ena => \countbits_0|state|Q_tmp\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \countbits_0|contador_interno|Q_tmp\(1));

-- Location: LCCOMB_X22_Y20_N14
\countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre[1]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre[1]~8_combout\ = (\countbits_0|contador_bits_0|Add4~0_combout\ & 
-- (!\countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre[0]~7\ & VCC)) # (!\countbits_0|contador_bits_0|Add4~0_combout\ & 
-- (\countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre[0]~7\ $ (GND)))
-- \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre[1]~9\ = CARRY((!\countbits_0|contador_bits_0|Add4~0_combout\ & 
-- !\countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre[0]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \countbits_0|contador_bits_0|Add4~0_combout\,
	datad => VCC,
	cin => \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre[0]~7\,
	combout => \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre[1]~8_combout\,
	cout => \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre[1]~9\);

-- Location: LCFF_X22_Y20_N17
\countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre[2]~10_combout\,
	sdata => \countbits_0|contador_bits_1|Add5~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \countbits_0|read_bus~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre\(2));

-- Location: LCCOMB_X29_Y13_N14
\cpu|Add1~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add1~30_combout\ = (\cpu|E_src2\(15) & ((\cpu|E_src1\(15) & (!\cpu|Add1~29\)) # (!\cpu|E_src1\(15) & ((\cpu|Add1~29\) # (GND))))) # (!\cpu|E_src2\(15) & ((\cpu|E_src1\(15) & (\cpu|Add1~29\ & VCC)) # (!\cpu|E_src1\(15) & (!\cpu|Add1~29\))))
-- \cpu|Add1~31\ = CARRY((\cpu|E_src2\(15) & ((!\cpu|Add1~29\) # (!\cpu|E_src1\(15)))) # (!\cpu|E_src2\(15) & (!\cpu|E_src1\(15) & !\cpu|Add1~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src2\(15),
	datab => \cpu|E_src1\(15),
	datad => VCC,
	cin => \cpu|Add1~29\,
	combout => \cpu|Add1~30_combout\,
	cout => \cpu|Add1~31\);

-- Location: LCCOMB_X29_Y13_N18
\cpu|Add1~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add1~34_combout\ = (\cpu|E_src1\(17) & ((\cpu|E_src2\(17) & (!\cpu|Add1~33\)) # (!\cpu|E_src2\(17) & (\cpu|Add1~33\ & VCC)))) # (!\cpu|E_src1\(17) & ((\cpu|E_src2\(17) & ((\cpu|Add1~33\) # (GND))) # (!\cpu|E_src2\(17) & (!\cpu|Add1~33\))))
-- \cpu|Add1~35\ = CARRY((\cpu|E_src1\(17) & (\cpu|E_src2\(17) & !\cpu|Add1~33\)) # (!\cpu|E_src1\(17) & ((\cpu|E_src2\(17)) # (!\cpu|Add1~33\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1\(17),
	datab => \cpu|E_src2\(17),
	datad => VCC,
	cin => \cpu|Add1~33\,
	combout => \cpu|Add1~34_combout\,
	cout => \cpu|Add1~35\);

-- Location: LCCOMB_X29_Y13_N22
\cpu|Add1~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add1~38_combout\ = (\cpu|E_src1\(19) & ((\cpu|E_src2\(19) & (!\cpu|Add1~37\)) # (!\cpu|E_src2\(19) & (\cpu|Add1~37\ & VCC)))) # (!\cpu|E_src1\(19) & ((\cpu|E_src2\(19) & ((\cpu|Add1~37\) # (GND))) # (!\cpu|E_src2\(19) & (!\cpu|Add1~37\))))
-- \cpu|Add1~39\ = CARRY((\cpu|E_src1\(19) & (\cpu|E_src2\(19) & !\cpu|Add1~37\)) # (!\cpu|E_src1\(19) & ((\cpu|E_src2\(19)) # (!\cpu|Add1~37\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1\(19),
	datab => \cpu|E_src2\(19),
	datad => VCC,
	cin => \cpu|Add1~37\,
	combout => \cpu|Add1~38_combout\,
	cout => \cpu|Add1~39\);

-- Location: LCCOMB_X29_Y13_N30
\cpu|Add1~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add1~46_combout\ = (\cpu|E_src2\(23) & ((\cpu|E_src1\(23) & (!\cpu|Add1~45\)) # (!\cpu|E_src1\(23) & ((\cpu|Add1~45\) # (GND))))) # (!\cpu|E_src2\(23) & ((\cpu|E_src1\(23) & (\cpu|Add1~45\ & VCC)) # (!\cpu|E_src1\(23) & (!\cpu|Add1~45\))))
-- \cpu|Add1~47\ = CARRY((\cpu|E_src2\(23) & ((!\cpu|Add1~45\) # (!\cpu|E_src1\(23)))) # (!\cpu|E_src2\(23) & (!\cpu|E_src1\(23) & !\cpu|Add1~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src2\(23),
	datab => \cpu|E_src1\(23),
	datad => VCC,
	cin => \cpu|Add1~45\,
	combout => \cpu|Add1~46_combout\,
	cout => \cpu|Add1~47\);

-- Location: LCCOMB_X29_Y12_N4
\cpu|Add1~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add1~52_combout\ = ((\cpu|E_src1\(26) $ (\cpu|E_src2\(26) $ (\cpu|Add1~51\)))) # (GND)
-- \cpu|Add1~53\ = CARRY((\cpu|E_src1\(26) & ((!\cpu|Add1~51\) # (!\cpu|E_src2\(26)))) # (!\cpu|E_src1\(26) & (!\cpu|E_src2\(26) & !\cpu|Add1~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1\(26),
	datab => \cpu|E_src2\(26),
	datad => VCC,
	cin => \cpu|Add1~51\,
	combout => \cpu|Add1~52_combout\,
	cout => \cpu|Add1~53\);

-- Location: LCCOMB_X29_Y12_N10
\cpu|Add1~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add1~58_combout\ = (\cpu|E_src2\(29) & ((\cpu|E_src1\(29) & (!\cpu|Add1~57\)) # (!\cpu|E_src1\(29) & ((\cpu|Add1~57\) # (GND))))) # (!\cpu|E_src2\(29) & ((\cpu|E_src1\(29) & (\cpu|Add1~57\ & VCC)) # (!\cpu|E_src1\(29) & (!\cpu|Add1~57\))))
-- \cpu|Add1~59\ = CARRY((\cpu|E_src2\(29) & ((!\cpu|Add1~57\) # (!\cpu|E_src1\(29)))) # (!\cpu|E_src2\(29) & (!\cpu|E_src1\(29) & !\cpu|Add1~57\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src2\(29),
	datab => \cpu|E_src1\(29),
	datad => VCC,
	cin => \cpu|Add1~57\,
	combout => \cpu|Add1~58_combout\,
	cout => \cpu|Add1~59\);

-- Location: LCCOMB_X29_Y12_N12
\cpu|Add1~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add1~60_combout\ = ((\cpu|E_src2\(30) $ (\cpu|E_src1\(30) $ (\cpu|Add1~59\)))) # (GND)
-- \cpu|Add1~61\ = CARRY((\cpu|E_src2\(30) & (\cpu|E_src1\(30) & !\cpu|Add1~59\)) # (!\cpu|E_src2\(30) & ((\cpu|E_src1\(30)) # (!\cpu|Add1~59\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src2\(30),
	datab => \cpu|E_src1\(30),
	datad => VCC,
	cin => \cpu|Add1~59\,
	combout => \cpu|Add1~60_combout\,
	cout => \cpu|Add1~61\);

-- Location: LCCOMB_X28_Y13_N14
\cpu|Add2~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add2~30_combout\ = (\cpu|E_src2\(15) & ((\cpu|E_src1\(15) & (\cpu|Add2~29\ & VCC)) # (!\cpu|E_src1\(15) & (!\cpu|Add2~29\)))) # (!\cpu|E_src2\(15) & ((\cpu|E_src1\(15) & (!\cpu|Add2~29\)) # (!\cpu|E_src1\(15) & ((\cpu|Add2~29\) # (GND)))))
-- \cpu|Add2~31\ = CARRY((\cpu|E_src2\(15) & (!\cpu|E_src1\(15) & !\cpu|Add2~29\)) # (!\cpu|E_src2\(15) & ((!\cpu|Add2~29\) # (!\cpu|E_src1\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src2\(15),
	datab => \cpu|E_src1\(15),
	datad => VCC,
	cin => \cpu|Add2~29\,
	combout => \cpu|Add2~30_combout\,
	cout => \cpu|Add2~31\);

-- Location: LCCOMB_X28_Y13_N16
\cpu|Add2~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add2~32_combout\ = ((\cpu|E_src2\(16) $ (\cpu|E_src1\(16) $ (!\cpu|Add2~31\)))) # (GND)
-- \cpu|Add2~33\ = CARRY((\cpu|E_src2\(16) & ((\cpu|E_src1\(16)) # (!\cpu|Add2~31\))) # (!\cpu|E_src2\(16) & (\cpu|E_src1\(16) & !\cpu|Add2~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src2\(16),
	datab => \cpu|E_src1\(16),
	datad => VCC,
	cin => \cpu|Add2~31\,
	combout => \cpu|Add2~32_combout\,
	cout => \cpu|Add2~33\);

-- Location: LCCOMB_X28_Y13_N18
\cpu|Add2~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add2~34_combout\ = (\cpu|E_src2\(17) & ((\cpu|E_src1\(17) & (\cpu|Add2~33\ & VCC)) # (!\cpu|E_src1\(17) & (!\cpu|Add2~33\)))) # (!\cpu|E_src2\(17) & ((\cpu|E_src1\(17) & (!\cpu|Add2~33\)) # (!\cpu|E_src1\(17) & ((\cpu|Add2~33\) # (GND)))))
-- \cpu|Add2~35\ = CARRY((\cpu|E_src2\(17) & (!\cpu|E_src1\(17) & !\cpu|Add2~33\)) # (!\cpu|E_src2\(17) & ((!\cpu|Add2~33\) # (!\cpu|E_src1\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src2\(17),
	datab => \cpu|E_src1\(17),
	datad => VCC,
	cin => \cpu|Add2~33\,
	combout => \cpu|Add2~34_combout\,
	cout => \cpu|Add2~35\);

-- Location: LCCOMB_X28_Y13_N20
\cpu|Add2~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add2~36_combout\ = ((\cpu|E_src2\(18) $ (\cpu|E_src1\(18) $ (!\cpu|Add2~35\)))) # (GND)
-- \cpu|Add2~37\ = CARRY((\cpu|E_src2\(18) & ((\cpu|E_src1\(18)) # (!\cpu|Add2~35\))) # (!\cpu|E_src2\(18) & (\cpu|E_src1\(18) & !\cpu|Add2~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src2\(18),
	datab => \cpu|E_src1\(18),
	datad => VCC,
	cin => \cpu|Add2~35\,
	combout => \cpu|Add2~36_combout\,
	cout => \cpu|Add2~37\);

-- Location: LCCOMB_X28_Y13_N22
\cpu|Add2~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add2~38_combout\ = (\cpu|E_src2\(19) & ((\cpu|E_src1\(19) & (\cpu|Add2~37\ & VCC)) # (!\cpu|E_src1\(19) & (!\cpu|Add2~37\)))) # (!\cpu|E_src2\(19) & ((\cpu|E_src1\(19) & (!\cpu|Add2~37\)) # (!\cpu|E_src1\(19) & ((\cpu|Add2~37\) # (GND)))))
-- \cpu|Add2~39\ = CARRY((\cpu|E_src2\(19) & (!\cpu|E_src1\(19) & !\cpu|Add2~37\)) # (!\cpu|E_src2\(19) & ((!\cpu|Add2~37\) # (!\cpu|E_src1\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src2\(19),
	datab => \cpu|E_src1\(19),
	datad => VCC,
	cin => \cpu|Add2~37\,
	combout => \cpu|Add2~38_combout\,
	cout => \cpu|Add2~39\);

-- Location: LCCOMB_X28_Y13_N24
\cpu|Add2~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add2~40_combout\ = ((\cpu|E_src2\(20) $ (\cpu|E_src1\(20) $ (!\cpu|Add2~39\)))) # (GND)
-- \cpu|Add2~41\ = CARRY((\cpu|E_src2\(20) & ((\cpu|E_src1\(20)) # (!\cpu|Add2~39\))) # (!\cpu|E_src2\(20) & (\cpu|E_src1\(20) & !\cpu|Add2~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src2\(20),
	datab => \cpu|E_src1\(20),
	datad => VCC,
	cin => \cpu|Add2~39\,
	combout => \cpu|Add2~40_combout\,
	cout => \cpu|Add2~41\);

-- Location: LCCOMB_X28_Y13_N28
\cpu|Add2~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add2~44_combout\ = ((\cpu|E_src1\(22) $ (\cpu|E_src2\(22) $ (!\cpu|Add2~43\)))) # (GND)
-- \cpu|Add2~45\ = CARRY((\cpu|E_src1\(22) & ((\cpu|E_src2\(22)) # (!\cpu|Add2~43\))) # (!\cpu|E_src1\(22) & (\cpu|E_src2\(22) & !\cpu|Add2~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1\(22),
	datab => \cpu|E_src2\(22),
	datad => VCC,
	cin => \cpu|Add2~43\,
	combout => \cpu|Add2~44_combout\,
	cout => \cpu|Add2~45\);

-- Location: LCCOMB_X28_Y13_N30
\cpu|Add2~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add2~46_combout\ = (\cpu|E_src1\(23) & ((\cpu|E_src2\(23) & (\cpu|Add2~45\ & VCC)) # (!\cpu|E_src2\(23) & (!\cpu|Add2~45\)))) # (!\cpu|E_src1\(23) & ((\cpu|E_src2\(23) & (!\cpu|Add2~45\)) # (!\cpu|E_src2\(23) & ((\cpu|Add2~45\) # (GND)))))
-- \cpu|Add2~47\ = CARRY((\cpu|E_src1\(23) & (!\cpu|E_src2\(23) & !\cpu|Add2~45\)) # (!\cpu|E_src1\(23) & ((!\cpu|Add2~45\) # (!\cpu|E_src2\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1\(23),
	datab => \cpu|E_src2\(23),
	datad => VCC,
	cin => \cpu|Add2~45\,
	combout => \cpu|Add2~46_combout\,
	cout => \cpu|Add2~47\);

-- Location: LCCOMB_X28_Y12_N4
\cpu|Add2~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add2~52_combout\ = ((\cpu|E_src1\(26) $ (\cpu|E_src2\(26) $ (!\cpu|Add2~51\)))) # (GND)
-- \cpu|Add2~53\ = CARRY((\cpu|E_src1\(26) & ((\cpu|E_src2\(26)) # (!\cpu|Add2~51\))) # (!\cpu|E_src1\(26) & (\cpu|E_src2\(26) & !\cpu|Add2~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1\(26),
	datab => \cpu|E_src2\(26),
	datad => VCC,
	cin => \cpu|Add2~51\,
	combout => \cpu|Add2~52_combout\,
	cout => \cpu|Add2~53\);

-- Location: LCCOMB_X28_Y12_N10
\cpu|Add2~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add2~58_combout\ = (\cpu|E_src2\(29) & ((\cpu|E_src1\(29) & (\cpu|Add2~57\ & VCC)) # (!\cpu|E_src1\(29) & (!\cpu|Add2~57\)))) # (!\cpu|E_src2\(29) & ((\cpu|E_src1\(29) & (!\cpu|Add2~57\)) # (!\cpu|E_src1\(29) & ((\cpu|Add2~57\) # (GND)))))
-- \cpu|Add2~59\ = CARRY((\cpu|E_src2\(29) & (!\cpu|E_src1\(29) & !\cpu|Add2~57\)) # (!\cpu|E_src2\(29) & ((!\cpu|Add2~57\) # (!\cpu|E_src1\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src2\(29),
	datab => \cpu|E_src1\(29),
	datad => VCC,
	cin => \cpu|Add2~57\,
	combout => \cpu|Add2~58_combout\,
	cout => \cpu|Add2~59\);

-- Location: LCCOMB_X28_Y12_N12
\cpu|Add2~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add2~60_combout\ = ((\cpu|E_src2\(30) $ (\cpu|E_src1\(30) $ (!\cpu|Add2~59\)))) # (GND)
-- \cpu|Add2~61\ = CARRY((\cpu|E_src2\(30) & ((\cpu|E_src1\(30)) # (!\cpu|Add2~59\))) # (!\cpu|E_src2\(30) & (\cpu|E_src1\(30) & !\cpu|Add2~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src2\(30),
	datab => \cpu|E_src1\(30),
	datad => VCC,
	cin => \cpu|Add2~59\,
	combout => \cpu|Add2~60_combout\,
	cout => \cpu|Add2~61\);

-- Location: LCCOMB_X22_Y17_N16
\countbits_0|contador_interno|Q_tmp[1]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \countbits_0|contador_interno|Q_tmp[1]~10_combout\ = (\countbits_0|contador_interno|Q_tmp\(1) & (!\countbits_0|contador_interno|Q_tmp[0]~9\)) # (!\countbits_0|contador_interno|Q_tmp\(1) & ((\countbits_0|contador_interno|Q_tmp[0]~9\) # (GND)))
-- \countbits_0|contador_interno|Q_tmp[1]~11\ = CARRY((!\countbits_0|contador_interno|Q_tmp[0]~9\) # (!\countbits_0|contador_interno|Q_tmp\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \countbits_0|contador_interno|Q_tmp\(1),
	datad => VCC,
	cin => \countbits_0|contador_interno|Q_tmp[0]~9\,
	combout => \countbits_0|contador_interno|Q_tmp[1]~10_combout\,
	cout => \countbits_0|contador_interno|Q_tmp[1]~11\);

-- Location: LCCOMB_X22_Y20_N16
\countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre[2]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre[2]~10_combout\ = (\countbits_0|contador_bits_0|Add4~1_combout\ & 
-- (!\countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre[1]~9\)) # (!\countbits_0|contador_bits_0|Add4~1_combout\ & ((\countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre[1]~9\) 
-- # (GND)))
-- \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre[2]~11\ = CARRY((!\countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre[1]~9\) # 
-- (!\countbits_0|contador_bits_0|Add4~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \countbits_0|contador_bits_0|Add4~1_combout\,
	datad => VCC,
	cin => \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre[1]~9\,
	combout => \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre[2]~10_combout\,
	cout => \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre[2]~11\);

-- Location: LCFF_X29_Y15_N23
\cpu|E_shift_rot_result[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_shift_rot_result_nxt[30]~19_combout\,
	sdata => \cpu|E_src1\(30),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_shift_rot_result\(30));

-- Location: LCFF_X30_Y15_N21
\cpu|E_shift_rot_result[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_shift_rot_result_nxt[18]~20_combout\,
	sdata => \cpu|E_src1\(18),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_shift_rot_result\(18));

-- Location: LCFF_X30_Y15_N31
\cpu|E_shift_rot_result[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_shift_rot_result_nxt[29]~21_combout\,
	sdata => \cpu|E_src1\(29),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_shift_rot_result\(29));

-- Location: LCFF_X31_Y13_N5
\cpu|E_shift_rot_result[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_shift_rot_result_nxt[19]~22_combout\,
	sdata => \cpu|E_src1\(19),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_shift_rot_result\(19));

-- Location: LCFF_X31_Y13_N7
\cpu|E_shift_rot_result[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_shift_rot_result_nxt[22]~23_combout\,
	sdata => \cpu|E_src1\(22),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_shift_rot_result\(22));

-- Location: LCFF_X31_Y13_N29
\cpu|E_shift_rot_result[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_shift_rot_result_nxt[23]~24_combout\,
	sdata => \cpu|E_src1\(23),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_shift_rot_result\(23));

-- Location: LCFF_X31_Y13_N11
\cpu|E_shift_rot_result[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_shift_rot_result_nxt[24]~25_combout\,
	sdata => \cpu|E_src1\(24),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_shift_rot_result\(24));

-- Location: LCFF_X30_Y15_N17
\cpu|E_shift_rot_result[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_shift_rot_result_nxt[28]~28_combout\,
	sdata => \cpu|E_src1\(28),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_shift_rot_result\(28));

-- Location: LCFF_X31_Y13_N17
\cpu|E_shift_rot_result[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_shift_rot_result_nxt[21]~30_combout\,
	sdata => \cpu|E_src1\(21),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_shift_rot_result\(21));

-- Location: LCFF_X31_Y13_N3
\cpu|E_shift_rot_result[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_shift_rot_result_nxt[20]~31_combout\,
	sdata => \cpu|E_src1\(20),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_shift_rot_result\(20));

-- Location: LCCOMB_X35_Y16_N12
\uart|the_HostSystem_uart_rx|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_rx|Add0~0_combout\ = \uart|the_HostSystem_uart_rx|baud_rate_counter\(0) $ (VCC)
-- \uart|the_HostSystem_uart_rx|Add0~1\ = CARRY(\uart|the_HostSystem_uart_rx|baud_rate_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart|the_HostSystem_uart_rx|baud_rate_counter\(0),
	datad => VCC,
	combout => \uart|the_HostSystem_uart_rx|Add0~0_combout\,
	cout => \uart|the_HostSystem_uart_rx|Add0~1\);

-- Location: LCCOMB_X35_Y16_N14
\uart|the_HostSystem_uart_rx|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_rx|Add0~2_combout\ = (\uart|the_HostSystem_uart_rx|baud_rate_counter\(1) & (\uart|the_HostSystem_uart_rx|Add0~1\ & VCC)) # (!\uart|the_HostSystem_uart_rx|baud_rate_counter\(1) & (!\uart|the_HostSystem_uart_rx|Add0~1\))
-- \uart|the_HostSystem_uart_rx|Add0~3\ = CARRY((!\uart|the_HostSystem_uart_rx|baud_rate_counter\(1) & !\uart|the_HostSystem_uart_rx|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_rx|baud_rate_counter\(1),
	datad => VCC,
	cin => \uart|the_HostSystem_uart_rx|Add0~1\,
	combout => \uart|the_HostSystem_uart_rx|Add0~2_combout\,
	cout => \uart|the_HostSystem_uart_rx|Add0~3\);

-- Location: LCCOMB_X35_Y16_N24
\uart|the_HostSystem_uart_rx|Add0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_rx|Add0~12_combout\ = (\uart|the_HostSystem_uart_rx|baud_rate_counter\(6) & ((GND) # (!\uart|the_HostSystem_uart_rx|Add0~11\))) # (!\uart|the_HostSystem_uart_rx|baud_rate_counter\(6) & (\uart|the_HostSystem_uart_rx|Add0~11\ $ 
-- (GND)))
-- \uart|the_HostSystem_uart_rx|Add0~13\ = CARRY((\uart|the_HostSystem_uart_rx|baud_rate_counter\(6)) # (!\uart|the_HostSystem_uart_rx|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_rx|baud_rate_counter\(6),
	datad => VCC,
	cin => \uart|the_HostSystem_uart_rx|Add0~11\,
	combout => \uart|the_HostSystem_uart_rx|Add0~12_combout\,
	cout => \uart|the_HostSystem_uart_rx|Add0~13\);

-- Location: LCFF_X33_Y17_N11
\uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[3]~9_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(3));

-- Location: LCCOMB_X34_Y17_N6
\uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~0_combout\ = (\uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(1) & (!\uart|the_HostSystem_uart_tx|do_load_shifter~regout\ 
-- & \uart|the_HostSystem_uart_tx|baud_clk_en~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(1),
	datab => \uart|the_HostSystem_uart_tx|do_load_shifter~regout\,
	datac => \uart|the_HostSystem_uart_tx|baud_clk_en~regout\,
	combout => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~0_combout\);

-- Location: LCFF_X33_Y17_N7
\uart|the_HostSystem_uart_regs|tx_data[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \cpu|d_writedata\(2),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \uart|the_HostSystem_uart_tx|tx_wr_strobe_onset~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_regs|tx_data\(2));

-- Location: LCCOMB_X33_Y17_N10
\uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[3]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[3]~9_combout\ = (\uart|the_HostSystem_uart_tx|do_load_shifter~regout\ & (\uart|the_HostSystem_uart_regs|tx_data\(2))) # 
-- (!\uart|the_HostSystem_uart_tx|do_load_shifter~regout\ & ((\uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_regs|tx_data\(2),
	datab => \uart|the_HostSystem_uart_tx|do_load_shifter~regout\,
	datad => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(4),
	combout => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[3]~9_combout\);

-- Location: LCFF_X28_Y14_N9
\cpu|E_src2[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|R_src2_lo[2]~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src2\(2));

-- Location: LCCOMB_X29_Y14_N0
\cpu|E_logic_result[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_logic_result[2]~0_combout\ = (\cpu|E_src1\(2) & (\cpu|R_logic_op\(1) $ (((\cpu|R_logic_op\(0) & \cpu|E_src2\(2)))))) # (!\cpu|E_src1\(2) & ((\cpu|R_logic_op\(1) & ((\cpu|E_src2\(2)))) # (!\cpu|R_logic_op\(1) & (!\cpu|R_logic_op\(0) & 
-- !\cpu|E_src2\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_logic_op\(1),
	datab => \cpu|R_logic_op\(0),
	datac => \cpu|E_src1\(2),
	datad => \cpu|E_src2\(2),
	combout => \cpu|E_logic_result[2]~0_combout\);

-- Location: LCCOMB_X29_Y15_N4
\cpu|E_logic_result[3]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_logic_result[3]~1_combout\ = (\cpu|E_src1\(3) & (\cpu|R_logic_op\(1) $ (((\cpu|R_logic_op\(0) & \cpu|E_src2\(3)))))) # (!\cpu|E_src1\(3) & ((\cpu|R_logic_op\(1) & ((\cpu|E_src2\(3)))) # (!\cpu|R_logic_op\(1) & (!\cpu|R_logic_op\(0) & 
-- !\cpu|E_src2\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_logic_op\(0),
	datab => \cpu|E_src1\(3),
	datac => \cpu|R_logic_op\(1),
	datad => \cpu|E_src2\(3),
	combout => \cpu|E_logic_result[3]~1_combout\);

-- Location: LCFF_X29_Y14_N7
\cpu|E_src2[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|R_src2_lo[7]~13_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src2\(7));

-- Location: LCCOMB_X29_Y17_N30
\cpu|E_alu_result[14]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[14]~37_combout\ = (\cpu|W_alu_result[27]~15_combout\ & ((\cpu|W_alu_result[27]~14_combout\) # ((\cpu|Add1~28_combout\)))) # (!\cpu|W_alu_result[27]~15_combout\ & (!\cpu|W_alu_result[27]~14_combout\ & (\cpu|Add2~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_alu_result[27]~15_combout\,
	datab => \cpu|W_alu_result[27]~14_combout\,
	datac => \cpu|Add2~28_combout\,
	datad => \cpu|Add1~28_combout\,
	combout => \cpu|E_alu_result[14]~37_combout\);

-- Location: LCCOMB_X28_Y16_N20
\cpu|E_logic_result[11]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_logic_result[11]~6_combout\ = (\cpu|E_src2\(11) & (\cpu|R_logic_op\(1) $ (((\cpu|R_logic_op\(0) & \cpu|E_src1\(11)))))) # (!\cpu|E_src2\(11) & ((\cpu|E_src1\(11) & ((\cpu|R_logic_op\(1)))) # (!\cpu|E_src1\(11) & (!\cpu|R_logic_op\(0) & 
-- !\cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_logic_op\(0),
	datab => \cpu|E_src2\(11),
	datac => \cpu|E_src1\(11),
	datad => \cpu|R_logic_op\(1),
	combout => \cpu|E_logic_result[11]~6_combout\);

-- Location: LCCOMB_X28_Y15_N8
\cpu|E_logic_result[5]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_logic_result[5]~11_combout\ = (\cpu|E_src1\(5) & (\cpu|R_logic_op\(1) $ (((\cpu|E_src2\(5) & \cpu|R_logic_op\(0)))))) # (!\cpu|E_src1\(5) & ((\cpu|R_logic_op\(1) & (\cpu|E_src2\(5))) # (!\cpu|R_logic_op\(1) & (!\cpu|E_src2\(5) & 
-- !\cpu|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_logic_op\(1),
	datab => \cpu|E_src1\(5),
	datac => \cpu|E_src2\(5),
	datad => \cpu|R_logic_op\(0),
	combout => \cpu|E_logic_result[5]~11_combout\);

-- Location: LCCOMB_X31_Y19_N12
\cpu_data_master_translator_avalon_universal_master_0_agent|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_data_master_translator_avalon_universal_master_0_agent|Equal0~0_combout\ = (!\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]~regout\ & 
-- (!\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]~regout\ & 
-- (!\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]~regout\ & 
-- !\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]~regout\,
	datab => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]~regout\,
	datac => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]~regout\,
	datad => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~regout\,
	combout => \cpu_data_master_translator_avalon_universal_master_0_agent|Equal0~0_combout\);

-- Location: LCFF_X31_Y19_N21
\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~5_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]~regout\);

-- Location: LCFF_X30_Y17_N13
\uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][35]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][35]~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][35]~regout\);

-- Location: LCFF_X30_Y17_N7
\uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][34]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][34]~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][34]~regout\);

-- Location: LCFF_X30_Y17_N29
\uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][33]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][33]~regout\);

-- Location: LCFF_X30_Y17_N3
\uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][32]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][32]~regout\);

-- Location: LCCOMB_X30_Y17_N2
\cpu_data_master_translator_avalon_universal_master_0_agent|Equal0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_data_master_translator_avalon_universal_master_0_agent|Equal0~3_combout\ = (!\uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][34]~regout\ & 
-- (!\uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][33]~regout\ & 
-- (!\uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][32]~regout\ & 
-- !\uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][35]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][34]~regout\,
	datab => \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][33]~regout\,
	datac => \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][32]~regout\,
	datad => \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][35]~regout\,
	combout => \cpu_data_master_translator_avalon_universal_master_0_agent|Equal0~3_combout\);

-- Location: LCCOMB_X30_Y19_N16
\cpu_data_master_translator_avalon_universal_master_0_agent|Equal0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_data_master_translator_avalon_universal_master_0_agent|Equal0~4_combout\ = (\cpu_data_master_translator_avalon_universal_master_0_agent|Equal0~3_combout\ & (((\cpu_data_master_translator_avalon_universal_master_0_agent|Equal0~2_combout\) # 
-- (!\rsp_xbar_demux_001|src0_valid~combout\)))) # (!\cpu_data_master_translator_avalon_universal_master_0_agent|Equal0~3_combout\ & (!\uart_s1_translator|uart_s1_translator|read_latency_shift_reg\(0) & 
-- ((\cpu_data_master_translator_avalon_universal_master_0_agent|Equal0~2_combout\) # (!\rsp_xbar_demux_001|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_data_master_translator_avalon_universal_master_0_agent|Equal0~3_combout\,
	datab => \uart_s1_translator|uart_s1_translator|read_latency_shift_reg\(0),
	datac => \rsp_xbar_demux_001|src0_valid~combout\,
	datad => \cpu_data_master_translator_avalon_universal_master_0_agent|Equal0~2_combout\,
	combout => \cpu_data_master_translator_avalon_universal_master_0_agent|Equal0~4_combout\);

-- Location: LCFF_X24_Y20_N13
\width_adapter_003|width_adapter_003|byteen_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \width_adapter_003|width_adapter_003|byteen_reg~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter_003|width_adapter_003|byteen_reg\(0));

-- Location: LCFF_X32_Y18_N7
\uart_s1_translator|uart_s1_translator|wait_latency_counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart_s1_translator|uart_s1_translator|wait_latency_counter~3_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_s1_translator|uart_s1_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X31_Y18_N24
\cmd_xbar_demux|WideOr0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_demux|WideOr0~1_combout\ = (\cmd_xbar_mux_001|saved_grant\(0) & (!\addr_router|Equal1~2_combout\ & !\addr_router|Equal2~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cmd_xbar_mux_001|saved_grant\(0),
	datac => \addr_router|Equal1~2_combout\,
	datad => \addr_router|Equal2~1_combout\,
	combout => \cmd_xbar_demux|WideOr0~1_combout\);

-- Location: LCFF_X29_Y20_N7
\width_adapter_002|width_adapter_002|byteen_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \width_adapter_002|width_adapter_002|byteen_reg~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \width_adapter_002|width_adapter_002|data_reg[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter_002|width_adapter_002|byteen_reg\(0));

-- Location: LCCOMB_X30_Y19_N0
\cpu_data_master_translator|cpu_data_master_translator|write_accepted~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_data_master_translator|cpu_data_master_translator|write_accepted~0_combout\ = (\cpu|the_HostSystem_cpu_test_bench|d_write~regout\ & \cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu|the_HostSystem_cpu_test_bench|d_write~regout\,
	datad => \cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\,
	combout => \cpu_data_master_translator|cpu_data_master_translator|write_accepted~0_combout\);

-- Location: LCFF_X32_Y18_N21
\uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCFF_X25_Y15_N11
\cpu|R_wr_dst_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|D_wr_dst_reg~3_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|R_wr_dst_reg~regout\);

-- Location: LCCOMB_X25_Y15_N4
\cpu|W_rf_wren\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_rf_wren~combout\ = ((\cpu|R_wr_dst_reg~regout\ & \cpu|W_valid~regout\)) # (!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_wr_dst_reg~regout\,
	datab => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\,
	datad => \cpu|W_valid~regout\,
	combout => \cpu|W_rf_wren~combout\);

-- Location: LCFF_X24_Y18_N27
\cpu|av_ld_byte0_data[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|av_ld_byte0_data_nxt[1]~10_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu|av_ld_byte0_data[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|av_ld_byte0_data\(1));

-- Location: LCCOMB_X24_Y15_N24
\cpu|Equal101~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Equal101~0_combout\ = (!\cpu|D_iw\(13) & (!\cpu|D_iw\(11) & !\cpu|D_iw\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(13),
	datac => \cpu|D_iw\(11),
	datad => \cpu|D_iw\(12),
	combout => \cpu|Equal101~0_combout\);

-- Location: LCCOMB_X25_Y18_N8
\cpu|Equal2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Equal2~1_combout\ = (!\cpu|D_iw\(0) & (!\cpu|D_iw\(4) & (\cpu|D_iw\(1) & \cpu|D_iw\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(0),
	datab => \cpu|D_iw\(4),
	datac => \cpu|D_iw\(1),
	datad => \cpu|D_iw\(3),
	combout => \cpu|Equal2~1_combout\);

-- Location: LCCOMB_X28_Y14_N8
\cpu|R_src2_lo[2]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|R_src2_lo[2]~1_combout\ = (!\cpu|R_src2_lo~0_combout\ & ((\cpu|R_src2_use_imm~regout\ & ((\cpu|D_iw\(8)))) # (!\cpu|R_src2_use_imm~regout\ & (\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	datab => \cpu|R_src2_use_imm~regout\,
	datac => \cpu|D_iw\(8),
	datad => \cpu|R_src2_lo~0_combout\,
	combout => \cpu|R_src2_lo[2]~1_combout\);

-- Location: LCFF_X25_Y19_N13
\cpu|R_ctrl_retaddr\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|D_ctrl_retaddr~4_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|R_ctrl_retaddr~regout\);

-- Location: LCCOMB_X25_Y18_N16
\cpu|D_ctrl_alu_subtract~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_alu_subtract~2_combout\ = (\cpu|Equal2~1_combout\) # ((\cpu|D_iw\(2) & (\cpu|Equal2~6_combout\)) # (!\cpu|D_iw\(2) & ((!\cpu|D_ctrl_logic~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Equal2~1_combout\,
	datab => \cpu|Equal2~6_combout\,
	datac => \cpu|D_iw\(2),
	datad => \cpu|D_ctrl_logic~9_combout\,
	combout => \cpu|D_ctrl_alu_subtract~2_combout\);

-- Location: LCCOMB_X27_Y15_N24
\cpu|D_ctrl_br_cmp~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_br_cmp~1_combout\ = (\cpu|Equal2~7_combout\) # ((\cpu|Equal2~2_combout\) # ((\cpu|Equal2~4_combout\ & !\cpu|D_iw\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Equal2~4_combout\,
	datab => \cpu|Equal2~7_combout\,
	datac => \cpu|D_iw\(5),
	datad => \cpu|Equal2~2_combout\,
	combout => \cpu|D_ctrl_br_cmp~1_combout\);

-- Location: LCCOMB_X29_Y14_N6
\cpu|R_src2_lo[7]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|R_src2_lo[7]~13_combout\ = (!\cpu|R_src2_lo~0_combout\ & ((\cpu|R_src2_use_imm~regout\ & (\cpu|D_iw\(13))) # (!\cpu|R_src2_use_imm~regout\ & ((\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(13),
	datab => \cpu|R_src2_lo~0_combout\,
	datac => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	datad => \cpu|R_src2_use_imm~regout\,
	combout => \cpu|R_src2_lo[7]~13_combout\);

-- Location: LCFF_X31_Y19_N1
\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]~regout\);

-- Location: LCFF_X32_Y19_N7
\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCFF_X32_Y19_N17
\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]~regout\);

-- Location: LCFF_X29_Y20_N31
\cpu|d_byteenable[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_mem_byte_en[2]~5_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|d_byteenable\(2));

-- Location: LCFF_X32_Y19_N3
\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]~regout\);

-- Location: LCFF_X31_Y19_N25
\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]~regout\);

-- Location: LCFF_X31_Y19_N9
\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]~regout\);

-- Location: LCFF_X32_Y19_N29
\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][66]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][66]~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][66]~regout\);

-- Location: LCCOMB_X31_Y19_N18
\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~5_combout\ = 
-- (\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][66]~regout\))) # 
-- (!\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\width_adapter|width_adapter|out_byteen_field~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \width_adapter|width_adapter|out_byteen_field~9_combout\,
	datab => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][66]~regout\,
	combout => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~5_combout\);

-- Location: LCFF_X30_Y16_N13
\width_adapter|width_adapter|byteen_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \width_adapter|width_adapter|byteen_reg~6_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \width_adapter|width_adapter|always8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter|width_adapter|byteen_reg\(1));

-- Location: LCFF_X30_Y17_N1
\uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][35]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][35]~regout\);

-- Location: LCCOMB_X30_Y17_N0
\uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = 
-- (\uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][35]~regout\)) # 
-- (!\uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & ((\cpu|d_byteenable\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][35]~regout\,
	datad => \cpu|d_byteenable\(3),
	combout => \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: LCFF_X30_Y17_N23
\uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][34]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][34]~regout\);

-- Location: LCCOMB_X30_Y17_N22
\uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ = 
-- (\uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][34]~regout\)) # 
-- (!\uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & ((\cpu|d_byteenable\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][34]~regout\,
	datad => \cpu|d_byteenable\(2),
	combout => \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\);

-- Location: LCFF_X30_Y17_N17
\uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][33]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][33]~regout\);

-- Location: LCCOMB_X30_Y17_N16
\uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\ = 
-- (\uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][33]~regout\)) # 
-- (!\uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & ((\cpu|d_byteenable\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][33]~regout\,
	datad => \cpu|d_byteenable\(1),
	combout => \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\);

-- Location: LCFF_X30_Y17_N15
\uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][32]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][32]~regout\);

-- Location: LCCOMB_X30_Y17_N14
\uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3_combout\ = 
-- (\uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][32]~regout\)) # 
-- (!\uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & ((\cpu|d_byteenable\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][32]~regout\,
	datad => \cpu|d_byteenable\(0),
	combout => \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3_combout\);

-- Location: LCCOMB_X31_Y18_N10
\cmd_xbar_demux|src1_valid\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_demux|src1_valid~combout\ = (!\addr_router|Equal2~1_combout\ & (!\addr_router|Equal1~2_combout\ & ((\uart|the_HostSystem_uart_rx|rx_rd_strobe_onset~0_combout\) # (\uart|the_HostSystem_uart_tx|tx_wr_strobe_onset~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr_router|Equal2~1_combout\,
	datab => \uart|the_HostSystem_uart_rx|rx_rd_strobe_onset~0_combout\,
	datac => \addr_router|Equal1~2_combout\,
	datad => \uart|the_HostSystem_uart_tx|tx_wr_strobe_onset~0_combout\,
	combout => \cmd_xbar_demux|src1_valid~combout\);

-- Location: LCFF_X30_Y20_N11
\width_adapter_002|width_adapter_002|endofpacket_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \width_adapter_002|width_adapter_002|endofpacket_reg~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter_002|width_adapter_002|endofpacket_reg~regout\);

-- Location: LCCOMB_X30_Y20_N0
\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\ = (\width_adapter_002|width_adapter_002|endofpacket_reg~regout\ & 
-- (\width_adapter_002|width_adapter_002|use_reg~regout\ & (\width_adapter_002|width_adapter_002|count\(0) & 
-- !\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \width_adapter_002|width_adapter_002|endofpacket_reg~regout\,
	datab => \width_adapter_002|width_adapter_002|use_reg~regout\,
	datac => \width_adapter_002|width_adapter_002|count\(0),
	datad => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\);

-- Location: LCCOMB_X32_Y20_N12
\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|comb~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|comb~0_combout\ = 
-- (\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|comb~0_combout\ & 
-- (\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]~regout\)) # 
-- (!\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|comb~0_combout\ & 
-- ((\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]~regout\,
	datac => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|comb~0_combout\,
	datad => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset\(1),
	combout => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|comb~0_combout\);

-- Location: LCCOMB_X31_Y20_N20
\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|comb~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|comb~1_combout\ = 
-- (\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset\(0) & 
-- (((!\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]~regout\ & 
-- !\countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|read_latency_shift_reg\(0))) # 
-- (!\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datab => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]~regout\,
	datac => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset\(0),
	datad => \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|read_latency_shift_reg\(0),
	combout => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|comb~1_combout\);

-- Location: LCCOMB_X29_Y20_N20
\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~7_combout\ = 
-- (!\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & ((\width_adapter_002|width_adapter_002|use_reg~regout\ & 
-- ((\width_adapter_002|width_adapter_002|byteen_reg\(1)))) # (!\width_adapter_002|width_adapter_002|use_reg~regout\ & (\cpu|d_byteenable\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|d_byteenable\(1),
	datab => \width_adapter_002|width_adapter_002|use_reg~regout\,
	datac => \width_adapter_002|width_adapter_002|byteen_reg\(1),
	datad => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~7_combout\);

-- Location: LCCOMB_X24_Y20_N12
\width_adapter_003|width_adapter_003|byteen_reg~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter_003|width_adapter_003|byteen_reg~2_combout\ = (!\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- (!\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~regout\ & 
-- ((\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][16]~regout\) # (\width_adapter_003|width_adapter_003|byteen_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datab => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][16]~regout\,
	datac => \width_adapter_003|width_adapter_003|byteen_reg\(0),
	datad => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~regout\,
	combout => \width_adapter_003|width_adapter_003|byteen_reg~2_combout\);

-- Location: LCCOMB_X32_Y18_N6
\uart_s1_translator|uart_s1_translator|wait_latency_counter~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_s1_translator|uart_s1_translator|wait_latency_counter~3_combout\ = (!\uart_s1_translator|uart_s1_translator|wait_latency_counter\(0) & \uart_s1_translator|uart_s1_translator|wait_latency_counter~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_s1_translator|uart_s1_translator|wait_latency_counter\(0),
	datad => \uart_s1_translator|uart_s1_translator|wait_latency_counter~2_combout\,
	combout => \uart_s1_translator|uart_s1_translator|wait_latency_counter~3_combout\);

-- Location: LCCOMB_X30_Y20_N4
\width_adapter_002|width_adapter_002|use_reg~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter_002|width_adapter_002|use_reg~0_combout\ = (!\width_adapter_002|width_adapter_002|use_reg~regout\ & (\addr_router|Equal2~1_combout\ & ((\uart|the_HostSystem_uart_rx|rx_rd_strobe_onset~0_combout\) # 
-- (\uart|the_HostSystem_uart_tx|tx_wr_strobe_onset~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_rx|rx_rd_strobe_onset~0_combout\,
	datab => \width_adapter_002|width_adapter_002|use_reg~regout\,
	datac => \uart|the_HostSystem_uart_tx|tx_wr_strobe_onset~0_combout\,
	datad => \addr_router|Equal2~1_combout\,
	combout => \width_adapter_002|width_adapter_002|use_reg~0_combout\);

-- Location: LCCOMB_X29_Y20_N6
\width_adapter_002|width_adapter_002|byteen_reg~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter_002|width_adapter_002|byteen_reg~1_combout\ = (\cpu|d_byteenable\(2) & !\width_adapter_002|width_adapter_002|use_reg~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|d_byteenable\(2),
	datad => \width_adapter_002|width_adapter_002|use_reg~regout\,
	combout => \width_adapter_002|width_adapter_002|byteen_reg~1_combout\);

-- Location: LCCOMB_X32_Y18_N20
\uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ = (\uart_s1_translator|uart_s1_translator|read_latency_shift_reg~0_combout\) # 
-- ((\uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # (!\uart_s1_translator|uart_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \uart_s1_translator|uart_s1_translator|read_latency_shift_reg~0_combout\,
	datac => \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \uart_s1_translator|uart_s1_translator|read_latency_shift_reg\(0),
	combout => \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\);

-- Location: LCCOMB_X24_Y18_N12
\cpu|D_ctrl_implicit_dst_eretaddr~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_implicit_dst_eretaddr~0_combout\ = (!\cpu|D_iw\(14) & (\cpu|D_iw\(13) & ((\cpu|D_iw\(11)) # (!\cpu|D_iw\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(14),
	datab => \cpu|D_iw\(13),
	datac => \cpu|D_iw\(12),
	datad => \cpu|D_iw\(11),
	combout => \cpu|D_ctrl_implicit_dst_eretaddr~0_combout\);

-- Location: LCCOMB_X24_Y17_N24
\cpu|D_ctrl_exception~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_exception~1_combout\ = ((!\cpu|D_iw\(11)) # (!\cpu|D_iw\(5))) # (!\cpu|D_iw\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|D_iw\(12),
	datac => \cpu|D_iw\(5),
	datad => \cpu|D_iw\(11),
	combout => \cpu|D_ctrl_exception~1_combout\);

-- Location: LCCOMB_X25_Y15_N14
\cpu|D_wr_dst_reg~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_wr_dst_reg~2_combout\ = (\cpu|D_dst_regnum[1]~3_combout\) # ((\cpu|D_dst_regnum[4]~4_combout\) # ((\cpu|D_dst_regnum[3]~5_combout\) # (\cpu|D_dst_regnum[0]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_dst_regnum[1]~3_combout\,
	datab => \cpu|D_dst_regnum[4]~4_combout\,
	datac => \cpu|D_dst_regnum[3]~5_combout\,
	datad => \cpu|D_dst_regnum[0]~6_combout\,
	combout => \cpu|D_wr_dst_reg~2_combout\);

-- Location: LCCOMB_X25_Y15_N10
\cpu|D_wr_dst_reg~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_wr_dst_reg~3_combout\ = (\cpu|D_wr_dst_reg~4_combout\ & (!\cpu|R_ctrl_br_nxt~0_combout\ & ((\cpu|D_wr_dst_reg~2_combout\) # (\cpu|D_dst_regnum[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_wr_dst_reg~4_combout\,
	datab => \cpu|R_ctrl_br_nxt~0_combout\,
	datac => \cpu|D_wr_dst_reg~2_combout\,
	datad => \cpu|D_dst_regnum[2]~1_combout\,
	combout => \cpu|D_wr_dst_reg~3_combout\);

-- Location: LCCOMB_X29_Y19_N0
\cpu|E_ld_stall~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_ld_stall~1_combout\ = (\cpu|E_valid~regout\ & \cpu|R_ctrl_ld~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu|E_valid~regout\,
	datad => \cpu|R_ctrl_ld~regout\,
	combout => \cpu|E_ld_stall~1_combout\);

-- Location: LCCOMB_X30_Y19_N24
\cpu|av_ld_waiting_for_data_nxt~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_ld_waiting_for_data_nxt~0_combout\ = (\cpu|av_ld_waiting_for_data~regout\ & (((\cpu_data_master_translator|cpu_data_master_translator|av_waitrequest~3_combout\) # (!\cpu|d_read~regout\)))) # (!\cpu|av_ld_waiting_for_data~regout\ & 
-- (\cpu|E_ld_stall~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|av_ld_waiting_for_data~regout\,
	datab => \cpu|E_ld_stall~0_combout\,
	datac => \cpu_data_master_translator|cpu_data_master_translator|av_waitrequest~3_combout\,
	datad => \cpu|d_read~regout\,
	combout => \cpu|av_ld_waiting_for_data_nxt~0_combout\);

-- Location: LCFF_X24_Y20_N25
\width_adapter_003|width_adapter_003|data_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \width_adapter_003|width_adapter_003|data_reg~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter_003|width_adapter_003|data_reg\(1));

-- Location: LCCOMB_X24_Y20_N22
\cpu|av_ld_byte0_data_nxt[1]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte0_data_nxt[1]~8_combout\ = (\width_adapter_003|width_adapter_003|out_valid~0_combout\ & ((\width_adapter_003|width_adapter_003|data_reg\(1)) # 
-- ((\countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre\(1) & 
-- !\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \width_adapter_003|width_adapter_003|out_valid~0_combout\,
	datab => \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre\(1),
	datac => \width_adapter_003|width_adapter_003|data_reg\(1),
	datad => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \cpu|av_ld_byte0_data_nxt[1]~8_combout\);

-- Location: LCFF_X31_Y17_N17
\uart_s1_translator|uart_s1_translator|av_readdata_pre[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart_s1_translator|uart_s1_translator|av_readdata_pre[1]~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_s1_translator|uart_s1_translator|av_readdata_pre\(1));

-- Location: LCCOMB_X25_Y18_N20
\cpu|av_ld_byte0_data_nxt[1]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte0_data_nxt[1]~9_combout\ = (\uart_s1_translator|uart_s1_translator|av_readdata_pre\(1) & ((\uart_s1_translator|uart_s1_translator|read_latency_shift_reg\(0)) # ((\width_adapter_001|width_adapter_001|out_data\(1) & 
-- \rsp_xbar_demux_001|src0_valid~combout\)))) # (!\uart_s1_translator|uart_s1_translator|av_readdata_pre\(1) & (((\width_adapter_001|width_adapter_001|out_data\(1) & \rsp_xbar_demux_001|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_s1_translator|uart_s1_translator|av_readdata_pre\(1),
	datab => \uart_s1_translator|uart_s1_translator|read_latency_shift_reg\(0),
	datac => \width_adapter_001|width_adapter_001|out_data\(1),
	datad => \rsp_xbar_demux_001|src0_valid~combout\,
	combout => \cpu|av_ld_byte0_data_nxt[1]~9_combout\);

-- Location: LCCOMB_X24_Y18_N26
\cpu|av_ld_byte0_data_nxt[1]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte0_data_nxt[1]~10_combout\ = (\cpu|av_ld_rshift8~1_combout\ & (((\cpu|av_ld_byte0_data_nxt[1]~8_combout\) # (\cpu|av_ld_byte0_data_nxt[1]~9_combout\)))) # (!\cpu|av_ld_rshift8~1_combout\ & (\cpu|av_ld_byte1_data\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|av_ld_rshift8~1_combout\,
	datab => \cpu|av_ld_byte1_data\(1),
	datac => \cpu|av_ld_byte0_data_nxt[1]~8_combout\,
	datad => \cpu|av_ld_byte0_data_nxt[1]~9_combout\,
	combout => \cpu|av_ld_byte0_data_nxt[1]~10_combout\);

-- Location: LCFF_X21_Y19_N1
\width_adapter_003|width_adapter_003|data_reg[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \width_adapter_003|width_adapter_003|data_reg~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter_003|width_adapter_003|data_reg\(9));

-- Location: LCFF_X22_Y20_N21
\countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \countbits_0|read_bus[9]~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre\(9));

-- Location: LCCOMB_X21_Y19_N26
\rsp_xbar_mux|src_data[9]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux|src_data[9]~2_combout\ = (\width_adapter_003|width_adapter_003|out_valid~0_combout\ & ((\width_adapter_003|width_adapter_003|data_reg\(9)) # ((\countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre\(9) & 
-- !\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre\(9),
	datab => \width_adapter_003|width_adapter_003|data_reg\(9),
	datac => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datad => \width_adapter_003|width_adapter_003|out_valid~0_combout\,
	combout => \rsp_xbar_mux|src_data[9]~2_combout\);

-- Location: LCCOMB_X31_Y18_N12
\memory|wren~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \memory|wren~0_combout\ = (\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~9_combout\ & ((\cmd_xbar_mux_001|src_valid~0_combout\) # ((\cmd_xbar_mux_001|saved_grant\(0) & 
-- \cmd_xbar_demux|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|src_valid~0_combout\,
	datab => \cmd_xbar_mux_001|saved_grant\(0),
	datac => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~9_combout\,
	datad => \cmd_xbar_demux|src1_valid~combout\,
	combout => \memory|wren~0_combout\);

-- Location: LCFF_X30_Y16_N25
\width_adapter|width_adapter|data_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \width_adapter|width_adapter|data_reg~65_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \width_adapter|width_adapter|always8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter|width_adapter|data_reg\(3));

-- Location: LCFF_X24_Y19_N5
\cpu|av_ld_byte0_data[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|av_ld_byte0_data_nxt[2]~14_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu|av_ld_byte0_data[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|av_ld_byte0_data\(2));

-- Location: LCCOMB_X24_Y17_N2
\cpu|D_ctrl_retaddr~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_retaddr~1_combout\ = (!\cpu|D_iw\(12) & (\cpu|D_iw\(14) & (\cpu|D_iw\(15) $ (\cpu|D_iw\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(15),
	datab => \cpu|D_iw\(12),
	datac => \cpu|D_iw\(14),
	datad => \cpu|D_iw\(16),
	combout => \cpu|D_ctrl_retaddr~1_combout\);

-- Location: LCCOMB_X24_Y17_N12
\cpu|D_ctrl_retaddr~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_retaddr~2_combout\ = (!\cpu|D_iw\(14) & (((\cpu|D_iw\(11) & !\cpu|D_iw\(15))) # (!\cpu|D_iw\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(11),
	datab => \cpu|D_iw\(12),
	datac => \cpu|D_iw\(14),
	datad => \cpu|D_iw\(15),
	combout => \cpu|D_ctrl_retaddr~2_combout\);

-- Location: LCCOMB_X24_Y17_N22
\cpu|D_ctrl_retaddr~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_retaddr~3_combout\ = (\cpu|D_ctrl_retaddr~2_combout\ & (\cpu|D_iw\(16) & \cpu|D_ctrl_retaddr~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_ctrl_retaddr~2_combout\,
	datab => \cpu|D_iw\(16),
	datac => \cpu|D_ctrl_retaddr~0_combout\,
	combout => \cpu|D_ctrl_retaddr~3_combout\);

-- Location: LCCOMB_X25_Y19_N12
\cpu|D_ctrl_retaddr~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_retaddr~4_combout\ = (\cpu|Equal2~11_combout\) # (((\cpu|D_ctrl_retaddr~3_combout\) # (!\cpu|D_ctrl_force_src2_zero~3_combout\)) # (!\cpu|D_ctrl_exception~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Equal2~11_combout\,
	datab => \cpu|D_ctrl_exception~2_combout\,
	datac => \cpu|D_ctrl_retaddr~3_combout\,
	datad => \cpu|D_ctrl_force_src2_zero~3_combout\,
	combout => \cpu|D_ctrl_retaddr~4_combout\);

-- Location: LCCOMB_X25_Y16_N12
\cpu|W_rf_wr_data[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_rf_wr_data[0]~3_combout\ = (\cpu|R_ctrl_br_cmp~regout\ & \cpu|W_cmp_result~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_ctrl_br_cmp~regout\,
	datad => \cpu|W_cmp_result~regout\,
	combout => \cpu|W_rf_wr_data[0]~3_combout\);

-- Location: LCCOMB_X32_Y19_N6
\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\ = (\memory_s1_translator|memory_s1_translator|read_latency_shift_reg~3_combout\) # 
-- ((\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # (!\memory_s1_translator|memory_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \memory_s1_translator|memory_s1_translator|read_latency_shift_reg\(0),
	datac => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \memory_s1_translator|memory_s1_translator|read_latency_shift_reg~3_combout\,
	combout => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\);

-- Location: LCCOMB_X29_Y20_N30
\cpu|E_mem_byte_en[2]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_mem_byte_en[2]~5_combout\ = (\cpu|D_iw\(4)) # ((\cpu|E_arith_result[1]~4_combout\ & ((\cpu|D_iw\(3)) # (!\cpu|E_arith_result[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_arith_result[0]~3_combout\,
	datab => \cpu|D_iw\(4),
	datac => \cpu|D_iw\(3),
	datad => \cpu|E_arith_result[1]~4_combout\,
	combout => \cpu|E_mem_byte_en[2]~5_combout\);

-- Location: LCCOMB_X30_Y16_N12
\width_adapter|width_adapter|byteen_reg~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|byteen_reg~6_combout\ = (!\cmd_xbar_mux_001|src_payload\(0) & ((\width_adapter|width_adapter|byteen_reg\(1)) # ((\width_adapter|width_adapter|out_byteen_field~4_combout\ & !\cmd_xbar_mux_001|src_data\(38)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \width_adapter|width_adapter|out_byteen_field~4_combout\,
	datab => \cmd_xbar_mux_001|src_payload\(0),
	datac => \width_adapter|width_adapter|byteen_reg\(1),
	datad => \cmd_xbar_mux_001|src_data\(38),
	combout => \width_adapter|width_adapter|byteen_reg~6_combout\);

-- Location: LCCOMB_X30_Y20_N10
\width_adapter_002|width_adapter_002|endofpacket_reg~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter_002|width_adapter_002|endofpacket_reg~0_combout\ = (\width_adapter_002|width_adapter_002|endofpacket_reg~regout\) # (!\width_adapter_002|width_adapter_002|use_reg~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \width_adapter_002|width_adapter_002|endofpacket_reg~regout\,
	datad => \width_adapter_002|width_adapter_002|use_reg~regout\,
	combout => \width_adapter_002|width_adapter_002|endofpacket_reg~0_combout\);

-- Location: LCCOMB_X30_Y20_N12
\width_adapter_002|width_adapter_002|address_reg~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter_002|width_adapter_002|address_reg~0_combout\ = \width_adapter_002|width_adapter_002|address_reg\(1) $ 
-- (((!\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|read_latency_shift_reg~0_combout\) # 
-- (!\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|WideOr0~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010010100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|read_latency_shift_reg~0_combout\,
	datac => \width_adapter_002|width_adapter_002|address_reg\(1),
	datad => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|WideOr0~1_combout\,
	combout => \width_adapter_002|width_adapter_002|address_reg~0_combout\);

-- Location: LCCOMB_X24_Y20_N24
\width_adapter_003|width_adapter_003|data_reg~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter_003|width_adapter_003|data_reg~0_combout\ = (!\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~regout\ & 
-- (!\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- ((\countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre\(1)) # (\width_adapter_003|width_adapter_003|data_reg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~regout\,
	datab => \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre\(1),
	datac => \width_adapter_003|width_adapter_003|data_reg\(1),
	datad => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \width_adapter_003|width_adapter_003|data_reg~0_combout\);

-- Location: LCCOMB_X21_Y17_N4
\countbits_0|contador_bits_1|Add2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \countbits_0|contador_bits_1|Add2~0_combout\ = \countbits_0|contador_interno|Q_tmp\(5) $ (\countbits_0|contador_interno|Q_tmp\(4) $ (\countbits_0|contador_interno|Q_tmp\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \countbits_0|contador_interno|Q_tmp\(5),
	datac => \countbits_0|contador_interno|Q_tmp\(4),
	datad => \countbits_0|contador_interno|Q_tmp\(3),
	combout => \countbits_0|contador_bits_1|Add2~0_combout\);

-- Location: LCCOMB_X21_Y17_N12
\countbits_0|contador_bits_1|Add4~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \countbits_0|contador_bits_1|Add4~4_combout\ = \countbits_0|contador_interno|Q_tmp\(1) $ (\countbits_0|contador_bits_1|Add2~0_combout\ $ (\countbits_0|contador_interno|Q_tmp\(0) $ (\countbits_0|contador_interno|Q_tmp\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \countbits_0|contador_interno|Q_tmp\(1),
	datab => \countbits_0|contador_bits_1|Add2~0_combout\,
	datac => \countbits_0|contador_interno|Q_tmp\(0),
	datad => \countbits_0|contador_interno|Q_tmp\(2),
	combout => \countbits_0|contador_bits_1|Add4~4_combout\);

-- Location: LCCOMB_X22_Y20_N2
\countbits_0|contador_bits_1|Add5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \countbits_0|contador_bits_1|Add5~1_combout\ = \countbits_0|contador_bits_0|Add2~0_combout\ $ (\countbits_0|contador_bits_0|Add1~0_combout\ $ (\countbits_0|contador_bits_1|Add4~5_combout\ $ (\countbits_0|contador_bits_1|Add5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \countbits_0|contador_bits_0|Add2~0_combout\,
	datab => \countbits_0|contador_bits_0|Add1~0_combout\,
	datac => \countbits_0|contador_bits_1|Add4~5_combout\,
	datad => \countbits_0|contador_bits_1|Add5~0_combout\,
	combout => \countbits_0|contador_bits_1|Add5~1_combout\);

-- Location: LCFF_X22_Y18_N25
\width_adapter_002|width_adapter_002|data_reg[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \width_adapter_002|width_adapter_002|data_reg~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \width_adapter_002|width_adapter_002|data_reg[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter_002|width_adapter_002|data_reg\(13));

-- Location: LCFF_X22_Y18_N29
\width_adapter_002|width_adapter_002|data_reg[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \width_adapter_002|width_adapter_002|data_reg~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \width_adapter_002|width_adapter_002|data_reg[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter_002|width_adapter_002|data_reg\(15));

-- Location: LCCOMB_X22_Y18_N2
\width_adapter_002|width_adapter_002|out_data[15]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter_002|width_adapter_002|out_data[15]~1_combout\ = (\width_adapter_002|width_adapter_002|use_reg~regout\ & ((\width_adapter_002|width_adapter_002|data_reg\(15)))) # (!\width_adapter_002|width_adapter_002|use_reg~regout\ & 
-- (\cpu|d_writedata\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|d_writedata\(15),
	datac => \width_adapter_002|width_adapter_002|use_reg~regout\,
	datad => \width_adapter_002|width_adapter_002|data_reg\(15),
	combout => \width_adapter_002|width_adapter_002|out_data[15]~1_combout\);

-- Location: LCFF_X30_Y16_N29
\width_adapter|width_adapter|data_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \width_adapter|width_adapter|data_reg~66_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \width_adapter|width_adapter|always8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter|width_adapter|data_reg\(1));

-- Location: LCFF_X32_Y17_N3
\uart|the_HostSystem_uart_regs|readdata[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_regs|selected_read_data[1]~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_regs|readdata\(1));

-- Location: LCFF_X27_Y16_N7
\width_adapter|width_adapter|data_reg[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \width_adapter|width_adapter|data_reg~67_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \width_adapter|width_adapter|always8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter|width_adapter|data_reg\(22));

-- Location: LCFF_X30_Y16_N21
\width_adapter|width_adapter|data_reg[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \width_adapter|width_adapter|data_reg~68_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \width_adapter|width_adapter|always8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter|width_adapter|data_reg\(23));

-- Location: LCFF_X20_Y17_N25
\width_adapter|width_adapter|data_reg[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \width_adapter|width_adapter|data_reg~69_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \width_adapter|width_adapter|always8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter|width_adapter|data_reg\(24));

-- Location: LCFF_X20_Y17_N1
\width_adapter|width_adapter|data_reg[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \width_adapter|width_adapter|data_reg~71_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \width_adapter|width_adapter|always8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter|width_adapter|data_reg\(26));

-- Location: LCCOMB_X21_Y19_N0
\width_adapter_003|width_adapter_003|data_reg~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter_003|width_adapter_003|data_reg~1_combout\ = (!\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- (!\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~regout\ & ((\width_adapter_003|width_adapter_003|data_reg\(9)) # 
-- (\countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datab => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~regout\,
	datac => \width_adapter_003|width_adapter_003|data_reg\(9),
	datad => \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre\(9),
	combout => \width_adapter_003|width_adapter_003|data_reg~1_combout\);

-- Location: LCFF_X22_Y18_N13
\width_adapter_002|width_adapter_002|data_reg[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \width_adapter_002|width_adapter_002|data_reg~3_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \width_adapter_002|width_adapter_002|data_reg[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter_002|width_adapter_002|data_reg\(14));

-- Location: LCCOMB_X22_Y20_N20
\countbits_0|read_bus[9]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \countbits_0|read_bus[9]~1_combout\ = (\width_adapter_002|width_adapter_002|out_data[14]~2_combout\ & (!\countbits_0|read_bus~0_combout\ & \countbits_0|contador_bits_1|Add5~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \width_adapter_002|width_adapter_002|out_data[14]~2_combout\,
	datac => \countbits_0|read_bus~0_combout\,
	datad => \countbits_0|contador_bits_1|Add5~1_combout\,
	combout => \countbits_0|read_bus[9]~1_combout\);

-- Location: LCFF_X23_Y18_N13
\width_adapter|width_adapter|data_reg[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \width_adapter|width_adapter|data_reg~82_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \width_adapter|width_adapter|always8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter|width_adapter|data_reg\(8));

-- Location: LCFF_X24_Y20_N21
\width_adapter_003|width_adapter_003|data_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \width_adapter_003|width_adapter_003|data_reg~3_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter_003|width_adapter_003|data_reg\(2));

-- Location: LCCOMB_X24_Y20_N14
\cpu|av_ld_byte0_data_nxt[2]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte0_data_nxt[2]~12_combout\ = (\width_adapter_003|width_adapter_003|out_valid~0_combout\ & ((\width_adapter_003|width_adapter_003|data_reg\(2)) # 
-- ((\countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre\(2) & 
-- !\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \width_adapter_003|width_adapter_003|out_valid~0_combout\,
	datab => \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre\(2),
	datac => \width_adapter_003|width_adapter_003|data_reg\(2),
	datad => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \cpu|av_ld_byte0_data_nxt[2]~12_combout\);

-- Location: LCFF_X25_Y19_N23
\uart_s1_translator|uart_s1_translator|av_readdata_pre[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \uart|the_HostSystem_uart_regs|readdata\(2),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_s1_translator|uart_s1_translator|av_readdata_pre\(2));

-- Location: LCCOMB_X24_Y19_N22
\cpu|av_ld_byte0_data_nxt[2]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte0_data_nxt[2]~13_combout\ = (\uart_s1_translator|uart_s1_translator|read_latency_shift_reg\(0) & ((\uart_s1_translator|uart_s1_translator|av_readdata_pre\(2)) # ((\rsp_xbar_demux_001|src0_valid~combout\ & 
-- \width_adapter_001|width_adapter_001|out_data\(2))))) # (!\uart_s1_translator|uart_s1_translator|read_latency_shift_reg\(0) & (((\rsp_xbar_demux_001|src0_valid~combout\ & \width_adapter_001|width_adapter_001|out_data\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_s1_translator|uart_s1_translator|read_latency_shift_reg\(0),
	datab => \uart_s1_translator|uart_s1_translator|av_readdata_pre\(2),
	datac => \rsp_xbar_demux_001|src0_valid~combout\,
	datad => \width_adapter_001|width_adapter_001|out_data\(2),
	combout => \cpu|av_ld_byte0_data_nxt[2]~13_combout\);

-- Location: LCCOMB_X24_Y19_N4
\cpu|av_ld_byte0_data_nxt[2]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte0_data_nxt[2]~14_combout\ = (\cpu|av_ld_rshift8~1_combout\ & (((\cpu|av_ld_byte0_data_nxt[2]~12_combout\) # (\cpu|av_ld_byte0_data_nxt[2]~13_combout\)))) # (!\cpu|av_ld_rshift8~1_combout\ & (\cpu|av_ld_byte1_data\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|av_ld_byte1_data\(2),
	datab => \cpu|av_ld_rshift8~1_combout\,
	datac => \cpu|av_ld_byte0_data_nxt[2]~12_combout\,
	datad => \cpu|av_ld_byte0_data_nxt[2]~13_combout\,
	combout => \cpu|av_ld_byte0_data_nxt[2]~14_combout\);

-- Location: LCFF_X27_Y19_N11
\cpu|R_compare_op[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|D_logic_op_raw[1]~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|R_compare_op\(1));

-- Location: LCFF_X28_Y13_N3
\cpu|E_src2[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \cpu|R_src2_lo[15]~16_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src2\(15));

-- Location: LCCOMB_X30_Y12_N28
\cpu|E_logic_result[28]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_logic_result[28]~20_combout\ = (\cpu|E_src2\(28) & (\cpu|R_logic_op\(1) $ (((\cpu|E_src1\(28) & \cpu|R_logic_op\(0)))))) # (!\cpu|E_src2\(28) & ((\cpu|E_src1\(28) & ((\cpu|R_logic_op\(1)))) # (!\cpu|E_src1\(28) & (!\cpu|R_logic_op\(0) & 
-- !\cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src2\(28),
	datab => \cpu|E_src1\(28),
	datac => \cpu|R_logic_op\(0),
	datad => \cpu|R_logic_op\(1),
	combout => \cpu|E_logic_result[28]~20_combout\);

-- Location: LCCOMB_X29_Y12_N30
\cpu|E_logic_result[27]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_logic_result[27]~21_combout\ = (\cpu|E_src1\(27) & (\cpu|R_logic_op\(1) $ (((\cpu|R_logic_op\(0) & \cpu|E_src2\(27)))))) # (!\cpu|E_src1\(27) & ((\cpu|R_logic_op\(1) & ((\cpu|E_src2\(27)))) # (!\cpu|R_logic_op\(1) & (!\cpu|R_logic_op\(0) & 
-- !\cpu|E_src2\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_logic_op\(0),
	datab => \cpu|R_logic_op\(1),
	datac => \cpu|E_src1\(27),
	datad => \cpu|E_src2\(27),
	combout => \cpu|E_logic_result[27]~21_combout\);

-- Location: LCCOMB_X29_Y12_N20
\cpu|E_logic_result[26]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_logic_result[26]~22_combout\ = (\cpu|E_src2\(26) & (\cpu|R_logic_op\(1) $ (((\cpu|R_logic_op\(0) & \cpu|E_src1\(26)))))) # (!\cpu|E_src2\(26) & ((\cpu|R_logic_op\(1) & ((\cpu|E_src1\(26)))) # (!\cpu|R_logic_op\(1) & (!\cpu|R_logic_op\(0) & 
-- !\cpu|E_src1\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_logic_op\(0),
	datab => \cpu|R_logic_op\(1),
	datac => \cpu|E_src2\(26),
	datad => \cpu|E_src1\(26),
	combout => \cpu|E_logic_result[26]~22_combout\);

-- Location: LCCOMB_X30_Y12_N20
\cpu|Equal122~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Equal122~6_combout\ = (!\cpu|E_logic_result[27]~21_combout\ & (!\cpu|E_logic_result[25]~23_combout\ & (!\cpu|E_logic_result[26]~22_combout\ & !\cpu|E_logic_result[28]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_logic_result[27]~21_combout\,
	datab => \cpu|E_logic_result[25]~23_combout\,
	datac => \cpu|E_logic_result[26]~22_combout\,
	datad => \cpu|E_logic_result[28]~20_combout\,
	combout => \cpu|Equal122~6_combout\);

-- Location: LCCOMB_X31_Y13_N12
\cpu|E_logic_result[21]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_logic_result[21]~27_combout\ = (\cpu|E_src2\(21) & (\cpu|R_logic_op\(1) $ (((\cpu|R_logic_op\(0) & \cpu|E_src1\(21)))))) # (!\cpu|E_src2\(21) & ((\cpu|E_src1\(21) & ((\cpu|R_logic_op\(1)))) # (!\cpu|E_src1\(21) & (!\cpu|R_logic_op\(0) & 
-- !\cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src2\(21),
	datab => \cpu|R_logic_op\(0),
	datac => \cpu|E_src1\(21),
	datad => \cpu|R_logic_op\(1),
	combout => \cpu|E_logic_result[21]~27_combout\);

-- Location: LCCOMB_X28_Y15_N14
\cpu|E_logic_result[15]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_logic_result[15]~32_combout\ = (\cpu|E_src2\(15) & (\cpu|R_logic_op\(1) $ (((\cpu|R_logic_op\(0) & \cpu|E_src1\(15)))))) # (!\cpu|E_src2\(15) & ((\cpu|R_logic_op\(1) & ((\cpu|E_src1\(15)))) # (!\cpu|R_logic_op\(1) & (!\cpu|R_logic_op\(0) & 
-- !\cpu|E_src1\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_logic_op\(0),
	datab => \cpu|E_src2\(15),
	datac => \cpu|R_logic_op\(1),
	datad => \cpu|E_src1\(15),
	combout => \cpu|E_logic_result[15]~32_combout\);

-- Location: LCFF_X31_Y17_N7
\uart_s1_translator|uart_s1_translator|av_readdata_pre[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart_s1_translator|uart_s1_translator|av_readdata_pre[3]~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_s1_translator|uart_s1_translator|av_readdata_pre\(3));

-- Location: LCFF_X30_Y16_N17
\width_adapter|width_adapter|data_reg[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \width_adapter|width_adapter|data_reg~89_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \width_adapter|width_adapter|always8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter|width_adapter|data_reg\(18));

-- Location: LCFF_X21_Y19_N29
\width_adapter_003|width_adapter_003|data_reg[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \width_adapter_003|width_adapter_003|data_reg~6_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter_003|width_adapter_003|data_reg\(11));

-- Location: LCFF_X22_Y20_N1
\countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \countbits_0|read_bus[11]~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre\(11));

-- Location: LCCOMB_X21_Y19_N14
\width_adapter_003|width_adapter_003|data_reg~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter_003|width_adapter_003|data_reg~2_combout\ = (\width_adapter_003|width_adapter_003|data_reg\(11)) # 
-- ((!\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \width_adapter_003|width_adapter_003|data_reg\(11),
	datac => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datad => \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre\(11),
	combout => \width_adapter_003|width_adapter_003|data_reg~2_combout\);

-- Location: LCFF_X21_Y19_N17
\width_adapter_003|width_adapter_003|data_reg[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \width_adapter_003|width_adapter_003|data_reg~7_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter_003|width_adapter_003|data_reg\(10));

-- Location: LCFF_X24_Y19_N7
\width_adapter|width_adapter|data_reg[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \width_adapter|width_adapter|data_reg~90_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \width_adapter|width_adapter|always8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter|width_adapter|data_reg\(21));

-- Location: LCFF_X23_Y17_N17
\countbits_0|state|Q_tmp[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \width_adapter_002|width_adapter_002|out_data[1]~9_combout\,
	ena => \countbits_0|enable_state~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \countbits_0|state|Q_tmp\(1));

-- Location: LCCOMB_X22_Y18_N24
\width_adapter_002|width_adapter_002|data_reg~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter_002|width_adapter_002|data_reg~1_combout\ = (!\width_adapter_002|width_adapter_002|use_reg~regout\ & \cpu|d_writedata\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \width_adapter_002|width_adapter_002|use_reg~regout\,
	datac => \cpu|d_writedata\(29),
	combout => \width_adapter_002|width_adapter_002|data_reg~1_combout\);

-- Location: LCCOMB_X22_Y18_N28
\width_adapter_002|width_adapter_002|data_reg~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter_002|width_adapter_002|data_reg~2_combout\ = (!\width_adapter_002|width_adapter_002|use_reg~regout\ & \cpu|d_writedata\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \width_adapter_002|width_adapter_002|use_reg~regout\,
	datad => \cpu|d_writedata\(31),
	combout => \width_adapter_002|width_adapter_002|data_reg~2_combout\);

-- Location: LCFF_X32_Y17_N23
\uart|the_HostSystem_uart_rx|rx_data[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(2),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \uart|the_HostSystem_uart_rx|got_new_char~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_rx|rx_data\(1));

-- Location: LCCOMB_X32_Y17_N22
\uart|the_HostSystem_uart_regs|selected_read_data~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_regs|selected_read_data~0_combout\ = (!\cpu|W_alu_result\(3) & (!\cpu|W_alu_result\(2) & (\uart|the_HostSystem_uart_rx|rx_data\(1) & !\cpu|W_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_alu_result\(3),
	datab => \cpu|W_alu_result\(2),
	datac => \uart|the_HostSystem_uart_rx|rx_data\(1),
	datad => \cpu|W_alu_result\(4),
	combout => \uart|the_HostSystem_uart_regs|selected_read_data~0_combout\);

-- Location: LCFF_X32_Y16_N9
\uart|the_HostSystem_uart_regs|control_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \cpu|d_writedata\(1),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \uart|the_HostSystem_uart_regs|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_regs|control_reg\(1));

-- Location: LCCOMB_X32_Y16_N8
\uart|the_HostSystem_uart_regs|selected_read_data[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_regs|selected_read_data[1]~1_combout\ = (\uart|the_HostSystem_uart_regs|Equal0~0_combout\ & ((\cpu|W_alu_result\(2) & ((\uart|the_HostSystem_uart_regs|control_reg\(1)))) # (!\cpu|W_alu_result\(2) & 
-- (\uart|the_HostSystem_uart_rx|framing_error~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_alu_result\(2),
	datab => \uart|the_HostSystem_uart_rx|framing_error~regout\,
	datac => \uart|the_HostSystem_uart_regs|control_reg\(1),
	datad => \uart|the_HostSystem_uart_regs|Equal0~0_combout\,
	combout => \uart|the_HostSystem_uart_regs|selected_read_data[1]~1_combout\);

-- Location: LCCOMB_X32_Y17_N2
\uart|the_HostSystem_uart_regs|selected_read_data[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_regs|selected_read_data[1]~2_combout\ = (\uart|the_HostSystem_uart_regs|selected_read_data[1]~1_combout\) # ((\uart|the_HostSystem_uart_regs|selected_read_data~0_combout\) # ((\uart|the_HostSystem_uart_regs|Equal2~0_combout\ & 
-- \uart|the_HostSystem_uart_regs|tx_data\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_regs|selected_read_data[1]~1_combout\,
	datab => \uart|the_HostSystem_uart_regs|Equal2~0_combout\,
	datac => \uart|the_HostSystem_uart_regs|tx_data\(1),
	datad => \uart|the_HostSystem_uart_regs|selected_read_data~0_combout\,
	combout => \uart|the_HostSystem_uart_regs|selected_read_data[1]~2_combout\);

-- Location: LCCOMB_X22_Y18_N12
\width_adapter_002|width_adapter_002|data_reg~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter_002|width_adapter_002|data_reg~3_combout\ = (!\width_adapter_002|width_adapter_002|use_reg~regout\ & \cpu|d_writedata\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \width_adapter_002|width_adapter_002|use_reg~regout\,
	datad => \cpu|d_writedata\(30),
	combout => \width_adapter_002|width_adapter_002|data_reg~3_combout\);

-- Location: LCCOMB_X24_Y20_N20
\width_adapter_003|width_adapter_003|data_reg~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter_003|width_adapter_003|data_reg~3_combout\ = (!\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~regout\ & 
-- (!\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- ((\countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre\(2)) # (\width_adapter_003|width_adapter_003|data_reg\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre\(2),
	datab => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~regout\,
	datac => \width_adapter_003|width_adapter_003|data_reg\(2),
	datad => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \width_adapter_003|width_adapter_003|data_reg~3_combout\);

-- Location: LCFF_X32_Y17_N7
\uart|the_HostSystem_uart_regs|readdata[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_regs|selected_read_data[2]~9_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_regs|readdata\(2));

-- Location: LCFF_X20_Y17_N13
\width_adapter|width_adapter|data_reg[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \width_adapter|width_adapter|data_reg~91_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \width_adapter|width_adapter|always8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter|width_adapter|data_reg\(27));

-- Location: LCFF_X24_Y19_N11
\width_adapter|width_adapter|data_reg[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \width_adapter|width_adapter|data_reg~95_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \width_adapter|width_adapter|always8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter|width_adapter|data_reg\(31));

-- Location: LCCOMB_X27_Y19_N10
\cpu|D_logic_op_raw[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_logic_op_raw[1]~0_combout\ = (\cpu|Equal2~9_combout\ & ((\cpu|Equal2~0_combout\ & (\cpu|D_iw\(15))) # (!\cpu|Equal2~0_combout\ & ((\cpu|D_iw\(4)))))) # (!\cpu|Equal2~9_combout\ & (((\cpu|D_iw\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(15),
	datab => \cpu|Equal2~9_combout\,
	datac => \cpu|Equal2~0_combout\,
	datad => \cpu|D_iw\(4),
	combout => \cpu|D_logic_op_raw[1]~0_combout\);

-- Location: LCCOMB_X27_Y14_N22
\cpu|R_src2_lo[15]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|R_src2_lo[15]~16_combout\ = (!\cpu|R_src2_lo~0_combout\ & ((\cpu|R_src2_use_imm~regout\ & (\cpu|D_iw\(21))) # (!\cpu|R_src2_use_imm~regout\ & ((\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_src2_lo~0_combout\,
	datab => \cpu|D_iw\(21),
	datac => \cpu|R_src2_use_imm~regout\,
	datad => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(15),
	combout => \cpu|R_src2_lo[15]~16_combout\);

-- Location: LCCOMB_X24_Y16_N18
\cpu|E_wrctl_estatus~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_wrctl_estatus~0_combout\ = (!\cpu|D_iw\(8) & (!\cpu|D_iw\(7) & (\cpu|R_ctrl_wrctl_inst~regout\ & \cpu|D_iw\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(8),
	datab => \cpu|D_iw\(7),
	datac => \cpu|R_ctrl_wrctl_inst~regout\,
	datad => \cpu|D_iw\(6),
	combout => \cpu|E_wrctl_estatus~0_combout\);

-- Location: LCCOMB_X24_Y16_N20
\cpu|W_estatus_reg_inst_nxt~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_estatus_reg_inst_nxt~0_combout\ = (!\cpu|R_ctrl_exception~regout\ & ((\cpu|E_wrctl_estatus~0_combout\ & (\cpu|E_src1\(0))) # (!\cpu|E_wrctl_estatus~0_combout\ & ((\cpu|W_estatus_reg~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_ctrl_exception~regout\,
	datab => \cpu|E_wrctl_estatus~0_combout\,
	datac => \cpu|E_src1\(0),
	datad => \cpu|W_estatus_reg~regout\,
	combout => \cpu|W_estatus_reg_inst_nxt~0_combout\);

-- Location: LCCOMB_X24_Y16_N6
\cpu|E_wrctl_status~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_wrctl_status~0_combout\ = (!\cpu|D_iw\(8) & (!\cpu|D_iw\(7) & (\cpu|R_ctrl_wrctl_inst~regout\ & !\cpu|D_iw\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(8),
	datab => \cpu|D_iw\(7),
	datac => \cpu|R_ctrl_wrctl_inst~regout\,
	datad => \cpu|D_iw\(6),
	combout => \cpu|E_wrctl_status~0_combout\);

-- Location: LCFF_X32_Y17_N19
\uart|the_HostSystem_uart_regs|readdata[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_regs|selected_read_data[3]~14_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_regs|readdata\(3));

-- Location: LCCOMB_X21_Y19_N28
\width_adapter_003|width_adapter_003|data_reg~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter_003|width_adapter_003|data_reg~6_combout\ = (!\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- (!\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~regout\ & 
-- ((\countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre\(11)) # (\width_adapter_003|width_adapter_003|data_reg\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datab => \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre\(11),
	datac => \width_adapter_003|width_adapter_003|data_reg\(11),
	datad => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~regout\,
	combout => \width_adapter_003|width_adapter_003|data_reg~6_combout\);

-- Location: LCCOMB_X22_Y20_N0
\countbits_0|read_bus[11]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \countbits_0|read_bus[11]~2_combout\ = (\countbits_0|contador_bits_1|Add5~4_combout\ & (\width_adapter_002|width_adapter_002|out_data[14]~2_combout\ & !\countbits_0|read_bus~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \countbits_0|contador_bits_1|Add5~4_combout\,
	datab => \width_adapter_002|width_adapter_002|out_data[14]~2_combout\,
	datac => \countbits_0|read_bus~0_combout\,
	combout => \countbits_0|read_bus[11]~2_combout\);

-- Location: LCCOMB_X21_Y19_N16
\width_adapter_003|width_adapter_003|data_reg~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter_003|width_adapter_003|data_reg~7_combout\ = (!\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- (!\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~regout\ & 
-- ((\countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre\(10)) # (\width_adapter_003|width_adapter_003|data_reg\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datab => \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre\(10),
	datac => \width_adapter_003|width_adapter_003|data_reg\(10),
	datad => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~regout\,
	combout => \width_adapter_003|width_adapter_003|data_reg~7_combout\);

-- Location: LCFF_X27_Y12_N25
\cpu|W_alu_result[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_alu_result[15]~74_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|W_alu_result\(15));

-- Location: LCFF_X23_Y15_N13
\width_adapter_002|width_adapter_002|data_reg[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \width_adapter_002|width_adapter_002|data_reg~6_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \width_adapter_002|width_adapter_002|data_reg[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter_002|width_adapter_002|data_reg\(11));

-- Location: LCCOMB_X22_Y18_N10
\countbits_0|enable_state~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \countbits_0|enable_state~3_combout\ = (!\countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|wait_latency_counter\(0) & (!\countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|wait_latency_counter\(1) & 
-- (!\width_adapter_002|width_adapter_002|out_data[13]~0_combout\ & \width_adapter_002|width_adapter_002|out_data[15]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|wait_latency_counter\(0),
	datab => \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|wait_latency_counter\(1),
	datac => \width_adapter_002|width_adapter_002|out_data[13]~0_combout\,
	datad => \width_adapter_002|width_adapter_002|out_data[15]~1_combout\,
	combout => \countbits_0|enable_state~3_combout\);

-- Location: LCFF_X24_Y17_N9
\width_adapter_002|width_adapter_002|data_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \width_adapter_002|width_adapter_002|data_reg~13_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \width_adapter_002|width_adapter_002|data_reg[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter_002|width_adapter_002|data_reg\(1));

-- Location: LCCOMB_X23_Y17_N16
\width_adapter_002|width_adapter_002|out_data[1]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter_002|width_adapter_002|out_data[1]~9_combout\ = (\width_adapter_002|width_adapter_002|use_reg~regout\ & ((\width_adapter_002|width_adapter_002|data_reg\(1)))) # (!\width_adapter_002|width_adapter_002|use_reg~regout\ & (\cpu|d_writedata\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|d_writedata\(1),
	datac => \width_adapter_002|width_adapter_002|data_reg\(1),
	datad => \width_adapter_002|width_adapter_002|use_reg~regout\,
	combout => \width_adapter_002|width_adapter_002|out_data[1]~9_combout\);

-- Location: LCFF_X23_Y17_N7
\width_adapter_002|width_adapter_002|data_reg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \width_adapter_002|width_adapter_002|data_reg~15_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \width_adapter_002|width_adapter_002|data_reg[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter_002|width_adapter_002|data_reg\(6));

-- Location: LCFF_X32_Y16_N7
\uart|the_HostSystem_uart_rx|delayed_unxrx_in_processxx3\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_rx|delayed_unxrx_in_processxx3~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_rx|delayed_unxrx_in_processxx3~regout\);

-- Location: LCFF_X33_Y16_N25
\uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[3]~8_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(3));

-- Location: LCCOMB_X32_Y16_N24
\uart|the_HostSystem_uart_rx|framing_error~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_rx|framing_error~0_combout\ = (\uart|the_HostSystem_uart_rx|delayed_unxrx_in_processxx3~regout\ & (!\uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(9) & 
-- !\uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_rx|delayed_unxrx_in_processxx3~regout\,
	datab => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(9),
	datad => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(0),
	combout => \uart|the_HostSystem_uart_rx|framing_error~0_combout\);

-- Location: LCFF_X27_Y12_N21
\cpu|W_alu_result[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_alu_result[23]~76_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|W_alu_result\(23));

-- Location: LCFF_X27_Y12_N13
\cpu|W_alu_result[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_alu_result[26]~79_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|W_alu_result\(26));

-- Location: LCFF_X32_Y16_N11
\uart|the_HostSystem_uart_regs|control_reg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \cpu|d_writedata\(7),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \uart|the_HostSystem_uart_regs|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_regs|control_reg\(7));

-- Location: LCFF_X32_Y18_N11
\uart|the_HostSystem_uart_rx|rx_char_ready\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_rx|rx_char_ready~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_rx|rx_char_ready~regout\);

-- Location: LCCOMB_X32_Y16_N10
\uart|the_HostSystem_uart_regs|selected_read_data[7]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_regs|selected_read_data[7]~5_combout\ = (\uart|the_HostSystem_uart_regs|Equal0~0_combout\ & ((\cpu|W_alu_result\(2) & ((\uart|the_HostSystem_uart_regs|control_reg\(7)))) # (!\cpu|W_alu_result\(2) & 
-- (\uart|the_HostSystem_uart_rx|rx_char_ready~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_alu_result\(2),
	datab => \uart|the_HostSystem_uart_rx|rx_char_ready~regout\,
	datac => \uart|the_HostSystem_uart_regs|control_reg\(7),
	datad => \uart|the_HostSystem_uart_regs|Equal0~0_combout\,
	combout => \uart|the_HostSystem_uart_regs|selected_read_data[7]~5_combout\);

-- Location: LCFF_X32_Y17_N29
\uart|the_HostSystem_uart_rx|rx_data[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(3),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \uart|the_HostSystem_uart_rx|got_new_char~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_rx|rx_data\(2));

-- Location: LCCOMB_X32_Y17_N28
\uart|the_HostSystem_uart_regs|selected_read_data~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_regs|selected_read_data~7_combout\ = (!\cpu|W_alu_result\(3) & (!\cpu|W_alu_result\(2) & (\uart|the_HostSystem_uart_rx|rx_data\(2) & !\cpu|W_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_alu_result\(3),
	datab => \cpu|W_alu_result\(2),
	datac => \uart|the_HostSystem_uart_rx|rx_data\(2),
	datad => \cpu|W_alu_result\(4),
	combout => \uart|the_HostSystem_uart_regs|selected_read_data~7_combout\);

-- Location: LCFF_X32_Y16_N17
\uart|the_HostSystem_uart_regs|control_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \cpu|d_writedata\(2),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \uart|the_HostSystem_uart_regs|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_regs|control_reg\(2));

-- Location: LCCOMB_X32_Y16_N16
\uart|the_HostSystem_uart_regs|selected_read_data[2]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_regs|selected_read_data[2]~8_combout\ = (\uart|the_HostSystem_uart_regs|Equal0~0_combout\ & ((\cpu|W_alu_result\(2) & ((\uart|the_HostSystem_uart_regs|control_reg\(2)))) # (!\cpu|W_alu_result\(2) & 
-- (\uart|the_HostSystem_uart_rx|break_detect~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_alu_result\(2),
	datab => \uart|the_HostSystem_uart_rx|break_detect~regout\,
	datac => \uart|the_HostSystem_uart_regs|control_reg\(2),
	datad => \uart|the_HostSystem_uart_regs|Equal0~0_combout\,
	combout => \uart|the_HostSystem_uart_regs|selected_read_data[2]~8_combout\);

-- Location: LCCOMB_X32_Y17_N6
\uart|the_HostSystem_uart_regs|selected_read_data[2]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_regs|selected_read_data[2]~9_combout\ = (\uart|the_HostSystem_uart_regs|selected_read_data[2]~8_combout\) # ((\uart|the_HostSystem_uart_regs|selected_read_data~7_combout\) # ((\uart|the_HostSystem_uart_regs|tx_data\(2) & 
-- \uart|the_HostSystem_uart_regs|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_regs|tx_data\(2),
	datab => \uart|the_HostSystem_uart_regs|Equal2~0_combout\,
	datac => \uart|the_HostSystem_uart_regs|selected_read_data[2]~8_combout\,
	datad => \uart|the_HostSystem_uart_regs|selected_read_data~7_combout\,
	combout => \uart|the_HostSystem_uart_regs|selected_read_data[2]~9_combout\);

-- Location: LCFF_X30_Y12_N13
\cpu|W_alu_result[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_alu_result[30]~82_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|W_alu_result\(30));

-- Location: LCFF_X28_Y12_N27
\cpu|W_alu_result[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_alu_result[29]~83_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|W_alu_result\(29));

-- Location: LCFF_X30_Y13_N7
\cpu|W_alu_result[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_alu_result[19]~88_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|W_alu_result\(19));

-- Location: LCFF_X30_Y12_N5
\cpu|W_alu_result[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_alu_result[17]~90_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|W_alu_result\(17));

-- Location: LCCOMB_X29_Y15_N22
\cpu|E_shift_rot_result_nxt[30]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_result_nxt[30]~19_combout\ = (\cpu|R_ctrl_shift_rot_right~regout\ & (\cpu|E_shift_rot_result\(31))) # (!\cpu|R_ctrl_shift_rot_right~regout\ & ((\cpu|E_shift_rot_result\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_ctrl_shift_rot_right~regout\,
	datab => \cpu|E_shift_rot_result\(31),
	datad => \cpu|E_shift_rot_result\(29),
	combout => \cpu|E_shift_rot_result_nxt[30]~19_combout\);

-- Location: LCFF_X32_Y17_N17
\uart|the_HostSystem_uart_rx|rx_data[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(4),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \uart|the_HostSystem_uart_rx|got_new_char~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_rx|rx_data\(3));

-- Location: LCCOMB_X32_Y17_N16
\uart|the_HostSystem_uart_regs|selected_read_data~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_regs|selected_read_data~12_combout\ = (!\cpu|W_alu_result\(3) & (!\cpu|W_alu_result\(2) & (\uart|the_HostSystem_uart_rx|rx_data\(3) & !\cpu|W_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_alu_result\(3),
	datab => \cpu|W_alu_result\(2),
	datac => \uart|the_HostSystem_uart_rx|rx_data\(3),
	datad => \cpu|W_alu_result\(4),
	combout => \uart|the_HostSystem_uart_regs|selected_read_data~12_combout\);

-- Location: LCFF_X32_Y16_N21
\uart|the_HostSystem_uart_regs|control_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \cpu|d_writedata\(3),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \uart|the_HostSystem_uart_regs|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_regs|control_reg\(3));

-- Location: LCFF_X32_Y16_N31
\uart|the_HostSystem_uart_rx|rx_overrun\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_rx|rx_overrun~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_rx|rx_overrun~regout\);

-- Location: LCCOMB_X32_Y16_N20
\uart|the_HostSystem_uart_regs|selected_read_data[3]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_regs|selected_read_data[3]~13_combout\ = (\uart|the_HostSystem_uart_regs|Equal0~0_combout\ & ((\cpu|W_alu_result\(2) & ((\uart|the_HostSystem_uart_regs|control_reg\(3)))) # (!\cpu|W_alu_result\(2) & 
-- (\uart|the_HostSystem_uart_rx|rx_overrun~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_alu_result\(2),
	datab => \uart|the_HostSystem_uart_rx|rx_overrun~regout\,
	datac => \uart|the_HostSystem_uart_regs|control_reg\(3),
	datad => \uart|the_HostSystem_uart_regs|Equal0~0_combout\,
	combout => \uart|the_HostSystem_uart_regs|selected_read_data[3]~13_combout\);

-- Location: LCCOMB_X32_Y17_N18
\uart|the_HostSystem_uart_regs|selected_read_data[3]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_regs|selected_read_data[3]~14_combout\ = (\uart|the_HostSystem_uart_regs|selected_read_data~12_combout\) # ((\uart|the_HostSystem_uart_regs|selected_read_data[3]~13_combout\) # ((\uart|the_HostSystem_uart_regs|Equal2~0_combout\ & 
-- \uart|the_HostSystem_uart_regs|tx_data\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_regs|selected_read_data~12_combout\,
	datab => \uart|the_HostSystem_uart_regs|Equal2~0_combout\,
	datac => \uart|the_HostSystem_uart_regs|selected_read_data[3]~13_combout\,
	datad => \uart|the_HostSystem_uart_regs|tx_data\(3),
	combout => \uart|the_HostSystem_uart_regs|selected_read_data[3]~14_combout\);

-- Location: LCFF_X33_Y18_N7
\uart|the_HostSystem_uart_tx|tx_shift_empty\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_tx|tx_shift_empty~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_tx|tx_shift_empty~regout\);

-- Location: LCCOMB_X30_Y15_N20
\cpu|E_shift_rot_result_nxt[18]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_result_nxt[18]~20_combout\ = (\cpu|R_ctrl_shift_rot_right~regout\ & (\cpu|E_shift_rot_result\(19))) # (!\cpu|R_ctrl_shift_rot_right~regout\ & ((\cpu|E_shift_rot_result\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_shift_rot_result\(19),
	datab => \cpu|R_ctrl_shift_rot_right~regout\,
	datad => \cpu|E_shift_rot_result\(17),
	combout => \cpu|E_shift_rot_result_nxt[18]~20_combout\);

-- Location: LCCOMB_X27_Y12_N14
\cpu|E_alu_result[15]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[15]~39_combout\ = (\cpu|W_alu_result[27]~14_combout\ & (((\cpu|E_logic_result[15]~32_combout\) # (\cpu|W_alu_result[27]~15_combout\)))) # (!\cpu|W_alu_result[27]~14_combout\ & (\cpu|Add2~30_combout\ & 
-- ((!\cpu|W_alu_result[27]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Add2~30_combout\,
	datab => \cpu|W_alu_result[27]~14_combout\,
	datac => \cpu|E_logic_result[15]~32_combout\,
	datad => \cpu|W_alu_result[27]~15_combout\,
	combout => \cpu|E_alu_result[15]~39_combout\);

-- Location: LCCOMB_X27_Y12_N28
\cpu|E_alu_result[15]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[15]~40_combout\ = (\cpu|W_alu_result[27]~15_combout\ & ((\cpu|E_alu_result[15]~39_combout\ & (\cpu|E_shift_rot_result\(15))) # (!\cpu|E_alu_result[15]~39_combout\ & ((\cpu|Add1~30_combout\))))) # (!\cpu|W_alu_result[27]~15_combout\ & 
-- (((\cpu|E_alu_result[15]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_alu_result[27]~15_combout\,
	datab => \cpu|E_shift_rot_result\(15),
	datac => \cpu|E_alu_result[15]~39_combout\,
	datad => \cpu|Add1~30_combout\,
	combout => \cpu|E_alu_result[15]~40_combout\);

-- Location: LCCOMB_X23_Y15_N12
\width_adapter_002|width_adapter_002|data_reg~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter_002|width_adapter_002|data_reg~6_combout\ = (!\width_adapter_002|width_adapter_002|use_reg~regout\ & \cpu|d_writedata\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \width_adapter_002|width_adapter_002|use_reg~regout\,
	datad => \cpu|d_writedata\(27),
	combout => \width_adapter_002|width_adapter_002|data_reg~6_combout\);

-- Location: LCCOMB_X24_Y17_N8
\width_adapter_002|width_adapter_002|data_reg~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter_002|width_adapter_002|data_reg~13_combout\ = (\cpu|d_writedata\(17) & !\width_adapter_002|width_adapter_002|use_reg~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu|d_writedata\(17),
	datad => \width_adapter_002|width_adapter_002|use_reg~regout\,
	combout => \width_adapter_002|width_adapter_002|data_reg~13_combout\);

-- Location: LCCOMB_X23_Y17_N6
\width_adapter_002|width_adapter_002|data_reg~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter_002|width_adapter_002|data_reg~15_combout\ = (\cpu|d_writedata\(22) & !\width_adapter_002|width_adapter_002|use_reg~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|d_writedata\(22),
	datad => \width_adapter_002|width_adapter_002|use_reg~regout\,
	combout => \width_adapter_002|width_adapter_002|data_reg~15_combout\);

-- Location: LCCOMB_X33_Y16_N24
\uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[3]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[3]~8_combout\ = (\uart|the_HostSystem_uart_rx|do_start_rx~regout\) # (\uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart|the_HostSystem_uart_rx|do_start_rx~regout\,
	datad => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(4),
	combout => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[3]~8_combout\);

-- Location: LCCOMB_X30_Y12_N30
\cpu|E_alu_result[23]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[23]~43_combout\ = (\cpu|W_alu_result[27]~15_combout\ & ((\cpu|E_shift_rot_result\(23)) # ((!\cpu|W_alu_result[27]~14_combout\)))) # (!\cpu|W_alu_result[27]~15_combout\ & (((\cpu|E_logic_result[23]~25_combout\ & 
-- \cpu|W_alu_result[27]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_shift_rot_result\(23),
	datab => \cpu|E_logic_result[23]~25_combout\,
	datac => \cpu|W_alu_result[27]~15_combout\,
	datad => \cpu|W_alu_result[27]~14_combout\,
	combout => \cpu|E_alu_result[23]~43_combout\);

-- Location: LCCOMB_X27_Y12_N26
\cpu|E_alu_result[23]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[23]~44_combout\ = (\cpu|E_alu_result[23]~43_combout\ & (((\cpu|W_alu_result[27]~14_combout\) # (\cpu|Add1~46_combout\)))) # (!\cpu|E_alu_result[23]~43_combout\ & (\cpu|Add2~46_combout\ & (!\cpu|W_alu_result[27]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Add2~46_combout\,
	datab => \cpu|E_alu_result[23]~43_combout\,
	datac => \cpu|W_alu_result[27]~14_combout\,
	datad => \cpu|Add1~46_combout\,
	combout => \cpu|E_alu_result[23]~44_combout\);

-- Location: LCCOMB_X29_Y12_N26
\cpu|E_alu_result[26]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[26]~49_combout\ = (\cpu|W_alu_result[27]~14_combout\ & ((\cpu|W_alu_result[27]~15_combout\ & ((\cpu|E_shift_rot_result\(26)))) # (!\cpu|W_alu_result[27]~15_combout\ & (\cpu|E_logic_result[26]~22_combout\)))) # 
-- (!\cpu|W_alu_result[27]~14_combout\ & (((\cpu|W_alu_result[27]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_logic_result[26]~22_combout\,
	datab => \cpu|W_alu_result[27]~14_combout\,
	datac => \cpu|E_shift_rot_result\(26),
	datad => \cpu|W_alu_result[27]~15_combout\,
	combout => \cpu|E_alu_result[26]~49_combout\);

-- Location: LCCOMB_X28_Y12_N30
\cpu|E_alu_result[26]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[26]~50_combout\ = (\cpu|E_alu_result[26]~49_combout\ & ((\cpu|W_alu_result[27]~14_combout\) # ((\cpu|Add1~52_combout\)))) # (!\cpu|E_alu_result[26]~49_combout\ & (!\cpu|W_alu_result[27]~14_combout\ & (\cpu|Add2~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_alu_result[26]~49_combout\,
	datab => \cpu|W_alu_result[27]~14_combout\,
	datac => \cpu|Add2~52_combout\,
	datad => \cpu|Add1~52_combout\,
	combout => \cpu|E_alu_result[26]~50_combout\);

-- Location: LCCOMB_X32_Y16_N28
\uart|the_HostSystem_uart_rx|rx_char_ready~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_rx|rx_char_ready~0_combout\ = (\uart|the_HostSystem_uart_rx|rx_char_ready~regout\) # ((\uart|the_HostSystem_uart_rx|delayed_unxrx_in_processxx3~regout\ & 
-- !\uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_rx|delayed_unxrx_in_processxx3~regout\,
	datab => \uart|the_HostSystem_uart_rx|rx_char_ready~regout\,
	datad => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(0),
	combout => \uart|the_HostSystem_uart_rx|rx_char_ready~0_combout\);

-- Location: LCCOMB_X33_Y18_N4
\uart|the_HostSystem_uart_rx|rx_rd_strobe_onset~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_rx|rx_rd_strobe_onset~2_combout\ = (!\cpu|W_alu_result\(3) & (!\cpu|W_alu_result\(4) & (!\cpu|W_alu_result\(2) & !\uart_s1_translator|uart_s1_translator|end_begintransfer~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_alu_result\(3),
	datab => \cpu|W_alu_result\(4),
	datac => \cpu|W_alu_result\(2),
	datad => \uart_s1_translator|uart_s1_translator|end_begintransfer~regout\,
	combout => \uart|the_HostSystem_uart_rx|rx_rd_strobe_onset~2_combout\);

-- Location: LCCOMB_X32_Y18_N10
\uart|the_HostSystem_uart_rx|rx_char_ready~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_rx|rx_char_ready~1_combout\ = (\uart|the_HostSystem_uart_rx|rx_char_ready~0_combout\ & (((!\uart|the_HostSystem_uart_rx|rx_rd_strobe_onset~1_combout\) # (!\uart|the_HostSystem_uart_rx|rx_rd_strobe_onset~0_combout\)) # 
-- (!\uart|the_HostSystem_uart_rx|rx_rd_strobe_onset~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_rx|rx_rd_strobe_onset~2_combout\,
	datab => \uart|the_HostSystem_uart_rx|rx_rd_strobe_onset~0_combout\,
	datac => \uart|the_HostSystem_uart_rx|rx_char_ready~0_combout\,
	datad => \uart|the_HostSystem_uart_rx|rx_rd_strobe_onset~1_combout\,
	combout => \uart|the_HostSystem_uart_rx|rx_char_ready~1_combout\);

-- Location: LCCOMB_X30_Y15_N8
\cpu|E_alu_result[30]~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[30]~55_combout\ = (\cpu|W_alu_result[27]~14_combout\ & ((\cpu|W_alu_result[27]~15_combout\ & ((\cpu|E_shift_rot_result\(30)))) # (!\cpu|W_alu_result[27]~15_combout\ & (\cpu|E_logic_result[30]~18_combout\)))) # 
-- (!\cpu|W_alu_result[27]~14_combout\ & (((\cpu|W_alu_result[27]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_alu_result[27]~14_combout\,
	datab => \cpu|E_logic_result[30]~18_combout\,
	datac => \cpu|W_alu_result[27]~15_combout\,
	datad => \cpu|E_shift_rot_result\(30),
	combout => \cpu|E_alu_result[30]~55_combout\);

-- Location: LCCOMB_X29_Y12_N24
\cpu|E_alu_result[30]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[30]~56_combout\ = (\cpu|W_alu_result[27]~14_combout\ & (((\cpu|E_alu_result[30]~55_combout\)))) # (!\cpu|W_alu_result[27]~14_combout\ & ((\cpu|E_alu_result[30]~55_combout\ & (\cpu|Add1~60_combout\)) # (!\cpu|E_alu_result[30]~55_combout\ 
-- & ((\cpu|Add2~60_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Add1~60_combout\,
	datab => \cpu|W_alu_result[27]~14_combout\,
	datac => \cpu|E_alu_result[30]~55_combout\,
	datad => \cpu|Add2~60_combout\,
	combout => \cpu|E_alu_result[30]~56_combout\);

-- Location: LCCOMB_X29_Y15_N2
\cpu|E_alu_result[29]~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[29]~57_combout\ = (\cpu|W_alu_result[27]~14_combout\ & ((\cpu|W_alu_result[27]~15_combout\ & ((\cpu|E_shift_rot_result\(29)))) # (!\cpu|W_alu_result[27]~15_combout\ & (\cpu|E_logic_result[29]~19_combout\)))) # 
-- (!\cpu|W_alu_result[27]~14_combout\ & (\cpu|W_alu_result[27]~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_alu_result[27]~14_combout\,
	datab => \cpu|W_alu_result[27]~15_combout\,
	datac => \cpu|E_logic_result[29]~19_combout\,
	datad => \cpu|E_shift_rot_result\(29),
	combout => \cpu|E_alu_result[29]~57_combout\);

-- Location: LCCOMB_X28_Y12_N18
\cpu|E_alu_result[29]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[29]~58_combout\ = (\cpu|E_alu_result[29]~57_combout\ & ((\cpu|W_alu_result[27]~14_combout\) # ((\cpu|Add1~58_combout\)))) # (!\cpu|E_alu_result[29]~57_combout\ & (!\cpu|W_alu_result[27]~14_combout\ & ((\cpu|Add2~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_alu_result[29]~57_combout\,
	datab => \cpu|W_alu_result[27]~14_combout\,
	datac => \cpu|Add1~58_combout\,
	datad => \cpu|Add2~58_combout\,
	combout => \cpu|E_alu_result[29]~58_combout\);

-- Location: LCCOMB_X30_Y12_N2
\cpu|E_alu_result[28]~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[28]~59_combout\ = (\cpu|W_alu_result[27]~15_combout\ & (((\cpu|E_shift_rot_result\(28)) # (!\cpu|W_alu_result[27]~14_combout\)))) # (!\cpu|W_alu_result[27]~15_combout\ & (\cpu|E_logic_result[28]~20_combout\ & 
-- ((\cpu|W_alu_result[27]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_alu_result[27]~15_combout\,
	datab => \cpu|E_logic_result[28]~20_combout\,
	datac => \cpu|E_shift_rot_result\(28),
	datad => \cpu|W_alu_result[27]~14_combout\,
	combout => \cpu|E_alu_result[28]~59_combout\);

-- Location: LCCOMB_X30_Y12_N16
\cpu|E_alu_result[27]~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[27]~61_combout\ = (\cpu|W_alu_result[27]~15_combout\ & (((\cpu|E_shift_rot_result\(27)) # (!\cpu|W_alu_result[27]~14_combout\)))) # (!\cpu|W_alu_result[27]~15_combout\ & (\cpu|E_logic_result[27]~21_combout\ & 
-- ((\cpu|W_alu_result[27]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_logic_result[27]~21_combout\,
	datab => \cpu|E_shift_rot_result\(27),
	datac => \cpu|W_alu_result[27]~15_combout\,
	datad => \cpu|W_alu_result[27]~14_combout\,
	combout => \cpu|E_alu_result[27]~61_combout\);

-- Location: LCCOMB_X27_Y12_N16
\cpu|E_alu_result[21]~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[21]~63_combout\ = (\cpu|W_alu_result[27]~14_combout\ & ((\cpu|W_alu_result[27]~15_combout\ & ((\cpu|E_shift_rot_result\(21)))) # (!\cpu|W_alu_result[27]~15_combout\ & (\cpu|E_logic_result[21]~27_combout\)))) # 
-- (!\cpu|W_alu_result[27]~14_combout\ & (((\cpu|W_alu_result[27]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_logic_result[21]~27_combout\,
	datab => \cpu|W_alu_result[27]~14_combout\,
	datac => \cpu|E_shift_rot_result\(21),
	datad => \cpu|W_alu_result[27]~15_combout\,
	combout => \cpu|E_alu_result[21]~63_combout\);

-- Location: LCCOMB_X30_Y13_N12
\cpu|E_alu_result[19]~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[19]~67_combout\ = (\cpu|W_alu_result[27]~14_combout\ & ((\cpu|E_logic_result[19]~29_combout\) # ((\cpu|W_alu_result[27]~15_combout\)))) # (!\cpu|W_alu_result[27]~14_combout\ & (((!\cpu|W_alu_result[27]~15_combout\ & 
-- \cpu|Add2~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_alu_result[27]~14_combout\,
	datab => \cpu|E_logic_result[19]~29_combout\,
	datac => \cpu|W_alu_result[27]~15_combout\,
	datad => \cpu|Add2~38_combout\,
	combout => \cpu|E_alu_result[19]~67_combout\);

-- Location: LCCOMB_X30_Y13_N2
\cpu|E_alu_result[19]~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[19]~68_combout\ = (\cpu|W_alu_result[27]~15_combout\ & ((\cpu|E_alu_result[19]~67_combout\ & (\cpu|E_shift_rot_result\(19))) # (!\cpu|E_alu_result[19]~67_combout\ & ((\cpu|Add1~38_combout\))))) # (!\cpu|W_alu_result[27]~15_combout\ & 
-- (((\cpu|E_alu_result[19]~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_shift_rot_result\(19),
	datab => \cpu|Add1~38_combout\,
	datac => \cpu|W_alu_result[27]~15_combout\,
	datad => \cpu|E_alu_result[19]~67_combout\,
	combout => \cpu|E_alu_result[19]~68_combout\);

-- Location: LCCOMB_X29_Y12_N22
\cpu|E_alu_result[17]~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[17]~71_combout\ = (\cpu|W_alu_result[27]~14_combout\ & ((\cpu|E_logic_result[17]~16_combout\) # ((\cpu|W_alu_result[27]~15_combout\)))) # (!\cpu|W_alu_result[27]~14_combout\ & (((\cpu|Add2~34_combout\ & 
-- !\cpu|W_alu_result[27]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_logic_result[17]~16_combout\,
	datab => \cpu|W_alu_result[27]~14_combout\,
	datac => \cpu|Add2~34_combout\,
	datad => \cpu|W_alu_result[27]~15_combout\,
	combout => \cpu|E_alu_result[17]~71_combout\);

-- Location: LCCOMB_X30_Y12_N10
\cpu|E_alu_result[17]~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[17]~72_combout\ = (\cpu|W_alu_result[27]~15_combout\ & ((\cpu|E_alu_result[17]~71_combout\ & (\cpu|E_shift_rot_result\(17))) # (!\cpu|E_alu_result[17]~71_combout\ & ((\cpu|Add1~34_combout\))))) # (!\cpu|W_alu_result[27]~15_combout\ & 
-- (((\cpu|E_alu_result[17]~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_alu_result[27]~15_combout\,
	datab => \cpu|E_shift_rot_result\(17),
	datac => \cpu|Add1~34_combout\,
	datad => \cpu|E_alu_result[17]~71_combout\,
	combout => \cpu|E_alu_result[17]~72_combout\);

-- Location: LCCOMB_X30_Y15_N30
\cpu|E_shift_rot_result_nxt[29]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_result_nxt[29]~21_combout\ = (\cpu|R_ctrl_shift_rot_right~regout\ & ((\cpu|E_shift_rot_result\(30)))) # (!\cpu|R_ctrl_shift_rot_right~regout\ & (\cpu|E_shift_rot_result\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_shift_rot_result\(28),
	datab => \cpu|R_ctrl_shift_rot_right~regout\,
	datad => \cpu|E_shift_rot_result\(30),
	combout => \cpu|E_shift_rot_result_nxt[29]~21_combout\);

-- Location: LCCOMB_X32_Y16_N30
\uart|the_HostSystem_uart_rx|rx_overrun~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_rx|rx_overrun~0_combout\ = (!\uart|the_HostSystem_uart_regs|status_wr_strobe~combout\ & ((\uart|the_HostSystem_uart_rx|rx_overrun~regout\) # ((\uart|the_HostSystem_uart_rx|got_new_char~combout\ & 
-- \uart|the_HostSystem_uart_rx|rx_char_ready~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_rx|got_new_char~combout\,
	datab => \uart|the_HostSystem_uart_rx|rx_char_ready~regout\,
	datac => \uart|the_HostSystem_uart_rx|rx_overrun~regout\,
	datad => \uart|the_HostSystem_uart_regs|status_wr_strobe~combout\,
	combout => \uart|the_HostSystem_uart_rx|rx_overrun~0_combout\);

-- Location: LCCOMB_X33_Y18_N6
\uart|the_HostSystem_uart_tx|tx_shift_empty~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_tx|tx_shift_empty~0_combout\ = (\uart|the_HostSystem_uart_tx|tx_ready~regout\) # (\uart|the_HostSystem_uart_tx|WideOr0~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart|the_HostSystem_uart_tx|tx_ready~regout\,
	datad => \uart|the_HostSystem_uart_tx|WideOr0~combout\,
	combout => \uart|the_HostSystem_uart_tx|tx_shift_empty~0_combout\);

-- Location: LCCOMB_X31_Y13_N4
\cpu|E_shift_rot_result_nxt[19]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_result_nxt[19]~22_combout\ = (\cpu|R_ctrl_shift_rot_right~regout\ & (\cpu|E_shift_rot_result\(20))) # (!\cpu|R_ctrl_shift_rot_right~regout\ & ((\cpu|E_shift_rot_result\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_shift_rot_result\(20),
	datab => \cpu|E_shift_rot_result\(18),
	datad => \cpu|R_ctrl_shift_rot_right~regout\,
	combout => \cpu|E_shift_rot_result_nxt[19]~22_combout\);

-- Location: LCFF_X34_Y16_N31
\uart|the_HostSystem_uart_rx|baud_rate_counter[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_rx|baud_rate_counter~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_rx|baud_rate_counter\(6));

-- Location: LCFF_X35_Y16_N7
\uart|the_HostSystem_uart_rx|baud_rate_counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_rx|baud_rate_counter~6_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_rx|baud_rate_counter\(1));

-- Location: LCCOMB_X31_Y13_N6
\cpu|E_shift_rot_result_nxt[22]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_result_nxt[22]~23_combout\ = (\cpu|R_ctrl_shift_rot_right~regout\ & ((\cpu|E_shift_rot_result\(23)))) # (!\cpu|R_ctrl_shift_rot_right~regout\ & (\cpu|E_shift_rot_result\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_shift_rot_result\(21),
	datab => \cpu|R_ctrl_shift_rot_right~regout\,
	datad => \cpu|E_shift_rot_result\(23),
	combout => \cpu|E_shift_rot_result_nxt[22]~23_combout\);

-- Location: LCCOMB_X31_Y13_N28
\cpu|E_shift_rot_result_nxt[23]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_result_nxt[23]~24_combout\ = (\cpu|R_ctrl_shift_rot_right~regout\ & ((\cpu|E_shift_rot_result\(24)))) # (!\cpu|R_ctrl_shift_rot_right~regout\ & (\cpu|E_shift_rot_result\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_shift_rot_result\(22),
	datab => \cpu|R_ctrl_shift_rot_right~regout\,
	datad => \cpu|E_shift_rot_result\(24),
	combout => \cpu|E_shift_rot_result_nxt[23]~24_combout\);

-- Location: LCCOMB_X31_Y13_N10
\cpu|E_shift_rot_result_nxt[24]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_result_nxt[24]~25_combout\ = (\cpu|R_ctrl_shift_rot_right~regout\ & (\cpu|E_shift_rot_result\(25))) # (!\cpu|R_ctrl_shift_rot_right~regout\ & ((\cpu|E_shift_rot_result\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_shift_rot_result\(25),
	datab => \cpu|E_shift_rot_result\(23),
	datad => \cpu|R_ctrl_shift_rot_right~regout\,
	combout => \cpu|E_shift_rot_result_nxt[24]~25_combout\);

-- Location: LCCOMB_X30_Y15_N16
\cpu|E_shift_rot_result_nxt[28]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_result_nxt[28]~28_combout\ = (\cpu|R_ctrl_shift_rot_right~regout\ & ((\cpu|E_shift_rot_result\(29)))) # (!\cpu|R_ctrl_shift_rot_right~regout\ & (\cpu|E_shift_rot_result\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_shift_rot_result\(27),
	datab => \cpu|E_shift_rot_result\(29),
	datad => \cpu|R_ctrl_shift_rot_right~regout\,
	combout => \cpu|E_shift_rot_result_nxt[28]~28_combout\);

-- Location: LCCOMB_X31_Y13_N16
\cpu|E_shift_rot_result_nxt[21]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_result_nxt[21]~30_combout\ = (\cpu|R_ctrl_shift_rot_right~regout\ & (\cpu|E_shift_rot_result\(22))) # (!\cpu|R_ctrl_shift_rot_right~regout\ & ((\cpu|E_shift_rot_result\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_shift_rot_result\(22),
	datab => \cpu|E_shift_rot_result\(20),
	datad => \cpu|R_ctrl_shift_rot_right~regout\,
	combout => \cpu|E_shift_rot_result_nxt[21]~30_combout\);

-- Location: LCCOMB_X31_Y13_N2
\cpu|E_shift_rot_result_nxt[20]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_result_nxt[20]~31_combout\ = (\cpu|R_ctrl_shift_rot_right~regout\ & (\cpu|E_shift_rot_result\(21))) # (!\cpu|R_ctrl_shift_rot_right~regout\ & ((\cpu|E_shift_rot_result\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_shift_rot_result\(21),
	datab => \cpu|E_shift_rot_result\(19),
	datad => \cpu|R_ctrl_shift_rot_right~regout\,
	combout => \cpu|E_shift_rot_result_nxt[20]~31_combout\);

-- Location: LCCOMB_X34_Y16_N30
\uart|the_HostSystem_uart_rx|baud_rate_counter~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_rx|baud_rate_counter~1_combout\ = (\uart|the_HostSystem_uart_rx|rxd_edge~combout\) # ((\uart|the_HostSystem_uart_rx|Add0~12_combout\) # ((\uart|the_HostSystem_uart_rx|Equal0~1_combout\ & 
-- \uart|the_HostSystem_uart_rx|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_rx|rxd_edge~combout\,
	datab => \uart|the_HostSystem_uart_rx|Add0~12_combout\,
	datac => \uart|the_HostSystem_uart_rx|Equal0~1_combout\,
	datad => \uart|the_HostSystem_uart_rx|Equal0~0_combout\,
	combout => \uart|the_HostSystem_uart_rx|baud_rate_counter~1_combout\);

-- Location: LCCOMB_X35_Y16_N6
\uart|the_HostSystem_uart_rx|baud_rate_counter~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_rx|baud_rate_counter~6_combout\ = (!\uart|the_HostSystem_uart_rx|rxd_edge~combout\ & (\uart|the_HostSystem_uart_rx|Add0~2_combout\ & ((!\uart|the_HostSystem_uart_rx|Equal0~0_combout\) # 
-- (!\uart|the_HostSystem_uart_rx|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_rx|rxd_edge~combout\,
	datab => \uart|the_HostSystem_uart_rx|Equal0~1_combout\,
	datac => \uart|the_HostSystem_uart_rx|Add0~2_combout\,
	datad => \uart|the_HostSystem_uart_rx|Equal0~0_combout\,
	combout => \uart|the_HostSystem_uart_rx|baud_rate_counter~6_combout\);

-- Location: LCCOMB_X30_Y20_N26
\width_adapter_002|width_adapter_002|count~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter_002|width_adapter_002|count~5_combout\ = (\addr_router|Equal2~1_combout\ & ((\uart|the_HostSystem_uart_rx|rx_rd_strobe_onset~0_combout\) # ((\cpu|the_HostSystem_cpu_test_bench|d_write~regout\ & 
-- !\cpu_data_master_translator|cpu_data_master_translator|write_accepted~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_HostSystem_cpu_test_bench|d_write~regout\,
	datab => \cpu_data_master_translator|cpu_data_master_translator|write_accepted~regout\,
	datac => \uart|the_HostSystem_uart_rx|rx_rd_strobe_onset~0_combout\,
	datad => \addr_router|Equal2~1_combout\,
	combout => \width_adapter_002|width_adapter_002|count~5_combout\);

-- Location: LCCOMB_X30_Y16_N24
\width_adapter|width_adapter|data_reg~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|data_reg~65_combout\ = (!\cmd_xbar_mux_001|saved_grant\(1) & (!\cmd_xbar_mux_001|saved_grant\(0) & \width_adapter|width_adapter|out_data\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|saved_grant\(1),
	datab => \cmd_xbar_mux_001|saved_grant\(0),
	datac => \width_adapter|width_adapter|out_data\(3),
	combout => \width_adapter|width_adapter|data_reg~65_combout\);

-- Location: LCCOMB_X30_Y16_N28
\width_adapter|width_adapter|data_reg~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|data_reg~66_combout\ = (!\cmd_xbar_mux_001|saved_grant\(1) & (\width_adapter|width_adapter|out_data\(1) & !\cmd_xbar_mux_001|saved_grant\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|saved_grant\(1),
	datac => \width_adapter|width_adapter|out_data\(1),
	datad => \cmd_xbar_mux_001|saved_grant\(0),
	combout => \width_adapter|width_adapter|data_reg~66_combout\);

-- Location: LCCOMB_X27_Y16_N6
\width_adapter|width_adapter|data_reg~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|data_reg~67_combout\ = (!\cmd_xbar_mux_001|saved_grant\(1) & (!\cmd_xbar_mux_001|saved_grant\(0) & \width_adapter|width_adapter|out_data\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cmd_xbar_mux_001|saved_grant\(1),
	datac => \cmd_xbar_mux_001|saved_grant\(0),
	datad => \width_adapter|width_adapter|out_data\(22),
	combout => \width_adapter|width_adapter|data_reg~67_combout\);

-- Location: LCCOMB_X30_Y16_N20
\width_adapter|width_adapter|data_reg~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|data_reg~68_combout\ = (!\cmd_xbar_mux_001|saved_grant\(0) & (!\cmd_xbar_mux_001|saved_grant\(1) & \width_adapter|width_adapter|out_data\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cmd_xbar_mux_001|saved_grant\(0),
	datac => \cmd_xbar_mux_001|saved_grant\(1),
	datad => \width_adapter|width_adapter|out_data\(23),
	combout => \width_adapter|width_adapter|data_reg~68_combout\);

-- Location: LCCOMB_X20_Y17_N24
\width_adapter|width_adapter|data_reg~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|data_reg~69_combout\ = (!\cmd_xbar_mux_001|saved_grant\(0) & (\width_adapter|width_adapter|out_data\(24) & !\cmd_xbar_mux_001|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|saved_grant\(0),
	datab => \width_adapter|width_adapter|out_data\(24),
	datad => \cmd_xbar_mux_001|saved_grant\(1),
	combout => \width_adapter|width_adapter|data_reg~69_combout\);

-- Location: LCCOMB_X20_Y17_N0
\width_adapter|width_adapter|data_reg~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|data_reg~71_combout\ = (!\cmd_xbar_mux_001|saved_grant\(0) & (\width_adapter|width_adapter|out_data\(26) & !\cmd_xbar_mux_001|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|saved_grant\(0),
	datab => \width_adapter|width_adapter|out_data\(26),
	datad => \cmd_xbar_mux_001|saved_grant\(1),
	combout => \width_adapter|width_adapter|data_reg~71_combout\);

-- Location: LCCOMB_X23_Y18_N12
\width_adapter|width_adapter|data_reg~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|data_reg~82_combout\ = (!\cmd_xbar_mux_001|saved_grant\(1) & (\width_adapter|width_adapter|out_data\(8) & !\cmd_xbar_mux_001|saved_grant\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|saved_grant\(1),
	datab => \width_adapter|width_adapter|out_data\(8),
	datad => \cmd_xbar_mux_001|saved_grant\(0),
	combout => \width_adapter|width_adapter|data_reg~82_combout\);

-- Location: LCCOMB_X30_Y16_N16
\width_adapter|width_adapter|data_reg~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|data_reg~89_combout\ = (!\cmd_xbar_mux_001|saved_grant\(0) & (!\cmd_xbar_mux_001|saved_grant\(1) & \width_adapter|width_adapter|out_data\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cmd_xbar_mux_001|saved_grant\(0),
	datac => \cmd_xbar_mux_001|saved_grant\(1),
	datad => \width_adapter|width_adapter|out_data\(18),
	combout => \width_adapter|width_adapter|data_reg~89_combout\);

-- Location: LCCOMB_X24_Y19_N6
\width_adapter|width_adapter|data_reg~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|data_reg~90_combout\ = (\width_adapter|width_adapter|out_data\(21) & (!\cmd_xbar_mux_001|saved_grant\(0) & !\cmd_xbar_mux_001|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \width_adapter|width_adapter|out_data\(21),
	datab => \cmd_xbar_mux_001|saved_grant\(0),
	datac => \cmd_xbar_mux_001|saved_grant\(1),
	combout => \width_adapter|width_adapter|data_reg~90_combout\);

-- Location: LCCOMB_X20_Y17_N12
\width_adapter|width_adapter|data_reg~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|data_reg~91_combout\ = (!\cmd_xbar_mux_001|saved_grant\(0) & (\width_adapter|width_adapter|out_data\(27) & !\cmd_xbar_mux_001|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|saved_grant\(0),
	datab => \width_adapter|width_adapter|out_data\(27),
	datad => \cmd_xbar_mux_001|saved_grant\(1),
	combout => \width_adapter|width_adapter|data_reg~91_combout\);

-- Location: LCCOMB_X24_Y19_N10
\width_adapter|width_adapter|data_reg~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|data_reg~95_combout\ = (!\cmd_xbar_mux_001|saved_grant\(1) & (!\cmd_xbar_mux_001|saved_grant\(0) & \width_adapter|width_adapter|out_data\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|saved_grant\(1),
	datab => \cmd_xbar_mux_001|saved_grant\(0),
	datad => \width_adapter|width_adapter|out_data\(31),
	combout => \width_adapter|width_adapter|data_reg~95_combout\);

-- Location: LCCOMB_X27_Y12_N24
\cpu|E_alu_result[15]~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[15]~74_combout\ = (!\cpu|R_ctrl_br_cmp~regout\ & (!\cpu|R_ctrl_rdctl_inst~regout\ & \cpu|E_alu_result[15]~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|R_ctrl_br_cmp~regout\,
	datac => \cpu|R_ctrl_rdctl_inst~regout\,
	datad => \cpu|E_alu_result[15]~40_combout\,
	combout => \cpu|E_alu_result[15]~74_combout\);

-- Location: LCCOMB_X27_Y12_N20
\cpu|E_alu_result[23]~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[23]~76_combout\ = (!\cpu|R_ctrl_br_cmp~regout\ & (!\cpu|R_ctrl_rdctl_inst~regout\ & \cpu|E_alu_result[23]~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|R_ctrl_br_cmp~regout\,
	datac => \cpu|R_ctrl_rdctl_inst~regout\,
	datad => \cpu|E_alu_result[23]~44_combout\,
	combout => \cpu|E_alu_result[23]~76_combout\);

-- Location: LCCOMB_X27_Y12_N12
\cpu|E_alu_result[26]~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[26]~79_combout\ = (!\cpu|R_ctrl_br_cmp~regout\ & (!\cpu|R_ctrl_rdctl_inst~regout\ & \cpu|E_alu_result[26]~50_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|R_ctrl_br_cmp~regout\,
	datac => \cpu|R_ctrl_rdctl_inst~regout\,
	datad => \cpu|E_alu_result[26]~50_combout\,
	combout => \cpu|E_alu_result[26]~79_combout\);

-- Location: LCCOMB_X30_Y12_N12
\cpu|E_alu_result[30]~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[30]~82_combout\ = (!\cpu|R_ctrl_br_cmp~regout\ & (!\cpu|R_ctrl_rdctl_inst~regout\ & \cpu|E_alu_result[30]~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|R_ctrl_br_cmp~regout\,
	datac => \cpu|R_ctrl_rdctl_inst~regout\,
	datad => \cpu|E_alu_result[30]~56_combout\,
	combout => \cpu|E_alu_result[30]~82_combout\);

-- Location: LCCOMB_X28_Y12_N26
\cpu|E_alu_result[29]~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[29]~83_combout\ = (!\cpu|R_ctrl_br_cmp~regout\ & (!\cpu|R_ctrl_rdctl_inst~regout\ & \cpu|E_alu_result[29]~58_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|R_ctrl_br_cmp~regout\,
	datac => \cpu|R_ctrl_rdctl_inst~regout\,
	datad => \cpu|E_alu_result[29]~58_combout\,
	combout => \cpu|E_alu_result[29]~83_combout\);

-- Location: LCCOMB_X30_Y13_N6
\cpu|E_alu_result[19]~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[19]~88_combout\ = (!\cpu|R_ctrl_br_cmp~regout\ & (!\cpu|R_ctrl_rdctl_inst~regout\ & \cpu|E_alu_result[19]~68_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_ctrl_br_cmp~regout\,
	datab => \cpu|R_ctrl_rdctl_inst~regout\,
	datad => \cpu|E_alu_result[19]~68_combout\,
	combout => \cpu|E_alu_result[19]~88_combout\);

-- Location: LCCOMB_X30_Y12_N4
\cpu|E_alu_result[17]~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[17]~90_combout\ = (!\cpu|R_ctrl_br_cmp~regout\ & (!\cpu|R_ctrl_rdctl_inst~regout\ & \cpu|E_alu_result[17]~72_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|R_ctrl_br_cmp~regout\,
	datac => \cpu|R_ctrl_rdctl_inst~regout\,
	datad => \cpu|E_alu_result[17]~72_combout\,
	combout => \cpu|E_alu_result[17]~90_combout\);

-- Location: LCCOMB_X27_Y15_N6
\cpu|D_ctrl_alu_force_xor~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_alu_force_xor~9_combout\ = (!\cpu|D_iw\(4) & (\cpu|D_iw\(1) & !\cpu|D_iw\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|D_iw\(4),
	datac => \cpu|D_iw\(1),
	datad => \cpu|D_iw\(0),
	combout => \cpu|D_ctrl_alu_force_xor~9_combout\);

-- Location: LCCOMB_X32_Y19_N2
\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]~feeder_combout\ = 
-- \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\,
	combout => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]~feeder_combout\);

-- Location: LCCOMB_X32_Y19_N28
\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][66]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][66]~feeder_combout\ = 
-- \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~5_combout\,
	combout => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][66]~feeder_combout\);

-- Location: LCCOMB_X30_Y17_N12
\uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][35]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][35]~feeder_combout\ = 
-- \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	combout => \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][35]~feeder_combout\);

-- Location: LCCOMB_X30_Y17_N6
\uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][34]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][34]~feeder_combout\ = 
-- \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	combout => \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][34]~feeder_combout\);

-- Location: LCCOMB_X31_Y17_N16
\uart_s1_translator|uart_s1_translator|av_readdata_pre[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_s1_translator|uart_s1_translator|av_readdata_pre[1]~feeder_combout\ = \uart|the_HostSystem_uart_regs|readdata\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart|the_HostSystem_uart_regs|readdata\(1),
	combout => \uart_s1_translator|uart_s1_translator|av_readdata_pre[1]~feeder_combout\);

-- Location: LCCOMB_X31_Y17_N6
\uart_s1_translator|uart_s1_translator|av_readdata_pre[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_s1_translator|uart_s1_translator|av_readdata_pre[3]~feeder_combout\ = \uart|the_HostSystem_uart_regs|readdata\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart|the_HostSystem_uart_regs|readdata\(3),
	combout => \uart_s1_translator|uart_s1_translator|av_readdata_pre[3]~feeder_combout\);

-- Location: LCCOMB_X32_Y16_N6
\uart|the_HostSystem_uart_rx|delayed_unxrx_in_processxx3~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_rx|delayed_unxrx_in_processxx3~feeder_combout\ = \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(0),
	combout => \uart|the_HostSystem_uart_rx|delayed_unxrx_in_processxx3~feeder_combout\);

-- Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\clk_clk~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_clk_clk,
	combout => \clk_clk~combout\);

-- Location: CLKCTRL_G2
\clk_clk~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clk_clk~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clk_clk~clkctrl_outclk\);

-- Location: LCCOMB_X33_Y18_N24
\cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~feeder_combout\);

-- Location: LCCOMB_X1_Y18_N0
\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\);

-- Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\reset_reset_n~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_reset_reset_n,
	combout => \reset_reset_n~combout\);

-- Location: LCFF_X1_Y18_N1
\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\,
	aclr => \ALT_INV_reset_reset_n~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1));

-- Location: LCCOMB_X1_Y18_N2
\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ = \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1),
	combout => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\);

-- Location: LCFF_X1_Y18_N3
\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\,
	aclr => \ALT_INV_reset_reset_n~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0));

-- Location: LCCOMB_X1_Y18_N20
\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ = \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0),
	combout => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\);

-- Location: LCFF_X1_Y18_N21
\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\,
	aclr => \ALT_INV_reset_reset_n~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\);

-- Location: CLKCTRL_G3
\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\);

-- Location: LCFF_X33_Y18_N25
\cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\);

-- Location: LCFF_X31_Y19_N5
\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~6_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]~regout\);

-- Location: LCCOMB_X31_Y18_N0
\cmd_xbar_mux_001|arb|top_priority_reg[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|arb|top_priority_reg[0]~3_combout\ = !\cmd_xbar_mux_001|arb|grant[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cmd_xbar_mux_001|arb|grant[1]~1_combout\,
	combout => \cmd_xbar_mux_001|arb|top_priority_reg[0]~3_combout\);

-- Location: LCCOMB_X32_Y18_N30
\memory_s1_translator|memory_s1_translator|read_latency_shift_reg~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \memory_s1_translator|memory_s1_translator|read_latency_shift_reg~2_combout\ = (\cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\ & 
-- !\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\,
	datad => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \memory_s1_translator|memory_s1_translator|read_latency_shift_reg~2_combout\);

-- Location: LCCOMB_X31_Y18_N4
\cmd_xbar_mux_001|src_valid~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_valid~0_combout\ = (\cmd_xbar_mux_001|saved_grant\(1) & (!\cpu_instruction_master_translator|cpu_instruction_master_translator|read_accepted~regout\ & !\cpu|i_read~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cmd_xbar_mux_001|saved_grant\(1),
	datac => \cpu_instruction_master_translator|cpu_instruction_master_translator|read_accepted~regout\,
	datad => \cpu|i_read~regout\,
	combout => \cmd_xbar_mux_001|src_valid~0_combout\);

-- Location: LCCOMB_X30_Y16_N0
\cmd_xbar_mux_001|src_payload[0]\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_payload\(0) = (\cmd_xbar_mux_001|saved_grant\(0)) # (\cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cmd_xbar_mux_001|saved_grant\(0),
	datac => \cmd_xbar_mux_001|saved_grant\(1),
	combout => \cmd_xbar_mux_001|src_payload\(0));

-- Location: LCCOMB_X29_Y19_N2
\cpu|E_shift_rot_cnt[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_cnt[0]~5_combout\ = \cpu|E_shift_rot_cnt\(0) $ (VCC)
-- \cpu|E_shift_rot_cnt[0]~6\ = CARRY(\cpu|E_shift_rot_cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|E_shift_rot_cnt\(0),
	datad => VCC,
	combout => \cpu|E_shift_rot_cnt[0]~5_combout\,
	cout => \cpu|E_shift_rot_cnt[0]~6\);

-- Location: LCCOMB_X27_Y18_N8
\width_adapter|width_adapter|ShiftLeft2~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|ShiftLeft2~9_combout\ = (\cpu|d_writedata\(0) & (\cmd_xbar_mux_001|saved_grant\(0) & \cmd_xbar_mux_001|src_data\(38)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|d_writedata\(0),
	datab => \cmd_xbar_mux_001|saved_grant\(0),
	datad => \cmd_xbar_mux_001|src_data\(38),
	combout => \width_adapter|width_adapter|ShiftLeft2~9_combout\);

-- Location: LCCOMB_X25_Y17_N18
\width_adapter|width_adapter|data_reg~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|data_reg~72_combout\ = (!\cmd_xbar_mux_001|saved_grant\(0) & (!\cmd_xbar_mux_001|saved_grant\(1) & \width_adapter|width_adapter|out_data\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|saved_grant\(0),
	datac => \cmd_xbar_mux_001|saved_grant\(1),
	datad => \width_adapter|width_adapter|out_data\(9),
	combout => \width_adapter|width_adapter|data_reg~72_combout\);

-- Location: LCCOMB_X31_Y18_N22
\width_adapter|width_adapter|always8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|always8~0_combout\ = (\memory_s1_translator|memory_s1_translator|read_latency_shift_reg~2_combout\ & ((\cmd_xbar_mux_001|src_valid~0_combout\) # ((\cmd_xbar_demux|src1_valid~combout\ & \cmd_xbar_mux_001|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_demux|src1_valid~combout\,
	datab => \cmd_xbar_mux_001|saved_grant\(0),
	datac => \cmd_xbar_mux_001|src_valid~0_combout\,
	datad => \memory_s1_translator|memory_s1_translator|read_latency_shift_reg~2_combout\,
	combout => \width_adapter|width_adapter|always8~0_combout\);

-- Location: LCFF_X25_Y17_N19
\width_adapter|width_adapter|data_reg[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \width_adapter|width_adapter|data_reg~72_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \width_adapter|width_adapter|always8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter|width_adapter|data_reg\(9));

-- Location: LCCOMB_X25_Y17_N0
\width_adapter|width_adapter|out_data[9]\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|out_data\(9) = (\width_adapter|width_adapter|data_reg\(9)) # ((\cpu|d_writedata\(9) & (!\cmd_xbar_mux_001|src_data\(38) & \cmd_xbar_mux_001|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|d_writedata\(9),
	datab => \width_adapter|width_adapter|data_reg\(9),
	datac => \cmd_xbar_mux_001|src_data\(38),
	datad => \cmd_xbar_mux_001|saved_grant\(0),
	combout => \width_adapter|width_adapter|out_data\(9));

-- Location: LCCOMB_X27_Y16_N26
\width_adapter|width_adapter|data_reg~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|data_reg~73_combout\ = (!\cmd_xbar_mux_001|saved_grant\(1) & (!\cmd_xbar_mux_001|saved_grant\(0) & \width_adapter|width_adapter|out_data\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cmd_xbar_mux_001|saved_grant\(1),
	datac => \cmd_xbar_mux_001|saved_grant\(0),
	datad => \width_adapter|width_adapter|out_data\(0),
	combout => \width_adapter|width_adapter|data_reg~73_combout\);

-- Location: LCFF_X27_Y16_N27
\width_adapter|width_adapter|data_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \width_adapter|width_adapter|data_reg~73_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \width_adapter|width_adapter|always8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter|width_adapter|data_reg\(0));

-- Location: LCCOMB_X27_Y18_N28
\width_adapter|width_adapter|out_byteen_field~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|out_byteen_field~2_combout\ = (\cmd_xbar_mux_001|saved_grant\(1)) # ((\cpu|d_byteenable\(2) & \cmd_xbar_mux_001|saved_grant\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|d_byteenable\(2),
	datab => \cmd_xbar_mux_001|saved_grant\(0),
	datad => \cmd_xbar_mux_001|saved_grant\(1),
	combout => \width_adapter|width_adapter|out_byteen_field~2_combout\);

-- Location: LCCOMB_X23_Y18_N22
\width_adapter|width_adapter|byteen_reg~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|byteen_reg~1_combout\ = (!\cmd_xbar_mux_001|src_payload\(0) & ((\width_adapter|width_adapter|byteen_reg\(6)) # ((\cmd_xbar_mux_001|src_data\(38) & \width_adapter|width_adapter|out_byteen_field~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|src_data\(38),
	datab => \width_adapter|width_adapter|out_byteen_field~2_combout\,
	datac => \width_adapter|width_adapter|byteen_reg\(6),
	datad => \cmd_xbar_mux_001|src_payload\(0),
	combout => \width_adapter|width_adapter|byteen_reg~1_combout\);

-- Location: LCFF_X23_Y18_N23
\width_adapter|width_adapter|byteen_reg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \width_adapter|width_adapter|byteen_reg~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \width_adapter|width_adapter|always8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter|width_adapter|byteen_reg\(6));

-- Location: LCCOMB_X27_Y18_N22
\width_adapter|width_adapter|out_byteen_field~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|out_byteen_field~3_combout\ = (\width_adapter|width_adapter|byteen_reg\(6)) # ((\cmd_xbar_mux_001|src_data\(38) & \width_adapter|width_adapter|out_byteen_field~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|src_data\(38),
	datab => \width_adapter|width_adapter|out_byteen_field~2_combout\,
	datad => \width_adapter|width_adapter|byteen_reg\(6),
	combout => \width_adapter|width_adapter|out_byteen_field~3_combout\);

-- Location: LCCOMB_X31_Y19_N20
\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ = 
-- (\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]~regout\)) # 
-- (!\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & ((\width_adapter|width_adapter|out_byteen_field~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]~regout\,
	datab => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \width_adapter|width_adapter|out_byteen_field~3_combout\,
	combout => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\);

-- Location: LCCOMB_X31_Y19_N30
\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\ = (\memory_s1_translator|memory_s1_translator|read_latency_shift_reg\(0)) # 
-- (!\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \memory_s1_translator|memory_s1_translator|read_latency_shift_reg\(0),
	combout => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\);

-- Location: LCFF_X31_Y19_N19
\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~regout\);

-- Location: LCCOMB_X25_Y17_N4
\width_adapter|width_adapter|data_reg~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|data_reg~88_combout\ = (!\cmd_xbar_mux_001|saved_grant\(0) & (!\cmd_xbar_mux_001|saved_grant\(1) & \width_adapter|width_adapter|out_data\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|saved_grant\(0),
	datac => \cmd_xbar_mux_001|saved_grant\(1),
	datad => \width_adapter|width_adapter|out_data\(17),
	combout => \width_adapter|width_adapter|data_reg~88_combout\);

-- Location: LCFF_X25_Y17_N5
\width_adapter|width_adapter|data_reg[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \width_adapter|width_adapter|data_reg~88_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \width_adapter|width_adapter|always8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter|width_adapter|data_reg\(17));

-- Location: LCCOMB_X27_Y17_N0
\cpu|F_pc_plus_one[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|F_pc_plus_one[0]~0_combout\ = \cpu|F_pc\(0) $ (VCC)
-- \cpu|F_pc_plus_one[0]~1\ = CARRY(\cpu|F_pc\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|F_pc\(0),
	datad => VCC,
	combout => \cpu|F_pc_plus_one[0]~0_combout\,
	cout => \cpu|F_pc_plus_one[0]~1\);

-- Location: LCCOMB_X27_Y17_N2
\cpu|F_pc_plus_one[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|F_pc_plus_one[1]~2_combout\ = (\cpu|F_pc\(1) & (!\cpu|F_pc_plus_one[0]~1\)) # (!\cpu|F_pc\(1) & ((\cpu|F_pc_plus_one[0]~1\) # (GND)))
-- \cpu|F_pc_plus_one[1]~3\ = CARRY((!\cpu|F_pc_plus_one[0]~1\) # (!\cpu|F_pc\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cpu|F_pc\(1),
	datad => VCC,
	cin => \cpu|F_pc_plus_one[0]~1\,
	combout => \cpu|F_pc_plus_one[1]~2_combout\,
	cout => \cpu|F_pc_plus_one[1]~3\);

-- Location: LCCOMB_X27_Y17_N4
\cpu|F_pc_plus_one[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|F_pc_plus_one[2]~4_combout\ = (\cpu|F_pc\(2) & (\cpu|F_pc_plus_one[1]~3\ $ (GND))) # (!\cpu|F_pc\(2) & (!\cpu|F_pc_plus_one[1]~3\ & VCC))
-- \cpu|F_pc_plus_one[2]~5\ = CARRY((\cpu|F_pc\(2) & !\cpu|F_pc_plus_one[1]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|F_pc\(2),
	datad => VCC,
	cin => \cpu|F_pc_plus_one[1]~3\,
	combout => \cpu|F_pc_plus_one[2]~4_combout\,
	cout => \cpu|F_pc_plus_one[2]~5\);

-- Location: LCCOMB_X27_Y17_N6
\cpu|F_pc_plus_one[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|F_pc_plus_one[3]~6_combout\ = (\cpu|F_pc\(3) & (!\cpu|F_pc_plus_one[2]~5\)) # (!\cpu|F_pc\(3) & ((\cpu|F_pc_plus_one[2]~5\) # (GND)))
-- \cpu|F_pc_plus_one[3]~7\ = CARRY((!\cpu|F_pc_plus_one[2]~5\) # (!\cpu|F_pc\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|F_pc\(3),
	datad => VCC,
	cin => \cpu|F_pc_plus_one[2]~5\,
	combout => \cpu|F_pc_plus_one[3]~6_combout\,
	cout => \cpu|F_pc_plus_one[3]~7\);

-- Location: LCCOMB_X25_Y14_N28
\cpu|d_writedata[24]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|d_writedata[24]~0_combout\ = (\cpu|Equal132~0_combout\ & ((\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0)))) # (!\cpu|Equal132~0_combout\ & (\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(8),
	datab => \cpu|Equal132~0_combout\,
	datad => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	combout => \cpu|d_writedata[24]~0_combout\);

-- Location: LCCOMB_X25_Y14_N0
\cpu|d_writedata[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|d_writedata[8]~feeder_combout\ = \cpu|d_writedata[24]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|d_writedata[24]~0_combout\,
	combout => \cpu|d_writedata[8]~feeder_combout\);

-- Location: LCFF_X25_Y14_N1
\cpu|d_writedata[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|d_writedata[8]~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|d_writedata\(8));

-- Location: LCCOMB_X23_Y18_N18
\width_adapter|width_adapter|out_data[8]\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|out_data\(8) = (\width_adapter|width_adapter|data_reg\(8)) # ((\cmd_xbar_mux_001|saved_grant\(0) & (\cpu|d_writedata\(8) & !\cmd_xbar_mux_001|src_data\(38))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \width_adapter|width_adapter|data_reg\(8),
	datab => \cmd_xbar_mux_001|saved_grant\(0),
	datac => \cpu|d_writedata\(8),
	datad => \cmd_xbar_mux_001|src_data\(38),
	combout => \width_adapter|width_adapter|out_data\(8));

-- Location: LCCOMB_X20_Y17_N18
\width_adapter|width_adapter|out_data[24]\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|out_data\(24) = (\width_adapter|width_adapter|data_reg\(24)) # ((\cpu|d_writedata\(24) & (!\cmd_xbar_mux_001|src_data\(38) & \cmd_xbar_mux_001|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \width_adapter|width_adapter|data_reg\(24),
	datab => \cpu|d_writedata\(24),
	datac => \cmd_xbar_mux_001|src_data\(38),
	datad => \cmd_xbar_mux_001|saved_grant\(0),
	combout => \width_adapter|width_adapter|out_data\(24));

-- Location: LCCOMB_X24_Y19_N18
\width_adapter|width_adapter|ShiftLeft2~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|ShiftLeft2~8_combout\ = (\cmd_xbar_mux_001|saved_grant\(0) & (\cmd_xbar_mux_001|src_data\(38) & \cpu|d_writedata\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cmd_xbar_mux_001|saved_grant\(0),
	datac => \cmd_xbar_mux_001|src_data\(38),
	datad => \cpu|d_writedata\(9),
	combout => \width_adapter|width_adapter|ShiftLeft2~8_combout\);

-- Location: LCCOMB_X24_Y18_N14
\cpu|Equal2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Equal2~3_combout\ = (!\cpu|D_iw\(3) & (!\cpu|D_iw\(1) & (!\cpu|D_iw\(4) & !\cpu|D_iw\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(3),
	datab => \cpu|D_iw\(1),
	datac => \cpu|D_iw\(4),
	datad => \cpu|D_iw\(0),
	combout => \cpu|Equal2~3_combout\);

-- Location: LCCOMB_X24_Y18_N16
\cpu|Equal2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Equal2~0_combout\ = (\cpu|D_iw\(3) & (\cpu|D_iw\(1) & (\cpu|D_iw\(4) & !\cpu|D_iw\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(3),
	datab => \cpu|D_iw\(1),
	datac => \cpu|D_iw\(4),
	datad => \cpu|D_iw\(0),
	combout => \cpu|Equal2~0_combout\);

-- Location: LCCOMB_X27_Y15_N18
\cpu|D_ctrl_br_cmp~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_br_cmp~0_combout\ = (\cpu|D_iw\(5) & ((\cpu|Equal2~3_combout\) # ((\cpu|Equal101~0_combout\ & \cpu|Equal2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Equal101~0_combout\,
	datab => \cpu|Equal2~3_combout\,
	datac => \cpu|D_iw\(5),
	datad => \cpu|Equal2~0_combout\,
	combout => \cpu|D_ctrl_br_cmp~0_combout\);

-- Location: LCCOMB_X27_Y15_N8
\cpu|D_ctrl_br_cmp~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_br_cmp~2_combout\ = (\cpu|R_ctrl_br_nxt~0_combout\) # ((!\cpu|D_iw\(2) & ((\cpu|D_ctrl_br_cmp~1_combout\) # (\cpu|D_ctrl_br_cmp~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_ctrl_br_cmp~1_combout\,
	datab => \cpu|D_iw\(2),
	datac => \cpu|R_ctrl_br_nxt~0_combout\,
	datad => \cpu|D_ctrl_br_cmp~0_combout\,
	combout => \cpu|D_ctrl_br_cmp~2_combout\);

-- Location: LCFF_X27_Y15_N9
\cpu|R_ctrl_br_cmp\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|D_ctrl_br_cmp~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|R_ctrl_br_cmp~regout\);

-- Location: LCCOMB_X29_Y18_N26
\cpu|E_alu_result~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result~36_combout\ = (\cpu|R_ctrl_rdctl_inst~regout\) # (\cpu|R_ctrl_br_cmp~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|R_ctrl_rdctl_inst~regout\,
	datad => \cpu|R_ctrl_br_cmp~regout\,
	combout => \cpu|E_alu_result~36_combout\);

-- Location: LCCOMB_X25_Y18_N4
\cpu|D_ctrl_ld~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_ld~4_combout\ = (\cpu|D_iw\(0) & (\cpu|D_iw\(1) & ((\cpu|D_iw\(2)) # (!\cpu|D_iw\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(0),
	datab => \cpu|D_iw\(1),
	datac => \cpu|D_iw\(2),
	datad => \cpu|D_iw\(4),
	combout => \cpu|D_ctrl_ld~4_combout\);

-- Location: LCFF_X25_Y18_N5
\cpu|R_ctrl_ld\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|D_ctrl_ld~4_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|R_ctrl_ld~regout\);

-- Location: LCCOMB_X25_Y16_N0
\cpu|W_rf_wr_data[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_rf_wr_data[2]~2_combout\ = (\cpu|R_ctrl_ld~regout\ & (\cpu|av_ld_byte0_data\(2))) # (!\cpu|R_ctrl_ld~regout\ & (((\cpu|W_alu_result\(2) & !\cpu|E_alu_result~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|av_ld_byte0_data\(2),
	datab => \cpu|W_alu_result\(2),
	datac => \cpu|E_alu_result~36_combout\,
	datad => \cpu|R_ctrl_ld~regout\,
	combout => \cpu|W_rf_wr_data[2]~2_combout\);

-- Location: LCFF_X32_Y19_N1
\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][109]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~8_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][109]~regout\);

-- Location: LCCOMB_X32_Y19_N0
\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~8_combout\ = 
-- (\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][109]~regout\)) # 
-- (!\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & ((\cmd_xbar_mux_001|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][109]~regout\,
	datad => \cmd_xbar_mux_001|saved_grant\(1),
	combout => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~8_combout\);

-- Location: LCFF_X31_Y19_N15
\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][109]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~8_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][109]~regout\);

-- Location: LCCOMB_X27_Y19_N8
\rsp_xbar_mux|src_payload~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux|src_payload~20_combout\ = (\memory_s1_translator|memory_s1_translator|read_latency_shift_reg\(0) & 
-- (!\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][109]~regout\ & \width_adapter_001|width_adapter_001|out_data\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_s1_translator|memory_s1_translator|read_latency_shift_reg\(0),
	datac => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][109]~regout\,
	datad => \width_adapter_001|width_adapter_001|out_data\(15),
	combout => \rsp_xbar_mux|src_payload~20_combout\);

-- Location: LCCOMB_X28_Y19_N20
\cpu|av_ld_byte1_data[7]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte1_data[7]~1_combout\ = (\cpu|av_ld_aligning_data~regout\ & (\cpu|av_fill_bit~1_combout\)) # (!\cpu|av_ld_aligning_data~regout\ & ((\rsp_xbar_mux|src_payload~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|av_ld_aligning_data~regout\,
	datab => \cpu|av_fill_bit~1_combout\,
	datad => \rsp_xbar_mux|src_payload~20_combout\,
	combout => \cpu|av_ld_byte1_data[7]~1_combout\);

-- Location: LCCOMB_X31_Y19_N22
\rsp_xbar_demux_001|src0_valid\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_demux_001|src0_valid~combout\ = (!\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][109]~regout\ & 
-- \memory_s1_translator|memory_s1_translator|read_latency_shift_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][109]~regout\,
	datad => \memory_s1_translator|memory_s1_translator|read_latency_shift_reg\(0),
	combout => \rsp_xbar_demux_001|src0_valid~combout\);

-- Location: LCCOMB_X31_Y19_N16
\cpu|F_valid~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|F_valid~0_combout\ = (!\cpu|i_read~regout\ & \cpu_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|i_read~regout\,
	datad => \cpu_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\,
	combout => \cpu|F_valid~0_combout\);

-- Location: LCFF_X31_Y19_N17
\cpu|D_valid\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|F_valid~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|D_valid~regout\);

-- Location: LCFF_X31_Y19_N23
\cpu|R_valid\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \cpu|D_valid~regout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|R_valid~regout\);

-- Location: LCFF_X30_Y19_N5
\cpu|E_new_inst\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \cpu|R_valid~regout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_new_inst~regout\);

-- Location: LCCOMB_X25_Y16_N16
\cpu|D_ctrl_st~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_st~0_combout\ = (\cpu|D_iw\(2) & (\cpu|D_iw\(0) & !\cpu|D_iw\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|D_iw\(2),
	datac => \cpu|D_iw\(0),
	datad => \cpu|D_iw\(1),
	combout => \cpu|D_ctrl_st~0_combout\);

-- Location: LCFF_X25_Y16_N17
\cpu|R_ctrl_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|D_ctrl_st~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|R_ctrl_st~regout\);

-- Location: LCFF_X29_Y20_N3
\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~8_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][17]~regout\);

-- Location: LCFF_X31_Y20_N7
\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]~regout\);

-- Location: LCCOMB_X25_Y16_N10
\cpu|D_ctrl_jmp_direct~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_jmp_direct~0_combout\ = (\cpu|Equal132~0_combout\ & (!\cpu|D_iw\(5) & (!\cpu|D_iw\(2) & !\cpu|D_iw\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Equal132~0_combout\,
	datab => \cpu|D_iw\(5),
	datac => \cpu|D_iw\(2),
	datad => \cpu|D_iw\(1),
	combout => \cpu|D_ctrl_jmp_direct~0_combout\);

-- Location: LCFF_X25_Y15_N5
\cpu|R_ctrl_jmp_direct\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \cpu|D_ctrl_jmp_direct~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|R_ctrl_jmp_direct~regout\);

-- Location: LCCOMB_X23_Y18_N24
\width_adapter|width_adapter|byteen_reg~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|byteen_reg~0_combout\ = (!\cmd_xbar_mux_001|src_payload\(0) & ((\width_adapter|width_adapter|byteen_reg\(7)) # ((\cmd_xbar_mux_001|src_data\(38) & \width_adapter|width_adapter|out_byteen_field~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|src_data\(38),
	datab => \width_adapter|width_adapter|out_byteen_field~0_combout\,
	datac => \width_adapter|width_adapter|byteen_reg\(7),
	datad => \cmd_xbar_mux_001|src_payload\(0),
	combout => \width_adapter|width_adapter|byteen_reg~0_combout\);

-- Location: LCFF_X23_Y18_N25
\width_adapter|width_adapter|byteen_reg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \width_adapter|width_adapter|byteen_reg~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \width_adapter|width_adapter|always8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter|width_adapter|byteen_reg\(7));

-- Location: LCCOMB_X23_Y18_N28
\width_adapter|width_adapter|out_byteen_field~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|out_byteen_field~1_combout\ = (\width_adapter|width_adapter|byteen_reg\(7)) # ((\width_adapter|width_adapter|out_byteen_field~0_combout\ & \cmd_xbar_mux_001|src_data\(38)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \width_adapter|width_adapter|out_byteen_field~0_combout\,
	datac => \width_adapter|width_adapter|byteen_reg\(7),
	datad => \cmd_xbar_mux_001|src_data\(38),
	combout => \width_adapter|width_adapter|out_byteen_field~1_combout\);

-- Location: LCCOMB_X31_Y19_N26
\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = 
-- (\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]~regout\)) # 
-- (!\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & ((\width_adapter|width_adapter|out_byteen_field~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]~regout\,
	datab => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \width_adapter|width_adapter|out_byteen_field~1_combout\,
	combout => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: LCFF_X31_Y19_N7
\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]~regout\);

-- Location: LCCOMB_X20_Y17_N28
\width_adapter|width_adapter|data_reg~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|data_reg~92_combout\ = (\width_adapter|width_adapter|out_data\(28) & (!\cmd_xbar_mux_001|saved_grant\(1) & !\cmd_xbar_mux_001|saved_grant\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \width_adapter|width_adapter|out_data\(28),
	datab => \cmd_xbar_mux_001|saved_grant\(1),
	datad => \cmd_xbar_mux_001|saved_grant\(0),
	combout => \width_adapter|width_adapter|data_reg~92_combout\);

-- Location: LCFF_X20_Y17_N29
\width_adapter|width_adapter|data_reg[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \width_adapter|width_adapter|data_reg~92_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \width_adapter|width_adapter|always8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter|width_adapter|data_reg\(28));

-- Location: LCCOMB_X20_Y17_N10
\width_adapter|width_adapter|out_data[28]\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|out_data\(28) = (\width_adapter|width_adapter|data_reg\(28)) # ((\cpu|d_writedata\(28) & (!\cmd_xbar_mux_001|src_data\(38) & \cmd_xbar_mux_001|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|d_writedata\(28),
	datab => \cmd_xbar_mux_001|src_data\(38),
	datac => \width_adapter|width_adapter|data_reg\(28),
	datad => \cmd_xbar_mux_001|saved_grant\(0),
	combout => \width_adapter|width_adapter|out_data\(28));

-- Location: LCCOMB_X24_Y17_N4
\width_adapter|width_adapter|ShiftLeft2~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|ShiftLeft2~24_combout\ = (\cpu|d_writedata\(17) & (\cmd_xbar_mux_001|src_data\(38) & \cmd_xbar_mux_001|saved_grant\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|d_writedata\(17),
	datac => \cmd_xbar_mux_001|src_data\(38),
	datad => \cmd_xbar_mux_001|saved_grant\(0),
	combout => \width_adapter|width_adapter|ShiftLeft2~24_combout\);

-- Location: LCCOMB_X28_Y18_N20
\cpu|W_alu_result[5]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_alu_result[5]~11_combout\ = (\cpu|R_ctrl_logic~regout\ & (\cpu|E_logic_result[5]~11_combout\)) # (!\cpu|R_ctrl_logic~regout\ & ((\cpu|E_arith_result[5]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_logic_result[5]~11_combout\,
	datab => \cpu|R_ctrl_logic~regout\,
	datad => \cpu|E_arith_result[5]~2_combout\,
	combout => \cpu|W_alu_result[5]~11_combout\);

-- Location: LCCOMB_X21_Y18_N18
\width_adapter|width_adapter|ShiftLeft2~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|ShiftLeft2~11_combout\ = (\cpu|d_writedata\(11) & (\cmd_xbar_mux_001|saved_grant\(0) & \cmd_xbar_mux_001|src_data\(38)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|d_writedata\(11),
	datac => \cmd_xbar_mux_001|saved_grant\(0),
	datad => \cmd_xbar_mux_001|src_data\(38),
	combout => \width_adapter|width_adapter|ShiftLeft2~11_combout\);

-- Location: LCCOMB_X27_Y19_N14
\rsp_xbar_mux|src_payload~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux|src_payload~22_combout\ = (\memory_s1_translator|memory_s1_translator|read_latency_shift_reg\(0) & 
-- (!\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][109]~regout\ & \width_adapter_001|width_adapter_001|out_data\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_s1_translator|memory_s1_translator|read_latency_shift_reg\(0),
	datac => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][109]~regout\,
	datad => \width_adapter_001|width_adapter_001|out_data\(14),
	combout => \rsp_xbar_mux|src_payload~22_combout\);

-- Location: LCCOMB_X28_Y19_N18
\cpu|av_ld_byte1_data[6]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte1_data[6]~2_combout\ = (\cpu|av_ld_aligning_data~regout\ & (\cpu|av_fill_bit~1_combout\)) # (!\cpu|av_ld_aligning_data~regout\ & ((\rsp_xbar_mux|src_payload~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|av_ld_aligning_data~regout\,
	datab => \cpu|av_fill_bit~1_combout\,
	datad => \rsp_xbar_mux|src_payload~22_combout\,
	combout => \cpu|av_ld_byte1_data[6]~2_combout\);

-- Location: LCCOMB_X27_Y20_N28
\rsp_xbar_mux|src_payload~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux|src_payload~26_combout\ = (!\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][109]~regout\ & 
-- (\memory_s1_translator|memory_s1_translator|read_latency_shift_reg\(0) & \width_adapter_001|width_adapter_001|out_data\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][109]~regout\,
	datac => \memory_s1_translator|memory_s1_translator|read_latency_shift_reg\(0),
	datad => \width_adapter_001|width_adapter_001|out_data\(22),
	combout => \rsp_xbar_mux|src_payload~26_combout\);

-- Location: LCCOMB_X27_Y20_N18
\cpu|av_ld_byte2_data[6]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte2_data[6]~2_combout\ = (\cpu|av_ld_aligning_data~regout\ & (\cpu|av_fill_bit~1_combout\)) # (!\cpu|av_ld_aligning_data~regout\ & ((\rsp_xbar_mux|src_payload~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|av_fill_bit~1_combout\,
	datab => \cpu|av_ld_aligning_data~regout\,
	datad => \rsp_xbar_mux|src_payload~26_combout\,
	combout => \cpu|av_ld_byte2_data[6]~2_combout\);

-- Location: LCCOMB_X20_Y17_N4
\width_adapter|width_adapter|ShiftLeft2~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|ShiftLeft2~28_combout\ = (\cpu|d_writedata\(28) & (\cmd_xbar_mux_001|src_data\(38) & \cmd_xbar_mux_001|saved_grant\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|d_writedata\(28),
	datab => \cmd_xbar_mux_001|src_data\(38),
	datad => \cmd_xbar_mux_001|saved_grant\(0),
	combout => \width_adapter|width_adapter|ShiftLeft2~28_combout\);

-- Location: LCCOMB_X20_Y18_N2
\width_adapter|width_adapter|ShiftLeft2~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|ShiftLeft2~29_combout\ = (\cmd_xbar_mux_001|saved_grant\(0) & (\cpu|d_writedata\(29) & \cmd_xbar_mux_001|src_data\(38)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|saved_grant\(0),
	datab => \cpu|d_writedata\(29),
	datad => \cmd_xbar_mux_001|src_data\(38),
	combout => \width_adapter|width_adapter|ShiftLeft2~29_combout\);

-- Location: LCCOMB_X33_Y16_N12
\uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[1]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[1]~9_combout\ = (\uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(2)) # (\uart|the_HostSystem_uart_rx|do_start_rx~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(2),
	datac => \uart|the_HostSystem_uart_rx|do_start_rx~regout\,
	combout => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[1]~9_combout\);

-- Location: PIN_C25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\serial_rxd~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_serial_rxd,
	combout => \serial_rxd~combout\);

-- Location: LCFF_X35_Y16_N25
\uart|the_HostSystem_uart_rx|the_altera_std_synchronizer|din_s1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \serial_rxd~combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_rx|the_altera_std_synchronizer|din_s1~regout\);

-- Location: LCFF_X34_Y16_N3
\uart|the_HostSystem_uart_rx|the_altera_std_synchronizer|dreg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \uart|the_HostSystem_uart_rx|the_altera_std_synchronizer|din_s1~regout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_rx|the_altera_std_synchronizer|dreg\(0));

-- Location: LCCOMB_X34_Y16_N28
\uart|the_HostSystem_uart_rx|delayed_unxsync_rxdxx1~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_rx|delayed_unxsync_rxdxx1~feeder_combout\ = \uart|the_HostSystem_uart_rx|the_altera_std_synchronizer|dreg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart|the_HostSystem_uart_rx|the_altera_std_synchronizer|dreg\(0),
	combout => \uart|the_HostSystem_uart_rx|delayed_unxsync_rxdxx1~feeder_combout\);

-- Location: LCFF_X34_Y16_N29
\uart|the_HostSystem_uart_rx|delayed_unxsync_rxdxx1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_rx|delayed_unxsync_rxdxx1~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_rx|delayed_unxsync_rxdxx1~regout\);

-- Location: LCCOMB_X35_Y16_N16
\uart|the_HostSystem_uart_rx|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_rx|Add0~4_combout\ = (\uart|the_HostSystem_uart_rx|baud_rate_counter\(2) & ((GND) # (!\uart|the_HostSystem_uart_rx|Add0~3\))) # (!\uart|the_HostSystem_uart_rx|baud_rate_counter\(2) & (\uart|the_HostSystem_uart_rx|Add0~3\ $ 
-- (GND)))
-- \uart|the_HostSystem_uart_rx|Add0~5\ = CARRY((\uart|the_HostSystem_uart_rx|baud_rate_counter\(2)) # (!\uart|the_HostSystem_uart_rx|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart|the_HostSystem_uart_rx|baud_rate_counter\(2),
	datad => VCC,
	cin => \uart|the_HostSystem_uart_rx|Add0~3\,
	combout => \uart|the_HostSystem_uart_rx|Add0~4_combout\,
	cout => \uart|the_HostSystem_uart_rx|Add0~5\);

-- Location: LCCOMB_X35_Y16_N18
\uart|the_HostSystem_uart_rx|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_rx|Add0~6_combout\ = (\uart|the_HostSystem_uart_rx|baud_rate_counter\(3) & (\uart|the_HostSystem_uart_rx|Add0~5\ & VCC)) # (!\uart|the_HostSystem_uart_rx|baud_rate_counter\(3) & (!\uart|the_HostSystem_uart_rx|Add0~5\))
-- \uart|the_HostSystem_uart_rx|Add0~7\ = CARRY((!\uart|the_HostSystem_uart_rx|baud_rate_counter\(3) & !\uart|the_HostSystem_uart_rx|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart|the_HostSystem_uart_rx|baud_rate_counter\(3),
	datad => VCC,
	cin => \uart|the_HostSystem_uart_rx|Add0~5\,
	combout => \uart|the_HostSystem_uart_rx|Add0~6_combout\,
	cout => \uart|the_HostSystem_uart_rx|Add0~7\);

-- Location: LCCOMB_X34_Y16_N16
\uart|the_HostSystem_uart_rx|baud_rate_counter~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_rx|baud_rate_counter~4_combout\ = (\uart|the_HostSystem_uart_rx|rxd_edge~combout\) # ((\uart|the_HostSystem_uart_rx|Add0~6_combout\) # ((\uart|the_HostSystem_uart_rx|Equal0~1_combout\ & 
-- \uart|the_HostSystem_uart_rx|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_rx|rxd_edge~combout\,
	datab => \uart|the_HostSystem_uart_rx|Add0~6_combout\,
	datac => \uart|the_HostSystem_uart_rx|Equal0~1_combout\,
	datad => \uart|the_HostSystem_uart_rx|Equal0~0_combout\,
	combout => \uart|the_HostSystem_uart_rx|baud_rate_counter~4_combout\);

-- Location: LCFF_X34_Y16_N17
\uart|the_HostSystem_uart_rx|baud_rate_counter[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_rx|baud_rate_counter~4_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_rx|baud_rate_counter\(3));

-- Location: LCCOMB_X35_Y16_N20
\uart|the_HostSystem_uart_rx|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_rx|Add0~8_combout\ = (\uart|the_HostSystem_uart_rx|baud_rate_counter\(4) & ((GND) # (!\uart|the_HostSystem_uart_rx|Add0~7\))) # (!\uart|the_HostSystem_uart_rx|baud_rate_counter\(4) & (\uart|the_HostSystem_uart_rx|Add0~7\ $ 
-- (GND)))
-- \uart|the_HostSystem_uart_rx|Add0~9\ = CARRY((\uart|the_HostSystem_uart_rx|baud_rate_counter\(4)) # (!\uart|the_HostSystem_uart_rx|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart|the_HostSystem_uart_rx|baud_rate_counter\(4),
	datad => VCC,
	cin => \uart|the_HostSystem_uart_rx|Add0~7\,
	combout => \uart|the_HostSystem_uart_rx|Add0~8_combout\,
	cout => \uart|the_HostSystem_uart_rx|Add0~9\);

-- Location: LCCOMB_X35_Y16_N4
\uart|the_HostSystem_uart_rx|baud_rate_counter~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_rx|baud_rate_counter~3_combout\ = (!\uart|the_HostSystem_uart_rx|rxd_edge~combout\ & ((\uart|the_HostSystem_uart_rx|Add0~8_combout\) # ((\uart|the_HostSystem_uart_rx|Equal0~1_combout\ & 
-- \uart|the_HostSystem_uart_rx|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_rx|rxd_edge~combout\,
	datab => \uart|the_HostSystem_uart_rx|Equal0~1_combout\,
	datac => \uart|the_HostSystem_uart_rx|Add0~8_combout\,
	datad => \uart|the_HostSystem_uart_rx|Equal0~0_combout\,
	combout => \uart|the_HostSystem_uart_rx|baud_rate_counter~3_combout\);

-- Location: LCFF_X35_Y16_N5
\uart|the_HostSystem_uart_rx|baud_rate_counter[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_rx|baud_rate_counter~3_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_rx|baud_rate_counter\(4));

-- Location: LCCOMB_X35_Y16_N22
\uart|the_HostSystem_uart_rx|Add0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_rx|Add0~10_combout\ = (\uart|the_HostSystem_uart_rx|baud_rate_counter\(5) & (\uart|the_HostSystem_uart_rx|Add0~9\ & VCC)) # (!\uart|the_HostSystem_uart_rx|baud_rate_counter\(5) & (!\uart|the_HostSystem_uart_rx|Add0~9\))
-- \uart|the_HostSystem_uart_rx|Add0~11\ = CARRY((!\uart|the_HostSystem_uart_rx|baud_rate_counter\(5) & !\uart|the_HostSystem_uart_rx|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart|the_HostSystem_uart_rx|baud_rate_counter\(5),
	datad => VCC,
	cin => \uart|the_HostSystem_uart_rx|Add0~9\,
	combout => \uart|the_HostSystem_uart_rx|Add0~10_combout\,
	cout => \uart|the_HostSystem_uart_rx|Add0~11\);

-- Location: LCCOMB_X35_Y16_N2
\uart|the_HostSystem_uart_rx|baud_rate_counter~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_rx|baud_rate_counter~2_combout\ = (\uart|the_HostSystem_uart_rx|rxd_edge~combout\) # ((\uart|the_HostSystem_uart_rx|Add0~10_combout\ & ((!\uart|the_HostSystem_uart_rx|Equal0~0_combout\) # 
-- (!\uart|the_HostSystem_uart_rx|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_rx|rxd_edge~combout\,
	datab => \uart|the_HostSystem_uart_rx|Add0~10_combout\,
	datac => \uart|the_HostSystem_uart_rx|Equal0~1_combout\,
	datad => \uart|the_HostSystem_uart_rx|Equal0~0_combout\,
	combout => \uart|the_HostSystem_uart_rx|baud_rate_counter~2_combout\);

-- Location: LCFF_X35_Y16_N3
\uart|the_HostSystem_uart_rx|baud_rate_counter[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_rx|baud_rate_counter~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_rx|baud_rate_counter\(5));

-- Location: LCCOMB_X35_Y16_N26
\uart|the_HostSystem_uart_rx|Add0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_rx|Add0~14_combout\ = \uart|the_HostSystem_uart_rx|baud_rate_counter\(7) $ (!\uart|the_HostSystem_uart_rx|Add0~13\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart|the_HostSystem_uart_rx|baud_rate_counter\(7),
	cin => \uart|the_HostSystem_uart_rx|Add0~13\,
	combout => \uart|the_HostSystem_uart_rx|Add0~14_combout\);

-- Location: LCCOMB_X35_Y16_N8
\uart|the_HostSystem_uart_rx|baud_rate_counter~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_rx|baud_rate_counter~0_combout\ = (!\uart|the_HostSystem_uart_rx|rxd_edge~combout\ & ((\uart|the_HostSystem_uart_rx|Add0~14_combout\) # ((\uart|the_HostSystem_uart_rx|Equal0~1_combout\ & 
-- \uart|the_HostSystem_uart_rx|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_rx|rxd_edge~combout\,
	datab => \uart|the_HostSystem_uart_rx|Add0~14_combout\,
	datac => \uart|the_HostSystem_uart_rx|Equal0~1_combout\,
	datad => \uart|the_HostSystem_uart_rx|Equal0~0_combout\,
	combout => \uart|the_HostSystem_uart_rx|baud_rate_counter~0_combout\);

-- Location: LCFF_X35_Y16_N9
\uart|the_HostSystem_uart_rx|baud_rate_counter[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_rx|baud_rate_counter~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_rx|baud_rate_counter\(7));

-- Location: LCCOMB_X35_Y16_N30
\uart|the_HostSystem_uart_rx|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_rx|Equal0~0_combout\ = (!\uart|the_HostSystem_uart_rx|baud_rate_counter\(6) & (!\uart|the_HostSystem_uart_rx|baud_rate_counter\(7) & (!\uart|the_HostSystem_uart_rx|baud_rate_counter\(4) & 
-- !\uart|the_HostSystem_uart_rx|baud_rate_counter\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_rx|baud_rate_counter\(6),
	datab => \uart|the_HostSystem_uart_rx|baud_rate_counter\(7),
	datac => \uart|the_HostSystem_uart_rx|baud_rate_counter\(4),
	datad => \uart|the_HostSystem_uart_rx|baud_rate_counter\(5),
	combout => \uart|the_HostSystem_uart_rx|Equal0~0_combout\);

-- Location: LCCOMB_X34_Y16_N14
\uart|the_HostSystem_uart_rx|rxd_edge\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_rx|rxd_edge~combout\ = \uart|the_HostSystem_uart_rx|the_altera_std_synchronizer|dreg\(0) $ (\uart|the_HostSystem_uart_rx|delayed_unxsync_rxdxx1~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart|the_HostSystem_uart_rx|the_altera_std_synchronizer|dreg\(0),
	datad => \uart|the_HostSystem_uart_rx|delayed_unxsync_rxdxx1~regout\,
	combout => \uart|the_HostSystem_uart_rx|rxd_edge~combout\);

-- Location: LCCOMB_X35_Y16_N0
\uart|the_HostSystem_uart_rx|baud_rate_counter~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_rx|baud_rate_counter~7_combout\ = (!\uart|the_HostSystem_uart_rx|rxd_edge~combout\ & ((\uart|the_HostSystem_uart_rx|Add0~0_combout\) # ((\uart|the_HostSystem_uart_rx|Equal0~0_combout\ & 
-- \uart|the_HostSystem_uart_rx|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_rx|Add0~0_combout\,
	datab => \uart|the_HostSystem_uart_rx|Equal0~0_combout\,
	datac => \uart|the_HostSystem_uart_rx|Equal0~1_combout\,
	datad => \uart|the_HostSystem_uart_rx|rxd_edge~combout\,
	combout => \uart|the_HostSystem_uart_rx|baud_rate_counter~7_combout\);

-- Location: LCFF_X35_Y16_N1
\uart|the_HostSystem_uart_rx|baud_rate_counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_rx|baud_rate_counter~7_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_rx|baud_rate_counter\(0));

-- Location: LCCOMB_X35_Y16_N28
\uart|the_HostSystem_uart_rx|baud_rate_counter~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_rx|baud_rate_counter~5_combout\ = (\uart|the_HostSystem_uart_rx|rxd_edge~combout\) # ((\uart|the_HostSystem_uart_rx|Add0~4_combout\ & ((!\uart|the_HostSystem_uart_rx|Equal0~0_combout\) # 
-- (!\uart|the_HostSystem_uart_rx|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_rx|rxd_edge~combout\,
	datab => \uart|the_HostSystem_uart_rx|Equal0~1_combout\,
	datac => \uart|the_HostSystem_uart_rx|Add0~4_combout\,
	datad => \uart|the_HostSystem_uart_rx|Equal0~0_combout\,
	combout => \uart|the_HostSystem_uart_rx|baud_rate_counter~5_combout\);

-- Location: LCFF_X35_Y16_N29
\uart|the_HostSystem_uart_rx|baud_rate_counter[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_rx|baud_rate_counter~5_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_rx|baud_rate_counter\(2));

-- Location: LCCOMB_X35_Y16_N10
\uart|the_HostSystem_uart_rx|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_rx|Equal0~1_combout\ = (!\uart|the_HostSystem_uart_rx|baud_rate_counter\(1) & (!\uart|the_HostSystem_uart_rx|baud_rate_counter\(2) & (!\uart|the_HostSystem_uart_rx|baud_rate_counter\(3) & 
-- !\uart|the_HostSystem_uart_rx|baud_rate_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_rx|baud_rate_counter\(1),
	datab => \uart|the_HostSystem_uart_rx|baud_rate_counter\(2),
	datac => \uart|the_HostSystem_uart_rx|baud_rate_counter\(3),
	datad => \uart|the_HostSystem_uart_rx|baud_rate_counter\(0),
	combout => \uart|the_HostSystem_uart_rx|Equal0~1_combout\);

-- Location: LCCOMB_X34_Y16_N4
\uart|the_HostSystem_uart_rx|baud_clk_en~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_rx|baud_clk_en~2_combout\ = (\uart|the_HostSystem_uart_rx|Equal0~1_combout\ & (\uart|the_HostSystem_uart_rx|Equal0~0_combout\ & (\uart|the_HostSystem_uart_rx|the_altera_std_synchronizer|dreg\(0) $ 
-- (!\uart|the_HostSystem_uart_rx|delayed_unxsync_rxdxx1~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_rx|the_altera_std_synchronizer|dreg\(0),
	datab => \uart|the_HostSystem_uart_rx|delayed_unxsync_rxdxx1~regout\,
	datac => \uart|the_HostSystem_uart_rx|Equal0~1_combout\,
	datad => \uart|the_HostSystem_uart_rx|Equal0~0_combout\,
	combout => \uart|the_HostSystem_uart_rx|baud_clk_en~2_combout\);

-- Location: LCFF_X34_Y16_N5
\uart|the_HostSystem_uart_rx|baud_clk_en\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_rx|baud_clk_en~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_rx|baud_clk_en~regout\);

-- Location: LCCOMB_X33_Y16_N22
\uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]~0_combout\ = (\uart|the_HostSystem_uart_rx|do_start_rx~regout\) # ((\uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(0) & 
-- \uart|the_HostSystem_uart_rx|baud_clk_en~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(0),
	datac => \uart|the_HostSystem_uart_rx|do_start_rx~regout\,
	datad => \uart|the_HostSystem_uart_rx|baud_clk_en~regout\,
	combout => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]~0_combout\);

-- Location: LCFF_X33_Y16_N13
\uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[1]~9_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(1));

-- Location: LCCOMB_X33_Y16_N2
\uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[0]~1_combout\ = (\uart|the_HostSystem_uart_rx|do_start_rx~regout\) # (\uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart|the_HostSystem_uart_rx|do_start_rx~regout\,
	datad => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(1),
	combout => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[0]~1_combout\);

-- Location: LCFF_X33_Y16_N3
\uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[0]~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(0));

-- Location: LCCOMB_X33_Y16_N16
\uart|the_HostSystem_uart_rx|always4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_rx|always4~0_combout\ = (!\uart|the_HostSystem_uart_rx|the_altera_std_synchronizer|dreg\(0) & (!\uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(0) & 
-- \uart|the_HostSystem_uart_rx|delayed_unxsync_rxdxx1~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_rx|the_altera_std_synchronizer|dreg\(0),
	datac => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(0),
	datad => \uart|the_HostSystem_uart_rx|delayed_unxsync_rxdxx1~regout\,
	combout => \uart|the_HostSystem_uart_rx|always4~0_combout\);

-- Location: LCFF_X33_Y16_N17
\uart|the_HostSystem_uart_rx|do_start_rx\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_rx|always4~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_rx|do_start_rx~regout\);

-- Location: LCCOMB_X33_Y16_N28
\uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[9]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[9]~2_combout\ = (\uart|the_HostSystem_uart_rx|do_start_rx~regout\) # (\uart|the_HostSystem_uart_rx|the_altera_std_synchronizer|dreg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart|the_HostSystem_uart_rx|do_start_rx~regout\,
	datad => \uart|the_HostSystem_uart_rx|the_altera_std_synchronizer|dreg\(0),
	combout => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[9]~2_combout\);

-- Location: LCFF_X33_Y16_N29
\uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[9]~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(9));

-- Location: LCCOMB_X33_Y16_N14
\uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[8]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[8]~3_combout\ = (\uart|the_HostSystem_uart_rx|do_start_rx~regout\) # (\uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart|the_HostSystem_uart_rx|do_start_rx~regout\,
	datad => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(9),
	combout => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[8]~3_combout\);

-- Location: LCFF_X33_Y16_N15
\uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[8]~3_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(8));

-- Location: LCCOMB_X32_Y16_N0
\uart|the_HostSystem_uart_rx|got_new_char\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_rx|got_new_char~combout\ = (\uart|the_HostSystem_uart_rx|delayed_unxrx_in_processxx3~regout\ & !\uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_rx|delayed_unxrx_in_processxx3~regout\,
	datad => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(0),
	combout => \uart|the_HostSystem_uart_rx|got_new_char~combout\);

-- Location: LCFF_X32_Y17_N5
\uart|the_HostSystem_uart_rx|rx_data[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(8),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \uart|the_HostSystem_uart_rx|got_new_char~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_rx|rx_data\(7));

-- Location: LCCOMB_X32_Y17_N4
\uart|the_HostSystem_uart_regs|selected_read_data~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_regs|selected_read_data~4_combout\ = (!\cpu|W_alu_result\(3) & (!\cpu|W_alu_result\(2) & (\uart|the_HostSystem_uart_rx|rx_data\(7) & !\cpu|W_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_alu_result\(3),
	datab => \cpu|W_alu_result\(2),
	datac => \uart|the_HostSystem_uart_rx|rx_data\(7),
	datad => \cpu|W_alu_result\(4),
	combout => \uart|the_HostSystem_uart_regs|selected_read_data~4_combout\);

-- Location: LCFF_X14_Y17_N7
\cpu|D_iw[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \width_adapter_001|width_adapter_001|out_data\(30),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|D_iw\(30));

-- Location: LCCOMB_X24_Y19_N30
\width_adapter|width_adapter|data_reg~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|data_reg~94_combout\ = (!\cmd_xbar_mux_001|saved_grant\(1) & (!\cmd_xbar_mux_001|saved_grant\(0) & \width_adapter|width_adapter|out_data\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|saved_grant\(1),
	datab => \cmd_xbar_mux_001|saved_grant\(0),
	datad => \width_adapter|width_adapter|out_data\(30),
	combout => \width_adapter|width_adapter|data_reg~94_combout\);

-- Location: LCFF_X24_Y19_N31
\width_adapter|width_adapter|data_reg[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \width_adapter|width_adapter|data_reg~94_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \width_adapter|width_adapter|always8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter|width_adapter|data_reg\(30));

-- Location: LCCOMB_X24_Y19_N0
\width_adapter|width_adapter|out_data[30]\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|out_data\(30) = (\width_adapter|width_adapter|data_reg\(30)) # ((\cpu|d_writedata\(30) & (!\cmd_xbar_mux_001|src_data\(38) & \cmd_xbar_mux_001|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|d_writedata\(30),
	datab => \cmd_xbar_mux_001|src_data\(38),
	datac => \cmd_xbar_mux_001|saved_grant\(0),
	datad => \width_adapter|width_adapter|data_reg\(30),
	combout => \width_adapter|width_adapter|out_data\(30));

-- Location: LCCOMB_X29_Y18_N22
\cpu|W_alu_result[3]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_alu_result[3]~1_combout\ = (\cpu|R_ctrl_logic~regout\ & (\cpu|E_logic_result[3]~1_combout\)) # (!\cpu|R_ctrl_logic~regout\ & ((\cpu|F_pc[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_logic_result[3]~1_combout\,
	datab => \cpu|R_ctrl_logic~regout\,
	datad => \cpu|F_pc[1]~0_combout\,
	combout => \cpu|W_alu_result[3]~1_combout\);

-- Location: LCCOMB_X29_Y19_N22
\cpu|E_shift_rot_result_nxt[4]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_result_nxt[4]~2_combout\ = (\cpu|R_ctrl_shift_rot_right~regout\ & (\cpu|E_shift_rot_result\(5))) # (!\cpu|R_ctrl_shift_rot_right~regout\ & ((\cpu|E_shift_rot_result\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_shift_rot_result\(5),
	datab => \cpu|R_ctrl_shift_rot_right~regout\,
	datad => \cpu|E_shift_rot_result\(3),
	combout => \cpu|E_shift_rot_result_nxt[4]~2_combout\);

-- Location: LCFF_X29_Y19_N23
\cpu|E_shift_rot_result[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_shift_rot_result_nxt[4]~2_combout\,
	sdata => \cpu|E_src1\(4),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_shift_rot_result\(4));

-- Location: LCFF_X24_Y14_N7
\cpu|d_writedata[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \cpu|d_writedata[30]~5_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|d_writedata\(14));

-- Location: LCCOMB_X22_Y18_N26
\width_adapter_002|width_adapter_002|out_data[14]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter_002|width_adapter_002|out_data[14]~2_combout\ = (\width_adapter_002|width_adapter_002|use_reg~regout\ & (\width_adapter_002|width_adapter_002|data_reg\(14))) # (!\width_adapter_002|width_adapter_002|use_reg~regout\ & 
-- ((\cpu|d_writedata\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \width_adapter_002|width_adapter_002|data_reg\(14),
	datab => \width_adapter_002|width_adapter_002|use_reg~regout\,
	datac => \cpu|d_writedata\(14),
	combout => \width_adapter_002|width_adapter_002|out_data[14]~2_combout\);

-- Location: LCCOMB_X25_Y14_N6
\cpu|d_writedata[13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|d_writedata[13]~feeder_combout\ = \cpu|d_writedata[29]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|d_writedata[29]~4_combout\,
	combout => \cpu|d_writedata[13]~feeder_combout\);

-- Location: LCFF_X25_Y14_N7
\cpu|d_writedata[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|d_writedata[13]~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|d_writedata\(13));

-- Location: LCCOMB_X22_Y18_N14
\width_adapter_002|width_adapter_002|out_data[13]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter_002|width_adapter_002|out_data[13]~0_combout\ = (\width_adapter_002|width_adapter_002|use_reg~regout\ & (\width_adapter_002|width_adapter_002|data_reg\(13))) # (!\width_adapter_002|width_adapter_002|use_reg~regout\ & 
-- ((\cpu|d_writedata\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \width_adapter_002|width_adapter_002|data_reg\(13),
	datac => \width_adapter_002|width_adapter_002|use_reg~regout\,
	datad => \cpu|d_writedata\(13),
	combout => \width_adapter_002|width_adapter_002|out_data[13]~0_combout\);

-- Location: LCCOMB_X30_Y20_N24
\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_read~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_read~0_combout\ = (\addr_router|Equal2~1_combout\ & 
-- (!\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\uart|the_HostSystem_uart_rx|rx_rd_strobe_onset~0_combout\ & 
-- \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|WideOr0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr_router|Equal2~1_combout\,
	datab => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \uart|the_HostSystem_uart_rx|rx_rd_strobe_onset~0_combout\,
	datad => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|WideOr0~1_combout\,
	combout => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_read~0_combout\);

-- Location: LCCOMB_X22_Y20_N4
\countbits_0|read_bus~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \countbits_0|read_bus~0_combout\ = (\width_adapter_002|width_adapter_002|out_data[15]~1_combout\) # 
-- ((!\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_read~0_combout\) # (!\width_adapter_002|width_adapter_002|out_data[13]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \width_adapter_002|width_adapter_002|out_data[15]~1_combout\,
	datac => \width_adapter_002|width_adapter_002|out_data[13]~0_combout\,
	datad => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_read~0_combout\,
	combout => \countbits_0|read_bus~0_combout\);

-- Location: LCCOMB_X22_Y17_N14
\countbits_0|contador_interno|Q_tmp[0]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \countbits_0|contador_interno|Q_tmp[0]~8_combout\ = \countbits_0|contador_interno|Q_tmp\(0) $ (VCC)
-- \countbits_0|contador_interno|Q_tmp[0]~9\ = CARRY(\countbits_0|contador_interno|Q_tmp\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \countbits_0|contador_interno|Q_tmp\(0),
	datad => VCC,
	combout => \countbits_0|contador_interno|Q_tmp[0]~8_combout\,
	cout => \countbits_0|contador_interno|Q_tmp[0]~9\);

-- Location: LCCOMB_X23_Y17_N22
\width_adapter_002|width_adapter_002|data_reg~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter_002|width_adapter_002|data_reg~12_combout\ = (\cpu|d_writedata\(16) & !\width_adapter_002|width_adapter_002|use_reg~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu|d_writedata\(16),
	datad => \width_adapter_002|width_adapter_002|use_reg~regout\,
	combout => \width_adapter_002|width_adapter_002|data_reg~12_combout\);

-- Location: LCCOMB_X30_Y18_N18
\width_adapter_002|width_adapter_002|data_reg[13]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter_002|width_adapter_002|data_reg[13]~0_combout\ = ((!\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|read_latency_shift_reg~0_combout\) # 
-- (!\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|WideOr0~1_combout\)))) # (!\width_adapter_002|width_adapter_002|use_reg~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \width_adapter_002|width_adapter_002|use_reg~regout\,
	datab => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|read_latency_shift_reg~0_combout\,
	datad => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|WideOr0~1_combout\,
	combout => \width_adapter_002|width_adapter_002|data_reg[13]~0_combout\);

-- Location: LCFF_X23_Y17_N23
\width_adapter_002|width_adapter_002|data_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \width_adapter_002|width_adapter_002|data_reg~12_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \width_adapter_002|width_adapter_002|data_reg[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter_002|width_adapter_002|data_reg\(0));

-- Location: LCCOMB_X23_Y17_N26
\width_adapter_002|width_adapter_002|out_data[0]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter_002|width_adapter_002|out_data[0]~8_combout\ = (\width_adapter_002|width_adapter_002|use_reg~regout\ & ((\width_adapter_002|width_adapter_002|data_reg\(0)))) # (!\width_adapter_002|width_adapter_002|use_reg~regout\ & (\cpu|d_writedata\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|d_writedata\(0),
	datab => \width_adapter_002|width_adapter_002|data_reg\(0),
	datad => \width_adapter_002|width_adapter_002|use_reg~regout\,
	combout => \width_adapter_002|width_adapter_002|out_data[0]~8_combout\);

-- Location: LCCOMB_X27_Y18_N16
\cpu|W_rf_wr_data[11]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_rf_wr_data[11]~11_combout\ = (\cpu|R_ctrl_ld~regout\ & (((\cpu|av_ld_byte1_data\(3))))) # (!\cpu|R_ctrl_ld~regout\ & (\cpu|W_alu_result\(11) & (!\cpu|E_alu_result~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_ctrl_ld~regout\,
	datab => \cpu|W_alu_result\(11),
	datac => \cpu|E_alu_result~36_combout\,
	datad => \cpu|av_ld_byte1_data\(3),
	combout => \cpu|W_rf_wr_data[11]~11_combout\);

-- Location: LCCOMB_X15_Y18_N24
\rsp_xbar_mux|src_payload~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux|src_payload~24_combout\ = (\memory_s1_translator|memory_s1_translator|read_latency_shift_reg\(0) & 
-- (!\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][109]~regout\ & \width_adapter_001|width_adapter_001|out_data\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_s1_translator|memory_s1_translator|read_latency_shift_reg\(0),
	datac => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][109]~regout\,
	datad => \width_adapter_001|width_adapter_001|out_data\(12),
	combout => \rsp_xbar_mux|src_payload~24_combout\);

-- Location: LCCOMB_X16_Y18_N16
\cpu|av_ld_byte1_data[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte1_data[4]~4_combout\ = (\cpu|av_ld_aligning_data~regout\ & (\cpu|av_fill_bit~1_combout\)) # (!\cpu|av_ld_aligning_data~regout\ & ((\rsp_xbar_mux|src_payload~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|av_fill_bit~1_combout\,
	datab => \cpu|av_ld_aligning_data~regout\,
	datad => \rsp_xbar_mux|src_payload~24_combout\,
	combout => \cpu|av_ld_byte1_data[4]~4_combout\);

-- Location: LCCOMB_X22_Y19_N30
\rsp_xbar_mux|src_payload~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux|src_payload~23_combout\ = (!\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][109]~regout\ & 
-- (\memory_s1_translator|memory_s1_translator|read_latency_shift_reg\(0) & \width_adapter_001|width_adapter_001|out_data\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][109]~regout\,
	datac => \memory_s1_translator|memory_s1_translator|read_latency_shift_reg\(0),
	datad => \width_adapter_001|width_adapter_001|out_data\(13),
	combout => \rsp_xbar_mux|src_payload~23_combout\);

-- Location: LCCOMB_X22_Y19_N4
\cpu|av_ld_byte1_data[5]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte1_data[5]~3_combout\ = (\cpu|av_ld_aligning_data~regout\ & (\cpu|av_fill_bit~1_combout\)) # (!\cpu|av_ld_aligning_data~regout\ & ((\rsp_xbar_mux|src_payload~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|av_ld_aligning_data~regout\,
	datab => \cpu|av_fill_bit~1_combout\,
	datad => \rsp_xbar_mux|src_payload~23_combout\,
	combout => \cpu|av_ld_byte1_data[5]~3_combout\);

-- Location: LCCOMB_X27_Y18_N6
\cpu|W_rf_wr_data[14]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_rf_wr_data[14]~8_combout\ = (\cpu|R_ctrl_ld~regout\ & (((\cpu|av_ld_byte1_data\(6))))) # (!\cpu|R_ctrl_ld~regout\ & (!\cpu|E_alu_result~36_combout\ & (\cpu|W_alu_result\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_alu_result~36_combout\,
	datab => \cpu|W_alu_result\(14),
	datac => \cpu|R_ctrl_ld~regout\,
	datad => \cpu|av_ld_byte1_data\(6),
	combout => \cpu|W_rf_wr_data[14]~8_combout\);

-- Location: LCCOMB_X27_Y12_N22
\cpu|W_rf_wr_data[15]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_rf_wr_data[15]~17_combout\ = (\cpu|R_ctrl_ld~regout\ & (((\cpu|av_ld_byte1_data\(7))))) # (!\cpu|R_ctrl_ld~regout\ & (\cpu|W_alu_result\(15) & ((!\cpu|E_alu_result~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_alu_result\(15),
	datab => \cpu|av_ld_byte1_data\(7),
	datac => \cpu|R_ctrl_ld~regout\,
	datad => \cpu|E_alu_result~36_combout\,
	combout => \cpu|W_rf_wr_data[15]~17_combout\);

-- Location: LCFF_X31_Y20_N13
\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][46]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~10_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][46]~regout\);

-- Location: LCCOMB_X31_Y20_N12
\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~10_combout\ = 
-- (\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][46]~regout\) # 
-- (!\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][46]~regout\,
	datad => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~10_combout\);

-- Location: LCCOMB_X31_Y20_N26
\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][40]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][40]~feeder_combout\ = 
-- \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~10_combout\,
	combout => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][40]~feeder_combout\);

-- Location: LCCOMB_X30_Y20_N2
\countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|read_latency_shift_reg~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|read_latency_shift_reg~1_combout\ = (\countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|read_latency_shift_reg~0_combout\ & 
-- \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_read~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|read_latency_shift_reg~0_combout\,
	datac => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_read~0_combout\,
	combout => \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|read_latency_shift_reg~1_combout\);

-- Location: LCFF_X30_Y20_N3
\countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|read_latency_shift_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|read_latency_shift_reg~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X31_Y20_N18
\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\ = 
-- ((\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]~regout\) # 
-- (\countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|read_latency_shift_reg\(0))) # 
-- (!\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datab => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]~regout\,
	datad => \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|read_latency_shift_reg\(0),
	combout => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\);

-- Location: LCFF_X31_Y20_N27
\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][40]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][40]~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][40]~regout\);

-- Location: LCCOMB_X31_Y20_N0
\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|comb~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|comb~0_combout\ = 
-- (\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]~regout\) # 
-- (\countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]~regout\,
	datad => \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|read_latency_shift_reg\(0),
	combout => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|comb~0_combout\);

-- Location: LCCOMB_X31_Y20_N30
\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base[1]~0_combout\ = 
-- (\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|comb~0_combout\ & 
-- (\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]~regout\ & 
-- (!\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][40]~regout\))) # 
-- (!\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|comb~0_combout\ & 
-- (((\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]~regout\,
	datab => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][40]~regout\,
	datac => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base\(1),
	datad => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|comb~0_combout\,
	combout => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base[1]~0_combout\);

-- Location: LCFF_X31_Y20_N31
\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base[1]~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base\(1));

-- Location: LCFF_X30_Y20_N7
\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]~regout\);

-- Location: LCCOMB_X30_Y20_N6
\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4_combout\ = 
-- (\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]~regout\)))) # 
-- (!\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\width_adapter_002|width_adapter_002|address_reg\(1) & 
-- (\width_adapter_002|width_adapter_002|use_reg~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \width_adapter_002|width_adapter_002|address_reg\(1),
	datab => \width_adapter_002|width_adapter_002|use_reg~regout\,
	datac => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]~regout\,
	datad => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4_combout\);

-- Location: LCFF_X31_Y20_N9
\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]~regout\);

-- Location: LCCOMB_X31_Y20_N4
\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ = 
-- (\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|comb~0_combout\ & 
-- (((\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]~regout\)))) # 
-- (!\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|comb~0_combout\ & 
-- ((\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset\(1)) # 
-- ((\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset\(1),
	datab => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base\(1),
	datac => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]~regout\,
	datad => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|comb~0_combout\,
	combout => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\);

-- Location: LCCOMB_X31_Y20_N2
\rsp_xbar_mux|src_payload~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux|src_payload~21_combout\ = (\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- ((\countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|read_latency_shift_reg\(0)) # 
-- ((\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datab => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]~regout\,
	datac => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datad => \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|read_latency_shift_reg\(0),
	combout => \rsp_xbar_mux|src_payload~21_combout\);

-- Location: LCCOMB_X28_Y20_N2
\rsp_xbar_mux|src_data[16]\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux|src_data\(16) = (\countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre\(0) & ((\rsp_xbar_mux|src_payload~21_combout\) # ((\rsp_xbar_demux_001|src0_valid~combout\ & 
-- \width_adapter_001|width_adapter_001|out_data\(16))))) # (!\countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre\(0) & (\rsp_xbar_demux_001|src0_valid~combout\ & 
-- ((\width_adapter_001|width_adapter_001|out_data\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre\(0),
	datab => \rsp_xbar_demux_001|src0_valid~combout\,
	datac => \rsp_xbar_mux|src_payload~21_combout\,
	datad => \width_adapter_001|width_adapter_001|out_data\(16),
	combout => \rsp_xbar_mux|src_data\(16));

-- Location: LCCOMB_X28_Y20_N10
\cpu|av_ld_byte2_data[0]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte2_data[0]~7_combout\ = (\cpu|av_ld_aligning_data~regout\ & (\cpu|av_fill_bit~1_combout\)) # (!\cpu|av_ld_aligning_data~regout\ & ((\rsp_xbar_mux|src_data\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|av_fill_bit~1_combout\,
	datab => \cpu|av_ld_aligning_data~regout\,
	datad => \rsp_xbar_mux|src_data\(16),
	combout => \cpu|av_ld_byte2_data[0]~7_combout\);

-- Location: LCCOMB_X25_Y16_N26
\cpu|D_ctrl_b_is_dst~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_b_is_dst~2_combout\ = (\cpu|D_iw\(2) & (\cpu|D_iw\(0) & \cpu|D_iw\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|D_iw\(2),
	datac => \cpu|D_iw\(0),
	datad => \cpu|D_iw\(1),
	combout => \cpu|D_ctrl_b_is_dst~2_combout\);

-- Location: LCFF_X25_Y16_N27
\cpu|R_ctrl_ld_signed\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|D_ctrl_b_is_dst~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|R_ctrl_ld_signed~regout\);

-- Location: LCCOMB_X14_Y17_N30
\cpu|av_ld_byte3_data_nxt~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte3_data_nxt~15_combout\ = (\countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre\(8) & ((\rsp_xbar_mux|src_payload~21_combout\) # ((\rsp_xbar_demux_001|src0_valid~combout\ & 
-- \width_adapter_001|width_adapter_001|out_data\(24))))) # (!\countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre\(8) & (\rsp_xbar_demux_001|src0_valid~combout\ & 
-- ((\width_adapter_001|width_adapter_001|out_data\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre\(8),
	datab => \rsp_xbar_demux_001|src0_valid~combout\,
	datac => \rsp_xbar_mux|src_payload~21_combout\,
	datad => \width_adapter_001|width_adapter_001|out_data\(24),
	combout => \cpu|av_ld_byte3_data_nxt~15_combout\);

-- Location: LCCOMB_X14_Y17_N8
\cpu|av_ld_byte3_data_nxt~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte3_data_nxt~19_combout\ = (\cpu|av_ld_aligning_data~regout\ & (\cpu|av_fill_bit~0_combout\ & (\cpu|R_ctrl_ld_signed~regout\))) # (!\cpu|av_ld_aligning_data~regout\ & (((\cpu|av_ld_byte3_data_nxt~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|av_fill_bit~0_combout\,
	datab => \cpu|R_ctrl_ld_signed~regout\,
	datac => \cpu|av_ld_aligning_data~regout\,
	datad => \cpu|av_ld_byte3_data_nxt~15_combout\,
	combout => \cpu|av_ld_byte3_data_nxt~19_combout\);

-- Location: LCCOMB_X28_Y14_N16
\cpu|Add2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add2~0_combout\ = (\cpu|E_src1\(0) & (\cpu|E_src2\(0) $ (VCC))) # (!\cpu|E_src1\(0) & (\cpu|E_src2\(0) & VCC))
-- \cpu|Add2~1\ = CARRY((\cpu|E_src1\(0) & \cpu|E_src2\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1\(0),
	datab => \cpu|E_src2\(0),
	datad => VCC,
	combout => \cpu|Add2~0_combout\,
	cout => \cpu|Add2~1\);

-- Location: LCCOMB_X28_Y20_N28
\rsp_xbar_mux|src_data[17]\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux|src_data\(17) = (\countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre\(1) & ((\rsp_xbar_mux|src_payload~21_combout\) # ((\rsp_xbar_demux_001|src0_valid~combout\ & 
-- \width_adapter_001|width_adapter_001|out_data\(17))))) # (!\countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre\(1) & (\rsp_xbar_demux_001|src0_valid~combout\ & 
-- ((\width_adapter_001|width_adapter_001|out_data\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre\(1),
	datab => \rsp_xbar_demux_001|src0_valid~combout\,
	datac => \rsp_xbar_mux|src_payload~21_combout\,
	datad => \width_adapter_001|width_adapter_001|out_data\(17),
	combout => \rsp_xbar_mux|src_data\(17));

-- Location: LCCOMB_X28_Y20_N0
\cpu|av_ld_byte2_data[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte2_data[1]~0_combout\ = (\cpu|av_ld_aligning_data~regout\ & (\cpu|av_fill_bit~1_combout\)) # (!\cpu|av_ld_aligning_data~regout\ & ((\rsp_xbar_mux|src_data\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|av_fill_bit~1_combout\,
	datab => \cpu|av_ld_aligning_data~regout\,
	datad => \rsp_xbar_mux|src_data\(17),
	combout => \cpu|av_ld_byte2_data[1]~0_combout\);

-- Location: LCCOMB_X14_Y17_N22
\cpu|av_ld_byte3_data_nxt~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte3_data_nxt~8_combout\ = (\countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre\(9) & ((\rsp_xbar_mux|src_payload~21_combout\) # ((\rsp_xbar_demux_001|src0_valid~combout\ & 
-- \width_adapter_001|width_adapter_001|out_data\(25))))) # (!\countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre\(9) & (\rsp_xbar_demux_001|src0_valid~combout\ & 
-- ((\width_adapter_001|width_adapter_001|out_data\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre\(9),
	datab => \rsp_xbar_demux_001|src0_valid~combout\,
	datac => \rsp_xbar_mux|src_payload~21_combout\,
	datad => \width_adapter_001|width_adapter_001|out_data\(25),
	combout => \cpu|av_ld_byte3_data_nxt~8_combout\);

-- Location: LCCOMB_X14_Y17_N16
\cpu|av_ld_byte3_data_nxt~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte3_data_nxt~16_combout\ = (\cpu|av_ld_aligning_data~regout\ & (\cpu|av_fill_bit~0_combout\ & (\cpu|R_ctrl_ld_signed~regout\))) # (!\cpu|av_ld_aligning_data~regout\ & (((\cpu|av_ld_byte3_data_nxt~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|av_fill_bit~0_combout\,
	datab => \cpu|R_ctrl_ld_signed~regout\,
	datac => \cpu|av_ld_aligning_data~regout\,
	datad => \cpu|av_ld_byte3_data_nxt~8_combout\,
	combout => \cpu|av_ld_byte3_data_nxt~16_combout\);

-- Location: LCFF_X14_Y17_N17
\cpu|av_ld_byte3_data[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|av_ld_byte3_data_nxt~16_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|av_ld_byte3_data\(1));

-- Location: LCFF_X28_Y20_N1
\cpu|av_ld_byte2_data[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|av_ld_byte2_data[1]~0_combout\,
	sdata => \cpu|av_ld_byte3_data\(1),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|av_ld_byte2_data\(1));

-- Location: LCCOMB_X27_Y12_N8
\cpu|W_rf_wr_data[17]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_rf_wr_data[17]~33_combout\ = (\cpu|R_ctrl_ld~regout\ & (((\cpu|av_ld_byte2_data\(1))))) # (!\cpu|R_ctrl_ld~regout\ & (\cpu|W_alu_result\(17) & ((!\cpu|E_alu_result~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_alu_result\(17),
	datab => \cpu|av_ld_byte2_data\(1),
	datac => \cpu|R_ctrl_ld~regout\,
	datad => \cpu|E_alu_result~36_combout\,
	combout => \cpu|W_rf_wr_data[17]~33_combout\);

-- Location: LCCOMB_X28_Y20_N12
\rsp_xbar_mux|src_data[18]\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux|src_data\(18) = (\countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre\(2) & ((\rsp_xbar_mux|src_payload~21_combout\) # ((\rsp_xbar_demux_001|src0_valid~combout\ & 
-- \width_adapter_001|width_adapter_001|out_data\(18))))) # (!\countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre\(2) & (\rsp_xbar_demux_001|src0_valid~combout\ & 
-- ((\width_adapter_001|width_adapter_001|out_data\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre\(2),
	datab => \rsp_xbar_demux_001|src0_valid~combout\,
	datac => \rsp_xbar_mux|src_payload~21_combout\,
	datad => \width_adapter_001|width_adapter_001|out_data\(18),
	combout => \rsp_xbar_mux|src_data\(18));

-- Location: LCCOMB_X28_Y20_N8
\cpu|av_ld_byte2_data[2]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte2_data[2]~6_combout\ = (\cpu|av_ld_aligning_data~regout\ & (\cpu|av_fill_bit~1_combout\)) # (!\cpu|av_ld_aligning_data~regout\ & ((\rsp_xbar_mux|src_data\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|av_fill_bit~1_combout\,
	datab => \cpu|av_ld_aligning_data~regout\,
	datad => \rsp_xbar_mux|src_data\(18),
	combout => \cpu|av_ld_byte2_data[2]~6_combout\);

-- Location: LCCOMB_X14_Y17_N20
\cpu|av_ld_byte3_data_nxt~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte3_data_nxt~14_combout\ = (\countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre\(10) & ((\rsp_xbar_mux|src_payload~21_combout\) # ((\rsp_xbar_demux_001|src0_valid~combout\ & 
-- \width_adapter_001|width_adapter_001|out_data\(26))))) # (!\countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre\(10) & (\rsp_xbar_demux_001|src0_valid~combout\ & 
-- ((\width_adapter_001|width_adapter_001|out_data\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre\(10),
	datab => \rsp_xbar_demux_001|src0_valid~combout\,
	datac => \rsp_xbar_mux|src_payload~21_combout\,
	datad => \width_adapter_001|width_adapter_001|out_data\(26),
	combout => \cpu|av_ld_byte3_data_nxt~14_combout\);

-- Location: LCCOMB_X14_Y17_N2
\cpu|av_ld_byte3_data_nxt~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte3_data_nxt~18_combout\ = (\cpu|av_ld_aligning_data~regout\ & (\cpu|R_ctrl_ld_signed~regout\ & ((\cpu|av_fill_bit~0_combout\)))) # (!\cpu|av_ld_aligning_data~regout\ & (((\cpu|av_ld_byte3_data_nxt~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|av_ld_aligning_data~regout\,
	datab => \cpu|R_ctrl_ld_signed~regout\,
	datac => \cpu|av_ld_byte3_data_nxt~14_combout\,
	datad => \cpu|av_fill_bit~0_combout\,
	combout => \cpu|av_ld_byte3_data_nxt~18_combout\);

-- Location: LCFF_X14_Y17_N3
\cpu|av_ld_byte3_data[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|av_ld_byte3_data_nxt~18_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|av_ld_byte3_data\(2));

-- Location: LCFF_X28_Y20_N9
\cpu|av_ld_byte2_data[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|av_ld_byte2_data[2]~6_combout\,
	sdata => \cpu|av_ld_byte3_data\(2),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|av_ld_byte2_data\(2));

-- Location: LCCOMB_X25_Y19_N22
\cpu|Equal2~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Equal2~9_combout\ = (!\cpu|D_iw\(2) & \cpu|D_iw\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|D_iw\(2),
	datad => \cpu|D_iw\(5),
	combout => \cpu|Equal2~9_combout\);

-- Location: LCCOMB_X25_Y19_N8
\cpu|D_ctrl_shift_logical~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_shift_logical~0_combout\ = (\cpu|Equal2~0_combout\ & (\cpu|Equal2~9_combout\ & (\cpu|D_iw\(12) & !\cpu|D_iw\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Equal2~0_combout\,
	datab => \cpu|Equal2~9_combout\,
	datac => \cpu|D_iw\(12),
	datad => \cpu|D_iw\(13),
	combout => \cpu|D_ctrl_shift_logical~0_combout\);

-- Location: LCCOMB_X28_Y19_N8
\cpu|R_ctrl_shift_rot~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|R_ctrl_shift_rot~feeder_combout\ = \cpu|D_ctrl_shift_logical~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu|D_ctrl_shift_logical~0_combout\,
	combout => \cpu|R_ctrl_shift_rot~feeder_combout\);

-- Location: LCFF_X28_Y19_N9
\cpu|R_ctrl_shift_rot\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|R_ctrl_shift_rot~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|R_ctrl_shift_rot~regout\);

-- Location: LCCOMB_X29_Y18_N8
\cpu|W_alu_result[27]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_alu_result[27]~14_combout\ = (\cpu|R_ctrl_shift_rot~regout\) # (\cpu|R_ctrl_logic~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu|R_ctrl_shift_rot~regout\,
	datad => \cpu|R_ctrl_logic~regout\,
	combout => \cpu|W_alu_result[27]~14_combout\);

-- Location: LCCOMB_X29_Y17_N8
\cpu|W_alu_result[27]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_alu_result[27]~15_combout\ = (\cpu|R_ctrl_shift_rot~regout\) # ((!\cpu|R_ctrl_logic~regout\ & \cpu|E_alu_sub~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|R_ctrl_shift_rot~regout\,
	datac => \cpu|R_ctrl_logic~regout\,
	datad => \cpu|E_alu_sub~regout\,
	combout => \cpu|W_alu_result[27]~15_combout\);

-- Location: LCCOMB_X27_Y14_N16
\cpu|E_src2[18]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_src2[18]~13_combout\ = (\cpu|R_src2_use_imm~regout\ & (\cpu|D_iw\(21))) # (!\cpu|R_src2_use_imm~regout\ & ((\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(21),
	datab => \cpu|R_src2_use_imm~regout\,
	datad => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(18),
	combout => \cpu|E_src2[18]~13_combout\);

-- Location: LCCOMB_X20_Y18_N26
\width_adapter|width_adapter|data_reg~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|data_reg~85_combout\ = (\width_adapter|width_adapter|out_data\(10) & (!\cmd_xbar_mux_001|saved_grant\(0) & !\cmd_xbar_mux_001|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \width_adapter|width_adapter|out_data\(10),
	datac => \cmd_xbar_mux_001|saved_grant\(0),
	datad => \cmd_xbar_mux_001|saved_grant\(1),
	combout => \width_adapter|width_adapter|data_reg~85_combout\);

-- Location: LCFF_X20_Y18_N27
\width_adapter|width_adapter|data_reg[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \width_adapter|width_adapter|data_reg~85_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \width_adapter|width_adapter|always8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter|width_adapter|data_reg\(10));

-- Location: LCCOMB_X25_Y14_N10
\cpu|d_writedata[10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|d_writedata[10]~feeder_combout\ = \cpu|d_writedata[26]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|d_writedata[26]~2_combout\,
	combout => \cpu|d_writedata[10]~feeder_combout\);

-- Location: LCFF_X25_Y14_N11
\cpu|d_writedata[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|d_writedata[10]~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|d_writedata\(10));

-- Location: LCCOMB_X20_Y18_N12
\width_adapter|width_adapter|out_data[10]\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|out_data\(10) = (\width_adapter|width_adapter|data_reg\(10)) # ((\cmd_xbar_mux_001|saved_grant\(0) & (\cpu|d_writedata\(10) & !\cmd_xbar_mux_001|src_data\(38))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|saved_grant\(0),
	datab => \width_adapter|width_adapter|data_reg\(10),
	datac => \cpu|d_writedata\(10),
	datad => \cmd_xbar_mux_001|src_data\(38),
	combout => \width_adapter|width_adapter|out_data\(10));

-- Location: LCCOMB_X20_Y18_N6
\width_adapter|width_adapter|data_reg~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|data_reg~79_combout\ = (!\cmd_xbar_mux_001|saved_grant\(0) & (\width_adapter|width_adapter|out_data\(14) & !\cmd_xbar_mux_001|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|saved_grant\(0),
	datac => \width_adapter|width_adapter|out_data\(14),
	datad => \cmd_xbar_mux_001|saved_grant\(1),
	combout => \width_adapter|width_adapter|data_reg~79_combout\);

-- Location: LCFF_X20_Y18_N7
\width_adapter|width_adapter|data_reg[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \width_adapter|width_adapter|data_reg~79_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \width_adapter|width_adapter|always8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter|width_adapter|data_reg\(14));

-- Location: LCCOMB_X20_Y18_N16
\width_adapter|width_adapter|out_data[14]\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|out_data\(14) = (\width_adapter|width_adapter|data_reg\(14)) # ((\cpu|d_writedata\(14) & (!\cmd_xbar_mux_001|src_data\(38) & \cmd_xbar_mux_001|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|d_writedata\(14),
	datab => \cmd_xbar_mux_001|src_data\(38),
	datac => \cmd_xbar_mux_001|saved_grant\(0),
	datad => \width_adapter|width_adapter|data_reg\(14),
	combout => \width_adapter|width_adapter|out_data\(14));

-- Location: LCCOMB_X20_Y17_N8
\width_adapter|width_adapter|data_reg~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|data_reg~81_combout\ = (!\cmd_xbar_mux_001|saved_grant\(0) & (\width_adapter|width_adapter|out_data\(15) & !\cmd_xbar_mux_001|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|saved_grant\(0),
	datab => \width_adapter|width_adapter|out_data\(15),
	datad => \cmd_xbar_mux_001|saved_grant\(1),
	combout => \width_adapter|width_adapter|data_reg~81_combout\);

-- Location: LCFF_X20_Y17_N9
\width_adapter|width_adapter|data_reg[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \width_adapter|width_adapter|data_reg~81_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \width_adapter|width_adapter|always8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter|width_adapter|data_reg\(15));

-- Location: LCCOMB_X20_Y17_N2
\width_adapter|width_adapter|out_data[15]\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|out_data\(15) = (\width_adapter|width_adapter|data_reg\(15)) # ((\cpu|d_writedata\(15) & (!\cmd_xbar_mux_001|src_data\(38) & \cmd_xbar_mux_001|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|d_writedata\(15),
	datab => \width_adapter|width_adapter|data_reg\(15),
	datac => \cmd_xbar_mux_001|src_data\(38),
	datad => \cmd_xbar_mux_001|saved_grant\(0),
	combout => \width_adapter|width_adapter|out_data\(15));

-- Location: M4K_X26_Y17
\memory|the_altsyncram|auto_generated|ram_block1a8\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "HostSystem_memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 4,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 64,
	port_a_write_enable_clear => "none",
	port_b_address_width => 10,
	port_b_data_width => 4,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \memory|wren~0_combout\,
	clk0 => \clk_clk~clkctrl_outclk\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: LCCOMB_X23_Y18_N4
\width_adapter|width_adapter|ShiftLeft2~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|ShiftLeft2~18_combout\ = (\cmd_xbar_mux_001|saved_grant\(0) & (\cpu|d_writedata\(8) & \cmd_xbar_mux_001|src_data\(38)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cmd_xbar_mux_001|saved_grant\(0),
	datac => \cpu|d_writedata\(8),
	datad => \cmd_xbar_mux_001|src_data\(38),
	combout => \width_adapter|width_adapter|ShiftLeft2~18_combout\);

-- Location: LCCOMB_X25_Y18_N10
\width_adapter|width_adapter|ShiftLeft2~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|ShiftLeft2~21_combout\ = (\cpu|d_writedata\(10) & (\cmd_xbar_mux_001|saved_grant\(0) & \cmd_xbar_mux_001|src_data\(38)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|d_writedata\(10),
	datab => \cmd_xbar_mux_001|saved_grant\(0),
	datad => \cmd_xbar_mux_001|src_data\(38),
	combout => \width_adapter|width_adapter|ShiftLeft2~21_combout\);

-- Location: LCCOMB_X24_Y19_N16
\width_adapter|width_adapter|ShiftLeft2~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|ShiftLeft2~15_combout\ = (\cpu|d_writedata\(14) & (\cmd_xbar_mux_001|saved_grant\(0) & \cmd_xbar_mux_001|src_data\(38)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|d_writedata\(14),
	datab => \cmd_xbar_mux_001|saved_grant\(0),
	datac => \cmd_xbar_mux_001|src_data\(38),
	combout => \width_adapter|width_adapter|ShiftLeft2~15_combout\);

-- Location: LCCOMB_X24_Y14_N24
\cpu|d_writedata[15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|d_writedata[15]~feeder_combout\ = \cpu|d_writedata[31]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|d_writedata[31]~3_combout\,
	combout => \cpu|d_writedata[15]~feeder_combout\);

-- Location: LCFF_X24_Y14_N25
\cpu|d_writedata[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|d_writedata[15]~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|d_writedata\(15));

-- Location: LCCOMB_X22_Y18_N4
\width_adapter|width_adapter|ShiftLeft2~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|ShiftLeft2~17_combout\ = (\cmd_xbar_mux_001|saved_grant\(0) & (\cpu|d_writedata\(15) & \cmd_xbar_mux_001|src_data\(38)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|saved_grant\(0),
	datab => \cpu|d_writedata\(15),
	datad => \cmd_xbar_mux_001|src_data\(38),
	combout => \width_adapter|width_adapter|ShiftLeft2~17_combout\);

-- Location: LCCOMB_X23_Y19_N0
\width_adapter_001|width_adapter_001|out_data[8]\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter_001|width_adapter_001|out_data\(8) = (\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]~regout\ & ((\memory|the_altsyncram|auto_generated|q_a\(40)) # 
-- ((\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]~regout\ & \memory|the_altsyncram|auto_generated|q_a\(8))))) # 
-- (!\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]~regout\ & 
-- (\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]~regout\ & (\memory|the_altsyncram|auto_generated|q_a\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]~regout\,
	datab => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]~regout\,
	datac => \memory|the_altsyncram|auto_generated|q_a\(8),
	datad => \memory|the_altsyncram|auto_generated|q_a\(40),
	combout => \width_adapter_001|width_adapter_001|out_data\(8));

-- Location: LCFF_X23_Y19_N1
\cpu|D_iw[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \width_adapter_001|width_adapter_001|out_data\(8),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|D_iw\(8));

-- Location: LCCOMB_X27_Y15_N20
\cpu|Equal2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Equal2~4_combout\ = (!\cpu|D_iw\(1) & (\cpu|D_iw\(4) & (\cpu|D_iw\(3) & !\cpu|D_iw\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(1),
	datab => \cpu|D_iw\(4),
	datac => \cpu|D_iw\(3),
	datad => \cpu|D_iw\(0),
	combout => \cpu|Equal2~4_combout\);

-- Location: LCCOMB_X27_Y15_N2
\cpu|Equal2~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Equal2~13_combout\ = (!\cpu|D_iw\(5) & (\cpu|D_iw\(2) & \cpu|Equal2~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(5),
	datab => \cpu|D_iw\(2),
	datac => \cpu|Equal2~4_combout\,
	combout => \cpu|Equal2~13_combout\);

-- Location: LCCOMB_X27_Y15_N30
\cpu|Equal2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Equal2~2_combout\ = (!\cpu|D_iw\(1) & (!\cpu|D_iw\(4) & (\cpu|D_iw\(3) & !\cpu|D_iw\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(1),
	datab => \cpu|D_iw\(4),
	datac => \cpu|D_iw\(3),
	datad => \cpu|D_iw\(0),
	combout => \cpu|Equal2~2_combout\);

-- Location: LCCOMB_X27_Y15_N12
\cpu|Equal2~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Equal2~7_combout\ = (!\cpu|D_iw\(1) & (\cpu|D_iw\(4) & (!\cpu|D_iw\(3) & !\cpu|D_iw\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(1),
	datab => \cpu|D_iw\(4),
	datac => \cpu|D_iw\(3),
	datad => \cpu|D_iw\(0),
	combout => \cpu|Equal2~7_combout\);

-- Location: LCCOMB_X27_Y15_N16
\cpu|D_ctrl_unsigned_lo_imm16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_unsigned_lo_imm16~0_combout\ = (\cpu|Equal2~2_combout\ & (\cpu|D_iw\(5) $ ((\cpu|D_iw\(2))))) # (!\cpu|Equal2~2_combout\ & (\cpu|Equal2~7_combout\ & (\cpu|D_iw\(5) $ (\cpu|D_iw\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(5),
	datab => \cpu|Equal2~2_combout\,
	datac => \cpu|D_iw\(2),
	datad => \cpu|Equal2~7_combout\,
	combout => \cpu|D_ctrl_unsigned_lo_imm16~0_combout\);

-- Location: LCCOMB_X27_Y15_N4
\cpu|D_ctrl_unsigned_lo_imm16~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_unsigned_lo_imm16~1_combout\ = (\cpu|Equal2~13_combout\) # ((\cpu|D_ctrl_unsigned_lo_imm16~0_combout\) # ((!\cpu|D_iw\(11) & \cpu|D_ctrl_shift_logical~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(11),
	datab => \cpu|Equal2~13_combout\,
	datac => \cpu|D_ctrl_unsigned_lo_imm16~0_combout\,
	datad => \cpu|D_ctrl_shift_logical~0_combout\,
	combout => \cpu|D_ctrl_unsigned_lo_imm16~1_combout\);

-- Location: LCFF_X27_Y15_N5
\cpu|R_ctrl_unsigned_lo_imm16\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|D_ctrl_unsigned_lo_imm16~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|R_ctrl_unsigned_lo_imm16~regout\);

-- Location: LCCOMB_X28_Y15_N26
\cpu|R_src2_hi~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|R_src2_hi~2_combout\ = (\cpu|R_ctrl_force_src2_zero~regout\) # (\cpu|R_ctrl_unsigned_lo_imm16~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_ctrl_force_src2_zero~regout\,
	datac => \cpu|R_ctrl_unsigned_lo_imm16~regout\,
	combout => \cpu|R_src2_hi~2_combout\);

-- Location: LCCOMB_X27_Y15_N26
\cpu|D_ctrl_hi_imm16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_hi_imm16~0_combout\ = (!\cpu|D_iw\(1) & (!\cpu|D_iw\(0) & ((\cpu|D_iw\(4)) # (\cpu|D_iw\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(1),
	datab => \cpu|D_iw\(4),
	datac => \cpu|D_iw\(3),
	datad => \cpu|D_iw\(0),
	combout => \cpu|D_ctrl_hi_imm16~0_combout\);

-- Location: LCCOMB_X27_Y15_N14
\cpu|D_ctrl_hi_imm16~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_hi_imm16~1_combout\ = (\cpu|D_iw\(2) & (\cpu|D_iw\(5) & \cpu|D_ctrl_hi_imm16~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|D_iw\(2),
	datac => \cpu|D_iw\(5),
	datad => \cpu|D_ctrl_hi_imm16~0_combout\,
	combout => \cpu|D_ctrl_hi_imm16~1_combout\);

-- Location: LCFF_X27_Y15_N15
\cpu|R_ctrl_hi_imm16\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|D_ctrl_hi_imm16~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|R_ctrl_hi_imm16~regout\);

-- Location: LCFF_X27_Y14_N17
\cpu|E_src2[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_src2[18]~13_combout\,
	sdata => \cpu|D_iw\(8),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu|R_src2_hi~2_combout\,
	sload => \cpu|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src2\(18));

-- Location: LCCOMB_X27_Y14_N6
\cpu|E_src2[17]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_src2[17]~0_combout\ = (\cpu|R_src2_use_imm~regout\ & (\cpu|D_iw\(21))) # (!\cpu|R_src2_use_imm~regout\ & ((\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(21),
	datab => \cpu|R_src2_use_imm~regout\,
	datad => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(17),
	combout => \cpu|E_src2[17]~0_combout\);

-- Location: LCCOMB_X21_Y18_N8
\width_adapter|width_adapter|data_reg~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|data_reg~74_combout\ = (\width_adapter|width_adapter|out_data\(2) & (!\cmd_xbar_mux_001|saved_grant\(0) & !\cmd_xbar_mux_001|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \width_adapter|width_adapter|out_data\(2),
	datac => \cmd_xbar_mux_001|saved_grant\(0),
	datad => \cmd_xbar_mux_001|saved_grant\(1),
	combout => \width_adapter|width_adapter|data_reg~74_combout\);

-- Location: LCFF_X21_Y18_N9
\width_adapter|width_adapter|data_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \width_adapter|width_adapter|data_reg~74_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \width_adapter|width_adapter|always8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter|width_adapter|data_reg\(2));

-- Location: LCCOMB_X21_Y18_N22
\width_adapter|width_adapter|out_data[2]\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|out_data\(2) = (\width_adapter|width_adapter|data_reg\(2)) # ((\cmd_xbar_mux_001|saved_grant\(0) & (!\cmd_xbar_mux_001|src_data\(38) & \cpu|d_writedata\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|saved_grant\(0),
	datab => \width_adapter|width_adapter|data_reg\(2),
	datac => \cmd_xbar_mux_001|src_data\(38),
	datad => \cpu|d_writedata\(2),
	combout => \width_adapter|width_adapter|out_data\(2));

-- Location: LCCOMB_X23_Y18_N8
\width_adapter|width_adapter|byteen_reg~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|byteen_reg~7_combout\ = (!\cmd_xbar_mux_001|src_payload\(0) & ((\width_adapter|width_adapter|byteen_reg\(0)) # ((!\cmd_xbar_mux_001|src_data\(38) & \width_adapter|width_adapter|out_byteen_field~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|src_data\(38),
	datab => \width_adapter|width_adapter|out_byteen_field~6_combout\,
	datac => \width_adapter|width_adapter|byteen_reg\(0),
	datad => \cmd_xbar_mux_001|src_payload\(0),
	combout => \width_adapter|width_adapter|byteen_reg~7_combout\);

-- Location: LCFF_X23_Y18_N9
\width_adapter|width_adapter|byteen_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \width_adapter|width_adapter|byteen_reg~7_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \width_adapter|width_adapter|always8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter|width_adapter|byteen_reg\(0));

-- Location: LCCOMB_X23_Y18_N2
\width_adapter|width_adapter|out_byteen_field~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|out_byteen_field~11_combout\ = (\width_adapter|width_adapter|byteen_reg\(0)) # ((\width_adapter|width_adapter|out_byteen_field~6_combout\ & !\cmd_xbar_mux_001|src_data\(38)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \width_adapter|width_adapter|out_byteen_field~6_combout\,
	datac => \width_adapter|width_adapter|byteen_reg\(0),
	datad => \cmd_xbar_mux_001|src_data\(38),
	combout => \width_adapter|width_adapter|out_byteen_field~11_combout\);

-- Location: LCCOMB_X27_Y16_N22
\width_adapter|width_adapter|data_reg~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|data_reg~78_combout\ = (!\cmd_xbar_mux_001|saved_grant\(0) & (!\cmd_xbar_mux_001|saved_grant\(1) & \width_adapter|width_adapter|out_data\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|saved_grant\(0),
	datab => \cmd_xbar_mux_001|saved_grant\(1),
	datac => \width_adapter|width_adapter|out_data\(5),
	combout => \width_adapter|width_adapter|data_reg~78_combout\);

-- Location: LCFF_X27_Y16_N23
\width_adapter|width_adapter|data_reg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \width_adapter|width_adapter|data_reg~78_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \width_adapter|width_adapter|always8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter|width_adapter|data_reg\(5));

-- Location: LCCOMB_X27_Y16_N16
\width_adapter|width_adapter|out_data[5]\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|out_data\(5) = (\width_adapter|width_adapter|data_reg\(5)) # ((\cpu|d_writedata\(5) & (\cmd_xbar_mux_001|saved_grant\(0) & !\cmd_xbar_mux_001|src_data\(38))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|d_writedata\(5),
	datab => \width_adapter|width_adapter|data_reg\(5),
	datac => \cmd_xbar_mux_001|saved_grant\(0),
	datad => \cmd_xbar_mux_001|src_data\(38),
	combout => \width_adapter|width_adapter|out_data\(5));

-- Location: LCCOMB_X21_Y18_N30
\width_adapter|width_adapter|data_reg~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|data_reg~83_combout\ = (\width_adapter|width_adapter|out_data\(6) & (!\cmd_xbar_mux_001|saved_grant\(0) & !\cmd_xbar_mux_001|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \width_adapter|width_adapter|out_data\(6),
	datac => \cmd_xbar_mux_001|saved_grant\(0),
	datad => \cmd_xbar_mux_001|saved_grant\(1),
	combout => \width_adapter|width_adapter|data_reg~83_combout\);

-- Location: LCFF_X21_Y18_N31
\width_adapter|width_adapter|data_reg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \width_adapter|width_adapter|data_reg~83_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \width_adapter|width_adapter|always8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter|width_adapter|data_reg\(6));

-- Location: LCCOMB_X28_Y20_N18
\rsp_xbar_mux|src_data[19]\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux|src_data\(19) = (\countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre\(3) & ((\rsp_xbar_mux|src_payload~21_combout\) # ((\rsp_xbar_demux_001|src0_valid~combout\ & 
-- \width_adapter_001|width_adapter_001|out_data\(19))))) # (!\countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre\(3) & (\rsp_xbar_demux_001|src0_valid~combout\ & 
-- ((\width_adapter_001|width_adapter_001|out_data\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre\(3),
	datab => \rsp_xbar_demux_001|src0_valid~combout\,
	datac => \rsp_xbar_mux|src_payload~21_combout\,
	datad => \width_adapter_001|width_adapter_001|out_data\(19),
	combout => \rsp_xbar_mux|src_data\(19));

-- Location: LCCOMB_X28_Y20_N14
\cpu|av_ld_byte2_data[3]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte2_data[3]~5_combout\ = (\cpu|av_ld_aligning_data~regout\ & (\cpu|av_fill_bit~1_combout\)) # (!\cpu|av_ld_aligning_data~regout\ & ((\rsp_xbar_mux|src_data\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|av_fill_bit~1_combout\,
	datab => \cpu|av_ld_aligning_data~regout\,
	datad => \rsp_xbar_mux|src_data\(19),
	combout => \cpu|av_ld_byte2_data[3]~5_combout\);

-- Location: LCCOMB_X14_Y17_N14
\cpu|av_ld_byte3_data_nxt~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte3_data_nxt~13_combout\ = (\countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre\(11) & ((\rsp_xbar_mux|src_payload~21_combout\) # ((\rsp_xbar_demux_001|src0_valid~combout\ & 
-- \width_adapter_001|width_adapter_001|out_data\(27))))) # (!\countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre\(11) & (\rsp_xbar_demux_001|src0_valid~combout\ & 
-- ((\width_adapter_001|width_adapter_001|out_data\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre\(11),
	datab => \rsp_xbar_demux_001|src0_valid~combout\,
	datac => \rsp_xbar_mux|src_payload~21_combout\,
	datad => \width_adapter_001|width_adapter_001|out_data\(27),
	combout => \cpu|av_ld_byte3_data_nxt~13_combout\);

-- Location: LCCOMB_X14_Y17_N4
\cpu|av_ld_byte3_data_nxt~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte3_data_nxt~17_combout\ = (\cpu|av_ld_aligning_data~regout\ & (\cpu|R_ctrl_ld_signed~regout\ & ((\cpu|av_fill_bit~0_combout\)))) # (!\cpu|av_ld_aligning_data~regout\ & (((\cpu|av_ld_byte3_data_nxt~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|av_ld_aligning_data~regout\,
	datab => \cpu|R_ctrl_ld_signed~regout\,
	datac => \cpu|av_ld_byte3_data_nxt~13_combout\,
	datad => \cpu|av_fill_bit~0_combout\,
	combout => \cpu|av_ld_byte3_data_nxt~17_combout\);

-- Location: LCFF_X14_Y17_N5
\cpu|av_ld_byte3_data[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|av_ld_byte3_data_nxt~17_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|av_ld_byte3_data\(3));

-- Location: LCFF_X28_Y20_N15
\cpu|av_ld_byte2_data[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|av_ld_byte2_data[3]~5_combout\,
	sdata => \cpu|av_ld_byte3_data\(3),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|av_ld_byte2_data\(3));

-- Location: LCCOMB_X27_Y16_N10
\cpu|W_rf_wr_data[19]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_rf_wr_data[19]~31_combout\ = (\cpu|R_ctrl_ld~regout\ & (((\cpu|av_ld_byte2_data\(3))))) # (!\cpu|R_ctrl_ld~regout\ & (\cpu|W_alu_result\(19) & ((!\cpu|E_alu_result~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_alu_result\(19),
	datab => \cpu|av_ld_byte2_data\(3),
	datac => \cpu|R_ctrl_ld~regout\,
	datad => \cpu|E_alu_result~36_combout\,
	combout => \cpu|W_rf_wr_data[19]~31_combout\);

-- Location: LCFF_X27_Y19_N27
\cpu|D_iw[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \width_adapter_001|width_adapter_001|out_data\(21),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|D_iw\(21));

-- Location: LCCOMB_X30_Y14_N20
\cpu|E_src2[20]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_src2[20]~11_combout\ = (\cpu|R_src2_use_imm~regout\ & (\cpu|D_iw\(21))) # (!\cpu|R_src2_use_imm~regout\ & ((\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_src2_use_imm~regout\,
	datab => \cpu|D_iw\(21),
	datad => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(20),
	combout => \cpu|E_src2[20]~11_combout\);

-- Location: LCCOMB_X25_Y19_N2
\width_adapter_001|width_adapter_001|out_data[10]\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter_001|width_adapter_001|out_data\(10) = (\memory|the_altsyncram|auto_generated|q_a\(42) & ((\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]~regout\) # 
-- ((\memory|the_altsyncram|auto_generated|q_a\(10) & \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]~regout\)))) # (!\memory|the_altsyncram|auto_generated|q_a\(42) & 
-- (((\memory|the_altsyncram|auto_generated|q_a\(10) & \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|q_a\(42),
	datab => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]~regout\,
	datac => \memory|the_altsyncram|auto_generated|q_a\(10),
	datad => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]~regout\,
	combout => \width_adapter_001|width_adapter_001|out_data\(10));

-- Location: LCFF_X25_Y19_N3
\cpu|D_iw[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \width_adapter_001|width_adapter_001|out_data\(10),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|D_iw\(10));

-- Location: LCFF_X30_Y14_N21
\cpu|E_src2[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_src2[20]~11_combout\,
	sdata => \cpu|D_iw\(10),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu|R_src2_hi~2_combout\,
	sload => \cpu|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src2\(20));

-- Location: LCCOMB_X24_Y15_N14
\cpu|D_ctrl_alu_force_xor~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_alu_force_xor~5_combout\ = (\cpu|D_iw\(5) & ((\cpu|D_iw\(16) & (!\cpu|D_iw\(15))) # (!\cpu|D_iw\(16) & ((\cpu|D_iw\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(15),
	datab => \cpu|D_iw\(5),
	datac => \cpu|D_iw\(14),
	datad => \cpu|D_iw\(16),
	combout => \cpu|D_ctrl_alu_force_xor~5_combout\);

-- Location: LCCOMB_X24_Y15_N8
\cpu|D_ctrl_alu_force_xor~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_alu_force_xor~6_combout\ = (\cpu|Equal2~0_combout\ & ((\cpu|D_iw\(2)) # ((\cpu|Equal101~0_combout\ & \cpu|D_ctrl_alu_force_xor~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Equal101~0_combout\,
	datab => \cpu|D_iw\(2),
	datac => \cpu|D_ctrl_alu_force_xor~5_combout\,
	datad => \cpu|Equal2~0_combout\,
	combout => \cpu|D_ctrl_alu_force_xor~6_combout\);

-- Location: LCCOMB_X27_Y15_N22
\cpu|D_ctrl_alu_force_xor~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_alu_force_xor~7_combout\ = (\cpu|Equal2~2_combout\) # ((\cpu|D_iw\(5) & (\cpu|Equal2~3_combout\)) # (!\cpu|D_iw\(5) & ((\cpu|Equal2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(5),
	datab => \cpu|Equal2~3_combout\,
	datac => \cpu|Equal2~4_combout\,
	datad => \cpu|Equal2~2_combout\,
	combout => \cpu|D_ctrl_alu_force_xor~7_combout\);

-- Location: LCCOMB_X27_Y15_N28
\cpu|D_ctrl_alu_force_xor~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_alu_force_xor~8_combout\ = (\cpu|D_ctrl_alu_force_xor~9_combout\) # ((\cpu|D_ctrl_alu_force_xor~6_combout\) # ((!\cpu|D_iw\(2) & \cpu|D_ctrl_alu_force_xor~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_ctrl_alu_force_xor~9_combout\,
	datab => \cpu|D_ctrl_alu_force_xor~6_combout\,
	datac => \cpu|D_iw\(2),
	datad => \cpu|D_ctrl_alu_force_xor~7_combout\,
	combout => \cpu|D_ctrl_alu_force_xor~8_combout\);

-- Location: LCCOMB_X29_Y15_N16
\cpu|D_logic_op[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_logic_op[1]~0_combout\ = (\cpu|D_ctrl_alu_force_xor~8_combout\) # ((\cpu|Equal2~5_combout\ & ((\cpu|D_iw\(15)))) # (!\cpu|Equal2~5_combout\ & (\cpu|D_iw\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(4),
	datab => \cpu|D_iw\(15),
	datac => \cpu|Equal2~5_combout\,
	datad => \cpu|D_ctrl_alu_force_xor~8_combout\,
	combout => \cpu|D_logic_op[1]~0_combout\);

-- Location: LCFF_X29_Y15_N17
\cpu|R_logic_op[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|D_logic_op[1]~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|R_logic_op\(1));

-- Location: LCCOMB_X31_Y13_N24
\cpu|E_logic_result[20]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_logic_result[20]~28_combout\ = (\cpu|E_src1\(20) & (\cpu|R_logic_op\(1) $ (((\cpu|R_logic_op\(0) & \cpu|E_src2\(20)))))) # (!\cpu|E_src1\(20) & ((\cpu|E_src2\(20) & ((\cpu|R_logic_op\(1)))) # (!\cpu|E_src2\(20) & (!\cpu|R_logic_op\(0) & 
-- !\cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1\(20),
	datab => \cpu|R_logic_op\(0),
	datac => \cpu|E_src2\(20),
	datad => \cpu|R_logic_op\(1),
	combout => \cpu|E_logic_result[20]~28_combout\);

-- Location: LCCOMB_X27_Y14_N26
\cpu|E_src2[22]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_src2[22]~9_combout\ = (\cpu|R_src2_use_imm~regout\ & ((\cpu|D_iw\(21)))) # (!\cpu|R_src2_use_imm~regout\ & (\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(22),
	datab => \cpu|R_src2_use_imm~regout\,
	datad => \cpu|D_iw\(21),
	combout => \cpu|E_src2[22]~9_combout\);

-- Location: LCFF_X27_Y14_N27
\cpu|E_src2[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_src2[22]~9_combout\,
	sdata => \cpu|D_iw\(12),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu|R_src2_hi~2_combout\,
	sload => \cpu|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src2\(22));

-- Location: LCCOMB_X31_Y13_N14
\cpu|E_logic_result[22]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_logic_result[22]~26_combout\ = (\cpu|E_src1\(22) & (\cpu|R_logic_op\(1) $ (((\cpu|R_logic_op\(0) & \cpu|E_src2\(22)))))) # (!\cpu|E_src1\(22) & ((\cpu|E_src2\(22) & ((\cpu|R_logic_op\(1)))) # (!\cpu|E_src2\(22) & (!\cpu|R_logic_op\(0) & 
-- !\cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1\(22),
	datab => \cpu|R_logic_op\(0),
	datac => \cpu|E_src2\(22),
	datad => \cpu|R_logic_op\(1),
	combout => \cpu|E_logic_result[22]~26_combout\);

-- Location: LCCOMB_X27_Y12_N18
\cpu|W_rf_wr_data[23]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_rf_wr_data[23]~19_combout\ = (\cpu|R_ctrl_ld~regout\ & (((\cpu|av_ld_byte2_data\(7))))) # (!\cpu|R_ctrl_ld~regout\ & (\cpu|W_alu_result\(23) & ((!\cpu|E_alu_result~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_alu_result\(23),
	datab => \cpu|av_ld_byte2_data\(7),
	datac => \cpu|R_ctrl_ld~regout\,
	datad => \cpu|E_alu_result~36_combout\,
	combout => \cpu|W_rf_wr_data[23]~19_combout\);

-- Location: LCCOMB_X27_Y12_N10
\cpu|W_rf_wr_data[26]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_rf_wr_data[26]~22_combout\ = (\cpu|R_ctrl_ld~regout\ & (((\cpu|av_ld_byte3_data\(2))))) # (!\cpu|R_ctrl_ld~regout\ & (\cpu|W_alu_result\(26) & ((!\cpu|E_alu_result~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_alu_result\(26),
	datab => \cpu|av_ld_byte3_data\(2),
	datac => \cpu|R_ctrl_ld~regout\,
	datad => \cpu|E_alu_result~36_combout\,
	combout => \cpu|W_rf_wr_data[26]~22_combout\);

-- Location: LCCOMB_X14_Y17_N18
\cpu|av_ld_byte3_data_nxt~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte3_data_nxt~11_combout\ = (\cpu|av_ld_aligning_data~regout\ & (\cpu|av_fill_bit~1_combout\)) # (!\cpu|av_ld_aligning_data~regout\ & (((\rsp_xbar_demux_001|src0_valid~combout\ & \width_adapter_001|width_adapter_001|out_data\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|av_fill_bit~1_combout\,
	datab => \rsp_xbar_demux_001|src0_valid~combout\,
	datac => \cpu|av_ld_aligning_data~regout\,
	datad => \width_adapter_001|width_adapter_001|out_data\(29),
	combout => \cpu|av_ld_byte3_data_nxt~11_combout\);

-- Location: LCFF_X14_Y17_N19
\cpu|av_ld_byte3_data[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|av_ld_byte3_data_nxt~11_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|av_ld_byte3_data\(5));

-- Location: LCCOMB_X27_Y12_N30
\cpu|W_rf_wr_data[29]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_rf_wr_data[29]~26_combout\ = (\cpu|R_ctrl_ld~regout\ & (((\cpu|av_ld_byte3_data\(5))))) # (!\cpu|R_ctrl_ld~regout\ & (\cpu|W_alu_result\(29) & ((!\cpu|E_alu_result~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_alu_result\(29),
	datab => \cpu|av_ld_byte3_data\(5),
	datac => \cpu|R_ctrl_ld~regout\,
	datad => \cpu|E_alu_result~36_combout\,
	combout => \cpu|W_rf_wr_data[29]~26_combout\);

-- Location: LCCOMB_X27_Y12_N0
\cpu|W_rf_wr_data[30]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_rf_wr_data[30]~25_combout\ = (\cpu|R_ctrl_ld~regout\ & (((\cpu|av_ld_byte3_data\(6))))) # (!\cpu|R_ctrl_ld~regout\ & (\cpu|W_alu_result\(30) & ((!\cpu|E_alu_result~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_alu_result\(30),
	datab => \cpu|av_ld_byte3_data\(6),
	datac => \cpu|R_ctrl_ld~regout\,
	datad => \cpu|E_alu_result~36_combout\,
	combout => \cpu|W_rf_wr_data[30]~25_combout\);

-- Location: M4K_X26_Y14
\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"DEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEF",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "HostSystem_cpu_rf_ram_b.mif",
	init_file_layout => "port_a",
	logical_ram_name => "HostSystem_cpu:cpu|HostSystem_cpu_register_bank_b_module:HostSystem_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_jcg1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 32,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 32,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \cpu|W_rf_wren~combout\,
	portbrewe => VCC,
	clk0 => \clk_clk~clkctrl_outclk\,
	portadatain => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X27_Y15_N10
\cpu|R_src2_hi[15]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|R_src2_hi[15]~0_combout\ = (\cpu|R_ctrl_hi_imm16~regout\ & (((\cpu|D_iw\(21))))) # (!\cpu|R_ctrl_hi_imm16~regout\ & ((\cpu|R_src2_use_imm~regout\ & (\cpu|D_iw\(21))) # (!\cpu|R_src2_use_imm~regout\ & 
-- ((\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_ctrl_hi_imm16~regout\,
	datab => \cpu|R_src2_use_imm~regout\,
	datac => \cpu|D_iw\(21),
	datad => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(31),
	combout => \cpu|R_src2_hi[15]~0_combout\);

-- Location: LCCOMB_X28_Y15_N22
\cpu|R_src2_hi[15]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|R_src2_hi[15]~1_combout\ = (!\cpu|R_ctrl_force_src2_zero~regout\ & (!\cpu|R_ctrl_unsigned_lo_imm16~regout\ & \cpu|R_src2_hi[15]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_ctrl_force_src2_zero~regout\,
	datac => \cpu|R_ctrl_unsigned_lo_imm16~regout\,
	datad => \cpu|R_src2_hi[15]~0_combout\,
	combout => \cpu|R_src2_hi[15]~1_combout\);

-- Location: LCFF_X28_Y15_N23
\cpu|E_src2[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|R_src2_hi[15]~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src2\(31));

-- Location: LCCOMB_X25_Y18_N30
\cpu|Equal2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Equal2~6_combout\ = (!\cpu|D_iw\(3) & (\cpu|D_iw\(1) & (!\cpu|D_iw\(0) & \cpu|D_iw\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(3),
	datab => \cpu|D_iw\(1),
	datac => \cpu|D_iw\(0),
	datad => \cpu|D_iw\(4),
	combout => \cpu|Equal2~6_combout\);

-- Location: LCCOMB_X25_Y18_N6
\cpu|D_ctrl_logic~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_logic~9_combout\ = (\cpu|D_iw\(0)) # ((\cpu|D_iw\(1)) # (\cpu|D_iw\(4) $ (!\cpu|D_iw\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(0),
	datab => \cpu|D_iw\(4),
	datac => \cpu|D_iw\(1),
	datad => \cpu|D_iw\(3),
	combout => \cpu|D_ctrl_logic~9_combout\);

-- Location: LCCOMB_X25_Y18_N24
\cpu|E_invert_arith_src_msb~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_invert_arith_src_msb~0_combout\ = (\cpu|D_iw\(2) & ((\cpu|Equal2~1_combout\) # ((\cpu|Equal2~6_combout\)))) # (!\cpu|D_iw\(2) & (((!\cpu|D_ctrl_logic~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Equal2~1_combout\,
	datab => \cpu|Equal2~6_combout\,
	datac => \cpu|D_iw\(2),
	datad => \cpu|D_ctrl_logic~9_combout\,
	combout => \cpu|E_invert_arith_src_msb~0_combout\);

-- Location: LCCOMB_X25_Y15_N30
\cpu|E_invert_arith_src_msb~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_invert_arith_src_msb~1_combout\ = (\cpu|R_valid~regout\ & (((!\cpu|D_iw\(5) & \cpu|E_invert_arith_src_msb~0_combout\)) # (!\cpu|D_ctrl_alu_subtract~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(5),
	datab => \cpu|R_valid~regout\,
	datac => \cpu|D_ctrl_alu_subtract~4_combout\,
	datad => \cpu|E_invert_arith_src_msb~0_combout\,
	combout => \cpu|E_invert_arith_src_msb~1_combout\);

-- Location: LCFF_X25_Y15_N31
\cpu|E_invert_arith_src_msb\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_invert_arith_src_msb~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_invert_arith_src_msb~regout\);

-- Location: LCCOMB_X28_Y15_N12
\cpu|E_arith_src2[31]\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_arith_src2\(31) = \cpu|E_src2\(31) $ (\cpu|E_invert_arith_src_msb~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|E_src2\(31),
	datad => \cpu|E_invert_arith_src_msb~regout\,
	combout => \cpu|E_arith_src2\(31));

-- Location: LCCOMB_X27_Y13_N4
\cpu|R_src1[30]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|R_src1[30]~47_combout\ = (!\cpu|R_src1~41_combout\ & (\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(30) & ((!\cpu|E_valid~regout\) # (!\cpu|R_ctrl_jmp_direct~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_ctrl_jmp_direct~regout\,
	datab => \cpu|R_src1~41_combout\,
	datac => \cpu|E_valid~regout\,
	datad => \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(30),
	combout => \cpu|R_src1[30]~47_combout\);

-- Location: LCFF_X28_Y13_N21
\cpu|E_src1[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \cpu|R_src1[30]~47_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src1\(30));

-- Location: LCCOMB_X27_Y13_N16
\cpu|R_src1[29]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|R_src1[29]~48_combout\ = (\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(29) & (!\cpu|R_src1~41_combout\ & ((!\cpu|E_valid~regout\) # (!\cpu|R_ctrl_jmp_direct~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_ctrl_jmp_direct~regout\,
	datab => \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(29),
	datac => \cpu|E_valid~regout\,
	datad => \cpu|R_src1~41_combout\,
	combout => \cpu|R_src1[29]~48_combout\);

-- Location: LCFF_X27_Y13_N17
\cpu|E_src1[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|R_src1[29]~48_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src1\(29));

-- Location: LCCOMB_X27_Y13_N2
\cpu|R_src1[28]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|R_src1[28]~49_combout\ = (!\cpu|R_src1~41_combout\ & (\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(28) & ((!\cpu|E_valid~regout\) # (!\cpu|R_ctrl_jmp_direct~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_ctrl_jmp_direct~regout\,
	datab => \cpu|R_src1~41_combout\,
	datac => \cpu|E_valid~regout\,
	datad => \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(28),
	combout => \cpu|R_src1[28]~49_combout\);

-- Location: LCFF_X27_Y13_N3
\cpu|E_src1[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|R_src1[28]~49_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src1\(28));

-- Location: LCCOMB_X27_Y14_N4
\cpu|E_src2[26]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_src2[26]~5_combout\ = (\cpu|R_src2_use_imm~regout\ & (\cpu|D_iw\(21))) # (!\cpu|R_src2_use_imm~regout\ & ((\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(21),
	datab => \cpu|R_src2_use_imm~regout\,
	datad => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(26),
	combout => \cpu|E_src2[26]~5_combout\);

-- Location: LCFF_X27_Y14_N5
\cpu|E_src2[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_src2[26]~5_combout\,
	sdata => \cpu|D_iw\(16),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu|R_src2_hi~2_combout\,
	sload => \cpu|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src2\(26));

-- Location: LCCOMB_X27_Y13_N22
\cpu|R_src1[25]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|R_src1[25]~52_combout\ = (!\cpu|R_src1~41_combout\ & (\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(25) & ((!\cpu|E_valid~regout\) # (!\cpu|R_ctrl_jmp_direct~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_ctrl_jmp_direct~regout\,
	datab => \cpu|R_src1~41_combout\,
	datac => \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(25),
	datad => \cpu|E_valid~regout\,
	combout => \cpu|R_src1[25]~52_combout\);

-- Location: LCFF_X27_Y13_N23
\cpu|E_src1[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|R_src1[25]~52_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src1\(25));

-- Location: LCCOMB_X30_Y14_N4
\cpu|E_src2[23]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_src2[23]~8_combout\ = (\cpu|R_src2_use_imm~regout\ & (\cpu|D_iw\(21))) # (!\cpu|R_src2_use_imm~regout\ & ((\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_src2_use_imm~regout\,
	datab => \cpu|D_iw\(21),
	datad => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(23),
	combout => \cpu|E_src2[23]~8_combout\);

-- Location: LCFF_X30_Y14_N5
\cpu|E_src2[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_src2[23]~8_combout\,
	sdata => \cpu|D_iw\(13),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu|R_src2_hi~2_combout\,
	sload => \cpu|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src2\(23));

-- Location: LCCOMB_X27_Y13_N6
\cpu|R_src1[21]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|R_src1[21]~56_combout\ = (\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(21) & (!\cpu|R_src1~41_combout\ & ((!\cpu|R_ctrl_jmp_direct~regout\) # (!\cpu|E_valid~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(21),
	datab => \cpu|E_valid~regout\,
	datac => \cpu|R_ctrl_jmp_direct~regout\,
	datad => \cpu|R_src1~41_combout\,
	combout => \cpu|R_src1[21]~56_combout\);

-- Location: LCFF_X28_Y13_N15
\cpu|E_src1[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \cpu|R_src1[21]~56_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src1\(21));

-- Location: LCCOMB_X27_Y13_N26
\cpu|R_src1[20]~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|R_src1[20]~57_combout\ = (!\cpu|R_src1~41_combout\ & (\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(20) & ((!\cpu|E_valid~regout\) # (!\cpu|R_ctrl_jmp_direct~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_ctrl_jmp_direct~regout\,
	datab => \cpu|R_src1~41_combout\,
	datac => \cpu|E_valid~regout\,
	datad => \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(20),
	combout => \cpu|R_src1[20]~57_combout\);

-- Location: LCFF_X27_Y13_N27
\cpu|E_src1[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|R_src1[20]~57_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src1\(20));

-- Location: LCCOMB_X27_Y13_N20
\cpu|R_src1[19]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|R_src1[19]~58_combout\ = (!\cpu|R_src1~41_combout\ & (\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(19) & ((!\cpu|E_valid~regout\) # (!\cpu|R_ctrl_jmp_direct~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_ctrl_jmp_direct~regout\,
	datab => \cpu|R_src1~41_combout\,
	datac => \cpu|E_valid~regout\,
	datad => \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(19),
	combout => \cpu|R_src1[19]~58_combout\);

-- Location: LCFF_X27_Y13_N21
\cpu|E_src1[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|R_src1[19]~58_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src1\(19));

-- Location: LCCOMB_X25_Y13_N18
\cpu|R_src1[18]~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|R_src1[18]~59_combout\ = (!\cpu|R_src1~41_combout\ & (\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(18) & ((!\cpu|E_valid~regout\) # (!\cpu|R_ctrl_jmp_direct~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_src1~41_combout\,
	datab => \cpu|R_ctrl_jmp_direct~regout\,
	datac => \cpu|E_valid~regout\,
	datad => \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(18),
	combout => \cpu|R_src1[18]~59_combout\);

-- Location: LCFF_X29_Y13_N19
\cpu|E_src1[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \cpu|R_src1[18]~59_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src1\(18));

-- Location: LCCOMB_X25_Y13_N4
\cpu|R_src1[17]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|R_src1[17]~60_combout\ = (!\cpu|R_src1~41_combout\ & (\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(17) & ((!\cpu|E_valid~regout\) # (!\cpu|R_ctrl_jmp_direct~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_src1~41_combout\,
	datab => \cpu|R_ctrl_jmp_direct~regout\,
	datac => \cpu|E_valid~regout\,
	datad => \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(17),
	combout => \cpu|R_src1[17]~60_combout\);

-- Location: LCFF_X29_Y13_N17
\cpu|E_src1[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \cpu|R_src1[17]~60_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src1\(17));

-- Location: LCCOMB_X25_Y13_N10
\cpu|R_src1[16]~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|R_src1[16]~61_combout\ = (!\cpu|R_src1~41_combout\ & (\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(16) & ((!\cpu|E_valid~regout\) # (!\cpu|R_ctrl_jmp_direct~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_src1~41_combout\,
	datab => \cpu|R_ctrl_jmp_direct~regout\,
	datac => \cpu|E_valid~regout\,
	datad => \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(16),
	combout => \cpu|R_src1[16]~61_combout\);

-- Location: LCFF_X28_Y13_N29
\cpu|E_src1[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \cpu|R_src1[16]~61_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src1\(16));

-- Location: LCCOMB_X27_Y13_N14
\cpu|R_src1[15]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|R_src1[15]~45_combout\ = (!\cpu|R_src1~41_combout\ & (\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(15) & ((!\cpu|E_valid~regout\) # (!\cpu|R_ctrl_jmp_direct~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_ctrl_jmp_direct~regout\,
	datab => \cpu|R_src1~41_combout\,
	datac => \cpu|E_valid~regout\,
	datad => \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(15),
	combout => \cpu|R_src1[15]~45_combout\);

-- Location: LCFF_X28_Y13_N1
\cpu|E_src1[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \cpu|R_src1[15]~45_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src1\(15));

-- Location: LCCOMB_X28_Y16_N24
\cpu|R_src2_lo[13]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|R_src2_lo[13]~7_combout\ = (!\cpu|R_src2_lo~0_combout\ & ((\cpu|R_src2_use_imm~regout\ & (\cpu|D_iw\(19))) # (!\cpu|R_src2_use_imm~regout\ & ((\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(19),
	datab => \cpu|R_src2_lo~0_combout\,
	datac => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(13),
	datad => \cpu|R_src2_use_imm~regout\,
	combout => \cpu|R_src2_lo[13]~7_combout\);

-- Location: LCFF_X28_Y16_N25
\cpu|E_src2[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|R_src2_lo[13]~7_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src2\(13));

-- Location: LCCOMB_X28_Y16_N22
\cpu|E_src1[12]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_src1[12]~4_combout\ = (\cpu|R_src1~40_combout\ & ((\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(12)))) # (!\cpu|R_src1~40_combout\ & (\cpu|D_iw\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(16),
	datab => \cpu|R_src1~40_combout\,
	datad => \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(12),
	combout => \cpu|E_src1[12]~4_combout\);

-- Location: LCCOMB_X28_Y16_N16
\cpu|E_src1[9]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_src1[9]~7_combout\ = (\cpu|R_src1~40_combout\ & ((\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(9)))) # (!\cpu|R_src1~40_combout\ & (\cpu|D_iw\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(13),
	datab => \cpu|R_src1~40_combout\,
	datad => \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(9),
	combout => \cpu|E_src1[9]~7_combout\);

-- Location: LCCOMB_X27_Y17_N8
\cpu|F_pc_plus_one[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|F_pc_plus_one[4]~8_combout\ = (\cpu|F_pc\(4) & (\cpu|F_pc_plus_one[3]~7\ $ (GND))) # (!\cpu|F_pc\(4) & (!\cpu|F_pc_plus_one[3]~7\ & VCC))
-- \cpu|F_pc_plus_one[4]~9\ = CARRY((\cpu|F_pc\(4) & !\cpu|F_pc_plus_one[3]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|F_pc\(4),
	datad => VCC,
	cin => \cpu|F_pc_plus_one[3]~7\,
	combout => \cpu|F_pc_plus_one[4]~8_combout\,
	cout => \cpu|F_pc_plus_one[4]~9\);

-- Location: LCCOMB_X27_Y17_N10
\cpu|F_pc_plus_one[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|F_pc_plus_one[5]~10_combout\ = (\cpu|F_pc\(5) & (!\cpu|F_pc_plus_one[4]~9\)) # (!\cpu|F_pc\(5) & ((\cpu|F_pc_plus_one[4]~9\) # (GND)))
-- \cpu|F_pc_plus_one[5]~11\ = CARRY((!\cpu|F_pc_plus_one[4]~9\) # (!\cpu|F_pc\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|F_pc\(5),
	datad => VCC,
	cin => \cpu|F_pc_plus_one[4]~9\,
	combout => \cpu|F_pc_plus_one[5]~10_combout\,
	cout => \cpu|F_pc_plus_one[5]~11\);

-- Location: LCCOMB_X27_Y17_N12
\cpu|F_pc_plus_one[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|F_pc_plus_one[6]~12_combout\ = (\cpu|F_pc\(6) & (\cpu|F_pc_plus_one[5]~11\ $ (GND))) # (!\cpu|F_pc\(6) & (!\cpu|F_pc_plus_one[5]~11\ & VCC))
-- \cpu|F_pc_plus_one[6]~13\ = CARRY((\cpu|F_pc\(6) & !\cpu|F_pc_plus_one[5]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|F_pc\(6),
	datad => VCC,
	cin => \cpu|F_pc_plus_one[5]~11\,
	combout => \cpu|F_pc_plus_one[6]~12_combout\,
	cout => \cpu|F_pc_plus_one[6]~13\);

-- Location: LCCOMB_X27_Y17_N14
\cpu|F_pc_plus_one[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|F_pc_plus_one[7]~14_combout\ = (\cpu|F_pc\(7) & (!\cpu|F_pc_plus_one[6]~13\)) # (!\cpu|F_pc\(7) & ((\cpu|F_pc_plus_one[6]~13\) # (GND)))
-- \cpu|F_pc_plus_one[7]~15\ = CARRY((!\cpu|F_pc_plus_one[6]~13\) # (!\cpu|F_pc\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cpu|F_pc\(7),
	datad => VCC,
	cin => \cpu|F_pc_plus_one[6]~13\,
	combout => \cpu|F_pc_plus_one[7]~14_combout\,
	cout => \cpu|F_pc_plus_one[7]~15\);

-- Location: LCFF_X28_Y16_N17
\cpu|E_src1[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_src1[9]~7_combout\,
	sdata => \cpu|F_pc_plus_one[7]~14_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|R_src1~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src1\(9));

-- Location: LCCOMB_X20_Y18_N8
\width_adapter|width_adapter|ShiftLeft2~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|ShiftLeft2~12_combout\ = (\cmd_xbar_mux_001|saved_grant\(0) & (\cmd_xbar_mux_001|src_data\(38) & \cpu|d_writedata\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|saved_grant\(0),
	datac => \cmd_xbar_mux_001|src_data\(38),
	datad => \cpu|d_writedata\(13),
	combout => \width_adapter|width_adapter|ShiftLeft2~12_combout\);

-- Location: M4K_X13_Y19
\memory|the_altsyncram|auto_generated|ram_block1a41\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "HostSystem_memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 4,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 41,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 64,
	port_a_write_enable_clear => "none",
	port_b_address_width => 10,
	port_b_data_width => 4,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \memory|wren~0_combout\,
	clk0 => \clk_clk~clkctrl_outclk\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a41_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a41_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a41_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a41_PORTADATAOUT_bus\);

-- Location: LCCOMB_X21_Y18_N26
\width_adapter|width_adapter|data_reg~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|data_reg~75_combout\ = (\width_adapter|width_adapter|out_data\(11) & (!\cmd_xbar_mux_001|saved_grant\(0) & !\cmd_xbar_mux_001|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \width_adapter|width_adapter|out_data\(11),
	datac => \cmd_xbar_mux_001|saved_grant\(0),
	datad => \cmd_xbar_mux_001|saved_grant\(1),
	combout => \width_adapter|width_adapter|data_reg~75_combout\);

-- Location: LCFF_X21_Y18_N27
\width_adapter|width_adapter|data_reg[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \width_adapter|width_adapter|data_reg~75_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \width_adapter|width_adapter|always8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter|width_adapter|data_reg\(11));

-- Location: LCCOMB_X25_Y14_N18
\cpu|d_writedata[27]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|d_writedata[27]~6_combout\ = (\cpu|Equal132~0_combout\ & ((\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3)))) # (!\cpu|Equal132~0_combout\ & (\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Equal132~0_combout\,
	datab => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(11),
	datad => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	combout => \cpu|d_writedata[27]~6_combout\);

-- Location: LCCOMB_X24_Y14_N0
\cpu|d_writedata[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|d_writedata[11]~feeder_combout\ = \cpu|d_writedata[27]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|d_writedata[27]~6_combout\,
	combout => \cpu|d_writedata[11]~feeder_combout\);

-- Location: LCFF_X24_Y14_N1
\cpu|d_writedata[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|d_writedata[11]~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|d_writedata\(11));

-- Location: LCCOMB_X21_Y18_N12
\width_adapter|width_adapter|out_data[11]\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|out_data\(11) = (\width_adapter|width_adapter|data_reg\(11)) # ((\cmd_xbar_mux_001|saved_grant\(0) & (!\cmd_xbar_mux_001|src_data\(38) & \cpu|d_writedata\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|saved_grant\(0),
	datab => \width_adapter|width_adapter|data_reg\(11),
	datac => \cmd_xbar_mux_001|src_data\(38),
	datad => \cpu|d_writedata\(11),
	combout => \width_adapter|width_adapter|out_data\(11));

-- Location: LCCOMB_X21_Y18_N0
\width_adapter|width_adapter|data_reg~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|data_reg~77_combout\ = (\width_adapter|width_adapter|out_data\(12) & (!\cmd_xbar_mux_001|saved_grant\(0) & !\cmd_xbar_mux_001|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \width_adapter|width_adapter|out_data\(12),
	datac => \cmd_xbar_mux_001|saved_grant\(0),
	datad => \cmd_xbar_mux_001|saved_grant\(1),
	combout => \width_adapter|width_adapter|data_reg~77_combout\);

-- Location: LCFF_X21_Y18_N1
\width_adapter|width_adapter|data_reg[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \width_adapter|width_adapter|data_reg~77_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \width_adapter|width_adapter|always8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter|width_adapter|data_reg\(12));

-- Location: LCCOMB_X21_Y18_N6
\width_adapter|width_adapter|out_data[12]\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|out_data\(12) = (\width_adapter|width_adapter|data_reg\(12)) # ((\cmd_xbar_mux_001|saved_grant\(0) & (\cpu|d_writedata\(12) & !\cmd_xbar_mux_001|src_data\(38))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|saved_grant\(0),
	datab => \cpu|d_writedata\(12),
	datac => \cmd_xbar_mux_001|src_data\(38),
	datad => \width_adapter|width_adapter|data_reg\(12),
	combout => \width_adapter|width_adapter|out_data\(12));

-- Location: LCCOMB_X20_Y18_N4
\width_adapter|width_adapter|data_reg~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|data_reg~76_combout\ = (\width_adapter|width_adapter|out_data\(13) & (!\cmd_xbar_mux_001|saved_grant\(0) & !\cmd_xbar_mux_001|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \width_adapter|width_adapter|out_data\(13),
	datac => \cmd_xbar_mux_001|saved_grant\(0),
	datad => \cmd_xbar_mux_001|saved_grant\(1),
	combout => \width_adapter|width_adapter|data_reg~76_combout\);

-- Location: LCFF_X20_Y18_N5
\width_adapter|width_adapter|data_reg[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \width_adapter|width_adapter|data_reg~76_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \width_adapter|width_adapter|always8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter|width_adapter|data_reg\(13));

-- Location: LCCOMB_X20_Y18_N10
\width_adapter|width_adapter|out_data[13]\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|out_data\(13) = (\width_adapter|width_adapter|data_reg\(13)) # ((\cmd_xbar_mux_001|saved_grant\(0) & (!\cmd_xbar_mux_001|src_data\(38) & \cpu|d_writedata\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|saved_grant\(0),
	datab => \width_adapter|width_adapter|data_reg\(13),
	datac => \cmd_xbar_mux_001|src_data\(38),
	datad => \cpu|d_writedata\(13),
	combout => \width_adapter|width_adapter|out_data\(13));

-- Location: M4K_X13_Y18
\memory|the_altsyncram|auto_generated|ram_block1a9\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "HostSystem_memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 4,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 64,
	port_a_write_enable_clear => "none",
	port_b_address_width => 10,
	port_b_data_width => 4,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \memory|wren~0_combout\,
	clk0 => \clk_clk~clkctrl_outclk\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a9_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a9_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus\);

-- Location: LCCOMB_X14_Y19_N4
\width_adapter_001|width_adapter_001|out_data[9]\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter_001|width_adapter_001|out_data\(9) = (\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]~regout\ & ((\memory|the_altsyncram|auto_generated|q_a\(9)) # 
-- ((\memory|the_altsyncram|auto_generated|q_a\(41) & \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]~regout\)))) # 
-- (!\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]~regout\ & (\memory|the_altsyncram|auto_generated|q_a\(41) & 
-- (\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]~regout\,
	datab => \memory|the_altsyncram|auto_generated|q_a\(41),
	datac => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]~regout\,
	datad => \memory|the_altsyncram|auto_generated|q_a\(9),
	combout => \width_adapter_001|width_adapter_001|out_data\(9));

-- Location: LCFF_X14_Y19_N5
\cpu|D_iw[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \width_adapter_001|width_adapter_001|out_data\(9),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|D_iw\(9));

-- Location: LCCOMB_X29_Y16_N4
\cpu|E_src1[5]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_src1[5]~11_combout\ = (\cpu|R_src1~40_combout\ & ((\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(5)))) # (!\cpu|R_src1~40_combout\ & (\cpu|D_iw\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_src1~40_combout\,
	datab => \cpu|D_iw\(9),
	datad => \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(5),
	combout => \cpu|E_src1[5]~11_combout\);

-- Location: LCFF_X29_Y16_N5
\cpu|E_src1[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_src1[5]~11_combout\,
	sdata => \cpu|F_pc_plus_one[3]~6_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|R_src1~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src1\(5));

-- Location: LCCOMB_X29_Y14_N2
\cpu|R_src2_lo[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|R_src2_lo[3]~4_combout\ = (!\cpu|R_src2_lo~0_combout\ & ((\cpu|R_src2_use_imm~regout\ & ((\cpu|D_iw\(9)))) # (!\cpu|R_src2_use_imm~regout\ & (\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	datab => \cpu|R_src2_lo~0_combout\,
	datac => \cpu|D_iw\(9),
	datad => \cpu|R_src2_use_imm~regout\,
	combout => \cpu|R_src2_lo[3]~4_combout\);

-- Location: LCFF_X29_Y14_N3
\cpu|E_src2[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|R_src2_lo[3]~4_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src2\(3));

-- Location: LCCOMB_X28_Y14_N6
\cpu|R_src2_lo[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|R_src2_lo[1]~2_combout\ = (!\cpu|R_src2_lo~0_combout\ & ((\cpu|R_src2_use_imm~regout\ & (\cpu|D_iw\(7))) # (!\cpu|R_src2_use_imm~regout\ & ((\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(7),
	datab => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	datac => \cpu|R_src2_use_imm~regout\,
	datad => \cpu|R_src2_lo~0_combout\,
	combout => \cpu|R_src2_lo[1]~2_combout\);

-- Location: LCFF_X28_Y14_N7
\cpu|E_src2[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|R_src2_lo[1]~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src2\(1));

-- Location: LCCOMB_X29_Y14_N16
\cpu|Add1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add1~0_combout\ = (\cpu|E_src2\(0) & (\cpu|E_src1\(0) $ (VCC))) # (!\cpu|E_src2\(0) & ((\cpu|E_src1\(0)) # (GND)))
-- \cpu|Add1~1\ = CARRY((\cpu|E_src1\(0)) # (!\cpu|E_src2\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src2\(0),
	datab => \cpu|E_src1\(0),
	datad => VCC,
	combout => \cpu|Add1~0_combout\,
	cout => \cpu|Add1~1\);

-- Location: LCCOMB_X29_Y14_N18
\cpu|Add1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add1~2_combout\ = (\cpu|E_src1\(1) & ((\cpu|E_src2\(1) & (!\cpu|Add1~1\)) # (!\cpu|E_src2\(1) & (\cpu|Add1~1\ & VCC)))) # (!\cpu|E_src1\(1) & ((\cpu|E_src2\(1) & ((\cpu|Add1~1\) # (GND))) # (!\cpu|E_src2\(1) & (!\cpu|Add1~1\))))
-- \cpu|Add1~3\ = CARRY((\cpu|E_src1\(1) & (\cpu|E_src2\(1) & !\cpu|Add1~1\)) # (!\cpu|E_src1\(1) & ((\cpu|E_src2\(1)) # (!\cpu|Add1~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1\(1),
	datab => \cpu|E_src2\(1),
	datad => VCC,
	cin => \cpu|Add1~1\,
	combout => \cpu|Add1~2_combout\,
	cout => \cpu|Add1~3\);

-- Location: LCCOMB_X29_Y14_N20
\cpu|Add1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add1~4_combout\ = ((\cpu|E_src2\(2) $ (\cpu|E_src1\(2) $ (\cpu|Add1~3\)))) # (GND)
-- \cpu|Add1~5\ = CARRY((\cpu|E_src2\(2) & (\cpu|E_src1\(2) & !\cpu|Add1~3\)) # (!\cpu|E_src2\(2) & ((\cpu|E_src1\(2)) # (!\cpu|Add1~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src2\(2),
	datab => \cpu|E_src1\(2),
	datad => VCC,
	cin => \cpu|Add1~3\,
	combout => \cpu|Add1~4_combout\,
	cout => \cpu|Add1~5\);

-- Location: LCCOMB_X29_Y14_N22
\cpu|Add1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add1~6_combout\ = (\cpu|E_src1\(3) & ((\cpu|E_src2\(3) & (!\cpu|Add1~5\)) # (!\cpu|E_src2\(3) & (\cpu|Add1~5\ & VCC)))) # (!\cpu|E_src1\(3) & ((\cpu|E_src2\(3) & ((\cpu|Add1~5\) # (GND))) # (!\cpu|E_src2\(3) & (!\cpu|Add1~5\))))
-- \cpu|Add1~7\ = CARRY((\cpu|E_src1\(3) & (\cpu|E_src2\(3) & !\cpu|Add1~5\)) # (!\cpu|E_src1\(3) & ((\cpu|E_src2\(3)) # (!\cpu|Add1~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1\(3),
	datab => \cpu|E_src2\(3),
	datad => VCC,
	cin => \cpu|Add1~5\,
	combout => \cpu|Add1~6_combout\,
	cout => \cpu|Add1~7\);

-- Location: LCCOMB_X29_Y14_N24
\cpu|Add1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add1~8_combout\ = ((\cpu|E_src2\(4) $ (\cpu|E_src1\(4) $ (\cpu|Add1~7\)))) # (GND)
-- \cpu|Add1~9\ = CARRY((\cpu|E_src2\(4) & (\cpu|E_src1\(4) & !\cpu|Add1~7\)) # (!\cpu|E_src2\(4) & ((\cpu|E_src1\(4)) # (!\cpu|Add1~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src2\(4),
	datab => \cpu|E_src1\(4),
	datad => VCC,
	cin => \cpu|Add1~7\,
	combout => \cpu|Add1~8_combout\,
	cout => \cpu|Add1~9\);

-- Location: LCCOMB_X29_Y14_N26
\cpu|Add1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add1~10_combout\ = (\cpu|E_src2\(5) & ((\cpu|E_src1\(5) & (!\cpu|Add1~9\)) # (!\cpu|E_src1\(5) & ((\cpu|Add1~9\) # (GND))))) # (!\cpu|E_src2\(5) & ((\cpu|E_src1\(5) & (\cpu|Add1~9\ & VCC)) # (!\cpu|E_src1\(5) & (!\cpu|Add1~9\))))
-- \cpu|Add1~11\ = CARRY((\cpu|E_src2\(5) & ((!\cpu|Add1~9\) # (!\cpu|E_src1\(5)))) # (!\cpu|E_src2\(5) & (!\cpu|E_src1\(5) & !\cpu|Add1~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src2\(5),
	datab => \cpu|E_src1\(5),
	datad => VCC,
	cin => \cpu|Add1~9\,
	combout => \cpu|Add1~10_combout\,
	cout => \cpu|Add1~11\);

-- Location: LCCOMB_X29_Y14_N30
\cpu|Add1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add1~14_combout\ = (\cpu|E_src2\(7) & ((\cpu|E_src1\(7) & (!\cpu|Add1~13\)) # (!\cpu|E_src1\(7) & ((\cpu|Add1~13\) # (GND))))) # (!\cpu|E_src2\(7) & ((\cpu|E_src1\(7) & (\cpu|Add1~13\ & VCC)) # (!\cpu|E_src1\(7) & (!\cpu|Add1~13\))))
-- \cpu|Add1~15\ = CARRY((\cpu|E_src2\(7) & ((!\cpu|Add1~13\) # (!\cpu|E_src1\(7)))) # (!\cpu|E_src2\(7) & (!\cpu|E_src1\(7) & !\cpu|Add1~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src2\(7),
	datab => \cpu|E_src1\(7),
	datad => VCC,
	cin => \cpu|Add1~13\,
	combout => \cpu|Add1~14_combout\,
	cout => \cpu|Add1~15\);

-- Location: LCCOMB_X29_Y13_N0
\cpu|Add1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add1~16_combout\ = ((\cpu|E_src1\(8) $ (\cpu|E_src2\(8) $ (\cpu|Add1~15\)))) # (GND)
-- \cpu|Add1~17\ = CARRY((\cpu|E_src1\(8) & ((!\cpu|Add1~15\) # (!\cpu|E_src2\(8)))) # (!\cpu|E_src1\(8) & (!\cpu|E_src2\(8) & !\cpu|Add1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1\(8),
	datab => \cpu|E_src2\(8),
	datad => VCC,
	cin => \cpu|Add1~15\,
	combout => \cpu|Add1~16_combout\,
	cout => \cpu|Add1~17\);

-- Location: LCCOMB_X29_Y13_N2
\cpu|Add1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add1~18_combout\ = (\cpu|E_src2\(9) & ((\cpu|E_src1\(9) & (!\cpu|Add1~17\)) # (!\cpu|E_src1\(9) & ((\cpu|Add1~17\) # (GND))))) # (!\cpu|E_src2\(9) & ((\cpu|E_src1\(9) & (\cpu|Add1~17\ & VCC)) # (!\cpu|E_src1\(9) & (!\cpu|Add1~17\))))
-- \cpu|Add1~19\ = CARRY((\cpu|E_src2\(9) & ((!\cpu|Add1~17\) # (!\cpu|E_src1\(9)))) # (!\cpu|E_src2\(9) & (!\cpu|E_src1\(9) & !\cpu|Add1~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src2\(9),
	datab => \cpu|E_src1\(9),
	datad => VCC,
	cin => \cpu|Add1~17\,
	combout => \cpu|Add1~18_combout\,
	cout => \cpu|Add1~19\);

-- Location: LCCOMB_X28_Y17_N24
\cpu|F_pc[7]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|F_pc[7]~5_combout\ = (\cpu|E_alu_sub~regout\ & ((\cpu|Add1~18_combout\))) # (!\cpu|E_alu_sub~regout\ & (\cpu|Add2~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Add2~18_combout\,
	datab => \cpu|E_alu_sub~regout\,
	datad => \cpu|Add1~18_combout\,
	combout => \cpu|F_pc[7]~5_combout\);

-- Location: LCCOMB_X25_Y19_N30
\cpu|D_ctrl_break~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_break~0_combout\ = (\cpu|Equal2~0_combout\ & (\cpu|Equal2~9_combout\ & (\cpu|D_iw\(16) & \cpu|D_iw\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Equal2~0_combout\,
	datab => \cpu|Equal2~9_combout\,
	datac => \cpu|D_iw\(16),
	datad => \cpu|D_iw\(13),
	combout => \cpu|D_ctrl_break~0_combout\);

-- Location: LCCOMB_X25_Y19_N0
\cpu|D_ctrl_break~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_break~1_combout\ = (\cpu|D_iw\(15) & (\cpu|D_ctrl_break~0_combout\ & (!\cpu|D_iw\(12) & !\cpu|D_iw\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(15),
	datab => \cpu|D_ctrl_break~0_combout\,
	datac => \cpu|D_iw\(12),
	datad => \cpu|D_iw\(14),
	combout => \cpu|D_ctrl_break~1_combout\);

-- Location: LCFF_X25_Y19_N1
\cpu|R_ctrl_break\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|D_ctrl_break~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|R_ctrl_break~regout\);

-- Location: LCCOMB_X24_Y17_N26
\cpu|D_ctrl_exception~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_exception~0_combout\ = (\cpu|D_iw\(2)) # (((\cpu|D_iw\(14) & !\cpu|D_iw\(15))) # (!\cpu|D_iw\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(2),
	datab => \cpu|D_iw\(13),
	datac => \cpu|D_iw\(14),
	datad => \cpu|D_iw\(15),
	combout => \cpu|D_ctrl_exception~0_combout\);

-- Location: LCCOMB_X24_Y17_N6
\cpu|D_ctrl_exception~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_exception~2_combout\ = (\cpu|D_ctrl_exception~1_combout\) # ((\cpu|D_ctrl_exception~0_combout\) # ((\cpu|D_iw\(16)) # (!\cpu|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_ctrl_exception~1_combout\,
	datab => \cpu|D_ctrl_exception~0_combout\,
	datac => \cpu|Equal2~0_combout\,
	datad => \cpu|D_iw\(16),
	combout => \cpu|D_ctrl_exception~2_combout\);

-- Location: LCCOMB_X24_Y18_N24
\cpu|D_ctrl_exception~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_exception~4_combout\ = (\cpu|D_iw\(13) & (((!\cpu|D_iw\(14) & \cpu|D_iw\(11))) # (!\cpu|D_iw\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(14),
	datab => \cpu|D_iw\(13),
	datac => \cpu|D_iw\(12),
	datad => \cpu|D_iw\(11),
	combout => \cpu|D_ctrl_exception~4_combout\);

-- Location: LCCOMB_X24_Y18_N30
\cpu|Equal101~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Equal101~3_combout\ = (!\cpu|D_iw\(15) & \cpu|D_iw\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu|D_iw\(15),
	datad => \cpu|D_iw\(16),
	combout => \cpu|Equal101~3_combout\);

-- Location: LCCOMB_X24_Y18_N2
\cpu|D_ctrl_exception~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_exception~5_combout\ = (\cpu|Equal2~9_combout\ & (\cpu|D_ctrl_exception~4_combout\ & (\cpu|Equal2~0_combout\ & \cpu|Equal101~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Equal2~9_combout\,
	datab => \cpu|D_ctrl_exception~4_combout\,
	datac => \cpu|Equal2~0_combout\,
	datad => \cpu|Equal101~3_combout\,
	combout => \cpu|D_ctrl_exception~5_combout\);

-- Location: LCCOMB_X25_Y19_N16
\cpu|D_ctrl_exception~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_exception~3_combout\ = (\cpu|D_iw\(12)) # (((!\cpu|D_iw\(14)) # (!\cpu|D_iw\(15))) # (!\cpu|D_ctrl_break~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(12),
	datab => \cpu|D_ctrl_break~0_combout\,
	datac => \cpu|D_iw\(15),
	datad => \cpu|D_iw\(14),
	combout => \cpu|D_ctrl_exception~3_combout\);

-- Location: LCCOMB_X25_Y19_N14
\cpu|D_ctrl_exception\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_exception~combout\ = (\cpu|Equal2~11_combout\) # (((\cpu|D_ctrl_exception~5_combout\) # (!\cpu|D_ctrl_exception~3_combout\)) # (!\cpu|D_ctrl_exception~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Equal2~11_combout\,
	datab => \cpu|D_ctrl_exception~2_combout\,
	datac => \cpu|D_ctrl_exception~5_combout\,
	datad => \cpu|D_ctrl_exception~3_combout\,
	combout => \cpu|D_ctrl_exception~combout\);

-- Location: LCFF_X25_Y19_N15
\cpu|R_ctrl_exception\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|D_ctrl_exception~combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|R_ctrl_exception~regout\);

-- Location: LCCOMB_X28_Y17_N14
\cpu|W_status_reg_pie_inst_nxt~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_status_reg_pie_inst_nxt~2_combout\ = (\cpu|R_ctrl_break~regout\) # (\cpu|R_ctrl_exception~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu|R_ctrl_break~regout\,
	datad => \cpu|R_ctrl_exception~regout\,
	combout => \cpu|W_status_reg_pie_inst_nxt~2_combout\);

-- Location: LCCOMB_X25_Y19_N10
\cpu|Equal101~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Equal101~4_combout\ = (\cpu|D_iw\(11) & (\cpu|Equal2~9_combout\ & (!\cpu|D_iw\(16) & \cpu|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(11),
	datab => \cpu|Equal2~9_combout\,
	datac => \cpu|D_iw\(16),
	datad => \cpu|Equal2~0_combout\,
	combout => \cpu|Equal101~4_combout\);

-- Location: LCCOMB_X25_Y19_N24
\cpu|Equal101~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Equal101~5_combout\ = (!\cpu|D_iw\(12) & (!\cpu|D_iw\(13) & (!\cpu|D_iw\(15) & \cpu|Equal101~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(12),
	datab => \cpu|D_iw\(13),
	datac => \cpu|D_iw\(15),
	datad => \cpu|Equal101~4_combout\,
	combout => \cpu|Equal101~5_combout\);

-- Location: LCCOMB_X25_Y19_N26
\cpu|D_ctrl_uncond_cti_non_br~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_uncond_cti_non_br~0_combout\ = (!\cpu|D_iw\(12) & (\cpu|Equal101~4_combout\ & ((\cpu|D_iw\(13)) # (\cpu|D_iw\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(12),
	datab => \cpu|D_iw\(13),
	datac => \cpu|D_iw\(15),
	datad => \cpu|Equal101~4_combout\,
	combout => \cpu|D_ctrl_uncond_cti_non_br~0_combout\);

-- Location: LCCOMB_X25_Y16_N24
\cpu|D_ctrl_uncond_cti_non_br~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_uncond_cti_non_br~1_combout\ = (\cpu|D_ctrl_jmp_direct~0_combout\) # ((\cpu|Equal101~5_combout\) # (\cpu|D_ctrl_uncond_cti_non_br~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_ctrl_jmp_direct~0_combout\,
	datac => \cpu|Equal101~5_combout\,
	datad => \cpu|D_ctrl_uncond_cti_non_br~0_combout\,
	combout => \cpu|D_ctrl_uncond_cti_non_br~1_combout\);

-- Location: LCFF_X25_Y16_N25
\cpu|R_ctrl_uncond_cti_non_br\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|D_ctrl_uncond_cti_non_br~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|R_ctrl_uncond_cti_non_br~regout\);

-- Location: LCCOMB_X27_Y19_N18
\cpu|D_logic_op_raw[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_logic_op_raw[0]~1_combout\ = (\cpu|Equal2~0_combout\ & ((\cpu|Equal2~9_combout\ & (\cpu|D_iw\(14))) # (!\cpu|Equal2~9_combout\ & ((\cpu|D_iw\(3)))))) # (!\cpu|Equal2~0_combout\ & (((\cpu|D_iw\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Equal2~0_combout\,
	datab => \cpu|Equal2~9_combout\,
	datac => \cpu|D_iw\(14),
	datad => \cpu|D_iw\(3),
	combout => \cpu|D_logic_op_raw[0]~1_combout\);

-- Location: LCFF_X27_Y19_N19
\cpu|R_compare_op[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|D_logic_op_raw[0]~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|R_compare_op\(0));

-- Location: LCCOMB_X27_Y14_N24
\cpu|E_src2[30]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_src2[30]~1_combout\ = (\cpu|R_src2_use_imm~regout\ & (\cpu|D_iw\(21))) # (!\cpu|R_src2_use_imm~regout\ & ((\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(21),
	datab => \cpu|R_src2_use_imm~regout\,
	datad => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(30),
	combout => \cpu|E_src2[30]~1_combout\);

-- Location: LCFF_X27_Y20_N21
\cpu|D_iw[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \width_adapter_001|width_adapter_001|out_data\(20),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|D_iw\(20));

-- Location: LCFF_X27_Y14_N25
\cpu|E_src2[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_src2[30]~1_combout\,
	sdata => \cpu|D_iw\(20),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu|R_src2_hi~2_combout\,
	sload => \cpu|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src2\(30));

-- Location: LCCOMB_X29_Y15_N26
\cpu|E_logic_result[30]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_logic_result[30]~18_combout\ = (\cpu|E_src1\(30) & (\cpu|R_logic_op\(1) $ (((\cpu|E_src2\(30) & \cpu|R_logic_op\(0)))))) # (!\cpu|E_src1\(30) & ((\cpu|E_src2\(30) & (\cpu|R_logic_op\(1))) # (!\cpu|E_src2\(30) & (!\cpu|R_logic_op\(1) & 
-- !\cpu|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1\(30),
	datab => \cpu|E_src2\(30),
	datac => \cpu|R_logic_op\(1),
	datad => \cpu|R_logic_op\(0),
	combout => \cpu|E_logic_result[30]~18_combout\);

-- Location: LCCOMB_X27_Y14_N2
\cpu|E_src2[29]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_src2[29]~2_combout\ = (\cpu|R_src2_use_imm~regout\ & (\cpu|D_iw\(21))) # (!\cpu|R_src2_use_imm~regout\ & ((\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(21),
	datab => \cpu|R_src2_use_imm~regout\,
	datad => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(29),
	combout => \cpu|E_src2[29]~2_combout\);

-- Location: LCFF_X27_Y14_N3
\cpu|E_src2[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_src2[29]~2_combout\,
	sdata => \cpu|D_iw\(19),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu|R_src2_hi~2_combout\,
	sload => \cpu|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src2\(29));

-- Location: LCCOMB_X30_Y15_N14
\cpu|E_logic_result[29]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_logic_result[29]~19_combout\ = (\cpu|E_src1\(29) & (\cpu|R_logic_op\(1) $ (((\cpu|R_logic_op\(0) & \cpu|E_src2\(29)))))) # (!\cpu|E_src1\(29) & ((\cpu|E_src2\(29) & ((\cpu|R_logic_op\(1)))) # (!\cpu|E_src2\(29) & (!\cpu|R_logic_op\(0) & 
-- !\cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1\(29),
	datab => \cpu|R_logic_op\(0),
	datac => \cpu|E_src2\(29),
	datad => \cpu|R_logic_op\(1),
	combout => \cpu|E_logic_result[29]~19_combout\);

-- Location: LCCOMB_X30_Y15_N12
\cpu|E_logic_result[17]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_logic_result[17]~16_combout\ = (\cpu|E_src2\(17) & (\cpu|R_logic_op\(1) $ (((\cpu|E_src1\(17) & \cpu|R_logic_op\(0)))))) # (!\cpu|E_src2\(17) & ((\cpu|E_src1\(17) & ((\cpu|R_logic_op\(1)))) # (!\cpu|E_src1\(17) & (!\cpu|R_logic_op\(0) & 
-- !\cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src2\(17),
	datab => \cpu|E_src1\(17),
	datac => \cpu|R_logic_op\(0),
	datad => \cpu|R_logic_op\(1),
	combout => \cpu|E_logic_result[17]~16_combout\);

-- Location: LCCOMB_X30_Y15_N4
\cpu|Equal122~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Equal122~5_combout\ = (!\cpu|E_logic_result[31]~17_combout\ & (!\cpu|E_logic_result[30]~18_combout\ & (!\cpu|E_logic_result[29]~19_combout\ & !\cpu|E_logic_result[17]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_logic_result[31]~17_combout\,
	datab => \cpu|E_logic_result[30]~18_combout\,
	datac => \cpu|E_logic_result[29]~19_combout\,
	datad => \cpu|E_logic_result[17]~16_combout\,
	combout => \cpu|Equal122~5_combout\);

-- Location: LCCOMB_X27_Y14_N28
\cpu|E_src2[16]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_src2[16]~14_combout\ = (\cpu|R_src2_use_imm~regout\ & (\cpu|D_iw\(21))) # (!\cpu|R_src2_use_imm~regout\ & ((\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(21),
	datab => \cpu|R_src2_use_imm~regout\,
	datad => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(16),
	combout => \cpu|E_src2[16]~14_combout\);

-- Location: LCCOMB_X25_Y18_N12
\width_adapter|width_adapter|ShiftLeft2~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|ShiftLeft2~14_combout\ = (\cpu|d_writedata\(5) & (\cmd_xbar_mux_001|saved_grant\(0) & \cmd_xbar_mux_001|src_data\(38)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|d_writedata\(5),
	datab => \cmd_xbar_mux_001|saved_grant\(0),
	datad => \cmd_xbar_mux_001|src_data\(38),
	combout => \width_adapter|width_adapter|ShiftLeft2~14_combout\);

-- Location: LCCOMB_X22_Y18_N22
\width_adapter|width_adapter|ShiftLeft2~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|ShiftLeft2~19_combout\ = (\cpu|d_writedata\(6) & (\cmd_xbar_mux_001|saved_grant\(0) & \cmd_xbar_mux_001|src_data\(38)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|d_writedata\(6),
	datac => \cmd_xbar_mux_001|saved_grant\(0),
	datad => \cmd_xbar_mux_001|src_data\(38),
	combout => \width_adapter|width_adapter|ShiftLeft2~19_combout\);

-- Location: LCCOMB_X25_Y20_N24
\width_adapter|width_adapter|ShiftLeft2~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|ShiftLeft2~20_combout\ = (\cmd_xbar_mux_001|saved_grant\(0) & (\cpu|d_writedata\(7) & \cmd_xbar_mux_001|src_data\(38)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|saved_grant\(0),
	datac => \cpu|d_writedata\(7),
	datad => \cmd_xbar_mux_001|src_data\(38),
	combout => \width_adapter|width_adapter|ShiftLeft2~20_combout\);

-- Location: M4K_X26_Y22
\memory|the_altsyncram|auto_generated|ram_block1a34\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "HostSystem_memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 4,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 34,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 64,
	port_a_write_enable_clear => "none",
	port_b_address_width => 10,
	port_b_data_width => 4,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \memory|wren~0_combout\,
	clk0 => \clk_clk~clkctrl_outclk\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a34_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a34_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a34_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a34_PORTADATAOUT_bus\);

-- Location: LCCOMB_X21_Y18_N2
\width_adapter|width_adapter|data_reg~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|data_reg~84_combout\ = (!\cmd_xbar_mux_001|saved_grant\(0) & (\width_adapter|width_adapter|out_data\(7) & !\cmd_xbar_mux_001|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|saved_grant\(0),
	datac => \width_adapter|width_adapter|out_data\(7),
	datad => \cmd_xbar_mux_001|saved_grant\(1),
	combout => \width_adapter|width_adapter|data_reg~84_combout\);

-- Location: LCFF_X21_Y18_N3
\width_adapter|width_adapter|data_reg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \width_adapter|width_adapter|data_reg~84_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \width_adapter|width_adapter|always8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter|width_adapter|data_reg\(7));

-- Location: LCCOMB_X21_Y18_N20
\width_adapter|width_adapter|out_data[7]\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|out_data\(7) = (\width_adapter|width_adapter|data_reg\(7)) # ((\cmd_xbar_mux_001|saved_grant\(0) & (!\cmd_xbar_mux_001|src_data\(38) & \cpu|d_writedata\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|saved_grant\(0),
	datab => \width_adapter|width_adapter|data_reg\(7),
	datac => \cmd_xbar_mux_001|src_data\(38),
	datad => \cpu|d_writedata\(7),
	combout => \width_adapter|width_adapter|out_data\(7));

-- Location: M4K_X26_Y15
\memory|the_altsyncram|auto_generated|ram_block1a2\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "HostSystem_memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 4,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 64,
	port_a_write_enable_clear => "none",
	port_b_address_width => 10,
	port_b_data_width => 4,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \memory|wren~0_combout\,
	clk0 => \clk_clk~clkctrl_outclk\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a2_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a2_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: LCCOMB_X25_Y19_N18
\width_adapter_001|width_adapter_001|out_data[6]\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter_001|width_adapter_001|out_data\(6) = (\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\ & ((\memory|the_altsyncram|auto_generated|q_a\(6)) # 
-- ((\memory|the_altsyncram|auto_generated|q_a\(38) & \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]~regout\)))) # 
-- (!\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\ & (\memory|the_altsyncram|auto_generated|q_a\(38) & 
-- ((\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\,
	datab => \memory|the_altsyncram|auto_generated|q_a\(38),
	datac => \memory|the_altsyncram|auto_generated|q_a\(6),
	datad => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]~regout\,
	combout => \width_adapter_001|width_adapter_001|out_data\(6));

-- Location: LCFF_X25_Y19_N19
\cpu|D_iw[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \width_adapter_001|width_adapter_001|out_data\(6),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|D_iw\(6));

-- Location: LCFF_X27_Y14_N29
\cpu|E_src2[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_src2[16]~14_combout\,
	sdata => \cpu|D_iw\(6),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu|R_src2_hi~2_combout\,
	sload => \cpu|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src2\(16));

-- Location: LCCOMB_X30_Y14_N18
\cpu|E_logic_result[16]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_logic_result[16]~31_combout\ = (\cpu|E_src2\(16) & (\cpu|R_logic_op\(1) $ (((\cpu|R_logic_op\(0) & \cpu|E_src1\(16)))))) # (!\cpu|E_src2\(16) & ((\cpu|R_logic_op\(1) & ((\cpu|E_src1\(16)))) # (!\cpu|R_logic_op\(1) & (!\cpu|R_logic_op\(0) & 
-- !\cpu|E_src1\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_logic_op\(0),
	datab => \cpu|E_src2\(16),
	datac => \cpu|R_logic_op\(1),
	datad => \cpu|E_src1\(16),
	combout => \cpu|E_logic_result[16]~31_combout\);

-- Location: LCCOMB_X31_Y13_N30
\cpu|E_logic_result[19]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_logic_result[19]~29_combout\ = (\cpu|E_src2\(19) & (\cpu|R_logic_op\(1) $ (((\cpu|E_src1\(19) & \cpu|R_logic_op\(0)))))) # (!\cpu|E_src2\(19) & ((\cpu|R_logic_op\(1) & (\cpu|E_src1\(19))) # (!\cpu|R_logic_op\(1) & (!\cpu|E_src1\(19) & 
-- !\cpu|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src2\(19),
	datab => \cpu|R_logic_op\(1),
	datac => \cpu|E_src1\(19),
	datad => \cpu|R_logic_op\(0),
	combout => \cpu|E_logic_result[19]~29_combout\);

-- Location: LCCOMB_X30_Y13_N28
\cpu|Equal122~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Equal122~8_combout\ = (!\cpu|E_logic_result[18]~30_combout\ & (!\cpu|E_logic_result[20]~28_combout\ & (!\cpu|E_logic_result[16]~31_combout\ & !\cpu|E_logic_result[19]~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_logic_result[18]~30_combout\,
	datab => \cpu|E_logic_result[20]~28_combout\,
	datac => \cpu|E_logic_result[16]~31_combout\,
	datad => \cpu|E_logic_result[19]~29_combout\,
	combout => \cpu|Equal122~8_combout\);

-- Location: LCCOMB_X31_Y13_N20
\cpu|E_logic_result[23]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_logic_result[23]~25_combout\ = (\cpu|E_src1\(23) & (\cpu|R_logic_op\(1) $ (((\cpu|R_logic_op\(0) & \cpu|E_src2\(23)))))) # (!\cpu|E_src1\(23) & ((\cpu|E_src2\(23) & ((\cpu|R_logic_op\(1)))) # (!\cpu|E_src2\(23) & (!\cpu|R_logic_op\(0) & 
-- !\cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1\(23),
	datab => \cpu|R_logic_op\(0),
	datac => \cpu|E_src2\(23),
	datad => \cpu|R_logic_op\(1),
	combout => \cpu|E_logic_result[23]~25_combout\);

-- Location: LCCOMB_X31_Y13_N22
\cpu|Equal122~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Equal122~7_combout\ = (!\cpu|E_logic_result[21]~27_combout\ & (!\cpu|E_logic_result[22]~26_combout\ & (!\cpu|E_logic_result[24]~24_combout\ & !\cpu|E_logic_result[23]~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_logic_result[21]~27_combout\,
	datab => \cpu|E_logic_result[22]~26_combout\,
	datac => \cpu|E_logic_result[24]~24_combout\,
	datad => \cpu|E_logic_result[23]~25_combout\,
	combout => \cpu|Equal122~7_combout\);

-- Location: LCCOMB_X30_Y15_N22
\cpu|Equal122~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Equal122~9_combout\ = (\cpu|Equal122~6_combout\ & (\cpu|Equal122~5_combout\ & (\cpu|Equal122~8_combout\ & \cpu|Equal122~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Equal122~6_combout\,
	datab => \cpu|Equal122~5_combout\,
	datac => \cpu|Equal122~8_combout\,
	datad => \cpu|Equal122~7_combout\,
	combout => \cpu|Equal122~9_combout\);

-- Location: LCCOMB_X27_Y13_N30
\cpu|R_src2_lo[10]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|R_src2_lo[10]~10_combout\ = (!\cpu|R_src2_lo~0_combout\ & ((\cpu|R_src2_use_imm~regout\ & (\cpu|D_iw\(16))) # (!\cpu|R_src2_use_imm~regout\ & ((\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_src2_lo~0_combout\,
	datab => \cpu|R_src2_use_imm~regout\,
	datac => \cpu|D_iw\(16),
	datad => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(10),
	combout => \cpu|R_src2_lo[10]~10_combout\);

-- Location: LCFF_X28_Y13_N7
\cpu|E_src2[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \cpu|R_src2_lo[10]~10_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src2\(10));

-- Location: LCCOMB_X28_Y15_N10
\cpu|E_logic_result[10]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_logic_result[10]~7_combout\ = (\cpu|E_src2\(10) & (\cpu|R_logic_op\(1) $ (((\cpu|R_logic_op\(0) & \cpu|E_src1\(10)))))) # (!\cpu|E_src2\(10) & ((\cpu|R_logic_op\(1) & ((\cpu|E_src1\(10)))) # (!\cpu|R_logic_op\(1) & (!\cpu|R_logic_op\(0) & 
-- !\cpu|E_src1\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_logic_op\(0),
	datab => \cpu|E_src2\(10),
	datac => \cpu|R_logic_op\(1),
	datad => \cpu|E_src1\(10),
	combout => \cpu|E_logic_result[10]~7_combout\);

-- Location: LCCOMB_X28_Y18_N0
\cpu|Equal122~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Equal122~2_combout\ = (!\cpu|E_logic_result[11]~6_combout\ & (!\cpu|E_logic_result[8]~9_combout\ & (!\cpu|E_logic_result[9]~8_combout\ & !\cpu|E_logic_result[10]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_logic_result[11]~6_combout\,
	datab => \cpu|E_logic_result[8]~9_combout\,
	datac => \cpu|E_logic_result[9]~8_combout\,
	datad => \cpu|E_logic_result[10]~7_combout\,
	combout => \cpu|Equal122~2_combout\);

-- Location: LCCOMB_X28_Y15_N0
\cpu|E_logic_result[1]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_logic_result[1]~13_combout\ = (\cpu|E_src1\(1) & (\cpu|R_logic_op\(1) $ (((\cpu|E_src2\(1) & \cpu|R_logic_op\(0)))))) # (!\cpu|E_src1\(1) & ((\cpu|R_logic_op\(1) & (\cpu|E_src2\(1))) # (!\cpu|R_logic_op\(1) & (!\cpu|E_src2\(1) & 
-- !\cpu|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_logic_op\(1),
	datab => \cpu|E_src1\(1),
	datac => \cpu|E_src2\(1),
	datad => \cpu|R_logic_op\(0),
	combout => \cpu|E_logic_result[1]~13_combout\);

-- Location: LCCOMB_X29_Y14_N4
\cpu|E_logic_result[7]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_logic_result[7]~10_combout\ = (\cpu|E_src2\(7) & (\cpu|R_logic_op\(1) $ (((\cpu|E_src1\(7) & \cpu|R_logic_op\(0)))))) # (!\cpu|E_src2\(7) & ((\cpu|E_src1\(7) & (\cpu|R_logic_op\(1))) # (!\cpu|E_src1\(7) & (!\cpu|R_logic_op\(1) & 
-- !\cpu|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src2\(7),
	datab => \cpu|E_src1\(7),
	datac => \cpu|R_logic_op\(1),
	datad => \cpu|R_logic_op\(0),
	combout => \cpu|E_logic_result[7]~10_combout\);

-- Location: LCCOMB_X28_Y18_N14
\cpu|Equal122~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Equal122~3_combout\ = (!\cpu|E_logic_result[5]~11_combout\ & (!\cpu|E_logic_result[6]~12_combout\ & (!\cpu|E_logic_result[1]~13_combout\ & !\cpu|E_logic_result[7]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_logic_result[5]~11_combout\,
	datab => \cpu|E_logic_result[6]~12_combout\,
	datac => \cpu|E_logic_result[1]~13_combout\,
	datad => \cpu|E_logic_result[7]~10_combout\,
	combout => \cpu|Equal122~3_combout\);

-- Location: LCCOMB_X28_Y16_N8
\cpu|E_src1[13]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_src1[13]~3_combout\ = (\cpu|R_src1~40_combout\ & ((\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(13)))) # (!\cpu|R_src1~40_combout\ & (\cpu|D_iw\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(17),
	datab => \cpu|R_src1~40_combout\,
	datad => \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(13),
	combout => \cpu|E_src1[13]~3_combout\);

-- Location: LCCOMB_X29_Y13_N4
\cpu|Add1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add1~20_combout\ = ((\cpu|E_src1\(10) $ (\cpu|E_src2\(10) $ (\cpu|Add1~19\)))) # (GND)
-- \cpu|Add1~21\ = CARRY((\cpu|E_src1\(10) & ((!\cpu|Add1~19\) # (!\cpu|E_src2\(10)))) # (!\cpu|E_src1\(10) & (!\cpu|E_src2\(10) & !\cpu|Add1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1\(10),
	datab => \cpu|E_src2\(10),
	datad => VCC,
	cin => \cpu|Add1~19\,
	combout => \cpu|Add1~20_combout\,
	cout => \cpu|Add1~21\);

-- Location: LCCOMB_X29_Y13_N6
\cpu|Add1~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add1~22_combout\ = (\cpu|E_src1\(11) & ((\cpu|E_src2\(11) & (!\cpu|Add1~21\)) # (!\cpu|E_src2\(11) & (\cpu|Add1~21\ & VCC)))) # (!\cpu|E_src1\(11) & ((\cpu|E_src2\(11) & ((\cpu|Add1~21\) # (GND))) # (!\cpu|E_src2\(11) & (!\cpu|Add1~21\))))
-- \cpu|Add1~23\ = CARRY((\cpu|E_src1\(11) & (\cpu|E_src2\(11) & !\cpu|Add1~21\)) # (!\cpu|E_src1\(11) & ((\cpu|E_src2\(11)) # (!\cpu|Add1~21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1\(11),
	datab => \cpu|E_src2\(11),
	datad => VCC,
	cin => \cpu|Add1~21\,
	combout => \cpu|Add1~22_combout\,
	cout => \cpu|Add1~23\);

-- Location: LCCOMB_X29_Y13_N8
\cpu|Add1~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add1~24_combout\ = ((\cpu|E_src1\(12) $ (\cpu|E_src2\(12) $ (\cpu|Add1~23\)))) # (GND)
-- \cpu|Add1~25\ = CARRY((\cpu|E_src1\(12) & ((!\cpu|Add1~23\) # (!\cpu|E_src2\(12)))) # (!\cpu|E_src1\(12) & (!\cpu|E_src2\(12) & !\cpu|Add1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1\(12),
	datab => \cpu|E_src2\(12),
	datad => VCC,
	cin => \cpu|Add1~23\,
	combout => \cpu|Add1~24_combout\,
	cout => \cpu|Add1~25\);

-- Location: LCCOMB_X29_Y13_N10
\cpu|Add1~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add1~26_combout\ = (\cpu|E_src1\(13) & ((\cpu|E_src2\(13) & (!\cpu|Add1~25\)) # (!\cpu|E_src2\(13) & (\cpu|Add1~25\ & VCC)))) # (!\cpu|E_src1\(13) & ((\cpu|E_src2\(13) & ((\cpu|Add1~25\) # (GND))) # (!\cpu|E_src2\(13) & (!\cpu|Add1~25\))))
-- \cpu|Add1~27\ = CARRY((\cpu|E_src1\(13) & (\cpu|E_src2\(13) & !\cpu|Add1~25\)) # (!\cpu|E_src1\(13) & ((\cpu|E_src2\(13)) # (!\cpu|Add1~25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1\(13),
	datab => \cpu|E_src2\(13),
	datad => VCC,
	cin => \cpu|Add1~25\,
	combout => \cpu|Add1~26_combout\,
	cout => \cpu|Add1~27\);

-- Location: LCCOMB_X28_Y17_N30
\cpu|E_arith_result[13]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_arith_result[13]~1_combout\ = (\cpu|E_alu_sub~regout\ & ((\cpu|Add1~26_combout\))) # (!\cpu|E_alu_sub~regout\ & (\cpu|Add2~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Add2~26_combout\,
	datac => \cpu|E_alu_sub~regout\,
	datad => \cpu|Add1~26_combout\,
	combout => \cpu|E_arith_result[13]~1_combout\);

-- Location: LCCOMB_X28_Y17_N28
\cpu|F_pc_no_crst_nxt[11]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|F_pc_no_crst_nxt[11]~1_combout\ = (\cpu|F_pc_sel_nxt.10~0_combout\ & (!\cpu|F_pc_plus_one[11]~22_combout\ & (!\cpu|W_status_reg_pie_inst_nxt~2_combout\))) # (!\cpu|F_pc_sel_nxt.10~0_combout\ & (((!\cpu|E_arith_result[13]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001001010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|F_pc_sel_nxt.10~0_combout\,
	datab => \cpu|F_pc_plus_one[11]~22_combout\,
	datac => \cpu|W_status_reg_pie_inst_nxt~2_combout\,
	datad => \cpu|E_arith_result[13]~1_combout\,
	combout => \cpu|F_pc_no_crst_nxt[11]~1_combout\);

-- Location: LCFF_X30_Y19_N15
\cpu|av_ld_waiting_for_data\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|av_ld_waiting_for_data_nxt~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|av_ld_waiting_for_data~regout\);

-- Location: LCCOMB_X30_Y19_N14
\cpu|av_ld_waiting_for_data_nxt~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_ld_waiting_for_data_nxt~1_combout\ = (\cpu|av_ld_waiting_for_data_nxt~0_combout\) # ((\cpu|av_ld_waiting_for_data~regout\ & ((\cpu_data_master_translator|cpu_data_master_translator|av_waitrequest~4_combout\) # 
-- (\cpu_data_master_translator|cpu_data_master_translator|av_waitrequest~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|av_ld_waiting_for_data_nxt~0_combout\,
	datab => \cpu_data_master_translator|cpu_data_master_translator|av_waitrequest~4_combout\,
	datac => \cpu|av_ld_waiting_for_data~regout\,
	datad => \cpu_data_master_translator|cpu_data_master_translator|av_waitrequest~2_combout\,
	combout => \cpu|av_ld_waiting_for_data_nxt~1_combout\);

-- Location: LCCOMB_X30_Y19_N22
\cpu|E_ld_stall~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_ld_stall~2_combout\ = (\cpu|E_ld_stall~1_combout\ & ((\cpu|av_ld_waiting_for_data_nxt~1_combout\) # ((!\cpu|D_iw\(4) & \cpu|av_ld_aligning_data_nxt~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_ld_stall~1_combout\,
	datab => \cpu|av_ld_waiting_for_data_nxt~1_combout\,
	datac => \cpu|D_iw\(4),
	datad => \cpu|av_ld_aligning_data_nxt~2_combout\,
	combout => \cpu|E_ld_stall~2_combout\);

-- Location: LCCOMB_X30_Y18_N6
\cpu|W_valid~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_valid~0_combout\ = (\cpu|E_valid~regout\ & (!\cpu|E_stall~0_combout\ & (!\cpu|d_write_nxt~combout\ & !\cpu|E_ld_stall~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_valid~regout\,
	datab => \cpu|E_stall~0_combout\,
	datac => \cpu|d_write_nxt~combout\,
	datad => \cpu|E_ld_stall~2_combout\,
	combout => \cpu|W_valid~0_combout\);

-- Location: LCFF_X30_Y18_N7
\cpu|W_valid\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|W_valid~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|W_valid~regout\);

-- Location: LCFF_X28_Y17_N29
\cpu|F_pc[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|F_pc_no_crst_nxt[11]~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|F_pc\(11));

-- Location: LCCOMB_X27_Y17_N20
\cpu|F_pc_plus_one[10]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|F_pc_plus_one[10]~20_combout\ = (\cpu|F_pc\(10) & (\cpu|F_pc_plus_one[9]~19\ $ (GND))) # (!\cpu|F_pc\(10) & (!\cpu|F_pc_plus_one[9]~19\ & VCC))
-- \cpu|F_pc_plus_one[10]~21\ = CARRY((\cpu|F_pc\(10) & !\cpu|F_pc_plus_one[9]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cpu|F_pc\(10),
	datad => VCC,
	cin => \cpu|F_pc_plus_one[9]~19\,
	combout => \cpu|F_pc_plus_one[10]~20_combout\,
	cout => \cpu|F_pc_plus_one[10]~21\);

-- Location: LCCOMB_X27_Y17_N22
\cpu|F_pc_plus_one[11]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|F_pc_plus_one[11]~22_combout\ = \cpu|F_pc_plus_one[10]~21\ $ (!\cpu|F_pc\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \cpu|F_pc\(11),
	cin => \cpu|F_pc_plus_one[10]~21\,
	combout => \cpu|F_pc_plus_one[11]~22_combout\);

-- Location: LCFF_X28_Y16_N9
\cpu|E_src1[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_src1[13]~3_combout\,
	sdata => \cpu|F_pc_plus_one[11]~22_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|R_src1~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src1\(13));

-- Location: LCCOMB_X28_Y16_N10
\cpu|E_logic_result[13]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_logic_result[13]~4_combout\ = (\cpu|E_src1\(13) & (\cpu|R_logic_op\(1) $ (((\cpu|R_logic_op\(0) & \cpu|E_src2\(13)))))) # (!\cpu|E_src1\(13) & ((\cpu|E_src2\(13) & ((\cpu|R_logic_op\(1)))) # (!\cpu|E_src2\(13) & (!\cpu|R_logic_op\(0) & 
-- !\cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_logic_op\(0),
	datab => \cpu|E_src1\(13),
	datac => \cpu|E_src2\(13),
	datad => \cpu|R_logic_op\(1),
	combout => \cpu|E_logic_result[13]~4_combout\);

-- Location: LCCOMB_X29_Y16_N18
\cpu|E_logic_result[12]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_logic_result[12]~5_combout\ = (\cpu|E_src1\(12) & (\cpu|R_logic_op\(1) $ (((\cpu|R_logic_op\(0) & \cpu|E_src2\(12)))))) # (!\cpu|E_src1\(12) & ((\cpu|E_src2\(12) & ((\cpu|R_logic_op\(1)))) # (!\cpu|E_src2\(12) & (!\cpu|R_logic_op\(0) & 
-- !\cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_logic_op\(0),
	datab => \cpu|E_src1\(12),
	datac => \cpu|E_src2\(12),
	datad => \cpu|R_logic_op\(1),
	combout => \cpu|E_logic_result[12]~5_combout\);

-- Location: LCCOMB_X29_Y18_N24
\cpu|Equal122~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Equal122~0_combout\ = (!\cpu|E_logic_result[2]~0_combout\ & (!\cpu|E_logic_result[13]~4_combout\ & (!\cpu|E_logic_result[12]~5_combout\ & !\cpu|E_logic_result[14]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_logic_result[2]~0_combout\,
	datab => \cpu|E_logic_result[13]~4_combout\,
	datac => \cpu|E_logic_result[12]~5_combout\,
	datad => \cpu|E_logic_result[14]~3_combout\,
	combout => \cpu|Equal122~0_combout\);

-- Location: LCCOMB_X28_Y16_N12
\cpu|E_logic_result[0]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_logic_result[0]~14_combout\ = (\cpu|R_logic_op\(0) & (\cpu|E_src1\(0) & (\cpu|E_src2\(0) & !\cpu|R_logic_op\(1)))) # (!\cpu|R_logic_op\(0) & (\cpu|R_logic_op\(1) $ (((!\cpu|E_src1\(0) & !\cpu|E_src2\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_logic_op\(0),
	datab => \cpu|E_src1\(0),
	datac => \cpu|E_src2\(0),
	datad => \cpu|R_logic_op\(1),
	combout => \cpu|E_logic_result[0]~14_combout\);

-- Location: LCCOMB_X29_Y16_N10
\cpu|E_logic_result[0]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_logic_result[0]~15_combout\ = (\cpu|E_logic_result[0]~14_combout\) # ((\cpu|R_logic_op\(0) & (\cpu|R_logic_op\(1) & \cpu|Add2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_logic_op\(0),
	datab => \cpu|R_logic_op\(1),
	datac => \cpu|Add2~0_combout\,
	datad => \cpu|E_logic_result[0]~14_combout\,
	combout => \cpu|E_logic_result[0]~15_combout\);

-- Location: LCCOMB_X29_Y18_N6
\cpu|Equal122~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Equal122~1_combout\ = (!\cpu|E_logic_result[3]~1_combout\ & (!\cpu|E_logic_result[4]~2_combout\ & (\cpu|Equal122~0_combout\ & !\cpu|E_logic_result[0]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_logic_result[3]~1_combout\,
	datab => \cpu|E_logic_result[4]~2_combout\,
	datac => \cpu|Equal122~0_combout\,
	datad => \cpu|E_logic_result[0]~15_combout\,
	combout => \cpu|Equal122~1_combout\);

-- Location: LCCOMB_X28_Y18_N28
\cpu|Equal122~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Equal122~4_combout\ = (\cpu|Equal122~2_combout\ & (\cpu|Equal122~3_combout\ & \cpu|Equal122~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|Equal122~2_combout\,
	datac => \cpu|Equal122~3_combout\,
	datad => \cpu|Equal122~1_combout\,
	combout => \cpu|Equal122~4_combout\);

-- Location: LCCOMB_X27_Y19_N16
\cpu|Equal122~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Equal122~10_combout\ = (!\cpu|E_logic_result[15]~32_combout\ & (\cpu|Equal122~9_combout\ & \cpu|Equal122~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_logic_result[15]~32_combout\,
	datac => \cpu|Equal122~9_combout\,
	datad => \cpu|Equal122~4_combout\,
	combout => \cpu|Equal122~10_combout\);

-- Location: LCCOMB_X27_Y15_N0
\cpu|R_src1[31]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|R_src1[31]~46_combout\ = (!\cpu|R_src1~41_combout\ & (\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(31) & ((!\cpu|R_ctrl_jmp_direct~regout\) # (!\cpu|E_valid~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_valid~regout\,
	datab => \cpu|R_src1~41_combout\,
	datac => \cpu|R_ctrl_jmp_direct~regout\,
	datad => \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(31),
	combout => \cpu|R_src1[31]~46_combout\);

-- Location: LCFF_X27_Y15_N1
\cpu|E_src1[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|R_src1[31]~46_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src1\(31));

-- Location: LCCOMB_X28_Y15_N18
\cpu|E_arith_src1[31]\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_arith_src1\(31) = \cpu|E_src1\(31) $ (\cpu|E_invert_arith_src_msb~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu|E_src1\(31),
	datad => \cpu|E_invert_arith_src_msb~regout\,
	combout => \cpu|E_arith_src1\(31));

-- Location: LCCOMB_X30_Y14_N22
\cpu|E_src2[27]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_src2[27]~4_combout\ = (\cpu|R_src2_use_imm~regout\ & (\cpu|D_iw\(21))) # (!\cpu|R_src2_use_imm~regout\ & ((\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_src2_use_imm~regout\,
	datab => \cpu|D_iw\(21),
	datad => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(27),
	combout => \cpu|E_src2[27]~4_combout\);

-- Location: LCFF_X30_Y14_N23
\cpu|E_src2[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_src2[27]~4_combout\,
	sdata => \cpu|D_iw\(17),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu|R_src2_hi~2_combout\,
	sload => \cpu|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src2\(27));

-- Location: LCCOMB_X30_Y14_N6
\cpu|E_src2[24]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_src2[24]~7_combout\ = (\cpu|R_src2_use_imm~regout\ & (\cpu|D_iw\(21))) # (!\cpu|R_src2_use_imm~regout\ & ((\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_src2_use_imm~regout\,
	datab => \cpu|D_iw\(21),
	datad => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(24),
	combout => \cpu|E_src2[24]~7_combout\);

-- Location: LCFF_X30_Y14_N7
\cpu|E_src2[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_src2[24]~7_combout\,
	sdata => \cpu|D_iw\(14),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu|R_src2_hi~2_combout\,
	sload => \cpu|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src2\(24));

-- Location: LCCOMB_X27_Y13_N18
\cpu|R_src1[23]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|R_src1[23]~54_combout\ = (\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(23) & (!\cpu|R_src1~41_combout\ & ((!\cpu|E_valid~regout\) # (!\cpu|R_ctrl_jmp_direct~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_ctrl_jmp_direct~regout\,
	datab => \cpu|E_valid~regout\,
	datac => \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(23),
	datad => \cpu|R_src1~41_combout\,
	combout => \cpu|R_src1[23]~54_combout\);

-- Location: LCFF_X27_Y13_N19
\cpu|E_src1[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|R_src1[23]~54_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src1\(23));

-- Location: LCCOMB_X29_Y13_N24
\cpu|Add1~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add1~40_combout\ = ((\cpu|E_src1\(20) $ (\cpu|E_src2\(20) $ (\cpu|Add1~39\)))) # (GND)
-- \cpu|Add1~41\ = CARRY((\cpu|E_src1\(20) & ((!\cpu|Add1~39\) # (!\cpu|E_src2\(20)))) # (!\cpu|E_src1\(20) & (!\cpu|E_src2\(20) & !\cpu|Add1~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1\(20),
	datab => \cpu|E_src2\(20),
	datad => VCC,
	cin => \cpu|Add1~39\,
	combout => \cpu|Add1~40_combout\,
	cout => \cpu|Add1~41\);

-- Location: LCCOMB_X29_Y13_N26
\cpu|Add1~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add1~42_combout\ = (\cpu|E_src1\(21) & ((\cpu|E_src2\(21) & (!\cpu|Add1~41\)) # (!\cpu|E_src2\(21) & (\cpu|Add1~41\ & VCC)))) # (!\cpu|E_src1\(21) & ((\cpu|E_src2\(21) & ((\cpu|Add1~41\) # (GND))) # (!\cpu|E_src2\(21) & (!\cpu|Add1~41\))))
-- \cpu|Add1~43\ = CARRY((\cpu|E_src1\(21) & (\cpu|E_src2\(21) & !\cpu|Add1~41\)) # (!\cpu|E_src1\(21) & ((\cpu|E_src2\(21)) # (!\cpu|Add1~41\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1\(21),
	datab => \cpu|E_src2\(21),
	datad => VCC,
	cin => \cpu|Add1~41\,
	combout => \cpu|Add1~42_combout\,
	cout => \cpu|Add1~43\);

-- Location: LCCOMB_X29_Y13_N28
\cpu|Add1~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add1~44_combout\ = ((\cpu|E_src2\(22) $ (\cpu|E_src1\(22) $ (\cpu|Add1~43\)))) # (GND)
-- \cpu|Add1~45\ = CARRY((\cpu|E_src2\(22) & (\cpu|E_src1\(22) & !\cpu|Add1~43\)) # (!\cpu|E_src2\(22) & ((\cpu|E_src1\(22)) # (!\cpu|Add1~43\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src2\(22),
	datab => \cpu|E_src1\(22),
	datad => VCC,
	cin => \cpu|Add1~43\,
	combout => \cpu|Add1~44_combout\,
	cout => \cpu|Add1~45\);

-- Location: LCCOMB_X29_Y12_N0
\cpu|Add1~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add1~48_combout\ = ((\cpu|E_src1\(24) $ (\cpu|E_src2\(24) $ (\cpu|Add1~47\)))) # (GND)
-- \cpu|Add1~49\ = CARRY((\cpu|E_src1\(24) & ((!\cpu|Add1~47\) # (!\cpu|E_src2\(24)))) # (!\cpu|E_src1\(24) & (!\cpu|E_src2\(24) & !\cpu|Add1~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1\(24),
	datab => \cpu|E_src2\(24),
	datad => VCC,
	cin => \cpu|Add1~47\,
	combout => \cpu|Add1~48_combout\,
	cout => \cpu|Add1~49\);

-- Location: LCCOMB_X29_Y12_N2
\cpu|Add1~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add1~50_combout\ = (\cpu|E_src1\(25) & ((\cpu|E_src2\(25) & (!\cpu|Add1~49\)) # (!\cpu|E_src2\(25) & (\cpu|Add1~49\ & VCC)))) # (!\cpu|E_src1\(25) & ((\cpu|E_src2\(25) & ((\cpu|Add1~49\) # (GND))) # (!\cpu|E_src2\(25) & (!\cpu|Add1~49\))))
-- \cpu|Add1~51\ = CARRY((\cpu|E_src1\(25) & (\cpu|E_src2\(25) & !\cpu|Add1~49\)) # (!\cpu|E_src1\(25) & ((\cpu|E_src2\(25)) # (!\cpu|Add1~49\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1\(25),
	datab => \cpu|E_src2\(25),
	datad => VCC,
	cin => \cpu|Add1~49\,
	combout => \cpu|Add1~50_combout\,
	cout => \cpu|Add1~51\);

-- Location: LCCOMB_X29_Y12_N6
\cpu|Add1~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add1~54_combout\ = (\cpu|E_src1\(27) & ((\cpu|E_src2\(27) & (!\cpu|Add1~53\)) # (!\cpu|E_src2\(27) & (\cpu|Add1~53\ & VCC)))) # (!\cpu|E_src1\(27) & ((\cpu|E_src2\(27) & ((\cpu|Add1~53\) # (GND))) # (!\cpu|E_src2\(27) & (!\cpu|Add1~53\))))
-- \cpu|Add1~55\ = CARRY((\cpu|E_src1\(27) & (\cpu|E_src2\(27) & !\cpu|Add1~53\)) # (!\cpu|E_src1\(27) & ((\cpu|E_src2\(27)) # (!\cpu|Add1~53\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1\(27),
	datab => \cpu|E_src2\(27),
	datad => VCC,
	cin => \cpu|Add1~53\,
	combout => \cpu|Add1~54_combout\,
	cout => \cpu|Add1~55\);

-- Location: LCCOMB_X29_Y12_N8
\cpu|Add1~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add1~56_combout\ = ((\cpu|E_src1\(28) $ (\cpu|E_src2\(28) $ (\cpu|Add1~55\)))) # (GND)
-- \cpu|Add1~57\ = CARRY((\cpu|E_src1\(28) & ((!\cpu|Add1~55\) # (!\cpu|E_src2\(28)))) # (!\cpu|E_src1\(28) & (!\cpu|E_src2\(28) & !\cpu|Add1~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1\(28),
	datab => \cpu|E_src2\(28),
	datad => VCC,
	cin => \cpu|Add1~55\,
	combout => \cpu|Add1~56_combout\,
	cout => \cpu|Add1~57\);

-- Location: LCCOMB_X29_Y12_N14
\cpu|Add1~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add1~62_combout\ = (\cpu|E_arith_src2\(31) & ((\cpu|E_arith_src1\(31) & (!\cpu|Add1~61\)) # (!\cpu|E_arith_src1\(31) & ((\cpu|Add1~61\) # (GND))))) # (!\cpu|E_arith_src2\(31) & ((\cpu|E_arith_src1\(31) & (\cpu|Add1~61\ & VCC)) # 
-- (!\cpu|E_arith_src1\(31) & (!\cpu|Add1~61\))))
-- \cpu|Add1~63\ = CARRY((\cpu|E_arith_src2\(31) & ((!\cpu|Add1~61\) # (!\cpu|E_arith_src1\(31)))) # (!\cpu|E_arith_src2\(31) & (!\cpu|E_arith_src1\(31) & !\cpu|Add1~61\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_arith_src2\(31),
	datab => \cpu|E_arith_src1\(31),
	datad => VCC,
	cin => \cpu|Add1~61\,
	combout => \cpu|Add1~62_combout\,
	cout => \cpu|Add1~63\);

-- Location: LCCOMB_X29_Y12_N16
\cpu|Add1~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add1~64_combout\ = \cpu|Add1~63\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \cpu|Add1~63\,
	combout => \cpu|Add1~64_combout\);

-- Location: LCCOMB_X28_Y12_N14
\cpu|Add2~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add2~62_combout\ = (\cpu|E_arith_src1\(31) & ((\cpu|E_arith_src2\(31) & (\cpu|Add2~61\ & VCC)) # (!\cpu|E_arith_src2\(31) & (!\cpu|Add2~61\)))) # (!\cpu|E_arith_src1\(31) & ((\cpu|E_arith_src2\(31) & (!\cpu|Add2~61\)) # (!\cpu|E_arith_src2\(31) & 
-- ((\cpu|Add2~61\) # (GND)))))
-- \cpu|Add2~63\ = CARRY((\cpu|E_arith_src1\(31) & (!\cpu|E_arith_src2\(31) & !\cpu|Add2~61\)) # (!\cpu|E_arith_src1\(31) & ((!\cpu|Add2~61\) # (!\cpu|E_arith_src2\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_arith_src1\(31),
	datab => \cpu|E_arith_src2\(31),
	datad => VCC,
	cin => \cpu|Add2~61\,
	combout => \cpu|Add2~62_combout\,
	cout => \cpu|Add2~63\);

-- Location: LCCOMB_X28_Y12_N16
\cpu|Add2~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add2~64_combout\ = !\cpu|Add2~63\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \cpu|Add2~63\,
	combout => \cpu|Add2~64_combout\);

-- Location: LCCOMB_X28_Y12_N22
\cpu|E_arith_result[32]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_arith_result[32]~5_combout\ = (\cpu|E_alu_sub~regout\ & (\cpu|Add1~64_combout\)) # (!\cpu|E_alu_sub~regout\ & ((\cpu|Add2~64_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|E_alu_sub~regout\,
	datac => \cpu|Add1~64_combout\,
	datad => \cpu|Add2~64_combout\,
	combout => \cpu|E_arith_result[32]~5_combout\);

-- Location: LCCOMB_X27_Y19_N20
\cpu|E_cmp_result~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_cmp_result~0_combout\ = (\cpu|R_compare_op\(1) & ((\cpu|R_compare_op\(0) & (!\cpu|Equal122~10_combout\)) # (!\cpu|R_compare_op\(0) & ((\cpu|E_arith_result[32]~5_combout\))))) # (!\cpu|R_compare_op\(1) & ((\cpu|R_compare_op\(0) & 
-- ((!\cpu|E_arith_result[32]~5_combout\))) # (!\cpu|R_compare_op\(0) & (\cpu|Equal122~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101001011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_compare_op\(1),
	datab => \cpu|R_compare_op\(0),
	datac => \cpu|Equal122~10_combout\,
	datad => \cpu|E_arith_result[32]~5_combout\,
	combout => \cpu|E_cmp_result~0_combout\);

-- Location: LCFF_X27_Y19_N21
\cpu|W_cmp_result\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_cmp_result~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|W_cmp_result~regout\);

-- Location: LCCOMB_X25_Y16_N6
\cpu|F_pc_sel_nxt~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|F_pc_sel_nxt~0_combout\ = (\cpu|R_ctrl_uncond_cti_non_br~regout\) # ((\cpu|R_ctrl_br~regout\ & \cpu|W_cmp_result~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|R_ctrl_br~regout\,
	datac => \cpu|R_ctrl_uncond_cti_non_br~regout\,
	datad => \cpu|W_cmp_result~regout\,
	combout => \cpu|F_pc_sel_nxt~0_combout\);

-- Location: LCCOMB_X28_Y17_N12
\cpu|F_pc_sel_nxt.10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|F_pc_sel_nxt.10~0_combout\ = (\cpu|R_ctrl_break~regout\) # ((\cpu|R_ctrl_exception~regout\) # (!\cpu|F_pc_sel_nxt~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_ctrl_break~regout\,
	datac => \cpu|F_pc_sel_nxt~0_combout\,
	datad => \cpu|R_ctrl_exception~regout\,
	combout => \cpu|F_pc_sel_nxt.10~0_combout\);

-- Location: LCFF_X28_Y17_N25
\cpu|F_pc[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|F_pc[7]~5_combout\,
	sdata => \cpu|F_pc_plus_one[7]~14_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu|W_status_reg_pie_inst_nxt~2_combout\,
	sload => \cpu|F_pc_sel_nxt.10~0_combout\,
	ena => \cpu|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|F_pc\(7));

-- Location: LCCOMB_X27_Y17_N16
\cpu|F_pc_plus_one[8]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|F_pc_plus_one[8]~16_combout\ = (\cpu|F_pc\(8) & (\cpu|F_pc_plus_one[7]~15\ $ (GND))) # (!\cpu|F_pc\(8) & (!\cpu|F_pc_plus_one[7]~15\ & VCC))
-- \cpu|F_pc_plus_one[8]~17\ = CARRY((\cpu|F_pc\(8) & !\cpu|F_pc_plus_one[7]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cpu|F_pc\(8),
	datad => VCC,
	cin => \cpu|F_pc_plus_one[7]~15\,
	combout => \cpu|F_pc_plus_one[8]~16_combout\,
	cout => \cpu|F_pc_plus_one[8]~17\);

-- Location: LCFF_X29_Y17_N5
\cpu|F_pc[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|F_pc[8]~6_combout\,
	sdata => \cpu|F_pc_plus_one[8]~16_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu|W_status_reg_pie_inst_nxt~2_combout\,
	sload => \cpu|F_pc_sel_nxt.10~0_combout\,
	ena => \cpu|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|F_pc\(8));

-- Location: LCCOMB_X27_Y17_N18
\cpu|F_pc_plus_one[9]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|F_pc_plus_one[9]~18_combout\ = (\cpu|F_pc\(9) & (!\cpu|F_pc_plus_one[8]~17\)) # (!\cpu|F_pc\(9) & ((\cpu|F_pc_plus_one[8]~17\) # (GND)))
-- \cpu|F_pc_plus_one[9]~19\ = CARRY((!\cpu|F_pc_plus_one[8]~17\) # (!\cpu|F_pc\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|F_pc\(9),
	datad => VCC,
	cin => \cpu|F_pc_plus_one[8]~17\,
	combout => \cpu|F_pc_plus_one[9]~18_combout\,
	cout => \cpu|F_pc_plus_one[9]~19\);

-- Location: LCFF_X28_Y16_N23
\cpu|E_src1[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_src1[12]~4_combout\,
	sdata => \cpu|F_pc_plus_one[10]~20_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|R_src1~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src1\(12));

-- Location: LCCOMB_X29_Y14_N10
\cpu|R_src2_lo[5]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|R_src2_lo[5]~15_combout\ = (!\cpu|R_src2_lo~0_combout\ & ((\cpu|R_src2_use_imm~regout\ & ((\cpu|D_iw\(11)))) # (!\cpu|R_src2_use_imm~regout\ & (\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_src2_use_imm~regout\,
	datab => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	datac => \cpu|D_iw\(11),
	datad => \cpu|R_src2_lo~0_combout\,
	combout => \cpu|R_src2_lo[5]~15_combout\);

-- Location: LCFF_X29_Y14_N11
\cpu|E_src2[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|R_src2_lo[5]~15_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src2\(5));

-- Location: LCCOMB_X28_Y14_N18
\cpu|Add2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add2~2_combout\ = (\cpu|E_src2\(1) & ((\cpu|E_src1\(1) & (\cpu|Add2~1\ & VCC)) # (!\cpu|E_src1\(1) & (!\cpu|Add2~1\)))) # (!\cpu|E_src2\(1) & ((\cpu|E_src1\(1) & (!\cpu|Add2~1\)) # (!\cpu|E_src1\(1) & ((\cpu|Add2~1\) # (GND)))))
-- \cpu|Add2~3\ = CARRY((\cpu|E_src2\(1) & (!\cpu|E_src1\(1) & !\cpu|Add2~1\)) # (!\cpu|E_src2\(1) & ((!\cpu|Add2~1\) # (!\cpu|E_src1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src2\(1),
	datab => \cpu|E_src1\(1),
	datad => VCC,
	cin => \cpu|Add2~1\,
	combout => \cpu|Add2~2_combout\,
	cout => \cpu|Add2~3\);

-- Location: LCCOMB_X28_Y14_N20
\cpu|Add2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add2~4_combout\ = ((\cpu|E_src2\(2) $ (\cpu|E_src1\(2) $ (!\cpu|Add2~3\)))) # (GND)
-- \cpu|Add2~5\ = CARRY((\cpu|E_src2\(2) & ((\cpu|E_src1\(2)) # (!\cpu|Add2~3\))) # (!\cpu|E_src2\(2) & (\cpu|E_src1\(2) & !\cpu|Add2~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src2\(2),
	datab => \cpu|E_src1\(2),
	datad => VCC,
	cin => \cpu|Add2~3\,
	combout => \cpu|Add2~4_combout\,
	cout => \cpu|Add2~5\);

-- Location: LCCOMB_X28_Y14_N22
\cpu|Add2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add2~6_combout\ = (\cpu|E_src2\(3) & ((\cpu|E_src1\(3) & (\cpu|Add2~5\ & VCC)) # (!\cpu|E_src1\(3) & (!\cpu|Add2~5\)))) # (!\cpu|E_src2\(3) & ((\cpu|E_src1\(3) & (!\cpu|Add2~5\)) # (!\cpu|E_src1\(3) & ((\cpu|Add2~5\) # (GND)))))
-- \cpu|Add2~7\ = CARRY((\cpu|E_src2\(3) & (!\cpu|E_src1\(3) & !\cpu|Add2~5\)) # (!\cpu|E_src2\(3) & ((!\cpu|Add2~5\) # (!\cpu|E_src1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src2\(3),
	datab => \cpu|E_src1\(3),
	datad => VCC,
	cin => \cpu|Add2~5\,
	combout => \cpu|Add2~6_combout\,
	cout => \cpu|Add2~7\);

-- Location: LCCOMB_X28_Y14_N24
\cpu|Add2~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add2~8_combout\ = ((\cpu|E_src1\(4) $ (\cpu|E_src2\(4) $ (!\cpu|Add2~7\)))) # (GND)
-- \cpu|Add2~9\ = CARRY((\cpu|E_src1\(4) & ((\cpu|E_src2\(4)) # (!\cpu|Add2~7\))) # (!\cpu|E_src1\(4) & (\cpu|E_src2\(4) & !\cpu|Add2~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1\(4),
	datab => \cpu|E_src2\(4),
	datad => VCC,
	cin => \cpu|Add2~7\,
	combout => \cpu|Add2~8_combout\,
	cout => \cpu|Add2~9\);

-- Location: LCCOMB_X28_Y14_N28
\cpu|Add2~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add2~12_combout\ = ((\cpu|E_src2\(6) $ (\cpu|E_src1\(6) $ (!\cpu|Add2~11\)))) # (GND)
-- \cpu|Add2~13\ = CARRY((\cpu|E_src2\(6) & ((\cpu|E_src1\(6)) # (!\cpu|Add2~11\))) # (!\cpu|E_src2\(6) & (\cpu|E_src1\(6) & !\cpu|Add2~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src2\(6),
	datab => \cpu|E_src1\(6),
	datad => VCC,
	cin => \cpu|Add2~11\,
	combout => \cpu|Add2~12_combout\,
	cout => \cpu|Add2~13\);

-- Location: LCCOMB_X28_Y14_N30
\cpu|Add2~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add2~14_combout\ = (\cpu|E_src2\(7) & ((\cpu|E_src1\(7) & (\cpu|Add2~13\ & VCC)) # (!\cpu|E_src1\(7) & (!\cpu|Add2~13\)))) # (!\cpu|E_src2\(7) & ((\cpu|E_src1\(7) & (!\cpu|Add2~13\)) # (!\cpu|E_src1\(7) & ((\cpu|Add2~13\) # (GND)))))
-- \cpu|Add2~15\ = CARRY((\cpu|E_src2\(7) & (!\cpu|E_src1\(7) & !\cpu|Add2~13\)) # (!\cpu|E_src2\(7) & ((!\cpu|Add2~13\) # (!\cpu|E_src1\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src2\(7),
	datab => \cpu|E_src1\(7),
	datad => VCC,
	cin => \cpu|Add2~13\,
	combout => \cpu|Add2~14_combout\,
	cout => \cpu|Add2~15\);

-- Location: LCCOMB_X28_Y13_N4
\cpu|Add2~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add2~20_combout\ = ((\cpu|E_src2\(10) $ (\cpu|E_src1\(10) $ (!\cpu|Add2~19\)))) # (GND)
-- \cpu|Add2~21\ = CARRY((\cpu|E_src2\(10) & ((\cpu|E_src1\(10)) # (!\cpu|Add2~19\))) # (!\cpu|E_src2\(10) & (\cpu|E_src1\(10) & !\cpu|Add2~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src2\(10),
	datab => \cpu|E_src1\(10),
	datad => VCC,
	cin => \cpu|Add2~19\,
	combout => \cpu|Add2~20_combout\,
	cout => \cpu|Add2~21\);

-- Location: LCCOMB_X28_Y13_N6
\cpu|Add2~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add2~22_combout\ = (\cpu|E_src1\(11) & ((\cpu|E_src2\(11) & (\cpu|Add2~21\ & VCC)) # (!\cpu|E_src2\(11) & (!\cpu|Add2~21\)))) # (!\cpu|E_src1\(11) & ((\cpu|E_src2\(11) & (!\cpu|Add2~21\)) # (!\cpu|E_src2\(11) & ((\cpu|Add2~21\) # (GND)))))
-- \cpu|Add2~23\ = CARRY((\cpu|E_src1\(11) & (!\cpu|E_src2\(11) & !\cpu|Add2~21\)) # (!\cpu|E_src1\(11) & ((!\cpu|Add2~21\) # (!\cpu|E_src2\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1\(11),
	datab => \cpu|E_src2\(11),
	datad => VCC,
	cin => \cpu|Add2~21\,
	combout => \cpu|Add2~22_combout\,
	cout => \cpu|Add2~23\);

-- Location: LCCOMB_X28_Y13_N8
\cpu|Add2~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add2~24_combout\ = ((\cpu|E_src2\(12) $ (\cpu|E_src1\(12) $ (!\cpu|Add2~23\)))) # (GND)
-- \cpu|Add2~25\ = CARRY((\cpu|E_src2\(12) & ((\cpu|E_src1\(12)) # (!\cpu|Add2~23\))) # (!\cpu|E_src2\(12) & (\cpu|E_src1\(12) & !\cpu|Add2~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src2\(12),
	datab => \cpu|E_src1\(12),
	datad => VCC,
	cin => \cpu|Add2~23\,
	combout => \cpu|Add2~24_combout\,
	cout => \cpu|Add2~25\);

-- Location: LCCOMB_X28_Y13_N26
\cpu|Add2~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add2~42_combout\ = (\cpu|E_src2\(21) & ((\cpu|E_src1\(21) & (\cpu|Add2~41\ & VCC)) # (!\cpu|E_src1\(21) & (!\cpu|Add2~41\)))) # (!\cpu|E_src2\(21) & ((\cpu|E_src1\(21) & (!\cpu|Add2~41\)) # (!\cpu|E_src1\(21) & ((\cpu|Add2~41\) # (GND)))))
-- \cpu|Add2~43\ = CARRY((\cpu|E_src2\(21) & (!\cpu|E_src1\(21) & !\cpu|Add2~41\)) # (!\cpu|E_src2\(21) & ((!\cpu|Add2~41\) # (!\cpu|E_src1\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src2\(21),
	datab => \cpu|E_src1\(21),
	datad => VCC,
	cin => \cpu|Add2~41\,
	combout => \cpu|Add2~42_combout\,
	cout => \cpu|Add2~43\);

-- Location: LCCOMB_X28_Y12_N0
\cpu|Add2~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add2~48_combout\ = ((\cpu|E_src2\(24) $ (\cpu|E_src1\(24) $ (!\cpu|Add2~47\)))) # (GND)
-- \cpu|Add2~49\ = CARRY((\cpu|E_src2\(24) & ((\cpu|E_src1\(24)) # (!\cpu|Add2~47\))) # (!\cpu|E_src2\(24) & (\cpu|E_src1\(24) & !\cpu|Add2~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src2\(24),
	datab => \cpu|E_src1\(24),
	datad => VCC,
	cin => \cpu|Add2~47\,
	combout => \cpu|Add2~48_combout\,
	cout => \cpu|Add2~49\);

-- Location: LCCOMB_X28_Y12_N2
\cpu|Add2~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add2~50_combout\ = (\cpu|E_src2\(25) & ((\cpu|E_src1\(25) & (\cpu|Add2~49\ & VCC)) # (!\cpu|E_src1\(25) & (!\cpu|Add2~49\)))) # (!\cpu|E_src2\(25) & ((\cpu|E_src1\(25) & (!\cpu|Add2~49\)) # (!\cpu|E_src1\(25) & ((\cpu|Add2~49\) # (GND)))))
-- \cpu|Add2~51\ = CARRY((\cpu|E_src2\(25) & (!\cpu|E_src1\(25) & !\cpu|Add2~49\)) # (!\cpu|E_src2\(25) & ((!\cpu|Add2~49\) # (!\cpu|E_src1\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src2\(25),
	datab => \cpu|E_src1\(25),
	datad => VCC,
	cin => \cpu|Add2~49\,
	combout => \cpu|Add2~50_combout\,
	cout => \cpu|Add2~51\);

-- Location: LCCOMB_X28_Y12_N6
\cpu|Add2~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add2~54_combout\ = (\cpu|E_src2\(27) & ((\cpu|E_src1\(27) & (\cpu|Add2~53\ & VCC)) # (!\cpu|E_src1\(27) & (!\cpu|Add2~53\)))) # (!\cpu|E_src2\(27) & ((\cpu|E_src1\(27) & (!\cpu|Add2~53\)) # (!\cpu|E_src1\(27) & ((\cpu|Add2~53\) # (GND)))))
-- \cpu|Add2~55\ = CARRY((\cpu|E_src2\(27) & (!\cpu|E_src1\(27) & !\cpu|Add2~53\)) # (!\cpu|E_src2\(27) & ((!\cpu|Add2~53\) # (!\cpu|E_src1\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src2\(27),
	datab => \cpu|E_src1\(27),
	datad => VCC,
	cin => \cpu|Add2~53\,
	combout => \cpu|Add2~54_combout\,
	cout => \cpu|Add2~55\);

-- Location: LCCOMB_X28_Y12_N8
\cpu|Add2~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add2~56_combout\ = ((\cpu|E_src2\(28) $ (\cpu|E_src1\(28) $ (!\cpu|Add2~55\)))) # (GND)
-- \cpu|Add2~57\ = CARRY((\cpu|E_src2\(28) & ((\cpu|E_src1\(28)) # (!\cpu|Add2~55\))) # (!\cpu|E_src2\(28) & (\cpu|E_src1\(28) & !\cpu|Add2~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src2\(28),
	datab => \cpu|E_src1\(28),
	datad => VCC,
	cin => \cpu|Add2~55\,
	combout => \cpu|Add2~56_combout\,
	cout => \cpu|Add2~57\);

-- Location: LCCOMB_X28_Y15_N16
\cpu|E_shift_rot_result_nxt[31]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_result_nxt[31]~17_combout\ = (\cpu|R_ctrl_shift_rot_right~regout\ & ((\cpu|E_shift_rot_fill_bit~0_combout\))) # (!\cpu|R_ctrl_shift_rot_right~regout\ & (\cpu|E_shift_rot_result\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_shift_rot_result\(30),
	datab => \cpu|R_ctrl_shift_rot_right~regout\,
	datad => \cpu|E_shift_rot_fill_bit~0_combout\,
	combout => \cpu|E_shift_rot_result_nxt[31]~17_combout\);

-- Location: LCFF_X28_Y15_N17
\cpu|E_shift_rot_result[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_shift_rot_result_nxt[31]~17_combout\,
	sdata => \cpu|E_src1\(31),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_shift_rot_result\(31));

-- Location: LCCOMB_X28_Y15_N4
\cpu|E_logic_result[31]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_logic_result[31]~17_combout\ = (\cpu|E_src1\(31) & (\cpu|R_logic_op\(1) $ (((\cpu|E_src2\(31) & \cpu|R_logic_op\(0)))))) # (!\cpu|E_src1\(31) & ((\cpu|E_src2\(31) & (\cpu|R_logic_op\(1))) # (!\cpu|E_src2\(31) & (!\cpu|R_logic_op\(1) & 
-- !\cpu|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1\(31),
	datab => \cpu|E_src2\(31),
	datac => \cpu|R_logic_op\(1),
	datad => \cpu|R_logic_op\(0),
	combout => \cpu|E_logic_result[31]~17_combout\);

-- Location: LCCOMB_X29_Y15_N20
\cpu|E_alu_result[31]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[31]~53_combout\ = (\cpu|W_alu_result[27]~14_combout\ & ((\cpu|W_alu_result[27]~15_combout\ & (\cpu|E_shift_rot_result\(31))) # (!\cpu|W_alu_result[27]~15_combout\ & ((\cpu|E_logic_result[31]~17_combout\))))) # 
-- (!\cpu|W_alu_result[27]~14_combout\ & (((\cpu|W_alu_result[27]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_alu_result[27]~14_combout\,
	datab => \cpu|E_shift_rot_result\(31),
	datac => \cpu|E_logic_result[31]~17_combout\,
	datad => \cpu|W_alu_result[27]~15_combout\,
	combout => \cpu|E_alu_result[31]~53_combout\);

-- Location: LCCOMB_X28_Y12_N20
\cpu|E_alu_result[31]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[31]~54_combout\ = (\cpu|W_alu_result[27]~14_combout\ & (((\cpu|E_alu_result[31]~53_combout\)))) # (!\cpu|W_alu_result[27]~14_combout\ & ((\cpu|E_alu_result[31]~53_combout\ & ((\cpu|Add1~62_combout\))) # 
-- (!\cpu|E_alu_result[31]~53_combout\ & (\cpu|Add2~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_alu_result[27]~14_combout\,
	datab => \cpu|Add2~62_combout\,
	datac => \cpu|Add1~62_combout\,
	datad => \cpu|E_alu_result[31]~53_combout\,
	combout => \cpu|E_alu_result[31]~54_combout\);

-- Location: LCCOMB_X28_Y12_N24
\cpu|E_alu_result[31]~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[31]~81_combout\ = (!\cpu|R_ctrl_rdctl_inst~regout\ & (!\cpu|R_ctrl_br_cmp~regout\ & \cpu|E_alu_result[31]~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_ctrl_rdctl_inst~regout\,
	datab => \cpu|R_ctrl_br_cmp~regout\,
	datac => \cpu|E_alu_result[31]~54_combout\,
	combout => \cpu|E_alu_result[31]~81_combout\);

-- Location: LCFF_X28_Y12_N25
\cpu|W_alu_result[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_alu_result[31]~81_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|W_alu_result\(31));

-- Location: LCCOMB_X27_Y20_N6
\cpu|W_rf_wr_data[31]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_rf_wr_data[31]~24_combout\ = (\cpu|R_ctrl_ld~regout\ & (\cpu|av_ld_byte3_data\(7))) # (!\cpu|R_ctrl_ld~regout\ & (((\cpu|W_alu_result\(31) & !\cpu|E_alu_result~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|av_ld_byte3_data\(7),
	datab => \cpu|W_alu_result\(31),
	datac => \cpu|R_ctrl_ld~regout\,
	datad => \cpu|E_alu_result~36_combout\,
	combout => \cpu|W_rf_wr_data[31]~24_combout\);

-- Location: LCCOMB_X30_Y14_N12
\cpu|E_src2[28]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_src2[28]~3_combout\ = (\cpu|R_src2_use_imm~regout\ & (\cpu|D_iw\(21))) # (!\cpu|R_src2_use_imm~regout\ & ((\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_src2_use_imm~regout\,
	datab => \cpu|D_iw\(21),
	datad => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(28),
	combout => \cpu|E_src2[28]~3_combout\);

-- Location: LCFF_X30_Y14_N13
\cpu|E_src2[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_src2[28]~3_combout\,
	sdata => \cpu|D_iw\(18),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu|R_src2_hi~2_combout\,
	sload => \cpu|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src2\(28));

-- Location: LCCOMB_X29_Y12_N18
\cpu|E_alu_result[28]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[28]~60_combout\ = (\cpu|E_alu_result[28]~59_combout\ & ((\cpu|W_alu_result[27]~14_combout\) # ((\cpu|Add1~56_combout\)))) # (!\cpu|E_alu_result[28]~59_combout\ & (!\cpu|W_alu_result[27]~14_combout\ & ((\cpu|Add2~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_alu_result[28]~59_combout\,
	datab => \cpu|W_alu_result[27]~14_combout\,
	datac => \cpu|Add1~56_combout\,
	datad => \cpu|Add2~56_combout\,
	combout => \cpu|E_alu_result[28]~60_combout\);

-- Location: LCCOMB_X30_Y12_N18
\cpu|E_alu_result[28]~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[28]~84_combout\ = (!\cpu|R_ctrl_br_cmp~regout\ & (!\cpu|R_ctrl_rdctl_inst~regout\ & \cpu|E_alu_result[28]~60_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|R_ctrl_br_cmp~regout\,
	datac => \cpu|R_ctrl_rdctl_inst~regout\,
	datad => \cpu|E_alu_result[28]~60_combout\,
	combout => \cpu|E_alu_result[28]~84_combout\);

-- Location: LCFF_X30_Y12_N19
\cpu|W_alu_result[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_alu_result[28]~84_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|W_alu_result\(28));

-- Location: LCCOMB_X27_Y20_N4
\cpu|W_rf_wr_data[28]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_rf_wr_data[28]~27_combout\ = (\cpu|R_ctrl_ld~regout\ & (\cpu|av_ld_byte3_data\(4))) # (!\cpu|R_ctrl_ld~regout\ & (((\cpu|W_alu_result\(28) & !\cpu|E_alu_result~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|av_ld_byte3_data\(4),
	datab => \cpu|R_ctrl_ld~regout\,
	datac => \cpu|W_alu_result\(28),
	datad => \cpu|E_alu_result~36_combout\,
	combout => \cpu|W_rf_wr_data[28]~27_combout\);

-- Location: LCCOMB_X27_Y13_N24
\cpu|R_src1[27]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|R_src1[27]~50_combout\ = (!\cpu|R_src1~41_combout\ & (\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(27) & ((!\cpu|E_valid~regout\) # (!\cpu|R_ctrl_jmp_direct~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_ctrl_jmp_direct~regout\,
	datab => \cpu|R_src1~41_combout\,
	datac => \cpu|E_valid~regout\,
	datad => \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(27),
	combout => \cpu|R_src1[27]~50_combout\);

-- Location: LCFF_X27_Y13_N25
\cpu|E_src1[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|R_src1[27]~50_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src1\(27));

-- Location: LCCOMB_X29_Y12_N28
\cpu|E_alu_result[27]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[27]~62_combout\ = (\cpu|E_alu_result[27]~61_combout\ & ((\cpu|W_alu_result[27]~14_combout\) # ((\cpu|Add1~54_combout\)))) # (!\cpu|E_alu_result[27]~61_combout\ & (!\cpu|W_alu_result[27]~14_combout\ & (\cpu|Add2~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_alu_result[27]~61_combout\,
	datab => \cpu|W_alu_result[27]~14_combout\,
	datac => \cpu|Add2~54_combout\,
	datad => \cpu|Add1~54_combout\,
	combout => \cpu|E_alu_result[27]~62_combout\);

-- Location: LCCOMB_X28_Y12_N28
\cpu|E_alu_result[27]~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[27]~85_combout\ = (!\cpu|R_ctrl_br_cmp~regout\ & (!\cpu|R_ctrl_rdctl_inst~regout\ & \cpu|E_alu_result[27]~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|R_ctrl_br_cmp~regout\,
	datac => \cpu|R_ctrl_rdctl_inst~regout\,
	datad => \cpu|E_alu_result[27]~62_combout\,
	combout => \cpu|E_alu_result[27]~85_combout\);

-- Location: LCFF_X28_Y12_N29
\cpu|W_alu_result[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_alu_result[27]~85_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|W_alu_result\(27));

-- Location: LCCOMB_X27_Y16_N12
\cpu|W_rf_wr_data[27]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_rf_wr_data[27]~28_combout\ = (\cpu|R_ctrl_ld~regout\ & (\cpu|av_ld_byte3_data\(3))) # (!\cpu|R_ctrl_ld~regout\ & (((\cpu|W_alu_result\(27) & !\cpu|E_alu_result~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_ctrl_ld~regout\,
	datab => \cpu|av_ld_byte3_data\(3),
	datac => \cpu|W_alu_result\(27),
	datad => \cpu|E_alu_result~36_combout\,
	combout => \cpu|W_rf_wr_data[27]~28_combout\);

-- Location: LCCOMB_X30_Y14_N24
\cpu|E_src2[25]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_src2[25]~6_combout\ = (\cpu|R_src2_use_imm~regout\ & (\cpu|D_iw\(21))) # (!\cpu|R_src2_use_imm~regout\ & ((\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_src2_use_imm~regout\,
	datab => \cpu|D_iw\(21),
	datad => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(25),
	combout => \cpu|E_src2[25]~6_combout\);

-- Location: LCFF_X30_Y14_N25
\cpu|E_src2[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_src2[25]~6_combout\,
	sdata => \cpu|D_iw\(15),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu|R_src2_hi~2_combout\,
	sload => \cpu|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src2\(25));

-- Location: LCCOMB_X30_Y12_N14
\cpu|E_logic_result[25]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_logic_result[25]~23_combout\ = (\cpu|E_src1\(25) & (\cpu|R_logic_op\(1) $ (((\cpu|R_logic_op\(0) & \cpu|E_src2\(25)))))) # (!\cpu|E_src1\(25) & ((\cpu|R_logic_op\(1) & ((\cpu|E_src2\(25)))) # (!\cpu|R_logic_op\(1) & (!\cpu|R_logic_op\(0) & 
-- !\cpu|E_src2\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1\(25),
	datab => \cpu|R_logic_op\(1),
	datac => \cpu|R_logic_op\(0),
	datad => \cpu|E_src2\(25),
	combout => \cpu|E_logic_result[25]~23_combout\);

-- Location: LCCOMB_X30_Y15_N18
\cpu|E_shift_rot_result_nxt[27]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_result_nxt[27]~29_combout\ = (\cpu|R_ctrl_shift_rot_right~regout\ & (\cpu|E_shift_rot_result\(28))) # (!\cpu|R_ctrl_shift_rot_right~regout\ & ((\cpu|E_shift_rot_result\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_shift_rot_result\(28),
	datab => \cpu|R_ctrl_shift_rot_right~regout\,
	datad => \cpu|E_shift_rot_result\(26),
	combout => \cpu|E_shift_rot_result_nxt[27]~29_combout\);

-- Location: LCFF_X30_Y15_N19
\cpu|E_shift_rot_result[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_shift_rot_result_nxt[27]~29_combout\,
	sdata => \cpu|E_src1\(27),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_shift_rot_result\(27));

-- Location: LCCOMB_X30_Y15_N26
\cpu|E_shift_rot_result_nxt[26]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_result_nxt[26]~27_combout\ = (\cpu|R_ctrl_shift_rot_right~regout\ & ((\cpu|E_shift_rot_result\(27)))) # (!\cpu|R_ctrl_shift_rot_right~regout\ & (\cpu|E_shift_rot_result\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_shift_rot_result\(25),
	datab => \cpu|E_shift_rot_result\(27),
	datad => \cpu|R_ctrl_shift_rot_right~regout\,
	combout => \cpu|E_shift_rot_result_nxt[26]~27_combout\);

-- Location: LCCOMB_X25_Y13_N16
\cpu|R_src1[26]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|R_src1[26]~51_combout\ = (!\cpu|R_src1~41_combout\ & (\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(26) & ((!\cpu|E_valid~regout\) # (!\cpu|R_ctrl_jmp_direct~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_src1~41_combout\,
	datab => \cpu|R_ctrl_jmp_direct~regout\,
	datac => \cpu|E_valid~regout\,
	datad => \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(26),
	combout => \cpu|R_src1[26]~51_combout\);

-- Location: LCFF_X25_Y13_N17
\cpu|E_src1[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|R_src1[26]~51_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src1\(26));

-- Location: LCFF_X30_Y15_N27
\cpu|E_shift_rot_result[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_shift_rot_result_nxt[26]~27_combout\,
	sdata => \cpu|E_src1\(26),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_shift_rot_result\(26));

-- Location: LCCOMB_X30_Y15_N24
\cpu|E_shift_rot_result_nxt[25]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_result_nxt[25]~26_combout\ = (\cpu|R_ctrl_shift_rot_right~regout\ & ((\cpu|E_shift_rot_result\(26)))) # (!\cpu|R_ctrl_shift_rot_right~regout\ & (\cpu|E_shift_rot_result\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_shift_rot_result\(24),
	datab => \cpu|E_shift_rot_result\(26),
	datad => \cpu|R_ctrl_shift_rot_right~regout\,
	combout => \cpu|E_shift_rot_result_nxt[25]~26_combout\);

-- Location: LCFF_X30_Y15_N25
\cpu|E_shift_rot_result[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_shift_rot_result_nxt[25]~26_combout\,
	sdata => \cpu|E_src1\(25),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_shift_rot_result\(25));

-- Location: LCCOMB_X30_Y12_N22
\cpu|E_alu_result[25]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[25]~47_combout\ = (\cpu|W_alu_result[27]~14_combout\ & ((\cpu|W_alu_result[27]~15_combout\ & ((\cpu|E_shift_rot_result\(25)))) # (!\cpu|W_alu_result[27]~15_combout\ & (\cpu|E_logic_result[25]~23_combout\)))) # 
-- (!\cpu|W_alu_result[27]~14_combout\ & (((\cpu|W_alu_result[27]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_alu_result[27]~14_combout\,
	datab => \cpu|E_logic_result[25]~23_combout\,
	datac => \cpu|W_alu_result[27]~15_combout\,
	datad => \cpu|E_shift_rot_result\(25),
	combout => \cpu|E_alu_result[25]~47_combout\);

-- Location: LCCOMB_X30_Y12_N0
\cpu|E_alu_result[25]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[25]~48_combout\ = (\cpu|W_alu_result[27]~14_combout\ & (\cpu|E_alu_result[25]~47_combout\)) # (!\cpu|W_alu_result[27]~14_combout\ & ((\cpu|E_alu_result[25]~47_combout\ & ((\cpu|Add1~50_combout\))) # (!\cpu|E_alu_result[25]~47_combout\ & 
-- (\cpu|Add2~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_alu_result[27]~14_combout\,
	datab => \cpu|E_alu_result[25]~47_combout\,
	datac => \cpu|Add2~50_combout\,
	datad => \cpu|Add1~50_combout\,
	combout => \cpu|E_alu_result[25]~48_combout\);

-- Location: LCCOMB_X30_Y12_N6
\cpu|E_alu_result[25]~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[25]~78_combout\ = (!\cpu|R_ctrl_br_cmp~regout\ & (!\cpu|R_ctrl_rdctl_inst~regout\ & \cpu|E_alu_result[25]~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|R_ctrl_br_cmp~regout\,
	datac => \cpu|R_ctrl_rdctl_inst~regout\,
	datad => \cpu|E_alu_result[25]~48_combout\,
	combout => \cpu|E_alu_result[25]~78_combout\);

-- Location: LCFF_X30_Y12_N7
\cpu|W_alu_result[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_alu_result[25]~78_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|W_alu_result\(25));

-- Location: LCCOMB_X27_Y16_N14
\cpu|W_rf_wr_data[25]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_rf_wr_data[25]~21_combout\ = (\cpu|R_ctrl_ld~regout\ & (((\cpu|av_ld_byte3_data\(1))))) # (!\cpu|R_ctrl_ld~regout\ & (\cpu|W_alu_result\(25) & ((!\cpu|E_alu_result~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_ctrl_ld~regout\,
	datab => \cpu|W_alu_result\(25),
	datac => \cpu|av_ld_byte3_data\(1),
	datad => \cpu|E_alu_result~36_combout\,
	combout => \cpu|W_rf_wr_data[25]~21_combout\);

-- Location: LCCOMB_X27_Y13_N0
\cpu|R_src1[24]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|R_src1[24]~53_combout\ = (!\cpu|R_src1~41_combout\ & (\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(24) & ((!\cpu|E_valid~regout\) # (!\cpu|R_ctrl_jmp_direct~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_ctrl_jmp_direct~regout\,
	datab => \cpu|R_src1~41_combout\,
	datac => \cpu|E_valid~regout\,
	datad => \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(24),
	combout => \cpu|R_src1[24]~53_combout\);

-- Location: LCFF_X27_Y13_N1
\cpu|E_src1[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|R_src1[24]~53_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src1\(24));

-- Location: LCCOMB_X30_Y14_N16
\cpu|E_logic_result[24]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_logic_result[24]~24_combout\ = (\cpu|E_src2\(24) & (\cpu|R_logic_op\(1) $ (((\cpu|R_logic_op\(0) & \cpu|E_src1\(24)))))) # (!\cpu|E_src2\(24) & ((\cpu|R_logic_op\(1) & ((\cpu|E_src1\(24)))) # (!\cpu|R_logic_op\(1) & (!\cpu|R_logic_op\(0) & 
-- !\cpu|E_src1\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src2\(24),
	datab => \cpu|R_logic_op\(1),
	datac => \cpu|R_logic_op\(0),
	datad => \cpu|E_src1\(24),
	combout => \cpu|E_logic_result[24]~24_combout\);

-- Location: LCCOMB_X30_Y12_N24
\cpu|E_alu_result[24]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[24]~45_combout\ = (\cpu|W_alu_result[27]~15_combout\ & (((\cpu|Add1~48_combout\) # (\cpu|W_alu_result[27]~14_combout\)))) # (!\cpu|W_alu_result[27]~15_combout\ & (\cpu|Add2~48_combout\ & ((!\cpu|W_alu_result[27]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_alu_result[27]~15_combout\,
	datab => \cpu|Add2~48_combout\,
	datac => \cpu|Add1~48_combout\,
	datad => \cpu|W_alu_result[27]~14_combout\,
	combout => \cpu|E_alu_result[24]~45_combout\);

-- Location: LCCOMB_X31_Y13_N26
\cpu|E_alu_result[24]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[24]~46_combout\ = (\cpu|W_alu_result[27]~14_combout\ & ((\cpu|E_alu_result[24]~45_combout\ & (\cpu|E_shift_rot_result\(24))) # (!\cpu|E_alu_result[24]~45_combout\ & ((\cpu|E_logic_result[24]~24_combout\))))) # 
-- (!\cpu|W_alu_result[27]~14_combout\ & (((\cpu|E_alu_result[24]~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_shift_rot_result\(24),
	datab => \cpu|E_logic_result[24]~24_combout\,
	datac => \cpu|W_alu_result[27]~14_combout\,
	datad => \cpu|E_alu_result[24]~45_combout\,
	combout => \cpu|E_alu_result[24]~46_combout\);

-- Location: LCCOMB_X31_Y13_N18
\cpu|E_alu_result[24]~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[24]~77_combout\ = (!\cpu|R_ctrl_rdctl_inst~regout\ & (!\cpu|R_ctrl_br_cmp~regout\ & \cpu|E_alu_result[24]~46_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_ctrl_rdctl_inst~regout\,
	datab => \cpu|R_ctrl_br_cmp~regout\,
	datad => \cpu|E_alu_result[24]~46_combout\,
	combout => \cpu|E_alu_result[24]~77_combout\);

-- Location: LCFF_X31_Y13_N19
\cpu|W_alu_result[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_alu_result[24]~77_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|W_alu_result\(24));

-- Location: LCCOMB_X25_Y13_N8
\cpu|W_rf_wr_data[24]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_rf_wr_data[24]~20_combout\ = (\cpu|R_ctrl_ld~regout\ & (\cpu|av_ld_byte3_data\(0))) # (!\cpu|R_ctrl_ld~regout\ & (((\cpu|W_alu_result\(24) & !\cpu|E_alu_result~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_ctrl_ld~regout\,
	datab => \cpu|av_ld_byte3_data\(0),
	datac => \cpu|W_alu_result\(24),
	datad => \cpu|E_alu_result~36_combout\,
	combout => \cpu|W_rf_wr_data[24]~20_combout\);

-- Location: LCCOMB_X27_Y13_N12
\cpu|R_src1[22]~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|R_src1[22]~55_combout\ = (\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(22) & (!\cpu|R_src1~41_combout\ & ((!\cpu|E_valid~regout\) # (!\cpu|R_ctrl_jmp_direct~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_ctrl_jmp_direct~regout\,
	datab => \cpu|E_valid~regout\,
	datac => \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(22),
	datad => \cpu|R_src1~41_combout\,
	combout => \cpu|R_src1[22]~55_combout\);

-- Location: LCFF_X27_Y13_N13
\cpu|E_src1[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|R_src1[22]~55_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src1\(22));

-- Location: LCCOMB_X30_Y13_N22
\cpu|E_alu_result[22]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[22]~41_combout\ = (\cpu|W_alu_result[27]~14_combout\ & (((\cpu|W_alu_result[27]~15_combout\)))) # (!\cpu|W_alu_result[27]~14_combout\ & ((\cpu|W_alu_result[27]~15_combout\ & ((\cpu|Add1~44_combout\))) # 
-- (!\cpu|W_alu_result[27]~15_combout\ & (\cpu|Add2~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Add2~44_combout\,
	datab => \cpu|W_alu_result[27]~14_combout\,
	datac => \cpu|W_alu_result[27]~15_combout\,
	datad => \cpu|Add1~44_combout\,
	combout => \cpu|E_alu_result[22]~41_combout\);

-- Location: LCCOMB_X31_Y13_N0
\cpu|E_alu_result[22]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[22]~42_combout\ = (\cpu|W_alu_result[27]~14_combout\ & ((\cpu|E_alu_result[22]~41_combout\ & (\cpu|E_shift_rot_result\(22))) # (!\cpu|E_alu_result[22]~41_combout\ & ((\cpu|E_logic_result[22]~26_combout\))))) # 
-- (!\cpu|W_alu_result[27]~14_combout\ & (((\cpu|E_alu_result[22]~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_shift_rot_result\(22),
	datab => \cpu|E_logic_result[22]~26_combout\,
	datac => \cpu|W_alu_result[27]~14_combout\,
	datad => \cpu|E_alu_result[22]~41_combout\,
	combout => \cpu|E_alu_result[22]~42_combout\);

-- Location: LCCOMB_X31_Y13_N8
\cpu|E_alu_result[22]~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[22]~75_combout\ = (!\cpu|R_ctrl_rdctl_inst~regout\ & (!\cpu|R_ctrl_br_cmp~regout\ & \cpu|E_alu_result[22]~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_ctrl_rdctl_inst~regout\,
	datab => \cpu|R_ctrl_br_cmp~regout\,
	datad => \cpu|E_alu_result[22]~42_combout\,
	combout => \cpu|E_alu_result[22]~75_combout\);

-- Location: LCFF_X31_Y13_N9
\cpu|W_alu_result[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_alu_result[22]~75_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|W_alu_result\(22));

-- Location: LCCOMB_X25_Y13_N22
\cpu|W_rf_wr_data[22]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_rf_wr_data[22]~18_combout\ = (\cpu|R_ctrl_ld~regout\ & (\cpu|av_ld_byte2_data\(6))) # (!\cpu|R_ctrl_ld~regout\ & (((\cpu|W_alu_result\(22) & !\cpu|E_alu_result~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_ctrl_ld~regout\,
	datab => \cpu|av_ld_byte2_data\(6),
	datac => \cpu|W_alu_result\(22),
	datad => \cpu|E_alu_result~36_combout\,
	combout => \cpu|W_rf_wr_data[22]~18_combout\);

-- Location: LCCOMB_X30_Y14_N10
\cpu|E_src2[21]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_src2[21]~10_combout\ = (\cpu|R_src2_use_imm~regout\ & (\cpu|D_iw\(21))) # (!\cpu|R_src2_use_imm~regout\ & ((\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_src2_use_imm~regout\,
	datab => \cpu|D_iw\(21),
	datad => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(21),
	combout => \cpu|E_src2[21]~10_combout\);

-- Location: LCFF_X30_Y14_N11
\cpu|E_src2[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_src2[21]~10_combout\,
	sdata => \cpu|D_iw\(11),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu|R_src2_hi~2_combout\,
	sload => \cpu|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src2\(21));

-- Location: LCCOMB_X27_Y12_N2
\cpu|E_alu_result[21]~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[21]~64_combout\ = (\cpu|E_alu_result[21]~63_combout\ & ((\cpu|W_alu_result[27]~14_combout\) # ((\cpu|Add1~42_combout\)))) # (!\cpu|E_alu_result[21]~63_combout\ & (!\cpu|W_alu_result[27]~14_combout\ & ((\cpu|Add2~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_alu_result[21]~63_combout\,
	datab => \cpu|W_alu_result[27]~14_combout\,
	datac => \cpu|Add1~42_combout\,
	datad => \cpu|Add2~42_combout\,
	combout => \cpu|E_alu_result[21]~64_combout\);

-- Location: LCCOMB_X27_Y12_N4
\cpu|E_alu_result[21]~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[21]~86_combout\ = (!\cpu|R_ctrl_br_cmp~regout\ & (!\cpu|R_ctrl_rdctl_inst~regout\ & \cpu|E_alu_result[21]~64_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|R_ctrl_br_cmp~regout\,
	datac => \cpu|R_ctrl_rdctl_inst~regout\,
	datad => \cpu|E_alu_result[21]~64_combout\,
	combout => \cpu|E_alu_result[21]~86_combout\);

-- Location: LCFF_X27_Y12_N5
\cpu|W_alu_result[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_alu_result[21]~86_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|W_alu_result\(21));

-- Location: LCCOMB_X27_Y12_N6
\cpu|W_rf_wr_data[21]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_rf_wr_data[21]~29_combout\ = (\cpu|R_ctrl_ld~regout\ & (((\cpu|av_ld_byte2_data\(5))))) # (!\cpu|R_ctrl_ld~regout\ & (\cpu|W_alu_result\(21) & ((!\cpu|E_alu_result~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_ctrl_ld~regout\,
	datab => \cpu|W_alu_result\(21),
	datac => \cpu|av_ld_byte2_data\(5),
	datad => \cpu|E_alu_result~36_combout\,
	combout => \cpu|W_rf_wr_data[21]~29_combout\);

-- Location: LCCOMB_X30_Y14_N26
\cpu|E_src2[19]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_src2[19]~12_combout\ = (\cpu|R_src2_use_imm~regout\ & (\cpu|D_iw\(21))) # (!\cpu|R_src2_use_imm~regout\ & ((\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_src2_use_imm~regout\,
	datab => \cpu|D_iw\(21),
	datad => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(19),
	combout => \cpu|E_src2[19]~12_combout\);

-- Location: LCFF_X30_Y14_N27
\cpu|E_src2[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_src2[19]~12_combout\,
	sdata => \cpu|D_iw\(9),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu|R_src2_hi~2_combout\,
	sload => \cpu|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src2\(19));

-- Location: LCCOMB_X29_Y13_N20
\cpu|Add1~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add1~36_combout\ = ((\cpu|E_src1\(18) $ (\cpu|E_src2\(18) $ (\cpu|Add1~35\)))) # (GND)
-- \cpu|Add1~37\ = CARRY((\cpu|E_src1\(18) & ((!\cpu|Add1~35\) # (!\cpu|E_src2\(18)))) # (!\cpu|E_src1\(18) & (!\cpu|E_src2\(18) & !\cpu|Add1~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1\(18),
	datab => \cpu|E_src2\(18),
	datad => VCC,
	cin => \cpu|Add1~35\,
	combout => \cpu|Add1~36_combout\,
	cout => \cpu|Add1~37\);

-- Location: LCCOMB_X30_Y13_N16
\cpu|E_alu_result[20]~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[20]~65_combout\ = (\cpu|W_alu_result[27]~14_combout\ & (((\cpu|W_alu_result[27]~15_combout\)))) # (!\cpu|W_alu_result[27]~14_combout\ & ((\cpu|W_alu_result[27]~15_combout\ & ((\cpu|Add1~40_combout\))) # 
-- (!\cpu|W_alu_result[27]~15_combout\ & (\cpu|Add2~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Add2~40_combout\,
	datab => \cpu|W_alu_result[27]~14_combout\,
	datac => \cpu|W_alu_result[27]~15_combout\,
	datad => \cpu|Add1~40_combout\,
	combout => \cpu|E_alu_result[20]~65_combout\);

-- Location: LCCOMB_X30_Y13_N30
\cpu|E_alu_result[20]~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[20]~66_combout\ = (\cpu|E_alu_result[20]~65_combout\ & ((\cpu|E_shift_rot_result\(20)) # ((!\cpu|W_alu_result[27]~14_combout\)))) # (!\cpu|E_alu_result[20]~65_combout\ & (((\cpu|E_logic_result[20]~28_combout\ & 
-- \cpu|W_alu_result[27]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_shift_rot_result\(20),
	datab => \cpu|E_logic_result[20]~28_combout\,
	datac => \cpu|E_alu_result[20]~65_combout\,
	datad => \cpu|W_alu_result[27]~14_combout\,
	combout => \cpu|E_alu_result[20]~66_combout\);

-- Location: LCCOMB_X30_Y13_N8
\cpu|E_alu_result[20]~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[20]~87_combout\ = (!\cpu|R_ctrl_br_cmp~regout\ & (!\cpu|R_ctrl_rdctl_inst~regout\ & \cpu|E_alu_result[20]~66_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_ctrl_br_cmp~regout\,
	datab => \cpu|R_ctrl_rdctl_inst~regout\,
	datad => \cpu|E_alu_result[20]~66_combout\,
	combout => \cpu|E_alu_result[20]~87_combout\);

-- Location: LCFF_X30_Y13_N9
\cpu|W_alu_result[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_alu_result[20]~87_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|W_alu_result\(20));

-- Location: LCCOMB_X25_Y13_N24
\cpu|W_rf_wr_data[20]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_rf_wr_data[20]~30_combout\ = (\cpu|R_ctrl_ld~regout\ & (((\cpu|av_ld_byte2_data\(4))))) # (!\cpu|R_ctrl_ld~regout\ & (\cpu|W_alu_result\(20) & ((!\cpu|E_alu_result~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_ctrl_ld~regout\,
	datab => \cpu|W_alu_result\(20),
	datac => \cpu|av_ld_byte2_data\(4),
	datad => \cpu|E_alu_result~36_combout\,
	combout => \cpu|W_rf_wr_data[20]~30_combout\);

-- Location: LCCOMB_X27_Y14_N30
\cpu|d_writedata[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|d_writedata[6]~feeder_combout\ = \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	combout => \cpu|d_writedata[6]~feeder_combout\);

-- Location: LCFF_X27_Y14_N31
\cpu|d_writedata[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|d_writedata[6]~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|d_writedata\(6));

-- Location: LCCOMB_X21_Y18_N28
\width_adapter|width_adapter|out_data[6]\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|out_data\(6) = (\width_adapter|width_adapter|data_reg\(6)) # ((\cmd_xbar_mux_001|saved_grant\(0) & (!\cmd_xbar_mux_001|src_data\(38) & \cpu|d_writedata\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|saved_grant\(0),
	datab => \width_adapter|width_adapter|data_reg\(6),
	datac => \cmd_xbar_mux_001|src_data\(38),
	datad => \cpu|d_writedata\(6),
	combout => \width_adapter|width_adapter|out_data\(6));

-- Location: LCCOMB_X23_Y19_N28
\width_adapter_001|width_adapter_001|out_data[7]\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter_001|width_adapter_001|out_data\(7) = (\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]~regout\ & ((\memory|the_altsyncram|auto_generated|q_a\(39)) # 
-- ((\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\ & \memory|the_altsyncram|auto_generated|q_a\(7))))) # 
-- (!\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]~regout\ & 
-- (\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\ & (\memory|the_altsyncram|auto_generated|q_a\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]~regout\,
	datab => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\,
	datac => \memory|the_altsyncram|auto_generated|q_a\(7),
	datad => \memory|the_altsyncram|auto_generated|q_a\(39),
	combout => \width_adapter_001|width_adapter_001|out_data\(7));

-- Location: LCCOMB_X23_Y19_N26
\cpu|D_iw[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_iw[7]~feeder_combout\ = \width_adapter_001|width_adapter_001|out_data\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \width_adapter_001|width_adapter_001|out_data\(7),
	combout => \cpu|D_iw[7]~feeder_combout\);

-- Location: LCFF_X23_Y19_N27
\cpu|D_iw[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|D_iw[7]~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|D_iw\(7));

-- Location: LCFF_X27_Y14_N7
\cpu|E_src2[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_src2[17]~0_combout\,
	sdata => \cpu|D_iw\(7),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu|R_src2_hi~2_combout\,
	sload => \cpu|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src2\(17));

-- Location: LCCOMB_X28_Y15_N6
\cpu|R_src2_lo[14]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|R_src2_lo[14]~6_combout\ = (!\cpu|R_src2_lo~0_combout\ & ((\cpu|R_src2_use_imm~regout\ & (\cpu|D_iw\(20))) # (!\cpu|R_src2_use_imm~regout\ & ((\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(20),
	datab => \cpu|R_src2_lo~0_combout\,
	datac => \cpu|R_src2_use_imm~regout\,
	datad => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(14),
	combout => \cpu|R_src2_lo[14]~6_combout\);

-- Location: LCFF_X28_Y15_N7
\cpu|E_src2[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|R_src2_lo[14]~6_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src2\(14));

-- Location: LCCOMB_X29_Y13_N16
\cpu|Add1~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add1~32_combout\ = ((\cpu|E_src1\(16) $ (\cpu|E_src2\(16) $ (\cpu|Add1~31\)))) # (GND)
-- \cpu|Add1~33\ = CARRY((\cpu|E_src1\(16) & ((!\cpu|Add1~31\) # (!\cpu|E_src2\(16)))) # (!\cpu|E_src1\(16) & (!\cpu|E_src2\(16) & !\cpu|Add1~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1\(16),
	datab => \cpu|E_src2\(16),
	datad => VCC,
	cin => \cpu|Add1~31\,
	combout => \cpu|Add1~32_combout\,
	cout => \cpu|Add1~33\);

-- Location: LCCOMB_X30_Y13_N4
\cpu|E_alu_result[18]~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[18]~69_combout\ = (\cpu|W_alu_result[27]~15_combout\ & (((\cpu|Add1~36_combout\) # (\cpu|W_alu_result[27]~14_combout\)))) # (!\cpu|W_alu_result[27]~15_combout\ & (\cpu|Add2~36_combout\ & ((!\cpu|W_alu_result[27]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Add2~36_combout\,
	datab => \cpu|W_alu_result[27]~15_combout\,
	datac => \cpu|Add1~36_combout\,
	datad => \cpu|W_alu_result[27]~14_combout\,
	combout => \cpu|E_alu_result[18]~69_combout\);

-- Location: LCCOMB_X30_Y13_N10
\cpu|E_logic_result[18]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_logic_result[18]~30_combout\ = (\cpu|E_src2\(18) & (\cpu|R_logic_op\(1) $ (((\cpu|R_logic_op\(0) & \cpu|E_src1\(18)))))) # (!\cpu|E_src2\(18) & ((\cpu|R_logic_op\(1) & ((\cpu|E_src1\(18)))) # (!\cpu|R_logic_op\(1) & (!\cpu|R_logic_op\(0) & 
-- !\cpu|E_src1\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src2\(18),
	datab => \cpu|R_logic_op\(0),
	datac => \cpu|R_logic_op\(1),
	datad => \cpu|E_src1\(18),
	combout => \cpu|E_logic_result[18]~30_combout\);

-- Location: LCCOMB_X30_Y13_N26
\cpu|E_alu_result[18]~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[18]~70_combout\ = (\cpu|W_alu_result[27]~14_combout\ & ((\cpu|E_alu_result[18]~69_combout\ & (\cpu|E_shift_rot_result\(18))) # (!\cpu|E_alu_result[18]~69_combout\ & ((\cpu|E_logic_result[18]~30_combout\))))) # 
-- (!\cpu|W_alu_result[27]~14_combout\ & (((\cpu|E_alu_result[18]~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_shift_rot_result\(18),
	datab => \cpu|W_alu_result[27]~14_combout\,
	datac => \cpu|E_alu_result[18]~69_combout\,
	datad => \cpu|E_logic_result[18]~30_combout\,
	combout => \cpu|E_alu_result[18]~70_combout\);

-- Location: LCCOMB_X30_Y13_N20
\cpu|E_alu_result[18]~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[18]~89_combout\ = (!\cpu|R_ctrl_br_cmp~regout\ & (!\cpu|R_ctrl_rdctl_inst~regout\ & \cpu|E_alu_result[18]~70_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_ctrl_br_cmp~regout\,
	datab => \cpu|R_ctrl_rdctl_inst~regout\,
	datad => \cpu|E_alu_result[18]~70_combout\,
	combout => \cpu|E_alu_result[18]~89_combout\);

-- Location: LCFF_X30_Y13_N21
\cpu|W_alu_result[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_alu_result[18]~89_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|W_alu_result\(18));

-- Location: LCCOMB_X25_Y13_N6
\cpu|W_rf_wr_data[18]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_rf_wr_data[18]~32_combout\ = (\cpu|R_ctrl_ld~regout\ & (\cpu|av_ld_byte2_data\(2))) # (!\cpu|R_ctrl_ld~regout\ & (((\cpu|W_alu_result\(18) & !\cpu|E_alu_result~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_ctrl_ld~regout\,
	datab => \cpu|av_ld_byte2_data\(2),
	datac => \cpu|W_alu_result\(18),
	datad => \cpu|E_alu_result~36_combout\,
	combout => \cpu|W_rf_wr_data[18]~32_combout\);

-- Location: LCCOMB_X27_Y14_N8
\cpu|R_src1[0]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|R_src1[0]~43_combout\ = (!\cpu|R_src1~41_combout\ & (\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(0) & ((!\cpu|E_valid~regout\) # (!\cpu|R_ctrl_jmp_direct~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_ctrl_jmp_direct~regout\,
	datab => \cpu|E_valid~regout\,
	datac => \cpu|R_src1~41_combout\,
	datad => \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(0),
	combout => \cpu|R_src1[0]~43_combout\);

-- Location: LCFF_X27_Y14_N9
\cpu|E_src1[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|R_src1[0]~43_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src1\(0));

-- Location: LCCOMB_X29_Y16_N0
\cpu|E_arith_result[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_arith_result[0]~3_combout\ = (\cpu|E_alu_sub~regout\ & ((\cpu|Add1~0_combout\))) # (!\cpu|E_alu_sub~regout\ & (\cpu|Add2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|Add2~0_combout\,
	datac => \cpu|Add1~0_combout\,
	datad => \cpu|E_alu_sub~regout\,
	combout => \cpu|E_arith_result[0]~3_combout\);

-- Location: LCCOMB_X29_Y18_N20
\cpu|W_alu_result[0]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_alu_result[0]~13_combout\ = (\cpu|R_ctrl_logic~regout\ & (\cpu|E_logic_result[0]~15_combout\)) # (!\cpu|R_ctrl_logic~regout\ & ((\cpu|E_arith_result[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_logic_result[0]~15_combout\,
	datab => \cpu|R_ctrl_logic~regout\,
	datad => \cpu|E_arith_result[0]~3_combout\,
	combout => \cpu|W_alu_result[0]~13_combout\);

-- Location: LCFF_X29_Y18_N21
\cpu|W_alu_result[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|W_alu_result[0]~13_combout\,
	sdata => \cpu|E_shift_rot_result\(0),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu|E_alu_result~36_combout\,
	sload => \cpu|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|W_alu_result\(0));

-- Location: LCCOMB_X25_Y16_N4
\cpu|av_ld_rshift8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_ld_rshift8~0_combout\ = (\cpu|av_ld_align_cycle\(1) & (\cpu|W_alu_result\(0) & (!\cpu|av_ld_align_cycle\(0) & \cpu|W_alu_result\(1)))) # (!\cpu|av_ld_align_cycle\(1) & ((\cpu|W_alu_result\(1)) # ((\cpu|W_alu_result\(0) & 
-- !\cpu|av_ld_align_cycle\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|av_ld_align_cycle\(1),
	datab => \cpu|W_alu_result\(0),
	datac => \cpu|av_ld_align_cycle\(0),
	datad => \cpu|W_alu_result\(1),
	combout => \cpu|av_ld_rshift8~0_combout\);

-- Location: LCCOMB_X24_Y19_N26
\cpu|av_ld_rshift8~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_ld_rshift8~1_combout\ = (!\cpu|av_ld_rshift8~0_combout\) # (!\cpu|av_ld_aligning_data~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu|av_ld_aligning_data~regout\,
	datad => \cpu|av_ld_rshift8~0_combout\,
	combout => \cpu|av_ld_rshift8~1_combout\);

-- Location: LCFF_X14_Y17_N9
\cpu|av_ld_byte3_data[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|av_ld_byte3_data_nxt~19_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|av_ld_byte3_data\(0));

-- Location: LCFF_X28_Y20_N11
\cpu|av_ld_byte2_data[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|av_ld_byte2_data[0]~7_combout\,
	sdata => \cpu|av_ld_byte3_data\(0),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|av_ld_byte2_data\(0));

-- Location: LCCOMB_X30_Y13_N24
\cpu|E_alu_result[16]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[16]~51_combout\ = (\cpu|W_alu_result[27]~14_combout\ & (((\cpu|W_alu_result[27]~15_combout\)))) # (!\cpu|W_alu_result[27]~14_combout\ & ((\cpu|W_alu_result[27]~15_combout\ & ((\cpu|Add1~32_combout\))) # 
-- (!\cpu|W_alu_result[27]~15_combout\ & (\cpu|Add2~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Add2~32_combout\,
	datab => \cpu|W_alu_result[27]~14_combout\,
	datac => \cpu|W_alu_result[27]~15_combout\,
	datad => \cpu|Add1~32_combout\,
	combout => \cpu|E_alu_result[16]~51_combout\);

-- Location: LCCOMB_X30_Y13_N18
\cpu|E_alu_result[16]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[16]~52_combout\ = (\cpu|E_alu_result[16]~51_combout\ & ((\cpu|E_shift_rot_result\(16)) # ((!\cpu|W_alu_result[27]~14_combout\)))) # (!\cpu|E_alu_result[16]~51_combout\ & (((\cpu|E_logic_result[16]~31_combout\ & 
-- \cpu|W_alu_result[27]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_shift_rot_result\(16),
	datab => \cpu|E_logic_result[16]~31_combout\,
	datac => \cpu|E_alu_result[16]~51_combout\,
	datad => \cpu|W_alu_result[27]~14_combout\,
	combout => \cpu|E_alu_result[16]~52_combout\);

-- Location: LCCOMB_X30_Y13_N14
\cpu|E_alu_result[16]~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[16]~80_combout\ = (!\cpu|R_ctrl_br_cmp~regout\ & (!\cpu|R_ctrl_rdctl_inst~regout\ & \cpu|E_alu_result[16]~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_ctrl_br_cmp~regout\,
	datab => \cpu|R_ctrl_rdctl_inst~regout\,
	datad => \cpu|E_alu_result[16]~52_combout\,
	combout => \cpu|E_alu_result[16]~80_combout\);

-- Location: LCFF_X30_Y13_N15
\cpu|W_alu_result[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_alu_result[16]~80_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|W_alu_result\(16));

-- Location: LCCOMB_X25_Y13_N30
\cpu|W_rf_wr_data[16]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_rf_wr_data[16]~23_combout\ = (\cpu|R_ctrl_ld~regout\ & (\cpu|av_ld_byte2_data\(0))) # (!\cpu|R_ctrl_ld~regout\ & (((\cpu|W_alu_result\(16) & !\cpu|E_alu_result~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_ctrl_ld~regout\,
	datab => \cpu|av_ld_byte2_data\(0),
	datac => \cpu|W_alu_result\(16),
	datad => \cpu|E_alu_result~36_combout\,
	combout => \cpu|W_rf_wr_data[16]~23_combout\);

-- Location: LCCOMB_X30_Y14_N8
\cpu|E_st_data[19]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_st_data[19]~4_combout\ = (\cpu|D_iw\(4) & ((\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(19)))) # (!\cpu|D_iw\(4) & (\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(4),
	datab => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	datad => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(19),
	combout => \cpu|E_st_data[19]~4_combout\);

-- Location: LCFF_X30_Y14_N9
\cpu|d_writedata[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_st_data[19]~4_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|d_writedata\(19));

-- Location: LCCOMB_X25_Y20_N2
\width_adapter|width_adapter|ShiftLeft2~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|ShiftLeft2~23_combout\ = (\cmd_xbar_mux_001|saved_grant\(0) & (\cpu|d_writedata\(19) & \cmd_xbar_mux_001|src_data\(38)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|saved_grant\(0),
	datac => \cpu|d_writedata\(19),
	datad => \cmd_xbar_mux_001|src_data\(38),
	combout => \width_adapter|width_adapter|ShiftLeft2~23_combout\);

-- Location: LCCOMB_X25_Y14_N2
\cpu|E_st_data[21]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_st_data[21]~7_combout\ = (\cpu|D_iw\(4) & ((\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(21)))) # (!\cpu|D_iw\(4) & (\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(4),
	datac => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	datad => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(21),
	combout => \cpu|E_st_data[21]~7_combout\);

-- Location: LCFF_X25_Y14_N3
\cpu|d_writedata[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_st_data[21]~7_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|d_writedata\(21));

-- Location: LCCOMB_X25_Y20_N18
\width_adapter|width_adapter|ShiftLeft2~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|ShiftLeft2~26_combout\ = (\cmd_xbar_mux_001|saved_grant\(0) & (\cpu|d_writedata\(21) & \cmd_xbar_mux_001|src_data\(38)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|saved_grant\(0),
	datab => \cpu|d_writedata\(21),
	datad => \cmd_xbar_mux_001|src_data\(38),
	combout => \width_adapter|width_adapter|ShiftLeft2~26_combout\);

-- Location: M4K_X26_Y20
\memory|the_altsyncram|auto_generated|ram_block1a49\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "HostSystem_memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 4,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 49,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 64,
	port_a_write_enable_clear => "none",
	port_b_address_width => 10,
	port_b_data_width => 4,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \memory|wren~0_combout\,
	clk0 => \clk_clk~clkctrl_outclk\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a49_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a49_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a49_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus\);

-- Location: LCCOMB_X23_Y18_N6
\width_adapter|width_adapter|byteen_reg~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|byteen_reg~5_combout\ = (!\cmd_xbar_mux_001|src_payload\(0) & ((\width_adapter|width_adapter|byteen_reg\(2)) # ((!\cmd_xbar_mux_001|src_data\(38) & \width_adapter|width_adapter|out_byteen_field~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|src_data\(38),
	datab => \width_adapter|width_adapter|out_byteen_field~2_combout\,
	datac => \width_adapter|width_adapter|byteen_reg\(2),
	datad => \cmd_xbar_mux_001|src_payload\(0),
	combout => \width_adapter|width_adapter|byteen_reg~5_combout\);

-- Location: LCFF_X23_Y18_N7
\width_adapter|width_adapter|byteen_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \width_adapter|width_adapter|byteen_reg~5_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \width_adapter|width_adapter|always8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter|width_adapter|byteen_reg\(2));

-- Location: LCCOMB_X24_Y19_N20
\width_adapter|width_adapter|out_byteen_field~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|out_byteen_field~9_combout\ = (\width_adapter|width_adapter|byteen_reg\(2)) # ((!\cmd_xbar_mux_001|src_data\(38) & \width_adapter|width_adapter|out_byteen_field~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \width_adapter|width_adapter|byteen_reg\(2),
	datac => \cmd_xbar_mux_001|src_data\(38),
	datad => \width_adapter|width_adapter|out_byteen_field~2_combout\,
	combout => \width_adapter|width_adapter|out_byteen_field~9_combout\);

-- Location: LCCOMB_X30_Y16_N18
\width_adapter|width_adapter|out_data[18]\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|out_data\(18) = (\width_adapter|width_adapter|data_reg\(18)) # ((\cmd_xbar_mux_001|saved_grant\(0) & (\cpu|d_writedata\(18) & !\cmd_xbar_mux_001|src_data\(38))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \width_adapter|width_adapter|data_reg\(18),
	datab => \cmd_xbar_mux_001|saved_grant\(0),
	datac => \cpu|d_writedata\(18),
	datad => \cmd_xbar_mux_001|src_data\(38),
	combout => \width_adapter|width_adapter|out_data\(18));

-- Location: LCCOMB_X30_Y16_N4
\width_adapter|width_adapter|data_reg~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|data_reg~87_combout\ = (\width_adapter|width_adapter|out_data\(19) & (!\cmd_xbar_mux_001|saved_grant\(1) & !\cmd_xbar_mux_001|saved_grant\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \width_adapter|width_adapter|out_data\(19),
	datac => \cmd_xbar_mux_001|saved_grant\(1),
	datad => \cmd_xbar_mux_001|saved_grant\(0),
	combout => \width_adapter|width_adapter|data_reg~87_combout\);

-- Location: LCFF_X30_Y16_N5
\width_adapter|width_adapter|data_reg[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \width_adapter|width_adapter|data_reg~87_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \width_adapter|width_adapter|always8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter|width_adapter|data_reg\(19));

-- Location: LCCOMB_X30_Y16_N6
\width_adapter|width_adapter|out_data[19]\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|out_data\(19) = (\width_adapter|width_adapter|data_reg\(19)) # ((\cpu|d_writedata\(19) & (\cmd_xbar_mux_001|saved_grant\(0) & !\cmd_xbar_mux_001|src_data\(38))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|d_writedata\(19),
	datab => \cmd_xbar_mux_001|saved_grant\(0),
	datac => \width_adapter|width_adapter|data_reg\(19),
	datad => \cmd_xbar_mux_001|src_data\(38),
	combout => \width_adapter|width_adapter|out_data\(19));

-- Location: LCCOMB_X24_Y19_N24
\width_adapter|width_adapter|out_data[21]\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|out_data\(21) = (\width_adapter|width_adapter|data_reg\(21)) # ((!\cmd_xbar_mux_001|src_data\(38) & (\cmd_xbar_mux_001|saved_grant\(0) & \cpu|d_writedata\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \width_adapter|width_adapter|data_reg\(21),
	datab => \cmd_xbar_mux_001|src_data\(38),
	datac => \cmd_xbar_mux_001|saved_grant\(0),
	datad => \cpu|d_writedata\(21),
	combout => \width_adapter|width_adapter|out_data\(21));

-- Location: M4K_X26_Y23
\memory|the_altsyncram|auto_generated|ram_block1a17\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "HostSystem_memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 4,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 64,
	port_a_write_enable_clear => "none",
	port_b_address_width => 10,
	port_b_data_width => 4,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \memory|wren~0_combout\,
	clk0 => \clk_clk~clkctrl_outclk\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a17_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a17_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus\);

-- Location: LCCOMB_X27_Y19_N26
\width_adapter_001|width_adapter_001|out_data[21]\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter_001|width_adapter_001|out_data\(21) = (\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]~regout\ & ((\memory|the_altsyncram|auto_generated|q_a\(21)) # 
-- ((\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~regout\ & \memory|the_altsyncram|auto_generated|q_a\(53))))) # 
-- (!\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]~regout\ & 
-- (\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~regout\ & (\memory|the_altsyncram|auto_generated|q_a\(53))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]~regout\,
	datab => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~regout\,
	datac => \memory|the_altsyncram|auto_generated|q_a\(53),
	datad => \memory|the_altsyncram|auto_generated|q_a\(21),
	combout => \width_adapter_001|width_adapter_001|out_data\(21));

-- Location: LCCOMB_X27_Y19_N28
\rsp_xbar_mux|src_payload~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux|src_payload~27_combout\ = (\memory_s1_translator|memory_s1_translator|read_latency_shift_reg\(0) & 
-- (!\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][109]~regout\ & \width_adapter_001|width_adapter_001|out_data\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_s1_translator|memory_s1_translator|read_latency_shift_reg\(0),
	datac => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][109]~regout\,
	datad => \width_adapter_001|width_adapter_001|out_data\(21),
	combout => \rsp_xbar_mux|src_payload~27_combout\);

-- Location: LCCOMB_X27_Y19_N12
\cpu|av_ld_byte2_data[5]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte2_data[5]~3_combout\ = (\cpu|av_ld_aligning_data~regout\ & (\cpu|av_fill_bit~1_combout\)) # (!\cpu|av_ld_aligning_data~regout\ & ((\rsp_xbar_mux|src_payload~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|av_fill_bit~1_combout\,
	datab => \cpu|av_ld_aligning_data~regout\,
	datad => \rsp_xbar_mux|src_payload~27_combout\,
	combout => \cpu|av_ld_byte2_data[5]~3_combout\);

-- Location: LCFF_X27_Y19_N13
\cpu|av_ld_byte2_data[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|av_ld_byte2_data[5]~3_combout\,
	sdata => \cpu|av_ld_byte3_data\(5),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|av_ld_byte2_data\(5));

-- Location: LCCOMB_X22_Y19_N26
\cpu|av_ld_byte1_data_en~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte1_data_en~0_combout\ = ((\cpu|D_iw\(4)) # ((\cpu|av_ld_rshift8~0_combout\) # (!\cpu|av_ld_aligning_data~regout\))) # (!\cpu|D_iw\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(3),
	datab => \cpu|D_iw\(4),
	datac => \cpu|av_ld_aligning_data~regout\,
	datad => \cpu|av_ld_rshift8~0_combout\,
	combout => \cpu|av_ld_byte1_data_en~0_combout\);

-- Location: LCFF_X22_Y19_N5
\cpu|av_ld_byte1_data[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|av_ld_byte1_data[5]~3_combout\,
	sdata => \cpu|av_ld_byte2_data\(5),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|ALT_INV_av_ld_rshift8~1_combout\,
	ena => \cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|av_ld_byte1_data\(5));

-- Location: LCCOMB_X25_Y16_N18
\cpu|W_rf_wr_data[13]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_rf_wr_data[13]~9_combout\ = (\cpu|R_ctrl_ld~regout\ & (((\cpu|av_ld_byte1_data\(5))))) # (!\cpu|R_ctrl_ld~regout\ & (\cpu|W_alu_result\(13) & ((!\cpu|E_alu_result~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_alu_result\(13),
	datab => \cpu|av_ld_byte1_data\(5),
	datac => \cpu|E_alu_result~36_combout\,
	datad => \cpu|R_ctrl_ld~regout\,
	combout => \cpu|W_rf_wr_data[13]~9_combout\);

-- Location: LCCOMB_X27_Y14_N20
\cpu|E_st_data[22]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_st_data[22]~0_combout\ = (\cpu|D_iw\(4) & (\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(22))) # (!\cpu|D_iw\(4) & ((\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(4),
	datac => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(22),
	datad => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	combout => \cpu|E_st_data[22]~0_combout\);

-- Location: LCFF_X27_Y14_N21
\cpu|d_writedata[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_st_data[22]~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|d_writedata\(22));

-- Location: LCCOMB_X27_Y18_N24
\width_adapter|width_adapter|ShiftLeft2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|ShiftLeft2~3_combout\ = (\cmd_xbar_mux_001|src_data\(38) & (\cpu|d_writedata\(22) & \cmd_xbar_mux_001|saved_grant\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|src_data\(38),
	datac => \cpu|d_writedata\(22),
	datad => \cmd_xbar_mux_001|saved_grant\(0),
	combout => \width_adapter|width_adapter|ShiftLeft2~3_combout\);

-- Location: LCCOMB_X27_Y14_N14
\cpu|E_st_data[23]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_st_data[23]~1_combout\ = (\cpu|D_iw\(4) & ((\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(23)))) # (!\cpu|D_iw\(4) & (\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(4),
	datab => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	datad => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(23),
	combout => \cpu|E_st_data[23]~1_combout\);

-- Location: LCFF_X27_Y14_N15
\cpu|d_writedata[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_st_data[23]~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|d_writedata\(23));

-- Location: LCCOMB_X23_Y16_N0
\width_adapter|width_adapter|ShiftLeft2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|ShiftLeft2~4_combout\ = (\cmd_xbar_mux_001|src_data\(38) & (\cpu|d_writedata\(23) & \cmd_xbar_mux_001|saved_grant\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cmd_xbar_mux_001|src_data\(38),
	datac => \cpu|d_writedata\(23),
	datad => \cmd_xbar_mux_001|saved_grant\(0),
	combout => \width_adapter|width_adapter|ShiftLeft2~4_combout\);

-- Location: M4K_X26_Y21
\memory|the_altsyncram|auto_generated|ram_block1a48\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "HostSystem_memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 4,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 48,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 64,
	port_a_write_enable_clear => "none",
	port_b_address_width => 10,
	port_b_data_width => 4,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \memory|wren~0_combout\,
	clk0 => \clk_clk~clkctrl_outclk\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a48_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a48_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a48_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus\);

-- Location: LCCOMB_X25_Y17_N14
\width_adapter|width_adapter|data_reg~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|data_reg~80_combout\ = (!\cmd_xbar_mux_001|saved_grant\(0) & (!\cmd_xbar_mux_001|saved_grant\(1) & \width_adapter|width_adapter|out_data\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|saved_grant\(0),
	datac => \cmd_xbar_mux_001|saved_grant\(1),
	datad => \width_adapter|width_adapter|out_data\(16),
	combout => \width_adapter|width_adapter|data_reg~80_combout\);

-- Location: LCFF_X25_Y17_N15
\width_adapter|width_adapter|data_reg[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \width_adapter|width_adapter|data_reg~80_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \width_adapter|width_adapter|always8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter|width_adapter|data_reg\(16));

-- Location: LCCOMB_X25_Y17_N20
\width_adapter|width_adapter|out_data[16]\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|out_data\(16) = (\width_adapter|width_adapter|data_reg\(16)) # ((!\cmd_xbar_mux_001|src_data\(38) & (\cpu|d_writedata\(16) & \cmd_xbar_mux_001|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|src_data\(38),
	datab => \cpu|d_writedata\(16),
	datac => \width_adapter|width_adapter|data_reg\(16),
	datad => \cmd_xbar_mux_001|saved_grant\(0),
	combout => \width_adapter|width_adapter|out_data\(16));

-- Location: LCCOMB_X20_Y18_N22
\width_adapter|width_adapter|data_reg~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|data_reg~86_combout\ = (\width_adapter|width_adapter|out_data\(20) & (!\cmd_xbar_mux_001|saved_grant\(0) & !\cmd_xbar_mux_001|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \width_adapter|width_adapter|out_data\(20),
	datac => \cmd_xbar_mux_001|saved_grant\(0),
	datad => \cmd_xbar_mux_001|saved_grant\(1),
	combout => \width_adapter|width_adapter|data_reg~86_combout\);

-- Location: LCFF_X20_Y18_N23
\width_adapter|width_adapter|data_reg[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \width_adapter|width_adapter|data_reg~86_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \width_adapter|width_adapter|always8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter|width_adapter|data_reg\(20));

-- Location: LCCOMB_X20_Y18_N28
\width_adapter|width_adapter|out_data[20]\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|out_data\(20) = (\width_adapter|width_adapter|data_reg\(20)) # ((!\cmd_xbar_mux_001|src_data\(38) & (\cmd_xbar_mux_001|saved_grant\(0) & \cpu|d_writedata\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|src_data\(38),
	datab => \width_adapter|width_adapter|data_reg\(20),
	datac => \cmd_xbar_mux_001|saved_grant\(0),
	datad => \cpu|d_writedata\(20),
	combout => \width_adapter|width_adapter|out_data\(20));

-- Location: LCCOMB_X27_Y16_N28
\width_adapter|width_adapter|out_data[22]\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|out_data\(22) = (\width_adapter|width_adapter|data_reg\(22)) # ((\cpu|d_writedata\(22) & (\cmd_xbar_mux_001|saved_grant\(0) & !\cmd_xbar_mux_001|src_data\(38))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \width_adapter|width_adapter|data_reg\(22),
	datab => \cpu|d_writedata\(22),
	datac => \cmd_xbar_mux_001|saved_grant\(0),
	datad => \cmd_xbar_mux_001|src_data\(38),
	combout => \width_adapter|width_adapter|out_data\(22));

-- Location: LCCOMB_X30_Y16_N22
\width_adapter|width_adapter|out_data[23]\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|out_data\(23) = (\width_adapter|width_adapter|data_reg\(23)) # ((\cmd_xbar_mux_001|saved_grant\(0) & (\cpu|d_writedata\(23) & !\cmd_xbar_mux_001|src_data\(38))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \width_adapter|width_adapter|data_reg\(23),
	datab => \cmd_xbar_mux_001|saved_grant\(0),
	datac => \cpu|d_writedata\(23),
	datad => \cmd_xbar_mux_001|src_data\(38),
	combout => \width_adapter|width_adapter|out_data\(23));

-- Location: M4K_X26_Y24
\memory|the_altsyncram|auto_generated|ram_block1a16\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "HostSystem_memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 4,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 64,
	port_a_write_enable_clear => "none",
	port_b_address_width => 10,
	port_b_data_width => 4,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \memory|wren~0_combout\,
	clk0 => \clk_clk~clkctrl_outclk\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

-- Location: LCCOMB_X27_Y20_N20
\width_adapter_001|width_adapter_001|out_data[20]\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter_001|width_adapter_001|out_data\(20) = (\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]~regout\ & ((\memory|the_altsyncram|auto_generated|q_a\(20)) # 
-- ((\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~regout\ & \memory|the_altsyncram|auto_generated|q_a\(52))))) # 
-- (!\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]~regout\ & 
-- (\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~regout\ & (\memory|the_altsyncram|auto_generated|q_a\(52))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]~regout\,
	datab => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~regout\,
	datac => \memory|the_altsyncram|auto_generated|q_a\(52),
	datad => \memory|the_altsyncram|auto_generated|q_a\(20),
	combout => \width_adapter_001|width_adapter_001|out_data\(20));

-- Location: LCCOMB_X27_Y20_N26
\rsp_xbar_mux|src_payload~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux|src_payload~28_combout\ = (!\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][109]~regout\ & 
-- (\memory_s1_translator|memory_s1_translator|read_latency_shift_reg\(0) & \width_adapter_001|width_adapter_001|out_data\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][109]~regout\,
	datab => \memory_s1_translator|memory_s1_translator|read_latency_shift_reg\(0),
	datac => \width_adapter_001|width_adapter_001|out_data\(20),
	combout => \rsp_xbar_mux|src_payload~28_combout\);

-- Location: LCCOMB_X27_Y20_N0
\cpu|av_ld_byte2_data[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte2_data[4]~4_combout\ = (\cpu|av_ld_aligning_data~regout\ & (\cpu|av_fill_bit~1_combout\)) # (!\cpu|av_ld_aligning_data~regout\ & ((\rsp_xbar_mux|src_payload~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|av_fill_bit~1_combout\,
	datab => \cpu|av_ld_aligning_data~regout\,
	datad => \rsp_xbar_mux|src_payload~28_combout\,
	combout => \cpu|av_ld_byte2_data[4]~4_combout\);

-- Location: LCCOMB_X16_Y20_N2
\cpu|av_ld_byte3_data_nxt~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte3_data_nxt~12_combout\ = (\cpu|av_ld_aligning_data~regout\ & (((\cpu|av_fill_bit~1_combout\)))) # (!\cpu|av_ld_aligning_data~regout\ & (\rsp_xbar_demux_001|src0_valid~combout\ & ((\width_adapter_001|width_adapter_001|out_data\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_demux_001|src0_valid~combout\,
	datab => \cpu|av_fill_bit~1_combout\,
	datac => \cpu|av_ld_aligning_data~regout\,
	datad => \width_adapter_001|width_adapter_001|out_data\(28),
	combout => \cpu|av_ld_byte3_data_nxt~12_combout\);

-- Location: LCFF_X16_Y20_N3
\cpu|av_ld_byte3_data[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|av_ld_byte3_data_nxt~12_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|av_ld_byte3_data\(4));

-- Location: LCFF_X27_Y20_N1
\cpu|av_ld_byte2_data[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|av_ld_byte2_data[4]~4_combout\,
	sdata => \cpu|av_ld_byte3_data\(4),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|av_ld_byte2_data\(4));

-- Location: LCFF_X16_Y18_N17
\cpu|av_ld_byte1_data[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|av_ld_byte1_data[4]~4_combout\,
	sdata => \cpu|av_ld_byte2_data\(4),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|ALT_INV_av_ld_rshift8~1_combout\,
	ena => \cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|av_ld_byte1_data\(4));

-- Location: LCCOMB_X29_Y18_N0
\cpu|W_alu_result[12]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_alu_result[12]~4_combout\ = (\cpu|R_ctrl_logic~regout\ & ((\cpu|E_logic_result[12]~5_combout\))) # (!\cpu|R_ctrl_logic~regout\ & (\cpu|F_pc[10]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|F_pc[10]~8_combout\,
	datab => \cpu|E_logic_result[12]~5_combout\,
	datad => \cpu|R_ctrl_logic~regout\,
	combout => \cpu|W_alu_result[12]~4_combout\);

-- Location: LCCOMB_X29_Y15_N10
\cpu|E_shift_rot_result_nxt[9]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_result_nxt[9]~8_combout\ = (\cpu|R_ctrl_shift_rot_right~regout\ & ((\cpu|E_shift_rot_result\(10)))) # (!\cpu|R_ctrl_shift_rot_right~regout\ & (\cpu|E_shift_rot_result\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_shift_rot_result\(8),
	datab => \cpu|E_shift_rot_result\(10),
	datad => \cpu|R_ctrl_shift_rot_right~regout\,
	combout => \cpu|E_shift_rot_result_nxt[9]~8_combout\);

-- Location: LCFF_X29_Y15_N11
\cpu|E_shift_rot_result[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_shift_rot_result_nxt[9]~8_combout\,
	sdata => \cpu|E_src1\(9),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_shift_rot_result\(9));

-- Location: LCCOMB_X29_Y15_N8
\cpu|E_shift_rot_result_nxt[10]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_result_nxt[10]~7_combout\ = (\cpu|R_ctrl_shift_rot_right~regout\ & (\cpu|E_shift_rot_result\(11))) # (!\cpu|R_ctrl_shift_rot_right~regout\ & ((\cpu|E_shift_rot_result\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_ctrl_shift_rot_right~regout\,
	datab => \cpu|E_shift_rot_result\(11),
	datad => \cpu|E_shift_rot_result\(9),
	combout => \cpu|E_shift_rot_result_nxt[10]~7_combout\);

-- Location: LCFF_X29_Y15_N9
\cpu|E_shift_rot_result[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_shift_rot_result_nxt[10]~7_combout\,
	sdata => \cpu|E_src1\(10),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_shift_rot_result\(10));

-- Location: LCCOMB_X29_Y15_N14
\cpu|E_shift_rot_result_nxt[11]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_result_nxt[11]~6_combout\ = (\cpu|R_ctrl_shift_rot_right~regout\ & ((\cpu|E_shift_rot_result\(12)))) # (!\cpu|R_ctrl_shift_rot_right~regout\ & (\cpu|E_shift_rot_result\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_ctrl_shift_rot_right~regout\,
	datab => \cpu|E_shift_rot_result\(10),
	datad => \cpu|E_shift_rot_result\(12),
	combout => \cpu|E_shift_rot_result_nxt[11]~6_combout\);

-- Location: LCCOMB_X27_Y13_N8
\cpu|E_src1[11]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_src1[11]~5_combout\ = (\cpu|R_src1~40_combout\ & (\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(11))) # (!\cpu|R_src1~40_combout\ & ((\cpu|D_iw\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(11),
	datab => \cpu|R_src1~40_combout\,
	datad => \cpu|D_iw\(15),
	combout => \cpu|E_src1[11]~5_combout\);

-- Location: LCFF_X27_Y13_N9
\cpu|E_src1[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_src1[11]~5_combout\,
	sdata => \cpu|F_pc_plus_one[9]~18_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|R_src1~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src1\(11));

-- Location: LCFF_X29_Y15_N15
\cpu|E_shift_rot_result[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_shift_rot_result_nxt[11]~6_combout\,
	sdata => \cpu|E_src1\(11),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_shift_rot_result\(11));

-- Location: LCCOMB_X30_Y15_N2
\cpu|E_shift_rot_result_nxt[17]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_result_nxt[17]~18_combout\ = (\cpu|R_ctrl_shift_rot_right~regout\ & (\cpu|E_shift_rot_result\(18))) # (!\cpu|R_ctrl_shift_rot_right~regout\ & ((\cpu|E_shift_rot_result\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_shift_rot_result\(18),
	datab => \cpu|E_shift_rot_result\(16),
	datad => \cpu|R_ctrl_shift_rot_right~regout\,
	combout => \cpu|E_shift_rot_result_nxt[17]~18_combout\);

-- Location: LCFF_X30_Y15_N3
\cpu|E_shift_rot_result[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_shift_rot_result_nxt[17]~18_combout\,
	sdata => \cpu|E_src1\(17),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_shift_rot_result\(17));

-- Location: LCCOMB_X30_Y15_N28
\cpu|E_shift_rot_result_nxt[16]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_result_nxt[16]~16_combout\ = (\cpu|R_ctrl_shift_rot_right~regout\ & ((\cpu|E_shift_rot_result\(17)))) # (!\cpu|R_ctrl_shift_rot_right~regout\ & (\cpu|E_shift_rot_result\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_shift_rot_result\(15),
	datab => \cpu|E_shift_rot_result\(17),
	datad => \cpu|R_ctrl_shift_rot_right~regout\,
	combout => \cpu|E_shift_rot_result_nxt[16]~16_combout\);

-- Location: LCFF_X30_Y15_N29
\cpu|E_shift_rot_result[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_shift_rot_result_nxt[16]~16_combout\,
	sdata => \cpu|E_src1\(16),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_shift_rot_result\(16));

-- Location: LCCOMB_X29_Y15_N0
\cpu|E_shift_rot_result_nxt[15]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_result_nxt[15]~14_combout\ = (\cpu|R_ctrl_shift_rot_right~regout\ & ((\cpu|E_shift_rot_result\(16)))) # (!\cpu|R_ctrl_shift_rot_right~regout\ & (\cpu|E_shift_rot_result\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_ctrl_shift_rot_right~regout\,
	datab => \cpu|E_shift_rot_result\(14),
	datad => \cpu|E_shift_rot_result\(16),
	combout => \cpu|E_shift_rot_result_nxt[15]~14_combout\);

-- Location: LCFF_X29_Y15_N1
\cpu|E_shift_rot_result[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_shift_rot_result_nxt[15]~14_combout\,
	sdata => \cpu|E_src1\(15),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_shift_rot_result\(15));

-- Location: LCCOMB_X29_Y15_N28
\cpu|E_shift_rot_result_nxt[14]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_result_nxt[14]~3_combout\ = (\cpu|R_ctrl_shift_rot_right~regout\ & ((\cpu|E_shift_rot_result\(15)))) # (!\cpu|R_ctrl_shift_rot_right~regout\ & (\cpu|E_shift_rot_result\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_ctrl_shift_rot_right~regout\,
	datab => \cpu|E_shift_rot_result\(13),
	datad => \cpu|E_shift_rot_result\(15),
	combout => \cpu|E_shift_rot_result_nxt[14]~3_combout\);

-- Location: LCFF_X29_Y15_N29
\cpu|E_shift_rot_result[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_shift_rot_result_nxt[14]~3_combout\,
	sdata => \cpu|E_src1\(14),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_shift_rot_result\(14));

-- Location: LCCOMB_X29_Y15_N30
\cpu|E_shift_rot_result_nxt[13]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_result_nxt[13]~4_combout\ = (\cpu|R_ctrl_shift_rot_right~regout\ & (\cpu|E_shift_rot_result\(14))) # (!\cpu|R_ctrl_shift_rot_right~regout\ & ((\cpu|E_shift_rot_result\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_ctrl_shift_rot_right~regout\,
	datab => \cpu|E_shift_rot_result\(14),
	datad => \cpu|E_shift_rot_result\(12),
	combout => \cpu|E_shift_rot_result_nxt[13]~4_combout\);

-- Location: LCFF_X29_Y15_N31
\cpu|E_shift_rot_result[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_shift_rot_result_nxt[13]~4_combout\,
	sdata => \cpu|E_src1\(13),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_shift_rot_result\(13));

-- Location: LCCOMB_X29_Y15_N12
\cpu|E_shift_rot_result_nxt[12]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_result_nxt[12]~5_combout\ = (\cpu|R_ctrl_shift_rot_right~regout\ & ((\cpu|E_shift_rot_result\(13)))) # (!\cpu|R_ctrl_shift_rot_right~regout\ & (\cpu|E_shift_rot_result\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_ctrl_shift_rot_right~regout\,
	datab => \cpu|E_shift_rot_result\(11),
	datad => \cpu|E_shift_rot_result\(13),
	combout => \cpu|E_shift_rot_result_nxt[12]~5_combout\);

-- Location: LCFF_X29_Y15_N13
\cpu|E_shift_rot_result[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_shift_rot_result_nxt[12]~5_combout\,
	sdata => \cpu|E_src1\(12),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_shift_rot_result\(12));

-- Location: LCFF_X29_Y18_N1
\cpu|W_alu_result[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|W_alu_result[12]~4_combout\,
	sdata => \cpu|E_shift_rot_result\(12),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu|E_alu_result~36_combout\,
	sload => \cpu|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|W_alu_result\(12));

-- Location: LCCOMB_X25_Y17_N26
\cpu|W_rf_wr_data[12]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_rf_wr_data[12]~10_combout\ = (\cpu|R_ctrl_ld~regout\ & (\cpu|av_ld_byte1_data\(4))) # (!\cpu|R_ctrl_ld~regout\ & (((!\cpu|E_alu_result~36_combout\ & \cpu|W_alu_result\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_ctrl_ld~regout\,
	datab => \cpu|av_ld_byte1_data\(4),
	datac => \cpu|E_alu_result~36_combout\,
	datad => \cpu|W_alu_result\(12),
	combout => \cpu|W_rf_wr_data[12]~10_combout\);

-- Location: LCCOMB_X25_Y14_N22
\cpu|d_writedata[26]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|d_writedata[26]~2_combout\ = (\cpu|Equal132~0_combout\ & ((\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2)))) # (!\cpu|Equal132~0_combout\ & (\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Equal132~0_combout\,
	datab => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(10),
	datad => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	combout => \cpu|d_writedata[26]~2_combout\);

-- Location: LCFF_X25_Y14_N23
\cpu|d_writedata[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|d_writedata[26]~2_combout\,
	sdata => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(26),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|d_writedata\(26));

-- Location: LCCOMB_X23_Y15_N14
\width_adapter_002|width_adapter_002|data_reg~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter_002|width_adapter_002|data_reg~7_combout\ = (!\width_adapter_002|width_adapter_002|use_reg~regout\ & \cpu|d_writedata\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \width_adapter_002|width_adapter_002|use_reg~regout\,
	datad => \cpu|d_writedata\(26),
	combout => \width_adapter_002|width_adapter_002|data_reg~7_combout\);

-- Location: LCFF_X23_Y15_N15
\width_adapter_002|width_adapter_002|data_reg[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \width_adapter_002|width_adapter_002|data_reg~7_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \width_adapter_002|width_adapter_002|data_reg[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter_002|width_adapter_002|data_reg\(10));

-- Location: LCFF_X25_Y14_N5
\cpu|d_writedata[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|d_writedata[28]~7_combout\,
	sdata => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(28),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|d_writedata\(28));

-- Location: LCCOMB_X23_Y15_N18
\width_adapter_002|width_adapter_002|data_reg~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter_002|width_adapter_002|data_reg~5_combout\ = (!\width_adapter_002|width_adapter_002|use_reg~regout\ & \cpu|d_writedata\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \width_adapter_002|width_adapter_002|use_reg~regout\,
	datad => \cpu|d_writedata\(28),
	combout => \width_adapter_002|width_adapter_002|data_reg~5_combout\);

-- Location: LCFF_X23_Y15_N19
\width_adapter_002|width_adapter_002|data_reg[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \width_adapter_002|width_adapter_002|data_reg~5_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \width_adapter_002|width_adapter_002|data_reg[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter_002|width_adapter_002|data_reg\(12));

-- Location: LCCOMB_X23_Y15_N20
\countbits_0|enable_state~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \countbits_0|enable_state~1_combout\ = (!\width_adapter_002|width_adapter_002|data_reg\(11) & (!\width_adapter_002|width_adapter_002|data_reg\(10) & (\width_adapter_002|width_adapter_002|use_reg~regout\ & 
-- !\width_adapter_002|width_adapter_002|data_reg\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \width_adapter_002|width_adapter_002|data_reg\(11),
	datab => \width_adapter_002|width_adapter_002|data_reg\(10),
	datac => \width_adapter_002|width_adapter_002|use_reg~regout\,
	datad => \width_adapter_002|width_adapter_002|data_reg\(12),
	combout => \countbits_0|enable_state~1_combout\);

-- Location: LCCOMB_X23_Y15_N0
\countbits_0|enable_state~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \countbits_0|enable_state~0_combout\ = (!\cpu|d_writedata\(12) & (!\cpu|d_writedata\(11) & (!\width_adapter_002|width_adapter_002|use_reg~regout\ & !\cpu|d_writedata\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|d_writedata\(12),
	datab => \cpu|d_writedata\(11),
	datac => \width_adapter_002|width_adapter_002|use_reg~regout\,
	datad => \cpu|d_writedata\(10),
	combout => \countbits_0|enable_state~0_combout\);

-- Location: LCCOMB_X23_Y15_N10
\countbits_0|enable_state~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \countbits_0|enable_state~2_combout\ = (\countbits_0|enable_state~1_combout\) # (\countbits_0|enable_state~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \countbits_0|enable_state~1_combout\,
	datad => \countbits_0|enable_state~0_combout\,
	combout => \countbits_0|enable_state~2_combout\);

-- Location: LCCOMB_X22_Y18_N16
\countbits_0|enable_state~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \countbits_0|enable_state~4_combout\ = (\countbits_0|enable_state~3_combout\ & (!\width_adapter_002|width_adapter_002|out_data[14]~2_combout\ & (\countbits_0|enable_state~2_combout\ & 
-- \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_write~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \countbits_0|enable_state~3_combout\,
	datab => \width_adapter_002|width_adapter_002|out_data[14]~2_combout\,
	datac => \countbits_0|enable_state~2_combout\,
	datad => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	combout => \countbits_0|enable_state~4_combout\);

-- Location: LCFF_X23_Y17_N27
\countbits_0|state|Q_tmp[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \width_adapter_002|width_adapter_002|out_data[0]~8_combout\,
	ena => \countbits_0|enable_state~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \countbits_0|state|Q_tmp\(0));

-- Location: LCCOMB_X25_Y17_N10
\cpu|d_writedata[25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|d_writedata[25]~feeder_combout\ = \cpu|d_writedata[25]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|d_writedata[25]~1_combout\,
	combout => \cpu|d_writedata[25]~feeder_combout\);

-- Location: LCFF_X25_Y17_N11
\cpu|d_writedata[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|d_writedata[25]~feeder_combout\,
	sdata => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(25),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|d_writedata\(25));

-- Location: LCCOMB_X22_Y18_N6
\width_adapter_002|width_adapter_002|data_reg~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter_002|width_adapter_002|data_reg~8_combout\ = (!\width_adapter_002|width_adapter_002|use_reg~regout\ & \cpu|d_writedata\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \width_adapter_002|width_adapter_002|use_reg~regout\,
	datac => \cpu|d_writedata\(25),
	combout => \width_adapter_002|width_adapter_002|data_reg~8_combout\);

-- Location: LCFF_X22_Y18_N7
\width_adapter_002|width_adapter_002|data_reg[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \width_adapter_002|width_adapter_002|data_reg~8_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \width_adapter_002|width_adapter_002|data_reg[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter_002|width_adapter_002|data_reg\(9));

-- Location: LCCOMB_X23_Y17_N30
\width_adapter_002|width_adapter_002|out_data[9]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter_002|width_adapter_002|out_data[9]~4_combout\ = (\width_adapter_002|width_adapter_002|use_reg~regout\ & ((\width_adapter_002|width_adapter_002|data_reg\(9)))) # (!\width_adapter_002|width_adapter_002|use_reg~regout\ & (\cpu|d_writedata\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|d_writedata\(9),
	datac => \width_adapter_002|width_adapter_002|data_reg\(9),
	datad => \width_adapter_002|width_adapter_002|use_reg~regout\,
	combout => \width_adapter_002|width_adapter_002|out_data[9]~4_combout\);

-- Location: LCFF_X23_Y17_N31
\countbits_0|state|Q_tmp[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \width_adapter_002|width_adapter_002|out_data[9]~4_combout\,
	ena => \countbits_0|enable_state~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \countbits_0|state|Q_tmp\(9));

-- Location: LCCOMB_X23_Y17_N18
\width_adapter_002|width_adapter_002|data_reg~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter_002|width_adapter_002|data_reg~9_combout\ = (\cpu|d_writedata\(24) & !\width_adapter_002|width_adapter_002|use_reg~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|d_writedata\(24),
	datad => \width_adapter_002|width_adapter_002|use_reg~regout\,
	combout => \width_adapter_002|width_adapter_002|data_reg~9_combout\);

-- Location: LCFF_X23_Y17_N19
\width_adapter_002|width_adapter_002|data_reg[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \width_adapter_002|width_adapter_002|data_reg~9_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \width_adapter_002|width_adapter_002|data_reg[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter_002|width_adapter_002|data_reg\(8));

-- Location: LCCOMB_X23_Y17_N0
\width_adapter_002|width_adapter_002|out_data[8]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter_002|width_adapter_002|out_data[8]~5_combout\ = (\width_adapter_002|width_adapter_002|use_reg~regout\ & (\width_adapter_002|width_adapter_002|data_reg\(8))) # (!\width_adapter_002|width_adapter_002|use_reg~regout\ & ((\cpu|d_writedata\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \width_adapter_002|width_adapter_002|data_reg\(8),
	datac => \cpu|d_writedata\(8),
	datad => \width_adapter_002|width_adapter_002|use_reg~regout\,
	combout => \width_adapter_002|width_adapter_002|out_data[8]~5_combout\);

-- Location: LCFF_X23_Y17_N1
\countbits_0|state|Q_tmp[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \width_adapter_002|width_adapter_002|out_data[8]~5_combout\,
	ena => \countbits_0|enable_state~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \countbits_0|state|Q_tmp\(8));

-- Location: LCFF_X22_Y17_N15
\countbits_0|contador_interno|Q_tmp[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \countbits_0|contador_interno|Q_tmp[0]~8_combout\,
	sdata => \countbits_0|state|Q_tmp\(0),
	aclr => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \countbits_0|state|Q_tmp\(9),
	ena => \countbits_0|state|Q_tmp\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \countbits_0|contador_interno|Q_tmp\(0));

-- Location: LCCOMB_X22_Y17_N18
\countbits_0|contador_interno|Q_tmp[2]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \countbits_0|contador_interno|Q_tmp[2]~12_combout\ = (\countbits_0|contador_interno|Q_tmp\(2) & (\countbits_0|contador_interno|Q_tmp[1]~11\ $ (GND))) # (!\countbits_0|contador_interno|Q_tmp\(2) & (!\countbits_0|contador_interno|Q_tmp[1]~11\ & VCC))
-- \countbits_0|contador_interno|Q_tmp[2]~13\ = CARRY((\countbits_0|contador_interno|Q_tmp\(2) & !\countbits_0|contador_interno|Q_tmp[1]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \countbits_0|contador_interno|Q_tmp\(2),
	datad => VCC,
	cin => \countbits_0|contador_interno|Q_tmp[1]~11\,
	combout => \countbits_0|contador_interno|Q_tmp[2]~12_combout\,
	cout => \countbits_0|contador_interno|Q_tmp[2]~13\);

-- Location: LCCOMB_X23_Y17_N24
\width_adapter_002|width_adapter_002|data_reg~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter_002|width_adapter_002|data_reg~14_combout\ = (\cpu|d_writedata\(18) & !\width_adapter_002|width_adapter_002|use_reg~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|d_writedata\(18),
	datad => \width_adapter_002|width_adapter_002|use_reg~regout\,
	combout => \width_adapter_002|width_adapter_002|data_reg~14_combout\);

-- Location: LCFF_X23_Y17_N25
\width_adapter_002|width_adapter_002|data_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \width_adapter_002|width_adapter_002|data_reg~14_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \width_adapter_002|width_adapter_002|data_reg[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter_002|width_adapter_002|data_reg\(2));

-- Location: LCCOMB_X23_Y17_N14
\width_adapter_002|width_adapter_002|out_data[2]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter_002|width_adapter_002|out_data[2]~10_combout\ = (\width_adapter_002|width_adapter_002|use_reg~regout\ & ((\width_adapter_002|width_adapter_002|data_reg\(2)))) # (!\width_adapter_002|width_adapter_002|use_reg~regout\ & 
-- (\cpu|d_writedata\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|d_writedata\(2),
	datac => \width_adapter_002|width_adapter_002|data_reg\(2),
	datad => \width_adapter_002|width_adapter_002|use_reg~regout\,
	combout => \width_adapter_002|width_adapter_002|out_data[2]~10_combout\);

-- Location: LCFF_X23_Y17_N15
\countbits_0|state|Q_tmp[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \width_adapter_002|width_adapter_002|out_data[2]~10_combout\,
	ena => \countbits_0|enable_state~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \countbits_0|state|Q_tmp\(2));

-- Location: LCFF_X22_Y17_N19
\countbits_0|contador_interno|Q_tmp[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \countbits_0|contador_interno|Q_tmp[2]~12_combout\,
	sdata => \countbits_0|state|Q_tmp\(2),
	aclr => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \countbits_0|state|Q_tmp\(9),
	ena => \countbits_0|state|Q_tmp\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \countbits_0|contador_interno|Q_tmp\(2));

-- Location: LCCOMB_X22_Y17_N2
\countbits_0|contador_bits_0|Add1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \countbits_0|contador_bits_0|Add1~0_combout\ = (\countbits_0|contador_interno|Q_tmp\(1) & ((\countbits_0|contador_interno|Q_tmp\(0)) # (\countbits_0|contador_interno|Q_tmp\(2)))) # (!\countbits_0|contador_interno|Q_tmp\(1) & 
-- (\countbits_0|contador_interno|Q_tmp\(0) & \countbits_0|contador_interno|Q_tmp\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \countbits_0|contador_interno|Q_tmp\(1),
	datac => \countbits_0|contador_interno|Q_tmp\(0),
	datad => \countbits_0|contador_interno|Q_tmp\(2),
	combout => \countbits_0|contador_bits_0|Add1~0_combout\);

-- Location: LCCOMB_X22_Y17_N20
\countbits_0|contador_interno|Q_tmp[3]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \countbits_0|contador_interno|Q_tmp[3]~14_combout\ = (\countbits_0|contador_interno|Q_tmp\(3) & (!\countbits_0|contador_interno|Q_tmp[2]~13\)) # (!\countbits_0|contador_interno|Q_tmp\(3) & ((\countbits_0|contador_interno|Q_tmp[2]~13\) # (GND)))
-- \countbits_0|contador_interno|Q_tmp[3]~15\ = CARRY((!\countbits_0|contador_interno|Q_tmp[2]~13\) # (!\countbits_0|contador_interno|Q_tmp\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \countbits_0|contador_interno|Q_tmp\(3),
	datad => VCC,
	cin => \countbits_0|contador_interno|Q_tmp[2]~13\,
	combout => \countbits_0|contador_interno|Q_tmp[3]~14_combout\,
	cout => \countbits_0|contador_interno|Q_tmp[3]~15\);

-- Location: LCCOMB_X22_Y17_N22
\countbits_0|contador_interno|Q_tmp[4]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \countbits_0|contador_interno|Q_tmp[4]~16_combout\ = (\countbits_0|contador_interno|Q_tmp\(4) & (\countbits_0|contador_interno|Q_tmp[3]~15\ $ (GND))) # (!\countbits_0|contador_interno|Q_tmp\(4) & (!\countbits_0|contador_interno|Q_tmp[3]~15\ & VCC))
-- \countbits_0|contador_interno|Q_tmp[4]~17\ = CARRY((\countbits_0|contador_interno|Q_tmp\(4) & !\countbits_0|contador_interno|Q_tmp[3]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \countbits_0|contador_interno|Q_tmp\(4),
	datad => VCC,
	cin => \countbits_0|contador_interno|Q_tmp[3]~15\,
	combout => \countbits_0|contador_interno|Q_tmp[4]~16_combout\,
	cout => \countbits_0|contador_interno|Q_tmp[4]~17\);

-- Location: LCCOMB_X25_Y14_N26
\cpu|d_writedata[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|d_writedata[4]~feeder_combout\ = \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	combout => \cpu|d_writedata[4]~feeder_combout\);

-- Location: LCFF_X25_Y14_N27
\cpu|d_writedata[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|d_writedata[4]~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|d_writedata\(4));

-- Location: LCCOMB_X23_Y17_N20
\width_adapter_002|width_adapter_002|data_reg~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter_002|width_adapter_002|data_reg~4_combout\ = (\cpu|d_writedata\(20) & !\width_adapter_002|width_adapter_002|use_reg~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu|d_writedata\(20),
	datad => \width_adapter_002|width_adapter_002|use_reg~regout\,
	combout => \width_adapter_002|width_adapter_002|data_reg~4_combout\);

-- Location: LCFF_X23_Y17_N21
\width_adapter_002|width_adapter_002|data_reg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \width_adapter_002|width_adapter_002|data_reg~4_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \width_adapter_002|width_adapter_002|data_reg[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter_002|width_adapter_002|data_reg\(4));

-- Location: LCCOMB_X23_Y17_N28
\width_adapter_002|width_adapter_002|out_data[4]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter_002|width_adapter_002|out_data[4]~3_combout\ = (\width_adapter_002|width_adapter_002|use_reg~regout\ & ((\width_adapter_002|width_adapter_002|data_reg\(4)))) # (!\width_adapter_002|width_adapter_002|use_reg~regout\ & (\cpu|d_writedata\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|d_writedata\(4),
	datac => \width_adapter_002|width_adapter_002|data_reg\(4),
	datad => \width_adapter_002|width_adapter_002|use_reg~regout\,
	combout => \width_adapter_002|width_adapter_002|out_data[4]~3_combout\);

-- Location: LCFF_X23_Y17_N29
\countbits_0|state|Q_tmp[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \width_adapter_002|width_adapter_002|out_data[4]~3_combout\,
	ena => \countbits_0|enable_state~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \countbits_0|state|Q_tmp\(4));

-- Location: LCFF_X22_Y17_N23
\countbits_0|contador_interno|Q_tmp[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \countbits_0|contador_interno|Q_tmp[4]~16_combout\,
	sdata => \countbits_0|state|Q_tmp\(4),
	aclr => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \countbits_0|state|Q_tmp\(9),
	ena => \countbits_0|state|Q_tmp\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \countbits_0|contador_interno|Q_tmp\(4));

-- Location: LCCOMB_X22_Y17_N24
\countbits_0|contador_interno|Q_tmp[5]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \countbits_0|contador_interno|Q_tmp[5]~18_combout\ = (\countbits_0|contador_interno|Q_tmp\(5) & (!\countbits_0|contador_interno|Q_tmp[4]~17\)) # (!\countbits_0|contador_interno|Q_tmp\(5) & ((\countbits_0|contador_interno|Q_tmp[4]~17\) # (GND)))
-- \countbits_0|contador_interno|Q_tmp[5]~19\ = CARRY((!\countbits_0|contador_interno|Q_tmp[4]~17\) # (!\countbits_0|contador_interno|Q_tmp\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \countbits_0|contador_interno|Q_tmp\(5),
	datad => VCC,
	cin => \countbits_0|contador_interno|Q_tmp[4]~17\,
	combout => \countbits_0|contador_interno|Q_tmp[5]~18_combout\,
	cout => \countbits_0|contador_interno|Q_tmp[5]~19\);

-- Location: LCCOMB_X24_Y17_N30
\width_adapter_002|width_adapter_002|data_reg~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter_002|width_adapter_002|data_reg~10_combout\ = (\cpu|d_writedata\(21) & !\width_adapter_002|width_adapter_002|use_reg~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|d_writedata\(21),
	datad => \width_adapter_002|width_adapter_002|use_reg~regout\,
	combout => \width_adapter_002|width_adapter_002|data_reg~10_combout\);

-- Location: LCFF_X24_Y17_N31
\width_adapter_002|width_adapter_002|data_reg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \width_adapter_002|width_adapter_002|data_reg~10_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \width_adapter_002|width_adapter_002|data_reg[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter_002|width_adapter_002|data_reg\(5));

-- Location: LCFF_X29_Y14_N19
\cpu|d_writedata[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|d_writedata\(5));

-- Location: LCCOMB_X23_Y17_N2
\width_adapter_002|width_adapter_002|out_data[5]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter_002|width_adapter_002|out_data[5]~6_combout\ = (\width_adapter_002|width_adapter_002|use_reg~regout\ & (\width_adapter_002|width_adapter_002|data_reg\(5))) # (!\width_adapter_002|width_adapter_002|use_reg~regout\ & ((\cpu|d_writedata\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \width_adapter_002|width_adapter_002|data_reg\(5),
	datac => \cpu|d_writedata\(5),
	datad => \width_adapter_002|width_adapter_002|use_reg~regout\,
	combout => \width_adapter_002|width_adapter_002|out_data[5]~6_combout\);

-- Location: LCFF_X23_Y17_N3
\countbits_0|state|Q_tmp[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \width_adapter_002|width_adapter_002|out_data[5]~6_combout\,
	ena => \countbits_0|enable_state~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \countbits_0|state|Q_tmp\(5));

-- Location: LCFF_X22_Y17_N25
\countbits_0|contador_interno|Q_tmp[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \countbits_0|contador_interno|Q_tmp[5]~18_combout\,
	sdata => \countbits_0|state|Q_tmp\(5),
	aclr => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \countbits_0|state|Q_tmp\(9),
	ena => \countbits_0|state|Q_tmp\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \countbits_0|contador_interno|Q_tmp\(5));

-- Location: LCFF_X25_Y16_N31
\cpu|d_writedata[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|d_writedata\(3));

-- Location: LCCOMB_X23_Y17_N4
\width_adapter_002|width_adapter_002|data_reg~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter_002|width_adapter_002|data_reg~11_combout\ = (\cpu|d_writedata\(19) & !\width_adapter_002|width_adapter_002|use_reg~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|d_writedata\(19),
	datad => \width_adapter_002|width_adapter_002|use_reg~regout\,
	combout => \width_adapter_002|width_adapter_002|data_reg~11_combout\);

-- Location: LCFF_X23_Y17_N5
\width_adapter_002|width_adapter_002|data_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \width_adapter_002|width_adapter_002|data_reg~11_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \width_adapter_002|width_adapter_002|data_reg[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter_002|width_adapter_002|data_reg\(3));

-- Location: LCCOMB_X23_Y17_N12
\width_adapter_002|width_adapter_002|out_data[3]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter_002|width_adapter_002|out_data[3]~7_combout\ = (\width_adapter_002|width_adapter_002|use_reg~regout\ & ((\width_adapter_002|width_adapter_002|data_reg\(3)))) # (!\width_adapter_002|width_adapter_002|use_reg~regout\ & (\cpu|d_writedata\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|d_writedata\(3),
	datac => \width_adapter_002|width_adapter_002|data_reg\(3),
	datad => \width_adapter_002|width_adapter_002|use_reg~regout\,
	combout => \width_adapter_002|width_adapter_002|out_data[3]~7_combout\);

-- Location: LCFF_X23_Y17_N13
\countbits_0|state|Q_tmp[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \width_adapter_002|width_adapter_002|out_data[3]~7_combout\,
	ena => \countbits_0|enable_state~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \countbits_0|state|Q_tmp\(3));

-- Location: LCFF_X22_Y17_N21
\countbits_0|contador_interno|Q_tmp[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \countbits_0|contador_interno|Q_tmp[3]~14_combout\,
	sdata => \countbits_0|state|Q_tmp\(3),
	aclr => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \countbits_0|state|Q_tmp\(9),
	ena => \countbits_0|state|Q_tmp\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \countbits_0|contador_interno|Q_tmp\(3));

-- Location: LCCOMB_X21_Y17_N2
\countbits_0|contador_bits_1|Add4~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \countbits_0|contador_bits_1|Add4~5_combout\ = (\countbits_0|contador_bits_1|Add1~0_combout\ & (\countbits_0|contador_interno|Q_tmp\(5) $ (\countbits_0|contador_interno|Q_tmp\(4) $ (\countbits_0|contador_interno|Q_tmp\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \countbits_0|contador_bits_1|Add1~0_combout\,
	datab => \countbits_0|contador_interno|Q_tmp\(5),
	datac => \countbits_0|contador_interno|Q_tmp\(4),
	datad => \countbits_0|contador_interno|Q_tmp\(3),
	combout => \countbits_0|contador_bits_1|Add4~5_combout\);

-- Location: LCCOMB_X22_Y17_N26
\countbits_0|contador_interno|Q_tmp[6]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \countbits_0|contador_interno|Q_tmp[6]~20_combout\ = (\countbits_0|contador_interno|Q_tmp\(6) & (\countbits_0|contador_interno|Q_tmp[5]~19\ $ (GND))) # (!\countbits_0|contador_interno|Q_tmp\(6) & (!\countbits_0|contador_interno|Q_tmp[5]~19\ & VCC))
-- \countbits_0|contador_interno|Q_tmp[6]~21\ = CARRY((\countbits_0|contador_interno|Q_tmp\(6) & !\countbits_0|contador_interno|Q_tmp[5]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \countbits_0|contador_interno|Q_tmp\(6),
	datad => VCC,
	cin => \countbits_0|contador_interno|Q_tmp[5]~19\,
	combout => \countbits_0|contador_interno|Q_tmp[6]~20_combout\,
	cout => \countbits_0|contador_interno|Q_tmp[6]~21\);

-- Location: LCCOMB_X23_Y17_N8
\width_adapter_002|width_adapter_002|out_data[6]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter_002|width_adapter_002|out_data[6]~11_combout\ = (\width_adapter_002|width_adapter_002|use_reg~regout\ & (\width_adapter_002|width_adapter_002|data_reg\(6))) # (!\width_adapter_002|width_adapter_002|use_reg~regout\ & 
-- ((\cpu|d_writedata\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \width_adapter_002|width_adapter_002|data_reg\(6),
	datac => \cpu|d_writedata\(6),
	datad => \width_adapter_002|width_adapter_002|use_reg~regout\,
	combout => \width_adapter_002|width_adapter_002|out_data[6]~11_combout\);

-- Location: LCFF_X23_Y17_N9
\countbits_0|state|Q_tmp[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \width_adapter_002|width_adapter_002|out_data[6]~11_combout\,
	ena => \countbits_0|enable_state~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \countbits_0|state|Q_tmp\(6));

-- Location: LCFF_X22_Y17_N27
\countbits_0|contador_interno|Q_tmp[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \countbits_0|contador_interno|Q_tmp[6]~20_combout\,
	sdata => \countbits_0|state|Q_tmp\(6),
	aclr => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \countbits_0|state|Q_tmp\(9),
	ena => \countbits_0|state|Q_tmp\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \countbits_0|contador_interno|Q_tmp\(6));

-- Location: LCCOMB_X21_Y17_N6
\countbits_0|contador_bits_1|Add1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \countbits_0|contador_bits_1|Add1~0_combout\ = \countbits_0|contador_interno|Q_tmp\(1) $ (\countbits_0|contador_interno|Q_tmp\(0) $ (\countbits_0|contador_interno|Q_tmp\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \countbits_0|contador_interno|Q_tmp\(1),
	datac => \countbits_0|contador_interno|Q_tmp\(0),
	datad => \countbits_0|contador_interno|Q_tmp\(2),
	combout => \countbits_0|contador_bits_1|Add1~0_combout\);

-- Location: LCCOMB_X22_Y17_N28
\countbits_0|contador_interno|Q_tmp[7]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \countbits_0|contador_interno|Q_tmp[7]~22_combout\ = \countbits_0|contador_interno|Q_tmp[6]~21\ $ (\countbits_0|contador_interno|Q_tmp\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \countbits_0|contador_interno|Q_tmp\(7),
	cin => \countbits_0|contador_interno|Q_tmp[6]~21\,
	combout => \countbits_0|contador_interno|Q_tmp[7]~22_combout\);

-- Location: LCCOMB_X23_Y15_N16
\width_adapter_002|width_adapter_002|data_reg~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter_002|width_adapter_002|data_reg~16_combout\ = (\cpu|d_writedata\(23) & !\width_adapter_002|width_adapter_002|use_reg~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|d_writedata\(23),
	datac => \width_adapter_002|width_adapter_002|use_reg~regout\,
	combout => \width_adapter_002|width_adapter_002|data_reg~16_combout\);

-- Location: LCFF_X23_Y15_N17
\width_adapter_002|width_adapter_002|data_reg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \width_adapter_002|width_adapter_002|data_reg~16_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \width_adapter_002|width_adapter_002|data_reg[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter_002|width_adapter_002|data_reg\(7));

-- Location: LCCOMB_X23_Y17_N10
\width_adapter_002|width_adapter_002|out_data[7]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter_002|width_adapter_002|out_data[7]~12_combout\ = (\width_adapter_002|width_adapter_002|use_reg~regout\ & ((\width_adapter_002|width_adapter_002|data_reg\(7)))) # (!\width_adapter_002|width_adapter_002|use_reg~regout\ & 
-- (\cpu|d_writedata\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|d_writedata\(7),
	datac => \width_adapter_002|width_adapter_002|data_reg\(7),
	datad => \width_adapter_002|width_adapter_002|use_reg~regout\,
	combout => \width_adapter_002|width_adapter_002|out_data[7]~12_combout\);

-- Location: LCFF_X23_Y17_N11
\countbits_0|state|Q_tmp[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \width_adapter_002|width_adapter_002|out_data[7]~12_combout\,
	ena => \countbits_0|enable_state~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \countbits_0|state|Q_tmp\(7));

-- Location: LCFF_X22_Y17_N29
\countbits_0|contador_interno|Q_tmp[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \countbits_0|contador_interno|Q_tmp[7]~22_combout\,
	sdata => \countbits_0|state|Q_tmp\(7),
	aclr => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \countbits_0|state|Q_tmp\(9),
	ena => \countbits_0|state|Q_tmp\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \countbits_0|contador_interno|Q_tmp\(7));

-- Location: LCCOMB_X22_Y20_N28
\countbits_0|contador_bits_1|Add5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \countbits_0|contador_bits_1|Add5~0_combout\ = (\countbits_0|contador_interno|Q_tmp\(6) & ((\countbits_0|contador_interno|Q_tmp\(7)) # (\countbits_0|contador_bits_1|Add2~0_combout\ $ (\countbits_0|contador_bits_1|Add1~0_combout\)))) # 
-- (!\countbits_0|contador_interno|Q_tmp\(6) & (\countbits_0|contador_interno|Q_tmp\(7) & (\countbits_0|contador_bits_1|Add2~0_combout\ $ (\countbits_0|contador_bits_1|Add1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \countbits_0|contador_bits_1|Add2~0_combout\,
	datab => \countbits_0|contador_interno|Q_tmp\(6),
	datac => \countbits_0|contador_bits_1|Add1~0_combout\,
	datad => \countbits_0|contador_interno|Q_tmp\(7),
	combout => \countbits_0|contador_bits_1|Add5~0_combout\);

-- Location: LCCOMB_X22_Y20_N22
\countbits_0|contador_bits_1|Add5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \countbits_0|contador_bits_1|Add5~2_combout\ = (\countbits_0|contador_bits_0|Add2~0_combout\ & ((\countbits_0|contador_bits_0|Add1~0_combout\ & ((!\countbits_0|contador_bits_1|Add5~0_combout\) # (!\countbits_0|contador_bits_1|Add4~5_combout\))) # 
-- (!\countbits_0|contador_bits_0|Add1~0_combout\ & ((\countbits_0|contador_bits_1|Add4~5_combout\) # (\countbits_0|contador_bits_1|Add5~0_combout\))))) # (!\countbits_0|contador_bits_0|Add2~0_combout\ & ((\countbits_0|contador_bits_0|Add1~0_combout\ & 
-- ((\countbits_0|contador_bits_1|Add4~5_combout\) # (\countbits_0|contador_bits_1|Add5~0_combout\))) # (!\countbits_0|contador_bits_0|Add1~0_combout\ & (\countbits_0|contador_bits_1|Add4~5_combout\ & \countbits_0|contador_bits_1|Add5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \countbits_0|contador_bits_0|Add2~0_combout\,
	datab => \countbits_0|contador_bits_0|Add1~0_combout\,
	datac => \countbits_0|contador_bits_1|Add4~5_combout\,
	datad => \countbits_0|contador_bits_1|Add5~0_combout\,
	combout => \countbits_0|contador_bits_1|Add5~2_combout\);

-- Location: LCCOMB_X22_Y20_N6
\countbits_0|read_bus[10]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \countbits_0|read_bus[10]~3_combout\ = (\width_adapter_002|width_adapter_002|out_data[14]~2_combout\ & (!\countbits_0|read_bus~0_combout\ & \countbits_0|contador_bits_1|Add5~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \width_adapter_002|width_adapter_002|out_data[14]~2_combout\,
	datac => \countbits_0|read_bus~0_combout\,
	datad => \countbits_0|contador_bits_1|Add5~2_combout\,
	combout => \countbits_0|read_bus[10]~3_combout\);

-- Location: LCFF_X22_Y20_N7
\countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \countbits_0|read_bus[10]~3_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre\(10));

-- Location: LCFF_X31_Y20_N17
\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]~regout\);

-- Location: LCCOMB_X31_Y20_N16
\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3_combout\ = 
-- (\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\) # 
-- ((\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]~regout\ & 
-- \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\,
	datac => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]~regout\,
	datad => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3_combout\);

-- Location: LCFF_X31_Y20_N19
\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~regout\);

-- Location: LCCOMB_X31_Y20_N10
\width_adapter_003|width_adapter_003|out_valid~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter_003|width_adapter_003|out_valid~0_combout\ = (\countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|read_latency_shift_reg\(0) & 
-- (((\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\) # 
-- (\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~regout\)))) # 
-- (!\countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|read_latency_shift_reg\(0) & 
-- (\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|comb~0_combout\ & 
-- ((\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\) # 
-- (\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|read_latency_shift_reg\(0),
	datab => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|comb~0_combout\,
	datac => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datad => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~regout\,
	combout => \width_adapter_003|width_adapter_003|out_valid~0_combout\);

-- Location: LCCOMB_X21_Y19_N30
\rsp_xbar_mux|src_data[10]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux|src_data[10]~5_combout\ = (\width_adapter_003|width_adapter_003|out_valid~0_combout\ & ((\width_adapter_003|width_adapter_003|data_reg\(10)) # 
-- ((\countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre\(10) & 
-- !\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \width_adapter_003|width_adapter_003|data_reg\(10),
	datab => \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre\(10),
	datac => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datad => \width_adapter_003|width_adapter_003|out_valid~0_combout\,
	combout => \rsp_xbar_mux|src_data[10]~5_combout\);

-- Location: LCCOMB_X22_Y19_N28
\rsp_xbar_mux|src_data[10]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux|src_data[10]~8_combout\ = (\rsp_xbar_mux|src_data[10]~5_combout\) # ((!\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][109]~regout\ & 
-- (\memory_s1_translator|memory_s1_translator|read_latency_shift_reg\(0) & \width_adapter_001|width_adapter_001|out_data\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][109]~regout\,
	datab => \memory_s1_translator|memory_s1_translator|read_latency_shift_reg\(0),
	datac => \rsp_xbar_mux|src_data[10]~5_combout\,
	datad => \width_adapter_001|width_adapter_001|out_data\(10),
	combout => \rsp_xbar_mux|src_data[10]~8_combout\);

-- Location: LCCOMB_X22_Y19_N20
\cpu|av_ld_byte1_data[2]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte1_data[2]~6_combout\ = (\cpu|av_ld_aligning_data~regout\ & (\cpu|av_fill_bit~1_combout\)) # (!\cpu|av_ld_aligning_data~regout\ & ((\rsp_xbar_mux|src_data[10]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|av_ld_aligning_data~regout\,
	datab => \cpu|av_fill_bit~1_combout\,
	datad => \rsp_xbar_mux|src_data[10]~8_combout\,
	combout => \cpu|av_ld_byte1_data[2]~6_combout\);

-- Location: LCFF_X22_Y19_N21
\cpu|av_ld_byte1_data[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|av_ld_byte1_data[2]~6_combout\,
	sdata => \cpu|av_ld_byte2_data\(2),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|ALT_INV_av_ld_rshift8~1_combout\,
	ena => \cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|av_ld_byte1_data\(2));

-- Location: LCCOMB_X27_Y18_N2
\cpu|W_rf_wr_data[10]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_rf_wr_data[10]~12_combout\ = (\cpu|R_ctrl_ld~regout\ & (((\cpu|av_ld_byte1_data\(2))))) # (!\cpu|R_ctrl_ld~regout\ & (!\cpu|E_alu_result~36_combout\ & (\cpu|W_alu_result\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_alu_result~36_combout\,
	datab => \cpu|R_ctrl_ld~regout\,
	datac => \cpu|W_alu_result\(10),
	datad => \cpu|av_ld_byte1_data\(2),
	combout => \cpu|W_rf_wr_data[10]~12_combout\);

-- Location: LCCOMB_X25_Y14_N20
\cpu|E_st_data[20]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_st_data[20]~3_combout\ = (\cpu|D_iw\(4) & (\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(20))) # (!\cpu|D_iw\(4) & ((\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(4),
	datab => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(20),
	datac => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	combout => \cpu|E_st_data[20]~3_combout\);

-- Location: LCFF_X25_Y14_N21
\cpu|d_writedata[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_st_data[20]~3_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|d_writedata\(20));

-- Location: LCCOMB_X23_Y18_N10
\width_adapter|width_adapter|ShiftLeft2~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|ShiftLeft2~22_combout\ = (\cmd_xbar_mux_001|src_data\(38) & (\cpu|d_writedata\(20) & \cmd_xbar_mux_001|saved_grant\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|src_data\(38),
	datac => \cpu|d_writedata\(20),
	datad => \cmd_xbar_mux_001|saved_grant\(0),
	combout => \width_adapter|width_adapter|ShiftLeft2~22_combout\);

-- Location: LCCOMB_X27_Y20_N12
\width_adapter_001|width_adapter_001|out_data[16]\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter_001|width_adapter_001|out_data\(16) = (\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]~regout\ & ((\memory|the_altsyncram|auto_generated|q_a\(16)) # 
-- ((\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~regout\ & \memory|the_altsyncram|auto_generated|q_a\(48))))) # 
-- (!\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]~regout\ & 
-- (\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~regout\ & (\memory|the_altsyncram|auto_generated|q_a\(48))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]~regout\,
	datab => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~regout\,
	datac => \memory|the_altsyncram|auto_generated|q_a\(48),
	datad => \memory|the_altsyncram|auto_generated|q_a\(16),
	combout => \width_adapter_001|width_adapter_001|out_data\(16));

-- Location: LCCOMB_X27_Y20_N30
\cpu|D_iw[16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_iw[16]~feeder_combout\ = \width_adapter_001|width_adapter_001|out_data\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \width_adapter_001|width_adapter_001|out_data\(16),
	combout => \cpu|D_iw[16]~feeder_combout\);

-- Location: LCFF_X27_Y20_N31
\cpu|D_iw[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|D_iw[16]~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|D_iw\(16));

-- Location: LCCOMB_X24_Y15_N6
\cpu|D_ctrl_shift_logical~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_shift_logical~1_combout\ = (\cpu|D_ctrl_shift_logical~0_combout\ & (\cpu|D_iw\(15) & !\cpu|D_iw\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_ctrl_shift_logical~0_combout\,
	datac => \cpu|D_iw\(15),
	datad => \cpu|D_iw\(16),
	combout => \cpu|D_ctrl_shift_logical~1_combout\);

-- Location: LCFF_X24_Y15_N7
\cpu|R_ctrl_shift_logical\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|D_ctrl_shift_logical~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|R_ctrl_shift_logical~regout\);

-- Location: LCCOMB_X24_Y15_N12
\cpu|D_ctrl_rot_right~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_rot_right~0_combout\ = (!\cpu|D_iw\(15) & (\cpu|D_iw\(14) & \cpu|D_ctrl_shift_logical~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(15),
	datac => \cpu|D_iw\(14),
	datad => \cpu|D_ctrl_shift_logical~0_combout\,
	combout => \cpu|D_ctrl_rot_right~0_combout\);

-- Location: LCFF_X24_Y15_N13
\cpu|R_ctrl_rot_right\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|D_ctrl_rot_right~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|R_ctrl_rot_right~regout\);

-- Location: LCCOMB_X28_Y15_N28
\cpu|E_shift_rot_fill_bit~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_fill_bit~0_combout\ = (!\cpu|R_ctrl_shift_logical~regout\ & ((\cpu|R_ctrl_rot_right~regout\ & ((\cpu|E_shift_rot_result\(0)))) # (!\cpu|R_ctrl_rot_right~regout\ & (\cpu|E_shift_rot_result\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_shift_rot_result\(31),
	datab => \cpu|R_ctrl_shift_logical~regout\,
	datac => \cpu|R_ctrl_rot_right~regout\,
	datad => \cpu|E_shift_rot_result\(0),
	combout => \cpu|E_shift_rot_fill_bit~0_combout\);

-- Location: LCCOMB_X28_Y15_N30
\cpu|E_shift_rot_result_nxt[0]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_result_nxt[0]~15_combout\ = (\cpu|R_ctrl_shift_rot_right~regout\ & (\cpu|E_shift_rot_result\(1))) # (!\cpu|R_ctrl_shift_rot_right~regout\ & ((\cpu|E_shift_rot_fill_bit~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_shift_rot_result\(1),
	datab => \cpu|R_ctrl_shift_rot_right~regout\,
	datad => \cpu|E_shift_rot_fill_bit~0_combout\,
	combout => \cpu|E_shift_rot_result_nxt[0]~15_combout\);

-- Location: LCFF_X28_Y15_N31
\cpu|E_shift_rot_result[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_shift_rot_result_nxt[0]~15_combout\,
	sdata => \cpu|E_src1\(0),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_shift_rot_result\(0));

-- Location: LCCOMB_X28_Y15_N20
\cpu|E_shift_rot_result_nxt[1]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_result_nxt[1]~13_combout\ = (\cpu|R_ctrl_shift_rot_right~regout\ & (\cpu|E_shift_rot_result\(2))) # (!\cpu|R_ctrl_shift_rot_right~regout\ & ((\cpu|E_shift_rot_result\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_shift_rot_result\(2),
	datab => \cpu|E_shift_rot_result\(0),
	datad => \cpu|R_ctrl_shift_rot_right~regout\,
	combout => \cpu|E_shift_rot_result_nxt[1]~13_combout\);

-- Location: LCFF_X28_Y15_N21
\cpu|E_shift_rot_result[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_shift_rot_result_nxt[1]~13_combout\,
	sdata => \cpu|E_src1\(1),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_shift_rot_result\(1));

-- Location: LCCOMB_X29_Y19_N28
\cpu|E_shift_rot_result_nxt[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_result_nxt[2]~0_combout\ = (\cpu|R_ctrl_shift_rot_right~regout\ & (\cpu|E_shift_rot_result\(3))) # (!\cpu|R_ctrl_shift_rot_right~regout\ & ((\cpu|E_shift_rot_result\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_shift_rot_result\(3),
	datab => \cpu|E_shift_rot_result\(1),
	datad => \cpu|R_ctrl_shift_rot_right~regout\,
	combout => \cpu|E_shift_rot_result_nxt[2]~0_combout\);

-- Location: LCFF_X29_Y19_N29
\cpu|E_shift_rot_result[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_shift_rot_result_nxt[2]~0_combout\,
	sdata => \cpu|E_src1\(2),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_shift_rot_result\(2));

-- Location: LCCOMB_X29_Y19_N16
\cpu|E_shift_rot_result_nxt[3]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_result_nxt[3]~1_combout\ = (\cpu|R_ctrl_shift_rot_right~regout\ & (\cpu|E_shift_rot_result\(4))) # (!\cpu|R_ctrl_shift_rot_right~regout\ & ((\cpu|E_shift_rot_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_ctrl_shift_rot_right~regout\,
	datab => \cpu|E_shift_rot_result\(4),
	datad => \cpu|E_shift_rot_result\(2),
	combout => \cpu|E_shift_rot_result_nxt[3]~1_combout\);

-- Location: LCFF_X29_Y19_N17
\cpu|E_shift_rot_result[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_shift_rot_result_nxt[3]~1_combout\,
	sdata => \cpu|E_src1\(3),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_shift_rot_result\(3));

-- Location: LCFF_X29_Y18_N23
\cpu|W_alu_result[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|W_alu_result[3]~1_combout\,
	sdata => \cpu|E_shift_rot_result\(3),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu|E_alu_result~36_combout\,
	sload => \cpu|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|W_alu_result\(3));

-- Location: LCCOMB_X29_Y18_N18
\uart|the_HostSystem_uart_regs|selected_read_data~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_regs|selected_read_data~3_combout\ = (!\cpu|W_alu_result\(4) & (\uart|the_HostSystem_uart_regs|control_reg\(9) & (\cpu|W_alu_result\(2) & \cpu|W_alu_result\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_alu_result\(4),
	datab => \uart|the_HostSystem_uart_regs|control_reg\(9),
	datac => \cpu|W_alu_result\(2),
	datad => \cpu|W_alu_result\(3),
	combout => \uart|the_HostSystem_uart_regs|selected_read_data~3_combout\);

-- Location: LCFF_X29_Y18_N19
\uart|the_HostSystem_uart_regs|readdata[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_regs|selected_read_data~3_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_regs|readdata\(9));

-- Location: LCFF_X25_Y18_N23
\uart_s1_translator|uart_s1_translator|av_readdata_pre[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \uart|the_HostSystem_uart_regs|readdata\(9),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_s1_translator|uart_s1_translator|av_readdata_pre\(9));

-- Location: LCCOMB_X25_Y18_N22
\rsp_xbar_mux|src_payload~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux|src_payload~18_combout\ = (\uart_s1_translator|uart_s1_translator|read_latency_shift_reg\(0) & \uart_s1_translator|uart_s1_translator|av_readdata_pre\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_s1_translator|uart_s1_translator|read_latency_shift_reg\(0),
	datac => \uart_s1_translator|uart_s1_translator|av_readdata_pre\(9),
	combout => \rsp_xbar_mux|src_payload~18_combout\);

-- Location: LCCOMB_X18_Y19_N2
\rsp_xbar_mux|src_data[9]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux|src_data[9]~3_combout\ = (\rsp_xbar_mux|src_data[9]~2_combout\) # ((\rsp_xbar_mux|src_payload~18_combout\) # ((\rsp_xbar_demux_001|src0_valid~combout\ & \width_adapter_001|width_adapter_001|out_data\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_mux|src_data[9]~2_combout\,
	datab => \rsp_xbar_mux|src_payload~18_combout\,
	datac => \rsp_xbar_demux_001|src0_valid~combout\,
	datad => \width_adapter_001|width_adapter_001|out_data\(9),
	combout => \rsp_xbar_mux|src_data[9]~3_combout\);

-- Location: LCCOMB_X18_Y19_N16
\cpu|av_ld_byte1_data[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte1_data[1]~0_combout\ = (\cpu|av_ld_aligning_data~regout\ & (\cpu|av_fill_bit~1_combout\)) # (!\cpu|av_ld_aligning_data~regout\ & ((\rsp_xbar_mux|src_data[9]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|av_ld_aligning_data~regout\,
	datab => \cpu|av_fill_bit~1_combout\,
	datad => \rsp_xbar_mux|src_data[9]~3_combout\,
	combout => \cpu|av_ld_byte1_data[1]~0_combout\);

-- Location: LCFF_X18_Y19_N17
\cpu|av_ld_byte1_data[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|av_ld_byte1_data[1]~0_combout\,
	sdata => \cpu|av_ld_byte2_data\(1),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|ALT_INV_av_ld_rshift8~1_combout\,
	ena => \cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|av_ld_byte1_data\(1));

-- Location: LCCOMB_X28_Y18_N26
\cpu|W_rf_wr_data[9]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_rf_wr_data[9]~1_combout\ = (\cpu|R_ctrl_ld~regout\ & (((\cpu|av_ld_byte1_data\(1))))) # (!\cpu|R_ctrl_ld~regout\ & (\cpu|W_alu_result\(9) & (!\cpu|E_alu_result~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_alu_result\(9),
	datab => \cpu|E_alu_result~36_combout\,
	datac => \cpu|av_ld_byte1_data\(1),
	datad => \cpu|R_ctrl_ld~regout\,
	combout => \cpu|W_rf_wr_data[9]~1_combout\);

-- Location: LCCOMB_X25_Y14_N30
\cpu|d_writedata[31]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|d_writedata[31]~3_combout\ = (\cpu|Equal132~0_combout\ & (\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7))) # (!\cpu|Equal132~0_combout\ & ((\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	datab => \cpu|Equal132~0_combout\,
	datad => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(15),
	combout => \cpu|d_writedata[31]~3_combout\);

-- Location: LCFF_X25_Y14_N31
\cpu|d_writedata[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|d_writedata[31]~3_combout\,
	sdata => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(31),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|d_writedata\(31));

-- Location: LCCOMB_X24_Y19_N8
\width_adapter|width_adapter|out_data[31]\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|out_data\(31) = (\width_adapter|width_adapter|data_reg\(31)) # ((!\cmd_xbar_mux_001|src_data\(38) & (\cmd_xbar_mux_001|saved_grant\(0) & \cpu|d_writedata\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \width_adapter|width_adapter|data_reg\(31),
	datab => \cmd_xbar_mux_001|src_data\(38),
	datac => \cmd_xbar_mux_001|saved_grant\(0),
	datad => \cpu|d_writedata\(31),
	combout => \width_adapter|width_adapter|out_data\(31));

-- Location: M4K_X13_Y20
\memory|the_altsyncram|auto_generated|ram_block1a28\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "HostSystem_memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 4,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 64,
	port_a_write_enable_clear => "none",
	port_b_address_width => 10,
	port_b_data_width => 4,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \memory|wren~0_combout\,
	clk0 => \clk_clk~clkctrl_outclk\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a28_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a28_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus\);

-- Location: LCCOMB_X21_Y18_N10
\width_adapter|width_adapter|ShiftLeft2~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|ShiftLeft2~31_combout\ = (\cmd_xbar_mux_001|saved_grant\(0) & (\cpu|d_writedata\(31) & \cmd_xbar_mux_001|src_data\(38)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|saved_grant\(0),
	datab => \cpu|d_writedata\(31),
	datad => \cmd_xbar_mux_001|src_data\(38),
	combout => \width_adapter|width_adapter|ShiftLeft2~31_combout\);

-- Location: M4K_X13_Y21
\memory|the_altsyncram|auto_generated|ram_block1a60\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "HostSystem_memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 4,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 60,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 64,
	port_a_write_enable_clear => "none",
	port_b_address_width => 10,
	port_b_data_width => 4,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \memory|wren~0_combout\,
	clk0 => \clk_clk~clkctrl_outclk\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a60_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a60_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a60_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a60_PORTADATAOUT_bus\);

-- Location: LCCOMB_X16_Y20_N22
\width_adapter_001|width_adapter_001|out_data[31]\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter_001|width_adapter_001|out_data\(31) = (\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]~regout\ & ((\memory|the_altsyncram|auto_generated|q_a\(31)) # 
-- ((\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]~regout\ & \memory|the_altsyncram|auto_generated|q_a\(63))))) # 
-- (!\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]~regout\ & 
-- (\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]~regout\ & ((\memory|the_altsyncram|auto_generated|q_a\(63)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]~regout\,
	datab => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]~regout\,
	datac => \memory|the_altsyncram|auto_generated|q_a\(31),
	datad => \memory|the_altsyncram|auto_generated|q_a\(63),
	combout => \width_adapter_001|width_adapter_001|out_data\(31));

-- Location: LCFF_X16_Y20_N23
\cpu|D_iw[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \width_adapter_001|width_adapter_001|out_data\(31),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|D_iw\(31));

-- Location: LCCOMB_X27_Y13_N10
\cpu|E_src1[8]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_src1[8]~8_combout\ = (\cpu|R_src1~40_combout\ & ((\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(8)))) # (!\cpu|R_src1~40_combout\ & (\cpu|D_iw\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(12),
	datab => \cpu|R_src1~40_combout\,
	datad => \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(8),
	combout => \cpu|E_src1[8]~8_combout\);

-- Location: LCFF_X27_Y13_N11
\cpu|E_src1[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_src1[8]~8_combout\,
	sdata => \cpu|F_pc_plus_one[6]~12_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|R_src1~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src1\(8));

-- Location: LCCOMB_X28_Y16_N4
\cpu|E_logic_result[8]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_logic_result[8]~9_combout\ = (\cpu|E_src2\(8) & (\cpu|R_logic_op\(1) $ (((\cpu|R_logic_op\(0) & \cpu|E_src1\(8)))))) # (!\cpu|E_src2\(8) & ((\cpu|E_src1\(8) & ((\cpu|R_logic_op\(1)))) # (!\cpu|E_src1\(8) & (!\cpu|R_logic_op\(0) & 
-- !\cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_logic_op\(0),
	datab => \cpu|E_src2\(8),
	datac => \cpu|E_src1\(8),
	datad => \cpu|R_logic_op\(1),
	combout => \cpu|E_logic_result[8]~9_combout\);

-- Location: LCCOMB_X28_Y18_N12
\cpu|W_alu_result[8]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_alu_result[8]~8_combout\ = (\cpu|R_ctrl_logic~regout\ & ((\cpu|E_logic_result[8]~9_combout\))) # (!\cpu|R_ctrl_logic~regout\ & (\cpu|F_pc[6]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|F_pc[6]~4_combout\,
	datab => \cpu|E_logic_result[8]~9_combout\,
	datad => \cpu|R_ctrl_logic~regout\,
	combout => \cpu|W_alu_result[8]~8_combout\);

-- Location: LCCOMB_X29_Y15_N18
\cpu|E_shift_rot_result_nxt[7]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_result_nxt[7]~10_combout\ = (\cpu|R_ctrl_shift_rot_right~regout\ & (\cpu|E_shift_rot_result\(8))) # (!\cpu|R_ctrl_shift_rot_right~regout\ & ((\cpu|E_shift_rot_result\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_shift_rot_result\(8),
	datab => \cpu|R_ctrl_shift_rot_right~regout\,
	datad => \cpu|E_shift_rot_result\(6),
	combout => \cpu|E_shift_rot_result_nxt[7]~10_combout\);

-- Location: LCFF_X29_Y15_N19
\cpu|E_shift_rot_result[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_shift_rot_result_nxt[7]~10_combout\,
	sdata => \cpu|E_src1\(7),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_shift_rot_result\(7));

-- Location: LCCOMB_X29_Y15_N24
\cpu|E_shift_rot_result_nxt[8]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_result_nxt[8]~9_combout\ = (\cpu|R_ctrl_shift_rot_right~regout\ & ((\cpu|E_shift_rot_result\(9)))) # (!\cpu|R_ctrl_shift_rot_right~regout\ & (\cpu|E_shift_rot_result\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_ctrl_shift_rot_right~regout\,
	datab => \cpu|E_shift_rot_result\(7),
	datad => \cpu|E_shift_rot_result\(9),
	combout => \cpu|E_shift_rot_result_nxt[8]~9_combout\);

-- Location: LCFF_X29_Y15_N25
\cpu|E_shift_rot_result[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_shift_rot_result_nxt[8]~9_combout\,
	sdata => \cpu|E_src1\(8),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_shift_rot_result\(8));

-- Location: LCFF_X28_Y18_N13
\cpu|W_alu_result[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|W_alu_result[8]~8_combout\,
	sdata => \cpu|E_shift_rot_result\(8),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu|E_alu_result~36_combout\,
	sload => \cpu|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|W_alu_result\(8));

-- Location: LCCOMB_X33_Y18_N12
\uart|the_HostSystem_uart_tx|tx_wr_strobe_onset~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_tx|tx_wr_strobe_onset~1_combout\ = (!\uart_s1_translator|uart_s1_translator|wait_latency_counter\(1) & 
-- (!\uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\uart|the_HostSystem_uart_tx|tx_wr_strobe_onset~0_combout\ & \addr_router|Equal1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_s1_translator|uart_s1_translator|wait_latency_counter\(1),
	datab => \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \uart|the_HostSystem_uart_tx|tx_wr_strobe_onset~0_combout\,
	datad => \addr_router|Equal1~2_combout\,
	combout => \uart|the_HostSystem_uart_tx|tx_wr_strobe_onset~1_combout\);

-- Location: LCCOMB_X33_Y18_N8
\uart|the_HostSystem_uart_regs|control_wr_strobe\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_regs|control_wr_strobe~combout\ = (\cpu|W_alu_result\(3) & (!\cpu|W_alu_result\(4) & (\cpu|W_alu_result\(2) & \uart|the_HostSystem_uart_tx|tx_wr_strobe_onset~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_alu_result\(3),
	datab => \cpu|W_alu_result\(4),
	datac => \cpu|W_alu_result\(2),
	datad => \uart|the_HostSystem_uart_tx|tx_wr_strobe_onset~1_combout\,
	combout => \uart|the_HostSystem_uart_regs|control_wr_strobe~combout\);

-- Location: LCFF_X32_Y16_N1
\uart|the_HostSystem_uart_regs|control_reg[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \cpu|d_writedata\(8),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \uart|the_HostSystem_uart_regs|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_regs|control_reg\(8));

-- Location: LCCOMB_X33_Y16_N10
\uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[6]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[6]~5_combout\ = (\uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(7)) # (\uart|the_HostSystem_uart_rx|do_start_rx~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(7),
	datac => \uart|the_HostSystem_uart_rx|do_start_rx~regout\,
	combout => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[6]~5_combout\);

-- Location: LCFF_X33_Y16_N11
\uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[6]~5_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(6));

-- Location: LCCOMB_X33_Y16_N4
\uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[5]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[5]~6_combout\ = (\uart|the_HostSystem_uart_rx|do_start_rx~regout\) # (\uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart|the_HostSystem_uart_rx|do_start_rx~regout\,
	datad => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(6),
	combout => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[5]~6_combout\);

-- Location: LCFF_X33_Y16_N5
\uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[5]~6_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(5));

-- Location: LCCOMB_X33_Y16_N18
\uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[4]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[4]~7_combout\ = (\uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(5)) # (\uart|the_HostSystem_uart_rx|do_start_rx~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(5),
	datac => \uart|the_HostSystem_uart_rx|do_start_rx~regout\,
	combout => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[4]~7_combout\);

-- Location: LCFF_X33_Y16_N19
\uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[4]~7_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(4));

-- Location: LCCOMB_X33_Y16_N26
\uart|the_HostSystem_uart_rx|WideOr0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_rx|WideOr0~1_combout\ = (\uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(3)) # ((\uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(4)) # 
-- ((\uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(5)) # (\uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(3),
	datab => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(4),
	datac => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(5),
	datad => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(6),
	combout => \uart|the_HostSystem_uart_rx|WideOr0~1_combout\);

-- Location: LCCOMB_X33_Y16_N0
\uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[2]~0_combout\ = (\uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(3)) # (\uart|the_HostSystem_uart_rx|do_start_rx~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(3),
	datac => \uart|the_HostSystem_uart_rx|do_start_rx~regout\,
	combout => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[2]~0_combout\);

-- Location: LCFF_X33_Y16_N1
\uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[2]~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(2));

-- Location: LCCOMB_X33_Y16_N20
\uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[7]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[7]~4_combout\ = (\uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(8)) # (\uart|the_HostSystem_uart_rx|do_start_rx~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(8),
	datac => \uart|the_HostSystem_uart_rx|do_start_rx~regout\,
	combout => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[7]~4_combout\);

-- Location: LCFF_X33_Y16_N21
\uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[7]~4_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(7));

-- Location: LCCOMB_X32_Y16_N18
\uart|the_HostSystem_uart_rx|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_rx|WideOr0~0_combout\ = (\uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(0)) # ((\uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(7)) # 
-- ((\uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(8)) # (\uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(0),
	datab => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(7),
	datac => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(8),
	datad => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(9),
	combout => \uart|the_HostSystem_uart_rx|WideOr0~0_combout\);

-- Location: LCCOMB_X33_Y16_N30
\uart|the_HostSystem_uart_rx|WideOr0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_rx|WideOr0~2_combout\ = (\uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(1)) # ((\uart|the_HostSystem_uart_rx|WideOr0~1_combout\) # 
-- ((\uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(2)) # (\uart|the_HostSystem_uart_rx|WideOr0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(1),
	datab => \uart|the_HostSystem_uart_rx|WideOr0~1_combout\,
	datac => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(2),
	datad => \uart|the_HostSystem_uart_rx|WideOr0~0_combout\,
	combout => \uart|the_HostSystem_uart_rx|WideOr0~2_combout\);

-- Location: LCCOMB_X33_Y18_N22
\uart|the_HostSystem_uart_regs|status_wr_strobe\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_regs|status_wr_strobe~combout\ = (\cpu|W_alu_result\(3) & (!\cpu|W_alu_result\(4) & (!\cpu|W_alu_result\(2) & \uart|the_HostSystem_uart_tx|tx_wr_strobe_onset~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_alu_result\(3),
	datab => \cpu|W_alu_result\(4),
	datac => \cpu|W_alu_result\(2),
	datad => \uart|the_HostSystem_uart_tx|tx_wr_strobe_onset~1_combout\,
	combout => \uart|the_HostSystem_uart_regs|status_wr_strobe~combout\);

-- Location: LCCOMB_X32_Y16_N26
\uart|the_HostSystem_uart_rx|break_detect~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_rx|break_detect~0_combout\ = (!\uart|the_HostSystem_uart_regs|status_wr_strobe~combout\ & ((\uart|the_HostSystem_uart_rx|break_detect~regout\) # ((\uart|the_HostSystem_uart_rx|got_new_char~combout\ & 
-- !\uart|the_HostSystem_uart_rx|WideOr0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_rx|got_new_char~combout\,
	datab => \uart|the_HostSystem_uart_rx|WideOr0~2_combout\,
	datac => \uart|the_HostSystem_uart_rx|break_detect~regout\,
	datad => \uart|the_HostSystem_uart_regs|status_wr_strobe~combout\,
	combout => \uart|the_HostSystem_uart_rx|break_detect~0_combout\);

-- Location: LCFF_X32_Y16_N27
\uart|the_HostSystem_uart_rx|break_detect\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_rx|break_detect~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_rx|break_detect~regout\);

-- Location: LCCOMB_X32_Y18_N24
\uart_s1_translator|uart_s1_translator|end_begintransfer~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_s1_translator|uart_s1_translator|end_begintransfer~0_combout\ = (\uart_s1_translator|uart_s1_translator|uav_waitrequest~0_combout\ & ((\uart_s1_translator|uart_s1_translator|end_begintransfer~regout\) # 
-- (\uart_s1_translator|uart_s1_translator|wait_latency_counter~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_s1_translator|uart_s1_translator|uav_waitrequest~0_combout\,
	datac => \uart_s1_translator|uart_s1_translator|end_begintransfer~regout\,
	datad => \uart_s1_translator|uart_s1_translator|wait_latency_counter~2_combout\,
	combout => \uart_s1_translator|uart_s1_translator|end_begintransfer~0_combout\);

-- Location: LCFF_X32_Y18_N25
\uart_s1_translator|uart_s1_translator|end_begintransfer\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart_s1_translator|uart_s1_translator|end_begintransfer~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_s1_translator|uart_s1_translator|end_begintransfer~regout\);

-- Location: LCCOMB_X32_Y17_N0
\uart|the_HostSystem_uart_regs|Equal2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_regs|Equal2~0_combout\ = (\cpu|W_alu_result\(2) & (!\cpu|W_alu_result\(4) & !\cpu|W_alu_result\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_alu_result\(2),
	datab => \cpu|W_alu_result\(4),
	datad => \cpu|W_alu_result\(3),
	combout => \uart|the_HostSystem_uart_regs|Equal2~0_combout\);

-- Location: LCCOMB_X33_Y18_N30
\uart|the_HostSystem_uart_rx|rx_rd_strobe_onset~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_rx|rx_rd_strobe_onset~1_combout\ = (!\uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & \addr_router|Equal1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \addr_router|Equal1~2_combout\,
	combout => \uart|the_HostSystem_uart_rx|rx_rd_strobe_onset~1_combout\);

-- Location: LCCOMB_X33_Y18_N2
\uart|the_HostSystem_uart_tx|tx_wr_strobe_onset~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_tx|tx_wr_strobe_onset~2_combout\ = (\uart|the_HostSystem_uart_tx|tx_wr_strobe_onset~0_combout\ & (!\uart_s1_translator|uart_s1_translator|wait_latency_counter\(1) & (\uart|the_HostSystem_uart_regs|Equal2~0_combout\ & 
-- \uart|the_HostSystem_uart_rx|rx_rd_strobe_onset~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_tx|tx_wr_strobe_onset~0_combout\,
	datab => \uart_s1_translator|uart_s1_translator|wait_latency_counter\(1),
	datac => \uart|the_HostSystem_uart_regs|Equal2~0_combout\,
	datad => \uart|the_HostSystem_uart_rx|rx_rd_strobe_onset~1_combout\,
	combout => \uart|the_HostSystem_uart_tx|tx_wr_strobe_onset~2_combout\);

-- Location: LCCOMB_X33_Y18_N16
\uart|the_HostSystem_uart_tx|tx_ready~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_tx|tx_ready~0_combout\ = (\uart|the_HostSystem_uart_tx|do_load_shifter~regout\ & (!\uart_s1_translator|uart_s1_translator|end_begintransfer~regout\ & ((\uart|the_HostSystem_uart_tx|tx_wr_strobe_onset~2_combout\)))) # 
-- (!\uart|the_HostSystem_uart_tx|do_load_shifter~regout\ & ((\uart|the_HostSystem_uart_tx|tx_ready~regout\) # ((!\uart_s1_translator|uart_s1_translator|end_begintransfer~regout\ & \uart|the_HostSystem_uart_tx|tx_wr_strobe_onset~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_tx|do_load_shifter~regout\,
	datab => \uart_s1_translator|uart_s1_translator|end_begintransfer~regout\,
	datac => \uart|the_HostSystem_uart_tx|tx_ready~regout\,
	datad => \uart|the_HostSystem_uart_tx|tx_wr_strobe_onset~2_combout\,
	combout => \uart|the_HostSystem_uart_tx|tx_ready~0_combout\);

-- Location: LCFF_X33_Y18_N17
\uart|the_HostSystem_uart_tx|tx_ready\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_tx|tx_ready~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_tx|tx_ready~regout\);

-- Location: LCCOMB_X33_Y18_N26
\uart|the_HostSystem_uart_tx|tx_overrun~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_tx|tx_overrun~0_combout\ = (\uart|the_HostSystem_uart_tx|tx_overrun~regout\) # ((!\uart_s1_translator|uart_s1_translator|end_begintransfer~regout\ & (\uart|the_HostSystem_uart_tx|tx_ready~regout\ & 
-- \uart|the_HostSystem_uart_tx|tx_wr_strobe_onset~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_tx|tx_overrun~regout\,
	datab => \uart_s1_translator|uart_s1_translator|end_begintransfer~regout\,
	datac => \uart|the_HostSystem_uart_tx|tx_ready~regout\,
	datad => \uart|the_HostSystem_uart_tx|tx_wr_strobe_onset~2_combout\,
	combout => \uart|the_HostSystem_uart_tx|tx_overrun~0_combout\);

-- Location: LCCOMB_X33_Y18_N28
\uart|the_HostSystem_uart_tx|tx_overrun~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_tx|tx_overrun~1_combout\ = (\uart|the_HostSystem_uart_tx|tx_overrun~0_combout\ & !\uart|the_HostSystem_uart_regs|status_wr_strobe~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart|the_HostSystem_uart_tx|tx_overrun~0_combout\,
	datad => \uart|the_HostSystem_uart_regs|status_wr_strobe~combout\,
	combout => \uart|the_HostSystem_uart_tx|tx_overrun~1_combout\);

-- Location: LCFF_X33_Y18_N29
\uart|the_HostSystem_uart_tx|tx_overrun\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_tx|tx_overrun~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_tx|tx_overrun~regout\);

-- Location: LCCOMB_X32_Y16_N2
\uart|the_HostSystem_uart_rx|framing_error~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_rx|framing_error~1_combout\ = (!\uart|the_HostSystem_uart_regs|status_wr_strobe~combout\ & ((\uart|the_HostSystem_uart_rx|framing_error~regout\) # ((\uart|the_HostSystem_uart_rx|framing_error~0_combout\ & 
-- \uart|the_HostSystem_uart_rx|WideOr0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_rx|framing_error~0_combout\,
	datab => \uart|the_HostSystem_uart_rx|WideOr0~2_combout\,
	datac => \uart|the_HostSystem_uart_rx|framing_error~regout\,
	datad => \uart|the_HostSystem_uart_regs|status_wr_strobe~combout\,
	combout => \uart|the_HostSystem_uart_rx|framing_error~1_combout\);

-- Location: LCFF_X32_Y16_N3
\uart|the_HostSystem_uart_rx|framing_error\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_rx|framing_error~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_rx|framing_error~regout\);

-- Location: LCCOMB_X32_Y16_N14
\uart|the_HostSystem_uart_regs|selected_read_data[8]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_regs|selected_read_data[8]~18_combout\ = (\uart|the_HostSystem_uart_rx|rx_overrun~regout\) # ((\uart|the_HostSystem_uart_rx|break_detect~regout\) # ((\uart|the_HostSystem_uart_tx|tx_overrun~regout\) # 
-- (\uart|the_HostSystem_uart_rx|framing_error~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_rx|rx_overrun~regout\,
	datab => \uart|the_HostSystem_uart_rx|break_detect~regout\,
	datac => \uart|the_HostSystem_uart_tx|tx_overrun~regout\,
	datad => \uart|the_HostSystem_uart_rx|framing_error~regout\,
	combout => \uart|the_HostSystem_uart_regs|selected_read_data[8]~18_combout\);

-- Location: LCCOMB_X32_Y17_N20
\uart|the_HostSystem_uart_regs|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_regs|Equal0~0_combout\ = (\cpu|W_alu_result\(3) & !\cpu|W_alu_result\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_alu_result\(3),
	datad => \cpu|W_alu_result\(4),
	combout => \uart|the_HostSystem_uart_regs|Equal0~0_combout\);

-- Location: LCCOMB_X32_Y16_N12
\uart|the_HostSystem_uart_regs|selected_read_data[8]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_regs|selected_read_data[8]~19_combout\ = (\uart|the_HostSystem_uart_regs|Equal0~0_combout\ & ((\cpu|W_alu_result\(2) & (\uart|the_HostSystem_uart_regs|control_reg\(8))) # (!\cpu|W_alu_result\(2) & 
-- ((\uart|the_HostSystem_uart_regs|selected_read_data[8]~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_alu_result\(2),
	datab => \uart|the_HostSystem_uart_regs|control_reg\(8),
	datac => \uart|the_HostSystem_uart_regs|selected_read_data[8]~18_combout\,
	datad => \uart|the_HostSystem_uart_regs|Equal0~0_combout\,
	combout => \uart|the_HostSystem_uart_regs|selected_read_data[8]~19_combout\);

-- Location: LCFF_X32_Y16_N13
\uart|the_HostSystem_uart_regs|readdata[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_regs|selected_read_data[8]~19_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_regs|readdata\(8));

-- Location: LCFF_X23_Y19_N5
\uart_s1_translator|uart_s1_translator|av_readdata_pre[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \uart|the_HostSystem_uart_regs|readdata\(8),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_s1_translator|uart_s1_translator|av_readdata_pre\(8));

-- Location: LCCOMB_X23_Y19_N4
\rsp_xbar_mux|src_payload~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux|src_payload~19_combout\ = (\uart_s1_translator|uart_s1_translator|av_readdata_pre\(8) & \uart_s1_translator|uart_s1_translator|read_latency_shift_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_s1_translator|uart_s1_translator|av_readdata_pre\(8),
	datad => \uart_s1_translator|uart_s1_translator|read_latency_shift_reg\(0),
	combout => \rsp_xbar_mux|src_payload~19_combout\);

-- Location: LCCOMB_X22_Y20_N24
\countbits_0|contador_bits_1|Add5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \countbits_0|contador_bits_1|Add5~3_combout\ = \countbits_0|contador_bits_1|Add2~0_combout\ $ (\countbits_0|contador_interno|Q_tmp\(6) $ (\countbits_0|contador_bits_1|Add1~0_combout\ $ (\countbits_0|contador_interno|Q_tmp\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \countbits_0|contador_bits_1|Add2~0_combout\,
	datab => \countbits_0|contador_interno|Q_tmp\(6),
	datac => \countbits_0|contador_bits_1|Add1~0_combout\,
	datad => \countbits_0|contador_interno|Q_tmp\(7),
	combout => \countbits_0|contador_bits_1|Add5~3_combout\);

-- Location: LCCOMB_X23_Y20_N4
\countbits_0|read_bus[8]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \countbits_0|read_bus[8]~4_combout\ = (\width_adapter_002|width_adapter_002|out_data[14]~2_combout\ & (!\countbits_0|read_bus~0_combout\ & \countbits_0|contador_bits_1|Add5~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \width_adapter_002|width_adapter_002|out_data[14]~2_combout\,
	datac => \countbits_0|read_bus~0_combout\,
	datad => \countbits_0|contador_bits_1|Add5~3_combout\,
	combout => \countbits_0|read_bus[8]~4_combout\);

-- Location: LCFF_X23_Y20_N5
\countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \countbits_0|read_bus[8]~4_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre\(8));

-- Location: LCCOMB_X24_Y20_N16
\width_adapter_003|width_adapter_003|data_reg~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter_003|width_adapter_003|data_reg~8_combout\ = (!\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~regout\ & 
-- (!\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- ((\countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre\(8)) # (\width_adapter_003|width_adapter_003|data_reg\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~regout\,
	datab => \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre\(8),
	datac => \width_adapter_003|width_adapter_003|data_reg\(8),
	datad => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \width_adapter_003|width_adapter_003|data_reg~8_combout\);

-- Location: LCCOMB_X30_Y20_N14
\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ = (\addr_router|Equal2~1_combout\ & 
-- (\uart|the_HostSystem_uart_rx|rx_rd_strobe_onset~0_combout\ & ((\countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|read_latency_shift_reg~0_combout\) # 
-- (!\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|WideOr0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr_router|Equal2~1_combout\,
	datab => \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|read_latency_shift_reg~0_combout\,
	datac => \uart|the_HostSystem_uart_rx|rx_rd_strobe_onset~0_combout\,
	datad => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|WideOr0~1_combout\,
	combout => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\);

-- Location: LCCOMB_X31_Y20_N24
\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\ = 
-- (\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))))) # 
-- (!\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\) # 
-- ((\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ & 
-- \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	datab => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\,
	combout => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\);

-- Location: LCFF_X31_Y20_N25
\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X31_Y20_N22
\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid\ : cycloneii_lcell_comb
-- Equation(s):
-- \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid~combout\ = 
-- (\countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|read_latency_shift_reg\(0)) # 
-- ((\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]~regout\ & 
-- \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|read_latency_shift_reg\(0),
	datab => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]~regout\,
	datac => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid~combout\);

-- Location: LCFF_X24_Y20_N17
\width_adapter_003|width_adapter_003|data_reg[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \width_adapter_003|width_adapter_003|data_reg~8_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter_003|width_adapter_003|data_reg\(8));

-- Location: LCCOMB_X24_Y20_N2
\rsp_xbar_mux|src_data[8]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux|src_data[8]~6_combout\ = (\width_adapter_003|width_adapter_003|out_valid~0_combout\ & ((\width_adapter_003|width_adapter_003|data_reg\(8)) # ((\countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre\(8) & 
-- !\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \width_adapter_003|width_adapter_003|out_valid~0_combout\,
	datab => \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre\(8),
	datac => \width_adapter_003|width_adapter_003|data_reg\(8),
	datad => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \rsp_xbar_mux|src_data[8]~6_combout\);

-- Location: LCCOMB_X23_Y19_N2
\rsp_xbar_mux|src_data[8]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux|src_data[8]~7_combout\ = (\rsp_xbar_mux|src_payload~19_combout\) # ((\rsp_xbar_mux|src_data[8]~6_combout\) # ((\rsp_xbar_demux_001|src0_valid~combout\ & \width_adapter_001|width_adapter_001|out_data\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_demux_001|src0_valid~combout\,
	datab => \rsp_xbar_mux|src_payload~19_combout\,
	datac => \rsp_xbar_mux|src_data[8]~6_combout\,
	datad => \width_adapter_001|width_adapter_001|out_data\(8),
	combout => \rsp_xbar_mux|src_data[8]~7_combout\);

-- Location: LCCOMB_X22_Y19_N18
\cpu|av_ld_byte1_data[0]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte1_data[0]~7_combout\ = (\cpu|av_ld_aligning_data~regout\ & (\cpu|av_fill_bit~1_combout\)) # (!\cpu|av_ld_aligning_data~regout\ & ((\rsp_xbar_mux|src_data[8]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|av_ld_aligning_data~regout\,
	datab => \cpu|av_fill_bit~1_combout\,
	datad => \rsp_xbar_mux|src_data[8]~7_combout\,
	combout => \cpu|av_ld_byte1_data[0]~7_combout\);

-- Location: LCFF_X22_Y19_N19
\cpu|av_ld_byte1_data[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|av_ld_byte1_data[0]~7_combout\,
	sdata => \cpu|av_ld_byte2_data\(0),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|ALT_INV_av_ld_rshift8~1_combout\,
	ena => \cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|av_ld_byte1_data\(0));

-- Location: LCCOMB_X27_Y16_N8
\cpu|W_rf_wr_data[8]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_rf_wr_data[8]~13_combout\ = (\cpu|R_ctrl_ld~regout\ & (((\cpu|av_ld_byte1_data\(0))))) # (!\cpu|R_ctrl_ld~regout\ & (\cpu|W_alu_result\(8) & ((!\cpu|E_alu_result~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_ctrl_ld~regout\,
	datab => \cpu|W_alu_result\(8),
	datac => \cpu|av_ld_byte1_data\(0),
	datad => \cpu|E_alu_result~36_combout\,
	combout => \cpu|W_rf_wr_data[8]~13_combout\);

-- Location: LCFF_X29_Y14_N21
\cpu|d_writedata[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|d_writedata\(7));

-- Location: LCFF_X33_Y17_N1
\uart|the_HostSystem_uart_regs|tx_data[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \cpu|d_writedata\(7),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \uart|the_HostSystem_uart_tx|tx_wr_strobe_onset~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_regs|tx_data\(7));

-- Location: LCCOMB_X32_Y17_N8
\uart|the_HostSystem_uart_regs|selected_read_data[7]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_regs|selected_read_data[7]~6_combout\ = (\uart|the_HostSystem_uart_regs|selected_read_data[7]~5_combout\) # ((\uart|the_HostSystem_uart_regs|selected_read_data~4_combout\) # ((\uart|the_HostSystem_uart_regs|tx_data\(7) & 
-- \uart|the_HostSystem_uart_regs|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_regs|selected_read_data[7]~5_combout\,
	datab => \uart|the_HostSystem_uart_regs|selected_read_data~4_combout\,
	datac => \uart|the_HostSystem_uart_regs|tx_data\(7),
	datad => \uart|the_HostSystem_uart_regs|Equal2~0_combout\,
	combout => \uart|the_HostSystem_uart_regs|selected_read_data[7]~6_combout\);

-- Location: LCFF_X32_Y17_N9
\uart|the_HostSystem_uart_regs|readdata[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_regs|selected_read_data[7]~6_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_regs|readdata\(7));

-- Location: LCFF_X23_Y19_N31
\uart_s1_translator|uart_s1_translator|av_readdata_pre[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \uart|the_HostSystem_uart_regs|readdata\(7),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_s1_translator|uart_s1_translator|av_readdata_pre\(7));

-- Location: LCCOMB_X23_Y19_N30
\cpu|av_ld_byte0_data_nxt[7]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte0_data_nxt[7]~11_combout\ = (\rsp_xbar_demux_001|src0_valid~combout\ & ((\width_adapter_001|width_adapter_001|out_data\(7)) # ((\uart_s1_translator|uart_s1_translator|read_latency_shift_reg\(0) & 
-- \uart_s1_translator|uart_s1_translator|av_readdata_pre\(7))))) # (!\rsp_xbar_demux_001|src0_valid~combout\ & (\uart_s1_translator|uart_s1_translator|read_latency_shift_reg\(0) & (\uart_s1_translator|uart_s1_translator|av_readdata_pre\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_demux_001|src0_valid~combout\,
	datab => \uart_s1_translator|uart_s1_translator|read_latency_shift_reg\(0),
	datac => \uart_s1_translator|uart_s1_translator|av_readdata_pre\(7),
	datad => \width_adapter_001|width_adapter_001|out_data\(7),
	combout => \cpu|av_ld_byte0_data_nxt[7]~11_combout\);

-- Location: LCCOMB_X22_Y19_N16
\cpu|av_ld_byte0_data_nxt[7]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte0_data_nxt[7]~24_combout\ = (\cpu|av_ld_rshift8~0_combout\ & ((\cpu|av_ld_aligning_data~regout\ & (\cpu|av_ld_byte1_data\(7))) # (!\cpu|av_ld_aligning_data~regout\ & ((\cpu|av_ld_byte0_data_nxt[7]~11_combout\))))) # 
-- (!\cpu|av_ld_rshift8~0_combout\ & (((\cpu|av_ld_byte0_data_nxt[7]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|av_ld_rshift8~0_combout\,
	datab => \cpu|av_ld_byte1_data\(7),
	datac => \cpu|av_ld_aligning_data~regout\,
	datad => \cpu|av_ld_byte0_data_nxt[7]~11_combout\,
	combout => \cpu|av_ld_byte0_data_nxt[7]~24_combout\);

-- Location: LCCOMB_X24_Y17_N20
\cpu|av_ld_byte0_data[5]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte0_data[5]~0_combout\ = (\cpu|av_ld_rshift8~0_combout\) # (!\cpu|av_ld_aligning_data~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|av_ld_aligning_data~regout\,
	datac => \cpu|av_ld_rshift8~0_combout\,
	combout => \cpu|av_ld_byte0_data[5]~0_combout\);

-- Location: LCFF_X22_Y19_N17
\cpu|av_ld_byte0_data[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|av_ld_byte0_data_nxt[7]~24_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu|av_ld_byte0_data[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|av_ld_byte0_data\(7));

-- Location: LCCOMB_X28_Y18_N30
\cpu|W_alu_result[7]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_alu_result[7]~9_combout\ = (\cpu|R_ctrl_logic~regout\ & (\cpu|E_logic_result[7]~10_combout\)) # (!\cpu|R_ctrl_logic~regout\ & ((\cpu|F_pc[5]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_logic_result[7]~10_combout\,
	datab => \cpu|R_ctrl_logic~regout\,
	datad => \cpu|F_pc[5]~3_combout\,
	combout => \cpu|W_alu_result[7]~9_combout\);

-- Location: LCFF_X28_Y18_N31
\cpu|W_alu_result[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|W_alu_result[7]~9_combout\,
	sdata => \cpu|E_shift_rot_result\(7),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu|E_alu_result~36_combout\,
	sload => \cpu|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|W_alu_result\(7));

-- Location: LCCOMB_X25_Y17_N24
\cpu|W_rf_wr_data[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_rf_wr_data[7]~14_combout\ = (\cpu|R_ctrl_ld~regout\ & (((\cpu|av_ld_byte0_data\(7))))) # (!\cpu|R_ctrl_ld~regout\ & (!\cpu|E_alu_result~36_combout\ & ((\cpu|W_alu_result\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_ctrl_ld~regout\,
	datab => \cpu|E_alu_result~36_combout\,
	datac => \cpu|av_ld_byte0_data\(7),
	datad => \cpu|W_alu_result\(7),
	combout => \cpu|W_rf_wr_data[7]~14_combout\);

-- Location: LCCOMB_X25_Y14_N16
\cpu|d_writedata[30]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|d_writedata[30]~5_combout\ = (\cpu|Equal132~0_combout\ & ((\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6)))) # (!\cpu|Equal132~0_combout\ & (\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Equal132~0_combout\,
	datab => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(14),
	datad => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	combout => \cpu|d_writedata[30]~5_combout\);

-- Location: LCFF_X25_Y14_N17
\cpu|d_writedata[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|d_writedata[30]~5_combout\,
	sdata => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(30),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|d_writedata\(30));

-- Location: LCCOMB_X22_Y18_N0
\width_adapter|width_adapter|ShiftLeft2~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|ShiftLeft2~30_combout\ = (\cmd_xbar_mux_001|src_data\(38) & (\cmd_xbar_mux_001|saved_grant\(0) & \cpu|d_writedata\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|src_data\(38),
	datac => \cmd_xbar_mux_001|saved_grant\(0),
	datad => \cpu|d_writedata\(30),
	combout => \width_adapter|width_adapter|ShiftLeft2~30_combout\);

-- Location: LCCOMB_X14_Y17_N6
\width_adapter_001|width_adapter_001|out_data[30]\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter_001|width_adapter_001|out_data\(30) = (\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]~regout\ & ((\memory|the_altsyncram|auto_generated|q_a\(62)) # 
-- ((\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]~regout\ & \memory|the_altsyncram|auto_generated|q_a\(30))))) # 
-- (!\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]~regout\ & 
-- (\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]~regout\ & ((\memory|the_altsyncram|auto_generated|q_a\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]~regout\,
	datab => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]~regout\,
	datac => \memory|the_altsyncram|auto_generated|q_a\(62),
	datad => \memory|the_altsyncram|auto_generated|q_a\(30),
	combout => \width_adapter_001|width_adapter_001|out_data\(30));

-- Location: LCCOMB_X14_Y17_N28
\cpu|av_ld_byte3_data_nxt~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte3_data_nxt~10_combout\ = (\cpu|av_ld_aligning_data~regout\ & (\cpu|av_fill_bit~1_combout\)) # (!\cpu|av_ld_aligning_data~regout\ & (((\rsp_xbar_demux_001|src0_valid~combout\ & \width_adapter_001|width_adapter_001|out_data\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|av_fill_bit~1_combout\,
	datab => \rsp_xbar_demux_001|src0_valid~combout\,
	datac => \cpu|av_ld_aligning_data~regout\,
	datad => \width_adapter_001|width_adapter_001|out_data\(30),
	combout => \cpu|av_ld_byte3_data_nxt~10_combout\);

-- Location: LCFF_X14_Y17_N29
\cpu|av_ld_byte3_data[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|av_ld_byte3_data_nxt~10_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|av_ld_byte3_data\(6));

-- Location: LCFF_X27_Y20_N19
\cpu|av_ld_byte2_data[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|av_ld_byte2_data[6]~2_combout\,
	sdata => \cpu|av_ld_byte3_data\(6),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|av_ld_byte2_data\(6));

-- Location: LCFF_X28_Y19_N19
\cpu|av_ld_byte1_data[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|av_ld_byte1_data[6]~2_combout\,
	sdata => \cpu|av_ld_byte2_data\(6),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|ALT_INV_av_ld_rshift8~1_combout\,
	ena => \cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|av_ld_byte1_data\(6));

-- Location: LCFF_X32_Y17_N15
\uart|the_HostSystem_uart_rx|rx_data[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(7),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \uart|the_HostSystem_uart_rx|got_new_char~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_rx|rx_data\(6));

-- Location: LCCOMB_X32_Y17_N14
\uart|the_HostSystem_uart_regs|selected_read_data~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_regs|selected_read_data~20_combout\ = (!\cpu|W_alu_result\(3) & (!\cpu|W_alu_result\(2) & (\uart|the_HostSystem_uart_rx|rx_data\(6) & !\cpu|W_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_alu_result\(3),
	datab => \cpu|W_alu_result\(2),
	datac => \uart|the_HostSystem_uart_rx|rx_data\(6),
	datad => \cpu|W_alu_result\(4),
	combout => \uart|the_HostSystem_uart_regs|selected_read_data~20_combout\);

-- Location: LCFF_X33_Y18_N15
\uart|the_HostSystem_uart_regs|control_reg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \cpu|d_writedata\(6),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \uart|the_HostSystem_uart_regs|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_regs|control_reg\(6));

-- Location: LCCOMB_X33_Y18_N14
\uart|the_HostSystem_uart_regs|selected_read_data[6]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_regs|selected_read_data[6]~21_combout\ = (\uart|the_HostSystem_uart_regs|Equal0~0_combout\ & ((\cpu|W_alu_result\(2) & ((\uart|the_HostSystem_uart_regs|control_reg\(6)))) # (!\cpu|W_alu_result\(2) & 
-- (!\uart|the_HostSystem_uart_tx|tx_ready~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_tx|tx_ready~regout\,
	datab => \cpu|W_alu_result\(2),
	datac => \uart|the_HostSystem_uart_regs|control_reg\(6),
	datad => \uart|the_HostSystem_uart_regs|Equal0~0_combout\,
	combout => \uart|the_HostSystem_uart_regs|selected_read_data[6]~21_combout\);

-- Location: LCCOMB_X32_Y17_N12
\uart|the_HostSystem_uart_regs|selected_read_data[6]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_regs|selected_read_data[6]~22_combout\ = (\uart|the_HostSystem_uart_regs|selected_read_data~20_combout\) # ((\uart|the_HostSystem_uart_regs|selected_read_data[6]~21_combout\) # ((\uart|the_HostSystem_uart_regs|tx_data\(6) & 
-- \uart|the_HostSystem_uart_regs|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_regs|tx_data\(6),
	datab => \uart|the_HostSystem_uart_regs|Equal2~0_combout\,
	datac => \uart|the_HostSystem_uart_regs|selected_read_data~20_combout\,
	datad => \uart|the_HostSystem_uart_regs|selected_read_data[6]~21_combout\,
	combout => \uart|the_HostSystem_uart_regs|selected_read_data[6]~22_combout\);

-- Location: LCFF_X32_Y17_N13
\uart|the_HostSystem_uart_regs|readdata[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_regs|selected_read_data[6]~22_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_regs|readdata\(6));

-- Location: LCCOMB_X23_Y19_N12
\uart_s1_translator|uart_s1_translator|av_readdata_pre[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_s1_translator|uart_s1_translator|av_readdata_pre[6]~feeder_combout\ = \uart|the_HostSystem_uart_regs|readdata\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart|the_HostSystem_uart_regs|readdata\(6),
	combout => \uart_s1_translator|uart_s1_translator|av_readdata_pre[6]~feeder_combout\);

-- Location: LCFF_X23_Y19_N13
\uart_s1_translator|uart_s1_translator|av_readdata_pre[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart_s1_translator|uart_s1_translator|av_readdata_pre[6]~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_s1_translator|uart_s1_translator|av_readdata_pre\(6));

-- Location: LCCOMB_X22_Y19_N6
\cpu|av_ld_byte0_data_nxt[6]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte0_data_nxt[6]~22_combout\ = (\uart_s1_translator|uart_s1_translator|read_latency_shift_reg\(0) & ((\uart_s1_translator|uart_s1_translator|av_readdata_pre\(6)) # ((\rsp_xbar_demux_001|src0_valid~combout\ & 
-- \width_adapter_001|width_adapter_001|out_data\(6))))) # (!\uart_s1_translator|uart_s1_translator|read_latency_shift_reg\(0) & (\rsp_xbar_demux_001|src0_valid~combout\ & ((\width_adapter_001|width_adapter_001|out_data\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_s1_translator|uart_s1_translator|read_latency_shift_reg\(0),
	datab => \rsp_xbar_demux_001|src0_valid~combout\,
	datac => \uart_s1_translator|uart_s1_translator|av_readdata_pre\(6),
	datad => \width_adapter_001|width_adapter_001|out_data\(6),
	combout => \cpu|av_ld_byte0_data_nxt[6]~22_combout\);

-- Location: LCCOMB_X22_Y19_N24
\cpu|av_ld_byte0_data_nxt[6]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte0_data_nxt[6]~26_combout\ = (\cpu|av_ld_rshift8~0_combout\ & ((\cpu|av_ld_aligning_data~regout\ & (\cpu|av_ld_byte1_data\(6))) # (!\cpu|av_ld_aligning_data~regout\ & ((\cpu|av_ld_byte0_data_nxt[6]~22_combout\))))) # 
-- (!\cpu|av_ld_rshift8~0_combout\ & (((\cpu|av_ld_byte0_data_nxt[6]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|av_ld_rshift8~0_combout\,
	datab => \cpu|av_ld_byte1_data\(6),
	datac => \cpu|av_ld_aligning_data~regout\,
	datad => \cpu|av_ld_byte0_data_nxt[6]~22_combout\,
	combout => \cpu|av_ld_byte0_data_nxt[6]~26_combout\);

-- Location: LCFF_X22_Y19_N25
\cpu|av_ld_byte0_data[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|av_ld_byte0_data_nxt[6]~26_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu|av_ld_byte0_data[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|av_ld_byte0_data\(6));

-- Location: LCCOMB_X27_Y16_N18
\cpu|W_rf_wr_data[6]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_rf_wr_data[6]~15_combout\ = (\cpu|R_ctrl_ld~regout\ & (((\cpu|av_ld_byte0_data\(6))))) # (!\cpu|R_ctrl_ld~regout\ & (\cpu|W_alu_result\(6) & ((!\cpu|E_alu_result~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_ctrl_ld~regout\,
	datab => \cpu|W_alu_result\(6),
	datac => \cpu|av_ld_byte0_data\(6),
	datad => \cpu|E_alu_result~36_combout\,
	combout => \cpu|W_rf_wr_data[6]~15_combout\);

-- Location: LCCOMB_X25_Y14_N4
\cpu|d_writedata[28]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|d_writedata[28]~7_combout\ = (\cpu|Equal132~0_combout\ & (\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4))) # (!\cpu|Equal132~0_combout\ & ((\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Equal132~0_combout\,
	datab => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	datad => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(12),
	combout => \cpu|d_writedata[28]~7_combout\);

-- Location: LCCOMB_X24_Y14_N26
\cpu|d_writedata[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|d_writedata[12]~feeder_combout\ = \cpu|d_writedata[28]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|d_writedata[28]~7_combout\,
	combout => \cpu|d_writedata[12]~feeder_combout\);

-- Location: LCFF_X24_Y14_N27
\cpu|d_writedata[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|d_writedata[12]~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|d_writedata\(12));

-- Location: LCCOMB_X21_Y18_N16
\width_adapter|width_adapter|ShiftLeft2~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|ShiftLeft2~13_combout\ = (\cmd_xbar_mux_001|saved_grant\(0) & (\cpu|d_writedata\(12) & \cmd_xbar_mux_001|src_data\(38)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|saved_grant\(0),
	datab => \cpu|d_writedata\(12),
	datad => \cmd_xbar_mux_001|src_data\(38),
	combout => \width_adapter|width_adapter|ShiftLeft2~13_combout\);

-- Location: LCCOMB_X21_Y19_N10
\width_adapter_001|width_adapter_001|out_data[13]\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter_001|width_adapter_001|out_data\(13) = (\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]~regout\ & ((\memory|the_altsyncram|auto_generated|q_a\(45)) # 
-- ((\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]~regout\ & \memory|the_altsyncram|auto_generated|q_a\(13))))) # 
-- (!\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]~regout\ & 
-- (\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]~regout\ & ((\memory|the_altsyncram|auto_generated|q_a\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]~regout\,
	datab => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]~regout\,
	datac => \memory|the_altsyncram|auto_generated|q_a\(45),
	datad => \memory|the_altsyncram|auto_generated|q_a\(13),
	combout => \width_adapter_001|width_adapter_001|out_data\(13));

-- Location: LCCOMB_X21_Y19_N18
\cpu|D_iw[13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_iw[13]~feeder_combout\ = \width_adapter_001|width_adapter_001|out_data\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \width_adapter_001|width_adapter_001|out_data\(13),
	combout => \cpu|D_iw[13]~feeder_combout\);

-- Location: LCFF_X21_Y19_N19
\cpu|D_iw[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|D_iw[13]~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|D_iw\(13));

-- Location: LCCOMB_X24_Y15_N28
\cpu|D_ctrl_shift_rot_right~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_shift_rot_right~0_combout\ = (\cpu|D_iw\(12) & (\cpu|D_iw\(14) & (!\cpu|D_iw\(13) & \cpu|Equal2~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(12),
	datab => \cpu|D_iw\(14),
	datac => \cpu|D_iw\(13),
	datad => \cpu|Equal2~5_combout\,
	combout => \cpu|D_ctrl_shift_rot_right~0_combout\);

-- Location: LCFF_X24_Y15_N29
\cpu|R_ctrl_shift_rot_right\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|D_ctrl_shift_rot_right~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|R_ctrl_shift_rot_right~regout\);

-- Location: LCCOMB_X29_Y19_N26
\cpu|E_shift_rot_result_nxt[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_result_nxt[6]~12_combout\ = (\cpu|R_ctrl_shift_rot_right~regout\ & ((\cpu|E_shift_rot_result\(7)))) # (!\cpu|R_ctrl_shift_rot_right~regout\ & (\cpu|E_shift_rot_result\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_shift_rot_result\(5),
	datab => \cpu|R_ctrl_shift_rot_right~regout\,
	datad => \cpu|E_shift_rot_result\(7),
	combout => \cpu|E_shift_rot_result_nxt[6]~12_combout\);

-- Location: LCFF_X29_Y19_N27
\cpu|E_shift_rot_result[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_shift_rot_result_nxt[6]~12_combout\,
	sdata => \cpu|E_src1\(6),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_shift_rot_result\(6));

-- Location: LCCOMB_X29_Y19_N24
\cpu|E_shift_rot_result_nxt[5]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_result_nxt[5]~11_combout\ = (\cpu|R_ctrl_shift_rot_right~regout\ & (\cpu|E_shift_rot_result\(6))) # (!\cpu|R_ctrl_shift_rot_right~regout\ & ((\cpu|E_shift_rot_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_ctrl_shift_rot_right~regout\,
	datab => \cpu|E_shift_rot_result\(6),
	datad => \cpu|E_shift_rot_result\(4),
	combout => \cpu|E_shift_rot_result_nxt[5]~11_combout\);

-- Location: LCFF_X29_Y19_N25
\cpu|E_shift_rot_result[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_shift_rot_result_nxt[5]~11_combout\,
	sdata => \cpu|E_src1\(5),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_shift_rot_result\(5));

-- Location: LCFF_X28_Y18_N21
\cpu|W_alu_result[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|W_alu_result[5]~11_combout\,
	sdata => \cpu|E_shift_rot_result\(5),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu|E_alu_result~36_combout\,
	sload => \cpu|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|W_alu_result\(5));

-- Location: LCFF_X32_Y17_N21
\uart|the_HostSystem_uart_rx|rx_data[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(6),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \uart|the_HostSystem_uart_rx|got_new_char~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_rx|rx_data\(5));

-- Location: LCCOMB_X31_Y17_N0
\uart|the_HostSystem_uart_regs|selected_read_data~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_regs|selected_read_data~23_combout\ = (!\cpu|W_alu_result\(3) & (!\cpu|W_alu_result\(2) & (!\cpu|W_alu_result\(4) & \uart|the_HostSystem_uart_rx|rx_data\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_alu_result\(3),
	datab => \cpu|W_alu_result\(2),
	datac => \cpu|W_alu_result\(4),
	datad => \uart|the_HostSystem_uart_rx|rx_data\(5),
	combout => \uart|the_HostSystem_uart_regs|selected_read_data~23_combout\);

-- Location: LCFF_X33_Y18_N1
\uart|the_HostSystem_uart_regs|control_reg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \cpu|d_writedata\(5),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \uart|the_HostSystem_uart_regs|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_regs|control_reg\(5));

-- Location: LCCOMB_X33_Y18_N0
\uart|the_HostSystem_uart_regs|selected_read_data[5]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_regs|selected_read_data[5]~24_combout\ = (\uart|the_HostSystem_uart_regs|Equal0~0_combout\ & ((\cpu|W_alu_result\(2) & ((\uart|the_HostSystem_uart_regs|control_reg\(5)))) # (!\cpu|W_alu_result\(2) & 
-- (!\uart|the_HostSystem_uart_tx|tx_shift_empty~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_tx|tx_shift_empty~regout\,
	datab => \cpu|W_alu_result\(2),
	datac => \uart|the_HostSystem_uart_regs|control_reg\(5),
	datad => \uart|the_HostSystem_uart_regs|Equal0~0_combout\,
	combout => \uart|the_HostSystem_uart_regs|selected_read_data[5]~24_combout\);

-- Location: LCCOMB_X32_Y17_N10
\uart|the_HostSystem_uart_regs|selected_read_data[5]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_regs|selected_read_data[5]~25_combout\ = (\uart|the_HostSystem_uart_regs|selected_read_data~23_combout\) # ((\uart|the_HostSystem_uart_regs|selected_read_data[5]~24_combout\) # ((\uart|the_HostSystem_uart_regs|tx_data\(5) & 
-- \uart|the_HostSystem_uart_regs|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_regs|tx_data\(5),
	datab => \uart|the_HostSystem_uart_regs|Equal2~0_combout\,
	datac => \uart|the_HostSystem_uart_regs|selected_read_data~23_combout\,
	datad => \uart|the_HostSystem_uart_regs|selected_read_data[5]~24_combout\,
	combout => \uart|the_HostSystem_uart_regs|selected_read_data[5]~25_combout\);

-- Location: LCFF_X32_Y17_N11
\uart|the_HostSystem_uart_regs|readdata[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_regs|selected_read_data[5]~25_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_regs|readdata\(5));

-- Location: LCCOMB_X23_Y19_N18
\uart_s1_translator|uart_s1_translator|av_readdata_pre[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_s1_translator|uart_s1_translator|av_readdata_pre[5]~feeder_combout\ = \uart|the_HostSystem_uart_regs|readdata\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart|the_HostSystem_uart_regs|readdata\(5),
	combout => \uart_s1_translator|uart_s1_translator|av_readdata_pre[5]~feeder_combout\);

-- Location: LCFF_X23_Y19_N19
\uart_s1_translator|uart_s1_translator|av_readdata_pre[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart_s1_translator|uart_s1_translator|av_readdata_pre[5]~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_s1_translator|uart_s1_translator|av_readdata_pre\(5));

-- Location: LCCOMB_X22_Y19_N0
\cpu|av_ld_byte0_data_nxt[5]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte0_data_nxt[5]~23_combout\ = (\uart_s1_translator|uart_s1_translator|read_latency_shift_reg\(0) & ((\uart_s1_translator|uart_s1_translator|av_readdata_pre\(5)) # ((\rsp_xbar_demux_001|src0_valid~combout\ & 
-- \width_adapter_001|width_adapter_001|out_data\(5))))) # (!\uart_s1_translator|uart_s1_translator|read_latency_shift_reg\(0) & (\rsp_xbar_demux_001|src0_valid~combout\ & ((\width_adapter_001|width_adapter_001|out_data\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_s1_translator|uart_s1_translator|read_latency_shift_reg\(0),
	datab => \rsp_xbar_demux_001|src0_valid~combout\,
	datac => \uart_s1_translator|uart_s1_translator|av_readdata_pre\(5),
	datad => \width_adapter_001|width_adapter_001|out_data\(5),
	combout => \cpu|av_ld_byte0_data_nxt[5]~23_combout\);

-- Location: LCCOMB_X22_Y19_N22
\cpu|av_ld_byte0_data_nxt[5]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte0_data_nxt[5]~27_combout\ = (\cpu|av_ld_rshift8~0_combout\ & ((\cpu|av_ld_aligning_data~regout\ & (\cpu|av_ld_byte1_data\(5))) # (!\cpu|av_ld_aligning_data~regout\ & ((\cpu|av_ld_byte0_data_nxt[5]~23_combout\))))) # 
-- (!\cpu|av_ld_rshift8~0_combout\ & (((\cpu|av_ld_byte0_data_nxt[5]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|av_ld_rshift8~0_combout\,
	datab => \cpu|av_ld_byte1_data\(5),
	datac => \cpu|av_ld_aligning_data~regout\,
	datad => \cpu|av_ld_byte0_data_nxt[5]~23_combout\,
	combout => \cpu|av_ld_byte0_data_nxt[5]~27_combout\);

-- Location: LCFF_X22_Y19_N23
\cpu|av_ld_byte0_data[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|av_ld_byte0_data_nxt[5]~27_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu|av_ld_byte0_data[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|av_ld_byte0_data\(5));

-- Location: LCCOMB_X27_Y16_N20
\cpu|W_rf_wr_data[5]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_rf_wr_data[5]~16_combout\ = (\cpu|R_ctrl_ld~regout\ & (((\cpu|av_ld_byte0_data\(5))))) # (!\cpu|R_ctrl_ld~regout\ & (\cpu|W_alu_result\(5) & ((!\cpu|E_alu_result~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_ctrl_ld~regout\,
	datab => \cpu|W_alu_result\(5),
	datac => \cpu|av_ld_byte0_data\(5),
	datad => \cpu|E_alu_result~36_combout\,
	combout => \cpu|W_rf_wr_data[5]~16_combout\);

-- Location: LCCOMB_X25_Y14_N12
\cpu|d_writedata[29]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|d_writedata[29]~4_combout\ = (\cpu|Equal132~0_combout\ & (\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5))) # (!\cpu|Equal132~0_combout\ & ((\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Equal132~0_combout\,
	datab => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	datad => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(13),
	combout => \cpu|d_writedata[29]~4_combout\);

-- Location: LCFF_X25_Y14_N13
\cpu|d_writedata[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|d_writedata[29]~4_combout\,
	sdata => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(29),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|d_writedata\(29));

-- Location: LCCOMB_X20_Y18_N18
\width_adapter|width_adapter|data_reg~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|data_reg~93_combout\ = (\width_adapter|width_adapter|out_data\(29) & (!\cmd_xbar_mux_001|saved_grant\(0) & !\cmd_xbar_mux_001|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \width_adapter|width_adapter|out_data\(29),
	datac => \cmd_xbar_mux_001|saved_grant\(0),
	datad => \cmd_xbar_mux_001|saved_grant\(1),
	combout => \width_adapter|width_adapter|data_reg~93_combout\);

-- Location: LCFF_X20_Y18_N19
\width_adapter|width_adapter|data_reg[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \width_adapter|width_adapter|data_reg~93_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \width_adapter|width_adapter|always8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter|width_adapter|data_reg\(29));

-- Location: LCCOMB_X20_Y18_N0
\width_adapter|width_adapter|out_data[29]\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|out_data\(29) = (\width_adapter|width_adapter|data_reg\(29)) # ((\cmd_xbar_mux_001|saved_grant\(0) & (\cpu|d_writedata\(29) & !\cmd_xbar_mux_001|src_data\(38))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|saved_grant\(0),
	datab => \cpu|d_writedata\(29),
	datac => \width_adapter|width_adapter|data_reg\(29),
	datad => \cmd_xbar_mux_001|src_data\(38),
	combout => \width_adapter|width_adapter|out_data\(29));

-- Location: LCCOMB_X14_Y17_N24
\width_adapter_001|width_adapter_001|out_data[29]\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter_001|width_adapter_001|out_data\(29) = (\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]~regout\ & ((\memory|the_altsyncram|auto_generated|q_a\(61)) # 
-- ((\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]~regout\ & \memory|the_altsyncram|auto_generated|q_a\(29))))) # 
-- (!\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]~regout\ & 
-- (\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]~regout\ & (\memory|the_altsyncram|auto_generated|q_a\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]~regout\,
	datab => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]~regout\,
	datac => \memory|the_altsyncram|auto_generated|q_a\(29),
	datad => \memory|the_altsyncram|auto_generated|q_a\(61),
	combout => \width_adapter_001|width_adapter_001|out_data\(29));

-- Location: LCFF_X14_Y17_N25
\cpu|D_iw[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \width_adapter_001|width_adapter_001|out_data\(29),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|D_iw\(29));

-- Location: LCCOMB_X28_Y14_N12
\cpu|E_src1[4]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_src1[4]~0_combout\ = (\cpu|R_src1~40_combout\ & ((\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(4)))) # (!\cpu|R_src1~40_combout\ & (\cpu|D_iw\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(8),
	datab => \cpu|R_src1~40_combout\,
	datad => \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(4),
	combout => \cpu|E_src1[4]~0_combout\);

-- Location: LCFF_X28_Y14_N13
\cpu|E_src1[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_src1[4]~0_combout\,
	sdata => \cpu|F_pc_plus_one[2]~4_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|R_src1~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src1\(4));

-- Location: LCCOMB_X29_Y14_N8
\cpu|E_logic_result[4]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_logic_result[4]~2_combout\ = (\cpu|E_src2\(4) & (\cpu|R_logic_op\(1) $ (((\cpu|E_src1\(4) & \cpu|R_logic_op\(0)))))) # (!\cpu|E_src2\(4) & ((\cpu|E_src1\(4) & (\cpu|R_logic_op\(1))) # (!\cpu|E_src1\(4) & (!\cpu|R_logic_op\(1) & 
-- !\cpu|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src2\(4),
	datab => \cpu|E_src1\(4),
	datac => \cpu|R_logic_op\(1),
	datad => \cpu|R_logic_op\(0),
	combout => \cpu|E_logic_result[4]~2_combout\);

-- Location: LCCOMB_X29_Y18_N12
\cpu|W_alu_result[4]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_alu_result[4]~0_combout\ = (\cpu|R_ctrl_logic~regout\ & ((\cpu|E_logic_result[4]~2_combout\))) # (!\cpu|R_ctrl_logic~regout\ & (\cpu|F_pc[2]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|F_pc[2]~1_combout\,
	datab => \cpu|E_logic_result[4]~2_combout\,
	datad => \cpu|R_ctrl_logic~regout\,
	combout => \cpu|W_alu_result[4]~0_combout\);

-- Location: LCFF_X29_Y18_N13
\cpu|W_alu_result[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|W_alu_result[4]~0_combout\,
	sdata => \cpu|E_shift_rot_result\(4),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu|E_alu_result~36_combout\,
	sload => \cpu|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|W_alu_result\(4));

-- Location: LCFF_X32_Y17_N31
\uart|the_HostSystem_uart_rx|rx_data[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(5),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \uart|the_HostSystem_uart_rx|got_new_char~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_rx|rx_data\(4));

-- Location: LCCOMB_X32_Y17_N30
\uart|the_HostSystem_uart_regs|selected_read_data~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_regs|selected_read_data~15_combout\ = (!\cpu|W_alu_result\(3) & (!\cpu|W_alu_result\(2) & (\uart|the_HostSystem_uart_rx|rx_data\(4) & !\cpu|W_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_alu_result\(3),
	datab => \cpu|W_alu_result\(2),
	datac => \uart|the_HostSystem_uart_rx|rx_data\(4),
	datad => \cpu|W_alu_result\(4),
	combout => \uart|the_HostSystem_uart_regs|selected_read_data~15_combout\);

-- Location: LCFF_X32_Y16_N5
\uart|the_HostSystem_uart_regs|control_reg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \cpu|d_writedata\(4),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \uart|the_HostSystem_uart_regs|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_regs|control_reg\(4));

-- Location: LCCOMB_X32_Y16_N4
\uart|the_HostSystem_uart_regs|selected_read_data[4]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_regs|selected_read_data[4]~16_combout\ = (\uart|the_HostSystem_uart_regs|Equal0~0_combout\ & ((\cpu|W_alu_result\(2) & ((\uart|the_HostSystem_uart_regs|control_reg\(4)))) # (!\cpu|W_alu_result\(2) & 
-- (\uart|the_HostSystem_uart_tx|tx_overrun~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_alu_result\(2),
	datab => \uart|the_HostSystem_uart_tx|tx_overrun~regout\,
	datac => \uart|the_HostSystem_uart_regs|control_reg\(4),
	datad => \uart|the_HostSystem_uart_regs|Equal0~0_combout\,
	combout => \uart|the_HostSystem_uart_regs|selected_read_data[4]~16_combout\);

-- Location: LCCOMB_X32_Y17_N24
\uart|the_HostSystem_uart_regs|selected_read_data[4]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_regs|selected_read_data[4]~17_combout\ = (\uart|the_HostSystem_uart_regs|selected_read_data~15_combout\) # ((\uart|the_HostSystem_uart_regs|selected_read_data[4]~16_combout\) # ((\uart|the_HostSystem_uart_regs|tx_data\(4) & 
-- \uart|the_HostSystem_uart_regs|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_regs|tx_data\(4),
	datab => \uart|the_HostSystem_uart_regs|selected_read_data~15_combout\,
	datac => \uart|the_HostSystem_uart_regs|selected_read_data[4]~16_combout\,
	datad => \uart|the_HostSystem_uart_regs|Equal2~0_combout\,
	combout => \uart|the_HostSystem_uart_regs|selected_read_data[4]~17_combout\);

-- Location: LCFF_X32_Y17_N25
\uart|the_HostSystem_uart_regs|readdata[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_regs|selected_read_data[4]~17_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_regs|readdata\(4));

-- Location: LCFF_X32_Y17_N1
\uart_s1_translator|uart_s1_translator|av_readdata_pre[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \uart|the_HostSystem_uart_regs|readdata\(4),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_s1_translator|uart_s1_translator|av_readdata_pre\(4));

-- Location: LCCOMB_X24_Y19_N28
\cpu|av_ld_byte0_data_nxt[4]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte0_data_nxt[4]~21_combout\ = (\uart_s1_translator|uart_s1_translator|read_latency_shift_reg\(0) & ((\uart_s1_translator|uart_s1_translator|av_readdata_pre\(4)) # ((\rsp_xbar_demux_001|src0_valid~combout\ & 
-- \width_adapter_001|width_adapter_001|out_data\(4))))) # (!\uart_s1_translator|uart_s1_translator|read_latency_shift_reg\(0) & (((\rsp_xbar_demux_001|src0_valid~combout\ & \width_adapter_001|width_adapter_001|out_data\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_s1_translator|uart_s1_translator|read_latency_shift_reg\(0),
	datab => \uart_s1_translator|uart_s1_translator|av_readdata_pre\(4),
	datac => \rsp_xbar_demux_001|src0_valid~combout\,
	datad => \width_adapter_001|width_adapter_001|out_data\(4),
	combout => \cpu|av_ld_byte0_data_nxt[4]~21_combout\);

-- Location: LCCOMB_X24_Y19_N12
\cpu|av_ld_byte0_data_nxt[4]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte0_data_nxt[4]~25_combout\ = (\cpu|av_ld_rshift8~0_combout\ & ((\cpu|av_ld_aligning_data~regout\ & (\cpu|av_ld_byte1_data\(4))) # (!\cpu|av_ld_aligning_data~regout\ & ((\cpu|av_ld_byte0_data_nxt[4]~21_combout\))))) # 
-- (!\cpu|av_ld_rshift8~0_combout\ & (((\cpu|av_ld_byte0_data_nxt[4]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|av_ld_rshift8~0_combout\,
	datab => \cpu|av_ld_byte1_data\(4),
	datac => \cpu|av_ld_aligning_data~regout\,
	datad => \cpu|av_ld_byte0_data_nxt[4]~21_combout\,
	combout => \cpu|av_ld_byte0_data_nxt[4]~25_combout\);

-- Location: LCFF_X24_Y19_N13
\cpu|av_ld_byte0_data[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|av_ld_byte0_data_nxt[4]~25_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu|av_ld_byte0_data[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|av_ld_byte0_data\(4));

-- Location: LCCOMB_X25_Y17_N16
\cpu|W_rf_wr_data[4]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_rf_wr_data[4]~7_combout\ = (\cpu|R_ctrl_ld~regout\ & (((\cpu|av_ld_byte0_data\(4))))) # (!\cpu|R_ctrl_ld~regout\ & (\cpu|W_alu_result\(4) & (!\cpu|E_alu_result~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_ctrl_ld~regout\,
	datab => \cpu|W_alu_result\(4),
	datac => \cpu|E_alu_result~36_combout\,
	datad => \cpu|av_ld_byte0_data\(4),
	combout => \cpu|W_rf_wr_data[4]~7_combout\);

-- Location: LCCOMB_X25_Y14_N24
\cpu|E_st_data[18]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_st_data[18]~6_combout\ = (\cpu|D_iw\(4) & (\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(18))) # (!\cpu|D_iw\(4) & ((\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(18),
	datac => \cpu|D_iw\(4),
	datad => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	combout => \cpu|E_st_data[18]~6_combout\);

-- Location: LCFF_X25_Y14_N25
\cpu|d_writedata[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_st_data[18]~6_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|d_writedata\(18));

-- Location: LCCOMB_X25_Y20_N0
\width_adapter|width_adapter|ShiftLeft2~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|ShiftLeft2~25_combout\ = (\cmd_xbar_mux_001|saved_grant\(0) & (\cpu|d_writedata\(18) & \cmd_xbar_mux_001|src_data\(38)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|saved_grant\(0),
	datac => \cpu|d_writedata\(18),
	datad => \cmd_xbar_mux_001|src_data\(38),
	combout => \width_adapter|width_adapter|ShiftLeft2~25_combout\);

-- Location: LCCOMB_X27_Y20_N14
\width_adapter_001|width_adapter_001|out_data[18]\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter_001|width_adapter_001|out_data\(18) = (\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]~regout\ & ((\memory|the_altsyncram|auto_generated|q_a\(18)) # 
-- ((\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~regout\ & \memory|the_altsyncram|auto_generated|q_a\(50))))) # 
-- (!\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]~regout\ & 
-- (\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~regout\ & (\memory|the_altsyncram|auto_generated|q_a\(50))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]~regout\,
	datab => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~regout\,
	datac => \memory|the_altsyncram|auto_generated|q_a\(50),
	datad => \memory|the_altsyncram|auto_generated|q_a\(18),
	combout => \width_adapter_001|width_adapter_001|out_data\(18));

-- Location: LCFF_X27_Y20_N15
\cpu|D_iw[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \width_adapter_001|width_adapter_001|out_data\(18),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|D_iw\(18));

-- Location: LCCOMB_X29_Y14_N14
\cpu|R_src2_lo[12]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|R_src2_lo[12]~8_combout\ = (!\cpu|R_src2_lo~0_combout\ & ((\cpu|R_src2_use_imm~regout\ & (\cpu|D_iw\(18))) # (!\cpu|R_src2_use_imm~regout\ & ((\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_src2_use_imm~regout\,
	datab => \cpu|R_src2_lo~0_combout\,
	datac => \cpu|D_iw\(18),
	datad => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(12),
	combout => \cpu|R_src2_lo[12]~8_combout\);

-- Location: LCFF_X28_Y13_N5
\cpu|E_src2[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \cpu|R_src2_lo[12]~8_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src2\(12));

-- Location: LCCOMB_X28_Y17_N22
\cpu|F_pc[10]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|F_pc[10]~8_combout\ = (\cpu|E_alu_sub~regout\ & (\cpu|Add1~24_combout\)) # (!\cpu|E_alu_sub~regout\ & ((\cpu|Add2~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_alu_sub~regout\,
	datab => \cpu|Add1~24_combout\,
	datad => \cpu|Add2~24_combout\,
	combout => \cpu|F_pc[10]~8_combout\);

-- Location: LCFF_X28_Y17_N23
\cpu|F_pc[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|F_pc[10]~8_combout\,
	sdata => \cpu|F_pc_plus_one[10]~20_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu|W_status_reg_pie_inst_nxt~2_combout\,
	sload => \cpu|F_pc_sel_nxt.10~0_combout\,
	ena => \cpu|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|F_pc\(10));

-- Location: LCCOMB_X28_Y17_N20
\cmd_xbar_mux_001|src_data[48]\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_data\(48) = (\cpu|W_alu_result\(12) & ((\cmd_xbar_mux_001|saved_grant\(0)) # ((\cpu|F_pc\(10) & \cmd_xbar_mux_001|saved_grant\(1))))) # (!\cpu|W_alu_result\(12) & (\cpu|F_pc\(10) & (\cmd_xbar_mux_001|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_alu_result\(12),
	datab => \cpu|F_pc\(10),
	datac => \cmd_xbar_mux_001|saved_grant\(1),
	datad => \cmd_xbar_mux_001|saved_grant\(0),
	combout => \cmd_xbar_mux_001|src_data\(48));

-- Location: LCCOMB_X16_Y20_N12
\width_adapter_001|width_adapter_001|out_data[28]\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter_001|width_adapter_001|out_data\(28) = (\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]~regout\ & ((\memory|the_altsyncram|auto_generated|q_a\(28)) # 
-- ((\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]~regout\ & \memory|the_altsyncram|auto_generated|q_a\(60))))) # 
-- (!\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]~regout\ & 
-- (\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]~regout\ & ((\memory|the_altsyncram|auto_generated|q_a\(60)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]~regout\,
	datab => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]~regout\,
	datac => \memory|the_altsyncram|auto_generated|q_a\(28),
	datad => \memory|the_altsyncram|auto_generated|q_a\(60),
	combout => \width_adapter_001|width_adapter_001|out_data\(28));

-- Location: LCFF_X16_Y20_N13
\cpu|D_iw[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \width_adapter_001|width_adapter_001|out_data\(28),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|D_iw\(28));

-- Location: LCCOMB_X25_Y13_N12
\cpu|R_src1[14]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|R_src1[14]~44_combout\ = (!\cpu|R_src1~41_combout\ & (\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(14) & ((!\cpu|E_valid~regout\) # (!\cpu|R_ctrl_jmp_direct~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_src1~41_combout\,
	datab => \cpu|R_ctrl_jmp_direct~regout\,
	datac => \cpu|E_valid~regout\,
	datad => \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(14),
	combout => \cpu|R_src1[14]~44_combout\);

-- Location: LCFF_X28_Y13_N31
\cpu|E_src1[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \cpu|R_src1[14]~44_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src1\(14));

-- Location: LCCOMB_X28_Y15_N24
\cpu|E_logic_result[14]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_logic_result[14]~3_combout\ = (\cpu|E_src1\(14) & (\cpu|R_logic_op\(1) $ (((\cpu|R_logic_op\(0) & \cpu|E_src2\(14)))))) # (!\cpu|E_src1\(14) & ((\cpu|R_logic_op\(1) & ((\cpu|E_src2\(14)))) # (!\cpu|R_logic_op\(1) & (!\cpu|R_logic_op\(0) & 
-- !\cpu|E_src2\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_logic_op\(0),
	datab => \cpu|E_src1\(14),
	datac => \cpu|R_logic_op\(1),
	datad => \cpu|E_src2\(14),
	combout => \cpu|E_logic_result[14]~3_combout\);

-- Location: LCCOMB_X29_Y18_N30
\cpu|E_alu_result[14]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[14]~38_combout\ = (\cpu|E_alu_result[14]~37_combout\ & (((\cpu|E_shift_rot_result\(14)) # (!\cpu|W_alu_result[27]~14_combout\)))) # (!\cpu|E_alu_result[14]~37_combout\ & (\cpu|E_logic_result[14]~3_combout\ & 
-- (\cpu|W_alu_result[27]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_alu_result[14]~37_combout\,
	datab => \cpu|E_logic_result[14]~3_combout\,
	datac => \cpu|W_alu_result[27]~14_combout\,
	datad => \cpu|E_shift_rot_result\(14),
	combout => \cpu|E_alu_result[14]~38_combout\);

-- Location: LCCOMB_X29_Y18_N2
\cpu|E_alu_result[14]~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[14]~73_combout\ = (!\cpu|R_ctrl_br_cmp~regout\ & (!\cpu|R_ctrl_rdctl_inst~regout\ & \cpu|E_alu_result[14]~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_ctrl_br_cmp~regout\,
	datab => \cpu|R_ctrl_rdctl_inst~regout\,
	datad => \cpu|E_alu_result[14]~38_combout\,
	combout => \cpu|E_alu_result[14]~73_combout\);

-- Location: LCFF_X29_Y18_N3
\cpu|W_alu_result[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_alu_result[14]~73_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|W_alu_result\(14));

-- Location: LCCOMB_X29_Y18_N28
\addr_router|Equal1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \addr_router|Equal1~0_combout\ = (!\cpu|W_alu_result\(13) & (\cpu|W_alu_result\(14) & (!\cpu|W_alu_result\(11) & !\cpu|W_alu_result\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_alu_result\(13),
	datab => \cpu|W_alu_result\(14),
	datac => \cpu|W_alu_result\(11),
	datad => \cpu|W_alu_result\(12),
	combout => \addr_router|Equal1~0_combout\);

-- Location: LCCOMB_X28_Y18_N2
\addr_router|Equal1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \addr_router|Equal1~1_combout\ = (!\cpu|W_alu_result\(9) & (!\cpu|W_alu_result\(7) & (!\cpu|W_alu_result\(10) & !\cpu|W_alu_result\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_alu_result\(9),
	datab => \cpu|W_alu_result\(7),
	datac => \cpu|W_alu_result\(10),
	datad => \cpu|W_alu_result\(8),
	combout => \addr_router|Equal1~1_combout\);

-- Location: LCCOMB_X29_Y18_N16
\addr_router|Equal2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \addr_router|Equal2~0_combout\ = (\cpu|W_alu_result\(5) & (!\cpu|W_alu_result\(3) & (!\cpu|W_alu_result\(2) & !\cpu|W_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_alu_result\(5),
	datab => \cpu|W_alu_result\(3),
	datac => \cpu|W_alu_result\(2),
	datad => \cpu|W_alu_result\(4),
	combout => \addr_router|Equal2~0_combout\);

-- Location: LCCOMB_X30_Y18_N12
\addr_router|Equal2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \addr_router|Equal2~1_combout\ = (!\cpu|W_alu_result\(6) & (\addr_router|Equal1~0_combout\ & (\addr_router|Equal1~1_combout\ & \addr_router|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_alu_result\(6),
	datab => \addr_router|Equal1~0_combout\,
	datac => \addr_router|Equal1~1_combout\,
	datad => \addr_router|Equal2~0_combout\,
	combout => \addr_router|Equal2~1_combout\);

-- Location: LCCOMB_X30_Y18_N26
\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_write~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ = (\uart|the_HostSystem_uart_tx|tx_wr_strobe_onset~0_combout\ & 
-- (!\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|WideOr0~1_combout\ & \addr_router|Equal2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_tx|tx_wr_strobe_onset~0_combout\,
	datab => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|WideOr0~1_combout\,
	datad => \addr_router|Equal2~1_combout\,
	combout => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_write~0_combout\);

-- Location: LCCOMB_X22_Y18_N18
\countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|wait_latency_counter~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|wait_latency_counter~3_combout\ = (\countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|wait_latency_counter[0]~1_combout\ & 
-- (\countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|wait_latency_counter\(0) $ (\countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|wait_latency_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|wait_latency_counter\(0),
	datac => \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|wait_latency_counter\(1),
	datad => \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|wait_latency_counter[0]~1_combout\,
	combout => \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|wait_latency_counter~3_combout\);

-- Location: LCFF_X22_Y18_N19
\countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|wait_latency_counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|wait_latency_counter~3_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X22_Y18_N8
\countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|wait_latency_counter[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|wait_latency_counter[0]~0_combout\ = (!\countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|wait_latency_counter\(1) & 
-- (\countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|wait_latency_counter\(0) $ 
-- (\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_write~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|wait_latency_counter\(1),
	datac => \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|wait_latency_counter\(0),
	datad => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	combout => \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|wait_latency_counter[0]~0_combout\);

-- Location: LCCOMB_X22_Y18_N30
\countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|wait_latency_counter[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|wait_latency_counter[0]~1_combout\ = (\cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\ & 
-- (!\countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|wait_latency_counter[0]~0_combout\ & 
-- ((\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_write~0_combout\) # 
-- (\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_read~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\,
	datab => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	datac => \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|wait_latency_counter[0]~0_combout\,
	datad => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_read~0_combout\,
	combout => \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|wait_latency_counter[0]~1_combout\);

-- Location: LCCOMB_X22_Y18_N20
\countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|wait_latency_counter~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|wait_latency_counter~2_combout\ = (!\countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|wait_latency_counter\(0) & 
-- \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|wait_latency_counter[0]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|wait_latency_counter\(0),
	datad => \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|wait_latency_counter[0]~1_combout\,
	combout => \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|wait_latency_counter~2_combout\);

-- Location: LCFF_X22_Y18_N21
\countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|wait_latency_counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|wait_latency_counter~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X30_Y18_N20
\countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|read_latency_shift_reg~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|read_latency_shift_reg~0_combout\ = (!\countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|wait_latency_counter\(1) & 
-- (\cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\ & (\countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|wait_latency_counter\(0) $ 
-- (\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_write~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|wait_latency_counter\(1),
	datab => \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|wait_latency_counter\(0),
	datac => \cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\,
	datad => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	combout => \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|read_latency_shift_reg~0_combout\);

-- Location: LCCOMB_X30_Y18_N2
\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|cp_ready\ : cycloneii_lcell_comb
-- Equation(s):
-- \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|cp_ready~combout\ = 
-- (\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # 
-- ((!\countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|read_latency_shift_reg~0_combout\ & 
-- \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|WideOr0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|read_latency_shift_reg~0_combout\,
	datad => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|WideOr0~1_combout\,
	combout => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|cp_ready~combout\);

-- Location: LCCOMB_X29_Y20_N8
\width_adapter_002|width_adapter_002|count~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter_002|width_adapter_002|count~4_combout\ = (\width_adapter_002|width_adapter_002|use_reg~regout\ & ((\width_adapter_002|width_adapter_002|count\(0) $ 
-- (!\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|cp_ready~combout\)))) # (!\width_adapter_002|width_adapter_002|use_reg~regout\ & 
-- ((\width_adapter_002|width_adapter_002|count\(0)) # ((\width_adapter_002|width_adapter_002|count~5_combout\ & 
-- !\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|cp_ready~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \width_adapter_002|width_adapter_002|count~5_combout\,
	datab => \width_adapter_002|width_adapter_002|use_reg~regout\,
	datac => \width_adapter_002|width_adapter_002|count\(0),
	datad => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|cp_ready~combout\,
	combout => \width_adapter_002|width_adapter_002|count~4_combout\);

-- Location: LCFF_X29_Y20_N9
\width_adapter_002|width_adapter_002|count[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \width_adapter_002|width_adapter_002|count~4_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter_002|width_adapter_002|count\(0));

-- Location: LCCOMB_X29_Y20_N22
\width_adapter_002|width_adapter_002|use_reg~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter_002|width_adapter_002|use_reg~1_combout\ = (\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|cp_ready~combout\ & 
-- (((\width_adapter_002|width_adapter_002|use_reg~regout\)))) # (!\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|cp_ready~combout\ & 
-- ((\width_adapter_002|width_adapter_002|use_reg~0_combout\) # ((!\width_adapter_002|width_adapter_002|count\(0) & \width_adapter_002|width_adapter_002|use_reg~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \width_adapter_002|width_adapter_002|use_reg~0_combout\,
	datab => \width_adapter_002|width_adapter_002|count\(0),
	datac => \width_adapter_002|width_adapter_002|use_reg~regout\,
	datad => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|cp_ready~combout\,
	combout => \width_adapter_002|width_adapter_002|use_reg~1_combout\);

-- Location: LCFF_X29_Y20_N23
\width_adapter_002|width_adapter_002|use_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \width_adapter_002|width_adapter_002|use_reg~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter_002|width_adapter_002|use_reg~regout\);

-- Location: LCCOMB_X29_Y20_N24
\width_adapter_002|width_adapter_002|byteen_reg~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter_002|width_adapter_002|byteen_reg~0_combout\ = (!\width_adapter_002|width_adapter_002|use_reg~regout\ & \cpu|d_byteenable\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \width_adapter_002|width_adapter_002|use_reg~regout\,
	datad => \cpu|d_byteenable\(3),
	combout => \width_adapter_002|width_adapter_002|byteen_reg~0_combout\);

-- Location: LCFF_X29_Y20_N25
\width_adapter_002|width_adapter_002|byteen_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \width_adapter_002|width_adapter_002|byteen_reg~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \width_adapter_002|width_adapter_002|data_reg[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter_002|width_adapter_002|byteen_reg\(1));

-- Location: LCCOMB_X29_Y20_N16
\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|WideOr0~0_combout\ = (\width_adapter_002|width_adapter_002|use_reg~regout\ & 
-- ((\width_adapter_002|width_adapter_002|byteen_reg\(0)) # (\width_adapter_002|width_adapter_002|byteen_reg\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \width_adapter_002|width_adapter_002|byteen_reg\(0),
	datac => \width_adapter_002|width_adapter_002|byteen_reg\(1),
	datad => \width_adapter_002|width_adapter_002|use_reg~regout\,
	combout => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|WideOr0~0_combout\);

-- Location: LCCOMB_X29_Y20_N18
\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|WideOr0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|WideOr0~1_combout\ = 
-- (\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|WideOr0~0_combout\) # ((!\width_adapter_002|width_adapter_002|use_reg~regout\ & ((\cpu|d_byteenable\(1)) # 
-- (\cpu|d_byteenable\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|d_byteenable\(1),
	datab => \cpu|d_byteenable\(0),
	datac => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|WideOr0~0_combout\,
	datad => \width_adapter_002|width_adapter_002|use_reg~regout\,
	combout => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|WideOr0~1_combout\);

-- Location: LCCOMB_X30_Y20_N16
\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (\addr_router|Equal2~1_combout\ & 
-- (!\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|WideOr0~1_combout\ & (\uart|the_HostSystem_uart_rx|rx_rd_strobe_onset~0_combout\ & 
-- !\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr_router|Equal2~1_combout\,
	datab => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|WideOr0~1_combout\,
	datac => \uart|the_HostSystem_uart_rx|rx_rd_strobe_onset~0_combout\,
	datad => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: LCCOMB_X31_Y20_N6
\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ = 
-- (\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\) # 
-- ((\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]~regout\,
	datad => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	combout => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\);

-- Location: LCCOMB_X31_Y20_N14
\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]~feeder_combout\ = 
-- \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	combout => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]~feeder_combout\);

-- Location: LCFF_X31_Y20_N15
\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]~regout\);

-- Location: LCCOMB_X31_Y20_N8
\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = 
-- (!\countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|read_latency_shift_reg\(0) & 
-- !\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|read_latency_shift_reg\(0),
	datab => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]~regout\,
	combout => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LCCOMB_X31_Y20_N28
\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ = 
-- (\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ & 
-- ((\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # 
-- (\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\)))) # 
-- (!\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (((\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datab => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	datac => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\,
	combout => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: LCFF_X31_Y20_N29
\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X29_Y20_N2
\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~8_combout\ = 
-- (\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~7_combout\) # 
-- ((\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][17]~regout\ & 
-- \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~7_combout\,
	datac => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][17]~regout\,
	datad => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~8_combout\);

-- Location: LCFF_X24_Y20_N7
\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~8_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][17]~regout\);

-- Location: LCCOMB_X24_Y20_N30
\width_adapter_003|width_adapter_003|byteen_reg~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter_003|width_adapter_003|byteen_reg~3_combout\ = (!\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- (\width_adapter_003|width_adapter_003|byteen_reg\(3) & !\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datac => \width_adapter_003|width_adapter_003|byteen_reg\(3),
	datad => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~regout\,
	combout => \width_adapter_003|width_adapter_003|byteen_reg~3_combout\);

-- Location: LCFF_X24_Y20_N31
\width_adapter_003|width_adapter_003|byteen_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \width_adapter_003|width_adapter_003|byteen_reg~3_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter_003|width_adapter_003|byteen_reg\(3));

-- Location: LCCOMB_X24_Y20_N6
\cpu_data_master_translator|cpu_data_master_translator|av_waitrequest~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_data_master_translator|cpu_data_master_translator|av_waitrequest~1_combout\ = (\width_adapter_003|width_adapter_003|byteen_reg\(0)) # 
-- ((\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][17]~regout\) # (\width_adapter_003|width_adapter_003|byteen_reg\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \width_adapter_003|width_adapter_003|byteen_reg\(0),
	datac => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][17]~regout\,
	datad => \width_adapter_003|width_adapter_003|byteen_reg\(3),
	combout => \cpu_data_master_translator|cpu_data_master_translator|av_waitrequest~1_combout\);

-- Location: LCCOMB_X24_Y20_N8
\width_adapter_003|width_adapter_003|byteen_reg~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter_003|width_adapter_003|byteen_reg~1_combout\ = (!\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- (\width_adapter_003|width_adapter_003|byteen_reg\(2) & !\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datac => \width_adapter_003|width_adapter_003|byteen_reg\(2),
	datad => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~regout\,
	combout => \width_adapter_003|width_adapter_003|byteen_reg~1_combout\);

-- Location: LCFF_X24_Y20_N9
\width_adapter_003|width_adapter_003|byteen_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \width_adapter_003|width_adapter_003|byteen_reg~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter_003|width_adapter_003|byteen_reg\(2));

-- Location: LCFF_X29_Y20_N15
\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~6_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][16]~regout\);

-- Location: LCCOMB_X29_Y20_N28
\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~5_combout\ = 
-- (!\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & ((\width_adapter_002|width_adapter_002|use_reg~regout\ & 
-- (\width_adapter_002|width_adapter_002|byteen_reg\(0))) # (!\width_adapter_002|width_adapter_002|use_reg~regout\ & ((\cpu|d_byteenable\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \width_adapter_002|width_adapter_002|byteen_reg\(0),
	datab => \width_adapter_002|width_adapter_002|use_reg~regout\,
	datac => \cpu|d_byteenable\(0),
	datad => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~5_combout\);

-- Location: LCCOMB_X29_Y20_N14
\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~6_combout\ = 
-- (\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~5_combout\) # 
-- ((\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][16]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][16]~regout\,
	datad => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~5_combout\,
	combout => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~6_combout\);

-- Location: LCFF_X24_Y20_N29
\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~6_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][16]~regout\);

-- Location: LCCOMB_X24_Y20_N10
\width_adapter_003|width_adapter_003|byteen_reg~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter_003|width_adapter_003|byteen_reg~0_combout\ = (!\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- (!\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~regout\ & ((\width_adapter_003|width_adapter_003|byteen_reg\(1)) # 
-- (\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][17]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datab => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~regout\,
	datac => \width_adapter_003|width_adapter_003|byteen_reg\(1),
	datad => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][17]~regout\,
	combout => \width_adapter_003|width_adapter_003|byteen_reg~0_combout\);

-- Location: LCFF_X24_Y20_N11
\width_adapter_003|width_adapter_003|byteen_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \width_adapter_003|width_adapter_003|byteen_reg~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter_003|width_adapter_003|byteen_reg\(1));

-- Location: LCCOMB_X24_Y20_N28
\cpu_data_master_translator|cpu_data_master_translator|av_waitrequest~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_data_master_translator|cpu_data_master_translator|av_waitrequest~0_combout\ = (\width_adapter_003|width_adapter_003|byteen_reg\(2)) # 
-- ((\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][16]~regout\) # (\width_adapter_003|width_adapter_003|byteen_reg\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \width_adapter_003|width_adapter_003|byteen_reg\(2),
	datac => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][16]~regout\,
	datad => \width_adapter_003|width_adapter_003|byteen_reg\(1),
	combout => \cpu_data_master_translator|cpu_data_master_translator|av_waitrequest~0_combout\);

-- Location: LCCOMB_X30_Y19_N10
\cpu_data_master_translator|cpu_data_master_translator|av_waitrequest~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_data_master_translator|cpu_data_master_translator|av_waitrequest~2_combout\ = (\cpu_data_master_translator_avalon_universal_master_0_agent|Equal0~4_combout\ & (((!\cpu_data_master_translator|cpu_data_master_translator|av_waitrequest~1_combout\ & 
-- !\cpu_data_master_translator|cpu_data_master_translator|av_waitrequest~0_combout\)) # (!\width_adapter_003|width_adapter_003|out_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_data_master_translator_avalon_universal_master_0_agent|Equal0~4_combout\,
	datab => \cpu_data_master_translator|cpu_data_master_translator|av_waitrequest~1_combout\,
	datac => \cpu_data_master_translator|cpu_data_master_translator|av_waitrequest~0_combout\,
	datad => \width_adapter_003|width_adapter_003|out_valid~0_combout\,
	combout => \cpu_data_master_translator|cpu_data_master_translator|av_waitrequest~2_combout\);

-- Location: LCCOMB_X30_Y19_N20
\cpu_data_master_translator|cpu_data_master_translator|read_accepted~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_data_master_translator|cpu_data_master_translator|read_accepted~0_combout\ = (\cpu_data_master_translator|cpu_data_master_translator|read_accepted~regout\ & ((\cpu_data_master_translator|cpu_data_master_translator|av_waitrequest~4_combout\) # 
-- ((\cpu_data_master_translator|cpu_data_master_translator|av_waitrequest~3_combout\) # (\cpu_data_master_translator|cpu_data_master_translator|av_waitrequest~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_data_master_translator|cpu_data_master_translator|read_accepted~regout\,
	datab => \cpu_data_master_translator|cpu_data_master_translator|av_waitrequest~4_combout\,
	datac => \cpu_data_master_translator|cpu_data_master_translator|av_waitrequest~3_combout\,
	datad => \cpu_data_master_translator|cpu_data_master_translator|av_waitrequest~2_combout\,
	combout => \cpu_data_master_translator|cpu_data_master_translator|read_accepted~0_combout\);

-- Location: LCCOMB_X30_Y19_N12
\cpu_data_master_translator|cpu_data_master_translator|read_accepted~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_data_master_translator|cpu_data_master_translator|read_accepted~1_combout\ = (\cpu_data_master_translator|cpu_data_master_translator|read_accepted~0_combout\) # ((\cmd_xbar_demux|WideOr0~3_combout\ & 
-- (\cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\ & \cpu_data_master_translator|cpu_data_master_translator|av_waitrequest~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_demux|WideOr0~3_combout\,
	datab => \cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\,
	datac => \cpu_data_master_translator|cpu_data_master_translator|read_accepted~0_combout\,
	datad => \cpu_data_master_translator|cpu_data_master_translator|av_waitrequest~5_combout\,
	combout => \cpu_data_master_translator|cpu_data_master_translator|read_accepted~1_combout\);

-- Location: LCFF_X30_Y19_N13
\cpu_data_master_translator|cpu_data_master_translator|read_accepted\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu_data_master_translator|cpu_data_master_translator|read_accepted~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_data_master_translator|cpu_data_master_translator|read_accepted~regout\);

-- Location: LCCOMB_X30_Y18_N4
\cpu_data_master_translator|cpu_data_master_translator|end_begintransfer~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_data_master_translator|cpu_data_master_translator|end_begintransfer~3_combout\ = (\cpu_data_master_translator|cpu_data_master_translator|end_begintransfer~regout\) # ((\cpu|d_read~regout\ & 
-- !\cpu_data_master_translator|cpu_data_master_translator|read_accepted~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|d_read~regout\,
	datab => \cpu_data_master_translator|cpu_data_master_translator|end_begintransfer~regout\,
	datad => \cpu_data_master_translator|cpu_data_master_translator|read_accepted~regout\,
	combout => \cpu_data_master_translator|cpu_data_master_translator|end_begintransfer~3_combout\);

-- Location: LCCOMB_X31_Y18_N8
\cmd_xbar_demux|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_demux|WideOr0~0_combout\ = (!\uart_s1_translator|uart_s1_translator|uav_waitrequest~0_combout\ & (!\uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\addr_router|Equal1~2_combout\ & !\addr_router|Equal2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_s1_translator|uart_s1_translator|uav_waitrequest~0_combout\,
	datab => \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \addr_router|Equal1~2_combout\,
	datad => \addr_router|Equal2~1_combout\,
	combout => \cmd_xbar_demux|WideOr0~0_combout\);

-- Location: LCCOMB_X31_Y18_N16
\cmd_xbar_demux|WideOr0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_demux|WideOr0~2_combout\ = (\cmd_xbar_demux|WideOr0~0_combout\) # ((\cmd_xbar_demux|WideOr0~1_combout\ & ((\memory_s1_translator|memory_s1_translator|read_latency_shift_reg~2_combout\) # (!\cmd_xbar_mux_001|WideOr1~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_demux|WideOr0~1_combout\,
	datab => \memory_s1_translator|memory_s1_translator|read_latency_shift_reg~2_combout\,
	datac => \cmd_xbar_demux|WideOr0~0_combout\,
	datad => \cmd_xbar_mux_001|WideOr1~combout\,
	combout => \cmd_xbar_demux|WideOr0~2_combout\);

-- Location: LCCOMB_X30_Y18_N8
\cmd_xbar_demux|WideOr0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_demux|WideOr0~3_combout\ = (\cmd_xbar_demux|WideOr0~2_combout\) # ((\addr_router|Equal2~1_combout\ & (\width_adapter_002|width_adapter_002|count\(0) & 
-- !\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|cp_ready~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr_router|Equal2~1_combout\,
	datab => \width_adapter_002|width_adapter_002|count\(0),
	datac => \cmd_xbar_demux|WideOr0~2_combout\,
	datad => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|cp_ready~combout\,
	combout => \cmd_xbar_demux|WideOr0~3_combout\);

-- Location: LCCOMB_X30_Y18_N30
\cpu_data_master_translator|cpu_data_master_translator|end_begintransfer~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_data_master_translator|cpu_data_master_translator|end_begintransfer~2_combout\ = (\cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\ & (!\cmd_xbar_demux|WideOr0~3_combout\ & 
-- ((\cpu_data_master_translator|cpu_data_master_translator|end_begintransfer~3_combout\) # (\uart|the_HostSystem_uart_tx|tx_wr_strobe_onset~0_combout\)))) # (!\cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\ & 
-- ((\cpu_data_master_translator|cpu_data_master_translator|end_begintransfer~3_combout\) # ((\uart|the_HostSystem_uart_tx|tx_wr_strobe_onset~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\,
	datab => \cpu_data_master_translator|cpu_data_master_translator|end_begintransfer~3_combout\,
	datac => \uart|the_HostSystem_uart_tx|tx_wr_strobe_onset~0_combout\,
	datad => \cmd_xbar_demux|WideOr0~3_combout\,
	combout => \cpu_data_master_translator|cpu_data_master_translator|end_begintransfer~2_combout\);

-- Location: LCFF_X30_Y18_N31
\cpu_data_master_translator|cpu_data_master_translator|end_begintransfer\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu_data_master_translator|cpu_data_master_translator|end_begintransfer~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_data_master_translator|cpu_data_master_translator|end_begintransfer~regout\);

-- Location: LCCOMB_X30_Y18_N0
\cpu_data_master_translator|cpu_data_master_translator|av_waitrequest~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_data_master_translator|cpu_data_master_translator|av_waitrequest~6_combout\ = (\cmd_xbar_demux|WideOr0~2_combout\) # ((\addr_router|Equal2~1_combout\ & (\width_adapter_002|width_adapter_002|count\(0) & 
-- !\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|cp_ready~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr_router|Equal2~1_combout\,
	datab => \width_adapter_002|width_adapter_002|count\(0),
	datac => \cmd_xbar_demux|WideOr0~2_combout\,
	datad => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|cp_ready~combout\,
	combout => \cpu_data_master_translator|cpu_data_master_translator|av_waitrequest~6_combout\);

-- Location: LCCOMB_X30_Y18_N22
\cpu_data_master_translator|cpu_data_master_translator|av_waitrequest~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_data_master_translator|cpu_data_master_translator|av_waitrequest~7_combout\ = (\cpu_data_master_translator|cpu_data_master_translator|write_accepted~regout\) # ((\cpu_data_master_translator|cpu_data_master_translator|end_begintransfer~regout\ & 
-- (\cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\ & \cpu_data_master_translator|cpu_data_master_translator|av_waitrequest~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_data_master_translator|cpu_data_master_translator|write_accepted~regout\,
	datab => \cpu_data_master_translator|cpu_data_master_translator|end_begintransfer~regout\,
	datac => \cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\,
	datad => \cpu_data_master_translator|cpu_data_master_translator|av_waitrequest~6_combout\,
	combout => \cpu_data_master_translator|cpu_data_master_translator|av_waitrequest~7_combout\);

-- Location: LCCOMB_X30_Y18_N28
\cpu_data_master_translator|cpu_data_master_translator|av_waitrequest~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_data_master_translator|cpu_data_master_translator|av_waitrequest~8_combout\ = (\cpu_data_master_translator|cpu_data_master_translator|av_waitrequest~5_combout\) # ((!\cpu|d_read~regout\ & 
-- ((!\cpu_data_master_translator|cpu_data_master_translator|av_waitrequest~7_combout\) # (!\cpu|the_HostSystem_cpu_test_bench|d_write~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|d_read~regout\,
	datab => \cpu|the_HostSystem_cpu_test_bench|d_write~regout\,
	datac => \cpu_data_master_translator|cpu_data_master_translator|av_waitrequest~5_combout\,
	datad => \cpu_data_master_translator|cpu_data_master_translator|av_waitrequest~7_combout\,
	combout => \cpu_data_master_translator|cpu_data_master_translator|av_waitrequest~8_combout\);

-- Location: LCCOMB_X30_Y18_N14
\cpu|d_write_nxt\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|d_write_nxt~combout\ = (\cpu|the_HostSystem_cpu_test_bench|d_write~regout\ & ((\cpu_data_master_translator|cpu_data_master_translator|av_waitrequest~8_combout\) # ((\cpu|E_new_inst~regout\ & \cpu|R_ctrl_st~regout\)))) # 
-- (!\cpu|the_HostSystem_cpu_test_bench|d_write~regout\ & (\cpu|E_new_inst~regout\ & (\cpu|R_ctrl_st~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_HostSystem_cpu_test_bench|d_write~regout\,
	datab => \cpu|E_new_inst~regout\,
	datac => \cpu|R_ctrl_st~regout\,
	datad => \cpu_data_master_translator|cpu_data_master_translator|av_waitrequest~8_combout\,
	combout => \cpu|d_write_nxt~combout\);

-- Location: LCFF_X30_Y18_N5
\cpu|the_HostSystem_cpu_test_bench|d_write\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \cpu|d_write_nxt~combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|the_HostSystem_cpu_test_bench|d_write~regout\);

-- Location: LCCOMB_X30_Y18_N24
\uart|the_HostSystem_uart_tx|tx_wr_strobe_onset~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_tx|tx_wr_strobe_onset~0_combout\ = (!\cpu_data_master_translator|cpu_data_master_translator|write_accepted~regout\ & \cpu|the_HostSystem_cpu_test_bench|d_write~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_data_master_translator|cpu_data_master_translator|write_accepted~regout\,
	datad => \cpu|the_HostSystem_cpu_test_bench|d_write~regout\,
	combout => \uart|the_HostSystem_uart_tx|tx_wr_strobe_onset~0_combout\);

-- Location: LCCOMB_X32_Y18_N0
\uart_s1_translator|uart_s1_translator|wait_latency_counter~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_s1_translator|uart_s1_translator|wait_latency_counter~2_combout\ = (\cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\ & (\uart|the_HostSystem_uart_rx|rx_rd_strobe_onset~1_combout\ & 
-- ((\uart|the_HostSystem_uart_rx|rx_rd_strobe_onset~0_combout\) # (\uart|the_HostSystem_uart_tx|tx_wr_strobe_onset~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\,
	datab => \uart|the_HostSystem_uart_rx|rx_rd_strobe_onset~0_combout\,
	datac => \uart|the_HostSystem_uart_tx|tx_wr_strobe_onset~0_combout\,
	datad => \uart|the_HostSystem_uart_rx|rx_rd_strobe_onset~1_combout\,
	combout => \uart_s1_translator|uart_s1_translator|wait_latency_counter~2_combout\);

-- Location: LCCOMB_X32_Y18_N22
\uart_s1_translator|uart_s1_translator|wait_latency_counter~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_s1_translator|uart_s1_translator|wait_latency_counter~4_combout\ = (\uart_s1_translator|uart_s1_translator|wait_latency_counter~2_combout\ & ((\uart_s1_translator|uart_s1_translator|wait_latency_counter\(0) & 
-- (!\cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\ & !\uart_s1_translator|uart_s1_translator|wait_latency_counter\(1))) # (!\uart_s1_translator|uart_s1_translator|wait_latency_counter\(0) & 
-- ((\uart_s1_translator|uart_s1_translator|wait_latency_counter\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_s1_translator|uart_s1_translator|wait_latency_counter\(0),
	datab => \cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\,
	datac => \uart_s1_translator|uart_s1_translator|wait_latency_counter\(1),
	datad => \uart_s1_translator|uart_s1_translator|wait_latency_counter~2_combout\,
	combout => \uart_s1_translator|uart_s1_translator|wait_latency_counter~4_combout\);

-- Location: LCFF_X32_Y18_N23
\uart_s1_translator|uart_s1_translator|wait_latency_counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart_s1_translator|uart_s1_translator|wait_latency_counter~4_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_s1_translator|uart_s1_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X32_Y18_N4
\uart_s1_translator|uart_s1_translator|uav_waitrequest~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_s1_translator|uart_s1_translator|uav_waitrequest~0_combout\ = ((\uart_s1_translator|uart_s1_translator|wait_latency_counter\(1)) # (!\cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\)) # 
-- (!\uart_s1_translator|uart_s1_translator|wait_latency_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_s1_translator|uart_s1_translator|wait_latency_counter\(0),
	datab => \uart_s1_translator|uart_s1_translator|wait_latency_counter\(1),
	datad => \cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\,
	combout => \uart_s1_translator|uart_s1_translator|uav_waitrequest~0_combout\);

-- Location: LCCOMB_X32_Y18_N12
\uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (\uart_s1_translator|uart_s1_translator|read_latency_shift_reg\(0)) # 
-- (!\uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \uart_s1_translator|uart_s1_translator|read_latency_shift_reg\(0),
	combout => \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LCCOMB_X32_Y18_N2
\uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ = (\addr_router|Equal1~2_combout\ & (\uart|the_HostSystem_uart_rx|rx_rd_strobe_onset~0_combout\ & 
-- (!\uart_s1_translator|uart_s1_translator|uav_waitrequest~0_combout\ & !\uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr_router|Equal1~2_combout\,
	datab => \uart|the_HostSystem_uart_rx|rx_rd_strobe_onset~0_combout\,
	datac => \uart_s1_translator|uart_s1_translator|uav_waitrequest~0_combout\,
	datad => \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	combout => \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: LCCOMB_X32_Y18_N16
\uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ = 
-- (\uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\) # 
-- ((\uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & ((!\uart_s1_translator|uart_s1_translator|read_latency_shift_reg\(0)) # 
-- (!\uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datab => \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\,
	datac => \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \uart_s1_translator|uart_s1_translator|read_latency_shift_reg\(0),
	combout => \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: LCFF_X32_Y18_N17
\uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCFF_X32_Y19_N15
\uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~regout\);

-- Location: LCCOMB_X30_Y18_N10
\cpu_data_master_translator|cpu_data_master_translator|write_accepted~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_data_master_translator|cpu_data_master_translator|write_accepted~1_combout\ = (\cpu_data_master_translator|cpu_data_master_translator|av_waitrequest~8_combout\ & ((\cpu_data_master_translator|cpu_data_master_translator|write_accepted~regout\) # 
-- ((\cpu_data_master_translator|cpu_data_master_translator|write_accepted~0_combout\ & \cmd_xbar_demux|WideOr0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_data_master_translator|cpu_data_master_translator|write_accepted~0_combout\,
	datab => \cmd_xbar_demux|WideOr0~3_combout\,
	datac => \cpu_data_master_translator|cpu_data_master_translator|write_accepted~regout\,
	datad => \cpu_data_master_translator|cpu_data_master_translator|av_waitrequest~8_combout\,
	combout => \cpu_data_master_translator|cpu_data_master_translator|write_accepted~1_combout\);

-- Location: LCFF_X30_Y18_N11
\cpu_data_master_translator|cpu_data_master_translator|write_accepted\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu_data_master_translator|cpu_data_master_translator|write_accepted~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_data_master_translator|cpu_data_master_translator|write_accepted~regout\);

-- Location: LCCOMB_X32_Y19_N14
\uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4_combout\ = 
-- (\uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~regout\)))) # 
-- (!\uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\cpu|the_HostSystem_cpu_test_bench|d_write~regout\ & 
-- ((!\cpu_data_master_translator|cpu_data_master_translator|write_accepted~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_HostSystem_cpu_test_bench|d_write~regout\,
	datab => \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~regout\,
	datad => \cpu_data_master_translator|cpu_data_master_translator|write_accepted~regout\,
	combout => \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4_combout\);

-- Location: LCFF_X32_Y19_N23
\uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~regout\);

-- Location: LCFF_X32_Y19_N9
\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~10_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]~regout\);

-- Location: LCCOMB_X32_Y19_N26
\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~9_combout\ = 
-- (!\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\cmd_xbar_mux_001|saved_grant\(0) & (\cpu|the_HostSystem_cpu_test_bench|d_write~regout\ & 
-- !\cpu_data_master_translator|cpu_data_master_translator|write_accepted~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \cmd_xbar_mux_001|saved_grant\(0),
	datac => \cpu|the_HostSystem_cpu_test_bench|d_write~regout\,
	datad => \cpu_data_master_translator|cpu_data_master_translator|write_accepted~regout\,
	combout => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~9_combout\);

-- Location: LCCOMB_X32_Y19_N8
\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~10_combout\ = 
-- (\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~9_combout\) # 
-- ((\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]~regout\,
	datad => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~9_combout\,
	combout => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~10_combout\);

-- Location: LCFF_X31_Y19_N11
\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~10_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]~regout\);

-- Location: LCCOMB_X32_Y19_N22
\cpu_data_master_translator|cpu_data_master_translator|av_waitrequest~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_data_master_translator|cpu_data_master_translator|av_waitrequest~3_combout\ = (\uart_s1_translator|uart_s1_translator|read_latency_shift_reg\(0) & 
-- ((\uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~regout\) # ((\rsp_xbar_demux_001|src0_valid~combout\ & 
-- \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]~regout\)))) # (!\uart_s1_translator|uart_s1_translator|read_latency_shift_reg\(0) & 
-- (\rsp_xbar_demux_001|src0_valid~combout\ & ((\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_s1_translator|uart_s1_translator|read_latency_shift_reg\(0),
	datab => \rsp_xbar_demux_001|src0_valid~combout\,
	datac => \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~regout\,
	datad => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]~regout\,
	combout => \cpu_data_master_translator|cpu_data_master_translator|av_waitrequest~3_combout\);

-- Location: LCCOMB_X30_Y19_N2
\cpu_data_master_translator|cpu_data_master_translator|av_waitrequest~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_data_master_translator|cpu_data_master_translator|av_waitrequest~5_combout\ = (\cpu|d_read~regout\ & ((\cpu_data_master_translator|cpu_data_master_translator|av_waitrequest~4_combout\) # 
-- ((\cpu_data_master_translator|cpu_data_master_translator|av_waitrequest~3_combout\) # (\cpu_data_master_translator|cpu_data_master_translator|av_waitrequest~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|d_read~regout\,
	datab => \cpu_data_master_translator|cpu_data_master_translator|av_waitrequest~4_combout\,
	datac => \cpu_data_master_translator|cpu_data_master_translator|av_waitrequest~3_combout\,
	datad => \cpu_data_master_translator|cpu_data_master_translator|av_waitrequest~2_combout\,
	combout => \cpu_data_master_translator|cpu_data_master_translator|av_waitrequest~5_combout\);

-- Location: LCCOMB_X30_Y19_N6
\cpu|d_read_nxt\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|d_read_nxt~combout\ = (\cpu_data_master_translator|cpu_data_master_translator|av_waitrequest~5_combout\) # ((\cpu|E_new_inst~regout\ & \cpu|R_ctrl_ld~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_new_inst~regout\,
	datab => \cpu|R_ctrl_ld~regout\,
	datad => \cpu_data_master_translator|cpu_data_master_translator|av_waitrequest~5_combout\,
	combout => \cpu|d_read_nxt~combout\);

-- Location: LCFF_X30_Y19_N7
\cpu|d_read\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|d_read_nxt~combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|d_read~regout\);

-- Location: LCCOMB_X30_Y19_N18
\uart|the_HostSystem_uart_rx|rx_rd_strobe_onset~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_rx|rx_rd_strobe_onset~0_combout\ = (!\cpu_data_master_translator|cpu_data_master_translator|read_accepted~regout\ & \cpu|d_read~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_data_master_translator|cpu_data_master_translator|read_accepted~regout\,
	datad => \cpu|d_read~regout\,
	combout => \uart|the_HostSystem_uart_rx|rx_rd_strobe_onset~0_combout\);

-- Location: LCCOMB_X32_Y18_N14
\uart_s1_translator|uart_s1_translator|read_latency_shift_reg~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_s1_translator|uart_s1_translator|read_latency_shift_reg~0_combout\ = (\addr_router|Equal1~2_combout\ & (\uart|the_HostSystem_uart_rx|rx_rd_strobe_onset~0_combout\ & (!\uart_s1_translator|uart_s1_translator|uav_waitrequest~0_combout\ & 
-- !\uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr_router|Equal1~2_combout\,
	datab => \uart|the_HostSystem_uart_rx|rx_rd_strobe_onset~0_combout\,
	datac => \uart_s1_translator|uart_s1_translator|uav_waitrequest~0_combout\,
	datad => \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \uart_s1_translator|uart_s1_translator|read_latency_shift_reg~0_combout\);

-- Location: LCFF_X32_Y18_N13
\uart_s1_translator|uart_s1_translator|read_latency_shift_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \uart_s1_translator|uart_s1_translator|read_latency_shift_reg~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_s1_translator|uart_s1_translator|read_latency_shift_reg\(0));

-- Location: LCFF_X30_Y19_N27
\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][35]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~9_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][35]~regout\);

-- Location: LCCOMB_X30_Y19_N26
\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~9_combout\ = 
-- (\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][35]~regout\)))) # 
-- (!\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (!\cpu_data_master_translator|cpu_data_master_translator|write_accepted~regout\ & 
-- (\cpu|the_HostSystem_cpu_test_bench|d_write~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_data_master_translator|cpu_data_master_translator|write_accepted~regout\,
	datab => \cpu|the_HostSystem_cpu_test_bench|d_write~regout\,
	datac => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][35]~regout\,
	datad => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~9_combout\);

-- Location: LCFF_X30_Y19_N9
\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][35]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~9_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][35]~regout\);

-- Location: LCCOMB_X30_Y19_N8
\cpu_data_master_translator|cpu_data_master_translator|av_waitrequest~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_data_master_translator|cpu_data_master_translator|av_waitrequest~4_combout\ = (\width_adapter_003|width_adapter_003|out_valid~0_combout\ & 
-- (((\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][35]~regout\)))) # (!\width_adapter_003|width_adapter_003|out_valid~0_combout\ & 
-- (!\rsp_xbar_demux_001|src0_valid~combout\ & (!\uart_s1_translator|uart_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_demux_001|src0_valid~combout\,
	datab => \uart_s1_translator|uart_s1_translator|read_latency_shift_reg\(0),
	datac => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][35]~regout\,
	datad => \width_adapter_003|width_adapter_003|out_valid~0_combout\,
	combout => \cpu_data_master_translator|cpu_data_master_translator|av_waitrequest~4_combout\);

-- Location: LCCOMB_X30_Y19_N28
\cpu|av_ld_aligning_data_nxt~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_ld_aligning_data_nxt~1_combout\ = (\cpu|d_read~regout\ & (!\cpu_data_master_translator|cpu_data_master_translator|av_waitrequest~4_combout\ & (!\cpu_data_master_translator|cpu_data_master_translator|av_waitrequest~3_combout\ & 
-- !\cpu_data_master_translator|cpu_data_master_translator|av_waitrequest~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|d_read~regout\,
	datab => \cpu_data_master_translator|cpu_data_master_translator|av_waitrequest~4_combout\,
	datac => \cpu_data_master_translator|cpu_data_master_translator|av_waitrequest~3_combout\,
	datad => \cpu_data_master_translator|cpu_data_master_translator|av_waitrequest~2_combout\,
	combout => \cpu|av_ld_aligning_data_nxt~1_combout\);

-- Location: LCCOMB_X30_Y16_N30
\cpu|av_ld_align_cycle_nxt[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_ld_align_cycle_nxt[0]~0_combout\ = (!\cpu|av_ld_align_cycle\(0) & !\cpu|av_ld_aligning_data_nxt~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu|av_ld_align_cycle\(0),
	datad => \cpu|av_ld_aligning_data_nxt~1_combout\,
	combout => \cpu|av_ld_align_cycle_nxt[0]~0_combout\);

-- Location: LCFF_X30_Y16_N31
\cpu|av_ld_align_cycle[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|av_ld_align_cycle_nxt[0]~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|av_ld_align_cycle\(0));

-- Location: LCCOMB_X29_Y16_N30
\cpu|av_ld_align_cycle_nxt[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_ld_align_cycle_nxt[1]~1_combout\ = (!\cpu|av_ld_aligning_data_nxt~1_combout\ & (\cpu|av_ld_align_cycle\(0) $ (\cpu|av_ld_align_cycle\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|av_ld_align_cycle\(0),
	datac => \cpu|av_ld_align_cycle\(1),
	datad => \cpu|av_ld_aligning_data_nxt~1_combout\,
	combout => \cpu|av_ld_align_cycle_nxt[1]~1_combout\);

-- Location: LCFF_X29_Y16_N31
\cpu|av_ld_align_cycle[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|av_ld_align_cycle_nxt[1]~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|av_ld_align_cycle\(1));

-- Location: LCCOMB_X29_Y16_N24
\cpu|av_ld_aligning_data_nxt~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_ld_aligning_data_nxt~0_combout\ = (\cpu|av_ld_align_cycle\(0) $ (((\cpu|D_iw\(4)) # (!\cpu|D_iw\(3))))) # (!\cpu|av_ld_align_cycle\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(4),
	datab => \cpu|av_ld_align_cycle\(0),
	datac => \cpu|av_ld_align_cycle\(1),
	datad => \cpu|D_iw\(3),
	combout => \cpu|av_ld_aligning_data_nxt~0_combout\);

-- Location: LCCOMB_X30_Y19_N30
\cpu|av_ld_aligning_data_nxt~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_ld_aligning_data_nxt~2_combout\ = (\cpu|av_ld_aligning_data~regout\ & (((\cpu|av_ld_aligning_data_nxt~0_combout\)))) # (!\cpu|av_ld_aligning_data~regout\ & (!\cpu|D_iw\(4) & ((\cpu|av_ld_aligning_data_nxt~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(4),
	datab => \cpu|av_ld_aligning_data_nxt~0_combout\,
	datac => \cpu|av_ld_aligning_data~regout\,
	datad => \cpu|av_ld_aligning_data_nxt~1_combout\,
	combout => \cpu|av_ld_aligning_data_nxt~2_combout\);

-- Location: LCFF_X30_Y19_N31
\cpu|av_ld_aligning_data\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|av_ld_aligning_data_nxt~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|av_ld_aligning_data~regout\);

-- Location: LCCOMB_X27_Y20_N10
\rsp_xbar_mux|src_payload~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux|src_payload~25_combout\ = (!\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][109]~regout\ & 
-- (\memory_s1_translator|memory_s1_translator|read_latency_shift_reg\(0) & \width_adapter_001|width_adapter_001|out_data\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][109]~regout\,
	datab => \memory_s1_translator|memory_s1_translator|read_latency_shift_reg\(0),
	datac => \width_adapter_001|width_adapter_001|out_data\(23),
	combout => \rsp_xbar_mux|src_payload~25_combout\);

-- Location: LCCOMB_X27_Y20_N24
\cpu|av_ld_byte2_data[7]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte2_data[7]~1_combout\ = (\cpu|av_ld_aligning_data~regout\ & (\cpu|av_fill_bit~1_combout\)) # (!\cpu|av_ld_aligning_data~regout\ & ((\rsp_xbar_mux|src_payload~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|av_fill_bit~1_combout\,
	datab => \cpu|av_ld_aligning_data~regout\,
	datad => \rsp_xbar_mux|src_payload~25_combout\,
	combout => \cpu|av_ld_byte2_data[7]~1_combout\);

-- Location: LCCOMB_X16_Y20_N20
\cpu|av_ld_byte3_data_nxt~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte3_data_nxt~9_combout\ = (\cpu|av_ld_aligning_data~regout\ & (((\cpu|av_fill_bit~1_combout\)))) # (!\cpu|av_ld_aligning_data~regout\ & (\rsp_xbar_demux_001|src0_valid~combout\ & ((\width_adapter_001|width_adapter_001|out_data\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_demux_001|src0_valid~combout\,
	datab => \cpu|av_fill_bit~1_combout\,
	datac => \cpu|av_ld_aligning_data~regout\,
	datad => \width_adapter_001|width_adapter_001|out_data\(31),
	combout => \cpu|av_ld_byte3_data_nxt~9_combout\);

-- Location: LCFF_X16_Y20_N21
\cpu|av_ld_byte3_data[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|av_ld_byte3_data_nxt~9_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|av_ld_byte3_data\(7));

-- Location: LCFF_X27_Y20_N25
\cpu|av_ld_byte2_data[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|av_ld_byte2_data[7]~1_combout\,
	sdata => \cpu|av_ld_byte3_data\(7),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|av_ld_byte2_data\(7));

-- Location: LCFF_X28_Y19_N21
\cpu|av_ld_byte1_data[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|av_ld_byte1_data[7]~1_combout\,
	sdata => \cpu|av_ld_byte2_data\(7),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|ALT_INV_av_ld_rshift8~1_combout\,
	ena => \cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|av_ld_byte1_data\(7));

-- Location: LCCOMB_X22_Y19_N2
\cpu|av_fill_bit~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_fill_bit~0_combout\ = (\cpu|D_iw\(4) & (\cpu|av_ld_byte0_data\(7))) # (!\cpu|D_iw\(4) & ((\cpu|D_iw\(3) & ((\cpu|av_ld_byte1_data\(7)))) # (!\cpu|D_iw\(3) & (\cpu|av_ld_byte0_data\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|av_ld_byte0_data\(7),
	datab => \cpu|D_iw\(4),
	datac => \cpu|D_iw\(3),
	datad => \cpu|av_ld_byte1_data\(7),
	combout => \cpu|av_fill_bit~0_combout\);

-- Location: LCCOMB_X22_Y19_N8
\cpu|av_fill_bit~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_fill_bit~1_combout\ = (\cpu|av_fill_bit~0_combout\ & \cpu|R_ctrl_ld_signed~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|av_fill_bit~0_combout\,
	datad => \cpu|R_ctrl_ld_signed~regout\,
	combout => \cpu|av_fill_bit~1_combout\);

-- Location: LCCOMB_X22_Y19_N12
\rsp_xbar_mux|src_data[11]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux|src_data[11]~4_combout\ = (\width_adapter_003|width_adapter_003|data_reg~2_combout\ & ((\width_adapter_003|width_adapter_003|out_valid~0_combout\) # ((\rsp_xbar_demux_001|src0_valid~combout\ & 
-- \width_adapter_001|width_adapter_001|out_data\(11))))) # (!\width_adapter_003|width_adapter_003|data_reg~2_combout\ & (\rsp_xbar_demux_001|src0_valid~combout\ & ((\width_adapter_001|width_adapter_001|out_data\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \width_adapter_003|width_adapter_003|data_reg~2_combout\,
	datab => \rsp_xbar_demux_001|src0_valid~combout\,
	datac => \width_adapter_003|width_adapter_003|out_valid~0_combout\,
	datad => \width_adapter_001|width_adapter_001|out_data\(11),
	combout => \rsp_xbar_mux|src_data[11]~4_combout\);

-- Location: LCCOMB_X22_Y19_N14
\cpu|av_ld_byte1_data[3]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte1_data[3]~5_combout\ = (\cpu|av_ld_aligning_data~regout\ & (\cpu|av_fill_bit~1_combout\)) # (!\cpu|av_ld_aligning_data~regout\ & ((\rsp_xbar_mux|src_data[11]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|av_ld_aligning_data~regout\,
	datab => \cpu|av_fill_bit~1_combout\,
	datad => \rsp_xbar_mux|src_data[11]~4_combout\,
	combout => \cpu|av_ld_byte1_data[3]~5_combout\);

-- Location: LCFF_X22_Y19_N15
\cpu|av_ld_byte1_data[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|av_ld_byte1_data[3]~5_combout\,
	sdata => \cpu|av_ld_byte2_data\(3),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|ALT_INV_av_ld_rshift8~1_combout\,
	ena => \cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|av_ld_byte1_data\(3));

-- Location: LCCOMB_X24_Y20_N4
\width_adapter_003|width_adapter_003|data_reg~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter_003|width_adapter_003|data_reg~5_combout\ = (!\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~regout\ & 
-- (!\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- ((\countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre\(3)) # (\width_adapter_003|width_adapter_003|data_reg\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre\(3),
	datab => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~regout\,
	datac => \width_adapter_003|width_adapter_003|data_reg\(3),
	datad => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \width_adapter_003|width_adapter_003|data_reg~5_combout\);

-- Location: LCFF_X24_Y20_N5
\width_adapter_003|width_adapter_003|data_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \width_adapter_003|width_adapter_003|data_reg~5_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter_003|width_adapter_003|data_reg\(3));

-- Location: LCCOMB_X22_Y17_N12
\countbits_0|contador_bits_0|Add2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \countbits_0|contador_bits_0|Add2~0_combout\ = (\countbits_0|contador_interno|Q_tmp\(5) & ((\countbits_0|contador_interno|Q_tmp\(3)) # (\countbits_0|contador_interno|Q_tmp\(4)))) # (!\countbits_0|contador_interno|Q_tmp\(5) & 
-- (\countbits_0|contador_interno|Q_tmp\(3) & \countbits_0|contador_interno|Q_tmp\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \countbits_0|contador_interno|Q_tmp\(5),
	datac => \countbits_0|contador_interno|Q_tmp\(3),
	datad => \countbits_0|contador_interno|Q_tmp\(4),
	combout => \countbits_0|contador_bits_0|Add2~0_combout\);

-- Location: LCCOMB_X22_Y20_N8
\countbits_0|contador_bits_0|Add4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \countbits_0|contador_bits_0|Add4~1_combout\ = (\countbits_0|contador_bits_0|Add1~0_combout\ & (!\countbits_0|contador_bits_1|Add2~0_combout\ & (!\countbits_0|contador_bits_1|Add1~0_combout\ & !\countbits_0|contador_bits_0|Add2~0_combout\))) # 
-- (!\countbits_0|contador_bits_0|Add1~0_combout\ & (((!\countbits_0|contador_bits_1|Add2~0_combout\ & !\countbits_0|contador_bits_1|Add1~0_combout\)) # (!\countbits_0|contador_bits_0|Add2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \countbits_0|contador_bits_1|Add2~0_combout\,
	datab => \countbits_0|contador_bits_0|Add1~0_combout\,
	datac => \countbits_0|contador_bits_1|Add1~0_combout\,
	datad => \countbits_0|contador_bits_0|Add2~0_combout\,
	combout => \countbits_0|contador_bits_0|Add4~1_combout\);

-- Location: LCCOMB_X22_Y20_N26
\countbits_0|contador_bits_0|Add4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \countbits_0|contador_bits_0|Add4~0_combout\ = \countbits_0|contador_bits_0|Add1~0_combout\ $ (\countbits_0|contador_bits_0|Add2~0_combout\ $ (((\countbits_0|contador_bits_1|Add2~0_combout\) # (\countbits_0|contador_bits_1|Add1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100100110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \countbits_0|contador_bits_1|Add2~0_combout\,
	datab => \countbits_0|contador_bits_0|Add1~0_combout\,
	datac => \countbits_0|contador_bits_1|Add1~0_combout\,
	datad => \countbits_0|contador_bits_0|Add2~0_combout\,
	combout => \countbits_0|contador_bits_0|Add4~0_combout\);

-- Location: LCCOMB_X22_Y20_N10
\countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre[0]~5_cout\ = CARRY(!\countbits_0|contador_interno|Q_tmp\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \countbits_0|contador_interno|Q_tmp\(7),
	datad => VCC,
	cout => \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre[0]~5_cout\);

-- Location: LCCOMB_X22_Y20_N12
\countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre[0]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre[0]~6_combout\ = (\countbits_0|contador_bits_1|Add4~4_combout\ & ((\countbits_0|contador_interno|Q_tmp\(6) & 
-- (!\countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre[0]~5_cout\)) # (!\countbits_0|contador_interno|Q_tmp\(6) & 
-- (\countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre[0]~5_cout\ & VCC)))) # (!\countbits_0|contador_bits_1|Add4~4_combout\ & ((\countbits_0|contador_interno|Q_tmp\(6) & 
-- ((\countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre[0]~5_cout\) # (GND))) # (!\countbits_0|contador_interno|Q_tmp\(6) & 
-- (!\countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre[0]~5_cout\))))
-- \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre[0]~7\ = CARRY((\countbits_0|contador_bits_1|Add4~4_combout\ & (\countbits_0|contador_interno|Q_tmp\(6) & 
-- !\countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre[0]~5_cout\)) # (!\countbits_0|contador_bits_1|Add4~4_combout\ & ((\countbits_0|contador_interno|Q_tmp\(6)) # 
-- (!\countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre[0]~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \countbits_0|contador_bits_1|Add4~4_combout\,
	datab => \countbits_0|contador_interno|Q_tmp\(6),
	datad => VCC,
	cin => \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre[0]~5_cout\,
	combout => \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre[0]~6_combout\,
	cout => \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre[0]~7\);

-- Location: LCCOMB_X22_Y20_N18
\countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre[3]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre[3]~12_combout\ = !\countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre[2]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre[2]~11\,
	combout => \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre[3]~12_combout\);

-- Location: LCCOMB_X22_Y20_N30
\countbits_0|contador_bits_1|Add5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \countbits_0|contador_bits_1|Add5~4_combout\ = (\countbits_0|contador_bits_0|Add2~0_combout\ & (\countbits_0|contador_bits_0|Add1~0_combout\ & (\countbits_0|contador_bits_1|Add4~5_combout\ & \countbits_0|contador_bits_1|Add5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \countbits_0|contador_bits_0|Add2~0_combout\,
	datab => \countbits_0|contador_bits_0|Add1~0_combout\,
	datac => \countbits_0|contador_bits_1|Add4~5_combout\,
	datad => \countbits_0|contador_bits_1|Add5~0_combout\,
	combout => \countbits_0|contador_bits_1|Add5~4_combout\);

-- Location: LCFF_X22_Y20_N19
\countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre[3]~12_combout\,
	sdata => \countbits_0|contador_bits_1|Add5~4_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \countbits_0|read_bus~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre\(3));

-- Location: LCCOMB_X24_Y20_N26
\cpu|av_ld_byte0_data_nxt[3]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte0_data_nxt[3]~18_combout\ = (\width_adapter_003|width_adapter_003|out_valid~0_combout\ & ((\width_adapter_003|width_adapter_003|data_reg\(3)) # 
-- ((\countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre\(3) & 
-- !\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \width_adapter_003|width_adapter_003|out_valid~0_combout\,
	datab => \width_adapter_003|width_adapter_003|data_reg\(3),
	datac => \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre\(3),
	datad => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \cpu|av_ld_byte0_data_nxt[3]~18_combout\);

-- Location: LCCOMB_X27_Y18_N30
\cpu|av_ld_byte0_data_nxt[3]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte0_data_nxt[3]~19_combout\ = (\uart_s1_translator|uart_s1_translator|av_readdata_pre\(3) & ((\uart_s1_translator|uart_s1_translator|read_latency_shift_reg\(0)) # ((\width_adapter_001|width_adapter_001|out_data\(3) & 
-- \rsp_xbar_demux_001|src0_valid~combout\)))) # (!\uart_s1_translator|uart_s1_translator|av_readdata_pre\(3) & (((\width_adapter_001|width_adapter_001|out_data\(3) & \rsp_xbar_demux_001|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_s1_translator|uart_s1_translator|av_readdata_pre\(3),
	datab => \uart_s1_translator|uart_s1_translator|read_latency_shift_reg\(0),
	datac => \width_adapter_001|width_adapter_001|out_data\(3),
	datad => \rsp_xbar_demux_001|src0_valid~combout\,
	combout => \cpu|av_ld_byte0_data_nxt[3]~19_combout\);

-- Location: LCCOMB_X27_Y18_N18
\cpu|av_ld_byte0_data_nxt[3]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte0_data_nxt[3]~20_combout\ = (\cpu|av_ld_rshift8~1_combout\ & (((\cpu|av_ld_byte0_data_nxt[3]~18_combout\) # (\cpu|av_ld_byte0_data_nxt[3]~19_combout\)))) # (!\cpu|av_ld_rshift8~1_combout\ & (\cpu|av_ld_byte1_data\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|av_ld_rshift8~1_combout\,
	datab => \cpu|av_ld_byte1_data\(3),
	datac => \cpu|av_ld_byte0_data_nxt[3]~18_combout\,
	datad => \cpu|av_ld_byte0_data_nxt[3]~19_combout\,
	combout => \cpu|av_ld_byte0_data_nxt[3]~20_combout\);

-- Location: LCFF_X27_Y18_N19
\cpu|av_ld_byte0_data[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|av_ld_byte0_data_nxt[3]~20_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu|av_ld_byte0_data[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|av_ld_byte0_data\(3));

-- Location: LCCOMB_X27_Y18_N0
\cpu|W_rf_wr_data[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_rf_wr_data[3]~6_combout\ = (\cpu|R_ctrl_ld~regout\ & (((\cpu|av_ld_byte0_data\(3))))) # (!\cpu|R_ctrl_ld~regout\ & (!\cpu|E_alu_result~36_combout\ & ((\cpu|W_alu_result\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_alu_result~36_combout\,
	datab => \cpu|av_ld_byte0_data\(3),
	datac => \cpu|R_ctrl_ld~regout\,
	datad => \cpu|W_alu_result\(3),
	combout => \cpu|W_rf_wr_data[3]~6_combout\);

-- Location: LCCOMB_X28_Y16_N30
\cpu|R_src2_lo[11]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|R_src2_lo[11]~9_combout\ = (!\cpu|R_src2_lo~0_combout\ & ((\cpu|R_src2_use_imm~regout\ & (\cpu|D_iw\(17))) # (!\cpu|R_src2_use_imm~regout\ & ((\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_src2_use_imm~regout\,
	datab => \cpu|R_src2_lo~0_combout\,
	datac => \cpu|D_iw\(17),
	datad => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(11),
	combout => \cpu|R_src2_lo[11]~9_combout\);

-- Location: LCFF_X28_Y16_N31
\cpu|E_src2[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|R_src2_lo[11]~9_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src2\(11));

-- Location: LCCOMB_X29_Y17_N2
\cpu|F_pc[9]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|F_pc[9]~7_combout\ = (\cpu|E_alu_sub~regout\ & ((\cpu|Add1~22_combout\))) # (!\cpu|E_alu_sub~regout\ & (\cpu|Add2~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_alu_sub~regout\,
	datab => \cpu|Add2~22_combout\,
	datad => \cpu|Add1~22_combout\,
	combout => \cpu|F_pc[9]~7_combout\);

-- Location: LCCOMB_X29_Y18_N14
\cpu|W_alu_result[11]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_alu_result[11]~5_combout\ = (\cpu|R_ctrl_logic~regout\ & (\cpu|E_logic_result[11]~6_combout\)) # (!\cpu|R_ctrl_logic~regout\ & ((\cpu|F_pc[9]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_logic_result[11]~6_combout\,
	datab => \cpu|R_ctrl_logic~regout\,
	datad => \cpu|F_pc[9]~7_combout\,
	combout => \cpu|W_alu_result[11]~5_combout\);

-- Location: LCFF_X29_Y18_N15
\cpu|W_alu_result[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|W_alu_result[11]~5_combout\,
	sdata => \cpu|E_shift_rot_result\(11),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu|E_alu_result~36_combout\,
	sload => \cpu|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|W_alu_result\(11));

-- Location: LCCOMB_X27_Y17_N26
\cmd_xbar_mux_001|src_data[47]\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_data\(47) = (\cpu|F_pc\(9) & ((\cmd_xbar_mux_001|saved_grant\(1)) # ((\cmd_xbar_mux_001|saved_grant\(0) & \cpu|W_alu_result\(11))))) # (!\cpu|F_pc\(9) & (\cmd_xbar_mux_001|saved_grant\(0) & ((\cpu|W_alu_result\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|F_pc\(9),
	datab => \cmd_xbar_mux_001|saved_grant\(0),
	datac => \cmd_xbar_mux_001|saved_grant\(1),
	datad => \cpu|W_alu_result\(11),
	combout => \cmd_xbar_mux_001|src_data\(47));

-- Location: LCCOMB_X20_Y16_N10
\width_adapter|width_adapter|ShiftLeft2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|ShiftLeft2~6_combout\ = (\cmd_xbar_mux_001|saved_grant\(0) & (\cpu|d_writedata\(25) & \cmd_xbar_mux_001|src_data\(38)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|saved_grant\(0),
	datab => \cpu|d_writedata\(25),
	datac => \cmd_xbar_mux_001|src_data\(38),
	combout => \width_adapter|width_adapter|ShiftLeft2~6_combout\);

-- Location: LCCOMB_X20_Y16_N0
\width_adapter|width_adapter|ShiftLeft2~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|ShiftLeft2~7_combout\ = (\cmd_xbar_mux_001|saved_grant\(0) & (\cpu|d_writedata\(26) & \cmd_xbar_mux_001|src_data\(38)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|saved_grant\(0),
	datab => \cpu|d_writedata\(26),
	datac => \cmd_xbar_mux_001|src_data\(38),
	combout => \width_adapter|width_adapter|ShiftLeft2~7_combout\);

-- Location: LCFF_X25_Y14_N19
\cpu|d_writedata[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|d_writedata[27]~6_combout\,
	sdata => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(27),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|d_writedata\(27));

-- Location: LCCOMB_X20_Y16_N22
\width_adapter|width_adapter|ShiftLeft2~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|ShiftLeft2~27_combout\ = (\cmd_xbar_mux_001|saved_grant\(0) & (\cmd_xbar_mux_001|src_data\(38) & \cpu|d_writedata\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|saved_grant\(0),
	datac => \cmd_xbar_mux_001|src_data\(38),
	datad => \cpu|d_writedata\(27),
	combout => \width_adapter|width_adapter|ShiftLeft2~27_combout\);

-- Location: M4K_X13_Y16
\memory|the_altsyncram|auto_generated|ram_block1a56\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "HostSystem_memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 4,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 56,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 64,
	port_a_write_enable_clear => "none",
	port_b_address_width => 10,
	port_b_data_width => 4,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \memory|wren~0_combout\,
	clk0 => \clk_clk~clkctrl_outclk\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a56_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a56_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a56_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus\);

-- Location: LCCOMB_X25_Y17_N22
\width_adapter|width_adapter|data_reg~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|data_reg~70_combout\ = (!\cmd_xbar_mux_001|saved_grant\(0) & (!\cmd_xbar_mux_001|saved_grant\(1) & \width_adapter|width_adapter|out_data\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|saved_grant\(0),
	datac => \cmd_xbar_mux_001|saved_grant\(1),
	datad => \width_adapter|width_adapter|out_data\(25),
	combout => \width_adapter|width_adapter|data_reg~70_combout\);

-- Location: LCFF_X25_Y17_N23
\width_adapter|width_adapter|data_reg[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \width_adapter|width_adapter|data_reg~70_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \width_adapter|width_adapter|always8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter|width_adapter|data_reg\(25));

-- Location: LCCOMB_X25_Y17_N8
\width_adapter|width_adapter|out_data[25]\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|out_data\(25) = (\width_adapter|width_adapter|data_reg\(25)) # ((\cpu|d_writedata\(25) & (!\cmd_xbar_mux_001|src_data\(38) & \cmd_xbar_mux_001|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|d_writedata\(25),
	datab => \width_adapter|width_adapter|data_reg\(25),
	datac => \cmd_xbar_mux_001|src_data\(38),
	datad => \cmd_xbar_mux_001|saved_grant\(0),
	combout => \width_adapter|width_adapter|out_data\(25));

-- Location: LCCOMB_X20_Y17_N26
\width_adapter|width_adapter|out_data[26]\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|out_data\(26) = (\width_adapter|width_adapter|data_reg\(26)) # ((!\cmd_xbar_mux_001|src_data\(38) & (\cpu|d_writedata\(26) & \cmd_xbar_mux_001|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \width_adapter|width_adapter|data_reg\(26),
	datab => \cmd_xbar_mux_001|src_data\(38),
	datac => \cpu|d_writedata\(26),
	datad => \cmd_xbar_mux_001|saved_grant\(0),
	combout => \width_adapter|width_adapter|out_data\(26));

-- Location: LCCOMB_X20_Y17_N22
\width_adapter|width_adapter|out_data[27]\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|out_data\(27) = (\width_adapter|width_adapter|data_reg\(27)) # ((\cpu|d_writedata\(27) & (!\cmd_xbar_mux_001|src_data\(38) & \cmd_xbar_mux_001|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \width_adapter|width_adapter|data_reg\(27),
	datab => \cpu|d_writedata\(27),
	datac => \cmd_xbar_mux_001|src_data\(38),
	datad => \cmd_xbar_mux_001|saved_grant\(0),
	combout => \width_adapter|width_adapter|out_data\(27));

-- Location: M4K_X13_Y17
\memory|the_altsyncram|auto_generated|ram_block1a24\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "HostSystem_memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 4,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 64,
	port_a_write_enable_clear => "none",
	port_b_address_width => 10,
	port_b_data_width => 4,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \memory|wren~0_combout\,
	clk0 => \clk_clk~clkctrl_outclk\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a24_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a24_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\);

-- Location: LCCOMB_X14_Y17_N10
\width_adapter_001|width_adapter_001|out_data[27]\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter_001|width_adapter_001|out_data\(27) = (\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]~regout\ & ((\memory|the_altsyncram|auto_generated|q_a\(59)) # 
-- ((\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]~regout\ & \memory|the_altsyncram|auto_generated|q_a\(27))))) # 
-- (!\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]~regout\ & 
-- (\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]~regout\ & ((\memory|the_altsyncram|auto_generated|q_a\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]~regout\,
	datab => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]~regout\,
	datac => \memory|the_altsyncram|auto_generated|q_a\(59),
	datad => \memory|the_altsyncram|auto_generated|q_a\(27),
	combout => \width_adapter_001|width_adapter_001|out_data\(27));

-- Location: LCFF_X14_Y17_N11
\cpu|D_iw[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \width_adapter_001|width_adapter_001|out_data\(27),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|D_iw\(27));

-- Location: LCCOMB_X30_Y13_N0
\cpu|E_src1[10]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_src1[10]~6_combout\ = (\cpu|R_src1~40_combout\ & ((\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(10)))) # (!\cpu|R_src1~40_combout\ & (\cpu|D_iw\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(14),
	datab => \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(10),
	datad => \cpu|R_src1~40_combout\,
	combout => \cpu|E_src1[10]~6_combout\);

-- Location: LCFF_X30_Y13_N1
\cpu|E_src1[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_src1[10]~6_combout\,
	sdata => \cpu|F_pc_plus_one[8]~16_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|R_src1~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src1\(10));

-- Location: LCCOMB_X29_Y17_N4
\cpu|F_pc[8]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|F_pc[8]~6_combout\ = (\cpu|E_alu_sub~regout\ & ((\cpu|Add1~20_combout\))) # (!\cpu|E_alu_sub~regout\ & (\cpu|Add2~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_alu_sub~regout\,
	datab => \cpu|Add2~20_combout\,
	datad => \cpu|Add1~20_combout\,
	combout => \cpu|F_pc[8]~6_combout\);

-- Location: LCCOMB_X28_Y18_N16
\cpu|W_alu_result[10]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_alu_result[10]~6_combout\ = (\cpu|R_ctrl_logic~regout\ & (\cpu|E_logic_result[10]~7_combout\)) # (!\cpu|R_ctrl_logic~regout\ & ((\cpu|F_pc[8]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_logic_result[10]~7_combout\,
	datab => \cpu|R_ctrl_logic~regout\,
	datad => \cpu|F_pc[8]~6_combout\,
	combout => \cpu|W_alu_result[10]~6_combout\);

-- Location: LCFF_X28_Y18_N17
\cpu|W_alu_result[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|W_alu_result[10]~6_combout\,
	sdata => \cpu|E_shift_rot_result\(10),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu|E_alu_result~36_combout\,
	sload => \cpu|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|W_alu_result\(10));

-- Location: LCCOMB_X27_Y18_N20
\cmd_xbar_mux_001|src_data[46]\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_data\(46) = (\cpu|F_pc\(8) & ((\cmd_xbar_mux_001|saved_grant\(1)) # ((\cmd_xbar_mux_001|saved_grant\(0) & \cpu|W_alu_result\(10))))) # (!\cpu|F_pc\(8) & (\cmd_xbar_mux_001|saved_grant\(0) & (\cpu|W_alu_result\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|F_pc\(8),
	datab => \cmd_xbar_mux_001|saved_grant\(0),
	datac => \cpu|W_alu_result\(10),
	datad => \cmd_xbar_mux_001|saved_grant\(1),
	combout => \cmd_xbar_mux_001|src_data\(46));

-- Location: LCCOMB_X21_Y19_N12
\width_adapter_001|width_adapter_001|out_data[11]\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter_001|width_adapter_001|out_data\(11) = (\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]~regout\ & ((\memory|the_altsyncram|auto_generated|q_a\(43)) # 
-- ((\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]~regout\ & \memory|the_altsyncram|auto_generated|q_a\(11))))) # 
-- (!\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]~regout\ & 
-- (\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]~regout\ & ((\memory|the_altsyncram|auto_generated|q_a\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]~regout\,
	datab => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]~regout\,
	datac => \memory|the_altsyncram|auto_generated|q_a\(43),
	datad => \memory|the_altsyncram|auto_generated|q_a\(11),
	combout => \width_adapter_001|width_adapter_001|out_data\(11));

-- Location: LCCOMB_X21_Y19_N24
\cpu|D_iw[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_iw[11]~feeder_combout\ = \width_adapter_001|width_adapter_001|out_data\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \width_adapter_001|width_adapter_001|out_data\(11),
	combout => \cpu|D_iw[11]~feeder_combout\);

-- Location: LCFF_X21_Y19_N25
\cpu|D_iw[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|D_iw[11]~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|D_iw\(11));

-- Location: LCCOMB_X24_Y17_N14
\cpu|D_ctrl_retaddr~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_retaddr~0_combout\ = (!\cpu|D_iw\(2) & (\cpu|D_iw\(13) & (\cpu|Equal2~0_combout\ & \cpu|D_iw\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(2),
	datab => \cpu|D_iw\(13),
	datac => \cpu|Equal2~0_combout\,
	datad => \cpu|D_iw\(5),
	combout => \cpu|D_ctrl_retaddr~0_combout\);

-- Location: LCCOMB_X24_Y18_N4
\cpu|Equal2~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Equal2~8_combout\ = (\cpu|D_iw\(12) & (!\cpu|D_iw\(11) & (\cpu|D_ctrl_retaddr~0_combout\ & !\cpu|D_iw\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(12),
	datab => \cpu|D_iw\(11),
	datac => \cpu|D_ctrl_retaddr~0_combout\,
	datad => \cpu|D_iw\(16),
	combout => \cpu|Equal2~8_combout\);

-- Location: LCCOMB_X25_Y18_N18
\cpu|D_ctrl_logic~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_logic~8_combout\ = (\cpu|Equal2~8_combout\) # ((\cpu|D_iw\(2) & ((\cpu|Equal2~4_combout\) # (!\cpu|D_ctrl_logic~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Equal2~4_combout\,
	datab => \cpu|D_iw\(2),
	datac => \cpu|Equal2~8_combout\,
	datad => \cpu|D_ctrl_logic~9_combout\,
	combout => \cpu|D_ctrl_logic~8_combout\);

-- Location: LCFF_X25_Y18_N19
\cpu|R_ctrl_logic\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|D_ctrl_logic~8_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|R_ctrl_logic~regout\);

-- Location: LCCOMB_X28_Y18_N4
\cpu|W_alu_result[1]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_alu_result[1]~12_combout\ = (\cpu|R_ctrl_logic~regout\ & (\cpu|E_logic_result[1]~13_combout\)) # (!\cpu|R_ctrl_logic~regout\ & ((\cpu|E_arith_result[1]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_logic_result[1]~13_combout\,
	datab => \cpu|R_ctrl_logic~regout\,
	datad => \cpu|E_arith_result[1]~4_combout\,
	combout => \cpu|W_alu_result[1]~12_combout\);

-- Location: LCFF_X28_Y18_N5
\cpu|W_alu_result[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|W_alu_result[1]~12_combout\,
	sdata => \cpu|E_shift_rot_result\(1),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu|E_alu_result~36_combout\,
	sload => \cpu|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|W_alu_result\(1));

-- Location: LCCOMB_X25_Y16_N28
\cpu|W_rf_wr_data[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_rf_wr_data[1]~0_combout\ = (\cpu|R_ctrl_ld~regout\ & (\cpu|av_ld_byte0_data\(1))) # (!\cpu|R_ctrl_ld~regout\ & (((\cpu|W_alu_result\(1) & !\cpu|E_alu_result~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|av_ld_byte0_data\(1),
	datab => \cpu|W_alu_result\(1),
	datac => \cpu|E_alu_result~36_combout\,
	datad => \cpu|R_ctrl_ld~regout\,
	combout => \cpu|W_rf_wr_data[1]~0_combout\);

-- Location: LCCOMB_X28_Y16_N28
\cpu|R_src2_lo[9]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|R_src2_lo[9]~11_combout\ = (!\cpu|R_src2_lo~0_combout\ & ((\cpu|R_src2_use_imm~regout\ & (\cpu|D_iw\(15))) # (!\cpu|R_src2_use_imm~regout\ & ((\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_src2_use_imm~regout\,
	datab => \cpu|D_iw\(15),
	datac => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(9),
	datad => \cpu|R_src2_lo~0_combout\,
	combout => \cpu|R_src2_lo[9]~11_combout\);

-- Location: LCFF_X28_Y16_N29
\cpu|E_src2[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|R_src2_lo[9]~11_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src2\(9));

-- Location: LCCOMB_X28_Y16_N6
\cpu|E_logic_result[9]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_logic_result[9]~8_combout\ = (\cpu|E_src2\(9) & (\cpu|R_logic_op\(1) $ (((\cpu|R_logic_op\(0) & \cpu|E_src1\(9)))))) # (!\cpu|E_src2\(9) & ((\cpu|E_src1\(9) & ((\cpu|R_logic_op\(1)))) # (!\cpu|E_src1\(9) & (!\cpu|R_logic_op\(0) & 
-- !\cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_logic_op\(0),
	datab => \cpu|E_src2\(9),
	datac => \cpu|E_src1\(9),
	datad => \cpu|R_logic_op\(1),
	combout => \cpu|E_logic_result[9]~8_combout\);

-- Location: LCCOMB_X28_Y18_N10
\cpu|W_alu_result[9]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_alu_result[9]~7_combout\ = (\cpu|R_ctrl_logic~regout\ & (\cpu|E_logic_result[9]~8_combout\)) # (!\cpu|R_ctrl_logic~regout\ & ((\cpu|F_pc[7]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_ctrl_logic~regout\,
	datab => \cpu|E_logic_result[9]~8_combout\,
	datad => \cpu|F_pc[7]~5_combout\,
	combout => \cpu|W_alu_result[9]~7_combout\);

-- Location: LCFF_X28_Y18_N11
\cpu|W_alu_result[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|W_alu_result[9]~7_combout\,
	sdata => \cpu|E_shift_rot_result\(9),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu|E_alu_result~36_combout\,
	sload => \cpu|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|W_alu_result\(9));

-- Location: LCCOMB_X28_Y17_N2
\cmd_xbar_mux_001|src_data[45]\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_data\(45) = (\cpu|F_pc\(7) & ((\cmd_xbar_mux_001|saved_grant\(1)) # ((\cpu|W_alu_result\(9) & \cmd_xbar_mux_001|saved_grant\(0))))) # (!\cpu|F_pc\(7) & (\cpu|W_alu_result\(9) & ((\cmd_xbar_mux_001|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|F_pc\(7),
	datab => \cpu|W_alu_result\(9),
	datac => \cmd_xbar_mux_001|saved_grant\(1),
	datad => \cmd_xbar_mux_001|saved_grant\(0),
	combout => \cmd_xbar_mux_001|src_data\(45));

-- Location: LCCOMB_X14_Y17_N0
\width_adapter_001|width_adapter_001|out_data[24]\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter_001|width_adapter_001|out_data\(24) = (\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]~regout\ & ((\memory|the_altsyncram|auto_generated|q_a\(56)) # 
-- ((\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]~regout\ & \memory|the_altsyncram|auto_generated|q_a\(24))))) # 
-- (!\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]~regout\ & 
-- (\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]~regout\ & (\memory|the_altsyncram|auto_generated|q_a\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]~regout\,
	datab => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]~regout\,
	datac => \memory|the_altsyncram|auto_generated|q_a\(24),
	datad => \memory|the_altsyncram|auto_generated|q_a\(56),
	combout => \width_adapter_001|width_adapter_001|out_data\(24));

-- Location: LCFF_X14_Y17_N1
\cpu|D_iw[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \width_adapter_001|width_adapter_001|out_data\(24),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|D_iw\(24));

-- Location: LCCOMB_X27_Y13_N28
\cpu|R_src2_lo[8]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|R_src2_lo[8]~12_combout\ = (!\cpu|R_src2_lo~0_combout\ & ((\cpu|R_src2_use_imm~regout\ & (\cpu|D_iw\(14))) # (!\cpu|R_src2_use_imm~regout\ & ((\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_src2_lo~0_combout\,
	datab => \cpu|R_src2_use_imm~regout\,
	datac => \cpu|D_iw\(14),
	datad => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(8),
	combout => \cpu|R_src2_lo[8]~12_combout\);

-- Location: LCFF_X27_Y13_N29
\cpu|E_src2[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|R_src2_lo[8]~12_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src2\(8));

-- Location: LCCOMB_X28_Y17_N18
\cpu|F_pc[6]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|F_pc[6]~4_combout\ = (\cpu|E_alu_sub~regout\ & ((\cpu|Add1~16_combout\))) # (!\cpu|E_alu_sub~regout\ & (\cpu|Add2~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Add2~16_combout\,
	datab => \cpu|E_alu_sub~regout\,
	datad => \cpu|Add1~16_combout\,
	combout => \cpu|F_pc[6]~4_combout\);

-- Location: LCFF_X28_Y17_N19
\cpu|F_pc[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|F_pc[6]~4_combout\,
	sdata => \cpu|F_pc_plus_one[6]~12_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu|W_status_reg_pie_inst_nxt~2_combout\,
	sload => \cpu|F_pc_sel_nxt.10~0_combout\,
	ena => \cpu|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|F_pc\(6));

-- Location: LCCOMB_X27_Y17_N28
\cmd_xbar_mux_001|src_data[44]\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_data\(44) = (\cpu|W_alu_result\(8) & ((\cmd_xbar_mux_001|saved_grant\(0)) # ((\cpu|F_pc\(6) & \cmd_xbar_mux_001|saved_grant\(1))))) # (!\cpu|W_alu_result\(8) & (((\cpu|F_pc\(6) & \cmd_xbar_mux_001|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_alu_result\(8),
	datab => \cmd_xbar_mux_001|saved_grant\(0),
	datac => \cpu|F_pc\(6),
	datad => \cmd_xbar_mux_001|saved_grant\(1),
	combout => \cmd_xbar_mux_001|src_data\(44));

-- Location: LCCOMB_X27_Y20_N16
\width_adapter_001|width_adapter_001|out_data[23]\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter_001|width_adapter_001|out_data\(23) = (\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]~regout\ & ((\memory|the_altsyncram|auto_generated|q_a\(23)) # 
-- ((\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~regout\ & \memory|the_altsyncram|auto_generated|q_a\(55))))) # 
-- (!\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]~regout\ & 
-- (\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~regout\ & (\memory|the_altsyncram|auto_generated|q_a\(55))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]~regout\,
	datab => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~regout\,
	datac => \memory|the_altsyncram|auto_generated|q_a\(55),
	datad => \memory|the_altsyncram|auto_generated|q_a\(23),
	combout => \width_adapter_001|width_adapter_001|out_data\(23));

-- Location: LCFF_X27_Y20_N17
\cpu|D_iw[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \width_adapter_001|width_adapter_001|out_data\(23),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|D_iw\(23));

-- Location: LCCOMB_X27_Y14_N0
\cpu|E_st_data[16]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_st_data[16]~2_combout\ = (\cpu|D_iw\(4) & (\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(16))) # (!\cpu|D_iw\(4) & ((\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(16),
	datac => \cpu|D_iw\(4),
	datad => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	combout => \cpu|E_st_data[16]~2_combout\);

-- Location: LCFF_X27_Y14_N1
\cpu|d_writedata[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_st_data[16]~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|d_writedata\(16));

-- Location: LCCOMB_X25_Y17_N30
\width_adapter|width_adapter|ShiftLeft2~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|ShiftLeft2~16_combout\ = (\cmd_xbar_mux_001|src_data\(38) & (\cpu|d_writedata\(16) & \cmd_xbar_mux_001|saved_grant\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|src_data\(38),
	datac => \cpu|d_writedata\(16),
	datad => \cmd_xbar_mux_001|saved_grant\(0),
	combout => \width_adapter|width_adapter|ShiftLeft2~16_combout\);

-- Location: LCCOMB_X27_Y20_N22
\width_adapter_001|width_adapter_001|out_data[22]\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter_001|width_adapter_001|out_data\(22) = (\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]~regout\ & ((\memory|the_altsyncram|auto_generated|q_a\(22)) # 
-- ((\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~regout\ & \memory|the_altsyncram|auto_generated|q_a\(54))))) # 
-- (!\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]~regout\ & 
-- (\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~regout\ & (\memory|the_altsyncram|auto_generated|q_a\(54))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]~regout\,
	datab => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~regout\,
	datac => \memory|the_altsyncram|auto_generated|q_a\(54),
	datad => \memory|the_altsyncram|auto_generated|q_a\(22),
	combout => \width_adapter_001|width_adapter_001|out_data\(22));

-- Location: LCFF_X27_Y20_N23
\cpu|D_iw[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \width_adapter_001|width_adapter_001|out_data\(22),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|D_iw\(22));

-- Location: LCFF_X25_Y14_N29
\cpu|d_writedata[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|d_writedata[24]~0_combout\,
	sdata => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(24),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|d_writedata\(24));

-- Location: LCCOMB_X20_Y16_N4
\width_adapter|width_adapter|ShiftLeft2~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|ShiftLeft2~5_combout\ = (\cmd_xbar_mux_001|saved_grant\(0) & (\cpu|d_writedata\(24) & \cmd_xbar_mux_001|src_data\(38)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|saved_grant\(0),
	datab => \cpu|d_writedata\(24),
	datac => \cmd_xbar_mux_001|src_data\(38),
	combout => \width_adapter|width_adapter|ShiftLeft2~5_combout\);

-- Location: LCCOMB_X14_Y17_N12
\width_adapter_001|width_adapter_001|out_data[26]\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter_001|width_adapter_001|out_data\(26) = (\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]~regout\ & ((\memory|the_altsyncram|auto_generated|q_a\(58)) # 
-- ((\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]~regout\ & \memory|the_altsyncram|auto_generated|q_a\(26))))) # 
-- (!\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]~regout\ & 
-- (\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]~regout\ & ((\memory|the_altsyncram|auto_generated|q_a\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]~regout\,
	datab => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]~regout\,
	datac => \memory|the_altsyncram|auto_generated|q_a\(58),
	datad => \memory|the_altsyncram|auto_generated|q_a\(26),
	combout => \width_adapter_001|width_adapter_001|out_data\(26));

-- Location: LCFF_X14_Y17_N13
\cpu|D_iw[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \width_adapter_001|width_adapter_001|out_data\(26),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|D_iw\(26));

-- Location: LCCOMB_X25_Y15_N8
\cpu|Equal2~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Equal2~11_combout\ = (\cpu|D_iw\(5) & (\cpu|D_iw\(2) & \cpu|Equal2~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(5),
	datac => \cpu|D_iw\(2),
	datad => \cpu|Equal2~3_combout\,
	combout => \cpu|Equal2~11_combout\);

-- Location: LCCOMB_X24_Y18_N22
\cpu|D_ctrl_implicit_dst_eretaddr~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_implicit_dst_eretaddr~1_combout\ = (\cpu|D_ctrl_implicit_dst_eretaddr~0_combout\ & (\cpu|Equal101~3_combout\ & (\cpu|Equal2~0_combout\ & \cpu|Equal2~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_ctrl_implicit_dst_eretaddr~0_combout\,
	datab => \cpu|Equal101~3_combout\,
	datac => \cpu|Equal2~0_combout\,
	datad => \cpu|Equal2~9_combout\,
	combout => \cpu|D_ctrl_implicit_dst_eretaddr~1_combout\);

-- Location: LCCOMB_X25_Y15_N6
\cpu|D_dst_regnum[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_dst_regnum[1]~0_combout\ = ((\cpu|Equal2~11_combout\) # ((\cpu|D_ctrl_implicit_dst_eretaddr~1_combout\) # (\cpu|D_ctrl_implicit_dst_retaddr~0_combout\))) # (!\cpu|D_ctrl_exception~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_ctrl_exception~2_combout\,
	datab => \cpu|Equal2~11_combout\,
	datac => \cpu|D_ctrl_implicit_dst_eretaddr~1_combout\,
	datad => \cpu|D_ctrl_implicit_dst_retaddr~0_combout\,
	combout => \cpu|D_dst_regnum[1]~0_combout\);

-- Location: LCCOMB_X25_Y15_N2
\cpu|D_dst_regnum[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_dst_regnum[4]~4_combout\ = (\cpu|D_dst_regnum[1]~0_combout\) # ((\cpu|D_ctrl_b_is_dst~1_combout\ & ((\cpu|D_iw\(26)))) # (!\cpu|D_ctrl_b_is_dst~1_combout\ & (\cpu|D_iw\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(21),
	datab => \cpu|D_ctrl_b_is_dst~1_combout\,
	datac => \cpu|D_iw\(26),
	datad => \cpu|D_dst_regnum[1]~0_combout\,
	combout => \cpu|D_dst_regnum[4]~4_combout\);

-- Location: LCFF_X25_Y15_N3
\cpu|R_dst_regnum[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|D_dst_regnum[4]~4_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|R_dst_regnum\(4));

-- Location: LCCOMB_X28_Y16_N18
\cpu|E_src1[7]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_src1[7]~9_combout\ = (\cpu|R_src1~40_combout\ & ((\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(7)))) # (!\cpu|R_src1~40_combout\ & (\cpu|D_iw\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(11),
	datab => \cpu|R_src1~40_combout\,
	datad => \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(7),
	combout => \cpu|E_src1[7]~9_combout\);

-- Location: LCFF_X28_Y16_N19
\cpu|E_src1[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_src1[7]~9_combout\,
	sdata => \cpu|F_pc_plus_one[5]~10_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|R_src1~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src1\(7));

-- Location: LCCOMB_X29_Y17_N6
\cpu|F_pc[5]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|F_pc[5]~3_combout\ = (\cpu|E_alu_sub~regout\ & ((\cpu|Add1~14_combout\))) # (!\cpu|E_alu_sub~regout\ & (\cpu|Add2~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_alu_sub~regout\,
	datab => \cpu|Add2~14_combout\,
	datad => \cpu|Add1~14_combout\,
	combout => \cpu|F_pc[5]~3_combout\);

-- Location: LCFF_X29_Y17_N7
\cpu|F_pc[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|F_pc[5]~3_combout\,
	sdata => \cpu|F_pc_plus_one[5]~10_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu|W_status_reg_pie_inst_nxt~2_combout\,
	sload => \cpu|F_pc_sel_nxt.10~0_combout\,
	ena => \cpu|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|F_pc\(5));

-- Location: LCCOMB_X25_Y17_N6
\cmd_xbar_mux_001|src_data[43]\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_data\(43) = (\cmd_xbar_mux_001|saved_grant\(0) & ((\cpu|W_alu_result\(7)) # ((\cpu|F_pc\(5) & \cmd_xbar_mux_001|saved_grant\(1))))) # (!\cmd_xbar_mux_001|saved_grant\(0) & (\cpu|F_pc\(5) & (\cmd_xbar_mux_001|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|saved_grant\(0),
	datab => \cpu|F_pc\(5),
	datac => \cmd_xbar_mux_001|saved_grant\(1),
	datad => \cpu|W_alu_result\(7),
	combout => \cmd_xbar_mux_001|src_data\(43));

-- Location: LCFF_X27_Y16_N5
\cpu|d_writedata[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|d_writedata\(1));

-- Location: LCCOMB_X30_Y16_N14
\width_adapter|width_adapter|out_data[1]\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|out_data\(1) = (\width_adapter|width_adapter|data_reg\(1)) # ((\cmd_xbar_mux_001|saved_grant\(0) & (\cpu|d_writedata\(1) & !\cmd_xbar_mux_001|src_data\(38))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \width_adapter|width_adapter|data_reg\(1),
	datab => \cmd_xbar_mux_001|saved_grant\(0),
	datac => \cpu|d_writedata\(1),
	datad => \cmd_xbar_mux_001|src_data\(38),
	combout => \width_adapter|width_adapter|out_data\(1));

-- Location: LCCOMB_X30_Y16_N26
\width_adapter|width_adapter|out_data[3]\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|out_data\(3) = (\width_adapter|width_adapter|data_reg\(3)) # ((\cmd_xbar_mux_001|saved_grant\(0) & (\cpu|d_writedata\(3) & !\cmd_xbar_mux_001|src_data\(38))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \width_adapter|width_adapter|data_reg\(3),
	datab => \cmd_xbar_mux_001|saved_grant\(0),
	datac => \cpu|d_writedata\(3),
	datad => \cmd_xbar_mux_001|src_data\(38),
	combout => \width_adapter|width_adapter|out_data\(3));

-- Location: LCCOMB_X30_Y16_N8
\width_adapter|width_adapter|data_reg~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|data_reg~64_combout\ = (\width_adapter|width_adapter|out_data\(4) & (!\cmd_xbar_mux_001|saved_grant\(1) & !\cmd_xbar_mux_001|saved_grant\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \width_adapter|width_adapter|out_data\(4),
	datac => \cmd_xbar_mux_001|saved_grant\(1),
	datad => \cmd_xbar_mux_001|saved_grant\(0),
	combout => \width_adapter|width_adapter|data_reg~64_combout\);

-- Location: LCFF_X30_Y16_N9
\width_adapter|width_adapter|data_reg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \width_adapter|width_adapter|data_reg~64_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \width_adapter|width_adapter|always8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter|width_adapter|data_reg\(4));

-- Location: LCCOMB_X30_Y16_N10
\width_adapter|width_adapter|out_data[4]\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|out_data\(4) = (\width_adapter|width_adapter|data_reg\(4)) # ((\cpu|d_writedata\(4) & (\cmd_xbar_mux_001|saved_grant\(0) & !\cmd_xbar_mux_001|src_data\(38))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|d_writedata\(4),
	datab => \cmd_xbar_mux_001|saved_grant\(0),
	datac => \width_adapter|width_adapter|data_reg\(4),
	datad => \cmd_xbar_mux_001|src_data\(38),
	combout => \width_adapter|width_adapter|out_data\(4));

-- Location: M4K_X26_Y16
\memory|the_altsyncram|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "HostSystem_memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 4,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 64,
	port_a_write_enable_clear => "none",
	port_b_address_width => 10,
	port_b_data_width => 4,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \memory|wren~0_combout\,
	clk0 => \clk_clk~clkctrl_outclk\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X25_Y18_N2
\width_adapter|width_adapter|ShiftLeft2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|ShiftLeft2~2_combout\ = (\cmd_xbar_mux_001|src_data\(38) & (\cpu|d_writedata\(1) & \cmd_xbar_mux_001|saved_grant\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|src_data\(38),
	datab => \cpu|d_writedata\(1),
	datad => \cmd_xbar_mux_001|saved_grant\(0),
	combout => \width_adapter|width_adapter|ShiftLeft2~2_combout\);

-- Location: LCCOMB_X27_Y18_N4
\width_adapter|width_adapter|ShiftLeft2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|ShiftLeft2~1_combout\ = (\cmd_xbar_mux_001|src_data\(38) & (\cpu|d_writedata\(3) & \cmd_xbar_mux_001|saved_grant\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|src_data\(38),
	datac => \cpu|d_writedata\(3),
	datad => \cmd_xbar_mux_001|saved_grant\(0),
	combout => \width_adapter|width_adapter|ShiftLeft2~1_combout\);

-- Location: LCCOMB_X27_Y18_N26
\width_adapter|width_adapter|ShiftLeft2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|ShiftLeft2~0_combout\ = (\cmd_xbar_mux_001|src_data\(38) & (\cpu|d_writedata\(4) & \cmd_xbar_mux_001|saved_grant\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|src_data\(38),
	datac => \cpu|d_writedata\(4),
	datad => \cmd_xbar_mux_001|saved_grant\(0),
	combout => \width_adapter|width_adapter|ShiftLeft2~0_combout\);

-- Location: LCCOMB_X25_Y18_N14
\width_adapter_001|width_adapter_001|out_data[1]\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter_001|width_adapter_001|out_data\(1) = (\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]~regout\ & ((\memory|the_altsyncram|auto_generated|q_a\(33)) # 
-- ((\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\ & \memory|the_altsyncram|auto_generated|q_a\(1))))) # 
-- (!\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]~regout\ & 
-- (\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\ & (\memory|the_altsyncram|auto_generated|q_a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]~regout\,
	datab => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\,
	datac => \memory|the_altsyncram|auto_generated|q_a\(1),
	datad => \memory|the_altsyncram|auto_generated|q_a\(33),
	combout => \width_adapter_001|width_adapter_001|out_data\(1));

-- Location: LCFF_X25_Y18_N9
\cpu|D_iw[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \width_adapter_001|width_adapter_001|out_data\(1),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|D_iw\(1));

-- Location: LCCOMB_X25_Y16_N2
\cpu|R_ctrl_br_nxt~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|R_ctrl_br_nxt~0_combout\ = (\cpu|D_iw\(2) & (!\cpu|D_iw\(0) & \cpu|D_iw\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|D_iw\(2),
	datac => \cpu|D_iw\(0),
	datad => \cpu|D_iw\(1),
	combout => \cpu|R_ctrl_br_nxt~0_combout\);

-- Location: LCCOMB_X25_Y16_N22
\cpu|R_ctrl_br~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|R_ctrl_br~feeder_combout\ = \cpu|R_ctrl_br_nxt~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|R_ctrl_br_nxt~0_combout\,
	combout => \cpu|R_ctrl_br~feeder_combout\);

-- Location: LCFF_X25_Y16_N23
\cpu|R_ctrl_br\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|R_ctrl_br~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|R_ctrl_br~regout\);

-- Location: LCCOMB_X25_Y16_N20
\cpu|R_src1~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|R_src1~41_combout\ = (\cpu|R_ctrl_retaddr~regout\ & ((\cpu|R_valid~regout\) # ((\cpu|R_ctrl_br~regout\ & \cpu|E_valid~regout\)))) # (!\cpu|R_ctrl_retaddr~regout\ & (\cpu|R_ctrl_br~regout\ & (\cpu|E_valid~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_ctrl_retaddr~regout\,
	datab => \cpu|R_ctrl_br~regout\,
	datac => \cpu|E_valid~regout\,
	datad => \cpu|R_valid~regout\,
	combout => \cpu|R_src1~41_combout\);

-- Location: LCCOMB_X27_Y14_N18
\cpu|R_src1[1]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|R_src1[1]~42_combout\ = (!\cpu|R_src1~41_combout\ & (\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(1) & ((!\cpu|E_valid~regout\) # (!\cpu|R_ctrl_jmp_direct~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_ctrl_jmp_direct~regout\,
	datab => \cpu|E_valid~regout\,
	datac => \cpu|R_src1~41_combout\,
	datad => \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(1),
	combout => \cpu|R_src1[1]~42_combout\);

-- Location: LCFF_X27_Y14_N19
\cpu|E_src1[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|R_src1[1]~42_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src1\(1));

-- Location: LCCOMB_X29_Y17_N24
\cpu|E_arith_result[1]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_arith_result[1]~4_combout\ = (\cpu|E_alu_sub~regout\ & ((\cpu|Add1~2_combout\))) # (!\cpu|E_alu_sub~regout\ & (\cpu|Add2~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_alu_sub~regout\,
	datac => \cpu|Add2~2_combout\,
	datad => \cpu|Add1~2_combout\,
	combout => \cpu|E_arith_result[1]~4_combout\);

-- Location: LCCOMB_X29_Y20_N0
\cpu|E_mem_byte_en[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_mem_byte_en[3]~4_combout\ = (\cpu|D_iw\(4)) # ((\cpu|E_arith_result[1]~4_combout\ & ((\cpu|E_arith_result[0]~3_combout\) # (\cpu|D_iw\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_arith_result[0]~3_combout\,
	datab => \cpu|D_iw\(4),
	datac => \cpu|D_iw\(3),
	datad => \cpu|E_arith_result[1]~4_combout\,
	combout => \cpu|E_mem_byte_en[3]~4_combout\);

-- Location: LCFF_X29_Y20_N1
\cpu|d_byteenable[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_mem_byte_en[3]~4_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|d_byteenable\(3));

-- Location: LCCOMB_X23_Y18_N30
\width_adapter|width_adapter|out_byteen_field~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|out_byteen_field~0_combout\ = (\cmd_xbar_mux_001|saved_grant\(1)) # ((\cmd_xbar_mux_001|saved_grant\(0) & \cpu|d_byteenable\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cmd_xbar_mux_001|saved_grant\(0),
	datac => \cpu|d_byteenable\(3),
	datad => \cmd_xbar_mux_001|saved_grant\(1),
	combout => \width_adapter|width_adapter|out_byteen_field~0_combout\);

-- Location: LCCOMB_X23_Y18_N14
\width_adapter|width_adapter|byteen_reg~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|byteen_reg~4_combout\ = (!\cmd_xbar_mux_001|src_payload\(0) & ((\width_adapter|width_adapter|byteen_reg\(3)) # ((!\cmd_xbar_mux_001|src_data\(38) & \width_adapter|width_adapter|out_byteen_field~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|src_data\(38),
	datab => \width_adapter|width_adapter|out_byteen_field~0_combout\,
	datac => \width_adapter|width_adapter|byteen_reg\(3),
	datad => \cmd_xbar_mux_001|src_payload\(0),
	combout => \width_adapter|width_adapter|byteen_reg~4_combout\);

-- Location: LCFF_X23_Y18_N15
\width_adapter|width_adapter|byteen_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \width_adapter|width_adapter|byteen_reg~4_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \width_adapter|width_adapter|always8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter|width_adapter|byteen_reg\(3));

-- Location: LCCOMB_X23_Y18_N16
\width_adapter|width_adapter|out_byteen_field~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|out_byteen_field~8_combout\ = (\width_adapter|width_adapter|byteen_reg\(3)) # ((!\cmd_xbar_mux_001|src_data\(38) & \width_adapter|width_adapter|out_byteen_field~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|src_data\(38),
	datab => \width_adapter|width_adapter|byteen_reg\(3),
	datad => \width_adapter|width_adapter|out_byteen_field~0_combout\,
	combout => \width_adapter|width_adapter|out_byteen_field~8_combout\);

-- Location: LCCOMB_X31_Y19_N14
\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4_combout\ = 
-- (\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]~regout\)) # 
-- (!\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & ((\width_adapter|width_adapter|out_byteen_field~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]~regout\,
	datab => \width_adapter|width_adapter|out_byteen_field~8_combout\,
	datad => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4_combout\);

-- Location: LCFF_X31_Y19_N29
\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]~regout\);

-- Location: LCCOMB_X14_Y17_N26
\width_adapter_001|width_adapter_001|out_data[25]\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter_001|width_adapter_001|out_data\(25) = (\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]~regout\ & ((\memory|the_altsyncram|auto_generated|q_a\(57)) # 
-- ((\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]~regout\ & \memory|the_altsyncram|auto_generated|q_a\(25))))) # 
-- (!\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]~regout\ & 
-- (\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]~regout\ & (\memory|the_altsyncram|auto_generated|q_a\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]~regout\,
	datab => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]~regout\,
	datac => \memory|the_altsyncram|auto_generated|q_a\(25),
	datad => \memory|the_altsyncram|auto_generated|q_a\(57),
	combout => \width_adapter_001|width_adapter_001|out_data\(25));

-- Location: LCFF_X14_Y17_N27
\cpu|D_iw[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \width_adapter_001|width_adapter_001|out_data\(25),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|D_iw\(25));

-- Location: LCCOMB_X25_Y15_N20
\cpu|D_dst_regnum[3]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_dst_regnum[3]~5_combout\ = (\cpu|D_dst_regnum[1]~0_combout\) # ((\cpu|D_ctrl_b_is_dst~1_combout\ & ((\cpu|D_iw\(25)))) # (!\cpu|D_ctrl_b_is_dst~1_combout\ & (\cpu|D_iw\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(20),
	datab => \cpu|D_ctrl_b_is_dst~1_combout\,
	datac => \cpu|D_iw\(25),
	datad => \cpu|D_dst_regnum[1]~0_combout\,
	combout => \cpu|D_dst_regnum[3]~5_combout\);

-- Location: LCFF_X25_Y15_N21
\cpu|R_dst_regnum[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|D_dst_regnum[3]~5_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|R_dst_regnum\(3));

-- Location: LCCOMB_X28_Y14_N14
\cpu|E_src1[6]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_src1[6]~10_combout\ = (\cpu|R_src1~40_combout\ & ((\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(6)))) # (!\cpu|R_src1~40_combout\ & (\cpu|D_iw\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(10),
	datab => \cpu|R_src1~40_combout\,
	datad => \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(6),
	combout => \cpu|E_src1[6]~10_combout\);

-- Location: LCFF_X28_Y14_N15
\cpu|E_src1[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_src1[6]~10_combout\,
	sdata => \cpu|F_pc_plus_one[4]~8_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|R_src1~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src1\(6));

-- Location: LCCOMB_X28_Y17_N16
\cpu|F_pc[4]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|F_pc[4]~2_combout\ = (\cpu|E_alu_sub~regout\ & (\cpu|Add1~12_combout\)) # (!\cpu|E_alu_sub~regout\ & ((\cpu|Add2~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Add1~12_combout\,
	datab => \cpu|Add2~12_combout\,
	datad => \cpu|E_alu_sub~regout\,
	combout => \cpu|F_pc[4]~2_combout\);

-- Location: LCFF_X28_Y17_N17
\cpu|F_pc[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|F_pc[4]~2_combout\,
	sdata => \cpu|F_pc_plus_one[4]~8_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu|W_status_reg_pie_inst_nxt~2_combout\,
	sload => \cpu|F_pc_sel_nxt.10~0_combout\,
	ena => \cpu|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|F_pc\(4));

-- Location: LCCOMB_X28_Y17_N8
\cmd_xbar_mux_001|src_data[42]\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_data\(42) = (\cpu|W_alu_result\(6) & ((\cmd_xbar_mux_001|saved_grant\(0)) # ((\cpu|F_pc\(4) & \cmd_xbar_mux_001|saved_grant\(1))))) # (!\cpu|W_alu_result\(6) & (\cpu|F_pc\(4) & (\cmd_xbar_mux_001|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_alu_result\(6),
	datab => \cpu|F_pc\(4),
	datac => \cmd_xbar_mux_001|saved_grant\(1),
	datad => \cmd_xbar_mux_001|saved_grant\(0),
	combout => \cmd_xbar_mux_001|src_data\(42));

-- Location: LCCOMB_X27_Y19_N22
\width_adapter_001|width_adapter_001|out_data[15]\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter_001|width_adapter_001|out_data\(15) = (\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]~regout\ & ((\memory|the_altsyncram|auto_generated|q_a\(15)) # 
-- ((\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]~regout\ & \memory|the_altsyncram|auto_generated|q_a\(47))))) # 
-- (!\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]~regout\ & 
-- (\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]~regout\ & ((\memory|the_altsyncram|auto_generated|q_a\(47)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]~regout\,
	datab => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]~regout\,
	datac => \memory|the_altsyncram|auto_generated|q_a\(15),
	datad => \memory|the_altsyncram|auto_generated|q_a\(47),
	combout => \width_adapter_001|width_adapter_001|out_data\(15));

-- Location: LCCOMB_X27_Y19_N24
\cpu|D_iw[15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_iw[15]~feeder_combout\ = \width_adapter_001|width_adapter_001|out_data\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \width_adapter_001|width_adapter_001|out_data\(15),
	combout => \cpu|D_iw[15]~feeder_combout\);

-- Location: LCFF_X27_Y19_N25
\cpu|D_iw[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|D_iw[15]~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|D_iw\(15));

-- Location: LCCOMB_X24_Y15_N20
\cpu|D_ctrl_alu_subtract~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_alu_subtract~3_combout\ = (!\cpu|D_iw\(16) & (\cpu|D_iw\(14) $ (\cpu|D_iw\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|D_iw\(14),
	datac => \cpu|D_iw\(15),
	datad => \cpu|D_iw\(16),
	combout => \cpu|D_ctrl_alu_subtract~3_combout\);

-- Location: LCCOMB_X24_Y15_N26
\cpu|D_ctrl_alu_subtract~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_alu_subtract~4_combout\ = ((!\cpu|Equal2~5_combout\) # (!\cpu|D_ctrl_alu_subtract~3_combout\)) # (!\cpu|Equal101~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Equal101~0_combout\,
	datac => \cpu|D_ctrl_alu_subtract~3_combout\,
	datad => \cpu|Equal2~5_combout\,
	combout => \cpu|D_ctrl_alu_subtract~4_combout\);

-- Location: LCCOMB_X24_Y15_N16
\cpu|D_ctrl_alu_subtract~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_alu_subtract~0_combout\ = (\cpu|D_iw\(11) & (\cpu|D_iw\(15) & (\cpu|D_iw\(14)))) # (!\cpu|D_iw\(11) & (\cpu|D_iw\(16) & (\cpu|D_iw\(15) $ (\cpu|D_iw\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(15),
	datab => \cpu|D_iw\(11),
	datac => \cpu|D_iw\(14),
	datad => \cpu|D_iw\(16),
	combout => \cpu|D_ctrl_alu_subtract~0_combout\);

-- Location: LCCOMB_X24_Y15_N22
\cpu|D_ctrl_alu_subtract~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_alu_subtract~1_combout\ = (!\cpu|D_iw\(13) & (\cpu|Equal2~5_combout\ & (\cpu|D_ctrl_alu_subtract~0_combout\ & !\cpu|D_iw\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(13),
	datab => \cpu|Equal2~5_combout\,
	datac => \cpu|D_ctrl_alu_subtract~0_combout\,
	datad => \cpu|D_iw\(12),
	combout => \cpu|D_ctrl_alu_subtract~1_combout\);

-- Location: LCCOMB_X25_Y15_N12
\cpu|E_alu_sub~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_sub~0_combout\ = (\cpu|R_valid~regout\ & ((\cpu|D_ctrl_alu_subtract~2_combout\) # ((\cpu|D_ctrl_alu_subtract~1_combout\) # (!\cpu|D_ctrl_alu_subtract~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_ctrl_alu_subtract~2_combout\,
	datab => \cpu|D_ctrl_alu_subtract~4_combout\,
	datac => \cpu|D_ctrl_alu_subtract~1_combout\,
	datad => \cpu|R_valid~regout\,
	combout => \cpu|E_alu_sub~0_combout\);

-- Location: LCFF_X25_Y15_N13
\cpu|E_alu_sub\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_alu_sub~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_alu_sub~regout\);

-- Location: LCCOMB_X29_Y17_N0
\cpu|E_arith_result[5]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_arith_result[5]~2_combout\ = (\cpu|E_alu_sub~regout\ & ((\cpu|Add1~10_combout\))) # (!\cpu|E_alu_sub~regout\ & (\cpu|Add2~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Add2~10_combout\,
	datab => \cpu|E_alu_sub~regout\,
	datad => \cpu|Add1~10_combout\,
	combout => \cpu|E_arith_result[5]~2_combout\);

-- Location: LCCOMB_X29_Y17_N26
\cpu|F_pc_no_crst_nxt[3]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|F_pc_no_crst_nxt[3]~2_combout\ = (\cpu|W_status_reg_pie_inst_nxt~2_combout\) # ((\cpu|F_pc_sel_nxt.10~0_combout\ & (\cpu|F_pc_plus_one[3]~6_combout\)) # (!\cpu|F_pc_sel_nxt.10~0_combout\ & ((\cpu|E_arith_result[5]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_status_reg_pie_inst_nxt~2_combout\,
	datab => \cpu|F_pc_plus_one[3]~6_combout\,
	datac => \cpu|E_arith_result[5]~2_combout\,
	datad => \cpu|F_pc_sel_nxt.10~0_combout\,
	combout => \cpu|F_pc_no_crst_nxt[3]~2_combout\);

-- Location: LCFF_X29_Y17_N27
\cpu|F_pc[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|F_pc_no_crst_nxt[3]~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|F_pc\(3));

-- Location: LCCOMB_X25_Y17_N12
\cmd_xbar_mux_001|src_data[41]\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_data\(41) = (\cpu|W_alu_result\(5) & ((\cmd_xbar_mux_001|saved_grant\(0)) # ((\cpu|F_pc\(3) & \cmd_xbar_mux_001|saved_grant\(1))))) # (!\cpu|W_alu_result\(5) & (\cpu|F_pc\(3) & (\cmd_xbar_mux_001|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_alu_result\(5),
	datab => \cpu|F_pc\(3),
	datac => \cmd_xbar_mux_001|saved_grant\(1),
	datad => \cmd_xbar_mux_001|saved_grant\(0),
	combout => \cmd_xbar_mux_001|src_data\(41));

-- Location: LCCOMB_X27_Y20_N2
\width_adapter_001|width_adapter_001|out_data[19]\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter_001|width_adapter_001|out_data\(19) = (\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]~regout\ & ((\memory|the_altsyncram|auto_generated|q_a\(19)) # 
-- ((\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~regout\ & \memory|the_altsyncram|auto_generated|q_a\(51))))) # 
-- (!\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]~regout\ & 
-- (\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~regout\ & ((\memory|the_altsyncram|auto_generated|q_a\(51)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]~regout\,
	datab => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~regout\,
	datac => \memory|the_altsyncram|auto_generated|q_a\(19),
	datad => \memory|the_altsyncram|auto_generated|q_a\(51),
	combout => \width_adapter_001|width_adapter_001|out_data\(19));

-- Location: LCFF_X27_Y20_N3
\cpu|D_iw[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \width_adapter_001|width_adapter_001|out_data\(19),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|D_iw\(19));

-- Location: LCCOMB_X25_Y15_N22
\cpu|D_dst_regnum[2]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_dst_regnum[2]~1_combout\ = (\cpu|D_dst_regnum[1]~0_combout\) # ((\cpu|D_ctrl_b_is_dst~1_combout\ & ((\cpu|D_iw\(24)))) # (!\cpu|D_ctrl_b_is_dst~1_combout\ & (\cpu|D_iw\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_dst_regnum[1]~0_combout\,
	datab => \cpu|D_iw\(19),
	datac => \cpu|D_iw\(24),
	datad => \cpu|D_ctrl_b_is_dst~1_combout\,
	combout => \cpu|D_dst_regnum[2]~1_combout\);

-- Location: LCFF_X25_Y15_N23
\cpu|R_dst_regnum[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|D_dst_regnum[2]~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|R_dst_regnum\(2));

-- Location: LCCOMB_X25_Y14_N8
\cpu|d_writedata[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|d_writedata[2]~feeder_combout\ = \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	combout => \cpu|d_writedata[2]~feeder_combout\);

-- Location: LCFF_X25_Y14_N9
\cpu|d_writedata[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|d_writedata[2]~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|d_writedata\(2));

-- Location: LCCOMB_X21_Y18_N24
\width_adapter|width_adapter|ShiftLeft2~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|ShiftLeft2~10_combout\ = (\cmd_xbar_mux_001|saved_grant\(0) & (\cmd_xbar_mux_001|src_data\(38) & \cpu|d_writedata\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|saved_grant\(0),
	datac => \cmd_xbar_mux_001|src_data\(38),
	datad => \cpu|d_writedata\(2),
	combout => \width_adapter|width_adapter|ShiftLeft2~10_combout\);

-- Location: LCCOMB_X25_Y19_N4
\width_adapter_001|width_adapter_001|out_data[2]\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter_001|width_adapter_001|out_data\(2) = (\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\ & ((\memory|the_altsyncram|auto_generated|q_a\(2)) # 
-- ((\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]~regout\ & \memory|the_altsyncram|auto_generated|q_a\(34))))) # 
-- (!\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\ & 
-- (\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]~regout\ & (\memory|the_altsyncram|auto_generated|q_a\(34))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\,
	datab => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]~regout\,
	datac => \memory|the_altsyncram|auto_generated|q_a\(34),
	datad => \memory|the_altsyncram|auto_generated|q_a\(2),
	combout => \width_adapter_001|width_adapter_001|out_data\(2));

-- Location: LCFF_X25_Y19_N5
\cpu|D_iw[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \width_adapter_001|width_adapter_001|out_data\(2),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|D_iw\(2));

-- Location: LCCOMB_X25_Y15_N26
\cpu|D_ctrl_implicit_dst_retaddr~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_implicit_dst_retaddr~0_combout\ = (!\cpu|D_iw\(5) & (!\cpu|D_iw\(0) & (!\cpu|D_iw\(2) & \cpu|Equal132~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(5),
	datab => \cpu|D_iw\(0),
	datac => \cpu|D_iw\(2),
	datad => \cpu|Equal132~0_combout\,
	combout => \cpu|D_ctrl_implicit_dst_retaddr~0_combout\);

-- Location: LCCOMB_X25_Y15_N16
\cpu|D_dst_regnum[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_dst_regnum[1]~2_combout\ = (\cpu|D_ctrl_b_is_dst~1_combout\ & (\cpu|D_iw\(23))) # (!\cpu|D_ctrl_b_is_dst~1_combout\ & ((\cpu|D_iw\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|D_ctrl_b_is_dst~1_combout\,
	datac => \cpu|D_iw\(23),
	datad => \cpu|D_iw\(18),
	combout => \cpu|D_dst_regnum[1]~2_combout\);

-- Location: LCCOMB_X25_Y15_N24
\cpu|D_dst_regnum[1]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_dst_regnum[1]~3_combout\ = (\cpu|D_ctrl_implicit_dst_retaddr~0_combout\) # ((\cpu|D_dst_regnum[1]~2_combout\ & !\cpu|D_dst_regnum[1]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|D_ctrl_implicit_dst_retaddr~0_combout\,
	datac => \cpu|D_dst_regnum[1]~2_combout\,
	datad => \cpu|D_dst_regnum[1]~0_combout\,
	combout => \cpu|D_dst_regnum[1]~3_combout\);

-- Location: LCFF_X25_Y15_N25
\cpu|R_dst_regnum[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|D_dst_regnum[1]~3_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|R_dst_regnum\(1));

-- Location: LCCOMB_X25_Y14_N14
\cpu|E_st_data[17]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_st_data[17]~5_combout\ = (\cpu|D_iw\(4) & (\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(17))) # (!\cpu|D_iw\(4) & ((\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(4),
	datac => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(17),
	datad => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	combout => \cpu|E_st_data[17]~5_combout\);

-- Location: LCFF_X25_Y14_N15
\cpu|d_writedata[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_st_data[17]~5_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|d_writedata\(17));

-- Location: LCCOMB_X25_Y17_N2
\width_adapter|width_adapter|out_data[17]\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|out_data\(17) = (\width_adapter|width_adapter|data_reg\(17)) # ((\cmd_xbar_mux_001|saved_grant\(0) & (!\cmd_xbar_mux_001|src_data\(38) & \cpu|d_writedata\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|saved_grant\(0),
	datab => \width_adapter|width_adapter|data_reg\(17),
	datac => \cmd_xbar_mux_001|src_data\(38),
	datad => \cpu|d_writedata\(17),
	combout => \width_adapter|width_adapter|out_data\(17));

-- Location: LCCOMB_X27_Y20_N8
\width_adapter_001|width_adapter_001|out_data[17]\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter_001|width_adapter_001|out_data\(17) = (\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]~regout\ & ((\memory|the_altsyncram|auto_generated|q_a\(17)) # 
-- ((\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~regout\ & \memory|the_altsyncram|auto_generated|q_a\(49))))) # 
-- (!\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]~regout\ & 
-- (\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~regout\ & ((\memory|the_altsyncram|auto_generated|q_a\(49)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]~regout\,
	datab => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~regout\,
	datac => \memory|the_altsyncram|auto_generated|q_a\(17),
	datad => \memory|the_altsyncram|auto_generated|q_a\(49),
	combout => \width_adapter_001|width_adapter_001|out_data\(17));

-- Location: LCFF_X27_Y20_N9
\cpu|D_iw[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \width_adapter_001|width_adapter_001|out_data\(17),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|D_iw\(17));

-- Location: LCCOMB_X25_Y15_N18
\cpu|D_dst_regnum[0]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_dst_regnum[0]~6_combout\ = (\cpu|D_dst_regnum[1]~0_combout\) # ((\cpu|D_ctrl_b_is_dst~1_combout\ & ((\cpu|D_iw\(22)))) # (!\cpu|D_ctrl_b_is_dst~1_combout\ & (\cpu|D_iw\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_dst_regnum[1]~0_combout\,
	datab => \cpu|D_iw\(17),
	datac => \cpu|D_iw\(22),
	datad => \cpu|D_ctrl_b_is_dst~1_combout\,
	combout => \cpu|D_dst_regnum[0]~6_combout\);

-- Location: LCFF_X25_Y15_N19
\cpu|R_dst_regnum[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|D_dst_regnum[0]~6_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|R_dst_regnum\(0));

-- Location: LCCOMB_X27_Y14_N12
\cpu|d_writedata[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|d_writedata[0]~feeder_combout\ = \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	combout => \cpu|d_writedata[0]~feeder_combout\);

-- Location: LCFF_X27_Y14_N13
\cpu|d_writedata[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|d_writedata[0]~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|d_writedata\(0));

-- Location: LCCOMB_X27_Y16_N0
\width_adapter|width_adapter|out_data[0]\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|out_data\(0) = (\width_adapter|width_adapter|data_reg\(0)) # ((\cmd_xbar_mux_001|saved_grant\(0) & (\cpu|d_writedata\(0) & !\cmd_xbar_mux_001|src_data\(38))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|saved_grant\(0),
	datab => \width_adapter|width_adapter|data_reg\(0),
	datac => \cpu|d_writedata\(0),
	datad => \cmd_xbar_mux_001|src_data\(38),
	combout => \width_adapter|width_adapter|out_data\(0));

-- Location: LCCOMB_X25_Y18_N0
\width_adapter_001|width_adapter_001|out_data[0]\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter_001|width_adapter_001|out_data\(0) = (\memory|the_altsyncram|auto_generated|q_a\(32) & ((\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]~regout\) # 
-- ((\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\ & \memory|the_altsyncram|auto_generated|q_a\(0))))) # (!\memory|the_altsyncram|auto_generated|q_a\(32) & 
-- (\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\ & ((\memory|the_altsyncram|auto_generated|q_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|q_a\(32),
	datab => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\,
	datac => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]~regout\,
	datad => \memory|the_altsyncram|auto_generated|q_a\(0),
	combout => \width_adapter_001|width_adapter_001|out_data\(0));

-- Location: LCFF_X25_Y18_N31
\cpu|D_iw[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \width_adapter_001|width_adapter_001|out_data\(0),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|D_iw\(0));

-- Location: LCCOMB_X24_Y18_N0
\cpu|D_ctrl_b_is_dst~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_b_is_dst~0_combout\ = (\cpu|D_iw\(1)) # ((!\cpu|D_iw\(3) & (!\cpu|D_iw\(4) & \cpu|D_iw\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(3),
	datab => \cpu|D_iw\(4),
	datac => \cpu|D_iw\(1),
	datad => \cpu|D_iw\(5),
	combout => \cpu|D_ctrl_b_is_dst~0_combout\);

-- Location: LCCOMB_X24_Y18_N18
\cpu|D_ctrl_b_is_dst~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_b_is_dst~1_combout\ = (\cpu|D_iw\(2) & ((\cpu|D_iw\(0) & (\cpu|D_iw\(1))) # (!\cpu|D_iw\(0) & ((!\cpu|D_ctrl_b_is_dst~0_combout\))))) # (!\cpu|D_iw\(2) & ((\cpu|D_iw\(0)) # ((!\cpu|D_iw\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(2),
	datab => \cpu|D_iw\(0),
	datac => \cpu|D_iw\(1),
	datad => \cpu|D_ctrl_b_is_dst~0_combout\,
	combout => \cpu|D_ctrl_b_is_dst~1_combout\);

-- Location: LCCOMB_X24_Y15_N0
\cpu|D_wr_dst_reg~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_wr_dst_reg~4_combout\ = (\cpu|D_iw\(1)) # (!\cpu|D_iw\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|D_iw\(0),
	datad => \cpu|D_iw\(1),
	combout => \cpu|D_wr_dst_reg~4_combout\);

-- Location: LCCOMB_X25_Y15_N0
\cpu|R_src2_use_imm~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|R_src2_use_imm~0_combout\ = (\cpu|D_iw\(11) & (\cpu|R_ctrl_br_nxt~0_combout\ & ((\cpu|R_valid~regout\)))) # (!\cpu|D_iw\(11) & ((\cpu|D_ctrl_shift_logical~0_combout\) # ((\cpu|R_ctrl_br_nxt~0_combout\ & \cpu|R_valid~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(11),
	datab => \cpu|R_ctrl_br_nxt~0_combout\,
	datac => \cpu|D_ctrl_shift_logical~0_combout\,
	datad => \cpu|R_valid~regout\,
	combout => \cpu|R_src2_use_imm~0_combout\);

-- Location: LCCOMB_X25_Y15_N28
\cpu|R_src2_use_imm~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|R_src2_use_imm~1_combout\ = (\cpu|D_ctrl_b_is_dst~1_combout\) # ((\cpu|R_src2_use_imm~0_combout\) # ((\cpu|D_iw\(2) & !\cpu|D_wr_dst_reg~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(2),
	datab => \cpu|D_ctrl_b_is_dst~1_combout\,
	datac => \cpu|D_wr_dst_reg~4_combout\,
	datad => \cpu|R_src2_use_imm~0_combout\,
	combout => \cpu|R_src2_use_imm~1_combout\);

-- Location: LCFF_X25_Y15_N29
\cpu|R_src2_use_imm\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|R_src2_use_imm~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|R_src2_use_imm~regout\);

-- Location: LCCOMB_X28_Y14_N10
\cpu|R_src2_lo[4]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|R_src2_lo[4]~5_combout\ = (!\cpu|R_src2_lo~0_combout\ & ((\cpu|R_src2_use_imm~regout\ & (\cpu|D_iw\(10))) # (!\cpu|R_src2_use_imm~regout\ & ((\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(10),
	datab => \cpu|R_src2_use_imm~regout\,
	datac => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	datad => \cpu|R_src2_lo~0_combout\,
	combout => \cpu|R_src2_lo[4]~5_combout\);

-- Location: LCFF_X28_Y14_N11
\cpu|E_src2[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|R_src2_lo[4]~5_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src2\(4));

-- Location: LCCOMB_X28_Y17_N4
\cpu|F_pc[2]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|F_pc[2]~1_combout\ = (\cpu|E_alu_sub~regout\ & ((\cpu|Add1~8_combout\))) # (!\cpu|E_alu_sub~regout\ & (\cpu|Add2~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_alu_sub~regout\,
	datab => \cpu|Add2~8_combout\,
	datad => \cpu|Add1~8_combout\,
	combout => \cpu|F_pc[2]~1_combout\);

-- Location: LCFF_X28_Y17_N5
\cpu|F_pc[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|F_pc[2]~1_combout\,
	sdata => \cpu|F_pc_plus_one[2]~4_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu|W_status_reg_pie_inst_nxt~2_combout\,
	sload => \cpu|F_pc_sel_nxt.10~0_combout\,
	ena => \cpu|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|F_pc\(2));

-- Location: LCCOMB_X28_Y17_N26
\cmd_xbar_mux_001|src_data[40]\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_data\(40) = (\cpu|W_alu_result\(4) & ((\cmd_xbar_mux_001|saved_grant\(0)) # ((\cpu|F_pc\(2) & \cmd_xbar_mux_001|saved_grant\(1))))) # (!\cpu|W_alu_result\(4) & (\cpu|F_pc\(2) & (\cmd_xbar_mux_001|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_alu_result\(4),
	datab => \cpu|F_pc\(2),
	datac => \cmd_xbar_mux_001|saved_grant\(1),
	datad => \cmd_xbar_mux_001|saved_grant\(0),
	combout => \cmd_xbar_mux_001|src_data\(40));

-- Location: LCCOMB_X14_Y18_N16
\width_adapter_001|width_adapter_001|out_data[12]\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter_001|width_adapter_001|out_data\(12) = (\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]~regout\ & ((\memory|the_altsyncram|auto_generated|q_a\(44)) # 
-- ((\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]~regout\ & \memory|the_altsyncram|auto_generated|q_a\(12))))) # 
-- (!\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]~regout\ & 
-- (\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]~regout\ & (\memory|the_altsyncram|auto_generated|q_a\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]~regout\,
	datab => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]~regout\,
	datac => \memory|the_altsyncram|auto_generated|q_a\(12),
	datad => \memory|the_altsyncram|auto_generated|q_a\(44),
	combout => \width_adapter_001|width_adapter_001|out_data\(12));

-- Location: LCCOMB_X19_Y18_N16
\cpu|D_iw[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_iw[12]~feeder_combout\ = \width_adapter_001|width_adapter_001|out_data\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \width_adapter_001|width_adapter_001|out_data\(12),
	combout => \cpu|D_iw[12]~feeder_combout\);

-- Location: LCFF_X19_Y18_N17
\cpu|D_iw[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|D_iw[12]~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|D_iw\(12));

-- Location: LCCOMB_X24_Y17_N28
\cpu|Equal101~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Equal101~1_combout\ = (!\cpu|D_iw\(11) & (\cpu|D_iw\(16) & !\cpu|D_iw\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(11),
	datab => \cpu|D_iw\(16),
	datad => \cpu|D_iw\(15),
	combout => \cpu|Equal101~1_combout\);

-- Location: LCCOMB_X24_Y17_N0
\cpu|Equal101~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Equal101~2_combout\ = (!\cpu|D_iw\(14) & (\cpu|D_iw\(12) & (\cpu|D_ctrl_retaddr~0_combout\ & \cpu|Equal101~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(14),
	datab => \cpu|D_iw\(12),
	datac => \cpu|D_ctrl_retaddr~0_combout\,
	datad => \cpu|Equal101~1_combout\,
	combout => \cpu|Equal101~2_combout\);

-- Location: LCFF_X24_Y17_N1
\cpu|R_ctrl_rdctl_inst\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|Equal101~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|R_ctrl_rdctl_inst~regout\);

-- Location: LCCOMB_X24_Y17_N18
\cpu|D_ctrl_crst~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_crst~0_combout\ = (\cpu|D_iw\(15) & \cpu|D_iw\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|D_iw\(15),
	datad => \cpu|D_iw\(16),
	combout => \cpu|D_ctrl_crst~0_combout\);

-- Location: LCCOMB_X24_Y17_N16
\cpu|D_ctrl_crst~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_crst~1_combout\ = (\cpu|D_iw\(14) & (\cpu|D_iw\(12) & (\cpu|D_ctrl_retaddr~0_combout\ & \cpu|D_ctrl_crst~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(14),
	datab => \cpu|D_iw\(12),
	datac => \cpu|D_ctrl_retaddr~0_combout\,
	datad => \cpu|D_ctrl_crst~0_combout\,
	combout => \cpu|D_ctrl_crst~1_combout\);

-- Location: LCFF_X24_Y17_N17
\cpu|R_ctrl_crst\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|D_ctrl_crst~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|R_ctrl_crst~regout\);

-- Location: LCCOMB_X24_Y17_N10
\cpu|Equal101~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Equal101~6_combout\ = (\cpu|D_iw\(14) & (\cpu|D_iw\(12) & (\cpu|D_ctrl_retaddr~0_combout\ & \cpu|Equal101~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(14),
	datab => \cpu|D_iw\(12),
	datac => \cpu|D_ctrl_retaddr~0_combout\,
	datad => \cpu|Equal101~1_combout\,
	combout => \cpu|Equal101~6_combout\);

-- Location: LCFF_X24_Y17_N11
\cpu|R_ctrl_wrctl_inst\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|Equal101~6_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|R_ctrl_wrctl_inst~regout\);

-- Location: LCCOMB_X24_Y16_N26
\cpu|E_wrctl_bstatus~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_wrctl_bstatus~0_combout\ = (!\cpu|D_iw\(8) & (\cpu|D_iw\(7) & (\cpu|R_ctrl_wrctl_inst~regout\ & !\cpu|D_iw\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(8),
	datab => \cpu|D_iw\(7),
	datac => \cpu|R_ctrl_wrctl_inst~regout\,
	datad => \cpu|D_iw\(6),
	combout => \cpu|E_wrctl_bstatus~0_combout\);

-- Location: LCCOMB_X24_Y16_N0
\cpu|W_bstatus_reg_inst_nxt~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_bstatus_reg_inst_nxt~0_combout\ = (!\cpu|R_ctrl_break~regout\ & ((\cpu|E_wrctl_bstatus~0_combout\ & (\cpu|E_src1\(0))) # (!\cpu|E_wrctl_bstatus~0_combout\ & ((\cpu|W_bstatus_reg~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1\(0),
	datab => \cpu|R_ctrl_break~regout\,
	datac => \cpu|W_bstatus_reg~regout\,
	datad => \cpu|E_wrctl_bstatus~0_combout\,
	combout => \cpu|W_bstatus_reg_inst_nxt~0_combout\);

-- Location: LCCOMB_X24_Y16_N4
\cpu|W_bstatus_reg_inst_nxt~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_bstatus_reg_inst_nxt~1_combout\ = (\cpu|W_bstatus_reg_inst_nxt~0_combout\) # ((\cpu|W_status_reg_pie~regout\ & \cpu|R_ctrl_break~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|W_status_reg_pie~regout\,
	datac => \cpu|R_ctrl_break~regout\,
	datad => \cpu|W_bstatus_reg_inst_nxt~0_combout\,
	combout => \cpu|W_bstatus_reg_inst_nxt~1_combout\);

-- Location: LCFF_X24_Y16_N5
\cpu|W_bstatus_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|W_bstatus_reg_inst_nxt~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu|E_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|W_bstatus_reg~regout\);

-- Location: LCCOMB_X24_Y16_N24
\cpu|W_status_reg_pie_inst_nxt~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_status_reg_pie_inst_nxt~3_combout\ = (\cpu|E_wrctl_status~0_combout\ & ((\cpu|E_src1\(0)))) # (!\cpu|E_wrctl_status~0_combout\ & (\cpu|W_status_reg_pie~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_wrctl_status~0_combout\,
	datab => \cpu|W_status_reg_pie~regout\,
	datad => \cpu|E_src1\(0),
	combout => \cpu|W_status_reg_pie_inst_nxt~3_combout\);

-- Location: LCCOMB_X24_Y16_N14
\cpu|W_status_reg_pie_inst_nxt~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_status_reg_pie_inst_nxt~4_combout\ = (\cpu|Equal101~5_combout\ & (\cpu|D_iw\(14) & (\cpu|W_bstatus_reg~regout\))) # (!\cpu|Equal101~5_combout\ & (((\cpu|W_status_reg_pie_inst_nxt~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(14),
	datab => \cpu|W_bstatus_reg~regout\,
	datac => \cpu|W_status_reg_pie_inst_nxt~3_combout\,
	datad => \cpu|Equal101~5_combout\,
	combout => \cpu|W_status_reg_pie_inst_nxt~4_combout\);

-- Location: LCCOMB_X24_Y16_N12
\cpu|W_status_reg_pie_inst_nxt~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_status_reg_pie_inst_nxt~5_combout\ = (\cpu|W_status_reg_pie_inst_nxt~4_combout\) # ((!\cpu|D_iw\(14) & (\cpu|W_estatus_reg~regout\ & \cpu|Equal101~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(14),
	datab => \cpu|W_estatus_reg~regout\,
	datac => \cpu|W_status_reg_pie_inst_nxt~4_combout\,
	datad => \cpu|Equal101~5_combout\,
	combout => \cpu|W_status_reg_pie_inst_nxt~5_combout\);

-- Location: LCCOMB_X24_Y16_N2
\cpu|W_status_reg_pie_inst_nxt~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_status_reg_pie_inst_nxt~6_combout\ = (!\cpu|R_ctrl_exception~regout\ & (!\cpu|R_ctrl_break~regout\ & (!\cpu|R_ctrl_crst~regout\ & \cpu|W_status_reg_pie_inst_nxt~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_ctrl_exception~regout\,
	datab => \cpu|R_ctrl_break~regout\,
	datac => \cpu|R_ctrl_crst~regout\,
	datad => \cpu|W_status_reg_pie_inst_nxt~5_combout\,
	combout => \cpu|W_status_reg_pie_inst_nxt~6_combout\);

-- Location: LCFF_X24_Y16_N3
\cpu|W_status_reg_pie\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|W_status_reg_pie_inst_nxt~6_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu|E_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|W_status_reg_pie~regout\);

-- Location: LCCOMB_X24_Y16_N22
\cpu|W_estatus_reg_inst_nxt~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_estatus_reg_inst_nxt~1_combout\ = (!\cpu|R_ctrl_crst~regout\ & ((\cpu|W_estatus_reg_inst_nxt~0_combout\) # ((\cpu|W_status_reg_pie~regout\ & \cpu|R_ctrl_exception~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_estatus_reg_inst_nxt~0_combout\,
	datab => \cpu|W_status_reg_pie~regout\,
	datac => \cpu|R_ctrl_crst~regout\,
	datad => \cpu|R_ctrl_exception~regout\,
	combout => \cpu|W_estatus_reg_inst_nxt~1_combout\);

-- Location: LCFF_X24_Y16_N23
\cpu|W_estatus_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|W_estatus_reg_inst_nxt~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu|E_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|W_estatus_reg~regout\);

-- Location: LCCOMB_X24_Y16_N16
\cpu|E_control_rd_data[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_control_rd_data[0]~0_combout\ = (\cpu|D_iw\(6) & (((\cpu|D_iw\(7))))) # (!\cpu|D_iw\(6) & ((\cpu|D_iw\(7) & ((\cpu|W_bstatus_reg~regout\))) # (!\cpu|D_iw\(7) & (\cpu|W_status_reg_pie~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(6),
	datab => \cpu|W_status_reg_pie~regout\,
	datac => \cpu|W_bstatus_reg~regout\,
	datad => \cpu|D_iw\(7),
	combout => \cpu|E_control_rd_data[0]~0_combout\);

-- Location: LCCOMB_X24_Y16_N8
\cpu|E_control_rd_data[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_control_rd_data[0]~1_combout\ = (!\cpu|D_iw\(8) & ((\cpu|E_control_rd_data[0]~0_combout\ & ((!\cpu|D_iw\(6)))) # (!\cpu|E_control_rd_data[0]~0_combout\ & (\cpu|W_estatus_reg~regout\ & \cpu|D_iw\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(8),
	datab => \cpu|W_estatus_reg~regout\,
	datac => \cpu|E_control_rd_data[0]~0_combout\,
	datad => \cpu|D_iw\(6),
	combout => \cpu|E_control_rd_data[0]~1_combout\);

-- Location: LCFF_X24_Y16_N9
\cpu|W_control_rd_data[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_control_rd_data[0]~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|W_control_rd_data\(0));

-- Location: LCCOMB_X25_Y16_N14
\cpu|W_rf_wr_data[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_rf_wr_data[0]~4_combout\ = (!\cpu|R_ctrl_br_cmp~regout\ & ((\cpu|R_ctrl_rdctl_inst~regout\ & ((\cpu|W_control_rd_data\(0)))) # (!\cpu|R_ctrl_rdctl_inst~regout\ & (\cpu|W_alu_result\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_ctrl_br_cmp~regout\,
	datab => \cpu|R_ctrl_rdctl_inst~regout\,
	datac => \cpu|W_alu_result\(0),
	datad => \cpu|W_control_rd_data\(0),
	combout => \cpu|W_rf_wr_data[0]~4_combout\);

-- Location: LCFF_X22_Y20_N13
\countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre[0]~6_combout\,
	sdata => \countbits_0|contador_bits_1|Add5~3_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \countbits_0|read_bus~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X24_Y20_N0
\width_adapter_003|width_adapter_003|data_reg~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter_003|width_adapter_003|data_reg~4_combout\ = (!\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- (!\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~regout\ & 
-- ((\countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre\(0)) # (\width_adapter_003|width_adapter_003|data_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datab => \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre\(0),
	datac => \width_adapter_003|width_adapter_003|data_reg\(0),
	datad => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~regout\,
	combout => \width_adapter_003|width_adapter_003|data_reg~4_combout\);

-- Location: LCFF_X24_Y20_N1
\width_adapter_003|width_adapter_003|data_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \width_adapter_003|width_adapter_003|data_reg~4_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter_003|width_adapter_003|data_reg\(0));

-- Location: LCCOMB_X24_Y20_N18
\cpu|av_ld_byte0_data_nxt[0]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte0_data_nxt[0]~15_combout\ = (\width_adapter_003|width_adapter_003|out_valid~0_combout\ & ((\width_adapter_003|width_adapter_003|data_reg\(0)) # 
-- ((\countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre\(0) & 
-- !\countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \width_adapter_003|width_adapter_003|out_valid~0_combout\,
	datab => \width_adapter_003|width_adapter_003|data_reg\(0),
	datac => \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre\(0),
	datad => \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \cpu|av_ld_byte0_data_nxt[0]~15_combout\);

-- Location: LCCOMB_X32_Y17_N26
\uart|the_HostSystem_uart_rx|rx_data[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_rx|rx_data[0]~feeder_combout\ = \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(1),
	combout => \uart|the_HostSystem_uart_rx|rx_data[0]~feeder_combout\);

-- Location: LCFF_X32_Y17_N27
\uart|the_HostSystem_uart_rx|rx_data[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_rx|rx_data[0]~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \uart|the_HostSystem_uart_rx|got_new_char~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_rx|rx_data\(0));

-- Location: LCFF_X31_Y17_N3
\uart|the_HostSystem_uart_regs|control_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \cpu|d_writedata\(0),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \uart|the_HostSystem_uart_regs|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_regs|control_reg\(0));

-- Location: LCFF_X33_Y17_N3
\uart|the_HostSystem_uart_regs|tx_data[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \cpu|d_writedata\(0),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \uart|the_HostSystem_uart_tx|tx_wr_strobe_onset~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_regs|tx_data\(0));

-- Location: LCCOMB_X31_Y17_N2
\uart|the_HostSystem_uart_regs|selected_read_data[0]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_regs|selected_read_data[0]~10_combout\ = (\cpu|W_alu_result\(3) & (((\uart|the_HostSystem_uart_regs|control_reg\(0))) # (!\cpu|W_alu_result\(2)))) # (!\cpu|W_alu_result\(3) & (\cpu|W_alu_result\(2) & 
-- ((\uart|the_HostSystem_uart_regs|tx_data\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_alu_result\(3),
	datab => \cpu|W_alu_result\(2),
	datac => \uart|the_HostSystem_uart_regs|control_reg\(0),
	datad => \uart|the_HostSystem_uart_regs|tx_data\(0),
	combout => \uart|the_HostSystem_uart_regs|selected_read_data[0]~10_combout\);

-- Location: LCCOMB_X31_Y17_N12
\uart|the_HostSystem_uart_regs|selected_read_data[0]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_regs|selected_read_data[0]~11_combout\ = (!\cpu|W_alu_result\(4) & ((\cpu|W_alu_result\(2) & ((\uart|the_HostSystem_uart_regs|selected_read_data[0]~10_combout\))) # (!\cpu|W_alu_result\(2) & 
-- (\uart|the_HostSystem_uart_rx|rx_data\(0) & !\uart|the_HostSystem_uart_regs|selected_read_data[0]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_alu_result\(4),
	datab => \cpu|W_alu_result\(2),
	datac => \uart|the_HostSystem_uart_rx|rx_data\(0),
	datad => \uart|the_HostSystem_uart_regs|selected_read_data[0]~10_combout\,
	combout => \uart|the_HostSystem_uart_regs|selected_read_data[0]~11_combout\);

-- Location: LCFF_X31_Y17_N13
\uart|the_HostSystem_uart_regs|readdata[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_regs|selected_read_data[0]~11_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_regs|readdata\(0));

-- Location: LCFF_X25_Y18_N29
\uart_s1_translator|uart_s1_translator|av_readdata_pre[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \uart|the_HostSystem_uart_regs|readdata\(0),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_s1_translator|uart_s1_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X25_Y18_N28
\cpu|av_ld_byte0_data_nxt[0]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte0_data_nxt[0]~16_combout\ = (\rsp_xbar_demux_001|src0_valid~combout\ & ((\width_adapter_001|width_adapter_001|out_data\(0)) # ((\uart_s1_translator|uart_s1_translator|read_latency_shift_reg\(0) & 
-- \uart_s1_translator|uart_s1_translator|av_readdata_pre\(0))))) # (!\rsp_xbar_demux_001|src0_valid~combout\ & (\uart_s1_translator|uart_s1_translator|read_latency_shift_reg\(0) & (\uart_s1_translator|uart_s1_translator|av_readdata_pre\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_demux_001|src0_valid~combout\,
	datab => \uart_s1_translator|uart_s1_translator|read_latency_shift_reg\(0),
	datac => \uart_s1_translator|uart_s1_translator|av_readdata_pre\(0),
	datad => \width_adapter_001|width_adapter_001|out_data\(0),
	combout => \cpu|av_ld_byte0_data_nxt[0]~16_combout\);

-- Location: LCCOMB_X24_Y18_N6
\cpu|av_ld_byte0_data_nxt[0]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte0_data_nxt[0]~17_combout\ = (\cpu|av_ld_rshift8~1_combout\ & (((\cpu|av_ld_byte0_data_nxt[0]~15_combout\) # (\cpu|av_ld_byte0_data_nxt[0]~16_combout\)))) # (!\cpu|av_ld_rshift8~1_combout\ & (\cpu|av_ld_byte1_data\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|av_ld_rshift8~1_combout\,
	datab => \cpu|av_ld_byte1_data\(0),
	datac => \cpu|av_ld_byte0_data_nxt[0]~15_combout\,
	datad => \cpu|av_ld_byte0_data_nxt[0]~16_combout\,
	combout => \cpu|av_ld_byte0_data_nxt[0]~17_combout\);

-- Location: LCFF_X24_Y18_N7
\cpu|av_ld_byte0_data[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|av_ld_byte0_data_nxt[0]~17_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu|av_ld_byte0_data[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|av_ld_byte0_data\(0));

-- Location: LCCOMB_X25_Y16_N8
\cpu|W_rf_wr_data[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_rf_wr_data[0]~5_combout\ = (\cpu|R_ctrl_ld~regout\ & (((\cpu|av_ld_byte0_data\(0))))) # (!\cpu|R_ctrl_ld~regout\ & ((\cpu|W_rf_wr_data[0]~3_combout\) # ((\cpu|W_rf_wr_data[0]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_rf_wr_data[0]~3_combout\,
	datab => \cpu|W_rf_wr_data[0]~4_combout\,
	datac => \cpu|av_ld_byte0_data\(0),
	datad => \cpu|R_ctrl_ld~regout\,
	combout => \cpu|W_rf_wr_data[0]~5_combout\);

-- Location: LCCOMB_X28_Y14_N2
\cpu|E_src1[3]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_src1[3]~1_combout\ = (\cpu|R_src1~40_combout\ & ((\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(3)))) # (!\cpu|R_src1~40_combout\ & (\cpu|D_iw\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(7),
	datab => \cpu|R_src1~40_combout\,
	datad => \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(3),
	combout => \cpu|E_src1[3]~1_combout\);

-- Location: LCFF_X28_Y14_N3
\cpu|E_src1[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_src1[3]~1_combout\,
	sdata => \cpu|F_pc_plus_one[1]~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|R_src1~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src1\(3));

-- Location: LCCOMB_X29_Y17_N12
\cpu|F_pc[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|F_pc[1]~0_combout\ = (\cpu|E_alu_sub~regout\ & ((\cpu|Add1~6_combout\))) # (!\cpu|E_alu_sub~regout\ & (\cpu|Add2~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|Add2~6_combout\,
	datac => \cpu|E_alu_sub~regout\,
	datad => \cpu|Add1~6_combout\,
	combout => \cpu|F_pc[1]~0_combout\);

-- Location: LCCOMB_X29_Y17_N20
\cpu|F_pc[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|F_pc[1]~feeder_combout\ = \cpu|F_pc[1]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|F_pc[1]~0_combout\,
	combout => \cpu|F_pc[1]~feeder_combout\);

-- Location: LCFF_X29_Y17_N21
\cpu|F_pc[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|F_pc[1]~feeder_combout\,
	sdata => \cpu|F_pc_plus_one[1]~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu|W_status_reg_pie_inst_nxt~2_combout\,
	sload => \cpu|F_pc_sel_nxt.10~0_combout\,
	ena => \cpu|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|F_pc\(1));

-- Location: LCCOMB_X27_Y17_N30
\cmd_xbar_mux_001|src_data[39]\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_data\(39) = (\cmd_xbar_mux_001|saved_grant\(1) & ((\cpu|F_pc\(1)) # ((\cmd_xbar_mux_001|saved_grant\(0) & \cpu|W_alu_result\(3))))) # (!\cmd_xbar_mux_001|saved_grant\(1) & (((\cmd_xbar_mux_001|saved_grant\(0) & 
-- \cpu|W_alu_result\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|saved_grant\(1),
	datab => \cpu|F_pc\(1),
	datac => \cmd_xbar_mux_001|saved_grant\(0),
	datad => \cpu|W_alu_result\(3),
	combout => \cmd_xbar_mux_001|src_data\(39));

-- Location: LCCOMB_X27_Y18_N14
\width_adapter_001|width_adapter_001|out_data[3]\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter_001|width_adapter_001|out_data\(3) = (\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]~regout\ & ((\memory|the_altsyncram|auto_generated|q_a\(35)) # 
-- ((\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\ & \memory|the_altsyncram|auto_generated|q_a\(3))))) # 
-- (!\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]~regout\ & 
-- (\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\ & ((\memory|the_altsyncram|auto_generated|q_a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]~regout\,
	datab => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\,
	datac => \memory|the_altsyncram|auto_generated|q_a\(35),
	datad => \memory|the_altsyncram|auto_generated|q_a\(3),
	combout => \width_adapter_001|width_adapter_001|out_data\(3));

-- Location: LCFF_X27_Y18_N9
\cpu|D_iw[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \width_adapter_001|width_adapter_001|out_data\(3),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|D_iw\(3));

-- Location: LCCOMB_X29_Y20_N4
\cpu|E_mem_byte_en[0]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_mem_byte_en[0]~7_combout\ = (\cpu|D_iw\(4)) # ((!\cpu|E_arith_result[1]~4_combout\ & ((\cpu|D_iw\(3)) # (!\cpu|E_arith_result[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_arith_result[0]~3_combout\,
	datab => \cpu|D_iw\(4),
	datac => \cpu|D_iw\(3),
	datad => \cpu|E_arith_result[1]~4_combout\,
	combout => \cpu|E_mem_byte_en[0]~7_combout\);

-- Location: LCFF_X29_Y20_N5
\cpu|d_byteenable[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_mem_byte_en[0]~7_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|d_byteenable\(0));

-- Location: LCCOMB_X23_Y18_N26
\width_adapter|width_adapter|out_byteen_field~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|out_byteen_field~6_combout\ = (\cmd_xbar_mux_001|saved_grant\(1)) # ((\cmd_xbar_mux_001|saved_grant\(0) & \cpu|d_byteenable\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cmd_xbar_mux_001|saved_grant\(0),
	datac => \cpu|d_byteenable\(0),
	datad => \cmd_xbar_mux_001|saved_grant\(1),
	combout => \width_adapter|width_adapter|out_byteen_field~6_combout\);

-- Location: LCCOMB_X23_Y18_N20
\width_adapter|width_adapter|byteen_reg~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|byteen_reg~3_combout\ = (!\cmd_xbar_mux_001|src_payload\(0) & ((\width_adapter|width_adapter|byteen_reg\(4)) # ((\cmd_xbar_mux_001|src_data\(38) & \width_adapter|width_adapter|out_byteen_field~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|src_data\(38),
	datab => \width_adapter|width_adapter|out_byteen_field~6_combout\,
	datac => \width_adapter|width_adapter|byteen_reg\(4),
	datad => \cmd_xbar_mux_001|src_payload\(0),
	combout => \width_adapter|width_adapter|byteen_reg~3_combout\);

-- Location: LCFF_X23_Y18_N21
\width_adapter|width_adapter|byteen_reg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \width_adapter|width_adapter|byteen_reg~3_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \width_adapter|width_adapter|always8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter|width_adapter|byteen_reg\(4));

-- Location: LCCOMB_X23_Y18_N0
\width_adapter|width_adapter|out_byteen_field~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|out_byteen_field~7_combout\ = (\width_adapter|width_adapter|byteen_reg\(4)) # ((\width_adapter|width_adapter|out_byteen_field~6_combout\ & \cmd_xbar_mux_001|src_data\(38)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \width_adapter|width_adapter|out_byteen_field~6_combout\,
	datac => \width_adapter|width_adapter|byteen_reg\(4),
	datad => \cmd_xbar_mux_001|src_data\(38),
	combout => \width_adapter|width_adapter|out_byteen_field~7_combout\);

-- Location: LCCOMB_X31_Y19_N28
\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3_combout\ = 
-- (\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]~regout\)) # 
-- (!\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & ((\width_adapter|width_adapter|out_byteen_field~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]~regout\,
	datab => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \width_adapter|width_adapter|out_byteen_field~7_combout\,
	combout => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3_combout\);

-- Location: LCFF_X31_Y19_N27
\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]~regout\);

-- Location: LCCOMB_X25_Y19_N20
\width_adapter_001|width_adapter_001|out_data[5]\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter_001|width_adapter_001|out_data\(5) = (\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\ & ((\memory|the_altsyncram|auto_generated|q_a\(5)) # 
-- ((\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]~regout\ & \memory|the_altsyncram|auto_generated|q_a\(37))))) # 
-- (!\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\ & 
-- (\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]~regout\ & (\memory|the_altsyncram|auto_generated|q_a\(37))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\,
	datab => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]~regout\,
	datac => \memory|the_altsyncram|auto_generated|q_a\(37),
	datad => \memory|the_altsyncram|auto_generated|q_a\(5),
	combout => \width_adapter_001|width_adapter_001|out_data\(5));

-- Location: LCCOMB_X25_Y19_N6
\cpu|D_iw[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_iw[5]~feeder_combout\ = \width_adapter_001|width_adapter_001|out_data\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \width_adapter_001|width_adapter_001|out_data\(5),
	combout => \cpu|D_iw[5]~feeder_combout\);

-- Location: LCFF_X25_Y19_N7
\cpu|D_iw[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|D_iw[5]~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|D_iw\(5));

-- Location: LCCOMB_X24_Y15_N18
\cpu|Equal2~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Equal2~5_combout\ = (\cpu|D_iw\(5) & (!\cpu|D_iw\(2) & \cpu|Equal2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|D_iw\(5),
	datac => \cpu|D_iw\(2),
	datad => \cpu|Equal2~0_combout\,
	combout => \cpu|Equal2~5_combout\);

-- Location: LCCOMB_X24_Y15_N30
\cpu|D_ctrl_force_src2_zero~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_force_src2_zero~0_combout\ = (\cpu|D_iw\(15) & ((\cpu|D_iw\(13) & (!\cpu|D_iw\(14))) # (!\cpu|D_iw\(13) & ((!\cpu|D_iw\(16)))))) # (!\cpu|D_iw\(15) & (\cpu|D_iw\(13) & ((!\cpu|D_iw\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100001101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(15),
	datab => \cpu|D_iw\(13),
	datac => \cpu|D_iw\(14),
	datad => \cpu|D_iw\(16),
	combout => \cpu|D_ctrl_force_src2_zero~0_combout\);

-- Location: LCCOMB_X24_Y15_N4
\cpu|D_ctrl_force_src2_zero~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_force_src2_zero~1_combout\ = (\cpu|D_ctrl_force_src2_zero~0_combout\ & ((\cpu|D_iw\(11)) # (\cpu|D_iw\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|D_ctrl_force_src2_zero~0_combout\,
	datac => \cpu|D_iw\(11),
	datad => \cpu|D_iw\(16),
	combout => \cpu|D_ctrl_force_src2_zero~1_combout\);

-- Location: LCCOMB_X24_Y18_N28
\cpu|Equal2~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Equal2~10_combout\ = (!\cpu|D_iw\(3) & (!\cpu|D_iw\(1) & (!\cpu|D_iw\(4) & \cpu|D_iw\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(3),
	datab => \cpu|D_iw\(1),
	datac => \cpu|D_iw\(4),
	datad => \cpu|D_iw\(0),
	combout => \cpu|Equal2~10_combout\);

-- Location: LCCOMB_X24_Y18_N20
\cpu|Equal2~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Equal2~12_combout\ = (\cpu|Equal2~10_combout\ & (!\cpu|D_iw\(5) & !\cpu|D_iw\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|Equal2~10_combout\,
	datac => \cpu|D_iw\(5),
	datad => \cpu|D_iw\(2),
	combout => \cpu|Equal2~12_combout\);

-- Location: LCCOMB_X24_Y15_N2
\cpu|D_ctrl_force_src2_zero~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_force_src2_zero~2_combout\ = (\cpu|Equal2~12_combout\) # ((!\cpu|D_iw\(12) & (\cpu|Equal2~5_combout\ & \cpu|D_ctrl_force_src2_zero~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(12),
	datab => \cpu|Equal2~5_combout\,
	datac => \cpu|D_ctrl_force_src2_zero~1_combout\,
	datad => \cpu|Equal2~12_combout\,
	combout => \cpu|D_ctrl_force_src2_zero~2_combout\);

-- Location: LCCOMB_X24_Y19_N2
\cpu|D_ctrl_force_src2_zero~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_force_src2_zero~3_combout\ = (!\cpu|D_ctrl_implicit_dst_retaddr~0_combout\ & (\cpu|D_ctrl_exception~3_combout\ & ((!\cpu|D_ctrl_retaddr~0_combout\) # (!\cpu|D_ctrl_retaddr~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_ctrl_retaddr~1_combout\,
	datab => \cpu|D_ctrl_implicit_dst_retaddr~0_combout\,
	datac => \cpu|D_ctrl_exception~3_combout\,
	datad => \cpu|D_ctrl_retaddr~0_combout\,
	combout => \cpu|D_ctrl_force_src2_zero~3_combout\);

-- Location: LCCOMB_X25_Y19_N28
\cpu|D_ctrl_force_src2_zero~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_force_src2_zero~4_combout\ = (\cpu|Equal101~5_combout\) # ((\cpu|D_ctrl_force_src2_zero~2_combout\) # (!\cpu|D_ctrl_force_src2_zero~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Equal101~5_combout\,
	datac => \cpu|D_ctrl_force_src2_zero~2_combout\,
	datad => \cpu|D_ctrl_force_src2_zero~3_combout\,
	combout => \cpu|D_ctrl_force_src2_zero~4_combout\);

-- Location: LCFF_X25_Y19_N29
\cpu|R_ctrl_force_src2_zero\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|D_ctrl_force_src2_zero~4_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|R_ctrl_force_src2_zero~regout\);

-- Location: LCCOMB_X28_Y15_N2
\cpu|R_src2_lo~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|R_src2_lo~0_combout\ = (\cpu|R_ctrl_force_src2_zero~regout\) # (\cpu|R_ctrl_hi_imm16~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu|R_ctrl_force_src2_zero~regout\,
	datad => \cpu|R_ctrl_hi_imm16~regout\,
	combout => \cpu|R_src2_lo~0_combout\);

-- Location: LCCOMB_X28_Y14_N0
\cpu|R_src2_lo[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|R_src2_lo[0]~3_combout\ = (!\cpu|R_src2_lo~0_combout\ & ((\cpu|R_src2_use_imm~regout\ & ((\cpu|D_iw\(6)))) # (!\cpu|R_src2_use_imm~regout\ & (\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	datab => \cpu|R_src2_lo~0_combout\,
	datac => \cpu|R_src2_use_imm~regout\,
	datad => \cpu|D_iw\(6),
	combout => \cpu|R_src2_lo[0]~3_combout\);

-- Location: LCFF_X28_Y14_N1
\cpu|E_src2[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|R_src2_lo[0]~3_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src2\(0));

-- Location: LCFF_X29_Y19_N3
\cpu|E_shift_rot_cnt[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_shift_rot_cnt[0]~5_combout\,
	sdata => \cpu|E_src2\(0),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_shift_rot_cnt\(0));

-- Location: LCCOMB_X29_Y19_N4
\cpu|E_shift_rot_cnt[1]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_cnt[1]~7_combout\ = (\cpu|E_shift_rot_cnt\(1) & (\cpu|E_shift_rot_cnt[0]~6\ & VCC)) # (!\cpu|E_shift_rot_cnt\(1) & (!\cpu|E_shift_rot_cnt[0]~6\))
-- \cpu|E_shift_rot_cnt[1]~8\ = CARRY((!\cpu|E_shift_rot_cnt\(1) & !\cpu|E_shift_rot_cnt[0]~6\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cpu|E_shift_rot_cnt\(1),
	datad => VCC,
	cin => \cpu|E_shift_rot_cnt[0]~6\,
	combout => \cpu|E_shift_rot_cnt[1]~7_combout\,
	cout => \cpu|E_shift_rot_cnt[1]~8\);

-- Location: LCFF_X29_Y19_N5
\cpu|E_shift_rot_cnt[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_shift_rot_cnt[1]~7_combout\,
	sdata => \cpu|E_src2\(1),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_shift_rot_cnt\(1));

-- Location: LCFF_X29_Y19_N9
\cpu|E_shift_rot_cnt[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_shift_rot_cnt[3]~11_combout\,
	sdata => \cpu|E_src2\(3),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_shift_rot_cnt\(3));

-- Location: LCCOMB_X29_Y19_N30
\cpu|E_shift_rot_done~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_done~0_combout\ = (!\cpu|E_shift_rot_cnt\(2) & (!\cpu|E_shift_rot_cnt\(1) & (!\cpu|E_new_inst~regout\ & !\cpu|E_shift_rot_cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_shift_rot_cnt\(2),
	datab => \cpu|E_shift_rot_cnt\(1),
	datac => \cpu|E_new_inst~regout\,
	datad => \cpu|E_shift_rot_cnt\(0),
	combout => \cpu|E_shift_rot_done~0_combout\);

-- Location: LCCOMB_X29_Y19_N20
\cpu|E_shift_rot_done\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_done~combout\ = (!\cpu|E_shift_rot_cnt\(4) & (!\cpu|E_shift_rot_cnt\(3) & \cpu|E_shift_rot_done~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_shift_rot_cnt\(4),
	datac => \cpu|E_shift_rot_cnt\(3),
	datad => \cpu|E_shift_rot_done~0_combout\,
	combout => \cpu|E_shift_rot_done~combout\);

-- Location: LCCOMB_X30_Y19_N4
\cpu|E_ld_stall~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_ld_stall~0_combout\ = (\cpu|E_new_inst~regout\ & \cpu|R_ctrl_ld~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu|E_new_inst~regout\,
	datad => \cpu|R_ctrl_ld~regout\,
	combout => \cpu|E_ld_stall~0_combout\);

-- Location: LCCOMB_X29_Y19_N18
\cpu|E_stall~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_stall~0_combout\ = (\cpu|E_ld_stall~0_combout\) # ((\cpu|R_ctrl_shift_rot~regout\ & (\cpu|E_valid~regout\ & !\cpu|E_shift_rot_done~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_ctrl_shift_rot~regout\,
	datab => \cpu|E_valid~regout\,
	datac => \cpu|E_shift_rot_done~combout\,
	datad => \cpu|E_ld_stall~0_combout\,
	combout => \cpu|E_stall~0_combout\);

-- Location: LCCOMB_X30_Y18_N16
\cpu|E_valid~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_valid~0_combout\ = (\cpu|R_valid~regout\) # ((\cpu|E_stall~0_combout\) # ((\cpu|d_write_nxt~combout\) # (\cpu|E_ld_stall~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_valid~regout\,
	datab => \cpu|E_stall~0_combout\,
	datac => \cpu|d_write_nxt~combout\,
	datad => \cpu|E_ld_stall~2_combout\,
	combout => \cpu|E_valid~0_combout\);

-- Location: LCFF_X30_Y18_N17
\cpu|E_valid\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_valid~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_valid~regout\);

-- Location: LCCOMB_X28_Y16_N14
\cpu|R_src1~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|R_src1~40_combout\ = (!\cpu|E_valid~regout\) # (!\cpu|R_ctrl_jmp_direct~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_ctrl_jmp_direct~regout\,
	datac => \cpu|E_valid~regout\,
	combout => \cpu|R_src1~40_combout\);

-- Location: LCCOMB_X28_Y14_N4
\cpu|E_src1[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_src1[2]~2_combout\ = (\cpu|R_src1~40_combout\ & (\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(2))) # (!\cpu|R_src1~40_combout\ & ((\cpu|D_iw\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(2),
	datab => \cpu|R_src1~40_combout\,
	datad => \cpu|D_iw\(6),
	combout => \cpu|E_src1[2]~2_combout\);

-- Location: LCFF_X28_Y14_N5
\cpu|E_src1[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_src1[2]~2_combout\,
	sdata => \cpu|F_pc_plus_one[0]~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|R_src1~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src1\(2));

-- Location: LCCOMB_X29_Y17_N22
\cpu|E_arith_result[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_arith_result[2]~0_combout\ = (\cpu|E_alu_sub~regout\ & ((\cpu|Add1~4_combout\))) # (!\cpu|E_alu_sub~regout\ & (\cpu|Add2~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_alu_sub~regout\,
	datab => \cpu|Add2~4_combout\,
	datad => \cpu|Add1~4_combout\,
	combout => \cpu|E_arith_result[2]~0_combout\);

-- Location: LCCOMB_X29_Y18_N4
\cpu|W_alu_result[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_alu_result[2]~2_combout\ = (\cpu|R_ctrl_logic~regout\ & (\cpu|E_logic_result[2]~0_combout\)) # (!\cpu|R_ctrl_logic~regout\ & ((\cpu|E_arith_result[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_logic_result[2]~0_combout\,
	datab => \cpu|E_arith_result[2]~0_combout\,
	datad => \cpu|R_ctrl_logic~regout\,
	combout => \cpu|W_alu_result[2]~2_combout\);

-- Location: LCFF_X29_Y18_N5
\cpu|W_alu_result[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|W_alu_result[2]~2_combout\,
	sdata => \cpu|E_shift_rot_result\(2),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu|E_alu_result~36_combout\,
	sload => \cpu|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|W_alu_result\(2));

-- Location: LCCOMB_X27_Y17_N24
\cpu|F_pc_no_crst_nxt[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|F_pc_no_crst_nxt[0]~0_combout\ = (!\cpu|W_status_reg_pie_inst_nxt~2_combout\ & ((\cpu|F_pc_sel_nxt~0_combout\ & ((\cpu|E_arith_result[2]~0_combout\))) # (!\cpu|F_pc_sel_nxt~0_combout\ & (\cpu|F_pc_plus_one[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|F_pc_sel_nxt~0_combout\,
	datab => \cpu|F_pc_plus_one[0]~0_combout\,
	datac => \cpu|W_status_reg_pie_inst_nxt~2_combout\,
	datad => \cpu|E_arith_result[2]~0_combout\,
	combout => \cpu|F_pc_no_crst_nxt[0]~0_combout\);

-- Location: LCFF_X27_Y17_N25
\cpu|F_pc[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|F_pc_no_crst_nxt[0]~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|F_pc\(0));

-- Location: LCCOMB_X24_Y18_N10
\cmd_xbar_mux_001|src_data[38]\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_data\(38) = (\cmd_xbar_mux_001|saved_grant\(1) & ((\cpu|F_pc\(0)) # ((\cpu|W_alu_result\(2) & \cmd_xbar_mux_001|saved_grant\(0))))) # (!\cmd_xbar_mux_001|saved_grant\(1) & (\cpu|W_alu_result\(2) & 
-- (\cmd_xbar_mux_001|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|saved_grant\(1),
	datab => \cpu|W_alu_result\(2),
	datac => \cmd_xbar_mux_001|saved_grant\(0),
	datad => \cpu|F_pc\(0),
	combout => \cmd_xbar_mux_001|src_data\(38));

-- Location: LCCOMB_X27_Y16_N2
\width_adapter|width_adapter|byteen_reg~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|byteen_reg~2_combout\ = (!\cmd_xbar_mux_001|src_payload\(0) & ((\width_adapter|width_adapter|byteen_reg\(5)) # ((\width_adapter|width_adapter|out_byteen_field~4_combout\ & \cmd_xbar_mux_001|src_data\(38)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \width_adapter|width_adapter|out_byteen_field~4_combout\,
	datab => \cmd_xbar_mux_001|src_payload\(0),
	datac => \width_adapter|width_adapter|byteen_reg\(5),
	datad => \cmd_xbar_mux_001|src_data\(38),
	combout => \width_adapter|width_adapter|byteen_reg~2_combout\);

-- Location: LCFF_X27_Y16_N3
\width_adapter|width_adapter|byteen_reg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \width_adapter|width_adapter|byteen_reg~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \width_adapter|width_adapter|always8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \width_adapter|width_adapter|byteen_reg\(5));

-- Location: LCCOMB_X27_Y16_N30
\width_adapter|width_adapter|out_byteen_field~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|out_byteen_field~5_combout\ = (\width_adapter|width_adapter|byteen_reg\(5)) # ((\width_adapter|width_adapter|out_byteen_field~4_combout\ & \cmd_xbar_mux_001|src_data\(38)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \width_adapter|width_adapter|byteen_reg\(5),
	datac => \width_adapter|width_adapter|out_byteen_field~4_combout\,
	datad => \cmd_xbar_mux_001|src_data\(38),
	combout => \width_adapter|width_adapter|out_byteen_field~5_combout\);

-- Location: LCCOMB_X31_Y19_N8
\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\ = 
-- (\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]~regout\)) # 
-- (!\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & ((\width_adapter|width_adapter|out_byteen_field~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]~regout\,
	datab => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \width_adapter|width_adapter|out_byteen_field~5_combout\,
	combout => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\);

-- Location: LCFF_X31_Y19_N13
\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]~regout\);

-- Location: LCCOMB_X27_Y19_N0
\width_adapter_001|width_adapter_001|out_data[14]\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter_001|width_adapter_001|out_data\(14) = (\memory|the_altsyncram|auto_generated|q_a\(46) & ((\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]~regout\) # 
-- ((\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]~regout\ & \memory|the_altsyncram|auto_generated|q_a\(14))))) # (!\memory|the_altsyncram|auto_generated|q_a\(46) & 
-- (((\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]~regout\ & \memory|the_altsyncram|auto_generated|q_a\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|q_a\(46),
	datab => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]~regout\,
	datac => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]~regout\,
	datad => \memory|the_altsyncram|auto_generated|q_a\(14),
	combout => \width_adapter_001|width_adapter_001|out_data\(14));

-- Location: LCCOMB_X27_Y19_N2
\cpu|D_iw[14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_iw[14]~feeder_combout\ = \width_adapter_001|width_adapter_001|out_data\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \width_adapter_001|width_adapter_001|out_data\(14),
	combout => \cpu|D_iw[14]~feeder_combout\);

-- Location: LCFF_X27_Y19_N3
\cpu|D_iw[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|D_iw[14]~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|D_iw\(14));

-- Location: LCCOMB_X29_Y15_N6
\cpu|D_logic_op[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_logic_op[0]~1_combout\ = (\cpu|D_ctrl_alu_force_xor~8_combout\) # ((\cpu|Equal2~5_combout\ & ((\cpu|D_iw\(14)))) # (!\cpu|Equal2~5_combout\ & (\cpu|D_iw\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(3),
	datab => \cpu|D_iw\(14),
	datac => \cpu|Equal2~5_combout\,
	datad => \cpu|D_ctrl_alu_force_xor~8_combout\,
	combout => \cpu|D_logic_op[0]~1_combout\);

-- Location: LCFF_X29_Y15_N7
\cpu|R_logic_op[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|D_logic_op[0]~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|R_logic_op\(0));

-- Location: LCCOMB_X27_Y14_N10
\cpu|R_src2_lo[6]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|R_src2_lo[6]~14_combout\ = (!\cpu|R_src2_lo~0_combout\ & ((\cpu|R_src2_use_imm~regout\ & (\cpu|D_iw\(12))) # (!\cpu|R_src2_use_imm~regout\ & ((\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_src2_lo~0_combout\,
	datab => \cpu|D_iw\(12),
	datac => \cpu|R_src2_use_imm~regout\,
	datad => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	combout => \cpu|R_src2_lo[6]~14_combout\);

-- Location: LCFF_X29_Y14_N13
\cpu|E_src2[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \cpu|R_src2_lo[6]~14_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src2\(6));

-- Location: LCCOMB_X29_Y14_N12
\cpu|E_logic_result[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_logic_result[6]~12_combout\ = (\cpu|E_src2\(6) & (\cpu|R_logic_op\(1) $ (((\cpu|R_logic_op\(0) & \cpu|E_src1\(6)))))) # (!\cpu|E_src2\(6) & ((\cpu|R_logic_op\(1) & ((\cpu|E_src1\(6)))) # (!\cpu|R_logic_op\(1) & (!\cpu|R_logic_op\(0) & 
-- !\cpu|E_src1\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_logic_op\(1),
	datab => \cpu|R_logic_op\(0),
	datac => \cpu|E_src2\(6),
	datad => \cpu|E_src1\(6),
	combout => \cpu|E_logic_result[6]~12_combout\);

-- Location: LCCOMB_X28_Y18_N18
\cpu|W_alu_result[6]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_alu_result[6]~10_combout\ = (\cpu|R_ctrl_logic~regout\ & ((\cpu|E_logic_result[6]~12_combout\))) # (!\cpu|R_ctrl_logic~regout\ & (\cpu|F_pc[4]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|F_pc[4]~2_combout\,
	datab => \cpu|E_logic_result[6]~12_combout\,
	datad => \cpu|R_ctrl_logic~regout\,
	combout => \cpu|W_alu_result[6]~10_combout\);

-- Location: LCFF_X28_Y18_N19
\cpu|W_alu_result[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|W_alu_result[6]~10_combout\,
	sdata => \cpu|E_shift_rot_result\(6),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu|E_alu_result~36_combout\,
	sload => \cpu|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|W_alu_result\(6));

-- Location: LCCOMB_X28_Y18_N24
\addr_router|Equal1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \addr_router|Equal1~2_combout\ = (!\cpu|W_alu_result\(5) & (!\cpu|W_alu_result\(6) & (\addr_router|Equal1~1_combout\ & \addr_router|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_alu_result\(5),
	datab => \cpu|W_alu_result\(6),
	datac => \addr_router|Equal1~1_combout\,
	datad => \addr_router|Equal1~0_combout\,
	combout => \addr_router|Equal1~2_combout\);

-- Location: LCCOMB_X31_Y18_N28
\cmd_xbar_mux_001|WideOr1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|WideOr1~4_combout\ = (\cmd_xbar_mux_001|saved_grant\(0) & ((\uart|the_HostSystem_uart_rx|rx_rd_strobe_onset~0_combout\) # ((!\cpu_data_master_translator|cpu_data_master_translator|write_accepted~regout\ & 
-- \cpu|the_HostSystem_cpu_test_bench|d_write~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_data_master_translator|cpu_data_master_translator|write_accepted~regout\,
	datab => \cmd_xbar_mux_001|saved_grant\(0),
	datac => \cpu|the_HostSystem_cpu_test_bench|d_write~regout\,
	datad => \uart|the_HostSystem_uart_rx|rx_rd_strobe_onset~0_combout\,
	combout => \cmd_xbar_mux_001|WideOr1~4_combout\);

-- Location: LCCOMB_X31_Y18_N26
\cmd_xbar_mux_001|WideOr1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|WideOr1~combout\ = (\cmd_xbar_mux_001|src_valid~0_combout\) # ((!\addr_router|Equal2~1_combout\ & (!\addr_router|Equal1~2_combout\ & \cmd_xbar_mux_001|WideOr1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr_router|Equal2~1_combout\,
	datab => \cmd_xbar_mux_001|src_valid~0_combout\,
	datac => \addr_router|Equal1~2_combout\,
	datad => \cmd_xbar_mux_001|WideOr1~4_combout\,
	combout => \cmd_xbar_mux_001|WideOr1~combout\);

-- Location: LCCOMB_X32_Y18_N18
\cpu_instruction_master_translator|cpu_instruction_master_translator|read_accepted~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_instruction_master_translator|cpu_instruction_master_translator|read_accepted~0_combout\ = (\cmd_xbar_mux_001|saved_grant\(1) & (!\cpu|i_read~regout\ & ((\memory_s1_translator|memory_s1_translator|read_latency_shift_reg~2_combout\) # 
-- (!\cmd_xbar_mux_001|WideOr1~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|saved_grant\(1),
	datab => \memory_s1_translator|memory_s1_translator|read_latency_shift_reg~2_combout\,
	datac => \cpu|i_read~regout\,
	datad => \cmd_xbar_mux_001|WideOr1~combout\,
	combout => \cpu_instruction_master_translator|cpu_instruction_master_translator|read_accepted~0_combout\);

-- Location: LCCOMB_X32_Y18_N26
\cpu_instruction_master_translator|cpu_instruction_master_translator|read_accepted~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_instruction_master_translator|cpu_instruction_master_translator|read_accepted~1_combout\ = (!\cpu_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\ & 
-- ((\cpu_instruction_master_translator|cpu_instruction_master_translator|read_accepted~regout\) # (\cpu_instruction_master_translator|cpu_instruction_master_translator|read_accepted~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\,
	datac => \cpu_instruction_master_translator|cpu_instruction_master_translator|read_accepted~regout\,
	datad => \cpu_instruction_master_translator|cpu_instruction_master_translator|read_accepted~0_combout\,
	combout => \cpu_instruction_master_translator|cpu_instruction_master_translator|read_accepted~1_combout\);

-- Location: LCFF_X32_Y18_N27
\cpu_instruction_master_translator|cpu_instruction_master_translator|read_accepted\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu_instruction_master_translator|cpu_instruction_master_translator|read_accepted~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_instruction_master_translator|cpu_instruction_master_translator|read_accepted~regout\);

-- Location: LCCOMB_X32_Y18_N8
\cmd_xbar_mux_001|packet_in_progress~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|packet_in_progress~0_combout\ = (\cmd_xbar_mux_001|WideOr1~combout\ & (((!\memory_s1_translator|memory_s1_translator|read_latency_shift_reg~2_combout\)) # (!\cmd_xbar_mux_001|src_payload\(0)))) # (!\cmd_xbar_mux_001|WideOr1~combout\ & 
-- (((\cmd_xbar_mux_001|packet_in_progress~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|src_payload\(0),
	datab => \memory_s1_translator|memory_s1_translator|read_latency_shift_reg~2_combout\,
	datac => \cmd_xbar_mux_001|packet_in_progress~regout\,
	datad => \cmd_xbar_mux_001|WideOr1~combout\,
	combout => \cmd_xbar_mux_001|packet_in_progress~0_combout\);

-- Location: LCFF_X32_Y18_N9
\cmd_xbar_mux_001|packet_in_progress\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cmd_xbar_mux_001|packet_in_progress~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cmd_xbar_mux_001|packet_in_progress~regout\);

-- Location: LCCOMB_X31_Y18_N30
\cmd_xbar_mux_001|update_grant~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|update_grant~0_combout\ = (\cmd_xbar_mux_001|WideOr1~combout\ & (\cmd_xbar_mux_001|src_payload\(0) & (\memory_s1_translator|memory_s1_translator|read_latency_shift_reg~2_combout\))) # (!\cmd_xbar_mux_001|WideOr1~combout\ & 
-- (((!\cmd_xbar_mux_001|packet_in_progress~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|src_payload\(0),
	datab => \memory_s1_translator|memory_s1_translator|read_latency_shift_reg~2_combout\,
	datac => \cmd_xbar_mux_001|packet_in_progress~regout\,
	datad => \cmd_xbar_mux_001|WideOr1~combout\,
	combout => \cmd_xbar_mux_001|update_grant~0_combout\);

-- Location: LCCOMB_X31_Y18_N6
\cmd_xbar_mux_001|arb|top_priority_reg[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|arb|top_priority_reg[0]~2_combout\ = (\cmd_xbar_mux_001|update_grant~0_combout\ & ((\cmd_xbar_demux|src1_valid~combout\) # ((!\cpu|i_read~regout\ & 
-- !\cpu_instruction_master_translator|cpu_instruction_master_translator|read_accepted~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_demux|src1_valid~combout\,
	datab => \cpu|i_read~regout\,
	datac => \cpu_instruction_master_translator|cpu_instruction_master_translator|read_accepted~regout\,
	datad => \cmd_xbar_mux_001|update_grant~0_combout\,
	combout => \cmd_xbar_mux_001|arb|top_priority_reg[0]~2_combout\);

-- Location: LCFF_X31_Y18_N1
\cmd_xbar_mux_001|arb|top_priority_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cmd_xbar_mux_001|arb|top_priority_reg[0]~3_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cmd_xbar_mux_001|arb|top_priority_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cmd_xbar_mux_001|arb|top_priority_reg\(0));

-- Location: LCFF_X31_Y18_N15
\cmd_xbar_mux_001|arb|top_priority_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cmd_xbar_mux_001|arb|grant[0]~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cmd_xbar_mux_001|arb|top_priority_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cmd_xbar_mux_001|arb|top_priority_reg\(1));

-- Location: LCCOMB_X31_Y18_N2
\cmd_xbar_mux_001|arb|grant[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|arb|grant[1]~1_combout\ = (\cpu_instruction_master_translator|cpu_instruction_master_translator|uav_read~0_combout\ & ((\cmd_xbar_mux_001|arb|top_priority_reg\(1)) # ((!\cmd_xbar_demux|src1_valid~combout\ & 
-- !\cmd_xbar_mux_001|arb|top_priority_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_demux|src1_valid~combout\,
	datab => \cmd_xbar_mux_001|arb|top_priority_reg\(0),
	datac => \cmd_xbar_mux_001|arb|top_priority_reg\(1),
	datad => \cpu_instruction_master_translator|cpu_instruction_master_translator|uav_read~0_combout\,
	combout => \cmd_xbar_mux_001|arb|grant[1]~1_combout\);

-- Location: LCFF_X31_Y18_N3
\cmd_xbar_mux_001|saved_grant[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cmd_xbar_mux_001|arb|grant[1]~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cmd_xbar_mux_001|update_grant~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cmd_xbar_mux_001|saved_grant\(1));

-- Location: LCCOMB_X29_Y20_N10
\cpu|E_mem_byte_en[1]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_mem_byte_en[1]~6_combout\ = (\cpu|D_iw\(4)) # ((!\cpu|E_arith_result[1]~4_combout\ & ((\cpu|E_arith_result[0]~3_combout\) # (\cpu|D_iw\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_arith_result[0]~3_combout\,
	datab => \cpu|D_iw\(4),
	datac => \cpu|D_iw\(3),
	datad => \cpu|E_arith_result[1]~4_combout\,
	combout => \cpu|E_mem_byte_en[1]~6_combout\);

-- Location: LCFF_X29_Y20_N11
\cpu|d_byteenable[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_mem_byte_en[1]~6_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|d_byteenable\(1));

-- Location: LCCOMB_X27_Y16_N24
\width_adapter|width_adapter|out_byteen_field~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|out_byteen_field~4_combout\ = (\cmd_xbar_mux_001|saved_grant\(1)) # ((\cmd_xbar_mux_001|saved_grant\(0) & \cpu|d_byteenable\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cmd_xbar_mux_001|saved_grant\(1),
	datac => \cmd_xbar_mux_001|saved_grant\(0),
	datad => \cpu|d_byteenable\(1),
	combout => \width_adapter|width_adapter|out_byteen_field~4_combout\);

-- Location: LCCOMB_X30_Y16_N2
\width_adapter|width_adapter|out_byteen_field~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter|width_adapter|out_byteen_field~10_combout\ = (\width_adapter|width_adapter|byteen_reg\(1)) # ((\width_adapter|width_adapter|out_byteen_field~4_combout\ & !\cmd_xbar_mux_001|src_data\(38)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \width_adapter|width_adapter|byteen_reg\(1),
	datac => \width_adapter|width_adapter|out_byteen_field~4_combout\,
	datad => \cmd_xbar_mux_001|src_data\(38),
	combout => \width_adapter|width_adapter|out_byteen_field~10_combout\);

-- Location: LCCOMB_X31_Y19_N4
\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~6_combout\ = 
-- (\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]~regout\)) # 
-- (!\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & ((\width_adapter|width_adapter|out_byteen_field~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]~regout\,
	datad => \width_adapter|width_adapter|out_byteen_field~10_combout\,
	combout => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~6_combout\);

-- Location: LCFF_X31_Y19_N31
\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~6_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]~regout\);

-- Location: LCCOMB_X31_Y19_N2
\cpu_data_master_translator_avalon_universal_master_0_agent|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_data_master_translator_avalon_universal_master_0_agent|Equal0~1_combout\ = (!\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]~regout\ & 
-- (!\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]~regout\ & 
-- (!\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\ & 
-- !\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]~regout\,
	datab => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]~regout\,
	datac => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\,
	datad => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]~regout\,
	combout => \cpu_data_master_translator_avalon_universal_master_0_agent|Equal0~1_combout\);

-- Location: LCCOMB_X31_Y19_N24
\cpu_data_master_translator_avalon_universal_master_0_agent|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_data_master_translator_avalon_universal_master_0_agent|Equal0~2_combout\ = (\cpu_data_master_translator_avalon_universal_master_0_agent|Equal0~0_combout\ & \cpu_data_master_translator_avalon_universal_master_0_agent|Equal0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_data_master_translator_avalon_universal_master_0_agent|Equal0~0_combout\,
	datad => \cpu_data_master_translator_avalon_universal_master_0_agent|Equal0~1_combout\,
	combout => \cpu_data_master_translator_avalon_universal_master_0_agent|Equal0~2_combout\);

-- Location: LCCOMB_X31_Y19_N10
\cpu_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\ = (\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][109]~regout\ & 
-- (!\cpu_data_master_translator_avalon_universal_master_0_agent|Equal0~2_combout\ & (!\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]~regout\ & 
-- \memory_s1_translator|memory_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][109]~regout\,
	datab => \cpu_data_master_translator_avalon_universal_master_0_agent|Equal0~2_combout\,
	datac => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]~regout\,
	datad => \memory_s1_translator|memory_s1_translator|read_latency_shift_reg\(0),
	combout => \cpu_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\);

-- Location: LCCOMB_X32_Y18_N28
\cpu|i_read_nxt~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|i_read_nxt~0_combout\ = (!\cpu|W_valid~regout\ & ((\cpu_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\) # (\cpu|i_read~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\,
	datac => \cpu|i_read~regout\,
	datad => \cpu|W_valid~regout\,
	combout => \cpu|i_read_nxt~0_combout\);

-- Location: LCFF_X32_Y18_N29
\cpu|i_read\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|i_read_nxt~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|i_read~regout\);

-- Location: LCCOMB_X31_Y18_N18
\cpu_instruction_master_translator|cpu_instruction_master_translator|uav_read~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_instruction_master_translator|cpu_instruction_master_translator|uav_read~0_combout\ = (!\cpu_instruction_master_translator|cpu_instruction_master_translator|read_accepted~regout\ & !\cpu|i_read~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_instruction_master_translator|cpu_instruction_master_translator|read_accepted~regout\,
	datad => \cpu|i_read~regout\,
	combout => \cpu_instruction_master_translator|cpu_instruction_master_translator|uav_read~0_combout\);

-- Location: LCCOMB_X31_Y18_N14
\cmd_xbar_mux_001|arb|grant[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|arb|grant[0]~0_combout\ = (\cmd_xbar_demux|src1_valid~combout\ & (((!\cpu_instruction_master_translator|cpu_instruction_master_translator|uav_read~0_combout\ & \cmd_xbar_mux_001|arb|top_priority_reg\(1))) # 
-- (!\cmd_xbar_mux_001|arb|top_priority_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_demux|src1_valid~combout\,
	datab => \cpu_instruction_master_translator|cpu_instruction_master_translator|uav_read~0_combout\,
	datac => \cmd_xbar_mux_001|arb|top_priority_reg\(1),
	datad => \cmd_xbar_mux_001|arb|top_priority_reg\(0),
	combout => \cmd_xbar_mux_001|arb|grant[0]~0_combout\);

-- Location: LCFF_X31_Y18_N19
\cmd_xbar_mux_001|saved_grant[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \cmd_xbar_mux_001|arb|grant[0]~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \cmd_xbar_mux_001|update_grant~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cmd_xbar_mux_001|saved_grant\(0));

-- Location: LCCOMB_X31_Y18_N20
\memory_s1_translator_avalon_universal_slave_0_agent|memory_s1_translator_avalon_universal_slave_0_agent|m0_read~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \memory_s1_translator_avalon_universal_slave_0_agent|memory_s1_translator_avalon_universal_slave_0_agent|m0_read~0_combout\ = (!\cmd_xbar_mux_001|src_valid~0_combout\ & (((!\uart|the_HostSystem_uart_rx|rx_rd_strobe_onset~0_combout\) # 
-- (!\cmd_xbar_mux_001|saved_grant\(0))) # (!\cmd_xbar_demux|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_demux|src1_valid~combout\,
	datab => \cmd_xbar_mux_001|saved_grant\(0),
	datac => \cmd_xbar_mux_001|src_valid~0_combout\,
	datad => \uart|the_HostSystem_uart_rx|rx_rd_strobe_onset~0_combout\,
	combout => \memory_s1_translator_avalon_universal_slave_0_agent|memory_s1_translator_avalon_universal_slave_0_agent|m0_read~0_combout\);

-- Location: LCCOMB_X32_Y19_N18
\memory_s1_translator|memory_s1_translator|read_latency_shift_reg~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \memory_s1_translator|memory_s1_translator|read_latency_shift_reg~3_combout\ = (!\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\ & !\memory_s1_translator_avalon_universal_slave_0_agent|memory_s1_translator_avalon_universal_slave_0_agent|m0_read~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\,
	datad => \memory_s1_translator_avalon_universal_slave_0_agent|memory_s1_translator_avalon_universal_slave_0_agent|m0_read~0_combout\,
	combout => \memory_s1_translator|memory_s1_translator|read_latency_shift_reg~3_combout\);

-- Location: LCCOMB_X32_Y19_N4
\memory_s1_translator|memory_s1_translator|read_latency_shift_reg[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \memory_s1_translator|memory_s1_translator|read_latency_shift_reg[0]~feeder_combout\ = \memory_s1_translator|memory_s1_translator|read_latency_shift_reg~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memory_s1_translator|memory_s1_translator|read_latency_shift_reg~3_combout\,
	combout => \memory_s1_translator|memory_s1_translator|read_latency_shift_reg[0]~feeder_combout\);

-- Location: LCFF_X32_Y19_N5
\memory_s1_translator|memory_s1_translator|read_latency_shift_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \memory_s1_translator|memory_s1_translator|read_latency_shift_reg[0]~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memory_s1_translator|memory_s1_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X32_Y19_N12
\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = 
-- (\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (!\memory_s1_translator|memory_s1_translator|read_latency_shift_reg\(0) & 
-- (\cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\ & !\memory_s1_translator_avalon_universal_slave_0_agent|memory_s1_translator_avalon_universal_slave_0_agent|m0_read~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datab => \memory_s1_translator|memory_s1_translator|read_latency_shift_reg\(0),
	datac => \cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\,
	datad => \memory_s1_translator_avalon_universal_slave_0_agent|memory_s1_translator_avalon_universal_slave_0_agent|m0_read~0_combout\,
	combout => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LCCOMB_X32_Y19_N24
\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ = 
-- (\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\) # 
-- ((\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & ((!\memory_s1_translator|memory_s1_translator|read_latency_shift_reg\(0)) # 
-- (!\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datab => \memory_s1_translator|memory_s1_translator|read_latency_shift_reg\(0),
	datac => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	combout => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: LCFF_X32_Y19_N25
\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCFF_X32_Y19_N31
\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~7_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]~regout\);

-- Location: LCCOMB_X31_Y19_N0
\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~7_combout\ = 
-- (\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]~regout\))) # 
-- (!\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\width_adapter|width_adapter|out_byteen_field~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \width_adapter|width_adapter|out_byteen_field~11_combout\,
	datab => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]~regout\,
	combout => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~7_combout\);

-- Location: LCFF_X31_Y19_N3
\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~7_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\);

-- Location: LCCOMB_X25_Y18_N26
\width_adapter_001|width_adapter_001|out_data[4]\ : cycloneii_lcell_comb
-- Equation(s):
-- \width_adapter_001|width_adapter_001|out_data\(4) = (\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]~regout\ & ((\memory|the_altsyncram|auto_generated|q_a\(36)) # 
-- ((\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\ & \memory|the_altsyncram|auto_generated|q_a\(4))))) # 
-- (!\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]~regout\ & 
-- (\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\ & (\memory|the_altsyncram|auto_generated|q_a\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]~regout\,
	datab => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~regout\,
	datac => \memory|the_altsyncram|auto_generated|q_a\(4),
	datad => \memory|the_altsyncram|auto_generated|q_a\(36),
	combout => \width_adapter_001|width_adapter_001|out_data\(4));

-- Location: LCFF_X25_Y18_N13
\cpu|D_iw[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \width_adapter_001|width_adapter_001|out_data\(4),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|D_iw\(4));

-- Location: LCCOMB_X24_Y18_N8
\cpu|Equal132~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Equal132~0_combout\ = (!\cpu|D_iw\(4) & !\cpu|D_iw\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu|D_iw\(4),
	datad => \cpu|D_iw\(3),
	combout => \cpu|Equal132~0_combout\);

-- Location: LCCOMB_X25_Y17_N28
\cpu|d_writedata[25]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|d_writedata[25]~1_combout\ = (\cpu|Equal132~0_combout\ & ((\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1)))) # (!\cpu|Equal132~0_combout\ & (\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|Equal132~0_combout\,
	datac => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(9),
	datad => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	combout => \cpu|d_writedata[25]~1_combout\);

-- Location: LCFF_X25_Y17_N29
\cpu|d_writedata[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|d_writedata[25]~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|d_writedata\(9));

-- Location: LCCOMB_X33_Y18_N18
\uart|the_HostSystem_uart_regs|control_reg[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_regs|control_reg[9]~feeder_combout\ = \cpu|d_writedata\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|d_writedata\(9),
	combout => \uart|the_HostSystem_uart_regs|control_reg[9]~feeder_combout\);

-- Location: LCFF_X33_Y18_N19
\uart|the_HostSystem_uart_regs|control_reg[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_regs|control_reg[9]~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \uart|the_HostSystem_uart_regs|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_regs|control_reg\(9));

-- Location: LCCOMB_X35_Y17_N0
\uart|the_HostSystem_uart_tx|baud_rate_counter[0]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_tx|baud_rate_counter[0]~8_combout\ = \uart|the_HostSystem_uart_tx|baud_rate_counter\(0) $ (VCC)
-- \uart|the_HostSystem_uart_tx|baud_rate_counter[0]~9\ = CARRY(\uart|the_HostSystem_uart_tx|baud_rate_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart|the_HostSystem_uart_tx|baud_rate_counter\(0),
	datad => VCC,
	combout => \uart|the_HostSystem_uart_tx|baud_rate_counter[0]~8_combout\,
	cout => \uart|the_HostSystem_uart_tx|baud_rate_counter[0]~9\);

-- Location: LCCOMB_X35_Y17_N24
\uart|the_HostSystem_uart_tx|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_tx|Equal0~0_combout\ = (!\uart|the_HostSystem_uart_tx|baud_rate_counter\(3) & (!\uart|the_HostSystem_uart_tx|baud_rate_counter\(1) & (!\uart|the_HostSystem_uart_tx|baud_rate_counter\(2) & 
-- !\uart|the_HostSystem_uart_tx|baud_rate_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_tx|baud_rate_counter\(3),
	datab => \uart|the_HostSystem_uart_tx|baud_rate_counter\(1),
	datac => \uart|the_HostSystem_uart_tx|baud_rate_counter\(2),
	datad => \uart|the_HostSystem_uart_tx|baud_rate_counter\(0),
	combout => \uart|the_HostSystem_uart_tx|Equal0~0_combout\);

-- Location: LCCOMB_X34_Y17_N12
\uart|the_HostSystem_uart_tx|always4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_tx|always4~0_combout\ = (\uart|the_HostSystem_uart_tx|do_load_shifter~regout\) # ((\uart|the_HostSystem_uart_tx|Equal0~1_combout\ & \uart|the_HostSystem_uart_tx|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart|the_HostSystem_uart_tx|Equal0~1_combout\,
	datac => \uart|the_HostSystem_uart_tx|do_load_shifter~regout\,
	datad => \uart|the_HostSystem_uart_tx|Equal0~0_combout\,
	combout => \uart|the_HostSystem_uart_tx|always4~0_combout\);

-- Location: LCFF_X35_Y17_N1
\uart|the_HostSystem_uart_tx|baud_rate_counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_tx|baud_rate_counter[0]~8_combout\,
	sdata => VCC,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \uart|the_HostSystem_uart_tx|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_tx|baud_rate_counter\(0));

-- Location: LCCOMB_X35_Y17_N2
\uart|the_HostSystem_uart_tx|baud_rate_counter[1]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_tx|baud_rate_counter[1]~10_combout\ = (\uart|the_HostSystem_uart_tx|baud_rate_counter\(1) & (\uart|the_HostSystem_uart_tx|baud_rate_counter[0]~9\ & VCC)) # (!\uart|the_HostSystem_uart_tx|baud_rate_counter\(1) & 
-- (!\uart|the_HostSystem_uart_tx|baud_rate_counter[0]~9\))
-- \uart|the_HostSystem_uart_tx|baud_rate_counter[1]~11\ = CARRY((!\uart|the_HostSystem_uart_tx|baud_rate_counter\(1) & !\uart|the_HostSystem_uart_tx|baud_rate_counter[0]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart|the_HostSystem_uart_tx|baud_rate_counter\(1),
	datad => VCC,
	cin => \uart|the_HostSystem_uart_tx|baud_rate_counter[0]~9\,
	combout => \uart|the_HostSystem_uart_tx|baud_rate_counter[1]~10_combout\,
	cout => \uart|the_HostSystem_uart_tx|baud_rate_counter[1]~11\);

-- Location: LCCOMB_X35_Y17_N20
\~GND\ : cycloneii_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: LCFF_X35_Y17_N3
\uart|the_HostSystem_uart_tx|baud_rate_counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_tx|baud_rate_counter[1]~10_combout\,
	sdata => \~GND~combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \uart|the_HostSystem_uart_tx|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_tx|baud_rate_counter\(1));

-- Location: LCCOMB_X35_Y17_N4
\uart|the_HostSystem_uart_tx|baud_rate_counter[2]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_tx|baud_rate_counter[2]~12_combout\ = (\uart|the_HostSystem_uart_tx|baud_rate_counter\(2) & ((GND) # (!\uart|the_HostSystem_uart_tx|baud_rate_counter[1]~11\))) # (!\uart|the_HostSystem_uart_tx|baud_rate_counter\(2) & 
-- (\uart|the_HostSystem_uart_tx|baud_rate_counter[1]~11\ $ (GND)))
-- \uart|the_HostSystem_uart_tx|baud_rate_counter[2]~13\ = CARRY((\uart|the_HostSystem_uart_tx|baud_rate_counter\(2)) # (!\uart|the_HostSystem_uart_tx|baud_rate_counter[1]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart|the_HostSystem_uart_tx|baud_rate_counter\(2),
	datad => VCC,
	cin => \uart|the_HostSystem_uart_tx|baud_rate_counter[1]~11\,
	combout => \uart|the_HostSystem_uart_tx|baud_rate_counter[2]~12_combout\,
	cout => \uart|the_HostSystem_uart_tx|baud_rate_counter[2]~13\);

-- Location: LCFF_X35_Y17_N5
\uart|the_HostSystem_uart_tx|baud_rate_counter[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_tx|baud_rate_counter[2]~12_combout\,
	sdata => \~GND~combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \uart|the_HostSystem_uart_tx|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_tx|baud_rate_counter\(2));

-- Location: LCCOMB_X35_Y17_N8
\uart|the_HostSystem_uart_tx|baud_rate_counter[4]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_tx|baud_rate_counter[4]~16_combout\ = (\uart|the_HostSystem_uart_tx|baud_rate_counter\(4) & ((GND) # (!\uart|the_HostSystem_uart_tx|baud_rate_counter[3]~15\))) # (!\uart|the_HostSystem_uart_tx|baud_rate_counter\(4) & 
-- (\uart|the_HostSystem_uart_tx|baud_rate_counter[3]~15\ $ (GND)))
-- \uart|the_HostSystem_uart_tx|baud_rate_counter[4]~17\ = CARRY((\uart|the_HostSystem_uart_tx|baud_rate_counter\(4)) # (!\uart|the_HostSystem_uart_tx|baud_rate_counter[3]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart|the_HostSystem_uart_tx|baud_rate_counter\(4),
	datad => VCC,
	cin => \uart|the_HostSystem_uart_tx|baud_rate_counter[3]~15\,
	combout => \uart|the_HostSystem_uart_tx|baud_rate_counter[4]~16_combout\,
	cout => \uart|the_HostSystem_uart_tx|baud_rate_counter[4]~17\);

-- Location: LCFF_X35_Y17_N9
\uart|the_HostSystem_uart_tx|baud_rate_counter[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_tx|baud_rate_counter[4]~16_combout\,
	sdata => VCC,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \uart|the_HostSystem_uart_tx|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_tx|baud_rate_counter\(4));

-- Location: LCCOMB_X35_Y17_N12
\uart|the_HostSystem_uart_tx|baud_rate_counter[6]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_tx|baud_rate_counter[6]~20_combout\ = (\uart|the_HostSystem_uart_tx|baud_rate_counter\(6) & ((GND) # (!\uart|the_HostSystem_uart_tx|baud_rate_counter[5]~19\))) # (!\uart|the_HostSystem_uart_tx|baud_rate_counter\(6) & 
-- (\uart|the_HostSystem_uart_tx|baud_rate_counter[5]~19\ $ (GND)))
-- \uart|the_HostSystem_uart_tx|baud_rate_counter[6]~21\ = CARRY((\uart|the_HostSystem_uart_tx|baud_rate_counter\(6)) # (!\uart|the_HostSystem_uart_tx|baud_rate_counter[5]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_tx|baud_rate_counter\(6),
	datad => VCC,
	cin => \uart|the_HostSystem_uart_tx|baud_rate_counter[5]~19\,
	combout => \uart|the_HostSystem_uart_tx|baud_rate_counter[6]~20_combout\,
	cout => \uart|the_HostSystem_uart_tx|baud_rate_counter[6]~21\);

-- Location: LCCOMB_X35_Y17_N14
\uart|the_HostSystem_uart_tx|baud_rate_counter[7]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_tx|baud_rate_counter[7]~22_combout\ = \uart|the_HostSystem_uart_tx|baud_rate_counter\(7) $ (!\uart|the_HostSystem_uart_tx|baud_rate_counter[6]~21\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart|the_HostSystem_uart_tx|baud_rate_counter\(7),
	cin => \uart|the_HostSystem_uart_tx|baud_rate_counter[6]~21\,
	combout => \uart|the_HostSystem_uart_tx|baud_rate_counter[7]~22_combout\);

-- Location: LCFF_X35_Y17_N15
\uart|the_HostSystem_uart_tx|baud_rate_counter[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_tx|baud_rate_counter[7]~22_combout\,
	sdata => VCC,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \uart|the_HostSystem_uart_tx|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_tx|baud_rate_counter\(7));

-- Location: LCFF_X35_Y17_N13
\uart|the_HostSystem_uart_tx|baud_rate_counter[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_tx|baud_rate_counter[6]~20_combout\,
	sdata => VCC,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \uart|the_HostSystem_uart_tx|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_tx|baud_rate_counter\(6));

-- Location: LCCOMB_X35_Y17_N30
\uart|the_HostSystem_uart_tx|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_tx|Equal0~1_combout\ = (!\uart|the_HostSystem_uart_tx|baud_rate_counter\(5) & (!\uart|the_HostSystem_uart_tx|baud_rate_counter\(7) & (!\uart|the_HostSystem_uart_tx|baud_rate_counter\(4) & 
-- !\uart|the_HostSystem_uart_tx|baud_rate_counter\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_tx|baud_rate_counter\(5),
	datab => \uart|the_HostSystem_uart_tx|baud_rate_counter\(7),
	datac => \uart|the_HostSystem_uart_tx|baud_rate_counter\(4),
	datad => \uart|the_HostSystem_uart_tx|baud_rate_counter\(6),
	combout => \uart|the_HostSystem_uart_tx|Equal0~1_combout\);

-- Location: LCCOMB_X34_Y17_N16
\uart|the_HostSystem_uart_tx|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_tx|Equal0~2_combout\ = (\uart|the_HostSystem_uart_tx|Equal0~1_combout\ & \uart|the_HostSystem_uart_tx|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart|the_HostSystem_uart_tx|Equal0~1_combout\,
	datad => \uart|the_HostSystem_uart_tx|Equal0~0_combout\,
	combout => \uart|the_HostSystem_uart_tx|Equal0~2_combout\);

-- Location: LCFF_X34_Y17_N17
\uart|the_HostSystem_uart_tx|baud_clk_en\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_tx|Equal0~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_tx|baud_clk_en~regout\);

-- Location: LCCOMB_X34_Y17_N30
\uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[1]~1_combout\ = (\uart|the_HostSystem_uart_tx|do_load_shifter~regout\) # ((\uart|the_HostSystem_uart_tx|baud_clk_en~regout\ & 
-- \uart|the_HostSystem_uart_tx|WideOr0~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart|the_HostSystem_uart_tx|do_load_shifter~regout\,
	datac => \uart|the_HostSystem_uart_tx|baud_clk_en~regout\,
	datad => \uart|the_HostSystem_uart_tx|WideOr0~combout\,
	combout => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[1]~1_combout\);

-- Location: LCCOMB_X34_Y17_N26
\uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~2_combout\ = (\uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~0_combout\) # 
-- ((\uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(0) & !\uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[1]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~0_combout\,
	datac => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(0),
	datad => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[1]~1_combout\,
	combout => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~2_combout\);

-- Location: LCFF_X34_Y17_N27
\uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(0));

-- Location: LCFF_X33_Y17_N17
\uart|the_HostSystem_uart_regs|tx_data[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \cpu|d_writedata\(1),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \uart|the_HostSystem_uart_tx|tx_wr_strobe_onset~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_regs|tx_data\(1));

-- Location: LCCOMB_X33_Y17_N8
\uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[2]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[2]~10_combout\ = (\uart|the_HostSystem_uart_tx|do_load_shifter~regout\ & ((\uart|the_HostSystem_uart_regs|tx_data\(1)))) # 
-- (!\uart|the_HostSystem_uart_tx|do_load_shifter~regout\ & (\uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(3),
	datac => \uart|the_HostSystem_uart_regs|tx_data\(1),
	datad => \uart|the_HostSystem_uart_tx|do_load_shifter~regout\,
	combout => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[2]~10_combout\);

-- Location: LCFF_X33_Y17_N9
\uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[2]~10_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(2));

-- Location: LCCOMB_X33_Y17_N2
\uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[1]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[1]~11_combout\ = (\uart|the_HostSystem_uart_tx|do_load_shifter~regout\ & ((\uart|the_HostSystem_uart_regs|tx_data\(0)))) # 
-- (!\uart|the_HostSystem_uart_tx|do_load_shifter~regout\ & (\uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(2),
	datac => \uart|the_HostSystem_uart_regs|tx_data\(0),
	datad => \uart|the_HostSystem_uart_tx|do_load_shifter~regout\,
	combout => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[1]~11_combout\);

-- Location: LCCOMB_X34_Y17_N24
\uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1]~feeder_combout\ = \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[1]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[1]~11_combout\,
	combout => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1]~feeder_combout\);

-- Location: LCFF_X34_Y17_N25
\uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1]~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(1));

-- Location: LCCOMB_X34_Y17_N0
\uart|the_HostSystem_uart_tx|WideOr0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_tx|WideOr0~combout\ = ((\uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(0)) # ((\uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(1)) # 
-- (!\uart|the_HostSystem_uart_tx|pre_txd~0_combout\))) # (!\uart|the_HostSystem_uart_tx|pre_txd~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_tx|pre_txd~1_combout\,
	datab => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(0),
	datac => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(1),
	datad => \uart|the_HostSystem_uart_tx|pre_txd~0_combout\,
	combout => \uart|the_HostSystem_uart_tx|WideOr0~combout\);

-- Location: LCCOMB_X33_Y18_N10
\uart|the_HostSystem_uart_tx|do_load_shifter~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_tx|do_load_shifter~0_combout\ = (\uart|the_HostSystem_uart_tx|tx_ready~regout\ & !\uart|the_HostSystem_uart_tx|WideOr0~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart|the_HostSystem_uart_tx|tx_ready~regout\,
	datad => \uart|the_HostSystem_uart_tx|WideOr0~combout\,
	combout => \uart|the_HostSystem_uart_tx|do_load_shifter~0_combout\);

-- Location: LCFF_X33_Y18_N11
\uart|the_HostSystem_uart_tx|do_load_shifter\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_tx|do_load_shifter~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_tx|do_load_shifter~regout\);

-- Location: LCCOMB_X34_Y17_N28
\uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[9]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[9]~3_combout\ = (\uart|the_HostSystem_uart_tx|do_load_shifter~regout\) # ((!\uart|the_HostSystem_uart_tx|baud_clk_en~regout\ & 
-- \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_tx|baud_clk_en~regout\,
	datab => \uart|the_HostSystem_uart_tx|do_load_shifter~regout\,
	datac => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(9),
	combout => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[9]~3_combout\);

-- Location: LCFF_X34_Y17_N29
\uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[9]~3_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(9));

-- Location: LCCOMB_X33_Y17_N24
\uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[8]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[8]~4_combout\ = (\uart|the_HostSystem_uart_tx|do_load_shifter~regout\ & (\uart|the_HostSystem_uart_regs|tx_data\(7))) # 
-- (!\uart|the_HostSystem_uart_tx|do_load_shifter~regout\ & ((\uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart|the_HostSystem_uart_tx|do_load_shifter~regout\,
	datac => \uart|the_HostSystem_uart_regs|tx_data\(7),
	datad => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(9),
	combout => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[8]~4_combout\);

-- Location: LCFF_X33_Y17_N25
\uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[8]~4_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(8));

-- Location: LCCOMB_X33_Y17_N30
\uart|the_HostSystem_uart_regs|tx_data[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_regs|tx_data[6]~feeder_combout\ = \cpu|d_writedata\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|d_writedata\(6),
	combout => \uart|the_HostSystem_uart_regs|tx_data[6]~feeder_combout\);

-- Location: LCFF_X33_Y17_N31
\uart|the_HostSystem_uart_regs|tx_data[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_regs|tx_data[6]~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \uart|the_HostSystem_uart_tx|tx_wr_strobe_onset~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_regs|tx_data\(6));

-- Location: LCCOMB_X33_Y17_N22
\uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[7]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[7]~5_combout\ = (\uart|the_HostSystem_uart_tx|do_load_shifter~regout\ & (\uart|the_HostSystem_uart_regs|tx_data\(6))) # 
-- (!\uart|the_HostSystem_uart_tx|do_load_shifter~regout\ & ((\uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart|the_HostSystem_uart_regs|tx_data\(6),
	datac => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(8),
	datad => \uart|the_HostSystem_uart_tx|do_load_shifter~regout\,
	combout => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[7]~5_combout\);

-- Location: LCFF_X33_Y17_N23
\uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[7]~5_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(7));

-- Location: LCFF_X33_Y17_N29
\uart|the_HostSystem_uart_regs|tx_data[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \cpu|d_writedata\(5),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \uart|the_HostSystem_uart_tx|tx_wr_strobe_onset~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_regs|tx_data\(5));

-- Location: LCCOMB_X33_Y17_N4
\uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[6]~6_combout\ = (\uart|the_HostSystem_uart_tx|do_load_shifter~regout\ & ((\uart|the_HostSystem_uart_regs|tx_data\(5)))) # 
-- (!\uart|the_HostSystem_uart_tx|do_load_shifter~regout\ & (\uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(7),
	datac => \uart|the_HostSystem_uart_regs|tx_data\(5),
	datad => \uart|the_HostSystem_uart_tx|do_load_shifter~regout\,
	combout => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[6]~6_combout\);

-- Location: LCFF_X33_Y17_N5
\uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[6]~6_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(6));

-- Location: LCCOMB_X34_Y17_N18
\uart|the_HostSystem_uart_tx|pre_txd~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_tx|pre_txd~0_combout\ = (!\uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(7) & (!\uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(8) & 
-- (!\uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(6) & !\uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(7),
	datab => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(8),
	datac => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(6),
	datad => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(9),
	combout => \uart|the_HostSystem_uart_tx|pre_txd~0_combout\);

-- Location: LCCOMB_X33_Y17_N26
\uart|the_HostSystem_uart_regs|tx_data[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_regs|tx_data[4]~feeder_combout\ = \cpu|d_writedata\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|d_writedata\(4),
	combout => \uart|the_HostSystem_uart_regs|tx_data[4]~feeder_combout\);

-- Location: LCFF_X33_Y17_N27
\uart|the_HostSystem_uart_regs|tx_data[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_regs|tx_data[4]~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \uart|the_HostSystem_uart_tx|tx_wr_strobe_onset~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_regs|tx_data\(4));

-- Location: LCCOMB_X33_Y17_N18
\uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[5]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[5]~7_combout\ = (\uart|the_HostSystem_uart_tx|do_load_shifter~regout\ & (\uart|the_HostSystem_uart_regs|tx_data\(4))) # 
-- (!\uart|the_HostSystem_uart_tx|do_load_shifter~regout\ & ((\uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart|the_HostSystem_uart_regs|tx_data\(4),
	datac => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(6),
	datad => \uart|the_HostSystem_uart_tx|do_load_shifter~regout\,
	combout => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[5]~7_combout\);

-- Location: LCFF_X33_Y17_N19
\uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[5]~7_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(5));

-- Location: LCFF_X33_Y17_N21
\uart|the_HostSystem_uart_regs|tx_data[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \cpu|d_writedata\(3),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \uart|the_HostSystem_uart_tx|tx_wr_strobe_onset~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_regs|tx_data\(3));

-- Location: LCCOMB_X33_Y17_N12
\uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[4]~8_combout\ = (\uart|the_HostSystem_uart_tx|do_load_shifter~regout\ & ((\uart|the_HostSystem_uart_regs|tx_data\(3)))) # 
-- (!\uart|the_HostSystem_uart_tx|do_load_shifter~regout\ & (\uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(5),
	datac => \uart|the_HostSystem_uart_regs|tx_data\(3),
	datad => \uart|the_HostSystem_uart_tx|do_load_shifter~regout\,
	combout => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[4]~8_combout\);

-- Location: LCFF_X33_Y17_N13
\uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[4]~8_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(4));

-- Location: LCCOMB_X33_Y17_N14
\uart|the_HostSystem_uart_tx|pre_txd~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_tx|pre_txd~1_combout\ = (!\uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(3) & (!\uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(5) & 
-- (!\uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(2) & !\uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(3),
	datab => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(5),
	datac => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(2),
	datad => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(4),
	combout => \uart|the_HostSystem_uart_tx|pre_txd~1_combout\);

-- Location: LCCOMB_X34_Y17_N2
\uart|the_HostSystem_uart_tx|pre_txd~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_tx|pre_txd~2_combout\ = (!\uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(1) & (\uart|the_HostSystem_uart_tx|pre_txd~0_combout\ & (!\uart|the_HostSystem_uart_tx|pre_txd~regout\ & 
-- \uart|the_HostSystem_uart_tx|pre_txd~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(1),
	datab => \uart|the_HostSystem_uart_tx|pre_txd~0_combout\,
	datac => \uart|the_HostSystem_uart_tx|pre_txd~regout\,
	datad => \uart|the_HostSystem_uart_tx|pre_txd~1_combout\,
	combout => \uart|the_HostSystem_uart_tx|pre_txd~2_combout\);

-- Location: LCCOMB_X34_Y17_N4
\uart|the_HostSystem_uart_tx|pre_txd~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_tx|pre_txd~3_combout\ = (!\uart|the_HostSystem_uart_tx|pre_txd~2_combout\ & !\uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart|the_HostSystem_uart_tx|pre_txd~2_combout\,
	datad => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(0),
	combout => \uart|the_HostSystem_uart_tx|pre_txd~3_combout\);

-- Location: LCFF_X34_Y17_N5
\uart|the_HostSystem_uart_tx|pre_txd\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_tx|pre_txd~3_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_tx|pre_txd~regout\);

-- Location: LCCOMB_X33_Y18_N20
\uart|the_HostSystem_uart_tx|txd~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_tx|txd~0_combout\ = (\uart|the_HostSystem_uart_regs|control_reg\(9)) # (\uart|the_HostSystem_uart_tx|pre_txd~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart|the_HostSystem_uart_regs|control_reg\(9),
	datac => \uart|the_HostSystem_uart_tx|pre_txd~regout\,
	combout => \uart|the_HostSystem_uart_tx|txd~0_combout\);

-- Location: LCFF_X33_Y18_N21
\uart|the_HostSystem_uart_tx|txd\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_tx|txd~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_tx|txd~regout\);

-- Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\serial_txd~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uart|the_HostSystem_uart_tx|ALT_INV_txd~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_serial_txd);
END structure;


