// Seed: 4050695555
module module_0 (
    output wor module_0,
    output tri id_1,
    output uwire id_2,
    output supply0 id_3,
    input wor id_4,
    input wand id_5,
    output supply1 id_6,
    input tri1 id_7,
    input wand id_8,
    output supply0 id_9,
    output supply0 id_10,
    input supply1 id_11,
    output supply0 id_12,
    output tri1 id_13,
    output supply1 id_14,
    input tri1 id_15,
    output uwire id_16,
    input supply1 id_17
    , id_19
);
endmodule
module module_1 #(
    parameter id_11 = 32'd72,
    parameter id_12 = 32'd72,
    parameter id_15 = 32'd50,
    parameter id_16 = 32'd25
) (
    output supply1 id_0,
    input tri0 id_1,
    input tri0 id_2,
    input tri1 id_3,
    output tri0 id_4,
    output tri0 id_5,
    input tri0 id_6,
    output wand id_7,
    input wand id_8,
    output tri0 id_9
);
  defparam id_11.id_12 = 1; id_13(
      1, 1'b0 & 1, id_4
  ); module_0(
      id_0,
      id_5,
      id_5,
      id_5,
      id_2,
      id_8,
      id_7,
      id_6,
      id_6,
      id_5,
      id_5,
      id_1,
      id_0,
      id_5,
      id_5,
      id_1,
      id_7,
      id_8
  );
  wire id_14 = id_12;
  generate
    assign id_7 = 1 < {1{1}};
  endgenerate
  defparam id_15.id_16 = 1 == 1;
endmodule
