module top_module(
    input clk,
    input reset,
    input [7:0] data_in,
    output [7:0] data_out
);

reg [7:0] data_reg;

always @(posedge clk) begin
    if (reset) begin
        data_reg <= 8'b0;
    end else begin
        data_reg <= data_in;
    end
end

assign data_out = data_reg;

endmodule