;redcode
;assert 1
	SPL 0, <922
	CMP -207, <-131
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	SLT -1, <-20
	JMP @42, #200
	SLT @3, 0
	SUB -207, <-120
	ADD 3, 221
	SUB #21, 3
	SUB @124, 106
	SUB @20, @12
	SLT 20, <412
	ADD #21, 3
	MOV -4, <-20
	SLT -1, <-20
	ADD #70, <20
	ADD #70, <20
	SUB 12, @10
	DJN -1, @-20
	JMN @82, #200
	JMN @12, #200
	SPL <121, 103
	SLT @3, 0
	SUB @20, @12
	SUB @124, 106
	SUB 17, @100
	ADD #70, <20
	ADD #70, <20
	JMN @82, #200
	ADD @-30, 9
	SUB @121, 103
	ADD @-30, 9
	SUB @20, @12
	SUB @121, 103
	SUB #300, 90
	SUB @121, 103
	SUB @121, 103
	MOV 240, 60
	SUB @0, @6
	SUB #300, 90
	SPL 0, <922
	ADD 210, 30
	MOV 240, 60
	SUB @124, 106
	ADD @-30, 9
	ADD 3, 220
	SUB @20, @12
	SPL 0, <922
	SUB 17, @100
	MOV -1, <-20
