0.7
2020.2
Apr 18 2022
16:05:34
D:/Codes/combinational circuits/ripplecarryadder/ripplecarryadder.sim/sim_1/behav/xsim/glbl.v,1649976174,verilog,,,,glbl,,,,,,,,
D:/Codes/combinational circuits/ripplecarryadder/ripplecarryadder.srcs/sources_1/new/ripplecarryadder.v,1718856174,verilog,,D:/Codes/combinational circuits/ripplecarryadder/ripplecarryadder.srcs/sources_1/new/ripplecarryadder_tb.v,,full_adder;ripple_carry_adder,,,,,,,,
D:/Codes/combinational circuits/ripplecarryadder/ripplecarryadder.srcs/sources_1/new/ripplecarryadder_tb.v,1718856105,verilog,,,,ripplecarryadder_tb,,,,,,,,
