[{"DBLP title": "Real-time testing method for 16 Gbps 4-PAM signal interface.", "DBLP authors": ["Masahiro Ishida", "Kiyotaka Ichiyama", "Daisuke Watanabe", "Masayuki Kawabata", "Toshiyuki Okayasu"], "year": 2012, "MAG papers": [], "source": null}, {"DBLP title": "How are failure modes, defect types and test methods changing for 32nm/28nm technologies and beyond?", "DBLP authors": ["Phil Nigh"], "year": 2012, "MAG papers": [{"PaperId": 1966362623, "PaperTitle": "how are failure modes defect types and test methods changing for 32nm 28nm technologies and beyond", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"ibm": 1.0}}], "source": "ES"}, {"DBLP title": "Integrated optimization of semiconductor manufacturing: A machine learning approach.", "DBLP authors": ["Nathan Kupp", "Yiorgos Makris"], "year": 2012, "MAG papers": [{"PaperId": 2055653070, "PaperTitle": "integrated optimization of semiconductor manufacturing a machine learning approach", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of texas at dallas": 1.0, "yale university": 1.0}}], "source": "ES"}, {"DBLP title": "Low power test application with selective compaction in VLSI designs.", "DBLP authors": ["Dariusz Czysz", "Janusz Rajski", "Jerzy Tyszer"], "year": 2012, "MAG papers": [{"PaperId": 2093305845, "PaperTitle": "low power test application with selective compaction in vlsi designs", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"mentor graphics": 2.0, "poznan university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Cell-aware Production test results from a 32-nm notebook processor.", "DBLP authors": ["Friedrich Hapke", "Michael Reese", "Jason Rivers", "A. Over", "V. Ravikumar", "Wilfried Redemund", "Andreas Glowatz", "J\u00fcrgen Schl\u00f6ffel", "Janusz Rajski"], "year": 2012, "MAG papers": [{"PaperId": 2112559786, "PaperTitle": "cell aware production test results from a 32 nm notebook processor", "Year": 2012, "CitationCount": 43, "EstimatedCitation": 69, "Affiliations": {"mentor graphics": 5.0, "advanced micro devices": 4.0}}], "source": "ES"}, {"DBLP title": "The DFT challenges and solutions for the ARM\u00ae Cortex\u2122-A15 Microprocessor.", "DBLP authors": ["Teresa L. McLaurin", "Frank Frederick", "Rich Slobodnik"], "year": 2012, "MAG papers": [], "source": null}, {"DBLP title": "A dynamic programming solution for optimizing test delivery in multicore SOCs.", "DBLP authors": ["Mukesh Agrawal", "Michael Richter", "Krishnendu Chakrabarty"], "year": 2012, "MAG papers": [{"PaperId": 2130262542, "PaperTitle": "a dynamic programming solution for optimizing test delivery in multicore socs", "Year": 2012, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"intel mobile communications": 1.0, "duke university": 2.0}}], "source": "ES"}, {"DBLP title": "On-die instrumentation to solve challenges for 28nm, 28Gbps timing variability and stressing.", "DBLP authors": ["Weichi Ding", "Mingde Pan", "Wilson Wong", "Daniel Chow", "Mike Peng Li", "Sergey Y. Shumarayev"], "year": 2012, "MAG papers": [{"PaperId": 2025418945, "PaperTitle": "on die instrumentation to solve challenges for 28nm 28gbps timing variability and stressing", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"altera": 6.0}}], "source": "ES"}, {"DBLP title": "A digital method for phase noise measurement.", "DBLP authors": ["Allan Ecker", "Kenneth Blakkan", "Mani Soma"], "year": 2012, "MAG papers": [{"PaperId": 2134865714, "PaperTitle": "a digital method for phase noise measurement", "Year": 2012, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"university of washington": 3.0}}], "source": "ES"}, {"DBLP title": "Higher than Nyquist test waveform synthesis and digital phase noise injection using time-interleaved mixed-mode data converters.", "DBLP authors": ["Xian Wang", "Hyun Woo Choi", "Thomas Moon", "Nicholas Tzou", "Abhijit Chatterjee"], "year": 2012, "MAG papers": [{"PaperId": 2005106552, "PaperTitle": "higher than nyquist test waveform synthesis and digital phase noise injection using time interleaved mixed mode data converters", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"georgia institute of technology": 4.0, "samsung": 1.0}}], "source": "ES"}, {"DBLP title": "On efficient silicon debug with flexible trace interconnection fabric.", "DBLP authors": ["Xiao Liu", "Qiang Xu"], "year": 2012, "MAG papers": [{"PaperId": 2114160503, "PaperTitle": "on efficient silicon debug with flexible trace interconnection fabric", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"the chinese university of hong kong": 2.0}}], "source": "ES"}, {"DBLP title": "Adaptive test selection for post-silicon timing validation: A data mining approach.", "DBLP authors": ["Ming Gao", "Peter Lisherness", "Kwang-Ting (Tim) Cheng"], "year": 2012, "MAG papers": [{"PaperId": 2076440231, "PaperTitle": "adaptive test selection for post silicon timing validation a data mining approach", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of california santa barbara": 3.0}}], "source": "ES"}, {"DBLP title": "In-system constrained-random stimuli generation for post-silicon validation.", "DBLP authors": ["Adam B. Kinsman", "Ho Fai Ko", "Nicola Nicolici"], "year": 2012, "MAG papers": [{"PaperId": 2010903192, "PaperTitle": "in system constrained random stimuli generation for post silicon validation", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"mcmaster university": 3.0}}], "source": "ES"}, {"DBLP title": "Driver sharing challenges for DDR4 high-volume testing with ATE.", "DBLP authors": ["Jose Moreira", "Marc Moessinger", "Koji Sasaki", "Takayuki Nakamura"], "year": 2012, "MAG papers": [{"PaperId": 2005132081, "PaperTitle": "driver sharing challenges for ddr4 high volume testing with ate", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "8Gbps CMOS pin electronics hardware macro with simultaneous bi-directional capability.", "DBLP authors": ["Shoji Kojima", "Yasuyuki Arai", "Tasuku Fujibe", "Tsuyoshi Ataka", "Atsushi Ono", "Ken-ichi Sawada", "Daisuke Watanabe"], "year": 2012, "MAG papers": [{"PaperId": 2017832556, "PaperTitle": "8gbps cmos pin electronics hardware macro with simultaneous bi directional capability", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"advantest": 7.0}}], "source": "ES"}, {"DBLP title": "Multi-gigahertz arbitrary timing generator and data pattern serializer/formatter.", "DBLP authors": ["David C. Keezer", "Te-Hui Chen", "Carl Edward Gray", "Hyun Woo Choi", "Sungyeol Kim", "Seongkwan Lee", "Hosun Yoo"], "year": 2012, "MAG papers": [{"PaperId": 2067499799, "PaperTitle": "multi gigahertz arbitrary timing generator and data pattern serializer formatter", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"georgia institute of technology": 3.0, "samsung": 4.0}}], "source": "ES"}, {"DBLP title": "Spatial estimation of wafer measurement parameters using Gaussian process models.", "DBLP authors": ["Nathan Kupp", "Ke Huang", "John M. Carulli Jr.", "Yiorgos Makris"], "year": 2012, "MAG papers": [{"PaperId": 2011955149, "PaperTitle": "spatial estimation of wafer measurement parameters using gaussian process models", "Year": 2012, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"yale university": 1.0, "texas instruments": 1.0, "university of texas at dallas": 2.0}}], "source": "ES"}, {"DBLP title": "Systematic defect screening in controlled experiments using volume diagnosis.", "DBLP authors": ["B. Seshadri", "P. Gupta", "Y. T. Lin", "B. Cory"], "year": 2012, "MAG papers": [{"PaperId": 1978366843, "PaperTitle": "systematic defect screening in controlled experiments using volume diagnosis", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"nvidia": 4.0}}], "source": "ES"}, {"DBLP title": "Screening customer returns with multivariate test analysis.", "DBLP authors": ["Nik Sumikawa", "Jeff Tikkanen", "Li-C. Wang", "LeRoy Winemberg", "Magdy S. Abadir"], "year": 2012, "MAG papers": [{"PaperId": 2091758325, "PaperTitle": "screening customer returns with multivariate test analysis", "Year": 2012, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"freescale semiconductor": 2.0, "university of california santa barbara": 3.0}}], "source": "ES"}, {"DBLP title": "On pinpoint capture power management in at-speed scan test generation.", "DBLP authors": ["Xiaoqing Wen", "Y. Nishida", "Kohei Miyase", "Seiji Kajihara", "Patrick Girard", "Mohammad Tehranipoor", "Laung-Terng Wang"], "year": 2012, "MAG papers": [{"PaperId": 2134236236, "PaperTitle": "on pinpoint capture power management in at speed scan test generation", "Year": 2012, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"kyushu institute of technology": 4.0, "university of connecticut": 1.0}}], "source": "ES"}, {"DBLP title": "A fast and accurate per-cell dynamic IR-drop estimation method for at-speed scan test pattern validation.", "DBLP authors": ["Yuta Yamato", "Tomokazu Yoneda", "Kazumi Hatayama", "Michiko Inoue"], "year": 2012, "MAG papers": [{"PaperId": 2080600740, "PaperTitle": "a fast and accurate per cell dynamic ir drop estimation method for at speed scan test pattern validation", "Year": 2012, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"nara institute of science and technology": 4.0}}], "source": "ES"}, {"DBLP title": "Functional test of small-delay faults using SAT and Craig interpolation.", "DBLP authors": ["Matthias Sauer", "Stefan Kupferschmid", "Alexander Czutro", "Ilia Polian", "Sudhakar M. Reddy", "Bernd Becker"], "year": 2012, "MAG papers": [{"PaperId": 2290424337, "PaperTitle": "functional test of small delay faults using sat and craig interpolation", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2041734145, "PaperTitle": "functional test of small delay faults using sat and craig interpolation", "Year": 2012, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"university of freiburg": 4.0, "university of iowa": 1.0, "university of passau": 1.0}}], "source": "ES"}, {"DBLP title": "An ATE architecture for implementing very high efficiency concurrent testing.", "DBLP authors": ["Takahiro Nakajima", "Takeshi Yaguchi", "Hajime Sugimura"], "year": 2012, "MAG papers": [{"PaperId": 1964172557, "PaperTitle": "an ate architecture for implementing very high efficiency concurrent testing", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"advantest": 3.0}}], "source": "ES"}, {"DBLP title": "Low-cost wideband periodic signal reconstruction using incoherent undersampling and back-end cost optimization.", "DBLP authors": ["Nicholas Tzou", "Debesh Bhatta", "Sen-Wen Hsiao", "Hyun Woo Choi", "Abhijit Chatterjee"], "year": 2012, "MAG papers": [{"PaperId": 2062341196, "PaperTitle": "low cost wideband periodic signal reconstruction using incoherent undersampling and back end cost optimization", "Year": 2012, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"georgia institute of technology": 5.0}}], "source": "ES"}, {"DBLP title": "Power integrity control of ATE for emulating power supply fluctuations on customer environment.", "DBLP authors": ["Masahiro Ishida", "Toru Nakura", "Toshiyuki Kikkawa", "Takashi Kusaka", "Satoshi Komatsu", "Kunihiro Asada"], "year": 2012, "MAG papers": [{"PaperId": 2002510178, "PaperTitle": "power integrity control of ate for emulating power supply fluctuations on customer environment", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of tokyo": 4.0, "advantest": 2.0}}], "source": "ES"}, {"DBLP title": "Event-driven framework for configurable runtime system observability for SOC designs.", "DBLP authors": ["Jong Chul Lee", "Faycel Kouteib", "Roman Lysecky"], "year": 2012, "MAG papers": [{"PaperId": 2048189799, "PaperTitle": "event driven framework for configurable runtime system observability for soc designs", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of arizona": 3.0}}], "source": "ES"}, {"DBLP title": "Modeling, verification and pattern generation for reconfigurable scan networks.", "DBLP authors": ["Rafal Baranowski", "Michael A. Kochte", "Hans-Joachim Wunderlich"], "year": 2012, "MAG papers": [{"PaperId": 1965393465, "PaperTitle": "modeling verification and pattern generation for reconfigurable scan networks", "Year": 2012, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"university of stuttgart": 3.0}}], "source": "ES"}, {"DBLP title": "Design validation of RTL circuits using evolutionary swarm intelligence.", "DBLP authors": ["Min Li", "Kelson Gent", "Michael S. Hsiao"], "year": 2012, "MAG papers": [{"PaperId": 2102691476, "PaperTitle": "design validation of rtl circuits using evolutionary swarm intelligence", "Year": 2012, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"virginia tech": 3.0}}], "source": "ES"}, {"DBLP title": "Improving test compression by retaining non-pivot free variables in sequential linear decompressors.", "DBLP authors": ["Sreenivaas S. Muthyala", "Nur A. Touba"], "year": 2012, "MAG papers": [{"PaperId": 2146667976, "PaperTitle": "improving test compression by retaining non pivot free variables in sequential linear decompressors", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of texas at austin": 2.0}}], "source": "ES"}, {"DBLP title": "Hybrid selector for high-X scan compression.", "DBLP authors": ["Peter Wohl", "John A. Waicukauski", "Frederic Neuveux", "Jonathon E. Colburn"], "year": 2012, "MAG papers": [{"PaperId": 2047503024, "PaperTitle": "hybrid selector for high x scan compression", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"synopsys": 3.0, "nvidia": 1.0}}], "source": "ES"}, {"DBLP title": "Low power programmable PRPG with enhanced fault coverage gradient.", "DBLP authors": ["Jedrzej Solecki", "Jerzy Tyszer", "Grzegorz Mrugalski", "Nilanjan Mukherjee", "Janusz Rajski"], "year": 2012, "MAG papers": [{"PaperId": 2133162007, "PaperTitle": "low power programmable prpg with enhanced fault coverage gradient", "Year": 2012, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"poznan university of technology": 2.0, "mentor graphics": 3.0}}], "source": "ES"}, {"DBLP title": "Making predictive analog/RF alternate test strategy independent of training set size.", "DBLP authors": ["Haithem Ayari", "Florence Aza\u00efs", "Serge Bernard", "Mariane Comte", "Vincent Kerzerho", "Olivier Potin", "Michel Renovell"], "year": 2012, "MAG papers": [{"PaperId": 1981323949, "PaperTitle": "making predictive analog rf alternate test strategy independent of training set size", "Year": 2012, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"centre national de la recherche scientifique": 7.0}}], "source": "ES"}, {"DBLP title": "Algorithm for dramatically improved efficiency in ADC linearity test.", "DBLP authors": ["Zhongjun Yu", "Degang Chen"], "year": 2012, "MAG papers": [{"PaperId": 2006786321, "PaperTitle": "algorithm for dramatically improved efficiency in adc linearity test", "Year": 2012, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"iowa state university": 2.0}}], "source": "ES"}, {"DBLP title": "Calibration of a flexible high precision Power-On Reset during production test.", "DBLP authors": ["Gerald Hilber", "Dominik Gruber", "Michael Sams", "Timm Ostermann"], "year": 2012, "MAG papers": [{"PaperId": 1970937362, "PaperTitle": "calibration of a flexible high precision power on reset during production test", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"johannes kepler university of linz": 4.0}}], "source": "ES"}, {"DBLP title": "Root cause identification of an hard-to-find on-chip power supply coupling fail.", "DBLP authors": ["Franco Stellari", "Thomas Cowell", "Peilin Song", "Michael Sorna", "Zeynep Toprak Deniz", "John F. Bulzacchelli", "Nandita A. Mitra"], "year": 2012, "MAG papers": [{"PaperId": 2082317094, "PaperTitle": "root cause identification of an hard to find on chip power supply coupling fail", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"ibm": 7.0}}], "source": "ES"}, {"DBLP title": "Improved volume diagnosis throughput using dynamic design partitioning.", "DBLP authors": ["Xiaoxin Fan", "Huaxing Tang", "Yu Huang", "Wu-Tung Cheng", "Sudhakar M. Reddy", "Brady Benware"], "year": 2012, "MAG papers": [{"PaperId": 2131814033, "PaperTitle": "improved volume diagnosis throughput using dynamic design partitioning", "Year": 2012, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"mentor graphics": 4.0, "university of iowa": 2.0}}], "source": "ES"}, {"DBLP title": "On modeling faults in FinFET logic circuits.", "DBLP authors": ["Yuxi Liu", "Qiang Xu"], "year": 2012, "MAG papers": [{"PaperId": 2041508134, "PaperTitle": "on modeling faults in finfet logic circuits", "Year": 2012, "CitationCount": 34, "EstimatedCitation": 53, "Affiliations": {"the chinese university of hong kong": 2.0}}], "source": "ES"}, {"DBLP title": "A unified method for parametric fault characterization of post-bond TSVs.", "DBLP authors": ["Yu-Hsiang Lin", "Shi-Yu Huang", "Kun-Han Tsai", "Wu-Tung Cheng", "Stephen K. Sunter"], "year": 2012, "MAG papers": [{"PaperId": 2023976101, "PaperTitle": "a unified method for parametric fault characterization of post bond tsvs", "Year": 2012, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"mentor graphics": 3.0, "national tsing hua university": 2.0}}], "source": "ES"}, {"DBLP title": "Impact of Radial defect clustering on 3D stacked IC yield from wafer to wafer stacking.", "DBLP authors": ["Eshan Singh"], "year": 2012, "MAG papers": [{"PaperId": 2056332427, "PaperTitle": "impact of radial defect clustering on 3d stacked ic yield from wafer to wafer stacking", "Year": 2012, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"intel": 1.0}}], "source": "ES"}, {"DBLP title": "Scan test of die logic in 3D ICs using TSV probing.", "DBLP authors": ["Brandon Noia", "Shreepad Panth", "Krishnendu Chakrabarty", "Sung Kyu Lim"], "year": 2012, "MAG papers": [{"PaperId": 2169331336, "PaperTitle": "scan test of die logic in 3d ics using tsv probing", "Year": 2012, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"duke university": 2.0, "georgia institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "DfT architecture and ATPG for Interconnect tests of JEDEC Wide-I/O memory-on-logic die stacks.", "DBLP authors": ["Sergej Deutsch", "Brion L. Keller", "Vivek Chickermane", "Subhasish Mukherjee", "Navdeep Sood", "Sandeep Kumar Goel", "Ji-Jan Chen", "Ashok Mehta", "Frank Lee", "Erik Jan Marinissen"], "year": 2012, "MAG papers": [{"PaperId": 2056969337, "PaperTitle": "dft architecture and atpg for interconnect tests of jedec wide i o memory on logic die stacks", "Year": 2012, "CitationCount": 35, "EstimatedCitation": 35, "Affiliations": {"tsmc": 4.0, "cadence design systems": 5.0, "katholieke universiteit leuven": 1.0}}], "source": "ES"}, {"DBLP title": "Capacitive sensing testability in complex memory devices.", "DBLP authors": ["Kenneth P. Parker"], "year": 2012, "MAG papers": [{"PaperId": 1978918547, "PaperTitle": "capacitive sensing testability in complex memory devices", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"agilent technologies": 1.0}}], "source": "ES"}, {"DBLP title": "FPGA-based synthetic instrumentation for board test.", "DBLP authors": ["Igor Aleksejev", "Artur Jutman", "Sergei Devadze", "Sergei Odintsov", "Thomas Wenzel"], "year": 2012, "MAG papers": [{"PaperId": 1971688816, "PaperTitle": "fpga based synthetic instrumentation for board test", "Year": 2012, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"tallinn university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Board assisted-BIST: Long and short term solutions for testpoint erosion - Reaching into the DFx toolbox.", "DBLP authors": ["Zoe Conroy", "James J. Grealish", "Harrison Miles", "Anthony J. Suto", "Alfred L. Crouch", "Skip Meyers"], "year": 2012, "MAG papers": [{"PaperId": 2066157331, "PaperTitle": "board assisted bist long and short term solutions for testpoint erosion reaching into the dfx toolbox", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"hewlett packard": 1.0, "intel": 1.0, "cisco systems inc": 1.0, "teradyne": 1.0}}], "source": "ES"}, {"DBLP title": "Packet-based JTAG for remote testing.", "DBLP authors": ["Michele Portolan"], "year": 2012, "MAG papers": [{"PaperId": 2045500376, "PaperTitle": "packet based jtag for remote testing", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"bell labs": 1.0}}], "source": "ES"}, {"DBLP title": "A memory yield improvement scheme combining built-in self-repair and error correction codes.", "DBLP authors": ["Tze-Hsin Wu", "Po-Yuan Chen", "Mincent Lee", "Bin-Yen Lin", "Cheng-Wen Wu", "Chen-Hung Tien", "Hung-Chih Lin", "Hao Chen", "Ching-Nen Peng", "Min-Jer Wang"], "year": 2012, "MAG papers": [{"PaperId": 2086936129, "PaperTitle": "a memory yield improvement scheme combining built in self repair and error correction codes", "Year": 2012, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"tsmc": 5.0, "national tsing hua university": 5.0}}], "source": "ES"}, {"DBLP title": "Testing strategies for a 9T sub-threshold SRAM.", "DBLP authors": ["Hao-Yu Yang", "Chen-Wei Lin", "Hung-Hsin Chen", "Mango Chia-Tso Chao", "Ming-Hsien Tu", "Shyh-Jye Jou", "Ching-Te Chuang"], "year": 2012, "MAG papers": [{"PaperId": 2125837356, "PaperTitle": "testing strategies for a 9t sub threshold sram", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"national chiao tung university": 7.0}}], "source": "ES"}, {"DBLP title": "Low-power SRAMs power mode control logic: Failure analysis and test solutions.", "DBLP authors": ["Leonardo Bonet Zordan", "Alberto Bosio", "Luigi Dilillo", "Patrick Girard", "Aida Todri", "Arnaud Virazel", "Nabil Badereddine"], "year": 2012, "MAG papers": [{"PaperId": 2015952347, "PaperTitle": "low power srams power mode control logic failure analysis and test solutions", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of montpellier": 6.0, "intel mobile communications": 1.0}}], "source": "ES"}, {"DBLP title": "A built-in self-test scheme for 3D RAMs.", "DBLP authors": ["Yun-Chao You", "Che-Wei Chou", "Jin-Fu Li", "Chih-Yen Lo", "Ding-Ming Kwai", "Yung-Fa Chou", "Cheng-Wen Wu"], "year": 2012, "MAG papers": [{"PaperId": 2038668401, "PaperTitle": "a built in self test scheme for 3d rams", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"national central university": 7.0}}], "source": "ES"}, {"DBLP title": "On-chip diagnosis for early-life and wear-out failures.", "DBLP authors": ["Matthew Beckler", "R. D. (Shawn) Blanton"], "year": 2012, "MAG papers": [{"PaperId": 2025554908, "PaperTitle": "on chip diagnosis for early life and wear out failures", "Year": 2012, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"carnegie mellon university": 2.0}}], "source": "ES"}, {"DBLP title": "DART: Dependable VLSI test architecture and its implementation.", "DBLP authors": ["Yasuo Sato", "Seiji Kajihara", "Tomokazu Yoneda", "Kazumi Hatayama", "Michiko Inoue", "Yukiya Miura", "Satosni Untake", "Takumi Hasegawa", "Motoyuki Sato", "Kotaro Shimamura"], "year": 2012, "MAG papers": [{"PaperId": 1973666101, "PaperTitle": "dart dependable vlsi test architecture and its implementation", "Year": 2012, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"hitachi": 3.0, "tokyo metropolitan university": 1.0, "kyushu institute of technology": 2.0, "nara institute of science and technology": 3.0, "oita university": 1.0}}], "source": "ES"}, {"DBLP title": "A design flow to maximize yield/area of physical devices via redundancy.", "DBLP authors": ["Mohammad Mirza-Aghatabar", "Melvin A. Breuer", "Sandeep K. Gupta"], "year": 2012, "MAG papers": [{"PaperId": 2067246568, "PaperTitle": "a design flow to maximize yield area of physical devices via redundancy", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of southern california": 3.0}}], "source": "ES"}, {"DBLP title": "BS 1149.1 extensions for an online interconnect fault detection and recovery.", "DBLP authors": ["Somayeh Sadeghi Kohan", "Majid Namaki-Shoushtari", "Fatemeh Javaheri", "Zainalabedin Navabi"], "year": 2012, "MAG papers": [{"PaperId": 2066367448, "PaperTitle": "bs 1149 1 extensions for an online interconnect fault detection and recovery", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of tehran": 4.0}}], "source": "ES"}, {"DBLP title": "FALCON: Rapid statistical fault coverage estimation for complex designs.", "DBLP authors": ["Shahrzad Mirkhani", "Jacob A. Abraham", "Toai Vo", "Hong Shin Jun", "Bill Eklow"], "year": 2012, "MAG papers": [{"PaperId": 2098786960, "PaperTitle": "falcon rapid statistical fault coverage estimation for complex designs", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"cisco systems inc": 3.0, "university of texas at austin": 2.0}}], "source": "ES"}, {"DBLP title": "Methodology for fault grading high speed I/O interfaces used in complex Graphics Processing Unit.", "DBLP authors": ["Animesh Khare", "P. Kishore", "S. Reddy", "K. Rajan", "A. Sanghani"], "year": 2012, "MAG papers": [{"PaperId": 1973012693, "PaperTitle": "methodology for fault grading high speed i o interfaces used in complex graphics processing unit", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"nvidia": 5.0}}], "source": "ES"}, {"DBLP title": "Functional test content optimization for peak-power validation - An experimental study.", "DBLP authors": ["Vinayak Kamath", "Wen Chen", "Nik Sumikawa", "Li-C. Wang"], "year": 2012, "MAG papers": [{"PaperId": 2085219974, "PaperTitle": "functional test content optimization for peak power validation an experimental study", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of california santa barbara": 4.0}}], "source": "ES"}, {"DBLP title": "Experiences with non-intrusive sensors for RF built-in test.", "DBLP authors": ["Louay Abdallah", "Haralampos-G. D. Stratigopoulos", "Salvador Mir", "Christophe Kelma"], "year": 2012, "MAG papers": [{"PaperId": 1988733033, "PaperTitle": "experiences with non intrusive sensors for rf built in test", "Year": 2012, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"centre national de la recherche scientifique": 3.0, "nxp semiconductors": 1.0}}], "source": "ES"}, {"DBLP title": "A frequency measurement BIST implementation targeting gigahertz application.", "DBLP authors": ["Matthieu Dubois", "Emeric de Foucauld", "Christopher Mounet", "Serigne Dia", "Cedric Mayor"], "year": 2012, "MAG papers": [{"PaperId": 2020317015, "PaperTitle": "a frequency measurement bist implementation targeting gigahertz application", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national presto industries": 2.0}}], "source": "ES"}, {"DBLP title": "DC temperature measurements for power gain monitoring in RF power amplifiers.", "DBLP authors": ["Josep Altet", "Diego Mateo", "Didac G\u00f3mez", "Xavier Perpi\u00f1\u00e0", "Miquel Vellveh\u00ed", "Xavier Jord\u00e0"], "year": 2012, "MAG papers": [{"PaperId": 2160905929, "PaperTitle": "dc temperature measurements for power gain monitoring in rf power amplifiers", "Year": 2012, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"spanish national research council": 3.0, "polytechnic university of catalonia": 3.0}}], "source": "ES"}, {"DBLP title": "Automated system level functional test program generation on ATE from EDA using Functional Test Abstraction.", "DBLP authors": ["Motoo Ueda", "Shinichi Ishikawa", "Masaru Goishi", "Satoru Kitagawa", "Hiroshi Araki", "Shuichi Inage"], "year": 2012, "MAG papers": [{"PaperId": 2050367720, "PaperTitle": "automated system level functional test program generation on ate from eda using functional test abstraction", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"advantest": 6.0}}], "source": "ES"}, {"DBLP title": "Low cost high-speed test data acquisition: Accurate period estimation driven signal reconstruction using incoherent subsampling.", "DBLP authors": ["Thomas Moon", "Hyun Woo Choi", "Abhijit Chatterjee"], "year": 2012, "MAG papers": [{"PaperId": 1964784719, "PaperTitle": "low cost high speed test data acquisition accurate period estimation driven signal reconstruction using incoherent subsampling", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"georgia institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "RNA: Advanced phase tracking method for digital waveform reconstruction.", "DBLP authors": ["Takashi Ito", "Hideo Okawara", "Jinlei Liu"], "year": 2012, "MAG papers": [{"PaperId": 2000097008, "PaperTitle": "rna advanced phase tracking method for digital waveform reconstruction", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"advantest": 1.0}}], "source": "ES"}, {"DBLP title": "Radic: A standard-cell-based sensor for on-chip aging and flip-flop metastability measurements.", "DBLP authors": ["Xiaoxiao Wang", "Dat Tran", "Saji George", "LeRoy Winemberg", "Nisar Ahmed", "Steve Palosh", "Allan Dobin", "Mohammad Tehranipoor"], "year": 2012, "MAG papers": [{"PaperId": 2166022257, "PaperTitle": "radic a standard cell based sensor for on chip aging and flip flop metastability measurements", "Year": 2012, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"university of connecticut": 1.0, "freescale semiconductor": 7.0}}], "source": "ES"}, {"DBLP title": "Vulnerability-based Interleaving for Multi-Bit Upset (MBU) protection in modern microprocessors.", "DBLP authors": ["Michail Maniatakos", "Maria K. Michael", "Yiorgos Makris"], "year": 2012, "MAG papers": [{"PaperId": 2028031642, "PaperTitle": "vulnerability based interleaving for multi bit upset mbu protection in modern microprocessors", "Year": 2012, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"yale university": 1.0, "university of texas at dallas": 1.0, "university of cyprus": 1.0}}], "source": "ES"}, {"DBLP title": "An experiment of burn-in time reduction based on parametric test analysis.", "DBLP authors": ["Nik Sumikawa", "Li-C. Wang", "Magdy S. Abadir"], "year": 2012, "MAG papers": [{"PaperId": 2081065829, "PaperTitle": "an experiment of burn in time reduction based on parametric test analysis", "Year": 2012, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"university of california santa barbara": 2.0, "freescale semiconductor": 1.0}}], "source": "ES"}]