<Root>
<Comments>
<c f="1" b="1" e="1"/>
<c f="1" b="2" e="2"/>
<c f="1" b="3" e="3"/>
<c f="1" b="4" e="4"/>
<c f="1" b="5" e="5"/>
<c f="1" b="6" e="6"/>
<c f="1" b="7" e="7"/>
<c f="1" b="8" e="8"/>
<c f="1" b="9" e="9"/>
<c f="1" b="10" e="10"/>
<c f="1" b="11" e="11"/>
<c f="1" b="12" e="12"/>
<c f="1" b="13" e="13"/>
<c f="1" b="14" e="14"/>
<c f="1" b="16" e="14"/>
<c f="1" b="126" e="126"/>
<c f="1" b="127" e="126"/>
<c f="1" b="135" e="135"/>
<c f="1" b="136" e="135"/>
</Comments>
<Macros>
<m f="1" bl="65" bc="7" el="65" ec="46"/>
<m f="1" bl="68" bc="7" el="69" ec="75"/>
<m f="1" bl="90" bc="7" el="90" ec="57"/>
<m f="1" bl="91" bc="55" el="91" ec="55"/>
</Macros>
<Comments>
<c f="2" b="1" e="1"/>
<c f="2" b="2" e="2"/>
<c f="2" b="3" e="3"/>
<c f="2" b="4" e="4"/>
<c f="2" b="5" e="5"/>
<c f="2" b="6" e="6"/>
<c f="2" b="7" e="7"/>
<c f="2" b="8" e="8"/>
<c f="2" b="9" e="9"/>
<c f="2" b="10" e="10"/>
<c f="2" b="11" e="11"/>
<c f="2" b="12" e="12"/>
<c f="2" b="13" e="13"/>
<c f="2" b="15" e="13"/>
<c f="2" b="38" e="38"/>
<c f="2" b="39" e="38"/>
<c f="2" b="49" e="49"/>
<c f="2" b="50" e="49"/>
<c f="2" b="58" e="58"/>
<c f="2" b="59" e="59"/>
<c f="2" b="60" e="59"/>
<c f="2" b="72" e="72"/>
<c f="2" b="73" e="72"/>
<c f="2" b="83" e="83"/>
<c f="2" b="85" e="83"/>
</Comments>
<Macros/>
<Comments>
<c f="3" b="1" e="1"/>
<c f="3" b="2" e="2"/>
<c f="3" b="3" e="3"/>
<c f="3" b="4" e="4"/>
<c f="3" b="5" e="5"/>
<c f="3" b="6" e="6"/>
<c f="3" b="7" e="7"/>
<c f="3" b="8" e="8"/>
<c f="3" b="9" e="9"/>
<c f="3" b="11" e="9"/>
<c f="3" b="23" e="23"/>
<c f="3" b="24" e="23"/>
<c f="3" b="31" e="31"/>
<c f="3" b="32" e="32"/>
<c f="3" b="33" e="32"/>
<c f="3" b="35" e="35"/>
<c f="3" b="36" e="35"/>
<c f="3" b="41" e="41"/>
<c f="3" b="42" e="41"/>
<c f="3" b="46" e="46"/>
<c f="3" b="48" e="46"/>
</Comments>
<Macros/>
<tun>
<ns name="llvm" id="148e445455a402e51ee8cb42d41d6fa3_544dadc8774ac7e8cdf9804c9bca3e1f" file="3" linestart="14" lineend="46">
<cr namespace="llvm" access="none" kind="class" name="AMDGPUSubtarget" id="148e445455a402e51ee8cb42d41d6fa3_ccee921ff17fb86771cc7950ec66d7db" file="3" linestart="16" lineend="16"/>
<cr namespace="llvm" access="none" kind="class" name="MachineInstr" id="148e445455a402e51ee8cb42d41d6fa3_6044ca844a7ec5fb9a6c63d2c45cb3c4" file="3" linestart="17" lineend="17"/>
<cr namespace="llvm" access="none" kind="class" name="MCContext" id="148e445455a402e51ee8cb42d41d6fa3_66d5a04d181dc2d379aee3c1da9a8316" file="3" linestart="18" lineend="18"/>
<cr namespace="llvm" access="none" kind="class" name="MCInst" id="148e445455a402e51ee8cb42d41d6fa3_4dc08c22fc67fa33e164b3e422ed7a5c" file="3" linestart="19" lineend="19"/>
<cr namespace="llvm" access="none" depth="0" kind="class" name="AMDGPUMCInstLower" id="148e445455a402e51ee8cb42d41d6fa3_0e07532a287aab95412f5e431eeb1027" file="3" linestart="21" lineend="44">
<cr access="public" kind="class" name="AMDGPUMCInstLower" id="148e445455a402e51ee8cb42d41d6fa3_aa52f7f7e0ee402044f47143657966a6" file="3" linestart="21" lineend="21"/>
<e parent="148e445455a402e51ee8cb42d41d6fa3_0e07532a287aab95412f5e431eeb1027" access="private" name="SISubtarget" id="148e445455a402e51ee8cb42d41d6fa3_3fabee6c9b28b08de384d20faaafd772" file="3" linestart="24" lineend="26" fixed="true">
<promotion_type>
<bt name="int"/>
</promotion_type>
<integer_type>
<bt name="int"/>
</integer_type>
<ec name="SI" id="148e445455a402e51ee8cb42d41d6fa3_8d8c34d365992972d06141e331adb0e6" file="3" linestart="25" lineend="25">
<et>
<e id="148e445455a402e51ee8cb42d41d6fa3_3fabee6c9b28b08de384d20faaafd772"/>
</et>
<Stmt>
<n45 lb="25" cb="10">
<flit/>
</n45>

</Stmt>
</ec>
</e>
<fl name="Ctx" id="148e445455a402e51ee8cb42d41d6fa3_f1616996a0f8cf8e232d8f5a0245efe8" file="3" linestart="28" lineend="28" isLiteral="true" isRef="true" access="private" proto="llvm::MCContext &amp;">
<lrf>
<rt>
<cr id="0521a692a6291d3af05cf9d97c086513_66d5a04d181dc2d379aee3c1da9a8316"/>
</rt>
</lrf>
</fl>
<fl name="ST" id="148e445455a402e51ee8cb42d41d6fa3_81b0d5afb9a9e733dd1e26bee3d4f301" file="3" linestart="29" lineend="29" isLiteral="true" isRef="true" access="private" proto="const llvm::AMDGPUSubtarget &amp;">
<lrf>
<QualType const="true">
<rt>
<cr id="1fa1199557e4f7988cadb59401364979_ccee921ff17fb86771cc7950ec66d7db"/>
</rt>
</QualType>
</lrf>
</fl>
<m name="AMDGPUSubtargetToSISubtarget" id="148e445455a402e51ee8cb42d41d6fa3_7af6cdb6c291776b3dfe430c9d568b5b" file="3" linestart="33" lineend="33" access="private" hasbody="true">
<fpt const="true" proto="enum SISubtarget">
<ety>
<et>
<e id="148e445455a402e51ee8cb42d41d6fa3_3fabee6c9b28b08de384d20faaafd772"/>
</et>
</ety>
</fpt>
<p name="Gen" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="getMCOpcode" id="148e445455a402e51ee8cb42d41d6fa3_d072f5daff37b2503e0d8045dec4c981" file="3" linestart="36" lineend="36" access="private" hasbody="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MIOpcode" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<Decl access="public"/>
<c name="AMDGPUMCInstLower" id="148e445455a402e51ee8cb42d41d6fa3_7fd686de94a6336e841507370c52877d" file="3" linestart="39" lineend="39" access="public" hasbody="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="ctx" proto="llvm::MCContext &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0521a692a6291d3af05cf9d97c086513_66d5a04d181dc2d379aee3c1da9a8316"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="ST" proto="const llvm::AMDGPUSubtarget &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="1fa1199557e4f7988cadb59401364979_ccee921ff17fb86771cc7950ec66d7db"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</c>
<m name="lower" id="148e445455a402e51ee8cb42d41d6fa3_c3f9af626b95bf67dd82ba17a809e6d1" file="3" linestart="42" lineend="42" access="public" hasbody="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="OutMI" proto="llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<c name="AMDGPUMCInstLower" id="148e445455a402e51ee8cb42d41d6fa3_419f3726b47e6112c4d90409fa3d9c1c" file="3" linestart="21" lineend="21" copyconst="true" implicit="true" access="public" inline="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="const llvm::AMDGPUMCInstLower &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="148e445455a402e51ee8cb42d41d6fa3_0e07532a287aab95412f5e431eeb1027"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</c>
<c name="AMDGPUMCInstLower" id="148e445455a402e51ee8cb42d41d6fa3_a163a58d6cc767389efb474c202d1c2f" file="3" linestart="21" lineend="21" implicit="true" access="public" inline="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::AMDGPUMCInstLower &amp;&amp;" isRef="true" isLiteral="true" access2="none">
<rrf>
<rt>
<cr id="148e445455a402e51ee8cb42d41d6fa3_0e07532a287aab95412f5e431eeb1027"/>
</rt>
</rrf>
<Stmt>

</Stmt>
</p>
</c>
<m name="operator=" id="148e445455a402e51ee8cb42d41d6fa3_2a28cc03ce12dbae5b0180f92bef61c3" file="3" linestart="21" implicit="true" operator="true" access="public" inline="true" isdef="true">
<fpt proto="llvm::AMDGPUMCInstLower &amp;">
<lrf>
<rt>
<cr id="148e445455a402e51ee8cb42d41d6fa3_0e07532a287aab95412f5e431eeb1027"/>
</rt>
</lrf>
</fpt>
<p name="" proto="const llvm::AMDGPUMCInstLower &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="148e445455a402e51ee8cb42d41d6fa3_0e07532a287aab95412f5e431eeb1027"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
</cr>
</ns>
<ns name="llvm" id="26da9f39abbd86c48d581c3a025dda3b_544dadc8774ac7e8cdf9804c9bca3e1f" file="2" linestart="21" lineend="83" original="">
<cr namespace="llvm" access="none" depth="4" kind="class" name="AMDGPUAsmPrinter" id="26da9f39abbd86c48d581c3a025dda3b_1134de6504066a252d4392dfb096d0ce" file="2" linestart="23" lineend="81">
<base access="public">
<rt>
<cr id="67d9eb8049a3afaa59b7545110adc6d4_6580dee968da8d01dcc1d0f208944f7e"/>
</rt>
</base>
<cr access="public" kind="class" name="AMDGPUAsmPrinter" id="26da9f39abbd86c48d581c3a025dda3b_a052f0ad0b34c6f778332fae5bd5b9de" file="2" linestart="23" lineend="23"/>
<Decl access="private"/>
<cr parent="26da9f39abbd86c48d581c3a025dda3b_1134de6504066a252d4392dfb096d0ce" access="private" depth="0" kind="struct" name="SIProgramInfo" id="26da9f39abbd86c48d581c3a025dda3b_5846e11e4076cec45ea3d8f9db725088" file="2" linestart="25" lineend="51">
<cr access="public" kind="struct" name="SIProgramInfo" id="26da9f39abbd86c48d581c3a025dda3b_f568d306e5dbcc656b601cf2aba58df5" file="2" linestart="25" lineend="25"/>
<c name="SIProgramInfo" id="26da9f39abbd86c48d581c3a025dda3b_cd58d9dd99d74613aac80542ad83832a" file="2" linestart="26" lineend="36" access="public" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<initlist id="26da9f39abbd86c48d581c3a025dda3b_ad3b802e105244bd93d71e5c5fa53bc1">
<Stmt>
<n32 lb="27" cb="15">
<n45 lb="27" cb="15">
<flit/>
</n45>
</n32>

</Stmt>
</initlist>
<initlist id="26da9f39abbd86c48d581c3a025dda3b_0ea627bf79cefbd2f01f0136b47373c7">
<Stmt>
<n32 lb="28" cb="15">
<n45 lb="28" cb="15"/>
</n32>

</Stmt>
</initlist>
<initlist id="26da9f39abbd86c48d581c3a025dda3b_bb451e74549f64583eadc08354167939">
<Stmt>
<n32 lb="29" cb="16">
<n45 lb="29" cb="16"/>
</n32>

</Stmt>
</initlist>
<initlist id="26da9f39abbd86c48d581c3a025dda3b_df55cfd6716953bfd8e6ab5259e302c3">
<Stmt>
<n32 lb="30" cb="17">
<n45 lb="30" cb="17"/>
</n32>

</Stmt>
</initlist>
<initlist id="26da9f39abbd86c48d581c3a025dda3b_b9c0bf8489b812d61a3c14564bb579dc">
<Stmt>
<n32 lb="31" cb="12">
<n45 lb="31" cb="12"/>
</n32>

</Stmt>
</initlist>
<initlist id="26da9f39abbd86c48d581c3a025dda3b_223c00198b9e2a260a19dbf96b0e290c">
<Stmt>
<n32 lb="32" cb="17">
<n45 lb="32" cb="17"/>
</n32>

</Stmt>
</initlist>
<initlist id="26da9f39abbd86c48d581c3a025dda3b_7bc9f4026910eb9462115e078d30017c">
<Stmt>
<n32 lb="33" cb="17">
<n45 lb="33" cb="17"/>
</n32>

</Stmt>
</initlist>
<initlist id="26da9f39abbd86c48d581c3a025dda3b_e6cd8f125a679526a9a4906619f4d723">
<Stmt>
<n32 lb="34" cb="16">
<n45 lb="34" cb="16"/>
</n32>

</Stmt>
</initlist>
<initlist id="26da9f39abbd86c48d581c3a025dda3b_7cc637cf0eb2226f9ad580cc3bcdd930">
<Stmt>
<n32 lb="35" cb="19">
<n45 lb="35" cb="19"/>
</n32>

</Stmt>
</initlist>
<initlist id="26da9f39abbd86c48d581c3a025dda3b_a1125c06f40bf71211b1f60ef49fceca">
<Stmt>
<n32 lb="36" cb="15">
<n45 lb="36" cb="15"/>
</n32>

</Stmt>
</initlist>
<Stmt>
<u lb="36" cb="18" le="36" ce="19"/>

</Stmt>
</c>
<fl name="NumVGPR" id="26da9f39abbd86c48d581c3a025dda3b_ad3b802e105244bd93d71e5c5fa53bc1" file="2" linestart="39" lineend="39" isLiteral="true" access="public" proto="uint32_t">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
</fl>
<fl name="NumSGPR" id="26da9f39abbd86c48d581c3a025dda3b_0ea627bf79cefbd2f01f0136b47373c7" file="2" linestart="40" lineend="40" isLiteral="true" access="public" proto="uint32_t">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
</fl>
<fl name="Priority" id="26da9f39abbd86c48d581c3a025dda3b_bb451e74549f64583eadc08354167939" file="2" linestart="41" lineend="41" isLiteral="true" access="public" proto="uint32_t">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
</fl>
<fl name="FloatMode" id="26da9f39abbd86c48d581c3a025dda3b_df55cfd6716953bfd8e6ab5259e302c3" file="2" linestart="42" lineend="42" isLiteral="true" access="public" proto="uint32_t">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
</fl>
<fl name="Priv" id="26da9f39abbd86c48d581c3a025dda3b_b9c0bf8489b812d61a3c14564bb579dc" file="2" linestart="43" lineend="43" isLiteral="true" access="public" proto="uint32_t">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
</fl>
<fl name="DX10Clamp" id="26da9f39abbd86c48d581c3a025dda3b_223c00198b9e2a260a19dbf96b0e290c" file="2" linestart="44" lineend="44" isLiteral="true" access="public" proto="uint32_t">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
</fl>
<fl name="DebugMode" id="26da9f39abbd86c48d581c3a025dda3b_7bc9f4026910eb9462115e078d30017c" file="2" linestart="45" lineend="45" isLiteral="true" access="public" proto="uint32_t">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
</fl>
<fl name="IEEEMode" id="26da9f39abbd86c48d581c3a025dda3b_e6cd8f125a679526a9a4906619f4d723" file="2" linestart="46" lineend="46" isLiteral="true" access="public" proto="uint32_t">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
</fl>
<fl name="ScratchSize" id="26da9f39abbd86c48d581c3a025dda3b_7cc637cf0eb2226f9ad580cc3bcdd930" file="2" linestart="47" lineend="47" isLiteral="true" access="public" proto="uint32_t">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
</fl>
<fl name="CodeLen" id="26da9f39abbd86c48d581c3a025dda3b_a1125c06f40bf71211b1f60ef49fceca" file="2" linestart="50" lineend="50" isLiteral="true" access="public" proto="uint64_t">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
</fl>
</cr>
<m name="getSIProgramInfo" id="26da9f39abbd86c48d581c3a025dda3b_e911287f72fcbd58051cdcfa9351899d" file="2" linestart="53" lineend="53" access="private">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="Out" proto="llvm::AMDGPUAsmPrinter::SIProgramInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="26da9f39abbd86c48d581c3a025dda3b_5846e11e4076cec45ea3d8f9db725088"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MF" proto="const llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="findNumUsedRegistersSI" id="26da9f39abbd86c48d581c3a025dda3b_92a2d1fe511079c2122af4f2557de497" file="2" linestart="54" lineend="56" access="private">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MF" proto="const llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="NumSGPR" proto="unsigned int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="unsigned int"/>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="NumVGPR" proto="unsigned int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="unsigned int"/>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="EmitProgramInfoR600" id="26da9f39abbd86c48d581c3a025dda3b_ea9089877b9cad24bb6cb041034d530b" file="2" linestart="60" lineend="60" access="private">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="MF" proto="const llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="EmitProgramInfoSI" id="26da9f39abbd86c48d581c3a025dda3b_b2c125f497364cb84d1f4420e5beac7d" file="2" linestart="61" lineend="61" access="private">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="MF" proto="const llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="KernelInfo" proto="const llvm::AMDGPUAsmPrinter::SIProgramInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="26da9f39abbd86c48d581c3a025dda3b_5846e11e4076cec45ea3d8f9db725088"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<Decl access="public"/>
<c name="AMDGPUAsmPrinter" id="26da9f39abbd86c48d581c3a025dda3b_d233ed1c28f56a9d8fc9d3805c68287e" file="2" linestart="64" lineend="64" explicit="true" access="public">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="TM" proto="llvm::TargetMachine &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="d4e05c6b0f4f04a6e13045c31301b1c4_a26dab456e12d7a9bfc4c2cb193bcaff"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Streamer" proto="llvm::MCStreamer &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="7345c616ef5527975f62b8656367364b_d43ee9d6c82592155c8c2c9057faef5e"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</c>
<m name="runOnMachineFunction" id="26da9f39abbd86c48d581c3a025dda3b_930d9be5a6a24b6e94673dd7bd2dab8a" file="2" linestart="66" lineend="66" access="public">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
<p name="MF" proto="llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="getPassName" id="26da9f39abbd86c48d581c3a025dda3b_5c7fe748e806933001b6ef39ae4e2804" file="2" linestart="68" lineend="70" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="const char *">
<pt>
<QualType const="true">
<bt name="char"/>
</QualType>
</pt>
</fpt>
<Stmt>
<u lb="68" cb="44" le="70" ce="3">
<rx lb="69" cb="5" le="69" ce="12" pvirg="true">
<n32 lb="69" cb="12">
<n52 lb="69" cb="12">
<slit/>
</n52>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="EmitInstruction" id="26da9f39abbd86c48d581c3a025dda3b_091ee0839137b6096abc2ac3c65a1a26" file="2" linestart="73" lineend="73" access="public" hasbody="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="EmitEndOfAsmFile" id="26da9f39abbd86c48d581c3a025dda3b_07c3683fb476e5ad9618ae76bd1adb2d" file="2" linestart="75" lineend="75" access="public">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="M" proto="llvm::Module &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="869eb5281cbe4bbe9c04eddc6bf80c98_c889fdf0ed3d2bfb5cc555cfda99ef1e"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<Decl access="protected"/>
<fl name="DisasmEnabled" id="26da9f39abbd86c48d581c3a025dda3b_41e6a966b3cdfe5fc8a682afe9b2883e" file="2" linestart="78" lineend="78" isLiteral="true" access="protected" proto="bool">
<bt name="bool"/>
</fl>
<fl name="DisasmLines" id="26da9f39abbd86c48d581c3a025dda3b_6a74a7a6233316dc9afe688930850973" file="2" linestart="79" lineend="79" access="protected" proto="std::vector&lt;std::string&gt;">
<ety>
<tss>
<templatebase id="78cb3cbcc032150b6a85b2f30813c812_3d0ab7465d6b9448b8c01dc907d3e25b"/>
<template_arguments>
<ety>
<Tdef>
<tss>
<templatebase id="f2e96efeaba09e7d8921632d675962d4_6ecc822215ca97386606c5e8e95c56fb"/>
<template_arguments>
<bt name="char"/>
<tss>
<templatebase id="dc6a030260fdce02a4552ddbd0ff2ec9_bf3447e13ccfc57e5fa847f5d78e7639"/>
<template_arguments>
<bt name="char"/>
</template_arguments>
</tss>
<tss>
<templatebase id="e709ea4c3e9ceb4cc0600c1bf8d29ceb_07566aa809aee0bdf1c0fac16e19fa85"/>
<template_arguments>
<bt name="char"/>
</template_arguments>
</tss>
</template_arguments>
</tss>
</Tdef>
</ety>
</template_arguments>
</tss>
</ety>
</fl>
<fl name="HexLines" id="26da9f39abbd86c48d581c3a025dda3b_0868c1e8fd24be009f3dc1b37ee3d337" file="2" linestart="79" lineend="79" access="protected" proto="std::vector&lt;std::string&gt;">
<ety>
<tss>
<templatebase id="78cb3cbcc032150b6a85b2f30813c812_3d0ab7465d6b9448b8c01dc907d3e25b"/>
<template_arguments>
<ety>
<Tdef>
<tss>
<templatebase id="f2e96efeaba09e7d8921632d675962d4_6ecc822215ca97386606c5e8e95c56fb"/>
<template_arguments>
<bt name="char"/>
<tss>
<templatebase id="dc6a030260fdce02a4552ddbd0ff2ec9_bf3447e13ccfc57e5fa847f5d78e7639"/>
<template_arguments>
<bt name="char"/>
</template_arguments>
</tss>
<tss>
<templatebase id="e709ea4c3e9ceb4cc0600c1bf8d29ceb_07566aa809aee0bdf1c0fac16e19fa85"/>
<template_arguments>
<bt name="char"/>
</template_arguments>
</tss>
</template_arguments>
</tss>
</Tdef>
</ety>
</template_arguments>
</tss>
</ety>
</fl>
<fl name="DisasmLineMaxLen" id="26da9f39abbd86c48d581c3a025dda3b_1ac74f5cbfb04a72b524ed3ca55c001e" file="2" linestart="80" lineend="80" isLiteral="true" access="protected" proto="size_t">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
</fl>
<m name="operator=" id="26da9f39abbd86c48d581c3a025dda3b_47966761abab7521368ac335dbc632d4" file="2" linestart="23" implicit="true" operator="true" access="public" inline="true" isdef="true">
<fpt proto="llvm::AMDGPUAsmPrinter &amp;">
<lrf>
<rt>
<cr id="26da9f39abbd86c48d581c3a025dda3b_1134de6504066a252d4392dfb096d0ce"/>
</rt>
</lrf>
</fpt>
<p name="" proto="const llvm::AMDGPUAsmPrinter &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="26da9f39abbd86c48d581c3a025dda3b_1134de6504066a252d4392dfb096d0ce"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<d name="~AMDGPUAsmPrinter" id="26da9f39abbd86c48d581c3a025dda3b_b00d3902d624f59879c7cd9457cb612e" file="2" linestart="23" lineend="23" implicit="true" access="public" inline="true">
<fpt proto="void">
<bt name="void"/>
<exception_specifiers nothrow="true"/>
</fpt>
</d>
</cr>
</ns>
<Comments>
<c f="4" b="1" e="1"/>
<c f="4" b="2" e="2"/>
<c f="4" b="3" e="3"/>
<c f="4" b="4" e="4"/>
<c f="4" b="5" e="5"/>
<c f="4" b="6" e="6"/>
<c f="4" b="7" e="7"/>
<c f="4" b="8" e="8"/>
<c f="4" b="9" e="9"/>
<c f="4" b="10" e="10"/>
<c f="4" b="11" e="11"/>
<c f="4" b="12" e="12"/>
<c f="4" b="13" e="13"/>
<c f="4" b="14" e="14"/>
<c f="4" b="15" e="14"/>
<c f="4" b="23" e="23"/>
<c f="4" b="24" e="24"/>
<c f="4" b="25" e="25"/>
<c f="4" b="26" e="26"/>
<c f="4" b="27" e="27"/>
<c f="4" b="28" e="27"/>
<c f="4" b="34" e="34"/>
<c f="4" b="35" e="35"/>
<c f="4" b="36" e="35"/>
<c f="4" b="44" e="44"/>
<c f="4" b="45" e="44"/>
</Comments>
<Macros/>
<ns name="llvm" id="ce35e1cce7a628ae5a8d5e9d13211b49_544dadc8774ac7e8cdf9804c9bca3e1f" file="4" linestart="21" lineend="44" original="">
<cr namespace="llvm" access="none" depth="1" kind="class" name="AMDGPUFrameLowering" id="ce35e1cce7a628ae5a8d5e9d13211b49_3fde36b7c1e8565c811c55b36b4dbaad" file="4" linestart="28" lineend="43">
<base access="public">
<rt>
<cr id="9ce16da58065b4e32bc19fccd9c585d4_320b0db6d9dd2fdd56f3ced1f5d0dad6"/>
</rt>
</base>
<cr access="public" kind="class" name="AMDGPUFrameLowering" id="ce35e1cce7a628ae5a8d5e9d13211b49_e024f7314e2b00425b8189a3954748d6" file="4" linestart="28" lineend="28"/>
<Decl access="public"/>
<c name="AMDGPUFrameLowering" id="ce35e1cce7a628ae5a8d5e9d13211b49_72750b9196d86883f00fd6dd7ecb8b9f" file="4" linestart="30" lineend="31" access="public">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="D" proto="llvm::TargetFrameLowering::StackDirection" isLiteral="true" access2="none">
<et>
<e id="9ce16da58065b4e32bc19fccd9c585d4_242d6031dc0a36607f770f0076ab6f2a"/>
</et>
<Stmt>

</Stmt>
</p>
<p name="StackAl" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="LAO" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
<p name="TransAl" proto="unsigned int" isLiteral="true" isPrimitive="true" init="true" access2="none">
<bt name="unsigned int"/>
<Stmt>
<n32 lb="31" cb="42">
<n45 lb="31" cb="42">
<flit/>
</n45>
</n32>

</Stmt>
</p>
</c>
<d name="~AMDGPUFrameLowering" id="ce35e1cce7a628ae5a8d5e9d13211b49_cc1d9849cecd796ec542de1d61d11510" file="4" linestart="32" lineend="32" virtual="true" access="public">
<fpt proto="void">
<bt name="void"/>
</fpt>
</d>
<m name="getStackWidth" id="ce35e1cce7a628ae5a8d5e9d13211b49_59688265d9c72c7e0ca4b03e941e29e7" file="4" linestart="36" lineend="36" access="public">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MF" proto="const llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="getFrameIndexOffset" id="ce35e1cce7a628ae5a8d5e9d13211b49_925f43c2fa917afc91a7d8be4e951bb2" file="4" linestart="37" lineend="37" access="public">
<fpt const="true" proto="int">
<bt name="int"/>
</fpt>
<p name="MF" proto="const llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="FI" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="getCalleeSavedSpillSlots" id="ce35e1cce7a628ae5a8d5e9d13211b49_d9ba4059fa7990ee3d761f399bc24fe5" file="4" linestart="38" lineend="39" access="public">
<fpt const="true" proto="const llvm::TargetFrameLowering::SpillSlot *">
<pt>
<QualType const="true">
<rt>
<cr id="9ce16da58065b4e32bc19fccd9c585d4_475eb27b1f1bba99f8fba75e9d35fc2a"/>
</rt>
</QualType>
</pt>
</fpt>
<p name="NumEntries" proto="unsigned int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="unsigned int"/>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="emitPrologue" id="ce35e1cce7a628ae5a8d5e9d13211b49_7e8129d6bef2aa0e243c829972eda71c" file="4" linestart="40" lineend="40" access="public">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MF" proto="llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="emitEpilogue" id="ce35e1cce7a628ae5a8d5e9d13211b49_2381b63cc006d9d40da26b0dbc8aee9a" file="4" linestart="41" lineend="41" access="public">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MF" proto="llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="hasFP" id="ce35e1cce7a628ae5a8d5e9d13211b49_e36d9e431ea15c5f6c0eede815c56aa4" file="4" linestart="42" lineend="42" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MF" proto="const llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="operator=" id="ce35e1cce7a628ae5a8d5e9d13211b49_e982b1d8b19e82906846e705fa9f212e" file="4" linestart="28" implicit="true" operator="true" access="public" inline="true">
<fpt proto="llvm::AMDGPUFrameLowering &amp;">
<lrf>
<rt>
<cr id="ce35e1cce7a628ae5a8d5e9d13211b49_3fde36b7c1e8565c811c55b36b4dbaad"/>
</rt>
</lrf>
</fpt>
<p name="" proto="const llvm::AMDGPUFrameLowering &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="ce35e1cce7a628ae5a8d5e9d13211b49_3fde36b7c1e8565c811c55b36b4dbaad"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
</cr>
</ns>
<Comments>
<c f="5" b="1" e="1"/>
<c f="5" b="2" e="2"/>
<c f="5" b="3" e="3"/>
<c f="5" b="4" e="4"/>
<c f="5" b="5" e="5"/>
<c f="5" b="6" e="6"/>
<c f="5" b="7" e="7"/>
<c f="5" b="8" e="8"/>
<c f="5" b="9" e="9"/>
<c f="5" b="10" e="10"/>
<c f="5" b="11" e="11"/>
<c f="5" b="12" e="12"/>
<c f="5" b="13" e="13"/>
<c f="5" b="14" e="13"/>
<c f="5" b="32" e="32"/>
<c f="5" b="34" e="32"/>
<c f="5" b="46" e="46"/>
<c f="5" b="48" e="46"/>
</Comments>
<Macros/>
<ns name="llvm" id="9dbeabe9798146f462c7969919ad08ca_544dadc8774ac7e8cdf9804c9bca3e1f" file="5" linestart="20" lineend="46" original="">
<cr namespace="llvm" access="none" kind="class" name="TargetMachine" id="9dbeabe9798146f462c7969919ad08ca_a26dab456e12d7a9bfc4c2cb193bcaff" file="5" linestart="21" lineend="21" previous="895a66b41661e915ba6854da2359580f_a26dab456e12d7a9bfc4c2cb193bcaff"/>
<ns name="AMDGPUIntrinsic" id="9dbeabe9798146f462c7969919ad08ca_1226862328c16d35721eb340c510e4f5" file="5" linestart="23" lineend="32">
<e namespace="llvm.AMDGPUIntrinsic" access="none" name="ID" id="9dbeabe9798146f462c7969919ad08ca_eef26b3dd0adf36aade1068509b88aaa" file="5" linestart="24" lineend="30" fixed="true">
<promotion_type>
<bt name="int"/>
</promotion_type>
<integer_type>
<bt name="int"/>
</integer_type>
<ec name="last_non_AMDGPU_intrinsic" id="9dbeabe9798146f462c7969919ad08ca_bcb587b938c99f49fa714ff69b18f1c7" file="5" linestart="25" lineend="25">
<et>
<e id="9dbeabe9798146f462c7969919ad08ca_eef26b3dd0adf36aade1068509b88aaa"/>
</et>
<Stmt>
<xop lb="25" cb="31" le="25" ce="59" kind="-">
<n32 lb="25" cb="31" le="25" ce="42">
<drx lb="25" cb="31" le="25" ce="42" id="27d5931786c9a933182147ce2f8532e6_c543ff276ee651d30ef9feada7c254c4" nm="not_intrinsic"/>
</n32>
<n45 lb="25" cb="59">
<flit/>
</n45>
</xop>

</Stmt>
</ec>
</e>
</ns>
<cr namespace="llvm" access="none" depth="1" kind="class" name="AMDGPUIntrinsicInfo" id="9dbeabe9798146f462c7969919ad08ca_f32f88a864b89ff0ee53edd4e0eff744" file="5" linestart="34" lineend="44">
<base access="public">
<rt>
<cr id="5a9f2d282ee5ede531f027b337ab2006_9dac490ac73c043ebed87e6551b6e359"/>
</rt>
</base>
<cr access="public" kind="class" name="AMDGPUIntrinsicInfo" id="9dbeabe9798146f462c7969919ad08ca_0d6cdb58d13dc56b921deca835e5f9c0" file="5" linestart="34" lineend="34"/>
<Decl access="public"/>
<c name="AMDGPUIntrinsicInfo" id="9dbeabe9798146f462c7969919ad08ca_6e7aef183b3187e8ce33bebfa2d2dd2a" file="5" linestart="36" lineend="36" access="public">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="tm" proto="llvm::TargetMachine *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d4e05c6b0f4f04a6e13045c31301b1c4_a26dab456e12d7a9bfc4c2cb193bcaff"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
</c>
<m name="getName" id="9dbeabe9798146f462c7969919ad08ca_6bc914f235240645d88bb5b21a500bff" file="5" linestart="37" lineend="38" access="public">
<fpt const="true" proto="std::string">
<ety>
<Tdef>
<tss>
<templatebase id="f2e96efeaba09e7d8921632d675962d4_6ecc822215ca97386606c5e8e95c56fb"/>
<template_arguments>
<bt name="char"/>
<tss>
<templatebase id="dc6a030260fdce02a4552ddbd0ff2ec9_bf3447e13ccfc57e5fa847f5d78e7639"/>
<template_arguments>
<bt name="char"/>
</template_arguments>
</tss>
<tss>
<templatebase id="e709ea4c3e9ceb4cc0600c1bf8d29ceb_07566aa809aee0bdf1c0fac16e19fa85"/>
<template_arguments>
<bt name="char"/>
</template_arguments>
</tss>
</template_arguments>
</tss>
</Tdef>
</ety>
</fpt>
<p name="IntrId" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Tys" proto="llvm::Type **" isPtr="true" isLiteral="true" init="true" access2="none">
<pt>
<pt>
<rt>
<cr id="cec0dd63cd58186897bb90d4760d987c_d6c20ee283eba2625d36bfe294cf1c80"/>
</rt>
</pt>
</pt>
<Stmt>
<n32 lb="37" cb="53">
<n16 lb="37" cb="53">
<exp pvirg="true"/>
</n16>
</n32>

</Stmt>
</p>
<p name="numTys" proto="unsigned int" isLiteral="true" isPrimitive="true" init="true" access2="none">
<bt name="unsigned int"/>
<Stmt>
<n32 lb="38" cb="41">
<n45 lb="38" cb="41">
<flit/>
</n45>
</n32>

</Stmt>
</p>
</m>
<m name="lookupName" id="9dbeabe9798146f462c7969919ad08ca_04c5b8fe348e92d190ee367bacbd76a6" file="5" linestart="39" lineend="39" access="public">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="Name" proto="const char *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<bt name="char"/>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Len" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="isOverloaded" id="9dbeabe9798146f462c7969919ad08ca_b4c5c73717354dfda7caf34083a99613" file="5" linestart="40" lineend="40" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="IID" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="getDeclaration" id="9dbeabe9798146f462c7969919ad08ca_71b37d3b783d8afcc7ca70bfa7fc632d" file="5" linestart="41" lineend="43" access="public">
<fpt const="true" proto="llvm::Function *">
<pt>
<rt>
<cr id="869eb5281cbe4bbe9c04eddc6bf80c98_c576018f16bd5ed52ec4fb4f94ef3d73"/>
</rt>
</pt>
</fpt>
<p name="M" proto="llvm::Module *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="869eb5281cbe4bbe9c04eddc6bf80c98_c889fdf0ed3d2bfb5cc555cfda99ef1e"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="ID" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Tys" proto="llvm::Type **" isPtr="true" isLiteral="true" init="true" access2="none">
<pt>
<pt>
<rt>
<cr id="cec0dd63cd58186897bb90d4760d987c_d6c20ee283eba2625d36bfe294cf1c80"/>
</rt>
</pt>
</pt>
<Stmt>
<n32 lb="42" cb="41">
<n16 lb="42" cb="41">
<exp pvirg="true"/>
</n16>
</n32>

</Stmt>
</p>
<p name="numTys" proto="unsigned int" isLiteral="true" isPrimitive="true" init="true" access2="none">
<bt name="unsigned int"/>
<Stmt>
<n32 lb="43" cb="46">
<n45 lb="43" cb="46">
<flit/>
</n45>
</n32>

</Stmt>
</p>
</m>
<m name="operator=" id="9dbeabe9798146f462c7969919ad08ca_34c9c9a1736316c04105ccf78ed2a343" file="5" linestart="34" implicit="true" operator="true" access="public" inline="true" isdef="true">
<fpt proto="llvm::AMDGPUIntrinsicInfo &amp;">
<lrf>
<rt>
<cr id="9dbeabe9798146f462c7969919ad08ca_f32f88a864b89ff0ee53edd4e0eff744"/>
</rt>
</lrf>
</fpt>
<p name="" proto="const llvm::AMDGPUIntrinsicInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="9dbeabe9798146f462c7969919ad08ca_f32f88a864b89ff0ee53edd4e0eff744"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<d name="~AMDGPUIntrinsicInfo" id="9dbeabe9798146f462c7969919ad08ca_fb6de3e375b89a855baab3ed1bec9a27" file="5" linestart="34" lineend="34" implicit="true" access="public" inline="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
</d>
</cr>
</ns>
<Comments>
<c f="6" b="1" e="1"/>
<c f="6" b="2" e="2"/>
<c f="6" b="3" e="3"/>
<c f="6" b="4" e="4"/>
<c f="6" b="5" e="5"/>
<c f="6" b="6" e="6"/>
<c f="6" b="7" e="7"/>
<c f="6" b="8" e="8"/>
<c f="6" b="9" e="9"/>
<c f="6" b="10" e="10"/>
<c f="6" b="11" e="11"/>
<c f="6" b="12" e="12"/>
<c f="6" b="13" e="13"/>
<c f="6" b="14" e="14"/>
<c f="6" b="16" e="14"/>
<c f="6" b="40" e="40"/>
<c f="6" b="41" e="41"/>
<c f="6" b="42" e="41"/>
<c f="6" b="43" e="43"/>
<c f="6" b="44" e="44"/>
<c f="6" b="46" e="44"/>
<c f="6" b="77" e="77"/>
<c f="6" b="78" e="77"/>
<c f="6" b="80" e="80"/>
<c f="6" b="81" e="80"/>
<c f="6" b="83" e="83"/>
<c f="6" b="84" e="83"/>
<c f="6" b="86" e="86"/>
<c f="6" b="87" e="86"/>
<c f="6" b="95" e="95"/>
<c f="6" b="96" e="96"/>
<c f="6" b="97" e="97"/>
<c f="6" b="98" e="98"/>
<c f="6" b="99" e="99"/>
<c f="6" b="100" e="100"/>
<c f="6" b="101" e="100"/>
<c f="6" b="153" e="153"/>
<c f="6" b="154" e="154"/>
<c f="6" b="155" e="155"/>
<c f="6" b="156" e="155"/>
<c f="6" b="167" e="167"/>
<c f="6" b="168" e="168"/>
<c f="6" b="169" e="169"/>
<c f="6" b="170" e="170"/>
<c f="6" b="171" e="170"/>
<c f="6" b="179" e="179"/>
<c f="6" b="180" e="179"/>
<c f="6" b="181" e="181"/>
<c f="6" b="182" e="181"/>
<c f="6" b="182" e="182"/>
<c f="6" b="183" e="182"/>
<c f="6" b="185" e="185"/>
<c f="6" b="186" e="185"/>
<c f="6" b="190" e="190"/>
<c f="6" b="191" e="191"/>
<c f="6" b="192" e="191"/>
<c f="6" b="204" e="204"/>
<c f="6" b="206" e="206"/>
<c f="6" b="207" e="207"/>
<c f="6" b="208" e="207"/>
<c f="6" b="213" e="213"/>
<c f="6" b="214" e="213"/>
<c f="6" b="214" e="214"/>
<c f="6" b="215" e="214"/>
<c f="6" b="215" e="215"/>
<c f="6" b="216" e="215"/>
<c f="6" b="216" e="216"/>
<c f="6" b="217" e="216"/>
<c f="6" b="217" e="217"/>
<c f="6" b="218" e="217"/>
<c f="6" b="233" e="233"/>
<c f="6" b="234" e="233"/>
<c f="6" b="238" e="238"/>
<c f="6" b="239" e="239"/>
<c f="6" b="240" e="240"/>
<c f="6" b="241" e="241"/>
<c f="6" b="242" e="242"/>
<c f="6" b="243" e="243"/>
<c f="6" b="244" e="244"/>
<c f="6" b="245" e="245"/>
<c f="6" b="246" e="245"/>
<c f="6" b="247" e="247"/>
<c f="6" b="248" e="247"/>
<c f="6" b="257" e="257"/>
<c f="6" b="259" e="257"/>
<c f="6" b="259" e="259"/>
<c f="6" b="261" e="259"/>
</Comments>
<Macros/>
<ns name="llvm" id="cbd945cf16efa7ce0308245925076d97_544dadc8774ac7e8cdf9804c9bca3e1f" file="6" linestart="21" lineend="259" original="">
<cr namespace="llvm" access="none" kind="class" name="AMDGPUMachineFunction" id="cbd945cf16efa7ce0308245925076d97_7155c927776a87c38e91694a88db8885" file="6" linestart="23" lineend="23"/>
<cr namespace="llvm" access="none" kind="class" name="AMDGPUSubtarget" id="cbd945cf16efa7ce0308245925076d97_ccee921ff17fb86771cc7950ec66d7db" file="6" linestart="24" lineend="24" previous="1fa1199557e4f7988cadb59401364979_ccee921ff17fb86771cc7950ec66d7db"/>
<cr namespace="llvm" access="none" kind="class" name="MachineRegisterInfo" id="cbd945cf16efa7ce0308245925076d97_a0d7fc88e3b2a6a7c0a857dd0e66c59b" file="6" linestart="25" lineend="25" previous="35dcc986b9fc41c6f521acfc055f8d35_a0d7fc88e3b2a6a7c0a857dd0e66c59b"/>
<cr namespace="llvm" access="none" depth="2" kind="class" name="AMDGPUTargetLowering" id="cbd945cf16efa7ce0308245925076d97_c6b6eb1c43fb6ac0addf05fc251c9489" file="6" linestart="27" lineend="174">
<base access="public">
<rt>
<cr id="c3586f8905149b2cd0eae331865ec0d6_6268b5503ee57b2c240c038b8bf1b0c5"/>
</rt>
</base>
<cr access="public" kind="class" name="AMDGPUTargetLowering" id="cbd945cf16efa7ce0308245925076d97_f33f10106c98904761ed6aac4fc5e0fb" file="6" linestart="27" lineend="27"/>
<Decl access="protected"/>
<fl name="Subtarget" id="cbd945cf16efa7ce0308245925076d97_68c333d5eaac2d43d5abf79c76d27049" file="6" linestart="29" lineend="29" isPtr="true" isLiteral="true" access="protected" proto="const llvm::AMDGPUSubtarget *">
<pt>
<QualType const="true">
<rt>
<cr id="1fa1199557e4f7988cadb59401364979_ccee921ff17fb86771cc7950ec66d7db"/>
</rt>
</QualType>
</pt>
</fl>
<Decl access="private"/>
<m name="LowerConstantInitializer" id="cbd945cf16efa7ce0308245925076d97_0d9c986df268def39c258c36cba0b69c" file="6" linestart="32" lineend="35" access="private">
<fpt const="true" proto="llvm::SDValue">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
</fpt>
<p name="Init" proto="const llvm::Constant *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="95897663fcafe659c5c5a273c4c430d2_20541a2f38dcef6c6d1f7a71b2b8c62b"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="GV" proto="const llvm::GlobalValue *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="084c2ed8c98649564b1d29142f0bddcf_c2081526ef5d29a0931b3b477d0568e9"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="InitPtr" proto="const llvm::SDValue &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Chain" proto="llvm::SDValue" access2="none">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="DAG" proto="llvm::SelectionDAG &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_31cb548337e3cbfc72b6576d86e80fa8"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="LowerFrameIndex" id="cbd945cf16efa7ce0308245925076d97_a1d401e01aee7c51e3873f9ceab4c677" file="6" linestart="36" lineend="36" access="private">
<fpt const="true" proto="llvm::SDValue">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
</fpt>
<p name="Op" proto="llvm::SDValue" access2="none">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="DAG" proto="llvm::SelectionDAG &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_31cb548337e3cbfc72b6576d86e80fa8"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="LowerEXTRACT_SUBVECTOR" id="cbd945cf16efa7ce0308245925076d97_cdc24c71e682201664522cf2a179a531" file="6" linestart="37" lineend="37" access="private">
<fpt const="true" proto="llvm::SDValue">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
</fpt>
<p name="Op" proto="llvm::SDValue" access2="none">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="DAG" proto="llvm::SelectionDAG &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_31cb548337e3cbfc72b6576d86e80fa8"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="LowerCONCAT_VECTORS" id="cbd945cf16efa7ce0308245925076d97_c69712c0fdffd98f52fe77191f2ac380" file="6" linestart="38" lineend="38" access="private">
<fpt const="true" proto="llvm::SDValue">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
</fpt>
<p name="Op" proto="llvm::SDValue" access2="none">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="DAG" proto="llvm::SelectionDAG &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_31cb548337e3cbfc72b6576d86e80fa8"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="LowerINTRINSIC_WO_CHAIN" id="cbd945cf16efa7ce0308245925076d97_039a2b9a4f88f7b6f8450522341049ef" file="6" linestart="39" lineend="39" access="private">
<fpt const="true" proto="llvm::SDValue">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
</fpt>
<p name="Op" proto="llvm::SDValue" access2="none">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="DAG" proto="llvm::SelectionDAG &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_31cb548337e3cbfc72b6576d86e80fa8"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="MergeVectorStore" id="cbd945cf16efa7ce0308245925076d97_3117425d74b936d4321d1a8a2d1d9ddc" file="6" linestart="42" lineend="42" access="private">
<fpt const="true" proto="llvm::SDValue">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
</fpt>
<p name="Op" proto="const llvm::SDValue &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="DAG" proto="llvm::SelectionDAG &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_31cb548337e3cbfc72b6576d86e80fa8"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="LowerSDIV" id="cbd945cf16efa7ce0308245925076d97_7b4499a95a6bb316c47632bff88f2ca2" file="6" linestart="46" lineend="46" access="private">
<fpt const="true" proto="llvm::SDValue">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
</fpt>
<p name="Op" proto="llvm::SDValue" access2="none">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="DAG" proto="llvm::SelectionDAG &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_31cb548337e3cbfc72b6576d86e80fa8"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="LowerSDIV24" id="cbd945cf16efa7ce0308245925076d97_5d5ccb5f7508f372b08489b501e17727" file="6" linestart="47" lineend="47" access="private">
<fpt const="true" proto="llvm::SDValue">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
</fpt>
<p name="Op" proto="llvm::SDValue" access2="none">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="DAG" proto="llvm::SelectionDAG &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_31cb548337e3cbfc72b6576d86e80fa8"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="LowerSDIV32" id="cbd945cf16efa7ce0308245925076d97_f228640b8931e80810c39c4340d66844" file="6" linestart="48" lineend="48" access="private">
<fpt const="true" proto="llvm::SDValue">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
</fpt>
<p name="Op" proto="llvm::SDValue" access2="none">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="DAG" proto="llvm::SelectionDAG &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_31cb548337e3cbfc72b6576d86e80fa8"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="LowerSDIV64" id="cbd945cf16efa7ce0308245925076d97_3e56a393b1d2381e0859fa3bf36853d8" file="6" linestart="49" lineend="49" access="private">
<fpt const="true" proto="llvm::SDValue">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
</fpt>
<p name="Op" proto="llvm::SDValue" access2="none">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="DAG" proto="llvm::SelectionDAG &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_31cb548337e3cbfc72b6576d86e80fa8"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="LowerSREM" id="cbd945cf16efa7ce0308245925076d97_8737e9714b12657de1afcc3fb46b1ec9" file="6" linestart="50" lineend="50" access="private">
<fpt const="true" proto="llvm::SDValue">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
</fpt>
<p name="Op" proto="llvm::SDValue" access2="none">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="DAG" proto="llvm::SelectionDAG &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_31cb548337e3cbfc72b6576d86e80fa8"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="LowerSREM32" id="cbd945cf16efa7ce0308245925076d97_bde7625f0766f0e495e9d24c575abd57" file="6" linestart="51" lineend="51" access="private">
<fpt const="true" proto="llvm::SDValue">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
</fpt>
<p name="Op" proto="llvm::SDValue" access2="none">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="DAG" proto="llvm::SelectionDAG &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_31cb548337e3cbfc72b6576d86e80fa8"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="LowerSREM64" id="cbd945cf16efa7ce0308245925076d97_76cd614d659e009fb18706bff8b24908" file="6" linestart="52" lineend="52" access="private">
<fpt const="true" proto="llvm::SDValue">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
</fpt>
<p name="Op" proto="llvm::SDValue" access2="none">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="DAG" proto="llvm::SelectionDAG &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_31cb548337e3cbfc72b6576d86e80fa8"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="LowerUDIVREM" id="cbd945cf16efa7ce0308245925076d97_b72177f62498146ce9c841b2dd5800df" file="6" linestart="53" lineend="53" access="private">
<fpt const="true" proto="llvm::SDValue">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
</fpt>
<p name="Op" proto="llvm::SDValue" access2="none">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="DAG" proto="llvm::SelectionDAG &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_31cb548337e3cbfc72b6576d86e80fa8"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="LowerFCEIL" id="cbd945cf16efa7ce0308245925076d97_7309070504a1e0a9c280ad6ebf735aa3" file="6" linestart="54" lineend="54" access="private">
<fpt const="true" proto="llvm::SDValue">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
</fpt>
<p name="Op" proto="llvm::SDValue" access2="none">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="DAG" proto="llvm::SelectionDAG &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_31cb548337e3cbfc72b6576d86e80fa8"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="LowerFTRUNC" id="cbd945cf16efa7ce0308245925076d97_7b57c5cd947638a4df5578ed1d449fc0" file="6" linestart="55" lineend="55" access="private">
<fpt const="true" proto="llvm::SDValue">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
</fpt>
<p name="Op" proto="llvm::SDValue" access2="none">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="DAG" proto="llvm::SelectionDAG &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_31cb548337e3cbfc72b6576d86e80fa8"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="LowerFRINT" id="cbd945cf16efa7ce0308245925076d97_e43ead1e961bbbedde180417bcd616fb" file="6" linestart="56" lineend="56" access="private">
<fpt const="true" proto="llvm::SDValue">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
</fpt>
<p name="Op" proto="llvm::SDValue" access2="none">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="DAG" proto="llvm::SelectionDAG &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_31cb548337e3cbfc72b6576d86e80fa8"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="LowerFNEARBYINT" id="cbd945cf16efa7ce0308245925076d97_2edd46581d7423641d51bc2a86405ed0" file="6" linestart="57" lineend="57" access="private">
<fpt const="true" proto="llvm::SDValue">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
</fpt>
<p name="Op" proto="llvm::SDValue" access2="none">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="DAG" proto="llvm::SelectionDAG &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_31cb548337e3cbfc72b6576d86e80fa8"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="LowerFFLOOR" id="cbd945cf16efa7ce0308245925076d97_046fa8a2701dee2fa10af6267fe644b6" file="6" linestart="58" lineend="58" access="private">
<fpt const="true" proto="llvm::SDValue">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
</fpt>
<p name="Op" proto="llvm::SDValue" access2="none">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="DAG" proto="llvm::SelectionDAG &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_31cb548337e3cbfc72b6576d86e80fa8"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="LowerUINT_TO_FP" id="cbd945cf16efa7ce0308245925076d97_c8f09bf2a64578af4559eef2aa8f31c6" file="6" linestart="60" lineend="60" access="private">
<fpt const="true" proto="llvm::SDValue">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
</fpt>
<p name="Op" proto="llvm::SDValue" access2="none">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="DAG" proto="llvm::SelectionDAG &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_31cb548337e3cbfc72b6576d86e80fa8"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="ExpandSIGN_EXTEND_INREG" id="cbd945cf16efa7ce0308245925076d97_6f4f1cbd8682da470054d782e29ffa6c" file="6" linestart="62" lineend="64" access="private">
<fpt const="true" proto="llvm::SDValue">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
</fpt>
<p name="Op" proto="llvm::SDValue" access2="none">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="BitsDiff" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="DAG" proto="llvm::SelectionDAG &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_31cb548337e3cbfc72b6576d86e80fa8"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="LowerSIGN_EXTEND_INREG" id="cbd945cf16efa7ce0308245925076d97_44fb7632fa8f1cb0cc89ddaa5b7612a4" file="6" linestart="65" lineend="65" access="private">
<fpt const="true" proto="llvm::SDValue">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
</fpt>
<p name="Op" proto="llvm::SDValue" access2="none">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="DAG" proto="llvm::SelectionDAG &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_31cb548337e3cbfc72b6576d86e80fa8"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="performStoreCombine" id="cbd945cf16efa7ce0308245925076d97_cc047d916aea8f2fb6eed3ddcedbb4ab" file="6" linestart="67" lineend="67" access="private">
<fpt const="true" proto="llvm::SDValue">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
</fpt>
<p name="N" proto="llvm::SDNode *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_3759b9bd1ce1cac3724a4522e9a171a5"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="DCI" proto="llvm::TargetLowering::DAGCombinerInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="c3586f8905149b2cd0eae331865ec0d6_7ebdf75a08717b0e891433d798faf278"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="performMulCombine" id="cbd945cf16efa7ce0308245925076d97_97ab80cc9eb93cd4e4727b495abcbdf7" file="6" linestart="68" lineend="68" access="private">
<fpt const="true" proto="llvm::SDValue">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
</fpt>
<p name="N" proto="llvm::SDNode *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_3759b9bd1ce1cac3724a4522e9a171a5"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="DCI" proto="llvm::TargetLowering::DAGCombinerInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="c3586f8905149b2cd0eae331865ec0d6_7ebdf75a08717b0e891433d798faf278"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<Decl access="protected"/>
<m name="getEquivalentMemType" id="cbd945cf16efa7ce0308245925076d97_c7c9cbe535485f6671b3a7cbf966e995" file="6" linestart="71" lineend="71" access="protected" storage="static">
<fpt proto="llvm::EVT">
<rt>
<cr id="6579c43c30a3bddd6e7625172027d12e_f88975a5e6f6b81d5cd081d460bff8f7"/>
</rt>
</fpt>
<p name="Context" proto="llvm::LLVMContext &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="4d11bad3983984f39852cc0c8c10fb2b_8c6ba1df3c8faa83eacea07a763e4ffc"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="VT" proto="llvm::EVT" access2="none">
<rt>
<cr id="6579c43c30a3bddd6e7625172027d12e_f88975a5e6f6b81d5cd081d460bff8f7"/>
</rt>
<Stmt>

</Stmt>
</p>
</m>
<m name="getEquivalentLoadRegType" id="cbd945cf16efa7ce0308245925076d97_e696802a94bf396d7cc8fea6cb587e7b" file="6" linestart="72" lineend="72" access="protected" storage="static">
<fpt proto="llvm::EVT">
<rt>
<cr id="6579c43c30a3bddd6e7625172027d12e_f88975a5e6f6b81d5cd081d460bff8f7"/>
</rt>
</fpt>
<p name="Context" proto="llvm::LLVMContext &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="4d11bad3983984f39852cc0c8c10fb2b_8c6ba1df3c8faa83eacea07a763e4ffc"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="VT" proto="llvm::EVT" access2="none">
<rt>
<cr id="6579c43c30a3bddd6e7625172027d12e_f88975a5e6f6b81d5cd081d460bff8f7"/>
</rt>
<Stmt>

</Stmt>
</p>
</m>
<m name="LowerGlobalAddress" id="cbd945cf16efa7ce0308245925076d97_2e23fbedf655b100d35ff373a7f45c23" file="6" linestart="74" lineend="75" virtual="true" access="protected">
<fpt const="true" proto="llvm::SDValue">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
</fpt>
<p name="MFI" proto="llvm::AMDGPUMachineFunction *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="cbd945cf16efa7ce0308245925076d97_7155c927776a87c38e91694a88db8885"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Op" proto="llvm::SDValue" access2="none">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="DAG" proto="llvm::SelectionDAG &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_31cb548337e3cbfc72b6576d86e80fa8"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="ScalarizeVectorLoad" id="cbd945cf16efa7ce0308245925076d97_d0889d2bb50f74796cfbbd9508d2b225" file="6" linestart="78" lineend="78" access="protected">
<fpt const="true" proto="llvm::SDValue">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
</fpt>
<p name="Op" proto="llvm::SDValue" access2="none">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="DAG" proto="llvm::SelectionDAG &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_31cb548337e3cbfc72b6576d86e80fa8"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="SplitVectorLoad" id="cbd945cf16efa7ce0308245925076d97_3bb8cbdc7757898282a71356dff0f854" file="6" linestart="81" lineend="81" access="protected">
<fpt const="true" proto="llvm::SDValue">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
</fpt>
<p name="Op" proto="llvm::SDValue" access2="none">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="DAG" proto="llvm::SelectionDAG &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_31cb548337e3cbfc72b6576d86e80fa8"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="ScalarizeVectorStore" id="cbd945cf16efa7ce0308245925076d97_73d9d1a6a9e7c3fe86f2e9f8f975d943" file="6" linestart="84" lineend="84" access="protected">
<fpt const="true" proto="llvm::SDValue">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
</fpt>
<p name="Op" proto="llvm::SDValue" access2="none">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="DAG" proto="llvm::SelectionDAG &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_31cb548337e3cbfc72b6576d86e80fa8"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="SplitVectorStore" id="cbd945cf16efa7ce0308245925076d97_d239a4493a2cfa29b6e07325767154db" file="6" linestart="87" lineend="87" access="protected">
<fpt const="true" proto="llvm::SDValue">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
</fpt>
<p name="Op" proto="llvm::SDValue" access2="none">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="DAG" proto="llvm::SelectionDAG &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_31cb548337e3cbfc72b6576d86e80fa8"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="LowerLOAD" id="cbd945cf16efa7ce0308245925076d97_7f13f76659a5a596b0881439bb694e80" file="6" linestart="89" lineend="89" access="protected">
<fpt const="true" proto="llvm::SDValue">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
</fpt>
<p name="Op" proto="llvm::SDValue" access2="none">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="DAG" proto="llvm::SelectionDAG &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_31cb548337e3cbfc72b6576d86e80fa8"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="LowerSTORE" id="cbd945cf16efa7ce0308245925076d97_6d4cb8ad08700cd19c6c220acdfad530" file="6" linestart="90" lineend="90" access="protected">
<fpt const="true" proto="llvm::SDValue">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
</fpt>
<p name="Op" proto="llvm::SDValue" access2="none">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="DAG" proto="llvm::SelectionDAG &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_31cb548337e3cbfc72b6576d86e80fa8"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="LowerSDIVREM" id="cbd945cf16efa7ce0308245925076d97_fb5fed93ac707e3eff3b3ba626823de3" file="6" linestart="91" lineend="91" access="protected">
<fpt const="true" proto="llvm::SDValue">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
</fpt>
<p name="Op" proto="llvm::SDValue" access2="none">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="DAG" proto="llvm::SelectionDAG &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_31cb548337e3cbfc72b6576d86e80fa8"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="isHWTrueValue" id="cbd945cf16efa7ce0308245925076d97_d626e41077ca53ef4498c79af0595f20" file="6" linestart="92" lineend="92" access="protected">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="Op" proto="llvm::SDValue" access2="none">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
<Stmt>

</Stmt>
</p>
</m>
<m name="isHWFalseValue" id="cbd945cf16efa7ce0308245925076d97_372b25d1802844f362162528ad3fb7f2" file="6" linestart="93" lineend="93" access="protected">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="Op" proto="llvm::SDValue" access2="none">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
<Stmt>

</Stmt>
</p>
</m>
<m name="getOriginalFunctionArgs" id="cbd945cf16efa7ce0308245925076d97_4bd14d746519d9374adfabf20e151fa4" file="6" linestart="101" lineend="104" access="protected">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="DAG" proto="llvm::SelectionDAG &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_31cb548337e3cbfc72b6576d86e80fa8"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="F" proto="const llvm::Function *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="869eb5281cbe4bbe9c04eddc6bf80c98_c576018f16bd5ed52ec4fb4f94ef3d73"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Ins" proto="const SmallVectorImpl&lt;ISD::InputArg&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<tss>
<templatebase id="c3586f8905149b2cd0eae331865ec0d6_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<ety>
<rt>
<cr id="5ed165b3b26940cb492c6360262ec368_13b3d3d70e6290829fcc2936050ce67f"/>
</rt>
</ety>
</template_arguments>
</tss>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OrigIns" proto="SmallVectorImpl&lt;ISD::InputArg&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="c3586f8905149b2cd0eae331865ec0d6_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<ety>
<rt>
<cr id="5ed165b3b26940cb492c6360262ec368_13b3d3d70e6290829fcc2936050ce67f"/>
</rt>
</ety>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="AnalyzeFormalArguments" id="cbd945cf16efa7ce0308245925076d97_3130153cc19c9f933e0c81bb5287aef2" file="6" linestart="105" lineend="106" access="protected">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="State" proto="llvm::CCState &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="c3586f8905149b2cd0eae331865ec0d6_23b69c05255a309cb19a165e7747ee74"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Ins" proto="const SmallVectorImpl&lt;ISD::InputArg&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<tss>
<templatebase id="c3586f8905149b2cd0eae331865ec0d6_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<ety>
<rt>
<cr id="5ed165b3b26940cb492c6360262ec368_13b3d3d70e6290829fcc2936050ce67f"/>
</rt>
</ety>
</template_arguments>
</tss>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<Decl access="public"/>
<c name="AMDGPUTargetLowering" id="cbd945cf16efa7ce0308245925076d97_d98a0e2787563b02d457b1594c3bf84c" file="6" linestart="109" lineend="109" access="public">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="TM" proto="llvm::TargetMachine &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="d4e05c6b0f4f04a6e13045c31301b1c4_a26dab456e12d7a9bfc4c2cb193bcaff"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</c>
<m name="isFAbsFree" id="cbd945cf16efa7ce0308245925076d97_2298b2d544f39904c86b2f0cbe5f698a" file="6" linestart="111" lineend="111" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="VT" proto="llvm::EVT" access2="none">
<rt>
<cr id="6579c43c30a3bddd6e7625172027d12e_f88975a5e6f6b81d5cd081d460bff8f7"/>
</rt>
<Stmt>

</Stmt>
</p>
</m>
<m name="isFNegFree" id="cbd945cf16efa7ce0308245925076d97_fe648775e8619c799961f71661625097" file="6" linestart="112" lineend="112" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="VT" proto="llvm::EVT" access2="none">
<rt>
<cr id="6579c43c30a3bddd6e7625172027d12e_f88975a5e6f6b81d5cd081d460bff8f7"/>
</rt>
<Stmt>

</Stmt>
</p>
</m>
<m name="isTruncateFree" id="cbd945cf16efa7ce0308245925076d97_e6093345a6b7bfccb7c153abf951384a" file="6" linestart="113" lineend="113" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="Src" proto="llvm::EVT" access2="none">
<rt>
<cr id="6579c43c30a3bddd6e7625172027d12e_f88975a5e6f6b81d5cd081d460bff8f7"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="Dest" proto="llvm::EVT" access2="none">
<rt>
<cr id="6579c43c30a3bddd6e7625172027d12e_f88975a5e6f6b81d5cd081d460bff8f7"/>
</rt>
<Stmt>

</Stmt>
</p>
</m>
<m name="isTruncateFree" id="cbd945cf16efa7ce0308245925076d97_975c94054ccebbebea50fa3c60169dde" file="6" linestart="114" lineend="114" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="Src" proto="llvm::Type *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="cec0dd63cd58186897bb90d4760d987c_d6c20ee283eba2625d36bfe294cf1c80"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Dest" proto="llvm::Type *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="cec0dd63cd58186897bb90d4760d987c_d6c20ee283eba2625d36bfe294cf1c80"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="isZExtFree" id="cbd945cf16efa7ce0308245925076d97_b4b7b7a9bfe955827d34a232cb3b0d21" file="6" linestart="116" lineend="116" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="Src" proto="llvm::Type *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="cec0dd63cd58186897bb90d4760d987c_d6c20ee283eba2625d36bfe294cf1c80"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Dest" proto="llvm::Type *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="cec0dd63cd58186897bb90d4760d987c_d6c20ee283eba2625d36bfe294cf1c80"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="isZExtFree" id="cbd945cf16efa7ce0308245925076d97_7bc2a419fc057978b6e2358890f284e2" file="6" linestart="117" lineend="117" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="Src" proto="llvm::EVT" access2="none">
<rt>
<cr id="6579c43c30a3bddd6e7625172027d12e_f88975a5e6f6b81d5cd081d460bff8f7"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="Dest" proto="llvm::EVT" access2="none">
<rt>
<cr id="6579c43c30a3bddd6e7625172027d12e_f88975a5e6f6b81d5cd081d460bff8f7"/>
</rt>
<Stmt>

</Stmt>
</p>
</m>
<m name="isZExtFree" id="cbd945cf16efa7ce0308245925076d97_8c95aa64ad9bb80426370493761e629e" file="6" linestart="118" lineend="118" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="Val" proto="llvm::SDValue" access2="none">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="VT2" proto="llvm::EVT" access2="none">
<rt>
<cr id="6579c43c30a3bddd6e7625172027d12e_f88975a5e6f6b81d5cd081d460bff8f7"/>
</rt>
<Stmt>

</Stmt>
</p>
</m>
<m name="isNarrowingProfitable" id="cbd945cf16efa7ce0308245925076d97_ff34ad297e6886e8ec8a1b56fde8a3ec" file="6" linestart="120" lineend="120" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="VT1" proto="llvm::EVT" access2="none">
<rt>
<cr id="6579c43c30a3bddd6e7625172027d12e_f88975a5e6f6b81d5cd081d460bff8f7"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="VT2" proto="llvm::EVT" access2="none">
<rt>
<cr id="6579c43c30a3bddd6e7625172027d12e_f88975a5e6f6b81d5cd081d460bff8f7"/>
</rt>
<Stmt>

</Stmt>
</p>
</m>
<m name="getVectorIdxTy" id="cbd945cf16efa7ce0308245925076d97_7e92852e2e0cd87c245f42046ffbfb18" file="6" linestart="122" lineend="122" access="public">
<fpt const="true" proto="llvm::MVT">
<rt>
<cr id="8082e5165c3f42665d6b82cf419bbd6a_d15e30a7911dd4275e49913b7d78fcf1"/>
</rt>
</fpt>
</m>
<m name="isSelectSupported" id="cbd945cf16efa7ce0308245925076d97_f7803714cb8260fe507bb89ef4065733" file="6" linestart="123" lineend="123" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="" proto="llvm::TargetLoweringBase::SelectSupportKind" isLiteral="true" access2="none">
<et>
<e id="c3586f8905149b2cd0eae331865ec0d6_589391bf283d10cd500ba31a1bc5ffa6"/>
</et>
<Stmt>

</Stmt>
</p>
</m>
<m name="isFPImmLegal" id="cbd945cf16efa7ce0308245925076d97_c46c03dbbc6ef58eaa5060a3e8eb5015" file="6" linestart="125" lineend="125" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="Imm" proto="const llvm::APFloat &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="0051a45499e0e6e8d80665ff0314a364_e78ac341d4148264586019a72f35d715"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="VT" proto="llvm::EVT" access2="none">
<rt>
<cr id="6579c43c30a3bddd6e7625172027d12e_f88975a5e6f6b81d5cd081d460bff8f7"/>
</rt>
<Stmt>

</Stmt>
</p>
</m>
<m name="ShouldShrinkFPConstant" id="cbd945cf16efa7ce0308245925076d97_df64356a755bf8b70134e3fda9e8692b" file="6" linestart="126" lineend="126" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="VT" proto="llvm::EVT" access2="none">
<rt>
<cr id="6579c43c30a3bddd6e7625172027d12e_f88975a5e6f6b81d5cd081d460bff8f7"/>
</rt>
<Stmt>

</Stmt>
</p>
</m>
<m name="isLoadBitCastBeneficial" id="cbd945cf16efa7ce0308245925076d97_72268c8fdfd0265b8b5a2817a26c08c1" file="6" linestart="128" lineend="128" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="" proto="llvm::EVT" access2="none">
<rt>
<cr id="6579c43c30a3bddd6e7625172027d12e_f88975a5e6f6b81d5cd081d460bff8f7"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="" proto="llvm::EVT" access2="none">
<rt>
<cr id="6579c43c30a3bddd6e7625172027d12e_f88975a5e6f6b81d5cd081d460bff8f7"/>
</rt>
<Stmt>

</Stmt>
</p>
</m>
<m name="LowerReturn" id="cbd945cf16efa7ce0308245925076d97_79cbc792b8d2144356da608aa38a2f1c" file="6" linestart="129" lineend="133" access="public">
<fpt const="true" proto="llvm::SDValue">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
</fpt>
<p name="Chain" proto="llvm::SDValue" access2="none">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="CallConv" proto="CallingConv::ID" isLiteral="true" access2="none">
<ety>
<et>
<e id="8d7648b74ebb60b0c742608d854a127a_c43d1a3bd0f94b25c345cddff07f0aca"/>
</et>
</ety>
<Stmt>

</Stmt>
</p>
<p name="isVarArg" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
<p name="Outs" proto="const SmallVectorImpl&lt;ISD::OutputArg&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<tss>
<templatebase id="c3586f8905149b2cd0eae331865ec0d6_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<ety>
<rt>
<cr id="5ed165b3b26940cb492c6360262ec368_a51455b57022d001d13f079a0691d1fb"/>
</rt>
</ety>
</template_arguments>
</tss>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OutVals" proto="const SmallVectorImpl&lt;llvm::SDValue&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<tss>
<templatebase id="c3586f8905149b2cd0eae331865ec0d6_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
</template_arguments>
</tss>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="DL" proto="llvm::SDLoc" access2="none">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_f02ee5c20b2992141a73d5aa42d447a3"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="DAG" proto="llvm::SelectionDAG &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_31cb548337e3cbfc72b6576d86e80fa8"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="LowerCall" id="cbd945cf16efa7ce0308245925076d97_42f4a53bf265b4592b96a2be24ec563b" file="6" linestart="134" lineend="135" access="public">
<fpt const="true" proto="llvm::SDValue">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
</fpt>
<p name="CLI" proto="llvm::TargetLowering::CallLoweringInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="c3586f8905149b2cd0eae331865ec0d6_ef08d077cd59aa58d57bacbce0b37d8b"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="InVals" proto="SmallVectorImpl&lt;llvm::SDValue&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="c3586f8905149b2cd0eae331865ec0d6_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="LowerOperation" id="cbd945cf16efa7ce0308245925076d97_6370d3c40d1d8a0ede2a739263bf3674" file="6" linestart="137" lineend="137" access="public">
<fpt const="true" proto="llvm::SDValue">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
</fpt>
<p name="Op" proto="llvm::SDValue" access2="none">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="DAG" proto="llvm::SelectionDAG &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_31cb548337e3cbfc72b6576d86e80fa8"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="PerformDAGCombine" id="cbd945cf16efa7ce0308245925076d97_8af8544f748965d7329749dc10177000" file="6" linestart="138" lineend="138" access="public">
<fpt const="true" proto="llvm::SDValue">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
</fpt>
<p name="N" proto="llvm::SDNode *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_3759b9bd1ce1cac3724a4522e9a171a5"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="DCI" proto="llvm::TargetLowering::DAGCombinerInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="c3586f8905149b2cd0eae331865ec0d6_7ebdf75a08717b0e891433d798faf278"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="ReplaceNodeResults" id="cbd945cf16efa7ce0308245925076d97_3228852606a4d7cbfd4afe4a3ebc41e4" file="6" linestart="139" lineend="141" access="public">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="N" proto="llvm::SDNode *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_3759b9bd1ce1cac3724a4522e9a171a5"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Results" proto="SmallVectorImpl&lt;llvm::SDValue&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="c3586f8905149b2cd0eae331865ec0d6_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="DAG" proto="llvm::SelectionDAG &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_31cb548337e3cbfc72b6576d86e80fa8"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="LowerIntrinsicIABS" id="cbd945cf16efa7ce0308245925076d97_abc8ca89ee81927426e19a99f1851b90" file="6" linestart="143" lineend="143" access="public">
<fpt const="true" proto="llvm::SDValue">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
</fpt>
<p name="Op" proto="llvm::SDValue" access2="none">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="DAG" proto="llvm::SelectionDAG &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_31cb548337e3cbfc72b6576d86e80fa8"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="LowerIntrinsicLRP" id="cbd945cf16efa7ce0308245925076d97_f9ee10549acb5af9b436149a260c6ab2" file="6" linestart="144" lineend="144" access="public">
<fpt const="true" proto="llvm::SDValue">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
</fpt>
<p name="Op" proto="llvm::SDValue" access2="none">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="DAG" proto="llvm::SelectionDAG &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_31cb548337e3cbfc72b6576d86e80fa8"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="CombineMinMax" id="cbd945cf16efa7ce0308245925076d97_8d4095fb4af5db6780335eeb96b741e2" file="6" linestart="145" lineend="145" access="public">
<fpt const="true" proto="llvm::SDValue">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
</fpt>
<p name="N" proto="llvm::SDNode *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_3759b9bd1ce1cac3724a4522e9a171a5"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="DAG" proto="llvm::SelectionDAG &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_31cb548337e3cbfc72b6576d86e80fa8"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="getTargetNodeName" id="cbd945cf16efa7ce0308245925076d97_5e8863ad3d4e132779a565d90d172055" file="6" linestart="146" lineend="146" access="public">
<fpt const="true" proto="const char *">
<pt>
<QualType const="true">
<bt name="char"/>
</QualType>
</pt>
</fpt>
<p name="Opcode" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="PostISelFolding" id="cbd945cf16efa7ce0308245925076d97_e4e2a2396b700c68f2f428fe918a1d33" file="6" linestart="148" lineend="151" virtual="true" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="llvm::SDNode *">
<pt>
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_3759b9bd1ce1cac3724a4522e9a171a5"/>
</rt>
</pt>
</fpt>
<p name="N" proto="llvm::MachineSDNode *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_360b30a73747f52e521b80aaa063655c"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="DAG" proto="llvm::SelectionDAG &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_31cb548337e3cbfc72b6576d86e80fa8"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="149" cb="60" le="151" ce="3">
<rx lb="150" cb="5" le="150" ce="12" pvirg="true">
<n32 lb="150" cb="12">
<n32 lb="150" cb="12">
<drx lb="150" cb="12" kind="lvalue" nm="N"/>
</n32>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="computeKnownBitsForTargetNode" id="cbd945cf16efa7ce0308245925076d97_da669d38e1dce2a02af1e5df55358cf1" file="6" linestart="156" lineend="160" access="public">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="Op" proto="const llvm::SDValue" const="true" access2="none">
<QualType const="true">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
</QualType>
<Stmt>

</Stmt>
</p>
<p name="KnownZero" proto="llvm::APInt &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="e95951b9be40a3c73dafff57072950c0_9b5474fd4dcde1d2e4d95b1444066f9c"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="KnownOne" proto="llvm::APInt &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="e95951b9be40a3c73dafff57072950c0_9b5474fd4dcde1d2e4d95b1444066f9c"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="DAG" proto="const llvm::SelectionDAG &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_31cb548337e3cbfc72b6576d86e80fa8"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Depth" proto="unsigned int" isLiteral="true" isPrimitive="true" init="true" access2="none">
<bt name="unsigned int"/>
<Stmt>
<n32 lb="160" cb="55">
<n45 lb="160" cb="55">
<flit/>
</n45>
</n32>

</Stmt>
</p>
</m>
<m name="ComputeNumSignBitsForTargetNode" id="cbd945cf16efa7ce0308245925076d97_5752f3c35767e774bba3cb8aff89cced" file="6" linestart="162" lineend="165" virtual="true" access="public">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="Op" proto="llvm::SDValue" access2="none">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="DAG" proto="const llvm::SelectionDAG &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_31cb548337e3cbfc72b6576d86e80fa8"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Depth" proto="unsigned int" isLiteral="true" isPrimitive="true" init="true" access2="none">
<bt name="unsigned int"/>
<Stmt>
<n32 lb="165" cb="22">
<n45 lb="165" cb="22">
<flit/>
</n45>
</n32>

</Stmt>
</p>
</m>
<m name="CreateLiveInRegister" id="cbd945cf16efa7ce0308245925076d97_d02608f1003884b83dff00e9148db2a0" file="6" linestart="171" lineend="173" virtual="true" access="public">
<fpt const="true" proto="llvm::SDValue">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
</fpt>
<p name="DAG" proto="llvm::SelectionDAG &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_31cb548337e3cbfc72b6576d86e80fa8"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="RC" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Reg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="VT" proto="llvm::EVT" access2="none">
<rt>
<cr id="6579c43c30a3bddd6e7625172027d12e_f88975a5e6f6b81d5cd081d460bff8f7"/>
</rt>
<Stmt>

</Stmt>
</p>
</m>
<m name="operator=" id="cbd945cf16efa7ce0308245925076d97_556bad034277c9c8727dfb74bfb19a59" file="6" linestart="27" implicit="true" operator="true" access="public" inline="true" isdef="true">
<fpt proto="llvm::AMDGPUTargetLowering &amp;">
<lrf>
<rt>
<cr id="cbd945cf16efa7ce0308245925076d97_c6b6eb1c43fb6ac0addf05fc251c9489"/>
</rt>
</lrf>
</fpt>
<p name="" proto="const llvm::AMDGPUTargetLowering &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="cbd945cf16efa7ce0308245925076d97_c6b6eb1c43fb6ac0addf05fc251c9489"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<d name="~AMDGPUTargetLowering" id="cbd945cf16efa7ce0308245925076d97_08cd136c2063a0ab2357def6e85aeade" file="6" linestart="27" lineend="27" implicit="true" access="public" inline="true">
<fpt proto="void">
<bt name="void"/>
<exception_specifiers nothrow="true"/>
</fpt>
</d>
</cr>
<ns name="AMDGPUISD" id="cbd945cf16efa7ce0308245925076d97_2f11a3431d36eecc628b6e0dde649740" file="6" linestart="176" lineend="257">
<e namespace="llvm.AMDGPUISD" access="none" name="" id="cbd945cf16efa7ce0308245925076d97_b3d03f66c669dff38f23d66cb02bd8bf" file="6" linestart="178" lineend="254" fixed="true">
<promotion_type>
<bt name="int"/>
</promotion_type>
<integer_type>
<bt name="int"/>
</integer_type>
<ec name="FIRST_NUMBER" id="cbd945cf16efa7ce0308245925076d97_5e10b58f792ceba18c6253aa08aca227" file="6" linestart="180" lineend="180">
<et>
<e id="cbd945cf16efa7ce0308245925076d97_b3d03f66c669dff38f23d66cb02bd8bf"/>
</et>
<Stmt>
<n32 lb="180" cb="18" le="180" ce="23">
<drx lb="180" cb="18" le="180" ce="23" id="180db47254f9ad8516293d3d60f95547_1029784638333eaaeca2e10d55c2f889" nm="BUILTIN_OP_END"/>
</n32>

</Stmt>
</ec>
<ec name="CALL" id="cbd945cf16efa7ce0308245925076d97_17056316bf828b55bfff97241642de87" file="6" linestart="181" lineend="181">
<et>
<e id="cbd945cf16efa7ce0308245925076d97_b3d03f66c669dff38f23d66cb02bd8bf"/>
</et>
</ec>
<ec name="UMUL" id="cbd945cf16efa7ce0308245925076d97_12cd4556b39e8ac09cdd326b52bd0917" file="6" linestart="182" lineend="182">
<et>
<e id="cbd945cf16efa7ce0308245925076d97_b3d03f66c669dff38f23d66cb02bd8bf"/>
</et>
</ec>
<ec name="RET_FLAG" id="cbd945cf16efa7ce0308245925076d97_f33b1a4f8b29d1f9699e7766a2f7bc51" file="6" linestart="183" lineend="183">
<et>
<e id="cbd945cf16efa7ce0308245925076d97_b3d03f66c669dff38f23d66cb02bd8bf"/>
</et>
</ec>
<ec name="BRANCH_COND" id="cbd945cf16efa7ce0308245925076d97_3295ef04861bd7c25a5e9427b3f1837d" file="6" linestart="184" lineend="184">
<et>
<e id="cbd945cf16efa7ce0308245925076d97_b3d03f66c669dff38f23d66cb02bd8bf"/>
</et>
</ec>
<ec name="DWORDADDR" id="cbd945cf16efa7ce0308245925076d97_a75b7c21eef67577c156008d02e759ac" file="6" linestart="186" lineend="186">
<et>
<e id="cbd945cf16efa7ce0308245925076d97_b3d03f66c669dff38f23d66cb02bd8bf"/>
</et>
</ec>
<ec name="FRACT" id="cbd945cf16efa7ce0308245925076d97_40f187e27fe88bd370574e45281a84cf" file="6" linestart="187" lineend="187">
<et>
<e id="cbd945cf16efa7ce0308245925076d97_b3d03f66c669dff38f23d66cb02bd8bf"/>
</et>
</ec>
<ec name="CLAMP" id="cbd945cf16efa7ce0308245925076d97_7f8b9d61c607fd10c1baf0c68953b880" file="6" linestart="188" lineend="188">
<et>
<e id="cbd945cf16efa7ce0308245925076d97_b3d03f66c669dff38f23d66cb02bd8bf"/>
</et>
</ec>
<ec name="COS_HW" id="cbd945cf16efa7ce0308245925076d97_3f57ecd8ba587d9f48e4bb39d22cb718" file="6" linestart="192" lineend="192">
<et>
<e id="cbd945cf16efa7ce0308245925076d97_b3d03f66c669dff38f23d66cb02bd8bf"/>
</et>
</ec>
<ec name="SIN_HW" id="cbd945cf16efa7ce0308245925076d97_be337b9ad4e7e240e724e07b90421ee0" file="6" linestart="193" lineend="193">
<et>
<e id="cbd945cf16efa7ce0308245925076d97_b3d03f66c669dff38f23d66cb02bd8bf"/>
</et>
</ec>
<ec name="FMAX" id="cbd945cf16efa7ce0308245925076d97_846b5bc442f44c35ccb58f1be6bb83c5" file="6" linestart="194" lineend="194">
<et>
<e id="cbd945cf16efa7ce0308245925076d97_b3d03f66c669dff38f23d66cb02bd8bf"/>
</et>
</ec>
<ec name="SMAX" id="cbd945cf16efa7ce0308245925076d97_4407b621cb0f48d475abf3cedfb58ab4" file="6" linestart="195" lineend="195">
<et>
<e id="cbd945cf16efa7ce0308245925076d97_b3d03f66c669dff38f23d66cb02bd8bf"/>
</et>
</ec>
<ec name="UMAX" id="cbd945cf16efa7ce0308245925076d97_a64c408b6a251994c3e0194132c08d6b" file="6" linestart="196" lineend="196">
<et>
<e id="cbd945cf16efa7ce0308245925076d97_b3d03f66c669dff38f23d66cb02bd8bf"/>
</et>
</ec>
<ec name="FMIN" id="cbd945cf16efa7ce0308245925076d97_7e7a38a5b24f1b848b12278d74fe8878" file="6" linestart="197" lineend="197">
<et>
<e id="cbd945cf16efa7ce0308245925076d97_b3d03f66c669dff38f23d66cb02bd8bf"/>
</et>
</ec>
<ec name="SMIN" id="cbd945cf16efa7ce0308245925076d97_7b8b005a22ecb3459f247424a51d1301" file="6" linestart="198" lineend="198">
<et>
<e id="cbd945cf16efa7ce0308245925076d97_b3d03f66c669dff38f23d66cb02bd8bf"/>
</et>
</ec>
<ec name="UMIN" id="cbd945cf16efa7ce0308245925076d97_868d8c2c40f0bf6d1c35ea109638ab87" file="6" linestart="199" lineend="199">
<et>
<e id="cbd945cf16efa7ce0308245925076d97_b3d03f66c669dff38f23d66cb02bd8bf"/>
</et>
</ec>
<ec name="URECIP" id="cbd945cf16efa7ce0308245925076d97_385fb9563e9d4deefe5013b00246d4db" file="6" linestart="200" lineend="200">
<et>
<e id="cbd945cf16efa7ce0308245925076d97_b3d03f66c669dff38f23d66cb02bd8bf"/>
</et>
</ec>
<ec name="DIV_SCALE" id="cbd945cf16efa7ce0308245925076d97_3e5783c1d4cdcf959ace57730aceb9df" file="6" linestart="201" lineend="201">
<et>
<e id="cbd945cf16efa7ce0308245925076d97_b3d03f66c669dff38f23d66cb02bd8bf"/>
</et>
</ec>
<ec name="DIV_FMAS" id="cbd945cf16efa7ce0308245925076d97_96e14a9c15aac22dd622cc900eafc8ac" file="6" linestart="202" lineend="202">
<et>
<e id="cbd945cf16efa7ce0308245925076d97_b3d03f66c669dff38f23d66cb02bd8bf"/>
</et>
</ec>
<ec name="DIV_FIXUP" id="cbd945cf16efa7ce0308245925076d97_96b73517939fa864602e5bc58af6d505" file="6" linestart="203" lineend="203">
<et>
<e id="cbd945cf16efa7ce0308245925076d97_b3d03f66c669dff38f23d66cb02bd8bf"/>
</et>
</ec>
<ec name="TRIG_PREOP" id="cbd945cf16efa7ce0308245925076d97_1f1b109075be2017ff8a6965f289bac0" file="6" linestart="204" lineend="204">
<et>
<e id="cbd945cf16efa7ce0308245925076d97_b3d03f66c669dff38f23d66cb02bd8bf"/>
</et>
</ec>
<ec name="RCP" id="cbd945cf16efa7ce0308245925076d97_eb9d41d71c71d9db9c3dad4e970ed0cc" file="6" linestart="208" lineend="208">
<et>
<e id="cbd945cf16efa7ce0308245925076d97_b3d03f66c669dff38f23d66cb02bd8bf"/>
</et>
</ec>
<ec name="RSQ" id="cbd945cf16efa7ce0308245925076d97_1096e67813ece4583952a0615386c2f0" file="6" linestart="209" lineend="209">
<et>
<e id="cbd945cf16efa7ce0308245925076d97_b3d03f66c669dff38f23d66cb02bd8bf"/>
</et>
</ec>
<ec name="RSQ_LEGACY" id="cbd945cf16efa7ce0308245925076d97_58c52bd3bc4221afe4f1e2028414b0df" file="6" linestart="210" lineend="210">
<et>
<e id="cbd945cf16efa7ce0308245925076d97_b3d03f66c669dff38f23d66cb02bd8bf"/>
</et>
</ec>
<ec name="RSQ_CLAMPED" id="cbd945cf16efa7ce0308245925076d97_5b4c824dacb7ea83eb6ab95151cf1c95" file="6" linestart="211" lineend="211">
<et>
<e id="cbd945cf16efa7ce0308245925076d97_b3d03f66c669dff38f23d66cb02bd8bf"/>
</et>
</ec>
<ec name="DOT4" id="cbd945cf16efa7ce0308245925076d97_fa54b22de2e2fddad25b18f72ffef686" file="6" linestart="212" lineend="212">
<et>
<e id="cbd945cf16efa7ce0308245925076d97_b3d03f66c669dff38f23d66cb02bd8bf"/>
</et>
</ec>
<ec name="BFE_U32" id="cbd945cf16efa7ce0308245925076d97_33c5d4b1eb7520c759d70191efb9f589" file="6" linestart="213" lineend="213">
<et>
<e id="cbd945cf16efa7ce0308245925076d97_b3d03f66c669dff38f23d66cb02bd8bf"/>
</et>
</ec>
<ec name="BFE_I32" id="cbd945cf16efa7ce0308245925076d97_1bdb395b3dfcaa524bcfd5f10531cb7b" file="6" linestart="214" lineend="214">
<et>
<e id="cbd945cf16efa7ce0308245925076d97_b3d03f66c669dff38f23d66cb02bd8bf"/>
</et>
</ec>
<ec name="BFI" id="cbd945cf16efa7ce0308245925076d97_33a13117d239f3457d1794e57a5c67cb" file="6" linestart="215" lineend="215">
<et>
<e id="cbd945cf16efa7ce0308245925076d97_b3d03f66c669dff38f23d66cb02bd8bf"/>
</et>
</ec>
<ec name="BFM" id="cbd945cf16efa7ce0308245925076d97_e54e2b54596cad64f0ea5653d551c57c" file="6" linestart="216" lineend="216">
<et>
<e id="cbd945cf16efa7ce0308245925076d97_b3d03f66c669dff38f23d66cb02bd8bf"/>
</et>
</ec>
<ec name="BREV" id="cbd945cf16efa7ce0308245925076d97_fb2212c19c3a865c3637724b67afbc25" file="6" linestart="217" lineend="217">
<et>
<e id="cbd945cf16efa7ce0308245925076d97_b3d03f66c669dff38f23d66cb02bd8bf"/>
</et>
</ec>
<ec name="MUL_U24" id="cbd945cf16efa7ce0308245925076d97_f04ea01a62fcb9d8790c47ee2d96204a" file="6" linestart="218" lineend="218">
<et>
<e id="cbd945cf16efa7ce0308245925076d97_b3d03f66c669dff38f23d66cb02bd8bf"/>
</et>
</ec>
<ec name="MUL_I24" id="cbd945cf16efa7ce0308245925076d97_25ea69d5a007f4c7d650028fd04415a7" file="6" linestart="219" lineend="219">
<et>
<e id="cbd945cf16efa7ce0308245925076d97_b3d03f66c669dff38f23d66cb02bd8bf"/>
</et>
</ec>
<ec name="MAD_U24" id="cbd945cf16efa7ce0308245925076d97_db1e7f96d10af593d1d74621f09562d6" file="6" linestart="220" lineend="220">
<et>
<e id="cbd945cf16efa7ce0308245925076d97_b3d03f66c669dff38f23d66cb02bd8bf"/>
</et>
</ec>
<ec name="MAD_I24" id="cbd945cf16efa7ce0308245925076d97_b0ee834643f8e53f56f17f6e8e4bb210" file="6" linestart="221" lineend="221">
<et>
<e id="cbd945cf16efa7ce0308245925076d97_b3d03f66c669dff38f23d66cb02bd8bf"/>
</et>
</ec>
<ec name="TEXTURE_FETCH" id="cbd945cf16efa7ce0308245925076d97_52dae9305d9e790e1b32ce8b3e2c0f6d" file="6" linestart="222" lineend="222">
<et>
<e id="cbd945cf16efa7ce0308245925076d97_b3d03f66c669dff38f23d66cb02bd8bf"/>
</et>
</ec>
<ec name="EXPORT" id="cbd945cf16efa7ce0308245925076d97_db15d327750ae865ebb78691805e4b6a" file="6" linestart="223" lineend="223">
<et>
<e id="cbd945cf16efa7ce0308245925076d97_b3d03f66c669dff38f23d66cb02bd8bf"/>
</et>
</ec>
<ec name="CONST_ADDRESS" id="cbd945cf16efa7ce0308245925076d97_71e0cf8259c7a722cc6d8f49c7763048" file="6" linestart="224" lineend="224">
<et>
<e id="cbd945cf16efa7ce0308245925076d97_b3d03f66c669dff38f23d66cb02bd8bf"/>
</et>
</ec>
<ec name="REGISTER_LOAD" id="cbd945cf16efa7ce0308245925076d97_4616d78e698db5bc1d10f03e6dda489e" file="6" linestart="225" lineend="225">
<et>
<e id="cbd945cf16efa7ce0308245925076d97_b3d03f66c669dff38f23d66cb02bd8bf"/>
</et>
</ec>
<ec name="REGISTER_STORE" id="cbd945cf16efa7ce0308245925076d97_5cbe79e5061a8b785fa17f6c1dc8d454" file="6" linestart="226" lineend="226">
<et>
<e id="cbd945cf16efa7ce0308245925076d97_b3d03f66c669dff38f23d66cb02bd8bf"/>
</et>
</ec>
<ec name="LOAD_INPUT" id="cbd945cf16efa7ce0308245925076d97_6bb3a9280e228d6ad66ceba0b24a8b09" file="6" linestart="227" lineend="227">
<et>
<e id="cbd945cf16efa7ce0308245925076d97_b3d03f66c669dff38f23d66cb02bd8bf"/>
</et>
</ec>
<ec name="SAMPLE" id="cbd945cf16efa7ce0308245925076d97_7af68ccbb523c3aabb17e78e654cd905" file="6" linestart="228" lineend="228">
<et>
<e id="cbd945cf16efa7ce0308245925076d97_b3d03f66c669dff38f23d66cb02bd8bf"/>
</et>
</ec>
<ec name="SAMPLEB" id="cbd945cf16efa7ce0308245925076d97_c4a478017b87f0683b48563cd71b3440" file="6" linestart="229" lineend="229">
<et>
<e id="cbd945cf16efa7ce0308245925076d97_b3d03f66c669dff38f23d66cb02bd8bf"/>
</et>
</ec>
<ec name="SAMPLED" id="cbd945cf16efa7ce0308245925076d97_097e6fcd663c9a1a60e7779a68fc7cf5" file="6" linestart="230" lineend="230">
<et>
<e id="cbd945cf16efa7ce0308245925076d97_b3d03f66c669dff38f23d66cb02bd8bf"/>
</et>
</ec>
<ec name="SAMPLEL" id="cbd945cf16efa7ce0308245925076d97_60861d1a42f42b0faa373c075c48dfcd" file="6" linestart="231" lineend="231">
<et>
<e id="cbd945cf16efa7ce0308245925076d97_b3d03f66c669dff38f23d66cb02bd8bf"/>
</et>
</ec>
<ec name="CVT_F32_UBYTE0" id="cbd945cf16efa7ce0308245925076d97_cc5fc63d2ac19a9ca174df531c01e4cd" file="6" linestart="234" lineend="234">
<et>
<e id="cbd945cf16efa7ce0308245925076d97_b3d03f66c669dff38f23d66cb02bd8bf"/>
</et>
</ec>
<ec name="CVT_F32_UBYTE1" id="cbd945cf16efa7ce0308245925076d97_1c8aa4963cf1e2fb6ce11c4b9880c52c" file="6" linestart="235" lineend="235">
<et>
<e id="cbd945cf16efa7ce0308245925076d97_b3d03f66c669dff38f23d66cb02bd8bf"/>
</et>
</ec>
<ec name="CVT_F32_UBYTE2" id="cbd945cf16efa7ce0308245925076d97_68208c2e07d327fadb364a3b23b56b6a" file="6" linestart="236" lineend="236">
<et>
<e id="cbd945cf16efa7ce0308245925076d97_b3d03f66c669dff38f23d66cb02bd8bf"/>
</et>
</ec>
<ec name="CVT_F32_UBYTE3" id="cbd945cf16efa7ce0308245925076d97_2b56fa26ee22dd95d37235157e173362" file="6" linestart="237" lineend="237">
<et>
<e id="cbd945cf16efa7ce0308245925076d97_b3d03f66c669dff38f23d66cb02bd8bf"/>
</et>
</ec>
<ec name="BUILD_VERTICAL_VECTOR" id="cbd945cf16efa7ce0308245925076d97_a6dd7e9efb2e5d782aba94d59f71acda" file="6" linestart="246" lineend="246">
<et>
<e id="cbd945cf16efa7ce0308245925076d97_b3d03f66c669dff38f23d66cb02bd8bf"/>
</et>
</ec>
<ec name="CONST_DATA_PTR" id="cbd945cf16efa7ce0308245925076d97_6f9e99abb4bbec97ae13b9acad7d465f" file="6" linestart="248" lineend="248">
<et>
<e id="cbd945cf16efa7ce0308245925076d97_b3d03f66c669dff38f23d66cb02bd8bf"/>
</et>
</ec>
<ec name="FIRST_MEM_OPCODE_NUMBER" id="cbd945cf16efa7ce0308245925076d97_b0fbcaf075df84157126bae70addd59b" file="6" linestart="249" lineend="249">
<et>
<e id="cbd945cf16efa7ce0308245925076d97_b3d03f66c669dff38f23d66cb02bd8bf"/>
</et>
<Stmt>
<n32 lb="249" cb="29" le="249" ce="34">
<drx lb="249" cb="29" le="249" ce="34" kind="lvalue" id="180db47254f9ad8516293d3d60f95547_30c5280f8e17596ab5caa6333756918b" nm="FIRST_TARGET_MEMORY_OPCODE"/>
</n32>

</Stmt>
</ec>
<ec name="STORE_MSKOR" id="cbd945cf16efa7ce0308245925076d97_0d1a3b6dd624e3f17cacaa7a252a8b4b" file="6" linestart="250" lineend="250">
<et>
<e id="cbd945cf16efa7ce0308245925076d97_b3d03f66c669dff38f23d66cb02bd8bf"/>
</et>
</ec>
<ec name="LOAD_CONSTANT" id="cbd945cf16efa7ce0308245925076d97_aa31acbf16da9b6b105224515402abe1" file="6" linestart="251" lineend="251">
<et>
<e id="cbd945cf16efa7ce0308245925076d97_b3d03f66c669dff38f23d66cb02bd8bf"/>
</et>
</ec>
<ec name="TBUFFER_STORE_FORMAT" id="cbd945cf16efa7ce0308245925076d97_cd041b023f05a9e95284f77ac43c7eba" file="6" linestart="252" lineend="252">
<et>
<e id="cbd945cf16efa7ce0308245925076d97_b3d03f66c669dff38f23d66cb02bd8bf"/>
</et>
</ec>
<ec name="LAST_AMDGPU_ISD_NUMBER" id="cbd945cf16efa7ce0308245925076d97_56560a6878f4dda0f9dfcb9ed040cc5f" file="6" linestart="253" lineend="253">
<et>
<e id="cbd945cf16efa7ce0308245925076d97_b3d03f66c669dff38f23d66cb02bd8bf"/>
</et>
</ec>
</e>
</ns>
</ns>
<Comments>
<c f="7" b="1" e="1"/>
<c f="7" b="2" e="2"/>
<c f="7" b="3" e="3"/>
<c f="7" b="4" e="4"/>
<c f="7" b="5" e="5"/>
<c f="7" b="6" e="6"/>
<c f="7" b="7" e="7"/>
<c f="7" b="8" e="8"/>
<c f="7" b="9" e="9"/>
<c f="7" b="10" e="10"/>
<c f="7" b="11" e="11"/>
<c f="7" b="12" e="12"/>
<c f="7" b="13" e="13"/>
<c f="7" b="15" e="13"/>
<c f="7" b="44" e="44"/>
<c f="7" b="45" e="45"/>
<c f="7" b="46" e="46"/>
<c f="7" b="47" e="47"/>
<c f="7" b="48" e="47"/>
<c f="7" b="75" e="75"/>
<c f="7" b="77" e="75"/>
</Comments>
<Macros/>
<ns name="llvm" id="0a8f9d21b43518dea04c3a3cfc39569f_544dadc8774ac7e8cdf9804c9bca3e1f" file="7" linestart="20" lineend="75" original="">
<cr namespace="llvm" access="none" kind="class" name="R600InstrInfo" id="0a8f9d21b43518dea04c3a3cfc39569f_b912651a0ad4db5f86c30027af91c1f2" file="7" linestart="22" lineend="22"/>
<cr namespace="llvm" access="none" depth="3" kind="class" name="R600TargetLowering" id="0a8f9d21b43518dea04c3a3cfc39569f_1c5ba26c3743928f99faca90b3d8cfad" file="7" linestart="24" lineend="73">
<base access="public">
<rt>
<cr id="cbd945cf16efa7ce0308245925076d97_c6b6eb1c43fb6ac0addf05fc251c9489"/>
</rt>
</base>
<cr access="public" kind="class" name="R600TargetLowering" id="0a8f9d21b43518dea04c3a3cfc39569f_90da575227bf7e3e1ff94d41d51e43a7" file="7" linestart="24" lineend="24"/>
<Decl access="public"/>
<c name="R600TargetLowering" id="0a8f9d21b43518dea04c3a3cfc39569f_519c2e7c9ad45c3fb9e1d8287b37450b" file="7" linestart="26" lineend="26" access="public">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="TM" proto="llvm::TargetMachine &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="d4e05c6b0f4f04a6e13045c31301b1c4_a26dab456e12d7a9bfc4c2cb193bcaff"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</c>
<m name="EmitInstrWithCustomInserter" id="0a8f9d21b43518dea04c3a3cfc39569f_eef4123b6612be4d395f5a6c224cdb75" file="7" linestart="27" lineend="28" access="public">
<fpt const="true" proto="llvm::MachineBasicBlock *">
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
</fpt>
<p name="MI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="BB" proto="llvm::MachineBasicBlock *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="LowerOperation" id="0a8f9d21b43518dea04c3a3cfc39569f_ef4c7fd13d9b230b04b53b914b5121b2" file="7" linestart="29" lineend="29" access="public">
<fpt const="true" proto="llvm::SDValue">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
</fpt>
<p name="Op" proto="llvm::SDValue" access2="none">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="DAG" proto="llvm::SelectionDAG &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_31cb548337e3cbfc72b6576d86e80fa8"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="PerformDAGCombine" id="0a8f9d21b43518dea04c3a3cfc39569f_832efa51892a2e40fef1e9b89a00249e" file="7" linestart="30" lineend="30" access="public">
<fpt const="true" proto="llvm::SDValue">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
</fpt>
<p name="N" proto="llvm::SDNode *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_3759b9bd1ce1cac3724a4522e9a171a5"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="DCI" proto="llvm::TargetLowering::DAGCombinerInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="c3586f8905149b2cd0eae331865ec0d6_7ebdf75a08717b0e891433d798faf278"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="ReplaceNodeResults" id="0a8f9d21b43518dea04c3a3cfc39569f_b9d242be8431ffa7d4db32b70970e700" file="7" linestart="31" lineend="33" access="public">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="N" proto="llvm::SDNode *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_3759b9bd1ce1cac3724a4522e9a171a5"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Results" proto="SmallVectorImpl&lt;llvm::SDValue&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="c3586f8905149b2cd0eae331865ec0d6_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="DAG" proto="llvm::SelectionDAG &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_31cb548337e3cbfc72b6576d86e80fa8"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="LowerFormalArguments" id="0a8f9d21b43518dea04c3a3cfc39569f_68c627fa58e13a0d402747b10efc17d2" file="7" linestart="34" lineend="40" access="public">
<fpt const="true" proto="llvm::SDValue">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
</fpt>
<p name="Chain" proto="llvm::SDValue" access2="none">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="CallConv" proto="CallingConv::ID" isLiteral="true" access2="none">
<ety>
<et>
<e id="8d7648b74ebb60b0c742608d854a127a_c43d1a3bd0f94b25c345cddff07f0aca"/>
</et>
</ety>
<Stmt>

</Stmt>
</p>
<p name="isVarArg" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
<p name="Ins" proto="const SmallVectorImpl&lt;ISD::InputArg&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<tss>
<templatebase id="c3586f8905149b2cd0eae331865ec0d6_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<ety>
<rt>
<cr id="5ed165b3b26940cb492c6360262ec368_13b3d3d70e6290829fcc2936050ce67f"/>
</rt>
</ety>
</template_arguments>
</tss>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="DL" proto="llvm::SDLoc" access2="none">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_f02ee5c20b2992141a73d5aa42d447a3"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="DAG" proto="llvm::SelectionDAG &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_31cb548337e3cbfc72b6576d86e80fa8"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="InVals" proto="SmallVectorImpl&lt;llvm::SDValue&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="c3586f8905149b2cd0eae331865ec0d6_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="getSetCCResultType" id="0a8f9d21b43518dea04c3a3cfc39569f_c5842b36dd25bcf9430048d5add98b88" file="7" linestart="41" lineend="41" access="public">
<fpt const="true" proto="llvm::EVT">
<rt>
<cr id="6579c43c30a3bddd6e7625172027d12e_f88975a5e6f6b81d5cd081d460bff8f7"/>
</rt>
</fpt>
<p name="" proto="llvm::LLVMContext &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="4d11bad3983984f39852cc0c8c10fb2b_8c6ba1df3c8faa83eacea07a763e4ffc"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="VT" proto="llvm::EVT" access2="none">
<rt>
<cr id="6579c43c30a3bddd6e7625172027d12e_f88975a5e6f6b81d5cd081d460bff8f7"/>
</rt>
<Stmt>

</Stmt>
</p>
</m>
<Decl access="private"/>
<fl name="Gen" id="0a8f9d21b43518dea04c3a3cfc39569f_1fb541800f0cfb889cae2240e6fbbcbc" file="7" linestart="43" lineend="43" isLiteral="true" access="private" proto="unsigned int">
<bt name="unsigned int"/>
</fl>
<m name="LowerImplicitParameter" id="0a8f9d21b43518dea04c3a3cfc39569f_775c5fe3437b4b965bb2178b2fd690d6" file="7" linestart="48" lineend="49" access="private">
<fpt const="true" proto="llvm::SDValue">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
</fpt>
<p name="DAG" proto="llvm::SelectionDAG &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_31cb548337e3cbfc72b6576d86e80fa8"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="VT" proto="llvm::EVT" access2="none">
<rt>
<cr id="6579c43c30a3bddd6e7625172027d12e_f88975a5e6f6b81d5cd081d460bff8f7"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="DL" proto="llvm::SDLoc" access2="none">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_f02ee5c20b2992141a73d5aa42d447a3"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="DwordOffset" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="lowerImplicitParameter" id="0a8f9d21b43518dea04c3a3cfc39569f_31b11996fe49573bcd8a86d5871bc4d2" file="7" linestart="51" lineend="52" access="private">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="BB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MRI" proto="llvm::MachineRegisterInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_a0d7fc88e3b2a6a7c0a857dd0e66c59b"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="dword_offset" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="OptimizeSwizzle" id="0a8f9d21b43518dea04c3a3cfc39569f_4c4c93a5994547e6716827fdfeb12521" file="7" linestart="53" lineend="53" access="private">
<fpt const="true" proto="llvm::SDValue">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
</fpt>
<p name="BuildVector" proto="llvm::SDValue" access2="none">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="Swz" proto="llvm::SDValue *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="DAG" proto="llvm::SelectionDAG &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_31cb548337e3cbfc72b6576d86e80fa8"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="vectorToVerticalVector" id="0a8f9d21b43518dea04c3a3cfc39569f_7c5ca1d47d4b186eda630aabca3ecc82" file="7" linestart="54" lineend="54" access="private">
<fpt const="true" proto="llvm::SDValue">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
</fpt>
<p name="DAG" proto="llvm::SelectionDAG &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_31cb548337e3cbfc72b6576d86e80fa8"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Vector" proto="llvm::SDValue" access2="none">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
<Stmt>

</Stmt>
</p>
</m>
<m name="LowerEXTRACT_VECTOR_ELT" id="0a8f9d21b43518dea04c3a3cfc39569f_9a5095235b5b02d62cff8c29715a6971" file="7" linestart="56" lineend="56" access="private">
<fpt const="true" proto="llvm::SDValue">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
</fpt>
<p name="Op" proto="llvm::SDValue" access2="none">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="DAG" proto="llvm::SelectionDAG &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_31cb548337e3cbfc72b6576d86e80fa8"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="LowerINSERT_VECTOR_ELT" id="0a8f9d21b43518dea04c3a3cfc39569f_5559c77c52e542b18a2400ab1c311007" file="7" linestart="57" lineend="57" access="private">
<fpt const="true" proto="llvm::SDValue">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
</fpt>
<p name="Op" proto="llvm::SDValue" access2="none">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="DAG" proto="llvm::SelectionDAG &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_31cb548337e3cbfc72b6576d86e80fa8"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="LowerSELECT_CC" id="0a8f9d21b43518dea04c3a3cfc39569f_a633ea4fdf141d08c9e27020d6b3af9b" file="7" linestart="58" lineend="58" access="private">
<fpt const="true" proto="llvm::SDValue">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
</fpt>
<p name="Op" proto="llvm::SDValue" access2="none">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="DAG" proto="llvm::SelectionDAG &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_31cb548337e3cbfc72b6576d86e80fa8"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="LowerSTORE" id="0a8f9d21b43518dea04c3a3cfc39569f_20a1fafcaf817a785af5e27f701d48f6" file="7" linestart="59" lineend="59" access="private">
<fpt const="true" proto="llvm::SDValue">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
</fpt>
<p name="Op" proto="llvm::SDValue" access2="none">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="DAG" proto="llvm::SelectionDAG &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_31cb548337e3cbfc72b6576d86e80fa8"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="LowerFPTOUINT" id="0a8f9d21b43518dea04c3a3cfc39569f_62c636c23c10ed5623d57b8883c13345" file="7" linestart="60" lineend="60" access="private">
<fpt const="true" proto="llvm::SDValue">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
</fpt>
<p name="Op" proto="llvm::SDValue" access2="none">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="DAG" proto="llvm::SelectionDAG &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_31cb548337e3cbfc72b6576d86e80fa8"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="LowerLOAD" id="0a8f9d21b43518dea04c3a3cfc39569f_f6c6f1dd78be5b25007d94d460f3d9a3" file="7" linestart="61" lineend="61" access="private">
<fpt const="true" proto="llvm::SDValue">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
</fpt>
<p name="Op" proto="llvm::SDValue" access2="none">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="DAG" proto="llvm::SelectionDAG &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_31cb548337e3cbfc72b6576d86e80fa8"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="LowerBRCOND" id="0a8f9d21b43518dea04c3a3cfc39569f_890088cef953db7afd625109f60ded92" file="7" linestart="62" lineend="62" access="private">
<fpt const="true" proto="llvm::SDValue">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
</fpt>
<p name="Op" proto="llvm::SDValue" access2="none">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="DAG" proto="llvm::SelectionDAG &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_31cb548337e3cbfc72b6576d86e80fa8"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="LowerTrig" id="0a8f9d21b43518dea04c3a3cfc39569f_36c1a9099a4448e674824b40b4dfd7d4" file="7" linestart="63" lineend="63" access="private">
<fpt const="true" proto="llvm::SDValue">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
</fpt>
<p name="Op" proto="llvm::SDValue" access2="none">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="DAG" proto="llvm::SelectionDAG &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_31cb548337e3cbfc72b6576d86e80fa8"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="LowerSHLParts" id="0a8f9d21b43518dea04c3a3cfc39569f_1b5ebf89f334450a659830bff2083062" file="7" linestart="64" lineend="64" access="private">
<fpt const="true" proto="llvm::SDValue">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
</fpt>
<p name="Op" proto="llvm::SDValue" access2="none">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="DAG" proto="llvm::SelectionDAG &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_31cb548337e3cbfc72b6576d86e80fa8"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="LowerSRXParts" id="0a8f9d21b43518dea04c3a3cfc39569f_78ef9e5f7978e7d6e004ca0333175a44" file="7" linestart="65" lineend="65" access="private">
<fpt const="true" proto="llvm::SDValue">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
</fpt>
<p name="Op" proto="llvm::SDValue" access2="none">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="DAG" proto="llvm::SelectionDAG &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_31cb548337e3cbfc72b6576d86e80fa8"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="stackPtrToRegIndex" id="0a8f9d21b43518dea04c3a3cfc39569f_a1ee4be174bc0063193be4cf383caefc" file="7" linestart="67" lineend="68" access="private">
<fpt const="true" proto="llvm::SDValue">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
</fpt>
<p name="Ptr" proto="llvm::SDValue" access2="none">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="StackWidth" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="DAG" proto="llvm::SelectionDAG &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_31cb548337e3cbfc72b6576d86e80fa8"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="getStackAddress" id="0a8f9d21b43518dea04c3a3cfc39569f_8422e15903927e1de819e4b86b2e733b" file="7" linestart="69" lineend="70" access="private">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="StackWidth" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="ElemIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Channel" proto="unsigned int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="unsigned int"/>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="PtrIncr" proto="unsigned int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="unsigned int"/>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="isZero" id="0a8f9d21b43518dea04c3a3cfc39569f_b87c56047af296cf29d30bc353aefd23" file="7" linestart="71" lineend="71" access="private">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="Op" proto="llvm::SDValue" access2="none">
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_807eda40c7caf8f83a250e426b4b7ab1"/>
</rt>
<Stmt>

</Stmt>
</p>
</m>
<m name="PostISelFolding" id="0a8f9d21b43518dea04c3a3cfc39569f_cf540d272dcf2bed33cd2ff21c271eb5" file="7" linestart="72" lineend="72" access="private">
<fpt const="true" proto="llvm::SDNode *">
<pt>
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_3759b9bd1ce1cac3724a4522e9a171a5"/>
</rt>
</pt>
</fpt>
<p name="N" proto="llvm::MachineSDNode *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_360b30a73747f52e521b80aaa063655c"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="DAG" proto="llvm::SelectionDAG &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_31cb548337e3cbfc72b6576d86e80fa8"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="operator=" id="0a8f9d21b43518dea04c3a3cfc39569f_d90a2df4e4396b8823616db1f6eb3731" file="7" linestart="24" implicit="true" operator="true" access="public" inline="true" isdef="true">
<fpt proto="llvm::R600TargetLowering &amp;">
<lrf>
<rt>
<cr id="0a8f9d21b43518dea04c3a3cfc39569f_1c5ba26c3743928f99faca90b3d8cfad"/>
</rt>
</lrf>
</fpt>
<p name="" proto="const llvm::R600TargetLowering &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="0a8f9d21b43518dea04c3a3cfc39569f_1c5ba26c3743928f99faca90b3d8cfad"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<d name="~R600TargetLowering" id="0a8f9d21b43518dea04c3a3cfc39569f_db9c60706335aa27fcff1e250c59f85b" file="7" linestart="24" lineend="24" implicit="true" access="public" inline="true">
<fpt proto="void">
<bt name="void"/>
<exception_specifiers nothrow="true"/>
</fpt>
</d>
</cr>
</ns>
<Comments>
<c f="8" b="1" e="1"/>
<c f="8" b="2" e="2"/>
<c f="8" b="3" e="3"/>
<c f="8" b="4" e="4"/>
<c f="8" b="5" e="5"/>
<c f="8" b="6" e="6"/>
<c f="8" b="7" e="7"/>
<c f="8" b="8" e="8"/>
<c f="8" b="9" e="9"/>
<c f="8" b="10" e="10"/>
<c f="8" b="11" e="11"/>
<c f="8" b="12" e="12"/>
<c f="8" b="13" e="13"/>
<c f="8" b="15" e="13"/>
<c f="8" b="65" e="65"/>
<c f="8" b="66" e="65"/>
<c f="8" b="69" e="69"/>
<c f="8" b="71" e="69"/>
</Comments>
<Macros/>
<ns name="llvm" id="618d3c3857d2cc2ad610b80ec9b48043_544dadc8774ac7e8cdf9804c9bca3e1f" file="8" linestart="25" lineend="69" original="">
<cr namespace="llvm" access="none" depth="2" kind="class" name="AMDGPUTargetMachine" id="618d3c3857d2cc2ad610b80ec9b48043_ce37f0d8df989b88fee1f77ad0d2af64" file="8" linestart="27" lineend="67" previous="4aa57132a070f5f95fc9e8d80588fd61_ce37f0d8df989b88fee1f77ad0d2af64">
<base access="public">
<rt>
<cr id="d4e05c6b0f4f04a6e13045c31301b1c4_a2676594cf4cbfcfe356f9f1ec58c18c"/>
</rt>
</base>
<cr access="public" kind="class" name="AMDGPUTargetMachine" id="618d3c3857d2cc2ad610b80ec9b48043_b26a17e77fdc8a74afb54d400b175b37" file="8" linestart="27" lineend="27"/>
<fl name="Subtarget" id="618d3c3857d2cc2ad610b80ec9b48043_f3d46c61144899a2e3cacb15443e2239" file="8" linestart="29" lineend="29" access="private" proto="llvm::AMDGPUSubtarget">
<rt>
<cr id="1fa1199557e4f7988cadb59401364979_ccee921ff17fb86771cc7950ec66d7db"/>
</rt>
</fl>
<fl name="Layout" id="618d3c3857d2cc2ad610b80ec9b48043_e4999a44927e701f8002e1b5f219e314" file="8" linestart="30" lineend="30" const="true" access="private" proto="const llvm::DataLayout">
<QualType const="true">
<rt>
<cr id="d0eb770fe05b0b7f21e7d18e79d5985f_b89f043699d7a57eed268c0ce0bbc6b8"/>
</rt>
</QualType>
</fl>
<fl name="FrameLowering" id="618d3c3857d2cc2ad610b80ec9b48043_d7afc1e2c11bf353d8f50c2cbb3ea1eb" file="8" linestart="31" lineend="31" access="private" proto="llvm::AMDGPUFrameLowering">
<rt>
<cr id="ce35e1cce7a628ae5a8d5e9d13211b49_3fde36b7c1e8565c811c55b36b4dbaad"/>
</rt>
</fl>
<fl name="IntrinsicInfo" id="618d3c3857d2cc2ad610b80ec9b48043_ccd1b433cc643de03f73a706d5dbbf14" file="8" linestart="32" lineend="32" access="private" proto="llvm::AMDGPUIntrinsicInfo">
<rt>
<cr id="9dbeabe9798146f462c7969919ad08ca_f32f88a864b89ff0ee53edd4e0eff744"/>
</rt>
</fl>
<fl name="TLInfo" id="618d3c3857d2cc2ad610b80ec9b48043_4e1a4654fa80f79db2e69fc4ac0fdd1e" file="8" linestart="33" lineend="33" access="private" proto="std::unique_ptr&lt;AMDGPUTargetLowering&gt;">
<ety>
<tss>
<templatebase id="32ee2f37450bb59c9285f016557f98ab_1e604289ea34d6bd69454849772d0a37"/>
<template_arguments>
<rt>
<cr id="cbd945cf16efa7ce0308245925076d97_c6b6eb1c43fb6ac0addf05fc251c9489"/>
</rt>
</template_arguments>
</tss>
</ety>
</fl>
<fl name="InstrItins" id="618d3c3857d2cc2ad610b80ec9b48043_1085f2d94d185bddf95170c8c0a39263" file="8" linestart="34" lineend="34" isPtr="true" isLiteral="true" access="private" proto="const llvm::InstrItineraryData *">
<pt>
<QualType const="true">
<rt>
<cr id="dcceaabcfcc76c7932ff95ffc6d2e0e7_9cdec5bb75193864eb7a85a279c047c5"/>
</rt>
</QualType>
</pt>
</fl>
<Decl access="public"/>
<c name="AMDGPUTargetMachine" id="618d3c3857d2cc2ad610b80ec9b48043_993d9ab919fc9f6bff65d7eae21f3461" file="8" linestart="37" lineend="39" access="public">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="T" proto="const llvm::Target &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="24b645364dfef939b676955407994880_85d396bdb7770902808a18c6f2b3bb61"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="TT" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="FS" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="CPU" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="Options" proto="llvm::TargetOptions" access2="none">
<rt>
<cr id="90be8e8d40a2658b28379a2513e61bc6_c7abc4c8f94cf89300b8768e60fb46b5"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="RM" proto="Reloc::Model" isLiteral="true" access2="none">
<ety>
<et>
<e id="45c615104112f38418593d19b274cd4b_a2b6b8f0ba69f43cee919492ae0b7119"/>
</et>
</ety>
<Stmt>

</Stmt>
</p>
<p name="CM" proto="CodeModel::Model" isLiteral="true" access2="none">
<ety>
<et>
<e id="45c615104112f38418593d19b274cd4b_ac9e84aea24165865cd2c8840f9c428a"/>
</et>
</ety>
<Stmt>

</Stmt>
</p>
<p name="OL" proto="CodeGenOpt::Level" isLiteral="true" access2="none">
<ety>
<et>
<e id="45c615104112f38418593d19b274cd4b_0b0f3000a15bf2f9868b7887fbc0ad22"/>
</et>
</ety>
<Stmt>

</Stmt>
</p>
</c>
<d name="~AMDGPUTargetMachine" id="618d3c3857d2cc2ad610b80ec9b48043_69c222cf7bbfce746595456f475cd5f0" file="8" linestart="40" lineend="40" access="public">
<fpt proto="void">
<bt name="void"/>
<exception_specifiers nothrow="true"/>
</fpt>
</d>
<m name="getFrameLowering" id="618d3c3857d2cc2ad610b80ec9b48043_1caf26f32291c40016551d49af29df9c" file="8" linestart="41" lineend="43" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="const llvm::AMDGPUFrameLowering *">
<pt>
<QualType const="true">
<rt>
<cr id="ce35e1cce7a628ae5a8d5e9d13211b49_3fde36b7c1e8565c811c55b36b4dbaad"/>
</rt>
</QualType>
</pt>
</fpt>
<Stmt>
<u lb="41" cb="64" le="43" ce="3">
<rx lb="42" cb="5" le="42" ce="13" pvirg="true">
<uo lb="42" cb="12" le="42" ce="13" kind="&amp;">
<mex lb="42" cb="13" kind="lvalue" id="618d3c3857d2cc2ad610b80ec9b48043_d7afc1e2c11bf353d8f50c2cbb3ea1eb" nm="FrameLowering" arrow="1">
<n19 lb="42" cb="13"/>
</mex>
</uo>
</rx>
</u>

</Stmt>
</m>
<m name="getIntrinsicInfo" id="618d3c3857d2cc2ad610b80ec9b48043_e5f2f81430b7249f7179d93e88096d4c" file="8" linestart="44" lineend="46" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="const llvm::AMDGPUIntrinsicInfo *">
<pt>
<QualType const="true">
<rt>
<cr id="9dbeabe9798146f462c7969919ad08ca_f32f88a864b89ff0ee53edd4e0eff744"/>
</rt>
</QualType>
</pt>
</fpt>
<Stmt>
<u lb="44" cb="64" le="46" ce="3">
<rx lb="45" cb="5" le="45" ce="13" pvirg="true">
<uo lb="45" cb="12" le="45" ce="13" kind="&amp;">
<mex lb="45" cb="13" kind="lvalue" id="618d3c3857d2cc2ad610b80ec9b48043_ccd1b433cc643de03f73a706d5dbbf14" nm="IntrinsicInfo" arrow="1">
<n19 lb="45" cb="13"/>
</mex>
</uo>
</rx>
</u>

</Stmt>
</m>
<m name="getInstrInfo" id="618d3c3857d2cc2ad610b80ec9b48043_074cedae9e3ea1311aca4c1396972e0a" file="8" linestart="47" lineend="49" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="const llvm::AMDGPUInstrInfo *">
<pt>
<QualType const="true">
<rt>
<cr id="94021f4eb3db4bb5e433d342e7530945_042d8f4bdaebce19fa1c25343be9bd28"/>
</rt>
</QualType>
</pt>
</fpt>
<Stmt>
<u lb="47" cb="56" le="49" ce="3">
<rx lb="48" cb="5" le="48" ce="45" pvirg="true">
<mce lb="48" cb="12" le="48" ce="45" nbparm="0" id="1fa1199557e4f7988cadb59401364979_65a631831d4db45f47d57cd8910f1515">
<exp pvirg="true"/>
<mex lb="48" cb="12" le="48" ce="32" id="1fa1199557e4f7988cadb59401364979_65a631831d4db45f47d57cd8910f1515" nm="getInstrInfo" arrow="1">
<mce lb="48" cb="12" le="48" ce="29" nbparm="0" id="618d3c3857d2cc2ad610b80ec9b48043_e90758b3d3e04cbe126224d8395d78ae">
<exp pvirg="true"/>
<mex lb="48" cb="12" id="618d3c3857d2cc2ad610b80ec9b48043_e90758b3d3e04cbe126224d8395d78ae" nm="getSubtargetImpl" arrow="1">
<n19 lb="48" cb="12"/>
</mex>
</mce>
</mex>
</mce>
</rx>
</u>

</Stmt>
</m>
<m name="getSubtargetImpl" id="618d3c3857d2cc2ad610b80ec9b48043_e90758b3d3e04cbe126224d8395d78ae" file="8" linestart="50" lineend="52" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="const llvm::AMDGPUSubtarget *">
<pt>
<QualType const="true">
<rt>
<cr id="1fa1199557e4f7988cadb59401364979_ccee921ff17fb86771cc7950ec66d7db"/>
</rt>
</QualType>
</pt>
</fpt>
<Stmt>
<u lb="50" cb="60" le="52" ce="3">
<rx lb="51" cb="5" le="51" ce="13" pvirg="true">
<uo lb="51" cb="12" le="51" ce="13" kind="&amp;">
<mex lb="51" cb="13" kind="lvalue" id="618d3c3857d2cc2ad610b80ec9b48043_f3d46c61144899a2e3cacb15443e2239" nm="Subtarget" arrow="1">
<n19 lb="51" cb="13"/>
</mex>
</uo>
</rx>
</u>

</Stmt>
</m>
<m name="getRegisterInfo" id="618d3c3857d2cc2ad610b80ec9b48043_9bd7dba07e7a720375f31345fdbe30e6" file="8" linestart="53" lineend="55" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="const llvm::AMDGPURegisterInfo *">
<pt>
<QualType const="true">
<rt>
<cr id="7ebe28b077af0dc3580f965a9216fd3f_e0372a749c66eaa3f4c2fdb005c00025"/>
</rt>
</QualType>
</pt>
</fpt>
<Stmt>
<u lb="53" cb="62" le="55" ce="3">
<rx lb="54" cb="5" le="54" ce="45" pvirg="true">
<uo lb="54" cb="12" le="54" ce="45" kind="&amp;">
<mce lb="54" cb="13" le="54" ce="45" nbparm="0" id="94021f4eb3db4bb5e433d342e7530945_29213c32028865acaedd9f0ce14bc7a5">
<exp pvirg="true"/>
<mex lb="54" cb="13" le="54" ce="29" id="94021f4eb3db4bb5e433d342e7530945_29213c32028865acaedd9f0ce14bc7a5" nm="getRegisterInfo" arrow="1">
<mce lb="54" cb="13" le="54" ce="26" nbparm="0" id="618d3c3857d2cc2ad610b80ec9b48043_074cedae9e3ea1311aca4c1396972e0a">
<exp pvirg="true"/>
<mex lb="54" cb="13" id="618d3c3857d2cc2ad610b80ec9b48043_074cedae9e3ea1311aca4c1396972e0a" nm="getInstrInfo" arrow="1">
<n19 lb="54" cb="13"/>
</mex>
</mce>
</mex>
</mce>
</uo>
</rx>
</u>

</Stmt>
</m>
<m name="getTargetLowering" id="618d3c3857d2cc2ad610b80ec9b48043_2e00f3f4e268ee6e6b829b9283743a48" file="8" linestart="56" lineend="58" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="llvm::AMDGPUTargetLowering *">
<pt>
<rt>
<cr id="cbd945cf16efa7ce0308245925076d97_c6b6eb1c43fb6ac0addf05fc251c9489"/>
</rt>
</pt>
</fpt>
<Stmt>
<u lb="56" cb="60" le="58" ce="3">
<rx lb="57" cb="5" le="57" ce="23" pvirg="true">
<mce lb="57" cb="12" le="57" ce="23" nbparm="0" id="32ee2f37450bb59c9285f016557f98ab_1c72fda99247adbfd5591f41bf331f01">
<exp pvirg="true"/>
<mex lb="57" cb="12" le="57" ce="19" id="32ee2f37450bb59c9285f016557f98ab_1c72fda99247adbfd5591f41bf331f01" nm="get" point="1">
<mex lb="57" cb="12" kind="lvalue" id="618d3c3857d2cc2ad610b80ec9b48043_4e1a4654fa80f79db2e69fc4ac0fdd1e" nm="TLInfo" arrow="1">
<n19 lb="57" cb="12"/>
</mex>
</mex>
</mce>
</rx>
</u>

</Stmt>
</m>
<m name="getInstrItineraryData" id="618d3c3857d2cc2ad610b80ec9b48043_b699ce6d8985f0d6694b0ff590338bcc" file="8" linestart="59" lineend="61" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="const llvm::InstrItineraryData *">
<pt>
<QualType const="true">
<rt>
<cr id="dcceaabcfcc76c7932ff95ffc6d2e0e7_9cdec5bb75193864eb7a85a279c047c5"/>
</rt>
</QualType>
</pt>
</fpt>
<Stmt>
<u lb="59" cb="68" le="61" ce="3">
<rx lb="60" cb="5" le="60" ce="12" pvirg="true">
<n32 lb="60" cb="12">
<mex lb="60" cb="12" kind="lvalue" id="618d3c3857d2cc2ad610b80ec9b48043_1085f2d94d185bddf95170c8c0a39263" nm="InstrItins" arrow="1">
<n19 lb="60" cb="12"/>
</mex>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="getDataLayout" id="618d3c3857d2cc2ad610b80ec9b48043_139974a55e16fc83548e6bd77620e7b2" file="8" linestart="62" lineend="62" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="const llvm::DataLayout *">
<pt>
<QualType const="true">
<rt>
<cr id="d0eb770fe05b0b7f21e7d18e79d5985f_b89f043699d7a57eed268c0ce0bbc6b8"/>
</rt>
</QualType>
</pt>
</fpt>
<Stmt>
<u lb="62" cb="52" le="62" ce="70">
<rx lb="62" cb="54" le="62" ce="62" pvirg="true">
<uo lb="62" cb="61" le="62" ce="62" kind="&amp;">
<mex lb="62" cb="62" kind="lvalue" id="618d3c3857d2cc2ad610b80ec9b48043_e4999a44927e701f8002e1b5f219e314" nm="Layout" arrow="1">
<n19 lb="62" cb="62"/>
</mex>
</uo>
</rx>
</u>

</Stmt>
</m>
<m name="createPassConfig" id="618d3c3857d2cc2ad610b80ec9b48043_d2e42228da7b6ce1013be073b0baba35" file="8" linestart="63" lineend="63" access="public">
<fpt proto="llvm::TargetPassConfig *">
<pt>
<rt>
<cr id="d4e05c6b0f4f04a6e13045c31301b1c4_1896f83f0aef86cb67314b1aa552ce68"/>
</rt>
</pt>
</fpt>
<p name="PM" proto="llvm::legacy::PassManagerBase &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="d4e05c6b0f4f04a6e13045c31301b1c4_f6085c1ea0cb98e4e5251dd6d8aa0ae8"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="addAnalysisPasses" id="618d3c3857d2cc2ad610b80ec9b48043_9aa4b2ea42e9a5cfc53a795a8479366e" file="8" linestart="66" lineend="66" access="public">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="PM" proto="llvm::legacy::PassManagerBase &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="d4e05c6b0f4f04a6e13045c31301b1c4_f6085c1ea0cb98e4e5251dd6d8aa0ae8"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="operator=" id="618d3c3857d2cc2ad610b80ec9b48043_a6d850f7325e7fbe2d5b9b35063ec95a" file="8" linestart="27" implicit="true" operator="true" access="public" inline="true" isdef="true">
<fpt proto="llvm::AMDGPUTargetMachine &amp;">
<lrf>
<rt>
<cr id="618d3c3857d2cc2ad610b80ec9b48043_ce37f0d8df989b88fee1f77ad0d2af64"/>
</rt>
</lrf>
</fpt>
<p name="" proto="const llvm::AMDGPUTargetMachine &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="618d3c3857d2cc2ad610b80ec9b48043_ce37f0d8df989b88fee1f77ad0d2af64"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
</cr>
</ns>
<Comments>
<c f="9" b="1" e="1"/>
<c f="9" b="2" e="2"/>
<c f="9" b="3" e="3"/>
<c f="9" b="4" e="4"/>
<c f="9" b="5" e="5"/>
<c f="9" b="6" e="6"/>
<c f="9" b="7" e="7"/>
<c f="9" b="8" e="8"/>
<c f="9" b="9" e="9"/>
<c f="9" b="10" e="10"/>
<c f="9" b="11" e="11"/>
<c f="9" b="12" e="12"/>
<c f="9" b="13" e="13"/>
<c f="9" b="16" e="13"/>
<c f="9" b="120" e="120"/>
<c f="9" b="121" e="121"/>
<c f="9" b="122" e="122"/>
<c f="9" b="123" e="123"/>
<c f="9" b="124" e="124"/>
<c f="9" b="125" e="124"/>
<c f="9" b="128" e="128"/>
<c f="9" b="129" e="129"/>
<c f="9" b="130" e="129"/>
<c f="9" b="132" e="132"/>
<c f="9" b="133" e="133"/>
<c f="9" b="134" e="134"/>
<c f="9" b="135" e="135"/>
<c f="9" b="136" e="136"/>
<c f="9" b="137" e="137"/>
<c f="9" b="138" e="138"/>
<c f="9" b="139" e="139"/>
<c f="9" b="140" e="140"/>
<c f="9" b="141" e="140"/>
<c f="9" b="143" e="143"/>
<c f="9" b="144" e="144"/>
<c f="9" b="145" e="144"/>
<c f="9" b="149" e="149"/>
<c f="9" b="150" e="150"/>
<c f="9" b="151" e="151"/>
<c f="9" b="152" e="151"/>
<c f="9" b="178" e="178"/>
<c f="9" b="179" e="179"/>
<c f="9" b="180" e="179"/>
<c f="9" b="195" e="195"/>
<c f="9" b="197" e="195"/>
<c f="9" b="197" e="197"/>
<c f="9" b="199" e="197"/>
<c f="9" b="201" e="201"/>
<c f="9" b="202" e="201"/>
</Comments>
<Macros/>
<ns name="llvm" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_544dadc8774ac7e8cdf9804c9bca3e1f" file="9" linestart="22" lineend="197" original="">
<cr namespace="llvm" access="none" depth="1" kind="class" name="SIInstrInfo" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_48abf3ea839e85ee627794db122cfa9b" file="9" linestart="24" lineend="182">
<base access="public">
<rt>
<cr id="94021f4eb3db4bb5e433d342e7530945_042d8f4bdaebce19fa1c25343be9bd28"/>
</rt>
</base>
<cr access="public" kind="class" name="SIInstrInfo" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_3c663ff009d4fb91cd10cc26485e7a7e" file="9" linestart="24" lineend="24"/>
<Decl access="private"/>
<fl name="RI" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_3355e0bc3e2fcca1509f58d662f04538" file="9" linestart="26" lineend="26" const="true" access="private" proto="const llvm::SIRegisterInfo">
<QualType const="true">
<rt>
<cr id="f31ad7092663cd7d2caa5ab6984b3ce4_a2b0589ab9b05d2838eed812420b1716"/>
</rt>
</QualType>
</fl>
<m name="buildExtractSubReg" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_5fb5a687cd86b7fc42ed24c45f53c0f9" file="9" linestart="28" lineend="33" access="private">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MI" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="MRI" proto="llvm::MachineRegisterInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_a0d7fc88e3b2a6a7c0a857dd0e66c59b"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="SuperReg" proto="llvm::MachineOperand &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="SuperRC" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="SubIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="SubRC" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="buildExtractSubRegOrImm" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_ba52d79fc7d292da7b81cd1759198571" file="9" linestart="34" lineend="39" access="private">
<fpt const="true" proto="llvm::MachineOperand">
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</fpt>
<p name="MI" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="MRI" proto="llvm::MachineRegisterInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_a0d7fc88e3b2a6a7c0a857dd0e66c59b"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="SuperReg" proto="llvm::MachineOperand &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="SuperRC" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="SubIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="SubRC" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="split64BitImm" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_49c429eac1c08b7d16a806ece7667d1e" file="9" linestart="41" lineend="45" access="private">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="Worklist" proto="SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="9e05b9b4de196b39d65ee2f40ed8c864_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MI" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="MRI" proto="llvm::MachineRegisterInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_a0d7fc88e3b2a6a7c0a857dd0e66c59b"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="RC" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Op" proto="const llvm::MachineOperand &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="splitScalar64BitUnaryOp" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_dab9cbcc920babdcc8eed368fd98483f" file="9" linestart="47" lineend="48" access="private">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="Worklist" proto="SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="9e05b9b4de196b39d65ee2f40ed8c864_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Inst" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Opcode" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="splitScalar64BitBinaryOp" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_eb8eac63fce1e8ea2175a401af8b756d" file="9" linestart="50" lineend="51" access="private">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="Worklist" proto="SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="9e05b9b4de196b39d65ee2f40ed8c864_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Inst" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Opcode" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="splitScalar64BitBCNT" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_3201a26cb147d2a8cd75b83810950cfc" file="9" linestart="53" lineend="54" access="private">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="Worklist" proto="SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="9e05b9b4de196b39d65ee2f40ed8c864_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Inst" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="addDescImplicitUseDef" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_18e0bdf66ca624cc08420299c679de5e" file="9" linestart="56" lineend="56" access="private">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="Desc" proto="const llvm::MCInstrDesc &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="4a2ff077d443c99e1182a35779fbc93e_909e0cc90563445957ef8449584561cd"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<Decl access="public"/>
<c name="SIInstrInfo" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_058aa86f708f23fb474a5a55e21ddc89" file="9" linestart="59" lineend="59" explicit="true" access="public">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="st" proto="const llvm::AMDGPUSubtarget &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="1fa1199557e4f7988cadb59401364979_ccee921ff17fb86771cc7950ec66d7db"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</c>
<m name="getRegisterInfo" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_7f62fe59e883b920cd0c2a32c891b114" file="9" linestart="61" lineend="63" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="const llvm::SIRegisterInfo &amp;">
<lrf>
<QualType const="true">
<rt>
<cr id="f31ad7092663cd7d2caa5ab6984b3ce4_a2b0589ab9b05d2838eed812420b1716"/>
</rt>
</QualType>
</lrf>
</fpt>
<Stmt>
<u lb="61" cb="58" le="63" ce="3">
<rx lb="62" cb="5" le="62" ce="12" pvirg="true">
<mex lb="62" cb="12" kind="lvalue" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_3355e0bc3e2fcca1509f58d662f04538" nm="RI" arrow="1">
<n19 lb="62" cb="12"/>
</mex>
</rx>
</u>

</Stmt>
</m>
<m name="copyPhysReg" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_781245200fb0918a55ca862c776c8926" file="9" linestart="65" lineend="68" access="public">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MI" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="DL" proto="llvm::DebugLoc" access2="none">
<rt>
<cr id="6ca53e77501a21bf88631b761a2f74a6_fe60359165b1d6b25b6efa2b3701b70d"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="DestReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="SrcReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="KillSrc" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="storeRegToStackSlot" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_c236ea2e89e80516317873cf113153af" file="9" linestart="70" lineend="74" access="public">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MI" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="SrcReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="isKill" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
<p name="FrameIndex" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
<p name="RC" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="TRI" proto="const llvm::TargetRegisterInfo *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_2fd18b2e9f937d163d967e6f778ba659"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="loadRegFromStackSlot" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_9fcdfafb27e9ff48dcada31120362dfe" file="9" linestart="76" lineend="80" access="public">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MI" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="DestReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="FrameIndex" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
<p name="RC" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="TRI" proto="const llvm::TargetRegisterInfo *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_2fd18b2e9f937d163d967e6f778ba659"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="expandPostRAPseudo" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_839b52801304b7fce030b3cc43548555" file="9" linestart="82" lineend="82" virtual="true" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
</m>
<m name="commuteOpcode" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_d9513ec5568fe5e8dd360ba7bda7a4a9" file="9" linestart="84" lineend="84" access="public">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="Opcode" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="commuteInstruction" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_2058b836253c42500f541de6080e52a3" file="9" linestart="86" lineend="87" access="public">
<fpt const="true" proto="llvm::MachineInstr *">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
</fpt>
<p name="MI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="NewMI" proto="bool" isLiteral="true" isPrimitive="true" init="true" access2="none">
<bt name="bool"/>
<Stmt>
<n9 lb="87" cb="47"/>

</Stmt>
</p>
</m>
<m name="isTriviallyReMaterializable" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_28475849556dfd2ace2a1f53d545b8c5" file="9" linestart="89" lineend="90" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="AA" proto="llvm::AliasAnalysis *" isPtr="true" isLiteral="true" init="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_4fce99524b064be746e8a0c18919e8ca"/>
</rt>
</pt>
<Stmt>
<n32 lb="90" cb="56">
<n16 lb="90" cb="56">
<exp pvirg="true"/>
</n16>
</n32>

</Stmt>
</p>
</m>
<m name="buildMovInstr" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_eb21f24ee070fa449bc940ae33f485b1" file="9" linestart="92" lineend="94" access="public">
<fpt const="true" proto="llvm::MachineInstr *">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="I" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="DstReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="SrcReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="isMov" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_486254720c790ddce6af90e7da4100b3" file="9" linestart="95" lineend="95" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="Opcode" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="isSafeToMoveRegClassDefs" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_3a358858a276b1f6e4c3dcb4e3c5993e" file="9" linestart="97" lineend="97" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="RC" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="isDS" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_9daa0d88ebbbb08817042c9bec80a3fa" file="9" linestart="98" lineend="98" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="Opcode" proto="uint16_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned short"/>
</Tdef>
<Stmt>

</Stmt>
</p>
</m>
<m name="isMIMG" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_2fa7bc69249ff116928c0a771174c57e" file="9" linestart="99" lineend="99" access="public">
<fpt const="true" proto="int">
<bt name="int"/>
</fpt>
<p name="Opcode" proto="uint16_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned short"/>
</Tdef>
<Stmt>

</Stmt>
</p>
</m>
<m name="isSMRD" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_5046ca26af564a02eb49e83b60fc3b67" file="9" linestart="100" lineend="100" access="public">
<fpt const="true" proto="int">
<bt name="int"/>
</fpt>
<p name="Opcode" proto="uint16_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned short"/>
</Tdef>
<Stmt>

</Stmt>
</p>
</m>
<m name="isVOP1" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_79943c83724f3e534d41e67f4dd11248" file="9" linestart="101" lineend="101" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="Opcode" proto="uint16_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned short"/>
</Tdef>
<Stmt>

</Stmt>
</p>
</m>
<m name="isVOP2" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_8786083a487d6e81fd6703b669b4b593" file="9" linestart="102" lineend="102" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="Opcode" proto="uint16_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned short"/>
</Tdef>
<Stmt>

</Stmt>
</p>
</m>
<m name="isVOP3" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_ccf8ca5f73bc426c9b6ecdc90d6aa93b" file="9" linestart="103" lineend="103" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="Opcode" proto="uint16_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned short"/>
</Tdef>
<Stmt>

</Stmt>
</p>
</m>
<m name="isVOPC" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_c5c8ac89aaf0681b784ab9b6972271d6" file="9" linestart="104" lineend="104" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="Opcode" proto="uint16_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned short"/>
</Tdef>
<Stmt>

</Stmt>
</p>
</m>
<m name="isInlineConstant" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_bf9c24309d65a8415588b1b5d6d395ca" file="9" linestart="105" lineend="105" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="Imm" proto="const llvm::APInt &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="e95951b9be40a3c73dafff57072950c0_9b5474fd4dcde1d2e4d95b1444066f9c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="isInlineConstant" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_82a8830461b8e46d8c00018c4b591dbf" file="9" linestart="106" lineend="106" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MO" proto="const llvm::MachineOperand &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="isLiteralConstant" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_a83e9e67ca9d8d9ae35f81fb432729c2" file="9" linestart="107" lineend="107" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MO" proto="const llvm::MachineOperand &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="isImmOperandLegal" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_8b55e0fce4dfc0a6dcb2fbbb3336df3b" file="9" linestart="109" lineend="110" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="OpNo" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="MO" proto="const llvm::MachineOperand &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="verifyInstruction" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_9c29bb9941b9941271162321ceaf6a3f" file="9" linestart="112" lineend="113" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="ErrInfo" proto="llvm::StringRef &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="isSALUInstr" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_57d15d583de208e7174fb4a68470c324" file="9" linestart="115" lineend="115" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="getVALUOp" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_2030bf68a96b10057178491d4f9bec5c" file="9" linestart="116" lineend="116" access="public" storage="static">
<fpt proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="isSALUOpSupportedOnVALU" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_e1fefc10309aef94ce72911160362916" file="9" linestart="118" lineend="118" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="getOpRegClass" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_c7a6d88780f0b35c53408513a0bc4b45" file="9" linestart="125" lineend="126" access="public">
<fpt const="true" proto="const llvm::TargetRegisterClass *">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
</fpt>
<p name="MI" proto="const llvm::MachineInstr &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OpNo" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="canReadVGPR" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_dad9fb86dac23fbf4ddf836f9237ac22" file="9" linestart="130" lineend="130" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OpNo" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="legalizeOpWithMove" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_52dcdebf7a279cba2fbc1642b6627f89" file="9" linestart="141" lineend="141" access="public">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="OpIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="legalizeOperands" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_8cd89d7fa63cfcc0a16856494dabe80c" file="9" linestart="145" lineend="145" access="public">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="moveSMRDToVALU" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_9510b2fe8be6159041060acc0a364718" file="9" linestart="147" lineend="147" access="public">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="MRI" proto="llvm::MachineRegisterInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_a0d7fc88e3b2a6a7c0a857dd0e66c59b"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="moveToVALU" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_52671ee8cd4fcc0f5acdc121abad51b3" file="9" linestart="152" lineend="152" access="public">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MI" proto="llvm::MachineInstr &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="calculateIndirectAddress" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_3e6f67c613214991d737712472724d39" file="9" linestart="154" lineend="155" access="public">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="RegIndex" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Channel" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="getIndirectAddrRegClass" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_8910af24d7e579717d57c6cc8223f9ec" file="9" linestart="157" lineend="157" access="public">
<fpt const="true" proto="const llvm::TargetRegisterClass *">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
</fpt>
</m>
<m name="buildIndirectWrite" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_3789e62ec634cb186b68bd985db60295" file="9" linestart="159" lineend="163" access="public">
<fpt const="true" proto="llvm::MachineInstrBuilder">
<rt>
<cr id="94021f4eb3db4bb5e433d342e7530945_1438597d7eaf2dd7c745676415aeb79c"/>
</rt>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="I" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="ValueReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Address" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="OffsetReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="buildIndirectRead" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_7139780841afc2136c227ce61ff05c27" file="9" linestart="165" lineend="169" access="public">
<fpt const="true" proto="llvm::MachineInstrBuilder">
<rt>
<cr id="94021f4eb3db4bb5e433d342e7530945_1438597d7eaf2dd7c745676415aeb79c"/>
</rt>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="I" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="ValueReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Address" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="OffsetReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="reserveIndirectRegisters" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_736f24142e2ad2409e959edbda1abdff" file="9" linestart="170" lineend="171" access="public">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="Reserved" proto="llvm::BitVector &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="091fe7d1a666cfdbd5c5602d9bbe50d9_647e416b8bdb6276d3951506048da0d6"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MF" proto="const llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="LoadM0" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_fe5cddf95ec8132f6c46856460c46b94" file="9" linestart="173" lineend="174" access="public">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MoveRel" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="I" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="SavReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="IndexReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="insertNOPs" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_fc3fae9ac0735cd14e0ec06e08624fe3" file="9" linestart="176" lineend="176" access="public">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MI" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="Count" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="getNamedOperand" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_339f6af821da00adf4aba672e2a9ce35" file="9" linestart="180" lineend="181" access="public">
<fpt const="true" proto="const llvm::MachineOperand *">
<pt>
<QualType const="true">
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</QualType>
</pt>
</fpt>
<p name="MI" proto="const llvm::MachineInstr &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OperandName" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="operator=" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_fa7d7a89399dfe118643a4f445baa317" file="9" linestart="24" implicit="true" operator="true" access="public" inline="true" isdef="true">
<fpt proto="llvm::SIInstrInfo &amp;">
<lrf>
<rt>
<cr id="1bfb29ac01cf7a850d051e5cfbbd3c2c_48abf3ea839e85ee627794db122cfa9b"/>
</rt>
</lrf>
</fpt>
<p name="" proto="const llvm::SIInstrInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="1bfb29ac01cf7a850d051e5cfbbd3c2c_48abf3ea839e85ee627794db122cfa9b"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<d name="~SIInstrInfo" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_dd873dff72b8d07b97c211e18d552a17" file="9" linestart="24" lineend="24" implicit="true" access="public" inline="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
</d>
</cr>
<ns name="AMDGPU" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_2098f21df04119f029e13a7d4e87a797" file="9" linestart="184" lineend="195" original="">
<f namespace="llvm.AMDGPU" name="getVOPe64" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_98b5d31c25d829d21122fd3916f85f13" file="9" linestart="186" lineend="186" access="none">
<fpt proto="int">
<bt name="int"/>
</fpt>
<p name="Opcode" proto="uint16_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned short"/>
</Tdef>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm.AMDGPU" name="getVOPe32" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_1095a68814e330e537c93a1b7a780f05" file="9" linestart="187" lineend="187" access="none">
<fpt proto="int">
<bt name="int"/>
</fpt>
<p name="Opcode" proto="uint16_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned short"/>
</Tdef>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm.AMDGPU" name="getCommuteRev" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_e53b53d626c5d02483d2cfe93f129c36" file="9" linestart="188" lineend="188" access="none">
<fpt proto="int">
<bt name="int"/>
</fpt>
<p name="Opcode" proto="uint16_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned short"/>
</Tdef>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm.AMDGPU" name="getCommuteOrig" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_6ae322a8449be730289e16895223558d" file="9" linestart="189" lineend="189" access="none">
<fpt proto="int">
<bt name="int"/>
</fpt>
<p name="Opcode" proto="uint16_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned short"/>
</Tdef>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm.AMDGPU" name="getMCOpcode" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_4604deac01d47afe7927bb9a29264f78" file="9" linestart="190" lineend="190" access="none">
<fpt proto="int">
<bt name="int"/>
</fpt>
<p name="Opcode" proto="uint16_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned short"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<p name="Gen" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</f>
<v namespace="llvm.AMDGPU" name="RSRC_DATA_FORMAT" proto="const uint64_t" const="true" isLiteral="true" isPrimitive="true" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_ddcdcc339f12119f85849b596ed45245" file="9" linestart="192" lineend="192" init="true" access2="none">
<QualType const="true">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
</QualType>
<Stmt>
<n32 lb="192" cb="37">
<n45 lb="192" cb="37">
<flit/>
</n45>
</n32>

</Stmt>
</v>
<v namespace="llvm.AMDGPU" name="RSRC_TID_ENABLE" proto="const uint64_t" const="true" isLiteral="true" isPrimitive="true" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_04f875226cbc7f306150be632c658359" file="9" linestart="193" lineend="193" init="true" access2="none">
<QualType const="true">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
</QualType>
<Stmt>
<n32 lb="193" cb="36" le="193" ce="43">
<xop lb="193" cb="36" le="193" ce="43" kind="&lt;&lt;">
<n45 lb="193" cb="36">
<flit/>
</n45>
<n45 lb="193" cb="43">
<flit/>
</n45>
</xop>
</n32>

</Stmt>
</v>
</ns>
</ns>
<ns name="SIInstrFlags" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_414277fbcd2092932047daaa555b3ba1" file="9" linestart="199" lineend="206">
<e namespace="SIInstrFlags" access="none" name="Flags" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_6bda830dcac6fa0d727b47d39e4819b8" file="9" linestart="200" lineend="205" fixed="true">
<promotion_type>
<bt name="int"/>
</promotion_type>
<integer_type>
<bt name="int"/>
</integer_type>
<ec name="VM_CNT" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_21ae567b49c8de7595be9596f80bba22" file="9" linestart="202" lineend="202">
<et>
<e id="1bfb29ac01cf7a850d051e5cfbbd3c2c_6bda830dcac6fa0d727b47d39e4819b8"/>
</et>
<Stmt>
<xop lb="202" cb="14" le="202" ce="19" kind="&lt;&lt;">
<n45 lb="202" cb="14"/>
<n45 lb="202" cb="19"/>
</xop>

</Stmt>
</ec>
<ec name="EXP_CNT" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_3552622312877f120349e40a190ae413" file="9" linestart="203" lineend="203">
<et>
<e id="1bfb29ac01cf7a850d051e5cfbbd3c2c_6bda830dcac6fa0d727b47d39e4819b8"/>
</et>
<Stmt>
<xop lb="203" cb="15" le="203" ce="20" kind="&lt;&lt;">
<n45 lb="203" cb="15"/>
<n45 lb="203" cb="20"/>
</xop>

</Stmt>
</ec>
<ec name="LGKM_CNT" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_5f8a905da38dfc226ae8284d2712c6e0" file="9" linestart="204" lineend="204">
<et>
<e id="1bfb29ac01cf7a850d051e5cfbbd3c2c_6bda830dcac6fa0d727b47d39e4819b8"/>
</et>
<Stmt>
<xop lb="204" cb="16" le="204" ce="21" kind="&lt;&lt;">
<n45 lb="204" cb="16"/>
<n45 lb="204" cb="21">
<flit/>
</n45>
</xop>

</Stmt>
</ec>
</e>
</ns>
<NamedDecl name="&lt;using-directive&gt;" id="d86c08587c57c293ad7e787a0d8e0604_6728b6b0f829183eb7bbd3d3d987c87d" file="1" linestart="36" lineend="36"/>
<c name="AMDGPUMCInstLower" id="d86c08587c57c293ad7e787a0d8e0604_7fd686de94a6336e841507370c52877d" file="1" linestart="38" lineend="40" previous="148e445455a402e51ee8cb42d41d6fa3_7fd686de94a6336e841507370c52877d" access="public" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="ctx" proto="llvm::MCContext &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0521a692a6291d3af05cf9d97c086513_66d5a04d181dc2d379aee3c1da9a8316"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="st" proto="const llvm::AMDGPUSubtarget &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="1fa1199557e4f7988cadb59401364979_ccee921ff17fb86771cc7950ec66d7db"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<initlist id="148e445455a402e51ee8cb42d41d6fa3_f1616996a0f8cf8e232d8f5a0245efe8">
<Stmt>
<drx lb="39" cb="7" kind="lvalue" nm="ctx"/>

</Stmt>
</initlist>
<initlist id="148e445455a402e51ee8cb42d41d6fa3_81b0d5afb9a9e733dd1e26bee3d4f301">
<Stmt>
<drx lb="39" cb="16" kind="lvalue" nm="st"/>

</Stmt>
</initlist>
<Stmt>
<u lb="40" cb="1" le="40" ce="3"/>

</Stmt>
</c>
<m name="AMDGPUSubtargetToSISubtarget" id="d86c08587c57c293ad7e787a0d8e0604_7af6cdb6c291776b3dfe430c9d568b5b" file="1" linestart="42" lineend="45" previous="148e445455a402e51ee8cb42d41d6fa3_7af6cdb6c291776b3dfe430c9d568b5b" access="private" hasbody="true" isdef="true">
<fpt const="true" proto="enum AMDGPUMCInstLower::SISubtarget">
<ety>
<et>
<e id="148e445455a402e51ee8cb42d41d6fa3_3fabee6c9b28b08de384d20faaafd772"/>
</et>
</ety>
</fpt>
<p name="" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="43" cb="65" le="45" ce="1">
<rx lb="44" cb="3" le="44" ce="29" pvirg="true">
<drx lb="44" cb="10" le="44" ce="29" id="148e445455a402e51ee8cb42d41d6fa3_8d8c34d365992972d06141e331adb0e6" nm="SI"/>
</rx>
</u>

</Stmt>
</m>
<m name="getMCOpcode" id="d86c08587c57c293ad7e787a0d8e0604_d072f5daff37b2503e0d8045dec4c981" file="1" linestart="47" lineend="55" previous="148e445455a402e51ee8cb42d41d6fa3_d072f5daff37b2503e0d8045dec4c981" access="private" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MIOpcode" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="47" cb="66" le="55" ce="1">
<dst lb="49" cb="3" le="50" ce="80">
<exp pvirg="true"/>
<Var nm="MCOpcode" value="true">
<bt name="int"/>
<ce lb="49" cb="18" le="50" ce="79" nbparm="2" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_4604deac01d47afe7927bb9a29264f78">
<exp pvirg="true"/>
<n32 lb="49" cb="18" le="49" ce="26">
<drx lb="49" cb="18" le="49" ce="26" kind="lvalue" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_4604deac01d47afe7927bb9a29264f78" nm="getMCOpcode"/>
</n32>
<n32 lb="49" cb="38">
<n32 lb="49" cb="38">
<drx lb="49" cb="38" kind="lvalue" nm="MIOpcode"/>
</n32>
</n32>
<n32 lb="50" cb="31" le="50" ce="78">
<mce lb="50" cb="31" le="50" ce="78" nbparm="1" id="148e445455a402e51ee8cb42d41d6fa3_7af6cdb6c291776b3dfe430c9d568b5b">
<exp pvirg="true"/>
<mex lb="50" cb="31" id="148e445455a402e51ee8cb42d41d6fa3_7af6cdb6c291776b3dfe430c9d568b5b" nm="AMDGPUSubtargetToSISubtarget" arrow="1">
<n19 lb="50" cb="31"/>
</mex>
<n32 lb="50" cb="60" le="50" ce="77">
<mce lb="50" cb="60" le="50" ce="77" nbparm="0" id="1fa1199557e4f7988cadb59401364979_c4b45e2781a0b3ced0da01c739d1efd5">
<exp pvirg="true"/>
<mex lb="50" cb="60" le="50" ce="63" id="1fa1199557e4f7988cadb59401364979_c4b45e2781a0b3ced0da01c739d1efd5" nm="getGeneration" point="1">
<mex lb="50" cb="60" kind="lvalue" id="148e445455a402e51ee8cb42d41d6fa3_81b0d5afb9a9e733dd1e26bee3d4f301" nm="ST" arrow="1">
<n19 lb="50" cb="60"/>
</mex>
</mex>
</mce>
</n32>
</mce>
</n32>
</ce>
</Var>
</dst>
<if lb="51" cb="3" le="52" ce="16">
<xop lb="51" cb="7" le="51" ce="20" kind="==">
<n32 lb="51" cb="7">
<drx lb="51" cb="7" kind="lvalue" nm="MCOpcode"/>
</n32>
<uo lb="51" cb="19" le="51" ce="20" kind="-">
<n45 lb="51" cb="20">
<flit/>
</n45>
</uo>
</xop>
<xop lb="52" cb="5" le="52" ce="16" kind="=">
<drx lb="52" cb="5" kind="lvalue" nm="MCOpcode"/>
<n32 lb="52" cb="16">
<n32 lb="52" cb="16">
<drx lb="52" cb="16" kind="lvalue" nm="MIOpcode"/>
</n32>
</n32>
</xop>
</if>
<rx lb="54" cb="3" le="54" ce="10" pvirg="true">
<n32 lb="54" cb="10">
<n32 lb="54" cb="10">
<drx lb="54" cb="10" kind="lvalue" nm="MCOpcode"/>
</n32>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="lower" id="d86c08587c57c293ad7e787a0d8e0604_c3f9af626b95bf67dd82ba17a809e6d1" file="1" linestart="57" lineend="99" previous="148e445455a402e51ee8cb42d41d6fa3_c3f9af626b95bf67dd82ba17a809e6d1" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="OutMI" proto="llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="57" cb="76" le="99" ce="1">
<mce lb="59" cb="3" le="59" ce="47" nbparm="1" id="b3d79b6498e401eea6fd4a0a2ff0b44a_70ff361b35a230ba9a393ed7d81725f6">
<exp pvirg="true"/>
<mex lb="59" cb="3" le="59" ce="9" id="b3d79b6498e401eea6fd4a0a2ff0b44a_70ff361b35a230ba9a393ed7d81725f6" nm="setOpcode" point="1">
<drx lb="59" cb="3" kind="lvalue" nm="OutMI"/>
</mex>
<mce lb="59" cb="19" le="59" ce="46" nbparm="1" id="148e445455a402e51ee8cb42d41d6fa3_d072f5daff37b2503e0d8045dec4c981">
<exp pvirg="true"/>
<mex lb="59" cb="19" id="148e445455a402e51ee8cb42d41d6fa3_d072f5daff37b2503e0d8045dec4c981" nm="getMCOpcode" arrow="1">
<n19 lb="59" cb="19"/>
</mex>
<n32 lb="59" cb="31" le="59" ce="45">
<mce lb="59" cb="31" le="59" ce="45" nbparm="0" id="d038367435b7928d04997491e912d58d_7b9d7ee4c7eb9962afc86e711d2a5f73">
<exp pvirg="true"/>
<mex lb="59" cb="31" le="59" ce="35" id="d038367435b7928d04997491e912d58d_7b9d7ee4c7eb9962afc86e711d2a5f73" nm="getOpcode" arrow="1">
<n32 lb="59" cb="31">
<drx lb="59" cb="31" kind="lvalue" nm="MI"/>
</n32>
</mex>
</mce>
</n32>
</mce>
</mce>
<frs lb="61" cb="3" le="98" ce="3">
<dst lb="61" cb="35">
<exp pvirg="true"/>
<Var nm="__range">
<rrf>
<auto/>
</rrf>
<mte lb="61" cb="35" le="61" ce="57">
<exp pvirg="true"/>
<mce lb="61" cb="35" le="61" ce="57" nbparm="0" id="d038367435b7928d04997491e912d58d_538d6ae0687be974e375424e98cb7a0e">
<exp pvirg="true"/>
<mex lb="61" cb="35" le="61" ce="39" id="d038367435b7928d04997491e912d58d_538d6ae0687be974e375424e98cb7a0e" nm="explicit_operands" arrow="1">
<n32 lb="61" cb="35">
<drx lb="61" cb="35" kind="lvalue" nm="MI"/>
</n32>
</mex>
</mce>
</mte>
</Var>
</dst>
<dst lb="61" cb="33">
<exp pvirg="true"/>
<Var nm="__begin">
<auto/>
<mce lb="61" cb="33" nbparm="0" id="17632933af62bb20a502454e18d27c19_22ea57b59de974fd8eca4687205d138b">
<exp pvirg="true"/>
<mex lb="61" cb="33" id="17632933af62bb20a502454e18d27c19_22ea57b59de974fd8eca4687205d138b" nm="begin" point="1">
<n32 lb="61" cb="33">
<drx lb="61" cb="33" kind="lvalue" nm="__range"/>
</n32>
</mex>
</mce>
</Var>
<Var nm="__end" virg="true">
<auto/>
<mce lb="61" cb="33" nbparm="0" id="17632933af62bb20a502454e18d27c19_7e9c445fbb5b074a3d42cd7a1d22c2c0">
<exp pvirg="true"/>
<mex lb="61" cb="33" id="17632933af62bb20a502454e18d27c19_7e9c445fbb5b074a3d42cd7a1d22c2c0" nm="end" point="1">
<n32 lb="61" cb="33">
<drx lb="61" cb="33" kind="lvalue" nm="__range"/>
</n32>
</mex>
</mce>
</Var>
</dst>
<xop lb="61" cb="33" kind="!=">
<n32 lb="61" cb="33">
<drx lb="61" cb="33" kind="lvalue" nm="__begin"/>
</n32>
<n32 lb="61" cb="33">
<drx lb="61" cb="33" kind="lvalue" nm="__end"/>
</n32>
</xop>
<uo lb="61" cb="33" kind="++">
<drx lb="61" cb="33" kind="lvalue" nm="__begin"/>
</uo>
<dst lb="61" cb="8" le="61" ce="58">
<exp pvirg="true"/>
<Var nm="MO">
<lrf>
<QualType const="true">
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</QualType>
</lrf>
<uo lb="61" cb="33" kind="*">
<n32 lb="61" cb="33">
<drx lb="61" cb="33" kind="lvalue" nm="__begin"/>
</n32>
</uo>
</Var>
</dst>
<u lb="61" cb="60" le="98" ce="3">
<dst lb="62" cb="5" le="62" ce="19">
<exp pvirg="true"/>
<Var nm="MCOp" value="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_195f5572e3b72b3c4d42c040910ec05d"/>
</rt>
<n10 lb="62" cb="15">
<typeptr id="b3d79b6498e401eea6fd4a0a2ff0b44a_5f998027ea9aa4c14bc668170cb26046"/>
<temp/>
</n10>
</Var>
</dst>
<sy lb="63" cb="5" le="96" ce="5">
<n32 lb="63" cb="13" le="63" ce="24">
<mce lb="63" cb="13" le="63" ce="24" nbparm="0" id="84c010a1a9c2223bad1481218c714125_18a7f19e8f677285bddb18eacd37d706">
<exp pvirg="true"/>
<mex lb="63" cb="13" le="63" ce="16" id="84c010a1a9c2223bad1481218c714125_18a7f19e8f677285bddb18eacd37d706" nm="getType" point="1">
<drx lb="63" cb="13" kind="lvalue" nm="MO"/>
</mex>
</mce>
</n32>
<u lb="63" cb="27" le="96" ce="5">
<dx lb="64" cb="5" le="65" ce="7">
<ce lb="65" cb="7" le="65" ce="7" nbparm="3" id="4490f7744b0eb140a59a313798e92590_041af46f83dd11078969ec645bc14a67">
<exp pvirg="true"/>
<n32 lb="65" cb="7" le="65" ce="7">
<drx lb="65" cb="7" le="65" ce="7" kind="lvalue" id="4490f7744b0eb140a59a313798e92590_041af46f83dd11078969ec645bc14a67" nm="llvm_unreachable_internal"/>
</n32>
<n32 lb="65" cb="7">
<n52 lb="65" cb="7">
<slit/>
</n52>
</n32>
<n32 lb="65" cb="7">
<n52 lb="65" cb="7">
<slit/>
</n52>
</n32>
<n32 lb="65" cb="7">
<n45 lb="65" cb="7">
<flit/>
</n45>
</n32>
</ce>
</dx>
<cax lb="66" cb="5" le="72" ce="5">
<n32 lb="66" cb="10" le="66" ce="26">
<drx lb="66" cb="10" le="66" ce="26" id="84c010a1a9c2223bad1481218c714125_ad659ab3abb8aaeebc5941283814b24b" nm="MO_FPImmediate"/>
</n32>
<u lb="66" cb="42" le="72" ce="5">
<dst lb="67" cb="7" le="67" ce="63">
<exp pvirg="true"/>
<Var nm="FloatValue">
<lrf>
<QualType const="true">
<rt>
<cr id="0051a45499e0e6e8d80665ff0314a364_e78ac341d4148264586019a72f35d715"/>
</rt>
</QualType>
</lrf>
<mce lb="67" cb="35" le="67" ce="62" nbparm="0" id="9967f300f9997ace12dd8be572fda54a_7a07734e0a6684c6b6a0e8a1a81633bb">
<exp pvirg="true"/>
<mex lb="67" cb="35" le="67" ce="50" id="9967f300f9997ace12dd8be572fda54a_7a07734e0a6684c6b6a0e8a1a81633bb" nm="getValueAPF" arrow="1">
<mce lb="67" cb="35" le="67" ce="47" nbparm="0" id="84c010a1a9c2223bad1481218c714125_cb9e024c2cb12c3e050d0849b2c3461b">
<exp pvirg="true"/>
<mex lb="67" cb="35" le="67" ce="38" id="84c010a1a9c2223bad1481218c714125_cb9e024c2cb12c3e050d0849b2c3461b" nm="getFPImm" point="1">
<drx lb="67" cb="35" kind="lvalue" nm="MO"/>
</mex>
</mce>
</mex>
</mce>
</Var>
</dst>
<ocast lb="68" cb="7" le="68" ce="7">
<bt name="void"/>
<n46 lb="68" cb="7" le="68" ce="7">
<exp pvirg="true"/>
<xop lb="68" cb="7" le="68" ce="7" kind="||">
<n46 lb="68" cb="7" le="68" ce="7">
<exp pvirg="true"/>
<uo lb="68" cb="7" le="68" ce="7" kind="!">
<uo lb="68" cb="7" le="68" ce="7" kind="!">
<n46 lb="68" cb="7" le="68" ce="7">
<exp pvirg="true"/>
<xop lb="68" cb="7" le="68" ce="7" kind="&amp;&amp;">
<xop lb="68" cb="7" le="68" ce="7" kind="==">
<uo lb="68" cb="7" le="68" ce="7" kind="&amp;">
<mce lb="68" cb="7" le="68" ce="7" nbparm="0" id="0051a45499e0e6e8d80665ff0314a364_5e58df89623df837a2dfdf62fca02e18">
<exp pvirg="true"/>
<mex lb="68" cb="7" le="68" ce="7" id="0051a45499e0e6e8d80665ff0314a364_5e58df89623df837a2dfdf62fca02e18" nm="getSemantics" point="1">
<drx lb="68" cb="7" kind="lvalue" nm="FloatValue"/>
</mex>
</mce>
</uo>
<uo lb="68" cb="7" le="68" ce="7" kind="&amp;">
<drx lb="68" cb="7" le="68" ce="7" kind="lvalue" id="0051a45499e0e6e8d80665ff0314a364_8dd5e610877ec70324b41a94d63d7138" nm="IEEEsingle"/>
</uo>
</xop>
<n32 lb="68" cb="7">
<n32 lb="68" cb="7">
<n52 lb="68" cb="7">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="68" cb="7" le="68" ce="7">
<n46 lb="68" cb="7" le="68" ce="7">
<exp pvirg="true"/>
<xop lb="68" cb="7" le="68" ce="7" kind=",">
<ce lb="68" cb="7" le="68" ce="7" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="68" cb="7">
<drx lb="68" cb="7" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="68" cb="7">
<n52 lb="68" cb="7">
<slit/>
</n52>
</n32>
<n32 lb="68" cb="7">
<n52 lb="68" cb="7">
<slit/>
</n52>
</n32>
<n32 lb="68" cb="7">
<n45 lb="68" cb="7">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="68" cb="7">
<flit/>
</n45>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<ocx lb="70" cb="7" le="70" ce="64" nbparm="2" id="b3d79b6498e401eea6fd4a0a2ff0b44a_f9c8268d10048ce0cb7cba013d4bd7cb">
<exp pvirg="true"/>
<n32 lb="70" cb="12">
<drx lb="70" cb="12" kind="lvalue" id="b3d79b6498e401eea6fd4a0a2ff0b44a_f9c8268d10048ce0cb7cba013d4bd7cb" nm="operator="/>
</n32>
<drx lb="70" cb="7" kind="lvalue" nm="MCOp"/>
<mte lb="70" cb="14" le="70" ce="64">
<exp pvirg="true"/>
<ce lb="70" cb="14" le="70" ce="64" nbparm="1" id="b3d79b6498e401eea6fd4a0a2ff0b44a_576d7d7a1f96a2fe026d79a7de68ae88">
<exp pvirg="true"/>
<n32 lb="70" cb="14" le="70" ce="25">
<drx lb="70" cb="14" le="70" ce="25" kind="lvalue" id="b3d79b6498e401eea6fd4a0a2ff0b44a_576d7d7a1f96a2fe026d79a7de68ae88" nm="CreateFPImm"/>
</n32>
<n32 lb="70" cb="37" le="70" ce="63">
<mce lb="70" cb="37" le="70" ce="63" nbparm="0" id="0051a45499e0e6e8d80665ff0314a364_79fa5289ca8ebccdb5c227684c6aa795">
<exp pvirg="true"/>
<mex lb="70" cb="37" le="70" ce="48" id="0051a45499e0e6e8d80665ff0314a364_79fa5289ca8ebccdb5c227684c6aa795" nm="convertToFloat" point="1">
<drx lb="70" cb="37" kind="lvalue" nm="FloatValue"/>
</mex>
</mce>
</n32>
</ce>
</mte>
</ocx>
<bks lb="71" cb="7"/>
</u>
</cax>
<cax lb="73" cb="5" le="74" ce="46">
<n32 lb="73" cb="10" le="73" ce="26">
<drx lb="73" cb="10" le="73" ce="26" id="84c010a1a9c2223bad1481218c714125_aba14c1a3752826dda894d817deabb64" nm="MO_Immediate"/>
</n32>
<ocx lb="74" cb="7" le="74" ce="46" nbparm="2" id="b3d79b6498e401eea6fd4a0a2ff0b44a_f9c8268d10048ce0cb7cba013d4bd7cb">
<exp pvirg="true"/>
<n32 lb="74" cb="12">
<drx lb="74" cb="12" kind="lvalue" id="b3d79b6498e401eea6fd4a0a2ff0b44a_f9c8268d10048ce0cb7cba013d4bd7cb" nm="operator="/>
</n32>
<drx lb="74" cb="7" kind="lvalue" nm="MCOp"/>
<mte lb="74" cb="14" le="74" ce="46">
<exp pvirg="true"/>
<ce lb="74" cb="14" le="74" ce="46" nbparm="1" id="b3d79b6498e401eea6fd4a0a2ff0b44a_187921ddee6b4b3abcdde4e536f24502">
<exp pvirg="true"/>
<n32 lb="74" cb="14" le="74" ce="25">
<drx lb="74" cb="14" le="74" ce="25" kind="lvalue" id="b3d79b6498e401eea6fd4a0a2ff0b44a_187921ddee6b4b3abcdde4e536f24502" nm="CreateImm"/>
</n32>
<mce lb="74" cb="35" le="74" ce="45" nbparm="0" id="84c010a1a9c2223bad1481218c714125_054472938e7819d3a3b1e6b4a923fd95">
<exp pvirg="true"/>
<mex lb="74" cb="35" le="74" ce="38" id="84c010a1a9c2223bad1481218c714125_054472938e7819d3a3b1e6b4a923fd95" nm="getImm" point="1">
<drx lb="74" cb="35" kind="lvalue" nm="MO"/>
</mex>
</mce>
</ce>
</mte>
</ocx>
</cax>
<bks lb="75" cb="7"/>
<cax lb="76" cb="5" le="77" ce="46">
<n32 lb="76" cb="10" le="76" ce="26">
<drx lb="76" cb="10" le="76" ce="26" id="84c010a1a9c2223bad1481218c714125_146a5e0fe08421a74ffe88b99c49b2a3" nm="MO_Register"/>
</n32>
<ocx lb="77" cb="7" le="77" ce="46" nbparm="2" id="b3d79b6498e401eea6fd4a0a2ff0b44a_f9c8268d10048ce0cb7cba013d4bd7cb">
<exp pvirg="true"/>
<n32 lb="77" cb="12">
<drx lb="77" cb="12" kind="lvalue" id="b3d79b6498e401eea6fd4a0a2ff0b44a_f9c8268d10048ce0cb7cba013d4bd7cb" nm="operator="/>
</n32>
<drx lb="77" cb="7" kind="lvalue" nm="MCOp"/>
<mte lb="77" cb="14" le="77" ce="46">
<exp pvirg="true"/>
<ce lb="77" cb="14" le="77" ce="46" nbparm="1" id="b3d79b6498e401eea6fd4a0a2ff0b44a_c82ca001577182339e7d39a70306bfcc">
<exp pvirg="true"/>
<n32 lb="77" cb="14" le="77" ce="25">
<drx lb="77" cb="14" le="77" ce="25" kind="lvalue" id="b3d79b6498e401eea6fd4a0a2ff0b44a_c82ca001577182339e7d39a70306bfcc" nm="CreateReg"/>
</n32>
<mce lb="77" cb="35" le="77" ce="45" nbparm="0" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303">
<exp pvirg="true"/>
<mex lb="77" cb="35" le="77" ce="38" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303" nm="getReg" point="1">
<drx lb="77" cb="35" kind="lvalue" nm="MO"/>
</mex>
</mce>
</ce>
</mte>
</ocx>
</cax>
<bks lb="78" cb="7"/>
<cax lb="79" cb="5" le="81" ce="66">
<n32 lb="79" cb="10" le="79" ce="26">
<drx lb="79" cb="10" le="79" ce="26" id="84c010a1a9c2223bad1481218c714125_fb048f551b4bbf9afa1836d5badd53b0" nm="MO_MachineBasicBlock"/>
</n32>
<ocx lb="80" cb="7" le="81" ce="66" nbparm="2" id="b3d79b6498e401eea6fd4a0a2ff0b44a_f9c8268d10048ce0cb7cba013d4bd7cb">
<exp pvirg="true"/>
<n32 lb="80" cb="12">
<drx lb="80" cb="12" kind="lvalue" id="b3d79b6498e401eea6fd4a0a2ff0b44a_f9c8268d10048ce0cb7cba013d4bd7cb" nm="operator="/>
</n32>
<drx lb="80" cb="7" kind="lvalue" nm="MCOp"/>
<mte lb="80" cb="14" le="81" ce="66">
<exp pvirg="true"/>
<ce lb="80" cb="14" le="81" ce="66" nbparm="1" id="b3d79b6498e401eea6fd4a0a2ff0b44a_51c0c03bcb09fab7291f357402df2e44">
<exp pvirg="true"/>
<n32 lb="80" cb="14" le="80" ce="25">
<drx lb="80" cb="14" le="80" ce="25" kind="lvalue" id="b3d79b6498e401eea6fd4a0a2ff0b44a_51c0c03bcb09fab7291f357402df2e44" nm="CreateExpr"/>
</n32>
<n32 lb="80" cb="36" le="81" ce="65">
<ce lb="80" cb="36" le="81" ce="65" nbparm="2" id="c6c8e579ec4c80fd3bfd5c18c764ca89_40a0185f09695e398e07eeb7593516da">
<exp pvirg="true"/>
<n32 lb="80" cb="36" le="80" ce="53">
<drx lb="80" cb="36" le="80" ce="53" kind="lvalue" id="c6c8e579ec4c80fd3bfd5c18c764ca89_40a0185f09695e398e07eeb7593516da" nm="Create"/>
</n32>
<n32 lb="81" cb="36" le="81" ce="59">
<mce lb="81" cb="36" le="81" ce="59" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_e300506ed75e1f4c5b660cf4c9d12c29">
<exp pvirg="true"/>
<mex lb="81" cb="36" le="81" ce="49" id="dc2fe1ce3eab105adc926f5848f1baa6_e300506ed75e1f4c5b660cf4c9d12c29" nm="getSymbol" arrow="1">
<n32 lb="81" cb="36" le="81" ce="46">
<mce lb="81" cb="36" le="81" ce="46" nbparm="0" id="84c010a1a9c2223bad1481218c714125_3835daf7b1f654ec227643f0485bfe4f">
<exp pvirg="true"/>
<mex lb="81" cb="36" le="81" ce="39" id="84c010a1a9c2223bad1481218c714125_3835daf7b1f654ec227643f0485bfe4f" nm="getMBB" point="1">
<drx lb="81" cb="36" kind="lvalue" nm="MO"/>
</mex>
</mce>
</n32>
</mex>
</mce>
</n32>
<mex lb="81" cb="62" kind="lvalue" id="148e445455a402e51ee8cb42d41d6fa3_f1616996a0f8cf8e232d8f5a0245efe8" nm="Ctx" arrow="1">
<n19 lb="81" cb="62"/>
</mex>
</ce>
</n32>
</ce>
</mte>
</ocx>
</cax>
<bks lb="82" cb="7"/>
<cax lb="83" cb="5" le="88" ce="5">
<n32 lb="83" cb="10" le="83" ce="26">
<drx lb="83" cb="10" le="83" ce="26" id="84c010a1a9c2223bad1481218c714125_8f27d5057ee25191c569778583353c9a" nm="MO_GlobalAddress"/>
</n32>
<u lb="83" cb="44" le="88" ce="5">
<dst lb="84" cb="7" le="84" ce="45">
<exp pvirg="true"/>
<Var nm="GV">
<pt>
<QualType const="true">
<rt>
<cr id="084c2ed8c98649564b1d29142f0bddcf_c2081526ef5d29a0931b3b477d0568e9"/>
</rt>
</QualType>
</pt>
<mce lb="84" cb="31" le="84" ce="44" nbparm="0" id="84c010a1a9c2223bad1481218c714125_e6810b471d7d777630b6d945ece18949">
<exp pvirg="true"/>
<mex lb="84" cb="31" le="84" ce="34" id="84c010a1a9c2223bad1481218c714125_e6810b471d7d777630b6d945ece18949" nm="getGlobal" point="1">
<drx lb="84" cb="31" kind="lvalue" nm="MO"/>
</mex>
</mce>
</Var>
</dst>
<dst lb="85" cb="7" le="85" ce="70">
<exp pvirg="true"/>
<Var nm="Sym">
<pt>
<rt>
<cr id="67d9eb8049a3afaa59b7545110adc6d4_a4b7885e159e2a7bcf4cb7e2efdfe4ea"/>
</rt>
</pt>
<mce lb="85" cb="23" le="85" ce="69" nbparm="1" id="0521a692a6291d3af05cf9d97c086513_4f45fe82a1cf5159e4d349e3e50959c0">
<exp pvirg="true"/>
<mex lb="85" cb="23" le="85" ce="27" id="0521a692a6291d3af05cf9d97c086513_4f45fe82a1cf5159e4d349e3e50959c0" nm="GetOrCreateSymbol" point="1">
<mex lb="85" cb="23" kind="lvalue" id="148e445455a402e51ee8cb42d41d6fa3_f1616996a0f8cf8e232d8f5a0245efe8" nm="Ctx" arrow="1">
<n19 lb="85" cb="23"/>
</mex>
</mex>
<n10 lb="85" cb="45" le="85" ce="68">
<typeptr id="6f9d54688deb2fea7e6a760a21186275_1cde07128879fdd147febaf099861744"/>
<temp/>
<mte lb="85" cb="45" le="85" ce="68">
<exp pvirg="true"/>
<n26 lb="85" cb="45" le="85" ce="68">
<n10 lb="85" cb="45" le="85" ce="67">
<typeptr id="6f9d54688deb2fea7e6a760a21186275_1cde07128879fdd147febaf099861744"/>
<temp/>
<mte lb="85" cb="55" le="85" ce="67">
<exp pvirg="true"/>
<mce lb="85" cb="55" le="85" ce="67" nbparm="0" id="1a20cb4b434e61015125af247194183f_6acc88865bd1687102b9687b8515ebb6">
<exp pvirg="true"/>
<mex lb="85" cb="55" le="85" ce="59" id="1a20cb4b434e61015125af247194183f_6acc88865bd1687102b9687b8515ebb6" nm="getName" arrow="1">
<n32 lb="85" cb="55">
<n32 lb="85" cb="55">
<drx lb="85" cb="55" kind="lvalue" nm="GV"/>
</n32>
</n32>
</mex>
</mce>
</mte>
</n10>
</n26>
</mte>
</n10>
</mce>
</Var>
</dst>
<ocx lb="86" cb="7" le="86" ce="69" nbparm="2" id="b3d79b6498e401eea6fd4a0a2ff0b44a_f9c8268d10048ce0cb7cba013d4bd7cb">
<exp pvirg="true"/>
<n32 lb="86" cb="12">
<drx lb="86" cb="12" kind="lvalue" id="b3d79b6498e401eea6fd4a0a2ff0b44a_f9c8268d10048ce0cb7cba013d4bd7cb" nm="operator="/>
</n32>
<drx lb="86" cb="7" kind="lvalue" nm="MCOp"/>
<mte lb="86" cb="14" le="86" ce="69">
<exp pvirg="true"/>
<ce lb="86" cb="14" le="86" ce="69" nbparm="1" id="b3d79b6498e401eea6fd4a0a2ff0b44a_51c0c03bcb09fab7291f357402df2e44">
<exp pvirg="true"/>
<n32 lb="86" cb="14" le="86" ce="25">
<drx lb="86" cb="14" le="86" ce="25" kind="lvalue" id="b3d79b6498e401eea6fd4a0a2ff0b44a_51c0c03bcb09fab7291f357402df2e44" nm="CreateExpr"/>
</n32>
<n32 lb="86" cb="36" le="86" ce="68">
<ce lb="86" cb="36" le="86" ce="68" nbparm="2" id="c6c8e579ec4c80fd3bfd5c18c764ca89_40a0185f09695e398e07eeb7593516da">
<exp pvirg="true"/>
<n32 lb="86" cb="36" le="86" ce="53">
<drx lb="86" cb="36" le="86" ce="53" kind="lvalue" id="c6c8e579ec4c80fd3bfd5c18c764ca89_40a0185f09695e398e07eeb7593516da" nm="Create"/>
</n32>
<n32 lb="86" cb="60">
<n32 lb="86" cb="60">
<drx lb="86" cb="60" kind="lvalue" nm="Sym"/>
</n32>
</n32>
<mex lb="86" cb="65" kind="lvalue" id="148e445455a402e51ee8cb42d41d6fa3_f1616996a0f8cf8e232d8f5a0245efe8" nm="Ctx" arrow="1">
<n19 lb="86" cb="65"/>
</mex>
</ce>
</n32>
</ce>
</mte>
</ocx>
<bks lb="87" cb="7"/>
</u>
</cax>
<cax lb="89" cb="5" le="95" ce="5">
<n32 lb="89" cb="10" le="89" ce="26">
<drx lb="89" cb="10" le="89" ce="26" id="84c010a1a9c2223bad1481218c714125_7d42cbcef198de2bfdb6f32ff4ca63f4" nm="MO_TargetIndex"/>
</n32>
<u lb="89" cb="42" le="95" ce="5">
<ocast lb="90" cb="7" le="90" ce="7">
<bt name="void"/>
<n46 lb="90" cb="7" le="90" ce="7">
<exp pvirg="true"/>
<xop lb="90" cb="7" le="90" ce="7" kind="||">
<n46 lb="90" cb="7" le="90" ce="7">
<exp pvirg="true"/>
<uo lb="90" cb="7" le="90" ce="7" kind="!">
<uo lb="90" cb="7" le="90" ce="7" kind="!">
<n46 lb="90" cb="7" le="90" ce="7">
<exp pvirg="true"/>
<xop lb="90" cb="7" le="90" ce="7" kind="==">
<mce lb="90" cb="7" le="90" ce="7" nbparm="0" id="84c010a1a9c2223bad1481218c714125_5c4cc404bf8b007133b4ed1672a83743">
<exp pvirg="true"/>
<mex lb="90" cb="7" le="90" ce="7" id="84c010a1a9c2223bad1481218c714125_5c4cc404bf8b007133b4ed1672a83743" nm="getIndex" point="1">
<drx lb="90" cb="7" kind="lvalue" nm="MO"/>
</mex>
</mce>
<n32 lb="90" cb="7" le="90" ce="7">
<drx lb="90" cb="7" le="90" ce="7" id="4aa57132a070f5f95fc9e8d80588fd61_a469868a5a68d7847eb0f95833339866" nm="TI_CONSTDATA_START"/>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="90" cb="7" le="90" ce="7">
<n46 lb="90" cb="7" le="90" ce="7">
<exp pvirg="true"/>
<xop lb="90" cb="7" le="90" ce="7" kind=",">
<ce lb="90" cb="7" le="90" ce="7" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="90" cb="7">
<drx lb="90" cb="7" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="90" cb="7">
<n52 lb="90" cb="7">
<slit/>
</n52>
</n32>
<n32 lb="90" cb="7">
<n52 lb="90" cb="7"/>
</n32>
<n32 lb="90" cb="7">
<n45 lb="90" cb="7">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="90" cb="7"/>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<dst lb="91" cb="7" le="91" ce="79">
<exp pvirg="true"/>
<Var nm="Sym">
<pt>
<rt>
<cr id="67d9eb8049a3afaa59b7545110adc6d4_a4b7885e159e2a7bcf4cb7e2efdfe4ea"/>
</rt>
</pt>
<mce lb="91" cb="23" le="91" ce="78" nbparm="1" id="0521a692a6291d3af05cf9d97c086513_4f45fe82a1cf5159e4d349e3e50959c0">
<exp pvirg="true"/>
<mex lb="91" cb="23" le="91" ce="27" id="0521a692a6291d3af05cf9d97c086513_4f45fe82a1cf5159e4d349e3e50959c0" nm="GetOrCreateSymbol" point="1">
<mex lb="91" cb="23" kind="lvalue" id="148e445455a402e51ee8cb42d41d6fa3_f1616996a0f8cf8e232d8f5a0245efe8" nm="Ctx" arrow="1">
<n19 lb="91" cb="23"/>
</mex>
</mex>
<n10 lb="91" cb="45" le="91" ce="77">
<typeptr id="6f9d54688deb2fea7e6a760a21186275_1cde07128879fdd147febaf099861744"/>
<temp/>
<mte lb="91" cb="45" le="91" ce="77">
<exp pvirg="true"/>
<n26 lb="91" cb="45" le="91" ce="77">
<n10 lb="91" cb="45" le="91" ce="55">
<typeptr id="6f9d54688deb2fea7e6a760a21186275_a684699547c70f5902c9a02f2a7e9149"/>
<temp/>
<n32 lb="91" cb="55">
<n52 lb="91" cb="55">
<slit/>
</n52>
</n32>
</n10>
</n26>
</mte>
</n10>
</mce>
</Var>
</dst>
<dst lb="92" cb="7" le="92" ce="70">
<exp pvirg="true"/>
<Var nm="Expr">
<pt>
<QualType const="true">
<rt>
<cr id="c6c8e579ec4c80fd3bfd5c18c764ca89_d043d8f39b4e1243ba83b654d7bdd0e2"/>
</rt>
</QualType>
</pt>
<ce lb="92" cb="37" le="92" ce="69" nbparm="2" id="c6c8e579ec4c80fd3bfd5c18c764ca89_40a0185f09695e398e07eeb7593516da">
<exp pvirg="true"/>
<n32 lb="92" cb="37" le="92" ce="54">
<drx lb="92" cb="37" le="92" ce="54" kind="lvalue" id="c6c8e579ec4c80fd3bfd5c18c764ca89_40a0185f09695e398e07eeb7593516da" nm="Create"/>
</n32>
<n32 lb="92" cb="61">
<n32 lb="92" cb="61">
<drx lb="92" cb="61" kind="lvalue" nm="Sym"/>
</n32>
</n32>
<mex lb="92" cb="66" kind="lvalue" id="148e445455a402e51ee8cb42d41d6fa3_f1616996a0f8cf8e232d8f5a0245efe8" nm="Ctx" arrow="1">
<n19 lb="92" cb="66"/>
</mex>
</ce>
</Var>
</dst>
<ocx lb="93" cb="7" le="93" ce="40" nbparm="2" id="b3d79b6498e401eea6fd4a0a2ff0b44a_f9c8268d10048ce0cb7cba013d4bd7cb">
<exp pvirg="true"/>
<n32 lb="93" cb="12">
<drx lb="93" cb="12" kind="lvalue" id="b3d79b6498e401eea6fd4a0a2ff0b44a_f9c8268d10048ce0cb7cba013d4bd7cb" nm="operator="/>
</n32>
<drx lb="93" cb="7" kind="lvalue" nm="MCOp"/>
<mte lb="93" cb="14" le="93" ce="40">
<exp pvirg="true"/>
<ce lb="93" cb="14" le="93" ce="40" nbparm="1" id="b3d79b6498e401eea6fd4a0a2ff0b44a_51c0c03bcb09fab7291f357402df2e44">
<exp pvirg="true"/>
<n32 lb="93" cb="14" le="93" ce="25">
<drx lb="93" cb="14" le="93" ce="25" kind="lvalue" id="b3d79b6498e401eea6fd4a0a2ff0b44a_51c0c03bcb09fab7291f357402df2e44" nm="CreateExpr"/>
</n32>
<n32 lb="93" cb="36">
<n32 lb="93" cb="36">
<drx lb="93" cb="36" kind="lvalue" nm="Expr"/>
</n32>
</n32>
</ce>
</mte>
</ocx>
<bks lb="94" cb="7"/>
</u>
</cax>
</u>
</sy>
<mce lb="97" cb="5" le="97" ce="26" nbparm="1" id="b3d79b6498e401eea6fd4a0a2ff0b44a_159801fbd000a5a9f157e28e89a4bb39">
<exp pvirg="true"/>
<mex lb="97" cb="5" le="97" ce="11" id="b3d79b6498e401eea6fd4a0a2ff0b44a_159801fbd000a5a9f157e28e89a4bb39" nm="addOperand" point="1">
<drx lb="97" cb="5" kind="lvalue" nm="OutMI"/>
</mex>
<n32 lb="97" cb="22">
<drx lb="97" cb="22" kind="lvalue" nm="MCOp"/>
</n32>
</mce>
</u>
</frs>
</u>

</Stmt>
</m>
<m name="EmitInstruction" id="d86c08587c57c293ad7e787a0d8e0604_091ee0839137b6096abc2ac3c65a1a26" file="1" linestart="101" lineend="159" previous="26da9f39abbd86c48d581c3a025dda3b_091ee0839137b6096abc2ac3c65a1a26" access="public" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="101" cb="64" le="159" ce="1">
<dst lb="102" cb="3" le="103" ce="80">
<exp pvirg="true"/>
<Var nm="MCInstLowering" value="true">
<rt>
<cr id="148e445455a402e51ee8cb42d41d6fa3_0e07532a287aab95412f5e431eeb1027"/>
</rt>
<n10 lb="102" cb="21" le="103" ce="79">
<typeptr id="148e445455a402e51ee8cb42d41d6fa3_7fd686de94a6336e841507370c52877d"/>
<temp/>
<mex lb="102" cb="36" kind="lvalue" id="67d9eb8049a3afaa59b7545110adc6d4_4ca9092097f93e31c0bbde613b2b639a" nm="OutContext" arrow="1">
<n32 lb="102" cb="36">
<n19 lb="102" cb="36"/>
</n32>
</mex>
<mce lb="103" cb="32" le="103" ce="78" nbparm="0" id="d4e05c6b0f4f04a6e13045c31301b1c4_c8e91f01a3f9e28c7a0b5efedce12456">
<exp pvirg="true"/>
<mex lb="103" cb="32" le="103" ce="76" id="d4e05c6b0f4f04a6e13045c31301b1c4_c8e91f01a3f9e28c7a0b5efedce12456" nm="getSubtarget" point="1">
<mce lb="103" cb="32" le="103" ce="46" nbparm="0" id="895a66b41661e915ba6854da2359580f_27178af8c222022ec0fa7dfb5c0dc811">
<exp pvirg="true"/>
<mex lb="103" cb="32" le="103" ce="36" id="895a66b41661e915ba6854da2359580f_27178af8c222022ec0fa7dfb5c0dc811" nm="getTarget" arrow="1">
<n32 lb="103" cb="32">
<mex lb="103" cb="32" kind="lvalue" id="67d9eb8049a3afaa59b7545110adc6d4_df9374b517c049b0f773ac7a8c655b32" nm="MF" arrow="1">
<n32 lb="103" cb="32">
<n19 lb="103" cb="32"/>
</n32>
</mex>
</n32>
</mex>
</mce>
</mex>
</mce>
</n10>
</Var>
</dst>
<dst lb="106" cb="3" le="106" ce="16">
<exp pvirg="true"/>
<Var nm="Err" value="true">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
<n10 lb="106" cb="13">
<typeptr id="6f9d54688deb2fea7e6a760a21186275_ff6de9e1f10b9b18a3af1e53bbffc57b"/>
<temp/>
</n10>
</Var>
</dst>
<if lb="107" cb="3" le="110" ce="3">
<uo lb="107" cb="7" le="107" ce="52" kind="!">
<mce lb="107" cb="8" le="107" ce="52" nbparm="2" id="35dcc986b9fc41c6f521acfc055f8d35_7ccfc64f63b3e8124adb0c93546ca9c3">
<exp pvirg="true"/>
<mex lb="107" cb="8" le="107" ce="27" id="35dcc986b9fc41c6f521acfc055f8d35_7ccfc64f63b3e8124adb0c93546ca9c3" nm="verifyInstruction" arrow="1">
<mce lb="107" cb="8" le="107" ce="24" nbparm="0" id="d4e05c6b0f4f04a6e13045c31301b1c4_9ac0efd7b518eac2413ab94a85ff1484">
<exp pvirg="true"/>
<mex lb="107" cb="8" le="107" ce="11" id="d4e05c6b0f4f04a6e13045c31301b1c4_9ac0efd7b518eac2413ab94a85ff1484" nm="getInstrInfo" point="1">
<n32 lb="107" cb="8">
<mex lb="107" cb="8" kind="lvalue" id="67d9eb8049a3afaa59b7545110adc6d4_fe4f51bce37ea3594aa958c52f2af663" nm="TM" arrow="1">
<n32 lb="107" cb="8">
<n19 lb="107" cb="8"/>
</n32>
</mex>
</n32>
</mex>
</mce>
</mex>
<n32 lb="107" cb="45">
<drx lb="107" cb="45" kind="lvalue" nm="MI"/>
</n32>
<drx lb="107" cb="49" kind="lvalue" nm="Err"/>
</mce>
</uo>
<u lb="107" cb="55" le="110" ce="3">
<ocx lb="108" cb="5" le="108" ce="67" nbparm="2" id="9e05b9b4de196b39d65ee2f40ed8c864_b0d4dbe1c8712404df1fedbfab9f2155">
<exp pvirg="true"/>
<n32 lb="108" cb="64">
<drx lb="108" cb="64" kind="lvalue" id="9e05b9b4de196b39d65ee2f40ed8c864_b0d4dbe1c8712404df1fedbfab9f2155" nm="operator&lt;&lt;"/>
</n32>
<ocx lb="108" cb="5" le="108" ce="60" nbparm="2" id="9e05b9b4de196b39d65ee2f40ed8c864_5fe4bfa55b054886493d5e4f7de1f6d2">
<exp pvirg="true"/>
<n32 lb="108" cb="57">
<drx lb="108" cb="57" kind="lvalue" id="9e05b9b4de196b39d65ee2f40ed8c864_5fe4bfa55b054886493d5e4f7de1f6d2" nm="operator&lt;&lt;"/>
</n32>
<ocx lb="108" cb="5" le="108" ce="15" nbparm="2" id="9e05b9b4de196b39d65ee2f40ed8c864_b0d4dbe1c8712404df1fedbfab9f2155">
<exp pvirg="true"/>
<n32 lb="108" cb="12">
<drx lb="108" cb="12" kind="lvalue" id="9e05b9b4de196b39d65ee2f40ed8c864_b0d4dbe1c8712404df1fedbfab9f2155" nm="operator&lt;&lt;"/>
</n32>
<ce lb="108" cb="5" le="108" ce="10" nbparm="0" id="9e05b9b4de196b39d65ee2f40ed8c864_6b42814282bee146e5f5ee124264e8a4">
<exp pvirg="true"/>
<n32 lb="108" cb="5">
<drx lb="108" cb="5" kind="lvalue" id="9e05b9b4de196b39d65ee2f40ed8c864_6b42814282bee146e5f5ee124264e8a4" nm="errs"/>
</n32>
</ce>
<n32 lb="108" cb="15">
<n52 lb="108" cb="15">
<slit/>
</n52>
</n32>
</ocx>
<n10 lb="108" cb="60">
<typeptr id="6f9d54688deb2fea7e6a760a21186275_2c12b94cfe93d23e408e72744a845b6e"/>
<temp/>
<n32 lb="108" cb="60">
<drx lb="108" cb="60" kind="lvalue" nm="Err"/>
</n32>
</n10>
</ocx>
<n32 lb="108" cb="67">
<n52 lb="108" cb="67">
<slit/>
</n52>
</n32>
</ocx>
<mce lb="109" cb="5" le="109" ce="14" nbparm="0" id="d038367435b7928d04997491e912d58d_90aa1fc3e57bd5979c83358b5a0e1907">
<exp pvirg="true"/>
<mex lb="109" cb="5" le="109" ce="9" id="d038367435b7928d04997491e912d58d_90aa1fc3e57bd5979c83358b5a0e1907" nm="dump" arrow="1">
<n32 lb="109" cb="5">
<drx lb="109" cb="5" kind="lvalue" nm="MI"/>
</n32>
</mex>
</mce>
</u>
</if>
<if lb="112" cb="3" le="158" ce="3" else="true" elselb="120" elsecb="10">
<mce lb="112" cb="7" le="112" ce="20" nbparm="0" id="d038367435b7928d04997491e912d58d_5be621d41c162a758d8b42672de004fe">
<exp pvirg="true"/>
<mex lb="112" cb="7" le="112" ce="11" id="d038367435b7928d04997491e912d58d_5be621d41c162a758d8b42672de004fe" nm="isBundle" arrow="1">
<n32 lb="112" cb="7">
<drx lb="112" cb="7" kind="lvalue" nm="MI"/>
</n32>
</mex>
</mce>
<u lb="112" cb="23" le="120" ce="3">
<dst lb="113" cb="5" le="113" ce="51">
<exp pvirg="true"/>
<Var nm="MBB">
<pt>
<QualType const="true">
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</QualType>
</pt>
<mce lb="113" cb="36" le="113" ce="50" nbparm="0" id="d038367435b7928d04997491e912d58d_0ec8eabda4926aebfd441d30c34d749b">
<exp pvirg="true"/>
<mex lb="113" cb="36" le="113" ce="40" id="d038367435b7928d04997491e912d58d_0ec8eabda4926aebfd441d30c34d749b" nm="getParent" arrow="1">
<n32 lb="113" cb="36">
<drx lb="113" cb="36" kind="lvalue" nm="MI"/>
</n32>
</mex>
</mce>
</Var>
</dst>
<dst lb="114" cb="5" le="114" ce="51">
<exp pvirg="true"/>
<Var nm="I" value="true">
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<QualType const="true">
<sttp/>
</QualType>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
<n10 lb="114" cb="45" le="114" ce="49">
<typeptr id="cf80d347400835f00b932d17946e2cd9_e503a17bf817502bf0167ae3b907fef3">
<template_arguments>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</template_arguments>
</typeptr>
<temp/>
<mte lb="114" cb="49">
<exp pvirg="true"/>
<n32 lb="114" cb="49">
<n10 lb="114" cb="49">
<typeptr id="cf80d347400835f00b932d17946e2cd9_e970e49233fd5157a6b114e9ceb07f8d">
<template_arguments>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</template_arguments>
</typeptr>
<temp/>
<n32 lb="114" cb="49">
<drx lb="114" cb="49" kind="lvalue" nm="MI"/>
</n32>
</n10>
</n32>
</mte>
</n10>
</Var>
</dst>
<ocx lb="115" cb="5" le="115" ce="7" nbparm="1" id="cf80d347400835f00b932d17946e2cd9_61cd7891a14162daaa7e31f01c6bb7c3">
<exp pvirg="true"/>
<n32 lb="115" cb="5">
<drx lb="115" cb="5" kind="lvalue" id="cf80d347400835f00b932d17946e2cd9_61cd7891a14162daaa7e31f01c6bb7c3" nm="operator++"/>
</n32>
<drx lb="115" cb="7" kind="lvalue" nm="I"/>
</ocx>
<wy lb="116" cb="5" le="119" ce="5">
<xop lb="116" cb="12" le="116" ce="49" kind="&amp;&amp;">
<xop lb="116" cb="12" le="116" ce="26" kind="!=">
<n32 lb="116" cb="12">
<mce lb="116" cb="12" nbparm="0" id="cf80d347400835f00b932d17946e2cd9_84b0a1310b452d7f830b041e0baddb9f">
<exp pvirg="true"/>
<mex lb="116" cb="12" id="cf80d347400835f00b932d17946e2cd9_84b0a1310b452d7f830b041e0baddb9f" nm="operator const class llvm::MachineInstr *" point="1">
<n32 lb="116" cb="12">
<drx lb="116" cb="12" kind="lvalue" nm="I"/>
</n32>
</mex>
</mce>
</n32>
<n32 lb="116" cb="17" le="116" ce="26">
<mce lb="116" cb="17" le="116" ce="26" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_8e98dfd7f11121b05c4487bcb5f76d78">
<exp pvirg="true"/>
<mex lb="116" cb="17" id="dc2fe1ce3eab105adc926f5848f1baa6_8e98dfd7f11121b05c4487bcb5f76d78" nm="operator const class llvm::MachineInstr *" point="1">
<n32 lb="116" cb="17" le="116" ce="26">
<mce lb="116" cb="17" le="116" ce="26" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_778793179d28fc84d132076bd6e27ab5">
<exp pvirg="true"/>
<mex lb="116" cb="17" le="116" ce="22" id="dc2fe1ce3eab105adc926f5848f1baa6_778793179d28fc84d132076bd6e27ab5" nm="end" arrow="1">
<n32 lb="116" cb="17">
<drx lb="116" cb="17" kind="lvalue" nm="MBB"/>
</n32>
</mex>
</mce>
</n32>
</mex>
</mce>
</n32>
</xop>
<mce lb="116" cb="31" le="116" ce="49" nbparm="0" id="d038367435b7928d04997491e912d58d_a859f313fc4ea92bde2ca7e0a1dcb4ae">
<exp pvirg="true"/>
<mex lb="116" cb="31" le="116" ce="34" id="d038367435b7928d04997491e912d58d_a859f313fc4ea92bde2ca7e0a1dcb4ae" nm="isInsideBundle" arrow="1">
<ocx lb="116" cb="31" nbparm="1" id="cf80d347400835f00b932d17946e2cd9_f8e225ab892ef8b456ceeb5dd329e589">
<exp pvirg="true"/>
<n32 lb="116" cb="32">
<drx lb="116" cb="32" kind="lvalue" id="cf80d347400835f00b932d17946e2cd9_f8e225ab892ef8b456ceeb5dd329e589" nm="operator-&gt;"/>
</n32>
<n32 lb="116" cb="31">
<drx lb="116" cb="31" kind="lvalue" nm="I"/>
</n32>
</ocx>
</mex>
</mce>
</xop>
<u lb="116" cb="52" le="119" ce="5">
<mce lb="117" cb="7" le="117" ce="24" nbparm="1" id="26da9f39abbd86c48d581c3a025dda3b_091ee0839137b6096abc2ac3c65a1a26">
<exp pvirg="true"/>
<mex lb="117" cb="7" id="26da9f39abbd86c48d581c3a025dda3b_091ee0839137b6096abc2ac3c65a1a26" nm="EmitInstruction" arrow="1">
<n19 lb="117" cb="7"/>
</mex>
<n32 lb="117" cb="23">
<mce lb="117" cb="23" nbparm="0" id="cf80d347400835f00b932d17946e2cd9_84b0a1310b452d7f830b041e0baddb9f">
<exp pvirg="true"/>
<mex lb="117" cb="23" id="cf80d347400835f00b932d17946e2cd9_84b0a1310b452d7f830b041e0baddb9f" nm="operator const class llvm::MachineInstr *" point="1">
<n32 lb="117" cb="23">
<drx lb="117" cb="23" kind="lvalue" nm="I"/>
</n32>
</mex>
</mce>
</n32>
</mce>
<ocx lb="118" cb="7" le="118" ce="9" nbparm="1" id="cf80d347400835f00b932d17946e2cd9_61cd7891a14162daaa7e31f01c6bb7c3">
<exp pvirg="true"/>
<n32 lb="118" cb="7">
<drx lb="118" cb="7" kind="lvalue" id="cf80d347400835f00b932d17946e2cd9_61cd7891a14162daaa7e31f01c6bb7c3" nm="operator++"/>
</n32>
<drx lb="118" cb="9" kind="lvalue" nm="I"/>
</ocx>
</u>
</wy>
</u>
<u lb="120" cb="10" le="158" ce="3">
<dst lb="121" cb="5" le="121" ce="19">
<exp pvirg="true"/>
<Var nm="TmpInst" value="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
<n10 lb="121" cb="12">
<typeptr id="b3d79b6498e401eea6fd4a0a2ff0b44a_44f646e2766922fbc7c46fb70de30643"/>
<temp/>
</n10>
</Var>
</dst>
<mce lb="122" cb="5" le="122" ce="37" nbparm="2" id="148e445455a402e51ee8cb42d41d6fa3_c3f9af626b95bf67dd82ba17a809e6d1">
<exp pvirg="true"/>
<mex lb="122" cb="5" le="122" ce="20" id="148e445455a402e51ee8cb42d41d6fa3_c3f9af626b95bf67dd82ba17a809e6d1" nm="lower" point="1">
<n32 lb="122" cb="5">
<drx lb="122" cb="5" kind="lvalue" nm="MCInstLowering"/>
</n32>
</mex>
<n32 lb="122" cb="26">
<drx lb="122" cb="26" kind="lvalue" nm="MI"/>
</n32>
<drx lb="122" cb="30" kind="lvalue" nm="TmpInst"/>
</mce>
<mce lb="123" cb="5" le="123" ce="40" nbparm="2" id="67d9eb8049a3afaa59b7545110adc6d4_267fd7f7c8232c82dff0caa2aa2ac51c">
<exp pvirg="true"/>
<mex lb="123" cb="5" id="67d9eb8049a3afaa59b7545110adc6d4_267fd7f7c8232c82dff0caa2aa2ac51c" nm="EmitToStreamer" arrow="1">
<n32 lb="123" cb="5">
<n19 lb="123" cb="5"/>
</n32>
</mex>
<mex lb="123" cb="20" kind="lvalue" id="67d9eb8049a3afaa59b7545110adc6d4_ac1013df9af2510d33d734b3d5339700" nm="OutStreamer" arrow="1">
<n32 lb="123" cb="20">
<n19 lb="123" cb="20"/>
</n32>
</mex>
<n32 lb="123" cb="33">
<drx lb="123" cb="33" kind="lvalue" nm="TmpInst"/>
</n32>
</mce>
<if lb="125" cb="5" le="157" ce="5">
<n32 lb="125" cb="9">
<mex lb="125" cb="9" kind="lvalue" id="26da9f39abbd86c48d581c3a025dda3b_41e6a966b3cdfe5fc8a682afe9b2883e" nm="DisasmEnabled" arrow="1">
<n19 lb="125" cb="9"/>
</mex>
</n32>
<u lb="125" cb="24" le="157" ce="5">
<mce lb="127" cb="7" le="127" ce="48" nbparm="1" id="78cb3cbcc032150b6a85b2f30813c812_96afa37127f82980ac7ff777d2b08752">
<exp pvirg="true"/>
<mex lb="127" cb="7" le="127" ce="19" id="78cb3cbcc032150b6a85b2f30813c812_96afa37127f82980ac7ff777d2b08752" nm="resize" point="1">
<mex lb="127" cb="7" kind="lvalue" id="26da9f39abbd86c48d581c3a025dda3b_6a74a7a6233316dc9afe688930850973" nm="DisasmLines" arrow="1">
<n19 lb="127" cb="7"/>
</mex>
</mex>
<xop lb="127" cb="26" le="127" ce="47" kind="+">
<mce lb="127" cb="26" le="127" ce="43" nbparm="0" id="78cb3cbcc032150b6a85b2f30813c812_4d302b215534245d1eabe876b749053e">
<exp pvirg="true"/>
<mex lb="127" cb="26" le="127" ce="38" id="78cb3cbcc032150b6a85b2f30813c812_4d302b215534245d1eabe876b749053e" nm="size" point="1">
<n32 lb="127" cb="26">
<mex lb="127" cb="26" kind="lvalue" id="26da9f39abbd86c48d581c3a025dda3b_6a74a7a6233316dc9afe688930850973" nm="DisasmLines" arrow="1">
<n19 lb="127" cb="26"/>
</mex>
</n32>
</mex>
</mce>
<n32 lb="127" cb="47">
<n45 lb="127" cb="47">
<flit/>
</n45>
</n32>
</xop>
</mce>
<dst lb="128" cb="7" le="128" ce="51">
<exp pvirg="true"/>
<Var nm="DisasmLine">
<lrf>
<ety>
<Tdef>
<tss>
<templatebase id="f2e96efeaba09e7d8921632d675962d4_6ecc822215ca97386606c5e8e95c56fb"/>
<template_arguments>
<bt name="char"/>
<tss>
<templatebase id="dc6a030260fdce02a4552ddbd0ff2ec9_bf3447e13ccfc57e5fa847f5d78e7639"/>
<template_arguments>
<bt name="char"/>
</template_arguments>
</tss>
<tss>
<templatebase id="e709ea4c3e9ceb4cc0600c1bf8d29ceb_07566aa809aee0bdf1c0fac16e19fa85"/>
<template_arguments>
<bt name="char"/>
</template_arguments>
</tss>
</template_arguments>
</tss>
</Tdef>
</ety>
</lrf>
<mce lb="128" cb="33" le="128" ce="50" nbparm="0" id="78cb3cbcc032150b6a85b2f30813c812_207391e99aa9866b9597eb1555e76f01">
<exp pvirg="true"/>
<mex lb="128" cb="33" le="128" ce="45" id="78cb3cbcc032150b6a85b2f30813c812_207391e99aa9866b9597eb1555e76f01" nm="back" point="1">
<mex lb="128" cb="33" kind="lvalue" id="26da9f39abbd86c48d581c3a025dda3b_6a74a7a6233316dc9afe688930850973" nm="DisasmLines" arrow="1">
<n19 lb="128" cb="33"/>
</mex>
</mex>
</mce>
</Var>
</dst>
<dst lb="129" cb="7" le="129" ce="50">
<exp pvirg="true"/>
<Var nm="DisasmStream" value="true">
<rt>
<cr id="9e05b9b4de196b39d65ee2f40ed8c864_5d922df658163dc583a187cc520ee386"/>
</rt>
<n10 lb="129" cb="26" le="129" ce="49">
<typeptr id="9e05b9b4de196b39d65ee2f40ed8c864_a1c1d85a2e53adb398f6418fce54a308"/>
<temp/>
<drx lb="129" cb="39" kind="lvalue" nm="DisasmLine"/>
</n10>
</Var>
</dst>
<dst lb="131" cb="7" le="132" ce="59">
<exp pvirg="true"/>
<Var nm="InstPrinter" value="true">
<rt>
<cr id="8d6dfaa3fd10bf22ba7e2670eafe989b_0677cc8d41b60c1f027f31c0f2b3ddf1"/>
</rt>
<n10 lb="131" cb="25" le="132" ce="58">
<typeptr id="8d6dfaa3fd10bf22ba7e2670eafe989b_dc34359f04bb0faa980ee4c5635a7f39"/>
<temp/>
<uo lb="131" cb="37" le="131" ce="54" kind="*">
<mce lb="131" cb="38" le="131" ce="54" nbparm="0" id="d4e05c6b0f4f04a6e13045c31301b1c4_a18ed981b8a8b858339c460a0c7a21e2">
<exp pvirg="true"/>
<mex lb="131" cb="38" le="131" ce="41" id="d4e05c6b0f4f04a6e13045c31301b1c4_a18ed981b8a8b858339c460a0c7a21e2" nm="getMCAsmInfo" point="1">
<n32 lb="131" cb="38">
<mex lb="131" cb="38" kind="lvalue" id="67d9eb8049a3afaa59b7545110adc6d4_fe4f51bce37ea3594aa958c52f2af663" nm="TM" arrow="1">
<n32 lb="131" cb="38">
<n19 lb="131" cb="38"/>
</n32>
</mex>
</n32>
</mex>
</mce>
</uo>
<n32 lb="131" cb="57" le="131" ce="74">
<uo lb="131" cb="57" le="131" ce="74" kind="*">
<mce lb="131" cb="58" le="131" ce="74" nbparm="0" id="d4e05c6b0f4f04a6e13045c31301b1c4_9ac0efd7b518eac2413ab94a85ff1484">
<exp pvirg="true"/>
<mex lb="131" cb="58" le="131" ce="61" id="d4e05c6b0f4f04a6e13045c31301b1c4_9ac0efd7b518eac2413ab94a85ff1484" nm="getInstrInfo" point="1">
<n32 lb="131" cb="58">
<mex lb="131" cb="58" kind="lvalue" id="67d9eb8049a3afaa59b7545110adc6d4_fe4f51bce37ea3594aa958c52f2af663" nm="TM" arrow="1">
<n32 lb="131" cb="58">
<n19 lb="131" cb="58"/>
</n32>
</mex>
</n32>
</mex>
</mce>
</uo>
</n32>
<n32 lb="132" cb="37" le="132" ce="57">
<uo lb="132" cb="37" le="132" ce="57" kind="*">
<mce lb="132" cb="38" le="132" ce="57" nbparm="0" id="d4e05c6b0f4f04a6e13045c31301b1c4_127cefd5a1cfef8b1697680a0f08839b">
<exp pvirg="true"/>
<mex lb="132" cb="38" le="132" ce="41" id="d4e05c6b0f4f04a6e13045c31301b1c4_127cefd5a1cfef8b1697680a0f08839b" nm="getRegisterInfo" point="1">
<n32 lb="132" cb="38">
<mex lb="132" cb="38" kind="lvalue" id="67d9eb8049a3afaa59b7545110adc6d4_fe4f51bce37ea3594aa958c52f2af663" nm="TM" arrow="1">
<n32 lb="132" cb="38">
<n19 lb="132" cb="38"/>
</n32>
</mex>
</n32>
</mex>
</mce>
</uo>
</n32>
</n10>
</Var>
</dst>
<mce lb="133" cb="7" le="133" ce="64" nbparm="3" id="8d6dfaa3fd10bf22ba7e2670eafe989b_347e70c87f3d9d501062d98cd551fb69">
<exp pvirg="true"/>
<mex lb="133" cb="7" le="133" ce="19" id="8d6dfaa3fd10bf22ba7e2670eafe989b_347e70c87f3d9d501062d98cd551fb69" nm="printInst" point="1">
<drx lb="133" cb="7" kind="lvalue" nm="InstPrinter"/>
</mex>
<n32 lb="133" cb="29" le="133" ce="30">
<uo lb="133" cb="29" le="133" ce="30" kind="&amp;">
<drx lb="133" cb="30" kind="lvalue" nm="TmpInst"/>
</uo>
</n32>
<n32 lb="133" cb="39">
<drx lb="133" cb="39" kind="lvalue" nm="DisasmStream"/>
</n32>
<n10 lb="133" cb="53" le="133" ce="63">
<typeptr id="6f9d54688deb2fea7e6a760a21186275_1cde07128879fdd147febaf099861744"/>
<temp/>
<mte lb="133" cb="53" le="133" ce="63">
<exp pvirg="true"/>
<n11 lb="133" cb="53" le="133" ce="63">
<typeptr id="6f9d54688deb2fea7e6a760a21186275_ff6de9e1f10b9b18a3af1e53bbffc57b"/>
<temp/>
</n11>
</mte>
</n10>
</mce>
<dst lb="136" cb="7" le="136" ce="37">
<exp pvirg="true"/>
<Var nm="Fixups" value="true">
<tss>
<templatebase id="cc7c47255f6621964b49dbeb63bbaba4_a9311a36de5bf268b7e067c959560d85"/>
<template_arguments>
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
<Stmt>
<n45 lb="136" cb="28">
<flit/>
</n45>

</Stmt>
</template_arguments>
</tss>
<n10 lb="136" cb="31">
<typeptr id="cc7c47255f6621964b49dbeb63bbaba4_067cd2a612109cb7eed335e0749c7efe">
<template_arguments>
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
<integer value="4"/>
</template_arguments>
</typeptr>
<temp/>
</n10>
</Var>
</dst>
<dst lb="137" cb="7" le="137" ce="38">
<exp pvirg="true"/>
<Var nm="CodeBytes" value="true">
<tss>
<templatebase id="cc7c47255f6621964b49dbeb63bbaba4_a9311a36de5bf268b7e067c959560d85"/>
<template_arguments>
<bt name="char"/>
<Stmt>
<n45 lb="137" cb="25">
<flit/>
</n45>

</Stmt>
</template_arguments>
</tss>
<n10 lb="137" cb="29">
<typeptr id="cc7c47255f6621964b49dbeb63bbaba4_067cd2a612109cb7eed335e0749c7efe">
<template_arguments>
<bt name="char"/>
<integer value="16"/>
</template_arguments>
</typeptr>
<temp/>
</n10>
</Var>
</dst>
<dst lb="138" cb="7" le="138" ce="48">
<exp pvirg="true"/>
<Var nm="CodeStream" value="true">
<rt>
<cr id="9e05b9b4de196b39d65ee2f40ed8c864_7f8264d6735487d69d5d4f9914eb9166"/>
</rt>
<n10 lb="138" cb="27" le="138" ce="47">
<typeptr id="9e05b9b4de196b39d65ee2f40ed8c864_798c2acedf1b0e630cc77fb3b41c8aaf"/>
<temp/>
<n32 lb="138" cb="38">
<drx lb="138" cb="38" kind="lvalue" nm="CodeBytes"/>
</n32>
</n10>
</Var>
</dst>
<dst lb="140" cb="7" le="140" ce="70">
<exp pvirg="true"/>
<Var nm="ObjStreamer">
<lrf>
<rt>
<cr id="6a5b9a4d2d8564a0b3be1655e7274ecc_62eb7f75c715da417ab0fa5ef8360160"/>
</rt>
</lrf>
<ocast lb="140" cb="39" le="140" ce="59">
<rt>
<cr id="6a5b9a4d2d8564a0b3be1655e7274ecc_62eb7f75c715da417ab0fa5ef8360160"/>
</rt>
<mex lb="140" cb="59" kind="lvalue" id="67d9eb8049a3afaa59b7545110adc6d4_ac1013df9af2510d33d734b3d5339700" nm="OutStreamer" arrow="1">
<n32 lb="140" cb="59">
<n19 lb="140" cb="59"/>
</n32>
</mex>
</ocast>
</Var>
</dst>
<dst lb="141" cb="7" le="141" ce="75">
<exp pvirg="true"/>
<Var nm="InstEmitter">
<lrf>
<rt>
<cr id="a58073b6dedec8d5532f4b2835be2ded_af4399f4437e115c3386bc7c1443e314"/>
</rt>
</lrf>
<mce lb="141" cb="36" le="141" ce="74" nbparm="0" id="dc0fc8f2eb97706161dc0456f9cf15db_0c149bcd70dcc03e2c2e5431820ea80e">
<exp pvirg="true"/>
<mex lb="141" cb="36" le="141" ce="63" id="dc0fc8f2eb97706161dc0456f9cf15db_0c149bcd70dcc03e2c2e5431820ea80e" nm="getEmitter" point="1">
<n32 lb="141" cb="36" le="141" ce="61">
<mce lb="141" cb="36" le="141" ce="61" nbparm="0" id="6a5b9a4d2d8564a0b3be1655e7274ecc_d6e8ae3a15fa453b2266535e1c3f588f">
<exp pvirg="true"/>
<mex lb="141" cb="36" le="141" ce="48" id="6a5b9a4d2d8564a0b3be1655e7274ecc_d6e8ae3a15fa453b2266535e1c3f588f" nm="getAssembler" point="1">
<drx lb="141" cb="36" kind="lvalue" nm="ObjStreamer"/>
</mex>
</mce>
</n32>
</mex>
</mce>
</Var>
</dst>
<mce lb="142" cb="7" le="143" ce="71" nbparm="4" id="a58073b6dedec8d5532f4b2835be2ded_7d18b3b252c0453e7e36fe1476edd2b9">
<exp pvirg="true"/>
<mex lb="142" cb="7" le="142" ce="19" id="a58073b6dedec8d5532f4b2835be2ded_7d18b3b252c0453e7e36fe1476edd2b9" nm="EncodeInstruction" point="1">
<n32 lb="142" cb="7">
<drx lb="142" cb="7" kind="lvalue" nm="InstEmitter"/>
</n32>
</mex>
<n32 lb="142" cb="37">
<drx lb="142" cb="37" kind="lvalue" nm="TmpInst"/>
</n32>
<n32 lb="142" cb="46">
<drx lb="142" cb="46" kind="lvalue" nm="CodeStream"/>
</n32>
<n32 lb="142" cb="58">
<drx lb="142" cb="58" kind="lvalue" nm="Fixups"/>
</n32>
<mce lb="143" cb="37" le="143" ce="70" nbparm="0" id="d4e05c6b0f4f04a6e13045c31301b1c4_c8e91f01a3f9e28c7a0b5efedce12456">
<exp pvirg="true"/>
<mex lb="143" cb="37" le="143" ce="68" id="d4e05c6b0f4f04a6e13045c31301b1c4_c8e91f01a3f9e28c7a0b5efedce12456" nm="getSubtarget" point="1">
<n32 lb="143" cb="37">
<mex lb="143" cb="37" kind="lvalue" id="67d9eb8049a3afaa59b7545110adc6d4_fe4f51bce37ea3594aa958c52f2af663" nm="TM" arrow="1">
<n32 lb="143" cb="37">
<n19 lb="143" cb="37"/>
</n32>
</mex>
</n32>
</mex>
</mce>
</mce>
<mce lb="144" cb="7" le="144" ce="24" nbparm="0" id="9e05b9b4de196b39d65ee2f40ed8c864_6844211f74b951d51b9cea3559c87a02">
<exp pvirg="true"/>
<mex lb="144" cb="7" le="144" ce="18" id="9e05b9b4de196b39d65ee2f40ed8c864_6844211f74b951d51b9cea3559c87a02" nm="flush" point="1">
<n32 lb="144" cb="7">
<drx lb="144" cb="7" kind="lvalue" nm="CodeStream"/>
</n32>
</mex>
</mce>
<mce lb="146" cb="7" le="146" ce="42" nbparm="1" id="78cb3cbcc032150b6a85b2f30813c812_96afa37127f82980ac7ff777d2b08752">
<exp pvirg="true"/>
<mex lb="146" cb="7" le="146" ce="16" id="78cb3cbcc032150b6a85b2f30813c812_96afa37127f82980ac7ff777d2b08752" nm="resize" point="1">
<mex lb="146" cb="7" kind="lvalue" id="26da9f39abbd86c48d581c3a025dda3b_0868c1e8fd24be009f3dc1b37ee3d337" nm="HexLines" arrow="1">
<n19 lb="146" cb="7"/>
</mex>
</mex>
<xop lb="146" cb="23" le="146" ce="41" kind="+">
<mce lb="146" cb="23" le="146" ce="37" nbparm="0" id="78cb3cbcc032150b6a85b2f30813c812_4d302b215534245d1eabe876b749053e">
<exp pvirg="true"/>
<mex lb="146" cb="23" le="146" ce="32" id="78cb3cbcc032150b6a85b2f30813c812_4d302b215534245d1eabe876b749053e" nm="size" point="1">
<n32 lb="146" cb="23">
<mex lb="146" cb="23" kind="lvalue" id="26da9f39abbd86c48d581c3a025dda3b_0868c1e8fd24be009f3dc1b37ee3d337" nm="HexLines" arrow="1">
<n19 lb="146" cb="23"/>
</mex>
</n32>
</mex>
</mce>
<n32 lb="146" cb="41">
<n45 lb="146" cb="41"/>
</n32>
</xop>
</mce>
<dst lb="147" cb="7" le="147" ce="45">
<exp pvirg="true"/>
<Var nm="HexLine">
<lrf>
<ety>
<Tdef>
<tss>
<templatebase id="f2e96efeaba09e7d8921632d675962d4_6ecc822215ca97386606c5e8e95c56fb"/>
<template_arguments>
<bt name="char"/>
<tss>
<templatebase id="dc6a030260fdce02a4552ddbd0ff2ec9_bf3447e13ccfc57e5fa847f5d78e7639"/>
<template_arguments>
<bt name="char"/>
</template_arguments>
</tss>
<tss>
<templatebase id="e709ea4c3e9ceb4cc0600c1bf8d29ceb_07566aa809aee0bdf1c0fac16e19fa85"/>
<template_arguments>
<bt name="char"/>
</template_arguments>
</tss>
</template_arguments>
</tss>
</Tdef>
</ety>
</lrf>
<mce lb="147" cb="30" le="147" ce="44" nbparm="0" id="78cb3cbcc032150b6a85b2f30813c812_207391e99aa9866b9597eb1555e76f01">
<exp pvirg="true"/>
<mex lb="147" cb="30" le="147" ce="39" id="78cb3cbcc032150b6a85b2f30813c812_207391e99aa9866b9597eb1555e76f01" nm="back" point="1">
<mex lb="147" cb="30" kind="lvalue" id="26da9f39abbd86c48d581c3a025dda3b_0868c1e8fd24be009f3dc1b37ee3d337" nm="HexLines" arrow="1">
<n19 lb="147" cb="30"/>
</mex>
</mex>
</mce>
</Var>
</dst>
<dst lb="148" cb="7" le="148" ce="44">
<exp pvirg="true"/>
<Var nm="HexStream" value="true">
<rt>
<cr id="9e05b9b4de196b39d65ee2f40ed8c864_5d922df658163dc583a187cc520ee386"/>
</rt>
<n10 lb="148" cb="26" le="148" ce="43">
<typeptr id="9e05b9b4de196b39d65ee2f40ed8c864_a1c1d85a2e53adb398f6418fce54a308"/>
<temp/>
<drx lb="148" cb="36" kind="lvalue" nm="HexLine"/>
</n10>
</Var>
</dst>
<fx lb="150" cb="7" le="153" ce="7">
<dst lb="150" cb="12" le="150" ce="24">
<exp pvirg="true"/>
<Var nm="i" value="true">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
<n32 lb="150" cb="23">
<n45 lb="150" cb="23">
<flit/>
</n45>
</n32>
</Var>
</dst>
<xop lb="150" cb="26" le="150" ce="45" kind="&lt;">
<n32 lb="150" cb="26">
<drx lb="150" cb="26" kind="lvalue" nm="i"/>
</n32>
<mce lb="150" cb="30" le="150" ce="45" nbparm="0" id="cc7c47255f6621964b49dbeb63bbaba4_ff1807960381c13f37b239dabf81dea4">
<exp pvirg="true"/>
<mex lb="150" cb="30" le="150" ce="40" id="cc7c47255f6621964b49dbeb63bbaba4_ff1807960381c13f37b239dabf81dea4" nm="size" point="1">
<n32 lb="150" cb="30">
<drx lb="150" cb="30" kind="lvalue" nm="CodeBytes"/>
</n32>
</mex>
</mce>
</xop>
<cao lb="150" cb="48" le="150" ce="53" kind="+=">
<drx lb="150" cb="48" kind="lvalue" nm="i"/>
<n32 lb="150" cb="53">
<n45 lb="150" cb="53"/>
</n32>
</cao>
<u lb="150" cb="56" le="153" ce="7">
<dst lb="151" cb="9" le="151" ce="64">
<exp pvirg="true"/>
<Var nm="CodeDWord" value="true">
<bt name="unsigned int"/>
<n32 lb="151" cb="34" le="151" ce="63">
<uo lb="151" cb="34" le="151" ce="63" kind="*">
<ocast lb="151" cb="35" le="151" ce="63">
<pt>
<bt name="unsigned int"/>
</pt>
<uo lb="151" cb="51" le="151" ce="63" kind="&amp;">
<ocx lb="151" cb="52" le="151" ce="63" nbparm="2" id="cc7c47255f6621964b49dbeb63bbaba4_778f69a3d2313b89746fb83a6cae7f9d">
<exp pvirg="true"/>
<n32 lb="151" cb="61" le="151" ce="63">
<drx lb="151" cb="61" le="151" ce="63" kind="lvalue" id="cc7c47255f6621964b49dbeb63bbaba4_778f69a3d2313b89746fb83a6cae7f9d" nm="operator[]"/>
</n32>
<n32 lb="151" cb="52">
<drx lb="151" cb="52" kind="lvalue" nm="CodeBytes"/>
</n32>
<n32 lb="151" cb="62">
<drx lb="151" cb="62" kind="lvalue" nm="i"/>
</n32>
</ocx>
</uo>
</ocast>
</uo>
</n32>
</Var>
</dst>
<n37 lb="152" cb="9" le="152" ce="68">
<ocx lb="152" cb="9" le="152" ce="68" nbparm="2" id="9e05b9b4de196b39d65ee2f40ed8c864_0e5d7d93bb58111a1bee2e38c8d89f69">
<exp pvirg="true"/>
<n32 lb="152" cb="19">
<drx lb="152" cb="19" kind="lvalue" id="9e05b9b4de196b39d65ee2f40ed8c864_0e5d7d93bb58111a1bee2e38c8d89f69" nm="operator&lt;&lt;"/>
</n32>
<n32 lb="152" cb="9">
<drx lb="152" cb="9" kind="lvalue" nm="HexStream"/>
</n32>
<mte lb="152" cb="22" le="152" ce="68">
<exp pvirg="true"/>
<n32 lb="152" cb="22" le="152" ce="68">
<n32 lb="152" cb="22" le="152" ce="68">
<n8 lb="152" cb="22" le="152" ce="68" >
<temp/>
<ce lb="152" cb="22" le="152" ce="68" nbparm="3" id="ba5a2348f6199a007dec48b731bdf4d5_29bf95231474d12a6c519b94b1ac7eb4">
<exp pvirg="true"/>
<n32 lb="152" cb="22">
<drx lb="152" cb="22" kind="lvalue" id="ba5a2348f6199a007dec48b731bdf4d5_29bf95231474d12a6c519b94b1ac7eb4" nm="format">
<template_arguments>
<pt>
<QualType const="true">
<bt name="char"/>
</QualType>
</pt>
<bt name="unsigned int"/>
</template_arguments>
</drx>
</n32>
<n32 lb="152" cb="29">
<n52 lb="152" cb="29">
<slit/>
</n52>
</n32>
<mte lb="152" cb="39" le="152" ce="56">
<exp pvirg="true"/>
<n46 lb="152" cb="39" le="152" ce="56">
<exp pvirg="true"/>
<co lb="152" cb="40" le="152" ce="54">
<exp pvirg="true"/>
<xop lb="152" cb="40" le="152" ce="44" kind="&gt;">
<n32 lb="152" cb="40">
<drx lb="152" cb="40" kind="lvalue" nm="i"/>
</n32>
<n32 lb="152" cb="44">
<n45 lb="152" cb="44"/>
</n32>
</xop>
<n32 lb="152" cb="48">
<n52 lb="152" cb="48">
<slit/>
</n52>
</n32>
<n32 lb="152" cb="54">
<n52 lb="152" cb="54">
<slit/>
</n52>
</n32>
</co>
</n46>
</mte>
<n32 lb="152" cb="59">
<drx lb="152" cb="59" kind="lvalue" nm="CodeDWord"/>
</n32>
</ce>
</n8>
</n32>
</n32>
</mte>
</ocx>
</n37>
</u>
</fx>
<mce lb="155" cb="7" le="155" ce="26" nbparm="0" id="9e05b9b4de196b39d65ee2f40ed8c864_6844211f74b951d51b9cea3559c87a02">
<exp pvirg="true"/>
<mex lb="155" cb="7" le="155" ce="20" id="9e05b9b4de196b39d65ee2f40ed8c864_6844211f74b951d51b9cea3559c87a02" nm="flush" point="1">
<n32 lb="155" cb="7">
<drx lb="155" cb="7" kind="lvalue" nm="DisasmStream"/>
</n32>
</mex>
</mce>
<xop lb="156" cb="7" le="156" ce="70" kind="=">
<mex lb="156" cb="7" kind="lvalue" id="26da9f39abbd86c48d581c3a025dda3b_1ac74f5cbfb04a72b524ed3ca55c001e" nm="DisasmLineMaxLen" arrow="1">
<n19 lb="156" cb="7"/>
</mex>
<n32 lb="156" cb="26" le="156" ce="70">
<ce lb="156" cb="26" le="156" ce="70" nbparm="2" id="94a7e75d7a66258cfa0b786887370f56_dbc0139521b1f1d8eb69fae6a41c0686">
<exp pvirg="true"/>
<n32 lb="156" cb="26" le="156" ce="31">
<drx lb="156" cb="26" le="156" ce="31" kind="lvalue" id="94a7e75d7a66258cfa0b786887370f56_dbc0139521b1f1d8eb69fae6a41c0686" nm="max">
<template_arguments>
<bt name="unsigned int"/>
</template_arguments>
</drx>
</n32>
<n32 lb="156" cb="35">
<mex lb="156" cb="35" kind="lvalue" id="26da9f39abbd86c48d581c3a025dda3b_1ac74f5cbfb04a72b524ed3ca55c001e" nm="DisasmLineMaxLen" arrow="1">
<n19 lb="156" cb="35"/>
</mex>
</n32>
<mte lb="156" cb="53" le="156" ce="69">
<exp pvirg="true"/>
<mce lb="156" cb="53" le="156" ce="69" nbparm="0" id="f2e96efeaba09e7d8921632d675962d4_40cb65bbc33cc6086019064141e4d13b">
<exp pvirg="true"/>
<mex lb="156" cb="53" le="156" ce="64" id="f2e96efeaba09e7d8921632d675962d4_40cb65bbc33cc6086019064141e4d13b" nm="size" point="1">
<n32 lb="156" cb="53">
<drx lb="156" cb="53" kind="lvalue" nm="DisasmLine"/>
</n32>
</mex>
</mce>
</mte>
</ce>
</n32>
</xop>
</u>
</if>
</u>
</if>
</u>

</Stmt>
</m>
</tun>
</Root>
