Synthesizing design: adc_module_0.sv
dc_shell-t -x "source -echo do_mapping.tcl"
                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
               Version K-2015.06-SP1 for linux64 - Jul 21, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
# Step 1:  Read in the source file
analyze -format sverilog -lib WORK { adc_module_0.sv}
Running PRESTO HDLC
Compiling source file ./source/adc_module_0.sv
Warning:  ./source/adc_module_0.sv:31: delay controls are ignored for synthesis. (VER-176)
Warning:  ./source/adc_module_0.sv:33: delay controls are ignored for synthesis. (VER-176)
Warning:  ./source/adc_module_0.sv:4260: The statements in initial blocks are ignored. (VER-281)
Presto compilation completed successfully.
Loading db file '/package/eda/cells/OSU/v2.7/synopsys/lib/ami05/osu05_stdcells.db'
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/dw_foundation.sldb'
elaborate adc_module_0 -lib WORK
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/gtech.db'
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/standard.sldb'
  Loading link library 'osu05_stdcells'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'adc_module_0'.
Information: Building the design 'load_buffer'. (HDL-193)

Statistics for case statements in always block at line 215 in file
	'./source/load_buffer.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           360            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine load_buffer line 42 in file
		'./source/load_buffer.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    count_out_reg    | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
| buffer_out_val_reg  | Flip-flop | 1024  |  Y  | N  | Y  | N  | N  | N  | N  |
|  current_state_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'work_buffer'. (HDL-193)
Warning:  ./source/work_buffer.sv:22: Netlist for always_ff block does not contain a flip-flop. (ELAB-976)
Presto compilation completed successfully.
uniquify
# Step 2: Set design constraints
# Uncomment below to set timing, area, power, etc. constraints
# set_max_delay <delay> -from "<input>" -to "<output>"
# set_max_area <area>
# set_max_total_power <power> mW
# Step 3: Compile the design
compile -map_effort medium
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.1 |     *     |
| Licensed DW Building Blocks        | K-2015.06-DWBB_201506.1 |     *     |
============================================================================


Information: There are 1070 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'load_buffer'
Information: The register 'current_state_reg[1]' is a constant and will be removed. (OPT-1206)
  Processing 'adc_module_0'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Design 'adc_module_0' has no optimization constraints set. (OPT-108)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'load_buffer_DW01_inc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Structuring 'load_buffer'
  Mapping 'load_buffer'

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04 2274174.0      0.00       0.0       0.0                          
    0:00:04 2274174.0      0.00       0.0       0.0                          
    0:00:04 2274174.0      0.00       0.0       0.0                          
    0:00:04 2274174.0      0.00       0.0       0.0                          
    0:00:04 2274174.0      0.00       0.0       0.0                          
    0:00:04 2265894.0      0.00       0.0       0.0                          
    0:00:04 2265894.0      0.00       0.0       0.0                          
    0:00:04 2265894.0      0.00       0.0       0.0                          
    0:00:04 2265894.0      0.00       0.0       0.0                          
    0:00:04 2265894.0      0.00       0.0       0.0                          
    0:00:04 2265894.0      0.00       0.0       0.0                          
    0:00:04 2265894.0      0.00       0.0       0.0                          
    0:00:04 2265894.0      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04 2265894.0      0.00       0.0       0.0                          
    0:00:04 2265894.0      0.00       0.0       0.0                          
    0:00:04 2265894.0      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04 2265894.0      0.00       0.0       0.0                          
    0:00:04 2265894.0      0.00       0.0       0.0                          
    0:00:05 2265894.0      0.00       0.0       0.0                          
    0:00:05 2265894.0      0.00       0.0       0.0                          
    0:00:05 2265894.0      0.00       0.0       0.0                          
    0:00:06 2265894.0      0.00       0.0       0.0                          
    0:00:06 2265894.0      0.00       0.0       0.0                          
    0:00:06 2265894.0      0.00       0.0       0.0                          
    0:00:06 2265894.0      0.00       0.0       0.0                          
    0:00:06 2265894.0      0.00       0.0       0.0                          
    0:00:06 2265894.0      0.00       0.0       0.0                          
Loading db file '/package/eda/cells/OSU/v2.7/synopsys/lib/ami05/osu05_stdcells.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'adc_module_0' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net '*Logic1*': 1034 load(s), 1 driver(s)
     Net 'tb_n_rst': 1034 load(s), 1 driver(s)
# Step 4: Output reports
report_timing -path full -delay max -max_paths 1 -nworst 1 > reports/adc_module_0.rep
report_area >> reports/adc_module_0.rep
report_power -hier >> reports/adc_module_0.rep
# Step 5: Output final VHDL and Verilog files
write_file -format verilog -hierarchy -output "mapped/adc_module_0.v"
Writing verilog file '/home/ecegrid/a/mg88/ece337/Project/mapped/adc_module_0.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
echo "\nScript Done\n"

Script Done

echo "\nChecking Design\n"

Checking Design

check_design
 
****************************************
check_design summary:
Version:     K-2015.06-SP1
Date:        Mon Dec  7 14:51:56 2015
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                      9
    Constant outputs (LINT-52)                                      9

Cells                                                              12
    Cells do not drive (LINT-1)                                     1
    Connected to power or ground (LINT-32)                         11
--------------------------------------------------------------------------------

Warning: In design 'adc_module_0', cell 'L1' does not drive any nets. (LINT-1)
Warning: In design 'adc_module_0', a pin on submodule 'L1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clk' is connected to logic 1. 
Warning: In design 'adc_module_0', a pin on submodule 'L1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'n_rst' is connected to logic 0. 
Warning: In design 'adc_module_0', a pin on submodule 'L1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'shift_in' is connected to logic 0. 
Warning: In design 'adc_module_0', a pin on submodule 'L1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_in[7]' is connected to logic 0. 
Warning: In design 'adc_module_0', a pin on submodule 'L1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_in[6]' is connected to logic 0. 
Warning: In design 'adc_module_0', a pin on submodule 'L1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_in[5]' is connected to logic 0. 
Warning: In design 'adc_module_0', a pin on submodule 'L1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_in[4]' is connected to logic 0. 
Warning: In design 'adc_module_0', a pin on submodule 'L1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_in[3]' is connected to logic 0. 
Warning: In design 'adc_module_0', a pin on submodule 'L1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_in[2]' is connected to logic 0. 
Warning: In design 'adc_module_0', a pin on submodule 'L1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_in[1]' is connected to logic 0. 
Warning: In design 'adc_module_0', a pin on submodule 'L1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_in[0]' is connected to logic 0. 
Warning: In design 'adc_module_0', output port 'data_out[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'adc_module_0', output port 'data_out[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'adc_module_0', output port 'data_out[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'adc_module_0', output port 'data_out[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'adc_module_0', output port 'data_out[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'adc_module_0', output port 'data_out[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'adc_module_0', output port 'data_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'adc_module_0', output port 'data_out[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'adc_module_0', output port 'shift_out' is connected directly to 'logic 0'. (LINT-52)
quit

Thank you...
Done


