[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2712503 heartbeat IPC: 3.687 cumulative IPC: 3.687 (Simulation time: 00 hr 00 min 16 sec)
Warmup finished CPU 0 instructions: 10000002 cycles: 2712503 cumulative IPC: 3.687 (Simulation time: 00 hr 00 min 16 sec)
Warmup complete CPU 0 instructions: 10000002 cycles: 2712503 cumulative IPC: 3.687 (Simulation time: 00 hr 00 min 16 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 10775808 heartbeat IPC: 1.24 cumulative IPC: 1.24 (Simulation time: 00 hr 00 min 47 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 18848445 heartbeat IPC: 1.239 cumulative IPC: 1.239 (Simulation time: 00 hr 01 min 17 sec)
Heartbeat CPU 0 instructions: 40000011 cycles: 26914014 heartbeat IPC: 1.24 cumulative IPC: 1.24 (Simulation time: 00 hr 01 min 48 sec)
Heartbeat CPU 0 instructions: 50000015 cycles: 34791034 heartbeat IPC: 1.27 cumulative IPC: 1.247 (Simulation time: 00 hr 02 min 18 sec)
Simulation finished CPU 0 instructions: 50000004 cycles: 39925505 cumulative IPC: 1.252 (Simulation time: 00 hr 02 min 48 sec)
Simulation complete CPU 0 instructions: 50000004 cycles: 39925505 cumulative IPC: 1.252 (Simulation time: 00 hr 02 min 48 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs 628.pop2_s-17B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.252 instructions: 50000004 cycles: 39925505
CPU 0 Branch Prediction Accuracy: 96.69% MPKI: 3.79 Average ROB Occupancy at Mispredict: 93.88
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.05126
BRANCH_INDIRECT: 0.00164
BRANCH_CONDITIONAL: 3.737
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

cpu0->cpu0_STLB TOTAL        ACCESS:      44015 HIT:      41550 MISS:       2465 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:      44015 HIT:      41550 MISS:       2465 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 459.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1493818 HIT:     988450 MISS:     505368 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     812262 HIT:     444828 MISS:     367434 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     273726 HIT:     152625 MISS:     121101 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     404698 HIT:     390677 MISS:      14021 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       3132 HIT:        320 MISS:       2812 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 72.36 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    3840966 HIT:    3732373 MISS:     108593 MSHR_MERGE:      49464
cpu0->cpu0_L1I LOAD         ACCESS:    3840966 HIT:    3732373 MISS:     108593 MSHR_MERGE:      49464
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 20.31 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13013877 HIT:   10661361 MISS:    2352516 MSHR_MERGE:    1322522
cpu0->cpu0_L1D LOAD         ACCESS:    9223146 HIT:    7799119 MISS:    1424027 MSHR_MERGE:     670893
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    3787362 HIT:    2862079 MISS:     925283 MSHR_MERGE:     651555
cpu0->cpu0_L1D TRANSLATION  ACCESS:       3369 HIT:        163 MISS:       3206 MSHR_MERGE:         74
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 43.23 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    3130136 HIT:    3123919 MISS:       6217 MSHR_MERGE:       3738
cpu0->cpu0_ITLB LOAD         ACCESS:    3130136 HIT:    3123919 MISS:       6217 MSHR_MERGE:       3738
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12521962 HIT:   12450883 MISS:      71079 MSHR_MERGE:      29543
cpu0->cpu0_DTLB LOAD         ACCESS:   12521962 HIT:   12450883 MISS:      71079 MSHR_MERGE:      29543
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 32.32 cycles
cpu0->LLC TOTAL        ACCESS:     699328 HIT:     547869 MISS:     151459 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     367434 HIT:     228805 MISS:     138629 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     121101 HIT:     110271 MISS:      10830 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     207981 HIT:     207852 MISS:        129 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       2812 HIT:        941 MISS:       1871 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 191.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       4061
  ROW_BUFFER_MISS:     147269
  AVG DBUS CONGESTED CYCLE: 15.35
Channel 0 WQ ROW_BUFFER_HIT:      11196
  ROW_BUFFER_MISS:      33017
  FULL:          0
Channel 0 REFRESHES ISSUED:       3327
