

================================================================
== Vivado HLS Report for 'yuv_filter'
================================================================
* Date:           Fri May 08 12:32:57 2015

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        yuv_filter.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   8.00|      6.75|        1.00|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+----------+--------+----------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min  |    max   |   min  |    max   |   Type  |
    +--------+----------+--------+----------+---------+
    |  641205|  39333125|  641206|  39333126|   none  |
    +--------+----------+--------+----------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+--------------------+--------+----------+--------+----------+---------+
        |                               |                    |      Latency      |      Interval     | Pipeline|
        |            Instance           |       Module       |   min  |    max   |   min  |    max   |   Type  |
        +-------------------------------+--------------------+--------+----------+--------+----------+---------+
        |grp_yuv_filter_rgb2yuv_fu_245  |yuv_filter_rgb2yuv  |  240401|  14749441|  240401|  14749441|   none  |
        |grp_yuv_filter_yuv2rgb_fu_265  |yuv_filter_yuv2rgb  |  240401|  14749441|  240401|  14749441|   none  |
        +-------------------------------+--------------------+--------+----------+--------+----------+---------+

        * Loop: 
        +---------------------+--------+---------+------------+-----------+-----------+------------+----------+
        |                     |      Latency     |  Iteration |  Initiation Interval  |    Trip    |          |
        |      Loop Name      |   min  |   max   |   Latency  |  achieved |   target  |    Count   | Pipelined|
        +---------------------+--------+---------+------------+-----------+-----------+------------+----------+
        |- YUV_SCALE_LOOP_X   |  160400|  9834240| 802 ~ 5122 |          -|          -| 200 ~ 1920 |    no    |
        | + YUV_SCALE_LOOP_Y  |     800|     5120|           4|          -|          -| 200 ~ 1280 |    no    |
        +---------------------+--------+---------+------------+-----------+-----------+------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|Expression       |        -|      3|      0|    126|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      9|    482|    545|
|Memory           |     7200|      -|      0|      0|
|Multiplexer      |        -|      -|      -|    186|
|Register         |        -|      -|    224|      -|
+-----------------+---------+-------+-------+-------+
|Total            |     7200|     12|    706|    857|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |     6000|     15|      2|      4|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +-------------------------------+--------------------+---------+-------+-----+-----+
    |            Instance           |       Module       | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------------+--------------------+---------+-------+-----+-----+
    |grp_yuv_filter_rgb2yuv_fu_245  |yuv_filter_rgb2yuv  |        0|      5|  272|  288|
    |grp_yuv_filter_yuv2rgb_fu_265  |yuv_filter_yuv2rgb  |        0|      4|  210|  257|
    +-------------------------------+--------------------+---------+-------+-----+-----+
    |Total                          |                    |        0|      9|  482|  545|
    +-------------------------------+--------------------+---------+-------+-----+-----+

    * Memory: 
    +------------------------+-------------------------------+---------+---+----+---------+-----+------+-------------+
    |         Memory         |             Module            | BRAM_18K| FF| LUT|  Words  | Bits| Banks| W*Bits*Banks|
    +------------------------+-------------------------------+---------+---+----+---------+-----+------+-------------+
    |p_yuv_channels_ch1_U    |yuv_filter_p_yuv_channels_ch1  |     1200|  0|   0|  2457600|    8|     1|     19660800|
    |p_yuv_channels_ch2_U    |yuv_filter_p_yuv_channels_ch1  |     1200|  0|   0|  2457600|    8|     1|     19660800|
    |p_yuv_channels_ch3_U    |yuv_filter_p_yuv_channels_ch1  |     1200|  0|   0|  2457600|    8|     1|     19660800|
    |p_scale_channels_ch1_U  |yuv_filter_p_yuv_channels_ch1  |     1200|  0|   0|  2457600|    8|     1|     19660800|
    |p_scale_channels_ch2_U  |yuv_filter_p_yuv_channels_ch1  |     1200|  0|   0|  2457600|    8|     1|     19660800|
    |p_scale_channels_ch3_U  |yuv_filter_p_yuv_channels_ch1  |     1200|  0|   0|  2457600|    8|     1|     19660800|
    +------------------------+-------------------------------+---------+---+----+---------+-----+------+-------------+
    |Total                   |                               |     7200|  0|   0| 14745600|   48|     6|    117964800|
    +------------------------+-------------------------------+---------+---+----+---------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |tmp_32_i_fu_371_p2     |     *    |      1|  0|   0|           8|           8|
    |tmp_34_i_fu_379_p2     |     *    |      1|  0|   0|           8|           8|
    |tmp_36_i_fu_387_p2     |     *    |      1|  0|   0|           8|           8|
    |p_addr1_fu_356_p2      |     +    |      0|  0|  27|          27|          27|
    |p_addr_fu_335_p2       |     +    |      0|  0|  27|          27|          27|
    |x_fu_305_p2            |     +    |      0|  0|  16|          16|           1|
    |y_fu_346_p2            |     +    |      0|  0|  16|          16|           1|
    |exitcond1_i_fu_300_p2  |   icmp   |      0|  0|  20|          16|          16|
    |exitcond_i_fu_341_p2   |   icmp   |      0|  0|  20|          16|          16|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      3|  0| 126|         142|         112|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |   4|          9|    1|          9|
    |in_channels_ch1_ce0            |   1|          2|    1|          2|
    |in_channels_ch2_ce0            |   1|          2|    1|          2|
    |in_channels_ch3_ce0            |   1|          2|    1|          2|
    |out_channels_ch1_ce0           |   1|          2|    1|          2|
    |out_channels_ch1_we0           |   1|          2|    1|          2|
    |out_channels_ch2_ce0           |   1|          2|    1|          2|
    |out_channels_ch2_we0           |   1|          2|    1|          2|
    |out_channels_ch3_ce0           |   1|          2|    1|          2|
    |out_channels_ch3_we0           |   1|          2|    1|          2|
    |p_scale_channels_ch1_address0  |  22|          3|   22|         66|
    |p_scale_channels_ch1_ce0       |   1|          3|    1|          3|
    |p_scale_channels_ch2_address0  |  22|          3|   22|         66|
    |p_scale_channels_ch2_ce0       |   1|          3|    1|          3|
    |p_scale_channels_ch3_address0  |  22|          3|   22|         66|
    |p_scale_channels_ch3_ce0       |   1|          3|    1|          3|
    |p_yuv_channels_ch1_address0    |  22|          3|   22|         66|
    |p_yuv_channels_ch1_ce0         |   1|          3|    1|          3|
    |p_yuv_channels_ch1_we0         |   1|          2|    1|          2|
    |p_yuv_channels_ch2_address0    |  22|          3|   22|         66|
    |p_yuv_channels_ch2_ce0         |   1|          3|    1|          3|
    |p_yuv_channels_ch2_we0         |   1|          2|    1|          2|
    |p_yuv_channels_ch3_address0    |  22|          3|   22|         66|
    |p_yuv_channels_ch3_ce0         |   1|          3|    1|          3|
    |p_yuv_channels_ch3_we0         |   1|          2|    1|          2|
    |x_i_reg_222                    |  16|          2|   16|         32|
    |y_i_reg_233                    |  16|          2|   16|         32|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 186|         73|  183|        511|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------+----+----+-----+-----------+
    |                         Name                        | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------+----+----+-----+-----------+
    |U_reg_517                                            |   8|   0|    8|          0|
    |V_reg_522                                            |   8|   0|    8|          0|
    |Y_reg_512                                            |   8|   0|    8|          0|
    |ap_CS_fsm                                            |   8|   0|    8|          0|
    |grp_yuv_filter_rgb2yuv_fu_245_ap_start_ap_start_reg  |   1|   0|    1|          0|
    |grp_yuv_filter_yuv2rgb_fu_265_ap_start_ap_start_reg  |   1|   0|    1|          0|
    |p_addr_reg_477                                       |  19|   0|   27|          8|
    |p_yuv_height_reg_448                                 |  16|   0|   16|          0|
    |p_yuv_width_reg_442                                  |  16|   0|   16|          0|
    |tmp_28_i_cast_reg_464                                |   8|   0|   15|          7|
    |tmp_2_reg_490                                        |  27|   0|   64|         37|
    |tmp_37_i_reg_527                                     |   8|   0|    8|          0|
    |tmp_38_i_reg_532                                     |   8|   0|    8|          0|
    |tmp_39_i_reg_537                                     |   8|   0|    8|          0|
    |tmp_i_cast_15_reg_459                                |   8|   0|   15|          7|
    |tmp_i_cast_reg_454                                   |   8|   0|   15|          7|
    |x_i_reg_222                                          |  16|   0|   16|          0|
    |x_reg_472                                            |  16|   0|   16|          0|
    |y_i_reg_233                                          |  16|   0|   16|          0|
    |y_reg_485                                            |  16|   0|   16|          0|
    +-----------------------------------------------------+----+----+-----+-----------+
    |Total                                                | 224|   0|  290|         66|
    +-----------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |    yuv_filter    | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |    yuv_filter    | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |    yuv_filter    | return value |
|ap_done                    | out |    1| ap_ctrl_hs |    yuv_filter    | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |    yuv_filter    | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |    yuv_filter    | return value |
|in_channels_ch1_address0   | out |   22|  ap_memory |  in_channels_ch1 |     array    |
|in_channels_ch1_ce0        | out |    1|  ap_memory |  in_channels_ch1 |     array    |
|in_channels_ch1_q0         |  in |    8|  ap_memory |  in_channels_ch1 |     array    |
|in_channels_ch2_address0   | out |   22|  ap_memory |  in_channels_ch2 |     array    |
|in_channels_ch2_ce0        | out |    1|  ap_memory |  in_channels_ch2 |     array    |
|in_channels_ch2_q0         |  in |    8|  ap_memory |  in_channels_ch2 |     array    |
|in_channels_ch3_address0   | out |   22|  ap_memory |  in_channels_ch3 |     array    |
|in_channels_ch3_ce0        | out |    1|  ap_memory |  in_channels_ch3 |     array    |
|in_channels_ch3_q0         |  in |    8|  ap_memory |  in_channels_ch3 |     array    |
|in_width                   |  in |   16|   ap_none  |     in_width     |    pointer   |
|in_height                  |  in |   16|   ap_none  |     in_height    |    pointer   |
|out_channels_ch1_address0  | out |   22|  ap_memory | out_channels_ch1 |     array    |
|out_channels_ch1_ce0       | out |    1|  ap_memory | out_channels_ch1 |     array    |
|out_channels_ch1_we0       | out |    1|  ap_memory | out_channels_ch1 |     array    |
|out_channels_ch1_d0        | out |    8|  ap_memory | out_channels_ch1 |     array    |
|out_channels_ch2_address0  | out |   22|  ap_memory | out_channels_ch2 |     array    |
|out_channels_ch2_ce0       | out |    1|  ap_memory | out_channels_ch2 |     array    |
|out_channels_ch2_we0       | out |    1|  ap_memory | out_channels_ch2 |     array    |
|out_channels_ch2_d0        | out |    8|  ap_memory | out_channels_ch2 |     array    |
|out_channels_ch3_address0  | out |   22|  ap_memory | out_channels_ch3 |     array    |
|out_channels_ch3_ce0       | out |    1|  ap_memory | out_channels_ch3 |     array    |
|out_channels_ch3_we0       | out |    1|  ap_memory | out_channels_ch3 |     array    |
|out_channels_ch3_d0        | out |    8|  ap_memory | out_channels_ch3 |     array    |
|out_width                  | out |   16|   ap_vld   |     out_width    |    pointer   |
|out_width_ap_vld           | out |    1|   ap_vld   |     out_width    |    pointer   |
|out_height                 | out |   16|   ap_vld   |    out_height    |    pointer   |
|out_height_ap_vld          | out |    1|   ap_vld   |    out_height    |    pointer   |
|Y_scale                    |  in |    8|   ap_none  |      Y_scale     |    scalar    |
|U_scale                    |  in |    8|   ap_none  |      U_scale     |    scalar    |
|V_scale                    |  in |    8|   ap_none  |      V_scale     |    scalar    |
+---------------------------+-----+-----+------------+------------------+--------------+

