// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
// Date        : Thu Mar 26 11:05:17 2020
// Host        : imdea-System running 64-bit Ubuntu 18.04.3 LTS
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_axi_perf_mon_0_0_sim_netlist.v
// Design      : design_1_axi_perf_mon_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xczu28dr-ffvg1517-2-e
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_acc_n_incr
   (Acc_OF,
    \Accum_i_reg[31]_0 ,
    \Incrementer_reg[31]_0 ,
    Overflow_D1_reg_0,
    core_aclk,
    \Accum_i_reg[15]_0 ,
    DI,
    S,
    Metrics_Cnt_Reset_Final__0,
    accumulate,
    out,
    \Accum_i_reg[32]_0 ,
    core_aresetn,
    Q,
    Incr_by_12__7_carry_0,
    \incrementer_input_reg_val_i_reg[31]_0 );
  output Acc_OF;
  output [31:0]\Accum_i_reg[31]_0 ;
  output [31:0]\Incrementer_reg[31]_0 ;
  input Overflow_D1_reg_0;
  input core_aclk;
  input [0:0]\Accum_i_reg[15]_0 ;
  input [7:0]DI;
  input [7:0]S;
  input Metrics_Cnt_Reset_Final__0;
  input accumulate;
  input [0:0]out;
  input \Accum_i_reg[32]_0 ;
  input core_aresetn;
  input [31:0]Q;
  input [15:0]Incr_by_12__7_carry_0;
  input [31:0]\incrementer_input_reg_val_i_reg[31]_0 ;

  wire Acc_OF;
  wire Acc_OF0;
  wire [32:32]Accum_i;
  wire [32:0]Accum_i1_in;
  wire \Accum_i[15]_i_2_n_0 ;
  wire \Accum_i[15]_i_3_n_0 ;
  wire \Accum_i[15]_i_4_n_0 ;
  wire \Accum_i[15]_i_5_n_0 ;
  wire \Accum_i[15]_i_6_n_0 ;
  wire \Accum_i[15]_i_7_n_0 ;
  wire \Accum_i[15]_i_8_n_0 ;
  wire \Accum_i[15]_i_9_n_0 ;
  wire \Accum_i[23]_i_2_n_0 ;
  wire \Accum_i[23]_i_3_n_0 ;
  wire \Accum_i[23]_i_4_n_0 ;
  wire \Accum_i[23]_i_5_n_0 ;
  wire \Accum_i[23]_i_6_n_0 ;
  wire \Accum_i[23]_i_7_n_0 ;
  wire \Accum_i[23]_i_8_n_0 ;
  wire \Accum_i[23]_i_9_n_0 ;
  wire \Accum_i[31]_i_10_n_0 ;
  wire \Accum_i[31]_i_3_n_0 ;
  wire \Accum_i[31]_i_4_n_0 ;
  wire \Accum_i[31]_i_5_n_0 ;
  wire \Accum_i[31]_i_6_n_0 ;
  wire \Accum_i[31]_i_7_n_0 ;
  wire \Accum_i[31]_i_8_n_0 ;
  wire \Accum_i[31]_i_9_n_0 ;
  wire \Accum_i[32]_i_1_n_0 ;
  wire \Accum_i[7]_i_2_n_0 ;
  wire \Accum_i[7]_i_3_n_0 ;
  wire \Accum_i[7]_i_4_n_0 ;
  wire \Accum_i[7]_i_5_n_0 ;
  wire \Accum_i[7]_i_6_n_0 ;
  wire \Accum_i[7]_i_7_n_0 ;
  wire \Accum_i[7]_i_8_n_0 ;
  wire \Accum_i[7]_i_9_n_0 ;
  wire [0:0]\Accum_i_reg[15]_0 ;
  wire \Accum_i_reg[15]_i_1_n_0 ;
  wire \Accum_i_reg[15]_i_1_n_1 ;
  wire \Accum_i_reg[15]_i_1_n_2 ;
  wire \Accum_i_reg[15]_i_1_n_3 ;
  wire \Accum_i_reg[15]_i_1_n_4 ;
  wire \Accum_i_reg[15]_i_1_n_5 ;
  wire \Accum_i_reg[15]_i_1_n_6 ;
  wire \Accum_i_reg[15]_i_1_n_7 ;
  wire \Accum_i_reg[23]_i_1_n_0 ;
  wire \Accum_i_reg[23]_i_1_n_1 ;
  wire \Accum_i_reg[23]_i_1_n_2 ;
  wire \Accum_i_reg[23]_i_1_n_3 ;
  wire \Accum_i_reg[23]_i_1_n_4 ;
  wire \Accum_i_reg[23]_i_1_n_5 ;
  wire \Accum_i_reg[23]_i_1_n_6 ;
  wire \Accum_i_reg[23]_i_1_n_7 ;
  wire [31:0]\Accum_i_reg[31]_0 ;
  wire \Accum_i_reg[31]_i_2_n_0 ;
  wire \Accum_i_reg[31]_i_2_n_1 ;
  wire \Accum_i_reg[31]_i_2_n_2 ;
  wire \Accum_i_reg[31]_i_2_n_3 ;
  wire \Accum_i_reg[31]_i_2_n_4 ;
  wire \Accum_i_reg[31]_i_2_n_5 ;
  wire \Accum_i_reg[31]_i_2_n_6 ;
  wire \Accum_i_reg[31]_i_2_n_7 ;
  wire \Accum_i_reg[32]_0 ;
  wire \Accum_i_reg[7]_i_1_n_0 ;
  wire \Accum_i_reg[7]_i_1_n_1 ;
  wire \Accum_i_reg[7]_i_1_n_2 ;
  wire \Accum_i_reg[7]_i_1_n_3 ;
  wire \Accum_i_reg[7]_i_1_n_4 ;
  wire \Accum_i_reg[7]_i_1_n_5 ;
  wire \Accum_i_reg[7]_i_1_n_6 ;
  wire \Accum_i_reg[7]_i_1_n_7 ;
  wire [7:0]DI;
  wire Incr_by_1;
  wire Incr_by_12;
  wire Incr_by_122_in;
  wire [15:0]Incr_by_12__7_carry_0;
  wire Incr_by_12__7_carry_i_10_n_0;
  wire Incr_by_12__7_carry_i_11_n_0;
  wire Incr_by_12__7_carry_i_12_n_0;
  wire Incr_by_12__7_carry_i_13_n_0;
  wire Incr_by_12__7_carry_i_14_n_0;
  wire Incr_by_12__7_carry_i_15_n_0;
  wire Incr_by_12__7_carry_i_16_n_0;
  wire Incr_by_12__7_carry_i_1_n_0;
  wire Incr_by_12__7_carry_i_2_n_0;
  wire Incr_by_12__7_carry_i_3_n_0;
  wire Incr_by_12__7_carry_i_4_n_0;
  wire Incr_by_12__7_carry_i_5_n_0;
  wire Incr_by_12__7_carry_i_6_n_0;
  wire Incr_by_12__7_carry_i_7_n_0;
  wire Incr_by_12__7_carry_i_8_n_0;
  wire Incr_by_12__7_carry_i_9_n_0;
  wire Incr_by_12__7_carry_n_1;
  wire Incr_by_12__7_carry_n_2;
  wire Incr_by_12__7_carry_n_3;
  wire Incr_by_12__7_carry_n_4;
  wire Incr_by_12__7_carry_n_5;
  wire Incr_by_12__7_carry_n_6;
  wire Incr_by_12__7_carry_n_7;
  wire Incr_by_12_carry_n_1;
  wire Incr_by_12_carry_n_2;
  wire Incr_by_12_carry_n_3;
  wire Incr_by_12_carry_n_4;
  wire Incr_by_12_carry_n_5;
  wire Incr_by_12_carry_n_6;
  wire Incr_by_12_carry_n_7;
  wire Incr_by_1_i_1_n_0;
  wire \Incrementer_i[0]_i_2_n_0 ;
  wire \Incrementer_i[0]_i_3_n_0 ;
  wire \Incrementer_i[0]_i_4_n_0 ;
  wire \Incrementer_i[0]_i_5_n_0 ;
  wire \Incrementer_i[0]_i_6_n_0 ;
  wire \Incrementer_i[0]_i_7_n_0 ;
  wire \Incrementer_i[0]_i_8_n_0 ;
  wire \Incrementer_i[0]_i_9_n_0 ;
  wire \Incrementer_i[16]_i_2_n_0 ;
  wire \Incrementer_i[16]_i_3_n_0 ;
  wire \Incrementer_i[16]_i_4_n_0 ;
  wire \Incrementer_i[16]_i_5_n_0 ;
  wire \Incrementer_i[16]_i_6_n_0 ;
  wire \Incrementer_i[16]_i_7_n_0 ;
  wire \Incrementer_i[16]_i_8_n_0 ;
  wire \Incrementer_i[16]_i_9_n_0 ;
  wire \Incrementer_i[24]_i_2_n_0 ;
  wire \Incrementer_i[24]_i_3_n_0 ;
  wire \Incrementer_i[24]_i_4_n_0 ;
  wire \Incrementer_i[24]_i_5_n_0 ;
  wire \Incrementer_i[24]_i_6_n_0 ;
  wire \Incrementer_i[24]_i_7_n_0 ;
  wire \Incrementer_i[24]_i_8_n_0 ;
  wire \Incrementer_i[24]_i_9_n_0 ;
  wire \Incrementer_i[8]_i_2_n_0 ;
  wire \Incrementer_i[8]_i_3_n_0 ;
  wire \Incrementer_i[8]_i_4_n_0 ;
  wire \Incrementer_i[8]_i_5_n_0 ;
  wire \Incrementer_i[8]_i_6_n_0 ;
  wire \Incrementer_i[8]_i_7_n_0 ;
  wire \Incrementer_i[8]_i_8_n_0 ;
  wire \Incrementer_i[8]_i_9_n_0 ;
  wire [31:0]Incrementer_i_reg;
  wire \Incrementer_i_reg[0]_i_1_n_0 ;
  wire \Incrementer_i_reg[0]_i_1_n_1 ;
  wire \Incrementer_i_reg[0]_i_1_n_10 ;
  wire \Incrementer_i_reg[0]_i_1_n_11 ;
  wire \Incrementer_i_reg[0]_i_1_n_12 ;
  wire \Incrementer_i_reg[0]_i_1_n_13 ;
  wire \Incrementer_i_reg[0]_i_1_n_14 ;
  wire \Incrementer_i_reg[0]_i_1_n_15 ;
  wire \Incrementer_i_reg[0]_i_1_n_2 ;
  wire \Incrementer_i_reg[0]_i_1_n_3 ;
  wire \Incrementer_i_reg[0]_i_1_n_4 ;
  wire \Incrementer_i_reg[0]_i_1_n_5 ;
  wire \Incrementer_i_reg[0]_i_1_n_6 ;
  wire \Incrementer_i_reg[0]_i_1_n_7 ;
  wire \Incrementer_i_reg[0]_i_1_n_8 ;
  wire \Incrementer_i_reg[0]_i_1_n_9 ;
  wire \Incrementer_i_reg[16]_i_1_n_0 ;
  wire \Incrementer_i_reg[16]_i_1_n_1 ;
  wire \Incrementer_i_reg[16]_i_1_n_10 ;
  wire \Incrementer_i_reg[16]_i_1_n_11 ;
  wire \Incrementer_i_reg[16]_i_1_n_12 ;
  wire \Incrementer_i_reg[16]_i_1_n_13 ;
  wire \Incrementer_i_reg[16]_i_1_n_14 ;
  wire \Incrementer_i_reg[16]_i_1_n_15 ;
  wire \Incrementer_i_reg[16]_i_1_n_2 ;
  wire \Incrementer_i_reg[16]_i_1_n_3 ;
  wire \Incrementer_i_reg[16]_i_1_n_4 ;
  wire \Incrementer_i_reg[16]_i_1_n_5 ;
  wire \Incrementer_i_reg[16]_i_1_n_6 ;
  wire \Incrementer_i_reg[16]_i_1_n_7 ;
  wire \Incrementer_i_reg[16]_i_1_n_8 ;
  wire \Incrementer_i_reg[16]_i_1_n_9 ;
  wire \Incrementer_i_reg[24]_i_1_n_1 ;
  wire \Incrementer_i_reg[24]_i_1_n_10 ;
  wire \Incrementer_i_reg[24]_i_1_n_11 ;
  wire \Incrementer_i_reg[24]_i_1_n_12 ;
  wire \Incrementer_i_reg[24]_i_1_n_13 ;
  wire \Incrementer_i_reg[24]_i_1_n_14 ;
  wire \Incrementer_i_reg[24]_i_1_n_15 ;
  wire \Incrementer_i_reg[24]_i_1_n_2 ;
  wire \Incrementer_i_reg[24]_i_1_n_3 ;
  wire \Incrementer_i_reg[24]_i_1_n_4 ;
  wire \Incrementer_i_reg[24]_i_1_n_5 ;
  wire \Incrementer_i_reg[24]_i_1_n_6 ;
  wire \Incrementer_i_reg[24]_i_1_n_7 ;
  wire \Incrementer_i_reg[24]_i_1_n_8 ;
  wire \Incrementer_i_reg[24]_i_1_n_9 ;
  wire \Incrementer_i_reg[8]_i_1_n_0 ;
  wire \Incrementer_i_reg[8]_i_1_n_1 ;
  wire \Incrementer_i_reg[8]_i_1_n_10 ;
  wire \Incrementer_i_reg[8]_i_1_n_11 ;
  wire \Incrementer_i_reg[8]_i_1_n_12 ;
  wire \Incrementer_i_reg[8]_i_1_n_13 ;
  wire \Incrementer_i_reg[8]_i_1_n_14 ;
  wire \Incrementer_i_reg[8]_i_1_n_15 ;
  wire \Incrementer_i_reg[8]_i_1_n_2 ;
  wire \Incrementer_i_reg[8]_i_1_n_3 ;
  wire \Incrementer_i_reg[8]_i_1_n_4 ;
  wire \Incrementer_i_reg[8]_i_1_n_5 ;
  wire \Incrementer_i_reg[8]_i_1_n_6 ;
  wire \Incrementer_i_reg[8]_i_1_n_7 ;
  wire \Incrementer_i_reg[8]_i_1_n_8 ;
  wire \Incrementer_i_reg[8]_i_1_n_9 ;
  wire [31:0]\Incrementer_reg[31]_0 ;
  wire Metrics_Cnt_Reset_Final__0;
  wire Overflow;
  wire Overflow_D1;
  wire Overflow_D1_reg_0;
  wire [31:0]Q;
  wire [7:0]S;
  wire accumulate;
  wire core_aclk;
  wire core_aresetn;
  wire [31:0]in;
  wire [31:0]\incrementer_input_reg_val_i_reg[31]_0 ;
  wire [0:0]out;
  wire p_0_out_n_0;
  wire [7:0]\NLW_Accum_i_reg[32]_i_2_CO_UNCONNECTED ;
  wire [7:1]\NLW_Accum_i_reg[32]_i_2_O_UNCONNECTED ;
  wire [7:0]NLW_Incr_by_12__7_carry_O_UNCONNECTED;
  wire [7:0]NLW_Incr_by_12_carry_O_UNCONNECTED;
  wire [7:7]\NLW_Incrementer_i_reg[24]_i_1_CO_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h2)) 
    Acc_OF_i_1
       (.I0(Overflow),
        .I1(Overflow_D1),
        .O(Acc_OF0));
  FDRE Acc_OF_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Acc_OF0),
        .Q(Acc_OF),
        .R(Overflow_D1_reg_0));
  LUT5 #(
    .INIT(32'hBAAAFFFF)) 
    Accum_i0
       (.I0(Metrics_Cnt_Reset_Final__0),
        .I1(accumulate),
        .I2(out),
        .I3(\Accum_i_reg[32]_0 ),
        .I4(core_aresetn),
        .O(Accum_i));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[15]_i_2 
       (.I0(\Accum_i_reg[31]_0 [15]),
        .I1(\Accum_i_reg[32]_0 ),
        .I2(out),
        .I3(accumulate),
        .I4(Q[15]),
        .O(\Accum_i[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[15]_i_3 
       (.I0(\Accum_i_reg[31]_0 [14]),
        .I1(\Accum_i_reg[32]_0 ),
        .I2(out),
        .I3(accumulate),
        .I4(Q[14]),
        .O(\Accum_i[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[15]_i_4 
       (.I0(\Accum_i_reg[31]_0 [13]),
        .I1(\Accum_i_reg[32]_0 ),
        .I2(out),
        .I3(accumulate),
        .I4(Q[13]),
        .O(\Accum_i[15]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[15]_i_5 
       (.I0(\Accum_i_reg[31]_0 [12]),
        .I1(\Accum_i_reg[32]_0 ),
        .I2(out),
        .I3(accumulate),
        .I4(Q[12]),
        .O(\Accum_i[15]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[15]_i_6 
       (.I0(\Accum_i_reg[31]_0 [11]),
        .I1(\Accum_i_reg[32]_0 ),
        .I2(out),
        .I3(accumulate),
        .I4(Q[11]),
        .O(\Accum_i[15]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[15]_i_7 
       (.I0(\Accum_i_reg[31]_0 [10]),
        .I1(\Accum_i_reg[32]_0 ),
        .I2(out),
        .I3(accumulate),
        .I4(Q[10]),
        .O(\Accum_i[15]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[15]_i_8 
       (.I0(\Accum_i_reg[31]_0 [9]),
        .I1(\Accum_i_reg[32]_0 ),
        .I2(out),
        .I3(accumulate),
        .I4(Q[9]),
        .O(\Accum_i[15]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[15]_i_9 
       (.I0(\Accum_i_reg[31]_0 [8]),
        .I1(\Accum_i_reg[32]_0 ),
        .I2(out),
        .I3(accumulate),
        .I4(Q[8]),
        .O(\Accum_i[15]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[23]_i_2 
       (.I0(\Accum_i_reg[31]_0 [23]),
        .I1(\Accum_i_reg[32]_0 ),
        .I2(out),
        .I3(accumulate),
        .I4(Q[23]),
        .O(\Accum_i[23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[23]_i_3 
       (.I0(\Accum_i_reg[31]_0 [22]),
        .I1(\Accum_i_reg[32]_0 ),
        .I2(out),
        .I3(accumulate),
        .I4(Q[22]),
        .O(\Accum_i[23]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[23]_i_4 
       (.I0(\Accum_i_reg[31]_0 [21]),
        .I1(\Accum_i_reg[32]_0 ),
        .I2(out),
        .I3(accumulate),
        .I4(Q[21]),
        .O(\Accum_i[23]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[23]_i_5 
       (.I0(\Accum_i_reg[31]_0 [20]),
        .I1(\Accum_i_reg[32]_0 ),
        .I2(out),
        .I3(accumulate),
        .I4(Q[20]),
        .O(\Accum_i[23]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[23]_i_6 
       (.I0(\Accum_i_reg[31]_0 [19]),
        .I1(\Accum_i_reg[32]_0 ),
        .I2(out),
        .I3(accumulate),
        .I4(Q[19]),
        .O(\Accum_i[23]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[23]_i_7 
       (.I0(\Accum_i_reg[31]_0 [18]),
        .I1(\Accum_i_reg[32]_0 ),
        .I2(out),
        .I3(accumulate),
        .I4(Q[18]),
        .O(\Accum_i[23]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[23]_i_8 
       (.I0(\Accum_i_reg[31]_0 [17]),
        .I1(\Accum_i_reg[32]_0 ),
        .I2(out),
        .I3(accumulate),
        .I4(Q[17]),
        .O(\Accum_i[23]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[23]_i_9 
       (.I0(\Accum_i_reg[31]_0 [16]),
        .I1(\Accum_i_reg[32]_0 ),
        .I2(out),
        .I3(accumulate),
        .I4(Q[16]),
        .O(\Accum_i[23]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[31]_i_10 
       (.I0(\Accum_i_reg[31]_0 [24]),
        .I1(\Accum_i_reg[32]_0 ),
        .I2(out),
        .I3(accumulate),
        .I4(Q[24]),
        .O(\Accum_i[31]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[31]_i_3 
       (.I0(\Accum_i_reg[31]_0 [31]),
        .I1(\Accum_i_reg[32]_0 ),
        .I2(out),
        .I3(accumulate),
        .I4(Q[31]),
        .O(\Accum_i[31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[31]_i_4 
       (.I0(\Accum_i_reg[31]_0 [30]),
        .I1(\Accum_i_reg[32]_0 ),
        .I2(out),
        .I3(accumulate),
        .I4(Q[30]),
        .O(\Accum_i[31]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[31]_i_5 
       (.I0(\Accum_i_reg[31]_0 [29]),
        .I1(\Accum_i_reg[32]_0 ),
        .I2(out),
        .I3(accumulate),
        .I4(Q[29]),
        .O(\Accum_i[31]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[31]_i_6 
       (.I0(\Accum_i_reg[31]_0 [28]),
        .I1(\Accum_i_reg[32]_0 ),
        .I2(out),
        .I3(accumulate),
        .I4(Q[28]),
        .O(\Accum_i[31]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[31]_i_7 
       (.I0(\Accum_i_reg[31]_0 [27]),
        .I1(\Accum_i_reg[32]_0 ),
        .I2(out),
        .I3(accumulate),
        .I4(Q[27]),
        .O(\Accum_i[31]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[31]_i_8 
       (.I0(\Accum_i_reg[31]_0 [26]),
        .I1(\Accum_i_reg[32]_0 ),
        .I2(out),
        .I3(accumulate),
        .I4(Q[26]),
        .O(\Accum_i[31]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[31]_i_9 
       (.I0(\Accum_i_reg[31]_0 [25]),
        .I1(\Accum_i_reg[32]_0 ),
        .I2(out),
        .I3(accumulate),
        .I4(Q[25]),
        .O(\Accum_i[31]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Accum_i[32]_i_1 
       (.I0(\Accum_i_reg[32]_0 ),
        .I1(out),
        .O(\Accum_i[32]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[7]_i_2 
       (.I0(\Accum_i_reg[31]_0 [7]),
        .I1(\Accum_i_reg[32]_0 ),
        .I2(out),
        .I3(accumulate),
        .I4(Q[7]),
        .O(\Accum_i[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[7]_i_3 
       (.I0(\Accum_i_reg[31]_0 [6]),
        .I1(\Accum_i_reg[32]_0 ),
        .I2(out),
        .I3(accumulate),
        .I4(Q[6]),
        .O(\Accum_i[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[7]_i_4 
       (.I0(\Accum_i_reg[31]_0 [5]),
        .I1(\Accum_i_reg[32]_0 ),
        .I2(out),
        .I3(accumulate),
        .I4(Q[5]),
        .O(\Accum_i[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[7]_i_5 
       (.I0(\Accum_i_reg[31]_0 [4]),
        .I1(\Accum_i_reg[32]_0 ),
        .I2(out),
        .I3(accumulate),
        .I4(Q[4]),
        .O(\Accum_i[7]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[7]_i_6 
       (.I0(\Accum_i_reg[31]_0 [3]),
        .I1(\Accum_i_reg[32]_0 ),
        .I2(out),
        .I3(accumulate),
        .I4(Q[3]),
        .O(\Accum_i[7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[7]_i_7 
       (.I0(\Accum_i_reg[31]_0 [2]),
        .I1(\Accum_i_reg[32]_0 ),
        .I2(out),
        .I3(accumulate),
        .I4(Q[2]),
        .O(\Accum_i[7]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[7]_i_8 
       (.I0(\Accum_i_reg[31]_0 [1]),
        .I1(\Accum_i_reg[32]_0 ),
        .I2(out),
        .I3(accumulate),
        .I4(Q[1]),
        .O(\Accum_i[7]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[7]_i_9 
       (.I0(\Accum_i_reg[31]_0 [0]),
        .I1(\Accum_i_reg[32]_0 ),
        .I2(out),
        .I3(accumulate),
        .I4(Q[0]),
        .O(\Accum_i[7]_i_9_n_0 ));
  FDRE \Accum_i_reg[0] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_1_n_0 ),
        .D(Accum_i1_in[0]),
        .Q(\Accum_i_reg[31]_0 [0]),
        .R(\Accum_i_reg[15]_0 ));
  FDRE \Accum_i_reg[10] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_1_n_0 ),
        .D(Accum_i1_in[10]),
        .Q(\Accum_i_reg[31]_0 [10]),
        .R(\Accum_i_reg[15]_0 ));
  FDRE \Accum_i_reg[11] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_1_n_0 ),
        .D(Accum_i1_in[11]),
        .Q(\Accum_i_reg[31]_0 [11]),
        .R(\Accum_i_reg[15]_0 ));
  FDRE \Accum_i_reg[12] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_1_n_0 ),
        .D(Accum_i1_in[12]),
        .Q(\Accum_i_reg[31]_0 [12]),
        .R(\Accum_i_reg[15]_0 ));
  FDRE \Accum_i_reg[13] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_1_n_0 ),
        .D(Accum_i1_in[13]),
        .Q(\Accum_i_reg[31]_0 [13]),
        .R(\Accum_i_reg[15]_0 ));
  FDRE \Accum_i_reg[14] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_1_n_0 ),
        .D(Accum_i1_in[14]),
        .Q(\Accum_i_reg[31]_0 [14]),
        .R(\Accum_i_reg[15]_0 ));
  FDRE \Accum_i_reg[15] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_1_n_0 ),
        .D(Accum_i1_in[15]),
        .Q(\Accum_i_reg[31]_0 [15]),
        .R(\Accum_i_reg[15]_0 ));
  CARRY8 \Accum_i_reg[15]_i_1 
       (.CI(\Accum_i_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\Accum_i_reg[15]_i_1_n_0 ,\Accum_i_reg[15]_i_1_n_1 ,\Accum_i_reg[15]_i_1_n_2 ,\Accum_i_reg[15]_i_1_n_3 ,\Accum_i_reg[15]_i_1_n_4 ,\Accum_i_reg[15]_i_1_n_5 ,\Accum_i_reg[15]_i_1_n_6 ,\Accum_i_reg[15]_i_1_n_7 }),
        .DI(Q[15:8]),
        .O(Accum_i1_in[15:8]),
        .S({\Accum_i[15]_i_2_n_0 ,\Accum_i[15]_i_3_n_0 ,\Accum_i[15]_i_4_n_0 ,\Accum_i[15]_i_5_n_0 ,\Accum_i[15]_i_6_n_0 ,\Accum_i[15]_i_7_n_0 ,\Accum_i[15]_i_8_n_0 ,\Accum_i[15]_i_9_n_0 }));
  FDRE \Accum_i_reg[16] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_1_n_0 ),
        .D(Accum_i1_in[16]),
        .Q(\Accum_i_reg[31]_0 [16]),
        .R(\Accum_i_reg[15]_0 ));
  FDRE \Accum_i_reg[17] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_1_n_0 ),
        .D(Accum_i1_in[17]),
        .Q(\Accum_i_reg[31]_0 [17]),
        .R(\Accum_i_reg[15]_0 ));
  FDRE \Accum_i_reg[18] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_1_n_0 ),
        .D(Accum_i1_in[18]),
        .Q(\Accum_i_reg[31]_0 [18]),
        .R(\Accum_i_reg[15]_0 ));
  FDRE \Accum_i_reg[19] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_1_n_0 ),
        .D(Accum_i1_in[19]),
        .Q(\Accum_i_reg[31]_0 [19]),
        .R(\Accum_i_reg[15]_0 ));
  FDRE \Accum_i_reg[1] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_1_n_0 ),
        .D(Accum_i1_in[1]),
        .Q(\Accum_i_reg[31]_0 [1]),
        .R(\Accum_i_reg[15]_0 ));
  FDRE \Accum_i_reg[20] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_1_n_0 ),
        .D(Accum_i1_in[20]),
        .Q(\Accum_i_reg[31]_0 [20]),
        .R(\Accum_i_reg[15]_0 ));
  FDRE \Accum_i_reg[21] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_1_n_0 ),
        .D(Accum_i1_in[21]),
        .Q(\Accum_i_reg[31]_0 [21]),
        .R(\Accum_i_reg[15]_0 ));
  FDRE \Accum_i_reg[22] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_1_n_0 ),
        .D(Accum_i1_in[22]),
        .Q(\Accum_i_reg[31]_0 [22]),
        .R(\Accum_i_reg[15]_0 ));
  FDRE \Accum_i_reg[23] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_1_n_0 ),
        .D(Accum_i1_in[23]),
        .Q(\Accum_i_reg[31]_0 [23]),
        .R(\Accum_i_reg[15]_0 ));
  CARRY8 \Accum_i_reg[23]_i_1 
       (.CI(\Accum_i_reg[15]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\Accum_i_reg[23]_i_1_n_0 ,\Accum_i_reg[23]_i_1_n_1 ,\Accum_i_reg[23]_i_1_n_2 ,\Accum_i_reg[23]_i_1_n_3 ,\Accum_i_reg[23]_i_1_n_4 ,\Accum_i_reg[23]_i_1_n_5 ,\Accum_i_reg[23]_i_1_n_6 ,\Accum_i_reg[23]_i_1_n_7 }),
        .DI(Q[23:16]),
        .O(Accum_i1_in[23:16]),
        .S({\Accum_i[23]_i_2_n_0 ,\Accum_i[23]_i_3_n_0 ,\Accum_i[23]_i_4_n_0 ,\Accum_i[23]_i_5_n_0 ,\Accum_i[23]_i_6_n_0 ,\Accum_i[23]_i_7_n_0 ,\Accum_i[23]_i_8_n_0 ,\Accum_i[23]_i_9_n_0 }));
  FDRE \Accum_i_reg[24] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_1_n_0 ),
        .D(Accum_i1_in[24]),
        .Q(\Accum_i_reg[31]_0 [24]),
        .R(\Accum_i_reg[15]_0 ));
  FDRE \Accum_i_reg[25] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_1_n_0 ),
        .D(Accum_i1_in[25]),
        .Q(\Accum_i_reg[31]_0 [25]),
        .R(\Accum_i_reg[15]_0 ));
  FDRE \Accum_i_reg[26] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_1_n_0 ),
        .D(Accum_i1_in[26]),
        .Q(\Accum_i_reg[31]_0 [26]),
        .R(\Accum_i_reg[15]_0 ));
  FDRE \Accum_i_reg[27] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_1_n_0 ),
        .D(Accum_i1_in[27]),
        .Q(\Accum_i_reg[31]_0 [27]),
        .R(\Accum_i_reg[15]_0 ));
  FDRE \Accum_i_reg[28] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_1_n_0 ),
        .D(Accum_i1_in[28]),
        .Q(\Accum_i_reg[31]_0 [28]),
        .R(\Accum_i_reg[15]_0 ));
  FDRE \Accum_i_reg[29] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_1_n_0 ),
        .D(Accum_i1_in[29]),
        .Q(\Accum_i_reg[31]_0 [29]),
        .R(\Accum_i_reg[15]_0 ));
  FDRE \Accum_i_reg[2] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_1_n_0 ),
        .D(Accum_i1_in[2]),
        .Q(\Accum_i_reg[31]_0 [2]),
        .R(\Accum_i_reg[15]_0 ));
  FDRE \Accum_i_reg[30] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_1_n_0 ),
        .D(Accum_i1_in[30]),
        .Q(\Accum_i_reg[31]_0 [30]),
        .R(\Accum_i_reg[15]_0 ));
  FDRE \Accum_i_reg[31] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_1_n_0 ),
        .D(Accum_i1_in[31]),
        .Q(\Accum_i_reg[31]_0 [31]),
        .R(\Accum_i_reg[15]_0 ));
  CARRY8 \Accum_i_reg[31]_i_2 
       (.CI(\Accum_i_reg[23]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\Accum_i_reg[31]_i_2_n_0 ,\Accum_i_reg[31]_i_2_n_1 ,\Accum_i_reg[31]_i_2_n_2 ,\Accum_i_reg[31]_i_2_n_3 ,\Accum_i_reg[31]_i_2_n_4 ,\Accum_i_reg[31]_i_2_n_5 ,\Accum_i_reg[31]_i_2_n_6 ,\Accum_i_reg[31]_i_2_n_7 }),
        .DI(Q[31:24]),
        .O(Accum_i1_in[31:24]),
        .S({\Accum_i[31]_i_3_n_0 ,\Accum_i[31]_i_4_n_0 ,\Accum_i[31]_i_5_n_0 ,\Accum_i[31]_i_6_n_0 ,\Accum_i[31]_i_7_n_0 ,\Accum_i[31]_i_8_n_0 ,\Accum_i[31]_i_9_n_0 ,\Accum_i[31]_i_10_n_0 }));
  FDRE \Accum_i_reg[32] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_1_n_0 ),
        .D(Accum_i1_in[32]),
        .Q(Overflow),
        .R(Accum_i));
  CARRY8 \Accum_i_reg[32]_i_2 
       (.CI(\Accum_i_reg[31]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO(\NLW_Accum_i_reg[32]_i_2_CO_UNCONNECTED [7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_Accum_i_reg[32]_i_2_O_UNCONNECTED [7:1],Accum_i1_in[32]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_0_out_n_0}));
  FDRE \Accum_i_reg[3] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_1_n_0 ),
        .D(Accum_i1_in[3]),
        .Q(\Accum_i_reg[31]_0 [3]),
        .R(\Accum_i_reg[15]_0 ));
  FDRE \Accum_i_reg[4] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_1_n_0 ),
        .D(Accum_i1_in[4]),
        .Q(\Accum_i_reg[31]_0 [4]),
        .R(\Accum_i_reg[15]_0 ));
  FDRE \Accum_i_reg[5] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_1_n_0 ),
        .D(Accum_i1_in[5]),
        .Q(\Accum_i_reg[31]_0 [5]),
        .R(\Accum_i_reg[15]_0 ));
  FDRE \Accum_i_reg[6] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_1_n_0 ),
        .D(Accum_i1_in[6]),
        .Q(\Accum_i_reg[31]_0 [6]),
        .R(\Accum_i_reg[15]_0 ));
  FDRE \Accum_i_reg[7] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_1_n_0 ),
        .D(Accum_i1_in[7]),
        .Q(\Accum_i_reg[31]_0 [7]),
        .R(\Accum_i_reg[15]_0 ));
  CARRY8 \Accum_i_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\Accum_i_reg[7]_i_1_n_0 ,\Accum_i_reg[7]_i_1_n_1 ,\Accum_i_reg[7]_i_1_n_2 ,\Accum_i_reg[7]_i_1_n_3 ,\Accum_i_reg[7]_i_1_n_4 ,\Accum_i_reg[7]_i_1_n_5 ,\Accum_i_reg[7]_i_1_n_6 ,\Accum_i_reg[7]_i_1_n_7 }),
        .DI(Q[7:0]),
        .O(Accum_i1_in[7:0]),
        .S({\Accum_i[7]_i_2_n_0 ,\Accum_i[7]_i_3_n_0 ,\Accum_i[7]_i_4_n_0 ,\Accum_i[7]_i_5_n_0 ,\Accum_i[7]_i_6_n_0 ,\Accum_i[7]_i_7_n_0 ,\Accum_i[7]_i_8_n_0 ,\Accum_i[7]_i_9_n_0 }));
  FDRE \Accum_i_reg[8] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_1_n_0 ),
        .D(Accum_i1_in[8]),
        .Q(\Accum_i_reg[31]_0 [8]),
        .R(\Accum_i_reg[15]_0 ));
  FDRE \Accum_i_reg[9] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_1_n_0 ),
        .D(Accum_i1_in[9]),
        .Q(\Accum_i_reg[31]_0 [9]),
        .R(\Accum_i_reg[15]_0 ));
  CARRY8 Incr_by_12__7_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({Incr_by_122_in,Incr_by_12__7_carry_n_1,Incr_by_12__7_carry_n_2,Incr_by_12__7_carry_n_3,Incr_by_12__7_carry_n_4,Incr_by_12__7_carry_n_5,Incr_by_12__7_carry_n_6,Incr_by_12__7_carry_n_7}),
        .DI({Incr_by_12__7_carry_i_1_n_0,Incr_by_12__7_carry_i_2_n_0,Incr_by_12__7_carry_i_3_n_0,Incr_by_12__7_carry_i_4_n_0,Incr_by_12__7_carry_i_5_n_0,Incr_by_12__7_carry_i_6_n_0,Incr_by_12__7_carry_i_7_n_0,Incr_by_12__7_carry_i_8_n_0}),
        .O(NLW_Incr_by_12__7_carry_O_UNCONNECTED[7:0]),
        .S({Incr_by_12__7_carry_i_9_n_0,Incr_by_12__7_carry_i_10_n_0,Incr_by_12__7_carry_i_11_n_0,Incr_by_12__7_carry_i_12_n_0,Incr_by_12__7_carry_i_13_n_0,Incr_by_12__7_carry_i_14_n_0,Incr_by_12__7_carry_i_15_n_0,Incr_by_12__7_carry_i_16_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_12__7_carry_i_1
       (.I0(Q[14]),
        .I1(Incr_by_12__7_carry_0[14]),
        .I2(Incr_by_12__7_carry_0[15]),
        .I3(Q[15]),
        .O(Incr_by_12__7_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_12__7_carry_i_10
       (.I0(Q[12]),
        .I1(Incr_by_12__7_carry_0[12]),
        .I2(Q[13]),
        .I3(Incr_by_12__7_carry_0[13]),
        .O(Incr_by_12__7_carry_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_12__7_carry_i_11
       (.I0(Q[10]),
        .I1(Incr_by_12__7_carry_0[10]),
        .I2(Q[11]),
        .I3(Incr_by_12__7_carry_0[11]),
        .O(Incr_by_12__7_carry_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_12__7_carry_i_12
       (.I0(Q[8]),
        .I1(Incr_by_12__7_carry_0[8]),
        .I2(Q[9]),
        .I3(Incr_by_12__7_carry_0[9]),
        .O(Incr_by_12__7_carry_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_12__7_carry_i_13
       (.I0(Q[6]),
        .I1(Incr_by_12__7_carry_0[6]),
        .I2(Q[7]),
        .I3(Incr_by_12__7_carry_0[7]),
        .O(Incr_by_12__7_carry_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_12__7_carry_i_14
       (.I0(Q[4]),
        .I1(Incr_by_12__7_carry_0[4]),
        .I2(Q[5]),
        .I3(Incr_by_12__7_carry_0[5]),
        .O(Incr_by_12__7_carry_i_14_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_12__7_carry_i_15
       (.I0(Q[2]),
        .I1(Incr_by_12__7_carry_0[2]),
        .I2(Q[3]),
        .I3(Incr_by_12__7_carry_0[3]),
        .O(Incr_by_12__7_carry_i_15_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_12__7_carry_i_16
       (.I0(Q[0]),
        .I1(Incr_by_12__7_carry_0[0]),
        .I2(Q[1]),
        .I3(Incr_by_12__7_carry_0[1]),
        .O(Incr_by_12__7_carry_i_16_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_12__7_carry_i_2
       (.I0(Q[12]),
        .I1(Incr_by_12__7_carry_0[12]),
        .I2(Incr_by_12__7_carry_0[13]),
        .I3(Q[13]),
        .O(Incr_by_12__7_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_12__7_carry_i_3
       (.I0(Q[10]),
        .I1(Incr_by_12__7_carry_0[10]),
        .I2(Incr_by_12__7_carry_0[11]),
        .I3(Q[11]),
        .O(Incr_by_12__7_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_12__7_carry_i_4
       (.I0(Q[8]),
        .I1(Incr_by_12__7_carry_0[8]),
        .I2(Incr_by_12__7_carry_0[9]),
        .I3(Q[9]),
        .O(Incr_by_12__7_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_12__7_carry_i_5
       (.I0(Q[6]),
        .I1(Incr_by_12__7_carry_0[6]),
        .I2(Incr_by_12__7_carry_0[7]),
        .I3(Q[7]),
        .O(Incr_by_12__7_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_12__7_carry_i_6
       (.I0(Q[4]),
        .I1(Incr_by_12__7_carry_0[4]),
        .I2(Incr_by_12__7_carry_0[5]),
        .I3(Q[5]),
        .O(Incr_by_12__7_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_12__7_carry_i_7
       (.I0(Q[2]),
        .I1(Incr_by_12__7_carry_0[2]),
        .I2(Incr_by_12__7_carry_0[3]),
        .I3(Q[3]),
        .O(Incr_by_12__7_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_12__7_carry_i_8
       (.I0(Q[0]),
        .I1(Incr_by_12__7_carry_0[0]),
        .I2(Incr_by_12__7_carry_0[1]),
        .I3(Q[1]),
        .O(Incr_by_12__7_carry_i_8_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_12__7_carry_i_9
       (.I0(Q[14]),
        .I1(Incr_by_12__7_carry_0[14]),
        .I2(Q[15]),
        .I3(Incr_by_12__7_carry_0[15]),
        .O(Incr_by_12__7_carry_i_9_n_0));
  CARRY8 Incr_by_12_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({Incr_by_12,Incr_by_12_carry_n_1,Incr_by_12_carry_n_2,Incr_by_12_carry_n_3,Incr_by_12_carry_n_4,Incr_by_12_carry_n_5,Incr_by_12_carry_n_6,Incr_by_12_carry_n_7}),
        .DI(DI),
        .O(NLW_Incr_by_12_carry_O_UNCONNECTED[7:0]),
        .S(S));
  LUT5 #(
    .INIT(32'h80000000)) 
    Incr_by_1_i_1
       (.I0(\Accum_i_reg[32]_0 ),
        .I1(out),
        .I2(core_aresetn),
        .I3(Incr_by_122_in),
        .I4(Incr_by_12),
        .O(Incr_by_1_i_1_n_0));
  FDRE Incr_by_1_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incr_by_1_i_1_n_0),
        .Q(Incr_by_1),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[0]_i_2 
       (.I0(in[7]),
        .I1(Incrementer_i_reg[7]),
        .O(\Incrementer_i[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[0]_i_3 
       (.I0(in[6]),
        .I1(Incrementer_i_reg[6]),
        .O(\Incrementer_i[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[0]_i_4 
       (.I0(in[5]),
        .I1(Incrementer_i_reg[5]),
        .O(\Incrementer_i[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[0]_i_5 
       (.I0(in[4]),
        .I1(Incrementer_i_reg[4]),
        .O(\Incrementer_i[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[0]_i_6 
       (.I0(in[3]),
        .I1(Incrementer_i_reg[3]),
        .O(\Incrementer_i[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[0]_i_7 
       (.I0(in[2]),
        .I1(Incrementer_i_reg[2]),
        .O(\Incrementer_i[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[0]_i_8 
       (.I0(in[1]),
        .I1(Incrementer_i_reg[1]),
        .O(\Incrementer_i[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[0]_i_9 
       (.I0(in[0]),
        .I1(Incrementer_i_reg[0]),
        .O(\Incrementer_i[0]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[16]_i_2 
       (.I0(in[23]),
        .I1(Incrementer_i_reg[23]),
        .O(\Incrementer_i[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[16]_i_3 
       (.I0(in[22]),
        .I1(Incrementer_i_reg[22]),
        .O(\Incrementer_i[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[16]_i_4 
       (.I0(in[21]),
        .I1(Incrementer_i_reg[21]),
        .O(\Incrementer_i[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[16]_i_5 
       (.I0(in[20]),
        .I1(Incrementer_i_reg[20]),
        .O(\Incrementer_i[16]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[16]_i_6 
       (.I0(in[19]),
        .I1(Incrementer_i_reg[19]),
        .O(\Incrementer_i[16]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[16]_i_7 
       (.I0(in[18]),
        .I1(Incrementer_i_reg[18]),
        .O(\Incrementer_i[16]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[16]_i_8 
       (.I0(in[17]),
        .I1(Incrementer_i_reg[17]),
        .O(\Incrementer_i[16]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[16]_i_9 
       (.I0(in[16]),
        .I1(Incrementer_i_reg[16]),
        .O(\Incrementer_i[16]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[24]_i_2 
       (.I0(in[31]),
        .I1(Incrementer_i_reg[31]),
        .O(\Incrementer_i[24]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[24]_i_3 
       (.I0(in[30]),
        .I1(Incrementer_i_reg[30]),
        .O(\Incrementer_i[24]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[24]_i_4 
       (.I0(in[29]),
        .I1(Incrementer_i_reg[29]),
        .O(\Incrementer_i[24]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[24]_i_5 
       (.I0(in[28]),
        .I1(Incrementer_i_reg[28]),
        .O(\Incrementer_i[24]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[24]_i_6 
       (.I0(in[27]),
        .I1(Incrementer_i_reg[27]),
        .O(\Incrementer_i[24]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[24]_i_7 
       (.I0(in[26]),
        .I1(Incrementer_i_reg[26]),
        .O(\Incrementer_i[24]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[24]_i_8 
       (.I0(in[25]),
        .I1(Incrementer_i_reg[25]),
        .O(\Incrementer_i[24]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[24]_i_9 
       (.I0(in[24]),
        .I1(Incrementer_i_reg[24]),
        .O(\Incrementer_i[24]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[8]_i_2 
       (.I0(in[15]),
        .I1(Incrementer_i_reg[15]),
        .O(\Incrementer_i[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[8]_i_3 
       (.I0(in[14]),
        .I1(Incrementer_i_reg[14]),
        .O(\Incrementer_i[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[8]_i_4 
       (.I0(in[13]),
        .I1(Incrementer_i_reg[13]),
        .O(\Incrementer_i[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[8]_i_5 
       (.I0(in[12]),
        .I1(Incrementer_i_reg[12]),
        .O(\Incrementer_i[8]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[8]_i_6 
       (.I0(in[11]),
        .I1(Incrementer_i_reg[11]),
        .O(\Incrementer_i[8]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[8]_i_7 
       (.I0(in[10]),
        .I1(Incrementer_i_reg[10]),
        .O(\Incrementer_i[8]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[8]_i_8 
       (.I0(in[9]),
        .I1(Incrementer_i_reg[9]),
        .O(\Incrementer_i[8]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[8]_i_9 
       (.I0(in[8]),
        .I1(Incrementer_i_reg[8]),
        .O(\Incrementer_i[8]_i_9_n_0 ));
  FDRE \Incrementer_i_reg[0] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[0]_i_1_n_15 ),
        .Q(Incrementer_i_reg[0]),
        .R(\Accum_i_reg[15]_0 ));
  CARRY8 \Incrementer_i_reg[0]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\Incrementer_i_reg[0]_i_1_n_0 ,\Incrementer_i_reg[0]_i_1_n_1 ,\Incrementer_i_reg[0]_i_1_n_2 ,\Incrementer_i_reg[0]_i_1_n_3 ,\Incrementer_i_reg[0]_i_1_n_4 ,\Incrementer_i_reg[0]_i_1_n_5 ,\Incrementer_i_reg[0]_i_1_n_6 ,\Incrementer_i_reg[0]_i_1_n_7 }),
        .DI(in[7:0]),
        .O({\Incrementer_i_reg[0]_i_1_n_8 ,\Incrementer_i_reg[0]_i_1_n_9 ,\Incrementer_i_reg[0]_i_1_n_10 ,\Incrementer_i_reg[0]_i_1_n_11 ,\Incrementer_i_reg[0]_i_1_n_12 ,\Incrementer_i_reg[0]_i_1_n_13 ,\Incrementer_i_reg[0]_i_1_n_14 ,\Incrementer_i_reg[0]_i_1_n_15 }),
        .S({\Incrementer_i[0]_i_2_n_0 ,\Incrementer_i[0]_i_3_n_0 ,\Incrementer_i[0]_i_4_n_0 ,\Incrementer_i[0]_i_5_n_0 ,\Incrementer_i[0]_i_6_n_0 ,\Incrementer_i[0]_i_7_n_0 ,\Incrementer_i[0]_i_8_n_0 ,\Incrementer_i[0]_i_9_n_0 }));
  FDRE \Incrementer_i_reg[10] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[8]_i_1_n_13 ),
        .Q(Incrementer_i_reg[10]),
        .R(\Accum_i_reg[15]_0 ));
  FDRE \Incrementer_i_reg[11] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[8]_i_1_n_12 ),
        .Q(Incrementer_i_reg[11]),
        .R(\Accum_i_reg[15]_0 ));
  FDRE \Incrementer_i_reg[12] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[8]_i_1_n_11 ),
        .Q(Incrementer_i_reg[12]),
        .R(\Accum_i_reg[15]_0 ));
  FDRE \Incrementer_i_reg[13] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[8]_i_1_n_10 ),
        .Q(Incrementer_i_reg[13]),
        .R(\Accum_i_reg[15]_0 ));
  FDRE \Incrementer_i_reg[14] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[8]_i_1_n_9 ),
        .Q(Incrementer_i_reg[14]),
        .R(\Accum_i_reg[15]_0 ));
  FDRE \Incrementer_i_reg[15] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[8]_i_1_n_8 ),
        .Q(Incrementer_i_reg[15]),
        .R(\Accum_i_reg[15]_0 ));
  FDRE \Incrementer_i_reg[16] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[16]_i_1_n_15 ),
        .Q(Incrementer_i_reg[16]),
        .R(\Accum_i_reg[15]_0 ));
  CARRY8 \Incrementer_i_reg[16]_i_1 
       (.CI(\Incrementer_i_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\Incrementer_i_reg[16]_i_1_n_0 ,\Incrementer_i_reg[16]_i_1_n_1 ,\Incrementer_i_reg[16]_i_1_n_2 ,\Incrementer_i_reg[16]_i_1_n_3 ,\Incrementer_i_reg[16]_i_1_n_4 ,\Incrementer_i_reg[16]_i_1_n_5 ,\Incrementer_i_reg[16]_i_1_n_6 ,\Incrementer_i_reg[16]_i_1_n_7 }),
        .DI(in[23:16]),
        .O({\Incrementer_i_reg[16]_i_1_n_8 ,\Incrementer_i_reg[16]_i_1_n_9 ,\Incrementer_i_reg[16]_i_1_n_10 ,\Incrementer_i_reg[16]_i_1_n_11 ,\Incrementer_i_reg[16]_i_1_n_12 ,\Incrementer_i_reg[16]_i_1_n_13 ,\Incrementer_i_reg[16]_i_1_n_14 ,\Incrementer_i_reg[16]_i_1_n_15 }),
        .S({\Incrementer_i[16]_i_2_n_0 ,\Incrementer_i[16]_i_3_n_0 ,\Incrementer_i[16]_i_4_n_0 ,\Incrementer_i[16]_i_5_n_0 ,\Incrementer_i[16]_i_6_n_0 ,\Incrementer_i[16]_i_7_n_0 ,\Incrementer_i[16]_i_8_n_0 ,\Incrementer_i[16]_i_9_n_0 }));
  FDRE \Incrementer_i_reg[17] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[16]_i_1_n_14 ),
        .Q(Incrementer_i_reg[17]),
        .R(\Accum_i_reg[15]_0 ));
  FDRE \Incrementer_i_reg[18] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[16]_i_1_n_13 ),
        .Q(Incrementer_i_reg[18]),
        .R(\Accum_i_reg[15]_0 ));
  FDRE \Incrementer_i_reg[19] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[16]_i_1_n_12 ),
        .Q(Incrementer_i_reg[19]),
        .R(\Accum_i_reg[15]_0 ));
  FDRE \Incrementer_i_reg[1] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[0]_i_1_n_14 ),
        .Q(Incrementer_i_reg[1]),
        .R(\Accum_i_reg[15]_0 ));
  FDRE \Incrementer_i_reg[20] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[16]_i_1_n_11 ),
        .Q(Incrementer_i_reg[20]),
        .R(\Accum_i_reg[15]_0 ));
  FDRE \Incrementer_i_reg[21] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[16]_i_1_n_10 ),
        .Q(Incrementer_i_reg[21]),
        .R(\Accum_i_reg[15]_0 ));
  FDRE \Incrementer_i_reg[22] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[16]_i_1_n_9 ),
        .Q(Incrementer_i_reg[22]),
        .R(\Accum_i_reg[15]_0 ));
  FDRE \Incrementer_i_reg[23] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[16]_i_1_n_8 ),
        .Q(Incrementer_i_reg[23]),
        .R(\Accum_i_reg[15]_0 ));
  FDRE \Incrementer_i_reg[24] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[24]_i_1_n_15 ),
        .Q(Incrementer_i_reg[24]),
        .R(\Accum_i_reg[15]_0 ));
  CARRY8 \Incrementer_i_reg[24]_i_1 
       (.CI(\Incrementer_i_reg[16]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_Incrementer_i_reg[24]_i_1_CO_UNCONNECTED [7],\Incrementer_i_reg[24]_i_1_n_1 ,\Incrementer_i_reg[24]_i_1_n_2 ,\Incrementer_i_reg[24]_i_1_n_3 ,\Incrementer_i_reg[24]_i_1_n_4 ,\Incrementer_i_reg[24]_i_1_n_5 ,\Incrementer_i_reg[24]_i_1_n_6 ,\Incrementer_i_reg[24]_i_1_n_7 }),
        .DI({1'b0,in[30:24]}),
        .O({\Incrementer_i_reg[24]_i_1_n_8 ,\Incrementer_i_reg[24]_i_1_n_9 ,\Incrementer_i_reg[24]_i_1_n_10 ,\Incrementer_i_reg[24]_i_1_n_11 ,\Incrementer_i_reg[24]_i_1_n_12 ,\Incrementer_i_reg[24]_i_1_n_13 ,\Incrementer_i_reg[24]_i_1_n_14 ,\Incrementer_i_reg[24]_i_1_n_15 }),
        .S({\Incrementer_i[24]_i_2_n_0 ,\Incrementer_i[24]_i_3_n_0 ,\Incrementer_i[24]_i_4_n_0 ,\Incrementer_i[24]_i_5_n_0 ,\Incrementer_i[24]_i_6_n_0 ,\Incrementer_i[24]_i_7_n_0 ,\Incrementer_i[24]_i_8_n_0 ,\Incrementer_i[24]_i_9_n_0 }));
  FDRE \Incrementer_i_reg[25] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[24]_i_1_n_14 ),
        .Q(Incrementer_i_reg[25]),
        .R(\Accum_i_reg[15]_0 ));
  FDRE \Incrementer_i_reg[26] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[24]_i_1_n_13 ),
        .Q(Incrementer_i_reg[26]),
        .R(\Accum_i_reg[15]_0 ));
  FDRE \Incrementer_i_reg[27] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[24]_i_1_n_12 ),
        .Q(Incrementer_i_reg[27]),
        .R(\Accum_i_reg[15]_0 ));
  FDRE \Incrementer_i_reg[28] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[24]_i_1_n_11 ),
        .Q(Incrementer_i_reg[28]),
        .R(\Accum_i_reg[15]_0 ));
  FDRE \Incrementer_i_reg[29] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[24]_i_1_n_10 ),
        .Q(Incrementer_i_reg[29]),
        .R(\Accum_i_reg[15]_0 ));
  FDRE \Incrementer_i_reg[2] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[0]_i_1_n_13 ),
        .Q(Incrementer_i_reg[2]),
        .R(\Accum_i_reg[15]_0 ));
  FDRE \Incrementer_i_reg[30] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[24]_i_1_n_9 ),
        .Q(Incrementer_i_reg[30]),
        .R(\Accum_i_reg[15]_0 ));
  FDRE \Incrementer_i_reg[31] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[24]_i_1_n_8 ),
        .Q(Incrementer_i_reg[31]),
        .R(\Accum_i_reg[15]_0 ));
  FDRE \Incrementer_i_reg[3] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[0]_i_1_n_12 ),
        .Q(Incrementer_i_reg[3]),
        .R(\Accum_i_reg[15]_0 ));
  FDRE \Incrementer_i_reg[4] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[0]_i_1_n_11 ),
        .Q(Incrementer_i_reg[4]),
        .R(\Accum_i_reg[15]_0 ));
  FDRE \Incrementer_i_reg[5] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[0]_i_1_n_10 ),
        .Q(Incrementer_i_reg[5]),
        .R(\Accum_i_reg[15]_0 ));
  FDRE \Incrementer_i_reg[6] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[0]_i_1_n_9 ),
        .Q(Incrementer_i_reg[6]),
        .R(\Accum_i_reg[15]_0 ));
  FDRE \Incrementer_i_reg[7] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[0]_i_1_n_8 ),
        .Q(Incrementer_i_reg[7]),
        .R(\Accum_i_reg[15]_0 ));
  FDRE \Incrementer_i_reg[8] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[8]_i_1_n_15 ),
        .Q(Incrementer_i_reg[8]),
        .R(\Accum_i_reg[15]_0 ));
  CARRY8 \Incrementer_i_reg[8]_i_1 
       (.CI(\Incrementer_i_reg[0]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\Incrementer_i_reg[8]_i_1_n_0 ,\Incrementer_i_reg[8]_i_1_n_1 ,\Incrementer_i_reg[8]_i_1_n_2 ,\Incrementer_i_reg[8]_i_1_n_3 ,\Incrementer_i_reg[8]_i_1_n_4 ,\Incrementer_i_reg[8]_i_1_n_5 ,\Incrementer_i_reg[8]_i_1_n_6 ,\Incrementer_i_reg[8]_i_1_n_7 }),
        .DI(in[15:8]),
        .O({\Incrementer_i_reg[8]_i_1_n_8 ,\Incrementer_i_reg[8]_i_1_n_9 ,\Incrementer_i_reg[8]_i_1_n_10 ,\Incrementer_i_reg[8]_i_1_n_11 ,\Incrementer_i_reg[8]_i_1_n_12 ,\Incrementer_i_reg[8]_i_1_n_13 ,\Incrementer_i_reg[8]_i_1_n_14 ,\Incrementer_i_reg[8]_i_1_n_15 }),
        .S({\Incrementer_i[8]_i_2_n_0 ,\Incrementer_i[8]_i_3_n_0 ,\Incrementer_i[8]_i_4_n_0 ,\Incrementer_i[8]_i_5_n_0 ,\Incrementer_i[8]_i_6_n_0 ,\Incrementer_i[8]_i_7_n_0 ,\Incrementer_i[8]_i_8_n_0 ,\Incrementer_i[8]_i_9_n_0 }));
  FDRE \Incrementer_i_reg[9] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[8]_i_1_n_14 ),
        .Q(Incrementer_i_reg[9]),
        .R(\Accum_i_reg[15]_0 ));
  FDRE \Incrementer_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[0]),
        .Q(\Incrementer_reg[31]_0 [0]),
        .R(Overflow_D1_reg_0));
  FDRE \Incrementer_reg[10] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[10]),
        .Q(\Incrementer_reg[31]_0 [10]),
        .R(Overflow_D1_reg_0));
  FDRE \Incrementer_reg[11] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[11]),
        .Q(\Incrementer_reg[31]_0 [11]),
        .R(Overflow_D1_reg_0));
  FDRE \Incrementer_reg[12] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[12]),
        .Q(\Incrementer_reg[31]_0 [12]),
        .R(Overflow_D1_reg_0));
  FDRE \Incrementer_reg[13] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[13]),
        .Q(\Incrementer_reg[31]_0 [13]),
        .R(Overflow_D1_reg_0));
  FDRE \Incrementer_reg[14] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[14]),
        .Q(\Incrementer_reg[31]_0 [14]),
        .R(Overflow_D1_reg_0));
  FDRE \Incrementer_reg[15] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[15]),
        .Q(\Incrementer_reg[31]_0 [15]),
        .R(Overflow_D1_reg_0));
  FDRE \Incrementer_reg[16] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[16]),
        .Q(\Incrementer_reg[31]_0 [16]),
        .R(Overflow_D1_reg_0));
  FDRE \Incrementer_reg[17] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[17]),
        .Q(\Incrementer_reg[31]_0 [17]),
        .R(Overflow_D1_reg_0));
  FDRE \Incrementer_reg[18] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[18]),
        .Q(\Incrementer_reg[31]_0 [18]),
        .R(Overflow_D1_reg_0));
  FDRE \Incrementer_reg[19] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[19]),
        .Q(\Incrementer_reg[31]_0 [19]),
        .R(Overflow_D1_reg_0));
  FDRE \Incrementer_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[1]),
        .Q(\Incrementer_reg[31]_0 [1]),
        .R(Overflow_D1_reg_0));
  FDRE \Incrementer_reg[20] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[20]),
        .Q(\Incrementer_reg[31]_0 [20]),
        .R(Overflow_D1_reg_0));
  FDRE \Incrementer_reg[21] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[21]),
        .Q(\Incrementer_reg[31]_0 [21]),
        .R(Overflow_D1_reg_0));
  FDRE \Incrementer_reg[22] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[22]),
        .Q(\Incrementer_reg[31]_0 [22]),
        .R(Overflow_D1_reg_0));
  FDRE \Incrementer_reg[23] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[23]),
        .Q(\Incrementer_reg[31]_0 [23]),
        .R(Overflow_D1_reg_0));
  FDRE \Incrementer_reg[24] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[24]),
        .Q(\Incrementer_reg[31]_0 [24]),
        .R(Overflow_D1_reg_0));
  FDRE \Incrementer_reg[25] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[25]),
        .Q(\Incrementer_reg[31]_0 [25]),
        .R(Overflow_D1_reg_0));
  FDRE \Incrementer_reg[26] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[26]),
        .Q(\Incrementer_reg[31]_0 [26]),
        .R(Overflow_D1_reg_0));
  FDRE \Incrementer_reg[27] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[27]),
        .Q(\Incrementer_reg[31]_0 [27]),
        .R(Overflow_D1_reg_0));
  FDRE \Incrementer_reg[28] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[28]),
        .Q(\Incrementer_reg[31]_0 [28]),
        .R(Overflow_D1_reg_0));
  FDRE \Incrementer_reg[29] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[29]),
        .Q(\Incrementer_reg[31]_0 [29]),
        .R(Overflow_D1_reg_0));
  FDRE \Incrementer_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[2]),
        .Q(\Incrementer_reg[31]_0 [2]),
        .R(Overflow_D1_reg_0));
  FDRE \Incrementer_reg[30] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[30]),
        .Q(\Incrementer_reg[31]_0 [30]),
        .R(Overflow_D1_reg_0));
  FDRE \Incrementer_reg[31] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[31]),
        .Q(\Incrementer_reg[31]_0 [31]),
        .R(Overflow_D1_reg_0));
  FDRE \Incrementer_reg[3] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[3]),
        .Q(\Incrementer_reg[31]_0 [3]),
        .R(Overflow_D1_reg_0));
  FDRE \Incrementer_reg[4] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[4]),
        .Q(\Incrementer_reg[31]_0 [4]),
        .R(Overflow_D1_reg_0));
  FDRE \Incrementer_reg[5] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[5]),
        .Q(\Incrementer_reg[31]_0 [5]),
        .R(Overflow_D1_reg_0));
  FDRE \Incrementer_reg[6] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[6]),
        .Q(\Incrementer_reg[31]_0 [6]),
        .R(Overflow_D1_reg_0));
  FDRE \Incrementer_reg[7] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[7]),
        .Q(\Incrementer_reg[31]_0 [7]),
        .R(Overflow_D1_reg_0));
  FDRE \Incrementer_reg[8] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[8]),
        .Q(\Incrementer_reg[31]_0 [8]),
        .R(Overflow_D1_reg_0));
  FDRE \Incrementer_reg[9] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[9]),
        .Q(\Incrementer_reg[31]_0 [9]),
        .R(Overflow_D1_reg_0));
  FDRE Overflow_D1_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Overflow),
        .Q(Overflow_D1),
        .R(Overflow_D1_reg_0));
  FDRE \incrementer_input_reg_val_i_reg[0] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [0]),
        .Q(in[0]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[10] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [10]),
        .Q(in[10]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[11] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [11]),
        .Q(in[11]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[12] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [12]),
        .Q(in[12]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[13] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [13]),
        .Q(in[13]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[14] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [14]),
        .Q(in[14]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[15] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [15]),
        .Q(in[15]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[16] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [16]),
        .Q(in[16]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[17] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [17]),
        .Q(in[17]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[18] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [18]),
        .Q(in[18]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[19] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [19]),
        .Q(in[19]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[1] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [1]),
        .Q(in[1]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[20] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [20]),
        .Q(in[20]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[21] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [21]),
        .Q(in[21]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[22] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [22]),
        .Q(in[22]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[23] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [23]),
        .Q(in[23]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[24] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [24]),
        .Q(in[24]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[25] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [25]),
        .Q(in[25]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[26] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [26]),
        .Q(in[26]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[27] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [27]),
        .Q(in[27]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[28] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [28]),
        .Q(in[28]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[29] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [29]),
        .Q(in[29]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[2] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [2]),
        .Q(in[2]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[30] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [30]),
        .Q(in[30]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[31] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [31]),
        .Q(in[31]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[3] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [3]),
        .Q(in[3]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[4] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [4]),
        .Q(in[4]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[5] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [5]),
        .Q(in[5]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[6] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [6]),
        .Q(in[6]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[7] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [7]),
        .Q(in[7]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[8] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [8]),
        .Q(in[8]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[9] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [9]),
        .Q(in[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    p_0_out
       (.I0(accumulate),
        .I1(out),
        .I2(\Accum_i_reg[32]_0 ),
        .I3(Overflow),
        .O(p_0_out_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_advanced
   (out,
    SR,
    interrupt,
    trigger_in_ack,
    rvalid_reg,
    arready_i_reg,
    awready_i_reg,
    s_axi_bvalid,
    s_axi_wready,
    s_axi_rdata,
    core_aclk,
    core_aresetn,
    slot_0_axi_aclk,
    ext_clk_0,
    din,
    s_axi_aclk,
    trigger_in,
    s_axi_aresetn,
    slot_0_axi_arsize,
    ext_rstn_0,
    s_axi_awvalid,
    s_axi_wvalid,
    s_axi_rready,
    s_axi_bready,
    s_axi_arvalid,
    s_axi_awaddr,
    s_axi_wdata,
    \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[0] ,
    s_axi_araddr,
    \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31] ,
    slot_0_ext_trig_stop,
    slot_0_ext_trig,
    slot_0_axi_arid,
    slot_0_axi_wready,
    slot_0_axi_wvalid,
    slot_0_axi_wstrb,
    slot_0_axi_rready,
    slot_0_axi_rvalid,
    slot_0_axi_rlast,
    slot_0_axi_rid,
    slot_0_axi_awid,
    slot_0_axi_bvalid,
    slot_0_axi_arready,
    slot_0_axi_arvalid,
    slot_0_axi_awready,
    slot_0_axi_awvalid,
    slot_0_axi_wlast,
    slot_0_axi_bid,
    slot_0_axi_bready);
  output [0:0]out;
  output [0:0]SR;
  output interrupt;
  output trigger_in_ack;
  output rvalid_reg;
  output arready_i_reg;
  output awready_i_reg;
  output s_axi_bvalid;
  output s_axi_wready;
  output [31:0]s_axi_rdata;
  input core_aclk;
  input core_aresetn;
  input slot_0_axi_aclk;
  input ext_clk_0;
  input [2:0]din;
  input s_axi_aclk;
  input trigger_in;
  input s_axi_aresetn;
  input [2:0]slot_0_axi_arsize;
  input ext_rstn_0;
  input s_axi_awvalid;
  input s_axi_wvalid;
  input s_axi_rready;
  input s_axi_bready;
  input s_axi_arvalid;
  input [15:0]s_axi_awaddr;
  input [31:0]s_axi_wdata;
  input [0:0]\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[0] ;
  input [15:0]s_axi_araddr;
  input \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31] ;
  input slot_0_ext_trig_stop;
  input slot_0_ext_trig;
  input [0:0]slot_0_axi_arid;
  input slot_0_axi_wready;
  input slot_0_axi_wvalid;
  input [63:0]slot_0_axi_wstrb;
  input slot_0_axi_rready;
  input slot_0_axi_rvalid;
  input slot_0_axi_rlast;
  input [0:0]slot_0_axi_rid;
  input [0:0]slot_0_axi_awid;
  input slot_0_axi_bvalid;
  input slot_0_axi_arready;
  input slot_0_axi_arvalid;
  input slot_0_axi_awready;
  input slot_0_axi_awvalid;
  input slot_0_axi_wlast;
  input [0:0]slot_0_axi_bid;
  input slot_0_axi_bready;

  wire ARID_reg;
  wire Acc_OF_0;
  wire Addr_3downto0_is_0x4;
  wire Addr_3downto0_is_0xC;
  wire Addr_7downto4_is_0x0;
  wire Beat_fifo_Wr_en;
  wire [9:2]Bus2IP_Addr;
  wire Bus2IP_RdCE;
  wire [9:0]Control_Bits_sync;
  wire Control_Set_Rd_En;
  wire Control_Set_Wr_En;
  wire En_Id_Based;
  wire Enlog_Reg_Set_Rd_En;
  wire Event_Log_En;
  wire Event_Log_Set_Rd_En;
  wire Ext_Event0_Sync_Data_Valid;
  wire Ext_Event_going_on;
  wire Ext_Trig_Metric_en;
  wire External_Event_Cnt_En;
  wire F12_Rd_Vld;
  wire F1_Rd_Data;
  wire F1_Wr_En;
  wire F2_Rd_Data;
  wire [32:0]FBC1_Rd_Data;
  wire FBC_Rd_Data;
  wire FBC_Rd_Vld;
  wire \FBC_WR_BEAT_CNT/empty2__0 ;
  wire [0:0]FSWI1_Rd_Data;
  wire FSWI_Rd_Data;
  wire FSWI_Rd_Vld;
  wire FWL_Rd_Data;
  wire FWL_Rd_Vld;
  wire \GEN_CONTROL_SYNC.control_sig_cdc_sync_n_7 ;
  wire \GEN_INTERVAL_CNT_SYNC.sample_interval_cnt_cdc_sync_n_3 ;
  wire [0:0]\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[0] ;
  wire \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31] ;
  wire [31:0]Global_Clk_Cnt;
  wire Global_Clk_Cnt_En;
  wire Global_Clk_Cnt_LSB_Rd_En;
  wire Global_Clk_Cnt_MSB_Rd_En;
  wire Global_Clk_Cnt_OF;
  wire Global_Clk_Cnt_Reset;
  wire Global_Clk_Cnt_Set_Rd_En;
  wire Global_Intr_En;
  wire Global_Intr_En_i_1_n_0;
  wire ID2_Mask_Rd_En;
  wire ID2_Mask_Wr_En;
  wire ID_Mask_Rd_En;
  wire ID_Mask_Wr_En;
  wire [31:0]IP2Bus_Data;
  wire IP2Bus_DataValid;
  wire Incr_Reg_Set_Rd_En;
  wire [31:0]Incrementer_0;
  wire Interval_Cnt_En;
  wire Interval_Cnt_En0;
  wire Interval_Cnt_En_sync;
  wire Interval_Cnt_Ld;
  wire Interval_Cnt_Ld_sync;
  wire [12:0]Intr_In_sync;
  wire [12:0]Intr_Reg_IER;
  wire Intr_Reg_IER_Wr_En;
  wire [12:0]Intr_Reg_ISR;
  wire Intr_Reg_ISR_Wr_En;
  wire Intr_Reg_Set_Rd_En;
  wire Lat_Sample_Reg_Rd_En_d2;
  wire Lat_Sample_Reg_Rd_En_d3;
  wire Latency_ID2_Rd_En;
  wire Latency_ID2_Wr_En;
  wire Latency_ID_Rd_En;
  wire Latency_ID_Wr_En;
  wire [0:0]Latency_RID;
  wire [0:0]Latency_WID;
  wire [31:0]Metric_Cnt_0;
  wire Metric_Sel_Reg_0_Rd_En;
  wire Metric_Sel_Reg_0_Wr_En;
  wire Metrics_Cnt_En;
  wire Metrics_Cnt_En_Int;
  wire Metrics_Cnt_Reset;
  wire Metrics_Cnt_Reset_Final__0;
  wire Mst_Rd_Idle_Cnt_En;
  wire Mst_Rd_Idle_Cnt_En0;
  wire Num_BValids_En;
  wire Num_BValids_En0;
  wire Num_RLasts_En;
  wire Num_RLasts_En0;
  wire [0:0]RID_Mask;
  wire [15:0]Range_Reg_0;
  wire Range_Reg_0_CDC0;
  wire Rd_Add_Issue6_out;
  wire Rd_En_sync;
  wire Rd_Lat_End;
  wire Rd_Lat_Start;
  wire Rd_Latency_Fifo_Rd_En2;
  wire Rd_Latency_Fifo_Wr_En1;
  wire Read_Beat_Cnt_En1;
  wire Read_Latency_En;
  wire Reset_On_Sample_Int_Lapse;
  wire Reset_On_Sample_Int_Lapse_sync;
  wire Rng_Reg_Set_Rd_En;
  wire Rtrans_Cnt_En;
  wire Rtrans_Cnt_En0;
  wire [31:0]S0_Max_Read_Latency;
  wire [31:0]S0_Max_Write_Latency;
  wire [31:0]S0_Min_Read_Latency;
  wire [16:0]S0_Min_Write_Latency;
  wire [0:0]S0_Read_Byte_Cnt;
  wire S0_Read_Byte_Cnt_En;
  wire [0:0]S0_Read_Latency;
  wire [2:2]S0_S_Null_Byte_Cnt;
  wire [0:0]S0_Write_Latency;
  wire [0:0]SR;
  wire Samp_Incr_Reg_Set_Rd_En;
  wire [31:0]Samp_Incrementer_0;
  wire [31:0]Samp_Metric_Cnt_0;
  wire Sample_Cnt_Ld;
  wire Sample_En__0;
  wire [31:0]Sample_Interval;
  wire Sample_Interval_Cnt_Lapse;
  wire Sample_Interval_i_reg_CDC0;
  wire Sample_Reg_Rd_En;
  wire Sel_Reg_Set_Rd_En;
  wire Status_Reg_Set_Rd_En;
  wire Streaming_FIFO_Reset;
  wire Use_Ext_Trig;
  wire Use_Ext_Trig_Log;
  wire [0:0]WID_Mask;
  wire Wr_Lat_End;
  wire Wr_Lat_Start;
  wire Write_Latency_En;
  wire Wtrans_Cnt_En;
  wire Wtrans_Cnt_En0;
  wire arready_i_reg;
  wire awready_i_reg;
  wire axi_interface_inst_n_13;
  wire axi_interface_inst_n_15;
  wire axi_interface_inst_n_16;
  wire axi_interface_inst_n_17;
  wire axi_interface_inst_n_19;
  wire axi_interface_inst_n_20;
  wire axi_interface_inst_n_21;
  wire axi_interface_inst_n_22;
  wire axi_interface_inst_n_23;
  wire axi_interface_inst_n_65;
  wire [31:0]\axi_perf_mon_v5_0_21_metric_sel_n_cnt_inst_0/Add_in ;
  wire \axi_perf_mon_v5_0_21_metric_sel_n_cnt_inst_0/Add_in_Valid ;
  wire [15:15]\axi_perf_mon_v5_0_21_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i ;
  wire [31:0]\axi_perf_mon_v5_0_21_metric_sel_n_cnt_inst_0/incrementer_input_reg_val ;
  wire \cdc_sync_inst1/p_0_in ;
  wire \cdc_sync_inst1/p_0_in0_in ;
  wire \cdc_sync_inst1/p_1_in ;
  wire \cdc_sync_inst1/p_in_d1_cdc_from_reg0 ;
  wire \cdc_sync_inst1/s_out_re ;
  wire \cdc_sync_inst2/p_0_in ;
  wire \cdc_sync_inst2/p_0_in0_in ;
  wire \cdc_sync_inst2/p_1_in ;
  wire \cdc_sync_inst2/p_in_d1_cdc_from_reg0 ;
  wire \cdc_sync_inst2/s_out_re ;
  wire core_aclk;
  wire core_aresetn;
  wire [2:0]din;
  wire ext_clk_0;
  wire ext_rstn_0;
  wire interrupt;
  wire metric_calc_inst0_n_16;
  wire metric_calc_inst0_n_19;
  wire metric_calc_inst0_n_22;
  wire metric_calc_inst0_n_23;
  wire metric_calc_inst0_n_26;
  wire metric_calc_inst0_n_30;
  wire metric_calc_inst0_n_32;
  wire metric_calc_inst0_n_33;
  wire metric_calc_inst0_n_34;
  wire metric_calc_inst0_n_35;
  wire metric_calc_inst0_n_36;
  wire metric_calc_inst0_n_37;
  wire metric_calc_inst0_n_38;
  wire metric_calc_inst0_n_39;
  wire metric_calc_inst0_n_40;
  wire metric_calc_inst0_n_41;
  wire metric_calc_inst0_n_42;
  wire metric_calc_inst0_n_43;
  wire metric_calc_inst0_n_44;
  wire metric_calc_inst0_n_45;
  wire metric_calc_inst0_n_46;
  wire metric_counters_inst_n_1;
  wire metric_counters_inst_n_10;
  wire metric_counters_inst_n_11;
  wire metric_counters_inst_n_12;
  wire metric_counters_inst_n_13;
  wire metric_counters_inst_n_14;
  wire metric_counters_inst_n_15;
  wire metric_counters_inst_n_16;
  wire metric_counters_inst_n_2;
  wire metric_counters_inst_n_3;
  wire metric_counters_inst_n_4;
  wire metric_counters_inst_n_5;
  wire metric_counters_inst_n_6;
  wire metric_counters_inst_n_7;
  wire metric_counters_inst_n_8;
  wire metric_counters_inst_n_9;
  wire mon_fifo_ext_event0_inst_n_1;
  wire mon_fifo_ext_event0_inst_n_2;
  wire [0:0]out;
  wire p_25_in;
  wire p_3_out0_out;
  wire p_3_out3_out;
  wire p_44_in;
  wire p_47_in;
  wire p_49_in;
  wire register_module_inst_n_100;
  wire register_module_inst_n_101;
  wire register_module_inst_n_102;
  wire register_module_inst_n_103;
  wire register_module_inst_n_104;
  wire register_module_inst_n_105;
  wire register_module_inst_n_106;
  wire register_module_inst_n_126;
  wire register_module_inst_n_127;
  wire register_module_inst_n_128;
  wire register_module_inst_n_129;
  wire register_module_inst_n_130;
  wire register_module_inst_n_131;
  wire register_module_inst_n_132;
  wire register_module_inst_n_133;
  wire register_module_inst_n_134;
  wire register_module_inst_n_135;
  wire register_module_inst_n_136;
  wire register_module_inst_n_137;
  wire register_module_inst_n_138;
  wire register_module_inst_n_139;
  wire register_module_inst_n_140;
  wire register_module_inst_n_141;
  wire register_module_inst_n_142;
  wire register_module_inst_n_143;
  wire register_module_inst_n_144;
  wire register_module_inst_n_145;
  wire register_module_inst_n_146;
  wire register_module_inst_n_147;
  wire register_module_inst_n_148;
  wire register_module_inst_n_149;
  wire register_module_inst_n_61;
  wire register_module_inst_n_72;
  wire register_module_inst_n_73;
  wire register_module_inst_n_75;
  wire register_module_inst_n_76;
  wire register_module_inst_n_77;
  wire register_module_inst_n_78;
  wire register_module_inst_n_79;
  wire register_module_inst_n_80;
  wire register_module_inst_n_81;
  wire register_module_inst_n_82;
  wire register_module_inst_n_99;
  wire rid_match_reg;
  (* MAX_FANOUT = "300" *) (* RTL_MAX_FANOUT = "found" *) wire rst_int_n;
  wire rst_int_n1;
  (* MAX_FANOUT = "300" *) (* RTL_MAX_FANOUT = "found" *) wire rst_int_n_0;
  wire rvalid_reg;
  wire s_axi_aclk;
  wire [15:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arvalid;
  wire [15:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire s_axi_rready;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire s_axi_wvalid;
  wire [0:0]s_level_out_bus_d6;
  wire slot_0_axi_aclk;
  wire [0:0]slot_0_axi_arid;
  wire slot_0_axi_arready;
  wire [2:0]slot_0_axi_arsize;
  wire slot_0_axi_arvalid;
  wire [0:0]slot_0_axi_awid;
  wire slot_0_axi_awready;
  wire slot_0_axi_awvalid;
  wire [0:0]slot_0_axi_bid;
  wire slot_0_axi_bready;
  wire slot_0_axi_bvalid;
  wire [0:0]slot_0_axi_rid;
  wire slot_0_axi_rlast;
  wire slot_0_axi_rready;
  wire slot_0_axi_rvalid;
  wire slot_0_axi_wlast;
  wire slot_0_axi_wready;
  wire [63:0]slot_0_axi_wstrb;
  wire slot_0_axi_wvalid;
  wire slot_0_ext_trig;
  wire slot_0_ext_trig_stop;
  wire trigger_in;
  wire trigger_in_ack;
  wire trigger_in_sync;
  wire wid_match_reg;
  wire wid_match_reg_i_1_n_0;
  wire wr_latency_start;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_cdc_sync__parameterized0 \GEN_CONTROL_SYNC.control_sig_cdc_sync 
       (.Beat_fifo_Wr_en(Beat_fifo_Wr_en),
        .D({Use_Ext_Trig_Log,Use_Ext_Trig,Streaming_FIFO_Reset,En_Id_Based,Global_Clk_Cnt_Reset,Global_Clk_Cnt_En,Event_Log_En,Metrics_Cnt_Reset,Metrics_Cnt_En}),
        .E(p_44_in),
        .Ext_Trig_Metric_en(Ext_Trig_Metric_en),
        .F1_Wr_En(F1_Wr_En),
        .\GEN_ARSIZE_AXI4.Num_BValids_En_reg (register_module_inst_n_72),
        .\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg (p_47_in),
        .Latency_RID(Latency_RID),
        .Latency_WID(Latency_WID),
        .Metrics_Cnt_En_Int(Metrics_Cnt_En_Int),
        .Mst_Rd_Idle_Cnt_En0(Mst_Rd_Idle_Cnt_En0),
        .Num_BValids_En0(Num_BValids_En0),
        .Num_RLasts_En0(Num_RLasts_En0),
        .RID_Mask(RID_Mask),
        .Read_Beat_Cnt_En1(Read_Beat_Cnt_En1),
        .Rtrans_Cnt_En0(Rtrans_Cnt_En0),
        .WID_Mask(WID_Mask),
        .Wtrans_Cnt_En0(Wtrans_Cnt_En0),
        .core_aclk(core_aclk),
        .core_aresetn(core_aresetn),
        .empty2__0(\FBC_WR_BEAT_CNT/empty2__0 ),
        .out({Control_Bits_sync[9],Control_Bits_sync[5:3],out,Control_Bits_sync[0]}),
        .p_49_in(p_49_in),
        .rst_int_n1(rst_int_n1),
        .\s_level_out_bus_d4_reg[0]_0 (SR),
        .\s_level_out_bus_d4_reg[4]_0 (\GEN_CONTROL_SYNC.control_sig_cdc_sync_n_7 ),
        .slot_0_axi_arid(slot_0_axi_arid),
        .slot_0_axi_awid(slot_0_axi_awid),
        .slot_0_axi_bvalid(slot_0_axi_bvalid),
        .slot_0_axi_rid(slot_0_axi_rid),
        .slot_0_axi_rready(slot_0_axi_rready),
        .slot_0_axi_rvalid(slot_0_axi_rvalid),
        .\wptr_reg[5] (metric_calc_inst0_n_16));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_cdc_sync__parameterized1 \GEN_INTERVAL_CNT_SYNC.sample_interval_cnt_cdc_sync 
       (.Carry_Out_reg(\GEN_INTERVAL_CNT_SYNC.sample_interval_cnt_cdc_sync_n_3 ),
        .D({Reset_On_Sample_Int_Lapse_sync,Interval_Cnt_Ld_sync,Interval_Cnt_En_sync}),
        .Sample_Cnt_Ld(Sample_Cnt_Ld),
        .Sample_Interval_Cnt_Lapse(Sample_Interval_Cnt_Lapse),
        .core_aclk(core_aclk),
        .out(Control_Bits_sync[0]),
        .\s_level_out_bus_d1_cdc_to_reg[2]_0 ({Reset_On_Sample_Int_Lapse,Interval_Cnt_Ld,Interval_Cnt_En}),
        .\s_level_out_bus_d5_reg[0]_0 (SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_intr_sync \GEN_INTR_ASYNC.intr_sync_module_inst 
       (.Acc_OF(Acc_OF_0),
        .Global_Clk_Cnt_OF(Global_Clk_Cnt_OF),
        .Intr_In_sync(Intr_In_sync),
        .SR(s_level_out_bus_d6),
        .Sample_Interval_Cnt_Lapse(Sample_Interval_Cnt_Lapse),
        .core_aclk(core_aclk),
        .p_in_d1_cdc_from_reg(SR),
        .s_axi_aclk(s_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_samp_intl_cnt \GEN_SAMPLE_METRIC_CNT.sample_interval_counter_inst 
       (.\Count_Out_i_reg[0] (\GEN_INTERVAL_CNT_SYNC.sample_interval_cnt_cdc_sync_n_3 ),
        .D({Interval_Cnt_Ld_sync,Interval_Cnt_En_sync}),
        .Overflow_D1_reg(SR),
        .Sample_Cnt_Ld(Sample_Cnt_Ld),
        .Sample_Interval(Sample_Interval),
        .Sample_Interval_Cnt_Lapse(Sample_Interval_Cnt_Lapse),
        .core_aclk(core_aclk),
        .core_aresetn(core_aresetn),
        .out(Control_Bits_sync[0]));
  LUT4 #(
    .INIT(16'hFE02)) 
    Global_Intr_En_i_1
       (.I0(s_axi_wdata[0]),
        .I1(axi_interface_inst_n_20),
        .I2(axi_interface_inst_n_65),
        .I3(Global_Intr_En),
        .O(Global_Intr_En_i_1_n_0));
  LUT5 #(
    .INIT(32'hEAFAEAEA)) 
    Metrics_Cnt_Reset_Final
       (.I0(out),
        .I1(Sample_Interval_Cnt_Lapse),
        .I2(Reset_On_Sample_Int_Lapse_sync),
        .I3(Lat_Sample_Reg_Rd_En_d3),
        .I4(Lat_Sample_Reg_Rd_En_d2),
        .O(Metrics_Cnt_Reset_Final__0));
  LUT4 #(
    .INIT(16'hEEFE)) 
    Sample_En
       (.I0(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31] ),
        .I1(Sample_Interval_Cnt_Lapse),
        .I2(Lat_Sample_Reg_Rd_En_d2),
        .I3(Lat_Sample_Reg_Rd_En_d3),
        .O(Sample_En__0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_axi_interface axi_interface_inst
       (.Addr_3downto0_is_0x4(Addr_3downto0_is_0x4),
        .Addr_3downto0_is_0xC(Addr_3downto0_is_0xC),
        .Addr_7downto4_is_0x0(Addr_7downto4_is_0x0),
        .Bus2IP_RdCE(Bus2IP_RdCE),
        .Control_Set_Rd_En(Control_Set_Rd_En),
        .Control_Set_Wr_En(Control_Set_Wr_En),
        .D(IP2Bus_Data),
        .E(IP2Bus_DataValid),
        .Enlog_Reg_Set_Rd_En(Enlog_Reg_Set_Rd_En),
        .Event_Log_Set_Rd_En(Event_Log_Set_Rd_En),
        .Global_Clk_Cnt_LSB_Rd_En(Global_Clk_Cnt_LSB_Rd_En),
        .Global_Clk_Cnt_MSB_Rd_En(Global_Clk_Cnt_MSB_Rd_En),
        .Global_Clk_Cnt_Set_Rd_En(Global_Clk_Cnt_Set_Rd_En),
        .ID2_Mask_Rd_En(ID2_Mask_Rd_En),
        .ID_Mask_Rd_En(ID_Mask_Rd_En),
        .Incr_Reg_Set_Rd_En(Incr_Reg_Set_Rd_En),
        .Interval_Cnt_En0(Interval_Cnt_En0),
        .Intr_Reg_ISR_Wr_En(Intr_Reg_ISR_Wr_En),
        .Intr_Reg_Set_Rd_En(Intr_Reg_Set_Rd_En),
        .Latency_ID2_Rd_En(Latency_ID2_Rd_En),
        .Latency_ID_Rd_En(Latency_ID_Rd_En),
        .Metric_Sel_Reg_0_Rd_En(Metric_Sel_Reg_0_Rd_En),
        .Q(Bus2IP_Addr),
        .Rng_Reg_Set_Rd_En(Rng_Reg_Set_Rd_En),
        .SR(s_level_out_bus_d6),
        .Samp_Incr_Reg_Set_Rd_En(Samp_Incr_Reg_Set_Rd_En),
        .Sel_Reg_Set_Rd_En(Sel_Reg_Set_Rd_En),
        .Status_Reg_Set_Rd_En(Status_Reg_Set_Rd_En),
        .arready_i_reg_0(arready_i_reg),
        .awready_i_reg_0(awready_i_reg),
        .\bus2ip_addr_i_reg[1]_0 (axi_interface_inst_n_15),
        .\bus2ip_addr_i_reg[1]_1 (axi_interface_inst_n_20),
        .\bus2ip_addr_i_reg[2]_0 (axi_interface_inst_n_16),
        .\bus2ip_addr_i_reg[2]_1 (axi_interface_inst_n_21),
        .\bus2ip_addr_i_reg[2]_2 (axi_interface_inst_n_22),
        .\bus2ip_addr_i_reg[2]_3 (axi_interface_inst_n_23),
        .\bus2ip_addr_i_reg[2]_4 (ID_Mask_Wr_En),
        .\bus2ip_addr_i_reg[3]_0 (axi_interface_inst_n_13),
        .\bus2ip_addr_i_reg[3]_1 (Latency_ID2_Wr_En),
        .\bus2ip_addr_i_reg[4]_0 (Intr_Reg_IER_Wr_En),
        .\bus2ip_addr_i_reg[4]_1 (axi_interface_inst_n_65),
        .\bus2ip_addr_i_reg[4]_2 (Sample_Reg_Rd_En),
        .\bus2ip_addr_i_reg[5]_0 (Sample_Interval_i_reg_CDC0),
        .\bus2ip_addr_i_reg[5]_1 (ID2_Mask_Wr_En),
        .\bus2ip_addr_i_reg[6]_0 (axi_interface_inst_n_17),
        .\bus2ip_addr_i_reg[6]_1 (axi_interface_inst_n_19),
        .\bus2ip_addr_i_reg[6]_2 (Latency_ID_Wr_En),
        .\bus2ip_addr_i_reg[7]_0 (Metric_Sel_Reg_0_Wr_En),
        .out(\cdc_sync_inst1/p_0_in0_in ),
        .p_25_in(p_25_in),
        .p_in_d1_cdc_from_reg0(\cdc_sync_inst1/p_in_d1_cdc_from_reg0 ),
        .rvalid_reg_0(rvalid_reg),
        .rvalid_reg_1(register_module_inst_n_61),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rready(s_axi_rready),
        .s_axi_wready(s_axi_wready),
        .s_axi_wvalid(s_axi_wvalid),
        .s_axi_wvalid_0(Range_Reg_0_CDC0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_ext_calc ext_calc_inst0
       (.Ext_Event0_Sync_Data_Valid(Ext_Event0_Sync_Data_Valid),
        .Ext_Event_going_on(Ext_Event_going_on),
        .Ext_Event_going_on_reg_0(mon_fifo_ext_event0_inst_n_1),
        .External_Event_Cnt_En(External_Event_Cnt_En),
        .Q(mon_fifo_ext_event0_inst_n_2),
        .core_aclk(core_aclk),
        .out(Control_Bits_sync[0]),
        .rst_int_n(rst_int_n),
        .rst_int_n1(rst_int_n1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_glbl_clk_cnt global_clock_counter_inst
       (.\Count_Out_i_reg[0] (\GEN_CONTROL_SYNC.control_sig_cdc_sync_n_7 ),
        .D(Global_Clk_Cnt),
        .Global_Clk_Cnt_OF(Global_Clk_Cnt_OF),
        .Overflow_D1_reg(SR),
        .core_aclk(core_aclk),
        .core_aresetn(core_aresetn),
        .out(Control_Bits_sync[4:3]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_interrupt_module interrupt_module_inst
       (.E(Intr_Reg_IER_Wr_En),
        .Global_Intr_En(Global_Intr_En),
        .Intr_In_sync(Intr_In_sync),
        .Intr_Reg_ISR(Intr_Reg_ISR),
        .Intr_Reg_ISR_Wr_En(Intr_Reg_ISR_Wr_En),
        .Q({Intr_Reg_IER[12:3],Intr_Reg_IER[1:0]}),
        .SR(s_level_out_bus_d6),
        .interrupt(interrupt),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_wdata(s_axi_wdata[12:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_metric_calc metric_calc_inst0
       (.ARID_reg(ARID_reg),
        .Beat_fifo_Wr_en(Beat_fifo_Wr_en),
        .D(\axi_perf_mon_v5_0_21_metric_sel_n_cnt_inst_0/Add_in [31:17]),
        .E(p_44_in),
        .Ext_Trig_Metric_en(Ext_Trig_Metric_en),
        .F12_Rd_Vld(F12_Rd_Vld),
        .F1_Wr_En(F1_Wr_En),
        .FBC_Rd_Vld(FBC_Rd_Vld),
        .FBC_Rd_Vld_reg_0(metric_calc_inst0_n_23),
        .FSWI_Rd_Vld(FSWI_Rd_Vld),
        .FSWI_Rd_Vld_reg_0(metric_calc_inst0_n_26),
        .FSWI_Rd_Vld_reg_1(\axi_perf_mon_v5_0_21_metric_sel_n_cnt_inst_0/incrementer_input_reg_val [31:1]),
        .FWL_Rd_Vld(FWL_Rd_Vld),
        .\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[0]_0 (S0_Read_Byte_Cnt),
        .\GEN_MUX_N_CNT.Add_in[1]_i_3 (register_module_inst_n_129),
        .\GEN_MUX_N_CNT.Add_in_reg[17] (register_module_inst_n_134),
        .\GEN_MUX_N_CNT.Add_in_reg[18] (register_module_inst_n_135),
        .\GEN_MUX_N_CNT.Add_in_reg[19] (register_module_inst_n_136),
        .\GEN_MUX_N_CNT.Add_in_reg[20] (register_module_inst_n_137),
        .\GEN_MUX_N_CNT.Add_in_reg[21] (register_module_inst_n_138),
        .\GEN_MUX_N_CNT.Add_in_reg[22] (register_module_inst_n_139),
        .\GEN_MUX_N_CNT.Add_in_reg[23] (register_module_inst_n_140),
        .\GEN_MUX_N_CNT.Add_in_reg[24] (register_module_inst_n_141),
        .\GEN_MUX_N_CNT.Add_in_reg[25] (register_module_inst_n_142),
        .\GEN_MUX_N_CNT.Add_in_reg[26] (register_module_inst_n_143),
        .\GEN_MUX_N_CNT.Add_in_reg[27] (register_module_inst_n_144),
        .\GEN_MUX_N_CNT.Add_in_reg[28] (register_module_inst_n_145),
        .\GEN_MUX_N_CNT.Add_in_reg[29] (register_module_inst_n_146),
        .\GEN_MUX_N_CNT.Add_in_reg[30] (register_module_inst_n_147),
        .\GEN_MUX_N_CNT.Add_in_reg[31] (register_module_inst_n_133),
        .\GEN_MUX_N_CNT.Add_in_reg[31]_0 (register_module_inst_n_130),
        .\GEN_MUX_N_CNT.Add_in_reg[31]_1 (register_module_inst_n_149),
        .\GEN_MUX_N_CNT.Add_in_reg[31]_2 (register_module_inst_n_148),
        .\GEN_MUX_N_CNT.Add_in_reg[31]_3 (register_module_inst_n_131),
        .\GEN_MUX_N_CNT.Add_in_reg[31]_4 (register_module_inst_n_132),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] (register_module_inst_n_127),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 (register_module_inst_n_128),
        .\Max_Read_Latency_Int_reg[31]_0 (S0_Max_Read_Latency),
        .\Max_Write_Latency_Int_reg[31]_0 (S0_Max_Write_Latency),
        .Metrics_Cnt_En_Int(Metrics_Cnt_En_Int),
        .\Min_Read_Latency_Int_reg[31]_0 (S0_Min_Read_Latency),
        .\Min_Write_Latency_Int_reg[16]_0 (S0_Min_Write_Latency),
        .Mst_Rd_Idle_Cnt_En(Mst_Rd_Idle_Cnt_En),
        .Mst_Rd_Idle_Cnt_En0(Mst_Rd_Idle_Cnt_En0),
        .No_Rd_Ready_reg_0(metric_calc_inst0_n_22),
        .No_Rd_Ready_reg_1(register_module_inst_n_73),
        .Num_BValids_En(Num_BValids_En),
        .Num_BValids_En0(Num_BValids_En0),
        .Num_RLasts_En(Num_RLasts_En),
        .Num_RLasts_En0(Num_RLasts_En0),
        .Q({FBC1_Rd_Data[32],FBC1_Rd_Data[0]}),
        .Rd_Add_Issue6_out(Rd_Add_Issue6_out),
        .Rd_Add_Issue_reg_0(metric_calc_inst0_n_19),
        .Rd_Lat_End(Rd_Lat_End),
        .Rd_Lat_Start(Rd_Lat_Start),
        .Rd_Latency_Fifo_Rd_En2(Rd_Latency_Fifo_Rd_En2),
        .\Rd_Latency_Fifo_Wr_Data_reg[32]_0 (Rd_Latency_Fifo_Wr_En1),
        .Read_Beat_Cnt_En1(Read_Beat_Cnt_En1),
        .Read_Latency_En(Read_Latency_En),
        .\Read_Latency_Int_reg[0]_0 (S0_Read_Latency),
        .Rtrans_Cnt_En(Rtrans_Cnt_En),
        .Rtrans_Cnt_En0(Rtrans_Cnt_En0),
        .S0_Read_Byte_Cnt_En(S0_Read_Byte_Cnt_En),
        .S0_S_Null_Byte_Cnt(S0_S_Null_Byte_Cnt),
        .Wr_Add_Issue_reg_0(metric_calc_inst0_n_16),
        .Wr_Lat_End(Wr_Lat_End),
        .Wr_Lat_Start(Wr_Lat_Start),
        .Write_Latency_En(Write_Latency_En),
        .\Write_Latency_Int_reg[0]_0 (S0_Write_Latency),
        .Wtrans_Cnt_En(Wtrans_Cnt_En),
        .Wtrans_Cnt_En0(Wtrans_Cnt_En0),
        .core_aclk(core_aclk),
        .dout(F1_Rd_Data),
        .\dout_reg[0] (FSWI1_Rd_Data),
        .\dout_reg[0]_0 (F2_Rd_Data),
        .\dout_reg[0]_1 (FBC_Rd_Data),
        .\dout_reg[0]_2 (FWL_Rd_Data),
        .\dout_reg[0]_3 (FSWI_Rd_Data),
        .\dout_reg[10] (metric_calc_inst0_n_40),
        .\dout_reg[11] (metric_calc_inst0_n_41),
        .\dout_reg[12] (metric_calc_inst0_n_42),
        .\dout_reg[13] (metric_calc_inst0_n_43),
        .\dout_reg[14] (metric_calc_inst0_n_44),
        .\dout_reg[15] (metric_calc_inst0_n_45),
        .\dout_reg[16] (metric_calc_inst0_n_46),
        .\dout_reg[1] (metric_calc_inst0_n_30),
        .\dout_reg[2] (metric_calc_inst0_n_32),
        .\dout_reg[3] (metric_calc_inst0_n_33),
        .\dout_reg[4] (metric_calc_inst0_n_34),
        .\dout_reg[5] (metric_calc_inst0_n_35),
        .\dout_reg[6] (metric_calc_inst0_n_36),
        .\dout_reg[7] (metric_calc_inst0_n_37),
        .\dout_reg[8] (metric_calc_inst0_n_38),
        .\dout_reg[9] (metric_calc_inst0_n_39),
        .empty2__0(\FBC_WR_BEAT_CNT/empty2__0 ),
        .out({Control_Bits_sync[9],Control_Bits_sync[5],Control_Bits_sync[0]}),
        .p_3_out0_out(p_3_out0_out),
        .p_3_out3_out(p_3_out3_out),
        .p_49_in(p_49_in),
        .rid_match_reg(rid_match_reg),
        .rst_int_n(rst_int_n_0),
        .rst_int_n1(rst_int_n1),
        .\s_level_out_bus_d1_cdc_to_reg[1] ({slot_0_ext_trig_stop,slot_0_ext_trig}),
        .slot_0_axi_arid(slot_0_axi_arid),
        .slot_0_axi_arready(slot_0_axi_arready),
        .slot_0_axi_arready_0(p_47_in),
        .slot_0_axi_arsize(slot_0_axi_arsize),
        .slot_0_axi_arvalid(slot_0_axi_arvalid),
        .slot_0_axi_awready(slot_0_axi_awready),
        .slot_0_axi_awvalid(slot_0_axi_awvalid),
        .slot_0_axi_rlast(slot_0_axi_rlast),
        .slot_0_axi_rready(slot_0_axi_rready),
        .slot_0_axi_rvalid(slot_0_axi_rvalid),
        .slot_0_axi_wlast(slot_0_axi_wlast),
        .slot_0_axi_wready(slot_0_axi_wready),
        .slot_0_axi_wstrb(slot_0_axi_wstrb),
        .slot_0_axi_wvalid(slot_0_axi_wvalid),
        .wid_match_reg(wid_match_reg),
        .wid_match_reg_reg_0(wid_match_reg_i_1_n_0),
        .wr_latency_start(wr_latency_start));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_metric_counters metric_counters_inst
       (.Acc_OF(Acc_OF_0),
        .\Accum_i_reg[15] (\axi_perf_mon_v5_0_21_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i ),
        .\Accum_i_reg[31] (Metric_Cnt_0),
        .Add_in_Valid(\axi_perf_mon_v5_0_21_metric_sel_n_cnt_inst_0/Add_in_Valid ),
        .D(\axi_perf_mon_v5_0_21_metric_sel_n_cnt_inst_0/Add_in ),
        .DI({register_module_inst_n_99,register_module_inst_n_100,register_module_inst_n_101,register_module_inst_n_102,register_module_inst_n_103,register_module_inst_n_104,register_module_inst_n_105,register_module_inst_n_106}),
        .\GEN_MUX_N_CNT.accumulate_reg (register_module_inst_n_126),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] (\axi_perf_mon_v5_0_21_metric_sel_n_cnt_inst_0/incrementer_input_reg_val ),
        .Incr_by_12__7_carry(Range_Reg_0),
        .\Incrementer_reg[31] (Incrementer_0),
        .Metrics_Cnt_Reset_Final__0(Metrics_Cnt_Reset_Final__0),
        .Overflow_D1_reg(SR),
        .Q({metric_counters_inst_n_1,metric_counters_inst_n_2,metric_counters_inst_n_3,metric_counters_inst_n_4,metric_counters_inst_n_5,metric_counters_inst_n_6,metric_counters_inst_n_7,metric_counters_inst_n_8,metric_counters_inst_n_9,metric_counters_inst_n_10,metric_counters_inst_n_11,metric_counters_inst_n_12,metric_counters_inst_n_13,metric_counters_inst_n_14,metric_counters_inst_n_15,metric_counters_inst_n_16}),
        .S({register_module_inst_n_75,register_module_inst_n_76,register_module_inst_n_77,register_module_inst_n_78,register_module_inst_n_79,register_module_inst_n_80,register_module_inst_n_81,register_module_inst_n_82}),
        .core_aclk(core_aclk),
        .core_aresetn(core_aresetn),
        .out(Control_Bits_sync[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_mon_fifo__parameterized0 mon_fifo_ext_event0_inst
       (.Ext_Event0_Sync_Data_Valid(Ext_Event0_Sync_Data_Valid),
        .Ext_Event_going_on(Ext_Event_going_on),
        .Ext_Event_going_on_reg(mon_fifo_ext_event0_inst_n_1),
        .Q(mon_fifo_ext_event0_inst_n_2),
        .\USE_MON_FIFO.fifo_rd_en_reg_reg_0 (SR),
        .core_aclk(core_aclk),
        .core_aresetn(core_aresetn),
        .din(din),
        .ext_clk_0(ext_clk_0),
        .ext_rstn_0(ext_rstn_0),
        .rst_int_n(rst_int_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_mon_fifo mon_fifo_inst_0
       (.core_aclk(core_aclk),
        .core_aresetn(core_aresetn),
        .slot_0_axi_aclk(slot_0_axi_aclk));
  LUT2 #(
    .INIT(4'h6)) 
    p_in_d1_cdc_from_i_1__0
       (.I0(\cdc_sync_inst2/p_0_in0_in ),
        .I1(Rd_En_sync),
        .O(\cdc_sync_inst2/p_in_d1_cdc_from_reg0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_register_module register_module_inst
       (.ARID_reg(ARID_reg),
        .\Accum_i_reg[15] (Reset_On_Sample_Int_Lapse_sync),
        .Add_in_Valid(\axi_perf_mon_v5_0_21_metric_sel_n_cnt_inst_0/Add_in_Valid ),
        .Addr_3downto0_is_0x4(Addr_3downto0_is_0x4),
        .Addr_3downto0_is_0xC(Addr_3downto0_is_0xC),
        .Addr_7downto4_is_0x0(Addr_7downto4_is_0x0),
        .Bus2IP_RdCE(Bus2IP_RdCE),
        .Control_Set_Rd_En(Control_Set_Rd_En),
        .Control_Set_Wr_En(Control_Set_Wr_En),
        .D({Use_Ext_Trig_Log,Use_Ext_Trig,Streaming_FIFO_Reset,En_Id_Based,Global_Clk_Cnt_Reset,Global_Clk_Cnt_En,Event_Log_En,Metrics_Cnt_Reset,Metrics_Cnt_En}),
        .DI({register_module_inst_n_99,register_module_inst_n_100,register_module_inst_n_101,register_module_inst_n_102,register_module_inst_n_103,register_module_inst_n_104,register_module_inst_n_105,register_module_inst_n_106}),
        .E(Sample_Reg_Rd_En),
        .Enlog_Reg_Set_Rd_En(Enlog_Reg_Set_Rd_En),
        .Event_Log_Set_Rd_En(Event_Log_Set_Rd_En),
        .External_Event_Cnt_En(External_Event_Cnt_En),
        .FBC_Rd_Vld(FBC_Rd_Vld),
        .FSWI_Rd_Vld(FSWI_Rd_Vld),
        .FWL_Rd_Vld(FWL_Rd_Vld),
        .\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 (Global_Clk_Cnt),
        .\GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_0 (register_module_inst_n_131),
        .\GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]_0 (\axi_perf_mon_v5_0_21_metric_sel_n_cnt_inst_0/incrementer_input_reg_val [0]),
        .\GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]_1 (register_module_inst_n_129),
        .\GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]_2 (register_module_inst_n_130),
        .\GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]_3 (register_module_inst_n_132),
        .\GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]_0 (register_module_inst_n_127),
        .\GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]_1 (register_module_inst_n_128),
        .\GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]_2 (register_module_inst_n_133),
        .\GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]_3 (register_module_inst_n_149),
        .\GEN_METRIC_0.Metric_Sel_0_CDC_reg[4]_0 (register_module_inst_n_126),
        .\GEN_METRIC_0.Metric_Sel_0_CDC_reg[7]_0 (Metric_Sel_Reg_0_Wr_En),
        .\GEN_METRIC_0.Range_Reg_0_CDC_reg[15]_0 (Range_Reg_0),
        .\GEN_METRIC_0.Range_Reg_0_CDC_reg[31]_0 (Range_Reg_0_CDC0),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 (Samp_Metric_Cnt_0),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 (Samp_Incrementer_0),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 (Incrementer_0),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 (Metric_Cnt_0),
        .\GEN_MUX_N_CNT.Add_in[0]_i_3_0 (S0_Read_Latency),
        .\GEN_MUX_N_CNT.Add_in_Valid_i_4_0 (FWL_Rd_Data),
        .\GEN_MUX_N_CNT.Add_in_Valid_reg (FBC_Rd_Data),
        .\GEN_MUX_N_CNT.Add_in_Valid_reg_0 (FSWI_Rd_Data),
        .\GEN_MUX_N_CNT.Add_in_reg[0] ({FBC1_Rd_Data[32],FBC1_Rd_Data[0]}),
        .\GEN_MUX_N_CNT.Add_in_reg[0]_0 (FSWI1_Rd_Data),
        .\GEN_MUX_N_CNT.Add_in_reg[0]_1 (S0_Read_Byte_Cnt),
        .\GEN_MUX_N_CNT.Add_in_reg[0]_2 (S0_Write_Latency),
        .\GEN_MUX_N_CNT.Add_in_reg[10] (metric_calc_inst0_n_40),
        .\GEN_MUX_N_CNT.Add_in_reg[11] (metric_calc_inst0_n_41),
        .\GEN_MUX_N_CNT.Add_in_reg[12] (metric_calc_inst0_n_42),
        .\GEN_MUX_N_CNT.Add_in_reg[13] (metric_calc_inst0_n_43),
        .\GEN_MUX_N_CNT.Add_in_reg[14] (metric_calc_inst0_n_44),
        .\GEN_MUX_N_CNT.Add_in_reg[15] (metric_calc_inst0_n_45),
        .\GEN_MUX_N_CNT.Add_in_reg[16] (metric_calc_inst0_n_46),
        .\GEN_MUX_N_CNT.Add_in_reg[16]_0 (S0_Min_Write_Latency),
        .\GEN_MUX_N_CNT.Add_in_reg[1] (metric_calc_inst0_n_30),
        .\GEN_MUX_N_CNT.Add_in_reg[2] (metric_calc_inst0_n_32),
        .\GEN_MUX_N_CNT.Add_in_reg[31] (S0_Max_Read_Latency),
        .\GEN_MUX_N_CNT.Add_in_reg[31]_0 (S0_Max_Write_Latency),
        .\GEN_MUX_N_CNT.Add_in_reg[31]_1 (S0_Min_Read_Latency),
        .\GEN_MUX_N_CNT.Add_in_reg[3] (metric_calc_inst0_n_33),
        .\GEN_MUX_N_CNT.Add_in_reg[4] (metric_calc_inst0_n_34),
        .\GEN_MUX_N_CNT.Add_in_reg[5] (metric_calc_inst0_n_35),
        .\GEN_MUX_N_CNT.Add_in_reg[6] (metric_calc_inst0_n_36),
        .\GEN_MUX_N_CNT.Add_in_reg[7] (metric_calc_inst0_n_37),
        .\GEN_MUX_N_CNT.Add_in_reg[8] (metric_calc_inst0_n_38),
        .\GEN_MUX_N_CNT.Add_in_reg[9] (metric_calc_inst0_n_39),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0] (metric_calc_inst0_n_23),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0]_0 (metric_calc_inst0_n_26),
        .Global_Clk_Cnt_LSB_Rd_En(Global_Clk_Cnt_LSB_Rd_En),
        .Global_Clk_Cnt_MSB_Rd_En(Global_Clk_Cnt_MSB_Rd_En),
        .Global_Clk_Cnt_Set_Rd_En(Global_Clk_Cnt_Set_Rd_En),
        .Global_Intr_En(Global_Intr_En),
        .Global_Intr_En_reg_0(Global_Intr_En_i_1_n_0),
        .ID2_Mask_Rd_En(ID2_Mask_Rd_En),
        .ID_Mask_Rd_En(ID_Mask_Rd_En),
        .IP2Bus_DataValid_reg_0(IP2Bus_DataValid),
        .IP2Bus_DataValid_reg_1(register_module_inst_n_61),
        .\IP2Bus_Data[12]_i_2_0 ({Intr_Reg_IER[12:3],Intr_Reg_IER[1:0]}),
        .\IP2Bus_Data_reg[31]_0 (IP2Bus_Data),
        .Incr_Reg_Set_Rd_En(Incr_Reg_Set_Rd_En),
        .Incr_by_12_carry({metric_counters_inst_n_1,metric_counters_inst_n_2,metric_counters_inst_n_3,metric_counters_inst_n_4,metric_counters_inst_n_5,metric_counters_inst_n_6,metric_counters_inst_n_7,metric_counters_inst_n_8,metric_counters_inst_n_9,metric_counters_inst_n_10,metric_counters_inst_n_11,metric_counters_inst_n_12,metric_counters_inst_n_13,metric_counters_inst_n_14,metric_counters_inst_n_15,metric_counters_inst_n_16}),
        .Interval_Cnt_En0(Interval_Cnt_En0),
        .Intr_Reg_ISR(Intr_Reg_ISR),
        .Intr_Reg_Set_Rd_En(Intr_Reg_Set_Rd_En),
        .Lat_Addr_3downto0_is_0x8_reg_0(axi_interface_inst_n_23),
        .\Lat_Addr_9downto2_CDC_reg[7]_0 (Bus2IP_Addr),
        .Lat_Intr_Reg_GIE_Rd_En_reg_0(axi_interface_inst_n_16),
        .Lat_Intr_Reg_IER_Rd_En_reg_0(axi_interface_inst_n_13),
        .Lat_Intr_Reg_ISR_Rd_En_reg_0(axi_interface_inst_n_15),
        .Lat_Metric_Cnt_Reg_Set_Rd_En_reg_0(axi_interface_inst_n_21),
        .Lat_Samp_Metric_Cnt_Reg_Set_Rd_En_reg_0(axi_interface_inst_n_22),
        .Lat_Sample_Reg_Rd_En_d3(Lat_Sample_Reg_Rd_En_d3),
        .Lat_Status_Reg_FOC_Rd_En_reg_0(axi_interface_inst_n_19),
        .Lat_Status_Reg_WIF_Rd_En_reg_0(axi_interface_inst_n_17),
        .\Latency2_WID_CDC_reg[15]_0 (Latency_ID2_Wr_En),
        .Latency_ID2_Rd_En(Latency_ID2_Rd_En),
        .Latency_ID_Rd_En(Latency_ID_Rd_En),
        .\Latency_RID_CDC_reg[0]_0 (Latency_RID),
        .\Latency_WID_CDC_reg[0]_0 (Latency_WID),
        .\Latency_WID_CDC_reg[0]_1 (register_module_inst_n_72),
        .\Latency_WID_CDC_reg[15]_0 (Latency_ID_Wr_En),
        .\Max_Read_Latency_Int_reg[16] (\axi_perf_mon_v5_0_21_metric_sel_n_cnt_inst_0/Add_in [16:0]),
        .\Max_Write_Latency_Int_reg[17] (register_module_inst_n_134),
        .\Max_Write_Latency_Int_reg[18] (register_module_inst_n_135),
        .\Max_Write_Latency_Int_reg[19] (register_module_inst_n_136),
        .\Max_Write_Latency_Int_reg[20] (register_module_inst_n_137),
        .\Max_Write_Latency_Int_reg[21] (register_module_inst_n_138),
        .\Max_Write_Latency_Int_reg[22] (register_module_inst_n_139),
        .\Max_Write_Latency_Int_reg[23] (register_module_inst_n_140),
        .\Max_Write_Latency_Int_reg[24] (register_module_inst_n_141),
        .\Max_Write_Latency_Int_reg[25] (register_module_inst_n_142),
        .\Max_Write_Latency_Int_reg[26] (register_module_inst_n_143),
        .\Max_Write_Latency_Int_reg[27] (register_module_inst_n_144),
        .\Max_Write_Latency_Int_reg[28] (register_module_inst_n_145),
        .\Max_Write_Latency_Int_reg[29] (register_module_inst_n_146),
        .\Max_Write_Latency_Int_reg[30] (register_module_inst_n_147),
        .\Max_Write_Latency_Int_reg[31] (register_module_inst_n_148),
        .Metric_Sel_Reg_0_Rd_En(Metric_Sel_Reg_0_Rd_En),
        .Mst_Rd_Idle_Cnt_En(Mst_Rd_Idle_Cnt_En),
        .Num_BValids_En(Num_BValids_En),
        .Num_RLasts_En(Num_RLasts_En),
        .Q(RID_Mask),
        .Rd_Add_Issue6_out(Rd_Add_Issue6_out),
        .Rd_Add_Issue_reg(metric_calc_inst0_n_22),
        .Rd_Lat_End(Rd_Lat_End),
        .Rd_Lat_Start(Rd_Lat_Start),
        .Rd_Latency_Fifo_Rd_En2(Rd_Latency_Fifo_Rd_En2),
        .\Rd_Latency_Fifo_Wr_Data_reg[32] ({Control_Bits_sync[5],out}),
        .\Rd_Latency_Fifo_Wr_Data_reg[32]_0 (metric_calc_inst0_n_19),
        .Read_Beat_Cnt_En1(Read_Beat_Cnt_En1),
        .Read_Latency_En(Read_Latency_En),
        .Reset_On_Sample_Int_Lapse_reg_0({Reset_On_Sample_Int_Lapse,Interval_Cnt_Ld,Interval_Cnt_En}),
        .Rng_Reg_Set_Rd_En(Rng_Reg_Set_Rd_En),
        .Rtrans_Cnt_En(Rtrans_Cnt_En),
        .S({register_module_inst_n_75,register_module_inst_n_76,register_module_inst_n_77,register_module_inst_n_78,register_module_inst_n_79,register_module_inst_n_80,register_module_inst_n_81,register_module_inst_n_82}),
        .S0_Read_Byte_Cnt_En(S0_Read_Byte_Cnt_En),
        .S0_S_Null_Byte_Cnt(S0_S_Null_Byte_Cnt),
        .SR(s_level_out_bus_d6),
        .Samp_Incr_Reg_Set_Rd_En(Samp_Incr_Reg_Set_Rd_En),
        .Sample_Interval_Cnt_Lapse(Sample_Interval_Cnt_Lapse),
        .\Sample_Interval_i_reg_CDC_reg[31]_0 (Sample_Interval),
        .\Sample_Interval_i_reg_CDC_reg[31]_1 (Sample_Interval_i_reg_CDC0),
        .Sel_Reg_Set_Rd_En(Sel_Reg_Set_Rd_En),
        .Status_Reg_Set_Rd_En(Status_Reg_Set_Rd_En),
        .\WID_Mask2_CDC_reg[15]_0 (ID2_Mask_Wr_En),
        .\WID_Mask_CDC_reg[0]_0 (WID_Mask),
        .\WID_Mask_CDC_reg[15]_0 (ID_Mask_Wr_En),
        .Wr_Lat_End(Wr_Lat_End),
        .Wr_Lat_Start(Wr_Lat_Start),
        .Write_Latency_En(Write_Latency_En),
        .Wtrans_Cnt_En(Wtrans_Cnt_En),
        .core_aclk(core_aclk),
        .core_aresetn(core_aresetn),
        .out(Lat_Sample_Reg_Rd_En_d2),
        .p_25_in(p_25_in),
        .p_3_out0_out(p_3_out0_out),
        .p_3_out3_out(p_3_out3_out),
        .p_in_d1_cdc_from_reg(\cdc_sync_inst1/p_0_in0_in ),
        .p_in_d1_cdc_from_reg0(\cdc_sync_inst1/p_in_d1_cdc_from_reg0 ),
        .p_in_d1_cdc_from_reg0_0(\cdc_sync_inst2/p_in_d1_cdc_from_reg0 ),
        .p_in_d1_cdc_from_reg_0(\cdc_sync_inst2/p_0_in0_in ),
        .p_in_d1_cdc_from_reg_1(SR),
        .rid_match_reg(rid_match_reg),
        .rst_int_n(rst_int_n_0),
        .rvalid_reg(rvalid_reg),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_rready(s_axi_rready),
        .s_axi_wdata(s_axi_wdata),
        .\s_level_out_bus_d4_reg[5] (Rd_Latency_Fifo_Wr_En1),
        .s_level_out_d4_reg(\axi_perf_mon_v5_0_21_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i ),
        .s_out_d4_reg(\cdc_sync_inst1/p_1_in ),
        .s_out_d4_reg_0(\cdc_sync_inst2/p_1_in ),
        .s_out_d5_reg(\cdc_sync_inst1/p_0_in ),
        .s_out_d5_reg_0(\cdc_sync_inst2/p_0_in ),
        .s_out_re(\cdc_sync_inst1/s_out_re ),
        .s_out_re_1(\cdc_sync_inst2/s_out_re ),
        .scndry_out_int_d1_reg(Rd_En_sync),
        .slot_0_axi_arid(slot_0_axi_arid),
        .slot_0_axi_arready(slot_0_axi_arready),
        .slot_0_axi_arready_0(register_module_inst_n_73),
        .slot_0_axi_arvalid(slot_0_axi_arvalid),
        .slot_0_axi_awid(slot_0_axi_awid),
        .slot_0_axi_awready(slot_0_axi_awready),
        .slot_0_axi_awvalid(slot_0_axi_awvalid),
        .slot_0_axi_bid(slot_0_axi_bid),
        .slot_0_axi_bready(slot_0_axi_bready),
        .slot_0_axi_rid(slot_0_axi_rid),
        .wr_latency_start(wr_latency_start),
        .wr_latency_start_d1_reg(metric_calc_inst0_n_16));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_samp_metrics_data sampled_metrics_data_inst
       (.D(Metric_Cnt_0),
        .E(Sample_En__0),
        .\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_0 (Samp_Incrementer_0),
        .\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_1 (Incrementer_0),
        .\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[0]_0 (\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[0] ),
        .Q(Samp_Metric_Cnt_0),
        .core_aclk(core_aclk));
  LUT2 #(
    .INIT(4'h6)) 
    scndry_out_int_d1_i_1__0__0
       (.I0(\cdc_sync_inst2/p_0_in ),
        .I1(\cdc_sync_inst2/p_1_in ),
        .O(\cdc_sync_inst2/s_out_re ));
  LUT2 #(
    .INIT(4'h6)) 
    scndry_out_int_d1_i_1__12
       (.I0(\cdc_sync_inst1/p_0_in ),
        .I1(\cdc_sync_inst1/p_1_in ),
        .O(\cdc_sync_inst1/s_out_re ));
  LUT1 #(
    .INIT(2'h1)) 
    trigger_in_ack_r_i_1
       (.I0(core_aresetn),
        .O(SR));
  (* equivalent_register_removal = "no" *) 
  FDRE trigger_in_ack_r_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(trigger_in_sync),
        .Q(trigger_in_ack),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_cdc_sync__parameterized2_4 trigger_sig_cdc_sync
       (.core_aclk(core_aclk),
        .out(trigger_in_sync),
        .s_level_out_d6_reg_0(SR),
        .trigger_in(trigger_in));
  LUT4 #(
    .INIT(16'h8F80)) 
    wid_match_reg_i_1
       (.I0(F1_Rd_Data),
        .I1(F2_Rd_Data),
        .I2(F12_Rd_Vld),
        .I3(wid_match_reg),
        .O(wid_match_reg_i_1_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_async_fifo
   (D,
    rd_en,
    ext_clk_0,
    din,
    core_aclk,
    ext_rstn_0,
    dest_out);
  output [2:0]D;
  output rd_en;
  input ext_clk_0;
  input [2:0]din;
  input core_aclk;
  input ext_rstn_0;
  input dest_out;

  wire [2:0]D;
  wire \XPM_ASYNC.inst_i_2_n_0 ;
  wire \XPM_ASYNC.inst_n_16 ;
  wire \XPM_ASYNC.inst_n_17 ;
  wire \XPM_ASYNC.inst_n_18 ;
  wire \XPM_ASYNC.inst_n_19 ;
  wire \XPM_ASYNC.inst_n_2 ;
  wire \XPM_ASYNC.inst_n_20 ;
  wire \XPM_ASYNC.inst_n_23 ;
  wire \XPM_ASYNC.inst_n_3 ;
  wire \XPM_ASYNC.inst_n_4 ;
  wire \XPM_ASYNC.inst_n_5 ;
  wire \XPM_ASYNC.inst_n_6 ;
  wire \XPM_ASYNC.inst_n_8 ;
  wire \XPM_ASYNC.inst_n_9 ;
  wire core_aclk;
  wire dest_out;
  wire [2:0]din;
  wire ext_clk_0;
  wire ext_rstn_0;
  wire fifo_empty;
  wire fifo_rst;
  wire full_int;
  wire rd_en;
  wire \NLW_XPM_ASYNC.inst_data_valid_UNCONNECTED ;
  wire \NLW_XPM_ASYNC.inst_dbiterr_UNCONNECTED ;
  wire \NLW_XPM_ASYNC.inst_overflow_UNCONNECTED ;
  wire \NLW_XPM_ASYNC.inst_prog_empty_UNCONNECTED ;
  wire \NLW_XPM_ASYNC.inst_prog_full_UNCONNECTED ;
  wire \NLW_XPM_ASYNC.inst_rd_rst_busy_UNCONNECTED ;
  wire \NLW_XPM_ASYNC.inst_sbiterr_UNCONNECTED ;
  wire \NLW_XPM_ASYNC.inst_underflow_UNCONNECTED ;
  wire \NLW_XPM_ASYNC.inst_wr_ack_UNCONNECTED ;

  (* CDC_SYNC_STAGES = "4" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "no_ecc" *) 
  (* EN_ADV_FEATURE_ASYNC = "16'b0000011100000111" *) 
  (* FIFO_MEMORY_TYPE = "distributed" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_WRITE_DEPTH = "32" *) 
  (* FULL_RESET_VALUE = "0" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* P_COMMON_CLOCK = "0" *) 
  (* P_ECC_MODE = "0" *) 
  (* P_FIFO_MEMORY_TYPE = "1" *) 
  (* P_READ_MODE = "1" *) 
  (* P_WAKEUP_TIME = "2" *) 
  (* RD_DATA_COUNT_WIDTH = "5" *) 
  (* READ_DATA_WIDTH = "3" *) 
  (* READ_MODE = "fwft" *) 
  (* RELATED_CLOCKS = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "0707" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH = "3" *) 
  (* WR_DATA_COUNT_WIDTH = "5" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async \XPM_ASYNC.inst 
       (.almost_empty(\XPM_ASYNC.inst_n_23 ),
        .almost_full(\XPM_ASYNC.inst_n_9 ),
        .data_valid(\NLW_XPM_ASYNC.inst_data_valid_UNCONNECTED ),
        .dbiterr(\NLW_XPM_ASYNC.inst_dbiterr_UNCONNECTED ),
        .din(din),
        .dout(D),
        .empty(fifo_empty),
        .full(full_int),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(\NLW_XPM_ASYNC.inst_overflow_UNCONNECTED ),
        .prog_empty(\NLW_XPM_ASYNC.inst_prog_empty_UNCONNECTED ),
        .prog_full(\NLW_XPM_ASYNC.inst_prog_full_UNCONNECTED ),
        .rd_clk(core_aclk),
        .rd_data_count({\XPM_ASYNC.inst_n_16 ,\XPM_ASYNC.inst_n_17 ,\XPM_ASYNC.inst_n_18 ,\XPM_ASYNC.inst_n_19 ,\XPM_ASYNC.inst_n_20 }),
        .rd_en(rd_en),
        .rd_rst_busy(\NLW_XPM_ASYNC.inst_rd_rst_busy_UNCONNECTED ),
        .rst(fifo_rst),
        .sbiterr(\NLW_XPM_ASYNC.inst_sbiterr_UNCONNECTED ),
        .sleep(1'b0),
        .underflow(\NLW_XPM_ASYNC.inst_underflow_UNCONNECTED ),
        .wr_ack(\NLW_XPM_ASYNC.inst_wr_ack_UNCONNECTED ),
        .wr_clk(ext_clk_0),
        .wr_data_count({\XPM_ASYNC.inst_n_2 ,\XPM_ASYNC.inst_n_3 ,\XPM_ASYNC.inst_n_4 ,\XPM_ASYNC.inst_n_5 ,\XPM_ASYNC.inst_n_6 }),
        .wr_en(\XPM_ASYNC.inst_i_2_n_0 ),
        .wr_rst_busy(\XPM_ASYNC.inst_n_8 ));
  LUT2 #(
    .INIT(4'h7)) 
    \XPM_ASYNC.inst_i_1 
       (.I0(ext_rstn_0),
        .I1(dest_out),
        .O(fifo_rst));
  LUT2 #(
    .INIT(4'h1)) 
    \XPM_ASYNC.inst_i_2 
       (.I0(full_int),
        .I1(\XPM_ASYNC.inst_n_8 ),
        .O(\XPM_ASYNC.inst_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \XPM_ASYNC.inst_i_3 
       (.I0(fifo_empty),
        .O(rd_en));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_axi_interface
   (Bus2IP_RdCE,
    rvalid_reg_0,
    arready_i_reg_0,
    awready_i_reg_0,
    s_axi_bvalid,
    Q,
    \bus2ip_addr_i_reg[3]_0 ,
    Intr_Reg_Set_Rd_En,
    \bus2ip_addr_i_reg[1]_0 ,
    \bus2ip_addr_i_reg[2]_0 ,
    \bus2ip_addr_i_reg[6]_0 ,
    Addr_3downto0_is_0x4,
    \bus2ip_addr_i_reg[6]_1 ,
    \bus2ip_addr_i_reg[1]_1 ,
    \bus2ip_addr_i_reg[2]_1 ,
    \bus2ip_addr_i_reg[2]_2 ,
    \bus2ip_addr_i_reg[2]_3 ,
    s_axi_wready,
    Event_Log_Set_Rd_En,
    Addr_7downto4_is_0x0,
    s_axi_rdata,
    p_in_d1_cdc_from_reg0,
    Interval_Cnt_En0,
    \bus2ip_addr_i_reg[7]_0 ,
    \bus2ip_addr_i_reg[4]_0 ,
    \bus2ip_addr_i_reg[5]_0 ,
    Intr_Reg_ISR_Wr_En,
    \bus2ip_addr_i_reg[4]_1 ,
    Status_Reg_Set_Rd_En,
    \bus2ip_addr_i_reg[4]_2 ,
    p_25_in,
    Metric_Sel_Reg_0_Rd_En,
    Sel_Reg_Set_Rd_En,
    Global_Clk_Cnt_LSB_Rd_En,
    Global_Clk_Cnt_MSB_Rd_En,
    Global_Clk_Cnt_Set_Rd_En,
    Incr_Reg_Set_Rd_En,
    Enlog_Reg_Set_Rd_En,
    Rng_Reg_Set_Rd_En,
    s_axi_wvalid_0,
    Samp_Incr_Reg_Set_Rd_En,
    Control_Set_Rd_En,
    Latency_ID_Rd_En,
    Latency_ID2_Rd_En,
    ID_Mask_Rd_En,
    ID2_Mask_Rd_En,
    \bus2ip_addr_i_reg[5]_1 ,
    \bus2ip_addr_i_reg[2]_4 ,
    \bus2ip_addr_i_reg[3]_1 ,
    \bus2ip_addr_i_reg[6]_2 ,
    Control_Set_Wr_En,
    Addr_3downto0_is_0xC,
    SR,
    s_axi_aclk,
    rvalid_reg_1,
    s_axi_awvalid,
    s_axi_wvalid,
    s_axi_rready,
    s_axi_bready,
    s_axi_arvalid,
    s_axi_aresetn,
    s_axi_araddr,
    s_axi_awaddr,
    E,
    D,
    out);
  output Bus2IP_RdCE;
  output rvalid_reg_0;
  output arready_i_reg_0;
  output awready_i_reg_0;
  output s_axi_bvalid;
  output [7:0]Q;
  output \bus2ip_addr_i_reg[3]_0 ;
  output Intr_Reg_Set_Rd_En;
  output \bus2ip_addr_i_reg[1]_0 ;
  output \bus2ip_addr_i_reg[2]_0 ;
  output \bus2ip_addr_i_reg[6]_0 ;
  output Addr_3downto0_is_0x4;
  output \bus2ip_addr_i_reg[6]_1 ;
  output \bus2ip_addr_i_reg[1]_1 ;
  output \bus2ip_addr_i_reg[2]_1 ;
  output \bus2ip_addr_i_reg[2]_2 ;
  output \bus2ip_addr_i_reg[2]_3 ;
  output s_axi_wready;
  output Event_Log_Set_Rd_En;
  output Addr_7downto4_is_0x0;
  output [31:0]s_axi_rdata;
  output p_in_d1_cdc_from_reg0;
  output Interval_Cnt_En0;
  output [0:0]\bus2ip_addr_i_reg[7]_0 ;
  output [0:0]\bus2ip_addr_i_reg[4]_0 ;
  output [0:0]\bus2ip_addr_i_reg[5]_0 ;
  output Intr_Reg_ISR_Wr_En;
  output \bus2ip_addr_i_reg[4]_1 ;
  output Status_Reg_Set_Rd_En;
  output [0:0]\bus2ip_addr_i_reg[4]_2 ;
  output p_25_in;
  output Metric_Sel_Reg_0_Rd_En;
  output Sel_Reg_Set_Rd_En;
  output Global_Clk_Cnt_LSB_Rd_En;
  output Global_Clk_Cnt_MSB_Rd_En;
  output Global_Clk_Cnt_Set_Rd_En;
  output Incr_Reg_Set_Rd_En;
  output Enlog_Reg_Set_Rd_En;
  output Rng_Reg_Set_Rd_En;
  output [0:0]s_axi_wvalid_0;
  output Samp_Incr_Reg_Set_Rd_En;
  output Control_Set_Rd_En;
  output Latency_ID_Rd_En;
  output Latency_ID2_Rd_En;
  output ID_Mask_Rd_En;
  output ID2_Mask_Rd_En;
  output [0:0]\bus2ip_addr_i_reg[5]_1 ;
  output [0:0]\bus2ip_addr_i_reg[2]_4 ;
  output [0:0]\bus2ip_addr_i_reg[3]_1 ;
  output [0:0]\bus2ip_addr_i_reg[6]_2 ;
  output Control_Set_Wr_En;
  output Addr_3downto0_is_0xC;
  input [0:0]SR;
  input s_axi_aclk;
  input rvalid_reg_1;
  input s_axi_awvalid;
  input s_axi_wvalid;
  input s_axi_rready;
  input s_axi_bready;
  input s_axi_arvalid;
  input s_axi_aresetn;
  input [15:0]s_axi_araddr;
  input [15:0]s_axi_awaddr;
  input [0:0]E;
  input [31:0]D;
  input out;

  wire Addr_3downto0_is_0x4;
  wire Addr_3downto0_is_0xC;
  wire Addr_7downto4_is_0x0;
  wire [15:0]Bus2IP_Addr;
  wire Bus2IP_RdCE;
  wire Bus2IP_WrCE;
  wire Control_Set_Rd_En;
  wire Control_Set_Wr_En;
  wire [31:0]D;
  wire [0:0]E;
  wire Enlog_Reg_Set_Rd_En;
  wire Event_Log_Set_Rd_En;
  wire \GEN_METRIC_0.Range_Reg_0_CDC[31]_i_2_n_0 ;
  wire Global_Clk_Cnt_LSB_Rd_En;
  wire Global_Clk_Cnt_MSB_Rd_En;
  wire Global_Clk_Cnt_Set_Rd_En;
  wire ID2_Mask_Rd_En;
  wire ID_Mask_Rd_En;
  wire Incr_Reg_Set_Rd_En;
  wire Interval_Cnt_En0;
  wire Interval_Cnt_En_i_2_n_0;
  wire Intr_Reg_ISR_Wr_En;
  wire Intr_Reg_Set_Rd_En;
  wire Lat_Event_Log_Set_Rd_En_i_2_n_0;
  wire Lat_ID2_Mask_Rd_En_i_2_n_0;
  wire Lat_Incr_Reg_Set_Rd_En_i_2_n_0;
  wire Lat_Samp_Metric_Cnt_Reg_Set_Rd_En_i_2_n_0;
  wire Lat_Sample_Reg_Rd_En_i_2_n_0;
  wire Lat_Sample_Reg_Rd_En_i_3_n_0;
  wire Latency_ID2_Rd_En;
  wire Latency_ID_Rd_En;
  wire Metric_Sel_Reg_0_Rd_En;
  wire Metrics_Cnt_En_i_2_n_0;
  wire [7:0]Q;
  wire Rng_Reg_Set_Rd_En;
  wire [0:0]SR;
  wire Samp_Incr_Reg_Set_Rd_En;
  wire \Sample_Interval_i_reg_CDC[31]_i_2_n_0 ;
  wire Sel_Reg_Set_Rd_En;
  wire Status_Reg_Set_Rd_En;
  wire arready_i0;
  wire arready_i_i_1_n_0;
  wire arready_i_reg_0;
  wire awready_i_i_1_n_0;
  wire awready_i_reg_0;
  wire \bus2ip_addr_i[15]_i_1_n_0 ;
  wire \bus2ip_addr_i_reg[1]_0 ;
  wire \bus2ip_addr_i_reg[1]_1 ;
  wire \bus2ip_addr_i_reg[2]_0 ;
  wire \bus2ip_addr_i_reg[2]_1 ;
  wire \bus2ip_addr_i_reg[2]_2 ;
  wire \bus2ip_addr_i_reg[2]_3 ;
  wire [0:0]\bus2ip_addr_i_reg[2]_4 ;
  wire \bus2ip_addr_i_reg[3]_0 ;
  wire [0:0]\bus2ip_addr_i_reg[3]_1 ;
  wire [0:0]\bus2ip_addr_i_reg[4]_0 ;
  wire \bus2ip_addr_i_reg[4]_1 ;
  wire [0:0]\bus2ip_addr_i_reg[4]_2 ;
  wire [0:0]\bus2ip_addr_i_reg[5]_0 ;
  wire [0:0]\bus2ip_addr_i_reg[5]_1 ;
  wire \bus2ip_addr_i_reg[6]_0 ;
  wire \bus2ip_addr_i_reg[6]_1 ;
  wire [0:0]\bus2ip_addr_i_reg[6]_2 ;
  wire [0:0]\bus2ip_addr_i_reg[7]_0 ;
  wire bvalid_i_2_n_0;
  wire out;
  wire p_25_in;
  wire [15:0]p_2_in;
  wire p_4_in;
  wire p_in_d1_cdc_from_reg0;
  wire rd_in_progress;
  wire rd_in_progress_i_1_n_0;
  wire rvalid_reg_0;
  wire rvalid_reg_1;
  wire s_axi_aclk;
  wire [15:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arvalid;
  wire [15:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire s_axi_rready;
  wire s_axi_wready;
  wire s_axi_wvalid;
  wire [0:0]s_axi_wvalid_0;
  wire wr_req_pend;
  wire [15:0]wr_req_pend_addr;
  wire wr_req_pend_i_1_n_0;
  wire wr_req_pend_pulse;
  wire write_req;
  wire write_req_i_1_n_0;

  LUT6 #(
    .INIT(64'h0000000002000000)) 
    \GEN_ISR_REG[0].ISR[0]_i_2 
       (.I0(\bus2ip_addr_i_reg[2]_3 ),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(Interval_Cnt_En_i_2_n_0),
        .O(Intr_Reg_ISR_Wr_En));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    \GEN_METRIC_0.Metric_Sel_0_CDC[7]_i_1 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(\Sample_Interval_i_reg_CDC[31]_i_2_n_0 ),
        .O(\bus2ip_addr_i_reg[7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \GEN_METRIC_0.Range_Reg_0_CDC[31]_i_1 
       (.I0(\bus2ip_addr_i_reg[2]_3 ),
        .I1(Addr_7downto4_is_0x0),
        .I2(s_axi_wvalid),
        .I3(write_req),
        .I4(\GEN_METRIC_0.Range_Reg_0_CDC[31]_i_2_n_0 ),
        .O(s_axi_wvalid_0));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \GEN_METRIC_0.Range_Reg_0_CDC[31]_i_2 
       (.I0(Lat_Event_Log_Set_Rd_En_i_2_n_0),
        .I1(Q[7]),
        .I2(Q[6]),
        .I3(Bus2IP_Addr[10]),
        .I4(Bus2IP_Addr[11]),
        .O(\GEN_METRIC_0.Range_Reg_0_CDC[31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFBF)) 
    Global_Intr_En_i_2
       (.I0(Interval_Cnt_En_i_2_n_0),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\bus2ip_addr_i_reg[4]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \IER[12]_i_1 
       (.I0(\Sample_Interval_i_reg_CDC[31]_i_2_n_0 ),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\bus2ip_addr_i_reg[4]_0 ));
  FDRE \IP2Bus_Data_sampled_reg[0] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[0]),
        .Q(s_axi_rdata[0]),
        .R(SR));
  FDRE \IP2Bus_Data_sampled_reg[10] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[10]),
        .Q(s_axi_rdata[10]),
        .R(SR));
  FDRE \IP2Bus_Data_sampled_reg[11] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[11]),
        .Q(s_axi_rdata[11]),
        .R(SR));
  FDRE \IP2Bus_Data_sampled_reg[12] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[12]),
        .Q(s_axi_rdata[12]),
        .R(SR));
  FDRE \IP2Bus_Data_sampled_reg[13] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[13]),
        .Q(s_axi_rdata[13]),
        .R(SR));
  FDRE \IP2Bus_Data_sampled_reg[14] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[14]),
        .Q(s_axi_rdata[14]),
        .R(SR));
  FDRE \IP2Bus_Data_sampled_reg[15] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[15]),
        .Q(s_axi_rdata[15]),
        .R(SR));
  FDRE \IP2Bus_Data_sampled_reg[16] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[16]),
        .Q(s_axi_rdata[16]),
        .R(SR));
  FDRE \IP2Bus_Data_sampled_reg[17] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[17]),
        .Q(s_axi_rdata[17]),
        .R(SR));
  FDRE \IP2Bus_Data_sampled_reg[18] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[18]),
        .Q(s_axi_rdata[18]),
        .R(SR));
  FDRE \IP2Bus_Data_sampled_reg[19] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[19]),
        .Q(s_axi_rdata[19]),
        .R(SR));
  FDRE \IP2Bus_Data_sampled_reg[1] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[1]),
        .Q(s_axi_rdata[1]),
        .R(SR));
  FDRE \IP2Bus_Data_sampled_reg[20] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[20]),
        .Q(s_axi_rdata[20]),
        .R(SR));
  FDRE \IP2Bus_Data_sampled_reg[21] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[21]),
        .Q(s_axi_rdata[21]),
        .R(SR));
  FDRE \IP2Bus_Data_sampled_reg[22] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[22]),
        .Q(s_axi_rdata[22]),
        .R(SR));
  FDRE \IP2Bus_Data_sampled_reg[23] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[23]),
        .Q(s_axi_rdata[23]),
        .R(SR));
  FDRE \IP2Bus_Data_sampled_reg[24] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[24]),
        .Q(s_axi_rdata[24]),
        .R(SR));
  FDRE \IP2Bus_Data_sampled_reg[25] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[25]),
        .Q(s_axi_rdata[25]),
        .R(SR));
  FDRE \IP2Bus_Data_sampled_reg[26] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[26]),
        .Q(s_axi_rdata[26]),
        .R(SR));
  FDRE \IP2Bus_Data_sampled_reg[27] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[27]),
        .Q(s_axi_rdata[27]),
        .R(SR));
  FDRE \IP2Bus_Data_sampled_reg[28] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[28]),
        .Q(s_axi_rdata[28]),
        .R(SR));
  FDRE \IP2Bus_Data_sampled_reg[29] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[29]),
        .Q(s_axi_rdata[29]),
        .R(SR));
  FDRE \IP2Bus_Data_sampled_reg[2] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[2]),
        .Q(s_axi_rdata[2]),
        .R(SR));
  FDRE \IP2Bus_Data_sampled_reg[30] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[30]),
        .Q(s_axi_rdata[30]),
        .R(SR));
  FDRE \IP2Bus_Data_sampled_reg[31] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[31]),
        .Q(s_axi_rdata[31]),
        .R(SR));
  FDRE \IP2Bus_Data_sampled_reg[3] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[3]),
        .Q(s_axi_rdata[3]),
        .R(SR));
  FDRE \IP2Bus_Data_sampled_reg[4] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[4]),
        .Q(s_axi_rdata[4]),
        .R(SR));
  FDRE \IP2Bus_Data_sampled_reg[5] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[5]),
        .Q(s_axi_rdata[5]),
        .R(SR));
  FDRE \IP2Bus_Data_sampled_reg[6] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[6]),
        .Q(s_axi_rdata[6]),
        .R(SR));
  FDRE \IP2Bus_Data_sampled_reg[7] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[7]),
        .Q(s_axi_rdata[7]),
        .R(SR));
  FDRE \IP2Bus_Data_sampled_reg[8] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[8]),
        .Q(s_axi_rdata[8]),
        .R(SR));
  FDRE \IP2Bus_Data_sampled_reg[9] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[9]),
        .Q(s_axi_rdata[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    Interval_Cnt_En_i_1
       (.I0(Interval_Cnt_En_i_2_n_0),
        .I1(\bus2ip_addr_i_reg[2]_3 ),
        .I2(Q[2]),
        .I3(Q[5]),
        .I4(Q[4]),
        .I5(Q[3]),
        .O(Interval_Cnt_En0));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    Interval_Cnt_En_i_2
       (.I0(Bus2IP_Addr[11]),
        .I1(Bus2IP_Addr[10]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(Lat_Event_Log_Set_Rd_En_i_2_n_0),
        .I5(Bus2IP_WrCE),
        .O(Interval_Cnt_En_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Interval_Cnt_En_i_3
       (.I0(s_axi_wvalid),
        .I1(write_req),
        .O(Bus2IP_WrCE));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    Lat_Addr_3downto0_is_0x4_i_1
       (.I0(Q[0]),
        .I1(Bus2IP_Addr[0]),
        .I2(Bus2IP_Addr[1]),
        .I3(Q[1]),
        .O(Addr_3downto0_is_0x4));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    Lat_Addr_3downto0_is_0x8_i_1
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Bus2IP_Addr[0]),
        .I3(Bus2IP_Addr[1]),
        .O(\bus2ip_addr_i_reg[2]_3 ));
  LUT4 #(
    .INIT(16'h0200)) 
    Lat_Addr_3downto0_is_0xC_i_1
       (.I0(Q[0]),
        .I1(Bus2IP_Addr[1]),
        .I2(Bus2IP_Addr[0]),
        .I3(Q[1]),
        .O(Addr_3downto0_is_0xC));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    Lat_Addr_7downto4_is_0x0_i_1
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(Addr_7downto4_is_0x0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    Lat_Control_Set_Rd_En_i_1
       (.I0(\bus2ip_addr_i_reg[1]_1 ),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(Lat_ID2_Mask_Rd_En_i_2_n_0),
        .O(Control_Set_Rd_En));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h00000200)) 
    Lat_Enlog_Reg_Set_Rd_En_i_1
       (.I0(Q[0]),
        .I1(Bus2IP_Addr[1]),
        .I2(Bus2IP_Addr[0]),
        .I3(Q[1]),
        .I4(Lat_Incr_Reg_Set_Rd_En_i_2_n_0),
        .O(Enlog_Reg_Set_Rd_En));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    Lat_Event_Log_Set_Rd_En_i_1
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(Bus2IP_Addr[10]),
        .I3(Bus2IP_Addr[11]),
        .I4(Addr_7downto4_is_0x0),
        .I5(Lat_Event_Log_Set_Rd_En_i_2_n_0),
        .O(Event_Log_Set_Rd_En));
  LUT4 #(
    .INIT(16'hFFFE)) 
    Lat_Event_Log_Set_Rd_En_i_2
       (.I0(Bus2IP_Addr[14]),
        .I1(Bus2IP_Addr[12]),
        .I2(Bus2IP_Addr[15]),
        .I3(Bus2IP_Addr[13]),
        .O(Lat_Event_Log_Set_Rd_En_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    Lat_Global_Clk_Cnt_LSB_Rd_En_i_1
       (.I0(Lat_Sample_Reg_Rd_En_i_2_n_0),
        .I1(Addr_3downto0_is_0x4),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(Global_Clk_Cnt_LSB_Rd_En));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    Lat_Global_Clk_Cnt_MSB_Rd_En_i_1
       (.I0(Lat_Sample_Reg_Rd_En_i_2_n_0),
        .I1(\bus2ip_addr_i_reg[1]_1 ),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(Global_Clk_Cnt_MSB_Rd_En));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    Lat_Global_Clk_Cnt_MSB_Rd_En_i_2
       (.I0(Bus2IP_Addr[1]),
        .I1(Bus2IP_Addr[0]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(\bus2ip_addr_i_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    Lat_Global_Clk_Cnt_Set_Rd_En_i_1
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(Lat_Sample_Reg_Rd_En_i_2_n_0),
        .O(Global_Clk_Cnt_Set_Rd_En));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    Lat_ID2_Mask_Rd_En_i_1
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(\bus2ip_addr_i_reg[1]_1 ),
        .I5(Lat_ID2_Mask_Rd_En_i_2_n_0),
        .O(ID2_Mask_Rd_En));
  LUT6 #(
    .INIT(64'hFFFFFFDFFFFFFFFF)) 
    Lat_ID2_Mask_Rd_En_i_2
       (.I0(Bus2IP_RdCE),
        .I1(Lat_Event_Log_Set_Rd_En_i_2_n_0),
        .I2(Q[7]),
        .I3(Bus2IP_Addr[10]),
        .I4(Bus2IP_Addr[11]),
        .I5(Q[6]),
        .O(Lat_ID2_Mask_Rd_En_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    Lat_ID_Mask_Rd_En_i_1
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Bus2IP_Addr[0]),
        .I3(Bus2IP_Addr[1]),
        .I4(Addr_7downto4_is_0x0),
        .I5(Lat_ID2_Mask_Rd_En_i_2_n_0),
        .O(ID_Mask_Rd_En));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h00000100)) 
    Lat_Incr_Reg_Set_Rd_En_i_1
       (.I0(Q[1]),
        .I1(Bus2IP_Addr[1]),
        .I2(Bus2IP_Addr[0]),
        .I3(Q[0]),
        .I4(Lat_Incr_Reg_Set_Rd_En_i_2_n_0),
        .O(Incr_Reg_Set_Rd_En));
  LUT6 #(
    .INIT(64'hFFFFFFEFFFFFFFFF)) 
    Lat_Incr_Reg_Set_Rd_En_i_2
       (.I0(Bus2IP_Addr[11]),
        .I1(Bus2IP_Addr[10]),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(Lat_Event_Log_Set_Rd_En_i_2_n_0),
        .I5(Bus2IP_RdCE),
        .O(Lat_Incr_Reg_Set_Rd_En_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    Lat_Intr_Reg_GIE_Rd_En_i_1
       (.I0(Intr_Reg_Set_Rd_En),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Bus2IP_Addr[0]),
        .I4(Bus2IP_Addr[1]),
        .O(\bus2ip_addr_i_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    Lat_Intr_Reg_IER_Rd_En_i_1
       (.I0(Q[1]),
        .I1(Bus2IP_Addr[1]),
        .I2(Bus2IP_Addr[0]),
        .I3(Q[0]),
        .I4(Intr_Reg_Set_Rd_En),
        .O(\bus2ip_addr_i_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'h00100000)) 
    Lat_Intr_Reg_ISR_Rd_En_i_1
       (.I0(Bus2IP_Addr[1]),
        .I1(Bus2IP_Addr[0]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Intr_Reg_Set_Rd_En),
        .O(\bus2ip_addr_i_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    Lat_Intr_Reg_Set_Rd_En_i_1
       (.I0(Lat_Sample_Reg_Rd_En_i_2_n_0),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(Intr_Reg_Set_Rd_En));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    Lat_Latency_ID2_Rd_En_i_1
       (.I0(Q[1]),
        .I1(Bus2IP_Addr[0]),
        .I2(Bus2IP_Addr[1]),
        .I3(Q[0]),
        .I4(Addr_7downto4_is_0x0),
        .I5(Lat_ID2_Mask_Rd_En_i_2_n_0),
        .O(Latency_ID2_Rd_En));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    Lat_Latency_ID_Rd_En_i_1
       (.I0(Addr_3downto0_is_0x4),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(Lat_ID2_Mask_Rd_En_i_2_n_0),
        .O(Latency_ID_Rd_En));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    Lat_Metric_Cnt_Reg_Set_Rd_En_i_1
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Bus2IP_Addr[0]),
        .I3(Bus2IP_Addr[1]),
        .I4(Lat_Incr_Reg_Set_Rd_En_i_2_n_0),
        .O(\bus2ip_addr_i_reg[2]_1 ));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    Lat_Metric_Sel_Reg_0_Rd_En_i_1
       (.I0(Addr_3downto0_is_0x4),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(Lat_Sample_Reg_Rd_En_i_2_n_0),
        .O(Metric_Sel_Reg_0_Rd_En));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    Lat_Rng_Reg_Set_Rd_En_i_1
       (.I0(Bus2IP_Addr[1]),
        .I1(Bus2IP_Addr[0]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Lat_Incr_Reg_Set_Rd_En_i_2_n_0),
        .O(Rng_Reg_Set_Rd_En));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h00000100)) 
    Lat_Samp_Incr_Reg_Set_Rd_En_i_1
       (.I0(Q[1]),
        .I1(Bus2IP_Addr[1]),
        .I2(Bus2IP_Addr[0]),
        .I3(Q[0]),
        .I4(Lat_Samp_Metric_Cnt_Reg_Set_Rd_En_i_2_n_0),
        .O(Samp_Incr_Reg_Set_Rd_En));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    Lat_Samp_Metric_Cnt_Reg_Set_Rd_En_i_1
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Bus2IP_Addr[0]),
        .I3(Bus2IP_Addr[1]),
        .I4(Lat_Samp_Metric_Cnt_Reg_Set_Rd_En_i_2_n_0),
        .O(\bus2ip_addr_i_reg[2]_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFBFF)) 
    Lat_Samp_Metric_Cnt_Reg_Set_Rd_En_i_2
       (.I0(Q[6]),
        .I1(Bus2IP_RdCE),
        .I2(Lat_Event_Log_Set_Rd_En_i_2_n_0),
        .I3(Q[7]),
        .I4(Bus2IP_Addr[10]),
        .I5(Bus2IP_Addr[11]),
        .O(Lat_Samp_Metric_Cnt_Reg_Set_Rd_En_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    Lat_Sample_Interval_Rd_En_i_1
       (.I0(Lat_Sample_Reg_Rd_En_i_2_n_0),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(Q[2]),
        .O(p_25_in));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    Lat_Sample_Reg_Rd_En_i_1
       (.I0(Q[2]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(Lat_Sample_Reg_Rd_En_i_2_n_0),
        .I5(Lat_Sample_Reg_Rd_En_i_3_n_0),
        .O(\bus2ip_addr_i_reg[4]_2 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    Lat_Sample_Reg_Rd_En_i_2
       (.I0(Bus2IP_RdCE),
        .I1(Bus2IP_Addr[11]),
        .I2(Bus2IP_Addr[10]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Lat_Event_Log_Set_Rd_En_i_2_n_0),
        .O(Lat_Sample_Reg_Rd_En_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'hFDFF)) 
    Lat_Sample_Reg_Rd_En_i_3
       (.I0(Q[1]),
        .I1(Bus2IP_Addr[0]),
        .I2(Bus2IP_Addr[1]),
        .I3(Q[0]),
        .O(Lat_Sample_Reg_Rd_En_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    Lat_Sel_Reg_Set_Rd_En_i_1
       (.I0(Lat_Sample_Reg_Rd_En_i_2_n_0),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(Sel_Reg_Set_Rd_En));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    Lat_Status_Reg_FOC_Rd_En_i_1
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Lat_Sample_Reg_Rd_En_i_2_n_0),
        .I5(\bus2ip_addr_i_reg[1]_1 ),
        .O(\bus2ip_addr_i_reg[6]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    Lat_Status_Reg_Set_Rd_En_i_1
       (.I0(Lat_Sample_Reg_Rd_En_i_2_n_0),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[5]),
        .I4(Q[4]),
        .O(Status_Reg_Set_Rd_En));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    Lat_Status_Reg_WIF_Rd_En_i_1
       (.I0(Addr_3downto0_is_0x4),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(Lat_Sample_Reg_Rd_En_i_2_n_0),
        .O(\bus2ip_addr_i_reg[6]_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \Latency2_WID_CDC[15]_i_1 
       (.I0(Metrics_Cnt_En_i_2_n_0),
        .I1(Q[1]),
        .I2(Bus2IP_Addr[0]),
        .I3(Bus2IP_Addr[1]),
        .I4(Q[0]),
        .I5(Addr_7downto4_is_0x0),
        .O(\bus2ip_addr_i_reg[3]_1 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \Latency_WID_CDC[15]_i_1 
       (.I0(Addr_3downto0_is_0x4),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(Metrics_Cnt_En_i_2_n_0),
        .O(\bus2ip_addr_i_reg[6]_2 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    Metrics_Cnt_En_i_1
       (.I0(\bus2ip_addr_i_reg[1]_1 ),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(Metrics_Cnt_En_i_2_n_0),
        .O(Control_Set_Wr_En));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    Metrics_Cnt_En_i_2
       (.I0(Bus2IP_Addr[11]),
        .I1(Bus2IP_Addr[10]),
        .I2(Q[7]),
        .I3(Lat_Event_Log_Set_Rd_En_i_2_n_0),
        .I4(Q[6]),
        .I5(Bus2IP_WrCE),
        .O(Metrics_Cnt_En_i_2_n_0));
  LUT5 #(
    .INIT(32'h00000002)) 
    \Sample_Interval_i_reg_CDC[31]_i_1 
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(Q[2]),
        .I4(\Sample_Interval_i_reg_CDC[31]_i_2_n_0 ),
        .O(\bus2ip_addr_i_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \Sample_Interval_i_reg_CDC[31]_i_2 
       (.I0(Interval_Cnt_En_i_2_n_0),
        .I1(Q[1]),
        .I2(Bus2IP_Addr[1]),
        .I3(Bus2IP_Addr[0]),
        .I4(Q[0]),
        .O(\Sample_Interval_i_reg_CDC[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \WID_Mask2_CDC[15]_i_1 
       (.I0(Metrics_Cnt_En_i_2_n_0),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(\bus2ip_addr_i_reg[1]_1 ),
        .O(\bus2ip_addr_i_reg[5]_1 ));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \WID_Mask_CDC[15]_i_1 
       (.I0(Metrics_Cnt_En_i_2_n_0),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Bus2IP_Addr[0]),
        .I4(Bus2IP_Addr[1]),
        .I5(Addr_7downto4_is_0x0),
        .O(\bus2ip_addr_i_reg[2]_4 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    arready_i_i_1
       (.I0(rd_in_progress),
        .I1(write_req),
        .I2(s_axi_awvalid),
        .I3(Bus2IP_RdCE),
        .I4(s_axi_aresetn),
        .I5(arready_i0),
        .O(arready_i_i_1_n_0));
  FDRE arready_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(arready_i_i_1_n_0),
        .Q(arready_i_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    awready_i_i_1
       (.I0(write_req),
        .I1(s_axi_arvalid),
        .I2(Bus2IP_RdCE),
        .I3(rvalid_reg_0),
        .I4(s_axi_aresetn),
        .I5(p_4_in),
        .O(awready_i_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h8)) 
    awready_i_i_2
       (.I0(awready_i_reg_0),
        .I1(s_axi_awvalid),
        .O(p_4_in));
  FDRE awready_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(awready_i_i_1_n_0),
        .Q(awready_i_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \bus2ip_addr_i[0]_i_1 
       (.I0(s_axi_araddr[0]),
        .I1(arready_i_reg_0),
        .I2(s_axi_arvalid),
        .I3(s_axi_awaddr[0]),
        .I4(p_4_in),
        .I5(wr_req_pend_addr[0]),
        .O(p_2_in[0]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \bus2ip_addr_i[10]_i_1 
       (.I0(s_axi_araddr[10]),
        .I1(arready_i_reg_0),
        .I2(s_axi_arvalid),
        .I3(s_axi_awaddr[10]),
        .I4(p_4_in),
        .I5(wr_req_pend_addr[10]),
        .O(p_2_in[10]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \bus2ip_addr_i[11]_i_1 
       (.I0(s_axi_araddr[11]),
        .I1(arready_i_reg_0),
        .I2(s_axi_arvalid),
        .I3(s_axi_awaddr[11]),
        .I4(p_4_in),
        .I5(wr_req_pend_addr[11]),
        .O(p_2_in[11]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \bus2ip_addr_i[12]_i_1 
       (.I0(s_axi_araddr[12]),
        .I1(arready_i_reg_0),
        .I2(s_axi_arvalid),
        .I3(s_axi_awaddr[12]),
        .I4(p_4_in),
        .I5(wr_req_pend_addr[12]),
        .O(p_2_in[12]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \bus2ip_addr_i[13]_i_1 
       (.I0(s_axi_araddr[13]),
        .I1(arready_i_reg_0),
        .I2(s_axi_arvalid),
        .I3(s_axi_awaddr[13]),
        .I4(p_4_in),
        .I5(wr_req_pend_addr[13]),
        .O(p_2_in[13]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \bus2ip_addr_i[14]_i_1 
       (.I0(s_axi_araddr[14]),
        .I1(arready_i_reg_0),
        .I2(s_axi_arvalid),
        .I3(s_axi_awaddr[14]),
        .I4(p_4_in),
        .I5(wr_req_pend_addr[14]),
        .O(p_2_in[14]));
  LUT5 #(
    .INIT(32'hFFF8F8F8)) 
    \bus2ip_addr_i[15]_i_1 
       (.I0(s_axi_arvalid),
        .I1(arready_i_reg_0),
        .I2(wr_req_pend),
        .I3(awready_i_reg_0),
        .I4(s_axi_awvalid),
        .O(\bus2ip_addr_i[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \bus2ip_addr_i[15]_i_2 
       (.I0(s_axi_araddr[15]),
        .I1(arready_i_reg_0),
        .I2(s_axi_arvalid),
        .I3(s_axi_awaddr[15]),
        .I4(p_4_in),
        .I5(wr_req_pend_addr[15]),
        .O(p_2_in[15]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \bus2ip_addr_i[1]_i_1 
       (.I0(s_axi_araddr[1]),
        .I1(arready_i_reg_0),
        .I2(s_axi_arvalid),
        .I3(s_axi_awaddr[1]),
        .I4(p_4_in),
        .I5(wr_req_pend_addr[1]),
        .O(p_2_in[1]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \bus2ip_addr_i[2]_i_1 
       (.I0(s_axi_araddr[2]),
        .I1(arready_i_reg_0),
        .I2(s_axi_arvalid),
        .I3(s_axi_awaddr[2]),
        .I4(p_4_in),
        .I5(wr_req_pend_addr[2]),
        .O(p_2_in[2]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \bus2ip_addr_i[3]_i_1 
       (.I0(s_axi_araddr[3]),
        .I1(arready_i_reg_0),
        .I2(s_axi_arvalid),
        .I3(s_axi_awaddr[3]),
        .I4(p_4_in),
        .I5(wr_req_pend_addr[3]),
        .O(p_2_in[3]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \bus2ip_addr_i[4]_i_1 
       (.I0(s_axi_araddr[4]),
        .I1(arready_i_reg_0),
        .I2(s_axi_arvalid),
        .I3(s_axi_awaddr[4]),
        .I4(p_4_in),
        .I5(wr_req_pend_addr[4]),
        .O(p_2_in[4]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \bus2ip_addr_i[5]_i_1 
       (.I0(s_axi_araddr[5]),
        .I1(arready_i_reg_0),
        .I2(s_axi_arvalid),
        .I3(s_axi_awaddr[5]),
        .I4(p_4_in),
        .I5(wr_req_pend_addr[5]),
        .O(p_2_in[5]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \bus2ip_addr_i[6]_i_1 
       (.I0(s_axi_araddr[6]),
        .I1(arready_i_reg_0),
        .I2(s_axi_arvalid),
        .I3(s_axi_awaddr[6]),
        .I4(p_4_in),
        .I5(wr_req_pend_addr[6]),
        .O(p_2_in[6]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \bus2ip_addr_i[7]_i_1 
       (.I0(s_axi_araddr[7]),
        .I1(arready_i_reg_0),
        .I2(s_axi_arvalid),
        .I3(s_axi_awaddr[7]),
        .I4(p_4_in),
        .I5(wr_req_pend_addr[7]),
        .O(p_2_in[7]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \bus2ip_addr_i[8]_i_1 
       (.I0(s_axi_araddr[8]),
        .I1(arready_i_reg_0),
        .I2(s_axi_arvalid),
        .I3(s_axi_awaddr[8]),
        .I4(p_4_in),
        .I5(wr_req_pend_addr[8]),
        .O(p_2_in[8]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \bus2ip_addr_i[9]_i_1 
       (.I0(s_axi_araddr[9]),
        .I1(arready_i_reg_0),
        .I2(s_axi_arvalid),
        .I3(s_axi_awaddr[9]),
        .I4(p_4_in),
        .I5(wr_req_pend_addr[9]),
        .O(p_2_in[9]));
  FDRE \bus2ip_addr_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[15]_i_1_n_0 ),
        .D(p_2_in[0]),
        .Q(Bus2IP_Addr[0]),
        .R(SR));
  FDRE \bus2ip_addr_i_reg[10] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[15]_i_1_n_0 ),
        .D(p_2_in[10]),
        .Q(Bus2IP_Addr[10]),
        .R(SR));
  FDRE \bus2ip_addr_i_reg[11] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[15]_i_1_n_0 ),
        .D(p_2_in[11]),
        .Q(Bus2IP_Addr[11]),
        .R(SR));
  FDRE \bus2ip_addr_i_reg[12] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[15]_i_1_n_0 ),
        .D(p_2_in[12]),
        .Q(Bus2IP_Addr[12]),
        .R(SR));
  FDRE \bus2ip_addr_i_reg[13] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[15]_i_1_n_0 ),
        .D(p_2_in[13]),
        .Q(Bus2IP_Addr[13]),
        .R(SR));
  FDRE \bus2ip_addr_i_reg[14] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[15]_i_1_n_0 ),
        .D(p_2_in[14]),
        .Q(Bus2IP_Addr[14]),
        .R(SR));
  FDRE \bus2ip_addr_i_reg[15] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[15]_i_1_n_0 ),
        .D(p_2_in[15]),
        .Q(Bus2IP_Addr[15]),
        .R(SR));
  FDRE \bus2ip_addr_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[15]_i_1_n_0 ),
        .D(p_2_in[1]),
        .Q(Bus2IP_Addr[1]),
        .R(SR));
  FDRE \bus2ip_addr_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[15]_i_1_n_0 ),
        .D(p_2_in[2]),
        .Q(Q[0]),
        .R(SR));
  FDRE \bus2ip_addr_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[15]_i_1_n_0 ),
        .D(p_2_in[3]),
        .Q(Q[1]),
        .R(SR));
  FDRE \bus2ip_addr_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[15]_i_1_n_0 ),
        .D(p_2_in[4]),
        .Q(Q[2]),
        .R(SR));
  FDRE \bus2ip_addr_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[15]_i_1_n_0 ),
        .D(p_2_in[5]),
        .Q(Q[3]),
        .R(SR));
  FDRE \bus2ip_addr_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[15]_i_1_n_0 ),
        .D(p_2_in[6]),
        .Q(Q[4]),
        .R(SR));
  FDRE \bus2ip_addr_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[15]_i_1_n_0 ),
        .D(p_2_in[7]),
        .Q(Q[5]),
        .R(SR));
  FDRE \bus2ip_addr_i_reg[8] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[15]_i_1_n_0 ),
        .D(p_2_in[8]),
        .Q(Q[6]),
        .R(SR));
  FDRE \bus2ip_addr_i_reg[9] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[15]_i_1_n_0 ),
        .D(p_2_in[9]),
        .Q(Q[7]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'h20FF2020)) 
    bvalid_i_2
       (.I0(write_req),
        .I1(Bus2IP_RdCE),
        .I2(s_axi_wvalid),
        .I3(s_axi_bready),
        .I4(s_axi_bvalid),
        .O(bvalid_i_2_n_0));
  FDRE bvalid_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bvalid_i_2_n_0),
        .Q(s_axi_bvalid),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h6)) 
    p_in_d1_cdc_from_i_1
       (.I0(Bus2IP_RdCE),
        .I1(out),
        .O(p_in_d1_cdc_from_reg0));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'hBFAA)) 
    rd_in_progress_i_1
       (.I0(Bus2IP_RdCE),
        .I1(rvalid_reg_0),
        .I2(s_axi_rready),
        .I3(rd_in_progress),
        .O(rd_in_progress_i_1_n_0));
  FDRE rd_in_progress_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(rd_in_progress_i_1_n_0),
        .Q(rd_in_progress),
        .R(SR));
  LUT2 #(
    .INIT(4'h8)) 
    read_req_i_1
       (.I0(arready_i_reg_0),
        .I1(s_axi_arvalid),
        .O(arready_i0));
  FDRE read_req_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(arready_i0),
        .Q(Bus2IP_RdCE),
        .R(SR));
  FDRE rvalid_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(rvalid_reg_1),
        .Q(rvalid_reg_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h2)) 
    s_axi_wready_INST_0
       (.I0(write_req),
        .I1(Bus2IP_RdCE),
        .O(s_axi_wready));
  LUT4 #(
    .INIT(16'h8000)) 
    \wr_req_pend_addr[15]_i_1 
       (.I0(s_axi_arvalid),
        .I1(arready_i_reg_0),
        .I2(s_axi_awvalid),
        .I3(awready_i_reg_0),
        .O(wr_req_pend_pulse));
  FDRE \wr_req_pend_addr_reg[0] 
       (.C(s_axi_aclk),
        .CE(wr_req_pend_pulse),
        .D(s_axi_awaddr[0]),
        .Q(wr_req_pend_addr[0]),
        .R(SR));
  FDRE \wr_req_pend_addr_reg[10] 
       (.C(s_axi_aclk),
        .CE(wr_req_pend_pulse),
        .D(s_axi_awaddr[10]),
        .Q(wr_req_pend_addr[10]),
        .R(SR));
  FDRE \wr_req_pend_addr_reg[11] 
       (.C(s_axi_aclk),
        .CE(wr_req_pend_pulse),
        .D(s_axi_awaddr[11]),
        .Q(wr_req_pend_addr[11]),
        .R(SR));
  FDRE \wr_req_pend_addr_reg[12] 
       (.C(s_axi_aclk),
        .CE(wr_req_pend_pulse),
        .D(s_axi_awaddr[12]),
        .Q(wr_req_pend_addr[12]),
        .R(SR));
  FDRE \wr_req_pend_addr_reg[13] 
       (.C(s_axi_aclk),
        .CE(wr_req_pend_pulse),
        .D(s_axi_awaddr[13]),
        .Q(wr_req_pend_addr[13]),
        .R(SR));
  FDRE \wr_req_pend_addr_reg[14] 
       (.C(s_axi_aclk),
        .CE(wr_req_pend_pulse),
        .D(s_axi_awaddr[14]),
        .Q(wr_req_pend_addr[14]),
        .R(SR));
  FDRE \wr_req_pend_addr_reg[15] 
       (.C(s_axi_aclk),
        .CE(wr_req_pend_pulse),
        .D(s_axi_awaddr[15]),
        .Q(wr_req_pend_addr[15]),
        .R(SR));
  FDRE \wr_req_pend_addr_reg[1] 
       (.C(s_axi_aclk),
        .CE(wr_req_pend_pulse),
        .D(s_axi_awaddr[1]),
        .Q(wr_req_pend_addr[1]),
        .R(SR));
  FDRE \wr_req_pend_addr_reg[2] 
       (.C(s_axi_aclk),
        .CE(wr_req_pend_pulse),
        .D(s_axi_awaddr[2]),
        .Q(wr_req_pend_addr[2]),
        .R(SR));
  FDRE \wr_req_pend_addr_reg[3] 
       (.C(s_axi_aclk),
        .CE(wr_req_pend_pulse),
        .D(s_axi_awaddr[3]),
        .Q(wr_req_pend_addr[3]),
        .R(SR));
  FDRE \wr_req_pend_addr_reg[4] 
       (.C(s_axi_aclk),
        .CE(wr_req_pend_pulse),
        .D(s_axi_awaddr[4]),
        .Q(wr_req_pend_addr[4]),
        .R(SR));
  FDRE \wr_req_pend_addr_reg[5] 
       (.C(s_axi_aclk),
        .CE(wr_req_pend_pulse),
        .D(s_axi_awaddr[5]),
        .Q(wr_req_pend_addr[5]),
        .R(SR));
  FDRE \wr_req_pend_addr_reg[6] 
       (.C(s_axi_aclk),
        .CE(wr_req_pend_pulse),
        .D(s_axi_awaddr[6]),
        .Q(wr_req_pend_addr[6]),
        .R(SR));
  FDRE \wr_req_pend_addr_reg[7] 
       (.C(s_axi_aclk),
        .CE(wr_req_pend_pulse),
        .D(s_axi_awaddr[7]),
        .Q(wr_req_pend_addr[7]),
        .R(SR));
  FDRE \wr_req_pend_addr_reg[8] 
       (.C(s_axi_aclk),
        .CE(wr_req_pend_pulse),
        .D(s_axi_awaddr[8]),
        .Q(wr_req_pend_addr[8]),
        .R(SR));
  FDRE \wr_req_pend_addr_reg[9] 
       (.C(s_axi_aclk),
        .CE(wr_req_pend_pulse),
        .D(s_axi_awaddr[9]),
        .Q(wr_req_pend_addr[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'h8000FFFF80008000)) 
    wr_req_pend_i_1
       (.I0(awready_i_reg_0),
        .I1(s_axi_awvalid),
        .I2(arready_i_reg_0),
        .I3(s_axi_arvalid),
        .I4(Bus2IP_RdCE),
        .I5(wr_req_pend),
        .O(wr_req_pend_i_1_n_0));
  FDRE wr_req_pend_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(wr_req_pend_i_1_n_0),
        .Q(wr_req_pend),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h88F8)) 
    write_req_i_1
       (.I0(s_axi_awvalid),
        .I1(awready_i_reg_0),
        .I2(write_req),
        .I3(s_axi_wvalid),
        .O(write_req_i_1_n_0));
  FDRE write_req_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(write_req_i_1_n_0),
        .Q(write_req),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_cdc_sync
   (p_in_d1_cdc_from_reg_0,
    s_out_d4_reg_0,
    s_out_d5_reg_0,
    E,
    SR,
    p_in_d1_cdc_from_reg0,
    s_axi_aclk,
    s_out_d1_cdc_to_reg_0,
    core_aclk,
    s_out_re);
  output p_in_d1_cdc_from_reg_0;
  output s_out_d4_reg_0;
  output s_out_d5_reg_0;
  output [0:0]E;
  input [0:0]SR;
  input p_in_d1_cdc_from_reg0;
  input s_axi_aclk;
  input s_out_d1_cdc_to_reg_0;
  input core_aclk;
  input s_out_re;

  wire [0:0]SR;
  wire core_aclk;
  (* async_reg = "true" *) wire p_in_d1_cdc_from;
  wire p_in_d1_cdc_from_reg0;
  (* async_reg = "true" *) wire p_level_in_d1_cdc_from;
  (* async_reg = "true" *) wire p_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire p_level_out_d2;
  (* async_reg = "true" *) wire p_level_out_d3;
  (* async_reg = "true" *) wire p_level_out_d4;
  (* async_reg = "true" *) wire p_level_out_d5;
  (* async_reg = "true" *) wire p_level_out_d6;
  (* async_reg = "true" *) wire p_level_out_d7;
  (* async_reg = "true" *) wire prmry_ack_int;
  wire s_axi_aclk;
  (* async_reg = "true" *) wire s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_bus_d2;
  (* async_reg = "true" *) wire s_level_out_bus_d3;
  (* async_reg = "true" *) wire s_level_out_bus_d4;
  (* async_reg = "true" *) wire s_level_out_bus_d5;
  (* async_reg = "true" *) wire s_level_out_bus_d6;
  (* async_reg = "true" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_d2;
  (* async_reg = "true" *) wire s_level_out_d3;
  (* async_reg = "true" *) wire s_level_out_d4;
  (* async_reg = "true" *) wire s_level_out_d5;
  (* async_reg = "true" *) wire s_level_out_d6;
  (* async_reg = "true" *) wire s_out_d1_cdc_to;
  wire s_out_d1_cdc_to_reg_0;
  (* async_reg = "true" *) wire s_out_d2;
  (* async_reg = "true" *) wire s_out_d3;
  (* async_reg = "true" *) wire s_out_d4;
  (* async_reg = "true" *) wire s_out_d5;
  (* async_reg = "true" *) wire s_out_d6;
  (* async_reg = "true" *) wire s_out_d7;
  wire s_out_re;
  (* async_reg = "true" *) wire scndry_out_int_d1;

  assign E[0] = scndry_out_int_d1;
  assign p_in_d1_cdc_from_reg_0 = p_in_d1_cdc_from;
  assign s_out_d4_reg_0 = s_out_d4;
  assign s_out_d5_reg_0 = s_out_d5;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(p_level_in_d1_cdc_from));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(prmry_ack_int));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(p_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(p_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(p_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(p_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(p_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(p_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(p_level_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_d1_cdc_to));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE p_in_d1_cdc_from_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from_reg0),
        .Q(p_in_d1_cdc_from),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d1_cdc_to_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(s_out_d1_cdc_to_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d2_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(s_out_d1_cdc_to_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d3_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(s_out_d1_cdc_to_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d4_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(s_out_d1_cdc_to_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d5_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(s_out_d1_cdc_to_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d6_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_out_d5),
        .Q(s_out_d6),
        .R(s_out_d1_cdc_to_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d7_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_out_d6),
        .Q(s_out_d7),
        .R(s_out_d1_cdc_to_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE scndry_out_int_d1_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_out_re),
        .Q(scndry_out_int_d1),
        .R(s_out_d1_cdc_to_reg_0));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_21_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_cdc_sync_21
   (Intr_In_sync,
    p_in_d1_cdc_from_reg_0,
    core_aclk,
    SR,
    s_axi_aclk,
    Global_Clk_Cnt_OF);
  output [0:0]Intr_In_sync;
  input p_in_d1_cdc_from_reg_0;
  input core_aclk;
  input [0:0]SR;
  input s_axi_aclk;
  input Global_Clk_Cnt_OF;

  wire Global_Clk_Cnt_OF;
  wire [0:0]SR;
  wire core_aclk;
  (* async_reg = "true" *) wire p_in_d1_cdc_from;
  wire p_in_d1_cdc_from_reg0;
  wire p_in_d1_cdc_from_reg_0;
  (* async_reg = "true" *) wire p_level_in_d1_cdc_from;
  (* async_reg = "true" *) wire p_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire p_level_out_d2;
  (* async_reg = "true" *) wire p_level_out_d3;
  (* async_reg = "true" *) wire p_level_out_d4;
  (* async_reg = "true" *) wire p_level_out_d5;
  (* async_reg = "true" *) wire p_level_out_d6;
  (* async_reg = "true" *) wire p_level_out_d7;
  (* async_reg = "true" *) wire prmry_ack_int;
  wire s_axi_aclk;
  (* async_reg = "true" *) wire s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_bus_d2;
  (* async_reg = "true" *) wire s_level_out_bus_d3;
  (* async_reg = "true" *) wire s_level_out_bus_d4;
  (* async_reg = "true" *) wire s_level_out_bus_d5;
  (* async_reg = "true" *) wire s_level_out_bus_d6;
  (* async_reg = "true" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_d2;
  (* async_reg = "true" *) wire s_level_out_d3;
  (* async_reg = "true" *) wire s_level_out_d4;
  (* async_reg = "true" *) wire s_level_out_d5;
  (* async_reg = "true" *) wire s_level_out_d6;
  (* async_reg = "true" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_out_d2;
  (* async_reg = "true" *) wire s_out_d3;
  (* async_reg = "true" *) wire s_out_d4;
  (* async_reg = "true" *) wire s_out_d5;
  (* async_reg = "true" *) wire s_out_d6;
  (* async_reg = "true" *) wire s_out_d7;
  wire s_out_re;
  (* async_reg = "true" *) wire scndry_out_int_d1;

  assign Intr_In_sync[0] = scndry_out_int_d1;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(p_level_in_d1_cdc_from));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(prmry_ack_int));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(p_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(p_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(p_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(p_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(p_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(p_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(p_level_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_d1_cdc_to));
  LUT2 #(
    .INIT(4'h6)) 
    p_in_d1_cdc_from_i_1__1
       (.I0(p_in_d1_cdc_from),
        .I1(Global_Clk_Cnt_OF),
        .O(p_in_d1_cdc_from_reg0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE p_in_d1_cdc_from_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from_reg0),
        .Q(p_in_d1_cdc_from),
        .R(p_in_d1_cdc_from_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d1_cdc_to_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d3_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d4_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d5_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d6_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d5),
        .Q(s_out_d6),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d7_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d6),
        .Q(s_out_d7),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    scndry_out_int_d1_i_1
       (.I0(s_out_d5),
        .I1(s_out_d4),
        .O(s_out_re));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE scndry_out_int_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_re),
        .Q(scndry_out_int_d1),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_21_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_cdc_sync_22
   (Intr_In_sync,
    p_in_d1_cdc_from_reg_0,
    core_aclk,
    SR,
    s_axi_aclk);
  output [0:0]Intr_In_sync;
  input p_in_d1_cdc_from_reg_0;
  input core_aclk;
  input [0:0]SR;
  input s_axi_aclk;

  wire [0:0]SR;
  wire core_aclk;
  (* async_reg = "true" *) wire p_in_d1_cdc_from;
  wire p_in_d1_cdc_from_reg_0;
  (* async_reg = "true" *) wire p_level_in_d1_cdc_from;
  (* async_reg = "true" *) wire p_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire p_level_out_d2;
  (* async_reg = "true" *) wire p_level_out_d3;
  (* async_reg = "true" *) wire p_level_out_d4;
  (* async_reg = "true" *) wire p_level_out_d5;
  (* async_reg = "true" *) wire p_level_out_d6;
  (* async_reg = "true" *) wire p_level_out_d7;
  (* async_reg = "true" *) wire prmry_ack_int;
  wire s_axi_aclk;
  (* async_reg = "true" *) wire s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_bus_d2;
  (* async_reg = "true" *) wire s_level_out_bus_d3;
  (* async_reg = "true" *) wire s_level_out_bus_d4;
  (* async_reg = "true" *) wire s_level_out_bus_d5;
  (* async_reg = "true" *) wire s_level_out_bus_d6;
  (* async_reg = "true" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_d2;
  (* async_reg = "true" *) wire s_level_out_d3;
  (* async_reg = "true" *) wire s_level_out_d4;
  (* async_reg = "true" *) wire s_level_out_d5;
  (* async_reg = "true" *) wire s_level_out_d6;
  (* async_reg = "true" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_out_d2;
  (* async_reg = "true" *) wire s_out_d3;
  (* async_reg = "true" *) wire s_out_d4;
  (* async_reg = "true" *) wire s_out_d5;
  (* async_reg = "true" *) wire s_out_d6;
  (* async_reg = "true" *) wire s_out_d7;
  wire s_out_re;
  (* async_reg = "true" *) wire scndry_out_int_d1;

  assign Intr_In_sync[0] = scndry_out_int_d1;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(p_level_in_d1_cdc_from));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(prmry_ack_int));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(p_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(p_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(p_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(p_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(p_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(p_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(p_level_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_d1_cdc_to));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE p_in_d1_cdc_from_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(p_in_d1_cdc_from),
        .R(p_in_d1_cdc_from_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d1_cdc_to_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d3_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d4_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d5_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d6_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d5),
        .Q(s_out_d6),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d7_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d6),
        .Q(s_out_d7),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    scndry_out_int_d1_i_1__9
       (.I0(s_out_d5),
        .I1(s_out_d4),
        .O(s_out_re));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE scndry_out_int_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_re),
        .Q(scndry_out_int_d1),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_21_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_cdc_sync_23
   (Intr_In_sync,
    p_in_d1_cdc_from_reg_0,
    core_aclk,
    SR,
    s_axi_aclk);
  output [0:0]Intr_In_sync;
  input p_in_d1_cdc_from_reg_0;
  input core_aclk;
  input [0:0]SR;
  input s_axi_aclk;

  wire [0:0]SR;
  wire core_aclk;
  (* async_reg = "true" *) wire p_in_d1_cdc_from;
  wire p_in_d1_cdc_from_reg_0;
  (* async_reg = "true" *) wire p_level_in_d1_cdc_from;
  (* async_reg = "true" *) wire p_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire p_level_out_d2;
  (* async_reg = "true" *) wire p_level_out_d3;
  (* async_reg = "true" *) wire p_level_out_d4;
  (* async_reg = "true" *) wire p_level_out_d5;
  (* async_reg = "true" *) wire p_level_out_d6;
  (* async_reg = "true" *) wire p_level_out_d7;
  (* async_reg = "true" *) wire prmry_ack_int;
  wire s_axi_aclk;
  (* async_reg = "true" *) wire s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_bus_d2;
  (* async_reg = "true" *) wire s_level_out_bus_d3;
  (* async_reg = "true" *) wire s_level_out_bus_d4;
  (* async_reg = "true" *) wire s_level_out_bus_d5;
  (* async_reg = "true" *) wire s_level_out_bus_d6;
  (* async_reg = "true" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_d2;
  (* async_reg = "true" *) wire s_level_out_d3;
  (* async_reg = "true" *) wire s_level_out_d4;
  (* async_reg = "true" *) wire s_level_out_d5;
  (* async_reg = "true" *) wire s_level_out_d6;
  (* async_reg = "true" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_out_d2;
  (* async_reg = "true" *) wire s_out_d3;
  (* async_reg = "true" *) wire s_out_d4;
  (* async_reg = "true" *) wire s_out_d5;
  (* async_reg = "true" *) wire s_out_d6;
  (* async_reg = "true" *) wire s_out_d7;
  wire s_out_re;
  (* async_reg = "true" *) wire scndry_out_int_d1;

  assign Intr_In_sync[0] = scndry_out_int_d1;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(p_level_in_d1_cdc_from));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(prmry_ack_int));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(p_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(p_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(p_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(p_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(p_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(p_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(p_level_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_d1_cdc_to));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE p_in_d1_cdc_from_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(p_in_d1_cdc_from),
        .R(p_in_d1_cdc_from_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d1_cdc_to_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d3_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d4_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d5_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d6_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d5),
        .Q(s_out_d6),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d7_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d6),
        .Q(s_out_d7),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    scndry_out_int_d1_i_1__10
       (.I0(s_out_d5),
        .I1(s_out_d4),
        .O(s_out_re));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE scndry_out_int_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_re),
        .Q(scndry_out_int_d1),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_21_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_cdc_sync_24
   (Intr_In_sync,
    p_in_d1_cdc_from_reg_0,
    core_aclk,
    SR,
    s_axi_aclk);
  output [0:0]Intr_In_sync;
  input p_in_d1_cdc_from_reg_0;
  input core_aclk;
  input [0:0]SR;
  input s_axi_aclk;

  wire [0:0]SR;
  wire core_aclk;
  (* async_reg = "true" *) wire p_in_d1_cdc_from;
  wire p_in_d1_cdc_from_reg_0;
  (* async_reg = "true" *) wire p_level_in_d1_cdc_from;
  (* async_reg = "true" *) wire p_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire p_level_out_d2;
  (* async_reg = "true" *) wire p_level_out_d3;
  (* async_reg = "true" *) wire p_level_out_d4;
  (* async_reg = "true" *) wire p_level_out_d5;
  (* async_reg = "true" *) wire p_level_out_d6;
  (* async_reg = "true" *) wire p_level_out_d7;
  (* async_reg = "true" *) wire prmry_ack_int;
  wire s_axi_aclk;
  (* async_reg = "true" *) wire s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_bus_d2;
  (* async_reg = "true" *) wire s_level_out_bus_d3;
  (* async_reg = "true" *) wire s_level_out_bus_d4;
  (* async_reg = "true" *) wire s_level_out_bus_d5;
  (* async_reg = "true" *) wire s_level_out_bus_d6;
  (* async_reg = "true" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_d2;
  (* async_reg = "true" *) wire s_level_out_d3;
  (* async_reg = "true" *) wire s_level_out_d4;
  (* async_reg = "true" *) wire s_level_out_d5;
  (* async_reg = "true" *) wire s_level_out_d6;
  (* async_reg = "true" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_out_d2;
  (* async_reg = "true" *) wire s_out_d3;
  (* async_reg = "true" *) wire s_out_d4;
  (* async_reg = "true" *) wire s_out_d5;
  (* async_reg = "true" *) wire s_out_d6;
  (* async_reg = "true" *) wire s_out_d7;
  wire s_out_re;
  (* async_reg = "true" *) wire scndry_out_int_d1;

  assign Intr_In_sync[0] = scndry_out_int_d1;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(p_level_in_d1_cdc_from));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(prmry_ack_int));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(p_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(p_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(p_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(p_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(p_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(p_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(p_level_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_d1_cdc_to));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE p_in_d1_cdc_from_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(p_in_d1_cdc_from),
        .R(p_in_d1_cdc_from_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d1_cdc_to_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d3_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d4_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d5_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d6_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d5),
        .Q(s_out_d6),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d7_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d6),
        .Q(s_out_d7),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    scndry_out_int_d1_i_1__11
       (.I0(s_out_d5),
        .I1(s_out_d4),
        .O(s_out_re));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE scndry_out_int_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_re),
        .Q(scndry_out_int_d1),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_21_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_cdc_sync_25
   (Intr_In_sync,
    p_in_d1_cdc_from_reg_0,
    core_aclk,
    SR,
    s_axi_aclk,
    Sample_Interval_Cnt_Lapse);
  output [0:0]Intr_In_sync;
  input p_in_d1_cdc_from_reg_0;
  input core_aclk;
  input [0:0]SR;
  input s_axi_aclk;
  input Sample_Interval_Cnt_Lapse;

  wire [0:0]SR;
  wire Sample_Interval_Cnt_Lapse;
  wire core_aclk;
  (* async_reg = "true" *) wire p_in_d1_cdc_from;
  wire p_in_d1_cdc_from_reg0;
  wire p_in_d1_cdc_from_reg_0;
  (* async_reg = "true" *) wire p_level_in_d1_cdc_from;
  (* async_reg = "true" *) wire p_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire p_level_out_d2;
  (* async_reg = "true" *) wire p_level_out_d3;
  (* async_reg = "true" *) wire p_level_out_d4;
  (* async_reg = "true" *) wire p_level_out_d5;
  (* async_reg = "true" *) wire p_level_out_d6;
  (* async_reg = "true" *) wire p_level_out_d7;
  (* async_reg = "true" *) wire prmry_ack_int;
  wire s_axi_aclk;
  (* async_reg = "true" *) wire s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_bus_d2;
  (* async_reg = "true" *) wire s_level_out_bus_d3;
  (* async_reg = "true" *) wire s_level_out_bus_d4;
  (* async_reg = "true" *) wire s_level_out_bus_d5;
  (* async_reg = "true" *) wire s_level_out_bus_d6;
  (* async_reg = "true" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_d2;
  (* async_reg = "true" *) wire s_level_out_d3;
  (* async_reg = "true" *) wire s_level_out_d4;
  (* async_reg = "true" *) wire s_level_out_d5;
  (* async_reg = "true" *) wire s_level_out_d6;
  (* async_reg = "true" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_out_d2;
  (* async_reg = "true" *) wire s_out_d3;
  (* async_reg = "true" *) wire s_out_d4;
  (* async_reg = "true" *) wire s_out_d5;
  (* async_reg = "true" *) wire s_out_d6;
  (* async_reg = "true" *) wire s_out_d7;
  wire s_out_re;
  (* async_reg = "true" *) wire scndry_out_int_d1;

  assign Intr_In_sync[0] = scndry_out_int_d1;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(p_level_in_d1_cdc_from));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(prmry_ack_int));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(p_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(p_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(p_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(p_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(p_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(p_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(p_level_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_d1_cdc_to));
  LUT2 #(
    .INIT(4'h6)) 
    p_in_d1_cdc_from_i_1__0__0
       (.I0(p_in_d1_cdc_from),
        .I1(Sample_Interval_Cnt_Lapse),
        .O(p_in_d1_cdc_from_reg0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE p_in_d1_cdc_from_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from_reg0),
        .Q(p_in_d1_cdc_from),
        .R(p_in_d1_cdc_from_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d1_cdc_to_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d3_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d4_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d5_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d6_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d5),
        .Q(s_out_d6),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d7_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d6),
        .Q(s_out_d7),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    scndry_out_int_d1_i_1__0
       (.I0(s_out_d5),
        .I1(s_out_d4),
        .O(s_out_re));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE scndry_out_int_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_re),
        .Q(scndry_out_int_d1),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_21_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_cdc_sync_26
   (Intr_In_sync,
    p_in_d1_cdc_from_reg_0,
    core_aclk,
    SR,
    s_axi_aclk);
  output [0:0]Intr_In_sync;
  input p_in_d1_cdc_from_reg_0;
  input core_aclk;
  input [0:0]SR;
  input s_axi_aclk;

  wire [0:0]SR;
  wire core_aclk;
  (* async_reg = "true" *) wire p_in_d1_cdc_from;
  wire p_in_d1_cdc_from_reg_0;
  (* async_reg = "true" *) wire p_level_in_d1_cdc_from;
  (* async_reg = "true" *) wire p_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire p_level_out_d2;
  (* async_reg = "true" *) wire p_level_out_d3;
  (* async_reg = "true" *) wire p_level_out_d4;
  (* async_reg = "true" *) wire p_level_out_d5;
  (* async_reg = "true" *) wire p_level_out_d6;
  (* async_reg = "true" *) wire p_level_out_d7;
  (* async_reg = "true" *) wire prmry_ack_int;
  wire s_axi_aclk;
  (* async_reg = "true" *) wire s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_bus_d2;
  (* async_reg = "true" *) wire s_level_out_bus_d3;
  (* async_reg = "true" *) wire s_level_out_bus_d4;
  (* async_reg = "true" *) wire s_level_out_bus_d5;
  (* async_reg = "true" *) wire s_level_out_bus_d6;
  (* async_reg = "true" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_d2;
  (* async_reg = "true" *) wire s_level_out_d3;
  (* async_reg = "true" *) wire s_level_out_d4;
  (* async_reg = "true" *) wire s_level_out_d5;
  (* async_reg = "true" *) wire s_level_out_d6;
  (* async_reg = "true" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_out_d2;
  (* async_reg = "true" *) wire s_out_d3;
  (* async_reg = "true" *) wire s_out_d4;
  (* async_reg = "true" *) wire s_out_d5;
  (* async_reg = "true" *) wire s_out_d6;
  (* async_reg = "true" *) wire s_out_d7;
  wire s_out_re;
  (* async_reg = "true" *) wire scndry_out_int_d1;

  assign Intr_In_sync[0] = scndry_out_int_d1;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(p_level_in_d1_cdc_from));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(prmry_ack_int));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(p_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(p_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(p_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(p_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(p_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(p_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(p_level_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_d1_cdc_to));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE p_in_d1_cdc_from_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(p_in_d1_cdc_from),
        .R(p_in_d1_cdc_from_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d1_cdc_to_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d3_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d4_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d5_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d6_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d5),
        .Q(s_out_d6),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d7_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d6),
        .Q(s_out_d7),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    scndry_out_int_d1_i_1__1
       (.I0(s_out_d5),
        .I1(s_out_d4),
        .O(s_out_re));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE scndry_out_int_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_re),
        .Q(scndry_out_int_d1),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_21_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_cdc_sync_27
   (Intr_In_sync,
    p_in_d1_cdc_from_reg_0,
    core_aclk,
    SR,
    s_axi_aclk,
    Acc_OF);
  output [0:0]Intr_In_sync;
  input p_in_d1_cdc_from_reg_0;
  input core_aclk;
  input [0:0]SR;
  input s_axi_aclk;
  input Acc_OF;

  wire Acc_OF;
  wire [0:0]SR;
  wire core_aclk;
  (* async_reg = "true" *) wire p_in_d1_cdc_from;
  wire p_in_d1_cdc_from_reg0;
  wire p_in_d1_cdc_from_reg_0;
  (* async_reg = "true" *) wire p_level_in_d1_cdc_from;
  (* async_reg = "true" *) wire p_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire p_level_out_d2;
  (* async_reg = "true" *) wire p_level_out_d3;
  (* async_reg = "true" *) wire p_level_out_d4;
  (* async_reg = "true" *) wire p_level_out_d5;
  (* async_reg = "true" *) wire p_level_out_d6;
  (* async_reg = "true" *) wire p_level_out_d7;
  (* async_reg = "true" *) wire prmry_ack_int;
  wire s_axi_aclk;
  (* async_reg = "true" *) wire s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_bus_d2;
  (* async_reg = "true" *) wire s_level_out_bus_d3;
  (* async_reg = "true" *) wire s_level_out_bus_d4;
  (* async_reg = "true" *) wire s_level_out_bus_d5;
  (* async_reg = "true" *) wire s_level_out_bus_d6;
  (* async_reg = "true" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_d2;
  (* async_reg = "true" *) wire s_level_out_d3;
  (* async_reg = "true" *) wire s_level_out_d4;
  (* async_reg = "true" *) wire s_level_out_d5;
  (* async_reg = "true" *) wire s_level_out_d6;
  (* async_reg = "true" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_out_d2;
  (* async_reg = "true" *) wire s_out_d3;
  (* async_reg = "true" *) wire s_out_d4;
  (* async_reg = "true" *) wire s_out_d5;
  (* async_reg = "true" *) wire s_out_d6;
  (* async_reg = "true" *) wire s_out_d7;
  wire s_out_re;
  (* async_reg = "true" *) wire scndry_out_int_d1;

  assign Intr_In_sync[0] = scndry_out_int_d1;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(p_level_in_d1_cdc_from));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(prmry_ack_int));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(p_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(p_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(p_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(p_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(p_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(p_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(p_level_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_d1_cdc_to));
  LUT2 #(
    .INIT(4'h6)) 
    p_in_d1_cdc_from_i_1__2
       (.I0(p_in_d1_cdc_from),
        .I1(Acc_OF),
        .O(p_in_d1_cdc_from_reg0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE p_in_d1_cdc_from_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from_reg0),
        .Q(p_in_d1_cdc_from),
        .R(p_in_d1_cdc_from_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d1_cdc_to_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d3_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d4_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d5_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d6_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d5),
        .Q(s_out_d6),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d7_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d6),
        .Q(s_out_d7),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    scndry_out_int_d1_i_1__2
       (.I0(s_out_d5),
        .I1(s_out_d4),
        .O(s_out_re));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE scndry_out_int_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_re),
        .Q(scndry_out_int_d1),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_21_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_cdc_sync_28
   (Intr_In_sync,
    p_in_d1_cdc_from_reg_0,
    core_aclk,
    SR,
    s_axi_aclk);
  output [0:0]Intr_In_sync;
  input p_in_d1_cdc_from_reg_0;
  input core_aclk;
  input [0:0]SR;
  input s_axi_aclk;

  wire [0:0]SR;
  wire core_aclk;
  (* async_reg = "true" *) wire p_in_d1_cdc_from;
  wire p_in_d1_cdc_from_reg_0;
  (* async_reg = "true" *) wire p_level_in_d1_cdc_from;
  (* async_reg = "true" *) wire p_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire p_level_out_d2;
  (* async_reg = "true" *) wire p_level_out_d3;
  (* async_reg = "true" *) wire p_level_out_d4;
  (* async_reg = "true" *) wire p_level_out_d5;
  (* async_reg = "true" *) wire p_level_out_d6;
  (* async_reg = "true" *) wire p_level_out_d7;
  (* async_reg = "true" *) wire prmry_ack_int;
  wire s_axi_aclk;
  (* async_reg = "true" *) wire s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_bus_d2;
  (* async_reg = "true" *) wire s_level_out_bus_d3;
  (* async_reg = "true" *) wire s_level_out_bus_d4;
  (* async_reg = "true" *) wire s_level_out_bus_d5;
  (* async_reg = "true" *) wire s_level_out_bus_d6;
  (* async_reg = "true" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_d2;
  (* async_reg = "true" *) wire s_level_out_d3;
  (* async_reg = "true" *) wire s_level_out_d4;
  (* async_reg = "true" *) wire s_level_out_d5;
  (* async_reg = "true" *) wire s_level_out_d6;
  (* async_reg = "true" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_out_d2;
  (* async_reg = "true" *) wire s_out_d3;
  (* async_reg = "true" *) wire s_out_d4;
  (* async_reg = "true" *) wire s_out_d5;
  (* async_reg = "true" *) wire s_out_d6;
  (* async_reg = "true" *) wire s_out_d7;
  wire s_out_re;
  (* async_reg = "true" *) wire scndry_out_int_d1;

  assign Intr_In_sync[0] = scndry_out_int_d1;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(p_level_in_d1_cdc_from));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(prmry_ack_int));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(p_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(p_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(p_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(p_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(p_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(p_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(p_level_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_d1_cdc_to));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE p_in_d1_cdc_from_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(p_in_d1_cdc_from),
        .R(p_in_d1_cdc_from_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d1_cdc_to_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d3_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d4_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d5_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d6_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d5),
        .Q(s_out_d6),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d7_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d6),
        .Q(s_out_d7),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    scndry_out_int_d1_i_1__3
       (.I0(s_out_d5),
        .I1(s_out_d4),
        .O(s_out_re));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE scndry_out_int_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_re),
        .Q(scndry_out_int_d1),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_21_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_cdc_sync_29
   (Intr_In_sync,
    p_in_d1_cdc_from_reg_0,
    core_aclk,
    SR,
    s_axi_aclk);
  output [0:0]Intr_In_sync;
  input p_in_d1_cdc_from_reg_0;
  input core_aclk;
  input [0:0]SR;
  input s_axi_aclk;

  wire [0:0]SR;
  wire core_aclk;
  (* async_reg = "true" *) wire p_in_d1_cdc_from;
  wire p_in_d1_cdc_from_reg_0;
  (* async_reg = "true" *) wire p_level_in_d1_cdc_from;
  (* async_reg = "true" *) wire p_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire p_level_out_d2;
  (* async_reg = "true" *) wire p_level_out_d3;
  (* async_reg = "true" *) wire p_level_out_d4;
  (* async_reg = "true" *) wire p_level_out_d5;
  (* async_reg = "true" *) wire p_level_out_d6;
  (* async_reg = "true" *) wire p_level_out_d7;
  (* async_reg = "true" *) wire prmry_ack_int;
  wire s_axi_aclk;
  (* async_reg = "true" *) wire s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_bus_d2;
  (* async_reg = "true" *) wire s_level_out_bus_d3;
  (* async_reg = "true" *) wire s_level_out_bus_d4;
  (* async_reg = "true" *) wire s_level_out_bus_d5;
  (* async_reg = "true" *) wire s_level_out_bus_d6;
  (* async_reg = "true" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_d2;
  (* async_reg = "true" *) wire s_level_out_d3;
  (* async_reg = "true" *) wire s_level_out_d4;
  (* async_reg = "true" *) wire s_level_out_d5;
  (* async_reg = "true" *) wire s_level_out_d6;
  (* async_reg = "true" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_out_d2;
  (* async_reg = "true" *) wire s_out_d3;
  (* async_reg = "true" *) wire s_out_d4;
  (* async_reg = "true" *) wire s_out_d5;
  (* async_reg = "true" *) wire s_out_d6;
  (* async_reg = "true" *) wire s_out_d7;
  wire s_out_re;
  (* async_reg = "true" *) wire scndry_out_int_d1;

  assign Intr_In_sync[0] = scndry_out_int_d1;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(p_level_in_d1_cdc_from));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(prmry_ack_int));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(p_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(p_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(p_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(p_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(p_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(p_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(p_level_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_d1_cdc_to));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE p_in_d1_cdc_from_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(p_in_d1_cdc_from),
        .R(p_in_d1_cdc_from_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d1_cdc_to_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d3_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d4_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d5_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d6_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d5),
        .Q(s_out_d6),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d7_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d6),
        .Q(s_out_d7),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    scndry_out_int_d1_i_1__4
       (.I0(s_out_d5),
        .I1(s_out_d4),
        .O(s_out_re));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE scndry_out_int_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_re),
        .Q(scndry_out_int_d1),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_21_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_cdc_sync_30
   (Intr_In_sync,
    p_in_d1_cdc_from_reg_0,
    core_aclk,
    SR,
    s_axi_aclk);
  output [0:0]Intr_In_sync;
  input p_in_d1_cdc_from_reg_0;
  input core_aclk;
  input [0:0]SR;
  input s_axi_aclk;

  wire [0:0]SR;
  wire core_aclk;
  (* async_reg = "true" *) wire p_in_d1_cdc_from;
  wire p_in_d1_cdc_from_reg_0;
  (* async_reg = "true" *) wire p_level_in_d1_cdc_from;
  (* async_reg = "true" *) wire p_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire p_level_out_d2;
  (* async_reg = "true" *) wire p_level_out_d3;
  (* async_reg = "true" *) wire p_level_out_d4;
  (* async_reg = "true" *) wire p_level_out_d5;
  (* async_reg = "true" *) wire p_level_out_d6;
  (* async_reg = "true" *) wire p_level_out_d7;
  (* async_reg = "true" *) wire prmry_ack_int;
  wire s_axi_aclk;
  (* async_reg = "true" *) wire s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_bus_d2;
  (* async_reg = "true" *) wire s_level_out_bus_d3;
  (* async_reg = "true" *) wire s_level_out_bus_d4;
  (* async_reg = "true" *) wire s_level_out_bus_d5;
  (* async_reg = "true" *) wire s_level_out_bus_d6;
  (* async_reg = "true" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_d2;
  (* async_reg = "true" *) wire s_level_out_d3;
  (* async_reg = "true" *) wire s_level_out_d4;
  (* async_reg = "true" *) wire s_level_out_d5;
  (* async_reg = "true" *) wire s_level_out_d6;
  (* async_reg = "true" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_out_d2;
  (* async_reg = "true" *) wire s_out_d3;
  (* async_reg = "true" *) wire s_out_d4;
  (* async_reg = "true" *) wire s_out_d5;
  (* async_reg = "true" *) wire s_out_d6;
  (* async_reg = "true" *) wire s_out_d7;
  wire s_out_re;
  (* async_reg = "true" *) wire scndry_out_int_d1;

  assign Intr_In_sync[0] = scndry_out_int_d1;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(p_level_in_d1_cdc_from));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(prmry_ack_int));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(p_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(p_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(p_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(p_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(p_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(p_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(p_level_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_d1_cdc_to));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE p_in_d1_cdc_from_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(p_in_d1_cdc_from),
        .R(p_in_d1_cdc_from_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d1_cdc_to_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d3_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d4_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d5_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d6_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d5),
        .Q(s_out_d6),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d7_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d6),
        .Q(s_out_d7),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    scndry_out_int_d1_i_1__5
       (.I0(s_out_d5),
        .I1(s_out_d4),
        .O(s_out_re));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE scndry_out_int_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_re),
        .Q(scndry_out_int_d1),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_21_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_cdc_sync_31
   (Intr_In_sync,
    p_in_d1_cdc_from_reg_0,
    core_aclk,
    SR,
    s_axi_aclk);
  output [0:0]Intr_In_sync;
  input p_in_d1_cdc_from_reg_0;
  input core_aclk;
  input [0:0]SR;
  input s_axi_aclk;

  wire [0:0]SR;
  wire core_aclk;
  (* async_reg = "true" *) wire p_in_d1_cdc_from;
  wire p_in_d1_cdc_from_reg_0;
  (* async_reg = "true" *) wire p_level_in_d1_cdc_from;
  (* async_reg = "true" *) wire p_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire p_level_out_d2;
  (* async_reg = "true" *) wire p_level_out_d3;
  (* async_reg = "true" *) wire p_level_out_d4;
  (* async_reg = "true" *) wire p_level_out_d5;
  (* async_reg = "true" *) wire p_level_out_d6;
  (* async_reg = "true" *) wire p_level_out_d7;
  (* async_reg = "true" *) wire prmry_ack_int;
  wire s_axi_aclk;
  (* async_reg = "true" *) wire s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_bus_d2;
  (* async_reg = "true" *) wire s_level_out_bus_d3;
  (* async_reg = "true" *) wire s_level_out_bus_d4;
  (* async_reg = "true" *) wire s_level_out_bus_d5;
  (* async_reg = "true" *) wire s_level_out_bus_d6;
  (* async_reg = "true" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_d2;
  (* async_reg = "true" *) wire s_level_out_d3;
  (* async_reg = "true" *) wire s_level_out_d4;
  (* async_reg = "true" *) wire s_level_out_d5;
  (* async_reg = "true" *) wire s_level_out_d6;
  (* async_reg = "true" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_out_d2;
  (* async_reg = "true" *) wire s_out_d3;
  (* async_reg = "true" *) wire s_out_d4;
  (* async_reg = "true" *) wire s_out_d5;
  (* async_reg = "true" *) wire s_out_d6;
  (* async_reg = "true" *) wire s_out_d7;
  wire s_out_re;
  (* async_reg = "true" *) wire scndry_out_int_d1;

  assign Intr_In_sync[0] = scndry_out_int_d1;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(p_level_in_d1_cdc_from));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(prmry_ack_int));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(p_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(p_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(p_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(p_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(p_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(p_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(p_level_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_d1_cdc_to));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE p_in_d1_cdc_from_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(p_in_d1_cdc_from),
        .R(p_in_d1_cdc_from_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d1_cdc_to_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d3_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d4_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d5_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d6_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d5),
        .Q(s_out_d6),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d7_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d6),
        .Q(s_out_d7),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    scndry_out_int_d1_i_1__6
       (.I0(s_out_d5),
        .I1(s_out_d4),
        .O(s_out_re));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE scndry_out_int_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_re),
        .Q(scndry_out_int_d1),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_21_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_cdc_sync_32
   (Intr_In_sync,
    p_in_d1_cdc_from_reg_0,
    core_aclk,
    SR,
    s_axi_aclk);
  output [0:0]Intr_In_sync;
  input p_in_d1_cdc_from_reg_0;
  input core_aclk;
  input [0:0]SR;
  input s_axi_aclk;

  wire [0:0]SR;
  wire core_aclk;
  (* async_reg = "true" *) wire p_in_d1_cdc_from;
  wire p_in_d1_cdc_from_reg_0;
  (* async_reg = "true" *) wire p_level_in_d1_cdc_from;
  (* async_reg = "true" *) wire p_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire p_level_out_d2;
  (* async_reg = "true" *) wire p_level_out_d3;
  (* async_reg = "true" *) wire p_level_out_d4;
  (* async_reg = "true" *) wire p_level_out_d5;
  (* async_reg = "true" *) wire p_level_out_d6;
  (* async_reg = "true" *) wire p_level_out_d7;
  (* async_reg = "true" *) wire prmry_ack_int;
  wire s_axi_aclk;
  (* async_reg = "true" *) wire s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_bus_d2;
  (* async_reg = "true" *) wire s_level_out_bus_d3;
  (* async_reg = "true" *) wire s_level_out_bus_d4;
  (* async_reg = "true" *) wire s_level_out_bus_d5;
  (* async_reg = "true" *) wire s_level_out_bus_d6;
  (* async_reg = "true" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_d2;
  (* async_reg = "true" *) wire s_level_out_d3;
  (* async_reg = "true" *) wire s_level_out_d4;
  (* async_reg = "true" *) wire s_level_out_d5;
  (* async_reg = "true" *) wire s_level_out_d6;
  (* async_reg = "true" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_out_d2;
  (* async_reg = "true" *) wire s_out_d3;
  (* async_reg = "true" *) wire s_out_d4;
  (* async_reg = "true" *) wire s_out_d5;
  (* async_reg = "true" *) wire s_out_d6;
  (* async_reg = "true" *) wire s_out_d7;
  wire s_out_re;
  (* async_reg = "true" *) wire scndry_out_int_d1;

  assign Intr_In_sync[0] = scndry_out_int_d1;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(p_level_in_d1_cdc_from));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(prmry_ack_int));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(p_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(p_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(p_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(p_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(p_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(p_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(p_level_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_d1_cdc_to));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE p_in_d1_cdc_from_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(p_in_d1_cdc_from),
        .R(p_in_d1_cdc_from_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d1_cdc_to_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d3_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d4_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d5_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d6_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d5),
        .Q(s_out_d6),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d7_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d6),
        .Q(s_out_d7),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    scndry_out_int_d1_i_1__7
       (.I0(s_out_d5),
        .I1(s_out_d4),
        .O(s_out_re));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE scndry_out_int_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_re),
        .Q(scndry_out_int_d1),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_21_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_cdc_sync_33
   (Intr_In_sync,
    p_in_d1_cdc_from_reg_0,
    core_aclk,
    SR,
    s_axi_aclk);
  output [0:0]Intr_In_sync;
  input p_in_d1_cdc_from_reg_0;
  input core_aclk;
  input [0:0]SR;
  input s_axi_aclk;

  wire [0:0]SR;
  wire core_aclk;
  (* async_reg = "true" *) wire p_in_d1_cdc_from;
  wire p_in_d1_cdc_from_reg_0;
  (* async_reg = "true" *) wire p_level_in_d1_cdc_from;
  (* async_reg = "true" *) wire p_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire p_level_out_d2;
  (* async_reg = "true" *) wire p_level_out_d3;
  (* async_reg = "true" *) wire p_level_out_d4;
  (* async_reg = "true" *) wire p_level_out_d5;
  (* async_reg = "true" *) wire p_level_out_d6;
  (* async_reg = "true" *) wire p_level_out_d7;
  (* async_reg = "true" *) wire prmry_ack_int;
  wire s_axi_aclk;
  (* async_reg = "true" *) wire s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_bus_d2;
  (* async_reg = "true" *) wire s_level_out_bus_d3;
  (* async_reg = "true" *) wire s_level_out_bus_d4;
  (* async_reg = "true" *) wire s_level_out_bus_d5;
  (* async_reg = "true" *) wire s_level_out_bus_d6;
  (* async_reg = "true" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_d2;
  (* async_reg = "true" *) wire s_level_out_d3;
  (* async_reg = "true" *) wire s_level_out_d4;
  (* async_reg = "true" *) wire s_level_out_d5;
  (* async_reg = "true" *) wire s_level_out_d6;
  (* async_reg = "true" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_out_d2;
  (* async_reg = "true" *) wire s_out_d3;
  (* async_reg = "true" *) wire s_out_d4;
  (* async_reg = "true" *) wire s_out_d5;
  (* async_reg = "true" *) wire s_out_d6;
  (* async_reg = "true" *) wire s_out_d7;
  wire s_out_re;
  (* async_reg = "true" *) wire scndry_out_int_d1;

  assign Intr_In_sync[0] = scndry_out_int_d1;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(p_level_in_d1_cdc_from));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(prmry_ack_int));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(p_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(p_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(p_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(p_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(p_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(p_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(p_level_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_d1_cdc_to));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE p_in_d1_cdc_from_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(p_in_d1_cdc_from),
        .R(p_in_d1_cdc_from_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d1_cdc_to_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d3_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d4_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d5_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d6_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d5),
        .Q(s_out_d6),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d7_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d6),
        .Q(s_out_d7),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    scndry_out_int_d1_i_1__8
       (.I0(s_out_d5),
        .I1(s_out_d4),
        .O(s_out_re));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE scndry_out_int_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_re),
        .Q(scndry_out_int_d1),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_21_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_cdc_sync_6
   (p_in_d1_cdc_from_reg_0,
    s_out_d4_reg_0,
    s_out_d5_reg_0,
    out,
    Lat_Global_Clk_Cnt_LSB_Rd_En_reg,
    Lat_Global_Clk_Cnt_LSB_Rd_En_reg_0,
    scndry_out_int_d1_reg_0,
    s_axi_aresetn_0,
    p_1_in,
    p_in_d1_cdc_from_reg_1,
    p_in_d1_cdc_from_reg0_0,
    core_aclk,
    SR,
    s_axi_aclk,
    s_out_re_1,
    Lat_Global_Clk_Cnt_LSB_Rd_En,
    Lat_Global_Clk_Cnt_MSB_Rd_En,
    Lat_Global_Clk_Cnt_Set_Rd_En,
    \IP2Bus_Data_reg[0] ,
    s_axi_aresetn,
    \IP2Bus_Data_reg[2] ,
    \IP2Bus_Data_reg[9] ,
    \IP2Bus_Data_reg[9]_0 ,
    Lat_Addr_3downto0_is_0xC,
    Lat_Addr_3downto0_is_0x8,
    \IP2Bus_Data_reg[8] ,
    \IP2Bus_Data_reg[2]_0 ,
    Q,
    \IP2Bus_Data_reg[2]_1 ,
    \IP2Bus_Data_reg[2]_2 ,
    \IP2Bus_Data_reg[0]_0 ,
    \IP2Bus_Data_reg[0]_1 ,
    \IP2Bus_Data_reg[0]_2 ,
    \IP2Bus_Data_reg[0]_3 ,
    \IP2Bus_Data_reg[0]_4 ,
    \IP2Bus_Data_reg[1] ,
    \IP2Bus_Data_reg[1]_0 ,
    \IP2Bus_Data_reg[3] ,
    \IP2Bus_Data_reg[3]_0 ,
    \IP2Bus_Data_reg[4] ,
    \IP2Bus_Data_reg[4]_0 ,
    \IP2Bus_Data_reg[5] ,
    \IP2Bus_Data_reg[5]_0 ,
    \IP2Bus_Data_reg[6] ,
    \IP2Bus_Data_reg[6]_0 ,
    \IP2Bus_Data_reg[7] ,
    \IP2Bus_Data_reg[7]_0 ,
    \IP2Bus_Data_reg[16] ,
    \IP2Bus_Data_reg[16]_0 ,
    \IP2Bus_Data_reg[16]_1 ,
    \IP2Bus_Data_reg[17] ,
    \IP2Bus_Data_reg[17]_0 ,
    \IP2Bus_Data_reg[17]_1 ,
    \IP2Bus_Data_reg[31] ,
    \IP2Bus_Data_reg[31]_0 ,
    \IP2Bus_Data_reg[30] ,
    \IP2Bus_Data_reg[30]_0 ,
    \IP2Bus_Data_reg[29] ,
    \IP2Bus_Data_reg[29]_0 ,
    \IP2Bus_Data_reg[28] ,
    \IP2Bus_Data_reg[28]_0 ,
    \IP2Bus_Data_reg[27] ,
    \IP2Bus_Data_reg[27]_0 ,
    \IP2Bus_Data_reg[26] ,
    \IP2Bus_Data_reg[26]_0 ,
    \IP2Bus_Data_reg[25] ,
    \IP2Bus_Data_reg[25]_0 ,
    \IP2Bus_Data_reg[24] ,
    \IP2Bus_Data_reg[24]_0 ,
    \IP2Bus_Data_reg[23] ,
    \IP2Bus_Data_reg[23]_0 ,
    \IP2Bus_Data_reg[22] ,
    \IP2Bus_Data_reg[22]_0 ,
    \IP2Bus_Data_reg[21] ,
    \IP2Bus_Data_reg[21]_0 ,
    \IP2Bus_Data_reg[20] ,
    \IP2Bus_Data_reg[20]_0 ,
    \IP2Bus_Data_reg[19] ,
    \IP2Bus_Data_reg[19]_0 ,
    \IP2Bus_Data_reg[18] ,
    \IP2Bus_Data_reg[18]_0 ,
    \IP2Bus_Data_reg[15] ,
    \IP2Bus_Data_reg[15]_0 ,
    \IP2Bus_Data_reg[14] ,
    \IP2Bus_Data_reg[14]_0 ,
    \IP2Bus_Data_reg[13] ,
    \IP2Bus_Data_reg[13]_0 ,
    \IP2Bus_Data_reg[9]_1 ,
    \IP2Bus_Data_reg[9]_2 ,
    \IP2Bus_Data_reg[10] ,
    \IP2Bus_Data_reg[10]_0 ,
    \IP2Bus_Data_reg[11] ,
    \IP2Bus_Data_reg[11]_0 ,
    \IP2Bus_Data_reg[12] ,
    \IP2Bus_Data_reg[12]_0 ,
    Lat_Sample_Interval_Rd_En);
  output p_in_d1_cdc_from_reg_0;
  output s_out_d4_reg_0;
  output s_out_d5_reg_0;
  output out;
  output Lat_Global_Clk_Cnt_LSB_Rd_En_reg;
  output Lat_Global_Clk_Cnt_LSB_Rd_En_reg_0;
  output scndry_out_int_d1_reg_0;
  output s_axi_aresetn_0;
  output [30:0]p_1_in;
  input p_in_d1_cdc_from_reg_1;
  input p_in_d1_cdc_from_reg0_0;
  input core_aclk;
  input [0:0]SR;
  input s_axi_aclk;
  input s_out_re_1;
  input Lat_Global_Clk_Cnt_LSB_Rd_En;
  input Lat_Global_Clk_Cnt_MSB_Rd_En;
  input Lat_Global_Clk_Cnt_Set_Rd_En;
  input \IP2Bus_Data_reg[0] ;
  input s_axi_aresetn;
  input \IP2Bus_Data_reg[2] ;
  input \IP2Bus_Data_reg[9] ;
  input \IP2Bus_Data_reg[9]_0 ;
  input Lat_Addr_3downto0_is_0xC;
  input Lat_Addr_3downto0_is_0x8;
  input \IP2Bus_Data_reg[8] ;
  input \IP2Bus_Data_reg[2]_0 ;
  input [2:0]Q;
  input \IP2Bus_Data_reg[2]_1 ;
  input \IP2Bus_Data_reg[2]_2 ;
  input \IP2Bus_Data_reg[0]_0 ;
  input \IP2Bus_Data_reg[0]_1 ;
  input \IP2Bus_Data_reg[0]_2 ;
  input \IP2Bus_Data_reg[0]_3 ;
  input \IP2Bus_Data_reg[0]_4 ;
  input \IP2Bus_Data_reg[1] ;
  input \IP2Bus_Data_reg[1]_0 ;
  input \IP2Bus_Data_reg[3] ;
  input \IP2Bus_Data_reg[3]_0 ;
  input \IP2Bus_Data_reg[4] ;
  input \IP2Bus_Data_reg[4]_0 ;
  input \IP2Bus_Data_reg[5] ;
  input \IP2Bus_Data_reg[5]_0 ;
  input \IP2Bus_Data_reg[6] ;
  input \IP2Bus_Data_reg[6]_0 ;
  input \IP2Bus_Data_reg[7] ;
  input \IP2Bus_Data_reg[7]_0 ;
  input \IP2Bus_Data_reg[16] ;
  input \IP2Bus_Data_reg[16]_0 ;
  input \IP2Bus_Data_reg[16]_1 ;
  input \IP2Bus_Data_reg[17] ;
  input \IP2Bus_Data_reg[17]_0 ;
  input \IP2Bus_Data_reg[17]_1 ;
  input \IP2Bus_Data_reg[31] ;
  input \IP2Bus_Data_reg[31]_0 ;
  input \IP2Bus_Data_reg[30] ;
  input \IP2Bus_Data_reg[30]_0 ;
  input \IP2Bus_Data_reg[29] ;
  input \IP2Bus_Data_reg[29]_0 ;
  input \IP2Bus_Data_reg[28] ;
  input \IP2Bus_Data_reg[28]_0 ;
  input \IP2Bus_Data_reg[27] ;
  input \IP2Bus_Data_reg[27]_0 ;
  input \IP2Bus_Data_reg[26] ;
  input \IP2Bus_Data_reg[26]_0 ;
  input \IP2Bus_Data_reg[25] ;
  input \IP2Bus_Data_reg[25]_0 ;
  input \IP2Bus_Data_reg[24] ;
  input \IP2Bus_Data_reg[24]_0 ;
  input \IP2Bus_Data_reg[23] ;
  input \IP2Bus_Data_reg[23]_0 ;
  input \IP2Bus_Data_reg[22] ;
  input \IP2Bus_Data_reg[22]_0 ;
  input \IP2Bus_Data_reg[21] ;
  input \IP2Bus_Data_reg[21]_0 ;
  input \IP2Bus_Data_reg[20] ;
  input \IP2Bus_Data_reg[20]_0 ;
  input \IP2Bus_Data_reg[19] ;
  input \IP2Bus_Data_reg[19]_0 ;
  input \IP2Bus_Data_reg[18] ;
  input \IP2Bus_Data_reg[18]_0 ;
  input \IP2Bus_Data_reg[15] ;
  input \IP2Bus_Data_reg[15]_0 ;
  input \IP2Bus_Data_reg[14] ;
  input \IP2Bus_Data_reg[14]_0 ;
  input \IP2Bus_Data_reg[13] ;
  input \IP2Bus_Data_reg[13]_0 ;
  input \IP2Bus_Data_reg[9]_1 ;
  input \IP2Bus_Data_reg[9]_2 ;
  input \IP2Bus_Data_reg[10] ;
  input \IP2Bus_Data_reg[10]_0 ;
  input \IP2Bus_Data_reg[11] ;
  input \IP2Bus_Data_reg[11]_0 ;
  input \IP2Bus_Data_reg[12] ;
  input \IP2Bus_Data_reg[12]_0 ;
  input Lat_Sample_Interval_Rd_En;

  wire \IP2Bus_Data[7]_i_4_n_0 ;
  wire \IP2Bus_Data_reg[0] ;
  wire \IP2Bus_Data_reg[0]_0 ;
  wire \IP2Bus_Data_reg[0]_1 ;
  wire \IP2Bus_Data_reg[0]_2 ;
  wire \IP2Bus_Data_reg[0]_3 ;
  wire \IP2Bus_Data_reg[0]_4 ;
  wire \IP2Bus_Data_reg[10] ;
  wire \IP2Bus_Data_reg[10]_0 ;
  wire \IP2Bus_Data_reg[11] ;
  wire \IP2Bus_Data_reg[11]_0 ;
  wire \IP2Bus_Data_reg[12] ;
  wire \IP2Bus_Data_reg[12]_0 ;
  wire \IP2Bus_Data_reg[13] ;
  wire \IP2Bus_Data_reg[13]_0 ;
  wire \IP2Bus_Data_reg[14] ;
  wire \IP2Bus_Data_reg[14]_0 ;
  wire \IP2Bus_Data_reg[15] ;
  wire \IP2Bus_Data_reg[15]_0 ;
  wire \IP2Bus_Data_reg[16] ;
  wire \IP2Bus_Data_reg[16]_0 ;
  wire \IP2Bus_Data_reg[16]_1 ;
  wire \IP2Bus_Data_reg[17] ;
  wire \IP2Bus_Data_reg[17]_0 ;
  wire \IP2Bus_Data_reg[17]_1 ;
  wire \IP2Bus_Data_reg[18] ;
  wire \IP2Bus_Data_reg[18]_0 ;
  wire \IP2Bus_Data_reg[19] ;
  wire \IP2Bus_Data_reg[19]_0 ;
  wire \IP2Bus_Data_reg[1] ;
  wire \IP2Bus_Data_reg[1]_0 ;
  wire \IP2Bus_Data_reg[20] ;
  wire \IP2Bus_Data_reg[20]_0 ;
  wire \IP2Bus_Data_reg[21] ;
  wire \IP2Bus_Data_reg[21]_0 ;
  wire \IP2Bus_Data_reg[22] ;
  wire \IP2Bus_Data_reg[22]_0 ;
  wire \IP2Bus_Data_reg[23] ;
  wire \IP2Bus_Data_reg[23]_0 ;
  wire \IP2Bus_Data_reg[24] ;
  wire \IP2Bus_Data_reg[24]_0 ;
  wire \IP2Bus_Data_reg[25] ;
  wire \IP2Bus_Data_reg[25]_0 ;
  wire \IP2Bus_Data_reg[26] ;
  wire \IP2Bus_Data_reg[26]_0 ;
  wire \IP2Bus_Data_reg[27] ;
  wire \IP2Bus_Data_reg[27]_0 ;
  wire \IP2Bus_Data_reg[28] ;
  wire \IP2Bus_Data_reg[28]_0 ;
  wire \IP2Bus_Data_reg[29] ;
  wire \IP2Bus_Data_reg[29]_0 ;
  wire \IP2Bus_Data_reg[2] ;
  wire \IP2Bus_Data_reg[2]_0 ;
  wire \IP2Bus_Data_reg[2]_1 ;
  wire \IP2Bus_Data_reg[2]_2 ;
  wire \IP2Bus_Data_reg[30] ;
  wire \IP2Bus_Data_reg[30]_0 ;
  wire \IP2Bus_Data_reg[31] ;
  wire \IP2Bus_Data_reg[31]_0 ;
  wire \IP2Bus_Data_reg[3] ;
  wire \IP2Bus_Data_reg[3]_0 ;
  wire \IP2Bus_Data_reg[4] ;
  wire \IP2Bus_Data_reg[4]_0 ;
  wire \IP2Bus_Data_reg[5] ;
  wire \IP2Bus_Data_reg[5]_0 ;
  wire \IP2Bus_Data_reg[6] ;
  wire \IP2Bus_Data_reg[6]_0 ;
  wire \IP2Bus_Data_reg[7] ;
  wire \IP2Bus_Data_reg[7]_0 ;
  wire \IP2Bus_Data_reg[8] ;
  wire \IP2Bus_Data_reg[9] ;
  wire \IP2Bus_Data_reg[9]_0 ;
  wire \IP2Bus_Data_reg[9]_1 ;
  wire \IP2Bus_Data_reg[9]_2 ;
  wire Lat_Addr_3downto0_is_0x8;
  wire Lat_Addr_3downto0_is_0xC;
  wire Lat_Global_Clk_Cnt_LSB_Rd_En;
  wire Lat_Global_Clk_Cnt_LSB_Rd_En_reg;
  wire Lat_Global_Clk_Cnt_LSB_Rd_En_reg_0;
  wire Lat_Global_Clk_Cnt_MSB_Rd_En;
  wire Lat_Global_Clk_Cnt_Set_Rd_En;
  wire Lat_Sample_Interval_Rd_En;
  wire [2:0]Q;
  wire [0:0]SR;
  wire core_aclk;
  wire [30:0]p_1_in;
  (* async_reg = "true" *) wire p_in_d1_cdc_from;
  wire p_in_d1_cdc_from_reg0_0;
  wire p_in_d1_cdc_from_reg_1;
  (* async_reg = "true" *) wire p_level_in_d1_cdc_from;
  (* async_reg = "true" *) wire p_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire p_level_out_d2;
  (* async_reg = "true" *) wire p_level_out_d3;
  (* async_reg = "true" *) wire p_level_out_d4;
  (* async_reg = "true" *) wire p_level_out_d5;
  (* async_reg = "true" *) wire p_level_out_d6;
  (* async_reg = "true" *) wire p_level_out_d7;
  (* async_reg = "true" *) wire prmry_ack_int;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire s_axi_aresetn_0;
  (* async_reg = "true" *) wire s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_bus_d2;
  (* async_reg = "true" *) wire s_level_out_bus_d3;
  (* async_reg = "true" *) wire s_level_out_bus_d4;
  (* async_reg = "true" *) wire s_level_out_bus_d5;
  (* async_reg = "true" *) wire s_level_out_bus_d6;
  (* async_reg = "true" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_d2;
  (* async_reg = "true" *) wire s_level_out_d3;
  (* async_reg = "true" *) wire s_level_out_d4;
  (* async_reg = "true" *) wire s_level_out_d5;
  (* async_reg = "true" *) wire s_level_out_d6;
  (* async_reg = "true" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_out_d2;
  (* async_reg = "true" *) wire s_out_d3;
  (* async_reg = "true" *) wire s_out_d4;
  (* async_reg = "true" *) wire s_out_d5;
  (* async_reg = "true" *) wire s_out_d6;
  (* async_reg = "true" *) wire s_out_d7;
  wire s_out_re_1;
  (* async_reg = "true" *) wire scndry_out_int_d1;
  wire scndry_out_int_d1_reg_0;

  assign out = scndry_out_int_d1;
  assign p_in_d1_cdc_from_reg_0 = p_in_d1_cdc_from;
  assign s_out_d4_reg_0 = s_out_d4;
  assign s_out_d5_reg_0 = s_out_d5;
  LUT6 #(
    .INIT(64'h00808888AAAAAAAA)) 
    \IP2Bus_Data[0]_i_1 
       (.I0(scndry_out_int_d1),
        .I1(\IP2Bus_Data_reg[0]_0 ),
        .I2(\IP2Bus_Data_reg[0]_1 ),
        .I3(\IP2Bus_Data_reg[0]_2 ),
        .I4(\IP2Bus_Data_reg[0]_3 ),
        .I5(\IP2Bus_Data_reg[0]_4 ),
        .O(p_1_in[0]));
  LUT4 #(
    .INIT(16'h08AA)) 
    \IP2Bus_Data[10]_i_1 
       (.I0(scndry_out_int_d1),
        .I1(\IP2Bus_Data_reg[0]_0 ),
        .I2(\IP2Bus_Data_reg[10] ),
        .I3(\IP2Bus_Data_reg[10]_0 ),
        .O(p_1_in[9]));
  LUT4 #(
    .INIT(16'h08AA)) 
    \IP2Bus_Data[11]_i_1 
       (.I0(scndry_out_int_d1),
        .I1(\IP2Bus_Data_reg[0]_0 ),
        .I2(\IP2Bus_Data_reg[11] ),
        .I3(\IP2Bus_Data_reg[11]_0 ),
        .O(p_1_in[10]));
  LUT4 #(
    .INIT(16'h08AA)) 
    \IP2Bus_Data[12]_i_1 
       (.I0(scndry_out_int_d1),
        .I1(\IP2Bus_Data_reg[0]_0 ),
        .I2(\IP2Bus_Data_reg[12] ),
        .I3(\IP2Bus_Data_reg[12]_0 ),
        .O(p_1_in[11]));
  LUT4 #(
    .INIT(16'h80AA)) 
    \IP2Bus_Data[13]_i_1 
       (.I0(scndry_out_int_d1),
        .I1(\IP2Bus_Data_reg[13] ),
        .I2(\IP2Bus_Data_reg[0]_0 ),
        .I3(\IP2Bus_Data_reg[13]_0 ),
        .O(p_1_in[12]));
  LUT4 #(
    .INIT(16'h80AA)) 
    \IP2Bus_Data[14]_i_1 
       (.I0(scndry_out_int_d1),
        .I1(\IP2Bus_Data_reg[14] ),
        .I2(\IP2Bus_Data_reg[0]_0 ),
        .I3(\IP2Bus_Data_reg[14]_0 ),
        .O(p_1_in[13]));
  LUT4 #(
    .INIT(16'h80AA)) 
    \IP2Bus_Data[15]_i_1 
       (.I0(scndry_out_int_d1),
        .I1(\IP2Bus_Data_reg[15] ),
        .I2(\IP2Bus_Data_reg[0]_0 ),
        .I3(\IP2Bus_Data_reg[15]_0 ),
        .O(p_1_in[14]));
  LUT6 #(
    .INIT(64'hAAAAAA8A8A8AAA8A)) 
    \IP2Bus_Data[16]_i_1 
       (.I0(scndry_out_int_d1),
        .I1(\IP2Bus_Data_reg[16] ),
        .I2(\IP2Bus_Data_reg[16]_0 ),
        .I3(\IP2Bus_Data_reg[16]_1 ),
        .I4(Lat_Global_Clk_Cnt_Set_Rd_En),
        .I5(Q[1]),
        .O(p_1_in[15]));
  LUT6 #(
    .INIT(64'hAAAAAA8A8A8AAA8A)) 
    \IP2Bus_Data[17]_i_1 
       (.I0(scndry_out_int_d1),
        .I1(\IP2Bus_Data_reg[17] ),
        .I2(\IP2Bus_Data_reg[17]_0 ),
        .I3(\IP2Bus_Data_reg[17]_1 ),
        .I4(Lat_Global_Clk_Cnt_Set_Rd_En),
        .I5(Q[2]),
        .O(p_1_in[16]));
  LUT4 #(
    .INIT(16'h80AA)) 
    \IP2Bus_Data[18]_i_1 
       (.I0(scndry_out_int_d1),
        .I1(\IP2Bus_Data_reg[18] ),
        .I2(\IP2Bus_Data_reg[0]_0 ),
        .I3(\IP2Bus_Data_reg[18]_0 ),
        .O(p_1_in[17]));
  LUT4 #(
    .INIT(16'h80AA)) 
    \IP2Bus_Data[19]_i_1 
       (.I0(scndry_out_int_d1),
        .I1(\IP2Bus_Data_reg[19] ),
        .I2(\IP2Bus_Data_reg[0]_0 ),
        .I3(\IP2Bus_Data_reg[19]_0 ),
        .O(p_1_in[18]));
  LUT6 #(
    .INIT(64'hD0DF0000FFFFFFFF)) 
    \IP2Bus_Data[1]_i_1 
       (.I0(Lat_Global_Clk_Cnt_LSB_Rd_En),
        .I1(Lat_Global_Clk_Cnt_MSB_Rd_En),
        .I2(Lat_Global_Clk_Cnt_Set_Rd_En),
        .I3(\IP2Bus_Data_reg[0] ),
        .I4(scndry_out_int_d1),
        .I5(s_axi_aresetn),
        .O(Lat_Global_Clk_Cnt_LSB_Rd_En_reg));
  LUT4 #(
    .INIT(16'h08AA)) 
    \IP2Bus_Data[1]_i_2 
       (.I0(scndry_out_int_d1),
        .I1(\IP2Bus_Data_reg[0]_0 ),
        .I2(\IP2Bus_Data_reg[1] ),
        .I3(\IP2Bus_Data_reg[1]_0 ),
        .O(p_1_in[1]));
  LUT4 #(
    .INIT(16'h80AA)) 
    \IP2Bus_Data[20]_i_1 
       (.I0(scndry_out_int_d1),
        .I1(\IP2Bus_Data_reg[20] ),
        .I2(\IP2Bus_Data_reg[0]_0 ),
        .I3(\IP2Bus_Data_reg[20]_0 ),
        .O(p_1_in[19]));
  LUT4 #(
    .INIT(16'h80AA)) 
    \IP2Bus_Data[21]_i_1 
       (.I0(scndry_out_int_d1),
        .I1(\IP2Bus_Data_reg[21] ),
        .I2(\IP2Bus_Data_reg[0]_0 ),
        .I3(\IP2Bus_Data_reg[21]_0 ),
        .O(p_1_in[20]));
  LUT4 #(
    .INIT(16'h80AA)) 
    \IP2Bus_Data[22]_i_1 
       (.I0(scndry_out_int_d1),
        .I1(\IP2Bus_Data_reg[22] ),
        .I2(\IP2Bus_Data_reg[0]_0 ),
        .I3(\IP2Bus_Data_reg[22]_0 ),
        .O(p_1_in[21]));
  LUT4 #(
    .INIT(16'h80AA)) 
    \IP2Bus_Data[23]_i_1 
       (.I0(scndry_out_int_d1),
        .I1(\IP2Bus_Data_reg[23] ),
        .I2(\IP2Bus_Data_reg[0]_0 ),
        .I3(\IP2Bus_Data_reg[23]_0 ),
        .O(p_1_in[22]));
  LUT4 #(
    .INIT(16'h80AA)) 
    \IP2Bus_Data[24]_i_1 
       (.I0(scndry_out_int_d1),
        .I1(\IP2Bus_Data_reg[24] ),
        .I2(\IP2Bus_Data_reg[0]_0 ),
        .I3(\IP2Bus_Data_reg[24]_0 ),
        .O(p_1_in[23]));
  LUT4 #(
    .INIT(16'h80AA)) 
    \IP2Bus_Data[25]_i_1 
       (.I0(scndry_out_int_d1),
        .I1(\IP2Bus_Data_reg[25] ),
        .I2(\IP2Bus_Data_reg[0]_0 ),
        .I3(\IP2Bus_Data_reg[25]_0 ),
        .O(p_1_in[24]));
  LUT4 #(
    .INIT(16'h80AA)) 
    \IP2Bus_Data[26]_i_1 
       (.I0(scndry_out_int_d1),
        .I1(\IP2Bus_Data_reg[26] ),
        .I2(\IP2Bus_Data_reg[0]_0 ),
        .I3(\IP2Bus_Data_reg[26]_0 ),
        .O(p_1_in[25]));
  LUT4 #(
    .INIT(16'h80AA)) 
    \IP2Bus_Data[27]_i_1 
       (.I0(scndry_out_int_d1),
        .I1(\IP2Bus_Data_reg[27] ),
        .I2(\IP2Bus_Data_reg[0]_0 ),
        .I3(\IP2Bus_Data_reg[27]_0 ),
        .O(p_1_in[26]));
  LUT4 #(
    .INIT(16'h80AA)) 
    \IP2Bus_Data[28]_i_1 
       (.I0(scndry_out_int_d1),
        .I1(\IP2Bus_Data_reg[28] ),
        .I2(\IP2Bus_Data_reg[0]_0 ),
        .I3(\IP2Bus_Data_reg[28]_0 ),
        .O(p_1_in[27]));
  LUT4 #(
    .INIT(16'h80AA)) 
    \IP2Bus_Data[29]_i_1 
       (.I0(scndry_out_int_d1),
        .I1(\IP2Bus_Data_reg[29] ),
        .I2(\IP2Bus_Data_reg[0]_0 ),
        .I3(\IP2Bus_Data_reg[29]_0 ),
        .O(p_1_in[28]));
  LUT6 #(
    .INIT(64'hAAAAA808AAAAAAAA)) 
    \IP2Bus_Data[2]_i_1 
       (.I0(scndry_out_int_d1),
        .I1(\IP2Bus_Data_reg[2]_0 ),
        .I2(Lat_Global_Clk_Cnt_Set_Rd_En),
        .I3(Q[0]),
        .I4(\IP2Bus_Data_reg[2]_1 ),
        .I5(\IP2Bus_Data_reg[2]_2 ),
        .O(p_1_in[2]));
  LUT4 #(
    .INIT(16'h80AA)) 
    \IP2Bus_Data[30]_i_1 
       (.I0(scndry_out_int_d1),
        .I1(\IP2Bus_Data_reg[30] ),
        .I2(\IP2Bus_Data_reg[0]_0 ),
        .I3(\IP2Bus_Data_reg[30]_0 ),
        .O(p_1_in[29]));
  LUT6 #(
    .INIT(64'h44444044FFFFFFFF)) 
    \IP2Bus_Data[31]_i_1 
       (.I0(\IP2Bus_Data_reg[9] ),
        .I1(scndry_out_int_d1),
        .I2(\IP2Bus_Data_reg[9]_0 ),
        .I3(Lat_Addr_3downto0_is_0xC),
        .I4(Lat_Addr_3downto0_is_0x8),
        .I5(s_axi_aresetn),
        .O(scndry_out_int_d1_reg_0));
  LUT4 #(
    .INIT(16'h80AA)) 
    \IP2Bus_Data[31]_i_2 
       (.I0(scndry_out_int_d1),
        .I1(\IP2Bus_Data_reg[31] ),
        .I2(\IP2Bus_Data_reg[0]_0 ),
        .I3(\IP2Bus_Data_reg[31]_0 ),
        .O(p_1_in[30]));
  LUT4 #(
    .INIT(16'h08AA)) 
    \IP2Bus_Data[3]_i_1 
       (.I0(scndry_out_int_d1),
        .I1(\IP2Bus_Data_reg[0]_0 ),
        .I2(\IP2Bus_Data_reg[3] ),
        .I3(\IP2Bus_Data_reg[3]_0 ),
        .O(p_1_in[3]));
  LUT4 #(
    .INIT(16'h08AA)) 
    \IP2Bus_Data[4]_i_1 
       (.I0(scndry_out_int_d1),
        .I1(\IP2Bus_Data_reg[0]_0 ),
        .I2(\IP2Bus_Data_reg[4] ),
        .I3(\IP2Bus_Data_reg[4]_0 ),
        .O(p_1_in[4]));
  LUT4 #(
    .INIT(16'h08AA)) 
    \IP2Bus_Data[5]_i_1 
       (.I0(scndry_out_int_d1),
        .I1(\IP2Bus_Data_reg[0]_0 ),
        .I2(\IP2Bus_Data_reg[5] ),
        .I3(\IP2Bus_Data_reg[5]_0 ),
        .O(p_1_in[5]));
  LUT4 #(
    .INIT(16'h08AA)) 
    \IP2Bus_Data[6]_i_1 
       (.I0(scndry_out_int_d1),
        .I1(\IP2Bus_Data_reg[0]_0 ),
        .I2(\IP2Bus_Data_reg[6] ),
        .I3(\IP2Bus_Data_reg[6]_0 ),
        .O(p_1_in[6]));
  LUT6 #(
    .INIT(64'hD0DF0000FFFFFFFF)) 
    \IP2Bus_Data[7]_i_1 
       (.I0(Lat_Global_Clk_Cnt_LSB_Rd_En),
        .I1(Lat_Global_Clk_Cnt_MSB_Rd_En),
        .I2(Lat_Global_Clk_Cnt_Set_Rd_En),
        .I3(\IP2Bus_Data_reg[2] ),
        .I4(\IP2Bus_Data[7]_i_4_n_0 ),
        .I5(s_axi_aresetn),
        .O(Lat_Global_Clk_Cnt_LSB_Rd_En_reg_0));
  LUT4 #(
    .INIT(16'h08AA)) 
    \IP2Bus_Data[7]_i_2 
       (.I0(scndry_out_int_d1),
        .I1(\IP2Bus_Data_reg[0]_0 ),
        .I2(\IP2Bus_Data_reg[7] ),
        .I3(\IP2Bus_Data_reg[7]_0 ),
        .O(p_1_in[7]));
  LUT5 #(
    .INIT(32'hAAAA8AAA)) 
    \IP2Bus_Data[7]_i_4 
       (.I0(scndry_out_int_d1),
        .I1(Lat_Global_Clk_Cnt_Set_Rd_En),
        .I2(Lat_Sample_Interval_Rd_En),
        .I3(Lat_Addr_3downto0_is_0xC),
        .I4(Lat_Addr_3downto0_is_0x8),
        .O(\IP2Bus_Data[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFBFBFBFFFBFFFBF)) 
    \IP2Bus_Data[8]_i_4 
       (.I0(\IP2Bus_Data_reg[8] ),
        .I1(s_axi_aresetn),
        .I2(scndry_out_int_d1),
        .I3(Lat_Global_Clk_Cnt_Set_Rd_En),
        .I4(Lat_Global_Clk_Cnt_MSB_Rd_En),
        .I5(Lat_Global_Clk_Cnt_LSB_Rd_En),
        .O(s_axi_aresetn_0));
  LUT4 #(
    .INIT(16'h08AA)) 
    \IP2Bus_Data[9]_i_1 
       (.I0(scndry_out_int_d1),
        .I1(\IP2Bus_Data_reg[0]_0 ),
        .I2(\IP2Bus_Data_reg[9]_1 ),
        .I3(\IP2Bus_Data_reg[9]_2 ),
        .O(p_1_in[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(p_level_in_d1_cdc_from));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(prmry_ack_int));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(p_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(p_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(p_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(p_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(p_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(p_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(p_level_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_d1_cdc_to));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE p_in_d1_cdc_from_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from_reg0_0),
        .Q(p_in_d1_cdc_from),
        .R(p_in_d1_cdc_from_reg_1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d1_cdc_to_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d3_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d4_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d5_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d6_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d5),
        .Q(s_out_d6),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d7_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d6),
        .Q(s_out_d7),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE scndry_out_int_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_re_1),
        .Q(scndry_out_int_d1),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_21_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_cdc_sync__parameterized0
   (out,
    rst_int_n1,
    \s_level_out_bus_d4_reg[4]_0 ,
    F1_Wr_En,
    Num_RLasts_En0,
    Metrics_Cnt_En_Int,
    empty2__0,
    Wtrans_Cnt_En0,
    Rtrans_Cnt_En0,
    Mst_Rd_Idle_Cnt_En0,
    Num_BValids_En0,
    core_aresetn,
    Ext_Trig_Metric_en,
    \wptr_reg[5] ,
    E,
    Latency_RID,
    slot_0_axi_rid,
    RID_Mask,
    Beat_fifo_Wr_en,
    p_49_in,
    Latency_WID,
    slot_0_axi_awid,
    WID_Mask,
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg ,
    slot_0_axi_arid,
    slot_0_axi_rvalid,
    slot_0_axi_rready,
    Read_Beat_Cnt_En1,
    slot_0_axi_bvalid,
    \GEN_ARSIZE_AXI4.Num_BValids_En_reg ,
    \s_level_out_bus_d4_reg[0]_0 ,
    D,
    core_aclk);
  output [5:0]out;
  output rst_int_n1;
  output \s_level_out_bus_d4_reg[4]_0 ;
  output F1_Wr_En;
  output Num_RLasts_En0;
  output Metrics_Cnt_En_Int;
  output empty2__0;
  output Wtrans_Cnt_En0;
  output Rtrans_Cnt_En0;
  output Mst_Rd_Idle_Cnt_En0;
  output Num_BValids_En0;
  input core_aresetn;
  input Ext_Trig_Metric_en;
  input \wptr_reg[5] ;
  input [0:0]E;
  input [0:0]Latency_RID;
  input [0:0]slot_0_axi_rid;
  input [0:0]RID_Mask;
  input Beat_fifo_Wr_en;
  input p_49_in;
  input [0:0]Latency_WID;
  input [0:0]slot_0_axi_awid;
  input [0:0]WID_Mask;
  input [0:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg ;
  input [0:0]slot_0_axi_arid;
  input slot_0_axi_rvalid;
  input slot_0_axi_rready;
  input Read_Beat_Cnt_En1;
  input slot_0_axi_bvalid;
  input \GEN_ARSIZE_AXI4.Num_BValids_En_reg ;
  input \s_level_out_bus_d4_reg[0]_0 ;
  input [8:0]D;
  input core_aclk;

  wire Beat_fifo_Wr_en;
  wire [8:0]D;
  wire [0:0]E;
  wire Ext_Trig_Metric_en;
  wire F1_Wr_En;
  wire \GEN_ARSIZE_AXI4.Num_BValids_En_reg ;
  wire [0:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg ;
  wire [0:0]Latency_RID;
  wire [0:0]Latency_WID;
  wire Metrics_Cnt_En_Int;
  wire Mst_Rd_Idle_Cnt_En0;
  wire Num_BValids_En0;
  wire Num_RLasts_En0;
  wire [0:0]RID_Mask;
  wire Read_Beat_Cnt_En1;
  wire Rtrans_Cnt_En0;
  wire [0:0]WID_Mask;
  wire Wtrans_Cnt_En0;
  wire core_aclk;
  wire core_aresetn;
  wire empty2__0;
  wire p_49_in;
  (* async_reg = "true" *) wire p_in_d1_cdc_from;
  (* async_reg = "true" *) wire p_level_in_d1_cdc_from;
  (* async_reg = "true" *) wire p_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire p_level_out_d2;
  (* async_reg = "true" *) wire p_level_out_d3;
  (* async_reg = "true" *) wire p_level_out_d4;
  (* async_reg = "true" *) wire p_level_out_d5;
  (* async_reg = "true" *) wire p_level_out_d6;
  (* async_reg = "true" *) wire p_level_out_d7;
  (* async_reg = "true" *) wire prmry_ack_int;
  wire rst_int_n1;
  (* async_reg = "true" *) wire [10:0]s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) wire [10:0]s_level_out_bus_d2;
  (* async_reg = "true" *) wire [10:0]s_level_out_bus_d3;
  (* async_reg = "true" *) wire [10:0]s_level_out_bus_d4;
  wire \s_level_out_bus_d4_reg[0]_0 ;
  wire \s_level_out_bus_d4_reg[4]_0 ;
  (* async_reg = "true" *) wire [10:0]s_level_out_bus_d5;
  (* async_reg = "true" *) wire [10:0]s_level_out_bus_d6;
  (* async_reg = "true" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_d2;
  (* async_reg = "true" *) wire s_level_out_d3;
  (* async_reg = "true" *) wire s_level_out_d4;
  (* async_reg = "true" *) wire s_level_out_d5;
  (* async_reg = "true" *) wire s_level_out_d6;
  (* async_reg = "true" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_out_d2;
  (* async_reg = "true" *) wire s_out_d3;
  (* async_reg = "true" *) wire s_out_d4;
  (* async_reg = "true" *) wire s_out_d5;
  (* async_reg = "true" *) wire s_out_d6;
  (* async_reg = "true" *) wire s_out_d7;
  (* async_reg = "true" *) wire scndry_out_int_d1;
  wire [0:0]slot_0_axi_arid;
  wire [0:0]slot_0_axi_awid;
  wire slot_0_axi_bvalid;
  wire [0:0]slot_0_axi_rid;
  wire slot_0_axi_rready;
  wire slot_0_axi_rvalid;
  wire \wptr_reg[5] ;

  assign out[5] = s_level_out_bus_d4[9];
  assign out[4:2] = s_level_out_bus_d4[5:3];
  assign out[1:0] = s_level_out_bus_d4[1:0];
  LUT2 #(
    .INIT(4'hE)) 
    \Count_Out_i[31]_i_1__0 
       (.I0(s_level_out_bus_d4[4]),
        .I1(s_level_out_bus_d4[3]),
        .O(\s_level_out_bus_d4_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h0000B00000000000)) 
    \GEN_ARSIZE_AXI4.Mst_Rd_Idle_Cnt_En_i_1 
       (.I0(Ext_Trig_Metric_en),
        .I1(s_level_out_bus_d4[9]),
        .I2(s_level_out_bus_d4[0]),
        .I3(slot_0_axi_rvalid),
        .I4(slot_0_axi_rready),
        .I5(Read_Beat_Cnt_En1),
        .O(Mst_Rd_Idle_Cnt_En0));
  LUT5 #(
    .INIT(32'h00008A00)) 
    \GEN_ARSIZE_AXI4.Num_BValids_En_i_1 
       (.I0(slot_0_axi_bvalid),
        .I1(Ext_Trig_Metric_en),
        .I2(s_level_out_bus_d4[9]),
        .I3(s_level_out_bus_d4[0]),
        .I4(\GEN_ARSIZE_AXI4.Num_BValids_En_reg ),
        .O(Num_BValids_En0));
  LUT6 #(
    .INIT(64'h8888888888080888)) 
    \GEN_ARSIZE_AXI4.Num_RLasts_En_i_1 
       (.I0(Metrics_Cnt_En_Int),
        .I1(E),
        .I2(s_level_out_bus_d4[5]),
        .I3(Latency_RID),
        .I4(slot_0_axi_rid),
        .I5(RID_Mask),
        .O(Num_RLasts_En0));
  LUT3 #(
    .INIT(8'hB0)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_1 
       (.I0(Ext_Trig_Metric_en),
        .I1(s_level_out_bus_d4[9]),
        .I2(s_level_out_bus_d4[0]),
        .O(Metrics_Cnt_En_Int));
  LUT6 #(
    .INIT(64'h8888800888888888)) 
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_i_1 
       (.I0(\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg ),
        .I1(Metrics_Cnt_En_Int),
        .I2(slot_0_axi_arid),
        .I3(Latency_RID),
        .I4(RID_Mask),
        .I5(s_level_out_bus_d4[5]),
        .O(Rtrans_Cnt_En0));
  LUT6 #(
    .INIT(64'h8888888888080888)) 
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_i_1 
       (.I0(p_49_in),
        .I1(Metrics_Cnt_En_Int),
        .I2(s_level_out_bus_d4[5]),
        .I3(Latency_WID),
        .I4(slot_0_axi_awid),
        .I5(WID_Mask),
        .O(Wtrans_Cnt_En0));
  LUT4 #(
    .INIT(16'h5DFF)) 
    empty_i_4
       (.I0(s_level_out_bus_d4[0]),
        .I1(s_level_out_bus_d4[9]),
        .I2(Ext_Trig_Metric_en),
        .I3(Beat_fifo_Wr_en),
        .O(empty2__0));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(p_level_in_d1_cdc_from));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(prmry_ack_int));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(scndry_out_int_d1));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(p_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(p_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(p_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(p_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(p_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(p_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(p_level_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(p_in_d1_cdc_from));
  LUT4 #(
    .INIT(16'hA200)) 
    mem_reg_0_31_0_0_i_2
       (.I0(s_level_out_bus_d4[0]),
        .I1(s_level_out_bus_d4[9]),
        .I2(Ext_Trig_Metric_en),
        .I3(\wptr_reg[5] ),
        .O(F1_Wr_En));
  LUT2 #(
    .INIT(4'h2)) 
    rst_int_n_i_1
       (.I0(core_aresetn),
        .I1(s_level_out_bus_d4[1]),
        .O(rst_int_n1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(s_level_out_bus_d1_cdc_to[0]),
        .R(\s_level_out_bus_d4_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[10] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(D[8]),
        .Q(s_level_out_bus_d1_cdc_to[10]),
        .R(\s_level_out_bus_d4_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(s_level_out_bus_d1_cdc_to[1]),
        .R(\s_level_out_bus_d4_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(D[2]),
        .Q(s_level_out_bus_d1_cdc_to[2]),
        .R(\s_level_out_bus_d4_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[3] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(D[3]),
        .Q(s_level_out_bus_d1_cdc_to[3]),
        .R(\s_level_out_bus_d4_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[4] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(D[4]),
        .Q(s_level_out_bus_d1_cdc_to[4]),
        .R(\s_level_out_bus_d4_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[5] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(D[5]),
        .Q(s_level_out_bus_d1_cdc_to[5]),
        .R(\s_level_out_bus_d4_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[6] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(D[6]),
        .Q(s_level_out_bus_d1_cdc_to[6]),
        .R(\s_level_out_bus_d4_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[7] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[7]),
        .R(\s_level_out_bus_d4_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[8] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[8]),
        .R(\s_level_out_bus_d4_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[9] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(D[7]),
        .Q(s_level_out_bus_d1_cdc_to[9]),
        .R(\s_level_out_bus_d4_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[0]),
        .Q(s_level_out_bus_d2[0]),
        .R(\s_level_out_bus_d4_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[10] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[10]),
        .Q(s_level_out_bus_d2[10]),
        .R(\s_level_out_bus_d4_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[1]),
        .Q(s_level_out_bus_d2[1]),
        .R(\s_level_out_bus_d4_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[2]),
        .Q(s_level_out_bus_d2[2]),
        .R(\s_level_out_bus_d4_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[3] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[3]),
        .Q(s_level_out_bus_d2[3]),
        .R(\s_level_out_bus_d4_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[4] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[4]),
        .Q(s_level_out_bus_d2[4]),
        .R(\s_level_out_bus_d4_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[5] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[5]),
        .Q(s_level_out_bus_d2[5]),
        .R(\s_level_out_bus_d4_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[6] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[6]),
        .Q(s_level_out_bus_d2[6]),
        .R(\s_level_out_bus_d4_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[7] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[7]),
        .Q(s_level_out_bus_d2[7]),
        .R(\s_level_out_bus_d4_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[8] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[8]),
        .Q(s_level_out_bus_d2[8]),
        .R(\s_level_out_bus_d4_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[9] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[9]),
        .Q(s_level_out_bus_d2[9]),
        .R(\s_level_out_bus_d4_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[0]),
        .Q(s_level_out_bus_d3[0]),
        .R(\s_level_out_bus_d4_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[10] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[10]),
        .Q(s_level_out_bus_d3[10]),
        .R(\s_level_out_bus_d4_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[1]),
        .Q(s_level_out_bus_d3[1]),
        .R(\s_level_out_bus_d4_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[2]),
        .Q(s_level_out_bus_d3[2]),
        .R(\s_level_out_bus_d4_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[3] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[3]),
        .Q(s_level_out_bus_d3[3]),
        .R(\s_level_out_bus_d4_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[4] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[4]),
        .Q(s_level_out_bus_d3[4]),
        .R(\s_level_out_bus_d4_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[5] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[5]),
        .Q(s_level_out_bus_d3[5]),
        .R(\s_level_out_bus_d4_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[6] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[6]),
        .Q(s_level_out_bus_d3[6]),
        .R(\s_level_out_bus_d4_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[7] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[7]),
        .Q(s_level_out_bus_d3[7]),
        .R(\s_level_out_bus_d4_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[8] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[8]),
        .Q(s_level_out_bus_d3[8]),
        .R(\s_level_out_bus_d4_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[9] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[9]),
        .Q(s_level_out_bus_d3[9]),
        .R(\s_level_out_bus_d4_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[0]),
        .Q(s_level_out_bus_d4[0]),
        .R(\s_level_out_bus_d4_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[10] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[10]),
        .Q(s_level_out_bus_d4[10]),
        .R(\s_level_out_bus_d4_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[1]),
        .Q(s_level_out_bus_d4[1]),
        .R(\s_level_out_bus_d4_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[2]),
        .Q(s_level_out_bus_d4[2]),
        .R(\s_level_out_bus_d4_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[3] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[3]),
        .Q(s_level_out_bus_d4[3]),
        .R(\s_level_out_bus_d4_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[4] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[4]),
        .Q(s_level_out_bus_d4[4]),
        .R(\s_level_out_bus_d4_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[5] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[5]),
        .Q(s_level_out_bus_d4[5]),
        .R(\s_level_out_bus_d4_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[6] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[6]),
        .Q(s_level_out_bus_d4[6]),
        .R(\s_level_out_bus_d4_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[7] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[7]),
        .Q(s_level_out_bus_d4[7]),
        .R(\s_level_out_bus_d4_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[8] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[8]),
        .Q(s_level_out_bus_d4[8]),
        .R(\s_level_out_bus_d4_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[9] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[9]),
        .Q(s_level_out_bus_d4[9]),
        .R(\s_level_out_bus_d4_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[0]),
        .Q(s_level_out_bus_d5[0]),
        .R(\s_level_out_bus_d4_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[10] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[10]),
        .Q(s_level_out_bus_d5[10]),
        .R(\s_level_out_bus_d4_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[1]),
        .Q(s_level_out_bus_d5[1]),
        .R(\s_level_out_bus_d4_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[2]),
        .Q(s_level_out_bus_d5[2]),
        .R(\s_level_out_bus_d4_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[3] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[3]),
        .Q(s_level_out_bus_d5[3]),
        .R(\s_level_out_bus_d4_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[4] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[4]),
        .Q(s_level_out_bus_d5[4]),
        .R(\s_level_out_bus_d4_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[5] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[5]),
        .Q(s_level_out_bus_d5[5]),
        .R(\s_level_out_bus_d4_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[6] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[6]),
        .Q(s_level_out_bus_d5[6]),
        .R(\s_level_out_bus_d4_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[7] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[7]),
        .Q(s_level_out_bus_d5[7]),
        .R(\s_level_out_bus_d4_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[8] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[8]),
        .Q(s_level_out_bus_d5[8]),
        .R(\s_level_out_bus_d4_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[9] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[9]),
        .Q(s_level_out_bus_d5[9]),
        .R(\s_level_out_bus_d4_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[0]),
        .Q(s_level_out_bus_d6[0]),
        .R(\s_level_out_bus_d4_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[10] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[10]),
        .Q(s_level_out_bus_d6[10]),
        .R(\s_level_out_bus_d4_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[1]),
        .Q(s_level_out_bus_d6[1]),
        .R(\s_level_out_bus_d4_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[2]),
        .Q(s_level_out_bus_d6[2]),
        .R(\s_level_out_bus_d4_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[3] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[3]),
        .Q(s_level_out_bus_d6[3]),
        .R(\s_level_out_bus_d4_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[4] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[4]),
        .Q(s_level_out_bus_d6[4]),
        .R(\s_level_out_bus_d4_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[5] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[5]),
        .Q(s_level_out_bus_d6[5]),
        .R(\s_level_out_bus_d4_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[6] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[6]),
        .Q(s_level_out_bus_d6[6]),
        .R(\s_level_out_bus_d4_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[7] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[7]),
        .Q(s_level_out_bus_d6[7]),
        .R(\s_level_out_bus_d4_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[8] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[8]),
        .Q(s_level_out_bus_d6[8]),
        .R(\s_level_out_bus_d4_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[9] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[9]),
        .Q(s_level_out_bus_d6[9]),
        .R(\s_level_out_bus_d4_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_21_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_cdc_sync__parameterized1
   (D,
    Carry_Out_reg,
    Sample_Cnt_Ld,
    Sample_Interval_Cnt_Lapse,
    out,
    \s_level_out_bus_d5_reg[0]_0 ,
    \s_level_out_bus_d1_cdc_to_reg[2]_0 ,
    core_aclk);
  output [2:0]D;
  output Carry_Out_reg;
  output Sample_Cnt_Ld;
  input Sample_Interval_Cnt_Lapse;
  input [0:0]out;
  input \s_level_out_bus_d5_reg[0]_0 ;
  input [2:0]\s_level_out_bus_d1_cdc_to_reg[2]_0 ;
  input core_aclk;

  wire Carry_Out_reg;
  wire Sample_Cnt_Ld;
  wire Sample_Interval_Cnt_Lapse;
  wire core_aclk;
  wire [0:0]out;
  (* async_reg = "true" *) wire p_in_d1_cdc_from;
  (* async_reg = "true" *) wire p_level_in_d1_cdc_from;
  (* async_reg = "true" *) wire p_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire p_level_out_d2;
  (* async_reg = "true" *) wire p_level_out_d3;
  (* async_reg = "true" *) wire p_level_out_d4;
  (* async_reg = "true" *) wire p_level_out_d5;
  (* async_reg = "true" *) wire p_level_out_d6;
  (* async_reg = "true" *) wire p_level_out_d7;
  (* async_reg = "true" *) wire prmry_ack_int;
  (* async_reg = "true" *) wire [2:0]s_level_out_bus_d1_cdc_to;
  wire [2:0]\s_level_out_bus_d1_cdc_to_reg[2]_0 ;
  (* async_reg = "true" *) wire [2:0]s_level_out_bus_d2;
  (* async_reg = "true" *) wire [2:0]s_level_out_bus_d3;
  (* async_reg = "true" *) wire [2:0]s_level_out_bus_d4;
  (* async_reg = "true" *) wire [2:0]s_level_out_bus_d5;
  wire \s_level_out_bus_d5_reg[0]_0 ;
  (* async_reg = "true" *) wire [2:0]s_level_out_bus_d6;
  (* async_reg = "true" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_d2;
  (* async_reg = "true" *) wire s_level_out_d3;
  (* async_reg = "true" *) wire s_level_out_d4;
  (* async_reg = "true" *) wire s_level_out_d5;
  (* async_reg = "true" *) wire s_level_out_d6;
  (* async_reg = "true" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_out_d2;
  (* async_reg = "true" *) wire s_out_d3;
  (* async_reg = "true" *) wire s_out_d4;
  (* async_reg = "true" *) wire s_out_d5;
  (* async_reg = "true" *) wire s_out_d6;
  (* async_reg = "true" *) wire s_out_d7;
  (* async_reg = "true" *) wire scndry_out_int_d1;

  assign D[2:0] = s_level_out_bus_d4;
  LUT4 #(
    .INIT(16'hFEEE)) 
    \Count_Out_i[31]_i_1 
       (.I0(Sample_Interval_Cnt_Lapse),
        .I1(s_level_out_bus_d4[1]),
        .I2(out),
        .I3(s_level_out_bus_d4[0]),
        .O(Carry_Out_reg));
  LUT2 #(
    .INIT(4'hE)) 
    \Count_Out_i[32]_i_2 
       (.I0(s_level_out_bus_d4[1]),
        .I1(Sample_Interval_Cnt_Lapse),
        .O(Sample_Cnt_Ld));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(p_level_in_d1_cdc_from));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(prmry_ack_int));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(scndry_out_int_d1));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(p_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(p_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(p_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(p_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(p_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(p_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(p_level_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(p_in_d1_cdc_from));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\s_level_out_bus_d1_cdc_to_reg[2]_0 [0]),
        .Q(s_level_out_bus_d1_cdc_to[0]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\s_level_out_bus_d1_cdc_to_reg[2]_0 [1]),
        .Q(s_level_out_bus_d1_cdc_to[1]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\s_level_out_bus_d1_cdc_to_reg[2]_0 [2]),
        .Q(s_level_out_bus_d1_cdc_to[2]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[0]),
        .Q(s_level_out_bus_d2[0]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[1]),
        .Q(s_level_out_bus_d2[1]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[2]),
        .Q(s_level_out_bus_d2[2]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[0]),
        .Q(s_level_out_bus_d3[0]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[1]),
        .Q(s_level_out_bus_d3[1]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[2]),
        .Q(s_level_out_bus_d3[2]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[0]),
        .Q(s_level_out_bus_d4[0]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[1]),
        .Q(s_level_out_bus_d4[1]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[2]),
        .Q(s_level_out_bus_d4[2]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[0]),
        .Q(s_level_out_bus_d5[0]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[1]),
        .Q(s_level_out_bus_d5[1]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[2]),
        .Q(s_level_out_bus_d5[2]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[0]),
        .Q(s_level_out_bus_d6[0]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[1]),
        .Q(s_level_out_bus_d6[1]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[2]),
        .Q(s_level_out_bus_d6[2]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_21_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_cdc_sync__parameterized2
   (out,
    SR,
    s_level_out_d1_cdc_to_reg_0,
    core_aclk);
  output out;
  input [0:0]SR;
  input s_level_out_d1_cdc_to_reg_0;
  input core_aclk;

  wire [0:0]SR;
  wire core_aclk;
  (* async_reg = "true" *) wire p_in_d1_cdc_from;
  (* async_reg = "true" *) wire p_level_in_d1_cdc_from;
  (* async_reg = "true" *) wire p_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire p_level_out_d2;
  (* async_reg = "true" *) wire p_level_out_d3;
  (* async_reg = "true" *) wire p_level_out_d4;
  (* async_reg = "true" *) wire p_level_out_d5;
  (* async_reg = "true" *) wire p_level_out_d6;
  (* async_reg = "true" *) wire p_level_out_d7;
  (* async_reg = "true" *) wire prmry_ack_int;
  (* async_reg = "true" *) wire s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_bus_d2;
  (* async_reg = "true" *) wire s_level_out_bus_d3;
  (* async_reg = "true" *) wire s_level_out_bus_d4;
  (* async_reg = "true" *) wire s_level_out_bus_d5;
  (* async_reg = "true" *) wire s_level_out_bus_d6;
  (* async_reg = "true" *) wire s_level_out_d1_cdc_to;
  wire s_level_out_d1_cdc_to_reg_0;
  (* async_reg = "true" *) wire s_level_out_d2;
  (* async_reg = "true" *) wire s_level_out_d3;
  (* async_reg = "true" *) wire s_level_out_d4;
  (* async_reg = "true" *) wire s_level_out_d5;
  (* async_reg = "true" *) wire s_level_out_d6;
  (* async_reg = "true" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_out_d2;
  (* async_reg = "true" *) wire s_out_d3;
  (* async_reg = "true" *) wire s_out_d4;
  (* async_reg = "true" *) wire s_out_d5;
  (* async_reg = "true" *) wire s_out_d6;
  (* async_reg = "true" *) wire s_out_d7;
  (* async_reg = "true" *) wire scndry_out_int_d1;

  assign out = s_level_out_d4;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(p_level_in_d1_cdc_from));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(prmry_ack_int));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(scndry_out_int_d1));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(p_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(p_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(p_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(p_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(p_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(p_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(p_level_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(p_in_d1_cdc_from));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_level_out_d1_cdc_to_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to_reg_0),
        .Q(s_level_out_d1_cdc_to),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_level_out_d2_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_level_out_d3_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_level_out_d4_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_level_out_d5_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_level_out_d6_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_21_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_cdc_sync__parameterized2_3
   (s_level_out_d4_reg_0,
    SR,
    out,
    core_aclk,
    \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[0] ,
    core_aresetn);
  output [0:0]s_level_out_d4_reg_0;
  input [0:0]SR;
  input out;
  input core_aclk;
  input [0:0]\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[0] ;
  input core_aresetn;

  wire [0:0]\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[0] ;
  wire [0:0]SR;
  wire core_aclk;
  wire core_aresetn;
  wire out;
  (* async_reg = "true" *) wire p_in_d1_cdc_from;
  (* async_reg = "true" *) wire p_level_in_d1_cdc_from;
  (* async_reg = "true" *) wire p_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire p_level_out_d2;
  (* async_reg = "true" *) wire p_level_out_d3;
  (* async_reg = "true" *) wire p_level_out_d4;
  (* async_reg = "true" *) wire p_level_out_d5;
  (* async_reg = "true" *) wire p_level_out_d6;
  (* async_reg = "true" *) wire p_level_out_d7;
  (* async_reg = "true" *) wire prmry_ack_int;
  (* async_reg = "true" *) wire s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_bus_d2;
  (* async_reg = "true" *) wire s_level_out_bus_d3;
  (* async_reg = "true" *) wire s_level_out_bus_d4;
  (* async_reg = "true" *) wire s_level_out_bus_d5;
  (* async_reg = "true" *) wire s_level_out_bus_d6;
  (* async_reg = "true" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_d2;
  (* async_reg = "true" *) wire s_level_out_d3;
  (* async_reg = "true" *) wire s_level_out_d4;
  wire [0:0]s_level_out_d4_reg_0;
  (* async_reg = "true" *) wire s_level_out_d5;
  (* async_reg = "true" *) wire s_level_out_d6;
  (* async_reg = "true" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_out_d2;
  (* async_reg = "true" *) wire s_out_d3;
  (* async_reg = "true" *) wire s_out_d4;
  (* async_reg = "true" *) wire s_out_d5;
  (* async_reg = "true" *) wire s_out_d6;
  (* async_reg = "true" *) wire s_out_d7;
  (* async_reg = "true" *) wire scndry_out_int_d1;

  LUT3 #(
    .INIT(8'hEF)) 
    \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0[31]_i_1 
       (.I0(s_level_out_d4),
        .I1(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[0] ),
        .I2(core_aresetn),
        .O(s_level_out_d4_reg_0));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(p_level_in_d1_cdc_from));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(prmry_ack_int));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(scndry_out_int_d1));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(p_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(p_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(p_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(p_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(p_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(p_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(p_level_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(p_in_d1_cdc_from));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_level_out_d1_cdc_to_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(out),
        .Q(s_level_out_d1_cdc_to),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_level_out_d2_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_level_out_d3_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_level_out_d4_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_level_out_d5_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_level_out_d6_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_21_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_cdc_sync__parameterized2_4
   (out,
    s_level_out_d6_reg_0,
    trigger_in,
    core_aclk);
  output out;
  input s_level_out_d6_reg_0;
  input trigger_in;
  input core_aclk;

  wire core_aclk;
  (* async_reg = "true" *) wire p_in_d1_cdc_from;
  (* async_reg = "true" *) wire p_level_in_d1_cdc_from;
  (* async_reg = "true" *) wire p_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire p_level_out_d2;
  (* async_reg = "true" *) wire p_level_out_d3;
  (* async_reg = "true" *) wire p_level_out_d4;
  (* async_reg = "true" *) wire p_level_out_d5;
  (* async_reg = "true" *) wire p_level_out_d6;
  (* async_reg = "true" *) wire p_level_out_d7;
  (* async_reg = "true" *) wire prmry_ack_int;
  (* async_reg = "true" *) wire s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_bus_d2;
  (* async_reg = "true" *) wire s_level_out_bus_d3;
  (* async_reg = "true" *) wire s_level_out_bus_d4;
  (* async_reg = "true" *) wire s_level_out_bus_d5;
  (* async_reg = "true" *) wire s_level_out_bus_d6;
  (* async_reg = "true" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_d2;
  (* async_reg = "true" *) wire s_level_out_d3;
  (* async_reg = "true" *) wire s_level_out_d4;
  (* async_reg = "true" *) wire s_level_out_d5;
  (* async_reg = "true" *) wire s_level_out_d6;
  wire s_level_out_d6_reg_0;
  (* async_reg = "true" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_out_d2;
  (* async_reg = "true" *) wire s_out_d3;
  (* async_reg = "true" *) wire s_out_d4;
  (* async_reg = "true" *) wire s_out_d5;
  (* async_reg = "true" *) wire s_out_d6;
  (* async_reg = "true" *) wire s_out_d7;
  (* async_reg = "true" *) wire scndry_out_int_d1;
  wire trigger_in;

  assign out = s_level_out_d4;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(p_level_in_d1_cdc_from));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(prmry_ack_int));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(scndry_out_int_d1));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(p_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(p_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(p_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(p_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(p_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(p_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(p_level_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(p_in_d1_cdc_from));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_level_out_d1_cdc_to_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(trigger_in),
        .Q(s_level_out_d1_cdc_to),
        .R(s_level_out_d6_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_level_out_d2_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(s_level_out_d6_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_level_out_d3_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(s_level_out_d6_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_level_out_d4_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(s_level_out_d6_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_level_out_d5_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(s_level_out_d6_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_level_out_d6_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(s_level_out_d6_reg_0));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_21_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_cdc_sync__parameterized2_5
   (out,
    s_level_out_d4_reg_0,
    s_level_out_d1_cdc_to_reg_0,
    Lat_Sample_Reg_Rd_En,
    core_aclk,
    Lat_Sample_Reg_Rd_En_d3,
    \Accum_i_reg[15] ,
    Sample_Interval_Cnt_Lapse,
    \Accum_i_reg[15]_0 ,
    core_aresetn);
  output out;
  output [0:0]s_level_out_d4_reg_0;
  input s_level_out_d1_cdc_to_reg_0;
  input Lat_Sample_Reg_Rd_En;
  input core_aclk;
  input Lat_Sample_Reg_Rd_En_d3;
  input [0:0]\Accum_i_reg[15] ;
  input Sample_Interval_Cnt_Lapse;
  input [0:0]\Accum_i_reg[15]_0 ;
  input core_aresetn;

  wire [0:0]\Accum_i_reg[15] ;
  wire [0:0]\Accum_i_reg[15]_0 ;
  wire Lat_Sample_Reg_Rd_En;
  wire Lat_Sample_Reg_Rd_En_d3;
  wire Sample_Interval_Cnt_Lapse;
  wire core_aclk;
  wire core_aresetn;
  (* async_reg = "true" *) wire p_in_d1_cdc_from;
  (* async_reg = "true" *) wire p_level_in_d1_cdc_from;
  (* async_reg = "true" *) wire p_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire p_level_out_d2;
  (* async_reg = "true" *) wire p_level_out_d3;
  (* async_reg = "true" *) wire p_level_out_d4;
  (* async_reg = "true" *) wire p_level_out_d5;
  (* async_reg = "true" *) wire p_level_out_d6;
  (* async_reg = "true" *) wire p_level_out_d7;
  (* async_reg = "true" *) wire prmry_ack_int;
  (* async_reg = "true" *) wire s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_bus_d2;
  (* async_reg = "true" *) wire s_level_out_bus_d3;
  (* async_reg = "true" *) wire s_level_out_bus_d4;
  (* async_reg = "true" *) wire s_level_out_bus_d5;
  (* async_reg = "true" *) wire s_level_out_bus_d6;
  (* async_reg = "true" *) wire s_level_out_d1_cdc_to;
  wire s_level_out_d1_cdc_to_reg_0;
  (* async_reg = "true" *) wire s_level_out_d2;
  (* async_reg = "true" *) wire s_level_out_d3;
  (* async_reg = "true" *) wire s_level_out_d4;
  wire [0:0]s_level_out_d4_reg_0;
  (* async_reg = "true" *) wire s_level_out_d5;
  (* async_reg = "true" *) wire s_level_out_d6;
  (* async_reg = "true" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_out_d2;
  (* async_reg = "true" *) wire s_out_d3;
  (* async_reg = "true" *) wire s_out_d4;
  (* async_reg = "true" *) wire s_out_d5;
  (* async_reg = "true" *) wire s_out_d6;
  (* async_reg = "true" *) wire s_out_d7;
  (* async_reg = "true" *) wire scndry_out_int_d1;

  assign out = s_level_out_d4;
  LUT6 #(
    .INIT(64'hFFFFF020FFFFFFFF)) 
    \Accum_i[31]_i_1 
       (.I0(s_level_out_d4),
        .I1(Lat_Sample_Reg_Rd_En_d3),
        .I2(\Accum_i_reg[15] ),
        .I3(Sample_Interval_Cnt_Lapse),
        .I4(\Accum_i_reg[15]_0 ),
        .I5(core_aresetn),
        .O(s_level_out_d4_reg_0));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(p_level_in_d1_cdc_from));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(prmry_ack_int));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(scndry_out_int_d1));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(p_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(p_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(p_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(p_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(p_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(p_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(p_level_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(p_in_d1_cdc_from));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_level_out_d1_cdc_to_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Lat_Sample_Reg_Rd_En),
        .Q(s_level_out_d1_cdc_to),
        .R(s_level_out_d1_cdc_to_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_level_out_d2_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(s_level_out_d1_cdc_to_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_level_out_d3_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(s_level_out_d1_cdc_to_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_level_out_d4_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(s_level_out_d1_cdc_to_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_level_out_d5_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(s_level_out_d1_cdc_to_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_level_out_d6_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(s_level_out_d1_cdc_to_reg_0));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_21_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_cdc_sync__parameterized3
   (SR,
    \WID_Mask2_CDC_reg[8] ,
    Lat_Sel_Reg_Set_Rd_En_reg,
    Lat_Global_Clk_Cnt_Set_Rd_En_reg,
    Lat_Global_Clk_Cnt_Set_Rd_En_reg_0,
    Lat_Sample_Interval_Rd_En_reg,
    Lat_Sample_Interval_Rd_En_reg_0,
    Lat_Sample_Interval_Rd_En_reg_1,
    Lat_Sample_Interval_Rd_En_reg_2,
    Lat_Sample_Interval_Rd_En_reg_3,
    Global_Clk_Cnt_En_reg,
    Global_Clk_Cnt_Reset_reg,
    \s_level_out_bus_d4_reg[9]_0 ,
    \s_level_out_bus_d4_reg[10]_0 ,
    \s_level_out_bus_d4_reg[11]_0 ,
    \s_level_out_bus_d4_reg[12]_0 ,
    \s_level_out_bus_d4_reg[13]_0 ,
    \s_level_out_bus_d4_reg[14]_0 ,
    \s_level_out_bus_d4_reg[15]_0 ,
    \s_level_out_bus_d4_reg[18]_0 ,
    \s_level_out_bus_d4_reg[19]_0 ,
    \s_level_out_bus_d4_reg[20]_0 ,
    \s_level_out_bus_d4_reg[21]_0 ,
    \s_level_out_bus_d4_reg[22]_0 ,
    \s_level_out_bus_d4_reg[23]_0 ,
    \s_level_out_bus_d4_reg[24]_0 ,
    \s_level_out_bus_d4_reg[25]_0 ,
    \s_level_out_bus_d4_reg[26]_0 ,
    \s_level_out_bus_d4_reg[27]_0 ,
    \s_level_out_bus_d4_reg[28]_0 ,
    \s_level_out_bus_d4_reg[29]_0 ,
    \s_level_out_bus_d4_reg[30]_0 ,
    \s_level_out_bus_d4_reg[31]_0 ,
    s_axi_aresetn,
    \IP2Bus_Data_reg[8] ,
    \IP2Bus_Data_reg[8]_0 ,
    \IP2Bus_Data_reg[8]_1 ,
    Lat_Sel_Reg_Set_Rd_En,
    Q,
    Lat_Global_Clk_Cnt_Set_Rd_En,
    Lat_Sample_Interval_Rd_En,
    Lat_Status_Reg_FOC_Rd_En,
    Lat_Control_Set_Rd_En,
    D,
    Lat_Status_Reg_Set_Rd_En,
    \IP2Bus_Data_reg[31] ,
    \IP2Bus_Data_reg[0] ,
    \IP2Bus_Data[7]_i_6_0 ,
    \IP2Bus_Data_reg[16] ,
    \IP2Bus_Data_reg[1] ,
    \IP2Bus_Data_reg[1]_0 ,
    \IP2Bus_Data_reg[3] ,
    \IP2Bus_Data_reg[4] ,
    Wr_Lat_Start,
    \IP2Bus_Data_reg[5] ,
    Wr_Lat_End,
    \IP2Bus_Data_reg[6] ,
    \IP2Bus_Data[6]_i_3_0 ,
    \IP2Bus_Data_reg[7] ,
    Rd_Lat_End,
    \IP2Bus_Data_reg[16]_0 ,
    \IP2Bus_Data_reg[9] ,
    \IP2Bus_Data_reg[10] ,
    \IP2Bus_Data_reg[11] ,
    \IP2Bus_Data_reg[12] ,
    \IP2Bus_Data_reg[13] ,
    \IP2Bus_Data_reg[14] ,
    \IP2Bus_Data_reg[15] ,
    \IP2Bus_Data_reg[18] ,
    \IP2Bus_Data_reg[19] ,
    \IP2Bus_Data_reg[20] ,
    \IP2Bus_Data_reg[21] ,
    \IP2Bus_Data_reg[22] ,
    \IP2Bus_Data_reg[23] ,
    \IP2Bus_Data_reg[24] ,
    \IP2Bus_Data_reg[25] ,
    \IP2Bus_Data_reg[26] ,
    \IP2Bus_Data_reg[27] ,
    \IP2Bus_Data_reg[28] ,
    \IP2Bus_Data_reg[29] ,
    \IP2Bus_Data_reg[30] ,
    \IP2Bus_Data_reg[31]_0 ,
    \IP2Bus_Data_reg[8]_2 ,
    Lat_Status_Reg_WIF_Rd_En,
    s_axi_aclk);
  output [0:0]SR;
  output \WID_Mask2_CDC_reg[8] ;
  output Lat_Sel_Reg_Set_Rd_En_reg;
  output Lat_Global_Clk_Cnt_Set_Rd_En_reg;
  output Lat_Global_Clk_Cnt_Set_Rd_En_reg_0;
  output Lat_Sample_Interval_Rd_En_reg;
  output Lat_Sample_Interval_Rd_En_reg_0;
  output Lat_Sample_Interval_Rd_En_reg_1;
  output Lat_Sample_Interval_Rd_En_reg_2;
  output Lat_Sample_Interval_Rd_En_reg_3;
  output Global_Clk_Cnt_En_reg;
  output Global_Clk_Cnt_Reset_reg;
  output \s_level_out_bus_d4_reg[9]_0 ;
  output \s_level_out_bus_d4_reg[10]_0 ;
  output \s_level_out_bus_d4_reg[11]_0 ;
  output \s_level_out_bus_d4_reg[12]_0 ;
  output \s_level_out_bus_d4_reg[13]_0 ;
  output \s_level_out_bus_d4_reg[14]_0 ;
  output \s_level_out_bus_d4_reg[15]_0 ;
  output \s_level_out_bus_d4_reg[18]_0 ;
  output \s_level_out_bus_d4_reg[19]_0 ;
  output \s_level_out_bus_d4_reg[20]_0 ;
  output \s_level_out_bus_d4_reg[21]_0 ;
  output \s_level_out_bus_d4_reg[22]_0 ;
  output \s_level_out_bus_d4_reg[23]_0 ;
  output \s_level_out_bus_d4_reg[24]_0 ;
  output \s_level_out_bus_d4_reg[25]_0 ;
  output \s_level_out_bus_d4_reg[26]_0 ;
  output \s_level_out_bus_d4_reg[27]_0 ;
  output \s_level_out_bus_d4_reg[28]_0 ;
  output \s_level_out_bus_d4_reg[29]_0 ;
  output \s_level_out_bus_d4_reg[30]_0 ;
  output \s_level_out_bus_d4_reg[31]_0 ;
  input s_axi_aresetn;
  input \IP2Bus_Data_reg[8] ;
  input \IP2Bus_Data_reg[8]_0 ;
  input \IP2Bus_Data_reg[8]_1 ;
  input Lat_Sel_Reg_Set_Rd_En;
  input [6:0]Q;
  input Lat_Global_Clk_Cnt_Set_Rd_En;
  input Lat_Sample_Interval_Rd_En;
  input Lat_Status_Reg_FOC_Rd_En;
  input Lat_Control_Set_Rd_En;
  input [4:0]D;
  input Lat_Status_Reg_Set_Rd_En;
  input [28:0]\IP2Bus_Data_reg[31] ;
  input \IP2Bus_Data_reg[0] ;
  input \IP2Bus_Data[7]_i_6_0 ;
  input \IP2Bus_Data_reg[16] ;
  input \IP2Bus_Data_reg[1] ;
  input \IP2Bus_Data_reg[1]_0 ;
  input \IP2Bus_Data_reg[3] ;
  input \IP2Bus_Data_reg[4] ;
  input Wr_Lat_Start;
  input \IP2Bus_Data_reg[5] ;
  input Wr_Lat_End;
  input \IP2Bus_Data_reg[6] ;
  input \IP2Bus_Data[6]_i_3_0 ;
  input \IP2Bus_Data_reg[7] ;
  input Rd_Lat_End;
  input \IP2Bus_Data_reg[16]_0 ;
  input \IP2Bus_Data_reg[9] ;
  input \IP2Bus_Data_reg[10] ;
  input \IP2Bus_Data_reg[11] ;
  input \IP2Bus_Data_reg[12] ;
  input \IP2Bus_Data_reg[13] ;
  input \IP2Bus_Data_reg[14] ;
  input \IP2Bus_Data_reg[15] ;
  input \IP2Bus_Data_reg[18] ;
  input \IP2Bus_Data_reg[19] ;
  input \IP2Bus_Data_reg[20] ;
  input \IP2Bus_Data_reg[21] ;
  input \IP2Bus_Data_reg[22] ;
  input \IP2Bus_Data_reg[23] ;
  input \IP2Bus_Data_reg[24] ;
  input \IP2Bus_Data_reg[25] ;
  input \IP2Bus_Data_reg[26] ;
  input \IP2Bus_Data_reg[27] ;
  input \IP2Bus_Data_reg[28] ;
  input \IP2Bus_Data_reg[29] ;
  input \IP2Bus_Data_reg[30] ;
  input \IP2Bus_Data_reg[31]_0 ;
  input \IP2Bus_Data_reg[8]_2 ;
  input Lat_Status_Reg_WIF_Rd_En;
  input s_axi_aclk;

  wire [4:0]D;
  wire Global_Clk_Cnt_En_reg;
  wire Global_Clk_Cnt_Reset_reg;
  wire \IP2Bus_Data[0]_i_8_n_0 ;
  wire \IP2Bus_Data[1]_i_9_n_0 ;
  wire \IP2Bus_Data[2]_i_5_n_0 ;
  wire \IP2Bus_Data[3]_i_7_n_0 ;
  wire \IP2Bus_Data[4]_i_7_n_0 ;
  wire \IP2Bus_Data[5]_i_7_n_0 ;
  wire \IP2Bus_Data[6]_i_3_0 ;
  wire \IP2Bus_Data[6]_i_7_n_0 ;
  wire \IP2Bus_Data[7]_i_10_n_0 ;
  wire \IP2Bus_Data[7]_i_6_0 ;
  wire \IP2Bus_Data[8]_i_3_n_0 ;
  wire \IP2Bus_Data_reg[0] ;
  wire \IP2Bus_Data_reg[10] ;
  wire \IP2Bus_Data_reg[11] ;
  wire \IP2Bus_Data_reg[12] ;
  wire \IP2Bus_Data_reg[13] ;
  wire \IP2Bus_Data_reg[14] ;
  wire \IP2Bus_Data_reg[15] ;
  wire \IP2Bus_Data_reg[16] ;
  wire \IP2Bus_Data_reg[16]_0 ;
  wire \IP2Bus_Data_reg[18] ;
  wire \IP2Bus_Data_reg[19] ;
  wire \IP2Bus_Data_reg[1] ;
  wire \IP2Bus_Data_reg[1]_0 ;
  wire \IP2Bus_Data_reg[20] ;
  wire \IP2Bus_Data_reg[21] ;
  wire \IP2Bus_Data_reg[22] ;
  wire \IP2Bus_Data_reg[23] ;
  wire \IP2Bus_Data_reg[24] ;
  wire \IP2Bus_Data_reg[25] ;
  wire \IP2Bus_Data_reg[26] ;
  wire \IP2Bus_Data_reg[27] ;
  wire \IP2Bus_Data_reg[28] ;
  wire \IP2Bus_Data_reg[29] ;
  wire \IP2Bus_Data_reg[30] ;
  wire [28:0]\IP2Bus_Data_reg[31] ;
  wire \IP2Bus_Data_reg[31]_0 ;
  wire \IP2Bus_Data_reg[3] ;
  wire \IP2Bus_Data_reg[4] ;
  wire \IP2Bus_Data_reg[5] ;
  wire \IP2Bus_Data_reg[6] ;
  wire \IP2Bus_Data_reg[7] ;
  wire \IP2Bus_Data_reg[8] ;
  wire \IP2Bus_Data_reg[8]_0 ;
  wire \IP2Bus_Data_reg[8]_1 ;
  wire \IP2Bus_Data_reg[8]_2 ;
  wire \IP2Bus_Data_reg[9] ;
  wire Lat_Control_Set_Rd_En;
  wire Lat_Global_Clk_Cnt_Set_Rd_En;
  wire Lat_Global_Clk_Cnt_Set_Rd_En_reg;
  wire Lat_Global_Clk_Cnt_Set_Rd_En_reg_0;
  wire Lat_Sample_Interval_Rd_En;
  wire Lat_Sample_Interval_Rd_En_reg;
  wire Lat_Sample_Interval_Rd_En_reg_0;
  wire Lat_Sample_Interval_Rd_En_reg_1;
  wire Lat_Sample_Interval_Rd_En_reg_2;
  wire Lat_Sample_Interval_Rd_En_reg_3;
  wire Lat_Sel_Reg_Set_Rd_En;
  wire Lat_Sel_Reg_Set_Rd_En_reg;
  wire Lat_Status_Reg_FOC_Rd_En;
  wire Lat_Status_Reg_Set_Rd_En;
  wire Lat_Status_Reg_WIF_Rd_En;
  wire [6:0]Q;
  wire Rd_Lat_End;
  wire [0:0]SR;
  wire \WID_Mask2_CDC_reg[8] ;
  wire Wr_Lat_End;
  wire Wr_Lat_Start;
  (* async_reg = "true" *) wire p_in_d1_cdc_from;
  (* async_reg = "true" *) wire p_level_in_d1_cdc_from;
  (* async_reg = "true" *) wire p_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire p_level_out_d2;
  (* async_reg = "true" *) wire p_level_out_d3;
  (* async_reg = "true" *) wire p_level_out_d4;
  (* async_reg = "true" *) wire p_level_out_d5;
  (* async_reg = "true" *) wire p_level_out_d6;
  (* async_reg = "true" *) wire p_level_out_d7;
  (* async_reg = "true" *) wire prmry_ack_int;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  (* async_reg = "true" *) wire [31:0]s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) wire [31:0]s_level_out_bus_d4;
  wire \s_level_out_bus_d4_reg[10]_0 ;
  wire \s_level_out_bus_d4_reg[11]_0 ;
  wire \s_level_out_bus_d4_reg[12]_0 ;
  wire \s_level_out_bus_d4_reg[13]_0 ;
  wire \s_level_out_bus_d4_reg[14]_0 ;
  wire \s_level_out_bus_d4_reg[15]_0 ;
  wire \s_level_out_bus_d4_reg[18]_0 ;
  wire \s_level_out_bus_d4_reg[19]_0 ;
  wire \s_level_out_bus_d4_reg[20]_0 ;
  wire \s_level_out_bus_d4_reg[21]_0 ;
  wire \s_level_out_bus_d4_reg[22]_0 ;
  wire \s_level_out_bus_d4_reg[23]_0 ;
  wire \s_level_out_bus_d4_reg[24]_0 ;
  wire \s_level_out_bus_d4_reg[25]_0 ;
  wire \s_level_out_bus_d4_reg[26]_0 ;
  wire \s_level_out_bus_d4_reg[27]_0 ;
  wire \s_level_out_bus_d4_reg[28]_0 ;
  wire \s_level_out_bus_d4_reg[29]_0 ;
  wire \s_level_out_bus_d4_reg[30]_0 ;
  wire \s_level_out_bus_d4_reg[31]_0 ;
  wire \s_level_out_bus_d4_reg[9]_0 ;
  (* async_reg = "true" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_d2;
  (* async_reg = "true" *) wire s_level_out_d3;
  (* async_reg = "true" *) wire s_level_out_d4;
  (* async_reg = "true" *) wire s_level_out_d5;
  (* async_reg = "true" *) wire s_level_out_d6;
  (* async_reg = "true" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_out_d2;
  (* async_reg = "true" *) wire s_out_d3;
  (* async_reg = "true" *) wire s_out_d4;
  (* async_reg = "true" *) wire s_out_d5;
  (* async_reg = "true" *) wire s_out_d6;
  (* async_reg = "true" *) wire s_out_d7;
  (* async_reg = "true" *) wire scndry_out_int_d1;

  LUT5 #(
    .INIT(32'h0C3F2E2E)) 
    \IP2Bus_Data[0]_i_5 
       (.I0(\IP2Bus_Data[0]_i_8_n_0 ),
        .I1(Lat_Global_Clk_Cnt_Set_Rd_En),
        .I2(\IP2Bus_Data_reg[31] [0]),
        .I3(\IP2Bus_Data_reg[0] ),
        .I4(Lat_Sample_Interval_Rd_En),
        .O(Lat_Global_Clk_Cnt_Set_Rd_En_reg));
  LUT6 #(
    .INIT(64'h0DDD0DDD00000DDD)) 
    \IP2Bus_Data[0]_i_8 
       (.I0(s_level_out_bus_d4[0]),
        .I1(\IP2Bus_Data[7]_i_6_0 ),
        .I2(Lat_Sel_Reg_Set_Rd_En),
        .I3(Q[0]),
        .I4(D[0]),
        .I5(\IP2Bus_Data_reg[16] ),
        .O(\IP2Bus_Data[0]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h000DDD0D)) 
    \IP2Bus_Data[10]_i_3 
       (.I0(s_level_out_bus_d4[10]),
        .I1(\IP2Bus_Data_reg[16]_0 ),
        .I2(\IP2Bus_Data_reg[10] ),
        .I3(Lat_Global_Clk_Cnt_Set_Rd_En),
        .I4(\IP2Bus_Data_reg[31] [9]),
        .O(\s_level_out_bus_d4_reg[10]_0 ));
  LUT5 #(
    .INIT(32'h000DDD0D)) 
    \IP2Bus_Data[11]_i_3 
       (.I0(s_level_out_bus_d4[11]),
        .I1(\IP2Bus_Data_reg[16]_0 ),
        .I2(\IP2Bus_Data_reg[11] ),
        .I3(Lat_Global_Clk_Cnt_Set_Rd_En),
        .I4(\IP2Bus_Data_reg[31] [10]),
        .O(\s_level_out_bus_d4_reg[11]_0 ));
  LUT5 #(
    .INIT(32'h000DDD0D)) 
    \IP2Bus_Data[12]_i_3 
       (.I0(s_level_out_bus_d4[12]),
        .I1(\IP2Bus_Data_reg[16]_0 ),
        .I2(\IP2Bus_Data_reg[12] ),
        .I3(Lat_Global_Clk_Cnt_Set_Rd_En),
        .I4(\IP2Bus_Data_reg[31] [11]),
        .O(\s_level_out_bus_d4_reg[12]_0 ));
  LUT5 #(
    .INIT(32'h000DDD0D)) 
    \IP2Bus_Data[13]_i_3 
       (.I0(s_level_out_bus_d4[13]),
        .I1(\IP2Bus_Data_reg[16]_0 ),
        .I2(\IP2Bus_Data_reg[13] ),
        .I3(Lat_Global_Clk_Cnt_Set_Rd_En),
        .I4(\IP2Bus_Data_reg[31] [12]),
        .O(\s_level_out_bus_d4_reg[13]_0 ));
  LUT5 #(
    .INIT(32'h000DDD0D)) 
    \IP2Bus_Data[14]_i_3 
       (.I0(s_level_out_bus_d4[14]),
        .I1(\IP2Bus_Data_reg[16]_0 ),
        .I2(\IP2Bus_Data_reg[14] ),
        .I3(Lat_Global_Clk_Cnt_Set_Rd_En),
        .I4(\IP2Bus_Data_reg[31] [13]),
        .O(\s_level_out_bus_d4_reg[14]_0 ));
  LUT5 #(
    .INIT(32'h000DDD0D)) 
    \IP2Bus_Data[15]_i_3 
       (.I0(s_level_out_bus_d4[15]),
        .I1(\IP2Bus_Data_reg[16]_0 ),
        .I2(\IP2Bus_Data_reg[15] ),
        .I3(Lat_Global_Clk_Cnt_Set_Rd_En),
        .I4(\IP2Bus_Data_reg[31] [14]),
        .O(\s_level_out_bus_d4_reg[15]_0 ));
  LUT6 #(
    .INIT(64'hFFFD0000FFFDFFFD)) 
    \IP2Bus_Data[16]_i_3 
       (.I0(D[1]),
        .I1(Lat_Global_Clk_Cnt_Set_Rd_En),
        .I2(Lat_Sample_Interval_Rd_En),
        .I3(\IP2Bus_Data_reg[16] ),
        .I4(\IP2Bus_Data_reg[16]_0 ),
        .I5(s_level_out_bus_d4[16]),
        .O(Global_Clk_Cnt_En_reg));
  LUT6 #(
    .INIT(64'hFFFD0000FFFDFFFD)) 
    \IP2Bus_Data[17]_i_3 
       (.I0(D[2]),
        .I1(Lat_Global_Clk_Cnt_Set_Rd_En),
        .I2(Lat_Sample_Interval_Rd_En),
        .I3(\IP2Bus_Data_reg[16] ),
        .I4(\IP2Bus_Data_reg[16]_0 ),
        .I5(s_level_out_bus_d4[17]),
        .O(Global_Clk_Cnt_Reset_reg));
  LUT5 #(
    .INIT(32'h000DDD0D)) 
    \IP2Bus_Data[18]_i_3 
       (.I0(s_level_out_bus_d4[18]),
        .I1(\IP2Bus_Data_reg[16]_0 ),
        .I2(\IP2Bus_Data_reg[18] ),
        .I3(Lat_Global_Clk_Cnt_Set_Rd_En),
        .I4(\IP2Bus_Data_reg[31] [15]),
        .O(\s_level_out_bus_d4_reg[18]_0 ));
  LUT5 #(
    .INIT(32'h000DDD0D)) 
    \IP2Bus_Data[19]_i_3 
       (.I0(s_level_out_bus_d4[19]),
        .I1(\IP2Bus_Data_reg[16]_0 ),
        .I2(\IP2Bus_Data_reg[19] ),
        .I3(Lat_Global_Clk_Cnt_Set_Rd_En),
        .I4(\IP2Bus_Data_reg[31] [16]),
        .O(\s_level_out_bus_d4_reg[19]_0 ));
  LUT6 #(
    .INIT(64'h00F00FFF02F202F2)) 
    \IP2Bus_Data[1]_i_5 
       (.I0(\IP2Bus_Data[1]_i_9_n_0 ),
        .I1(\IP2Bus_Data_reg[1] ),
        .I2(Lat_Global_Clk_Cnt_Set_Rd_En),
        .I3(\IP2Bus_Data_reg[31] [1]),
        .I4(\IP2Bus_Data_reg[1]_0 ),
        .I5(Lat_Sample_Interval_Rd_En),
        .O(Lat_Global_Clk_Cnt_Set_Rd_En_reg_0));
  LUT5 #(
    .INIT(32'hFF47FFFF)) 
    \IP2Bus_Data[1]_i_9 
       (.I0(s_level_out_bus_d4[1]),
        .I1(Lat_Status_Reg_FOC_Rd_En),
        .I2(Lat_Status_Reg_WIF_Rd_En),
        .I3(Lat_Sel_Reg_Set_Rd_En),
        .I4(Lat_Status_Reg_Set_Rd_En),
        .O(\IP2Bus_Data[1]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h000DDD0D)) 
    \IP2Bus_Data[20]_i_3 
       (.I0(s_level_out_bus_d4[20]),
        .I1(\IP2Bus_Data_reg[16]_0 ),
        .I2(\IP2Bus_Data_reg[20] ),
        .I3(Lat_Global_Clk_Cnt_Set_Rd_En),
        .I4(\IP2Bus_Data_reg[31] [17]),
        .O(\s_level_out_bus_d4_reg[20]_0 ));
  LUT5 #(
    .INIT(32'h000DDD0D)) 
    \IP2Bus_Data[21]_i_3 
       (.I0(s_level_out_bus_d4[21]),
        .I1(\IP2Bus_Data_reg[16]_0 ),
        .I2(\IP2Bus_Data_reg[21] ),
        .I3(Lat_Global_Clk_Cnt_Set_Rd_En),
        .I4(\IP2Bus_Data_reg[31] [18]),
        .O(\s_level_out_bus_d4_reg[21]_0 ));
  LUT5 #(
    .INIT(32'h000DDD0D)) 
    \IP2Bus_Data[22]_i_3 
       (.I0(s_level_out_bus_d4[22]),
        .I1(\IP2Bus_Data_reg[16]_0 ),
        .I2(\IP2Bus_Data_reg[22] ),
        .I3(Lat_Global_Clk_Cnt_Set_Rd_En),
        .I4(\IP2Bus_Data_reg[31] [19]),
        .O(\s_level_out_bus_d4_reg[22]_0 ));
  LUT5 #(
    .INIT(32'h000DDD0D)) 
    \IP2Bus_Data[23]_i_3 
       (.I0(s_level_out_bus_d4[23]),
        .I1(\IP2Bus_Data_reg[16]_0 ),
        .I2(\IP2Bus_Data_reg[23] ),
        .I3(Lat_Global_Clk_Cnt_Set_Rd_En),
        .I4(\IP2Bus_Data_reg[31] [20]),
        .O(\s_level_out_bus_d4_reg[23]_0 ));
  LUT5 #(
    .INIT(32'h000DDD0D)) 
    \IP2Bus_Data[24]_i_3 
       (.I0(s_level_out_bus_d4[24]),
        .I1(\IP2Bus_Data_reg[16]_0 ),
        .I2(\IP2Bus_Data_reg[24] ),
        .I3(Lat_Global_Clk_Cnt_Set_Rd_En),
        .I4(\IP2Bus_Data_reg[31] [21]),
        .O(\s_level_out_bus_d4_reg[24]_0 ));
  LUT5 #(
    .INIT(32'h000DDD0D)) 
    \IP2Bus_Data[25]_i_3 
       (.I0(s_level_out_bus_d4[25]),
        .I1(\IP2Bus_Data_reg[16]_0 ),
        .I2(\IP2Bus_Data_reg[25] ),
        .I3(Lat_Global_Clk_Cnt_Set_Rd_En),
        .I4(\IP2Bus_Data_reg[31] [22]),
        .O(\s_level_out_bus_d4_reg[25]_0 ));
  LUT5 #(
    .INIT(32'h000DDD0D)) 
    \IP2Bus_Data[26]_i_3 
       (.I0(s_level_out_bus_d4[26]),
        .I1(\IP2Bus_Data_reg[16]_0 ),
        .I2(\IP2Bus_Data_reg[26] ),
        .I3(Lat_Global_Clk_Cnt_Set_Rd_En),
        .I4(\IP2Bus_Data_reg[31] [23]),
        .O(\s_level_out_bus_d4_reg[26]_0 ));
  LUT5 #(
    .INIT(32'h000DDD0D)) 
    \IP2Bus_Data[27]_i_3 
       (.I0(s_level_out_bus_d4[27]),
        .I1(\IP2Bus_Data_reg[16]_0 ),
        .I2(\IP2Bus_Data_reg[27] ),
        .I3(Lat_Global_Clk_Cnt_Set_Rd_En),
        .I4(\IP2Bus_Data_reg[31] [24]),
        .O(\s_level_out_bus_d4_reg[27]_0 ));
  LUT5 #(
    .INIT(32'h000DDD0D)) 
    \IP2Bus_Data[28]_i_3 
       (.I0(s_level_out_bus_d4[28]),
        .I1(\IP2Bus_Data_reg[16]_0 ),
        .I2(\IP2Bus_Data_reg[28] ),
        .I3(Lat_Global_Clk_Cnt_Set_Rd_En),
        .I4(\IP2Bus_Data_reg[31] [25]),
        .O(\s_level_out_bus_d4_reg[28]_0 ));
  LUT5 #(
    .INIT(32'h000DDD0D)) 
    \IP2Bus_Data[29]_i_3 
       (.I0(s_level_out_bus_d4[29]),
        .I1(\IP2Bus_Data_reg[16]_0 ),
        .I2(\IP2Bus_Data_reg[29] ),
        .I3(Lat_Global_Clk_Cnt_Set_Rd_En),
        .I4(\IP2Bus_Data_reg[31] [26]),
        .O(\s_level_out_bus_d4_reg[29]_0 ));
  LUT5 #(
    .INIT(32'h000000EA)) 
    \IP2Bus_Data[2]_i_3 
       (.I0(\IP2Bus_Data[2]_i_5_n_0 ),
        .I1(Lat_Sel_Reg_Set_Rd_En),
        .I2(Q[1]),
        .I3(Lat_Global_Clk_Cnt_Set_Rd_En),
        .I4(Lat_Sample_Interval_Rd_En),
        .O(Lat_Sel_Reg_Set_Rd_En_reg));
  LUT6 #(
    .INIT(64'h000088880000F000)) 
    \IP2Bus_Data[2]_i_5 
       (.I0(Lat_Status_Reg_FOC_Rd_En),
        .I1(s_level_out_bus_d4[2]),
        .I2(Lat_Control_Set_Rd_En),
        .I3(D[4]),
        .I4(Lat_Sel_Reg_Set_Rd_En),
        .I5(Lat_Status_Reg_Set_Rd_En),
        .O(\IP2Bus_Data[2]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h000DDD0D)) 
    \IP2Bus_Data[30]_i_3 
       (.I0(s_level_out_bus_d4[30]),
        .I1(\IP2Bus_Data_reg[16]_0 ),
        .I2(\IP2Bus_Data_reg[30] ),
        .I3(Lat_Global_Clk_Cnt_Set_Rd_En),
        .I4(\IP2Bus_Data_reg[31] [27]),
        .O(\s_level_out_bus_d4_reg[30]_0 ));
  LUT5 #(
    .INIT(32'h000DDD0D)) 
    \IP2Bus_Data[31]_i_7 
       (.I0(s_level_out_bus_d4[31]),
        .I1(\IP2Bus_Data_reg[16]_0 ),
        .I2(\IP2Bus_Data_reg[31]_0 ),
        .I3(Lat_Global_Clk_Cnt_Set_Rd_En),
        .I4(\IP2Bus_Data_reg[31] [28]),
        .O(\s_level_out_bus_d4_reg[31]_0 ));
  LUT5 #(
    .INIT(32'h000EFF0E)) 
    \IP2Bus_Data[3]_i_3 
       (.I0(\IP2Bus_Data[3]_i_7_n_0 ),
        .I1(Lat_Sample_Interval_Rd_En),
        .I2(\IP2Bus_Data_reg[3] ),
        .I3(Lat_Global_Clk_Cnt_Set_Rd_En),
        .I4(\IP2Bus_Data_reg[31] [2]),
        .O(Lat_Sample_Interval_Rd_En_reg));
  LUT6 #(
    .INIT(64'h0000DD0DDD0DDD0D)) 
    \IP2Bus_Data[3]_i_7 
       (.I0(D[3]),
        .I1(\IP2Bus_Data_reg[16] ),
        .I2(s_level_out_bus_d4[3]),
        .I3(\IP2Bus_Data[7]_i_6_0 ),
        .I4(Lat_Sel_Reg_Set_Rd_En),
        .I5(Q[2]),
        .O(\IP2Bus_Data[3]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h000EFF0E)) 
    \IP2Bus_Data[4]_i_3 
       (.I0(\IP2Bus_Data[4]_i_7_n_0 ),
        .I1(Lat_Sample_Interval_Rd_En),
        .I2(\IP2Bus_Data_reg[4] ),
        .I3(Lat_Global_Clk_Cnt_Set_Rd_En),
        .I4(\IP2Bus_Data_reg[31] [3]),
        .O(Lat_Sample_Interval_Rd_En_reg_0));
  LUT6 #(
    .INIT(64'h0000DD0DDD0DDD0D)) 
    \IP2Bus_Data[4]_i_7 
       (.I0(Wr_Lat_Start),
        .I1(\IP2Bus_Data_reg[16] ),
        .I2(s_level_out_bus_d4[4]),
        .I3(\IP2Bus_Data[7]_i_6_0 ),
        .I4(Lat_Sel_Reg_Set_Rd_En),
        .I5(Q[3]),
        .O(\IP2Bus_Data[4]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h000EFF0E)) 
    \IP2Bus_Data[5]_i_3 
       (.I0(\IP2Bus_Data[5]_i_7_n_0 ),
        .I1(Lat_Sample_Interval_Rd_En),
        .I2(\IP2Bus_Data_reg[5] ),
        .I3(Lat_Global_Clk_Cnt_Set_Rd_En),
        .I4(\IP2Bus_Data_reg[31] [4]),
        .O(Lat_Sample_Interval_Rd_En_reg_1));
  LUT6 #(
    .INIT(64'h0DDD0DDD00000DDD)) 
    \IP2Bus_Data[5]_i_7 
       (.I0(s_level_out_bus_d4[5]),
        .I1(\IP2Bus_Data[7]_i_6_0 ),
        .I2(Lat_Sel_Reg_Set_Rd_En),
        .I3(Q[4]),
        .I4(Wr_Lat_End),
        .I5(\IP2Bus_Data_reg[16] ),
        .O(\IP2Bus_Data[5]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h000EFF0E)) 
    \IP2Bus_Data[6]_i_3 
       (.I0(\IP2Bus_Data[6]_i_7_n_0 ),
        .I1(Lat_Sample_Interval_Rd_En),
        .I2(\IP2Bus_Data_reg[6] ),
        .I3(Lat_Global_Clk_Cnt_Set_Rd_En),
        .I4(\IP2Bus_Data_reg[31] [5]),
        .O(Lat_Sample_Interval_Rd_En_reg_2));
  LUT6 #(
    .INIT(64'h0000DD0DDD0DDD0D)) 
    \IP2Bus_Data[6]_i_7 
       (.I0(\IP2Bus_Data[6]_i_3_0 ),
        .I1(\IP2Bus_Data_reg[16] ),
        .I2(s_level_out_bus_d4[6]),
        .I3(\IP2Bus_Data[7]_i_6_0 ),
        .I4(Lat_Sel_Reg_Set_Rd_En),
        .I5(Q[5]),
        .O(\IP2Bus_Data[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0DDD0DDD00000DDD)) 
    \IP2Bus_Data[7]_i_10 
       (.I0(s_level_out_bus_d4[7]),
        .I1(\IP2Bus_Data[7]_i_6_0 ),
        .I2(Lat_Sel_Reg_Set_Rd_En),
        .I3(Q[6]),
        .I4(Rd_Lat_End),
        .I5(\IP2Bus_Data_reg[16] ),
        .O(\IP2Bus_Data[7]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h000EFF0E)) 
    \IP2Bus_Data[7]_i_6 
       (.I0(\IP2Bus_Data[7]_i_10_n_0 ),
        .I1(Lat_Sample_Interval_Rd_En),
        .I2(\IP2Bus_Data_reg[7] ),
        .I3(Lat_Global_Clk_Cnt_Set_Rd_En),
        .I4(\IP2Bus_Data_reg[31] [6]),
        .O(Lat_Sample_Interval_Rd_En_reg_3));
  LUT4 #(
    .INIT(16'h00F8)) 
    \IP2Bus_Data[8]_i_1 
       (.I0(\IP2Bus_Data_reg[8] ),
        .I1(\IP2Bus_Data_reg[8]_0 ),
        .I2(\IP2Bus_Data[8]_i_3_n_0 ),
        .I3(\IP2Bus_Data_reg[8]_1 ),
        .O(\WID_Mask2_CDC_reg[8] ));
  LUT5 #(
    .INIT(32'hFFF444F4)) 
    \IP2Bus_Data[8]_i_3 
       (.I0(\IP2Bus_Data_reg[16]_0 ),
        .I1(s_level_out_bus_d4[8]),
        .I2(\IP2Bus_Data_reg[8]_2 ),
        .I3(Lat_Global_Clk_Cnt_Set_Rd_En),
        .I4(\IP2Bus_Data_reg[31] [7]),
        .O(\IP2Bus_Data[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000DDD0D)) 
    \IP2Bus_Data[9]_i_3 
       (.I0(s_level_out_bus_d4[9]),
        .I1(\IP2Bus_Data_reg[16]_0 ),
        .I2(\IP2Bus_Data_reg[9] ),
        .I3(Lat_Global_Clk_Cnt_Set_Rd_En),
        .I4(\IP2Bus_Data_reg[31] [8]),
        .O(\s_level_out_bus_d4_reg[9]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    bvalid_i_1
       (.I0(s_axi_aresetn),
        .O(SR));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(p_level_in_d1_cdc_from));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(prmry_ack_int));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(scndry_out_int_d1));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(p_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(p_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(p_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(p_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(p_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(p_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(p_level_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(p_in_d1_cdc_from));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[10]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[11]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[12]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[13]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[14]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[15]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[16] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[16]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[17] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[17]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[18] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[18]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[19] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[19]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[20] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[20]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[21] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[21]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[22] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[22]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[23] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[23]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[24] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[24]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[25] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[25]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[26] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[26]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[27] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[27]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[28] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[28]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[29] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[29]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[30] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[30]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[31]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[7]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[8]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[9]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[0]),
        .Q(s_level_out_bus_d2[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[10]),
        .Q(s_level_out_bus_d2[10]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[11]),
        .Q(s_level_out_bus_d2[11]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[12]),
        .Q(s_level_out_bus_d2[12]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[13]),
        .Q(s_level_out_bus_d2[13]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[14]),
        .Q(s_level_out_bus_d2[14]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[15]),
        .Q(s_level_out_bus_d2[15]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[16] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[16]),
        .Q(s_level_out_bus_d2[16]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[17] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[17]),
        .Q(s_level_out_bus_d2[17]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[18] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[18]),
        .Q(s_level_out_bus_d2[18]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[19] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[19]),
        .Q(s_level_out_bus_d2[19]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[1]),
        .Q(s_level_out_bus_d2[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[20] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[20]),
        .Q(s_level_out_bus_d2[20]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[21] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[21]),
        .Q(s_level_out_bus_d2[21]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[22] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[22]),
        .Q(s_level_out_bus_d2[22]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[23] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[23]),
        .Q(s_level_out_bus_d2[23]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[24] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[24]),
        .Q(s_level_out_bus_d2[24]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[25] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[25]),
        .Q(s_level_out_bus_d2[25]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[26] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[26]),
        .Q(s_level_out_bus_d2[26]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[27] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[27]),
        .Q(s_level_out_bus_d2[27]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[28] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[28]),
        .Q(s_level_out_bus_d2[28]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[29] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[29]),
        .Q(s_level_out_bus_d2[29]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[2]),
        .Q(s_level_out_bus_d2[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[30] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[30]),
        .Q(s_level_out_bus_d2[30]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[31]),
        .Q(s_level_out_bus_d2[31]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[3]),
        .Q(s_level_out_bus_d2[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[4]),
        .Q(s_level_out_bus_d2[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[5]),
        .Q(s_level_out_bus_d2[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[6]),
        .Q(s_level_out_bus_d2[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[7]),
        .Q(s_level_out_bus_d2[7]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[8]),
        .Q(s_level_out_bus_d2[8]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[9]),
        .Q(s_level_out_bus_d2[9]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[0]),
        .Q(s_level_out_bus_d3[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[10]),
        .Q(s_level_out_bus_d3[10]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[11]),
        .Q(s_level_out_bus_d3[11]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[12]),
        .Q(s_level_out_bus_d3[12]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[13]),
        .Q(s_level_out_bus_d3[13]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[14]),
        .Q(s_level_out_bus_d3[14]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[15]),
        .Q(s_level_out_bus_d3[15]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[16] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[16]),
        .Q(s_level_out_bus_d3[16]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[17] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[17]),
        .Q(s_level_out_bus_d3[17]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[18] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[18]),
        .Q(s_level_out_bus_d3[18]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[19] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[19]),
        .Q(s_level_out_bus_d3[19]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[1]),
        .Q(s_level_out_bus_d3[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[20] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[20]),
        .Q(s_level_out_bus_d3[20]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[21] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[21]),
        .Q(s_level_out_bus_d3[21]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[22] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[22]),
        .Q(s_level_out_bus_d3[22]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[23] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[23]),
        .Q(s_level_out_bus_d3[23]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[24] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[24]),
        .Q(s_level_out_bus_d3[24]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[25] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[25]),
        .Q(s_level_out_bus_d3[25]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[26] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[26]),
        .Q(s_level_out_bus_d3[26]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[27] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[27]),
        .Q(s_level_out_bus_d3[27]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[28] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[28]),
        .Q(s_level_out_bus_d3[28]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[29] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[29]),
        .Q(s_level_out_bus_d3[29]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[2]),
        .Q(s_level_out_bus_d3[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[30] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[30]),
        .Q(s_level_out_bus_d3[30]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[31]),
        .Q(s_level_out_bus_d3[31]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[3]),
        .Q(s_level_out_bus_d3[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[4]),
        .Q(s_level_out_bus_d3[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[5]),
        .Q(s_level_out_bus_d3[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[6]),
        .Q(s_level_out_bus_d3[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[7]),
        .Q(s_level_out_bus_d3[7]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[8]),
        .Q(s_level_out_bus_d3[8]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[9]),
        .Q(s_level_out_bus_d3[9]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[0]),
        .Q(s_level_out_bus_d4[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[10]),
        .Q(s_level_out_bus_d4[10]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[11]),
        .Q(s_level_out_bus_d4[11]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[12]),
        .Q(s_level_out_bus_d4[12]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[13]),
        .Q(s_level_out_bus_d4[13]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[14]),
        .Q(s_level_out_bus_d4[14]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[15]),
        .Q(s_level_out_bus_d4[15]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[16] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[16]),
        .Q(s_level_out_bus_d4[16]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[17] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[17]),
        .Q(s_level_out_bus_d4[17]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[18] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[18]),
        .Q(s_level_out_bus_d4[18]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[19] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[19]),
        .Q(s_level_out_bus_d4[19]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[1]),
        .Q(s_level_out_bus_d4[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[20] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[20]),
        .Q(s_level_out_bus_d4[20]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[21] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[21]),
        .Q(s_level_out_bus_d4[21]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[22] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[22]),
        .Q(s_level_out_bus_d4[22]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[23] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[23]),
        .Q(s_level_out_bus_d4[23]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[24] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[24]),
        .Q(s_level_out_bus_d4[24]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[25] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[25]),
        .Q(s_level_out_bus_d4[25]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[26] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[26]),
        .Q(s_level_out_bus_d4[26]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[27] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[27]),
        .Q(s_level_out_bus_d4[27]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[28] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[28]),
        .Q(s_level_out_bus_d4[28]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[29] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[29]),
        .Q(s_level_out_bus_d4[29]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[2]),
        .Q(s_level_out_bus_d4[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[30] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[30]),
        .Q(s_level_out_bus_d4[30]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[31]),
        .Q(s_level_out_bus_d4[31]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[3]),
        .Q(s_level_out_bus_d4[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[4]),
        .Q(s_level_out_bus_d4[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[5]),
        .Q(s_level_out_bus_d4[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[6]),
        .Q(s_level_out_bus_d4[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[7]),
        .Q(s_level_out_bus_d4[7]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[8]),
        .Q(s_level_out_bus_d4[8]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[9]),
        .Q(s_level_out_bus_d4[9]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[0]),
        .Q(s_level_out_bus_d5[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[10]),
        .Q(s_level_out_bus_d5[10]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[11]),
        .Q(s_level_out_bus_d5[11]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[12]),
        .Q(s_level_out_bus_d5[12]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[13]),
        .Q(s_level_out_bus_d5[13]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[14]),
        .Q(s_level_out_bus_d5[14]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[15]),
        .Q(s_level_out_bus_d5[15]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[16] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[16]),
        .Q(s_level_out_bus_d5[16]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[17] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[17]),
        .Q(s_level_out_bus_d5[17]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[18] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[18]),
        .Q(s_level_out_bus_d5[18]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[19] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[19]),
        .Q(s_level_out_bus_d5[19]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[1]),
        .Q(s_level_out_bus_d5[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[20] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[20]),
        .Q(s_level_out_bus_d5[20]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[21] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[21]),
        .Q(s_level_out_bus_d5[21]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[22] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[22]),
        .Q(s_level_out_bus_d5[22]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[23] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[23]),
        .Q(s_level_out_bus_d5[23]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[24] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[24]),
        .Q(s_level_out_bus_d5[24]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[25] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[25]),
        .Q(s_level_out_bus_d5[25]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[26] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[26]),
        .Q(s_level_out_bus_d5[26]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[27] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[27]),
        .Q(s_level_out_bus_d5[27]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[28] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[28]),
        .Q(s_level_out_bus_d5[28]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[29] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[29]),
        .Q(s_level_out_bus_d5[29]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[2]),
        .Q(s_level_out_bus_d5[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[30] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[30]),
        .Q(s_level_out_bus_d5[30]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[31]),
        .Q(s_level_out_bus_d5[31]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[3]),
        .Q(s_level_out_bus_d5[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[4]),
        .Q(s_level_out_bus_d5[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[5]),
        .Q(s_level_out_bus_d5[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[6]),
        .Q(s_level_out_bus_d5[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[7]),
        .Q(s_level_out_bus_d5[7]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[8]),
        .Q(s_level_out_bus_d5[8]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[9]),
        .Q(s_level_out_bus_d5[9]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[0]),
        .Q(s_level_out_bus_d6[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[10]),
        .Q(s_level_out_bus_d6[10]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[11]),
        .Q(s_level_out_bus_d6[11]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[12]),
        .Q(s_level_out_bus_d6[12]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[13]),
        .Q(s_level_out_bus_d6[13]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[14]),
        .Q(s_level_out_bus_d6[14]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[15]),
        .Q(s_level_out_bus_d6[15]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[16] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[16]),
        .Q(s_level_out_bus_d6[16]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[17] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[17]),
        .Q(s_level_out_bus_d6[17]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[18] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[18]),
        .Q(s_level_out_bus_d6[18]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[19] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[19]),
        .Q(s_level_out_bus_d6[19]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[1]),
        .Q(s_level_out_bus_d6[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[20] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[20]),
        .Q(s_level_out_bus_d6[20]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[21] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[21]),
        .Q(s_level_out_bus_d6[21]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[22] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[22]),
        .Q(s_level_out_bus_d6[22]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[23] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[23]),
        .Q(s_level_out_bus_d6[23]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[24] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[24]),
        .Q(s_level_out_bus_d6[24]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[25] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[25]),
        .Q(s_level_out_bus_d6[25]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[26] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[26]),
        .Q(s_level_out_bus_d6[26]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[27] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[27]),
        .Q(s_level_out_bus_d6[27]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[28] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[28]),
        .Q(s_level_out_bus_d6[28]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[29] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[29]),
        .Q(s_level_out_bus_d6[29]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[2]),
        .Q(s_level_out_bus_d6[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[30] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[30]),
        .Q(s_level_out_bus_d6[30]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[31]),
        .Q(s_level_out_bus_d6[31]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[3]),
        .Q(s_level_out_bus_d6[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[4]),
        .Q(s_level_out_bus_d6[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[5]),
        .Q(s_level_out_bus_d6[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[6]),
        .Q(s_level_out_bus_d6[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[7]),
        .Q(s_level_out_bus_d6[7]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[8]),
        .Q(s_level_out_bus_d6[8]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[9]),
        .Q(s_level_out_bus_d6[9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_21_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_cdc_sync__parameterized4
   (D,
    Ext_Trig_Metric_en_reg,
    SR,
    rst_int_n_reg_rep__1,
    Ext_Trig_Metric_en_reg_0,
    Q,
    out,
    Ext_Trig_Metric_en_reg_1,
    \s_level_out_bus_d4_reg[0]_0 ,
    \s_level_out_bus_d3_reg[0]_0 ,
    \s_level_out_bus_d1_cdc_to_reg[1]_0 ,
    core_aclk,
    \s_level_out_bus_d5_reg[0]_0 );
  output [1:0]D;
  output Ext_Trig_Metric_en_reg;
  output [0:0]SR;
  output [0:0]rst_int_n_reg_rep__1;
  input Ext_Trig_Metric_en_reg_0;
  input [1:0]Q;
  input [0:0]out;
  input Ext_Trig_Metric_en_reg_1;
  input \s_level_out_bus_d4_reg[0]_0 ;
  input \s_level_out_bus_d3_reg[0]_0 ;
  input [1:0]\s_level_out_bus_d1_cdc_to_reg[1]_0 ;
  input core_aclk;
  input [0:0]\s_level_out_bus_d5_reg[0]_0 ;

  wire Ext_Trig_Metric_en_i_2_n_0;
  wire Ext_Trig_Metric_en_reg;
  wire Ext_Trig_Metric_en_reg_0;
  wire Ext_Trig_Metric_en_reg_1;
  wire [1:0]Q;
  wire [0:0]SR;
  wire core_aclk;
  wire [0:0]out;
  (* async_reg = "true" *) wire p_in_d1_cdc_from;
  (* async_reg = "true" *) wire p_level_in_d1_cdc_from;
  (* async_reg = "true" *) wire p_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire p_level_out_d2;
  (* async_reg = "true" *) wire p_level_out_d3;
  (* async_reg = "true" *) wire p_level_out_d4;
  (* async_reg = "true" *) wire p_level_out_d5;
  (* async_reg = "true" *) wire p_level_out_d6;
  (* async_reg = "true" *) wire p_level_out_d7;
  (* async_reg = "true" *) wire prmry_ack_int;
  wire [0:0]rst_int_n_reg_rep__1;
  (* async_reg = "true" *) wire [1:0]s_level_out_bus_d1_cdc_to;
  wire [1:0]\s_level_out_bus_d1_cdc_to_reg[1]_0 ;
  (* async_reg = "true" *) wire [1:0]s_level_out_bus_d2;
  (* async_reg = "true" *) wire [1:0]s_level_out_bus_d3;
  wire \s_level_out_bus_d3_reg[0]_0 ;
  (* async_reg = "true" *) wire [1:0]s_level_out_bus_d4;
  wire \s_level_out_bus_d4_reg[0]_0 ;
  (* async_reg = "true" *) wire [1:0]s_level_out_bus_d5;
  wire [0:0]\s_level_out_bus_d5_reg[0]_0 ;
  (* async_reg = "true" *) wire [1:0]s_level_out_bus_d6;
  (* async_reg = "true" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_d2;
  (* async_reg = "true" *) wire s_level_out_d3;
  (* async_reg = "true" *) wire s_level_out_d4;
  (* async_reg = "true" *) wire s_level_out_d5;
  (* async_reg = "true" *) wire s_level_out_d6;
  (* async_reg = "true" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_out_d2;
  (* async_reg = "true" *) wire s_out_d3;
  (* async_reg = "true" *) wire s_out_d4;
  (* async_reg = "true" *) wire s_out_d5;
  (* async_reg = "true" *) wire s_out_d6;
  (* async_reg = "true" *) wire s_out_d7;
  (* async_reg = "true" *) wire scndry_out_int_d1;

  assign D[1:0] = s_level_out_bus_d4;
  LUT4 #(
    .INIT(16'h00AE)) 
    Ext_Trig_Metric_en_i_1
       (.I0(Ext_Trig_Metric_en_reg_0),
        .I1(s_level_out_bus_d4[0]),
        .I2(Q[0]),
        .I3(Ext_Trig_Metric_en_i_2_n_0),
        .O(Ext_Trig_Metric_en_reg));
  LUT4 #(
    .INIT(16'h7F77)) 
    Ext_Trig_Metric_en_i_2
       (.I0(out),
        .I1(Ext_Trig_Metric_en_reg_1),
        .I2(Q[1]),
        .I3(s_level_out_bus_d4[1]),
        .O(Ext_Trig_Metric_en_i_2_n_0));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  LUT1 #(
    .INIT(2'h1)) 
    empty_i_1__9
       (.I0(\s_level_out_bus_d4_reg[0]_0 ),
        .O(SR));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(p_level_in_d1_cdc_from));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(prmry_ack_int));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(scndry_out_int_d1));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(p_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(p_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(p_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(p_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(p_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(p_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(p_level_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(p_in_d1_cdc_from));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \s_level_out_bus_d1_cdc_to[1]_i_1 
       (.I0(\s_level_out_bus_d3_reg[0]_0 ),
        .O(rst_int_n_reg_rep__1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\s_level_out_bus_d1_cdc_to_reg[1]_0 [0]),
        .Q(s_level_out_bus_d1_cdc_to[0]),
        .R(rst_int_n_reg_rep__1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\s_level_out_bus_d1_cdc_to_reg[1]_0 [1]),
        .Q(s_level_out_bus_d1_cdc_to[1]),
        .R(rst_int_n_reg_rep__1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[0]),
        .Q(s_level_out_bus_d2[0]),
        .R(rst_int_n_reg_rep__1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[1]),
        .Q(s_level_out_bus_d2[1]),
        .R(rst_int_n_reg_rep__1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[0]),
        .Q(s_level_out_bus_d3[0]),
        .R(rst_int_n_reg_rep__1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[1]),
        .Q(s_level_out_bus_d3[1]),
        .R(rst_int_n_reg_rep__1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[0]),
        .Q(s_level_out_bus_d4[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[1]),
        .Q(s_level_out_bus_d4[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[0]),
        .Q(s_level_out_bus_d5[0]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[1]),
        .Q(s_level_out_bus_d5[1]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[0]),
        .Q(s_level_out_bus_d6[0]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[1]),
        .Q(s_level_out_bus_d6[1]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_counter
   (Q,
    SR,
    E,
    s_axi_aclk);
  output [31:0]Q;
  input [0:0]SR;
  input [0:0]E;
  input s_axi_aclk;

  wire \Count_Out_i[0]_i_1_n_0 ;
  wire \Count_Out_i[16]_i_2_n_0 ;
  wire \Count_Out_i[16]_i_3_n_0 ;
  wire \Count_Out_i[16]_i_4_n_0 ;
  wire \Count_Out_i[16]_i_5_n_0 ;
  wire \Count_Out_i[16]_i_6_n_0 ;
  wire \Count_Out_i[16]_i_7_n_0 ;
  wire \Count_Out_i[16]_i_8_n_0 ;
  wire \Count_Out_i[16]_i_9_n_0 ;
  wire \Count_Out_i[24]_i_2_n_0 ;
  wire \Count_Out_i[24]_i_3_n_0 ;
  wire \Count_Out_i[24]_i_4_n_0 ;
  wire \Count_Out_i[24]_i_5_n_0 ;
  wire \Count_Out_i[24]_i_6_n_0 ;
  wire \Count_Out_i[24]_i_7_n_0 ;
  wire \Count_Out_i[24]_i_8_n_0 ;
  wire \Count_Out_i[24]_i_9_n_0 ;
  wire \Count_Out_i[31]_i_2_n_0 ;
  wire \Count_Out_i[31]_i_3_n_0 ;
  wire \Count_Out_i[31]_i_4_n_0 ;
  wire \Count_Out_i[31]_i_5_n_0 ;
  wire \Count_Out_i[31]_i_6_n_0 ;
  wire \Count_Out_i[31]_i_7_n_0 ;
  wire \Count_Out_i[31]_i_8_n_0 ;
  wire \Count_Out_i[8]_i_2_n_0 ;
  wire \Count_Out_i[8]_i_3_n_0 ;
  wire \Count_Out_i[8]_i_4_n_0 ;
  wire \Count_Out_i[8]_i_5_n_0 ;
  wire \Count_Out_i[8]_i_6_n_0 ;
  wire \Count_Out_i[8]_i_7_n_0 ;
  wire \Count_Out_i[8]_i_8_n_0 ;
  wire \Count_Out_i[8]_i_9_n_0 ;
  wire \Count_Out_i_reg[16]_i_1_n_0 ;
  wire \Count_Out_i_reg[16]_i_1_n_1 ;
  wire \Count_Out_i_reg[16]_i_1_n_10 ;
  wire \Count_Out_i_reg[16]_i_1_n_11 ;
  wire \Count_Out_i_reg[16]_i_1_n_12 ;
  wire \Count_Out_i_reg[16]_i_1_n_13 ;
  wire \Count_Out_i_reg[16]_i_1_n_14 ;
  wire \Count_Out_i_reg[16]_i_1_n_15 ;
  wire \Count_Out_i_reg[16]_i_1_n_2 ;
  wire \Count_Out_i_reg[16]_i_1_n_3 ;
  wire \Count_Out_i_reg[16]_i_1_n_4 ;
  wire \Count_Out_i_reg[16]_i_1_n_5 ;
  wire \Count_Out_i_reg[16]_i_1_n_6 ;
  wire \Count_Out_i_reg[16]_i_1_n_7 ;
  wire \Count_Out_i_reg[16]_i_1_n_8 ;
  wire \Count_Out_i_reg[16]_i_1_n_9 ;
  wire \Count_Out_i_reg[24]_i_1_n_0 ;
  wire \Count_Out_i_reg[24]_i_1_n_1 ;
  wire \Count_Out_i_reg[24]_i_1_n_10 ;
  wire \Count_Out_i_reg[24]_i_1_n_11 ;
  wire \Count_Out_i_reg[24]_i_1_n_12 ;
  wire \Count_Out_i_reg[24]_i_1_n_13 ;
  wire \Count_Out_i_reg[24]_i_1_n_14 ;
  wire \Count_Out_i_reg[24]_i_1_n_15 ;
  wire \Count_Out_i_reg[24]_i_1_n_2 ;
  wire \Count_Out_i_reg[24]_i_1_n_3 ;
  wire \Count_Out_i_reg[24]_i_1_n_4 ;
  wire \Count_Out_i_reg[24]_i_1_n_5 ;
  wire \Count_Out_i_reg[24]_i_1_n_6 ;
  wire \Count_Out_i_reg[24]_i_1_n_7 ;
  wire \Count_Out_i_reg[24]_i_1_n_8 ;
  wire \Count_Out_i_reg[24]_i_1_n_9 ;
  wire \Count_Out_i_reg[31]_i_1_n_10 ;
  wire \Count_Out_i_reg[31]_i_1_n_11 ;
  wire \Count_Out_i_reg[31]_i_1_n_12 ;
  wire \Count_Out_i_reg[31]_i_1_n_13 ;
  wire \Count_Out_i_reg[31]_i_1_n_14 ;
  wire \Count_Out_i_reg[31]_i_1_n_15 ;
  wire \Count_Out_i_reg[31]_i_1_n_2 ;
  wire \Count_Out_i_reg[31]_i_1_n_3 ;
  wire \Count_Out_i_reg[31]_i_1_n_4 ;
  wire \Count_Out_i_reg[31]_i_1_n_5 ;
  wire \Count_Out_i_reg[31]_i_1_n_6 ;
  wire \Count_Out_i_reg[31]_i_1_n_7 ;
  wire \Count_Out_i_reg[31]_i_1_n_9 ;
  wire \Count_Out_i_reg[8]_i_1_n_0 ;
  wire \Count_Out_i_reg[8]_i_1_n_1 ;
  wire \Count_Out_i_reg[8]_i_1_n_10 ;
  wire \Count_Out_i_reg[8]_i_1_n_11 ;
  wire \Count_Out_i_reg[8]_i_1_n_12 ;
  wire \Count_Out_i_reg[8]_i_1_n_13 ;
  wire \Count_Out_i_reg[8]_i_1_n_14 ;
  wire \Count_Out_i_reg[8]_i_1_n_15 ;
  wire \Count_Out_i_reg[8]_i_1_n_2 ;
  wire \Count_Out_i_reg[8]_i_1_n_3 ;
  wire \Count_Out_i_reg[8]_i_1_n_4 ;
  wire \Count_Out_i_reg[8]_i_1_n_5 ;
  wire \Count_Out_i_reg[8]_i_1_n_6 ;
  wire \Count_Out_i_reg[8]_i_1_n_7 ;
  wire \Count_Out_i_reg[8]_i_1_n_8 ;
  wire \Count_Out_i_reg[8]_i_1_n_9 ;
  wire [0:0]E;
  wire [31:0]Q;
  wire [0:0]SR;
  wire s_axi_aclk;
  wire [7:6]\NLW_Count_Out_i_reg[31]_i_1_CO_UNCONNECTED ;
  wire [7:7]\NLW_Count_Out_i_reg[31]_i_1_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \Count_Out_i[0]_i_1 
       (.I0(Q[0]),
        .O(\Count_Out_i[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Count_Out_i[16]_i_2 
       (.I0(Q[15]),
        .I1(Q[16]),
        .O(\Count_Out_i[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Count_Out_i[16]_i_3 
       (.I0(Q[14]),
        .I1(Q[15]),
        .O(\Count_Out_i[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Count_Out_i[16]_i_4 
       (.I0(Q[13]),
        .I1(Q[14]),
        .O(\Count_Out_i[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Count_Out_i[16]_i_5 
       (.I0(Q[12]),
        .I1(Q[13]),
        .O(\Count_Out_i[16]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Count_Out_i[16]_i_6 
       (.I0(Q[11]),
        .I1(Q[12]),
        .O(\Count_Out_i[16]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Count_Out_i[16]_i_7 
       (.I0(Q[10]),
        .I1(Q[11]),
        .O(\Count_Out_i[16]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Count_Out_i[16]_i_8 
       (.I0(Q[9]),
        .I1(Q[10]),
        .O(\Count_Out_i[16]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Count_Out_i[16]_i_9 
       (.I0(Q[8]),
        .I1(Q[9]),
        .O(\Count_Out_i[16]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Count_Out_i[24]_i_2 
       (.I0(Q[23]),
        .I1(Q[24]),
        .O(\Count_Out_i[24]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Count_Out_i[24]_i_3 
       (.I0(Q[22]),
        .I1(Q[23]),
        .O(\Count_Out_i[24]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Count_Out_i[24]_i_4 
       (.I0(Q[21]),
        .I1(Q[22]),
        .O(\Count_Out_i[24]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Count_Out_i[24]_i_5 
       (.I0(Q[20]),
        .I1(Q[21]),
        .O(\Count_Out_i[24]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Count_Out_i[24]_i_6 
       (.I0(Q[19]),
        .I1(Q[20]),
        .O(\Count_Out_i[24]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Count_Out_i[24]_i_7 
       (.I0(Q[18]),
        .I1(Q[19]),
        .O(\Count_Out_i[24]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Count_Out_i[24]_i_8 
       (.I0(Q[17]),
        .I1(Q[18]),
        .O(\Count_Out_i[24]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Count_Out_i[24]_i_9 
       (.I0(Q[16]),
        .I1(Q[17]),
        .O(\Count_Out_i[24]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Count_Out_i[31]_i_2 
       (.I0(Q[30]),
        .I1(Q[31]),
        .O(\Count_Out_i[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Count_Out_i[31]_i_3 
       (.I0(Q[29]),
        .I1(Q[30]),
        .O(\Count_Out_i[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Count_Out_i[31]_i_4 
       (.I0(Q[28]),
        .I1(Q[29]),
        .O(\Count_Out_i[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Count_Out_i[31]_i_5 
       (.I0(Q[27]),
        .I1(Q[28]),
        .O(\Count_Out_i[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Count_Out_i[31]_i_6 
       (.I0(Q[26]),
        .I1(Q[27]),
        .O(\Count_Out_i[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Count_Out_i[31]_i_7 
       (.I0(Q[25]),
        .I1(Q[26]),
        .O(\Count_Out_i[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Count_Out_i[31]_i_8 
       (.I0(Q[24]),
        .I1(Q[25]),
        .O(\Count_Out_i[31]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Count_Out_i[8]_i_2 
       (.I0(Q[1]),
        .O(\Count_Out_i[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Count_Out_i[8]_i_3 
       (.I0(Q[7]),
        .I1(Q[8]),
        .O(\Count_Out_i[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Count_Out_i[8]_i_4 
       (.I0(Q[6]),
        .I1(Q[7]),
        .O(\Count_Out_i[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Count_Out_i[8]_i_5 
       (.I0(Q[5]),
        .I1(Q[6]),
        .O(\Count_Out_i[8]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Count_Out_i[8]_i_6 
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(\Count_Out_i[8]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Count_Out_i[8]_i_7 
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(\Count_Out_i[8]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Count_Out_i[8]_i_8 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(\Count_Out_i[8]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Count_Out_i[8]_i_9 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(\Count_Out_i[8]_i_9_n_0 ));
  FDRE \Count_Out_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\Count_Out_i[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE \Count_Out_i_reg[10] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\Count_Out_i_reg[16]_i_1_n_14 ),
        .Q(Q[10]),
        .R(SR));
  FDRE \Count_Out_i_reg[11] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\Count_Out_i_reg[16]_i_1_n_13 ),
        .Q(Q[11]),
        .R(SR));
  FDRE \Count_Out_i_reg[12] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\Count_Out_i_reg[16]_i_1_n_12 ),
        .Q(Q[12]),
        .R(SR));
  FDRE \Count_Out_i_reg[13] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\Count_Out_i_reg[16]_i_1_n_11 ),
        .Q(Q[13]),
        .R(SR));
  FDRE \Count_Out_i_reg[14] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\Count_Out_i_reg[16]_i_1_n_10 ),
        .Q(Q[14]),
        .R(SR));
  FDRE \Count_Out_i_reg[15] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\Count_Out_i_reg[16]_i_1_n_9 ),
        .Q(Q[15]),
        .R(SR));
  FDRE \Count_Out_i_reg[16] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\Count_Out_i_reg[16]_i_1_n_8 ),
        .Q(Q[16]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \Count_Out_i_reg[16]_i_1 
       (.CI(\Count_Out_i_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\Count_Out_i_reg[16]_i_1_n_0 ,\Count_Out_i_reg[16]_i_1_n_1 ,\Count_Out_i_reg[16]_i_1_n_2 ,\Count_Out_i_reg[16]_i_1_n_3 ,\Count_Out_i_reg[16]_i_1_n_4 ,\Count_Out_i_reg[16]_i_1_n_5 ,\Count_Out_i_reg[16]_i_1_n_6 ,\Count_Out_i_reg[16]_i_1_n_7 }),
        .DI(Q[15:8]),
        .O({\Count_Out_i_reg[16]_i_1_n_8 ,\Count_Out_i_reg[16]_i_1_n_9 ,\Count_Out_i_reg[16]_i_1_n_10 ,\Count_Out_i_reg[16]_i_1_n_11 ,\Count_Out_i_reg[16]_i_1_n_12 ,\Count_Out_i_reg[16]_i_1_n_13 ,\Count_Out_i_reg[16]_i_1_n_14 ,\Count_Out_i_reg[16]_i_1_n_15 }),
        .S({\Count_Out_i[16]_i_2_n_0 ,\Count_Out_i[16]_i_3_n_0 ,\Count_Out_i[16]_i_4_n_0 ,\Count_Out_i[16]_i_5_n_0 ,\Count_Out_i[16]_i_6_n_0 ,\Count_Out_i[16]_i_7_n_0 ,\Count_Out_i[16]_i_8_n_0 ,\Count_Out_i[16]_i_9_n_0 }));
  FDRE \Count_Out_i_reg[17] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\Count_Out_i_reg[24]_i_1_n_15 ),
        .Q(Q[17]),
        .R(SR));
  FDRE \Count_Out_i_reg[18] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\Count_Out_i_reg[24]_i_1_n_14 ),
        .Q(Q[18]),
        .R(SR));
  FDRE \Count_Out_i_reg[19] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\Count_Out_i_reg[24]_i_1_n_13 ),
        .Q(Q[19]),
        .R(SR));
  FDRE \Count_Out_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\Count_Out_i_reg[8]_i_1_n_15 ),
        .Q(Q[1]),
        .R(SR));
  FDRE \Count_Out_i_reg[20] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\Count_Out_i_reg[24]_i_1_n_12 ),
        .Q(Q[20]),
        .R(SR));
  FDRE \Count_Out_i_reg[21] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\Count_Out_i_reg[24]_i_1_n_11 ),
        .Q(Q[21]),
        .R(SR));
  FDRE \Count_Out_i_reg[22] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\Count_Out_i_reg[24]_i_1_n_10 ),
        .Q(Q[22]),
        .R(SR));
  FDRE \Count_Out_i_reg[23] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\Count_Out_i_reg[24]_i_1_n_9 ),
        .Q(Q[23]),
        .R(SR));
  FDRE \Count_Out_i_reg[24] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\Count_Out_i_reg[24]_i_1_n_8 ),
        .Q(Q[24]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \Count_Out_i_reg[24]_i_1 
       (.CI(\Count_Out_i_reg[16]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\Count_Out_i_reg[24]_i_1_n_0 ,\Count_Out_i_reg[24]_i_1_n_1 ,\Count_Out_i_reg[24]_i_1_n_2 ,\Count_Out_i_reg[24]_i_1_n_3 ,\Count_Out_i_reg[24]_i_1_n_4 ,\Count_Out_i_reg[24]_i_1_n_5 ,\Count_Out_i_reg[24]_i_1_n_6 ,\Count_Out_i_reg[24]_i_1_n_7 }),
        .DI(Q[23:16]),
        .O({\Count_Out_i_reg[24]_i_1_n_8 ,\Count_Out_i_reg[24]_i_1_n_9 ,\Count_Out_i_reg[24]_i_1_n_10 ,\Count_Out_i_reg[24]_i_1_n_11 ,\Count_Out_i_reg[24]_i_1_n_12 ,\Count_Out_i_reg[24]_i_1_n_13 ,\Count_Out_i_reg[24]_i_1_n_14 ,\Count_Out_i_reg[24]_i_1_n_15 }),
        .S({\Count_Out_i[24]_i_2_n_0 ,\Count_Out_i[24]_i_3_n_0 ,\Count_Out_i[24]_i_4_n_0 ,\Count_Out_i[24]_i_5_n_0 ,\Count_Out_i[24]_i_6_n_0 ,\Count_Out_i[24]_i_7_n_0 ,\Count_Out_i[24]_i_8_n_0 ,\Count_Out_i[24]_i_9_n_0 }));
  FDRE \Count_Out_i_reg[25] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\Count_Out_i_reg[31]_i_1_n_15 ),
        .Q(Q[25]),
        .R(SR));
  FDRE \Count_Out_i_reg[26] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\Count_Out_i_reg[31]_i_1_n_14 ),
        .Q(Q[26]),
        .R(SR));
  FDRE \Count_Out_i_reg[27] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\Count_Out_i_reg[31]_i_1_n_13 ),
        .Q(Q[27]),
        .R(SR));
  FDRE \Count_Out_i_reg[28] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\Count_Out_i_reg[31]_i_1_n_12 ),
        .Q(Q[28]),
        .R(SR));
  FDRE \Count_Out_i_reg[29] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\Count_Out_i_reg[31]_i_1_n_11 ),
        .Q(Q[29]),
        .R(SR));
  FDRE \Count_Out_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\Count_Out_i_reg[8]_i_1_n_14 ),
        .Q(Q[2]),
        .R(SR));
  FDRE \Count_Out_i_reg[30] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\Count_Out_i_reg[31]_i_1_n_10 ),
        .Q(Q[30]),
        .R(SR));
  FDRE \Count_Out_i_reg[31] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\Count_Out_i_reg[31]_i_1_n_9 ),
        .Q(Q[31]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \Count_Out_i_reg[31]_i_1 
       (.CI(\Count_Out_i_reg[24]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_Count_Out_i_reg[31]_i_1_CO_UNCONNECTED [7:6],\Count_Out_i_reg[31]_i_1_n_2 ,\Count_Out_i_reg[31]_i_1_n_3 ,\Count_Out_i_reg[31]_i_1_n_4 ,\Count_Out_i_reg[31]_i_1_n_5 ,\Count_Out_i_reg[31]_i_1_n_6 ,\Count_Out_i_reg[31]_i_1_n_7 }),
        .DI({1'b0,1'b0,Q[29:24]}),
        .O({\NLW_Count_Out_i_reg[31]_i_1_O_UNCONNECTED [7],\Count_Out_i_reg[31]_i_1_n_9 ,\Count_Out_i_reg[31]_i_1_n_10 ,\Count_Out_i_reg[31]_i_1_n_11 ,\Count_Out_i_reg[31]_i_1_n_12 ,\Count_Out_i_reg[31]_i_1_n_13 ,\Count_Out_i_reg[31]_i_1_n_14 ,\Count_Out_i_reg[31]_i_1_n_15 }),
        .S({1'b0,\Count_Out_i[31]_i_2_n_0 ,\Count_Out_i[31]_i_3_n_0 ,\Count_Out_i[31]_i_4_n_0 ,\Count_Out_i[31]_i_5_n_0 ,\Count_Out_i[31]_i_6_n_0 ,\Count_Out_i[31]_i_7_n_0 ,\Count_Out_i[31]_i_8_n_0 }));
  FDRE \Count_Out_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\Count_Out_i_reg[8]_i_1_n_13 ),
        .Q(Q[3]),
        .R(SR));
  FDRE \Count_Out_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\Count_Out_i_reg[8]_i_1_n_12 ),
        .Q(Q[4]),
        .R(SR));
  FDRE \Count_Out_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\Count_Out_i_reg[8]_i_1_n_11 ),
        .Q(Q[5]),
        .R(SR));
  FDRE \Count_Out_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\Count_Out_i_reg[8]_i_1_n_10 ),
        .Q(Q[6]),
        .R(SR));
  FDRE \Count_Out_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\Count_Out_i_reg[8]_i_1_n_9 ),
        .Q(Q[7]),
        .R(SR));
  FDRE \Count_Out_i_reg[8] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\Count_Out_i_reg[8]_i_1_n_8 ),
        .Q(Q[8]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \Count_Out_i_reg[8]_i_1 
       (.CI(Q[0]),
        .CI_TOP(1'b0),
        .CO({\Count_Out_i_reg[8]_i_1_n_0 ,\Count_Out_i_reg[8]_i_1_n_1 ,\Count_Out_i_reg[8]_i_1_n_2 ,\Count_Out_i_reg[8]_i_1_n_3 ,\Count_Out_i_reg[8]_i_1_n_4 ,\Count_Out_i_reg[8]_i_1_n_5 ,\Count_Out_i_reg[8]_i_1_n_6 ,\Count_Out_i_reg[8]_i_1_n_7 }),
        .DI({Q[7:1],\Count_Out_i[8]_i_2_n_0 }),
        .O({\Count_Out_i_reg[8]_i_1_n_8 ,\Count_Out_i_reg[8]_i_1_n_9 ,\Count_Out_i_reg[8]_i_1_n_10 ,\Count_Out_i_reg[8]_i_1_n_11 ,\Count_Out_i_reg[8]_i_1_n_12 ,\Count_Out_i_reg[8]_i_1_n_13 ,\Count_Out_i_reg[8]_i_1_n_14 ,\Count_Out_i_reg[8]_i_1_n_15 }),
        .S({\Count_Out_i[8]_i_3_n_0 ,\Count_Out_i[8]_i_4_n_0 ,\Count_Out_i[8]_i_5_n_0 ,\Count_Out_i[8]_i_6_n_0 ,\Count_Out_i[8]_i_7_n_0 ,\Count_Out_i[8]_i_8_n_0 ,\Count_Out_i[8]_i_9_n_0 ,Q[1]}));
  FDRE \Count_Out_i_reg[9] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\Count_Out_i_reg[16]_i_1_n_15 ),
        .Q(Q[9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_21_counter" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_counter_19
   (D,
    Global_Clk_Cnt_OF,
    Overflow_D1_reg_0,
    \Count_Out_i_reg[0]_0 ,
    core_aclk,
    out,
    core_aresetn);
  output [31:0]D;
  output Global_Clk_Cnt_OF;
  input Overflow_D1_reg_0;
  input \Count_Out_i_reg[0]_0 ;
  input core_aclk;
  input [1:0]out;
  input core_aresetn;

  wire Carry_Out_i_1__0_n_0;
  wire Count_Out_i0_carry__0_n_0;
  wire Count_Out_i0_carry__0_n_1;
  wire Count_Out_i0_carry__0_n_10;
  wire Count_Out_i0_carry__0_n_11;
  wire Count_Out_i0_carry__0_n_12;
  wire Count_Out_i0_carry__0_n_13;
  wire Count_Out_i0_carry__0_n_14;
  wire Count_Out_i0_carry__0_n_15;
  wire Count_Out_i0_carry__0_n_2;
  wire Count_Out_i0_carry__0_n_3;
  wire Count_Out_i0_carry__0_n_4;
  wire Count_Out_i0_carry__0_n_5;
  wire Count_Out_i0_carry__0_n_6;
  wire Count_Out_i0_carry__0_n_7;
  wire Count_Out_i0_carry__0_n_8;
  wire Count_Out_i0_carry__0_n_9;
  wire Count_Out_i0_carry__1_n_0;
  wire Count_Out_i0_carry__1_n_1;
  wire Count_Out_i0_carry__1_n_10;
  wire Count_Out_i0_carry__1_n_11;
  wire Count_Out_i0_carry__1_n_12;
  wire Count_Out_i0_carry__1_n_13;
  wire Count_Out_i0_carry__1_n_14;
  wire Count_Out_i0_carry__1_n_15;
  wire Count_Out_i0_carry__1_n_2;
  wire Count_Out_i0_carry__1_n_3;
  wire Count_Out_i0_carry__1_n_4;
  wire Count_Out_i0_carry__1_n_5;
  wire Count_Out_i0_carry__1_n_6;
  wire Count_Out_i0_carry__1_n_7;
  wire Count_Out_i0_carry__1_n_8;
  wire Count_Out_i0_carry__1_n_9;
  wire Count_Out_i0_carry__2_n_1;
  wire Count_Out_i0_carry__2_n_10;
  wire Count_Out_i0_carry__2_n_11;
  wire Count_Out_i0_carry__2_n_12;
  wire Count_Out_i0_carry__2_n_13;
  wire Count_Out_i0_carry__2_n_14;
  wire Count_Out_i0_carry__2_n_15;
  wire Count_Out_i0_carry__2_n_2;
  wire Count_Out_i0_carry__2_n_3;
  wire Count_Out_i0_carry__2_n_4;
  wire Count_Out_i0_carry__2_n_5;
  wire Count_Out_i0_carry__2_n_6;
  wire Count_Out_i0_carry__2_n_7;
  wire Count_Out_i0_carry__2_n_8;
  wire Count_Out_i0_carry__2_n_9;
  wire Count_Out_i0_carry_n_0;
  wire Count_Out_i0_carry_n_1;
  wire Count_Out_i0_carry_n_10;
  wire Count_Out_i0_carry_n_11;
  wire Count_Out_i0_carry_n_12;
  wire Count_Out_i0_carry_n_13;
  wire Count_Out_i0_carry_n_14;
  wire Count_Out_i0_carry_n_15;
  wire Count_Out_i0_carry_n_2;
  wire Count_Out_i0_carry_n_3;
  wire Count_Out_i0_carry_n_4;
  wire Count_Out_i0_carry_n_5;
  wire Count_Out_i0_carry_n_6;
  wire Count_Out_i0_carry_n_7;
  wire Count_Out_i0_carry_n_8;
  wire Count_Out_i0_carry_n_9;
  wire \Count_Out_i[0]_i_1__1_n_0 ;
  wire \Count_Out_i[10]_i_1_n_0 ;
  wire \Count_Out_i[11]_i_1_n_0 ;
  wire \Count_Out_i[12]_i_1_n_0 ;
  wire \Count_Out_i[13]_i_1_n_0 ;
  wire \Count_Out_i[14]_i_1_n_0 ;
  wire \Count_Out_i[15]_i_1_n_0 ;
  wire \Count_Out_i[16]_i_1_n_0 ;
  wire \Count_Out_i[17]_i_1_n_0 ;
  wire \Count_Out_i[18]_i_1_n_0 ;
  wire \Count_Out_i[19]_i_1_n_0 ;
  wire \Count_Out_i[1]_i_1_n_0 ;
  wire \Count_Out_i[20]_i_1_n_0 ;
  wire \Count_Out_i[21]_i_1_n_0 ;
  wire \Count_Out_i[22]_i_1_n_0 ;
  wire \Count_Out_i[23]_i_1_n_0 ;
  wire \Count_Out_i[24]_i_1_n_0 ;
  wire \Count_Out_i[25]_i_1_n_0 ;
  wire \Count_Out_i[26]_i_1_n_0 ;
  wire \Count_Out_i[27]_i_1_n_0 ;
  wire \Count_Out_i[28]_i_1_n_0 ;
  wire \Count_Out_i[29]_i_1_n_0 ;
  wire \Count_Out_i[2]_i_1_n_0 ;
  wire \Count_Out_i[30]_i_1_n_0 ;
  wire \Count_Out_i[31]_i_2_n_0 ;
  wire \Count_Out_i[32]_i_1__2_n_0 ;
  wire \Count_Out_i[3]_i_1_n_0 ;
  wire \Count_Out_i[4]_i_1_n_0 ;
  wire \Count_Out_i[5]_i_1_n_0 ;
  wire \Count_Out_i[6]_i_1_n_0 ;
  wire \Count_Out_i[7]_i_1_n_0 ;
  wire \Count_Out_i[8]_i_1_n_0 ;
  wire \Count_Out_i[9]_i_1_n_0 ;
  wire \Count_Out_i_reg[0]_0 ;
  wire [31:0]D;
  wire Global_Clk_Cnt_OF;
  wire Overflow;
  wire Overflow_D1;
  wire Overflow_D1_reg_0;
  wire core_aclk;
  wire core_aresetn;
  wire [1:0]out;
  wire [7:7]NLW_Count_Out_i0_carry__2_CO_UNCONNECTED;

  LUT2 #(
    .INIT(4'h2)) 
    Carry_Out_i_1__0
       (.I0(Overflow),
        .I1(Overflow_D1),
        .O(Carry_Out_i_1__0_n_0));
  FDRE Carry_Out_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Carry_Out_i_1__0_n_0),
        .Q(Global_Clk_Cnt_OF),
        .R(Overflow_D1_reg_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 Count_Out_i0_carry
       (.CI(D[0]),
        .CI_TOP(1'b0),
        .CO({Count_Out_i0_carry_n_0,Count_Out_i0_carry_n_1,Count_Out_i0_carry_n_2,Count_Out_i0_carry_n_3,Count_Out_i0_carry_n_4,Count_Out_i0_carry_n_5,Count_Out_i0_carry_n_6,Count_Out_i0_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({Count_Out_i0_carry_n_8,Count_Out_i0_carry_n_9,Count_Out_i0_carry_n_10,Count_Out_i0_carry_n_11,Count_Out_i0_carry_n_12,Count_Out_i0_carry_n_13,Count_Out_i0_carry_n_14,Count_Out_i0_carry_n_15}),
        .S(D[8:1]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 Count_Out_i0_carry__0
       (.CI(Count_Out_i0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({Count_Out_i0_carry__0_n_0,Count_Out_i0_carry__0_n_1,Count_Out_i0_carry__0_n_2,Count_Out_i0_carry__0_n_3,Count_Out_i0_carry__0_n_4,Count_Out_i0_carry__0_n_5,Count_Out_i0_carry__0_n_6,Count_Out_i0_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({Count_Out_i0_carry__0_n_8,Count_Out_i0_carry__0_n_9,Count_Out_i0_carry__0_n_10,Count_Out_i0_carry__0_n_11,Count_Out_i0_carry__0_n_12,Count_Out_i0_carry__0_n_13,Count_Out_i0_carry__0_n_14,Count_Out_i0_carry__0_n_15}),
        .S(D[16:9]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 Count_Out_i0_carry__1
       (.CI(Count_Out_i0_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({Count_Out_i0_carry__1_n_0,Count_Out_i0_carry__1_n_1,Count_Out_i0_carry__1_n_2,Count_Out_i0_carry__1_n_3,Count_Out_i0_carry__1_n_4,Count_Out_i0_carry__1_n_5,Count_Out_i0_carry__1_n_6,Count_Out_i0_carry__1_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({Count_Out_i0_carry__1_n_8,Count_Out_i0_carry__1_n_9,Count_Out_i0_carry__1_n_10,Count_Out_i0_carry__1_n_11,Count_Out_i0_carry__1_n_12,Count_Out_i0_carry__1_n_13,Count_Out_i0_carry__1_n_14,Count_Out_i0_carry__1_n_15}),
        .S(D[24:17]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 Count_Out_i0_carry__2
       (.CI(Count_Out_i0_carry__1_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_Count_Out_i0_carry__2_CO_UNCONNECTED[7],Count_Out_i0_carry__2_n_1,Count_Out_i0_carry__2_n_2,Count_Out_i0_carry__2_n_3,Count_Out_i0_carry__2_n_4,Count_Out_i0_carry__2_n_5,Count_Out_i0_carry__2_n_6,Count_Out_i0_carry__2_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({Count_Out_i0_carry__2_n_8,Count_Out_i0_carry__2_n_9,Count_Out_i0_carry__2_n_10,Count_Out_i0_carry__2_n_11,Count_Out_i0_carry__2_n_12,Count_Out_i0_carry__2_n_13,Count_Out_i0_carry__2_n_14,Count_Out_i0_carry__2_n_15}),
        .S({Overflow,D[31:25]}));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \Count_Out_i[0]_i_1__1 
       (.I0(D[0]),
        .I1(out[1]),
        .O(\Count_Out_i[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Count_Out_i[10]_i_1 
       (.I0(Count_Out_i0_carry__0_n_14),
        .I1(out[1]),
        .O(\Count_Out_i[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Count_Out_i[11]_i_1 
       (.I0(Count_Out_i0_carry__0_n_13),
        .I1(out[1]),
        .O(\Count_Out_i[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Count_Out_i[12]_i_1 
       (.I0(Count_Out_i0_carry__0_n_12),
        .I1(out[1]),
        .O(\Count_Out_i[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Count_Out_i[13]_i_1 
       (.I0(Count_Out_i0_carry__0_n_11),
        .I1(out[1]),
        .O(\Count_Out_i[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Count_Out_i[14]_i_1 
       (.I0(Count_Out_i0_carry__0_n_10),
        .I1(out[1]),
        .O(\Count_Out_i[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Count_Out_i[15]_i_1 
       (.I0(Count_Out_i0_carry__0_n_9),
        .I1(out[1]),
        .O(\Count_Out_i[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Count_Out_i[16]_i_1 
       (.I0(Count_Out_i0_carry__0_n_8),
        .I1(out[1]),
        .O(\Count_Out_i[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Count_Out_i[17]_i_1 
       (.I0(Count_Out_i0_carry__1_n_15),
        .I1(out[1]),
        .O(\Count_Out_i[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Count_Out_i[18]_i_1 
       (.I0(Count_Out_i0_carry__1_n_14),
        .I1(out[1]),
        .O(\Count_Out_i[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Count_Out_i[19]_i_1 
       (.I0(Count_Out_i0_carry__1_n_13),
        .I1(out[1]),
        .O(\Count_Out_i[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Count_Out_i[1]_i_1 
       (.I0(Count_Out_i0_carry_n_15),
        .I1(out[1]),
        .O(\Count_Out_i[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Count_Out_i[20]_i_1 
       (.I0(Count_Out_i0_carry__1_n_12),
        .I1(out[1]),
        .O(\Count_Out_i[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Count_Out_i[21]_i_1 
       (.I0(Count_Out_i0_carry__1_n_11),
        .I1(out[1]),
        .O(\Count_Out_i[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Count_Out_i[22]_i_1 
       (.I0(Count_Out_i0_carry__1_n_10),
        .I1(out[1]),
        .O(\Count_Out_i[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Count_Out_i[23]_i_1 
       (.I0(Count_Out_i0_carry__1_n_9),
        .I1(out[1]),
        .O(\Count_Out_i[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Count_Out_i[24]_i_1 
       (.I0(Count_Out_i0_carry__1_n_8),
        .I1(out[1]),
        .O(\Count_Out_i[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Count_Out_i[25]_i_1 
       (.I0(Count_Out_i0_carry__2_n_15),
        .I1(out[1]),
        .O(\Count_Out_i[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Count_Out_i[26]_i_1 
       (.I0(Count_Out_i0_carry__2_n_14),
        .I1(out[1]),
        .O(\Count_Out_i[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Count_Out_i[27]_i_1 
       (.I0(Count_Out_i0_carry__2_n_13),
        .I1(out[1]),
        .O(\Count_Out_i[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Count_Out_i[28]_i_1 
       (.I0(Count_Out_i0_carry__2_n_12),
        .I1(out[1]),
        .O(\Count_Out_i[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Count_Out_i[29]_i_1 
       (.I0(Count_Out_i0_carry__2_n_11),
        .I1(out[1]),
        .O(\Count_Out_i[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Count_Out_i[2]_i_1 
       (.I0(Count_Out_i0_carry_n_14),
        .I1(out[1]),
        .O(\Count_Out_i[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Count_Out_i[30]_i_1 
       (.I0(Count_Out_i0_carry__2_n_10),
        .I1(out[1]),
        .O(\Count_Out_i[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Count_Out_i[31]_i_2 
       (.I0(Count_Out_i0_carry__2_n_9),
        .I1(out[1]),
        .O(\Count_Out_i[31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \Count_Out_i[32]_i_1__2 
       (.I0(Overflow),
        .I1(out[0]),
        .I2(Count_Out_i0_carry__2_n_8),
        .I3(core_aresetn),
        .I4(out[1]),
        .O(\Count_Out_i[32]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Count_Out_i[3]_i_1 
       (.I0(Count_Out_i0_carry_n_13),
        .I1(out[1]),
        .O(\Count_Out_i[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Count_Out_i[4]_i_1 
       (.I0(Count_Out_i0_carry_n_12),
        .I1(out[1]),
        .O(\Count_Out_i[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Count_Out_i[5]_i_1 
       (.I0(Count_Out_i0_carry_n_11),
        .I1(out[1]),
        .O(\Count_Out_i[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Count_Out_i[6]_i_1 
       (.I0(Count_Out_i0_carry_n_10),
        .I1(out[1]),
        .O(\Count_Out_i[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Count_Out_i[7]_i_1 
       (.I0(Count_Out_i0_carry_n_9),
        .I1(out[1]),
        .O(\Count_Out_i[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Count_Out_i[8]_i_1 
       (.I0(Count_Out_i0_carry_n_8),
        .I1(out[1]),
        .O(\Count_Out_i[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Count_Out_i[9]_i_1 
       (.I0(Count_Out_i0_carry__0_n_15),
        .I1(out[1]),
        .O(\Count_Out_i[9]_i_1_n_0 ));
  FDRE \Count_Out_i_reg[0] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(\Count_Out_i[0]_i_1__1_n_0 ),
        .Q(D[0]),
        .R(Overflow_D1_reg_0));
  FDRE \Count_Out_i_reg[10] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(\Count_Out_i[10]_i_1_n_0 ),
        .Q(D[10]),
        .R(Overflow_D1_reg_0));
  FDRE \Count_Out_i_reg[11] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(\Count_Out_i[11]_i_1_n_0 ),
        .Q(D[11]),
        .R(Overflow_D1_reg_0));
  FDRE \Count_Out_i_reg[12] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(\Count_Out_i[12]_i_1_n_0 ),
        .Q(D[12]),
        .R(Overflow_D1_reg_0));
  FDRE \Count_Out_i_reg[13] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(\Count_Out_i[13]_i_1_n_0 ),
        .Q(D[13]),
        .R(Overflow_D1_reg_0));
  FDRE \Count_Out_i_reg[14] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(\Count_Out_i[14]_i_1_n_0 ),
        .Q(D[14]),
        .R(Overflow_D1_reg_0));
  FDRE \Count_Out_i_reg[15] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(\Count_Out_i[15]_i_1_n_0 ),
        .Q(D[15]),
        .R(Overflow_D1_reg_0));
  FDRE \Count_Out_i_reg[16] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(\Count_Out_i[16]_i_1_n_0 ),
        .Q(D[16]),
        .R(Overflow_D1_reg_0));
  FDRE \Count_Out_i_reg[17] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(\Count_Out_i[17]_i_1_n_0 ),
        .Q(D[17]),
        .R(Overflow_D1_reg_0));
  FDRE \Count_Out_i_reg[18] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(\Count_Out_i[18]_i_1_n_0 ),
        .Q(D[18]),
        .R(Overflow_D1_reg_0));
  FDRE \Count_Out_i_reg[19] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(\Count_Out_i[19]_i_1_n_0 ),
        .Q(D[19]),
        .R(Overflow_D1_reg_0));
  FDRE \Count_Out_i_reg[1] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(\Count_Out_i[1]_i_1_n_0 ),
        .Q(D[1]),
        .R(Overflow_D1_reg_0));
  FDRE \Count_Out_i_reg[20] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(\Count_Out_i[20]_i_1_n_0 ),
        .Q(D[20]),
        .R(Overflow_D1_reg_0));
  FDRE \Count_Out_i_reg[21] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(\Count_Out_i[21]_i_1_n_0 ),
        .Q(D[21]),
        .R(Overflow_D1_reg_0));
  FDRE \Count_Out_i_reg[22] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(\Count_Out_i[22]_i_1_n_0 ),
        .Q(D[22]),
        .R(Overflow_D1_reg_0));
  FDRE \Count_Out_i_reg[23] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(\Count_Out_i[23]_i_1_n_0 ),
        .Q(D[23]),
        .R(Overflow_D1_reg_0));
  FDRE \Count_Out_i_reg[24] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(\Count_Out_i[24]_i_1_n_0 ),
        .Q(D[24]),
        .R(Overflow_D1_reg_0));
  FDRE \Count_Out_i_reg[25] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(\Count_Out_i[25]_i_1_n_0 ),
        .Q(D[25]),
        .R(Overflow_D1_reg_0));
  FDRE \Count_Out_i_reg[26] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(\Count_Out_i[26]_i_1_n_0 ),
        .Q(D[26]),
        .R(Overflow_D1_reg_0));
  FDRE \Count_Out_i_reg[27] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(\Count_Out_i[27]_i_1_n_0 ),
        .Q(D[27]),
        .R(Overflow_D1_reg_0));
  FDRE \Count_Out_i_reg[28] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(\Count_Out_i[28]_i_1_n_0 ),
        .Q(D[28]),
        .R(Overflow_D1_reg_0));
  FDRE \Count_Out_i_reg[29] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(\Count_Out_i[29]_i_1_n_0 ),
        .Q(D[29]),
        .R(Overflow_D1_reg_0));
  FDRE \Count_Out_i_reg[2] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(\Count_Out_i[2]_i_1_n_0 ),
        .Q(D[2]),
        .R(Overflow_D1_reg_0));
  FDRE \Count_Out_i_reg[30] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(\Count_Out_i[30]_i_1_n_0 ),
        .Q(D[30]),
        .R(Overflow_D1_reg_0));
  FDRE \Count_Out_i_reg[31] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(\Count_Out_i[31]_i_2_n_0 ),
        .Q(D[31]),
        .R(Overflow_D1_reg_0));
  FDRE \Count_Out_i_reg[32] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Count_Out_i[32]_i_1__2_n_0 ),
        .Q(Overflow),
        .R(1'b0));
  FDRE \Count_Out_i_reg[3] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(\Count_Out_i[3]_i_1_n_0 ),
        .Q(D[3]),
        .R(Overflow_D1_reg_0));
  FDRE \Count_Out_i_reg[4] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(\Count_Out_i[4]_i_1_n_0 ),
        .Q(D[4]),
        .R(Overflow_D1_reg_0));
  FDRE \Count_Out_i_reg[5] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(\Count_Out_i[5]_i_1_n_0 ),
        .Q(D[5]),
        .R(Overflow_D1_reg_0));
  FDRE \Count_Out_i_reg[6] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(\Count_Out_i[6]_i_1_n_0 ),
        .Q(D[6]),
        .R(Overflow_D1_reg_0));
  FDRE \Count_Out_i_reg[7] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(\Count_Out_i[7]_i_1_n_0 ),
        .Q(D[7]),
        .R(Overflow_D1_reg_0));
  FDRE \Count_Out_i_reg[8] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(\Count_Out_i[8]_i_1_n_0 ),
        .Q(D[8]),
        .R(Overflow_D1_reg_0));
  FDRE \Count_Out_i_reg[9] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(\Count_Out_i[9]_i_1_n_0 ),
        .Q(D[9]),
        .R(Overflow_D1_reg_0));
  FDRE Overflow_D1_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Overflow),
        .Q(Overflow_D1),
        .R(Overflow_D1_reg_0));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_21_counter" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_counter_20
   (Carry_Out_reg_0,
    Overflow_D1_reg_0,
    \Count_Out_i_reg[0]_0 ,
    core_aclk,
    D,
    out,
    core_aresetn,
    Sample_Cnt_Ld,
    Sample_Interval);
  output Carry_Out_reg_0;
  input Overflow_D1_reg_0;
  input \Count_Out_i_reg[0]_0 ;
  input core_aclk;
  input [1:0]D;
  input [0:0]out;
  input core_aresetn;
  input Sample_Cnt_Ld;
  input [31:0]Sample_Interval;

  wire [31:0]A;
  wire Carry_Out_i_1_n_0;
  wire Carry_Out_reg_0;
  wire [32:1]Count_Out_i;
  wire Count_Out_i0_carry__0_i_1_n_0;
  wire Count_Out_i0_carry__0_i_2_n_0;
  wire Count_Out_i0_carry__0_i_3_n_0;
  wire Count_Out_i0_carry__0_i_4_n_0;
  wire Count_Out_i0_carry__0_i_5_n_0;
  wire Count_Out_i0_carry__0_i_6_n_0;
  wire Count_Out_i0_carry__0_i_7_n_0;
  wire Count_Out_i0_carry__0_i_8_n_0;
  wire Count_Out_i0_carry__0_n_0;
  wire Count_Out_i0_carry__0_n_1;
  wire Count_Out_i0_carry__0_n_2;
  wire Count_Out_i0_carry__0_n_3;
  wire Count_Out_i0_carry__0_n_4;
  wire Count_Out_i0_carry__0_n_5;
  wire Count_Out_i0_carry__0_n_6;
  wire Count_Out_i0_carry__0_n_7;
  wire Count_Out_i0_carry__1_i_1_n_0;
  wire Count_Out_i0_carry__1_i_2_n_0;
  wire Count_Out_i0_carry__1_i_3_n_0;
  wire Count_Out_i0_carry__1_i_4_n_0;
  wire Count_Out_i0_carry__1_i_5_n_0;
  wire Count_Out_i0_carry__1_i_6_n_0;
  wire Count_Out_i0_carry__1_i_7_n_0;
  wire Count_Out_i0_carry__1_i_8_n_0;
  wire Count_Out_i0_carry__1_n_0;
  wire Count_Out_i0_carry__1_n_1;
  wire Count_Out_i0_carry__1_n_2;
  wire Count_Out_i0_carry__1_n_3;
  wire Count_Out_i0_carry__1_n_4;
  wire Count_Out_i0_carry__1_n_5;
  wire Count_Out_i0_carry__1_n_6;
  wire Count_Out_i0_carry__1_n_7;
  wire Count_Out_i0_carry__2_i_1_n_0;
  wire Count_Out_i0_carry__2_i_2_n_0;
  wire Count_Out_i0_carry__2_i_3_n_0;
  wire Count_Out_i0_carry__2_i_4_n_0;
  wire Count_Out_i0_carry__2_i_5_n_0;
  wire Count_Out_i0_carry__2_i_6_n_0;
  wire Count_Out_i0_carry__2_i_7_n_0;
  wire Count_Out_i0_carry__2_i_8_n_0;
  wire Count_Out_i0_carry__2_n_1;
  wire Count_Out_i0_carry__2_n_2;
  wire Count_Out_i0_carry__2_n_3;
  wire Count_Out_i0_carry__2_n_4;
  wire Count_Out_i0_carry__2_n_5;
  wire Count_Out_i0_carry__2_n_6;
  wire Count_Out_i0_carry__2_n_7;
  wire Count_Out_i0_carry_i_1_n_0;
  wire Count_Out_i0_carry_i_2_n_0;
  wire Count_Out_i0_carry_i_3_n_0;
  wire Count_Out_i0_carry_i_4_n_0;
  wire Count_Out_i0_carry_i_5_n_0;
  wire Count_Out_i0_carry_i_6_n_0;
  wire Count_Out_i0_carry_i_7_n_0;
  wire Count_Out_i0_carry_i_8_n_0;
  wire Count_Out_i0_carry_n_0;
  wire Count_Out_i0_carry_n_1;
  wire Count_Out_i0_carry_n_2;
  wire Count_Out_i0_carry_n_3;
  wire Count_Out_i0_carry_n_4;
  wire Count_Out_i0_carry_n_5;
  wire Count_Out_i0_carry_n_6;
  wire Count_Out_i0_carry_n_7;
  wire \Count_Out_i[32]_i_1__1_n_0 ;
  wire \Count_Out_i_reg[0]_0 ;
  wire [1:0]D;
  wire Overflow;
  wire Overflow_D1;
  wire Overflow_D1_reg_0;
  wire Sample_Cnt_Ld;
  wire [31:0]Sample_Interval;
  wire core_aclk;
  wire core_aresetn;
  wire [0:0]out;
  wire [31:0]p_1_in;
  wire [7:7]NLW_Count_Out_i0_carry__2_CO_UNCONNECTED;

  LUT2 #(
    .INIT(4'h2)) 
    Carry_Out_i_1
       (.I0(Overflow),
        .I1(Overflow_D1),
        .O(Carry_Out_i_1_n_0));
  FDRE Carry_Out_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Carry_Out_i_1_n_0),
        .Q(Carry_Out_reg_0),
        .R(Overflow_D1_reg_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 Count_Out_i0_carry
       (.CI(A[0]),
        .CI_TOP(1'b0),
        .CO({Count_Out_i0_carry_n_0,Count_Out_i0_carry_n_1,Count_Out_i0_carry_n_2,Count_Out_i0_carry_n_3,Count_Out_i0_carry_n_4,Count_Out_i0_carry_n_5,Count_Out_i0_carry_n_6,Count_Out_i0_carry_n_7}),
        .DI(A[8:1]),
        .O(Count_Out_i[8:1]),
        .S({Count_Out_i0_carry_i_1_n_0,Count_Out_i0_carry_i_2_n_0,Count_Out_i0_carry_i_3_n_0,Count_Out_i0_carry_i_4_n_0,Count_Out_i0_carry_i_5_n_0,Count_Out_i0_carry_i_6_n_0,Count_Out_i0_carry_i_7_n_0,Count_Out_i0_carry_i_8_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 Count_Out_i0_carry__0
       (.CI(Count_Out_i0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({Count_Out_i0_carry__0_n_0,Count_Out_i0_carry__0_n_1,Count_Out_i0_carry__0_n_2,Count_Out_i0_carry__0_n_3,Count_Out_i0_carry__0_n_4,Count_Out_i0_carry__0_n_5,Count_Out_i0_carry__0_n_6,Count_Out_i0_carry__0_n_7}),
        .DI(A[16:9]),
        .O(Count_Out_i[16:9]),
        .S({Count_Out_i0_carry__0_i_1_n_0,Count_Out_i0_carry__0_i_2_n_0,Count_Out_i0_carry__0_i_3_n_0,Count_Out_i0_carry__0_i_4_n_0,Count_Out_i0_carry__0_i_5_n_0,Count_Out_i0_carry__0_i_6_n_0,Count_Out_i0_carry__0_i_7_n_0,Count_Out_i0_carry__0_i_8_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry__0_i_1
       (.I0(A[16]),
        .O(Count_Out_i0_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry__0_i_2
       (.I0(A[15]),
        .O(Count_Out_i0_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry__0_i_3
       (.I0(A[14]),
        .O(Count_Out_i0_carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry__0_i_4
       (.I0(A[13]),
        .O(Count_Out_i0_carry__0_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry__0_i_5
       (.I0(A[12]),
        .O(Count_Out_i0_carry__0_i_5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry__0_i_6
       (.I0(A[11]),
        .O(Count_Out_i0_carry__0_i_6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry__0_i_7
       (.I0(A[10]),
        .O(Count_Out_i0_carry__0_i_7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry__0_i_8
       (.I0(A[9]),
        .O(Count_Out_i0_carry__0_i_8_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 Count_Out_i0_carry__1
       (.CI(Count_Out_i0_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({Count_Out_i0_carry__1_n_0,Count_Out_i0_carry__1_n_1,Count_Out_i0_carry__1_n_2,Count_Out_i0_carry__1_n_3,Count_Out_i0_carry__1_n_4,Count_Out_i0_carry__1_n_5,Count_Out_i0_carry__1_n_6,Count_Out_i0_carry__1_n_7}),
        .DI(A[24:17]),
        .O(Count_Out_i[24:17]),
        .S({Count_Out_i0_carry__1_i_1_n_0,Count_Out_i0_carry__1_i_2_n_0,Count_Out_i0_carry__1_i_3_n_0,Count_Out_i0_carry__1_i_4_n_0,Count_Out_i0_carry__1_i_5_n_0,Count_Out_i0_carry__1_i_6_n_0,Count_Out_i0_carry__1_i_7_n_0,Count_Out_i0_carry__1_i_8_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry__1_i_1
       (.I0(A[24]),
        .O(Count_Out_i0_carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry__1_i_2
       (.I0(A[23]),
        .O(Count_Out_i0_carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry__1_i_3
       (.I0(A[22]),
        .O(Count_Out_i0_carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry__1_i_4
       (.I0(A[21]),
        .O(Count_Out_i0_carry__1_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry__1_i_5
       (.I0(A[20]),
        .O(Count_Out_i0_carry__1_i_5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry__1_i_6
       (.I0(A[19]),
        .O(Count_Out_i0_carry__1_i_6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry__1_i_7
       (.I0(A[18]),
        .O(Count_Out_i0_carry__1_i_7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry__1_i_8
       (.I0(A[17]),
        .O(Count_Out_i0_carry__1_i_8_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 Count_Out_i0_carry__2
       (.CI(Count_Out_i0_carry__1_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_Count_Out_i0_carry__2_CO_UNCONNECTED[7],Count_Out_i0_carry__2_n_1,Count_Out_i0_carry__2_n_2,Count_Out_i0_carry__2_n_3,Count_Out_i0_carry__2_n_4,Count_Out_i0_carry__2_n_5,Count_Out_i0_carry__2_n_6,Count_Out_i0_carry__2_n_7}),
        .DI({1'b0,A[31:25]}),
        .O(Count_Out_i[32:25]),
        .S({Count_Out_i0_carry__2_i_1_n_0,Count_Out_i0_carry__2_i_2_n_0,Count_Out_i0_carry__2_i_3_n_0,Count_Out_i0_carry__2_i_4_n_0,Count_Out_i0_carry__2_i_5_n_0,Count_Out_i0_carry__2_i_6_n_0,Count_Out_i0_carry__2_i_7_n_0,Count_Out_i0_carry__2_i_8_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry__2_i_1
       (.I0(Overflow),
        .O(Count_Out_i0_carry__2_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry__2_i_2
       (.I0(A[31]),
        .O(Count_Out_i0_carry__2_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry__2_i_3
       (.I0(A[30]),
        .O(Count_Out_i0_carry__2_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry__2_i_4
       (.I0(A[29]),
        .O(Count_Out_i0_carry__2_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry__2_i_5
       (.I0(A[28]),
        .O(Count_Out_i0_carry__2_i_5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry__2_i_6
       (.I0(A[27]),
        .O(Count_Out_i0_carry__2_i_6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry__2_i_7
       (.I0(A[26]),
        .O(Count_Out_i0_carry__2_i_7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry__2_i_8
       (.I0(A[25]),
        .O(Count_Out_i0_carry__2_i_8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry_i_1
       (.I0(A[8]),
        .O(Count_Out_i0_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry_i_2
       (.I0(A[7]),
        .O(Count_Out_i0_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry_i_3
       (.I0(A[6]),
        .O(Count_Out_i0_carry_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry_i_4
       (.I0(A[5]),
        .O(Count_Out_i0_carry_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry_i_5
       (.I0(A[4]),
        .O(Count_Out_i0_carry_i_5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry_i_6
       (.I0(A[3]),
        .O(Count_Out_i0_carry_i_6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry_i_7
       (.I0(A[2]),
        .O(Count_Out_i0_carry_i_7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry_i_8
       (.I0(A[1]),
        .O(Count_Out_i0_carry_i_8_n_0));
  LUT4 #(
    .INIT(16'hAAA3)) 
    \Count_Out_i[0]_i_1 
       (.I0(Sample_Interval[0]),
        .I1(A[0]),
        .I2(D[1]),
        .I3(Carry_Out_reg_0),
        .O(p_1_in[0]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[10]_i_1 
       (.I0(Sample_Interval[10]),
        .I1(Count_Out_i[10]),
        .I2(D[1]),
        .I3(Carry_Out_reg_0),
        .O(p_1_in[10]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[11]_i_1 
       (.I0(Sample_Interval[11]),
        .I1(Count_Out_i[11]),
        .I2(D[1]),
        .I3(Carry_Out_reg_0),
        .O(p_1_in[11]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[12]_i_1 
       (.I0(Sample_Interval[12]),
        .I1(Count_Out_i[12]),
        .I2(D[1]),
        .I3(Carry_Out_reg_0),
        .O(p_1_in[12]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[13]_i_1 
       (.I0(Sample_Interval[13]),
        .I1(Count_Out_i[13]),
        .I2(D[1]),
        .I3(Carry_Out_reg_0),
        .O(p_1_in[13]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[14]_i_1 
       (.I0(Sample_Interval[14]),
        .I1(Count_Out_i[14]),
        .I2(D[1]),
        .I3(Carry_Out_reg_0),
        .O(p_1_in[14]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[15]_i_1 
       (.I0(Sample_Interval[15]),
        .I1(Count_Out_i[15]),
        .I2(D[1]),
        .I3(Carry_Out_reg_0),
        .O(p_1_in[15]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[16]_i_1 
       (.I0(Sample_Interval[16]),
        .I1(Count_Out_i[16]),
        .I2(D[1]),
        .I3(Carry_Out_reg_0),
        .O(p_1_in[16]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[17]_i_1 
       (.I0(Sample_Interval[17]),
        .I1(Count_Out_i[17]),
        .I2(D[1]),
        .I3(Carry_Out_reg_0),
        .O(p_1_in[17]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[18]_i_1 
       (.I0(Sample_Interval[18]),
        .I1(Count_Out_i[18]),
        .I2(D[1]),
        .I3(Carry_Out_reg_0),
        .O(p_1_in[18]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[19]_i_1 
       (.I0(Sample_Interval[19]),
        .I1(Count_Out_i[19]),
        .I2(D[1]),
        .I3(Carry_Out_reg_0),
        .O(p_1_in[19]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[1]_i_1 
       (.I0(Sample_Interval[1]),
        .I1(Count_Out_i[1]),
        .I2(D[1]),
        .I3(Carry_Out_reg_0),
        .O(p_1_in[1]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[20]_i_1 
       (.I0(Sample_Interval[20]),
        .I1(Count_Out_i[20]),
        .I2(D[1]),
        .I3(Carry_Out_reg_0),
        .O(p_1_in[20]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[21]_i_1 
       (.I0(Sample_Interval[21]),
        .I1(Count_Out_i[21]),
        .I2(D[1]),
        .I3(Carry_Out_reg_0),
        .O(p_1_in[21]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[22]_i_1 
       (.I0(Sample_Interval[22]),
        .I1(Count_Out_i[22]),
        .I2(D[1]),
        .I3(Carry_Out_reg_0),
        .O(p_1_in[22]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[23]_i_1 
       (.I0(Sample_Interval[23]),
        .I1(Count_Out_i[23]),
        .I2(D[1]),
        .I3(Carry_Out_reg_0),
        .O(p_1_in[23]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[24]_i_1 
       (.I0(Sample_Interval[24]),
        .I1(Count_Out_i[24]),
        .I2(D[1]),
        .I3(Carry_Out_reg_0),
        .O(p_1_in[24]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[25]_i_1 
       (.I0(Sample_Interval[25]),
        .I1(Count_Out_i[25]),
        .I2(D[1]),
        .I3(Carry_Out_reg_0),
        .O(p_1_in[25]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[26]_i_1 
       (.I0(Sample_Interval[26]),
        .I1(Count_Out_i[26]),
        .I2(D[1]),
        .I3(Carry_Out_reg_0),
        .O(p_1_in[26]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[27]_i_1 
       (.I0(Sample_Interval[27]),
        .I1(Count_Out_i[27]),
        .I2(D[1]),
        .I3(Carry_Out_reg_0),
        .O(p_1_in[27]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[28]_i_1 
       (.I0(Sample_Interval[28]),
        .I1(Count_Out_i[28]),
        .I2(D[1]),
        .I3(Carry_Out_reg_0),
        .O(p_1_in[28]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[29]_i_1 
       (.I0(Sample_Interval[29]),
        .I1(Count_Out_i[29]),
        .I2(D[1]),
        .I3(Carry_Out_reg_0),
        .O(p_1_in[29]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[2]_i_1 
       (.I0(Sample_Interval[2]),
        .I1(Count_Out_i[2]),
        .I2(D[1]),
        .I3(Carry_Out_reg_0),
        .O(p_1_in[2]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[30]_i_1 
       (.I0(Sample_Interval[30]),
        .I1(Count_Out_i[30]),
        .I2(D[1]),
        .I3(Carry_Out_reg_0),
        .O(p_1_in[30]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[31]_i_2 
       (.I0(Sample_Interval[31]),
        .I1(Count_Out_i[31]),
        .I2(D[1]),
        .I3(Carry_Out_reg_0),
        .O(p_1_in[31]));
  LUT6 #(
    .INIT(64'h00000000EA2A0000)) 
    \Count_Out_i[32]_i_1__1 
       (.I0(Overflow),
        .I1(D[0]),
        .I2(out),
        .I3(Count_Out_i[32]),
        .I4(core_aresetn),
        .I5(Sample_Cnt_Ld),
        .O(\Count_Out_i[32]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[3]_i_1 
       (.I0(Sample_Interval[3]),
        .I1(Count_Out_i[3]),
        .I2(D[1]),
        .I3(Carry_Out_reg_0),
        .O(p_1_in[3]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[4]_i_1 
       (.I0(Sample_Interval[4]),
        .I1(Count_Out_i[4]),
        .I2(D[1]),
        .I3(Carry_Out_reg_0),
        .O(p_1_in[4]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[5]_i_1 
       (.I0(Sample_Interval[5]),
        .I1(Count_Out_i[5]),
        .I2(D[1]),
        .I3(Carry_Out_reg_0),
        .O(p_1_in[5]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[6]_i_1 
       (.I0(Sample_Interval[6]),
        .I1(Count_Out_i[6]),
        .I2(D[1]),
        .I3(Carry_Out_reg_0),
        .O(p_1_in[6]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[7]_i_1 
       (.I0(Sample_Interval[7]),
        .I1(Count_Out_i[7]),
        .I2(D[1]),
        .I3(Carry_Out_reg_0),
        .O(p_1_in[7]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[8]_i_1 
       (.I0(Sample_Interval[8]),
        .I1(Count_Out_i[8]),
        .I2(D[1]),
        .I3(Carry_Out_reg_0),
        .O(p_1_in[8]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[9]_i_1 
       (.I0(Sample_Interval[9]),
        .I1(Count_Out_i[9]),
        .I2(D[1]),
        .I3(Carry_Out_reg_0),
        .O(p_1_in[9]));
  FDRE \Count_Out_i_reg[0] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[0]),
        .Q(A[0]),
        .R(Overflow_D1_reg_0));
  FDRE \Count_Out_i_reg[10] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[10]),
        .Q(A[10]),
        .R(Overflow_D1_reg_0));
  FDRE \Count_Out_i_reg[11] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[11]),
        .Q(A[11]),
        .R(Overflow_D1_reg_0));
  FDRE \Count_Out_i_reg[12] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[12]),
        .Q(A[12]),
        .R(Overflow_D1_reg_0));
  FDRE \Count_Out_i_reg[13] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[13]),
        .Q(A[13]),
        .R(Overflow_D1_reg_0));
  FDRE \Count_Out_i_reg[14] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[14]),
        .Q(A[14]),
        .R(Overflow_D1_reg_0));
  FDRE \Count_Out_i_reg[15] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[15]),
        .Q(A[15]),
        .R(Overflow_D1_reg_0));
  FDRE \Count_Out_i_reg[16] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[16]),
        .Q(A[16]),
        .R(Overflow_D1_reg_0));
  FDRE \Count_Out_i_reg[17] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[17]),
        .Q(A[17]),
        .R(Overflow_D1_reg_0));
  FDRE \Count_Out_i_reg[18] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[18]),
        .Q(A[18]),
        .R(Overflow_D1_reg_0));
  FDRE \Count_Out_i_reg[19] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[19]),
        .Q(A[19]),
        .R(Overflow_D1_reg_0));
  FDRE \Count_Out_i_reg[1] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[1]),
        .Q(A[1]),
        .R(Overflow_D1_reg_0));
  FDRE \Count_Out_i_reg[20] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[20]),
        .Q(A[20]),
        .R(Overflow_D1_reg_0));
  FDRE \Count_Out_i_reg[21] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[21]),
        .Q(A[21]),
        .R(Overflow_D1_reg_0));
  FDRE \Count_Out_i_reg[22] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[22]),
        .Q(A[22]),
        .R(Overflow_D1_reg_0));
  FDRE \Count_Out_i_reg[23] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[23]),
        .Q(A[23]),
        .R(Overflow_D1_reg_0));
  FDRE \Count_Out_i_reg[24] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[24]),
        .Q(A[24]),
        .R(Overflow_D1_reg_0));
  FDRE \Count_Out_i_reg[25] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[25]),
        .Q(A[25]),
        .R(Overflow_D1_reg_0));
  FDRE \Count_Out_i_reg[26] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[26]),
        .Q(A[26]),
        .R(Overflow_D1_reg_0));
  FDRE \Count_Out_i_reg[27] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[27]),
        .Q(A[27]),
        .R(Overflow_D1_reg_0));
  FDRE \Count_Out_i_reg[28] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[28]),
        .Q(A[28]),
        .R(Overflow_D1_reg_0));
  FDRE \Count_Out_i_reg[29] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[29]),
        .Q(A[29]),
        .R(Overflow_D1_reg_0));
  FDRE \Count_Out_i_reg[2] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[2]),
        .Q(A[2]),
        .R(Overflow_D1_reg_0));
  FDRE \Count_Out_i_reg[30] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[30]),
        .Q(A[30]),
        .R(Overflow_D1_reg_0));
  FDRE \Count_Out_i_reg[31] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[31]),
        .Q(A[31]),
        .R(Overflow_D1_reg_0));
  FDRE \Count_Out_i_reg[32] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Count_Out_i[32]_i_1__1_n_0 ),
        .Q(Overflow),
        .R(1'b0));
  FDRE \Count_Out_i_reg[3] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[3]),
        .Q(A[3]),
        .R(Overflow_D1_reg_0));
  FDRE \Count_Out_i_reg[4] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[4]),
        .Q(A[4]),
        .R(Overflow_D1_reg_0));
  FDRE \Count_Out_i_reg[5] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[5]),
        .Q(A[5]),
        .R(Overflow_D1_reg_0));
  FDRE \Count_Out_i_reg[6] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[6]),
        .Q(A[6]),
        .R(Overflow_D1_reg_0));
  FDRE \Count_Out_i_reg[7] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[7]),
        .Q(A[7]),
        .R(Overflow_D1_reg_0));
  FDRE \Count_Out_i_reg[8] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[8]),
        .Q(A[8]),
        .R(Overflow_D1_reg_0));
  FDRE \Count_Out_i_reg[9] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[9]),
        .Q(A[9]),
        .R(Overflow_D1_reg_0));
  FDRE Overflow_D1_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Overflow),
        .Q(Overflow_D1),
        .R(Overflow_D1_reg_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_counter_ovf
   (Q,
    S0_S_Null_Byte_Cnt,
    Rd_Lat_Start,
    \Count_Out_i_reg[0]_0 ,
    out,
    \Count_Out_i_reg[32]_0 ,
    core_aclk);
  output [32:0]Q;
  input [0:0]S0_S_Null_Byte_Cnt;
  input Rd_Lat_Start;
  input \Count_Out_i_reg[0]_0 ;
  input [1:0]out;
  input [0:0]\Count_Out_i_reg[32]_0 ;
  input core_aclk;

  wire \Count_Out_i[32]_i_1__0_n_0 ;
  wire \Count_Out_i_reg[0]_0 ;
  wire [0:0]\Count_Out_i_reg[32]_0 ;
  wire [32:0]Q;
  wire Rd_Lat_Start;
  wire [0:0]S0_S_Null_Byte_Cnt;
  wire core_aclk;
  wire [1:0]out;
  wire p_0_out_carry__0_i_1__0_n_0;
  wire p_0_out_carry__0_i_2__0_n_0;
  wire p_0_out_carry__0_i_3__0_n_0;
  wire p_0_out_carry__0_i_4__0_n_0;
  wire p_0_out_carry__0_i_5__0_n_0;
  wire p_0_out_carry__0_i_6__0_n_0;
  wire p_0_out_carry__0_i_7__0_n_0;
  wire p_0_out_carry__0_i_8__0_n_0;
  wire p_0_out_carry__0_n_0;
  wire p_0_out_carry__0_n_1;
  wire p_0_out_carry__0_n_2;
  wire p_0_out_carry__0_n_3;
  wire p_0_out_carry__0_n_4;
  wire p_0_out_carry__0_n_5;
  wire p_0_out_carry__0_n_6;
  wire p_0_out_carry__0_n_7;
  wire p_0_out_carry__1_i_1__0_n_0;
  wire p_0_out_carry__1_i_2__0_n_0;
  wire p_0_out_carry__1_i_3__0_n_0;
  wire p_0_out_carry__1_i_4__0_n_0;
  wire p_0_out_carry__1_i_5__0_n_0;
  wire p_0_out_carry__1_i_6__0_n_0;
  wire p_0_out_carry__1_i_7__0_n_0;
  wire p_0_out_carry__1_i_8__0_n_0;
  wire p_0_out_carry__1_n_0;
  wire p_0_out_carry__1_n_1;
  wire p_0_out_carry__1_n_2;
  wire p_0_out_carry__1_n_3;
  wire p_0_out_carry__1_n_4;
  wire p_0_out_carry__1_n_5;
  wire p_0_out_carry__1_n_6;
  wire p_0_out_carry__1_n_7;
  wire p_0_out_carry__2_i_1__0_n_0;
  wire p_0_out_carry__2_i_2__0_n_0;
  wire p_0_out_carry__2_i_3__0_n_0;
  wire p_0_out_carry__2_i_4__0_n_0;
  wire p_0_out_carry__2_i_5__0_n_0;
  wire p_0_out_carry__2_i_6__0_n_0;
  wire p_0_out_carry__2_i_7__0_n_0;
  wire p_0_out_carry__2_i_8__0_n_0;
  wire p_0_out_carry__2_n_1;
  wire p_0_out_carry__2_n_2;
  wire p_0_out_carry__2_n_3;
  wire p_0_out_carry__2_n_4;
  wire p_0_out_carry__2_n_5;
  wire p_0_out_carry__2_n_6;
  wire p_0_out_carry__2_n_7;
  wire p_0_out_carry_i_1__0_n_0;
  wire p_0_out_carry_i_2__0_n_0;
  wire p_0_out_carry_i_3__0_n_0;
  wire p_0_out_carry_i_4__0_n_0;
  wire p_0_out_carry_i_5__0_n_0;
  wire p_0_out_carry_i_6__0_n_0;
  wire p_0_out_carry_i_7__0_n_0;
  wire p_0_out_carry_i_8__0_n_0;
  wire p_0_out_carry_n_0;
  wire p_0_out_carry_n_1;
  wire p_0_out_carry_n_2;
  wire p_0_out_carry_n_3;
  wire p_0_out_carry_n_4;
  wire p_0_out_carry_n_5;
  wire p_0_out_carry_n_6;
  wire p_0_out_carry_n_7;
  wire [32:0]p_1_in;
  wire [7:7]NLW_p_0_out_carry__2_CO_UNCONNECTED;

  LUT1 #(
    .INIT(2'h1)) 
    \Count_Out_i[0]_i_1__0 
       (.I0(Q[0]),
        .O(p_1_in[0]));
  LUT5 #(
    .INIT(32'hE0EE0000)) 
    \Count_Out_i[32]_i_1__0 
       (.I0(S0_S_Null_Byte_Cnt),
        .I1(Rd_Lat_Start),
        .I2(\Count_Out_i_reg[0]_0 ),
        .I3(out[1]),
        .I4(out[0]),
        .O(\Count_Out_i[32]_i_1__0_n_0 ));
  FDRE \Count_Out_i_reg[0] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__0_n_0 ),
        .D(p_1_in[0]),
        .Q(Q[0]),
        .R(\Count_Out_i_reg[32]_0 ));
  FDRE \Count_Out_i_reg[10] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__0_n_0 ),
        .D(p_1_in[10]),
        .Q(Q[10]),
        .R(\Count_Out_i_reg[32]_0 ));
  FDRE \Count_Out_i_reg[11] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__0_n_0 ),
        .D(p_1_in[11]),
        .Q(Q[11]),
        .R(\Count_Out_i_reg[32]_0 ));
  FDRE \Count_Out_i_reg[12] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__0_n_0 ),
        .D(p_1_in[12]),
        .Q(Q[12]),
        .R(\Count_Out_i_reg[32]_0 ));
  FDRE \Count_Out_i_reg[13] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__0_n_0 ),
        .D(p_1_in[13]),
        .Q(Q[13]),
        .R(\Count_Out_i_reg[32]_0 ));
  FDRE \Count_Out_i_reg[14] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__0_n_0 ),
        .D(p_1_in[14]),
        .Q(Q[14]),
        .R(\Count_Out_i_reg[32]_0 ));
  FDRE \Count_Out_i_reg[15] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__0_n_0 ),
        .D(p_1_in[15]),
        .Q(Q[15]),
        .R(\Count_Out_i_reg[32]_0 ));
  FDRE \Count_Out_i_reg[16] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__0_n_0 ),
        .D(p_1_in[16]),
        .Q(Q[16]),
        .R(\Count_Out_i_reg[32]_0 ));
  FDRE \Count_Out_i_reg[17] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__0_n_0 ),
        .D(p_1_in[17]),
        .Q(Q[17]),
        .R(\Count_Out_i_reg[32]_0 ));
  FDRE \Count_Out_i_reg[18] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__0_n_0 ),
        .D(p_1_in[18]),
        .Q(Q[18]),
        .R(\Count_Out_i_reg[32]_0 ));
  FDRE \Count_Out_i_reg[19] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__0_n_0 ),
        .D(p_1_in[19]),
        .Q(Q[19]),
        .R(\Count_Out_i_reg[32]_0 ));
  FDRE \Count_Out_i_reg[1] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__0_n_0 ),
        .D(p_1_in[1]),
        .Q(Q[1]),
        .R(\Count_Out_i_reg[32]_0 ));
  FDRE \Count_Out_i_reg[20] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__0_n_0 ),
        .D(p_1_in[20]),
        .Q(Q[20]),
        .R(\Count_Out_i_reg[32]_0 ));
  FDRE \Count_Out_i_reg[21] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__0_n_0 ),
        .D(p_1_in[21]),
        .Q(Q[21]),
        .R(\Count_Out_i_reg[32]_0 ));
  FDRE \Count_Out_i_reg[22] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__0_n_0 ),
        .D(p_1_in[22]),
        .Q(Q[22]),
        .R(\Count_Out_i_reg[32]_0 ));
  FDRE \Count_Out_i_reg[23] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__0_n_0 ),
        .D(p_1_in[23]),
        .Q(Q[23]),
        .R(\Count_Out_i_reg[32]_0 ));
  FDRE \Count_Out_i_reg[24] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__0_n_0 ),
        .D(p_1_in[24]),
        .Q(Q[24]),
        .R(\Count_Out_i_reg[32]_0 ));
  FDRE \Count_Out_i_reg[25] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__0_n_0 ),
        .D(p_1_in[25]),
        .Q(Q[25]),
        .R(\Count_Out_i_reg[32]_0 ));
  FDRE \Count_Out_i_reg[26] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__0_n_0 ),
        .D(p_1_in[26]),
        .Q(Q[26]),
        .R(\Count_Out_i_reg[32]_0 ));
  FDRE \Count_Out_i_reg[27] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__0_n_0 ),
        .D(p_1_in[27]),
        .Q(Q[27]),
        .R(\Count_Out_i_reg[32]_0 ));
  FDRE \Count_Out_i_reg[28] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__0_n_0 ),
        .D(p_1_in[28]),
        .Q(Q[28]),
        .R(\Count_Out_i_reg[32]_0 ));
  FDRE \Count_Out_i_reg[29] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__0_n_0 ),
        .D(p_1_in[29]),
        .Q(Q[29]),
        .R(\Count_Out_i_reg[32]_0 ));
  FDRE \Count_Out_i_reg[2] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__0_n_0 ),
        .D(p_1_in[2]),
        .Q(Q[2]),
        .R(\Count_Out_i_reg[32]_0 ));
  FDRE \Count_Out_i_reg[30] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__0_n_0 ),
        .D(p_1_in[30]),
        .Q(Q[30]),
        .R(\Count_Out_i_reg[32]_0 ));
  FDRE \Count_Out_i_reg[31] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__0_n_0 ),
        .D(p_1_in[31]),
        .Q(Q[31]),
        .R(\Count_Out_i_reg[32]_0 ));
  FDRE \Count_Out_i_reg[32] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__0_n_0 ),
        .D(p_1_in[32]),
        .Q(Q[32]),
        .R(\Count_Out_i_reg[32]_0 ));
  FDRE \Count_Out_i_reg[3] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__0_n_0 ),
        .D(p_1_in[3]),
        .Q(Q[3]),
        .R(\Count_Out_i_reg[32]_0 ));
  FDRE \Count_Out_i_reg[4] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__0_n_0 ),
        .D(p_1_in[4]),
        .Q(Q[4]),
        .R(\Count_Out_i_reg[32]_0 ));
  FDRE \Count_Out_i_reg[5] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__0_n_0 ),
        .D(p_1_in[5]),
        .Q(Q[5]),
        .R(\Count_Out_i_reg[32]_0 ));
  FDRE \Count_Out_i_reg[6] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__0_n_0 ),
        .D(p_1_in[6]),
        .Q(Q[6]),
        .R(\Count_Out_i_reg[32]_0 ));
  FDRE \Count_Out_i_reg[7] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__0_n_0 ),
        .D(p_1_in[7]),
        .Q(Q[7]),
        .R(\Count_Out_i_reg[32]_0 ));
  FDRE \Count_Out_i_reg[8] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__0_n_0 ),
        .D(p_1_in[8]),
        .Q(Q[8]),
        .R(\Count_Out_i_reg[32]_0 ));
  FDRE \Count_Out_i_reg[9] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__0_n_0 ),
        .D(p_1_in[9]),
        .Q(Q[9]),
        .R(\Count_Out_i_reg[32]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 p_0_out_carry
       (.CI(Q[0]),
        .CI_TOP(1'b0),
        .CO({p_0_out_carry_n_0,p_0_out_carry_n_1,p_0_out_carry_n_2,p_0_out_carry_n_3,p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .DI({Q[7:1],p_0_out_carry_i_1__0_n_0}),
        .O(p_1_in[8:1]),
        .S({p_0_out_carry_i_2__0_n_0,p_0_out_carry_i_3__0_n_0,p_0_out_carry_i_4__0_n_0,p_0_out_carry_i_5__0_n_0,p_0_out_carry_i_6__0_n_0,p_0_out_carry_i_7__0_n_0,p_0_out_carry_i_8__0_n_0,Q[1]}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 p_0_out_carry__0
       (.CI(p_0_out_carry_n_0),
        .CI_TOP(1'b0),
        .CO({p_0_out_carry__0_n_0,p_0_out_carry__0_n_1,p_0_out_carry__0_n_2,p_0_out_carry__0_n_3,p_0_out_carry__0_n_4,p_0_out_carry__0_n_5,p_0_out_carry__0_n_6,p_0_out_carry__0_n_7}),
        .DI(Q[15:8]),
        .O(p_1_in[16:9]),
        .S({p_0_out_carry__0_i_1__0_n_0,p_0_out_carry__0_i_2__0_n_0,p_0_out_carry__0_i_3__0_n_0,p_0_out_carry__0_i_4__0_n_0,p_0_out_carry__0_i_5__0_n_0,p_0_out_carry__0_i_6__0_n_0,p_0_out_carry__0_i_7__0_n_0,p_0_out_carry__0_i_8__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_1__0
       (.I0(Q[15]),
        .I1(Q[16]),
        .O(p_0_out_carry__0_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_2__0
       (.I0(Q[14]),
        .I1(Q[15]),
        .O(p_0_out_carry__0_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_3__0
       (.I0(Q[13]),
        .I1(Q[14]),
        .O(p_0_out_carry__0_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_4__0
       (.I0(Q[12]),
        .I1(Q[13]),
        .O(p_0_out_carry__0_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_5__0
       (.I0(Q[11]),
        .I1(Q[12]),
        .O(p_0_out_carry__0_i_5__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_6__0
       (.I0(Q[10]),
        .I1(Q[11]),
        .O(p_0_out_carry__0_i_6__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_7__0
       (.I0(Q[9]),
        .I1(Q[10]),
        .O(p_0_out_carry__0_i_7__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_8__0
       (.I0(Q[8]),
        .I1(Q[9]),
        .O(p_0_out_carry__0_i_8__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 p_0_out_carry__1
       (.CI(p_0_out_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({p_0_out_carry__1_n_0,p_0_out_carry__1_n_1,p_0_out_carry__1_n_2,p_0_out_carry__1_n_3,p_0_out_carry__1_n_4,p_0_out_carry__1_n_5,p_0_out_carry__1_n_6,p_0_out_carry__1_n_7}),
        .DI(Q[23:16]),
        .O(p_1_in[24:17]),
        .S({p_0_out_carry__1_i_1__0_n_0,p_0_out_carry__1_i_2__0_n_0,p_0_out_carry__1_i_3__0_n_0,p_0_out_carry__1_i_4__0_n_0,p_0_out_carry__1_i_5__0_n_0,p_0_out_carry__1_i_6__0_n_0,p_0_out_carry__1_i_7__0_n_0,p_0_out_carry__1_i_8__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__1_i_1__0
       (.I0(Q[23]),
        .I1(Q[24]),
        .O(p_0_out_carry__1_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__1_i_2__0
       (.I0(Q[22]),
        .I1(Q[23]),
        .O(p_0_out_carry__1_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__1_i_3__0
       (.I0(Q[21]),
        .I1(Q[22]),
        .O(p_0_out_carry__1_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__1_i_4__0
       (.I0(Q[20]),
        .I1(Q[21]),
        .O(p_0_out_carry__1_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__1_i_5__0
       (.I0(Q[19]),
        .I1(Q[20]),
        .O(p_0_out_carry__1_i_5__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__1_i_6__0
       (.I0(Q[18]),
        .I1(Q[19]),
        .O(p_0_out_carry__1_i_6__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__1_i_7__0
       (.I0(Q[17]),
        .I1(Q[18]),
        .O(p_0_out_carry__1_i_7__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__1_i_8__0
       (.I0(Q[16]),
        .I1(Q[17]),
        .O(p_0_out_carry__1_i_8__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 p_0_out_carry__2
       (.CI(p_0_out_carry__1_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_p_0_out_carry__2_CO_UNCONNECTED[7],p_0_out_carry__2_n_1,p_0_out_carry__2_n_2,p_0_out_carry__2_n_3,p_0_out_carry__2_n_4,p_0_out_carry__2_n_5,p_0_out_carry__2_n_6,p_0_out_carry__2_n_7}),
        .DI({1'b0,Q[30:24]}),
        .O(p_1_in[32:25]),
        .S({p_0_out_carry__2_i_1__0_n_0,p_0_out_carry__2_i_2__0_n_0,p_0_out_carry__2_i_3__0_n_0,p_0_out_carry__2_i_4__0_n_0,p_0_out_carry__2_i_5__0_n_0,p_0_out_carry__2_i_6__0_n_0,p_0_out_carry__2_i_7__0_n_0,p_0_out_carry__2_i_8__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__2_i_1__0
       (.I0(Q[31]),
        .I1(Q[32]),
        .O(p_0_out_carry__2_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__2_i_2__0
       (.I0(Q[30]),
        .I1(Q[31]),
        .O(p_0_out_carry__2_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__2_i_3__0
       (.I0(Q[29]),
        .I1(Q[30]),
        .O(p_0_out_carry__2_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__2_i_4__0
       (.I0(Q[28]),
        .I1(Q[29]),
        .O(p_0_out_carry__2_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__2_i_5__0
       (.I0(Q[27]),
        .I1(Q[28]),
        .O(p_0_out_carry__2_i_5__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__2_i_6__0
       (.I0(Q[26]),
        .I1(Q[27]),
        .O(p_0_out_carry__2_i_6__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__2_i_7__0
       (.I0(Q[25]),
        .I1(Q[26]),
        .O(p_0_out_carry__2_i_7__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__2_i_8__0
       (.I0(Q[24]),
        .I1(Q[25]),
        .O(p_0_out_carry__2_i_8__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_0_out_carry_i_1__0
       (.I0(Q[1]),
        .O(p_0_out_carry_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2__0
       (.I0(Q[7]),
        .I1(Q[8]),
        .O(p_0_out_carry_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3__0
       (.I0(Q[6]),
        .I1(Q[7]),
        .O(p_0_out_carry_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4__0
       (.I0(Q[5]),
        .I1(Q[6]),
        .O(p_0_out_carry_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_5__0
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(p_0_out_carry_i_5__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_6__0
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(p_0_out_carry_i_6__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_7__0
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(p_0_out_carry_i_7__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_8__0
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(p_0_out_carry_i_8__0_n_0));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_21_counter_ovf" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_counter_ovf_18
   (Q,
    rst_int_n_reg_rep,
    \Count_Out_i_reg[0]_0 ,
    Data_valid_reg2,
    Metrics_Cnt_En_Int,
    Wr_Lat_Start,
    Data_valid_reg1,
    core_aclk);
  output [32:0]Q;
  output [0:0]rst_int_n_reg_rep;
  input \Count_Out_i_reg[0]_0 ;
  input Data_valid_reg2;
  input Metrics_Cnt_En_Int;
  input Wr_Lat_Start;
  input Data_valid_reg1;
  input core_aclk;

  wire \Count_Out_i[32]_i_1_n_0 ;
  wire \Count_Out_i_reg[0]_0 ;
  wire Data_valid_reg1;
  wire Data_valid_reg2;
  wire Metrics_Cnt_En_Int;
  wire [32:0]Q;
  wire Wr_Lat_Start;
  wire core_aclk;
  wire p_0_out_carry__0_i_1_n_0;
  wire p_0_out_carry__0_i_2_n_0;
  wire p_0_out_carry__0_i_3_n_0;
  wire p_0_out_carry__0_i_4_n_0;
  wire p_0_out_carry__0_i_5_n_0;
  wire p_0_out_carry__0_i_6_n_0;
  wire p_0_out_carry__0_i_7_n_0;
  wire p_0_out_carry__0_i_8_n_0;
  wire p_0_out_carry__0_n_0;
  wire p_0_out_carry__0_n_1;
  wire p_0_out_carry__0_n_2;
  wire p_0_out_carry__0_n_3;
  wire p_0_out_carry__0_n_4;
  wire p_0_out_carry__0_n_5;
  wire p_0_out_carry__0_n_6;
  wire p_0_out_carry__0_n_7;
  wire p_0_out_carry__1_i_1_n_0;
  wire p_0_out_carry__1_i_2_n_0;
  wire p_0_out_carry__1_i_3_n_0;
  wire p_0_out_carry__1_i_4_n_0;
  wire p_0_out_carry__1_i_5_n_0;
  wire p_0_out_carry__1_i_6_n_0;
  wire p_0_out_carry__1_i_7_n_0;
  wire p_0_out_carry__1_i_8_n_0;
  wire p_0_out_carry__1_n_0;
  wire p_0_out_carry__1_n_1;
  wire p_0_out_carry__1_n_2;
  wire p_0_out_carry__1_n_3;
  wire p_0_out_carry__1_n_4;
  wire p_0_out_carry__1_n_5;
  wire p_0_out_carry__1_n_6;
  wire p_0_out_carry__1_n_7;
  wire p_0_out_carry__2_i_1_n_0;
  wire p_0_out_carry__2_i_2_n_0;
  wire p_0_out_carry__2_i_3_n_0;
  wire p_0_out_carry__2_i_4_n_0;
  wire p_0_out_carry__2_i_5_n_0;
  wire p_0_out_carry__2_i_6_n_0;
  wire p_0_out_carry__2_i_7_n_0;
  wire p_0_out_carry__2_i_8_n_0;
  wire p_0_out_carry__2_n_1;
  wire p_0_out_carry__2_n_2;
  wire p_0_out_carry__2_n_3;
  wire p_0_out_carry__2_n_4;
  wire p_0_out_carry__2_n_5;
  wire p_0_out_carry__2_n_6;
  wire p_0_out_carry__2_n_7;
  wire p_0_out_carry_i_1_n_0;
  wire p_0_out_carry_i_2_n_0;
  wire p_0_out_carry_i_3_n_0;
  wire p_0_out_carry_i_4_n_0;
  wire p_0_out_carry_i_5_n_0;
  wire p_0_out_carry_i_6_n_0;
  wire p_0_out_carry_i_7_n_0;
  wire p_0_out_carry_i_8_n_0;
  wire p_0_out_carry_n_0;
  wire p_0_out_carry_n_1;
  wire p_0_out_carry_n_2;
  wire p_0_out_carry_n_3;
  wire p_0_out_carry_n_4;
  wire p_0_out_carry_n_5;
  wire p_0_out_carry_n_6;
  wire p_0_out_carry_n_7;
  wire [32:0]p_1_in;
  wire [0:0]rst_int_n_reg_rep;
  wire [7:7]NLW_p_0_out_carry__2_CO_UNCONNECTED;

  LUT1 #(
    .INIT(2'h1)) 
    \Count_Out_i[0]_i_1 
       (.I0(Q[0]),
        .O(p_1_in[0]));
  LUT4 #(
    .INIT(16'hC808)) 
    \Count_Out_i[32]_i_1 
       (.I0(Data_valid_reg2),
        .I1(Metrics_Cnt_En_Int),
        .I2(Wr_Lat_Start),
        .I3(Data_valid_reg1),
        .O(\Count_Out_i[32]_i_1_n_0 ));
  FDRE \Count_Out_i_reg[0] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1_n_0 ),
        .D(p_1_in[0]),
        .Q(Q[0]),
        .R(rst_int_n_reg_rep));
  FDRE \Count_Out_i_reg[10] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1_n_0 ),
        .D(p_1_in[10]),
        .Q(Q[10]),
        .R(rst_int_n_reg_rep));
  FDRE \Count_Out_i_reg[11] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1_n_0 ),
        .D(p_1_in[11]),
        .Q(Q[11]),
        .R(rst_int_n_reg_rep));
  FDRE \Count_Out_i_reg[12] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1_n_0 ),
        .D(p_1_in[12]),
        .Q(Q[12]),
        .R(rst_int_n_reg_rep));
  FDRE \Count_Out_i_reg[13] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1_n_0 ),
        .D(p_1_in[13]),
        .Q(Q[13]),
        .R(rst_int_n_reg_rep));
  FDRE \Count_Out_i_reg[14] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1_n_0 ),
        .D(p_1_in[14]),
        .Q(Q[14]),
        .R(rst_int_n_reg_rep));
  FDRE \Count_Out_i_reg[15] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1_n_0 ),
        .D(p_1_in[15]),
        .Q(Q[15]),
        .R(rst_int_n_reg_rep));
  FDRE \Count_Out_i_reg[16] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1_n_0 ),
        .D(p_1_in[16]),
        .Q(Q[16]),
        .R(rst_int_n_reg_rep));
  FDRE \Count_Out_i_reg[17] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1_n_0 ),
        .D(p_1_in[17]),
        .Q(Q[17]),
        .R(rst_int_n_reg_rep));
  FDRE \Count_Out_i_reg[18] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1_n_0 ),
        .D(p_1_in[18]),
        .Q(Q[18]),
        .R(rst_int_n_reg_rep));
  FDRE \Count_Out_i_reg[19] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1_n_0 ),
        .D(p_1_in[19]),
        .Q(Q[19]),
        .R(rst_int_n_reg_rep));
  FDRE \Count_Out_i_reg[1] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1_n_0 ),
        .D(p_1_in[1]),
        .Q(Q[1]),
        .R(rst_int_n_reg_rep));
  FDRE \Count_Out_i_reg[20] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1_n_0 ),
        .D(p_1_in[20]),
        .Q(Q[20]),
        .R(rst_int_n_reg_rep));
  FDRE \Count_Out_i_reg[21] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1_n_0 ),
        .D(p_1_in[21]),
        .Q(Q[21]),
        .R(rst_int_n_reg_rep));
  FDRE \Count_Out_i_reg[22] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1_n_0 ),
        .D(p_1_in[22]),
        .Q(Q[22]),
        .R(rst_int_n_reg_rep));
  FDRE \Count_Out_i_reg[23] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1_n_0 ),
        .D(p_1_in[23]),
        .Q(Q[23]),
        .R(rst_int_n_reg_rep));
  FDRE \Count_Out_i_reg[24] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1_n_0 ),
        .D(p_1_in[24]),
        .Q(Q[24]),
        .R(rst_int_n_reg_rep));
  FDRE \Count_Out_i_reg[25] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1_n_0 ),
        .D(p_1_in[25]),
        .Q(Q[25]),
        .R(rst_int_n_reg_rep));
  FDRE \Count_Out_i_reg[26] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1_n_0 ),
        .D(p_1_in[26]),
        .Q(Q[26]),
        .R(rst_int_n_reg_rep));
  FDRE \Count_Out_i_reg[27] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1_n_0 ),
        .D(p_1_in[27]),
        .Q(Q[27]),
        .R(rst_int_n_reg_rep));
  FDRE \Count_Out_i_reg[28] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1_n_0 ),
        .D(p_1_in[28]),
        .Q(Q[28]),
        .R(rst_int_n_reg_rep));
  FDRE \Count_Out_i_reg[29] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1_n_0 ),
        .D(p_1_in[29]),
        .Q(Q[29]),
        .R(rst_int_n_reg_rep));
  FDRE \Count_Out_i_reg[2] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1_n_0 ),
        .D(p_1_in[2]),
        .Q(Q[2]),
        .R(rst_int_n_reg_rep));
  FDRE \Count_Out_i_reg[30] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1_n_0 ),
        .D(p_1_in[30]),
        .Q(Q[30]),
        .R(rst_int_n_reg_rep));
  FDRE \Count_Out_i_reg[31] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1_n_0 ),
        .D(p_1_in[31]),
        .Q(Q[31]),
        .R(rst_int_n_reg_rep));
  FDRE \Count_Out_i_reg[32] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1_n_0 ),
        .D(p_1_in[32]),
        .Q(Q[32]),
        .R(rst_int_n_reg_rep));
  FDRE \Count_Out_i_reg[3] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1_n_0 ),
        .D(p_1_in[3]),
        .Q(Q[3]),
        .R(rst_int_n_reg_rep));
  FDRE \Count_Out_i_reg[4] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1_n_0 ),
        .D(p_1_in[4]),
        .Q(Q[4]),
        .R(rst_int_n_reg_rep));
  FDRE \Count_Out_i_reg[5] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1_n_0 ),
        .D(p_1_in[5]),
        .Q(Q[5]),
        .R(rst_int_n_reg_rep));
  FDRE \Count_Out_i_reg[6] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1_n_0 ),
        .D(p_1_in[6]),
        .Q(Q[6]),
        .R(rst_int_n_reg_rep));
  FDRE \Count_Out_i_reg[7] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1_n_0 ),
        .D(p_1_in[7]),
        .Q(Q[7]),
        .R(rst_int_n_reg_rep));
  FDRE \Count_Out_i_reg[8] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1_n_0 ),
        .D(p_1_in[8]),
        .Q(Q[8]),
        .R(rst_int_n_reg_rep));
  FDRE \Count_Out_i_reg[9] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1_n_0 ),
        .D(p_1_in[9]),
        .Q(Q[9]),
        .R(rst_int_n_reg_rep));
  LUT1 #(
    .INIT(2'h1)) 
    empty_i_1__8
       (.I0(\Count_Out_i_reg[0]_0 ),
        .O(rst_int_n_reg_rep));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 p_0_out_carry
       (.CI(Q[0]),
        .CI_TOP(1'b0),
        .CO({p_0_out_carry_n_0,p_0_out_carry_n_1,p_0_out_carry_n_2,p_0_out_carry_n_3,p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .DI({Q[7:1],p_0_out_carry_i_1_n_0}),
        .O(p_1_in[8:1]),
        .S({p_0_out_carry_i_2_n_0,p_0_out_carry_i_3_n_0,p_0_out_carry_i_4_n_0,p_0_out_carry_i_5_n_0,p_0_out_carry_i_6_n_0,p_0_out_carry_i_7_n_0,p_0_out_carry_i_8_n_0,Q[1]}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 p_0_out_carry__0
       (.CI(p_0_out_carry_n_0),
        .CI_TOP(1'b0),
        .CO({p_0_out_carry__0_n_0,p_0_out_carry__0_n_1,p_0_out_carry__0_n_2,p_0_out_carry__0_n_3,p_0_out_carry__0_n_4,p_0_out_carry__0_n_5,p_0_out_carry__0_n_6,p_0_out_carry__0_n_7}),
        .DI(Q[15:8]),
        .O(p_1_in[16:9]),
        .S({p_0_out_carry__0_i_1_n_0,p_0_out_carry__0_i_2_n_0,p_0_out_carry__0_i_3_n_0,p_0_out_carry__0_i_4_n_0,p_0_out_carry__0_i_5_n_0,p_0_out_carry__0_i_6_n_0,p_0_out_carry__0_i_7_n_0,p_0_out_carry__0_i_8_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_1
       (.I0(Q[15]),
        .I1(Q[16]),
        .O(p_0_out_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_2
       (.I0(Q[14]),
        .I1(Q[15]),
        .O(p_0_out_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_3
       (.I0(Q[13]),
        .I1(Q[14]),
        .O(p_0_out_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_4
       (.I0(Q[12]),
        .I1(Q[13]),
        .O(p_0_out_carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_5
       (.I0(Q[11]),
        .I1(Q[12]),
        .O(p_0_out_carry__0_i_5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_6
       (.I0(Q[10]),
        .I1(Q[11]),
        .O(p_0_out_carry__0_i_6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_7
       (.I0(Q[9]),
        .I1(Q[10]),
        .O(p_0_out_carry__0_i_7_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_8
       (.I0(Q[8]),
        .I1(Q[9]),
        .O(p_0_out_carry__0_i_8_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 p_0_out_carry__1
       (.CI(p_0_out_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({p_0_out_carry__1_n_0,p_0_out_carry__1_n_1,p_0_out_carry__1_n_2,p_0_out_carry__1_n_3,p_0_out_carry__1_n_4,p_0_out_carry__1_n_5,p_0_out_carry__1_n_6,p_0_out_carry__1_n_7}),
        .DI(Q[23:16]),
        .O(p_1_in[24:17]),
        .S({p_0_out_carry__1_i_1_n_0,p_0_out_carry__1_i_2_n_0,p_0_out_carry__1_i_3_n_0,p_0_out_carry__1_i_4_n_0,p_0_out_carry__1_i_5_n_0,p_0_out_carry__1_i_6_n_0,p_0_out_carry__1_i_7_n_0,p_0_out_carry__1_i_8_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__1_i_1
       (.I0(Q[23]),
        .I1(Q[24]),
        .O(p_0_out_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__1_i_2
       (.I0(Q[22]),
        .I1(Q[23]),
        .O(p_0_out_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__1_i_3
       (.I0(Q[21]),
        .I1(Q[22]),
        .O(p_0_out_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__1_i_4
       (.I0(Q[20]),
        .I1(Q[21]),
        .O(p_0_out_carry__1_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__1_i_5
       (.I0(Q[19]),
        .I1(Q[20]),
        .O(p_0_out_carry__1_i_5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__1_i_6
       (.I0(Q[18]),
        .I1(Q[19]),
        .O(p_0_out_carry__1_i_6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__1_i_7
       (.I0(Q[17]),
        .I1(Q[18]),
        .O(p_0_out_carry__1_i_7_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__1_i_8
       (.I0(Q[16]),
        .I1(Q[17]),
        .O(p_0_out_carry__1_i_8_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 p_0_out_carry__2
       (.CI(p_0_out_carry__1_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_p_0_out_carry__2_CO_UNCONNECTED[7],p_0_out_carry__2_n_1,p_0_out_carry__2_n_2,p_0_out_carry__2_n_3,p_0_out_carry__2_n_4,p_0_out_carry__2_n_5,p_0_out_carry__2_n_6,p_0_out_carry__2_n_7}),
        .DI({1'b0,Q[30:24]}),
        .O(p_1_in[32:25]),
        .S({p_0_out_carry__2_i_1_n_0,p_0_out_carry__2_i_2_n_0,p_0_out_carry__2_i_3_n_0,p_0_out_carry__2_i_4_n_0,p_0_out_carry__2_i_5_n_0,p_0_out_carry__2_i_6_n_0,p_0_out_carry__2_i_7_n_0,p_0_out_carry__2_i_8_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__2_i_1
       (.I0(Q[31]),
        .I1(Q[32]),
        .O(p_0_out_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__2_i_2
       (.I0(Q[30]),
        .I1(Q[31]),
        .O(p_0_out_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__2_i_3
       (.I0(Q[29]),
        .I1(Q[30]),
        .O(p_0_out_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__2_i_4
       (.I0(Q[28]),
        .I1(Q[29]),
        .O(p_0_out_carry__2_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__2_i_5
       (.I0(Q[27]),
        .I1(Q[28]),
        .O(p_0_out_carry__2_i_5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__2_i_6
       (.I0(Q[26]),
        .I1(Q[27]),
        .O(p_0_out_carry__2_i_6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__2_i_7
       (.I0(Q[25]),
        .I1(Q[26]),
        .O(p_0_out_carry__2_i_7_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__2_i_8
       (.I0(Q[24]),
        .I1(Q[25]),
        .O(p_0_out_carry__2_i_8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_0_out_carry_i_1
       (.I0(Q[1]),
        .O(p_0_out_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2
       (.I0(Q[7]),
        .I1(Q[8]),
        .O(p_0_out_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3
       (.I0(Q[6]),
        .I1(Q[7]),
        .O(p_0_out_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4
       (.I0(Q[5]),
        .I1(Q[6]),
        .O(p_0_out_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_5
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(p_0_out_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_6
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(p_0_out_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_7
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(p_0_out_carry_i_7_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_8
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(p_0_out_carry_i_8_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_dff_async_reset
   (out,
    core_aclk,
    capture_event);
  output out;
  input core_aclk;
  input capture_event;

  wire capture_event;
  wire core_aclk;
  (* async_reg = "true" *) wire out;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE q_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(capture_event),
        .Q(out));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_21_dff_async_reset" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_dff_async_reset_0
   (out,
    core_aclk,
    reset_event);
  output out;
  input core_aclk;
  input reset_event;

  wire core_aclk;
  (* async_reg = "true" *) wire out;
  wire reset_event;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE q_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(reset_event),
        .Q(out));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_21_dff_async_reset" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_dff_async_reset_1
   (out,
    q_reg_0,
    core_aclk,
    capture_event);
  output out;
  input q_reg_0;
  input core_aclk;
  input capture_event;

  wire capture_event;
  wire core_aclk;
  (* async_reg = "true" *) wire out;
  wire q_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE q_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(q_reg_0),
        .PRE(capture_event),
        .Q(out));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_21_dff_async_reset" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_dff_async_reset_2
   (out,
    q_reg_0,
    core_aclk,
    reset_event);
  output out;
  input q_reg_0;
  input core_aclk;
  input reset_event;

  wire core_aclk;
  (* async_reg = "true" *) wire out;
  wire q_reg_0;
  wire reset_event;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE q_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(q_reg_0),
        .PRE(reset_event),
        .Q(out));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_ext_calc
   (rst_int_n,
    External_Event_Cnt_En,
    Ext_Event_going_on,
    rst_int_n1,
    core_aclk,
    Q,
    Ext_Event0_Sync_Data_Valid,
    Ext_Event_going_on_reg_0,
    out);
  output rst_int_n;
  output External_Event_Cnt_En;
  output Ext_Event_going_on;
  input rst_int_n1;
  input core_aclk;
  input [0:0]Q;
  input Ext_Event0_Sync_Data_Valid;
  input Ext_Event_going_on_reg_0;
  input [0:0]out;

  wire Ext_Event0_Sync_Data_Valid;
  wire Ext_Event_Valid_d1;
  wire Ext_Event_d1;
  wire Ext_Event_d1_i_1_n_0;
  wire Ext_Event_going_on;
  wire Ext_Event_going_on_reg_0;
  wire External_Event_Cnt_En;
  wire External_Event_Cnt_En0__0;
  wire [0:0]Q;
  wire core_aclk;
  wire [0:0]out;
  wire rst_int_n;
  wire rst_int_n1;

  FDRE Ext_Event_Valid_d1_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Ext_Event0_Sync_Data_Valid),
        .Q(Ext_Event_Valid_d1),
        .R(Ext_Event_d1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Ext_Event_d1_i_1
       (.I0(rst_int_n),
        .O(Ext_Event_d1_i_1_n_0));
  FDRE Ext_Event_d1_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Q),
        .Q(Ext_Event_d1),
        .R(Ext_Event_d1_i_1_n_0));
  FDRE Ext_Event_going_on_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Ext_Event_going_on_reg_0),
        .Q(Ext_Event_going_on),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    External_Event_Cnt_En0
       (.I0(Ext_Event_Valid_d1),
        .I1(Ext_Event_going_on),
        .I2(Ext_Event_d1),
        .I3(out),
        .O(External_Event_Cnt_En0__0));
  FDRE External_Event_Cnt_En_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(External_Event_Cnt_En0__0),
        .Q(External_Event_Cnt_En),
        .R(Ext_Event_d1_i_1_n_0));
  (* KEEP = "yes" *) 
  FDRE rst_int_n_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(rst_int_n1),
        .Q(rst_int_n),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_glbl_clk_cnt
   (D,
    Global_Clk_Cnt_OF,
    Overflow_D1_reg,
    \Count_Out_i_reg[0] ,
    core_aclk,
    out,
    core_aresetn);
  output [31:0]D;
  output Global_Clk_Cnt_OF;
  input Overflow_D1_reg;
  input \Count_Out_i_reg[0] ;
  input core_aclk;
  input [1:0]out;
  input core_aresetn;

  wire \Count_Out_i_reg[0] ;
  wire [31:0]D;
  wire Global_Clk_Cnt_OF;
  wire Overflow_D1_reg;
  wire core_aclk;
  wire core_aresetn;
  wire [1:0]out;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_counter_19 counter_inst
       (.\Count_Out_i_reg[0]_0 (\Count_Out_i_reg[0] ),
        .D(D),
        .Global_Clk_Cnt_OF(Global_Clk_Cnt_OF),
        .Overflow_D1_reg_0(Overflow_D1_reg),
        .core_aclk(core_aclk),
        .core_aresetn(core_aresetn),
        .out(out));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_interrupt_module
   (interrupt,
    Intr_Reg_ISR,
    Q,
    SR,
    s_axi_aclk,
    Intr_In_sync,
    s_axi_aresetn,
    Intr_Reg_ISR_Wr_En,
    s_axi_wdata,
    E,
    Global_Intr_En);
  output interrupt;
  output [12:0]Intr_Reg_ISR;
  output [11:0]Q;
  input [0:0]SR;
  input s_axi_aclk;
  input [12:0]Intr_In_sync;
  input s_axi_aresetn;
  input Intr_Reg_ISR_Wr_En;
  input [12:0]s_axi_wdata;
  input [0:0]E;
  input Global_Intr_En;

  wire [0:0]E;
  wire \GEN_ISR_REG[0].ISR[0]_i_1_n_0 ;
  wire \GEN_ISR_REG[10].ISR[10]_i_1_n_0 ;
  wire \GEN_ISR_REG[11].ISR[11]_i_1_n_0 ;
  wire \GEN_ISR_REG[12].ISR[12]_i_1_n_0 ;
  wire \GEN_ISR_REG[1].ISR[1]_i_1_n_0 ;
  wire \GEN_ISR_REG[2].ISR[2]_i_1_n_0 ;
  wire \GEN_ISR_REG[3].ISR[3]_i_1_n_0 ;
  wire \GEN_ISR_REG[4].ISR[4]_i_1_n_0 ;
  wire \GEN_ISR_REG[5].ISR[5]_i_1_n_0 ;
  wire \GEN_ISR_REG[6].ISR[6]_i_1_n_0 ;
  wire \GEN_ISR_REG[7].ISR[7]_i_1_n_0 ;
  wire \GEN_ISR_REG[8].ISR[8]_i_1_n_0 ;
  wire \GEN_ISR_REG[9].ISR[9]_i_1_n_0 ;
  wire Global_Intr_En;
  wire Interrupt0;
  wire Interrupt_i_2_n_0;
  wire Interrupt_i_3_n_0;
  wire Interrupt_i_4_n_0;
  wire Interrupt_i_5_n_0;
  wire Interrupt_i_6_n_0;
  wire [12:0]Intr_In_sync;
  wire [2:2]Intr_Reg_IER;
  wire [12:0]Intr_Reg_ISR;
  wire Intr_Reg_ISR_Wr_En;
  wire [11:0]Q;
  wire [0:0]SR;
  wire interrupt;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire [12:0]s_axi_wdata;

  LUT5 #(
    .INIT(32'h00E0E0E0)) 
    \GEN_ISR_REG[0].ISR[0]_i_1 
       (.I0(Intr_Reg_ISR[0]),
        .I1(Intr_In_sync[0]),
        .I2(s_axi_aresetn),
        .I3(Intr_Reg_ISR_Wr_En),
        .I4(s_axi_wdata[0]),
        .O(\GEN_ISR_REG[0].ISR[0]_i_1_n_0 ));
  FDRE \GEN_ISR_REG[0].ISR_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_ISR_REG[0].ISR[0]_i_1_n_0 ),
        .Q(Intr_Reg_ISR[0]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00E0E0E0)) 
    \GEN_ISR_REG[10].ISR[10]_i_1 
       (.I0(Intr_Reg_ISR[10]),
        .I1(Intr_In_sync[10]),
        .I2(s_axi_aresetn),
        .I3(Intr_Reg_ISR_Wr_En),
        .I4(s_axi_wdata[10]),
        .O(\GEN_ISR_REG[10].ISR[10]_i_1_n_0 ));
  FDRE \GEN_ISR_REG[10].ISR_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_ISR_REG[10].ISR[10]_i_1_n_0 ),
        .Q(Intr_Reg_ISR[10]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00E0E0E0)) 
    \GEN_ISR_REG[11].ISR[11]_i_1 
       (.I0(Intr_Reg_ISR[11]),
        .I1(Intr_In_sync[11]),
        .I2(s_axi_aresetn),
        .I3(Intr_Reg_ISR_Wr_En),
        .I4(s_axi_wdata[11]),
        .O(\GEN_ISR_REG[11].ISR[11]_i_1_n_0 ));
  FDRE \GEN_ISR_REG[11].ISR_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_ISR_REG[11].ISR[11]_i_1_n_0 ),
        .Q(Intr_Reg_ISR[11]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00E0E0E0)) 
    \GEN_ISR_REG[12].ISR[12]_i_1 
       (.I0(Intr_Reg_ISR[12]),
        .I1(Intr_In_sync[12]),
        .I2(s_axi_aresetn),
        .I3(Intr_Reg_ISR_Wr_En),
        .I4(s_axi_wdata[12]),
        .O(\GEN_ISR_REG[12].ISR[12]_i_1_n_0 ));
  FDRE \GEN_ISR_REG[12].ISR_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_ISR_REG[12].ISR[12]_i_1_n_0 ),
        .Q(Intr_Reg_ISR[12]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00E0E0E0)) 
    \GEN_ISR_REG[1].ISR[1]_i_1 
       (.I0(Intr_Reg_ISR[1]),
        .I1(Intr_In_sync[1]),
        .I2(s_axi_aresetn),
        .I3(Intr_Reg_ISR_Wr_En),
        .I4(s_axi_wdata[1]),
        .O(\GEN_ISR_REG[1].ISR[1]_i_1_n_0 ));
  FDRE \GEN_ISR_REG[1].ISR_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_ISR_REG[1].ISR[1]_i_1_n_0 ),
        .Q(Intr_Reg_ISR[1]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00E0E0E0)) 
    \GEN_ISR_REG[2].ISR[2]_i_1 
       (.I0(Intr_Reg_ISR[2]),
        .I1(Intr_In_sync[2]),
        .I2(s_axi_aresetn),
        .I3(Intr_Reg_ISR_Wr_En),
        .I4(s_axi_wdata[2]),
        .O(\GEN_ISR_REG[2].ISR[2]_i_1_n_0 ));
  FDRE \GEN_ISR_REG[2].ISR_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_ISR_REG[2].ISR[2]_i_1_n_0 ),
        .Q(Intr_Reg_ISR[2]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00E0E0E0)) 
    \GEN_ISR_REG[3].ISR[3]_i_1 
       (.I0(Intr_Reg_ISR[3]),
        .I1(Intr_In_sync[3]),
        .I2(s_axi_aresetn),
        .I3(Intr_Reg_ISR_Wr_En),
        .I4(s_axi_wdata[3]),
        .O(\GEN_ISR_REG[3].ISR[3]_i_1_n_0 ));
  FDRE \GEN_ISR_REG[3].ISR_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_ISR_REG[3].ISR[3]_i_1_n_0 ),
        .Q(Intr_Reg_ISR[3]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00E0E0E0)) 
    \GEN_ISR_REG[4].ISR[4]_i_1 
       (.I0(Intr_Reg_ISR[4]),
        .I1(Intr_In_sync[4]),
        .I2(s_axi_aresetn),
        .I3(Intr_Reg_ISR_Wr_En),
        .I4(s_axi_wdata[4]),
        .O(\GEN_ISR_REG[4].ISR[4]_i_1_n_0 ));
  FDRE \GEN_ISR_REG[4].ISR_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_ISR_REG[4].ISR[4]_i_1_n_0 ),
        .Q(Intr_Reg_ISR[4]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00E0E0E0)) 
    \GEN_ISR_REG[5].ISR[5]_i_1 
       (.I0(Intr_Reg_ISR[5]),
        .I1(Intr_In_sync[5]),
        .I2(s_axi_aresetn),
        .I3(Intr_Reg_ISR_Wr_En),
        .I4(s_axi_wdata[5]),
        .O(\GEN_ISR_REG[5].ISR[5]_i_1_n_0 ));
  FDRE \GEN_ISR_REG[5].ISR_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_ISR_REG[5].ISR[5]_i_1_n_0 ),
        .Q(Intr_Reg_ISR[5]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00E0E0E0)) 
    \GEN_ISR_REG[6].ISR[6]_i_1 
       (.I0(Intr_Reg_ISR[6]),
        .I1(Intr_In_sync[6]),
        .I2(s_axi_aresetn),
        .I3(Intr_Reg_ISR_Wr_En),
        .I4(s_axi_wdata[6]),
        .O(\GEN_ISR_REG[6].ISR[6]_i_1_n_0 ));
  FDRE \GEN_ISR_REG[6].ISR_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_ISR_REG[6].ISR[6]_i_1_n_0 ),
        .Q(Intr_Reg_ISR[6]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00E0E0E0)) 
    \GEN_ISR_REG[7].ISR[7]_i_1 
       (.I0(Intr_Reg_ISR[7]),
        .I1(Intr_In_sync[7]),
        .I2(s_axi_aresetn),
        .I3(Intr_Reg_ISR_Wr_En),
        .I4(s_axi_wdata[7]),
        .O(\GEN_ISR_REG[7].ISR[7]_i_1_n_0 ));
  FDRE \GEN_ISR_REG[7].ISR_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_ISR_REG[7].ISR[7]_i_1_n_0 ),
        .Q(Intr_Reg_ISR[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00E0E0E0)) 
    \GEN_ISR_REG[8].ISR[8]_i_1 
       (.I0(Intr_Reg_ISR[8]),
        .I1(Intr_In_sync[8]),
        .I2(s_axi_aresetn),
        .I3(Intr_Reg_ISR_Wr_En),
        .I4(s_axi_wdata[8]),
        .O(\GEN_ISR_REG[8].ISR[8]_i_1_n_0 ));
  FDRE \GEN_ISR_REG[8].ISR_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_ISR_REG[8].ISR[8]_i_1_n_0 ),
        .Q(Intr_Reg_ISR[8]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00E0E0E0)) 
    \GEN_ISR_REG[9].ISR[9]_i_1 
       (.I0(Intr_Reg_ISR[9]),
        .I1(Intr_In_sync[9]),
        .I2(s_axi_aresetn),
        .I3(Intr_Reg_ISR_Wr_En),
        .I4(s_axi_wdata[9]),
        .O(\GEN_ISR_REG[9].ISR[9]_i_1_n_0 ));
  FDRE \GEN_ISR_REG[9].ISR_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_ISR_REG[9].ISR[9]_i_1_n_0 ),
        .Q(Intr_Reg_ISR[9]),
        .R(1'b0));
  FDRE \IER_reg[0] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \IER_reg[10] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[10]),
        .Q(Q[9]),
        .R(SR));
  FDRE \IER_reg[11] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[11]),
        .Q(Q[10]),
        .R(SR));
  FDRE \IER_reg[12] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[12]),
        .Q(Q[11]),
        .R(SR));
  FDRE \IER_reg[1] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \IER_reg[2] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[2]),
        .Q(Intr_Reg_IER),
        .R(SR));
  FDRE \IER_reg[3] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[3]),
        .Q(Q[2]),
        .R(SR));
  FDRE \IER_reg[4] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[4]),
        .Q(Q[3]),
        .R(SR));
  FDRE \IER_reg[5] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[5]),
        .Q(Q[4]),
        .R(SR));
  FDRE \IER_reg[6] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[6]),
        .Q(Q[5]),
        .R(SR));
  FDRE \IER_reg[7] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[7]),
        .Q(Q[6]),
        .R(SR));
  FDRE \IER_reg[8] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[8]),
        .Q(Q[7]),
        .R(SR));
  FDRE \IER_reg[9] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[9]),
        .Q(Q[8]),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFEEE00000000)) 
    Interrupt_i_1
       (.I0(Interrupt_i_2_n_0),
        .I1(Interrupt_i_3_n_0),
        .I2(Intr_Reg_ISR[5]),
        .I3(Q[4]),
        .I4(Interrupt_i_4_n_0),
        .I5(Global_Intr_En),
        .O(Interrupt0));
  LUT4 #(
    .INIT(16'hF888)) 
    Interrupt_i_2
       (.I0(Q[8]),
        .I1(Intr_Reg_ISR[9]),
        .I2(Q[7]),
        .I3(Intr_Reg_ISR[8]),
        .O(Interrupt_i_2_n_0));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    Interrupt_i_3
       (.I0(Interrupt_i_5_n_0),
        .I1(Intr_Reg_ISR[2]),
        .I2(Intr_Reg_IER),
        .I3(Intr_Reg_ISR[3]),
        .I4(Q[2]),
        .O(Interrupt_i_3_n_0));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    Interrupt_i_4
       (.I0(Interrupt_i_6_n_0),
        .I1(Intr_Reg_ISR[10]),
        .I2(Q[9]),
        .I3(Intr_Reg_ISR[11]),
        .I4(Q[10]),
        .O(Interrupt_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    Interrupt_i_5
       (.I0(Intr_Reg_ISR[0]),
        .I1(Q[0]),
        .I2(Intr_Reg_ISR[1]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Intr_Reg_ISR[4]),
        .O(Interrupt_i_5_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    Interrupt_i_6
       (.I0(Intr_Reg_ISR[6]),
        .I1(Q[5]),
        .I2(Intr_Reg_ISR[7]),
        .I3(Q[6]),
        .I4(Q[11]),
        .I5(Intr_Reg_ISR[12]),
        .O(Interrupt_i_6_n_0));
  FDRE Interrupt_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Interrupt0),
        .Q(interrupt),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_intr_sync
   (Intr_In_sync,
    p_in_d1_cdc_from_reg,
    core_aclk,
    SR,
    s_axi_aclk,
    Global_Clk_Cnt_OF,
    Acc_OF,
    Sample_Interval_Cnt_Lapse);
  output [12:0]Intr_In_sync;
  input p_in_d1_cdc_from_reg;
  input core_aclk;
  input [0:0]SR;
  input s_axi_aclk;
  input Global_Clk_Cnt_OF;
  input Acc_OF;
  input Sample_Interval_Cnt_Lapse;

  wire Acc_OF;
  wire Global_Clk_Cnt_OF;
  wire [12:0]Intr_In_sync;
  wire [0:0]SR;
  wire Sample_Interval_Cnt_Lapse;
  wire core_aclk;
  wire p_in_d1_cdc_from_reg;
  wire s_axi_aclk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_cdc_sync_21 \GEN_SYNC[0].cdc_sync_inst 
       (.Global_Clk_Cnt_OF(Global_Clk_Cnt_OF),
        .Intr_In_sync(Intr_In_sync[0]),
        .SR(SR),
        .core_aclk(core_aclk),
        .p_in_d1_cdc_from_reg_0(p_in_d1_cdc_from_reg),
        .s_axi_aclk(s_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_cdc_sync_22 \GEN_SYNC[10].cdc_sync_inst 
       (.Intr_In_sync(Intr_In_sync[10]),
        .SR(SR),
        .core_aclk(core_aclk),
        .p_in_d1_cdc_from_reg_0(p_in_d1_cdc_from_reg),
        .s_axi_aclk(s_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_cdc_sync_23 \GEN_SYNC[11].cdc_sync_inst 
       (.Intr_In_sync(Intr_In_sync[11]),
        .SR(SR),
        .core_aclk(core_aclk),
        .p_in_d1_cdc_from_reg_0(p_in_d1_cdc_from_reg),
        .s_axi_aclk(s_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_cdc_sync_24 \GEN_SYNC[12].cdc_sync_inst 
       (.Intr_In_sync(Intr_In_sync[12]),
        .SR(SR),
        .core_aclk(core_aclk),
        .p_in_d1_cdc_from_reg_0(p_in_d1_cdc_from_reg),
        .s_axi_aclk(s_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_cdc_sync_25 \GEN_SYNC[1].cdc_sync_inst 
       (.Intr_In_sync(Intr_In_sync[1]),
        .SR(SR),
        .Sample_Interval_Cnt_Lapse(Sample_Interval_Cnt_Lapse),
        .core_aclk(core_aclk),
        .p_in_d1_cdc_from_reg_0(p_in_d1_cdc_from_reg),
        .s_axi_aclk(s_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_cdc_sync_26 \GEN_SYNC[2].cdc_sync_inst 
       (.Intr_In_sync(Intr_In_sync[2]),
        .SR(SR),
        .core_aclk(core_aclk),
        .p_in_d1_cdc_from_reg_0(p_in_d1_cdc_from_reg),
        .s_axi_aclk(s_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_cdc_sync_27 \GEN_SYNC[3].cdc_sync_inst 
       (.Acc_OF(Acc_OF),
        .Intr_In_sync(Intr_In_sync[3]),
        .SR(SR),
        .core_aclk(core_aclk),
        .p_in_d1_cdc_from_reg_0(p_in_d1_cdc_from_reg),
        .s_axi_aclk(s_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_cdc_sync_28 \GEN_SYNC[4].cdc_sync_inst 
       (.Intr_In_sync(Intr_In_sync[4]),
        .SR(SR),
        .core_aclk(core_aclk),
        .p_in_d1_cdc_from_reg_0(p_in_d1_cdc_from_reg),
        .s_axi_aclk(s_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_cdc_sync_29 \GEN_SYNC[5].cdc_sync_inst 
       (.Intr_In_sync(Intr_In_sync[5]),
        .SR(SR),
        .core_aclk(core_aclk),
        .p_in_d1_cdc_from_reg_0(p_in_d1_cdc_from_reg),
        .s_axi_aclk(s_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_cdc_sync_30 \GEN_SYNC[6].cdc_sync_inst 
       (.Intr_In_sync(Intr_In_sync[6]),
        .SR(SR),
        .core_aclk(core_aclk),
        .p_in_d1_cdc_from_reg_0(p_in_d1_cdc_from_reg),
        .s_axi_aclk(s_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_cdc_sync_31 \GEN_SYNC[7].cdc_sync_inst 
       (.Intr_In_sync(Intr_In_sync[7]),
        .SR(SR),
        .core_aclk(core_aclk),
        .p_in_d1_cdc_from_reg_0(p_in_d1_cdc_from_reg),
        .s_axi_aclk(s_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_cdc_sync_32 \GEN_SYNC[8].cdc_sync_inst 
       (.Intr_In_sync(Intr_In_sync[8]),
        .SR(SR),
        .core_aclk(core_aclk),
        .p_in_d1_cdc_from_reg_0(p_in_d1_cdc_from_reg),
        .s_axi_aclk(s_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_cdc_sync_33 \GEN_SYNC[9].cdc_sync_inst 
       (.Intr_In_sync(Intr_In_sync[9]),
        .SR(SR),
        .core_aclk(core_aclk),
        .p_in_d1_cdc_from_reg_0(p_in_d1_cdc_from_reg),
        .s_axi_aclk(s_axi_aclk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_metric_calc
   (rst_int_n,
    Wtrans_Cnt_En,
    Rtrans_Cnt_En,
    FBC_Rd_Vld,
    E,
    S0_Read_Byte_Cnt_En,
    rid_match_reg,
    F12_Rd_Vld,
    wid_match_reg,
    Read_Latency_En,
    Write_Latency_En,
    FSWI_Rd_Vld,
    Mst_Rd_Idle_Cnt_En,
    Num_BValids_En,
    FWL_Rd_Vld,
    Num_RLasts_En,
    Wr_Add_Issue_reg_0,
    Beat_fifo_Wr_en,
    ARID_reg,
    Rd_Add_Issue_reg_0,
    S0_S_Null_Byte_Cnt,
    Ext_Trig_Metric_en,
    No_Rd_Ready_reg_0,
    FBC_Rd_Vld_reg_0,
    Q,
    FSWI_Rd_Vld_reg_0,
    \dout_reg[0] ,
    slot_0_axi_arready_0,
    p_49_in,
    \dout_reg[1] ,
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[0]_0 ,
    \dout_reg[2] ,
    \dout_reg[3] ,
    \dout_reg[4] ,
    \dout_reg[5] ,
    \dout_reg[6] ,
    \dout_reg[7] ,
    \dout_reg[8] ,
    \dout_reg[9] ,
    \dout_reg[10] ,
    \dout_reg[11] ,
    \dout_reg[12] ,
    \dout_reg[13] ,
    \dout_reg[14] ,
    \dout_reg[15] ,
    \dout_reg[16] ,
    D,
    \Read_Latency_Int_reg[0]_0 ,
    FSWI_Rd_Vld_reg_1,
    \Write_Latency_Int_reg[0]_0 ,
    \Min_Write_Latency_Int_reg[16]_0 ,
    \Max_Write_Latency_Int_reg[31]_0 ,
    \Max_Read_Latency_Int_reg[31]_0 ,
    \Min_Read_Latency_Int_reg[31]_0 ,
    dout,
    \dout_reg[0]_0 ,
    \dout_reg[0]_1 ,
    \dout_reg[0]_2 ,
    \dout_reg[0]_3 ,
    core_aclk,
    rst_int_n1,
    Wtrans_Cnt_En0,
    Rtrans_Cnt_En0,
    Metrics_Cnt_En_Int,
    p_3_out0_out,
    Mst_Rd_Idle_Cnt_En0,
    Num_BValids_En0,
    Num_RLasts_En0,
    p_3_out3_out,
    slot_0_axi_arid,
    Rd_Add_Issue6_out,
    wr_latency_start,
    wid_match_reg_reg_0,
    No_Rd_Ready_reg_1,
    slot_0_axi_arsize,
    slot_0_axi_rready,
    slot_0_axi_rvalid,
    slot_0_axi_rlast,
    Read_Beat_Cnt_En1,
    slot_0_axi_wvalid,
    out,
    F1_Wr_En,
    empty2__0,
    \Rd_Latency_Fifo_Wr_Data_reg[32]_0 ,
    slot_0_axi_arready,
    slot_0_axi_arvalid,
    Rd_Latency_Fifo_Rd_En2,
    Rd_Lat_Start,
    Rd_Lat_End,
    slot_0_axi_awready,
    slot_0_axi_awvalid,
    Wr_Lat_Start,
    Wr_Lat_End,
    slot_0_axi_wready,
    slot_0_axi_wlast,
    \GEN_MUX_N_CNT.Add_in_reg[31] ,
    \GEN_MUX_N_CNT.Add_in[1]_i_3 ,
    \GEN_MUX_N_CNT.Add_in_reg[31]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[31]_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[17] ,
    \GEN_MUX_N_CNT.Add_in_reg[18] ,
    \GEN_MUX_N_CNT.Add_in_reg[19] ,
    \GEN_MUX_N_CNT.Add_in_reg[20] ,
    \GEN_MUX_N_CNT.Add_in_reg[21] ,
    \GEN_MUX_N_CNT.Add_in_reg[22] ,
    \GEN_MUX_N_CNT.Add_in_reg[23] ,
    \GEN_MUX_N_CNT.Add_in_reg[24] ,
    \GEN_MUX_N_CNT.Add_in_reg[25] ,
    \GEN_MUX_N_CNT.Add_in_reg[26] ,
    \GEN_MUX_N_CNT.Add_in_reg[27] ,
    \GEN_MUX_N_CNT.Add_in_reg[28] ,
    \GEN_MUX_N_CNT.Add_in_reg[29] ,
    \GEN_MUX_N_CNT.Add_in_reg[30] ,
    \GEN_MUX_N_CNT.Add_in_reg[31]_2 ,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[31]_3 ,
    \GEN_MUX_N_CNT.Add_in_reg[31]_4 ,
    \s_level_out_bus_d1_cdc_to_reg[1] ,
    slot_0_axi_wstrb);
  output rst_int_n;
  output Wtrans_Cnt_En;
  output Rtrans_Cnt_En;
  output FBC_Rd_Vld;
  output [0:0]E;
  output S0_Read_Byte_Cnt_En;
  output rid_match_reg;
  output F12_Rd_Vld;
  output wid_match_reg;
  output Read_Latency_En;
  output Write_Latency_En;
  output FSWI_Rd_Vld;
  output Mst_Rd_Idle_Cnt_En;
  output Num_BValids_En;
  output FWL_Rd_Vld;
  output Num_RLasts_En;
  output Wr_Add_Issue_reg_0;
  output Beat_fifo_Wr_en;
  output ARID_reg;
  output Rd_Add_Issue_reg_0;
  output [0:0]S0_S_Null_Byte_Cnt;
  output Ext_Trig_Metric_en;
  output No_Rd_Ready_reg_0;
  output FBC_Rd_Vld_reg_0;
  output [1:0]Q;
  output FSWI_Rd_Vld_reg_0;
  output [0:0]\dout_reg[0] ;
  output [0:0]slot_0_axi_arready_0;
  output p_49_in;
  output \dout_reg[1] ;
  output [0:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[0]_0 ;
  output \dout_reg[2] ;
  output \dout_reg[3] ;
  output \dout_reg[4] ;
  output \dout_reg[5] ;
  output \dout_reg[6] ;
  output \dout_reg[7] ;
  output \dout_reg[8] ;
  output \dout_reg[9] ;
  output \dout_reg[10] ;
  output \dout_reg[11] ;
  output \dout_reg[12] ;
  output \dout_reg[13] ;
  output \dout_reg[14] ;
  output \dout_reg[15] ;
  output \dout_reg[16] ;
  output [14:0]D;
  output [0:0]\Read_Latency_Int_reg[0]_0 ;
  output [30:0]FSWI_Rd_Vld_reg_1;
  output [0:0]\Write_Latency_Int_reg[0]_0 ;
  output [16:0]\Min_Write_Latency_Int_reg[16]_0 ;
  output [31:0]\Max_Write_Latency_Int_reg[31]_0 ;
  output [31:0]\Max_Read_Latency_Int_reg[31]_0 ;
  output [31:0]\Min_Read_Latency_Int_reg[31]_0 ;
  output [0:0]dout;
  output [0:0]\dout_reg[0]_0 ;
  output [0:0]\dout_reg[0]_1 ;
  output [0:0]\dout_reg[0]_2 ;
  output [0:0]\dout_reg[0]_3 ;
  input core_aclk;
  input rst_int_n1;
  input Wtrans_Cnt_En0;
  input Rtrans_Cnt_En0;
  input Metrics_Cnt_En_Int;
  input p_3_out0_out;
  input Mst_Rd_Idle_Cnt_En0;
  input Num_BValids_En0;
  input Num_RLasts_En0;
  input p_3_out3_out;
  input [0:0]slot_0_axi_arid;
  input Rd_Add_Issue6_out;
  input wr_latency_start;
  input wid_match_reg_reg_0;
  input No_Rd_Ready_reg_1;
  input [2:0]slot_0_axi_arsize;
  input slot_0_axi_rready;
  input slot_0_axi_rvalid;
  input slot_0_axi_rlast;
  input Read_Beat_Cnt_En1;
  input slot_0_axi_wvalid;
  input [2:0]out;
  input F1_Wr_En;
  input empty2__0;
  input [0:0]\Rd_Latency_Fifo_Wr_Data_reg[32]_0 ;
  input slot_0_axi_arready;
  input slot_0_axi_arvalid;
  input Rd_Latency_Fifo_Rd_En2;
  input Rd_Lat_Start;
  input Rd_Lat_End;
  input slot_0_axi_awready;
  input slot_0_axi_awvalid;
  input Wr_Lat_Start;
  input Wr_Lat_End;
  input slot_0_axi_wready;
  input slot_0_axi_wlast;
  input \GEN_MUX_N_CNT.Add_in_reg[31] ;
  input \GEN_MUX_N_CNT.Add_in[1]_i_3 ;
  input \GEN_MUX_N_CNT.Add_in_reg[31]_0 ;
  input \GEN_MUX_N_CNT.Add_in_reg[31]_1 ;
  input \GEN_MUX_N_CNT.Add_in_reg[17] ;
  input \GEN_MUX_N_CNT.Add_in_reg[18] ;
  input \GEN_MUX_N_CNT.Add_in_reg[19] ;
  input \GEN_MUX_N_CNT.Add_in_reg[20] ;
  input \GEN_MUX_N_CNT.Add_in_reg[21] ;
  input \GEN_MUX_N_CNT.Add_in_reg[22] ;
  input \GEN_MUX_N_CNT.Add_in_reg[23] ;
  input \GEN_MUX_N_CNT.Add_in_reg[24] ;
  input \GEN_MUX_N_CNT.Add_in_reg[25] ;
  input \GEN_MUX_N_CNT.Add_in_reg[26] ;
  input \GEN_MUX_N_CNT.Add_in_reg[27] ;
  input \GEN_MUX_N_CNT.Add_in_reg[28] ;
  input \GEN_MUX_N_CNT.Add_in_reg[29] ;
  input \GEN_MUX_N_CNT.Add_in_reg[30] ;
  input \GEN_MUX_N_CNT.Add_in_reg[31]_2 ;
  input \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ;
  input \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ;
  input \GEN_MUX_N_CNT.Add_in_reg[31]_3 ;
  input \GEN_MUX_N_CNT.Add_in_reg[31]_4 ;
  input [1:0]\s_level_out_bus_d1_cdc_to_reg[1] ;
  input [63:0]slot_0_axi_wstrb;

  wire ARID_reg;
  wire Beat_fifo_Wr_data;
  wire \Beat_fifo_Wr_data[39]_i_2_n_0 ;
  wire \Beat_fifo_Wr_data[39]_i_3_n_0 ;
  wire \Beat_fifo_Wr_data[39]_i_4_n_0 ;
  wire \Beat_fifo_Wr_data[39]_i_5_n_0 ;
  wire \Beat_fifo_Wr_data[39]_i_6_n_0 ;
  wire \Beat_fifo_Wr_data[39]_i_7_n_0 ;
  wire \Beat_fifo_Wr_data[39]_i_8_n_0 ;
  wire \Beat_fifo_Wr_data_reg[39]_i_1_n_0 ;
  wire \Beat_fifo_Wr_data_reg[39]_i_1_n_1 ;
  wire \Beat_fifo_Wr_data_reg[39]_i_1_n_10 ;
  wire \Beat_fifo_Wr_data_reg[39]_i_1_n_11 ;
  wire \Beat_fifo_Wr_data_reg[39]_i_1_n_12 ;
  wire \Beat_fifo_Wr_data_reg[39]_i_1_n_13 ;
  wire \Beat_fifo_Wr_data_reg[39]_i_1_n_14 ;
  wire \Beat_fifo_Wr_data_reg[39]_i_1_n_15 ;
  wire \Beat_fifo_Wr_data_reg[39]_i_1_n_2 ;
  wire \Beat_fifo_Wr_data_reg[39]_i_1_n_3 ;
  wire \Beat_fifo_Wr_data_reg[39]_i_1_n_4 ;
  wire \Beat_fifo_Wr_data_reg[39]_i_1_n_5 ;
  wire \Beat_fifo_Wr_data_reg[39]_i_1_n_6 ;
  wire \Beat_fifo_Wr_data_reg[39]_i_1_n_7 ;
  wire \Beat_fifo_Wr_data_reg[39]_i_1_n_8 ;
  wire \Beat_fifo_Wr_data_reg[39]_i_1_n_9 ;
  wire \Beat_fifo_Wr_data_reg[47]_i_1_n_0 ;
  wire \Beat_fifo_Wr_data_reg[47]_i_1_n_1 ;
  wire \Beat_fifo_Wr_data_reg[47]_i_1_n_10 ;
  wire \Beat_fifo_Wr_data_reg[47]_i_1_n_11 ;
  wire \Beat_fifo_Wr_data_reg[47]_i_1_n_12 ;
  wire \Beat_fifo_Wr_data_reg[47]_i_1_n_13 ;
  wire \Beat_fifo_Wr_data_reg[47]_i_1_n_14 ;
  wire \Beat_fifo_Wr_data_reg[47]_i_1_n_15 ;
  wire \Beat_fifo_Wr_data_reg[47]_i_1_n_2 ;
  wire \Beat_fifo_Wr_data_reg[47]_i_1_n_3 ;
  wire \Beat_fifo_Wr_data_reg[47]_i_1_n_4 ;
  wire \Beat_fifo_Wr_data_reg[47]_i_1_n_5 ;
  wire \Beat_fifo_Wr_data_reg[47]_i_1_n_6 ;
  wire \Beat_fifo_Wr_data_reg[47]_i_1_n_7 ;
  wire \Beat_fifo_Wr_data_reg[47]_i_1_n_8 ;
  wire \Beat_fifo_Wr_data_reg[47]_i_1_n_9 ;
  wire \Beat_fifo_Wr_data_reg[55]_i_1_n_0 ;
  wire \Beat_fifo_Wr_data_reg[55]_i_1_n_1 ;
  wire \Beat_fifo_Wr_data_reg[55]_i_1_n_10 ;
  wire \Beat_fifo_Wr_data_reg[55]_i_1_n_11 ;
  wire \Beat_fifo_Wr_data_reg[55]_i_1_n_12 ;
  wire \Beat_fifo_Wr_data_reg[55]_i_1_n_13 ;
  wire \Beat_fifo_Wr_data_reg[55]_i_1_n_14 ;
  wire \Beat_fifo_Wr_data_reg[55]_i_1_n_15 ;
  wire \Beat_fifo_Wr_data_reg[55]_i_1_n_2 ;
  wire \Beat_fifo_Wr_data_reg[55]_i_1_n_3 ;
  wire \Beat_fifo_Wr_data_reg[55]_i_1_n_4 ;
  wire \Beat_fifo_Wr_data_reg[55]_i_1_n_5 ;
  wire \Beat_fifo_Wr_data_reg[55]_i_1_n_6 ;
  wire \Beat_fifo_Wr_data_reg[55]_i_1_n_7 ;
  wire \Beat_fifo_Wr_data_reg[55]_i_1_n_8 ;
  wire \Beat_fifo_Wr_data_reg[55]_i_1_n_9 ;
  wire \Beat_fifo_Wr_data_reg[63]_i_2_n_1 ;
  wire \Beat_fifo_Wr_data_reg[63]_i_2_n_10 ;
  wire \Beat_fifo_Wr_data_reg[63]_i_2_n_11 ;
  wire \Beat_fifo_Wr_data_reg[63]_i_2_n_12 ;
  wire \Beat_fifo_Wr_data_reg[63]_i_2_n_13 ;
  wire \Beat_fifo_Wr_data_reg[63]_i_2_n_14 ;
  wire \Beat_fifo_Wr_data_reg[63]_i_2_n_15 ;
  wire \Beat_fifo_Wr_data_reg[63]_i_2_n_2 ;
  wire \Beat_fifo_Wr_data_reg[63]_i_2_n_3 ;
  wire \Beat_fifo_Wr_data_reg[63]_i_2_n_4 ;
  wire \Beat_fifo_Wr_data_reg[63]_i_2_n_5 ;
  wire \Beat_fifo_Wr_data_reg[63]_i_2_n_6 ;
  wire \Beat_fifo_Wr_data_reg[63]_i_2_n_7 ;
  wire \Beat_fifo_Wr_data_reg[63]_i_2_n_8 ;
  wire \Beat_fifo_Wr_data_reg[63]_i_2_n_9 ;
  wire \Beat_fifo_Wr_data_reg_n_0_[0] ;
  wire \Beat_fifo_Wr_data_reg_n_0_[10] ;
  wire \Beat_fifo_Wr_data_reg_n_0_[11] ;
  wire \Beat_fifo_Wr_data_reg_n_0_[12] ;
  wire \Beat_fifo_Wr_data_reg_n_0_[13] ;
  wire \Beat_fifo_Wr_data_reg_n_0_[14] ;
  wire \Beat_fifo_Wr_data_reg_n_0_[15] ;
  wire \Beat_fifo_Wr_data_reg_n_0_[16] ;
  wire \Beat_fifo_Wr_data_reg_n_0_[17] ;
  wire \Beat_fifo_Wr_data_reg_n_0_[18] ;
  wire \Beat_fifo_Wr_data_reg_n_0_[19] ;
  wire \Beat_fifo_Wr_data_reg_n_0_[1] ;
  wire \Beat_fifo_Wr_data_reg_n_0_[20] ;
  wire \Beat_fifo_Wr_data_reg_n_0_[21] ;
  wire \Beat_fifo_Wr_data_reg_n_0_[22] ;
  wire \Beat_fifo_Wr_data_reg_n_0_[23] ;
  wire \Beat_fifo_Wr_data_reg_n_0_[24] ;
  wire \Beat_fifo_Wr_data_reg_n_0_[25] ;
  wire \Beat_fifo_Wr_data_reg_n_0_[26] ;
  wire \Beat_fifo_Wr_data_reg_n_0_[27] ;
  wire \Beat_fifo_Wr_data_reg_n_0_[28] ;
  wire \Beat_fifo_Wr_data_reg_n_0_[29] ;
  wire \Beat_fifo_Wr_data_reg_n_0_[2] ;
  wire \Beat_fifo_Wr_data_reg_n_0_[30] ;
  wire \Beat_fifo_Wr_data_reg_n_0_[31] ;
  wire \Beat_fifo_Wr_data_reg_n_0_[32] ;
  wire \Beat_fifo_Wr_data_reg_n_0_[33] ;
  wire \Beat_fifo_Wr_data_reg_n_0_[34] ;
  wire \Beat_fifo_Wr_data_reg_n_0_[35] ;
  wire \Beat_fifo_Wr_data_reg_n_0_[36] ;
  wire \Beat_fifo_Wr_data_reg_n_0_[37] ;
  wire \Beat_fifo_Wr_data_reg_n_0_[38] ;
  wire \Beat_fifo_Wr_data_reg_n_0_[39] ;
  wire \Beat_fifo_Wr_data_reg_n_0_[3] ;
  wire \Beat_fifo_Wr_data_reg_n_0_[40] ;
  wire \Beat_fifo_Wr_data_reg_n_0_[41] ;
  wire \Beat_fifo_Wr_data_reg_n_0_[42] ;
  wire \Beat_fifo_Wr_data_reg_n_0_[43] ;
  wire \Beat_fifo_Wr_data_reg_n_0_[44] ;
  wire \Beat_fifo_Wr_data_reg_n_0_[45] ;
  wire \Beat_fifo_Wr_data_reg_n_0_[46] ;
  wire \Beat_fifo_Wr_data_reg_n_0_[47] ;
  wire \Beat_fifo_Wr_data_reg_n_0_[48] ;
  wire \Beat_fifo_Wr_data_reg_n_0_[49] ;
  wire \Beat_fifo_Wr_data_reg_n_0_[4] ;
  wire \Beat_fifo_Wr_data_reg_n_0_[50] ;
  wire \Beat_fifo_Wr_data_reg_n_0_[51] ;
  wire \Beat_fifo_Wr_data_reg_n_0_[52] ;
  wire \Beat_fifo_Wr_data_reg_n_0_[53] ;
  wire \Beat_fifo_Wr_data_reg_n_0_[54] ;
  wire \Beat_fifo_Wr_data_reg_n_0_[55] ;
  wire \Beat_fifo_Wr_data_reg_n_0_[56] ;
  wire \Beat_fifo_Wr_data_reg_n_0_[57] ;
  wire \Beat_fifo_Wr_data_reg_n_0_[58] ;
  wire \Beat_fifo_Wr_data_reg_n_0_[59] ;
  wire \Beat_fifo_Wr_data_reg_n_0_[5] ;
  wire \Beat_fifo_Wr_data_reg_n_0_[60] ;
  wire \Beat_fifo_Wr_data_reg_n_0_[61] ;
  wire \Beat_fifo_Wr_data_reg_n_0_[62] ;
  wire \Beat_fifo_Wr_data_reg_n_0_[63] ;
  wire \Beat_fifo_Wr_data_reg_n_0_[6] ;
  wire \Beat_fifo_Wr_data_reg_n_0_[7] ;
  wire \Beat_fifo_Wr_data_reg_n_0_[8] ;
  wire \Beat_fifo_Wr_data_reg_n_0_[9] ;
  wire Beat_fifo_Wr_en;
  wire [14:0]D;
  wire Data_valid_reg1;
  wire Data_valid_reg2;
  wire [0:0]E;
  wire Ext_Trig_Metric_en;
  wire [1:0]Ext_Triggers_Sync;
  wire [1:0]Ext_Triggers_Sync_d1;
  wire F12_Rd_En;
  wire F12_Rd_Vld;
  wire F1_Empty;
  wire F1_Wr_Data;
  wire F1_Wr_En;
  wire F2_Empty;
  wire F34_Rd_En;
  wire F34_Rd_Vld;
  wire F34_Rd_Vld_reg__0;
  wire F34_Rd_Vld_reg_d2;
  wire F3_Empty;
  wire F4_Empty;
  wire [32:0]F4_Rd_Data;
  wire FBC1_Empty;
  wire [31:1]FBC1_Rd_Data;
  wire FBC_Empty;
  wire FBC_Rd_En;
  wire FBC_Rd_Vld;
  wire FBC_Rd_Vld_reg_0;
  wire FSWI1_Empty;
  wire FSWI_Empty;
  wire FSWI_Rd_En;
  wire FSWI_Rd_Vld;
  wire FSWI_Rd_Vld_reg_0;
  wire [30:0]FSWI_Rd_Vld_reg_1;
  wire FSWI_WR_LAST_CNT_n_36;
  wire FSWI_WR_LAST_CNT_n_37;
  wire FSWI_WR_LAST_CNT_n_38;
  wire FSWI_WR_LAST_CNT_n_39;
  wire FSWI_WR_LAST_CNT_n_40;
  wire FSWI_WR_LAST_CNT_n_41;
  wire FSWI_WR_LAST_CNT_n_42;
  wire FSWI_WR_LAST_CNT_n_43;
  wire FSWI_WR_LAST_CNT_n_44;
  wire FSWI_WR_LAST_CNT_n_45;
  wire FSWI_WR_LAST_CNT_n_46;
  wire FSWI_WR_LAST_CNT_n_47;
  wire FSWI_WR_LAST_CNT_n_48;
  wire FSWI_WR_LAST_CNT_n_49;
  wire FSWI_WR_LAST_CNT_n_50;
  wire FSWI_WR_LAST_CNT_n_51;
  wire FSWI_WR_LAST_CNT_n_52;
  wire FSWI_WR_LAST_CNT_n_53;
  wire FSWI_WR_LAST_CNT_n_54;
  wire FSWI_WR_LAST_CNT_n_55;
  wire FSWI_WR_LAST_CNT_n_56;
  wire FSWI_WR_LAST_CNT_n_57;
  wire FSWI_WR_LAST_CNT_n_58;
  wire FSWI_WR_LAST_CNT_n_59;
  wire FSWI_WR_LAST_CNT_n_60;
  wire FSWI_WR_LAST_CNT_n_61;
  wire FSWI_WR_LAST_CNT_n_62;
  wire FSWI_WR_LAST_CNT_n_63;
  wire FSWI_WR_LAST_CNT_n_64;
  wire FSWI_WR_LAST_CNT_n_65;
  wire FSWI_WR_LAST_CNT_n_66;
  wire FWL1_Empty;
  wire FWL_Empty;
  wire FWL_Rd_En;
  wire FWL_Rd_Vld;
  wire First_Read;
  wire First_Read_reg;
  wire First_Write;
  wire First_Write_d1;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_12_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_13_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_14_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6_n_0 ;
  wire [0:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[0]_0 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_0 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_1 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_2 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_3 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_4 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_5 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_6 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_7 ;
  wire \GEN_MUX_N_CNT.Add_in[10]_i_5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[11]_i_5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[12]_i_5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[13]_i_5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[14]_i_5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[15]_i_5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[16]_i_6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[1]_i_3 ;
  wire \GEN_MUX_N_CNT.Add_in[1]_i_5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[2]_i_7_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[3]_i_5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[4]_i_5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[5]_i_5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[6]_i_5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[7]_i_5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[8]_i_5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[9]_i_5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[17] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[18] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[19] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[20] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[21] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[22] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[23] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[24] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[25] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[26] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[27] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[28] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[29] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[30] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[31] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[31]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[31]_1 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[31]_2 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[31]_3 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[31]_4 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ;
  wire Last_Read_buf;
  wire Last_Write;
  wire Last_fifo_Wr_en;
  wire Max_Read_Latency_Int0;
  wire Max_Read_Latency_Int1;
  wire \Max_Read_Latency_Int[31]_i_10_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_11_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_12_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_13_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_14_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_15_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_16_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_17_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_18_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_19_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_20_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_21_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_22_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_23_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_24_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_25_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_26_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_27_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_28_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_29_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_30_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_31_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_32_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_33_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_34_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_35_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_4_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_5_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_6_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_7_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_8_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_9_n_0 ;
  wire [31:0]\Max_Read_Latency_Int_reg[31]_0 ;
  wire \Max_Read_Latency_Int_reg[31]_i_2_n_1 ;
  wire \Max_Read_Latency_Int_reg[31]_i_2_n_2 ;
  wire \Max_Read_Latency_Int_reg[31]_i_2_n_3 ;
  wire \Max_Read_Latency_Int_reg[31]_i_2_n_4 ;
  wire \Max_Read_Latency_Int_reg[31]_i_2_n_5 ;
  wire \Max_Read_Latency_Int_reg[31]_i_2_n_6 ;
  wire \Max_Read_Latency_Int_reg[31]_i_2_n_7 ;
  wire \Max_Read_Latency_Int_reg[31]_i_3_n_0 ;
  wire \Max_Read_Latency_Int_reg[31]_i_3_n_1 ;
  wire \Max_Read_Latency_Int_reg[31]_i_3_n_2 ;
  wire \Max_Read_Latency_Int_reg[31]_i_3_n_3 ;
  wire \Max_Read_Latency_Int_reg[31]_i_3_n_4 ;
  wire \Max_Read_Latency_Int_reg[31]_i_3_n_5 ;
  wire \Max_Read_Latency_Int_reg[31]_i_3_n_6 ;
  wire \Max_Read_Latency_Int_reg[31]_i_3_n_7 ;
  wire Max_Write_Latency_Int0;
  wire [31:0]\Max_Write_Latency_Int_reg[31]_0 ;
  wire Metrics_Cnt_En_Int;
  wire Min_Read_Latency_Int0;
  wire Min_Read_Latency_Int1;
  wire \Min_Read_Latency_Int[31]_i_10_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_11_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_12_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_13_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_14_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_15_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_16_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_17_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_18_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_19_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_20_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_21_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_22_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_23_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_24_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_25_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_26_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_27_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_28_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_29_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_30_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_31_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_32_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_33_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_34_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_35_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_4_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_5_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_6_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_7_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_8_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_9_n_0 ;
  wire [31:0]\Min_Read_Latency_Int_reg[31]_0 ;
  wire \Min_Read_Latency_Int_reg[31]_i_2_n_1 ;
  wire \Min_Read_Latency_Int_reg[31]_i_2_n_2 ;
  wire \Min_Read_Latency_Int_reg[31]_i_2_n_3 ;
  wire \Min_Read_Latency_Int_reg[31]_i_2_n_4 ;
  wire \Min_Read_Latency_Int_reg[31]_i_2_n_5 ;
  wire \Min_Read_Latency_Int_reg[31]_i_2_n_6 ;
  wire \Min_Read_Latency_Int_reg[31]_i_2_n_7 ;
  wire \Min_Read_Latency_Int_reg[31]_i_3_n_0 ;
  wire \Min_Read_Latency_Int_reg[31]_i_3_n_1 ;
  wire \Min_Read_Latency_Int_reg[31]_i_3_n_2 ;
  wire \Min_Read_Latency_Int_reg[31]_i_3_n_3 ;
  wire \Min_Read_Latency_Int_reg[31]_i_3_n_4 ;
  wire \Min_Read_Latency_Int_reg[31]_i_3_n_5 ;
  wire \Min_Read_Latency_Int_reg[31]_i_3_n_6 ;
  wire \Min_Read_Latency_Int_reg[31]_i_3_n_7 ;
  wire Min_Write_Latency_Int0;
  wire [16:0]\Min_Write_Latency_Int_reg[16]_0 ;
  wire Mst_Rd_Idle_Cnt_En;
  wire Mst_Rd_Idle_Cnt_En0;
  wire No_Rd_Ready_reg_0;
  wire No_Rd_Ready_reg_1;
  wire No_Wr_Ready;
  wire No_Wr_Ready_i_1_n_0;
  wire Num_BValids_En;
  wire Num_BValids_En0;
  wire Num_RLasts_En;
  wire Num_RLasts_En0;
  wire [1:0]Q;
  wire Rd_Add_Issue6_out;
  wire Rd_Add_Issue_reg_0;
  wire Rd_Lat_End;
  wire Rd_Lat_Start;
  wire [32:0]Rd_Latency_Fifo_Rd_Data;
  wire [32:32]Rd_Latency_Fifo_Rd_Data_D1;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[0] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[10] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[11] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[12] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[13] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[14] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[15] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[16] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[17] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[18] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[19] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[1] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[20] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[21] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[22] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[23] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[24] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[25] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[26] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[27] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[28] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[29] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[2] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[30] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[31] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[3] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[4] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[5] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[6] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[7] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[8] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[9] ;
  wire Rd_Latency_Fifo_Rd_En;
  wire Rd_Latency_Fifo_Rd_En2;
  wire Rd_Latency_Fifo_Rd_En_D1;
  wire [32:0]Rd_Latency_Fifo_Wr_Data;
  wire [0:0]\Rd_Latency_Fifo_Wr_Data_reg[32]_0 ;
  wire Rd_Latency_Fifo_Wr_En;
  wire Read_Beat_Cnt_En1;
  wire [16:0]Read_Byte_Cnt0;
  wire [31:0]Read_Latency_Cnt_Out;
  wire [32:0]Read_Latency_Cnt_Out_D1;
  wire [32:32]Read_Latency_Cnt_Out_D2;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[0] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[10] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[11] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[12] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[13] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[14] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[15] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[16] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[17] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[18] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[19] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[1] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[20] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[21] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[22] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[23] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[24] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[25] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[26] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[27] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[28] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[29] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[2] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[30] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[31] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[3] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[4] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[5] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[6] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[7] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[8] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[9] ;
  wire Read_Latency_Cnt_Ovf;
  wire Read_Latency_En;
  wire Read_Latency_En_Int2_out;
  wire [15:15]Read_Latency_Int;
  wire [31:0]Read_Latency_Int1_in;
  wire \Read_Latency_Int[0]_i_1_n_0 ;
  wire \Read_Latency_Int[15]_i_10_n_0 ;
  wire \Read_Latency_Int[15]_i_11_n_0 ;
  wire \Read_Latency_Int[15]_i_12_n_0 ;
  wire \Read_Latency_Int[15]_i_13_n_0 ;
  wire \Read_Latency_Int[15]_i_14_n_0 ;
  wire \Read_Latency_Int[15]_i_15_n_0 ;
  wire \Read_Latency_Int[15]_i_16_n_0 ;
  wire \Read_Latency_Int[15]_i_17_n_0 ;
  wire \Read_Latency_Int[15]_i_2_n_0 ;
  wire \Read_Latency_Int[15]_i_3_n_0 ;
  wire \Read_Latency_Int[15]_i_4_n_0 ;
  wire \Read_Latency_Int[15]_i_5_n_0 ;
  wire \Read_Latency_Int[15]_i_6_n_0 ;
  wire \Read_Latency_Int[15]_i_7_n_0 ;
  wire \Read_Latency_Int[15]_i_8_n_0 ;
  wire \Read_Latency_Int[15]_i_9_n_0 ;
  wire \Read_Latency_Int[23]_i_10_n_0 ;
  wire \Read_Latency_Int[23]_i_11_n_0 ;
  wire \Read_Latency_Int[23]_i_12_n_0 ;
  wire \Read_Latency_Int[23]_i_13_n_0 ;
  wire \Read_Latency_Int[23]_i_14_n_0 ;
  wire \Read_Latency_Int[23]_i_15_n_0 ;
  wire \Read_Latency_Int[23]_i_16_n_0 ;
  wire \Read_Latency_Int[23]_i_17_n_0 ;
  wire \Read_Latency_Int[23]_i_2_n_0 ;
  wire \Read_Latency_Int[23]_i_3_n_0 ;
  wire \Read_Latency_Int[23]_i_4_n_0 ;
  wire \Read_Latency_Int[23]_i_5_n_0 ;
  wire \Read_Latency_Int[23]_i_6_n_0 ;
  wire \Read_Latency_Int[23]_i_7_n_0 ;
  wire \Read_Latency_Int[23]_i_8_n_0 ;
  wire \Read_Latency_Int[23]_i_9_n_0 ;
  wire \Read_Latency_Int[31]_i_10_n_0 ;
  wire \Read_Latency_Int[31]_i_11_n_0 ;
  wire \Read_Latency_Int[31]_i_12_n_0 ;
  wire \Read_Latency_Int[31]_i_13_n_0 ;
  wire \Read_Latency_Int[31]_i_14_n_0 ;
  wire \Read_Latency_Int[31]_i_15_n_0 ;
  wire \Read_Latency_Int[31]_i_16_n_0 ;
  wire \Read_Latency_Int[31]_i_17_n_0 ;
  wire \Read_Latency_Int[31]_i_20_n_0 ;
  wire \Read_Latency_Int[31]_i_21_n_0 ;
  wire \Read_Latency_Int[31]_i_22_n_0 ;
  wire \Read_Latency_Int[31]_i_23_n_0 ;
  wire \Read_Latency_Int[31]_i_24_n_0 ;
  wire \Read_Latency_Int[31]_i_25_n_0 ;
  wire \Read_Latency_Int[31]_i_26_n_0 ;
  wire \Read_Latency_Int[31]_i_27_n_0 ;
  wire \Read_Latency_Int[31]_i_28_n_0 ;
  wire \Read_Latency_Int[31]_i_29_n_0 ;
  wire \Read_Latency_Int[31]_i_30_n_0 ;
  wire \Read_Latency_Int[31]_i_31_n_0 ;
  wire \Read_Latency_Int[31]_i_32_n_0 ;
  wire \Read_Latency_Int[31]_i_33_n_0 ;
  wire \Read_Latency_Int[31]_i_34_n_0 ;
  wire \Read_Latency_Int[31]_i_35_n_0 ;
  wire \Read_Latency_Int[31]_i_36_n_0 ;
  wire \Read_Latency_Int[31]_i_37_n_0 ;
  wire \Read_Latency_Int[31]_i_38_n_0 ;
  wire \Read_Latency_Int[31]_i_39_n_0 ;
  wire \Read_Latency_Int[31]_i_3_n_0 ;
  wire \Read_Latency_Int[31]_i_40_n_0 ;
  wire \Read_Latency_Int[31]_i_41_n_0 ;
  wire \Read_Latency_Int[31]_i_42_n_0 ;
  wire \Read_Latency_Int[31]_i_43_n_0 ;
  wire \Read_Latency_Int[31]_i_44_n_0 ;
  wire \Read_Latency_Int[31]_i_45_n_0 ;
  wire \Read_Latency_Int[31]_i_46_n_0 ;
  wire \Read_Latency_Int[31]_i_47_n_0 ;
  wire \Read_Latency_Int[31]_i_48_n_0 ;
  wire \Read_Latency_Int[31]_i_49_n_0 ;
  wire \Read_Latency_Int[31]_i_4_n_0 ;
  wire \Read_Latency_Int[31]_i_50_n_0 ;
  wire \Read_Latency_Int[31]_i_51_n_0 ;
  wire \Read_Latency_Int[31]_i_5_n_0 ;
  wire \Read_Latency_Int[31]_i_6_n_0 ;
  wire \Read_Latency_Int[31]_i_7_n_0 ;
  wire \Read_Latency_Int[31]_i_8_n_0 ;
  wire \Read_Latency_Int[31]_i_9_n_0 ;
  wire \Read_Latency_Int[7]_i_10_n_0 ;
  wire \Read_Latency_Int[7]_i_11_n_0 ;
  wire \Read_Latency_Int[7]_i_12_n_0 ;
  wire \Read_Latency_Int[7]_i_13_n_0 ;
  wire \Read_Latency_Int[7]_i_14_n_0 ;
  wire \Read_Latency_Int[7]_i_15_n_0 ;
  wire \Read_Latency_Int[7]_i_16_n_0 ;
  wire \Read_Latency_Int[7]_i_17_n_0 ;
  wire \Read_Latency_Int[7]_i_2_n_0 ;
  wire \Read_Latency_Int[7]_i_3_n_0 ;
  wire \Read_Latency_Int[7]_i_4_n_0 ;
  wire \Read_Latency_Int[7]_i_5_n_0 ;
  wire \Read_Latency_Int[7]_i_6_n_0 ;
  wire \Read_Latency_Int[7]_i_7_n_0 ;
  wire \Read_Latency_Int[7]_i_8_n_0 ;
  wire \Read_Latency_Int[7]_i_9_n_0 ;
  wire [0:0]\Read_Latency_Int_reg[0]_0 ;
  wire \Read_Latency_Int_reg[15]_i_1_n_0 ;
  wire \Read_Latency_Int_reg[15]_i_1_n_1 ;
  wire \Read_Latency_Int_reg[15]_i_1_n_2 ;
  wire \Read_Latency_Int_reg[15]_i_1_n_3 ;
  wire \Read_Latency_Int_reg[15]_i_1_n_4 ;
  wire \Read_Latency_Int_reg[15]_i_1_n_5 ;
  wire \Read_Latency_Int_reg[15]_i_1_n_6 ;
  wire \Read_Latency_Int_reg[15]_i_1_n_7 ;
  wire \Read_Latency_Int_reg[23]_i_1_n_0 ;
  wire \Read_Latency_Int_reg[23]_i_1_n_1 ;
  wire \Read_Latency_Int_reg[23]_i_1_n_2 ;
  wire \Read_Latency_Int_reg[23]_i_1_n_3 ;
  wire \Read_Latency_Int_reg[23]_i_1_n_4 ;
  wire \Read_Latency_Int_reg[23]_i_1_n_5 ;
  wire \Read_Latency_Int_reg[23]_i_1_n_6 ;
  wire \Read_Latency_Int_reg[23]_i_1_n_7 ;
  wire \Read_Latency_Int_reg[31]_i_18_n_0 ;
  wire \Read_Latency_Int_reg[31]_i_18_n_1 ;
  wire \Read_Latency_Int_reg[31]_i_18_n_2 ;
  wire \Read_Latency_Int_reg[31]_i_18_n_3 ;
  wire \Read_Latency_Int_reg[31]_i_18_n_4 ;
  wire \Read_Latency_Int_reg[31]_i_18_n_5 ;
  wire \Read_Latency_Int_reg[31]_i_18_n_6 ;
  wire \Read_Latency_Int_reg[31]_i_18_n_7 ;
  wire \Read_Latency_Int_reg[31]_i_19_n_0 ;
  wire \Read_Latency_Int_reg[31]_i_19_n_1 ;
  wire \Read_Latency_Int_reg[31]_i_19_n_2 ;
  wire \Read_Latency_Int_reg[31]_i_19_n_3 ;
  wire \Read_Latency_Int_reg[31]_i_19_n_4 ;
  wire \Read_Latency_Int_reg[31]_i_19_n_5 ;
  wire \Read_Latency_Int_reg[31]_i_19_n_6 ;
  wire \Read_Latency_Int_reg[31]_i_19_n_7 ;
  wire \Read_Latency_Int_reg[31]_i_2_n_1 ;
  wire \Read_Latency_Int_reg[31]_i_2_n_2 ;
  wire \Read_Latency_Int_reg[31]_i_2_n_3 ;
  wire \Read_Latency_Int_reg[31]_i_2_n_4 ;
  wire \Read_Latency_Int_reg[31]_i_2_n_5 ;
  wire \Read_Latency_Int_reg[31]_i_2_n_6 ;
  wire \Read_Latency_Int_reg[31]_i_2_n_7 ;
  wire \Read_Latency_Int_reg[7]_i_1_n_0 ;
  wire \Read_Latency_Int_reg[7]_i_1_n_1 ;
  wire \Read_Latency_Int_reg[7]_i_1_n_2 ;
  wire \Read_Latency_Int_reg[7]_i_1_n_3 ;
  wire \Read_Latency_Int_reg[7]_i_1_n_4 ;
  wire \Read_Latency_Int_reg[7]_i_1_n_5 ;
  wire \Read_Latency_Int_reg[7]_i_1_n_6 ;
  wire \Read_Latency_Int_reg[7]_i_1_n_7 ;
  wire Read_Latency_One;
  wire Read_Latency_One_D1;
  wire Read_Latency_One_D10;
  wire Read_Latency_One_reg_n_0;
  wire Read_going_on;
  wire Read_going_on_i_1_n_0;
  wire Rtrans_Cnt_En;
  wire Rtrans_Cnt_En0;
  wire [31:17]S0_Min_Write_Latency;
  wire [16:1]S0_Read_Byte_Cnt;
  wire S0_Read_Byte_Cnt_En;
  wire [31:1]S0_Read_Latency;
  wire [0:0]S0_S_Null_Byte_Cnt;
  wire [31:1]S0_Write_Latency;
  wire \Slv_Wr_Idle_Cnt_i[0]_i_3_n_0 ;
  wire [31:0]Slv_Wr_Idle_Cnt_i_reg;
  wire \Slv_Wr_Idle_Cnt_i_reg[0]_i_2_n_0 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[0]_i_2_n_1 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[0]_i_2_n_10 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[0]_i_2_n_11 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[0]_i_2_n_12 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[0]_i_2_n_13 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[0]_i_2_n_14 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[0]_i_2_n_15 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[0]_i_2_n_2 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[0]_i_2_n_3 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[0]_i_2_n_4 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[0]_i_2_n_5 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[0]_i_2_n_6 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[0]_i_2_n_7 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[0]_i_2_n_8 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[0]_i_2_n_9 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_0 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_1 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_10 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_11 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_12 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_13 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_14 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_15 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_2 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_3 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_4 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_5 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_6 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_7 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_8 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_9 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_1 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_10 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_11 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_12 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_13 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_14 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_15 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_2 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_3 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_4 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_5 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_6 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_7 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_8 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_9 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_0 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_1 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_10 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_11 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_12 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_13 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_14 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_15 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_2 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_3 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_4 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_5 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_6 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_7 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_8 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_9 ;
  wire Slv_Wr_Idle_Fifo_Wr_data;
  wire \Slv_Wr_Idle_Fifo_Wr_data_reg_n_0_[0] ;
  wire \Slv_Wr_Idle_Fifo_Wr_data_reg_n_0_[10] ;
  wire \Slv_Wr_Idle_Fifo_Wr_data_reg_n_0_[11] ;
  wire \Slv_Wr_Idle_Fifo_Wr_data_reg_n_0_[12] ;
  wire \Slv_Wr_Idle_Fifo_Wr_data_reg_n_0_[13] ;
  wire \Slv_Wr_Idle_Fifo_Wr_data_reg_n_0_[14] ;
  wire \Slv_Wr_Idle_Fifo_Wr_data_reg_n_0_[15] ;
  wire \Slv_Wr_Idle_Fifo_Wr_data_reg_n_0_[16] ;
  wire \Slv_Wr_Idle_Fifo_Wr_data_reg_n_0_[17] ;
  wire \Slv_Wr_Idle_Fifo_Wr_data_reg_n_0_[18] ;
  wire \Slv_Wr_Idle_Fifo_Wr_data_reg_n_0_[19] ;
  wire \Slv_Wr_Idle_Fifo_Wr_data_reg_n_0_[1] ;
  wire \Slv_Wr_Idle_Fifo_Wr_data_reg_n_0_[20] ;
  wire \Slv_Wr_Idle_Fifo_Wr_data_reg_n_0_[21] ;
  wire \Slv_Wr_Idle_Fifo_Wr_data_reg_n_0_[22] ;
  wire \Slv_Wr_Idle_Fifo_Wr_data_reg_n_0_[23] ;
  wire \Slv_Wr_Idle_Fifo_Wr_data_reg_n_0_[24] ;
  wire \Slv_Wr_Idle_Fifo_Wr_data_reg_n_0_[25] ;
  wire \Slv_Wr_Idle_Fifo_Wr_data_reg_n_0_[26] ;
  wire \Slv_Wr_Idle_Fifo_Wr_data_reg_n_0_[27] ;
  wire \Slv_Wr_Idle_Fifo_Wr_data_reg_n_0_[28] ;
  wire \Slv_Wr_Idle_Fifo_Wr_data_reg_n_0_[29] ;
  wire \Slv_Wr_Idle_Fifo_Wr_data_reg_n_0_[2] ;
  wire \Slv_Wr_Idle_Fifo_Wr_data_reg_n_0_[30] ;
  wire \Slv_Wr_Idle_Fifo_Wr_data_reg_n_0_[31] ;
  wire \Slv_Wr_Idle_Fifo_Wr_data_reg_n_0_[3] ;
  wire \Slv_Wr_Idle_Fifo_Wr_data_reg_n_0_[4] ;
  wire \Slv_Wr_Idle_Fifo_Wr_data_reg_n_0_[5] ;
  wire \Slv_Wr_Idle_Fifo_Wr_data_reg_n_0_[6] ;
  wire \Slv_Wr_Idle_Fifo_Wr_data_reg_n_0_[7] ;
  wire \Slv_Wr_Idle_Fifo_Wr_data_reg_n_0_[8] ;
  wire \Slv_Wr_Idle_Fifo_Wr_data_reg_n_0_[9] ;
  wire Wr_Add_Issue_i_1_n_0;
  wire Wr_Add_Issue_reg_0;
  wire Wr_Idle;
  wire [31:0]Wr_Lat_Cnt_Diff_reg;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[0] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[10] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[11] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[12] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[13] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[14] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[15] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[16] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[17] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[18] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[19] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[1] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[20] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[21] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[22] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[23] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[24] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[25] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[26] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[27] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[28] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[29] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[2] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[30] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[31] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[3] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[4] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[5] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[6] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[7] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[8] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[9] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[0] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[10] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[11] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[12] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[13] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[14] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[15] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[16] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[17] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[18] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[19] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[1] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[20] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[21] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[22] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[23] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[24] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[25] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[26] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[27] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[28] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[29] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[2] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[30] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[31] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[3] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[4] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[5] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[6] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[7] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[8] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[9] ;
  wire Wr_Lat_End;
  wire Wr_Lat_Start;
  wire Wr_cnt_ld;
  wire \Write_Beat_Cnt_i[0]_i_3_n_0 ;
  wire [31:0]Write_Beat_Cnt_i_reg;
  wire \Write_Beat_Cnt_i_reg[0]_i_2_n_0 ;
  wire \Write_Beat_Cnt_i_reg[0]_i_2_n_1 ;
  wire \Write_Beat_Cnt_i_reg[0]_i_2_n_10 ;
  wire \Write_Beat_Cnt_i_reg[0]_i_2_n_11 ;
  wire \Write_Beat_Cnt_i_reg[0]_i_2_n_12 ;
  wire \Write_Beat_Cnt_i_reg[0]_i_2_n_13 ;
  wire \Write_Beat_Cnt_i_reg[0]_i_2_n_14 ;
  wire \Write_Beat_Cnt_i_reg[0]_i_2_n_15 ;
  wire \Write_Beat_Cnt_i_reg[0]_i_2_n_2 ;
  wire \Write_Beat_Cnt_i_reg[0]_i_2_n_3 ;
  wire \Write_Beat_Cnt_i_reg[0]_i_2_n_4 ;
  wire \Write_Beat_Cnt_i_reg[0]_i_2_n_5 ;
  wire \Write_Beat_Cnt_i_reg[0]_i_2_n_6 ;
  wire \Write_Beat_Cnt_i_reg[0]_i_2_n_7 ;
  wire \Write_Beat_Cnt_i_reg[0]_i_2_n_8 ;
  wire \Write_Beat_Cnt_i_reg[0]_i_2_n_9 ;
  wire \Write_Beat_Cnt_i_reg[16]_i_1_n_0 ;
  wire \Write_Beat_Cnt_i_reg[16]_i_1_n_1 ;
  wire \Write_Beat_Cnt_i_reg[16]_i_1_n_10 ;
  wire \Write_Beat_Cnt_i_reg[16]_i_1_n_11 ;
  wire \Write_Beat_Cnt_i_reg[16]_i_1_n_12 ;
  wire \Write_Beat_Cnt_i_reg[16]_i_1_n_13 ;
  wire \Write_Beat_Cnt_i_reg[16]_i_1_n_14 ;
  wire \Write_Beat_Cnt_i_reg[16]_i_1_n_15 ;
  wire \Write_Beat_Cnt_i_reg[16]_i_1_n_2 ;
  wire \Write_Beat_Cnt_i_reg[16]_i_1_n_3 ;
  wire \Write_Beat_Cnt_i_reg[16]_i_1_n_4 ;
  wire \Write_Beat_Cnt_i_reg[16]_i_1_n_5 ;
  wire \Write_Beat_Cnt_i_reg[16]_i_1_n_6 ;
  wire \Write_Beat_Cnt_i_reg[16]_i_1_n_7 ;
  wire \Write_Beat_Cnt_i_reg[16]_i_1_n_8 ;
  wire \Write_Beat_Cnt_i_reg[16]_i_1_n_9 ;
  wire \Write_Beat_Cnt_i_reg[24]_i_1_n_1 ;
  wire \Write_Beat_Cnt_i_reg[24]_i_1_n_10 ;
  wire \Write_Beat_Cnt_i_reg[24]_i_1_n_11 ;
  wire \Write_Beat_Cnt_i_reg[24]_i_1_n_12 ;
  wire \Write_Beat_Cnt_i_reg[24]_i_1_n_13 ;
  wire \Write_Beat_Cnt_i_reg[24]_i_1_n_14 ;
  wire \Write_Beat_Cnt_i_reg[24]_i_1_n_15 ;
  wire \Write_Beat_Cnt_i_reg[24]_i_1_n_2 ;
  wire \Write_Beat_Cnt_i_reg[24]_i_1_n_3 ;
  wire \Write_Beat_Cnt_i_reg[24]_i_1_n_4 ;
  wire \Write_Beat_Cnt_i_reg[24]_i_1_n_5 ;
  wire \Write_Beat_Cnt_i_reg[24]_i_1_n_6 ;
  wire \Write_Beat_Cnt_i_reg[24]_i_1_n_7 ;
  wire \Write_Beat_Cnt_i_reg[24]_i_1_n_8 ;
  wire \Write_Beat_Cnt_i_reg[24]_i_1_n_9 ;
  wire \Write_Beat_Cnt_i_reg[8]_i_1_n_0 ;
  wire \Write_Beat_Cnt_i_reg[8]_i_1_n_1 ;
  wire \Write_Beat_Cnt_i_reg[8]_i_1_n_10 ;
  wire \Write_Beat_Cnt_i_reg[8]_i_1_n_11 ;
  wire \Write_Beat_Cnt_i_reg[8]_i_1_n_12 ;
  wire \Write_Beat_Cnt_i_reg[8]_i_1_n_13 ;
  wire \Write_Beat_Cnt_i_reg[8]_i_1_n_14 ;
  wire \Write_Beat_Cnt_i_reg[8]_i_1_n_15 ;
  wire \Write_Beat_Cnt_i_reg[8]_i_1_n_2 ;
  wire \Write_Beat_Cnt_i_reg[8]_i_1_n_3 ;
  wire \Write_Beat_Cnt_i_reg[8]_i_1_n_4 ;
  wire \Write_Beat_Cnt_i_reg[8]_i_1_n_5 ;
  wire \Write_Beat_Cnt_i_reg[8]_i_1_n_6 ;
  wire \Write_Beat_Cnt_i_reg[8]_i_1_n_7 ;
  wire \Write_Beat_Cnt_i_reg[8]_i_1_n_8 ;
  wire \Write_Beat_Cnt_i_reg[8]_i_1_n_9 ;
  wire Write_Beat_d1;
  wire Write_Byte_Cnt_i;
  wire \Write_Byte_Cnt_i[0]_i_2_n_0 ;
  wire \Write_Byte_Cnt_i[0]_i_3_n_0 ;
  wire \Write_Byte_Cnt_i[0]_i_4_n_0 ;
  wire \Write_Byte_Cnt_i[0]_i_5_n_0 ;
  wire \Write_Byte_Cnt_i[0]_i_6_n_0 ;
  wire \Write_Byte_Cnt_i[0]_i_7_n_0 ;
  wire \Write_Byte_Cnt_i[0]_i_8_n_0 ;
  wire [31:0]Write_Byte_Cnt_i_reg;
  wire \Write_Byte_Cnt_i_reg[0]_i_1_n_0 ;
  wire \Write_Byte_Cnt_i_reg[0]_i_1_n_1 ;
  wire \Write_Byte_Cnt_i_reg[0]_i_1_n_10 ;
  wire \Write_Byte_Cnt_i_reg[0]_i_1_n_11 ;
  wire \Write_Byte_Cnt_i_reg[0]_i_1_n_12 ;
  wire \Write_Byte_Cnt_i_reg[0]_i_1_n_13 ;
  wire \Write_Byte_Cnt_i_reg[0]_i_1_n_14 ;
  wire \Write_Byte_Cnt_i_reg[0]_i_1_n_15 ;
  wire \Write_Byte_Cnt_i_reg[0]_i_1_n_2 ;
  wire \Write_Byte_Cnt_i_reg[0]_i_1_n_3 ;
  wire \Write_Byte_Cnt_i_reg[0]_i_1_n_4 ;
  wire \Write_Byte_Cnt_i_reg[0]_i_1_n_5 ;
  wire \Write_Byte_Cnt_i_reg[0]_i_1_n_6 ;
  wire \Write_Byte_Cnt_i_reg[0]_i_1_n_7 ;
  wire \Write_Byte_Cnt_i_reg[0]_i_1_n_8 ;
  wire \Write_Byte_Cnt_i_reg[0]_i_1_n_9 ;
  wire \Write_Byte_Cnt_i_reg[16]_i_1_n_0 ;
  wire \Write_Byte_Cnt_i_reg[16]_i_1_n_1 ;
  wire \Write_Byte_Cnt_i_reg[16]_i_1_n_10 ;
  wire \Write_Byte_Cnt_i_reg[16]_i_1_n_11 ;
  wire \Write_Byte_Cnt_i_reg[16]_i_1_n_12 ;
  wire \Write_Byte_Cnt_i_reg[16]_i_1_n_13 ;
  wire \Write_Byte_Cnt_i_reg[16]_i_1_n_14 ;
  wire \Write_Byte_Cnt_i_reg[16]_i_1_n_15 ;
  wire \Write_Byte_Cnt_i_reg[16]_i_1_n_2 ;
  wire \Write_Byte_Cnt_i_reg[16]_i_1_n_3 ;
  wire \Write_Byte_Cnt_i_reg[16]_i_1_n_4 ;
  wire \Write_Byte_Cnt_i_reg[16]_i_1_n_5 ;
  wire \Write_Byte_Cnt_i_reg[16]_i_1_n_6 ;
  wire \Write_Byte_Cnt_i_reg[16]_i_1_n_7 ;
  wire \Write_Byte_Cnt_i_reg[16]_i_1_n_8 ;
  wire \Write_Byte_Cnt_i_reg[16]_i_1_n_9 ;
  wire \Write_Byte_Cnt_i_reg[24]_i_1_n_1 ;
  wire \Write_Byte_Cnt_i_reg[24]_i_1_n_10 ;
  wire \Write_Byte_Cnt_i_reg[24]_i_1_n_11 ;
  wire \Write_Byte_Cnt_i_reg[24]_i_1_n_12 ;
  wire \Write_Byte_Cnt_i_reg[24]_i_1_n_13 ;
  wire \Write_Byte_Cnt_i_reg[24]_i_1_n_14 ;
  wire \Write_Byte_Cnt_i_reg[24]_i_1_n_15 ;
  wire \Write_Byte_Cnt_i_reg[24]_i_1_n_2 ;
  wire \Write_Byte_Cnt_i_reg[24]_i_1_n_3 ;
  wire \Write_Byte_Cnt_i_reg[24]_i_1_n_4 ;
  wire \Write_Byte_Cnt_i_reg[24]_i_1_n_5 ;
  wire \Write_Byte_Cnt_i_reg[24]_i_1_n_6 ;
  wire \Write_Byte_Cnt_i_reg[24]_i_1_n_7 ;
  wire \Write_Byte_Cnt_i_reg[24]_i_1_n_8 ;
  wire \Write_Byte_Cnt_i_reg[24]_i_1_n_9 ;
  wire \Write_Byte_Cnt_i_reg[8]_i_1_n_0 ;
  wire \Write_Byte_Cnt_i_reg[8]_i_1_n_1 ;
  wire \Write_Byte_Cnt_i_reg[8]_i_1_n_10 ;
  wire \Write_Byte_Cnt_i_reg[8]_i_1_n_11 ;
  wire \Write_Byte_Cnt_i_reg[8]_i_1_n_12 ;
  wire \Write_Byte_Cnt_i_reg[8]_i_1_n_13 ;
  wire \Write_Byte_Cnt_i_reg[8]_i_1_n_14 ;
  wire \Write_Byte_Cnt_i_reg[8]_i_1_n_15 ;
  wire \Write_Byte_Cnt_i_reg[8]_i_1_n_2 ;
  wire \Write_Byte_Cnt_i_reg[8]_i_1_n_3 ;
  wire \Write_Byte_Cnt_i_reg[8]_i_1_n_4 ;
  wire \Write_Byte_Cnt_i_reg[8]_i_1_n_5 ;
  wire \Write_Byte_Cnt_i_reg[8]_i_1_n_6 ;
  wire \Write_Byte_Cnt_i_reg[8]_i_1_n_7 ;
  wire \Write_Byte_Cnt_i_reg[8]_i_1_n_8 ;
  wire \Write_Byte_Cnt_i_reg[8]_i_1_n_9 ;
  wire [31:0]Write_Latency_Cnt_Out;
  wire Write_Latency_Cnt_Ovf;
  wire Write_Latency_En;
  wire Write_Latency_En_Int;
  wire Write_Latency_Int0;
  wire [0:0]\Write_Latency_Int_reg[0]_0 ;
  wire Write_going_on;
  wire Write_going_on_i_2_n_0;
  wire Write_iss_going_on;
  wire Write_iss_going_on_i_1_n_0;
  wire Write_iss_going_on_reg_n_0;
  wire Wtrans_Cnt_En;
  wire Wtrans_Cnt_En0;
  wire awid_match_d1;
  wire core_aclk;
  wire [2:0]count_40_return;
  wire [2:0]count_410_return;
  wire [2:0]count_411_return;
  wire [2:0]count_412_return;
  wire [2:0]count_413_return;
  wire [2:0]count_414_return;
  wire [2:0]count_41_return;
  wire [2:0]count_44_return;
  wire [2:0]count_45_return;
  wire [2:0]count_47_return;
  wire [2:0]count_48_return;
  wire [2:0]count_49_return;
  wire [0:0]dout;
  wire [0:0]\dout_reg[0] ;
  wire [0:0]\dout_reg[0]_0 ;
  wire [0:0]\dout_reg[0]_1 ;
  wire [0:0]\dout_reg[0]_2 ;
  wire [0:0]\dout_reg[0]_3 ;
  wire \dout_reg[10] ;
  wire \dout_reg[11] ;
  wire \dout_reg[12] ;
  wire \dout_reg[13] ;
  wire \dout_reg[14] ;
  wire \dout_reg[15] ;
  wire \dout_reg[16] ;
  wire \dout_reg[1] ;
  wire \dout_reg[2] ;
  wire \dout_reg[3] ;
  wire \dout_reg[4] ;
  wire \dout_reg[5] ;
  wire \dout_reg[6] ;
  wire \dout_reg[7] ;
  wire \dout_reg[8] ;
  wire \dout_reg[9] ;
  wire empty2__0;
  wire empty2__0_0;
  wire ext_trig_cdc_sync_n_2;
  wire ext_trig_cdc_sync_n_3;
  wire ext_trig_cdc_sync_n_4;
  wire [8:0]num_rd_beats;
  wire \num_rd_beats[0]_i_1_n_0 ;
  wire \num_rd_beats[1]_i_1_n_0 ;
  wire \num_rd_beats[2]_i_1_n_0 ;
  wire \num_rd_beats[3]_i_1_n_0 ;
  wire \num_rd_beats[4]_i_1_n_0 ;
  wire \num_rd_beats[5]_i_1_n_0 ;
  wire \num_rd_beats[6]_i_1_n_0 ;
  wire \num_rd_beats[7]_i_1_n_0 ;
  wire \num_rd_beats[8]_i_2_n_0 ;
  wire \num_rd_beats[8]_i_3_n_0 ;
  wire num_read_beat0;
  wire num_read_beat041_out;
  wire \num_read_beat[8]_i_1_n_0 ;
  wire [8:0]num_read_beat_reg;
  wire [2:0]out;
  wire p_37_in;
  wire p_3_out0_out;
  wire p_3_out3_out;
  wire p_49_in;
  wire rd_latency_end;
  wire rd_latency_fifo_inst_n_0;
  wire rd_latency_fifo_inst_n_1;
  wire rid_match_reg;
  wire rst_int_n;
  wire rst_int_n1;
  wire rst_int_n_reg_rep__0_n_0;
  wire rst_int_n_reg_rep__1_n_0;
  wire rst_int_n_reg_rep_n_0;
  wire [1:0]\s_level_out_bus_d1_cdc_to_reg[1] ;
  wire [0:0]slot_0_axi_arid;
  wire slot_0_axi_arready;
  wire [0:0]slot_0_axi_arready_0;
  wire [2:0]slot_0_axi_arsize;
  wire slot_0_axi_arvalid;
  wire slot_0_axi_awready;
  wire slot_0_axi_awvalid;
  wire slot_0_axi_rlast;
  wire slot_0_axi_rready;
  wire slot_0_axi_rvalid;
  wire slot_0_axi_wlast;
  wire slot_0_axi_wready;
  wire [63:0]slot_0_axi_wstrb;
  wire slot_0_axi_wvalid;
  wire update_max_Wr_Lat;
  wire update_max_Wr_Lat_i_10_n_0;
  wire update_max_Wr_Lat_i_11_n_0;
  wire update_max_Wr_Lat_i_12_n_0;
  wire update_max_Wr_Lat_i_13_n_0;
  wire update_max_Wr_Lat_i_14_n_0;
  wire update_max_Wr_Lat_i_15_n_0;
  wire update_max_Wr_Lat_i_16_n_0;
  wire update_max_Wr_Lat_i_17_n_0;
  wire update_max_Wr_Lat_i_18_n_0;
  wire update_max_Wr_Lat_i_19_n_0;
  wire update_max_Wr_Lat_i_20_n_0;
  wire update_max_Wr_Lat_i_21_n_0;
  wire update_max_Wr_Lat_i_22_n_0;
  wire update_max_Wr_Lat_i_23_n_0;
  wire update_max_Wr_Lat_i_24_n_0;
  wire update_max_Wr_Lat_i_25_n_0;
  wire update_max_Wr_Lat_i_26_n_0;
  wire update_max_Wr_Lat_i_27_n_0;
  wire update_max_Wr_Lat_i_28_n_0;
  wire update_max_Wr_Lat_i_29_n_0;
  wire update_max_Wr_Lat_i_30_n_0;
  wire update_max_Wr_Lat_i_31_n_0;
  wire update_max_Wr_Lat_i_32_n_0;
  wire update_max_Wr_Lat_i_33_n_0;
  wire update_max_Wr_Lat_i_34_n_0;
  wire update_max_Wr_Lat_i_3_n_0;
  wire update_max_Wr_Lat_i_4_n_0;
  wire update_max_Wr_Lat_i_5_n_0;
  wire update_max_Wr_Lat_i_6_n_0;
  wire update_max_Wr_Lat_i_7_n_0;
  wire update_max_Wr_Lat_i_8_n_0;
  wire update_max_Wr_Lat_i_9_n_0;
  wire update_max_Wr_Lat_reg_i_1_n_0;
  wire update_max_Wr_Lat_reg_i_1_n_1;
  wire update_max_Wr_Lat_reg_i_1_n_2;
  wire update_max_Wr_Lat_reg_i_1_n_3;
  wire update_max_Wr_Lat_reg_i_1_n_4;
  wire update_max_Wr_Lat_reg_i_1_n_5;
  wire update_max_Wr_Lat_reg_i_1_n_6;
  wire update_max_Wr_Lat_reg_i_1_n_7;
  wire update_max_Wr_Lat_reg_i_2_n_0;
  wire update_max_Wr_Lat_reg_i_2_n_1;
  wire update_max_Wr_Lat_reg_i_2_n_2;
  wire update_max_Wr_Lat_reg_i_2_n_3;
  wire update_max_Wr_Lat_reg_i_2_n_4;
  wire update_max_Wr_Lat_reg_i_2_n_5;
  wire update_max_Wr_Lat_reg_i_2_n_6;
  wire update_max_Wr_Lat_reg_i_2_n_7;
  wire update_min_Wr_Lat;
  wire update_min_Wr_Lat_i_10_n_0;
  wire update_min_Wr_Lat_i_11_n_0;
  wire update_min_Wr_Lat_i_12_n_0;
  wire update_min_Wr_Lat_i_13_n_0;
  wire update_min_Wr_Lat_i_14_n_0;
  wire update_min_Wr_Lat_i_15_n_0;
  wire update_min_Wr_Lat_i_16_n_0;
  wire update_min_Wr_Lat_i_17_n_0;
  wire update_min_Wr_Lat_i_18_n_0;
  wire update_min_Wr_Lat_i_19_n_0;
  wire update_min_Wr_Lat_i_20_n_0;
  wire update_min_Wr_Lat_i_21_n_0;
  wire update_min_Wr_Lat_i_22_n_0;
  wire update_min_Wr_Lat_i_23_n_0;
  wire update_min_Wr_Lat_i_24_n_0;
  wire update_min_Wr_Lat_i_25_n_0;
  wire update_min_Wr_Lat_i_26_n_0;
  wire update_min_Wr_Lat_i_27_n_0;
  wire update_min_Wr_Lat_i_28_n_0;
  wire update_min_Wr_Lat_i_29_n_0;
  wire update_min_Wr_Lat_i_30_n_0;
  wire update_min_Wr_Lat_i_31_n_0;
  wire update_min_Wr_Lat_i_32_n_0;
  wire update_min_Wr_Lat_i_33_n_0;
  wire update_min_Wr_Lat_i_34_n_0;
  wire update_min_Wr_Lat_i_3_n_0;
  wire update_min_Wr_Lat_i_4_n_0;
  wire update_min_Wr_Lat_i_5_n_0;
  wire update_min_Wr_Lat_i_6_n_0;
  wire update_min_Wr_Lat_i_7_n_0;
  wire update_min_Wr_Lat_i_8_n_0;
  wire update_min_Wr_Lat_i_9_n_0;
  wire update_min_Wr_Lat_reg_i_1_n_0;
  wire update_min_Wr_Lat_reg_i_1_n_1;
  wire update_min_Wr_Lat_reg_i_1_n_2;
  wire update_min_Wr_Lat_reg_i_1_n_3;
  wire update_min_Wr_Lat_reg_i_1_n_4;
  wire update_min_Wr_Lat_reg_i_1_n_5;
  wire update_min_Wr_Lat_reg_i_1_n_6;
  wire update_min_Wr_Lat_reg_i_1_n_7;
  wire update_min_Wr_Lat_reg_i_2_n_0;
  wire update_min_Wr_Lat_reg_i_2_n_1;
  wire update_min_Wr_Lat_reg_i_2_n_2;
  wire update_min_Wr_Lat_reg_i_2_n_3;
  wire update_min_Wr_Lat_reg_i_2_n_4;
  wire update_min_Wr_Lat_reg_i_2_n_5;
  wire update_min_Wr_Lat_reg_i_2_n_6;
  wire update_min_Wr_Lat_reg_i_2_n_7;
  wire wid_match_reg;
  wire wid_match_reg_d2;
  wire wid_match_reg_reg_0;
  wire [6:0]wr_byte_cnt;
  wire \wr_byte_cnt_d1[6]_i_103_n_0 ;
  wire \wr_byte_cnt_d1[6]_i_104_n_0 ;
  wire \wr_byte_cnt_d1[6]_i_10_n_0 ;
  wire \wr_byte_cnt_d1[6]_i_11_n_0 ;
  wire \wr_byte_cnt_d1[6]_i_12_n_0 ;
  wire \wr_byte_cnt_d1[6]_i_13_n_0 ;
  wire \wr_byte_cnt_d1[6]_i_14_n_0 ;
  wire \wr_byte_cnt_d1[6]_i_15_n_0 ;
  wire \wr_byte_cnt_d1[6]_i_16_n_0 ;
  wire \wr_byte_cnt_d1[6]_i_17_n_0 ;
  wire \wr_byte_cnt_d1[6]_i_18_n_0 ;
  wire \wr_byte_cnt_d1[6]_i_19_n_0 ;
  wire \wr_byte_cnt_d1[6]_i_20_n_0 ;
  wire \wr_byte_cnt_d1[6]_i_21_n_0 ;
  wire \wr_byte_cnt_d1[6]_i_22_n_0 ;
  wire \wr_byte_cnt_d1[6]_i_23_n_0 ;
  wire \wr_byte_cnt_d1[6]_i_24_n_0 ;
  wire \wr_byte_cnt_d1[6]_i_25_n_0 ;
  wire \wr_byte_cnt_d1[6]_i_26_n_0 ;
  wire \wr_byte_cnt_d1[6]_i_27_n_0 ;
  wire \wr_byte_cnt_d1[6]_i_28_n_0 ;
  wire \wr_byte_cnt_d1[6]_i_29_n_0 ;
  wire \wr_byte_cnt_d1[6]_i_2_n_0 ;
  wire \wr_byte_cnt_d1[6]_i_30_n_0 ;
  wire \wr_byte_cnt_d1[6]_i_31_n_0 ;
  wire \wr_byte_cnt_d1[6]_i_32_n_0 ;
  wire \wr_byte_cnt_d1[6]_i_33_n_0 ;
  wire \wr_byte_cnt_d1[6]_i_34_n_0 ;
  wire \wr_byte_cnt_d1[6]_i_35_n_0 ;
  wire \wr_byte_cnt_d1[6]_i_36_n_0 ;
  wire \wr_byte_cnt_d1[6]_i_37_n_0 ;
  wire \wr_byte_cnt_d1[6]_i_38_n_0 ;
  wire \wr_byte_cnt_d1[6]_i_39_n_0 ;
  wire \wr_byte_cnt_d1[6]_i_3_n_0 ;
  wire \wr_byte_cnt_d1[6]_i_40_n_0 ;
  wire \wr_byte_cnt_d1[6]_i_41_n_0 ;
  wire \wr_byte_cnt_d1[6]_i_42_n_0 ;
  wire \wr_byte_cnt_d1[6]_i_43_n_0 ;
  wire \wr_byte_cnt_d1[6]_i_44_n_0 ;
  wire \wr_byte_cnt_d1[6]_i_45_n_0 ;
  wire \wr_byte_cnt_d1[6]_i_46_n_0 ;
  wire \wr_byte_cnt_d1[6]_i_47_n_0 ;
  wire \wr_byte_cnt_d1[6]_i_48_n_0 ;
  wire \wr_byte_cnt_d1[6]_i_4_n_0 ;
  wire \wr_byte_cnt_d1[6]_i_55_n_0 ;
  wire \wr_byte_cnt_d1[6]_i_56_n_0 ;
  wire \wr_byte_cnt_d1[6]_i_57_n_0 ;
  wire \wr_byte_cnt_d1[6]_i_58_n_0 ;
  wire \wr_byte_cnt_d1[6]_i_59_n_0 ;
  wire \wr_byte_cnt_d1[6]_i_5_n_0 ;
  wire \wr_byte_cnt_d1[6]_i_60_n_0 ;
  wire \wr_byte_cnt_d1[6]_i_61_n_0 ;
  wire \wr_byte_cnt_d1[6]_i_62_n_0 ;
  wire \wr_byte_cnt_d1[6]_i_63_n_0 ;
  wire \wr_byte_cnt_d1[6]_i_64_n_0 ;
  wire \wr_byte_cnt_d1[6]_i_65_n_0 ;
  wire \wr_byte_cnt_d1[6]_i_66_n_0 ;
  wire \wr_byte_cnt_d1[6]_i_67_n_0 ;
  wire \wr_byte_cnt_d1[6]_i_68_n_0 ;
  wire \wr_byte_cnt_d1[6]_i_69_n_0 ;
  wire \wr_byte_cnt_d1[6]_i_6_n_0 ;
  wire \wr_byte_cnt_d1[6]_i_70_n_0 ;
  wire \wr_byte_cnt_d1[6]_i_71_n_0 ;
  wire \wr_byte_cnt_d1[6]_i_72_n_0 ;
  wire \wr_byte_cnt_d1[6]_i_74_n_0 ;
  wire \wr_byte_cnt_d1[6]_i_76_n_0 ;
  wire \wr_byte_cnt_d1[6]_i_7_n_0 ;
  wire \wr_byte_cnt_d1[6]_i_8_n_0 ;
  wire \wr_byte_cnt_d1[6]_i_9_n_0 ;
  wire \wr_byte_cnt_d1_reg[6]_i_1_n_3 ;
  wire \wr_byte_cnt_d1_reg[6]_i_1_n_4 ;
  wire \wr_byte_cnt_d1_reg[6]_i_1_n_5 ;
  wire \wr_byte_cnt_d1_reg[6]_i_1_n_6 ;
  wire \wr_byte_cnt_d1_reg[6]_i_1_n_7 ;
  wire \wr_byte_cnt_d1_reg_n_0_[0] ;
  wire \wr_byte_cnt_d1_reg_n_0_[1] ;
  wire \wr_byte_cnt_d1_reg_n_0_[2] ;
  wire \wr_byte_cnt_d1_reg_n_0_[3] ;
  wire \wr_byte_cnt_d1_reg_n_0_[4] ;
  wire \wr_byte_cnt_d1_reg_n_0_[5] ;
  wire \wr_byte_cnt_d1_reg_n_0_[6] ;
  wire wr_latency_end;
  wire wr_latency_end_d1;
  wire wr_latency_end_d2;
  wire wr_latency_start;
  wire wr_latency_start_d1;
  wire wr_latency_start_d2;
  wire wren052_out;
  wire [7:7]\NLW_Beat_fifo_Wr_data_reg[63]_i_2_CO_UNCONNECTED ;
  wire [7:0]\NLW_Max_Read_Latency_Int_reg[31]_i_2_O_UNCONNECTED ;
  wire [7:0]\NLW_Max_Read_Latency_Int_reg[31]_i_3_O_UNCONNECTED ;
  wire [7:0]\NLW_Min_Read_Latency_Int_reg[31]_i_2_O_UNCONNECTED ;
  wire [7:0]\NLW_Min_Read_Latency_Int_reg[31]_i_3_O_UNCONNECTED ;
  wire [7:0]\NLW_Read_Latency_Int_reg[31]_i_18_O_UNCONNECTED ;
  wire [7:0]\NLW_Read_Latency_Int_reg[31]_i_19_O_UNCONNECTED ;
  wire [7:7]\NLW_Read_Latency_Int_reg[31]_i_2_CO_UNCONNECTED ;
  wire [7:7]\NLW_Slv_Wr_Idle_Cnt_i_reg[24]_i_1_CO_UNCONNECTED ;
  wire [7:7]\NLW_Write_Beat_Cnt_i_reg[24]_i_1_CO_UNCONNECTED ;
  wire [7:7]\NLW_Write_Byte_Cnt_i_reg[24]_i_1_CO_UNCONNECTED ;
  wire [7:0]NLW_update_max_Wr_Lat_reg_i_1_O_UNCONNECTED;
  wire [7:0]NLW_update_max_Wr_Lat_reg_i_2_O_UNCONNECTED;
  wire [7:0]NLW_update_min_Wr_Lat_reg_i_1_O_UNCONNECTED;
  wire [7:0]NLW_update_min_Wr_Lat_reg_i_2_O_UNCONNECTED;
  wire [7:5]\NLW_wr_byte_cnt_d1_reg[6]_i_1_CO_UNCONNECTED ;
  wire [7:6]\NLW_wr_byte_cnt_d1_reg[6]_i_1_O_UNCONNECTED ;

  FDRE \ARID_reg_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(slot_0_axi_arid),
        .Q(ARID_reg),
        .R(ext_trig_cdc_sync_n_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_sync_fifo__parameterized0 BEAT_CNT_AWID_MATCH
       (.E(FBC_Rd_En),
        .F1_Wr_En(F1_Wr_En),
        .FBC1_Empty(FBC1_Empty),
        .FBC_Empty(FBC_Empty),
        .SR(ext_trig_cdc_sync_n_3),
        .core_aclk(core_aclk),
        .din(F1_Wr_Data),
        .\dout_reg[0]_0 (\dout_reg[0]_1 ),
        .\rptr_reg[0]_0 (Wr_cnt_ld));
  LUT2 #(
    .INIT(4'h6)) 
    \Beat_fifo_Wr_data[39]_i_2 
       (.I0(Write_Byte_Cnt_i_reg[6]),
        .I1(\wr_byte_cnt_d1_reg_n_0_[6] ),
        .O(\Beat_fifo_Wr_data[39]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Beat_fifo_Wr_data[39]_i_3 
       (.I0(Write_Byte_Cnt_i_reg[5]),
        .I1(\wr_byte_cnt_d1_reg_n_0_[5] ),
        .O(\Beat_fifo_Wr_data[39]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Beat_fifo_Wr_data[39]_i_4 
       (.I0(Write_Byte_Cnt_i_reg[4]),
        .I1(\wr_byte_cnt_d1_reg_n_0_[4] ),
        .O(\Beat_fifo_Wr_data[39]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Beat_fifo_Wr_data[39]_i_5 
       (.I0(Write_Byte_Cnt_i_reg[3]),
        .I1(\wr_byte_cnt_d1_reg_n_0_[3] ),
        .O(\Beat_fifo_Wr_data[39]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Beat_fifo_Wr_data[39]_i_6 
       (.I0(Write_Byte_Cnt_i_reg[2]),
        .I1(\wr_byte_cnt_d1_reg_n_0_[2] ),
        .O(\Beat_fifo_Wr_data[39]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Beat_fifo_Wr_data[39]_i_7 
       (.I0(Write_Byte_Cnt_i_reg[1]),
        .I1(\wr_byte_cnt_d1_reg_n_0_[1] ),
        .O(\Beat_fifo_Wr_data[39]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Beat_fifo_Wr_data[39]_i_8 
       (.I0(Write_Byte_Cnt_i_reg[0]),
        .I1(\wr_byte_cnt_d1_reg_n_0_[0] ),
        .O(\Beat_fifo_Wr_data[39]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Beat_fifo_Wr_data[63]_i_1 
       (.I0(rst_int_n),
        .I1(Last_fifo_Wr_en),
        .O(Beat_fifo_Wr_data));
  FDRE \Beat_fifo_Wr_data_reg[0] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[0]),
        .Q(\Beat_fifo_Wr_data_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[10] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[10]),
        .Q(\Beat_fifo_Wr_data_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[11] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[11]),
        .Q(\Beat_fifo_Wr_data_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[12] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[12]),
        .Q(\Beat_fifo_Wr_data_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[13] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[13]),
        .Q(\Beat_fifo_Wr_data_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[14] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[14]),
        .Q(\Beat_fifo_Wr_data_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[15] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[15]),
        .Q(\Beat_fifo_Wr_data_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[16] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[16]),
        .Q(\Beat_fifo_Wr_data_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[17] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[17]),
        .Q(\Beat_fifo_Wr_data_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[18] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[18]),
        .Q(\Beat_fifo_Wr_data_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[19] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[19]),
        .Q(\Beat_fifo_Wr_data_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[1] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[1]),
        .Q(\Beat_fifo_Wr_data_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[20] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[20]),
        .Q(\Beat_fifo_Wr_data_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[21] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[21]),
        .Q(\Beat_fifo_Wr_data_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[22] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[22]),
        .Q(\Beat_fifo_Wr_data_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[23] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[23]),
        .Q(\Beat_fifo_Wr_data_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[24] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[24]),
        .Q(\Beat_fifo_Wr_data_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[25] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[25]),
        .Q(\Beat_fifo_Wr_data_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[26] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[26]),
        .Q(\Beat_fifo_Wr_data_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[27] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[27]),
        .Q(\Beat_fifo_Wr_data_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[28] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[28]),
        .Q(\Beat_fifo_Wr_data_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[29] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[29]),
        .Q(\Beat_fifo_Wr_data_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[2] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[2]),
        .Q(\Beat_fifo_Wr_data_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[30] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[30]),
        .Q(\Beat_fifo_Wr_data_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[31] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[31]),
        .Q(\Beat_fifo_Wr_data_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[32] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[39]_i_1_n_15 ),
        .Q(\Beat_fifo_Wr_data_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[33] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[39]_i_1_n_14 ),
        .Q(\Beat_fifo_Wr_data_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[34] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[39]_i_1_n_13 ),
        .Q(\Beat_fifo_Wr_data_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[35] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[39]_i_1_n_12 ),
        .Q(\Beat_fifo_Wr_data_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[36] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[39]_i_1_n_11 ),
        .Q(\Beat_fifo_Wr_data_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[37] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[39]_i_1_n_10 ),
        .Q(\Beat_fifo_Wr_data_reg_n_0_[37] ),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[38] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[39]_i_1_n_9 ),
        .Q(\Beat_fifo_Wr_data_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[39] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[39]_i_1_n_8 ),
        .Q(\Beat_fifo_Wr_data_reg_n_0_[39] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \Beat_fifo_Wr_data_reg[39]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\Beat_fifo_Wr_data_reg[39]_i_1_n_0 ,\Beat_fifo_Wr_data_reg[39]_i_1_n_1 ,\Beat_fifo_Wr_data_reg[39]_i_1_n_2 ,\Beat_fifo_Wr_data_reg[39]_i_1_n_3 ,\Beat_fifo_Wr_data_reg[39]_i_1_n_4 ,\Beat_fifo_Wr_data_reg[39]_i_1_n_5 ,\Beat_fifo_Wr_data_reg[39]_i_1_n_6 ,\Beat_fifo_Wr_data_reg[39]_i_1_n_7 }),
        .DI(Write_Byte_Cnt_i_reg[7:0]),
        .O({\Beat_fifo_Wr_data_reg[39]_i_1_n_8 ,\Beat_fifo_Wr_data_reg[39]_i_1_n_9 ,\Beat_fifo_Wr_data_reg[39]_i_1_n_10 ,\Beat_fifo_Wr_data_reg[39]_i_1_n_11 ,\Beat_fifo_Wr_data_reg[39]_i_1_n_12 ,\Beat_fifo_Wr_data_reg[39]_i_1_n_13 ,\Beat_fifo_Wr_data_reg[39]_i_1_n_14 ,\Beat_fifo_Wr_data_reg[39]_i_1_n_15 }),
        .S({Write_Byte_Cnt_i_reg[7],\Beat_fifo_Wr_data[39]_i_2_n_0 ,\Beat_fifo_Wr_data[39]_i_3_n_0 ,\Beat_fifo_Wr_data[39]_i_4_n_0 ,\Beat_fifo_Wr_data[39]_i_5_n_0 ,\Beat_fifo_Wr_data[39]_i_6_n_0 ,\Beat_fifo_Wr_data[39]_i_7_n_0 ,\Beat_fifo_Wr_data[39]_i_8_n_0 }));
  FDRE \Beat_fifo_Wr_data_reg[3] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[3]),
        .Q(\Beat_fifo_Wr_data_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[40] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[47]_i_1_n_15 ),
        .Q(\Beat_fifo_Wr_data_reg_n_0_[40] ),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[41] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[47]_i_1_n_14 ),
        .Q(\Beat_fifo_Wr_data_reg_n_0_[41] ),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[42] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[47]_i_1_n_13 ),
        .Q(\Beat_fifo_Wr_data_reg_n_0_[42] ),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[43] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[47]_i_1_n_12 ),
        .Q(\Beat_fifo_Wr_data_reg_n_0_[43] ),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[44] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[47]_i_1_n_11 ),
        .Q(\Beat_fifo_Wr_data_reg_n_0_[44] ),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[45] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[47]_i_1_n_10 ),
        .Q(\Beat_fifo_Wr_data_reg_n_0_[45] ),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[46] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[47]_i_1_n_9 ),
        .Q(\Beat_fifo_Wr_data_reg_n_0_[46] ),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[47] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[47]_i_1_n_8 ),
        .Q(\Beat_fifo_Wr_data_reg_n_0_[47] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \Beat_fifo_Wr_data_reg[47]_i_1 
       (.CI(\Beat_fifo_Wr_data_reg[39]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\Beat_fifo_Wr_data_reg[47]_i_1_n_0 ,\Beat_fifo_Wr_data_reg[47]_i_1_n_1 ,\Beat_fifo_Wr_data_reg[47]_i_1_n_2 ,\Beat_fifo_Wr_data_reg[47]_i_1_n_3 ,\Beat_fifo_Wr_data_reg[47]_i_1_n_4 ,\Beat_fifo_Wr_data_reg[47]_i_1_n_5 ,\Beat_fifo_Wr_data_reg[47]_i_1_n_6 ,\Beat_fifo_Wr_data_reg[47]_i_1_n_7 }),
        .DI(Write_Byte_Cnt_i_reg[15:8]),
        .O({\Beat_fifo_Wr_data_reg[47]_i_1_n_8 ,\Beat_fifo_Wr_data_reg[47]_i_1_n_9 ,\Beat_fifo_Wr_data_reg[47]_i_1_n_10 ,\Beat_fifo_Wr_data_reg[47]_i_1_n_11 ,\Beat_fifo_Wr_data_reg[47]_i_1_n_12 ,\Beat_fifo_Wr_data_reg[47]_i_1_n_13 ,\Beat_fifo_Wr_data_reg[47]_i_1_n_14 ,\Beat_fifo_Wr_data_reg[47]_i_1_n_15 }),
        .S(Write_Byte_Cnt_i_reg[15:8]));
  FDRE \Beat_fifo_Wr_data_reg[48] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[55]_i_1_n_15 ),
        .Q(\Beat_fifo_Wr_data_reg_n_0_[48] ),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[49] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[55]_i_1_n_14 ),
        .Q(\Beat_fifo_Wr_data_reg_n_0_[49] ),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[4] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[4]),
        .Q(\Beat_fifo_Wr_data_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[50] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[55]_i_1_n_13 ),
        .Q(\Beat_fifo_Wr_data_reg_n_0_[50] ),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[51] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[55]_i_1_n_12 ),
        .Q(\Beat_fifo_Wr_data_reg_n_0_[51] ),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[52] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[55]_i_1_n_11 ),
        .Q(\Beat_fifo_Wr_data_reg_n_0_[52] ),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[53] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[55]_i_1_n_10 ),
        .Q(\Beat_fifo_Wr_data_reg_n_0_[53] ),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[54] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[55]_i_1_n_9 ),
        .Q(\Beat_fifo_Wr_data_reg_n_0_[54] ),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[55] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[55]_i_1_n_8 ),
        .Q(\Beat_fifo_Wr_data_reg_n_0_[55] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \Beat_fifo_Wr_data_reg[55]_i_1 
       (.CI(\Beat_fifo_Wr_data_reg[47]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\Beat_fifo_Wr_data_reg[55]_i_1_n_0 ,\Beat_fifo_Wr_data_reg[55]_i_1_n_1 ,\Beat_fifo_Wr_data_reg[55]_i_1_n_2 ,\Beat_fifo_Wr_data_reg[55]_i_1_n_3 ,\Beat_fifo_Wr_data_reg[55]_i_1_n_4 ,\Beat_fifo_Wr_data_reg[55]_i_1_n_5 ,\Beat_fifo_Wr_data_reg[55]_i_1_n_6 ,\Beat_fifo_Wr_data_reg[55]_i_1_n_7 }),
        .DI(Write_Byte_Cnt_i_reg[23:16]),
        .O({\Beat_fifo_Wr_data_reg[55]_i_1_n_8 ,\Beat_fifo_Wr_data_reg[55]_i_1_n_9 ,\Beat_fifo_Wr_data_reg[55]_i_1_n_10 ,\Beat_fifo_Wr_data_reg[55]_i_1_n_11 ,\Beat_fifo_Wr_data_reg[55]_i_1_n_12 ,\Beat_fifo_Wr_data_reg[55]_i_1_n_13 ,\Beat_fifo_Wr_data_reg[55]_i_1_n_14 ,\Beat_fifo_Wr_data_reg[55]_i_1_n_15 }),
        .S(Write_Byte_Cnt_i_reg[23:16]));
  FDRE \Beat_fifo_Wr_data_reg[56] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[63]_i_2_n_15 ),
        .Q(\Beat_fifo_Wr_data_reg_n_0_[56] ),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[57] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[63]_i_2_n_14 ),
        .Q(\Beat_fifo_Wr_data_reg_n_0_[57] ),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[58] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[63]_i_2_n_13 ),
        .Q(\Beat_fifo_Wr_data_reg_n_0_[58] ),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[59] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[63]_i_2_n_12 ),
        .Q(\Beat_fifo_Wr_data_reg_n_0_[59] ),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[5] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[5]),
        .Q(\Beat_fifo_Wr_data_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[60] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[63]_i_2_n_11 ),
        .Q(\Beat_fifo_Wr_data_reg_n_0_[60] ),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[61] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[63]_i_2_n_10 ),
        .Q(\Beat_fifo_Wr_data_reg_n_0_[61] ),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[62] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[63]_i_2_n_9 ),
        .Q(\Beat_fifo_Wr_data_reg_n_0_[62] ),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[63] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[63]_i_2_n_8 ),
        .Q(\Beat_fifo_Wr_data_reg_n_0_[63] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \Beat_fifo_Wr_data_reg[63]_i_2 
       (.CI(\Beat_fifo_Wr_data_reg[55]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_Beat_fifo_Wr_data_reg[63]_i_2_CO_UNCONNECTED [7],\Beat_fifo_Wr_data_reg[63]_i_2_n_1 ,\Beat_fifo_Wr_data_reg[63]_i_2_n_2 ,\Beat_fifo_Wr_data_reg[63]_i_2_n_3 ,\Beat_fifo_Wr_data_reg[63]_i_2_n_4 ,\Beat_fifo_Wr_data_reg[63]_i_2_n_5 ,\Beat_fifo_Wr_data_reg[63]_i_2_n_6 ,\Beat_fifo_Wr_data_reg[63]_i_2_n_7 }),
        .DI({1'b0,Write_Byte_Cnt_i_reg[30:24]}),
        .O({\Beat_fifo_Wr_data_reg[63]_i_2_n_8 ,\Beat_fifo_Wr_data_reg[63]_i_2_n_9 ,\Beat_fifo_Wr_data_reg[63]_i_2_n_10 ,\Beat_fifo_Wr_data_reg[63]_i_2_n_11 ,\Beat_fifo_Wr_data_reg[63]_i_2_n_12 ,\Beat_fifo_Wr_data_reg[63]_i_2_n_13 ,\Beat_fifo_Wr_data_reg[63]_i_2_n_14 ,\Beat_fifo_Wr_data_reg[63]_i_2_n_15 }),
        .S(Write_Byte_Cnt_i_reg[31:24]));
  FDRE \Beat_fifo_Wr_data_reg[6] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[6]),
        .Q(\Beat_fifo_Wr_data_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[7] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[7]),
        .Q(\Beat_fifo_Wr_data_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[8] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[8]),
        .Q(\Beat_fifo_Wr_data_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[9] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[9]),
        .Q(\Beat_fifo_Wr_data_reg_n_0_[9] ),
        .R(1'b0));
  FDRE Beat_fifo_Wr_en_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Last_fifo_Wr_en),
        .Q(Beat_fifo_Wr_en),
        .R(ext_trig_cdc_sync_n_3));
  FDRE Data_valid_reg1_reg
       (.C(core_aclk),
        .CE(rst_int_n),
        .D(S0_S_Null_Byte_Cnt),
        .Q(Data_valid_reg1),
        .R(1'b0));
  FDRE Data_valid_reg2_reg
       (.C(core_aclk),
        .CE(rst_int_n),
        .D(Data_valid_reg1),
        .Q(Data_valid_reg2),
        .R(1'b0));
  FDRE Ext_Trig_Metric_en_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(ext_trig_cdc_sync_n_2),
        .Q(Ext_Trig_Metric_en),
        .R(1'b0));
  FDRE \Ext_Triggers_Sync_d1_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Ext_Triggers_Sync[0]),
        .Q(Ext_Triggers_Sync_d1[0]),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \Ext_Triggers_Sync_d1_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Ext_Triggers_Sync[1]),
        .Q(Ext_Triggers_Sync_d1[1]),
        .R(ext_trig_cdc_sync_n_3));
  FDRE F12_Rd_Vld_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(F12_Rd_En),
        .Q(F12_Rd_Vld),
        .R(ext_trig_cdc_sync_n_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_sync_fifo__parameterized0_11 F1_AWID_MATCH
       (.E(F12_Rd_En),
        .F1_Empty(F1_Empty),
        .F1_Wr_En(F1_Wr_En),
        .F2_Empty(F2_Empty),
        .SR(Wr_cnt_ld),
        .core_aclk(core_aclk),
        .din(F1_Wr_Data),
        .dout(dout));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_sync_fifo__parameterized0_12 F2_FIRST_WRITE
       (.E(F12_Rd_En),
        .F1_Empty(F1_Empty),
        .F2_Empty(F2_Empty),
        .SR(Wr_cnt_ld),
        .core_aclk(core_aclk),
        .\dout_reg[0]_0 (\dout_reg[0]_0 ),
        .out({out[2],out[0]}),
        .slot_0_axi_wvalid(slot_0_axi_wvalid),
        .\wptr_reg[5]_0 (Write_iss_going_on_reg_n_0),
        .\wptr_reg[5]_1 (Ext_Trig_Metric_en));
  FDRE F34_Rd_Vld_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(F34_Rd_En),
        .Q(F34_Rd_Vld),
        .R(ext_trig_cdc_sync_n_3));
  FDRE F34_Rd_Vld_reg_d2_reg
       (.C(core_aclk),
        .CE(rst_int_n),
        .D(F34_Rd_Vld_reg__0),
        .Q(F34_Rd_Vld_reg_d2),
        .R(1'b0));
  FDRE F34_Rd_Vld_reg_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(F34_Rd_Vld),
        .Q(F34_Rd_Vld_reg__0),
        .R(ext_trig_cdc_sync_n_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_sync_fifo__parameterized1 F3_WR_LAT_START
       (.D(Wr_Lat_Cnt_Diff_reg),
        .E(F34_Rd_En),
        .F3_Empty(F3_Empty),
        .F4_Empty(F4_Empty),
        .Q(F4_Rd_Data),
        .SR(Wr_cnt_ld),
        .core_aclk(core_aclk),
        .\dout_reg[29]_0 ({Write_Latency_Cnt_Ovf,Write_Latency_Cnt_Out}),
        .out({out[2],out[0]}),
        .\wptr_reg[0]_0 (Ext_Trig_Metric_en),
        .wr_latency_start_d2(wr_latency_start_d2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_sync_fifo__parameterized1_13 F4_WR_LAT_END
       (.E(F34_Rd_En),
        .F3_Empty(F3_Empty),
        .F4_Empty(F4_Empty),
        .Q({Write_Latency_Cnt_Ovf,Write_Latency_Cnt_Out}),
        .SR(Wr_cnt_ld),
        .core_aclk(core_aclk),
        .dout(F4_Rd_Data),
        .out({out[2],out[0]}),
        .\wptr_reg[0]_0 (Ext_Trig_Metric_en),
        .wr_latency_end_d2(wr_latency_end_d2));
  FDRE FBC_Rd_Vld_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(FBC_Rd_En),
        .Q(FBC_Rd_Vld),
        .R(ext_trig_cdc_sync_n_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_sync_fifo__parameterized2 FBC_WR_BEAT_CNT
       (.Beat_fifo_Wr_en(Beat_fifo_Wr_en),
        .D(D),
        .E(FBC_Rd_En),
        .FBC1_Empty(FBC1_Empty),
        .FBC_Empty(FBC_Empty),
        .FBC_Rd_Vld_reg(FBC_Rd_Vld_reg_0),
        .\GEN_MUX_N_CNT.Add_in[1]_i_3_0 (\GEN_MUX_N_CNT.Add_in[1]_i_3 ),
        .\GEN_MUX_N_CNT.Add_in_reg[10] (FSWI_WR_LAST_CNT_n_60),
        .\GEN_MUX_N_CNT.Add_in_reg[10]_0 (\GEN_MUX_N_CNT.Add_in[10]_i_5_n_0 ),
        .\GEN_MUX_N_CNT.Add_in_reg[11] (FSWI_WR_LAST_CNT_n_61),
        .\GEN_MUX_N_CNT.Add_in_reg[11]_0 (\GEN_MUX_N_CNT.Add_in[11]_i_5_n_0 ),
        .\GEN_MUX_N_CNT.Add_in_reg[12] (FSWI_WR_LAST_CNT_n_62),
        .\GEN_MUX_N_CNT.Add_in_reg[12]_0 (\GEN_MUX_N_CNT.Add_in[12]_i_5_n_0 ),
        .\GEN_MUX_N_CNT.Add_in_reg[13] (FSWI_WR_LAST_CNT_n_63),
        .\GEN_MUX_N_CNT.Add_in_reg[13]_0 (\GEN_MUX_N_CNT.Add_in[13]_i_5_n_0 ),
        .\GEN_MUX_N_CNT.Add_in_reg[14] (FSWI_WR_LAST_CNT_n_64),
        .\GEN_MUX_N_CNT.Add_in_reg[14]_0 (\GEN_MUX_N_CNT.Add_in[14]_i_5_n_0 ),
        .\GEN_MUX_N_CNT.Add_in_reg[15] (FSWI_WR_LAST_CNT_n_65),
        .\GEN_MUX_N_CNT.Add_in_reg[15]_0 (\GEN_MUX_N_CNT.Add_in[15]_i_5_n_0 ),
        .\GEN_MUX_N_CNT.Add_in_reg[16] (FSWI_WR_LAST_CNT_n_66),
        .\GEN_MUX_N_CNT.Add_in_reg[16]_0 (\GEN_MUX_N_CNT.Add_in[16]_i_6_n_0 ),
        .\GEN_MUX_N_CNT.Add_in_reg[17] (FSWI_WR_LAST_CNT_n_36),
        .\GEN_MUX_N_CNT.Add_in_reg[17]_0 (\GEN_MUX_N_CNT.Add_in_reg[17] ),
        .\GEN_MUX_N_CNT.Add_in_reg[18] (FSWI_WR_LAST_CNT_n_37),
        .\GEN_MUX_N_CNT.Add_in_reg[18]_0 (\GEN_MUX_N_CNT.Add_in_reg[18] ),
        .\GEN_MUX_N_CNT.Add_in_reg[19] (FSWI_WR_LAST_CNT_n_38),
        .\GEN_MUX_N_CNT.Add_in_reg[19]_0 (\GEN_MUX_N_CNT.Add_in_reg[19] ),
        .\GEN_MUX_N_CNT.Add_in_reg[1] (FSWI_WR_LAST_CNT_n_51),
        .\GEN_MUX_N_CNT.Add_in_reg[1]_0 (\GEN_MUX_N_CNT.Add_in[1]_i_5_n_0 ),
        .\GEN_MUX_N_CNT.Add_in_reg[20] (FSWI_WR_LAST_CNT_n_39),
        .\GEN_MUX_N_CNT.Add_in_reg[20]_0 (\GEN_MUX_N_CNT.Add_in_reg[20] ),
        .\GEN_MUX_N_CNT.Add_in_reg[21] (FSWI_WR_LAST_CNT_n_40),
        .\GEN_MUX_N_CNT.Add_in_reg[21]_0 (\GEN_MUX_N_CNT.Add_in_reg[21] ),
        .\GEN_MUX_N_CNT.Add_in_reg[22] (FSWI_WR_LAST_CNT_n_41),
        .\GEN_MUX_N_CNT.Add_in_reg[22]_0 (\GEN_MUX_N_CNT.Add_in_reg[22] ),
        .\GEN_MUX_N_CNT.Add_in_reg[23] (FSWI_WR_LAST_CNT_n_42),
        .\GEN_MUX_N_CNT.Add_in_reg[23]_0 (\GEN_MUX_N_CNT.Add_in_reg[23] ),
        .\GEN_MUX_N_CNT.Add_in_reg[24] (FSWI_WR_LAST_CNT_n_43),
        .\GEN_MUX_N_CNT.Add_in_reg[24]_0 (\GEN_MUX_N_CNT.Add_in_reg[24] ),
        .\GEN_MUX_N_CNT.Add_in_reg[25] (FSWI_WR_LAST_CNT_n_44),
        .\GEN_MUX_N_CNT.Add_in_reg[25]_0 (\GEN_MUX_N_CNT.Add_in_reg[25] ),
        .\GEN_MUX_N_CNT.Add_in_reg[26] (FSWI_WR_LAST_CNT_n_45),
        .\GEN_MUX_N_CNT.Add_in_reg[26]_0 (\GEN_MUX_N_CNT.Add_in_reg[26] ),
        .\GEN_MUX_N_CNT.Add_in_reg[27] (FSWI_WR_LAST_CNT_n_46),
        .\GEN_MUX_N_CNT.Add_in_reg[27]_0 (\GEN_MUX_N_CNT.Add_in_reg[27] ),
        .\GEN_MUX_N_CNT.Add_in_reg[28] (FSWI_WR_LAST_CNT_n_47),
        .\GEN_MUX_N_CNT.Add_in_reg[28]_0 (\GEN_MUX_N_CNT.Add_in_reg[28] ),
        .\GEN_MUX_N_CNT.Add_in_reg[29] (FSWI_WR_LAST_CNT_n_48),
        .\GEN_MUX_N_CNT.Add_in_reg[29]_0 (\GEN_MUX_N_CNT.Add_in_reg[29] ),
        .\GEN_MUX_N_CNT.Add_in_reg[2] (FSWI_WR_LAST_CNT_n_52),
        .\GEN_MUX_N_CNT.Add_in_reg[2]_0 (\GEN_MUX_N_CNT.Add_in[2]_i_7_n_0 ),
        .\GEN_MUX_N_CNT.Add_in_reg[30] (FSWI_WR_LAST_CNT_n_49),
        .\GEN_MUX_N_CNT.Add_in_reg[30]_0 (\GEN_MUX_N_CNT.Add_in_reg[30] ),
        .\GEN_MUX_N_CNT.Add_in_reg[31] (FBC_Rd_Vld),
        .\GEN_MUX_N_CNT.Add_in_reg[31]_0 (\GEN_MUX_N_CNT.Add_in_reg[31] ),
        .\GEN_MUX_N_CNT.Add_in_reg[31]_1 (\GEN_MUX_N_CNT.Add_in_reg[31]_0 ),
        .\GEN_MUX_N_CNT.Add_in_reg[31]_2 (S0_Read_Latency[31:17]),
        .\GEN_MUX_N_CNT.Add_in_reg[31]_3 (\GEN_MUX_N_CNT.Add_in_reg[31]_1 ),
        .\GEN_MUX_N_CNT.Add_in_reg[31]_4 (FSWI_WR_LAST_CNT_n_50),
        .\GEN_MUX_N_CNT.Add_in_reg[31]_5 (\GEN_MUX_N_CNT.Add_in_reg[31]_2 ),
        .\GEN_MUX_N_CNT.Add_in_reg[3] (FSWI_WR_LAST_CNT_n_53),
        .\GEN_MUX_N_CNT.Add_in_reg[3]_0 (\GEN_MUX_N_CNT.Add_in[3]_i_5_n_0 ),
        .\GEN_MUX_N_CNT.Add_in_reg[4] (FSWI_WR_LAST_CNT_n_54),
        .\GEN_MUX_N_CNT.Add_in_reg[4]_0 (\GEN_MUX_N_CNT.Add_in[4]_i_5_n_0 ),
        .\GEN_MUX_N_CNT.Add_in_reg[5] (FSWI_WR_LAST_CNT_n_55),
        .\GEN_MUX_N_CNT.Add_in_reg[5]_0 (\GEN_MUX_N_CNT.Add_in[5]_i_5_n_0 ),
        .\GEN_MUX_N_CNT.Add_in_reg[6] (FSWI_WR_LAST_CNT_n_56),
        .\GEN_MUX_N_CNT.Add_in_reg[6]_0 (\GEN_MUX_N_CNT.Add_in[6]_i_5_n_0 ),
        .\GEN_MUX_N_CNT.Add_in_reg[7] (FSWI_WR_LAST_CNT_n_57),
        .\GEN_MUX_N_CNT.Add_in_reg[7]_0 (\GEN_MUX_N_CNT.Add_in[7]_i_5_n_0 ),
        .\GEN_MUX_N_CNT.Add_in_reg[8] (FSWI_WR_LAST_CNT_n_58),
        .\GEN_MUX_N_CNT.Add_in_reg[8]_0 (\GEN_MUX_N_CNT.Add_in[8]_i_5_n_0 ),
        .\GEN_MUX_N_CNT.Add_in_reg[9] (FSWI_WR_LAST_CNT_n_59),
        .\GEN_MUX_N_CNT.Add_in_reg[9]_0 (\GEN_MUX_N_CNT.Add_in[9]_i_5_n_0 ),
        .Q(S0_Read_Byte_Cnt),
        .SR(ext_trig_cdc_sync_n_3),
        .core_aclk(core_aclk),
        .dout({Q[1],FBC1_Rd_Data,Q[0]}),
        .\dout_reg[10]_0 (\dout_reg[10] ),
        .\dout_reg[11]_0 (\dout_reg[11] ),
        .\dout_reg[12]_0 (\dout_reg[12] ),
        .\dout_reg[13]_0 (\dout_reg[13] ),
        .\dout_reg[14]_0 (\dout_reg[14] ),
        .\dout_reg[15]_0 (\dout_reg[15] ),
        .\dout_reg[16]_0 (\dout_reg[16] ),
        .\dout_reg[1]_0 (\dout_reg[1] ),
        .\dout_reg[2]_0 (\dout_reg[2] ),
        .\dout_reg[3]_0 (\dout_reg[3] ),
        .\dout_reg[4]_0 (\dout_reg[4] ),
        .\dout_reg[57]_0 ({\Beat_fifo_Wr_data_reg_n_0_[63] ,\Beat_fifo_Wr_data_reg_n_0_[62] ,\Beat_fifo_Wr_data_reg_n_0_[61] ,\Beat_fifo_Wr_data_reg_n_0_[60] ,\Beat_fifo_Wr_data_reg_n_0_[59] ,\Beat_fifo_Wr_data_reg_n_0_[58] ,\Beat_fifo_Wr_data_reg_n_0_[57] ,\Beat_fifo_Wr_data_reg_n_0_[56] ,\Beat_fifo_Wr_data_reg_n_0_[55] ,\Beat_fifo_Wr_data_reg_n_0_[54] ,\Beat_fifo_Wr_data_reg_n_0_[53] ,\Beat_fifo_Wr_data_reg_n_0_[52] ,\Beat_fifo_Wr_data_reg_n_0_[51] ,\Beat_fifo_Wr_data_reg_n_0_[50] ,\Beat_fifo_Wr_data_reg_n_0_[49] ,\Beat_fifo_Wr_data_reg_n_0_[48] ,\Beat_fifo_Wr_data_reg_n_0_[47] ,\Beat_fifo_Wr_data_reg_n_0_[46] ,\Beat_fifo_Wr_data_reg_n_0_[45] ,\Beat_fifo_Wr_data_reg_n_0_[44] ,\Beat_fifo_Wr_data_reg_n_0_[43] ,\Beat_fifo_Wr_data_reg_n_0_[42] ,\Beat_fifo_Wr_data_reg_n_0_[41] ,\Beat_fifo_Wr_data_reg_n_0_[40] ,\Beat_fifo_Wr_data_reg_n_0_[39] ,\Beat_fifo_Wr_data_reg_n_0_[38] ,\Beat_fifo_Wr_data_reg_n_0_[37] ,\Beat_fifo_Wr_data_reg_n_0_[36] ,\Beat_fifo_Wr_data_reg_n_0_[35] ,\Beat_fifo_Wr_data_reg_n_0_[34] ,\Beat_fifo_Wr_data_reg_n_0_[33] ,\Beat_fifo_Wr_data_reg_n_0_[32] ,\Beat_fifo_Wr_data_reg_n_0_[31] ,\Beat_fifo_Wr_data_reg_n_0_[30] ,\Beat_fifo_Wr_data_reg_n_0_[29] ,\Beat_fifo_Wr_data_reg_n_0_[28] ,\Beat_fifo_Wr_data_reg_n_0_[27] ,\Beat_fifo_Wr_data_reg_n_0_[26] ,\Beat_fifo_Wr_data_reg_n_0_[25] ,\Beat_fifo_Wr_data_reg_n_0_[24] ,\Beat_fifo_Wr_data_reg_n_0_[23] ,\Beat_fifo_Wr_data_reg_n_0_[22] ,\Beat_fifo_Wr_data_reg_n_0_[21] ,\Beat_fifo_Wr_data_reg_n_0_[20] ,\Beat_fifo_Wr_data_reg_n_0_[19] ,\Beat_fifo_Wr_data_reg_n_0_[18] ,\Beat_fifo_Wr_data_reg_n_0_[17] ,\Beat_fifo_Wr_data_reg_n_0_[16] ,\Beat_fifo_Wr_data_reg_n_0_[15] ,\Beat_fifo_Wr_data_reg_n_0_[14] ,\Beat_fifo_Wr_data_reg_n_0_[13] ,\Beat_fifo_Wr_data_reg_n_0_[12] ,\Beat_fifo_Wr_data_reg_n_0_[11] ,\Beat_fifo_Wr_data_reg_n_0_[10] ,\Beat_fifo_Wr_data_reg_n_0_[9] ,\Beat_fifo_Wr_data_reg_n_0_[8] ,\Beat_fifo_Wr_data_reg_n_0_[7] ,\Beat_fifo_Wr_data_reg_n_0_[6] ,\Beat_fifo_Wr_data_reg_n_0_[5] ,\Beat_fifo_Wr_data_reg_n_0_[4] ,\Beat_fifo_Wr_data_reg_n_0_[3] ,\Beat_fifo_Wr_data_reg_n_0_[2] ,\Beat_fifo_Wr_data_reg_n_0_[1] ,\Beat_fifo_Wr_data_reg_n_0_[0] }),
        .\dout_reg[5]_0 (\dout_reg[5] ),
        .\dout_reg[6]_0 (\dout_reg[6] ),
        .\dout_reg[7]_0 (\dout_reg[7] ),
        .\dout_reg[8]_0 (\dout_reg[8] ),
        .\dout_reg[9]_0 (\dout_reg[9] ),
        .empty2__0(empty2__0),
        .out({out[2],out[0]}),
        .\rptr_reg[0]_0 (Wr_cnt_ld),
        .\wptr_reg[0]_0 (Ext_Trig_Metric_en));
  FDRE FSWI_Rd_Vld_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(FSWI_Rd_En),
        .Q(FSWI_Rd_Vld),
        .R(ext_trig_cdc_sync_n_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_sync_fifo__parameterized3 FSWI_WR_LAST_CNT
       (.E(wren052_out),
        .FSWI1_Empty(FSWI1_Empty),
        .FSWI_Empty(FSWI_Empty),
        .FSWI_Rd_Vld_reg(FSWI_Rd_Vld_reg_0),
        .FSWI_Rd_Vld_reg_0(FSWI_Rd_Vld_reg_1),
        .\GEN_MUX_N_CNT.Add_in_reg[31] (\GEN_MUX_N_CNT.Add_in_reg[31]_3 ),
        .\GEN_MUX_N_CNT.Add_in_reg[31]_0 (S0_Min_Write_Latency),
        .\GEN_MUX_N_CNT.Add_in_reg[31]_1 (\GEN_MUX_N_CNT.Add_in_reg[31]_4 ),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] (FSWI_Rd_Vld),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 (\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 (FBC_Rd_Vld),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 (\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .Last_fifo_Wr_en(Last_fifo_Wr_en),
        .Q(S0_Write_Latency[31:17]),
        .SR(ext_trig_cdc_sync_n_3),
        .\Write_Latency_Int_reg[17] (FSWI_WR_LAST_CNT_n_36),
        .\Write_Latency_Int_reg[18] (FSWI_WR_LAST_CNT_n_37),
        .\Write_Latency_Int_reg[19] (FSWI_WR_LAST_CNT_n_38),
        .\Write_Latency_Int_reg[20] (FSWI_WR_LAST_CNT_n_39),
        .\Write_Latency_Int_reg[21] (FSWI_WR_LAST_CNT_n_40),
        .\Write_Latency_Int_reg[22] (FSWI_WR_LAST_CNT_n_41),
        .\Write_Latency_Int_reg[23] (FSWI_WR_LAST_CNT_n_42),
        .\Write_Latency_Int_reg[24] (FSWI_WR_LAST_CNT_n_43),
        .\Write_Latency_Int_reg[25] (FSWI_WR_LAST_CNT_n_44),
        .\Write_Latency_Int_reg[26] (FSWI_WR_LAST_CNT_n_45),
        .\Write_Latency_Int_reg[27] (FSWI_WR_LAST_CNT_n_46),
        .\Write_Latency_Int_reg[28] (FSWI_WR_LAST_CNT_n_47),
        .\Write_Latency_Int_reg[29] (FSWI_WR_LAST_CNT_n_48),
        .\Write_Latency_Int_reg[30] (FSWI_WR_LAST_CNT_n_49),
        .\Write_Latency_Int_reg[31] (FSWI_WR_LAST_CNT_n_50),
        .core_aclk(core_aclk),
        .dout(FBC1_Rd_Data),
        .\dout_reg[0]_0 (\dout_reg[0] ),
        .\dout_reg[10]_0 (FSWI_WR_LAST_CNT_n_60),
        .\dout_reg[11]_0 (FSWI_WR_LAST_CNT_n_61),
        .\dout_reg[12]_0 (FSWI_WR_LAST_CNT_n_62),
        .\dout_reg[13]_0 (FSWI_WR_LAST_CNT_n_63),
        .\dout_reg[14]_0 (FSWI_WR_LAST_CNT_n_64),
        .\dout_reg[15]_0 (FSWI_WR_LAST_CNT_n_65),
        .\dout_reg[16]_0 (FSWI_WR_LAST_CNT_n_66),
        .\dout_reg[1]_0 (FSWI_WR_LAST_CNT_n_51),
        .\dout_reg[29]_0 ({\Slv_Wr_Idle_Fifo_Wr_data_reg_n_0_[31] ,\Slv_Wr_Idle_Fifo_Wr_data_reg_n_0_[30] ,\Slv_Wr_Idle_Fifo_Wr_data_reg_n_0_[29] ,\Slv_Wr_Idle_Fifo_Wr_data_reg_n_0_[28] ,\Slv_Wr_Idle_Fifo_Wr_data_reg_n_0_[27] ,\Slv_Wr_Idle_Fifo_Wr_data_reg_n_0_[26] ,\Slv_Wr_Idle_Fifo_Wr_data_reg_n_0_[25] ,\Slv_Wr_Idle_Fifo_Wr_data_reg_n_0_[24] ,\Slv_Wr_Idle_Fifo_Wr_data_reg_n_0_[23] ,\Slv_Wr_Idle_Fifo_Wr_data_reg_n_0_[22] ,\Slv_Wr_Idle_Fifo_Wr_data_reg_n_0_[21] ,\Slv_Wr_Idle_Fifo_Wr_data_reg_n_0_[20] ,\Slv_Wr_Idle_Fifo_Wr_data_reg_n_0_[19] ,\Slv_Wr_Idle_Fifo_Wr_data_reg_n_0_[18] ,\Slv_Wr_Idle_Fifo_Wr_data_reg_n_0_[17] ,\Slv_Wr_Idle_Fifo_Wr_data_reg_n_0_[16] ,\Slv_Wr_Idle_Fifo_Wr_data_reg_n_0_[15] ,\Slv_Wr_Idle_Fifo_Wr_data_reg_n_0_[14] ,\Slv_Wr_Idle_Fifo_Wr_data_reg_n_0_[13] ,\Slv_Wr_Idle_Fifo_Wr_data_reg_n_0_[12] ,\Slv_Wr_Idle_Fifo_Wr_data_reg_n_0_[11] ,\Slv_Wr_Idle_Fifo_Wr_data_reg_n_0_[10] ,\Slv_Wr_Idle_Fifo_Wr_data_reg_n_0_[9] ,\Slv_Wr_Idle_Fifo_Wr_data_reg_n_0_[8] ,\Slv_Wr_Idle_Fifo_Wr_data_reg_n_0_[7] ,\Slv_Wr_Idle_Fifo_Wr_data_reg_n_0_[6] ,\Slv_Wr_Idle_Fifo_Wr_data_reg_n_0_[5] ,\Slv_Wr_Idle_Fifo_Wr_data_reg_n_0_[4] ,\Slv_Wr_Idle_Fifo_Wr_data_reg_n_0_[3] ,\Slv_Wr_Idle_Fifo_Wr_data_reg_n_0_[2] ,\Slv_Wr_Idle_Fifo_Wr_data_reg_n_0_[1] ,\Slv_Wr_Idle_Fifo_Wr_data_reg_n_0_[0] }),
        .\dout_reg[2]_0 (FSWI_WR_LAST_CNT_n_52),
        .\dout_reg[3]_0 (FSWI_WR_LAST_CNT_n_53),
        .\dout_reg[4]_0 (FSWI_WR_LAST_CNT_n_54),
        .\dout_reg[5]_0 (FSWI_WR_LAST_CNT_n_55),
        .\dout_reg[6]_0 (FSWI_WR_LAST_CNT_n_56),
        .\dout_reg[7]_0 (FSWI_WR_LAST_CNT_n_57),
        .\dout_reg[8]_0 (FSWI_WR_LAST_CNT_n_58),
        .\dout_reg[9]_0 (FSWI_WR_LAST_CNT_n_59),
        .empty2__0(empty2__0_0),
        .empty_reg_0(FSWI_Rd_En),
        .out({out[2],out[0]}),
        .\rptr_reg[0]_0 (Wr_cnt_ld),
        .\wptr_reg[5]_0 (Ext_Trig_Metric_en));
  FDRE FWL_Rd_Vld_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(FWL_Rd_En),
        .Q(FWL_Rd_Vld),
        .R(ext_trig_cdc_sync_n_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_sync_fifo__parameterized0_14 FWL_WR_LAST_CNT
       (.E(FWL_Rd_En),
        .FWL1_Empty(FWL1_Empty),
        .FWL_Empty(FWL_Empty),
        .Last_fifo_Wr_en(Last_fifo_Wr_en),
        .core_aclk(core_aclk),
        .empty2__0(empty2__0_0),
        .empty_reg_0(Wr_cnt_ld),
        .empty_reg_1(Ext_Trig_Metric_en),
        .out({out[2],out[0]}),
        .\wptr_reg[0]_0 (wren052_out));
  LUT3 #(
    .INIT(8'h08)) 
    First_Read_reg_i_1
       (.I0(slot_0_axi_rvalid),
        .I1(slot_0_axi_rready),
        .I2(Read_going_on),
        .O(First_Read));
  FDRE First_Read_reg_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(First_Read),
        .Q(First_Read_reg),
        .R(ext_trig_cdc_sync_n_3));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'h08)) 
    First_Write_d1_i_1
       (.I0(slot_0_axi_wvalid),
        .I1(slot_0_axi_wready),
        .I2(Write_going_on),
        .O(First_Write));
  FDRE First_Write_d1_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(First_Write),
        .Q(First_Write_d1),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \GEN_ARSIZE_AXI4.Mst_Rd_Idle_Cnt_En_reg 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Mst_Rd_Idle_Cnt_En0),
        .Q(Mst_Rd_Idle_Cnt_En),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \GEN_ARSIZE_AXI4.Num_BValids_En_reg 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Num_BValids_En0),
        .Q(Num_BValids_En),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \GEN_ARSIZE_AXI4.Num_RLasts_En_reg 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Num_RLasts_En0),
        .Q(Num_RLasts_En),
        .R(ext_trig_cdc_sync_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_12 
       (.I0(\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_5 ),
        .I1(\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_1 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_13 
       (.I0(\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_6 ),
        .I1(\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_2 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_14 
       (.I0(\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_7 ),
        .I1(\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_3 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6 
       (.I0(\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_4 ),
        .I1(\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_0 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_1 
       (.I0(\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_7 ),
        .I1(\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_3 ),
        .O(Read_Byte_Cnt0[3]));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg 
       (.C(core_aclk),
        .CE(Metrics_Cnt_En_Int),
        .D(Last_Read_buf),
        .Q(S0_Read_Byte_Cnt_En),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[0] 
       (.C(core_aclk),
        .CE(Metrics_Cnt_En_Int),
        .D(Read_Byte_Cnt0[0]),
        .Q(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[0]_0 ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] 
       (.C(core_aclk),
        .CE(Metrics_Cnt_En_Int),
        .D(Read_Byte_Cnt0[10]),
        .Q(S0_Read_Byte_Cnt[10]),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[11] 
       (.C(core_aclk),
        .CE(Metrics_Cnt_En_Int),
        .D(Read_Byte_Cnt0[11]),
        .Q(S0_Read_Byte_Cnt[11]),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[12] 
       (.C(core_aclk),
        .CE(Metrics_Cnt_En_Int),
        .D(Read_Byte_Cnt0[12]),
        .Q(S0_Read_Byte_Cnt[12]),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[13] 
       (.C(core_aclk),
        .CE(Metrics_Cnt_En_Int),
        .D(Read_Byte_Cnt0[13]),
        .Q(S0_Read_Byte_Cnt[13]),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14] 
       (.C(core_aclk),
        .CE(Metrics_Cnt_En_Int),
        .D(Read_Byte_Cnt0[14]),
        .Q(S0_Read_Byte_Cnt[14]),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[15] 
       (.C(core_aclk),
        .CE(Metrics_Cnt_En_Int),
        .D(Read_Byte_Cnt0[15]),
        .Q(S0_Read_Byte_Cnt[15]),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] 
       (.C(core_aclk),
        .CE(Metrics_Cnt_En_Int),
        .D(Read_Byte_Cnt0[16]),
        .Q(S0_Read_Byte_Cnt[16]),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[1] 
       (.C(core_aclk),
        .CE(Metrics_Cnt_En_Int),
        .D(Read_Byte_Cnt0[1]),
        .Q(S0_Read_Byte_Cnt[1]),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2] 
       (.C(core_aclk),
        .CE(Metrics_Cnt_En_Int),
        .D(Read_Byte_Cnt0[2]),
        .Q(S0_Read_Byte_Cnt[2]),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3] 
       (.C(core_aclk),
        .CE(Metrics_Cnt_En_Int),
        .D(Read_Byte_Cnt0[3]),
        .Q(S0_Read_Byte_Cnt[3]),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[4] 
       (.C(core_aclk),
        .CE(Metrics_Cnt_En_Int),
        .D(Read_Byte_Cnt0[4]),
        .Q(S0_Read_Byte_Cnt[4]),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[5] 
       (.C(core_aclk),
        .CE(Metrics_Cnt_En_Int),
        .D(Read_Byte_Cnt0[5]),
        .Q(S0_Read_Byte_Cnt[5]),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6] 
       (.C(core_aclk),
        .CE(Metrics_Cnt_En_Int),
        .D(Read_Byte_Cnt0[6]),
        .Q(S0_Read_Byte_Cnt[6]),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[7] 
       (.C(core_aclk),
        .CE(Metrics_Cnt_En_Int),
        .D(Read_Byte_Cnt0[7]),
        .Q(S0_Read_Byte_Cnt[7]),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[8] 
       (.C(core_aclk),
        .CE(Metrics_Cnt_En_Int),
        .D(Read_Byte_Cnt0[8]),
        .Q(S0_Read_Byte_Cnt[8]),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[9] 
       (.C(core_aclk),
        .CE(Metrics_Cnt_En_Int),
        .D(Read_Byte_Cnt0[9]),
        .Q(S0_Read_Byte_Cnt[9]),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rtrans_Cnt_En0),
        .Q(Rtrans_Cnt_En),
        .R(ext_trig_cdc_sync_n_3));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_i_2 
       (.I0(slot_0_axi_awready),
        .I1(slot_0_axi_awvalid),
        .O(p_49_in));
  FDRE \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Wtrans_Cnt_En0),
        .Q(Wtrans_Cnt_En),
        .R(ext_trig_cdc_sync_n_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_sync_fifo \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW 
       (.D(Read_Byte_Cnt0[16:4]),
        .DI(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6_n_0 ),
        .E(E),
        .O({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_0 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_1 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_2 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_3 }),
        .Q(num_rd_beats),
        .S({\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_12_n_0 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_13_n_0 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_14_n_0 }),
        .core_aclk(core_aclk),
        .\dout_reg[2]_0 ({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_4 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_5 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_6 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_7 ,Read_Byte_Cnt0[2:0]}),
        .\rptr_reg[0]_0 (Wr_cnt_ld),
        .slot_0_axi_arready(slot_0_axi_arready),
        .slot_0_axi_arsize(slot_0_axi_arsize),
        .slot_0_axi_arvalid(slot_0_axi_arvalid),
        .slot_0_axi_rlast(slot_0_axi_rlast),
        .slot_0_axi_rready(slot_0_axi_rready),
        .slot_0_axi_rvalid(slot_0_axi_rvalid),
        .wren(slot_0_axi_arready_0));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_MUX_N_CNT.Add_in[10]_i_5 
       (.I0(S0_Write_Latency[10]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_3 ),
        .I2(S0_Read_Latency[10]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_1 ),
        .O(\GEN_MUX_N_CNT.Add_in[10]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_MUX_N_CNT.Add_in[11]_i_5 
       (.I0(S0_Write_Latency[11]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_3 ),
        .I2(S0_Read_Latency[11]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_1 ),
        .O(\GEN_MUX_N_CNT.Add_in[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_MUX_N_CNT.Add_in[12]_i_5 
       (.I0(S0_Write_Latency[12]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_3 ),
        .I2(S0_Read_Latency[12]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_1 ),
        .O(\GEN_MUX_N_CNT.Add_in[12]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_MUX_N_CNT.Add_in[13]_i_5 
       (.I0(S0_Write_Latency[13]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_3 ),
        .I2(S0_Read_Latency[13]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_1 ),
        .O(\GEN_MUX_N_CNT.Add_in[13]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_MUX_N_CNT.Add_in[14]_i_5 
       (.I0(S0_Write_Latency[14]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_3 ),
        .I2(S0_Read_Latency[14]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_1 ),
        .O(\GEN_MUX_N_CNT.Add_in[14]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_MUX_N_CNT.Add_in[15]_i_5 
       (.I0(S0_Write_Latency[15]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_3 ),
        .I2(S0_Read_Latency[15]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_1 ),
        .O(\GEN_MUX_N_CNT.Add_in[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_MUX_N_CNT.Add_in[16]_i_6 
       (.I0(S0_Write_Latency[16]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_3 ),
        .I2(S0_Read_Latency[16]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_1 ),
        .O(\GEN_MUX_N_CNT.Add_in[16]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_MUX_N_CNT.Add_in[1]_i_5 
       (.I0(S0_Write_Latency[1]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_3 ),
        .I2(S0_Read_Latency[1]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_1 ),
        .O(\GEN_MUX_N_CNT.Add_in[1]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_MUX_N_CNT.Add_in[2]_i_7 
       (.I0(S0_Write_Latency[2]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_3 ),
        .I2(S0_Read_Latency[2]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_1 ),
        .O(\GEN_MUX_N_CNT.Add_in[2]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_MUX_N_CNT.Add_in[3]_i_5 
       (.I0(S0_Write_Latency[3]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_3 ),
        .I2(S0_Read_Latency[3]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_1 ),
        .O(\GEN_MUX_N_CNT.Add_in[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_MUX_N_CNT.Add_in[4]_i_5 
       (.I0(S0_Write_Latency[4]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_3 ),
        .I2(S0_Read_Latency[4]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_1 ),
        .O(\GEN_MUX_N_CNT.Add_in[4]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_MUX_N_CNT.Add_in[5]_i_5 
       (.I0(S0_Write_Latency[5]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_3 ),
        .I2(S0_Read_Latency[5]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_1 ),
        .O(\GEN_MUX_N_CNT.Add_in[5]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_MUX_N_CNT.Add_in[6]_i_5 
       (.I0(S0_Write_Latency[6]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_3 ),
        .I2(S0_Read_Latency[6]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_1 ),
        .O(\GEN_MUX_N_CNT.Add_in[6]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_MUX_N_CNT.Add_in[7]_i_5 
       (.I0(S0_Write_Latency[7]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_3 ),
        .I2(S0_Read_Latency[7]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_1 ),
        .O(\GEN_MUX_N_CNT.Add_in[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_MUX_N_CNT.Add_in[8]_i_5 
       (.I0(S0_Write_Latency[8]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_3 ),
        .I2(S0_Read_Latency[8]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_1 ),
        .O(\GEN_MUX_N_CNT.Add_in[8]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_MUX_N_CNT.Add_in[9]_i_5 
       (.I0(S0_Write_Latency[9]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_3 ),
        .I2(S0_Read_Latency[9]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_1 ),
        .O(\GEN_MUX_N_CNT.Add_in[9]_i_5_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_sync_fifo__parameterized0_15 IDLE_CNT_AWID_MATCH
       (.E(FSWI_Rd_En),
        .F1_Wr_En(F1_Wr_En),
        .FSWI1_Empty(FSWI1_Empty),
        .FSWI_Empty(FSWI_Empty),
        .SR(ext_trig_cdc_sync_n_3),
        .awid_match_d1(awid_match_d1),
        .core_aclk(core_aclk),
        .din(F1_Wr_Data),
        .\dout_reg[0]_0 (\dout_reg[0]_3 ),
        .out(out[1]),
        .\rptr_reg[0]_0 (Wr_cnt_ld));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_sync_fifo__parameterized0_16 LAST_CNT_AWID_MATCH
       (.E(FWL_Rd_En),
        .F1_Wr_En(F1_Wr_En),
        .FWL1_Empty(FWL1_Empty),
        .FWL_Empty(FWL_Empty),
        .core_aclk(core_aclk),
        .din(F1_Wr_Data),
        .\dout_reg[0]_0 (\dout_reg[0]_2 ),
        .empty_reg_0(Wr_cnt_ld));
  FDRE Last_Read_buf_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(E),
        .Q(Last_Read_buf),
        .R(ext_trig_cdc_sync_n_3));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'h80)) 
    Last_Write_d1_i_1
       (.I0(slot_0_axi_wlast),
        .I1(slot_0_axi_wvalid),
        .I2(slot_0_axi_wready),
        .O(Last_Write));
  FDRE Last_Write_d1_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Last_Write),
        .Q(Last_fifo_Wr_en),
        .R(ext_trig_cdc_sync_n_3));
  LUT2 #(
    .INIT(4'h8)) 
    \Max_Read_Latency_Int[31]_i_1 
       (.I0(Max_Read_Latency_Int1),
        .I1(Read_Latency_En),
        .O(Max_Read_Latency_Int0));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_10 
       (.I0(S0_Read_Latency[18]),
        .I1(\Max_Read_Latency_Int_reg[31]_0 [18]),
        .I2(\Max_Read_Latency_Int_reg[31]_0 [19]),
        .I3(S0_Read_Latency[19]),
        .O(\Max_Read_Latency_Int[31]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_11 
       (.I0(S0_Read_Latency[16]),
        .I1(\Max_Read_Latency_Int_reg[31]_0 [16]),
        .I2(\Max_Read_Latency_Int_reg[31]_0 [17]),
        .I3(S0_Read_Latency[17]),
        .O(\Max_Read_Latency_Int[31]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_12 
       (.I0(S0_Read_Latency[30]),
        .I1(\Max_Read_Latency_Int_reg[31]_0 [30]),
        .I2(S0_Read_Latency[31]),
        .I3(\Max_Read_Latency_Int_reg[31]_0 [31]),
        .O(\Max_Read_Latency_Int[31]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_13 
       (.I0(S0_Read_Latency[28]),
        .I1(\Max_Read_Latency_Int_reg[31]_0 [28]),
        .I2(S0_Read_Latency[29]),
        .I3(\Max_Read_Latency_Int_reg[31]_0 [29]),
        .O(\Max_Read_Latency_Int[31]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_14 
       (.I0(S0_Read_Latency[26]),
        .I1(\Max_Read_Latency_Int_reg[31]_0 [26]),
        .I2(S0_Read_Latency[27]),
        .I3(\Max_Read_Latency_Int_reg[31]_0 [27]),
        .O(\Max_Read_Latency_Int[31]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_15 
       (.I0(S0_Read_Latency[24]),
        .I1(\Max_Read_Latency_Int_reg[31]_0 [24]),
        .I2(S0_Read_Latency[25]),
        .I3(\Max_Read_Latency_Int_reg[31]_0 [25]),
        .O(\Max_Read_Latency_Int[31]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_16 
       (.I0(S0_Read_Latency[22]),
        .I1(\Max_Read_Latency_Int_reg[31]_0 [22]),
        .I2(S0_Read_Latency[23]),
        .I3(\Max_Read_Latency_Int_reg[31]_0 [23]),
        .O(\Max_Read_Latency_Int[31]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_17 
       (.I0(S0_Read_Latency[20]),
        .I1(\Max_Read_Latency_Int_reg[31]_0 [20]),
        .I2(S0_Read_Latency[21]),
        .I3(\Max_Read_Latency_Int_reg[31]_0 [21]),
        .O(\Max_Read_Latency_Int[31]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_18 
       (.I0(S0_Read_Latency[18]),
        .I1(\Max_Read_Latency_Int_reg[31]_0 [18]),
        .I2(S0_Read_Latency[19]),
        .I3(\Max_Read_Latency_Int_reg[31]_0 [19]),
        .O(\Max_Read_Latency_Int[31]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_19 
       (.I0(S0_Read_Latency[16]),
        .I1(\Max_Read_Latency_Int_reg[31]_0 [16]),
        .I2(S0_Read_Latency[17]),
        .I3(\Max_Read_Latency_Int_reg[31]_0 [17]),
        .O(\Max_Read_Latency_Int[31]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_20 
       (.I0(S0_Read_Latency[14]),
        .I1(\Max_Read_Latency_Int_reg[31]_0 [14]),
        .I2(\Max_Read_Latency_Int_reg[31]_0 [15]),
        .I3(S0_Read_Latency[15]),
        .O(\Max_Read_Latency_Int[31]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_21 
       (.I0(S0_Read_Latency[12]),
        .I1(\Max_Read_Latency_Int_reg[31]_0 [12]),
        .I2(\Max_Read_Latency_Int_reg[31]_0 [13]),
        .I3(S0_Read_Latency[13]),
        .O(\Max_Read_Latency_Int[31]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_22 
       (.I0(S0_Read_Latency[10]),
        .I1(\Max_Read_Latency_Int_reg[31]_0 [10]),
        .I2(\Max_Read_Latency_Int_reg[31]_0 [11]),
        .I3(S0_Read_Latency[11]),
        .O(\Max_Read_Latency_Int[31]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_23 
       (.I0(S0_Read_Latency[8]),
        .I1(\Max_Read_Latency_Int_reg[31]_0 [8]),
        .I2(\Max_Read_Latency_Int_reg[31]_0 [9]),
        .I3(S0_Read_Latency[9]),
        .O(\Max_Read_Latency_Int[31]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_24 
       (.I0(S0_Read_Latency[6]),
        .I1(\Max_Read_Latency_Int_reg[31]_0 [6]),
        .I2(\Max_Read_Latency_Int_reg[31]_0 [7]),
        .I3(S0_Read_Latency[7]),
        .O(\Max_Read_Latency_Int[31]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_25 
       (.I0(S0_Read_Latency[4]),
        .I1(\Max_Read_Latency_Int_reg[31]_0 [4]),
        .I2(\Max_Read_Latency_Int_reg[31]_0 [5]),
        .I3(S0_Read_Latency[5]),
        .O(\Max_Read_Latency_Int[31]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_26 
       (.I0(S0_Read_Latency[2]),
        .I1(\Max_Read_Latency_Int_reg[31]_0 [2]),
        .I2(\Max_Read_Latency_Int_reg[31]_0 [3]),
        .I3(S0_Read_Latency[3]),
        .O(\Max_Read_Latency_Int[31]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_27 
       (.I0(\Read_Latency_Int_reg[0]_0 ),
        .I1(\Max_Read_Latency_Int_reg[31]_0 [0]),
        .I2(\Max_Read_Latency_Int_reg[31]_0 [1]),
        .I3(S0_Read_Latency[1]),
        .O(\Max_Read_Latency_Int[31]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_28 
       (.I0(S0_Read_Latency[14]),
        .I1(\Max_Read_Latency_Int_reg[31]_0 [14]),
        .I2(S0_Read_Latency[15]),
        .I3(\Max_Read_Latency_Int_reg[31]_0 [15]),
        .O(\Max_Read_Latency_Int[31]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_29 
       (.I0(S0_Read_Latency[12]),
        .I1(\Max_Read_Latency_Int_reg[31]_0 [12]),
        .I2(S0_Read_Latency[13]),
        .I3(\Max_Read_Latency_Int_reg[31]_0 [13]),
        .O(\Max_Read_Latency_Int[31]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_30 
       (.I0(S0_Read_Latency[10]),
        .I1(\Max_Read_Latency_Int_reg[31]_0 [10]),
        .I2(S0_Read_Latency[11]),
        .I3(\Max_Read_Latency_Int_reg[31]_0 [11]),
        .O(\Max_Read_Latency_Int[31]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_31 
       (.I0(S0_Read_Latency[8]),
        .I1(\Max_Read_Latency_Int_reg[31]_0 [8]),
        .I2(S0_Read_Latency[9]),
        .I3(\Max_Read_Latency_Int_reg[31]_0 [9]),
        .O(\Max_Read_Latency_Int[31]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_32 
       (.I0(S0_Read_Latency[6]),
        .I1(\Max_Read_Latency_Int_reg[31]_0 [6]),
        .I2(S0_Read_Latency[7]),
        .I3(\Max_Read_Latency_Int_reg[31]_0 [7]),
        .O(\Max_Read_Latency_Int[31]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_33 
       (.I0(S0_Read_Latency[4]),
        .I1(\Max_Read_Latency_Int_reg[31]_0 [4]),
        .I2(S0_Read_Latency[5]),
        .I3(\Max_Read_Latency_Int_reg[31]_0 [5]),
        .O(\Max_Read_Latency_Int[31]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_34 
       (.I0(S0_Read_Latency[2]),
        .I1(\Max_Read_Latency_Int_reg[31]_0 [2]),
        .I2(S0_Read_Latency[3]),
        .I3(\Max_Read_Latency_Int_reg[31]_0 [3]),
        .O(\Max_Read_Latency_Int[31]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_35 
       (.I0(\Read_Latency_Int_reg[0]_0 ),
        .I1(\Max_Read_Latency_Int_reg[31]_0 [0]),
        .I2(S0_Read_Latency[1]),
        .I3(\Max_Read_Latency_Int_reg[31]_0 [1]),
        .O(\Max_Read_Latency_Int[31]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_4 
       (.I0(S0_Read_Latency[30]),
        .I1(\Max_Read_Latency_Int_reg[31]_0 [30]),
        .I2(\Max_Read_Latency_Int_reg[31]_0 [31]),
        .I3(S0_Read_Latency[31]),
        .O(\Max_Read_Latency_Int[31]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_5 
       (.I0(S0_Read_Latency[28]),
        .I1(\Max_Read_Latency_Int_reg[31]_0 [28]),
        .I2(\Max_Read_Latency_Int_reg[31]_0 [29]),
        .I3(S0_Read_Latency[29]),
        .O(\Max_Read_Latency_Int[31]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_6 
       (.I0(S0_Read_Latency[26]),
        .I1(\Max_Read_Latency_Int_reg[31]_0 [26]),
        .I2(\Max_Read_Latency_Int_reg[31]_0 [27]),
        .I3(S0_Read_Latency[27]),
        .O(\Max_Read_Latency_Int[31]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_7 
       (.I0(S0_Read_Latency[24]),
        .I1(\Max_Read_Latency_Int_reg[31]_0 [24]),
        .I2(\Max_Read_Latency_Int_reg[31]_0 [25]),
        .I3(S0_Read_Latency[25]),
        .O(\Max_Read_Latency_Int[31]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_8 
       (.I0(S0_Read_Latency[22]),
        .I1(\Max_Read_Latency_Int_reg[31]_0 [22]),
        .I2(\Max_Read_Latency_Int_reg[31]_0 [23]),
        .I3(S0_Read_Latency[23]),
        .O(\Max_Read_Latency_Int[31]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_9 
       (.I0(S0_Read_Latency[20]),
        .I1(\Max_Read_Latency_Int_reg[31]_0 [20]),
        .I2(\Max_Read_Latency_Int_reg[31]_0 [21]),
        .I3(S0_Read_Latency[21]),
        .O(\Max_Read_Latency_Int[31]_i_9_n_0 ));
  FDRE \Max_Read_Latency_Int_reg[0] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(\Read_Latency_Int_reg[0]_0 ),
        .Q(\Max_Read_Latency_Int_reg[31]_0 [0]),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \Max_Read_Latency_Int_reg[10] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S0_Read_Latency[10]),
        .Q(\Max_Read_Latency_Int_reg[31]_0 [10]),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \Max_Read_Latency_Int_reg[11] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S0_Read_Latency[11]),
        .Q(\Max_Read_Latency_Int_reg[31]_0 [11]),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \Max_Read_Latency_Int_reg[12] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S0_Read_Latency[12]),
        .Q(\Max_Read_Latency_Int_reg[31]_0 [12]),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \Max_Read_Latency_Int_reg[13] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S0_Read_Latency[13]),
        .Q(\Max_Read_Latency_Int_reg[31]_0 [13]),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \Max_Read_Latency_Int_reg[14] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S0_Read_Latency[14]),
        .Q(\Max_Read_Latency_Int_reg[31]_0 [14]),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \Max_Read_Latency_Int_reg[15] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S0_Read_Latency[15]),
        .Q(\Max_Read_Latency_Int_reg[31]_0 [15]),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \Max_Read_Latency_Int_reg[16] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S0_Read_Latency[16]),
        .Q(\Max_Read_Latency_Int_reg[31]_0 [16]),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \Max_Read_Latency_Int_reg[17] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S0_Read_Latency[17]),
        .Q(\Max_Read_Latency_Int_reg[31]_0 [17]),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \Max_Read_Latency_Int_reg[18] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S0_Read_Latency[18]),
        .Q(\Max_Read_Latency_Int_reg[31]_0 [18]),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \Max_Read_Latency_Int_reg[19] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S0_Read_Latency[19]),
        .Q(\Max_Read_Latency_Int_reg[31]_0 [19]),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \Max_Read_Latency_Int_reg[1] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S0_Read_Latency[1]),
        .Q(\Max_Read_Latency_Int_reg[31]_0 [1]),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \Max_Read_Latency_Int_reg[20] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S0_Read_Latency[20]),
        .Q(\Max_Read_Latency_Int_reg[31]_0 [20]),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \Max_Read_Latency_Int_reg[21] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S0_Read_Latency[21]),
        .Q(\Max_Read_Latency_Int_reg[31]_0 [21]),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \Max_Read_Latency_Int_reg[22] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S0_Read_Latency[22]),
        .Q(\Max_Read_Latency_Int_reg[31]_0 [22]),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \Max_Read_Latency_Int_reg[23] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S0_Read_Latency[23]),
        .Q(\Max_Read_Latency_Int_reg[31]_0 [23]),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \Max_Read_Latency_Int_reg[24] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S0_Read_Latency[24]),
        .Q(\Max_Read_Latency_Int_reg[31]_0 [24]),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \Max_Read_Latency_Int_reg[25] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S0_Read_Latency[25]),
        .Q(\Max_Read_Latency_Int_reg[31]_0 [25]),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \Max_Read_Latency_Int_reg[26] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S0_Read_Latency[26]),
        .Q(\Max_Read_Latency_Int_reg[31]_0 [26]),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \Max_Read_Latency_Int_reg[27] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S0_Read_Latency[27]),
        .Q(\Max_Read_Latency_Int_reg[31]_0 [27]),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \Max_Read_Latency_Int_reg[28] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S0_Read_Latency[28]),
        .Q(\Max_Read_Latency_Int_reg[31]_0 [28]),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \Max_Read_Latency_Int_reg[29] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S0_Read_Latency[29]),
        .Q(\Max_Read_Latency_Int_reg[31]_0 [29]),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \Max_Read_Latency_Int_reg[2] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S0_Read_Latency[2]),
        .Q(\Max_Read_Latency_Int_reg[31]_0 [2]),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \Max_Read_Latency_Int_reg[30] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S0_Read_Latency[30]),
        .Q(\Max_Read_Latency_Int_reg[31]_0 [30]),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \Max_Read_Latency_Int_reg[31] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S0_Read_Latency[31]),
        .Q(\Max_Read_Latency_Int_reg[31]_0 [31]),
        .R(ext_trig_cdc_sync_n_3));
  CARRY8 \Max_Read_Latency_Int_reg[31]_i_2 
       (.CI(\Max_Read_Latency_Int_reg[31]_i_3_n_0 ),
        .CI_TOP(1'b0),
        .CO({Max_Read_Latency_Int1,\Max_Read_Latency_Int_reg[31]_i_2_n_1 ,\Max_Read_Latency_Int_reg[31]_i_2_n_2 ,\Max_Read_Latency_Int_reg[31]_i_2_n_3 ,\Max_Read_Latency_Int_reg[31]_i_2_n_4 ,\Max_Read_Latency_Int_reg[31]_i_2_n_5 ,\Max_Read_Latency_Int_reg[31]_i_2_n_6 ,\Max_Read_Latency_Int_reg[31]_i_2_n_7 }),
        .DI({\Max_Read_Latency_Int[31]_i_4_n_0 ,\Max_Read_Latency_Int[31]_i_5_n_0 ,\Max_Read_Latency_Int[31]_i_6_n_0 ,\Max_Read_Latency_Int[31]_i_7_n_0 ,\Max_Read_Latency_Int[31]_i_8_n_0 ,\Max_Read_Latency_Int[31]_i_9_n_0 ,\Max_Read_Latency_Int[31]_i_10_n_0 ,\Max_Read_Latency_Int[31]_i_11_n_0 }),
        .O(\NLW_Max_Read_Latency_Int_reg[31]_i_2_O_UNCONNECTED [7:0]),
        .S({\Max_Read_Latency_Int[31]_i_12_n_0 ,\Max_Read_Latency_Int[31]_i_13_n_0 ,\Max_Read_Latency_Int[31]_i_14_n_0 ,\Max_Read_Latency_Int[31]_i_15_n_0 ,\Max_Read_Latency_Int[31]_i_16_n_0 ,\Max_Read_Latency_Int[31]_i_17_n_0 ,\Max_Read_Latency_Int[31]_i_18_n_0 ,\Max_Read_Latency_Int[31]_i_19_n_0 }));
  CARRY8 \Max_Read_Latency_Int_reg[31]_i_3 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\Max_Read_Latency_Int_reg[31]_i_3_n_0 ,\Max_Read_Latency_Int_reg[31]_i_3_n_1 ,\Max_Read_Latency_Int_reg[31]_i_3_n_2 ,\Max_Read_Latency_Int_reg[31]_i_3_n_3 ,\Max_Read_Latency_Int_reg[31]_i_3_n_4 ,\Max_Read_Latency_Int_reg[31]_i_3_n_5 ,\Max_Read_Latency_Int_reg[31]_i_3_n_6 ,\Max_Read_Latency_Int_reg[31]_i_3_n_7 }),
        .DI({\Max_Read_Latency_Int[31]_i_20_n_0 ,\Max_Read_Latency_Int[31]_i_21_n_0 ,\Max_Read_Latency_Int[31]_i_22_n_0 ,\Max_Read_Latency_Int[31]_i_23_n_0 ,\Max_Read_Latency_Int[31]_i_24_n_0 ,\Max_Read_Latency_Int[31]_i_25_n_0 ,\Max_Read_Latency_Int[31]_i_26_n_0 ,\Max_Read_Latency_Int[31]_i_27_n_0 }),
        .O(\NLW_Max_Read_Latency_Int_reg[31]_i_3_O_UNCONNECTED [7:0]),
        .S({\Max_Read_Latency_Int[31]_i_28_n_0 ,\Max_Read_Latency_Int[31]_i_29_n_0 ,\Max_Read_Latency_Int[31]_i_30_n_0 ,\Max_Read_Latency_Int[31]_i_31_n_0 ,\Max_Read_Latency_Int[31]_i_32_n_0 ,\Max_Read_Latency_Int[31]_i_33_n_0 ,\Max_Read_Latency_Int[31]_i_34_n_0 ,\Max_Read_Latency_Int[31]_i_35_n_0 }));
  FDRE \Max_Read_Latency_Int_reg[3] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S0_Read_Latency[3]),
        .Q(\Max_Read_Latency_Int_reg[31]_0 [3]),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \Max_Read_Latency_Int_reg[4] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S0_Read_Latency[4]),
        .Q(\Max_Read_Latency_Int_reg[31]_0 [4]),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \Max_Read_Latency_Int_reg[5] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S0_Read_Latency[5]),
        .Q(\Max_Read_Latency_Int_reg[31]_0 [5]),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \Max_Read_Latency_Int_reg[6] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S0_Read_Latency[6]),
        .Q(\Max_Read_Latency_Int_reg[31]_0 [6]),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \Max_Read_Latency_Int_reg[7] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S0_Read_Latency[7]),
        .Q(\Max_Read_Latency_Int_reg[31]_0 [7]),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \Max_Read_Latency_Int_reg[8] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S0_Read_Latency[8]),
        .Q(\Max_Read_Latency_Int_reg[31]_0 [8]),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \Max_Read_Latency_Int_reg[9] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S0_Read_Latency[9]),
        .Q(\Max_Read_Latency_Int_reg[31]_0 [9]),
        .R(ext_trig_cdc_sync_n_3));
  LUT3 #(
    .INIT(8'h80)) 
    \Max_Write_Latency_Int[31]_i_1 
       (.I0(F34_Rd_Vld_reg_d2),
        .I1(wid_match_reg_d2),
        .I2(update_max_Wr_Lat),
        .O(Max_Write_Latency_Int0));
  FDRE \Max_Write_Latency_Int_reg[0] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[0] ),
        .Q(\Max_Write_Latency_Int_reg[31]_0 [0]),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \Max_Write_Latency_Int_reg[10] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[10] ),
        .Q(\Max_Write_Latency_Int_reg[31]_0 [10]),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \Max_Write_Latency_Int_reg[11] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[11] ),
        .Q(\Max_Write_Latency_Int_reg[31]_0 [11]),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \Max_Write_Latency_Int_reg[12] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[12] ),
        .Q(\Max_Write_Latency_Int_reg[31]_0 [12]),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \Max_Write_Latency_Int_reg[13] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[13] ),
        .Q(\Max_Write_Latency_Int_reg[31]_0 [13]),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \Max_Write_Latency_Int_reg[14] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[14] ),
        .Q(\Max_Write_Latency_Int_reg[31]_0 [14]),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \Max_Write_Latency_Int_reg[15] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[15] ),
        .Q(\Max_Write_Latency_Int_reg[31]_0 [15]),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \Max_Write_Latency_Int_reg[16] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[16] ),
        .Q(\Max_Write_Latency_Int_reg[31]_0 [16]),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \Max_Write_Latency_Int_reg[17] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[17] ),
        .Q(\Max_Write_Latency_Int_reg[31]_0 [17]),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \Max_Write_Latency_Int_reg[18] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[18] ),
        .Q(\Max_Write_Latency_Int_reg[31]_0 [18]),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \Max_Write_Latency_Int_reg[19] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[19] ),
        .Q(\Max_Write_Latency_Int_reg[31]_0 [19]),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \Max_Write_Latency_Int_reg[1] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[1] ),
        .Q(\Max_Write_Latency_Int_reg[31]_0 [1]),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \Max_Write_Latency_Int_reg[20] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[20] ),
        .Q(\Max_Write_Latency_Int_reg[31]_0 [20]),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \Max_Write_Latency_Int_reg[21] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[21] ),
        .Q(\Max_Write_Latency_Int_reg[31]_0 [21]),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \Max_Write_Latency_Int_reg[22] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[22] ),
        .Q(\Max_Write_Latency_Int_reg[31]_0 [22]),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \Max_Write_Latency_Int_reg[23] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[23] ),
        .Q(\Max_Write_Latency_Int_reg[31]_0 [23]),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \Max_Write_Latency_Int_reg[24] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[24] ),
        .Q(\Max_Write_Latency_Int_reg[31]_0 [24]),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \Max_Write_Latency_Int_reg[25] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[25] ),
        .Q(\Max_Write_Latency_Int_reg[31]_0 [25]),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \Max_Write_Latency_Int_reg[26] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[26] ),
        .Q(\Max_Write_Latency_Int_reg[31]_0 [26]),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \Max_Write_Latency_Int_reg[27] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[27] ),
        .Q(\Max_Write_Latency_Int_reg[31]_0 [27]),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \Max_Write_Latency_Int_reg[28] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[28] ),
        .Q(\Max_Write_Latency_Int_reg[31]_0 [28]),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \Max_Write_Latency_Int_reg[29] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[29] ),
        .Q(\Max_Write_Latency_Int_reg[31]_0 [29]),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \Max_Write_Latency_Int_reg[2] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[2] ),
        .Q(\Max_Write_Latency_Int_reg[31]_0 [2]),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \Max_Write_Latency_Int_reg[30] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[30] ),
        .Q(\Max_Write_Latency_Int_reg[31]_0 [30]),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \Max_Write_Latency_Int_reg[31] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[31] ),
        .Q(\Max_Write_Latency_Int_reg[31]_0 [31]),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \Max_Write_Latency_Int_reg[3] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[3] ),
        .Q(\Max_Write_Latency_Int_reg[31]_0 [3]),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \Max_Write_Latency_Int_reg[4] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[4] ),
        .Q(\Max_Write_Latency_Int_reg[31]_0 [4]),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \Max_Write_Latency_Int_reg[5] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[5] ),
        .Q(\Max_Write_Latency_Int_reg[31]_0 [5]),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \Max_Write_Latency_Int_reg[6] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[6] ),
        .Q(\Max_Write_Latency_Int_reg[31]_0 [6]),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \Max_Write_Latency_Int_reg[7] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[7] ),
        .Q(\Max_Write_Latency_Int_reg[31]_0 [7]),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \Max_Write_Latency_Int_reg[8] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[8] ),
        .Q(\Max_Write_Latency_Int_reg[31]_0 [8]),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \Max_Write_Latency_Int_reg[9] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[9] ),
        .Q(\Max_Write_Latency_Int_reg[31]_0 [9]),
        .R(ext_trig_cdc_sync_n_3));
  LUT2 #(
    .INIT(4'h8)) 
    \Min_Read_Latency_Int[31]_i_1 
       (.I0(Min_Read_Latency_Int1),
        .I1(Read_Latency_En),
        .O(Min_Read_Latency_Int0));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_10 
       (.I0(\Min_Read_Latency_Int_reg[31]_0 [18]),
        .I1(S0_Read_Latency[18]),
        .I2(S0_Read_Latency[19]),
        .I3(\Min_Read_Latency_Int_reg[31]_0 [19]),
        .O(\Min_Read_Latency_Int[31]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_11 
       (.I0(\Min_Read_Latency_Int_reg[31]_0 [16]),
        .I1(S0_Read_Latency[16]),
        .I2(S0_Read_Latency[17]),
        .I3(\Min_Read_Latency_Int_reg[31]_0 [17]),
        .O(\Min_Read_Latency_Int[31]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_12 
       (.I0(\Min_Read_Latency_Int_reg[31]_0 [30]),
        .I1(S0_Read_Latency[30]),
        .I2(\Min_Read_Latency_Int_reg[31]_0 [31]),
        .I3(S0_Read_Latency[31]),
        .O(\Min_Read_Latency_Int[31]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_13 
       (.I0(\Min_Read_Latency_Int_reg[31]_0 [28]),
        .I1(S0_Read_Latency[28]),
        .I2(\Min_Read_Latency_Int_reg[31]_0 [29]),
        .I3(S0_Read_Latency[29]),
        .O(\Min_Read_Latency_Int[31]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_14 
       (.I0(\Min_Read_Latency_Int_reg[31]_0 [26]),
        .I1(S0_Read_Latency[26]),
        .I2(\Min_Read_Latency_Int_reg[31]_0 [27]),
        .I3(S0_Read_Latency[27]),
        .O(\Min_Read_Latency_Int[31]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_15 
       (.I0(\Min_Read_Latency_Int_reg[31]_0 [24]),
        .I1(S0_Read_Latency[24]),
        .I2(\Min_Read_Latency_Int_reg[31]_0 [25]),
        .I3(S0_Read_Latency[25]),
        .O(\Min_Read_Latency_Int[31]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_16 
       (.I0(\Min_Read_Latency_Int_reg[31]_0 [22]),
        .I1(S0_Read_Latency[22]),
        .I2(\Min_Read_Latency_Int_reg[31]_0 [23]),
        .I3(S0_Read_Latency[23]),
        .O(\Min_Read_Latency_Int[31]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_17 
       (.I0(\Min_Read_Latency_Int_reg[31]_0 [20]),
        .I1(S0_Read_Latency[20]),
        .I2(\Min_Read_Latency_Int_reg[31]_0 [21]),
        .I3(S0_Read_Latency[21]),
        .O(\Min_Read_Latency_Int[31]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_18 
       (.I0(\Min_Read_Latency_Int_reg[31]_0 [18]),
        .I1(S0_Read_Latency[18]),
        .I2(\Min_Read_Latency_Int_reg[31]_0 [19]),
        .I3(S0_Read_Latency[19]),
        .O(\Min_Read_Latency_Int[31]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_19 
       (.I0(\Min_Read_Latency_Int_reg[31]_0 [16]),
        .I1(S0_Read_Latency[16]),
        .I2(\Min_Read_Latency_Int_reg[31]_0 [17]),
        .I3(S0_Read_Latency[17]),
        .O(\Min_Read_Latency_Int[31]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_20 
       (.I0(\Min_Read_Latency_Int_reg[31]_0 [14]),
        .I1(S0_Read_Latency[14]),
        .I2(S0_Read_Latency[15]),
        .I3(\Min_Read_Latency_Int_reg[31]_0 [15]),
        .O(\Min_Read_Latency_Int[31]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_21 
       (.I0(\Min_Read_Latency_Int_reg[31]_0 [12]),
        .I1(S0_Read_Latency[12]),
        .I2(S0_Read_Latency[13]),
        .I3(\Min_Read_Latency_Int_reg[31]_0 [13]),
        .O(\Min_Read_Latency_Int[31]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_22 
       (.I0(\Min_Read_Latency_Int_reg[31]_0 [10]),
        .I1(S0_Read_Latency[10]),
        .I2(S0_Read_Latency[11]),
        .I3(\Min_Read_Latency_Int_reg[31]_0 [11]),
        .O(\Min_Read_Latency_Int[31]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_23 
       (.I0(\Min_Read_Latency_Int_reg[31]_0 [8]),
        .I1(S0_Read_Latency[8]),
        .I2(S0_Read_Latency[9]),
        .I3(\Min_Read_Latency_Int_reg[31]_0 [9]),
        .O(\Min_Read_Latency_Int[31]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_24 
       (.I0(\Min_Read_Latency_Int_reg[31]_0 [6]),
        .I1(S0_Read_Latency[6]),
        .I2(S0_Read_Latency[7]),
        .I3(\Min_Read_Latency_Int_reg[31]_0 [7]),
        .O(\Min_Read_Latency_Int[31]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_25 
       (.I0(\Min_Read_Latency_Int_reg[31]_0 [4]),
        .I1(S0_Read_Latency[4]),
        .I2(S0_Read_Latency[5]),
        .I3(\Min_Read_Latency_Int_reg[31]_0 [5]),
        .O(\Min_Read_Latency_Int[31]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_26 
       (.I0(\Min_Read_Latency_Int_reg[31]_0 [2]),
        .I1(S0_Read_Latency[2]),
        .I2(S0_Read_Latency[3]),
        .I3(\Min_Read_Latency_Int_reg[31]_0 [3]),
        .O(\Min_Read_Latency_Int[31]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_27 
       (.I0(\Min_Read_Latency_Int_reg[31]_0 [0]),
        .I1(\Read_Latency_Int_reg[0]_0 ),
        .I2(S0_Read_Latency[1]),
        .I3(\Min_Read_Latency_Int_reg[31]_0 [1]),
        .O(\Min_Read_Latency_Int[31]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_28 
       (.I0(\Min_Read_Latency_Int_reg[31]_0 [14]),
        .I1(S0_Read_Latency[14]),
        .I2(\Min_Read_Latency_Int_reg[31]_0 [15]),
        .I3(S0_Read_Latency[15]),
        .O(\Min_Read_Latency_Int[31]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_29 
       (.I0(\Min_Read_Latency_Int_reg[31]_0 [12]),
        .I1(S0_Read_Latency[12]),
        .I2(\Min_Read_Latency_Int_reg[31]_0 [13]),
        .I3(S0_Read_Latency[13]),
        .O(\Min_Read_Latency_Int[31]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_30 
       (.I0(\Min_Read_Latency_Int_reg[31]_0 [10]),
        .I1(S0_Read_Latency[10]),
        .I2(\Min_Read_Latency_Int_reg[31]_0 [11]),
        .I3(S0_Read_Latency[11]),
        .O(\Min_Read_Latency_Int[31]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_31 
       (.I0(\Min_Read_Latency_Int_reg[31]_0 [8]),
        .I1(S0_Read_Latency[8]),
        .I2(\Min_Read_Latency_Int_reg[31]_0 [9]),
        .I3(S0_Read_Latency[9]),
        .O(\Min_Read_Latency_Int[31]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_32 
       (.I0(\Min_Read_Latency_Int_reg[31]_0 [6]),
        .I1(S0_Read_Latency[6]),
        .I2(\Min_Read_Latency_Int_reg[31]_0 [7]),
        .I3(S0_Read_Latency[7]),
        .O(\Min_Read_Latency_Int[31]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_33 
       (.I0(\Min_Read_Latency_Int_reg[31]_0 [4]),
        .I1(S0_Read_Latency[4]),
        .I2(\Min_Read_Latency_Int_reg[31]_0 [5]),
        .I3(S0_Read_Latency[5]),
        .O(\Min_Read_Latency_Int[31]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_34 
       (.I0(\Min_Read_Latency_Int_reg[31]_0 [2]),
        .I1(S0_Read_Latency[2]),
        .I2(\Min_Read_Latency_Int_reg[31]_0 [3]),
        .I3(S0_Read_Latency[3]),
        .O(\Min_Read_Latency_Int[31]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_35 
       (.I0(\Min_Read_Latency_Int_reg[31]_0 [0]),
        .I1(\Read_Latency_Int_reg[0]_0 ),
        .I2(\Min_Read_Latency_Int_reg[31]_0 [1]),
        .I3(S0_Read_Latency[1]),
        .O(\Min_Read_Latency_Int[31]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_4 
       (.I0(\Min_Read_Latency_Int_reg[31]_0 [30]),
        .I1(S0_Read_Latency[30]),
        .I2(S0_Read_Latency[31]),
        .I3(\Min_Read_Latency_Int_reg[31]_0 [31]),
        .O(\Min_Read_Latency_Int[31]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_5 
       (.I0(\Min_Read_Latency_Int_reg[31]_0 [28]),
        .I1(S0_Read_Latency[28]),
        .I2(S0_Read_Latency[29]),
        .I3(\Min_Read_Latency_Int_reg[31]_0 [29]),
        .O(\Min_Read_Latency_Int[31]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_6 
       (.I0(\Min_Read_Latency_Int_reg[31]_0 [26]),
        .I1(S0_Read_Latency[26]),
        .I2(S0_Read_Latency[27]),
        .I3(\Min_Read_Latency_Int_reg[31]_0 [27]),
        .O(\Min_Read_Latency_Int[31]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_7 
       (.I0(\Min_Read_Latency_Int_reg[31]_0 [24]),
        .I1(S0_Read_Latency[24]),
        .I2(S0_Read_Latency[25]),
        .I3(\Min_Read_Latency_Int_reg[31]_0 [25]),
        .O(\Min_Read_Latency_Int[31]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_8 
       (.I0(\Min_Read_Latency_Int_reg[31]_0 [22]),
        .I1(S0_Read_Latency[22]),
        .I2(S0_Read_Latency[23]),
        .I3(\Min_Read_Latency_Int_reg[31]_0 [23]),
        .O(\Min_Read_Latency_Int[31]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_9 
       (.I0(\Min_Read_Latency_Int_reg[31]_0 [20]),
        .I1(S0_Read_Latency[20]),
        .I2(S0_Read_Latency[21]),
        .I3(\Min_Read_Latency_Int_reg[31]_0 [21]),
        .O(\Min_Read_Latency_Int[31]_i_9_n_0 ));
  FDSE \Min_Read_Latency_Int_reg[0] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(\Read_Latency_Int_reg[0]_0 ),
        .Q(\Min_Read_Latency_Int_reg[31]_0 [0]),
        .S(ext_trig_cdc_sync_n_3));
  FDSE \Min_Read_Latency_Int_reg[10] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S0_Read_Latency[10]),
        .Q(\Min_Read_Latency_Int_reg[31]_0 [10]),
        .S(ext_trig_cdc_sync_n_3));
  FDSE \Min_Read_Latency_Int_reg[11] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S0_Read_Latency[11]),
        .Q(\Min_Read_Latency_Int_reg[31]_0 [11]),
        .S(ext_trig_cdc_sync_n_3));
  FDSE \Min_Read_Latency_Int_reg[12] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S0_Read_Latency[12]),
        .Q(\Min_Read_Latency_Int_reg[31]_0 [12]),
        .S(ext_trig_cdc_sync_n_3));
  FDSE \Min_Read_Latency_Int_reg[13] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S0_Read_Latency[13]),
        .Q(\Min_Read_Latency_Int_reg[31]_0 [13]),
        .S(ext_trig_cdc_sync_n_3));
  FDSE \Min_Read_Latency_Int_reg[14] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S0_Read_Latency[14]),
        .Q(\Min_Read_Latency_Int_reg[31]_0 [14]),
        .S(ext_trig_cdc_sync_n_3));
  FDSE \Min_Read_Latency_Int_reg[15] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S0_Read_Latency[15]),
        .Q(\Min_Read_Latency_Int_reg[31]_0 [15]),
        .S(ext_trig_cdc_sync_n_3));
  FDSE \Min_Read_Latency_Int_reg[16] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S0_Read_Latency[16]),
        .Q(\Min_Read_Latency_Int_reg[31]_0 [16]),
        .S(ext_trig_cdc_sync_n_3));
  FDSE \Min_Read_Latency_Int_reg[17] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S0_Read_Latency[17]),
        .Q(\Min_Read_Latency_Int_reg[31]_0 [17]),
        .S(ext_trig_cdc_sync_n_3));
  FDSE \Min_Read_Latency_Int_reg[18] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S0_Read_Latency[18]),
        .Q(\Min_Read_Latency_Int_reg[31]_0 [18]),
        .S(ext_trig_cdc_sync_n_3));
  FDSE \Min_Read_Latency_Int_reg[19] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S0_Read_Latency[19]),
        .Q(\Min_Read_Latency_Int_reg[31]_0 [19]),
        .S(ext_trig_cdc_sync_n_3));
  FDSE \Min_Read_Latency_Int_reg[1] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S0_Read_Latency[1]),
        .Q(\Min_Read_Latency_Int_reg[31]_0 [1]),
        .S(ext_trig_cdc_sync_n_3));
  FDSE \Min_Read_Latency_Int_reg[20] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S0_Read_Latency[20]),
        .Q(\Min_Read_Latency_Int_reg[31]_0 [20]),
        .S(ext_trig_cdc_sync_n_3));
  FDSE \Min_Read_Latency_Int_reg[21] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S0_Read_Latency[21]),
        .Q(\Min_Read_Latency_Int_reg[31]_0 [21]),
        .S(ext_trig_cdc_sync_n_3));
  FDSE \Min_Read_Latency_Int_reg[22] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S0_Read_Latency[22]),
        .Q(\Min_Read_Latency_Int_reg[31]_0 [22]),
        .S(ext_trig_cdc_sync_n_3));
  FDSE \Min_Read_Latency_Int_reg[23] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S0_Read_Latency[23]),
        .Q(\Min_Read_Latency_Int_reg[31]_0 [23]),
        .S(ext_trig_cdc_sync_n_3));
  FDSE \Min_Read_Latency_Int_reg[24] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S0_Read_Latency[24]),
        .Q(\Min_Read_Latency_Int_reg[31]_0 [24]),
        .S(ext_trig_cdc_sync_n_3));
  FDSE \Min_Read_Latency_Int_reg[25] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S0_Read_Latency[25]),
        .Q(\Min_Read_Latency_Int_reg[31]_0 [25]),
        .S(ext_trig_cdc_sync_n_3));
  FDSE \Min_Read_Latency_Int_reg[26] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S0_Read_Latency[26]),
        .Q(\Min_Read_Latency_Int_reg[31]_0 [26]),
        .S(ext_trig_cdc_sync_n_3));
  FDSE \Min_Read_Latency_Int_reg[27] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S0_Read_Latency[27]),
        .Q(\Min_Read_Latency_Int_reg[31]_0 [27]),
        .S(ext_trig_cdc_sync_n_3));
  FDSE \Min_Read_Latency_Int_reg[28] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S0_Read_Latency[28]),
        .Q(\Min_Read_Latency_Int_reg[31]_0 [28]),
        .S(ext_trig_cdc_sync_n_3));
  FDSE \Min_Read_Latency_Int_reg[29] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S0_Read_Latency[29]),
        .Q(\Min_Read_Latency_Int_reg[31]_0 [29]),
        .S(ext_trig_cdc_sync_n_3));
  FDSE \Min_Read_Latency_Int_reg[2] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S0_Read_Latency[2]),
        .Q(\Min_Read_Latency_Int_reg[31]_0 [2]),
        .S(ext_trig_cdc_sync_n_3));
  FDSE \Min_Read_Latency_Int_reg[30] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S0_Read_Latency[30]),
        .Q(\Min_Read_Latency_Int_reg[31]_0 [30]),
        .S(ext_trig_cdc_sync_n_3));
  FDSE \Min_Read_Latency_Int_reg[31] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S0_Read_Latency[31]),
        .Q(\Min_Read_Latency_Int_reg[31]_0 [31]),
        .S(ext_trig_cdc_sync_n_3));
  CARRY8 \Min_Read_Latency_Int_reg[31]_i_2 
       (.CI(\Min_Read_Latency_Int_reg[31]_i_3_n_0 ),
        .CI_TOP(1'b0),
        .CO({Min_Read_Latency_Int1,\Min_Read_Latency_Int_reg[31]_i_2_n_1 ,\Min_Read_Latency_Int_reg[31]_i_2_n_2 ,\Min_Read_Latency_Int_reg[31]_i_2_n_3 ,\Min_Read_Latency_Int_reg[31]_i_2_n_4 ,\Min_Read_Latency_Int_reg[31]_i_2_n_5 ,\Min_Read_Latency_Int_reg[31]_i_2_n_6 ,\Min_Read_Latency_Int_reg[31]_i_2_n_7 }),
        .DI({\Min_Read_Latency_Int[31]_i_4_n_0 ,\Min_Read_Latency_Int[31]_i_5_n_0 ,\Min_Read_Latency_Int[31]_i_6_n_0 ,\Min_Read_Latency_Int[31]_i_7_n_0 ,\Min_Read_Latency_Int[31]_i_8_n_0 ,\Min_Read_Latency_Int[31]_i_9_n_0 ,\Min_Read_Latency_Int[31]_i_10_n_0 ,\Min_Read_Latency_Int[31]_i_11_n_0 }),
        .O(\NLW_Min_Read_Latency_Int_reg[31]_i_2_O_UNCONNECTED [7:0]),
        .S({\Min_Read_Latency_Int[31]_i_12_n_0 ,\Min_Read_Latency_Int[31]_i_13_n_0 ,\Min_Read_Latency_Int[31]_i_14_n_0 ,\Min_Read_Latency_Int[31]_i_15_n_0 ,\Min_Read_Latency_Int[31]_i_16_n_0 ,\Min_Read_Latency_Int[31]_i_17_n_0 ,\Min_Read_Latency_Int[31]_i_18_n_0 ,\Min_Read_Latency_Int[31]_i_19_n_0 }));
  CARRY8 \Min_Read_Latency_Int_reg[31]_i_3 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\Min_Read_Latency_Int_reg[31]_i_3_n_0 ,\Min_Read_Latency_Int_reg[31]_i_3_n_1 ,\Min_Read_Latency_Int_reg[31]_i_3_n_2 ,\Min_Read_Latency_Int_reg[31]_i_3_n_3 ,\Min_Read_Latency_Int_reg[31]_i_3_n_4 ,\Min_Read_Latency_Int_reg[31]_i_3_n_5 ,\Min_Read_Latency_Int_reg[31]_i_3_n_6 ,\Min_Read_Latency_Int_reg[31]_i_3_n_7 }),
        .DI({\Min_Read_Latency_Int[31]_i_20_n_0 ,\Min_Read_Latency_Int[31]_i_21_n_0 ,\Min_Read_Latency_Int[31]_i_22_n_0 ,\Min_Read_Latency_Int[31]_i_23_n_0 ,\Min_Read_Latency_Int[31]_i_24_n_0 ,\Min_Read_Latency_Int[31]_i_25_n_0 ,\Min_Read_Latency_Int[31]_i_26_n_0 ,\Min_Read_Latency_Int[31]_i_27_n_0 }),
        .O(\NLW_Min_Read_Latency_Int_reg[31]_i_3_O_UNCONNECTED [7:0]),
        .S({\Min_Read_Latency_Int[31]_i_28_n_0 ,\Min_Read_Latency_Int[31]_i_29_n_0 ,\Min_Read_Latency_Int[31]_i_30_n_0 ,\Min_Read_Latency_Int[31]_i_31_n_0 ,\Min_Read_Latency_Int[31]_i_32_n_0 ,\Min_Read_Latency_Int[31]_i_33_n_0 ,\Min_Read_Latency_Int[31]_i_34_n_0 ,\Min_Read_Latency_Int[31]_i_35_n_0 }));
  FDSE \Min_Read_Latency_Int_reg[3] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S0_Read_Latency[3]),
        .Q(\Min_Read_Latency_Int_reg[31]_0 [3]),
        .S(ext_trig_cdc_sync_n_3));
  FDSE \Min_Read_Latency_Int_reg[4] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S0_Read_Latency[4]),
        .Q(\Min_Read_Latency_Int_reg[31]_0 [4]),
        .S(ext_trig_cdc_sync_n_3));
  FDSE \Min_Read_Latency_Int_reg[5] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S0_Read_Latency[5]),
        .Q(\Min_Read_Latency_Int_reg[31]_0 [5]),
        .S(ext_trig_cdc_sync_n_3));
  FDSE \Min_Read_Latency_Int_reg[6] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S0_Read_Latency[6]),
        .Q(\Min_Read_Latency_Int_reg[31]_0 [6]),
        .S(ext_trig_cdc_sync_n_3));
  FDSE \Min_Read_Latency_Int_reg[7] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S0_Read_Latency[7]),
        .Q(\Min_Read_Latency_Int_reg[31]_0 [7]),
        .S(ext_trig_cdc_sync_n_3));
  FDSE \Min_Read_Latency_Int_reg[8] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S0_Read_Latency[8]),
        .Q(\Min_Read_Latency_Int_reg[31]_0 [8]),
        .S(ext_trig_cdc_sync_n_3));
  FDSE \Min_Read_Latency_Int_reg[9] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S0_Read_Latency[9]),
        .Q(\Min_Read_Latency_Int_reg[31]_0 [9]),
        .S(ext_trig_cdc_sync_n_3));
  LUT3 #(
    .INIT(8'h80)) 
    \Min_Write_Latency_Int[31]_i_1 
       (.I0(F34_Rd_Vld_reg_d2),
        .I1(wid_match_reg_d2),
        .I2(update_min_Wr_Lat),
        .O(Min_Write_Latency_Int0));
  FDSE \Min_Write_Latency_Int_reg[0] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[0] ),
        .Q(\Min_Write_Latency_Int_reg[16]_0 [0]),
        .S(ext_trig_cdc_sync_n_3));
  FDSE \Min_Write_Latency_Int_reg[10] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[10] ),
        .Q(\Min_Write_Latency_Int_reg[16]_0 [10]),
        .S(ext_trig_cdc_sync_n_3));
  FDSE \Min_Write_Latency_Int_reg[11] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[11] ),
        .Q(\Min_Write_Latency_Int_reg[16]_0 [11]),
        .S(ext_trig_cdc_sync_n_3));
  FDSE \Min_Write_Latency_Int_reg[12] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[12] ),
        .Q(\Min_Write_Latency_Int_reg[16]_0 [12]),
        .S(ext_trig_cdc_sync_n_3));
  FDSE \Min_Write_Latency_Int_reg[13] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[13] ),
        .Q(\Min_Write_Latency_Int_reg[16]_0 [13]),
        .S(ext_trig_cdc_sync_n_3));
  FDSE \Min_Write_Latency_Int_reg[14] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[14] ),
        .Q(\Min_Write_Latency_Int_reg[16]_0 [14]),
        .S(ext_trig_cdc_sync_n_3));
  FDSE \Min_Write_Latency_Int_reg[15] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[15] ),
        .Q(\Min_Write_Latency_Int_reg[16]_0 [15]),
        .S(ext_trig_cdc_sync_n_3));
  FDSE \Min_Write_Latency_Int_reg[16] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[16] ),
        .Q(\Min_Write_Latency_Int_reg[16]_0 [16]),
        .S(ext_trig_cdc_sync_n_3));
  FDSE \Min_Write_Latency_Int_reg[17] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[17] ),
        .Q(S0_Min_Write_Latency[17]),
        .S(ext_trig_cdc_sync_n_3));
  FDSE \Min_Write_Latency_Int_reg[18] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[18] ),
        .Q(S0_Min_Write_Latency[18]),
        .S(ext_trig_cdc_sync_n_3));
  FDSE \Min_Write_Latency_Int_reg[19] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[19] ),
        .Q(S0_Min_Write_Latency[19]),
        .S(ext_trig_cdc_sync_n_3));
  FDSE \Min_Write_Latency_Int_reg[1] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[1] ),
        .Q(\Min_Write_Latency_Int_reg[16]_0 [1]),
        .S(ext_trig_cdc_sync_n_3));
  FDSE \Min_Write_Latency_Int_reg[20] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[20] ),
        .Q(S0_Min_Write_Latency[20]),
        .S(ext_trig_cdc_sync_n_3));
  FDSE \Min_Write_Latency_Int_reg[21] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[21] ),
        .Q(S0_Min_Write_Latency[21]),
        .S(ext_trig_cdc_sync_n_3));
  FDSE \Min_Write_Latency_Int_reg[22] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[22] ),
        .Q(S0_Min_Write_Latency[22]),
        .S(ext_trig_cdc_sync_n_3));
  FDSE \Min_Write_Latency_Int_reg[23] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[23] ),
        .Q(S0_Min_Write_Latency[23]),
        .S(ext_trig_cdc_sync_n_3));
  FDSE \Min_Write_Latency_Int_reg[24] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[24] ),
        .Q(S0_Min_Write_Latency[24]),
        .S(ext_trig_cdc_sync_n_3));
  FDSE \Min_Write_Latency_Int_reg[25] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[25] ),
        .Q(S0_Min_Write_Latency[25]),
        .S(ext_trig_cdc_sync_n_3));
  FDSE \Min_Write_Latency_Int_reg[26] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[26] ),
        .Q(S0_Min_Write_Latency[26]),
        .S(ext_trig_cdc_sync_n_3));
  FDSE \Min_Write_Latency_Int_reg[27] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[27] ),
        .Q(S0_Min_Write_Latency[27]),
        .S(ext_trig_cdc_sync_n_3));
  FDSE \Min_Write_Latency_Int_reg[28] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[28] ),
        .Q(S0_Min_Write_Latency[28]),
        .S(ext_trig_cdc_sync_n_3));
  FDSE \Min_Write_Latency_Int_reg[29] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[29] ),
        .Q(S0_Min_Write_Latency[29]),
        .S(ext_trig_cdc_sync_n_3));
  FDSE \Min_Write_Latency_Int_reg[2] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[2] ),
        .Q(\Min_Write_Latency_Int_reg[16]_0 [2]),
        .S(ext_trig_cdc_sync_n_3));
  FDSE \Min_Write_Latency_Int_reg[30] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[30] ),
        .Q(S0_Min_Write_Latency[30]),
        .S(ext_trig_cdc_sync_n_3));
  FDSE \Min_Write_Latency_Int_reg[31] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[31] ),
        .Q(S0_Min_Write_Latency[31]),
        .S(ext_trig_cdc_sync_n_3));
  FDSE \Min_Write_Latency_Int_reg[3] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[3] ),
        .Q(\Min_Write_Latency_Int_reg[16]_0 [3]),
        .S(ext_trig_cdc_sync_n_3));
  FDSE \Min_Write_Latency_Int_reg[4] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[4] ),
        .Q(\Min_Write_Latency_Int_reg[16]_0 [4]),
        .S(ext_trig_cdc_sync_n_3));
  FDSE \Min_Write_Latency_Int_reg[5] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[5] ),
        .Q(\Min_Write_Latency_Int_reg[16]_0 [5]),
        .S(ext_trig_cdc_sync_n_3));
  FDSE \Min_Write_Latency_Int_reg[6] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[6] ),
        .Q(\Min_Write_Latency_Int_reg[16]_0 [6]),
        .S(ext_trig_cdc_sync_n_3));
  FDSE \Min_Write_Latency_Int_reg[7] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[7] ),
        .Q(\Min_Write_Latency_Int_reg[16]_0 [7]),
        .S(ext_trig_cdc_sync_n_3));
  FDSE \Min_Write_Latency_Int_reg[8] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[8] ),
        .Q(\Min_Write_Latency_Int_reg[16]_0 [8]),
        .S(ext_trig_cdc_sync_n_3));
  FDSE \Min_Write_Latency_Int_reg[9] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[9] ),
        .Q(\Min_Write_Latency_Int_reg[16]_0 [9]),
        .S(ext_trig_cdc_sync_n_3));
  FDRE No_Rd_Ready_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(No_Rd_Ready_reg_1),
        .Q(No_Rd_Ready_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'h20)) 
    No_Wr_Ready_i_1
       (.I0(slot_0_axi_awvalid),
        .I1(slot_0_axi_awready),
        .I2(rst_int_n),
        .O(No_Wr_Ready_i_1_n_0));
  FDRE No_Wr_Ready_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(No_Wr_Ready_i_1_n_0),
        .Q(No_Wr_Ready),
        .R(1'b0));
  FDRE Rd_Add_Issue_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Add_Issue6_out),
        .Q(Rd_Add_Issue_reg_0),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[0]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[0] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[10] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[10]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[10] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[11] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[11]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[11] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[12] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[12]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[12] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[13] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[13]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[13] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[14] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[14]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[14] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[15] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[15]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[15] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[16] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[16]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[16] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[17] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[17]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[17] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[18] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[18]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[18] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[19] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[19]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[19] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[1]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[1] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[20] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[20]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[20] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[21] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[21]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[21] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[22] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[22]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[22] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[23] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[23]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[23] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[24] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[24]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[24] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[25] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[25]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[25] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[26] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[26]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[26] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[27] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[27]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[27] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[28] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[28]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[28] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[29] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[29]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[29] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[2]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[2] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[30] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[30]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[30] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[31] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[31]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[31] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[32] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[32]),
        .Q(Rd_Latency_Fifo_Rd_Data_D1),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[3] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[3]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[3] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[4] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[4]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[4] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[5] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[5]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[5] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[6] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[6]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[6] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[7] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[7]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[7] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[8] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[8]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[8] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[9] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[9]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[9] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE Rd_Latency_Fifo_Rd_En_D1_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_En),
        .Q(Rd_Latency_Fifo_Rd_En_D1),
        .R(ext_trig_cdc_sync_n_3));
  FDRE Rd_Latency_Fifo_Rd_En_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_1),
        .Q(Rd_Latency_Fifo_Rd_En),
        .R(1'b0));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[0] 
       (.C(core_aclk),
        .CE(\Rd_Latency_Fifo_Wr_Data_reg[32]_0 ),
        .D(Read_Latency_Cnt_Out[0]),
        .Q(Rd_Latency_Fifo_Wr_Data[0]),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[10] 
       (.C(core_aclk),
        .CE(\Rd_Latency_Fifo_Wr_Data_reg[32]_0 ),
        .D(Read_Latency_Cnt_Out[10]),
        .Q(Rd_Latency_Fifo_Wr_Data[10]),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[11] 
       (.C(core_aclk),
        .CE(\Rd_Latency_Fifo_Wr_Data_reg[32]_0 ),
        .D(Read_Latency_Cnt_Out[11]),
        .Q(Rd_Latency_Fifo_Wr_Data[11]),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[12] 
       (.C(core_aclk),
        .CE(\Rd_Latency_Fifo_Wr_Data_reg[32]_0 ),
        .D(Read_Latency_Cnt_Out[12]),
        .Q(Rd_Latency_Fifo_Wr_Data[12]),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[13] 
       (.C(core_aclk),
        .CE(\Rd_Latency_Fifo_Wr_Data_reg[32]_0 ),
        .D(Read_Latency_Cnt_Out[13]),
        .Q(Rd_Latency_Fifo_Wr_Data[13]),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[14] 
       (.C(core_aclk),
        .CE(\Rd_Latency_Fifo_Wr_Data_reg[32]_0 ),
        .D(Read_Latency_Cnt_Out[14]),
        .Q(Rd_Latency_Fifo_Wr_Data[14]),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[15] 
       (.C(core_aclk),
        .CE(\Rd_Latency_Fifo_Wr_Data_reg[32]_0 ),
        .D(Read_Latency_Cnt_Out[15]),
        .Q(Rd_Latency_Fifo_Wr_Data[15]),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[16] 
       (.C(core_aclk),
        .CE(\Rd_Latency_Fifo_Wr_Data_reg[32]_0 ),
        .D(Read_Latency_Cnt_Out[16]),
        .Q(Rd_Latency_Fifo_Wr_Data[16]),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[17] 
       (.C(core_aclk),
        .CE(\Rd_Latency_Fifo_Wr_Data_reg[32]_0 ),
        .D(Read_Latency_Cnt_Out[17]),
        .Q(Rd_Latency_Fifo_Wr_Data[17]),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[18] 
       (.C(core_aclk),
        .CE(\Rd_Latency_Fifo_Wr_Data_reg[32]_0 ),
        .D(Read_Latency_Cnt_Out[18]),
        .Q(Rd_Latency_Fifo_Wr_Data[18]),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[19] 
       (.C(core_aclk),
        .CE(\Rd_Latency_Fifo_Wr_Data_reg[32]_0 ),
        .D(Read_Latency_Cnt_Out[19]),
        .Q(Rd_Latency_Fifo_Wr_Data[19]),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[1] 
       (.C(core_aclk),
        .CE(\Rd_Latency_Fifo_Wr_Data_reg[32]_0 ),
        .D(Read_Latency_Cnt_Out[1]),
        .Q(Rd_Latency_Fifo_Wr_Data[1]),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[20] 
       (.C(core_aclk),
        .CE(\Rd_Latency_Fifo_Wr_Data_reg[32]_0 ),
        .D(Read_Latency_Cnt_Out[20]),
        .Q(Rd_Latency_Fifo_Wr_Data[20]),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[21] 
       (.C(core_aclk),
        .CE(\Rd_Latency_Fifo_Wr_Data_reg[32]_0 ),
        .D(Read_Latency_Cnt_Out[21]),
        .Q(Rd_Latency_Fifo_Wr_Data[21]),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[22] 
       (.C(core_aclk),
        .CE(\Rd_Latency_Fifo_Wr_Data_reg[32]_0 ),
        .D(Read_Latency_Cnt_Out[22]),
        .Q(Rd_Latency_Fifo_Wr_Data[22]),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[23] 
       (.C(core_aclk),
        .CE(\Rd_Latency_Fifo_Wr_Data_reg[32]_0 ),
        .D(Read_Latency_Cnt_Out[23]),
        .Q(Rd_Latency_Fifo_Wr_Data[23]),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[24] 
       (.C(core_aclk),
        .CE(\Rd_Latency_Fifo_Wr_Data_reg[32]_0 ),
        .D(Read_Latency_Cnt_Out[24]),
        .Q(Rd_Latency_Fifo_Wr_Data[24]),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[25] 
       (.C(core_aclk),
        .CE(\Rd_Latency_Fifo_Wr_Data_reg[32]_0 ),
        .D(Read_Latency_Cnt_Out[25]),
        .Q(Rd_Latency_Fifo_Wr_Data[25]),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[26] 
       (.C(core_aclk),
        .CE(\Rd_Latency_Fifo_Wr_Data_reg[32]_0 ),
        .D(Read_Latency_Cnt_Out[26]),
        .Q(Rd_Latency_Fifo_Wr_Data[26]),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[27] 
       (.C(core_aclk),
        .CE(\Rd_Latency_Fifo_Wr_Data_reg[32]_0 ),
        .D(Read_Latency_Cnt_Out[27]),
        .Q(Rd_Latency_Fifo_Wr_Data[27]),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[28] 
       (.C(core_aclk),
        .CE(\Rd_Latency_Fifo_Wr_Data_reg[32]_0 ),
        .D(Read_Latency_Cnt_Out[28]),
        .Q(Rd_Latency_Fifo_Wr_Data[28]),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[29] 
       (.C(core_aclk),
        .CE(\Rd_Latency_Fifo_Wr_Data_reg[32]_0 ),
        .D(Read_Latency_Cnt_Out[29]),
        .Q(Rd_Latency_Fifo_Wr_Data[29]),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[2] 
       (.C(core_aclk),
        .CE(\Rd_Latency_Fifo_Wr_Data_reg[32]_0 ),
        .D(Read_Latency_Cnt_Out[2]),
        .Q(Rd_Latency_Fifo_Wr_Data[2]),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[30] 
       (.C(core_aclk),
        .CE(\Rd_Latency_Fifo_Wr_Data_reg[32]_0 ),
        .D(Read_Latency_Cnt_Out[30]),
        .Q(Rd_Latency_Fifo_Wr_Data[30]),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[31] 
       (.C(core_aclk),
        .CE(\Rd_Latency_Fifo_Wr_Data_reg[32]_0 ),
        .D(Read_Latency_Cnt_Out[31]),
        .Q(Rd_Latency_Fifo_Wr_Data[31]),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[32] 
       (.C(core_aclk),
        .CE(\Rd_Latency_Fifo_Wr_Data_reg[32]_0 ),
        .D(Read_Latency_Cnt_Ovf),
        .Q(Rd_Latency_Fifo_Wr_Data[32]),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[3] 
       (.C(core_aclk),
        .CE(\Rd_Latency_Fifo_Wr_Data_reg[32]_0 ),
        .D(Read_Latency_Cnt_Out[3]),
        .Q(Rd_Latency_Fifo_Wr_Data[3]),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[4] 
       (.C(core_aclk),
        .CE(\Rd_Latency_Fifo_Wr_Data_reg[32]_0 ),
        .D(Read_Latency_Cnt_Out[4]),
        .Q(Rd_Latency_Fifo_Wr_Data[4]),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[5] 
       (.C(core_aclk),
        .CE(\Rd_Latency_Fifo_Wr_Data_reg[32]_0 ),
        .D(Read_Latency_Cnt_Out[5]),
        .Q(Rd_Latency_Fifo_Wr_Data[5]),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[6] 
       (.C(core_aclk),
        .CE(\Rd_Latency_Fifo_Wr_Data_reg[32]_0 ),
        .D(Read_Latency_Cnt_Out[6]),
        .Q(Rd_Latency_Fifo_Wr_Data[6]),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[7] 
       (.C(core_aclk),
        .CE(\Rd_Latency_Fifo_Wr_Data_reg[32]_0 ),
        .D(Read_Latency_Cnt_Out[7]),
        .Q(Rd_Latency_Fifo_Wr_Data[7]),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[8] 
       (.C(core_aclk),
        .CE(\Rd_Latency_Fifo_Wr_Data_reg[32]_0 ),
        .D(Read_Latency_Cnt_Out[8]),
        .Q(Rd_Latency_Fifo_Wr_Data[8]),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[9] 
       (.C(core_aclk),
        .CE(\Rd_Latency_Fifo_Wr_Data_reg[32]_0 ),
        .D(Read_Latency_Cnt_Out[9]),
        .Q(Rd_Latency_Fifo_Wr_Data[9]),
        .R(ext_trig_cdc_sync_n_3));
  FDRE Rd_Latency_Fifo_Wr_En_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_0),
        .Q(Rd_Latency_Fifo_Wr_En),
        .R(1'b0));
  FDRE \Read_Latency_Cnt_Out_D1_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[0]),
        .Q(Read_Latency_Cnt_Out_D1[0]),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Read_Latency_Cnt_Out_D1_reg[10] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[10]),
        .Q(Read_Latency_Cnt_Out_D1[10]),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Read_Latency_Cnt_Out_D1_reg[11] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[11]),
        .Q(Read_Latency_Cnt_Out_D1[11]),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Read_Latency_Cnt_Out_D1_reg[12] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[12]),
        .Q(Read_Latency_Cnt_Out_D1[12]),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Read_Latency_Cnt_Out_D1_reg[13] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[13]),
        .Q(Read_Latency_Cnt_Out_D1[13]),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Read_Latency_Cnt_Out_D1_reg[14] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[14]),
        .Q(Read_Latency_Cnt_Out_D1[14]),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Read_Latency_Cnt_Out_D1_reg[15] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[15]),
        .Q(Read_Latency_Cnt_Out_D1[15]),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Read_Latency_Cnt_Out_D1_reg[16] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[16]),
        .Q(Read_Latency_Cnt_Out_D1[16]),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Read_Latency_Cnt_Out_D1_reg[17] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[17]),
        .Q(Read_Latency_Cnt_Out_D1[17]),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Read_Latency_Cnt_Out_D1_reg[18] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[18]),
        .Q(Read_Latency_Cnt_Out_D1[18]),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Read_Latency_Cnt_Out_D1_reg[19] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[19]),
        .Q(Read_Latency_Cnt_Out_D1[19]),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Read_Latency_Cnt_Out_D1_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[1]),
        .Q(Read_Latency_Cnt_Out_D1[1]),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Read_Latency_Cnt_Out_D1_reg[20] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[20]),
        .Q(Read_Latency_Cnt_Out_D1[20]),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Read_Latency_Cnt_Out_D1_reg[21] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[21]),
        .Q(Read_Latency_Cnt_Out_D1[21]),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Read_Latency_Cnt_Out_D1_reg[22] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[22]),
        .Q(Read_Latency_Cnt_Out_D1[22]),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Read_Latency_Cnt_Out_D1_reg[23] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[23]),
        .Q(Read_Latency_Cnt_Out_D1[23]),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Read_Latency_Cnt_Out_D1_reg[24] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[24]),
        .Q(Read_Latency_Cnt_Out_D1[24]),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Read_Latency_Cnt_Out_D1_reg[25] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[25]),
        .Q(Read_Latency_Cnt_Out_D1[25]),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Read_Latency_Cnt_Out_D1_reg[26] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[26]),
        .Q(Read_Latency_Cnt_Out_D1[26]),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Read_Latency_Cnt_Out_D1_reg[27] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[27]),
        .Q(Read_Latency_Cnt_Out_D1[27]),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Read_Latency_Cnt_Out_D1_reg[28] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[28]),
        .Q(Read_Latency_Cnt_Out_D1[28]),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Read_Latency_Cnt_Out_D1_reg[29] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[29]),
        .Q(Read_Latency_Cnt_Out_D1[29]),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Read_Latency_Cnt_Out_D1_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[2]),
        .Q(Read_Latency_Cnt_Out_D1[2]),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Read_Latency_Cnt_Out_D1_reg[30] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[30]),
        .Q(Read_Latency_Cnt_Out_D1[30]),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Read_Latency_Cnt_Out_D1_reg[31] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[31]),
        .Q(Read_Latency_Cnt_Out_D1[31]),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Read_Latency_Cnt_Out_D1_reg[32] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Ovf),
        .Q(Read_Latency_Cnt_Out_D1[32]),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Read_Latency_Cnt_Out_D1_reg[3] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[3]),
        .Q(Read_Latency_Cnt_Out_D1[3]),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Read_Latency_Cnt_Out_D1_reg[4] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[4]),
        .Q(Read_Latency_Cnt_Out_D1[4]),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Read_Latency_Cnt_Out_D1_reg[5] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[5]),
        .Q(Read_Latency_Cnt_Out_D1[5]),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Read_Latency_Cnt_Out_D1_reg[6] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[6]),
        .Q(Read_Latency_Cnt_Out_D1[6]),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Read_Latency_Cnt_Out_D1_reg[7] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[7]),
        .Q(Read_Latency_Cnt_Out_D1[7]),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Read_Latency_Cnt_Out_D1_reg[8] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[8]),
        .Q(Read_Latency_Cnt_Out_D1[8]),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Read_Latency_Cnt_Out_D1_reg[9] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[9]),
        .Q(Read_Latency_Cnt_Out_D1[9]),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Read_Latency_Cnt_Out_D2_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[0]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[0] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Read_Latency_Cnt_Out_D2_reg[10] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[10]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[10] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Read_Latency_Cnt_Out_D2_reg[11] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[11]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[11] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Read_Latency_Cnt_Out_D2_reg[12] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[12]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[12] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Read_Latency_Cnt_Out_D2_reg[13] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[13]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[13] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Read_Latency_Cnt_Out_D2_reg[14] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[14]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[14] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Read_Latency_Cnt_Out_D2_reg[15] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[15]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[15] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Read_Latency_Cnt_Out_D2_reg[16] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[16]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[16] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Read_Latency_Cnt_Out_D2_reg[17] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[17]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[17] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Read_Latency_Cnt_Out_D2_reg[18] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[18]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[18] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Read_Latency_Cnt_Out_D2_reg[19] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[19]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[19] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Read_Latency_Cnt_Out_D2_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[1]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[1] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Read_Latency_Cnt_Out_D2_reg[20] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[20]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[20] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Read_Latency_Cnt_Out_D2_reg[21] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[21]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[21] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Read_Latency_Cnt_Out_D2_reg[22] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[22]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[22] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Read_Latency_Cnt_Out_D2_reg[23] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[23]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[23] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Read_Latency_Cnt_Out_D2_reg[24] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[24]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[24] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Read_Latency_Cnt_Out_D2_reg[25] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[25]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[25] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Read_Latency_Cnt_Out_D2_reg[26] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[26]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[26] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Read_Latency_Cnt_Out_D2_reg[27] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[27]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[27] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Read_Latency_Cnt_Out_D2_reg[28] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[28]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[28] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Read_Latency_Cnt_Out_D2_reg[29] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[29]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[29] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Read_Latency_Cnt_Out_D2_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[2]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[2] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Read_Latency_Cnt_Out_D2_reg[30] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[30]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[30] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Read_Latency_Cnt_Out_D2_reg[31] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[31]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[31] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Read_Latency_Cnt_Out_D2_reg[32] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[32]),
        .Q(Read_Latency_Cnt_Out_D2),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Read_Latency_Cnt_Out_D2_reg[3] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[3]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[3] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Read_Latency_Cnt_Out_D2_reg[4] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[4]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[4] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Read_Latency_Cnt_Out_D2_reg[5] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[5]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[5] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Read_Latency_Cnt_Out_D2_reg[6] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[6]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[6] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Read_Latency_Cnt_Out_D2_reg[7] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[7]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[7] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Read_Latency_Cnt_Out_D2_reg[8] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[8]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[8] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Read_Latency_Cnt_Out_D2_reg[9] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[9]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[9] ),
        .R(ext_trig_cdc_sync_n_4));
  LUT6 #(
    .INIT(64'hA800A8000000A800)) 
    Read_Latency_En_Int_i_1
       (.I0(rst_int_n),
        .I1(Rd_Latency_Fifo_Rd_En_D1),
        .I2(Read_Latency_One_D1),
        .I3(out[0]),
        .I4(out[2]),
        .I5(Ext_Trig_Metric_en),
        .O(Read_Latency_En_Int2_out));
  FDRE Read_Latency_En_Int_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_En_Int2_out),
        .Q(Read_Latency_En),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFBF8)) 
    \Read_Latency_Int[0]_i_1 
       (.I0(Read_Latency_Int1_in[0]),
        .I1(Rd_Latency_Fifo_Rd_En_D1),
        .I2(Read_Latency_One_D1),
        .I3(\Read_Latency_Int_reg[0]_0 ),
        .O(\Read_Latency_Int[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[15]_i_10 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[15] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[15] ),
        .O(\Read_Latency_Int[15]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[15]_i_11 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[14] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[14] ),
        .O(\Read_Latency_Int[15]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[15]_i_12 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[13] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[13] ),
        .O(\Read_Latency_Int[15]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[15]_i_13 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[12] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[12] ),
        .O(\Read_Latency_Int[15]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[15]_i_14 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[11] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[11] ),
        .O(\Read_Latency_Int[15]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[15]_i_15 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[10] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[10] ),
        .O(\Read_Latency_Int[15]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[15]_i_16 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[9] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[9] ),
        .O(\Read_Latency_Int[15]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[15]_i_17 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[8] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[8] ),
        .O(\Read_Latency_Int[15]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Read_Latency_Int[15]_i_2 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[15] ),
        .I3(\Read_Latency_Int_reg[31]_i_18_n_0 ),
        .I4(\Read_Latency_Cnt_Out_D2_reg_n_0_[15] ),
        .O(\Read_Latency_Int[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Read_Latency_Int[15]_i_3 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[14] ),
        .I3(\Read_Latency_Int_reg[31]_i_18_n_0 ),
        .I4(\Read_Latency_Cnt_Out_D2_reg_n_0_[14] ),
        .O(\Read_Latency_Int[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Read_Latency_Int[15]_i_4 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[13] ),
        .I3(\Read_Latency_Int_reg[31]_i_18_n_0 ),
        .I4(\Read_Latency_Cnt_Out_D2_reg_n_0_[13] ),
        .O(\Read_Latency_Int[15]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Read_Latency_Int[15]_i_5 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[12] ),
        .I3(\Read_Latency_Int_reg[31]_i_18_n_0 ),
        .I4(\Read_Latency_Cnt_Out_D2_reg_n_0_[12] ),
        .O(\Read_Latency_Int[15]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Read_Latency_Int[15]_i_6 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[11] ),
        .I3(\Read_Latency_Int_reg[31]_i_18_n_0 ),
        .I4(\Read_Latency_Cnt_Out_D2_reg_n_0_[11] ),
        .O(\Read_Latency_Int[15]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Read_Latency_Int[15]_i_7 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[10] ),
        .I3(\Read_Latency_Int_reg[31]_i_18_n_0 ),
        .I4(\Read_Latency_Cnt_Out_D2_reg_n_0_[10] ),
        .O(\Read_Latency_Int[15]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Read_Latency_Int[15]_i_8 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[9] ),
        .I3(\Read_Latency_Int_reg[31]_i_18_n_0 ),
        .I4(\Read_Latency_Cnt_Out_D2_reg_n_0_[9] ),
        .O(\Read_Latency_Int[15]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Read_Latency_Int[15]_i_9 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[8] ),
        .I3(\Read_Latency_Int_reg[31]_i_18_n_0 ),
        .I4(\Read_Latency_Cnt_Out_D2_reg_n_0_[8] ),
        .O(\Read_Latency_Int[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[23]_i_10 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[23] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[23] ),
        .O(\Read_Latency_Int[23]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[23]_i_11 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[22] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[22] ),
        .O(\Read_Latency_Int[23]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[23]_i_12 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[21] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[21] ),
        .O(\Read_Latency_Int[23]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[23]_i_13 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[20] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[20] ),
        .O(\Read_Latency_Int[23]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[23]_i_14 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[19] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[19] ),
        .O(\Read_Latency_Int[23]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[23]_i_15 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[18] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[18] ),
        .O(\Read_Latency_Int[23]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[23]_i_16 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[17] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[17] ),
        .O(\Read_Latency_Int[23]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[23]_i_17 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[16] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[16] ),
        .O(\Read_Latency_Int[23]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Read_Latency_Int[23]_i_2 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[23] ),
        .I3(\Read_Latency_Int_reg[31]_i_18_n_0 ),
        .I4(\Read_Latency_Cnt_Out_D2_reg_n_0_[23] ),
        .O(\Read_Latency_Int[23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Read_Latency_Int[23]_i_3 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[22] ),
        .I3(\Read_Latency_Int_reg[31]_i_18_n_0 ),
        .I4(\Read_Latency_Cnt_Out_D2_reg_n_0_[22] ),
        .O(\Read_Latency_Int[23]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Read_Latency_Int[23]_i_4 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[21] ),
        .I3(\Read_Latency_Int_reg[31]_i_18_n_0 ),
        .I4(\Read_Latency_Cnt_Out_D2_reg_n_0_[21] ),
        .O(\Read_Latency_Int[23]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Read_Latency_Int[23]_i_5 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[20] ),
        .I3(\Read_Latency_Int_reg[31]_i_18_n_0 ),
        .I4(\Read_Latency_Cnt_Out_D2_reg_n_0_[20] ),
        .O(\Read_Latency_Int[23]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Read_Latency_Int[23]_i_6 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[19] ),
        .I3(\Read_Latency_Int_reg[31]_i_18_n_0 ),
        .I4(\Read_Latency_Cnt_Out_D2_reg_n_0_[19] ),
        .O(\Read_Latency_Int[23]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Read_Latency_Int[23]_i_7 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[18] ),
        .I3(\Read_Latency_Int_reg[31]_i_18_n_0 ),
        .I4(\Read_Latency_Cnt_Out_D2_reg_n_0_[18] ),
        .O(\Read_Latency_Int[23]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Read_Latency_Int[23]_i_8 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[17] ),
        .I3(\Read_Latency_Int_reg[31]_i_18_n_0 ),
        .I4(\Read_Latency_Cnt_Out_D2_reg_n_0_[17] ),
        .O(\Read_Latency_Int[23]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Read_Latency_Int[23]_i_9 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[16] ),
        .I3(\Read_Latency_Int_reg[31]_i_18_n_0 ),
        .I4(\Read_Latency_Cnt_Out_D2_reg_n_0_[16] ),
        .O(\Read_Latency_Int[23]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \Read_Latency_Int[31]_i_1 
       (.I0(Read_Latency_One_D1),
        .I1(rst_int_n),
        .O(Read_Latency_Int));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[31]_i_10 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[31] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[31] ),
        .O(\Read_Latency_Int[31]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[31]_i_11 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[30] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[30] ),
        .O(\Read_Latency_Int[31]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[31]_i_12 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[29] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[29] ),
        .O(\Read_Latency_Int[31]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[31]_i_13 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[28] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[28] ),
        .O(\Read_Latency_Int[31]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[31]_i_14 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[27] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[27] ),
        .O(\Read_Latency_Int[31]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[31]_i_15 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[26] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[26] ),
        .O(\Read_Latency_Int[31]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[31]_i_16 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[25] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[25] ),
        .O(\Read_Latency_Int[31]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[31]_i_17 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[24] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[24] ),
        .O(\Read_Latency_Int[31]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_20 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[30] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[30] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[31] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[31] ),
        .O(\Read_Latency_Int[31]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_21 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[28] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[28] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[29] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[29] ),
        .O(\Read_Latency_Int[31]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_22 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[26] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[26] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[27] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[27] ),
        .O(\Read_Latency_Int[31]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_23 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[24] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[24] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[25] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[25] ),
        .O(\Read_Latency_Int[31]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_24 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[22] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[22] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[23] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[23] ),
        .O(\Read_Latency_Int[31]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_25 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[20] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[20] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[21] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[21] ),
        .O(\Read_Latency_Int[31]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_26 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[18] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[18] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[19] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[19] ),
        .O(\Read_Latency_Int[31]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_27 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[16] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[16] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[17] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[17] ),
        .O(\Read_Latency_Int[31]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_28 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[30] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[30] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[31] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[31] ),
        .O(\Read_Latency_Int[31]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_29 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[28] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[28] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[29] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[29] ),
        .O(\Read_Latency_Int[31]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Read_Latency_Int[31]_i_3 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[30] ),
        .I3(\Read_Latency_Int_reg[31]_i_18_n_0 ),
        .I4(\Read_Latency_Cnt_Out_D2_reg_n_0_[30] ),
        .O(\Read_Latency_Int[31]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_30 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[26] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[26] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[27] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[27] ),
        .O(\Read_Latency_Int[31]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_31 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[24] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[24] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[25] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[25] ),
        .O(\Read_Latency_Int[31]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_32 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[22] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[22] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[23] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[23] ),
        .O(\Read_Latency_Int[31]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_33 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[20] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[20] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[21] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[21] ),
        .O(\Read_Latency_Int[31]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_34 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[18] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[18] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[19] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[19] ),
        .O(\Read_Latency_Int[31]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_35 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[16] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[16] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[17] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[17] ),
        .O(\Read_Latency_Int[31]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_36 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[14] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[14] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[15] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[15] ),
        .O(\Read_Latency_Int[31]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_37 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[12] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[12] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[13] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[13] ),
        .O(\Read_Latency_Int[31]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_38 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[10] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[10] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[11] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[11] ),
        .O(\Read_Latency_Int[31]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_39 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[8] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[8] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[9] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[9] ),
        .O(\Read_Latency_Int[31]_i_39_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Read_Latency_Int[31]_i_4 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[29] ),
        .I3(\Read_Latency_Int_reg[31]_i_18_n_0 ),
        .I4(\Read_Latency_Cnt_Out_D2_reg_n_0_[29] ),
        .O(\Read_Latency_Int[31]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_40 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[6] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[6] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[7] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[7] ),
        .O(\Read_Latency_Int[31]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_41 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[4] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[4] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[5] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[5] ),
        .O(\Read_Latency_Int[31]_i_41_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_42 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[2] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[2] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[3] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[3] ),
        .O(\Read_Latency_Int[31]_i_42_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_43 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[0] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[0] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[1] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[1] ),
        .O(\Read_Latency_Int[31]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_44 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[14] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[14] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[15] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[15] ),
        .O(\Read_Latency_Int[31]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_45 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[12] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[12] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[13] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[13] ),
        .O(\Read_Latency_Int[31]_i_45_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_46 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[10] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[10] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[11] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[11] ),
        .O(\Read_Latency_Int[31]_i_46_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_47 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[8] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[8] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[9] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[9] ),
        .O(\Read_Latency_Int[31]_i_47_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_48 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[6] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[6] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[7] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[7] ),
        .O(\Read_Latency_Int[31]_i_48_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_49 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[4] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[4] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[5] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[5] ),
        .O(\Read_Latency_Int[31]_i_49_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Read_Latency_Int[31]_i_5 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[28] ),
        .I3(\Read_Latency_Int_reg[31]_i_18_n_0 ),
        .I4(\Read_Latency_Cnt_Out_D2_reg_n_0_[28] ),
        .O(\Read_Latency_Int[31]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_50 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[2] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[2] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[3] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[3] ),
        .O(\Read_Latency_Int[31]_i_50_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_51 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[0] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[0] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[1] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[1] ),
        .O(\Read_Latency_Int[31]_i_51_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Read_Latency_Int[31]_i_6 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[27] ),
        .I3(\Read_Latency_Int_reg[31]_i_18_n_0 ),
        .I4(\Read_Latency_Cnt_Out_D2_reg_n_0_[27] ),
        .O(\Read_Latency_Int[31]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Read_Latency_Int[31]_i_7 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[26] ),
        .I3(\Read_Latency_Int_reg[31]_i_18_n_0 ),
        .I4(\Read_Latency_Cnt_Out_D2_reg_n_0_[26] ),
        .O(\Read_Latency_Int[31]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Read_Latency_Int[31]_i_8 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[25] ),
        .I3(\Read_Latency_Int_reg[31]_i_18_n_0 ),
        .I4(\Read_Latency_Cnt_Out_D2_reg_n_0_[25] ),
        .O(\Read_Latency_Int[31]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Read_Latency_Int[31]_i_9 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[24] ),
        .I3(\Read_Latency_Int_reg[31]_i_18_n_0 ),
        .I4(\Read_Latency_Cnt_Out_D2_reg_n_0_[24] ),
        .O(\Read_Latency_Int[31]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[7]_i_10 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[7] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[7] ),
        .O(\Read_Latency_Int[7]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[7]_i_11 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[6] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[6] ),
        .O(\Read_Latency_Int[7]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[7]_i_12 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[5] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[5] ),
        .O(\Read_Latency_Int[7]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[7]_i_13 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[4] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[4] ),
        .O(\Read_Latency_Int[7]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[7]_i_14 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[3] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[3] ),
        .O(\Read_Latency_Int[7]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[7]_i_15 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[2] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[2] ),
        .O(\Read_Latency_Int[7]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[7]_i_16 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[1] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[1] ),
        .O(\Read_Latency_Int[7]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[7]_i_17 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[0] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[0] ),
        .O(\Read_Latency_Int[7]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Read_Latency_Int[7]_i_2 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[7] ),
        .I3(\Read_Latency_Int_reg[31]_i_18_n_0 ),
        .I4(\Read_Latency_Cnt_Out_D2_reg_n_0_[7] ),
        .O(\Read_Latency_Int[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Read_Latency_Int[7]_i_3 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[6] ),
        .I3(\Read_Latency_Int_reg[31]_i_18_n_0 ),
        .I4(\Read_Latency_Cnt_Out_D2_reg_n_0_[6] ),
        .O(\Read_Latency_Int[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Read_Latency_Int[7]_i_4 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[5] ),
        .I3(\Read_Latency_Int_reg[31]_i_18_n_0 ),
        .I4(\Read_Latency_Cnt_Out_D2_reg_n_0_[5] ),
        .O(\Read_Latency_Int[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Read_Latency_Int[7]_i_5 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[4] ),
        .I3(\Read_Latency_Int_reg[31]_i_18_n_0 ),
        .I4(\Read_Latency_Cnt_Out_D2_reg_n_0_[4] ),
        .O(\Read_Latency_Int[7]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Read_Latency_Int[7]_i_6 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[3] ),
        .I3(\Read_Latency_Int_reg[31]_i_18_n_0 ),
        .I4(\Read_Latency_Cnt_Out_D2_reg_n_0_[3] ),
        .O(\Read_Latency_Int[7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Read_Latency_Int[7]_i_7 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[2] ),
        .I3(\Read_Latency_Int_reg[31]_i_18_n_0 ),
        .I4(\Read_Latency_Cnt_Out_D2_reg_n_0_[2] ),
        .O(\Read_Latency_Int[7]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Read_Latency_Int[7]_i_8 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[1] ),
        .I3(\Read_Latency_Int_reg[31]_i_18_n_0 ),
        .I4(\Read_Latency_Cnt_Out_D2_reg_n_0_[1] ),
        .O(\Read_Latency_Int[7]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Read_Latency_Int[7]_i_9 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[0] ),
        .I3(\Read_Latency_Int_reg[31]_i_18_n_0 ),
        .I4(\Read_Latency_Cnt_Out_D2_reg_n_0_[0] ),
        .O(\Read_Latency_Int[7]_i_9_n_0 ));
  FDRE \Read_Latency_Int_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int[0]_i_1_n_0 ),
        .Q(\Read_Latency_Int_reg[0]_0 ),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \Read_Latency_Int_reg[10] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[10]),
        .Q(S0_Read_Latency[10]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[11] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[11]),
        .Q(S0_Read_Latency[11]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[12] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[12]),
        .Q(S0_Read_Latency[12]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[13] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[13]),
        .Q(S0_Read_Latency[13]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[14] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[14]),
        .Q(S0_Read_Latency[14]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[15] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[15]),
        .Q(S0_Read_Latency[15]),
        .R(Read_Latency_Int));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \Read_Latency_Int_reg[15]_i_1 
       (.CI(\Read_Latency_Int_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\Read_Latency_Int_reg[15]_i_1_n_0 ,\Read_Latency_Int_reg[15]_i_1_n_1 ,\Read_Latency_Int_reg[15]_i_1_n_2 ,\Read_Latency_Int_reg[15]_i_1_n_3 ,\Read_Latency_Int_reg[15]_i_1_n_4 ,\Read_Latency_Int_reg[15]_i_1_n_5 ,\Read_Latency_Int_reg[15]_i_1_n_6 ,\Read_Latency_Int_reg[15]_i_1_n_7 }),
        .DI({\Read_Latency_Int[15]_i_2_n_0 ,\Read_Latency_Int[15]_i_3_n_0 ,\Read_Latency_Int[15]_i_4_n_0 ,\Read_Latency_Int[15]_i_5_n_0 ,\Read_Latency_Int[15]_i_6_n_0 ,\Read_Latency_Int[15]_i_7_n_0 ,\Read_Latency_Int[15]_i_8_n_0 ,\Read_Latency_Int[15]_i_9_n_0 }),
        .O(Read_Latency_Int1_in[15:8]),
        .S({\Read_Latency_Int[15]_i_10_n_0 ,\Read_Latency_Int[15]_i_11_n_0 ,\Read_Latency_Int[15]_i_12_n_0 ,\Read_Latency_Int[15]_i_13_n_0 ,\Read_Latency_Int[15]_i_14_n_0 ,\Read_Latency_Int[15]_i_15_n_0 ,\Read_Latency_Int[15]_i_16_n_0 ,\Read_Latency_Int[15]_i_17_n_0 }));
  FDRE \Read_Latency_Int_reg[16] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[16]),
        .Q(S0_Read_Latency[16]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[17] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[17]),
        .Q(S0_Read_Latency[17]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[18] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[18]),
        .Q(S0_Read_Latency[18]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[19] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[19]),
        .Q(S0_Read_Latency[19]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[1] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[1]),
        .Q(S0_Read_Latency[1]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[20] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[20]),
        .Q(S0_Read_Latency[20]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[21] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[21]),
        .Q(S0_Read_Latency[21]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[22] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[22]),
        .Q(S0_Read_Latency[22]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[23] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[23]),
        .Q(S0_Read_Latency[23]),
        .R(Read_Latency_Int));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \Read_Latency_Int_reg[23]_i_1 
       (.CI(\Read_Latency_Int_reg[15]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\Read_Latency_Int_reg[23]_i_1_n_0 ,\Read_Latency_Int_reg[23]_i_1_n_1 ,\Read_Latency_Int_reg[23]_i_1_n_2 ,\Read_Latency_Int_reg[23]_i_1_n_3 ,\Read_Latency_Int_reg[23]_i_1_n_4 ,\Read_Latency_Int_reg[23]_i_1_n_5 ,\Read_Latency_Int_reg[23]_i_1_n_6 ,\Read_Latency_Int_reg[23]_i_1_n_7 }),
        .DI({\Read_Latency_Int[23]_i_2_n_0 ,\Read_Latency_Int[23]_i_3_n_0 ,\Read_Latency_Int[23]_i_4_n_0 ,\Read_Latency_Int[23]_i_5_n_0 ,\Read_Latency_Int[23]_i_6_n_0 ,\Read_Latency_Int[23]_i_7_n_0 ,\Read_Latency_Int[23]_i_8_n_0 ,\Read_Latency_Int[23]_i_9_n_0 }),
        .O(Read_Latency_Int1_in[23:16]),
        .S({\Read_Latency_Int[23]_i_10_n_0 ,\Read_Latency_Int[23]_i_11_n_0 ,\Read_Latency_Int[23]_i_12_n_0 ,\Read_Latency_Int[23]_i_13_n_0 ,\Read_Latency_Int[23]_i_14_n_0 ,\Read_Latency_Int[23]_i_15_n_0 ,\Read_Latency_Int[23]_i_16_n_0 ,\Read_Latency_Int[23]_i_17_n_0 }));
  FDRE \Read_Latency_Int_reg[24] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[24]),
        .Q(S0_Read_Latency[24]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[25] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[25]),
        .Q(S0_Read_Latency[25]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[26] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[26]),
        .Q(S0_Read_Latency[26]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[27] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[27]),
        .Q(S0_Read_Latency[27]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[28] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[28]),
        .Q(S0_Read_Latency[28]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[29] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[29]),
        .Q(S0_Read_Latency[29]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[2] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[2]),
        .Q(S0_Read_Latency[2]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[30] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[30]),
        .Q(S0_Read_Latency[30]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[31] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[31]),
        .Q(S0_Read_Latency[31]),
        .R(Read_Latency_Int));
  CARRY8 \Read_Latency_Int_reg[31]_i_18 
       (.CI(\Read_Latency_Int_reg[31]_i_19_n_0 ),
        .CI_TOP(1'b0),
        .CO({\Read_Latency_Int_reg[31]_i_18_n_0 ,\Read_Latency_Int_reg[31]_i_18_n_1 ,\Read_Latency_Int_reg[31]_i_18_n_2 ,\Read_Latency_Int_reg[31]_i_18_n_3 ,\Read_Latency_Int_reg[31]_i_18_n_4 ,\Read_Latency_Int_reg[31]_i_18_n_5 ,\Read_Latency_Int_reg[31]_i_18_n_6 ,\Read_Latency_Int_reg[31]_i_18_n_7 }),
        .DI({\Read_Latency_Int[31]_i_20_n_0 ,\Read_Latency_Int[31]_i_21_n_0 ,\Read_Latency_Int[31]_i_22_n_0 ,\Read_Latency_Int[31]_i_23_n_0 ,\Read_Latency_Int[31]_i_24_n_0 ,\Read_Latency_Int[31]_i_25_n_0 ,\Read_Latency_Int[31]_i_26_n_0 ,\Read_Latency_Int[31]_i_27_n_0 }),
        .O(\NLW_Read_Latency_Int_reg[31]_i_18_O_UNCONNECTED [7:0]),
        .S({\Read_Latency_Int[31]_i_28_n_0 ,\Read_Latency_Int[31]_i_29_n_0 ,\Read_Latency_Int[31]_i_30_n_0 ,\Read_Latency_Int[31]_i_31_n_0 ,\Read_Latency_Int[31]_i_32_n_0 ,\Read_Latency_Int[31]_i_33_n_0 ,\Read_Latency_Int[31]_i_34_n_0 ,\Read_Latency_Int[31]_i_35_n_0 }));
  CARRY8 \Read_Latency_Int_reg[31]_i_19 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\Read_Latency_Int_reg[31]_i_19_n_0 ,\Read_Latency_Int_reg[31]_i_19_n_1 ,\Read_Latency_Int_reg[31]_i_19_n_2 ,\Read_Latency_Int_reg[31]_i_19_n_3 ,\Read_Latency_Int_reg[31]_i_19_n_4 ,\Read_Latency_Int_reg[31]_i_19_n_5 ,\Read_Latency_Int_reg[31]_i_19_n_6 ,\Read_Latency_Int_reg[31]_i_19_n_7 }),
        .DI({\Read_Latency_Int[31]_i_36_n_0 ,\Read_Latency_Int[31]_i_37_n_0 ,\Read_Latency_Int[31]_i_38_n_0 ,\Read_Latency_Int[31]_i_39_n_0 ,\Read_Latency_Int[31]_i_40_n_0 ,\Read_Latency_Int[31]_i_41_n_0 ,\Read_Latency_Int[31]_i_42_n_0 ,\Read_Latency_Int[31]_i_43_n_0 }),
        .O(\NLW_Read_Latency_Int_reg[31]_i_19_O_UNCONNECTED [7:0]),
        .S({\Read_Latency_Int[31]_i_44_n_0 ,\Read_Latency_Int[31]_i_45_n_0 ,\Read_Latency_Int[31]_i_46_n_0 ,\Read_Latency_Int[31]_i_47_n_0 ,\Read_Latency_Int[31]_i_48_n_0 ,\Read_Latency_Int[31]_i_49_n_0 ,\Read_Latency_Int[31]_i_50_n_0 ,\Read_Latency_Int[31]_i_51_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \Read_Latency_Int_reg[31]_i_2 
       (.CI(\Read_Latency_Int_reg[23]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_Read_Latency_Int_reg[31]_i_2_CO_UNCONNECTED [7],\Read_Latency_Int_reg[31]_i_2_n_1 ,\Read_Latency_Int_reg[31]_i_2_n_2 ,\Read_Latency_Int_reg[31]_i_2_n_3 ,\Read_Latency_Int_reg[31]_i_2_n_4 ,\Read_Latency_Int_reg[31]_i_2_n_5 ,\Read_Latency_Int_reg[31]_i_2_n_6 ,\Read_Latency_Int_reg[31]_i_2_n_7 }),
        .DI({1'b0,\Read_Latency_Int[31]_i_3_n_0 ,\Read_Latency_Int[31]_i_4_n_0 ,\Read_Latency_Int[31]_i_5_n_0 ,\Read_Latency_Int[31]_i_6_n_0 ,\Read_Latency_Int[31]_i_7_n_0 ,\Read_Latency_Int[31]_i_8_n_0 ,\Read_Latency_Int[31]_i_9_n_0 }),
        .O(Read_Latency_Int1_in[31:24]),
        .S({\Read_Latency_Int[31]_i_10_n_0 ,\Read_Latency_Int[31]_i_11_n_0 ,\Read_Latency_Int[31]_i_12_n_0 ,\Read_Latency_Int[31]_i_13_n_0 ,\Read_Latency_Int[31]_i_14_n_0 ,\Read_Latency_Int[31]_i_15_n_0 ,\Read_Latency_Int[31]_i_16_n_0 ,\Read_Latency_Int[31]_i_17_n_0 }));
  FDRE \Read_Latency_Int_reg[3] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[3]),
        .Q(S0_Read_Latency[3]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[4] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[4]),
        .Q(S0_Read_Latency[4]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[5] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[5]),
        .Q(S0_Read_Latency[5]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[6] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[6]),
        .Q(S0_Read_Latency[6]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[7] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[7]),
        .Q(S0_Read_Latency[7]),
        .R(Read_Latency_Int));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \Read_Latency_Int_reg[7]_i_1 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\Read_Latency_Int_reg[7]_i_1_n_0 ,\Read_Latency_Int_reg[7]_i_1_n_1 ,\Read_Latency_Int_reg[7]_i_1_n_2 ,\Read_Latency_Int_reg[7]_i_1_n_3 ,\Read_Latency_Int_reg[7]_i_1_n_4 ,\Read_Latency_Int_reg[7]_i_1_n_5 ,\Read_Latency_Int_reg[7]_i_1_n_6 ,\Read_Latency_Int_reg[7]_i_1_n_7 }),
        .DI({\Read_Latency_Int[7]_i_2_n_0 ,\Read_Latency_Int[7]_i_3_n_0 ,\Read_Latency_Int[7]_i_4_n_0 ,\Read_Latency_Int[7]_i_5_n_0 ,\Read_Latency_Int[7]_i_6_n_0 ,\Read_Latency_Int[7]_i_7_n_0 ,\Read_Latency_Int[7]_i_8_n_0 ,\Read_Latency_Int[7]_i_9_n_0 }),
        .O(Read_Latency_Int1_in[7:0]),
        .S({\Read_Latency_Int[7]_i_10_n_0 ,\Read_Latency_Int[7]_i_11_n_0 ,\Read_Latency_Int[7]_i_12_n_0 ,\Read_Latency_Int[7]_i_13_n_0 ,\Read_Latency_Int[7]_i_14_n_0 ,\Read_Latency_Int[7]_i_15_n_0 ,\Read_Latency_Int[7]_i_16_n_0 ,\Read_Latency_Int[7]_i_17_n_0 }));
  FDRE \Read_Latency_Int_reg[8] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[8]),
        .Q(S0_Read_Latency[8]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[9] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[9]),
        .Q(S0_Read_Latency[9]),
        .R(Read_Latency_Int));
  FDRE Read_Latency_One_D1_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_One_D10),
        .Q(Read_Latency_One_D1),
        .R(ext_trig_cdc_sync_n_3));
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    Read_Latency_One_i_2
       (.I0(E),
        .I1(First_Read),
        .I2(Rd_Lat_Start),
        .I3(Last_Read_buf),
        .I4(Rd_Lat_End),
        .I5(First_Read_reg),
        .O(rd_latency_end));
  FDRE Read_Latency_One_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_One),
        .Q(Read_Latency_One_reg_n_0),
        .R(ext_trig_cdc_sync_n_3));
  LUT6 #(
    .INIT(64'h0888C88888888888)) 
    Read_going_on_i_1
       (.I0(Read_going_on),
        .I1(rst_int_n),
        .I2(slot_0_axi_rready),
        .I3(slot_0_axi_rvalid),
        .I4(slot_0_axi_rlast),
        .I5(Read_Beat_Cnt_En1),
        .O(Read_going_on_i_1_n_0));
  FDRE Read_going_on_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_going_on_i_1_n_0),
        .Q(Read_going_on),
        .R(1'b0));
  FDRE \S_Null_Byte_Cnt_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(S0_S_Null_Byte_Cnt),
        .R(ext_trig_cdc_sync_n_3));
  LUT2 #(
    .INIT(4'h2)) 
    \Slv_Wr_Idle_Cnt_i[0]_i_1 
       (.I0(slot_0_axi_wvalid),
        .I1(slot_0_axi_wready),
        .O(Wr_Idle));
  LUT1 #(
    .INIT(2'h1)) 
    \Slv_Wr_Idle_Cnt_i[0]_i_3 
       (.I0(Slv_Wr_Idle_Cnt_i_reg[0]),
        .O(\Slv_Wr_Idle_Cnt_i[0]_i_3_n_0 ));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[0] 
       (.C(core_aclk),
        .CE(Wr_Idle),
        .D(\Slv_Wr_Idle_Cnt_i_reg[0]_i_2_n_15 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[0]),
        .R(Write_iss_going_on));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \Slv_Wr_Idle_Cnt_i_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\Slv_Wr_Idle_Cnt_i_reg[0]_i_2_n_0 ,\Slv_Wr_Idle_Cnt_i_reg[0]_i_2_n_1 ,\Slv_Wr_Idle_Cnt_i_reg[0]_i_2_n_2 ,\Slv_Wr_Idle_Cnt_i_reg[0]_i_2_n_3 ,\Slv_Wr_Idle_Cnt_i_reg[0]_i_2_n_4 ,\Slv_Wr_Idle_Cnt_i_reg[0]_i_2_n_5 ,\Slv_Wr_Idle_Cnt_i_reg[0]_i_2_n_6 ,\Slv_Wr_Idle_Cnt_i_reg[0]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\Slv_Wr_Idle_Cnt_i_reg[0]_i_2_n_8 ,\Slv_Wr_Idle_Cnt_i_reg[0]_i_2_n_9 ,\Slv_Wr_Idle_Cnt_i_reg[0]_i_2_n_10 ,\Slv_Wr_Idle_Cnt_i_reg[0]_i_2_n_11 ,\Slv_Wr_Idle_Cnt_i_reg[0]_i_2_n_12 ,\Slv_Wr_Idle_Cnt_i_reg[0]_i_2_n_13 ,\Slv_Wr_Idle_Cnt_i_reg[0]_i_2_n_14 ,\Slv_Wr_Idle_Cnt_i_reg[0]_i_2_n_15 }),
        .S({Slv_Wr_Idle_Cnt_i_reg[7:1],\Slv_Wr_Idle_Cnt_i[0]_i_3_n_0 }));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[10] 
       (.C(core_aclk),
        .CE(Wr_Idle),
        .D(\Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_13 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[10]),
        .R(Write_iss_going_on));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[11] 
       (.C(core_aclk),
        .CE(Wr_Idle),
        .D(\Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_12 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[11]),
        .R(Write_iss_going_on));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[12] 
       (.C(core_aclk),
        .CE(Wr_Idle),
        .D(\Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_11 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[12]),
        .R(Write_iss_going_on));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[13] 
       (.C(core_aclk),
        .CE(Wr_Idle),
        .D(\Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_10 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[13]),
        .R(Write_iss_going_on));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[14] 
       (.C(core_aclk),
        .CE(Wr_Idle),
        .D(\Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_9 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[14]),
        .R(Write_iss_going_on));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[15] 
       (.C(core_aclk),
        .CE(Wr_Idle),
        .D(\Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_8 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[15]),
        .R(Write_iss_going_on));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[16] 
       (.C(core_aclk),
        .CE(Wr_Idle),
        .D(\Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_15 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[16]),
        .R(Write_iss_going_on));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \Slv_Wr_Idle_Cnt_i_reg[16]_i_1 
       (.CI(\Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_0 ,\Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_1 ,\Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_2 ,\Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_3 ,\Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_4 ,\Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_5 ,\Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_6 ,\Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_8 ,\Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_9 ,\Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_10 ,\Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_11 ,\Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_12 ,\Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_13 ,\Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_14 ,\Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_15 }),
        .S(Slv_Wr_Idle_Cnt_i_reg[23:16]));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[17] 
       (.C(core_aclk),
        .CE(Wr_Idle),
        .D(\Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_14 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[17]),
        .R(Write_iss_going_on));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[18] 
       (.C(core_aclk),
        .CE(Wr_Idle),
        .D(\Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_13 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[18]),
        .R(Write_iss_going_on));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[19] 
       (.C(core_aclk),
        .CE(Wr_Idle),
        .D(\Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_12 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[19]),
        .R(Write_iss_going_on));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[1] 
       (.C(core_aclk),
        .CE(Wr_Idle),
        .D(\Slv_Wr_Idle_Cnt_i_reg[0]_i_2_n_14 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[1]),
        .R(Write_iss_going_on));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[20] 
       (.C(core_aclk),
        .CE(Wr_Idle),
        .D(\Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_11 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[20]),
        .R(Write_iss_going_on));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[21] 
       (.C(core_aclk),
        .CE(Wr_Idle),
        .D(\Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_10 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[21]),
        .R(Write_iss_going_on));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[22] 
       (.C(core_aclk),
        .CE(Wr_Idle),
        .D(\Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_9 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[22]),
        .R(Write_iss_going_on));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[23] 
       (.C(core_aclk),
        .CE(Wr_Idle),
        .D(\Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_8 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[23]),
        .R(Write_iss_going_on));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[24] 
       (.C(core_aclk),
        .CE(Wr_Idle),
        .D(\Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_15 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[24]),
        .R(Write_iss_going_on));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \Slv_Wr_Idle_Cnt_i_reg[24]_i_1 
       (.CI(\Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_Slv_Wr_Idle_Cnt_i_reg[24]_i_1_CO_UNCONNECTED [7],\Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_1 ,\Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_2 ,\Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_3 ,\Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_4 ,\Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_5 ,\Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_6 ,\Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_8 ,\Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_9 ,\Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_10 ,\Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_11 ,\Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_12 ,\Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_13 ,\Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_14 ,\Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_15 }),
        .S(Slv_Wr_Idle_Cnt_i_reg[31:24]));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[25] 
       (.C(core_aclk),
        .CE(Wr_Idle),
        .D(\Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_14 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[25]),
        .R(Write_iss_going_on));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[26] 
       (.C(core_aclk),
        .CE(Wr_Idle),
        .D(\Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_13 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[26]),
        .R(Write_iss_going_on));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[27] 
       (.C(core_aclk),
        .CE(Wr_Idle),
        .D(\Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_12 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[27]),
        .R(Write_iss_going_on));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[28] 
       (.C(core_aclk),
        .CE(Wr_Idle),
        .D(\Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_11 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[28]),
        .R(Write_iss_going_on));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[29] 
       (.C(core_aclk),
        .CE(Wr_Idle),
        .D(\Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_10 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[29]),
        .R(Write_iss_going_on));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[2] 
       (.C(core_aclk),
        .CE(Wr_Idle),
        .D(\Slv_Wr_Idle_Cnt_i_reg[0]_i_2_n_13 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[2]),
        .R(Write_iss_going_on));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[30] 
       (.C(core_aclk),
        .CE(Wr_Idle),
        .D(\Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_9 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[30]),
        .R(Write_iss_going_on));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[31] 
       (.C(core_aclk),
        .CE(Wr_Idle),
        .D(\Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_8 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[31]),
        .R(Write_iss_going_on));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[3] 
       (.C(core_aclk),
        .CE(Wr_Idle),
        .D(\Slv_Wr_Idle_Cnt_i_reg[0]_i_2_n_12 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[3]),
        .R(Write_iss_going_on));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[4] 
       (.C(core_aclk),
        .CE(Wr_Idle),
        .D(\Slv_Wr_Idle_Cnt_i_reg[0]_i_2_n_11 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[4]),
        .R(Write_iss_going_on));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[5] 
       (.C(core_aclk),
        .CE(Wr_Idle),
        .D(\Slv_Wr_Idle_Cnt_i_reg[0]_i_2_n_10 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[5]),
        .R(Write_iss_going_on));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[6] 
       (.C(core_aclk),
        .CE(Wr_Idle),
        .D(\Slv_Wr_Idle_Cnt_i_reg[0]_i_2_n_9 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[6]),
        .R(Write_iss_going_on));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[7] 
       (.C(core_aclk),
        .CE(Wr_Idle),
        .D(\Slv_Wr_Idle_Cnt_i_reg[0]_i_2_n_8 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[7]),
        .R(Write_iss_going_on));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[8] 
       (.C(core_aclk),
        .CE(Wr_Idle),
        .D(\Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_15 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[8]),
        .R(Write_iss_going_on));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \Slv_Wr_Idle_Cnt_i_reg[8]_i_1 
       (.CI(\Slv_Wr_Idle_Cnt_i_reg[0]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_0 ,\Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_1 ,\Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_2 ,\Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_3 ,\Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_4 ,\Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_5 ,\Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_6 ,\Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_8 ,\Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_9 ,\Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_10 ,\Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_11 ,\Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_12 ,\Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_13 ,\Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_14 ,\Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_15 }),
        .S(Slv_Wr_Idle_Cnt_i_reg[15:8]));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[9] 
       (.C(core_aclk),
        .CE(Wr_Idle),
        .D(\Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_14 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[9]),
        .R(Write_iss_going_on));
  LUT4 #(
    .INIT(16'h8000)) 
    \Slv_Wr_Idle_Fifo_Wr_data[31]_i_1 
       (.I0(rst_int_n),
        .I1(slot_0_axi_wready),
        .I2(slot_0_axi_wvalid),
        .I3(slot_0_axi_wlast),
        .O(Slv_Wr_Idle_Fifo_Wr_data));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[0] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[0]),
        .Q(\Slv_Wr_Idle_Fifo_Wr_data_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[10] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[10]),
        .Q(\Slv_Wr_Idle_Fifo_Wr_data_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[11] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[11]),
        .Q(\Slv_Wr_Idle_Fifo_Wr_data_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[12] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[12]),
        .Q(\Slv_Wr_Idle_Fifo_Wr_data_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[13] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[13]),
        .Q(\Slv_Wr_Idle_Fifo_Wr_data_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[14] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[14]),
        .Q(\Slv_Wr_Idle_Fifo_Wr_data_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[15] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[15]),
        .Q(\Slv_Wr_Idle_Fifo_Wr_data_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[16] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[16]),
        .Q(\Slv_Wr_Idle_Fifo_Wr_data_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[17] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[17]),
        .Q(\Slv_Wr_Idle_Fifo_Wr_data_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[18] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[18]),
        .Q(\Slv_Wr_Idle_Fifo_Wr_data_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[19] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[19]),
        .Q(\Slv_Wr_Idle_Fifo_Wr_data_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[1] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[1]),
        .Q(\Slv_Wr_Idle_Fifo_Wr_data_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[20] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[20]),
        .Q(\Slv_Wr_Idle_Fifo_Wr_data_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[21] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[21]),
        .Q(\Slv_Wr_Idle_Fifo_Wr_data_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[22] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[22]),
        .Q(\Slv_Wr_Idle_Fifo_Wr_data_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[23] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[23]),
        .Q(\Slv_Wr_Idle_Fifo_Wr_data_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[24] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[24]),
        .Q(\Slv_Wr_Idle_Fifo_Wr_data_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[25] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[25]),
        .Q(\Slv_Wr_Idle_Fifo_Wr_data_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[26] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[26]),
        .Q(\Slv_Wr_Idle_Fifo_Wr_data_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[27] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[27]),
        .Q(\Slv_Wr_Idle_Fifo_Wr_data_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[28] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[28]),
        .Q(\Slv_Wr_Idle_Fifo_Wr_data_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[29] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[29]),
        .Q(\Slv_Wr_Idle_Fifo_Wr_data_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[2] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[2]),
        .Q(\Slv_Wr_Idle_Fifo_Wr_data_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[30] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[30]),
        .Q(\Slv_Wr_Idle_Fifo_Wr_data_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[31] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[31]),
        .Q(\Slv_Wr_Idle_Fifo_Wr_data_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[3] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[3]),
        .Q(\Slv_Wr_Idle_Fifo_Wr_data_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[4] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[4]),
        .Q(\Slv_Wr_Idle_Fifo_Wr_data_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[5] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[5]),
        .Q(\Slv_Wr_Idle_Fifo_Wr_data_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[6] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[6]),
        .Q(\Slv_Wr_Idle_Fifo_Wr_data_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[7] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[7]),
        .Q(\Slv_Wr_Idle_Fifo_Wr_data_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[8] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[8]),
        .Q(\Slv_Wr_Idle_Fifo_Wr_data_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[9] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[9]),
        .Q(\Slv_Wr_Idle_Fifo_Wr_data_reg_n_0_[9] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h4)) 
    Wr_Add_Issue_i_1
       (.I0(No_Wr_Ready),
        .I1(slot_0_axi_awvalid),
        .O(Wr_Add_Issue_i_1_n_0));
  FDRE Wr_Add_Issue_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Wr_Add_Issue_i_1_n_0),
        .Q(Wr_Add_Issue_reg_0),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[0] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[0] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[10] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[10] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[10] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[11] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[11] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[11] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[12] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[12] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[12] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[13] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[13] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[13] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[14] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[14] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[14] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[15] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[15] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[15] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[16] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[16] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[16] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[17] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[17] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[17] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[18] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[18] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[18] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[19] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[19] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[19] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[1] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[1] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[20] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[20] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[20] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[21] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[21] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[21] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[22] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[22] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[22] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[23] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[23] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[23] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[24] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[24] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[24] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[25] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[25] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[25] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[26] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[26] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[26] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[27] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[27] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[27] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[28] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[28] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[28] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[29] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[29] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[29] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[2] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[2] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[30] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[30] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[30] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[31] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[31] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[31] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[3] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[3] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[3] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[4] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[4] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[4] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[5] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[5] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[5] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[6] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[6] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[6] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[7] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[7] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[7] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[8] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[8] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[8] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[9] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[9] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[9] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[0] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[0]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[0] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[10] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[10]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[10] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[11] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[11]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[11] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[12] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[12]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[12] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[13] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[13]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[13] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[14] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[14]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[14] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[15] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[15]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[15] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[16] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[16]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[16] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[17] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[17]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[17] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[18] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[18]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[18] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[19] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[19]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[19] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[1] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[1]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[1] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[20] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[20]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[20] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[21] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[21]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[21] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[22] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[22]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[22] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[23] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[23]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[23] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[24] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[24]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[24] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[25] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[25]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[25] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[26] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[26]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[26] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[27] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[27]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[27] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[28] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[28]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[28] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[29] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[29]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[29] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[2] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[2]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[2] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[30] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[30]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[30] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[31] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[31]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[31] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[3] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[3]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[3] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[4] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[4]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[4] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[5] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[5]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[5] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[6] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[6]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[6] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[7] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[7]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[7] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[8] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[8]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[8] ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[9] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[9]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[9] ),
        .R(ext_trig_cdc_sync_n_4));
  LUT2 #(
    .INIT(4'hB)) 
    \Write_Beat_Cnt_i[0]_i_1 
       (.I0(Last_fifo_Wr_en),
        .I1(rst_int_n),
        .O(Write_Byte_Cnt_i));
  LUT1 #(
    .INIT(2'h1)) 
    \Write_Beat_Cnt_i[0]_i_3 
       (.I0(Write_Beat_Cnt_i_reg[0]),
        .O(\Write_Beat_Cnt_i[0]_i_3_n_0 ));
  FDSE \Write_Beat_Cnt_i_reg[0] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[0]_i_2_n_15 ),
        .Q(Write_Beat_Cnt_i_reg[0]),
        .S(Write_Byte_Cnt_i));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \Write_Beat_Cnt_i_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\Write_Beat_Cnt_i_reg[0]_i_2_n_0 ,\Write_Beat_Cnt_i_reg[0]_i_2_n_1 ,\Write_Beat_Cnt_i_reg[0]_i_2_n_2 ,\Write_Beat_Cnt_i_reg[0]_i_2_n_3 ,\Write_Beat_Cnt_i_reg[0]_i_2_n_4 ,\Write_Beat_Cnt_i_reg[0]_i_2_n_5 ,\Write_Beat_Cnt_i_reg[0]_i_2_n_6 ,\Write_Beat_Cnt_i_reg[0]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\Write_Beat_Cnt_i_reg[0]_i_2_n_8 ,\Write_Beat_Cnt_i_reg[0]_i_2_n_9 ,\Write_Beat_Cnt_i_reg[0]_i_2_n_10 ,\Write_Beat_Cnt_i_reg[0]_i_2_n_11 ,\Write_Beat_Cnt_i_reg[0]_i_2_n_12 ,\Write_Beat_Cnt_i_reg[0]_i_2_n_13 ,\Write_Beat_Cnt_i_reg[0]_i_2_n_14 ,\Write_Beat_Cnt_i_reg[0]_i_2_n_15 }),
        .S({Write_Beat_Cnt_i_reg[7:1],\Write_Beat_Cnt_i[0]_i_3_n_0 }));
  FDRE \Write_Beat_Cnt_i_reg[10] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[8]_i_1_n_13 ),
        .Q(Write_Beat_Cnt_i_reg[10]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Beat_Cnt_i_reg[11] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[8]_i_1_n_12 ),
        .Q(Write_Beat_Cnt_i_reg[11]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Beat_Cnt_i_reg[12] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[8]_i_1_n_11 ),
        .Q(Write_Beat_Cnt_i_reg[12]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Beat_Cnt_i_reg[13] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[8]_i_1_n_10 ),
        .Q(Write_Beat_Cnt_i_reg[13]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Beat_Cnt_i_reg[14] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[8]_i_1_n_9 ),
        .Q(Write_Beat_Cnt_i_reg[14]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Beat_Cnt_i_reg[15] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[8]_i_1_n_8 ),
        .Q(Write_Beat_Cnt_i_reg[15]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Beat_Cnt_i_reg[16] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[16]_i_1_n_15 ),
        .Q(Write_Beat_Cnt_i_reg[16]),
        .R(Write_Byte_Cnt_i));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \Write_Beat_Cnt_i_reg[16]_i_1 
       (.CI(\Write_Beat_Cnt_i_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\Write_Beat_Cnt_i_reg[16]_i_1_n_0 ,\Write_Beat_Cnt_i_reg[16]_i_1_n_1 ,\Write_Beat_Cnt_i_reg[16]_i_1_n_2 ,\Write_Beat_Cnt_i_reg[16]_i_1_n_3 ,\Write_Beat_Cnt_i_reg[16]_i_1_n_4 ,\Write_Beat_Cnt_i_reg[16]_i_1_n_5 ,\Write_Beat_Cnt_i_reg[16]_i_1_n_6 ,\Write_Beat_Cnt_i_reg[16]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\Write_Beat_Cnt_i_reg[16]_i_1_n_8 ,\Write_Beat_Cnt_i_reg[16]_i_1_n_9 ,\Write_Beat_Cnt_i_reg[16]_i_1_n_10 ,\Write_Beat_Cnt_i_reg[16]_i_1_n_11 ,\Write_Beat_Cnt_i_reg[16]_i_1_n_12 ,\Write_Beat_Cnt_i_reg[16]_i_1_n_13 ,\Write_Beat_Cnt_i_reg[16]_i_1_n_14 ,\Write_Beat_Cnt_i_reg[16]_i_1_n_15 }),
        .S(Write_Beat_Cnt_i_reg[23:16]));
  FDRE \Write_Beat_Cnt_i_reg[17] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[16]_i_1_n_14 ),
        .Q(Write_Beat_Cnt_i_reg[17]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Beat_Cnt_i_reg[18] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[16]_i_1_n_13 ),
        .Q(Write_Beat_Cnt_i_reg[18]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Beat_Cnt_i_reg[19] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[16]_i_1_n_12 ),
        .Q(Write_Beat_Cnt_i_reg[19]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Beat_Cnt_i_reg[1] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[0]_i_2_n_14 ),
        .Q(Write_Beat_Cnt_i_reg[1]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Beat_Cnt_i_reg[20] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[16]_i_1_n_11 ),
        .Q(Write_Beat_Cnt_i_reg[20]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Beat_Cnt_i_reg[21] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[16]_i_1_n_10 ),
        .Q(Write_Beat_Cnt_i_reg[21]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Beat_Cnt_i_reg[22] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[16]_i_1_n_9 ),
        .Q(Write_Beat_Cnt_i_reg[22]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Beat_Cnt_i_reg[23] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[16]_i_1_n_8 ),
        .Q(Write_Beat_Cnt_i_reg[23]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Beat_Cnt_i_reg[24] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[24]_i_1_n_15 ),
        .Q(Write_Beat_Cnt_i_reg[24]),
        .R(Write_Byte_Cnt_i));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \Write_Beat_Cnt_i_reg[24]_i_1 
       (.CI(\Write_Beat_Cnt_i_reg[16]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_Write_Beat_Cnt_i_reg[24]_i_1_CO_UNCONNECTED [7],\Write_Beat_Cnt_i_reg[24]_i_1_n_1 ,\Write_Beat_Cnt_i_reg[24]_i_1_n_2 ,\Write_Beat_Cnt_i_reg[24]_i_1_n_3 ,\Write_Beat_Cnt_i_reg[24]_i_1_n_4 ,\Write_Beat_Cnt_i_reg[24]_i_1_n_5 ,\Write_Beat_Cnt_i_reg[24]_i_1_n_6 ,\Write_Beat_Cnt_i_reg[24]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\Write_Beat_Cnt_i_reg[24]_i_1_n_8 ,\Write_Beat_Cnt_i_reg[24]_i_1_n_9 ,\Write_Beat_Cnt_i_reg[24]_i_1_n_10 ,\Write_Beat_Cnt_i_reg[24]_i_1_n_11 ,\Write_Beat_Cnt_i_reg[24]_i_1_n_12 ,\Write_Beat_Cnt_i_reg[24]_i_1_n_13 ,\Write_Beat_Cnt_i_reg[24]_i_1_n_14 ,\Write_Beat_Cnt_i_reg[24]_i_1_n_15 }),
        .S(Write_Beat_Cnt_i_reg[31:24]));
  FDRE \Write_Beat_Cnt_i_reg[25] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[24]_i_1_n_14 ),
        .Q(Write_Beat_Cnt_i_reg[25]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Beat_Cnt_i_reg[26] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[24]_i_1_n_13 ),
        .Q(Write_Beat_Cnt_i_reg[26]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Beat_Cnt_i_reg[27] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[24]_i_1_n_12 ),
        .Q(Write_Beat_Cnt_i_reg[27]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Beat_Cnt_i_reg[28] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[24]_i_1_n_11 ),
        .Q(Write_Beat_Cnt_i_reg[28]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Beat_Cnt_i_reg[29] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[24]_i_1_n_10 ),
        .Q(Write_Beat_Cnt_i_reg[29]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Beat_Cnt_i_reg[2] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[0]_i_2_n_13 ),
        .Q(Write_Beat_Cnt_i_reg[2]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Beat_Cnt_i_reg[30] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[24]_i_1_n_9 ),
        .Q(Write_Beat_Cnt_i_reg[30]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Beat_Cnt_i_reg[31] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[24]_i_1_n_8 ),
        .Q(Write_Beat_Cnt_i_reg[31]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Beat_Cnt_i_reg[3] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[0]_i_2_n_12 ),
        .Q(Write_Beat_Cnt_i_reg[3]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Beat_Cnt_i_reg[4] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[0]_i_2_n_11 ),
        .Q(Write_Beat_Cnt_i_reg[4]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Beat_Cnt_i_reg[5] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[0]_i_2_n_10 ),
        .Q(Write_Beat_Cnt_i_reg[5]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Beat_Cnt_i_reg[6] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[0]_i_2_n_9 ),
        .Q(Write_Beat_Cnt_i_reg[6]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Beat_Cnt_i_reg[7] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[0]_i_2_n_8 ),
        .Q(Write_Beat_Cnt_i_reg[7]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Beat_Cnt_i_reg[8] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[8]_i_1_n_15 ),
        .Q(Write_Beat_Cnt_i_reg[8]),
        .R(Write_Byte_Cnt_i));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \Write_Beat_Cnt_i_reg[8]_i_1 
       (.CI(\Write_Beat_Cnt_i_reg[0]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\Write_Beat_Cnt_i_reg[8]_i_1_n_0 ,\Write_Beat_Cnt_i_reg[8]_i_1_n_1 ,\Write_Beat_Cnt_i_reg[8]_i_1_n_2 ,\Write_Beat_Cnt_i_reg[8]_i_1_n_3 ,\Write_Beat_Cnt_i_reg[8]_i_1_n_4 ,\Write_Beat_Cnt_i_reg[8]_i_1_n_5 ,\Write_Beat_Cnt_i_reg[8]_i_1_n_6 ,\Write_Beat_Cnt_i_reg[8]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\Write_Beat_Cnt_i_reg[8]_i_1_n_8 ,\Write_Beat_Cnt_i_reg[8]_i_1_n_9 ,\Write_Beat_Cnt_i_reg[8]_i_1_n_10 ,\Write_Beat_Cnt_i_reg[8]_i_1_n_11 ,\Write_Beat_Cnt_i_reg[8]_i_1_n_12 ,\Write_Beat_Cnt_i_reg[8]_i_1_n_13 ,\Write_Beat_Cnt_i_reg[8]_i_1_n_14 ,\Write_Beat_Cnt_i_reg[8]_i_1_n_15 }),
        .S(Write_Beat_Cnt_i_reg[15:8]));
  FDRE \Write_Beat_Cnt_i_reg[9] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[8]_i_1_n_14 ),
        .Q(Write_Beat_Cnt_i_reg[9]),
        .R(Write_Byte_Cnt_i));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Write_Beat_d1_i_1
       (.I0(slot_0_axi_wready),
        .I1(slot_0_axi_wvalid),
        .O(p_37_in));
  FDRE Write_Beat_d1_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(p_37_in),
        .Q(Write_Beat_d1),
        .R(ext_trig_cdc_sync_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    \Write_Byte_Cnt_i[0]_i_2 
       (.I0(\wr_byte_cnt_d1_reg_n_0_[6] ),
        .I1(Write_Byte_Cnt_i_reg[6]),
        .O(\Write_Byte_Cnt_i[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Write_Byte_Cnt_i[0]_i_3 
       (.I0(\wr_byte_cnt_d1_reg_n_0_[5] ),
        .I1(Write_Byte_Cnt_i_reg[5]),
        .O(\Write_Byte_Cnt_i[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Write_Byte_Cnt_i[0]_i_4 
       (.I0(\wr_byte_cnt_d1_reg_n_0_[4] ),
        .I1(Write_Byte_Cnt_i_reg[4]),
        .O(\Write_Byte_Cnt_i[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Write_Byte_Cnt_i[0]_i_5 
       (.I0(\wr_byte_cnt_d1_reg_n_0_[3] ),
        .I1(Write_Byte_Cnt_i_reg[3]),
        .O(\Write_Byte_Cnt_i[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Write_Byte_Cnt_i[0]_i_6 
       (.I0(\wr_byte_cnt_d1_reg_n_0_[2] ),
        .I1(Write_Byte_Cnt_i_reg[2]),
        .O(\Write_Byte_Cnt_i[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Write_Byte_Cnt_i[0]_i_7 
       (.I0(\wr_byte_cnt_d1_reg_n_0_[1] ),
        .I1(Write_Byte_Cnt_i_reg[1]),
        .O(\Write_Byte_Cnt_i[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Write_Byte_Cnt_i[0]_i_8 
       (.I0(\wr_byte_cnt_d1_reg_n_0_[0] ),
        .I1(Write_Byte_Cnt_i_reg[0]),
        .O(\Write_Byte_Cnt_i[0]_i_8_n_0 ));
  FDRE \Write_Byte_Cnt_i_reg[0] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[0]_i_1_n_15 ),
        .Q(Write_Byte_Cnt_i_reg[0]),
        .R(Write_Byte_Cnt_i));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \Write_Byte_Cnt_i_reg[0]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\Write_Byte_Cnt_i_reg[0]_i_1_n_0 ,\Write_Byte_Cnt_i_reg[0]_i_1_n_1 ,\Write_Byte_Cnt_i_reg[0]_i_1_n_2 ,\Write_Byte_Cnt_i_reg[0]_i_1_n_3 ,\Write_Byte_Cnt_i_reg[0]_i_1_n_4 ,\Write_Byte_Cnt_i_reg[0]_i_1_n_5 ,\Write_Byte_Cnt_i_reg[0]_i_1_n_6 ,\Write_Byte_Cnt_i_reg[0]_i_1_n_7 }),
        .DI({1'b0,\wr_byte_cnt_d1_reg_n_0_[6] ,\wr_byte_cnt_d1_reg_n_0_[5] ,\wr_byte_cnt_d1_reg_n_0_[4] ,\wr_byte_cnt_d1_reg_n_0_[3] ,\wr_byte_cnt_d1_reg_n_0_[2] ,\wr_byte_cnt_d1_reg_n_0_[1] ,\wr_byte_cnt_d1_reg_n_0_[0] }),
        .O({\Write_Byte_Cnt_i_reg[0]_i_1_n_8 ,\Write_Byte_Cnt_i_reg[0]_i_1_n_9 ,\Write_Byte_Cnt_i_reg[0]_i_1_n_10 ,\Write_Byte_Cnt_i_reg[0]_i_1_n_11 ,\Write_Byte_Cnt_i_reg[0]_i_1_n_12 ,\Write_Byte_Cnt_i_reg[0]_i_1_n_13 ,\Write_Byte_Cnt_i_reg[0]_i_1_n_14 ,\Write_Byte_Cnt_i_reg[0]_i_1_n_15 }),
        .S({Write_Byte_Cnt_i_reg[7],\Write_Byte_Cnt_i[0]_i_2_n_0 ,\Write_Byte_Cnt_i[0]_i_3_n_0 ,\Write_Byte_Cnt_i[0]_i_4_n_0 ,\Write_Byte_Cnt_i[0]_i_5_n_0 ,\Write_Byte_Cnt_i[0]_i_6_n_0 ,\Write_Byte_Cnt_i[0]_i_7_n_0 ,\Write_Byte_Cnt_i[0]_i_8_n_0 }));
  FDRE \Write_Byte_Cnt_i_reg[10] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[8]_i_1_n_13 ),
        .Q(Write_Byte_Cnt_i_reg[10]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Byte_Cnt_i_reg[11] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[8]_i_1_n_12 ),
        .Q(Write_Byte_Cnt_i_reg[11]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Byte_Cnt_i_reg[12] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[8]_i_1_n_11 ),
        .Q(Write_Byte_Cnt_i_reg[12]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Byte_Cnt_i_reg[13] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[8]_i_1_n_10 ),
        .Q(Write_Byte_Cnt_i_reg[13]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Byte_Cnt_i_reg[14] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[8]_i_1_n_9 ),
        .Q(Write_Byte_Cnt_i_reg[14]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Byte_Cnt_i_reg[15] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[8]_i_1_n_8 ),
        .Q(Write_Byte_Cnt_i_reg[15]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Byte_Cnt_i_reg[16] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[16]_i_1_n_15 ),
        .Q(Write_Byte_Cnt_i_reg[16]),
        .R(Write_Byte_Cnt_i));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \Write_Byte_Cnt_i_reg[16]_i_1 
       (.CI(\Write_Byte_Cnt_i_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\Write_Byte_Cnt_i_reg[16]_i_1_n_0 ,\Write_Byte_Cnt_i_reg[16]_i_1_n_1 ,\Write_Byte_Cnt_i_reg[16]_i_1_n_2 ,\Write_Byte_Cnt_i_reg[16]_i_1_n_3 ,\Write_Byte_Cnt_i_reg[16]_i_1_n_4 ,\Write_Byte_Cnt_i_reg[16]_i_1_n_5 ,\Write_Byte_Cnt_i_reg[16]_i_1_n_6 ,\Write_Byte_Cnt_i_reg[16]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\Write_Byte_Cnt_i_reg[16]_i_1_n_8 ,\Write_Byte_Cnt_i_reg[16]_i_1_n_9 ,\Write_Byte_Cnt_i_reg[16]_i_1_n_10 ,\Write_Byte_Cnt_i_reg[16]_i_1_n_11 ,\Write_Byte_Cnt_i_reg[16]_i_1_n_12 ,\Write_Byte_Cnt_i_reg[16]_i_1_n_13 ,\Write_Byte_Cnt_i_reg[16]_i_1_n_14 ,\Write_Byte_Cnt_i_reg[16]_i_1_n_15 }),
        .S(Write_Byte_Cnt_i_reg[23:16]));
  FDRE \Write_Byte_Cnt_i_reg[17] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[16]_i_1_n_14 ),
        .Q(Write_Byte_Cnt_i_reg[17]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Byte_Cnt_i_reg[18] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[16]_i_1_n_13 ),
        .Q(Write_Byte_Cnt_i_reg[18]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Byte_Cnt_i_reg[19] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[16]_i_1_n_12 ),
        .Q(Write_Byte_Cnt_i_reg[19]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Byte_Cnt_i_reg[1] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[0]_i_1_n_14 ),
        .Q(Write_Byte_Cnt_i_reg[1]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Byte_Cnt_i_reg[20] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[16]_i_1_n_11 ),
        .Q(Write_Byte_Cnt_i_reg[20]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Byte_Cnt_i_reg[21] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[16]_i_1_n_10 ),
        .Q(Write_Byte_Cnt_i_reg[21]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Byte_Cnt_i_reg[22] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[16]_i_1_n_9 ),
        .Q(Write_Byte_Cnt_i_reg[22]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Byte_Cnt_i_reg[23] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[16]_i_1_n_8 ),
        .Q(Write_Byte_Cnt_i_reg[23]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Byte_Cnt_i_reg[24] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[24]_i_1_n_15 ),
        .Q(Write_Byte_Cnt_i_reg[24]),
        .R(Write_Byte_Cnt_i));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \Write_Byte_Cnt_i_reg[24]_i_1 
       (.CI(\Write_Byte_Cnt_i_reg[16]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_Write_Byte_Cnt_i_reg[24]_i_1_CO_UNCONNECTED [7],\Write_Byte_Cnt_i_reg[24]_i_1_n_1 ,\Write_Byte_Cnt_i_reg[24]_i_1_n_2 ,\Write_Byte_Cnt_i_reg[24]_i_1_n_3 ,\Write_Byte_Cnt_i_reg[24]_i_1_n_4 ,\Write_Byte_Cnt_i_reg[24]_i_1_n_5 ,\Write_Byte_Cnt_i_reg[24]_i_1_n_6 ,\Write_Byte_Cnt_i_reg[24]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\Write_Byte_Cnt_i_reg[24]_i_1_n_8 ,\Write_Byte_Cnt_i_reg[24]_i_1_n_9 ,\Write_Byte_Cnt_i_reg[24]_i_1_n_10 ,\Write_Byte_Cnt_i_reg[24]_i_1_n_11 ,\Write_Byte_Cnt_i_reg[24]_i_1_n_12 ,\Write_Byte_Cnt_i_reg[24]_i_1_n_13 ,\Write_Byte_Cnt_i_reg[24]_i_1_n_14 ,\Write_Byte_Cnt_i_reg[24]_i_1_n_15 }),
        .S(Write_Byte_Cnt_i_reg[31:24]));
  FDRE \Write_Byte_Cnt_i_reg[25] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[24]_i_1_n_14 ),
        .Q(Write_Byte_Cnt_i_reg[25]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Byte_Cnt_i_reg[26] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[24]_i_1_n_13 ),
        .Q(Write_Byte_Cnt_i_reg[26]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Byte_Cnt_i_reg[27] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[24]_i_1_n_12 ),
        .Q(Write_Byte_Cnt_i_reg[27]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Byte_Cnt_i_reg[28] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[24]_i_1_n_11 ),
        .Q(Write_Byte_Cnt_i_reg[28]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Byte_Cnt_i_reg[29] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[24]_i_1_n_10 ),
        .Q(Write_Byte_Cnt_i_reg[29]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Byte_Cnt_i_reg[2] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[0]_i_1_n_13 ),
        .Q(Write_Byte_Cnt_i_reg[2]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Byte_Cnt_i_reg[30] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[24]_i_1_n_9 ),
        .Q(Write_Byte_Cnt_i_reg[30]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Byte_Cnt_i_reg[31] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[24]_i_1_n_8 ),
        .Q(Write_Byte_Cnt_i_reg[31]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Byte_Cnt_i_reg[3] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[0]_i_1_n_12 ),
        .Q(Write_Byte_Cnt_i_reg[3]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Byte_Cnt_i_reg[4] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[0]_i_1_n_11 ),
        .Q(Write_Byte_Cnt_i_reg[4]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Byte_Cnt_i_reg[5] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[0]_i_1_n_10 ),
        .Q(Write_Byte_Cnt_i_reg[5]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Byte_Cnt_i_reg[6] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[0]_i_1_n_9 ),
        .Q(Write_Byte_Cnt_i_reg[6]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Byte_Cnt_i_reg[7] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[0]_i_1_n_8 ),
        .Q(Write_Byte_Cnt_i_reg[7]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Byte_Cnt_i_reg[8] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[8]_i_1_n_15 ),
        .Q(Write_Byte_Cnt_i_reg[8]),
        .R(Write_Byte_Cnt_i));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \Write_Byte_Cnt_i_reg[8]_i_1 
       (.CI(\Write_Byte_Cnt_i_reg[0]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\Write_Byte_Cnt_i_reg[8]_i_1_n_0 ,\Write_Byte_Cnt_i_reg[8]_i_1_n_1 ,\Write_Byte_Cnt_i_reg[8]_i_1_n_2 ,\Write_Byte_Cnt_i_reg[8]_i_1_n_3 ,\Write_Byte_Cnt_i_reg[8]_i_1_n_4 ,\Write_Byte_Cnt_i_reg[8]_i_1_n_5 ,\Write_Byte_Cnt_i_reg[8]_i_1_n_6 ,\Write_Byte_Cnt_i_reg[8]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\Write_Byte_Cnt_i_reg[8]_i_1_n_8 ,\Write_Byte_Cnt_i_reg[8]_i_1_n_9 ,\Write_Byte_Cnt_i_reg[8]_i_1_n_10 ,\Write_Byte_Cnt_i_reg[8]_i_1_n_11 ,\Write_Byte_Cnt_i_reg[8]_i_1_n_12 ,\Write_Byte_Cnt_i_reg[8]_i_1_n_13 ,\Write_Byte_Cnt_i_reg[8]_i_1_n_14 ,\Write_Byte_Cnt_i_reg[8]_i_1_n_15 }),
        .S(Write_Byte_Cnt_i_reg[15:8]));
  FDRE \Write_Byte_Cnt_i_reg[9] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[8]_i_1_n_14 ),
        .Q(Write_Byte_Cnt_i_reg[9]),
        .R(Write_Byte_Cnt_i));
  LUT6 #(
    .INIT(64'h8000800000008000)) 
    Write_Latency_En_Int_i_1
       (.I0(rst_int_n),
        .I1(wid_match_reg_d2),
        .I2(F34_Rd_Vld_reg_d2),
        .I3(out[0]),
        .I4(out[2]),
        .I5(Ext_Trig_Metric_en),
        .O(Write_Latency_En_Int));
  FDRE Write_Latency_En_Int_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Write_Latency_En_Int),
        .Q(Write_Latency_En),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \Write_Latency_Int[31]_i_1 
       (.I0(wid_match_reg_d2),
        .I1(F34_Rd_Vld_reg_d2),
        .O(Write_Latency_Int0));
  FDRE \Write_Latency_Int_reg[0] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[0] ),
        .Q(\Write_Latency_Int_reg[0]_0 ),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Write_Latency_Int_reg[10] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[10] ),
        .Q(S0_Write_Latency[10]),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Write_Latency_Int_reg[11] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[11] ),
        .Q(S0_Write_Latency[11]),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Write_Latency_Int_reg[12] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[12] ),
        .Q(S0_Write_Latency[12]),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Write_Latency_Int_reg[13] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[13] ),
        .Q(S0_Write_Latency[13]),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Write_Latency_Int_reg[14] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[14] ),
        .Q(S0_Write_Latency[14]),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Write_Latency_Int_reg[15] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[15] ),
        .Q(S0_Write_Latency[15]),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Write_Latency_Int_reg[16] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[16] ),
        .Q(S0_Write_Latency[16]),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Write_Latency_Int_reg[17] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[17] ),
        .Q(S0_Write_Latency[17]),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Write_Latency_Int_reg[18] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[18] ),
        .Q(S0_Write_Latency[18]),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Write_Latency_Int_reg[19] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[19] ),
        .Q(S0_Write_Latency[19]),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Write_Latency_Int_reg[1] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[1] ),
        .Q(S0_Write_Latency[1]),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Write_Latency_Int_reg[20] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[20] ),
        .Q(S0_Write_Latency[20]),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Write_Latency_Int_reg[21] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[21] ),
        .Q(S0_Write_Latency[21]),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Write_Latency_Int_reg[22] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[22] ),
        .Q(S0_Write_Latency[22]),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Write_Latency_Int_reg[23] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[23] ),
        .Q(S0_Write_Latency[23]),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Write_Latency_Int_reg[24] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[24] ),
        .Q(S0_Write_Latency[24]),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Write_Latency_Int_reg[25] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[25] ),
        .Q(S0_Write_Latency[25]),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Write_Latency_Int_reg[26] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[26] ),
        .Q(S0_Write_Latency[26]),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Write_Latency_Int_reg[27] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[27] ),
        .Q(S0_Write_Latency[27]),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Write_Latency_Int_reg[28] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[28] ),
        .Q(S0_Write_Latency[28]),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Write_Latency_Int_reg[29] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[29] ),
        .Q(S0_Write_Latency[29]),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Write_Latency_Int_reg[2] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[2] ),
        .Q(S0_Write_Latency[2]),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Write_Latency_Int_reg[30] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[30] ),
        .Q(S0_Write_Latency[30]),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Write_Latency_Int_reg[31] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[31] ),
        .Q(S0_Write_Latency[31]),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Write_Latency_Int_reg[3] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[3] ),
        .Q(S0_Write_Latency[3]),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Write_Latency_Int_reg[4] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[4] ),
        .Q(S0_Write_Latency[4]),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Write_Latency_Int_reg[5] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[5] ),
        .Q(S0_Write_Latency[5]),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Write_Latency_Int_reg[6] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[6] ),
        .Q(S0_Write_Latency[6]),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Write_Latency_Int_reg[7] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[7] ),
        .Q(S0_Write_Latency[7]),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Write_Latency_Int_reg[8] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[8] ),
        .Q(S0_Write_Latency[8]),
        .R(ext_trig_cdc_sync_n_4));
  FDRE \Write_Latency_Int_reg[9] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[9] ),
        .Q(S0_Write_Latency[9]),
        .R(ext_trig_cdc_sync_n_4));
  LUT4 #(
    .INIT(16'h80FF)) 
    Write_going_on_i_1
       (.I0(slot_0_axi_wready),
        .I1(slot_0_axi_wvalid),
        .I2(slot_0_axi_wlast),
        .I3(rst_int_n),
        .O(Write_iss_going_on));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    Write_going_on_i_2
       (.I0(slot_0_axi_wready),
        .I1(slot_0_axi_wvalid),
        .I2(Write_going_on),
        .O(Write_going_on_i_2_n_0));
  FDRE Write_going_on_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Write_going_on_i_2_n_0),
        .Q(Write_going_on),
        .R(Write_iss_going_on));
  LUT2 #(
    .INIT(4'hE)) 
    Write_iss_going_on_i_1
       (.I0(slot_0_axi_wvalid),
        .I1(Write_iss_going_on_reg_n_0),
        .O(Write_iss_going_on_i_1_n_0));
  FDRE Write_iss_going_on_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Write_iss_going_on_i_1_n_0),
        .Q(Write_iss_going_on_reg_n_0),
        .R(Write_iss_going_on));
  FDRE awid_match_d1_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(p_3_out3_out),
        .Q(awid_match_d1),
        .R(ext_trig_cdc_sync_n_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_cdc_sync__parameterized4 ext_trig_cdc_sync
       (.D(Ext_Triggers_Sync),
        .Ext_Trig_Metric_en_reg(ext_trig_cdc_sync_n_2),
        .Ext_Trig_Metric_en_reg_0(Ext_Trig_Metric_en),
        .Ext_Trig_Metric_en_reg_1(rst_int_n),
        .Q(Ext_Triggers_Sync_d1),
        .SR(ext_trig_cdc_sync_n_3),
        .core_aclk(core_aclk),
        .out(out[2]),
        .rst_int_n_reg_rep__1(ext_trig_cdc_sync_n_4),
        .\s_level_out_bus_d1_cdc_to_reg[1]_0 (\s_level_out_bus_d1_cdc_to_reg[1] ),
        .\s_level_out_bus_d3_reg[0]_0 (rst_int_n_reg_rep__1_n_0),
        .\s_level_out_bus_d4_reg[0]_0 (rst_int_n_reg_rep__0_n_0),
        .\s_level_out_bus_d5_reg[0]_0 (Wr_cnt_ld));
  LUT1 #(
    .INIT(2'h1)) 
    \num_rd_beats[0]_i_1 
       (.I0(num_read_beat_reg[0]),
        .O(\num_rd_beats[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \num_rd_beats[1]_i_1 
       (.I0(num_read_beat_reg[0]),
        .I1(num_read_beat_reg[1]),
        .O(\num_rd_beats[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \num_rd_beats[2]_i_1 
       (.I0(num_read_beat_reg[0]),
        .I1(num_read_beat_reg[1]),
        .I2(num_read_beat_reg[2]),
        .O(\num_rd_beats[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \num_rd_beats[3]_i_1 
       (.I0(num_read_beat_reg[1]),
        .I1(num_read_beat_reg[0]),
        .I2(num_read_beat_reg[2]),
        .I3(num_read_beat_reg[3]),
        .O(\num_rd_beats[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \num_rd_beats[4]_i_1 
       (.I0(num_read_beat_reg[2]),
        .I1(num_read_beat_reg[0]),
        .I2(num_read_beat_reg[1]),
        .I3(num_read_beat_reg[3]),
        .I4(num_read_beat_reg[4]),
        .O(\num_rd_beats[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \num_rd_beats[5]_i_1 
       (.I0(num_read_beat_reg[3]),
        .I1(num_read_beat_reg[1]),
        .I2(num_read_beat_reg[0]),
        .I3(num_read_beat_reg[2]),
        .I4(num_read_beat_reg[4]),
        .I5(num_read_beat_reg[5]),
        .O(\num_rd_beats[5]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \num_rd_beats[6]_i_1 
       (.I0(\num_rd_beats[8]_i_3_n_0 ),
        .I1(num_read_beat_reg[6]),
        .O(\num_rd_beats[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \num_rd_beats[7]_i_1 
       (.I0(\num_rd_beats[8]_i_3_n_0 ),
        .I1(num_read_beat_reg[6]),
        .I2(num_read_beat_reg[7]),
        .O(\num_rd_beats[7]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \num_rd_beats[8]_i_1 
       (.I0(slot_0_axi_rready),
        .I1(slot_0_axi_rvalid),
        .I2(slot_0_axi_rlast),
        .O(num_read_beat0));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \num_rd_beats[8]_i_2 
       (.I0(num_read_beat_reg[6]),
        .I1(\num_rd_beats[8]_i_3_n_0 ),
        .I2(num_read_beat_reg[7]),
        .I3(num_read_beat_reg[8]),
        .O(\num_rd_beats[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \num_rd_beats[8]_i_3 
       (.I0(num_read_beat_reg[5]),
        .I1(num_read_beat_reg[3]),
        .I2(num_read_beat_reg[1]),
        .I3(num_read_beat_reg[0]),
        .I4(num_read_beat_reg[2]),
        .I5(num_read_beat_reg[4]),
        .O(\num_rd_beats[8]_i_3_n_0 ));
  FDRE \num_rd_beats_reg[0] 
       (.C(core_aclk),
        .CE(num_read_beat0),
        .D(\num_rd_beats[0]_i_1_n_0 ),
        .Q(num_rd_beats[0]),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \num_rd_beats_reg[1] 
       (.C(core_aclk),
        .CE(num_read_beat0),
        .D(\num_rd_beats[1]_i_1_n_0 ),
        .Q(num_rd_beats[1]),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \num_rd_beats_reg[2] 
       (.C(core_aclk),
        .CE(num_read_beat0),
        .D(\num_rd_beats[2]_i_1_n_0 ),
        .Q(num_rd_beats[2]),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \num_rd_beats_reg[3] 
       (.C(core_aclk),
        .CE(num_read_beat0),
        .D(\num_rd_beats[3]_i_1_n_0 ),
        .Q(num_rd_beats[3]),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \num_rd_beats_reg[4] 
       (.C(core_aclk),
        .CE(num_read_beat0),
        .D(\num_rd_beats[4]_i_1_n_0 ),
        .Q(num_rd_beats[4]),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \num_rd_beats_reg[5] 
       (.C(core_aclk),
        .CE(num_read_beat0),
        .D(\num_rd_beats[5]_i_1_n_0 ),
        .Q(num_rd_beats[5]),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \num_rd_beats_reg[6] 
       (.C(core_aclk),
        .CE(num_read_beat0),
        .D(\num_rd_beats[6]_i_1_n_0 ),
        .Q(num_rd_beats[6]),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \num_rd_beats_reg[7] 
       (.C(core_aclk),
        .CE(num_read_beat0),
        .D(\num_rd_beats[7]_i_1_n_0 ),
        .Q(num_rd_beats[7]),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \num_rd_beats_reg[8] 
       (.C(core_aclk),
        .CE(num_read_beat0),
        .D(\num_rd_beats[8]_i_2_n_0 ),
        .Q(num_rd_beats[8]),
        .R(ext_trig_cdc_sync_n_3));
  LUT4 #(
    .INIT(16'h80FF)) 
    \num_read_beat[8]_i_1 
       (.I0(slot_0_axi_rlast),
        .I1(slot_0_axi_rvalid),
        .I2(slot_0_axi_rready),
        .I3(rst_int_n),
        .O(\num_read_beat[8]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \num_read_beat[8]_i_2 
       (.I0(slot_0_axi_rready),
        .I1(slot_0_axi_rvalid),
        .I2(slot_0_axi_rlast),
        .O(num_read_beat041_out));
  FDRE \num_read_beat_reg[0] 
       (.C(core_aclk),
        .CE(num_read_beat041_out),
        .D(\num_rd_beats[0]_i_1_n_0 ),
        .Q(num_read_beat_reg[0]),
        .R(\num_read_beat[8]_i_1_n_0 ));
  FDRE \num_read_beat_reg[1] 
       (.C(core_aclk),
        .CE(num_read_beat041_out),
        .D(\num_rd_beats[1]_i_1_n_0 ),
        .Q(num_read_beat_reg[1]),
        .R(\num_read_beat[8]_i_1_n_0 ));
  FDRE \num_read_beat_reg[2] 
       (.C(core_aclk),
        .CE(num_read_beat041_out),
        .D(\num_rd_beats[2]_i_1_n_0 ),
        .Q(num_read_beat_reg[2]),
        .R(\num_read_beat[8]_i_1_n_0 ));
  FDRE \num_read_beat_reg[3] 
       (.C(core_aclk),
        .CE(num_read_beat041_out),
        .D(\num_rd_beats[3]_i_1_n_0 ),
        .Q(num_read_beat_reg[3]),
        .R(\num_read_beat[8]_i_1_n_0 ));
  FDRE \num_read_beat_reg[4] 
       (.C(core_aclk),
        .CE(num_read_beat041_out),
        .D(\num_rd_beats[4]_i_1_n_0 ),
        .Q(num_read_beat_reg[4]),
        .R(\num_read_beat[8]_i_1_n_0 ));
  FDRE \num_read_beat_reg[5] 
       (.C(core_aclk),
        .CE(num_read_beat041_out),
        .D(\num_rd_beats[5]_i_1_n_0 ),
        .Q(num_read_beat_reg[5]),
        .R(\num_read_beat[8]_i_1_n_0 ));
  FDRE \num_read_beat_reg[6] 
       (.C(core_aclk),
        .CE(num_read_beat041_out),
        .D(\num_rd_beats[6]_i_1_n_0 ),
        .Q(num_read_beat_reg[6]),
        .R(\num_read_beat[8]_i_1_n_0 ));
  FDRE \num_read_beat_reg[7] 
       (.C(core_aclk),
        .CE(num_read_beat041_out),
        .D(\num_rd_beats[7]_i_1_n_0 ),
        .Q(num_read_beat_reg[7]),
        .R(\num_read_beat[8]_i_1_n_0 ));
  FDRE \num_read_beat_reg[8] 
       (.C(core_aclk),
        .CE(num_read_beat041_out),
        .D(\num_rd_beats[8]_i_2_n_0 ),
        .Q(num_read_beat_reg[8]),
        .R(\num_read_beat[8]_i_1_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_counter_ovf rd_latency_cnt_inst
       (.\Count_Out_i_reg[0]_0 (Ext_Trig_Metric_en),
        .\Count_Out_i_reg[32]_0 (Wr_cnt_ld),
        .Q({Read_Latency_Cnt_Ovf,Read_Latency_Cnt_Out}),
        .Rd_Lat_Start(Rd_Lat_Start),
        .S0_S_Null_Byte_Cnt(S0_S_Null_Byte_Cnt),
        .core_aclk(core_aclk),
        .out({out[2],out[0]}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_sync_fifo__parameterized1_17 rd_latency_fifo_inst
       (.Metrics_Cnt_En_Int(Metrics_Cnt_En_Int),
        .Q(Rd_Latency_Fifo_Wr_Data),
        .Rd_Lat_Start(Rd_Lat_Start),
        .Rd_Latency_Fifo_Rd_En(Rd_Latency_Fifo_Rd_En),
        .Rd_Latency_Fifo_Rd_En2(Rd_Latency_Fifo_Rd_En2),
        .Rd_Latency_Fifo_Wr_En(Rd_Latency_Fifo_Wr_En),
        .Rd_Latency_Fifo_Wr_En_reg(rst_int_n),
        .Rd_Latency_Fifo_Wr_En_reg_0(\Rd_Latency_Fifo_Wr_Data_reg[32]_0 ),
        .Read_Latency_One(Read_Latency_One),
        .Read_Latency_One_D1(Read_Latency_One_D1),
        .Read_Latency_One_D10(Read_Latency_One_D10),
        .Read_Latency_One_D1_reg(Read_Latency_One_reg_n_0),
        .core_aclk(core_aclk),
        .dout(Rd_Latency_Fifo_Rd_Data),
        .empty_reg_0(Wr_cnt_ld),
        .full_reg_0(rd_latency_fifo_inst_n_0),
        .out(out),
        .p_3_out0_out(p_3_out0_out),
        .rd_latency_end(rd_latency_end),
        .rid_match_reg(rid_match_reg),
        .rst_int_n_reg(rd_latency_fifo_inst_n_1),
        .\wptr_reg[5]_0 (Ext_Trig_Metric_en));
  FDRE rid_match_reg_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(p_3_out0_out),
        .Q(rid_match_reg),
        .R(ext_trig_cdc_sync_n_3));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "rst_int_n_reg" *) 
  FDRE rst_int_n_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(rst_int_n1),
        .Q(rst_int_n),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "rst_int_n_reg" *) 
  FDRE rst_int_n_reg_rep
       (.C(core_aclk),
        .CE(1'b1),
        .D(rst_int_n1),
        .Q(rst_int_n_reg_rep_n_0),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "rst_int_n_reg" *) 
  FDRE rst_int_n_reg_rep__0
       (.C(core_aclk),
        .CE(1'b1),
        .D(rst_int_n1),
        .Q(rst_int_n_reg_rep__0_n_0),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "rst_int_n_reg" *) 
  FDRE rst_int_n_reg_rep__1
       (.C(core_aclk),
        .CE(1'b1),
        .D(rst_int_n1),
        .Q(rst_int_n_reg_rep__1_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_10
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[16] ),
        .I1(\Max_Write_Latency_Int_reg[31]_0 [16]),
        .I2(\Max_Write_Latency_Int_reg[31]_0 [17]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[17] ),
        .O(update_max_Wr_Lat_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_11
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[30] ),
        .I1(\Max_Write_Latency_Int_reg[31]_0 [30]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[31] ),
        .I3(\Max_Write_Latency_Int_reg[31]_0 [31]),
        .O(update_max_Wr_Lat_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_12
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[28] ),
        .I1(\Max_Write_Latency_Int_reg[31]_0 [28]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[29] ),
        .I3(\Max_Write_Latency_Int_reg[31]_0 [29]),
        .O(update_max_Wr_Lat_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_13
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[26] ),
        .I1(\Max_Write_Latency_Int_reg[31]_0 [26]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[27] ),
        .I3(\Max_Write_Latency_Int_reg[31]_0 [27]),
        .O(update_max_Wr_Lat_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_14
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[24] ),
        .I1(\Max_Write_Latency_Int_reg[31]_0 [24]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[25] ),
        .I3(\Max_Write_Latency_Int_reg[31]_0 [25]),
        .O(update_max_Wr_Lat_i_14_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_15
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[22] ),
        .I1(\Max_Write_Latency_Int_reg[31]_0 [22]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[23] ),
        .I3(\Max_Write_Latency_Int_reg[31]_0 [23]),
        .O(update_max_Wr_Lat_i_15_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_16
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[20] ),
        .I1(\Max_Write_Latency_Int_reg[31]_0 [20]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[21] ),
        .I3(\Max_Write_Latency_Int_reg[31]_0 [21]),
        .O(update_max_Wr_Lat_i_16_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_17
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[18] ),
        .I1(\Max_Write_Latency_Int_reg[31]_0 [18]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[19] ),
        .I3(\Max_Write_Latency_Int_reg[31]_0 [19]),
        .O(update_max_Wr_Lat_i_17_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_18
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[16] ),
        .I1(\Max_Write_Latency_Int_reg[31]_0 [16]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[17] ),
        .I3(\Max_Write_Latency_Int_reg[31]_0 [17]),
        .O(update_max_Wr_Lat_i_18_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_19
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[14] ),
        .I1(\Max_Write_Latency_Int_reg[31]_0 [14]),
        .I2(\Max_Write_Latency_Int_reg[31]_0 [15]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[15] ),
        .O(update_max_Wr_Lat_i_19_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_20
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[12] ),
        .I1(\Max_Write_Latency_Int_reg[31]_0 [12]),
        .I2(\Max_Write_Latency_Int_reg[31]_0 [13]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[13] ),
        .O(update_max_Wr_Lat_i_20_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_21
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[10] ),
        .I1(\Max_Write_Latency_Int_reg[31]_0 [10]),
        .I2(\Max_Write_Latency_Int_reg[31]_0 [11]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[11] ),
        .O(update_max_Wr_Lat_i_21_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_22
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[8] ),
        .I1(\Max_Write_Latency_Int_reg[31]_0 [8]),
        .I2(\Max_Write_Latency_Int_reg[31]_0 [9]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[9] ),
        .O(update_max_Wr_Lat_i_22_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_23
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[6] ),
        .I1(\Max_Write_Latency_Int_reg[31]_0 [6]),
        .I2(\Max_Write_Latency_Int_reg[31]_0 [7]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[7] ),
        .O(update_max_Wr_Lat_i_23_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_24
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[4] ),
        .I1(\Max_Write_Latency_Int_reg[31]_0 [4]),
        .I2(\Max_Write_Latency_Int_reg[31]_0 [5]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[5] ),
        .O(update_max_Wr_Lat_i_24_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_25
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[2] ),
        .I1(\Max_Write_Latency_Int_reg[31]_0 [2]),
        .I2(\Max_Write_Latency_Int_reg[31]_0 [3]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[3] ),
        .O(update_max_Wr_Lat_i_25_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_26
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[0] ),
        .I1(\Max_Write_Latency_Int_reg[31]_0 [0]),
        .I2(\Max_Write_Latency_Int_reg[31]_0 [1]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[1] ),
        .O(update_max_Wr_Lat_i_26_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_27
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[14] ),
        .I1(\Max_Write_Latency_Int_reg[31]_0 [14]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[15] ),
        .I3(\Max_Write_Latency_Int_reg[31]_0 [15]),
        .O(update_max_Wr_Lat_i_27_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_28
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[12] ),
        .I1(\Max_Write_Latency_Int_reg[31]_0 [12]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[13] ),
        .I3(\Max_Write_Latency_Int_reg[31]_0 [13]),
        .O(update_max_Wr_Lat_i_28_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_29
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[10] ),
        .I1(\Max_Write_Latency_Int_reg[31]_0 [10]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[11] ),
        .I3(\Max_Write_Latency_Int_reg[31]_0 [11]),
        .O(update_max_Wr_Lat_i_29_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_3
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[30] ),
        .I1(\Max_Write_Latency_Int_reg[31]_0 [30]),
        .I2(\Max_Write_Latency_Int_reg[31]_0 [31]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[31] ),
        .O(update_max_Wr_Lat_i_3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_30
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[8] ),
        .I1(\Max_Write_Latency_Int_reg[31]_0 [8]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[9] ),
        .I3(\Max_Write_Latency_Int_reg[31]_0 [9]),
        .O(update_max_Wr_Lat_i_30_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_31
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[6] ),
        .I1(\Max_Write_Latency_Int_reg[31]_0 [6]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[7] ),
        .I3(\Max_Write_Latency_Int_reg[31]_0 [7]),
        .O(update_max_Wr_Lat_i_31_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_32
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[4] ),
        .I1(\Max_Write_Latency_Int_reg[31]_0 [4]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[5] ),
        .I3(\Max_Write_Latency_Int_reg[31]_0 [5]),
        .O(update_max_Wr_Lat_i_32_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_33
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[2] ),
        .I1(\Max_Write_Latency_Int_reg[31]_0 [2]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[3] ),
        .I3(\Max_Write_Latency_Int_reg[31]_0 [3]),
        .O(update_max_Wr_Lat_i_33_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_34
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[0] ),
        .I1(\Max_Write_Latency_Int_reg[31]_0 [0]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[1] ),
        .I3(\Max_Write_Latency_Int_reg[31]_0 [1]),
        .O(update_max_Wr_Lat_i_34_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_4
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[28] ),
        .I1(\Max_Write_Latency_Int_reg[31]_0 [28]),
        .I2(\Max_Write_Latency_Int_reg[31]_0 [29]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[29] ),
        .O(update_max_Wr_Lat_i_4_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_5
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[26] ),
        .I1(\Max_Write_Latency_Int_reg[31]_0 [26]),
        .I2(\Max_Write_Latency_Int_reg[31]_0 [27]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[27] ),
        .O(update_max_Wr_Lat_i_5_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_6
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[24] ),
        .I1(\Max_Write_Latency_Int_reg[31]_0 [24]),
        .I2(\Max_Write_Latency_Int_reg[31]_0 [25]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[25] ),
        .O(update_max_Wr_Lat_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_7
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[22] ),
        .I1(\Max_Write_Latency_Int_reg[31]_0 [22]),
        .I2(\Max_Write_Latency_Int_reg[31]_0 [23]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[23] ),
        .O(update_max_Wr_Lat_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_8
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[20] ),
        .I1(\Max_Write_Latency_Int_reg[31]_0 [20]),
        .I2(\Max_Write_Latency_Int_reg[31]_0 [21]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[21] ),
        .O(update_max_Wr_Lat_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_9
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[18] ),
        .I1(\Max_Write_Latency_Int_reg[31]_0 [18]),
        .I2(\Max_Write_Latency_Int_reg[31]_0 [19]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[19] ),
        .O(update_max_Wr_Lat_i_9_n_0));
  FDRE update_max_Wr_Lat_reg
       (.C(core_aclk),
        .CE(F34_Rd_Vld_reg__0),
        .D(update_max_Wr_Lat_reg_i_1_n_0),
        .Q(update_max_Wr_Lat),
        .R(ext_trig_cdc_sync_n_3));
  CARRY8 update_max_Wr_Lat_reg_i_1
       (.CI(update_max_Wr_Lat_reg_i_2_n_0),
        .CI_TOP(1'b0),
        .CO({update_max_Wr_Lat_reg_i_1_n_0,update_max_Wr_Lat_reg_i_1_n_1,update_max_Wr_Lat_reg_i_1_n_2,update_max_Wr_Lat_reg_i_1_n_3,update_max_Wr_Lat_reg_i_1_n_4,update_max_Wr_Lat_reg_i_1_n_5,update_max_Wr_Lat_reg_i_1_n_6,update_max_Wr_Lat_reg_i_1_n_7}),
        .DI({update_max_Wr_Lat_i_3_n_0,update_max_Wr_Lat_i_4_n_0,update_max_Wr_Lat_i_5_n_0,update_max_Wr_Lat_i_6_n_0,update_max_Wr_Lat_i_7_n_0,update_max_Wr_Lat_i_8_n_0,update_max_Wr_Lat_i_9_n_0,update_max_Wr_Lat_i_10_n_0}),
        .O(NLW_update_max_Wr_Lat_reg_i_1_O_UNCONNECTED[7:0]),
        .S({update_max_Wr_Lat_i_11_n_0,update_max_Wr_Lat_i_12_n_0,update_max_Wr_Lat_i_13_n_0,update_max_Wr_Lat_i_14_n_0,update_max_Wr_Lat_i_15_n_0,update_max_Wr_Lat_i_16_n_0,update_max_Wr_Lat_i_17_n_0,update_max_Wr_Lat_i_18_n_0}));
  CARRY8 update_max_Wr_Lat_reg_i_2
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({update_max_Wr_Lat_reg_i_2_n_0,update_max_Wr_Lat_reg_i_2_n_1,update_max_Wr_Lat_reg_i_2_n_2,update_max_Wr_Lat_reg_i_2_n_3,update_max_Wr_Lat_reg_i_2_n_4,update_max_Wr_Lat_reg_i_2_n_5,update_max_Wr_Lat_reg_i_2_n_6,update_max_Wr_Lat_reg_i_2_n_7}),
        .DI({update_max_Wr_Lat_i_19_n_0,update_max_Wr_Lat_i_20_n_0,update_max_Wr_Lat_i_21_n_0,update_max_Wr_Lat_i_22_n_0,update_max_Wr_Lat_i_23_n_0,update_max_Wr_Lat_i_24_n_0,update_max_Wr_Lat_i_25_n_0,update_max_Wr_Lat_i_26_n_0}),
        .O(NLW_update_max_Wr_Lat_reg_i_2_O_UNCONNECTED[7:0]),
        .S({update_max_Wr_Lat_i_27_n_0,update_max_Wr_Lat_i_28_n_0,update_max_Wr_Lat_i_29_n_0,update_max_Wr_Lat_i_30_n_0,update_max_Wr_Lat_i_31_n_0,update_max_Wr_Lat_i_32_n_0,update_max_Wr_Lat_i_33_n_0,update_max_Wr_Lat_i_34_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_10
       (.I0(\Min_Write_Latency_Int_reg[16]_0 [16]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[16] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[17] ),
        .I3(S0_Min_Write_Latency[17]),
        .O(update_min_Wr_Lat_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_11
       (.I0(S0_Min_Write_Latency[30]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[30] ),
        .I2(S0_Min_Write_Latency[31]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[31] ),
        .O(update_min_Wr_Lat_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_12
       (.I0(S0_Min_Write_Latency[28]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[28] ),
        .I2(S0_Min_Write_Latency[29]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[29] ),
        .O(update_min_Wr_Lat_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_13
       (.I0(S0_Min_Write_Latency[26]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[26] ),
        .I2(S0_Min_Write_Latency[27]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[27] ),
        .O(update_min_Wr_Lat_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_14
       (.I0(S0_Min_Write_Latency[24]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[24] ),
        .I2(S0_Min_Write_Latency[25]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[25] ),
        .O(update_min_Wr_Lat_i_14_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_15
       (.I0(S0_Min_Write_Latency[22]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[22] ),
        .I2(S0_Min_Write_Latency[23]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[23] ),
        .O(update_min_Wr_Lat_i_15_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_16
       (.I0(S0_Min_Write_Latency[20]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[20] ),
        .I2(S0_Min_Write_Latency[21]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[21] ),
        .O(update_min_Wr_Lat_i_16_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_17
       (.I0(S0_Min_Write_Latency[18]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[18] ),
        .I2(S0_Min_Write_Latency[19]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[19] ),
        .O(update_min_Wr_Lat_i_17_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_18
       (.I0(\Min_Write_Latency_Int_reg[16]_0 [16]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[16] ),
        .I2(S0_Min_Write_Latency[17]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[17] ),
        .O(update_min_Wr_Lat_i_18_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_19
       (.I0(\Min_Write_Latency_Int_reg[16]_0 [14]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[14] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[15] ),
        .I3(\Min_Write_Latency_Int_reg[16]_0 [15]),
        .O(update_min_Wr_Lat_i_19_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_20
       (.I0(\Min_Write_Latency_Int_reg[16]_0 [12]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[12] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[13] ),
        .I3(\Min_Write_Latency_Int_reg[16]_0 [13]),
        .O(update_min_Wr_Lat_i_20_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_21
       (.I0(\Min_Write_Latency_Int_reg[16]_0 [10]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[10] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[11] ),
        .I3(\Min_Write_Latency_Int_reg[16]_0 [11]),
        .O(update_min_Wr_Lat_i_21_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_22
       (.I0(\Min_Write_Latency_Int_reg[16]_0 [8]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[8] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[9] ),
        .I3(\Min_Write_Latency_Int_reg[16]_0 [9]),
        .O(update_min_Wr_Lat_i_22_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_23
       (.I0(\Min_Write_Latency_Int_reg[16]_0 [6]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[6] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[7] ),
        .I3(\Min_Write_Latency_Int_reg[16]_0 [7]),
        .O(update_min_Wr_Lat_i_23_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_24
       (.I0(\Min_Write_Latency_Int_reg[16]_0 [4]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[4] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[5] ),
        .I3(\Min_Write_Latency_Int_reg[16]_0 [5]),
        .O(update_min_Wr_Lat_i_24_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_25
       (.I0(\Min_Write_Latency_Int_reg[16]_0 [2]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[2] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[3] ),
        .I3(\Min_Write_Latency_Int_reg[16]_0 [3]),
        .O(update_min_Wr_Lat_i_25_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_26
       (.I0(\Min_Write_Latency_Int_reg[16]_0 [0]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[0] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[1] ),
        .I3(\Min_Write_Latency_Int_reg[16]_0 [1]),
        .O(update_min_Wr_Lat_i_26_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_27
       (.I0(\Min_Write_Latency_Int_reg[16]_0 [14]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[14] ),
        .I2(\Min_Write_Latency_Int_reg[16]_0 [15]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[15] ),
        .O(update_min_Wr_Lat_i_27_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_28
       (.I0(\Min_Write_Latency_Int_reg[16]_0 [12]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[12] ),
        .I2(\Min_Write_Latency_Int_reg[16]_0 [13]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[13] ),
        .O(update_min_Wr_Lat_i_28_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_29
       (.I0(\Min_Write_Latency_Int_reg[16]_0 [10]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[10] ),
        .I2(\Min_Write_Latency_Int_reg[16]_0 [11]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[11] ),
        .O(update_min_Wr_Lat_i_29_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_3
       (.I0(S0_Min_Write_Latency[30]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[30] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[31] ),
        .I3(S0_Min_Write_Latency[31]),
        .O(update_min_Wr_Lat_i_3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_30
       (.I0(\Min_Write_Latency_Int_reg[16]_0 [8]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[8] ),
        .I2(\Min_Write_Latency_Int_reg[16]_0 [9]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[9] ),
        .O(update_min_Wr_Lat_i_30_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_31
       (.I0(\Min_Write_Latency_Int_reg[16]_0 [6]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[6] ),
        .I2(\Min_Write_Latency_Int_reg[16]_0 [7]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[7] ),
        .O(update_min_Wr_Lat_i_31_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_32
       (.I0(\Min_Write_Latency_Int_reg[16]_0 [4]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[4] ),
        .I2(\Min_Write_Latency_Int_reg[16]_0 [5]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[5] ),
        .O(update_min_Wr_Lat_i_32_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_33
       (.I0(\Min_Write_Latency_Int_reg[16]_0 [2]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[2] ),
        .I2(\Min_Write_Latency_Int_reg[16]_0 [3]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[3] ),
        .O(update_min_Wr_Lat_i_33_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_34
       (.I0(\Min_Write_Latency_Int_reg[16]_0 [0]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[0] ),
        .I2(\Min_Write_Latency_Int_reg[16]_0 [1]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[1] ),
        .O(update_min_Wr_Lat_i_34_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_4
       (.I0(S0_Min_Write_Latency[28]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[28] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[29] ),
        .I3(S0_Min_Write_Latency[29]),
        .O(update_min_Wr_Lat_i_4_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_5
       (.I0(S0_Min_Write_Latency[26]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[26] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[27] ),
        .I3(S0_Min_Write_Latency[27]),
        .O(update_min_Wr_Lat_i_5_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_6
       (.I0(S0_Min_Write_Latency[24]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[24] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[25] ),
        .I3(S0_Min_Write_Latency[25]),
        .O(update_min_Wr_Lat_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_7
       (.I0(S0_Min_Write_Latency[22]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[22] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[23] ),
        .I3(S0_Min_Write_Latency[23]),
        .O(update_min_Wr_Lat_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_8
       (.I0(S0_Min_Write_Latency[20]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[20] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[21] ),
        .I3(S0_Min_Write_Latency[21]),
        .O(update_min_Wr_Lat_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_9
       (.I0(S0_Min_Write_Latency[18]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[18] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[19] ),
        .I3(S0_Min_Write_Latency[19]),
        .O(update_min_Wr_Lat_i_9_n_0));
  FDRE update_min_Wr_Lat_reg
       (.C(core_aclk),
        .CE(F34_Rd_Vld_reg__0),
        .D(update_min_Wr_Lat_reg_i_1_n_0),
        .Q(update_min_Wr_Lat),
        .R(ext_trig_cdc_sync_n_3));
  CARRY8 update_min_Wr_Lat_reg_i_1
       (.CI(update_min_Wr_Lat_reg_i_2_n_0),
        .CI_TOP(1'b0),
        .CO({update_min_Wr_Lat_reg_i_1_n_0,update_min_Wr_Lat_reg_i_1_n_1,update_min_Wr_Lat_reg_i_1_n_2,update_min_Wr_Lat_reg_i_1_n_3,update_min_Wr_Lat_reg_i_1_n_4,update_min_Wr_Lat_reg_i_1_n_5,update_min_Wr_Lat_reg_i_1_n_6,update_min_Wr_Lat_reg_i_1_n_7}),
        .DI({update_min_Wr_Lat_i_3_n_0,update_min_Wr_Lat_i_4_n_0,update_min_Wr_Lat_i_5_n_0,update_min_Wr_Lat_i_6_n_0,update_min_Wr_Lat_i_7_n_0,update_min_Wr_Lat_i_8_n_0,update_min_Wr_Lat_i_9_n_0,update_min_Wr_Lat_i_10_n_0}),
        .O(NLW_update_min_Wr_Lat_reg_i_1_O_UNCONNECTED[7:0]),
        .S({update_min_Wr_Lat_i_11_n_0,update_min_Wr_Lat_i_12_n_0,update_min_Wr_Lat_i_13_n_0,update_min_Wr_Lat_i_14_n_0,update_min_Wr_Lat_i_15_n_0,update_min_Wr_Lat_i_16_n_0,update_min_Wr_Lat_i_17_n_0,update_min_Wr_Lat_i_18_n_0}));
  CARRY8 update_min_Wr_Lat_reg_i_2
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({update_min_Wr_Lat_reg_i_2_n_0,update_min_Wr_Lat_reg_i_2_n_1,update_min_Wr_Lat_reg_i_2_n_2,update_min_Wr_Lat_reg_i_2_n_3,update_min_Wr_Lat_reg_i_2_n_4,update_min_Wr_Lat_reg_i_2_n_5,update_min_Wr_Lat_reg_i_2_n_6,update_min_Wr_Lat_reg_i_2_n_7}),
        .DI({update_min_Wr_Lat_i_19_n_0,update_min_Wr_Lat_i_20_n_0,update_min_Wr_Lat_i_21_n_0,update_min_Wr_Lat_i_22_n_0,update_min_Wr_Lat_i_23_n_0,update_min_Wr_Lat_i_24_n_0,update_min_Wr_Lat_i_25_n_0,update_min_Wr_Lat_i_26_n_0}),
        .O(NLW_update_min_Wr_Lat_reg_i_2_O_UNCONNECTED[7:0]),
        .S({update_min_Wr_Lat_i_27_n_0,update_min_Wr_Lat_i_28_n_0,update_min_Wr_Lat_i_29_n_0,update_min_Wr_Lat_i_30_n_0,update_min_Wr_Lat_i_31_n_0,update_min_Wr_Lat_i_32_n_0,update_min_Wr_Lat_i_33_n_0,update_min_Wr_Lat_i_34_n_0}));
  FDRE wid_match_reg_d2_reg
       (.C(core_aclk),
        .CE(rst_int_n),
        .D(wid_match_reg),
        .Q(wid_match_reg_d2),
        .R(1'b0));
  FDRE wid_match_reg_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(wid_match_reg_reg_0),
        .Q(wid_match_reg),
        .R(ext_trig_cdc_sync_n_3));
  LUT6 #(
    .INIT(64'h00FF69966996FF00)) 
    \wr_byte_cnt_d1[6]_i_10 
       (.I0(\wr_byte_cnt_d1[6]_i_24_n_0 ),
        .I1(\wr_byte_cnt_d1[6]_i_25_n_0 ),
        .I2(\wr_byte_cnt_d1[6]_i_26_n_0 ),
        .I3(\wr_byte_cnt_d1[6]_i_4_n_0 ),
        .I4(\wr_byte_cnt_d1[6]_i_28_n_0 ),
        .I5(\wr_byte_cnt_d1[6]_i_27_n_0 ),
        .O(\wr_byte_cnt_d1[6]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \wr_byte_cnt_d1[6]_i_100 
       (.I0(slot_0_axi_wstrb[37]),
        .I1(slot_0_axi_wstrb[36]),
        .I2(slot_0_axi_wstrb[39]),
        .I3(slot_0_axi_wstrb[38]),
        .O(count_48_return[0]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h7EE8)) 
    \wr_byte_cnt_d1[6]_i_101 
       (.I0(slot_0_axi_wstrb[58]),
        .I1(slot_0_axi_wstrb[57]),
        .I2(slot_0_axi_wstrb[59]),
        .I3(slot_0_axi_wstrb[56]),
        .O(count_413_return[1]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'h7EE8)) 
    \wr_byte_cnt_d1[6]_i_102 
       (.I0(slot_0_axi_wstrb[62]),
        .I1(slot_0_axi_wstrb[61]),
        .I2(slot_0_axi_wstrb[63]),
        .I3(slot_0_axi_wstrb[60]),
        .O(count_414_return[1]));
  LUT6 #(
    .INIT(64'h9666666666666666)) 
    \wr_byte_cnt_d1[6]_i_103 
       (.I0(count_40_return[2]),
        .I1(count_45_return[2]),
        .I2(slot_0_axi_wstrb[13]),
        .I3(slot_0_axi_wstrb[12]),
        .I4(slot_0_axi_wstrb[15]),
        .I5(slot_0_axi_wstrb[14]),
        .O(\wr_byte_cnt_d1[6]_i_103_n_0 ));
  LUT6 #(
    .INIT(64'h9666666666666666)) 
    \wr_byte_cnt_d1[6]_i_104 
       (.I0(count_47_return[2]),
        .I1(count_41_return[2]),
        .I2(slot_0_axi_wstrb[17]),
        .I3(slot_0_axi_wstrb[16]),
        .I4(slot_0_axi_wstrb[19]),
        .I5(slot_0_axi_wstrb[18]),
        .O(\wr_byte_cnt_d1[6]_i_104_n_0 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \wr_byte_cnt_d1[6]_i_11 
       (.I0(\wr_byte_cnt_d1[6]_i_34_n_0 ),
        .I1(\wr_byte_cnt_d1[6]_i_35_n_0 ),
        .I2(\wr_byte_cnt_d1[6]_i_36_n_0 ),
        .I3(\wr_byte_cnt_d1[6]_i_5_n_0 ),
        .I4(\wr_byte_cnt_d1[6]_i_37_n_0 ),
        .O(\wr_byte_cnt_d1[6]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \wr_byte_cnt_d1[6]_i_12 
       (.I0(\wr_byte_cnt_d1[6]_i_29_n_0 ),
        .I1(\wr_byte_cnt_d1[6]_i_30_n_0 ),
        .I2(\wr_byte_cnt_d1[6]_i_31_n_0 ),
        .I3(\wr_byte_cnt_d1[6]_i_35_n_0 ),
        .I4(\wr_byte_cnt_d1[6]_i_36_n_0 ),
        .I5(\wr_byte_cnt_d1[6]_i_34_n_0 ),
        .O(\wr_byte_cnt_d1[6]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \wr_byte_cnt_d1[6]_i_13 
       (.I0(\wr_byte_cnt_d1[6]_i_7_n_0 ),
        .I1(\wr_byte_cnt_d1[6]_i_38_n_0 ),
        .I2(\wr_byte_cnt_d1[6]_i_39_n_0 ),
        .I3(\wr_byte_cnt_d1[6]_i_40_n_0 ),
        .O(\wr_byte_cnt_d1[6]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    \wr_byte_cnt_d1[6]_i_14 
       (.I0(\wr_byte_cnt_d1[6]_i_41_n_0 ),
        .I1(\wr_byte_cnt_d1[6]_i_42_n_0 ),
        .I2(\wr_byte_cnt_d1[6]_i_43_n_0 ),
        .I3(\wr_byte_cnt_d1[6]_i_44_n_0 ),
        .I4(\wr_byte_cnt_d1[6]_i_45_n_0 ),
        .O(\wr_byte_cnt_d1[6]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \wr_byte_cnt_d1[6]_i_15 
       (.I0(\wr_byte_cnt_d1[6]_i_46_n_0 ),
        .I1(\wr_byte_cnt_d1[6]_i_47_n_0 ),
        .I2(\wr_byte_cnt_d1[6]_i_48_n_0 ),
        .O(\wr_byte_cnt_d1[6]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h171717FF17FFFFFF)) 
    \wr_byte_cnt_d1[6]_i_16 
       (.I0(count_414_return[2]),
        .I1(count_412_return[2]),
        .I2(count_413_return[2]),
        .I3(count_410_return[2]),
        .I4(count_48_return[2]),
        .I5(count_49_return[2]),
        .O(\wr_byte_cnt_d1[6]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \wr_byte_cnt_d1[6]_i_17 
       (.I0(\wr_byte_cnt_d1[6]_i_21_n_0 ),
        .I1(\wr_byte_cnt_d1[6]_i_19_n_0 ),
        .I2(\wr_byte_cnt_d1[6]_i_20_n_0 ),
        .O(\wr_byte_cnt_d1[6]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT5 #(
    .INIT(32'hFFB2B200)) 
    \wr_byte_cnt_d1[6]_i_18 
       (.I0(\wr_byte_cnt_d1[6]_i_55_n_0 ),
        .I1(\wr_byte_cnt_d1[6]_i_56_n_0 ),
        .I2(\wr_byte_cnt_d1[6]_i_57_n_0 ),
        .I3(\wr_byte_cnt_d1[6]_i_58_n_0 ),
        .I4(\wr_byte_cnt_d1[6]_i_59_n_0 ),
        .O(\wr_byte_cnt_d1[6]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \wr_byte_cnt_d1[6]_i_19 
       (.I0(\wr_byte_cnt_d1[6]_i_41_n_0 ),
        .I1(\wr_byte_cnt_d1[6]_i_42_n_0 ),
        .I2(\wr_byte_cnt_d1[6]_i_43_n_0 ),
        .I3(\wr_byte_cnt_d1[6]_i_45_n_0 ),
        .I4(\wr_byte_cnt_d1[6]_i_44_n_0 ),
        .O(\wr_byte_cnt_d1[6]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hFF696900)) 
    \wr_byte_cnt_d1[6]_i_2 
       (.I0(\wr_byte_cnt_d1[6]_i_14_n_0 ),
        .I1(\wr_byte_cnt_d1[6]_i_15_n_0 ),
        .I2(\wr_byte_cnt_d1[6]_i_16_n_0 ),
        .I3(\wr_byte_cnt_d1[6]_i_17_n_0 ),
        .I4(\wr_byte_cnt_d1[6]_i_18_n_0 ),
        .O(\wr_byte_cnt_d1[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT5 #(
    .INIT(32'hB24D4DB2)) 
    \wr_byte_cnt_d1[6]_i_20 
       (.I0(\wr_byte_cnt_d1[6]_i_55_n_0 ),
        .I1(\wr_byte_cnt_d1[6]_i_56_n_0 ),
        .I2(\wr_byte_cnt_d1[6]_i_57_n_0 ),
        .I3(\wr_byte_cnt_d1[6]_i_59_n_0 ),
        .I4(\wr_byte_cnt_d1[6]_i_58_n_0 ),
        .O(\wr_byte_cnt_d1[6]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    \wr_byte_cnt_d1[6]_i_21 
       (.I0(\wr_byte_cnt_d1[6]_i_60_n_0 ),
        .I1(\wr_byte_cnt_d1[6]_i_61_n_0 ),
        .I2(\wr_byte_cnt_d1[6]_i_62_n_0 ),
        .I3(\wr_byte_cnt_d1[6]_i_63_n_0 ),
        .I4(\wr_byte_cnt_d1[6]_i_64_n_0 ),
        .O(\wr_byte_cnt_d1[6]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h171717FF17FFFFFF)) 
    \wr_byte_cnt_d1[6]_i_22 
       (.I0(\wr_byte_cnt_d1[6]_i_31_n_0 ),
        .I1(\wr_byte_cnt_d1[6]_i_30_n_0 ),
        .I2(\wr_byte_cnt_d1[6]_i_29_n_0 ),
        .I3(\wr_byte_cnt_d1[6]_i_36_n_0 ),
        .I4(\wr_byte_cnt_d1[6]_i_35_n_0 ),
        .I5(\wr_byte_cnt_d1[6]_i_34_n_0 ),
        .O(\wr_byte_cnt_d1[6]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \wr_byte_cnt_d1[6]_i_23 
       (.I0(\wr_byte_cnt_d1[6]_i_24_n_0 ),
        .I1(\wr_byte_cnt_d1[6]_i_26_n_0 ),
        .I2(\wr_byte_cnt_d1[6]_i_25_n_0 ),
        .O(\wr_byte_cnt_d1[6]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \wr_byte_cnt_d1[6]_i_24 
       (.I0(\wr_byte_cnt_d1[6]_i_65_n_0 ),
        .I1(\wr_byte_cnt_d1[6]_i_66_n_0 ),
        .I2(\wr_byte_cnt_d1[6]_i_67_n_0 ),
        .O(\wr_byte_cnt_d1[6]_i_24_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \wr_byte_cnt_d1[6]_i_25 
       (.I0(\wr_byte_cnt_d1[6]_i_56_n_0 ),
        .I1(\wr_byte_cnt_d1[6]_i_55_n_0 ),
        .I2(\wr_byte_cnt_d1[6]_i_57_n_0 ),
        .O(\wr_byte_cnt_d1[6]_i_25_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \wr_byte_cnt_d1[6]_i_26 
       (.I0(\wr_byte_cnt_d1[6]_i_41_n_0 ),
        .I1(\wr_byte_cnt_d1[6]_i_43_n_0 ),
        .I2(\wr_byte_cnt_d1[6]_i_42_n_0 ),
        .O(\wr_byte_cnt_d1[6]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h8EEEEEE8EEE8E888)) 
    \wr_byte_cnt_d1[6]_i_27 
       (.I0(\wr_byte_cnt_d1[6]_i_68_n_0 ),
        .I1(\wr_byte_cnt_d1[6]_i_69_n_0 ),
        .I2(slot_0_axi_wstrb[0]),
        .I3(slot_0_axi_wstrb[3]),
        .I4(slot_0_axi_wstrb[1]),
        .I5(slot_0_axi_wstrb[2]),
        .O(\wr_byte_cnt_d1[6]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \wr_byte_cnt_d1[6]_i_28 
       (.I0(\wr_byte_cnt_d1[6]_i_60_n_0 ),
        .I1(\wr_byte_cnt_d1[6]_i_61_n_0 ),
        .I2(\wr_byte_cnt_d1[6]_i_62_n_0 ),
        .I3(\wr_byte_cnt_d1[6]_i_63_n_0 ),
        .I4(\wr_byte_cnt_d1[6]_i_64_n_0 ),
        .O(\wr_byte_cnt_d1[6]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \wr_byte_cnt_d1[6]_i_29 
       (.I0(\wr_byte_cnt_d1[6]_i_70_n_0 ),
        .I1(\wr_byte_cnt_d1[6]_i_71_n_0 ),
        .I2(\wr_byte_cnt_d1[6]_i_72_n_0 ),
        .O(\wr_byte_cnt_d1[6]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'h96FF0096)) 
    \wr_byte_cnt_d1[6]_i_3 
       (.I0(\wr_byte_cnt_d1[6]_i_19_n_0 ),
        .I1(\wr_byte_cnt_d1[6]_i_20_n_0 ),
        .I2(\wr_byte_cnt_d1[6]_i_21_n_0 ),
        .I3(\wr_byte_cnt_d1[6]_i_22_n_0 ),
        .I4(\wr_byte_cnt_d1[6]_i_23_n_0 ),
        .O(\wr_byte_cnt_d1[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h14417DD7EBBE8228)) 
    \wr_byte_cnt_d1[6]_i_30 
       (.I0(count_414_return[0]),
        .I1(slot_0_axi_wstrb[53]),
        .I2(slot_0_axi_wstrb[52]),
        .I3(\wr_byte_cnt_d1[6]_i_74_n_0 ),
        .I4(count_413_return[0]),
        .I5(\wr_byte_cnt_d1[6]_i_76_n_0 ),
        .O(\wr_byte_cnt_d1[6]_i_30_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \wr_byte_cnt_d1[6]_i_31 
       (.I0(\wr_byte_cnt_d1[6]_i_60_n_0 ),
        .I1(\wr_byte_cnt_d1[6]_i_62_n_0 ),
        .I2(\wr_byte_cnt_d1[6]_i_61_n_0 ),
        .O(\wr_byte_cnt_d1[6]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \wr_byte_cnt_d1[6]_i_32 
       (.I0(count_40_return[0]),
        .I1(count_45_return[0]),
        .I2(slot_0_axi_wstrb[13]),
        .I3(slot_0_axi_wstrb[12]),
        .I4(slot_0_axi_wstrb[15]),
        .I5(slot_0_axi_wstrb[14]),
        .O(\wr_byte_cnt_d1[6]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \wr_byte_cnt_d1[6]_i_33 
       (.I0(count_47_return[0]),
        .I1(count_41_return[0]),
        .I2(slot_0_axi_wstrb[17]),
        .I3(slot_0_axi_wstrb[16]),
        .I4(slot_0_axi_wstrb[19]),
        .I5(slot_0_axi_wstrb[18]),
        .O(\wr_byte_cnt_d1[6]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hBEEBEBBE28828228)) 
    \wr_byte_cnt_d1[6]_i_34 
       (.I0(\wr_byte_cnt_d1[6]_i_32_n_0 ),
        .I1(slot_0_axi_wstrb[1]),
        .I2(slot_0_axi_wstrb[0]),
        .I3(slot_0_axi_wstrb[3]),
        .I4(slot_0_axi_wstrb[2]),
        .I5(\wr_byte_cnt_d1[6]_i_33_n_0 ),
        .O(\wr_byte_cnt_d1[6]_i_34_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \wr_byte_cnt_d1[6]_i_35 
       (.I0(\wr_byte_cnt_d1[6]_i_40_n_0 ),
        .I1(\wr_byte_cnt_d1[6]_i_38_n_0 ),
        .I2(\wr_byte_cnt_d1[6]_i_39_n_0 ),
        .O(\wr_byte_cnt_d1[6]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'h6AA9A9959556566A)) 
    \wr_byte_cnt_d1[6]_i_36 
       (.I0(\wr_byte_cnt_d1[6]_i_68_n_0 ),
        .I1(slot_0_axi_wstrb[2]),
        .I2(slot_0_axi_wstrb[1]),
        .I3(slot_0_axi_wstrb[3]),
        .I4(slot_0_axi_wstrb[0]),
        .I5(\wr_byte_cnt_d1[6]_i_69_n_0 ),
        .O(\wr_byte_cnt_d1[6]_i_36_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \wr_byte_cnt_d1[6]_i_37 
       (.I0(\wr_byte_cnt_d1[6]_i_29_n_0 ),
        .I1(\wr_byte_cnt_d1[6]_i_30_n_0 ),
        .I2(\wr_byte_cnt_d1[6]_i_31_n_0 ),
        .O(\wr_byte_cnt_d1[6]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \wr_byte_cnt_d1[6]_i_38 
       (.I0(count_49_return[0]),
        .I1(count_410_return[0]),
        .I2(slot_0_axi_wstrb[37]),
        .I3(slot_0_axi_wstrb[36]),
        .I4(slot_0_axi_wstrb[39]),
        .I5(slot_0_axi_wstrb[38]),
        .O(\wr_byte_cnt_d1[6]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \wr_byte_cnt_d1[6]_i_39 
       (.I0(count_44_return[0]),
        .I1(count_411_return[0]),
        .I2(slot_0_axi_wstrb[29]),
        .I3(slot_0_axi_wstrb[28]),
        .I4(slot_0_axi_wstrb[31]),
        .I5(slot_0_axi_wstrb[30]),
        .O(\wr_byte_cnt_d1[6]_i_39_n_0 ));
  LUT5 #(
    .INIT(32'h69969669)) 
    \wr_byte_cnt_d1[6]_i_4 
       (.I0(\wr_byte_cnt_d1[6]_i_19_n_0 ),
        .I1(\wr_byte_cnt_d1[6]_i_20_n_0 ),
        .I2(\wr_byte_cnt_d1[6]_i_21_n_0 ),
        .I3(\wr_byte_cnt_d1[6]_i_23_n_0 ),
        .I4(\wr_byte_cnt_d1[6]_i_22_n_0 ),
        .O(\wr_byte_cnt_d1[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \wr_byte_cnt_d1[6]_i_40 
       (.I0(count_413_return[0]),
        .I1(count_414_return[0]),
        .I2(slot_0_axi_wstrb[53]),
        .I3(slot_0_axi_wstrb[52]),
        .I4(slot_0_axi_wstrb[55]),
        .I5(slot_0_axi_wstrb[54]),
        .O(\wr_byte_cnt_d1[6]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hBFFEFEEA2AA8A880)) 
    \wr_byte_cnt_d1[6]_i_41 
       (.I0(count_44_return[1]),
        .I1(slot_0_axi_wstrb[28]),
        .I2(slot_0_axi_wstrb[31]),
        .I3(slot_0_axi_wstrb[29]),
        .I4(slot_0_axi_wstrb[30]),
        .I5(count_411_return[1]),
        .O(\wr_byte_cnt_d1[6]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hBFFEFEEA2AA8A880)) 
    \wr_byte_cnt_d1[6]_i_42 
       (.I0(count_40_return[1]),
        .I1(slot_0_axi_wstrb[12]),
        .I2(slot_0_axi_wstrb[15]),
        .I3(slot_0_axi_wstrb[13]),
        .I4(slot_0_axi_wstrb[14]),
        .I5(count_45_return[1]),
        .O(\wr_byte_cnt_d1[6]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hBFFEFEEA2AA8A880)) 
    \wr_byte_cnt_d1[6]_i_43 
       (.I0(count_47_return[1]),
        .I1(slot_0_axi_wstrb[16]),
        .I2(slot_0_axi_wstrb[19]),
        .I3(slot_0_axi_wstrb[17]),
        .I4(slot_0_axi_wstrb[18]),
        .I5(count_41_return[1]),
        .O(\wr_byte_cnt_d1[6]_i_43_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \wr_byte_cnt_d1[6]_i_44 
       (.I0(\wr_byte_cnt_d1[6]_i_46_n_0 ),
        .I1(\wr_byte_cnt_d1[6]_i_48_n_0 ),
        .I2(\wr_byte_cnt_d1[6]_i_47_n_0 ),
        .O(\wr_byte_cnt_d1[6]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'h171717E817E8E8E8)) 
    \wr_byte_cnt_d1[6]_i_45 
       (.I0(count_414_return[2]),
        .I1(count_412_return[2]),
        .I2(count_413_return[2]),
        .I3(count_410_return[2]),
        .I4(count_48_return[2]),
        .I5(count_49_return[2]),
        .O(\wr_byte_cnt_d1[6]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAA80000000)) 
    \wr_byte_cnt_d1[6]_i_46 
       (.I0(count_44_return[2]),
        .I1(slot_0_axi_wstrb[30]),
        .I2(slot_0_axi_wstrb[31]),
        .I3(slot_0_axi_wstrb[28]),
        .I4(slot_0_axi_wstrb[29]),
        .I5(count_411_return[2]),
        .O(\wr_byte_cnt_d1[6]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAA80000000)) 
    \wr_byte_cnt_d1[6]_i_47 
       (.I0(count_40_return[2]),
        .I1(slot_0_axi_wstrb[14]),
        .I2(slot_0_axi_wstrb[15]),
        .I3(slot_0_axi_wstrb[12]),
        .I4(slot_0_axi_wstrb[13]),
        .I5(count_45_return[2]),
        .O(\wr_byte_cnt_d1[6]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAA80000000)) 
    \wr_byte_cnt_d1[6]_i_48 
       (.I0(count_47_return[2]),
        .I1(slot_0_axi_wstrb[18]),
        .I2(slot_0_axi_wstrb[19]),
        .I3(slot_0_axi_wstrb[16]),
        .I4(slot_0_axi_wstrb[17]),
        .I5(count_41_return[2]),
        .O(\wr_byte_cnt_d1[6]_i_48_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \wr_byte_cnt_d1[6]_i_49 
       (.I0(slot_0_axi_wstrb[61]),
        .I1(slot_0_axi_wstrb[60]),
        .I2(slot_0_axi_wstrb[63]),
        .I3(slot_0_axi_wstrb[62]),
        .O(count_414_return[2]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \wr_byte_cnt_d1[6]_i_5 
       (.I0(\wr_byte_cnt_d1[6]_i_24_n_0 ),
        .I1(\wr_byte_cnt_d1[6]_i_25_n_0 ),
        .I2(\wr_byte_cnt_d1[6]_i_26_n_0 ),
        .I3(\wr_byte_cnt_d1[6]_i_27_n_0 ),
        .I4(\wr_byte_cnt_d1[6]_i_28_n_0 ),
        .O(\wr_byte_cnt_d1[6]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \wr_byte_cnt_d1[6]_i_50 
       (.I0(slot_0_axi_wstrb[53]),
        .I1(slot_0_axi_wstrb[52]),
        .I2(slot_0_axi_wstrb[55]),
        .I3(slot_0_axi_wstrb[54]),
        .O(count_412_return[2]));
  LUT4 #(
    .INIT(16'h8000)) 
    \wr_byte_cnt_d1[6]_i_51 
       (.I0(slot_0_axi_wstrb[57]),
        .I1(slot_0_axi_wstrb[56]),
        .I2(slot_0_axi_wstrb[59]),
        .I3(slot_0_axi_wstrb[58]),
        .O(count_413_return[2]));
  LUT4 #(
    .INIT(16'h8000)) 
    \wr_byte_cnt_d1[6]_i_52 
       (.I0(slot_0_axi_wstrb[45]),
        .I1(slot_0_axi_wstrb[44]),
        .I2(slot_0_axi_wstrb[47]),
        .I3(slot_0_axi_wstrb[46]),
        .O(count_410_return[2]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \wr_byte_cnt_d1[6]_i_53 
       (.I0(slot_0_axi_wstrb[37]),
        .I1(slot_0_axi_wstrb[36]),
        .I2(slot_0_axi_wstrb[39]),
        .I3(slot_0_axi_wstrb[38]),
        .O(count_48_return[2]));
  LUT4 #(
    .INIT(16'h8000)) 
    \wr_byte_cnt_d1[6]_i_54 
       (.I0(slot_0_axi_wstrb[41]),
        .I1(slot_0_axi_wstrb[40]),
        .I2(slot_0_axi_wstrb[43]),
        .I3(slot_0_axi_wstrb[42]),
        .O(count_49_return[2]));
  LUT6 #(
    .INIT(64'hBFFEFEEA2AA8A880)) 
    \wr_byte_cnt_d1[6]_i_55 
       (.I0(count_49_return[1]),
        .I1(slot_0_axi_wstrb[36]),
        .I2(slot_0_axi_wstrb[39]),
        .I3(slot_0_axi_wstrb[37]),
        .I4(slot_0_axi_wstrb[38]),
        .I5(count_410_return[1]),
        .O(\wr_byte_cnt_d1[6]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'h171717FF17FFFFFF)) 
    \wr_byte_cnt_d1[6]_i_56 
       (.I0(count_414_return[0]),
        .I1(count_412_return[0]),
        .I2(count_413_return[0]),
        .I3(count_410_return[0]),
        .I4(count_48_return[0]),
        .I5(count_49_return[0]),
        .O(\wr_byte_cnt_d1[6]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hBFFEFEEA2AA8A880)) 
    \wr_byte_cnt_d1[6]_i_57 
       (.I0(count_413_return[1]),
        .I1(slot_0_axi_wstrb[52]),
        .I2(slot_0_axi_wstrb[55]),
        .I3(slot_0_axi_wstrb[53]),
        .I4(slot_0_axi_wstrb[54]),
        .I5(count_414_return[1]),
        .O(\wr_byte_cnt_d1[6]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hE888888888888888)) 
    \wr_byte_cnt_d1[6]_i_58 
       (.I0(\wr_byte_cnt_d1[6]_i_103_n_0 ),
        .I1(\wr_byte_cnt_d1[6]_i_104_n_0 ),
        .I2(slot_0_axi_wstrb[2]),
        .I3(slot_0_axi_wstrb[3]),
        .I4(slot_0_axi_wstrb[0]),
        .I5(slot_0_axi_wstrb[1]),
        .O(\wr_byte_cnt_d1[6]_i_58_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \wr_byte_cnt_d1[6]_i_59 
       (.I0(\wr_byte_cnt_d1[6]_i_65_n_0 ),
        .I1(\wr_byte_cnt_d1[6]_i_67_n_0 ),
        .I2(\wr_byte_cnt_d1[6]_i_66_n_0 ),
        .O(\wr_byte_cnt_d1[6]_i_59_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \wr_byte_cnt_d1[6]_i_6 
       (.I0(\wr_byte_cnt_d1[6]_i_29_n_0 ),
        .I1(\wr_byte_cnt_d1[6]_i_30_n_0 ),
        .I2(\wr_byte_cnt_d1[6]_i_31_n_0 ),
        .O(\wr_byte_cnt_d1[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBEEBEBBE28828228)) 
    \wr_byte_cnt_d1[6]_i_60 
       (.I0(count_44_return[0]),
        .I1(slot_0_axi_wstrb[30]),
        .I2(slot_0_axi_wstrb[31]),
        .I3(slot_0_axi_wstrb[28]),
        .I4(slot_0_axi_wstrb[29]),
        .I5(count_411_return[0]),
        .O(\wr_byte_cnt_d1[6]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'hBEEBEBBE28828228)) 
    \wr_byte_cnt_d1[6]_i_61 
       (.I0(count_40_return[0]),
        .I1(slot_0_axi_wstrb[14]),
        .I2(slot_0_axi_wstrb[15]),
        .I3(slot_0_axi_wstrb[12]),
        .I4(slot_0_axi_wstrb[13]),
        .I5(count_45_return[0]),
        .O(\wr_byte_cnt_d1[6]_i_61_n_0 ));
  LUT6 #(
    .INIT(64'hBEEBEBBE28828228)) 
    \wr_byte_cnt_d1[6]_i_62 
       (.I0(count_47_return[0]),
        .I1(slot_0_axi_wstrb[18]),
        .I2(slot_0_axi_wstrb[19]),
        .I3(slot_0_axi_wstrb[16]),
        .I4(slot_0_axi_wstrb[17]),
        .I5(count_41_return[0]),
        .O(\wr_byte_cnt_d1[6]_i_62_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \wr_byte_cnt_d1[6]_i_63 
       (.I0(\wr_byte_cnt_d1[6]_i_70_n_0 ),
        .I1(\wr_byte_cnt_d1[6]_i_72_n_0 ),
        .I2(\wr_byte_cnt_d1[6]_i_71_n_0 ),
        .O(\wr_byte_cnt_d1[6]_i_63_n_0 ));
  LUT6 #(
    .INIT(64'h955555556AAAAAAA)) 
    \wr_byte_cnt_d1[6]_i_64 
       (.I0(\wr_byte_cnt_d1[6]_i_103_n_0 ),
        .I1(slot_0_axi_wstrb[1]),
        .I2(slot_0_axi_wstrb[0]),
        .I3(slot_0_axi_wstrb[3]),
        .I4(slot_0_axi_wstrb[2]),
        .I5(\wr_byte_cnt_d1[6]_i_104_n_0 ),
        .O(\wr_byte_cnt_d1[6]_i_64_n_0 ));
  LUT6 #(
    .INIT(64'h9666666666666666)) 
    \wr_byte_cnt_d1[6]_i_65 
       (.I0(count_413_return[2]),
        .I1(count_414_return[2]),
        .I2(slot_0_axi_wstrb[53]),
        .I3(slot_0_axi_wstrb[52]),
        .I4(slot_0_axi_wstrb[55]),
        .I5(slot_0_axi_wstrb[54]),
        .O(\wr_byte_cnt_d1[6]_i_65_n_0 ));
  LUT6 #(
    .INIT(64'h9666666666666666)) 
    \wr_byte_cnt_d1[6]_i_66 
       (.I0(count_44_return[2]),
        .I1(count_411_return[2]),
        .I2(slot_0_axi_wstrb[29]),
        .I3(slot_0_axi_wstrb[28]),
        .I4(slot_0_axi_wstrb[31]),
        .I5(slot_0_axi_wstrb[30]),
        .O(\wr_byte_cnt_d1[6]_i_66_n_0 ));
  LUT6 #(
    .INIT(64'h9666666666666666)) 
    \wr_byte_cnt_d1[6]_i_67 
       (.I0(count_49_return[2]),
        .I1(count_410_return[2]),
        .I2(slot_0_axi_wstrb[37]),
        .I3(slot_0_axi_wstrb[36]),
        .I4(slot_0_axi_wstrb[39]),
        .I5(slot_0_axi_wstrb[38]),
        .O(\wr_byte_cnt_d1[6]_i_67_n_0 ));
  LUT6 #(
    .INIT(64'h6999999699969666)) 
    \wr_byte_cnt_d1[6]_i_68 
       (.I0(count_40_return[1]),
        .I1(count_45_return[1]),
        .I2(slot_0_axi_wstrb[14]),
        .I3(slot_0_axi_wstrb[13]),
        .I4(slot_0_axi_wstrb[15]),
        .I5(slot_0_axi_wstrb[12]),
        .O(\wr_byte_cnt_d1[6]_i_68_n_0 ));
  LUT6 #(
    .INIT(64'h6999999699969666)) 
    \wr_byte_cnt_d1[6]_i_69 
       (.I0(count_47_return[1]),
        .I1(count_41_return[1]),
        .I2(slot_0_axi_wstrb[18]),
        .I3(slot_0_axi_wstrb[17]),
        .I4(slot_0_axi_wstrb[19]),
        .I5(slot_0_axi_wstrb[16]),
        .O(\wr_byte_cnt_d1[6]_i_69_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \wr_byte_cnt_d1[6]_i_7 
       (.I0(\wr_byte_cnt_d1[6]_i_32_n_0 ),
        .I1(slot_0_axi_wstrb[1]),
        .I2(slot_0_axi_wstrb[0]),
        .I3(slot_0_axi_wstrb[3]),
        .I4(slot_0_axi_wstrb[2]),
        .I5(\wr_byte_cnt_d1[6]_i_33_n_0 ),
        .O(\wr_byte_cnt_d1[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6999999699969666)) 
    \wr_byte_cnt_d1[6]_i_70 
       (.I0(count_413_return[1]),
        .I1(count_414_return[1]),
        .I2(slot_0_axi_wstrb[54]),
        .I3(slot_0_axi_wstrb[53]),
        .I4(slot_0_axi_wstrb[55]),
        .I5(slot_0_axi_wstrb[52]),
        .O(\wr_byte_cnt_d1[6]_i_70_n_0 ));
  LUT6 #(
    .INIT(64'h6999999699969666)) 
    \wr_byte_cnt_d1[6]_i_71 
       (.I0(count_44_return[1]),
        .I1(count_411_return[1]),
        .I2(slot_0_axi_wstrb[30]),
        .I3(slot_0_axi_wstrb[29]),
        .I4(slot_0_axi_wstrb[31]),
        .I5(slot_0_axi_wstrb[28]),
        .O(\wr_byte_cnt_d1[6]_i_71_n_0 ));
  LUT6 #(
    .INIT(64'h6999999699969666)) 
    \wr_byte_cnt_d1[6]_i_72 
       (.I0(count_49_return[1]),
        .I1(count_410_return[1]),
        .I2(slot_0_axi_wstrb[38]),
        .I3(slot_0_axi_wstrb[37]),
        .I4(slot_0_axi_wstrb[39]),
        .I5(slot_0_axi_wstrb[36]),
        .O(\wr_byte_cnt_d1[6]_i_72_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \wr_byte_cnt_d1[6]_i_73 
       (.I0(slot_0_axi_wstrb[61]),
        .I1(slot_0_axi_wstrb[60]),
        .I2(slot_0_axi_wstrb[63]),
        .I3(slot_0_axi_wstrb[62]),
        .O(count_414_return[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \wr_byte_cnt_d1[6]_i_74 
       (.I0(slot_0_axi_wstrb[54]),
        .I1(slot_0_axi_wstrb[55]),
        .O(\wr_byte_cnt_d1[6]_i_74_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \wr_byte_cnt_d1[6]_i_75 
       (.I0(slot_0_axi_wstrb[57]),
        .I1(slot_0_axi_wstrb[56]),
        .I2(slot_0_axi_wstrb[59]),
        .I3(slot_0_axi_wstrb[58]),
        .O(count_413_return[0]));
  LUT6 #(
    .INIT(64'hBEEBEBBE28828228)) 
    \wr_byte_cnt_d1[6]_i_76 
       (.I0(count_49_return[0]),
        .I1(slot_0_axi_wstrb[38]),
        .I2(slot_0_axi_wstrb[39]),
        .I3(slot_0_axi_wstrb[36]),
        .I4(slot_0_axi_wstrb[37]),
        .I5(count_410_return[0]),
        .O(\wr_byte_cnt_d1[6]_i_76_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \wr_byte_cnt_d1[6]_i_77 
       (.I0(slot_0_axi_wstrb[5]),
        .I1(slot_0_axi_wstrb[4]),
        .I2(slot_0_axi_wstrb[7]),
        .I3(slot_0_axi_wstrb[6]),
        .O(count_40_return[0]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \wr_byte_cnt_d1[6]_i_78 
       (.I0(slot_0_axi_wstrb[25]),
        .I1(slot_0_axi_wstrb[24]),
        .I2(slot_0_axi_wstrb[27]),
        .I3(slot_0_axi_wstrb[26]),
        .O(count_45_return[0]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \wr_byte_cnt_d1[6]_i_79 
       (.I0(slot_0_axi_wstrb[33]),
        .I1(slot_0_axi_wstrb[32]),
        .I2(slot_0_axi_wstrb[35]),
        .I3(slot_0_axi_wstrb[34]),
        .O(count_47_return[0]));
  LUT5 #(
    .INIT(32'h7E17E87E)) 
    \wr_byte_cnt_d1[6]_i_8 
       (.I0(\wr_byte_cnt_d1[6]_i_18_n_0 ),
        .I1(\wr_byte_cnt_d1[6]_i_17_n_0 ),
        .I2(\wr_byte_cnt_d1[6]_i_15_n_0 ),
        .I3(\wr_byte_cnt_d1[6]_i_16_n_0 ),
        .I4(\wr_byte_cnt_d1[6]_i_14_n_0 ),
        .O(\wr_byte_cnt_d1[6]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \wr_byte_cnt_d1[6]_i_80 
       (.I0(slot_0_axi_wstrb[9]),
        .I1(slot_0_axi_wstrb[8]),
        .I2(slot_0_axi_wstrb[11]),
        .I3(slot_0_axi_wstrb[10]),
        .O(count_41_return[0]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \wr_byte_cnt_d1[6]_i_81 
       (.I0(slot_0_axi_wstrb[41]),
        .I1(slot_0_axi_wstrb[40]),
        .I2(slot_0_axi_wstrb[43]),
        .I3(slot_0_axi_wstrb[42]),
        .O(count_49_return[0]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \wr_byte_cnt_d1[6]_i_82 
       (.I0(slot_0_axi_wstrb[45]),
        .I1(slot_0_axi_wstrb[44]),
        .I2(slot_0_axi_wstrb[47]),
        .I3(slot_0_axi_wstrb[46]),
        .O(count_410_return[0]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \wr_byte_cnt_d1[6]_i_83 
       (.I0(slot_0_axi_wstrb[21]),
        .I1(slot_0_axi_wstrb[20]),
        .I2(slot_0_axi_wstrb[23]),
        .I3(slot_0_axi_wstrb[22]),
        .O(count_44_return[0]));
  LUT4 #(
    .INIT(16'h6996)) 
    \wr_byte_cnt_d1[6]_i_84 
       (.I0(slot_0_axi_wstrb[49]),
        .I1(slot_0_axi_wstrb[48]),
        .I2(slot_0_axi_wstrb[51]),
        .I3(slot_0_axi_wstrb[50]),
        .O(count_411_return[0]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'h7EE8)) 
    \wr_byte_cnt_d1[6]_i_85 
       (.I0(slot_0_axi_wstrb[22]),
        .I1(slot_0_axi_wstrb[21]),
        .I2(slot_0_axi_wstrb[23]),
        .I3(slot_0_axi_wstrb[20]),
        .O(count_44_return[1]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h7EE8)) 
    \wr_byte_cnt_d1[6]_i_86 
       (.I0(slot_0_axi_wstrb[50]),
        .I1(slot_0_axi_wstrb[49]),
        .I2(slot_0_axi_wstrb[51]),
        .I3(slot_0_axi_wstrb[48]),
        .O(count_411_return[1]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'h7EE8)) 
    \wr_byte_cnt_d1[6]_i_87 
       (.I0(slot_0_axi_wstrb[6]),
        .I1(slot_0_axi_wstrb[5]),
        .I2(slot_0_axi_wstrb[7]),
        .I3(slot_0_axi_wstrb[4]),
        .O(count_40_return[1]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h7EE8)) 
    \wr_byte_cnt_d1[6]_i_88 
       (.I0(slot_0_axi_wstrb[26]),
        .I1(slot_0_axi_wstrb[25]),
        .I2(slot_0_axi_wstrb[27]),
        .I3(slot_0_axi_wstrb[24]),
        .O(count_45_return[1]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h7EE8)) 
    \wr_byte_cnt_d1[6]_i_89 
       (.I0(slot_0_axi_wstrb[34]),
        .I1(slot_0_axi_wstrb[33]),
        .I2(slot_0_axi_wstrb[35]),
        .I3(slot_0_axi_wstrb[32]),
        .O(count_47_return[1]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \wr_byte_cnt_d1[6]_i_9 
       (.I0(\wr_byte_cnt_d1[6]_i_14_n_0 ),
        .I1(\wr_byte_cnt_d1[6]_i_15_n_0 ),
        .I2(\wr_byte_cnt_d1[6]_i_16_n_0 ),
        .I3(\wr_byte_cnt_d1[6]_i_3_n_0 ),
        .I4(\wr_byte_cnt_d1[6]_i_18_n_0 ),
        .I5(\wr_byte_cnt_d1[6]_i_17_n_0 ),
        .O(\wr_byte_cnt_d1[6]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h7EE8)) 
    \wr_byte_cnt_d1[6]_i_90 
       (.I0(slot_0_axi_wstrb[10]),
        .I1(slot_0_axi_wstrb[9]),
        .I2(slot_0_axi_wstrb[11]),
        .I3(slot_0_axi_wstrb[8]),
        .O(count_41_return[1]));
  LUT4 #(
    .INIT(16'h8000)) 
    \wr_byte_cnt_d1[6]_i_91 
       (.I0(slot_0_axi_wstrb[21]),
        .I1(slot_0_axi_wstrb[20]),
        .I2(slot_0_axi_wstrb[23]),
        .I3(slot_0_axi_wstrb[22]),
        .O(count_44_return[2]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \wr_byte_cnt_d1[6]_i_92 
       (.I0(slot_0_axi_wstrb[49]),
        .I1(slot_0_axi_wstrb[48]),
        .I2(slot_0_axi_wstrb[51]),
        .I3(slot_0_axi_wstrb[50]),
        .O(count_411_return[2]));
  LUT4 #(
    .INIT(16'h8000)) 
    \wr_byte_cnt_d1[6]_i_93 
       (.I0(slot_0_axi_wstrb[5]),
        .I1(slot_0_axi_wstrb[4]),
        .I2(slot_0_axi_wstrb[7]),
        .I3(slot_0_axi_wstrb[6]),
        .O(count_40_return[2]));
  LUT4 #(
    .INIT(16'h8000)) 
    \wr_byte_cnt_d1[6]_i_94 
       (.I0(slot_0_axi_wstrb[25]),
        .I1(slot_0_axi_wstrb[24]),
        .I2(slot_0_axi_wstrb[27]),
        .I3(slot_0_axi_wstrb[26]),
        .O(count_45_return[2]));
  LUT4 #(
    .INIT(16'h8000)) 
    \wr_byte_cnt_d1[6]_i_95 
       (.I0(slot_0_axi_wstrb[33]),
        .I1(slot_0_axi_wstrb[32]),
        .I2(slot_0_axi_wstrb[35]),
        .I3(slot_0_axi_wstrb[34]),
        .O(count_47_return[2]));
  LUT4 #(
    .INIT(16'h8000)) 
    \wr_byte_cnt_d1[6]_i_96 
       (.I0(slot_0_axi_wstrb[9]),
        .I1(slot_0_axi_wstrb[8]),
        .I2(slot_0_axi_wstrb[11]),
        .I3(slot_0_axi_wstrb[10]),
        .O(count_41_return[2]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'h7EE8)) 
    \wr_byte_cnt_d1[6]_i_97 
       (.I0(slot_0_axi_wstrb[42]),
        .I1(slot_0_axi_wstrb[41]),
        .I2(slot_0_axi_wstrb[43]),
        .I3(slot_0_axi_wstrb[40]),
        .O(count_49_return[1]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'h7EE8)) 
    \wr_byte_cnt_d1[6]_i_98 
       (.I0(slot_0_axi_wstrb[46]),
        .I1(slot_0_axi_wstrb[45]),
        .I2(slot_0_axi_wstrb[47]),
        .I3(slot_0_axi_wstrb[44]),
        .O(count_410_return[1]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \wr_byte_cnt_d1[6]_i_99 
       (.I0(slot_0_axi_wstrb[53]),
        .I1(slot_0_axi_wstrb[52]),
        .I2(slot_0_axi_wstrb[55]),
        .I3(slot_0_axi_wstrb[54]),
        .O(count_412_return[0]));
  FDRE \wr_byte_cnt_d1_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(wr_byte_cnt[0]),
        .Q(\wr_byte_cnt_d1_reg_n_0_[0] ),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \wr_byte_cnt_d1_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(wr_byte_cnt[1]),
        .Q(\wr_byte_cnt_d1_reg_n_0_[1] ),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \wr_byte_cnt_d1_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(wr_byte_cnt[2]),
        .Q(\wr_byte_cnt_d1_reg_n_0_[2] ),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \wr_byte_cnt_d1_reg[3] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(wr_byte_cnt[3]),
        .Q(\wr_byte_cnt_d1_reg_n_0_[3] ),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \wr_byte_cnt_d1_reg[4] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(wr_byte_cnt[4]),
        .Q(\wr_byte_cnt_d1_reg_n_0_[4] ),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \wr_byte_cnt_d1_reg[5] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(wr_byte_cnt[5]),
        .Q(\wr_byte_cnt_d1_reg_n_0_[5] ),
        .R(ext_trig_cdc_sync_n_3));
  FDRE \wr_byte_cnt_d1_reg[6] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(wr_byte_cnt[6]),
        .Q(\wr_byte_cnt_d1_reg_n_0_[6] ),
        .R(ext_trig_cdc_sync_n_3));
  CARRY8 \wr_byte_cnt_d1_reg[6]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_wr_byte_cnt_d1_reg[6]_i_1_CO_UNCONNECTED [7],wr_byte_cnt[6],\NLW_wr_byte_cnt_d1_reg[6]_i_1_CO_UNCONNECTED [5],\wr_byte_cnt_d1_reg[6]_i_1_n_3 ,\wr_byte_cnt_d1_reg[6]_i_1_n_4 ,\wr_byte_cnt_d1_reg[6]_i_1_n_5 ,\wr_byte_cnt_d1_reg[6]_i_1_n_6 ,\wr_byte_cnt_d1_reg[6]_i_1_n_7 }),
        .DI({1'b0,1'b0,\wr_byte_cnt_d1[6]_i_2_n_0 ,\wr_byte_cnt_d1[6]_i_3_n_0 ,\wr_byte_cnt_d1[6]_i_4_n_0 ,\wr_byte_cnt_d1[6]_i_5_n_0 ,\wr_byte_cnt_d1[6]_i_6_n_0 ,\wr_byte_cnt_d1[6]_i_7_n_0 }),
        .O({\NLW_wr_byte_cnt_d1_reg[6]_i_1_O_UNCONNECTED [7:6],wr_byte_cnt[5:0]}),
        .S({1'b0,1'b1,\wr_byte_cnt_d1[6]_i_8_n_0 ,\wr_byte_cnt_d1[6]_i_9_n_0 ,\wr_byte_cnt_d1[6]_i_10_n_0 ,\wr_byte_cnt_d1[6]_i_11_n_0 ,\wr_byte_cnt_d1[6]_i_12_n_0 ,\wr_byte_cnt_d1[6]_i_13_n_0 }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_counter_ovf_18 wr_latency_cnt_inst
       (.\Count_Out_i_reg[0]_0 (rst_int_n_reg_rep_n_0),
        .Data_valid_reg1(Data_valid_reg1),
        .Data_valid_reg2(Data_valid_reg2),
        .Metrics_Cnt_En_Int(Metrics_Cnt_En_Int),
        .Q({Write_Latency_Cnt_Ovf,Write_Latency_Cnt_Out}),
        .Wr_Lat_Start(Wr_Lat_Start),
        .core_aclk(core_aclk),
        .rst_int_n_reg_rep(Wr_cnt_ld));
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    wr_latency_end_d1_i_1
       (.I0(Last_Write),
        .I1(First_Write),
        .I2(Wr_Lat_Start),
        .I3(Last_fifo_Wr_en),
        .I4(Wr_Lat_End),
        .I5(First_Write_d1),
        .O(wr_latency_end));
  FDRE wr_latency_end_d1_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(wr_latency_end),
        .Q(wr_latency_end_d1),
        .R(ext_trig_cdc_sync_n_3));
  FDRE wr_latency_end_d2_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(wr_latency_end_d1),
        .Q(wr_latency_end_d2),
        .R(ext_trig_cdc_sync_n_3));
  FDRE wr_latency_start_d1_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(wr_latency_start),
        .Q(wr_latency_start_d1),
        .R(ext_trig_cdc_sync_n_3));
  FDRE wr_latency_start_d2_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(wr_latency_start_d1),
        .Q(wr_latency_start_d2),
        .R(ext_trig_cdc_sync_n_3));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_metric_counters
   (Acc_OF,
    Q,
    \Accum_i_reg[31] ,
    \Incrementer_reg[31] ,
    Overflow_D1_reg,
    core_aclk,
    \Accum_i_reg[15] ,
    DI,
    S,
    Add_in_Valid,
    \GEN_MUX_N_CNT.accumulate_reg ,
    out,
    core_aresetn,
    Incr_by_12__7_carry,
    Metrics_Cnt_Reset_Final__0,
    D,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] );
  output Acc_OF;
  output [15:0]Q;
  output [31:0]\Accum_i_reg[31] ;
  output [31:0]\Incrementer_reg[31] ;
  input Overflow_D1_reg;
  input core_aclk;
  input [0:0]\Accum_i_reg[15] ;
  input [7:0]DI;
  input [7:0]S;
  input Add_in_Valid;
  input \GEN_MUX_N_CNT.accumulate_reg ;
  input [0:0]out;
  input core_aresetn;
  input [15:0]Incr_by_12__7_carry;
  input Metrics_Cnt_Reset_Final__0;
  input [31:0]D;
  input [31:0]\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ;

  wire Acc_OF;
  wire [0:0]\Accum_i_reg[15] ;
  wire [31:0]\Accum_i_reg[31] ;
  wire Add_in_Valid;
  wire [31:0]D;
  wire [7:0]DI;
  wire \GEN_MUX_N_CNT.accumulate_reg ;
  wire [31:0]\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ;
  wire [15:0]Incr_by_12__7_carry;
  wire [31:0]\Incrementer_reg[31] ;
  wire Metrics_Cnt_Reset_Final__0;
  wire Overflow_D1_reg;
  wire [15:0]Q;
  wire [7:0]S;
  wire core_aclk;
  wire core_aresetn;
  wire [0:0]out;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_metric_sel_n_cnt axi_perf_mon_v5_0_21_metric_sel_n_cnt_inst_0
       (.Acc_OF(Acc_OF),
        .\Accum_i_reg[15] (\Accum_i_reg[15] ),
        .\Accum_i_reg[31] (\Accum_i_reg[31] ),
        .Add_in_Valid(Add_in_Valid),
        .D(D),
        .DI(DI),
        .\GEN_MUX_N_CNT.accumulate_reg_0 (\GEN_MUX_N_CNT.accumulate_reg ),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 (\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .Incr_by_12__7_carry(Incr_by_12__7_carry),
        .\Incrementer_reg[31] (\Incrementer_reg[31] ),
        .Metrics_Cnt_Reset_Final__0(Metrics_Cnt_Reset_Final__0),
        .Overflow_D1_reg(Overflow_D1_reg),
        .Q(Q),
        .S(S),
        .core_aclk(core_aclk),
        .core_aresetn(core_aresetn),
        .out(out));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_metric_sel_n_cnt
   (Acc_OF,
    Q,
    \Accum_i_reg[31] ,
    \Incrementer_reg[31] ,
    Overflow_D1_reg,
    core_aclk,
    \Accum_i_reg[15] ,
    DI,
    S,
    Add_in_Valid,
    \GEN_MUX_N_CNT.accumulate_reg_0 ,
    out,
    core_aresetn,
    Incr_by_12__7_carry,
    Metrics_Cnt_Reset_Final__0,
    D,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 );
  output Acc_OF;
  output [15:0]Q;
  output [31:0]\Accum_i_reg[31] ;
  output [31:0]\Incrementer_reg[31] ;
  input Overflow_D1_reg;
  input core_aclk;
  input [0:0]\Accum_i_reg[15] ;
  input [7:0]DI;
  input [7:0]S;
  input Add_in_Valid;
  input \GEN_MUX_N_CNT.accumulate_reg_0 ;
  input [0:0]out;
  input core_aresetn;
  input [15:0]Incr_by_12__7_carry;
  input Metrics_Cnt_Reset_Final__0;
  input [31:0]D;
  input [31:0]\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ;

  wire Acc_OF;
  wire [0:0]\Accum_i_reg[15] ;
  wire [31:0]\Accum_i_reg[31] ;
  wire Add_in_Valid;
  wire [31:0]D;
  wire [7:0]DI;
  wire \GEN_MUX_N_CNT.Add_in_Valid_reg_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[16] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[17] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[18] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[19] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[20] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[21] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[22] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[23] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[24] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[25] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[26] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[27] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[28] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[29] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[30] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[31] ;
  wire \GEN_MUX_N_CNT.accumulate_reg_0 ;
  wire [31:0]\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[0] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[10] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[11] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[12] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[13] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[14] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[15] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[16] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[17] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[18] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[19] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[1] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[20] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[21] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[22] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[23] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[24] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[25] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[26] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[27] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[28] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[29] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[2] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[30] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[31] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[3] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[4] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[5] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[6] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[7] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[8] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[9] ;
  wire [15:0]Incr_by_12__7_carry;
  wire [31:0]\Incrementer_reg[31] ;
  wire Metrics_Cnt_Reset_Final__0;
  wire Overflow_D1_reg;
  wire [15:0]Q;
  wire [7:0]S;
  wire accumulate;
  wire core_aclk;
  wire core_aresetn;
  wire [0:0]out;

  FDRE \GEN_MUX_N_CNT.Add_in_Valid_reg 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Add_in_Valid),
        .Q(\GEN_MUX_N_CNT.Add_in_Valid_reg_n_0 ),
        .R(Overflow_D1_reg));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(Overflow_D1_reg));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[10] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(D[10]),
        .Q(Q[10]),
        .R(Overflow_D1_reg));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[11] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(D[11]),
        .Q(Q[11]),
        .R(Overflow_D1_reg));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[12] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(D[12]),
        .Q(Q[12]),
        .R(Overflow_D1_reg));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[13] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(D[13]),
        .Q(Q[13]),
        .R(Overflow_D1_reg));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[14] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(D[14]),
        .Q(Q[14]),
        .R(Overflow_D1_reg));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[15] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(D[15]),
        .Q(Q[15]),
        .R(Overflow_D1_reg));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[16] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(D[16]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[16] ),
        .R(Overflow_D1_reg));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[17] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(D[17]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[17] ),
        .R(Overflow_D1_reg));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[18] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(D[18]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[18] ),
        .R(Overflow_D1_reg));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[19] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(D[19]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[19] ),
        .R(Overflow_D1_reg));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(Overflow_D1_reg));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[20] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(D[20]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[20] ),
        .R(Overflow_D1_reg));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[21] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(D[21]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[21] ),
        .R(Overflow_D1_reg));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[22] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(D[22]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[22] ),
        .R(Overflow_D1_reg));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[23] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(D[23]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[23] ),
        .R(Overflow_D1_reg));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[24] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(D[24]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[24] ),
        .R(Overflow_D1_reg));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[25] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(D[25]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[25] ),
        .R(Overflow_D1_reg));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[26] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(D[26]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[26] ),
        .R(Overflow_D1_reg));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[27] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(D[27]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[27] ),
        .R(Overflow_D1_reg));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[28] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(D[28]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[28] ),
        .R(Overflow_D1_reg));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[29] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(D[29]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[29] ),
        .R(Overflow_D1_reg));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(Overflow_D1_reg));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[30] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(D[30]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[30] ),
        .R(Overflow_D1_reg));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[31] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(D[31]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[31] ),
        .R(Overflow_D1_reg));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[3] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(Overflow_D1_reg));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[4] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(Overflow_D1_reg));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[5] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(D[5]),
        .Q(Q[5]),
        .R(Overflow_D1_reg));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[6] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(D[6]),
        .Q(Q[6]),
        .R(Overflow_D1_reg));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[7] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(D[7]),
        .Q(Q[7]),
        .R(Overflow_D1_reg));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[8] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(D[8]),
        .Q(Q[8]),
        .R(Overflow_D1_reg));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[9] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(D[9]),
        .Q(Q[9]),
        .R(Overflow_D1_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_acc_n_incr \GEN_MUX_N_CNT.acc_n_incr_inst 
       (.Acc_OF(Acc_OF),
        .\Accum_i_reg[15]_0 (\Accum_i_reg[15] ),
        .\Accum_i_reg[31]_0 (\Accum_i_reg[31] ),
        .\Accum_i_reg[32]_0 (\GEN_MUX_N_CNT.Add_in_Valid_reg_n_0 ),
        .DI(DI),
        .Incr_by_12__7_carry_0(Incr_by_12__7_carry),
        .\Incrementer_reg[31]_0 (\Incrementer_reg[31] ),
        .Metrics_Cnt_Reset_Final__0(Metrics_Cnt_Reset_Final__0),
        .Overflow_D1_reg_0(Overflow_D1_reg),
        .Q({\GEN_MUX_N_CNT.Add_in_reg_n_0_[31] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[30] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[29] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[28] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[27] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[26] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[25] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[24] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[23] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[22] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[21] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[20] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[19] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[18] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[17] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[16] ,Q}),
        .S(S),
        .accumulate(accumulate),
        .core_aclk(core_aclk),
        .core_aresetn(core_aresetn),
        .\incrementer_input_reg_val_i_reg[31]_0 ({\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[31] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[30] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[29] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[28] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[27] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[26] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[25] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[24] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[23] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[22] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[21] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[20] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[19] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[18] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[17] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[16] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[15] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[14] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[13] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[12] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[11] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[10] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[9] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[8] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[7] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[6] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[5] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[4] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[3] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[2] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[1] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[0] }),
        .out(out));
  FDRE \GEN_MUX_N_CNT.accumulate_reg 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .Q(accumulate),
        .R(Overflow_D1_reg));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [0]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[10] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [10]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[11] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [11]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[12] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [12]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[13] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [13]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[14] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [14]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[15] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [15]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[16] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [16]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[17] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [17]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[18] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [18]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[19] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [19]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[1] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [1]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[20] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [20]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[21] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [21]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[22] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [22]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[23] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [23]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[24] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [24]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[25] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [25]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[26] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [26]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[27] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [27]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[28] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [28]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[29] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [29]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[2] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [2]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[30] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [30]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [31]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[3] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [3]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[4] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [4]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[5] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [5]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[6] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [6]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[7] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [7]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[8] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [8]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[9] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [9]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[9] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_mon_fifo
   (core_aclk,
    core_aresetn,
    slot_0_axi_aclk);
  input core_aclk;
  input core_aresetn;
  input slot_0_axi_aclk;

  wire core_aclk;
  wire core_aresetn;
  wire slot_0_axi_aclk;
  wire NLW_CDC_ENABLE_MCLK_INST_dest_out_UNCONNECTED;

  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__2 CDC_ENABLE_MCLK_INST
       (.dest_clk(slot_0_axi_aclk),
        .dest_out(NLW_CDC_ENABLE_MCLK_INST_dest_out_UNCONNECTED),
        .src_clk(core_aclk),
        .src_in(core_aresetn));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_21_mon_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_mon_fifo__parameterized0
   (Ext_Event0_Sync_Data_Valid,
    Ext_Event_going_on_reg,
    Q,
    ext_clk_0,
    din,
    core_aclk,
    core_aresetn,
    \USE_MON_FIFO.fifo_rd_en_reg_reg_0 ,
    ext_rstn_0,
    Ext_Event_going_on,
    rst_int_n);
  output Ext_Event0_Sync_Data_Valid;
  output Ext_Event_going_on_reg;
  output [0:0]Q;
  input ext_clk_0;
  input [2:0]din;
  input core_aclk;
  input core_aresetn;
  input \USE_MON_FIFO.fifo_rd_en_reg_reg_0 ;
  input ext_rstn_0;
  input Ext_Event_going_on;
  input rst_int_n;

  wire [2:1]Ext_Event0_Sync_Data_Out;
  wire Ext_Event0_Sync_Data_Valid;
  wire Ext_Event_going_on;
  wire Ext_Event_going_on_reg;
  wire [2:0]Fifo_Data_Out;
  wire [0:0]Q;
  wire \USE_MON_FIFO.fifo_rd_en_reg_reg_0 ;
  wire core_aclk;
  wire core_aresetn;
  wire core_resetn_mon;
  wire [2:0]din;
  wire ext_clk_0;
  wire ext_rstn_0;
  wire fifo_rd_en;
  wire rst_int_n;

  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single CDC_ENABLE_MCLK_INST
       (.dest_clk(ext_clk_0),
        .dest_out(core_resetn_mon),
        .src_clk(core_aclk),
        .src_in(core_aresetn));
  LUT5 #(
    .INIT(32'h00E0A0A0)) 
    Ext_Event_going_on_i_1
       (.I0(Ext_Event_going_on),
        .I1(Ext_Event0_Sync_Data_Out[2]),
        .I2(rst_int_n),
        .I3(Ext_Event0_Sync_Data_Out[1]),
        .I4(Ext_Event0_Sync_Data_Valid),
        .O(Ext_Event_going_on_reg));
  FDRE \USE_MON_FIFO.Fifo_Data_Out_Reg_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Fifo_Data_Out[0]),
        .Q(Q),
        .R(\USE_MON_FIFO.fifo_rd_en_reg_reg_0 ));
  FDRE \USE_MON_FIFO.Fifo_Data_Out_Reg_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Fifo_Data_Out[1]),
        .Q(Ext_Event0_Sync_Data_Out[1]),
        .R(\USE_MON_FIFO.fifo_rd_en_reg_reg_0 ));
  FDRE \USE_MON_FIFO.Fifo_Data_Out_Reg_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Fifo_Data_Out[2]),
        .Q(Ext_Event0_Sync_Data_Out[2]),
        .R(\USE_MON_FIFO.fifo_rd_en_reg_reg_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_async_fifo \USE_MON_FIFO.async_fifo_inst 
       (.D(Fifo_Data_Out),
        .core_aclk(core_aclk),
        .dest_out(core_resetn_mon),
        .din(din),
        .ext_clk_0(ext_clk_0),
        .ext_rstn_0(ext_rstn_0),
        .rd_en(fifo_rd_en));
  FDRE \USE_MON_FIFO.fifo_rd_en_reg_reg 
       (.C(core_aclk),
        .CE(1'b1),
        .D(fifo_rd_en),
        .Q(Ext_Event0_Sync_Data_Valid),
        .R(\USE_MON_FIFO.fifo_rd_en_reg_reg_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_register_module
   (out,
    p_in_d1_cdc_from_reg,
    s_out_d4_reg,
    s_out_d5_reg,
    scndry_out_int_d1_reg,
    p_in_d1_cdc_from_reg_0,
    s_out_d4_reg_0,
    s_out_d5_reg_0,
    SR,
    Reset_On_Sample_Int_Lapse_reg_0,
    D,
    Wr_Lat_Start,
    Wr_Lat_End,
    Rd_Lat_Start,
    Rd_Lat_End,
    \IP2Bus_Data_reg[31]_0 ,
    IP2Bus_DataValid_reg_0,
    Lat_Sample_Reg_Rd_En_d3,
    Global_Intr_En,
    s_level_out_d4_reg,
    IP2Bus_DataValid_reg_1,
    \s_level_out_bus_d4_reg[5] ,
    Read_Beat_Cnt_En1,
    Q,
    \Latency_RID_CDC_reg[0]_0 ,
    Rd_Latency_Fifo_Rd_En2,
    p_3_out0_out,
    wr_latency_start,
    p_3_out3_out,
    \Latency_WID_CDC_reg[0]_0 ,
    \WID_Mask_CDC_reg[0]_0 ,
    \Latency_WID_CDC_reg[0]_1 ,
    slot_0_axi_arready_0,
    Rd_Add_Issue6_out,
    S,
    \GEN_METRIC_0.Range_Reg_0_CDC_reg[15]_0 ,
    DI,
    Add_in_Valid,
    \Max_Read_Latency_Int_reg[16] ,
    \GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]_0 ,
    \GEN_METRIC_0.Metric_Sel_0_CDC_reg[4]_0 ,
    \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]_0 ,
    \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]_1 ,
    \GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]_1 ,
    \GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]_2 ,
    \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_0 ,
    \GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]_3 ,
    \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]_2 ,
    \Max_Write_Latency_Int_reg[17] ,
    \Max_Write_Latency_Int_reg[18] ,
    \Max_Write_Latency_Int_reg[19] ,
    \Max_Write_Latency_Int_reg[20] ,
    \Max_Write_Latency_Int_reg[21] ,
    \Max_Write_Latency_Int_reg[22] ,
    \Max_Write_Latency_Int_reg[23] ,
    \Max_Write_Latency_Int_reg[24] ,
    \Max_Write_Latency_Int_reg[25] ,
    \Max_Write_Latency_Int_reg[26] ,
    \Max_Write_Latency_Int_reg[27] ,
    \Max_Write_Latency_Int_reg[28] ,
    \Max_Write_Latency_Int_reg[29] ,
    \Max_Write_Latency_Int_reg[30] ,
    \Max_Write_Latency_Int_reg[31] ,
    \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]_3 ,
    \Sample_Interval_i_reg_CDC_reg[31]_0 ,
    core_aclk,
    Bus2IP_RdCE,
    E,
    s_axi_aclk,
    p_in_d1_cdc_from_reg_1,
    p_in_d1_cdc_from_reg0,
    s_out_re,
    p_in_d1_cdc_from_reg0_0,
    s_out_re_1,
    Global_Clk_Cnt_MSB_Rd_En,
    Global_Clk_Cnt_LSB_Rd_En,
    Sel_Reg_Set_Rd_En,
    p_25_in,
    Global_Clk_Cnt_Set_Rd_En,
    Interval_Cnt_En0,
    s_axi_wdata,
    Control_Set_Wr_En,
    Incr_Reg_Set_Rd_En,
    Lat_Samp_Metric_Cnt_Reg_Set_Rd_En_reg_0,
    Samp_Incr_Reg_Set_Rd_En,
    Lat_Metric_Cnt_Reg_Set_Rd_En_reg_0,
    Event_Log_Set_Rd_En,
    Enlog_Reg_Set_Rd_En,
    Rng_Reg_Set_Rd_En,
    Intr_Reg_Set_Rd_En,
    ID2_Mask_Rd_En,
    ID_Mask_Rd_En,
    Latency_ID2_Rd_En,
    Latency_ID_Rd_En,
    Control_Set_Rd_En,
    Status_Reg_Set_Rd_En,
    Addr_3downto0_is_0xC,
    Lat_Addr_3downto0_is_0x8_reg_0,
    Addr_3downto0_is_0x4,
    Metric_Sel_Reg_0_Rd_En,
    Lat_Status_Reg_WIF_Rd_En_reg_0,
    Lat_Status_Reg_FOC_Rd_En_reg_0,
    Lat_Intr_Reg_ISR_Rd_En_reg_0,
    Lat_Intr_Reg_IER_Rd_En_reg_0,
    Lat_Intr_Reg_GIE_Rd_En_reg_0,
    Addr_7downto4_is_0x0,
    Global_Intr_En_reg_0,
    \Accum_i_reg[15] ,
    Sample_Interval_Cnt_Lapse,
    \Rd_Latency_Fifo_Wr_Data_reg[32] ,
    core_aresetn,
    s_axi_aresetn,
    s_axi_rready,
    rvalid_reg,
    slot_0_axi_arready,
    slot_0_axi_arvalid,
    \Rd_Latency_Fifo_Wr_Data_reg[32]_0 ,
    slot_0_axi_rid,
    rid_match_reg,
    slot_0_axi_awready,
    slot_0_axi_awvalid,
    wr_latency_start_d1_reg,
    slot_0_axi_arid,
    ARID_reg,
    slot_0_axi_awid,
    slot_0_axi_bid,
    slot_0_axi_bready,
    rst_int_n,
    Rd_Add_Issue_reg,
    Incr_by_12_carry,
    Num_RLasts_En,
    Mst_Rd_Idle_Cnt_En,
    \GEN_MUX_N_CNT.Add_in_Valid_i_4_0 ,
    FWL_Rd_Vld,
    Wtrans_Cnt_En,
    \GEN_MUX_N_CNT.Add_in_Valid_reg ,
    FBC_Rd_Vld,
    Write_Latency_En,
    \GEN_MUX_N_CNT.Add_in_reg[0] ,
    \GEN_MUX_N_CNT.Add_in_reg[31] ,
    \GEN_MUX_N_CNT.Add_in_reg[1] ,
    \GEN_MUX_N_CNT.Add_in_reg[2] ,
    \GEN_MUX_N_CNT.Add_in_reg[3] ,
    \GEN_MUX_N_CNT.Add_in_reg[4] ,
    \GEN_MUX_N_CNT.Add_in_reg[5] ,
    \GEN_MUX_N_CNT.Add_in_reg[6] ,
    \GEN_MUX_N_CNT.Add_in_reg[7] ,
    \GEN_MUX_N_CNT.Add_in_reg[8] ,
    \GEN_MUX_N_CNT.Add_in_reg[9] ,
    \GEN_MUX_N_CNT.Add_in_reg[10] ,
    \GEN_MUX_N_CNT.Add_in_reg[11] ,
    \GEN_MUX_N_CNT.Add_in_reg[12] ,
    \GEN_MUX_N_CNT.Add_in_reg[13] ,
    \GEN_MUX_N_CNT.Add_in_reg[14] ,
    \GEN_MUX_N_CNT.Add_in_reg[15] ,
    \GEN_MUX_N_CNT.Add_in_reg[16] ,
    Read_Latency_En,
    \GEN_MUX_N_CNT.Add_in_Valid_reg_0 ,
    FSWI_Rd_Vld,
    \GEN_MUX_N_CNT.Add_in_reg[0]_0 ,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0] ,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[0]_1 ,
    \GEN_MUX_N_CNT.Add_in[0]_i_3_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[0]_2 ,
    External_Event_Cnt_En,
    S0_Read_Byte_Cnt_En,
    \GEN_MUX_N_CNT.Add_in_reg[16]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[31]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[31]_1 ,
    Num_BValids_En,
    Rtrans_Cnt_En,
    S0_S_Null_Byte_Cnt,
    \Lat_Addr_9downto2_CDC_reg[7]_0 ,
    \Sample_Interval_i_reg_CDC_reg[31]_1 ,
    \GEN_METRIC_0.Metric_Sel_0_CDC_reg[7]_0 ,
    \Latency_WID_CDC_reg[15]_0 ,
    \Latency2_WID_CDC_reg[15]_0 ,
    \WID_Mask_CDC_reg[15]_0 ,
    \WID_Mask2_CDC_reg[15]_0 ,
    \GEN_METRIC_0.Range_Reg_0_CDC_reg[31]_0 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 ,
    \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 ,
    \IP2Bus_Data[12]_i_2_0 ,
    Intr_Reg_ISR);
  output out;
  output p_in_d1_cdc_from_reg;
  output s_out_d4_reg;
  output s_out_d5_reg;
  output scndry_out_int_d1_reg;
  output p_in_d1_cdc_from_reg_0;
  output s_out_d4_reg_0;
  output s_out_d5_reg_0;
  output [0:0]SR;
  output [2:0]Reset_On_Sample_Int_Lapse_reg_0;
  output [8:0]D;
  output Wr_Lat_Start;
  output Wr_Lat_End;
  output Rd_Lat_Start;
  output Rd_Lat_End;
  output [31:0]\IP2Bus_Data_reg[31]_0 ;
  output [0:0]IP2Bus_DataValid_reg_0;
  output Lat_Sample_Reg_Rd_En_d3;
  output Global_Intr_En;
  output [0:0]s_level_out_d4_reg;
  output IP2Bus_DataValid_reg_1;
  output [0:0]\s_level_out_bus_d4_reg[5] ;
  output Read_Beat_Cnt_En1;
  output [0:0]Q;
  output [0:0]\Latency_RID_CDC_reg[0]_0 ;
  output Rd_Latency_Fifo_Rd_En2;
  output p_3_out0_out;
  output wr_latency_start;
  output p_3_out3_out;
  output [0:0]\Latency_WID_CDC_reg[0]_0 ;
  output [0:0]\WID_Mask_CDC_reg[0]_0 ;
  output \Latency_WID_CDC_reg[0]_1 ;
  output slot_0_axi_arready_0;
  output Rd_Add_Issue6_out;
  output [7:0]S;
  output [15:0]\GEN_METRIC_0.Range_Reg_0_CDC_reg[15]_0 ;
  output [7:0]DI;
  output Add_in_Valid;
  output [16:0]\Max_Read_Latency_Int_reg[16] ;
  output [0:0]\GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]_0 ;
  output \GEN_METRIC_0.Metric_Sel_0_CDC_reg[4]_0 ;
  output \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]_0 ;
  output \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]_1 ;
  output \GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]_1 ;
  output \GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]_2 ;
  output \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_0 ;
  output \GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]_3 ;
  output \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]_2 ;
  output \Max_Write_Latency_Int_reg[17] ;
  output \Max_Write_Latency_Int_reg[18] ;
  output \Max_Write_Latency_Int_reg[19] ;
  output \Max_Write_Latency_Int_reg[20] ;
  output \Max_Write_Latency_Int_reg[21] ;
  output \Max_Write_Latency_Int_reg[22] ;
  output \Max_Write_Latency_Int_reg[23] ;
  output \Max_Write_Latency_Int_reg[24] ;
  output \Max_Write_Latency_Int_reg[25] ;
  output \Max_Write_Latency_Int_reg[26] ;
  output \Max_Write_Latency_Int_reg[27] ;
  output \Max_Write_Latency_Int_reg[28] ;
  output \Max_Write_Latency_Int_reg[29] ;
  output \Max_Write_Latency_Int_reg[30] ;
  output \Max_Write_Latency_Int_reg[31] ;
  output \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]_3 ;
  output [31:0]\Sample_Interval_i_reg_CDC_reg[31]_0 ;
  input core_aclk;
  input Bus2IP_RdCE;
  input [0:0]E;
  input s_axi_aclk;
  input p_in_d1_cdc_from_reg_1;
  input p_in_d1_cdc_from_reg0;
  input s_out_re;
  input p_in_d1_cdc_from_reg0_0;
  input s_out_re_1;
  input Global_Clk_Cnt_MSB_Rd_En;
  input Global_Clk_Cnt_LSB_Rd_En;
  input Sel_Reg_Set_Rd_En;
  input p_25_in;
  input Global_Clk_Cnt_Set_Rd_En;
  input Interval_Cnt_En0;
  input [31:0]s_axi_wdata;
  input Control_Set_Wr_En;
  input Incr_Reg_Set_Rd_En;
  input Lat_Samp_Metric_Cnt_Reg_Set_Rd_En_reg_0;
  input Samp_Incr_Reg_Set_Rd_En;
  input Lat_Metric_Cnt_Reg_Set_Rd_En_reg_0;
  input Event_Log_Set_Rd_En;
  input Enlog_Reg_Set_Rd_En;
  input Rng_Reg_Set_Rd_En;
  input Intr_Reg_Set_Rd_En;
  input ID2_Mask_Rd_En;
  input ID_Mask_Rd_En;
  input Latency_ID2_Rd_En;
  input Latency_ID_Rd_En;
  input Control_Set_Rd_En;
  input Status_Reg_Set_Rd_En;
  input Addr_3downto0_is_0xC;
  input Lat_Addr_3downto0_is_0x8_reg_0;
  input Addr_3downto0_is_0x4;
  input Metric_Sel_Reg_0_Rd_En;
  input Lat_Status_Reg_WIF_Rd_En_reg_0;
  input Lat_Status_Reg_FOC_Rd_En_reg_0;
  input Lat_Intr_Reg_ISR_Rd_En_reg_0;
  input Lat_Intr_Reg_IER_Rd_En_reg_0;
  input Lat_Intr_Reg_GIE_Rd_En_reg_0;
  input Addr_7downto4_is_0x0;
  input Global_Intr_En_reg_0;
  input [0:0]\Accum_i_reg[15] ;
  input Sample_Interval_Cnt_Lapse;
  input [1:0]\Rd_Latency_Fifo_Wr_Data_reg[32] ;
  input core_aresetn;
  input s_axi_aresetn;
  input s_axi_rready;
  input rvalid_reg;
  input slot_0_axi_arready;
  input slot_0_axi_arvalid;
  input \Rd_Latency_Fifo_Wr_Data_reg[32]_0 ;
  input [0:0]slot_0_axi_rid;
  input rid_match_reg;
  input slot_0_axi_awready;
  input slot_0_axi_awvalid;
  input wr_latency_start_d1_reg;
  input [0:0]slot_0_axi_arid;
  input ARID_reg;
  input [0:0]slot_0_axi_awid;
  input [0:0]slot_0_axi_bid;
  input slot_0_axi_bready;
  input rst_int_n;
  input Rd_Add_Issue_reg;
  input [15:0]Incr_by_12_carry;
  input Num_RLasts_En;
  input Mst_Rd_Idle_Cnt_En;
  input [0:0]\GEN_MUX_N_CNT.Add_in_Valid_i_4_0 ;
  input FWL_Rd_Vld;
  input Wtrans_Cnt_En;
  input [0:0]\GEN_MUX_N_CNT.Add_in_Valid_reg ;
  input FBC_Rd_Vld;
  input Write_Latency_En;
  input [1:0]\GEN_MUX_N_CNT.Add_in_reg[0] ;
  input [31:0]\GEN_MUX_N_CNT.Add_in_reg[31] ;
  input \GEN_MUX_N_CNT.Add_in_reg[1] ;
  input \GEN_MUX_N_CNT.Add_in_reg[2] ;
  input \GEN_MUX_N_CNT.Add_in_reg[3] ;
  input \GEN_MUX_N_CNT.Add_in_reg[4] ;
  input \GEN_MUX_N_CNT.Add_in_reg[5] ;
  input \GEN_MUX_N_CNT.Add_in_reg[6] ;
  input \GEN_MUX_N_CNT.Add_in_reg[7] ;
  input \GEN_MUX_N_CNT.Add_in_reg[8] ;
  input \GEN_MUX_N_CNT.Add_in_reg[9] ;
  input \GEN_MUX_N_CNT.Add_in_reg[10] ;
  input \GEN_MUX_N_CNT.Add_in_reg[11] ;
  input \GEN_MUX_N_CNT.Add_in_reg[12] ;
  input \GEN_MUX_N_CNT.Add_in_reg[13] ;
  input \GEN_MUX_N_CNT.Add_in_reg[14] ;
  input \GEN_MUX_N_CNT.Add_in_reg[15] ;
  input \GEN_MUX_N_CNT.Add_in_reg[16] ;
  input Read_Latency_En;
  input [0:0]\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ;
  input FSWI_Rd_Vld;
  input [0:0]\GEN_MUX_N_CNT.Add_in_reg[0]_0 ;
  input \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0] ;
  input \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0]_0 ;
  input [0:0]\GEN_MUX_N_CNT.Add_in_reg[0]_1 ;
  input [0:0]\GEN_MUX_N_CNT.Add_in[0]_i_3_0 ;
  input [0:0]\GEN_MUX_N_CNT.Add_in_reg[0]_2 ;
  input External_Event_Cnt_En;
  input S0_Read_Byte_Cnt_En;
  input [16:0]\GEN_MUX_N_CNT.Add_in_reg[16]_0 ;
  input [31:0]\GEN_MUX_N_CNT.Add_in_reg[31]_0 ;
  input [31:0]\GEN_MUX_N_CNT.Add_in_reg[31]_1 ;
  input Num_BValids_En;
  input Rtrans_Cnt_En;
  input [0:0]S0_S_Null_Byte_Cnt;
  input [7:0]\Lat_Addr_9downto2_CDC_reg[7]_0 ;
  input [0:0]\Sample_Interval_i_reg_CDC_reg[31]_1 ;
  input [0:0]\GEN_METRIC_0.Metric_Sel_0_CDC_reg[7]_0 ;
  input [0:0]\Latency_WID_CDC_reg[15]_0 ;
  input [0:0]\Latency2_WID_CDC_reg[15]_0 ;
  input [0:0]\WID_Mask_CDC_reg[15]_0 ;
  input [0:0]\WID_Mask2_CDC_reg[15]_0 ;
  input [0:0]\GEN_METRIC_0.Range_Reg_0_CDC_reg[31]_0 ;
  input [31:0]\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ;
  input [31:0]\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ;
  input [31:0]\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 ;
  input [31:0]\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 ;
  input [31:0]\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 ;
  input [11:0]\IP2Bus_Data[12]_i_2_0 ;
  input [12:0]Intr_Reg_ISR;

  wire ARID_reg;
  wire [0:0]\Accum_i_reg[15] ;
  wire Add_in_Valid;
  wire Addr_3downto0_is_0x4;
  wire Addr_3downto0_is_0xC;
  wire Addr_7downto4_is_0x0;
  wire Bus2IP_RdCE;
  wire Control_Set_Rd_En;
  wire Control_Set_Wr_En;
  wire [8:0]D;
  wire [7:0]DI;
  wire [0:0]E;
  wire Enlog_Reg_Set_Rd_En;
  wire Event_Log_Set_Rd_En;
  wire External_Event_Cnt_En;
  wire FBC_Rd_Vld;
  wire FSWI_Rd_Vld;
  wire FWL_Rd_Vld;
  wire [31:0]\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 ;
  wire \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_0 ;
  wire [0:0]\GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]_0 ;
  wire \GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]_1 ;
  wire \GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]_2 ;
  wire \GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]_3 ;
  wire \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]_0 ;
  wire \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]_1 ;
  wire \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]_2 ;
  wire \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]_3 ;
  wire \GEN_METRIC_0.Metric_Sel_0_CDC_reg[4]_0 ;
  wire [0:0]\GEN_METRIC_0.Metric_Sel_0_CDC_reg[7]_0 ;
  wire [15:0]\GEN_METRIC_0.Range_Reg_0_CDC_reg[15]_0 ;
  wire [0:0]\GEN_METRIC_0.Range_Reg_0_CDC_reg[31]_0 ;
  wire [31:0]\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ;
  wire [31:0]\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ;
  wire [31:0]\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 ;
  wire [31:0]\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_34_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_35_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_36_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_37_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_38_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_39_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_40_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_41_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_42_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_43_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_44_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_45_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_46_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_47_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_48_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_49_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_50_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_51_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_52_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_53_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_54_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_55_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_56_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_57_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_58_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_59_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_60_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_61_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_62_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_63_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_64_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_65_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_66_n_0 ;
  wire [31:0]\GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR ;
  wire [31:0]\GEN_METRIC_RAM.metric_ram_data_in ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_10_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_11_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_2_n_0 ;
  wire [0:0]\GEN_MUX_N_CNT.Add_in[0]_i_3_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_7_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_8_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_9_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[10]_i_2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[11]_i_2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[12]_i_2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[13]_i_2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[14]_i_2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[15]_i_2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[16]_i_2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[16]_i_3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[1]_i_2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[2]_i_2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[2]_i_3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[2]_i_4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[31]_i_12_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[31]_i_13_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[31]_i_8_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[3]_i_2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[4]_i_2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[5]_i_2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[6]_i_2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[7]_i_2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[8]_i_2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[9]_i_2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_10_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_11_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_12_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_3_n_0 ;
  wire [0:0]\GEN_MUX_N_CNT.Add_in_Valid_i_4_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_7_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_8_n_0 ;
  wire [0:0]\GEN_MUX_N_CNT.Add_in_Valid_reg ;
  wire [0:0]\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ;
  wire [1:0]\GEN_MUX_N_CNT.Add_in_reg[0] ;
  wire [0:0]\GEN_MUX_N_CNT.Add_in_reg[0]_0 ;
  wire [0:0]\GEN_MUX_N_CNT.Add_in_reg[0]_1 ;
  wire [0:0]\GEN_MUX_N_CNT.Add_in_reg[0]_2 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[10] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[11] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[12] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[13] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[14] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[15] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[16] ;
  wire [16:0]\GEN_MUX_N_CNT.Add_in_reg[16]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[1] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[2] ;
  wire [31:0]\GEN_MUX_N_CNT.Add_in_reg[31] ;
  wire [31:0]\GEN_MUX_N_CNT.Add_in_reg[31]_0 ;
  wire [31:0]\GEN_MUX_N_CNT.Add_in_reg[31]_1 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[3] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[4] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[5] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[6] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[7] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[8] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[9] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_2_n_0 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0]_0 ;
  wire Global_Clk_Cnt_LSB_Rd_En;
  wire Global_Clk_Cnt_MSB_Rd_En;
  wire Global_Clk_Cnt_Set_Rd_En;
  wire Global_Intr_En;
  wire Global_Intr_En_reg_0;
  wire ID2_Mask_Rd_En;
  wire ID_Mask_Rd_En;
  wire [0:0]IP2Bus_DataValid_reg_0;
  wire IP2Bus_DataValid_reg_1;
  wire \IP2Bus_Data[0]_i_2_n_0 ;
  wire \IP2Bus_Data[0]_i_3_n_0 ;
  wire \IP2Bus_Data[0]_i_4_n_0 ;
  wire \IP2Bus_Data[0]_i_6_n_0 ;
  wire \IP2Bus_Data[0]_i_7_n_0 ;
  wire \IP2Bus_Data[0]_i_9_n_0 ;
  wire \IP2Bus_Data[10]_i_2_n_0 ;
  wire \IP2Bus_Data[10]_i_4_n_0 ;
  wire \IP2Bus_Data[10]_i_5_n_0 ;
  wire \IP2Bus_Data[10]_i_6_n_0 ;
  wire \IP2Bus_Data[10]_i_7_n_0 ;
  wire \IP2Bus_Data[11]_i_2_n_0 ;
  wire \IP2Bus_Data[11]_i_4_n_0 ;
  wire \IP2Bus_Data[11]_i_5_n_0 ;
  wire \IP2Bus_Data[11]_i_6_n_0 ;
  wire \IP2Bus_Data[11]_i_7_n_0 ;
  wire [11:0]\IP2Bus_Data[12]_i_2_0 ;
  wire \IP2Bus_Data[12]_i_2_n_0 ;
  wire \IP2Bus_Data[12]_i_4_n_0 ;
  wire \IP2Bus_Data[12]_i_5_n_0 ;
  wire \IP2Bus_Data[12]_i_6_n_0 ;
  wire \IP2Bus_Data[12]_i_7_n_0 ;
  wire \IP2Bus_Data[13]_i_2_n_0 ;
  wire \IP2Bus_Data[13]_i_4_n_0 ;
  wire \IP2Bus_Data[13]_i_5_n_0 ;
  wire \IP2Bus_Data[13]_i_6_n_0 ;
  wire \IP2Bus_Data[14]_i_2_n_0 ;
  wire \IP2Bus_Data[14]_i_4_n_0 ;
  wire \IP2Bus_Data[14]_i_5_n_0 ;
  wire \IP2Bus_Data[14]_i_6_n_0 ;
  wire \IP2Bus_Data[15]_i_2_n_0 ;
  wire \IP2Bus_Data[15]_i_4_n_0 ;
  wire \IP2Bus_Data[15]_i_5_n_0 ;
  wire \IP2Bus_Data[15]_i_6_n_0 ;
  wire \IP2Bus_Data[16]_i_2_n_0 ;
  wire \IP2Bus_Data[16]_i_4_n_0 ;
  wire \IP2Bus_Data[16]_i_5_n_0 ;
  wire \IP2Bus_Data[16]_i_6_n_0 ;
  wire \IP2Bus_Data[17]_i_2_n_0 ;
  wire \IP2Bus_Data[17]_i_4_n_0 ;
  wire \IP2Bus_Data[17]_i_5_n_0 ;
  wire \IP2Bus_Data[17]_i_6_n_0 ;
  wire \IP2Bus_Data[17]_i_7_n_0 ;
  wire \IP2Bus_Data[17]_i_8_n_0 ;
  wire \IP2Bus_Data[17]_i_9_n_0 ;
  wire \IP2Bus_Data[18]_i_2_n_0 ;
  wire \IP2Bus_Data[18]_i_4_n_0 ;
  wire \IP2Bus_Data[18]_i_5_n_0 ;
  wire \IP2Bus_Data[18]_i_6_n_0 ;
  wire \IP2Bus_Data[19]_i_2_n_0 ;
  wire \IP2Bus_Data[19]_i_4_n_0 ;
  wire \IP2Bus_Data[19]_i_5_n_0 ;
  wire \IP2Bus_Data[19]_i_6_n_0 ;
  wire \IP2Bus_Data[1]_i_10_n_0 ;
  wire \IP2Bus_Data[1]_i_11_n_0 ;
  wire \IP2Bus_Data[1]_i_3_n_0 ;
  wire \IP2Bus_Data[1]_i_4_n_0 ;
  wire \IP2Bus_Data[1]_i_6_n_0 ;
  wire \IP2Bus_Data[1]_i_7_n_0 ;
  wire \IP2Bus_Data[1]_i_8_n_0 ;
  wire \IP2Bus_Data[20]_i_2_n_0 ;
  wire \IP2Bus_Data[20]_i_4_n_0 ;
  wire \IP2Bus_Data[20]_i_5_n_0 ;
  wire \IP2Bus_Data[20]_i_6_n_0 ;
  wire \IP2Bus_Data[21]_i_2_n_0 ;
  wire \IP2Bus_Data[21]_i_4_n_0 ;
  wire \IP2Bus_Data[21]_i_5_n_0 ;
  wire \IP2Bus_Data[21]_i_6_n_0 ;
  wire \IP2Bus_Data[22]_i_2_n_0 ;
  wire \IP2Bus_Data[22]_i_4_n_0 ;
  wire \IP2Bus_Data[22]_i_5_n_0 ;
  wire \IP2Bus_Data[22]_i_6_n_0 ;
  wire \IP2Bus_Data[23]_i_2_n_0 ;
  wire \IP2Bus_Data[23]_i_4_n_0 ;
  wire \IP2Bus_Data[23]_i_5_n_0 ;
  wire \IP2Bus_Data[23]_i_6_n_0 ;
  wire \IP2Bus_Data[24]_i_2_n_0 ;
  wire \IP2Bus_Data[24]_i_4_n_0 ;
  wire \IP2Bus_Data[24]_i_5_n_0 ;
  wire \IP2Bus_Data[24]_i_6_n_0 ;
  wire \IP2Bus_Data[25]_i_2_n_0 ;
  wire \IP2Bus_Data[25]_i_4_n_0 ;
  wire \IP2Bus_Data[25]_i_5_n_0 ;
  wire \IP2Bus_Data[25]_i_6_n_0 ;
  wire \IP2Bus_Data[26]_i_2_n_0 ;
  wire \IP2Bus_Data[26]_i_4_n_0 ;
  wire \IP2Bus_Data[26]_i_5_n_0 ;
  wire \IP2Bus_Data[26]_i_6_n_0 ;
  wire \IP2Bus_Data[27]_i_2_n_0 ;
  wire \IP2Bus_Data[27]_i_4_n_0 ;
  wire \IP2Bus_Data[27]_i_5_n_0 ;
  wire \IP2Bus_Data[27]_i_6_n_0 ;
  wire \IP2Bus_Data[28]_i_2_n_0 ;
  wire \IP2Bus_Data[28]_i_4_n_0 ;
  wire \IP2Bus_Data[28]_i_5_n_0 ;
  wire \IP2Bus_Data[28]_i_6_n_0 ;
  wire \IP2Bus_Data[29]_i_2_n_0 ;
  wire \IP2Bus_Data[29]_i_4_n_0 ;
  wire \IP2Bus_Data[29]_i_5_n_0 ;
  wire \IP2Bus_Data[29]_i_6_n_0 ;
  wire \IP2Bus_Data[2]_i_2_n_0 ;
  wire \IP2Bus_Data[2]_i_4_n_0 ;
  wire \IP2Bus_Data[2]_i_6_n_0 ;
  wire \IP2Bus_Data[2]_i_7_n_0 ;
  wire \IP2Bus_Data[2]_i_8_n_0 ;
  wire \IP2Bus_Data[2]_i_9_n_0 ;
  wire \IP2Bus_Data[30]_i_2_n_0 ;
  wire \IP2Bus_Data[30]_i_4_n_0 ;
  wire \IP2Bus_Data[30]_i_5_n_0 ;
  wire \IP2Bus_Data[30]_i_6_n_0 ;
  wire \IP2Bus_Data[31]_i_10_n_0 ;
  wire \IP2Bus_Data[31]_i_11_n_0 ;
  wire \IP2Bus_Data[31]_i_12_n_0 ;
  wire \IP2Bus_Data[31]_i_13_n_0 ;
  wire \IP2Bus_Data[31]_i_14_n_0 ;
  wire \IP2Bus_Data[31]_i_3_n_0 ;
  wire \IP2Bus_Data[31]_i_4_n_0 ;
  wire \IP2Bus_Data[31]_i_5_n_0 ;
  wire \IP2Bus_Data[31]_i_6_n_0 ;
  wire \IP2Bus_Data[31]_i_8_n_0 ;
  wire \IP2Bus_Data[31]_i_9_n_0 ;
  wire \IP2Bus_Data[3]_i_2_n_0 ;
  wire \IP2Bus_Data[3]_i_4_n_0 ;
  wire \IP2Bus_Data[3]_i_5_n_0 ;
  wire \IP2Bus_Data[3]_i_6_n_0 ;
  wire \IP2Bus_Data[3]_i_8_n_0 ;
  wire \IP2Bus_Data[4]_i_2_n_0 ;
  wire \IP2Bus_Data[4]_i_4_n_0 ;
  wire \IP2Bus_Data[4]_i_5_n_0 ;
  wire \IP2Bus_Data[4]_i_6_n_0 ;
  wire \IP2Bus_Data[4]_i_8_n_0 ;
  wire \IP2Bus_Data[5]_i_2_n_0 ;
  wire \IP2Bus_Data[5]_i_4_n_0 ;
  wire \IP2Bus_Data[5]_i_5_n_0 ;
  wire \IP2Bus_Data[5]_i_6_n_0 ;
  wire \IP2Bus_Data[5]_i_8_n_0 ;
  wire \IP2Bus_Data[6]_i_2_n_0 ;
  wire \IP2Bus_Data[6]_i_4_n_0 ;
  wire \IP2Bus_Data[6]_i_5_n_0 ;
  wire \IP2Bus_Data[6]_i_6_n_0 ;
  wire \IP2Bus_Data[6]_i_8_n_0 ;
  wire \IP2Bus_Data[7]_i_11_n_0 ;
  wire \IP2Bus_Data[7]_i_12_n_0 ;
  wire \IP2Bus_Data[7]_i_3_n_0 ;
  wire \IP2Bus_Data[7]_i_5_n_0 ;
  wire \IP2Bus_Data[7]_i_7_n_0 ;
  wire \IP2Bus_Data[7]_i_8_n_0 ;
  wire \IP2Bus_Data[7]_i_9_n_0 ;
  wire \IP2Bus_Data[8]_i_2_n_0 ;
  wire \IP2Bus_Data[8]_i_5_n_0 ;
  wire \IP2Bus_Data[8]_i_6_n_0 ;
  wire \IP2Bus_Data[8]_i_7_n_0 ;
  wire \IP2Bus_Data[8]_i_8_n_0 ;
  wire \IP2Bus_Data[8]_i_9_n_0 ;
  wire \IP2Bus_Data[9]_i_2_n_0 ;
  wire \IP2Bus_Data[9]_i_4_n_0 ;
  wire \IP2Bus_Data[9]_i_5_n_0 ;
  wire \IP2Bus_Data[9]_i_6_n_0 ;
  wire \IP2Bus_Data[9]_i_7_n_0 ;
  wire [31:0]\IP2Bus_Data_reg[31]_0 ;
  wire Incr_Reg_Set_Rd_En;
  wire [15:0]Incr_by_12_carry;
  wire Interval_Cnt_En0;
  wire [12:0]Intr_Reg_ISR;
  wire Intr_Reg_Set_Rd_En;
  wire Lat_Addr_3downto0_is_0x4;
  wire Lat_Addr_3downto0_is_0x8;
  wire Lat_Addr_3downto0_is_0x8_reg_0;
  wire Lat_Addr_3downto0_is_0xC;
  wire Lat_Addr_7downto4_is_0x0;
  wire [7:0]Lat_Addr_9downto2_CDC;
  wire [7:0]\Lat_Addr_9downto2_CDC_reg[7]_0 ;
  wire Lat_Control_Set_Rd_En;
  wire Lat_Enlog_Reg_Set_Rd_En;
  wire Lat_Event_Log_Set_Rd_En;
  wire [31:0]Lat_Global_Clk_Cnt_LSB_CDCR;
  wire Lat_Global_Clk_Cnt_LSB_Rd_En;
  wire Lat_Global_Clk_Cnt_MSB_Rd_En;
  wire Lat_Global_Clk_Cnt_Set_Rd_En;
  wire Lat_ID2_Mask_Rd_En;
  wire Lat_ID_Mask_Rd_En;
  wire Lat_Incr_Reg_Set_Rd_En;
  wire Lat_Intr_Reg_GIE_Rd_En;
  wire Lat_Intr_Reg_GIE_Rd_En_reg_0;
  wire Lat_Intr_Reg_IER_Rd_En;
  wire Lat_Intr_Reg_IER_Rd_En_reg_0;
  wire Lat_Intr_Reg_ISR_Rd_En;
  wire Lat_Intr_Reg_ISR_Rd_En_reg_0;
  wire Lat_Intr_Reg_Set_Rd_En;
  wire Lat_Latency_ID2_Rd_En;
  wire Lat_Latency_ID_Rd_En;
  wire Lat_Metric_Cnt_Reg_Set_Rd_En;
  wire Lat_Metric_Cnt_Reg_Set_Rd_En_reg_0;
  wire Lat_Metric_Sel_Reg_0_Rd_En;
  wire Lat_Rng_Reg_Set_Rd_En;
  wire Lat_Samp_Incr_Reg_Set_Rd_En;
  wire Lat_Samp_Metric_Cnt_Reg_Set_Rd_En;
  wire Lat_Samp_Metric_Cnt_Reg_Set_Rd_En_reg_0;
  wire Lat_Sample_Interval_Rd_En;
  wire Lat_Sample_Reg_Rd_En;
  wire Lat_Sample_Reg_Rd_En_d3;
  wire Lat_Sel_Reg_Set_Rd_En;
  wire Lat_Status_Reg_FOC_Rd_En;
  wire Lat_Status_Reg_FOC_Rd_En_reg_0;
  wire Lat_Status_Reg_Set_Rd_En;
  wire Lat_Status_Reg_WIF_Rd_En;
  wire Lat_Status_Reg_WIF_Rd_En_reg_0;
  wire \Latency2_RID_CDC_reg_n_0_[0] ;
  wire \Latency2_RID_CDC_reg_n_0_[10] ;
  wire \Latency2_RID_CDC_reg_n_0_[11] ;
  wire \Latency2_RID_CDC_reg_n_0_[12] ;
  wire \Latency2_RID_CDC_reg_n_0_[13] ;
  wire \Latency2_RID_CDC_reg_n_0_[14] ;
  wire \Latency2_RID_CDC_reg_n_0_[15] ;
  wire \Latency2_RID_CDC_reg_n_0_[1] ;
  wire \Latency2_RID_CDC_reg_n_0_[2] ;
  wire \Latency2_RID_CDC_reg_n_0_[3] ;
  wire \Latency2_RID_CDC_reg_n_0_[4] ;
  wire \Latency2_RID_CDC_reg_n_0_[5] ;
  wire \Latency2_RID_CDC_reg_n_0_[6] ;
  wire \Latency2_RID_CDC_reg_n_0_[7] ;
  wire \Latency2_RID_CDC_reg_n_0_[8] ;
  wire \Latency2_RID_CDC_reg_n_0_[9] ;
  wire [0:0]\Latency2_WID_CDC_reg[15]_0 ;
  wire \Latency2_WID_CDC_reg_n_0_[0] ;
  wire \Latency2_WID_CDC_reg_n_0_[10] ;
  wire \Latency2_WID_CDC_reg_n_0_[11] ;
  wire \Latency2_WID_CDC_reg_n_0_[12] ;
  wire \Latency2_WID_CDC_reg_n_0_[13] ;
  wire \Latency2_WID_CDC_reg_n_0_[14] ;
  wire \Latency2_WID_CDC_reg_n_0_[15] ;
  wire \Latency2_WID_CDC_reg_n_0_[1] ;
  wire \Latency2_WID_CDC_reg_n_0_[2] ;
  wire \Latency2_WID_CDC_reg_n_0_[3] ;
  wire \Latency2_WID_CDC_reg_n_0_[4] ;
  wire \Latency2_WID_CDC_reg_n_0_[5] ;
  wire \Latency2_WID_CDC_reg_n_0_[6] ;
  wire \Latency2_WID_CDC_reg_n_0_[7] ;
  wire \Latency2_WID_CDC_reg_n_0_[8] ;
  wire \Latency2_WID_CDC_reg_n_0_[9] ;
  wire Latency_ID2_Rd_En;
  wire Latency_ID_Rd_En;
  wire [0:0]\Latency_RID_CDC_reg[0]_0 ;
  wire \Latency_RID_CDC_reg_n_0_[10] ;
  wire \Latency_RID_CDC_reg_n_0_[11] ;
  wire \Latency_RID_CDC_reg_n_0_[12] ;
  wire \Latency_RID_CDC_reg_n_0_[13] ;
  wire \Latency_RID_CDC_reg_n_0_[14] ;
  wire \Latency_RID_CDC_reg_n_0_[15] ;
  wire \Latency_RID_CDC_reg_n_0_[1] ;
  wire \Latency_RID_CDC_reg_n_0_[2] ;
  wire \Latency_RID_CDC_reg_n_0_[3] ;
  wire \Latency_RID_CDC_reg_n_0_[4] ;
  wire \Latency_RID_CDC_reg_n_0_[5] ;
  wire \Latency_RID_CDC_reg_n_0_[6] ;
  wire \Latency_RID_CDC_reg_n_0_[7] ;
  wire \Latency_RID_CDC_reg_n_0_[8] ;
  wire \Latency_RID_CDC_reg_n_0_[9] ;
  wire [0:0]\Latency_WID_CDC_reg[0]_0 ;
  wire \Latency_WID_CDC_reg[0]_1 ;
  wire [0:0]\Latency_WID_CDC_reg[15]_0 ;
  wire \Latency_WID_CDC_reg_n_0_[10] ;
  wire \Latency_WID_CDC_reg_n_0_[11] ;
  wire \Latency_WID_CDC_reg_n_0_[12] ;
  wire \Latency_WID_CDC_reg_n_0_[13] ;
  wire \Latency_WID_CDC_reg_n_0_[14] ;
  wire \Latency_WID_CDC_reg_n_0_[15] ;
  wire \Latency_WID_CDC_reg_n_0_[1] ;
  wire \Latency_WID_CDC_reg_n_0_[2] ;
  wire \Latency_WID_CDC_reg_n_0_[3] ;
  wire \Latency_WID_CDC_reg_n_0_[4] ;
  wire \Latency_WID_CDC_reg_n_0_[5] ;
  wire \Latency_WID_CDC_reg_n_0_[6] ;
  wire \Latency_WID_CDC_reg_n_0_[7] ;
  wire \Latency_WID_CDC_reg_n_0_[8] ;
  wire \Latency_WID_CDC_reg_n_0_[9] ;
  wire [16:0]\Max_Read_Latency_Int_reg[16] ;
  wire \Max_Write_Latency_Int_reg[17] ;
  wire \Max_Write_Latency_Int_reg[18] ;
  wire \Max_Write_Latency_Int_reg[19] ;
  wire \Max_Write_Latency_Int_reg[20] ;
  wire \Max_Write_Latency_Int_reg[21] ;
  wire \Max_Write_Latency_Int_reg[22] ;
  wire \Max_Write_Latency_Int_reg[23] ;
  wire \Max_Write_Latency_Int_reg[24] ;
  wire \Max_Write_Latency_Int_reg[25] ;
  wire \Max_Write_Latency_Int_reg[26] ;
  wire \Max_Write_Latency_Int_reg[27] ;
  wire \Max_Write_Latency_Int_reg[28] ;
  wire \Max_Write_Latency_Int_reg[29] ;
  wire \Max_Write_Latency_Int_reg[30] ;
  wire \Max_Write_Latency_Int_reg[31] ;
  wire [7:0]Metric_Sel_0;
  wire Metric_Sel_Reg_0_Rd_En;
  wire Mst_Rd_Idle_Cnt_En;
  wire Num_BValids_En;
  wire Num_RLasts_En;
  wire [0:0]Q;
  wire \RID_Mask2_CDC_reg_n_0_[0] ;
  wire \RID_Mask2_CDC_reg_n_0_[10] ;
  wire \RID_Mask2_CDC_reg_n_0_[11] ;
  wire \RID_Mask2_CDC_reg_n_0_[12] ;
  wire \RID_Mask2_CDC_reg_n_0_[13] ;
  wire \RID_Mask2_CDC_reg_n_0_[14] ;
  wire \RID_Mask2_CDC_reg_n_0_[15] ;
  wire \RID_Mask2_CDC_reg_n_0_[1] ;
  wire \RID_Mask2_CDC_reg_n_0_[2] ;
  wire \RID_Mask2_CDC_reg_n_0_[3] ;
  wire \RID_Mask2_CDC_reg_n_0_[4] ;
  wire \RID_Mask2_CDC_reg_n_0_[5] ;
  wire \RID_Mask2_CDC_reg_n_0_[6] ;
  wire \RID_Mask2_CDC_reg_n_0_[7] ;
  wire \RID_Mask2_CDC_reg_n_0_[8] ;
  wire \RID_Mask2_CDC_reg_n_0_[9] ;
  wire \RID_Mask_CDC_reg_n_0_[10] ;
  wire \RID_Mask_CDC_reg_n_0_[11] ;
  wire \RID_Mask_CDC_reg_n_0_[12] ;
  wire \RID_Mask_CDC_reg_n_0_[13] ;
  wire \RID_Mask_CDC_reg_n_0_[14] ;
  wire \RID_Mask_CDC_reg_n_0_[15] ;
  wire \RID_Mask_CDC_reg_n_0_[1] ;
  wire \RID_Mask_CDC_reg_n_0_[2] ;
  wire \RID_Mask_CDC_reg_n_0_[3] ;
  wire \RID_Mask_CDC_reg_n_0_[4] ;
  wire \RID_Mask_CDC_reg_n_0_[5] ;
  wire \RID_Mask_CDC_reg_n_0_[6] ;
  wire \RID_Mask_CDC_reg_n_0_[7] ;
  wire \RID_Mask_CDC_reg_n_0_[8] ;
  wire \RID_Mask_CDC_reg_n_0_[9] ;
  wire RValid;
  wire [31:16]Range_Reg_0;
  wire Rd_Add_Issue6_out;
  wire Rd_Add_Issue_reg;
  wire Rd_Lat_End;
  wire Rd_Lat_Start;
  wire Rd_Latency_Fifo_Rd_En2;
  wire [1:0]\Rd_Latency_Fifo_Wr_Data_reg[32] ;
  wire \Rd_Latency_Fifo_Wr_Data_reg[32]_0 ;
  wire Read_Beat_Cnt_En1;
  wire Read_Latency_En;
  wire [2:0]Reset_On_Sample_Int_Lapse_reg_0;
  wire Rng_Reg_Set_Rd_En;
  wire Rtrans_Cnt_En;
  wire [7:0]S;
  wire S0_Read_Byte_Cnt_En;
  wire [0:0]S0_S_Null_Byte_Cnt;
  wire [0:0]SR;
  wire Samp_Incr_Reg_Set_Rd_En;
  wire Sample_Interval_Cnt_Lapse;
  wire [31:0]\Sample_Interval_i_reg_CDC_reg[31]_0 ;
  wire [0:0]\Sample_Interval_i_reg_CDC_reg[31]_1 ;
  wire Sample_Reg_Rd_First;
  wire [31:0]Sample_Time_Diff;
  wire [31:0]Sample_Time_Diff_Reg;
  wire Sel_Reg_Set_Rd_En;
  wire Status_Reg_Set_Rd_En;
  wire [0:0]\WID_Mask2_CDC_reg[15]_0 ;
  wire \WID_Mask2_CDC_reg_n_0_[0] ;
  wire \WID_Mask2_CDC_reg_n_0_[10] ;
  wire \WID_Mask2_CDC_reg_n_0_[11] ;
  wire \WID_Mask2_CDC_reg_n_0_[12] ;
  wire \WID_Mask2_CDC_reg_n_0_[13] ;
  wire \WID_Mask2_CDC_reg_n_0_[14] ;
  wire \WID_Mask2_CDC_reg_n_0_[15] ;
  wire \WID_Mask2_CDC_reg_n_0_[1] ;
  wire \WID_Mask2_CDC_reg_n_0_[2] ;
  wire \WID_Mask2_CDC_reg_n_0_[3] ;
  wire \WID_Mask2_CDC_reg_n_0_[4] ;
  wire \WID_Mask2_CDC_reg_n_0_[5] ;
  wire \WID_Mask2_CDC_reg_n_0_[6] ;
  wire \WID_Mask2_CDC_reg_n_0_[7] ;
  wire \WID_Mask2_CDC_reg_n_0_[8] ;
  wire \WID_Mask2_CDC_reg_n_0_[9] ;
  wire [0:0]\WID_Mask_CDC_reg[0]_0 ;
  wire [0:0]\WID_Mask_CDC_reg[15]_0 ;
  wire \WID_Mask_CDC_reg_n_0_[10] ;
  wire \WID_Mask_CDC_reg_n_0_[11] ;
  wire \WID_Mask_CDC_reg_n_0_[12] ;
  wire \WID_Mask_CDC_reg_n_0_[13] ;
  wire \WID_Mask_CDC_reg_n_0_[14] ;
  wire \WID_Mask_CDC_reg_n_0_[15] ;
  wire \WID_Mask_CDC_reg_n_0_[1] ;
  wire \WID_Mask_CDC_reg_n_0_[2] ;
  wire \WID_Mask_CDC_reg_n_0_[3] ;
  wire \WID_Mask_CDC_reg_n_0_[4] ;
  wire \WID_Mask_CDC_reg_n_0_[5] ;
  wire \WID_Mask_CDC_reg_n_0_[6] ;
  wire \WID_Mask_CDC_reg_n_0_[7] ;
  wire \WID_Mask_CDC_reg_n_0_[8] ;
  wire \WID_Mask_CDC_reg_n_0_[9] ;
  wire Wr_Lat_End;
  wire Wr_Lat_Start;
  wire Write_Latency_En;
  wire Wtrans_Cnt_En;
  wire cdc_sync_inst2_n_4;
  wire cdc_sync_inst2_n_5;
  wire cdc_sync_inst2_n_6;
  wire cdc_sync_inst2_n_7;
  wire core_aclk;
  wire core_aresetn;
  wire eventlog_fifo_rden_n_1;
  wire eventlog_fifo_rden_n_10;
  wire eventlog_fifo_rden_n_11;
  wire eventlog_fifo_rden_n_12;
  wire eventlog_fifo_rden_n_13;
  wire eventlog_fifo_rden_n_14;
  wire eventlog_fifo_rden_n_15;
  wire eventlog_fifo_rden_n_16;
  wire eventlog_fifo_rden_n_17;
  wire eventlog_fifo_rden_n_18;
  wire eventlog_fifo_rden_n_19;
  wire eventlog_fifo_rden_n_2;
  wire eventlog_fifo_rden_n_20;
  wire eventlog_fifo_rden_n_21;
  wire eventlog_fifo_rden_n_22;
  wire eventlog_fifo_rden_n_23;
  wire eventlog_fifo_rden_n_24;
  wire eventlog_fifo_rden_n_25;
  wire eventlog_fifo_rden_n_26;
  wire eventlog_fifo_rden_n_27;
  wire eventlog_fifo_rden_n_28;
  wire eventlog_fifo_rden_n_29;
  wire eventlog_fifo_rden_n_3;
  wire eventlog_fifo_rden_n_30;
  wire eventlog_fifo_rden_n_31;
  wire eventlog_fifo_rden_n_32;
  wire eventlog_fifo_rden_n_4;
  wire eventlog_fifo_rden_n_5;
  wire eventlog_fifo_rden_n_6;
  wire eventlog_fifo_rden_n_7;
  wire eventlog_fifo_rden_n_8;
  wire eventlog_fifo_rden_n_9;
  wire \metric_calc_inst0/p_3_out2_out ;
  wire out;
  wire [31:0]p_1_in;
  wire p_25_in;
  wire p_3_out0_out;
  wire p_3_out3_out;
  wire p_in_d1_cdc_from_reg;
  wire p_in_d1_cdc_from_reg0;
  wire p_in_d1_cdc_from_reg0_0;
  wire p_in_d1_cdc_from_reg_0;
  wire p_in_d1_cdc_from_reg_1;
  wire rid_match_reg;
  wire rst_int_n;
  wire rvalid_reg;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire s_axi_rready;
  wire [31:0]s_axi_wdata;
  wire [0:0]\s_level_out_bus_d4_reg[5] ;
  wire [0:0]s_level_out_d4_reg;
  wire s_out_d4_reg;
  wire s_out_d4_reg_0;
  wire s_out_d5_reg;
  wire s_out_d5_reg_0;
  wire s_out_re;
  wire s_out_re_1;
  wire scndry_out_int_d1_reg;
  wire [0:0]slot_0_axi_arid;
  wire slot_0_axi_arready;
  wire slot_0_axi_arready_0;
  wire slot_0_axi_arvalid;
  wire [0:0]slot_0_axi_awid;
  wire slot_0_axi_awready;
  wire slot_0_axi_awvalid;
  wire [0:0]slot_0_axi_bid;
  wire slot_0_axi_bready;
  wire [0:0]slot_0_axi_rid;
  wire wr_latency_start;
  wire wr_latency_start_d1_reg;
  wire [15:0]\NLW_GEN_METRIC_RAM.Metric_ram_CDCR_reg_CASDOUTA_UNCONNECTED ;
  wire [15:0]\NLW_GEN_METRIC_RAM.Metric_ram_CDCR_reg_CASDOUTB_UNCONNECTED ;
  wire [1:0]\NLW_GEN_METRIC_RAM.Metric_ram_CDCR_reg_CASDOUTPA_UNCONNECTED ;
  wire [1:0]\NLW_GEN_METRIC_RAM.Metric_ram_CDCR_reg_CASDOUTPB_UNCONNECTED ;
  wire [15:14]\NLW_GEN_METRIC_RAM.Metric_ram_CDCR_reg_DOUTBDOUT_UNCONNECTED ;
  wire [1:0]\NLW_GEN_METRIC_RAM.Metric_ram_CDCR_reg_DOUTPBDOUTP_UNCONNECTED ;

  FDRE En_Id_Based_reg
       (.C(s_axi_aclk),
        .CE(Control_Set_Wr_En),
        .D(s_axi_wdata[3]),
        .Q(D[5]),
        .R(SR));
  FDRE Event_Log_En_reg
       (.C(s_axi_aclk),
        .CE(Control_Set_Wr_En),
        .D(s_axi_wdata[8]),
        .Q(D[2]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'hEBFF)) 
    \GEN_ARSIZE_AXI4.Mst_Rd_Idle_Cnt_En_i_2 
       (.I0(Q),
        .I1(slot_0_axi_rid),
        .I2(\Latency_RID_CDC_reg[0]_0 ),
        .I3(\Rd_Latency_Fifo_Wr_Data_reg[32] [1]),
        .O(Read_Beat_Cnt_En1));
  LUT5 #(
    .INIT(32'h0600FFFF)) 
    \GEN_ARSIZE_AXI4.Num_BValids_En_i_2 
       (.I0(\Latency_WID_CDC_reg[0]_0 ),
        .I1(slot_0_axi_bid),
        .I2(\WID_Mask_CDC_reg[0]_0 ),
        .I3(\Rd_Latency_Fifo_Wr_Data_reg[32] [1]),
        .I4(slot_0_axi_bready),
        .O(\Latency_WID_CDC_reg[0]_1 ));
  FDRE \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[0] 
       (.C(core_aclk),
        .CE(scndry_out_int_d1_reg),
        .D(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 [0]),
        .Q(Lat_Global_Clk_Cnt_LSB_CDCR[0]),
        .R(p_in_d1_cdc_from_reg_1));
  FDRE \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[10] 
       (.C(core_aclk),
        .CE(scndry_out_int_d1_reg),
        .D(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 [10]),
        .Q(Lat_Global_Clk_Cnt_LSB_CDCR[10]),
        .R(p_in_d1_cdc_from_reg_1));
  FDRE \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[11] 
       (.C(core_aclk),
        .CE(scndry_out_int_d1_reg),
        .D(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 [11]),
        .Q(Lat_Global_Clk_Cnt_LSB_CDCR[11]),
        .R(p_in_d1_cdc_from_reg_1));
  FDRE \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[12] 
       (.C(core_aclk),
        .CE(scndry_out_int_d1_reg),
        .D(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 [12]),
        .Q(Lat_Global_Clk_Cnt_LSB_CDCR[12]),
        .R(p_in_d1_cdc_from_reg_1));
  FDRE \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[13] 
       (.C(core_aclk),
        .CE(scndry_out_int_d1_reg),
        .D(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 [13]),
        .Q(Lat_Global_Clk_Cnt_LSB_CDCR[13]),
        .R(p_in_d1_cdc_from_reg_1));
  FDRE \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[14] 
       (.C(core_aclk),
        .CE(scndry_out_int_d1_reg),
        .D(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 [14]),
        .Q(Lat_Global_Clk_Cnt_LSB_CDCR[14]),
        .R(p_in_d1_cdc_from_reg_1));
  FDRE \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[15] 
       (.C(core_aclk),
        .CE(scndry_out_int_d1_reg),
        .D(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 [15]),
        .Q(Lat_Global_Clk_Cnt_LSB_CDCR[15]),
        .R(p_in_d1_cdc_from_reg_1));
  FDRE \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[16] 
       (.C(core_aclk),
        .CE(scndry_out_int_d1_reg),
        .D(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 [16]),
        .Q(Lat_Global_Clk_Cnt_LSB_CDCR[16]),
        .R(p_in_d1_cdc_from_reg_1));
  FDRE \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[17] 
       (.C(core_aclk),
        .CE(scndry_out_int_d1_reg),
        .D(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 [17]),
        .Q(Lat_Global_Clk_Cnt_LSB_CDCR[17]),
        .R(p_in_d1_cdc_from_reg_1));
  FDRE \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[18] 
       (.C(core_aclk),
        .CE(scndry_out_int_d1_reg),
        .D(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 [18]),
        .Q(Lat_Global_Clk_Cnt_LSB_CDCR[18]),
        .R(p_in_d1_cdc_from_reg_1));
  FDRE \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[19] 
       (.C(core_aclk),
        .CE(scndry_out_int_d1_reg),
        .D(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 [19]),
        .Q(Lat_Global_Clk_Cnt_LSB_CDCR[19]),
        .R(p_in_d1_cdc_from_reg_1));
  FDRE \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[1] 
       (.C(core_aclk),
        .CE(scndry_out_int_d1_reg),
        .D(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 [1]),
        .Q(Lat_Global_Clk_Cnt_LSB_CDCR[1]),
        .R(p_in_d1_cdc_from_reg_1));
  FDRE \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[20] 
       (.C(core_aclk),
        .CE(scndry_out_int_d1_reg),
        .D(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 [20]),
        .Q(Lat_Global_Clk_Cnt_LSB_CDCR[20]),
        .R(p_in_d1_cdc_from_reg_1));
  FDRE \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[21] 
       (.C(core_aclk),
        .CE(scndry_out_int_d1_reg),
        .D(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 [21]),
        .Q(Lat_Global_Clk_Cnt_LSB_CDCR[21]),
        .R(p_in_d1_cdc_from_reg_1));
  FDRE \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[22] 
       (.C(core_aclk),
        .CE(scndry_out_int_d1_reg),
        .D(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 [22]),
        .Q(Lat_Global_Clk_Cnt_LSB_CDCR[22]),
        .R(p_in_d1_cdc_from_reg_1));
  FDRE \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[23] 
       (.C(core_aclk),
        .CE(scndry_out_int_d1_reg),
        .D(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 [23]),
        .Q(Lat_Global_Clk_Cnt_LSB_CDCR[23]),
        .R(p_in_d1_cdc_from_reg_1));
  FDRE \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[24] 
       (.C(core_aclk),
        .CE(scndry_out_int_d1_reg),
        .D(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 [24]),
        .Q(Lat_Global_Clk_Cnt_LSB_CDCR[24]),
        .R(p_in_d1_cdc_from_reg_1));
  FDRE \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[25] 
       (.C(core_aclk),
        .CE(scndry_out_int_d1_reg),
        .D(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 [25]),
        .Q(Lat_Global_Clk_Cnt_LSB_CDCR[25]),
        .R(p_in_d1_cdc_from_reg_1));
  FDRE \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[26] 
       (.C(core_aclk),
        .CE(scndry_out_int_d1_reg),
        .D(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 [26]),
        .Q(Lat_Global_Clk_Cnt_LSB_CDCR[26]),
        .R(p_in_d1_cdc_from_reg_1));
  FDRE \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[27] 
       (.C(core_aclk),
        .CE(scndry_out_int_d1_reg),
        .D(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 [27]),
        .Q(Lat_Global_Clk_Cnt_LSB_CDCR[27]),
        .R(p_in_d1_cdc_from_reg_1));
  FDRE \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[28] 
       (.C(core_aclk),
        .CE(scndry_out_int_d1_reg),
        .D(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 [28]),
        .Q(Lat_Global_Clk_Cnt_LSB_CDCR[28]),
        .R(p_in_d1_cdc_from_reg_1));
  FDRE \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[29] 
       (.C(core_aclk),
        .CE(scndry_out_int_d1_reg),
        .D(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 [29]),
        .Q(Lat_Global_Clk_Cnt_LSB_CDCR[29]),
        .R(p_in_d1_cdc_from_reg_1));
  FDRE \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[2] 
       (.C(core_aclk),
        .CE(scndry_out_int_d1_reg),
        .D(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 [2]),
        .Q(Lat_Global_Clk_Cnt_LSB_CDCR[2]),
        .R(p_in_d1_cdc_from_reg_1));
  FDRE \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[30] 
       (.C(core_aclk),
        .CE(scndry_out_int_d1_reg),
        .D(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 [30]),
        .Q(Lat_Global_Clk_Cnt_LSB_CDCR[30]),
        .R(p_in_d1_cdc_from_reg_1));
  FDRE \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31] 
       (.C(core_aclk),
        .CE(scndry_out_int_d1_reg),
        .D(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 [31]),
        .Q(Lat_Global_Clk_Cnt_LSB_CDCR[31]),
        .R(p_in_d1_cdc_from_reg_1));
  FDRE \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[3] 
       (.C(core_aclk),
        .CE(scndry_out_int_d1_reg),
        .D(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 [3]),
        .Q(Lat_Global_Clk_Cnt_LSB_CDCR[3]),
        .R(p_in_d1_cdc_from_reg_1));
  FDRE \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[4] 
       (.C(core_aclk),
        .CE(scndry_out_int_d1_reg),
        .D(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 [4]),
        .Q(Lat_Global_Clk_Cnt_LSB_CDCR[4]),
        .R(p_in_d1_cdc_from_reg_1));
  FDRE \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[5] 
       (.C(core_aclk),
        .CE(scndry_out_int_d1_reg),
        .D(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 [5]),
        .Q(Lat_Global_Clk_Cnt_LSB_CDCR[5]),
        .R(p_in_d1_cdc_from_reg_1));
  FDRE \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[6] 
       (.C(core_aclk),
        .CE(scndry_out_int_d1_reg),
        .D(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 [6]),
        .Q(Lat_Global_Clk_Cnt_LSB_CDCR[6]),
        .R(p_in_d1_cdc_from_reg_1));
  FDRE \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[7] 
       (.C(core_aclk),
        .CE(scndry_out_int_d1_reg),
        .D(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 [7]),
        .Q(Lat_Global_Clk_Cnt_LSB_CDCR[7]),
        .R(p_in_d1_cdc_from_reg_1));
  FDRE \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[8] 
       (.C(core_aclk),
        .CE(scndry_out_int_d1_reg),
        .D(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 [8]),
        .Q(Lat_Global_Clk_Cnt_LSB_CDCR[8]),
        .R(p_in_d1_cdc_from_reg_1));
  FDRE \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[9] 
       (.C(core_aclk),
        .CE(scndry_out_int_d1_reg),
        .D(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 [9]),
        .Q(Lat_Global_Clk_Cnt_LSB_CDCR[9]),
        .R(p_in_d1_cdc_from_reg_1));
  FDRE \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[7]_0 ),
        .D(s_axi_wdata[0]),
        .Q(Metric_Sel_0[0]),
        .R(SR));
  FDRE \GEN_METRIC_0.Metric_Sel_0_CDC_reg[1] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[7]_0 ),
        .D(s_axi_wdata[1]),
        .Q(Metric_Sel_0[1]),
        .R(SR));
  FDRE \GEN_METRIC_0.Metric_Sel_0_CDC_reg[2] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[7]_0 ),
        .D(s_axi_wdata[2]),
        .Q(Metric_Sel_0[2]),
        .R(SR));
  FDRE \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[7]_0 ),
        .D(s_axi_wdata[3]),
        .Q(Metric_Sel_0[3]),
        .R(SR));
  FDRE \GEN_METRIC_0.Metric_Sel_0_CDC_reg[4] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[7]_0 ),
        .D(s_axi_wdata[4]),
        .Q(Metric_Sel_0[4]),
        .R(SR));
  FDRE \GEN_METRIC_0.Metric_Sel_0_CDC_reg[5] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[7]_0 ),
        .D(s_axi_wdata[5]),
        .Q(Metric_Sel_0[5]),
        .R(SR));
  FDRE \GEN_METRIC_0.Metric_Sel_0_CDC_reg[6] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[7]_0 ),
        .D(s_axi_wdata[6]),
        .Q(Metric_Sel_0[6]),
        .R(SR));
  FDRE \GEN_METRIC_0.Metric_Sel_0_CDC_reg[7] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[7]_0 ),
        .D(s_axi_wdata[7]),
        .Q(Metric_Sel_0[7]),
        .R(SR));
  FDRE \GEN_METRIC_0.Range_Reg_0_CDC_reg[0] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_0.Range_Reg_0_CDC_reg[31]_0 ),
        .D(s_axi_wdata[0]),
        .Q(\GEN_METRIC_0.Range_Reg_0_CDC_reg[15]_0 [0]),
        .R(SR));
  FDRE \GEN_METRIC_0.Range_Reg_0_CDC_reg[10] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_0.Range_Reg_0_CDC_reg[31]_0 ),
        .D(s_axi_wdata[10]),
        .Q(\GEN_METRIC_0.Range_Reg_0_CDC_reg[15]_0 [10]),
        .R(SR));
  FDRE \GEN_METRIC_0.Range_Reg_0_CDC_reg[11] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_0.Range_Reg_0_CDC_reg[31]_0 ),
        .D(s_axi_wdata[11]),
        .Q(\GEN_METRIC_0.Range_Reg_0_CDC_reg[15]_0 [11]),
        .R(SR));
  FDRE \GEN_METRIC_0.Range_Reg_0_CDC_reg[12] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_0.Range_Reg_0_CDC_reg[31]_0 ),
        .D(s_axi_wdata[12]),
        .Q(\GEN_METRIC_0.Range_Reg_0_CDC_reg[15]_0 [12]),
        .R(SR));
  FDRE \GEN_METRIC_0.Range_Reg_0_CDC_reg[13] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_0.Range_Reg_0_CDC_reg[31]_0 ),
        .D(s_axi_wdata[13]),
        .Q(\GEN_METRIC_0.Range_Reg_0_CDC_reg[15]_0 [13]),
        .R(SR));
  FDRE \GEN_METRIC_0.Range_Reg_0_CDC_reg[14] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_0.Range_Reg_0_CDC_reg[31]_0 ),
        .D(s_axi_wdata[14]),
        .Q(\GEN_METRIC_0.Range_Reg_0_CDC_reg[15]_0 [14]),
        .R(SR));
  FDRE \GEN_METRIC_0.Range_Reg_0_CDC_reg[15] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_0.Range_Reg_0_CDC_reg[31]_0 ),
        .D(s_axi_wdata[15]),
        .Q(\GEN_METRIC_0.Range_Reg_0_CDC_reg[15]_0 [15]),
        .R(SR));
  FDRE \GEN_METRIC_0.Range_Reg_0_CDC_reg[16] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_0.Range_Reg_0_CDC_reg[31]_0 ),
        .D(s_axi_wdata[16]),
        .Q(Range_Reg_0[16]),
        .R(SR));
  FDRE \GEN_METRIC_0.Range_Reg_0_CDC_reg[17] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_0.Range_Reg_0_CDC_reg[31]_0 ),
        .D(s_axi_wdata[17]),
        .Q(Range_Reg_0[17]),
        .R(SR));
  FDRE \GEN_METRIC_0.Range_Reg_0_CDC_reg[18] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_0.Range_Reg_0_CDC_reg[31]_0 ),
        .D(s_axi_wdata[18]),
        .Q(Range_Reg_0[18]),
        .R(SR));
  FDRE \GEN_METRIC_0.Range_Reg_0_CDC_reg[19] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_0.Range_Reg_0_CDC_reg[31]_0 ),
        .D(s_axi_wdata[19]),
        .Q(Range_Reg_0[19]),
        .R(SR));
  FDRE \GEN_METRIC_0.Range_Reg_0_CDC_reg[1] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_0.Range_Reg_0_CDC_reg[31]_0 ),
        .D(s_axi_wdata[1]),
        .Q(\GEN_METRIC_0.Range_Reg_0_CDC_reg[15]_0 [1]),
        .R(SR));
  FDRE \GEN_METRIC_0.Range_Reg_0_CDC_reg[20] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_0.Range_Reg_0_CDC_reg[31]_0 ),
        .D(s_axi_wdata[20]),
        .Q(Range_Reg_0[20]),
        .R(SR));
  FDRE \GEN_METRIC_0.Range_Reg_0_CDC_reg[21] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_0.Range_Reg_0_CDC_reg[31]_0 ),
        .D(s_axi_wdata[21]),
        .Q(Range_Reg_0[21]),
        .R(SR));
  FDRE \GEN_METRIC_0.Range_Reg_0_CDC_reg[22] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_0.Range_Reg_0_CDC_reg[31]_0 ),
        .D(s_axi_wdata[22]),
        .Q(Range_Reg_0[22]),
        .R(SR));
  FDRE \GEN_METRIC_0.Range_Reg_0_CDC_reg[23] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_0.Range_Reg_0_CDC_reg[31]_0 ),
        .D(s_axi_wdata[23]),
        .Q(Range_Reg_0[23]),
        .R(SR));
  FDRE \GEN_METRIC_0.Range_Reg_0_CDC_reg[24] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_0.Range_Reg_0_CDC_reg[31]_0 ),
        .D(s_axi_wdata[24]),
        .Q(Range_Reg_0[24]),
        .R(SR));
  FDRE \GEN_METRIC_0.Range_Reg_0_CDC_reg[25] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_0.Range_Reg_0_CDC_reg[31]_0 ),
        .D(s_axi_wdata[25]),
        .Q(Range_Reg_0[25]),
        .R(SR));
  FDRE \GEN_METRIC_0.Range_Reg_0_CDC_reg[26] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_0.Range_Reg_0_CDC_reg[31]_0 ),
        .D(s_axi_wdata[26]),
        .Q(Range_Reg_0[26]),
        .R(SR));
  FDRE \GEN_METRIC_0.Range_Reg_0_CDC_reg[27] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_0.Range_Reg_0_CDC_reg[31]_0 ),
        .D(s_axi_wdata[27]),
        .Q(Range_Reg_0[27]),
        .R(SR));
  FDRE \GEN_METRIC_0.Range_Reg_0_CDC_reg[28] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_0.Range_Reg_0_CDC_reg[31]_0 ),
        .D(s_axi_wdata[28]),
        .Q(Range_Reg_0[28]),
        .R(SR));
  FDRE \GEN_METRIC_0.Range_Reg_0_CDC_reg[29] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_0.Range_Reg_0_CDC_reg[31]_0 ),
        .D(s_axi_wdata[29]),
        .Q(Range_Reg_0[29]),
        .R(SR));
  FDRE \GEN_METRIC_0.Range_Reg_0_CDC_reg[2] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_0.Range_Reg_0_CDC_reg[31]_0 ),
        .D(s_axi_wdata[2]),
        .Q(\GEN_METRIC_0.Range_Reg_0_CDC_reg[15]_0 [2]),
        .R(SR));
  FDRE \GEN_METRIC_0.Range_Reg_0_CDC_reg[30] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_0.Range_Reg_0_CDC_reg[31]_0 ),
        .D(s_axi_wdata[30]),
        .Q(Range_Reg_0[30]),
        .R(SR));
  FDRE \GEN_METRIC_0.Range_Reg_0_CDC_reg[31] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_0.Range_Reg_0_CDC_reg[31]_0 ),
        .D(s_axi_wdata[31]),
        .Q(Range_Reg_0[31]),
        .R(SR));
  FDRE \GEN_METRIC_0.Range_Reg_0_CDC_reg[3] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_0.Range_Reg_0_CDC_reg[31]_0 ),
        .D(s_axi_wdata[3]),
        .Q(\GEN_METRIC_0.Range_Reg_0_CDC_reg[15]_0 [3]),
        .R(SR));
  FDRE \GEN_METRIC_0.Range_Reg_0_CDC_reg[4] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_0.Range_Reg_0_CDC_reg[31]_0 ),
        .D(s_axi_wdata[4]),
        .Q(\GEN_METRIC_0.Range_Reg_0_CDC_reg[15]_0 [4]),
        .R(SR));
  FDRE \GEN_METRIC_0.Range_Reg_0_CDC_reg[5] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_0.Range_Reg_0_CDC_reg[31]_0 ),
        .D(s_axi_wdata[5]),
        .Q(\GEN_METRIC_0.Range_Reg_0_CDC_reg[15]_0 [5]),
        .R(SR));
  FDRE \GEN_METRIC_0.Range_Reg_0_CDC_reg[6] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_0.Range_Reg_0_CDC_reg[31]_0 ),
        .D(s_axi_wdata[6]),
        .Q(\GEN_METRIC_0.Range_Reg_0_CDC_reg[15]_0 [6]),
        .R(SR));
  FDRE \GEN_METRIC_0.Range_Reg_0_CDC_reg[7] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_0.Range_Reg_0_CDC_reg[31]_0 ),
        .D(s_axi_wdata[7]),
        .Q(\GEN_METRIC_0.Range_Reg_0_CDC_reg[15]_0 [7]),
        .R(SR));
  FDRE \GEN_METRIC_0.Range_Reg_0_CDC_reg[8] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_0.Range_Reg_0_CDC_reg[31]_0 ),
        .D(s_axi_wdata[8]),
        .Q(\GEN_METRIC_0.Range_Reg_0_CDC_reg[15]_0 [8]),
        .R(SR));
  FDRE \GEN_METRIC_0.Range_Reg_0_CDC_reg[9] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_0.Range_Reg_0_CDC_reg[31]_0 ),
        .D(s_axi_wdata[9]),
        .Q(\GEN_METRIC_0.Range_Reg_0_CDC_reg[15]_0 [9]),
        .R(SR));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d14" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "GEN_METRIC_RAM.Metric_ram_CDCR" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "255" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_ext_slice_begin = "18" *) 
  (* ram_ext_slice_end = "31" *) 
  (* ram_offset = "768" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg 
       (.ADDRARDADDR({1'b0,1'b1,Lat_Addr_9downto2_CDC,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,Lat_Addr_9downto2_CDC,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(\NLW_GEN_METRIC_RAM.Metric_ram_CDCR_reg_CASDOUTA_UNCONNECTED [15:0]),
        .CASDOUTB(\NLW_GEN_METRIC_RAM.Metric_ram_CDCR_reg_CASDOUTB_UNCONNECTED [15:0]),
        .CASDOUTPA(\NLW_GEN_METRIC_RAM.Metric_ram_CDCR_reg_CASDOUTPA_UNCONNECTED [1:0]),
        .CASDOUTPB(\NLW_GEN_METRIC_RAM.Metric_ram_CDCR_reg_CASDOUTPB_UNCONNECTED [1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(core_aclk),
        .CLKBWRCLK(core_aclk),
        .DINADIN(\GEN_METRIC_RAM.metric_ram_data_in [15:0]),
        .DINBDIN({1'b1,1'b1,\GEN_METRIC_RAM.metric_ram_data_in [31:18]}),
        .DINPADINP(\GEN_METRIC_RAM.metric_ram_data_in [17:16]),
        .DINPBDINP({1'b1,1'b1}),
        .DOUTADOUT(\GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR [15:0]),
        .DOUTBDOUT({\NLW_GEN_METRIC_RAM.Metric_ram_CDCR_reg_DOUTBDOUT_UNCONNECTED [15:14],\GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR [31:18]}),
        .DOUTPADOUTP(\GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR [17:16]),
        .DOUTPBDOUTP(\NLW_GEN_METRIC_RAM.Metric_ram_CDCR_reg_DOUTPBDOUTP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({scndry_out_int_d1_reg,scndry_out_int_d1_reg}),
        .WEBWE({1'b0,1'b0,scndry_out_int_d1_reg,scndry_out_int_d1_reg}));
  LUT6 #(
    .INIT(64'h88888888AAA888A8)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_1 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_34_n_0 ),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 [15]),
        .I3(Lat_Addr_9downto2_CDC[0]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 [15]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_35_n_0 ),
        .O(\GEN_METRIC_RAM.metric_ram_data_in [15]));
  LUT6 #(
    .INIT(64'h88888888AAA888A8)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_10 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_44_n_0 ),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 [6]),
        .I3(Lat_Addr_9downto2_CDC[0]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 [6]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_35_n_0 ),
        .O(\GEN_METRIC_RAM.metric_ram_data_in [6]));
  LUT6 #(
    .INIT(64'h88888888AAA888A8)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_11 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_45_n_0 ),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 [5]),
        .I3(Lat_Addr_9downto2_CDC[0]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 [5]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_35_n_0 ),
        .O(\GEN_METRIC_RAM.metric_ram_data_in [5]));
  LUT6 #(
    .INIT(64'h88888888AAA888A8)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_12 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_46_n_0 ),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 [4]),
        .I3(Lat_Addr_9downto2_CDC[0]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 [4]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_35_n_0 ),
        .O(\GEN_METRIC_RAM.metric_ram_data_in [4]));
  LUT6 #(
    .INIT(64'h88888888AAA888A8)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_13 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_47_n_0 ),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 [3]),
        .I3(Lat_Addr_9downto2_CDC[0]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 [3]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_35_n_0 ),
        .O(\GEN_METRIC_RAM.metric_ram_data_in [3]));
  LUT6 #(
    .INIT(64'h88888888AAA888A8)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_14 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_48_n_0 ),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 [2]),
        .I3(Lat_Addr_9downto2_CDC[0]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 [2]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_35_n_0 ),
        .O(\GEN_METRIC_RAM.metric_ram_data_in [2]));
  LUT6 #(
    .INIT(64'h88888888AAA888A8)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_15 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_49_n_0 ),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 [1]),
        .I3(Lat_Addr_9downto2_CDC[0]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 [1]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_35_n_0 ),
        .O(\GEN_METRIC_RAM.metric_ram_data_in [1]));
  LUT6 #(
    .INIT(64'h88888888AAA888A8)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_16 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_50_n_0 ),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 [0]),
        .I3(Lat_Addr_9downto2_CDC[0]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 [0]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_35_n_0 ),
        .O(\GEN_METRIC_RAM.metric_ram_data_in [0]));
  LUT6 #(
    .INIT(64'hAAAAFEAE00000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_17 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_51_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 [31]),
        .I2(Lat_Addr_9downto2_CDC[0]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 [31]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_35_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0 ),
        .O(\GEN_METRIC_RAM.metric_ram_data_in [31]));
  LUT6 #(
    .INIT(64'h88888888AAA888A8)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_18 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_52_n_0 ),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 [30]),
        .I3(Lat_Addr_9downto2_CDC[0]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 [30]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_35_n_0 ),
        .O(\GEN_METRIC_RAM.metric_ram_data_in [30]));
  LUT6 #(
    .INIT(64'h88888888AAA888A8)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_19 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_53_n_0 ),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 [29]),
        .I3(Lat_Addr_9downto2_CDC[0]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 [29]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_35_n_0 ),
        .O(\GEN_METRIC_RAM.metric_ram_data_in [29]));
  LUT6 #(
    .INIT(64'h88888888AAA888A8)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_2 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_36_n_0 ),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 [14]),
        .I3(Lat_Addr_9downto2_CDC[0]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 [14]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_35_n_0 ),
        .O(\GEN_METRIC_RAM.metric_ram_data_in [14]));
  LUT6 #(
    .INIT(64'h88888888AAA888A8)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_20 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_54_n_0 ),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 [28]),
        .I3(Lat_Addr_9downto2_CDC[0]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 [28]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_35_n_0 ),
        .O(\GEN_METRIC_RAM.metric_ram_data_in [28]));
  LUT6 #(
    .INIT(64'h88888888AAA888A8)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_21 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_55_n_0 ),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 [27]),
        .I3(Lat_Addr_9downto2_CDC[0]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 [27]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_35_n_0 ),
        .O(\GEN_METRIC_RAM.metric_ram_data_in [27]));
  LUT6 #(
    .INIT(64'h88888888AAA888A8)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_22 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_56_n_0 ),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 [26]),
        .I3(Lat_Addr_9downto2_CDC[0]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 [26]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_35_n_0 ),
        .O(\GEN_METRIC_RAM.metric_ram_data_in [26]));
  LUT6 #(
    .INIT(64'h88888888AAA888A8)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_23 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_57_n_0 ),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 [25]),
        .I3(Lat_Addr_9downto2_CDC[0]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 [25]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_35_n_0 ),
        .O(\GEN_METRIC_RAM.metric_ram_data_in [25]));
  LUT6 #(
    .INIT(64'h88888888AAA888A8)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_24 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_58_n_0 ),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 [24]),
        .I3(Lat_Addr_9downto2_CDC[0]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 [24]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_35_n_0 ),
        .O(\GEN_METRIC_RAM.metric_ram_data_in [24]));
  LUT6 #(
    .INIT(64'h88888888AAA888A8)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_25 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_59_n_0 ),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 [23]),
        .I3(Lat_Addr_9downto2_CDC[0]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 [23]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_35_n_0 ),
        .O(\GEN_METRIC_RAM.metric_ram_data_in [23]));
  LUT6 #(
    .INIT(64'h88888888AAA888A8)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_26 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_60_n_0 ),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 [22]),
        .I3(Lat_Addr_9downto2_CDC[0]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 [22]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_35_n_0 ),
        .O(\GEN_METRIC_RAM.metric_ram_data_in [22]));
  LUT6 #(
    .INIT(64'h88888888AAA888A8)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_27 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_61_n_0 ),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 [21]),
        .I3(Lat_Addr_9downto2_CDC[0]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 [21]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_35_n_0 ),
        .O(\GEN_METRIC_RAM.metric_ram_data_in [21]));
  LUT6 #(
    .INIT(64'h88888888AAA888A8)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_28 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_62_n_0 ),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 [20]),
        .I3(Lat_Addr_9downto2_CDC[0]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 [20]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_35_n_0 ),
        .O(\GEN_METRIC_RAM.metric_ram_data_in [20]));
  LUT6 #(
    .INIT(64'h88888888AAA888A8)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_29 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_63_n_0 ),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 [19]),
        .I3(Lat_Addr_9downto2_CDC[0]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 [19]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_35_n_0 ),
        .O(\GEN_METRIC_RAM.metric_ram_data_in [19]));
  LUT6 #(
    .INIT(64'h88888888AAA888A8)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_3 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_37_n_0 ),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 [13]),
        .I3(Lat_Addr_9downto2_CDC[0]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 [13]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_35_n_0 ),
        .O(\GEN_METRIC_RAM.metric_ram_data_in [13]));
  LUT6 #(
    .INIT(64'h88888888AAA888A8)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_30 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_64_n_0 ),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 [18]),
        .I3(Lat_Addr_9downto2_CDC[0]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 [18]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_35_n_0 ),
        .O(\GEN_METRIC_RAM.metric_ram_data_in [18]));
  LUT6 #(
    .INIT(64'h88888888AAA888A8)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_31 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_65_n_0 ),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 [17]),
        .I3(Lat_Addr_9downto2_CDC[0]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 [17]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_35_n_0 ),
        .O(\GEN_METRIC_RAM.metric_ram_data_in [17]));
  LUT6 #(
    .INIT(64'h88888888AAA888A8)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_32 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_66_n_0 ),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 [16]),
        .I3(Lat_Addr_9downto2_CDC[0]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 [16]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_35_n_0 ),
        .O(\GEN_METRIC_RAM.metric_ram_data_in [16]));
  LUT5 #(
    .INIT(32'h00000001)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33 
       (.I0(Lat_Addr_9downto2_CDC[5]),
        .I1(Lat_Addr_9downto2_CDC[4]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(Lat_Addr_9downto2_CDC[1]),
        .I4(Lat_Addr_9downto2_CDC[3]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0 ));
  LUT5 #(
    .INIT(32'h00B80000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_34 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 [15]),
        .I1(Lat_Addr_9downto2_CDC[0]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 [15]),
        .I3(Lat_Addr_9downto2_CDC[7]),
        .I4(Lat_Addr_9downto2_CDC[6]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_34_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_35 
       (.I0(Lat_Addr_9downto2_CDC[6]),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_35_n_0 ));
  LUT5 #(
    .INIT(32'h00B80000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_36 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 [14]),
        .I1(Lat_Addr_9downto2_CDC[0]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 [14]),
        .I3(Lat_Addr_9downto2_CDC[7]),
        .I4(Lat_Addr_9downto2_CDC[6]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_36_n_0 ));
  LUT5 #(
    .INIT(32'h00B80000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_37 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 [13]),
        .I1(Lat_Addr_9downto2_CDC[0]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 [13]),
        .I3(Lat_Addr_9downto2_CDC[7]),
        .I4(Lat_Addr_9downto2_CDC[6]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_37_n_0 ));
  LUT5 #(
    .INIT(32'h00B80000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_38 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 [12]),
        .I1(Lat_Addr_9downto2_CDC[0]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 [12]),
        .I3(Lat_Addr_9downto2_CDC[7]),
        .I4(Lat_Addr_9downto2_CDC[6]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_38_n_0 ));
  LUT5 #(
    .INIT(32'h00B80000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_39 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 [11]),
        .I1(Lat_Addr_9downto2_CDC[0]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 [11]),
        .I3(Lat_Addr_9downto2_CDC[7]),
        .I4(Lat_Addr_9downto2_CDC[6]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_39_n_0 ));
  LUT6 #(
    .INIT(64'h88888888AAA888A8)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_4 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_38_n_0 ),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 [12]),
        .I3(Lat_Addr_9downto2_CDC[0]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 [12]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_35_n_0 ),
        .O(\GEN_METRIC_RAM.metric_ram_data_in [12]));
  LUT5 #(
    .INIT(32'h00B80000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_40 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 [10]),
        .I1(Lat_Addr_9downto2_CDC[0]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 [10]),
        .I3(Lat_Addr_9downto2_CDC[7]),
        .I4(Lat_Addr_9downto2_CDC[6]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_40_n_0 ));
  LUT5 #(
    .INIT(32'h00B80000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_41 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 [9]),
        .I1(Lat_Addr_9downto2_CDC[0]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 [9]),
        .I3(Lat_Addr_9downto2_CDC[7]),
        .I4(Lat_Addr_9downto2_CDC[6]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_41_n_0 ));
  LUT5 #(
    .INIT(32'h00B80000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_42 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 [8]),
        .I1(Lat_Addr_9downto2_CDC[0]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 [8]),
        .I3(Lat_Addr_9downto2_CDC[7]),
        .I4(Lat_Addr_9downto2_CDC[6]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_42_n_0 ));
  LUT5 #(
    .INIT(32'h00B80000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_43 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 [7]),
        .I1(Lat_Addr_9downto2_CDC[0]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 [7]),
        .I3(Lat_Addr_9downto2_CDC[7]),
        .I4(Lat_Addr_9downto2_CDC[6]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_43_n_0 ));
  LUT5 #(
    .INIT(32'h00B80000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_44 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 [6]),
        .I1(Lat_Addr_9downto2_CDC[0]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 [6]),
        .I3(Lat_Addr_9downto2_CDC[7]),
        .I4(Lat_Addr_9downto2_CDC[6]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_44_n_0 ));
  LUT5 #(
    .INIT(32'h00B80000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_45 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 [5]),
        .I1(Lat_Addr_9downto2_CDC[0]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 [5]),
        .I3(Lat_Addr_9downto2_CDC[7]),
        .I4(Lat_Addr_9downto2_CDC[6]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_45_n_0 ));
  LUT5 #(
    .INIT(32'h00B80000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_46 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 [4]),
        .I1(Lat_Addr_9downto2_CDC[0]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 [4]),
        .I3(Lat_Addr_9downto2_CDC[7]),
        .I4(Lat_Addr_9downto2_CDC[6]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_46_n_0 ));
  LUT5 #(
    .INIT(32'h00B80000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_47 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 [3]),
        .I1(Lat_Addr_9downto2_CDC[0]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 [3]),
        .I3(Lat_Addr_9downto2_CDC[7]),
        .I4(Lat_Addr_9downto2_CDC[6]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_47_n_0 ));
  LUT5 #(
    .INIT(32'h00B80000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_48 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 [2]),
        .I1(Lat_Addr_9downto2_CDC[0]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 [2]),
        .I3(Lat_Addr_9downto2_CDC[7]),
        .I4(Lat_Addr_9downto2_CDC[6]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_48_n_0 ));
  LUT5 #(
    .INIT(32'h00B80000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_49 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 [1]),
        .I1(Lat_Addr_9downto2_CDC[0]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 [1]),
        .I3(Lat_Addr_9downto2_CDC[7]),
        .I4(Lat_Addr_9downto2_CDC[6]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_49_n_0 ));
  LUT6 #(
    .INIT(64'h88888888AAA888A8)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_5 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_39_n_0 ),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 [11]),
        .I3(Lat_Addr_9downto2_CDC[0]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 [11]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_35_n_0 ),
        .O(\GEN_METRIC_RAM.metric_ram_data_in [11]));
  LUT5 #(
    .INIT(32'h00B80000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_50 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 [0]),
        .I1(Lat_Addr_9downto2_CDC[0]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 [0]),
        .I3(Lat_Addr_9downto2_CDC[7]),
        .I4(Lat_Addr_9downto2_CDC[6]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_50_n_0 ));
  LUT5 #(
    .INIT(32'h00B80000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_51 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 [31]),
        .I1(Lat_Addr_9downto2_CDC[0]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 [31]),
        .I3(Lat_Addr_9downto2_CDC[7]),
        .I4(Lat_Addr_9downto2_CDC[6]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_51_n_0 ));
  LUT5 #(
    .INIT(32'h00B80000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_52 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 [30]),
        .I1(Lat_Addr_9downto2_CDC[0]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 [30]),
        .I3(Lat_Addr_9downto2_CDC[7]),
        .I4(Lat_Addr_9downto2_CDC[6]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_52_n_0 ));
  LUT5 #(
    .INIT(32'h00B80000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_53 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 [29]),
        .I1(Lat_Addr_9downto2_CDC[0]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 [29]),
        .I3(Lat_Addr_9downto2_CDC[7]),
        .I4(Lat_Addr_9downto2_CDC[6]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_53_n_0 ));
  LUT5 #(
    .INIT(32'h00B80000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_54 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 [28]),
        .I1(Lat_Addr_9downto2_CDC[0]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 [28]),
        .I3(Lat_Addr_9downto2_CDC[7]),
        .I4(Lat_Addr_9downto2_CDC[6]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_54_n_0 ));
  LUT5 #(
    .INIT(32'h00B80000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_55 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 [27]),
        .I1(Lat_Addr_9downto2_CDC[0]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 [27]),
        .I3(Lat_Addr_9downto2_CDC[7]),
        .I4(Lat_Addr_9downto2_CDC[6]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_55_n_0 ));
  LUT5 #(
    .INIT(32'h00B80000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_56 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 [26]),
        .I1(Lat_Addr_9downto2_CDC[0]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 [26]),
        .I3(Lat_Addr_9downto2_CDC[7]),
        .I4(Lat_Addr_9downto2_CDC[6]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_56_n_0 ));
  LUT5 #(
    .INIT(32'h00B80000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_57 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 [25]),
        .I1(Lat_Addr_9downto2_CDC[0]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 [25]),
        .I3(Lat_Addr_9downto2_CDC[7]),
        .I4(Lat_Addr_9downto2_CDC[6]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_57_n_0 ));
  LUT5 #(
    .INIT(32'h00B80000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_58 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 [24]),
        .I1(Lat_Addr_9downto2_CDC[0]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 [24]),
        .I3(Lat_Addr_9downto2_CDC[7]),
        .I4(Lat_Addr_9downto2_CDC[6]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_58_n_0 ));
  LUT5 #(
    .INIT(32'h00B80000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_59 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 [23]),
        .I1(Lat_Addr_9downto2_CDC[0]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 [23]),
        .I3(Lat_Addr_9downto2_CDC[7]),
        .I4(Lat_Addr_9downto2_CDC[6]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_59_n_0 ));
  LUT6 #(
    .INIT(64'h88888888AAA888A8)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_6 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_40_n_0 ),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 [10]),
        .I3(Lat_Addr_9downto2_CDC[0]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 [10]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_35_n_0 ),
        .O(\GEN_METRIC_RAM.metric_ram_data_in [10]));
  LUT5 #(
    .INIT(32'h00B80000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_60 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 [22]),
        .I1(Lat_Addr_9downto2_CDC[0]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 [22]),
        .I3(Lat_Addr_9downto2_CDC[7]),
        .I4(Lat_Addr_9downto2_CDC[6]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_60_n_0 ));
  LUT5 #(
    .INIT(32'h00B80000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_61 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 [21]),
        .I1(Lat_Addr_9downto2_CDC[0]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 [21]),
        .I3(Lat_Addr_9downto2_CDC[7]),
        .I4(Lat_Addr_9downto2_CDC[6]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_61_n_0 ));
  LUT5 #(
    .INIT(32'h00B80000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_62 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 [20]),
        .I1(Lat_Addr_9downto2_CDC[0]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 [20]),
        .I3(Lat_Addr_9downto2_CDC[7]),
        .I4(Lat_Addr_9downto2_CDC[6]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_62_n_0 ));
  LUT5 #(
    .INIT(32'h00B80000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_63 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 [19]),
        .I1(Lat_Addr_9downto2_CDC[0]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 [19]),
        .I3(Lat_Addr_9downto2_CDC[7]),
        .I4(Lat_Addr_9downto2_CDC[6]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_63_n_0 ));
  LUT5 #(
    .INIT(32'h00B80000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_64 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 [18]),
        .I1(Lat_Addr_9downto2_CDC[0]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 [18]),
        .I3(Lat_Addr_9downto2_CDC[7]),
        .I4(Lat_Addr_9downto2_CDC[6]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_64_n_0 ));
  LUT5 #(
    .INIT(32'h00B80000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_65 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 [17]),
        .I1(Lat_Addr_9downto2_CDC[0]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 [17]),
        .I3(Lat_Addr_9downto2_CDC[7]),
        .I4(Lat_Addr_9downto2_CDC[6]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_65_n_0 ));
  LUT5 #(
    .INIT(32'h00B80000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_66 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 [16]),
        .I1(Lat_Addr_9downto2_CDC[0]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 [16]),
        .I3(Lat_Addr_9downto2_CDC[7]),
        .I4(Lat_Addr_9downto2_CDC[6]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_66_n_0 ));
  LUT6 #(
    .INIT(64'h88888888AAA888A8)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_7 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_41_n_0 ),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 [9]),
        .I3(Lat_Addr_9downto2_CDC[0]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 [9]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_35_n_0 ),
        .O(\GEN_METRIC_RAM.metric_ram_data_in [9]));
  LUT6 #(
    .INIT(64'h88888888AAA888A8)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_8 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_42_n_0 ),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 [8]),
        .I3(Lat_Addr_9downto2_CDC[0]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 [8]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_35_n_0 ),
        .O(\GEN_METRIC_RAM.metric_ram_data_in [8]));
  LUT6 #(
    .INIT(64'h88888888AAA888A8)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_9 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_43_n_0 ),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 [7]),
        .I3(Lat_Addr_9downto2_CDC[0]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 [7]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_35_n_0 ),
        .O(\GEN_METRIC_RAM.metric_ram_data_in [7]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_1 
       (.I0(\GEN_MUX_N_CNT.Add_in[0]_i_2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[0]_i_3_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[0]_i_4_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[0]_i_5_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[0]_i_6_n_0 ),
        .O(\Max_Read_Latency_Int_reg[16] [0]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_10 
       (.I0(Metric_Sel_0[0]),
        .I1(Metric_Sel_0[2]),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT5 #(
    .INIT(32'h00E20000)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_11 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[16]_0 [0]),
        .I1(Metric_Sel_0[0]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [0]),
        .I3(Metric_Sel_0[1]),
        .I4(Metric_Sel_0[3]),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000000400000)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_2 
       (.I0(Metric_Sel_0[2]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[0] [1]),
        .I2(FBC_Rd_Vld),
        .I3(Metric_Sel_0[0]),
        .I4(\GEN_MUX_N_CNT.Add_in[31]_i_8_n_0 ),
        .I5(\GEN_MUX_N_CNT.Add_in[0]_i_7_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCC00FFFF00008080)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_3 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[0]_1 ),
        .I1(Metric_Sel_0[0]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_8_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[0]_i_8_n_0 ),
        .I4(Metric_Sel_0[2]),
        .I5(\GEN_MUX_N_CNT.Add_in[0]_i_9_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AA00EA00)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_4 
       (.I0(Metric_Sel_0[4]),
        .I1(\GEN_MUX_N_CNT.Add_in[2]_i_3_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[0]_2 ),
        .I3(Metric_Sel_0[1]),
        .I4(Metric_Sel_0[3]),
        .I5(\GEN_MUX_N_CNT.Add_in[0]_i_10_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8C88888888888888)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_5 
       (.I0(\GEN_MUX_N_CNT.Add_in[0]_i_11_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[31]_i_8_n_0 ),
        .I2(Metric_Sel_0[0]),
        .I3(FBC_Rd_Vld),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[0] [0]),
        .I5(\GEN_MUX_N_CNT.Add_in[0]_i_9_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFF10101010101010)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_6 
       (.I0(Metric_Sel_0[2]),
        .I1(Metric_Sel_0[4]),
        .I2(Metric_Sel_0[3]),
        .I3(FSWI_Rd_Vld),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[0]_0 ),
        .I5(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT5 #(
    .INIT(32'hE2000000)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_7 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[31]_1 [0]),
        .I1(Metric_Sel_0[0]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31] [0]),
        .I3(Metric_Sel_0[3]),
        .I4(Metric_Sel_0[1]),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT5 #(
    .INIT(32'hFFFF0002)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_8 
       (.I0(\GEN_MUX_N_CNT.Add_in[0]_i_3_0 ),
        .I1(Metric_Sel_0[6]),
        .I2(Metric_Sel_0[5]),
        .I3(Metric_Sel_0[7]),
        .I4(Metric_Sel_0[4]),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_9 
       (.I0(Metric_Sel_0[1]),
        .I1(Metric_Sel_0[3]),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \GEN_MUX_N_CNT.Add_in[10]_i_1 
       (.I0(\GEN_MUX_N_CNT.Add_in[10]_i_2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31] [10]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[10] ),
        .O(\Max_Read_Latency_Int_reg[16] [10]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[10]_i_2 
       (.I0(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]_3 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[16]_0 [10]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [10]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_1 [10]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_13_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[10]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \GEN_MUX_N_CNT.Add_in[11]_i_1 
       (.I0(\GEN_MUX_N_CNT.Add_in[11]_i_2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31] [11]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[11] ),
        .O(\Max_Read_Latency_Int_reg[16] [11]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[11]_i_2 
       (.I0(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]_3 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[16]_0 [11]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [11]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_1 [11]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_13_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \GEN_MUX_N_CNT.Add_in[12]_i_1 
       (.I0(\GEN_MUX_N_CNT.Add_in[12]_i_2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31] [12]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[12] ),
        .O(\Max_Read_Latency_Int_reg[16] [12]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[12]_i_2 
       (.I0(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]_3 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[16]_0 [12]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [12]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_1 [12]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_13_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[12]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \GEN_MUX_N_CNT.Add_in[13]_i_1 
       (.I0(\GEN_MUX_N_CNT.Add_in[13]_i_2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31] [13]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[13] ),
        .O(\Max_Read_Latency_Int_reg[16] [13]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[13]_i_2 
       (.I0(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]_3 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[16]_0 [13]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [13]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_1 [13]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_13_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[13]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \GEN_MUX_N_CNT.Add_in[14]_i_1 
       (.I0(\GEN_MUX_N_CNT.Add_in[14]_i_2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31] [14]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[14] ),
        .O(\Max_Read_Latency_Int_reg[16] [14]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[14]_i_2 
       (.I0(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]_3 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[16]_0 [14]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [14]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_1 [14]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_13_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[14]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \GEN_MUX_N_CNT.Add_in[15]_i_1 
       (.I0(\GEN_MUX_N_CNT.Add_in[15]_i_2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31] [15]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[15] ),
        .O(\Max_Read_Latency_Int_reg[16] [15]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[15]_i_2 
       (.I0(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]_3 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[16]_0 [15]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [15]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_1 [15]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_13_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \GEN_MUX_N_CNT.Add_in[16]_i_1 
       (.I0(\GEN_MUX_N_CNT.Add_in[16]_i_2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31] [16]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[16] ),
        .O(\Max_Read_Latency_Int_reg[16] [16]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[16]_i_2 
       (.I0(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]_3 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[16]_0 [16]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [16]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_1 [16]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_13_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[16]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \GEN_MUX_N_CNT.Add_in[16]_i_3 
       (.I0(Metric_Sel_0[3]),
        .I1(Metric_Sel_0[1]),
        .I2(Metric_Sel_0[0]),
        .I3(\GEN_MUX_N_CNT.Add_in[31]_i_8_n_0 ),
        .I4(Metric_Sel_0[2]),
        .O(\GEN_MUX_N_CNT.Add_in[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[17]_i_4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_12_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [17]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_13_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_1 [17]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31] [17]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3_n_0 ),
        .O(\Max_Write_Latency_Int_reg[17] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[18]_i_4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_12_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [18]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_13_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_1 [18]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31] [18]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3_n_0 ),
        .O(\Max_Write_Latency_Int_reg[18] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[19]_i_4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_12_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [19]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_13_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_1 [19]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31] [19]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3_n_0 ),
        .O(\Max_Write_Latency_Int_reg[19] ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \GEN_MUX_N_CNT.Add_in[1]_i_1 
       (.I0(\GEN_MUX_N_CNT.Add_in[1]_i_2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31] [1]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[1] ),
        .O(\Max_Read_Latency_Int_reg[16] [1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[1]_i_2 
       (.I0(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]_3 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[16]_0 [1]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [1]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_1 [1]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_13_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[20]_i_4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_12_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [20]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_13_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_1 [20]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31] [20]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3_n_0 ),
        .O(\Max_Write_Latency_Int_reg[20] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[21]_i_4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_12_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [21]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_13_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_1 [21]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31] [21]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3_n_0 ),
        .O(\Max_Write_Latency_Int_reg[21] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[22]_i_4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_12_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [22]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_13_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_1 [22]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31] [22]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3_n_0 ),
        .O(\Max_Write_Latency_Int_reg[22] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[23]_i_4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_12_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [23]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_13_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_1 [23]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31] [23]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3_n_0 ),
        .O(\Max_Write_Latency_Int_reg[23] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[24]_i_4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_12_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [24]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_13_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_1 [24]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31] [24]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3_n_0 ),
        .O(\Max_Write_Latency_Int_reg[24] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[25]_i_4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_12_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [25]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_13_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_1 [25]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31] [25]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3_n_0 ),
        .O(\Max_Write_Latency_Int_reg[25] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[26]_i_4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_12_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [26]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_13_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_1 [26]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31] [26]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3_n_0 ),
        .O(\Max_Write_Latency_Int_reg[26] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[27]_i_4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_12_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [27]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_13_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_1 [27]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31] [27]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3_n_0 ),
        .O(\Max_Write_Latency_Int_reg[27] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[28]_i_4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_12_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [28]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_13_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_1 [28]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31] [28]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3_n_0 ),
        .O(\Max_Write_Latency_Int_reg[28] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[29]_i_4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_12_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [29]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_13_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_1 [29]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31] [29]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3_n_0 ),
        .O(\Max_Write_Latency_Int_reg[29] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \GEN_MUX_N_CNT.Add_in[2]_i_1 
       (.I0(\GEN_MUX_N_CNT.Add_in[2]_i_2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31] [2]),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_3_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[2]_i_3_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[2]_i_4_n_0 ),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[2] ),
        .O(\Max_Read_Latency_Int_reg[16] [2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[2]_i_2 
       (.I0(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]_3 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[16]_0 [2]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [2]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_1 [2]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_13_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[2]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \GEN_MUX_N_CNT.Add_in[2]_i_3 
       (.I0(Metric_Sel_0[6]),
        .I1(Metric_Sel_0[5]),
        .I2(Metric_Sel_0[7]),
        .O(\GEN_MUX_N_CNT.Add_in[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \GEN_MUX_N_CNT.Add_in[2]_i_4 
       (.I0(Metric_Sel_0[1]),
        .I1(Metric_Sel_0[3]),
        .I2(S0_S_Null_Byte_Cnt),
        .I3(Metric_Sel_0[4]),
        .I4(Metric_Sel_0[2]),
        .I5(Metric_Sel_0[0]),
        .O(\GEN_MUX_N_CNT.Add_in[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[30]_i_4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_12_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [30]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_13_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_1 [30]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31] [30]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3_n_0 ),
        .O(\Max_Write_Latency_Int_reg[30] ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT5 #(
    .INIT(32'h04000000)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_11 
       (.I0(Metric_Sel_0[1]),
        .I1(Metric_Sel_0[3]),
        .I2(Metric_Sel_0[0]),
        .I3(\GEN_MUX_N_CNT.Add_in[31]_i_8_n_0 ),
        .I4(Metric_Sel_0[2]),
        .O(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]_3 ));
  LUT5 #(
    .INIT(32'h40000000)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_12 
       (.I0(Metric_Sel_0[1]),
        .I1(Metric_Sel_0[3]),
        .I2(Metric_Sel_0[0]),
        .I3(\GEN_MUX_N_CNT.Add_in[31]_i_8_n_0 ),
        .I4(Metric_Sel_0[2]),
        .O(\GEN_MUX_N_CNT.Add_in[31]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h08000000)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_13 
       (.I0(Metric_Sel_0[3]),
        .I1(Metric_Sel_0[1]),
        .I2(Metric_Sel_0[0]),
        .I3(\GEN_MUX_N_CNT.Add_in[31]_i_8_n_0 ),
        .I4(Metric_Sel_0[2]),
        .O(\GEN_MUX_N_CNT.Add_in[31]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_3 
       (.I0(Metric_Sel_0[3]),
        .I1(Metric_Sel_0[1]),
        .I2(Metric_Sel_0[0]),
        .I3(\GEN_MUX_N_CNT.Add_in[31]_i_8_n_0 ),
        .I4(Metric_Sel_0[2]),
        .O(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]_3 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_5 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_12_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [31]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_13_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_1 [31]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31] [31]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3_n_0 ),
        .O(\Max_Write_Latency_Int_reg[31] ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_6 
       (.I0(Metric_Sel_0[3]),
        .I1(Metric_Sel_0[1]),
        .I2(Metric_Sel_0[0]),
        .I3(\GEN_MUX_N_CNT.Add_in[31]_i_8_n_0 ),
        .I4(Metric_Sel_0[2]),
        .O(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_7 
       (.I0(Metric_Sel_0[1]),
        .I1(Metric_Sel_0[3]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_8_n_0 ),
        .I3(Metric_Sel_0[2]),
        .I4(Metric_Sel_0[0]),
        .O(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_8 
       (.I0(Metric_Sel_0[7]),
        .I1(Metric_Sel_0[5]),
        .I2(Metric_Sel_0[6]),
        .I3(Metric_Sel_0[4]),
        .O(\GEN_MUX_N_CNT.Add_in[31]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_9 
       (.I0(Metric_Sel_0[0]),
        .I1(\GEN_MUX_N_CNT.Add_in[31]_i_8_n_0 ),
        .I2(Metric_Sel_0[2]),
        .I3(Metric_Sel_0[3]),
        .I4(Metric_Sel_0[1]),
        .O(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_0 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \GEN_MUX_N_CNT.Add_in[3]_i_1 
       (.I0(\GEN_MUX_N_CNT.Add_in[3]_i_2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31] [3]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[3] ),
        .O(\Max_Read_Latency_Int_reg[16] [3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[3]_i_2 
       (.I0(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]_3 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[16]_0 [3]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [3]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_1 [3]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_13_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \GEN_MUX_N_CNT.Add_in[4]_i_1 
       (.I0(\GEN_MUX_N_CNT.Add_in[4]_i_2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31] [4]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[4] ),
        .O(\Max_Read_Latency_Int_reg[16] [4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[4]_i_2 
       (.I0(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]_3 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[16]_0 [4]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [4]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_1 [4]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_13_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \GEN_MUX_N_CNT.Add_in[5]_i_1 
       (.I0(\GEN_MUX_N_CNT.Add_in[5]_i_2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31] [5]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[5] ),
        .O(\Max_Read_Latency_Int_reg[16] [5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[5]_i_2 
       (.I0(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]_3 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[16]_0 [5]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [5]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_1 [5]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_13_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \GEN_MUX_N_CNT.Add_in[6]_i_1 
       (.I0(\GEN_MUX_N_CNT.Add_in[6]_i_2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31] [6]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[6] ),
        .O(\Max_Read_Latency_Int_reg[16] [6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[6]_i_2 
       (.I0(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]_3 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[16]_0 [6]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [6]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_1 [6]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_13_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[6]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \GEN_MUX_N_CNT.Add_in[7]_i_1 
       (.I0(\GEN_MUX_N_CNT.Add_in[7]_i_2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31] [7]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[7] ),
        .O(\Max_Read_Latency_Int_reg[16] [7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[7]_i_2 
       (.I0(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]_3 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[16]_0 [7]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [7]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_1 [7]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_13_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \GEN_MUX_N_CNT.Add_in[8]_i_1 
       (.I0(\GEN_MUX_N_CNT.Add_in[8]_i_2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31] [8]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[8] ),
        .O(\Max_Read_Latency_Int_reg[16] [8]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[8]_i_2 
       (.I0(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]_3 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[16]_0 [8]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [8]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_1 [8]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_13_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[8]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \GEN_MUX_N_CNT.Add_in[9]_i_1 
       (.I0(\GEN_MUX_N_CNT.Add_in[9]_i_2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31] [9]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[9] ),
        .O(\Max_Read_Latency_Int_reg[16] [9]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[9]_i_2 
       (.I0(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]_3 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[16]_0 [9]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [9]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_1 [9]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_13_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFAE)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_1 
       (.I0(\GEN_MUX_N_CNT.Add_in_Valid_i_2_n_0 ),
        .I1(Metric_Sel_0[2]),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_i_3_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_Valid_i_4_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_Valid_i_5_n_0 ),
        .I5(\GEN_MUX_N_CNT.Add_in_Valid_i_6_n_0 ),
        .O(Add_in_Valid));
  LUT6 #(
    .INIT(64'hFAEABAAABAAABAAA)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_10 
       (.I0(\GEN_MUX_N_CNT.Add_in_Valid_i_12_n_0 ),
        .I1(Metric_Sel_0[1]),
        .I2(Metric_Sel_0[3]),
        .I3(Mst_Rd_Idle_Cnt_En),
        .I4(\GEN_MUX_N_CNT.Add_in_Valid_i_4_0 ),
        .I5(FWL_Rd_Vld),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_11 
       (.I0(Metric_Sel_0[0]),
        .I1(Metric_Sel_0[4]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000000054101010)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_12 
       (.I0(Metric_Sel_0[3]),
        .I1(Metric_Sel_0[1]),
        .I2(Wtrans_Cnt_En),
        .I3(\GEN_MUX_N_CNT.Add_in_Valid_reg ),
        .I4(FBC_Rd_Vld),
        .I5(Metric_Sel_0[2]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAAEAAAEAAAEA)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_2 
       (.I0(\GEN_MUX_N_CNT.Add_in_Valid_i_7_n_0 ),
        .I1(External_Event_Cnt_En),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_i_8_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[0]_i_10_n_0 ),
        .I4(S0_Read_Byte_Cnt_En),
        .I5(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]_1 ),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_3 
       (.I0(Metric_Sel_0[4]),
        .I1(Metric_Sel_0[3]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000008080FF00)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_4 
       (.I0(Metric_Sel_0[3]),
        .I1(Metric_Sel_0[1]),
        .I2(Num_RLasts_En),
        .I3(\GEN_MUX_N_CNT.Add_in_Valid_i_10_n_0 ),
        .I4(Metric_Sel_0[0]),
        .I5(Metric_Sel_0[4]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8880008000800080)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_5 
       (.I0(Metric_Sel_0[2]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_i_11_n_0 ),
        .I2(Read_Latency_En),
        .I3(Metric_Sel_0[1]),
        .I4(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I5(FSWI_Rd_Vld),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h1111100000001000)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_6 
       (.I0(Metric_Sel_0[4]),
        .I1(\GEN_MUX_N_CNT.Add_in[0]_i_10_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_reg ),
        .I3(FBC_Rd_Vld),
        .I4(Metric_Sel_0[1]),
        .I5(Write_Latency_En),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000088880C00)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_7 
       (.I0(Num_BValids_En),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_i_11_n_0 ),
        .I2(Metric_Sel_0[2]),
        .I3(Rtrans_Cnt_En),
        .I4(Metric_Sel_0[3]),
        .I5(Metric_Sel_0[1]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_8 
       (.I0(Metric_Sel_0[1]),
        .I1(Metric_Sel_0[3]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_9 
       (.I0(Metric_Sel_0[1]),
        .I1(Metric_Sel_0[3]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_8_n_0 ),
        .I3(Metric_Sel_0[2]),
        .I4(Metric_Sel_0[0]),
        .O(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \GEN_MUX_N_CNT.accumulate_i_1 
       (.I0(Metric_Sel_0[4]),
        .I1(Metric_Sel_0[3]),
        .I2(Metric_Sel_0[2]),
        .O(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hCCFFECFFDFDFFFED)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_1 
       (.I0(Metric_Sel_0[1]),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_2_n_0 ),
        .I2(Metric_Sel_0[2]),
        .I3(Metric_Sel_0[4]),
        .I4(Metric_Sel_0[0]),
        .I5(Metric_Sel_0[3]),
        .O(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h00F0000040404040)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_2 
       (.I0(Metric_Sel_0[3]),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0] ),
        .I2(\GEN_MUX_N_CNT.Add_in[2]_i_3_n_0 ),
        .I3(Metric_Sel_0[4]),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0]_0 ),
        .I5(Metric_Sel_0[0]),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT5 #(
    .INIT(32'h40000000)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_2 
       (.I0(Metric_Sel_0[3]),
        .I1(Metric_Sel_0[1]),
        .I2(Metric_Sel_0[0]),
        .I3(\GEN_MUX_N_CNT.Add_in[31]_i_8_n_0 ),
        .I4(Metric_Sel_0[2]),
        .O(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT5 #(
    .INIT(32'h01001000)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_3 
       (.I0(Metric_Sel_0[3]),
        .I1(Metric_Sel_0[0]),
        .I2(Metric_Sel_0[2]),
        .I3(\GEN_MUX_N_CNT.Add_in[31]_i_8_n_0 ),
        .I4(Metric_Sel_0[1]),
        .O(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]_1 ));
  (* equivalent_register_removal = "no" *) 
  FDRE \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg 
       (.C(core_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Lat_Sample_Reg_Rd_En_d3),
        .R(p_in_d1_cdc_from_reg_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_cdc_sync__parameterized2_5 \GEN_SAMPLE_REG_ASYNC.sample_reg_read_inst 
       (.\Accum_i_reg[15] (\Accum_i_reg[15] ),
        .\Accum_i_reg[15]_0 (\Rd_Latency_Fifo_Wr_Data_reg[32] [0]),
        .Lat_Sample_Reg_Rd_En(Lat_Sample_Reg_Rd_En),
        .Lat_Sample_Reg_Rd_En_d3(Lat_Sample_Reg_Rd_En_d3),
        .Sample_Interval_Cnt_Lapse(Sample_Interval_Cnt_Lapse),
        .core_aclk(core_aclk),
        .core_aresetn(core_aresetn),
        .out(out),
        .s_level_out_d1_cdc_to_reg_0(p_in_d1_cdc_from_reg_1),
        .s_level_out_d4_reg_0(s_level_out_d4_reg));
  FDRE Global_Clk_Cnt_En_reg
       (.C(s_axi_aclk),
        .CE(Control_Set_Wr_En),
        .D(s_axi_wdata[16]),
        .Q(D[3]),
        .R(SR));
  FDRE Global_Clk_Cnt_Reset_reg
       (.C(s_axi_aclk),
        .CE(Control_Set_Wr_En),
        .D(s_axi_wdata[17]),
        .Q(D[4]),
        .R(SR));
  FDRE Global_Intr_En_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Global_Intr_En_reg_0),
        .Q(Global_Intr_En),
        .R(SR));
  FDRE IP2Bus_DataValid_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(RValid),
        .Q(IP2Bus_DataValid_reg_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFF74447777)) 
    \IP2Bus_Data[0]_i_2 
       (.I0(\IP2Bus_Data[0]_i_6_n_0 ),
        .I1(Lat_Intr_Reg_Set_Rd_En),
        .I2(\GEN_METRIC_0.Range_Reg_0_CDC_reg[15]_0 [0]),
        .I3(Lat_Addr_7downto4_is_0x0),
        .I4(Lat_Rng_Reg_Set_Rd_En),
        .I5(Lat_ID2_Mask_Rd_En),
        .O(\IP2Bus_Data[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0001FF01)) 
    \IP2Bus_Data[0]_i_3 
       (.I0(\IP2Bus_Data[0]_i_7_n_0 ),
        .I1(Lat_Rng_Reg_Set_Rd_En),
        .I2(Lat_Intr_Reg_Set_Rd_En),
        .I3(Lat_ID2_Mask_Rd_En),
        .I4(\WID_Mask2_CDC_reg_n_0_[0] ),
        .I5(\IP2Bus_Data[31]_i_9_n_0 ),
        .O(\IP2Bus_Data[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4744477747774777)) 
    \IP2Bus_Data[0]_i_4 
       (.I0(\Latency_WID_CDC_reg[0]_0 ),
        .I1(Lat_Latency_ID_Rd_En),
        .I2(\Latency2_WID_CDC_reg_n_0_[0] ),
        .I3(Lat_Latency_ID2_Rd_En),
        .I4(\WID_Mask_CDC_reg[0]_0 ),
        .I5(Lat_ID_Mask_Rd_En),
        .O(\IP2Bus_Data[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0F000F770FFF0F77)) 
    \IP2Bus_Data[0]_i_6 
       (.I0(Lat_Intr_Reg_ISR_Rd_En),
        .I1(Intr_Reg_ISR[0]),
        .I2(Global_Intr_En),
        .I3(Lat_Intr_Reg_GIE_Rd_En),
        .I4(Lat_Intr_Reg_IER_Rd_En),
        .I5(\IP2Bus_Data[12]_i_2_0 [0]),
        .O(\IP2Bus_Data[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFE0000)) 
    \IP2Bus_Data[0]_i_7 
       (.I0(Lat_Incr_Reg_Set_Rd_En),
        .I1(Lat_Metric_Cnt_Reg_Set_Rd_En),
        .I2(Lat_Samp_Metric_Cnt_Reg_Set_Rd_En),
        .I3(Lat_Samp_Incr_Reg_Set_Rd_En),
        .I4(\GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR [0]),
        .I5(\IP2Bus_Data[31]_i_13_n_0 ),
        .O(\IP2Bus_Data[0]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \IP2Bus_Data[0]_i_9 
       (.I0(\Sample_Interval_i_reg_CDC_reg[31]_0 [0]),
        .I1(Lat_Addr_3downto0_is_0x4),
        .I2(Reset_On_Sample_Int_Lapse_reg_0[0]),
        .I3(Lat_Addr_3downto0_is_0x8),
        .I4(Sample_Time_Diff_Reg[0]),
        .O(\IP2Bus_Data[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h8AAA8A888AAA8AAA)) 
    \IP2Bus_Data[10]_i_2 
       (.I0(\IP2Bus_Data[10]_i_4_n_0 ),
        .I1(\IP2Bus_Data[31]_i_9_n_0 ),
        .I2(\WID_Mask2_CDC_reg_n_0_[10] ),
        .I3(Lat_ID2_Mask_Rd_En),
        .I4(\IP2Bus_Data[10]_i_5_n_0 ),
        .I5(\IP2Bus_Data[10]_i_6_n_0 ),
        .O(\IP2Bus_Data[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4744477747774777)) 
    \IP2Bus_Data[10]_i_4 
       (.I0(\Latency_WID_CDC_reg_n_0_[10] ),
        .I1(Lat_Latency_ID_Rd_En),
        .I2(\Latency2_WID_CDC_reg_n_0_[10] ),
        .I3(Lat_Latency_ID2_Rd_En),
        .I4(\WID_Mask_CDC_reg_n_0_[10] ),
        .I5(Lat_ID_Mask_Rd_En),
        .O(\IP2Bus_Data[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hC4C0C4CCC4CCC4CC)) 
    \IP2Bus_Data[10]_i_5 
       (.I0(\IP2Bus_Data[12]_i_2_0 [9]),
        .I1(Lat_Intr_Reg_Set_Rd_En),
        .I2(Lat_Intr_Reg_GIE_Rd_En),
        .I3(Lat_Intr_Reg_IER_Rd_En),
        .I4(Intr_Reg_ISR[10]),
        .I5(Lat_Intr_Reg_ISR_Rd_En),
        .O(\IP2Bus_Data[10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4040FF40)) 
    \IP2Bus_Data[10]_i_6 
       (.I0(\IP2Bus_Data[31]_i_13_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR [10]),
        .I2(\IP2Bus_Data[31]_i_14_n_0 ),
        .I3(\GEN_METRIC_0.Range_Reg_0_CDC_reg[15]_0 [10]),
        .I4(\IP2Bus_Data[17]_i_9_n_0 ),
        .I5(Lat_Intr_Reg_Set_Rd_En),
        .O(\IP2Bus_Data[10]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hAA200020)) 
    \IP2Bus_Data[10]_i_7 
       (.I0(Lat_Sample_Interval_Rd_En),
        .I1(Lat_Addr_3downto0_is_0x8),
        .I2(Sample_Time_Diff_Reg[10]),
        .I3(Lat_Addr_3downto0_is_0x4),
        .I4(\Sample_Interval_i_reg_CDC_reg[31]_0 [10]),
        .O(\IP2Bus_Data[10]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h8AAA8A888AAA8AAA)) 
    \IP2Bus_Data[11]_i_2 
       (.I0(\IP2Bus_Data[11]_i_4_n_0 ),
        .I1(\IP2Bus_Data[31]_i_9_n_0 ),
        .I2(\WID_Mask2_CDC_reg_n_0_[11] ),
        .I3(Lat_ID2_Mask_Rd_En),
        .I4(\IP2Bus_Data[11]_i_5_n_0 ),
        .I5(\IP2Bus_Data[11]_i_6_n_0 ),
        .O(\IP2Bus_Data[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4744477747774777)) 
    \IP2Bus_Data[11]_i_4 
       (.I0(\Latency_WID_CDC_reg_n_0_[11] ),
        .I1(Lat_Latency_ID_Rd_En),
        .I2(\Latency2_WID_CDC_reg_n_0_[11] ),
        .I3(Lat_Latency_ID2_Rd_En),
        .I4(\WID_Mask_CDC_reg_n_0_[11] ),
        .I5(Lat_ID_Mask_Rd_En),
        .O(\IP2Bus_Data[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hC4C0C4CCC4CCC4CC)) 
    \IP2Bus_Data[11]_i_5 
       (.I0(\IP2Bus_Data[12]_i_2_0 [10]),
        .I1(Lat_Intr_Reg_Set_Rd_En),
        .I2(Lat_Intr_Reg_GIE_Rd_En),
        .I3(Lat_Intr_Reg_IER_Rd_En),
        .I4(Intr_Reg_ISR[11]),
        .I5(Lat_Intr_Reg_ISR_Rd_En),
        .O(\IP2Bus_Data[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4040FF40)) 
    \IP2Bus_Data[11]_i_6 
       (.I0(\IP2Bus_Data[31]_i_13_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR [11]),
        .I2(\IP2Bus_Data[31]_i_14_n_0 ),
        .I3(\GEN_METRIC_0.Range_Reg_0_CDC_reg[15]_0 [11]),
        .I4(\IP2Bus_Data[17]_i_9_n_0 ),
        .I5(Lat_Intr_Reg_Set_Rd_En),
        .O(\IP2Bus_Data[11]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hAA200020)) 
    \IP2Bus_Data[11]_i_7 
       (.I0(Lat_Sample_Interval_Rd_En),
        .I1(Lat_Addr_3downto0_is_0x8),
        .I2(Sample_Time_Diff_Reg[11]),
        .I3(Lat_Addr_3downto0_is_0x4),
        .I4(\Sample_Interval_i_reg_CDC_reg[31]_0 [11]),
        .O(\IP2Bus_Data[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h8AAA8A888AAA8AAA)) 
    \IP2Bus_Data[12]_i_2 
       (.I0(\IP2Bus_Data[12]_i_4_n_0 ),
        .I1(\IP2Bus_Data[31]_i_9_n_0 ),
        .I2(\WID_Mask2_CDC_reg_n_0_[12] ),
        .I3(Lat_ID2_Mask_Rd_En),
        .I4(\IP2Bus_Data[12]_i_5_n_0 ),
        .I5(\IP2Bus_Data[12]_i_6_n_0 ),
        .O(\IP2Bus_Data[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4744477747774777)) 
    \IP2Bus_Data[12]_i_4 
       (.I0(\Latency_WID_CDC_reg_n_0_[12] ),
        .I1(Lat_Latency_ID_Rd_En),
        .I2(\Latency2_WID_CDC_reg_n_0_[12] ),
        .I3(Lat_Latency_ID2_Rd_En),
        .I4(\WID_Mask_CDC_reg_n_0_[12] ),
        .I5(Lat_ID_Mask_Rd_En),
        .O(\IP2Bus_Data[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hC4C0C4CCC4CCC4CC)) 
    \IP2Bus_Data[12]_i_5 
       (.I0(\IP2Bus_Data[12]_i_2_0 [11]),
        .I1(Lat_Intr_Reg_Set_Rd_En),
        .I2(Lat_Intr_Reg_GIE_Rd_En),
        .I3(Lat_Intr_Reg_IER_Rd_En),
        .I4(Intr_Reg_ISR[12]),
        .I5(Lat_Intr_Reg_ISR_Rd_En),
        .O(\IP2Bus_Data[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4040FF40)) 
    \IP2Bus_Data[12]_i_6 
       (.I0(\IP2Bus_Data[31]_i_13_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR [12]),
        .I2(\IP2Bus_Data[31]_i_14_n_0 ),
        .I3(\GEN_METRIC_0.Range_Reg_0_CDC_reg[15]_0 [12]),
        .I4(\IP2Bus_Data[17]_i_9_n_0 ),
        .I5(Lat_Intr_Reg_Set_Rd_En),
        .O(\IP2Bus_Data[12]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hAA200020)) 
    \IP2Bus_Data[12]_i_7 
       (.I0(Lat_Sample_Interval_Rd_En),
        .I1(Lat_Addr_3downto0_is_0x8),
        .I2(Sample_Time_Diff_Reg[12]),
        .I3(Lat_Addr_3downto0_is_0x4),
        .I4(\Sample_Interval_i_reg_CDC_reg[31]_0 [12]),
        .O(\IP2Bus_Data[12]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hA888A888A888A8AA)) 
    \IP2Bus_Data[13]_i_2 
       (.I0(\IP2Bus_Data[13]_i_4_n_0 ),
        .I1(\IP2Bus_Data[31]_i_9_n_0 ),
        .I2(\WID_Mask2_CDC_reg_n_0_[13] ),
        .I3(Lat_ID2_Mask_Rd_En),
        .I4(Lat_Intr_Reg_Set_Rd_En),
        .I5(\IP2Bus_Data[13]_i_5_n_0 ),
        .O(\IP2Bus_Data[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFACAF0000ACAF)) 
    \IP2Bus_Data[13]_i_4 
       (.I0(\Latency2_WID_CDC_reg_n_0_[13] ),
        .I1(\WID_Mask_CDC_reg_n_0_[13] ),
        .I2(Lat_Latency_ID2_Rd_En),
        .I3(Lat_ID_Mask_Rd_En),
        .I4(Lat_Latency_ID_Rd_En),
        .I5(\Latency_WID_CDC_reg_n_0_[13] ),
        .O(\IP2Bus_Data[13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h7F007F7F7F7F7F7F)) 
    \IP2Bus_Data[13]_i_5 
       (.I0(\GEN_METRIC_0.Range_Reg_0_CDC_reg[15]_0 [13]),
        .I1(Lat_Addr_7downto4_is_0x0),
        .I2(Lat_Rng_Reg_Set_Rd_En),
        .I3(\IP2Bus_Data[31]_i_13_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR [13]),
        .I5(\IP2Bus_Data[31]_i_14_n_0 ),
        .O(\IP2Bus_Data[13]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hAA200020)) 
    \IP2Bus_Data[13]_i_6 
       (.I0(Lat_Sample_Interval_Rd_En),
        .I1(Lat_Addr_3downto0_is_0x8),
        .I2(Sample_Time_Diff_Reg[13]),
        .I3(Lat_Addr_3downto0_is_0x4),
        .I4(\Sample_Interval_i_reg_CDC_reg[31]_0 [13]),
        .O(\IP2Bus_Data[13]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hA888A888A888A8AA)) 
    \IP2Bus_Data[14]_i_2 
       (.I0(\IP2Bus_Data[14]_i_4_n_0 ),
        .I1(\IP2Bus_Data[31]_i_9_n_0 ),
        .I2(\WID_Mask2_CDC_reg_n_0_[14] ),
        .I3(Lat_ID2_Mask_Rd_En),
        .I4(Lat_Intr_Reg_Set_Rd_En),
        .I5(\IP2Bus_Data[14]_i_5_n_0 ),
        .O(\IP2Bus_Data[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFACAF0000ACAF)) 
    \IP2Bus_Data[14]_i_4 
       (.I0(\Latency2_WID_CDC_reg_n_0_[14] ),
        .I1(\WID_Mask_CDC_reg_n_0_[14] ),
        .I2(Lat_Latency_ID2_Rd_En),
        .I3(Lat_ID_Mask_Rd_En),
        .I4(Lat_Latency_ID_Rd_En),
        .I5(\Latency_WID_CDC_reg_n_0_[14] ),
        .O(\IP2Bus_Data[14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h7F007F7F7F7F7F7F)) 
    \IP2Bus_Data[14]_i_5 
       (.I0(\GEN_METRIC_0.Range_Reg_0_CDC_reg[15]_0 [14]),
        .I1(Lat_Addr_7downto4_is_0x0),
        .I2(Lat_Rng_Reg_Set_Rd_En),
        .I3(\IP2Bus_Data[31]_i_13_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR [14]),
        .I5(\IP2Bus_Data[31]_i_14_n_0 ),
        .O(\IP2Bus_Data[14]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hAA200020)) 
    \IP2Bus_Data[14]_i_6 
       (.I0(Lat_Sample_Interval_Rd_En),
        .I1(Lat_Addr_3downto0_is_0x8),
        .I2(Sample_Time_Diff_Reg[14]),
        .I3(Lat_Addr_3downto0_is_0x4),
        .I4(\Sample_Interval_i_reg_CDC_reg[31]_0 [14]),
        .O(\IP2Bus_Data[14]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hA888A888A888A8AA)) 
    \IP2Bus_Data[15]_i_2 
       (.I0(\IP2Bus_Data[15]_i_4_n_0 ),
        .I1(\IP2Bus_Data[31]_i_9_n_0 ),
        .I2(\WID_Mask2_CDC_reg_n_0_[15] ),
        .I3(Lat_ID2_Mask_Rd_En),
        .I4(Lat_Intr_Reg_Set_Rd_En),
        .I5(\IP2Bus_Data[15]_i_5_n_0 ),
        .O(\IP2Bus_Data[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFACAF0000ACAF)) 
    \IP2Bus_Data[15]_i_4 
       (.I0(\Latency2_WID_CDC_reg_n_0_[15] ),
        .I1(\WID_Mask_CDC_reg_n_0_[15] ),
        .I2(Lat_Latency_ID2_Rd_En),
        .I3(Lat_ID_Mask_Rd_En),
        .I4(Lat_Latency_ID_Rd_En),
        .I5(\Latency_WID_CDC_reg_n_0_[15] ),
        .O(\IP2Bus_Data[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h7F007F7F7F7F7F7F)) 
    \IP2Bus_Data[15]_i_5 
       (.I0(\GEN_METRIC_0.Range_Reg_0_CDC_reg[15]_0 [15]),
        .I1(Lat_Addr_7downto4_is_0x0),
        .I2(Lat_Rng_Reg_Set_Rd_En),
        .I3(\IP2Bus_Data[31]_i_13_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR [15]),
        .I5(\IP2Bus_Data[31]_i_14_n_0 ),
        .O(\IP2Bus_Data[15]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hAA200020)) 
    \IP2Bus_Data[15]_i_6 
       (.I0(Lat_Sample_Interval_Rd_En),
        .I1(Lat_Addr_3downto0_is_0x8),
        .I2(Sample_Time_Diff_Reg[15]),
        .I3(Lat_Addr_3downto0_is_0x4),
        .I4(\Sample_Interval_i_reg_CDC_reg[31]_0 [15]),
        .O(\IP2Bus_Data[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFD5000000000000)) 
    \IP2Bus_Data[16]_i_2 
       (.I0(\IP2Bus_Data[16]_i_5_n_0 ),
        .I1(Lat_ID2_Mask_Rd_En),
        .I2(\RID_Mask2_CDC_reg_n_0_[0] ),
        .I3(\IP2Bus_Data[31]_i_9_n_0 ),
        .I4(\IP2Bus_Data[16]_i_6_n_0 ),
        .I5(\IP2Bus_Data[31]_i_6_n_0 ),
        .O(\IP2Bus_Data[16]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAA200020)) 
    \IP2Bus_Data[16]_i_4 
       (.I0(Lat_Sample_Interval_Rd_En),
        .I1(Lat_Addr_3downto0_is_0x8),
        .I2(Sample_Time_Diff_Reg[16]),
        .I3(Lat_Addr_3downto0_is_0x4),
        .I4(\Sample_Interval_i_reg_CDC_reg[31]_0 [16]),
        .O(\IP2Bus_Data[16]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFBFAAAAFFBFFFBF)) 
    \IP2Bus_Data[16]_i_5 
       (.I0(\IP2Bus_Data[17]_i_8_n_0 ),
        .I1(\IP2Bus_Data[31]_i_14_n_0 ),
        .I2(\GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR [16]),
        .I3(\IP2Bus_Data[31]_i_13_n_0 ),
        .I4(\IP2Bus_Data[17]_i_9_n_0 ),
        .I5(Range_Reg_0[16]),
        .O(\IP2Bus_Data[16]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFACAF0000ACAF)) 
    \IP2Bus_Data[16]_i_6 
       (.I0(\Latency2_RID_CDC_reg_n_0_[0] ),
        .I1(Q),
        .I2(Lat_Latency_ID2_Rd_En),
        .I3(Lat_ID_Mask_Rd_En),
        .I4(Lat_Latency_ID_Rd_En),
        .I5(\Latency_RID_CDC_reg[0]_0 ),
        .O(\IP2Bus_Data[16]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888080808)) 
    \IP2Bus_Data[17]_i_2 
       (.I0(\IP2Bus_Data[31]_i_6_n_0 ),
        .I1(\IP2Bus_Data[17]_i_5_n_0 ),
        .I2(\IP2Bus_Data[17]_i_6_n_0 ),
        .I3(Lat_ID2_Mask_Rd_En),
        .I4(\RID_Mask2_CDC_reg_n_0_[1] ),
        .I5(\IP2Bus_Data[31]_i_9_n_0 ),
        .O(\IP2Bus_Data[17]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAA200020)) 
    \IP2Bus_Data[17]_i_4 
       (.I0(Lat_Sample_Interval_Rd_En),
        .I1(Lat_Addr_3downto0_is_0x8),
        .I2(Sample_Time_Diff_Reg[17]),
        .I3(Lat_Addr_3downto0_is_0x4),
        .I4(\Sample_Interval_i_reg_CDC_reg[31]_0 [17]),
        .O(\IP2Bus_Data[17]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFACAF0000ACAF)) 
    \IP2Bus_Data[17]_i_5 
       (.I0(\Latency2_RID_CDC_reg_n_0_[1] ),
        .I1(\RID_Mask_CDC_reg_n_0_[1] ),
        .I2(Lat_Latency_ID2_Rd_En),
        .I3(Lat_ID_Mask_Rd_En),
        .I4(Lat_Latency_ID_Rd_En),
        .I5(\Latency_RID_CDC_reg_n_0_[1] ),
        .O(\IP2Bus_Data[17]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFBFAAAAFFBFFFBF)) 
    \IP2Bus_Data[17]_i_6 
       (.I0(\IP2Bus_Data[17]_i_8_n_0 ),
        .I1(\IP2Bus_Data[31]_i_14_n_0 ),
        .I2(\GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR [17]),
        .I3(\IP2Bus_Data[31]_i_13_n_0 ),
        .I4(\IP2Bus_Data[17]_i_9_n_0 ),
        .I5(Range_Reg_0[17]),
        .O(\IP2Bus_Data[17]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \IP2Bus_Data[17]_i_7 
       (.I0(Lat_Control_Set_Rd_En),
        .I1(Lat_Status_Reg_Set_Rd_En),
        .I2(Lat_Sel_Reg_Set_Rd_En),
        .O(\IP2Bus_Data[17]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \IP2Bus_Data[17]_i_8 
       (.I0(Lat_Intr_Reg_Set_Rd_En),
        .I1(Lat_ID2_Mask_Rd_En),
        .O(\IP2Bus_Data[17]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \IP2Bus_Data[17]_i_9 
       (.I0(Lat_Addr_7downto4_is_0x0),
        .I1(Lat_Rng_Reg_Set_Rd_En),
        .O(\IP2Bus_Data[17]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hA888A888A888A8AA)) 
    \IP2Bus_Data[18]_i_2 
       (.I0(\IP2Bus_Data[18]_i_4_n_0 ),
        .I1(\IP2Bus_Data[31]_i_9_n_0 ),
        .I2(\RID_Mask2_CDC_reg_n_0_[2] ),
        .I3(Lat_ID2_Mask_Rd_En),
        .I4(Lat_Intr_Reg_Set_Rd_En),
        .I5(\IP2Bus_Data[18]_i_5_n_0 ),
        .O(\IP2Bus_Data[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFACAF0000ACAF)) 
    \IP2Bus_Data[18]_i_4 
       (.I0(\Latency2_RID_CDC_reg_n_0_[2] ),
        .I1(\RID_Mask_CDC_reg_n_0_[2] ),
        .I2(Lat_Latency_ID2_Rd_En),
        .I3(Lat_ID_Mask_Rd_En),
        .I4(Lat_Latency_ID_Rd_En),
        .I5(\Latency_RID_CDC_reg_n_0_[2] ),
        .O(\IP2Bus_Data[18]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h7F007F7F7F7F7F7F)) 
    \IP2Bus_Data[18]_i_5 
       (.I0(Range_Reg_0[18]),
        .I1(Lat_Addr_7downto4_is_0x0),
        .I2(Lat_Rng_Reg_Set_Rd_En),
        .I3(\IP2Bus_Data[31]_i_13_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR [18]),
        .I5(\IP2Bus_Data[31]_i_14_n_0 ),
        .O(\IP2Bus_Data[18]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hAA200020)) 
    \IP2Bus_Data[18]_i_6 
       (.I0(Lat_Sample_Interval_Rd_En),
        .I1(Lat_Addr_3downto0_is_0x8),
        .I2(Sample_Time_Diff_Reg[18]),
        .I3(Lat_Addr_3downto0_is_0x4),
        .I4(\Sample_Interval_i_reg_CDC_reg[31]_0 [18]),
        .O(\IP2Bus_Data[18]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hA888A888A888A8AA)) 
    \IP2Bus_Data[19]_i_2 
       (.I0(\IP2Bus_Data[19]_i_4_n_0 ),
        .I1(\IP2Bus_Data[31]_i_9_n_0 ),
        .I2(\RID_Mask2_CDC_reg_n_0_[3] ),
        .I3(Lat_ID2_Mask_Rd_En),
        .I4(Lat_Intr_Reg_Set_Rd_En),
        .I5(\IP2Bus_Data[19]_i_5_n_0 ),
        .O(\IP2Bus_Data[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFACAF0000ACAF)) 
    \IP2Bus_Data[19]_i_4 
       (.I0(\Latency2_RID_CDC_reg_n_0_[3] ),
        .I1(\RID_Mask_CDC_reg_n_0_[3] ),
        .I2(Lat_Latency_ID2_Rd_En),
        .I3(Lat_ID_Mask_Rd_En),
        .I4(Lat_Latency_ID_Rd_En),
        .I5(\Latency_RID_CDC_reg_n_0_[3] ),
        .O(\IP2Bus_Data[19]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h7F007F7F7F7F7F7F)) 
    \IP2Bus_Data[19]_i_5 
       (.I0(Range_Reg_0[19]),
        .I1(Lat_Addr_7downto4_is_0x0),
        .I2(Lat_Rng_Reg_Set_Rd_En),
        .I3(\IP2Bus_Data[31]_i_13_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR [19]),
        .I5(\IP2Bus_Data[31]_i_14_n_0 ),
        .O(\IP2Bus_Data[19]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hAA200020)) 
    \IP2Bus_Data[19]_i_6 
       (.I0(Lat_Sample_Interval_Rd_En),
        .I1(Lat_Addr_3downto0_is_0x8),
        .I2(Sample_Time_Diff_Reg[19]),
        .I3(Lat_Addr_3downto0_is_0x4),
        .I4(\Sample_Interval_i_reg_CDC_reg[31]_0 [19]),
        .O(\IP2Bus_Data[19]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hAA0CAA00)) 
    \IP2Bus_Data[1]_i_10 
       (.I0(Metric_Sel_0[1]),
        .I1(Lat_Control_Set_Rd_En),
        .I2(Lat_Status_Reg_Set_Rd_En),
        .I3(Lat_Sel_Reg_Set_Rd_En),
        .I4(D[1]),
        .O(\IP2Bus_Data[1]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \IP2Bus_Data[1]_i_11 
       (.I0(\Sample_Interval_i_reg_CDC_reg[31]_0 [1]),
        .I1(Lat_Addr_3downto0_is_0x4),
        .I2(Reset_On_Sample_Int_Lapse_reg_0[1]),
        .I3(Lat_Addr_3downto0_is_0x8),
        .I4(Sample_Time_Diff_Reg[1]),
        .O(\IP2Bus_Data[1]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEFEFF00FFFF)) 
    \IP2Bus_Data[1]_i_3 
       (.I0(Lat_Addr_3downto0_is_0xC),
        .I1(Lat_Addr_3downto0_is_0x8),
        .I2(Lat_Addr_3downto0_is_0x4),
        .I3(Lat_Metric_Sel_Reg_0_Rd_En),
        .I4(Lat_Sel_Reg_Set_Rd_En),
        .I5(Lat_Sample_Interval_Rd_En),
        .O(\IP2Bus_Data[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8AAA8A888AAA8AAA)) 
    \IP2Bus_Data[1]_i_4 
       (.I0(\IP2Bus_Data[1]_i_6_n_0 ),
        .I1(\IP2Bus_Data[31]_i_9_n_0 ),
        .I2(\WID_Mask2_CDC_reg_n_0_[1] ),
        .I3(Lat_ID2_Mask_Rd_En),
        .I4(\IP2Bus_Data[1]_i_7_n_0 ),
        .I5(\IP2Bus_Data[1]_i_8_n_0 ),
        .O(\IP2Bus_Data[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4744477747774777)) 
    \IP2Bus_Data[1]_i_6 
       (.I0(\Latency_WID_CDC_reg_n_0_[1] ),
        .I1(Lat_Latency_ID_Rd_En),
        .I2(\Latency2_WID_CDC_reg_n_0_[1] ),
        .I3(Lat_Latency_ID2_Rd_En),
        .I4(\WID_Mask_CDC_reg_n_0_[1] ),
        .I5(Lat_ID_Mask_Rd_En),
        .O(\IP2Bus_Data[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hC4C0C4CCC4CCC4CC)) 
    \IP2Bus_Data[1]_i_7 
       (.I0(\IP2Bus_Data[12]_i_2_0 [1]),
        .I1(Lat_Intr_Reg_Set_Rd_En),
        .I2(Lat_Intr_Reg_GIE_Rd_En),
        .I3(Lat_Intr_Reg_IER_Rd_En),
        .I4(Intr_Reg_ISR[1]),
        .I5(Lat_Intr_Reg_ISR_Rd_En),
        .O(\IP2Bus_Data[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4040FF40)) 
    \IP2Bus_Data[1]_i_8 
       (.I0(\IP2Bus_Data[31]_i_13_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR [1]),
        .I2(\IP2Bus_Data[31]_i_14_n_0 ),
        .I3(\GEN_METRIC_0.Range_Reg_0_CDC_reg[15]_0 [1]),
        .I4(\IP2Bus_Data[17]_i_9_n_0 ),
        .I5(Lat_Intr_Reg_Set_Rd_En),
        .O(\IP2Bus_Data[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hA888A888A888A8AA)) 
    \IP2Bus_Data[20]_i_2 
       (.I0(\IP2Bus_Data[20]_i_4_n_0 ),
        .I1(\IP2Bus_Data[31]_i_9_n_0 ),
        .I2(\RID_Mask2_CDC_reg_n_0_[4] ),
        .I3(Lat_ID2_Mask_Rd_En),
        .I4(Lat_Intr_Reg_Set_Rd_En),
        .I5(\IP2Bus_Data[20]_i_5_n_0 ),
        .O(\IP2Bus_Data[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFACAF0000ACAF)) 
    \IP2Bus_Data[20]_i_4 
       (.I0(\Latency2_RID_CDC_reg_n_0_[4] ),
        .I1(\RID_Mask_CDC_reg_n_0_[4] ),
        .I2(Lat_Latency_ID2_Rd_En),
        .I3(Lat_ID_Mask_Rd_En),
        .I4(Lat_Latency_ID_Rd_En),
        .I5(\Latency_RID_CDC_reg_n_0_[4] ),
        .O(\IP2Bus_Data[20]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h7F007F7F7F7F7F7F)) 
    \IP2Bus_Data[20]_i_5 
       (.I0(Range_Reg_0[20]),
        .I1(Lat_Addr_7downto4_is_0x0),
        .I2(Lat_Rng_Reg_Set_Rd_En),
        .I3(\IP2Bus_Data[31]_i_13_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR [20]),
        .I5(\IP2Bus_Data[31]_i_14_n_0 ),
        .O(\IP2Bus_Data[20]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hAA200020)) 
    \IP2Bus_Data[20]_i_6 
       (.I0(Lat_Sample_Interval_Rd_En),
        .I1(Lat_Addr_3downto0_is_0x8),
        .I2(Sample_Time_Diff_Reg[20]),
        .I3(Lat_Addr_3downto0_is_0x4),
        .I4(\Sample_Interval_i_reg_CDC_reg[31]_0 [20]),
        .O(\IP2Bus_Data[20]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8888888BB)) 
    \IP2Bus_Data[21]_i_2 
       (.I0(\IP2Bus_Data[21]_i_4_n_0 ),
        .I1(\IP2Bus_Data[31]_i_9_n_0 ),
        .I2(\RID_Mask2_CDC_reg_n_0_[5] ),
        .I3(\IP2Bus_Data[21]_i_5_n_0 ),
        .I4(Lat_Intr_Reg_Set_Rd_En),
        .I5(Lat_ID2_Mask_Rd_En),
        .O(\IP2Bus_Data[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000B888B888)) 
    \IP2Bus_Data[21]_i_4 
       (.I0(\Latency2_RID_CDC_reg_n_0_[5] ),
        .I1(Lat_Latency_ID2_Rd_En),
        .I2(\RID_Mask_CDC_reg_n_0_[5] ),
        .I3(Lat_ID_Mask_Rd_En),
        .I4(\Latency_RID_CDC_reg_n_0_[5] ),
        .I5(Lat_Latency_ID_Rd_En),
        .O(\IP2Bus_Data[21]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h7F007F7F7F7F7F7F)) 
    \IP2Bus_Data[21]_i_5 
       (.I0(Range_Reg_0[21]),
        .I1(Lat_Addr_7downto4_is_0x0),
        .I2(Lat_Rng_Reg_Set_Rd_En),
        .I3(\IP2Bus_Data[31]_i_13_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR [21]),
        .I5(\IP2Bus_Data[31]_i_14_n_0 ),
        .O(\IP2Bus_Data[21]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hAA200020)) 
    \IP2Bus_Data[21]_i_6 
       (.I0(Lat_Sample_Interval_Rd_En),
        .I1(Lat_Addr_3downto0_is_0x8),
        .I2(Sample_Time_Diff_Reg[21]),
        .I3(Lat_Addr_3downto0_is_0x4),
        .I4(\Sample_Interval_i_reg_CDC_reg[31]_0 [21]),
        .O(\IP2Bus_Data[21]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8888888BB)) 
    \IP2Bus_Data[22]_i_2 
       (.I0(\IP2Bus_Data[22]_i_4_n_0 ),
        .I1(\IP2Bus_Data[31]_i_9_n_0 ),
        .I2(\RID_Mask2_CDC_reg_n_0_[6] ),
        .I3(\IP2Bus_Data[22]_i_5_n_0 ),
        .I4(Lat_Intr_Reg_Set_Rd_En),
        .I5(Lat_ID2_Mask_Rd_En),
        .O(\IP2Bus_Data[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000B888B888)) 
    \IP2Bus_Data[22]_i_4 
       (.I0(\Latency2_RID_CDC_reg_n_0_[6] ),
        .I1(Lat_Latency_ID2_Rd_En),
        .I2(\RID_Mask_CDC_reg_n_0_[6] ),
        .I3(Lat_ID_Mask_Rd_En),
        .I4(\Latency_RID_CDC_reg_n_0_[6] ),
        .I5(Lat_Latency_ID_Rd_En),
        .O(\IP2Bus_Data[22]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h7F007F7F7F7F7F7F)) 
    \IP2Bus_Data[22]_i_5 
       (.I0(Range_Reg_0[22]),
        .I1(Lat_Addr_7downto4_is_0x0),
        .I2(Lat_Rng_Reg_Set_Rd_En),
        .I3(\IP2Bus_Data[31]_i_13_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR [22]),
        .I5(\IP2Bus_Data[31]_i_14_n_0 ),
        .O(\IP2Bus_Data[22]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hAA200020)) 
    \IP2Bus_Data[22]_i_6 
       (.I0(Lat_Sample_Interval_Rd_En),
        .I1(Lat_Addr_3downto0_is_0x8),
        .I2(Sample_Time_Diff_Reg[22]),
        .I3(Lat_Addr_3downto0_is_0x4),
        .I4(\Sample_Interval_i_reg_CDC_reg[31]_0 [22]),
        .O(\IP2Bus_Data[22]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8888888BB)) 
    \IP2Bus_Data[23]_i_2 
       (.I0(\IP2Bus_Data[23]_i_4_n_0 ),
        .I1(\IP2Bus_Data[31]_i_9_n_0 ),
        .I2(\RID_Mask2_CDC_reg_n_0_[7] ),
        .I3(\IP2Bus_Data[23]_i_5_n_0 ),
        .I4(Lat_Intr_Reg_Set_Rd_En),
        .I5(Lat_ID2_Mask_Rd_En),
        .O(\IP2Bus_Data[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000B888B888)) 
    \IP2Bus_Data[23]_i_4 
       (.I0(\Latency2_RID_CDC_reg_n_0_[7] ),
        .I1(Lat_Latency_ID2_Rd_En),
        .I2(\RID_Mask_CDC_reg_n_0_[7] ),
        .I3(Lat_ID_Mask_Rd_En),
        .I4(\Latency_RID_CDC_reg_n_0_[7] ),
        .I5(Lat_Latency_ID_Rd_En),
        .O(\IP2Bus_Data[23]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h7F007F7F7F7F7F7F)) 
    \IP2Bus_Data[23]_i_5 
       (.I0(Range_Reg_0[23]),
        .I1(Lat_Addr_7downto4_is_0x0),
        .I2(Lat_Rng_Reg_Set_Rd_En),
        .I3(\IP2Bus_Data[31]_i_13_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR [23]),
        .I5(\IP2Bus_Data[31]_i_14_n_0 ),
        .O(\IP2Bus_Data[23]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hAA200020)) 
    \IP2Bus_Data[23]_i_6 
       (.I0(Lat_Sample_Interval_Rd_En),
        .I1(Lat_Addr_3downto0_is_0x8),
        .I2(Sample_Time_Diff_Reg[23]),
        .I3(Lat_Addr_3downto0_is_0x4),
        .I4(\Sample_Interval_i_reg_CDC_reg[31]_0 [23]),
        .O(\IP2Bus_Data[23]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hA888A888A888A8AA)) 
    \IP2Bus_Data[24]_i_2 
       (.I0(\IP2Bus_Data[24]_i_4_n_0 ),
        .I1(\IP2Bus_Data[31]_i_9_n_0 ),
        .I2(\RID_Mask2_CDC_reg_n_0_[8] ),
        .I3(Lat_ID2_Mask_Rd_En),
        .I4(Lat_Intr_Reg_Set_Rd_En),
        .I5(\IP2Bus_Data[24]_i_5_n_0 ),
        .O(\IP2Bus_Data[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFACAF0000ACAF)) 
    \IP2Bus_Data[24]_i_4 
       (.I0(\Latency2_RID_CDC_reg_n_0_[8] ),
        .I1(\RID_Mask_CDC_reg_n_0_[8] ),
        .I2(Lat_Latency_ID2_Rd_En),
        .I3(Lat_ID_Mask_Rd_En),
        .I4(Lat_Latency_ID_Rd_En),
        .I5(\Latency_RID_CDC_reg_n_0_[8] ),
        .O(\IP2Bus_Data[24]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h7F007F7F7F7F7F7F)) 
    \IP2Bus_Data[24]_i_5 
       (.I0(Range_Reg_0[24]),
        .I1(Lat_Addr_7downto4_is_0x0),
        .I2(Lat_Rng_Reg_Set_Rd_En),
        .I3(\IP2Bus_Data[31]_i_13_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR [24]),
        .I5(\IP2Bus_Data[31]_i_14_n_0 ),
        .O(\IP2Bus_Data[24]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hAA200020)) 
    \IP2Bus_Data[24]_i_6 
       (.I0(Lat_Sample_Interval_Rd_En),
        .I1(Lat_Addr_3downto0_is_0x8),
        .I2(Sample_Time_Diff_Reg[24]),
        .I3(Lat_Addr_3downto0_is_0x4),
        .I4(\Sample_Interval_i_reg_CDC_reg[31]_0 [24]),
        .O(\IP2Bus_Data[24]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8888888BB)) 
    \IP2Bus_Data[25]_i_2 
       (.I0(\IP2Bus_Data[25]_i_4_n_0 ),
        .I1(\IP2Bus_Data[31]_i_9_n_0 ),
        .I2(\RID_Mask2_CDC_reg_n_0_[9] ),
        .I3(\IP2Bus_Data[25]_i_5_n_0 ),
        .I4(Lat_Intr_Reg_Set_Rd_En),
        .I5(Lat_ID2_Mask_Rd_En),
        .O(\IP2Bus_Data[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000B888B888)) 
    \IP2Bus_Data[25]_i_4 
       (.I0(\Latency2_RID_CDC_reg_n_0_[9] ),
        .I1(Lat_Latency_ID2_Rd_En),
        .I2(\RID_Mask_CDC_reg_n_0_[9] ),
        .I3(Lat_ID_Mask_Rd_En),
        .I4(\Latency_RID_CDC_reg_n_0_[9] ),
        .I5(Lat_Latency_ID_Rd_En),
        .O(\IP2Bus_Data[25]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h7F007F7F7F7F7F7F)) 
    \IP2Bus_Data[25]_i_5 
       (.I0(Range_Reg_0[25]),
        .I1(Lat_Addr_7downto4_is_0x0),
        .I2(Lat_Rng_Reg_Set_Rd_En),
        .I3(\IP2Bus_Data[31]_i_13_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR [25]),
        .I5(\IP2Bus_Data[31]_i_14_n_0 ),
        .O(\IP2Bus_Data[25]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hAA200020)) 
    \IP2Bus_Data[25]_i_6 
       (.I0(Lat_Sample_Interval_Rd_En),
        .I1(Lat_Addr_3downto0_is_0x8),
        .I2(Sample_Time_Diff_Reg[25]),
        .I3(Lat_Addr_3downto0_is_0x4),
        .I4(\Sample_Interval_i_reg_CDC_reg[31]_0 [25]),
        .O(\IP2Bus_Data[25]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hA888A888A888A8AA)) 
    \IP2Bus_Data[26]_i_2 
       (.I0(\IP2Bus_Data[26]_i_4_n_0 ),
        .I1(\IP2Bus_Data[31]_i_9_n_0 ),
        .I2(\RID_Mask2_CDC_reg_n_0_[10] ),
        .I3(Lat_ID2_Mask_Rd_En),
        .I4(Lat_Intr_Reg_Set_Rd_En),
        .I5(\IP2Bus_Data[26]_i_5_n_0 ),
        .O(\IP2Bus_Data[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFACAF0000ACAF)) 
    \IP2Bus_Data[26]_i_4 
       (.I0(\Latency2_RID_CDC_reg_n_0_[10] ),
        .I1(\RID_Mask_CDC_reg_n_0_[10] ),
        .I2(Lat_Latency_ID2_Rd_En),
        .I3(Lat_ID_Mask_Rd_En),
        .I4(Lat_Latency_ID_Rd_En),
        .I5(\Latency_RID_CDC_reg_n_0_[10] ),
        .O(\IP2Bus_Data[26]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h7F007F7F7F7F7F7F)) 
    \IP2Bus_Data[26]_i_5 
       (.I0(Range_Reg_0[26]),
        .I1(Lat_Addr_7downto4_is_0x0),
        .I2(Lat_Rng_Reg_Set_Rd_En),
        .I3(\IP2Bus_Data[31]_i_13_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR [26]),
        .I5(\IP2Bus_Data[31]_i_14_n_0 ),
        .O(\IP2Bus_Data[26]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hAA200020)) 
    \IP2Bus_Data[26]_i_6 
       (.I0(Lat_Sample_Interval_Rd_En),
        .I1(Lat_Addr_3downto0_is_0x8),
        .I2(Sample_Time_Diff_Reg[26]),
        .I3(Lat_Addr_3downto0_is_0x4),
        .I4(\Sample_Interval_i_reg_CDC_reg[31]_0 [26]),
        .O(\IP2Bus_Data[26]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hA888A888A888A8AA)) 
    \IP2Bus_Data[27]_i_2 
       (.I0(\IP2Bus_Data[27]_i_4_n_0 ),
        .I1(\IP2Bus_Data[31]_i_9_n_0 ),
        .I2(\RID_Mask2_CDC_reg_n_0_[11] ),
        .I3(Lat_ID2_Mask_Rd_En),
        .I4(Lat_Intr_Reg_Set_Rd_En),
        .I5(\IP2Bus_Data[27]_i_5_n_0 ),
        .O(\IP2Bus_Data[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFACAF0000ACAF)) 
    \IP2Bus_Data[27]_i_4 
       (.I0(\Latency2_RID_CDC_reg_n_0_[11] ),
        .I1(\RID_Mask_CDC_reg_n_0_[11] ),
        .I2(Lat_Latency_ID2_Rd_En),
        .I3(Lat_ID_Mask_Rd_En),
        .I4(Lat_Latency_ID_Rd_En),
        .I5(\Latency_RID_CDC_reg_n_0_[11] ),
        .O(\IP2Bus_Data[27]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h7F007F7F7F7F7F7F)) 
    \IP2Bus_Data[27]_i_5 
       (.I0(Range_Reg_0[27]),
        .I1(Lat_Addr_7downto4_is_0x0),
        .I2(Lat_Rng_Reg_Set_Rd_En),
        .I3(\IP2Bus_Data[31]_i_13_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR [27]),
        .I5(\IP2Bus_Data[31]_i_14_n_0 ),
        .O(\IP2Bus_Data[27]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hAA200020)) 
    \IP2Bus_Data[27]_i_6 
       (.I0(Lat_Sample_Interval_Rd_En),
        .I1(Lat_Addr_3downto0_is_0x8),
        .I2(Sample_Time_Diff_Reg[27]),
        .I3(Lat_Addr_3downto0_is_0x4),
        .I4(\Sample_Interval_i_reg_CDC_reg[31]_0 [27]),
        .O(\IP2Bus_Data[27]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hA888A888A888A8AA)) 
    \IP2Bus_Data[28]_i_2 
       (.I0(\IP2Bus_Data[28]_i_4_n_0 ),
        .I1(\IP2Bus_Data[31]_i_9_n_0 ),
        .I2(\RID_Mask2_CDC_reg_n_0_[12] ),
        .I3(Lat_ID2_Mask_Rd_En),
        .I4(Lat_Intr_Reg_Set_Rd_En),
        .I5(\IP2Bus_Data[28]_i_5_n_0 ),
        .O(\IP2Bus_Data[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFACAF0000ACAF)) 
    \IP2Bus_Data[28]_i_4 
       (.I0(\Latency2_RID_CDC_reg_n_0_[12] ),
        .I1(\RID_Mask_CDC_reg_n_0_[12] ),
        .I2(Lat_Latency_ID2_Rd_En),
        .I3(Lat_ID_Mask_Rd_En),
        .I4(Lat_Latency_ID_Rd_En),
        .I5(\Latency_RID_CDC_reg_n_0_[12] ),
        .O(\IP2Bus_Data[28]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h7F007F7F7F7F7F7F)) 
    \IP2Bus_Data[28]_i_5 
       (.I0(Range_Reg_0[28]),
        .I1(Lat_Addr_7downto4_is_0x0),
        .I2(Lat_Rng_Reg_Set_Rd_En),
        .I3(\IP2Bus_Data[31]_i_13_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR [28]),
        .I5(\IP2Bus_Data[31]_i_14_n_0 ),
        .O(\IP2Bus_Data[28]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hAA200020)) 
    \IP2Bus_Data[28]_i_6 
       (.I0(Lat_Sample_Interval_Rd_En),
        .I1(Lat_Addr_3downto0_is_0x8),
        .I2(Sample_Time_Diff_Reg[28]),
        .I3(Lat_Addr_3downto0_is_0x4),
        .I4(\Sample_Interval_i_reg_CDC_reg[31]_0 [28]),
        .O(\IP2Bus_Data[28]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hA888A888A888A8AA)) 
    \IP2Bus_Data[29]_i_2 
       (.I0(\IP2Bus_Data[29]_i_4_n_0 ),
        .I1(\IP2Bus_Data[31]_i_9_n_0 ),
        .I2(\RID_Mask2_CDC_reg_n_0_[13] ),
        .I3(Lat_ID2_Mask_Rd_En),
        .I4(Lat_Intr_Reg_Set_Rd_En),
        .I5(\IP2Bus_Data[29]_i_5_n_0 ),
        .O(\IP2Bus_Data[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFACAF0000ACAF)) 
    \IP2Bus_Data[29]_i_4 
       (.I0(\Latency2_RID_CDC_reg_n_0_[13] ),
        .I1(\RID_Mask_CDC_reg_n_0_[13] ),
        .I2(Lat_Latency_ID2_Rd_En),
        .I3(Lat_ID_Mask_Rd_En),
        .I4(Lat_Latency_ID_Rd_En),
        .I5(\Latency_RID_CDC_reg_n_0_[13] ),
        .O(\IP2Bus_Data[29]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h7F007F7F7F7F7F7F)) 
    \IP2Bus_Data[29]_i_5 
       (.I0(Range_Reg_0[29]),
        .I1(Lat_Addr_7downto4_is_0x0),
        .I2(Lat_Rng_Reg_Set_Rd_En),
        .I3(\IP2Bus_Data[31]_i_13_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR [29]),
        .I5(\IP2Bus_Data[31]_i_14_n_0 ),
        .O(\IP2Bus_Data[29]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hAA200020)) 
    \IP2Bus_Data[29]_i_6 
       (.I0(Lat_Sample_Interval_Rd_En),
        .I1(Lat_Addr_3downto0_is_0x8),
        .I2(Sample_Time_Diff_Reg[29]),
        .I3(Lat_Addr_3downto0_is_0x4),
        .I4(\Sample_Interval_i_reg_CDC_reg[31]_0 [29]),
        .O(\IP2Bus_Data[29]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hAA200020)) 
    \IP2Bus_Data[2]_i_2 
       (.I0(Lat_Sample_Interval_Rd_En),
        .I1(Lat_Addr_3downto0_is_0x8),
        .I2(Sample_Time_Diff_Reg[2]),
        .I3(Lat_Addr_3downto0_is_0x4),
        .I4(\Sample_Interval_i_reg_CDC_reg[31]_0 [2]),
        .O(\IP2Bus_Data[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h55551151FFFFFFFF)) 
    \IP2Bus_Data[2]_i_4 
       (.I0(\IP2Bus_Data[2]_i_6_n_0 ),
        .I1(\IP2Bus_Data[2]_i_7_n_0 ),
        .I2(Lat_ID2_Mask_Rd_En),
        .I3(\WID_Mask2_CDC_reg_n_0_[2] ),
        .I4(\IP2Bus_Data[31]_i_9_n_0 ),
        .I5(\IP2Bus_Data[31]_i_6_n_0 ),
        .O(\IP2Bus_Data[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \IP2Bus_Data[2]_i_6 
       (.I0(\Latency_WID_CDC_reg_n_0_[2] ),
        .I1(Lat_Latency_ID_Rd_En),
        .I2(\Latency2_WID_CDC_reg_n_0_[2] ),
        .I3(Lat_Latency_ID2_Rd_En),
        .I4(\WID_Mask_CDC_reg_n_0_[2] ),
        .I5(Lat_ID_Mask_Rd_En),
        .O(\IP2Bus_Data[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFD1111111)) 
    \IP2Bus_Data[2]_i_7 
       (.I0(\IP2Bus_Data[2]_i_8_n_0 ),
        .I1(Lat_Intr_Reg_Set_Rd_En),
        .I2(\IP2Bus_Data[2]_i_9_n_0 ),
        .I3(Lat_Intr_Reg_ISR_Rd_En),
        .I4(Intr_Reg_ISR[2]),
        .I5(Lat_ID2_Mask_Rd_En),
        .O(\IP2Bus_Data[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h7F007F7F7F7F7F7F)) 
    \IP2Bus_Data[2]_i_8 
       (.I0(\GEN_METRIC_0.Range_Reg_0_CDC_reg[15]_0 [2]),
        .I1(Lat_Addr_7downto4_is_0x0),
        .I2(Lat_Rng_Reg_Set_Rd_En),
        .I3(\IP2Bus_Data[31]_i_13_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR [2]),
        .I5(\IP2Bus_Data[31]_i_14_n_0 ),
        .O(\IP2Bus_Data[2]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \IP2Bus_Data[2]_i_9 
       (.I0(Lat_Intr_Reg_IER_Rd_En),
        .I1(Lat_Intr_Reg_GIE_Rd_En),
        .O(\IP2Bus_Data[2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hA888A888A888A8AA)) 
    \IP2Bus_Data[30]_i_2 
       (.I0(\IP2Bus_Data[30]_i_4_n_0 ),
        .I1(\IP2Bus_Data[31]_i_9_n_0 ),
        .I2(\RID_Mask2_CDC_reg_n_0_[14] ),
        .I3(Lat_ID2_Mask_Rd_En),
        .I4(Lat_Intr_Reg_Set_Rd_En),
        .I5(\IP2Bus_Data[30]_i_5_n_0 ),
        .O(\IP2Bus_Data[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFACAF0000ACAF)) 
    \IP2Bus_Data[30]_i_4 
       (.I0(\Latency2_RID_CDC_reg_n_0_[14] ),
        .I1(\RID_Mask_CDC_reg_n_0_[14] ),
        .I2(Lat_Latency_ID2_Rd_En),
        .I3(Lat_ID_Mask_Rd_En),
        .I4(Lat_Latency_ID_Rd_En),
        .I5(\Latency_RID_CDC_reg_n_0_[14] ),
        .O(\IP2Bus_Data[30]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h7F007F7F7F7F7F7F)) 
    \IP2Bus_Data[30]_i_5 
       (.I0(Range_Reg_0[30]),
        .I1(Lat_Addr_7downto4_is_0x0),
        .I2(Lat_Rng_Reg_Set_Rd_En),
        .I3(\IP2Bus_Data[31]_i_13_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR [30]),
        .I5(\IP2Bus_Data[31]_i_14_n_0 ),
        .O(\IP2Bus_Data[30]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hAA200020)) 
    \IP2Bus_Data[30]_i_6 
       (.I0(Lat_Sample_Interval_Rd_En),
        .I1(Lat_Addr_3downto0_is_0x8),
        .I2(Sample_Time_Diff_Reg[30]),
        .I3(Lat_Addr_3downto0_is_0x4),
        .I4(\Sample_Interval_i_reg_CDC_reg[31]_0 [30]),
        .O(\IP2Bus_Data[30]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h7F007F7F7F7F7F7F)) 
    \IP2Bus_Data[31]_i_10 
       (.I0(Range_Reg_0[31]),
        .I1(Lat_Addr_7downto4_is_0x0),
        .I2(Lat_Rng_Reg_Set_Rd_En),
        .I3(\IP2Bus_Data[31]_i_13_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR [31]),
        .I5(\IP2Bus_Data[31]_i_14_n_0 ),
        .O(\IP2Bus_Data[31]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT5 #(
    .INIT(32'hFFEFFFFF)) 
    \IP2Bus_Data[31]_i_11 
       (.I0(Lat_Global_Clk_Cnt_Set_Rd_En),
        .I1(Lat_Sample_Interval_Rd_En),
        .I2(Lat_Status_Reg_FOC_Rd_En),
        .I3(Lat_Sel_Reg_Set_Rd_En),
        .I4(Lat_Status_Reg_Set_Rd_En),
        .O(\IP2Bus_Data[31]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAA200020)) 
    \IP2Bus_Data[31]_i_12 
       (.I0(Lat_Sample_Interval_Rd_En),
        .I1(Lat_Addr_3downto0_is_0x8),
        .I2(Sample_Time_Diff_Reg[31]),
        .I3(Lat_Addr_3downto0_is_0x4),
        .I4(\Sample_Interval_i_reg_CDC_reg[31]_0 [31]),
        .O(\IP2Bus_Data[31]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \IP2Bus_Data[31]_i_13 
       (.I0(Lat_Event_Log_Set_Rd_En),
        .I1(Lat_Enlog_Reg_Set_Rd_En),
        .O(\IP2Bus_Data[31]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h0000FFFE)) 
    \IP2Bus_Data[31]_i_14 
       (.I0(Lat_Incr_Reg_Set_Rd_En),
        .I1(Lat_Metric_Cnt_Reg_Set_Rd_En),
        .I2(Lat_Samp_Metric_Cnt_Reg_Set_Rd_En),
        .I3(Lat_Samp_Incr_Reg_Set_Rd_En),
        .I4(Lat_Rng_Reg_Set_Rd_En),
        .O(\IP2Bus_Data[31]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h2F2F2020202F202F)) 
    \IP2Bus_Data[31]_i_3 
       (.I0(Lat_Global_Clk_Cnt_LSB_Rd_En),
        .I1(Lat_Global_Clk_Cnt_MSB_Rd_En),
        .I2(Lat_Global_Clk_Cnt_Set_Rd_En),
        .I3(Lat_Sel_Reg_Set_Rd_En),
        .I4(Lat_Addr_3downto0_is_0x4),
        .I5(Lat_Sample_Interval_Rd_En),
        .O(\IP2Bus_Data[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \IP2Bus_Data[31]_i_4 
       (.I0(Lat_Global_Clk_Cnt_Set_Rd_En),
        .I1(Lat_Sample_Interval_Rd_En),
        .O(\IP2Bus_Data[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA888A888A888A8AA)) 
    \IP2Bus_Data[31]_i_5 
       (.I0(\IP2Bus_Data[31]_i_8_n_0 ),
        .I1(\IP2Bus_Data[31]_i_9_n_0 ),
        .I2(\RID_Mask2_CDC_reg_n_0_[15] ),
        .I3(Lat_ID2_Mask_Rd_En),
        .I4(Lat_Intr_Reg_Set_Rd_En),
        .I5(\IP2Bus_Data[31]_i_10_n_0 ),
        .O(\IP2Bus_Data[31]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \IP2Bus_Data[31]_i_6 
       (.I0(Lat_Global_Clk_Cnt_Set_Rd_En),
        .I1(Lat_Sample_Interval_Rd_En),
        .I2(Lat_Sel_Reg_Set_Rd_En),
        .I3(Lat_Status_Reg_Set_Rd_En),
        .I4(Lat_Control_Set_Rd_En),
        .O(\IP2Bus_Data[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFACAF0000ACAF)) 
    \IP2Bus_Data[31]_i_8 
       (.I0(\Latency2_RID_CDC_reg_n_0_[15] ),
        .I1(\RID_Mask_CDC_reg_n_0_[15] ),
        .I2(Lat_Latency_ID2_Rd_En),
        .I3(Lat_ID_Mask_Rd_En),
        .I4(Lat_Latency_ID_Rd_En),
        .I5(\Latency_RID_CDC_reg_n_0_[15] ),
        .O(\IP2Bus_Data[31]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \IP2Bus_Data[31]_i_9 
       (.I0(Lat_Latency_ID_Rd_En),
        .I1(Lat_Latency_ID2_Rd_En),
        .I2(Lat_ID_Mask_Rd_En),
        .O(\IP2Bus_Data[31]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h8AAA8A888AAA8AAA)) 
    \IP2Bus_Data[3]_i_2 
       (.I0(\IP2Bus_Data[3]_i_4_n_0 ),
        .I1(\IP2Bus_Data[31]_i_9_n_0 ),
        .I2(\WID_Mask2_CDC_reg_n_0_[3] ),
        .I3(Lat_ID2_Mask_Rd_En),
        .I4(\IP2Bus_Data[3]_i_5_n_0 ),
        .I5(\IP2Bus_Data[3]_i_6_n_0 ),
        .O(\IP2Bus_Data[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4744477747774777)) 
    \IP2Bus_Data[3]_i_4 
       (.I0(\Latency_WID_CDC_reg_n_0_[3] ),
        .I1(Lat_Latency_ID_Rd_En),
        .I2(\Latency2_WID_CDC_reg_n_0_[3] ),
        .I3(Lat_Latency_ID2_Rd_En),
        .I4(\WID_Mask_CDC_reg_n_0_[3] ),
        .I5(Lat_ID_Mask_Rd_En),
        .O(\IP2Bus_Data[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hC4C0C4CCC4CCC4CC)) 
    \IP2Bus_Data[3]_i_5 
       (.I0(\IP2Bus_Data[12]_i_2_0 [2]),
        .I1(Lat_Intr_Reg_Set_Rd_En),
        .I2(Lat_Intr_Reg_GIE_Rd_En),
        .I3(Lat_Intr_Reg_IER_Rd_En),
        .I4(Intr_Reg_ISR[3]),
        .I5(Lat_Intr_Reg_ISR_Rd_En),
        .O(\IP2Bus_Data[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4040FF40)) 
    \IP2Bus_Data[3]_i_6 
       (.I0(\IP2Bus_Data[31]_i_13_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR [3]),
        .I2(\IP2Bus_Data[31]_i_14_n_0 ),
        .I3(\GEN_METRIC_0.Range_Reg_0_CDC_reg[15]_0 [3]),
        .I4(\IP2Bus_Data[17]_i_9_n_0 ),
        .I5(Lat_Intr_Reg_Set_Rd_En),
        .O(\IP2Bus_Data[3]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hAA200020)) 
    \IP2Bus_Data[3]_i_8 
       (.I0(Lat_Sample_Interval_Rd_En),
        .I1(Lat_Addr_3downto0_is_0x8),
        .I2(Sample_Time_Diff_Reg[3]),
        .I3(Lat_Addr_3downto0_is_0x4),
        .I4(\Sample_Interval_i_reg_CDC_reg[31]_0 [3]),
        .O(\IP2Bus_Data[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h8AAA8A888AAA8AAA)) 
    \IP2Bus_Data[4]_i_2 
       (.I0(\IP2Bus_Data[4]_i_4_n_0 ),
        .I1(\IP2Bus_Data[31]_i_9_n_0 ),
        .I2(\WID_Mask2_CDC_reg_n_0_[4] ),
        .I3(Lat_ID2_Mask_Rd_En),
        .I4(\IP2Bus_Data[4]_i_5_n_0 ),
        .I5(\IP2Bus_Data[4]_i_6_n_0 ),
        .O(\IP2Bus_Data[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4744477747774777)) 
    \IP2Bus_Data[4]_i_4 
       (.I0(\Latency_WID_CDC_reg_n_0_[4] ),
        .I1(Lat_Latency_ID_Rd_En),
        .I2(\Latency2_WID_CDC_reg_n_0_[4] ),
        .I3(Lat_Latency_ID2_Rd_En),
        .I4(\WID_Mask_CDC_reg_n_0_[4] ),
        .I5(Lat_ID_Mask_Rd_En),
        .O(\IP2Bus_Data[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hC4C0C4CCC4CCC4CC)) 
    \IP2Bus_Data[4]_i_5 
       (.I0(\IP2Bus_Data[12]_i_2_0 [3]),
        .I1(Lat_Intr_Reg_Set_Rd_En),
        .I2(Lat_Intr_Reg_GIE_Rd_En),
        .I3(Lat_Intr_Reg_IER_Rd_En),
        .I4(Intr_Reg_ISR[4]),
        .I5(Lat_Intr_Reg_ISR_Rd_En),
        .O(\IP2Bus_Data[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4040FF40)) 
    \IP2Bus_Data[4]_i_6 
       (.I0(\IP2Bus_Data[31]_i_13_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR [4]),
        .I2(\IP2Bus_Data[31]_i_14_n_0 ),
        .I3(\GEN_METRIC_0.Range_Reg_0_CDC_reg[15]_0 [4]),
        .I4(\IP2Bus_Data[17]_i_9_n_0 ),
        .I5(Lat_Intr_Reg_Set_Rd_En),
        .O(\IP2Bus_Data[4]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hAA200020)) 
    \IP2Bus_Data[4]_i_8 
       (.I0(Lat_Sample_Interval_Rd_En),
        .I1(Lat_Addr_3downto0_is_0x8),
        .I2(Sample_Time_Diff_Reg[4]),
        .I3(Lat_Addr_3downto0_is_0x4),
        .I4(\Sample_Interval_i_reg_CDC_reg[31]_0 [4]),
        .O(\IP2Bus_Data[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h8AAA8A888AAA8AAA)) 
    \IP2Bus_Data[5]_i_2 
       (.I0(\IP2Bus_Data[5]_i_4_n_0 ),
        .I1(\IP2Bus_Data[31]_i_9_n_0 ),
        .I2(\WID_Mask2_CDC_reg_n_0_[5] ),
        .I3(Lat_ID2_Mask_Rd_En),
        .I4(\IP2Bus_Data[5]_i_5_n_0 ),
        .I5(\IP2Bus_Data[5]_i_6_n_0 ),
        .O(\IP2Bus_Data[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4744477747774777)) 
    \IP2Bus_Data[5]_i_4 
       (.I0(\Latency_WID_CDC_reg_n_0_[5] ),
        .I1(Lat_Latency_ID_Rd_En),
        .I2(\Latency2_WID_CDC_reg_n_0_[5] ),
        .I3(Lat_Latency_ID2_Rd_En),
        .I4(\WID_Mask_CDC_reg_n_0_[5] ),
        .I5(Lat_ID_Mask_Rd_En),
        .O(\IP2Bus_Data[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hC4C0C4CCC4CCC4CC)) 
    \IP2Bus_Data[5]_i_5 
       (.I0(\IP2Bus_Data[12]_i_2_0 [4]),
        .I1(Lat_Intr_Reg_Set_Rd_En),
        .I2(Lat_Intr_Reg_GIE_Rd_En),
        .I3(Lat_Intr_Reg_IER_Rd_En),
        .I4(Intr_Reg_ISR[5]),
        .I5(Lat_Intr_Reg_ISR_Rd_En),
        .O(\IP2Bus_Data[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4040FF40)) 
    \IP2Bus_Data[5]_i_6 
       (.I0(\IP2Bus_Data[31]_i_13_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR [5]),
        .I2(\IP2Bus_Data[31]_i_14_n_0 ),
        .I3(\GEN_METRIC_0.Range_Reg_0_CDC_reg[15]_0 [5]),
        .I4(\IP2Bus_Data[17]_i_9_n_0 ),
        .I5(Lat_Intr_Reg_Set_Rd_En),
        .O(\IP2Bus_Data[5]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hAA200020)) 
    \IP2Bus_Data[5]_i_8 
       (.I0(Lat_Sample_Interval_Rd_En),
        .I1(Lat_Addr_3downto0_is_0x8),
        .I2(Sample_Time_Diff_Reg[5]),
        .I3(Lat_Addr_3downto0_is_0x4),
        .I4(\Sample_Interval_i_reg_CDC_reg[31]_0 [5]),
        .O(\IP2Bus_Data[5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h8AAA8A888AAA8AAA)) 
    \IP2Bus_Data[6]_i_2 
       (.I0(\IP2Bus_Data[6]_i_4_n_0 ),
        .I1(\IP2Bus_Data[31]_i_9_n_0 ),
        .I2(\WID_Mask2_CDC_reg_n_0_[6] ),
        .I3(Lat_ID2_Mask_Rd_En),
        .I4(\IP2Bus_Data[6]_i_5_n_0 ),
        .I5(\IP2Bus_Data[6]_i_6_n_0 ),
        .O(\IP2Bus_Data[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4744477747774777)) 
    \IP2Bus_Data[6]_i_4 
       (.I0(\Latency_WID_CDC_reg_n_0_[6] ),
        .I1(Lat_Latency_ID_Rd_En),
        .I2(\Latency2_WID_CDC_reg_n_0_[6] ),
        .I3(Lat_Latency_ID2_Rd_En),
        .I4(\WID_Mask_CDC_reg_n_0_[6] ),
        .I5(Lat_ID_Mask_Rd_En),
        .O(\IP2Bus_Data[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hC4C0C4CCC4CCC4CC)) 
    \IP2Bus_Data[6]_i_5 
       (.I0(\IP2Bus_Data[12]_i_2_0 [5]),
        .I1(Lat_Intr_Reg_Set_Rd_En),
        .I2(Lat_Intr_Reg_GIE_Rd_En),
        .I3(Lat_Intr_Reg_IER_Rd_En),
        .I4(Intr_Reg_ISR[6]),
        .I5(Lat_Intr_Reg_ISR_Rd_En),
        .O(\IP2Bus_Data[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4040FF40)) 
    \IP2Bus_Data[6]_i_6 
       (.I0(\IP2Bus_Data[31]_i_13_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR [6]),
        .I2(\IP2Bus_Data[31]_i_14_n_0 ),
        .I3(\GEN_METRIC_0.Range_Reg_0_CDC_reg[15]_0 [6]),
        .I4(\IP2Bus_Data[17]_i_9_n_0 ),
        .I5(Lat_Intr_Reg_Set_Rd_En),
        .O(\IP2Bus_Data[6]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hAA200020)) 
    \IP2Bus_Data[6]_i_8 
       (.I0(Lat_Sample_Interval_Rd_En),
        .I1(Lat_Addr_3downto0_is_0x8),
        .I2(Sample_Time_Diff_Reg[6]),
        .I3(Lat_Addr_3downto0_is_0x4),
        .I4(\Sample_Interval_i_reg_CDC_reg[31]_0 [6]),
        .O(\IP2Bus_Data[6]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hAA200020)) 
    \IP2Bus_Data[7]_i_11 
       (.I0(Lat_Sample_Interval_Rd_En),
        .I1(Lat_Addr_3downto0_is_0x8),
        .I2(Sample_Time_Diff_Reg[7]),
        .I3(Lat_Addr_3downto0_is_0x4),
        .I4(\Sample_Interval_i_reg_CDC_reg[31]_0 [7]),
        .O(\IP2Bus_Data[7]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \IP2Bus_Data[7]_i_12 
       (.I0(Lat_Status_Reg_Set_Rd_En),
        .I1(Lat_Sel_Reg_Set_Rd_En),
        .I2(Lat_Status_Reg_FOC_Rd_En),
        .O(\IP2Bus_Data[7]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'hAACF)) 
    \IP2Bus_Data[7]_i_3 
       (.I0(Lat_Addr_3downto0_is_0x4),
        .I1(Lat_Metric_Sel_Reg_0_Rd_En),
        .I2(Lat_Sel_Reg_Set_Rd_En),
        .I3(Lat_Sample_Interval_Rd_En),
        .O(\IP2Bus_Data[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8AAA8A888AAA8AAA)) 
    \IP2Bus_Data[7]_i_5 
       (.I0(\IP2Bus_Data[7]_i_7_n_0 ),
        .I1(\IP2Bus_Data[31]_i_9_n_0 ),
        .I2(\WID_Mask2_CDC_reg_n_0_[7] ),
        .I3(Lat_ID2_Mask_Rd_En),
        .I4(\IP2Bus_Data[7]_i_8_n_0 ),
        .I5(\IP2Bus_Data[7]_i_9_n_0 ),
        .O(\IP2Bus_Data[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h4744477747774777)) 
    \IP2Bus_Data[7]_i_7 
       (.I0(\Latency_WID_CDC_reg_n_0_[7] ),
        .I1(Lat_Latency_ID_Rd_En),
        .I2(\Latency2_WID_CDC_reg_n_0_[7] ),
        .I3(Lat_Latency_ID2_Rd_En),
        .I4(\WID_Mask_CDC_reg_n_0_[7] ),
        .I5(Lat_ID_Mask_Rd_En),
        .O(\IP2Bus_Data[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hC4C0C4CCC4CCC4CC)) 
    \IP2Bus_Data[7]_i_8 
       (.I0(\IP2Bus_Data[12]_i_2_0 [6]),
        .I1(Lat_Intr_Reg_Set_Rd_En),
        .I2(Lat_Intr_Reg_GIE_Rd_En),
        .I3(Lat_Intr_Reg_IER_Rd_En),
        .I4(Intr_Reg_ISR[7]),
        .I5(Lat_Intr_Reg_ISR_Rd_En),
        .O(\IP2Bus_Data[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4040FF40)) 
    \IP2Bus_Data[7]_i_9 
       (.I0(\IP2Bus_Data[31]_i_13_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR [7]),
        .I2(\IP2Bus_Data[31]_i_14_n_0 ),
        .I3(\GEN_METRIC_0.Range_Reg_0_CDC_reg[15]_0 [7]),
        .I4(\IP2Bus_Data[17]_i_9_n_0 ),
        .I5(Lat_Intr_Reg_Set_Rd_En),
        .O(\IP2Bus_Data[7]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBAAABABBBAAABAAA)) 
    \IP2Bus_Data[8]_i_2 
       (.I0(\IP2Bus_Data[8]_i_5_n_0 ),
        .I1(\IP2Bus_Data[31]_i_9_n_0 ),
        .I2(\WID_Mask2_CDC_reg_n_0_[8] ),
        .I3(Lat_ID2_Mask_Rd_En),
        .I4(\IP2Bus_Data[8]_i_6_n_0 ),
        .I5(\IP2Bus_Data[8]_i_7_n_0 ),
        .O(\IP2Bus_Data[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \IP2Bus_Data[8]_i_5 
       (.I0(\Latency_WID_CDC_reg_n_0_[8] ),
        .I1(Lat_Latency_ID_Rd_En),
        .I2(\Latency2_WID_CDC_reg_n_0_[8] ),
        .I3(Lat_Latency_ID2_Rd_En),
        .I4(\WID_Mask_CDC_reg_n_0_[8] ),
        .I5(Lat_ID_Mask_Rd_En),
        .O(\IP2Bus_Data[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hCCCC4444CCCC0CCC)) 
    \IP2Bus_Data[8]_i_6 
       (.I0(\IP2Bus_Data[12]_i_2_0 [7]),
        .I1(Lat_Intr_Reg_Set_Rd_En),
        .I2(Intr_Reg_ISR[8]),
        .I3(Lat_Intr_Reg_ISR_Rd_En),
        .I4(Lat_Intr_Reg_GIE_Rd_En),
        .I5(Lat_Intr_Reg_IER_Rd_En),
        .O(\IP2Bus_Data[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4040FF40)) 
    \IP2Bus_Data[8]_i_7 
       (.I0(\IP2Bus_Data[31]_i_13_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR [8]),
        .I2(\IP2Bus_Data[31]_i_14_n_0 ),
        .I3(\GEN_METRIC_0.Range_Reg_0_CDC_reg[15]_0 [8]),
        .I4(\IP2Bus_Data[17]_i_9_n_0 ),
        .I5(Lat_Intr_Reg_Set_Rd_En),
        .O(\IP2Bus_Data[8]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA8080000A808)) 
    \IP2Bus_Data[8]_i_8 
       (.I0(Lat_Sample_Interval_Rd_En),
        .I1(Sample_Time_Diff_Reg[8]),
        .I2(Lat_Addr_3downto0_is_0x8),
        .I3(Reset_On_Sample_Int_Lapse_reg_0[2]),
        .I4(Lat_Addr_3downto0_is_0x4),
        .I5(\Sample_Interval_i_reg_CDC_reg[31]_0 [8]),
        .O(\IP2Bus_Data[8]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033370004)) 
    \IP2Bus_Data[8]_i_9 
       (.I0(Lat_Addr_3downto0_is_0x4),
        .I1(Lat_Sample_Interval_Rd_En),
        .I2(Lat_Addr_3downto0_is_0x8),
        .I3(Lat_Addr_3downto0_is_0xC),
        .I4(Lat_Sel_Reg_Set_Rd_En),
        .I5(Lat_Global_Clk_Cnt_Set_Rd_En),
        .O(\IP2Bus_Data[8]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h8AAA8A888AAA8AAA)) 
    \IP2Bus_Data[9]_i_2 
       (.I0(\IP2Bus_Data[9]_i_4_n_0 ),
        .I1(\IP2Bus_Data[31]_i_9_n_0 ),
        .I2(\WID_Mask2_CDC_reg_n_0_[9] ),
        .I3(Lat_ID2_Mask_Rd_En),
        .I4(\IP2Bus_Data[9]_i_5_n_0 ),
        .I5(\IP2Bus_Data[9]_i_6_n_0 ),
        .O(\IP2Bus_Data[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4744477747774777)) 
    \IP2Bus_Data[9]_i_4 
       (.I0(\Latency_WID_CDC_reg_n_0_[9] ),
        .I1(Lat_Latency_ID_Rd_En),
        .I2(\Latency2_WID_CDC_reg_n_0_[9] ),
        .I3(Lat_Latency_ID2_Rd_En),
        .I4(\WID_Mask_CDC_reg_n_0_[9] ),
        .I5(Lat_ID_Mask_Rd_En),
        .O(\IP2Bus_Data[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hC4C0C4CCC4CCC4CC)) 
    \IP2Bus_Data[9]_i_5 
       (.I0(\IP2Bus_Data[12]_i_2_0 [8]),
        .I1(Lat_Intr_Reg_Set_Rd_En),
        .I2(Lat_Intr_Reg_GIE_Rd_En),
        .I3(Lat_Intr_Reg_IER_Rd_En),
        .I4(Intr_Reg_ISR[9]),
        .I5(Lat_Intr_Reg_ISR_Rd_En),
        .O(\IP2Bus_Data[9]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4040FF40)) 
    \IP2Bus_Data[9]_i_6 
       (.I0(\IP2Bus_Data[31]_i_13_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR [9]),
        .I2(\IP2Bus_Data[31]_i_14_n_0 ),
        .I3(\GEN_METRIC_0.Range_Reg_0_CDC_reg[15]_0 [9]),
        .I4(\IP2Bus_Data[17]_i_9_n_0 ),
        .I5(Lat_Intr_Reg_Set_Rd_En),
        .O(\IP2Bus_Data[9]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hAA200020)) 
    \IP2Bus_Data[9]_i_7 
       (.I0(Lat_Sample_Interval_Rd_En),
        .I1(Lat_Addr_3downto0_is_0x8),
        .I2(Sample_Time_Diff_Reg[9]),
        .I3(Lat_Addr_3downto0_is_0x4),
        .I4(\Sample_Interval_i_reg_CDC_reg[31]_0 [9]),
        .O(\IP2Bus_Data[9]_i_7_n_0 ));
  FDRE \IP2Bus_Data_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_in[0]),
        .Q(\IP2Bus_Data_reg[31]_0 [0]),
        .R(cdc_sync_inst2_n_4));
  FDRE \IP2Bus_Data_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_in[10]),
        .Q(\IP2Bus_Data_reg[31]_0 [10]),
        .R(cdc_sync_inst2_n_6));
  FDRE \IP2Bus_Data_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_in[11]),
        .Q(\IP2Bus_Data_reg[31]_0 [11]),
        .R(cdc_sync_inst2_n_6));
  FDRE \IP2Bus_Data_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_in[12]),
        .Q(\IP2Bus_Data_reg[31]_0 [12]),
        .R(cdc_sync_inst2_n_6));
  FDRE \IP2Bus_Data_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_in[13]),
        .Q(\IP2Bus_Data_reg[31]_0 [13]),
        .R(cdc_sync_inst2_n_6));
  FDRE \IP2Bus_Data_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_in[14]),
        .Q(\IP2Bus_Data_reg[31]_0 [14]),
        .R(cdc_sync_inst2_n_6));
  FDRE \IP2Bus_Data_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_in[15]),
        .Q(\IP2Bus_Data_reg[31]_0 [15]),
        .R(cdc_sync_inst2_n_6));
  FDRE \IP2Bus_Data_reg[16] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_in[16]),
        .Q(\IP2Bus_Data_reg[31]_0 [16]),
        .R(cdc_sync_inst2_n_6));
  FDRE \IP2Bus_Data_reg[17] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_in[17]),
        .Q(\IP2Bus_Data_reg[31]_0 [17]),
        .R(cdc_sync_inst2_n_6));
  FDRE \IP2Bus_Data_reg[18] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_in[18]),
        .Q(\IP2Bus_Data_reg[31]_0 [18]),
        .R(cdc_sync_inst2_n_6));
  FDRE \IP2Bus_Data_reg[19] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_in[19]),
        .Q(\IP2Bus_Data_reg[31]_0 [19]),
        .R(cdc_sync_inst2_n_6));
  FDRE \IP2Bus_Data_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_in[1]),
        .Q(\IP2Bus_Data_reg[31]_0 [1]),
        .R(cdc_sync_inst2_n_4));
  FDRE \IP2Bus_Data_reg[20] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_in[20]),
        .Q(\IP2Bus_Data_reg[31]_0 [20]),
        .R(cdc_sync_inst2_n_6));
  FDRE \IP2Bus_Data_reg[21] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_in[21]),
        .Q(\IP2Bus_Data_reg[31]_0 [21]),
        .R(cdc_sync_inst2_n_6));
  FDRE \IP2Bus_Data_reg[22] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_in[22]),
        .Q(\IP2Bus_Data_reg[31]_0 [22]),
        .R(cdc_sync_inst2_n_6));
  FDRE \IP2Bus_Data_reg[23] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_in[23]),
        .Q(\IP2Bus_Data_reg[31]_0 [23]),
        .R(cdc_sync_inst2_n_6));
  FDRE \IP2Bus_Data_reg[24] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_in[24]),
        .Q(\IP2Bus_Data_reg[31]_0 [24]),
        .R(cdc_sync_inst2_n_6));
  FDRE \IP2Bus_Data_reg[25] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_in[25]),
        .Q(\IP2Bus_Data_reg[31]_0 [25]),
        .R(cdc_sync_inst2_n_6));
  FDRE \IP2Bus_Data_reg[26] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_in[26]),
        .Q(\IP2Bus_Data_reg[31]_0 [26]),
        .R(cdc_sync_inst2_n_6));
  FDRE \IP2Bus_Data_reg[27] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_in[27]),
        .Q(\IP2Bus_Data_reg[31]_0 [27]),
        .R(cdc_sync_inst2_n_6));
  FDRE \IP2Bus_Data_reg[28] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_in[28]),
        .Q(\IP2Bus_Data_reg[31]_0 [28]),
        .R(cdc_sync_inst2_n_6));
  FDRE \IP2Bus_Data_reg[29] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_in[29]),
        .Q(\IP2Bus_Data_reg[31]_0 [29]),
        .R(cdc_sync_inst2_n_6));
  FDRE \IP2Bus_Data_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_in[2]),
        .Q(\IP2Bus_Data_reg[31]_0 [2]),
        .R(cdc_sync_inst2_n_5));
  FDRE \IP2Bus_Data_reg[30] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_in[30]),
        .Q(\IP2Bus_Data_reg[31]_0 [30]),
        .R(cdc_sync_inst2_n_6));
  FDRE \IP2Bus_Data_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_in[31]),
        .Q(\IP2Bus_Data_reg[31]_0 [31]),
        .R(cdc_sync_inst2_n_6));
  FDRE \IP2Bus_Data_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_in[3]),
        .Q(\IP2Bus_Data_reg[31]_0 [3]),
        .R(cdc_sync_inst2_n_5));
  FDRE \IP2Bus_Data_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_in[4]),
        .Q(\IP2Bus_Data_reg[31]_0 [4]),
        .R(cdc_sync_inst2_n_5));
  FDRE \IP2Bus_Data_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_in[5]),
        .Q(\IP2Bus_Data_reg[31]_0 [5]),
        .R(cdc_sync_inst2_n_5));
  FDRE \IP2Bus_Data_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_in[6]),
        .Q(\IP2Bus_Data_reg[31]_0 [6]),
        .R(cdc_sync_inst2_n_5));
  FDRE \IP2Bus_Data_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_in[7]),
        .Q(\IP2Bus_Data_reg[31]_0 [7]),
        .R(cdc_sync_inst2_n_5));
  FDRE \IP2Bus_Data_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(eventlog_fifo_rden_n_1),
        .Q(\IP2Bus_Data_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_in[9]),
        .Q(\IP2Bus_Data_reg[31]_0 [9]),
        .R(cdc_sync_inst2_n_6));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_12_carry_i_1
       (.I0(Range_Reg_0[30]),
        .I1(Incr_by_12_carry[14]),
        .I2(Incr_by_12_carry[15]),
        .I3(Range_Reg_0[31]),
        .O(DI[7]));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_12_carry_i_10
       (.I0(Range_Reg_0[28]),
        .I1(Incr_by_12_carry[12]),
        .I2(Range_Reg_0[29]),
        .I3(Incr_by_12_carry[13]),
        .O(S[6]));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_12_carry_i_11
       (.I0(Range_Reg_0[26]),
        .I1(Incr_by_12_carry[10]),
        .I2(Range_Reg_0[27]),
        .I3(Incr_by_12_carry[11]),
        .O(S[5]));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_12_carry_i_12
       (.I0(Range_Reg_0[24]),
        .I1(Incr_by_12_carry[8]),
        .I2(Range_Reg_0[25]),
        .I3(Incr_by_12_carry[9]),
        .O(S[4]));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_12_carry_i_13
       (.I0(Range_Reg_0[22]),
        .I1(Incr_by_12_carry[6]),
        .I2(Range_Reg_0[23]),
        .I3(Incr_by_12_carry[7]),
        .O(S[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_12_carry_i_14
       (.I0(Range_Reg_0[20]),
        .I1(Incr_by_12_carry[4]),
        .I2(Range_Reg_0[21]),
        .I3(Incr_by_12_carry[5]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_12_carry_i_15
       (.I0(Range_Reg_0[18]),
        .I1(Incr_by_12_carry[2]),
        .I2(Range_Reg_0[19]),
        .I3(Incr_by_12_carry[3]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_12_carry_i_16
       (.I0(Range_Reg_0[16]),
        .I1(Incr_by_12_carry[0]),
        .I2(Range_Reg_0[17]),
        .I3(Incr_by_12_carry[1]),
        .O(S[0]));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_12_carry_i_2
       (.I0(Range_Reg_0[28]),
        .I1(Incr_by_12_carry[12]),
        .I2(Incr_by_12_carry[13]),
        .I3(Range_Reg_0[29]),
        .O(DI[6]));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_12_carry_i_3
       (.I0(Range_Reg_0[26]),
        .I1(Incr_by_12_carry[10]),
        .I2(Incr_by_12_carry[11]),
        .I3(Range_Reg_0[27]),
        .O(DI[5]));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_12_carry_i_4
       (.I0(Range_Reg_0[24]),
        .I1(Incr_by_12_carry[8]),
        .I2(Incr_by_12_carry[9]),
        .I3(Range_Reg_0[25]),
        .O(DI[4]));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_12_carry_i_5
       (.I0(Range_Reg_0[22]),
        .I1(Incr_by_12_carry[6]),
        .I2(Incr_by_12_carry[7]),
        .I3(Range_Reg_0[23]),
        .O(DI[3]));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_12_carry_i_6
       (.I0(Range_Reg_0[20]),
        .I1(Incr_by_12_carry[4]),
        .I2(Incr_by_12_carry[5]),
        .I3(Range_Reg_0[21]),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_12_carry_i_7
       (.I0(Range_Reg_0[18]),
        .I1(Incr_by_12_carry[2]),
        .I2(Incr_by_12_carry[3]),
        .I3(Range_Reg_0[19]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_12_carry_i_8
       (.I0(Range_Reg_0[16]),
        .I1(Incr_by_12_carry[0]),
        .I2(Incr_by_12_carry[1]),
        .I3(Range_Reg_0[17]),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_12_carry_i_9
       (.I0(Range_Reg_0[30]),
        .I1(Incr_by_12_carry[14]),
        .I2(Range_Reg_0[31]),
        .I3(Incr_by_12_carry[15]),
        .O(S[7]));
  FDRE Interval_Cnt_En_reg
       (.C(s_axi_aclk),
        .CE(Interval_Cnt_En0),
        .D(s_axi_wdata[0]),
        .Q(Reset_On_Sample_Int_Lapse_reg_0[0]),
        .R(SR));
  FDRE Interval_Cnt_Ld_reg
       (.C(s_axi_aclk),
        .CE(Interval_Cnt_En0),
        .D(s_axi_wdata[1]),
        .Q(Reset_On_Sample_Int_Lapse_reg_0[1]),
        .R(SR));
  FDRE Lat_Addr_3downto0_is_0x4_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(Addr_3downto0_is_0x4),
        .Q(Lat_Addr_3downto0_is_0x4),
        .R(SR));
  FDRE Lat_Addr_3downto0_is_0x8_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(Lat_Addr_3downto0_is_0x8_reg_0),
        .Q(Lat_Addr_3downto0_is_0x8),
        .R(SR));
  FDRE Lat_Addr_3downto0_is_0xC_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(Addr_3downto0_is_0xC),
        .Q(Lat_Addr_3downto0_is_0xC),
        .R(SR));
  FDRE Lat_Addr_7downto4_is_0x0_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(Addr_7downto4_is_0x0),
        .Q(Lat_Addr_7downto4_is_0x0),
        .R(SR));
  FDRE \Lat_Addr_9downto2_CDC_reg[0] 
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(\Lat_Addr_9downto2_CDC_reg[7]_0 [0]),
        .Q(Lat_Addr_9downto2_CDC[0]),
        .R(SR));
  FDRE \Lat_Addr_9downto2_CDC_reg[1] 
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(\Lat_Addr_9downto2_CDC_reg[7]_0 [1]),
        .Q(Lat_Addr_9downto2_CDC[1]),
        .R(SR));
  FDRE \Lat_Addr_9downto2_CDC_reg[2] 
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(\Lat_Addr_9downto2_CDC_reg[7]_0 [2]),
        .Q(Lat_Addr_9downto2_CDC[2]),
        .R(SR));
  FDRE \Lat_Addr_9downto2_CDC_reg[3] 
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(\Lat_Addr_9downto2_CDC_reg[7]_0 [3]),
        .Q(Lat_Addr_9downto2_CDC[3]),
        .R(SR));
  FDRE \Lat_Addr_9downto2_CDC_reg[4] 
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(\Lat_Addr_9downto2_CDC_reg[7]_0 [4]),
        .Q(Lat_Addr_9downto2_CDC[4]),
        .R(SR));
  FDRE \Lat_Addr_9downto2_CDC_reg[5] 
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(\Lat_Addr_9downto2_CDC_reg[7]_0 [5]),
        .Q(Lat_Addr_9downto2_CDC[5]),
        .R(SR));
  FDRE \Lat_Addr_9downto2_CDC_reg[6] 
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(\Lat_Addr_9downto2_CDC_reg[7]_0 [6]),
        .Q(Lat_Addr_9downto2_CDC[6]),
        .R(SR));
  FDRE \Lat_Addr_9downto2_CDC_reg[7] 
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(\Lat_Addr_9downto2_CDC_reg[7]_0 [7]),
        .Q(Lat_Addr_9downto2_CDC[7]),
        .R(SR));
  FDRE Lat_Control_Set_Rd_En_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(Control_Set_Rd_En),
        .Q(Lat_Control_Set_Rd_En),
        .R(SR));
  FDRE Lat_Enlog_Reg_Set_Rd_En_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(Enlog_Reg_Set_Rd_En),
        .Q(Lat_Enlog_Reg_Set_Rd_En),
        .R(SR));
  FDRE Lat_Event_Log_Set_Rd_En_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(Event_Log_Set_Rd_En),
        .Q(Lat_Event_Log_Set_Rd_En),
        .R(SR));
  FDRE Lat_Global_Clk_Cnt_LSB_Rd_En_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(Global_Clk_Cnt_LSB_Rd_En),
        .Q(Lat_Global_Clk_Cnt_LSB_Rd_En),
        .R(SR));
  FDRE Lat_Global_Clk_Cnt_MSB_Rd_En_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(Global_Clk_Cnt_MSB_Rd_En),
        .Q(Lat_Global_Clk_Cnt_MSB_Rd_En),
        .R(SR));
  FDRE Lat_Global_Clk_Cnt_Set_Rd_En_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(Global_Clk_Cnt_Set_Rd_En),
        .Q(Lat_Global_Clk_Cnt_Set_Rd_En),
        .R(SR));
  FDRE Lat_ID2_Mask_Rd_En_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(ID2_Mask_Rd_En),
        .Q(Lat_ID2_Mask_Rd_En),
        .R(SR));
  FDRE Lat_ID_Mask_Rd_En_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(ID_Mask_Rd_En),
        .Q(Lat_ID_Mask_Rd_En),
        .R(SR));
  FDRE Lat_Incr_Reg_Set_Rd_En_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(Incr_Reg_Set_Rd_En),
        .Q(Lat_Incr_Reg_Set_Rd_En),
        .R(SR));
  FDRE Lat_Intr_Reg_GIE_Rd_En_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(Lat_Intr_Reg_GIE_Rd_En_reg_0),
        .Q(Lat_Intr_Reg_GIE_Rd_En),
        .R(SR));
  FDRE Lat_Intr_Reg_IER_Rd_En_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(Lat_Intr_Reg_IER_Rd_En_reg_0),
        .Q(Lat_Intr_Reg_IER_Rd_En),
        .R(SR));
  FDRE Lat_Intr_Reg_ISR_Rd_En_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(Lat_Intr_Reg_ISR_Rd_En_reg_0),
        .Q(Lat_Intr_Reg_ISR_Rd_En),
        .R(SR));
  FDRE Lat_Intr_Reg_Set_Rd_En_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(Intr_Reg_Set_Rd_En),
        .Q(Lat_Intr_Reg_Set_Rd_En),
        .R(SR));
  FDRE Lat_Latency_ID2_Rd_En_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(Latency_ID2_Rd_En),
        .Q(Lat_Latency_ID2_Rd_En),
        .R(SR));
  FDRE Lat_Latency_ID_Rd_En_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(Latency_ID_Rd_En),
        .Q(Lat_Latency_ID_Rd_En),
        .R(SR));
  FDRE Lat_Metric_Cnt_Reg_Set_Rd_En_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(Lat_Metric_Cnt_Reg_Set_Rd_En_reg_0),
        .Q(Lat_Metric_Cnt_Reg_Set_Rd_En),
        .R(SR));
  FDRE Lat_Metric_Sel_Reg_0_Rd_En_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(Metric_Sel_Reg_0_Rd_En),
        .Q(Lat_Metric_Sel_Reg_0_Rd_En),
        .R(SR));
  FDRE Lat_Rng_Reg_Set_Rd_En_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(Rng_Reg_Set_Rd_En),
        .Q(Lat_Rng_Reg_Set_Rd_En),
        .R(SR));
  FDRE Lat_Samp_Incr_Reg_Set_Rd_En_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(Samp_Incr_Reg_Set_Rd_En),
        .Q(Lat_Samp_Incr_Reg_Set_Rd_En),
        .R(SR));
  FDRE Lat_Samp_Metric_Cnt_Reg_Set_Rd_En_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(Lat_Samp_Metric_Cnt_Reg_Set_Rd_En_reg_0),
        .Q(Lat_Samp_Metric_Cnt_Reg_Set_Rd_En),
        .R(SR));
  FDRE Lat_Sample_Interval_Rd_En_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(p_25_in),
        .Q(Lat_Sample_Interval_Rd_En),
        .R(SR));
  FDRE Lat_Sample_Reg_Rd_En_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(E),
        .Q(Lat_Sample_Reg_Rd_En),
        .R(SR));
  FDRE Lat_Sel_Reg_Set_Rd_En_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(Sel_Reg_Set_Rd_En),
        .Q(Lat_Sel_Reg_Set_Rd_En),
        .R(SR));
  FDRE Lat_Status_Reg_FOC_Rd_En_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(Lat_Status_Reg_FOC_Rd_En_reg_0),
        .Q(Lat_Status_Reg_FOC_Rd_En),
        .R(SR));
  FDRE Lat_Status_Reg_Set_Rd_En_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(Status_Reg_Set_Rd_En),
        .Q(Lat_Status_Reg_Set_Rd_En),
        .R(SR));
  FDRE Lat_Status_Reg_WIF_Rd_En_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(Lat_Status_Reg_WIF_Rd_En_reg_0),
        .Q(Lat_Status_Reg_WIF_Rd_En),
        .R(SR));
  FDRE \Latency2_RID_CDC_reg[0] 
       (.C(s_axi_aclk),
        .CE(\Latency2_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[16]),
        .Q(\Latency2_RID_CDC_reg_n_0_[0] ),
        .R(SR));
  FDRE \Latency2_RID_CDC_reg[10] 
       (.C(s_axi_aclk),
        .CE(\Latency2_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[26]),
        .Q(\Latency2_RID_CDC_reg_n_0_[10] ),
        .R(SR));
  FDRE \Latency2_RID_CDC_reg[11] 
       (.C(s_axi_aclk),
        .CE(\Latency2_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[27]),
        .Q(\Latency2_RID_CDC_reg_n_0_[11] ),
        .R(SR));
  FDRE \Latency2_RID_CDC_reg[12] 
       (.C(s_axi_aclk),
        .CE(\Latency2_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[28]),
        .Q(\Latency2_RID_CDC_reg_n_0_[12] ),
        .R(SR));
  FDRE \Latency2_RID_CDC_reg[13] 
       (.C(s_axi_aclk),
        .CE(\Latency2_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[29]),
        .Q(\Latency2_RID_CDC_reg_n_0_[13] ),
        .R(SR));
  FDRE \Latency2_RID_CDC_reg[14] 
       (.C(s_axi_aclk),
        .CE(\Latency2_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[30]),
        .Q(\Latency2_RID_CDC_reg_n_0_[14] ),
        .R(SR));
  FDRE \Latency2_RID_CDC_reg[15] 
       (.C(s_axi_aclk),
        .CE(\Latency2_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[31]),
        .Q(\Latency2_RID_CDC_reg_n_0_[15] ),
        .R(SR));
  FDRE \Latency2_RID_CDC_reg[1] 
       (.C(s_axi_aclk),
        .CE(\Latency2_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[17]),
        .Q(\Latency2_RID_CDC_reg_n_0_[1] ),
        .R(SR));
  FDRE \Latency2_RID_CDC_reg[2] 
       (.C(s_axi_aclk),
        .CE(\Latency2_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[18]),
        .Q(\Latency2_RID_CDC_reg_n_0_[2] ),
        .R(SR));
  FDRE \Latency2_RID_CDC_reg[3] 
       (.C(s_axi_aclk),
        .CE(\Latency2_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[19]),
        .Q(\Latency2_RID_CDC_reg_n_0_[3] ),
        .R(SR));
  FDRE \Latency2_RID_CDC_reg[4] 
       (.C(s_axi_aclk),
        .CE(\Latency2_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[20]),
        .Q(\Latency2_RID_CDC_reg_n_0_[4] ),
        .R(SR));
  FDRE \Latency2_RID_CDC_reg[5] 
       (.C(s_axi_aclk),
        .CE(\Latency2_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[21]),
        .Q(\Latency2_RID_CDC_reg_n_0_[5] ),
        .R(SR));
  FDRE \Latency2_RID_CDC_reg[6] 
       (.C(s_axi_aclk),
        .CE(\Latency2_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[22]),
        .Q(\Latency2_RID_CDC_reg_n_0_[6] ),
        .R(SR));
  FDRE \Latency2_RID_CDC_reg[7] 
       (.C(s_axi_aclk),
        .CE(\Latency2_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[23]),
        .Q(\Latency2_RID_CDC_reg_n_0_[7] ),
        .R(SR));
  FDRE \Latency2_RID_CDC_reg[8] 
       (.C(s_axi_aclk),
        .CE(\Latency2_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[24]),
        .Q(\Latency2_RID_CDC_reg_n_0_[8] ),
        .R(SR));
  FDRE \Latency2_RID_CDC_reg[9] 
       (.C(s_axi_aclk),
        .CE(\Latency2_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[25]),
        .Q(\Latency2_RID_CDC_reg_n_0_[9] ),
        .R(SR));
  FDRE \Latency2_WID_CDC_reg[0] 
       (.C(s_axi_aclk),
        .CE(\Latency2_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[0]),
        .Q(\Latency2_WID_CDC_reg_n_0_[0] ),
        .R(SR));
  FDRE \Latency2_WID_CDC_reg[10] 
       (.C(s_axi_aclk),
        .CE(\Latency2_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[10]),
        .Q(\Latency2_WID_CDC_reg_n_0_[10] ),
        .R(SR));
  FDRE \Latency2_WID_CDC_reg[11] 
       (.C(s_axi_aclk),
        .CE(\Latency2_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[11]),
        .Q(\Latency2_WID_CDC_reg_n_0_[11] ),
        .R(SR));
  FDRE \Latency2_WID_CDC_reg[12] 
       (.C(s_axi_aclk),
        .CE(\Latency2_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[12]),
        .Q(\Latency2_WID_CDC_reg_n_0_[12] ),
        .R(SR));
  FDRE \Latency2_WID_CDC_reg[13] 
       (.C(s_axi_aclk),
        .CE(\Latency2_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[13]),
        .Q(\Latency2_WID_CDC_reg_n_0_[13] ),
        .R(SR));
  FDRE \Latency2_WID_CDC_reg[14] 
       (.C(s_axi_aclk),
        .CE(\Latency2_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[14]),
        .Q(\Latency2_WID_CDC_reg_n_0_[14] ),
        .R(SR));
  FDRE \Latency2_WID_CDC_reg[15] 
       (.C(s_axi_aclk),
        .CE(\Latency2_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[15]),
        .Q(\Latency2_WID_CDC_reg_n_0_[15] ),
        .R(SR));
  FDRE \Latency2_WID_CDC_reg[1] 
       (.C(s_axi_aclk),
        .CE(\Latency2_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[1]),
        .Q(\Latency2_WID_CDC_reg_n_0_[1] ),
        .R(SR));
  FDRE \Latency2_WID_CDC_reg[2] 
       (.C(s_axi_aclk),
        .CE(\Latency2_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[2]),
        .Q(\Latency2_WID_CDC_reg_n_0_[2] ),
        .R(SR));
  FDRE \Latency2_WID_CDC_reg[3] 
       (.C(s_axi_aclk),
        .CE(\Latency2_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[3]),
        .Q(\Latency2_WID_CDC_reg_n_0_[3] ),
        .R(SR));
  FDRE \Latency2_WID_CDC_reg[4] 
       (.C(s_axi_aclk),
        .CE(\Latency2_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[4]),
        .Q(\Latency2_WID_CDC_reg_n_0_[4] ),
        .R(SR));
  FDRE \Latency2_WID_CDC_reg[5] 
       (.C(s_axi_aclk),
        .CE(\Latency2_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[5]),
        .Q(\Latency2_WID_CDC_reg_n_0_[5] ),
        .R(SR));
  FDRE \Latency2_WID_CDC_reg[6] 
       (.C(s_axi_aclk),
        .CE(\Latency2_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[6]),
        .Q(\Latency2_WID_CDC_reg_n_0_[6] ),
        .R(SR));
  FDRE \Latency2_WID_CDC_reg[7] 
       (.C(s_axi_aclk),
        .CE(\Latency2_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[7]),
        .Q(\Latency2_WID_CDC_reg_n_0_[7] ),
        .R(SR));
  FDRE \Latency2_WID_CDC_reg[8] 
       (.C(s_axi_aclk),
        .CE(\Latency2_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[8]),
        .Q(\Latency2_WID_CDC_reg_n_0_[8] ),
        .R(SR));
  FDRE \Latency2_WID_CDC_reg[9] 
       (.C(s_axi_aclk),
        .CE(\Latency2_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[9]),
        .Q(\Latency2_WID_CDC_reg_n_0_[9] ),
        .R(SR));
  FDRE \Latency_RID_CDC_reg[0] 
       (.C(s_axi_aclk),
        .CE(\Latency_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[16]),
        .Q(\Latency_RID_CDC_reg[0]_0 ),
        .R(SR));
  FDRE \Latency_RID_CDC_reg[10] 
       (.C(s_axi_aclk),
        .CE(\Latency_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[26]),
        .Q(\Latency_RID_CDC_reg_n_0_[10] ),
        .R(SR));
  FDRE \Latency_RID_CDC_reg[11] 
       (.C(s_axi_aclk),
        .CE(\Latency_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[27]),
        .Q(\Latency_RID_CDC_reg_n_0_[11] ),
        .R(SR));
  FDRE \Latency_RID_CDC_reg[12] 
       (.C(s_axi_aclk),
        .CE(\Latency_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[28]),
        .Q(\Latency_RID_CDC_reg_n_0_[12] ),
        .R(SR));
  FDRE \Latency_RID_CDC_reg[13] 
       (.C(s_axi_aclk),
        .CE(\Latency_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[29]),
        .Q(\Latency_RID_CDC_reg_n_0_[13] ),
        .R(SR));
  FDRE \Latency_RID_CDC_reg[14] 
       (.C(s_axi_aclk),
        .CE(\Latency_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[30]),
        .Q(\Latency_RID_CDC_reg_n_0_[14] ),
        .R(SR));
  FDRE \Latency_RID_CDC_reg[15] 
       (.C(s_axi_aclk),
        .CE(\Latency_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[31]),
        .Q(\Latency_RID_CDC_reg_n_0_[15] ),
        .R(SR));
  FDRE \Latency_RID_CDC_reg[1] 
       (.C(s_axi_aclk),
        .CE(\Latency_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[17]),
        .Q(\Latency_RID_CDC_reg_n_0_[1] ),
        .R(SR));
  FDRE \Latency_RID_CDC_reg[2] 
       (.C(s_axi_aclk),
        .CE(\Latency_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[18]),
        .Q(\Latency_RID_CDC_reg_n_0_[2] ),
        .R(SR));
  FDRE \Latency_RID_CDC_reg[3] 
       (.C(s_axi_aclk),
        .CE(\Latency_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[19]),
        .Q(\Latency_RID_CDC_reg_n_0_[3] ),
        .R(SR));
  FDRE \Latency_RID_CDC_reg[4] 
       (.C(s_axi_aclk),
        .CE(\Latency_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[20]),
        .Q(\Latency_RID_CDC_reg_n_0_[4] ),
        .R(SR));
  FDRE \Latency_RID_CDC_reg[5] 
       (.C(s_axi_aclk),
        .CE(\Latency_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[21]),
        .Q(\Latency_RID_CDC_reg_n_0_[5] ),
        .R(SR));
  FDRE \Latency_RID_CDC_reg[6] 
       (.C(s_axi_aclk),
        .CE(\Latency_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[22]),
        .Q(\Latency_RID_CDC_reg_n_0_[6] ),
        .R(SR));
  FDRE \Latency_RID_CDC_reg[7] 
       (.C(s_axi_aclk),
        .CE(\Latency_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[23]),
        .Q(\Latency_RID_CDC_reg_n_0_[7] ),
        .R(SR));
  FDRE \Latency_RID_CDC_reg[8] 
       (.C(s_axi_aclk),
        .CE(\Latency_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[24]),
        .Q(\Latency_RID_CDC_reg_n_0_[8] ),
        .R(SR));
  FDRE \Latency_RID_CDC_reg[9] 
       (.C(s_axi_aclk),
        .CE(\Latency_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[25]),
        .Q(\Latency_RID_CDC_reg_n_0_[9] ),
        .R(SR));
  FDRE \Latency_WID_CDC_reg[0] 
       (.C(s_axi_aclk),
        .CE(\Latency_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[0]),
        .Q(\Latency_WID_CDC_reg[0]_0 ),
        .R(SR));
  FDRE \Latency_WID_CDC_reg[10] 
       (.C(s_axi_aclk),
        .CE(\Latency_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[10]),
        .Q(\Latency_WID_CDC_reg_n_0_[10] ),
        .R(SR));
  FDRE \Latency_WID_CDC_reg[11] 
       (.C(s_axi_aclk),
        .CE(\Latency_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[11]),
        .Q(\Latency_WID_CDC_reg_n_0_[11] ),
        .R(SR));
  FDRE \Latency_WID_CDC_reg[12] 
       (.C(s_axi_aclk),
        .CE(\Latency_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[12]),
        .Q(\Latency_WID_CDC_reg_n_0_[12] ),
        .R(SR));
  FDRE \Latency_WID_CDC_reg[13] 
       (.C(s_axi_aclk),
        .CE(\Latency_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[13]),
        .Q(\Latency_WID_CDC_reg_n_0_[13] ),
        .R(SR));
  FDRE \Latency_WID_CDC_reg[14] 
       (.C(s_axi_aclk),
        .CE(\Latency_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[14]),
        .Q(\Latency_WID_CDC_reg_n_0_[14] ),
        .R(SR));
  FDRE \Latency_WID_CDC_reg[15] 
       (.C(s_axi_aclk),
        .CE(\Latency_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[15]),
        .Q(\Latency_WID_CDC_reg_n_0_[15] ),
        .R(SR));
  FDRE \Latency_WID_CDC_reg[1] 
       (.C(s_axi_aclk),
        .CE(\Latency_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[1]),
        .Q(\Latency_WID_CDC_reg_n_0_[1] ),
        .R(SR));
  FDRE \Latency_WID_CDC_reg[2] 
       (.C(s_axi_aclk),
        .CE(\Latency_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[2]),
        .Q(\Latency_WID_CDC_reg_n_0_[2] ),
        .R(SR));
  FDRE \Latency_WID_CDC_reg[3] 
       (.C(s_axi_aclk),
        .CE(\Latency_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[3]),
        .Q(\Latency_WID_CDC_reg_n_0_[3] ),
        .R(SR));
  FDRE \Latency_WID_CDC_reg[4] 
       (.C(s_axi_aclk),
        .CE(\Latency_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[4]),
        .Q(\Latency_WID_CDC_reg_n_0_[4] ),
        .R(SR));
  FDRE \Latency_WID_CDC_reg[5] 
       (.C(s_axi_aclk),
        .CE(\Latency_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[5]),
        .Q(\Latency_WID_CDC_reg_n_0_[5] ),
        .R(SR));
  FDRE \Latency_WID_CDC_reg[6] 
       (.C(s_axi_aclk),
        .CE(\Latency_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[6]),
        .Q(\Latency_WID_CDC_reg_n_0_[6] ),
        .R(SR));
  FDRE \Latency_WID_CDC_reg[7] 
       (.C(s_axi_aclk),
        .CE(\Latency_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[7]),
        .Q(\Latency_WID_CDC_reg_n_0_[7] ),
        .R(SR));
  FDRE \Latency_WID_CDC_reg[8] 
       (.C(s_axi_aclk),
        .CE(\Latency_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[8]),
        .Q(\Latency_WID_CDC_reg_n_0_[8] ),
        .R(SR));
  FDRE \Latency_WID_CDC_reg[9] 
       (.C(s_axi_aclk),
        .CE(\Latency_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[9]),
        .Q(\Latency_WID_CDC_reg_n_0_[9] ),
        .R(SR));
  FDRE Metrics_Cnt_En_reg
       (.C(s_axi_aclk),
        .CE(Control_Set_Wr_En),
        .D(s_axi_wdata[0]),
        .Q(D[0]),
        .R(SR));
  FDRE Metrics_Cnt_Reset_reg
       (.C(s_axi_aclk),
        .CE(Control_Set_Wr_En),
        .D(s_axi_wdata[1]),
        .Q(D[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    No_Rd_Ready_i_1
       (.I0(slot_0_axi_arready),
        .I1(slot_0_axi_arvalid),
        .I2(Rd_Lat_Start),
        .I3(rst_int_n),
        .O(slot_0_axi_arready_0));
  FDRE \RID_Mask2_CDC_reg[0] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask2_CDC_reg[15]_0 ),
        .D(s_axi_wdata[16]),
        .Q(\RID_Mask2_CDC_reg_n_0_[0] ),
        .R(SR));
  FDRE \RID_Mask2_CDC_reg[10] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask2_CDC_reg[15]_0 ),
        .D(s_axi_wdata[26]),
        .Q(\RID_Mask2_CDC_reg_n_0_[10] ),
        .R(SR));
  FDRE \RID_Mask2_CDC_reg[11] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask2_CDC_reg[15]_0 ),
        .D(s_axi_wdata[27]),
        .Q(\RID_Mask2_CDC_reg_n_0_[11] ),
        .R(SR));
  FDRE \RID_Mask2_CDC_reg[12] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask2_CDC_reg[15]_0 ),
        .D(s_axi_wdata[28]),
        .Q(\RID_Mask2_CDC_reg_n_0_[12] ),
        .R(SR));
  FDRE \RID_Mask2_CDC_reg[13] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask2_CDC_reg[15]_0 ),
        .D(s_axi_wdata[29]),
        .Q(\RID_Mask2_CDC_reg_n_0_[13] ),
        .R(SR));
  FDRE \RID_Mask2_CDC_reg[14] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask2_CDC_reg[15]_0 ),
        .D(s_axi_wdata[30]),
        .Q(\RID_Mask2_CDC_reg_n_0_[14] ),
        .R(SR));
  FDRE \RID_Mask2_CDC_reg[15] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask2_CDC_reg[15]_0 ),
        .D(s_axi_wdata[31]),
        .Q(\RID_Mask2_CDC_reg_n_0_[15] ),
        .R(SR));
  FDRE \RID_Mask2_CDC_reg[1] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask2_CDC_reg[15]_0 ),
        .D(s_axi_wdata[17]),
        .Q(\RID_Mask2_CDC_reg_n_0_[1] ),
        .R(SR));
  FDRE \RID_Mask2_CDC_reg[2] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask2_CDC_reg[15]_0 ),
        .D(s_axi_wdata[18]),
        .Q(\RID_Mask2_CDC_reg_n_0_[2] ),
        .R(SR));
  FDRE \RID_Mask2_CDC_reg[3] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask2_CDC_reg[15]_0 ),
        .D(s_axi_wdata[19]),
        .Q(\RID_Mask2_CDC_reg_n_0_[3] ),
        .R(SR));
  FDRE \RID_Mask2_CDC_reg[4] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask2_CDC_reg[15]_0 ),
        .D(s_axi_wdata[20]),
        .Q(\RID_Mask2_CDC_reg_n_0_[4] ),
        .R(SR));
  FDRE \RID_Mask2_CDC_reg[5] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask2_CDC_reg[15]_0 ),
        .D(s_axi_wdata[21]),
        .Q(\RID_Mask2_CDC_reg_n_0_[5] ),
        .R(SR));
  FDRE \RID_Mask2_CDC_reg[6] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask2_CDC_reg[15]_0 ),
        .D(s_axi_wdata[22]),
        .Q(\RID_Mask2_CDC_reg_n_0_[6] ),
        .R(SR));
  FDRE \RID_Mask2_CDC_reg[7] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask2_CDC_reg[15]_0 ),
        .D(s_axi_wdata[23]),
        .Q(\RID_Mask2_CDC_reg_n_0_[7] ),
        .R(SR));
  FDRE \RID_Mask2_CDC_reg[8] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask2_CDC_reg[15]_0 ),
        .D(s_axi_wdata[24]),
        .Q(\RID_Mask2_CDC_reg_n_0_[8] ),
        .R(SR));
  FDRE \RID_Mask2_CDC_reg[9] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask2_CDC_reg[15]_0 ),
        .D(s_axi_wdata[25]),
        .Q(\RID_Mask2_CDC_reg_n_0_[9] ),
        .R(SR));
  FDRE \RID_Mask_CDC_reg[0] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask_CDC_reg[15]_0 ),
        .D(s_axi_wdata[16]),
        .Q(Q),
        .R(SR));
  FDRE \RID_Mask_CDC_reg[10] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask_CDC_reg[15]_0 ),
        .D(s_axi_wdata[26]),
        .Q(\RID_Mask_CDC_reg_n_0_[10] ),
        .R(SR));
  FDRE \RID_Mask_CDC_reg[11] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask_CDC_reg[15]_0 ),
        .D(s_axi_wdata[27]),
        .Q(\RID_Mask_CDC_reg_n_0_[11] ),
        .R(SR));
  FDRE \RID_Mask_CDC_reg[12] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask_CDC_reg[15]_0 ),
        .D(s_axi_wdata[28]),
        .Q(\RID_Mask_CDC_reg_n_0_[12] ),
        .R(SR));
  FDRE \RID_Mask_CDC_reg[13] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask_CDC_reg[15]_0 ),
        .D(s_axi_wdata[29]),
        .Q(\RID_Mask_CDC_reg_n_0_[13] ),
        .R(SR));
  FDRE \RID_Mask_CDC_reg[14] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask_CDC_reg[15]_0 ),
        .D(s_axi_wdata[30]),
        .Q(\RID_Mask_CDC_reg_n_0_[14] ),
        .R(SR));
  FDRE \RID_Mask_CDC_reg[15] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask_CDC_reg[15]_0 ),
        .D(s_axi_wdata[31]),
        .Q(\RID_Mask_CDC_reg_n_0_[15] ),
        .R(SR));
  FDRE \RID_Mask_CDC_reg[1] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask_CDC_reg[15]_0 ),
        .D(s_axi_wdata[17]),
        .Q(\RID_Mask_CDC_reg_n_0_[1] ),
        .R(SR));
  FDRE \RID_Mask_CDC_reg[2] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask_CDC_reg[15]_0 ),
        .D(s_axi_wdata[18]),
        .Q(\RID_Mask_CDC_reg_n_0_[2] ),
        .R(SR));
  FDRE \RID_Mask_CDC_reg[3] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask_CDC_reg[15]_0 ),
        .D(s_axi_wdata[19]),
        .Q(\RID_Mask_CDC_reg_n_0_[3] ),
        .R(SR));
  FDRE \RID_Mask_CDC_reg[4] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask_CDC_reg[15]_0 ),
        .D(s_axi_wdata[20]),
        .Q(\RID_Mask_CDC_reg_n_0_[4] ),
        .R(SR));
  FDRE \RID_Mask_CDC_reg[5] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask_CDC_reg[15]_0 ),
        .D(s_axi_wdata[21]),
        .Q(\RID_Mask_CDC_reg_n_0_[5] ),
        .R(SR));
  FDRE \RID_Mask_CDC_reg[6] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask_CDC_reg[15]_0 ),
        .D(s_axi_wdata[22]),
        .Q(\RID_Mask_CDC_reg_n_0_[6] ),
        .R(SR));
  FDRE \RID_Mask_CDC_reg[7] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask_CDC_reg[15]_0 ),
        .D(s_axi_wdata[23]),
        .Q(\RID_Mask_CDC_reg_n_0_[7] ),
        .R(SR));
  FDRE \RID_Mask_CDC_reg[8] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask_CDC_reg[15]_0 ),
        .D(s_axi_wdata[24]),
        .Q(\RID_Mask_CDC_reg_n_0_[8] ),
        .R(SR));
  FDRE \RID_Mask_CDC_reg[9] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask_CDC_reg[15]_0 ),
        .D(s_axi_wdata[25]),
        .Q(\RID_Mask_CDC_reg_n_0_[9] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'h02)) 
    Rd_Add_Issue_i_1
       (.I0(slot_0_axi_arvalid),
        .I1(Rd_Lat_Start),
        .I2(Rd_Add_Issue_reg),
        .O(Rd_Add_Issue6_out));
  FDRE Rd_Lat_End_CDC_reg
       (.C(s_axi_aclk),
        .CE(Control_Set_Wr_En),
        .D(s_axi_wdata[7]),
        .Q(Rd_Lat_End),
        .R(SR));
  FDRE Rd_Lat_Start_CDC_reg
       (.C(s_axi_aclk),
        .CE(Control_Set_Wr_En),
        .D(s_axi_wdata[6]),
        .Q(Rd_Lat_Start),
        .R(SR));
  LUT6 #(
    .INIT(64'hFDFDFDFDFD5D5DFD)) 
    Rd_Latency_Fifo_Rd_En_i_2
       (.I0(\Rd_Latency_Fifo_Wr_Data_reg[32] [1]),
        .I1(rid_match_reg),
        .I2(Rd_Lat_Start),
        .I3(\Latency_RID_CDC_reg[0]_0 ),
        .I4(slot_0_axi_rid),
        .I5(Q),
        .O(Rd_Latency_Fifo_Rd_En2));
  LUT6 #(
    .INIT(64'hB000BBBBB0000000)) 
    \Rd_Latency_Fifo_Wr_Data[32]_i_1 
       (.I0(\metric_calc_inst0/p_3_out2_out ),
        .I1(\Rd_Latency_Fifo_Wr_Data_reg[32] [1]),
        .I2(slot_0_axi_arready),
        .I3(slot_0_axi_arvalid),
        .I4(Rd_Lat_Start),
        .I5(\Rd_Latency_Fifo_Wr_Data_reg[32]_0 ),
        .O(\s_level_out_bus_d4_reg[5] ));
  LUT5 #(
    .INIT(32'hFFFF9A95)) 
    \Rd_Latency_Fifo_Wr_Data[32]_i_2 
       (.I0(\Latency_RID_CDC_reg[0]_0 ),
        .I1(slot_0_axi_arid),
        .I2(Rd_Lat_Start),
        .I3(ARID_reg),
        .I4(Q),
        .O(\metric_calc_inst0/p_3_out2_out ));
  FDSE Reset_On_Sample_Int_Lapse_reg
       (.C(s_axi_aclk),
        .CE(Interval_Cnt_En0),
        .D(s_axi_wdata[8]),
        .Q(Reset_On_Sample_Int_Lapse_reg_0[2]),
        .S(SR));
  FDRE \Sample_Interval_i_reg_CDC_reg[0] 
       (.C(s_axi_aclk),
        .CE(\Sample_Interval_i_reg_CDC_reg[31]_1 ),
        .D(s_axi_wdata[0]),
        .Q(\Sample_Interval_i_reg_CDC_reg[31]_0 [0]),
        .R(SR));
  FDRE \Sample_Interval_i_reg_CDC_reg[10] 
       (.C(s_axi_aclk),
        .CE(\Sample_Interval_i_reg_CDC_reg[31]_1 ),
        .D(s_axi_wdata[10]),
        .Q(\Sample_Interval_i_reg_CDC_reg[31]_0 [10]),
        .R(SR));
  FDRE \Sample_Interval_i_reg_CDC_reg[11] 
       (.C(s_axi_aclk),
        .CE(\Sample_Interval_i_reg_CDC_reg[31]_1 ),
        .D(s_axi_wdata[11]),
        .Q(\Sample_Interval_i_reg_CDC_reg[31]_0 [11]),
        .R(SR));
  FDRE \Sample_Interval_i_reg_CDC_reg[12] 
       (.C(s_axi_aclk),
        .CE(\Sample_Interval_i_reg_CDC_reg[31]_1 ),
        .D(s_axi_wdata[12]),
        .Q(\Sample_Interval_i_reg_CDC_reg[31]_0 [12]),
        .R(SR));
  FDRE \Sample_Interval_i_reg_CDC_reg[13] 
       (.C(s_axi_aclk),
        .CE(\Sample_Interval_i_reg_CDC_reg[31]_1 ),
        .D(s_axi_wdata[13]),
        .Q(\Sample_Interval_i_reg_CDC_reg[31]_0 [13]),
        .R(SR));
  FDRE \Sample_Interval_i_reg_CDC_reg[14] 
       (.C(s_axi_aclk),
        .CE(\Sample_Interval_i_reg_CDC_reg[31]_1 ),
        .D(s_axi_wdata[14]),
        .Q(\Sample_Interval_i_reg_CDC_reg[31]_0 [14]),
        .R(SR));
  FDRE \Sample_Interval_i_reg_CDC_reg[15] 
       (.C(s_axi_aclk),
        .CE(\Sample_Interval_i_reg_CDC_reg[31]_1 ),
        .D(s_axi_wdata[15]),
        .Q(\Sample_Interval_i_reg_CDC_reg[31]_0 [15]),
        .R(SR));
  FDRE \Sample_Interval_i_reg_CDC_reg[16] 
       (.C(s_axi_aclk),
        .CE(\Sample_Interval_i_reg_CDC_reg[31]_1 ),
        .D(s_axi_wdata[16]),
        .Q(\Sample_Interval_i_reg_CDC_reg[31]_0 [16]),
        .R(SR));
  FDRE \Sample_Interval_i_reg_CDC_reg[17] 
       (.C(s_axi_aclk),
        .CE(\Sample_Interval_i_reg_CDC_reg[31]_1 ),
        .D(s_axi_wdata[17]),
        .Q(\Sample_Interval_i_reg_CDC_reg[31]_0 [17]),
        .R(SR));
  FDRE \Sample_Interval_i_reg_CDC_reg[18] 
       (.C(s_axi_aclk),
        .CE(\Sample_Interval_i_reg_CDC_reg[31]_1 ),
        .D(s_axi_wdata[18]),
        .Q(\Sample_Interval_i_reg_CDC_reg[31]_0 [18]),
        .R(SR));
  FDRE \Sample_Interval_i_reg_CDC_reg[19] 
       (.C(s_axi_aclk),
        .CE(\Sample_Interval_i_reg_CDC_reg[31]_1 ),
        .D(s_axi_wdata[19]),
        .Q(\Sample_Interval_i_reg_CDC_reg[31]_0 [19]),
        .R(SR));
  FDRE \Sample_Interval_i_reg_CDC_reg[1] 
       (.C(s_axi_aclk),
        .CE(\Sample_Interval_i_reg_CDC_reg[31]_1 ),
        .D(s_axi_wdata[1]),
        .Q(\Sample_Interval_i_reg_CDC_reg[31]_0 [1]),
        .R(SR));
  FDRE \Sample_Interval_i_reg_CDC_reg[20] 
       (.C(s_axi_aclk),
        .CE(\Sample_Interval_i_reg_CDC_reg[31]_1 ),
        .D(s_axi_wdata[20]),
        .Q(\Sample_Interval_i_reg_CDC_reg[31]_0 [20]),
        .R(SR));
  FDRE \Sample_Interval_i_reg_CDC_reg[21] 
       (.C(s_axi_aclk),
        .CE(\Sample_Interval_i_reg_CDC_reg[31]_1 ),
        .D(s_axi_wdata[21]),
        .Q(\Sample_Interval_i_reg_CDC_reg[31]_0 [21]),
        .R(SR));
  FDRE \Sample_Interval_i_reg_CDC_reg[22] 
       (.C(s_axi_aclk),
        .CE(\Sample_Interval_i_reg_CDC_reg[31]_1 ),
        .D(s_axi_wdata[22]),
        .Q(\Sample_Interval_i_reg_CDC_reg[31]_0 [22]),
        .R(SR));
  FDRE \Sample_Interval_i_reg_CDC_reg[23] 
       (.C(s_axi_aclk),
        .CE(\Sample_Interval_i_reg_CDC_reg[31]_1 ),
        .D(s_axi_wdata[23]),
        .Q(\Sample_Interval_i_reg_CDC_reg[31]_0 [23]),
        .R(SR));
  FDRE \Sample_Interval_i_reg_CDC_reg[24] 
       (.C(s_axi_aclk),
        .CE(\Sample_Interval_i_reg_CDC_reg[31]_1 ),
        .D(s_axi_wdata[24]),
        .Q(\Sample_Interval_i_reg_CDC_reg[31]_0 [24]),
        .R(SR));
  FDRE \Sample_Interval_i_reg_CDC_reg[25] 
       (.C(s_axi_aclk),
        .CE(\Sample_Interval_i_reg_CDC_reg[31]_1 ),
        .D(s_axi_wdata[25]),
        .Q(\Sample_Interval_i_reg_CDC_reg[31]_0 [25]),
        .R(SR));
  FDRE \Sample_Interval_i_reg_CDC_reg[26] 
       (.C(s_axi_aclk),
        .CE(\Sample_Interval_i_reg_CDC_reg[31]_1 ),
        .D(s_axi_wdata[26]),
        .Q(\Sample_Interval_i_reg_CDC_reg[31]_0 [26]),
        .R(SR));
  FDRE \Sample_Interval_i_reg_CDC_reg[27] 
       (.C(s_axi_aclk),
        .CE(\Sample_Interval_i_reg_CDC_reg[31]_1 ),
        .D(s_axi_wdata[27]),
        .Q(\Sample_Interval_i_reg_CDC_reg[31]_0 [27]),
        .R(SR));
  FDRE \Sample_Interval_i_reg_CDC_reg[28] 
       (.C(s_axi_aclk),
        .CE(\Sample_Interval_i_reg_CDC_reg[31]_1 ),
        .D(s_axi_wdata[28]),
        .Q(\Sample_Interval_i_reg_CDC_reg[31]_0 [28]),
        .R(SR));
  FDRE \Sample_Interval_i_reg_CDC_reg[29] 
       (.C(s_axi_aclk),
        .CE(\Sample_Interval_i_reg_CDC_reg[31]_1 ),
        .D(s_axi_wdata[29]),
        .Q(\Sample_Interval_i_reg_CDC_reg[31]_0 [29]),
        .R(SR));
  FDRE \Sample_Interval_i_reg_CDC_reg[2] 
       (.C(s_axi_aclk),
        .CE(\Sample_Interval_i_reg_CDC_reg[31]_1 ),
        .D(s_axi_wdata[2]),
        .Q(\Sample_Interval_i_reg_CDC_reg[31]_0 [2]),
        .R(SR));
  FDRE \Sample_Interval_i_reg_CDC_reg[30] 
       (.C(s_axi_aclk),
        .CE(\Sample_Interval_i_reg_CDC_reg[31]_1 ),
        .D(s_axi_wdata[30]),
        .Q(\Sample_Interval_i_reg_CDC_reg[31]_0 [30]),
        .R(SR));
  FDRE \Sample_Interval_i_reg_CDC_reg[31] 
       (.C(s_axi_aclk),
        .CE(\Sample_Interval_i_reg_CDC_reg[31]_1 ),
        .D(s_axi_wdata[31]),
        .Q(\Sample_Interval_i_reg_CDC_reg[31]_0 [31]),
        .R(SR));
  FDRE \Sample_Interval_i_reg_CDC_reg[3] 
       (.C(s_axi_aclk),
        .CE(\Sample_Interval_i_reg_CDC_reg[31]_1 ),
        .D(s_axi_wdata[3]),
        .Q(\Sample_Interval_i_reg_CDC_reg[31]_0 [3]),
        .R(SR));
  FDRE \Sample_Interval_i_reg_CDC_reg[4] 
       (.C(s_axi_aclk),
        .CE(\Sample_Interval_i_reg_CDC_reg[31]_1 ),
        .D(s_axi_wdata[4]),
        .Q(\Sample_Interval_i_reg_CDC_reg[31]_0 [4]),
        .R(SR));
  FDRE \Sample_Interval_i_reg_CDC_reg[5] 
       (.C(s_axi_aclk),
        .CE(\Sample_Interval_i_reg_CDC_reg[31]_1 ),
        .D(s_axi_wdata[5]),
        .Q(\Sample_Interval_i_reg_CDC_reg[31]_0 [5]),
        .R(SR));
  FDRE \Sample_Interval_i_reg_CDC_reg[6] 
       (.C(s_axi_aclk),
        .CE(\Sample_Interval_i_reg_CDC_reg[31]_1 ),
        .D(s_axi_wdata[6]),
        .Q(\Sample_Interval_i_reg_CDC_reg[31]_0 [6]),
        .R(SR));
  FDRE \Sample_Interval_i_reg_CDC_reg[7] 
       (.C(s_axi_aclk),
        .CE(\Sample_Interval_i_reg_CDC_reg[31]_1 ),
        .D(s_axi_wdata[7]),
        .Q(\Sample_Interval_i_reg_CDC_reg[31]_0 [7]),
        .R(SR));
  FDRE \Sample_Interval_i_reg_CDC_reg[8] 
       (.C(s_axi_aclk),
        .CE(\Sample_Interval_i_reg_CDC_reg[31]_1 ),
        .D(s_axi_wdata[8]),
        .Q(\Sample_Interval_i_reg_CDC_reg[31]_0 [8]),
        .R(SR));
  FDRE \Sample_Interval_i_reg_CDC_reg[9] 
       (.C(s_axi_aclk),
        .CE(\Sample_Interval_i_reg_CDC_reg[31]_1 ),
        .D(s_axi_wdata[9]),
        .Q(\Sample_Interval_i_reg_CDC_reg[31]_0 [9]),
        .R(SR));
  FDRE Sample_Reg_Rd_First_reg
       (.C(s_axi_aclk),
        .CE(E),
        .D(E),
        .Q(Sample_Reg_Rd_First),
        .R(SR));
  FDRE \Sample_Time_Diff_Reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Sample_Time_Diff[0]),
        .Q(Sample_Time_Diff_Reg[0]),
        .R(SR));
  FDRE \Sample_Time_Diff_Reg_reg[10] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Sample_Time_Diff[10]),
        .Q(Sample_Time_Diff_Reg[10]),
        .R(SR));
  FDRE \Sample_Time_Diff_Reg_reg[11] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Sample_Time_Diff[11]),
        .Q(Sample_Time_Diff_Reg[11]),
        .R(SR));
  FDRE \Sample_Time_Diff_Reg_reg[12] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Sample_Time_Diff[12]),
        .Q(Sample_Time_Diff_Reg[12]),
        .R(SR));
  FDRE \Sample_Time_Diff_Reg_reg[13] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Sample_Time_Diff[13]),
        .Q(Sample_Time_Diff_Reg[13]),
        .R(SR));
  FDRE \Sample_Time_Diff_Reg_reg[14] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Sample_Time_Diff[14]),
        .Q(Sample_Time_Diff_Reg[14]),
        .R(SR));
  FDRE \Sample_Time_Diff_Reg_reg[15] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Sample_Time_Diff[15]),
        .Q(Sample_Time_Diff_Reg[15]),
        .R(SR));
  FDRE \Sample_Time_Diff_Reg_reg[16] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Sample_Time_Diff[16]),
        .Q(Sample_Time_Diff_Reg[16]),
        .R(SR));
  FDRE \Sample_Time_Diff_Reg_reg[17] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Sample_Time_Diff[17]),
        .Q(Sample_Time_Diff_Reg[17]),
        .R(SR));
  FDRE \Sample_Time_Diff_Reg_reg[18] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Sample_Time_Diff[18]),
        .Q(Sample_Time_Diff_Reg[18]),
        .R(SR));
  FDRE \Sample_Time_Diff_Reg_reg[19] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Sample_Time_Diff[19]),
        .Q(Sample_Time_Diff_Reg[19]),
        .R(SR));
  FDRE \Sample_Time_Diff_Reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Sample_Time_Diff[1]),
        .Q(Sample_Time_Diff_Reg[1]),
        .R(SR));
  FDRE \Sample_Time_Diff_Reg_reg[20] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Sample_Time_Diff[20]),
        .Q(Sample_Time_Diff_Reg[20]),
        .R(SR));
  FDRE \Sample_Time_Diff_Reg_reg[21] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Sample_Time_Diff[21]),
        .Q(Sample_Time_Diff_Reg[21]),
        .R(SR));
  FDRE \Sample_Time_Diff_Reg_reg[22] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Sample_Time_Diff[22]),
        .Q(Sample_Time_Diff_Reg[22]),
        .R(SR));
  FDRE \Sample_Time_Diff_Reg_reg[23] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Sample_Time_Diff[23]),
        .Q(Sample_Time_Diff_Reg[23]),
        .R(SR));
  FDRE \Sample_Time_Diff_Reg_reg[24] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Sample_Time_Diff[24]),
        .Q(Sample_Time_Diff_Reg[24]),
        .R(SR));
  FDRE \Sample_Time_Diff_Reg_reg[25] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Sample_Time_Diff[25]),
        .Q(Sample_Time_Diff_Reg[25]),
        .R(SR));
  FDRE \Sample_Time_Diff_Reg_reg[26] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Sample_Time_Diff[26]),
        .Q(Sample_Time_Diff_Reg[26]),
        .R(SR));
  FDRE \Sample_Time_Diff_Reg_reg[27] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Sample_Time_Diff[27]),
        .Q(Sample_Time_Diff_Reg[27]),
        .R(SR));
  FDRE \Sample_Time_Diff_Reg_reg[28] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Sample_Time_Diff[28]),
        .Q(Sample_Time_Diff_Reg[28]),
        .R(SR));
  FDRE \Sample_Time_Diff_Reg_reg[29] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Sample_Time_Diff[29]),
        .Q(Sample_Time_Diff_Reg[29]),
        .R(SR));
  FDRE \Sample_Time_Diff_Reg_reg[2] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Sample_Time_Diff[2]),
        .Q(Sample_Time_Diff_Reg[2]),
        .R(SR));
  FDRE \Sample_Time_Diff_Reg_reg[30] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Sample_Time_Diff[30]),
        .Q(Sample_Time_Diff_Reg[30]),
        .R(SR));
  FDRE \Sample_Time_Diff_Reg_reg[31] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Sample_Time_Diff[31]),
        .Q(Sample_Time_Diff_Reg[31]),
        .R(SR));
  FDRE \Sample_Time_Diff_Reg_reg[3] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Sample_Time_Diff[3]),
        .Q(Sample_Time_Diff_Reg[3]),
        .R(SR));
  FDRE \Sample_Time_Diff_Reg_reg[4] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Sample_Time_Diff[4]),
        .Q(Sample_Time_Diff_Reg[4]),
        .R(SR));
  FDRE \Sample_Time_Diff_Reg_reg[5] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Sample_Time_Diff[5]),
        .Q(Sample_Time_Diff_Reg[5]),
        .R(SR));
  FDRE \Sample_Time_Diff_Reg_reg[6] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Sample_Time_Diff[6]),
        .Q(Sample_Time_Diff_Reg[6]),
        .R(SR));
  FDRE \Sample_Time_Diff_Reg_reg[7] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Sample_Time_Diff[7]),
        .Q(Sample_Time_Diff_Reg[7]),
        .R(SR));
  FDRE \Sample_Time_Diff_Reg_reg[8] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Sample_Time_Diff[8]),
        .Q(Sample_Time_Diff_Reg[8]),
        .R(SR));
  FDRE \Sample_Time_Diff_Reg_reg[9] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Sample_Time_Diff[9]),
        .Q(Sample_Time_Diff_Reg[9]),
        .R(SR));
  FDRE Streaming_FIFO_Reset_reg
       (.C(s_axi_aclk),
        .CE(Control_Set_Wr_En),
        .D(s_axi_wdata[25]),
        .Q(D[6]),
        .R(SR));
  FDRE Use_Ext_Trigger_Log_reg
       (.C(s_axi_aclk),
        .CE(Control_Set_Wr_En),
        .D(s_axi_wdata[9]),
        .Q(D[8]),
        .R(SR));
  FDRE Use_Ext_Trigger_reg
       (.C(s_axi_aclk),
        .CE(Control_Set_Wr_En),
        .D(s_axi_wdata[2]),
        .Q(D[7]),
        .R(SR));
  FDRE \WID_Mask2_CDC_reg[0] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask2_CDC_reg[15]_0 ),
        .D(s_axi_wdata[0]),
        .Q(\WID_Mask2_CDC_reg_n_0_[0] ),
        .R(SR));
  FDRE \WID_Mask2_CDC_reg[10] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask2_CDC_reg[15]_0 ),
        .D(s_axi_wdata[10]),
        .Q(\WID_Mask2_CDC_reg_n_0_[10] ),
        .R(SR));
  FDRE \WID_Mask2_CDC_reg[11] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask2_CDC_reg[15]_0 ),
        .D(s_axi_wdata[11]),
        .Q(\WID_Mask2_CDC_reg_n_0_[11] ),
        .R(SR));
  FDRE \WID_Mask2_CDC_reg[12] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask2_CDC_reg[15]_0 ),
        .D(s_axi_wdata[12]),
        .Q(\WID_Mask2_CDC_reg_n_0_[12] ),
        .R(SR));
  FDRE \WID_Mask2_CDC_reg[13] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask2_CDC_reg[15]_0 ),
        .D(s_axi_wdata[13]),
        .Q(\WID_Mask2_CDC_reg_n_0_[13] ),
        .R(SR));
  FDRE \WID_Mask2_CDC_reg[14] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask2_CDC_reg[15]_0 ),
        .D(s_axi_wdata[14]),
        .Q(\WID_Mask2_CDC_reg_n_0_[14] ),
        .R(SR));
  FDRE \WID_Mask2_CDC_reg[15] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask2_CDC_reg[15]_0 ),
        .D(s_axi_wdata[15]),
        .Q(\WID_Mask2_CDC_reg_n_0_[15] ),
        .R(SR));
  FDRE \WID_Mask2_CDC_reg[1] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask2_CDC_reg[15]_0 ),
        .D(s_axi_wdata[1]),
        .Q(\WID_Mask2_CDC_reg_n_0_[1] ),
        .R(SR));
  FDRE \WID_Mask2_CDC_reg[2] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask2_CDC_reg[15]_0 ),
        .D(s_axi_wdata[2]),
        .Q(\WID_Mask2_CDC_reg_n_0_[2] ),
        .R(SR));
  FDRE \WID_Mask2_CDC_reg[3] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask2_CDC_reg[15]_0 ),
        .D(s_axi_wdata[3]),
        .Q(\WID_Mask2_CDC_reg_n_0_[3] ),
        .R(SR));
  FDRE \WID_Mask2_CDC_reg[4] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask2_CDC_reg[15]_0 ),
        .D(s_axi_wdata[4]),
        .Q(\WID_Mask2_CDC_reg_n_0_[4] ),
        .R(SR));
  FDRE \WID_Mask2_CDC_reg[5] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask2_CDC_reg[15]_0 ),
        .D(s_axi_wdata[5]),
        .Q(\WID_Mask2_CDC_reg_n_0_[5] ),
        .R(SR));
  FDRE \WID_Mask2_CDC_reg[6] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask2_CDC_reg[15]_0 ),
        .D(s_axi_wdata[6]),
        .Q(\WID_Mask2_CDC_reg_n_0_[6] ),
        .R(SR));
  FDRE \WID_Mask2_CDC_reg[7] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask2_CDC_reg[15]_0 ),
        .D(s_axi_wdata[7]),
        .Q(\WID_Mask2_CDC_reg_n_0_[7] ),
        .R(SR));
  FDRE \WID_Mask2_CDC_reg[8] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask2_CDC_reg[15]_0 ),
        .D(s_axi_wdata[8]),
        .Q(\WID_Mask2_CDC_reg_n_0_[8] ),
        .R(SR));
  FDRE \WID_Mask2_CDC_reg[9] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask2_CDC_reg[15]_0 ),
        .D(s_axi_wdata[9]),
        .Q(\WID_Mask2_CDC_reg_n_0_[9] ),
        .R(SR));
  FDRE \WID_Mask_CDC_reg[0] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask_CDC_reg[15]_0 ),
        .D(s_axi_wdata[0]),
        .Q(\WID_Mask_CDC_reg[0]_0 ),
        .R(SR));
  FDRE \WID_Mask_CDC_reg[10] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask_CDC_reg[15]_0 ),
        .D(s_axi_wdata[10]),
        .Q(\WID_Mask_CDC_reg_n_0_[10] ),
        .R(SR));
  FDRE \WID_Mask_CDC_reg[11] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask_CDC_reg[15]_0 ),
        .D(s_axi_wdata[11]),
        .Q(\WID_Mask_CDC_reg_n_0_[11] ),
        .R(SR));
  FDRE \WID_Mask_CDC_reg[12] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask_CDC_reg[15]_0 ),
        .D(s_axi_wdata[12]),
        .Q(\WID_Mask_CDC_reg_n_0_[12] ),
        .R(SR));
  FDRE \WID_Mask_CDC_reg[13] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask_CDC_reg[15]_0 ),
        .D(s_axi_wdata[13]),
        .Q(\WID_Mask_CDC_reg_n_0_[13] ),
        .R(SR));
  FDRE \WID_Mask_CDC_reg[14] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask_CDC_reg[15]_0 ),
        .D(s_axi_wdata[14]),
        .Q(\WID_Mask_CDC_reg_n_0_[14] ),
        .R(SR));
  FDRE \WID_Mask_CDC_reg[15] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask_CDC_reg[15]_0 ),
        .D(s_axi_wdata[15]),
        .Q(\WID_Mask_CDC_reg_n_0_[15] ),
        .R(SR));
  FDRE \WID_Mask_CDC_reg[1] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask_CDC_reg[15]_0 ),
        .D(s_axi_wdata[1]),
        .Q(\WID_Mask_CDC_reg_n_0_[1] ),
        .R(SR));
  FDRE \WID_Mask_CDC_reg[2] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask_CDC_reg[15]_0 ),
        .D(s_axi_wdata[2]),
        .Q(\WID_Mask_CDC_reg_n_0_[2] ),
        .R(SR));
  FDRE \WID_Mask_CDC_reg[3] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask_CDC_reg[15]_0 ),
        .D(s_axi_wdata[3]),
        .Q(\WID_Mask_CDC_reg_n_0_[3] ),
        .R(SR));
  FDRE \WID_Mask_CDC_reg[4] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask_CDC_reg[15]_0 ),
        .D(s_axi_wdata[4]),
        .Q(\WID_Mask_CDC_reg_n_0_[4] ),
        .R(SR));
  FDRE \WID_Mask_CDC_reg[5] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask_CDC_reg[15]_0 ),
        .D(s_axi_wdata[5]),
        .Q(\WID_Mask_CDC_reg_n_0_[5] ),
        .R(SR));
  FDRE \WID_Mask_CDC_reg[6] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask_CDC_reg[15]_0 ),
        .D(s_axi_wdata[6]),
        .Q(\WID_Mask_CDC_reg_n_0_[6] ),
        .R(SR));
  FDRE \WID_Mask_CDC_reg[7] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask_CDC_reg[15]_0 ),
        .D(s_axi_wdata[7]),
        .Q(\WID_Mask_CDC_reg_n_0_[7] ),
        .R(SR));
  FDRE \WID_Mask_CDC_reg[8] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask_CDC_reg[15]_0 ),
        .D(s_axi_wdata[8]),
        .Q(\WID_Mask_CDC_reg_n_0_[8] ),
        .R(SR));
  FDRE \WID_Mask_CDC_reg[9] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask_CDC_reg[15]_0 ),
        .D(s_axi_wdata[9]),
        .Q(\WID_Mask_CDC_reg_n_0_[9] ),
        .R(SR));
  FDRE Wr_Lat_End_CDC_reg
       (.C(s_axi_aclk),
        .CE(Control_Set_Wr_En),
        .D(s_axi_wdata[5]),
        .Q(Wr_Lat_End),
        .R(SR));
  FDRE Wr_Lat_Start_CDC_reg
       (.C(s_axi_aclk),
        .CE(Control_Set_Wr_En),
        .D(s_axi_wdata[4]),
        .Q(Wr_Lat_Start),
        .R(SR));
  LUT3 #(
    .INIT(8'hF9)) 
    awid_match_d1_i_1
       (.I0(\Latency_WID_CDC_reg[0]_0 ),
        .I1(slot_0_axi_awid),
        .I2(\WID_Mask_CDC_reg[0]_0 ),
        .O(p_3_out3_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_cdc_sync cdc_sync_inst1
       (.E(scndry_out_int_d1_reg),
        .SR(SR),
        .core_aclk(core_aclk),
        .p_in_d1_cdc_from_reg0(p_in_d1_cdc_from_reg0),
        .p_in_d1_cdc_from_reg_0(p_in_d1_cdc_from_reg),
        .s_axi_aclk(s_axi_aclk),
        .s_out_d1_cdc_to_reg_0(p_in_d1_cdc_from_reg_1),
        .s_out_d4_reg_0(s_out_d4_reg),
        .s_out_d5_reg_0(s_out_d5_reg),
        .s_out_re(s_out_re));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_cdc_sync_6 cdc_sync_inst2
       (.\IP2Bus_Data_reg[0] (\IP2Bus_Data[1]_i_3_n_0 ),
        .\IP2Bus_Data_reg[0]_0 (\IP2Bus_Data[31]_i_6_n_0 ),
        .\IP2Bus_Data_reg[0]_1 (\IP2Bus_Data[0]_i_2_n_0 ),
        .\IP2Bus_Data_reg[0]_2 (\IP2Bus_Data[0]_i_3_n_0 ),
        .\IP2Bus_Data_reg[0]_3 (\IP2Bus_Data[0]_i_4_n_0 ),
        .\IP2Bus_Data_reg[0]_4 (eventlog_fifo_rden_n_3),
        .\IP2Bus_Data_reg[10] (\IP2Bus_Data[10]_i_2_n_0 ),
        .\IP2Bus_Data_reg[10]_0 (eventlog_fifo_rden_n_13),
        .\IP2Bus_Data_reg[11] (\IP2Bus_Data[11]_i_2_n_0 ),
        .\IP2Bus_Data_reg[11]_0 (eventlog_fifo_rden_n_14),
        .\IP2Bus_Data_reg[12] (\IP2Bus_Data[12]_i_2_n_0 ),
        .\IP2Bus_Data_reg[12]_0 (eventlog_fifo_rden_n_15),
        .\IP2Bus_Data_reg[13] (\IP2Bus_Data[13]_i_2_n_0 ),
        .\IP2Bus_Data_reg[13]_0 (eventlog_fifo_rden_n_16),
        .\IP2Bus_Data_reg[14] (\IP2Bus_Data[14]_i_2_n_0 ),
        .\IP2Bus_Data_reg[14]_0 (eventlog_fifo_rden_n_17),
        .\IP2Bus_Data_reg[15] (\IP2Bus_Data[15]_i_2_n_0 ),
        .\IP2Bus_Data_reg[15]_0 (eventlog_fifo_rden_n_18),
        .\IP2Bus_Data_reg[16] (\IP2Bus_Data[16]_i_2_n_0 ),
        .\IP2Bus_Data_reg[16]_0 (eventlog_fifo_rden_n_10),
        .\IP2Bus_Data_reg[16]_1 (\IP2Bus_Data[16]_i_4_n_0 ),
        .\IP2Bus_Data_reg[17] (\IP2Bus_Data[17]_i_2_n_0 ),
        .\IP2Bus_Data_reg[17]_0 (eventlog_fifo_rden_n_11),
        .\IP2Bus_Data_reg[17]_1 (\IP2Bus_Data[17]_i_4_n_0 ),
        .\IP2Bus_Data_reg[18] (\IP2Bus_Data[18]_i_2_n_0 ),
        .\IP2Bus_Data_reg[18]_0 (eventlog_fifo_rden_n_19),
        .\IP2Bus_Data_reg[19] (\IP2Bus_Data[19]_i_2_n_0 ),
        .\IP2Bus_Data_reg[19]_0 (eventlog_fifo_rden_n_20),
        .\IP2Bus_Data_reg[1] (\IP2Bus_Data[1]_i_4_n_0 ),
        .\IP2Bus_Data_reg[1]_0 (eventlog_fifo_rden_n_4),
        .\IP2Bus_Data_reg[20] (\IP2Bus_Data[20]_i_2_n_0 ),
        .\IP2Bus_Data_reg[20]_0 (eventlog_fifo_rden_n_21),
        .\IP2Bus_Data_reg[21] (\IP2Bus_Data[21]_i_2_n_0 ),
        .\IP2Bus_Data_reg[21]_0 (eventlog_fifo_rden_n_22),
        .\IP2Bus_Data_reg[22] (\IP2Bus_Data[22]_i_2_n_0 ),
        .\IP2Bus_Data_reg[22]_0 (eventlog_fifo_rden_n_23),
        .\IP2Bus_Data_reg[23] (\IP2Bus_Data[23]_i_2_n_0 ),
        .\IP2Bus_Data_reg[23]_0 (eventlog_fifo_rden_n_24),
        .\IP2Bus_Data_reg[24] (\IP2Bus_Data[24]_i_2_n_0 ),
        .\IP2Bus_Data_reg[24]_0 (eventlog_fifo_rden_n_25),
        .\IP2Bus_Data_reg[25] (\IP2Bus_Data[25]_i_2_n_0 ),
        .\IP2Bus_Data_reg[25]_0 (eventlog_fifo_rden_n_26),
        .\IP2Bus_Data_reg[26] (\IP2Bus_Data[26]_i_2_n_0 ),
        .\IP2Bus_Data_reg[26]_0 (eventlog_fifo_rden_n_27),
        .\IP2Bus_Data_reg[27] (\IP2Bus_Data[27]_i_2_n_0 ),
        .\IP2Bus_Data_reg[27]_0 (eventlog_fifo_rden_n_28),
        .\IP2Bus_Data_reg[28] (\IP2Bus_Data[28]_i_2_n_0 ),
        .\IP2Bus_Data_reg[28]_0 (eventlog_fifo_rden_n_29),
        .\IP2Bus_Data_reg[29] (\IP2Bus_Data[29]_i_2_n_0 ),
        .\IP2Bus_Data_reg[29]_0 (eventlog_fifo_rden_n_30),
        .\IP2Bus_Data_reg[2] (\IP2Bus_Data[7]_i_3_n_0 ),
        .\IP2Bus_Data_reg[2]_0 (\IP2Bus_Data[2]_i_2_n_0 ),
        .\IP2Bus_Data_reg[2]_1 (eventlog_fifo_rden_n_2),
        .\IP2Bus_Data_reg[2]_2 (\IP2Bus_Data[2]_i_4_n_0 ),
        .\IP2Bus_Data_reg[30] (\IP2Bus_Data[30]_i_2_n_0 ),
        .\IP2Bus_Data_reg[30]_0 (eventlog_fifo_rden_n_31),
        .\IP2Bus_Data_reg[31] (\IP2Bus_Data[31]_i_5_n_0 ),
        .\IP2Bus_Data_reg[31]_0 (eventlog_fifo_rden_n_32),
        .\IP2Bus_Data_reg[3] (\IP2Bus_Data[3]_i_2_n_0 ),
        .\IP2Bus_Data_reg[3]_0 (eventlog_fifo_rden_n_5),
        .\IP2Bus_Data_reg[4] (\IP2Bus_Data[4]_i_2_n_0 ),
        .\IP2Bus_Data_reg[4]_0 (eventlog_fifo_rden_n_6),
        .\IP2Bus_Data_reg[5] (\IP2Bus_Data[5]_i_2_n_0 ),
        .\IP2Bus_Data_reg[5]_0 (eventlog_fifo_rden_n_7),
        .\IP2Bus_Data_reg[6] (\IP2Bus_Data[6]_i_2_n_0 ),
        .\IP2Bus_Data_reg[6]_0 (eventlog_fifo_rden_n_8),
        .\IP2Bus_Data_reg[7] (\IP2Bus_Data[7]_i_5_n_0 ),
        .\IP2Bus_Data_reg[7]_0 (eventlog_fifo_rden_n_9),
        .\IP2Bus_Data_reg[8] (\IP2Bus_Data[8]_i_9_n_0 ),
        .\IP2Bus_Data_reg[9] (\IP2Bus_Data[31]_i_3_n_0 ),
        .\IP2Bus_Data_reg[9]_0 (\IP2Bus_Data[31]_i_4_n_0 ),
        .\IP2Bus_Data_reg[9]_1 (\IP2Bus_Data[9]_i_2_n_0 ),
        .\IP2Bus_Data_reg[9]_2 (eventlog_fifo_rden_n_12),
        .Lat_Addr_3downto0_is_0x8(Lat_Addr_3downto0_is_0x8),
        .Lat_Addr_3downto0_is_0xC(Lat_Addr_3downto0_is_0xC),
        .Lat_Global_Clk_Cnt_LSB_Rd_En(Lat_Global_Clk_Cnt_LSB_Rd_En),
        .Lat_Global_Clk_Cnt_LSB_Rd_En_reg(cdc_sync_inst2_n_4),
        .Lat_Global_Clk_Cnt_LSB_Rd_En_reg_0(cdc_sync_inst2_n_5),
        .Lat_Global_Clk_Cnt_MSB_Rd_En(Lat_Global_Clk_Cnt_MSB_Rd_En),
        .Lat_Global_Clk_Cnt_Set_Rd_En(Lat_Global_Clk_Cnt_Set_Rd_En),
        .Lat_Sample_Interval_Rd_En(Lat_Sample_Interval_Rd_En),
        .Q({Lat_Global_Clk_Cnt_LSB_CDCR[17:16],Lat_Global_Clk_Cnt_LSB_CDCR[2]}),
        .SR(SR),
        .core_aclk(core_aclk),
        .out(RValid),
        .p_1_in({p_1_in[31:9],p_1_in[7:0]}),
        .p_in_d1_cdc_from_reg0_0(p_in_d1_cdc_from_reg0_0),
        .p_in_d1_cdc_from_reg_0(p_in_d1_cdc_from_reg_0),
        .p_in_d1_cdc_from_reg_1(p_in_d1_cdc_from_reg_1),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_aresetn_0(cdc_sync_inst2_n_7),
        .s_out_d4_reg_0(s_out_d4_reg_0),
        .s_out_d5_reg_0(s_out_d5_reg_0),
        .s_out_re_1(s_out_re_1),
        .scndry_out_int_d1_reg_0(cdc_sync_inst2_n_6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_cdc_sync__parameterized3 eventlog_fifo_rden
       (.D({D[7],D[5:3],D[0]}),
        .Global_Clk_Cnt_En_reg(eventlog_fifo_rden_n_10),
        .Global_Clk_Cnt_Reset_reg(eventlog_fifo_rden_n_11),
        .\IP2Bus_Data[6]_i_3_0 (Rd_Lat_Start),
        .\IP2Bus_Data[7]_i_6_0 (\IP2Bus_Data[7]_i_12_n_0 ),
        .\IP2Bus_Data_reg[0] (\IP2Bus_Data[0]_i_9_n_0 ),
        .\IP2Bus_Data_reg[10] (\IP2Bus_Data[10]_i_7_n_0 ),
        .\IP2Bus_Data_reg[11] (\IP2Bus_Data[11]_i_7_n_0 ),
        .\IP2Bus_Data_reg[12] (\IP2Bus_Data[12]_i_7_n_0 ),
        .\IP2Bus_Data_reg[13] (\IP2Bus_Data[13]_i_6_n_0 ),
        .\IP2Bus_Data_reg[14] (\IP2Bus_Data[14]_i_6_n_0 ),
        .\IP2Bus_Data_reg[15] (\IP2Bus_Data[15]_i_6_n_0 ),
        .\IP2Bus_Data_reg[16] (\IP2Bus_Data[17]_i_7_n_0 ),
        .\IP2Bus_Data_reg[16]_0 (\IP2Bus_Data[31]_i_11_n_0 ),
        .\IP2Bus_Data_reg[18] (\IP2Bus_Data[18]_i_6_n_0 ),
        .\IP2Bus_Data_reg[19] (\IP2Bus_Data[19]_i_6_n_0 ),
        .\IP2Bus_Data_reg[1] (\IP2Bus_Data[1]_i_10_n_0 ),
        .\IP2Bus_Data_reg[1]_0 (\IP2Bus_Data[1]_i_11_n_0 ),
        .\IP2Bus_Data_reg[20] (\IP2Bus_Data[20]_i_6_n_0 ),
        .\IP2Bus_Data_reg[21] (\IP2Bus_Data[21]_i_6_n_0 ),
        .\IP2Bus_Data_reg[22] (\IP2Bus_Data[22]_i_6_n_0 ),
        .\IP2Bus_Data_reg[23] (\IP2Bus_Data[23]_i_6_n_0 ),
        .\IP2Bus_Data_reg[24] (\IP2Bus_Data[24]_i_6_n_0 ),
        .\IP2Bus_Data_reg[25] (\IP2Bus_Data[25]_i_6_n_0 ),
        .\IP2Bus_Data_reg[26] (\IP2Bus_Data[26]_i_6_n_0 ),
        .\IP2Bus_Data_reg[27] (\IP2Bus_Data[27]_i_6_n_0 ),
        .\IP2Bus_Data_reg[28] (\IP2Bus_Data[28]_i_6_n_0 ),
        .\IP2Bus_Data_reg[29] (\IP2Bus_Data[29]_i_6_n_0 ),
        .\IP2Bus_Data_reg[30] (\IP2Bus_Data[30]_i_6_n_0 ),
        .\IP2Bus_Data_reg[31] ({Lat_Global_Clk_Cnt_LSB_CDCR[31:18],Lat_Global_Clk_Cnt_LSB_CDCR[15:3],Lat_Global_Clk_Cnt_LSB_CDCR[1:0]}),
        .\IP2Bus_Data_reg[31]_0 (\IP2Bus_Data[31]_i_12_n_0 ),
        .\IP2Bus_Data_reg[3] (\IP2Bus_Data[3]_i_8_n_0 ),
        .\IP2Bus_Data_reg[4] (\IP2Bus_Data[4]_i_8_n_0 ),
        .\IP2Bus_Data_reg[5] (\IP2Bus_Data[5]_i_8_n_0 ),
        .\IP2Bus_Data_reg[6] (\IP2Bus_Data[6]_i_8_n_0 ),
        .\IP2Bus_Data_reg[7] (\IP2Bus_Data[7]_i_11_n_0 ),
        .\IP2Bus_Data_reg[8] (\IP2Bus_Data[8]_i_2_n_0 ),
        .\IP2Bus_Data_reg[8]_0 (\IP2Bus_Data[31]_i_6_n_0 ),
        .\IP2Bus_Data_reg[8]_1 (cdc_sync_inst2_n_7),
        .\IP2Bus_Data_reg[8]_2 (\IP2Bus_Data[8]_i_8_n_0 ),
        .\IP2Bus_Data_reg[9] (\IP2Bus_Data[9]_i_7_n_0 ),
        .Lat_Control_Set_Rd_En(Lat_Control_Set_Rd_En),
        .Lat_Global_Clk_Cnt_Set_Rd_En(Lat_Global_Clk_Cnt_Set_Rd_En),
        .Lat_Global_Clk_Cnt_Set_Rd_En_reg(eventlog_fifo_rden_n_3),
        .Lat_Global_Clk_Cnt_Set_Rd_En_reg_0(eventlog_fifo_rden_n_4),
        .Lat_Sample_Interval_Rd_En(Lat_Sample_Interval_Rd_En),
        .Lat_Sample_Interval_Rd_En_reg(eventlog_fifo_rden_n_5),
        .Lat_Sample_Interval_Rd_En_reg_0(eventlog_fifo_rden_n_6),
        .Lat_Sample_Interval_Rd_En_reg_1(eventlog_fifo_rden_n_7),
        .Lat_Sample_Interval_Rd_En_reg_2(eventlog_fifo_rden_n_8),
        .Lat_Sample_Interval_Rd_En_reg_3(eventlog_fifo_rden_n_9),
        .Lat_Sel_Reg_Set_Rd_En(Lat_Sel_Reg_Set_Rd_En),
        .Lat_Sel_Reg_Set_Rd_En_reg(eventlog_fifo_rden_n_2),
        .Lat_Status_Reg_FOC_Rd_En(Lat_Status_Reg_FOC_Rd_En),
        .Lat_Status_Reg_Set_Rd_En(Lat_Status_Reg_Set_Rd_En),
        .Lat_Status_Reg_WIF_Rd_En(Lat_Status_Reg_WIF_Rd_En),
        .Q({Metric_Sel_0[7:2],Metric_Sel_0[0]}),
        .Rd_Lat_End(Rd_Lat_End),
        .SR(SR),
        .\WID_Mask2_CDC_reg[8] (eventlog_fifo_rden_n_1),
        .Wr_Lat_End(Wr_Lat_End),
        .Wr_Lat_Start(Wr_Lat_Start),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .\s_level_out_bus_d4_reg[10]_0 (eventlog_fifo_rden_n_13),
        .\s_level_out_bus_d4_reg[11]_0 (eventlog_fifo_rden_n_14),
        .\s_level_out_bus_d4_reg[12]_0 (eventlog_fifo_rden_n_15),
        .\s_level_out_bus_d4_reg[13]_0 (eventlog_fifo_rden_n_16),
        .\s_level_out_bus_d4_reg[14]_0 (eventlog_fifo_rden_n_17),
        .\s_level_out_bus_d4_reg[15]_0 (eventlog_fifo_rden_n_18),
        .\s_level_out_bus_d4_reg[18]_0 (eventlog_fifo_rden_n_19),
        .\s_level_out_bus_d4_reg[19]_0 (eventlog_fifo_rden_n_20),
        .\s_level_out_bus_d4_reg[20]_0 (eventlog_fifo_rden_n_21),
        .\s_level_out_bus_d4_reg[21]_0 (eventlog_fifo_rden_n_22),
        .\s_level_out_bus_d4_reg[22]_0 (eventlog_fifo_rden_n_23),
        .\s_level_out_bus_d4_reg[23]_0 (eventlog_fifo_rden_n_24),
        .\s_level_out_bus_d4_reg[24]_0 (eventlog_fifo_rden_n_25),
        .\s_level_out_bus_d4_reg[25]_0 (eventlog_fifo_rden_n_26),
        .\s_level_out_bus_d4_reg[26]_0 (eventlog_fifo_rden_n_27),
        .\s_level_out_bus_d4_reg[27]_0 (eventlog_fifo_rden_n_28),
        .\s_level_out_bus_d4_reg[28]_0 (eventlog_fifo_rden_n_29),
        .\s_level_out_bus_d4_reg[29]_0 (eventlog_fifo_rden_n_30),
        .\s_level_out_bus_d4_reg[30]_0 (eventlog_fifo_rden_n_31),
        .\s_level_out_bus_d4_reg[31]_0 (eventlog_fifo_rden_n_32),
        .\s_level_out_bus_d4_reg[9]_0 (eventlog_fifo_rden_n_12));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hF9)) 
    rid_match_reg_i_1
       (.I0(\Latency_RID_CDC_reg[0]_0 ),
        .I1(slot_0_axi_rid),
        .I2(Q),
        .O(p_3_out0_out));
  LUT3 #(
    .INIT(8'hBA)) 
    rvalid_i_1
       (.I0(IP2Bus_DataValid_reg_0),
        .I1(s_axi_rready),
        .I2(rvalid_reg),
        .O(IP2Bus_DataValid_reg_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_counter sample_reg_counter_inst
       (.E(Sample_Reg_Rd_First),
        .Q(Sample_Time_Diff),
        .SR(SR),
        .s_axi_aclk(s_axi_aclk));
  LUT4 #(
    .INIT(16'h8F80)) 
    wr_latency_start_d1_i_1
       (.I0(slot_0_axi_awready),
        .I1(slot_0_axi_awvalid),
        .I2(Wr_Lat_Start),
        .I3(wr_latency_start_d1_reg),
        .O(wr_latency_start));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_samp_intl_cnt
   (Sample_Interval_Cnt_Lapse,
    Overflow_D1_reg,
    \Count_Out_i_reg[0] ,
    core_aclk,
    D,
    out,
    core_aresetn,
    Sample_Cnt_Ld,
    Sample_Interval);
  output Sample_Interval_Cnt_Lapse;
  input Overflow_D1_reg;
  input \Count_Out_i_reg[0] ;
  input core_aclk;
  input [1:0]D;
  input [0:0]out;
  input core_aresetn;
  input Sample_Cnt_Ld;
  input [31:0]Sample_Interval;

  wire \Count_Out_i_reg[0] ;
  wire [1:0]D;
  wire Overflow_D1_reg;
  wire Sample_Cnt_Ld;
  wire [31:0]Sample_Interval;
  wire Sample_Interval_Cnt_Lapse;
  wire core_aclk;
  wire core_aresetn;
  wire [0:0]out;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_counter_20 counter_inst
       (.Carry_Out_reg_0(Sample_Interval_Cnt_Lapse),
        .\Count_Out_i_reg[0]_0 (\Count_Out_i_reg[0] ),
        .D(D),
        .Overflow_D1_reg_0(Overflow_D1_reg),
        .Sample_Cnt_Ld(Sample_Cnt_Ld),
        .Sample_Interval(Sample_Interval),
        .core_aclk(core_aclk),
        .core_aresetn(core_aresetn),
        .out(out));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_samp_metrics_data
   (Q,
    \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_0 ,
    \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[0]_0 ,
    E,
    D,
    core_aclk,
    \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_1 );
  output [31:0]Q;
  output [31:0]\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_0 ;
  input [0:0]\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[0]_0 ;
  input [0:0]E;
  input [31:0]D;
  input core_aclk;
  input [31:0]\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_1 ;

  wire [31:0]D;
  wire [0:0]E;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_0 ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_1 ;
  wire [0:0]\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[0]_0 ;
  wire [31:0]Q;
  wire core_aclk;

  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[0] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_1 [0]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_0 [0]),
        .R(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[0]_0 ));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[10] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_1 [10]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_0 [10]),
        .R(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[0]_0 ));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[11] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_1 [11]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_0 [11]),
        .R(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[0]_0 ));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[12] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_1 [12]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_0 [12]),
        .R(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[0]_0 ));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[13] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_1 [13]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_0 [13]),
        .R(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[0]_0 ));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[14] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_1 [14]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_0 [14]),
        .R(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[0]_0 ));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[15] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_1 [15]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_0 [15]),
        .R(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[0]_0 ));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[16] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_1 [16]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_0 [16]),
        .R(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[0]_0 ));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[17] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_1 [17]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_0 [17]),
        .R(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[0]_0 ));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[18] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_1 [18]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_0 [18]),
        .R(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[0]_0 ));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[19] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_1 [19]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_0 [19]),
        .R(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[0]_0 ));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[1] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_1 [1]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_0 [1]),
        .R(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[0]_0 ));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[20] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_1 [20]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_0 [20]),
        .R(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[0]_0 ));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[21] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_1 [21]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_0 [21]),
        .R(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[0]_0 ));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[22] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_1 [22]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_0 [22]),
        .R(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[0]_0 ));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[23] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_1 [23]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_0 [23]),
        .R(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[0]_0 ));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[24] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_1 [24]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_0 [24]),
        .R(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[0]_0 ));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[25] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_1 [25]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_0 [25]),
        .R(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[0]_0 ));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[26] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_1 [26]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_0 [26]),
        .R(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[0]_0 ));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[27] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_1 [27]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_0 [27]),
        .R(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[0]_0 ));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[28] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_1 [28]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_0 [28]),
        .R(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[0]_0 ));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[29] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_1 [29]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_0 [29]),
        .R(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[0]_0 ));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[2] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_1 [2]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_0 [2]),
        .R(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[0]_0 ));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[30] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_1 [30]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_0 [30]),
        .R(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[0]_0 ));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_1 [31]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_0 [31]),
        .R(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[0]_0 ));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[3] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_1 [3]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_0 [3]),
        .R(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[0]_0 ));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[4] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_1 [4]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_0 [4]),
        .R(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[0]_0 ));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[5] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_1 [5]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_0 [5]),
        .R(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[0]_0 ));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[6] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_1 [6]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_0 [6]),
        .R(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[0]_0 ));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[7] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_1 [7]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_0 [7]),
        .R(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[0]_0 ));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[8] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_1 [8]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_0 [8]),
        .R(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[0]_0 ));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[9] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_1 [9]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_0 [9]),
        .R(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[0]_0 ));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[0] 
       (.C(core_aclk),
        .CE(E),
        .D(D[0]),
        .Q(Q[0]),
        .R(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[0]_0 ));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[10] 
       (.C(core_aclk),
        .CE(E),
        .D(D[10]),
        .Q(Q[10]),
        .R(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[0]_0 ));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[11] 
       (.C(core_aclk),
        .CE(E),
        .D(D[11]),
        .Q(Q[11]),
        .R(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[0]_0 ));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[12] 
       (.C(core_aclk),
        .CE(E),
        .D(D[12]),
        .Q(Q[12]),
        .R(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[0]_0 ));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[13] 
       (.C(core_aclk),
        .CE(E),
        .D(D[13]),
        .Q(Q[13]),
        .R(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[0]_0 ));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[14] 
       (.C(core_aclk),
        .CE(E),
        .D(D[14]),
        .Q(Q[14]),
        .R(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[0]_0 ));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[15] 
       (.C(core_aclk),
        .CE(E),
        .D(D[15]),
        .Q(Q[15]),
        .R(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[0]_0 ));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[16] 
       (.C(core_aclk),
        .CE(E),
        .D(D[16]),
        .Q(Q[16]),
        .R(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[0]_0 ));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[17] 
       (.C(core_aclk),
        .CE(E),
        .D(D[17]),
        .Q(Q[17]),
        .R(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[0]_0 ));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[18] 
       (.C(core_aclk),
        .CE(E),
        .D(D[18]),
        .Q(Q[18]),
        .R(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[0]_0 ));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[19] 
       (.C(core_aclk),
        .CE(E),
        .D(D[19]),
        .Q(Q[19]),
        .R(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[0]_0 ));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[1] 
       (.C(core_aclk),
        .CE(E),
        .D(D[1]),
        .Q(Q[1]),
        .R(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[0]_0 ));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[20] 
       (.C(core_aclk),
        .CE(E),
        .D(D[20]),
        .Q(Q[20]),
        .R(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[0]_0 ));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[21] 
       (.C(core_aclk),
        .CE(E),
        .D(D[21]),
        .Q(Q[21]),
        .R(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[0]_0 ));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[22] 
       (.C(core_aclk),
        .CE(E),
        .D(D[22]),
        .Q(Q[22]),
        .R(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[0]_0 ));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[23] 
       (.C(core_aclk),
        .CE(E),
        .D(D[23]),
        .Q(Q[23]),
        .R(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[0]_0 ));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[24] 
       (.C(core_aclk),
        .CE(E),
        .D(D[24]),
        .Q(Q[24]),
        .R(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[0]_0 ));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[25] 
       (.C(core_aclk),
        .CE(E),
        .D(D[25]),
        .Q(Q[25]),
        .R(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[0]_0 ));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[26] 
       (.C(core_aclk),
        .CE(E),
        .D(D[26]),
        .Q(Q[26]),
        .R(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[0]_0 ));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[27] 
       (.C(core_aclk),
        .CE(E),
        .D(D[27]),
        .Q(Q[27]),
        .R(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[0]_0 ));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[28] 
       (.C(core_aclk),
        .CE(E),
        .D(D[28]),
        .Q(Q[28]),
        .R(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[0]_0 ));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[29] 
       (.C(core_aclk),
        .CE(E),
        .D(D[29]),
        .Q(Q[29]),
        .R(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[0]_0 ));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[2] 
       (.C(core_aclk),
        .CE(E),
        .D(D[2]),
        .Q(Q[2]),
        .R(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[0]_0 ));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[30] 
       (.C(core_aclk),
        .CE(E),
        .D(D[30]),
        .Q(Q[30]),
        .R(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[0]_0 ));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31] 
       (.C(core_aclk),
        .CE(E),
        .D(D[31]),
        .Q(Q[31]),
        .R(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[0]_0 ));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[3] 
       (.C(core_aclk),
        .CE(E),
        .D(D[3]),
        .Q(Q[3]),
        .R(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[0]_0 ));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[4] 
       (.C(core_aclk),
        .CE(E),
        .D(D[4]),
        .Q(Q[4]),
        .R(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[0]_0 ));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[5] 
       (.C(core_aclk),
        .CE(E),
        .D(D[5]),
        .Q(Q[5]),
        .R(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[0]_0 ));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[6] 
       (.C(core_aclk),
        .CE(E),
        .D(D[6]),
        .Q(Q[6]),
        .R(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[0]_0 ));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[7] 
       (.C(core_aclk),
        .CE(E),
        .D(D[7]),
        .Q(Q[7]),
        .R(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[0]_0 ));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[8] 
       (.C(core_aclk),
        .CE(E),
        .D(D[8]),
        .Q(Q[8]),
        .R(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[0]_0 ));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[9] 
       (.C(core_aclk),
        .CE(E),
        .D(D[9]),
        .Q(Q[9]),
        .R(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[0]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_sync_fifo
   (O,
    \dout_reg[2]_0 ,
    D,
    wren,
    E,
    Q,
    slot_0_axi_arsize,
    DI,
    S,
    slot_0_axi_arready,
    slot_0_axi_arvalid,
    slot_0_axi_rlast,
    slot_0_axi_rvalid,
    slot_0_axi_rready,
    \rptr_reg[0]_0 ,
    core_aclk);
  output [3:0]O;
  output [6:0]\dout_reg[2]_0 ;
  output [12:0]D;
  output wren;
  output [0:0]E;
  input [8:0]Q;
  input [2:0]slot_0_axi_arsize;
  input [0:0]DI;
  input [2:0]S;
  input slot_0_axi_arready;
  input slot_0_axi_arvalid;
  input slot_0_axi_rlast;
  input slot_0_axi_rvalid;
  input slot_0_axi_rready;
  input [0:0]\rptr_reg[0]_0 ;
  input core_aclk;

  wire [12:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_10_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_11_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_15_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_16_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_17_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_18_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_19_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_2_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_3_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_4_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_5_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_7_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_8_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_9_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_10_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_11_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_12_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_13_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_14_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_16_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_17_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_18_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_19_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_20_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_21_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_22_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_23_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_24_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_25_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_26_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_27_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_28_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_29_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_30_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_31_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_32_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_34_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_35_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_36_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_37_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_38_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_39_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_3_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_40_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_41_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_4_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_5_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_6_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_7_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_8_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_9_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_10_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_11_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_12_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_13_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_14_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_15_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_16_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_17_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_18_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_19_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_20_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_21_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_2_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_3_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_4_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_5_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_6_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_7_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_8_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_9_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_10_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_11_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_12_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_13_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_14_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_15_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_16_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_17_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_18_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_19_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_20_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_21_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_22_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_3_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_4_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_5_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_6_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_7_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_8_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_9_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_1 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_2 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_3 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_4 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_5 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_6 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_7 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_15_n_13 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_15_n_14 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_15_n_15 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_15_n_4 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_15_n_6 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_15_n_7 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_2_n_3 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_2_n_4 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_2_n_5 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_2_n_6 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_2_n_7 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_33_n_13 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_33_n_14 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_33_n_15 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_33_n_4 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_33_n_6 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_33_n_7 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_1 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_2 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_3 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_4 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_5 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_6 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_7 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_8 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_1 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_10 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_11 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_2 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_3 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_4 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_5 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_6 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_7 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_8 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_9 ;
  wire [3:0]O;
  wire [8:0]Q;
  wire [2:0]S;
  wire core_aclk;
  wire [7:0]dout0;
  wire [6:0]\dout_reg[2]_0 ;
  wire \dout_reg_n_0_[0] ;
  wire \dout_reg_n_0_[1] ;
  wire \dout_reg_n_0_[2] ;
  wire \dout_reg_n_0_[3] ;
  wire \dout_reg_n_0_[4] ;
  wire \dout_reg_n_0_[5] ;
  wire \dout_reg_n_0_[6] ;
  wire \dout_reg_n_0_[7] ;
  wire mem_reg_0_31_0_7_i_2_n_0;
  wire mem_reg_0_31_0_7_i_3_n_0;
  wire mem_reg_0_31_0_7_i_4_n_0;
  wire mem_reg_0_31_0_7_i_5_n_0;
  wire mem_reg_0_31_0_7_i_6_n_0;
  wire mem_reg_0_31_0_7_i_7_n_0;
  wire mem_reg_0_31_0_7_i_8_n_0;
  wire [4:0]p_0_in;
  wire [4:0]p_0_in__0;
  wire [4:0]rptr_reg;
  wire [0:0]\rptr_reg[0]_0 ;
  wire slot_0_axi_arready;
  wire [2:0]slot_0_axi_arsize;
  wire slot_0_axi_arvalid;
  wire slot_0_axi_rlast;
  wire slot_0_axi_rready;
  wire slot_0_axi_rvalid;
  wire [4:0]wptr_reg;
  wire wren;
  wire [0:0]\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_O_UNCONNECTED ;
  wire [7:2]\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_15_CO_UNCONNECTED ;
  wire [7:3]\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_15_O_UNCONNECTED ;
  wire [7:5]\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_2_CO_UNCONNECTED ;
  wire [7:6]\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_2_O_UNCONNECTED ;
  wire [7:2]\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_33_CO_UNCONNECTED ;
  wire [7:3]\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_33_O_UNCONNECTED ;
  wire [1:0]NLW_mem_reg_0_31_0_7_DOE_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_31_0_7_DOF_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_31_0_7_DOG_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_31_0_7_DOH_UNCONNECTED;

  LUT5 #(
    .INIT(32'h6A959595)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_10 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_19_n_0 ),
        .I1(Q[1]),
        .I2(\dout_reg_n_0_[6] ),
        .I3(O[3]),
        .I4(\dout_reg[2]_0 [6]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9666)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_11 
       (.I0(O[3]),
        .I1(\dout_reg[2]_0 [6]),
        .I2(\dout_reg_n_0_[6] ),
        .I3(Q[0]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h7887)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_15 
       (.I0(\dout_reg_n_0_[7] ),
        .I1(Q[2]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_9 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_33_n_14 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hE888)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_16 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_10 ),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_33_n_15 ),
        .I2(\dout_reg_n_0_[7] ),
        .I3(Q[1]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h7887)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_17 
       (.I0(\dout_reg_n_0_[7] ),
        .I1(Q[1]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_10 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_33_n_15 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h807FFFFF7F800000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_18 
       (.I0(Q[1]),
        .I1(O[3]),
        .I2(\dout_reg[2]_0 [6]),
        .I3(Q[2]),
        .I4(\dout_reg_n_0_[6] ),
        .I5(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_17_n_0 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h7887)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_19 
       (.I0(\dout_reg_n_0_[7] ),
        .I1(Q[0]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_11 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_8 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h8F08)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_2 
       (.I0(\dout_reg_n_0_[6] ),
        .I1(Q[3]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_15_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_16_n_0 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8A08080808080808)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_3 
       (.I0(\dout_reg_n_0_[6] ),
        .I1(Q[2]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_17_n_0 ),
        .I3(Q[1]),
        .I4(O[3]),
        .I5(\dout_reg[2]_0 [6]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5995959595959595)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_4 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_17_n_0 ),
        .I1(\dout_reg_n_0_[6] ),
        .I2(Q[2]),
        .I3(\dout_reg[2]_0 [6]),
        .I4(O[3]),
        .I5(Q[1]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h9666)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_5 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_8 ),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_11 ),
        .I2(Q[0]),
        .I3(\dout_reg_n_0_[7] ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h96666999)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_7 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_2_n_0 ),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_20_n_0 ),
        .I2(\dout_reg_n_0_[6] ),
        .I3(Q[4]),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_21_n_0 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h96666999)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_8 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_3_n_0 ),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_15_n_0 ),
        .I2(\dout_reg_n_0_[6] ),
        .I3(Q[3]),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_16_n_0 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hAA959555)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_9 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_18_n_0 ),
        .I1(Q[0]),
        .I2(\dout_reg_n_0_[7] ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_8 ),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_11 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h69999666)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_10 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_4_n_0 ),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_23_n_0 ),
        .I2(\dout_reg_n_0_[6] ),
        .I3(Q[8]),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_22_n_0 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h69999666)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_11 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_5_n_0 ),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_24_n_0 ),
        .I2(\dout_reg_n_0_[6] ),
        .I3(Q[7]),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_25_n_0 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h96666999)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_12 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_6_n_0 ),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_26_n_0 ),
        .I2(\dout_reg_n_0_[6] ),
        .I3(Q[6]),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_17_n_0 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h96666999)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_13 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_7_n_0 ),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_18_n_0 ),
        .I2(\dout_reg_n_0_[6] ),
        .I3(Q[5]),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_19_n_0 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_14 
       (.I0(Q[8]),
        .I1(\dout_reg_n_0_[6] ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_16 
       (.I0(Q[7]),
        .I1(\dout_reg_n_0_[6] ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'hE888)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_17 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_15_n_15 ),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_33_n_4 ),
        .I2(\dout_reg_n_0_[7] ),
        .I3(Q[4]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h7887)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_18 
       (.I0(\dout_reg_n_0_[7] ),
        .I1(Q[4]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_15_n_15 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_33_n_4 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'hE888)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_19 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_8 ),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_33_n_13 ),
        .I2(\dout_reg_n_0_[7] ),
        .I3(Q[3]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h7887)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_20 
       (.I0(\dout_reg_n_0_[7] ),
        .I1(Q[3]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_8 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_33_n_13 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'hE888)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_21 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_9 ),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_33_n_14 ),
        .I2(\dout_reg_n_0_[7] ),
        .I3(Q[2]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_22 
       (.I0(\dout_reg_n_0_[7] ),
        .I1(Q[6]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_15_n_13 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'h87)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_23 
       (.I0(\dout_reg_n_0_[7] ),
        .I1(Q[7]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_15_n_4 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_23_n_0 ));
  LUT3 #(
    .INIT(8'h87)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_24 
       (.I0(\dout_reg_n_0_[7] ),
        .I1(Q[6]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_15_n_13 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_24_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_25 
       (.I0(\dout_reg_n_0_[7] ),
        .I1(Q[5]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_15_n_14 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_25_n_0 ));
  LUT3 #(
    .INIT(8'h87)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_26 
       (.I0(\dout_reg_n_0_[7] ),
        .I1(Q[5]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_15_n_14 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_27 
       (.I0(\dout_reg_n_0_[5] ),
        .I1(Q[7]),
        .I2(\dout_reg_n_0_[4] ),
        .I3(Q[8]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_28 
       (.I0(\dout_reg_n_0_[5] ),
        .I1(Q[6]),
        .I2(\dout_reg_n_0_[4] ),
        .I3(Q[7]),
        .I4(\dout_reg_n_0_[3] ),
        .I5(Q[8]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_29 
       (.I0(\dout_reg_n_0_[5] ),
        .I1(Q[5]),
        .I2(\dout_reg_n_0_[4] ),
        .I3(Q[6]),
        .I4(\dout_reg_n_0_[3] ),
        .I5(Q[7]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h7D44144414441444)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_3 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_14_n_0 ),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_15_n_4 ),
        .I2(Q[7]),
        .I3(\dout_reg_n_0_[7] ),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_15_n_13 ),
        .I5(Q[6]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h7000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_30 
       (.I0(\dout_reg_n_0_[4] ),
        .I1(Q[7]),
        .I2(\dout_reg_n_0_[5] ),
        .I3(Q[8]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hE75F30007800F000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_31 
       (.I0(\dout_reg_n_0_[3] ),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(\dout_reg_n_0_[5] ),
        .I4(Q[8]),
        .I5(\dout_reg_n_0_[4] ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_32 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_29_n_0 ),
        .I1(\dout_reg_n_0_[4] ),
        .I2(Q[7]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_34_n_0 ),
        .I4(Q[8]),
        .I5(\dout_reg_n_0_[3] ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_34 
       (.I0(Q[6]),
        .I1(\dout_reg_n_0_[5] ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_35 
       (.I0(\dout_reg_n_0_[2] ),
        .I1(Q[7]),
        .I2(\dout_reg_n_0_[1] ),
        .I3(Q[8]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_36 
       (.I0(\dout_reg_n_0_[2] ),
        .I1(Q[6]),
        .I2(\dout_reg_n_0_[1] ),
        .I3(Q[7]),
        .I4(\dout_reg_n_0_[0] ),
        .I5(Q[8]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_37 
       (.I0(\dout_reg_n_0_[2] ),
        .I1(Q[5]),
        .I2(\dout_reg_n_0_[1] ),
        .I3(Q[6]),
        .I4(\dout_reg_n_0_[0] ),
        .I5(Q[7]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h7000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_38 
       (.I0(\dout_reg_n_0_[1] ),
        .I1(Q[7]),
        .I2(\dout_reg_n_0_[2] ),
        .I3(Q[8]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hE75F30007800F000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_39 
       (.I0(\dout_reg_n_0_[0] ),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(\dout_reg_n_0_[2] ),
        .I4(Q[8]),
        .I5(\dout_reg_n_0_[1] ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'h7D44144414441444)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_4 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_16_n_0 ),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_15_n_13 ),
        .I2(Q[6]),
        .I3(\dout_reg_n_0_[7] ),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_15_n_14 ),
        .I5(Q[5]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_40 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_37_n_0 ),
        .I1(\dout_reg_n_0_[1] ),
        .I2(Q[7]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_41_n_0 ),
        .I4(Q[8]),
        .I5(\dout_reg_n_0_[0] ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_40_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_41 
       (.I0(Q[6]),
        .I1(\dout_reg_n_0_[2] ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'h8FF8F8F808808080)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_5 
       (.I0(\dout_reg_n_0_[6] ),
        .I1(Q[6]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_15_n_14 ),
        .I3(Q[5]),
        .I4(\dout_reg_n_0_[7] ),
        .I5(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_17_n_0 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8F08)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_6 
       (.I0(\dout_reg_n_0_[6] ),
        .I1(Q[5]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_18_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_19_n_0 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h8F08)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_7 
       (.I0(\dout_reg_n_0_[6] ),
        .I1(Q[4]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_20_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_21_n_0 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_8 
       (.I0(Q[8]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_15_n_4 ),
        .I2(Q[7]),
        .I3(\dout_reg_n_0_[7] ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h4FD525D52540B040)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_9 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_22_n_0 ),
        .I1(\dout_reg_n_0_[6] ),
        .I2(Q[8]),
        .I3(\dout_reg_n_0_[7] ),
        .I4(Q[7]),
        .I5(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_15_n_4 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_10 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_3_n_0 ),
        .I1(\dout_reg_n_0_[1] ),
        .I2(Q[5]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_18_n_0 ),
        .I4(Q[6]),
        .I5(\dout_reg_n_0_[0] ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_11 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_4_n_0 ),
        .I1(\dout_reg_n_0_[1] ),
        .I2(Q[4]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_19_n_0 ),
        .I4(Q[5]),
        .I5(\dout_reg_n_0_[0] ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_12 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_5_n_0 ),
        .I1(\dout_reg_n_0_[1] ),
        .I2(Q[3]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_20_n_0 ),
        .I4(Q[4]),
        .I5(\dout_reg_n_0_[0] ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h99C369C399339933)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_13 
       (.I0(Q[2]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_21_n_0 ),
        .I2(Q[1]),
        .I3(\dout_reg_n_0_[1] ),
        .I4(Q[0]),
        .I5(\dout_reg_n_0_[2] ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_14 
       (.I0(Q[0]),
        .I1(\dout_reg_n_0_[2] ),
        .I2(Q[1]),
        .I3(\dout_reg_n_0_[1] ),
        .I4(\dout_reg_n_0_[0] ),
        .I5(Q[2]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_15 
       (.I0(\dout_reg_n_0_[0] ),
        .I1(Q[1]),
        .I2(\dout_reg_n_0_[1] ),
        .I3(Q[0]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_16 
       (.I0(Q[0]),
        .I1(\dout_reg_n_0_[0] ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_17 
       (.I0(Q[5]),
        .I1(\dout_reg_n_0_[2] ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_18 
       (.I0(Q[4]),
        .I1(\dout_reg_n_0_[2] ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_19 
       (.I0(Q[3]),
        .I1(\dout_reg_n_0_[2] ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_2 
       (.I0(\dout_reg_n_0_[2] ),
        .I1(Q[4]),
        .I2(\dout_reg_n_0_[1] ),
        .I3(Q[5]),
        .I4(\dout_reg_n_0_[0] ),
        .I5(Q[6]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_20 
       (.I0(Q[2]),
        .I1(\dout_reg_n_0_[2] ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_21 
       (.I0(Q[3]),
        .I1(\dout_reg_n_0_[0] ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_3 
       (.I0(\dout_reg_n_0_[2] ),
        .I1(Q[3]),
        .I2(\dout_reg_n_0_[1] ),
        .I3(Q[4]),
        .I4(\dout_reg_n_0_[0] ),
        .I5(Q[5]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_4 
       (.I0(\dout_reg_n_0_[2] ),
        .I1(Q[2]),
        .I2(\dout_reg_n_0_[1] ),
        .I3(Q[3]),
        .I4(\dout_reg_n_0_[0] ),
        .I5(Q[4]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_5 
       (.I0(\dout_reg_n_0_[2] ),
        .I1(Q[1]),
        .I2(\dout_reg_n_0_[1] ),
        .I3(Q[2]),
        .I4(\dout_reg_n_0_[0] ),
        .I5(Q[3]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_6 
       (.I0(\dout_reg_n_0_[1] ),
        .I1(Q[2]),
        .I2(\dout_reg_n_0_[2] ),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(\dout_reg_n_0_[0] ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_7 
       (.I0(\dout_reg_n_0_[1] ),
        .I1(Q[1]),
        .I2(\dout_reg_n_0_[2] ),
        .I3(Q[0]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_8 
       (.I0(\dout_reg_n_0_[0] ),
        .I1(Q[1]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_9 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_2_n_0 ),
        .I1(\dout_reg_n_0_[1] ),
        .I2(Q[6]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_17_n_0 ),
        .I4(Q[7]),
        .I5(\dout_reg_n_0_[0] ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_10 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_3_n_0 ),
        .I1(\dout_reg_n_0_[4] ),
        .I2(Q[6]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_18_n_0 ),
        .I4(Q[7]),
        .I5(\dout_reg_n_0_[3] ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_11 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_4_n_0 ),
        .I1(\dout_reg_n_0_[4] ),
        .I2(Q[5]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_19_n_0 ),
        .I4(Q[6]),
        .I5(\dout_reg_n_0_[3] ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_12 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_5_n_0 ),
        .I1(\dout_reg_n_0_[4] ),
        .I2(Q[4]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_20_n_0 ),
        .I4(Q[5]),
        .I5(\dout_reg_n_0_[3] ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_13 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_6_n_0 ),
        .I1(\dout_reg_n_0_[4] ),
        .I2(Q[3]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_21_n_0 ),
        .I4(Q[4]),
        .I5(\dout_reg_n_0_[3] ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h99C369C399339933)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_14 
       (.I0(Q[2]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_22_n_0 ),
        .I2(Q[1]),
        .I3(\dout_reg_n_0_[4] ),
        .I4(Q[0]),
        .I5(\dout_reg_n_0_[5] ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_15 
       (.I0(Q[0]),
        .I1(\dout_reg_n_0_[5] ),
        .I2(Q[1]),
        .I3(\dout_reg_n_0_[4] ),
        .I4(\dout_reg_n_0_[3] ),
        .I5(Q[2]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_16 
       (.I0(\dout_reg_n_0_[3] ),
        .I1(Q[1]),
        .I2(\dout_reg_n_0_[4] ),
        .I3(Q[0]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_17 
       (.I0(Q[0]),
        .I1(\dout_reg_n_0_[3] ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_18 
       (.I0(Q[5]),
        .I1(\dout_reg_n_0_[5] ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_19 
       (.I0(Q[4]),
        .I1(\dout_reg_n_0_[5] ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_20 
       (.I0(Q[3]),
        .I1(\dout_reg_n_0_[5] ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_21 
       (.I0(Q[2]),
        .I1(\dout_reg_n_0_[5] ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_22 
       (.I0(Q[3]),
        .I1(\dout_reg_n_0_[3] ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_3 
       (.I0(\dout_reg_n_0_[5] ),
        .I1(Q[4]),
        .I2(\dout_reg_n_0_[4] ),
        .I3(Q[5]),
        .I4(\dout_reg_n_0_[3] ),
        .I5(Q[6]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_4 
       (.I0(\dout_reg_n_0_[5] ),
        .I1(Q[3]),
        .I2(\dout_reg_n_0_[4] ),
        .I3(Q[4]),
        .I4(\dout_reg_n_0_[3] ),
        .I5(Q[5]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_5 
       (.I0(\dout_reg_n_0_[5] ),
        .I1(Q[2]),
        .I2(\dout_reg_n_0_[4] ),
        .I3(Q[3]),
        .I4(\dout_reg_n_0_[3] ),
        .I5(Q[4]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_6 
       (.I0(\dout_reg_n_0_[5] ),
        .I1(Q[1]),
        .I2(\dout_reg_n_0_[4] ),
        .I3(Q[2]),
        .I4(\dout_reg_n_0_[3] ),
        .I5(Q[3]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_7 
       (.I0(\dout_reg_n_0_[4] ),
        .I1(Q[2]),
        .I2(\dout_reg_n_0_[5] ),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(\dout_reg_n_0_[3] ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_8 
       (.I0(\dout_reg_n_0_[4] ),
        .I1(Q[1]),
        .I2(\dout_reg_n_0_[5] ),
        .I3(Q[0]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_9 
       (.I0(\dout_reg_n_0_[3] ),
        .I1(Q[1]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_9_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 9x8}}" *) 
  CARRY8 \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_0 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_1 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_2 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_3 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_4 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_5 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_6 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_7 }),
        .DI({\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_2_n_0 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_3_n_0 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_4_n_0 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_5_n_0 ,DI,\dout_reg[2]_0 [5:3]}),
        .O({D[6:0],\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_O_UNCONNECTED [0]}),
        .S({\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_7_n_0 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_8_n_0 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_9_n_0 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_10_n_0 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_11_n_0 ,S}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 9x8}}" *) 
  CARRY8 \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_15 
       (.CI(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_15_CO_UNCONNECTED [7:4],\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_15_n_4 ,\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_15_CO_UNCONNECTED [2],\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_15_n_6 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_15_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_27_n_0 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_28_n_0 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_29_n_0 }),
        .O({\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_15_O_UNCONNECTED [7:3],\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_15_n_13 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_15_n_14 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_15_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b1,\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_30_n_0 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_31_n_0 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_32_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 9x8}}" *) 
  CARRY8 \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_2 
       (.CI(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_2_CO_UNCONNECTED [7:5],\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_2_n_3 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_2_n_4 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_2_n_5 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_2_n_6 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_3_n_0 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_4_n_0 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_5_n_0 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_6_n_0 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_7_n_0 }),
        .O({\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_2_O_UNCONNECTED [7:6],D[12:7]}),
        .S({1'b0,1'b0,\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_8_n_0 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_9_n_0 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_10_n_0 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_11_n_0 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_12_n_0 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_13_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 9x8}}" *) 
  CARRY8 \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_33 
       (.CI(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_33_CO_UNCONNECTED [7:4],\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_33_n_4 ,\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_33_CO_UNCONNECTED [2],\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_33_n_6 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_33_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_35_n_0 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_36_n_0 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_37_n_0 }),
        .O({\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_33_O_UNCONNECTED [7:3],\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_33_n_13 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_33_n_14 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_33_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b1,\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_38_n_0 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_39_n_0 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_40_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 9x8}}" *) 
  CARRY8 \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_0 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_1 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_2 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_3 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_4 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_5 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_6 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_7 }),
        .DI({\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_2_n_0 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_3_n_0 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_4_n_0 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_5_n_0 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_6_n_0 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_7_n_0 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_8_n_0 ,1'b0}),
        .O({\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_8 ,\dout_reg[2]_0 }),
        .S({\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_9_n_0 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_10_n_0 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_11_n_0 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_12_n_0 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_13_n_0 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_14_n_0 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_15_n_0 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_16_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 9x8}}" *) 
  CARRY8 \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_0 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_1 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_2 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_3 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_4 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_5 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_6 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_7 }),
        .DI({\GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_3_n_0 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_4_n_0 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_5_n_0 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_6_n_0 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_7_n_0 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_8_n_0 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_9_n_0 ,1'b0}),
        .O({\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_8 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_9 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_10 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_11 ,O}),
        .S({\GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_10_n_0 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_11_n_0 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_12_n_0 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_13_n_0 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_14_n_0 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_15_n_0 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_16_n_0 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_17_n_0 }));
  LUT3 #(
    .INIT(8'h80)) 
    Last_Read_buf_i_1
       (.I0(slot_0_axi_rlast),
        .I1(slot_0_axi_rvalid),
        .I2(slot_0_axi_rready),
        .O(E));
  FDRE \dout_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[0]),
        .Q(\dout_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \dout_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[1]),
        .Q(\dout_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \dout_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[2]),
        .Q(\dout_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \dout_reg[3] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[3]),
        .Q(\dout_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \dout_reg[4] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[4]),
        .Q(\dout_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \dout_reg[5] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[5]),
        .Q(\dout_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \dout_reg[6] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[6]),
        .Q(\dout_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \dout_reg[7] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[7]),
        .Q(\dout_reg_n_0_[7] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAM32M16 mem_reg_0_31_0_7
       (.ADDRA(rptr_reg),
        .ADDRB(rptr_reg),
        .ADDRC(rptr_reg),
        .ADDRD(rptr_reg),
        .ADDRE(rptr_reg),
        .ADDRF(rptr_reg),
        .ADDRG(rptr_reg),
        .ADDRH(wptr_reg),
        .DIA({mem_reg_0_31_0_7_i_2_n_0,mem_reg_0_31_0_7_i_3_n_0}),
        .DIB({mem_reg_0_31_0_7_i_4_n_0,mem_reg_0_31_0_7_i_5_n_0}),
        .DIC({mem_reg_0_31_0_7_i_6_n_0,mem_reg_0_31_0_7_i_7_n_0}),
        .DID({1'b0,mem_reg_0_31_0_7_i_8_n_0}),
        .DIE({1'b0,1'b0}),
        .DIF({1'b0,1'b0}),
        .DIG({1'b0,1'b0}),
        .DIH({1'b0,1'b0}),
        .DOA(dout0[1:0]),
        .DOB(dout0[3:2]),
        .DOC(dout0[5:4]),
        .DOD(dout0[7:6]),
        .DOE(NLW_mem_reg_0_31_0_7_DOE_UNCONNECTED[1:0]),
        .DOF(NLW_mem_reg_0_31_0_7_DOF_UNCONNECTED[1:0]),
        .DOG(NLW_mem_reg_0_31_0_7_DOG_UNCONNECTED[1:0]),
        .DOH(NLW_mem_reg_0_31_0_7_DOH_UNCONNECTED[1:0]),
        .WCLK(core_aclk),
        .WE(wren));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_31_0_7_i_1
       (.I0(slot_0_axi_arready),
        .I1(slot_0_axi_arvalid),
        .O(wren));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'h02)) 
    mem_reg_0_31_0_7_i_2
       (.I0(slot_0_axi_arsize[0]),
        .I1(slot_0_axi_arsize[2]),
        .I2(slot_0_axi_arsize[1]),
        .O(mem_reg_0_31_0_7_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'h01)) 
    mem_reg_0_31_0_7_i_3
       (.I0(slot_0_axi_arsize[1]),
        .I1(slot_0_axi_arsize[0]),
        .I2(slot_0_axi_arsize[2]),
        .O(mem_reg_0_31_0_7_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'h40)) 
    mem_reg_0_31_0_7_i_4
       (.I0(slot_0_axi_arsize[2]),
        .I1(slot_0_axi_arsize[0]),
        .I2(slot_0_axi_arsize[1]),
        .O(mem_reg_0_31_0_7_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'h02)) 
    mem_reg_0_31_0_7_i_5
       (.I0(slot_0_axi_arsize[1]),
        .I1(slot_0_axi_arsize[0]),
        .I2(slot_0_axi_arsize[2]),
        .O(mem_reg_0_31_0_7_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'h40)) 
    mem_reg_0_31_0_7_i_6
       (.I0(slot_0_axi_arsize[1]),
        .I1(slot_0_axi_arsize[0]),
        .I2(slot_0_axi_arsize[2]),
        .O(mem_reg_0_31_0_7_i_6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'h02)) 
    mem_reg_0_31_0_7_i_7
       (.I0(slot_0_axi_arsize[2]),
        .I1(slot_0_axi_arsize[0]),
        .I2(slot_0_axi_arsize[1]),
        .O(mem_reg_0_31_0_7_i_7_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_31_0_7_i_8
       (.I0(slot_0_axi_arsize[1]),
        .I1(slot_0_axi_arsize[2]),
        .O(mem_reg_0_31_0_7_i_8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \rptr[0]_i_1 
       (.I0(rptr_reg[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rptr[1]_i_1 
       (.I0(rptr_reg[0]),
        .I1(rptr_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rptr[2]_i_1 
       (.I0(rptr_reg[0]),
        .I1(rptr_reg[1]),
        .I2(rptr_reg[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rptr[3]_i_1 
       (.I0(rptr_reg[1]),
        .I1(rptr_reg[0]),
        .I2(rptr_reg[2]),
        .I3(rptr_reg[3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rptr[4]_i_1 
       (.I0(rptr_reg[2]),
        .I1(rptr_reg[0]),
        .I2(rptr_reg[1]),
        .I3(rptr_reg[3]),
        .I4(rptr_reg[4]),
        .O(p_0_in[4]));
  FDRE \rptr_reg[0] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in[0]),
        .Q(rptr_reg[0]),
        .R(\rptr_reg[0]_0 ));
  FDRE \rptr_reg[1] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in[1]),
        .Q(rptr_reg[1]),
        .R(\rptr_reg[0]_0 ));
  FDRE \rptr_reg[2] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in[2]),
        .Q(rptr_reg[2]),
        .R(\rptr_reg[0]_0 ));
  FDRE \rptr_reg[3] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in[3]),
        .Q(rptr_reg[3]),
        .R(\rptr_reg[0]_0 ));
  FDRE \rptr_reg[4] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in[4]),
        .Q(rptr_reg[4]),
        .R(\rptr_reg[0]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wptr[0]_i_1 
       (.I0(wptr_reg[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wptr[1]_i_1 
       (.I0(wptr_reg[0]),
        .I1(wptr_reg[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wptr[2]_i_1 
       (.I0(wptr_reg[0]),
        .I1(wptr_reg[1]),
        .I2(wptr_reg[2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wptr[3]_i_1 
       (.I0(wptr_reg[1]),
        .I1(wptr_reg[0]),
        .I2(wptr_reg[2]),
        .I3(wptr_reg[3]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \wptr[4]_i_1 
       (.I0(wptr_reg[2]),
        .I1(wptr_reg[0]),
        .I2(wptr_reg[1]),
        .I3(wptr_reg[3]),
        .I4(wptr_reg[4]),
        .O(p_0_in__0[4]));
  FDRE \wptr_reg[0] 
       (.C(core_aclk),
        .CE(wren),
        .D(p_0_in__0[0]),
        .Q(wptr_reg[0]),
        .R(\rptr_reg[0]_0 ));
  FDRE \wptr_reg[1] 
       (.C(core_aclk),
        .CE(wren),
        .D(p_0_in__0[1]),
        .Q(wptr_reg[1]),
        .R(\rptr_reg[0]_0 ));
  FDRE \wptr_reg[2] 
       (.C(core_aclk),
        .CE(wren),
        .D(p_0_in__0[2]),
        .Q(wptr_reg[2]),
        .R(\rptr_reg[0]_0 ));
  FDRE \wptr_reg[3] 
       (.C(core_aclk),
        .CE(wren),
        .D(p_0_in__0[3]),
        .Q(wptr_reg[3]),
        .R(\rptr_reg[0]_0 ));
  FDRE \wptr_reg[4] 
       (.C(core_aclk),
        .CE(wren),
        .D(p_0_in__0[4]),
        .Q(wptr_reg[4]),
        .R(\rptr_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_21_sync_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_sync_fifo__parameterized0
   (FBC_Empty,
    \dout_reg[0]_0 ,
    SR,
    core_aclk,
    FBC1_Empty,
    F1_Wr_En,
    din,
    \rptr_reg[0]_0 ,
    E);
  output FBC_Empty;
  output [0:0]\dout_reg[0]_0 ;
  input [0:0]SR;
  input core_aclk;
  input FBC1_Empty;
  input F1_Wr_En;
  input [0:0]din;
  input [0:0]\rptr_reg[0]_0 ;
  input [0:0]E;

  wire [0:0]E;
  wire F1_Wr_En;
  wire FBC1_Empty;
  wire FBC_Empty;
  wire [0:0]SR;
  wire core_aclk;
  wire [0:0]din;
  wire dout0;
  wire [0:0]\dout_reg[0]_0 ;
  wire empty0;
  wire empty_i_2__1_n_0;
  wire empty_i_3__2_n_0;
  wire empty_i_4__0_n_0;
  wire p_0_in;
  wire [5:0]p_0_in__7;
  wire \rptr[0]_i_1__0_n_0 ;
  wire \rptr[1]_i_1__0_n_0 ;
  wire \rptr[2]_i_1__0_n_0 ;
  wire \rptr[3]_i_1__0_n_0 ;
  wire \rptr[4]_i_1__0_n_0 ;
  wire \rptr[5]_i_1__0_n_0 ;
  wire [4:0]rptr_reg;
  wire [0:0]\rptr_reg[0]_0 ;
  wire [4:0]wptr_reg;
  wire \wptr_reg_n_0_[5] ;
  wire NLW_mem_reg_0_31_0_0_SPO_UNCONNECTED;

  FDRE \dout_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0),
        .Q(\dout_reg[0]_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000FFFF00000082)) 
    empty_i_1__3
       (.I0(empty_i_2__1_n_0),
        .I1(\wptr_reg_n_0_[5] ),
        .I2(\rptr[5]_i_1__0_n_0 ),
        .I3(FBC1_Empty),
        .I4(F1_Wr_En),
        .I5(FBC_Empty),
        .O(empty0));
  LUT6 #(
    .INIT(64'h0480804040080804)) 
    empty_i_2__1
       (.I0(wptr_reg[3]),
        .I1(empty_i_3__2_n_0),
        .I2(wptr_reg[4]),
        .I3(empty_i_4__0_n_0),
        .I4(rptr_reg[3]),
        .I5(rptr_reg[4]),
        .O(empty_i_2__1_n_0));
  LUT6 #(
    .INIT(64'h0180402010080402)) 
    empty_i_3__2
       (.I0(wptr_reg[0]),
        .I1(wptr_reg[1]),
        .I2(wptr_reg[2]),
        .I3(rptr_reg[0]),
        .I4(rptr_reg[1]),
        .I5(rptr_reg[2]),
        .O(empty_i_3__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'h80)) 
    empty_i_4__0
       (.I0(rptr_reg[2]),
        .I1(rptr_reg[0]),
        .I2(rptr_reg[1]),
        .O(empty_i_4__0_n_0));
  FDSE empty_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(empty0),
        .Q(FBC_Empty),
        .S(SR));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D mem_reg_0_31_0_0
       (.A0(wptr_reg[0]),
        .A1(wptr_reg[1]),
        .A2(wptr_reg[2]),
        .A3(wptr_reg[3]),
        .A4(wptr_reg[4]),
        .D(din),
        .DPO(dout0),
        .DPRA0(rptr_reg[0]),
        .DPRA1(rptr_reg[1]),
        .DPRA2(rptr_reg[2]),
        .DPRA3(rptr_reg[3]),
        .DPRA4(rptr_reg[4]),
        .SPO(NLW_mem_reg_0_31_0_0_SPO_UNCONNECTED),
        .WCLK(core_aclk),
        .WE(F1_Wr_En));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rptr[0]_i_1__0 
       (.I0(rptr_reg[0]),
        .O(\rptr[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rptr[1]_i_1__0 
       (.I0(rptr_reg[0]),
        .I1(rptr_reg[1]),
        .O(\rptr[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rptr[2]_i_1__0 
       (.I0(rptr_reg[0]),
        .I1(rptr_reg[1]),
        .I2(rptr_reg[2]),
        .O(\rptr[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rptr[3]_i_1__0 
       (.I0(rptr_reg[1]),
        .I1(rptr_reg[0]),
        .I2(rptr_reg[2]),
        .I3(rptr_reg[3]),
        .O(\rptr[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rptr[4]_i_1__0 
       (.I0(rptr_reg[2]),
        .I1(rptr_reg[0]),
        .I2(rptr_reg[1]),
        .I3(rptr_reg[3]),
        .I4(rptr_reg[4]),
        .O(\rptr[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \rptr[5]_i_1__0 
       (.I0(rptr_reg[3]),
        .I1(rptr_reg[1]),
        .I2(rptr_reg[0]),
        .I3(rptr_reg[2]),
        .I4(rptr_reg[4]),
        .I5(p_0_in),
        .O(\rptr[5]_i_1__0_n_0 ));
  FDRE \rptr_reg[0] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[0]_i_1__0_n_0 ),
        .Q(rptr_reg[0]),
        .R(\rptr_reg[0]_0 ));
  FDRE \rptr_reg[1] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[1]_i_1__0_n_0 ),
        .Q(rptr_reg[1]),
        .R(\rptr_reg[0]_0 ));
  FDRE \rptr_reg[2] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[2]_i_1__0_n_0 ),
        .Q(rptr_reg[2]),
        .R(\rptr_reg[0]_0 ));
  FDRE \rptr_reg[3] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[3]_i_1__0_n_0 ),
        .Q(rptr_reg[3]),
        .R(\rptr_reg[0]_0 ));
  FDRE \rptr_reg[4] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[4]_i_1__0_n_0 ),
        .Q(rptr_reg[4]),
        .R(\rptr_reg[0]_0 ));
  FDRE \rptr_reg[5] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[5]_i_1__0_n_0 ),
        .Q(p_0_in),
        .R(\rptr_reg[0]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wptr[0]_i_1__6 
       (.I0(wptr_reg[0]),
        .O(p_0_in__7[0]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wptr[1]_i_1__6 
       (.I0(wptr_reg[0]),
        .I1(wptr_reg[1]),
        .O(p_0_in__7[1]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wptr[2]_i_1__6 
       (.I0(wptr_reg[0]),
        .I1(wptr_reg[1]),
        .I2(wptr_reg[2]),
        .O(p_0_in__7[2]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wptr[3]_i_1__6 
       (.I0(wptr_reg[1]),
        .I1(wptr_reg[0]),
        .I2(wptr_reg[2]),
        .I3(wptr_reg[3]),
        .O(p_0_in__7[3]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \wptr[4]_i_1__6 
       (.I0(wptr_reg[2]),
        .I1(wptr_reg[0]),
        .I2(wptr_reg[1]),
        .I3(wptr_reg[3]),
        .I4(wptr_reg[4]),
        .O(p_0_in__7[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \wptr[5]_i_1__5 
       (.I0(wptr_reg[3]),
        .I1(wptr_reg[1]),
        .I2(wptr_reg[0]),
        .I3(wptr_reg[2]),
        .I4(wptr_reg[4]),
        .I5(\wptr_reg_n_0_[5] ),
        .O(p_0_in__7[5]));
  FDRE \wptr_reg[0] 
       (.C(core_aclk),
        .CE(F1_Wr_En),
        .D(p_0_in__7[0]),
        .Q(wptr_reg[0]),
        .R(\rptr_reg[0]_0 ));
  FDRE \wptr_reg[1] 
       (.C(core_aclk),
        .CE(F1_Wr_En),
        .D(p_0_in__7[1]),
        .Q(wptr_reg[1]),
        .R(\rptr_reg[0]_0 ));
  FDRE \wptr_reg[2] 
       (.C(core_aclk),
        .CE(F1_Wr_En),
        .D(p_0_in__7[2]),
        .Q(wptr_reg[2]),
        .R(\rptr_reg[0]_0 ));
  FDRE \wptr_reg[3] 
       (.C(core_aclk),
        .CE(F1_Wr_En),
        .D(p_0_in__7[3]),
        .Q(wptr_reg[3]),
        .R(\rptr_reg[0]_0 ));
  FDRE \wptr_reg[4] 
       (.C(core_aclk),
        .CE(F1_Wr_En),
        .D(p_0_in__7[4]),
        .Q(wptr_reg[4]),
        .R(\rptr_reg[0]_0 ));
  FDRE \wptr_reg[5] 
       (.C(core_aclk),
        .CE(F1_Wr_En),
        .D(p_0_in__7[5]),
        .Q(\wptr_reg_n_0_[5] ),
        .R(\rptr_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_21_sync_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_sync_fifo__parameterized0_11
   (F1_Empty,
    E,
    dout,
    SR,
    core_aclk,
    F2_Empty,
    F1_Wr_En,
    din);
  output F1_Empty;
  output [0:0]E;
  output [0:0]dout;
  input [0:0]SR;
  input core_aclk;
  input F2_Empty;
  input F1_Wr_En;
  input [0:0]din;

  wire [0:0]E;
  wire F1_Empty;
  wire F1_Wr_En;
  wire F2_Empty;
  wire [0:0]SR;
  wire core_aclk;
  wire [0:0]din;
  wire [0:0]dout;
  wire dout0;
  wire empty0;
  wire empty_i_3__9_n_0;
  wire empty_i_4__9_n_0;
  wire empty_i_5__3_n_0;
  wire p_0_in;
  wire [5:0]p_0_in__1;
  wire \rptr[0]_i_1__10_n_0 ;
  wire \rptr[1]_i_1__10_n_0 ;
  wire \rptr[2]_i_1__10_n_0 ;
  wire \rptr[3]_i_1__10_n_0 ;
  wire \rptr[4]_i_1__10_n_0 ;
  wire \rptr[5]_i_1__9_n_0 ;
  wire [4:0]rptr_reg;
  wire [4:0]wptr_reg;
  wire \wptr_reg_n_0_[5] ;
  wire NLW_mem_reg_0_31_0_0_SPO_UNCONNECTED;

  LUT2 #(
    .INIT(4'h1)) 
    F12_Rd_Vld_i_1
       (.I0(F1_Empty),
        .I1(F2_Empty),
        .O(E));
  FDRE \dout_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0),
        .Q(dout),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000FFFF00000082)) 
    empty_i_2
       (.I0(empty_i_3__9_n_0),
        .I1(\wptr_reg_n_0_[5] ),
        .I2(\rptr[5]_i_1__9_n_0 ),
        .I3(F2_Empty),
        .I4(F1_Wr_En),
        .I5(F1_Empty),
        .O(empty0));
  LUT6 #(
    .INIT(64'h0480804040080804)) 
    empty_i_3__9
       (.I0(wptr_reg[3]),
        .I1(empty_i_4__9_n_0),
        .I2(wptr_reg[4]),
        .I3(empty_i_5__3_n_0),
        .I4(rptr_reg[3]),
        .I5(rptr_reg[4]),
        .O(empty_i_3__9_n_0));
  LUT6 #(
    .INIT(64'h0180402010080402)) 
    empty_i_4__9
       (.I0(wptr_reg[0]),
        .I1(wptr_reg[1]),
        .I2(wptr_reg[2]),
        .I3(rptr_reg[0]),
        .I4(rptr_reg[1]),
        .I5(rptr_reg[2]),
        .O(empty_i_4__9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h80)) 
    empty_i_5__3
       (.I0(rptr_reg[2]),
        .I1(rptr_reg[0]),
        .I2(rptr_reg[1]),
        .O(empty_i_5__3_n_0));
  FDSE empty_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(empty0),
        .Q(F1_Empty),
        .S(SR));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D mem_reg_0_31_0_0
       (.A0(wptr_reg[0]),
        .A1(wptr_reg[1]),
        .A2(wptr_reg[2]),
        .A3(wptr_reg[3]),
        .A4(wptr_reg[4]),
        .D(din),
        .DPO(dout0),
        .DPRA0(rptr_reg[0]),
        .DPRA1(rptr_reg[1]),
        .DPRA2(rptr_reg[2]),
        .DPRA3(rptr_reg[3]),
        .DPRA4(rptr_reg[4]),
        .SPO(NLW_mem_reg_0_31_0_0_SPO_UNCONNECTED),
        .WCLK(core_aclk),
        .WE(F1_Wr_En));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rptr[0]_i_1__10 
       (.I0(rptr_reg[0]),
        .O(\rptr[0]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rptr[1]_i_1__10 
       (.I0(rptr_reg[0]),
        .I1(rptr_reg[1]),
        .O(\rptr[1]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rptr[2]_i_1__10 
       (.I0(rptr_reg[0]),
        .I1(rptr_reg[1]),
        .I2(rptr_reg[2]),
        .O(\rptr[2]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rptr[3]_i_1__10 
       (.I0(rptr_reg[1]),
        .I1(rptr_reg[0]),
        .I2(rptr_reg[2]),
        .I3(rptr_reg[3]),
        .O(\rptr[3]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rptr[4]_i_1__10 
       (.I0(rptr_reg[2]),
        .I1(rptr_reg[0]),
        .I2(rptr_reg[1]),
        .I3(rptr_reg[3]),
        .I4(rptr_reg[4]),
        .O(\rptr[4]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \rptr[5]_i_1__9 
       (.I0(rptr_reg[3]),
        .I1(rptr_reg[1]),
        .I2(rptr_reg[0]),
        .I3(rptr_reg[2]),
        .I4(rptr_reg[4]),
        .I5(p_0_in),
        .O(\rptr[5]_i_1__9_n_0 ));
  FDRE \rptr_reg[0] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[0]_i_1__10_n_0 ),
        .Q(rptr_reg[0]),
        .R(SR));
  FDRE \rptr_reg[1] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[1]_i_1__10_n_0 ),
        .Q(rptr_reg[1]),
        .R(SR));
  FDRE \rptr_reg[2] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[2]_i_1__10_n_0 ),
        .Q(rptr_reg[2]),
        .R(SR));
  FDRE \rptr_reg[3] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[3]_i_1__10_n_0 ),
        .Q(rptr_reg[3]),
        .R(SR));
  FDRE \rptr_reg[4] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[4]_i_1__10_n_0 ),
        .Q(rptr_reg[4]),
        .R(SR));
  FDRE \rptr_reg[5] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[5]_i_1__9_n_0 ),
        .Q(p_0_in),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \wptr[0]_i_1__0 
       (.I0(wptr_reg[0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wptr[1]_i_1__0 
       (.I0(wptr_reg[0]),
        .I1(wptr_reg[1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wptr[2]_i_1__0 
       (.I0(wptr_reg[0]),
        .I1(wptr_reg[1]),
        .I2(wptr_reg[2]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wptr[3]_i_1__0 
       (.I0(wptr_reg[1]),
        .I1(wptr_reg[0]),
        .I2(wptr_reg[2]),
        .I3(wptr_reg[3]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \wptr[4]_i_1__0 
       (.I0(wptr_reg[2]),
        .I1(wptr_reg[0]),
        .I2(wptr_reg[1]),
        .I3(wptr_reg[3]),
        .I4(wptr_reg[4]),
        .O(p_0_in__1[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \wptr[5]_i_1 
       (.I0(wptr_reg[3]),
        .I1(wptr_reg[1]),
        .I2(wptr_reg[0]),
        .I3(wptr_reg[2]),
        .I4(wptr_reg[4]),
        .I5(\wptr_reg_n_0_[5] ),
        .O(p_0_in__1[5]));
  FDRE \wptr_reg[0] 
       (.C(core_aclk),
        .CE(F1_Wr_En),
        .D(p_0_in__1[0]),
        .Q(wptr_reg[0]),
        .R(SR));
  FDRE \wptr_reg[1] 
       (.C(core_aclk),
        .CE(F1_Wr_En),
        .D(p_0_in__1[1]),
        .Q(wptr_reg[1]),
        .R(SR));
  FDRE \wptr_reg[2] 
       (.C(core_aclk),
        .CE(F1_Wr_En),
        .D(p_0_in__1[2]),
        .Q(wptr_reg[2]),
        .R(SR));
  FDRE \wptr_reg[3] 
       (.C(core_aclk),
        .CE(F1_Wr_En),
        .D(p_0_in__1[3]),
        .Q(wptr_reg[3]),
        .R(SR));
  FDRE \wptr_reg[4] 
       (.C(core_aclk),
        .CE(F1_Wr_En),
        .D(p_0_in__1[4]),
        .Q(wptr_reg[4]),
        .R(SR));
  FDRE \wptr_reg[5] 
       (.C(core_aclk),
        .CE(F1_Wr_En),
        .D(p_0_in__1[5]),
        .Q(\wptr_reg_n_0_[5] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_21_sync_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_sync_fifo__parameterized0_12
   (F2_Empty,
    \dout_reg[0]_0 ,
    SR,
    core_aclk,
    F1_Empty,
    \wptr_reg[5]_0 ,
    slot_0_axi_wvalid,
    out,
    \wptr_reg[5]_1 ,
    E);
  output F2_Empty;
  output [0:0]\dout_reg[0]_0 ;
  input [0:0]SR;
  input core_aclk;
  input F1_Empty;
  input \wptr_reg[5]_0 ;
  input slot_0_axi_wvalid;
  input [1:0]out;
  input \wptr_reg[5]_1 ;
  input [0:0]E;

  wire [0:0]E;
  wire F1_Empty;
  wire F2_Empty;
  wire F2_Wr_En;
  wire [0:0]SR;
  wire core_aclk;
  wire dout0;
  wire [0:0]\dout_reg[0]_0 ;
  wire empty0;
  wire empty_i_2__9_n_0;
  wire empty_i_3__8_n_0;
  wire empty_i_4__8_n_0;
  wire [1:0]out;
  wire p_0_in;
  wire [5:0]p_0_in__2;
  wire \rptr[0]_i_1__9_n_0 ;
  wire \rptr[1]_i_1__9_n_0 ;
  wire \rptr[2]_i_1__9_n_0 ;
  wire \rptr[3]_i_1__9_n_0 ;
  wire \rptr[4]_i_1__9_n_0 ;
  wire \rptr[5]_i_1__8_n_0 ;
  wire [4:0]rptr_reg;
  wire slot_0_axi_wvalid;
  wire [4:0]wptr_reg;
  wire \wptr_reg[5]_0 ;
  wire \wptr_reg[5]_1 ;
  wire \wptr_reg_n_0_[5] ;
  wire NLW_mem_reg_0_31_0_0_SPO_UNCONNECTED;

  FDRE \dout_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0),
        .Q(\dout_reg[0]_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000FFFF00000082)) 
    empty_i_1
       (.I0(empty_i_2__9_n_0),
        .I1(\wptr_reg_n_0_[5] ),
        .I2(\rptr[5]_i_1__8_n_0 ),
        .I3(F1_Empty),
        .I4(F2_Wr_En),
        .I5(F2_Empty),
        .O(empty0));
  LUT6 #(
    .INIT(64'h0480804040080804)) 
    empty_i_2__9
       (.I0(wptr_reg[3]),
        .I1(empty_i_3__8_n_0),
        .I2(wptr_reg[4]),
        .I3(empty_i_4__8_n_0),
        .I4(rptr_reg[3]),
        .I5(rptr_reg[4]),
        .O(empty_i_2__9_n_0));
  LUT6 #(
    .INIT(64'h0180402010080402)) 
    empty_i_3__8
       (.I0(wptr_reg[0]),
        .I1(wptr_reg[1]),
        .I2(wptr_reg[2]),
        .I3(rptr_reg[0]),
        .I4(rptr_reg[1]),
        .I5(rptr_reg[2]),
        .O(empty_i_3__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'h80)) 
    empty_i_4__8
       (.I0(rptr_reg[2]),
        .I1(rptr_reg[0]),
        .I2(rptr_reg[1]),
        .O(empty_i_4__8_n_0));
  FDSE empty_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(empty0),
        .Q(F2_Empty),
        .S(SR));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D mem_reg_0_31_0_0
       (.A0(wptr_reg[0]),
        .A1(wptr_reg[1]),
        .A2(wptr_reg[2]),
        .A3(wptr_reg[3]),
        .A4(wptr_reg[4]),
        .D(1'b1),
        .DPO(dout0),
        .DPRA0(rptr_reg[0]),
        .DPRA1(rptr_reg[1]),
        .DPRA2(rptr_reg[2]),
        .DPRA3(rptr_reg[3]),
        .DPRA4(rptr_reg[4]),
        .SPO(NLW_mem_reg_0_31_0_0_SPO_UNCONNECTED),
        .WCLK(core_aclk),
        .WE(F2_Wr_En));
  LUT5 #(
    .INIT(32'h40400040)) 
    mem_reg_0_31_0_0_i_1
       (.I0(\wptr_reg[5]_0 ),
        .I1(slot_0_axi_wvalid),
        .I2(out[0]),
        .I3(out[1]),
        .I4(\wptr_reg[5]_1 ),
        .O(F2_Wr_En));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rptr[0]_i_1__9 
       (.I0(rptr_reg[0]),
        .O(\rptr[0]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rptr[1]_i_1__9 
       (.I0(rptr_reg[0]),
        .I1(rptr_reg[1]),
        .O(\rptr[1]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rptr[2]_i_1__9 
       (.I0(rptr_reg[0]),
        .I1(rptr_reg[1]),
        .I2(rptr_reg[2]),
        .O(\rptr[2]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rptr[3]_i_1__9 
       (.I0(rptr_reg[1]),
        .I1(rptr_reg[0]),
        .I2(rptr_reg[2]),
        .I3(rptr_reg[3]),
        .O(\rptr[3]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rptr[4]_i_1__9 
       (.I0(rptr_reg[2]),
        .I1(rptr_reg[0]),
        .I2(rptr_reg[1]),
        .I3(rptr_reg[3]),
        .I4(rptr_reg[4]),
        .O(\rptr[4]_i_1__9_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \rptr[5]_i_1__8 
       (.I0(rptr_reg[3]),
        .I1(rptr_reg[1]),
        .I2(rptr_reg[0]),
        .I3(rptr_reg[2]),
        .I4(rptr_reg[4]),
        .I5(p_0_in),
        .O(\rptr[5]_i_1__8_n_0 ));
  FDRE \rptr_reg[0] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[0]_i_1__9_n_0 ),
        .Q(rptr_reg[0]),
        .R(SR));
  FDRE \rptr_reg[1] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[1]_i_1__9_n_0 ),
        .Q(rptr_reg[1]),
        .R(SR));
  FDRE \rptr_reg[2] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[2]_i_1__9_n_0 ),
        .Q(rptr_reg[2]),
        .R(SR));
  FDRE \rptr_reg[3] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[3]_i_1__9_n_0 ),
        .Q(rptr_reg[3]),
        .R(SR));
  FDRE \rptr_reg[4] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[4]_i_1__9_n_0 ),
        .Q(rptr_reg[4]),
        .R(SR));
  FDRE \rptr_reg[5] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[5]_i_1__8_n_0 ),
        .Q(p_0_in),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \wptr[0]_i_1__1 
       (.I0(wptr_reg[0]),
        .O(p_0_in__2[0]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wptr[1]_i_1__1 
       (.I0(wptr_reg[0]),
        .I1(wptr_reg[1]),
        .O(p_0_in__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wptr[2]_i_1__1 
       (.I0(wptr_reg[0]),
        .I1(wptr_reg[1]),
        .I2(wptr_reg[2]),
        .O(p_0_in__2[2]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wptr[3]_i_1__1 
       (.I0(wptr_reg[1]),
        .I1(wptr_reg[0]),
        .I2(wptr_reg[2]),
        .I3(wptr_reg[3]),
        .O(p_0_in__2[3]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \wptr[4]_i_1__1 
       (.I0(wptr_reg[2]),
        .I1(wptr_reg[0]),
        .I2(wptr_reg[1]),
        .I3(wptr_reg[3]),
        .I4(wptr_reg[4]),
        .O(p_0_in__2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \wptr[5]_i_1__0 
       (.I0(wptr_reg[3]),
        .I1(wptr_reg[1]),
        .I2(wptr_reg[0]),
        .I3(wptr_reg[2]),
        .I4(wptr_reg[4]),
        .I5(\wptr_reg_n_0_[5] ),
        .O(p_0_in__2[5]));
  FDRE \wptr_reg[0] 
       (.C(core_aclk),
        .CE(F2_Wr_En),
        .D(p_0_in__2[0]),
        .Q(wptr_reg[0]),
        .R(SR));
  FDRE \wptr_reg[1] 
       (.C(core_aclk),
        .CE(F2_Wr_En),
        .D(p_0_in__2[1]),
        .Q(wptr_reg[1]),
        .R(SR));
  FDRE \wptr_reg[2] 
       (.C(core_aclk),
        .CE(F2_Wr_En),
        .D(p_0_in__2[2]),
        .Q(wptr_reg[2]),
        .R(SR));
  FDRE \wptr_reg[3] 
       (.C(core_aclk),
        .CE(F2_Wr_En),
        .D(p_0_in__2[3]),
        .Q(wptr_reg[3]),
        .R(SR));
  FDRE \wptr_reg[4] 
       (.C(core_aclk),
        .CE(F2_Wr_En),
        .D(p_0_in__2[4]),
        .Q(wptr_reg[4]),
        .R(SR));
  FDRE \wptr_reg[5] 
       (.C(core_aclk),
        .CE(F2_Wr_En),
        .D(p_0_in__2[5]),
        .Q(\wptr_reg_n_0_[5] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_21_sync_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_sync_fifo__parameterized0_14
   (FWL1_Empty,
    empty2__0,
    E,
    empty_reg_0,
    core_aclk,
    FWL_Empty,
    Last_fifo_Wr_en,
    out,
    empty_reg_1,
    \wptr_reg[0]_0 );
  output FWL1_Empty;
  output empty2__0;
  output [0:0]E;
  input [0:0]empty_reg_0;
  input core_aclk;
  input FWL_Empty;
  input Last_fifo_Wr_en;
  input [1:0]out;
  input empty_reg_1;
  input [0:0]\wptr_reg[0]_0 ;

  wire [0:0]E;
  wire FWL1_Empty;
  wire FWL_Empty;
  wire Last_fifo_Wr_en;
  wire core_aclk;
  wire empty0;
  wire empty2__0;
  wire empty_i_2__5_n_0;
  wire empty_i_4__4_n_0;
  wire empty_i_5__0_n_0;
  wire [0:0]empty_reg_0;
  wire empty_reg_1;
  wire [1:0]out;
  wire p_0_in;
  wire [5:0]p_0_in__8;
  wire \rptr[0]_i_1__5_n_0 ;
  wire \rptr[1]_i_1__5_n_0 ;
  wire \rptr[2]_i_1__5_n_0 ;
  wire \rptr[3]_i_1__5_n_0 ;
  wire \rptr[4]_i_1__5_n_0 ;
  wire \rptr[5]_i_1__5_n_0 ;
  wire [4:0]rptr_reg;
  wire [4:0]wptr_reg;
  wire [0:0]\wptr_reg[0]_0 ;
  wire \wptr_reg_n_0_[5] ;

  LUT2 #(
    .INIT(4'h1)) 
    FWL_Rd_Vld_i_1
       (.I0(FWL1_Empty),
        .I1(FWL_Empty),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFF000000820000)) 
    empty_i_1__7
       (.I0(empty_i_2__5_n_0),
        .I1(\wptr_reg_n_0_[5] ),
        .I2(\rptr[5]_i_1__5_n_0 ),
        .I3(FWL_Empty),
        .I4(empty2__0),
        .I5(FWL1_Empty),
        .O(empty0));
  LUT6 #(
    .INIT(64'h0480804040080804)) 
    empty_i_2__5
       (.I0(wptr_reg[3]),
        .I1(empty_i_4__4_n_0),
        .I2(wptr_reg[4]),
        .I3(empty_i_5__0_n_0),
        .I4(rptr_reg[3]),
        .I5(rptr_reg[4]),
        .O(empty_i_2__5_n_0));
  LUT4 #(
    .INIT(16'h77F7)) 
    empty_i_3__1
       (.I0(Last_fifo_Wr_en),
        .I1(out[0]),
        .I2(out[1]),
        .I3(empty_reg_1),
        .O(empty2__0));
  LUT6 #(
    .INIT(64'h0180402010080402)) 
    empty_i_4__4
       (.I0(wptr_reg[0]),
        .I1(wptr_reg[1]),
        .I2(wptr_reg[2]),
        .I3(rptr_reg[0]),
        .I4(rptr_reg[1]),
        .I5(rptr_reg[2]),
        .O(empty_i_4__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'h80)) 
    empty_i_5__0
       (.I0(rptr_reg[2]),
        .I1(rptr_reg[0]),
        .I2(rptr_reg[1]),
        .O(empty_i_5__0_n_0));
  FDSE empty_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(empty0),
        .Q(FWL1_Empty),
        .S(empty_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rptr[0]_i_1__5 
       (.I0(rptr_reg[0]),
        .O(\rptr[0]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rptr[1]_i_1__5 
       (.I0(rptr_reg[0]),
        .I1(rptr_reg[1]),
        .O(\rptr[1]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rptr[2]_i_1__5 
       (.I0(rptr_reg[0]),
        .I1(rptr_reg[1]),
        .I2(rptr_reg[2]),
        .O(\rptr[2]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rptr[3]_i_1__5 
       (.I0(rptr_reg[1]),
        .I1(rptr_reg[0]),
        .I2(rptr_reg[2]),
        .I3(rptr_reg[3]),
        .O(\rptr[3]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rptr[4]_i_1__5 
       (.I0(rptr_reg[2]),
        .I1(rptr_reg[0]),
        .I2(rptr_reg[1]),
        .I3(rptr_reg[3]),
        .I4(rptr_reg[4]),
        .O(\rptr[4]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \rptr[5]_i_1__5 
       (.I0(rptr_reg[3]),
        .I1(rptr_reg[1]),
        .I2(rptr_reg[0]),
        .I3(rptr_reg[2]),
        .I4(rptr_reg[4]),
        .I5(p_0_in),
        .O(\rptr[5]_i_1__5_n_0 ));
  FDRE \rptr_reg[0] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[0]_i_1__5_n_0 ),
        .Q(rptr_reg[0]),
        .R(empty_reg_0));
  FDRE \rptr_reg[1] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[1]_i_1__5_n_0 ),
        .Q(rptr_reg[1]),
        .R(empty_reg_0));
  FDRE \rptr_reg[2] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[2]_i_1__5_n_0 ),
        .Q(rptr_reg[2]),
        .R(empty_reg_0));
  FDRE \rptr_reg[3] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[3]_i_1__5_n_0 ),
        .Q(rptr_reg[3]),
        .R(empty_reg_0));
  FDRE \rptr_reg[4] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[4]_i_1__5_n_0 ),
        .Q(rptr_reg[4]),
        .R(empty_reg_0));
  FDRE \rptr_reg[5] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[5]_i_1__5_n_0 ),
        .Q(p_0_in),
        .R(empty_reg_0));
  LUT1 #(
    .INIT(2'h1)) 
    \wptr[0]_i_1__7 
       (.I0(wptr_reg[0]),
        .O(p_0_in__8[0]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wptr[1]_i_1__7 
       (.I0(wptr_reg[0]),
        .I1(wptr_reg[1]),
        .O(p_0_in__8[1]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wptr[2]_i_1__7 
       (.I0(wptr_reg[0]),
        .I1(wptr_reg[1]),
        .I2(wptr_reg[2]),
        .O(p_0_in__8[2]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wptr[3]_i_1__7 
       (.I0(wptr_reg[1]),
        .I1(wptr_reg[0]),
        .I2(wptr_reg[2]),
        .I3(wptr_reg[3]),
        .O(p_0_in__8[3]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \wptr[4]_i_1__7 
       (.I0(wptr_reg[2]),
        .I1(wptr_reg[0]),
        .I2(wptr_reg[1]),
        .I3(wptr_reg[3]),
        .I4(wptr_reg[4]),
        .O(p_0_in__8[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \wptr[5]_i_1__6 
       (.I0(wptr_reg[3]),
        .I1(wptr_reg[1]),
        .I2(wptr_reg[0]),
        .I3(wptr_reg[2]),
        .I4(wptr_reg[4]),
        .I5(\wptr_reg_n_0_[5] ),
        .O(p_0_in__8[5]));
  FDRE \wptr_reg[0] 
       (.C(core_aclk),
        .CE(\wptr_reg[0]_0 ),
        .D(p_0_in__8[0]),
        .Q(wptr_reg[0]),
        .R(empty_reg_0));
  FDRE \wptr_reg[1] 
       (.C(core_aclk),
        .CE(\wptr_reg[0]_0 ),
        .D(p_0_in__8[1]),
        .Q(wptr_reg[1]),
        .R(empty_reg_0));
  FDRE \wptr_reg[2] 
       (.C(core_aclk),
        .CE(\wptr_reg[0]_0 ),
        .D(p_0_in__8[2]),
        .Q(wptr_reg[2]),
        .R(empty_reg_0));
  FDRE \wptr_reg[3] 
       (.C(core_aclk),
        .CE(\wptr_reg[0]_0 ),
        .D(p_0_in__8[3]),
        .Q(wptr_reg[3]),
        .R(empty_reg_0));
  FDRE \wptr_reg[4] 
       (.C(core_aclk),
        .CE(\wptr_reg[0]_0 ),
        .D(p_0_in__8[4]),
        .Q(wptr_reg[4]),
        .R(empty_reg_0));
  FDRE \wptr_reg[5] 
       (.C(core_aclk),
        .CE(\wptr_reg[0]_0 ),
        .D(p_0_in__8[5]),
        .Q(\wptr_reg_n_0_[5] ),
        .R(empty_reg_0));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_21_sync_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_sync_fifo__parameterized0_15
   (FSWI_Empty,
    din,
    \dout_reg[0]_0 ,
    SR,
    core_aclk,
    FSWI1_Empty,
    F1_Wr_En,
    awid_match_d1,
    out,
    \rptr_reg[0]_0 ,
    E);
  output FSWI_Empty;
  output [0:0]din;
  output [0:0]\dout_reg[0]_0 ;
  input [0:0]SR;
  input core_aclk;
  input FSWI1_Empty;
  input F1_Wr_En;
  input awid_match_d1;
  input [0:0]out;
  input [0:0]\rptr_reg[0]_0 ;
  input [0:0]E;

  wire [0:0]E;
  wire F1_Wr_En;
  wire FSWI1_Empty;
  wire FSWI_Empty;
  wire [0:0]SR;
  wire awid_match_d1;
  wire core_aclk;
  wire [0:0]din;
  wire dout0;
  wire [0:0]\dout_reg[0]_0 ;
  wire empty0;
  wire empty_i_2__2_n_0;
  wire empty_i_3__4_n_0;
  wire empty_i_4__1_n_0;
  wire [0:0]out;
  wire p_0_in;
  wire [5:0]p_0_in__11;
  wire \rptr[0]_i_1__2_n_0 ;
  wire \rptr[1]_i_1__2_n_0 ;
  wire \rptr[2]_i_1__2_n_0 ;
  wire \rptr[3]_i_1__2_n_0 ;
  wire \rptr[4]_i_1__2_n_0 ;
  wire \rptr[5]_i_1__2_n_0 ;
  wire [4:0]rptr_reg;
  wire [0:0]\rptr_reg[0]_0 ;
  wire [4:0]wptr_reg;
  wire \wptr_reg_n_0_[5] ;
  wire NLW_mem_reg_0_31_0_0_SPO_UNCONNECTED;

  FDRE \dout_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0),
        .Q(\dout_reg[0]_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000FFFF00000082)) 
    empty_i_1__1
       (.I0(empty_i_2__2_n_0),
        .I1(\wptr_reg_n_0_[5] ),
        .I2(\rptr[5]_i_1__2_n_0 ),
        .I3(FSWI1_Empty),
        .I4(F1_Wr_En),
        .I5(FSWI_Empty),
        .O(empty0));
  LUT6 #(
    .INIT(64'h0480804040080804)) 
    empty_i_2__2
       (.I0(wptr_reg[3]),
        .I1(empty_i_3__4_n_0),
        .I2(wptr_reg[4]),
        .I3(empty_i_4__1_n_0),
        .I4(rptr_reg[3]),
        .I5(rptr_reg[4]),
        .O(empty_i_2__2_n_0));
  LUT6 #(
    .INIT(64'h0180402010080402)) 
    empty_i_3__4
       (.I0(wptr_reg[0]),
        .I1(wptr_reg[1]),
        .I2(wptr_reg[2]),
        .I3(rptr_reg[0]),
        .I4(rptr_reg[1]),
        .I5(rptr_reg[2]),
        .O(empty_i_3__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'h80)) 
    empty_i_4__1
       (.I0(rptr_reg[2]),
        .I1(rptr_reg[0]),
        .I2(rptr_reg[1]),
        .O(empty_i_4__1_n_0));
  FDSE empty_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(empty0),
        .Q(FSWI_Empty),
        .S(SR));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D mem_reg_0_31_0_0
       (.A0(wptr_reg[0]),
        .A1(wptr_reg[1]),
        .A2(wptr_reg[2]),
        .A3(wptr_reg[3]),
        .A4(wptr_reg[4]),
        .D(din),
        .DPO(dout0),
        .DPRA0(rptr_reg[0]),
        .DPRA1(rptr_reg[1]),
        .DPRA2(rptr_reg[2]),
        .DPRA3(rptr_reg[3]),
        .DPRA4(rptr_reg[4]),
        .SPO(NLW_mem_reg_0_31_0_0_SPO_UNCONNECTED),
        .WCLK(core_aclk),
        .WE(F1_Wr_En));
  LUT2 #(
    .INIT(4'hB)) 
    mem_reg_0_31_0_0_i_1__0
       (.I0(awid_match_d1),
        .I1(out),
        .O(din));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rptr[0]_i_1__2 
       (.I0(rptr_reg[0]),
        .O(\rptr[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rptr[1]_i_1__2 
       (.I0(rptr_reg[0]),
        .I1(rptr_reg[1]),
        .O(\rptr[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rptr[2]_i_1__2 
       (.I0(rptr_reg[0]),
        .I1(rptr_reg[1]),
        .I2(rptr_reg[2]),
        .O(\rptr[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rptr[3]_i_1__2 
       (.I0(rptr_reg[1]),
        .I1(rptr_reg[0]),
        .I2(rptr_reg[2]),
        .I3(rptr_reg[3]),
        .O(\rptr[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rptr[4]_i_1__2 
       (.I0(rptr_reg[2]),
        .I1(rptr_reg[0]),
        .I2(rptr_reg[1]),
        .I3(rptr_reg[3]),
        .I4(rptr_reg[4]),
        .O(\rptr[4]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \rptr[5]_i_1__2 
       (.I0(rptr_reg[3]),
        .I1(rptr_reg[1]),
        .I2(rptr_reg[0]),
        .I3(rptr_reg[2]),
        .I4(rptr_reg[4]),
        .I5(p_0_in),
        .O(\rptr[5]_i_1__2_n_0 ));
  FDRE \rptr_reg[0] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[0]_i_1__2_n_0 ),
        .Q(rptr_reg[0]),
        .R(\rptr_reg[0]_0 ));
  FDRE \rptr_reg[1] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[1]_i_1__2_n_0 ),
        .Q(rptr_reg[1]),
        .R(\rptr_reg[0]_0 ));
  FDRE \rptr_reg[2] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[2]_i_1__2_n_0 ),
        .Q(rptr_reg[2]),
        .R(\rptr_reg[0]_0 ));
  FDRE \rptr_reg[3] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[3]_i_1__2_n_0 ),
        .Q(rptr_reg[3]),
        .R(\rptr_reg[0]_0 ));
  FDRE \rptr_reg[4] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[4]_i_1__2_n_0 ),
        .Q(rptr_reg[4]),
        .R(\rptr_reg[0]_0 ));
  FDRE \rptr_reg[5] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[5]_i_1__2_n_0 ),
        .Q(p_0_in),
        .R(\rptr_reg[0]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wptr[0]_i_1__10 
       (.I0(wptr_reg[0]),
        .O(p_0_in__11[0]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wptr[1]_i_1__10 
       (.I0(wptr_reg[0]),
        .I1(wptr_reg[1]),
        .O(p_0_in__11[1]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wptr[2]_i_1__10 
       (.I0(wptr_reg[0]),
        .I1(wptr_reg[1]),
        .I2(wptr_reg[2]),
        .O(p_0_in__11[2]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wptr[3]_i_1__10 
       (.I0(wptr_reg[1]),
        .I1(wptr_reg[0]),
        .I2(wptr_reg[2]),
        .I3(wptr_reg[3]),
        .O(p_0_in__11[3]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \wptr[4]_i_1__10 
       (.I0(wptr_reg[2]),
        .I1(wptr_reg[0]),
        .I2(wptr_reg[1]),
        .I3(wptr_reg[3]),
        .I4(wptr_reg[4]),
        .O(p_0_in__11[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \wptr[5]_i_1__9 
       (.I0(wptr_reg[3]),
        .I1(wptr_reg[1]),
        .I2(wptr_reg[0]),
        .I3(wptr_reg[2]),
        .I4(wptr_reg[4]),
        .I5(\wptr_reg_n_0_[5] ),
        .O(p_0_in__11[5]));
  FDRE \wptr_reg[0] 
       (.C(core_aclk),
        .CE(F1_Wr_En),
        .D(p_0_in__11[0]),
        .Q(wptr_reg[0]),
        .R(\rptr_reg[0]_0 ));
  FDRE \wptr_reg[1] 
       (.C(core_aclk),
        .CE(F1_Wr_En),
        .D(p_0_in__11[1]),
        .Q(wptr_reg[1]),
        .R(\rptr_reg[0]_0 ));
  FDRE \wptr_reg[2] 
       (.C(core_aclk),
        .CE(F1_Wr_En),
        .D(p_0_in__11[2]),
        .Q(wptr_reg[2]),
        .R(\rptr_reg[0]_0 ));
  FDRE \wptr_reg[3] 
       (.C(core_aclk),
        .CE(F1_Wr_En),
        .D(p_0_in__11[3]),
        .Q(wptr_reg[3]),
        .R(\rptr_reg[0]_0 ));
  FDRE \wptr_reg[4] 
       (.C(core_aclk),
        .CE(F1_Wr_En),
        .D(p_0_in__11[4]),
        .Q(wptr_reg[4]),
        .R(\rptr_reg[0]_0 ));
  FDRE \wptr_reg[5] 
       (.C(core_aclk),
        .CE(F1_Wr_En),
        .D(p_0_in__11[5]),
        .Q(\wptr_reg_n_0_[5] ),
        .R(\rptr_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_21_sync_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_sync_fifo__parameterized0_16
   (FWL_Empty,
    \dout_reg[0]_0 ,
    empty_reg_0,
    core_aclk,
    FWL1_Empty,
    F1_Wr_En,
    din,
    E);
  output FWL_Empty;
  output [0:0]\dout_reg[0]_0 ;
  input [0:0]empty_reg_0;
  input core_aclk;
  input FWL1_Empty;
  input F1_Wr_En;
  input [0:0]din;
  input [0:0]E;

  wire [0:0]E;
  wire F1_Wr_En;
  wire FWL1_Empty;
  wire FWL_Empty;
  wire core_aclk;
  wire [0:0]din;
  wire dout0;
  wire [0:0]\dout_reg[0]_0 ;
  wire empty0;
  wire empty_i_2__4_n_0;
  wire empty_i_3__6_n_0;
  wire empty_i_4__3_n_0;
  wire [0:0]empty_reg_0;
  wire p_0_in;
  wire [5:0]p_0_in__9;
  wire \rptr[0]_i_1__4_n_0 ;
  wire \rptr[1]_i_1__4_n_0 ;
  wire \rptr[2]_i_1__4_n_0 ;
  wire \rptr[3]_i_1__4_n_0 ;
  wire \rptr[4]_i_1__4_n_0 ;
  wire \rptr[5]_i_1__4_n_0 ;
  wire [4:0]rptr_reg;
  wire [4:0]wptr_reg;
  wire \wptr_reg_n_0_[5] ;
  wire NLW_mem_reg_0_31_0_0_SPO_UNCONNECTED;

  FDRE \dout_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0),
        .Q(\dout_reg[0]_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000FFFF00000082)) 
    empty_i_1__2
       (.I0(empty_i_2__4_n_0),
        .I1(\wptr_reg_n_0_[5] ),
        .I2(\rptr[5]_i_1__4_n_0 ),
        .I3(FWL1_Empty),
        .I4(F1_Wr_En),
        .I5(FWL_Empty),
        .O(empty0));
  LUT6 #(
    .INIT(64'h0480804040080804)) 
    empty_i_2__4
       (.I0(wptr_reg[3]),
        .I1(empty_i_3__6_n_0),
        .I2(wptr_reg[4]),
        .I3(empty_i_4__3_n_0),
        .I4(rptr_reg[3]),
        .I5(rptr_reg[4]),
        .O(empty_i_2__4_n_0));
  LUT6 #(
    .INIT(64'h0180402010080402)) 
    empty_i_3__6
       (.I0(wptr_reg[0]),
        .I1(wptr_reg[1]),
        .I2(wptr_reg[2]),
        .I3(rptr_reg[0]),
        .I4(rptr_reg[1]),
        .I5(rptr_reg[2]),
        .O(empty_i_3__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'h80)) 
    empty_i_4__3
       (.I0(rptr_reg[2]),
        .I1(rptr_reg[0]),
        .I2(rptr_reg[1]),
        .O(empty_i_4__3_n_0));
  FDSE empty_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(empty0),
        .Q(FWL_Empty),
        .S(empty_reg_0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D mem_reg_0_31_0_0
       (.A0(wptr_reg[0]),
        .A1(wptr_reg[1]),
        .A2(wptr_reg[2]),
        .A3(wptr_reg[3]),
        .A4(wptr_reg[4]),
        .D(din),
        .DPO(dout0),
        .DPRA0(rptr_reg[0]),
        .DPRA1(rptr_reg[1]),
        .DPRA2(rptr_reg[2]),
        .DPRA3(rptr_reg[3]),
        .DPRA4(rptr_reg[4]),
        .SPO(NLW_mem_reg_0_31_0_0_SPO_UNCONNECTED),
        .WCLK(core_aclk),
        .WE(F1_Wr_En));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rptr[0]_i_1__4 
       (.I0(rptr_reg[0]),
        .O(\rptr[0]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rptr[1]_i_1__4 
       (.I0(rptr_reg[0]),
        .I1(rptr_reg[1]),
        .O(\rptr[1]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rptr[2]_i_1__4 
       (.I0(rptr_reg[0]),
        .I1(rptr_reg[1]),
        .I2(rptr_reg[2]),
        .O(\rptr[2]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rptr[3]_i_1__4 
       (.I0(rptr_reg[1]),
        .I1(rptr_reg[0]),
        .I2(rptr_reg[2]),
        .I3(rptr_reg[3]),
        .O(\rptr[3]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rptr[4]_i_1__4 
       (.I0(rptr_reg[2]),
        .I1(rptr_reg[0]),
        .I2(rptr_reg[1]),
        .I3(rptr_reg[3]),
        .I4(rptr_reg[4]),
        .O(\rptr[4]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \rptr[5]_i_1__4 
       (.I0(rptr_reg[3]),
        .I1(rptr_reg[1]),
        .I2(rptr_reg[0]),
        .I3(rptr_reg[2]),
        .I4(rptr_reg[4]),
        .I5(p_0_in),
        .O(\rptr[5]_i_1__4_n_0 ));
  FDRE \rptr_reg[0] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[0]_i_1__4_n_0 ),
        .Q(rptr_reg[0]),
        .R(empty_reg_0));
  FDRE \rptr_reg[1] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[1]_i_1__4_n_0 ),
        .Q(rptr_reg[1]),
        .R(empty_reg_0));
  FDRE \rptr_reg[2] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[2]_i_1__4_n_0 ),
        .Q(rptr_reg[2]),
        .R(empty_reg_0));
  FDRE \rptr_reg[3] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[3]_i_1__4_n_0 ),
        .Q(rptr_reg[3]),
        .R(empty_reg_0));
  FDRE \rptr_reg[4] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[4]_i_1__4_n_0 ),
        .Q(rptr_reg[4]),
        .R(empty_reg_0));
  FDRE \rptr_reg[5] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[5]_i_1__4_n_0 ),
        .Q(p_0_in),
        .R(empty_reg_0));
  LUT1 #(
    .INIT(2'h1)) 
    \wptr[0]_i_1__8 
       (.I0(wptr_reg[0]),
        .O(p_0_in__9[0]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wptr[1]_i_1__8 
       (.I0(wptr_reg[0]),
        .I1(wptr_reg[1]),
        .O(p_0_in__9[1]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wptr[2]_i_1__8 
       (.I0(wptr_reg[0]),
        .I1(wptr_reg[1]),
        .I2(wptr_reg[2]),
        .O(p_0_in__9[2]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wptr[3]_i_1__8 
       (.I0(wptr_reg[1]),
        .I1(wptr_reg[0]),
        .I2(wptr_reg[2]),
        .I3(wptr_reg[3]),
        .O(p_0_in__9[3]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \wptr[4]_i_1__8 
       (.I0(wptr_reg[2]),
        .I1(wptr_reg[0]),
        .I2(wptr_reg[1]),
        .I3(wptr_reg[3]),
        .I4(wptr_reg[4]),
        .O(p_0_in__9[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \wptr[5]_i_1__7 
       (.I0(wptr_reg[3]),
        .I1(wptr_reg[1]),
        .I2(wptr_reg[0]),
        .I3(wptr_reg[2]),
        .I4(wptr_reg[4]),
        .I5(\wptr_reg_n_0_[5] ),
        .O(p_0_in__9[5]));
  FDRE \wptr_reg[0] 
       (.C(core_aclk),
        .CE(F1_Wr_En),
        .D(p_0_in__9[0]),
        .Q(wptr_reg[0]),
        .R(empty_reg_0));
  FDRE \wptr_reg[1] 
       (.C(core_aclk),
        .CE(F1_Wr_En),
        .D(p_0_in__9[1]),
        .Q(wptr_reg[1]),
        .R(empty_reg_0));
  FDRE \wptr_reg[2] 
       (.C(core_aclk),
        .CE(F1_Wr_En),
        .D(p_0_in__9[2]),
        .Q(wptr_reg[2]),
        .R(empty_reg_0));
  FDRE \wptr_reg[3] 
       (.C(core_aclk),
        .CE(F1_Wr_En),
        .D(p_0_in__9[3]),
        .Q(wptr_reg[3]),
        .R(empty_reg_0));
  FDRE \wptr_reg[4] 
       (.C(core_aclk),
        .CE(F1_Wr_En),
        .D(p_0_in__9[4]),
        .Q(wptr_reg[4]),
        .R(empty_reg_0));
  FDRE \wptr_reg[5] 
       (.C(core_aclk),
        .CE(F1_Wr_En),
        .D(p_0_in__9[5]),
        .Q(\wptr_reg_n_0_[5] ),
        .R(empty_reg_0));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_21_sync_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_sync_fifo__parameterized1
   (F3_Empty,
    D,
    E,
    SR,
    core_aclk,
    \wptr_reg[0]_0 ,
    out,
    wr_latency_start_d2,
    F4_Empty,
    Q,
    \dout_reg[29]_0 );
  output F3_Empty;
  output [31:0]D;
  output [0:0]E;
  input [0:0]SR;
  input core_aclk;
  input \wptr_reg[0]_0 ;
  input [1:0]out;
  input wr_latency_start_d2;
  input F4_Empty;
  input [32:0]Q;
  input [32:0]\dout_reg[29]_0 ;

  wire [31:0]D;
  wire [0:0]E;
  wire F3_Empty;
  wire [32:0]F3_Rd_Data;
  wire F3_Wr_En;
  wire F4_Empty;
  wire [32:0]Q;
  wire [0:0]SR;
  wire \Wr_Lat_Cnt_Diff_reg[15]_i_10_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[15]_i_11_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[15]_i_12_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[15]_i_13_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[15]_i_14_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[15]_i_15_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[15]_i_16_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[15]_i_17_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[15]_i_2_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[15]_i_3_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[15]_i_4_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[15]_i_5_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[15]_i_6_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[15]_i_7_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[15]_i_8_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[15]_i_9_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[23]_i_10_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[23]_i_11_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[23]_i_12_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[23]_i_13_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[23]_i_14_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[23]_i_15_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[23]_i_16_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[23]_i_17_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[23]_i_2_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[23]_i_3_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[23]_i_4_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[23]_i_5_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[23]_i_6_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[23]_i_7_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[23]_i_8_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[23]_i_9_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_10_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_11_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_12_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_13_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_14_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_15_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_16_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_19_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_20_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_21_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_22_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_23_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_24_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_25_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_26_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_27_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_28_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_29_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_2_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_30_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_31_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_32_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_33_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_34_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_35_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_36_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_37_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_38_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_39_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_3_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_40_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_41_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_42_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_43_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_44_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_45_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_46_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_47_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_48_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_49_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_4_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_50_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_5_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_6_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_7_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_8_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_9_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[7]_i_10_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[7]_i_11_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[7]_i_12_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[7]_i_13_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[7]_i_14_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[7]_i_15_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[7]_i_16_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[7]_i_17_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[7]_i_2_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[7]_i_3_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[7]_i_4_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[7]_i_5_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[7]_i_6_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[7]_i_7_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[7]_i_8_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[7]_i_9_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[15]_i_1_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[15]_i_1_n_1 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[15]_i_1_n_2 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[15]_i_1_n_3 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[15]_i_1_n_4 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[15]_i_1_n_5 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[15]_i_1_n_6 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[15]_i_1_n_7 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[23]_i_1_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[23]_i_1_n_1 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[23]_i_1_n_2 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[23]_i_1_n_3 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[23]_i_1_n_4 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[23]_i_1_n_5 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[23]_i_1_n_6 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[23]_i_1_n_7 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_17_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_17_n_1 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_17_n_2 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_17_n_3 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_17_n_4 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_17_n_5 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_17_n_6 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_17_n_7 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_18_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_18_n_1 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_18_n_2 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_18_n_3 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_18_n_4 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_18_n_5 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_18_n_6 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_18_n_7 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_1_n_1 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_1_n_2 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_1_n_3 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_1_n_4 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_1_n_5 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_1_n_6 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_1_n_7 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[7]_i_1_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[7]_i_1_n_1 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[7]_i_1_n_2 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[7]_i_1_n_3 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[7]_i_1_n_4 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[7]_i_1_n_5 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[7]_i_1_n_6 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[7]_i_1_n_7 ;
  wire core_aclk;
  wire [32:0]dout0;
  wire [32:0]\dout_reg[29]_0 ;
  wire empty0;
  wire empty2__0;
  wire empty_i_2__8_n_0;
  wire empty_i_4__7_n_0;
  wire empty_i_5__2_n_0;
  wire [1:0]out;
  wire p_0_in;
  wire [5:0]p_0_in__3;
  wire \rptr[0]_i_1__8_n_0 ;
  wire \rptr[1]_i_1__8_n_0 ;
  wire \rptr[2]_i_1__8_n_0 ;
  wire \rptr[3]_i_1__8_n_0 ;
  wire \rptr[4]_i_1__8_n_0 ;
  wire \rptr[5]_i_1__7_n_0 ;
  wire [4:0]rptr_reg;
  wire [4:0]wptr_reg;
  wire \wptr_reg[0]_0 ;
  wire \wptr_reg_n_0_[5] ;
  wire wr_latency_start_d2;
  wire [7:7]\NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_1_CO_UNCONNECTED ;
  wire [7:0]\NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_17_O_UNCONNECTED ;
  wire [7:0]\NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_18_O_UNCONNECTED ;
  wire [1:0]NLW_mem_reg_0_31_0_13_DOH_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_31_14_27_DOH_UNCONNECTED;
  wire [1:1]NLW_mem_reg_0_31_28_32_DOC_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_31_28_32_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_31_28_32_DOE_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_31_28_32_DOF_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_31_28_32_DOG_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_31_28_32_DOH_UNCONNECTED;

  LUT2 #(
    .INIT(4'h1)) 
    F34_Rd_Vld_i_1
       (.I0(F3_Empty),
        .I1(F4_Empty),
        .O(E));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[15]_i_10 
       (.I0(F3_Rd_Data[15]),
        .I1(Q[15]),
        .O(\Wr_Lat_Cnt_Diff_reg[15]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[15]_i_11 
       (.I0(F3_Rd_Data[14]),
        .I1(Q[14]),
        .O(\Wr_Lat_Cnt_Diff_reg[15]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[15]_i_12 
       (.I0(F3_Rd_Data[13]),
        .I1(Q[13]),
        .O(\Wr_Lat_Cnt_Diff_reg[15]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[15]_i_13 
       (.I0(F3_Rd_Data[12]),
        .I1(Q[12]),
        .O(\Wr_Lat_Cnt_Diff_reg[15]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[15]_i_14 
       (.I0(F3_Rd_Data[11]),
        .I1(Q[11]),
        .O(\Wr_Lat_Cnt_Diff_reg[15]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[15]_i_15 
       (.I0(F3_Rd_Data[10]),
        .I1(Q[10]),
        .O(\Wr_Lat_Cnt_Diff_reg[15]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[15]_i_16 
       (.I0(F3_Rd_Data[9]),
        .I1(Q[9]),
        .O(\Wr_Lat_Cnt_Diff_reg[15]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[15]_i_17 
       (.I0(F3_Rd_Data[8]),
        .I1(Q[8]),
        .O(\Wr_Lat_Cnt_Diff_reg[15]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Wr_Lat_Cnt_Diff_reg[15]_i_2 
       (.I0(F3_Rd_Data[32]),
        .I1(Q[32]),
        .I2(F3_Rd_Data[15]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_17_n_0 ),
        .I4(Q[15]),
        .O(\Wr_Lat_Cnt_Diff_reg[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Wr_Lat_Cnt_Diff_reg[15]_i_3 
       (.I0(F3_Rd_Data[32]),
        .I1(Q[32]),
        .I2(F3_Rd_Data[14]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_17_n_0 ),
        .I4(Q[14]),
        .O(\Wr_Lat_Cnt_Diff_reg[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Wr_Lat_Cnt_Diff_reg[15]_i_4 
       (.I0(F3_Rd_Data[32]),
        .I1(Q[32]),
        .I2(F3_Rd_Data[13]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_17_n_0 ),
        .I4(Q[13]),
        .O(\Wr_Lat_Cnt_Diff_reg[15]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Wr_Lat_Cnt_Diff_reg[15]_i_5 
       (.I0(F3_Rd_Data[32]),
        .I1(Q[32]),
        .I2(F3_Rd_Data[12]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_17_n_0 ),
        .I4(Q[12]),
        .O(\Wr_Lat_Cnt_Diff_reg[15]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Wr_Lat_Cnt_Diff_reg[15]_i_6 
       (.I0(F3_Rd_Data[32]),
        .I1(Q[32]),
        .I2(F3_Rd_Data[11]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_17_n_0 ),
        .I4(Q[11]),
        .O(\Wr_Lat_Cnt_Diff_reg[15]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Wr_Lat_Cnt_Diff_reg[15]_i_7 
       (.I0(F3_Rd_Data[32]),
        .I1(Q[32]),
        .I2(F3_Rd_Data[10]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_17_n_0 ),
        .I4(Q[10]),
        .O(\Wr_Lat_Cnt_Diff_reg[15]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Wr_Lat_Cnt_Diff_reg[15]_i_8 
       (.I0(F3_Rd_Data[32]),
        .I1(Q[32]),
        .I2(F3_Rd_Data[9]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_17_n_0 ),
        .I4(Q[9]),
        .O(\Wr_Lat_Cnt_Diff_reg[15]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Wr_Lat_Cnt_Diff_reg[15]_i_9 
       (.I0(F3_Rd_Data[32]),
        .I1(Q[32]),
        .I2(F3_Rd_Data[8]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_17_n_0 ),
        .I4(Q[8]),
        .O(\Wr_Lat_Cnt_Diff_reg[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[23]_i_10 
       (.I0(F3_Rd_Data[23]),
        .I1(Q[23]),
        .O(\Wr_Lat_Cnt_Diff_reg[23]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[23]_i_11 
       (.I0(F3_Rd_Data[22]),
        .I1(Q[22]),
        .O(\Wr_Lat_Cnt_Diff_reg[23]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[23]_i_12 
       (.I0(F3_Rd_Data[21]),
        .I1(Q[21]),
        .O(\Wr_Lat_Cnt_Diff_reg[23]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[23]_i_13 
       (.I0(F3_Rd_Data[20]),
        .I1(Q[20]),
        .O(\Wr_Lat_Cnt_Diff_reg[23]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[23]_i_14 
       (.I0(F3_Rd_Data[19]),
        .I1(Q[19]),
        .O(\Wr_Lat_Cnt_Diff_reg[23]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[23]_i_15 
       (.I0(F3_Rd_Data[18]),
        .I1(Q[18]),
        .O(\Wr_Lat_Cnt_Diff_reg[23]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[23]_i_16 
       (.I0(F3_Rd_Data[17]),
        .I1(Q[17]),
        .O(\Wr_Lat_Cnt_Diff_reg[23]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[23]_i_17 
       (.I0(F3_Rd_Data[16]),
        .I1(Q[16]),
        .O(\Wr_Lat_Cnt_Diff_reg[23]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Wr_Lat_Cnt_Diff_reg[23]_i_2 
       (.I0(F3_Rd_Data[32]),
        .I1(Q[32]),
        .I2(F3_Rd_Data[23]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_17_n_0 ),
        .I4(Q[23]),
        .O(\Wr_Lat_Cnt_Diff_reg[23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Wr_Lat_Cnt_Diff_reg[23]_i_3 
       (.I0(F3_Rd_Data[32]),
        .I1(Q[32]),
        .I2(F3_Rd_Data[22]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_17_n_0 ),
        .I4(Q[22]),
        .O(\Wr_Lat_Cnt_Diff_reg[23]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Wr_Lat_Cnt_Diff_reg[23]_i_4 
       (.I0(F3_Rd_Data[32]),
        .I1(Q[32]),
        .I2(F3_Rd_Data[21]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_17_n_0 ),
        .I4(Q[21]),
        .O(\Wr_Lat_Cnt_Diff_reg[23]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Wr_Lat_Cnt_Diff_reg[23]_i_5 
       (.I0(F3_Rd_Data[32]),
        .I1(Q[32]),
        .I2(F3_Rd_Data[20]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_17_n_0 ),
        .I4(Q[20]),
        .O(\Wr_Lat_Cnt_Diff_reg[23]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Wr_Lat_Cnt_Diff_reg[23]_i_6 
       (.I0(F3_Rd_Data[32]),
        .I1(Q[32]),
        .I2(F3_Rd_Data[19]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_17_n_0 ),
        .I4(Q[19]),
        .O(\Wr_Lat_Cnt_Diff_reg[23]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Wr_Lat_Cnt_Diff_reg[23]_i_7 
       (.I0(F3_Rd_Data[32]),
        .I1(Q[32]),
        .I2(F3_Rd_Data[18]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_17_n_0 ),
        .I4(Q[18]),
        .O(\Wr_Lat_Cnt_Diff_reg[23]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Wr_Lat_Cnt_Diff_reg[23]_i_8 
       (.I0(F3_Rd_Data[32]),
        .I1(Q[32]),
        .I2(F3_Rd_Data[17]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_17_n_0 ),
        .I4(Q[17]),
        .O(\Wr_Lat_Cnt_Diff_reg[23]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Wr_Lat_Cnt_Diff_reg[23]_i_9 
       (.I0(F3_Rd_Data[32]),
        .I1(Q[32]),
        .I2(F3_Rd_Data[16]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_17_n_0 ),
        .I4(Q[16]),
        .O(\Wr_Lat_Cnt_Diff_reg[23]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_10 
       (.I0(F3_Rd_Data[30]),
        .I1(Q[30]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_11 
       (.I0(F3_Rd_Data[29]),
        .I1(Q[29]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_12 
       (.I0(F3_Rd_Data[28]),
        .I1(Q[28]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_13 
       (.I0(F3_Rd_Data[27]),
        .I1(Q[27]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_14 
       (.I0(F3_Rd_Data[26]),
        .I1(Q[26]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_15 
       (.I0(F3_Rd_Data[25]),
        .I1(Q[25]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_16 
       (.I0(F3_Rd_Data[24]),
        .I1(Q[24]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_19 
       (.I0(F3_Rd_Data[30]),
        .I1(Q[30]),
        .I2(Q[31]),
        .I3(F3_Rd_Data[31]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_2 
       (.I0(F3_Rd_Data[32]),
        .I1(Q[32]),
        .I2(F3_Rd_Data[30]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_17_n_0 ),
        .I4(Q[30]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_20 
       (.I0(F3_Rd_Data[28]),
        .I1(Q[28]),
        .I2(Q[29]),
        .I3(F3_Rd_Data[29]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_21 
       (.I0(F3_Rd_Data[26]),
        .I1(Q[26]),
        .I2(Q[27]),
        .I3(F3_Rd_Data[27]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_22 
       (.I0(F3_Rd_Data[24]),
        .I1(Q[24]),
        .I2(Q[25]),
        .I3(F3_Rd_Data[25]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_23 
       (.I0(F3_Rd_Data[22]),
        .I1(Q[22]),
        .I2(Q[23]),
        .I3(F3_Rd_Data[23]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_24 
       (.I0(F3_Rd_Data[20]),
        .I1(Q[20]),
        .I2(Q[21]),
        .I3(F3_Rd_Data[21]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_25 
       (.I0(F3_Rd_Data[18]),
        .I1(Q[18]),
        .I2(Q[19]),
        .I3(F3_Rd_Data[19]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_26 
       (.I0(F3_Rd_Data[16]),
        .I1(Q[16]),
        .I2(Q[17]),
        .I3(F3_Rd_Data[17]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_27 
       (.I0(F3_Rd_Data[30]),
        .I1(Q[30]),
        .I2(F3_Rd_Data[31]),
        .I3(Q[31]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_28 
       (.I0(F3_Rd_Data[28]),
        .I1(Q[28]),
        .I2(F3_Rd_Data[29]),
        .I3(Q[29]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_29 
       (.I0(F3_Rd_Data[26]),
        .I1(Q[26]),
        .I2(F3_Rd_Data[27]),
        .I3(Q[27]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_3 
       (.I0(F3_Rd_Data[32]),
        .I1(Q[32]),
        .I2(F3_Rd_Data[29]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_17_n_0 ),
        .I4(Q[29]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_30 
       (.I0(F3_Rd_Data[24]),
        .I1(Q[24]),
        .I2(F3_Rd_Data[25]),
        .I3(Q[25]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_31 
       (.I0(F3_Rd_Data[22]),
        .I1(Q[22]),
        .I2(F3_Rd_Data[23]),
        .I3(Q[23]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_32 
       (.I0(F3_Rd_Data[20]),
        .I1(Q[20]),
        .I2(F3_Rd_Data[21]),
        .I3(Q[21]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_33 
       (.I0(F3_Rd_Data[18]),
        .I1(Q[18]),
        .I2(F3_Rd_Data[19]),
        .I3(Q[19]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_34 
       (.I0(F3_Rd_Data[16]),
        .I1(Q[16]),
        .I2(F3_Rd_Data[17]),
        .I3(Q[17]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_35 
       (.I0(F3_Rd_Data[14]),
        .I1(Q[14]),
        .I2(Q[15]),
        .I3(F3_Rd_Data[15]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_36 
       (.I0(F3_Rd_Data[12]),
        .I1(Q[12]),
        .I2(Q[13]),
        .I3(F3_Rd_Data[13]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_37 
       (.I0(F3_Rd_Data[10]),
        .I1(Q[10]),
        .I2(Q[11]),
        .I3(F3_Rd_Data[11]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_38 
       (.I0(F3_Rd_Data[8]),
        .I1(Q[8]),
        .I2(Q[9]),
        .I3(F3_Rd_Data[9]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_39 
       (.I0(F3_Rd_Data[6]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(F3_Rd_Data[7]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_39_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_4 
       (.I0(F3_Rd_Data[32]),
        .I1(Q[32]),
        .I2(F3_Rd_Data[28]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_17_n_0 ),
        .I4(Q[28]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_40 
       (.I0(F3_Rd_Data[4]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(F3_Rd_Data[5]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_41 
       (.I0(F3_Rd_Data[2]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(F3_Rd_Data[3]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_41_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_42 
       (.I0(F3_Rd_Data[0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(F3_Rd_Data[1]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_42_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_43 
       (.I0(F3_Rd_Data[14]),
        .I1(Q[14]),
        .I2(F3_Rd_Data[15]),
        .I3(Q[15]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_44 
       (.I0(F3_Rd_Data[12]),
        .I1(Q[12]),
        .I2(F3_Rd_Data[13]),
        .I3(Q[13]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_45 
       (.I0(F3_Rd_Data[10]),
        .I1(Q[10]),
        .I2(F3_Rd_Data[11]),
        .I3(Q[11]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_45_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_46 
       (.I0(F3_Rd_Data[8]),
        .I1(Q[8]),
        .I2(F3_Rd_Data[9]),
        .I3(Q[9]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_46_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_47 
       (.I0(F3_Rd_Data[6]),
        .I1(Q[6]),
        .I2(F3_Rd_Data[7]),
        .I3(Q[7]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_47_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_48 
       (.I0(F3_Rd_Data[4]),
        .I1(Q[4]),
        .I2(F3_Rd_Data[5]),
        .I3(Q[5]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_48_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_49 
       (.I0(F3_Rd_Data[2]),
        .I1(Q[2]),
        .I2(F3_Rd_Data[3]),
        .I3(Q[3]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_49_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_5 
       (.I0(F3_Rd_Data[32]),
        .I1(Q[32]),
        .I2(F3_Rd_Data[27]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_17_n_0 ),
        .I4(Q[27]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_50 
       (.I0(F3_Rd_Data[0]),
        .I1(Q[0]),
        .I2(F3_Rd_Data[1]),
        .I3(Q[1]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_50_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_6 
       (.I0(F3_Rd_Data[32]),
        .I1(Q[32]),
        .I2(F3_Rd_Data[26]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_17_n_0 ),
        .I4(Q[26]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_7 
       (.I0(F3_Rd_Data[32]),
        .I1(Q[32]),
        .I2(F3_Rd_Data[25]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_17_n_0 ),
        .I4(Q[25]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_8 
       (.I0(F3_Rd_Data[32]),
        .I1(Q[32]),
        .I2(F3_Rd_Data[24]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_17_n_0 ),
        .I4(Q[24]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_9 
       (.I0(F3_Rd_Data[31]),
        .I1(Q[31]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[7]_i_10 
       (.I0(F3_Rd_Data[7]),
        .I1(Q[7]),
        .O(\Wr_Lat_Cnt_Diff_reg[7]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[7]_i_11 
       (.I0(F3_Rd_Data[6]),
        .I1(Q[6]),
        .O(\Wr_Lat_Cnt_Diff_reg[7]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[7]_i_12 
       (.I0(F3_Rd_Data[5]),
        .I1(Q[5]),
        .O(\Wr_Lat_Cnt_Diff_reg[7]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[7]_i_13 
       (.I0(F3_Rd_Data[4]),
        .I1(Q[4]),
        .O(\Wr_Lat_Cnt_Diff_reg[7]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[7]_i_14 
       (.I0(F3_Rd_Data[3]),
        .I1(Q[3]),
        .O(\Wr_Lat_Cnt_Diff_reg[7]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[7]_i_15 
       (.I0(F3_Rd_Data[2]),
        .I1(Q[2]),
        .O(\Wr_Lat_Cnt_Diff_reg[7]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[7]_i_16 
       (.I0(F3_Rd_Data[1]),
        .I1(Q[1]),
        .O(\Wr_Lat_Cnt_Diff_reg[7]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[7]_i_17 
       (.I0(F3_Rd_Data[0]),
        .I1(Q[0]),
        .O(\Wr_Lat_Cnt_Diff_reg[7]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Wr_Lat_Cnt_Diff_reg[7]_i_2 
       (.I0(F3_Rd_Data[32]),
        .I1(Q[32]),
        .I2(F3_Rd_Data[7]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_17_n_0 ),
        .I4(Q[7]),
        .O(\Wr_Lat_Cnt_Diff_reg[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Wr_Lat_Cnt_Diff_reg[7]_i_3 
       (.I0(F3_Rd_Data[32]),
        .I1(Q[32]),
        .I2(F3_Rd_Data[6]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_17_n_0 ),
        .I4(Q[6]),
        .O(\Wr_Lat_Cnt_Diff_reg[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Wr_Lat_Cnt_Diff_reg[7]_i_4 
       (.I0(F3_Rd_Data[32]),
        .I1(Q[32]),
        .I2(F3_Rd_Data[5]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_17_n_0 ),
        .I4(Q[5]),
        .O(\Wr_Lat_Cnt_Diff_reg[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Wr_Lat_Cnt_Diff_reg[7]_i_5 
       (.I0(F3_Rd_Data[32]),
        .I1(Q[32]),
        .I2(F3_Rd_Data[4]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_17_n_0 ),
        .I4(Q[4]),
        .O(\Wr_Lat_Cnt_Diff_reg[7]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Wr_Lat_Cnt_Diff_reg[7]_i_6 
       (.I0(F3_Rd_Data[32]),
        .I1(Q[32]),
        .I2(F3_Rd_Data[3]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_17_n_0 ),
        .I4(Q[3]),
        .O(\Wr_Lat_Cnt_Diff_reg[7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Wr_Lat_Cnt_Diff_reg[7]_i_7 
       (.I0(F3_Rd_Data[32]),
        .I1(Q[32]),
        .I2(F3_Rd_Data[2]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_17_n_0 ),
        .I4(Q[2]),
        .O(\Wr_Lat_Cnt_Diff_reg[7]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Wr_Lat_Cnt_Diff_reg[7]_i_8 
       (.I0(F3_Rd_Data[32]),
        .I1(Q[32]),
        .I2(F3_Rd_Data[1]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_17_n_0 ),
        .I4(Q[1]),
        .O(\Wr_Lat_Cnt_Diff_reg[7]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Wr_Lat_Cnt_Diff_reg[7]_i_9 
       (.I0(F3_Rd_Data[32]),
        .I1(Q[32]),
        .I2(F3_Rd_Data[0]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_17_n_0 ),
        .I4(Q[0]),
        .O(\Wr_Lat_Cnt_Diff_reg[7]_i_9_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \Wr_Lat_Cnt_Diff_reg_reg[15]_i_1 
       (.CI(\Wr_Lat_Cnt_Diff_reg_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\Wr_Lat_Cnt_Diff_reg_reg[15]_i_1_n_0 ,\Wr_Lat_Cnt_Diff_reg_reg[15]_i_1_n_1 ,\Wr_Lat_Cnt_Diff_reg_reg[15]_i_1_n_2 ,\Wr_Lat_Cnt_Diff_reg_reg[15]_i_1_n_3 ,\Wr_Lat_Cnt_Diff_reg_reg[15]_i_1_n_4 ,\Wr_Lat_Cnt_Diff_reg_reg[15]_i_1_n_5 ,\Wr_Lat_Cnt_Diff_reg_reg[15]_i_1_n_6 ,\Wr_Lat_Cnt_Diff_reg_reg[15]_i_1_n_7 }),
        .DI({\Wr_Lat_Cnt_Diff_reg[15]_i_2_n_0 ,\Wr_Lat_Cnt_Diff_reg[15]_i_3_n_0 ,\Wr_Lat_Cnt_Diff_reg[15]_i_4_n_0 ,\Wr_Lat_Cnt_Diff_reg[15]_i_5_n_0 ,\Wr_Lat_Cnt_Diff_reg[15]_i_6_n_0 ,\Wr_Lat_Cnt_Diff_reg[15]_i_7_n_0 ,\Wr_Lat_Cnt_Diff_reg[15]_i_8_n_0 ,\Wr_Lat_Cnt_Diff_reg[15]_i_9_n_0 }),
        .O(D[15:8]),
        .S({\Wr_Lat_Cnt_Diff_reg[15]_i_10_n_0 ,\Wr_Lat_Cnt_Diff_reg[15]_i_11_n_0 ,\Wr_Lat_Cnt_Diff_reg[15]_i_12_n_0 ,\Wr_Lat_Cnt_Diff_reg[15]_i_13_n_0 ,\Wr_Lat_Cnt_Diff_reg[15]_i_14_n_0 ,\Wr_Lat_Cnt_Diff_reg[15]_i_15_n_0 ,\Wr_Lat_Cnt_Diff_reg[15]_i_16_n_0 ,\Wr_Lat_Cnt_Diff_reg[15]_i_17_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \Wr_Lat_Cnt_Diff_reg_reg[23]_i_1 
       (.CI(\Wr_Lat_Cnt_Diff_reg_reg[15]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\Wr_Lat_Cnt_Diff_reg_reg[23]_i_1_n_0 ,\Wr_Lat_Cnt_Diff_reg_reg[23]_i_1_n_1 ,\Wr_Lat_Cnt_Diff_reg_reg[23]_i_1_n_2 ,\Wr_Lat_Cnt_Diff_reg_reg[23]_i_1_n_3 ,\Wr_Lat_Cnt_Diff_reg_reg[23]_i_1_n_4 ,\Wr_Lat_Cnt_Diff_reg_reg[23]_i_1_n_5 ,\Wr_Lat_Cnt_Diff_reg_reg[23]_i_1_n_6 ,\Wr_Lat_Cnt_Diff_reg_reg[23]_i_1_n_7 }),
        .DI({\Wr_Lat_Cnt_Diff_reg[23]_i_2_n_0 ,\Wr_Lat_Cnt_Diff_reg[23]_i_3_n_0 ,\Wr_Lat_Cnt_Diff_reg[23]_i_4_n_0 ,\Wr_Lat_Cnt_Diff_reg[23]_i_5_n_0 ,\Wr_Lat_Cnt_Diff_reg[23]_i_6_n_0 ,\Wr_Lat_Cnt_Diff_reg[23]_i_7_n_0 ,\Wr_Lat_Cnt_Diff_reg[23]_i_8_n_0 ,\Wr_Lat_Cnt_Diff_reg[23]_i_9_n_0 }),
        .O(D[23:16]),
        .S({\Wr_Lat_Cnt_Diff_reg[23]_i_10_n_0 ,\Wr_Lat_Cnt_Diff_reg[23]_i_11_n_0 ,\Wr_Lat_Cnt_Diff_reg[23]_i_12_n_0 ,\Wr_Lat_Cnt_Diff_reg[23]_i_13_n_0 ,\Wr_Lat_Cnt_Diff_reg[23]_i_14_n_0 ,\Wr_Lat_Cnt_Diff_reg[23]_i_15_n_0 ,\Wr_Lat_Cnt_Diff_reg[23]_i_16_n_0 ,\Wr_Lat_Cnt_Diff_reg[23]_i_17_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \Wr_Lat_Cnt_Diff_reg_reg[31]_i_1 
       (.CI(\Wr_Lat_Cnt_Diff_reg_reg[23]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_1_CO_UNCONNECTED [7],\Wr_Lat_Cnt_Diff_reg_reg[31]_i_1_n_1 ,\Wr_Lat_Cnt_Diff_reg_reg[31]_i_1_n_2 ,\Wr_Lat_Cnt_Diff_reg_reg[31]_i_1_n_3 ,\Wr_Lat_Cnt_Diff_reg_reg[31]_i_1_n_4 ,\Wr_Lat_Cnt_Diff_reg_reg[31]_i_1_n_5 ,\Wr_Lat_Cnt_Diff_reg_reg[31]_i_1_n_6 ,\Wr_Lat_Cnt_Diff_reg_reg[31]_i_1_n_7 }),
        .DI({1'b0,\Wr_Lat_Cnt_Diff_reg[31]_i_2_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_3_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_4_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_5_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_6_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_7_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_8_n_0 }),
        .O(D[31:24]),
        .S({\Wr_Lat_Cnt_Diff_reg[31]_i_9_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_10_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_11_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_12_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_13_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_14_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_15_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_16_n_0 }));
  CARRY8 \Wr_Lat_Cnt_Diff_reg_reg[31]_i_17 
       (.CI(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_18_n_0 ),
        .CI_TOP(1'b0),
        .CO({\Wr_Lat_Cnt_Diff_reg_reg[31]_i_17_n_0 ,\Wr_Lat_Cnt_Diff_reg_reg[31]_i_17_n_1 ,\Wr_Lat_Cnt_Diff_reg_reg[31]_i_17_n_2 ,\Wr_Lat_Cnt_Diff_reg_reg[31]_i_17_n_3 ,\Wr_Lat_Cnt_Diff_reg_reg[31]_i_17_n_4 ,\Wr_Lat_Cnt_Diff_reg_reg[31]_i_17_n_5 ,\Wr_Lat_Cnt_Diff_reg_reg[31]_i_17_n_6 ,\Wr_Lat_Cnt_Diff_reg_reg[31]_i_17_n_7 }),
        .DI({\Wr_Lat_Cnt_Diff_reg[31]_i_19_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_20_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_21_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_22_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_23_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_24_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_25_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_26_n_0 }),
        .O(\NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_17_O_UNCONNECTED [7:0]),
        .S({\Wr_Lat_Cnt_Diff_reg[31]_i_27_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_28_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_29_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_30_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_31_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_32_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_33_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_34_n_0 }));
  CARRY8 \Wr_Lat_Cnt_Diff_reg_reg[31]_i_18 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\Wr_Lat_Cnt_Diff_reg_reg[31]_i_18_n_0 ,\Wr_Lat_Cnt_Diff_reg_reg[31]_i_18_n_1 ,\Wr_Lat_Cnt_Diff_reg_reg[31]_i_18_n_2 ,\Wr_Lat_Cnt_Diff_reg_reg[31]_i_18_n_3 ,\Wr_Lat_Cnt_Diff_reg_reg[31]_i_18_n_4 ,\Wr_Lat_Cnt_Diff_reg_reg[31]_i_18_n_5 ,\Wr_Lat_Cnt_Diff_reg_reg[31]_i_18_n_6 ,\Wr_Lat_Cnt_Diff_reg_reg[31]_i_18_n_7 }),
        .DI({\Wr_Lat_Cnt_Diff_reg[31]_i_35_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_36_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_37_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_38_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_39_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_40_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_41_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_42_n_0 }),
        .O(\NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_18_O_UNCONNECTED [7:0]),
        .S({\Wr_Lat_Cnt_Diff_reg[31]_i_43_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_44_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_45_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_46_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_47_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_48_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_49_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_50_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \Wr_Lat_Cnt_Diff_reg_reg[7]_i_1 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\Wr_Lat_Cnt_Diff_reg_reg[7]_i_1_n_0 ,\Wr_Lat_Cnt_Diff_reg_reg[7]_i_1_n_1 ,\Wr_Lat_Cnt_Diff_reg_reg[7]_i_1_n_2 ,\Wr_Lat_Cnt_Diff_reg_reg[7]_i_1_n_3 ,\Wr_Lat_Cnt_Diff_reg_reg[7]_i_1_n_4 ,\Wr_Lat_Cnt_Diff_reg_reg[7]_i_1_n_5 ,\Wr_Lat_Cnt_Diff_reg_reg[7]_i_1_n_6 ,\Wr_Lat_Cnt_Diff_reg_reg[7]_i_1_n_7 }),
        .DI({\Wr_Lat_Cnt_Diff_reg[7]_i_2_n_0 ,\Wr_Lat_Cnt_Diff_reg[7]_i_3_n_0 ,\Wr_Lat_Cnt_Diff_reg[7]_i_4_n_0 ,\Wr_Lat_Cnt_Diff_reg[7]_i_5_n_0 ,\Wr_Lat_Cnt_Diff_reg[7]_i_6_n_0 ,\Wr_Lat_Cnt_Diff_reg[7]_i_7_n_0 ,\Wr_Lat_Cnt_Diff_reg[7]_i_8_n_0 ,\Wr_Lat_Cnt_Diff_reg[7]_i_9_n_0 }),
        .O(D[7:0]),
        .S({\Wr_Lat_Cnt_Diff_reg[7]_i_10_n_0 ,\Wr_Lat_Cnt_Diff_reg[7]_i_11_n_0 ,\Wr_Lat_Cnt_Diff_reg[7]_i_12_n_0 ,\Wr_Lat_Cnt_Diff_reg[7]_i_13_n_0 ,\Wr_Lat_Cnt_Diff_reg[7]_i_14_n_0 ,\Wr_Lat_Cnt_Diff_reg[7]_i_15_n_0 ,\Wr_Lat_Cnt_Diff_reg[7]_i_16_n_0 ,\Wr_Lat_Cnt_Diff_reg[7]_i_17_n_0 }));
  FDRE \dout_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[0]),
        .Q(F3_Rd_Data[0]),
        .R(1'b0));
  FDRE \dout_reg[10] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[10]),
        .Q(F3_Rd_Data[10]),
        .R(1'b0));
  FDRE \dout_reg[11] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[11]),
        .Q(F3_Rd_Data[11]),
        .R(1'b0));
  FDRE \dout_reg[12] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[12]),
        .Q(F3_Rd_Data[12]),
        .R(1'b0));
  FDRE \dout_reg[13] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[13]),
        .Q(F3_Rd_Data[13]),
        .R(1'b0));
  FDRE \dout_reg[14] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[14]),
        .Q(F3_Rd_Data[14]),
        .R(1'b0));
  FDRE \dout_reg[15] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[15]),
        .Q(F3_Rd_Data[15]),
        .R(1'b0));
  FDRE \dout_reg[16] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[16]),
        .Q(F3_Rd_Data[16]),
        .R(1'b0));
  FDRE \dout_reg[17] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[17]),
        .Q(F3_Rd_Data[17]),
        .R(1'b0));
  FDRE \dout_reg[18] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[18]),
        .Q(F3_Rd_Data[18]),
        .R(1'b0));
  FDRE \dout_reg[19] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[19]),
        .Q(F3_Rd_Data[19]),
        .R(1'b0));
  FDRE \dout_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[1]),
        .Q(F3_Rd_Data[1]),
        .R(1'b0));
  FDRE \dout_reg[20] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[20]),
        .Q(F3_Rd_Data[20]),
        .R(1'b0));
  FDRE \dout_reg[21] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[21]),
        .Q(F3_Rd_Data[21]),
        .R(1'b0));
  FDRE \dout_reg[22] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[22]),
        .Q(F3_Rd_Data[22]),
        .R(1'b0));
  FDRE \dout_reg[23] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[23]),
        .Q(F3_Rd_Data[23]),
        .R(1'b0));
  FDRE \dout_reg[24] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[24]),
        .Q(F3_Rd_Data[24]),
        .R(1'b0));
  FDRE \dout_reg[25] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[25]),
        .Q(F3_Rd_Data[25]),
        .R(1'b0));
  FDRE \dout_reg[26] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[26]),
        .Q(F3_Rd_Data[26]),
        .R(1'b0));
  FDRE \dout_reg[27] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[27]),
        .Q(F3_Rd_Data[27]),
        .R(1'b0));
  FDRE \dout_reg[28] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[28]),
        .Q(F3_Rd_Data[28]),
        .R(1'b0));
  FDRE \dout_reg[29] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[29]),
        .Q(F3_Rd_Data[29]),
        .R(1'b0));
  FDRE \dout_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[2]),
        .Q(F3_Rd_Data[2]),
        .R(1'b0));
  FDRE \dout_reg[30] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[30]),
        .Q(F3_Rd_Data[30]),
        .R(1'b0));
  FDRE \dout_reg[31] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[31]),
        .Q(F3_Rd_Data[31]),
        .R(1'b0));
  FDRE \dout_reg[32] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[32]),
        .Q(F3_Rd_Data[32]),
        .R(1'b0));
  FDRE \dout_reg[3] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[3]),
        .Q(F3_Rd_Data[3]),
        .R(1'b0));
  FDRE \dout_reg[4] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[4]),
        .Q(F3_Rd_Data[4]),
        .R(1'b0));
  FDRE \dout_reg[5] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[5]),
        .Q(F3_Rd_Data[5]),
        .R(1'b0));
  FDRE \dout_reg[6] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[6]),
        .Q(F3_Rd_Data[6]),
        .R(1'b0));
  FDRE \dout_reg[7] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[7]),
        .Q(F3_Rd_Data[7]),
        .R(1'b0));
  FDRE \dout_reg[8] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[8]),
        .Q(F3_Rd_Data[8]),
        .R(1'b0));
  FDRE \dout_reg[9] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[9]),
        .Q(F3_Rd_Data[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF000000820000)) 
    empty_i_1__4
       (.I0(empty_i_2__8_n_0),
        .I1(\wptr_reg_n_0_[5] ),
        .I2(\rptr[5]_i_1__7_n_0 ),
        .I3(F4_Empty),
        .I4(empty2__0),
        .I5(F3_Empty),
        .O(empty0));
  LUT6 #(
    .INIT(64'h0480804040080804)) 
    empty_i_2__8
       (.I0(wptr_reg[3]),
        .I1(empty_i_4__7_n_0),
        .I2(wptr_reg[4]),
        .I3(empty_i_5__2_n_0),
        .I4(rptr_reg[3]),
        .I5(rptr_reg[4]),
        .O(empty_i_2__8_n_0));
  LUT4 #(
    .INIT(16'h77F7)) 
    empty_i_3
       (.I0(wr_latency_start_d2),
        .I1(out[0]),
        .I2(out[1]),
        .I3(\wptr_reg[0]_0 ),
        .O(empty2__0));
  LUT6 #(
    .INIT(64'h0180402010080402)) 
    empty_i_4__7
       (.I0(wptr_reg[0]),
        .I1(wptr_reg[1]),
        .I2(wptr_reg[2]),
        .I3(rptr_reg[0]),
        .I4(rptr_reg[1]),
        .I5(rptr_reg[2]),
        .O(empty_i_4__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'h80)) 
    empty_i_5__2
       (.I0(rptr_reg[2]),
        .I1(rptr_reg[0]),
        .I2(rptr_reg[1]),
        .O(empty_i_5__2_n_0));
  FDSE empty_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(empty0),
        .Q(F3_Empty),
        .S(SR));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1056" *) 
  (* RTL_RAM_NAME = "F3_WR_LAT_START/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "13" *) 
  RAM32M16 mem_reg_0_31_0_13
       (.ADDRA(rptr_reg),
        .ADDRB(rptr_reg),
        .ADDRC(rptr_reg),
        .ADDRD(rptr_reg),
        .ADDRE(rptr_reg),
        .ADDRF(rptr_reg),
        .ADDRG(rptr_reg),
        .ADDRH(wptr_reg),
        .DIA(\dout_reg[29]_0 [1:0]),
        .DIB(\dout_reg[29]_0 [3:2]),
        .DIC(\dout_reg[29]_0 [5:4]),
        .DID(\dout_reg[29]_0 [7:6]),
        .DIE(\dout_reg[29]_0 [9:8]),
        .DIF(\dout_reg[29]_0 [11:10]),
        .DIG(\dout_reg[29]_0 [13:12]),
        .DIH({1'b0,1'b0}),
        .DOA(dout0[1:0]),
        .DOB(dout0[3:2]),
        .DOC(dout0[5:4]),
        .DOD(dout0[7:6]),
        .DOE(dout0[9:8]),
        .DOF(dout0[11:10]),
        .DOG(dout0[13:12]),
        .DOH(NLW_mem_reg_0_31_0_13_DOH_UNCONNECTED[1:0]),
        .WCLK(core_aclk),
        .WE(F3_Wr_En));
  LUT4 #(
    .INIT(16'hB000)) 
    mem_reg_0_31_0_13_i_1__0
       (.I0(\wptr_reg[0]_0 ),
        .I1(out[1]),
        .I2(out[0]),
        .I3(wr_latency_start_d2),
        .O(F3_Wr_En));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1056" *) 
  (* RTL_RAM_NAME = "F3_WR_LAT_START/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "27" *) 
  RAM32M16 mem_reg_0_31_14_27
       (.ADDRA(rptr_reg),
        .ADDRB(rptr_reg),
        .ADDRC(rptr_reg),
        .ADDRD(rptr_reg),
        .ADDRE(rptr_reg),
        .ADDRF(rptr_reg),
        .ADDRG(rptr_reg),
        .ADDRH(wptr_reg),
        .DIA(\dout_reg[29]_0 [15:14]),
        .DIB(\dout_reg[29]_0 [17:16]),
        .DIC(\dout_reg[29]_0 [19:18]),
        .DID(\dout_reg[29]_0 [21:20]),
        .DIE(\dout_reg[29]_0 [23:22]),
        .DIF(\dout_reg[29]_0 [25:24]),
        .DIG(\dout_reg[29]_0 [27:26]),
        .DIH({1'b0,1'b0}),
        .DOA(dout0[15:14]),
        .DOB(dout0[17:16]),
        .DOC(dout0[19:18]),
        .DOD(dout0[21:20]),
        .DOE(dout0[23:22]),
        .DOF(dout0[25:24]),
        .DOG(dout0[27:26]),
        .DOH(NLW_mem_reg_0_31_14_27_DOH_UNCONNECTED[1:0]),
        .WCLK(core_aclk),
        .WE(F3_Wr_En));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1056" *) 
  (* RTL_RAM_NAME = "F3_WR_LAT_START/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "32" *) 
  RAM32M16 mem_reg_0_31_28_32
       (.ADDRA(rptr_reg),
        .ADDRB(rptr_reg),
        .ADDRC(rptr_reg),
        .ADDRD(rptr_reg),
        .ADDRE(rptr_reg),
        .ADDRF(rptr_reg),
        .ADDRG(rptr_reg),
        .ADDRH(wptr_reg),
        .DIA(\dout_reg[29]_0 [29:28]),
        .DIB(\dout_reg[29]_0 [31:30]),
        .DIC({1'b0,\dout_reg[29]_0 [32]}),
        .DID({1'b0,1'b0}),
        .DIE({1'b0,1'b0}),
        .DIF({1'b0,1'b0}),
        .DIG({1'b0,1'b0}),
        .DIH({1'b0,1'b0}),
        .DOA(dout0[29:28]),
        .DOB(dout0[31:30]),
        .DOC({NLW_mem_reg_0_31_28_32_DOC_UNCONNECTED[1],dout0[32]}),
        .DOD(NLW_mem_reg_0_31_28_32_DOD_UNCONNECTED[1:0]),
        .DOE(NLW_mem_reg_0_31_28_32_DOE_UNCONNECTED[1:0]),
        .DOF(NLW_mem_reg_0_31_28_32_DOF_UNCONNECTED[1:0]),
        .DOG(NLW_mem_reg_0_31_28_32_DOG_UNCONNECTED[1:0]),
        .DOH(NLW_mem_reg_0_31_28_32_DOH_UNCONNECTED[1:0]),
        .WCLK(core_aclk),
        .WE(F3_Wr_En));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rptr[0]_i_1__8 
       (.I0(rptr_reg[0]),
        .O(\rptr[0]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rptr[1]_i_1__8 
       (.I0(rptr_reg[0]),
        .I1(rptr_reg[1]),
        .O(\rptr[1]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rptr[2]_i_1__8 
       (.I0(rptr_reg[0]),
        .I1(rptr_reg[1]),
        .I2(rptr_reg[2]),
        .O(\rptr[2]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rptr[3]_i_1__8 
       (.I0(rptr_reg[1]),
        .I1(rptr_reg[0]),
        .I2(rptr_reg[2]),
        .I3(rptr_reg[3]),
        .O(\rptr[3]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rptr[4]_i_1__8 
       (.I0(rptr_reg[2]),
        .I1(rptr_reg[0]),
        .I2(rptr_reg[1]),
        .I3(rptr_reg[3]),
        .I4(rptr_reg[4]),
        .O(\rptr[4]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \rptr[5]_i_1__7 
       (.I0(rptr_reg[3]),
        .I1(rptr_reg[1]),
        .I2(rptr_reg[0]),
        .I3(rptr_reg[2]),
        .I4(rptr_reg[4]),
        .I5(p_0_in),
        .O(\rptr[5]_i_1__7_n_0 ));
  FDRE \rptr_reg[0] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[0]_i_1__8_n_0 ),
        .Q(rptr_reg[0]),
        .R(SR));
  FDRE \rptr_reg[1] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[1]_i_1__8_n_0 ),
        .Q(rptr_reg[1]),
        .R(SR));
  FDRE \rptr_reg[2] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[2]_i_1__8_n_0 ),
        .Q(rptr_reg[2]),
        .R(SR));
  FDRE \rptr_reg[3] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[3]_i_1__8_n_0 ),
        .Q(rptr_reg[3]),
        .R(SR));
  FDRE \rptr_reg[4] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[4]_i_1__8_n_0 ),
        .Q(rptr_reg[4]),
        .R(SR));
  FDRE \rptr_reg[5] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[5]_i_1__7_n_0 ),
        .Q(p_0_in),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \wptr[0]_i_1__2 
       (.I0(wptr_reg[0]),
        .O(p_0_in__3[0]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wptr[1]_i_1__2 
       (.I0(wptr_reg[0]),
        .I1(wptr_reg[1]),
        .O(p_0_in__3[1]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wptr[2]_i_1__2 
       (.I0(wptr_reg[0]),
        .I1(wptr_reg[1]),
        .I2(wptr_reg[2]),
        .O(p_0_in__3[2]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wptr[3]_i_1__2 
       (.I0(wptr_reg[1]),
        .I1(wptr_reg[0]),
        .I2(wptr_reg[2]),
        .I3(wptr_reg[3]),
        .O(p_0_in__3[3]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \wptr[4]_i_1__2 
       (.I0(wptr_reg[2]),
        .I1(wptr_reg[0]),
        .I2(wptr_reg[1]),
        .I3(wptr_reg[3]),
        .I4(wptr_reg[4]),
        .O(p_0_in__3[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \wptr[5]_i_1__1 
       (.I0(wptr_reg[3]),
        .I1(wptr_reg[1]),
        .I2(wptr_reg[0]),
        .I3(wptr_reg[2]),
        .I4(wptr_reg[4]),
        .I5(\wptr_reg_n_0_[5] ),
        .O(p_0_in__3[5]));
  FDRE \wptr_reg[0] 
       (.C(core_aclk),
        .CE(F3_Wr_En),
        .D(p_0_in__3[0]),
        .Q(wptr_reg[0]),
        .R(SR));
  FDRE \wptr_reg[1] 
       (.C(core_aclk),
        .CE(F3_Wr_En),
        .D(p_0_in__3[1]),
        .Q(wptr_reg[1]),
        .R(SR));
  FDRE \wptr_reg[2] 
       (.C(core_aclk),
        .CE(F3_Wr_En),
        .D(p_0_in__3[2]),
        .Q(wptr_reg[2]),
        .R(SR));
  FDRE \wptr_reg[3] 
       (.C(core_aclk),
        .CE(F3_Wr_En),
        .D(p_0_in__3[3]),
        .Q(wptr_reg[3]),
        .R(SR));
  FDRE \wptr_reg[4] 
       (.C(core_aclk),
        .CE(F3_Wr_En),
        .D(p_0_in__3[4]),
        .Q(wptr_reg[4]),
        .R(SR));
  FDRE \wptr_reg[5] 
       (.C(core_aclk),
        .CE(F3_Wr_En),
        .D(p_0_in__3[5]),
        .Q(\wptr_reg_n_0_[5] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_21_sync_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_sync_fifo__parameterized1_13
   (F4_Empty,
    dout,
    SR,
    core_aclk,
    \wptr_reg[0]_0 ,
    out,
    wr_latency_end_d2,
    F3_Empty,
    E,
    Q);
  output F4_Empty;
  output [32:0]dout;
  input [0:0]SR;
  input core_aclk;
  input \wptr_reg[0]_0 ;
  input [1:0]out;
  input wr_latency_end_d2;
  input F3_Empty;
  input [0:0]E;
  input [32:0]Q;

  wire [0:0]E;
  wire F3_Empty;
  wire F4_Empty;
  wire F4_Wr_En;
  wire [32:0]Q;
  wire [0:0]SR;
  wire core_aclk;
  wire [32:0]dout;
  wire [32:0]dout0;
  wire empty0;
  wire empty2__0;
  wire empty_i_2__7_n_0;
  wire empty_i_4__6_n_0;
  wire empty_i_5__1_n_0;
  wire [1:0]out;
  wire p_0_in;
  wire [5:0]p_0_in__4;
  wire \rptr[0]_i_1__7_n_0 ;
  wire \rptr[1]_i_1__7_n_0 ;
  wire \rptr[2]_i_1__7_n_0 ;
  wire \rptr[3]_i_1__7_n_0 ;
  wire \rptr[4]_i_1__7_n_0 ;
  wire \rptr[5]_i_1__6_n_0 ;
  wire [4:0]rptr_reg;
  wire [4:0]wptr_reg;
  wire \wptr_reg[0]_0 ;
  wire \wptr_reg_n_0_[5] ;
  wire wr_latency_end_d2;
  wire [1:0]NLW_mem_reg_0_31_0_13_DOH_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_31_14_27_DOH_UNCONNECTED;
  wire [1:1]NLW_mem_reg_0_31_28_32_DOC_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_31_28_32_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_31_28_32_DOE_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_31_28_32_DOF_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_31_28_32_DOG_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_31_28_32_DOH_UNCONNECTED;

  FDRE \dout_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[0]),
        .Q(dout[0]),
        .R(1'b0));
  FDRE \dout_reg[10] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[10]),
        .Q(dout[10]),
        .R(1'b0));
  FDRE \dout_reg[11] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[11]),
        .Q(dout[11]),
        .R(1'b0));
  FDRE \dout_reg[12] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[12]),
        .Q(dout[12]),
        .R(1'b0));
  FDRE \dout_reg[13] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[13]),
        .Q(dout[13]),
        .R(1'b0));
  FDRE \dout_reg[14] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[14]),
        .Q(dout[14]),
        .R(1'b0));
  FDRE \dout_reg[15] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[15]),
        .Q(dout[15]),
        .R(1'b0));
  FDRE \dout_reg[16] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[16]),
        .Q(dout[16]),
        .R(1'b0));
  FDRE \dout_reg[17] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[17]),
        .Q(dout[17]),
        .R(1'b0));
  FDRE \dout_reg[18] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[18]),
        .Q(dout[18]),
        .R(1'b0));
  FDRE \dout_reg[19] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[19]),
        .Q(dout[19]),
        .R(1'b0));
  FDRE \dout_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[1]),
        .Q(dout[1]),
        .R(1'b0));
  FDRE \dout_reg[20] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[20]),
        .Q(dout[20]),
        .R(1'b0));
  FDRE \dout_reg[21] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[21]),
        .Q(dout[21]),
        .R(1'b0));
  FDRE \dout_reg[22] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[22]),
        .Q(dout[22]),
        .R(1'b0));
  FDRE \dout_reg[23] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[23]),
        .Q(dout[23]),
        .R(1'b0));
  FDRE \dout_reg[24] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[24]),
        .Q(dout[24]),
        .R(1'b0));
  FDRE \dout_reg[25] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[25]),
        .Q(dout[25]),
        .R(1'b0));
  FDRE \dout_reg[26] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[26]),
        .Q(dout[26]),
        .R(1'b0));
  FDRE \dout_reg[27] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[27]),
        .Q(dout[27]),
        .R(1'b0));
  FDRE \dout_reg[28] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[28]),
        .Q(dout[28]),
        .R(1'b0));
  FDRE \dout_reg[29] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[29]),
        .Q(dout[29]),
        .R(1'b0));
  FDRE \dout_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[2]),
        .Q(dout[2]),
        .R(1'b0));
  FDRE \dout_reg[30] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[30]),
        .Q(dout[30]),
        .R(1'b0));
  FDRE \dout_reg[31] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[31]),
        .Q(dout[31]),
        .R(1'b0));
  FDRE \dout_reg[32] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[32]),
        .Q(dout[32]),
        .R(1'b0));
  FDRE \dout_reg[3] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[3]),
        .Q(dout[3]),
        .R(1'b0));
  FDRE \dout_reg[4] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[4]),
        .Q(dout[4]),
        .R(1'b0));
  FDRE \dout_reg[5] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[5]),
        .Q(dout[5]),
        .R(1'b0));
  FDRE \dout_reg[6] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[6]),
        .Q(dout[6]),
        .R(1'b0));
  FDRE \dout_reg[7] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[7]),
        .Q(dout[7]),
        .R(1'b0));
  FDRE \dout_reg[8] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[8]),
        .Q(dout[8]),
        .R(1'b0));
  FDRE \dout_reg[9] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[9]),
        .Q(dout[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF000000820000)) 
    empty_i_1__5
       (.I0(empty_i_2__7_n_0),
        .I1(\wptr_reg_n_0_[5] ),
        .I2(\rptr[5]_i_1__6_n_0 ),
        .I3(F3_Empty),
        .I4(empty2__0),
        .I5(F4_Empty),
        .O(empty0));
  LUT6 #(
    .INIT(64'h0480804040080804)) 
    empty_i_2__7
       (.I0(wptr_reg[3]),
        .I1(empty_i_4__6_n_0),
        .I2(wptr_reg[4]),
        .I3(empty_i_5__1_n_0),
        .I4(rptr_reg[3]),
        .I5(rptr_reg[4]),
        .O(empty_i_2__7_n_0));
  LUT4 #(
    .INIT(16'h77F7)) 
    empty_i_3__0
       (.I0(wr_latency_end_d2),
        .I1(out[0]),
        .I2(out[1]),
        .I3(\wptr_reg[0]_0 ),
        .O(empty2__0));
  LUT6 #(
    .INIT(64'h0180402010080402)) 
    empty_i_4__6
       (.I0(wptr_reg[0]),
        .I1(wptr_reg[1]),
        .I2(wptr_reg[2]),
        .I3(rptr_reg[0]),
        .I4(rptr_reg[1]),
        .I5(rptr_reg[2]),
        .O(empty_i_4__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'h80)) 
    empty_i_5__1
       (.I0(rptr_reg[2]),
        .I1(rptr_reg[0]),
        .I2(rptr_reg[1]),
        .O(empty_i_5__1_n_0));
  FDSE empty_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(empty0),
        .Q(F4_Empty),
        .S(SR));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1056" *) 
  (* RTL_RAM_NAME = "F4_WR_LAT_END/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "13" *) 
  RAM32M16 mem_reg_0_31_0_13
       (.ADDRA(rptr_reg),
        .ADDRB(rptr_reg),
        .ADDRC(rptr_reg),
        .ADDRD(rptr_reg),
        .ADDRE(rptr_reg),
        .ADDRF(rptr_reg),
        .ADDRG(rptr_reg),
        .ADDRH(wptr_reg),
        .DIA(Q[1:0]),
        .DIB(Q[3:2]),
        .DIC(Q[5:4]),
        .DID(Q[7:6]),
        .DIE(Q[9:8]),
        .DIF(Q[11:10]),
        .DIG(Q[13:12]),
        .DIH({1'b0,1'b0}),
        .DOA(dout0[1:0]),
        .DOB(dout0[3:2]),
        .DOC(dout0[5:4]),
        .DOD(dout0[7:6]),
        .DOE(dout0[9:8]),
        .DOF(dout0[11:10]),
        .DOG(dout0[13:12]),
        .DOH(NLW_mem_reg_0_31_0_13_DOH_UNCONNECTED[1:0]),
        .WCLK(core_aclk),
        .WE(F4_Wr_En));
  LUT4 #(
    .INIT(16'hB000)) 
    mem_reg_0_31_0_13_i_1__1
       (.I0(\wptr_reg[0]_0 ),
        .I1(out[1]),
        .I2(out[0]),
        .I3(wr_latency_end_d2),
        .O(F4_Wr_En));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1056" *) 
  (* RTL_RAM_NAME = "F4_WR_LAT_END/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "27" *) 
  RAM32M16 mem_reg_0_31_14_27
       (.ADDRA(rptr_reg),
        .ADDRB(rptr_reg),
        .ADDRC(rptr_reg),
        .ADDRD(rptr_reg),
        .ADDRE(rptr_reg),
        .ADDRF(rptr_reg),
        .ADDRG(rptr_reg),
        .ADDRH(wptr_reg),
        .DIA(Q[15:14]),
        .DIB(Q[17:16]),
        .DIC(Q[19:18]),
        .DID(Q[21:20]),
        .DIE(Q[23:22]),
        .DIF(Q[25:24]),
        .DIG(Q[27:26]),
        .DIH({1'b0,1'b0}),
        .DOA(dout0[15:14]),
        .DOB(dout0[17:16]),
        .DOC(dout0[19:18]),
        .DOD(dout0[21:20]),
        .DOE(dout0[23:22]),
        .DOF(dout0[25:24]),
        .DOG(dout0[27:26]),
        .DOH(NLW_mem_reg_0_31_14_27_DOH_UNCONNECTED[1:0]),
        .WCLK(core_aclk),
        .WE(F4_Wr_En));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1056" *) 
  (* RTL_RAM_NAME = "F4_WR_LAT_END/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "32" *) 
  RAM32M16 mem_reg_0_31_28_32
       (.ADDRA(rptr_reg),
        .ADDRB(rptr_reg),
        .ADDRC(rptr_reg),
        .ADDRD(rptr_reg),
        .ADDRE(rptr_reg),
        .ADDRF(rptr_reg),
        .ADDRG(rptr_reg),
        .ADDRH(wptr_reg),
        .DIA(Q[29:28]),
        .DIB(Q[31:30]),
        .DIC({1'b0,Q[32]}),
        .DID({1'b0,1'b0}),
        .DIE({1'b0,1'b0}),
        .DIF({1'b0,1'b0}),
        .DIG({1'b0,1'b0}),
        .DIH({1'b0,1'b0}),
        .DOA(dout0[29:28]),
        .DOB(dout0[31:30]),
        .DOC({NLW_mem_reg_0_31_28_32_DOC_UNCONNECTED[1],dout0[32]}),
        .DOD(NLW_mem_reg_0_31_28_32_DOD_UNCONNECTED[1:0]),
        .DOE(NLW_mem_reg_0_31_28_32_DOE_UNCONNECTED[1:0]),
        .DOF(NLW_mem_reg_0_31_28_32_DOF_UNCONNECTED[1:0]),
        .DOG(NLW_mem_reg_0_31_28_32_DOG_UNCONNECTED[1:0]),
        .DOH(NLW_mem_reg_0_31_28_32_DOH_UNCONNECTED[1:0]),
        .WCLK(core_aclk),
        .WE(F4_Wr_En));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rptr[0]_i_1__7 
       (.I0(rptr_reg[0]),
        .O(\rptr[0]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rptr[1]_i_1__7 
       (.I0(rptr_reg[0]),
        .I1(rptr_reg[1]),
        .O(\rptr[1]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rptr[2]_i_1__7 
       (.I0(rptr_reg[0]),
        .I1(rptr_reg[1]),
        .I2(rptr_reg[2]),
        .O(\rptr[2]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rptr[3]_i_1__7 
       (.I0(rptr_reg[1]),
        .I1(rptr_reg[0]),
        .I2(rptr_reg[2]),
        .I3(rptr_reg[3]),
        .O(\rptr[3]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rptr[4]_i_1__7 
       (.I0(rptr_reg[2]),
        .I1(rptr_reg[0]),
        .I2(rptr_reg[1]),
        .I3(rptr_reg[3]),
        .I4(rptr_reg[4]),
        .O(\rptr[4]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \rptr[5]_i_1__6 
       (.I0(rptr_reg[3]),
        .I1(rptr_reg[1]),
        .I2(rptr_reg[0]),
        .I3(rptr_reg[2]),
        .I4(rptr_reg[4]),
        .I5(p_0_in),
        .O(\rptr[5]_i_1__6_n_0 ));
  FDRE \rptr_reg[0] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[0]_i_1__7_n_0 ),
        .Q(rptr_reg[0]),
        .R(SR));
  FDRE \rptr_reg[1] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[1]_i_1__7_n_0 ),
        .Q(rptr_reg[1]),
        .R(SR));
  FDRE \rptr_reg[2] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[2]_i_1__7_n_0 ),
        .Q(rptr_reg[2]),
        .R(SR));
  FDRE \rptr_reg[3] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[3]_i_1__7_n_0 ),
        .Q(rptr_reg[3]),
        .R(SR));
  FDRE \rptr_reg[4] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[4]_i_1__7_n_0 ),
        .Q(rptr_reg[4]),
        .R(SR));
  FDRE \rptr_reg[5] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[5]_i_1__6_n_0 ),
        .Q(p_0_in),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \wptr[0]_i_1__3 
       (.I0(wptr_reg[0]),
        .O(p_0_in__4[0]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wptr[1]_i_1__3 
       (.I0(wptr_reg[0]),
        .I1(wptr_reg[1]),
        .O(p_0_in__4[1]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wptr[2]_i_1__3 
       (.I0(wptr_reg[0]),
        .I1(wptr_reg[1]),
        .I2(wptr_reg[2]),
        .O(p_0_in__4[2]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wptr[3]_i_1__3 
       (.I0(wptr_reg[1]),
        .I1(wptr_reg[0]),
        .I2(wptr_reg[2]),
        .I3(wptr_reg[3]),
        .O(p_0_in__4[3]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \wptr[4]_i_1__3 
       (.I0(wptr_reg[2]),
        .I1(wptr_reg[0]),
        .I2(wptr_reg[1]),
        .I3(wptr_reg[3]),
        .I4(wptr_reg[4]),
        .O(p_0_in__4[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \wptr[5]_i_1__2 
       (.I0(wptr_reg[3]),
        .I1(wptr_reg[1]),
        .I2(wptr_reg[0]),
        .I3(wptr_reg[2]),
        .I4(wptr_reg[4]),
        .I5(\wptr_reg_n_0_[5] ),
        .O(p_0_in__4[5]));
  FDRE \wptr_reg[0] 
       (.C(core_aclk),
        .CE(F4_Wr_En),
        .D(p_0_in__4[0]),
        .Q(wptr_reg[0]),
        .R(SR));
  FDRE \wptr_reg[1] 
       (.C(core_aclk),
        .CE(F4_Wr_En),
        .D(p_0_in__4[1]),
        .Q(wptr_reg[1]),
        .R(SR));
  FDRE \wptr_reg[2] 
       (.C(core_aclk),
        .CE(F4_Wr_En),
        .D(p_0_in__4[2]),
        .Q(wptr_reg[2]),
        .R(SR));
  FDRE \wptr_reg[3] 
       (.C(core_aclk),
        .CE(F4_Wr_En),
        .D(p_0_in__4[3]),
        .Q(wptr_reg[3]),
        .R(SR));
  FDRE \wptr_reg[4] 
       (.C(core_aclk),
        .CE(F4_Wr_En),
        .D(p_0_in__4[4]),
        .Q(wptr_reg[4]),
        .R(SR));
  FDRE \wptr_reg[5] 
       (.C(core_aclk),
        .CE(F4_Wr_En),
        .D(p_0_in__4[5]),
        .Q(\wptr_reg_n_0_[5] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_21_sync_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_sync_fifo__parameterized1_17
   (full_reg_0,
    rst_int_n_reg,
    Read_Latency_One,
    Read_Latency_One_D10,
    dout,
    empty_reg_0,
    core_aclk,
    Read_Latency_One_D1,
    Rd_Latency_Fifo_Rd_En,
    Metrics_Cnt_En_Int,
    Rd_Latency_Fifo_Wr_En,
    out,
    \wptr_reg[5]_0 ,
    Rd_Latency_Fifo_Wr_En_reg,
    Rd_Latency_Fifo_Wr_En_reg_0,
    Rd_Latency_Fifo_Rd_En2,
    rd_latency_end,
    rid_match_reg,
    Rd_Lat_Start,
    p_3_out0_out,
    Read_Latency_One_D1_reg,
    Q);
  output full_reg_0;
  output rst_int_n_reg;
  output Read_Latency_One;
  output Read_Latency_One_D10;
  output [32:0]dout;
  input [0:0]empty_reg_0;
  input core_aclk;
  input Read_Latency_One_D1;
  input Rd_Latency_Fifo_Rd_En;
  input Metrics_Cnt_En_Int;
  input Rd_Latency_Fifo_Wr_En;
  input [2:0]out;
  input \wptr_reg[5]_0 ;
  input Rd_Latency_Fifo_Wr_En_reg;
  input [0:0]Rd_Latency_Fifo_Wr_En_reg_0;
  input Rd_Latency_Fifo_Rd_En2;
  input rd_latency_end;
  input rid_match_reg;
  input Rd_Lat_Start;
  input p_3_out0_out;
  input Read_Latency_One_D1_reg;
  input [32:0]Q;

  wire Metrics_Cnt_En_Int;
  wire [32:0]Q;
  wire Rd_Lat_Start;
  wire Rd_Latency_Fifo_Empty;
  wire Rd_Latency_Fifo_Full;
  wire Rd_Latency_Fifo_Rd_En;
  wire Rd_Latency_Fifo_Rd_En2;
  wire Rd_Latency_Fifo_Rd_En_out;
  wire Rd_Latency_Fifo_Wr_En;
  wire Rd_Latency_Fifo_Wr_En_reg;
  wire [0:0]Rd_Latency_Fifo_Wr_En_reg_0;
  wire Read_Latency_One;
  wire Read_Latency_One_D1;
  wire Read_Latency_One_D10;
  wire Read_Latency_One_D1_reg;
  wire core_aclk;
  wire [32:0]dout;
  wire [32:0]dout0;
  wire empty0;
  wire empty_i_2__6_n_0;
  wire empty_i_3__7_n_0;
  wire empty_i_4__5_n_0;
  wire [0:0]empty_reg_0;
  wire full0;
  wire full_i_2_n_0;
  wire full_i_3_n_0;
  wire full_i_4_n_0;
  wire full_reg_0;
  wire [2:0]out;
  wire p_0_in;
  wire [5:0]p_0_in__5;
  wire p_3_out0_out;
  wire rd_latency_end;
  wire rid_match_reg;
  wire \rptr[0]_i_1__6_n_0 ;
  wire \rptr[1]_i_1__6_n_0 ;
  wire \rptr[2]_i_1__6_n_0 ;
  wire \rptr[3]_i_1__6_n_0 ;
  wire \rptr[4]_i_1__6_n_0 ;
  wire \rptr[5]_i_2_n_0 ;
  wire [4:0]rptr_reg;
  wire rst_int_n_reg;
  wire [4:0]wptr_reg;
  wire \wptr_reg[5]_0 ;
  wire \wptr_reg_n_0_[5] ;
  wire wren0;
  wire [1:0]NLW_mem_reg_0_31_0_13_DOH_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_31_14_27_DOH_UNCONNECTED;
  wire [1:1]NLW_mem_reg_0_31_28_32_DOC_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_31_28_32_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_31_28_32_DOE_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_31_28_32_DOF_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_31_28_32_DOG_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_31_28_32_DOH_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    Rd_Latency_Fifo_Rd_En_i_1
       (.I0(Rd_Latency_Fifo_Rd_En2),
        .I1(Rd_Latency_Fifo_Wr_En_reg),
        .I2(Rd_Latency_Fifo_Empty),
        .I3(rd_latency_end),
        .O(rst_int_n_reg));
  LUT3 #(
    .INIT(8'h40)) 
    Rd_Latency_Fifo_Wr_En_i_1
       (.I0(Rd_Latency_Fifo_Full),
        .I1(Rd_Latency_Fifo_Wr_En_reg),
        .I2(Rd_Latency_Fifo_Wr_En_reg_0),
        .O(full_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'h2)) 
    Read_Latency_One_D1_i_1
       (.I0(Read_Latency_One_D1_reg),
        .I1(Rd_Latency_Fifo_Empty),
        .O(Read_Latency_One_D10));
  LUT6 #(
    .INIT(64'hAAA222A200000000)) 
    Read_Latency_One_i_1
       (.I0(Rd_Latency_Fifo_Empty),
        .I1(out[1]),
        .I2(rid_match_reg),
        .I3(Rd_Lat_Start),
        .I4(p_3_out0_out),
        .I5(rd_latency_end),
        .O(Read_Latency_One));
  FDRE \dout_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[0]),
        .Q(dout[0]),
        .R(1'b0));
  FDRE \dout_reg[10] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[10]),
        .Q(dout[10]),
        .R(1'b0));
  FDRE \dout_reg[11] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[11]),
        .Q(dout[11]),
        .R(1'b0));
  FDRE \dout_reg[12] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[12]),
        .Q(dout[12]),
        .R(1'b0));
  FDRE \dout_reg[13] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[13]),
        .Q(dout[13]),
        .R(1'b0));
  FDRE \dout_reg[14] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[14]),
        .Q(dout[14]),
        .R(1'b0));
  FDRE \dout_reg[15] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[15]),
        .Q(dout[15]),
        .R(1'b0));
  FDRE \dout_reg[16] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[16]),
        .Q(dout[16]),
        .R(1'b0));
  FDRE \dout_reg[17] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[17]),
        .Q(dout[17]),
        .R(1'b0));
  FDRE \dout_reg[18] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[18]),
        .Q(dout[18]),
        .R(1'b0));
  FDRE \dout_reg[19] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[19]),
        .Q(dout[19]),
        .R(1'b0));
  FDRE \dout_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[1]),
        .Q(dout[1]),
        .R(1'b0));
  FDRE \dout_reg[20] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[20]),
        .Q(dout[20]),
        .R(1'b0));
  FDRE \dout_reg[21] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[21]),
        .Q(dout[21]),
        .R(1'b0));
  FDRE \dout_reg[22] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[22]),
        .Q(dout[22]),
        .R(1'b0));
  FDRE \dout_reg[23] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[23]),
        .Q(dout[23]),
        .R(1'b0));
  FDRE \dout_reg[24] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[24]),
        .Q(dout[24]),
        .R(1'b0));
  FDRE \dout_reg[25] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[25]),
        .Q(dout[25]),
        .R(1'b0));
  FDRE \dout_reg[26] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[26]),
        .Q(dout[26]),
        .R(1'b0));
  FDRE \dout_reg[27] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[27]),
        .Q(dout[27]),
        .R(1'b0));
  FDRE \dout_reg[28] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[28]),
        .Q(dout[28]),
        .R(1'b0));
  FDRE \dout_reg[29] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[29]),
        .Q(dout[29]),
        .R(1'b0));
  FDRE \dout_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[2]),
        .Q(dout[2]),
        .R(1'b0));
  FDRE \dout_reg[30] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[30]),
        .Q(dout[30]),
        .R(1'b0));
  FDRE \dout_reg[31] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[31]),
        .Q(dout[31]),
        .R(1'b0));
  FDRE \dout_reg[32] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[32]),
        .Q(dout[32]),
        .R(1'b0));
  FDRE \dout_reg[3] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[3]),
        .Q(dout[3]),
        .R(1'b0));
  FDRE \dout_reg[4] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[4]),
        .Q(dout[4]),
        .R(1'b0));
  FDRE \dout_reg[5] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[5]),
        .Q(dout[5]),
        .R(1'b0));
  FDRE \dout_reg[6] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[6]),
        .Q(dout[6]),
        .R(1'b0));
  FDRE \dout_reg[7] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[7]),
        .Q(dout[7]),
        .R(1'b0));
  FDRE \dout_reg[8] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[8]),
        .Q(dout[8]),
        .R(1'b0));
  FDRE \dout_reg[9] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[9]),
        .Q(dout[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000FFFF00008200)) 
    empty_i_1__0
       (.I0(empty_i_2__6_n_0),
        .I1(\wptr_reg_n_0_[5] ),
        .I2(\rptr[5]_i_2_n_0 ),
        .I3(Rd_Latency_Fifo_Rd_En_out),
        .I4(wren0),
        .I5(Rd_Latency_Fifo_Empty),
        .O(empty0));
  LUT6 #(
    .INIT(64'h0480804040080804)) 
    empty_i_2__6
       (.I0(wptr_reg[3]),
        .I1(empty_i_3__7_n_0),
        .I2(wptr_reg[4]),
        .I3(empty_i_4__5_n_0),
        .I4(rptr_reg[3]),
        .I5(rptr_reg[4]),
        .O(empty_i_2__6_n_0));
  LUT6 #(
    .INIT(64'h0180402010080402)) 
    empty_i_3__7
       (.I0(wptr_reg[0]),
        .I1(wptr_reg[1]),
        .I2(wptr_reg[2]),
        .I3(rptr_reg[0]),
        .I4(rptr_reg[1]),
        .I5(rptr_reg[2]),
        .O(empty_i_3__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'h80)) 
    empty_i_4__5
       (.I0(rptr_reg[2]),
        .I1(rptr_reg[0]),
        .I2(rptr_reg[1]),
        .O(empty_i_4__5_n_0));
  FDSE empty_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(empty0),
        .Q(Rd_Latency_Fifo_Empty),
        .S(empty_reg_0));
  LUT6 #(
    .INIT(64'h000000000000ABBA)) 
    full_i_1
       (.I0(Rd_Latency_Fifo_Full),
        .I1(full_i_2_n_0),
        .I2(p_0_in__5[5]),
        .I3(p_0_in),
        .I4(Read_Latency_One_D1),
        .I5(Rd_Latency_Fifo_Rd_En),
        .O(full0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF9FFF)) 
    full_i_2
       (.I0(rptr_reg[0]),
        .I1(wptr_reg[0]),
        .I2(Metrics_Cnt_En_Int),
        .I3(Rd_Latency_Fifo_Wr_En),
        .I4(full_i_3_n_0),
        .I5(full_i_4_n_0),
        .O(full_i_2_n_0));
  LUT6 #(
    .INIT(64'hD696BFFFBFFFD696)) 
    full_i_3
       (.I0(rptr_reg[1]),
        .I1(wptr_reg[1]),
        .I2(wptr_reg[0]),
        .I3(wptr_reg[2]),
        .I4(wptr_reg[3]),
        .I5(rptr_reg[3]),
        .O(full_i_3_n_0));
  LUT6 #(
    .INIT(64'h8778FFFFFFFF8778)) 
    full_i_4
       (.I0(wptr_reg[0]),
        .I1(wptr_reg[1]),
        .I2(wptr_reg[2]),
        .I3(rptr_reg[2]),
        .I4(p_0_in__5[4]),
        .I5(rptr_reg[4]),
        .O(full_i_4_n_0));
  FDRE full_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(full0),
        .Q(Rd_Latency_Fifo_Full),
        .R(empty_reg_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1056" *) 
  (* RTL_RAM_NAME = "rd_latency_fifo_inst/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "13" *) 
  RAM32M16 mem_reg_0_31_0_13
       (.ADDRA(rptr_reg),
        .ADDRB(rptr_reg),
        .ADDRC(rptr_reg),
        .ADDRD(rptr_reg),
        .ADDRE(rptr_reg),
        .ADDRF(rptr_reg),
        .ADDRG(rptr_reg),
        .ADDRH(wptr_reg),
        .DIA(Q[1:0]),
        .DIB(Q[3:2]),
        .DIC(Q[5:4]),
        .DID(Q[7:6]),
        .DIE(Q[9:8]),
        .DIF(Q[11:10]),
        .DIG(Q[13:12]),
        .DIH({1'b0,1'b0}),
        .DOA(dout0[1:0]),
        .DOB(dout0[3:2]),
        .DOC(dout0[5:4]),
        .DOD(dout0[7:6]),
        .DOE(dout0[9:8]),
        .DOF(dout0[11:10]),
        .DOG(dout0[13:12]),
        .DOH(NLW_mem_reg_0_31_0_13_DOH_UNCONNECTED[1:0]),
        .WCLK(core_aclk),
        .WE(wren0));
  LUT4 #(
    .INIT(16'h8808)) 
    mem_reg_0_31_0_13_i_1
       (.I0(Rd_Latency_Fifo_Wr_En),
        .I1(out[0]),
        .I2(out[2]),
        .I3(\wptr_reg[5]_0 ),
        .O(wren0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1056" *) 
  (* RTL_RAM_NAME = "rd_latency_fifo_inst/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "27" *) 
  RAM32M16 mem_reg_0_31_14_27
       (.ADDRA(rptr_reg),
        .ADDRB(rptr_reg),
        .ADDRC(rptr_reg),
        .ADDRD(rptr_reg),
        .ADDRE(rptr_reg),
        .ADDRF(rptr_reg),
        .ADDRG(rptr_reg),
        .ADDRH(wptr_reg),
        .DIA(Q[15:14]),
        .DIB(Q[17:16]),
        .DIC(Q[19:18]),
        .DID(Q[21:20]),
        .DIE(Q[23:22]),
        .DIF(Q[25:24]),
        .DIG(Q[27:26]),
        .DIH({1'b0,1'b0}),
        .DOA(dout0[15:14]),
        .DOB(dout0[17:16]),
        .DOC(dout0[19:18]),
        .DOD(dout0[21:20]),
        .DOE(dout0[23:22]),
        .DOF(dout0[25:24]),
        .DOG(dout0[27:26]),
        .DOH(NLW_mem_reg_0_31_14_27_DOH_UNCONNECTED[1:0]),
        .WCLK(core_aclk),
        .WE(wren0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1056" *) 
  (* RTL_RAM_NAME = "rd_latency_fifo_inst/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "32" *) 
  RAM32M16 mem_reg_0_31_28_32
       (.ADDRA(rptr_reg),
        .ADDRB(rptr_reg),
        .ADDRC(rptr_reg),
        .ADDRD(rptr_reg),
        .ADDRE(rptr_reg),
        .ADDRF(rptr_reg),
        .ADDRG(rptr_reg),
        .ADDRH(wptr_reg),
        .DIA(Q[29:28]),
        .DIB(Q[31:30]),
        .DIC({1'b0,Q[32]}),
        .DID({1'b0,1'b0}),
        .DIE({1'b0,1'b0}),
        .DIF({1'b0,1'b0}),
        .DIG({1'b0,1'b0}),
        .DIH({1'b0,1'b0}),
        .DOA(dout0[29:28]),
        .DOB(dout0[31:30]),
        .DOC({NLW_mem_reg_0_31_28_32_DOC_UNCONNECTED[1],dout0[32]}),
        .DOD(NLW_mem_reg_0_31_28_32_DOD_UNCONNECTED[1:0]),
        .DOE(NLW_mem_reg_0_31_28_32_DOE_UNCONNECTED[1:0]),
        .DOF(NLW_mem_reg_0_31_28_32_DOF_UNCONNECTED[1:0]),
        .DOG(NLW_mem_reg_0_31_28_32_DOG_UNCONNECTED[1:0]),
        .DOH(NLW_mem_reg_0_31_28_32_DOH_UNCONNECTED[1:0]),
        .WCLK(core_aclk),
        .WE(wren0));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rptr[0]_i_1__6 
       (.I0(rptr_reg[0]),
        .O(\rptr[0]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rptr[1]_i_1__6 
       (.I0(rptr_reg[0]),
        .I1(rptr_reg[1]),
        .O(\rptr[1]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rptr[2]_i_1__6 
       (.I0(rptr_reg[0]),
        .I1(rptr_reg[1]),
        .I2(rptr_reg[2]),
        .O(\rptr[2]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rptr[3]_i_1__6 
       (.I0(rptr_reg[1]),
        .I1(rptr_reg[0]),
        .I2(rptr_reg[2]),
        .I3(rptr_reg[3]),
        .O(\rptr[3]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rptr[4]_i_1__6 
       (.I0(rptr_reg[2]),
        .I1(rptr_reg[0]),
        .I2(rptr_reg[1]),
        .I3(rptr_reg[3]),
        .I4(rptr_reg[4]),
        .O(\rptr[4]_i_1__6_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \rptr[5]_i_1 
       (.I0(Rd_Latency_Fifo_Rd_En),
        .I1(Read_Latency_One_D1),
        .O(Rd_Latency_Fifo_Rd_En_out));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \rptr[5]_i_2 
       (.I0(rptr_reg[3]),
        .I1(rptr_reg[1]),
        .I2(rptr_reg[0]),
        .I3(rptr_reg[2]),
        .I4(rptr_reg[4]),
        .I5(p_0_in),
        .O(\rptr[5]_i_2_n_0 ));
  FDRE \rptr_reg[0] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_out),
        .D(\rptr[0]_i_1__6_n_0 ),
        .Q(rptr_reg[0]),
        .R(empty_reg_0));
  FDRE \rptr_reg[1] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_out),
        .D(\rptr[1]_i_1__6_n_0 ),
        .Q(rptr_reg[1]),
        .R(empty_reg_0));
  FDRE \rptr_reg[2] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_out),
        .D(\rptr[2]_i_1__6_n_0 ),
        .Q(rptr_reg[2]),
        .R(empty_reg_0));
  FDRE \rptr_reg[3] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_out),
        .D(\rptr[3]_i_1__6_n_0 ),
        .Q(rptr_reg[3]),
        .R(empty_reg_0));
  FDRE \rptr_reg[4] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_out),
        .D(\rptr[4]_i_1__6_n_0 ),
        .Q(rptr_reg[4]),
        .R(empty_reg_0));
  FDRE \rptr_reg[5] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_out),
        .D(\rptr[5]_i_2_n_0 ),
        .Q(p_0_in),
        .R(empty_reg_0));
  LUT1 #(
    .INIT(2'h1)) 
    \wptr[0]_i_1__4 
       (.I0(wptr_reg[0]),
        .O(p_0_in__5[0]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wptr[1]_i_1__4 
       (.I0(wptr_reg[0]),
        .I1(wptr_reg[1]),
        .O(p_0_in__5[1]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wptr[2]_i_1__4 
       (.I0(wptr_reg[0]),
        .I1(wptr_reg[1]),
        .I2(wptr_reg[2]),
        .O(p_0_in__5[2]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wptr[3]_i_1__4 
       (.I0(wptr_reg[1]),
        .I1(wptr_reg[0]),
        .I2(wptr_reg[2]),
        .I3(wptr_reg[3]),
        .O(p_0_in__5[3]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \wptr[4]_i_1__4 
       (.I0(wptr_reg[2]),
        .I1(wptr_reg[0]),
        .I2(wptr_reg[1]),
        .I3(wptr_reg[3]),
        .I4(wptr_reg[4]),
        .O(p_0_in__5[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \wptr[5]_i_1__3 
       (.I0(wptr_reg[3]),
        .I1(wptr_reg[1]),
        .I2(wptr_reg[0]),
        .I3(wptr_reg[2]),
        .I4(wptr_reg[4]),
        .I5(\wptr_reg_n_0_[5] ),
        .O(p_0_in__5[5]));
  FDRE \wptr_reg[0] 
       (.C(core_aclk),
        .CE(wren0),
        .D(p_0_in__5[0]),
        .Q(wptr_reg[0]),
        .R(empty_reg_0));
  FDRE \wptr_reg[1] 
       (.C(core_aclk),
        .CE(wren0),
        .D(p_0_in__5[1]),
        .Q(wptr_reg[1]),
        .R(empty_reg_0));
  FDRE \wptr_reg[2] 
       (.C(core_aclk),
        .CE(wren0),
        .D(p_0_in__5[2]),
        .Q(wptr_reg[2]),
        .R(empty_reg_0));
  FDRE \wptr_reg[3] 
       (.C(core_aclk),
        .CE(wren0),
        .D(p_0_in__5[3]),
        .Q(wptr_reg[3]),
        .R(empty_reg_0));
  FDRE \wptr_reg[4] 
       (.C(core_aclk),
        .CE(wren0),
        .D(p_0_in__5[4]),
        .Q(wptr_reg[4]),
        .R(empty_reg_0));
  FDRE \wptr_reg[5] 
       (.C(core_aclk),
        .CE(wren0),
        .D(p_0_in__5[5]),
        .Q(\wptr_reg_n_0_[5] ),
        .R(empty_reg_0));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_21_sync_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_sync_fifo__parameterized2
   (FBC1_Empty,
    FBC_Rd_Vld_reg,
    dout,
    E,
    \dout_reg[1]_0 ,
    \dout_reg[2]_0 ,
    \dout_reg[3]_0 ,
    \dout_reg[4]_0 ,
    \dout_reg[5]_0 ,
    \dout_reg[6]_0 ,
    \dout_reg[7]_0 ,
    \dout_reg[8]_0 ,
    \dout_reg[9]_0 ,
    \dout_reg[10]_0 ,
    \dout_reg[11]_0 ,
    \dout_reg[12]_0 ,
    \dout_reg[13]_0 ,
    \dout_reg[14]_0 ,
    \dout_reg[15]_0 ,
    \dout_reg[16]_0 ,
    D,
    SR,
    core_aclk,
    \GEN_MUX_N_CNT.Add_in_reg[31] ,
    Beat_fifo_Wr_en,
    \wptr_reg[0]_0 ,
    out,
    FBC_Empty,
    empty2__0,
    \GEN_MUX_N_CNT.Add_in_reg[1] ,
    \GEN_MUX_N_CNT.Add_in_reg[1]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[31]_0 ,
    Q,
    \GEN_MUX_N_CNT.Add_in[1]_i_3_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[31]_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[2] ,
    \GEN_MUX_N_CNT.Add_in_reg[2]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[3] ,
    \GEN_MUX_N_CNT.Add_in_reg[3]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[4] ,
    \GEN_MUX_N_CNT.Add_in_reg[4]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[5] ,
    \GEN_MUX_N_CNT.Add_in_reg[5]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[6] ,
    \GEN_MUX_N_CNT.Add_in_reg[6]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[7] ,
    \GEN_MUX_N_CNT.Add_in_reg[7]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[8] ,
    \GEN_MUX_N_CNT.Add_in_reg[8]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[9] ,
    \GEN_MUX_N_CNT.Add_in_reg[9]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[10] ,
    \GEN_MUX_N_CNT.Add_in_reg[10]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[11] ,
    \GEN_MUX_N_CNT.Add_in_reg[11]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[12] ,
    \GEN_MUX_N_CNT.Add_in_reg[12]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[13] ,
    \GEN_MUX_N_CNT.Add_in_reg[13]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[14] ,
    \GEN_MUX_N_CNT.Add_in_reg[14]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[15] ,
    \GEN_MUX_N_CNT.Add_in_reg[15]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[16] ,
    \GEN_MUX_N_CNT.Add_in_reg[16]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[31]_2 ,
    \GEN_MUX_N_CNT.Add_in_reg[31]_3 ,
    \GEN_MUX_N_CNT.Add_in_reg[17] ,
    \GEN_MUX_N_CNT.Add_in_reg[17]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[18] ,
    \GEN_MUX_N_CNT.Add_in_reg[18]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[19] ,
    \GEN_MUX_N_CNT.Add_in_reg[19]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[20] ,
    \GEN_MUX_N_CNT.Add_in_reg[20]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[21] ,
    \GEN_MUX_N_CNT.Add_in_reg[21]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[22] ,
    \GEN_MUX_N_CNT.Add_in_reg[22]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[23] ,
    \GEN_MUX_N_CNT.Add_in_reg[23]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[24] ,
    \GEN_MUX_N_CNT.Add_in_reg[24]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[25] ,
    \GEN_MUX_N_CNT.Add_in_reg[25]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[26] ,
    \GEN_MUX_N_CNT.Add_in_reg[26]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[27] ,
    \GEN_MUX_N_CNT.Add_in_reg[27]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[28] ,
    \GEN_MUX_N_CNT.Add_in_reg[28]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[29] ,
    \GEN_MUX_N_CNT.Add_in_reg[29]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[30] ,
    \GEN_MUX_N_CNT.Add_in_reg[30]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[31]_4 ,
    \GEN_MUX_N_CNT.Add_in_reg[31]_5 ,
    \rptr_reg[0]_0 ,
    \dout_reg[57]_0 );
  output FBC1_Empty;
  output FBC_Rd_Vld_reg;
  output [32:0]dout;
  output [0:0]E;
  output \dout_reg[1]_0 ;
  output \dout_reg[2]_0 ;
  output \dout_reg[3]_0 ;
  output \dout_reg[4]_0 ;
  output \dout_reg[5]_0 ;
  output \dout_reg[6]_0 ;
  output \dout_reg[7]_0 ;
  output \dout_reg[8]_0 ;
  output \dout_reg[9]_0 ;
  output \dout_reg[10]_0 ;
  output \dout_reg[11]_0 ;
  output \dout_reg[12]_0 ;
  output \dout_reg[13]_0 ;
  output \dout_reg[14]_0 ;
  output \dout_reg[15]_0 ;
  output \dout_reg[16]_0 ;
  output [14:0]D;
  input [0:0]SR;
  input core_aclk;
  input \GEN_MUX_N_CNT.Add_in_reg[31] ;
  input Beat_fifo_Wr_en;
  input \wptr_reg[0]_0 ;
  input [1:0]out;
  input FBC_Empty;
  input empty2__0;
  input \GEN_MUX_N_CNT.Add_in_reg[1] ;
  input \GEN_MUX_N_CNT.Add_in_reg[1]_0 ;
  input \GEN_MUX_N_CNT.Add_in_reg[31]_0 ;
  input [15:0]Q;
  input \GEN_MUX_N_CNT.Add_in[1]_i_3_0 ;
  input \GEN_MUX_N_CNT.Add_in_reg[31]_1 ;
  input \GEN_MUX_N_CNT.Add_in_reg[2] ;
  input \GEN_MUX_N_CNT.Add_in_reg[2]_0 ;
  input \GEN_MUX_N_CNT.Add_in_reg[3] ;
  input \GEN_MUX_N_CNT.Add_in_reg[3]_0 ;
  input \GEN_MUX_N_CNT.Add_in_reg[4] ;
  input \GEN_MUX_N_CNT.Add_in_reg[4]_0 ;
  input \GEN_MUX_N_CNT.Add_in_reg[5] ;
  input \GEN_MUX_N_CNT.Add_in_reg[5]_0 ;
  input \GEN_MUX_N_CNT.Add_in_reg[6] ;
  input \GEN_MUX_N_CNT.Add_in_reg[6]_0 ;
  input \GEN_MUX_N_CNT.Add_in_reg[7] ;
  input \GEN_MUX_N_CNT.Add_in_reg[7]_0 ;
  input \GEN_MUX_N_CNT.Add_in_reg[8] ;
  input \GEN_MUX_N_CNT.Add_in_reg[8]_0 ;
  input \GEN_MUX_N_CNT.Add_in_reg[9] ;
  input \GEN_MUX_N_CNT.Add_in_reg[9]_0 ;
  input \GEN_MUX_N_CNT.Add_in_reg[10] ;
  input \GEN_MUX_N_CNT.Add_in_reg[10]_0 ;
  input \GEN_MUX_N_CNT.Add_in_reg[11] ;
  input \GEN_MUX_N_CNT.Add_in_reg[11]_0 ;
  input \GEN_MUX_N_CNT.Add_in_reg[12] ;
  input \GEN_MUX_N_CNT.Add_in_reg[12]_0 ;
  input \GEN_MUX_N_CNT.Add_in_reg[13] ;
  input \GEN_MUX_N_CNT.Add_in_reg[13]_0 ;
  input \GEN_MUX_N_CNT.Add_in_reg[14] ;
  input \GEN_MUX_N_CNT.Add_in_reg[14]_0 ;
  input \GEN_MUX_N_CNT.Add_in_reg[15] ;
  input \GEN_MUX_N_CNT.Add_in_reg[15]_0 ;
  input \GEN_MUX_N_CNT.Add_in_reg[16] ;
  input \GEN_MUX_N_CNT.Add_in_reg[16]_0 ;
  input [14:0]\GEN_MUX_N_CNT.Add_in_reg[31]_2 ;
  input \GEN_MUX_N_CNT.Add_in_reg[31]_3 ;
  input \GEN_MUX_N_CNT.Add_in_reg[17] ;
  input \GEN_MUX_N_CNT.Add_in_reg[17]_0 ;
  input \GEN_MUX_N_CNT.Add_in_reg[18] ;
  input \GEN_MUX_N_CNT.Add_in_reg[18]_0 ;
  input \GEN_MUX_N_CNT.Add_in_reg[19] ;
  input \GEN_MUX_N_CNT.Add_in_reg[19]_0 ;
  input \GEN_MUX_N_CNT.Add_in_reg[20] ;
  input \GEN_MUX_N_CNT.Add_in_reg[20]_0 ;
  input \GEN_MUX_N_CNT.Add_in_reg[21] ;
  input \GEN_MUX_N_CNT.Add_in_reg[21]_0 ;
  input \GEN_MUX_N_CNT.Add_in_reg[22] ;
  input \GEN_MUX_N_CNT.Add_in_reg[22]_0 ;
  input \GEN_MUX_N_CNT.Add_in_reg[23] ;
  input \GEN_MUX_N_CNT.Add_in_reg[23]_0 ;
  input \GEN_MUX_N_CNT.Add_in_reg[24] ;
  input \GEN_MUX_N_CNT.Add_in_reg[24]_0 ;
  input \GEN_MUX_N_CNT.Add_in_reg[25] ;
  input \GEN_MUX_N_CNT.Add_in_reg[25]_0 ;
  input \GEN_MUX_N_CNT.Add_in_reg[26] ;
  input \GEN_MUX_N_CNT.Add_in_reg[26]_0 ;
  input \GEN_MUX_N_CNT.Add_in_reg[27] ;
  input \GEN_MUX_N_CNT.Add_in_reg[27]_0 ;
  input \GEN_MUX_N_CNT.Add_in_reg[28] ;
  input \GEN_MUX_N_CNT.Add_in_reg[28]_0 ;
  input \GEN_MUX_N_CNT.Add_in_reg[29] ;
  input \GEN_MUX_N_CNT.Add_in_reg[29]_0 ;
  input \GEN_MUX_N_CNT.Add_in_reg[30] ;
  input \GEN_MUX_N_CNT.Add_in_reg[30]_0 ;
  input \GEN_MUX_N_CNT.Add_in_reg[31]_4 ;
  input \GEN_MUX_N_CNT.Add_in_reg[31]_5 ;
  input [0:0]\rptr_reg[0]_0 ;
  input [63:0]\dout_reg[57]_0 ;

  wire Beat_fifo_Wr_en;
  wire [14:0]D;
  wire [0:0]E;
  wire FBC1_Empty;
  wire [63:33]FBC1_Rd_Data;
  wire FBC_Empty;
  wire FBC_Rd_Vld_reg;
  wire \GEN_MUX_N_CNT.Add_in[10]_i_6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[11]_i_6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[12]_i_6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[13]_i_6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[14]_i_6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[15]_i_6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[16]_i_7_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[17]_i_2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[18]_i_2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[19]_i_2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[1]_i_3_0 ;
  wire \GEN_MUX_N_CNT.Add_in[1]_i_6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[20]_i_2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[21]_i_2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[22]_i_2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[23]_i_2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[24]_i_2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[25]_i_2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[26]_i_2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[27]_i_2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[28]_i_2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[29]_i_2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[2]_i_8_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[30]_i_2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[31]_i_2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[3]_i_6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[4]_i_6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[5]_i_6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[6]_i_6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[7]_i_6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[8]_i_6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[9]_i_6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[10] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[10]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[11] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[11]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[12] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[12]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[13] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[13]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[14] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[14]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[15] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[15]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[16] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[16]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[17] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[17]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[18] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[18]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[19] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[19]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[1] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[1]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[20] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[20]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[21] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[21]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[22] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[22]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[23] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[23]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[24] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[24]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[25] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[25]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[26] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[26]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[27] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[27]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[28] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[28]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[29] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[29]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[2] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[2]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[30] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[30]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[31] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[31]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[31]_1 ;
  wire [14:0]\GEN_MUX_N_CNT.Add_in_reg[31]_2 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[31]_3 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[31]_4 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[31]_5 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[3] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[3]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[4] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[4]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[5] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[5]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[6] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[6]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[7] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[7]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[8] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[8]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[9] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[9]_0 ;
  wire [15:0]Q;
  wire [0:0]SR;
  wire core_aclk;
  wire [32:0]dout;
  wire [63:0]dout0;
  wire \dout_reg[10]_0 ;
  wire \dout_reg[11]_0 ;
  wire \dout_reg[12]_0 ;
  wire \dout_reg[13]_0 ;
  wire \dout_reg[14]_0 ;
  wire \dout_reg[15]_0 ;
  wire \dout_reg[16]_0 ;
  wire \dout_reg[1]_0 ;
  wire \dout_reg[2]_0 ;
  wire \dout_reg[3]_0 ;
  wire \dout_reg[4]_0 ;
  wire [63:0]\dout_reg[57]_0 ;
  wire \dout_reg[5]_0 ;
  wire \dout_reg[6]_0 ;
  wire \dout_reg[7]_0 ;
  wire \dout_reg[8]_0 ;
  wire \dout_reg[9]_0 ;
  wire empty0;
  wire empty2__0;
  wire empty_i_3__3_n_0;
  wire empty_i_5_n_0;
  wire empty_i_6_n_0;
  wire [1:0]out;
  wire p_0_in;
  wire [5:0]p_0_in__6;
  wire \rptr[0]_i_1__1_n_0 ;
  wire \rptr[1]_i_1__1_n_0 ;
  wire \rptr[2]_i_1__1_n_0 ;
  wire \rptr[3]_i_1__1_n_0 ;
  wire \rptr[4]_i_1__1_n_0 ;
  wire \rptr[5]_i_1__1_n_0 ;
  wire [4:0]rptr_reg;
  wire [0:0]\rptr_reg[0]_0 ;
  wire [4:0]wptr_reg;
  wire \wptr_reg[0]_0 ;
  wire \wptr_reg_n_0_[5] ;
  wire wren056_out;
  wire [1:0]NLW_mem_reg_0_31_0_13_DOH_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_31_14_27_DOH_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_31_28_41_DOH_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_31_42_55_DOH_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_31_56_63_DOE_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_31_56_63_DOF_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_31_56_63_DOG_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_31_56_63_DOH_UNCONNECTED;

  LUT2 #(
    .INIT(4'h1)) 
    FBC_Rd_Vld_i_1
       (.I0(FBC1_Empty),
        .I1(FBC_Empty),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEEEEEEE)) 
    \GEN_MUX_N_CNT.Add_in[10]_i_3 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[10] ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[10]_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31]_0 ),
        .I3(dout[10]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31] ),
        .I5(\GEN_MUX_N_CNT.Add_in[10]_i_6_n_0 ),
        .O(\dout_reg[10]_0 ));
  LUT5 #(
    .INIT(32'hF8888888)) 
    \GEN_MUX_N_CNT.Add_in[10]_i_6 
       (.I0(Q[9]),
        .I1(\GEN_MUX_N_CNT.Add_in[1]_i_3_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31] ),
        .I3(FBC1_Rd_Data[42]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_1 ),
        .O(\GEN_MUX_N_CNT.Add_in[10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEEEEEEE)) 
    \GEN_MUX_N_CNT.Add_in[11]_i_3 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[11] ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[11]_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31]_0 ),
        .I3(dout[11]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31] ),
        .I5(\GEN_MUX_N_CNT.Add_in[11]_i_6_n_0 ),
        .O(\dout_reg[11]_0 ));
  LUT5 #(
    .INIT(32'hF8888888)) 
    \GEN_MUX_N_CNT.Add_in[11]_i_6 
       (.I0(Q[10]),
        .I1(\GEN_MUX_N_CNT.Add_in[1]_i_3_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31] ),
        .I3(FBC1_Rd_Data[43]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_1 ),
        .O(\GEN_MUX_N_CNT.Add_in[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEEEEEEE)) 
    \GEN_MUX_N_CNT.Add_in[12]_i_3 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[12] ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[12]_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31]_0 ),
        .I3(dout[12]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31] ),
        .I5(\GEN_MUX_N_CNT.Add_in[12]_i_6_n_0 ),
        .O(\dout_reg[12]_0 ));
  LUT5 #(
    .INIT(32'hF8888888)) 
    \GEN_MUX_N_CNT.Add_in[12]_i_6 
       (.I0(Q[11]),
        .I1(\GEN_MUX_N_CNT.Add_in[1]_i_3_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31] ),
        .I3(FBC1_Rd_Data[44]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_1 ),
        .O(\GEN_MUX_N_CNT.Add_in[12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEEEEEEE)) 
    \GEN_MUX_N_CNT.Add_in[13]_i_3 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[13] ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[13]_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31]_0 ),
        .I3(dout[13]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31] ),
        .I5(\GEN_MUX_N_CNT.Add_in[13]_i_6_n_0 ),
        .O(\dout_reg[13]_0 ));
  LUT5 #(
    .INIT(32'hF8888888)) 
    \GEN_MUX_N_CNT.Add_in[13]_i_6 
       (.I0(Q[12]),
        .I1(\GEN_MUX_N_CNT.Add_in[1]_i_3_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31] ),
        .I3(FBC1_Rd_Data[45]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_1 ),
        .O(\GEN_MUX_N_CNT.Add_in[13]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEEEEEEE)) 
    \GEN_MUX_N_CNT.Add_in[14]_i_3 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[14] ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[14]_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31]_0 ),
        .I3(dout[14]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31] ),
        .I5(\GEN_MUX_N_CNT.Add_in[14]_i_6_n_0 ),
        .O(\dout_reg[14]_0 ));
  LUT5 #(
    .INIT(32'hF8888888)) 
    \GEN_MUX_N_CNT.Add_in[14]_i_6 
       (.I0(Q[13]),
        .I1(\GEN_MUX_N_CNT.Add_in[1]_i_3_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31] ),
        .I3(FBC1_Rd_Data[46]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_1 ),
        .O(\GEN_MUX_N_CNT.Add_in[14]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEEEEEEE)) 
    \GEN_MUX_N_CNT.Add_in[15]_i_3 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[15] ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31]_0 ),
        .I3(dout[15]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31] ),
        .I5(\GEN_MUX_N_CNT.Add_in[15]_i_6_n_0 ),
        .O(\dout_reg[15]_0 ));
  LUT5 #(
    .INIT(32'hF8888888)) 
    \GEN_MUX_N_CNT.Add_in[15]_i_6 
       (.I0(Q[14]),
        .I1(\GEN_MUX_N_CNT.Add_in[1]_i_3_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31] ),
        .I3(FBC1_Rd_Data[47]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_1 ),
        .O(\GEN_MUX_N_CNT.Add_in[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEEEEEEE)) 
    \GEN_MUX_N_CNT.Add_in[16]_i_4 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[16] ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[16]_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31]_0 ),
        .I3(dout[16]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31] ),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_7_n_0 ),
        .O(\dout_reg[16]_0 ));
  LUT5 #(
    .INIT(32'hF8888888)) 
    \GEN_MUX_N_CNT.Add_in[16]_i_7 
       (.I0(Q[15]),
        .I1(\GEN_MUX_N_CNT.Add_in[1]_i_3_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31] ),
        .I3(FBC1_Rd_Data[48]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_1 ),
        .O(\GEN_MUX_N_CNT.Add_in[16]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[17]_i_1 
       (.I0(\GEN_MUX_N_CNT.Add_in[17]_i_2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_2 [0]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31]_3 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[17] ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[17]_0 ),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[17]_i_2 
       (.I0(dout[17]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31] ),
        .I3(FBC1_Rd_Data[49]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_1 ),
        .O(\GEN_MUX_N_CNT.Add_in[17]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[18]_i_1 
       (.I0(\GEN_MUX_N_CNT.Add_in[18]_i_2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_2 [1]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31]_3 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[18] ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[18]_0 ),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[18]_i_2 
       (.I0(dout[18]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31] ),
        .I3(FBC1_Rd_Data[50]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_1 ),
        .O(\GEN_MUX_N_CNT.Add_in[18]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[19]_i_1 
       (.I0(\GEN_MUX_N_CNT.Add_in[19]_i_2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_2 [2]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31]_3 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[19] ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[19]_0 ),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[19]_i_2 
       (.I0(dout[19]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31] ),
        .I3(FBC1_Rd_Data[51]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_1 ),
        .O(\GEN_MUX_N_CNT.Add_in[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEEEEEEE)) 
    \GEN_MUX_N_CNT.Add_in[1]_i_3 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1] ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[1]_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31]_0 ),
        .I3(dout[1]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31] ),
        .I5(\GEN_MUX_N_CNT.Add_in[1]_i_6_n_0 ),
        .O(\dout_reg[1]_0 ));
  LUT5 #(
    .INIT(32'hF8888888)) 
    \GEN_MUX_N_CNT.Add_in[1]_i_6 
       (.I0(Q[0]),
        .I1(\GEN_MUX_N_CNT.Add_in[1]_i_3_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31] ),
        .I3(FBC1_Rd_Data[33]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_1 ),
        .O(\GEN_MUX_N_CNT.Add_in[1]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[20]_i_1 
       (.I0(\GEN_MUX_N_CNT.Add_in[20]_i_2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_2 [3]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31]_3 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[20] ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[20]_0 ),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[20]_i_2 
       (.I0(dout[20]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31] ),
        .I3(FBC1_Rd_Data[52]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_1 ),
        .O(\GEN_MUX_N_CNT.Add_in[20]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[21]_i_1 
       (.I0(\GEN_MUX_N_CNT.Add_in[21]_i_2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_2 [4]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31]_3 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[21] ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[21]_0 ),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[21]_i_2 
       (.I0(dout[21]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31] ),
        .I3(FBC1_Rd_Data[53]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_1 ),
        .O(\GEN_MUX_N_CNT.Add_in[21]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[22]_i_1 
       (.I0(\GEN_MUX_N_CNT.Add_in[22]_i_2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_2 [5]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31]_3 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[22] ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[22]_0 ),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[22]_i_2 
       (.I0(dout[22]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31] ),
        .I3(FBC1_Rd_Data[54]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_1 ),
        .O(\GEN_MUX_N_CNT.Add_in[22]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[23]_i_1 
       (.I0(\GEN_MUX_N_CNT.Add_in[23]_i_2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_2 [6]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31]_3 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[23] ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[23]_0 ),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[23]_i_2 
       (.I0(dout[23]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31] ),
        .I3(FBC1_Rd_Data[55]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_1 ),
        .O(\GEN_MUX_N_CNT.Add_in[23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[24]_i_1 
       (.I0(\GEN_MUX_N_CNT.Add_in[24]_i_2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_2 [7]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31]_3 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[24] ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[24]_0 ),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[24]_i_2 
       (.I0(dout[24]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31] ),
        .I3(FBC1_Rd_Data[56]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_1 ),
        .O(\GEN_MUX_N_CNT.Add_in[24]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[25]_i_1 
       (.I0(\GEN_MUX_N_CNT.Add_in[25]_i_2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_2 [8]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31]_3 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[25] ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[25]_0 ),
        .O(D[8]));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[25]_i_2 
       (.I0(dout[25]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31] ),
        .I3(FBC1_Rd_Data[57]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_1 ),
        .O(\GEN_MUX_N_CNT.Add_in[25]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[26]_i_1 
       (.I0(\GEN_MUX_N_CNT.Add_in[26]_i_2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_2 [9]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31]_3 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[26] ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[26]_0 ),
        .O(D[9]));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[26]_i_2 
       (.I0(dout[26]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31] ),
        .I3(FBC1_Rd_Data[58]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_1 ),
        .O(\GEN_MUX_N_CNT.Add_in[26]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[27]_i_1 
       (.I0(\GEN_MUX_N_CNT.Add_in[27]_i_2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_2 [10]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31]_3 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[27] ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[27]_0 ),
        .O(D[10]));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[27]_i_2 
       (.I0(dout[27]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31] ),
        .I3(FBC1_Rd_Data[59]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_1 ),
        .O(\GEN_MUX_N_CNT.Add_in[27]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[28]_i_1 
       (.I0(\GEN_MUX_N_CNT.Add_in[28]_i_2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_2 [11]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31]_3 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[28] ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[28]_0 ),
        .O(D[11]));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[28]_i_2 
       (.I0(dout[28]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31] ),
        .I3(FBC1_Rd_Data[60]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_1 ),
        .O(\GEN_MUX_N_CNT.Add_in[28]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[29]_i_1 
       (.I0(\GEN_MUX_N_CNT.Add_in[29]_i_2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_2 [12]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31]_3 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[29] ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[29]_0 ),
        .O(D[12]));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[29]_i_2 
       (.I0(dout[29]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31] ),
        .I3(FBC1_Rd_Data[61]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_1 ),
        .O(\GEN_MUX_N_CNT.Add_in[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEEEEEEE)) 
    \GEN_MUX_N_CNT.Add_in[2]_i_5 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[2] ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[2]_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31]_0 ),
        .I3(dout[2]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31] ),
        .I5(\GEN_MUX_N_CNT.Add_in[2]_i_8_n_0 ),
        .O(\dout_reg[2]_0 ));
  LUT5 #(
    .INIT(32'hF8888888)) 
    \GEN_MUX_N_CNT.Add_in[2]_i_8 
       (.I0(Q[1]),
        .I1(\GEN_MUX_N_CNT.Add_in[1]_i_3_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31] ),
        .I3(FBC1_Rd_Data[34]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_1 ),
        .O(\GEN_MUX_N_CNT.Add_in[2]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[30]_i_1 
       (.I0(\GEN_MUX_N_CNT.Add_in[30]_i_2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_2 [13]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31]_3 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[30] ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[30]_0 ),
        .O(D[13]));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[30]_i_2 
       (.I0(dout[30]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31] ),
        .I3(FBC1_Rd_Data[62]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_1 ),
        .O(\GEN_MUX_N_CNT.Add_in[30]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_2 [14]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31]_3 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_4 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_5 ),
        .O(D[14]));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_2 
       (.I0(dout[31]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31] ),
        .I3(FBC1_Rd_Data[63]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_1 ),
        .O(\GEN_MUX_N_CNT.Add_in[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEEEEEEE)) 
    \GEN_MUX_N_CNT.Add_in[3]_i_3 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[3] ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[3]_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31]_0 ),
        .I3(dout[3]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31] ),
        .I5(\GEN_MUX_N_CNT.Add_in[3]_i_6_n_0 ),
        .O(\dout_reg[3]_0 ));
  LUT5 #(
    .INIT(32'hF8888888)) 
    \GEN_MUX_N_CNT.Add_in[3]_i_6 
       (.I0(Q[2]),
        .I1(\GEN_MUX_N_CNT.Add_in[1]_i_3_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31] ),
        .I3(FBC1_Rd_Data[35]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_1 ),
        .O(\GEN_MUX_N_CNT.Add_in[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEEEEEEE)) 
    \GEN_MUX_N_CNT.Add_in[4]_i_3 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[4] ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[4]_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31]_0 ),
        .I3(dout[4]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31] ),
        .I5(\GEN_MUX_N_CNT.Add_in[4]_i_6_n_0 ),
        .O(\dout_reg[4]_0 ));
  LUT5 #(
    .INIT(32'hF8888888)) 
    \GEN_MUX_N_CNT.Add_in[4]_i_6 
       (.I0(Q[3]),
        .I1(\GEN_MUX_N_CNT.Add_in[1]_i_3_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31] ),
        .I3(FBC1_Rd_Data[36]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_1 ),
        .O(\GEN_MUX_N_CNT.Add_in[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEEEEEEE)) 
    \GEN_MUX_N_CNT.Add_in[5]_i_3 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[5] ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[5]_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31]_0 ),
        .I3(dout[5]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31] ),
        .I5(\GEN_MUX_N_CNT.Add_in[5]_i_6_n_0 ),
        .O(\dout_reg[5]_0 ));
  LUT5 #(
    .INIT(32'hF8888888)) 
    \GEN_MUX_N_CNT.Add_in[5]_i_6 
       (.I0(Q[4]),
        .I1(\GEN_MUX_N_CNT.Add_in[1]_i_3_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31] ),
        .I3(FBC1_Rd_Data[37]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_1 ),
        .O(\GEN_MUX_N_CNT.Add_in[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEEEEEEE)) 
    \GEN_MUX_N_CNT.Add_in[6]_i_3 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[6] ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[6]_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31]_0 ),
        .I3(dout[6]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31] ),
        .I5(\GEN_MUX_N_CNT.Add_in[6]_i_6_n_0 ),
        .O(\dout_reg[6]_0 ));
  LUT5 #(
    .INIT(32'hF8888888)) 
    \GEN_MUX_N_CNT.Add_in[6]_i_6 
       (.I0(Q[5]),
        .I1(\GEN_MUX_N_CNT.Add_in[1]_i_3_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31] ),
        .I3(FBC1_Rd_Data[38]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_1 ),
        .O(\GEN_MUX_N_CNT.Add_in[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEEEEEEE)) 
    \GEN_MUX_N_CNT.Add_in[7]_i_3 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[7] ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[7]_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31]_0 ),
        .I3(dout[7]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31] ),
        .I5(\GEN_MUX_N_CNT.Add_in[7]_i_6_n_0 ),
        .O(\dout_reg[7]_0 ));
  LUT5 #(
    .INIT(32'hF8888888)) 
    \GEN_MUX_N_CNT.Add_in[7]_i_6 
       (.I0(Q[6]),
        .I1(\GEN_MUX_N_CNT.Add_in[1]_i_3_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31] ),
        .I3(FBC1_Rd_Data[39]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_1 ),
        .O(\GEN_MUX_N_CNT.Add_in[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEEEEEEE)) 
    \GEN_MUX_N_CNT.Add_in[8]_i_3 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[8] ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[8]_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31]_0 ),
        .I3(dout[8]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31] ),
        .I5(\GEN_MUX_N_CNT.Add_in[8]_i_6_n_0 ),
        .O(\dout_reg[8]_0 ));
  LUT5 #(
    .INIT(32'hF8888888)) 
    \GEN_MUX_N_CNT.Add_in[8]_i_6 
       (.I0(Q[7]),
        .I1(\GEN_MUX_N_CNT.Add_in[1]_i_3_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31] ),
        .I3(FBC1_Rd_Data[40]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_1 ),
        .O(\GEN_MUX_N_CNT.Add_in[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEEEEEEE)) 
    \GEN_MUX_N_CNT.Add_in[9]_i_3 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[9] ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[9]_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31]_0 ),
        .I3(dout[9]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31] ),
        .I5(\GEN_MUX_N_CNT.Add_in[9]_i_6_n_0 ),
        .O(\dout_reg[9]_0 ));
  LUT5 #(
    .INIT(32'hF8888888)) 
    \GEN_MUX_N_CNT.Add_in[9]_i_6 
       (.I0(Q[8]),
        .I1(\GEN_MUX_N_CNT.Add_in[1]_i_3_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31] ),
        .I3(FBC1_Rd_Data[41]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_1 ),
        .O(\GEN_MUX_N_CNT.Add_in[9]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_3 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[31] ),
        .I1(dout[0]),
        .O(FBC_Rd_Vld_reg));
  FDRE \dout_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[0]),
        .Q(dout[0]),
        .R(1'b0));
  FDRE \dout_reg[10] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[10]),
        .Q(dout[10]),
        .R(1'b0));
  FDRE \dout_reg[11] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[11]),
        .Q(dout[11]),
        .R(1'b0));
  FDRE \dout_reg[12] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[12]),
        .Q(dout[12]),
        .R(1'b0));
  FDRE \dout_reg[13] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[13]),
        .Q(dout[13]),
        .R(1'b0));
  FDRE \dout_reg[14] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[14]),
        .Q(dout[14]),
        .R(1'b0));
  FDRE \dout_reg[15] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[15]),
        .Q(dout[15]),
        .R(1'b0));
  FDRE \dout_reg[16] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[16]),
        .Q(dout[16]),
        .R(1'b0));
  FDRE \dout_reg[17] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[17]),
        .Q(dout[17]),
        .R(1'b0));
  FDRE \dout_reg[18] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[18]),
        .Q(dout[18]),
        .R(1'b0));
  FDRE \dout_reg[19] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[19]),
        .Q(dout[19]),
        .R(1'b0));
  FDRE \dout_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[1]),
        .Q(dout[1]),
        .R(1'b0));
  FDRE \dout_reg[20] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[20]),
        .Q(dout[20]),
        .R(1'b0));
  FDRE \dout_reg[21] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[21]),
        .Q(dout[21]),
        .R(1'b0));
  FDRE \dout_reg[22] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[22]),
        .Q(dout[22]),
        .R(1'b0));
  FDRE \dout_reg[23] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[23]),
        .Q(dout[23]),
        .R(1'b0));
  FDRE \dout_reg[24] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[24]),
        .Q(dout[24]),
        .R(1'b0));
  FDRE \dout_reg[25] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[25]),
        .Q(dout[25]),
        .R(1'b0));
  FDRE \dout_reg[26] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[26]),
        .Q(dout[26]),
        .R(1'b0));
  FDRE \dout_reg[27] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[27]),
        .Q(dout[27]),
        .R(1'b0));
  FDRE \dout_reg[28] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[28]),
        .Q(dout[28]),
        .R(1'b0));
  FDRE \dout_reg[29] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[29]),
        .Q(dout[29]),
        .R(1'b0));
  FDRE \dout_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[2]),
        .Q(dout[2]),
        .R(1'b0));
  FDRE \dout_reg[30] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[30]),
        .Q(dout[30]),
        .R(1'b0));
  FDRE \dout_reg[31] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[31]),
        .Q(dout[31]),
        .R(1'b0));
  FDRE \dout_reg[32] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[32]),
        .Q(dout[32]),
        .R(1'b0));
  FDRE \dout_reg[33] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[33]),
        .Q(FBC1_Rd_Data[33]),
        .R(1'b0));
  FDRE \dout_reg[34] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[34]),
        .Q(FBC1_Rd_Data[34]),
        .R(1'b0));
  FDRE \dout_reg[35] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[35]),
        .Q(FBC1_Rd_Data[35]),
        .R(1'b0));
  FDRE \dout_reg[36] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[36]),
        .Q(FBC1_Rd_Data[36]),
        .R(1'b0));
  FDRE \dout_reg[37] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[37]),
        .Q(FBC1_Rd_Data[37]),
        .R(1'b0));
  FDRE \dout_reg[38] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[38]),
        .Q(FBC1_Rd_Data[38]),
        .R(1'b0));
  FDRE \dout_reg[39] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[39]),
        .Q(FBC1_Rd_Data[39]),
        .R(1'b0));
  FDRE \dout_reg[3] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[3]),
        .Q(dout[3]),
        .R(1'b0));
  FDRE \dout_reg[40] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[40]),
        .Q(FBC1_Rd_Data[40]),
        .R(1'b0));
  FDRE \dout_reg[41] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[41]),
        .Q(FBC1_Rd_Data[41]),
        .R(1'b0));
  FDRE \dout_reg[42] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[42]),
        .Q(FBC1_Rd_Data[42]),
        .R(1'b0));
  FDRE \dout_reg[43] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[43]),
        .Q(FBC1_Rd_Data[43]),
        .R(1'b0));
  FDRE \dout_reg[44] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[44]),
        .Q(FBC1_Rd_Data[44]),
        .R(1'b0));
  FDRE \dout_reg[45] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[45]),
        .Q(FBC1_Rd_Data[45]),
        .R(1'b0));
  FDRE \dout_reg[46] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[46]),
        .Q(FBC1_Rd_Data[46]),
        .R(1'b0));
  FDRE \dout_reg[47] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[47]),
        .Q(FBC1_Rd_Data[47]),
        .R(1'b0));
  FDRE \dout_reg[48] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[48]),
        .Q(FBC1_Rd_Data[48]),
        .R(1'b0));
  FDRE \dout_reg[49] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[49]),
        .Q(FBC1_Rd_Data[49]),
        .R(1'b0));
  FDRE \dout_reg[4] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[4]),
        .Q(dout[4]),
        .R(1'b0));
  FDRE \dout_reg[50] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[50]),
        .Q(FBC1_Rd_Data[50]),
        .R(1'b0));
  FDRE \dout_reg[51] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[51]),
        .Q(FBC1_Rd_Data[51]),
        .R(1'b0));
  FDRE \dout_reg[52] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[52]),
        .Q(FBC1_Rd_Data[52]),
        .R(1'b0));
  FDRE \dout_reg[53] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[53]),
        .Q(FBC1_Rd_Data[53]),
        .R(1'b0));
  FDRE \dout_reg[54] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[54]),
        .Q(FBC1_Rd_Data[54]),
        .R(1'b0));
  FDRE \dout_reg[55] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[55]),
        .Q(FBC1_Rd_Data[55]),
        .R(1'b0));
  FDRE \dout_reg[56] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[56]),
        .Q(FBC1_Rd_Data[56]),
        .R(1'b0));
  FDRE \dout_reg[57] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[57]),
        .Q(FBC1_Rd_Data[57]),
        .R(1'b0));
  FDRE \dout_reg[58] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[58]),
        .Q(FBC1_Rd_Data[58]),
        .R(1'b0));
  FDRE \dout_reg[59] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[59]),
        .Q(FBC1_Rd_Data[59]),
        .R(1'b0));
  FDRE \dout_reg[5] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[5]),
        .Q(dout[5]),
        .R(1'b0));
  FDRE \dout_reg[60] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[60]),
        .Q(FBC1_Rd_Data[60]),
        .R(1'b0));
  FDRE \dout_reg[61] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[61]),
        .Q(FBC1_Rd_Data[61]),
        .R(1'b0));
  FDRE \dout_reg[62] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[62]),
        .Q(FBC1_Rd_Data[62]),
        .R(1'b0));
  FDRE \dout_reg[63] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[63]),
        .Q(FBC1_Rd_Data[63]),
        .R(1'b0));
  FDRE \dout_reg[6] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[6]),
        .Q(dout[6]),
        .R(1'b0));
  FDRE \dout_reg[7] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[7]),
        .Q(dout[7]),
        .R(1'b0));
  FDRE \dout_reg[8] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[8]),
        .Q(dout[8]),
        .R(1'b0));
  FDRE \dout_reg[9] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[9]),
        .Q(dout[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF000000820000)) 
    empty_i_2__0
       (.I0(empty_i_3__3_n_0),
        .I1(\wptr_reg_n_0_[5] ),
        .I2(\rptr[5]_i_1__1_n_0 ),
        .I3(FBC_Empty),
        .I4(empty2__0),
        .I5(FBC1_Empty),
        .O(empty0));
  LUT6 #(
    .INIT(64'h0480804040080804)) 
    empty_i_3__3
       (.I0(wptr_reg[3]),
        .I1(empty_i_5_n_0),
        .I2(wptr_reg[4]),
        .I3(empty_i_6_n_0),
        .I4(rptr_reg[3]),
        .I5(rptr_reg[4]),
        .O(empty_i_3__3_n_0));
  LUT6 #(
    .INIT(64'h0180402010080402)) 
    empty_i_5
       (.I0(wptr_reg[0]),
        .I1(wptr_reg[1]),
        .I2(wptr_reg[2]),
        .I3(rptr_reg[0]),
        .I4(rptr_reg[1]),
        .I5(rptr_reg[2]),
        .O(empty_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'h80)) 
    empty_i_6
       (.I0(rptr_reg[2]),
        .I1(rptr_reg[0]),
        .I2(rptr_reg[1]),
        .O(empty_i_6_n_0));
  FDSE empty_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(empty0),
        .Q(FBC1_Empty),
        .S(SR));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "FBC_WR_BEAT_CNT/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "13" *) 
  RAM32M16 mem_reg_0_31_0_13
       (.ADDRA(rptr_reg),
        .ADDRB(rptr_reg),
        .ADDRC(rptr_reg),
        .ADDRD(rptr_reg),
        .ADDRE(rptr_reg),
        .ADDRF(rptr_reg),
        .ADDRG(rptr_reg),
        .ADDRH(wptr_reg),
        .DIA(\dout_reg[57]_0 [1:0]),
        .DIB(\dout_reg[57]_0 [3:2]),
        .DIC(\dout_reg[57]_0 [5:4]),
        .DID(\dout_reg[57]_0 [7:6]),
        .DIE(\dout_reg[57]_0 [9:8]),
        .DIF(\dout_reg[57]_0 [11:10]),
        .DIG(\dout_reg[57]_0 [13:12]),
        .DIH({1'b0,1'b0}),
        .DOA(dout0[1:0]),
        .DOB(dout0[3:2]),
        .DOC(dout0[5:4]),
        .DOD(dout0[7:6]),
        .DOE(dout0[9:8]),
        .DOF(dout0[11:10]),
        .DOG(dout0[13:12]),
        .DOH(NLW_mem_reg_0_31_0_13_DOH_UNCONNECTED[1:0]),
        .WCLK(core_aclk),
        .WE(wren056_out));
  LUT4 #(
    .INIT(16'h8A00)) 
    mem_reg_0_31_0_13_i_1__2
       (.I0(Beat_fifo_Wr_en),
        .I1(\wptr_reg[0]_0 ),
        .I2(out[1]),
        .I3(out[0]),
        .O(wren056_out));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "FBC_WR_BEAT_CNT/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "27" *) 
  RAM32M16 mem_reg_0_31_14_27
       (.ADDRA(rptr_reg),
        .ADDRB(rptr_reg),
        .ADDRC(rptr_reg),
        .ADDRD(rptr_reg),
        .ADDRE(rptr_reg),
        .ADDRF(rptr_reg),
        .ADDRG(rptr_reg),
        .ADDRH(wptr_reg),
        .DIA(\dout_reg[57]_0 [15:14]),
        .DIB(\dout_reg[57]_0 [17:16]),
        .DIC(\dout_reg[57]_0 [19:18]),
        .DID(\dout_reg[57]_0 [21:20]),
        .DIE(\dout_reg[57]_0 [23:22]),
        .DIF(\dout_reg[57]_0 [25:24]),
        .DIG(\dout_reg[57]_0 [27:26]),
        .DIH({1'b0,1'b0}),
        .DOA(dout0[15:14]),
        .DOB(dout0[17:16]),
        .DOC(dout0[19:18]),
        .DOD(dout0[21:20]),
        .DOE(dout0[23:22]),
        .DOF(dout0[25:24]),
        .DOG(dout0[27:26]),
        .DOH(NLW_mem_reg_0_31_14_27_DOH_UNCONNECTED[1:0]),
        .WCLK(core_aclk),
        .WE(wren056_out));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "FBC_WR_BEAT_CNT/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "41" *) 
  RAM32M16 mem_reg_0_31_28_41
       (.ADDRA(rptr_reg),
        .ADDRB(rptr_reg),
        .ADDRC(rptr_reg),
        .ADDRD(rptr_reg),
        .ADDRE(rptr_reg),
        .ADDRF(rptr_reg),
        .ADDRG(rptr_reg),
        .ADDRH(wptr_reg),
        .DIA(\dout_reg[57]_0 [29:28]),
        .DIB(\dout_reg[57]_0 [31:30]),
        .DIC(\dout_reg[57]_0 [33:32]),
        .DID(\dout_reg[57]_0 [35:34]),
        .DIE(\dout_reg[57]_0 [37:36]),
        .DIF(\dout_reg[57]_0 [39:38]),
        .DIG(\dout_reg[57]_0 [41:40]),
        .DIH({1'b0,1'b0}),
        .DOA(dout0[29:28]),
        .DOB(dout0[31:30]),
        .DOC(dout0[33:32]),
        .DOD(dout0[35:34]),
        .DOE(dout0[37:36]),
        .DOF(dout0[39:38]),
        .DOG(dout0[41:40]),
        .DOH(NLW_mem_reg_0_31_28_41_DOH_UNCONNECTED[1:0]),
        .WCLK(core_aclk),
        .WE(wren056_out));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "FBC_WR_BEAT_CNT/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "42" *) 
  (* ram_slice_end = "55" *) 
  RAM32M16 mem_reg_0_31_42_55
       (.ADDRA(rptr_reg),
        .ADDRB(rptr_reg),
        .ADDRC(rptr_reg),
        .ADDRD(rptr_reg),
        .ADDRE(rptr_reg),
        .ADDRF(rptr_reg),
        .ADDRG(rptr_reg),
        .ADDRH(wptr_reg),
        .DIA(\dout_reg[57]_0 [43:42]),
        .DIB(\dout_reg[57]_0 [45:44]),
        .DIC(\dout_reg[57]_0 [47:46]),
        .DID(\dout_reg[57]_0 [49:48]),
        .DIE(\dout_reg[57]_0 [51:50]),
        .DIF(\dout_reg[57]_0 [53:52]),
        .DIG(\dout_reg[57]_0 [55:54]),
        .DIH({1'b0,1'b0}),
        .DOA(dout0[43:42]),
        .DOB(dout0[45:44]),
        .DOC(dout0[47:46]),
        .DOD(dout0[49:48]),
        .DOE(dout0[51:50]),
        .DOF(dout0[53:52]),
        .DOG(dout0[55:54]),
        .DOH(NLW_mem_reg_0_31_42_55_DOH_UNCONNECTED[1:0]),
        .WCLK(core_aclk),
        .WE(wren056_out));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "FBC_WR_BEAT_CNT/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "56" *) 
  (* ram_slice_end = "63" *) 
  RAM32M16 mem_reg_0_31_56_63
       (.ADDRA(rptr_reg),
        .ADDRB(rptr_reg),
        .ADDRC(rptr_reg),
        .ADDRD(rptr_reg),
        .ADDRE(rptr_reg),
        .ADDRF(rptr_reg),
        .ADDRG(rptr_reg),
        .ADDRH(wptr_reg),
        .DIA(\dout_reg[57]_0 [57:56]),
        .DIB(\dout_reg[57]_0 [59:58]),
        .DIC(\dout_reg[57]_0 [61:60]),
        .DID(\dout_reg[57]_0 [63:62]),
        .DIE({1'b0,1'b0}),
        .DIF({1'b0,1'b0}),
        .DIG({1'b0,1'b0}),
        .DIH({1'b0,1'b0}),
        .DOA(dout0[57:56]),
        .DOB(dout0[59:58]),
        .DOC(dout0[61:60]),
        .DOD(dout0[63:62]),
        .DOE(NLW_mem_reg_0_31_56_63_DOE_UNCONNECTED[1:0]),
        .DOF(NLW_mem_reg_0_31_56_63_DOF_UNCONNECTED[1:0]),
        .DOG(NLW_mem_reg_0_31_56_63_DOG_UNCONNECTED[1:0]),
        .DOH(NLW_mem_reg_0_31_56_63_DOH_UNCONNECTED[1:0]),
        .WCLK(core_aclk),
        .WE(wren056_out));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rptr[0]_i_1__1 
       (.I0(rptr_reg[0]),
        .O(\rptr[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rptr[1]_i_1__1 
       (.I0(rptr_reg[0]),
        .I1(rptr_reg[1]),
        .O(\rptr[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rptr[2]_i_1__1 
       (.I0(rptr_reg[0]),
        .I1(rptr_reg[1]),
        .I2(rptr_reg[2]),
        .O(\rptr[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rptr[3]_i_1__1 
       (.I0(rptr_reg[1]),
        .I1(rptr_reg[0]),
        .I2(rptr_reg[2]),
        .I3(rptr_reg[3]),
        .O(\rptr[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rptr[4]_i_1__1 
       (.I0(rptr_reg[2]),
        .I1(rptr_reg[0]),
        .I2(rptr_reg[1]),
        .I3(rptr_reg[3]),
        .I4(rptr_reg[4]),
        .O(\rptr[4]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \rptr[5]_i_1__1 
       (.I0(rptr_reg[3]),
        .I1(rptr_reg[1]),
        .I2(rptr_reg[0]),
        .I3(rptr_reg[2]),
        .I4(rptr_reg[4]),
        .I5(p_0_in),
        .O(\rptr[5]_i_1__1_n_0 ));
  FDRE \rptr_reg[0] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[0]_i_1__1_n_0 ),
        .Q(rptr_reg[0]),
        .R(\rptr_reg[0]_0 ));
  FDRE \rptr_reg[1] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[1]_i_1__1_n_0 ),
        .Q(rptr_reg[1]),
        .R(\rptr_reg[0]_0 ));
  FDRE \rptr_reg[2] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[2]_i_1__1_n_0 ),
        .Q(rptr_reg[2]),
        .R(\rptr_reg[0]_0 ));
  FDRE \rptr_reg[3] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[3]_i_1__1_n_0 ),
        .Q(rptr_reg[3]),
        .R(\rptr_reg[0]_0 ));
  FDRE \rptr_reg[4] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[4]_i_1__1_n_0 ),
        .Q(rptr_reg[4]),
        .R(\rptr_reg[0]_0 ));
  FDRE \rptr_reg[5] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[5]_i_1__1_n_0 ),
        .Q(p_0_in),
        .R(\rptr_reg[0]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wptr[0]_i_1__5 
       (.I0(wptr_reg[0]),
        .O(p_0_in__6[0]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wptr[1]_i_1__5 
       (.I0(wptr_reg[0]),
        .I1(wptr_reg[1]),
        .O(p_0_in__6[1]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wptr[2]_i_1__5 
       (.I0(wptr_reg[0]),
        .I1(wptr_reg[1]),
        .I2(wptr_reg[2]),
        .O(p_0_in__6[2]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wptr[3]_i_1__5 
       (.I0(wptr_reg[1]),
        .I1(wptr_reg[0]),
        .I2(wptr_reg[2]),
        .I3(wptr_reg[3]),
        .O(p_0_in__6[3]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \wptr[4]_i_1__5 
       (.I0(wptr_reg[2]),
        .I1(wptr_reg[0]),
        .I2(wptr_reg[1]),
        .I3(wptr_reg[3]),
        .I4(wptr_reg[4]),
        .O(p_0_in__6[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \wptr[5]_i_1__4 
       (.I0(wptr_reg[3]),
        .I1(wptr_reg[1]),
        .I2(wptr_reg[0]),
        .I3(wptr_reg[2]),
        .I4(wptr_reg[4]),
        .I5(\wptr_reg_n_0_[5] ),
        .O(p_0_in__6[5]));
  FDRE \wptr_reg[0] 
       (.C(core_aclk),
        .CE(wren056_out),
        .D(p_0_in__6[0]),
        .Q(wptr_reg[0]),
        .R(\rptr_reg[0]_0 ));
  FDRE \wptr_reg[1] 
       (.C(core_aclk),
        .CE(wren056_out),
        .D(p_0_in__6[1]),
        .Q(wptr_reg[1]),
        .R(\rptr_reg[0]_0 ));
  FDRE \wptr_reg[2] 
       (.C(core_aclk),
        .CE(wren056_out),
        .D(p_0_in__6[2]),
        .Q(wptr_reg[2]),
        .R(\rptr_reg[0]_0 ));
  FDRE \wptr_reg[3] 
       (.C(core_aclk),
        .CE(wren056_out),
        .D(p_0_in__6[3]),
        .Q(wptr_reg[3]),
        .R(\rptr_reg[0]_0 ));
  FDRE \wptr_reg[4] 
       (.C(core_aclk),
        .CE(wren056_out),
        .D(p_0_in__6[4]),
        .Q(wptr_reg[4]),
        .R(\rptr_reg[0]_0 ));
  FDRE \wptr_reg[5] 
       (.C(core_aclk),
        .CE(wren056_out),
        .D(p_0_in__6[5]),
        .Q(\wptr_reg_n_0_[5] ),
        .R(\rptr_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_21_sync_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_sync_fifo__parameterized3
   (FSWI1_Empty,
    FSWI_Rd_Vld_reg,
    \dout_reg[0]_0 ,
    E,
    empty_reg_0,
    FSWI_Rd_Vld_reg_0,
    \Write_Latency_Int_reg[17] ,
    \Write_Latency_Int_reg[18] ,
    \Write_Latency_Int_reg[19] ,
    \Write_Latency_Int_reg[20] ,
    \Write_Latency_Int_reg[21] ,
    \Write_Latency_Int_reg[22] ,
    \Write_Latency_Int_reg[23] ,
    \Write_Latency_Int_reg[24] ,
    \Write_Latency_Int_reg[25] ,
    \Write_Latency_Int_reg[26] ,
    \Write_Latency_Int_reg[27] ,
    \Write_Latency_Int_reg[28] ,
    \Write_Latency_Int_reg[29] ,
    \Write_Latency_Int_reg[30] ,
    \Write_Latency_Int_reg[31] ,
    \dout_reg[1]_0 ,
    \dout_reg[2]_0 ,
    \dout_reg[3]_0 ,
    \dout_reg[4]_0 ,
    \dout_reg[5]_0 ,
    \dout_reg[6]_0 ,
    \dout_reg[7]_0 ,
    \dout_reg[8]_0 ,
    \dout_reg[9]_0 ,
    \dout_reg[10]_0 ,
    \dout_reg[11]_0 ,
    \dout_reg[12]_0 ,
    \dout_reg[13]_0 ,
    \dout_reg[14]_0 ,
    \dout_reg[15]_0 ,
    \dout_reg[16]_0 ,
    SR,
    core_aclk,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ,
    \wptr_reg[5]_0 ,
    out,
    Last_fifo_Wr_en,
    FSWI_Empty,
    empty2__0,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 ,
    dout,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ,
    \GEN_MUX_N_CNT.Add_in_reg[31] ,
    Q,
    \GEN_MUX_N_CNT.Add_in_reg[31]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[31]_1 ,
    \rptr_reg[0]_0 ,
    \dout_reg[29]_0 );
  output FSWI1_Empty;
  output FSWI_Rd_Vld_reg;
  output [0:0]\dout_reg[0]_0 ;
  output [0:0]E;
  output [0:0]empty_reg_0;
  output [30:0]FSWI_Rd_Vld_reg_0;
  output \Write_Latency_Int_reg[17] ;
  output \Write_Latency_Int_reg[18] ;
  output \Write_Latency_Int_reg[19] ;
  output \Write_Latency_Int_reg[20] ;
  output \Write_Latency_Int_reg[21] ;
  output \Write_Latency_Int_reg[22] ;
  output \Write_Latency_Int_reg[23] ;
  output \Write_Latency_Int_reg[24] ;
  output \Write_Latency_Int_reg[25] ;
  output \Write_Latency_Int_reg[26] ;
  output \Write_Latency_Int_reg[27] ;
  output \Write_Latency_Int_reg[28] ;
  output \Write_Latency_Int_reg[29] ;
  output \Write_Latency_Int_reg[30] ;
  output \Write_Latency_Int_reg[31] ;
  output \dout_reg[1]_0 ;
  output \dout_reg[2]_0 ;
  output \dout_reg[3]_0 ;
  output \dout_reg[4]_0 ;
  output \dout_reg[5]_0 ;
  output \dout_reg[6]_0 ;
  output \dout_reg[7]_0 ;
  output \dout_reg[8]_0 ;
  output \dout_reg[9]_0 ;
  output \dout_reg[10]_0 ;
  output \dout_reg[11]_0 ;
  output \dout_reg[12]_0 ;
  output \dout_reg[13]_0 ;
  output \dout_reg[14]_0 ;
  output \dout_reg[15]_0 ;
  output \dout_reg[16]_0 ;
  input [0:0]SR;
  input core_aclk;
  input \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ;
  input \wptr_reg[5]_0 ;
  input [1:0]out;
  input Last_fifo_Wr_en;
  input FSWI_Empty;
  input empty2__0;
  input \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ;
  input \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 ;
  input [30:0]dout;
  input \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ;
  input \GEN_MUX_N_CNT.Add_in_reg[31] ;
  input [14:0]Q;
  input [14:0]\GEN_MUX_N_CNT.Add_in_reg[31]_0 ;
  input \GEN_MUX_N_CNT.Add_in_reg[31]_1 ;
  input [0:0]\rptr_reg[0]_0 ;
  input [31:0]\dout_reg[29]_0 ;

  wire [0:0]E;
  wire FSWI1_Empty;
  wire [31:1]FSWI1_Rd_Data;
  wire FSWI_Empty;
  wire FSWI_Rd_Vld_reg;
  wire [30:0]FSWI_Rd_Vld_reg_0;
  wire \GEN_MUX_N_CNT.Add_in[17]_i_5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[18]_i_5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[19]_i_5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[20]_i_5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[21]_i_5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[22]_i_5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[23]_i_5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[24]_i_5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[25]_i_5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[26]_i_5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[27]_i_5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[28]_i_5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[29]_i_5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[30]_i_5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[31]_i_10_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[31] ;
  wire [14:0]\GEN_MUX_N_CNT.Add_in_reg[31]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[31]_1 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ;
  wire Last_fifo_Wr_en;
  wire [14:0]Q;
  wire [0:0]SR;
  wire \Write_Latency_Int_reg[17] ;
  wire \Write_Latency_Int_reg[18] ;
  wire \Write_Latency_Int_reg[19] ;
  wire \Write_Latency_Int_reg[20] ;
  wire \Write_Latency_Int_reg[21] ;
  wire \Write_Latency_Int_reg[22] ;
  wire \Write_Latency_Int_reg[23] ;
  wire \Write_Latency_Int_reg[24] ;
  wire \Write_Latency_Int_reg[25] ;
  wire \Write_Latency_Int_reg[26] ;
  wire \Write_Latency_Int_reg[27] ;
  wire \Write_Latency_Int_reg[28] ;
  wire \Write_Latency_Int_reg[29] ;
  wire \Write_Latency_Int_reg[30] ;
  wire \Write_Latency_Int_reg[31] ;
  wire core_aclk;
  wire [30:0]dout;
  wire [31:0]dout0;
  wire [0:0]\dout_reg[0]_0 ;
  wire \dout_reg[10]_0 ;
  wire \dout_reg[11]_0 ;
  wire \dout_reg[12]_0 ;
  wire \dout_reg[13]_0 ;
  wire \dout_reg[14]_0 ;
  wire \dout_reg[15]_0 ;
  wire \dout_reg[16]_0 ;
  wire \dout_reg[1]_0 ;
  wire [31:0]\dout_reg[29]_0 ;
  wire \dout_reg[2]_0 ;
  wire \dout_reg[3]_0 ;
  wire \dout_reg[4]_0 ;
  wire \dout_reg[5]_0 ;
  wire \dout_reg[6]_0 ;
  wire \dout_reg[7]_0 ;
  wire \dout_reg[8]_0 ;
  wire \dout_reg[9]_0 ;
  wire empty0;
  wire empty2__0;
  wire empty_i_2__3_n_0;
  wire empty_i_3__5_n_0;
  wire empty_i_4__2_n_0;
  wire [0:0]empty_reg_0;
  wire [1:0]out;
  wire p_0_in;
  wire [5:0]p_0_in__10;
  wire \rptr[0]_i_1__3_n_0 ;
  wire \rptr[1]_i_1__3_n_0 ;
  wire \rptr[2]_i_1__3_n_0 ;
  wire \rptr[3]_i_1__3_n_0 ;
  wire \rptr[4]_i_1__3_n_0 ;
  wire \rptr[5]_i_1__3_n_0 ;
  wire [4:0]rptr_reg;
  wire [0:0]\rptr_reg[0]_0 ;
  wire [4:0]wptr_reg;
  wire \wptr_reg[5]_0 ;
  wire \wptr_reg_n_0_[5] ;
  wire [1:0]NLW_mem_reg_0_31_0_13_DOH_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_31_14_27_DOH_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_31_28_31_DOC_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_31_28_31_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_31_28_31_DOE_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_31_28_31_DOF_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_31_28_31_DOG_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_31_28_31_DOH_UNCONNECTED;

  LUT2 #(
    .INIT(4'h1)) 
    FSWI_Rd_Vld_i_1
       (.I0(FSWI1_Empty),
        .I1(FSWI_Empty),
        .O(empty_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \GEN_MUX_N_CNT.Add_in[10]_i_4 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .I1(FSWI1_Rd_Data[10]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .O(\dout_reg[10]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \GEN_MUX_N_CNT.Add_in[11]_i_4 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .I1(FSWI1_Rd_Data[11]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .O(\dout_reg[11]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \GEN_MUX_N_CNT.Add_in[12]_i_4 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .I1(FSWI1_Rd_Data[12]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .O(\dout_reg[12]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \GEN_MUX_N_CNT.Add_in[13]_i_4 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .I1(FSWI1_Rd_Data[13]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .O(\dout_reg[13]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \GEN_MUX_N_CNT.Add_in[14]_i_4 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .I1(FSWI1_Rd_Data[14]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .O(\dout_reg[14]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \GEN_MUX_N_CNT.Add_in[15]_i_4 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .I1(FSWI1_Rd_Data[15]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .O(\dout_reg[15]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \GEN_MUX_N_CNT.Add_in[16]_i_5 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .I1(FSWI1_Rd_Data[16]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .O(\dout_reg[16]_0 ));
  LUT5 #(
    .INIT(32'hFFF8F8F8)) 
    \GEN_MUX_N_CNT.Add_in[17]_i_3 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[31] ),
        .I1(Q[0]),
        .I2(\GEN_MUX_N_CNT.Add_in[17]_i_5_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [0]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_1 ),
        .O(\Write_Latency_Int_reg[17] ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \GEN_MUX_N_CNT.Add_in[17]_i_5 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .I1(FSWI1_Rd_Data[17]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .O(\GEN_MUX_N_CNT.Add_in[17]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFF8F8F8)) 
    \GEN_MUX_N_CNT.Add_in[18]_i_3 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[31] ),
        .I1(Q[1]),
        .I2(\GEN_MUX_N_CNT.Add_in[18]_i_5_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [1]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_1 ),
        .O(\Write_Latency_Int_reg[18] ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \GEN_MUX_N_CNT.Add_in[18]_i_5 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .I1(FSWI1_Rd_Data[18]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .O(\GEN_MUX_N_CNT.Add_in[18]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFF8F8F8)) 
    \GEN_MUX_N_CNT.Add_in[19]_i_3 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[31] ),
        .I1(Q[2]),
        .I2(\GEN_MUX_N_CNT.Add_in[19]_i_5_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [2]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_1 ),
        .O(\Write_Latency_Int_reg[19] ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \GEN_MUX_N_CNT.Add_in[19]_i_5 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .I1(FSWI1_Rd_Data[19]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .O(\GEN_MUX_N_CNT.Add_in[19]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \GEN_MUX_N_CNT.Add_in[1]_i_4 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .I1(FSWI1_Rd_Data[1]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .O(\dout_reg[1]_0 ));
  LUT5 #(
    .INIT(32'hFFF8F8F8)) 
    \GEN_MUX_N_CNT.Add_in[20]_i_3 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[31] ),
        .I1(Q[3]),
        .I2(\GEN_MUX_N_CNT.Add_in[20]_i_5_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [3]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_1 ),
        .O(\Write_Latency_Int_reg[20] ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \GEN_MUX_N_CNT.Add_in[20]_i_5 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .I1(FSWI1_Rd_Data[20]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .O(\GEN_MUX_N_CNT.Add_in[20]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFF8F8F8)) 
    \GEN_MUX_N_CNT.Add_in[21]_i_3 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[31] ),
        .I1(Q[4]),
        .I2(\GEN_MUX_N_CNT.Add_in[21]_i_5_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [4]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_1 ),
        .O(\Write_Latency_Int_reg[21] ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \GEN_MUX_N_CNT.Add_in[21]_i_5 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .I1(FSWI1_Rd_Data[21]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .O(\GEN_MUX_N_CNT.Add_in[21]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFF8F8F8)) 
    \GEN_MUX_N_CNT.Add_in[22]_i_3 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[31] ),
        .I1(Q[5]),
        .I2(\GEN_MUX_N_CNT.Add_in[22]_i_5_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [5]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_1 ),
        .O(\Write_Latency_Int_reg[22] ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \GEN_MUX_N_CNT.Add_in[22]_i_5 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .I1(FSWI1_Rd_Data[22]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .O(\GEN_MUX_N_CNT.Add_in[22]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFF8F8F8)) 
    \GEN_MUX_N_CNT.Add_in[23]_i_3 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[31] ),
        .I1(Q[6]),
        .I2(\GEN_MUX_N_CNT.Add_in[23]_i_5_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [6]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_1 ),
        .O(\Write_Latency_Int_reg[23] ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \GEN_MUX_N_CNT.Add_in[23]_i_5 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .I1(FSWI1_Rd_Data[23]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .O(\GEN_MUX_N_CNT.Add_in[23]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFF8F8F8)) 
    \GEN_MUX_N_CNT.Add_in[24]_i_3 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[31] ),
        .I1(Q[7]),
        .I2(\GEN_MUX_N_CNT.Add_in[24]_i_5_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [7]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_1 ),
        .O(\Write_Latency_Int_reg[24] ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \GEN_MUX_N_CNT.Add_in[24]_i_5 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .I1(FSWI1_Rd_Data[24]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .O(\GEN_MUX_N_CNT.Add_in[24]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFF8F8F8)) 
    \GEN_MUX_N_CNT.Add_in[25]_i_3 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[31] ),
        .I1(Q[8]),
        .I2(\GEN_MUX_N_CNT.Add_in[25]_i_5_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [8]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_1 ),
        .O(\Write_Latency_Int_reg[25] ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \GEN_MUX_N_CNT.Add_in[25]_i_5 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .I1(FSWI1_Rd_Data[25]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .O(\GEN_MUX_N_CNT.Add_in[25]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFF8F8F8)) 
    \GEN_MUX_N_CNT.Add_in[26]_i_3 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[31] ),
        .I1(Q[9]),
        .I2(\GEN_MUX_N_CNT.Add_in[26]_i_5_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [9]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_1 ),
        .O(\Write_Latency_Int_reg[26] ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \GEN_MUX_N_CNT.Add_in[26]_i_5 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .I1(FSWI1_Rd_Data[26]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .O(\GEN_MUX_N_CNT.Add_in[26]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFF8F8F8)) 
    \GEN_MUX_N_CNT.Add_in[27]_i_3 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[31] ),
        .I1(Q[10]),
        .I2(\GEN_MUX_N_CNT.Add_in[27]_i_5_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [10]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_1 ),
        .O(\Write_Latency_Int_reg[27] ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \GEN_MUX_N_CNT.Add_in[27]_i_5 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .I1(FSWI1_Rd_Data[27]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .O(\GEN_MUX_N_CNT.Add_in[27]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFF8F8F8)) 
    \GEN_MUX_N_CNT.Add_in[28]_i_3 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[31] ),
        .I1(Q[11]),
        .I2(\GEN_MUX_N_CNT.Add_in[28]_i_5_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [11]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_1 ),
        .O(\Write_Latency_Int_reg[28] ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \GEN_MUX_N_CNT.Add_in[28]_i_5 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .I1(FSWI1_Rd_Data[28]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .O(\GEN_MUX_N_CNT.Add_in[28]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFF8F8F8)) 
    \GEN_MUX_N_CNT.Add_in[29]_i_3 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[31] ),
        .I1(Q[12]),
        .I2(\GEN_MUX_N_CNT.Add_in[29]_i_5_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [12]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_1 ),
        .O(\Write_Latency_Int_reg[29] ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \GEN_MUX_N_CNT.Add_in[29]_i_5 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .I1(FSWI1_Rd_Data[29]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .O(\GEN_MUX_N_CNT.Add_in[29]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \GEN_MUX_N_CNT.Add_in[2]_i_6 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .I1(FSWI1_Rd_Data[2]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .O(\dout_reg[2]_0 ));
  LUT5 #(
    .INIT(32'hFFF8F8F8)) 
    \GEN_MUX_N_CNT.Add_in[30]_i_3 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[31] ),
        .I1(Q[13]),
        .I2(\GEN_MUX_N_CNT.Add_in[30]_i_5_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [13]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_1 ),
        .O(\Write_Latency_Int_reg[30] ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \GEN_MUX_N_CNT.Add_in[30]_i_5 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .I1(FSWI1_Rd_Data[30]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .O(\GEN_MUX_N_CNT.Add_in[30]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_10 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .I1(FSWI1_Rd_Data[31]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .O(\GEN_MUX_N_CNT.Add_in[31]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFF8F8F8)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_4 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[31] ),
        .I1(Q[14]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_10_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [14]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_1 ),
        .O(\Write_Latency_Int_reg[31] ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \GEN_MUX_N_CNT.Add_in[3]_i_4 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .I1(FSWI1_Rd_Data[3]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .O(\dout_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \GEN_MUX_N_CNT.Add_in[4]_i_4 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .I1(FSWI1_Rd_Data[4]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .O(\dout_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \GEN_MUX_N_CNT.Add_in[5]_i_4 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .I1(FSWI1_Rd_Data[5]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .O(\dout_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \GEN_MUX_N_CNT.Add_in[6]_i_4 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .I1(FSWI1_Rd_Data[6]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .O(\dout_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \GEN_MUX_N_CNT.Add_in[7]_i_4 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .I1(FSWI1_Rd_Data[7]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .O(\dout_reg[7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \GEN_MUX_N_CNT.Add_in[8]_i_4 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .I1(FSWI1_Rd_Data[8]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .O(\dout_reg[8]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \GEN_MUX_N_CNT.Add_in[9]_i_4 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .I1(FSWI1_Rd_Data[9]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .O(\dout_reg[9]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_4 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(\dout_reg[0]_0 ),
        .O(FSWI_Rd_Vld_reg));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[10]_i_1 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[10]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .I3(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 ),
        .I4(dout[9]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ),
        .O(FSWI_Rd_Vld_reg_0[9]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[11]_i_1 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[11]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .I3(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 ),
        .I4(dout[10]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ),
        .O(FSWI_Rd_Vld_reg_0[10]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[12]_i_1 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[12]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .I3(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 ),
        .I4(dout[11]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ),
        .O(FSWI_Rd_Vld_reg_0[11]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[13]_i_1 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[13]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .I3(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 ),
        .I4(dout[12]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ),
        .O(FSWI_Rd_Vld_reg_0[12]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[14]_i_1 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[14]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .I3(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 ),
        .I4(dout[13]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ),
        .O(FSWI_Rd_Vld_reg_0[13]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[15]_i_1 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[15]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .I3(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 ),
        .I4(dout[14]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ),
        .O(FSWI_Rd_Vld_reg_0[14]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[16]_i_1 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[16]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .I3(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 ),
        .I4(dout[15]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ),
        .O(FSWI_Rd_Vld_reg_0[15]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[17]_i_1 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[17]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .I3(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 ),
        .I4(dout[16]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ),
        .O(FSWI_Rd_Vld_reg_0[16]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[18]_i_1 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[18]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .I3(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 ),
        .I4(dout[17]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ),
        .O(FSWI_Rd_Vld_reg_0[17]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[19]_i_1 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[19]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .I3(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 ),
        .I4(dout[18]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ),
        .O(FSWI_Rd_Vld_reg_0[18]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[1]_i_1 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[1]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .I3(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 ),
        .I4(dout[0]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ),
        .O(FSWI_Rd_Vld_reg_0[0]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[20]_i_1 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[20]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .I3(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 ),
        .I4(dout[19]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ),
        .O(FSWI_Rd_Vld_reg_0[19]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[21]_i_1 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[21]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .I3(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 ),
        .I4(dout[20]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ),
        .O(FSWI_Rd_Vld_reg_0[20]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[22]_i_1 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[22]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .I3(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 ),
        .I4(dout[21]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ),
        .O(FSWI_Rd_Vld_reg_0[21]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[23]_i_1 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[23]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .I3(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 ),
        .I4(dout[22]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ),
        .O(FSWI_Rd_Vld_reg_0[22]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[24]_i_1 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[24]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .I3(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 ),
        .I4(dout[23]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ),
        .O(FSWI_Rd_Vld_reg_0[23]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[25]_i_1 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[25]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .I3(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 ),
        .I4(dout[24]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ),
        .O(FSWI_Rd_Vld_reg_0[24]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[26]_i_1 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[26]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .I3(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 ),
        .I4(dout[25]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ),
        .O(FSWI_Rd_Vld_reg_0[25]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[27]_i_1 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[27]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .I3(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 ),
        .I4(dout[26]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ),
        .O(FSWI_Rd_Vld_reg_0[26]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[28]_i_1 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[28]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .I3(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 ),
        .I4(dout[27]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ),
        .O(FSWI_Rd_Vld_reg_0[27]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[29]_i_1 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[29]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .I3(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 ),
        .I4(dout[28]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ),
        .O(FSWI_Rd_Vld_reg_0[28]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[2]_i_1 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[2]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .I3(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 ),
        .I4(dout[1]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ),
        .O(FSWI_Rd_Vld_reg_0[1]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[30]_i_1 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[30]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .I3(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 ),
        .I4(dout[29]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ),
        .O(FSWI_Rd_Vld_reg_0[29]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_1 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[31]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .I3(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 ),
        .I4(dout[30]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ),
        .O(FSWI_Rd_Vld_reg_0[30]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[3]_i_1 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[3]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .I3(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 ),
        .I4(dout[2]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ),
        .O(FSWI_Rd_Vld_reg_0[2]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[4]_i_1 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[4]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .I3(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 ),
        .I4(dout[3]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ),
        .O(FSWI_Rd_Vld_reg_0[3]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[5]_i_1 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[5]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .I3(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 ),
        .I4(dout[4]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ),
        .O(FSWI_Rd_Vld_reg_0[4]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[6]_i_1 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[6]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .I3(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 ),
        .I4(dout[5]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ),
        .O(FSWI_Rd_Vld_reg_0[5]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[7]_i_1 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[7]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .I3(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 ),
        .I4(dout[6]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ),
        .O(FSWI_Rd_Vld_reg_0[6]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[8]_i_1 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[8]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .I3(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 ),
        .I4(dout[7]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ),
        .O(FSWI_Rd_Vld_reg_0[7]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[9]_i_1 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[9]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .I3(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 ),
        .I4(dout[8]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ),
        .O(FSWI_Rd_Vld_reg_0[8]));
  FDRE \dout_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[0]),
        .Q(\dout_reg[0]_0 ),
        .R(1'b0));
  FDRE \dout_reg[10] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[10]),
        .Q(FSWI1_Rd_Data[10]),
        .R(1'b0));
  FDRE \dout_reg[11] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[11]),
        .Q(FSWI1_Rd_Data[11]),
        .R(1'b0));
  FDRE \dout_reg[12] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[12]),
        .Q(FSWI1_Rd_Data[12]),
        .R(1'b0));
  FDRE \dout_reg[13] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[13]),
        .Q(FSWI1_Rd_Data[13]),
        .R(1'b0));
  FDRE \dout_reg[14] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[14]),
        .Q(FSWI1_Rd_Data[14]),
        .R(1'b0));
  FDRE \dout_reg[15] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[15]),
        .Q(FSWI1_Rd_Data[15]),
        .R(1'b0));
  FDRE \dout_reg[16] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[16]),
        .Q(FSWI1_Rd_Data[16]),
        .R(1'b0));
  FDRE \dout_reg[17] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[17]),
        .Q(FSWI1_Rd_Data[17]),
        .R(1'b0));
  FDRE \dout_reg[18] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[18]),
        .Q(FSWI1_Rd_Data[18]),
        .R(1'b0));
  FDRE \dout_reg[19] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[19]),
        .Q(FSWI1_Rd_Data[19]),
        .R(1'b0));
  FDRE \dout_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[1]),
        .Q(FSWI1_Rd_Data[1]),
        .R(1'b0));
  FDRE \dout_reg[20] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[20]),
        .Q(FSWI1_Rd_Data[20]),
        .R(1'b0));
  FDRE \dout_reg[21] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[21]),
        .Q(FSWI1_Rd_Data[21]),
        .R(1'b0));
  FDRE \dout_reg[22] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[22]),
        .Q(FSWI1_Rd_Data[22]),
        .R(1'b0));
  FDRE \dout_reg[23] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[23]),
        .Q(FSWI1_Rd_Data[23]),
        .R(1'b0));
  FDRE \dout_reg[24] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[24]),
        .Q(FSWI1_Rd_Data[24]),
        .R(1'b0));
  FDRE \dout_reg[25] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[25]),
        .Q(FSWI1_Rd_Data[25]),
        .R(1'b0));
  FDRE \dout_reg[26] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[26]),
        .Q(FSWI1_Rd_Data[26]),
        .R(1'b0));
  FDRE \dout_reg[27] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[27]),
        .Q(FSWI1_Rd_Data[27]),
        .R(1'b0));
  FDRE \dout_reg[28] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[28]),
        .Q(FSWI1_Rd_Data[28]),
        .R(1'b0));
  FDRE \dout_reg[29] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[29]),
        .Q(FSWI1_Rd_Data[29]),
        .R(1'b0));
  FDRE \dout_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[2]),
        .Q(FSWI1_Rd_Data[2]),
        .R(1'b0));
  FDRE \dout_reg[30] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[30]),
        .Q(FSWI1_Rd_Data[30]),
        .R(1'b0));
  FDRE \dout_reg[31] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[31]),
        .Q(FSWI1_Rd_Data[31]),
        .R(1'b0));
  FDRE \dout_reg[3] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[3]),
        .Q(FSWI1_Rd_Data[3]),
        .R(1'b0));
  FDRE \dout_reg[4] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[4]),
        .Q(FSWI1_Rd_Data[4]),
        .R(1'b0));
  FDRE \dout_reg[5] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[5]),
        .Q(FSWI1_Rd_Data[5]),
        .R(1'b0));
  FDRE \dout_reg[6] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[6]),
        .Q(FSWI1_Rd_Data[6]),
        .R(1'b0));
  FDRE \dout_reg[7] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[7]),
        .Q(FSWI1_Rd_Data[7]),
        .R(1'b0));
  FDRE \dout_reg[8] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[8]),
        .Q(FSWI1_Rd_Data[8]),
        .R(1'b0));
  FDRE \dout_reg[9] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[9]),
        .Q(FSWI1_Rd_Data[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF000000820000)) 
    empty_i_1__6
       (.I0(empty_i_2__3_n_0),
        .I1(\wptr_reg_n_0_[5] ),
        .I2(\rptr[5]_i_1__3_n_0 ),
        .I3(FSWI_Empty),
        .I4(empty2__0),
        .I5(FSWI1_Empty),
        .O(empty0));
  LUT6 #(
    .INIT(64'h0480804040080804)) 
    empty_i_2__3
       (.I0(wptr_reg[3]),
        .I1(empty_i_3__5_n_0),
        .I2(wptr_reg[4]),
        .I3(empty_i_4__2_n_0),
        .I4(rptr_reg[3]),
        .I5(rptr_reg[4]),
        .O(empty_i_2__3_n_0));
  LUT6 #(
    .INIT(64'h0180402010080402)) 
    empty_i_3__5
       (.I0(wptr_reg[0]),
        .I1(wptr_reg[1]),
        .I2(wptr_reg[2]),
        .I3(rptr_reg[0]),
        .I4(rptr_reg[1]),
        .I5(rptr_reg[2]),
        .O(empty_i_3__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'h80)) 
    empty_i_4__2
       (.I0(rptr_reg[2]),
        .I1(rptr_reg[0]),
        .I2(rptr_reg[1]),
        .O(empty_i_4__2_n_0));
  FDSE empty_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(empty0),
        .Q(FSWI1_Empty),
        .S(SR));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FSWI_WR_LAST_CNT/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "13" *) 
  RAM32M16 mem_reg_0_31_0_13
       (.ADDRA(rptr_reg),
        .ADDRB(rptr_reg),
        .ADDRC(rptr_reg),
        .ADDRD(rptr_reg),
        .ADDRE(rptr_reg),
        .ADDRF(rptr_reg),
        .ADDRG(rptr_reg),
        .ADDRH(wptr_reg),
        .DIA(\dout_reg[29]_0 [1:0]),
        .DIB(\dout_reg[29]_0 [3:2]),
        .DIC(\dout_reg[29]_0 [5:4]),
        .DID(\dout_reg[29]_0 [7:6]),
        .DIE(\dout_reg[29]_0 [9:8]),
        .DIF(\dout_reg[29]_0 [11:10]),
        .DIG(\dout_reg[29]_0 [13:12]),
        .DIH({1'b0,1'b0}),
        .DOA(dout0[1:0]),
        .DOB(dout0[3:2]),
        .DOC(dout0[5:4]),
        .DOD(dout0[7:6]),
        .DOE(dout0[9:8]),
        .DOF(dout0[11:10]),
        .DOG(dout0[13:12]),
        .DOH(NLW_mem_reg_0_31_0_13_DOH_UNCONNECTED[1:0]),
        .WCLK(core_aclk),
        .WE(E));
  LUT4 #(
    .INIT(16'hB000)) 
    mem_reg_0_31_0_13_i_1__3
       (.I0(\wptr_reg[5]_0 ),
        .I1(out[1]),
        .I2(out[0]),
        .I3(Last_fifo_Wr_en),
        .O(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FSWI_WR_LAST_CNT/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "27" *) 
  RAM32M16 mem_reg_0_31_14_27
       (.ADDRA(rptr_reg),
        .ADDRB(rptr_reg),
        .ADDRC(rptr_reg),
        .ADDRD(rptr_reg),
        .ADDRE(rptr_reg),
        .ADDRF(rptr_reg),
        .ADDRG(rptr_reg),
        .ADDRH(wptr_reg),
        .DIA(\dout_reg[29]_0 [15:14]),
        .DIB(\dout_reg[29]_0 [17:16]),
        .DIC(\dout_reg[29]_0 [19:18]),
        .DID(\dout_reg[29]_0 [21:20]),
        .DIE(\dout_reg[29]_0 [23:22]),
        .DIF(\dout_reg[29]_0 [25:24]),
        .DIG(\dout_reg[29]_0 [27:26]),
        .DIH({1'b0,1'b0}),
        .DOA(dout0[15:14]),
        .DOB(dout0[17:16]),
        .DOC(dout0[19:18]),
        .DOD(dout0[21:20]),
        .DOE(dout0[23:22]),
        .DOF(dout0[25:24]),
        .DOG(dout0[27:26]),
        .DOH(NLW_mem_reg_0_31_14_27_DOH_UNCONNECTED[1:0]),
        .WCLK(core_aclk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FSWI_WR_LAST_CNT/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "31" *) 
  RAM32M16 mem_reg_0_31_28_31
       (.ADDRA(rptr_reg),
        .ADDRB(rptr_reg),
        .ADDRC(rptr_reg),
        .ADDRD(rptr_reg),
        .ADDRE(rptr_reg),
        .ADDRF(rptr_reg),
        .ADDRG(rptr_reg),
        .ADDRH(wptr_reg),
        .DIA(\dout_reg[29]_0 [29:28]),
        .DIB(\dout_reg[29]_0 [31:30]),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DIE({1'b0,1'b0}),
        .DIF({1'b0,1'b0}),
        .DIG({1'b0,1'b0}),
        .DIH({1'b0,1'b0}),
        .DOA(dout0[29:28]),
        .DOB(dout0[31:30]),
        .DOC(NLW_mem_reg_0_31_28_31_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_mem_reg_0_31_28_31_DOD_UNCONNECTED[1:0]),
        .DOE(NLW_mem_reg_0_31_28_31_DOE_UNCONNECTED[1:0]),
        .DOF(NLW_mem_reg_0_31_28_31_DOF_UNCONNECTED[1:0]),
        .DOG(NLW_mem_reg_0_31_28_31_DOG_UNCONNECTED[1:0]),
        .DOH(NLW_mem_reg_0_31_28_31_DOH_UNCONNECTED[1:0]),
        .WCLK(core_aclk),
        .WE(E));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rptr[0]_i_1__3 
       (.I0(rptr_reg[0]),
        .O(\rptr[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rptr[1]_i_1__3 
       (.I0(rptr_reg[0]),
        .I1(rptr_reg[1]),
        .O(\rptr[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rptr[2]_i_1__3 
       (.I0(rptr_reg[0]),
        .I1(rptr_reg[1]),
        .I2(rptr_reg[2]),
        .O(\rptr[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rptr[3]_i_1__3 
       (.I0(rptr_reg[1]),
        .I1(rptr_reg[0]),
        .I2(rptr_reg[2]),
        .I3(rptr_reg[3]),
        .O(\rptr[3]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rptr[4]_i_1__3 
       (.I0(rptr_reg[2]),
        .I1(rptr_reg[0]),
        .I2(rptr_reg[1]),
        .I3(rptr_reg[3]),
        .I4(rptr_reg[4]),
        .O(\rptr[4]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \rptr[5]_i_1__3 
       (.I0(rptr_reg[3]),
        .I1(rptr_reg[1]),
        .I2(rptr_reg[0]),
        .I3(rptr_reg[2]),
        .I4(rptr_reg[4]),
        .I5(p_0_in),
        .O(\rptr[5]_i_1__3_n_0 ));
  FDRE \rptr_reg[0] 
       (.C(core_aclk),
        .CE(empty_reg_0),
        .D(\rptr[0]_i_1__3_n_0 ),
        .Q(rptr_reg[0]),
        .R(\rptr_reg[0]_0 ));
  FDRE \rptr_reg[1] 
       (.C(core_aclk),
        .CE(empty_reg_0),
        .D(\rptr[1]_i_1__3_n_0 ),
        .Q(rptr_reg[1]),
        .R(\rptr_reg[0]_0 ));
  FDRE \rptr_reg[2] 
       (.C(core_aclk),
        .CE(empty_reg_0),
        .D(\rptr[2]_i_1__3_n_0 ),
        .Q(rptr_reg[2]),
        .R(\rptr_reg[0]_0 ));
  FDRE \rptr_reg[3] 
       (.C(core_aclk),
        .CE(empty_reg_0),
        .D(\rptr[3]_i_1__3_n_0 ),
        .Q(rptr_reg[3]),
        .R(\rptr_reg[0]_0 ));
  FDRE \rptr_reg[4] 
       (.C(core_aclk),
        .CE(empty_reg_0),
        .D(\rptr[4]_i_1__3_n_0 ),
        .Q(rptr_reg[4]),
        .R(\rptr_reg[0]_0 ));
  FDRE \rptr_reg[5] 
       (.C(core_aclk),
        .CE(empty_reg_0),
        .D(\rptr[5]_i_1__3_n_0 ),
        .Q(p_0_in),
        .R(\rptr_reg[0]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wptr[0]_i_1__9 
       (.I0(wptr_reg[0]),
        .O(p_0_in__10[0]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wptr[1]_i_1__9 
       (.I0(wptr_reg[0]),
        .I1(wptr_reg[1]),
        .O(p_0_in__10[1]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wptr[2]_i_1__9 
       (.I0(wptr_reg[0]),
        .I1(wptr_reg[1]),
        .I2(wptr_reg[2]),
        .O(p_0_in__10[2]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wptr[3]_i_1__9 
       (.I0(wptr_reg[1]),
        .I1(wptr_reg[0]),
        .I2(wptr_reg[2]),
        .I3(wptr_reg[3]),
        .O(p_0_in__10[3]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \wptr[4]_i_1__9 
       (.I0(wptr_reg[2]),
        .I1(wptr_reg[0]),
        .I2(wptr_reg[1]),
        .I3(wptr_reg[3]),
        .I4(wptr_reg[4]),
        .O(p_0_in__10[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \wptr[5]_i_1__8 
       (.I0(wptr_reg[3]),
        .I1(wptr_reg[1]),
        .I2(wptr_reg[0]),
        .I3(wptr_reg[2]),
        .I4(wptr_reg[4]),
        .I5(\wptr_reg_n_0_[5] ),
        .O(p_0_in__10[5]));
  FDRE \wptr_reg[0] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__10[0]),
        .Q(wptr_reg[0]),
        .R(\rptr_reg[0]_0 ));
  FDRE \wptr_reg[1] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__10[1]),
        .Q(wptr_reg[1]),
        .R(\rptr_reg[0]_0 ));
  FDRE \wptr_reg[2] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__10[2]),
        .Q(wptr_reg[2]),
        .R(\rptr_reg[0]_0 ));
  FDRE \wptr_reg[3] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__10[3]),
        .Q(wptr_reg[3]),
        .R(\rptr_reg[0]_0 ));
  FDRE \wptr_reg[4] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__10[4]),
        .Q(wptr_reg[4]),
        .R(\rptr_reg[0]_0 ));
  FDRE \wptr_reg[5] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__10[5]),
        .Q(\wptr_reg_n_0_[5] ),
        .R(\rptr_reg[0]_0 ));
endmodule

(* COUNTER_LOAD_VALUE = "0" *) (* C_AXI4LITE_CORE_CLK_ASYNC = "1" *) (* C_AXIS_DWIDTH_ROUND_TO_32 = "64" *) 
(* C_ENABLE_ADVANCED = "1" *) (* C_ENABLE_EVENT_COUNT = "1" *) (* C_ENABLE_EVENT_LOG = "0" *) 
(* C_ENABLE_PROFILE = "0" *) (* C_ENABLE_TRACE = "0" *) (* C_EN_ALL_TRACE = "1" *) 
(* C_EN_AXI_DEBUG = "0" *) (* C_EN_EXT_EVENTS_FLAG = "0" *) (* C_EN_FIRST_READ_FLAG = "1" *) 
(* C_EN_FIRST_WRITE_FLAG = "1" *) (* C_EN_LAST_READ_FLAG = "1" *) (* C_EN_LAST_WRITE_FLAG = "1" *) 
(* C_EN_RD_ADD_FLAG = "1" *) (* C_EN_RESPONSE_FLAG = "1" *) (* C_EN_SW_REG_WR_FLAG = "0" *) 
(* C_EN_TRIGGER = "0" *) (* C_EN_WR_ADD_FLAG = "1" *) (* C_EXT_EVENT0_FIFO_ENABLE = "1" *) 
(* C_EXT_EVENT1_FIFO_ENABLE = "1" *) (* C_EXT_EVENT2_FIFO_ENABLE = "1" *) (* C_EXT_EVENT3_FIFO_ENABLE = "1" *) 
(* C_EXT_EVENT4_FIFO_ENABLE = "1" *) (* C_EXT_EVENT5_FIFO_ENABLE = "1" *) (* C_EXT_EVENT6_FIFO_ENABLE = "1" *) 
(* C_EXT_EVENT7_FIFO_ENABLE = "1" *) (* C_FAMILY = "zynquplus" *) (* C_FIFO_AXIS_DEPTH = "32" *) 
(* C_FIFO_AXIS_SYNC = "0" *) (* C_FIFO_AXIS_TDATA_WIDTH = "56" *) (* C_FIFO_AXIS_TID_WIDTH = "1" *) 
(* C_GLOBAL_COUNT_WIDTH = "32" *) (* C_HAVE_SAMPLED_METRIC_CNT = "1" *) (* C_INSTANCE = "design_1_axi_perf_mon_0_0" *) 
(* C_LITE_ADDRESS_WIDTH = "16" *) (* C_LOG_DATA_OFFLD = "0" *) (* C_METRICS_SAMPLE_COUNT_WIDTH = "32" *) 
(* C_METRIC_COUNT_SCALE = "1" *) (* C_METRIC_COUNT_WIDTH = "32" *) (* C_NUM_MONITOR_SLOTS = "1" *) 
(* C_NUM_OF_COUNTERS = "1" *) (* C_REG_ALL_MONITOR_SIGNALS = "0" *) (* C_SHOW_AXIS_TDEST = "0" *) 
(* C_SHOW_AXIS_TID = "0" *) (* C_SHOW_AXIS_TUSER = "0" *) (* C_SHOW_AXI_IDS = "0" *) 
(* C_SHOW_AXI_LEN = "0" *) (* C_SLOT_0_AXIS_TDATA_WIDTH = "32" *) (* C_SLOT_0_AXIS_TDEST_WIDTH = "1" *) 
(* C_SLOT_0_AXIS_TID_WIDTH = "1" *) (* C_SLOT_0_AXIS_TUSER_WIDTH = "1" *) (* C_SLOT_0_AXI_ADDR_WIDTH = "32" *) 
(* C_SLOT_0_AXI_AWLEN = "7" *) (* C_SLOT_0_AXI_DATA_WIDTH = "512" *) (* C_SLOT_0_AXI_ID_WIDTH = "1" *) 
(* C_SLOT_0_AXI_LOCK = "0" *) (* C_SLOT_0_AXI_PROTOCOL = "AXI4" *) (* C_SLOT_0_FIFO_ENABLE = "0" *) 
(* C_SLOT_1_AXIS_TDATA_WIDTH = "32" *) (* C_SLOT_1_AXIS_TDEST_WIDTH = "1" *) (* C_SLOT_1_AXIS_TID_WIDTH = "1" *) 
(* C_SLOT_1_AXIS_TUSER_WIDTH = "1" *) (* C_SLOT_1_AXI_ADDR_WIDTH = "32" *) (* C_SLOT_1_AXI_AWLEN = "7" *) 
(* C_SLOT_1_AXI_DATA_WIDTH = "32" *) (* C_SLOT_1_AXI_ID_WIDTH = "1" *) (* C_SLOT_1_AXI_LOCK = "0" *) 
(* C_SLOT_1_AXI_PROTOCOL = "AXI4" *) (* C_SLOT_1_FIFO_ENABLE = "1" *) (* C_SLOT_2_AXIS_TDATA_WIDTH = "32" *) 
(* C_SLOT_2_AXIS_TDEST_WIDTH = "1" *) (* C_SLOT_2_AXIS_TID_WIDTH = "1" *) (* C_SLOT_2_AXIS_TUSER_WIDTH = "1" *) 
(* C_SLOT_2_AXI_ADDR_WIDTH = "32" *) (* C_SLOT_2_AXI_AWLEN = "7" *) (* C_SLOT_2_AXI_DATA_WIDTH = "32" *) 
(* C_SLOT_2_AXI_ID_WIDTH = "1" *) (* C_SLOT_2_AXI_LOCK = "0" *) (* C_SLOT_2_AXI_PROTOCOL = "AXI4" *) 
(* C_SLOT_2_FIFO_ENABLE = "1" *) (* C_SLOT_3_AXIS_TDATA_WIDTH = "32" *) (* C_SLOT_3_AXIS_TDEST_WIDTH = "1" *) 
(* C_SLOT_3_AXIS_TID_WIDTH = "1" *) (* C_SLOT_3_AXIS_TUSER_WIDTH = "1" *) (* C_SLOT_3_AXI_ADDR_WIDTH = "32" *) 
(* C_SLOT_3_AXI_AWLEN = "7" *) (* C_SLOT_3_AXI_DATA_WIDTH = "32" *) (* C_SLOT_3_AXI_ID_WIDTH = "1" *) 
(* C_SLOT_3_AXI_LOCK = "0" *) (* C_SLOT_3_AXI_PROTOCOL = "AXI4" *) (* C_SLOT_3_FIFO_ENABLE = "1" *) 
(* C_SLOT_4_AXIS_TDATA_WIDTH = "32" *) (* C_SLOT_4_AXIS_TDEST_WIDTH = "1" *) (* C_SLOT_4_AXIS_TID_WIDTH = "1" *) 
(* C_SLOT_4_AXIS_TUSER_WIDTH = "1" *) (* C_SLOT_4_AXI_ADDR_WIDTH = "32" *) (* C_SLOT_4_AXI_AWLEN = "7" *) 
(* C_SLOT_4_AXI_DATA_WIDTH = "32" *) (* C_SLOT_4_AXI_ID_WIDTH = "1" *) (* C_SLOT_4_AXI_LOCK = "0" *) 
(* C_SLOT_4_AXI_PROTOCOL = "AXI4" *) (* C_SLOT_4_FIFO_ENABLE = "1" *) (* C_SLOT_5_AXIS_TDATA_WIDTH = "32" *) 
(* C_SLOT_5_AXIS_TDEST_WIDTH = "1" *) (* C_SLOT_5_AXIS_TID_WIDTH = "1" *) (* C_SLOT_5_AXIS_TUSER_WIDTH = "1" *) 
(* C_SLOT_5_AXI_ADDR_WIDTH = "32" *) (* C_SLOT_5_AXI_AWLEN = "7" *) (* C_SLOT_5_AXI_DATA_WIDTH = "32" *) 
(* C_SLOT_5_AXI_ID_WIDTH = "1" *) (* C_SLOT_5_AXI_LOCK = "0" *) (* C_SLOT_5_AXI_PROTOCOL = "AXI4" *) 
(* C_SLOT_5_FIFO_ENABLE = "1" *) (* C_SLOT_6_AXIS_TDATA_WIDTH = "32" *) (* C_SLOT_6_AXIS_TDEST_WIDTH = "1" *) 
(* C_SLOT_6_AXIS_TID_WIDTH = "1" *) (* C_SLOT_6_AXIS_TUSER_WIDTH = "1" *) (* C_SLOT_6_AXI_ADDR_WIDTH = "32" *) 
(* C_SLOT_6_AXI_AWLEN = "7" *) (* C_SLOT_6_AXI_DATA_WIDTH = "32" *) (* C_SLOT_6_AXI_ID_WIDTH = "1" *) 
(* C_SLOT_6_AXI_LOCK = "0" *) (* C_SLOT_6_AXI_PROTOCOL = "AXI4" *) (* C_SLOT_6_FIFO_ENABLE = "1" *) 
(* C_SLOT_7_AXIS_TDATA_WIDTH = "32" *) (* C_SLOT_7_AXIS_TDEST_WIDTH = "1" *) (* C_SLOT_7_AXIS_TID_WIDTH = "1" *) 
(* C_SLOT_7_AXIS_TUSER_WIDTH = "1" *) (* C_SLOT_7_AXI_ADDR_WIDTH = "32" *) (* C_SLOT_7_AXI_AWLEN = "7" *) 
(* C_SLOT_7_AXI_DATA_WIDTH = "32" *) (* C_SLOT_7_AXI_ID_WIDTH = "1" *) (* C_SLOT_7_AXI_LOCK = "0" *) 
(* C_SLOT_7_AXI_PROTOCOL = "AXI4" *) (* C_SLOT_7_FIFO_ENABLE = "1" *) (* C_SUPPORT_ID_REFLECTION = "0" *) 
(* C_S_AXI4_BASEADDR = "-1" *) (* C_S_AXI4_HIGHADDR = "0" *) (* C_S_AXI_ADDR_WIDTH = "16" *) 
(* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_ID_WIDTH = "1" *) (* C_S_AXI_PROTOCOL = "AXI4LITE" *) 
(* DowngradeIPIdentifiedWarnings = "yes" *) (* ENABLE_EXT_EVENTS = "0" *) (* SLOT_0_AXI_PROTOCOL = "AXI4" *) 
(* SLOT_0_AXI_SUB_PROTOCOL = "NONE" *) (* SLOT_1_AXI_PROTOCOL = "AXI4" *) (* SLOT_1_AXI_SUB_PROTOCOL = "NONE" *) 
(* SLOT_2_AXI_PROTOCOL = "AXI4" *) (* SLOT_2_AXI_SUB_PROTOCOL = "NONE" *) (* SLOT_3_AXI_PROTOCOL = "AXI4" *) 
(* SLOT_3_AXI_SUB_PROTOCOL = "NONE" *) (* SLOT_4_AXI_PROTOCOL = "AXI4" *) (* SLOT_4_AXI_SUB_PROTOCOL = "NONE" *) 
(* SLOT_5_AXI_PROTOCOL = "AXI4" *) (* SLOT_5_AXI_SUB_PROTOCOL = "NONE" *) (* SLOT_6_AXI_PROTOCOL = "AXI4" *) 
(* SLOT_6_AXI_SUB_PROTOCOL = "NONE" *) (* SLOT_7_AXI_PROTOCOL = "AXI4" *) (* SLOT_7_AXI_SUB_PROTOCOL = "NONE" *) 
(* S_AXI_OFFLD_ID_WIDTH = "1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_top
   (s_axi_aclk,
    s_axi_aresetn,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_awid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bid,
    s_axi_bready,
    s_axi_araddr,
    s_axi_arvalid,
    s_axi_arid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rvalid,
    s_axi_rid,
    s_axi_rready,
    slot_0_axi_aclk,
    slot_0_axi_aresetn,
    slot_0_axi_awid,
    slot_0_axi_awaddr,
    slot_0_axi_awprot,
    slot_0_axi_awlen,
    slot_0_axi_awsize,
    slot_0_axi_awburst,
    slot_0_axi_awcache,
    slot_0_axi_awlock,
    slot_0_axi_awvalid,
    slot_0_axi_awready,
    slot_0_axi_wdata,
    slot_0_axi_wstrb,
    slot_0_axi_wlast,
    slot_0_axi_wvalid,
    slot_0_axi_wready,
    slot_0_axi_bid,
    slot_0_axi_bresp,
    slot_0_axi_bvalid,
    slot_0_axi_bready,
    slot_0_axi_arid,
    slot_0_axi_araddr,
    slot_0_axi_arlen,
    slot_0_axi_arsize,
    slot_0_axi_arburst,
    slot_0_axi_arcache,
    slot_0_axi_arprot,
    slot_0_axi_arlock,
    slot_0_axi_arvalid,
    slot_0_axi_arready,
    slot_0_axi_rid,
    slot_0_axi_rdata,
    slot_0_axi_rresp,
    slot_0_axi_rlast,
    slot_0_axi_rvalid,
    slot_0_axi_rready,
    slot_0_axis_aclk,
    slot_0_axis_aresetn,
    slot_0_axis_tvalid,
    slot_0_axis_tready,
    slot_0_axis_tdata,
    slot_0_axis_tstrb,
    slot_0_axis_tkeep,
    slot_0_axis_tlast,
    slot_0_axis_tid,
    slot_0_axis_tdest,
    slot_0_axis_tuser,
    slot_0_ext_trig,
    slot_0_ext_trig_stop,
    slot_1_axi_aclk,
    slot_1_axi_aresetn,
    slot_1_axi_awid,
    slot_1_axi_awaddr,
    slot_1_axi_awprot,
    slot_1_axi_awlen,
    slot_1_axi_awsize,
    slot_1_axi_awburst,
    slot_1_axi_awcache,
    slot_1_axi_awlock,
    slot_1_axi_awvalid,
    slot_1_axi_awready,
    slot_1_axi_wdata,
    slot_1_axi_wstrb,
    slot_1_axi_wlast,
    slot_1_axi_wvalid,
    slot_1_axi_wready,
    slot_1_axi_bid,
    slot_1_axi_bresp,
    slot_1_axi_bvalid,
    slot_1_axi_bready,
    slot_1_axi_arid,
    slot_1_axi_araddr,
    slot_1_axi_arlen,
    slot_1_axi_arsize,
    slot_1_axi_arburst,
    slot_1_axi_arcache,
    slot_1_axi_arprot,
    slot_1_axi_arlock,
    slot_1_axi_arvalid,
    slot_1_axi_arready,
    slot_1_axi_rid,
    slot_1_axi_rdata,
    slot_1_axi_rresp,
    slot_1_axi_rlast,
    slot_1_axi_rvalid,
    slot_1_axi_rready,
    slot_1_axis_aclk,
    slot_1_axis_aresetn,
    slot_1_axis_tvalid,
    slot_1_axis_tready,
    slot_1_axis_tdata,
    slot_1_axis_tstrb,
    slot_1_axis_tkeep,
    slot_1_axis_tlast,
    slot_1_axis_tid,
    slot_1_axis_tdest,
    slot_1_axis_tuser,
    slot_1_ext_trig,
    slot_1_ext_trig_stop,
    slot_2_axi_aclk,
    slot_2_axi_aresetn,
    slot_2_axi_awid,
    slot_2_axi_awaddr,
    slot_2_axi_awprot,
    slot_2_axi_awlen,
    slot_2_axi_awsize,
    slot_2_axi_awburst,
    slot_2_axi_awcache,
    slot_2_axi_awlock,
    slot_2_axi_awvalid,
    slot_2_axi_awready,
    slot_2_axi_wdata,
    slot_2_axi_wstrb,
    slot_2_axi_wlast,
    slot_2_axi_wvalid,
    slot_2_axi_wready,
    slot_2_axi_bid,
    slot_2_axi_bresp,
    slot_2_axi_bvalid,
    slot_2_axi_bready,
    slot_2_axi_arid,
    slot_2_axi_araddr,
    slot_2_axi_arlen,
    slot_2_axi_arsize,
    slot_2_axi_arburst,
    slot_2_axi_arcache,
    slot_2_axi_arprot,
    slot_2_axi_arlock,
    slot_2_axi_arvalid,
    slot_2_axi_arready,
    slot_2_axi_rid,
    slot_2_axi_rdata,
    slot_2_axi_rresp,
    slot_2_axi_rlast,
    slot_2_axi_rvalid,
    slot_2_axi_rready,
    slot_2_axis_aclk,
    slot_2_axis_aresetn,
    slot_2_axis_tvalid,
    slot_2_axis_tready,
    slot_2_axis_tdata,
    slot_2_axis_tstrb,
    slot_2_axis_tkeep,
    slot_2_axis_tlast,
    slot_2_axis_tid,
    slot_2_axis_tdest,
    slot_2_axis_tuser,
    slot_2_ext_trig,
    slot_2_ext_trig_stop,
    slot_3_axi_aclk,
    slot_3_axi_aresetn,
    slot_3_axi_awid,
    slot_3_axi_awaddr,
    slot_3_axi_awprot,
    slot_3_axi_awlen,
    slot_3_axi_awsize,
    slot_3_axi_awburst,
    slot_3_axi_awcache,
    slot_3_axi_awlock,
    slot_3_axi_awvalid,
    slot_3_axi_awready,
    slot_3_axi_wdata,
    slot_3_axi_wstrb,
    slot_3_axi_wlast,
    slot_3_axi_wvalid,
    slot_3_axi_wready,
    slot_3_axi_bid,
    slot_3_axi_bresp,
    slot_3_axi_bvalid,
    slot_3_axi_bready,
    slot_3_axi_arid,
    slot_3_axi_araddr,
    slot_3_axi_arlen,
    slot_3_axi_arsize,
    slot_3_axi_arburst,
    slot_3_axi_arcache,
    slot_3_axi_arprot,
    slot_3_axi_arlock,
    slot_3_axi_arvalid,
    slot_3_axi_arready,
    slot_3_axi_rid,
    slot_3_axi_rdata,
    slot_3_axi_rresp,
    slot_3_axi_rlast,
    slot_3_axi_rvalid,
    slot_3_axi_rready,
    slot_3_axis_aclk,
    slot_3_axis_aresetn,
    slot_3_axis_tvalid,
    slot_3_axis_tready,
    slot_3_axis_tdata,
    slot_3_axis_tstrb,
    slot_3_axis_tkeep,
    slot_3_axis_tlast,
    slot_3_axis_tid,
    slot_3_axis_tdest,
    slot_3_axis_tuser,
    slot_3_ext_trig,
    slot_3_ext_trig_stop,
    slot_4_axi_aclk,
    slot_4_axi_aresetn,
    slot_4_axi_awid,
    slot_4_axi_awaddr,
    slot_4_axi_awprot,
    slot_4_axi_awlen,
    slot_4_axi_awsize,
    slot_4_axi_awburst,
    slot_4_axi_awcache,
    slot_4_axi_awlock,
    slot_4_axi_awvalid,
    slot_4_axi_awready,
    slot_4_axi_wdata,
    slot_4_axi_wstrb,
    slot_4_axi_wlast,
    slot_4_axi_wvalid,
    slot_4_axi_wready,
    slot_4_axi_bid,
    slot_4_axi_bresp,
    slot_4_axi_bvalid,
    slot_4_axi_bready,
    slot_4_axi_arid,
    slot_4_axi_araddr,
    slot_4_axi_arlen,
    slot_4_axi_arsize,
    slot_4_axi_arburst,
    slot_4_axi_arcache,
    slot_4_axi_arprot,
    slot_4_axi_arlock,
    slot_4_axi_arvalid,
    slot_4_axi_arready,
    slot_4_axi_rid,
    slot_4_axi_rdata,
    slot_4_axi_rresp,
    slot_4_axi_rlast,
    slot_4_axi_rvalid,
    slot_4_axi_rready,
    slot_4_axis_aclk,
    slot_4_axis_aresetn,
    slot_4_axis_tvalid,
    slot_4_axis_tready,
    slot_4_axis_tdata,
    slot_4_axis_tstrb,
    slot_4_axis_tkeep,
    slot_4_axis_tlast,
    slot_4_axis_tid,
    slot_4_axis_tdest,
    slot_4_axis_tuser,
    slot_4_ext_trig,
    slot_4_ext_trig_stop,
    slot_5_axi_aclk,
    slot_5_axi_aresetn,
    slot_5_axi_awid,
    slot_5_axi_awaddr,
    slot_5_axi_awprot,
    slot_5_axi_awlen,
    slot_5_axi_awsize,
    slot_5_axi_awburst,
    slot_5_axi_awcache,
    slot_5_axi_awlock,
    slot_5_axi_awvalid,
    slot_5_axi_awready,
    slot_5_axi_wdata,
    slot_5_axi_wstrb,
    slot_5_axi_wlast,
    slot_5_axi_wvalid,
    slot_5_axi_wready,
    slot_5_axi_bid,
    slot_5_axi_bresp,
    slot_5_axi_bvalid,
    slot_5_axi_bready,
    slot_5_axi_arid,
    slot_5_axi_araddr,
    slot_5_axi_arlen,
    slot_5_axi_arsize,
    slot_5_axi_arburst,
    slot_5_axi_arcache,
    slot_5_axi_arprot,
    slot_5_axi_arlock,
    slot_5_axi_arvalid,
    slot_5_axi_arready,
    slot_5_axi_rid,
    slot_5_axi_rdata,
    slot_5_axi_rresp,
    slot_5_axi_rlast,
    slot_5_axi_rvalid,
    slot_5_axi_rready,
    slot_5_axis_aclk,
    slot_5_axis_aresetn,
    slot_5_axis_tvalid,
    slot_5_axis_tready,
    slot_5_axis_tdata,
    slot_5_axis_tstrb,
    slot_5_axis_tkeep,
    slot_5_axis_tlast,
    slot_5_axis_tid,
    slot_5_axis_tdest,
    slot_5_axis_tuser,
    slot_5_ext_trig,
    slot_5_ext_trig_stop,
    slot_6_axi_aclk,
    slot_6_axi_aresetn,
    slot_6_axi_awid,
    slot_6_axi_awaddr,
    slot_6_axi_awprot,
    slot_6_axi_awlen,
    slot_6_axi_awsize,
    slot_6_axi_awburst,
    slot_6_axi_awcache,
    slot_6_axi_awlock,
    slot_6_axi_awvalid,
    slot_6_axi_awready,
    slot_6_axi_wdata,
    slot_6_axi_wstrb,
    slot_6_axi_wlast,
    slot_6_axi_wvalid,
    slot_6_axi_wready,
    slot_6_axi_bid,
    slot_6_axi_bresp,
    slot_6_axi_bvalid,
    slot_6_axi_bready,
    slot_6_axi_arid,
    slot_6_axi_araddr,
    slot_6_axi_arlen,
    slot_6_axi_arsize,
    slot_6_axi_arburst,
    slot_6_axi_arcache,
    slot_6_axi_arprot,
    slot_6_axi_arlock,
    slot_6_axi_arvalid,
    slot_6_axi_arready,
    slot_6_axi_rid,
    slot_6_axi_rdata,
    slot_6_axi_rresp,
    slot_6_axi_rlast,
    slot_6_axi_rvalid,
    slot_6_axi_rready,
    slot_6_axis_aclk,
    slot_6_axis_aresetn,
    slot_6_axis_tvalid,
    slot_6_axis_tready,
    slot_6_axis_tdata,
    slot_6_axis_tstrb,
    slot_6_axis_tkeep,
    slot_6_axis_tlast,
    slot_6_axis_tid,
    slot_6_axis_tdest,
    slot_6_axis_tuser,
    slot_6_ext_trig,
    slot_6_ext_trig_stop,
    slot_7_axi_aclk,
    slot_7_axi_aresetn,
    slot_7_axi_awid,
    slot_7_axi_awaddr,
    slot_7_axi_awprot,
    slot_7_axi_awlen,
    slot_7_axi_awsize,
    slot_7_axi_awburst,
    slot_7_axi_awcache,
    slot_7_axi_awlock,
    slot_7_axi_awvalid,
    slot_7_axi_awready,
    slot_7_axi_wdata,
    slot_7_axi_wstrb,
    slot_7_axi_wlast,
    slot_7_axi_wvalid,
    slot_7_axi_wready,
    slot_7_axi_bid,
    slot_7_axi_bresp,
    slot_7_axi_bvalid,
    slot_7_axi_bready,
    slot_7_axi_arid,
    slot_7_axi_araddr,
    slot_7_axi_arlen,
    slot_7_axi_arsize,
    slot_7_axi_arburst,
    slot_7_axi_arcache,
    slot_7_axi_arprot,
    slot_7_axi_arlock,
    slot_7_axi_arvalid,
    slot_7_axi_arready,
    slot_7_axi_rid,
    slot_7_axi_rdata,
    slot_7_axi_rresp,
    slot_7_axi_rlast,
    slot_7_axi_rvalid,
    slot_7_axi_rready,
    slot_7_axis_aclk,
    slot_7_axis_aresetn,
    slot_7_axis_tvalid,
    slot_7_axis_tready,
    slot_7_axis_tdata,
    slot_7_axis_tstrb,
    slot_7_axis_tkeep,
    slot_7_axis_tlast,
    slot_7_axis_tid,
    slot_7_axis_tdest,
    slot_7_axis_tuser,
    slot_7_ext_trig,
    slot_7_ext_trig_stop,
    ext_clk_0,
    ext_rstn_0,
    ext_event_0_cnt_start,
    ext_event_0_cnt_stop,
    ext_event_0,
    ext_clk_1,
    ext_rstn_1,
    ext_event_1_cnt_start,
    ext_event_1_cnt_stop,
    ext_event_1,
    ext_clk_2,
    ext_rstn_2,
    ext_event_2_cnt_start,
    ext_event_2_cnt_stop,
    ext_event_2,
    ext_clk_3,
    ext_rstn_3,
    ext_event_3_cnt_start,
    ext_event_3_cnt_stop,
    ext_event_3,
    ext_clk_4,
    ext_rstn_4,
    ext_event_4_cnt_start,
    ext_event_4_cnt_stop,
    ext_event_4,
    ext_clk_5,
    ext_rstn_5,
    ext_event_5_cnt_start,
    ext_event_5_cnt_stop,
    ext_event_5,
    ext_clk_6,
    ext_rstn_6,
    ext_event_6_cnt_start,
    ext_event_6_cnt_stop,
    ext_event_6,
    ext_clk_7,
    ext_rstn_7,
    ext_event_7_cnt_start,
    ext_event_7_cnt_stop,
    ext_event_7,
    capture_event,
    reset_event,
    core_aclk,
    core_aresetn,
    m_axis_aclk,
    m_axis_aresetn,
    m_axis_tdata,
    m_axis_tstrb,
    m_axis_tvalid,
    m_axis_tid,
    m_axis_tready,
    s_axi_offld_aclk,
    s_axi_offld_aresetn,
    s_axi_offld_araddr,
    s_axi_offld_arvalid,
    s_axi_offld_arlen,
    s_axi_offld_arid,
    s_axi_offld_arready,
    s_axi_offld_rready,
    s_axi_offld_rdata,
    s_axi_offld_rresp,
    s_axi_offld_rvalid,
    s_axi_offld_rid,
    s_axi_offld_rlast,
    interrupt,
    trigger_in,
    trigger_in_ack);
  input s_axi_aclk;
  input s_axi_aresetn;
  input [15:0]s_axi_awaddr;
  input s_axi_awvalid;
  input [0:0]s_axi_awid;
  output s_axi_awready;
  input [31:0]s_axi_wdata;
  input [3:0]s_axi_wstrb;
  input s_axi_wvalid;
  output s_axi_wready;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  output [0:0]s_axi_bid;
  input s_axi_bready;
  input [15:0]s_axi_araddr;
  input s_axi_arvalid;
  input [0:0]s_axi_arid;
  output s_axi_arready;
  output [31:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rvalid;
  output [0:0]s_axi_rid;
  input s_axi_rready;
  input slot_0_axi_aclk;
  input slot_0_axi_aresetn;
  input [0:0]slot_0_axi_awid;
  input [31:0]slot_0_axi_awaddr;
  input [2:0]slot_0_axi_awprot;
  input [7:0]slot_0_axi_awlen;
  input [2:0]slot_0_axi_awsize;
  input [1:0]slot_0_axi_awburst;
  input [3:0]slot_0_axi_awcache;
  input [0:0]slot_0_axi_awlock;
  input slot_0_axi_awvalid;
  input slot_0_axi_awready;
  input [511:0]slot_0_axi_wdata;
  input [63:0]slot_0_axi_wstrb;
  input slot_0_axi_wlast;
  input slot_0_axi_wvalid;
  input slot_0_axi_wready;
  input [0:0]slot_0_axi_bid;
  input [1:0]slot_0_axi_bresp;
  input slot_0_axi_bvalid;
  input slot_0_axi_bready;
  input [0:0]slot_0_axi_arid;
  input [31:0]slot_0_axi_araddr;
  input [7:0]slot_0_axi_arlen;
  input [2:0]slot_0_axi_arsize;
  input [1:0]slot_0_axi_arburst;
  input [3:0]slot_0_axi_arcache;
  input [2:0]slot_0_axi_arprot;
  input [0:0]slot_0_axi_arlock;
  input slot_0_axi_arvalid;
  input slot_0_axi_arready;
  input [0:0]slot_0_axi_rid;
  input [511:0]slot_0_axi_rdata;
  input [1:0]slot_0_axi_rresp;
  input slot_0_axi_rlast;
  input slot_0_axi_rvalid;
  input slot_0_axi_rready;
  input slot_0_axis_aclk;
  input slot_0_axis_aresetn;
  input slot_0_axis_tvalid;
  input slot_0_axis_tready;
  input [31:0]slot_0_axis_tdata;
  input [3:0]slot_0_axis_tstrb;
  input [3:0]slot_0_axis_tkeep;
  input slot_0_axis_tlast;
  input [0:0]slot_0_axis_tid;
  input [0:0]slot_0_axis_tdest;
  input [0:0]slot_0_axis_tuser;
  input slot_0_ext_trig;
  input slot_0_ext_trig_stop;
  input slot_1_axi_aclk;
  input slot_1_axi_aresetn;
  input [0:0]slot_1_axi_awid;
  input [31:0]slot_1_axi_awaddr;
  input [2:0]slot_1_axi_awprot;
  input [7:0]slot_1_axi_awlen;
  input [2:0]slot_1_axi_awsize;
  input [1:0]slot_1_axi_awburst;
  input [3:0]slot_1_axi_awcache;
  input [0:0]slot_1_axi_awlock;
  input slot_1_axi_awvalid;
  input slot_1_axi_awready;
  input [31:0]slot_1_axi_wdata;
  input [3:0]slot_1_axi_wstrb;
  input slot_1_axi_wlast;
  input slot_1_axi_wvalid;
  input slot_1_axi_wready;
  input [0:0]slot_1_axi_bid;
  input [1:0]slot_1_axi_bresp;
  input slot_1_axi_bvalid;
  input slot_1_axi_bready;
  input [0:0]slot_1_axi_arid;
  input [31:0]slot_1_axi_araddr;
  input [7:0]slot_1_axi_arlen;
  input [2:0]slot_1_axi_arsize;
  input [1:0]slot_1_axi_arburst;
  input [3:0]slot_1_axi_arcache;
  input [2:0]slot_1_axi_arprot;
  input [0:0]slot_1_axi_arlock;
  input slot_1_axi_arvalid;
  input slot_1_axi_arready;
  input [0:0]slot_1_axi_rid;
  input [31:0]slot_1_axi_rdata;
  input [1:0]slot_1_axi_rresp;
  input slot_1_axi_rlast;
  input slot_1_axi_rvalid;
  input slot_1_axi_rready;
  input slot_1_axis_aclk;
  input slot_1_axis_aresetn;
  input slot_1_axis_tvalid;
  input slot_1_axis_tready;
  input [31:0]slot_1_axis_tdata;
  input [3:0]slot_1_axis_tstrb;
  input [3:0]slot_1_axis_tkeep;
  input slot_1_axis_tlast;
  input [0:0]slot_1_axis_tid;
  input [0:0]slot_1_axis_tdest;
  input [0:0]slot_1_axis_tuser;
  input slot_1_ext_trig;
  input slot_1_ext_trig_stop;
  input slot_2_axi_aclk;
  input slot_2_axi_aresetn;
  input [0:0]slot_2_axi_awid;
  input [31:0]slot_2_axi_awaddr;
  input [2:0]slot_2_axi_awprot;
  input [7:0]slot_2_axi_awlen;
  input [2:0]slot_2_axi_awsize;
  input [1:0]slot_2_axi_awburst;
  input [3:0]slot_2_axi_awcache;
  input [0:0]slot_2_axi_awlock;
  input slot_2_axi_awvalid;
  input slot_2_axi_awready;
  input [31:0]slot_2_axi_wdata;
  input [3:0]slot_2_axi_wstrb;
  input slot_2_axi_wlast;
  input slot_2_axi_wvalid;
  input slot_2_axi_wready;
  input [0:0]slot_2_axi_bid;
  input [1:0]slot_2_axi_bresp;
  input slot_2_axi_bvalid;
  input slot_2_axi_bready;
  input [0:0]slot_2_axi_arid;
  input [31:0]slot_2_axi_araddr;
  input [7:0]slot_2_axi_arlen;
  input [2:0]slot_2_axi_arsize;
  input [1:0]slot_2_axi_arburst;
  input [3:0]slot_2_axi_arcache;
  input [2:0]slot_2_axi_arprot;
  input [0:0]slot_2_axi_arlock;
  input slot_2_axi_arvalid;
  input slot_2_axi_arready;
  input [0:0]slot_2_axi_rid;
  input [31:0]slot_2_axi_rdata;
  input [1:0]slot_2_axi_rresp;
  input slot_2_axi_rlast;
  input slot_2_axi_rvalid;
  input slot_2_axi_rready;
  input slot_2_axis_aclk;
  input slot_2_axis_aresetn;
  input slot_2_axis_tvalid;
  input slot_2_axis_tready;
  input [31:0]slot_2_axis_tdata;
  input [3:0]slot_2_axis_tstrb;
  input [3:0]slot_2_axis_tkeep;
  input slot_2_axis_tlast;
  input [0:0]slot_2_axis_tid;
  input [0:0]slot_2_axis_tdest;
  input [0:0]slot_2_axis_tuser;
  input slot_2_ext_trig;
  input slot_2_ext_trig_stop;
  input slot_3_axi_aclk;
  input slot_3_axi_aresetn;
  input [0:0]slot_3_axi_awid;
  input [31:0]slot_3_axi_awaddr;
  input [2:0]slot_3_axi_awprot;
  input [7:0]slot_3_axi_awlen;
  input [2:0]slot_3_axi_awsize;
  input [1:0]slot_3_axi_awburst;
  input [3:0]slot_3_axi_awcache;
  input [0:0]slot_3_axi_awlock;
  input slot_3_axi_awvalid;
  input slot_3_axi_awready;
  input [31:0]slot_3_axi_wdata;
  input [3:0]slot_3_axi_wstrb;
  input slot_3_axi_wlast;
  input slot_3_axi_wvalid;
  input slot_3_axi_wready;
  input [0:0]slot_3_axi_bid;
  input [1:0]slot_3_axi_bresp;
  input slot_3_axi_bvalid;
  input slot_3_axi_bready;
  input [0:0]slot_3_axi_arid;
  input [31:0]slot_3_axi_araddr;
  input [7:0]slot_3_axi_arlen;
  input [2:0]slot_3_axi_arsize;
  input [1:0]slot_3_axi_arburst;
  input [3:0]slot_3_axi_arcache;
  input [2:0]slot_3_axi_arprot;
  input [0:0]slot_3_axi_arlock;
  input slot_3_axi_arvalid;
  input slot_3_axi_arready;
  input [0:0]slot_3_axi_rid;
  input [31:0]slot_3_axi_rdata;
  input [1:0]slot_3_axi_rresp;
  input slot_3_axi_rlast;
  input slot_3_axi_rvalid;
  input slot_3_axi_rready;
  input slot_3_axis_aclk;
  input slot_3_axis_aresetn;
  input slot_3_axis_tvalid;
  input slot_3_axis_tready;
  input [31:0]slot_3_axis_tdata;
  input [3:0]slot_3_axis_tstrb;
  input [3:0]slot_3_axis_tkeep;
  input slot_3_axis_tlast;
  input [0:0]slot_3_axis_tid;
  input [0:0]slot_3_axis_tdest;
  input [0:0]slot_3_axis_tuser;
  input slot_3_ext_trig;
  input slot_3_ext_trig_stop;
  input slot_4_axi_aclk;
  input slot_4_axi_aresetn;
  input [0:0]slot_4_axi_awid;
  input [31:0]slot_4_axi_awaddr;
  input [2:0]slot_4_axi_awprot;
  input [7:0]slot_4_axi_awlen;
  input [2:0]slot_4_axi_awsize;
  input [1:0]slot_4_axi_awburst;
  input [3:0]slot_4_axi_awcache;
  input [0:0]slot_4_axi_awlock;
  input slot_4_axi_awvalid;
  input slot_4_axi_awready;
  input [31:0]slot_4_axi_wdata;
  input [3:0]slot_4_axi_wstrb;
  input slot_4_axi_wlast;
  input slot_4_axi_wvalid;
  input slot_4_axi_wready;
  input [0:0]slot_4_axi_bid;
  input [1:0]slot_4_axi_bresp;
  input slot_4_axi_bvalid;
  input slot_4_axi_bready;
  input [0:0]slot_4_axi_arid;
  input [31:0]slot_4_axi_araddr;
  input [7:0]slot_4_axi_arlen;
  input [2:0]slot_4_axi_arsize;
  input [1:0]slot_4_axi_arburst;
  input [3:0]slot_4_axi_arcache;
  input [2:0]slot_4_axi_arprot;
  input [0:0]slot_4_axi_arlock;
  input slot_4_axi_arvalid;
  input slot_4_axi_arready;
  input [0:0]slot_4_axi_rid;
  input [31:0]slot_4_axi_rdata;
  input [1:0]slot_4_axi_rresp;
  input slot_4_axi_rlast;
  input slot_4_axi_rvalid;
  input slot_4_axi_rready;
  input slot_4_axis_aclk;
  input slot_4_axis_aresetn;
  input slot_4_axis_tvalid;
  input slot_4_axis_tready;
  input [31:0]slot_4_axis_tdata;
  input [3:0]slot_4_axis_tstrb;
  input [3:0]slot_4_axis_tkeep;
  input slot_4_axis_tlast;
  input [0:0]slot_4_axis_tid;
  input [0:0]slot_4_axis_tdest;
  input [0:0]slot_4_axis_tuser;
  input slot_4_ext_trig;
  input slot_4_ext_trig_stop;
  input slot_5_axi_aclk;
  input slot_5_axi_aresetn;
  input [0:0]slot_5_axi_awid;
  input [31:0]slot_5_axi_awaddr;
  input [2:0]slot_5_axi_awprot;
  input [7:0]slot_5_axi_awlen;
  input [2:0]slot_5_axi_awsize;
  input [1:0]slot_5_axi_awburst;
  input [3:0]slot_5_axi_awcache;
  input [0:0]slot_5_axi_awlock;
  input slot_5_axi_awvalid;
  input slot_5_axi_awready;
  input [31:0]slot_5_axi_wdata;
  input [3:0]slot_5_axi_wstrb;
  input slot_5_axi_wlast;
  input slot_5_axi_wvalid;
  input slot_5_axi_wready;
  input [0:0]slot_5_axi_bid;
  input [1:0]slot_5_axi_bresp;
  input slot_5_axi_bvalid;
  input slot_5_axi_bready;
  input [0:0]slot_5_axi_arid;
  input [31:0]slot_5_axi_araddr;
  input [7:0]slot_5_axi_arlen;
  input [2:0]slot_5_axi_arsize;
  input [1:0]slot_5_axi_arburst;
  input [3:0]slot_5_axi_arcache;
  input [2:0]slot_5_axi_arprot;
  input [0:0]slot_5_axi_arlock;
  input slot_5_axi_arvalid;
  input slot_5_axi_arready;
  input [0:0]slot_5_axi_rid;
  input [31:0]slot_5_axi_rdata;
  input [1:0]slot_5_axi_rresp;
  input slot_5_axi_rlast;
  input slot_5_axi_rvalid;
  input slot_5_axi_rready;
  input slot_5_axis_aclk;
  input slot_5_axis_aresetn;
  input slot_5_axis_tvalid;
  input slot_5_axis_tready;
  input [31:0]slot_5_axis_tdata;
  input [3:0]slot_5_axis_tstrb;
  input [3:0]slot_5_axis_tkeep;
  input slot_5_axis_tlast;
  input [0:0]slot_5_axis_tid;
  input [0:0]slot_5_axis_tdest;
  input [0:0]slot_5_axis_tuser;
  input slot_5_ext_trig;
  input slot_5_ext_trig_stop;
  input slot_6_axi_aclk;
  input slot_6_axi_aresetn;
  input [0:0]slot_6_axi_awid;
  input [31:0]slot_6_axi_awaddr;
  input [2:0]slot_6_axi_awprot;
  input [7:0]slot_6_axi_awlen;
  input [2:0]slot_6_axi_awsize;
  input [1:0]slot_6_axi_awburst;
  input [3:0]slot_6_axi_awcache;
  input [0:0]slot_6_axi_awlock;
  input slot_6_axi_awvalid;
  input slot_6_axi_awready;
  input [31:0]slot_6_axi_wdata;
  input [3:0]slot_6_axi_wstrb;
  input slot_6_axi_wlast;
  input slot_6_axi_wvalid;
  input slot_6_axi_wready;
  input [0:0]slot_6_axi_bid;
  input [1:0]slot_6_axi_bresp;
  input slot_6_axi_bvalid;
  input slot_6_axi_bready;
  input [0:0]slot_6_axi_arid;
  input [31:0]slot_6_axi_araddr;
  input [7:0]slot_6_axi_arlen;
  input [2:0]slot_6_axi_arsize;
  input [1:0]slot_6_axi_arburst;
  input [3:0]slot_6_axi_arcache;
  input [2:0]slot_6_axi_arprot;
  input [0:0]slot_6_axi_arlock;
  input slot_6_axi_arvalid;
  input slot_6_axi_arready;
  input [0:0]slot_6_axi_rid;
  input [31:0]slot_6_axi_rdata;
  input [1:0]slot_6_axi_rresp;
  input slot_6_axi_rlast;
  input slot_6_axi_rvalid;
  input slot_6_axi_rready;
  input slot_6_axis_aclk;
  input slot_6_axis_aresetn;
  input slot_6_axis_tvalid;
  input slot_6_axis_tready;
  input [31:0]slot_6_axis_tdata;
  input [3:0]slot_6_axis_tstrb;
  input [3:0]slot_6_axis_tkeep;
  input slot_6_axis_tlast;
  input [0:0]slot_6_axis_tid;
  input [0:0]slot_6_axis_tdest;
  input [0:0]slot_6_axis_tuser;
  input slot_6_ext_trig;
  input slot_6_ext_trig_stop;
  input slot_7_axi_aclk;
  input slot_7_axi_aresetn;
  input [0:0]slot_7_axi_awid;
  input [31:0]slot_7_axi_awaddr;
  input [2:0]slot_7_axi_awprot;
  input [7:0]slot_7_axi_awlen;
  input [2:0]slot_7_axi_awsize;
  input [1:0]slot_7_axi_awburst;
  input [3:0]slot_7_axi_awcache;
  input [0:0]slot_7_axi_awlock;
  input slot_7_axi_awvalid;
  input slot_7_axi_awready;
  input [31:0]slot_7_axi_wdata;
  input [3:0]slot_7_axi_wstrb;
  input slot_7_axi_wlast;
  input slot_7_axi_wvalid;
  input slot_7_axi_wready;
  input [0:0]slot_7_axi_bid;
  input [1:0]slot_7_axi_bresp;
  input slot_7_axi_bvalid;
  input slot_7_axi_bready;
  input [0:0]slot_7_axi_arid;
  input [31:0]slot_7_axi_araddr;
  input [7:0]slot_7_axi_arlen;
  input [2:0]slot_7_axi_arsize;
  input [1:0]slot_7_axi_arburst;
  input [3:0]slot_7_axi_arcache;
  input [2:0]slot_7_axi_arprot;
  input [0:0]slot_7_axi_arlock;
  input slot_7_axi_arvalid;
  input slot_7_axi_arready;
  input [0:0]slot_7_axi_rid;
  input [31:0]slot_7_axi_rdata;
  input [1:0]slot_7_axi_rresp;
  input slot_7_axi_rlast;
  input slot_7_axi_rvalid;
  input slot_7_axi_rready;
  input slot_7_axis_aclk;
  input slot_7_axis_aresetn;
  input slot_7_axis_tvalid;
  input slot_7_axis_tready;
  input [31:0]slot_7_axis_tdata;
  input [3:0]slot_7_axis_tstrb;
  input [3:0]slot_7_axis_tkeep;
  input slot_7_axis_tlast;
  input [0:0]slot_7_axis_tid;
  input [0:0]slot_7_axis_tdest;
  input [0:0]slot_7_axis_tuser;
  input slot_7_ext_trig;
  input slot_7_ext_trig_stop;
  input ext_clk_0;
  input ext_rstn_0;
  input ext_event_0_cnt_start;
  input ext_event_0_cnt_stop;
  input ext_event_0;
  input ext_clk_1;
  input ext_rstn_1;
  input ext_event_1_cnt_start;
  input ext_event_1_cnt_stop;
  input ext_event_1;
  input ext_clk_2;
  input ext_rstn_2;
  input ext_event_2_cnt_start;
  input ext_event_2_cnt_stop;
  input ext_event_2;
  input ext_clk_3;
  input ext_rstn_3;
  input ext_event_3_cnt_start;
  input ext_event_3_cnt_stop;
  input ext_event_3;
  input ext_clk_4;
  input ext_rstn_4;
  input ext_event_4_cnt_start;
  input ext_event_4_cnt_stop;
  input ext_event_4;
  input ext_clk_5;
  input ext_rstn_5;
  input ext_event_5_cnt_start;
  input ext_event_5_cnt_stop;
  input ext_event_5;
  input ext_clk_6;
  input ext_rstn_6;
  input ext_event_6_cnt_start;
  input ext_event_6_cnt_stop;
  input ext_event_6;
  input ext_clk_7;
  input ext_rstn_7;
  input ext_event_7_cnt_start;
  input ext_event_7_cnt_stop;
  input ext_event_7;
  input capture_event;
  input reset_event;
  input core_aclk;
  input core_aresetn;
  input m_axis_aclk;
  input m_axis_aresetn;
  output [55:0]m_axis_tdata;
  output [6:0]m_axis_tstrb;
  output m_axis_tvalid;
  output [0:0]m_axis_tid;
  input m_axis_tready;
  input s_axi_offld_aclk;
  input s_axi_offld_aresetn;
  input [31:0]s_axi_offld_araddr;
  input s_axi_offld_arvalid;
  input [7:0]s_axi_offld_arlen;
  input [0:0]s_axi_offld_arid;
  output s_axi_offld_arready;
  input s_axi_offld_rready;
  output [31:0]s_axi_offld_rdata;
  output [1:0]s_axi_offld_rresp;
  output s_axi_offld_rvalid;
  output [0:0]s_axi_offld_rid;
  output s_axi_offld_rlast;
  output interrupt;
  input trigger_in;
  output trigger_in_ack;

  wire \<const0> ;
  wire [1:1]Control_Bits_sync;
  wire capture_event;
  wire capture_event_sync;
  wire core_aclk;
  wire core_aresetn;
  wire ext_clk_0;
  wire ext_event_0;
  wire ext_event_0_cnt_start;
  wire ext_event_0_cnt_stop;
  wire ext_rstn_0;
  wire flop_fi_out;
  wire flop_ze_out;
  wire interrupt;
  wire \register_module_inst/p_0_in ;
  wire reset_event;
  wire reset_event_cdc_sync1_n_0;
  wire rst_flop_fi_out;
  wire rst_flop_ze_out;
  wire s_axi_aclk;
  wire [15:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [15:0]s_axi_awaddr;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire s_axi_wvalid;
  wire slot_0_axi_aclk;
  wire [0:0]slot_0_axi_arid;
  wire slot_0_axi_arready;
  wire [2:0]slot_0_axi_arsize;
  wire slot_0_axi_arvalid;
  wire [0:0]slot_0_axi_awid;
  wire slot_0_axi_awready;
  wire slot_0_axi_awvalid;
  wire [0:0]slot_0_axi_bid;
  wire slot_0_axi_bready;
  wire slot_0_axi_bvalid;
  wire [0:0]slot_0_axi_rid;
  wire slot_0_axi_rlast;
  wire slot_0_axi_rready;
  wire slot_0_axi_rvalid;
  wire slot_0_axi_wlast;
  wire slot_0_axi_wready;
  wire [63:0]slot_0_axi_wstrb;
  wire slot_0_axi_wvalid;
  wire slot_0_ext_trig;
  wire slot_0_ext_trig_stop;
  wire trigger_in;
  wire trigger_in_ack;

  assign m_axis_tdata[55] = \<const0> ;
  assign m_axis_tdata[54] = \<const0> ;
  assign m_axis_tdata[53] = \<const0> ;
  assign m_axis_tdata[52] = \<const0> ;
  assign m_axis_tdata[51] = \<const0> ;
  assign m_axis_tdata[50] = \<const0> ;
  assign m_axis_tdata[49] = \<const0> ;
  assign m_axis_tdata[48] = \<const0> ;
  assign m_axis_tdata[47] = \<const0> ;
  assign m_axis_tdata[46] = \<const0> ;
  assign m_axis_tdata[45] = \<const0> ;
  assign m_axis_tdata[44] = \<const0> ;
  assign m_axis_tdata[43] = \<const0> ;
  assign m_axis_tdata[42] = \<const0> ;
  assign m_axis_tdata[41] = \<const0> ;
  assign m_axis_tdata[40] = \<const0> ;
  assign m_axis_tdata[39] = \<const0> ;
  assign m_axis_tdata[38] = \<const0> ;
  assign m_axis_tdata[37] = \<const0> ;
  assign m_axis_tdata[36] = \<const0> ;
  assign m_axis_tdata[35] = \<const0> ;
  assign m_axis_tdata[34] = \<const0> ;
  assign m_axis_tdata[33] = \<const0> ;
  assign m_axis_tdata[32] = \<const0> ;
  assign m_axis_tdata[31] = \<const0> ;
  assign m_axis_tdata[30] = \<const0> ;
  assign m_axis_tdata[29] = \<const0> ;
  assign m_axis_tdata[28] = \<const0> ;
  assign m_axis_tdata[27] = \<const0> ;
  assign m_axis_tdata[26] = \<const0> ;
  assign m_axis_tdata[25] = \<const0> ;
  assign m_axis_tdata[24] = \<const0> ;
  assign m_axis_tdata[23] = \<const0> ;
  assign m_axis_tdata[22] = \<const0> ;
  assign m_axis_tdata[21] = \<const0> ;
  assign m_axis_tdata[20] = \<const0> ;
  assign m_axis_tdata[19] = \<const0> ;
  assign m_axis_tdata[18] = \<const0> ;
  assign m_axis_tdata[17] = \<const0> ;
  assign m_axis_tdata[16] = \<const0> ;
  assign m_axis_tdata[15] = \<const0> ;
  assign m_axis_tdata[14] = \<const0> ;
  assign m_axis_tdata[13] = \<const0> ;
  assign m_axis_tdata[12] = \<const0> ;
  assign m_axis_tdata[11] = \<const0> ;
  assign m_axis_tdata[10] = \<const0> ;
  assign m_axis_tdata[9] = \<const0> ;
  assign m_axis_tdata[8] = \<const0> ;
  assign m_axis_tdata[7] = \<const0> ;
  assign m_axis_tdata[6] = \<const0> ;
  assign m_axis_tdata[5] = \<const0> ;
  assign m_axis_tdata[4] = \<const0> ;
  assign m_axis_tdata[3] = \<const0> ;
  assign m_axis_tdata[2] = \<const0> ;
  assign m_axis_tdata[1] = \<const0> ;
  assign m_axis_tdata[0] = \<const0> ;
  assign m_axis_tid[0] = \<const0> ;
  assign m_axis_tstrb[6] = \<const0> ;
  assign m_axis_tstrb[5] = \<const0> ;
  assign m_axis_tstrb[4] = \<const0> ;
  assign m_axis_tstrb[3] = \<const0> ;
  assign m_axis_tstrb[2] = \<const0> ;
  assign m_axis_tstrb[1] = \<const0> ;
  assign m_axis_tstrb[0] = \<const0> ;
  assign m_axis_tvalid = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_offld_arready = \<const0> ;
  assign s_axi_offld_rdata[31] = \<const0> ;
  assign s_axi_offld_rdata[30] = \<const0> ;
  assign s_axi_offld_rdata[29] = \<const0> ;
  assign s_axi_offld_rdata[28] = \<const0> ;
  assign s_axi_offld_rdata[27] = \<const0> ;
  assign s_axi_offld_rdata[26] = \<const0> ;
  assign s_axi_offld_rdata[25] = \<const0> ;
  assign s_axi_offld_rdata[24] = \<const0> ;
  assign s_axi_offld_rdata[23] = \<const0> ;
  assign s_axi_offld_rdata[22] = \<const0> ;
  assign s_axi_offld_rdata[21] = \<const0> ;
  assign s_axi_offld_rdata[20] = \<const0> ;
  assign s_axi_offld_rdata[19] = \<const0> ;
  assign s_axi_offld_rdata[18] = \<const0> ;
  assign s_axi_offld_rdata[17] = \<const0> ;
  assign s_axi_offld_rdata[16] = \<const0> ;
  assign s_axi_offld_rdata[15] = \<const0> ;
  assign s_axi_offld_rdata[14] = \<const0> ;
  assign s_axi_offld_rdata[13] = \<const0> ;
  assign s_axi_offld_rdata[12] = \<const0> ;
  assign s_axi_offld_rdata[11] = \<const0> ;
  assign s_axi_offld_rdata[10] = \<const0> ;
  assign s_axi_offld_rdata[9] = \<const0> ;
  assign s_axi_offld_rdata[8] = \<const0> ;
  assign s_axi_offld_rdata[7] = \<const0> ;
  assign s_axi_offld_rdata[6] = \<const0> ;
  assign s_axi_offld_rdata[5] = \<const0> ;
  assign s_axi_offld_rdata[4] = \<const0> ;
  assign s_axi_offld_rdata[3] = \<const0> ;
  assign s_axi_offld_rdata[2] = \<const0> ;
  assign s_axi_offld_rdata[1] = \<const0> ;
  assign s_axi_offld_rdata[0] = \<const0> ;
  assign s_axi_offld_rid[0] = \<const0> ;
  assign s_axi_offld_rlast = \<const0> ;
  assign s_axi_offld_rresp[1] = \<const0> ;
  assign s_axi_offld_rresp[0] = \<const0> ;
  assign s_axi_offld_rvalid = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_advanced \GEN_Advanced_Mode.adavnced_mode_inst 
       (.\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[0] (reset_event_cdc_sync1_n_0),
        .\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31] (capture_event_sync),
        .SR(\register_module_inst/p_0_in ),
        .arready_i_reg(s_axi_arready),
        .awready_i_reg(s_axi_awready),
        .core_aclk(core_aclk),
        .core_aresetn(core_aresetn),
        .din({ext_event_0_cnt_start,ext_event_0_cnt_stop,ext_event_0}),
        .ext_clk_0(ext_clk_0),
        .ext_rstn_0(ext_rstn_0),
        .interrupt(interrupt),
        .out(Control_Bits_sync),
        .rvalid_reg(s_axi_rvalid),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rready(s_axi_rready),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wready(s_axi_wready),
        .s_axi_wvalid(s_axi_wvalid),
        .slot_0_axi_aclk(slot_0_axi_aclk),
        .slot_0_axi_arid(slot_0_axi_arid),
        .slot_0_axi_arready(slot_0_axi_arready),
        .slot_0_axi_arsize(slot_0_axi_arsize),
        .slot_0_axi_arvalid(slot_0_axi_arvalid),
        .slot_0_axi_awid(slot_0_axi_awid),
        .slot_0_axi_awready(slot_0_axi_awready),
        .slot_0_axi_awvalid(slot_0_axi_awvalid),
        .slot_0_axi_bid(slot_0_axi_bid),
        .slot_0_axi_bready(slot_0_axi_bready),
        .slot_0_axi_bvalid(slot_0_axi_bvalid),
        .slot_0_axi_rid(slot_0_axi_rid),
        .slot_0_axi_rlast(slot_0_axi_rlast),
        .slot_0_axi_rready(slot_0_axi_rready),
        .slot_0_axi_rvalid(slot_0_axi_rvalid),
        .slot_0_axi_wlast(slot_0_axi_wlast),
        .slot_0_axi_wready(slot_0_axi_wready),
        .slot_0_axi_wstrb(slot_0_axi_wstrb),
        .slot_0_axi_wvalid(slot_0_axi_wvalid),
        .slot_0_ext_trig(slot_0_ext_trig),
        .slot_0_ext_trig_stop(slot_0_ext_trig_stop),
        .trigger_in(trigger_in),
        .trigger_in_ack(trigger_in_ack));
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_dff_async_reset ext_sync_flop_0
       (.capture_event(capture_event),
        .core_aclk(core_aclk),
        .out(flop_ze_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_dff_async_reset_0 ext_sync_flop_00
       (.core_aclk(core_aclk),
        .out(rst_flop_ze_out),
        .reset_event(reset_event));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_dff_async_reset_1 ext_sync_flop_1
       (.capture_event(capture_event),
        .core_aclk(core_aclk),
        .out(flop_fi_out),
        .q_reg_0(flop_ze_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_dff_async_reset_2 ext_sync_flop_10
       (.core_aclk(core_aclk),
        .out(rst_flop_fi_out),
        .q_reg_0(rst_flop_ze_out),
        .reset_event(reset_event));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_cdc_sync__parameterized2 reset_event_cdc_sync
       (.SR(\register_module_inst/p_0_in ),
        .core_aclk(core_aclk),
        .out(capture_event_sync),
        .s_level_out_d1_cdc_to_reg_0(flop_fi_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_cdc_sync__parameterized2_3 reset_event_cdc_sync1
       (.\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[0] (Control_Bits_sync),
        .SR(\register_module_inst/p_0_in ),
        .core_aclk(core_aclk),
        .core_aresetn(core_aresetn),
        .out(rst_flop_fi_out),
        .s_level_out_d4_reg_0(reset_event_cdc_sync1_n_0));
endmodule

(* CHECK_LICENSE_TYPE = "design_1_axi_perf_mon_0_0,axi_perf_mon_v5_0_21_top,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "axi_perf_mon_v5_0_21_top,Vivado 2019.1" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_aclk,
    s_axi_aresetn,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_araddr,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rvalid,
    s_axi_rready,
    slot_0_axi_aclk,
    slot_0_axi_aresetn,
    slot_0_axi_awaddr,
    slot_0_axi_awprot,
    slot_0_axi_awlen,
    slot_0_axi_awsize,
    slot_0_axi_awburst,
    slot_0_axi_awcache,
    slot_0_axi_awlock,
    slot_0_axi_awvalid,
    slot_0_axi_awready,
    slot_0_axi_wdata,
    slot_0_axi_wstrb,
    slot_0_axi_wlast,
    slot_0_axi_wvalid,
    slot_0_axi_wready,
    slot_0_axi_bresp,
    slot_0_axi_bvalid,
    slot_0_axi_bready,
    slot_0_axi_araddr,
    slot_0_axi_arlen,
    slot_0_axi_arsize,
    slot_0_axi_arburst,
    slot_0_axi_arcache,
    slot_0_axi_arprot,
    slot_0_axi_arlock,
    slot_0_axi_arvalid,
    slot_0_axi_arready,
    slot_0_axi_rdata,
    slot_0_axi_rresp,
    slot_0_axi_rlast,
    slot_0_axi_rvalid,
    slot_0_axi_rready,
    capture_event,
    reset_event,
    core_aclk,
    core_aresetn,
    interrupt);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 S_AXI_ACLK CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S_AXI_ACLK, ASSOCIATED_RESET s_axi_aresetn, ASSOCIATED_BUSIF S_AXI, FREQ_HZ 99999001, PHASE 0.000, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_0_pl_clk0, INSERT_VIP 0" *) input s_axi_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 S_AXI_ARESETN RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S_AXI_ARESETN, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input s_axi_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWADDR" *) input [15:0]s_axi_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWVALID" *) input s_axi_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWREADY" *) output s_axi_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WDATA" *) input [31:0]s_axi_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WSTRB" *) input [3:0]s_axi_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WVALID" *) input s_axi_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WREADY" *) output s_axi_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BRESP" *) output [1:0]s_axi_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BVALID" *) output s_axi_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BREADY" *) input s_axi_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARADDR" *) input [15:0]s_axi_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARVALID" *) input s_axi_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARREADY" *) output s_axi_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RDATA" *) output [31:0]s_axi_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RRESP" *) output [1:0]s_axi_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RVALID" *) output s_axi_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S_AXI, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 99999001, ID_WIDTH 0, ADDR_WIDTH 16, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_0_pl_clk0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_rready;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 slot0_axi_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME slot0_axi_clk, ASSOCIATED_BUSIF SLOT_0_AXI:SLOT_0_AXI4LITE, ASSOCIATED_RESET slot_0_axi_aresetn, FREQ_HZ 333250000, PHASE 0.00, CLK_DOMAIN design_1_ddr4_0_0_c0_ddr4_ui_clk, INSERT_VIP 0" *) input slot_0_axi_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 SLOT0_AXI_RST RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME SLOT0_AXI_RST, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input slot_0_axi_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI AWADDR" *) input [31:0]slot_0_axi_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI AWPROT" *) input [2:0]slot_0_axi_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI AWLEN" *) input [7:0]slot_0_axi_awlen;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI AWSIZE" *) input [2:0]slot_0_axi_awsize;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI AWBURST" *) input [1:0]slot_0_axi_awburst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI AWCACHE" *) input [3:0]slot_0_axi_awcache;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI AWLOCK" *) input [0:0]slot_0_axi_awlock;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI AWVALID" *) input slot_0_axi_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI AWREADY" *) input slot_0_axi_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI WDATA" *) input [511:0]slot_0_axi_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI WSTRB" *) input [63:0]slot_0_axi_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI WLAST" *) input slot_0_axi_wlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI WVALID" *) input slot_0_axi_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI WREADY" *) input slot_0_axi_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI BRESP" *) input [1:0]slot_0_axi_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI BVALID" *) input slot_0_axi_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI BREADY" *) input slot_0_axi_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI ARADDR" *) input [31:0]slot_0_axi_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI ARLEN" *) input [7:0]slot_0_axi_arlen;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI ARSIZE" *) input [2:0]slot_0_axi_arsize;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI ARBURST" *) input [1:0]slot_0_axi_arburst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI ARCACHE" *) input [3:0]slot_0_axi_arcache;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI ARPROT" *) input [2:0]slot_0_axi_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI ARLOCK" *) input [0:0]slot_0_axi_arlock;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI ARVALID" *) input slot_0_axi_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI ARREADY" *) input slot_0_axi_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI RDATA" *) input [511:0]slot_0_axi_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI RRESP" *) input [1:0]slot_0_axi_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI RLAST" *) input slot_0_axi_rlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI RVALID" *) input slot_0_axi_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME SLOT_0_AXI, DATA_WIDTH 512, PROTOCOL AXI4, FREQ_HZ 333250000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 8, NUM_WRITE_OUTSTANDING 8, MAX_BURST_LENGTH 256, PHASE 0.00, CLK_DOMAIN design_1_ddr4_0_0_c0_ddr4_ui_clk, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input slot_0_axi_rready;
  input capture_event;
  input reset_event;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 CORE_ACLK CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME CORE_ACLK, FREQ_HZ 333250000, PHASE 0.00, CLK_DOMAIN design_1_ddr4_0_0_c0_ddr4_ui_clk, INSERT_VIP 0" *) input core_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 CORE_ARESETN RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME CORE_ARESETN, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input core_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 INTR INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME INTR, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;

  wire capture_event;
  wire core_aclk;
  wire core_aresetn;
  wire interrupt;
  wire reset_event;
  wire s_axi_aclk;
  wire [15:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [15:0]s_axi_awaddr;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire s_axi_rready;
  wire [1:0]s_axi_rresp;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire [3:0]s_axi_wstrb;
  wire s_axi_wvalid;
  wire slot_0_axi_aclk;
  wire [31:0]slot_0_axi_araddr;
  wire [1:0]slot_0_axi_arburst;
  wire [3:0]slot_0_axi_arcache;
  wire slot_0_axi_aresetn;
  wire [7:0]slot_0_axi_arlen;
  wire [0:0]slot_0_axi_arlock;
  wire [2:0]slot_0_axi_arprot;
  wire slot_0_axi_arready;
  wire [2:0]slot_0_axi_arsize;
  wire slot_0_axi_arvalid;
  wire [31:0]slot_0_axi_awaddr;
  wire [1:0]slot_0_axi_awburst;
  wire [3:0]slot_0_axi_awcache;
  wire [7:0]slot_0_axi_awlen;
  wire [0:0]slot_0_axi_awlock;
  wire [2:0]slot_0_axi_awprot;
  wire slot_0_axi_awready;
  wire [2:0]slot_0_axi_awsize;
  wire slot_0_axi_awvalid;
  wire slot_0_axi_bready;
  wire [1:0]slot_0_axi_bresp;
  wire slot_0_axi_bvalid;
  wire [511:0]slot_0_axi_rdata;
  wire slot_0_axi_rlast;
  wire slot_0_axi_rready;
  wire [1:0]slot_0_axi_rresp;
  wire slot_0_axi_rvalid;
  wire [511:0]slot_0_axi_wdata;
  wire slot_0_axi_wlast;
  wire slot_0_axi_wready;
  wire [63:0]slot_0_axi_wstrb;
  wire slot_0_axi_wvalid;
  wire NLW_inst_m_axis_tvalid_UNCONNECTED;
  wire NLW_inst_s_axi_offld_arready_UNCONNECTED;
  wire NLW_inst_s_axi_offld_rlast_UNCONNECTED;
  wire NLW_inst_s_axi_offld_rvalid_UNCONNECTED;
  wire NLW_inst_trigger_in_ack_UNCONNECTED;
  wire [55:0]NLW_inst_m_axis_tdata_UNCONNECTED;
  wire [0:0]NLW_inst_m_axis_tid_UNCONNECTED;
  wire [6:0]NLW_inst_m_axis_tstrb_UNCONNECTED;
  wire [0:0]NLW_inst_s_axi_bid_UNCONNECTED;
  wire [31:0]NLW_inst_s_axi_offld_rdata_UNCONNECTED;
  wire [0:0]NLW_inst_s_axi_offld_rid_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_offld_rresp_UNCONNECTED;
  wire [0:0]NLW_inst_s_axi_rid_UNCONNECTED;

  (* COUNTER_LOAD_VALUE = "0" *) 
  (* C_AXI4LITE_CORE_CLK_ASYNC = "1" *) 
  (* C_AXIS_DWIDTH_ROUND_TO_32 = "64" *) 
  (* C_ENABLE_ADVANCED = "1" *) 
  (* C_ENABLE_EVENT_COUNT = "1" *) 
  (* C_ENABLE_EVENT_LOG = "0" *) 
  (* C_ENABLE_PROFILE = "0" *) 
  (* C_ENABLE_TRACE = "0" *) 
  (* C_EN_ALL_TRACE = "1" *) 
  (* C_EN_AXI_DEBUG = "0" *) 
  (* C_EN_EXT_EVENTS_FLAG = "0" *) 
  (* C_EN_FIRST_READ_FLAG = "1" *) 
  (* C_EN_FIRST_WRITE_FLAG = "1" *) 
  (* C_EN_LAST_READ_FLAG = "1" *) 
  (* C_EN_LAST_WRITE_FLAG = "1" *) 
  (* C_EN_RD_ADD_FLAG = "1" *) 
  (* C_EN_RESPONSE_FLAG = "1" *) 
  (* C_EN_SW_REG_WR_FLAG = "0" *) 
  (* C_EN_TRIGGER = "0" *) 
  (* C_EN_WR_ADD_FLAG = "1" *) 
  (* C_EXT_EVENT0_FIFO_ENABLE = "1" *) 
  (* C_EXT_EVENT1_FIFO_ENABLE = "1" *) 
  (* C_EXT_EVENT2_FIFO_ENABLE = "1" *) 
  (* C_EXT_EVENT3_FIFO_ENABLE = "1" *) 
  (* C_EXT_EVENT4_FIFO_ENABLE = "1" *) 
  (* C_EXT_EVENT5_FIFO_ENABLE = "1" *) 
  (* C_EXT_EVENT6_FIFO_ENABLE = "1" *) 
  (* C_EXT_EVENT7_FIFO_ENABLE = "1" *) 
  (* C_FAMILY = "zynquplus" *) 
  (* C_FIFO_AXIS_DEPTH = "32" *) 
  (* C_FIFO_AXIS_SYNC = "0" *) 
  (* C_FIFO_AXIS_TDATA_WIDTH = "56" *) 
  (* C_FIFO_AXIS_TID_WIDTH = "1" *) 
  (* C_GLOBAL_COUNT_WIDTH = "32" *) 
  (* C_HAVE_SAMPLED_METRIC_CNT = "1" *) 
  (* C_INSTANCE = "design_1_axi_perf_mon_0_0" *) 
  (* C_LITE_ADDRESS_WIDTH = "16" *) 
  (* C_LOG_DATA_OFFLD = "0" *) 
  (* C_METRICS_SAMPLE_COUNT_WIDTH = "32" *) 
  (* C_METRIC_COUNT_SCALE = "1" *) 
  (* C_METRIC_COUNT_WIDTH = "32" *) 
  (* C_NUM_MONITOR_SLOTS = "1" *) 
  (* C_NUM_OF_COUNTERS = "1" *) 
  (* C_REG_ALL_MONITOR_SIGNALS = "0" *) 
  (* C_SHOW_AXIS_TDEST = "0" *) 
  (* C_SHOW_AXIS_TID = "0" *) 
  (* C_SHOW_AXIS_TUSER = "0" *) 
  (* C_SHOW_AXI_IDS = "0" *) 
  (* C_SHOW_AXI_LEN = "0" *) 
  (* C_SLOT_0_AXIS_TDATA_WIDTH = "32" *) 
  (* C_SLOT_0_AXIS_TDEST_WIDTH = "1" *) 
  (* C_SLOT_0_AXIS_TID_WIDTH = "1" *) 
  (* C_SLOT_0_AXIS_TUSER_WIDTH = "1" *) 
  (* C_SLOT_0_AXI_ADDR_WIDTH = "32" *) 
  (* C_SLOT_0_AXI_AWLEN = "7" *) 
  (* C_SLOT_0_AXI_DATA_WIDTH = "512" *) 
  (* C_SLOT_0_AXI_ID_WIDTH = "1" *) 
  (* C_SLOT_0_AXI_LOCK = "0" *) 
  (* C_SLOT_0_AXI_PROTOCOL = "AXI4" *) 
  (* C_SLOT_0_FIFO_ENABLE = "0" *) 
  (* C_SLOT_1_AXIS_TDATA_WIDTH = "32" *) 
  (* C_SLOT_1_AXIS_TDEST_WIDTH = "1" *) 
  (* C_SLOT_1_AXIS_TID_WIDTH = "1" *) 
  (* C_SLOT_1_AXIS_TUSER_WIDTH = "1" *) 
  (* C_SLOT_1_AXI_ADDR_WIDTH = "32" *) 
  (* C_SLOT_1_AXI_AWLEN = "7" *) 
  (* C_SLOT_1_AXI_DATA_WIDTH = "32" *) 
  (* C_SLOT_1_AXI_ID_WIDTH = "1" *) 
  (* C_SLOT_1_AXI_LOCK = "0" *) 
  (* C_SLOT_1_AXI_PROTOCOL = "AXI4" *) 
  (* C_SLOT_1_FIFO_ENABLE = "1" *) 
  (* C_SLOT_2_AXIS_TDATA_WIDTH = "32" *) 
  (* C_SLOT_2_AXIS_TDEST_WIDTH = "1" *) 
  (* C_SLOT_2_AXIS_TID_WIDTH = "1" *) 
  (* C_SLOT_2_AXIS_TUSER_WIDTH = "1" *) 
  (* C_SLOT_2_AXI_ADDR_WIDTH = "32" *) 
  (* C_SLOT_2_AXI_AWLEN = "7" *) 
  (* C_SLOT_2_AXI_DATA_WIDTH = "32" *) 
  (* C_SLOT_2_AXI_ID_WIDTH = "1" *) 
  (* C_SLOT_2_AXI_LOCK = "0" *) 
  (* C_SLOT_2_AXI_PROTOCOL = "AXI4" *) 
  (* C_SLOT_2_FIFO_ENABLE = "1" *) 
  (* C_SLOT_3_AXIS_TDATA_WIDTH = "32" *) 
  (* C_SLOT_3_AXIS_TDEST_WIDTH = "1" *) 
  (* C_SLOT_3_AXIS_TID_WIDTH = "1" *) 
  (* C_SLOT_3_AXIS_TUSER_WIDTH = "1" *) 
  (* C_SLOT_3_AXI_ADDR_WIDTH = "32" *) 
  (* C_SLOT_3_AXI_AWLEN = "7" *) 
  (* C_SLOT_3_AXI_DATA_WIDTH = "32" *) 
  (* C_SLOT_3_AXI_ID_WIDTH = "1" *) 
  (* C_SLOT_3_AXI_LOCK = "0" *) 
  (* C_SLOT_3_AXI_PROTOCOL = "AXI4" *) 
  (* C_SLOT_3_FIFO_ENABLE = "1" *) 
  (* C_SLOT_4_AXIS_TDATA_WIDTH = "32" *) 
  (* C_SLOT_4_AXIS_TDEST_WIDTH = "1" *) 
  (* C_SLOT_4_AXIS_TID_WIDTH = "1" *) 
  (* C_SLOT_4_AXIS_TUSER_WIDTH = "1" *) 
  (* C_SLOT_4_AXI_ADDR_WIDTH = "32" *) 
  (* C_SLOT_4_AXI_AWLEN = "7" *) 
  (* C_SLOT_4_AXI_DATA_WIDTH = "32" *) 
  (* C_SLOT_4_AXI_ID_WIDTH = "1" *) 
  (* C_SLOT_4_AXI_LOCK = "0" *) 
  (* C_SLOT_4_AXI_PROTOCOL = "AXI4" *) 
  (* C_SLOT_4_FIFO_ENABLE = "1" *) 
  (* C_SLOT_5_AXIS_TDATA_WIDTH = "32" *) 
  (* C_SLOT_5_AXIS_TDEST_WIDTH = "1" *) 
  (* C_SLOT_5_AXIS_TID_WIDTH = "1" *) 
  (* C_SLOT_5_AXIS_TUSER_WIDTH = "1" *) 
  (* C_SLOT_5_AXI_ADDR_WIDTH = "32" *) 
  (* C_SLOT_5_AXI_AWLEN = "7" *) 
  (* C_SLOT_5_AXI_DATA_WIDTH = "32" *) 
  (* C_SLOT_5_AXI_ID_WIDTH = "1" *) 
  (* C_SLOT_5_AXI_LOCK = "0" *) 
  (* C_SLOT_5_AXI_PROTOCOL = "AXI4" *) 
  (* C_SLOT_5_FIFO_ENABLE = "1" *) 
  (* C_SLOT_6_AXIS_TDATA_WIDTH = "32" *) 
  (* C_SLOT_6_AXIS_TDEST_WIDTH = "1" *) 
  (* C_SLOT_6_AXIS_TID_WIDTH = "1" *) 
  (* C_SLOT_6_AXIS_TUSER_WIDTH = "1" *) 
  (* C_SLOT_6_AXI_ADDR_WIDTH = "32" *) 
  (* C_SLOT_6_AXI_AWLEN = "7" *) 
  (* C_SLOT_6_AXI_DATA_WIDTH = "32" *) 
  (* C_SLOT_6_AXI_ID_WIDTH = "1" *) 
  (* C_SLOT_6_AXI_LOCK = "0" *) 
  (* C_SLOT_6_AXI_PROTOCOL = "AXI4" *) 
  (* C_SLOT_6_FIFO_ENABLE = "1" *) 
  (* C_SLOT_7_AXIS_TDATA_WIDTH = "32" *) 
  (* C_SLOT_7_AXIS_TDEST_WIDTH = "1" *) 
  (* C_SLOT_7_AXIS_TID_WIDTH = "1" *) 
  (* C_SLOT_7_AXIS_TUSER_WIDTH = "1" *) 
  (* C_SLOT_7_AXI_ADDR_WIDTH = "32" *) 
  (* C_SLOT_7_AXI_AWLEN = "7" *) 
  (* C_SLOT_7_AXI_DATA_WIDTH = "32" *) 
  (* C_SLOT_7_AXI_ID_WIDTH = "1" *) 
  (* C_SLOT_7_AXI_LOCK = "0" *) 
  (* C_SLOT_7_AXI_PROTOCOL = "AXI4" *) 
  (* C_SLOT_7_FIFO_ENABLE = "1" *) 
  (* C_SUPPORT_ID_REFLECTION = "0" *) 
  (* C_S_AXI4_BASEADDR = "-1" *) 
  (* C_S_AXI4_HIGHADDR = "0" *) 
  (* C_S_AXI_ADDR_WIDTH = "16" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_ID_WIDTH = "1" *) 
  (* C_S_AXI_PROTOCOL = "AXI4LITE" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* ENABLE_EXT_EVENTS = "0" *) 
  (* SLOT_0_AXI_PROTOCOL = "AXI4" *) 
  (* SLOT_0_AXI_SUB_PROTOCOL = "NONE" *) 
  (* SLOT_1_AXI_PROTOCOL = "AXI4" *) 
  (* SLOT_1_AXI_SUB_PROTOCOL = "NONE" *) 
  (* SLOT_2_AXI_PROTOCOL = "AXI4" *) 
  (* SLOT_2_AXI_SUB_PROTOCOL = "NONE" *) 
  (* SLOT_3_AXI_PROTOCOL = "AXI4" *) 
  (* SLOT_3_AXI_SUB_PROTOCOL = "NONE" *) 
  (* SLOT_4_AXI_PROTOCOL = "AXI4" *) 
  (* SLOT_4_AXI_SUB_PROTOCOL = "NONE" *) 
  (* SLOT_5_AXI_PROTOCOL = "AXI4" *) 
  (* SLOT_5_AXI_SUB_PROTOCOL = "NONE" *) 
  (* SLOT_6_AXI_PROTOCOL = "AXI4" *) 
  (* SLOT_6_AXI_SUB_PROTOCOL = "NONE" *) 
  (* SLOT_7_AXI_PROTOCOL = "AXI4" *) 
  (* SLOT_7_AXI_SUB_PROTOCOL = "NONE" *) 
  (* S_AXI_OFFLD_ID_WIDTH = "1" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_21_top inst
       (.capture_event(capture_event),
        .core_aclk(core_aclk),
        .core_aresetn(core_aresetn),
        .ext_clk_0(1'b0),
        .ext_clk_1(1'b0),
        .ext_clk_2(1'b0),
        .ext_clk_3(1'b0),
        .ext_clk_4(1'b0),
        .ext_clk_5(1'b0),
        .ext_clk_6(1'b0),
        .ext_clk_7(1'b0),
        .ext_event_0(1'b0),
        .ext_event_0_cnt_start(1'b0),
        .ext_event_0_cnt_stop(1'b0),
        .ext_event_1(1'b0),
        .ext_event_1_cnt_start(1'b0),
        .ext_event_1_cnt_stop(1'b0),
        .ext_event_2(1'b0),
        .ext_event_2_cnt_start(1'b0),
        .ext_event_2_cnt_stop(1'b0),
        .ext_event_3(1'b0),
        .ext_event_3_cnt_start(1'b0),
        .ext_event_3_cnt_stop(1'b0),
        .ext_event_4(1'b0),
        .ext_event_4_cnt_start(1'b0),
        .ext_event_4_cnt_stop(1'b0),
        .ext_event_5(1'b0),
        .ext_event_5_cnt_start(1'b0),
        .ext_event_5_cnt_stop(1'b0),
        .ext_event_6(1'b0),
        .ext_event_6_cnt_start(1'b0),
        .ext_event_6_cnt_stop(1'b0),
        .ext_event_7(1'b0),
        .ext_event_7_cnt_start(1'b0),
        .ext_event_7_cnt_stop(1'b0),
        .ext_rstn_0(1'b1),
        .ext_rstn_1(1'b1),
        .ext_rstn_2(1'b1),
        .ext_rstn_3(1'b1),
        .ext_rstn_4(1'b1),
        .ext_rstn_5(1'b1),
        .ext_rstn_6(1'b1),
        .ext_rstn_7(1'b1),
        .interrupt(interrupt),
        .m_axis_aclk(1'b0),
        .m_axis_aresetn(1'b1),
        .m_axis_tdata(NLW_inst_m_axis_tdata_UNCONNECTED[55:0]),
        .m_axis_tid(NLW_inst_m_axis_tid_UNCONNECTED[0]),
        .m_axis_tready(1'b0),
        .m_axis_tstrb(NLW_inst_m_axis_tstrb_UNCONNECTED[6:0]),
        .m_axis_tvalid(NLW_inst_m_axis_tvalid_UNCONNECTED),
        .reset_event(reset_event),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arid(1'b0),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awid(1'b0),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bid(NLW_inst_s_axi_bid_UNCONNECTED[0]),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(s_axi_bresp),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_offld_aclk(1'b0),
        .s_axi_offld_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_offld_aresetn(1'b1),
        .s_axi_offld_arid(1'b0),
        .s_axi_offld_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_offld_arready(NLW_inst_s_axi_offld_arready_UNCONNECTED),
        .s_axi_offld_arvalid(1'b0),
        .s_axi_offld_rdata(NLW_inst_s_axi_offld_rdata_UNCONNECTED[31:0]),
        .s_axi_offld_rid(NLW_inst_s_axi_offld_rid_UNCONNECTED[0]),
        .s_axi_offld_rlast(NLW_inst_s_axi_offld_rlast_UNCONNECTED),
        .s_axi_offld_rready(1'b0),
        .s_axi_offld_rresp(NLW_inst_s_axi_offld_rresp_UNCONNECTED[1:0]),
        .s_axi_offld_rvalid(NLW_inst_s_axi_offld_rvalid_UNCONNECTED),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rid(NLW_inst_s_axi_rid_UNCONNECTED[0]),
        .s_axi_rready(s_axi_rready),
        .s_axi_rresp(s_axi_rresp),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb(s_axi_wstrb),
        .s_axi_wvalid(s_axi_wvalid),
        .slot_0_axi_aclk(slot_0_axi_aclk),
        .slot_0_axi_araddr(slot_0_axi_araddr),
        .slot_0_axi_arburst(slot_0_axi_arburst),
        .slot_0_axi_arcache(slot_0_axi_arcache),
        .slot_0_axi_aresetn(slot_0_axi_aresetn),
        .slot_0_axi_arid(1'b0),
        .slot_0_axi_arlen(slot_0_axi_arlen),
        .slot_0_axi_arlock(slot_0_axi_arlock),
        .slot_0_axi_arprot(slot_0_axi_arprot),
        .slot_0_axi_arready(slot_0_axi_arready),
        .slot_0_axi_arsize(slot_0_axi_arsize),
        .slot_0_axi_arvalid(slot_0_axi_arvalid),
        .slot_0_axi_awaddr(slot_0_axi_awaddr),
        .slot_0_axi_awburst(slot_0_axi_awburst),
        .slot_0_axi_awcache(slot_0_axi_awcache),
        .slot_0_axi_awid(1'b0),
        .slot_0_axi_awlen(slot_0_axi_awlen),
        .slot_0_axi_awlock(slot_0_axi_awlock),
        .slot_0_axi_awprot(slot_0_axi_awprot),
        .slot_0_axi_awready(slot_0_axi_awready),
        .slot_0_axi_awsize(slot_0_axi_awsize),
        .slot_0_axi_awvalid(slot_0_axi_awvalid),
        .slot_0_axi_bid(1'b0),
        .slot_0_axi_bready(slot_0_axi_bready),
        .slot_0_axi_bresp(slot_0_axi_bresp),
        .slot_0_axi_bvalid(slot_0_axi_bvalid),
        .slot_0_axi_rdata(slot_0_axi_rdata),
        .slot_0_axi_rid(1'b0),
        .slot_0_axi_rlast(slot_0_axi_rlast),
        .slot_0_axi_rready(slot_0_axi_rready),
        .slot_0_axi_rresp(slot_0_axi_rresp),
        .slot_0_axi_rvalid(slot_0_axi_rvalid),
        .slot_0_axi_wdata(slot_0_axi_wdata),
        .slot_0_axi_wlast(slot_0_axi_wlast),
        .slot_0_axi_wready(slot_0_axi_wready),
        .slot_0_axi_wstrb(slot_0_axi_wstrb),
        .slot_0_axi_wvalid(slot_0_axi_wvalid),
        .slot_0_axis_aclk(1'b0),
        .slot_0_axis_aresetn(1'b1),
        .slot_0_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_0_axis_tdest(1'b0),
        .slot_0_axis_tid(1'b0),
        .slot_0_axis_tkeep({1'b1,1'b1,1'b1,1'b1}),
        .slot_0_axis_tlast(1'b0),
        .slot_0_axis_tready(1'b0),
        .slot_0_axis_tstrb({1'b1,1'b1,1'b1,1'b1}),
        .slot_0_axis_tuser(1'b0),
        .slot_0_axis_tvalid(1'b0),
        .slot_0_ext_trig(1'b0),
        .slot_0_ext_trig_stop(1'b0),
        .slot_1_axi_aclk(1'b0),
        .slot_1_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_1_axi_arburst({1'b0,1'b0}),
        .slot_1_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .slot_1_axi_aresetn(1'b1),
        .slot_1_axi_arid(1'b0),
        .slot_1_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_1_axi_arlock(1'b0),
        .slot_1_axi_arprot({1'b0,1'b0,1'b0}),
        .slot_1_axi_arready(1'b0),
        .slot_1_axi_arsize({1'b0,1'b0,1'b0}),
        .slot_1_axi_arvalid(1'b0),
        .slot_1_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_1_axi_awburst({1'b0,1'b0}),
        .slot_1_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .slot_1_axi_awid(1'b0),
        .slot_1_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_1_axi_awlock(1'b0),
        .slot_1_axi_awprot({1'b0,1'b0,1'b0}),
        .slot_1_axi_awready(1'b0),
        .slot_1_axi_awsize({1'b0,1'b0,1'b0}),
        .slot_1_axi_awvalid(1'b0),
        .slot_1_axi_bid(1'b0),
        .slot_1_axi_bready(1'b0),
        .slot_1_axi_bresp({1'b0,1'b0}),
        .slot_1_axi_bvalid(1'b0),
        .slot_1_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_1_axi_rid(1'b0),
        .slot_1_axi_rlast(1'b0),
        .slot_1_axi_rready(1'b0),
        .slot_1_axi_rresp({1'b0,1'b0}),
        .slot_1_axi_rvalid(1'b0),
        .slot_1_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_1_axi_wlast(1'b0),
        .slot_1_axi_wready(1'b0),
        .slot_1_axi_wstrb({1'b0,1'b0,1'b0,1'b0}),
        .slot_1_axi_wvalid(1'b0),
        .slot_1_axis_aclk(1'b0),
        .slot_1_axis_aresetn(1'b1),
        .slot_1_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_1_axis_tdest(1'b0),
        .slot_1_axis_tid(1'b0),
        .slot_1_axis_tkeep({1'b1,1'b1,1'b1,1'b1}),
        .slot_1_axis_tlast(1'b0),
        .slot_1_axis_tready(1'b0),
        .slot_1_axis_tstrb({1'b1,1'b1,1'b1,1'b1}),
        .slot_1_axis_tuser(1'b0),
        .slot_1_axis_tvalid(1'b0),
        .slot_1_ext_trig(1'b0),
        .slot_1_ext_trig_stop(1'b0),
        .slot_2_axi_aclk(1'b0),
        .slot_2_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_2_axi_arburst({1'b0,1'b0}),
        .slot_2_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .slot_2_axi_aresetn(1'b1),
        .slot_2_axi_arid(1'b0),
        .slot_2_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_2_axi_arlock(1'b0),
        .slot_2_axi_arprot({1'b0,1'b0,1'b0}),
        .slot_2_axi_arready(1'b0),
        .slot_2_axi_arsize({1'b0,1'b0,1'b0}),
        .slot_2_axi_arvalid(1'b0),
        .slot_2_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_2_axi_awburst({1'b0,1'b0}),
        .slot_2_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .slot_2_axi_awid(1'b0),
        .slot_2_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_2_axi_awlock(1'b0),
        .slot_2_axi_awprot({1'b0,1'b0,1'b0}),
        .slot_2_axi_awready(1'b0),
        .slot_2_axi_awsize({1'b0,1'b0,1'b0}),
        .slot_2_axi_awvalid(1'b0),
        .slot_2_axi_bid(1'b0),
        .slot_2_axi_bready(1'b0),
        .slot_2_axi_bresp({1'b0,1'b0}),
        .slot_2_axi_bvalid(1'b0),
        .slot_2_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_2_axi_rid(1'b0),
        .slot_2_axi_rlast(1'b0),
        .slot_2_axi_rready(1'b0),
        .slot_2_axi_rresp({1'b0,1'b0}),
        .slot_2_axi_rvalid(1'b0),
        .slot_2_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_2_axi_wlast(1'b0),
        .slot_2_axi_wready(1'b0),
        .slot_2_axi_wstrb({1'b0,1'b0,1'b0,1'b0}),
        .slot_2_axi_wvalid(1'b0),
        .slot_2_axis_aclk(1'b0),
        .slot_2_axis_aresetn(1'b1),
        .slot_2_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_2_axis_tdest(1'b0),
        .slot_2_axis_tid(1'b0),
        .slot_2_axis_tkeep({1'b1,1'b1,1'b1,1'b1}),
        .slot_2_axis_tlast(1'b0),
        .slot_2_axis_tready(1'b0),
        .slot_2_axis_tstrb({1'b1,1'b1,1'b1,1'b1}),
        .slot_2_axis_tuser(1'b0),
        .slot_2_axis_tvalid(1'b0),
        .slot_2_ext_trig(1'b0),
        .slot_2_ext_trig_stop(1'b0),
        .slot_3_axi_aclk(1'b0),
        .slot_3_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_3_axi_arburst({1'b0,1'b0}),
        .slot_3_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .slot_3_axi_aresetn(1'b1),
        .slot_3_axi_arid(1'b0),
        .slot_3_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_3_axi_arlock(1'b0),
        .slot_3_axi_arprot({1'b0,1'b0,1'b0}),
        .slot_3_axi_arready(1'b0),
        .slot_3_axi_arsize({1'b0,1'b0,1'b0}),
        .slot_3_axi_arvalid(1'b0),
        .slot_3_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_3_axi_awburst({1'b0,1'b0}),
        .slot_3_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .slot_3_axi_awid(1'b0),
        .slot_3_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_3_axi_awlock(1'b0),
        .slot_3_axi_awprot({1'b0,1'b0,1'b0}),
        .slot_3_axi_awready(1'b0),
        .slot_3_axi_awsize({1'b0,1'b0,1'b0}),
        .slot_3_axi_awvalid(1'b0),
        .slot_3_axi_bid(1'b0),
        .slot_3_axi_bready(1'b0),
        .slot_3_axi_bresp({1'b0,1'b0}),
        .slot_3_axi_bvalid(1'b0),
        .slot_3_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_3_axi_rid(1'b0),
        .slot_3_axi_rlast(1'b0),
        .slot_3_axi_rready(1'b0),
        .slot_3_axi_rresp({1'b0,1'b0}),
        .slot_3_axi_rvalid(1'b0),
        .slot_3_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_3_axi_wlast(1'b0),
        .slot_3_axi_wready(1'b0),
        .slot_3_axi_wstrb({1'b0,1'b0,1'b0,1'b0}),
        .slot_3_axi_wvalid(1'b0),
        .slot_3_axis_aclk(1'b0),
        .slot_3_axis_aresetn(1'b1),
        .slot_3_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_3_axis_tdest(1'b0),
        .slot_3_axis_tid(1'b0),
        .slot_3_axis_tkeep({1'b1,1'b1,1'b1,1'b1}),
        .slot_3_axis_tlast(1'b0),
        .slot_3_axis_tready(1'b0),
        .slot_3_axis_tstrb({1'b1,1'b1,1'b1,1'b1}),
        .slot_3_axis_tuser(1'b0),
        .slot_3_axis_tvalid(1'b0),
        .slot_3_ext_trig(1'b0),
        .slot_3_ext_trig_stop(1'b0),
        .slot_4_axi_aclk(1'b0),
        .slot_4_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_4_axi_arburst({1'b0,1'b0}),
        .slot_4_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .slot_4_axi_aresetn(1'b1),
        .slot_4_axi_arid(1'b0),
        .slot_4_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_4_axi_arlock(1'b0),
        .slot_4_axi_arprot({1'b0,1'b0,1'b0}),
        .slot_4_axi_arready(1'b0),
        .slot_4_axi_arsize({1'b0,1'b0,1'b0}),
        .slot_4_axi_arvalid(1'b0),
        .slot_4_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_4_axi_awburst({1'b0,1'b0}),
        .slot_4_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .slot_4_axi_awid(1'b0),
        .slot_4_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_4_axi_awlock(1'b0),
        .slot_4_axi_awprot({1'b0,1'b0,1'b0}),
        .slot_4_axi_awready(1'b0),
        .slot_4_axi_awsize({1'b0,1'b0,1'b0}),
        .slot_4_axi_awvalid(1'b0),
        .slot_4_axi_bid(1'b0),
        .slot_4_axi_bready(1'b0),
        .slot_4_axi_bresp({1'b0,1'b0}),
        .slot_4_axi_bvalid(1'b0),
        .slot_4_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_4_axi_rid(1'b0),
        .slot_4_axi_rlast(1'b0),
        .slot_4_axi_rready(1'b0),
        .slot_4_axi_rresp({1'b0,1'b0}),
        .slot_4_axi_rvalid(1'b0),
        .slot_4_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_4_axi_wlast(1'b0),
        .slot_4_axi_wready(1'b0),
        .slot_4_axi_wstrb({1'b0,1'b0,1'b0,1'b0}),
        .slot_4_axi_wvalid(1'b0),
        .slot_4_axis_aclk(1'b0),
        .slot_4_axis_aresetn(1'b1),
        .slot_4_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_4_axis_tdest(1'b0),
        .slot_4_axis_tid(1'b0),
        .slot_4_axis_tkeep({1'b1,1'b1,1'b1,1'b1}),
        .slot_4_axis_tlast(1'b0),
        .slot_4_axis_tready(1'b0),
        .slot_4_axis_tstrb({1'b1,1'b1,1'b1,1'b1}),
        .slot_4_axis_tuser(1'b0),
        .slot_4_axis_tvalid(1'b0),
        .slot_4_ext_trig(1'b0),
        .slot_4_ext_trig_stop(1'b0),
        .slot_5_axi_aclk(1'b0),
        .slot_5_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_5_axi_arburst({1'b0,1'b0}),
        .slot_5_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .slot_5_axi_aresetn(1'b0),
        .slot_5_axi_arid(1'b0),
        .slot_5_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_5_axi_arlock(1'b0),
        .slot_5_axi_arprot({1'b0,1'b0,1'b0}),
        .slot_5_axi_arready(1'b0),
        .slot_5_axi_arsize({1'b0,1'b0,1'b0}),
        .slot_5_axi_arvalid(1'b0),
        .slot_5_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_5_axi_awburst({1'b0,1'b0}),
        .slot_5_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .slot_5_axi_awid(1'b0),
        .slot_5_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_5_axi_awlock(1'b0),
        .slot_5_axi_awprot({1'b0,1'b0,1'b0}),
        .slot_5_axi_awready(1'b0),
        .slot_5_axi_awsize({1'b0,1'b0,1'b0}),
        .slot_5_axi_awvalid(1'b0),
        .slot_5_axi_bid(1'b0),
        .slot_5_axi_bready(1'b0),
        .slot_5_axi_bresp({1'b0,1'b0}),
        .slot_5_axi_bvalid(1'b0),
        .slot_5_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_5_axi_rid(1'b0),
        .slot_5_axi_rlast(1'b0),
        .slot_5_axi_rready(1'b0),
        .slot_5_axi_rresp({1'b0,1'b0}),
        .slot_5_axi_rvalid(1'b0),
        .slot_5_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_5_axi_wlast(1'b0),
        .slot_5_axi_wready(1'b0),
        .slot_5_axi_wstrb({1'b0,1'b0,1'b0,1'b0}),
        .slot_5_axi_wvalid(1'b0),
        .slot_5_axis_aclk(1'b0),
        .slot_5_axis_aresetn(1'b1),
        .slot_5_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_5_axis_tdest(1'b0),
        .slot_5_axis_tid(1'b0),
        .slot_5_axis_tkeep({1'b1,1'b1,1'b1,1'b1}),
        .slot_5_axis_tlast(1'b0),
        .slot_5_axis_tready(1'b0),
        .slot_5_axis_tstrb({1'b1,1'b1,1'b1,1'b1}),
        .slot_5_axis_tuser(1'b0),
        .slot_5_axis_tvalid(1'b0),
        .slot_5_ext_trig(1'b0),
        .slot_5_ext_trig_stop(1'b0),
        .slot_6_axi_aclk(1'b0),
        .slot_6_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_6_axi_arburst({1'b0,1'b0}),
        .slot_6_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .slot_6_axi_aresetn(1'b1),
        .slot_6_axi_arid(1'b0),
        .slot_6_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_6_axi_arlock(1'b0),
        .slot_6_axi_arprot({1'b0,1'b0,1'b0}),
        .slot_6_axi_arready(1'b0),
        .slot_6_axi_arsize({1'b0,1'b0,1'b0}),
        .slot_6_axi_arvalid(1'b0),
        .slot_6_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_6_axi_awburst({1'b0,1'b0}),
        .slot_6_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .slot_6_axi_awid(1'b0),
        .slot_6_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_6_axi_awlock(1'b0),
        .slot_6_axi_awprot({1'b0,1'b0,1'b0}),
        .slot_6_axi_awready(1'b0),
        .slot_6_axi_awsize({1'b0,1'b0,1'b0}),
        .slot_6_axi_awvalid(1'b0),
        .slot_6_axi_bid(1'b0),
        .slot_6_axi_bready(1'b0),
        .slot_6_axi_bresp({1'b0,1'b0}),
        .slot_6_axi_bvalid(1'b0),
        .slot_6_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_6_axi_rid(1'b0),
        .slot_6_axi_rlast(1'b0),
        .slot_6_axi_rready(1'b0),
        .slot_6_axi_rresp({1'b0,1'b0}),
        .slot_6_axi_rvalid(1'b0),
        .slot_6_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_6_axi_wlast(1'b0),
        .slot_6_axi_wready(1'b0),
        .slot_6_axi_wstrb({1'b0,1'b0,1'b0,1'b0}),
        .slot_6_axi_wvalid(1'b0),
        .slot_6_axis_aclk(1'b0),
        .slot_6_axis_aresetn(1'b1),
        .slot_6_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_6_axis_tdest(1'b0),
        .slot_6_axis_tid(1'b0),
        .slot_6_axis_tkeep({1'b1,1'b1,1'b1,1'b1}),
        .slot_6_axis_tlast(1'b0),
        .slot_6_axis_tready(1'b0),
        .slot_6_axis_tstrb({1'b1,1'b1,1'b1,1'b1}),
        .slot_6_axis_tuser(1'b0),
        .slot_6_axis_tvalid(1'b0),
        .slot_6_ext_trig(1'b0),
        .slot_6_ext_trig_stop(1'b0),
        .slot_7_axi_aclk(1'b0),
        .slot_7_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_7_axi_arburst({1'b0,1'b0}),
        .slot_7_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .slot_7_axi_aresetn(1'b1),
        .slot_7_axi_arid(1'b0),
        .slot_7_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_7_axi_arlock(1'b0),
        .slot_7_axi_arprot({1'b0,1'b0,1'b0}),
        .slot_7_axi_arready(1'b0),
        .slot_7_axi_arsize({1'b0,1'b0,1'b0}),
        .slot_7_axi_arvalid(1'b0),
        .slot_7_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_7_axi_awburst({1'b0,1'b0}),
        .slot_7_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .slot_7_axi_awid(1'b0),
        .slot_7_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_7_axi_awlock(1'b0),
        .slot_7_axi_awprot({1'b0,1'b0,1'b0}),
        .slot_7_axi_awready(1'b0),
        .slot_7_axi_awsize({1'b0,1'b0,1'b0}),
        .slot_7_axi_awvalid(1'b0),
        .slot_7_axi_bid(1'b0),
        .slot_7_axi_bready(1'b0),
        .slot_7_axi_bresp({1'b0,1'b0}),
        .slot_7_axi_bvalid(1'b0),
        .slot_7_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_7_axi_rid(1'b0),
        .slot_7_axi_rlast(1'b0),
        .slot_7_axi_rready(1'b0),
        .slot_7_axi_rresp({1'b0,1'b0}),
        .slot_7_axi_rvalid(1'b0),
        .slot_7_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_7_axi_wlast(1'b0),
        .slot_7_axi_wready(1'b0),
        .slot_7_axi_wstrb({1'b0,1'b0,1'b0,1'b0}),
        .slot_7_axi_wvalid(1'b0),
        .slot_7_axis_aclk(1'b0),
        .slot_7_axis_aresetn(1'b1),
        .slot_7_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_7_axis_tdest(1'b0),
        .slot_7_axis_tid(1'b0),
        .slot_7_axis_tkeep({1'b1,1'b1,1'b1,1'b1}),
        .slot_7_axis_tlast(1'b0),
        .slot_7_axis_tready(1'b0),
        .slot_7_axis_tstrb({1'b1,1'b1,1'b1,1'b1}),
        .slot_7_axis_tuser(1'b0),
        .slot_7_axis_tvalid(1'b0),
        .slot_7_ext_trig(1'b0),
        .slot_7_ext_trig_stop(1'b0),
        .trigger_in(1'b0),
        .trigger_in_ack(NLW_inst_trigger_in_ack_UNCONNECTED));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "1" *) (* REG_OUTPUT = "0" *) 
(* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) (* VERSION = "0" *) 
(* WIDTH = "5" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "GRAY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [4:0]src_in_bin;
  input dest_clk;
  output [4:0]dest_out_bin;

  wire [4:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[2] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[3] ;
  wire [3:0]\^dest_out_bin ;
  wire [3:0]gray_enc;
  wire src_clk;
  wire [4:0]src_in_bin;

  assign dest_out_bin[4] = \dest_graysync_ff[3] [4];
  assign dest_out_bin[3:0] = \^dest_out_bin [3:0];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[4]),
        .Q(\dest_graysync_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [4]),
        .Q(\dest_graysync_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [0]),
        .Q(\dest_graysync_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [1]),
        .Q(\dest_graysync_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [2]),
        .Q(\dest_graysync_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [3]),
        .Q(\dest_graysync_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [4]),
        .Q(\dest_graysync_ff[2] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [0]),
        .Q(\dest_graysync_ff[3] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [1]),
        .Q(\dest_graysync_ff[3] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [2]),
        .Q(\dest_graysync_ff[3] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [3]),
        .Q(\dest_graysync_ff[3] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [4]),
        .Q(\dest_graysync_ff[3] [4]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[3] [0]),
        .I1(\dest_graysync_ff[3] [2]),
        .I2(\dest_graysync_ff[3] [4]),
        .I3(\dest_graysync_ff[3] [3]),
        .I4(\dest_graysync_ff[3] [1]),
        .O(\^dest_out_bin [0]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[3] [1]),
        .I1(\dest_graysync_ff[3] [3]),
        .I2(\dest_graysync_ff[3] [4]),
        .I3(\dest_graysync_ff[3] [2]),
        .O(\^dest_out_bin [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[3] [2]),
        .I1(\dest_graysync_ff[3] [4]),
        .I2(\dest_graysync_ff[3] [3]),
        .O(\^dest_out_bin [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[3]_INST_0 
       (.I0(\dest_graysync_ff[3] [3]),
        .I1(\dest_graysync_ff[3] [4]),
        .O(\^dest_out_bin [3]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[3]_i_1 
       (.I0(src_in_bin[4]),
        .I1(src_in_bin[3]),
        .O(gray_enc[3]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[3]),
        .Q(async_path[3]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[4] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[4]),
        .Q(async_path[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "0" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "5" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "GRAY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__2
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [4:0]src_in_bin;
  input dest_clk;
  output [4:0]dest_out_bin;

  wire [4:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[2] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[3] ;
  wire [3:0]\^dest_out_bin ;
  wire [3:0]gray_enc;
  wire src_clk;
  wire [4:0]src_in_bin;

  assign dest_out_bin[4] = \dest_graysync_ff[3] [4];
  assign dest_out_bin[3:0] = \^dest_out_bin [3:0];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[4]),
        .Q(\dest_graysync_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [4]),
        .Q(\dest_graysync_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [0]),
        .Q(\dest_graysync_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [1]),
        .Q(\dest_graysync_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [2]),
        .Q(\dest_graysync_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [3]),
        .Q(\dest_graysync_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [4]),
        .Q(\dest_graysync_ff[2] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [0]),
        .Q(\dest_graysync_ff[3] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [1]),
        .Q(\dest_graysync_ff[3] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [2]),
        .Q(\dest_graysync_ff[3] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [3]),
        .Q(\dest_graysync_ff[3] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [4]),
        .Q(\dest_graysync_ff[3] [4]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[3] [0]),
        .I1(\dest_graysync_ff[3] [2]),
        .I2(\dest_graysync_ff[3] [4]),
        .I3(\dest_graysync_ff[3] [3]),
        .I4(\dest_graysync_ff[3] [1]),
        .O(\^dest_out_bin [0]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[3] [1]),
        .I1(\dest_graysync_ff[3] [3]),
        .I2(\dest_graysync_ff[3] [4]),
        .I3(\dest_graysync_ff[3] [2]),
        .O(\^dest_out_bin [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[3] [2]),
        .I1(\dest_graysync_ff[3] [4]),
        .I2(\dest_graysync_ff[3] [3]),
        .O(\^dest_out_bin [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[3]_INST_0 
       (.I0(\dest_graysync_ff[3] [3]),
        .I1(\dest_graysync_ff[3] [4]),
        .O(\^dest_out_bin [3]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[3]_i_1 
       (.I0(src_in_bin[4]),
        .I1(src_in_bin[3]),
        .O(gray_enc[3]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[3]),
        .Q(async_path[3]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[4] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[4]),
        .Q(async_path[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "6" *) (* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "0" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "6" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "GRAY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [5:0]src_in_bin;
  input dest_clk;
  output [5:0]dest_out_bin;

  wire [5:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [5:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [5:0]\dest_graysync_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [5:0]\dest_graysync_ff[2] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [5:0]\dest_graysync_ff[3] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [5:0]\dest_graysync_ff[4] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [5:0]\dest_graysync_ff[5] ;
  wire [4:0]\^dest_out_bin ;
  wire [4:0]gray_enc;
  wire src_clk;
  wire [5:0]src_in_bin;

  assign dest_out_bin[5] = \dest_graysync_ff[5] [5];
  assign dest_out_bin[4:0] = \^dest_out_bin [4:0];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[4]),
        .Q(\dest_graysync_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[5]),
        .Q(\dest_graysync_ff[0] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [4]),
        .Q(\dest_graysync_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [5]),
        .Q(\dest_graysync_ff[1] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [0]),
        .Q(\dest_graysync_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [1]),
        .Q(\dest_graysync_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [2]),
        .Q(\dest_graysync_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [3]),
        .Q(\dest_graysync_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [4]),
        .Q(\dest_graysync_ff[2] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [5]),
        .Q(\dest_graysync_ff[2] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [0]),
        .Q(\dest_graysync_ff[3] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [1]),
        .Q(\dest_graysync_ff[3] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [2]),
        .Q(\dest_graysync_ff[3] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [3]),
        .Q(\dest_graysync_ff[3] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [4]),
        .Q(\dest_graysync_ff[3] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [5]),
        .Q(\dest_graysync_ff[3] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [0]),
        .Q(\dest_graysync_ff[4] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [1]),
        .Q(\dest_graysync_ff[4] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [2]),
        .Q(\dest_graysync_ff[4] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [3]),
        .Q(\dest_graysync_ff[4] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [4]),
        .Q(\dest_graysync_ff[4] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [5]),
        .Q(\dest_graysync_ff[4] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[5][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[4] [0]),
        .Q(\dest_graysync_ff[5] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[5][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[4] [1]),
        .Q(\dest_graysync_ff[5] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[5][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[4] [2]),
        .Q(\dest_graysync_ff[5] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[5][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[4] [3]),
        .Q(\dest_graysync_ff[5] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[5][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[4] [4]),
        .Q(\dest_graysync_ff[5] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[5][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[4] [5]),
        .Q(\dest_graysync_ff[5] [5]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[5] [0]),
        .I1(\dest_graysync_ff[5] [2]),
        .I2(\dest_graysync_ff[5] [4]),
        .I3(\dest_graysync_ff[5] [5]),
        .I4(\dest_graysync_ff[5] [3]),
        .I5(\dest_graysync_ff[5] [1]),
        .O(\^dest_out_bin [0]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[5] [1]),
        .I1(\dest_graysync_ff[5] [3]),
        .I2(\dest_graysync_ff[5] [5]),
        .I3(\dest_graysync_ff[5] [4]),
        .I4(\dest_graysync_ff[5] [2]),
        .O(\^dest_out_bin [1]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[5] [2]),
        .I1(\dest_graysync_ff[5] [4]),
        .I2(\dest_graysync_ff[5] [5]),
        .I3(\dest_graysync_ff[5] [3]),
        .O(\^dest_out_bin [2]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[3]_INST_0 
       (.I0(\dest_graysync_ff[5] [3]),
        .I1(\dest_graysync_ff[5] [5]),
        .I2(\dest_graysync_ff[5] [4]),
        .O(\^dest_out_bin [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[4]_INST_0 
       (.I0(\dest_graysync_ff[5] [4]),
        .I1(\dest_graysync_ff[5] [5]),
        .O(\^dest_out_bin [4]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[3]_i_1 
       (.I0(src_in_bin[4]),
        .I1(src_in_bin[3]),
        .O(gray_enc[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[4]_i_1 
       (.I0(src_in_bin[5]),
        .I1(src_in_bin[4]),
        .O(gray_enc[4]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[3]),
        .Q(async_path[3]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[4] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[4]),
        .Q(async_path[4]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[5] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[5]),
        .Q(async_path[5]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "0" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "6" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "GRAY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [5:0]src_in_bin;
  input dest_clk;
  output [5:0]dest_out_bin;

  wire [5:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [5:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [5:0]\dest_graysync_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [5:0]\dest_graysync_ff[2] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [5:0]\dest_graysync_ff[3] ;
  wire [4:0]\^dest_out_bin ;
  wire [4:0]gray_enc;
  wire src_clk;
  wire [5:0]src_in_bin;

  assign dest_out_bin[5] = \dest_graysync_ff[3] [5];
  assign dest_out_bin[4:0] = \^dest_out_bin [4:0];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[4]),
        .Q(\dest_graysync_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[5]),
        .Q(\dest_graysync_ff[0] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [4]),
        .Q(\dest_graysync_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [5]),
        .Q(\dest_graysync_ff[1] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [0]),
        .Q(\dest_graysync_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [1]),
        .Q(\dest_graysync_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [2]),
        .Q(\dest_graysync_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [3]),
        .Q(\dest_graysync_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [4]),
        .Q(\dest_graysync_ff[2] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [5]),
        .Q(\dest_graysync_ff[2] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [0]),
        .Q(\dest_graysync_ff[3] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [1]),
        .Q(\dest_graysync_ff[3] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [2]),
        .Q(\dest_graysync_ff[3] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [3]),
        .Q(\dest_graysync_ff[3] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [4]),
        .Q(\dest_graysync_ff[3] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [5]),
        .Q(\dest_graysync_ff[3] [5]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[3] [0]),
        .I1(\dest_graysync_ff[3] [2]),
        .I2(\dest_graysync_ff[3] [4]),
        .I3(\dest_graysync_ff[3] [5]),
        .I4(\dest_graysync_ff[3] [3]),
        .I5(\dest_graysync_ff[3] [1]),
        .O(\^dest_out_bin [0]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[3] [1]),
        .I1(\dest_graysync_ff[3] [3]),
        .I2(\dest_graysync_ff[3] [5]),
        .I3(\dest_graysync_ff[3] [4]),
        .I4(\dest_graysync_ff[3] [2]),
        .O(\^dest_out_bin [1]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[3] [2]),
        .I1(\dest_graysync_ff[3] [4]),
        .I2(\dest_graysync_ff[3] [5]),
        .I3(\dest_graysync_ff[3] [3]),
        .O(\^dest_out_bin [2]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[3]_INST_0 
       (.I0(\dest_graysync_ff[3] [3]),
        .I1(\dest_graysync_ff[3] [5]),
        .I2(\dest_graysync_ff[3] [4]),
        .O(\^dest_out_bin [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[4]_INST_0 
       (.I0(\dest_graysync_ff[3] [4]),
        .I1(\dest_graysync_ff[3] [5]),
        .O(\^dest_out_bin [4]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[3]_i_1 
       (.I0(src_in_bin[4]),
        .I1(src_in_bin[3]),
        .O(gray_enc[3]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[4]_i_1 
       (.I0(src_in_bin[5]),
        .I1(src_in_bin[4]),
        .O(gray_enc[4]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[3]),
        .Q(async_path[3]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[4] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[4]),
        .Q(async_path[4]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[5] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[5]),
        .Q(async_path[5]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [1:0]syncstages_ff;

  assign dest_out = syncstages_ff[1];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__2
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [1:0]syncstages_ff;

  assign dest_out = syncstages_ff[1];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "4" *) (* INIT = "0" *) 
(* INIT_SYNC_FF = "1" *) (* SIM_ASSERT_CHK = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SYNC_RST" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [3:0]syncstages_ff;

  assign dest_rst = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "4" *) (* INIT = "0" *) 
(* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_sync_rst" *) (* SIM_ASSERT_CHK = "0" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SYNC_RST" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__2
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [3:0]syncstages_ff;

  assign dest_rst = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn
   (Q,
    src_in_bin,
    DI,
    ram_empty_i,
    rd_en,
    \count_value_i_reg[0]_0 ,
    \src_gray_ff_reg[1] ,
    SR,
    rd_clk);
  output [1:0]Q;
  output [1:0]src_in_bin;
  output [1:0]DI;
  input ram_empty_i;
  input rd_en;
  input [1:0]\count_value_i_reg[0]_0 ;
  input [1:0]\src_gray_ff_reg[1] ;
  input [0:0]SR;
  input rd_clk;

  wire [1:0]DI;
  wire [1:0]Q;
  wire [0:0]SR;
  wire \count_value_i[0]_i_1__2_n_0 ;
  wire \count_value_i[1]_i_3_n_0 ;
  wire [1:0]\count_value_i_reg[0]_0 ;
  wire \gen_fwft.count_en ;
  wire ram_empty_i;
  wire rd_clk;
  wire rd_en;
  wire [1:0]\src_gray_ff_reg[1] ;
  wire [1:0]src_in_bin;

  LUT5 #(
    .INIT(32'h696A9999)) 
    \count_value_i[0]_i_1__2 
       (.I0(Q[0]),
        .I1(ram_empty_i),
        .I2(rd_en),
        .I3(\count_value_i_reg[0]_0 [0]),
        .I4(\count_value_i_reg[0]_0 [1]),
        .O(\count_value_i[0]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h9855)) 
    \count_value_i[1]_i_2 
       (.I0(ram_empty_i),
        .I1(rd_en),
        .I2(\count_value_i_reg[0]_0 [0]),
        .I3(\count_value_i_reg[0]_0 [1]),
        .O(\gen_fwft.count_en ));
  LUT6 #(
    .INIT(64'h9A9AAAAAA6A666A6)) 
    \count_value_i[1]_i_3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\count_value_i_reg[0]_0 [1]),
        .I3(\count_value_i_reg[0]_0 [0]),
        .I4(rd_en),
        .I5(ram_empty_i),
        .O(\count_value_i[1]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(rd_clk),
        .CE(\gen_fwft.count_en ),
        .D(\count_value_i[0]_i_1__2_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(rd_clk),
        .CE(\gen_fwft.count_en ),
        .D(\count_value_i[1]_i_3_n_0 ),
        .Q(Q[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'h2DD2)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_5 
       (.I0(Q[0]),
        .I1(\src_gray_ff_reg[1] [0]),
        .I2(\src_gray_ff_reg[1] [1]),
        .I3(Q[1]),
        .O(src_in_bin[1]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6 
       (.I0(Q[0]),
        .I1(\src_gray_ff_reg[1] [0]),
        .O(src_in_bin[0]));
  LUT2 #(
    .INIT(4'hB)) 
    \grdc.rd_data_count_i[5]_i_6 
       (.I0(Q[0]),
        .I1(\src_gray_ff_reg[1] [0]),
        .O(DI[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \grdc.rd_data_count_i[5]_i_7 
       (.I0(Q[0]),
        .I1(\src_gray_ff_reg[1] [0]),
        .O(DI[0]));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0
   (ram_empty_i0,
    Q,
    D,
    E,
    src_in_bin,
    \reg_out_i_reg[3] ,
    \gen_pf_ic_rc.ram_empty_i_reg ,
    \gen_pf_ic_rc.ram_empty_i_reg_0 ,
    ram_empty_i,
    rd_en,
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0] ,
    \grdc.rd_data_count_i_reg[5] ,
    DI,
    S,
    \grdc.rd_data_count_i_reg[5]_0 ,
    \count_value_i_reg[5]_0 ,
    rd_clk);
  output ram_empty_i0;
  output [5:0]Q;
  output [0:0]D;
  output [0:0]E;
  output [3:0]src_in_bin;
  output [4:0]\reg_out_i_reg[3] ;
  input \gen_pf_ic_rc.ram_empty_i_reg ;
  input [4:0]\gen_pf_ic_rc.ram_empty_i_reg_0 ;
  input ram_empty_i;
  input rd_en;
  input [1:0]\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0] ;
  input [1:0]\grdc.rd_data_count_i_reg[5] ;
  input [4:0]DI;
  input [0:0]S;
  input [4:0]\grdc.rd_data_count_i_reg[5]_0 ;
  input \count_value_i_reg[5]_0 ;
  input rd_clk;

  wire [0:0]D;
  wire [4:0]DI;
  wire [0:0]E;
  wire [5:0]Q;
  wire [0:0]S;
  wire \count_value_i[0]_i_1__4_n_0 ;
  wire \count_value_i[1]_i_1__3_n_0 ;
  wire \count_value_i[2]_i_1__3_n_0 ;
  wire \count_value_i[3]_i_1__3_n_0 ;
  wire \count_value_i[4]_i_1__3_n_0 ;
  wire \count_value_i[5]_i_1__0_n_0 ;
  wire \count_value_i[5]_i_2__0_n_0 ;
  wire \count_value_i_reg[5]_0 ;
  wire \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_7_n_0 ;
  wire [1:0]\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0] ;
  wire \gen_pf_ic_rc.ram_empty_i_i_3_n_0 ;
  wire \gen_pf_ic_rc.ram_empty_i_reg ;
  wire [4:0]\gen_pf_ic_rc.ram_empty_i_reg_0 ;
  wire \grdc.rd_data_count_i[5]_i_10_n_0 ;
  wire \grdc.rd_data_count_i[5]_i_11_n_0 ;
  wire \grdc.rd_data_count_i[5]_i_12_n_0 ;
  wire \grdc.rd_data_count_i[5]_i_13_n_0 ;
  wire \grdc.rd_data_count_i[5]_i_9_n_0 ;
  wire [1:0]\grdc.rd_data_count_i_reg[5] ;
  wire [4:0]\grdc.rd_data_count_i_reg[5]_0 ;
  wire \grdc.rd_data_count_i_reg[5]_i_2_n_3 ;
  wire \grdc.rd_data_count_i_reg[5]_i_2_n_4 ;
  wire \grdc.rd_data_count_i_reg[5]_i_2_n_5 ;
  wire \grdc.rd_data_count_i_reg[5]_i_2_n_6 ;
  wire \grdc.rd_data_count_i_reg[5]_i_2_n_7 ;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire rd_clk;
  wire rd_en;
  wire [4:0]\reg_out_i_reg[3] ;
  wire [3:0]src_in_bin;
  wire [7:5]\NLW_grdc.rd_data_count_i_reg[5]_i_2_CO_UNCONNECTED ;
  wire [7:0]\NLW_grdc.rd_data_count_i_reg[5]_i_2_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'h5565)) 
    \count_value_i[0]_i_1__4 
       (.I0(Q[0]),
        .I1(rd_en),
        .I2(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0] [1]),
        .I3(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0] [0]),
        .O(\count_value_i[0]_i_1__4_n_0 ));
  LUT5 #(
    .INIT(32'h04FFFB00)) 
    \count_value_i[1]_i_1__3 
       (.I0(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0] [0]),
        .I1(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0] [1]),
        .I2(rd_en),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\count_value_i[1]_i_1__3_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__3 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF7FFF00008000)) 
    \count_value_i[5]_i_1__0 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\count_value_i[5]_i_2__0_n_0 ),
        .I5(Q[5]),
        .O(\count_value_i[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT5 #(
    .INIT(32'hDDDDDFDD)) 
    \count_value_i[5]_i_2__0 
       (.I0(Q[0]),
        .I1(ram_empty_i),
        .I2(rd_en),
        .I3(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0] [1]),
        .I4(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0] [0]),
        .O(\count_value_i[5]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__4_n_0 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__3_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__3_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__3_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1__3_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[5]_i_1__0_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1 
       (.I0(Q[4]),
        .I1(\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_7_n_0 ),
        .I2(Q[3]),
        .I3(Q[5]),
        .O(src_in_bin[3]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2 
       (.I0(Q[4]),
        .I1(\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_7_n_0 ),
        .I2(Q[3]),
        .O(src_in_bin[2]));
  LUT6 #(
    .INIT(64'hEFAAFFEF10550010)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(\grdc.rd_data_count_i_reg[5] [0]),
        .I3(Q[1]),
        .I4(\grdc.rd_data_count_i_reg[5] [1]),
        .I5(Q[3]),
        .O(src_in_bin[1]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT5 #(
    .INIT(32'h9A55AA9A)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_4 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(\grdc.rd_data_count_i_reg[5] [0]),
        .I3(Q[1]),
        .I4(\grdc.rd_data_count_i_reg[5] [1]),
        .O(src_in_bin[0]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT5 #(
    .INIT(32'hFFFFDD4D)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_7 
       (.I0(\grdc.rd_data_count_i_reg[5] [1]),
        .I1(Q[1]),
        .I2(\grdc.rd_data_count_i_reg[5] [0]),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6666656699999A99)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[0]_i_1 
       (.I0(Q[0]),
        .I1(ram_empty_i),
        .I2(rd_en),
        .I3(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0] [1]),
        .I4(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0] [0]),
        .I5(\gen_pf_ic_rc.ram_empty_i_reg_0 [0]),
        .O(D));
  LUT6 #(
    .INIT(64'hEAAEAAAAAAAAEAAE)) 
    \gen_pf_ic_rc.ram_empty_i_i_1 
       (.I0(\gen_pf_ic_rc.ram_empty_i_reg ),
        .I1(\gen_pf_ic_rc.ram_empty_i_i_3_n_0 ),
        .I2(Q[3]),
        .I3(\gen_pf_ic_rc.ram_empty_i_reg_0 [3]),
        .I4(Q[4]),
        .I5(\gen_pf_ic_rc.ram_empty_i_reg_0 [4]),
        .O(ram_empty_i0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ram_empty_i_i_3 
       (.I0(Q[0]),
        .I1(\gen_pf_ic_rc.ram_empty_i_reg_0 [0]),
        .I2(\gen_pf_ic_rc.ram_empty_i_reg_0 [2]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(\gen_pf_ic_rc.ram_empty_i_reg_0 [1]),
        .O(\gen_pf_ic_rc.ram_empty_i_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00FB)) 
    \gen_sdpram.xpm_memory_base_inst_i_2 
       (.I0(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0] [0]),
        .I1(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0] [1]),
        .I2(rd_en),
        .I3(ram_empty_i),
        .O(E));
  LUT4 #(
    .INIT(16'hB44B)) 
    \grdc.rd_data_count_i[5]_i_10 
       (.I0(Q[2]),
        .I1(\grdc.rd_data_count_i_reg[5]_0 [2]),
        .I2(Q[3]),
        .I3(\grdc.rd_data_count_i_reg[5]_0 [3]),
        .O(\grdc.rd_data_count_i[5]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h2BD4D42B)) 
    \grdc.rd_data_count_i[5]_i_11 
       (.I0(Q[1]),
        .I1(\grdc.rd_data_count_i_reg[5] [1]),
        .I2(\grdc.rd_data_count_i_reg[5]_0 [1]),
        .I3(Q[2]),
        .I4(\grdc.rd_data_count_i_reg[5]_0 [2]),
        .O(\grdc.rd_data_count_i[5]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hD22D2DD2)) 
    \grdc.rd_data_count_i[5]_i_12 
       (.I0(Q[0]),
        .I1(\grdc.rd_data_count_i_reg[5] [0]),
        .I2(\grdc.rd_data_count_i_reg[5] [1]),
        .I3(Q[1]),
        .I4(\grdc.rd_data_count_i_reg[5]_0 [1]),
        .O(\grdc.rd_data_count_i[5]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \grdc.rd_data_count_i[5]_i_13 
       (.I0(Q[0]),
        .I1(\grdc.rd_data_count_i_reg[5] [0]),
        .I2(\grdc.rd_data_count_i_reg[5]_0 [0]),
        .O(\grdc.rd_data_count_i[5]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \grdc.rd_data_count_i[5]_i_9 
       (.I0(Q[3]),
        .I1(\grdc.rd_data_count_i_reg[5]_0 [3]),
        .I2(Q[4]),
        .I3(\grdc.rd_data_count_i_reg[5]_0 [4]),
        .O(\grdc.rd_data_count_i[5]_i_9_n_0 ));
  CARRY8 \grdc.rd_data_count_i_reg[5]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_grdc.rd_data_count_i_reg[5]_i_2_CO_UNCONNECTED [7:5],\grdc.rd_data_count_i_reg[5]_i_2_n_3 ,\grdc.rd_data_count_i_reg[5]_i_2_n_4 ,\grdc.rd_data_count_i_reg[5]_i_2_n_5 ,\grdc.rd_data_count_i_reg[5]_i_2_n_6 ,\grdc.rd_data_count_i_reg[5]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,DI}),
        .O({\NLW_grdc.rd_data_count_i_reg[5]_i_2_O_UNCONNECTED [7:6],\reg_out_i_reg[3] ,\NLW_grdc.rd_data_count_i_reg[5]_i_2_O_UNCONNECTED [0]}),
        .S({1'b0,1'b0,S,\grdc.rd_data_count_i[5]_i_9_n_0 ,\grdc.rd_data_count_i[5]_i_10_n_0 ,\grdc.rd_data_count_i[5]_i_11_n_0 ,\grdc.rd_data_count_i[5]_i_12_n_0 ,\grdc.rd_data_count_i[5]_i_13_n_0 }));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_9
   (Q,
    D,
    \count_value_i_reg[2]_0 ,
    \count_value_i_reg[5]_0 ,
    wrst_busy,
    rst_d1,
    wr_en,
    \gwdc.wr_data_count_i_reg[5] ,
    E,
    wr_clk);
  output [5:0]Q;
  output [4:0]D;
  input \count_value_i_reg[2]_0 ;
  input \count_value_i_reg[5]_0 ;
  input wrst_busy;
  input rst_d1;
  input wr_en;
  input [5:0]\gwdc.wr_data_count_i_reg[5] ;
  input [0:0]E;
  input wr_clk;

  wire [4:0]D;
  wire [0:0]E;
  wire [5:0]Q;
  wire \count_value_i[0]_i_1__1_n_0 ;
  wire \count_value_i[1]_i_1__1_n_0 ;
  wire \count_value_i[2]_i_1_n_0 ;
  wire \count_value_i[3]_i_1_n_0 ;
  wire \count_value_i[4]_i_1_n_0 ;
  wire \count_value_i[5]_i_1_n_0 ;
  wire \count_value_i[5]_i_2_n_0 ;
  wire \count_value_i_reg[2]_0 ;
  wire \count_value_i_reg[5]_0 ;
  wire \gwdc.wr_data_count_i[5]_i_2_n_0 ;
  wire \gwdc.wr_data_count_i[5]_i_3_n_0 ;
  wire \gwdc.wr_data_count_i[5]_i_4_n_0 ;
  wire \gwdc.wr_data_count_i[5]_i_5_n_0 ;
  wire \gwdc.wr_data_count_i[5]_i_6_n_0 ;
  wire \gwdc.wr_data_count_i[5]_i_7_n_0 ;
  wire [5:0]\gwdc.wr_data_count_i_reg[5] ;
  wire \gwdc.wr_data_count_i_reg[5]_i_1_n_3 ;
  wire \gwdc.wr_data_count_i_reg[5]_i_1_n_4 ;
  wire \gwdc.wr_data_count_i_reg[5]_i_1_n_5 ;
  wire \gwdc.wr_data_count_i_reg[5]_i_1_n_6 ;
  wire \gwdc.wr_data_count_i_reg[5]_i_1_n_7 ;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;
  wire wrst_busy;
  wire [7:5]\NLW_gwdc.wr_data_count_i_reg[5]_i_1_CO_UNCONNECTED ;
  wire [7:0]\NLW_gwdc.wr_data_count_i_reg[5]_i_1_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__1 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \count_value_i[2]_i_1 
       (.I0(Q[1]),
        .I1(\count_value_i_reg[2]_0 ),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(\count_value_i[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \count_value_i[3]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(\count_value_i_reg[2]_0 ),
        .I3(Q[1]),
        .I4(Q[3]),
        .O(\count_value_i[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \count_value_i[4]_i_1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(\count_value_i_reg[2]_0 ),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\count_value_i[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \count_value_i[5]_i_1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\count_value_i[5]_i_2_n_0 ),
        .I3(Q[3]),
        .I4(Q[5]),
        .O(\count_value_i[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFDFFFFFFFFFFFF)) 
    \count_value_i[5]_i_2 
       (.I0(Q[0]),
        .I1(\count_value_i_reg[5]_0 ),
        .I2(wrst_busy),
        .I3(rst_d1),
        .I4(wr_en),
        .I5(Q[1]),
        .O(\count_value_i[5]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__1_n_0 ),
        .Q(Q[0]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__1_n_0 ),
        .Q(Q[1]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1_n_0 ),
        .Q(Q[4]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[5]_i_1_n_0 ),
        .Q(Q[5]),
        .R(wrst_busy));
  LUT2 #(
    .INIT(4'h9)) 
    \gwdc.wr_data_count_i[5]_i_2 
       (.I0(Q[5]),
        .I1(\gwdc.wr_data_count_i_reg[5] [5]),
        .O(\gwdc.wr_data_count_i[5]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gwdc.wr_data_count_i[5]_i_3 
       (.I0(Q[4]),
        .I1(\gwdc.wr_data_count_i_reg[5] [4]),
        .O(\gwdc.wr_data_count_i[5]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gwdc.wr_data_count_i[5]_i_4 
       (.I0(Q[3]),
        .I1(\gwdc.wr_data_count_i_reg[5] [3]),
        .O(\gwdc.wr_data_count_i[5]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gwdc.wr_data_count_i[5]_i_5 
       (.I0(Q[2]),
        .I1(\gwdc.wr_data_count_i_reg[5] [2]),
        .O(\gwdc.wr_data_count_i[5]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gwdc.wr_data_count_i[5]_i_6 
       (.I0(Q[1]),
        .I1(\gwdc.wr_data_count_i_reg[5] [1]),
        .O(\gwdc.wr_data_count_i[5]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gwdc.wr_data_count_i[5]_i_7 
       (.I0(Q[0]),
        .I1(\gwdc.wr_data_count_i_reg[5] [0]),
        .O(\gwdc.wr_data_count_i[5]_i_7_n_0 ));
  CARRY8 \gwdc.wr_data_count_i_reg[5]_i_1 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\NLW_gwdc.wr_data_count_i_reg[5]_i_1_CO_UNCONNECTED [7:5],\gwdc.wr_data_count_i_reg[5]_i_1_n_3 ,\gwdc.wr_data_count_i_reg[5]_i_1_n_4 ,\gwdc.wr_data_count_i_reg[5]_i_1_n_5 ,\gwdc.wr_data_count_i_reg[5]_i_1_n_6 ,\gwdc.wr_data_count_i_reg[5]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,Q[4:0]}),
        .O({\NLW_gwdc.wr_data_count_i_reg[5]_i_1_O_UNCONNECTED [7:6],D,\NLW_gwdc.wr_data_count_i_reg[5]_i_1_O_UNCONNECTED [0]}),
        .S({1'b0,1'b0,\gwdc.wr_data_count_i[5]_i_2_n_0 ,\gwdc.wr_data_count_i[5]_i_3_n_0 ,\gwdc.wr_data_count_i[5]_i_4_n_0 ,\gwdc.wr_data_count_i[5]_i_5_n_0 ,\gwdc.wr_data_count_i[5]_i_6_n_0 ,\gwdc.wr_data_count_i[5]_i_7_n_0 }));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1
   (\reg_out_i_reg[0] ,
    Q,
    E,
    \count_value_i_reg[1]_0 ,
    rd_en,
    \count_value_i_reg[0]_0 ,
    rd_clk);
  output \reg_out_i_reg[0] ;
  input [4:0]Q;
  input [0:0]E;
  input [1:0]\count_value_i_reg[1]_0 ;
  input rd_en;
  input \count_value_i_reg[0]_0 ;
  input rd_clk;

  wire [0:0]E;
  wire [4:0]Q;
  wire \count_value_i[0]_i_1__3_n_0 ;
  wire \count_value_i[1]_i_1__2_n_0 ;
  wire \count_value_i[2]_i_1__2_n_0 ;
  wire \count_value_i[3]_i_1__2_n_0 ;
  wire \count_value_i[4]_i_1__2_n_0 ;
  wire \count_value_i_reg[0]_0 ;
  wire [1:0]\count_value_i_reg[1]_0 ;
  wire \count_value_i_reg_n_0_[0] ;
  wire \count_value_i_reg_n_0_[1] ;
  wire \count_value_i_reg_n_0_[2] ;
  wire \count_value_i_reg_n_0_[3] ;
  wire \count_value_i_reg_n_0_[4] ;
  wire \gen_pf_ic_rc.ram_empty_i_i_4_n_0 ;
  wire rd_clk;
  wire rd_en;
  wire \reg_out_i_reg[0] ;

  LUT4 #(
    .INIT(16'h04FB)) 
    \count_value_i[0]_i_1__3 
       (.I0(rd_en),
        .I1(\count_value_i_reg[1]_0 [1]),
        .I2(\count_value_i_reg[1]_0 [0]),
        .I3(\count_value_i_reg_n_0_[0] ),
        .O(\count_value_i[0]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'h04FFFB00)) 
    \count_value_i[1]_i_1__2 
       (.I0(\count_value_i_reg[1]_0 [0]),
        .I1(\count_value_i_reg[1]_0 [1]),
        .I2(rd_en),
        .I3(\count_value_i_reg_n_0_[0] ),
        .I4(\count_value_i_reg_n_0_[1] ),
        .O(\count_value_i[1]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__2 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .I1(\count_value_i_reg_n_0_[1] ),
        .I2(\count_value_i_reg_n_0_[2] ),
        .O(\count_value_i[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__2 
       (.I0(\count_value_i_reg_n_0_[2] ),
        .I1(\count_value_i_reg_n_0_[1] ),
        .I2(\count_value_i_reg_n_0_[0] ),
        .I3(\count_value_i_reg_n_0_[3] ),
        .O(\count_value_i[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__2 
       (.I0(\count_value_i_reg_n_0_[3] ),
        .I1(\count_value_i_reg_n_0_[0] ),
        .I2(\count_value_i_reg_n_0_[1] ),
        .I3(\count_value_i_reg_n_0_[2] ),
        .I4(\count_value_i_reg_n_0_[4] ),
        .O(\count_value_i[4]_i_1__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__3_n_0 ),
        .Q(\count_value_i_reg_n_0_[0] ),
        .S(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__2_n_0 ),
        .Q(\count_value_i_reg_n_0_[1] ),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__2_n_0 ),
        .Q(\count_value_i_reg_n_0_[2] ),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__2_n_0 ),
        .Q(\count_value_i_reg_n_0_[3] ),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1__2_n_0 ),
        .Q(\count_value_i_reg_n_0_[4] ),
        .R(\count_value_i_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \gen_pf_ic_rc.ram_empty_i_i_2 
       (.I0(Q[0]),
        .I1(\count_value_i_reg_n_0_[0] ),
        .I2(Q[1]),
        .I3(\count_value_i_reg_n_0_[1] ),
        .I4(\gen_pf_ic_rc.ram_empty_i_i_4_n_0 ),
        .I5(E),
        .O(\reg_out_i_reg[0] ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ram_empty_i_i_4 
       (.I0(\count_value_i_reg_n_0_[4] ),
        .I1(Q[4]),
        .I2(\count_value_i_reg_n_0_[3] ),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(\count_value_i_reg_n_0_[2] ),
        .O(\gen_pf_ic_rc.ram_empty_i_i_4_n_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_10
   (Q,
    D,
    \count_value_i_reg[2]_0 ,
    E,
    S,
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5] ,
    wrst_busy,
    wr_clk);
  output [4:0]Q;
  output [1:0]D;
  input \count_value_i_reg[2]_0 ;
  input [0:0]E;
  input [0:0]S;
  input [3:0]\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5] ;
  input wrst_busy;
  input wr_clk;

  wire [1:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire [0:0]S;
  wire \count_value_i[0]_i_1__0_n_0 ;
  wire \count_value_i[1]_i_1__0_n_0 ;
  wire \count_value_i[2]_i_1__0_n_0 ;
  wire \count_value_i[3]_i_1__0_n_0 ;
  wire \count_value_i[4]_i_1__0_n_0 ;
  wire \count_value_i_reg[2]_0 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[5]_i_3_n_0 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[5]_i_4_n_0 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[5]_i_5_n_0 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[5]_i_6_n_0 ;
  wire [3:0]\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5] ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]_i_1_n_4 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]_i_1_n_5 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]_i_1_n_6 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]_i_1_n_7 ;
  wire wr_clk;
  wire wrst_busy;
  wire [7:4]\NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]_i_1_CO_UNCONNECTED ;
  wire [7:0]\NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]_i_1_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__0 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \count_value_i[2]_i_1__0 
       (.I0(Q[1]),
        .I1(\count_value_i_reg[2]_0 ),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(\count_value_i[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \count_value_i[3]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(\count_value_i_reg[2]_0 ),
        .I3(Q[1]),
        .I4(Q[3]),
        .O(\count_value_i[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \count_value_i[4]_i_1__0 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(\count_value_i_reg[2]_0 ),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\count_value_i[4]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .S(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__0_n_0 ),
        .Q(Q[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__0_n_0 ),
        .Q(Q[3]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1__0_n_0 ),
        .Q(Q[4]),
        .R(wrst_busy));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[5]_i_3 
       (.I0(Q[3]),
        .I1(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5] [3]),
        .O(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[5]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[5]_i_4 
       (.I0(Q[2]),
        .I1(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5] [2]),
        .O(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[5]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[5]_i_5 
       (.I0(Q[1]),
        .I1(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5] [1]),
        .O(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[5]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[5]_i_6 
       (.I0(Q[0]),
        .I1(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5] [0]),
        .O(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[5]_i_6_n_0 ));
  CARRY8 \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]_i_1 
       (.CI(E),
        .CI_TOP(1'b0),
        .CO({\NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]_i_1_CO_UNCONNECTED [7:4],\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]_i_1_n_4 ,\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]_i_1_n_5 ,\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]_i_1_n_6 ,\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,Q[3:0]}),
        .O({\NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]_i_1_O_UNCONNECTED [7:5],D,\NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]_i_1_O_UNCONNECTED [2:0]}),
        .S({1'b0,1'b0,1'b0,S,\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[5]_i_3_n_0 ,\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[5]_i_4_n_0 ,\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[5]_i_5_n_0 ,\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[5]_i_6_n_0 }));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2
   (Q,
    \count_value_i_reg[2]_0 ,
    wrst_busy,
    E,
    wr_clk);
  output [4:0]Q;
  input \count_value_i_reg[2]_0 ;
  input wrst_busy;
  input [0:0]E;
  input wr_clk;

  wire [0:0]E;
  wire [4:0]Q;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[2]_i_1__1_n_0 ;
  wire \count_value_i[3]_i_1__1_n_0 ;
  wire \count_value_i[4]_i_1__1_n_0 ;
  wire \count_value_i_reg[2]_0 ;
  wire wr_clk;
  wire wrst_busy;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \count_value_i[2]_i_1__1 
       (.I0(Q[1]),
        .I1(\count_value_i_reg[2]_0 ),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(\count_value_i[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \count_value_i[3]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(\count_value_i_reg[2]_0 ),
        .I3(Q[1]),
        .I4(Q[3]),
        .O(\count_value_i[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \count_value_i[4]_i_1__1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(\count_value_i_reg[2]_0 ),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\count_value_i[4]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(wrst_busy));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(Q[1]),
        .S(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__1_n_0 ),
        .Q(Q[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__1_n_0 ),
        .Q(Q[3]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1__1_n_0 ),
        .Q(Q[4]),
        .R(wrst_busy));
endmodule

(* CDC_SYNC_STAGES = "4" *) (* DOUT_RESET_VALUE = "0" *) (* ECC_MODE = "no_ecc" *) 
(* EN_ADV_FEATURE_ASYNC = "16'b0000011100000111" *) (* FIFO_MEMORY_TYPE = "distributed" *) (* FIFO_READ_LATENCY = "0" *) 
(* FIFO_WRITE_DEPTH = "32" *) (* FULL_RESET_VALUE = "0" *) (* PROG_EMPTY_THRESH = "10" *) 
(* PROG_FULL_THRESH = "10" *) (* P_COMMON_CLOCK = "0" *) (* P_ECC_MODE = "0" *) 
(* P_FIFO_MEMORY_TYPE = "1" *) (* P_READ_MODE = "1" *) (* P_WAKEUP_TIME = "2" *) 
(* RD_DATA_COUNT_WIDTH = "5" *) (* READ_DATA_WIDTH = "3" *) (* READ_MODE = "fwft" *) 
(* RELATED_CLOCKS = "0" *) (* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "0707" *) 
(* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH = "3" *) (* WR_DATA_COUNT_WIDTH = "5" *) 
(* XPM_MODULE = "TRUE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_clk,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [2:0]din;
  output full;
  output prog_full;
  output [4:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_clk;
  input rd_en;
  output [2:0]dout;
  output empty;
  output prog_empty;
  output [4:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire [2:0]din;
  wire [2:0]dout;
  wire empty;
  wire full;
  wire overflow;
  wire prog_empty;
  wire prog_full;
  wire rd_clk;
  wire [4:0]rd_data_count;
  wire rd_en;
  wire rd_rst_busy;
  wire rst;
  wire sleep;
  wire underflow;
  wire wr_clk;
  wire [4:0]wr_data_count;
  wire wr_en;
  wire wr_rst_busy;
  wire \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_empty_UNCONNECTED ;
  wire \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_full_UNCONNECTED ;
  wire \NLW_gnuram_async_fifo.xpm_fifo_base_inst_data_valid_UNCONNECTED ;
  wire \NLW_gnuram_async_fifo.xpm_fifo_base_inst_dbiterr_UNCONNECTED ;
  wire \NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED ;
  wire \NLW_gnuram_async_fifo.xpm_fifo_base_inst_sbiterr_UNCONNECTED ;
  wire \NLW_gnuram_async_fifo.xpm_fifo_base_inst_wr_ack_UNCONNECTED ;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign data_valid = \<const0> ;
  assign dbiterr = \<const0> ;
  assign sbiterr = \<const0> ;
  assign wr_ack = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* CDC_DEST_SYNC_FF = "4" *) 
  (* COMMON_CLOCK = "0" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* ENABLE_ECC = "0" *) 
  (* EN_ADV_FEATURE = "16'b0000011100000111" *) 
  (* EN_AE = "1'b0" *) 
  (* EN_AF = "1'b0" *) 
  (* EN_DVLD = "1'b0" *) 
  (* EN_OF = "1'b1" *) 
  (* EN_PE = "1'b1" *) 
  (* EN_PF = "1'b1" *) 
  (* EN_RDC = "1'b1" *) 
  (* EN_UF = "1'b1" *) 
  (* EN_WACK = "1'b0" *) 
  (* EN_WDC = "1'b1" *) 
  (* FG_EQ_ASYM_DOUT = "1'b0" *) 
  (* FIFO_MEMORY_TYPE = "1" *) 
  (* FIFO_MEM_TYPE = "1" *) 
  (* FIFO_READ_DEPTH = "32" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_SIZE = "96" *) 
  (* FIFO_WRITE_DEPTH = "32" *) 
  (* FULL_RESET_VALUE = "0" *) 
  (* FULL_RST_VAL = "1'b0" *) 
  (* PE_THRESH_ADJ = "8" *) 
  (* PE_THRESH_MAX = "27" *) 
  (* PE_THRESH_MIN = "5" *) 
  (* PF_THRESH_ADJ = "8" *) 
  (* PF_THRESH_MAX = "27" *) 
  (* PF_THRESH_MIN = "9" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* RD_DATA_COUNT_WIDTH = "5" *) 
  (* RD_DC_WIDTH_EXT = "6" *) 
  (* RD_LATENCY = "2" *) 
  (* RD_MODE = "1" *) 
  (* RD_PNTR_WIDTH = "5" *) 
  (* READ_DATA_WIDTH = "3" *) 
  (* READ_MODE = "1" *) 
  (* RELATED_CLOCKS = "0" *) 
  (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "0707" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WIDTH_RATIO = "1" *) 
  (* WRITE_DATA_WIDTH = "3" *) 
  (* WR_DATA_COUNT_WIDTH = "5" *) 
  (* WR_DC_WIDTH_EXT = "6" *) 
  (* WR_DEPTH_LOG = "5" *) 
  (* WR_PNTR_WIDTH = "5" *) 
  (* WR_RD_RATIO = "0" *) 
  (* WR_WIDTH_LOG = "2" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* both_stages_valid = "3" *) 
  (* invalid = "0" *) 
  (* stage1_valid = "2" *) 
  (* stage2_valid = "1" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base \gnuram_async_fifo.xpm_fifo_base_inst 
       (.almost_empty(\NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_empty_UNCONNECTED ),
        .almost_full(\NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_full_UNCONNECTED ),
        .data_valid(\NLW_gnuram_async_fifo.xpm_fifo_base_inst_data_valid_UNCONNECTED ),
        .dbiterr(\NLW_gnuram_async_fifo.xpm_fifo_base_inst_dbiterr_UNCONNECTED ),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .full_n(\NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED ),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(overflow),
        .prog_empty(prog_empty),
        .prog_full(prog_full),
        .rd_clk(rd_clk),
        .rd_data_count(rd_data_count),
        .rd_en(rd_en),
        .rd_rst_busy(rd_rst_busy),
        .rst(rst),
        .sbiterr(\NLW_gnuram_async_fifo.xpm_fifo_base_inst_sbiterr_UNCONNECTED ),
        .sleep(sleep),
        .underflow(underflow),
        .wr_ack(\NLW_gnuram_async_fifo.xpm_fifo_base_inst_wr_ack_UNCONNECTED ),
        .wr_clk(wr_clk),
        .wr_data_count(wr_data_count),
        .wr_en(wr_en),
        .wr_rst_busy(wr_rst_busy));
endmodule

(* CDC_DEST_SYNC_FF = "4" *) (* COMMON_CLOCK = "0" *) (* DOUT_RESET_VALUE = "0" *) 
(* ECC_MODE = "0" *) (* ENABLE_ECC = "0" *) (* EN_ADV_FEATURE = "16'b0000011100000111" *) 
(* EN_AE = "1'b0" *) (* EN_AF = "1'b0" *) (* EN_DVLD = "1'b0" *) 
(* EN_OF = "1'b1" *) (* EN_PE = "1'b1" *) (* EN_PF = "1'b1" *) 
(* EN_RDC = "1'b1" *) (* EN_UF = "1'b1" *) (* EN_WACK = "1'b0" *) 
(* EN_WDC = "1'b1" *) (* FG_EQ_ASYM_DOUT = "1'b0" *) (* FIFO_MEMORY_TYPE = "1" *) 
(* FIFO_MEM_TYPE = "1" *) (* FIFO_READ_DEPTH = "32" *) (* FIFO_READ_LATENCY = "0" *) 
(* FIFO_SIZE = "96" *) (* FIFO_WRITE_DEPTH = "32" *) (* FULL_RESET_VALUE = "0" *) 
(* FULL_RST_VAL = "1'b0" *) (* PE_THRESH_ADJ = "8" *) (* PE_THRESH_MAX = "27" *) 
(* PE_THRESH_MIN = "5" *) (* PF_THRESH_ADJ = "8" *) (* PF_THRESH_MAX = "27" *) 
(* PF_THRESH_MIN = "9" *) (* PROG_EMPTY_THRESH = "10" *) (* PROG_FULL_THRESH = "10" *) 
(* RD_DATA_COUNT_WIDTH = "5" *) (* RD_DC_WIDTH_EXT = "6" *) (* RD_LATENCY = "2" *) 
(* RD_MODE = "1" *) (* RD_PNTR_WIDTH = "5" *) (* READ_DATA_WIDTH = "3" *) 
(* READ_MODE = "1" *) (* RELATED_CLOCKS = "0" *) (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
(* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "0707" *) (* VERSION = "0" *) 
(* WAKEUP_TIME = "0" *) (* WIDTH_RATIO = "1" *) (* WRITE_DATA_WIDTH = "3" *) 
(* WR_DATA_COUNT_WIDTH = "5" *) (* WR_DC_WIDTH_EXT = "6" *) (* WR_DEPTH_LOG = "5" *) 
(* WR_PNTR_WIDTH = "5" *) (* WR_RD_RATIO = "0" *) (* WR_WIDTH_LOG = "2" *) 
(* XPM_MODULE = "TRUE" *) (* both_stages_valid = "3" *) (* invalid = "0" *) 
(* stage1_valid = "2" *) (* stage2_valid = "1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    full_n,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_clk,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [2:0]din;
  output full;
  output full_n;
  output prog_full;
  output [4:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_clk;
  input rd_en;
  output [2:0]dout;
  output empty;
  output prog_empty;
  output [4:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire [1:0]count_value_i;
  wire [1:0]curr_fwft_state;
  wire [4:0]diff_pntr_pe;
  wire [5:4]diff_pntr_pf_q;
  wire [5:4]diff_pntr_pf_q0;
  wire [2:0]din;
  wire [2:0]dout;
  wire empty;
  wire full;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_0 ;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_1 ;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_2 ;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_3 ;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_4 ;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_5 ;
  wire \gen_cdc_pntr.rpw_gray_reg_n_5 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_0 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_1 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_2 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_3 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_4 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_5 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_6 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_7 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_8 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_4 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_5 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_6 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_7 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_8 ;
  wire \gen_fwft.count_rst ;
  wire \gen_fwft.empty_fwft_i_reg0 ;
  wire \gen_fwft.ram_regout_en ;
  wire \gen_fwft.rdpp1_inst_n_4 ;
  wire \gen_fwft.rdpp1_inst_n_5 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0] ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1] ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2] ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3] ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[4] ;
  wire \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2_n_0 ;
  wire \gen_pf_ic_rc.gpf_ic.prog_full_i_i_2_n_0 ;
  wire [5:1]\grdc.diff_wr_rd_pntr_rdc ;
  wire \grdc.rd_data_count_i0 ;
  wire [5:1]\gwdc.diff_wr_rd_pntr1_out ;
  wire [1:0]next_fwft_state__0;
  wire overflow;
  wire overflow_i0;
  wire prog_empty;
  wire prog_full;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_full_i0;
  wire ram_rd_en_i;
  wire rd_clk;
  wire [4:0]rd_data_count;
  wire rd_en;
  wire [4:0]rd_pntr_ext;
  wire [3:0]rd_pntr_wr;
  wire [4:0]rd_pntr_wr_cdc;
  wire [5:0]rd_pntr_wr_cdc_dc;
  wire rd_rst_busy;
  wire rdp_inst_n_1;
  wire rdpp1_inst_n_0;
  wire rst;
  wire rst_d1;
  wire rst_d1_inst_n_1;
  wire rst_d1_inst_n_2;
  wire sleep;
  wire [5:0]src_in_bin00_out;
  wire underflow;
  wire underflow_i0;
  wire wr_clk;
  wire [4:0]wr_data_count;
  wire wr_en;
  wire [5:0]wr_pntr_ext;
  wire [5:1]wr_pntr_plus1_pf;
  wire wr_pntr_plus1_pf_carry;
  wire [4:0]wr_pntr_rd_cdc;
  wire [5:0]wr_pntr_rd_cdc_dc;
  wire wr_rst_busy;
  wire wrpp2_inst_n_0;
  wire wrpp2_inst_n_1;
  wire wrpp2_inst_n_2;
  wire wrpp2_inst_n_3;
  wire wrpp2_inst_n_4;
  wire wrst_busy;
  wire xpm_fifo_rst_inst_n_3;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ;
  wire [2:0]\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED ;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign data_valid = \<const0> ;
  assign dbiterr = \<const0> ;
  assign full_n = \<const0> ;
  assign sbiterr = \<const0> ;
  assign wr_ack = \<const0> ;
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'h69A1)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1 
       (.I0(ram_empty_i),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(rd_en),
        .O(next_fwft_state__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'h7C)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1 
       (.I0(rd_en),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .O(next_fwft_state__0[1]));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[0]),
        .Q(curr_fwft_state[0]),
        .R(rd_rst_busy));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[1]),
        .Q(curr_fwft_state[1]),
        .R(rd_rst_busy));
  GND GND
       (.G(\<const0> ));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "6" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1 \gen_cdc_pntr.rd_pntr_cdc_dc_inst 
       (.dest_clk(wr_clk),
        .dest_out_bin(rd_pntr_wr_cdc_dc),
        .src_clk(rd_clk),
        .src_in_bin(src_in_bin00_out));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "5" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray \gen_cdc_pntr.rd_pntr_cdc_inst 
       (.dest_clk(wr_clk),
        .dest_out_bin(rd_pntr_wr_cdc),
        .src_clk(rd_clk),
        .src_in_bin(rd_pntr_ext));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec \gen_cdc_pntr.rpw_gray_reg 
       (.D(rd_pntr_wr_cdc),
        .Q(wr_pntr_plus1_pf),
        .S(\gen_cdc_pntr.rpw_gray_reg_n_5 ),
        .\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3_0 ({wrpp2_inst_n_0,wrpp2_inst_n_1,wrpp2_inst_n_2,wrpp2_inst_n_3}),
        .\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg (rst_d1_inst_n_2),
        .ram_full_i0(ram_full_i0),
        .\reg_out_i_reg[3]_0 (rd_pntr_wr),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0 \gen_cdc_pntr.rpw_gray_reg_dc 
       (.D(rd_pntr_wr_cdc_dc),
        .Q({\gen_cdc_pntr.rpw_gray_reg_dc_n_0 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_1 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_2 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_3 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_4 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_5 }),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_7 \gen_cdc_pntr.wpr_gray_reg 
       (.D(diff_pntr_pe[4:1]),
        .Q({\gen_cdc_pntr.wpr_gray_reg_n_4 ,\gen_cdc_pntr.wpr_gray_reg_n_5 ,\gen_cdc_pntr.wpr_gray_reg_n_6 ,\gen_cdc_pntr.wpr_gray_reg_n_7 ,\gen_cdc_pntr.wpr_gray_reg_n_8 }),
        .\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[2] (curr_fwft_state),
        .\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4] (rd_pntr_ext),
        .ram_empty_i(ram_empty_i),
        .ram_rd_en_i(ram_rd_en_i),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .\reg_out_i_reg[0]_0 (rd_rst_busy),
        .\reg_out_i_reg[4]_0 (wr_pntr_rd_cdc));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_8 \gen_cdc_pntr.wpr_gray_reg_dc 
       (.D(wr_pntr_rd_cdc_dc),
        .DI({\gen_cdc_pntr.wpr_gray_reg_dc_n_0 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_1 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_2 }),
        .Q({\gen_cdc_pntr.wpr_gray_reg_dc_n_3 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_4 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_5 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_6 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_7 }),
        .S(\gen_cdc_pntr.wpr_gray_reg_dc_n_8 ),
        .\grdc.rd_data_count_i_reg[5] (count_value_i[1]),
        .\grdc.rd_data_count_i_reg[5]_0 ({rdp_inst_n_1,rd_pntr_ext[4:1]}),
        .rd_clk(rd_clk),
        .\reg_out_i_reg[5]_0 (rd_rst_busy));
  (* DEST_SYNC_FF = "6" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "6" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0 \gen_cdc_pntr.wr_pntr_cdc_dc_inst 
       (.dest_clk(rd_clk),
        .dest_out_bin(wr_pntr_rd_cdc_dc),
        .src_clk(wr_clk),
        .src_in_bin(wr_pntr_ext));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "5" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__2 \gen_cdc_pntr.wr_pntr_cdc_inst 
       (.dest_clk(rd_clk),
        .dest_out_bin(wr_pntr_rd_cdc),
        .src_clk(wr_clk),
        .src_in_bin(wr_pntr_ext[4:0]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'hE0CC)) 
    \gen_fwft.empty_fwft_i_i_1 
       (.I0(rd_en),
        .I1(empty),
        .I2(curr_fwft_state[1]),
        .I3(curr_fwft_state[0]),
        .O(\gen_fwft.empty_fwft_i_reg0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_fwft.empty_fwft_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_fwft.empty_fwft_i_reg0 ),
        .Q(empty),
        .S(rd_rst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn \gen_fwft.rdpp1_inst 
       (.DI({\gen_fwft.rdpp1_inst_n_4 ,\gen_fwft.rdpp1_inst_n_5 }),
        .Q(count_value_i),
        .SR(\gen_fwft.count_rst ),
        .\count_value_i_reg[0]_0 (curr_fwft_state),
        .ram_empty_i(ram_empty_i),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .\src_gray_ff_reg[1] (rd_pntr_ext[1:0]),
        .src_in_bin(src_in_bin00_out[1:0]));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[0]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0] ),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[1]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1] ),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[2]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2] ),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[3]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3] ),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[4]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[4] ),
        .R(rd_rst_busy));
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1 
       (.I0(prog_empty),
        .I1(empty),
        .I2(\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2_n_0 ),
        .O(\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00005557)) 
    \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2 
       (.I0(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3] ),
        .I1(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2] ),
        .I2(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1] ),
        .I3(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0] ),
        .I4(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[4] ),
        .O(\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pf_ic_rc.gpe_ic.prog_empty_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0 ),
        .Q(prog_empty),
        .S(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[4]),
        .Q(diff_pntr_pf_q[4]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[5]),
        .Q(diff_pntr_pf_q[5]),
        .R(wrst_busy));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \gen_pf_ic_rc.gpf_ic.prog_full_i_i_2 
       (.I0(prog_full),
        .I1(full),
        .I2(diff_pntr_pf_q[5]),
        .I3(diff_pntr_pf_q[4]),
        .O(\gen_pf_ic_rc.gpf_ic.prog_full_i_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpf_ic.prog_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d1_inst_n_1),
        .Q(prog_full),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_full_i0),
        .Q(full),
        .R(wrst_busy));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pf_ic_rc.ram_empty_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(ram_empty_i0),
        .Q(ram_empty_i),
        .S(rd_rst_busy));
  (* ADDR_WIDTH_A = "5" *) 
  (* ADDR_WIDTH_B = "5" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "3" *) 
  (* BYTE_WRITE_WIDTH_B = "3" *) 
  (* CASCADE_HEIGHT = "0" *) 
  (* CLOCKING_MODE = "1" *) 
  (* ECC_MODE = "0" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "1" *) 
  (* MEMORY_SIZE = "96" *) 
  (* MEMORY_TYPE = "1" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "32" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "distributed" *) 
  (* P_MIN_WIDTH_DATA = "3" *) 
  (* P_MIN_WIDTH_DATA_A = "3" *) 
  (* P_MIN_WIDTH_DATA_B = "3" *) 
  (* P_MIN_WIDTH_DATA_ECC = "3" *) 
  (* P_MIN_WIDTH_DATA_LDW = "3" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "5" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "yes" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "5" *) 
  (* P_WIDTH_ADDR_READ_B = "5" *) 
  (* P_WIDTH_ADDR_WRITE_A = "5" *) 
  (* P_WIDTH_ADDR_WRITE_B = "5" *) 
  (* P_WIDTH_COL_WRITE_A = "3" *) 
  (* P_WIDTH_COL_WRITE_B = "3" *) 
  (* READ_DATA_WIDTH_A = "3" *) 
  (* READ_DATA_WIDTH_B = "3" *) 
  (* READ_LATENCY_A = "2" *) 
  (* READ_LATENCY_B = "2" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* RST_MODE_A = "SYNC" *) 
  (* RST_MODE_B = "SYNC" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "1" *) 
  (* USE_MEM_INIT = "0" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "3" *) 
  (* WRITE_DATA_WIDTH_B = "3" *) 
  (* WRITE_MODE_A = "2" *) 
  (* WRITE_MODE_B = "1" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* rsta_loop_iter = "4" *) 
  (* rstb_loop_iter = "4" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base \gen_sdpram.xpm_memory_base_inst 
       (.addra(wr_pntr_ext[4:0]),
        .addrb(rd_pntr_ext),
        .clka(wr_clk),
        .clkb(rd_clk),
        .dbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ),
        .dbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ),
        .dina(din),
        .dinb({1'b0,1'b0,1'b0}),
        .douta(\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED [2:0]),
        .doutb(dout),
        .ena(wr_pntr_plus1_pf_carry),
        .enb(ram_rd_en_i),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(\gen_fwft.ram_regout_en ),
        .rsta(1'b0),
        .rstb(rd_rst_busy),
        .sbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ),
        .sbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ),
        .sleep(sleep),
        .wea(1'b0),
        .web(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'h2C)) 
    \gen_sdpram.xpm_memory_base_inst_i_3 
       (.I0(rd_en),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .O(\gen_fwft.ram_regout_en ));
  FDRE #(
    .INIT(1'b0)) 
    \gof.overflow_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(overflow_i0),
        .Q(overflow),
        .R(1'b0));
  FDRE \grdc.rd_data_count_i_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [1]),
        .Q(rd_data_count[0]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [2]),
        .Q(rd_data_count[1]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [3]),
        .Q(rd_data_count[2]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [4]),
        .Q(rd_data_count[3]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[5] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [5]),
        .Q(rd_data_count[4]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE #(
    .INIT(1'b0)) 
    \guf.underflow_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(underflow_i0),
        .Q(underflow),
        .R(1'b0));
  FDRE \gwdc.wr_data_count_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr1_out [1]),
        .Q(wr_data_count[0]),
        .R(wrst_busy));
  FDRE \gwdc.wr_data_count_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr1_out [2]),
        .Q(wr_data_count[1]),
        .R(wrst_busy));
  FDRE \gwdc.wr_data_count_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr1_out [3]),
        .Q(wr_data_count[2]),
        .R(wrst_busy));
  FDRE \gwdc.wr_data_count_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr1_out [4]),
        .Q(wr_data_count[3]),
        .R(wrst_busy));
  FDRE \gwdc.wr_data_count_i_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr1_out [5]),
        .Q(wr_data_count[4]),
        .R(wrst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0 rdp_inst
       (.D(diff_pntr_pe[0]),
        .DI({\gen_cdc_pntr.wpr_gray_reg_dc_n_0 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_1 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_2 ,\gen_fwft.rdpp1_inst_n_4 ,\gen_fwft.rdpp1_inst_n_5 }),
        .E(ram_rd_en_i),
        .Q({rdp_inst_n_1,rd_pntr_ext}),
        .S(\gen_cdc_pntr.wpr_gray_reg_dc_n_8 ),
        .\count_value_i_reg[5]_0 (rd_rst_busy),
        .\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0] (curr_fwft_state),
        .\gen_pf_ic_rc.ram_empty_i_reg (rdpp1_inst_n_0),
        .\gen_pf_ic_rc.ram_empty_i_reg_0 ({\gen_cdc_pntr.wpr_gray_reg_n_4 ,\gen_cdc_pntr.wpr_gray_reg_n_5 ,\gen_cdc_pntr.wpr_gray_reg_n_6 ,\gen_cdc_pntr.wpr_gray_reg_n_7 ,\gen_cdc_pntr.wpr_gray_reg_n_8 }),
        .\grdc.rd_data_count_i_reg[5] (count_value_i),
        .\grdc.rd_data_count_i_reg[5]_0 ({\gen_cdc_pntr.wpr_gray_reg_dc_n_3 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_4 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_5 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_6 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_7 }),
        .ram_empty_i(ram_empty_i),
        .ram_empty_i0(ram_empty_i0),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .\reg_out_i_reg[3] (\grdc.diff_wr_rd_pntr_rdc ),
        .src_in_bin(src_in_bin00_out[5:2]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1 rdpp1_inst
       (.E(ram_rd_en_i),
        .Q({\gen_cdc_pntr.wpr_gray_reg_n_4 ,\gen_cdc_pntr.wpr_gray_reg_n_5 ,\gen_cdc_pntr.wpr_gray_reg_n_6 ,\gen_cdc_pntr.wpr_gray_reg_n_7 ,\gen_cdc_pntr.wpr_gray_reg_n_8 }),
        .\count_value_i_reg[0]_0 (rd_rst_busy),
        .\count_value_i_reg[1]_0 (curr_fwft_state),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .\reg_out_i_reg[0] (rdpp1_inst_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit rst_d1_inst
       (.E(wr_pntr_plus1_pf_carry),
        .Q(wrpp2_inst_n_4),
        .\count_value_i_reg[4] (full),
        .d_out_reg_0(rst_d1_inst_n_1),
        .d_out_reg_1(rst_d1_inst_n_2),
        .\gen_pf_ic_rc.gpf_ic.prog_full_i_reg (\gen_pf_ic_rc.gpf_ic.prog_full_i_i_2_n_0 ),
        .\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3 (rd_pntr_wr[0]),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wrst_busy(wrst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_9 wrp_inst
       (.D(\gwdc.diff_wr_rd_pntr1_out ),
        .E(wr_pntr_plus1_pf_carry),
        .Q(wr_pntr_ext),
        .\count_value_i_reg[2]_0 (xpm_fifo_rst_inst_n_3),
        .\count_value_i_reg[5]_0 (full),
        .\gwdc.wr_data_count_i_reg[5] ({\gen_cdc_pntr.rpw_gray_reg_dc_n_0 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_1 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_2 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_3 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_4 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_5 }),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wrst_busy(wrst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_10 wrpp1_inst
       (.D(diff_pntr_pf_q0),
        .E(wr_pntr_plus1_pf_carry),
        .Q(wr_pntr_plus1_pf),
        .S(\gen_cdc_pntr.rpw_gray_reg_n_5 ),
        .\count_value_i_reg[2]_0 (xpm_fifo_rst_inst_n_3),
        .\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5] (rd_pntr_wr),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2 wrpp2_inst
       (.E(wr_pntr_plus1_pf_carry),
        .Q({wrpp2_inst_n_0,wrpp2_inst_n_1,wrpp2_inst_n_2,wrpp2_inst_n_3,wrpp2_inst_n_4}),
        .\count_value_i_reg[2]_0 (xpm_fifo_rst_inst_n_3),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst xpm_fifo_rst_inst
       (.Q(curr_fwft_state),
        .SR(\grdc.rd_data_count_i0 ),
        .\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg (xpm_fifo_rst_inst_n_3),
        .\gen_pf_ic_rc.ram_empty_i_reg (\gen_fwft.count_rst ),
        .\gen_rst_ic.fifo_rd_rst_ic_reg_0 (rd_rst_busy),
        .\gof.overflow_i_reg (full),
        .\guf.underflow_i_reg (empty),
        .overflow_i0(overflow_i0),
        .ram_empty_i(ram_empty_i),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .rst(rst),
        .rst_d1(rst_d1),
        .underflow_i0(underflow_i0),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wr_rst_busy(wr_rst_busy),
        .wrst_busy(wrst_busy));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit
   (rst_d1,
    d_out_reg_0,
    d_out_reg_1,
    E,
    wrst_busy,
    wr_clk,
    \gen_pf_ic_rc.gpf_ic.prog_full_i_reg ,
    rst,
    wr_en,
    \count_value_i_reg[4] ,
    Q,
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3 );
  output rst_d1;
  output d_out_reg_0;
  output d_out_reg_1;
  output [0:0]E;
  input wrst_busy;
  input wr_clk;
  input \gen_pf_ic_rc.gpf_ic.prog_full_i_reg ;
  input rst;
  input wr_en;
  input \count_value_i_reg[4] ;
  input [0:0]Q;
  input [0:0]\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3 ;

  wire [0:0]E;
  wire [0:0]Q;
  wire \count_value_i_reg[4] ;
  wire d_out_reg_0;
  wire d_out_reg_1;
  wire \gen_pf_ic_rc.gpf_ic.prog_full_i_reg ;
  wire [0:0]\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3 ;
  wire rst;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;
  wire wrst_busy;

  FDRE #(
    .INIT(1'b0)) 
    d_out_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(wrst_busy),
        .Q(rst_d1),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00C4)) 
    \gen_pf_ic_rc.gpf_ic.prog_full_i_i_1 
       (.I0(rst_d1),
        .I1(\gen_pf_ic_rc.gpf_ic.prog_full_i_reg ),
        .I2(rst),
        .I3(wrst_busy),
        .O(d_out_reg_0));
  LUT6 #(
    .INIT(64'h0002000000000002)) 
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_5 
       (.I0(wr_en),
        .I1(rst_d1),
        .I2(wrst_busy),
        .I3(\count_value_i_reg[4] ),
        .I4(Q),
        .I5(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3 ),
        .O(d_out_reg_1));
  LUT4 #(
    .INIT(16'h0002)) 
    \gen_sdpram.xpm_memory_base_inst_i_1 
       (.I0(wr_en),
        .I1(rst_d1),
        .I2(wrst_busy),
        .I3(\count_value_i_reg[4] ),
        .O(E));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec
   (ram_full_i0,
    \reg_out_i_reg[3]_0 ,
    S,
    Q,
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3_0 ,
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ,
    wrst_busy,
    D,
    wr_clk);
  output ram_full_i0;
  output [3:0]\reg_out_i_reg[3]_0 ;
  output [0:0]S;
  input [4:0]Q;
  input [3:0]\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3_0 ;
  input \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ;
  input wrst_busy;
  input [4:0]D;
  input wr_clk;

  wire [4:0]D;
  wire [4:0]Q;
  wire [0:0]S;
  wire \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2_n_0 ;
  wire [3:0]\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3_0 ;
  wire \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3_n_0 ;
  wire \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_4_n_0 ;
  wire \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ;
  wire ram_full_i0;
  wire [4:4]rd_pntr_wr;
  wire [3:0]\reg_out_i_reg[3]_0 ;
  wire wr_clk;
  wire wrst_busy;

  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[5]_i_2 
       (.I0(rd_pntr_wr),
        .I1(Q[4]),
        .O(S));
  LUT6 #(
    .INIT(64'hFFFFFFFF90090000)) 
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_1 
       (.I0(Q[3]),
        .I1(\reg_out_i_reg[3]_0 [3]),
        .I2(Q[4]),
        .I3(rd_pntr_wr),
        .I4(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2_n_0 ),
        .I5(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3_n_0 ),
        .O(ram_full_i0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2 
       (.I0(\reg_out_i_reg[3]_0 [2]),
        .I1(Q[2]),
        .I2(\reg_out_i_reg[3]_0 [1]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\reg_out_i_reg[3]_0 [0]),
        .O(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8200008200000000)) 
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3 
       (.I0(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_4_n_0 ),
        .I1(\reg_out_i_reg[3]_0 [1]),
        .I2(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3_0 [0]),
        .I3(\reg_out_i_reg[3]_0 [2]),
        .I4(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3_0 [1]),
        .I5(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ),
        .O(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_4 
       (.I0(\reg_out_i_reg[3]_0 [3]),
        .I1(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3_0 [2]),
        .I2(rd_pntr_wr),
        .I3(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3_0 [3]),
        .O(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\reg_out_i_reg[3]_0 [0]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\reg_out_i_reg[3]_0 [1]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(\reg_out_i_reg[3]_0 [2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(\reg_out_i_reg[3]_0 [3]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(rd_pntr_wr),
        .R(wrst_busy));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_vec" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_7
   (D,
    Q,
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4] ,
    ram_rd_en_i,
    ram_empty_i,
    rd_en,
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[2] ,
    \reg_out_i_reg[0]_0 ,
    \reg_out_i_reg[4]_0 ,
    rd_clk);
  output [3:0]D;
  output [4:0]Q;
  input [4:0]\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4] ;
  input ram_rd_en_i;
  input ram_empty_i;
  input rd_en;
  input [1:0]\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[2] ;
  input \reg_out_i_reg[0]_0 ;
  input [4:0]\reg_out_i_reg[4]_0 ;
  input rd_clk;

  wire [3:0]D;
  wire [4:0]Q;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[2]_i_2_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[4]_i_2_n_0 ;
  wire [1:0]\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[2] ;
  wire [4:0]\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4] ;
  wire ram_empty_i;
  wire ram_rd_en_i;
  wire rd_clk;
  wire rd_en;
  wire \reg_out_i_reg[0]_0 ;
  wire [4:0]\reg_out_i_reg[4]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT5 #(
    .INIT(32'h99696966)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[1]_i_1 
       (.I0(Q[1]),
        .I1(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4] [1]),
        .I2(Q[0]),
        .I3(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4] [0]),
        .I4(ram_rd_en_i),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT5 #(
    .INIT(32'h69996669)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[2]_i_1 
       (.I0(Q[2]),
        .I1(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4] [2]),
        .I2(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[2]_i_2_n_0 ),
        .I3(Q[1]),
        .I4(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4] [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hB2B2B2B2B2BBB2B2)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[2]_i_2 
       (.I0(Q[0]),
        .I1(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4] [0]),
        .I2(ram_empty_i),
        .I3(rd_en),
        .I4(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[2] [1]),
        .I5(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[2] [0]),
        .O(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h69996669)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_1 
       (.I0(Q[3]),
        .I1(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4] [3]),
        .I2(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0 ),
        .I3(Q[2]),
        .I4(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4] [2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT5 #(
    .INIT(32'h2B00FF2B)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2 
       (.I0(Q[0]),
        .I1(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4] [0]),
        .I2(ram_rd_en_i),
        .I3(Q[1]),
        .I4(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4] [1]),
        .O(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h718E8E71)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[4]_i_1 
       (.I0(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[4]_i_2_n_0 ),
        .I1(Q[3]),
        .I2(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4] [3]),
        .I3(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4] [4]),
        .I4(Q[4]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT5 #(
    .INIT(32'h8E00FF8E)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[4]_i_2 
       (.I0(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[2]_i_2_n_0 ),
        .I1(Q[1]),
        .I2(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4] [1]),
        .I3(Q[2]),
        .I4(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4] [2]),
        .O(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[4]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\reg_out_i_reg[4]_0 [0]),
        .Q(Q[0]),
        .R(\reg_out_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\reg_out_i_reg[4]_0 [1]),
        .Q(Q[1]),
        .R(\reg_out_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\reg_out_i_reg[4]_0 [2]),
        .Q(Q[2]),
        .R(\reg_out_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\reg_out_i_reg[4]_0 [3]),
        .Q(Q[3]),
        .R(\reg_out_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\reg_out_i_reg[4]_0 [4]),
        .Q(Q[4]),
        .R(\reg_out_i_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_vec" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0
   (Q,
    wrst_busy,
    D,
    wr_clk);
  output [5:0]Q;
  input wrst_busy;
  input [5:0]D;
  input wr_clk;

  wire [5:0]D;
  wire [5:0]Q;
  wire wr_clk;
  wire wrst_busy;

  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(Q[5]),
        .R(wrst_busy));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_vec" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_8
   (DI,
    Q,
    S,
    \grdc.rd_data_count_i_reg[5] ,
    \grdc.rd_data_count_i_reg[5]_0 ,
    \reg_out_i_reg[5]_0 ,
    D,
    rd_clk);
  output [2:0]DI;
  output [4:0]Q;
  output [0:0]S;
  input [0:0]\grdc.rd_data_count_i_reg[5] ;
  input [4:0]\grdc.rd_data_count_i_reg[5]_0 ;
  input \reg_out_i_reg[5]_0 ;
  input [5:0]D;
  input rd_clk;

  wire [5:0]D;
  wire [2:0]DI;
  wire [4:0]Q;
  wire [0:0]S;
  wire [0:0]\grdc.rd_data_count_i_reg[5] ;
  wire [4:0]\grdc.rd_data_count_i_reg[5]_0 ;
  wire rd_clk;
  wire \reg_out_i_reg[5]_0 ;
  wire \reg_out_i_reg_n_0_[5] ;

  LUT2 #(
    .INIT(4'h2)) 
    \grdc.rd_data_count_i[5]_i_3 
       (.I0(Q[3]),
        .I1(\grdc.rd_data_count_i_reg[5]_0 [2]),
        .O(DI[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \grdc.rd_data_count_i[5]_i_4 
       (.I0(Q[2]),
        .I1(\grdc.rd_data_count_i_reg[5]_0 [1]),
        .O(DI[1]));
  LUT3 #(
    .INIT(8'h8E)) 
    \grdc.rd_data_count_i[5]_i_5 
       (.I0(Q[1]),
        .I1(\grdc.rd_data_count_i_reg[5] ),
        .I2(\grdc.rd_data_count_i_reg[5]_0 [0]),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'hD22D)) 
    \grdc.rd_data_count_i[5]_i_8 
       (.I0(Q[4]),
        .I1(\grdc.rd_data_count_i_reg[5]_0 [3]),
        .I2(\grdc.rd_data_count_i_reg[5]_0 [4]),
        .I3(\reg_out_i_reg_n_0_[5] ),
        .O(S));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(\reg_out_i_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(\reg_out_i_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(\reg_out_i_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(\reg_out_i_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(\reg_out_i_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[5] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(\reg_out_i_reg_n_0_[5] ),
        .R(\reg_out_i_reg[5]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst
   (\gen_rst_ic.fifo_rd_rst_ic_reg_0 ,
    wrst_busy,
    overflow_i0,
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ,
    wr_rst_busy,
    SR,
    underflow_i0,
    \gen_pf_ic_rc.ram_empty_i_reg ,
    rd_clk,
    wr_clk,
    rst,
    \gof.overflow_i_reg ,
    rst_d1,
    wr_en,
    Q,
    \guf.underflow_i_reg ,
    rd_en,
    ram_empty_i);
  output \gen_rst_ic.fifo_rd_rst_ic_reg_0 ;
  output wrst_busy;
  output overflow_i0;
  output \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ;
  output wr_rst_busy;
  output [0:0]SR;
  output underflow_i0;
  output [0:0]\gen_pf_ic_rc.ram_empty_i_reg ;
  input rd_clk;
  input wr_clk;
  input rst;
  input \gof.overflow_i_reg ;
  input rst_d1;
  input wr_en;
  input [1:0]Q;
  input \guf.underflow_i_reg ;
  input rd_en;
  input ram_empty_i;

  wire \/i__n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_3_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4] ;
  wire [1:0]Q;
  wire [0:0]SR;
  wire \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ;
  wire [0:0]\gen_pf_ic_rc.ram_empty_i_reg ;
  wire [1:0]\gen_rst_ic.curr_rrst_state ;
  wire \gen_rst_ic.fifo_rd_rst_i ;
  wire \gen_rst_ic.fifo_rd_rst_ic_reg_0 ;
  wire \gen_rst_ic.fifo_rd_rst_wr_i ;
  wire \gen_rst_ic.fifo_wr_rst_ic ;
  wire \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0 ;
  wire \gen_rst_ic.fifo_wr_rst_ic_i_2_n_0 ;
  wire \gen_rst_ic.fifo_wr_rst_rd ;
  wire [1:0]\gen_rst_ic.next_rrst_state ;
  wire \gen_rst_ic.rst_seq_reentered_i_1_n_0 ;
  wire \gen_rst_ic.rst_seq_reentered_reg_n_0 ;
  wire \gen_rst_ic.wr_rst_busy_ic_i_1_n_0 ;
  wire \gen_rst_ic.wr_rst_busy_ic_i_2_n_0 ;
  wire \gof.overflow_i_reg ;
  wire \guf.underflow_i_reg ;
  wire overflow_i0;
  wire p_0_in;
  wire \power_on_rst_reg_n_0_[0] ;
  wire ram_empty_i;
  wire rd_clk;
  wire rd_en;
  wire rst;
  wire rst_d1;
  wire underflow_i0;
  wire wr_clk;
  wire wr_en;
  wire wr_rst_busy;
  wire wrst_busy;

  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT5 #(
    .INIT(32'h00010116)) 
    \/i_ 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I3(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4] ),
        .O(\/i__n_0 ));
  LUT6 #(
    .INIT(64'h555555555555FFD5)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1 
       (.I0(\/i__n_0 ),
        .I1(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I3(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I4(p_0_in),
        .I5(rst),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF800F800FF00F800)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0 ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_3_n_0 ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4] ),
        .I3(\/i__n_0 ),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I5(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2 
       (.I0(p_0_in),
        .I1(rst),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_3 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I3(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h1000100010000000)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1 
       (.I0(p_0_in),
        .I1(rst),
        .I2(\/i__n_0 ),
        .I3(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I5(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1 
       (.I0(\/i__n_0 ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I2(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .I3(rst),
        .I4(p_0_in),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 
       (.I0(\/i__n_0 ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I2(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .I3(rst),
        .I4(p_0_in),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \FSM_sequential_gen_rst_ic.curr_rrst_state[1]_i_1 
       (.I0(\gen_rst_ic.curr_rrst_state [0]),
        .I1(\gen_rst_ic.curr_rrst_state [1]),
        .O(\gen_rst_ic.next_rrst_state [1]));
  (* FSM_ENCODED_STATES = "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.next_rrst_state [0]),
        .Q(\gen_rst_ic.curr_rrst_state [0]),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.next_rrst_state [1]),
        .Q(\gen_rst_ic.curr_rrst_state [1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \__0/i_ 
       (.I0(\gen_rst_ic.fifo_wr_rst_rd ),
        .I1(\gen_rst_ic.curr_rrst_state [1]),
        .I2(\gen_rst_ic.curr_rrst_state [0]),
        .O(\gen_rst_ic.next_rrst_state [0]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'hFF02)) 
    \count_value_i[1]_i_1__4 
       (.I0(ram_empty_i),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\gen_rst_ic.fifo_rd_rst_ic_reg_0 ),
        .O(\gen_pf_ic_rc.ram_empty_i_reg ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \count_value_i[4]_i_2 
       (.I0(\gof.overflow_i_reg ),
        .I1(wrst_busy),
        .I2(rst_d1),
        .I3(wr_en),
        .O(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'h3E)) 
    \gen_rst_ic.fifo_rd_rst_ic_i_1 
       (.I0(\gen_rst_ic.fifo_wr_rst_rd ),
        .I1(\gen_rst_ic.curr_rrst_state [1]),
        .I2(\gen_rst_ic.curr_rrst_state [0]),
        .O(\gen_rst_ic.fifo_rd_rst_i ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.fifo_rd_rst_ic_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.fifo_rd_rst_i ),
        .Q(\gen_rst_ic.fifo_rd_rst_ic_reg_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFEEEFFFFFEEE0000)) 
    \gen_rst_ic.fifo_wr_rst_ic_i_1 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4] ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I3(\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0 ),
        .I4(\gen_rst_ic.fifo_wr_rst_ic_i_2_n_0 ),
        .I5(\gen_rst_ic.fifo_wr_rst_ic ),
        .O(\gen_rst_ic.fifo_wr_rst_ic_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT5 #(
    .INIT(32'h00010116)) 
    \gen_rst_ic.fifo_wr_rst_ic_i_2 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4] ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I3(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .O(\gen_rst_ic.fifo_wr_rst_ic_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.fifo_wr_rst_ic_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.fifo_wr_rst_ic_i_1_n_0 ),
        .Q(\gen_rst_ic.fifo_wr_rst_ic ),
        .R(1'b0));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "4" *) 
  (* INIT = "0" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst \gen_rst_ic.rrst_wr_inst 
       (.dest_clk(wr_clk),
        .dest_rst(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .src_rst(\gen_rst_ic.fifo_rd_rst_ic_reg_0 ));
  LUT5 #(
    .INIT(32'h000000AE)) 
    \gen_rst_ic.rst_seq_reentered_i_1 
       (.I0(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4] ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_3_n_0 ),
        .I3(rst),
        .I4(p_0_in),
        .O(\gen_rst_ic.rst_seq_reentered_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.rst_seq_reentered_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.rst_seq_reentered_i_1_n_0 ),
        .Q(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFEFFF0000EF00)) 
    \gen_rst_ic.wr_rst_busy_ic_i_1 
       (.I0(rst),
        .I1(p_0_in),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I3(\gen_rst_ic.wr_rst_busy_ic_i_2_n_0 ),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4] ),
        .I5(wrst_busy),
        .O(\gen_rst_ic.wr_rst_busy_ic_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'h0116)) 
    \gen_rst_ic.wr_rst_busy_ic_i_2 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I3(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .O(\gen_rst_ic.wr_rst_busy_ic_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.wr_rst_busy_ic_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.wr_rst_busy_ic_i_1_n_0 ),
        .Q(wrst_busy),
        .R(1'b0));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "4" *) 
  (* INIT = "0" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__2 \gen_rst_ic.wrst_rd_inst 
       (.dest_clk(rd_clk),
        .dest_rst(\gen_rst_ic.fifo_wr_rst_rd ),
        .src_rst(\gen_rst_ic.fifo_wr_rst_ic ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'hFE00)) 
    \gof.overflow_i_i_1 
       (.I0(\gof.overflow_i_reg ),
        .I1(wrst_busy),
        .I2(rst_d1),
        .I3(wr_en),
        .O(overflow_i0));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hF1)) 
    \grdc.rd_data_count_i[5]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\gen_rst_ic.fifo_rd_rst_ic_reg_0 ),
        .O(SR));
  LUT3 #(
    .INIT(8'hE0)) 
    \guf.underflow_i_i_1 
       (.I0(\gen_rst_ic.fifo_rd_rst_ic_reg_0 ),
        .I1(\guf.underflow_i_reg ),
        .I2(rd_en),
        .O(underflow_i0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\power_on_rst_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\power_on_rst_reg_n_0_[0] ),
        .Q(p_0_in),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    wr_rst_busy_INST_0
       (.I0(wrst_busy),
        .I1(rst_d1),
        .O(wr_rst_busy));
endmodule

(* ADDR_WIDTH_A = "5" *) (* ADDR_WIDTH_B = "5" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "3" *) (* BYTE_WRITE_WIDTH_B = "3" *) (* CASCADE_HEIGHT = "0" *) 
(* CLOCKING_MODE = "1" *) (* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) 
(* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) 
(* MEMORY_PRIMITIVE = "1" *) (* MEMORY_SIZE = "96" *) (* MEMORY_TYPE = "1" *) 
(* MESSAGE_CONTROL = "0" *) (* NUM_CHAR_LOC = "0" *) (* P_ECC_MODE = "no_ecc" *) 
(* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) (* P_MAX_DEPTH_DATA = "32" *) 
(* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "distributed" *) (* P_MIN_WIDTH_DATA = "3" *) 
(* P_MIN_WIDTH_DATA_A = "3" *) (* P_MIN_WIDTH_DATA_B = "3" *) (* P_MIN_WIDTH_DATA_ECC = "3" *) 
(* P_MIN_WIDTH_DATA_LDW = "3" *) (* P_MIN_WIDTH_DATA_SHFT = "5" *) (* P_NUM_COLS_WRITE_A = "1" *) 
(* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) (* P_NUM_ROWS_READ_B = "1" *) 
(* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) (* P_SDP_WRITE_MODE = "yes" *) 
(* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "5" *) (* P_WIDTH_ADDR_READ_B = "5" *) 
(* P_WIDTH_ADDR_WRITE_A = "5" *) (* P_WIDTH_ADDR_WRITE_B = "5" *) (* P_WIDTH_COL_WRITE_A = "3" *) 
(* P_WIDTH_COL_WRITE_B = "3" *) (* READ_DATA_WIDTH_A = "3" *) (* READ_DATA_WIDTH_B = "3" *) 
(* READ_LATENCY_A = "2" *) (* READ_LATENCY_B = "2" *) (* READ_RESET_VALUE_A = "0" *) 
(* READ_RESET_VALUE_B = "0" *) (* RST_MODE_A = "SYNC" *) (* RST_MODE_B = "SYNC" *) 
(* SIM_ASSERT_CHK = "0" *) (* USE_EMBEDDED_CONSTRAINT = "1" *) (* USE_MEM_INIT = "0" *) 
(* VERSION = "0" *) (* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH_A = "3" *) 
(* WRITE_DATA_WIDTH_B = "3" *) (* WRITE_MODE_A = "2" *) (* WRITE_MODE_B = "1" *) 
(* XPM_MODULE = "TRUE" *) (* rsta_loop_iter = "4" *) (* rstb_loop_iter = "4" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [4:0]addra;
  input [2:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [2:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [4:0]addrb;
  input [2:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [2:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [4:0]addra;
  wire [4:0]addrb;
  wire clka;
  wire clkb;
  wire [2:0]dina;
  wire [2:0]doutb;
  wire ena;
  wire enb;
  wire [2:0]\gen_rd_b.doutb_reg ;
  wire [2:0]\gen_rd_b.doutb_reg0 ;
  wire regceb;
  wire rstb;
  wire sleep;
  wire [1:1]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_0_2_DOB_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_0_2_DOC_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_0_2_DOD_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_0_2_DOE_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_0_2_DOF_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_0_2_DOG_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_0_2_DOH_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign douta[2] = \<const0> ;
  assign douta[1] = \<const0> ;
  assign douta[0] = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[0] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [0]),
        .Q(\gen_rd_b.doutb_reg [0]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[1] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [1]),
        .Q(\gen_rd_b.doutb_reg [1]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[2] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [2]),
        .Q(\gen_rd_b.doutb_reg [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [0]),
        .Q(doutb[0]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [1]),
        .Q(doutb[1]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [2]),
        .Q(doutb[2]),
        .R(rstb));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "96" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* dram_emb_xdc = "yes" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM32M16 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_31_0_2 
       (.ADDRA(addrb),
        .ADDRB(addrb),
        .ADDRC(addrb),
        .ADDRD(addrb),
        .ADDRE(addrb),
        .ADDRF(addrb),
        .ADDRG(addrb),
        .ADDRH(addra),
        .DIA(dina[1:0]),
        .DIB({1'b0,dina[2]}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DIE({1'b0,1'b0}),
        .DIF({1'b0,1'b0}),
        .DIG({1'b0,1'b0}),
        .DIH({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [1:0]),
        .DOB({\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_0_2_DOB_UNCONNECTED [1],\gen_rd_b.doutb_reg0 [2]}),
        .DOC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_0_2_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_0_2_DOD_UNCONNECTED [1:0]),
        .DOE(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_0_2_DOE_UNCONNECTED [1:0]),
        .DOF(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_0_2_DOF_UNCONNECTED [1:0]),
        .DOG(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_0_2_DOG_UNCONNECTED [1:0]),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_0_2_DOH_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(ena));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
