<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
<title>LPC1700CMSIS Standard Peripheral Firmware Library Manual: C:/nxpdrv/LPC1700CMSIS/Drivers/include/lpc17xx_spi.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css">
<link href="doxygen.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.5.9 -->
<script type="text/javascript">
<!--
function changeDisplayState (e){
  var num=this.id.replace(/[^[0-9]/g,'');
  var button=this.firstChild;
  var sectionDiv=document.getElementById('dynsection'+num);
  if (sectionDiv.style.display=='none'||sectionDiv.style.display==''){
    sectionDiv.style.display='block';
    button.src='open.gif';
  }else{
    sectionDiv.style.display='none';
    button.src='closed.gif';
  }
}
function initDynSections(){
  var divs=document.getElementsByTagName('div');
  var sectionCounter=1;
  for(var i=0;i<divs.length-1;i++){
    if(divs[i].className=='dynheader'&&divs[i+1].className=='dynsection'){
      var header=divs[i];
      var section=divs[i+1];
      var button=header.firstChild;
      if (button!='IMG'){
        divs[i].insertBefore(document.createTextNode(' '),divs[i].firstChild);
        button=document.createElement('img');
        divs[i].insertBefore(button,divs[i].firstChild);
      }
      header.style.cursor='pointer';
      header.onclick=changeDisplayState;
      header.id='dynheader'+sectionCounter;
      button.src='closed.gif';
      section.id='dynsection'+sectionCounter;
      section.style.display='none';
      section.style.marginLeft='14px';
      sectionCounter++;
    }
  }
}
window.onload = initDynSections;
-->
</script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>C:/nxpdrv/LPC1700CMSIS/Drivers/include/lpc17xx_spi.h File Reference</h1>Contains all macro definitions and function prototypes support for SPI firmware library on LPC17xx.  
<a href="#_details">More...</a>
<p>
<code>#include &quot;<a class="el" href="_l_p_c17xx_8h_source.html">LPC17xx.h</a>&quot;</code><br>
<code>#include &quot;<a class="el" href="lpc__types_8h_source.html">lpc_types.h</a>&quot;</code><br>

<p>
<a href="lpc17xx__spi_8h_source.html">Go to the source code of this file.</a><table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Data Structures</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___c_f_g___type.html">SPI_CFG_Type</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SPI configuration structure.  <a href="struct_s_p_i___c_f_g___type.html#_details">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___d_a_t_a___s_e_t_u_p___type.html">SPI_DATA_SETUP_Type</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SPI Data configuration structure definitions.  <a href="struct_s_p_i___d_a_t_a___s_e_t_u_p___type.html#_details">More...</a><br></td></tr>
<tr><td colspan="2"><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___public___macros.html#gb7c5fc382a31cde4a337edc1f71da83b">SPI_CPHA_FIRST</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___public___macros.html#gab7e4e7320cf5ce4bbd3c8ac57441626">SPI_CPHA_SECOND</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;3))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___public___macros.html#gcceaa0635df4917c6300093ed8d85ee4">SPI_CPOL_HI</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___public___macros.html#gb0c3271176577b5c2a46836d5fc048fd">SPI_CPOL_LO</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;4))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___public___macros.html#g6937829c8e8c6b3907faed0da21faa6c">SPI_SLAVE_MODE</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___public___macros.html#gcaf98f1876f8d084f0136bf7e8c2f8d4">SPI_MASTER_MODE</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;5))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___public___macros.html#ga86b44b85ddf5f62645839fa4871d93f">SPI_DATA_MSB_FIRST</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___public___macros.html#g6c3a8b21321ff010d6d392adfc01fe62">SPI_DATA_LSB_FIRST</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;6))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___public___macros.html#g5897125c1aaf822b7d3a0e79baa564d2">SPI_DATABIT_16</a>&nbsp;&nbsp;&nbsp;SPI_SPCR_BITS(0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___public___macros.html#gdc25db268d711c7ad851bd13fde9e514">SPI_DATABIT_8</a>&nbsp;&nbsp;&nbsp;SPI_SPCR_BITS(0x08)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___public___macros.html#g4f71f34d3949f5e94ebdc0e9b2e98c4f">SPI_DATABIT_9</a>&nbsp;&nbsp;&nbsp;SPI_SPCR_BITS(0x09)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___public___macros.html#g22756cc85a8e6acd1c371597a3a4c3fb">SPI_DATABIT_10</a>&nbsp;&nbsp;&nbsp;SPI_SPCR_BITS(0x0A)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___public___macros.html#ga0560044d9cafd3409bd9e3e372ba852">SPI_DATABIT_11</a>&nbsp;&nbsp;&nbsp;SPI_SPCR_BITS(0x0B)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___public___macros.html#g05009142ffa27219493502e7a08ea496">SPI_DATABIT_12</a>&nbsp;&nbsp;&nbsp;SPI_SPCR_BITS(0x0C)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___public___macros.html#g57142bbf92868da0e0765f191b106300">SPI_DATABIT_13</a>&nbsp;&nbsp;&nbsp;SPI_SPCR_BITS(0x0D)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___public___macros.html#g6aa449c32fa6f102955b7d09241df9eb">SPI_DATABIT_14</a>&nbsp;&nbsp;&nbsp;SPI_SPCR_BITS(0x0E)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___public___macros.html#gf10914e97aeeda113d8e7947cf6b942e">SPI_DATABIT_15</a>&nbsp;&nbsp;&nbsp;SPI_SPCR_BITS(0x0F)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___public___macros.html#g7fb828bf42ed32e88b587b78a12040bd">SPI_STAT_ABRT</a>&nbsp;&nbsp;&nbsp;SPI_SPSR_ABRT</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___public___macros.html#g536d32411d5dcb91f35a32ea3d07ea5e">SPI_STAT_MODF</a>&nbsp;&nbsp;&nbsp;SPI_SPSR_MODF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___public___macros.html#g020c10819d496aceb4f09d8a000a9691">SPI_STAT_ROVR</a>&nbsp;&nbsp;&nbsp;SPI_SPSR_ROVR</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___public___macros.html#g90462f910bfc8a146d0de70c71f09631">SPI_STAT_WCOL</a>&nbsp;&nbsp;&nbsp;SPI_SPSR_WCOL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___public___macros.html#gaed3beefd4f8b8f269a64663f9802658">SPI_STAT_SPIF</a>&nbsp;&nbsp;&nbsp;SPI_SPSR_SPIF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___public___macros.html#g6e79dcd7d55f6a5c9fb017d65af9ee52">SPI_STAT_DONE</a>&nbsp;&nbsp;&nbsp;(1UL&lt;&lt;8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___public___macros.html#g75515abf1b0f7e225d23d16031eebe72">SPI_STAT_ERROR</a>&nbsp;&nbsp;&nbsp;(1UL&lt;&lt;9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#ge11f0ce596a73c17521fd9d4225bf86d">SPI_SPCR_BIT_EN</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;2))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#gb5e1502a745213e5bcad2d51136d2d3d">SPI_SPCR_CPHA_SECOND</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;3))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#gc75e5be8d424c68ffa2131d382e5fc78">SPI_SPCR_CPOL_LOW</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;4))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#gd897a2f6e6f583df0c0c9d849e600104">SPI_SPCR_MSTR</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;5))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#g30eac24047f9937f3e14e40aaabdf452">SPI_SPCR_LSBF</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;6))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#gd6a5a37bcd722f3e3f9c8b719835f54b">SPI_SPCR_SPIE</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;7))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#g24fe6db67d8121019a10f9bebfc057db">SPI_SPCR_BITS</a>(n)&nbsp;&nbsp;&nbsp;((n==0) ? ((uint32_t)0) : ((uint32_t)((n&amp;0x0F)&lt;&lt;8)))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#gf740382276307c20c53670919e0a1442">SPI_SPCR_BITMASK</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0xFFC))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#gaf7712834ac27a14993051970e9efddf">SPI_SPSR_ABRT</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;3))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#g96d682cc12df75a8993c4bc5af6313a2">SPI_SPSR_MODF</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;4))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#gf1751e5dd5a9ac89397a957d90f3e911">SPI_SPSR_ROVR</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;5))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#g46ba3f4e139f22860081b48f8d19c91e">SPI_SPSR_WCOL</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;6))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#gd42ab0064435d5362a0fb61cfde34780">SPI_SPSR_SPIF</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;7))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#g39bc3aec49ee674a8b0ef281c03ca395">SPI_SPSR_BITMASK</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0xF8))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#g93c8aac945eab836a332ed8a9575c0a5">SPI_SPDR_LO_MASK</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0xFF))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#gd1d95ddc30067dbe7e74550ab7f65257">SPI_SPDR_HI_MASK</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0xFF00))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#g45c6752c75a77a977d9bfaa34fe0e860">SPI_SPDR_BITMASK</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0xFFFF))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#gfba4aac7856191a72742ef400e824f78">SPI_SPCCR_COUNTER</a>(n)&nbsp;&nbsp;&nbsp;((uint32_t)(n&amp;0xFF))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#g2047f31dfc80c12c97b7bbe131fb9a9f">SPI_SPCCR_BITMASK</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0xFF))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#g6f02d13c4ee894783260885bf54521ec">SPI_SPTCR_TEST_MASK</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0xFE))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#gb6d2f457e42b28dafa60527e66cfa868">SPI_SPTCR_BITMASK</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0xFE))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#ga6ce77ab27a3cfea533c38381c68dfc5">SPI_SPTSR_ABRT</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;3))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#g8d673cfa305f5f811f2c0dbb98532a44">SPI_SPTSR_MODF</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;4))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#gcb042b3e4aace8d208fdf39a83a7077e">SPI_SPTSR_ROVR</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;5))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#g935f52864bfe86b53e04c89ed095a451">SPI_SPTSR_WCOL</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;6))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#g392be5862f9189f6d6a39f2af8ae3db0">SPI_SPTSR_SPIF</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;7))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#gf959c2746aff54b374dae105026b8b99">SPI_SPTSR_MASKBIT</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0xF8))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#g693ef3111a4fa25c360b5f597958de9b">SPI_SPINT_INTFLAG</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;0))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#gd58f195527f4c00f4285ab50d874c672">SPI_SPINT_BITMASK</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0x01))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#g26186e7c4449feb05206069084f36298">PARAM_SPIx</a>(n)&nbsp;&nbsp;&nbsp;(((uint32_t *)n)==((uint32_t *)LPC_SPI))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#g09bf8576a8b0302efbaed9ed35c614de">PARAM_SPI_CPHA</a>(n)&nbsp;&nbsp;&nbsp;((n==SPI_CPHA_FIRST) || (n==SPI_CPHA_SECOND))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#g6caa453876813e08a7df365c16f12584">PARAM_SPI_CPOL</a>(n)&nbsp;&nbsp;&nbsp;((n==SPI_CPOL_HI) || (n==SPI_CPOL_LO))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#g74bf8831dbd3b8a481638aab90d8e157">PARAM_SPI_MODE</a>(n)&nbsp;&nbsp;&nbsp;((n==SPI_SLAVE_MODE) || (n==SPI_MASTER_MODE))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#g77847e3a0b720568c6f867b68ee028d8">PARAM_SPI_DATA_ORDER</a>(n)&nbsp;&nbsp;&nbsp;((n==SPI_DATA_MSB_FIRST) || (n==SPI_DATA_LSB_FIRST))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#g191e0a974e971ed4d5bf4d57102bb2e2">PARAM_SPI_DATABIT</a>(n)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#g9490082e52bb96b4f88a6139267d3ec9">PARAM_SPI_STAT</a>(n)</td></tr>

<tr><td colspan="2"><br><h2>Enumerations</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___public___types.html#g0003ce5a6b4371e13d99dcce3fcada70">SPI_TRANSFER_Type</a> { <a class="el" href="group___s_p_i___public___types.html#gg0003ce5a6b4371e13d99dcce3fcada704a0b5546343ee5eb0389f91936e3a223">SPI_TRANSFER_POLLING</a> =  0, 
<a class="el" href="group___s_p_i___public___types.html#gg0003ce5a6b4371e13d99dcce3fcada70c985805b966252076cbc82d4768545fd">SPI_TRANSFER_INTERRUPT</a>
 }</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SPI Transfer Type definitions.  <a href="group___s_p_i___public___types.html#g0003ce5a6b4371e13d99dcce3fcada70">More...</a><br></td></tr>
<tr><td colspan="2"><br><h2>Functions</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___public___functions.html#gcc525d0fb68783cb8f1f6e4a8aafb802">SPI_Init</a> (<a class="el" href="struct_l_p_c___s_p_i___type_def.html">LPC_SPI_TypeDef</a> *SPIx, <a class="el" href="struct_s_p_i___c_f_g___type.html">SPI_CFG_Type</a> *<a class="el" href="group___s_p_i__slave.html#g72a3cd9e19813b44f66d4a3207494faf">SPI_ConfigStruct</a>)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Initializes the SPIx peripheral according to the specified parameters in the UART_ConfigStruct.  <a href="group___s_p_i___public___functions.html#gcc525d0fb68783cb8f1f6e4a8aafb802"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___public___functions.html#gd69565a7837b400d57b41f1c915a0ffd">SPI_DeInit</a> (<a class="el" href="struct_l_p_c___s_p_i___type_def.html">LPC_SPI_TypeDef</a> *SPIx)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">De-initializes the SPIx peripheral registers to their default reset values.  <a href="group___s_p_i___public___functions.html#gd69565a7837b400d57b41f1c915a0ffd"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___public___functions.html#g037916fc546ae3e40e7599e4709be5e6">SPI_SetClock</a> (<a class="el" href="struct_l_p_c___s_p_i___type_def.html">LPC_SPI_TypeDef</a> *SPIx, uint32_t target_clock)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Setup clock rate for SPI device.  <a href="group___s_p_i___public___functions.html#g037916fc546ae3e40e7599e4709be5e6"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___public___functions.html#g647f575ab1548b4923c2fb81b727a3b1">SPI_ConfigStructInit</a> (<a class="el" href="struct_s_p_i___c_f_g___type.html">SPI_CFG_Type</a> *SPI_InitStruct)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Fills each SPI_InitStruct member with its default value:<ul>
<li>CPHA = SPI_CPHA_FIRST</li><li>CPOL = SPI_CPOL_HI</li><li>ClockRate = 1000000</li><li>DataOrder = SPI_DATA_MSB_FIRST</li><li>Databit = SPI_DATABIT_8</li><li>Mode = SPI_MASTER_MODE. </li></ul>
 <a href="group___s_p_i___public___functions.html#g647f575ab1548b4923c2fb81b727a3b1"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___public___functions.html#g4efab5e28246cb68960446331bbb26a5">SPI_SendData</a> (<a class="el" href="struct_l_p_c___s_p_i___type_def.html">LPC_SPI_TypeDef</a> *SPIx, uint16_t Data)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit a single data through SPIx peripheral.  <a href="group___s_p_i___public___functions.html#g4efab5e28246cb68960446331bbb26a5"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">uint16_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___public___functions.html#gf9dadfe803c47babc11f6d36fd641ca8">SPI_ReceiveData</a> (<a class="el" href="struct_l_p_c___s_p_i___type_def.html">LPC_SPI_TypeDef</a> *SPIx)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive a single data from SPIx peripheral.  <a href="group___s_p_i___public___functions.html#gf9dadfe803c47babc11f6d36fd641ca8"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___public___functions.html#g2f278961f5f8a66beea7a0c1c29b1ef2">SPI_ReadWrite</a> (<a class="el" href="struct_l_p_c___s_p_i___type_def.html">LPC_SPI_TypeDef</a> *SPIx, <a class="el" href="struct_s_p_i___d_a_t_a___s_e_t_u_p___type.html">SPI_DATA_SETUP_Type</a> *dataCfg, <a class="el" href="group___s_p_i___public___types.html#g0003ce5a6b4371e13d99dcce3fcada70">SPI_TRANSFER_Type</a> xfType)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SPI Read write data function.  <a href="group___s_p_i___public___functions.html#g2f278961f5f8a66beea7a0c1c29b1ef2"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___public___functions.html#g8d66b5c9ab5f165f022b4ff05befc3e6">SPI_IntCmd</a> (<a class="el" href="struct_l_p_c___s_p_i___type_def.html">LPC_SPI_TypeDef</a> *SPIx, <a class="el" href="group___l_p_c___types___public___types.html#gc9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enable or disable SPIx interrupt.  <a href="group___s_p_i___public___functions.html#g8d66b5c9ab5f165f022b4ff05befc3e6"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="group___l_p_c___types___public___types.html#gb7d263072f745b4f3913fb0afc434c4e">IntStatus</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___public___functions.html#gf4be2385961757e16c7e039b20eda073">SPI_GetIntStatus</a> (<a class="el" href="struct_l_p_c___s_p_i___type_def.html">LPC_SPI_TypeDef</a> *SPIx)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Checks whether the SPI interrupt flag is set or not.  <a href="group___s_p_i___public___functions.html#gf4be2385961757e16c7e039b20eda073"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___public___functions.html#gae94eea146da94e4fe484ef2eb5b0658">SPI_ClearIntPending</a> (<a class="el" href="struct_l_p_c___s_p_i___type_def.html">LPC_SPI_TypeDef</a> *SPIx)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clear SPI interrupt flag.  <a href="group___s_p_i___public___functions.html#gae94eea146da94e4fe484ef2eb5b0658"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___public___functions.html#g01cdc5a3a87f60639723f52637dfa472">SPI_GetDataSize</a> (<a class="el" href="struct_l_p_c___s_p_i___type_def.html">LPC_SPI_TypeDef</a> *SPIx)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Get data bit size per transfer.  <a href="group___s_p_i___public___functions.html#g01cdc5a3a87f60639723f52637dfa472"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___public___functions.html#g924eaa5c17f8b81218ab208a56558dd1">SPI_GetStatus</a> (<a class="el" href="struct_l_p_c___s_p_i___type_def.html">LPC_SPI_TypeDef</a> *SPIx)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Get current value of SPI Status register in SPIx peripheral.  <a href="group___s_p_i___public___functions.html#g924eaa5c17f8b81218ab208a56558dd1"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="group___l_p_c___types___public___types.html#g89136caac2e14c55151f527ac02daaff">FlagStatus</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___public___functions.html#gbed2db451c0bdd0f8fa784fd3d101d33">SPI_CheckStatus</a> (uint32_t inputSPIStatus, uint8_t SPIStatus)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Checks whether the specified SPI Status flag is set or not via inputSPIStatus parameter.  <a href="group___s_p_i___public___functions.html#gbed2db451c0bdd0f8fa784fd3d101d33"></a><br></td></tr>
</table>
<hr><h2>Detailed Description</h2>
Contains all macro definitions and function prototypes support for SPI firmware library on LPC17xx. 
<p>
<dl class="version" compact><dt><b>Version:</b></dt><dd>2.0 </dd></dl>
<dl class="date" compact><dt><b>Date:</b></dt><dd>21. May. 2010 </dd></dl>
<dl class="author" compact><dt><b>Author:</b></dt><dd>NXP MCU SW Application Team</dd></dl>
Copyright(C) 2010, NXP Semiconductor All rights reserved.<p>
Software that is described herein is for illustrative purposes only which provides customers with programming information regarding the products. This software is supplied "AS IS" without any warranties. NXP Semiconductors assumes no responsibility or liability for the use of the software, conveys no license or title under any patent, copyright, or mask work right to the product. NXP Semiconductors reserves the right to make changes in the software without notification. NXP Semiconductors also make no representation or warranty that such application will be suitable for the specified use without further testing or modification. 
<p>Definition in file <a class="el" href="lpc17xx__spi_8h_source.html">lpc17xx_spi.h</a>.</p>
</div>
<hr size="1"><address style="text-align: right;"><small>Generated on Tue Jun 7 14:59:07 2011 for LPC1700CMSIS Standard Peripheral Firmware Library Manual by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.5.9 </small></address>
</body>
</html>
