{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1553553333976 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1553553333976 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 26 00:35:33 2019 " "Processing started: Tue Mar 26 00:35:33 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1553553333976 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1553553333976 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1553553333976 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1553553334686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subcircuits.vhd 29 14 " "Found 29 design units, including 14 entities, in source file subcircuits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subcircuits " "Found design unit 1: subcircuits" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/subcircuits.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553553334997 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 GATE_AND-Structural " "Found design unit 2: GATE_AND-Structural" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/subcircuits.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553553334997 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 GATE_OR-Structural " "Found design unit 3: GATE_OR-Structural" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/subcircuits.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553553334997 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 GATE_GEQ-Structural " "Found design unit 4: GATE_GEQ-Structural" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/subcircuits.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553553334997 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 GATE_PR_NOT-Structural " "Found design unit 5: GATE_PR_NOT-Structural" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/subcircuits.vhd" 89 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553553334997 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 GATE_AND_2-Structural " "Found design unit 6: GATE_AND_2-Structural" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/subcircuits.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553553334997 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 GATE_OR_3-Structural " "Found design unit 7: GATE_OR_3-Structural" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/subcircuits.vhd" 130 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553553334997 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 GATE_XOR_3-Structural " "Found design unit 8: GATE_XOR_3-Structural" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/subcircuits.vhd" 143 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553553334997 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 GATE_NOT-Structural " "Found design unit 9: GATE_NOT-Structural" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/subcircuits.vhd" 155 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553553334997 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 GATE_NOT_16-Structural " "Found design unit 10: GATE_NOT_16-Structural" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/subcircuits.vhd" 168 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553553334997 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 FULLADDER-Structural " "Found design unit 11: FULLADDER-Structural" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/subcircuits.vhd" 180 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553553334997 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 FULLADDER_16-Structural " "Found design unit 12: FULLADDER_16-Structural" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/subcircuits.vhd" 204 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553553334997 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 SUBTRACTOR_16-Structural " "Found design unit 13: SUBTRACTOR_16-Structural" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/subcircuits.vhd" 238 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553553334997 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 COUNTER-Structural " "Found design unit 14: COUNTER-Structural" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/subcircuits.vhd" 261 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553553334997 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 REG-Structural " "Found design unit 15: REG-Structural" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/subcircuits.vhd" 285 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553553334997 ""} { "Info" "ISGN_ENTITY_NAME" "1 GATE_AND " "Found entity 1: GATE_AND" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/subcircuits.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553553334997 ""} { "Info" "ISGN_ENTITY_NAME" "2 GATE_OR " "Found entity 2: GATE_OR" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/subcircuits.vhd" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553553334997 ""} { "Info" "ISGN_ENTITY_NAME" "3 GATE_GEQ " "Found entity 3: GATE_GEQ" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/subcircuits.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553553334997 ""} { "Info" "ISGN_ENTITY_NAME" "4 GATE_PR_NOT " "Found entity 4: GATE_PR_NOT" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/subcircuits.vhd" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553553334997 ""} { "Info" "ISGN_ENTITY_NAME" "5 GATE_AND_2 " "Found entity 5: GATE_AND_2" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/subcircuits.vhd" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553553334997 ""} { "Info" "ISGN_ENTITY_NAME" "6 GATE_OR_3 " "Found entity 6: GATE_OR_3" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/subcircuits.vhd" 126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553553334997 ""} { "Info" "ISGN_ENTITY_NAME" "7 GATE_XOR_3 " "Found entity 7: GATE_XOR_3" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/subcircuits.vhd" 139 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553553334997 ""} { "Info" "ISGN_ENTITY_NAME" "8 GATE_NOT " "Found entity 8: GATE_NOT" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/subcircuits.vhd" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553553334997 ""} { "Info" "ISGN_ENTITY_NAME" "9 GATE_NOT_16 " "Found entity 9: GATE_NOT_16" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/subcircuits.vhd" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553553334997 ""} { "Info" "ISGN_ENTITY_NAME" "10 FULLADDER " "Found entity 10: FULLADDER" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/subcircuits.vhd" 176 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553553334997 ""} { "Info" "ISGN_ENTITY_NAME" "11 FULLADDER_16 " "Found entity 11: FULLADDER_16" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/subcircuits.vhd" 200 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553553334997 ""} { "Info" "ISGN_ENTITY_NAME" "12 SUBTRACTOR_16 " "Found entity 12: SUBTRACTOR_16" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/subcircuits.vhd" 234 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553553334997 ""} { "Info" "ISGN_ENTITY_NAME" "13 COUNTER " "Found entity 13: COUNTER" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/subcircuits.vhd" 257 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553553334997 ""} { "Info" "ISGN_ENTITY_NAME" "14 REG " "Found entity 14: REG" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/subcircuits.vhd" 281 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553553334997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553553334997 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ALU16.vhd " "Can't analyze file -- file ALU16.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1553553335001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 3 1 " "Found 3 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 X " "Found design unit 1: X" {  } { { "CPU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/CPU.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553553335003 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 CPU-Behavior " "Found design unit 2: CPU-Behavior" {  } { { "CPU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/CPU.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553553335003 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/CPU.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553553335003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553553335003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 3 1 " "Found 3 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU " "Found design unit 1: ALU" {  } { { "ALU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/ALU.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553553335005 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ALU16-Behavior " "Found design unit 2: ALU16-Behavior" {  } { { "ALU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/ALU.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553553335005 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU16 " "Found entity 1: ALU16" {  } { { "ALU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/ALU.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553553335005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553553335005 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1553553335030 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ADD_V CPU.vhd(34) " "Verilog HDL or VHDL warning at CPU.vhd(34): object \"ADD_V\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/CPU.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1553553335031 "|CPU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SUB_V CPU.vhd(35) " "Verilog HDL or VHDL warning at CPU.vhd(35): object \"SUB_V\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/CPU.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1553553335031 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADD_RES CPU.vhd(48) " "VHDL Process Statement warning at CPU.vhd(48): signal \"ADD_RES\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/CPU.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1553553335031 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADD_COUT CPU.vhd(49) " "VHDL Process Statement warning at CPU.vhd(49): signal \"ADD_COUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/CPU.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1553553335031 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SUB_RES CPU.vhd(51) " "VHDL Process Statement warning at CPU.vhd(51): signal \"SUB_RES\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/CPU.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1553553335031 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SUB_COUT CPU.vhd(52) " "VHDL Process Statement warning at CPU.vhd(52): signal \"SUB_COUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/CPU.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1553553335031 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AND_RES CPU.vhd(53) " "VHDL Process Statement warning at CPU.vhd(53): signal \"AND_RES\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/CPU.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1553553335031 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OR_RES CPU.vhd(54) " "VHDL Process Statement warning at CPU.vhd(54): signal \"OR_RES\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/CPU.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1553553335031 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "GEQ_RES CPU.vhd(55) " "VHDL Process Statement warning at CPU.vhd(55): signal \"GEQ_RES\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/CPU.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1553553335031 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NOT_RES CPU.vhd(56) " "VHDL Process Statement warning at CPU.vhd(56): signal \"NOT_RES\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/CPU.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1553553335031 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "COUT CPU.vhd(44) " "VHDL Process Statement warning at CPU.vhd(44): inferring latch(es) for signal or variable \"COUT\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/CPU.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1553553335031 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUT CPU.vhd(44) " "Inferred latch for \"COUT\" at CPU.vhd(44)" {  } { { "CPU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/CPU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553553335032 "|CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GATE_AND GATE_AND:INST_AND " "Elaborating entity \"GATE_AND\" for hierarchy \"GATE_AND:INST_AND\"" {  } { { "CPU.vhd" "INST_AND" { Text "D:/MGX/Projects/Architecture/CPU/CPU.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553553335033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GATE_OR GATE_OR:INST_OR " "Elaborating entity \"GATE_OR\" for hierarchy \"GATE_OR:INST_OR\"" {  } { { "CPU.vhd" "INST_OR" { Text "D:/MGX/Projects/Architecture/CPU/CPU.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553553335034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GATE_PR_NOT GATE_PR_NOT:INST_NOT " "Elaborating entity \"GATE_PR_NOT\" for hierarchy \"GATE_PR_NOT:INST_NOT\"" {  } { { "CPU.vhd" "INST_NOT" { Text "D:/MGX/Projects/Architecture/CPU/CPU.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553553335035 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TOUT subcircuits.vhd(105) " "VHDL Process Statement warning at subcircuits.vhd(105): signal \"TOUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/subcircuits.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1553553335036 "|CPU|GATE_PR_NOT:INST_NOT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GATE_GEQ GATE_GEQ:INST_GEQ " "Elaborating entity \"GATE_GEQ\" for hierarchy \"GATE_GEQ:INST_GEQ\"" {  } { { "CPU.vhd" "INST_GEQ" { Text "D:/MGX/Projects/Architecture/CPU/CPU.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553553335036 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TOUT subcircuits.vhd(77) " "VHDL Process Statement warning at subcircuits.vhd(77): signal \"TOUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/subcircuits.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1553553335037 "|CPU|GATE_GEQ:INST_GEQ"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FULLADDER_16 FULLADDER_16:INST_ADD " "Elaborating entity \"FULLADDER_16\" for hierarchy \"FULLADDER_16:INST_ADD\"" {  } { { "CPU.vhd" "INST_ADD" { Text "D:/MGX/Projects/Architecture/CPU/CPU.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553553335038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FULLADDER FULLADDER_16:INST_ADD\|FULLADDER:FA0 " "Elaborating entity \"FULLADDER\" for hierarchy \"FULLADDER_16:INST_ADD\|FULLADDER:FA0\"" {  } { { "subcircuits.vhd" "FA0" { Text "D:/MGX/Projects/Architecture/CPU/subcircuits.vhd" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553553335039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GATE_XOR_3 FULLADDER_16:INST_ADD\|FULLADDER:FA0\|GATE_XOR_3:V0 " "Elaborating entity \"GATE_XOR_3\" for hierarchy \"FULLADDER_16:INST_ADD\|FULLADDER:FA0\|GATE_XOR_3:V0\"" {  } { { "subcircuits.vhd" "V0" { Text "D:/MGX/Projects/Architecture/CPU/subcircuits.vhd" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553553335040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GATE_AND_2 FULLADDER_16:INST_ADD\|FULLADDER:FA0\|GATE_AND_2:V1 " "Elaborating entity \"GATE_AND_2\" for hierarchy \"FULLADDER_16:INST_ADD\|FULLADDER:FA0\|GATE_AND_2:V1\"" {  } { { "subcircuits.vhd" "V1" { Text "D:/MGX/Projects/Architecture/CPU/subcircuits.vhd" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553553335041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GATE_OR_3 FULLADDER_16:INST_ADD\|FULLADDER:FA0\|GATE_OR_3:V4 " "Elaborating entity \"GATE_OR_3\" for hierarchy \"FULLADDER_16:INST_ADD\|FULLADDER:FA0\|GATE_OR_3:V4\"" {  } { { "subcircuits.vhd" "V4" { Text "D:/MGX/Projects/Architecture/CPU/subcircuits.vhd" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553553335044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUBTRACTOR_16 SUBTRACTOR_16:INST_SUB " "Elaborating entity \"SUBTRACTOR_16\" for hierarchy \"SUBTRACTOR_16:INST_SUB\"" {  } { { "CPU.vhd" "INST_SUB" { Text "D:/MGX/Projects/Architecture/CPU/CPU.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553553335112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GATE_NOT_16 SUBTRACTOR_16:INST_SUB\|GATE_NOT_16:NOT_B " "Elaborating entity \"GATE_NOT_16\" for hierarchy \"SUBTRACTOR_16:INST_SUB\|GATE_NOT_16:NOT_B\"" {  } { { "subcircuits.vhd" "NOT_B" { Text "D:/MGX/Projects/Architecture/CPU/subcircuits.vhd" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553553335114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GATE_NOT SUBTRACTOR_16:INST_SUB\|GATE_NOT:NOT_COUT " "Elaborating entity \"GATE_NOT\" for hierarchy \"SUBTRACTOR_16:INST_SUB\|GATE_NOT:NOT_COUT\"" {  } { { "subcircuits.vhd" "NOT_COUT" { Text "D:/MGX/Projects/Architecture/CPU/subcircuits.vhd" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553553335192 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1553553336059 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1553553336059 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CIN " "No output dependent on input pin \"CIN\"" {  } { { "CPU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/CPU.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1553553336093 "|CPU|CIN"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1553553336093 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "161 " "Implemented 161 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "36 " "Implemented 36 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1553553336094 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1553553336094 ""} { "Info" "ICUT_CUT_TM_LCELLS" "108 " "Implemented 108 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1553553336094 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1553553336094 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4668 " "Peak virtual memory: 4668 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1553553336118 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 26 00:35:36 2019 " "Processing ended: Tue Mar 26 00:35:36 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1553553336118 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1553553336118 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1553553336118 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1553553336118 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1553553337060 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1553553337060 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 26 00:35:36 2019 " "Processing started: Tue Mar 26 00:35:36 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1553553337060 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1553553337060 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CPU -c CPU " "Command: quartus_fit --read_settings_files=off --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1553553337060 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1553553337126 ""}
{ "Info" "0" "" "Project  = CPU" {  } {  } 0 0 "Project  = CPU" 0 0 "Fitter" 0 0 1553553337127 ""}
{ "Info" "0" "" "Revision = CPU" {  } {  } 0 0 "Revision = CPU" 0 0 "Fitter" 0 0 1553553337127 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1553553337178 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CPU EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"CPU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1553553337182 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1553553337206 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1553553337206 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1553553337265 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1553553337274 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1553553337628 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1553553337628 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1553553337628 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MGX/Projects/Architecture/CPU/" { { 0 { 0 ""} 0 411 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1553553337629 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MGX/Projects/Architecture/CPU/" { { 0 { 0 ""} 0 412 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1553553337629 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MGX/Projects/Architecture/CPU/" { { 0 { 0 ""} 0 413 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1553553337629 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1553553337629 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "53 53 " "No exact pin location assignment(s) for 53 pins of 53 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CIN " "Pin CIN not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CIN } } } { "CPU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/CPU.vhd" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CIN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MGX/Projects/Architecture/CPU/" { { 0 { 0 ""} 0 260 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1553553337700 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FO\[0\] " "Pin FO\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FO[0] } } } { "CPU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/CPU.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FO[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MGX/Projects/Architecture/CPU/" { { 0 { 0 ""} 0 243 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1553553337700 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FO\[1\] " "Pin FO\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FO[1] } } } { "CPU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/CPU.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FO[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MGX/Projects/Architecture/CPU/" { { 0 { 0 ""} 0 244 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1553553337700 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FO\[2\] " "Pin FO\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FO[2] } } } { "CPU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/CPU.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FO[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MGX/Projects/Architecture/CPU/" { { 0 { 0 ""} 0 245 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1553553337700 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FO\[3\] " "Pin FO\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FO[3] } } } { "CPU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/CPU.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FO[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MGX/Projects/Architecture/CPU/" { { 0 { 0 ""} 0 246 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1553553337700 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FO\[4\] " "Pin FO\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FO[4] } } } { "CPU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/CPU.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FO[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MGX/Projects/Architecture/CPU/" { { 0 { 0 ""} 0 247 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1553553337700 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FO\[5\] " "Pin FO\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FO[5] } } } { "CPU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/CPU.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FO[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MGX/Projects/Architecture/CPU/" { { 0 { 0 ""} 0 248 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1553553337700 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FO\[6\] " "Pin FO\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FO[6] } } } { "CPU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/CPU.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FO[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MGX/Projects/Architecture/CPU/" { { 0 { 0 ""} 0 249 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1553553337700 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FO\[7\] " "Pin FO\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FO[7] } } } { "CPU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/CPU.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FO[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MGX/Projects/Architecture/CPU/" { { 0 { 0 ""} 0 250 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1553553337700 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FO\[8\] " "Pin FO\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FO[8] } } } { "CPU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/CPU.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FO[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MGX/Projects/Architecture/CPU/" { { 0 { 0 ""} 0 251 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1553553337700 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FO\[9\] " "Pin FO\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FO[9] } } } { "CPU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/CPU.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FO[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MGX/Projects/Architecture/CPU/" { { 0 { 0 ""} 0 252 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1553553337700 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FO\[10\] " "Pin FO\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FO[10] } } } { "CPU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/CPU.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FO[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MGX/Projects/Architecture/CPU/" { { 0 { 0 ""} 0 253 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1553553337700 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FO\[11\] " "Pin FO\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FO[11] } } } { "CPU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/CPU.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FO[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MGX/Projects/Architecture/CPU/" { { 0 { 0 ""} 0 254 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1553553337700 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FO\[12\] " "Pin FO\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FO[12] } } } { "CPU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/CPU.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FO[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MGX/Projects/Architecture/CPU/" { { 0 { 0 ""} 0 255 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1553553337700 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FO\[13\] " "Pin FO\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FO[13] } } } { "CPU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/CPU.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FO[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MGX/Projects/Architecture/CPU/" { { 0 { 0 ""} 0 256 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1553553337700 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FO\[14\] " "Pin FO\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FO[14] } } } { "CPU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/CPU.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FO[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MGX/Projects/Architecture/CPU/" { { 0 { 0 ""} 0 257 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1553553337700 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FO\[15\] " "Pin FO\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FO[15] } } } { "CPU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/CPU.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FO[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MGX/Projects/Architecture/CPU/" { { 0 { 0 ""} 0 258 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1553553337700 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUT " "Pin COUT not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { COUT } } } { "CPU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/CPU.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MGX/Projects/Architecture/CPU/" { { 0 { 0 ""} 0 259 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1553553337700 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CTL\[2\] " "Pin CTL\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CTL[2] } } } { "CPU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/CPU.vhd" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CTL[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MGX/Projects/Architecture/CPU/" { { 0 { 0 ""} 0 210 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1553553337700 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CTL\[1\] " "Pin CTL\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CTL[1] } } } { "CPU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/CPU.vhd" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CTL[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MGX/Projects/Architecture/CPU/" { { 0 { 0 ""} 0 209 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1553553337700 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CTL\[0\] " "Pin CTL\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CTL[0] } } } { "CPU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/CPU.vhd" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CTL[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MGX/Projects/Architecture/CPU/" { { 0 { 0 ""} 0 208 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1553553337700 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[0\] " "Pin A\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[0] } } } { "CPU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/CPU.vhd" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MGX/Projects/Architecture/CPU/" { { 0 { 0 ""} 0 211 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1553553337700 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[1\] " "Pin A\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[1] } } } { "CPU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/CPU.vhd" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MGX/Projects/Architecture/CPU/" { { 0 { 0 ""} 0 212 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1553553337700 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[2\] " "Pin A\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[2] } } } { "CPU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/CPU.vhd" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MGX/Projects/Architecture/CPU/" { { 0 { 0 ""} 0 213 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1553553337700 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[3\] " "Pin A\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[3] } } } { "CPU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/CPU.vhd" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MGX/Projects/Architecture/CPU/" { { 0 { 0 ""} 0 214 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1553553337700 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[4\] " "Pin A\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[4] } } } { "CPU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/CPU.vhd" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MGX/Projects/Architecture/CPU/" { { 0 { 0 ""} 0 215 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1553553337700 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[5\] " "Pin A\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[5] } } } { "CPU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/CPU.vhd" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MGX/Projects/Architecture/CPU/" { { 0 { 0 ""} 0 216 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1553553337700 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[6\] " "Pin A\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[6] } } } { "CPU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/CPU.vhd" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MGX/Projects/Architecture/CPU/" { { 0 { 0 ""} 0 217 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1553553337700 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[7\] " "Pin A\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[7] } } } { "CPU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/CPU.vhd" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MGX/Projects/Architecture/CPU/" { { 0 { 0 ""} 0 218 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1553553337700 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[8\] " "Pin A\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[8] } } } { "CPU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/CPU.vhd" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MGX/Projects/Architecture/CPU/" { { 0 { 0 ""} 0 219 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1553553337700 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[9\] " "Pin A\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[9] } } } { "CPU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/CPU.vhd" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MGX/Projects/Architecture/CPU/" { { 0 { 0 ""} 0 220 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1553553337700 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[10\] " "Pin A\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[10] } } } { "CPU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/CPU.vhd" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MGX/Projects/Architecture/CPU/" { { 0 { 0 ""} 0 221 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1553553337700 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[11\] " "Pin A\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[11] } } } { "CPU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/CPU.vhd" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MGX/Projects/Architecture/CPU/" { { 0 { 0 ""} 0 222 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1553553337700 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[12\] " "Pin A\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[12] } } } { "CPU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/CPU.vhd" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MGX/Projects/Architecture/CPU/" { { 0 { 0 ""} 0 223 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1553553337700 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[13\] " "Pin A\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[13] } } } { "CPU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/CPU.vhd" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MGX/Projects/Architecture/CPU/" { { 0 { 0 ""} 0 224 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1553553337700 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[14\] " "Pin A\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[14] } } } { "CPU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/CPU.vhd" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MGX/Projects/Architecture/CPU/" { { 0 { 0 ""} 0 225 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1553553337700 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[15\] " "Pin A\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[15] } } } { "CPU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/CPU.vhd" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MGX/Projects/Architecture/CPU/" { { 0 { 0 ""} 0 226 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1553553337700 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[0\] " "Pin B\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[0] } } } { "CPU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/CPU.vhd" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MGX/Projects/Architecture/CPU/" { { 0 { 0 ""} 0 227 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1553553337700 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[1\] " "Pin B\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[1] } } } { "CPU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/CPU.vhd" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MGX/Projects/Architecture/CPU/" { { 0 { 0 ""} 0 228 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1553553337700 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[2\] " "Pin B\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[2] } } } { "CPU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/CPU.vhd" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MGX/Projects/Architecture/CPU/" { { 0 { 0 ""} 0 229 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1553553337700 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[3\] " "Pin B\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[3] } } } { "CPU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/CPU.vhd" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MGX/Projects/Architecture/CPU/" { { 0 { 0 ""} 0 230 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1553553337700 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[4\] " "Pin B\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[4] } } } { "CPU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/CPU.vhd" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MGX/Projects/Architecture/CPU/" { { 0 { 0 ""} 0 231 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1553553337700 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[5\] " "Pin B\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[5] } } } { "CPU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/CPU.vhd" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MGX/Projects/Architecture/CPU/" { { 0 { 0 ""} 0 232 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1553553337700 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[6\] " "Pin B\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[6] } } } { "CPU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/CPU.vhd" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MGX/Projects/Architecture/CPU/" { { 0 { 0 ""} 0 233 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1553553337700 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[7\] " "Pin B\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[7] } } } { "CPU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/CPU.vhd" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MGX/Projects/Architecture/CPU/" { { 0 { 0 ""} 0 234 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1553553337700 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[8\] " "Pin B\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[8] } } } { "CPU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/CPU.vhd" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MGX/Projects/Architecture/CPU/" { { 0 { 0 ""} 0 235 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1553553337700 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[9\] " "Pin B\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[9] } } } { "CPU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/CPU.vhd" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MGX/Projects/Architecture/CPU/" { { 0 { 0 ""} 0 236 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1553553337700 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[10\] " "Pin B\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[10] } } } { "CPU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/CPU.vhd" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MGX/Projects/Architecture/CPU/" { { 0 { 0 ""} 0 237 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1553553337700 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[11\] " "Pin B\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[11] } } } { "CPU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/CPU.vhd" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MGX/Projects/Architecture/CPU/" { { 0 { 0 ""} 0 238 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1553553337700 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[12\] " "Pin B\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[12] } } } { "CPU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/CPU.vhd" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MGX/Projects/Architecture/CPU/" { { 0 { 0 ""} 0 239 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1553553337700 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[13\] " "Pin B\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[13] } } } { "CPU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/CPU.vhd" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MGX/Projects/Architecture/CPU/" { { 0 { 0 ""} 0 240 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1553553337700 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[14\] " "Pin B\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[14] } } } { "CPU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/CPU.vhd" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MGX/Projects/Architecture/CPU/" { { 0 { 0 ""} 0 241 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1553553337700 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[15\] " "Pin B\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[15] } } } { "CPU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/CPU.vhd" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MGX/Projects/Architecture/CPU/" { { 0 { 0 ""} 0 242 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1553553337700 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1553553337700 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1553553337770 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU.sdc " "Synopsys Design Constraints File file not found: 'CPU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1553553337770 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1553553337771 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1553553337772 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1553553337785 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1553553337785 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1553553337785 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1553553337786 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1553553337786 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1553553337786 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1553553337786 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1553553337786 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1553553337786 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1553553337786 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1553553337786 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "53 unused 3.3V 36 17 0 " "Number of I/O pins in group: 53 (unused VREF, 3.3V VCCIO, 36 input, 17 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1553553337787 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1553553337787 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1553553337787 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 64 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1553553337788 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1553553337788 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1553553337788 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1553553337788 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1553553337788 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1553553337788 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1553553337788 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1553553337788 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1553553337788 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1553553337788 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1553553337805 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1553553339079 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1553553339135 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1553553339140 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1553553339264 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1553553339264 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1553553339300 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X44_Y24 X54_Y36 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X44_Y24 to location X54_Y36" {  } { { "loc" "" { Generic "D:/MGX/Projects/Architecture/CPU/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X44_Y24 to location X54_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X44_Y24 to location X54_Y36"} 44 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1553553339876 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1553553339876 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1553553339938 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1553553339939 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1553553339939 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1553553339939 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.19 " "Total time spent on timing analysis during the Fitter is 0.19 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1553553339944 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1553553339946 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "17 " "Found 17 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FO\[0\] 0 " "Pin \"FO\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1553553339949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FO\[1\] 0 " "Pin \"FO\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1553553339949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FO\[2\] 0 " "Pin \"FO\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1553553339949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FO\[3\] 0 " "Pin \"FO\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1553553339949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FO\[4\] 0 " "Pin \"FO\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1553553339949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FO\[5\] 0 " "Pin \"FO\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1553553339949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FO\[6\] 0 " "Pin \"FO\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1553553339949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FO\[7\] 0 " "Pin \"FO\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1553553339949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FO\[8\] 0 " "Pin \"FO\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1553553339949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FO\[9\] 0 " "Pin \"FO\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1553553339949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FO\[10\] 0 " "Pin \"FO\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1553553339949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FO\[11\] 0 " "Pin \"FO\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1553553339949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FO\[12\] 0 " "Pin \"FO\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1553553339949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FO\[13\] 0 " "Pin \"FO\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1553553339949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FO\[14\] 0 " "Pin \"FO\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1553553339949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FO\[15\] 0 " "Pin \"FO\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1553553339949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "COUT 0 " "Pin \"COUT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1553553339949 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1553553339949 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1553553340011 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1553553340018 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1553553340079 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1553553340266 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1553553340337 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/MGX/Projects/Architecture/CPU/output_files/CPU.fit.smsg " "Generated suppressed messages file D:/MGX/Projects/Architecture/CPU/output_files/CPU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1553553340394 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4900 " "Peak virtual memory: 4900 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1553553340502 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 26 00:35:40 2019 " "Processing ended: Tue Mar 26 00:35:40 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1553553340502 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1553553340502 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1553553340502 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1553553340502 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1553553341397 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1553553341397 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 26 00:35:41 2019 " "Processing started: Tue Mar 26 00:35:41 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1553553341397 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1553553341397 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CPU -c CPU " "Command: quartus_asm --read_settings_files=off --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1553553341397 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1553553342274 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1553553342316 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4576 " "Peak virtual memory: 4576 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1553553342679 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 26 00:35:42 2019 " "Processing ended: Tue Mar 26 00:35:42 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1553553342679 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1553553342679 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1553553342679 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1553553342679 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1553553343302 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1553553343647 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1553553343647 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 26 00:35:43 2019 " "Processing started: Tue Mar 26 00:35:43 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1553553343647 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1553553343647 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CPU -c CPU " "Command: quartus_sta CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1553553343647 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1553553343717 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1553553343808 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1553553343839 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1553553343839 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1553553343891 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU.sdc " "Synopsys Design Constraints File file not found: 'CPU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1553553343900 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1553553343900 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CTL\[1\] CTL\[1\] " "create_clock -period 1.000 -name CTL\[1\] CTL\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1553553343901 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1553553343901 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1553553343901 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1553553343907 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1553553343907 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1553553343912 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1553553343914 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1553553343915 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1553553343917 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1553553343917 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.222 " "Worst-case minimum pulse width slack is -1.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1553553343920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1553553343920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -1.222 CTL\[1\]  " "   -1.222        -1.222 CTL\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1553553343920 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1553553343920 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1553553343943 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1553553343944 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1553553343955 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1553553343961 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1553553343967 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1553553343976 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1553553343976 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.222 " "Worst-case minimum pulse width slack is -1.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1553553343980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1553553343980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -1.222 CTL\[1\]  " "   -1.222        -1.222 CTL\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1553553343980 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1553553343980 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1553553344006 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1553553344043 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1553553344044 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4560 " "Peak virtual memory: 4560 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1553553344107 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 26 00:35:44 2019 " "Processing ended: Tue Mar 26 00:35:44 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1553553344107 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1553553344107 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1553553344107 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1553553344107 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 29 s " "Quartus II Full Compilation was successful. 0 errors, 29 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1553553344804 ""}
