<div id="pfe8" class="pf w0 h0" data-page-no="e8"><div class="pc pce8 w0 h0"><img class="bi x0 y8 w2 h5" alt="" src="bge8.png"/><div class="t m0 x9 hf yf6 ff3 fs5 fc0 sc0 ls0 ws0">When an interrupt from VLPW occurs, the device returns to VLPR mode to execute the</div><div class="t m0 x9 hf yf7 ff3 fs5 fc0 sc0 ls0 ws0">interrupt service routine.</div><div class="t m0 x9 hf y504 ff3 fs5 fc0 sc0 ls0 ws0">A system reset will cause an exit from VLPW mode, returning the device to normal RUN</div><div class="t m0 x9 hf y505 ff3 fs5 fc0 sc0 ls0">mode.</div><div class="t m0 x9 he y14b8 ff1 fs1 fc0 sc0 ls0 ws0">13.4.5<span class="_ _b"> </span>Stop modes</div><div class="t m0 x9 hf y14b9 ff3 fs5 fc0 sc0 ls0 ws0">This device contains a variety of stop modes to meet your application needs. The stop</div><div class="t m0 x9 hf ybd7 ff3 fs5 fc0 sc0 ls0 ws0">modes range from:</div><div class="t m0 x33 hf y14ba ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>a stopped CPU, with all I/O, logic, and memory states retained, and certain</div><div class="t m0 x34 hf y14bb ff3 fs5 fc0 sc0 ls0 ws0">asynchronous mode peripherals operating</div><div class="t m0 x9 hf y14bc ff3 fs5 fc0 sc0 ls0">to:</div><div class="t m0 x33 hf y14bd ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>a powered down CPU, with only I/O and a small register file retained, very few</div><div class="t m0 x34 hf y14be ff3 fs5 fc0 sc0 ls0 ws0">asynchronous mode peripherals operating, while the remainder of the MCU is</div><div class="t m0 x34 hf y14bf ff3 fs5 fc0 sc0 ls0 ws0">powered down.</div><div class="t m0 x9 hf y14c0 ff3 fs5 fc0 sc0 ls0 ws0">The choice of stop mode depends upon the user&apos;s application, and how power usage and</div><div class="t m0 x9 hf y14c1 ff3 fs5 fc0 sc0 ls0 ws0">state retention versus functional needs may be traded off.</div><div class="t m0 x9 hf y14c2 ff3 fs5 fc0 sc0 ls0 ws0">The various stop modes are selected by setting the appropriate fields in PMPROT and</div><div class="t m0 x9 hf y14c3 ff3 fs5 fc0 sc0 ls0 ws0">PMCTRL. The selected stop mode mode is entered during the sleep-now or sleep-on-exit</div><div class="t m0 x9 hf y14c4 ff3 fs5 fc0 sc0 ls0 ws0">entry with the SLEEPDEEP bit set in the System Control Register in the ARM core.</div><div class="t m0 x9 hf y14c5 ff3 fs5 fc0 sc0 ls0 ws0">The available stop modes are:</div><div class="t m0 x33 hf y14c6 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Normal Stop (STOP)</div><div class="t m0 x33 hf y14c7 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Very-Low Power Stop (VLPS)</div><div class="t m0 x33 hf y14c8 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Low-Leakage Stop (LLS)</div><div class="t m0 x33 hf y14c9 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Very-Low-Leakage Stop (VLLSx)</div><div class="t m0 x9 h1b y14ca ff1 fsc fc0 sc0 ls0 ws0">13.4.5.1<span class="_ _b"> </span>STOP mode</div><div class="t m0 x9 hf ya84 ff3 fs5 fc0 sc0 ls0 ws0">STOP mode is entered via the sleep-now or sleep-on-exit with the SLEEPDEEP bit set in</div><div class="t m0 x9 hf y14cb ff3 fs5 fc0 sc0 ls0 ws0">the System Control Register in the ARM core.</div><div class="t m0 x9 hf yabc ff3 fs5 fc0 sc0 ls0 ws0">The MCG module can be configured to leave the reference clocks running.</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">Functional description</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">232<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
