Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Nov 19 15:18:45 2024
| Host         : rsws09.kaust.edu.sa running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file project_toplevel_timing_summary_routed.rpt -pb project_toplevel_timing_summary_routed.pb -rpx project_toplevel_timing_summary_routed.rpx -warn_on_violation
| Design       : project_toplevel
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (787)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1774)
5. checking no_input_delay (6)
6. checking no_output_delay (14)
7. checking multiple_clock (557)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (787)
--------------------------
 There are 12 register/latch pins with no clock driven by root clock pin: PS2_CLK (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: char_drive0/x_pos_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: char_drive0/x_pos_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: char_drive0/x_pos_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: char_drive0/x_pos_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: char_drive0/x_pos_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: char_drive0/x_pos_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: char_drive0/x_pos_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: char_drive0/x_pos_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: char_drive0/x_pos_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: char_drive0/x_pos_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: char_drive0/y_pos_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: char_drive0/y_pos_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: char_drive0/y_pos_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: char_drive0/y_pos_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: char_drive0/y_pos_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: char_drive0/y_pos_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: char_drive0/y_pos_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: char_drive0/y_pos_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: char_drive0/y_pos_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: char_drive0/y_pos_reg[9]/Q (HIGH)

 There are 595 register/latch pins with no clock driven by root clock pin: graphics_driver0/vs_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: keyboard_controller/bit_count_reg[0]_C/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: keyboard_controller/bit_count_reg[0]_LDC/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: keyboard_controller/bit_count_reg[0]_P/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: keyboard_controller/bit_count_reg[1]_C/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: keyboard_controller/bit_count_reg[1]_LDC/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: keyboard_controller/bit_count_reg[1]_P/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: keyboard_controller/bit_count_reg[2]_C/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: keyboard_controller/bit_count_reg[2]_LDC/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: keyboard_controller/bit_count_reg[2]_P/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: keyboard_controller/bit_count_reg[3]_C/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: keyboard_controller/bit_count_reg[3]_LDC/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: keyboard_controller/bit_count_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: keyboard_controller/shift_reg_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: keyboard_controller/shift_reg_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: keyboard_controller/shift_reg_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: keyboard_controller/shift_reg_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: keyboard_controller/shift_reg_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: keyboard_controller/shift_reg_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: keyboard_controller/shift_reg_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: keyboard_controller/shift_reg_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_controller_0/hc_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_controller_0/hc_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_controller_0/hc_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_controller_0/hc_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_controller_0/hc_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_controller_0/hc_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_controller_0/hc_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_controller_0/hc_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_controller_0/hc_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_controller_0/hc_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_controller_0/hc_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_controller_0/vc_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_controller_0/vc_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_controller_0/vc_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_controller_0/vc_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_controller_0/vc_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_controller_0/vc_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_controller_0/vc_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_controller_0/vc_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_controller_0/vc_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_controller_0/vc_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_controller_0/vc_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1774)
---------------------------------------------------
 There are 1774 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (557)
--------------------------------
 There are 557 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     18.047        0.000                      0                 2198        0.020        0.000                      0                 2198        3.000        0.000                       0                   563  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
CLK100MHZ               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 19.863}     39.725          25.173          
  clkfbout_clk_wiz_0    {0.000 20.000}     40.000          25.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 19.863}     39.725          25.173          
  clkfbout_clk_wiz_0_1  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         18.047        0.000                      0                 2173        0.183        0.000                      0                 2173       19.363        0.000                       0                   559  
  clkfbout_clk_wiz_0                                                                                                                                                     37.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       18.063        0.000                      0                 2173        0.183        0.000                      0                 2173       19.363        0.000                       0                   559  
  clkfbout_clk_wiz_0_1                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         18.047        0.000                      0                 2173        0.020        0.000                      0                 2173  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       18.047        0.000                      0                 2173        0.020        0.000                      0                 2173  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0         34.460        0.000                      0                   25        0.627        0.000                      0                   25  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         34.460        0.000                      0                   25        0.463        0.000                      0                   25  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       34.460        0.000                      0                   25        0.463        0.000                      0                   25  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1       34.476        0.000                      0                   25        0.627        0.000                      0                   25  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       18.047ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.047ns  (required time - arrival time)
  Source:                 vga_controller_0/hc_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.895ns  (logic 4.607ns (22.048%)  route 16.288ns (77.952%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 38.265 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.614    -0.926    vga_controller_0/clk_out1
    SLICE_X60Y104        FDRE                                         r  vga_controller_0/hc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y104        FDRE (Prop_fdre_C_Q)         0.518    -0.408 r  vga_controller_0/hc_reg[10]/Q
                         net (fo=16, routed)          1.115     0.707    vga_controller_0/hc_reg_n_0_[10]
    SLICE_X62Y102        LUT6 (Prop_lut6_I3_O)        0.124     0.831 r  vga_controller_0/addra0_i_22/O
                         net (fo=136, routed)         1.569     2.400    vga_controller_0/hc_reg[8]_0
    SLICE_X42Y111        LUT2 (Prop_lut2_I0_O)        0.124     2.524 r  vga_controller_0/addra0_i_2/O
                         net (fo=9, routed)           2.679     5.203    drawY[8]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[8]_P[8])
                                                      3.841     9.044 r  addra0/P[8]
                         net (fo=104, routed)        10.925    19.969    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y10         RAMB36E1                                     r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.561    38.265    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    38.746    
                         clock uncertainty           -0.164    38.582    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    38.016    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.016    
                         arrival time                         -19.969    
  -------------------------------------------------------------------
                         slack                                 18.047    

Slack (MET) :             18.051ns  (required time - arrival time)
  Source:                 vga_controller_0/hc_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.886ns  (logic 4.607ns (22.058%)  route 16.279ns (77.942%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 38.260 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.614    -0.926    vga_controller_0/clk_out1
    SLICE_X60Y104        FDRE                                         r  vga_controller_0/hc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y104        FDRE (Prop_fdre_C_Q)         0.518    -0.408 r  vga_controller_0/hc_reg[10]/Q
                         net (fo=16, routed)          1.115     0.707    vga_controller_0/hc_reg_n_0_[10]
    SLICE_X62Y102        LUT6 (Prop_lut6_I3_O)        0.124     0.831 r  vga_controller_0/addra0_i_22/O
                         net (fo=136, routed)         1.569     2.400    vga_controller_0/hc_reg[8]_0
    SLICE_X42Y111        LUT2 (Prop_lut2_I0_O)        0.124     2.524 r  vga_controller_0/addra0_i_2/O
                         net (fo=9, routed)           2.679     5.203    drawY[8]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[8]_P[1])
                                                      3.841     9.044 r  addra0/P[1]
                         net (fo=104, routed)        10.916    19.960    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y12         RAMB36E1                                     r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.556    38.260    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    38.741    
                         clock uncertainty           -0.164    38.577    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    38.011    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.011    
                         arrival time                         -19.960    
  -------------------------------------------------------------------
                         slack                                 18.051    

Slack (MET) :             18.315ns  (required time - arrival time)
  Source:                 vga_controller_0/hc_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.794ns  (logic 4.607ns (22.155%)  route 16.187ns (77.845%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 38.433 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.614    -0.926    vga_controller_0/clk_out1
    SLICE_X60Y104        FDRE                                         r  vga_controller_0/hc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y104        FDRE (Prop_fdre_C_Q)         0.518    -0.408 r  vga_controller_0/hc_reg[10]/Q
                         net (fo=16, routed)          1.115     0.707    vga_controller_0/hc_reg_n_0_[10]
    SLICE_X62Y102        LUT6 (Prop_lut6_I3_O)        0.124     0.831 r  vga_controller_0/addra0_i_22/O
                         net (fo=136, routed)         1.569     2.400    vga_controller_0/hc_reg[8]_0
    SLICE_X42Y111        LUT2 (Prop_lut2_I0_O)        0.124     2.524 r  vga_controller_0/addra0_i_2/O
                         net (fo=9, routed)           2.679     5.203    drawY[8]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[8]_P[1])
                                                      3.841     9.044 r  addra0/P[1]
                         net (fo=104, routed)        10.824    19.868    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y8          RAMB36E1                                     r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.728    38.433    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    38.913    
                         clock uncertainty           -0.164    38.750    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    38.184    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.184    
                         arrival time                         -19.868    
  -------------------------------------------------------------------
                         slack                                 18.315    

Slack (MET) :             18.392ns  (required time - arrival time)
  Source:                 vga_controller_0/hc_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.548ns  (logic 4.607ns (22.420%)  route 15.941ns (77.580%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 38.263 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.614    -0.926    vga_controller_0/clk_out1
    SLICE_X60Y104        FDRE                                         r  vga_controller_0/hc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y104        FDRE (Prop_fdre_C_Q)         0.518    -0.408 r  vga_controller_0/hc_reg[10]/Q
                         net (fo=16, routed)          1.115     0.707    vga_controller_0/hc_reg_n_0_[10]
    SLICE_X62Y102        LUT6 (Prop_lut6_I3_O)        0.124     0.831 r  vga_controller_0/addra0_i_22/O
                         net (fo=136, routed)         1.569     2.400    vga_controller_0/hc_reg[8]_0
    SLICE_X42Y111        LUT2 (Prop_lut2_I0_O)        0.124     2.524 r  vga_controller_0/addra0_i_2/O
                         net (fo=9, routed)           2.679     5.203    drawY[8]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[8]_P[1])
                                                      3.841     9.044 r  addra0/P[1]
                         net (fo=104, routed)        10.578    19.622    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y11         RAMB36E1                                     r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.559    38.263    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    38.744    
                         clock uncertainty           -0.164    38.580    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    38.014    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.014    
                         arrival time                         -19.622    
  -------------------------------------------------------------------
                         slack                                 18.392    

Slack (MET) :             18.539ns  (required time - arrival time)
  Source:                 vga_controller_0/hc_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.401ns  (logic 4.607ns (22.582%)  route 15.794ns (77.418%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 38.263 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.614    -0.926    vga_controller_0/clk_out1
    SLICE_X60Y104        FDRE                                         r  vga_controller_0/hc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y104        FDRE (Prop_fdre_C_Q)         0.518    -0.408 r  vga_controller_0/hc_reg[10]/Q
                         net (fo=16, routed)          1.115     0.707    vga_controller_0/hc_reg_n_0_[10]
    SLICE_X62Y102        LUT6 (Prop_lut6_I3_O)        0.124     0.831 r  vga_controller_0/addra0_i_22/O
                         net (fo=136, routed)         1.569     2.400    vga_controller_0/hc_reg[8]_0
    SLICE_X42Y111        LUT2 (Prop_lut2_I0_O)        0.124     2.524 r  vga_controller_0/addra0_i_2/O
                         net (fo=9, routed)           2.679     5.203    drawY[8]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[8]_P[5])
                                                      3.841     9.044 r  addra0/P[5]
                         net (fo=104, routed)        10.431    19.475    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y11         RAMB36E1                                     r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.559    38.263    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    38.744    
                         clock uncertainty           -0.164    38.580    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    38.014    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.014    
                         arrival time                         -19.475    
  -------------------------------------------------------------------
                         slack                                 18.539    

Slack (MET) :             18.553ns  (required time - arrival time)
  Source:                 vga_controller_0/hc_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.557ns  (logic 4.607ns (22.411%)  route 15.950ns (77.589%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 38.434 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.614    -0.926    vga_controller_0/clk_out1
    SLICE_X60Y104        FDRE                                         r  vga_controller_0/hc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y104        FDRE (Prop_fdre_C_Q)         0.518    -0.408 r  vga_controller_0/hc_reg[10]/Q
                         net (fo=16, routed)          1.115     0.707    vga_controller_0/hc_reg_n_0_[10]
    SLICE_X62Y102        LUT6 (Prop_lut6_I3_O)        0.124     0.831 r  vga_controller_0/addra0_i_22/O
                         net (fo=136, routed)         1.569     2.400    vga_controller_0/hc_reg[8]_0
    SLICE_X42Y111        LUT2 (Prop_lut2_I0_O)        0.124     2.524 r  vga_controller_0/addra0_i_2/O
                         net (fo=9, routed)           2.679     5.203    drawY[8]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[8]_P[8])
                                                      3.841     9.044 r  addra0/P[8]
                         net (fo=104, routed)        10.587    19.631    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y9          RAMB36E1                                     r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.729    38.434    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    38.914    
                         clock uncertainty           -0.164    38.751    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    38.185    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.185    
                         arrival time                         -19.631    
  -------------------------------------------------------------------
                         slack                                 18.553    

Slack (MET) :             18.651ns  (required time - arrival time)
  Source:                 vga_controller_0/hc_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.456ns  (logic 4.607ns (22.521%)  route 15.849ns (77.479%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 38.431 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.614    -0.926    vga_controller_0/clk_out1
    SLICE_X60Y104        FDRE                                         r  vga_controller_0/hc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y104        FDRE (Prop_fdre_C_Q)         0.518    -0.408 r  vga_controller_0/hc_reg[10]/Q
                         net (fo=16, routed)          1.115     0.707    vga_controller_0/hc_reg_n_0_[10]
    SLICE_X62Y102        LUT6 (Prop_lut6_I3_O)        0.124     0.831 r  vga_controller_0/addra0_i_22/O
                         net (fo=136, routed)         1.569     2.400    vga_controller_0/hc_reg[8]_0
    SLICE_X42Y111        LUT2 (Prop_lut2_I0_O)        0.124     2.524 r  vga_controller_0/addra0_i_2/O
                         net (fo=9, routed)           2.679     5.203    drawY[8]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[8]_P[1])
                                                      3.841     9.044 r  addra0/P[1]
                         net (fo=104, routed)        10.486    19.530    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y7          RAMB36E1                                     r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.726    38.431    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    38.911    
                         clock uncertainty           -0.164    38.748    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    38.182    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.182    
                         arrival time                         -19.530    
  -------------------------------------------------------------------
                         slack                                 18.651    

Slack (MET) :             18.674ns  (required time - arrival time)
  Source:                 vga_controller_0/hc_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.269ns  (logic 4.607ns (22.730%)  route 15.662ns (77.270%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 38.265 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.614    -0.926    vga_controller_0/clk_out1
    SLICE_X60Y104        FDRE                                         r  vga_controller_0/hc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y104        FDRE (Prop_fdre_C_Q)         0.518    -0.408 r  vga_controller_0/hc_reg[10]/Q
                         net (fo=16, routed)          1.115     0.707    vga_controller_0/hc_reg_n_0_[10]
    SLICE_X62Y102        LUT6 (Prop_lut6_I3_O)        0.124     0.831 r  vga_controller_0/addra0_i_22/O
                         net (fo=136, routed)         1.569     2.400    vga_controller_0/hc_reg[8]_0
    SLICE_X42Y111        LUT2 (Prop_lut2_I0_O)        0.124     2.524 r  vga_controller_0/addra0_i_2/O
                         net (fo=9, routed)           2.679     5.203    drawY[8]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[8]_P[10])
                                                      3.841     9.044 r  addra0/P[10]
                         net (fo=104, routed)        10.299    19.342    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/addra[10]
    RAMB36_X0Y10         RAMB36E1                                     r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.561    38.265    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    38.746    
                         clock uncertainty           -0.164    38.582    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    38.016    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.016    
                         arrival time                         -19.342    
  -------------------------------------------------------------------
                         slack                                 18.674    

Slack (MET) :             18.691ns  (required time - arrival time)
  Source:                 vga_controller_0/hc_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.251ns  (logic 4.607ns (22.749%)  route 15.644ns (77.251%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 38.265 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.614    -0.926    vga_controller_0/clk_out1
    SLICE_X60Y104        FDRE                                         r  vga_controller_0/hc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y104        FDRE (Prop_fdre_C_Q)         0.518    -0.408 r  vga_controller_0/hc_reg[10]/Q
                         net (fo=16, routed)          1.115     0.707    vga_controller_0/hc_reg_n_0_[10]
    SLICE_X62Y102        LUT6 (Prop_lut6_I3_O)        0.124     0.831 r  vga_controller_0/addra0_i_22/O
                         net (fo=136, routed)         1.569     2.400    vga_controller_0/hc_reg[8]_0
    SLICE_X42Y111        LUT2 (Prop_lut2_I0_O)        0.124     2.524 r  vga_controller_0/addra0_i_2/O
                         net (fo=9, routed)           2.679     5.203    drawY[8]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[8]_P[1])
                                                      3.841     9.044 r  addra0/P[1]
                         net (fo=104, routed)        10.281    19.325    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y10         RAMB36E1                                     r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.561    38.265    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    38.746    
                         clock uncertainty           -0.164    38.582    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    38.016    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.016    
                         arrival time                         -19.325    
  -------------------------------------------------------------------
                         slack                                 18.691    

Slack (MET) :             18.726ns  (required time - arrival time)
  Source:                 vga_controller_0/hc_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.211ns  (logic 4.607ns (22.794%)  route 15.604ns (77.206%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 38.260 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.614    -0.926    vga_controller_0/clk_out1
    SLICE_X60Y104        FDRE                                         r  vga_controller_0/hc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y104        FDRE (Prop_fdre_C_Q)         0.518    -0.408 r  vga_controller_0/hc_reg[10]/Q
                         net (fo=16, routed)          1.115     0.707    vga_controller_0/hc_reg_n_0_[10]
    SLICE_X62Y102        LUT6 (Prop_lut6_I3_O)        0.124     0.831 r  vga_controller_0/addra0_i_22/O
                         net (fo=136, routed)         1.569     2.400    vga_controller_0/hc_reg[8]_0
    SLICE_X42Y111        LUT2 (Prop_lut2_I0_O)        0.124     2.524 r  vga_controller_0/addra0_i_2/O
                         net (fo=9, routed)           2.679     5.203    drawY[8]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[8]_P[2])
                                                      3.841     9.044 r  addra0/P[2]
                         net (fo=104, routed)        10.241    19.285    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/addra[2]
    RAMB36_X0Y12         RAMB36E1                                     r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.556    38.260    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    38.741    
                         clock uncertainty           -0.164    38.577    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    38.011    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.011    
                         arrival time                         -19.285    
  -------------------------------------------------------------------
                         slack                                 18.726    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 random_control_reg[14][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            random_control_reg[15][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.583%)  route 0.143ns (50.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.566    -0.598    pixel_clk
    SLICE_X45Y88         FDRE                                         r  random_control_reg[14][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  random_control_reg[14][0]/Q
                         net (fo=3, routed)           0.143    -0.314    random_control_reg_n_0_[14][0]
    SLICE_X42Y88         FDRE                                         r  random_control_reg[15][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.836    -0.837    pixel_clk
    SLICE_X42Y88         FDRE                                         r  random_control_reg[15][0]/C
                         clock pessimism              0.255    -0.582    
    SLICE_X42Y88         FDRE (Hold_fdre_C_D)         0.085    -0.497    random_control_reg[15][0]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 keyboard_controller/keycode_reg[3]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keyboard_controller/keycode_reg[3]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.562    -0.602    keyboard_controller/clk_out1
    SLICE_X58Y86         FDPE                                         r  keyboard_controller/keycode_reg[3]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y86         FDPE (Prop_fdpe_C_Q)         0.164    -0.438 r  keyboard_controller/keycode_reg[3]_P/Q
                         net (fo=1, routed)           0.082    -0.356    keyboard_controller/keycode_reg[3]_P_n_0
    SLICE_X59Y86         LUT3 (Prop_lut3_I0_O)        0.045    -0.311 r  keyboard_controller/keycode[3]_C_i_1/O
                         net (fo=6, routed)           0.000    -0.311    keyboard_controller/keycode[3]_C_i_1_n_0
    SLICE_X59Y86         FDCE                                         r  keyboard_controller/keycode_reg[3]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.832    -0.841    keyboard_controller/clk_out1
    SLICE_X59Y86         FDCE                                         r  keyboard_controller/keycode_reg[3]_C/C
                         clock pessimism              0.252    -0.589    
    SLICE_X59Y86         FDCE (Hold_fdce_C_D)         0.091    -0.498    keyboard_controller/keycode_reg[3]_C
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 random_control_reg[11][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            random_control_reg[12][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.302%)  route 0.122ns (42.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.567    -0.597    pixel_clk
    SLICE_X46Y99         FDRE                                         r  random_control_reg[11][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  random_control_reg[11][4]/Q
                         net (fo=3, routed)           0.122    -0.311    random_control_reg_n_0_[11][4]
    SLICE_X46Y98         FDRE                                         r  random_control_reg[12][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.838    -0.835    pixel_clk
    SLICE_X46Y98         FDRE                                         r  random_control_reg[12][4]/C
                         clock pessimism              0.254    -0.581    
    SLICE_X46Y98         FDRE (Hold_fdre_C_D)         0.059    -0.522    random_control_reg[12][4]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 random_control_reg[4][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            random_control_reg[5][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.917%)  route 0.124ns (43.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.562    -0.602    pixel_clk
    SLICE_X42Y105        FDRE                                         r  random_control_reg[4][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y105        FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  random_control_reg[4][10]/Q
                         net (fo=4, routed)           0.124    -0.314    random_control_reg_n_0_[4][10]
    SLICE_X42Y106        FDRE                                         r  random_control_reg[5][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.831    -0.841    pixel_clk
    SLICE_X42Y106        FDRE                                         r  random_control_reg[5][10]/C
                         clock pessimism              0.255    -0.586    
    SLICE_X42Y106        FDRE (Hold_fdre_C_D)         0.059    -0.527    random_control_reg[5][10]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 random_control_reg[10][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            random_control_reg[11][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.445%)  route 0.169ns (54.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.569    -0.595    pixel_clk
    SLICE_X43Y99         FDRE                                         r  random_control_reg[10][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  random_control_reg[10][4]/Q
                         net (fo=3, routed)           0.169    -0.285    random_control_reg_n_0_[10][4]
    SLICE_X46Y99         FDRE                                         r  random_control_reg[11][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.838    -0.835    pixel_clk
    SLICE_X46Y99         FDRE                                         r  random_control_reg[11][4]/C
                         clock pessimism              0.275    -0.560    
    SLICE_X46Y99         FDRE (Hold_fdre_C_D)         0.059    -0.501    random_control_reg[11][4]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 random_control_reg[13][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            random_control_reg[14][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.718%)  route 0.189ns (57.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.567    -0.597    pixel_clk
    SLICE_X47Y97         FDRE                                         r  random_control_reg[13][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  random_control_reg[13][8]/Q
                         net (fo=3, routed)           0.189    -0.267    random_control_reg_n_0_[13][8]
    SLICE_X45Y92         FDRE                                         r  random_control_reg[14][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.837    -0.836    pixel_clk
    SLICE_X45Y92         FDRE                                         r  random_control_reg[14][8]/C
                         clock pessimism              0.275    -0.561    
    SLICE_X45Y92         FDRE (Hold_fdre_C_D)         0.070    -0.491    random_control_reg[14][8]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 random_control_reg[13][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            random_control_reg[14][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.164ns (55.174%)  route 0.133ns (44.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.564    -0.600    pixel_clk
    SLICE_X42Y85         FDRE                                         r  random_control_reg[13][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  random_control_reg[13][10]/Q
                         net (fo=4, routed)           0.133    -0.303    random_control_reg_n_0_[13][10]
    SLICE_X42Y84         FDRE                                         r  random_control_reg[14][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.832    -0.841    pixel_clk
    SLICE_X42Y84         FDRE                                         r  random_control_reg[14][10]/C
                         clock pessimism              0.255    -0.586    
    SLICE_X42Y84         FDRE (Hold_fdre_C_D)         0.059    -0.527    random_control_reg[14][10]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 random_control_reg[14][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            random_control_reg[15][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.871%)  route 0.124ns (43.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.564    -0.600    pixel_clk
    SLICE_X42Y84         FDRE                                         r  random_control_reg[14][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y84         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  random_control_reg[14][10]/Q
                         net (fo=4, routed)           0.124    -0.312    random_control_reg_n_0_[14][10]
    SLICE_X42Y84         FDRE                                         r  random_control_reg[15][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.832    -0.841    pixel_clk
    SLICE_X42Y84         FDRE                                         r  random_control_reg[15][10]/C
                         clock pessimism              0.241    -0.600    
    SLICE_X42Y84         FDRE (Hold_fdre_C_D)         0.063    -0.537    random_control_reg[15][10]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.565    -0.599    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y87         FDRE                                         r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.116    -0.319    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X62Y87         FDRE                                         r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.835    -0.838    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y87         FDRE                                         r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.239    -0.599    
    SLICE_X62Y87         FDRE (Hold_fdre_C_D)         0.052    -0.547    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 random_control_reg[10][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            random_control_reg[11][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.078%)  route 0.194ns (57.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.569    -0.595    pixel_clk
    SLICE_X44Y99         FDRE                                         r  random_control_reg[10][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  random_control_reg[10][2]/Q
                         net (fo=3, routed)           0.194    -0.260    random_control_reg_n_0_[10][2]
    SLICE_X47Y99         FDRE                                         r  random_control_reg[11][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.838    -0.835    pixel_clk
    SLICE_X47Y99         FDRE                                         r  random_control_reg[11][2]/C
                         clock pessimism              0.275    -0.560    
    SLICE_X47Y99         FDRE (Hold_fdre_C_D)         0.070    -0.490    random_control_reg[11][2]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.230    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.725
Sources:            { instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.725      36.833     RAMB36_X2Y26     back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.725      36.833     RAMB36_X2Y28     back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.725      36.833     RAMB36_X2Y27     back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.725      36.833     RAMB36_X2Y29     back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.725      36.833     RAMB36_X3Y27     back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.725      36.833     RAMB36_X3Y28     back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.725      36.833     RAMB36_X2Y7      back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.725      36.833     RAMB36_X2Y8      back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.725      36.833     RAMB36_X2Y1      back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.725      36.833     RAMB36_X2Y5      back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.725      173.635    MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X46Y107    random_control_reg[5][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X46Y107    random_control_reg[6][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X37Y109    random_control_reg[6][9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X48Y102    random_control_reg[7][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X43Y102    random_control_reg[7][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X44Y102    random_control_reg[7][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X46Y102    random_control_reg[7][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X43Y102    random_control_reg[7][4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X48Y102    random_control_reg[8][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X43Y102    random_control_reg[8][1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X62Y35     back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_161_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X45Y105    random_control_reg[4][7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X46Y105    random_control_reg[4][8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X37Y106    random_control_reg[4][9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X47Y104    random_control_reg[5][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X42Y106    random_control_reg[5][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X41Y105    random_control_reg[5][11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X46Y107    random_control_reg[5][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X46Y103    random_control_reg[5][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X47Y103    random_control_reg[5][3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       18.063ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.063ns  (required time - arrival time)
  Source:                 vga_controller_0/hc_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.895ns  (logic 4.607ns (22.048%)  route 16.288ns (77.952%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 38.265 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.614    -0.926    vga_controller_0/clk_out1
    SLICE_X60Y104        FDRE                                         r  vga_controller_0/hc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y104        FDRE (Prop_fdre_C_Q)         0.518    -0.408 r  vga_controller_0/hc_reg[10]/Q
                         net (fo=16, routed)          1.115     0.707    vga_controller_0/hc_reg_n_0_[10]
    SLICE_X62Y102        LUT6 (Prop_lut6_I3_O)        0.124     0.831 r  vga_controller_0/addra0_i_22/O
                         net (fo=136, routed)         1.569     2.400    vga_controller_0/hc_reg[8]_0
    SLICE_X42Y111        LUT2 (Prop_lut2_I0_O)        0.124     2.524 r  vga_controller_0/addra0_i_2/O
                         net (fo=9, routed)           2.679     5.203    drawY[8]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[8]_P[8])
                                                      3.841     9.044 r  addra0/P[8]
                         net (fo=104, routed)        10.925    19.969    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y10         RAMB36E1                                     r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.561    38.265    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    38.746    
                         clock uncertainty           -0.148    38.598    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    38.032    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.032    
                         arrival time                         -19.969    
  -------------------------------------------------------------------
                         slack                                 18.063    

Slack (MET) :             18.067ns  (required time - arrival time)
  Source:                 vga_controller_0/hc_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.886ns  (logic 4.607ns (22.058%)  route 16.279ns (77.942%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 38.260 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.614    -0.926    vga_controller_0/clk_out1
    SLICE_X60Y104        FDRE                                         r  vga_controller_0/hc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y104        FDRE (Prop_fdre_C_Q)         0.518    -0.408 r  vga_controller_0/hc_reg[10]/Q
                         net (fo=16, routed)          1.115     0.707    vga_controller_0/hc_reg_n_0_[10]
    SLICE_X62Y102        LUT6 (Prop_lut6_I3_O)        0.124     0.831 r  vga_controller_0/addra0_i_22/O
                         net (fo=136, routed)         1.569     2.400    vga_controller_0/hc_reg[8]_0
    SLICE_X42Y111        LUT2 (Prop_lut2_I0_O)        0.124     2.524 r  vga_controller_0/addra0_i_2/O
                         net (fo=9, routed)           2.679     5.203    drawY[8]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[8]_P[1])
                                                      3.841     9.044 r  addra0/P[1]
                         net (fo=104, routed)        10.916    19.960    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y12         RAMB36E1                                     r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.556    38.260    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    38.741    
                         clock uncertainty           -0.148    38.593    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    38.027    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.027    
                         arrival time                         -19.960    
  -------------------------------------------------------------------
                         slack                                 18.067    

Slack (MET) :             18.331ns  (required time - arrival time)
  Source:                 vga_controller_0/hc_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.794ns  (logic 4.607ns (22.155%)  route 16.187ns (77.845%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 38.433 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.614    -0.926    vga_controller_0/clk_out1
    SLICE_X60Y104        FDRE                                         r  vga_controller_0/hc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y104        FDRE (Prop_fdre_C_Q)         0.518    -0.408 r  vga_controller_0/hc_reg[10]/Q
                         net (fo=16, routed)          1.115     0.707    vga_controller_0/hc_reg_n_0_[10]
    SLICE_X62Y102        LUT6 (Prop_lut6_I3_O)        0.124     0.831 r  vga_controller_0/addra0_i_22/O
                         net (fo=136, routed)         1.569     2.400    vga_controller_0/hc_reg[8]_0
    SLICE_X42Y111        LUT2 (Prop_lut2_I0_O)        0.124     2.524 r  vga_controller_0/addra0_i_2/O
                         net (fo=9, routed)           2.679     5.203    drawY[8]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[8]_P[1])
                                                      3.841     9.044 r  addra0/P[1]
                         net (fo=104, routed)        10.824    19.868    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y8          RAMB36E1                                     r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.728    38.433    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    38.913    
                         clock uncertainty           -0.148    38.765    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    38.199    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.199    
                         arrival time                         -19.868    
  -------------------------------------------------------------------
                         slack                                 18.331    

Slack (MET) :             18.408ns  (required time - arrival time)
  Source:                 vga_controller_0/hc_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.548ns  (logic 4.607ns (22.420%)  route 15.941ns (77.580%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 38.263 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.614    -0.926    vga_controller_0/clk_out1
    SLICE_X60Y104        FDRE                                         r  vga_controller_0/hc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y104        FDRE (Prop_fdre_C_Q)         0.518    -0.408 r  vga_controller_0/hc_reg[10]/Q
                         net (fo=16, routed)          1.115     0.707    vga_controller_0/hc_reg_n_0_[10]
    SLICE_X62Y102        LUT6 (Prop_lut6_I3_O)        0.124     0.831 r  vga_controller_0/addra0_i_22/O
                         net (fo=136, routed)         1.569     2.400    vga_controller_0/hc_reg[8]_0
    SLICE_X42Y111        LUT2 (Prop_lut2_I0_O)        0.124     2.524 r  vga_controller_0/addra0_i_2/O
                         net (fo=9, routed)           2.679     5.203    drawY[8]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[8]_P[1])
                                                      3.841     9.044 r  addra0/P[1]
                         net (fo=104, routed)        10.578    19.622    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y11         RAMB36E1                                     r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.559    38.263    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    38.744    
                         clock uncertainty           -0.148    38.596    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    38.030    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.030    
                         arrival time                         -19.622    
  -------------------------------------------------------------------
                         slack                                 18.408    

Slack (MET) :             18.554ns  (required time - arrival time)
  Source:                 vga_controller_0/hc_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.401ns  (logic 4.607ns (22.582%)  route 15.794ns (77.418%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 38.263 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.614    -0.926    vga_controller_0/clk_out1
    SLICE_X60Y104        FDRE                                         r  vga_controller_0/hc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y104        FDRE (Prop_fdre_C_Q)         0.518    -0.408 r  vga_controller_0/hc_reg[10]/Q
                         net (fo=16, routed)          1.115     0.707    vga_controller_0/hc_reg_n_0_[10]
    SLICE_X62Y102        LUT6 (Prop_lut6_I3_O)        0.124     0.831 r  vga_controller_0/addra0_i_22/O
                         net (fo=136, routed)         1.569     2.400    vga_controller_0/hc_reg[8]_0
    SLICE_X42Y111        LUT2 (Prop_lut2_I0_O)        0.124     2.524 r  vga_controller_0/addra0_i_2/O
                         net (fo=9, routed)           2.679     5.203    drawY[8]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[8]_P[5])
                                                      3.841     9.044 r  addra0/P[5]
                         net (fo=104, routed)        10.431    19.475    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y11         RAMB36E1                                     r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.559    38.263    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    38.744    
                         clock uncertainty           -0.148    38.596    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    38.030    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.030    
                         arrival time                         -19.475    
  -------------------------------------------------------------------
                         slack                                 18.554    

Slack (MET) :             18.569ns  (required time - arrival time)
  Source:                 vga_controller_0/hc_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.557ns  (logic 4.607ns (22.411%)  route 15.950ns (77.589%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 38.434 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.614    -0.926    vga_controller_0/clk_out1
    SLICE_X60Y104        FDRE                                         r  vga_controller_0/hc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y104        FDRE (Prop_fdre_C_Q)         0.518    -0.408 r  vga_controller_0/hc_reg[10]/Q
                         net (fo=16, routed)          1.115     0.707    vga_controller_0/hc_reg_n_0_[10]
    SLICE_X62Y102        LUT6 (Prop_lut6_I3_O)        0.124     0.831 r  vga_controller_0/addra0_i_22/O
                         net (fo=136, routed)         1.569     2.400    vga_controller_0/hc_reg[8]_0
    SLICE_X42Y111        LUT2 (Prop_lut2_I0_O)        0.124     2.524 r  vga_controller_0/addra0_i_2/O
                         net (fo=9, routed)           2.679     5.203    drawY[8]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[8]_P[8])
                                                      3.841     9.044 r  addra0/P[8]
                         net (fo=104, routed)        10.587    19.631    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y9          RAMB36E1                                     r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.729    38.434    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    38.914    
                         clock uncertainty           -0.148    38.766    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    38.200    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.200    
                         arrival time                         -19.631    
  -------------------------------------------------------------------
                         slack                                 18.569    

Slack (MET) :             18.667ns  (required time - arrival time)
  Source:                 vga_controller_0/hc_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.456ns  (logic 4.607ns (22.521%)  route 15.849ns (77.479%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 38.431 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.614    -0.926    vga_controller_0/clk_out1
    SLICE_X60Y104        FDRE                                         r  vga_controller_0/hc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y104        FDRE (Prop_fdre_C_Q)         0.518    -0.408 r  vga_controller_0/hc_reg[10]/Q
                         net (fo=16, routed)          1.115     0.707    vga_controller_0/hc_reg_n_0_[10]
    SLICE_X62Y102        LUT6 (Prop_lut6_I3_O)        0.124     0.831 r  vga_controller_0/addra0_i_22/O
                         net (fo=136, routed)         1.569     2.400    vga_controller_0/hc_reg[8]_0
    SLICE_X42Y111        LUT2 (Prop_lut2_I0_O)        0.124     2.524 r  vga_controller_0/addra0_i_2/O
                         net (fo=9, routed)           2.679     5.203    drawY[8]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[8]_P[1])
                                                      3.841     9.044 r  addra0/P[1]
                         net (fo=104, routed)        10.486    19.530    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y7          RAMB36E1                                     r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.726    38.431    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    38.911    
                         clock uncertainty           -0.148    38.763    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    38.197    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.197    
                         arrival time                         -19.530    
  -------------------------------------------------------------------
                         slack                                 18.667    

Slack (MET) :             18.689ns  (required time - arrival time)
  Source:                 vga_controller_0/hc_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.269ns  (logic 4.607ns (22.730%)  route 15.662ns (77.270%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 38.265 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.614    -0.926    vga_controller_0/clk_out1
    SLICE_X60Y104        FDRE                                         r  vga_controller_0/hc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y104        FDRE (Prop_fdre_C_Q)         0.518    -0.408 r  vga_controller_0/hc_reg[10]/Q
                         net (fo=16, routed)          1.115     0.707    vga_controller_0/hc_reg_n_0_[10]
    SLICE_X62Y102        LUT6 (Prop_lut6_I3_O)        0.124     0.831 r  vga_controller_0/addra0_i_22/O
                         net (fo=136, routed)         1.569     2.400    vga_controller_0/hc_reg[8]_0
    SLICE_X42Y111        LUT2 (Prop_lut2_I0_O)        0.124     2.524 r  vga_controller_0/addra0_i_2/O
                         net (fo=9, routed)           2.679     5.203    drawY[8]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[8]_P[10])
                                                      3.841     9.044 r  addra0/P[10]
                         net (fo=104, routed)        10.299    19.342    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/addra[10]
    RAMB36_X0Y10         RAMB36E1                                     r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.561    38.265    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    38.746    
                         clock uncertainty           -0.148    38.598    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    38.032    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.032    
                         arrival time                         -19.342    
  -------------------------------------------------------------------
                         slack                                 18.689    

Slack (MET) :             18.707ns  (required time - arrival time)
  Source:                 vga_controller_0/hc_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.251ns  (logic 4.607ns (22.749%)  route 15.644ns (77.251%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 38.265 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.614    -0.926    vga_controller_0/clk_out1
    SLICE_X60Y104        FDRE                                         r  vga_controller_0/hc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y104        FDRE (Prop_fdre_C_Q)         0.518    -0.408 r  vga_controller_0/hc_reg[10]/Q
                         net (fo=16, routed)          1.115     0.707    vga_controller_0/hc_reg_n_0_[10]
    SLICE_X62Y102        LUT6 (Prop_lut6_I3_O)        0.124     0.831 r  vga_controller_0/addra0_i_22/O
                         net (fo=136, routed)         1.569     2.400    vga_controller_0/hc_reg[8]_0
    SLICE_X42Y111        LUT2 (Prop_lut2_I0_O)        0.124     2.524 r  vga_controller_0/addra0_i_2/O
                         net (fo=9, routed)           2.679     5.203    drawY[8]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[8]_P[1])
                                                      3.841     9.044 r  addra0/P[1]
                         net (fo=104, routed)        10.281    19.325    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y10         RAMB36E1                                     r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.561    38.265    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    38.746    
                         clock uncertainty           -0.148    38.598    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    38.032    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.032    
                         arrival time                         -19.325    
  -------------------------------------------------------------------
                         slack                                 18.707    

Slack (MET) :             18.742ns  (required time - arrival time)
  Source:                 vga_controller_0/hc_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.211ns  (logic 4.607ns (22.794%)  route 15.604ns (77.206%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 38.260 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.614    -0.926    vga_controller_0/clk_out1
    SLICE_X60Y104        FDRE                                         r  vga_controller_0/hc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y104        FDRE (Prop_fdre_C_Q)         0.518    -0.408 r  vga_controller_0/hc_reg[10]/Q
                         net (fo=16, routed)          1.115     0.707    vga_controller_0/hc_reg_n_0_[10]
    SLICE_X62Y102        LUT6 (Prop_lut6_I3_O)        0.124     0.831 r  vga_controller_0/addra0_i_22/O
                         net (fo=136, routed)         1.569     2.400    vga_controller_0/hc_reg[8]_0
    SLICE_X42Y111        LUT2 (Prop_lut2_I0_O)        0.124     2.524 r  vga_controller_0/addra0_i_2/O
                         net (fo=9, routed)           2.679     5.203    drawY[8]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[8]_P[2])
                                                      3.841     9.044 r  addra0/P[2]
                         net (fo=104, routed)        10.241    19.285    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/addra[2]
    RAMB36_X0Y12         RAMB36E1                                     r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.556    38.260    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    38.741    
                         clock uncertainty           -0.148    38.593    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    38.027    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.027    
                         arrival time                         -19.285    
  -------------------------------------------------------------------
                         slack                                 18.742    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 random_control_reg[14][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            random_control_reg[15][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.583%)  route 0.143ns (50.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.566    -0.598    pixel_clk
    SLICE_X45Y88         FDRE                                         r  random_control_reg[14][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  random_control_reg[14][0]/Q
                         net (fo=3, routed)           0.143    -0.314    random_control_reg_n_0_[14][0]
    SLICE_X42Y88         FDRE                                         r  random_control_reg[15][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.836    -0.837    pixel_clk
    SLICE_X42Y88         FDRE                                         r  random_control_reg[15][0]/C
                         clock pessimism              0.255    -0.582    
    SLICE_X42Y88         FDRE (Hold_fdre_C_D)         0.085    -0.497    random_control_reg[15][0]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 keyboard_controller/keycode_reg[3]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keyboard_controller/keycode_reg[3]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.562    -0.602    keyboard_controller/clk_out1
    SLICE_X58Y86         FDPE                                         r  keyboard_controller/keycode_reg[3]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y86         FDPE (Prop_fdpe_C_Q)         0.164    -0.438 r  keyboard_controller/keycode_reg[3]_P/Q
                         net (fo=1, routed)           0.082    -0.356    keyboard_controller/keycode_reg[3]_P_n_0
    SLICE_X59Y86         LUT3 (Prop_lut3_I0_O)        0.045    -0.311 r  keyboard_controller/keycode[3]_C_i_1/O
                         net (fo=6, routed)           0.000    -0.311    keyboard_controller/keycode[3]_C_i_1_n_0
    SLICE_X59Y86         FDCE                                         r  keyboard_controller/keycode_reg[3]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.832    -0.841    keyboard_controller/clk_out1
    SLICE_X59Y86         FDCE                                         r  keyboard_controller/keycode_reg[3]_C/C
                         clock pessimism              0.252    -0.589    
    SLICE_X59Y86         FDCE (Hold_fdce_C_D)         0.091    -0.498    keyboard_controller/keycode_reg[3]_C
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 random_control_reg[11][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            random_control_reg[12][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.302%)  route 0.122ns (42.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.567    -0.597    pixel_clk
    SLICE_X46Y99         FDRE                                         r  random_control_reg[11][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  random_control_reg[11][4]/Q
                         net (fo=3, routed)           0.122    -0.311    random_control_reg_n_0_[11][4]
    SLICE_X46Y98         FDRE                                         r  random_control_reg[12][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.838    -0.835    pixel_clk
    SLICE_X46Y98         FDRE                                         r  random_control_reg[12][4]/C
                         clock pessimism              0.254    -0.581    
    SLICE_X46Y98         FDRE (Hold_fdre_C_D)         0.059    -0.522    random_control_reg[12][4]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 random_control_reg[4][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            random_control_reg[5][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.917%)  route 0.124ns (43.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.562    -0.602    pixel_clk
    SLICE_X42Y105        FDRE                                         r  random_control_reg[4][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y105        FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  random_control_reg[4][10]/Q
                         net (fo=4, routed)           0.124    -0.314    random_control_reg_n_0_[4][10]
    SLICE_X42Y106        FDRE                                         r  random_control_reg[5][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.831    -0.841    pixel_clk
    SLICE_X42Y106        FDRE                                         r  random_control_reg[5][10]/C
                         clock pessimism              0.255    -0.586    
    SLICE_X42Y106        FDRE (Hold_fdre_C_D)         0.059    -0.527    random_control_reg[5][10]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 random_control_reg[10][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            random_control_reg[11][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.445%)  route 0.169ns (54.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.569    -0.595    pixel_clk
    SLICE_X43Y99         FDRE                                         r  random_control_reg[10][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  random_control_reg[10][4]/Q
                         net (fo=3, routed)           0.169    -0.285    random_control_reg_n_0_[10][4]
    SLICE_X46Y99         FDRE                                         r  random_control_reg[11][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.838    -0.835    pixel_clk
    SLICE_X46Y99         FDRE                                         r  random_control_reg[11][4]/C
                         clock pessimism              0.275    -0.560    
    SLICE_X46Y99         FDRE (Hold_fdre_C_D)         0.059    -0.501    random_control_reg[11][4]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 random_control_reg[13][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            random_control_reg[14][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.718%)  route 0.189ns (57.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.567    -0.597    pixel_clk
    SLICE_X47Y97         FDRE                                         r  random_control_reg[13][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  random_control_reg[13][8]/Q
                         net (fo=3, routed)           0.189    -0.267    random_control_reg_n_0_[13][8]
    SLICE_X45Y92         FDRE                                         r  random_control_reg[14][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.837    -0.836    pixel_clk
    SLICE_X45Y92         FDRE                                         r  random_control_reg[14][8]/C
                         clock pessimism              0.275    -0.561    
    SLICE_X45Y92         FDRE (Hold_fdre_C_D)         0.070    -0.491    random_control_reg[14][8]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 random_control_reg[13][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            random_control_reg[14][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.164ns (55.174%)  route 0.133ns (44.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.564    -0.600    pixel_clk
    SLICE_X42Y85         FDRE                                         r  random_control_reg[13][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  random_control_reg[13][10]/Q
                         net (fo=4, routed)           0.133    -0.303    random_control_reg_n_0_[13][10]
    SLICE_X42Y84         FDRE                                         r  random_control_reg[14][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.832    -0.841    pixel_clk
    SLICE_X42Y84         FDRE                                         r  random_control_reg[14][10]/C
                         clock pessimism              0.255    -0.586    
    SLICE_X42Y84         FDRE (Hold_fdre_C_D)         0.059    -0.527    random_control_reg[14][10]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 random_control_reg[14][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            random_control_reg[15][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.871%)  route 0.124ns (43.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.564    -0.600    pixel_clk
    SLICE_X42Y84         FDRE                                         r  random_control_reg[14][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y84         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  random_control_reg[14][10]/Q
                         net (fo=4, routed)           0.124    -0.312    random_control_reg_n_0_[14][10]
    SLICE_X42Y84         FDRE                                         r  random_control_reg[15][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.832    -0.841    pixel_clk
    SLICE_X42Y84         FDRE                                         r  random_control_reg[15][10]/C
                         clock pessimism              0.241    -0.600    
    SLICE_X42Y84         FDRE (Hold_fdre_C_D)         0.063    -0.537    random_control_reg[15][10]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.565    -0.599    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y87         FDRE                                         r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.116    -0.319    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X62Y87         FDRE                                         r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.835    -0.838    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y87         FDRE                                         r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.239    -0.599    
    SLICE_X62Y87         FDRE (Hold_fdre_C_D)         0.052    -0.547    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 random_control_reg[10][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            random_control_reg[11][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.078%)  route 0.194ns (57.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.569    -0.595    pixel_clk
    SLICE_X44Y99         FDRE                                         r  random_control_reg[10][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  random_control_reg[10][2]/Q
                         net (fo=3, routed)           0.194    -0.260    random_control_reg_n_0_[10][2]
    SLICE_X47Y99         FDRE                                         r  random_control_reg[11][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.838    -0.835    pixel_clk
    SLICE_X47Y99         FDRE                                         r  random_control_reg[11][2]/C
                         clock pessimism              0.275    -0.560    
    SLICE_X47Y99         FDRE (Hold_fdre_C_D)         0.070    -0.490    random_control_reg[11][2]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.230    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.725
Sources:            { instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.725      36.833     RAMB36_X2Y26     back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.725      36.833     RAMB36_X2Y28     back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.725      36.833     RAMB36_X2Y27     back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.725      36.833     RAMB36_X2Y29     back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.725      36.833     RAMB36_X3Y27     back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.725      36.833     RAMB36_X3Y28     back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.725      36.833     RAMB36_X2Y7      back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.725      36.833     RAMB36_X2Y8      back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.725      36.833     RAMB36_X2Y1      back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.725      36.833     RAMB36_X2Y5      back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.725      173.635    MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X46Y107    random_control_reg[5][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X46Y107    random_control_reg[6][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X37Y109    random_control_reg[6][9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X48Y102    random_control_reg[7][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X43Y102    random_control_reg[7][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X44Y102    random_control_reg[7][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X46Y102    random_control_reg[7][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X43Y102    random_control_reg[7][4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X48Y102    random_control_reg[8][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X43Y102    random_control_reg[8][1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X62Y35     back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_161_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X45Y105    random_control_reg[4][7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X46Y105    random_control_reg[4][8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X37Y106    random_control_reg[4][9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X47Y104    random_control_reg[5][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X42Y106    random_control_reg[5][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X41Y105    random_control_reg[5][11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X46Y107    random_control_reg[5][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X46Y103    random_control_reg[5][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X47Y103    random_control_reg[5][3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       18.047ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.047ns  (required time - arrival time)
  Source:                 vga_controller_0/hc_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.895ns  (logic 4.607ns (22.048%)  route 16.288ns (77.952%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 38.265 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.614    -0.926    vga_controller_0/clk_out1
    SLICE_X60Y104        FDRE                                         r  vga_controller_0/hc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y104        FDRE (Prop_fdre_C_Q)         0.518    -0.408 r  vga_controller_0/hc_reg[10]/Q
                         net (fo=16, routed)          1.115     0.707    vga_controller_0/hc_reg_n_0_[10]
    SLICE_X62Y102        LUT6 (Prop_lut6_I3_O)        0.124     0.831 r  vga_controller_0/addra0_i_22/O
                         net (fo=136, routed)         1.569     2.400    vga_controller_0/hc_reg[8]_0
    SLICE_X42Y111        LUT2 (Prop_lut2_I0_O)        0.124     2.524 r  vga_controller_0/addra0_i_2/O
                         net (fo=9, routed)           2.679     5.203    drawY[8]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[8]_P[8])
                                                      3.841     9.044 r  addra0/P[8]
                         net (fo=104, routed)        10.925    19.969    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y10         RAMB36E1                                     r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.561    38.265    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    38.746    
                         clock uncertainty           -0.164    38.582    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    38.016    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.016    
                         arrival time                         -19.969    
  -------------------------------------------------------------------
                         slack                                 18.047    

Slack (MET) :             18.051ns  (required time - arrival time)
  Source:                 vga_controller_0/hc_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.886ns  (logic 4.607ns (22.058%)  route 16.279ns (77.942%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 38.260 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.614    -0.926    vga_controller_0/clk_out1
    SLICE_X60Y104        FDRE                                         r  vga_controller_0/hc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y104        FDRE (Prop_fdre_C_Q)         0.518    -0.408 r  vga_controller_0/hc_reg[10]/Q
                         net (fo=16, routed)          1.115     0.707    vga_controller_0/hc_reg_n_0_[10]
    SLICE_X62Y102        LUT6 (Prop_lut6_I3_O)        0.124     0.831 r  vga_controller_0/addra0_i_22/O
                         net (fo=136, routed)         1.569     2.400    vga_controller_0/hc_reg[8]_0
    SLICE_X42Y111        LUT2 (Prop_lut2_I0_O)        0.124     2.524 r  vga_controller_0/addra0_i_2/O
                         net (fo=9, routed)           2.679     5.203    drawY[8]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[8]_P[1])
                                                      3.841     9.044 r  addra0/P[1]
                         net (fo=104, routed)        10.916    19.960    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y12         RAMB36E1                                     r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.556    38.260    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    38.741    
                         clock uncertainty           -0.164    38.577    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    38.011    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.011    
                         arrival time                         -19.960    
  -------------------------------------------------------------------
                         slack                                 18.051    

Slack (MET) :             18.315ns  (required time - arrival time)
  Source:                 vga_controller_0/hc_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.794ns  (logic 4.607ns (22.155%)  route 16.187ns (77.845%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 38.433 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.614    -0.926    vga_controller_0/clk_out1
    SLICE_X60Y104        FDRE                                         r  vga_controller_0/hc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y104        FDRE (Prop_fdre_C_Q)         0.518    -0.408 r  vga_controller_0/hc_reg[10]/Q
                         net (fo=16, routed)          1.115     0.707    vga_controller_0/hc_reg_n_0_[10]
    SLICE_X62Y102        LUT6 (Prop_lut6_I3_O)        0.124     0.831 r  vga_controller_0/addra0_i_22/O
                         net (fo=136, routed)         1.569     2.400    vga_controller_0/hc_reg[8]_0
    SLICE_X42Y111        LUT2 (Prop_lut2_I0_O)        0.124     2.524 r  vga_controller_0/addra0_i_2/O
                         net (fo=9, routed)           2.679     5.203    drawY[8]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[8]_P[1])
                                                      3.841     9.044 r  addra0/P[1]
                         net (fo=104, routed)        10.824    19.868    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y8          RAMB36E1                                     r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.728    38.433    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    38.913    
                         clock uncertainty           -0.164    38.750    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    38.184    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.184    
                         arrival time                         -19.868    
  -------------------------------------------------------------------
                         slack                                 18.315    

Slack (MET) :             18.392ns  (required time - arrival time)
  Source:                 vga_controller_0/hc_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.548ns  (logic 4.607ns (22.420%)  route 15.941ns (77.580%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 38.263 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.614    -0.926    vga_controller_0/clk_out1
    SLICE_X60Y104        FDRE                                         r  vga_controller_0/hc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y104        FDRE (Prop_fdre_C_Q)         0.518    -0.408 r  vga_controller_0/hc_reg[10]/Q
                         net (fo=16, routed)          1.115     0.707    vga_controller_0/hc_reg_n_0_[10]
    SLICE_X62Y102        LUT6 (Prop_lut6_I3_O)        0.124     0.831 r  vga_controller_0/addra0_i_22/O
                         net (fo=136, routed)         1.569     2.400    vga_controller_0/hc_reg[8]_0
    SLICE_X42Y111        LUT2 (Prop_lut2_I0_O)        0.124     2.524 r  vga_controller_0/addra0_i_2/O
                         net (fo=9, routed)           2.679     5.203    drawY[8]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[8]_P[1])
                                                      3.841     9.044 r  addra0/P[1]
                         net (fo=104, routed)        10.578    19.622    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y11         RAMB36E1                                     r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.559    38.263    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    38.744    
                         clock uncertainty           -0.164    38.580    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    38.014    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.014    
                         arrival time                         -19.622    
  -------------------------------------------------------------------
                         slack                                 18.392    

Slack (MET) :             18.539ns  (required time - arrival time)
  Source:                 vga_controller_0/hc_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.401ns  (logic 4.607ns (22.582%)  route 15.794ns (77.418%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 38.263 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.614    -0.926    vga_controller_0/clk_out1
    SLICE_X60Y104        FDRE                                         r  vga_controller_0/hc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y104        FDRE (Prop_fdre_C_Q)         0.518    -0.408 r  vga_controller_0/hc_reg[10]/Q
                         net (fo=16, routed)          1.115     0.707    vga_controller_0/hc_reg_n_0_[10]
    SLICE_X62Y102        LUT6 (Prop_lut6_I3_O)        0.124     0.831 r  vga_controller_0/addra0_i_22/O
                         net (fo=136, routed)         1.569     2.400    vga_controller_0/hc_reg[8]_0
    SLICE_X42Y111        LUT2 (Prop_lut2_I0_O)        0.124     2.524 r  vga_controller_0/addra0_i_2/O
                         net (fo=9, routed)           2.679     5.203    drawY[8]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[8]_P[5])
                                                      3.841     9.044 r  addra0/P[5]
                         net (fo=104, routed)        10.431    19.475    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y11         RAMB36E1                                     r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.559    38.263    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    38.744    
                         clock uncertainty           -0.164    38.580    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    38.014    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.014    
                         arrival time                         -19.475    
  -------------------------------------------------------------------
                         slack                                 18.539    

Slack (MET) :             18.553ns  (required time - arrival time)
  Source:                 vga_controller_0/hc_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.557ns  (logic 4.607ns (22.411%)  route 15.950ns (77.589%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 38.434 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.614    -0.926    vga_controller_0/clk_out1
    SLICE_X60Y104        FDRE                                         r  vga_controller_0/hc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y104        FDRE (Prop_fdre_C_Q)         0.518    -0.408 r  vga_controller_0/hc_reg[10]/Q
                         net (fo=16, routed)          1.115     0.707    vga_controller_0/hc_reg_n_0_[10]
    SLICE_X62Y102        LUT6 (Prop_lut6_I3_O)        0.124     0.831 r  vga_controller_0/addra0_i_22/O
                         net (fo=136, routed)         1.569     2.400    vga_controller_0/hc_reg[8]_0
    SLICE_X42Y111        LUT2 (Prop_lut2_I0_O)        0.124     2.524 r  vga_controller_0/addra0_i_2/O
                         net (fo=9, routed)           2.679     5.203    drawY[8]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[8]_P[8])
                                                      3.841     9.044 r  addra0/P[8]
                         net (fo=104, routed)        10.587    19.631    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y9          RAMB36E1                                     r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.729    38.434    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    38.914    
                         clock uncertainty           -0.164    38.751    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    38.185    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.185    
                         arrival time                         -19.631    
  -------------------------------------------------------------------
                         slack                                 18.553    

Slack (MET) :             18.651ns  (required time - arrival time)
  Source:                 vga_controller_0/hc_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.456ns  (logic 4.607ns (22.521%)  route 15.849ns (77.479%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 38.431 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.614    -0.926    vga_controller_0/clk_out1
    SLICE_X60Y104        FDRE                                         r  vga_controller_0/hc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y104        FDRE (Prop_fdre_C_Q)         0.518    -0.408 r  vga_controller_0/hc_reg[10]/Q
                         net (fo=16, routed)          1.115     0.707    vga_controller_0/hc_reg_n_0_[10]
    SLICE_X62Y102        LUT6 (Prop_lut6_I3_O)        0.124     0.831 r  vga_controller_0/addra0_i_22/O
                         net (fo=136, routed)         1.569     2.400    vga_controller_0/hc_reg[8]_0
    SLICE_X42Y111        LUT2 (Prop_lut2_I0_O)        0.124     2.524 r  vga_controller_0/addra0_i_2/O
                         net (fo=9, routed)           2.679     5.203    drawY[8]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[8]_P[1])
                                                      3.841     9.044 r  addra0/P[1]
                         net (fo=104, routed)        10.486    19.530    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y7          RAMB36E1                                     r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.726    38.431    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    38.911    
                         clock uncertainty           -0.164    38.748    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    38.182    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.182    
                         arrival time                         -19.530    
  -------------------------------------------------------------------
                         slack                                 18.651    

Slack (MET) :             18.674ns  (required time - arrival time)
  Source:                 vga_controller_0/hc_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.269ns  (logic 4.607ns (22.730%)  route 15.662ns (77.270%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 38.265 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.614    -0.926    vga_controller_0/clk_out1
    SLICE_X60Y104        FDRE                                         r  vga_controller_0/hc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y104        FDRE (Prop_fdre_C_Q)         0.518    -0.408 r  vga_controller_0/hc_reg[10]/Q
                         net (fo=16, routed)          1.115     0.707    vga_controller_0/hc_reg_n_0_[10]
    SLICE_X62Y102        LUT6 (Prop_lut6_I3_O)        0.124     0.831 r  vga_controller_0/addra0_i_22/O
                         net (fo=136, routed)         1.569     2.400    vga_controller_0/hc_reg[8]_0
    SLICE_X42Y111        LUT2 (Prop_lut2_I0_O)        0.124     2.524 r  vga_controller_0/addra0_i_2/O
                         net (fo=9, routed)           2.679     5.203    drawY[8]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[8]_P[10])
                                                      3.841     9.044 r  addra0/P[10]
                         net (fo=104, routed)        10.299    19.342    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/addra[10]
    RAMB36_X0Y10         RAMB36E1                                     r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.561    38.265    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    38.746    
                         clock uncertainty           -0.164    38.582    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    38.016    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.016    
                         arrival time                         -19.342    
  -------------------------------------------------------------------
                         slack                                 18.674    

Slack (MET) :             18.691ns  (required time - arrival time)
  Source:                 vga_controller_0/hc_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.251ns  (logic 4.607ns (22.749%)  route 15.644ns (77.251%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 38.265 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.614    -0.926    vga_controller_0/clk_out1
    SLICE_X60Y104        FDRE                                         r  vga_controller_0/hc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y104        FDRE (Prop_fdre_C_Q)         0.518    -0.408 r  vga_controller_0/hc_reg[10]/Q
                         net (fo=16, routed)          1.115     0.707    vga_controller_0/hc_reg_n_0_[10]
    SLICE_X62Y102        LUT6 (Prop_lut6_I3_O)        0.124     0.831 r  vga_controller_0/addra0_i_22/O
                         net (fo=136, routed)         1.569     2.400    vga_controller_0/hc_reg[8]_0
    SLICE_X42Y111        LUT2 (Prop_lut2_I0_O)        0.124     2.524 r  vga_controller_0/addra0_i_2/O
                         net (fo=9, routed)           2.679     5.203    drawY[8]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[8]_P[1])
                                                      3.841     9.044 r  addra0/P[1]
                         net (fo=104, routed)        10.281    19.325    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y10         RAMB36E1                                     r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.561    38.265    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    38.746    
                         clock uncertainty           -0.164    38.582    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    38.016    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.016    
                         arrival time                         -19.325    
  -------------------------------------------------------------------
                         slack                                 18.691    

Slack (MET) :             18.726ns  (required time - arrival time)
  Source:                 vga_controller_0/hc_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.211ns  (logic 4.607ns (22.794%)  route 15.604ns (77.206%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 38.260 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.614    -0.926    vga_controller_0/clk_out1
    SLICE_X60Y104        FDRE                                         r  vga_controller_0/hc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y104        FDRE (Prop_fdre_C_Q)         0.518    -0.408 r  vga_controller_0/hc_reg[10]/Q
                         net (fo=16, routed)          1.115     0.707    vga_controller_0/hc_reg_n_0_[10]
    SLICE_X62Y102        LUT6 (Prop_lut6_I3_O)        0.124     0.831 r  vga_controller_0/addra0_i_22/O
                         net (fo=136, routed)         1.569     2.400    vga_controller_0/hc_reg[8]_0
    SLICE_X42Y111        LUT2 (Prop_lut2_I0_O)        0.124     2.524 r  vga_controller_0/addra0_i_2/O
                         net (fo=9, routed)           2.679     5.203    drawY[8]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[8]_P[2])
                                                      3.841     9.044 r  addra0/P[2]
                         net (fo=104, routed)        10.241    19.285    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/addra[2]
    RAMB36_X0Y12         RAMB36E1                                     r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.556    38.260    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    38.741    
                         clock uncertainty           -0.164    38.577    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    38.011    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.011    
                         arrival time                         -19.285    
  -------------------------------------------------------------------
                         slack                                 18.726    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 random_control_reg[14][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            random_control_reg[15][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.583%)  route 0.143ns (50.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.566    -0.598    pixel_clk
    SLICE_X45Y88         FDRE                                         r  random_control_reg[14][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  random_control_reg[14][0]/Q
                         net (fo=3, routed)           0.143    -0.314    random_control_reg_n_0_[14][0]
    SLICE_X42Y88         FDRE                                         r  random_control_reg[15][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.836    -0.837    pixel_clk
    SLICE_X42Y88         FDRE                                         r  random_control_reg[15][0]/C
                         clock pessimism              0.255    -0.582    
                         clock uncertainty            0.164    -0.419    
    SLICE_X42Y88         FDRE (Hold_fdre_C_D)         0.085    -0.334    random_control_reg[15][0]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 keyboard_controller/keycode_reg[3]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keyboard_controller/keycode_reg[3]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.562    -0.602    keyboard_controller/clk_out1
    SLICE_X58Y86         FDPE                                         r  keyboard_controller/keycode_reg[3]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y86         FDPE (Prop_fdpe_C_Q)         0.164    -0.438 r  keyboard_controller/keycode_reg[3]_P/Q
                         net (fo=1, routed)           0.082    -0.356    keyboard_controller/keycode_reg[3]_P_n_0
    SLICE_X59Y86         LUT3 (Prop_lut3_I0_O)        0.045    -0.311 r  keyboard_controller/keycode[3]_C_i_1/O
                         net (fo=6, routed)           0.000    -0.311    keyboard_controller/keycode[3]_C_i_1_n_0
    SLICE_X59Y86         FDCE                                         r  keyboard_controller/keycode_reg[3]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.832    -0.841    keyboard_controller/clk_out1
    SLICE_X59Y86         FDCE                                         r  keyboard_controller/keycode_reg[3]_C/C
                         clock pessimism              0.252    -0.589    
                         clock uncertainty            0.164    -0.426    
    SLICE_X59Y86         FDCE (Hold_fdce_C_D)         0.091    -0.335    keyboard_controller/keycode_reg[3]_C
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 random_control_reg[11][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            random_control_reg[12][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.302%)  route 0.122ns (42.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.567    -0.597    pixel_clk
    SLICE_X46Y99         FDRE                                         r  random_control_reg[11][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  random_control_reg[11][4]/Q
                         net (fo=3, routed)           0.122    -0.311    random_control_reg_n_0_[11][4]
    SLICE_X46Y98         FDRE                                         r  random_control_reg[12][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.838    -0.835    pixel_clk
    SLICE_X46Y98         FDRE                                         r  random_control_reg[12][4]/C
                         clock pessimism              0.254    -0.581    
                         clock uncertainty            0.164    -0.418    
    SLICE_X46Y98         FDRE (Hold_fdre_C_D)         0.059    -0.359    random_control_reg[12][4]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 random_control_reg[4][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            random_control_reg[5][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.917%)  route 0.124ns (43.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.562    -0.602    pixel_clk
    SLICE_X42Y105        FDRE                                         r  random_control_reg[4][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y105        FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  random_control_reg[4][10]/Q
                         net (fo=4, routed)           0.124    -0.314    random_control_reg_n_0_[4][10]
    SLICE_X42Y106        FDRE                                         r  random_control_reg[5][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.831    -0.841    pixel_clk
    SLICE_X42Y106        FDRE                                         r  random_control_reg[5][10]/C
                         clock pessimism              0.255    -0.586    
                         clock uncertainty            0.164    -0.422    
    SLICE_X42Y106        FDRE (Hold_fdre_C_D)         0.059    -0.363    random_control_reg[5][10]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 random_control_reg[10][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            random_control_reg[11][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.445%)  route 0.169ns (54.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.569    -0.595    pixel_clk
    SLICE_X43Y99         FDRE                                         r  random_control_reg[10][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  random_control_reg[10][4]/Q
                         net (fo=3, routed)           0.169    -0.285    random_control_reg_n_0_[10][4]
    SLICE_X46Y99         FDRE                                         r  random_control_reg[11][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.838    -0.835    pixel_clk
    SLICE_X46Y99         FDRE                                         r  random_control_reg[11][4]/C
                         clock pessimism              0.275    -0.560    
                         clock uncertainty            0.164    -0.397    
    SLICE_X46Y99         FDRE (Hold_fdre_C_D)         0.059    -0.338    random_control_reg[11][4]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 random_control_reg[13][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            random_control_reg[14][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.718%)  route 0.189ns (57.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.567    -0.597    pixel_clk
    SLICE_X47Y97         FDRE                                         r  random_control_reg[13][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  random_control_reg[13][8]/Q
                         net (fo=3, routed)           0.189    -0.267    random_control_reg_n_0_[13][8]
    SLICE_X45Y92         FDRE                                         r  random_control_reg[14][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.837    -0.836    pixel_clk
    SLICE_X45Y92         FDRE                                         r  random_control_reg[14][8]/C
                         clock pessimism              0.275    -0.561    
                         clock uncertainty            0.164    -0.398    
    SLICE_X45Y92         FDRE (Hold_fdre_C_D)         0.070    -0.328    random_control_reg[14][8]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 random_control_reg[13][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            random_control_reg[14][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.164ns (55.174%)  route 0.133ns (44.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.564    -0.600    pixel_clk
    SLICE_X42Y85         FDRE                                         r  random_control_reg[13][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  random_control_reg[13][10]/Q
                         net (fo=4, routed)           0.133    -0.303    random_control_reg_n_0_[13][10]
    SLICE_X42Y84         FDRE                                         r  random_control_reg[14][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.832    -0.841    pixel_clk
    SLICE_X42Y84         FDRE                                         r  random_control_reg[14][10]/C
                         clock pessimism              0.255    -0.586    
                         clock uncertainty            0.164    -0.423    
    SLICE_X42Y84         FDRE (Hold_fdre_C_D)         0.059    -0.364    random_control_reg[14][10]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 random_control_reg[14][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            random_control_reg[15][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.871%)  route 0.124ns (43.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.564    -0.600    pixel_clk
    SLICE_X42Y84         FDRE                                         r  random_control_reg[14][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y84         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  random_control_reg[14][10]/Q
                         net (fo=4, routed)           0.124    -0.312    random_control_reg_n_0_[14][10]
    SLICE_X42Y84         FDRE                                         r  random_control_reg[15][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.832    -0.841    pixel_clk
    SLICE_X42Y84         FDRE                                         r  random_control_reg[15][10]/C
                         clock pessimism              0.241    -0.600    
                         clock uncertainty            0.164    -0.437    
    SLICE_X42Y84         FDRE (Hold_fdre_C_D)         0.063    -0.374    random_control_reg[15][10]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.565    -0.599    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y87         FDRE                                         r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.116    -0.319    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X62Y87         FDRE                                         r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.835    -0.838    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y87         FDRE                                         r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.239    -0.599    
                         clock uncertainty            0.164    -0.436    
    SLICE_X62Y87         FDRE (Hold_fdre_C_D)         0.052    -0.384    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 random_control_reg[10][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            random_control_reg[11][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.078%)  route 0.194ns (57.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.569    -0.595    pixel_clk
    SLICE_X44Y99         FDRE                                         r  random_control_reg[10][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  random_control_reg[10][2]/Q
                         net (fo=3, routed)           0.194    -0.260    random_control_reg_n_0_[10][2]
    SLICE_X47Y99         FDRE                                         r  random_control_reg[11][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.838    -0.835    pixel_clk
    SLICE_X47Y99         FDRE                                         r  random_control_reg[11][2]/C
                         clock pessimism              0.275    -0.560    
                         clock uncertainty            0.164    -0.397    
    SLICE_X47Y99         FDRE (Hold_fdre_C_D)         0.070    -0.327    random_control_reg[11][2]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.066    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       18.047ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.047ns  (required time - arrival time)
  Source:                 vga_controller_0/hc_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.895ns  (logic 4.607ns (22.048%)  route 16.288ns (77.952%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 38.265 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.614    -0.926    vga_controller_0/clk_out1
    SLICE_X60Y104        FDRE                                         r  vga_controller_0/hc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y104        FDRE (Prop_fdre_C_Q)         0.518    -0.408 r  vga_controller_0/hc_reg[10]/Q
                         net (fo=16, routed)          1.115     0.707    vga_controller_0/hc_reg_n_0_[10]
    SLICE_X62Y102        LUT6 (Prop_lut6_I3_O)        0.124     0.831 r  vga_controller_0/addra0_i_22/O
                         net (fo=136, routed)         1.569     2.400    vga_controller_0/hc_reg[8]_0
    SLICE_X42Y111        LUT2 (Prop_lut2_I0_O)        0.124     2.524 r  vga_controller_0/addra0_i_2/O
                         net (fo=9, routed)           2.679     5.203    drawY[8]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[8]_P[8])
                                                      3.841     9.044 r  addra0/P[8]
                         net (fo=104, routed)        10.925    19.969    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y10         RAMB36E1                                     r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.561    38.265    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    38.746    
                         clock uncertainty           -0.164    38.582    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    38.016    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.016    
                         arrival time                         -19.969    
  -------------------------------------------------------------------
                         slack                                 18.047    

Slack (MET) :             18.051ns  (required time - arrival time)
  Source:                 vga_controller_0/hc_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.886ns  (logic 4.607ns (22.058%)  route 16.279ns (77.942%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 38.260 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.614    -0.926    vga_controller_0/clk_out1
    SLICE_X60Y104        FDRE                                         r  vga_controller_0/hc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y104        FDRE (Prop_fdre_C_Q)         0.518    -0.408 r  vga_controller_0/hc_reg[10]/Q
                         net (fo=16, routed)          1.115     0.707    vga_controller_0/hc_reg_n_0_[10]
    SLICE_X62Y102        LUT6 (Prop_lut6_I3_O)        0.124     0.831 r  vga_controller_0/addra0_i_22/O
                         net (fo=136, routed)         1.569     2.400    vga_controller_0/hc_reg[8]_0
    SLICE_X42Y111        LUT2 (Prop_lut2_I0_O)        0.124     2.524 r  vga_controller_0/addra0_i_2/O
                         net (fo=9, routed)           2.679     5.203    drawY[8]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[8]_P[1])
                                                      3.841     9.044 r  addra0/P[1]
                         net (fo=104, routed)        10.916    19.960    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y12         RAMB36E1                                     r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.556    38.260    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    38.741    
                         clock uncertainty           -0.164    38.577    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    38.011    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.011    
                         arrival time                         -19.960    
  -------------------------------------------------------------------
                         slack                                 18.051    

Slack (MET) :             18.315ns  (required time - arrival time)
  Source:                 vga_controller_0/hc_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.794ns  (logic 4.607ns (22.155%)  route 16.187ns (77.845%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 38.433 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.614    -0.926    vga_controller_0/clk_out1
    SLICE_X60Y104        FDRE                                         r  vga_controller_0/hc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y104        FDRE (Prop_fdre_C_Q)         0.518    -0.408 r  vga_controller_0/hc_reg[10]/Q
                         net (fo=16, routed)          1.115     0.707    vga_controller_0/hc_reg_n_0_[10]
    SLICE_X62Y102        LUT6 (Prop_lut6_I3_O)        0.124     0.831 r  vga_controller_0/addra0_i_22/O
                         net (fo=136, routed)         1.569     2.400    vga_controller_0/hc_reg[8]_0
    SLICE_X42Y111        LUT2 (Prop_lut2_I0_O)        0.124     2.524 r  vga_controller_0/addra0_i_2/O
                         net (fo=9, routed)           2.679     5.203    drawY[8]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[8]_P[1])
                                                      3.841     9.044 r  addra0/P[1]
                         net (fo=104, routed)        10.824    19.868    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y8          RAMB36E1                                     r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.728    38.433    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    38.913    
                         clock uncertainty           -0.164    38.750    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    38.184    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.184    
                         arrival time                         -19.868    
  -------------------------------------------------------------------
                         slack                                 18.315    

Slack (MET) :             18.392ns  (required time - arrival time)
  Source:                 vga_controller_0/hc_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.548ns  (logic 4.607ns (22.420%)  route 15.941ns (77.580%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 38.263 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.614    -0.926    vga_controller_0/clk_out1
    SLICE_X60Y104        FDRE                                         r  vga_controller_0/hc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y104        FDRE (Prop_fdre_C_Q)         0.518    -0.408 r  vga_controller_0/hc_reg[10]/Q
                         net (fo=16, routed)          1.115     0.707    vga_controller_0/hc_reg_n_0_[10]
    SLICE_X62Y102        LUT6 (Prop_lut6_I3_O)        0.124     0.831 r  vga_controller_0/addra0_i_22/O
                         net (fo=136, routed)         1.569     2.400    vga_controller_0/hc_reg[8]_0
    SLICE_X42Y111        LUT2 (Prop_lut2_I0_O)        0.124     2.524 r  vga_controller_0/addra0_i_2/O
                         net (fo=9, routed)           2.679     5.203    drawY[8]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[8]_P[1])
                                                      3.841     9.044 r  addra0/P[1]
                         net (fo=104, routed)        10.578    19.622    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y11         RAMB36E1                                     r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.559    38.263    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    38.744    
                         clock uncertainty           -0.164    38.580    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    38.014    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.014    
                         arrival time                         -19.622    
  -------------------------------------------------------------------
                         slack                                 18.392    

Slack (MET) :             18.539ns  (required time - arrival time)
  Source:                 vga_controller_0/hc_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.401ns  (logic 4.607ns (22.582%)  route 15.794ns (77.418%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 38.263 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.614    -0.926    vga_controller_0/clk_out1
    SLICE_X60Y104        FDRE                                         r  vga_controller_0/hc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y104        FDRE (Prop_fdre_C_Q)         0.518    -0.408 r  vga_controller_0/hc_reg[10]/Q
                         net (fo=16, routed)          1.115     0.707    vga_controller_0/hc_reg_n_0_[10]
    SLICE_X62Y102        LUT6 (Prop_lut6_I3_O)        0.124     0.831 r  vga_controller_0/addra0_i_22/O
                         net (fo=136, routed)         1.569     2.400    vga_controller_0/hc_reg[8]_0
    SLICE_X42Y111        LUT2 (Prop_lut2_I0_O)        0.124     2.524 r  vga_controller_0/addra0_i_2/O
                         net (fo=9, routed)           2.679     5.203    drawY[8]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[8]_P[5])
                                                      3.841     9.044 r  addra0/P[5]
                         net (fo=104, routed)        10.431    19.475    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y11         RAMB36E1                                     r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.559    38.263    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    38.744    
                         clock uncertainty           -0.164    38.580    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    38.014    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.014    
                         arrival time                         -19.475    
  -------------------------------------------------------------------
                         slack                                 18.539    

Slack (MET) :             18.553ns  (required time - arrival time)
  Source:                 vga_controller_0/hc_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.557ns  (logic 4.607ns (22.411%)  route 15.950ns (77.589%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 38.434 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.614    -0.926    vga_controller_0/clk_out1
    SLICE_X60Y104        FDRE                                         r  vga_controller_0/hc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y104        FDRE (Prop_fdre_C_Q)         0.518    -0.408 r  vga_controller_0/hc_reg[10]/Q
                         net (fo=16, routed)          1.115     0.707    vga_controller_0/hc_reg_n_0_[10]
    SLICE_X62Y102        LUT6 (Prop_lut6_I3_O)        0.124     0.831 r  vga_controller_0/addra0_i_22/O
                         net (fo=136, routed)         1.569     2.400    vga_controller_0/hc_reg[8]_0
    SLICE_X42Y111        LUT2 (Prop_lut2_I0_O)        0.124     2.524 r  vga_controller_0/addra0_i_2/O
                         net (fo=9, routed)           2.679     5.203    drawY[8]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[8]_P[8])
                                                      3.841     9.044 r  addra0/P[8]
                         net (fo=104, routed)        10.587    19.631    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y9          RAMB36E1                                     r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.729    38.434    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    38.914    
                         clock uncertainty           -0.164    38.751    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    38.185    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.185    
                         arrival time                         -19.631    
  -------------------------------------------------------------------
                         slack                                 18.553    

Slack (MET) :             18.651ns  (required time - arrival time)
  Source:                 vga_controller_0/hc_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.456ns  (logic 4.607ns (22.521%)  route 15.849ns (77.479%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 38.431 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.614    -0.926    vga_controller_0/clk_out1
    SLICE_X60Y104        FDRE                                         r  vga_controller_0/hc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y104        FDRE (Prop_fdre_C_Q)         0.518    -0.408 r  vga_controller_0/hc_reg[10]/Q
                         net (fo=16, routed)          1.115     0.707    vga_controller_0/hc_reg_n_0_[10]
    SLICE_X62Y102        LUT6 (Prop_lut6_I3_O)        0.124     0.831 r  vga_controller_0/addra0_i_22/O
                         net (fo=136, routed)         1.569     2.400    vga_controller_0/hc_reg[8]_0
    SLICE_X42Y111        LUT2 (Prop_lut2_I0_O)        0.124     2.524 r  vga_controller_0/addra0_i_2/O
                         net (fo=9, routed)           2.679     5.203    drawY[8]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[8]_P[1])
                                                      3.841     9.044 r  addra0/P[1]
                         net (fo=104, routed)        10.486    19.530    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y7          RAMB36E1                                     r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.726    38.431    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    38.911    
                         clock uncertainty           -0.164    38.748    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    38.182    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.182    
                         arrival time                         -19.530    
  -------------------------------------------------------------------
                         slack                                 18.651    

Slack (MET) :             18.674ns  (required time - arrival time)
  Source:                 vga_controller_0/hc_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.269ns  (logic 4.607ns (22.730%)  route 15.662ns (77.270%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 38.265 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.614    -0.926    vga_controller_0/clk_out1
    SLICE_X60Y104        FDRE                                         r  vga_controller_0/hc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y104        FDRE (Prop_fdre_C_Q)         0.518    -0.408 r  vga_controller_0/hc_reg[10]/Q
                         net (fo=16, routed)          1.115     0.707    vga_controller_0/hc_reg_n_0_[10]
    SLICE_X62Y102        LUT6 (Prop_lut6_I3_O)        0.124     0.831 r  vga_controller_0/addra0_i_22/O
                         net (fo=136, routed)         1.569     2.400    vga_controller_0/hc_reg[8]_0
    SLICE_X42Y111        LUT2 (Prop_lut2_I0_O)        0.124     2.524 r  vga_controller_0/addra0_i_2/O
                         net (fo=9, routed)           2.679     5.203    drawY[8]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[8]_P[10])
                                                      3.841     9.044 r  addra0/P[10]
                         net (fo=104, routed)        10.299    19.342    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/addra[10]
    RAMB36_X0Y10         RAMB36E1                                     r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.561    38.265    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    38.746    
                         clock uncertainty           -0.164    38.582    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    38.016    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.016    
                         arrival time                         -19.342    
  -------------------------------------------------------------------
                         slack                                 18.674    

Slack (MET) :             18.691ns  (required time - arrival time)
  Source:                 vga_controller_0/hc_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.251ns  (logic 4.607ns (22.749%)  route 15.644ns (77.251%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 38.265 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.614    -0.926    vga_controller_0/clk_out1
    SLICE_X60Y104        FDRE                                         r  vga_controller_0/hc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y104        FDRE (Prop_fdre_C_Q)         0.518    -0.408 r  vga_controller_0/hc_reg[10]/Q
                         net (fo=16, routed)          1.115     0.707    vga_controller_0/hc_reg_n_0_[10]
    SLICE_X62Y102        LUT6 (Prop_lut6_I3_O)        0.124     0.831 r  vga_controller_0/addra0_i_22/O
                         net (fo=136, routed)         1.569     2.400    vga_controller_0/hc_reg[8]_0
    SLICE_X42Y111        LUT2 (Prop_lut2_I0_O)        0.124     2.524 r  vga_controller_0/addra0_i_2/O
                         net (fo=9, routed)           2.679     5.203    drawY[8]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[8]_P[1])
                                                      3.841     9.044 r  addra0/P[1]
                         net (fo=104, routed)        10.281    19.325    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y10         RAMB36E1                                     r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.561    38.265    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    38.746    
                         clock uncertainty           -0.164    38.582    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    38.016    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.016    
                         arrival time                         -19.325    
  -------------------------------------------------------------------
                         slack                                 18.691    

Slack (MET) :             18.726ns  (required time - arrival time)
  Source:                 vga_controller_0/hc_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.211ns  (logic 4.607ns (22.794%)  route 15.604ns (77.206%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 38.260 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.614    -0.926    vga_controller_0/clk_out1
    SLICE_X60Y104        FDRE                                         r  vga_controller_0/hc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y104        FDRE (Prop_fdre_C_Q)         0.518    -0.408 r  vga_controller_0/hc_reg[10]/Q
                         net (fo=16, routed)          1.115     0.707    vga_controller_0/hc_reg_n_0_[10]
    SLICE_X62Y102        LUT6 (Prop_lut6_I3_O)        0.124     0.831 r  vga_controller_0/addra0_i_22/O
                         net (fo=136, routed)         1.569     2.400    vga_controller_0/hc_reg[8]_0
    SLICE_X42Y111        LUT2 (Prop_lut2_I0_O)        0.124     2.524 r  vga_controller_0/addra0_i_2/O
                         net (fo=9, routed)           2.679     5.203    drawY[8]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[8]_P[2])
                                                      3.841     9.044 r  addra0/P[2]
                         net (fo=104, routed)        10.241    19.285    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/addra[2]
    RAMB36_X0Y12         RAMB36E1                                     r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.556    38.260    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    38.741    
                         clock uncertainty           -0.164    38.577    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    38.011    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.011    
                         arrival time                         -19.285    
  -------------------------------------------------------------------
                         slack                                 18.726    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 random_control_reg[14][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            random_control_reg[15][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.583%)  route 0.143ns (50.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.566    -0.598    pixel_clk
    SLICE_X45Y88         FDRE                                         r  random_control_reg[14][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  random_control_reg[14][0]/Q
                         net (fo=3, routed)           0.143    -0.314    random_control_reg_n_0_[14][0]
    SLICE_X42Y88         FDRE                                         r  random_control_reg[15][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.836    -0.837    pixel_clk
    SLICE_X42Y88         FDRE                                         r  random_control_reg[15][0]/C
                         clock pessimism              0.255    -0.582    
                         clock uncertainty            0.164    -0.419    
    SLICE_X42Y88         FDRE (Hold_fdre_C_D)         0.085    -0.334    random_control_reg[15][0]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 keyboard_controller/keycode_reg[3]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keyboard_controller/keycode_reg[3]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.562    -0.602    keyboard_controller/clk_out1
    SLICE_X58Y86         FDPE                                         r  keyboard_controller/keycode_reg[3]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y86         FDPE (Prop_fdpe_C_Q)         0.164    -0.438 r  keyboard_controller/keycode_reg[3]_P/Q
                         net (fo=1, routed)           0.082    -0.356    keyboard_controller/keycode_reg[3]_P_n_0
    SLICE_X59Y86         LUT3 (Prop_lut3_I0_O)        0.045    -0.311 r  keyboard_controller/keycode[3]_C_i_1/O
                         net (fo=6, routed)           0.000    -0.311    keyboard_controller/keycode[3]_C_i_1_n_0
    SLICE_X59Y86         FDCE                                         r  keyboard_controller/keycode_reg[3]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.832    -0.841    keyboard_controller/clk_out1
    SLICE_X59Y86         FDCE                                         r  keyboard_controller/keycode_reg[3]_C/C
                         clock pessimism              0.252    -0.589    
                         clock uncertainty            0.164    -0.426    
    SLICE_X59Y86         FDCE (Hold_fdce_C_D)         0.091    -0.335    keyboard_controller/keycode_reg[3]_C
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 random_control_reg[11][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            random_control_reg[12][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.302%)  route 0.122ns (42.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.567    -0.597    pixel_clk
    SLICE_X46Y99         FDRE                                         r  random_control_reg[11][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  random_control_reg[11][4]/Q
                         net (fo=3, routed)           0.122    -0.311    random_control_reg_n_0_[11][4]
    SLICE_X46Y98         FDRE                                         r  random_control_reg[12][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.838    -0.835    pixel_clk
    SLICE_X46Y98         FDRE                                         r  random_control_reg[12][4]/C
                         clock pessimism              0.254    -0.581    
                         clock uncertainty            0.164    -0.418    
    SLICE_X46Y98         FDRE (Hold_fdre_C_D)         0.059    -0.359    random_control_reg[12][4]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 random_control_reg[4][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            random_control_reg[5][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.917%)  route 0.124ns (43.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.562    -0.602    pixel_clk
    SLICE_X42Y105        FDRE                                         r  random_control_reg[4][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y105        FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  random_control_reg[4][10]/Q
                         net (fo=4, routed)           0.124    -0.314    random_control_reg_n_0_[4][10]
    SLICE_X42Y106        FDRE                                         r  random_control_reg[5][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.831    -0.841    pixel_clk
    SLICE_X42Y106        FDRE                                         r  random_control_reg[5][10]/C
                         clock pessimism              0.255    -0.586    
                         clock uncertainty            0.164    -0.422    
    SLICE_X42Y106        FDRE (Hold_fdre_C_D)         0.059    -0.363    random_control_reg[5][10]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 random_control_reg[10][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            random_control_reg[11][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.445%)  route 0.169ns (54.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.569    -0.595    pixel_clk
    SLICE_X43Y99         FDRE                                         r  random_control_reg[10][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  random_control_reg[10][4]/Q
                         net (fo=3, routed)           0.169    -0.285    random_control_reg_n_0_[10][4]
    SLICE_X46Y99         FDRE                                         r  random_control_reg[11][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.838    -0.835    pixel_clk
    SLICE_X46Y99         FDRE                                         r  random_control_reg[11][4]/C
                         clock pessimism              0.275    -0.560    
                         clock uncertainty            0.164    -0.397    
    SLICE_X46Y99         FDRE (Hold_fdre_C_D)         0.059    -0.338    random_control_reg[11][4]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 random_control_reg[13][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            random_control_reg[14][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.718%)  route 0.189ns (57.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.567    -0.597    pixel_clk
    SLICE_X47Y97         FDRE                                         r  random_control_reg[13][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  random_control_reg[13][8]/Q
                         net (fo=3, routed)           0.189    -0.267    random_control_reg_n_0_[13][8]
    SLICE_X45Y92         FDRE                                         r  random_control_reg[14][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.837    -0.836    pixel_clk
    SLICE_X45Y92         FDRE                                         r  random_control_reg[14][8]/C
                         clock pessimism              0.275    -0.561    
                         clock uncertainty            0.164    -0.398    
    SLICE_X45Y92         FDRE (Hold_fdre_C_D)         0.070    -0.328    random_control_reg[14][8]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 random_control_reg[13][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            random_control_reg[14][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.164ns (55.174%)  route 0.133ns (44.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.564    -0.600    pixel_clk
    SLICE_X42Y85         FDRE                                         r  random_control_reg[13][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  random_control_reg[13][10]/Q
                         net (fo=4, routed)           0.133    -0.303    random_control_reg_n_0_[13][10]
    SLICE_X42Y84         FDRE                                         r  random_control_reg[14][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.832    -0.841    pixel_clk
    SLICE_X42Y84         FDRE                                         r  random_control_reg[14][10]/C
                         clock pessimism              0.255    -0.586    
                         clock uncertainty            0.164    -0.423    
    SLICE_X42Y84         FDRE (Hold_fdre_C_D)         0.059    -0.364    random_control_reg[14][10]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 random_control_reg[14][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            random_control_reg[15][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.871%)  route 0.124ns (43.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.564    -0.600    pixel_clk
    SLICE_X42Y84         FDRE                                         r  random_control_reg[14][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y84         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  random_control_reg[14][10]/Q
                         net (fo=4, routed)           0.124    -0.312    random_control_reg_n_0_[14][10]
    SLICE_X42Y84         FDRE                                         r  random_control_reg[15][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.832    -0.841    pixel_clk
    SLICE_X42Y84         FDRE                                         r  random_control_reg[15][10]/C
                         clock pessimism              0.241    -0.600    
                         clock uncertainty            0.164    -0.437    
    SLICE_X42Y84         FDRE (Hold_fdre_C_D)         0.063    -0.374    random_control_reg[15][10]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.565    -0.599    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y87         FDRE                                         r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.116    -0.319    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X62Y87         FDRE                                         r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.835    -0.838    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y87         FDRE                                         r  back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.239    -0.599    
                         clock uncertainty            0.164    -0.436    
    SLICE_X62Y87         FDRE (Hold_fdre_C_D)         0.052    -0.384    back_rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 random_control_reg[10][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            random_control_reg[11][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.078%)  route 0.194ns (57.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.569    -0.595    pixel_clk
    SLICE_X44Y99         FDRE                                         r  random_control_reg[10][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  random_control_reg[10][2]/Q
                         net (fo=3, routed)           0.194    -0.260    random_control_reg_n_0_[10][2]
    SLICE_X47Y99         FDRE                                         r  random_control_reg[11][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.838    -0.835    pixel_clk
    SLICE_X47Y99         FDRE                                         r  random_control_reg[11][2]/C
                         clock pessimism              0.275    -0.560    
                         clock uncertainty            0.164    -0.397    
    SLICE_X47Y99         FDRE (Hold_fdre_C_D)         0.070    -0.327    random_control_reg[11][2]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.066    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       34.460ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.627ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.460ns  (required time - arrival time)
  Source:                 keyboard_controller/bit_count_reg[3]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keyboard_controller/bit_count_reg[0]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.453ns  (logic 0.850ns (19.088%)  route 3.603ns (80.912%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 38.213 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.626    -0.914    keyboard_controller/clk_out1
    SLICE_X61Y87         FDPE                                         r  keyboard_controller/bit_count_reg[3]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDPE (Prop_fdpe_C_Q)         0.456    -0.458 f  keyboard_controller/bit_count_reg[3]_P/Q
                         net (fo=3, routed)           0.805     0.348    keyboard_controller/bit_count_reg[3]_P_n_0
    SLICE_X59Y87         LUT3 (Prop_lut3_I0_O)        0.124     0.472 f  keyboard_controller/bit_count[3]_C_i_1/O
                         net (fo=13, routed)          1.073     1.544    keyboard_controller/bit_count[3]
    SLICE_X63Y88         LUT6 (Prop_lut6_I0_O)        0.124     1.668 r  keyboard_controller/bit_count_reg[2]_LDC_i_3/O
                         net (fo=6, routed)           1.130     2.798    keyboard_controller/bit_count_reg[2]_LDC_i_3_n_0
    SLICE_X62Y88         LUT5 (Prop_lut5_I4_O)        0.146     2.944 f  keyboard_controller/bit_count_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.595     3.539    keyboard_controller/bit_count_reg[0]_LDC_i_2_n_0
    SLICE_X63Y88         FDCE                                         f  keyboard_controller/bit_count_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.508    38.213    keyboard_controller/clk_out1
    SLICE_X63Y88         FDCE                                         r  keyboard_controller/bit_count_reg[0]_C/C
                         clock pessimism              0.559    38.772    
                         clock uncertainty           -0.164    38.609    
    SLICE_X63Y88         FDCE (Recov_fdce_C_CLR)     -0.609    38.000    keyboard_controller/bit_count_reg[0]_C
  -------------------------------------------------------------------
                         required time                         38.000    
                         arrival time                          -3.539    
  -------------------------------------------------------------------
                         slack                                 34.460    

Slack (MET) :             34.947ns  (required time - arrival time)
  Source:                 keyboard_controller/bit_count_reg[3]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keyboard_controller/bit_count_reg[2]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.169ns  (logic 0.828ns (19.860%)  route 3.341ns (80.140%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 38.212 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.626    -0.914    keyboard_controller/clk_out1
    SLICE_X61Y87         FDPE                                         r  keyboard_controller/bit_count_reg[3]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDPE (Prop_fdpe_C_Q)         0.456    -0.458 f  keyboard_controller/bit_count_reg[3]_P/Q
                         net (fo=3, routed)           0.805     0.348    keyboard_controller/bit_count_reg[3]_P_n_0
    SLICE_X59Y87         LUT3 (Prop_lut3_I0_O)        0.124     0.472 f  keyboard_controller/bit_count[3]_C_i_1/O
                         net (fo=13, routed)          1.073     1.544    keyboard_controller/bit_count[3]
    SLICE_X63Y88         LUT6 (Prop_lut6_I0_O)        0.124     1.668 r  keyboard_controller/bit_count_reg[2]_LDC_i_3/O
                         net (fo=6, routed)           0.819     2.488    keyboard_controller/bit_count_reg[2]_LDC_i_3_n_0
    SLICE_X63Y87         LUT6 (Prop_lut6_I1_O)        0.124     2.612 f  keyboard_controller/bit_count_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.644     3.256    keyboard_controller/bit_count_reg[2]_LDC_i_2_n_0
    SLICE_X63Y87         FDCE                                         f  keyboard_controller/bit_count_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.507    38.212    keyboard_controller/clk_out1
    SLICE_X63Y87         FDCE                                         r  keyboard_controller/bit_count_reg[2]_C/C
                         clock pessimism              0.559    38.771    
                         clock uncertainty           -0.164    38.608    
    SLICE_X63Y87         FDCE (Recov_fdce_C_CLR)     -0.405    38.203    keyboard_controller/bit_count_reg[2]_C
  -------------------------------------------------------------------
                         required time                         38.203    
                         arrival time                          -3.256    
  -------------------------------------------------------------------
                         slack                                 34.947    

Slack (MET) :             34.979ns  (required time - arrival time)
  Source:                 keyboard_controller/bit_count_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keyboard_controller/keycode_reg[6]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.971ns  (logic 0.792ns (19.947%)  route 3.179ns (80.053%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 38.209 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.630    -0.910    keyboard_controller/clk_out1
    SLICE_X62Y89         FDPE                                         r  keyboard_controller/bit_count_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y89         FDPE (Prop_fdpe_C_Q)         0.518    -0.392 f  keyboard_controller/bit_count_reg[0]_P/Q
                         net (fo=4, routed)           0.830     0.439    keyboard_controller/bit_count_reg[0]_P_n_0
    SLICE_X63Y88         LUT6 (Prop_lut6_I2_O)        0.124     0.563 r  keyboard_controller/bit_count_reg[2]_LDC_i_4/O
                         net (fo=19, routed)          1.419     1.982    keyboard_controller/bit_count_reg[2]_LDC_i_4_n_0
    SLICE_X60Y89         LUT4 (Prop_lut4_I0_O)        0.150     2.132 f  keyboard_controller/keycode_reg[6]_LDC_i_1/O
                         net (fo=2, routed)           0.929     3.061    keyboard_controller/keycode_reg[6]_LDC_i_1_n_0
    SLICE_X60Y85         FDPE                                         f  keyboard_controller/keycode_reg[6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.504    38.209    keyboard_controller/clk_out1
    SLICE_X60Y85         FDPE                                         r  keyboard_controller/keycode_reg[6]_P/C
                         clock pessimism              0.559    38.768    
                         clock uncertainty           -0.164    38.605    
    SLICE_X60Y85         FDPE (Recov_fdpe_C_PRE)     -0.565    38.040    keyboard_controller/keycode_reg[6]_P
  -------------------------------------------------------------------
                         required time                         38.040    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                 34.979    

Slack (MET) :             34.987ns  (required time - arrival time)
  Source:                 keyboard_controller/bit_count_reg[3]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keyboard_controller/keycode_reg[4]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.124ns  (logic 0.704ns (17.071%)  route 3.420ns (82.929%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 38.207 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.626    -0.914    keyboard_controller/clk_out1
    SLICE_X61Y87         FDPE                                         r  keyboard_controller/bit_count_reg[3]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDPE (Prop_fdpe_C_Q)         0.456    -0.458 f  keyboard_controller/bit_count_reg[3]_P/Q
                         net (fo=3, routed)           0.805     0.348    keyboard_controller/bit_count_reg[3]_P_n_0
    SLICE_X59Y87         LUT3 (Prop_lut3_I0_O)        0.124     0.472 f  keyboard_controller/bit_count[3]_C_i_1/O
                         net (fo=13, routed)          1.805     2.277    keyboard_controller/bit_count[3]
    SLICE_X58Y89         LUT5 (Prop_lut5_I1_O)        0.124     2.401 f  keyboard_controller/keycode_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.810     3.210    keyboard_controller/keycode_reg[4]_LDC_i_2_n_0
    SLICE_X52Y89         FDCE                                         f  keyboard_controller/keycode_reg[4]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.502    38.207    keyboard_controller/clk_out1
    SLICE_X52Y89         FDCE                                         r  keyboard_controller/keycode_reg[4]_C/C
                         clock pessimism              0.559    38.766    
                         clock uncertainty           -0.164    38.603    
    SLICE_X52Y89         FDCE (Recov_fdce_C_CLR)     -0.405    38.198    keyboard_controller/keycode_reg[4]_C
  -------------------------------------------------------------------
                         required time                         38.198    
                         arrival time                          -3.210    
  -------------------------------------------------------------------
                         slack                                 34.987    

Slack (MET) :             35.002ns  (required time - arrival time)
  Source:                 keyboard_controller/bit_count_reg[3]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keyboard_controller/keycode_reg[0]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.885ns  (logic 0.732ns (18.840%)  route 3.153ns (81.160%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 38.207 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.626    -0.914    keyboard_controller/clk_out1
    SLICE_X61Y87         FDPE                                         r  keyboard_controller/bit_count_reg[3]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDPE (Prop_fdpe_C_Q)         0.456    -0.458 f  keyboard_controller/bit_count_reg[3]_P/Q
                         net (fo=3, routed)           0.805     0.348    keyboard_controller/bit_count_reg[3]_P_n_0
    SLICE_X59Y87         LUT3 (Prop_lut3_I0_O)        0.124     0.472 f  keyboard_controller/bit_count[3]_C_i_1/O
                         net (fo=13, routed)          1.399     1.870    keyboard_controller/bit_count[3]
    SLICE_X58Y89         LUT5 (Prop_lut5_I1_O)        0.152     2.022 f  keyboard_controller/keycode_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.949     2.972    keyboard_controller/keycode_reg[0]_LDC_i_2_n_0
    SLICE_X57Y88         FDCE                                         f  keyboard_controller/keycode_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.502    38.207    keyboard_controller/clk_out1
    SLICE_X57Y88         FDCE                                         r  keyboard_controller/keycode_reg[0]_C/C
                         clock pessimism              0.559    38.766    
                         clock uncertainty           -0.164    38.603    
    SLICE_X57Y88         FDCE (Recov_fdce_C_CLR)     -0.629    37.974    keyboard_controller/keycode_reg[0]_C
  -------------------------------------------------------------------
                         required time                         37.974    
                         arrival time                          -2.972    
  -------------------------------------------------------------------
                         slack                                 35.002    

Slack (MET) :             35.196ns  (required time - arrival time)
  Source:                 keyboard_controller/bit_count_reg[2]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keyboard_controller/bit_count_reg[3]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.779ns  (logic 0.794ns (21.011%)  route 2.985ns (78.989%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 38.210 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.627    -0.913    keyboard_controller/clk_out1
    SLICE_X62Y86         FDPE                                         r  keyboard_controller/bit_count_reg[2]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDPE (Prop_fdpe_C_Q)         0.518    -0.395 r  keyboard_controller/bit_count_reg[2]_P/Q
                         net (fo=4, routed)           0.831     0.436    keyboard_controller/bit_count_reg[2]_P_n_0
    SLICE_X61Y87         LUT3 (Prop_lut3_I0_O)        0.124     0.560 r  keyboard_controller/bit_count[2]_C_i_1/O
                         net (fo=14, routed)          1.249     1.809    keyboard_controller/bit_count[2]
    SLICE_X62Y88         LUT5 (Prop_lut5_I4_O)        0.152     1.961 f  keyboard_controller/bit_count_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.906     2.866    keyboard_controller/bit_count_reg[3]_LDC_i_2_n_0
    SLICE_X58Y87         FDCE                                         f  keyboard_controller/bit_count_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.505    38.210    keyboard_controller/clk_out1
    SLICE_X58Y87         FDCE                                         r  keyboard_controller/bit_count_reg[3]_C/C
                         clock pessimism              0.559    38.769    
                         clock uncertainty           -0.164    38.606    
    SLICE_X58Y87         FDCE (Recov_fdce_C_CLR)     -0.543    38.063    keyboard_controller/bit_count_reg[3]_C
  -------------------------------------------------------------------
                         required time                         38.063    
                         arrival time                          -2.866    
  -------------------------------------------------------------------
                         slack                                 35.196    

Slack (MET) :             35.265ns  (required time - arrival time)
  Source:                 keyboard_controller/bit_count_reg[2]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keyboard_controller/key_release_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.894ns  (logic 0.766ns (19.672%)  route 3.128ns (80.328%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 38.210 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.627    -0.913    keyboard_controller/clk_out1
    SLICE_X62Y86         FDPE                                         r  keyboard_controller/bit_count_reg[2]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDPE (Prop_fdpe_C_Q)         0.518    -0.395 r  keyboard_controller/bit_count_reg[2]_P/Q
                         net (fo=4, routed)           0.831     0.436    keyboard_controller/bit_count_reg[2]_P_n_0
    SLICE_X61Y87         LUT3 (Prop_lut3_I0_O)        0.124     0.560 r  keyboard_controller/bit_count[2]_C_i_1/O
                         net (fo=14, routed)          1.583     2.143    keyboard_controller/bit_count[2]
    SLICE_X59Y87         LUT6 (Prop_lut6_I4_O)        0.124     2.267 f  keyboard_controller/key_release_i_1/O
                         net (fo=1, routed)           0.714     2.981    keyboard_controller/key_release_i_1_n_0
    SLICE_X59Y87         FDPE                                         f  keyboard_controller/key_release_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.505    38.210    keyboard_controller/clk_out1
    SLICE_X59Y87         FDPE                                         r  keyboard_controller/key_release_reg/C
                         clock pessimism              0.559    38.769    
                         clock uncertainty           -0.164    38.606    
    SLICE_X59Y87         FDPE (Recov_fdpe_C_PRE)     -0.359    38.247    keyboard_controller/key_release_reg
  -------------------------------------------------------------------
                         required time                         38.247    
                         arrival time                          -2.981    
  -------------------------------------------------------------------
                         slack                                 35.265    

Slack (MET) :             35.315ns  (required time - arrival time)
  Source:                 keyboard_controller/bit_count_reg[3]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keyboard_controller/bit_count_reg[2]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.844ns  (logic 0.828ns (21.540%)  route 3.016ns (78.460%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 38.211 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.626    -0.914    keyboard_controller/clk_out1
    SLICE_X61Y87         FDPE                                         r  keyboard_controller/bit_count_reg[3]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDPE (Prop_fdpe_C_Q)         0.456    -0.458 r  keyboard_controller/bit_count_reg[3]_P/Q
                         net (fo=3, routed)           0.805     0.348    keyboard_controller/bit_count_reg[3]_P_n_0
    SLICE_X59Y87         LUT3 (Prop_lut3_I0_O)        0.124     0.472 r  keyboard_controller/bit_count[3]_C_i_1/O
                         net (fo=13, routed)          1.073     1.544    keyboard_controller/bit_count[3]
    SLICE_X63Y88         LUT6 (Prop_lut6_I0_O)        0.124     1.668 f  keyboard_controller/bit_count_reg[2]_LDC_i_3/O
                         net (fo=6, routed)           0.646     2.314    keyboard_controller/bit_count_reg[2]_LDC_i_3_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I0_O)        0.124     2.438 f  keyboard_controller/bit_count_reg[2]_LDC_i_1/O
                         net (fo=2, routed)           0.492     2.930    keyboard_controller/bit_count_reg[2]_LDC_i_1_n_0
    SLICE_X62Y86         FDPE                                         f  keyboard_controller/bit_count_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.506    38.211    keyboard_controller/clk_out1
    SLICE_X62Y86         FDPE                                         r  keyboard_controller/bit_count_reg[2]_P/C
                         clock pessimism              0.559    38.770    
                         clock uncertainty           -0.164    38.607    
    SLICE_X62Y86         FDPE (Recov_fdpe_C_PRE)     -0.361    38.246    keyboard_controller/bit_count_reg[2]_P
  -------------------------------------------------------------------
                         required time                         38.246    
                         arrival time                          -2.930    
  -------------------------------------------------------------------
                         slack                                 35.315    

Slack (MET) :             35.402ns  (required time - arrival time)
  Source:                 keyboard_controller/bit_count_reg[3]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keyboard_controller/bit_count_reg[0]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.760ns  (logic 0.828ns (22.021%)  route 2.932ns (77.979%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 38.214 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.626    -0.914    keyboard_controller/clk_out1
    SLICE_X61Y87         FDPE                                         r  keyboard_controller/bit_count_reg[3]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDPE (Prop_fdpe_C_Q)         0.456    -0.458 r  keyboard_controller/bit_count_reg[3]_P/Q
                         net (fo=3, routed)           0.805     0.348    keyboard_controller/bit_count_reg[3]_P_n_0
    SLICE_X59Y87         LUT3 (Prop_lut3_I0_O)        0.124     0.472 r  keyboard_controller/bit_count[3]_C_i_1/O
                         net (fo=13, routed)          1.073     1.544    keyboard_controller/bit_count[3]
    SLICE_X63Y88         LUT6 (Prop_lut6_I0_O)        0.124     1.668 f  keyboard_controller/bit_count_reg[2]_LDC_i_3/O
                         net (fo=6, routed)           0.703     2.371    keyboard_controller/bit_count_reg[2]_LDC_i_3_n_0
    SLICE_X62Y88         LUT5 (Prop_lut5_I3_O)        0.124     2.495 f  keyboard_controller/bit_count_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.351     2.846    keyboard_controller/bit_count_reg[0]_LDC_i_1_n_0
    SLICE_X62Y89         FDPE                                         f  keyboard_controller/bit_count_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.509    38.214    keyboard_controller/clk_out1
    SLICE_X62Y89         FDPE                                         r  keyboard_controller/bit_count_reg[0]_P/C
                         clock pessimism              0.559    38.773    
                         clock uncertainty           -0.164    38.610    
    SLICE_X62Y89         FDPE (Recov_fdpe_C_PRE)     -0.361    38.249    keyboard_controller/bit_count_reg[0]_P
  -------------------------------------------------------------------
                         required time                         38.249    
                         arrival time                          -2.846    
  -------------------------------------------------------------------
                         slack                                 35.402    

Slack (MET) :             35.451ns  (required time - arrival time)
  Source:                 keyboard_controller/bit_count_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keyboard_controller/keycode_reg[3]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.702ns  (logic 0.766ns (20.689%)  route 2.936ns (79.311%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 38.209 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.630    -0.910    keyboard_controller/clk_out1
    SLICE_X62Y89         FDPE                                         r  keyboard_controller/bit_count_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y89         FDPE (Prop_fdpe_C_Q)         0.518    -0.392 f  keyboard_controller/bit_count_reg[0]_P/Q
                         net (fo=4, routed)           0.830     0.439    keyboard_controller/bit_count_reg[0]_P_n_0
    SLICE_X63Y88         LUT6 (Prop_lut6_I2_O)        0.124     0.563 r  keyboard_controller/bit_count_reg[2]_LDC_i_4/O
                         net (fo=19, routed)          1.277     1.839    keyboard_controller/bit_count_reg[2]_LDC_i_4_n_0
    SLICE_X60Y87         LUT4 (Prop_lut4_I0_O)        0.124     1.963 f  keyboard_controller/keycode_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.829     2.793    keyboard_controller/keycode_reg[3]_LDC_i_1_n_0
    SLICE_X58Y86         FDPE                                         f  keyboard_controller/keycode_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.504    38.209    keyboard_controller/clk_out1
    SLICE_X58Y86         FDPE                                         r  keyboard_controller/keycode_reg[3]_P/C
                         clock pessimism              0.559    38.768    
                         clock uncertainty           -0.164    38.605    
    SLICE_X58Y86         FDPE (Recov_fdpe_C_PRE)     -0.361    38.244    keyboard_controller/keycode_reg[3]_P
  -------------------------------------------------------------------
                         required time                         38.244    
                         arrival time                          -2.793    
  -------------------------------------------------------------------
                         slack                                 35.451    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 keyboard_controller/shift_reg_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keyboard_controller/keycode_reg[7]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.189ns (39.077%)  route 0.295ns (60.923%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.562    -0.602    keyboard_controller/clk_out1
    SLICE_X61Y86         FDPE                                         r  keyboard_controller/shift_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y86         FDPE (Prop_fdpe_C_Q)         0.141    -0.461 f  keyboard_controller/shift_reg_reg[8]/Q
                         net (fo=3, routed)           0.160    -0.301    keyboard_controller/p_0_in[7]
    SLICE_X60Y87         LUT4 (Prop_lut4_I1_O)        0.048    -0.253 f  keyboard_controller/keycode_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.135    -0.119    keyboard_controller/keycode_reg[7]_LDC_i_1_n_0
    SLICE_X61Y88         FDPE                                         f  keyboard_controller/keycode_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.835    -0.838    keyboard_controller/clk_out1
    SLICE_X61Y88         FDPE                                         r  keyboard_controller/keycode_reg[7]_P/C
                         clock pessimism              0.254    -0.584    
    SLICE_X61Y88         FDPE (Remov_fdpe_C_PRE)     -0.161    -0.745    keyboard_controller/keycode_reg[7]_P
  -------------------------------------------------------------------
                         required time                          0.745    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.639ns  (arrival time - required time)
  Source:                 keyboard_controller/bit_count_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keyboard_controller/bit_count_reg[0]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.186ns (31.864%)  route 0.398ns (68.136%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.566    -0.598    keyboard_controller/clk_out1
    SLICE_X63Y88         FDCE                                         r  keyboard_controller/bit_count_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y88         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  keyboard_controller/bit_count_reg[0]_C/Q
                         net (fo=4, routed)           0.270    -0.187    keyboard_controller/bit_count_reg[0]_C_n_0
    SLICE_X62Y88         LUT5 (Prop_lut5_I2_O)        0.045    -0.142 f  keyboard_controller/bit_count_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.127    -0.015    keyboard_controller/bit_count_reg[0]_LDC_i_1_n_0
    SLICE_X62Y89         FDPE                                         f  keyboard_controller/bit_count_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.837    -0.836    keyboard_controller/clk_out1
    SLICE_X62Y89         FDPE                                         r  keyboard_controller/bit_count_reg[0]_P/C
                         clock pessimism              0.254    -0.582    
    SLICE_X62Y89         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.653    keyboard_controller/bit_count_reg[0]_P
  -------------------------------------------------------------------
                         required time                          0.653    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.643ns  (arrival time - required time)
  Source:                 keyboard_controller/shift_reg_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keyboard_controller/keycode_reg[5]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.186ns (31.816%)  route 0.399ns (68.184%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.565    -0.599    keyboard_controller/clk_out1
    SLICE_X61Y90         FDPE                                         r  keyboard_controller/shift_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y90         FDPE (Prop_fdpe_C_Q)         0.141    -0.458 f  keyboard_controller/shift_reg_reg[6]/Q
                         net (fo=3, routed)           0.160    -0.298    keyboard_controller/p_0_in[5]
    SLICE_X60Y89         LUT4 (Prop_lut4_I1_O)        0.045    -0.253 f  keyboard_controller/keycode_reg[5]_LDC_i_1/O
                         net (fo=2, routed)           0.238    -0.015    keyboard_controller/keycode_reg[5]_LDC_i_1_n_0
    SLICE_X60Y90         FDPE                                         f  keyboard_controller/keycode_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.836    -0.837    keyboard_controller/clk_out1
    SLICE_X60Y90         FDPE                                         r  keyboard_controller/keycode_reg[5]_P/C
                         clock pessimism              0.251    -0.586    
    SLICE_X60Y90         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.657    keyboard_controller/keycode_reg[5]_P
  -------------------------------------------------------------------
                         required time                          0.657    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 keyboard_controller/bit_count_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keyboard_controller/bit_count_reg[0]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.189ns (38.844%)  route 0.298ns (61.156%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.566    -0.598    keyboard_controller/clk_out1
    SLICE_X63Y88         FDCE                                         r  keyboard_controller/bit_count_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y88         FDCE (Prop_fdce_C_Q)         0.141    -0.457 f  keyboard_controller/bit_count_reg[0]_C/Q
                         net (fo=4, routed)           0.099    -0.358    keyboard_controller/bit_count_reg[0]_C_n_0
    SLICE_X62Y88         LUT5 (Prop_lut5_I3_O)        0.048    -0.310 f  keyboard_controller/bit_count_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.198    -0.112    keyboard_controller/bit_count_reg[0]_LDC_i_2_n_0
    SLICE_X63Y88         FDCE                                         f  keyboard_controller/bit_count_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.837    -0.836    keyboard_controller/clk_out1
    SLICE_X63Y88         FDCE                                         r  keyboard_controller/bit_count_reg[0]_C/C
                         clock pessimism              0.238    -0.598    
    SLICE_X63Y88         FDCE (Remov_fdce_C_CLR)     -0.158    -0.756    keyboard_controller/bit_count_reg[0]_C
  -------------------------------------------------------------------
                         required time                          0.756    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.650ns  (arrival time - required time)
  Source:                 keyboard_controller/bit_count_reg[3]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keyboard_controller/key_release_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.209ns (36.791%)  route 0.359ns (63.209%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.563    -0.601    keyboard_controller/clk_out1
    SLICE_X58Y87         FDCE                                         r  keyboard_controller/bit_count_reg[3]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y87         FDCE (Prop_fdce_C_Q)         0.164    -0.437 f  keyboard_controller/bit_count_reg[3]_C/Q
                         net (fo=3, routed)           0.105    -0.332    keyboard_controller/bit_count_reg[3]_C_n_0
    SLICE_X59Y87         LUT6 (Prop_lut6_I1_O)        0.045    -0.287 f  keyboard_controller/key_release_i_1/O
                         net (fo=1, routed)           0.254    -0.033    keyboard_controller/key_release_i_1_n_0
    SLICE_X59Y87         FDPE                                         f  keyboard_controller/key_release_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.833    -0.840    keyboard_controller/clk_out1
    SLICE_X59Y87         FDPE                                         r  keyboard_controller/key_release_reg/C
                         clock pessimism              0.252    -0.588    
    SLICE_X59Y87         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.683    keyboard_controller/key_release_reg
  -------------------------------------------------------------------
                         required time                          0.683    
                         arrival time                          -0.033    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.678ns  (arrival time - required time)
  Source:                 keyboard_controller/bit_count_reg[2]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keyboard_controller/bit_count_reg[2]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.186ns (29.966%)  route 0.435ns (70.034%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.565    -0.599    keyboard_controller/clk_out1
    SLICE_X63Y87         FDCE                                         r  keyboard_controller/bit_count_reg[2]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  keyboard_controller/bit_count_reg[2]_C/Q
                         net (fo=4, routed)           0.248    -0.210    keyboard_controller/bit_count_reg[2]_C_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I2_O)        0.045    -0.165 f  keyboard_controller/bit_count_reg[2]_LDC_i_1/O
                         net (fo=2, routed)           0.186     0.021    keyboard_controller/bit_count_reg[2]_LDC_i_1_n_0
    SLICE_X62Y86         FDPE                                         f  keyboard_controller/bit_count_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.834    -0.839    keyboard_controller/clk_out1
    SLICE_X62Y86         FDPE                                         r  keyboard_controller/bit_count_reg[2]_P/C
                         clock pessimism              0.254    -0.585    
    SLICE_X62Y86         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.656    keyboard_controller/bit_count_reg[2]_P
  -------------------------------------------------------------------
                         required time                          0.656    
                         arrival time                           0.021    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.684ns  (arrival time - required time)
  Source:                 keyboard_controller/bit_count_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keyboard_controller/bit_count_reg[1]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.186ns (30.579%)  route 0.422ns (69.421%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.566    -0.598    keyboard_controller/clk_out1
    SLICE_X65Y88         FDPE                                         r  keyboard_controller/bit_count_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDPE (Prop_fdpe_C_Q)         0.141    -0.457 r  keyboard_controller/bit_count_reg[1]_P/Q
                         net (fo=5, routed)           0.187    -0.271    keyboard_controller/bit_count_reg[1]_P_n_0
    SLICE_X63Y88         LUT6 (Prop_lut6_I5_O)        0.045    -0.226 f  keyboard_controller/bit_count_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.235     0.010    keyboard_controller/bit_count_reg[1]_LDC_i_2_n_0
    SLICE_X64Y89         FDCE                                         f  keyboard_controller/bit_count_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.838    -0.835    keyboard_controller/clk_out1
    SLICE_X64Y89         FDCE                                         r  keyboard_controller/bit_count_reg[1]_C/C
                         clock pessimism              0.253    -0.582    
    SLICE_X64Y89         FDCE (Remov_fdce_C_CLR)     -0.092    -0.674    keyboard_controller/bit_count_reg[1]_C
  -------------------------------------------------------------------
                         required time                          0.674    
                         arrival time                           0.010    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.687ns  (arrival time - required time)
  Source:                 keyboard_controller/shift_reg_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keyboard_controller/keycode_reg[7]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.186ns (29.138%)  route 0.452ns (70.862%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.562    -0.602    keyboard_controller/clk_out1
    SLICE_X61Y86         FDPE                                         r  keyboard_controller/shift_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y86         FDPE (Prop_fdpe_C_Q)         0.141    -0.461 r  keyboard_controller/shift_reg_reg[8]/Q
                         net (fo=3, routed)           0.267    -0.194    keyboard_controller/p_0_in[7]
    SLICE_X60Y87         LUT5 (Prop_lut5_I2_O)        0.045    -0.149 f  keyboard_controller/keycode_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.185     0.036    keyboard_controller/keycode_reg[7]_LDC_i_2_n_0
    SLICE_X60Y88         FDCE                                         f  keyboard_controller/keycode_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.835    -0.838    keyboard_controller/clk_out1
    SLICE_X60Y88         FDCE                                         r  keyboard_controller/keycode_reg[7]_C/C
                         clock pessimism              0.254    -0.584    
    SLICE_X60Y88         FDCE (Remov_fdce_C_CLR)     -0.067    -0.651    keyboard_controller/keycode_reg[7]_C
  -------------------------------------------------------------------
                         required time                          0.651    
                         arrival time                           0.036    
  -------------------------------------------------------------------
                         slack                                  0.687    

Slack (MET) :             0.696ns  (arrival time - required time)
  Source:                 keyboard_controller/bit_count_reg[2]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keyboard_controller/bit_count_reg[2]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.186ns (30.776%)  route 0.418ns (69.224%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.565    -0.599    keyboard_controller/clk_out1
    SLICE_X63Y87         FDCE                                         r  keyboard_controller/bit_count_reg[2]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  keyboard_controller/bit_count_reg[2]_C/Q
                         net (fo=4, routed)           0.179    -0.279    keyboard_controller/bit_count_reg[2]_C_n_0
    SLICE_X63Y87         LUT6 (Prop_lut6_I3_O)        0.045    -0.234 f  keyboard_controller/bit_count_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.239     0.005    keyboard_controller/bit_count_reg[2]_LDC_i_2_n_0
    SLICE_X63Y87         FDCE                                         f  keyboard_controller/bit_count_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.835    -0.838    keyboard_controller/clk_out1
    SLICE_X63Y87         FDCE                                         r  keyboard_controller/bit_count_reg[2]_C/C
                         clock pessimism              0.239    -0.599    
    SLICE_X63Y87         FDCE (Remov_fdce_C_CLR)     -0.092    -0.691    keyboard_controller/bit_count_reg[2]_C
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                           0.005    
  -------------------------------------------------------------------
                         slack                                  0.696    

Slack (MET) :             0.711ns  (arrival time - required time)
  Source:                 keyboard_controller/shift_reg_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keyboard_controller/keycode_reg[5]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.186ns (29.341%)  route 0.448ns (70.659%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.565    -0.599    keyboard_controller/clk_out1
    SLICE_X61Y90         FDPE                                         r  keyboard_controller/shift_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y90         FDPE (Prop_fdpe_C_Q)         0.141    -0.458 r  keyboard_controller/shift_reg_reg[6]/Q
                         net (fo=3, routed)           0.236    -0.222    keyboard_controller/p_0_in[5]
    SLICE_X60Y89         LUT5 (Prop_lut5_I2_O)        0.045    -0.177 f  keyboard_controller/keycode_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.212     0.035    keyboard_controller/keycode_reg[5]_LDC_i_2_n_0
    SLICE_X61Y89         FDCE                                         f  keyboard_controller/keycode_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.835    -0.838    keyboard_controller/clk_out1
    SLICE_X61Y89         FDCE                                         r  keyboard_controller/keycode_reg[5]_C/C
                         clock pessimism              0.254    -0.584    
    SLICE_X61Y89         FDCE (Remov_fdce_C_CLR)     -0.092    -0.676    keyboard_controller/keycode_reg[5]_C
  -------------------------------------------------------------------
                         required time                          0.676    
                         arrival time                           0.035    
  -------------------------------------------------------------------
                         slack                                  0.711    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       34.460ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.463ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.460ns  (required time - arrival time)
  Source:                 keyboard_controller/bit_count_reg[3]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keyboard_controller/bit_count_reg[0]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.453ns  (logic 0.850ns (19.088%)  route 3.603ns (80.912%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 38.213 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.626    -0.914    keyboard_controller/clk_out1
    SLICE_X61Y87         FDPE                                         r  keyboard_controller/bit_count_reg[3]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDPE (Prop_fdpe_C_Q)         0.456    -0.458 f  keyboard_controller/bit_count_reg[3]_P/Q
                         net (fo=3, routed)           0.805     0.348    keyboard_controller/bit_count_reg[3]_P_n_0
    SLICE_X59Y87         LUT3 (Prop_lut3_I0_O)        0.124     0.472 f  keyboard_controller/bit_count[3]_C_i_1/O
                         net (fo=13, routed)          1.073     1.544    keyboard_controller/bit_count[3]
    SLICE_X63Y88         LUT6 (Prop_lut6_I0_O)        0.124     1.668 r  keyboard_controller/bit_count_reg[2]_LDC_i_3/O
                         net (fo=6, routed)           1.130     2.798    keyboard_controller/bit_count_reg[2]_LDC_i_3_n_0
    SLICE_X62Y88         LUT5 (Prop_lut5_I4_O)        0.146     2.944 f  keyboard_controller/bit_count_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.595     3.539    keyboard_controller/bit_count_reg[0]_LDC_i_2_n_0
    SLICE_X63Y88         FDCE                                         f  keyboard_controller/bit_count_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.508    38.213    keyboard_controller/clk_out1
    SLICE_X63Y88         FDCE                                         r  keyboard_controller/bit_count_reg[0]_C/C
                         clock pessimism              0.559    38.772    
                         clock uncertainty           -0.164    38.609    
    SLICE_X63Y88         FDCE (Recov_fdce_C_CLR)     -0.609    38.000    keyboard_controller/bit_count_reg[0]_C
  -------------------------------------------------------------------
                         required time                         38.000    
                         arrival time                          -3.539    
  -------------------------------------------------------------------
                         slack                                 34.460    

Slack (MET) :             34.947ns  (required time - arrival time)
  Source:                 keyboard_controller/bit_count_reg[3]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keyboard_controller/bit_count_reg[2]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.169ns  (logic 0.828ns (19.860%)  route 3.341ns (80.140%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 38.212 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.626    -0.914    keyboard_controller/clk_out1
    SLICE_X61Y87         FDPE                                         r  keyboard_controller/bit_count_reg[3]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDPE (Prop_fdpe_C_Q)         0.456    -0.458 f  keyboard_controller/bit_count_reg[3]_P/Q
                         net (fo=3, routed)           0.805     0.348    keyboard_controller/bit_count_reg[3]_P_n_0
    SLICE_X59Y87         LUT3 (Prop_lut3_I0_O)        0.124     0.472 f  keyboard_controller/bit_count[3]_C_i_1/O
                         net (fo=13, routed)          1.073     1.544    keyboard_controller/bit_count[3]
    SLICE_X63Y88         LUT6 (Prop_lut6_I0_O)        0.124     1.668 r  keyboard_controller/bit_count_reg[2]_LDC_i_3/O
                         net (fo=6, routed)           0.819     2.488    keyboard_controller/bit_count_reg[2]_LDC_i_3_n_0
    SLICE_X63Y87         LUT6 (Prop_lut6_I1_O)        0.124     2.612 f  keyboard_controller/bit_count_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.644     3.256    keyboard_controller/bit_count_reg[2]_LDC_i_2_n_0
    SLICE_X63Y87         FDCE                                         f  keyboard_controller/bit_count_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.507    38.212    keyboard_controller/clk_out1
    SLICE_X63Y87         FDCE                                         r  keyboard_controller/bit_count_reg[2]_C/C
                         clock pessimism              0.559    38.771    
                         clock uncertainty           -0.164    38.608    
    SLICE_X63Y87         FDCE (Recov_fdce_C_CLR)     -0.405    38.203    keyboard_controller/bit_count_reg[2]_C
  -------------------------------------------------------------------
                         required time                         38.203    
                         arrival time                          -3.256    
  -------------------------------------------------------------------
                         slack                                 34.947    

Slack (MET) :             34.979ns  (required time - arrival time)
  Source:                 keyboard_controller/bit_count_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keyboard_controller/keycode_reg[6]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.971ns  (logic 0.792ns (19.947%)  route 3.179ns (80.053%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 38.209 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.630    -0.910    keyboard_controller/clk_out1
    SLICE_X62Y89         FDPE                                         r  keyboard_controller/bit_count_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y89         FDPE (Prop_fdpe_C_Q)         0.518    -0.392 f  keyboard_controller/bit_count_reg[0]_P/Q
                         net (fo=4, routed)           0.830     0.439    keyboard_controller/bit_count_reg[0]_P_n_0
    SLICE_X63Y88         LUT6 (Prop_lut6_I2_O)        0.124     0.563 r  keyboard_controller/bit_count_reg[2]_LDC_i_4/O
                         net (fo=19, routed)          1.419     1.982    keyboard_controller/bit_count_reg[2]_LDC_i_4_n_0
    SLICE_X60Y89         LUT4 (Prop_lut4_I0_O)        0.150     2.132 f  keyboard_controller/keycode_reg[6]_LDC_i_1/O
                         net (fo=2, routed)           0.929     3.061    keyboard_controller/keycode_reg[6]_LDC_i_1_n_0
    SLICE_X60Y85         FDPE                                         f  keyboard_controller/keycode_reg[6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.504    38.209    keyboard_controller/clk_out1
    SLICE_X60Y85         FDPE                                         r  keyboard_controller/keycode_reg[6]_P/C
                         clock pessimism              0.559    38.768    
                         clock uncertainty           -0.164    38.605    
    SLICE_X60Y85         FDPE (Recov_fdpe_C_PRE)     -0.565    38.040    keyboard_controller/keycode_reg[6]_P
  -------------------------------------------------------------------
                         required time                         38.040    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                 34.979    

Slack (MET) :             34.987ns  (required time - arrival time)
  Source:                 keyboard_controller/bit_count_reg[3]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keyboard_controller/keycode_reg[4]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.124ns  (logic 0.704ns (17.071%)  route 3.420ns (82.929%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 38.207 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.626    -0.914    keyboard_controller/clk_out1
    SLICE_X61Y87         FDPE                                         r  keyboard_controller/bit_count_reg[3]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDPE (Prop_fdpe_C_Q)         0.456    -0.458 f  keyboard_controller/bit_count_reg[3]_P/Q
                         net (fo=3, routed)           0.805     0.348    keyboard_controller/bit_count_reg[3]_P_n_0
    SLICE_X59Y87         LUT3 (Prop_lut3_I0_O)        0.124     0.472 f  keyboard_controller/bit_count[3]_C_i_1/O
                         net (fo=13, routed)          1.805     2.277    keyboard_controller/bit_count[3]
    SLICE_X58Y89         LUT5 (Prop_lut5_I1_O)        0.124     2.401 f  keyboard_controller/keycode_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.810     3.210    keyboard_controller/keycode_reg[4]_LDC_i_2_n_0
    SLICE_X52Y89         FDCE                                         f  keyboard_controller/keycode_reg[4]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.502    38.207    keyboard_controller/clk_out1
    SLICE_X52Y89         FDCE                                         r  keyboard_controller/keycode_reg[4]_C/C
                         clock pessimism              0.559    38.766    
                         clock uncertainty           -0.164    38.603    
    SLICE_X52Y89         FDCE (Recov_fdce_C_CLR)     -0.405    38.198    keyboard_controller/keycode_reg[4]_C
  -------------------------------------------------------------------
                         required time                         38.198    
                         arrival time                          -3.210    
  -------------------------------------------------------------------
                         slack                                 34.987    

Slack (MET) :             35.002ns  (required time - arrival time)
  Source:                 keyboard_controller/bit_count_reg[3]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keyboard_controller/keycode_reg[0]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.885ns  (logic 0.732ns (18.840%)  route 3.153ns (81.160%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 38.207 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.626    -0.914    keyboard_controller/clk_out1
    SLICE_X61Y87         FDPE                                         r  keyboard_controller/bit_count_reg[3]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDPE (Prop_fdpe_C_Q)         0.456    -0.458 f  keyboard_controller/bit_count_reg[3]_P/Q
                         net (fo=3, routed)           0.805     0.348    keyboard_controller/bit_count_reg[3]_P_n_0
    SLICE_X59Y87         LUT3 (Prop_lut3_I0_O)        0.124     0.472 f  keyboard_controller/bit_count[3]_C_i_1/O
                         net (fo=13, routed)          1.399     1.870    keyboard_controller/bit_count[3]
    SLICE_X58Y89         LUT5 (Prop_lut5_I1_O)        0.152     2.022 f  keyboard_controller/keycode_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.949     2.972    keyboard_controller/keycode_reg[0]_LDC_i_2_n_0
    SLICE_X57Y88         FDCE                                         f  keyboard_controller/keycode_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.502    38.207    keyboard_controller/clk_out1
    SLICE_X57Y88         FDCE                                         r  keyboard_controller/keycode_reg[0]_C/C
                         clock pessimism              0.559    38.766    
                         clock uncertainty           -0.164    38.603    
    SLICE_X57Y88         FDCE (Recov_fdce_C_CLR)     -0.629    37.974    keyboard_controller/keycode_reg[0]_C
  -------------------------------------------------------------------
                         required time                         37.974    
                         arrival time                          -2.972    
  -------------------------------------------------------------------
                         slack                                 35.002    

Slack (MET) :             35.196ns  (required time - arrival time)
  Source:                 keyboard_controller/bit_count_reg[2]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keyboard_controller/bit_count_reg[3]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.779ns  (logic 0.794ns (21.011%)  route 2.985ns (78.989%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 38.210 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.627    -0.913    keyboard_controller/clk_out1
    SLICE_X62Y86         FDPE                                         r  keyboard_controller/bit_count_reg[2]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDPE (Prop_fdpe_C_Q)         0.518    -0.395 r  keyboard_controller/bit_count_reg[2]_P/Q
                         net (fo=4, routed)           0.831     0.436    keyboard_controller/bit_count_reg[2]_P_n_0
    SLICE_X61Y87         LUT3 (Prop_lut3_I0_O)        0.124     0.560 r  keyboard_controller/bit_count[2]_C_i_1/O
                         net (fo=14, routed)          1.249     1.809    keyboard_controller/bit_count[2]
    SLICE_X62Y88         LUT5 (Prop_lut5_I4_O)        0.152     1.961 f  keyboard_controller/bit_count_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.906     2.866    keyboard_controller/bit_count_reg[3]_LDC_i_2_n_0
    SLICE_X58Y87         FDCE                                         f  keyboard_controller/bit_count_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.505    38.210    keyboard_controller/clk_out1
    SLICE_X58Y87         FDCE                                         r  keyboard_controller/bit_count_reg[3]_C/C
                         clock pessimism              0.559    38.769    
                         clock uncertainty           -0.164    38.606    
    SLICE_X58Y87         FDCE (Recov_fdce_C_CLR)     -0.543    38.063    keyboard_controller/bit_count_reg[3]_C
  -------------------------------------------------------------------
                         required time                         38.063    
                         arrival time                          -2.866    
  -------------------------------------------------------------------
                         slack                                 35.196    

Slack (MET) :             35.265ns  (required time - arrival time)
  Source:                 keyboard_controller/bit_count_reg[2]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keyboard_controller/key_release_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.894ns  (logic 0.766ns (19.672%)  route 3.128ns (80.328%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 38.210 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.627    -0.913    keyboard_controller/clk_out1
    SLICE_X62Y86         FDPE                                         r  keyboard_controller/bit_count_reg[2]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDPE (Prop_fdpe_C_Q)         0.518    -0.395 r  keyboard_controller/bit_count_reg[2]_P/Q
                         net (fo=4, routed)           0.831     0.436    keyboard_controller/bit_count_reg[2]_P_n_0
    SLICE_X61Y87         LUT3 (Prop_lut3_I0_O)        0.124     0.560 r  keyboard_controller/bit_count[2]_C_i_1/O
                         net (fo=14, routed)          1.583     2.143    keyboard_controller/bit_count[2]
    SLICE_X59Y87         LUT6 (Prop_lut6_I4_O)        0.124     2.267 f  keyboard_controller/key_release_i_1/O
                         net (fo=1, routed)           0.714     2.981    keyboard_controller/key_release_i_1_n_0
    SLICE_X59Y87         FDPE                                         f  keyboard_controller/key_release_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.505    38.210    keyboard_controller/clk_out1
    SLICE_X59Y87         FDPE                                         r  keyboard_controller/key_release_reg/C
                         clock pessimism              0.559    38.769    
                         clock uncertainty           -0.164    38.606    
    SLICE_X59Y87         FDPE (Recov_fdpe_C_PRE)     -0.359    38.247    keyboard_controller/key_release_reg
  -------------------------------------------------------------------
                         required time                         38.247    
                         arrival time                          -2.981    
  -------------------------------------------------------------------
                         slack                                 35.265    

Slack (MET) :             35.315ns  (required time - arrival time)
  Source:                 keyboard_controller/bit_count_reg[3]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keyboard_controller/bit_count_reg[2]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.844ns  (logic 0.828ns (21.540%)  route 3.016ns (78.460%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 38.211 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.626    -0.914    keyboard_controller/clk_out1
    SLICE_X61Y87         FDPE                                         r  keyboard_controller/bit_count_reg[3]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDPE (Prop_fdpe_C_Q)         0.456    -0.458 r  keyboard_controller/bit_count_reg[3]_P/Q
                         net (fo=3, routed)           0.805     0.348    keyboard_controller/bit_count_reg[3]_P_n_0
    SLICE_X59Y87         LUT3 (Prop_lut3_I0_O)        0.124     0.472 r  keyboard_controller/bit_count[3]_C_i_1/O
                         net (fo=13, routed)          1.073     1.544    keyboard_controller/bit_count[3]
    SLICE_X63Y88         LUT6 (Prop_lut6_I0_O)        0.124     1.668 f  keyboard_controller/bit_count_reg[2]_LDC_i_3/O
                         net (fo=6, routed)           0.646     2.314    keyboard_controller/bit_count_reg[2]_LDC_i_3_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I0_O)        0.124     2.438 f  keyboard_controller/bit_count_reg[2]_LDC_i_1/O
                         net (fo=2, routed)           0.492     2.930    keyboard_controller/bit_count_reg[2]_LDC_i_1_n_0
    SLICE_X62Y86         FDPE                                         f  keyboard_controller/bit_count_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.506    38.211    keyboard_controller/clk_out1
    SLICE_X62Y86         FDPE                                         r  keyboard_controller/bit_count_reg[2]_P/C
                         clock pessimism              0.559    38.770    
                         clock uncertainty           -0.164    38.607    
    SLICE_X62Y86         FDPE (Recov_fdpe_C_PRE)     -0.361    38.246    keyboard_controller/bit_count_reg[2]_P
  -------------------------------------------------------------------
                         required time                         38.246    
                         arrival time                          -2.930    
  -------------------------------------------------------------------
                         slack                                 35.315    

Slack (MET) :             35.402ns  (required time - arrival time)
  Source:                 keyboard_controller/bit_count_reg[3]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keyboard_controller/bit_count_reg[0]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.760ns  (logic 0.828ns (22.021%)  route 2.932ns (77.979%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 38.214 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.626    -0.914    keyboard_controller/clk_out1
    SLICE_X61Y87         FDPE                                         r  keyboard_controller/bit_count_reg[3]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDPE (Prop_fdpe_C_Q)         0.456    -0.458 r  keyboard_controller/bit_count_reg[3]_P/Q
                         net (fo=3, routed)           0.805     0.348    keyboard_controller/bit_count_reg[3]_P_n_0
    SLICE_X59Y87         LUT3 (Prop_lut3_I0_O)        0.124     0.472 r  keyboard_controller/bit_count[3]_C_i_1/O
                         net (fo=13, routed)          1.073     1.544    keyboard_controller/bit_count[3]
    SLICE_X63Y88         LUT6 (Prop_lut6_I0_O)        0.124     1.668 f  keyboard_controller/bit_count_reg[2]_LDC_i_3/O
                         net (fo=6, routed)           0.703     2.371    keyboard_controller/bit_count_reg[2]_LDC_i_3_n_0
    SLICE_X62Y88         LUT5 (Prop_lut5_I3_O)        0.124     2.495 f  keyboard_controller/bit_count_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.351     2.846    keyboard_controller/bit_count_reg[0]_LDC_i_1_n_0
    SLICE_X62Y89         FDPE                                         f  keyboard_controller/bit_count_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.509    38.214    keyboard_controller/clk_out1
    SLICE_X62Y89         FDPE                                         r  keyboard_controller/bit_count_reg[0]_P/C
                         clock pessimism              0.559    38.773    
                         clock uncertainty           -0.164    38.610    
    SLICE_X62Y89         FDPE (Recov_fdpe_C_PRE)     -0.361    38.249    keyboard_controller/bit_count_reg[0]_P
  -------------------------------------------------------------------
                         required time                         38.249    
                         arrival time                          -2.846    
  -------------------------------------------------------------------
                         slack                                 35.402    

Slack (MET) :             35.451ns  (required time - arrival time)
  Source:                 keyboard_controller/bit_count_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keyboard_controller/keycode_reg[3]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.702ns  (logic 0.766ns (20.689%)  route 2.936ns (79.311%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 38.209 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.630    -0.910    keyboard_controller/clk_out1
    SLICE_X62Y89         FDPE                                         r  keyboard_controller/bit_count_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y89         FDPE (Prop_fdpe_C_Q)         0.518    -0.392 f  keyboard_controller/bit_count_reg[0]_P/Q
                         net (fo=4, routed)           0.830     0.439    keyboard_controller/bit_count_reg[0]_P_n_0
    SLICE_X63Y88         LUT6 (Prop_lut6_I2_O)        0.124     0.563 r  keyboard_controller/bit_count_reg[2]_LDC_i_4/O
                         net (fo=19, routed)          1.277     1.839    keyboard_controller/bit_count_reg[2]_LDC_i_4_n_0
    SLICE_X60Y87         LUT4 (Prop_lut4_I0_O)        0.124     1.963 f  keyboard_controller/keycode_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.829     2.793    keyboard_controller/keycode_reg[3]_LDC_i_1_n_0
    SLICE_X58Y86         FDPE                                         f  keyboard_controller/keycode_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.504    38.209    keyboard_controller/clk_out1
    SLICE_X58Y86         FDPE                                         r  keyboard_controller/keycode_reg[3]_P/C
                         clock pessimism              0.559    38.768    
                         clock uncertainty           -0.164    38.605    
    SLICE_X58Y86         FDPE (Recov_fdpe_C_PRE)     -0.361    38.244    keyboard_controller/keycode_reg[3]_P
  -------------------------------------------------------------------
                         required time                         38.244    
                         arrival time                          -2.793    
  -------------------------------------------------------------------
                         slack                                 35.451    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 keyboard_controller/shift_reg_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keyboard_controller/keycode_reg[7]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.189ns (39.077%)  route 0.295ns (60.923%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.562    -0.602    keyboard_controller/clk_out1
    SLICE_X61Y86         FDPE                                         r  keyboard_controller/shift_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y86         FDPE (Prop_fdpe_C_Q)         0.141    -0.461 f  keyboard_controller/shift_reg_reg[8]/Q
                         net (fo=3, routed)           0.160    -0.301    keyboard_controller/p_0_in[7]
    SLICE_X60Y87         LUT4 (Prop_lut4_I1_O)        0.048    -0.253 f  keyboard_controller/keycode_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.135    -0.119    keyboard_controller/keycode_reg[7]_LDC_i_1_n_0
    SLICE_X61Y88         FDPE                                         f  keyboard_controller/keycode_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.835    -0.838    keyboard_controller/clk_out1
    SLICE_X61Y88         FDPE                                         r  keyboard_controller/keycode_reg[7]_P/C
                         clock pessimism              0.254    -0.584    
                         clock uncertainty            0.164    -0.421    
    SLICE_X61Y88         FDPE (Remov_fdpe_C_PRE)     -0.161    -0.582    keyboard_controller/keycode_reg[7]_P
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 keyboard_controller/bit_count_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keyboard_controller/bit_count_reg[0]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.186ns (31.864%)  route 0.398ns (68.136%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.566    -0.598    keyboard_controller/clk_out1
    SLICE_X63Y88         FDCE                                         r  keyboard_controller/bit_count_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y88         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  keyboard_controller/bit_count_reg[0]_C/Q
                         net (fo=4, routed)           0.270    -0.187    keyboard_controller/bit_count_reg[0]_C_n_0
    SLICE_X62Y88         LUT5 (Prop_lut5_I2_O)        0.045    -0.142 f  keyboard_controller/bit_count_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.127    -0.015    keyboard_controller/bit_count_reg[0]_LDC_i_1_n_0
    SLICE_X62Y89         FDPE                                         f  keyboard_controller/bit_count_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.837    -0.836    keyboard_controller/clk_out1
    SLICE_X62Y89         FDPE                                         r  keyboard_controller/bit_count_reg[0]_P/C
                         clock pessimism              0.254    -0.582    
                         clock uncertainty            0.164    -0.419    
    SLICE_X62Y89         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.490    keyboard_controller/bit_count_reg[0]_P
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 keyboard_controller/shift_reg_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keyboard_controller/keycode_reg[5]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.186ns (31.816%)  route 0.399ns (68.184%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.565    -0.599    keyboard_controller/clk_out1
    SLICE_X61Y90         FDPE                                         r  keyboard_controller/shift_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y90         FDPE (Prop_fdpe_C_Q)         0.141    -0.458 f  keyboard_controller/shift_reg_reg[6]/Q
                         net (fo=3, routed)           0.160    -0.298    keyboard_controller/p_0_in[5]
    SLICE_X60Y89         LUT4 (Prop_lut4_I1_O)        0.045    -0.253 f  keyboard_controller/keycode_reg[5]_LDC_i_1/O
                         net (fo=2, routed)           0.238    -0.015    keyboard_controller/keycode_reg[5]_LDC_i_1_n_0
    SLICE_X60Y90         FDPE                                         f  keyboard_controller/keycode_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.836    -0.837    keyboard_controller/clk_out1
    SLICE_X60Y90         FDPE                                         r  keyboard_controller/keycode_reg[5]_P/C
                         clock pessimism              0.251    -0.586    
                         clock uncertainty            0.164    -0.423    
    SLICE_X60Y90         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.494    keyboard_controller/keycode_reg[5]_P
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 keyboard_controller/bit_count_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keyboard_controller/bit_count_reg[0]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.189ns (38.844%)  route 0.298ns (61.156%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.566    -0.598    keyboard_controller/clk_out1
    SLICE_X63Y88         FDCE                                         r  keyboard_controller/bit_count_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y88         FDCE (Prop_fdce_C_Q)         0.141    -0.457 f  keyboard_controller/bit_count_reg[0]_C/Q
                         net (fo=4, routed)           0.099    -0.358    keyboard_controller/bit_count_reg[0]_C_n_0
    SLICE_X62Y88         LUT5 (Prop_lut5_I3_O)        0.048    -0.310 f  keyboard_controller/bit_count_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.198    -0.112    keyboard_controller/bit_count_reg[0]_LDC_i_2_n_0
    SLICE_X63Y88         FDCE                                         f  keyboard_controller/bit_count_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.837    -0.836    keyboard_controller/clk_out1
    SLICE_X63Y88         FDCE                                         r  keyboard_controller/bit_count_reg[0]_C/C
                         clock pessimism              0.238    -0.598    
                         clock uncertainty            0.164    -0.435    
    SLICE_X63Y88         FDCE (Remov_fdce_C_CLR)     -0.158    -0.593    keyboard_controller/bit_count_reg[0]_C
  -------------------------------------------------------------------
                         required time                          0.593    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.486ns  (arrival time - required time)
  Source:                 keyboard_controller/bit_count_reg[3]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keyboard_controller/key_release_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.209ns (36.791%)  route 0.359ns (63.209%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.563    -0.601    keyboard_controller/clk_out1
    SLICE_X58Y87         FDCE                                         r  keyboard_controller/bit_count_reg[3]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y87         FDCE (Prop_fdce_C_Q)         0.164    -0.437 f  keyboard_controller/bit_count_reg[3]_C/Q
                         net (fo=3, routed)           0.105    -0.332    keyboard_controller/bit_count_reg[3]_C_n_0
    SLICE_X59Y87         LUT6 (Prop_lut6_I1_O)        0.045    -0.287 f  keyboard_controller/key_release_i_1/O
                         net (fo=1, routed)           0.254    -0.033    keyboard_controller/key_release_i_1_n_0
    SLICE_X59Y87         FDPE                                         f  keyboard_controller/key_release_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.833    -0.840    keyboard_controller/clk_out1
    SLICE_X59Y87         FDPE                                         r  keyboard_controller/key_release_reg/C
                         clock pessimism              0.252    -0.588    
                         clock uncertainty            0.164    -0.425    
    SLICE_X59Y87         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.520    keyboard_controller/key_release_reg
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.033    
  -------------------------------------------------------------------
                         slack                                  0.486    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 keyboard_controller/bit_count_reg[2]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keyboard_controller/bit_count_reg[2]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.186ns (29.966%)  route 0.435ns (70.034%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.565    -0.599    keyboard_controller/clk_out1
    SLICE_X63Y87         FDCE                                         r  keyboard_controller/bit_count_reg[2]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  keyboard_controller/bit_count_reg[2]_C/Q
                         net (fo=4, routed)           0.248    -0.210    keyboard_controller/bit_count_reg[2]_C_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I2_O)        0.045    -0.165 f  keyboard_controller/bit_count_reg[2]_LDC_i_1/O
                         net (fo=2, routed)           0.186     0.021    keyboard_controller/bit_count_reg[2]_LDC_i_1_n_0
    SLICE_X62Y86         FDPE                                         f  keyboard_controller/bit_count_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.834    -0.839    keyboard_controller/clk_out1
    SLICE_X62Y86         FDPE                                         r  keyboard_controller/bit_count_reg[2]_P/C
                         clock pessimism              0.254    -0.585    
                         clock uncertainty            0.164    -0.422    
    SLICE_X62Y86         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.493    keyboard_controller/bit_count_reg[2]_P
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                           0.021    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 keyboard_controller/bit_count_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keyboard_controller/bit_count_reg[1]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.186ns (30.579%)  route 0.422ns (69.421%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.566    -0.598    keyboard_controller/clk_out1
    SLICE_X65Y88         FDPE                                         r  keyboard_controller/bit_count_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDPE (Prop_fdpe_C_Q)         0.141    -0.457 r  keyboard_controller/bit_count_reg[1]_P/Q
                         net (fo=5, routed)           0.187    -0.271    keyboard_controller/bit_count_reg[1]_P_n_0
    SLICE_X63Y88         LUT6 (Prop_lut6_I5_O)        0.045    -0.226 f  keyboard_controller/bit_count_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.235     0.010    keyboard_controller/bit_count_reg[1]_LDC_i_2_n_0
    SLICE_X64Y89         FDCE                                         f  keyboard_controller/bit_count_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.838    -0.835    keyboard_controller/clk_out1
    SLICE_X64Y89         FDCE                                         r  keyboard_controller/bit_count_reg[1]_C/C
                         clock pessimism              0.253    -0.582    
                         clock uncertainty            0.164    -0.419    
    SLICE_X64Y89         FDCE (Remov_fdce_C_CLR)     -0.092    -0.511    keyboard_controller/bit_count_reg[1]_C
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                           0.010    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 keyboard_controller/shift_reg_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keyboard_controller/keycode_reg[7]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.186ns (29.138%)  route 0.452ns (70.862%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.562    -0.602    keyboard_controller/clk_out1
    SLICE_X61Y86         FDPE                                         r  keyboard_controller/shift_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y86         FDPE (Prop_fdpe_C_Q)         0.141    -0.461 r  keyboard_controller/shift_reg_reg[8]/Q
                         net (fo=3, routed)           0.267    -0.194    keyboard_controller/p_0_in[7]
    SLICE_X60Y87         LUT5 (Prop_lut5_I2_O)        0.045    -0.149 f  keyboard_controller/keycode_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.185     0.036    keyboard_controller/keycode_reg[7]_LDC_i_2_n_0
    SLICE_X60Y88         FDCE                                         f  keyboard_controller/keycode_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.835    -0.838    keyboard_controller/clk_out1
    SLICE_X60Y88         FDCE                                         r  keyboard_controller/keycode_reg[7]_C/C
                         clock pessimism              0.254    -0.584    
                         clock uncertainty            0.164    -0.421    
    SLICE_X60Y88         FDCE (Remov_fdce_C_CLR)     -0.067    -0.488    keyboard_controller/keycode_reg[7]_C
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                           0.036    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 keyboard_controller/bit_count_reg[2]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keyboard_controller/bit_count_reg[2]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.186ns (30.776%)  route 0.418ns (69.224%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.565    -0.599    keyboard_controller/clk_out1
    SLICE_X63Y87         FDCE                                         r  keyboard_controller/bit_count_reg[2]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  keyboard_controller/bit_count_reg[2]_C/Q
                         net (fo=4, routed)           0.179    -0.279    keyboard_controller/bit_count_reg[2]_C_n_0
    SLICE_X63Y87         LUT6 (Prop_lut6_I3_O)        0.045    -0.234 f  keyboard_controller/bit_count_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.239     0.005    keyboard_controller/bit_count_reg[2]_LDC_i_2_n_0
    SLICE_X63Y87         FDCE                                         f  keyboard_controller/bit_count_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.835    -0.838    keyboard_controller/clk_out1
    SLICE_X63Y87         FDCE                                         r  keyboard_controller/bit_count_reg[2]_C/C
                         clock pessimism              0.239    -0.599    
                         clock uncertainty            0.164    -0.436    
    SLICE_X63Y87         FDCE (Remov_fdce_C_CLR)     -0.092    -0.528    keyboard_controller/bit_count_reg[2]_C
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                           0.005    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 keyboard_controller/shift_reg_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keyboard_controller/keycode_reg[5]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.186ns (29.341%)  route 0.448ns (70.659%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.565    -0.599    keyboard_controller/clk_out1
    SLICE_X61Y90         FDPE                                         r  keyboard_controller/shift_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y90         FDPE (Prop_fdpe_C_Q)         0.141    -0.458 r  keyboard_controller/shift_reg_reg[6]/Q
                         net (fo=3, routed)           0.236    -0.222    keyboard_controller/p_0_in[5]
    SLICE_X60Y89         LUT5 (Prop_lut5_I2_O)        0.045    -0.177 f  keyboard_controller/keycode_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.212     0.035    keyboard_controller/keycode_reg[5]_LDC_i_2_n_0
    SLICE_X61Y89         FDCE                                         f  keyboard_controller/keycode_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.835    -0.838    keyboard_controller/clk_out1
    SLICE_X61Y89         FDCE                                         r  keyboard_controller/keycode_reg[5]_C/C
                         clock pessimism              0.254    -0.584    
                         clock uncertainty            0.164    -0.421    
    SLICE_X61Y89         FDCE (Remov_fdce_C_CLR)     -0.092    -0.513    keyboard_controller/keycode_reg[5]_C
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                           0.035    
  -------------------------------------------------------------------
                         slack                                  0.547    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       34.460ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.463ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.460ns  (required time - arrival time)
  Source:                 keyboard_controller/bit_count_reg[3]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keyboard_controller/bit_count_reg[0]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.453ns  (logic 0.850ns (19.088%)  route 3.603ns (80.912%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 38.213 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.626    -0.914    keyboard_controller/clk_out1
    SLICE_X61Y87         FDPE                                         r  keyboard_controller/bit_count_reg[3]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDPE (Prop_fdpe_C_Q)         0.456    -0.458 f  keyboard_controller/bit_count_reg[3]_P/Q
                         net (fo=3, routed)           0.805     0.348    keyboard_controller/bit_count_reg[3]_P_n_0
    SLICE_X59Y87         LUT3 (Prop_lut3_I0_O)        0.124     0.472 f  keyboard_controller/bit_count[3]_C_i_1/O
                         net (fo=13, routed)          1.073     1.544    keyboard_controller/bit_count[3]
    SLICE_X63Y88         LUT6 (Prop_lut6_I0_O)        0.124     1.668 r  keyboard_controller/bit_count_reg[2]_LDC_i_3/O
                         net (fo=6, routed)           1.130     2.798    keyboard_controller/bit_count_reg[2]_LDC_i_3_n_0
    SLICE_X62Y88         LUT5 (Prop_lut5_I4_O)        0.146     2.944 f  keyboard_controller/bit_count_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.595     3.539    keyboard_controller/bit_count_reg[0]_LDC_i_2_n_0
    SLICE_X63Y88         FDCE                                         f  keyboard_controller/bit_count_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.508    38.213    keyboard_controller/clk_out1
    SLICE_X63Y88         FDCE                                         r  keyboard_controller/bit_count_reg[0]_C/C
                         clock pessimism              0.559    38.772    
                         clock uncertainty           -0.164    38.609    
    SLICE_X63Y88         FDCE (Recov_fdce_C_CLR)     -0.609    38.000    keyboard_controller/bit_count_reg[0]_C
  -------------------------------------------------------------------
                         required time                         38.000    
                         arrival time                          -3.539    
  -------------------------------------------------------------------
                         slack                                 34.460    

Slack (MET) :             34.947ns  (required time - arrival time)
  Source:                 keyboard_controller/bit_count_reg[3]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keyboard_controller/bit_count_reg[2]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.169ns  (logic 0.828ns (19.860%)  route 3.341ns (80.140%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 38.212 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.626    -0.914    keyboard_controller/clk_out1
    SLICE_X61Y87         FDPE                                         r  keyboard_controller/bit_count_reg[3]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDPE (Prop_fdpe_C_Q)         0.456    -0.458 f  keyboard_controller/bit_count_reg[3]_P/Q
                         net (fo=3, routed)           0.805     0.348    keyboard_controller/bit_count_reg[3]_P_n_0
    SLICE_X59Y87         LUT3 (Prop_lut3_I0_O)        0.124     0.472 f  keyboard_controller/bit_count[3]_C_i_1/O
                         net (fo=13, routed)          1.073     1.544    keyboard_controller/bit_count[3]
    SLICE_X63Y88         LUT6 (Prop_lut6_I0_O)        0.124     1.668 r  keyboard_controller/bit_count_reg[2]_LDC_i_3/O
                         net (fo=6, routed)           0.819     2.488    keyboard_controller/bit_count_reg[2]_LDC_i_3_n_0
    SLICE_X63Y87         LUT6 (Prop_lut6_I1_O)        0.124     2.612 f  keyboard_controller/bit_count_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.644     3.256    keyboard_controller/bit_count_reg[2]_LDC_i_2_n_0
    SLICE_X63Y87         FDCE                                         f  keyboard_controller/bit_count_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.507    38.212    keyboard_controller/clk_out1
    SLICE_X63Y87         FDCE                                         r  keyboard_controller/bit_count_reg[2]_C/C
                         clock pessimism              0.559    38.771    
                         clock uncertainty           -0.164    38.608    
    SLICE_X63Y87         FDCE (Recov_fdce_C_CLR)     -0.405    38.203    keyboard_controller/bit_count_reg[2]_C
  -------------------------------------------------------------------
                         required time                         38.203    
                         arrival time                          -3.256    
  -------------------------------------------------------------------
                         slack                                 34.947    

Slack (MET) :             34.979ns  (required time - arrival time)
  Source:                 keyboard_controller/bit_count_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keyboard_controller/keycode_reg[6]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.971ns  (logic 0.792ns (19.947%)  route 3.179ns (80.053%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 38.209 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.630    -0.910    keyboard_controller/clk_out1
    SLICE_X62Y89         FDPE                                         r  keyboard_controller/bit_count_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y89         FDPE (Prop_fdpe_C_Q)         0.518    -0.392 f  keyboard_controller/bit_count_reg[0]_P/Q
                         net (fo=4, routed)           0.830     0.439    keyboard_controller/bit_count_reg[0]_P_n_0
    SLICE_X63Y88         LUT6 (Prop_lut6_I2_O)        0.124     0.563 r  keyboard_controller/bit_count_reg[2]_LDC_i_4/O
                         net (fo=19, routed)          1.419     1.982    keyboard_controller/bit_count_reg[2]_LDC_i_4_n_0
    SLICE_X60Y89         LUT4 (Prop_lut4_I0_O)        0.150     2.132 f  keyboard_controller/keycode_reg[6]_LDC_i_1/O
                         net (fo=2, routed)           0.929     3.061    keyboard_controller/keycode_reg[6]_LDC_i_1_n_0
    SLICE_X60Y85         FDPE                                         f  keyboard_controller/keycode_reg[6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.504    38.209    keyboard_controller/clk_out1
    SLICE_X60Y85         FDPE                                         r  keyboard_controller/keycode_reg[6]_P/C
                         clock pessimism              0.559    38.768    
                         clock uncertainty           -0.164    38.605    
    SLICE_X60Y85         FDPE (Recov_fdpe_C_PRE)     -0.565    38.040    keyboard_controller/keycode_reg[6]_P
  -------------------------------------------------------------------
                         required time                         38.040    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                 34.979    

Slack (MET) :             34.987ns  (required time - arrival time)
  Source:                 keyboard_controller/bit_count_reg[3]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keyboard_controller/keycode_reg[4]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.124ns  (logic 0.704ns (17.071%)  route 3.420ns (82.929%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 38.207 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.626    -0.914    keyboard_controller/clk_out1
    SLICE_X61Y87         FDPE                                         r  keyboard_controller/bit_count_reg[3]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDPE (Prop_fdpe_C_Q)         0.456    -0.458 f  keyboard_controller/bit_count_reg[3]_P/Q
                         net (fo=3, routed)           0.805     0.348    keyboard_controller/bit_count_reg[3]_P_n_0
    SLICE_X59Y87         LUT3 (Prop_lut3_I0_O)        0.124     0.472 f  keyboard_controller/bit_count[3]_C_i_1/O
                         net (fo=13, routed)          1.805     2.277    keyboard_controller/bit_count[3]
    SLICE_X58Y89         LUT5 (Prop_lut5_I1_O)        0.124     2.401 f  keyboard_controller/keycode_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.810     3.210    keyboard_controller/keycode_reg[4]_LDC_i_2_n_0
    SLICE_X52Y89         FDCE                                         f  keyboard_controller/keycode_reg[4]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.502    38.207    keyboard_controller/clk_out1
    SLICE_X52Y89         FDCE                                         r  keyboard_controller/keycode_reg[4]_C/C
                         clock pessimism              0.559    38.766    
                         clock uncertainty           -0.164    38.603    
    SLICE_X52Y89         FDCE (Recov_fdce_C_CLR)     -0.405    38.198    keyboard_controller/keycode_reg[4]_C
  -------------------------------------------------------------------
                         required time                         38.198    
                         arrival time                          -3.210    
  -------------------------------------------------------------------
                         slack                                 34.987    

Slack (MET) :             35.002ns  (required time - arrival time)
  Source:                 keyboard_controller/bit_count_reg[3]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keyboard_controller/keycode_reg[0]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.885ns  (logic 0.732ns (18.840%)  route 3.153ns (81.160%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 38.207 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.626    -0.914    keyboard_controller/clk_out1
    SLICE_X61Y87         FDPE                                         r  keyboard_controller/bit_count_reg[3]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDPE (Prop_fdpe_C_Q)         0.456    -0.458 f  keyboard_controller/bit_count_reg[3]_P/Q
                         net (fo=3, routed)           0.805     0.348    keyboard_controller/bit_count_reg[3]_P_n_0
    SLICE_X59Y87         LUT3 (Prop_lut3_I0_O)        0.124     0.472 f  keyboard_controller/bit_count[3]_C_i_1/O
                         net (fo=13, routed)          1.399     1.870    keyboard_controller/bit_count[3]
    SLICE_X58Y89         LUT5 (Prop_lut5_I1_O)        0.152     2.022 f  keyboard_controller/keycode_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.949     2.972    keyboard_controller/keycode_reg[0]_LDC_i_2_n_0
    SLICE_X57Y88         FDCE                                         f  keyboard_controller/keycode_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.502    38.207    keyboard_controller/clk_out1
    SLICE_X57Y88         FDCE                                         r  keyboard_controller/keycode_reg[0]_C/C
                         clock pessimism              0.559    38.766    
                         clock uncertainty           -0.164    38.603    
    SLICE_X57Y88         FDCE (Recov_fdce_C_CLR)     -0.629    37.974    keyboard_controller/keycode_reg[0]_C
  -------------------------------------------------------------------
                         required time                         37.974    
                         arrival time                          -2.972    
  -------------------------------------------------------------------
                         slack                                 35.002    

Slack (MET) :             35.196ns  (required time - arrival time)
  Source:                 keyboard_controller/bit_count_reg[2]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keyboard_controller/bit_count_reg[3]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.779ns  (logic 0.794ns (21.011%)  route 2.985ns (78.989%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 38.210 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.627    -0.913    keyboard_controller/clk_out1
    SLICE_X62Y86         FDPE                                         r  keyboard_controller/bit_count_reg[2]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDPE (Prop_fdpe_C_Q)         0.518    -0.395 r  keyboard_controller/bit_count_reg[2]_P/Q
                         net (fo=4, routed)           0.831     0.436    keyboard_controller/bit_count_reg[2]_P_n_0
    SLICE_X61Y87         LUT3 (Prop_lut3_I0_O)        0.124     0.560 r  keyboard_controller/bit_count[2]_C_i_1/O
                         net (fo=14, routed)          1.249     1.809    keyboard_controller/bit_count[2]
    SLICE_X62Y88         LUT5 (Prop_lut5_I4_O)        0.152     1.961 f  keyboard_controller/bit_count_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.906     2.866    keyboard_controller/bit_count_reg[3]_LDC_i_2_n_0
    SLICE_X58Y87         FDCE                                         f  keyboard_controller/bit_count_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.505    38.210    keyboard_controller/clk_out1
    SLICE_X58Y87         FDCE                                         r  keyboard_controller/bit_count_reg[3]_C/C
                         clock pessimism              0.559    38.769    
                         clock uncertainty           -0.164    38.606    
    SLICE_X58Y87         FDCE (Recov_fdce_C_CLR)     -0.543    38.063    keyboard_controller/bit_count_reg[3]_C
  -------------------------------------------------------------------
                         required time                         38.063    
                         arrival time                          -2.866    
  -------------------------------------------------------------------
                         slack                                 35.196    

Slack (MET) :             35.265ns  (required time - arrival time)
  Source:                 keyboard_controller/bit_count_reg[2]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keyboard_controller/key_release_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.894ns  (logic 0.766ns (19.672%)  route 3.128ns (80.328%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 38.210 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.627    -0.913    keyboard_controller/clk_out1
    SLICE_X62Y86         FDPE                                         r  keyboard_controller/bit_count_reg[2]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDPE (Prop_fdpe_C_Q)         0.518    -0.395 r  keyboard_controller/bit_count_reg[2]_P/Q
                         net (fo=4, routed)           0.831     0.436    keyboard_controller/bit_count_reg[2]_P_n_0
    SLICE_X61Y87         LUT3 (Prop_lut3_I0_O)        0.124     0.560 r  keyboard_controller/bit_count[2]_C_i_1/O
                         net (fo=14, routed)          1.583     2.143    keyboard_controller/bit_count[2]
    SLICE_X59Y87         LUT6 (Prop_lut6_I4_O)        0.124     2.267 f  keyboard_controller/key_release_i_1/O
                         net (fo=1, routed)           0.714     2.981    keyboard_controller/key_release_i_1_n_0
    SLICE_X59Y87         FDPE                                         f  keyboard_controller/key_release_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.505    38.210    keyboard_controller/clk_out1
    SLICE_X59Y87         FDPE                                         r  keyboard_controller/key_release_reg/C
                         clock pessimism              0.559    38.769    
                         clock uncertainty           -0.164    38.606    
    SLICE_X59Y87         FDPE (Recov_fdpe_C_PRE)     -0.359    38.247    keyboard_controller/key_release_reg
  -------------------------------------------------------------------
                         required time                         38.247    
                         arrival time                          -2.981    
  -------------------------------------------------------------------
                         slack                                 35.265    

Slack (MET) :             35.315ns  (required time - arrival time)
  Source:                 keyboard_controller/bit_count_reg[3]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keyboard_controller/bit_count_reg[2]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.844ns  (logic 0.828ns (21.540%)  route 3.016ns (78.460%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 38.211 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.626    -0.914    keyboard_controller/clk_out1
    SLICE_X61Y87         FDPE                                         r  keyboard_controller/bit_count_reg[3]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDPE (Prop_fdpe_C_Q)         0.456    -0.458 r  keyboard_controller/bit_count_reg[3]_P/Q
                         net (fo=3, routed)           0.805     0.348    keyboard_controller/bit_count_reg[3]_P_n_0
    SLICE_X59Y87         LUT3 (Prop_lut3_I0_O)        0.124     0.472 r  keyboard_controller/bit_count[3]_C_i_1/O
                         net (fo=13, routed)          1.073     1.544    keyboard_controller/bit_count[3]
    SLICE_X63Y88         LUT6 (Prop_lut6_I0_O)        0.124     1.668 f  keyboard_controller/bit_count_reg[2]_LDC_i_3/O
                         net (fo=6, routed)           0.646     2.314    keyboard_controller/bit_count_reg[2]_LDC_i_3_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I0_O)        0.124     2.438 f  keyboard_controller/bit_count_reg[2]_LDC_i_1/O
                         net (fo=2, routed)           0.492     2.930    keyboard_controller/bit_count_reg[2]_LDC_i_1_n_0
    SLICE_X62Y86         FDPE                                         f  keyboard_controller/bit_count_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.506    38.211    keyboard_controller/clk_out1
    SLICE_X62Y86         FDPE                                         r  keyboard_controller/bit_count_reg[2]_P/C
                         clock pessimism              0.559    38.770    
                         clock uncertainty           -0.164    38.607    
    SLICE_X62Y86         FDPE (Recov_fdpe_C_PRE)     -0.361    38.246    keyboard_controller/bit_count_reg[2]_P
  -------------------------------------------------------------------
                         required time                         38.246    
                         arrival time                          -2.930    
  -------------------------------------------------------------------
                         slack                                 35.315    

Slack (MET) :             35.402ns  (required time - arrival time)
  Source:                 keyboard_controller/bit_count_reg[3]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keyboard_controller/bit_count_reg[0]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.760ns  (logic 0.828ns (22.021%)  route 2.932ns (77.979%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 38.214 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.626    -0.914    keyboard_controller/clk_out1
    SLICE_X61Y87         FDPE                                         r  keyboard_controller/bit_count_reg[3]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDPE (Prop_fdpe_C_Q)         0.456    -0.458 r  keyboard_controller/bit_count_reg[3]_P/Q
                         net (fo=3, routed)           0.805     0.348    keyboard_controller/bit_count_reg[3]_P_n_0
    SLICE_X59Y87         LUT3 (Prop_lut3_I0_O)        0.124     0.472 r  keyboard_controller/bit_count[3]_C_i_1/O
                         net (fo=13, routed)          1.073     1.544    keyboard_controller/bit_count[3]
    SLICE_X63Y88         LUT6 (Prop_lut6_I0_O)        0.124     1.668 f  keyboard_controller/bit_count_reg[2]_LDC_i_3/O
                         net (fo=6, routed)           0.703     2.371    keyboard_controller/bit_count_reg[2]_LDC_i_3_n_0
    SLICE_X62Y88         LUT5 (Prop_lut5_I3_O)        0.124     2.495 f  keyboard_controller/bit_count_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.351     2.846    keyboard_controller/bit_count_reg[0]_LDC_i_1_n_0
    SLICE_X62Y89         FDPE                                         f  keyboard_controller/bit_count_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.509    38.214    keyboard_controller/clk_out1
    SLICE_X62Y89         FDPE                                         r  keyboard_controller/bit_count_reg[0]_P/C
                         clock pessimism              0.559    38.773    
                         clock uncertainty           -0.164    38.610    
    SLICE_X62Y89         FDPE (Recov_fdpe_C_PRE)     -0.361    38.249    keyboard_controller/bit_count_reg[0]_P
  -------------------------------------------------------------------
                         required time                         38.249    
                         arrival time                          -2.846    
  -------------------------------------------------------------------
                         slack                                 35.402    

Slack (MET) :             35.451ns  (required time - arrival time)
  Source:                 keyboard_controller/bit_count_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keyboard_controller/keycode_reg[3]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.702ns  (logic 0.766ns (20.689%)  route 2.936ns (79.311%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 38.209 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.630    -0.910    keyboard_controller/clk_out1
    SLICE_X62Y89         FDPE                                         r  keyboard_controller/bit_count_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y89         FDPE (Prop_fdpe_C_Q)         0.518    -0.392 f  keyboard_controller/bit_count_reg[0]_P/Q
                         net (fo=4, routed)           0.830     0.439    keyboard_controller/bit_count_reg[0]_P_n_0
    SLICE_X63Y88         LUT6 (Prop_lut6_I2_O)        0.124     0.563 r  keyboard_controller/bit_count_reg[2]_LDC_i_4/O
                         net (fo=19, routed)          1.277     1.839    keyboard_controller/bit_count_reg[2]_LDC_i_4_n_0
    SLICE_X60Y87         LUT4 (Prop_lut4_I0_O)        0.124     1.963 f  keyboard_controller/keycode_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.829     2.793    keyboard_controller/keycode_reg[3]_LDC_i_1_n_0
    SLICE_X58Y86         FDPE                                         f  keyboard_controller/keycode_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.504    38.209    keyboard_controller/clk_out1
    SLICE_X58Y86         FDPE                                         r  keyboard_controller/keycode_reg[3]_P/C
                         clock pessimism              0.559    38.768    
                         clock uncertainty           -0.164    38.605    
    SLICE_X58Y86         FDPE (Recov_fdpe_C_PRE)     -0.361    38.244    keyboard_controller/keycode_reg[3]_P
  -------------------------------------------------------------------
                         required time                         38.244    
                         arrival time                          -2.793    
  -------------------------------------------------------------------
                         slack                                 35.451    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 keyboard_controller/shift_reg_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keyboard_controller/keycode_reg[7]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.189ns (39.077%)  route 0.295ns (60.923%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.562    -0.602    keyboard_controller/clk_out1
    SLICE_X61Y86         FDPE                                         r  keyboard_controller/shift_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y86         FDPE (Prop_fdpe_C_Q)         0.141    -0.461 f  keyboard_controller/shift_reg_reg[8]/Q
                         net (fo=3, routed)           0.160    -0.301    keyboard_controller/p_0_in[7]
    SLICE_X60Y87         LUT4 (Prop_lut4_I1_O)        0.048    -0.253 f  keyboard_controller/keycode_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.135    -0.119    keyboard_controller/keycode_reg[7]_LDC_i_1_n_0
    SLICE_X61Y88         FDPE                                         f  keyboard_controller/keycode_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.835    -0.838    keyboard_controller/clk_out1
    SLICE_X61Y88         FDPE                                         r  keyboard_controller/keycode_reg[7]_P/C
                         clock pessimism              0.254    -0.584    
                         clock uncertainty            0.164    -0.421    
    SLICE_X61Y88         FDPE (Remov_fdpe_C_PRE)     -0.161    -0.582    keyboard_controller/keycode_reg[7]_P
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 keyboard_controller/bit_count_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keyboard_controller/bit_count_reg[0]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.186ns (31.864%)  route 0.398ns (68.136%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.566    -0.598    keyboard_controller/clk_out1
    SLICE_X63Y88         FDCE                                         r  keyboard_controller/bit_count_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y88         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  keyboard_controller/bit_count_reg[0]_C/Q
                         net (fo=4, routed)           0.270    -0.187    keyboard_controller/bit_count_reg[0]_C_n_0
    SLICE_X62Y88         LUT5 (Prop_lut5_I2_O)        0.045    -0.142 f  keyboard_controller/bit_count_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.127    -0.015    keyboard_controller/bit_count_reg[0]_LDC_i_1_n_0
    SLICE_X62Y89         FDPE                                         f  keyboard_controller/bit_count_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.837    -0.836    keyboard_controller/clk_out1
    SLICE_X62Y89         FDPE                                         r  keyboard_controller/bit_count_reg[0]_P/C
                         clock pessimism              0.254    -0.582    
                         clock uncertainty            0.164    -0.419    
    SLICE_X62Y89         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.490    keyboard_controller/bit_count_reg[0]_P
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 keyboard_controller/shift_reg_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keyboard_controller/keycode_reg[5]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.186ns (31.816%)  route 0.399ns (68.184%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.565    -0.599    keyboard_controller/clk_out1
    SLICE_X61Y90         FDPE                                         r  keyboard_controller/shift_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y90         FDPE (Prop_fdpe_C_Q)         0.141    -0.458 f  keyboard_controller/shift_reg_reg[6]/Q
                         net (fo=3, routed)           0.160    -0.298    keyboard_controller/p_0_in[5]
    SLICE_X60Y89         LUT4 (Prop_lut4_I1_O)        0.045    -0.253 f  keyboard_controller/keycode_reg[5]_LDC_i_1/O
                         net (fo=2, routed)           0.238    -0.015    keyboard_controller/keycode_reg[5]_LDC_i_1_n_0
    SLICE_X60Y90         FDPE                                         f  keyboard_controller/keycode_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.836    -0.837    keyboard_controller/clk_out1
    SLICE_X60Y90         FDPE                                         r  keyboard_controller/keycode_reg[5]_P/C
                         clock pessimism              0.251    -0.586    
                         clock uncertainty            0.164    -0.423    
    SLICE_X60Y90         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.494    keyboard_controller/keycode_reg[5]_P
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 keyboard_controller/bit_count_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keyboard_controller/bit_count_reg[0]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.189ns (38.844%)  route 0.298ns (61.156%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.566    -0.598    keyboard_controller/clk_out1
    SLICE_X63Y88         FDCE                                         r  keyboard_controller/bit_count_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y88         FDCE (Prop_fdce_C_Q)         0.141    -0.457 f  keyboard_controller/bit_count_reg[0]_C/Q
                         net (fo=4, routed)           0.099    -0.358    keyboard_controller/bit_count_reg[0]_C_n_0
    SLICE_X62Y88         LUT5 (Prop_lut5_I3_O)        0.048    -0.310 f  keyboard_controller/bit_count_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.198    -0.112    keyboard_controller/bit_count_reg[0]_LDC_i_2_n_0
    SLICE_X63Y88         FDCE                                         f  keyboard_controller/bit_count_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.837    -0.836    keyboard_controller/clk_out1
    SLICE_X63Y88         FDCE                                         r  keyboard_controller/bit_count_reg[0]_C/C
                         clock pessimism              0.238    -0.598    
                         clock uncertainty            0.164    -0.435    
    SLICE_X63Y88         FDCE (Remov_fdce_C_CLR)     -0.158    -0.593    keyboard_controller/bit_count_reg[0]_C
  -------------------------------------------------------------------
                         required time                          0.593    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.486ns  (arrival time - required time)
  Source:                 keyboard_controller/bit_count_reg[3]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keyboard_controller/key_release_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.209ns (36.791%)  route 0.359ns (63.209%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.563    -0.601    keyboard_controller/clk_out1
    SLICE_X58Y87         FDCE                                         r  keyboard_controller/bit_count_reg[3]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y87         FDCE (Prop_fdce_C_Q)         0.164    -0.437 f  keyboard_controller/bit_count_reg[3]_C/Q
                         net (fo=3, routed)           0.105    -0.332    keyboard_controller/bit_count_reg[3]_C_n_0
    SLICE_X59Y87         LUT6 (Prop_lut6_I1_O)        0.045    -0.287 f  keyboard_controller/key_release_i_1/O
                         net (fo=1, routed)           0.254    -0.033    keyboard_controller/key_release_i_1_n_0
    SLICE_X59Y87         FDPE                                         f  keyboard_controller/key_release_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.833    -0.840    keyboard_controller/clk_out1
    SLICE_X59Y87         FDPE                                         r  keyboard_controller/key_release_reg/C
                         clock pessimism              0.252    -0.588    
                         clock uncertainty            0.164    -0.425    
    SLICE_X59Y87         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.520    keyboard_controller/key_release_reg
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.033    
  -------------------------------------------------------------------
                         slack                                  0.486    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 keyboard_controller/bit_count_reg[2]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keyboard_controller/bit_count_reg[2]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.186ns (29.966%)  route 0.435ns (70.034%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.565    -0.599    keyboard_controller/clk_out1
    SLICE_X63Y87         FDCE                                         r  keyboard_controller/bit_count_reg[2]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  keyboard_controller/bit_count_reg[2]_C/Q
                         net (fo=4, routed)           0.248    -0.210    keyboard_controller/bit_count_reg[2]_C_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I2_O)        0.045    -0.165 f  keyboard_controller/bit_count_reg[2]_LDC_i_1/O
                         net (fo=2, routed)           0.186     0.021    keyboard_controller/bit_count_reg[2]_LDC_i_1_n_0
    SLICE_X62Y86         FDPE                                         f  keyboard_controller/bit_count_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.834    -0.839    keyboard_controller/clk_out1
    SLICE_X62Y86         FDPE                                         r  keyboard_controller/bit_count_reg[2]_P/C
                         clock pessimism              0.254    -0.585    
                         clock uncertainty            0.164    -0.422    
    SLICE_X62Y86         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.493    keyboard_controller/bit_count_reg[2]_P
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                           0.021    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 keyboard_controller/bit_count_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keyboard_controller/bit_count_reg[1]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.186ns (30.579%)  route 0.422ns (69.421%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.566    -0.598    keyboard_controller/clk_out1
    SLICE_X65Y88         FDPE                                         r  keyboard_controller/bit_count_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDPE (Prop_fdpe_C_Q)         0.141    -0.457 r  keyboard_controller/bit_count_reg[1]_P/Q
                         net (fo=5, routed)           0.187    -0.271    keyboard_controller/bit_count_reg[1]_P_n_0
    SLICE_X63Y88         LUT6 (Prop_lut6_I5_O)        0.045    -0.226 f  keyboard_controller/bit_count_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.235     0.010    keyboard_controller/bit_count_reg[1]_LDC_i_2_n_0
    SLICE_X64Y89         FDCE                                         f  keyboard_controller/bit_count_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.838    -0.835    keyboard_controller/clk_out1
    SLICE_X64Y89         FDCE                                         r  keyboard_controller/bit_count_reg[1]_C/C
                         clock pessimism              0.253    -0.582    
                         clock uncertainty            0.164    -0.419    
    SLICE_X64Y89         FDCE (Remov_fdce_C_CLR)     -0.092    -0.511    keyboard_controller/bit_count_reg[1]_C
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                           0.010    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 keyboard_controller/shift_reg_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keyboard_controller/keycode_reg[7]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.186ns (29.138%)  route 0.452ns (70.862%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.562    -0.602    keyboard_controller/clk_out1
    SLICE_X61Y86         FDPE                                         r  keyboard_controller/shift_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y86         FDPE (Prop_fdpe_C_Q)         0.141    -0.461 r  keyboard_controller/shift_reg_reg[8]/Q
                         net (fo=3, routed)           0.267    -0.194    keyboard_controller/p_0_in[7]
    SLICE_X60Y87         LUT5 (Prop_lut5_I2_O)        0.045    -0.149 f  keyboard_controller/keycode_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.185     0.036    keyboard_controller/keycode_reg[7]_LDC_i_2_n_0
    SLICE_X60Y88         FDCE                                         f  keyboard_controller/keycode_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.835    -0.838    keyboard_controller/clk_out1
    SLICE_X60Y88         FDCE                                         r  keyboard_controller/keycode_reg[7]_C/C
                         clock pessimism              0.254    -0.584    
                         clock uncertainty            0.164    -0.421    
    SLICE_X60Y88         FDCE (Remov_fdce_C_CLR)     -0.067    -0.488    keyboard_controller/keycode_reg[7]_C
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                           0.036    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 keyboard_controller/bit_count_reg[2]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keyboard_controller/bit_count_reg[2]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.186ns (30.776%)  route 0.418ns (69.224%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.565    -0.599    keyboard_controller/clk_out1
    SLICE_X63Y87         FDCE                                         r  keyboard_controller/bit_count_reg[2]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  keyboard_controller/bit_count_reg[2]_C/Q
                         net (fo=4, routed)           0.179    -0.279    keyboard_controller/bit_count_reg[2]_C_n_0
    SLICE_X63Y87         LUT6 (Prop_lut6_I3_O)        0.045    -0.234 f  keyboard_controller/bit_count_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.239     0.005    keyboard_controller/bit_count_reg[2]_LDC_i_2_n_0
    SLICE_X63Y87         FDCE                                         f  keyboard_controller/bit_count_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.835    -0.838    keyboard_controller/clk_out1
    SLICE_X63Y87         FDCE                                         r  keyboard_controller/bit_count_reg[2]_C/C
                         clock pessimism              0.239    -0.599    
                         clock uncertainty            0.164    -0.436    
    SLICE_X63Y87         FDCE (Remov_fdce_C_CLR)     -0.092    -0.528    keyboard_controller/bit_count_reg[2]_C
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                           0.005    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 keyboard_controller/shift_reg_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keyboard_controller/keycode_reg[5]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.186ns (29.341%)  route 0.448ns (70.659%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.565    -0.599    keyboard_controller/clk_out1
    SLICE_X61Y90         FDPE                                         r  keyboard_controller/shift_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y90         FDPE (Prop_fdpe_C_Q)         0.141    -0.458 r  keyboard_controller/shift_reg_reg[6]/Q
                         net (fo=3, routed)           0.236    -0.222    keyboard_controller/p_0_in[5]
    SLICE_X60Y89         LUT5 (Prop_lut5_I2_O)        0.045    -0.177 f  keyboard_controller/keycode_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.212     0.035    keyboard_controller/keycode_reg[5]_LDC_i_2_n_0
    SLICE_X61Y89         FDCE                                         f  keyboard_controller/keycode_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.835    -0.838    keyboard_controller/clk_out1
    SLICE_X61Y89         FDCE                                         r  keyboard_controller/keycode_reg[5]_C/C
                         clock pessimism              0.254    -0.584    
                         clock uncertainty            0.164    -0.421    
    SLICE_X61Y89         FDCE (Remov_fdce_C_CLR)     -0.092    -0.513    keyboard_controller/keycode_reg[5]_C
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                           0.035    
  -------------------------------------------------------------------
                         slack                                  0.547    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       34.476ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.627ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.476ns  (required time - arrival time)
  Source:                 keyboard_controller/bit_count_reg[3]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keyboard_controller/bit_count_reg[0]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.453ns  (logic 0.850ns (19.088%)  route 3.603ns (80.912%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 38.213 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.626    -0.914    keyboard_controller/clk_out1
    SLICE_X61Y87         FDPE                                         r  keyboard_controller/bit_count_reg[3]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDPE (Prop_fdpe_C_Q)         0.456    -0.458 f  keyboard_controller/bit_count_reg[3]_P/Q
                         net (fo=3, routed)           0.805     0.348    keyboard_controller/bit_count_reg[3]_P_n_0
    SLICE_X59Y87         LUT3 (Prop_lut3_I0_O)        0.124     0.472 f  keyboard_controller/bit_count[3]_C_i_1/O
                         net (fo=13, routed)          1.073     1.544    keyboard_controller/bit_count[3]
    SLICE_X63Y88         LUT6 (Prop_lut6_I0_O)        0.124     1.668 r  keyboard_controller/bit_count_reg[2]_LDC_i_3/O
                         net (fo=6, routed)           1.130     2.798    keyboard_controller/bit_count_reg[2]_LDC_i_3_n_0
    SLICE_X62Y88         LUT5 (Prop_lut5_I4_O)        0.146     2.944 f  keyboard_controller/bit_count_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.595     3.539    keyboard_controller/bit_count_reg[0]_LDC_i_2_n_0
    SLICE_X63Y88         FDCE                                         f  keyboard_controller/bit_count_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.508    38.213    keyboard_controller/clk_out1
    SLICE_X63Y88         FDCE                                         r  keyboard_controller/bit_count_reg[0]_C/C
                         clock pessimism              0.559    38.772    
                         clock uncertainty           -0.148    38.624    
    SLICE_X63Y88         FDCE (Recov_fdce_C_CLR)     -0.609    38.015    keyboard_controller/bit_count_reg[0]_C
  -------------------------------------------------------------------
                         required time                         38.015    
                         arrival time                          -3.539    
  -------------------------------------------------------------------
                         slack                                 34.476    

Slack (MET) :             34.963ns  (required time - arrival time)
  Source:                 keyboard_controller/bit_count_reg[3]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keyboard_controller/bit_count_reg[2]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.169ns  (logic 0.828ns (19.860%)  route 3.341ns (80.140%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 38.212 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.626    -0.914    keyboard_controller/clk_out1
    SLICE_X61Y87         FDPE                                         r  keyboard_controller/bit_count_reg[3]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDPE (Prop_fdpe_C_Q)         0.456    -0.458 f  keyboard_controller/bit_count_reg[3]_P/Q
                         net (fo=3, routed)           0.805     0.348    keyboard_controller/bit_count_reg[3]_P_n_0
    SLICE_X59Y87         LUT3 (Prop_lut3_I0_O)        0.124     0.472 f  keyboard_controller/bit_count[3]_C_i_1/O
                         net (fo=13, routed)          1.073     1.544    keyboard_controller/bit_count[3]
    SLICE_X63Y88         LUT6 (Prop_lut6_I0_O)        0.124     1.668 r  keyboard_controller/bit_count_reg[2]_LDC_i_3/O
                         net (fo=6, routed)           0.819     2.488    keyboard_controller/bit_count_reg[2]_LDC_i_3_n_0
    SLICE_X63Y87         LUT6 (Prop_lut6_I1_O)        0.124     2.612 f  keyboard_controller/bit_count_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.644     3.256    keyboard_controller/bit_count_reg[2]_LDC_i_2_n_0
    SLICE_X63Y87         FDCE                                         f  keyboard_controller/bit_count_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.507    38.212    keyboard_controller/clk_out1
    SLICE_X63Y87         FDCE                                         r  keyboard_controller/bit_count_reg[2]_C/C
                         clock pessimism              0.559    38.771    
                         clock uncertainty           -0.148    38.623    
    SLICE_X63Y87         FDCE (Recov_fdce_C_CLR)     -0.405    38.218    keyboard_controller/bit_count_reg[2]_C
  -------------------------------------------------------------------
                         required time                         38.218    
                         arrival time                          -3.256    
  -------------------------------------------------------------------
                         slack                                 34.963    

Slack (MET) :             34.995ns  (required time - arrival time)
  Source:                 keyboard_controller/bit_count_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keyboard_controller/keycode_reg[6]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.971ns  (logic 0.792ns (19.947%)  route 3.179ns (80.053%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 38.209 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.630    -0.910    keyboard_controller/clk_out1
    SLICE_X62Y89         FDPE                                         r  keyboard_controller/bit_count_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y89         FDPE (Prop_fdpe_C_Q)         0.518    -0.392 f  keyboard_controller/bit_count_reg[0]_P/Q
                         net (fo=4, routed)           0.830     0.439    keyboard_controller/bit_count_reg[0]_P_n_0
    SLICE_X63Y88         LUT6 (Prop_lut6_I2_O)        0.124     0.563 r  keyboard_controller/bit_count_reg[2]_LDC_i_4/O
                         net (fo=19, routed)          1.419     1.982    keyboard_controller/bit_count_reg[2]_LDC_i_4_n_0
    SLICE_X60Y89         LUT4 (Prop_lut4_I0_O)        0.150     2.132 f  keyboard_controller/keycode_reg[6]_LDC_i_1/O
                         net (fo=2, routed)           0.929     3.061    keyboard_controller/keycode_reg[6]_LDC_i_1_n_0
    SLICE_X60Y85         FDPE                                         f  keyboard_controller/keycode_reg[6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.504    38.209    keyboard_controller/clk_out1
    SLICE_X60Y85         FDPE                                         r  keyboard_controller/keycode_reg[6]_P/C
                         clock pessimism              0.559    38.768    
                         clock uncertainty           -0.148    38.620    
    SLICE_X60Y85         FDPE (Recov_fdpe_C_PRE)     -0.565    38.055    keyboard_controller/keycode_reg[6]_P
  -------------------------------------------------------------------
                         required time                         38.055    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                 34.995    

Slack (MET) :             35.003ns  (required time - arrival time)
  Source:                 keyboard_controller/bit_count_reg[3]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keyboard_controller/keycode_reg[4]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.124ns  (logic 0.704ns (17.071%)  route 3.420ns (82.929%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 38.207 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.626    -0.914    keyboard_controller/clk_out1
    SLICE_X61Y87         FDPE                                         r  keyboard_controller/bit_count_reg[3]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDPE (Prop_fdpe_C_Q)         0.456    -0.458 f  keyboard_controller/bit_count_reg[3]_P/Q
                         net (fo=3, routed)           0.805     0.348    keyboard_controller/bit_count_reg[3]_P_n_0
    SLICE_X59Y87         LUT3 (Prop_lut3_I0_O)        0.124     0.472 f  keyboard_controller/bit_count[3]_C_i_1/O
                         net (fo=13, routed)          1.805     2.277    keyboard_controller/bit_count[3]
    SLICE_X58Y89         LUT5 (Prop_lut5_I1_O)        0.124     2.401 f  keyboard_controller/keycode_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.810     3.210    keyboard_controller/keycode_reg[4]_LDC_i_2_n_0
    SLICE_X52Y89         FDCE                                         f  keyboard_controller/keycode_reg[4]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.502    38.207    keyboard_controller/clk_out1
    SLICE_X52Y89         FDCE                                         r  keyboard_controller/keycode_reg[4]_C/C
                         clock pessimism              0.559    38.766    
                         clock uncertainty           -0.148    38.618    
    SLICE_X52Y89         FDCE (Recov_fdce_C_CLR)     -0.405    38.213    keyboard_controller/keycode_reg[4]_C
  -------------------------------------------------------------------
                         required time                         38.213    
                         arrival time                          -3.210    
  -------------------------------------------------------------------
                         slack                                 35.003    

Slack (MET) :             35.018ns  (required time - arrival time)
  Source:                 keyboard_controller/bit_count_reg[3]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keyboard_controller/keycode_reg[0]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.885ns  (logic 0.732ns (18.840%)  route 3.153ns (81.160%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 38.207 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.626    -0.914    keyboard_controller/clk_out1
    SLICE_X61Y87         FDPE                                         r  keyboard_controller/bit_count_reg[3]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDPE (Prop_fdpe_C_Q)         0.456    -0.458 f  keyboard_controller/bit_count_reg[3]_P/Q
                         net (fo=3, routed)           0.805     0.348    keyboard_controller/bit_count_reg[3]_P_n_0
    SLICE_X59Y87         LUT3 (Prop_lut3_I0_O)        0.124     0.472 f  keyboard_controller/bit_count[3]_C_i_1/O
                         net (fo=13, routed)          1.399     1.870    keyboard_controller/bit_count[3]
    SLICE_X58Y89         LUT5 (Prop_lut5_I1_O)        0.152     2.022 f  keyboard_controller/keycode_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.949     2.972    keyboard_controller/keycode_reg[0]_LDC_i_2_n_0
    SLICE_X57Y88         FDCE                                         f  keyboard_controller/keycode_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.502    38.207    keyboard_controller/clk_out1
    SLICE_X57Y88         FDCE                                         r  keyboard_controller/keycode_reg[0]_C/C
                         clock pessimism              0.559    38.766    
                         clock uncertainty           -0.148    38.618    
    SLICE_X57Y88         FDCE (Recov_fdce_C_CLR)     -0.629    37.989    keyboard_controller/keycode_reg[0]_C
  -------------------------------------------------------------------
                         required time                         37.989    
                         arrival time                          -2.972    
  -------------------------------------------------------------------
                         slack                                 35.018    

Slack (MET) :             35.212ns  (required time - arrival time)
  Source:                 keyboard_controller/bit_count_reg[2]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keyboard_controller/bit_count_reg[3]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.779ns  (logic 0.794ns (21.011%)  route 2.985ns (78.989%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 38.210 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.627    -0.913    keyboard_controller/clk_out1
    SLICE_X62Y86         FDPE                                         r  keyboard_controller/bit_count_reg[2]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDPE (Prop_fdpe_C_Q)         0.518    -0.395 r  keyboard_controller/bit_count_reg[2]_P/Q
                         net (fo=4, routed)           0.831     0.436    keyboard_controller/bit_count_reg[2]_P_n_0
    SLICE_X61Y87         LUT3 (Prop_lut3_I0_O)        0.124     0.560 r  keyboard_controller/bit_count[2]_C_i_1/O
                         net (fo=14, routed)          1.249     1.809    keyboard_controller/bit_count[2]
    SLICE_X62Y88         LUT5 (Prop_lut5_I4_O)        0.152     1.961 f  keyboard_controller/bit_count_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.906     2.866    keyboard_controller/bit_count_reg[3]_LDC_i_2_n_0
    SLICE_X58Y87         FDCE                                         f  keyboard_controller/bit_count_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.505    38.210    keyboard_controller/clk_out1
    SLICE_X58Y87         FDCE                                         r  keyboard_controller/bit_count_reg[3]_C/C
                         clock pessimism              0.559    38.769    
                         clock uncertainty           -0.148    38.621    
    SLICE_X58Y87         FDCE (Recov_fdce_C_CLR)     -0.543    38.078    keyboard_controller/bit_count_reg[3]_C
  -------------------------------------------------------------------
                         required time                         38.078    
                         arrival time                          -2.866    
  -------------------------------------------------------------------
                         slack                                 35.212    

Slack (MET) :             35.281ns  (required time - arrival time)
  Source:                 keyboard_controller/bit_count_reg[2]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keyboard_controller/key_release_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.894ns  (logic 0.766ns (19.672%)  route 3.128ns (80.328%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 38.210 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.627    -0.913    keyboard_controller/clk_out1
    SLICE_X62Y86         FDPE                                         r  keyboard_controller/bit_count_reg[2]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDPE (Prop_fdpe_C_Q)         0.518    -0.395 r  keyboard_controller/bit_count_reg[2]_P/Q
                         net (fo=4, routed)           0.831     0.436    keyboard_controller/bit_count_reg[2]_P_n_0
    SLICE_X61Y87         LUT3 (Prop_lut3_I0_O)        0.124     0.560 r  keyboard_controller/bit_count[2]_C_i_1/O
                         net (fo=14, routed)          1.583     2.143    keyboard_controller/bit_count[2]
    SLICE_X59Y87         LUT6 (Prop_lut6_I4_O)        0.124     2.267 f  keyboard_controller/key_release_i_1/O
                         net (fo=1, routed)           0.714     2.981    keyboard_controller/key_release_i_1_n_0
    SLICE_X59Y87         FDPE                                         f  keyboard_controller/key_release_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.505    38.210    keyboard_controller/clk_out1
    SLICE_X59Y87         FDPE                                         r  keyboard_controller/key_release_reg/C
                         clock pessimism              0.559    38.769    
                         clock uncertainty           -0.148    38.621    
    SLICE_X59Y87         FDPE (Recov_fdpe_C_PRE)     -0.359    38.262    keyboard_controller/key_release_reg
  -------------------------------------------------------------------
                         required time                         38.262    
                         arrival time                          -2.981    
  -------------------------------------------------------------------
                         slack                                 35.281    

Slack (MET) :             35.331ns  (required time - arrival time)
  Source:                 keyboard_controller/bit_count_reg[3]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keyboard_controller/bit_count_reg[2]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.844ns  (logic 0.828ns (21.540%)  route 3.016ns (78.460%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 38.211 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.626    -0.914    keyboard_controller/clk_out1
    SLICE_X61Y87         FDPE                                         r  keyboard_controller/bit_count_reg[3]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDPE (Prop_fdpe_C_Q)         0.456    -0.458 r  keyboard_controller/bit_count_reg[3]_P/Q
                         net (fo=3, routed)           0.805     0.348    keyboard_controller/bit_count_reg[3]_P_n_0
    SLICE_X59Y87         LUT3 (Prop_lut3_I0_O)        0.124     0.472 r  keyboard_controller/bit_count[3]_C_i_1/O
                         net (fo=13, routed)          1.073     1.544    keyboard_controller/bit_count[3]
    SLICE_X63Y88         LUT6 (Prop_lut6_I0_O)        0.124     1.668 f  keyboard_controller/bit_count_reg[2]_LDC_i_3/O
                         net (fo=6, routed)           0.646     2.314    keyboard_controller/bit_count_reg[2]_LDC_i_3_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I0_O)        0.124     2.438 f  keyboard_controller/bit_count_reg[2]_LDC_i_1/O
                         net (fo=2, routed)           0.492     2.930    keyboard_controller/bit_count_reg[2]_LDC_i_1_n_0
    SLICE_X62Y86         FDPE                                         f  keyboard_controller/bit_count_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.506    38.211    keyboard_controller/clk_out1
    SLICE_X62Y86         FDPE                                         r  keyboard_controller/bit_count_reg[2]_P/C
                         clock pessimism              0.559    38.770    
                         clock uncertainty           -0.148    38.622    
    SLICE_X62Y86         FDPE (Recov_fdpe_C_PRE)     -0.361    38.261    keyboard_controller/bit_count_reg[2]_P
  -------------------------------------------------------------------
                         required time                         38.261    
                         arrival time                          -2.930    
  -------------------------------------------------------------------
                         slack                                 35.331    

Slack (MET) :             35.418ns  (required time - arrival time)
  Source:                 keyboard_controller/bit_count_reg[3]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keyboard_controller/bit_count_reg[0]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.760ns  (logic 0.828ns (22.021%)  route 2.932ns (77.979%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 38.214 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.626    -0.914    keyboard_controller/clk_out1
    SLICE_X61Y87         FDPE                                         r  keyboard_controller/bit_count_reg[3]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDPE (Prop_fdpe_C_Q)         0.456    -0.458 r  keyboard_controller/bit_count_reg[3]_P/Q
                         net (fo=3, routed)           0.805     0.348    keyboard_controller/bit_count_reg[3]_P_n_0
    SLICE_X59Y87         LUT3 (Prop_lut3_I0_O)        0.124     0.472 r  keyboard_controller/bit_count[3]_C_i_1/O
                         net (fo=13, routed)          1.073     1.544    keyboard_controller/bit_count[3]
    SLICE_X63Y88         LUT6 (Prop_lut6_I0_O)        0.124     1.668 f  keyboard_controller/bit_count_reg[2]_LDC_i_3/O
                         net (fo=6, routed)           0.703     2.371    keyboard_controller/bit_count_reg[2]_LDC_i_3_n_0
    SLICE_X62Y88         LUT5 (Prop_lut5_I3_O)        0.124     2.495 f  keyboard_controller/bit_count_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.351     2.846    keyboard_controller/bit_count_reg[0]_LDC_i_1_n_0
    SLICE_X62Y89         FDPE                                         f  keyboard_controller/bit_count_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.509    38.214    keyboard_controller/clk_out1
    SLICE_X62Y89         FDPE                                         r  keyboard_controller/bit_count_reg[0]_P/C
                         clock pessimism              0.559    38.773    
                         clock uncertainty           -0.148    38.625    
    SLICE_X62Y89         FDPE (Recov_fdpe_C_PRE)     -0.361    38.264    keyboard_controller/bit_count_reg[0]_P
  -------------------------------------------------------------------
                         required time                         38.264    
                         arrival time                          -2.846    
  -------------------------------------------------------------------
                         slack                                 35.418    

Slack (MET) :             35.467ns  (required time - arrival time)
  Source:                 keyboard_controller/bit_count_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keyboard_controller/keycode_reg[3]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.702ns  (logic 0.766ns (20.689%)  route 2.936ns (79.311%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 38.209 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.630    -0.910    keyboard_controller/clk_out1
    SLICE_X62Y89         FDPE                                         r  keyboard_controller/bit_count_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y89         FDPE (Prop_fdpe_C_Q)         0.518    -0.392 f  keyboard_controller/bit_count_reg[0]_P/Q
                         net (fo=4, routed)           0.830     0.439    keyboard_controller/bit_count_reg[0]_P_n_0
    SLICE_X63Y88         LUT6 (Prop_lut6_I2_O)        0.124     0.563 r  keyboard_controller/bit_count_reg[2]_LDC_i_4/O
                         net (fo=19, routed)          1.277     1.839    keyboard_controller/bit_count_reg[2]_LDC_i_4_n_0
    SLICE_X60Y87         LUT4 (Prop_lut4_I0_O)        0.124     1.963 f  keyboard_controller/keycode_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.829     2.793    keyboard_controller/keycode_reg[3]_LDC_i_1_n_0
    SLICE_X58Y86         FDPE                                         f  keyboard_controller/keycode_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         1.504    38.209    keyboard_controller/clk_out1
    SLICE_X58Y86         FDPE                                         r  keyboard_controller/keycode_reg[3]_P/C
                         clock pessimism              0.559    38.768    
                         clock uncertainty           -0.148    38.620    
    SLICE_X58Y86         FDPE (Recov_fdpe_C_PRE)     -0.361    38.259    keyboard_controller/keycode_reg[3]_P
  -------------------------------------------------------------------
                         required time                         38.259    
                         arrival time                          -2.793    
  -------------------------------------------------------------------
                         slack                                 35.467    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 keyboard_controller/shift_reg_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keyboard_controller/keycode_reg[7]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.189ns (39.077%)  route 0.295ns (60.923%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.562    -0.602    keyboard_controller/clk_out1
    SLICE_X61Y86         FDPE                                         r  keyboard_controller/shift_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y86         FDPE (Prop_fdpe_C_Q)         0.141    -0.461 f  keyboard_controller/shift_reg_reg[8]/Q
                         net (fo=3, routed)           0.160    -0.301    keyboard_controller/p_0_in[7]
    SLICE_X60Y87         LUT4 (Prop_lut4_I1_O)        0.048    -0.253 f  keyboard_controller/keycode_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.135    -0.119    keyboard_controller/keycode_reg[7]_LDC_i_1_n_0
    SLICE_X61Y88         FDPE                                         f  keyboard_controller/keycode_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.835    -0.838    keyboard_controller/clk_out1
    SLICE_X61Y88         FDPE                                         r  keyboard_controller/keycode_reg[7]_P/C
                         clock pessimism              0.254    -0.584    
    SLICE_X61Y88         FDPE (Remov_fdpe_C_PRE)     -0.161    -0.745    keyboard_controller/keycode_reg[7]_P
  -------------------------------------------------------------------
                         required time                          0.745    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.639ns  (arrival time - required time)
  Source:                 keyboard_controller/bit_count_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keyboard_controller/bit_count_reg[0]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.186ns (31.864%)  route 0.398ns (68.136%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.566    -0.598    keyboard_controller/clk_out1
    SLICE_X63Y88         FDCE                                         r  keyboard_controller/bit_count_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y88         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  keyboard_controller/bit_count_reg[0]_C/Q
                         net (fo=4, routed)           0.270    -0.187    keyboard_controller/bit_count_reg[0]_C_n_0
    SLICE_X62Y88         LUT5 (Prop_lut5_I2_O)        0.045    -0.142 f  keyboard_controller/bit_count_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.127    -0.015    keyboard_controller/bit_count_reg[0]_LDC_i_1_n_0
    SLICE_X62Y89         FDPE                                         f  keyboard_controller/bit_count_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.837    -0.836    keyboard_controller/clk_out1
    SLICE_X62Y89         FDPE                                         r  keyboard_controller/bit_count_reg[0]_P/C
                         clock pessimism              0.254    -0.582    
    SLICE_X62Y89         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.653    keyboard_controller/bit_count_reg[0]_P
  -------------------------------------------------------------------
                         required time                          0.653    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.643ns  (arrival time - required time)
  Source:                 keyboard_controller/shift_reg_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keyboard_controller/keycode_reg[5]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.186ns (31.816%)  route 0.399ns (68.184%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.565    -0.599    keyboard_controller/clk_out1
    SLICE_X61Y90         FDPE                                         r  keyboard_controller/shift_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y90         FDPE (Prop_fdpe_C_Q)         0.141    -0.458 f  keyboard_controller/shift_reg_reg[6]/Q
                         net (fo=3, routed)           0.160    -0.298    keyboard_controller/p_0_in[5]
    SLICE_X60Y89         LUT4 (Prop_lut4_I1_O)        0.045    -0.253 f  keyboard_controller/keycode_reg[5]_LDC_i_1/O
                         net (fo=2, routed)           0.238    -0.015    keyboard_controller/keycode_reg[5]_LDC_i_1_n_0
    SLICE_X60Y90         FDPE                                         f  keyboard_controller/keycode_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.836    -0.837    keyboard_controller/clk_out1
    SLICE_X60Y90         FDPE                                         r  keyboard_controller/keycode_reg[5]_P/C
                         clock pessimism              0.251    -0.586    
    SLICE_X60Y90         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.657    keyboard_controller/keycode_reg[5]_P
  -------------------------------------------------------------------
                         required time                          0.657    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 keyboard_controller/bit_count_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keyboard_controller/bit_count_reg[0]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.189ns (38.844%)  route 0.298ns (61.156%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.566    -0.598    keyboard_controller/clk_out1
    SLICE_X63Y88         FDCE                                         r  keyboard_controller/bit_count_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y88         FDCE (Prop_fdce_C_Q)         0.141    -0.457 f  keyboard_controller/bit_count_reg[0]_C/Q
                         net (fo=4, routed)           0.099    -0.358    keyboard_controller/bit_count_reg[0]_C_n_0
    SLICE_X62Y88         LUT5 (Prop_lut5_I3_O)        0.048    -0.310 f  keyboard_controller/bit_count_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.198    -0.112    keyboard_controller/bit_count_reg[0]_LDC_i_2_n_0
    SLICE_X63Y88         FDCE                                         f  keyboard_controller/bit_count_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.837    -0.836    keyboard_controller/clk_out1
    SLICE_X63Y88         FDCE                                         r  keyboard_controller/bit_count_reg[0]_C/C
                         clock pessimism              0.238    -0.598    
    SLICE_X63Y88         FDCE (Remov_fdce_C_CLR)     -0.158    -0.756    keyboard_controller/bit_count_reg[0]_C
  -------------------------------------------------------------------
                         required time                          0.756    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.650ns  (arrival time - required time)
  Source:                 keyboard_controller/bit_count_reg[3]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keyboard_controller/key_release_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.209ns (36.791%)  route 0.359ns (63.209%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.563    -0.601    keyboard_controller/clk_out1
    SLICE_X58Y87         FDCE                                         r  keyboard_controller/bit_count_reg[3]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y87         FDCE (Prop_fdce_C_Q)         0.164    -0.437 f  keyboard_controller/bit_count_reg[3]_C/Q
                         net (fo=3, routed)           0.105    -0.332    keyboard_controller/bit_count_reg[3]_C_n_0
    SLICE_X59Y87         LUT6 (Prop_lut6_I1_O)        0.045    -0.287 f  keyboard_controller/key_release_i_1/O
                         net (fo=1, routed)           0.254    -0.033    keyboard_controller/key_release_i_1_n_0
    SLICE_X59Y87         FDPE                                         f  keyboard_controller/key_release_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.833    -0.840    keyboard_controller/clk_out1
    SLICE_X59Y87         FDPE                                         r  keyboard_controller/key_release_reg/C
                         clock pessimism              0.252    -0.588    
    SLICE_X59Y87         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.683    keyboard_controller/key_release_reg
  -------------------------------------------------------------------
                         required time                          0.683    
                         arrival time                          -0.033    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.678ns  (arrival time - required time)
  Source:                 keyboard_controller/bit_count_reg[2]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keyboard_controller/bit_count_reg[2]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.186ns (29.966%)  route 0.435ns (70.034%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.565    -0.599    keyboard_controller/clk_out1
    SLICE_X63Y87         FDCE                                         r  keyboard_controller/bit_count_reg[2]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  keyboard_controller/bit_count_reg[2]_C/Q
                         net (fo=4, routed)           0.248    -0.210    keyboard_controller/bit_count_reg[2]_C_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I2_O)        0.045    -0.165 f  keyboard_controller/bit_count_reg[2]_LDC_i_1/O
                         net (fo=2, routed)           0.186     0.021    keyboard_controller/bit_count_reg[2]_LDC_i_1_n_0
    SLICE_X62Y86         FDPE                                         f  keyboard_controller/bit_count_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.834    -0.839    keyboard_controller/clk_out1
    SLICE_X62Y86         FDPE                                         r  keyboard_controller/bit_count_reg[2]_P/C
                         clock pessimism              0.254    -0.585    
    SLICE_X62Y86         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.656    keyboard_controller/bit_count_reg[2]_P
  -------------------------------------------------------------------
                         required time                          0.656    
                         arrival time                           0.021    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.684ns  (arrival time - required time)
  Source:                 keyboard_controller/bit_count_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keyboard_controller/bit_count_reg[1]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.186ns (30.579%)  route 0.422ns (69.421%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.566    -0.598    keyboard_controller/clk_out1
    SLICE_X65Y88         FDPE                                         r  keyboard_controller/bit_count_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDPE (Prop_fdpe_C_Q)         0.141    -0.457 r  keyboard_controller/bit_count_reg[1]_P/Q
                         net (fo=5, routed)           0.187    -0.271    keyboard_controller/bit_count_reg[1]_P_n_0
    SLICE_X63Y88         LUT6 (Prop_lut6_I5_O)        0.045    -0.226 f  keyboard_controller/bit_count_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.235     0.010    keyboard_controller/bit_count_reg[1]_LDC_i_2_n_0
    SLICE_X64Y89         FDCE                                         f  keyboard_controller/bit_count_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.838    -0.835    keyboard_controller/clk_out1
    SLICE_X64Y89         FDCE                                         r  keyboard_controller/bit_count_reg[1]_C/C
                         clock pessimism              0.253    -0.582    
    SLICE_X64Y89         FDCE (Remov_fdce_C_CLR)     -0.092    -0.674    keyboard_controller/bit_count_reg[1]_C
  -------------------------------------------------------------------
                         required time                          0.674    
                         arrival time                           0.010    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.687ns  (arrival time - required time)
  Source:                 keyboard_controller/shift_reg_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keyboard_controller/keycode_reg[7]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.186ns (29.138%)  route 0.452ns (70.862%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.562    -0.602    keyboard_controller/clk_out1
    SLICE_X61Y86         FDPE                                         r  keyboard_controller/shift_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y86         FDPE (Prop_fdpe_C_Q)         0.141    -0.461 r  keyboard_controller/shift_reg_reg[8]/Q
                         net (fo=3, routed)           0.267    -0.194    keyboard_controller/p_0_in[7]
    SLICE_X60Y87         LUT5 (Prop_lut5_I2_O)        0.045    -0.149 f  keyboard_controller/keycode_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.185     0.036    keyboard_controller/keycode_reg[7]_LDC_i_2_n_0
    SLICE_X60Y88         FDCE                                         f  keyboard_controller/keycode_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.835    -0.838    keyboard_controller/clk_out1
    SLICE_X60Y88         FDCE                                         r  keyboard_controller/keycode_reg[7]_C/C
                         clock pessimism              0.254    -0.584    
    SLICE_X60Y88         FDCE (Remov_fdce_C_CLR)     -0.067    -0.651    keyboard_controller/keycode_reg[7]_C
  -------------------------------------------------------------------
                         required time                          0.651    
                         arrival time                           0.036    
  -------------------------------------------------------------------
                         slack                                  0.687    

Slack (MET) :             0.696ns  (arrival time - required time)
  Source:                 keyboard_controller/bit_count_reg[2]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keyboard_controller/bit_count_reg[2]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.186ns (30.776%)  route 0.418ns (69.224%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.565    -0.599    keyboard_controller/clk_out1
    SLICE_X63Y87         FDCE                                         r  keyboard_controller/bit_count_reg[2]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  keyboard_controller/bit_count_reg[2]_C/Q
                         net (fo=4, routed)           0.179    -0.279    keyboard_controller/bit_count_reg[2]_C_n_0
    SLICE_X63Y87         LUT6 (Prop_lut6_I3_O)        0.045    -0.234 f  keyboard_controller/bit_count_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.239     0.005    keyboard_controller/bit_count_reg[2]_LDC_i_2_n_0
    SLICE_X63Y87         FDCE                                         f  keyboard_controller/bit_count_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.835    -0.838    keyboard_controller/clk_out1
    SLICE_X63Y87         FDCE                                         r  keyboard_controller/bit_count_reg[2]_C/C
                         clock pessimism              0.239    -0.599    
    SLICE_X63Y87         FDCE (Remov_fdce_C_CLR)     -0.092    -0.691    keyboard_controller/bit_count_reg[2]_C
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                           0.005    
  -------------------------------------------------------------------
                         slack                                  0.696    

Slack (MET) :             0.711ns  (arrival time - required time)
  Source:                 keyboard_controller/shift_reg_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keyboard_controller/keycode_reg[5]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.186ns (29.341%)  route 0.448ns (70.659%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.565    -0.599    keyboard_controller/clk_out1
    SLICE_X61Y90         FDPE                                         r  keyboard_controller/shift_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y90         FDPE (Prop_fdpe_C_Q)         0.141    -0.458 r  keyboard_controller/shift_reg_reg[6]/Q
                         net (fo=3, routed)           0.236    -0.222    keyboard_controller/p_0_in[5]
    SLICE_X60Y89         LUT5 (Prop_lut5_I2_O)        0.045    -0.177 f  keyboard_controller/keycode_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.212     0.035    keyboard_controller/keycode_reg[5]_LDC_i_2_n_0
    SLICE_X61Y89         FDCE                                         f  keyboard_controller/keycode_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=557, routed)         0.835    -0.838    keyboard_controller/clk_out1
    SLICE_X61Y89         FDCE                                         r  keyboard_controller/keycode_reg[5]_C/C
                         clock pessimism              0.254    -0.584    
    SLICE_X61Y89         FDCE (Remov_fdce_C_CLR)     -0.092    -0.676    keyboard_controller/keycode_reg[5]_C
  -------------------------------------------------------------------
                         required time                          0.676    
                         arrival time                           0.035    
  -------------------------------------------------------------------
                         slack                                  0.711    





