
Loading design for application trce from file ble_tx_impl1.ncd.
Design name: topModule
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-25F
Package:     CABGA256
Performance: 6
Loading device for application trce from file 'sa5p25.nph' in environment: C:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.33.
Performance Hardware Data Status:   Final          Version 55.1.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.10.3.144
Wed May 15 14:08:17 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o ble_tx_impl1.twr -gui -msgset C:/work/tinysdr_fpga_ble_tx/promote.xml ble_tx_impl1.ncd ble_tx_impl1.prf 
Design file:     ble_tx_impl1.ncd
Preference file: ble_tx_impl1.prf
Device,speed:    LFE5U-25F,6
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

33 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "pll_clko" 64.000000 MHz ;
            123 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 11.027ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clockDivider_0/counter_243__i3  (from pll_clko +)
   Destination:    FF         Data in        clockDivider_0/counter_243__i0  (to pll_clko +)

   Delay:               4.177ns  (29.3% logic, 70.7% route), 4 logic levels.

 Constraint Details:

      4.177ns physical path delay clockDivider_0/SLICE_6 to clockDivider_0/SLICE_2 meets
     15.625ns delay constraint less
      0.000ns skew and
      0.421ns LSR_SET requirement (totaling 15.204ns) by 11.027ns

 Physical Path Details:

      Data path clockDivider_0/SLICE_6 to clockDivider_0/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R38C29C.CLK to     R38C29C.Q0 clockDivider_0/SLICE_6 (from pll_clko)
ROUTE         2     0.802     R38C29C.Q0 to     R38C30C.B1 clockDivider_0/counter_3
CTOF_DEL    ---     0.234     R38C30C.B1 to     R38C30C.F1 clockDivider_0/SLICE_101
ROUTE         1     0.864     R38C30C.F1 to     R38C32A.A1 clockDivider_0/n1485
CTOF_DEL    ---     0.234     R38C32A.A1 to     R38C32A.F1 clockDivider_0/SLICE_11
ROUTE         2     0.865     R38C32A.F1 to     R38C30B.B1 clockDivider_0/n705
CTOF_DEL    ---     0.234     R38C30B.B1 to     R38C30B.F1 clockDivider_0/SLICE_100
ROUTE         5     0.422     R38C30B.F1 to    R38C29A.LSR clockDivider_0/n573 (to pll_clko)
                  --------
                    4.177   (29.3% logic, 70.7% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_lock_I_0_112/PLLInst_0 to clockDivider_0/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     2.141  PLL_BL0.CLKOP to    R38C29C.CLK pll_clko
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_lock_I_0_112/PLLInst_0 to clockDivider_0/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     2.141  PLL_BL0.CLKOP to    R38C29A.CLK pll_clko
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 11.027ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clockDivider_0/counter_243__i3  (from pll_clko +)
   Destination:    FF         Data in        clockDivider_0/counter_243__i2  (to pll_clko +)
                   FF                        clockDivider_0/counter_243__i1

   Delay:               4.177ns  (29.3% logic, 70.7% route), 4 logic levels.

 Constraint Details:

      4.177ns physical path delay clockDivider_0/SLICE_6 to clockDivider_0/SLICE_7 meets
     15.625ns delay constraint less
      0.000ns skew and
      0.421ns LSR_SET requirement (totaling 15.204ns) by 11.027ns

 Physical Path Details:

      Data path clockDivider_0/SLICE_6 to clockDivider_0/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R38C29C.CLK to     R38C29C.Q0 clockDivider_0/SLICE_6 (from pll_clko)
ROUTE         2     0.802     R38C29C.Q0 to     R38C30C.B1 clockDivider_0/counter_3
CTOF_DEL    ---     0.234     R38C30C.B1 to     R38C30C.F1 clockDivider_0/SLICE_101
ROUTE         1     0.864     R38C30C.F1 to     R38C32A.A1 clockDivider_0/n1485
CTOF_DEL    ---     0.234     R38C32A.A1 to     R38C32A.F1 clockDivider_0/SLICE_11
ROUTE         2     0.865     R38C32A.F1 to     R38C30B.B1 clockDivider_0/n705
CTOF_DEL    ---     0.234     R38C30B.B1 to     R38C30B.F1 clockDivider_0/SLICE_100
ROUTE         5     0.422     R38C30B.F1 to    R38C29B.LSR clockDivider_0/n573 (to pll_clko)
                  --------
                    4.177   (29.3% logic, 70.7% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_lock_I_0_112/PLLInst_0 to clockDivider_0/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     2.141  PLL_BL0.CLKOP to    R38C29C.CLK pll_clko
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_lock_I_0_112/PLLInst_0 to clockDivider_0/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     2.141  PLL_BL0.CLKOP to    R38C29B.CLK pll_clko
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 11.027ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clockDivider_0/counter_243__i3  (from pll_clko +)
   Destination:    FF         Data in        clockDivider_0/counter_243__i6  (to pll_clko +)
                   FF                        clockDivider_0/counter_243__i5

   Delay:               4.177ns  (29.3% logic, 70.7% route), 4 logic levels.

 Constraint Details:

      4.177ns physical path delay clockDivider_0/SLICE_6 to clockDivider_0/SLICE_1 meets
     15.625ns delay constraint less
      0.000ns skew and
      0.421ns LSR_SET requirement (totaling 15.204ns) by 11.027ns

 Physical Path Details:

      Data path clockDivider_0/SLICE_6 to clockDivider_0/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R38C29C.CLK to     R38C29C.Q0 clockDivider_0/SLICE_6 (from pll_clko)
ROUTE         2     0.802     R38C29C.Q0 to     R38C30C.B1 clockDivider_0/counter_3
CTOF_DEL    ---     0.234     R38C30C.B1 to     R38C30C.F1 clockDivider_0/SLICE_101
ROUTE         1     0.864     R38C30C.F1 to     R38C32A.A1 clockDivider_0/n1485
CTOF_DEL    ---     0.234     R38C32A.A1 to     R38C32A.F1 clockDivider_0/SLICE_11
ROUTE         2     0.865     R38C32A.F1 to     R38C30B.B1 clockDivider_0/n705
CTOF_DEL    ---     0.234     R38C30B.B1 to     R38C30B.F1 clockDivider_0/SLICE_100
ROUTE         5     0.422     R38C30B.F1 to    R38C29D.LSR clockDivider_0/n573 (to pll_clko)
                  --------
                    4.177   (29.3% logic, 70.7% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_lock_I_0_112/PLLInst_0 to clockDivider_0/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     2.141  PLL_BL0.CLKOP to    R38C29C.CLK pll_clko
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_lock_I_0_112/PLLInst_0 to clockDivider_0/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     2.141  PLL_BL0.CLKOP to    R38C29D.CLK pll_clko
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 11.027ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clockDivider_0/counter_243__i3  (from pll_clko +)
   Destination:    FF         Data in        clockDivider_0/counter_243__i4  (to pll_clko +)
                   FF                        clockDivider_0/counter_243__i3

   Delay:               4.177ns  (29.3% logic, 70.7% route), 4 logic levels.

 Constraint Details:

      4.177ns physical path delay clockDivider_0/SLICE_6 to clockDivider_0/SLICE_6 meets
     15.625ns delay constraint less
      0.000ns skew and
      0.421ns LSR_SET requirement (totaling 15.204ns) by 11.027ns

 Physical Path Details:

      Data path clockDivider_0/SLICE_6 to clockDivider_0/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R38C29C.CLK to     R38C29C.Q0 clockDivider_0/SLICE_6 (from pll_clko)
ROUTE         2     0.802     R38C29C.Q0 to     R38C30C.B1 clockDivider_0/counter_3
CTOF_DEL    ---     0.234     R38C30C.B1 to     R38C30C.F1 clockDivider_0/SLICE_101
ROUTE         1     0.864     R38C30C.F1 to     R38C32A.A1 clockDivider_0/n1485
CTOF_DEL    ---     0.234     R38C32A.A1 to     R38C32A.F1 clockDivider_0/SLICE_11
ROUTE         2     0.865     R38C32A.F1 to     R38C30B.B1 clockDivider_0/n705
CTOF_DEL    ---     0.234     R38C30B.B1 to     R38C30B.F1 clockDivider_0/SLICE_100
ROUTE         5     0.422     R38C30B.F1 to    R38C29C.LSR clockDivider_0/n573 (to pll_clko)
                  --------
                    4.177   (29.3% logic, 70.7% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_lock_I_0_112/PLLInst_0 to clockDivider_0/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     2.141  PLL_BL0.CLKOP to    R38C29C.CLK pll_clko
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_lock_I_0_112/PLLInst_0 to clockDivider_0/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     2.141  PLL_BL0.CLKOP to    R38C29C.CLK pll_clko
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 11.038ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clockDivider_0/counter_243__i4  (from pll_clko +)
   Destination:    FF         Data in        clockDivider_0/counter_243__i0  (to pll_clko +)

   Delay:               4.166ns  (29.3% logic, 70.7% route), 4 logic levels.

 Constraint Details:

      4.166ns physical path delay clockDivider_0/SLICE_6 to clockDivider_0/SLICE_2 meets
     15.625ns delay constraint less
      0.000ns skew and
      0.421ns LSR_SET requirement (totaling 15.204ns) by 11.038ns

 Physical Path Details:

      Data path clockDivider_0/SLICE_6 to clockDivider_0/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.519    R38C29C.CLK to     R38C29C.Q1 clockDivider_0/SLICE_6 (from pll_clko)
ROUTE         2     0.794     R38C29C.Q1 to     R38C30C.A1 clockDivider_0/counter_4
CTOF_DEL    ---     0.234     R38C30C.A1 to     R38C30C.F1 clockDivider_0/SLICE_101
ROUTE         1     0.864     R38C30C.F1 to     R38C32A.A1 clockDivider_0/n1485
CTOF_DEL    ---     0.234     R38C32A.A1 to     R38C32A.F1 clockDivider_0/SLICE_11
ROUTE         2     0.865     R38C32A.F1 to     R38C30B.B1 clockDivider_0/n705
CTOF_DEL    ---     0.234     R38C30B.B1 to     R38C30B.F1 clockDivider_0/SLICE_100
ROUTE         5     0.422     R38C30B.F1 to    R38C29A.LSR clockDivider_0/n573 (to pll_clko)
                  --------
                    4.166   (29.3% logic, 70.7% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_lock_I_0_112/PLLInst_0 to clockDivider_0/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     2.141  PLL_BL0.CLKOP to    R38C29C.CLK pll_clko
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_lock_I_0_112/PLLInst_0 to clockDivider_0/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     2.141  PLL_BL0.CLKOP to    R38C29A.CLK pll_clko
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 11.038ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clockDivider_0/counter_243__i4  (from pll_clko +)
   Destination:    FF         Data in        clockDivider_0/counter_243__i2  (to pll_clko +)
                   FF                        clockDivider_0/counter_243__i1

   Delay:               4.166ns  (29.3% logic, 70.7% route), 4 logic levels.

 Constraint Details:

      4.166ns physical path delay clockDivider_0/SLICE_6 to clockDivider_0/SLICE_7 meets
     15.625ns delay constraint less
      0.000ns skew and
      0.421ns LSR_SET requirement (totaling 15.204ns) by 11.038ns

 Physical Path Details:

      Data path clockDivider_0/SLICE_6 to clockDivider_0/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.519    R38C29C.CLK to     R38C29C.Q1 clockDivider_0/SLICE_6 (from pll_clko)
ROUTE         2     0.794     R38C29C.Q1 to     R38C30C.A1 clockDivider_0/counter_4
CTOF_DEL    ---     0.234     R38C30C.A1 to     R38C30C.F1 clockDivider_0/SLICE_101
ROUTE         1     0.864     R38C30C.F1 to     R38C32A.A1 clockDivider_0/n1485
CTOF_DEL    ---     0.234     R38C32A.A1 to     R38C32A.F1 clockDivider_0/SLICE_11
ROUTE         2     0.865     R38C32A.F1 to     R38C30B.B1 clockDivider_0/n705
CTOF_DEL    ---     0.234     R38C30B.B1 to     R38C30B.F1 clockDivider_0/SLICE_100
ROUTE         5     0.422     R38C30B.F1 to    R38C29B.LSR clockDivider_0/n573 (to pll_clko)
                  --------
                    4.166   (29.3% logic, 70.7% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_lock_I_0_112/PLLInst_0 to clockDivider_0/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     2.141  PLL_BL0.CLKOP to    R38C29C.CLK pll_clko
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_lock_I_0_112/PLLInst_0 to clockDivider_0/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     2.141  PLL_BL0.CLKOP to    R38C29B.CLK pll_clko
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 11.038ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clockDivider_0/counter_243__i4  (from pll_clko +)
   Destination:    FF         Data in        clockDivider_0/counter_243__i4  (to pll_clko +)
                   FF                        clockDivider_0/counter_243__i3

   Delay:               4.166ns  (29.3% logic, 70.7% route), 4 logic levels.

 Constraint Details:

      4.166ns physical path delay clockDivider_0/SLICE_6 to clockDivider_0/SLICE_6 meets
     15.625ns delay constraint less
      0.000ns skew and
      0.421ns LSR_SET requirement (totaling 15.204ns) by 11.038ns

 Physical Path Details:

      Data path clockDivider_0/SLICE_6 to clockDivider_0/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.519    R38C29C.CLK to     R38C29C.Q1 clockDivider_0/SLICE_6 (from pll_clko)
ROUTE         2     0.794     R38C29C.Q1 to     R38C30C.A1 clockDivider_0/counter_4
CTOF_DEL    ---     0.234     R38C30C.A1 to     R38C30C.F1 clockDivider_0/SLICE_101
ROUTE         1     0.864     R38C30C.F1 to     R38C32A.A1 clockDivider_0/n1485
CTOF_DEL    ---     0.234     R38C32A.A1 to     R38C32A.F1 clockDivider_0/SLICE_11
ROUTE         2     0.865     R38C32A.F1 to     R38C30B.B1 clockDivider_0/n705
CTOF_DEL    ---     0.234     R38C30B.B1 to     R38C30B.F1 clockDivider_0/SLICE_100
ROUTE         5     0.422     R38C30B.F1 to    R38C29C.LSR clockDivider_0/n573 (to pll_clko)
                  --------
                    4.166   (29.3% logic, 70.7% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_lock_I_0_112/PLLInst_0 to clockDivider_0/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     2.141  PLL_BL0.CLKOP to    R38C29C.CLK pll_clko
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_lock_I_0_112/PLLInst_0 to clockDivider_0/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     2.141  PLL_BL0.CLKOP to    R38C29C.CLK pll_clko
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 11.038ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clockDivider_0/counter_243__i4  (from pll_clko +)
   Destination:    FF         Data in        clockDivider_0/counter_243__i6  (to pll_clko +)
                   FF                        clockDivider_0/counter_243__i5

   Delay:               4.166ns  (29.3% logic, 70.7% route), 4 logic levels.

 Constraint Details:

      4.166ns physical path delay clockDivider_0/SLICE_6 to clockDivider_0/SLICE_1 meets
     15.625ns delay constraint less
      0.000ns skew and
      0.421ns LSR_SET requirement (totaling 15.204ns) by 11.038ns

 Physical Path Details:

      Data path clockDivider_0/SLICE_6 to clockDivider_0/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.519    R38C29C.CLK to     R38C29C.Q1 clockDivider_0/SLICE_6 (from pll_clko)
ROUTE         2     0.794     R38C29C.Q1 to     R38C30C.A1 clockDivider_0/counter_4
CTOF_DEL    ---     0.234     R38C30C.A1 to     R38C30C.F1 clockDivider_0/SLICE_101
ROUTE         1     0.864     R38C30C.F1 to     R38C32A.A1 clockDivider_0/n1485
CTOF_DEL    ---     0.234     R38C32A.A1 to     R38C32A.F1 clockDivider_0/SLICE_11
ROUTE         2     0.865     R38C32A.F1 to     R38C30B.B1 clockDivider_0/n705
CTOF_DEL    ---     0.234     R38C30B.B1 to     R38C30B.F1 clockDivider_0/SLICE_100
ROUTE         5     0.422     R38C30B.F1 to    R38C29D.LSR clockDivider_0/n573 (to pll_clko)
                  --------
                    4.166   (29.3% logic, 70.7% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_lock_I_0_112/PLLInst_0 to clockDivider_0/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     2.141  PLL_BL0.CLKOP to    R38C29C.CLK pll_clko
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_lock_I_0_112/PLLInst_0 to clockDivider_0/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     2.141  PLL_BL0.CLKOP to    R38C29D.CLK pll_clko
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 11.067ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clockDivider_0/counter_243__i3  (from pll_clko +)
   Destination:    FF         Data in        clockDivider_0/counter_243__i7  (to pll_clko +)

   Delay:               4.137ns  (29.6% logic, 70.4% route), 4 logic levels.

 Constraint Details:

      4.137ns physical path delay clockDivider_0/SLICE_6 to clockDivider_0/SLICE_8 meets
     15.625ns delay constraint less
      0.000ns skew and
      0.421ns LSR_SET requirement (totaling 15.204ns) by 11.067ns

 Physical Path Details:

      Data path clockDivider_0/SLICE_6 to clockDivider_0/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R38C29C.CLK to     R38C29C.Q0 clockDivider_0/SLICE_6 (from pll_clko)
ROUTE         2     0.802     R38C29C.Q0 to     R38C30C.B1 clockDivider_0/counter_3
CTOF_DEL    ---     0.234     R38C30C.B1 to     R38C30C.F1 clockDivider_0/SLICE_101
ROUTE         1     0.864     R38C30C.F1 to     R38C32A.A1 clockDivider_0/n1485
CTOF_DEL    ---     0.234     R38C32A.A1 to     R38C32A.F1 clockDivider_0/SLICE_11
ROUTE         2     0.865     R38C32A.F1 to     R38C30B.B1 clockDivider_0/n705
CTOF_DEL    ---     0.234     R38C30B.B1 to     R38C30B.F1 clockDivider_0/SLICE_100
ROUTE         5     0.382     R38C30B.F1 to    R38C30A.LSR clockDivider_0/n573 (to pll_clko)
                  --------
                    4.137   (29.6% logic, 70.4% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_lock_I_0_112/PLLInst_0 to clockDivider_0/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     2.141  PLL_BL0.CLKOP to    R38C29C.CLK pll_clko
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_lock_I_0_112/PLLInst_0 to clockDivider_0/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     2.141  PLL_BL0.CLKOP to    R38C30A.CLK pll_clko
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 11.078ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clockDivider_0/counter_243__i4  (from pll_clko +)
   Destination:    FF         Data in        clockDivider_0/counter_243__i7  (to pll_clko +)

   Delay:               4.126ns  (29.6% logic, 70.4% route), 4 logic levels.

 Constraint Details:

      4.126ns physical path delay clockDivider_0/SLICE_6 to clockDivider_0/SLICE_8 meets
     15.625ns delay constraint less
      0.000ns skew and
      0.421ns LSR_SET requirement (totaling 15.204ns) by 11.078ns

 Physical Path Details:

      Data path clockDivider_0/SLICE_6 to clockDivider_0/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.519    R38C29C.CLK to     R38C29C.Q1 clockDivider_0/SLICE_6 (from pll_clko)
ROUTE         2     0.794     R38C29C.Q1 to     R38C30C.A1 clockDivider_0/counter_4
CTOF_DEL    ---     0.234     R38C30C.A1 to     R38C30C.F1 clockDivider_0/SLICE_101
ROUTE         1     0.864     R38C30C.F1 to     R38C32A.A1 clockDivider_0/n1485
CTOF_DEL    ---     0.234     R38C32A.A1 to     R38C32A.F1 clockDivider_0/SLICE_11
ROUTE         2     0.865     R38C32A.F1 to     R38C30B.B1 clockDivider_0/n705
CTOF_DEL    ---     0.234     R38C30B.B1 to     R38C30B.F1 clockDivider_0/SLICE_100
ROUTE         5     0.382     R38C30B.F1 to    R38C30A.LSR clockDivider_0/n573 (to pll_clko)
                  --------
                    4.126   (29.6% logic, 70.4% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_lock_I_0_112/PLLInst_0 to clockDivider_0/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     2.141  PLL_BL0.CLKOP to    R38C29C.CLK pll_clko
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_lock_I_0_112/PLLInst_0 to clockDivider_0/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     2.141  PLL_BL0.CLKOP to    R38C30A.CLK pll_clko
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.

Report:  217.486MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "pll_lock_I_0_112/CLKIt" 32.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: PERIOD PORT "top_clk" 31.250000 ns ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 5.569ns (weighted slack = 11.138ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              spi_ctrl_0/spi_current_state_FSM_i9  (from clkDivider_clko +)
   Destination:    FF         Data in        spi_0/spi_slave_0/tx_buf_i0_i6_413_414_reset  (to top_test0_c -)

   Delay:              10.174ns  (25.1% logic, 74.9% route), 9 logic levels.

 Constraint Details:

     10.174ns physical path delay spi_ctrl_0/SLICE_56 to spi_0/spi_slave_0/SLICE_78 meets
     15.625ns delay constraint less
      0.009ns skew and
      0.000ns feedback compensation and
     -0.127ns M_SET requirement (totaling 15.743ns) by 5.569ns

 Physical Path Details:

      Data path spi_ctrl_0/SLICE_56 to spi_0/spi_slave_0/SLICE_78:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R39C30A.CLK to     R39C30A.Q0 spi_ctrl_0/SLICE_56 (from clkDivider_clko)
ROUTE         3     1.033     R39C30A.Q0 to     R39C30B.A0 spi_tx_load_en_N_280
CTOF_DEL    ---     0.234     R39C30B.A0 to     R39C30B.F0 spi_ctrl_0/SLICE_89
ROUTE         3     0.760     R39C30B.F0 to     R39C30D.A1 spi_rst_N_271
CTOOFX_DEL  ---     0.398     R39C30D.A1 to   R39C30D.OFX0 i1440/SLICE_63
ROUTE        55     1.532   R39C30D.OFX0 to     R40C31C.C1 spi_rst
CTOF_DEL    ---     0.234     R40C31C.C1 to     R40C31C.F1 spi_0/spi_slave_0/SLICE_79
ROUTE         8     0.601     R40C31C.F1 to     R40C31C.A0 spi_0/spi_slave_0/n1661
CTOF_DEL    ---     0.234     R40C31C.A0 to     R40C31C.F0 spi_0/spi_slave_0/SLICE_79
ROUTE         2     0.685     R40C31C.F0 to     R40C32D.C0 spi_rx_data_6
CTOF_DEL    ---     0.234     R40C32D.C0 to     R40C32D.F0 SLICE_74
ROUTE         4     0.997     R40C32D.F0 to     R41C32D.A0 spi_tx_data_6
CTOF_DEL    ---     0.234     R41C32D.A0 to     R41C32D.F0 spi_0/spi_slave_0/SLICE_78
ROUTE         2     0.389     R41C32D.F0 to     R41C32D.C1 spi_0/spi_slave_0/n2124
CTOF_DEL    ---     0.234     R41C32D.C1 to     R41C32D.F1 spi_0/spi_slave_0/SLICE_78
ROUTE         2     0.873     R41C32D.F1 to     R41C30A.A0 spi_0/spi_slave_0/tx_buf_6
CTOF_DEL    ---     0.234     R41C30A.A0 to     R41C30A.F0 spi_0/spi_slave_0/SLICE_27
ROUTE         2     0.746     R41C30A.F0 to     R41C32D.M0 spi_0/spi_slave_0/n10 (to top_test0_c)
                  --------
                   10.174   (25.1% logic, 74.9% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path top_clk to spi_ctrl_0/SLICE_56:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.016         M2.PAD to       M2.PADDI top_clk
ROUTE         1     1.957       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_lock_I_0_112/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_lock_I_0_112/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_lock_I_0_112/PLLInst_0
ROUTE        16     2.141  PLL_BL0.CLKOP to    R38C32A.CLK pll_clko
REG_DEL     ---     0.522    R38C32A.CLK to     R38C32A.Q0 clockDivider_0/SLICE_11
ROUTE         8     2.725     R38C32A.Q0 to    R39C30A.CLK clkDivider_clko
                  --------
                    8.361   (18.4% logic, 81.6% route), 4 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_lock_I_0_112/PLLInst_0
ROUTE        16     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB pll_clko
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path top_clk to spi_0/spi_slave_0/SLICE_78:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.016         M2.PAD to       M2.PADDI top_clk
ROUTE         1     1.957       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_lock_I_0_112/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_lock_I_0_112/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_lock_I_0_112/PLLInst_0
ROUTE        16     2.141  PLL_BL0.CLKOP to    R38C31A.CLK pll_clko
REG_DEL     ---     0.522    R38C31A.CLK to     R38C31A.Q0 SLICE_58
ROUTE        40     2.716     R38C31A.Q0 to    R41C32D.CLK top_test0_c
                  --------
                    8.352   (18.4% logic, 81.6% route), 4 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_lock_I_0_112/PLLInst_0
ROUTE        16     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB pll_clko
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 5.581ns (weighted slack = 11.162ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              spi_ctrl_0/spi_current_state_FSM_i9  (from clkDivider_clko +)
   Destination:    FF         Data in        spi_0/spi_slave_0/tx_buf_i0_i3_425_426_reset  (to top_test0_c -)

   Delay:              10.162ns  (25.2% logic, 74.8% route), 9 logic levels.

 Constraint Details:

     10.162ns physical path delay spi_ctrl_0/SLICE_56 to spi_0/spi_slave_0/SLICE_34 meets
     15.625ns delay constraint less
      0.009ns skew and
      0.000ns feedback compensation and
     -0.127ns M_SET requirement (totaling 15.743ns) by 5.581ns

 Physical Path Details:

      Data path spi_ctrl_0/SLICE_56 to spi_0/spi_slave_0/SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R39C30A.CLK to     R39C30A.Q0 spi_ctrl_0/SLICE_56 (from clkDivider_clko)
ROUTE         3     1.033     R39C30A.Q0 to     R39C30B.A0 spi_tx_load_en_N_280
CTOF_DEL    ---     0.234     R39C30B.A0 to     R39C30B.F0 spi_ctrl_0/SLICE_89
ROUTE         3     0.760     R39C30B.F0 to     R39C30D.A1 spi_rst_N_271
CTOOFX_DEL  ---     0.398     R39C30D.A1 to   R39C30D.OFX0 i1440/SLICE_63
ROUTE        55     1.532   R39C30D.OFX0 to     R40C31C.C1 spi_rst
CTOF_DEL    ---     0.234     R40C31C.C1 to     R40C31C.F1 spi_0/spi_slave_0/SLICE_79
ROUTE         8     1.239     R40C31C.F1 to     R42C29C.A0 spi_0/spi_slave_0/n1661
CTOF_DEL    ---     0.234     R42C29C.A0 to     R42C29C.F0 spi_0/spi_slave_0/SLICE_113
ROUTE         2     0.389     R42C29C.F0 to     R42C29D.C0 spi_rx_data_3
CTOF_DEL    ---     0.234     R42C29D.C0 to     R42C29D.F0 SLICE_71
ROUTE         4     0.394     R42C29D.F0 to     R42C29D.C1 spi_tx_data_3
CTOF_DEL    ---     0.234     R42C29D.C1 to     R42C29D.F1 SLICE_71
ROUTE         2     0.797     R42C29D.F1 to     R42C30B.A1 spi_0/spi_slave_0/n2169
CTOF_DEL    ---     0.234     R42C30B.A1 to     R42C30B.F1 spi_0/spi_slave_0/SLICE_31
ROUTE         2     0.789     R42C30B.F1 to     R43C30A.B0 spi_0/spi_slave_0/tx_buf_3
CTOF_DEL    ---     0.234     R43C30A.B0 to     R43C30A.F0 spi_0/spi_slave_0/SLICE_33
ROUTE         2     0.671     R43C30A.F0 to     R43C30D.M0 spi_0/spi_slave_0/n13 (to top_test0_c)
                  --------
                   10.162   (25.2% logic, 74.8% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path top_clk to spi_ctrl_0/SLICE_56:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.016         M2.PAD to       M2.PADDI top_clk
ROUTE         1     1.957       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_lock_I_0_112/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_lock_I_0_112/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_lock_I_0_112/PLLInst_0
ROUTE        16     2.141  PLL_BL0.CLKOP to    R38C32A.CLK pll_clko
REG_DEL     ---     0.522    R38C32A.CLK to     R38C32A.Q0 clockDivider_0/SLICE_11
ROUTE         8     2.725     R38C32A.Q0 to    R39C30A.CLK clkDivider_clko
                  --------
                    8.361   (18.4% logic, 81.6% route), 4 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_lock_I_0_112/PLLInst_0
ROUTE        16     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB pll_clko
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path top_clk to spi_0/spi_slave_0/SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.016         M2.PAD to       M2.PADDI top_clk
ROUTE         1     1.957       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_lock_I_0_112/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_lock_I_0_112/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_lock_I_0_112/PLLInst_0
ROUTE        16     2.141  PLL_BL0.CLKOP to    R38C31A.CLK pll_clko
REG_DEL     ---     0.522    R38C31A.CLK to     R38C31A.Q0 SLICE_58
ROUTE        40     2.716     R38C31A.Q0 to    R43C30D.CLK top_test0_c
                  --------
                    8.352   (18.4% logic, 81.6% route), 4 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_lock_I_0_112/PLLInst_0
ROUTE        16     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB pll_clko
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 5.627ns (weighted slack = 11.254ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              spi_ctrl_0/spi_current_state_FSM_i8  (from clkDivider_clko +)
   Destination:    FF         Data in        spi_0/spi_slave_0/tx_buf_i0_i6_413_414_reset  (to top_test0_c -)

   Delay:              10.116ns  (25.3% logic, 74.7% route), 9 logic levels.

 Constraint Details:

     10.116ns physical path delay spi_ctrl_0/SLICE_13 to spi_0/spi_slave_0/SLICE_78 meets
     15.625ns delay constraint less
      0.009ns skew and
      0.000ns feedback compensation and
     -0.127ns M_SET requirement (totaling 15.743ns) by 5.627ns

 Physical Path Details:

      Data path spi_ctrl_0/SLICE_13 to spi_0/spi_slave_0/SLICE_78:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.519    R39C32D.CLK to     R39C32D.Q1 spi_ctrl_0/SLICE_13 (from clkDivider_clko)
ROUTE         4     0.978     R39C32D.Q1 to     R39C30B.D0 n478
CTOF_DEL    ---     0.234     R39C30B.D0 to     R39C30B.F0 spi_ctrl_0/SLICE_89
ROUTE         3     0.760     R39C30B.F0 to     R39C30D.A1 spi_rst_N_271
CTOOFX_DEL  ---     0.398     R39C30D.A1 to   R39C30D.OFX0 i1440/SLICE_63
ROUTE        55     1.532   R39C30D.OFX0 to     R40C31C.C1 spi_rst
CTOF_DEL    ---     0.234     R40C31C.C1 to     R40C31C.F1 spi_0/spi_slave_0/SLICE_79
ROUTE         8     0.601     R40C31C.F1 to     R40C31C.A0 spi_0/spi_slave_0/n1661
CTOF_DEL    ---     0.234     R40C31C.A0 to     R40C31C.F0 spi_0/spi_slave_0/SLICE_79
ROUTE         2     0.685     R40C31C.F0 to     R40C32D.C0 spi_rx_data_6
CTOF_DEL    ---     0.234     R40C32D.C0 to     R40C32D.F0 SLICE_74
ROUTE         4     0.997     R40C32D.F0 to     R41C32D.A0 spi_tx_data_6
CTOF_DEL    ---     0.234     R41C32D.A0 to     R41C32D.F0 spi_0/spi_slave_0/SLICE_78
ROUTE         2     0.389     R41C32D.F0 to     R41C32D.C1 spi_0/spi_slave_0/n2124
CTOF_DEL    ---     0.234     R41C32D.C1 to     R41C32D.F1 spi_0/spi_slave_0/SLICE_78
ROUTE         2     0.873     R41C32D.F1 to     R41C30A.A0 spi_0/spi_slave_0/tx_buf_6
CTOF_DEL    ---     0.234     R41C30A.A0 to     R41C30A.F0 spi_0/spi_slave_0/SLICE_27
ROUTE         2     0.746     R41C30A.F0 to     R41C32D.M0 spi_0/spi_slave_0/n10 (to top_test0_c)
                  --------
                   10.116   (25.3% logic, 74.7% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path top_clk to spi_ctrl_0/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.016         M2.PAD to       M2.PADDI top_clk
ROUTE         1     1.957       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_lock_I_0_112/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_lock_I_0_112/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_lock_I_0_112/PLLInst_0
ROUTE        16     2.141  PLL_BL0.CLKOP to    R38C32A.CLK pll_clko
REG_DEL     ---     0.522    R38C32A.CLK to     R38C32A.Q0 clockDivider_0/SLICE_11
ROUTE         8     2.725     R38C32A.Q0 to    R39C32D.CLK clkDivider_clko
                  --------
                    8.361   (18.4% logic, 81.6% route), 4 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_lock_I_0_112/PLLInst_0
ROUTE        16     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB pll_clko
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path top_clk to spi_0/spi_slave_0/SLICE_78:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.016         M2.PAD to       M2.PADDI top_clk
ROUTE         1     1.957       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_lock_I_0_112/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_lock_I_0_112/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_lock_I_0_112/PLLInst_0
ROUTE        16     2.141  PLL_BL0.CLKOP to    R38C31A.CLK pll_clko
REG_DEL     ---     0.522    R38C31A.CLK to     R38C31A.Q0 SLICE_58
ROUTE        40     2.716     R38C31A.Q0 to    R41C32D.CLK top_test0_c
                  --------
                    8.352   (18.4% logic, 81.6% route), 4 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_lock_I_0_112/PLLInst_0
ROUTE        16     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB pll_clko
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 5.639ns (weighted slack = 11.278ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              spi_ctrl_0/spi_current_state_FSM_i8  (from clkDivider_clko +)
   Destination:    FF         Data in        spi_0/spi_slave_0/tx_buf_i0_i3_425_426_reset  (to top_test0_c -)

   Delay:              10.104ns  (25.3% logic, 74.7% route), 9 logic levels.

 Constraint Details:

     10.104ns physical path delay spi_ctrl_0/SLICE_13 to spi_0/spi_slave_0/SLICE_34 meets
     15.625ns delay constraint less
      0.009ns skew and
      0.000ns feedback compensation and
     -0.127ns M_SET requirement (totaling 15.743ns) by 5.639ns

 Physical Path Details:

      Data path spi_ctrl_0/SLICE_13 to spi_0/spi_slave_0/SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.519    R39C32D.CLK to     R39C32D.Q1 spi_ctrl_0/SLICE_13 (from clkDivider_clko)
ROUTE         4     0.978     R39C32D.Q1 to     R39C30B.D0 n478
CTOF_DEL    ---     0.234     R39C30B.D0 to     R39C30B.F0 spi_ctrl_0/SLICE_89
ROUTE         3     0.760     R39C30B.F0 to     R39C30D.A1 spi_rst_N_271
CTOOFX_DEL  ---     0.398     R39C30D.A1 to   R39C30D.OFX0 i1440/SLICE_63
ROUTE        55     1.532   R39C30D.OFX0 to     R40C31C.C1 spi_rst
CTOF_DEL    ---     0.234     R40C31C.C1 to     R40C31C.F1 spi_0/spi_slave_0/SLICE_79
ROUTE         8     1.239     R40C31C.F1 to     R42C29C.A0 spi_0/spi_slave_0/n1661
CTOF_DEL    ---     0.234     R42C29C.A0 to     R42C29C.F0 spi_0/spi_slave_0/SLICE_113
ROUTE         2     0.389     R42C29C.F0 to     R42C29D.C0 spi_rx_data_3
CTOF_DEL    ---     0.234     R42C29D.C0 to     R42C29D.F0 SLICE_71
ROUTE         4     0.394     R42C29D.F0 to     R42C29D.C1 spi_tx_data_3
CTOF_DEL    ---     0.234     R42C29D.C1 to     R42C29D.F1 SLICE_71
ROUTE         2     0.797     R42C29D.F1 to     R42C30B.A1 spi_0/spi_slave_0/n2169
CTOF_DEL    ---     0.234     R42C30B.A1 to     R42C30B.F1 spi_0/spi_slave_0/SLICE_31
ROUTE         2     0.789     R42C30B.F1 to     R43C30A.B0 spi_0/spi_slave_0/tx_buf_3
CTOF_DEL    ---     0.234     R43C30A.B0 to     R43C30A.F0 spi_0/spi_slave_0/SLICE_33
ROUTE         2     0.671     R43C30A.F0 to     R43C30D.M0 spi_0/spi_slave_0/n13 (to top_test0_c)
                  --------
                   10.104   (25.3% logic, 74.7% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path top_clk to spi_ctrl_0/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.016         M2.PAD to       M2.PADDI top_clk
ROUTE         1     1.957       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_lock_I_0_112/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_lock_I_0_112/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_lock_I_0_112/PLLInst_0
ROUTE        16     2.141  PLL_BL0.CLKOP to    R38C32A.CLK pll_clko
REG_DEL     ---     0.522    R38C32A.CLK to     R38C32A.Q0 clockDivider_0/SLICE_11
ROUTE         8     2.725     R38C32A.Q0 to    R39C32D.CLK clkDivider_clko
                  --------
                    8.361   (18.4% logic, 81.6% route), 4 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_lock_I_0_112/PLLInst_0
ROUTE        16     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB pll_clko
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path top_clk to spi_0/spi_slave_0/SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.016         M2.PAD to       M2.PADDI top_clk
ROUTE         1     1.957       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_lock_I_0_112/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_lock_I_0_112/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_lock_I_0_112/PLLInst_0
ROUTE        16     2.141  PLL_BL0.CLKOP to    R38C31A.CLK pll_clko
REG_DEL     ---     0.522    R38C31A.CLK to     R38C31A.Q0 SLICE_58
ROUTE        40     2.716     R38C31A.Q0 to    R43C30D.CLK top_test0_c
                  --------
                    8.352   (18.4% logic, 81.6% route), 4 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_lock_I_0_112/PLLInst_0
ROUTE        16     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB pll_clko
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 5.753ns (weighted slack = 11.506ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              spi_ctrl_0/spi_current_state_FSM_i2  (from clkDivider_clko +)
   Destination:    FF         Data in        spi_0/spi_slave_0/tx_buf_i0_i6_413_414_reset  (to top_test0_c -)

   Delay:               9.990ns  (25.6% logic, 74.4% route), 9 logic levels.

 Constraint Details:

      9.990ns physical path delay spi_ctrl_0/SLICE_52 to spi_0/spi_slave_0/SLICE_78 meets
     15.625ns delay constraint less
      0.009ns skew and
      0.000ns feedback compensation and
     -0.127ns M_SET requirement (totaling 15.743ns) by 5.753ns

 Physical Path Details:

      Data path spi_ctrl_0/SLICE_52 to spi_0/spi_slave_0/SLICE_78:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.519    R39C30C.CLK to     R39C30C.Q1 spi_ctrl_0/SLICE_52 (from clkDivider_clko)
ROUTE         2     0.852     R39C30C.Q1 to     R39C30B.C0 spi_ctrl_0/n484
CTOF_DEL    ---     0.234     R39C30B.C0 to     R39C30B.F0 spi_ctrl_0/SLICE_89
ROUTE         3     0.760     R39C30B.F0 to     R39C30D.A1 spi_rst_N_271
CTOOFX_DEL  ---     0.398     R39C30D.A1 to   R39C30D.OFX0 i1440/SLICE_63
ROUTE        55     1.532   R39C30D.OFX0 to     R40C31C.C1 spi_rst
CTOF_DEL    ---     0.234     R40C31C.C1 to     R40C31C.F1 spi_0/spi_slave_0/SLICE_79
ROUTE         8     0.601     R40C31C.F1 to     R40C31C.A0 spi_0/spi_slave_0/n1661
CTOF_DEL    ---     0.234     R40C31C.A0 to     R40C31C.F0 spi_0/spi_slave_0/SLICE_79
ROUTE         2     0.685     R40C31C.F0 to     R40C32D.C0 spi_rx_data_6
CTOF_DEL    ---     0.234     R40C32D.C0 to     R40C32D.F0 SLICE_74
ROUTE         4     0.997     R40C32D.F0 to     R41C32D.A0 spi_tx_data_6
CTOF_DEL    ---     0.234     R41C32D.A0 to     R41C32D.F0 spi_0/spi_slave_0/SLICE_78
ROUTE         2     0.389     R41C32D.F0 to     R41C32D.C1 spi_0/spi_slave_0/n2124
CTOF_DEL    ---     0.234     R41C32D.C1 to     R41C32D.F1 spi_0/spi_slave_0/SLICE_78
ROUTE         2     0.873     R41C32D.F1 to     R41C30A.A0 spi_0/spi_slave_0/tx_buf_6
CTOF_DEL    ---     0.234     R41C30A.A0 to     R41C30A.F0 spi_0/spi_slave_0/SLICE_27
ROUTE         2     0.746     R41C30A.F0 to     R41C32D.M0 spi_0/spi_slave_0/n10 (to top_test0_c)
                  --------
                    9.990   (25.6% logic, 74.4% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path top_clk to spi_ctrl_0/SLICE_52:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.016         M2.PAD to       M2.PADDI top_clk
ROUTE         1     1.957       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_lock_I_0_112/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_lock_I_0_112/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_lock_I_0_112/PLLInst_0
ROUTE        16     2.141  PLL_BL0.CLKOP to    R38C32A.CLK pll_clko
REG_DEL     ---     0.522    R38C32A.CLK to     R38C32A.Q0 clockDivider_0/SLICE_11
ROUTE         8     2.725     R38C32A.Q0 to    R39C30C.CLK clkDivider_clko
                  --------
                    8.361   (18.4% logic, 81.6% route), 4 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_lock_I_0_112/PLLInst_0
ROUTE        16     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB pll_clko
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path top_clk to spi_0/spi_slave_0/SLICE_78:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.016         M2.PAD to       M2.PADDI top_clk
ROUTE         1     1.957       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_lock_I_0_112/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_lock_I_0_112/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_lock_I_0_112/PLLInst_0
ROUTE        16     2.141  PLL_BL0.CLKOP to    R38C31A.CLK pll_clko
REG_DEL     ---     0.522    R38C31A.CLK to     R38C31A.Q0 SLICE_58
ROUTE        40     2.716     R38C31A.Q0 to    R41C32D.CLK top_test0_c
                  --------
                    8.352   (18.4% logic, 81.6% route), 4 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_lock_I_0_112/PLLInst_0
ROUTE        16     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB pll_clko
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 5.765ns (weighted slack = 11.530ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              spi_ctrl_0/spi_current_state_FSM_i2  (from clkDivider_clko +)
   Destination:    FF         Data in        spi_0/spi_slave_0/tx_buf_i0_i3_425_426_reset  (to top_test0_c -)

   Delay:               9.978ns  (25.6% logic, 74.4% route), 9 logic levels.

 Constraint Details:

      9.978ns physical path delay spi_ctrl_0/SLICE_52 to spi_0/spi_slave_0/SLICE_34 meets
     15.625ns delay constraint less
      0.009ns skew and
      0.000ns feedback compensation and
     -0.127ns M_SET requirement (totaling 15.743ns) by 5.765ns

 Physical Path Details:

      Data path spi_ctrl_0/SLICE_52 to spi_0/spi_slave_0/SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.519    R39C30C.CLK to     R39C30C.Q1 spi_ctrl_0/SLICE_52 (from clkDivider_clko)
ROUTE         2     0.852     R39C30C.Q1 to     R39C30B.C0 spi_ctrl_0/n484
CTOF_DEL    ---     0.234     R39C30B.C0 to     R39C30B.F0 spi_ctrl_0/SLICE_89
ROUTE         3     0.760     R39C30B.F0 to     R39C30D.A1 spi_rst_N_271
CTOOFX_DEL  ---     0.398     R39C30D.A1 to   R39C30D.OFX0 i1440/SLICE_63
ROUTE        55     1.532   R39C30D.OFX0 to     R40C31C.C1 spi_rst
CTOF_DEL    ---     0.234     R40C31C.C1 to     R40C31C.F1 spi_0/spi_slave_0/SLICE_79
ROUTE         8     1.239     R40C31C.F1 to     R42C29C.A0 spi_0/spi_slave_0/n1661
CTOF_DEL    ---     0.234     R42C29C.A0 to     R42C29C.F0 spi_0/spi_slave_0/SLICE_113
ROUTE         2     0.389     R42C29C.F0 to     R42C29D.C0 spi_rx_data_3
CTOF_DEL    ---     0.234     R42C29D.C0 to     R42C29D.F0 SLICE_71
ROUTE         4     0.394     R42C29D.F0 to     R42C29D.C1 spi_tx_data_3
CTOF_DEL    ---     0.234     R42C29D.C1 to     R42C29D.F1 SLICE_71
ROUTE         2     0.797     R42C29D.F1 to     R42C30B.A1 spi_0/spi_slave_0/n2169
CTOF_DEL    ---     0.234     R42C30B.A1 to     R42C30B.F1 spi_0/spi_slave_0/SLICE_31
ROUTE         2     0.789     R42C30B.F1 to     R43C30A.B0 spi_0/spi_slave_0/tx_buf_3
CTOF_DEL    ---     0.234     R43C30A.B0 to     R43C30A.F0 spi_0/spi_slave_0/SLICE_33
ROUTE         2     0.671     R43C30A.F0 to     R43C30D.M0 spi_0/spi_slave_0/n13 (to top_test0_c)
                  --------
                    9.978   (25.6% logic, 74.4% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path top_clk to spi_ctrl_0/SLICE_52:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.016         M2.PAD to       M2.PADDI top_clk
ROUTE         1     1.957       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_lock_I_0_112/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_lock_I_0_112/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_lock_I_0_112/PLLInst_0
ROUTE        16     2.141  PLL_BL0.CLKOP to    R38C32A.CLK pll_clko
REG_DEL     ---     0.522    R38C32A.CLK to     R38C32A.Q0 clockDivider_0/SLICE_11
ROUTE         8     2.725     R38C32A.Q0 to    R39C30C.CLK clkDivider_clko
                  --------
                    8.361   (18.4% logic, 81.6% route), 4 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_lock_I_0_112/PLLInst_0
ROUTE        16     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB pll_clko
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path top_clk to spi_0/spi_slave_0/SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.016         M2.PAD to       M2.PADDI top_clk
ROUTE         1     1.957       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_lock_I_0_112/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_lock_I_0_112/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_lock_I_0_112/PLLInst_0
ROUTE        16     2.141  PLL_BL0.CLKOP to    R38C31A.CLK pll_clko
REG_DEL     ---     0.522    R38C31A.CLK to     R38C31A.Q0 SLICE_58
ROUTE        40     2.716     R38C31A.Q0 to    R43C30D.CLK top_test0_c
                  --------
                    8.352   (18.4% logic, 81.6% route), 4 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_lock_I_0_112/PLLInst_0
ROUTE        16     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB pll_clko
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 5.779ns (weighted slack = 11.558ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              spi_ctrl_0/spi_current_state_FSM_i9  (from clkDivider_clko +)
   Destination:    FF         Data in        spi_0/spi_slave_0/tx_buf_i0_i7_409_410_reset  (to top_test0_c -)

   Delay:               9.964ns  (25.7% logic, 74.3% route), 9 logic levels.

 Constraint Details:

      9.964ns physical path delay spi_ctrl_0/SLICE_56 to spi_0/spi_slave_0/SLICE_81 meets
     15.625ns delay constraint less
      0.009ns skew and
      0.000ns feedback compensation and
     -0.127ns M_SET requirement (totaling 15.743ns) by 5.779ns

 Physical Path Details:

      Data path spi_ctrl_0/SLICE_56 to spi_0/spi_slave_0/SLICE_81:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R39C30A.CLK to     R39C30A.Q0 spi_ctrl_0/SLICE_56 (from clkDivider_clko)
ROUTE         3     1.033     R39C30A.Q0 to     R39C30B.A0 spi_tx_load_en_N_280
CTOF_DEL    ---     0.234     R39C30B.A0 to     R39C30B.F0 spi_ctrl_0/SLICE_89
ROUTE         3     0.760     R39C30B.F0 to     R39C30D.A1 spi_rst_N_271
CTOOFX_DEL  ---     0.398     R39C30D.A1 to   R39C30D.OFX0 i1440/SLICE_63
ROUTE        55     1.532   R39C30D.OFX0 to     R40C31C.C1 spi_rst
CTOF_DEL    ---     0.234     R40C31C.C1 to     R40C31C.F1 spi_0/spi_slave_0/SLICE_79
ROUTE         8     0.601     R40C31C.F1 to     R40C31C.A0 spi_0/spi_slave_0/n1661
CTOF_DEL    ---     0.234     R40C31C.A0 to     R40C31C.F0 spi_0/spi_slave_0/SLICE_79
ROUTE         2     0.685     R40C31C.F0 to     R40C32D.C0 spi_rx_data_6
CTOF_DEL    ---     0.234     R40C32D.C0 to     R40C32D.F0 SLICE_74
ROUTE         4     0.997     R40C32D.F0 to     R41C32D.A0 spi_tx_data_6
CTOF_DEL    ---     0.234     R41C32D.A0 to     R41C32D.F0 spi_0/spi_slave_0/SLICE_78
ROUTE         2     0.389     R41C32D.F0 to     R41C32D.C1 spi_0/spi_slave_0/n2124
CTOF_DEL    ---     0.234     R41C32D.C1 to     R41C32D.F1 spi_0/spi_slave_0/SLICE_78
ROUTE         2     1.019     R41C32D.F1 to     R43C33A.A0 spi_0/spi_slave_0/tx_buf_6
CTOF_DEL    ---     0.234     R43C33A.A0 to     R43C33A.F0 spi_0/spi_slave_0/SLICE_25
ROUTE         2     0.390     R43C33A.F0 to     R43C33B.M0 spi_0/spi_slave_0/n9 (to top_test0_c)
                  --------
                    9.964   (25.7% logic, 74.3% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path top_clk to spi_ctrl_0/SLICE_56:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.016         M2.PAD to       M2.PADDI top_clk
ROUTE         1     1.957       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_lock_I_0_112/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_lock_I_0_112/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_lock_I_0_112/PLLInst_0
ROUTE        16     2.141  PLL_BL0.CLKOP to    R38C32A.CLK pll_clko
REG_DEL     ---     0.522    R38C32A.CLK to     R38C32A.Q0 clockDivider_0/SLICE_11
ROUTE         8     2.725     R38C32A.Q0 to    R39C30A.CLK clkDivider_clko
                  --------
                    8.361   (18.4% logic, 81.6% route), 4 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_lock_I_0_112/PLLInst_0
ROUTE        16     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB pll_clko
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path top_clk to spi_0/spi_slave_0/SLICE_81:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.016         M2.PAD to       M2.PADDI top_clk
ROUTE         1     1.957       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_lock_I_0_112/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_lock_I_0_112/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_lock_I_0_112/PLLInst_0
ROUTE        16     2.141  PLL_BL0.CLKOP to    R38C31A.CLK pll_clko
REG_DEL     ---     0.522    R38C31A.CLK to     R38C31A.Q0 SLICE_58
ROUTE        40     2.716     R38C31A.Q0 to    R43C33B.CLK top_test0_c
                  --------
                    8.352   (18.4% logic, 81.6% route), 4 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_lock_I_0_112/PLLInst_0
ROUTE        16     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB pll_clko
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 5.783ns (weighted slack = 11.566ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              spi_ctrl_0/spi_current_state_FSM_i9  (from clkDivider_clko +)
   Destination:    FF         Data in        spi_0/spi_slave_0/tx_buf_i0_i5_417_418_reset  (to top_test0_c -)

   Delay:               9.960ns  (25.7% logic, 74.3% route), 9 logic levels.

 Constraint Details:

      9.960ns physical path delay spi_ctrl_0/SLICE_56 to spi_0/spi_slave_0/SLICE_30 meets
     15.625ns delay constraint less
      0.009ns skew and
      0.000ns feedback compensation and
     -0.127ns M_SET requirement (totaling 15.743ns) by 5.783ns

 Physical Path Details:

      Data path spi_ctrl_0/SLICE_56 to spi_0/spi_slave_0/SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R39C30A.CLK to     R39C30A.Q0 spi_ctrl_0/SLICE_56 (from clkDivider_clko)
ROUTE         3     1.033     R39C30A.Q0 to     R39C30B.A0 spi_tx_load_en_N_280
CTOF_DEL    ---     0.234     R39C30B.A0 to     R39C30B.F0 spi_ctrl_0/SLICE_89
ROUTE         3     0.760     R39C30B.F0 to     R39C30D.A1 spi_rst_N_271
CTOOFX_DEL  ---     0.398     R39C30D.A1 to   R39C30D.OFX0 i1440/SLICE_63
ROUTE        55     1.532   R39C30D.OFX0 to     R40C31C.C1 spi_rst
CTOF_DEL    ---     0.234     R40C31C.C1 to     R40C31C.F1 spi_0/spi_slave_0/SLICE_79
ROUTE         8     1.043     R40C31C.F1 to     R39C29A.A0 spi_0/spi_slave_0/n1661
CTOF_DEL    ---     0.234     R39C29A.A0 to     R39C29A.F0 spi_0/spi_slave_0/SLICE_110
ROUTE         2     0.200     R39C29A.F0 to     R39C29B.D0 spi_rx_data_5
CTOF_DEL    ---     0.234     R39C29B.D0 to     R39C29B.F0 SLICE_73
ROUTE         4     0.761     R39C29B.F0 to     R39C29B.B1 spi_tx_data_5
CTOF_DEL    ---     0.234     R39C29B.B1 to     R39C29B.F1 SLICE_73
ROUTE         2     0.663     R39C29B.F1 to     R41C30A.D1 spi_0/spi_slave_0/n2151
CTOF_DEL    ---     0.234     R41C30A.D1 to     R41C30A.F1 spi_0/spi_slave_0/SLICE_27
ROUTE         2     0.797     R41C30A.F1 to     R42C30D.A0 spi_0/spi_slave_0/tx_buf_5
CTOF_DEL    ---     0.234     R42C30D.A0 to     R42C30D.F0 spi_0/spi_slave_0/SLICE_29
ROUTE         2     0.613     R42C30D.F0 to     R41C30D.M0 spi_0/spi_slave_0/n11 (to top_test0_c)
                  --------
                    9.960   (25.7% logic, 74.3% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path top_clk to spi_ctrl_0/SLICE_56:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.016         M2.PAD to       M2.PADDI top_clk
ROUTE         1     1.957       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_lock_I_0_112/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_lock_I_0_112/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_lock_I_0_112/PLLInst_0
ROUTE        16     2.141  PLL_BL0.CLKOP to    R38C32A.CLK pll_clko
REG_DEL     ---     0.522    R38C32A.CLK to     R38C32A.Q0 clockDivider_0/SLICE_11
ROUTE         8     2.725     R38C32A.Q0 to    R39C30A.CLK clkDivider_clko
                  --------
                    8.361   (18.4% logic, 81.6% route), 4 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_lock_I_0_112/PLLInst_0
ROUTE        16     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB pll_clko
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path top_clk to spi_0/spi_slave_0/SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.016         M2.PAD to       M2.PADDI top_clk
ROUTE         1     1.957       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_lock_I_0_112/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_lock_I_0_112/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_lock_I_0_112/PLLInst_0
ROUTE        16     2.141  PLL_BL0.CLKOP to    R38C31A.CLK pll_clko
REG_DEL     ---     0.522    R38C31A.CLK to     R38C31A.Q0 SLICE_58
ROUTE        40     2.716     R38C31A.Q0 to    R41C30D.CLK top_test0_c
                  --------
                    8.352   (18.4% logic, 81.6% route), 4 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_lock_I_0_112/PLLInst_0
ROUTE        16     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB pll_clko
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 5.784ns (weighted slack = 11.568ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              spi_ctrl_0/spi_current_state_FSM_i9  (from clkDivider_clko +)
   Destination:    FF         Data in        spi_0/spi_slave_0/tx_buf_i0_i4_421_422_reset  (to top_test0_c -)

   Delay:               9.959ns  (25.7% logic, 74.3% route), 9 logic levels.

 Constraint Details:

      9.959ns physical path delay spi_ctrl_0/SLICE_56 to spi_0/spi_slave_0/SLICE_32 meets
     15.625ns delay constraint less
      0.009ns skew and
      0.000ns feedback compensation and
     -0.127ns M_SET requirement (totaling 15.743ns) by 5.784ns

 Physical Path Details:

      Data path spi_ctrl_0/SLICE_56 to spi_0/spi_slave_0/SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R39C30A.CLK to     R39C30A.Q0 spi_ctrl_0/SLICE_56 (from clkDivider_clko)
ROUTE         3     1.033     R39C30A.Q0 to     R39C30B.A0 spi_tx_load_en_N_280
CTOF_DEL    ---     0.234     R39C30B.A0 to     R39C30B.F0 spi_ctrl_0/SLICE_89
ROUTE         3     0.760     R39C30B.F0 to     R39C30D.A1 spi_rst_N_271
CTOOFX_DEL  ---     0.398     R39C30D.A1 to   R39C30D.OFX0 i1440/SLICE_63
ROUTE        55     1.532   R39C30D.OFX0 to     R40C31C.C1 spi_rst
CTOF_DEL    ---     0.234     R40C31C.C1 to     R40C31C.F1 spi_0/spi_slave_0/SLICE_79
ROUTE         8     1.239     R40C31C.F1 to     R42C29C.A0 spi_0/spi_slave_0/n1661
CTOF_DEL    ---     0.234     R42C29C.A0 to     R42C29C.F0 spi_0/spi_slave_0/SLICE_113
ROUTE         2     0.389     R42C29C.F0 to     R42C29D.C0 spi_rx_data_3
CTOF_DEL    ---     0.234     R42C29D.C0 to     R42C29D.F0 SLICE_71
ROUTE         4     0.394     R42C29D.F0 to     R42C29D.C1 spi_tx_data_3
CTOF_DEL    ---     0.234     R42C29D.C1 to     R42C29D.F1 SLICE_71
ROUTE         2     0.797     R42C29D.F1 to     R42C30B.A1 spi_0/spi_slave_0/n2169
CTOF_DEL    ---     0.234     R42C30B.A1 to     R42C30B.F1 spi_0/spi_slave_0/SLICE_31
ROUTE         2     0.569     R42C30B.F1 to     R42C30B.B0 spi_0/spi_slave_0/tx_buf_3
CTOF_DEL    ---     0.234     R42C30B.B0 to     R42C30B.F0 spi_0/spi_slave_0/SLICE_31
ROUTE         2     0.688     R42C30B.F0 to     R42C31B.M0 spi_0/spi_slave_0/n12 (to top_test0_c)
                  --------
                    9.959   (25.7% logic, 74.3% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path top_clk to spi_ctrl_0/SLICE_56:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.016         M2.PAD to       M2.PADDI top_clk
ROUTE         1     1.957       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_lock_I_0_112/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_lock_I_0_112/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_lock_I_0_112/PLLInst_0
ROUTE        16     2.141  PLL_BL0.CLKOP to    R38C32A.CLK pll_clko
REG_DEL     ---     0.522    R38C32A.CLK to     R38C32A.Q0 clockDivider_0/SLICE_11
ROUTE         8     2.725     R38C32A.Q0 to    R39C30A.CLK clkDivider_clko
                  --------
                    8.361   (18.4% logic, 81.6% route), 4 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_lock_I_0_112/PLLInst_0
ROUTE        16     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB pll_clko
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path top_clk to spi_0/spi_slave_0/SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.016         M2.PAD to       M2.PADDI top_clk
ROUTE         1     1.957       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_lock_I_0_112/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_lock_I_0_112/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_lock_I_0_112/PLLInst_0
ROUTE        16     2.141  PLL_BL0.CLKOP to    R38C31A.CLK pll_clko
REG_DEL     ---     0.522    R38C31A.CLK to     R38C31A.Q0 SLICE_58
ROUTE        40     2.716     R38C31A.Q0 to    R42C31B.CLK top_test0_c
                  --------
                    8.352   (18.4% logic, 81.6% route), 4 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_lock_I_0_112/PLLInst_0
ROUTE        16     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB pll_clko
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 5.837ns (weighted slack = 11.674ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              spi_ctrl_0/spi_current_state_FSM_i8  (from clkDivider_clko +)
   Destination:    FF         Data in        spi_0/spi_slave_0/tx_buf_i0_i7_409_410_reset  (to top_test0_c -)

   Delay:               9.906ns  (25.8% logic, 74.2% route), 9 logic levels.

 Constraint Details:

      9.906ns physical path delay spi_ctrl_0/SLICE_13 to spi_0/spi_slave_0/SLICE_81 meets
     15.625ns delay constraint less
      0.009ns skew and
      0.000ns feedback compensation and
     -0.127ns M_SET requirement (totaling 15.743ns) by 5.837ns

 Physical Path Details:

      Data path spi_ctrl_0/SLICE_13 to spi_0/spi_slave_0/SLICE_81:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.519    R39C32D.CLK to     R39C32D.Q1 spi_ctrl_0/SLICE_13 (from clkDivider_clko)
ROUTE         4     0.978     R39C32D.Q1 to     R39C30B.D0 n478
CTOF_DEL    ---     0.234     R39C30B.D0 to     R39C30B.F0 spi_ctrl_0/SLICE_89
ROUTE         3     0.760     R39C30B.F0 to     R39C30D.A1 spi_rst_N_271
CTOOFX_DEL  ---     0.398     R39C30D.A1 to   R39C30D.OFX0 i1440/SLICE_63
ROUTE        55     1.532   R39C30D.OFX0 to     R40C31C.C1 spi_rst
CTOF_DEL    ---     0.234     R40C31C.C1 to     R40C31C.F1 spi_0/spi_slave_0/SLICE_79
ROUTE         8     0.601     R40C31C.F1 to     R40C31C.A0 spi_0/spi_slave_0/n1661
CTOF_DEL    ---     0.234     R40C31C.A0 to     R40C31C.F0 spi_0/spi_slave_0/SLICE_79
ROUTE         2     0.685     R40C31C.F0 to     R40C32D.C0 spi_rx_data_6
CTOF_DEL    ---     0.234     R40C32D.C0 to     R40C32D.F0 SLICE_74
ROUTE         4     0.997     R40C32D.F0 to     R41C32D.A0 spi_tx_data_6
CTOF_DEL    ---     0.234     R41C32D.A0 to     R41C32D.F0 spi_0/spi_slave_0/SLICE_78
ROUTE         2     0.389     R41C32D.F0 to     R41C32D.C1 spi_0/spi_slave_0/n2124
CTOF_DEL    ---     0.234     R41C32D.C1 to     R41C32D.F1 spi_0/spi_slave_0/SLICE_78
ROUTE         2     1.019     R41C32D.F1 to     R43C33A.A0 spi_0/spi_slave_0/tx_buf_6
CTOF_DEL    ---     0.234     R43C33A.A0 to     R43C33A.F0 spi_0/spi_slave_0/SLICE_25
ROUTE         2     0.390     R43C33A.F0 to     R43C33B.M0 spi_0/spi_slave_0/n9 (to top_test0_c)
                  --------
                    9.906   (25.8% logic, 74.2% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path top_clk to spi_ctrl_0/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.016         M2.PAD to       M2.PADDI top_clk
ROUTE         1     1.957       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_lock_I_0_112/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_lock_I_0_112/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_lock_I_0_112/PLLInst_0
ROUTE        16     2.141  PLL_BL0.CLKOP to    R38C32A.CLK pll_clko
REG_DEL     ---     0.522    R38C32A.CLK to     R38C32A.Q0 clockDivider_0/SLICE_11
ROUTE         8     2.725     R38C32A.Q0 to    R39C32D.CLK clkDivider_clko
                  --------
                    8.361   (18.4% logic, 81.6% route), 4 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_lock_I_0_112/PLLInst_0
ROUTE        16     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB pll_clko
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path top_clk to spi_0/spi_slave_0/SLICE_81:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.016         M2.PAD to       M2.PADDI top_clk
ROUTE         1     1.957       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_lock_I_0_112/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_lock_I_0_112/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_lock_I_0_112/PLLInst_0
ROUTE        16     2.141  PLL_BL0.CLKOP to    R38C31A.CLK pll_clko
REG_DEL     ---     0.522    R38C31A.CLK to     R38C31A.Q0 SLICE_58
ROUTE        40     2.716     R38C31A.Q0 to    R43C33B.CLK top_test0_c
                  --------
                    8.352   (18.4% logic, 81.6% route), 4 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_lock_I_0_112/PLLInst_0
ROUTE        16     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB pll_clko
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.

Report:   20.112ns is the minimum period for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "pll_clko" 64.000000 MHz  |             |             |
;                                       |   64.000 MHz|  217.486 MHz|   4  
                                        |             |             |
FREQUENCY NET "pll_lock_I_0_112/CLKIt"  |             |             |
32.000000 MHz ;                         |            -|            -|   0  
                                        |             |             |
PERIOD PORT "top_clk" 31.250000 ns ;    |    31.250 ns|    20.112 ns|   9  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 4 clocks:

Clock Domain: pll_lock_I_0_112/CLKIt   Source: pll_lock_I_0_112/PLLRefcs_0.PLLCSOUT   Loads: 1
   No transfer within this clock domain is found

Clock Domain: clkDivider_clko   Source: clockDivider_0/SLICE_11.Q0   Loads: 8
   Covered under: PERIOD PORT "top_clk" 31.250000 ns ;

   Data transfers from:
   Clock Domain: top_test0_c   Source: SLICE_58.Q0
      Covered under: PERIOD PORT "top_clk" 31.250000 ns ;   Transfers: 1

   Clock Domain: pll_clko   Source: pll_lock_I_0_112/PLLInst_0.CLKOP
      Covered under: PERIOD PORT "top_clk" 31.250000 ns ;   Transfers: 9

Clock Domain: top_test0_c   Source: SLICE_58.Q0   Loads: 40
   Covered under: PERIOD PORT "top_clk" 31.250000 ns ;

   Data transfers from:
   Clock Domain: clkDivider_clko   Source: clockDivider_0/SLICE_11.Q0
      Covered under: PERIOD PORT "top_clk" 31.250000 ns ;   Transfers: 16

   Clock Domain: pll_clko   Source: pll_lock_I_0_112/PLLInst_0.CLKOP
      Covered under: PERIOD PORT "top_clk" 31.250000 ns ;   Transfers: 19

Clock Domain: pll_clko   Source: pll_lock_I_0_112/PLLInst_0.CLKOP   Loads: 16
   Covered under: FREQUENCY NET "pll_clko" 64.000000 MHz ;

   Data transfers from:
   Clock Domain: top_test0_c   Source: SLICE_58.Q0
      Covered under: FREQUENCY NET "pll_clko" 64.000000 MHz ;   Transfers: 2


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 10025 paths, 5 nets, and 631 connections (92.25% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.10.3.144
Wed May 15 14:08:18 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o ble_tx_impl1.twr -gui -msgset C:/work/tinysdr_fpga_ble_tx/promote.xml ble_tx_impl1.ncd ble_tx_impl1.prf 
Design file:     ble_tx_impl1.ncd
Preference file: ble_tx_impl1.prf
Device,speed:    LFE5U-25F,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

33 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "pll_clko" 64.000000 MHz ;
            123 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clockDivider_0/clkOut_28  (from pll_clko +)
   Destination:    FF         Data in        clockDivider_0/clkOut_28  (to pll_clko +)

   Delay:               0.293ns  (80.9% logic, 19.1% route), 2 logic levels.

 Constraint Details:

      0.293ns physical path delay clockDivider_0/SLICE_11 to clockDivider_0/SLICE_11 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path clockDivider_0/SLICE_11 to clockDivider_0/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R38C32A.CLK to     R38C32A.Q0 clockDivider_0/SLICE_11 (from pll_clko)
ROUTE         8     0.056     R38C32A.Q0 to     R38C32A.D0 clkDivider_clko
CTOF_DEL    ---     0.075     R38C32A.D0 to     R38C32A.F0 clockDivider_0/SLICE_11
ROUTE         1     0.000     R38C32A.F0 to    R38C32A.DI0 clockDivider_0/clkOut_N_169 (to pll_clko)
                  --------
                    0.293   (80.9% logic, 19.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_lock_I_0_112/PLLInst_0 to clockDivider_0/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.633  PLL_BL0.CLKOP to    R38C32A.CLK pll_clko
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_lock_I_0_112/PLLInst_0 to clockDivider_0/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.633  PLL_BL0.CLKOP to    R38C32A.CLK pll_clko
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.270ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clockDivider_0/lockCounter_244__i6  (from pll_clko +)
   Destination:    FF         Data in        clockDivider_0/lockCounter_244__i6  (to pll_clko +)

   Delay:               0.388ns  (60.8% logic, 39.2% route), 2 logic levels.

 Constraint Details:

      0.388ns physical path delay clockDivider_0/SLICE_0 to clockDivider_0/SLICE_0 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.270ns

 Physical Path Details:

      Data path clockDivider_0/SLICE_0 to clockDivider_0/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161    R39C25D.CLK to     R39C25D.Q1 clockDivider_0/SLICE_0 (from pll_clko)
ROUTE         2     0.152     R39C25D.Q1 to     R39C25D.A1 clockDivider_0/lockCounter_6
CTOF_DEL    ---     0.075     R39C25D.A1 to     R39C25D.F1 clockDivider_0/SLICE_0
ROUTE         1     0.000     R39C25D.F1 to    R39C25D.DI1 clockDivider_0/n39_adj_410 (to pll_clko)
                  --------
                    0.388   (60.8% logic, 39.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_lock_I_0_112/PLLInst_0 to clockDivider_0/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.633  PLL_BL0.CLKOP to    R39C25D.CLK pll_clko
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_lock_I_0_112/PLLInst_0 to clockDivider_0/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.633  PLL_BL0.CLKOP to    R39C25D.CLK pll_clko
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.270ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clockDivider_0/counter_243__i6  (from pll_clko +)
   Destination:    FF         Data in        clockDivider_0/counter_243__i6  (to pll_clko +)

   Delay:               0.388ns  (60.8% logic, 39.2% route), 2 logic levels.

 Constraint Details:

      0.388ns physical path delay clockDivider_0/SLICE_1 to clockDivider_0/SLICE_1 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.270ns

 Physical Path Details:

      Data path clockDivider_0/SLICE_1 to clockDivider_0/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161    R38C29D.CLK to     R38C29D.Q1 clockDivider_0/SLICE_1 (from pll_clko)
ROUTE         2     0.152     R38C29D.Q1 to     R38C29D.A1 clockDivider_0/counter_6
CTOF_DEL    ---     0.075     R38C29D.A1 to     R38C29D.F1 clockDivider_0/SLICE_1
ROUTE         1     0.000     R38C29D.F1 to    R38C29D.DI1 clockDivider_0/n39 (to pll_clko)
                  --------
                    0.388   (60.8% logic, 39.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_lock_I_0_112/PLLInst_0 to clockDivider_0/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.633  PLL_BL0.CLKOP to    R38C29D.CLK pll_clko
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_lock_I_0_112/PLLInst_0 to clockDivider_0/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.633  PLL_BL0.CLKOP to    R38C29D.CLK pll_clko
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.270ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clockDivider_0/lockCounter_244__i4  (from pll_clko +)
   Destination:    FF         Data in        clockDivider_0/lockCounter_244__i4  (to pll_clko +)

   Delay:               0.388ns  (60.8% logic, 39.2% route), 2 logic levels.

 Constraint Details:

      0.388ns physical path delay clockDivider_0/SLICE_3 to clockDivider_0/SLICE_3 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.270ns

 Physical Path Details:

      Data path clockDivider_0/SLICE_3 to clockDivider_0/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161    R39C25C.CLK to     R39C25C.Q1 clockDivider_0/SLICE_3 (from pll_clko)
ROUTE         2     0.152     R39C25C.Q1 to     R39C25C.A1 clockDivider_0/lockCounter_4
CTOF_DEL    ---     0.075     R39C25C.A1 to     R39C25C.F1 clockDivider_0/SLICE_3
ROUTE         1     0.000     R39C25C.F1 to    R39C25C.DI1 clockDivider_0/n41_adj_412 (to pll_clko)
                  --------
                    0.388   (60.8% logic, 39.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_lock_I_0_112/PLLInst_0 to clockDivider_0/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.633  PLL_BL0.CLKOP to    R39C25C.CLK pll_clko
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_lock_I_0_112/PLLInst_0 to clockDivider_0/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.633  PLL_BL0.CLKOP to    R39C25C.CLK pll_clko
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.270ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clockDivider_0/counter_243__i4  (from pll_clko +)
   Destination:    FF         Data in        clockDivider_0/counter_243__i4  (to pll_clko +)

   Delay:               0.388ns  (60.8% logic, 39.2% route), 2 logic levels.

 Constraint Details:

      0.388ns physical path delay clockDivider_0/SLICE_6 to clockDivider_0/SLICE_6 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.270ns

 Physical Path Details:

      Data path clockDivider_0/SLICE_6 to clockDivider_0/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161    R38C29C.CLK to     R38C29C.Q1 clockDivider_0/SLICE_6 (from pll_clko)
ROUTE         2     0.152     R38C29C.Q1 to     R38C29C.A1 clockDivider_0/counter_4
CTOF_DEL    ---     0.075     R38C29C.A1 to     R38C29C.F1 clockDivider_0/SLICE_6
ROUTE         1     0.000     R38C29C.F1 to    R38C29C.DI1 clockDivider_0/n41 (to pll_clko)
                  --------
                    0.388   (60.8% logic, 39.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_lock_I_0_112/PLLInst_0 to clockDivider_0/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.633  PLL_BL0.CLKOP to    R38C29C.CLK pll_clko
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_lock_I_0_112/PLLInst_0 to clockDivider_0/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.633  PLL_BL0.CLKOP to    R38C29C.CLK pll_clko
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.276ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clockDivider_0/lockCounter_244__i0  (from pll_clko +)
   Destination:    FF         Data in        clockDivider_0/lockCounter_244__i0  (to pll_clko +)

   Delay:               0.394ns  (59.9% logic, 40.1% route), 2 logic levels.

 Constraint Details:

      0.394ns physical path delay clockDivider_0/SLICE_4 to clockDivider_0/SLICE_4 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.276ns

 Physical Path Details:

      Data path clockDivider_0/SLICE_4 to clockDivider_0/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161    R39C25A.CLK to     R39C25A.Q1 clockDivider_0/SLICE_4 (from pll_clko)
ROUTE         2     0.158     R39C25A.Q1 to     R39C25A.B1 clockDivider_0/lockCounter_0
CTOF_DEL    ---     0.075     R39C25A.B1 to     R39C25A.F1 clockDivider_0/SLICE_4
ROUTE         1     0.000     R39C25A.F1 to    R39C25A.DI1 clockDivider_0/n45 (to pll_clko)
                  --------
                    0.394   (59.9% logic, 40.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_lock_I_0_112/PLLInst_0 to clockDivider_0/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.633  PLL_BL0.CLKOP to    R39C25A.CLK pll_clko
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_lock_I_0_112/PLLInst_0 to clockDivider_0/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.633  PLL_BL0.CLKOP to    R39C25A.CLK pll_clko
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.276ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clockDivider_0/lockCounter_244__i2  (from pll_clko +)
   Destination:    FF         Data in        clockDivider_0/lockCounter_244__i2  (to pll_clko +)

   Delay:               0.394ns  (59.9% logic, 40.1% route), 2 logic levels.

 Constraint Details:

      0.394ns physical path delay clockDivider_0/SLICE_5 to clockDivider_0/SLICE_5 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.276ns

 Physical Path Details:

      Data path clockDivider_0/SLICE_5 to clockDivider_0/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161    R39C25B.CLK to     R39C25B.Q1 clockDivider_0/SLICE_5 (from pll_clko)
ROUTE         2     0.158     R39C25B.Q1 to     R39C25B.B1 clockDivider_0/lockCounter_2
CTOF_DEL    ---     0.075     R39C25B.B1 to     R39C25B.F1 clockDivider_0/SLICE_5
ROUTE         1     0.000     R39C25B.F1 to    R39C25B.DI1 clockDivider_0/n43_adj_414 (to pll_clko)
                  --------
                    0.394   (59.9% logic, 40.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_lock_I_0_112/PLLInst_0 to clockDivider_0/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.633  PLL_BL0.CLKOP to    R39C25B.CLK pll_clko
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_lock_I_0_112/PLLInst_0 to clockDivider_0/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.633  PLL_BL0.CLKOP to    R39C25B.CLK pll_clko
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.276ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clockDivider_0/counter_243__i0  (from pll_clko +)
   Destination:    FF         Data in        clockDivider_0/counter_243__i0  (to pll_clko +)

   Delay:               0.394ns  (59.9% logic, 40.1% route), 2 logic levels.

 Constraint Details:

      0.394ns physical path delay clockDivider_0/SLICE_2 to clockDivider_0/SLICE_2 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.276ns

 Physical Path Details:

      Data path clockDivider_0/SLICE_2 to clockDivider_0/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161    R38C29A.CLK to     R38C29A.Q1 clockDivider_0/SLICE_2 (from pll_clko)
ROUTE         2     0.158     R38C29A.Q1 to     R38C29A.B1 clockDivider_0/counter_0
CTOF_DEL    ---     0.075     R38C29A.B1 to     R38C29A.F1 clockDivider_0/SLICE_2
ROUTE         1     0.000     R38C29A.F1 to    R38C29A.DI1 clockDivider_0/n45_adj_416 (to pll_clko)
                  --------
                    0.394   (59.9% logic, 40.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_lock_I_0_112/PLLInst_0 to clockDivider_0/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.633  PLL_BL0.CLKOP to    R38C29A.CLK pll_clko
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_lock_I_0_112/PLLInst_0 to clockDivider_0/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.633  PLL_BL0.CLKOP to    R38C29A.CLK pll_clko
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.276ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clockDivider_0/counter_243__i2  (from pll_clko +)
   Destination:    FF         Data in        clockDivider_0/counter_243__i2  (to pll_clko +)

   Delay:               0.394ns  (59.9% logic, 40.1% route), 2 logic levels.

 Constraint Details:

      0.394ns physical path delay clockDivider_0/SLICE_7 to clockDivider_0/SLICE_7 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.276ns

 Physical Path Details:

      Data path clockDivider_0/SLICE_7 to clockDivider_0/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161    R38C29B.CLK to     R38C29B.Q1 clockDivider_0/SLICE_7 (from pll_clko)
ROUTE         2     0.158     R38C29B.Q1 to     R38C29B.B1 clockDivider_0/counter_2
CTOF_DEL    ---     0.075     R38C29B.B1 to     R38C29B.F1 clockDivider_0/SLICE_7
ROUTE         1     0.000     R38C29B.F1 to    R38C29B.DI1 clockDivider_0/n43 (to pll_clko)
                  --------
                    0.394   (59.9% logic, 40.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_lock_I_0_112/PLLInst_0 to clockDivider_0/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.633  PLL_BL0.CLKOP to    R38C29B.CLK pll_clko
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_lock_I_0_112/PLLInst_0 to clockDivider_0/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.633  PLL_BL0.CLKOP to    R38C29B.CLK pll_clko
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.341ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clockDivider_0/lockCounter_244__i1  (from pll_clko +)
   Destination:    FF         Data in        clockDivider_0/lockCounter_244__i1  (to pll_clko +)

   Delay:               0.459ns  (51.6% logic, 48.4% route), 2 logic levels.

 Constraint Details:

      0.459ns physical path delay clockDivider_0/SLICE_5 to clockDivider_0/SLICE_5 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.341ns

 Physical Path Details:

      Data path clockDivider_0/SLICE_5 to clockDivider_0/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R39C25B.CLK to     R39C25B.Q0 clockDivider_0/SLICE_5 (from pll_clko)
ROUTE         2     0.222     R39C25B.Q0 to     R39C25B.B0 clockDivider_0/lockCounter_1
CTOF_DEL    ---     0.075     R39C25B.B0 to     R39C25B.F0 clockDivider_0/SLICE_5
ROUTE         1     0.000     R39C25B.F0 to    R39C25B.DI0 clockDivider_0/n44_adj_415 (to pll_clko)
                  --------
                    0.459   (51.6% logic, 48.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_lock_I_0_112/PLLInst_0 to clockDivider_0/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.633  PLL_BL0.CLKOP to    R39C25B.CLK pll_clko
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_lock_I_0_112/PLLInst_0 to clockDivider_0/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.633  PLL_BL0.CLKOP to    R39C25B.CLK pll_clko
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: FREQUENCY NET "pll_lock_I_0_112/CLKIt" 32.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: PERIOD PORT "top_clk" 31.250000 ns ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.028ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              spi_cs_97  (from pll_clko +)
   Destination:    FF         Data in        spi_0/spi_slave_0/miso_268  (to top_test0_c -)

   Delay:               1.196ns  (34.2% logic, 65.8% route), 4 logic levels.

 Constraint Details:

      1.196ns physical path delay SLICE_69 to spi_0/spi_slave_0/SLICE_12 meets
      0.117ns DIN_HLD and
      0.000ns delay constraint less
     -1.051ns skew less
      0.000ns feedback compensation requirement (totaling 1.168ns) by 0.028ns

 Physical Path Details:

      Data path SLICE_69 to spi_0/spi_slave_0/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R40C30B.CLK to     R40C30B.Q0 SLICE_69 (from pll_clko)
ROUTE        31     0.488     R40C30B.Q0 to     R42C34B.C1 spi_next_state_3_N_261_3
CTOF_DEL    ---     0.075     R42C34B.C1 to     R42C34B.F1 SLICE_84
ROUTE         1     0.156     R42C34B.F1 to     R42C34B.B0 n1425
CTOF_DEL    ---     0.075     R42C34B.B0 to     R42C34B.F0 SLICE_84
ROUTE         1     0.143     R42C34B.F0 to     R42C35D.C0 n1391
CTOOFX_DEL  ---     0.097     R42C35D.C0 to   R42C35D.OFX0 spi_0/spi_slave_0/SLICE_12
ROUTE         1     0.000   R42C35D.OFX0 to    R42C35D.DI0 spi_0/spi_slave_0/miso_N_401 (to top_test0_c)
                  --------
                    1.196   (34.2% logic, 65.8% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path top_clk to SLICE_69:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.610         M2.PAD to       M2.PADDI top_clk
ROUTE         1     0.825       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_lock_I_0_112/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_lock_I_0_112/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_lock_I_0_112/PLLInst_0
ROUTE        16     0.633  PLL_BL0.CLKOP to    R40C30B.CLK pll_clko
                  --------
                    2.068   (29.5% logic, 70.5% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_lock_I_0_112/PLLInst_0
ROUTE        16     0.676  PLL_BL0.CLKOP to  PLL_BL0.CLKFB pll_clko
                  --------
                    0.676   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path top_clk to spi_0/spi_slave_0/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.610         M2.PAD to       M2.PADDI top_clk
ROUTE         1     0.825       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_lock_I_0_112/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_lock_I_0_112/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_lock_I_0_112/PLLInst_0
ROUTE        16     0.633  PLL_BL0.CLKOP to    R38C31A.CLK pll_clko
REG_DEL     ---     0.192    R38C31A.CLK to     R38C31A.Q0 SLICE_58
ROUTE        40     0.859     R38C31A.Q0 to    R42C35D.CLK top_test0_c
                  --------
                    3.119   (25.7% logic, 74.3% route), 4 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_lock_I_0_112/PLLInst_0
ROUTE        16     0.676  PLL_BL0.CLKOP to  PLL_BL0.CLKFB pll_clko
                  --------
                    0.676   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 0.029ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              spi_cs_97  (from pll_clko +)
   Destination:    FF         Data in        spi_0/spi_slave_0/rrdy_232  (to top_test0_c +)

   Delay:               0.842ns  (28.1% logic, 71.9% route), 2 logic levels.

 Constraint Details:

      0.842ns physical path delay SLICE_69 to spi_0/spi_slave_0/SLICE_41 meets
     -0.238ns LSRREC_HLD and
      0.000ns delay constraint less
     -1.051ns skew less
      0.000ns feedback compensation requirement (totaling 0.813ns) by 0.029ns

 Physical Path Details:

      Data path SLICE_69 to spi_0/spi_slave_0/SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R40C30B.CLK to     R40C30B.Q0 SLICE_69 (from pll_clko)
ROUTE        31     0.482     R40C30B.Q0 to     R40C34D.C0 spi_next_state_3_N_261_3
CTOF_DEL    ---     0.075     R40C34D.C0 to     R40C34D.F0 spi_ctrl_0/SLICE_123
ROUTE         1     0.123     R40C34D.F0 to    R40C34B.LSR rrdy_N_394 (to top_test0_c)
                  --------
                    0.842   (28.1% logic, 71.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path top_clk to SLICE_69:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.610         M2.PAD to       M2.PADDI top_clk
ROUTE         1     0.825       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_lock_I_0_112/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_lock_I_0_112/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_lock_I_0_112/PLLInst_0
ROUTE        16     0.633  PLL_BL0.CLKOP to    R40C30B.CLK pll_clko
                  --------
                    2.068   (29.5% logic, 70.5% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_lock_I_0_112/PLLInst_0
ROUTE        16     0.676  PLL_BL0.CLKOP to  PLL_BL0.CLKFB pll_clko
                  --------
                    0.676   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path top_clk to spi_0/spi_slave_0/SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.610         M2.PAD to       M2.PADDI top_clk
ROUTE         1     0.825       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_lock_I_0_112/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_lock_I_0_112/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_lock_I_0_112/PLLInst_0
ROUTE        16     0.633  PLL_BL0.CLKOP to    R38C31A.CLK pll_clko
REG_DEL     ---     0.192    R38C31A.CLK to     R38C31A.Q0 SLICE_58
ROUTE        40     0.859     R38C31A.Q0 to    R40C34B.CLK top_test0_c
                  --------
                    3.119   (25.7% logic, 74.3% route), 4 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_lock_I_0_112/PLLInst_0
ROUTE        16     0.676  PLL_BL0.CLKOP to  PLL_BL0.CLKFB pll_clko
                  --------
                    0.676   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 0.052ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              spi_cs_97  (from pll_clko +)
   Destination:    FF         Data in        spi_0/spi_slave_0/tx_buf_i0_i3_425_426_set  (to top_test0_c -)

   Delay:               0.855ns  (27.7% logic, 72.3% route), 2 logic levels.

 Constraint Details:

      0.855ns physical path delay SLICE_69 to spi_0/spi_slave_0/SLICE_33 meets
     -0.248ns LSRREC_HLD and
      0.000ns delay constraint less
     -1.051ns skew less
      0.000ns feedback compensation requirement (totaling 0.803ns) by 0.052ns

 Physical Path Details:

      Data path SLICE_69 to spi_0/spi_slave_0/SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R40C30B.CLK to     R40C30B.Q0 SLICE_69 (from pll_clko)
ROUTE        31     0.495     R40C30B.Q0 to     R43C30B.D0 spi_next_state_3_N_261_3
CTOF_DEL    ---     0.075     R43C30B.D0 to     R43C30B.F0 spi_0/spi_slave_0/SLICE_93
ROUTE         1     0.123     R43C30B.F0 to    R43C30A.LSR spi_0/spi_slave_0/n1932 (to top_test0_c)
                  --------
                    0.855   (27.7% logic, 72.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path top_clk to SLICE_69:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.610         M2.PAD to       M2.PADDI top_clk
ROUTE         1     0.825       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_lock_I_0_112/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_lock_I_0_112/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_lock_I_0_112/PLLInst_0
ROUTE        16     0.633  PLL_BL0.CLKOP to    R40C30B.CLK pll_clko
                  --------
                    2.068   (29.5% logic, 70.5% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_lock_I_0_112/PLLInst_0
ROUTE        16     0.676  PLL_BL0.CLKOP to  PLL_BL0.CLKFB pll_clko
                  --------
                    0.676   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path top_clk to spi_0/spi_slave_0/SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.610         M2.PAD to       M2.PADDI top_clk
ROUTE         1     0.825       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_lock_I_0_112/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_lock_I_0_112/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_lock_I_0_112/PLLInst_0
ROUTE        16     0.633  PLL_BL0.CLKOP to    R38C31A.CLK pll_clko
REG_DEL     ---     0.192    R38C31A.CLK to     R38C31A.Q0 SLICE_58
ROUTE        40     0.859     R38C31A.Q0 to    R43C30A.CLK top_test0_c
                  --------
                    3.119   (25.7% logic, 74.3% route), 4 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_lock_I_0_112/PLLInst_0
ROUTE        16     0.676  PLL_BL0.CLKOP to  PLL_BL0.CLKFB pll_clko
                  --------
                    0.676   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 0.052ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              spi_cs_97  (from pll_clko +)
   Destination:    FF         Data in        spi_0/spi_slave_0/tx_buf_i0_i3_425_426_reset  (to top_test0_c -)

   Delay:               0.855ns  (27.7% logic, 72.3% route), 2 logic levels.

 Constraint Details:

      0.855ns physical path delay SLICE_69 to spi_0/spi_slave_0/SLICE_34 meets
     -0.248ns LSRREC_HLD and
      0.000ns delay constraint less
     -1.051ns skew less
      0.000ns feedback compensation requirement (totaling 0.803ns) by 0.052ns

 Physical Path Details:

      Data path SLICE_69 to spi_0/spi_slave_0/SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R40C30B.CLK to     R40C30B.Q0 SLICE_69 (from pll_clko)
ROUTE        31     0.495     R40C30B.Q0 to     R43C30B.D1 spi_next_state_3_N_261_3
CTOF_DEL    ---     0.075     R43C30B.D1 to     R43C30B.F1 spi_0/spi_slave_0/SLICE_93
ROUTE         1     0.123     R43C30B.F1 to    R43C30D.LSR spi_0/spi_slave_0/n1933 (to top_test0_c)
                  --------
                    0.855   (27.7% logic, 72.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path top_clk to SLICE_69:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.610         M2.PAD to       M2.PADDI top_clk
ROUTE         1     0.825       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_lock_I_0_112/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_lock_I_0_112/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_lock_I_0_112/PLLInst_0
ROUTE        16     0.633  PLL_BL0.CLKOP to    R40C30B.CLK pll_clko
                  --------
                    2.068   (29.5% logic, 70.5% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_lock_I_0_112/PLLInst_0
ROUTE        16     0.676  PLL_BL0.CLKOP to  PLL_BL0.CLKFB pll_clko
                  --------
                    0.676   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path top_clk to spi_0/spi_slave_0/SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.610         M2.PAD to       M2.PADDI top_clk
ROUTE         1     0.825       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_lock_I_0_112/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_lock_I_0_112/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_lock_I_0_112/PLLInst_0
ROUTE        16     0.633  PLL_BL0.CLKOP to    R38C31A.CLK pll_clko
REG_DEL     ---     0.192    R38C31A.CLK to     R38C31A.Q0 SLICE_58
ROUTE        40     0.859     R38C31A.Q0 to    R43C30D.CLK top_test0_c
                  --------
                    3.119   (25.7% logic, 74.3% route), 4 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_lock_I_0_112/PLLInst_0
ROUTE        16     0.676  PLL_BL0.CLKOP to  PLL_BL0.CLKFB pll_clko
                  --------
                    0.676   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 0.143ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              spi_cs_97  (from pll_clko +)
   Destination:    FF         Data in        spi_0/spi_slave_0/tx_buf_i0_i7_409_410_reset  (to top_test0_c -)

   Delay:               0.946ns  (25.1% logic, 74.9% route), 2 logic levels.

 Constraint Details:

      0.946ns physical path delay SLICE_69 to spi_0/spi_slave_0/SLICE_81 meets
     -0.248ns LSRREC_HLD and
      0.000ns delay constraint less
     -1.051ns skew less
      0.000ns feedback compensation requirement (totaling 0.803ns) by 0.143ns

 Physical Path Details:

      Data path SLICE_69 to spi_0/spi_slave_0/SLICE_81:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R40C30B.CLK to     R40C30B.Q0 SLICE_69 (from pll_clko)
ROUTE        31     0.573     R40C30B.Q0 to     R43C32C.B1 spi_next_state_3_N_261_3
CTOF_DEL    ---     0.075     R43C32C.B1 to     R43C32C.F1 spi_0/spi_slave_0/SLICE_90
ROUTE         1     0.136     R43C32C.F1 to    R43C33B.LSR spi_0/spi_slave_0/n1927 (to top_test0_c)
                  --------
                    0.946   (25.1% logic, 74.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path top_clk to SLICE_69:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.610         M2.PAD to       M2.PADDI top_clk
ROUTE         1     0.825       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_lock_I_0_112/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_lock_I_0_112/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_lock_I_0_112/PLLInst_0
ROUTE        16     0.633  PLL_BL0.CLKOP to    R40C30B.CLK pll_clko
                  --------
                    2.068   (29.5% logic, 70.5% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_lock_I_0_112/PLLInst_0
ROUTE        16     0.676  PLL_BL0.CLKOP to  PLL_BL0.CLKFB pll_clko
                  --------
                    0.676   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path top_clk to spi_0/spi_slave_0/SLICE_81:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.610         M2.PAD to       M2.PADDI top_clk
ROUTE         1     0.825       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_lock_I_0_112/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_lock_I_0_112/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_lock_I_0_112/PLLInst_0
ROUTE        16     0.633  PLL_BL0.CLKOP to    R38C31A.CLK pll_clko
REG_DEL     ---     0.192    R38C31A.CLK to     R38C31A.Q0 SLICE_58
ROUTE        40     0.859     R38C31A.Q0 to    R43C33B.CLK top_test0_c
                  --------
                    3.119   (25.7% logic, 74.3% route), 4 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_lock_I_0_112/PLLInst_0
ROUTE        16     0.676  PLL_BL0.CLKOP to  PLL_BL0.CLKFB pll_clko
                  --------
                    0.676   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 0.147ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              spi_cs_97  (from pll_clko +)
   Destination:    FF         Data in        spi_ctrl_0/spi_current_state_FSM_i11  (to clkDivider_clko +)

   Delay:               1.320ns  (18.0% logic, 82.0% route), 2 logic levels.

 Constraint Details:

      1.320ns physical path delay SLICE_69 to spi_ctrl_0/SLICE_13 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
     -1.055ns skew less
      0.000ns feedback compensation requirement (totaling 1.173ns) by 0.147ns

 Physical Path Details:

      Data path SLICE_69 to spi_ctrl_0/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R40C30B.CLK to     R40C30B.Q0 SLICE_69 (from pll_clko)
ROUTE        31     1.083     R40C30B.Q0 to     R39C32D.D0 spi_next_state_3_N_261_3
CTOF_DEL    ---     0.075     R39C32D.D0 to     R39C32D.F0 spi_ctrl_0/SLICE_13
ROUTE         1     0.000     R39C32D.F0 to    R39C32D.DI0 spi_ctrl_0/n682 (to clkDivider_clko)
                  --------
                    1.320   (18.0% logic, 82.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path top_clk to SLICE_69:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.610         M2.PAD to       M2.PADDI top_clk
ROUTE         1     0.825       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_lock_I_0_112/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_lock_I_0_112/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_lock_I_0_112/PLLInst_0
ROUTE        16     0.633  PLL_BL0.CLKOP to    R40C30B.CLK pll_clko
                  --------
                    2.068   (29.5% logic, 70.5% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_lock_I_0_112/PLLInst_0
ROUTE        16     0.676  PLL_BL0.CLKOP to  PLL_BL0.CLKFB pll_clko
                  --------
                    0.676   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path top_clk to spi_ctrl_0/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.610         M2.PAD to       M2.PADDI top_clk
ROUTE         1     0.825       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_lock_I_0_112/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_lock_I_0_112/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_lock_I_0_112/PLLInst_0
ROUTE        16     0.633  PLL_BL0.CLKOP to    R38C32A.CLK pll_clko
REG_DEL     ---     0.192    R38C32A.CLK to     R38C32A.Q0 clockDivider_0/SLICE_11
ROUTE         8     0.863     R38C32A.Q0 to    R39C32D.CLK clkDivider_clko
                  --------
                    3.123   (25.7% logic, 74.3% route), 4 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_lock_I_0_112/PLLInst_0
ROUTE        16     0.676  PLL_BL0.CLKOP to  PLL_BL0.CLKFB pll_clko
                  --------
                    0.676   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              spi_ctrl_0/spi_current_state_FSM_i10  (from clkDivider_clko +)
   Destination:    FF         Data in        spi_ctrl_0/spi_current_state_FSM_i5  (to clkDivider_clko +)

   Delay:               0.292ns  (55.5% logic, 44.5% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay SLICE_50 to SLICE_77 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.175ns

 Physical Path Details:

      Data path SLICE_50 to SLICE_77:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R39C31A.CLK to     R39C31A.Q0 SLICE_50 (from clkDivider_clko)
ROUTE         2     0.130     R39C31A.Q0 to     R39C31C.M0 spi_ctrl_0/n476 (to clkDivider_clko)
                  --------
                    0.292   (55.5% logic, 44.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clockDivider_0/SLICE_11 to SLICE_50:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         8     0.863     R38C32A.Q0 to    R39C31A.CLK clkDivider_clko
                  --------
                    0.863   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clockDivider_0/SLICE_11 to SLICE_77:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         8     0.863     R38C32A.Q0 to    R39C31C.CLK clkDivider_clko
                  --------
                    0.863   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              spi_0/spi_slave_0/bit_cnt_i13  (from top_test0_c -)
   Destination:    FF         Data in        spi_0/spi_slave_0/bit_cnt_i14  (to top_test0_c -)

   Delay:               0.282ns  (53.9% logic, 46.1% route), 1 logic levels.

 Constraint Details:

      0.282ns physical path delay spi_0/spi_slave_0/SLICE_20 to spi_0/spi_slave_0/SLICE_20 meets
      0.107ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.107ns) by 0.175ns

 Physical Path Details:

      Data path spi_0/spi_slave_0/SLICE_20 to spi_0/spi_slave_0/SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.152    R41C31B.CLK to     R41C31B.Q0 spi_0/spi_slave_0/SLICE_20 (from top_test0_c)
ROUTE         2     0.130     R41C31B.Q0 to     R41C31B.M1 spi_0/spi_slave_0/bit_cnt_13 (to top_test0_c)
                  --------
                    0.282   (53.9% logic, 46.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_58 to spi_0/spi_slave_0/SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     0.859     R38C31A.Q0 to    R41C31B.CLK top_test0_c
                  --------
                    0.859   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_58 to spi_0/spi_slave_0/SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     0.859     R38C31A.Q0 to    R41C31B.CLK top_test0_c
                  --------
                    0.859   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              spi_0/spi_slave_0/bit_cnt_i15  (from top_test0_c -)
   Destination:    FF         Data in        spi_0/spi_slave_0/bit_cnt_i16  (to top_test0_c -)

   Delay:               0.281ns  (53.7% logic, 46.3% route), 1 logic levels.

 Constraint Details:

      0.281ns physical path delay spi_0/spi_slave_0/SLICE_60 to spi_0/spi_slave_0/SLICE_60 meets
      0.106ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.106ns) by 0.175ns

 Physical Path Details:

      Data path spi_0/spi_slave_0/SLICE_60 to spi_0/spi_slave_0/SLICE_60:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.151    R40C31B.CLK to     R40C31B.Q1 spi_0/spi_slave_0/SLICE_60 (from top_test0_c)
ROUTE         2     0.130     R40C31B.Q1 to     R40C31B.M0 spi_0/spi_slave_0/bit_cnt_15 (to top_test0_c)
                  --------
                    0.281   (53.7% logic, 46.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_58 to spi_0/spi_slave_0/SLICE_60:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     0.859     R38C31A.Q0 to    R40C31B.CLK top_test0_c
                  --------
                    0.859   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_58 to spi_0/spi_slave_0/SLICE_60:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     0.859     R38C31A.Q0 to    R40C31B.CLK top_test0_c
                  --------
                    0.859   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              spi_0/spi_slave_0/bit_cnt_i5  (from top_test0_c -)
   Destination:    FF         Data in        spi_0/spi_slave_0/bit_cnt_i6  (to top_test0_c -)

   Delay:               0.282ns  (53.9% logic, 46.1% route), 1 logic levels.

 Constraint Details:

      0.282ns physical path delay spi_0/spi_slave_0/SLICE_17 to spi_0/spi_slave_0/SLICE_17 meets
      0.107ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.107ns) by 0.175ns

 Physical Path Details:

      Data path spi_0/spi_slave_0/SLICE_17 to spi_0/spi_slave_0/SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.152    R43C33D.CLK to     R43C33D.Q0 spi_0/spi_slave_0/SLICE_17 (from top_test0_c)
ROUTE         2     0.130     R43C33D.Q0 to     R43C33D.M1 spi_0/spi_slave_0/bit_cnt_5 (to top_test0_c)
                  --------
                    0.282   (53.9% logic, 46.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_58 to spi_0/spi_slave_0/SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     0.859     R38C31A.Q0 to    R43C33D.CLK top_test0_c
                  --------
                    0.859   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_58 to spi_0/spi_slave_0/SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     0.859     R38C31A.Q0 to    R43C33D.CLK top_test0_c
                  --------
                    0.859   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "pll_clko" 64.000000 MHz  |             |             |
;                                       |     0.000 ns|     0.175 ns|   2  
                                        |             |             |
FREQUENCY NET "pll_lock_I_0_112/CLKIt"  |             |             |
32.000000 MHz ;                         |            -|            -|   0  
                                        |             |             |
PERIOD PORT "top_clk" 31.250000 ns ;    |            -|            -|   4  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 4 clocks:

Clock Domain: pll_lock_I_0_112/CLKIt   Source: pll_lock_I_0_112/PLLRefcs_0.PLLCSOUT   Loads: 1
   No transfer within this clock domain is found

Clock Domain: clkDivider_clko   Source: clockDivider_0/SLICE_11.Q0   Loads: 8
   Covered under: PERIOD PORT "top_clk" 31.250000 ns ;

   Data transfers from:
   Clock Domain: top_test0_c   Source: SLICE_58.Q0
      Covered under: PERIOD PORT "top_clk" 31.250000 ns ;   Transfers: 1

   Clock Domain: pll_clko   Source: pll_lock_I_0_112/PLLInst_0.CLKOP
      Covered under: PERIOD PORT "top_clk" 31.250000 ns ;   Transfers: 9

Clock Domain: top_test0_c   Source: SLICE_58.Q0   Loads: 40
   Covered under: PERIOD PORT "top_clk" 31.250000 ns ;

   Data transfers from:
   Clock Domain: clkDivider_clko   Source: clockDivider_0/SLICE_11.Q0
      Covered under: PERIOD PORT "top_clk" 31.250000 ns ;   Transfers: 16

   Clock Domain: pll_clko   Source: pll_lock_I_0_112/PLLInst_0.CLKOP
      Covered under: PERIOD PORT "top_clk" 31.250000 ns ;   Transfers: 19

Clock Domain: pll_clko   Source: pll_lock_I_0_112/PLLInst_0.CLKOP   Loads: 16
   Covered under: FREQUENCY NET "pll_clko" 64.000000 MHz ;

   Data transfers from:
   Clock Domain: top_test0_c   Source: SLICE_58.Q0
      Covered under: FREQUENCY NET "pll_clko" 64.000000 MHz ;   Transfers: 2


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 10025 paths, 5 nets, and 631 connections (92.25% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

