$date
	Fri Oct  3 01:10:30 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module CPU_MEM_1_TB $end
$var wire 1 ! q $end
$var reg 1 " enable $end
$var reg 1 # s $end
$scope module uut $end
$var wire 1 " enable $end
$var wire 1 # s $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0#
0"
x!
$end
#5
0!
1"
#10
0"
1#
#15
1!
1"
#20
0"
0#
#25
0!
1"
#30
0"
1#
#35
1!
1"
#40
0"
#45
1"
