\hypertarget{mips_8h}{}\section{cpukit/score/cpu/mips/include/rtems/score/mips.h File Reference}
\label{mips_8h}\index{cpukit/score/cpu/mips/include/rtems/score/mips.h@{cpukit/score/cpu/mips/include/rtems/score/mips.h}}


Information to build R\+T\+E\+MS for a \char`\"{}no cpu\char`\"{} while in protected mode.  


{\ttfamily \#include $<$rtems/mips/idtcpu.\+h$>$}\newline
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries M\+I\+P\+S\+\_\+\+H\+A\+S\+\_\+\+F\+PU}~1
\item 
\#define {\bfseries C\+P\+U\+\_\+\+N\+A\+ME}~\char`\"{}M\+I\+PS\char`\"{}
\item 
\#define {\bfseries M\+I\+P\+S\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+B\+A\+SE}~0
\item 
\#define {\bfseries M\+I\+P\+S\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+I\+NT}~M\+I\+P\+S\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+B\+A\+SE+0
\item 
\#define {\bfseries M\+I\+P\+S\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+M\+OD}~M\+I\+P\+S\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+B\+A\+SE+1
\item 
\#define {\bfseries M\+I\+P\+S\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+T\+L\+BL}~M\+I\+P\+S\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+B\+A\+SE+2
\item 
\#define {\bfseries M\+I\+P\+S\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+T\+L\+BS}~M\+I\+P\+S\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+B\+A\+SE+3
\item 
\#define {\bfseries M\+I\+P\+S\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+A\+D\+EL}~M\+I\+P\+S\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+B\+A\+SE+4
\item 
\#define {\bfseries M\+I\+P\+S\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+A\+D\+ES}~M\+I\+P\+S\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+B\+A\+SE+5
\item 
\#define {\bfseries M\+I\+P\+S\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+I\+BE}~M\+I\+P\+S\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+B\+A\+SE+6
\item 
\#define {\bfseries M\+I\+P\+S\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+D\+BE}~M\+I\+P\+S\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+B\+A\+SE+7
\item 
\#define {\bfseries M\+I\+P\+S\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+S\+Y\+S\+C\+A\+LL}~M\+I\+P\+S\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+B\+A\+SE+8
\item 
\#define {\bfseries M\+I\+P\+S\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+B\+R\+E\+AK}~M\+I\+P\+S\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+B\+A\+SE+9
\item 
\#define {\bfseries M\+I\+P\+S\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+RI}~M\+I\+P\+S\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+B\+A\+SE+10
\item 
\#define {\bfseries M\+I\+P\+S\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+C\+PU}~M\+I\+P\+S\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+B\+A\+SE+11
\item 
\#define {\bfseries M\+I\+P\+S\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+O\+V\+E\+R\+F\+L\+OW}~M\+I\+P\+S\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+B\+A\+SE+12
\item 
\#define {\bfseries M\+I\+P\+S\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+T\+R\+AP}~M\+I\+P\+S\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+B\+A\+SE+13
\item 
\#define {\bfseries M\+I\+P\+S\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+V\+C\+EI}~M\+I\+P\+S\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+B\+A\+SE+14
\item 
\#define {\bfseries M\+I\+P\+S\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+F\+PE}~M\+I\+P\+S\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+B\+A\+SE+15
\item 
\#define {\bfseries M\+I\+P\+S\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+C2E}~M\+I\+P\+S\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+B\+A\+SE+16
\item 
\#define {\bfseries M\+I\+P\+S\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+W\+A\+T\+CH}~M\+I\+P\+S\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+B\+A\+SE+23
\item 
\#define {\bfseries M\+I\+P\+S\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+V\+C\+ED}~M\+I\+P\+S\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+B\+A\+SE+31
\item 
\#define {\bfseries M\+I\+P\+S\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+B\+A\+SE}~M\+I\+P\+S\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+B\+A\+SE+32
\item 
\#define {\bfseries mips\+\_\+get\+\_\+sr}(\+\_\+x)
\item 
\#define {\bfseries mips\+\_\+set\+\_\+sr}(\+\_\+x)
\item 
\#define {\bfseries mips\+\_\+get\+\_\+cause}(\+\_\+x)
\item 
\#define {\bfseries mips\+\_\+set\+\_\+cause}(\+\_\+x)
\item 
\#define {\bfseries mips\+\_\+get\+\_\+dcic}(\+\_\+x)
\item 
\#define {\bfseries mips\+\_\+set\+\_\+dcic}(\+\_\+x)
\item 
\#define {\bfseries mips\+\_\+get\+\_\+bpcrm}(\+\_\+x,  \+\_\+y)
\item 
\#define {\bfseries mips\+\_\+set\+\_\+bpcrm}(\+\_\+x,  \+\_\+y)
\item 
\#define {\bfseries mips\+\_\+get\+\_\+bdarm}(\+\_\+x,  \+\_\+y)
\item 
\#define {\bfseries mips\+\_\+set\+\_\+bdarm}(\+\_\+x,  \+\_\+y)
\item 
\#define {\bfseries mips\+\_\+get\+\_\+fcr31}(\+\_\+x)
\item 
\#define {\bfseries mips\+\_\+set\+\_\+fcr31}(\+\_\+x)
\item 
\#define {\bfseries mips\+\_\+enable\+\_\+in\+\_\+interrupt\+\_\+mask}(\+\_\+mask)
\item 
\#define {\bfseries mips\+\_\+disable\+\_\+in\+\_\+interrupt\+\_\+mask}(\+\_\+mask)
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Information to build R\+T\+E\+MS for a \char`\"{}no cpu\char`\"{} while in protected mode. 

This file contains the information required to build R\+T\+E\+MS for a particular member of the \char`\"{}no cpu\char`\"{} family when executing in protected mode. It does this by setting variables to indicate which implementation dependent features are present in a particular member of the family. 