{"publishedDate": "2026-01-14T11:15Z", "lastModifiedDate": "2026-01-14T16:25Z", "cve": {"data_type": "CVE", "data_format": "MITRE", "data_version": "1.0", "CVE_data_meta": {"ID": "CVE-2025-0647", "ASSIGNER": "arm-security@arm.com"}, "description": {"description_data": [{"lang": "en", "value": "In certain Arm CPUs, a CPP RCTX instruction executed on one Processing Element (PE) may inhibit TLB invalidation when a TLBI is issued to the PE, either by the same PE or another PE in the shareability domain. In this case, the PE may retain stale TLB entries which should have been invalidated by the TLBI."}]}, "references": {"reference_data": [{"url": "https://developer.arm.com/documentation/111546", "name": "", "refsource": "", "tags": []}]}, "problemtype": {"problemtype_data": [{"description": [{"lang": "en", "value": "CWE-226"}]}]}}, "impact": {}, "configurations": {"CVE_data_version": "4.0", "nodes": []}}