Welcome to Xilinx CORE Generator.
Created directory
/homes/khalfall/work/openairinterface/arch/openair_CardBus_MIMO1/LEON3/grlib-eva
l/lib/xilinx/pcie-coregen/pcie-endpoint.
Wrote project file
/homes/khalfall/work/openairinterface/arch/openair_CardBus_MIMO1/LEON3/grlib-eva
l/lib/xilinx/pcie-coregen/pcie-endpoint/pcie-endpoint.cgp.
Customizing IP...
Cancelled Customization.
Closed project file.
