Return-Path: <platform-driver-x86+bounces-4675-lists+platform-driver-x86=lfdr.de@vger.kernel.org>
X-Original-To: lists+platform-driver-x86@lfdr.de
Delivered-To: lists+platform-driver-x86@lfdr.de
Received: from sv.mirrors.kernel.org (sv.mirrors.kernel.org [139.178.88.99])
	by mail.lfdr.de (Postfix) with ESMTPS id BCC2B94C577
	for <lists+platform-driver-x86@lfdr.de>; Thu,  8 Aug 2024 21:50:06 +0200 (CEST)
Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by sv.mirrors.kernel.org (Postfix) with ESMTPS id 7326E285AAF
	for <lists+platform-driver-x86@lfdr.de>; Thu,  8 Aug 2024 19:50:05 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id 00B87149E0E;
	Thu,  8 Aug 2024 19:50:03 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b="ltbtpRKt"
X-Original-To: platform-driver-x86@vger.kernel.org
Received: from mgamail.intel.com (mgamail.intel.com [192.198.163.15])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 072282F23
	for <platform-driver-x86@vger.kernel.org>; Thu,  8 Aug 2024 19:50:00 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=192.198.163.15
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1723146602; cv=none; b=PD9R9/Bn3E0V7R2TnK+k39QUR22ok0skfsUsDIzG9mpEsC3IgjtG0zcOpJd5Jm1SgFNlUs5BgFuAeyLVnmKKoEFreH8H8Vr92rMQYWPtTvnTy5+VNqXmjxmUvSug7g4SJYyZbPF7KIyR9k+Q4l8mFNeAkzhdikzzFEAFGVmZI4M=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1723146602; c=relaxed/simple;
	bh=ApvlyAKnBUqMVzZPLzFNvRkYG2JGzDNaE+CRWJPjVSs=;
	h=Message-ID:Subject:From:To:Date:In-Reply-To:References:
	 Content-Type:MIME-Version; b=nz1AT8VA2RzkbSBu/O1r0KprlqohR1z9ASasAE3gNN8r1uHz2lOzdfVXtWIh23shSf268ASz+QWNaUH6evQ6xe7MyEPm5YnT1CtNB7COwm0VThwswnNlI3C8VYEsKsvroJHdxrxxSwHoNsumTxOp/oDrFcxw4XMPRcV8tmUpmNc=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linux.intel.com; spf=none smtp.mailfrom=linux.intel.com; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b=ltbtpRKt; arc=none smtp.client-ip=192.198.163.15
Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linux.intel.com
Authentication-Results: smtp.subspace.kernel.org; spf=none smtp.mailfrom=linux.intel.com
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple;
  d=intel.com; i=@intel.com; q=dns/txt; s=Intel;
  t=1723146601; x=1754682601;
  h=message-id:subject:from:reply-to:to:date:in-reply-to:
   references:content-transfer-encoding:mime-version;
  bh=ApvlyAKnBUqMVzZPLzFNvRkYG2JGzDNaE+CRWJPjVSs=;
  b=ltbtpRKtiPJvj5rVo8zA3kvWWRBzLkcQoIBp2D4ATJP/MP/5ljICMIUI
   OB9teAo5lErXqKB/TrMqvU/XU1nYYt+O/v5Hd1+58w5HSrLfxqOMPca5c
   fEyjMvU/w9ra1tvwt0CKAZosnnILwxb6360cGPClyyfpZ3TvoYbAv+JTl
   nBXTJKkt2j0qminbQAQA62K44MIS8/HHNX/VZRJngh1X56MPb4Vq3rWxI
   60Gfj94kY7zi2webGQPnSmQXSs7gZDgLnFOHSjdV/S/Bs/rJBpVdCKPA5
   l2Gqceq7rkmwq7h6rEr0IPB4ZHIGs6V6DwbBjQEFGMehQvH8iULjydOd5
   A==;
X-CSE-ConnectionGUID: gUqnRyW3S/S2T385jARIpQ==
X-CSE-MsgGUID: VfA2a1SOTV+UwJkGV6kJWg==
X-IronPort-AV: E=McAfee;i="6700,10204,11158"; a="21459109"
X-IronPort-AV: E=Sophos;i="6.09,274,1716274800"; 
   d="scan'208";a="21459109"
Received: from fmviesa010.fm.intel.com ([10.60.135.150])
  by fmvoesa109.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 08 Aug 2024 12:49:59 -0700
X-CSE-ConnectionGUID: 3VdhwoO/SWSqC5vQDK4zPg==
X-CSE-MsgGUID: sq8uqEErSJeopVeeSrKb/w==
X-ExtLoop1: 1
X-IronPort-AV: E=Sophos;i="6.09,274,1716274800"; 
   d="scan'208";a="57408306"
Received: from inaky-mobl1.amr.corp.intel.com ([10.125.108.133])
  by fmviesa010-auth.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 08 Aug 2024 12:49:58 -0700
Message-ID: <e70a44a24b1404a000e302a444a41c286538f3f9.camel@linux.intel.com>
Subject: Re: [PATCH v9 5/6] platform/x86/intel/pmt: Add support for PMT base
 adjust
From: "David E. Box" <david.e.box@linux.intel.com>
Reply-To: david.e.box@linux.intel.com
To: "Michael J. Ruhl" <michael.j.ruhl@intel.com>, 
	intel-xe@lists.freedesktop.org, platform-driver-x86@vger.kernel.org, 
	ilpo.jarvinen@linux.intel.com, matthew.brost@intel.com, 
	andriy.shevchenko@linux.intel.com
Date: Thu, 08 Aug 2024 12:49:58 -0700
In-Reply-To: <20240725122346.4063913-6-michael.j.ruhl@intel.com>
References: <20240725122346.4063913-1-michael.j.ruhl@intel.com>
	 <20240725122346.4063913-6-michael.j.ruhl@intel.com>
Organization: David E. Box
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable
User-Agent: Evolution 3.52.0-1build2 
Precedence: bulk
X-Mailing-List: platform-driver-x86@vger.kernel.org
List-Id: <platform-driver-x86.vger.kernel.org>
List-Subscribe: <mailto:platform-driver-x86+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:platform-driver-x86+unsubscribe@vger.kernel.org>
MIME-Version: 1.0

Hi Mike

On Thu, 2024-07-25 at 08:23 -0400, Michael J. Ruhl wrote:
> DVSEC offsets are based on the endpoint BAR.=C2=A0 If an endpoint is
> not available allow the offset information to be adjusted by the
> parent driver.

I know I wrote the original version of these patches but I no longer like t=
his
solution. The s32 is too small for a 64 bit address and calculating the off=
set
just to add it back in the PMT driver is unnecessary. Instead, I sent you
replacement patches for 5 and 6 that allow passing the telemetry region add=
ress
directly to the PMT driver.

David

>=20
> Signed-off-by: Michael J. Ruhl <michael.j.ruhl@intel.com>
> ---
> =C2=A0drivers/platform/x86/intel/pmt/class.h=C2=A0=C2=A0=C2=A0=C2=A0 | 1 =
+
> =C2=A0drivers/platform/x86/intel/pmt/telemetry.c | 9 +++++++++
> =C2=A0drivers/platform/x86/intel/vsec.c=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=
=A0=C2=A0=C2=A0=C2=A0 | 1 +
> =C2=A0include/linux/intel_vsec.h=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=
=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 | 3 +++
> =C2=A04 files changed, 14 insertions(+)
>=20
> diff --git a/drivers/platform/x86/intel/pmt/class.h
> b/drivers/platform/x86/intel/pmt/class.h
> index a267ac964423..984cd40ee814 100644
> --- a/drivers/platform/x86/intel/pmt/class.h
> +++ b/drivers/platform/x86/intel/pmt/class.h
> @@ -46,6 +46,7 @@ struct intel_pmt_entry {
> =C2=A0	void __iomem		*base;
> =C2=A0	struct pmt_callbacks	*cb;
> =C2=A0	unsigned long		base_addr;
> +	s32			base_adjust;
> =C2=A0	size_t			size;
> =C2=A0	u32			guid;
> =C2=A0	int			devid;
> diff --git a/drivers/platform/x86/intel/pmt/telemetry.c
> b/drivers/platform/x86/intel/pmt/telemetry.c
> index c9feac859e57..88e4f1315097 100644
> --- a/drivers/platform/x86/intel/pmt/telemetry.c
> +++ b/drivers/platform/x86/intel/pmt/telemetry.c
> @@ -78,6 +78,13 @@ static int pmt_telem_header_decode(struct intel_pmt_en=
try
> *entry,
> =C2=A0	header->access_type =3D TELEM_ACCESS(readl(disc_table));
> =C2=A0	header->guid =3D readl(disc_table + TELEM_GUID_OFFSET);
> =C2=A0	header->base_offset =3D readl(disc_table + TELEM_BASE_OFFSET);
> +	if (entry->base_adjust) {
> +		u32 new_base =3D header->base_offset + entry->base_adjust;
> +
> +		dev_dbg(dev, "Adjusting base offset from 0x%x to 0x%x\n",
> +			header->base_offset, new_base);
> +		header->base_offset =3D new_base;
> +	}
> =C2=A0
> =C2=A0	/* Size is measured in DWORDS, but accessor returns bytes */
> =C2=A0	header->size =3D TELEM_SIZE(readl(disc_table));
> @@ -302,6 +309,8 @@ static int pmt_telem_probe(struct auxiliary_device
> *auxdev, const struct auxilia
> =C2=A0	for (i =3D 0; i < intel_vsec_dev->num_resources; i++) {
> =C2=A0		struct intel_pmt_entry *entry =3D &priv->entry[priv-
> >num_entries];
> =C2=A0
> +		entry->base_adjust =3D intel_vsec_dev->base_adjust;
> +
> =C2=A0		mutex_lock(&ep_lock);
> =C2=A0		ret =3D intel_pmt_dev_create(entry, &pmt_telem_ns,
> intel_vsec_dev, i);
> =C2=A0		mutex_unlock(&ep_lock);
> diff --git a/drivers/platform/x86/intel/vsec.c
> b/drivers/platform/x86/intel/vsec.c
> index 7b5cc9993974..be079d62a7bc 100644
> --- a/drivers/platform/x86/intel/vsec.c
> +++ b/drivers/platform/x86/intel/vsec.c
> @@ -212,6 +212,7 @@ static int intel_vsec_add_dev(struct pci_dev *pdev, s=
truct
> intel_vsec_header *he
> =C2=A0	intel_vsec_dev->num_resources =3D header->num_entries;
> =C2=A0	intel_vsec_dev->quirks =3D info->quirks;
> =C2=A0	intel_vsec_dev->base_addr =3D info->base_addr;
> +	intel_vsec_dev->base_adjust =3D info->base_adjust;
> =C2=A0	intel_vsec_dev->priv_data =3D info->priv_data;
> =C2=A0
> =C2=A0	if (header->id =3D=3D VSEC_ID_SDSI)
> diff --git a/include/linux/intel_vsec.h b/include/linux/intel_vsec.h
> index 11ee185566c3..75d17fa10d05 100644
> --- a/include/linux/intel_vsec.h
> +++ b/include/linux/intel_vsec.h
> @@ -88,6 +88,7 @@ struct pmt_callbacks {
> =C2=A0 * @caps:=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 bitmask of PMT capabilities=
 for the given headers
> =C2=A0 * @quirks:=C2=A0=C2=A0=C2=A0 bitmask of VSEC device quirks
> =C2=A0 * @base_addr: allow a base address to be specified (rather than de=
rived)
> + * @base_adjust: allow adjustment to base offset information
> =C2=A0 */
> =C2=A0struct intel_vsec_platform_info {
> =C2=A0	struct device *parent;
> @@ -96,6 +97,7 @@ struct intel_vsec_platform_info {
> =C2=A0	unsigned long caps;
> =C2=A0	unsigned long quirks;
> =C2=A0	u64 base_addr;
> +	s32 base_adjust;
> =C2=A0};
> =C2=A0
> =C2=A0/**
> @@ -121,6 +123,7 @@ struct intel_vsec_device {
> =C2=A0	size_t priv_data_size;
> =C2=A0	unsigned long quirks;
> =C2=A0	u64 base_addr;
> +	s32 base_adjust;
> =C2=A0};
> =C2=A0
> =C2=A0int intel_vsec_add_aux(struct pci_dev *pdev, struct device *parent,


