{
  "title": "REN_8SLVP1204_DST_20210520",
  "model_name": "llama-3.3-70b-versatile",
  "component": "[\"8SLVP1204\", \"8SLVP1204\"]",
  "description": "Low Phase Noise, 2:4, 3.3V, 2.5V LVPECL Output Fanout Buffer",
  "chunks": "[\"![Image](REN_8SLVP1204_DST_20210520-with-image-refs_artifacts/image_000000_93574c73b4de5f6525e8773b81ca9581409ad0a5df304bc28aff8030e7642b35.png)\\n## Low Phase Noise, 2:4, 3.3V, 2.5V LVPECL Output Fanout Buffer\\n## Description\\n## Features\\n\\nThe 8SLVP1204 is a high-performance differential LVPECL fanout buffer. The device is designed for the fanout of high-frequency, very low additive phase-noise clock and data signals. The 8SLVP1204 is characterized to operate from a 3.3V or 2.5V power supply.\\n\\nGuaranteed output-to-output and part-to-part skew characteristics make the 8SLVP1204 ideal for clock distribution applications that demand well-defined performance and repeatability. Two selectable differential inputs and four low skew outputs are available. The integrated bias voltage reference enables easy interfacing of single-ended signals to the device inputs. The device is optimized for low power consumption and low additive phase noise.\\n## Block Diagram\\n\\n![Image](REN_8SLVP1204_DST_20210520-with-image-refs_artifacts/image_000001_295e8506363e86df0abdf070c5df9a04980570b0b4a86319bda589173ac6eea8.png)\\n\\n- · Four low skew, low additive jitter LVPECL output pairs\\n- · Two selectable, differential clock input pairs\\n- · Differential PCLKx pairs can accept the following differential input levels: LVDS, LVPECL, CML\\n- · Differential PCLKx pairs can also accept single-ended LVCMOS levels. See Applications Information, 'Wiring the Differential Input to Accept Single-Ended Levels' (Figures 1A and 1B)\\n- · Maximum input clock frequency: 2GHz\\n- · LVCMOS interface levels for the control input, (input select)\\n- · Output skew: 5ps (typical), at 3.63V\\n- · Propagation delay: 200ps (typical), at 3.63V\\n- · Low additive phase jitter, RMS; f REF  = 156.25MHz, V PP  = 1V, 12kHz - 20MHz: 40fs (maximum), at 3.63V\\n- · Maximum device current consumption (I EE ): 60mA (maximum), at 3.63V\\n- · Full 3.3V±5%, 3.3V±10% or 2.5V±5% supply\\n- · Lead-free (RoHS 6), 16-Lead VFQFPN packaging\\n- · -40°C to 85°C ambient operating temperature\\n- · Supports case temperature  105°C operations\\n- · Supports PCI Express Gen1-5\\n## Pin Assignment\\n\\n![Image](REN_8SLVP1204_DST_20210520-with-image-refs_artifacts/image_000002_19302983514b2d8c9cf0ee359813aaa93364c92d418ff1b4ad39d0fe49794831.png)\\n## Pin Descriptions and Characteristics\\n## Table 1. Pin Descriptions\\n\\n| Number   | Name    | Type   | Type             | Description                                                                            |\\n|----------|---------|--------|------------------|----------------------------------------------------------------------------------------|\\n| 1        | V EE    | Power  |                  | Negative supply pin.                                                                   |\\n| 2        | SEL     | Input  | Pulldown         | Reference select control pin. See Table 3 for function. LVCMOS/LVTTL interface levels. |\\n| 3        | PCLK1   | Input  | Pulldown         | Non-inverting differential LVPECL clock/data input.                                    |\\n| 4        | nPCLK1  | Input  | Pullup/ Pulldown | Inverting differential LVPECL clock/data input. V CC /2 default when left floating.    |\\n| 5        | V CC    | Power  |                  | Power supply pins.                                                                     |\\n| 6        | PCLK0   | Input  | Pulldown         | Non-inverting differential LVPECL clock/data input.                                    |\\n| 7        | nPCLK0  | Input  | Pullup/ Pulldown | Inverting differential LVPECL clock/data input. V CC /2 default when left floating.    |\\n| 8        | V REF   | Output |                  | Bias voltage reference for the PCLK inputs.                                            |\\n| 9, 10    | Q0, nQ0 | Output |                  | Differential output pair 0. LVPECL interface levels.                                   |\\n| 11, 12   | Q1, nQ1 | Output |                  | Differential output pair 1. LVPECL interface levels.                                   |\\n| 13, 14   | Q2, nQ2 | Output |                  | Differential output pair 2. LVPECL interface levels.                                   |\\n| 15, 16   | Q3, nQ3 | Output |                  | Differential output pair 3. LVPECL interface levels.                                   |\\n\\nNOTE: Pulldown and Pullup refers to an internal input resistors. See Table 2, Pin Characteristics, for typical values.\\n## Table 2. Pin Characteristics\\n\\n| Symbol     | Parameter               | Test Conditions   | Minimum   |   Typical | Maximum   | Units   |\\n|------------|-------------------------|-------------------|-----------|-----------|-----------|---------|\\n| C IN       | Input Capacitance       |                   |           |         2 |           | pF      |\\n| R PULLDOWN | Input Pulldown Resistor |                   |           |        51 |           | k      |\\n| R PULLUP   | Input Pullup Resistor   |                   |           |        51 |           | k      |\\n## Function Table\\n## Table 3. SEL Input Selection Function Table\\n\\n| Input       |                                                         |\\n|-------------|---------------------------------------------------------|\\n| SEL         | Operation                                               |\\n| 0 (default) | PCLK0, nPCLK0 is the selected differential clock input. |\\n| 1           | PCLK1, nPCLK1 is the selected differential clock input. |\\n\\nNOTE: SEL is an asynchronous control.\\n\\n![Image](REN_8SLVP1204_DST_20210520-with-image-refs_artifacts/image_000003_a46270e553e3b924108c307b8940c27446f5594f95b3bc8a808c4cbc9e5d05af.png)\\n\\n![Image](REN_8SLVP1204_DST_20210520-with-image-refs_artifacts/image_000004_e172a05924502f57ece7da5c65e8eda267a9b7bfeb09393bc6db752a5f42b01a.png)\\n## Absolute Maximum Ratings\\n\\nExposure to absolute maximum rating conditions for extended periods may affect product reliability. Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of the product at these conditions or any conditions beyond those listed in the DC Characteristics or AC Characteristics is not implied.\\n\\n| Item                                                   | Rating               |\\n|--------------------------------------------------------|----------------------|\\n| Supply Voltage, V CC                                   | 4.6V                 |\\n| Inputs, V I                                            | -0.5V to V CC + 0.5V |\\n| Outputs, I O (LVPECL) Continuous Current Surge Current | 50mA 100mA           |\\n| Input Sink/Source, I REF                               | ±2mA                 |\\n| Maximum Junction Temperature, T J,MAX                  | 150°C                |\\n| Storage Temperature, T STG                             | -65°C to 150°C       |\\n| ESD - Human Body Model, NOTE 1                         | 2000V                |\\n| ESD - Charged Device Model, NOTE 1                     | 1500V                |\\n\\nNOTE 1: According to JEDEC/JESD 22-A114/22-C101.\\n## Recommended Operating Conditions\\n\\n| Symbol   | Parameter               | Minimum   | Typical   |   Maximum | Units   |\\n|----------|-------------------------|-----------|-----------|-----------|---------|\\n| T A      | Ambient air temperature | -40       |           |        85 |  C     |\\n| T J      | Junction temperature    |           |           |       125 |  C     |\\n\\nNOTE 1: It is the user's responsibility to ensure that device junction temperature remains below the maximum allowed.\\n\\n- NOTE 2: All conditions in the table must be met to guarantee device functionality.\\n- NOTE 3: The device is verified to the maximum operating junction temperature through simulation.\", \"## DC Electrical Characteristics\\n\\nTable 4A. Power Supply DC Characteristics, VCC  = 3.3V ±10%, V EE  = 0V, T A  = -40°C to 85°C\\n\\n| Symbol   | Parameter            | Test Conditions                       | Minimum   | Typical   |   Maximum | Units   |\\n|----------|----------------------|---------------------------------------|-----------|-----------|-----------|---------|\\n| V CC     | Power Supply Voltage |                                       | 2.97      | 3.3V      |      3.63 | V       |\\n| I EE     | Power Supply Current |                                       |           | 53        |     60    | mA      |\\n| I CC     | Power Supply Current | Q0 to Q3 terminated 50  to V CC - 2V |           | 170       |    204    | mA      |\\n## Table 4B. Power Supply DC Characteristics, VCC  = 3.3V ±5%, V EE  = 0V, T A  = -40°C to 85°C\\n\\n| Symbol   | Parameter            | Test Conditions                       | Minimum   | Typical   |   Maximum | Units   |\\n|----------|----------------------|---------------------------------------|-----------|-----------|-----------|---------|\\n| V CC     | Power Supply Voltage |                                       | 3.135     | 3.3V      |     3.465 | V       |\\n| I EE     | Power Supply Current |                                       |           | 53        |    60     | mA      |\\n| I CC     | Power Supply Current | Q0 to Q3 terminated 50  to V CC - 2V |           | 170       |   204     | mA      |\\n\\n![Image](REN_8SLVP1204_DST_20210520-with-image-refs_artifacts/image_000005_a46270e553e3b924108c307b8940c27446f5594f95b3bc8a808c4cbc9e5d05af.png)\\n## Table 4C. Power Supply DC Characteristics, VCC = 2.5V ±5%, VEE = 0V, T A  = -40°C to 85°C\\n\\n| Symbol   | Parameter            | Test Conditions                       | Minimum   | Typical   |   Maximum | Units   |\\n|----------|----------------------|---------------------------------------|-----------|-----------|-----------|---------|\\n| V CC     | Power Supply Voltage |                                       | 2.375     | 2.5V      |     2.625 | V       |\\n| I EE     | Power Supply Current |                                       |           | 49        |    55     | mA      |\\n| I CC     | Power Supply Current | Q0 to Q3 terminated 50  to V CC - 2V |           | 170       |   199     | mA      |\\n## Table 4D. LVCMOS/LVTTL DC Characteristics, VCC  = 3.3V ±10%, V EE  = 0V, T A  = -40°C to 85°C\\n\\n| Symbol   | Parameter          |     | Test Conditions                    | Minimum   | Typical   | Maximum    | Units   |\\n|----------|--------------------|-----|------------------------------------|-----------|-----------|------------|---------|\\n| V IH     |                    |     | V CC = 3.63V                       | 2.2       |           | V CC + 0.3 | V       |\\n| V IH     | Input High Voltage |     | V CC = 2.625V                      | 1.7       |           | V CC + 0.3 | V       |\\n| V IL     | Input Low Voltage  |     | V CC = 3.63V                       | -0.3      |           | 0.8        | V       |\\n| V IL     |                    |     | V CC = 2.625V                      | -0.3      |           | 0.7        | V       |\\n| I IH     | Input High Current | SEL | V CC = V IN = 3.465V or 2.625V     |           |           | 150        | µA      |\\n| I IL     | Input Low Current  | SEL | V CC = 3.465V or 2.625V, V IN = 0V | -10       |           |            | µA      |\\n## Table 4E. LVCMOS/LVTTL DC Characteristics, VCC  = 3.3V ±5% or 2.5V ±5%, V EE  = 0V, T A  = -40°C to 85°C\\n\\n| Symbol   | Parameter          |                    | Test Conditions                    | Minimum   | Typical   | Maximum    | Units   |\\n|----------|--------------------|--------------------|------------------------------------|-----------|-----------|------------|---------|\\n| V IH     |                    |                    | V CC = 3.465V                      | 2.2       |           | V CC + 0.3 | V       |\\n| V IH     | Input High Voltage | Input High Voltage | V CC = 2.625V                      | 1.7       |           | V CC + 0.3 | V       |\\n| V IL     |                    |                    | V CC = 3.465V                      | -0.3      |           | 0.8        | V       |\\n| V IL     | Input Low Voltage  | Input Low Voltage  | V CC = 2.625V                      | -0.3      |           | 0.7        | V       |\\n| I IH     | Input High Current | SEL                | V CC = V IN = 3.465V or 2.625V     |           |           | 150        | µA      |\\n| I IL     | Input Low Current  | SEL                | V CC = 3.465V or 2.625V, V IN = 0V | -10       |           |            | µA      |\\n\\n![Image](REN_8SLVP1204_DST_20210520-with-image-refs_artifacts/image_000006_1bec52228f8a4910fc2f728b764f15f73767eeeae2dc953fb95eca66aa380f8d.png)\\n## Table 4F. LVPECL DC Characteristics, V CC  = 3.3V ±10%, V EE  = 0V, T A  = -40°C to 85°C\\n\\n| Symbol   | Parameter                        |                                  | Test Conditions Minimum   | Typical    | Maximum     | Units      |    |\\n|----------|----------------------------------|----------------------------------|---------------------------|------------|-------------|------------|----|\\n| I IH     | Input High Current               | PCLK0, nPCLK0 PCLK1, nPCLK1      | V CC = V IN = 3.63V       |            |             | 150        | µA |\\n| I IL     | Input Low Current                | PCLK0, PCLK1                     | V CC = 3.63V, V IN = 0V   | -10        |             |            | µA |\\n| I IL     | Input Low Current                | nPCLK0, nPCLK1                   | V CC = 3.63V, V IN = 0V   | -150       |             |            | µA |\\n| V REF    | Reference Voltage for Input Bias | Reference Voltage for Input Bias | I REF = ±1mA              | V CC - 1.6 | V CC - 1.3  | V CC - 1.1 | V  |\\n| V OH     | Output High Voltage 1            | Output High Voltage 1            |                           | V CC - 1.1 | V CC - 0.9  | V CC - 0.7 | V  |\\n| V OL     | Output Low Voltage 1             | Output Low Voltage 1             |                           | V CC - 2.0 | V CC - 1.65 | V CC - 1.5 | V  |\\n\\nNOTE 1. Outputs terminated with 50  to V CC  - 2V.\", \"## Table 4G. LVPECL DC Characteristics, V CC  = 3.3V ±5%, V EE  = 0V, T A  = -40°C to 85°C\\n\\n| Symbol   | Parameter                        |                                  | Test Conditions Minimum   | Typical    | Maximum     | Units      |    |\\n|----------|----------------------------------|----------------------------------|---------------------------|------------|-------------|------------|----|\\n| I IH     | Input High Current               | PCLK0, nPCLK0 PCLK1, nPCLK1      | V CC = V IN = 3.465V      |            |             | 150        | µA |\\n| I IL     | Input Low Current                | PCLK0, PCLK1                     | V CC = 3.465V, V IN = 0V  | -10        |             |            | µA |\\n| I IL     | Input Low Current                | nPCLK0, nPCLK1                   | V CC = 3.465V, V IN = 0V  | -150       |             |            | µA |\\n| V REF    | Reference Voltage for Input Bias | Reference Voltage for Input Bias | I REF = ±1mA              | V CC - 1.6 | V CC - 1.3  | V CC - 1.1 | V  |\\n| V OH     | Output High Voltage 1            | Output High Voltage 1            |                           | V CC - 1.1 | V CC - 0.9  | V CC - 0.7 | V  |\\n| V OL     | Output Low Voltage 1             | Output Low Voltage 1             |                           | V CC - 2.0 | V CC - 1.65 | V CC - 1.5 | V  |\\n\\nNOTE 1. Outputs terminated with 50  to V CC  - 2V.\\n## Table 4H. LVPECL DC Characteristics, V CC  = 2.5V ±5%, V EE  = 0V, T A  = -40°C to 85°C\\n\\n| Symbol   | Parameter                        |                                  | Test Conditions Minimum   | Typical    | Maximum    | Units      |    |\\n|----------|----------------------------------|----------------------------------|---------------------------|------------|------------|------------|----|\\n| I IH     | Input High Current               | PCLK0, nPCLK0 PCLK1, nPCLK1      | V CC = V IN = 2.625V      |            |            | 150        | µA |\\n| I IL     | Input Low Current                | PCLK0, PCLK1                     | V CC = 2.625V, V IN = 0V  | -10        |            |            | µA |\\n| I IL     | Input Low Current                | nPCLK0, nPCLK1                   | V CC = 2.625V, V IN = 0V  | -150       |            |            | µA |\\n| V REF    | Reference Voltage for Input Bias | Reference Voltage for Input Bias | I REF = ±1mA              | V CC - 1.6 | V CC - 1.3 | V CC - 1.1 | V  |\\n| V OH     | Output High Voltage 1            | Output High Voltage 1            |                           | V CC - 1.1 | V CC - 0.9 | V CC - 0.7 | V  |\\n| V OL     | Output Low Voltage 1             | Output Low Voltage 1             |                           | V CC - 2.0 | V CC - 1.6 | V CC - 1.5 | V  |\\n\\nNOTE 1. Outputs terminated with 50  to V CC  - 2V.\", \"## AC Electrical Characteristics\\n\\nTable 5A. AC Electrical Characteristics, V CC = 3.3V ± 5% or 2.5V ±5%, V EE = 0V, T A = -40°C to 85°C 1\\n\\n| Symbol        | Parameter                                                         | Parameter                                                         | Test Conditions                                                              | Minimum   | Typical   | Maximum    | Units   |\\n|---------------|-------------------------------------------------------------------|-------------------------------------------------------------------|------------------------------------------------------------------------------|-----------|-----------|------------|---------|\\n| f REF         | Input Frequency                                                   | PCLK[0:1], nPCLK[0:1]                                             |                                                                              |           |           | 2          | GHz     |\\n|  V/  t      | Input Edge Rate                                                   | PCLK[0:1], nPCLK[0:1]                                             |                                                                              | 1.5       |           |            | V/ns    |\\n| t PD          | Propagation Delay 2                                               | Propagation Delay 2                                               | PCKx, nPCLKx to any Qx, nQx for V PP = 0.1V or 0.3V                          | 120       | 200       | 320        | ps      |\\n| t sk(o)       | Output Skew 3 4                                                   | Output Skew 3 4                                                   |                                                                              |           | 5         | 25         | ps      |\\n| t sk(i)       | Input Skew 4                                                      | Input Skew 4                                                      |                                                                              |           | 5         | 50         | ps      |\\n| t sk(p)       | Pulse Skew                                                        | Pulse Skew                                                        | f REF = 100MHz                                                               |           | 5         | 20         | ps      |\\n| t sk(pp)      | Part-to-Part Skew 4 5                                             | Part-to-Part Skew 4 5                                             |                                                                              |           | 100       | 200        | ps      |\\n| t JIT         |                                                                   |                                                                   | f REF = 122.88MHz Sine Wave, V PP = 1V, Integration Range: 1kHz - 40MHz      |           | 170       |            | fs      |\\n| t JIT         |                                                                   |                                                                   | f REF = 122.88MHz Sine Wave, V PP = 1V, Integration Range: 10kHz - 20MHz     |           | 114       |            | fs      |\\n| t JIT         | f                                                                 | f                                                                 | REF = 122.88MHz Sine Wave, V PP = 1V, Integration Range: 12kHz - 20MHz       |           | 114       |            | fs      |\\n| t JIT         |                                                                   |                                                                   | f REF = 156.25MHz Square Wave, V PP = 1V, Integration Range: 1kHz - 40MHz    |           | 42        | 51         | fs      |\\n| t JIT         | Buffer Additive Phase Jitter, RMS; refer to Additive Phase Jitter | Buffer Additive Phase Jitter, RMS; refer to Additive Phase Jitter | f REF = 156.25MHz Square Wave, V PP = 1V, Integration Range: 10kHz - 20MHz   |           | 32        | 40         | fs      |\\n| t JIT         | Section                                                           | Section                                                           | f REF = 156.25MHz Square Wave, V PP = 1V, Integration Range: 12kHz - 20MHz   |           | 32        | 40         | fs      |\\n| t JIT         |                                                                   |                                                                   | f REF = 156.25MHz Square Wave, V PP = 0.5V, Integration Range: 1kHz - 40MHz  |           | 51        | 71         | fs      |\\n| t JIT         |                                                                   |                                                                   | f REF = 156.25MHz Square Wave, V PP = 0.5V, Integration Range: 10kHz - 20MHz |           | 38        | 52         | fs      |\\n| t JIT         |                                                                   |                                                                   | f REF = 156.25MHz Square Wave, V PP = 0.5V, Integration Range: 12kHz - 20MHz |           | 38        | 52         | fs      |\\n| t R / t F     | Output Rise/ Fall Time                                            | Output Rise/ Fall Time                                            | 20% to 80%                                                                   | 35        | 90        | 180        | ps      |\\n| MUX ISOLATION | Mux Isolation 6                                                   | Mux Isolation 6                                                   | f REF = 100MHz                                                               |           | 77        |            | dB      |\\n| V PP          | Peak-to-Peak Input                                                | Peak-to-Peak Input                                                | f REF < 1.5 GHz                                                              | 0.1       |           | 1.5        | V       |\\n|               | Voltage 7                                                         | Voltage 7                                                         | f REF > 1.5 GHz                                                              | 0.2       |           | 1.5        | V       |\\n|               | Common Mode Input                                                 | Common Mode Input                                                 |                                                                              | 1.0       |           | V CC - 0.6 | V       |\\n| V CMR         | Voltage 7 8 9                                                     | Voltage 7 8 9                                                     | V PP = > 247mV                                                               | 0.8       |           | V CC - 0.6 | V       |\\n| V O (pp)      | Output Voltage Swing,                                             | Output Voltage Swing,                                             | V CC = 3.3V, f REF  2GHz                                                    | 0.45      | 0.75      | 1.0        | V       |\\n|               | Peak-to-Peak                                                      | Peak-to-Peak                                                      | V CC = 2.5V, f REF  2GHz                                                    | 0.4       | 0.65      | 1.0        | V       |\\n|               |                                                                   |                                                                   | V CC = 3.3V, f REF  2GHz                                                    | 0.9       | 1.5       | 2.0        | V       |\\n| V DIFF_OUT    | Differential Output Voltage Swing, Peak-to-Peak                   | Differential Output Voltage Swing, Peak-to-Peak                   | V CC = 2.5V, f REF  2GHz                                                    | 0.8       | 1.3       | 2.0        | V       |\\n\\n- NOTE 1.  Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.\\n- NOTE 2. Measured from the differential input crossing point to the differential output crosspoint.\\n- NOTE 3. Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at the differential cross point.\\n- NOTE 4. This parameter is defined in accordance with JEDEC Standard 65.\\n- NOTE 5. Defined as skew between outputs on different devices operating at the same supply voltage, same frequency, same temperature and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross point.\\n- NOTE 6. Qx, nQx outputs measured differentially. See MUX Isolation diagram in the Parameter Measurement Information section.\\n- NOTE 7. For single-ended LVCMOS input applications, refer to the Applications section Wiring the Differential Input Levels to Accept Sin -gle-ended Levels (Figures 1 and 2).\\n- NOTE 8. V IL  should not be less than -0.3V. V IH  should not be higher than V CC .\\n- NOTE 9. Common mode input voltage is defined as the crosspoint.\\n- NOTE 1. Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.\\n- NOTE 2. Input Edge Rate is the slope of Δv/Δt at the crosspoint of the differential pair signals. Δt is measured with ΔV = 300mV on one of the single-ended input pair signals.\\n- NOTE 3. Measured from the differential input crossing point to the differential output crosspoint.\\n- NOTE 4. Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at the differential cross point.\\n- NOTE 5. This parameter is defined in accordance with JEDEC Standard 65\\n\\nTable 5B. AC Electrical Characteristics, VCC  = 3.3V ±10%, V EE  = 0V, T A  = -40°C to 85°C 1\\n\\n| Symbol        | Parameter                             |                | Test Conditions Minimum                             |      | Typical Maximum   |            | Units   |\\n|---------------|---------------------------------------|----------------|-----------------------------------------------------|------|-------------------|------------|---------|\\n| f             | Input Frequency PCLK[0:1], nPCLK[0:1] | REF            |                                                     |      |                   | 2          | GHz     |\\n|  V/         | Rate PCLK[0:1], nPCLK[0:1]            | t Input 2 Edge |                                                     | 1.5  |                   |            | V/ns    |\\n| t PD          | Propagation Delay 3                   |                | PCKx, nPCLKx to any Qx, nQx for V PP = 0.1V or 0.3V | 120  | 230               | 325        | ps      |\\n| t sk(o)       | Output Skew 4 5                       |                |                                                     |      | 6                 | 30         | ps      |\\n| t             | Input Skew 4                          | sk(i)          |                                                     |      | 6                 | 55         | ps      |\\n| t             | Pulse Skew                            | sk(p)          | f REF = 100MHz                                      |      | 7                 | 25         | ps      |\\n| t sk(pp)      | Part-to-Part Skew 4                   |                |                                                     |      |                   | 200        | ps      |\\n| t R / t F     | Output Rise/ Fall Time                |                | 20% to 80%                                          | 35   |                   | 200        | ps      |\\n| MUX ISOLATION | Mux Isolation 7                       |                | f REF = 100MHz                                      |      | 77                |            | dB      |\\n| V PP          | Peak-to-Peak Input                    |                | f REF < 1.5 GHz                                     | 0.1  |                   | 1.5        | V       |\\n|               | Voltage 8                             |                | f REF > 1.5 GHz                                     | 0.2  |                   | 1.5        | V       |\\n| V CMR         | Common Mode Input                     |                |                                                     | 1.0  |                   | V CC - 0.6 | V       |\\n|               | Voltage 7 9 10                        |                | V PP = > 247mV                                      | 0.8  |                   | V CC - 0.6 | V       |\\n| V O (pp)      | Output Voltage Swing,                 |                | V CC = 3.3V, f REF  2GHz                           | 0.45 | 0.75              | 1.0        | V       |\\n|               | Peak-to-Peak                          |                | V CC = 2.5V, f REF  2GHz                           | 0.4  | 0.65              | 1.0        | V       |\\n| V DIFF_OUT    | Differential Output Voltage Swing,    |                | V CC = 3.3V, f REF  2GHz                           | 0.9  | 1.5               | 2.0        | V       |\\n|               | Peak-to-Peak                          |                | V CC = 2.5V, f REF  2GHz                           | 0.8  | 1.3               | 2.0        | V       |\\n\\n![Image](REN_8SLVP1204_DST_20210520-with-image-refs_artifacts/image_000007_d0d62f8722186d339a0a72dbbc0e6846f951fa1d281782430cc0ce0df19190a8.png)\\n\\n- NOTE 6. Defined as skew between outputs on different devices operating at the same supply voltage, same frequency, same temperature and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cros -spoint.\\n- NOTE 7. Qx, nQx outputs measured differentially. See MUX Isolation diagram in the Parameter Measurement Information section.\\n- NOTE 8. For single-ended LVCMOS input applications, refer to the Applications section Wiring the Differential Input Levels to Accept Sin -gle-ended Levels (Figures 1 and 2).\\n- NOTE 9. V IL  should not be less than -0.3V. V IH  should not be higher than V CC .\\n\\nNOTE 10. Common mode input voltage is defined as the crosspoint.\", \"## Additive Phase Jitter\\n\\nThe spectral purity in a band at a specific offset from the fundamental compared to the power of the fundamental is called the dBc Phase Noise. This value is normally expressed using a Phase noise plot and is most often the specified plot in many applications. Phase noise is defined as the ratio of the noise power present in a 1Hz band at a specified offset from the fundamental frequency to the power value of the fundamental. This ratio is expressed in decibels (dBm) or a ratio of the power in the 1Hz band to the power in the fundamental. When the required offset is specified, the phase noise is called a dBc value, which simply means dBm at a specified offset from the fundamental. By investigating jitter in the frequency domain, we get a better understanding of its effects on the desired application over the entire time record of the signal. It is mathematically possible to calculate an expected bit error rate given a phase noise plot.\\n\\n![Image](REN_8SLVP1204_DST_20210520-with-image-refs_artifacts/image_000008_54b2d02bfaac662c63c450299e32c6b78ca12ec91956d41024e03a9544c73e09.png)\\n\\nAs with most timing specifications, phase noise measurements has issues relating to the limitations of the equipment. Often the noise floor of the equipment is higher than the noise floor of the device. This is illustrated above. The device meets the noise floor of what is shown, but can actually be lower. The phase noise is dependent on the input source and measurement equipment.\\n\\nMeasured using a Wenzel 156.25MHz Oscillator as the input source.\\n## Parameter Measurement Information\\n\\n![Image](REN_8SLVP1204_DST_20210520-with-image-refs_artifacts/image_000009_d6c7c7b53b7ada50ddaf367833768bf245f44f67b16a25ff8b4cdb23c127538c.png)\\n\\n3.3V ±10% LVPECL Output Load Test Circuit\\n\\n![Image](REN_8SLVP1204_DST_20210520-with-image-refs_artifacts/image_000010_59da8a3746af7b0a808a9fd6c1780ba8667592a058883b57a276942f268f1e18.png)\\n\\n2.5V LVPECL Output Load Test Circuit\\n\\n![Image](REN_8SLVP1204_DST_20210520-with-image-refs_artifacts/image_000011_95f055b1de61caacb6af4a55dcfaa9ba13fde2f57cbd05d81a75bfa75f6fd531.png)\\n\\nPart-to-Part Skew\\n\\n![Image](REN_8SLVP1204_DST_20210520-with-image-refs_artifacts/image_000012_40f42f7b6287094a2aaddf7ee4c549072fcdd1d96a75dce7f5979a6cdf582167.png)\\n\\n3.3V ±5% LVPECL Output Load Test Circuit\\n\\nDifferential Input Level\\n\\n![Image](REN_8SLVP1204_DST_20210520-with-image-refs_artifacts/image_000013_14915ec41b9739109580f9e4f2a6ed8dc953b1de52fe7720c575844e64e3fd89.png)\\n\\nPulse Skew\\n\\n![Image](REN_8SLVP1204_DST_20210520-with-image-refs_artifacts/image_000014_afb6b10fa246d2c41100625f56134780bca5b2405e47f4b02d1e5b95aa9afa8b.png)\\n## Parameter Measurement Information, continued\\n\\n![Image](REN_8SLVP1204_DST_20210520-with-image-refs_artifacts/image_000015_835f8c9a10e63e07fb98020f1567d734a780ab3b603a68cb3ad50e8bdbe10cbf.png)\\n\\n![Image](REN_8SLVP1204_DST_20210520-with-image-refs_artifacts/image_000016_4b2099afa538e7521933382c89c7eeef6bd520cba1fd68a97193da9b15749594.png)\\n\\nInput Skew\\n\\nOutput Skew\\n\\n![Image](REN_8SLVP1204_DST_20210520-with-image-refs_artifacts/image_000017_f24dc766f612128ceaf90bb499dd280bdf8cf199a76885da08f1e925bf79446f.png)\\n\\nOutput Rise/Fall Time\\n\\n![Image](REN_8SLVP1204_DST_20210520-with-image-refs_artifacts/image_000018_dac9bcac814cbca95b57749101303fceabca85e3c08ab70aa991e8e2df2f4675.png)\\n\\nMUX Isolation\\n\\nPropagation Delay\\n\\n![Image](REN_8SLVP1204_DST_20210520-with-image-refs_artifacts/image_000019_13f80214ddd821cef490ea4b72fa714c21560b52b32c41be64e6584814445ec5.png)\\n## Applications Information\\n## Wiring the Differential Input to Accept Single-Ended Levels\\n\\nThe 8SLVP1204 inputs can be interfaced to LVPECL, LVDS, CML or LVCMOS drivers. Figure 1A illustrates how to DC couple a single LVCMOS input to the 8SLVP1204. The value of the series resistance RS is calculated as the difference between the transmission line impedance and the driver output impedance. This resistor should be placed close to the LVCMOS driver. To avoid cross-coupling of single-ended LVCMOS signals, apply the LVCMOS signals to no more than one PCLK input.\\n\\nA practical method to implement Vth is shown in Figure 1B below. The reference voltage Vth = V1 = V CC /2, is generated by the bias resistors R1 and R2. The bypass capacitor (C1) is used to help filter noise on the DC bias. This bias circuit should be located as close to the input pin as possible.\\n\\nThe ratio of R1 and R2 might need to be adjusted to position the V1 in the center of the input voltage swing. For example, if the input clock swing is 2.5V and V CC  = 3.3V, R1 and R2 value should be adjusted to set V1 at 1.25V. The values below apply when both the single-ended swing and V CC  are at the same voltage.\\n\\nWhen using single-ended signaling, the noise rejection benefits of differential signaling are reduced. Even though the differential input can handle full rail LVCMOS signaling, it is recommended that the amplitude be reduced, particularly if both input references are LVCMOS to minimize cross talk. The datasheet specifies a lower differential amplitude, however this only applies to differential signals. For single-ended applications, the swing can be larger, however V IL cannot be less than -0.3V and V IH  cannot be more than V CC  + 0.3V.\\n\\nFigure 1A. DC-Coupling a Single LVCMOS Input to the 8SLVP1204\\n\\n![Image](REN_8SLVP1204_DST_20210520-with-image-refs_artifacts/image_000020_3dfa68cd022bbfbafe3916cd43afead27607c0a7c1f9837d5414c1573474a239.png)\\n\\nThis configuration requires that the sum of the output impedance of the driver (Ro) and the series resistance (Rs) equals the transmission line impedance. R3 and R4 in parallel should equal the transmission line impedance; for most 50  applications, R3 and R4 will be 100  . The values of the resistors can be increased to reduce the loading for slower and weaker LVCMOS driver.\\n\\nFigure 1B shows a way to attenuate the PCLK input level by a factor of two as well as matching the transmission line between the LVCMOS driver and the 8SLVP1204 at both the source and the load.\\n\\nThough some of the recommended components of Figure 1B might not be used, the pads should be placed in the layout so that they can be utilized for debugging purposes. The datasheet specifications are characterized and guaranteed by using a differential signal.\\n\\n![Image](REN_8SLVP1204_DST_20210520-with-image-refs_artifacts/image_000021_5cad314d7ccb764551eda358ec757ee6cf8a821245087a9a6901a230ec0e9b08.png)\\n\\nFigure 1B. Alternative DC Coupling a Single LVCMOS Input to the 8SLVP1204\\n\\n![Image](REN_8SLVP1204_DST_20210520-with-image-refs_artifacts/image_000022_a46270e553e3b924108c307b8940c27446f5594f95b3bc8a808c4cbc9e5d05af.png)\\n## 3.3V LVPECL Clock Input Interface\\n\\nThe PCLK /nPCLK accepts LVPECL, LVDS, CML and other differential signals. Both signals must meet the V PP  and V CMR  input requirements. Figures 2A to 2E show interface examples for the PCLK/ nPCLK input driven by the most common driver types. The\\n\\n![Image](REN_8SLVP1204_DST_20210520-with-image-refs_artifacts/image_000023_1b4e80f874c6bc4ce221ee4ba06f89b1f936d8ab29745a1078eac09bc81d9d09.png)\\n\\nFigure 2A. PCLK/nPCLK Input Driven by a CML Driver\\n\\nFigure 2C. PCLK/nPCLK Input Driven by a 3.3V LVPECL Driver\\n\\n![Image](REN_8SLVP1204_DST_20210520-with-image-refs_artifacts/image_000024_46f84cee9fe0c59b34738067c653f51728e6c377fbe136e9cea134a28636236d.png)\\n\\nFigure 2E. PCLK/nPCLK Input Driven by a 3.3V LVDS Driver\\n\\n![Image](REN_8SLVP1204_DST_20210520-with-image-refs_artifacts/image_000025_27b529c9649f43a8bffa514f1643a7f513b542388b40ca2f2f09fc1ed431cb9e.png)\\n\\ninput interfaces suggested here are examples only. If the driver is from another vendor, use their termination recommendation. Please consult with the vendor of the driver component to confirm the driver termination requirements.\\n\\nFigure 2B. PCLK/nPCLK Input Driven by a Built-In Pullup CML Driver\\n\\n![Image](REN_8SLVP1204_DST_20210520-with-image-refs_artifacts/image_000026_a986d827f82f7ac1dbc43b707888b4b190d937027393b626c08b60bfda046cfa.png)\\n\\nFigure 2D. PCLK/nPCLK Input Driven by a 3.3V LVPECL Driver with AC Couple\\n\\n![Image](REN_8SLVP1204_DST_20210520-with-image-refs_artifacts/image_000027_5fa7e0ff066cd797549ea717f00e56bb3dbd1eb8de4cc03c0585eb80a27f527b.png)\", \"## 2.5V LVPECL Clock Input Interface\\n\\nThe PCLK /nPCLK accepts LVPECL, LVDS, CML and other differential signals. Both signals must meet the V PP  and V CMR  input requirements. Figures 3A to 3E show interface examples for the PCLK/ nPCLK input driven by the most common driver types. The\\n\\n![Image](REN_8SLVP1204_DST_20210520-with-image-refs_artifacts/image_000028_b129e07de15b46a271c2489b75f0accec53b43c4c6a27428eddac32c3f5df161.png)\\n\\nFigure 3A. PCLK/nPCLK Input Driven by a CML Driver\\n\\n![Image](REN_8SLVP1204_DST_20210520-with-image-refs_artifacts/image_000029_a65478dade963fbca8b06ecf01de394a872d2ca1c0356756cbb0ea70cb9b4f23.png)\\n\\nFigure 3C. PCLK/nPCLK Input Driven by a 2.5V LVPECL Driver\\n\\n![Image](REN_8SLVP1204_DST_20210520-with-image-refs_artifacts/image_000030_b8bdc3f68cf47bde2d22a1d3b0b52b79bbda7bef0eaca93a8658d3a34fa2b0b1.png)\\n\\nFigure 3E. PCLK/nPCLK Input Driven by a 2.5V LVDS Driver\\n\\n![Image](REN_8SLVP1204_DST_20210520-with-image-refs_artifacts/image_000031_a46270e553e3b924108c307b8940c27446f5594f95b3bc8a808c4cbc9e5d05af.png)\\n\\ninput interfaces suggested here are examples only. If the driver is from another vendor, use their termination recommendation. Please consult with the vendor of the driver component to confirm the driver termination requirements.\\n\\nFigure 3B. PCLK/nPCLK Input Driven by a Built-In Pullup CML Driver\\n\\n![Image](REN_8SLVP1204_DST_20210520-with-image-refs_artifacts/image_000032_53b43266f4d1a9928d96347dcd4d5cc0fc0883e1d41bb02e7f13b0ff544ee156.png)\\n\\nFigure 3D. PCLK/nPCLK Input Driven by a 2.5V LVPECL Driver with AC Couple\\n\\n![Image](REN_8SLVP1204_DST_20210520-with-image-refs_artifacts/image_000033_bba96478b9e44c945e502a017c5853dbd2c6fae4e278d742592d2c26486d4fd9.png)\\n## Recommendations for Unused Input and Output Pins\\n## Inputs:\\n## Outputs:\\n## PCLK/nPCLK Inputs\\n\\nFor applications not requiring the use of a differential input, both the PCLK and nPCLK pins can be left floating. Though not required, but for additional protection, a 1k  resistor can be tied from PCLK to ground.\\n## VFQFPN EPAD Thermal Release Path\\n\\nIn order to maximize both the removal of heat from the package and the electrical performance, a land pattern must be incorporated on the Printed Circuit Board (PCB) within the footprint of the package corresponding to the exposed metal pad or exposed heat slug on the package, as shown in Figure 4. The solderable area on the PCB, as defined by the solder mask, should be at least the same size/shape as the exposed pad/slug area on the package to maximize the thermal/electrical performance. Sufficient clearance should be designed on the PCB between the outer edges of the land pattern and the inner edges of pad pattern for the leads to avoid any shorts.\\n\\nWhile the land pattern on the PCB provides a means of heat transfer and electrical grounding from the package to the board through a solder joint, thermal vias are necessary to effectively conduct from the surface of the PCB to the ground plane(s). The land pattern must be connected to ground through these vias. The vias act as 'heat pipes'. The number of vias (i.e. 'heat pipes') are application specific and dependent upon the package power dissipation as well as electrical conductivity requirements. Thus, thermal and electrical analysis and/or testing are recommended to determine the minimum number needed. Maximum thermal and electrical performance is achieved when an array of vias is incorporated in the land pattern. It is recommended to use as many vias connected to ground as possible. It is also recommended that the via diameter should be 12 to 13mils (0.30 to 0.33mm) with 1oz copper via barrel plating. This is desirable to avoid any solder wicking inside the via during the soldering process which may result in voids in solder between the exposed pad/slug and the thermal land. Precautions should be taken to eliminate any solder voids between the exposed heat slug and the land pattern. Note: These recommendations are to be used as a guideline only. For further information, please refer to the Application Note on the Surface Mount Assembly of Amkor's Thermally/ Electrically Enhance Leadframe Base Package, Amkor Technology.\\n\\nFigure 4. P.C. Assembly for Exposed Pad Thermal Release Path - Side View (drawing not to scale)\\n\\n![Image](REN_8SLVP1204_DST_20210520-with-image-refs_artifacts/image_000034_d1d41c8240ec5b41f554627d10f1fedee86a25f2d40bfb776254e26ff4b43600.png)\\n## LVPECL Outputs\\n\\nAll unused LVPECL output pairs can be left floating. We recommend that there is no trace attached. Both sides of the differential output pair should either be left floating or terminated.\\n## Termination for 3.3V LVPECL Outputs\\n\\nThe clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.\\n\\nThe differential outputs are a low impedance follower output that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive 50 \\n\\n![Image](REN_8SLVP1204_DST_20210520-with-image-refs_artifacts/image_000035_ab904b971f88cd640c427a6a83cc34e4f9fb90f4c0ed0e969be2ebe7d386610f.png)\\n\\nFigure 5A. 3.3V LVPECL Output Termination\\n\\n![Image](REN_8SLVP1204_DST_20210520-with-image-refs_artifacts/image_000036_d0d62f8722186d339a0a72dbbc0e6846f951fa1d281782430cc0ce0df19190a8.png)\\n\\ntransmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. Figures 5A and 5B show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.\\n\\nFigure 5B. 3.3V LVPECL Output Termination\\n\\n![Image](REN_8SLVP1204_DST_20210520-with-image-refs_artifacts/image_000037_b25e15b7f4cecc91bc61622d46b913a6970b19dd1692067206ee0147e05110f7.png)\\n## Termination for 2.5V LVPECL Outputs\\n\\nFigure 6A and Figure 6B show examples of termination for 2.5V LVPECL driver. These terminations are equivalent to terminating 50  to V CC  - 2V. For V CC  = 2.5V, the V CC  - 2V is very close to ground\\n\\nFigure 6A. 2.5V LVPECL Driver Termination Example\\n\\n![Image](REN_8SLVP1204_DST_20210520-with-image-refs_artifacts/image_000038_1d55fabcb5ecd9bc16b2da9593cae7cee13280184ab9f8e7b7f6308febbc021e.png)\\n\\nFigure 6C. 2.5V LVPECL Driver Termination Example\\n\\n![Image](REN_8SLVP1204_DST_20210520-with-image-refs_artifacts/image_000039_651cba4351dba5763217ee22accf56d7dc9d47d51dd11670b923b98234eaf39e.png)\\n\\nlevel. The R3 in Figure 6B can be eliminated and the termination is shown in Figure 6C.\\n\\nFigure 6B. 2.5V LVPECL Driver Termination Example\\n\\n![Image](REN_8SLVP1204_DST_20210520-with-image-refs_artifacts/image_000040_d0610cd1aeb1890afd7d35dae346bc053bf3b2a9b3aee7b14d59d71415aa3d4d.png)\\n## Termination for Q, nQ LVPECL Outputs AC-Coupled into HCSL-Receiver\\n\\nFigure 7. LVPECL Output AC-Coupled into HCSL Receiver\\n\\n![Image](REN_8SLVP1204_DST_20210520-with-image-refs_artifacts/image_000041_34dcc8f394a920436e7fe34aa657c3ffbcbf48296e5cee223ef868f00a7decc6.png)\\n## Table 6. Termination Resistors\\n\\n|     | V CC = 2.5V   | V CC = 3.3V   |\\n|-----|---------------|---------------|\\n| R T | 100Ω          | 180Ω          |\\n\\nTable 7. HCSL Receiver Voltage Bias\\n\\n|           | V DD = 2.5V   | V DD = 3.3V   |\\n|-----------|---------------|---------------|\\n| R 1 , R 3 | 357Ω          | 470Ω          |\\n| R 2 , R 4 | 58Ω           | 56Ω           |\\n\\n![Image](REN_8SLVP1204_DST_20210520-with-image-refs_artifacts/image_000042_a46270e553e3b924108c307b8940c27446f5594f95b3bc8a808c4cbc9e5d05af.png)\\n## 3.3V ±10% Power Considerations\\n\\nThis section provides information on power dissipation and junction temperature for the 8SLVP1204. Equations and example calculations are also provided.\\n## 1. Power Dissipation.\\n\\nThe total power dissipation for the 8SLVP1204 is the sum of the core power plus the power dissipated due to loading. The following is the power dissipation for V CC  = 3.63V.\\n\\nNOTE: Please refer to Section 3 for details on calculating power dissipated due to loading.\\n\\nThe maximum current at 85° is as follows:\", \"## I EE\\\\_MAX  = 65mA\\n\\n- · Power (core) MAX  = V CC\\\\_MAX  * I EE\\\\_MAX  = 3.63V * 60mA = 217.80mW\\n- · Power (outputs) MAX  = 33.2mW/Loaded Output pair\\n\\nIf all outputs are loaded, the total power is 4 * 33.2mW = 132.8mW\\n\\nTotal Power\\\\_ MAX  (3.63V, with all outputs switching) = 217.80mW + 132.8mW = 350.60mW\\n## 2.   Junction Temperature.\\n\\nJunction temperature, Tj, is the temperature at the junction of the bond wire and bond pad directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature, Tj, to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.\\n\\nThe equation for Tj is as follows: Tj =  JA  * Pd\\\\_total + T A\\n\\nTj = Junction Temperature\\n\\n JA  = Junction-to-Ambient Thermal Resistance\\n\\nPd\\\\_total = Total Device Power Dissipation (example calculation is in section 1 above)\\n\\nT A = Ambient Temperature\\n\\nIn order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  JA must be used. Assuming no air flow and a multi-layer board, the appropriate value is 74.7°C/W per Table 6 below.\\n\\nTherefore, Tj for an ambient temperature of 85°C with all outputs switching is:\\n\\n85°C + 0.351W * 74.7°C/W = 111.2°C. This is below the limit of 125°C.\\n\\nThis calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer).\\n## Table 8. Thermal Resistance  JA for 16-Lead VFQFPN, Forced Convection\\n\\n|  JA by Velocity                            |  JA by Velocity   |  JA by Velocity   |  JA by Velocity   |\\n|---------------------------------------------|--------------------|--------------------|--------------------|\\n| Meters per Second                           | 0                  | 1                  | 2.5                |\\n| Multi-Layer PCB, JEDEC Standard Test Boards | 74.7°C/W           | 65.3°C/W           | 58.5°C/W           |\\n## 3. Calculations and Equations.\\n\\nThe purpose of this section is to calculate the power dissipation for the LVPECL output pair.\\n\\nLVPECL output driver circuit and termination are shown in Figure 7.\\n\\nFigure 8. LVPECL Driver Circuit and Termination\\n\\n![Image](REN_8SLVP1204_DST_20210520-with-image-refs_artifacts/image_000043_473fbae996b22547f911b22637a0d891bf7d5c0d17e10527d14800b38fe12bba.png)\\n\\nTo calculate power dissipation due to loading, use the following equations which assume a 50  load, and a termination voltage of V CC  - 2V. These are typical calculations.\\n\\n- · For logic high, V OUT  = V OH\\\\_MAX  = V CC\\\\_MAX - 0.7V (V CC\\\\_MAX  - V OH\\\\_MAX ) = 0.7V\\n- · For logic low, V OUT  = V OL\\\\_MAX  = V CC\\\\_MAX - 1.5V (V CC\\\\_MAX  - V OL\\\\_MAX ) = 1.5V\\n\\nPd\\\\_H is power dissipation when the output drives high.\\n\\nPd\\\\_L is the power dissipation when the output drives low.\\n\\nPd\\\\_H = [(V OH\\\\_MAX  - (V CC\\\\_MAX  - 2V))/R L ] * (V CC\\\\_MAX  - V OH\\\\_MAX ) = [(2V - (V CC\\\\_MAX  - V OH\\\\_MAX ))/R L ] * (V CC\\\\_MAX  - V OH\\\\_MAX ) = [(2V - 0.7V)/50  ] * 0.7V = 18.2mW\\n\\n<!-- formula-not-decoded -->\\n\\nTotal Power Dissipation per output pair = Pd\\\\_H + Pd\\\\_L = 33.2mW\\n\\n![Image](REN_8SLVP1204_DST_20210520-with-image-refs_artifacts/image_000044_a46270e553e3b924108c307b8940c27446f5594f95b3bc8a808c4cbc9e5d05af.png)\\n\\n![Image](REN_8SLVP1204_DST_20210520-with-image-refs_artifacts/image_000045_1bec52228f8a4910fc2f728b764f15f73767eeeae2dc953fb95eca66aa380f8d.png)\\n## Case Temperature Considerations\\n\\nThis device supports applications in a natural convection environment which does not have any thermal conductivity through ambient air. The printed circuit board (PCB) is typically in a sealed enclosure without any natural or forced air flow and is kept at or below a specific temperature. The device package design incorporates an exposed pad (ePad) with enhanced thermal parameters which is soldered to the PCB where most of the heat escapes from the bottom exposed pad. For this type of application, it is recommended to use the junction-to-board thermal characterization parameter  JB  (Psi-JB) to calculate the junction temperature (T J ) and ensure it does not exceed the maximum allowed junction temperature in the Absolute Maximum Rating table.\\n\\nThe junction-to-board thermal characterization parameter,  JB , is calculated using the following equation:\\n## TJ  = T CB  +  JB  x P d , Where\\n\\nTJ  = Junction temperature at steady state condition in ( o C).\\n\\nTCB  = Case temperature (Bottom) at steady state condition in ( o C).\\n\\n JB  = Thermal characterization parameter to report the difference between junction temperature and the temperature of the board measured at the top surface of the board.\\n\\nPd  = power dissipation (W) in desired operating configuration.\\n\\n![Image](REN_8SLVP1204_DST_20210520-with-image-refs_artifacts/image_000046_5a1e8a239525af339ff2e96941e55b050e479b5895c756ec8f2032e27dd41451.png)\\n\\nThe ePad provides a low thermal resistance path for heat transfer to the PCB and represents the key pathway to transfer heat away from the IC to the PCB. It's critical that the connection of the exposed pad to the PCB is properly constructed to maintain the desired IC case temperature (T CB ). A good connection ensures that temperature at the exposed pad (T CB ) and the board temperature (T B ) are relatively the same. An improper connection can lead to increased junction temperature, increased power consumption and decreased electrical performance. In addition, there could be long-term reliability issues and increased failure rate.\\n## Example Calculation for Junction Temperature (T J ): T J  = T CB  +  JB  x P d\\n\\nPackage type:\\n\\n16-Lead VFQFPN\\n\\nBody size:\\n\\n3mm x 3mm x0.9mm\\n\\nePad size:\\n\\n1.7mm x 1.7mm\\n\\nThermal Via:\\n\\n2 x 2 matrix\\n\\n JB\\n\\n5.1 C/W\\n\\nT CB\\n\\n105 o C\\n\\nPd\\n\\n0.351 W\\n\\nFor the variables above, the junction temperature is equal to 107 o C. Since this is below the maximum junction temperature of 125 o C, there are no long term reliability concerns. In addition, since the junction temperature at which the device was characterized using forced convection is 111.2 o C, this device can function without the degradation of the specified AC or DC parameters.\\n## Reliability Information\", \"## Table 9.  JA vs. Air Flow Table for a 16-Lead VFQFPN\\n\\n|  JA at 0 Air Flow                          |  JA at 0 Air Flow   |  JA at 0 Air Flow   |  JA at 0 Air Flow   |\\n|---------------------------------------------|----------------------|----------------------|----------------------|\\n| Meters per Second                           | 0                    | 1                    | 2.5                  |\\n| Multi-Layer PCB, JEDEC Standard Test Boards | 74.7°C/W             | 65.3°C/W             | 58.5°C/W             |\\n## Transistor Count\\n\\nThe transistor count for the 8SLVP1204 is: 258\\n## Package Outline Drawings\\n\\nThe package outline drawings are located at the end of this document and are accessible from the Renesas website (see Ordering Information for POD links). The package information is the most current data available and is subject to change without revision of this document.\\n## Ordering Information\\n## Table 10. Ordering Information\\n\\n| Part/Order Number   | Marking   | Package                      | Shipping Packaging                        | Temperature    |\\n|---------------------|-----------|------------------------------|-------------------------------------------|----------------|\\n| 8SLVP1204ANLGI      | 204AI     | 3.0 × 3.0 × 0.9 mm 16-VFQFPN | Tube                                      | -40°C to +85°C |\\n| 8SLVP1204ANLGI8     | 204AI     | 3.0 × 3.0 × 0.9 mm 16-VFQFPN | Tape & Reel, Pin 1 Orientation: EIA-481-C | -40°C to +85°C |\\n| 8SLVP1204ANLGI/W    | 204AI     | 3.0 × 3.0 × 0.9 mm 16-VFQFPN | Tape & Reel, Pin 1 Orientation: EIA-481-D | -40°C to +85°C |\\n\\nTable 11. Pin 1 Orientation in Tape and Reel Packaging\\n\\n![Image](REN_8SLVP1204_DST_20210520-with-image-refs_artifacts/image_000047_6b005b3c17edfa46893fdb90b11a3e814f7197c345d98eec52499b3888afb19c.png)\\n\\n![Image](REN_8SLVP1204_DST_20210520-with-image-refs_artifacts/image_000048_3611855db4b4738716a7bbd019fad6c40067c52f12cd83c330a27d2377c42908.png)\\n\\n| Part Number Suffix   | Pin 1 Orientation      | Illustration   |\\n|----------------------|------------------------|----------------|\\n| 8                    | Quadrant 1 (EIA-481-C) |                |\\n| /W                   | Quadrant 2 (EIA-481-D) |                |\\n\\n![Image](REN_8SLVP1204_DST_20210520-with-image-refs_artifacts/image_000049_a46270e553e3b924108c307b8940c27446f5594f95b3bc8a808c4cbc9e5d05af.png)\\n## Revision History\\n\\n| Revision Date      | Description of Change                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |\\n|--------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|\\n| May 20, 2021       | • Added Termination for Q, nQ LVPECL Outputs AC-Coupled into HCSL-Receiver section. • Added Features bullet: Supports PCI Express Gen1-5.                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |\\n| November 29, 2018  | • Updated the description of Absolute Maximum Ratings. • Added Recommended Operating Conditions.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |\\n| September 13, 2018 | Added Note 2 to Table 5B.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |\\n| March 13, 2018     | • Updated the package outline drawings; however, no technical changes. • Completed other minor changes.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |\\n| June 8, 2015       | • Features Section - Added Case Temperature bullet. • Added Case Temperature Considerations.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |\\n| December 19, 2014  | • AC Characteristic Tables - added V CMR spec. • Updated header/footer throughout the datasheet.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |\\n| February 25, 2014  | Ordering Info: Changed Tray to Tube.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |\\n| March 20, 2014     | V PP Deleted reference to NOTE 5; V O (pp) corrected typo '  '; V DIFF_OUT corrected typo '  ' V PP Deleted reference to NOTE 5; V O (pp) corrected typo '  '; V DIFF_OUT corrected typo '  ' Output Rise/Fall; changed V SWING to V O (pp)                                                                                                                                                                                                                                                                                                                                                                |\\n| January 27, 2014   | Changed NOTE 7 to read: V IL should not be less than -0.3V. V IH should not be higher than V CC .                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |\\n| September 30, 2013 | Features section, 10th bullet; changed 65mA to 60mA. V REF ; added Minimum and Maximum values. V OH ; added Minimum and Maximum values. V OL ; added Minimum and Maximum values.                                                                                                                                                                                                                                                                                                                                                                                                                               |\\n| April 8, 2013      | • Features section - added Differential PCLK bullet referencing single-ended LVCMOS input. • Added 3.3V ±10% Power Supply DC Characteristics Table. • Added 3.3V ±10% LVCMOS/LVTTL DC Characteristics Table. • Added 3.3V ±10% LVPECL DC Characteristics Table. • AC Characteristics Table, added NOTE 6. • Added 3.3V ±10% AC Characteristics Table and added NOTE 6. • Parameter Measurement Information section - added 3.3V±10% LVPECL Output Load Test Circuit Diagram. • Updated application note, Wiring the Differential Inputs to Accept Single-ended Levels. • Updated Power Considerations section. |\\n## Package Outline Drawing\\n\\n![Image](REN_8SLVP1204_DST_20210520-with-image-refs_artifacts/image_000050_3295a3a4217ddba3ee5726b5ae5c1ccefa10dc0b356cdc352b94a55661e929c0.png)\\n\\nPSC-4169-02\\n\\nNLG16P2 16-VFQFPN 3.0 x 3.0 x 0.9 mm Body, 0.5mm Pitch Rev.07, Apr 17, 2025\\n\\n![Image](REN_8SLVP1204_DST_20210520-with-image-refs_artifacts/image_000051_29acb59dd0dc7ecc6d2b3a38d4bea48b3be1b4d9d4e1348e3d6f1e79b02e7517.png)\\n\\n- 1. JEDEC compatible.\\n\\n- 2. All dimensions are in mm and angles are in degrees.\\n\\n- 3. Use ±0.05 mm for the non-toleranced dimensions.\\n\\n- 4. Numbers in (  ) are for references only.\\n## IMPORTANT NOTICE AND DISCLAIMER\\n\\nRENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ('RENESAS') PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES 'AS IS' AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.\\n\\nThese resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.\\n\\n(Disclaimer Rev.1.01)\\n## Corporate Headquarters\\n\\nTOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com\\n## Trademarks\\n\\nRenesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property  of their respective owners.\\n## Contact Information\\n\\nFor further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com/contact-us/.\"]",
  "current_idx": 8
}