<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_U_A_M_4e10f310_D107e0p0</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_U_A_M_4e10f310_D107e0p0'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_U_A_M_4e10f310_D107e0p0')">rsnoc_z_H_R_U_A_M_4e10f310_D107e0p0</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 49.41</td>
<td class="s7 cl rt"><a href="mod75.html#Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod75.html#Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod75.html#Toggle" > 10.15</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod75.html#Branch" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod75.html#inst_tag_10214"  onclick="showContent('inst_tag_10214')">config_ss_tb.DUT.flexnoc.Switch6_main.Mux_Switch20.Am</a></td>
<td class="s4 cl rt"> 46.99</td>
<td class="s7 cl rt"><a href="mod75.html#inst_tag_10214_Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod75.html#inst_tag_10214_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod75.html#inst_tag_10214_Toggle" >  0.47</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod75.html#inst_tag_10214_Branch" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod75.html#inst_tag_10215"  onclick="showContent('inst_tag_10215')">config_ss_tb.DUT.flexnoc.Switch6_main.Mux_Switch23.Am</a></td>
<td class="s4 cl rt"> 46.99</td>
<td class="s7 cl rt"><a href="mod75.html#inst_tag_10215_Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod75.html#inst_tag_10215_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod75.html#inst_tag_10215_Toggle" >  0.47</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod75.html#inst_tag_10215_Branch" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod75.html#inst_tag_10217"  onclick="showContent('inst_tag_10217')">config_ss_tb.DUT.flexnoc.Switch6_main.Mux_Switch14.Am</a></td>
<td class="s4 cl rt"> 46.99</td>
<td class="s7 cl rt"><a href="mod75.html#inst_tag_10217_Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod75.html#inst_tag_10217_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod75.html#inst_tag_10217_Toggle" >  0.47</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod75.html#inst_tag_10217_Branch" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod75.html#inst_tag_10218"  onclick="showContent('inst_tag_10218')">config_ss_tb.DUT.flexnoc.Switch6_main.Mux_Switch13.Am</a></td>
<td class="s4 cl rt"> 46.99</td>
<td class="s7 cl rt"><a href="mod75.html#inst_tag_10218_Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod75.html#inst_tag_10218_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod75.html#inst_tag_10218_Toggle" >  0.47</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod75.html#inst_tag_10218_Branch" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod75.html#inst_tag_10216"  onclick="showContent('inst_tag_10216')">config_ss_tb.DUT.flexnoc.Switch6_main.Mux_Switch16.Am</a></td>
<td class="s4 cl rt"> 49.41</td>
<td class="s7 cl rt"><a href="mod75.html#inst_tag_10216_Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod75.html#inst_tag_10216_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod75.html#inst_tag_10216_Toggle" > 10.15</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod75.html#inst_tag_10216_Branch" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_10214'>
<hr>
<a name="inst_tag_10214"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy4.html#tag_urg_inst_10214" >config_ss_tb.DUT.flexnoc.Switch6_main.Mux_Switch20.Am</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.99</td>
<td class="s7 cl rt"><a href="mod75.html#inst_tag_10214_Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod75.html#inst_tag_10214_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod75.html#inst_tag_10214_Toggle" >  0.47</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod75.html#inst_tag_10214_Branch" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.83</td>
<td class="s8 cl rt"> 81.82</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.49</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.43</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.43</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod649.html#inst_tag_212324" >Mux_Switch20</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod178_0.html#inst_tag_29772" id="tag_urg_inst_29772">un9c3a7914</a></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod178_0.html#inst_tag_29773" id="tag_urg_inst_29773">un9c3a7914_0</a></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod178_0.html#inst_tag_29774" id="tag_urg_inst_29774">un9c3a7914_1</a></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod178_0.html#inst_tag_29775" id="tag_urg_inst_29775">un9c3a7914_2</a></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod907.html#inst_tag_298308" id="tag_urg_inst_298308">ur</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_1.html#inst_tag_774" id="tag_urg_inst_774">ursrrrg</a></td>
<td class="s8 cl rt"> 81.82</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_10215'>
<hr>
<a name="inst_tag_10215"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy4.html#tag_urg_inst_10215" >config_ss_tb.DUT.flexnoc.Switch6_main.Mux_Switch23.Am</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.99</td>
<td class="s7 cl rt"><a href="mod75.html#inst_tag_10215_Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod75.html#inst_tag_10215_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod75.html#inst_tag_10215_Toggle" >  0.47</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod75.html#inst_tag_10215_Branch" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.83</td>
<td class="s8 cl rt"> 81.82</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.49</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.43</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.43</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod649.html#inst_tag_212325" >Mux_Switch23</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod178_0.html#inst_tag_29776" id="tag_urg_inst_29776">un9c3a7914</a></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod178_0.html#inst_tag_29777" id="tag_urg_inst_29777">un9c3a7914_0</a></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod178_0.html#inst_tag_29778" id="tag_urg_inst_29778">un9c3a7914_1</a></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod178_0.html#inst_tag_29779" id="tag_urg_inst_29779">un9c3a7914_2</a></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod907.html#inst_tag_298309" id="tag_urg_inst_298309">ur</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_1.html#inst_tag_775" id="tag_urg_inst_775">ursrrrg</a></td>
<td class="s8 cl rt"> 81.82</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_10217'>
<hr>
<a name="inst_tag_10217"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy4.html#tag_urg_inst_10217" >config_ss_tb.DUT.flexnoc.Switch6_main.Mux_Switch14.Am</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.99</td>
<td class="s7 cl rt"><a href="mod75.html#inst_tag_10217_Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod75.html#inst_tag_10217_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod75.html#inst_tag_10217_Toggle" >  0.47</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod75.html#inst_tag_10217_Branch" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.83</td>
<td class="s8 cl rt"> 81.82</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.49</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.43</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.43</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod649.html#inst_tag_212327" >Mux_Switch14</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod178_0.html#inst_tag_29787" id="tag_urg_inst_29787">un9c3a7914</a></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod178_0.html#inst_tag_29788" id="tag_urg_inst_29788">un9c3a7914_0</a></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod178_0.html#inst_tag_29789" id="tag_urg_inst_29789">un9c3a7914_1</a></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod178_0.html#inst_tag_29790" id="tag_urg_inst_29790">un9c3a7914_2</a></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod907.html#inst_tag_298311" id="tag_urg_inst_298311">ur</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_1.html#inst_tag_778" id="tag_urg_inst_778">ursrrrg</a></td>
<td class="s8 cl rt"> 81.82</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_10218'>
<hr>
<a name="inst_tag_10218"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy4.html#tag_urg_inst_10218" >config_ss_tb.DUT.flexnoc.Switch6_main.Mux_Switch13.Am</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.99</td>
<td class="s7 cl rt"><a href="mod75.html#inst_tag_10218_Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod75.html#inst_tag_10218_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod75.html#inst_tag_10218_Toggle" >  0.47</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod75.html#inst_tag_10218_Branch" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.83</td>
<td class="s8 cl rt"> 81.82</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.49</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.43</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.43</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod649.html#inst_tag_212328" >Mux_Switch13</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod178_0.html#inst_tag_29791" id="tag_urg_inst_29791">un9c3a7914</a></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod178_0.html#inst_tag_29792" id="tag_urg_inst_29792">un9c3a7914_0</a></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod178_0.html#inst_tag_29793" id="tag_urg_inst_29793">un9c3a7914_1</a></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod178_0.html#inst_tag_29794" id="tag_urg_inst_29794">un9c3a7914_2</a></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod907.html#inst_tag_298312" id="tag_urg_inst_298312">ur</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_1.html#inst_tag_779" id="tag_urg_inst_779">ursrrrg</a></td>
<td class="s8 cl rt"> 81.82</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_10216'>
<hr>
<a name="inst_tag_10216"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy4.html#tag_urg_inst_10216" >config_ss_tb.DUT.flexnoc.Switch6_main.Mux_Switch16.Am</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 49.41</td>
<td class="s7 cl rt"><a href="mod75.html#inst_tag_10216_Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod75.html#inst_tag_10216_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod75.html#inst_tag_10216_Toggle" > 10.15</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod75.html#inst_tag_10216_Branch" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 53.35</td>
<td class="s8 cl rt"> 81.82</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 11.60</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  9.29</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  9.29</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod649.html#inst_tag_212326" >Mux_Switch16</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod178_0.html#inst_tag_29780" id="tag_urg_inst_29780">un9c3a7914</a></td>
<td class="s3 cl rt"> 39.74</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.74</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod178_0.html#inst_tag_29781" id="tag_urg_inst_29781">un9c3a7914_0</a></td>
<td class="s0 cl rt">  3.85</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.85</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod178_0.html#inst_tag_29782" id="tag_urg_inst_29782">un9c3a7914_1</a></td>
<td class="s0 cl rt">  4.27</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  4.27</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod178_0.html#inst_tag_29783" id="tag_urg_inst_29783">un9c3a7914_2</a></td>
<td class="s0 cl rt">  4.27</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  4.27</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod907.html#inst_tag_298310" id="tag_urg_inst_298310">ur</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_1.html#inst_tag_776" id="tag_urg_inst_776">ursrrrg</a></td>
<td class="s8 cl rt"> 81.82</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_U_A_M_4e10f310_D107e0p0'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod75.html" >rsnoc_z_H_R_U_A_M_4e10f310_D107e0p0</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>8</td><td>6</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>36547</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>36580</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
36546                   
36547      1/1          `timescale 1ps/1ps
36548      1/1          module rsnoc_z_T_C_S_C_L_R_R_7 ( I , O );
36549      1/1          	input  [6:0] I ;
36550      <font color = "red">0/1     ==>  	output [6:0] O ;</font>
                        MISSING_ELSE
36551                   	wire  u_0   ;
36552                   	wire  u_1   ;
36553                   	wire  u_2   ;
36554                   	wire  u_3   ;
36555                   	wire  u_4   ;
36556                   	wire  u_5   ;
36557                   	wire  u_6   ;
36558                   	wire  u_0_0 ;
36559                   	wire  u_0_1 ;
36560                   	wire  u_0_2 ;
36561                   	wire  u_0_3 ;
36562                   	wire  u_0_4 ;
36563                   	wire  u_0_5 ;
36564                   	wire  u_0_6 ;
36565                   	assign u_0 = I [0];
36566                   	assign u_0_6 = u_0;
36567                   	assign u_1 = I [1];
36568                   	assign u_0_5 = u_1;
36569                   	assign u_2 = I [2];
36570                   	assign u_0_4 = u_2;
36571                   	assign u_3 = I [3];
36572                   	assign u_0_3 = u_3;
36573                   	assign u_4 = I [4];
36574                   	assign u_0_2 = u_4;
36575                   	assign u_5 = I [5];
36576                   	assign u_0_1 = u_5;
36577                   	assign u_6 = I [6];
36578                   	assign u_0_0 = u_6;
36579                   	assign O = { u_0_6 , u_0_5 , u_0_4 , u_0_3 , u_0_2 , u_0_1 , u_0_0 };
36580      1/1          endmodule
36581      1/1          
36582      1/1          `timescale 1ps/1ps
36583      <font color = "red">0/1     ==>  module rsnoc_z_H_R_U_A_M_375a155f_D108e0p0 (</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod75.html" >rsnoc_z_H_R_U_A_M_4e10f310_D107e0p0</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       36437
 EXPRESSION (Keep ? GntReg : Gnt)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod75.html" >rsnoc_z_H_R_U_A_M_4e10f310_D107e0p0</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">79</td>
<td class="rt">8</td>
<td class="rt">10.13 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">2108</td>
<td class="rt">214</td>
<td class="rt">10.15 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">1054</td>
<td class="rt">122</td>
<td class="rt">11.57 </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">1054</td>
<td class="rt">92</td>
<td class="rt">8.73  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">40</td>
<td class="rt">6</td>
<td class="rt">15.00 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">1164</td>
<td class="rt">112</td>
<td class="rt">9.62  </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">582</td>
<td class="rt">64</td>
<td class="rt">11.00 </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">582</td>
<td class="rt">48</td>
<td class="rt">8.25  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">39</td>
<td class="rt">2</td>
<td class="rt">5.13  </td>
</tr><tr class="s1">
<td>Signal Bits</td>
<td class="rt">944</td>
<td class="rt">102</td>
<td class="rt">10.81 </td>
</tr><tr class="s1">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">472</td>
<td class="rt">58</td>
<td class="rt">12.29 </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">472</td>
<td class="rt">44</td>
<td class="rt">9.32  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gnt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Req[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ReqArbIn[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_0_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Data[45:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Data[47:46]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Data[97:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Data[99:98]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Data[101:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Data[103:102]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Data[106:104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_0_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Data[97:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Data[99:98]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Data[101:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Data[102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Data[103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Data[104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Data[106:105]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2_Data[97:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2_Data[99:98]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2_Data[101:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2_Data[104:102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2_Data[106:105]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_2_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3_Data[97:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3_Data[99:98]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3_Data[101:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3_Data[102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3_Data[103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3_Data[105:104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_3_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxLock[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GntReg[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_0_Data[45:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Data[47:46]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_0_Data[97:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Data[99:98]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_0_Data[101:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Data[103:102]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_0_Data[106:104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_0_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Data[97:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Data[99:98]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_1_Data[101:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Data[102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_1_Data[103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Data[104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_1_Data[106:105]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Data[97:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Data[99:98]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_2_Data[101:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Data[104:102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_2_Data[106:105]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Data[97:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Data[99:98]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_3_Data[101:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Data[102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_3_Data[103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Data[105:104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_3_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IntReq[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Keep</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>LockSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_0_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_0_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_1_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_1_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_2_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_2_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_3_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_3_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Sel[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod75.html" >rsnoc_z_H_R_U_A_M_4e10f310_D107e0p0</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">5</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">36437</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">36547</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">36580</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
36437      ,	Sys_Clk
            	       
36438      ,	Sys_Clk_ClkS
            	            
36439      ,	Sys_Clk_En
            	          
36440      ,	Sys_Clk_EnS
            	           
36441      ,	Sys_Clk_RetRstN
            	               
36442      ,	Sys_Clk_RstN
            	            
36443      ,	Sys_Clk_Tm
            	          
36444      ,	Sys_Pwr_Idle
            	            
36445      ,	Sys_Pwr_WakeUp
            	              
36446      ,	Vld
            	   
36447      );
             
36448      	output [6:0] Gnt             ;
           	                              
36449      	input        Rdy             ;
           	                              
36450      	input  [6:0] Req             ;
           	                              
36451      	input  [6:0] ReqArbIn        ;
           	                              
36452      	input        Sys_Clk         ;
           	                              
36453      	input        Sys_Clk_ClkS    ;
           	                              
36454      	input        Sys_Clk_En      ;
           	                              
36455      	input        Sys_Clk_EnS     ;
           	                              
36456      	input        Sys_Clk_RetRstN ;
           	                              
36457      	input        Sys_Clk_RstN    ;
           	                              
36458      	input        Sys_Clk_Tm      ;
           	                              
36459      	output       Sys_Pwr_Idle    ;
           	                              
36460      	output       Sys_Pwr_WakeUp  ;
           	                              
36461      	output       Vld             ;
           	                              
36462      	wire [6:0]  u_686c   ;
           	                      
36463      	wire [48:0] u_9376   ;
           	                      
36464      	wire        Ce       ;
           	                      
36465      	wire [48:0] Clr      ;
           	                      
36466      	wire        DeadLock ;
           	                      
36467      	wire        IllReq   ;
           	                      
36468      	reg  [48:0] LowSij   ;
           	                      
36469      	wire [6:0]  NewReq   ;
           	                      
36470      	reg  [6:0]  PrvReq   ;
           	                      
36471      	wire [48:0] Set      ;
           	                      
36472      	wire [48:0] Sij      ;
           	                      
36473      	wire [6:0]  UpdGnt   ;
           	                      
36474      	reg         dontStop ;
           	                      
36475      	assign UpdGnt = Gnt & { 7 { Rdy }  };
           	                                     
36476      	assign Ce = ( | ReqArbIn );
           	                           
36477      	assign NewReq = ReqArbIn & ~ PrvReq;
           	                                    
36478      	assign Set =
           	            
36479      			{	{ 7 { UpdGnt [6] } }
           			 	                    
36480      			,	{ 7 { UpdGnt [5] } }
           			 	                    
36481      			,	{ 7 { UpdGnt [4] } }
           			 	                    
36482      			,	{ 7 { UpdGnt [3] } }
           			 	                    
36483      			,	{ 7 { UpdGnt [2] } }
           			 	                    
36484      			,	{ 7 { UpdGnt [1] } }
           			 	                    
36485      			,	{ 7 { UpdGnt [0] } }
           			 	                    
36486      			}
           			 
36487      		|					~						{	{ 7 { ReqArbIn [6] } }
           		 					 						 	                      
36488      						,	{ 7 { ReqArbIn [5] } }
           						 	                      
36489      						,	{ 7 { ReqArbIn [4] } }
           						 	                      
36490      						,	{ 7 { ReqArbIn [3] } }
           						 	                      
36491      						,	{ 7 { ReqArbIn [2] } }
           						 	                      
36492      						,	{ 7 { ReqArbIn [1] } }
           						 	                      
36493      						,	{ 7 { ReqArbIn [0] } }
           						 	                      
36494      						}
           						 
36495      				&	{ 7 { NewReq }  }
           				 	                 
36496      			&	~ { 7 { UpdGnt }  };
           			 	                    
36497      	assign Sij = LowSij | u_9376;
           	                             
36498      	assign Gnt = Req & ~ u_686c;
           	                            
36499      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
36500      		if ( ! Sys_Clk_RstN )
           		                     
36501      			PrvReq <= #1.0 ( 7'b0 );
           			                        
36502      		else if ( Ce )
           		              
36503      			PrvReq <= #1.0 ( ReqArbIn & ~ UpdGnt );
           			                                       
36504      	rsnoc_z_T_C_S_C_L_R_T_N77 ut77( .I( Set ) , .O( Clr ) );
           	                                                        
36505      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
36506      		if ( ! Sys_Clk_RstN )
           		                     
36507      			LowSij <= #1.0 ( 49'b0 );
           			                         
36508      		else if ( Ce )
           		              
36509      			LowSij <= #1.0 ( 49'b0111111001111100011110000111000001100000010000000 & ~ Clr & ( Set | LowSij ) );
           			                                                                                                    
36510      	rsnoc_z_T_C_S_C_L_R_T_N77 ut7720( .I( LowSij ^ 49'b0111111001111100011110000111000001100000010000000 ) , .O( u_9376 ) );
           	                                                                                                                        
36511      	rsnoc_z_T_C_S_C_L_R_Co_I49o7 uco( .I( Sij & { 7 { Req }  } ) , .O( u_686c ) );
           	                                                                              
36512      	assign Sys_Pwr_Idle = 1'b1;
           	                           
36513      	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
36514      	assign Vld = ( | Req );
           	                       
36515      	assign IllReq = ( | ( ~ ReqArbIn & PrvReq ) );
           	                                              
36516      	// synopsys translate_off
           	                         
36517      	// synthesis translate_off
           	                          
36518      	always @( posedge Sys_Clk )
           	                           
36519      		if ( Sys_Clk == 1'b1 )
           		                      
36520      			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( IllReq ) !== 1'b0 ) begin
           			                                                              
36521      				dontStop = 0;
           				             
36522      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
36523      				if (!dontStop) begin
           				                    
36524      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "FIFO selector: ReqArbIn retractation." );
           					                                                                                                                          
36525      					$stop;
           					      
36526      				end
           				   
36527      			end
           			   
36528      	// synthesis translate_on
           	                         
36529      	// synopsys translate_on
           	                        
36530      	assign DeadLock = ( | Req ) & ~ ( | Gnt );
           	                                          
36531      	// synopsys translate_off
           	                         
36532      	// synthesis translate_off
           	                          
36533      	always @( posedge Sys_Clk )
           	                           
36534      		if ( Sys_Clk == 1'b1 )
           		                      
36535      			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( DeadLock ) !== 1'b0 ) begin
           			                                                                
36536      				dontStop = 0;
           				             
36537      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
36538      				if (!dontStop) begin
           				                    
36539      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "FIFO selector: DeadLock detected => Req without Grant." );
           					                                                                                                                                           
36540      					$stop;
           					      
36541      				end
           				   
36542      			end
           			   
36543      	// synthesis translate_on
           	                         
36544      	// synopsys translate_on
           	                        
36545      	endmodule
           	         
36546      
           
36547      `timescale 1ps/1ps
                             
36548      module rsnoc_z_T_C_S_C_L_R_R_7 ( I , O );
                                                    
36549      	input  [6:0] I ;
           	                
36550      	output [6:0] O ;
           	                
36551      	wire  u_0   ;
           	             
36552      	wire  u_1   ;
           	             
36553      	wire  u_2   ;
           	             
36554      	wire  u_3   ;
           	             
36555      	wire  u_4   ;
           	             
36556      	wire  u_5   ;
           	             
36557      	wire  u_6   ;
           	             
36558      	wire  u_0_0 ;
           	             
36559      	wire  u_0_1 ;
           	             
36560      	wire  u_0_2 ;
           	             
36561      	wire  u_0_3 ;
           	             
36562      	wire  u_0_4 ;
           	             
36563      	wire  u_0_5 ;
           	             
36564      	wire  u_0_6 ;
           	             
36565      	assign u_0 = I [0];
           	                   
36566      	assign u_0_6 = u_0;
           	                   
36567      	assign u_1 = I [1];
           	                   
36568      	assign u_0_5 = u_1;
           	                   
36569      	assign u_2 = I [2];
           	                   
36570      	assign u_0_4 = u_2;
           	                   
36571      	assign u_3 = I [3];
           	                   
36572      	assign u_0_3 = u_3;
           	                   
36573      	assign u_4 = I [4];
           	                   
36574      	assign u_0_2 = u_4;
           	                   
36575      	assign u_5 = I [5];
           	                   
36576      	assign u_0_1 = u_5;
           	                   
36577      	assign u_6 = I [6];
           	                   
36578      	assign u_0_0 = u_6;
           	                   
36579      	assign O = { u_0_6 , u_0_5 , u_0_4 , u_0_3 , u_0_2 , u_0_1 , u_0_0 };
           	                                                                     
36580      endmodule
                    
36581      
           
36582      `timescale 1ps/1ps
                             
36583      module rsnoc_z_H_R_U_A_M_375a155f_D108e0p0 (
                                                       
36584      	Gnt
           	   
36585      ,	Rdy
            	   
36586      ,	Req
            	   
36587      ,	ReqArbIn
            	        
36588      ,	Rx_0_Data
            	         
36589      ,	Rx_0_Head
            	         
36590      ,	Rx_0_Rdy
            	        
36591      ,	Rx_0_Tail
            	         
36592      ,	Rx_0_Vld
            	        
36593      ,	Rx_1_Data
            	         
36594      ,	Rx_1_Head
            	         
36595      ,	Rx_1_Rdy
            	        
36596      ,	Rx_1_Tail
            	         
36597      ,	Rx_1_Vld
            	        
36598      ,	Rx_2_Data
            	         
36599      ,	Rx_2_Head
            	         
36600      ,	Rx_2_Rdy
            	        
36601      ,	Rx_2_Tail
            	         
36602      ,	Rx_2_Vld
            	        
36603      ,	Rx_3_Data
            	         
36604      ,	Rx_3_Head
            	         
36605      ,	Rx_3_Rdy
            	        
36606      ,	Rx_3_Tail
            	         
36607      ,	Rx_3_Vld
            	        
36608      ,	Rx_4_Data
            	         
36609      ,	Rx_4_Head
            	         
36610      ,	Rx_4_Rdy
            	        
36611      ,	Rx_4_Tail
            	         
36612      ,	Rx_4_Vld
            	        
36613      ,	Rx_5_Data
            	         
36614      ,	Rx_5_Head
            	         
36615      ,	Rx_5_Rdy
            	        
36616      ,	Rx_5_Tail
            	         
36617      ,	Rx_5_Vld
            	        
36618      ,	Rx_6_Data
            	         
36619      ,	Rx_6_Head
            	         
36620      ,	Rx_6_Rdy
            	        
36621      ,	Rx_6_Tail
            	         
36622      ,	Rx_6_Vld
            	        
36623      ,	RxLock
            	      
36624      ,	Sys_Clk
            	       
36625      ,	Sys_Clk_ClkS
            	            
36626      ,	Sys_Clk_En
            	          
36627      ,	Sys_Clk_EnS
            	           
36628      ,	Sys_Clk_RetRstN
            	               
36629      ,	Sys_Clk_RstN
            	            
36630      ,	Sys_Clk_Tm
            	          
36631      ,	Sys_Pwr_Idle
            	            
36632      ,	Sys_Pwr_WakeUp
            	              
36633      ,	Tx_Data
            	       
36634      ,	Tx_Head
            	       
36635      ,	Tx_Rdy
            	      
36636      ,	Tx_Tail
            	       
36637      ,	Tx_Vld
            	      
36638      ,	Vld
            	   
36639      );
             
36640      	input  [6:0]   Gnt             ;
           	                                
36641      	output         Rdy             ;
           	                                
36642      	output [6:0]   Req             ;
           	                                
36643      	output [6:0]   ReqArbIn        ;
           	                                
36644      	input  [107:0] Rx_0_Data       ;
           	                                
36645      	input          Rx_0_Head       ;
           	                                
36646      	output         Rx_0_Rdy        ;
           	                                
36647      	input          Rx_0_Tail       ;
           	                                
36648      	input          Rx_0_Vld        ;
           	                                
36649      	input  [107:0] Rx_1_Data       ;
           	                                
36650      	input          Rx_1_Head       ;
           	                                
36651      	output         Rx_1_Rdy        ;
           	                                
36652      	input          Rx_1_Tail       ;
           	                                
36653      	input          Rx_1_Vld        ;
           	                                
36654      	input  [107:0] Rx_2_Data       ;
           	                                
36655      	input          Rx_2_Head       ;
           	                                
36656      	output         Rx_2_Rdy        ;
           	                                
36657      	input          Rx_2_Tail       ;
           	                                
36658      	input          Rx_2_Vld        ;
           	                                
36659      	input  [107:0] Rx_3_Data       ;
           	                                
36660      	input          Rx_3_Head       ;
           	                                
36661      	output         Rx_3_Rdy        ;
           	                                
36662      	input          Rx_3_Tail       ;
           	                                
36663      	input          Rx_3_Vld        ;
           	                                
36664      	input  [107:0] Rx_4_Data       ;
           	                                
36665      	input          Rx_4_Head       ;
           	                                
36666      	output         Rx_4_Rdy        ;
           	                                
36667      	input          Rx_4_Tail       ;
           	                                
36668      	input          Rx_4_Vld        ;
           	                                
36669      	input  [107:0] Rx_5_Data       ;
           	                                
36670      	input          Rx_5_Head       ;
           	                                
36671      	output         Rx_5_Rdy        ;
           	                                
36672      	input          Rx_5_Tail       ;
           	                                
36673      	input          Rx_5_Vld        ;
           	                                
36674      	input  [107:0] Rx_6_Data       ;
           	                                
36675      	input          Rx_6_Head       ;
           	                                
36676      	output         Rx_6_Rdy        ;
           	                                
36677      	input          Rx_6_Tail       ;
           	                                
36678      	input          Rx_6_Vld        ;
           	                                
36679      	input  [6:0]   RxLock          ;
           	                                
36680      	input          Sys_Clk         ;
           	                                
36681      	input          Sys_Clk_ClkS    ;
           	                                
36682      	input          Sys_Clk_En      ;
           	                                
36683      	input          Sys_Clk_EnS     ;
           	                                
36684      	input          Sys_Clk_RetRstN ;
           	                                
36685      	input          Sys_Clk_RstN    ;
           	                                
36686      	input          Sys_Clk_Tm      ;
           	                                
36687      	output         Sys_Pwr_Idle    ;
           	                                
36688      	output         Sys_Pwr_WakeUp  ;
           	                                
36689      	output [107:0] Tx_Data         ;
           	                                
36690      	output         Tx_Head         ;
           	                                
36691      	input          Tx_Rdy          ;
           	                                
36692      	output         Tx_Tail         ;
           	                                
36693      	output         Tx_Vld          ;
           	                                
36694      	input          Vld             ;
           	                                
36695      	wire         Free             ;
           	                               
36696      	reg  [6:0]   GntReg           ;
           	                               
36697      	wire [107:0] Int_0_Data       ;
           	                               
36698      	wire         Int_0_Head       ;
           	                               
36699      	wire         Int_0_Lock       ;
           	                               
36700      	wire         Int_0_Rdy        ;
           	                               
36701      	wire         Int_0_Tail       ;
           	                               
36702      	wire         Int_0_Vld        ;
           	                               
36703      	wire [107:0] Int_1_Data       ;
           	                               
36704      	wire         Int_1_Head       ;
           	                               
36705      	wire         Int_1_Lock       ;
           	                               
36706      	wire         Int_1_Rdy        ;
           	                               
36707      	wire         Int_1_Tail       ;
           	                               
36708      	wire         Int_1_Vld        ;
           	                               
36709      	wire [107:0] Int_2_Data       ;
           	                               
36710      	wire         Int_2_Head       ;
           	                               
36711      	wire         Int_2_Lock       ;
           	                               
36712      	wire         Int_2_Rdy        ;
           	                               
36713      	wire         Int_2_Tail       ;
           	                               
36714      	wire         Int_2_Vld        ;
           	                               
36715      	wire [107:0] Int_3_Data       ;
           	                               
36716      	wire         Int_3_Head       ;
           	                               
36717      	wire         Int_3_Lock       ;
           	                               
36718      	wire         Int_3_Rdy        ;
           	                               
36719      	wire         Int_3_Tail       ;
           	                               
36720      	wire         Int_3_Vld        ;
           	                               
36721      	wire [107:0] Int_4_Data       ;
           	                               
36722      	wire         Int_4_Head       ;
           	                               
36723      	wire         Int_4_Lock       ;
           	                               
36724      	wire         Int_4_Rdy        ;
           	                               
36725      	wire         Int_4_Tail       ;
           	                               
36726      	wire         Int_4_Vld        ;
           	                               
36727      	wire [107:0] Int_5_Data       ;
           	                               
36728      	wire         Int_5_Head       ;
           	                               
36729      	wire         Int_5_Lock       ;
           	                               
36730      	wire         Int_5_Rdy        ;
           	                               
36731      	wire         Int_5_Tail       ;
           	                               
36732      	wire         Int_5_Vld        ;
           	                               
36733      	wire [107:0] Int_6_Data       ;
           	                               
36734      	wire         Int_6_Head       ;
           	                               
36735      	wire         Int_6_Lock       ;
           	                               
36736      	wire         Int_6_Rdy        ;
           	                               
36737      	wire         Int_6_Tail       ;
           	                               
36738      	wire         Int_6_Vld        ;
           	                               
36739      	wire [6:0]   IntReq           ;
           	                               
36740      	wire         Keep             ;
           	                               
36741      	reg          Lock             ;
           	                               
36742      	wire         LockSel          ;
           	                               
36743      	wire         PwrPipe_0_Idle   ;
           	                               
36744      	wire         PwrPipe_0_WakeUp ;
           	                               
36745      	wire         PwrPipe_1_Idle   ;
           	                               
36746      	wire         PwrPipe_1_WakeUp ;
           	                               
36747      	wire         PwrPipe_2_Idle   ;
           	                               
36748      	wire         PwrPipe_2_WakeUp ;
           	                               
36749      	wire         PwrPipe_3_Idle   ;
           	                               
36750      	wire         PwrPipe_3_WakeUp ;
           	                               
36751      	wire         PwrPipe_4_Idle   ;
           	                               
36752      	wire         PwrPipe_4_WakeUp ;
           	                               
36753      	wire         PwrPipe_5_Idle   ;
           	                               
36754      	wire         PwrPipe_5_WakeUp ;
           	                               
36755      	wire         PwrPipe_6_Idle   ;
           	                               
36756      	wire         PwrPipe_6_WakeUp ;
           	                               
36757      	wire [6:0]   Sel              ;
           	                               
36758      	assign Sel = Keep ? GntReg : Gnt;
           	                  <font color = "red">-1-</font>  
           	                  <font color = "red">==></font>  
           	                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
36547      `timescale 1ps/1ps
           <font color = "green">-1-</font>                  
36548      module rsnoc_z_T_C_S_C_L_R_R_7 ( I , O );
           <font color = "green">==></font>
36549      	input  [6:0] I ;
           	<font color = "red">-2-</font>                
36550      	output [6:0] O ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
36580      endmodule
           <font color = "green">-1-</font>         
36581      
           <font color = "green">==></font>
36582      `timescale 1ps/1ps
           <font color = "red">-2-</font>                  
36583      module rsnoc_z_H_R_U_A_M_375a155f_D108e0p0 (
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_10214'>
<a name="inst_tag_10214_Line"></a>
<b>Line Coverage for Instance : <a href="mod75.html#inst_tag_10214" >config_ss_tb.DUT.flexnoc.Switch6_main.Mux_Switch20.Am</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>8</td><td>6</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>36547</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>36580</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
36546                   
36547      1/1          `timescale 1ps/1ps
36548      1/1          module rsnoc_z_T_C_S_C_L_R_R_7 ( I , O );
36549      1/1          	input  [6:0] I ;
36550      <font color = "red">0/1     ==>  	output [6:0] O ;</font>
                        MISSING_ELSE
36551                   	wire  u_0   ;
36552                   	wire  u_1   ;
36553                   	wire  u_2   ;
36554                   	wire  u_3   ;
36555                   	wire  u_4   ;
36556                   	wire  u_5   ;
36557                   	wire  u_6   ;
36558                   	wire  u_0_0 ;
36559                   	wire  u_0_1 ;
36560                   	wire  u_0_2 ;
36561                   	wire  u_0_3 ;
36562                   	wire  u_0_4 ;
36563                   	wire  u_0_5 ;
36564                   	wire  u_0_6 ;
36565                   	assign u_0 = I [0];
36566                   	assign u_0_6 = u_0;
36567                   	assign u_1 = I [1];
36568                   	assign u_0_5 = u_1;
36569                   	assign u_2 = I [2];
36570                   	assign u_0_4 = u_2;
36571                   	assign u_3 = I [3];
36572                   	assign u_0_3 = u_3;
36573                   	assign u_4 = I [4];
36574                   	assign u_0_2 = u_4;
36575                   	assign u_5 = I [5];
36576                   	assign u_0_1 = u_5;
36577                   	assign u_6 = I [6];
36578                   	assign u_0_0 = u_6;
36579                   	assign O = { u_0_6 , u_0_5 , u_0_4 , u_0_3 , u_0_2 , u_0_1 , u_0_0 };
36580      1/1          endmodule
36581      1/1          
36582      1/1          `timescale 1ps/1ps
36583      <font color = "red">0/1     ==>  module rsnoc_z_H_R_U_A_M_375a155f_D108e0p0 (</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_10214_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod75.html#inst_tag_10214" >config_ss_tb.DUT.flexnoc.Switch6_main.Mux_Switch20.Am</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       36437
 EXPRESSION (Keep ? GntReg : Gnt)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_10214_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod75.html#inst_tag_10214" >config_ss_tb.DUT.flexnoc.Switch6_main.Mux_Switch20.Am</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">79</td>
<td class="rt">4</td>
<td class="rt">5.06  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">2108</td>
<td class="rt">10</td>
<td class="rt">0.47  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">1054</td>
<td class="rt">6</td>
<td class="rt">0.57  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">1054</td>
<td class="rt">4</td>
<td class="rt">0.38  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">40</td>
<td class="rt">4</td>
<td class="rt">10.00 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">1164</td>
<td class="rt">10</td>
<td class="rt">0.86  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">582</td>
<td class="rt">6</td>
<td class="rt">1.03  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">582</td>
<td class="rt">4</td>
<td class="rt">0.69  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">39</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">944</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">472</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">472</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gnt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Req[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ReqArbIn[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_0_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_0_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_2_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_3_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxLock[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GntReg[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IntReq[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Keep</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>LockSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_0_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_0_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_1_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_1_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_2_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_2_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_3_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_3_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Sel[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_10214_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod75.html#inst_tag_10214" >config_ss_tb.DUT.flexnoc.Switch6_main.Mux_Switch20.Am</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">5</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">36437</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">36547</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">36580</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
36437      ,	Sys_Clk
            	       
36438      ,	Sys_Clk_ClkS
            	            
36439      ,	Sys_Clk_En
            	          
36440      ,	Sys_Clk_EnS
            	           
36441      ,	Sys_Clk_RetRstN
            	               
36442      ,	Sys_Clk_RstN
            	            
36443      ,	Sys_Clk_Tm
            	          
36444      ,	Sys_Pwr_Idle
            	            
36445      ,	Sys_Pwr_WakeUp
            	              
36446      ,	Vld
            	   
36447      );
             
36448      	output [6:0] Gnt             ;
           	                              
36449      	input        Rdy             ;
           	                              
36450      	input  [6:0] Req             ;
           	                              
36451      	input  [6:0] ReqArbIn        ;
           	                              
36452      	input        Sys_Clk         ;
           	                              
36453      	input        Sys_Clk_ClkS    ;
           	                              
36454      	input        Sys_Clk_En      ;
           	                              
36455      	input        Sys_Clk_EnS     ;
           	                              
36456      	input        Sys_Clk_RetRstN ;
           	                              
36457      	input        Sys_Clk_RstN    ;
           	                              
36458      	input        Sys_Clk_Tm      ;
           	                              
36459      	output       Sys_Pwr_Idle    ;
           	                              
36460      	output       Sys_Pwr_WakeUp  ;
           	                              
36461      	output       Vld             ;
           	                              
36462      	wire [6:0]  u_686c   ;
           	                      
36463      	wire [48:0] u_9376   ;
           	                      
36464      	wire        Ce       ;
           	                      
36465      	wire [48:0] Clr      ;
           	                      
36466      	wire        DeadLock ;
           	                      
36467      	wire        IllReq   ;
           	                      
36468      	reg  [48:0] LowSij   ;
           	                      
36469      	wire [6:0]  NewReq   ;
           	                      
36470      	reg  [6:0]  PrvReq   ;
           	                      
36471      	wire [48:0] Set      ;
           	                      
36472      	wire [48:0] Sij      ;
           	                      
36473      	wire [6:0]  UpdGnt   ;
           	                      
36474      	reg         dontStop ;
           	                      
36475      	assign UpdGnt = Gnt & { 7 { Rdy }  };
           	                                     
36476      	assign Ce = ( | ReqArbIn );
           	                           
36477      	assign NewReq = ReqArbIn & ~ PrvReq;
           	                                    
36478      	assign Set =
           	            
36479      			{	{ 7 { UpdGnt [6] } }
           			 	                    
36480      			,	{ 7 { UpdGnt [5] } }
           			 	                    
36481      			,	{ 7 { UpdGnt [4] } }
           			 	                    
36482      			,	{ 7 { UpdGnt [3] } }
           			 	                    
36483      			,	{ 7 { UpdGnt [2] } }
           			 	                    
36484      			,	{ 7 { UpdGnt [1] } }
           			 	                    
36485      			,	{ 7 { UpdGnt [0] } }
           			 	                    
36486      			}
           			 
36487      		|					~						{	{ 7 { ReqArbIn [6] } }
           		 					 						 	                      
36488      						,	{ 7 { ReqArbIn [5] } }
           						 	                      
36489      						,	{ 7 { ReqArbIn [4] } }
           						 	                      
36490      						,	{ 7 { ReqArbIn [3] } }
           						 	                      
36491      						,	{ 7 { ReqArbIn [2] } }
           						 	                      
36492      						,	{ 7 { ReqArbIn [1] } }
           						 	                      
36493      						,	{ 7 { ReqArbIn [0] } }
           						 	                      
36494      						}
           						 
36495      				&	{ 7 { NewReq }  }
           				 	                 
36496      			&	~ { 7 { UpdGnt }  };
           			 	                    
36497      	assign Sij = LowSij | u_9376;
           	                             
36498      	assign Gnt = Req & ~ u_686c;
           	                            
36499      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
36500      		if ( ! Sys_Clk_RstN )
           		                     
36501      			PrvReq <= #1.0 ( 7'b0 );
           			                        
36502      		else if ( Ce )
           		              
36503      			PrvReq <= #1.0 ( ReqArbIn & ~ UpdGnt );
           			                                       
36504      	rsnoc_z_T_C_S_C_L_R_T_N77 ut77( .I( Set ) , .O( Clr ) );
           	                                                        
36505      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
36506      		if ( ! Sys_Clk_RstN )
           		                     
36507      			LowSij <= #1.0 ( 49'b0 );
           			                         
36508      		else if ( Ce )
           		              
36509      			LowSij <= #1.0 ( 49'b0111111001111100011110000111000001100000010000000 & ~ Clr & ( Set | LowSij ) );
           			                                                                                                    
36510      	rsnoc_z_T_C_S_C_L_R_T_N77 ut7720( .I( LowSij ^ 49'b0111111001111100011110000111000001100000010000000 ) , .O( u_9376 ) );
           	                                                                                                                        
36511      	rsnoc_z_T_C_S_C_L_R_Co_I49o7 uco( .I( Sij & { 7 { Req }  } ) , .O( u_686c ) );
           	                                                                              
36512      	assign Sys_Pwr_Idle = 1'b1;
           	                           
36513      	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
36514      	assign Vld = ( | Req );
           	                       
36515      	assign IllReq = ( | ( ~ ReqArbIn & PrvReq ) );
           	                                              
36516      	// synopsys translate_off
           	                         
36517      	// synthesis translate_off
           	                          
36518      	always @( posedge Sys_Clk )
           	                           
36519      		if ( Sys_Clk == 1'b1 )
           		                      
36520      			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( IllReq ) !== 1'b0 ) begin
           			                                                              
36521      				dontStop = 0;
           				             
36522      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
36523      				if (!dontStop) begin
           				                    
36524      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "FIFO selector: ReqArbIn retractation." );
           					                                                                                                                          
36525      					$stop;
           					      
36526      				end
           				   
36527      			end
           			   
36528      	// synthesis translate_on
           	                         
36529      	// synopsys translate_on
           	                        
36530      	assign DeadLock = ( | Req ) & ~ ( | Gnt );
           	                                          
36531      	// synopsys translate_off
           	                         
36532      	// synthesis translate_off
           	                          
36533      	always @( posedge Sys_Clk )
           	                           
36534      		if ( Sys_Clk == 1'b1 )
           		                      
36535      			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( DeadLock ) !== 1'b0 ) begin
           			                                                                
36536      				dontStop = 0;
           				             
36537      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
36538      				if (!dontStop) begin
           				                    
36539      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "FIFO selector: DeadLock detected => Req without Grant." );
           					                                                                                                                                           
36540      					$stop;
           					      
36541      				end
           				   
36542      			end
           			   
36543      	// synthesis translate_on
           	                         
36544      	// synopsys translate_on
           	                        
36545      	endmodule
           	         
36546      
           
36547      `timescale 1ps/1ps
                             
36548      module rsnoc_z_T_C_S_C_L_R_R_7 ( I , O );
                                                    
36549      	input  [6:0] I ;
           	                
36550      	output [6:0] O ;
           	                
36551      	wire  u_0   ;
           	             
36552      	wire  u_1   ;
           	             
36553      	wire  u_2   ;
           	             
36554      	wire  u_3   ;
           	             
36555      	wire  u_4   ;
           	             
36556      	wire  u_5   ;
           	             
36557      	wire  u_6   ;
           	             
36558      	wire  u_0_0 ;
           	             
36559      	wire  u_0_1 ;
           	             
36560      	wire  u_0_2 ;
           	             
36561      	wire  u_0_3 ;
           	             
36562      	wire  u_0_4 ;
           	             
36563      	wire  u_0_5 ;
           	             
36564      	wire  u_0_6 ;
           	             
36565      	assign u_0 = I [0];
           	                   
36566      	assign u_0_6 = u_0;
           	                   
36567      	assign u_1 = I [1];
           	                   
36568      	assign u_0_5 = u_1;
           	                   
36569      	assign u_2 = I [2];
           	                   
36570      	assign u_0_4 = u_2;
           	                   
36571      	assign u_3 = I [3];
           	                   
36572      	assign u_0_3 = u_3;
           	                   
36573      	assign u_4 = I [4];
           	                   
36574      	assign u_0_2 = u_4;
           	                   
36575      	assign u_5 = I [5];
           	                   
36576      	assign u_0_1 = u_5;
           	                   
36577      	assign u_6 = I [6];
           	                   
36578      	assign u_0_0 = u_6;
           	                   
36579      	assign O = { u_0_6 , u_0_5 , u_0_4 , u_0_3 , u_0_2 , u_0_1 , u_0_0 };
           	                                                                     
36580      endmodule
                    
36581      
           
36582      `timescale 1ps/1ps
                             
36583      module rsnoc_z_H_R_U_A_M_375a155f_D108e0p0 (
                                                       
36584      	Gnt
           	   
36585      ,	Rdy
            	   
36586      ,	Req
            	   
36587      ,	ReqArbIn
            	        
36588      ,	Rx_0_Data
            	         
36589      ,	Rx_0_Head
            	         
36590      ,	Rx_0_Rdy
            	        
36591      ,	Rx_0_Tail
            	         
36592      ,	Rx_0_Vld
            	        
36593      ,	Rx_1_Data
            	         
36594      ,	Rx_1_Head
            	         
36595      ,	Rx_1_Rdy
            	        
36596      ,	Rx_1_Tail
            	         
36597      ,	Rx_1_Vld
            	        
36598      ,	Rx_2_Data
            	         
36599      ,	Rx_2_Head
            	         
36600      ,	Rx_2_Rdy
            	        
36601      ,	Rx_2_Tail
            	         
36602      ,	Rx_2_Vld
            	        
36603      ,	Rx_3_Data
            	         
36604      ,	Rx_3_Head
            	         
36605      ,	Rx_3_Rdy
            	        
36606      ,	Rx_3_Tail
            	         
36607      ,	Rx_3_Vld
            	        
36608      ,	Rx_4_Data
            	         
36609      ,	Rx_4_Head
            	         
36610      ,	Rx_4_Rdy
            	        
36611      ,	Rx_4_Tail
            	         
36612      ,	Rx_4_Vld
            	        
36613      ,	Rx_5_Data
            	         
36614      ,	Rx_5_Head
            	         
36615      ,	Rx_5_Rdy
            	        
36616      ,	Rx_5_Tail
            	         
36617      ,	Rx_5_Vld
            	        
36618      ,	Rx_6_Data
            	         
36619      ,	Rx_6_Head
            	         
36620      ,	Rx_6_Rdy
            	        
36621      ,	Rx_6_Tail
            	         
36622      ,	Rx_6_Vld
            	        
36623      ,	RxLock
            	      
36624      ,	Sys_Clk
            	       
36625      ,	Sys_Clk_ClkS
            	            
36626      ,	Sys_Clk_En
            	          
36627      ,	Sys_Clk_EnS
            	           
36628      ,	Sys_Clk_RetRstN
            	               
36629      ,	Sys_Clk_RstN
            	            
36630      ,	Sys_Clk_Tm
            	          
36631      ,	Sys_Pwr_Idle
            	            
36632      ,	Sys_Pwr_WakeUp
            	              
36633      ,	Tx_Data
            	       
36634      ,	Tx_Head
            	       
36635      ,	Tx_Rdy
            	      
36636      ,	Tx_Tail
            	       
36637      ,	Tx_Vld
            	      
36638      ,	Vld
            	   
36639      );
             
36640      	input  [6:0]   Gnt             ;
           	                                
36641      	output         Rdy             ;
           	                                
36642      	output [6:0]   Req             ;
           	                                
36643      	output [6:0]   ReqArbIn        ;
           	                                
36644      	input  [107:0] Rx_0_Data       ;
           	                                
36645      	input          Rx_0_Head       ;
           	                                
36646      	output         Rx_0_Rdy        ;
           	                                
36647      	input          Rx_0_Tail       ;
           	                                
36648      	input          Rx_0_Vld        ;
           	                                
36649      	input  [107:0] Rx_1_Data       ;
           	                                
36650      	input          Rx_1_Head       ;
           	                                
36651      	output         Rx_1_Rdy        ;
           	                                
36652      	input          Rx_1_Tail       ;
           	                                
36653      	input          Rx_1_Vld        ;
           	                                
36654      	input  [107:0] Rx_2_Data       ;
           	                                
36655      	input          Rx_2_Head       ;
           	                                
36656      	output         Rx_2_Rdy        ;
           	                                
36657      	input          Rx_2_Tail       ;
           	                                
36658      	input          Rx_2_Vld        ;
           	                                
36659      	input  [107:0] Rx_3_Data       ;
           	                                
36660      	input          Rx_3_Head       ;
           	                                
36661      	output         Rx_3_Rdy        ;
           	                                
36662      	input          Rx_3_Tail       ;
           	                                
36663      	input          Rx_3_Vld        ;
           	                                
36664      	input  [107:0] Rx_4_Data       ;
           	                                
36665      	input          Rx_4_Head       ;
           	                                
36666      	output         Rx_4_Rdy        ;
           	                                
36667      	input          Rx_4_Tail       ;
           	                                
36668      	input          Rx_4_Vld        ;
           	                                
36669      	input  [107:0] Rx_5_Data       ;
           	                                
36670      	input          Rx_5_Head       ;
           	                                
36671      	output         Rx_5_Rdy        ;
           	                                
36672      	input          Rx_5_Tail       ;
           	                                
36673      	input          Rx_5_Vld        ;
           	                                
36674      	input  [107:0] Rx_6_Data       ;
           	                                
36675      	input          Rx_6_Head       ;
           	                                
36676      	output         Rx_6_Rdy        ;
           	                                
36677      	input          Rx_6_Tail       ;
           	                                
36678      	input          Rx_6_Vld        ;
           	                                
36679      	input  [6:0]   RxLock          ;
           	                                
36680      	input          Sys_Clk         ;
           	                                
36681      	input          Sys_Clk_ClkS    ;
           	                                
36682      	input          Sys_Clk_En      ;
           	                                
36683      	input          Sys_Clk_EnS     ;
           	                                
36684      	input          Sys_Clk_RetRstN ;
           	                                
36685      	input          Sys_Clk_RstN    ;
           	                                
36686      	input          Sys_Clk_Tm      ;
           	                                
36687      	output         Sys_Pwr_Idle    ;
           	                                
36688      	output         Sys_Pwr_WakeUp  ;
           	                                
36689      	output [107:0] Tx_Data         ;
           	                                
36690      	output         Tx_Head         ;
           	                                
36691      	input          Tx_Rdy          ;
           	                                
36692      	output         Tx_Tail         ;
           	                                
36693      	output         Tx_Vld          ;
           	                                
36694      	input          Vld             ;
           	                                
36695      	wire         Free             ;
           	                               
36696      	reg  [6:0]   GntReg           ;
           	                               
36697      	wire [107:0] Int_0_Data       ;
           	                               
36698      	wire         Int_0_Head       ;
           	                               
36699      	wire         Int_0_Lock       ;
           	                               
36700      	wire         Int_0_Rdy        ;
           	                               
36701      	wire         Int_0_Tail       ;
           	                               
36702      	wire         Int_0_Vld        ;
           	                               
36703      	wire [107:0] Int_1_Data       ;
           	                               
36704      	wire         Int_1_Head       ;
           	                               
36705      	wire         Int_1_Lock       ;
           	                               
36706      	wire         Int_1_Rdy        ;
           	                               
36707      	wire         Int_1_Tail       ;
           	                               
36708      	wire         Int_1_Vld        ;
           	                               
36709      	wire [107:0] Int_2_Data       ;
           	                               
36710      	wire         Int_2_Head       ;
           	                               
36711      	wire         Int_2_Lock       ;
           	                               
36712      	wire         Int_2_Rdy        ;
           	                               
36713      	wire         Int_2_Tail       ;
           	                               
36714      	wire         Int_2_Vld        ;
           	                               
36715      	wire [107:0] Int_3_Data       ;
           	                               
36716      	wire         Int_3_Head       ;
           	                               
36717      	wire         Int_3_Lock       ;
           	                               
36718      	wire         Int_3_Rdy        ;
           	                               
36719      	wire         Int_3_Tail       ;
           	                               
36720      	wire         Int_3_Vld        ;
           	                               
36721      	wire [107:0] Int_4_Data       ;
           	                               
36722      	wire         Int_4_Head       ;
           	                               
36723      	wire         Int_4_Lock       ;
           	                               
36724      	wire         Int_4_Rdy        ;
           	                               
36725      	wire         Int_4_Tail       ;
           	                               
36726      	wire         Int_4_Vld        ;
           	                               
36727      	wire [107:0] Int_5_Data       ;
           	                               
36728      	wire         Int_5_Head       ;
           	                               
36729      	wire         Int_5_Lock       ;
           	                               
36730      	wire         Int_5_Rdy        ;
           	                               
36731      	wire         Int_5_Tail       ;
           	                               
36732      	wire         Int_5_Vld        ;
           	                               
36733      	wire [107:0] Int_6_Data       ;
           	                               
36734      	wire         Int_6_Head       ;
           	                               
36735      	wire         Int_6_Lock       ;
           	                               
36736      	wire         Int_6_Rdy        ;
           	                               
36737      	wire         Int_6_Tail       ;
           	                               
36738      	wire         Int_6_Vld        ;
           	                               
36739      	wire [6:0]   IntReq           ;
           	                               
36740      	wire         Keep             ;
           	                               
36741      	reg          Lock             ;
           	                               
36742      	wire         LockSel          ;
           	                               
36743      	wire         PwrPipe_0_Idle   ;
           	                               
36744      	wire         PwrPipe_0_WakeUp ;
           	                               
36745      	wire         PwrPipe_1_Idle   ;
           	                               
36746      	wire         PwrPipe_1_WakeUp ;
           	                               
36747      	wire         PwrPipe_2_Idle   ;
           	                               
36748      	wire         PwrPipe_2_WakeUp ;
           	                               
36749      	wire         PwrPipe_3_Idle   ;
           	                               
36750      	wire         PwrPipe_3_WakeUp ;
           	                               
36751      	wire         PwrPipe_4_Idle   ;
           	                               
36752      	wire         PwrPipe_4_WakeUp ;
           	                               
36753      	wire         PwrPipe_5_Idle   ;
           	                               
36754      	wire         PwrPipe_5_WakeUp ;
           	                               
36755      	wire         PwrPipe_6_Idle   ;
           	                               
36756      	wire         PwrPipe_6_WakeUp ;
           	                               
36757      	wire [6:0]   Sel              ;
           	                               
36758      	assign Sel = Keep ? GntReg : Gnt;
           	                  <font color = "red">-1-</font>  
           	                  <font color = "red">==></font>  
           	                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
36547      `timescale 1ps/1ps
           <font color = "green">-1-</font>                  
36548      module rsnoc_z_T_C_S_C_L_R_R_7 ( I , O );
           <font color = "green">==></font>
36549      	input  [6:0] I ;
           	<font color = "red">-2-</font>                
36550      	output [6:0] O ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
36580      endmodule
           <font color = "green">-1-</font>         
36581      
           <font color = "green">==></font>
36582      `timescale 1ps/1ps
           <font color = "red">-2-</font>                  
36583      module rsnoc_z_H_R_U_A_M_375a155f_D108e0p0 (
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_10215'>
<a name="inst_tag_10215_Line"></a>
<b>Line Coverage for Instance : <a href="mod75.html#inst_tag_10215" >config_ss_tb.DUT.flexnoc.Switch6_main.Mux_Switch23.Am</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>8</td><td>6</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>36547</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>36580</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
36546                   
36547      1/1          `timescale 1ps/1ps
36548      1/1          module rsnoc_z_T_C_S_C_L_R_R_7 ( I , O );
36549      1/1          	input  [6:0] I ;
36550      <font color = "red">0/1     ==>  	output [6:0] O ;</font>
                        MISSING_ELSE
36551                   	wire  u_0   ;
36552                   	wire  u_1   ;
36553                   	wire  u_2   ;
36554                   	wire  u_3   ;
36555                   	wire  u_4   ;
36556                   	wire  u_5   ;
36557                   	wire  u_6   ;
36558                   	wire  u_0_0 ;
36559                   	wire  u_0_1 ;
36560                   	wire  u_0_2 ;
36561                   	wire  u_0_3 ;
36562                   	wire  u_0_4 ;
36563                   	wire  u_0_5 ;
36564                   	wire  u_0_6 ;
36565                   	assign u_0 = I [0];
36566                   	assign u_0_6 = u_0;
36567                   	assign u_1 = I [1];
36568                   	assign u_0_5 = u_1;
36569                   	assign u_2 = I [2];
36570                   	assign u_0_4 = u_2;
36571                   	assign u_3 = I [3];
36572                   	assign u_0_3 = u_3;
36573                   	assign u_4 = I [4];
36574                   	assign u_0_2 = u_4;
36575                   	assign u_5 = I [5];
36576                   	assign u_0_1 = u_5;
36577                   	assign u_6 = I [6];
36578                   	assign u_0_0 = u_6;
36579                   	assign O = { u_0_6 , u_0_5 , u_0_4 , u_0_3 , u_0_2 , u_0_1 , u_0_0 };
36580      1/1          endmodule
36581      1/1          
36582      1/1          `timescale 1ps/1ps
36583      <font color = "red">0/1     ==>  module rsnoc_z_H_R_U_A_M_375a155f_D108e0p0 (</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_10215_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod75.html#inst_tag_10215" >config_ss_tb.DUT.flexnoc.Switch6_main.Mux_Switch23.Am</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       36437
 EXPRESSION (Keep ? GntReg : Gnt)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_10215_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod75.html#inst_tag_10215" >config_ss_tb.DUT.flexnoc.Switch6_main.Mux_Switch23.Am</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">79</td>
<td class="rt">4</td>
<td class="rt">5.06  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">2108</td>
<td class="rt">10</td>
<td class="rt">0.47  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">1054</td>
<td class="rt">6</td>
<td class="rt">0.57  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">1054</td>
<td class="rt">4</td>
<td class="rt">0.38  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">40</td>
<td class="rt">4</td>
<td class="rt">10.00 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">1164</td>
<td class="rt">10</td>
<td class="rt">0.86  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">582</td>
<td class="rt">6</td>
<td class="rt">1.03  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">582</td>
<td class="rt">4</td>
<td class="rt">0.69  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">39</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">944</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">472</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">472</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gnt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Req[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ReqArbIn[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_0_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_0_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_2_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_3_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxLock[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GntReg[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IntReq[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Keep</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>LockSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_0_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_0_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_1_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_1_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_2_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_2_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_3_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_3_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Sel[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_10215_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod75.html#inst_tag_10215" >config_ss_tb.DUT.flexnoc.Switch6_main.Mux_Switch23.Am</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">5</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">36437</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">36547</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">36580</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
36437      ,	Sys_Clk
            	       
36438      ,	Sys_Clk_ClkS
            	            
36439      ,	Sys_Clk_En
            	          
36440      ,	Sys_Clk_EnS
            	           
36441      ,	Sys_Clk_RetRstN
            	               
36442      ,	Sys_Clk_RstN
            	            
36443      ,	Sys_Clk_Tm
            	          
36444      ,	Sys_Pwr_Idle
            	            
36445      ,	Sys_Pwr_WakeUp
            	              
36446      ,	Vld
            	   
36447      );
             
36448      	output [6:0] Gnt             ;
           	                              
36449      	input        Rdy             ;
           	                              
36450      	input  [6:0] Req             ;
           	                              
36451      	input  [6:0] ReqArbIn        ;
           	                              
36452      	input        Sys_Clk         ;
           	                              
36453      	input        Sys_Clk_ClkS    ;
           	                              
36454      	input        Sys_Clk_En      ;
           	                              
36455      	input        Sys_Clk_EnS     ;
           	                              
36456      	input        Sys_Clk_RetRstN ;
           	                              
36457      	input        Sys_Clk_RstN    ;
           	                              
36458      	input        Sys_Clk_Tm      ;
           	                              
36459      	output       Sys_Pwr_Idle    ;
           	                              
36460      	output       Sys_Pwr_WakeUp  ;
           	                              
36461      	output       Vld             ;
           	                              
36462      	wire [6:0]  u_686c   ;
           	                      
36463      	wire [48:0] u_9376   ;
           	                      
36464      	wire        Ce       ;
           	                      
36465      	wire [48:0] Clr      ;
           	                      
36466      	wire        DeadLock ;
           	                      
36467      	wire        IllReq   ;
           	                      
36468      	reg  [48:0] LowSij   ;
           	                      
36469      	wire [6:0]  NewReq   ;
           	                      
36470      	reg  [6:0]  PrvReq   ;
           	                      
36471      	wire [48:0] Set      ;
           	                      
36472      	wire [48:0] Sij      ;
           	                      
36473      	wire [6:0]  UpdGnt   ;
           	                      
36474      	reg         dontStop ;
           	                      
36475      	assign UpdGnt = Gnt & { 7 { Rdy }  };
           	                                     
36476      	assign Ce = ( | ReqArbIn );
           	                           
36477      	assign NewReq = ReqArbIn & ~ PrvReq;
           	                                    
36478      	assign Set =
           	            
36479      			{	{ 7 { UpdGnt [6] } }
           			 	                    
36480      			,	{ 7 { UpdGnt [5] } }
           			 	                    
36481      			,	{ 7 { UpdGnt [4] } }
           			 	                    
36482      			,	{ 7 { UpdGnt [3] } }
           			 	                    
36483      			,	{ 7 { UpdGnt [2] } }
           			 	                    
36484      			,	{ 7 { UpdGnt [1] } }
           			 	                    
36485      			,	{ 7 { UpdGnt [0] } }
           			 	                    
36486      			}
           			 
36487      		|					~						{	{ 7 { ReqArbIn [6] } }
           		 					 						 	                      
36488      						,	{ 7 { ReqArbIn [5] } }
           						 	                      
36489      						,	{ 7 { ReqArbIn [4] } }
           						 	                      
36490      						,	{ 7 { ReqArbIn [3] } }
           						 	                      
36491      						,	{ 7 { ReqArbIn [2] } }
           						 	                      
36492      						,	{ 7 { ReqArbIn [1] } }
           						 	                      
36493      						,	{ 7 { ReqArbIn [0] } }
           						 	                      
36494      						}
           						 
36495      				&	{ 7 { NewReq }  }
           				 	                 
36496      			&	~ { 7 { UpdGnt }  };
           			 	                    
36497      	assign Sij = LowSij | u_9376;
           	                             
36498      	assign Gnt = Req & ~ u_686c;
           	                            
36499      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
36500      		if ( ! Sys_Clk_RstN )
           		                     
36501      			PrvReq <= #1.0 ( 7'b0 );
           			                        
36502      		else if ( Ce )
           		              
36503      			PrvReq <= #1.0 ( ReqArbIn & ~ UpdGnt );
           			                                       
36504      	rsnoc_z_T_C_S_C_L_R_T_N77 ut77( .I( Set ) , .O( Clr ) );
           	                                                        
36505      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
36506      		if ( ! Sys_Clk_RstN )
           		                     
36507      			LowSij <= #1.0 ( 49'b0 );
           			                         
36508      		else if ( Ce )
           		              
36509      			LowSij <= #1.0 ( 49'b0111111001111100011110000111000001100000010000000 & ~ Clr & ( Set | LowSij ) );
           			                                                                                                    
36510      	rsnoc_z_T_C_S_C_L_R_T_N77 ut7720( .I( LowSij ^ 49'b0111111001111100011110000111000001100000010000000 ) , .O( u_9376 ) );
           	                                                                                                                        
36511      	rsnoc_z_T_C_S_C_L_R_Co_I49o7 uco( .I( Sij & { 7 { Req }  } ) , .O( u_686c ) );
           	                                                                              
36512      	assign Sys_Pwr_Idle = 1'b1;
           	                           
36513      	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
36514      	assign Vld = ( | Req );
           	                       
36515      	assign IllReq = ( | ( ~ ReqArbIn & PrvReq ) );
           	                                              
36516      	// synopsys translate_off
           	                         
36517      	// synthesis translate_off
           	                          
36518      	always @( posedge Sys_Clk )
           	                           
36519      		if ( Sys_Clk == 1'b1 )
           		                      
36520      			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( IllReq ) !== 1'b0 ) begin
           			                                                              
36521      				dontStop = 0;
           				             
36522      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
36523      				if (!dontStop) begin
           				                    
36524      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "FIFO selector: ReqArbIn retractation." );
           					                                                                                                                          
36525      					$stop;
           					      
36526      				end
           				   
36527      			end
           			   
36528      	// synthesis translate_on
           	                         
36529      	// synopsys translate_on
           	                        
36530      	assign DeadLock = ( | Req ) & ~ ( | Gnt );
           	                                          
36531      	// synopsys translate_off
           	                         
36532      	// synthesis translate_off
           	                          
36533      	always @( posedge Sys_Clk )
           	                           
36534      		if ( Sys_Clk == 1'b1 )
           		                      
36535      			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( DeadLock ) !== 1'b0 ) begin
           			                                                                
36536      				dontStop = 0;
           				             
36537      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
36538      				if (!dontStop) begin
           				                    
36539      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "FIFO selector: DeadLock detected => Req without Grant." );
           					                                                                                                                                           
36540      					$stop;
           					      
36541      				end
           				   
36542      			end
           			   
36543      	// synthesis translate_on
           	                         
36544      	// synopsys translate_on
           	                        
36545      	endmodule
           	         
36546      
           
36547      `timescale 1ps/1ps
                             
36548      module rsnoc_z_T_C_S_C_L_R_R_7 ( I , O );
                                                    
36549      	input  [6:0] I ;
           	                
36550      	output [6:0] O ;
           	                
36551      	wire  u_0   ;
           	             
36552      	wire  u_1   ;
           	             
36553      	wire  u_2   ;
           	             
36554      	wire  u_3   ;
           	             
36555      	wire  u_4   ;
           	             
36556      	wire  u_5   ;
           	             
36557      	wire  u_6   ;
           	             
36558      	wire  u_0_0 ;
           	             
36559      	wire  u_0_1 ;
           	             
36560      	wire  u_0_2 ;
           	             
36561      	wire  u_0_3 ;
           	             
36562      	wire  u_0_4 ;
           	             
36563      	wire  u_0_5 ;
           	             
36564      	wire  u_0_6 ;
           	             
36565      	assign u_0 = I [0];
           	                   
36566      	assign u_0_6 = u_0;
           	                   
36567      	assign u_1 = I [1];
           	                   
36568      	assign u_0_5 = u_1;
           	                   
36569      	assign u_2 = I [2];
           	                   
36570      	assign u_0_4 = u_2;
           	                   
36571      	assign u_3 = I [3];
           	                   
36572      	assign u_0_3 = u_3;
           	                   
36573      	assign u_4 = I [4];
           	                   
36574      	assign u_0_2 = u_4;
           	                   
36575      	assign u_5 = I [5];
           	                   
36576      	assign u_0_1 = u_5;
           	                   
36577      	assign u_6 = I [6];
           	                   
36578      	assign u_0_0 = u_6;
           	                   
36579      	assign O = { u_0_6 , u_0_5 , u_0_4 , u_0_3 , u_0_2 , u_0_1 , u_0_0 };
           	                                                                     
36580      endmodule
                    
36581      
           
36582      `timescale 1ps/1ps
                             
36583      module rsnoc_z_H_R_U_A_M_375a155f_D108e0p0 (
                                                       
36584      	Gnt
           	   
36585      ,	Rdy
            	   
36586      ,	Req
            	   
36587      ,	ReqArbIn
            	        
36588      ,	Rx_0_Data
            	         
36589      ,	Rx_0_Head
            	         
36590      ,	Rx_0_Rdy
            	        
36591      ,	Rx_0_Tail
            	         
36592      ,	Rx_0_Vld
            	        
36593      ,	Rx_1_Data
            	         
36594      ,	Rx_1_Head
            	         
36595      ,	Rx_1_Rdy
            	        
36596      ,	Rx_1_Tail
            	         
36597      ,	Rx_1_Vld
            	        
36598      ,	Rx_2_Data
            	         
36599      ,	Rx_2_Head
            	         
36600      ,	Rx_2_Rdy
            	        
36601      ,	Rx_2_Tail
            	         
36602      ,	Rx_2_Vld
            	        
36603      ,	Rx_3_Data
            	         
36604      ,	Rx_3_Head
            	         
36605      ,	Rx_3_Rdy
            	        
36606      ,	Rx_3_Tail
            	         
36607      ,	Rx_3_Vld
            	        
36608      ,	Rx_4_Data
            	         
36609      ,	Rx_4_Head
            	         
36610      ,	Rx_4_Rdy
            	        
36611      ,	Rx_4_Tail
            	         
36612      ,	Rx_4_Vld
            	        
36613      ,	Rx_5_Data
            	         
36614      ,	Rx_5_Head
            	         
36615      ,	Rx_5_Rdy
            	        
36616      ,	Rx_5_Tail
            	         
36617      ,	Rx_5_Vld
            	        
36618      ,	Rx_6_Data
            	         
36619      ,	Rx_6_Head
            	         
36620      ,	Rx_6_Rdy
            	        
36621      ,	Rx_6_Tail
            	         
36622      ,	Rx_6_Vld
            	        
36623      ,	RxLock
            	      
36624      ,	Sys_Clk
            	       
36625      ,	Sys_Clk_ClkS
            	            
36626      ,	Sys_Clk_En
            	          
36627      ,	Sys_Clk_EnS
            	           
36628      ,	Sys_Clk_RetRstN
            	               
36629      ,	Sys_Clk_RstN
            	            
36630      ,	Sys_Clk_Tm
            	          
36631      ,	Sys_Pwr_Idle
            	            
36632      ,	Sys_Pwr_WakeUp
            	              
36633      ,	Tx_Data
            	       
36634      ,	Tx_Head
            	       
36635      ,	Tx_Rdy
            	      
36636      ,	Tx_Tail
            	       
36637      ,	Tx_Vld
            	      
36638      ,	Vld
            	   
36639      );
             
36640      	input  [6:0]   Gnt             ;
           	                                
36641      	output         Rdy             ;
           	                                
36642      	output [6:0]   Req             ;
           	                                
36643      	output [6:0]   ReqArbIn        ;
           	                                
36644      	input  [107:0] Rx_0_Data       ;
           	                                
36645      	input          Rx_0_Head       ;
           	                                
36646      	output         Rx_0_Rdy        ;
           	                                
36647      	input          Rx_0_Tail       ;
           	                                
36648      	input          Rx_0_Vld        ;
           	                                
36649      	input  [107:0] Rx_1_Data       ;
           	                                
36650      	input          Rx_1_Head       ;
           	                                
36651      	output         Rx_1_Rdy        ;
           	                                
36652      	input          Rx_1_Tail       ;
           	                                
36653      	input          Rx_1_Vld        ;
           	                                
36654      	input  [107:0] Rx_2_Data       ;
           	                                
36655      	input          Rx_2_Head       ;
           	                                
36656      	output         Rx_2_Rdy        ;
           	                                
36657      	input          Rx_2_Tail       ;
           	                                
36658      	input          Rx_2_Vld        ;
           	                                
36659      	input  [107:0] Rx_3_Data       ;
           	                                
36660      	input          Rx_3_Head       ;
           	                                
36661      	output         Rx_3_Rdy        ;
           	                                
36662      	input          Rx_3_Tail       ;
           	                                
36663      	input          Rx_3_Vld        ;
           	                                
36664      	input  [107:0] Rx_4_Data       ;
           	                                
36665      	input          Rx_4_Head       ;
           	                                
36666      	output         Rx_4_Rdy        ;
           	                                
36667      	input          Rx_4_Tail       ;
           	                                
36668      	input          Rx_4_Vld        ;
           	                                
36669      	input  [107:0] Rx_5_Data       ;
           	                                
36670      	input          Rx_5_Head       ;
           	                                
36671      	output         Rx_5_Rdy        ;
           	                                
36672      	input          Rx_5_Tail       ;
           	                                
36673      	input          Rx_5_Vld        ;
           	                                
36674      	input  [107:0] Rx_6_Data       ;
           	                                
36675      	input          Rx_6_Head       ;
           	                                
36676      	output         Rx_6_Rdy        ;
           	                                
36677      	input          Rx_6_Tail       ;
           	                                
36678      	input          Rx_6_Vld        ;
           	                                
36679      	input  [6:0]   RxLock          ;
           	                                
36680      	input          Sys_Clk         ;
           	                                
36681      	input          Sys_Clk_ClkS    ;
           	                                
36682      	input          Sys_Clk_En      ;
           	                                
36683      	input          Sys_Clk_EnS     ;
           	                                
36684      	input          Sys_Clk_RetRstN ;
           	                                
36685      	input          Sys_Clk_RstN    ;
           	                                
36686      	input          Sys_Clk_Tm      ;
           	                                
36687      	output         Sys_Pwr_Idle    ;
           	                                
36688      	output         Sys_Pwr_WakeUp  ;
           	                                
36689      	output [107:0] Tx_Data         ;
           	                                
36690      	output         Tx_Head         ;
           	                                
36691      	input          Tx_Rdy          ;
           	                                
36692      	output         Tx_Tail         ;
           	                                
36693      	output         Tx_Vld          ;
           	                                
36694      	input          Vld             ;
           	                                
36695      	wire         Free             ;
           	                               
36696      	reg  [6:0]   GntReg           ;
           	                               
36697      	wire [107:0] Int_0_Data       ;
           	                               
36698      	wire         Int_0_Head       ;
           	                               
36699      	wire         Int_0_Lock       ;
           	                               
36700      	wire         Int_0_Rdy        ;
           	                               
36701      	wire         Int_0_Tail       ;
           	                               
36702      	wire         Int_0_Vld        ;
           	                               
36703      	wire [107:0] Int_1_Data       ;
           	                               
36704      	wire         Int_1_Head       ;
           	                               
36705      	wire         Int_1_Lock       ;
           	                               
36706      	wire         Int_1_Rdy        ;
           	                               
36707      	wire         Int_1_Tail       ;
           	                               
36708      	wire         Int_1_Vld        ;
           	                               
36709      	wire [107:0] Int_2_Data       ;
           	                               
36710      	wire         Int_2_Head       ;
           	                               
36711      	wire         Int_2_Lock       ;
           	                               
36712      	wire         Int_2_Rdy        ;
           	                               
36713      	wire         Int_2_Tail       ;
           	                               
36714      	wire         Int_2_Vld        ;
           	                               
36715      	wire [107:0] Int_3_Data       ;
           	                               
36716      	wire         Int_3_Head       ;
           	                               
36717      	wire         Int_3_Lock       ;
           	                               
36718      	wire         Int_3_Rdy        ;
           	                               
36719      	wire         Int_3_Tail       ;
           	                               
36720      	wire         Int_3_Vld        ;
           	                               
36721      	wire [107:0] Int_4_Data       ;
           	                               
36722      	wire         Int_4_Head       ;
           	                               
36723      	wire         Int_4_Lock       ;
           	                               
36724      	wire         Int_4_Rdy        ;
           	                               
36725      	wire         Int_4_Tail       ;
           	                               
36726      	wire         Int_4_Vld        ;
           	                               
36727      	wire [107:0] Int_5_Data       ;
           	                               
36728      	wire         Int_5_Head       ;
           	                               
36729      	wire         Int_5_Lock       ;
           	                               
36730      	wire         Int_5_Rdy        ;
           	                               
36731      	wire         Int_5_Tail       ;
           	                               
36732      	wire         Int_5_Vld        ;
           	                               
36733      	wire [107:0] Int_6_Data       ;
           	                               
36734      	wire         Int_6_Head       ;
           	                               
36735      	wire         Int_6_Lock       ;
           	                               
36736      	wire         Int_6_Rdy        ;
           	                               
36737      	wire         Int_6_Tail       ;
           	                               
36738      	wire         Int_6_Vld        ;
           	                               
36739      	wire [6:0]   IntReq           ;
           	                               
36740      	wire         Keep             ;
           	                               
36741      	reg          Lock             ;
           	                               
36742      	wire         LockSel          ;
           	                               
36743      	wire         PwrPipe_0_Idle   ;
           	                               
36744      	wire         PwrPipe_0_WakeUp ;
           	                               
36745      	wire         PwrPipe_1_Idle   ;
           	                               
36746      	wire         PwrPipe_1_WakeUp ;
           	                               
36747      	wire         PwrPipe_2_Idle   ;
           	                               
36748      	wire         PwrPipe_2_WakeUp ;
           	                               
36749      	wire         PwrPipe_3_Idle   ;
           	                               
36750      	wire         PwrPipe_3_WakeUp ;
           	                               
36751      	wire         PwrPipe_4_Idle   ;
           	                               
36752      	wire         PwrPipe_4_WakeUp ;
           	                               
36753      	wire         PwrPipe_5_Idle   ;
           	                               
36754      	wire         PwrPipe_5_WakeUp ;
           	                               
36755      	wire         PwrPipe_6_Idle   ;
           	                               
36756      	wire         PwrPipe_6_WakeUp ;
           	                               
36757      	wire [6:0]   Sel              ;
           	                               
36758      	assign Sel = Keep ? GntReg : Gnt;
           	                  <font color = "red">-1-</font>  
           	                  <font color = "red">==></font>  
           	                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
36547      `timescale 1ps/1ps
           <font color = "green">-1-</font>                  
36548      module rsnoc_z_T_C_S_C_L_R_R_7 ( I , O );
           <font color = "green">==></font>
36549      	input  [6:0] I ;
           	<font color = "red">-2-</font>                
36550      	output [6:0] O ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
36580      endmodule
           <font color = "green">-1-</font>         
36581      
           <font color = "green">==></font>
36582      `timescale 1ps/1ps
           <font color = "red">-2-</font>                  
36583      module rsnoc_z_H_R_U_A_M_375a155f_D108e0p0 (
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_10217'>
<a name="inst_tag_10217_Line"></a>
<b>Line Coverage for Instance : <a href="mod75.html#inst_tag_10217" >config_ss_tb.DUT.flexnoc.Switch6_main.Mux_Switch14.Am</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>8</td><td>6</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>36547</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>36580</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
36546                   
36547      1/1          `timescale 1ps/1ps
36548      1/1          module rsnoc_z_T_C_S_C_L_R_R_7 ( I , O );
36549      1/1          	input  [6:0] I ;
36550      <font color = "red">0/1     ==>  	output [6:0] O ;</font>
                        MISSING_ELSE
36551                   	wire  u_0   ;
36552                   	wire  u_1   ;
36553                   	wire  u_2   ;
36554                   	wire  u_3   ;
36555                   	wire  u_4   ;
36556                   	wire  u_5   ;
36557                   	wire  u_6   ;
36558                   	wire  u_0_0 ;
36559                   	wire  u_0_1 ;
36560                   	wire  u_0_2 ;
36561                   	wire  u_0_3 ;
36562                   	wire  u_0_4 ;
36563                   	wire  u_0_5 ;
36564                   	wire  u_0_6 ;
36565                   	assign u_0 = I [0];
36566                   	assign u_0_6 = u_0;
36567                   	assign u_1 = I [1];
36568                   	assign u_0_5 = u_1;
36569                   	assign u_2 = I [2];
36570                   	assign u_0_4 = u_2;
36571                   	assign u_3 = I [3];
36572                   	assign u_0_3 = u_3;
36573                   	assign u_4 = I [4];
36574                   	assign u_0_2 = u_4;
36575                   	assign u_5 = I [5];
36576                   	assign u_0_1 = u_5;
36577                   	assign u_6 = I [6];
36578                   	assign u_0_0 = u_6;
36579                   	assign O = { u_0_6 , u_0_5 , u_0_4 , u_0_3 , u_0_2 , u_0_1 , u_0_0 };
36580      1/1          endmodule
36581      1/1          
36582      1/1          `timescale 1ps/1ps
36583      <font color = "red">0/1     ==>  module rsnoc_z_H_R_U_A_M_375a155f_D108e0p0 (</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_10217_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod75.html#inst_tag_10217" >config_ss_tb.DUT.flexnoc.Switch6_main.Mux_Switch14.Am</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       36437
 EXPRESSION (Keep ? GntReg : Gnt)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_10217_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod75.html#inst_tag_10217" >config_ss_tb.DUT.flexnoc.Switch6_main.Mux_Switch14.Am</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">79</td>
<td class="rt">4</td>
<td class="rt">5.06  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">2108</td>
<td class="rt">10</td>
<td class="rt">0.47  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">1054</td>
<td class="rt">6</td>
<td class="rt">0.57  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">1054</td>
<td class="rt">4</td>
<td class="rt">0.38  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">40</td>
<td class="rt">4</td>
<td class="rt">10.00 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">1164</td>
<td class="rt">10</td>
<td class="rt">0.86  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">582</td>
<td class="rt">6</td>
<td class="rt">1.03  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">582</td>
<td class="rt">4</td>
<td class="rt">0.69  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">39</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">944</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">472</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">472</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gnt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Req[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ReqArbIn[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_0_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_0_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_2_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_3_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxLock[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GntReg[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IntReq[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Keep</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>LockSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_0_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_0_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_1_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_1_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_2_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_2_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_3_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_3_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Sel[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_10217_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod75.html#inst_tag_10217" >config_ss_tb.DUT.flexnoc.Switch6_main.Mux_Switch14.Am</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">5</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">36437</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">36547</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">36580</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
36437      ,	Sys_Clk
            	       
36438      ,	Sys_Clk_ClkS
            	            
36439      ,	Sys_Clk_En
            	          
36440      ,	Sys_Clk_EnS
            	           
36441      ,	Sys_Clk_RetRstN
            	               
36442      ,	Sys_Clk_RstN
            	            
36443      ,	Sys_Clk_Tm
            	          
36444      ,	Sys_Pwr_Idle
            	            
36445      ,	Sys_Pwr_WakeUp
            	              
36446      ,	Vld
            	   
36447      );
             
36448      	output [6:0] Gnt             ;
           	                              
36449      	input        Rdy             ;
           	                              
36450      	input  [6:0] Req             ;
           	                              
36451      	input  [6:0] ReqArbIn        ;
           	                              
36452      	input        Sys_Clk         ;
           	                              
36453      	input        Sys_Clk_ClkS    ;
           	                              
36454      	input        Sys_Clk_En      ;
           	                              
36455      	input        Sys_Clk_EnS     ;
           	                              
36456      	input        Sys_Clk_RetRstN ;
           	                              
36457      	input        Sys_Clk_RstN    ;
           	                              
36458      	input        Sys_Clk_Tm      ;
           	                              
36459      	output       Sys_Pwr_Idle    ;
           	                              
36460      	output       Sys_Pwr_WakeUp  ;
           	                              
36461      	output       Vld             ;
           	                              
36462      	wire [6:0]  u_686c   ;
           	                      
36463      	wire [48:0] u_9376   ;
           	                      
36464      	wire        Ce       ;
           	                      
36465      	wire [48:0] Clr      ;
           	                      
36466      	wire        DeadLock ;
           	                      
36467      	wire        IllReq   ;
           	                      
36468      	reg  [48:0] LowSij   ;
           	                      
36469      	wire [6:0]  NewReq   ;
           	                      
36470      	reg  [6:0]  PrvReq   ;
           	                      
36471      	wire [48:0] Set      ;
           	                      
36472      	wire [48:0] Sij      ;
           	                      
36473      	wire [6:0]  UpdGnt   ;
           	                      
36474      	reg         dontStop ;
           	                      
36475      	assign UpdGnt = Gnt & { 7 { Rdy }  };
           	                                     
36476      	assign Ce = ( | ReqArbIn );
           	                           
36477      	assign NewReq = ReqArbIn & ~ PrvReq;
           	                                    
36478      	assign Set =
           	            
36479      			{	{ 7 { UpdGnt [6] } }
           			 	                    
36480      			,	{ 7 { UpdGnt [5] } }
           			 	                    
36481      			,	{ 7 { UpdGnt [4] } }
           			 	                    
36482      			,	{ 7 { UpdGnt [3] } }
           			 	                    
36483      			,	{ 7 { UpdGnt [2] } }
           			 	                    
36484      			,	{ 7 { UpdGnt [1] } }
           			 	                    
36485      			,	{ 7 { UpdGnt [0] } }
           			 	                    
36486      			}
           			 
36487      		|					~						{	{ 7 { ReqArbIn [6] } }
           		 					 						 	                      
36488      						,	{ 7 { ReqArbIn [5] } }
           						 	                      
36489      						,	{ 7 { ReqArbIn [4] } }
           						 	                      
36490      						,	{ 7 { ReqArbIn [3] } }
           						 	                      
36491      						,	{ 7 { ReqArbIn [2] } }
           						 	                      
36492      						,	{ 7 { ReqArbIn [1] } }
           						 	                      
36493      						,	{ 7 { ReqArbIn [0] } }
           						 	                      
36494      						}
           						 
36495      				&	{ 7 { NewReq }  }
           				 	                 
36496      			&	~ { 7 { UpdGnt }  };
           			 	                    
36497      	assign Sij = LowSij | u_9376;
           	                             
36498      	assign Gnt = Req & ~ u_686c;
           	                            
36499      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
36500      		if ( ! Sys_Clk_RstN )
           		                     
36501      			PrvReq <= #1.0 ( 7'b0 );
           			                        
36502      		else if ( Ce )
           		              
36503      			PrvReq <= #1.0 ( ReqArbIn & ~ UpdGnt );
           			                                       
36504      	rsnoc_z_T_C_S_C_L_R_T_N77 ut77( .I( Set ) , .O( Clr ) );
           	                                                        
36505      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
36506      		if ( ! Sys_Clk_RstN )
           		                     
36507      			LowSij <= #1.0 ( 49'b0 );
           			                         
36508      		else if ( Ce )
           		              
36509      			LowSij <= #1.0 ( 49'b0111111001111100011110000111000001100000010000000 & ~ Clr & ( Set | LowSij ) );
           			                                                                                                    
36510      	rsnoc_z_T_C_S_C_L_R_T_N77 ut7720( .I( LowSij ^ 49'b0111111001111100011110000111000001100000010000000 ) , .O( u_9376 ) );
           	                                                                                                                        
36511      	rsnoc_z_T_C_S_C_L_R_Co_I49o7 uco( .I( Sij & { 7 { Req }  } ) , .O( u_686c ) );
           	                                                                              
36512      	assign Sys_Pwr_Idle = 1'b1;
           	                           
36513      	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
36514      	assign Vld = ( | Req );
           	                       
36515      	assign IllReq = ( | ( ~ ReqArbIn & PrvReq ) );
           	                                              
36516      	// synopsys translate_off
           	                         
36517      	// synthesis translate_off
           	                          
36518      	always @( posedge Sys_Clk )
           	                           
36519      		if ( Sys_Clk == 1'b1 )
           		                      
36520      			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( IllReq ) !== 1'b0 ) begin
           			                                                              
36521      				dontStop = 0;
           				             
36522      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
36523      				if (!dontStop) begin
           				                    
36524      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "FIFO selector: ReqArbIn retractation." );
           					                                                                                                                          
36525      					$stop;
           					      
36526      				end
           				   
36527      			end
           			   
36528      	// synthesis translate_on
           	                         
36529      	// synopsys translate_on
           	                        
36530      	assign DeadLock = ( | Req ) & ~ ( | Gnt );
           	                                          
36531      	// synopsys translate_off
           	                         
36532      	// synthesis translate_off
           	                          
36533      	always @( posedge Sys_Clk )
           	                           
36534      		if ( Sys_Clk == 1'b1 )
           		                      
36535      			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( DeadLock ) !== 1'b0 ) begin
           			                                                                
36536      				dontStop = 0;
           				             
36537      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
36538      				if (!dontStop) begin
           				                    
36539      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "FIFO selector: DeadLock detected => Req without Grant." );
           					                                                                                                                                           
36540      					$stop;
           					      
36541      				end
           				   
36542      			end
           			   
36543      	// synthesis translate_on
           	                         
36544      	// synopsys translate_on
           	                        
36545      	endmodule
           	         
36546      
           
36547      `timescale 1ps/1ps
                             
36548      module rsnoc_z_T_C_S_C_L_R_R_7 ( I , O );
                                                    
36549      	input  [6:0] I ;
           	                
36550      	output [6:0] O ;
           	                
36551      	wire  u_0   ;
           	             
36552      	wire  u_1   ;
           	             
36553      	wire  u_2   ;
           	             
36554      	wire  u_3   ;
           	             
36555      	wire  u_4   ;
           	             
36556      	wire  u_5   ;
           	             
36557      	wire  u_6   ;
           	             
36558      	wire  u_0_0 ;
           	             
36559      	wire  u_0_1 ;
           	             
36560      	wire  u_0_2 ;
           	             
36561      	wire  u_0_3 ;
           	             
36562      	wire  u_0_4 ;
           	             
36563      	wire  u_0_5 ;
           	             
36564      	wire  u_0_6 ;
           	             
36565      	assign u_0 = I [0];
           	                   
36566      	assign u_0_6 = u_0;
           	                   
36567      	assign u_1 = I [1];
           	                   
36568      	assign u_0_5 = u_1;
           	                   
36569      	assign u_2 = I [2];
           	                   
36570      	assign u_0_4 = u_2;
           	                   
36571      	assign u_3 = I [3];
           	                   
36572      	assign u_0_3 = u_3;
           	                   
36573      	assign u_4 = I [4];
           	                   
36574      	assign u_0_2 = u_4;
           	                   
36575      	assign u_5 = I [5];
           	                   
36576      	assign u_0_1 = u_5;
           	                   
36577      	assign u_6 = I [6];
           	                   
36578      	assign u_0_0 = u_6;
           	                   
36579      	assign O = { u_0_6 , u_0_5 , u_0_4 , u_0_3 , u_0_2 , u_0_1 , u_0_0 };
           	                                                                     
36580      endmodule
                    
36581      
           
36582      `timescale 1ps/1ps
                             
36583      module rsnoc_z_H_R_U_A_M_375a155f_D108e0p0 (
                                                       
36584      	Gnt
           	   
36585      ,	Rdy
            	   
36586      ,	Req
            	   
36587      ,	ReqArbIn
            	        
36588      ,	Rx_0_Data
            	         
36589      ,	Rx_0_Head
            	         
36590      ,	Rx_0_Rdy
            	        
36591      ,	Rx_0_Tail
            	         
36592      ,	Rx_0_Vld
            	        
36593      ,	Rx_1_Data
            	         
36594      ,	Rx_1_Head
            	         
36595      ,	Rx_1_Rdy
            	        
36596      ,	Rx_1_Tail
            	         
36597      ,	Rx_1_Vld
            	        
36598      ,	Rx_2_Data
            	         
36599      ,	Rx_2_Head
            	         
36600      ,	Rx_2_Rdy
            	        
36601      ,	Rx_2_Tail
            	         
36602      ,	Rx_2_Vld
            	        
36603      ,	Rx_3_Data
            	         
36604      ,	Rx_3_Head
            	         
36605      ,	Rx_3_Rdy
            	        
36606      ,	Rx_3_Tail
            	         
36607      ,	Rx_3_Vld
            	        
36608      ,	Rx_4_Data
            	         
36609      ,	Rx_4_Head
            	         
36610      ,	Rx_4_Rdy
            	        
36611      ,	Rx_4_Tail
            	         
36612      ,	Rx_4_Vld
            	        
36613      ,	Rx_5_Data
            	         
36614      ,	Rx_5_Head
            	         
36615      ,	Rx_5_Rdy
            	        
36616      ,	Rx_5_Tail
            	         
36617      ,	Rx_5_Vld
            	        
36618      ,	Rx_6_Data
            	         
36619      ,	Rx_6_Head
            	         
36620      ,	Rx_6_Rdy
            	        
36621      ,	Rx_6_Tail
            	         
36622      ,	Rx_6_Vld
            	        
36623      ,	RxLock
            	      
36624      ,	Sys_Clk
            	       
36625      ,	Sys_Clk_ClkS
            	            
36626      ,	Sys_Clk_En
            	          
36627      ,	Sys_Clk_EnS
            	           
36628      ,	Sys_Clk_RetRstN
            	               
36629      ,	Sys_Clk_RstN
            	            
36630      ,	Sys_Clk_Tm
            	          
36631      ,	Sys_Pwr_Idle
            	            
36632      ,	Sys_Pwr_WakeUp
            	              
36633      ,	Tx_Data
            	       
36634      ,	Tx_Head
            	       
36635      ,	Tx_Rdy
            	      
36636      ,	Tx_Tail
            	       
36637      ,	Tx_Vld
            	      
36638      ,	Vld
            	   
36639      );
             
36640      	input  [6:0]   Gnt             ;
           	                                
36641      	output         Rdy             ;
           	                                
36642      	output [6:0]   Req             ;
           	                                
36643      	output [6:0]   ReqArbIn        ;
           	                                
36644      	input  [107:0] Rx_0_Data       ;
           	                                
36645      	input          Rx_0_Head       ;
           	                                
36646      	output         Rx_0_Rdy        ;
           	                                
36647      	input          Rx_0_Tail       ;
           	                                
36648      	input          Rx_0_Vld        ;
           	                                
36649      	input  [107:0] Rx_1_Data       ;
           	                                
36650      	input          Rx_1_Head       ;
           	                                
36651      	output         Rx_1_Rdy        ;
           	                                
36652      	input          Rx_1_Tail       ;
           	                                
36653      	input          Rx_1_Vld        ;
           	                                
36654      	input  [107:0] Rx_2_Data       ;
           	                                
36655      	input          Rx_2_Head       ;
           	                                
36656      	output         Rx_2_Rdy        ;
           	                                
36657      	input          Rx_2_Tail       ;
           	                                
36658      	input          Rx_2_Vld        ;
           	                                
36659      	input  [107:0] Rx_3_Data       ;
           	                                
36660      	input          Rx_3_Head       ;
           	                                
36661      	output         Rx_3_Rdy        ;
           	                                
36662      	input          Rx_3_Tail       ;
           	                                
36663      	input          Rx_3_Vld        ;
           	                                
36664      	input  [107:0] Rx_4_Data       ;
           	                                
36665      	input          Rx_4_Head       ;
           	                                
36666      	output         Rx_4_Rdy        ;
           	                                
36667      	input          Rx_4_Tail       ;
           	                                
36668      	input          Rx_4_Vld        ;
           	                                
36669      	input  [107:0] Rx_5_Data       ;
           	                                
36670      	input          Rx_5_Head       ;
           	                                
36671      	output         Rx_5_Rdy        ;
           	                                
36672      	input          Rx_5_Tail       ;
           	                                
36673      	input          Rx_5_Vld        ;
           	                                
36674      	input  [107:0] Rx_6_Data       ;
           	                                
36675      	input          Rx_6_Head       ;
           	                                
36676      	output         Rx_6_Rdy        ;
           	                                
36677      	input          Rx_6_Tail       ;
           	                                
36678      	input          Rx_6_Vld        ;
           	                                
36679      	input  [6:0]   RxLock          ;
           	                                
36680      	input          Sys_Clk         ;
           	                                
36681      	input          Sys_Clk_ClkS    ;
           	                                
36682      	input          Sys_Clk_En      ;
           	                                
36683      	input          Sys_Clk_EnS     ;
           	                                
36684      	input          Sys_Clk_RetRstN ;
           	                                
36685      	input          Sys_Clk_RstN    ;
           	                                
36686      	input          Sys_Clk_Tm      ;
           	                                
36687      	output         Sys_Pwr_Idle    ;
           	                                
36688      	output         Sys_Pwr_WakeUp  ;
           	                                
36689      	output [107:0] Tx_Data         ;
           	                                
36690      	output         Tx_Head         ;
           	                                
36691      	input          Tx_Rdy          ;
           	                                
36692      	output         Tx_Tail         ;
           	                                
36693      	output         Tx_Vld          ;
           	                                
36694      	input          Vld             ;
           	                                
36695      	wire         Free             ;
           	                               
36696      	reg  [6:0]   GntReg           ;
           	                               
36697      	wire [107:0] Int_0_Data       ;
           	                               
36698      	wire         Int_0_Head       ;
           	                               
36699      	wire         Int_0_Lock       ;
           	                               
36700      	wire         Int_0_Rdy        ;
           	                               
36701      	wire         Int_0_Tail       ;
           	                               
36702      	wire         Int_0_Vld        ;
           	                               
36703      	wire [107:0] Int_1_Data       ;
           	                               
36704      	wire         Int_1_Head       ;
           	                               
36705      	wire         Int_1_Lock       ;
           	                               
36706      	wire         Int_1_Rdy        ;
           	                               
36707      	wire         Int_1_Tail       ;
           	                               
36708      	wire         Int_1_Vld        ;
           	                               
36709      	wire [107:0] Int_2_Data       ;
           	                               
36710      	wire         Int_2_Head       ;
           	                               
36711      	wire         Int_2_Lock       ;
           	                               
36712      	wire         Int_2_Rdy        ;
           	                               
36713      	wire         Int_2_Tail       ;
           	                               
36714      	wire         Int_2_Vld        ;
           	                               
36715      	wire [107:0] Int_3_Data       ;
           	                               
36716      	wire         Int_3_Head       ;
           	                               
36717      	wire         Int_3_Lock       ;
           	                               
36718      	wire         Int_3_Rdy        ;
           	                               
36719      	wire         Int_3_Tail       ;
           	                               
36720      	wire         Int_3_Vld        ;
           	                               
36721      	wire [107:0] Int_4_Data       ;
           	                               
36722      	wire         Int_4_Head       ;
           	                               
36723      	wire         Int_4_Lock       ;
           	                               
36724      	wire         Int_4_Rdy        ;
           	                               
36725      	wire         Int_4_Tail       ;
           	                               
36726      	wire         Int_4_Vld        ;
           	                               
36727      	wire [107:0] Int_5_Data       ;
           	                               
36728      	wire         Int_5_Head       ;
           	                               
36729      	wire         Int_5_Lock       ;
           	                               
36730      	wire         Int_5_Rdy        ;
           	                               
36731      	wire         Int_5_Tail       ;
           	                               
36732      	wire         Int_5_Vld        ;
           	                               
36733      	wire [107:0] Int_6_Data       ;
           	                               
36734      	wire         Int_6_Head       ;
           	                               
36735      	wire         Int_6_Lock       ;
           	                               
36736      	wire         Int_6_Rdy        ;
           	                               
36737      	wire         Int_6_Tail       ;
           	                               
36738      	wire         Int_6_Vld        ;
           	                               
36739      	wire [6:0]   IntReq           ;
           	                               
36740      	wire         Keep             ;
           	                               
36741      	reg          Lock             ;
           	                               
36742      	wire         LockSel          ;
           	                               
36743      	wire         PwrPipe_0_Idle   ;
           	                               
36744      	wire         PwrPipe_0_WakeUp ;
           	                               
36745      	wire         PwrPipe_1_Idle   ;
           	                               
36746      	wire         PwrPipe_1_WakeUp ;
           	                               
36747      	wire         PwrPipe_2_Idle   ;
           	                               
36748      	wire         PwrPipe_2_WakeUp ;
           	                               
36749      	wire         PwrPipe_3_Idle   ;
           	                               
36750      	wire         PwrPipe_3_WakeUp ;
           	                               
36751      	wire         PwrPipe_4_Idle   ;
           	                               
36752      	wire         PwrPipe_4_WakeUp ;
           	                               
36753      	wire         PwrPipe_5_Idle   ;
           	                               
36754      	wire         PwrPipe_5_WakeUp ;
           	                               
36755      	wire         PwrPipe_6_Idle   ;
           	                               
36756      	wire         PwrPipe_6_WakeUp ;
           	                               
36757      	wire [6:0]   Sel              ;
           	                               
36758      	assign Sel = Keep ? GntReg : Gnt;
           	                  <font color = "red">-1-</font>  
           	                  <font color = "red">==></font>  
           	                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
36547      `timescale 1ps/1ps
           <font color = "green">-1-</font>                  
36548      module rsnoc_z_T_C_S_C_L_R_R_7 ( I , O );
           <font color = "green">==></font>
36549      	input  [6:0] I ;
           	<font color = "red">-2-</font>                
36550      	output [6:0] O ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
36580      endmodule
           <font color = "green">-1-</font>         
36581      
           <font color = "green">==></font>
36582      `timescale 1ps/1ps
           <font color = "red">-2-</font>                  
36583      module rsnoc_z_H_R_U_A_M_375a155f_D108e0p0 (
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_10218'>
<a name="inst_tag_10218_Line"></a>
<b>Line Coverage for Instance : <a href="mod75.html#inst_tag_10218" >config_ss_tb.DUT.flexnoc.Switch6_main.Mux_Switch13.Am</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>8</td><td>6</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>36547</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>36580</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
36546                   
36547      1/1          `timescale 1ps/1ps
36548      1/1          module rsnoc_z_T_C_S_C_L_R_R_7 ( I , O );
36549      1/1          	input  [6:0] I ;
36550      <font color = "red">0/1     ==>  	output [6:0] O ;</font>
                        MISSING_ELSE
36551                   	wire  u_0   ;
36552                   	wire  u_1   ;
36553                   	wire  u_2   ;
36554                   	wire  u_3   ;
36555                   	wire  u_4   ;
36556                   	wire  u_5   ;
36557                   	wire  u_6   ;
36558                   	wire  u_0_0 ;
36559                   	wire  u_0_1 ;
36560                   	wire  u_0_2 ;
36561                   	wire  u_0_3 ;
36562                   	wire  u_0_4 ;
36563                   	wire  u_0_5 ;
36564                   	wire  u_0_6 ;
36565                   	assign u_0 = I [0];
36566                   	assign u_0_6 = u_0;
36567                   	assign u_1 = I [1];
36568                   	assign u_0_5 = u_1;
36569                   	assign u_2 = I [2];
36570                   	assign u_0_4 = u_2;
36571                   	assign u_3 = I [3];
36572                   	assign u_0_3 = u_3;
36573                   	assign u_4 = I [4];
36574                   	assign u_0_2 = u_4;
36575                   	assign u_5 = I [5];
36576                   	assign u_0_1 = u_5;
36577                   	assign u_6 = I [6];
36578                   	assign u_0_0 = u_6;
36579                   	assign O = { u_0_6 , u_0_5 , u_0_4 , u_0_3 , u_0_2 , u_0_1 , u_0_0 };
36580      1/1          endmodule
36581      1/1          
36582      1/1          `timescale 1ps/1ps
36583      <font color = "red">0/1     ==>  module rsnoc_z_H_R_U_A_M_375a155f_D108e0p0 (</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_10218_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod75.html#inst_tag_10218" >config_ss_tb.DUT.flexnoc.Switch6_main.Mux_Switch13.Am</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       36437
 EXPRESSION (Keep ? GntReg : Gnt)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_10218_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod75.html#inst_tag_10218" >config_ss_tb.DUT.flexnoc.Switch6_main.Mux_Switch13.Am</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">79</td>
<td class="rt">4</td>
<td class="rt">5.06  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">2108</td>
<td class="rt">10</td>
<td class="rt">0.47  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">1054</td>
<td class="rt">6</td>
<td class="rt">0.57  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">1054</td>
<td class="rt">4</td>
<td class="rt">0.38  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">40</td>
<td class="rt">4</td>
<td class="rt">10.00 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">1164</td>
<td class="rt">10</td>
<td class="rt">0.86  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">582</td>
<td class="rt">6</td>
<td class="rt">1.03  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">582</td>
<td class="rt">4</td>
<td class="rt">0.69  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">39</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">944</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">472</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">472</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gnt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Req[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ReqArbIn[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_0_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_0_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_2_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_3_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxLock[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GntReg[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IntReq[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Keep</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>LockSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_0_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_0_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_1_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_1_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_2_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_2_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_3_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_3_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Sel[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_10218_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod75.html#inst_tag_10218" >config_ss_tb.DUT.flexnoc.Switch6_main.Mux_Switch13.Am</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">5</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">36437</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">36547</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">36580</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
36437      ,	Sys_Clk
            	       
36438      ,	Sys_Clk_ClkS
            	            
36439      ,	Sys_Clk_En
            	          
36440      ,	Sys_Clk_EnS
            	           
36441      ,	Sys_Clk_RetRstN
            	               
36442      ,	Sys_Clk_RstN
            	            
36443      ,	Sys_Clk_Tm
            	          
36444      ,	Sys_Pwr_Idle
            	            
36445      ,	Sys_Pwr_WakeUp
            	              
36446      ,	Vld
            	   
36447      );
             
36448      	output [6:0] Gnt             ;
           	                              
36449      	input        Rdy             ;
           	                              
36450      	input  [6:0] Req             ;
           	                              
36451      	input  [6:0] ReqArbIn        ;
           	                              
36452      	input        Sys_Clk         ;
           	                              
36453      	input        Sys_Clk_ClkS    ;
           	                              
36454      	input        Sys_Clk_En      ;
           	                              
36455      	input        Sys_Clk_EnS     ;
           	                              
36456      	input        Sys_Clk_RetRstN ;
           	                              
36457      	input        Sys_Clk_RstN    ;
           	                              
36458      	input        Sys_Clk_Tm      ;
           	                              
36459      	output       Sys_Pwr_Idle    ;
           	                              
36460      	output       Sys_Pwr_WakeUp  ;
           	                              
36461      	output       Vld             ;
           	                              
36462      	wire [6:0]  u_686c   ;
           	                      
36463      	wire [48:0] u_9376   ;
           	                      
36464      	wire        Ce       ;
           	                      
36465      	wire [48:0] Clr      ;
           	                      
36466      	wire        DeadLock ;
           	                      
36467      	wire        IllReq   ;
           	                      
36468      	reg  [48:0] LowSij   ;
           	                      
36469      	wire [6:0]  NewReq   ;
           	                      
36470      	reg  [6:0]  PrvReq   ;
           	                      
36471      	wire [48:0] Set      ;
           	                      
36472      	wire [48:0] Sij      ;
           	                      
36473      	wire [6:0]  UpdGnt   ;
           	                      
36474      	reg         dontStop ;
           	                      
36475      	assign UpdGnt = Gnt & { 7 { Rdy }  };
           	                                     
36476      	assign Ce = ( | ReqArbIn );
           	                           
36477      	assign NewReq = ReqArbIn & ~ PrvReq;
           	                                    
36478      	assign Set =
           	            
36479      			{	{ 7 { UpdGnt [6] } }
           			 	                    
36480      			,	{ 7 { UpdGnt [5] } }
           			 	                    
36481      			,	{ 7 { UpdGnt [4] } }
           			 	                    
36482      			,	{ 7 { UpdGnt [3] } }
           			 	                    
36483      			,	{ 7 { UpdGnt [2] } }
           			 	                    
36484      			,	{ 7 { UpdGnt [1] } }
           			 	                    
36485      			,	{ 7 { UpdGnt [0] } }
           			 	                    
36486      			}
           			 
36487      		|					~						{	{ 7 { ReqArbIn [6] } }
           		 					 						 	                      
36488      						,	{ 7 { ReqArbIn [5] } }
           						 	                      
36489      						,	{ 7 { ReqArbIn [4] } }
           						 	                      
36490      						,	{ 7 { ReqArbIn [3] } }
           						 	                      
36491      						,	{ 7 { ReqArbIn [2] } }
           						 	                      
36492      						,	{ 7 { ReqArbIn [1] } }
           						 	                      
36493      						,	{ 7 { ReqArbIn [0] } }
           						 	                      
36494      						}
           						 
36495      				&	{ 7 { NewReq }  }
           				 	                 
36496      			&	~ { 7 { UpdGnt }  };
           			 	                    
36497      	assign Sij = LowSij | u_9376;
           	                             
36498      	assign Gnt = Req & ~ u_686c;
           	                            
36499      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
36500      		if ( ! Sys_Clk_RstN )
           		                     
36501      			PrvReq <= #1.0 ( 7'b0 );
           			                        
36502      		else if ( Ce )
           		              
36503      			PrvReq <= #1.0 ( ReqArbIn & ~ UpdGnt );
           			                                       
36504      	rsnoc_z_T_C_S_C_L_R_T_N77 ut77( .I( Set ) , .O( Clr ) );
           	                                                        
36505      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
36506      		if ( ! Sys_Clk_RstN )
           		                     
36507      			LowSij <= #1.0 ( 49'b0 );
           			                         
36508      		else if ( Ce )
           		              
36509      			LowSij <= #1.0 ( 49'b0111111001111100011110000111000001100000010000000 & ~ Clr & ( Set | LowSij ) );
           			                                                                                                    
36510      	rsnoc_z_T_C_S_C_L_R_T_N77 ut7720( .I( LowSij ^ 49'b0111111001111100011110000111000001100000010000000 ) , .O( u_9376 ) );
           	                                                                                                                        
36511      	rsnoc_z_T_C_S_C_L_R_Co_I49o7 uco( .I( Sij & { 7 { Req }  } ) , .O( u_686c ) );
           	                                                                              
36512      	assign Sys_Pwr_Idle = 1'b1;
           	                           
36513      	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
36514      	assign Vld = ( | Req );
           	                       
36515      	assign IllReq = ( | ( ~ ReqArbIn & PrvReq ) );
           	                                              
36516      	// synopsys translate_off
           	                         
36517      	// synthesis translate_off
           	                          
36518      	always @( posedge Sys_Clk )
           	                           
36519      		if ( Sys_Clk == 1'b1 )
           		                      
36520      			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( IllReq ) !== 1'b0 ) begin
           			                                                              
36521      				dontStop = 0;
           				             
36522      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
36523      				if (!dontStop) begin
           				                    
36524      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "FIFO selector: ReqArbIn retractation." );
           					                                                                                                                          
36525      					$stop;
           					      
36526      				end
           				   
36527      			end
           			   
36528      	// synthesis translate_on
           	                         
36529      	// synopsys translate_on
           	                        
36530      	assign DeadLock = ( | Req ) & ~ ( | Gnt );
           	                                          
36531      	// synopsys translate_off
           	                         
36532      	// synthesis translate_off
           	                          
36533      	always @( posedge Sys_Clk )
           	                           
36534      		if ( Sys_Clk == 1'b1 )
           		                      
36535      			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( DeadLock ) !== 1'b0 ) begin
           			                                                                
36536      				dontStop = 0;
           				             
36537      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
36538      				if (!dontStop) begin
           				                    
36539      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "FIFO selector: DeadLock detected => Req without Grant." );
           					                                                                                                                                           
36540      					$stop;
           					      
36541      				end
           				   
36542      			end
           			   
36543      	// synthesis translate_on
           	                         
36544      	// synopsys translate_on
           	                        
36545      	endmodule
           	         
36546      
           
36547      `timescale 1ps/1ps
                             
36548      module rsnoc_z_T_C_S_C_L_R_R_7 ( I , O );
                                                    
36549      	input  [6:0] I ;
           	                
36550      	output [6:0] O ;
           	                
36551      	wire  u_0   ;
           	             
36552      	wire  u_1   ;
           	             
36553      	wire  u_2   ;
           	             
36554      	wire  u_3   ;
           	             
36555      	wire  u_4   ;
           	             
36556      	wire  u_5   ;
           	             
36557      	wire  u_6   ;
           	             
36558      	wire  u_0_0 ;
           	             
36559      	wire  u_0_1 ;
           	             
36560      	wire  u_0_2 ;
           	             
36561      	wire  u_0_3 ;
           	             
36562      	wire  u_0_4 ;
           	             
36563      	wire  u_0_5 ;
           	             
36564      	wire  u_0_6 ;
           	             
36565      	assign u_0 = I [0];
           	                   
36566      	assign u_0_6 = u_0;
           	                   
36567      	assign u_1 = I [1];
           	                   
36568      	assign u_0_5 = u_1;
           	                   
36569      	assign u_2 = I [2];
           	                   
36570      	assign u_0_4 = u_2;
           	                   
36571      	assign u_3 = I [3];
           	                   
36572      	assign u_0_3 = u_3;
           	                   
36573      	assign u_4 = I [4];
           	                   
36574      	assign u_0_2 = u_4;
           	                   
36575      	assign u_5 = I [5];
           	                   
36576      	assign u_0_1 = u_5;
           	                   
36577      	assign u_6 = I [6];
           	                   
36578      	assign u_0_0 = u_6;
           	                   
36579      	assign O = { u_0_6 , u_0_5 , u_0_4 , u_0_3 , u_0_2 , u_0_1 , u_0_0 };
           	                                                                     
36580      endmodule
                    
36581      
           
36582      `timescale 1ps/1ps
                             
36583      module rsnoc_z_H_R_U_A_M_375a155f_D108e0p0 (
                                                       
36584      	Gnt
           	   
36585      ,	Rdy
            	   
36586      ,	Req
            	   
36587      ,	ReqArbIn
            	        
36588      ,	Rx_0_Data
            	         
36589      ,	Rx_0_Head
            	         
36590      ,	Rx_0_Rdy
            	        
36591      ,	Rx_0_Tail
            	         
36592      ,	Rx_0_Vld
            	        
36593      ,	Rx_1_Data
            	         
36594      ,	Rx_1_Head
            	         
36595      ,	Rx_1_Rdy
            	        
36596      ,	Rx_1_Tail
            	         
36597      ,	Rx_1_Vld
            	        
36598      ,	Rx_2_Data
            	         
36599      ,	Rx_2_Head
            	         
36600      ,	Rx_2_Rdy
            	        
36601      ,	Rx_2_Tail
            	         
36602      ,	Rx_2_Vld
            	        
36603      ,	Rx_3_Data
            	         
36604      ,	Rx_3_Head
            	         
36605      ,	Rx_3_Rdy
            	        
36606      ,	Rx_3_Tail
            	         
36607      ,	Rx_3_Vld
            	        
36608      ,	Rx_4_Data
            	         
36609      ,	Rx_4_Head
            	         
36610      ,	Rx_4_Rdy
            	        
36611      ,	Rx_4_Tail
            	         
36612      ,	Rx_4_Vld
            	        
36613      ,	Rx_5_Data
            	         
36614      ,	Rx_5_Head
            	         
36615      ,	Rx_5_Rdy
            	        
36616      ,	Rx_5_Tail
            	         
36617      ,	Rx_5_Vld
            	        
36618      ,	Rx_6_Data
            	         
36619      ,	Rx_6_Head
            	         
36620      ,	Rx_6_Rdy
            	        
36621      ,	Rx_6_Tail
            	         
36622      ,	Rx_6_Vld
            	        
36623      ,	RxLock
            	      
36624      ,	Sys_Clk
            	       
36625      ,	Sys_Clk_ClkS
            	            
36626      ,	Sys_Clk_En
            	          
36627      ,	Sys_Clk_EnS
            	           
36628      ,	Sys_Clk_RetRstN
            	               
36629      ,	Sys_Clk_RstN
            	            
36630      ,	Sys_Clk_Tm
            	          
36631      ,	Sys_Pwr_Idle
            	            
36632      ,	Sys_Pwr_WakeUp
            	              
36633      ,	Tx_Data
            	       
36634      ,	Tx_Head
            	       
36635      ,	Tx_Rdy
            	      
36636      ,	Tx_Tail
            	       
36637      ,	Tx_Vld
            	      
36638      ,	Vld
            	   
36639      );
             
36640      	input  [6:0]   Gnt             ;
           	                                
36641      	output         Rdy             ;
           	                                
36642      	output [6:0]   Req             ;
           	                                
36643      	output [6:0]   ReqArbIn        ;
           	                                
36644      	input  [107:0] Rx_0_Data       ;
           	                                
36645      	input          Rx_0_Head       ;
           	                                
36646      	output         Rx_0_Rdy        ;
           	                                
36647      	input          Rx_0_Tail       ;
           	                                
36648      	input          Rx_0_Vld        ;
           	                                
36649      	input  [107:0] Rx_1_Data       ;
           	                                
36650      	input          Rx_1_Head       ;
           	                                
36651      	output         Rx_1_Rdy        ;
           	                                
36652      	input          Rx_1_Tail       ;
           	                                
36653      	input          Rx_1_Vld        ;
           	                                
36654      	input  [107:0] Rx_2_Data       ;
           	                                
36655      	input          Rx_2_Head       ;
           	                                
36656      	output         Rx_2_Rdy        ;
           	                                
36657      	input          Rx_2_Tail       ;
           	                                
36658      	input          Rx_2_Vld        ;
           	                                
36659      	input  [107:0] Rx_3_Data       ;
           	                                
36660      	input          Rx_3_Head       ;
           	                                
36661      	output         Rx_3_Rdy        ;
           	                                
36662      	input          Rx_3_Tail       ;
           	                                
36663      	input          Rx_3_Vld        ;
           	                                
36664      	input  [107:0] Rx_4_Data       ;
           	                                
36665      	input          Rx_4_Head       ;
           	                                
36666      	output         Rx_4_Rdy        ;
           	                                
36667      	input          Rx_4_Tail       ;
           	                                
36668      	input          Rx_4_Vld        ;
           	                                
36669      	input  [107:0] Rx_5_Data       ;
           	                                
36670      	input          Rx_5_Head       ;
           	                                
36671      	output         Rx_5_Rdy        ;
           	                                
36672      	input          Rx_5_Tail       ;
           	                                
36673      	input          Rx_5_Vld        ;
           	                                
36674      	input  [107:0] Rx_6_Data       ;
           	                                
36675      	input          Rx_6_Head       ;
           	                                
36676      	output         Rx_6_Rdy        ;
           	                                
36677      	input          Rx_6_Tail       ;
           	                                
36678      	input          Rx_6_Vld        ;
           	                                
36679      	input  [6:0]   RxLock          ;
           	                                
36680      	input          Sys_Clk         ;
           	                                
36681      	input          Sys_Clk_ClkS    ;
           	                                
36682      	input          Sys_Clk_En      ;
           	                                
36683      	input          Sys_Clk_EnS     ;
           	                                
36684      	input          Sys_Clk_RetRstN ;
           	                                
36685      	input          Sys_Clk_RstN    ;
           	                                
36686      	input          Sys_Clk_Tm      ;
           	                                
36687      	output         Sys_Pwr_Idle    ;
           	                                
36688      	output         Sys_Pwr_WakeUp  ;
           	                                
36689      	output [107:0] Tx_Data         ;
           	                                
36690      	output         Tx_Head         ;
           	                                
36691      	input          Tx_Rdy          ;
           	                                
36692      	output         Tx_Tail         ;
           	                                
36693      	output         Tx_Vld          ;
           	                                
36694      	input          Vld             ;
           	                                
36695      	wire         Free             ;
           	                               
36696      	reg  [6:0]   GntReg           ;
           	                               
36697      	wire [107:0] Int_0_Data       ;
           	                               
36698      	wire         Int_0_Head       ;
           	                               
36699      	wire         Int_0_Lock       ;
           	                               
36700      	wire         Int_0_Rdy        ;
           	                               
36701      	wire         Int_0_Tail       ;
           	                               
36702      	wire         Int_0_Vld        ;
           	                               
36703      	wire [107:0] Int_1_Data       ;
           	                               
36704      	wire         Int_1_Head       ;
           	                               
36705      	wire         Int_1_Lock       ;
           	                               
36706      	wire         Int_1_Rdy        ;
           	                               
36707      	wire         Int_1_Tail       ;
           	                               
36708      	wire         Int_1_Vld        ;
           	                               
36709      	wire [107:0] Int_2_Data       ;
           	                               
36710      	wire         Int_2_Head       ;
           	                               
36711      	wire         Int_2_Lock       ;
           	                               
36712      	wire         Int_2_Rdy        ;
           	                               
36713      	wire         Int_2_Tail       ;
           	                               
36714      	wire         Int_2_Vld        ;
           	                               
36715      	wire [107:0] Int_3_Data       ;
           	                               
36716      	wire         Int_3_Head       ;
           	                               
36717      	wire         Int_3_Lock       ;
           	                               
36718      	wire         Int_3_Rdy        ;
           	                               
36719      	wire         Int_3_Tail       ;
           	                               
36720      	wire         Int_3_Vld        ;
           	                               
36721      	wire [107:0] Int_4_Data       ;
           	                               
36722      	wire         Int_4_Head       ;
           	                               
36723      	wire         Int_4_Lock       ;
           	                               
36724      	wire         Int_4_Rdy        ;
           	                               
36725      	wire         Int_4_Tail       ;
           	                               
36726      	wire         Int_4_Vld        ;
           	                               
36727      	wire [107:0] Int_5_Data       ;
           	                               
36728      	wire         Int_5_Head       ;
           	                               
36729      	wire         Int_5_Lock       ;
           	                               
36730      	wire         Int_5_Rdy        ;
           	                               
36731      	wire         Int_5_Tail       ;
           	                               
36732      	wire         Int_5_Vld        ;
           	                               
36733      	wire [107:0] Int_6_Data       ;
           	                               
36734      	wire         Int_6_Head       ;
           	                               
36735      	wire         Int_6_Lock       ;
           	                               
36736      	wire         Int_6_Rdy        ;
           	                               
36737      	wire         Int_6_Tail       ;
           	                               
36738      	wire         Int_6_Vld        ;
           	                               
36739      	wire [6:0]   IntReq           ;
           	                               
36740      	wire         Keep             ;
           	                               
36741      	reg          Lock             ;
           	                               
36742      	wire         LockSel          ;
           	                               
36743      	wire         PwrPipe_0_Idle   ;
           	                               
36744      	wire         PwrPipe_0_WakeUp ;
           	                               
36745      	wire         PwrPipe_1_Idle   ;
           	                               
36746      	wire         PwrPipe_1_WakeUp ;
           	                               
36747      	wire         PwrPipe_2_Idle   ;
           	                               
36748      	wire         PwrPipe_2_WakeUp ;
           	                               
36749      	wire         PwrPipe_3_Idle   ;
           	                               
36750      	wire         PwrPipe_3_WakeUp ;
           	                               
36751      	wire         PwrPipe_4_Idle   ;
           	                               
36752      	wire         PwrPipe_4_WakeUp ;
           	                               
36753      	wire         PwrPipe_5_Idle   ;
           	                               
36754      	wire         PwrPipe_5_WakeUp ;
           	                               
36755      	wire         PwrPipe_6_Idle   ;
           	                               
36756      	wire         PwrPipe_6_WakeUp ;
           	                               
36757      	wire [6:0]   Sel              ;
           	                               
36758      	assign Sel = Keep ? GntReg : Gnt;
           	                  <font color = "red">-1-</font>  
           	                  <font color = "red">==></font>  
           	                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
36547      `timescale 1ps/1ps
           <font color = "green">-1-</font>                  
36548      module rsnoc_z_T_C_S_C_L_R_R_7 ( I , O );
           <font color = "green">==></font>
36549      	input  [6:0] I ;
           	<font color = "red">-2-</font>                
36550      	output [6:0] O ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
36580      endmodule
           <font color = "green">-1-</font>         
36581      
           <font color = "green">==></font>
36582      `timescale 1ps/1ps
           <font color = "red">-2-</font>                  
36583      module rsnoc_z_H_R_U_A_M_375a155f_D108e0p0 (
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_10216'>
<a name="inst_tag_10216_Line"></a>
<b>Line Coverage for Instance : <a href="mod75.html#inst_tag_10216" >config_ss_tb.DUT.flexnoc.Switch6_main.Mux_Switch16.Am</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>8</td><td>6</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>36547</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>36580</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
36546                   
36547      1/1          `timescale 1ps/1ps
36548      1/1          module rsnoc_z_T_C_S_C_L_R_R_7 ( I , O );
36549      1/1          	input  [6:0] I ;
36550      <font color = "red">0/1     ==>  	output [6:0] O ;</font>
                        MISSING_ELSE
36551                   	wire  u_0   ;
36552                   	wire  u_1   ;
36553                   	wire  u_2   ;
36554                   	wire  u_3   ;
36555                   	wire  u_4   ;
36556                   	wire  u_5   ;
36557                   	wire  u_6   ;
36558                   	wire  u_0_0 ;
36559                   	wire  u_0_1 ;
36560                   	wire  u_0_2 ;
36561                   	wire  u_0_3 ;
36562                   	wire  u_0_4 ;
36563                   	wire  u_0_5 ;
36564                   	wire  u_0_6 ;
36565                   	assign u_0 = I [0];
36566                   	assign u_0_6 = u_0;
36567                   	assign u_1 = I [1];
36568                   	assign u_0_5 = u_1;
36569                   	assign u_2 = I [2];
36570                   	assign u_0_4 = u_2;
36571                   	assign u_3 = I [3];
36572                   	assign u_0_3 = u_3;
36573                   	assign u_4 = I [4];
36574                   	assign u_0_2 = u_4;
36575                   	assign u_5 = I [5];
36576                   	assign u_0_1 = u_5;
36577                   	assign u_6 = I [6];
36578                   	assign u_0_0 = u_6;
36579                   	assign O = { u_0_6 , u_0_5 , u_0_4 , u_0_3 , u_0_2 , u_0_1 , u_0_0 };
36580      1/1          endmodule
36581      1/1          
36582      1/1          `timescale 1ps/1ps
36583      <font color = "red">0/1     ==>  module rsnoc_z_H_R_U_A_M_375a155f_D108e0p0 (</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_10216_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod75.html#inst_tag_10216" >config_ss_tb.DUT.flexnoc.Switch6_main.Mux_Switch16.Am</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       36437
 EXPRESSION (Keep ? GntReg : Gnt)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_10216_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod75.html#inst_tag_10216" >config_ss_tb.DUT.flexnoc.Switch6_main.Mux_Switch16.Am</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">79</td>
<td class="rt">8</td>
<td class="rt">10.13 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">2108</td>
<td class="rt">214</td>
<td class="rt">10.15 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">1054</td>
<td class="rt">122</td>
<td class="rt">11.57 </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">1054</td>
<td class="rt">92</td>
<td class="rt">8.73  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">40</td>
<td class="rt">6</td>
<td class="rt">15.00 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">1164</td>
<td class="rt">112</td>
<td class="rt">9.62  </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">582</td>
<td class="rt">64</td>
<td class="rt">11.00 </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">582</td>
<td class="rt">48</td>
<td class="rt">8.25  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">39</td>
<td class="rt">2</td>
<td class="rt">5.13  </td>
</tr><tr class="s1">
<td>Signal Bits</td>
<td class="rt">944</td>
<td class="rt">102</td>
<td class="rt">10.81 </td>
</tr><tr class="s1">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">472</td>
<td class="rt">58</td>
<td class="rt">12.29 </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">472</td>
<td class="rt">44</td>
<td class="rt">9.32  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gnt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Req[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ReqArbIn[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_0_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Data[45:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Data[47:46]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Data[97:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Data[99:98]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Data[101:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Data[103:102]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Data[106:104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_0_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Data[97:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Data[99:98]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Data[101:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Data[102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Data[103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Data[104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Data[106:105]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2_Data[97:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2_Data[99:98]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2_Data[101:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2_Data[104:102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2_Data[106:105]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_2_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3_Data[97:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3_Data[99:98]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3_Data[101:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3_Data[102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3_Data[103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3_Data[105:104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_3_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxLock[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GntReg[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_0_Data[45:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Data[47:46]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_0_Data[97:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Data[99:98]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_0_Data[101:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Data[103:102]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_0_Data[106:104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_0_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Data[97:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Data[99:98]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_1_Data[101:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Data[102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_1_Data[103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Data[104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_1_Data[106:105]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Data[97:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Data[99:98]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_2_Data[101:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Data[104:102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_2_Data[106:105]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Data[97:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Data[99:98]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_3_Data[101:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Data[102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_3_Data[103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Data[105:104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_3_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IntReq[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Keep</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>LockSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_0_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_0_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_1_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_1_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_2_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_2_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_3_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_3_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Sel[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_10216_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod75.html#inst_tag_10216" >config_ss_tb.DUT.flexnoc.Switch6_main.Mux_Switch16.Am</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">5</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">36437</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">36547</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">36580</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
36437      ,	Sys_Clk
            	       
36438      ,	Sys_Clk_ClkS
            	            
36439      ,	Sys_Clk_En
            	          
36440      ,	Sys_Clk_EnS
            	           
36441      ,	Sys_Clk_RetRstN
            	               
36442      ,	Sys_Clk_RstN
            	            
36443      ,	Sys_Clk_Tm
            	          
36444      ,	Sys_Pwr_Idle
            	            
36445      ,	Sys_Pwr_WakeUp
            	              
36446      ,	Vld
            	   
36447      );
             
36448      	output [6:0] Gnt             ;
           	                              
36449      	input        Rdy             ;
           	                              
36450      	input  [6:0] Req             ;
           	                              
36451      	input  [6:0] ReqArbIn        ;
           	                              
36452      	input        Sys_Clk         ;
           	                              
36453      	input        Sys_Clk_ClkS    ;
           	                              
36454      	input        Sys_Clk_En      ;
           	                              
36455      	input        Sys_Clk_EnS     ;
           	                              
36456      	input        Sys_Clk_RetRstN ;
           	                              
36457      	input        Sys_Clk_RstN    ;
           	                              
36458      	input        Sys_Clk_Tm      ;
           	                              
36459      	output       Sys_Pwr_Idle    ;
           	                              
36460      	output       Sys_Pwr_WakeUp  ;
           	                              
36461      	output       Vld             ;
           	                              
36462      	wire [6:0]  u_686c   ;
           	                      
36463      	wire [48:0] u_9376   ;
           	                      
36464      	wire        Ce       ;
           	                      
36465      	wire [48:0] Clr      ;
           	                      
36466      	wire        DeadLock ;
           	                      
36467      	wire        IllReq   ;
           	                      
36468      	reg  [48:0] LowSij   ;
           	                      
36469      	wire [6:0]  NewReq   ;
           	                      
36470      	reg  [6:0]  PrvReq   ;
           	                      
36471      	wire [48:0] Set      ;
           	                      
36472      	wire [48:0] Sij      ;
           	                      
36473      	wire [6:0]  UpdGnt   ;
           	                      
36474      	reg         dontStop ;
           	                      
36475      	assign UpdGnt = Gnt & { 7 { Rdy }  };
           	                                     
36476      	assign Ce = ( | ReqArbIn );
           	                           
36477      	assign NewReq = ReqArbIn & ~ PrvReq;
           	                                    
36478      	assign Set =
           	            
36479      			{	{ 7 { UpdGnt [6] } }
           			 	                    
36480      			,	{ 7 { UpdGnt [5] } }
           			 	                    
36481      			,	{ 7 { UpdGnt [4] } }
           			 	                    
36482      			,	{ 7 { UpdGnt [3] } }
           			 	                    
36483      			,	{ 7 { UpdGnt [2] } }
           			 	                    
36484      			,	{ 7 { UpdGnt [1] } }
           			 	                    
36485      			,	{ 7 { UpdGnt [0] } }
           			 	                    
36486      			}
           			 
36487      		|					~						{	{ 7 { ReqArbIn [6] } }
           		 					 						 	                      
36488      						,	{ 7 { ReqArbIn [5] } }
           						 	                      
36489      						,	{ 7 { ReqArbIn [4] } }
           						 	                      
36490      						,	{ 7 { ReqArbIn [3] } }
           						 	                      
36491      						,	{ 7 { ReqArbIn [2] } }
           						 	                      
36492      						,	{ 7 { ReqArbIn [1] } }
           						 	                      
36493      						,	{ 7 { ReqArbIn [0] } }
           						 	                      
36494      						}
           						 
36495      				&	{ 7 { NewReq }  }
           				 	                 
36496      			&	~ { 7 { UpdGnt }  };
           			 	                    
36497      	assign Sij = LowSij | u_9376;
           	                             
36498      	assign Gnt = Req & ~ u_686c;
           	                            
36499      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
36500      		if ( ! Sys_Clk_RstN )
           		                     
36501      			PrvReq <= #1.0 ( 7'b0 );
           			                        
36502      		else if ( Ce )
           		              
36503      			PrvReq <= #1.0 ( ReqArbIn & ~ UpdGnt );
           			                                       
36504      	rsnoc_z_T_C_S_C_L_R_T_N77 ut77( .I( Set ) , .O( Clr ) );
           	                                                        
36505      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
36506      		if ( ! Sys_Clk_RstN )
           		                     
36507      			LowSij <= #1.0 ( 49'b0 );
           			                         
36508      		else if ( Ce )
           		              
36509      			LowSij <= #1.0 ( 49'b0111111001111100011110000111000001100000010000000 & ~ Clr & ( Set | LowSij ) );
           			                                                                                                    
36510      	rsnoc_z_T_C_S_C_L_R_T_N77 ut7720( .I( LowSij ^ 49'b0111111001111100011110000111000001100000010000000 ) , .O( u_9376 ) );
           	                                                                                                                        
36511      	rsnoc_z_T_C_S_C_L_R_Co_I49o7 uco( .I( Sij & { 7 { Req }  } ) , .O( u_686c ) );
           	                                                                              
36512      	assign Sys_Pwr_Idle = 1'b1;
           	                           
36513      	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
36514      	assign Vld = ( | Req );
           	                       
36515      	assign IllReq = ( | ( ~ ReqArbIn & PrvReq ) );
           	                                              
36516      	// synopsys translate_off
           	                         
36517      	// synthesis translate_off
           	                          
36518      	always @( posedge Sys_Clk )
           	                           
36519      		if ( Sys_Clk == 1'b1 )
           		                      
36520      			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( IllReq ) !== 1'b0 ) begin
           			                                                              
36521      				dontStop = 0;
           				             
36522      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
36523      				if (!dontStop) begin
           				                    
36524      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "FIFO selector: ReqArbIn retractation." );
           					                                                                                                                          
36525      					$stop;
           					      
36526      				end
           				   
36527      			end
           			   
36528      	// synthesis translate_on
           	                         
36529      	// synopsys translate_on
           	                        
36530      	assign DeadLock = ( | Req ) & ~ ( | Gnt );
           	                                          
36531      	// synopsys translate_off
           	                         
36532      	// synthesis translate_off
           	                          
36533      	always @( posedge Sys_Clk )
           	                           
36534      		if ( Sys_Clk == 1'b1 )
           		                      
36535      			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( DeadLock ) !== 1'b0 ) begin
           			                                                                
36536      				dontStop = 0;
           				             
36537      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
36538      				if (!dontStop) begin
           				                    
36539      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "FIFO selector: DeadLock detected => Req without Grant." );
           					                                                                                                                                           
36540      					$stop;
           					      
36541      				end
           				   
36542      			end
           			   
36543      	// synthesis translate_on
           	                         
36544      	// synopsys translate_on
           	                        
36545      	endmodule
           	         
36546      
           
36547      `timescale 1ps/1ps
                             
36548      module rsnoc_z_T_C_S_C_L_R_R_7 ( I , O );
                                                    
36549      	input  [6:0] I ;
           	                
36550      	output [6:0] O ;
           	                
36551      	wire  u_0   ;
           	             
36552      	wire  u_1   ;
           	             
36553      	wire  u_2   ;
           	             
36554      	wire  u_3   ;
           	             
36555      	wire  u_4   ;
           	             
36556      	wire  u_5   ;
           	             
36557      	wire  u_6   ;
           	             
36558      	wire  u_0_0 ;
           	             
36559      	wire  u_0_1 ;
           	             
36560      	wire  u_0_2 ;
           	             
36561      	wire  u_0_3 ;
           	             
36562      	wire  u_0_4 ;
           	             
36563      	wire  u_0_5 ;
           	             
36564      	wire  u_0_6 ;
           	             
36565      	assign u_0 = I [0];
           	                   
36566      	assign u_0_6 = u_0;
           	                   
36567      	assign u_1 = I [1];
           	                   
36568      	assign u_0_5 = u_1;
           	                   
36569      	assign u_2 = I [2];
           	                   
36570      	assign u_0_4 = u_2;
           	                   
36571      	assign u_3 = I [3];
           	                   
36572      	assign u_0_3 = u_3;
           	                   
36573      	assign u_4 = I [4];
           	                   
36574      	assign u_0_2 = u_4;
           	                   
36575      	assign u_5 = I [5];
           	                   
36576      	assign u_0_1 = u_5;
           	                   
36577      	assign u_6 = I [6];
           	                   
36578      	assign u_0_0 = u_6;
           	                   
36579      	assign O = { u_0_6 , u_0_5 , u_0_4 , u_0_3 , u_0_2 , u_0_1 , u_0_0 };
           	                                                                     
36580      endmodule
                    
36581      
           
36582      `timescale 1ps/1ps
                             
36583      module rsnoc_z_H_R_U_A_M_375a155f_D108e0p0 (
                                                       
36584      	Gnt
           	   
36585      ,	Rdy
            	   
36586      ,	Req
            	   
36587      ,	ReqArbIn
            	        
36588      ,	Rx_0_Data
            	         
36589      ,	Rx_0_Head
            	         
36590      ,	Rx_0_Rdy
            	        
36591      ,	Rx_0_Tail
            	         
36592      ,	Rx_0_Vld
            	        
36593      ,	Rx_1_Data
            	         
36594      ,	Rx_1_Head
            	         
36595      ,	Rx_1_Rdy
            	        
36596      ,	Rx_1_Tail
            	         
36597      ,	Rx_1_Vld
            	        
36598      ,	Rx_2_Data
            	         
36599      ,	Rx_2_Head
            	         
36600      ,	Rx_2_Rdy
            	        
36601      ,	Rx_2_Tail
            	         
36602      ,	Rx_2_Vld
            	        
36603      ,	Rx_3_Data
            	         
36604      ,	Rx_3_Head
            	         
36605      ,	Rx_3_Rdy
            	        
36606      ,	Rx_3_Tail
            	         
36607      ,	Rx_3_Vld
            	        
36608      ,	Rx_4_Data
            	         
36609      ,	Rx_4_Head
            	         
36610      ,	Rx_4_Rdy
            	        
36611      ,	Rx_4_Tail
            	         
36612      ,	Rx_4_Vld
            	        
36613      ,	Rx_5_Data
            	         
36614      ,	Rx_5_Head
            	         
36615      ,	Rx_5_Rdy
            	        
36616      ,	Rx_5_Tail
            	         
36617      ,	Rx_5_Vld
            	        
36618      ,	Rx_6_Data
            	         
36619      ,	Rx_6_Head
            	         
36620      ,	Rx_6_Rdy
            	        
36621      ,	Rx_6_Tail
            	         
36622      ,	Rx_6_Vld
            	        
36623      ,	RxLock
            	      
36624      ,	Sys_Clk
            	       
36625      ,	Sys_Clk_ClkS
            	            
36626      ,	Sys_Clk_En
            	          
36627      ,	Sys_Clk_EnS
            	           
36628      ,	Sys_Clk_RetRstN
            	               
36629      ,	Sys_Clk_RstN
            	            
36630      ,	Sys_Clk_Tm
            	          
36631      ,	Sys_Pwr_Idle
            	            
36632      ,	Sys_Pwr_WakeUp
            	              
36633      ,	Tx_Data
            	       
36634      ,	Tx_Head
            	       
36635      ,	Tx_Rdy
            	      
36636      ,	Tx_Tail
            	       
36637      ,	Tx_Vld
            	      
36638      ,	Vld
            	   
36639      );
             
36640      	input  [6:0]   Gnt             ;
           	                                
36641      	output         Rdy             ;
           	                                
36642      	output [6:0]   Req             ;
           	                                
36643      	output [6:0]   ReqArbIn        ;
           	                                
36644      	input  [107:0] Rx_0_Data       ;
           	                                
36645      	input          Rx_0_Head       ;
           	                                
36646      	output         Rx_0_Rdy        ;
           	                                
36647      	input          Rx_0_Tail       ;
           	                                
36648      	input          Rx_0_Vld        ;
           	                                
36649      	input  [107:0] Rx_1_Data       ;
           	                                
36650      	input          Rx_1_Head       ;
           	                                
36651      	output         Rx_1_Rdy        ;
           	                                
36652      	input          Rx_1_Tail       ;
           	                                
36653      	input          Rx_1_Vld        ;
           	                                
36654      	input  [107:0] Rx_2_Data       ;
           	                                
36655      	input          Rx_2_Head       ;
           	                                
36656      	output         Rx_2_Rdy        ;
           	                                
36657      	input          Rx_2_Tail       ;
           	                                
36658      	input          Rx_2_Vld        ;
           	                                
36659      	input  [107:0] Rx_3_Data       ;
           	                                
36660      	input          Rx_3_Head       ;
           	                                
36661      	output         Rx_3_Rdy        ;
           	                                
36662      	input          Rx_3_Tail       ;
           	                                
36663      	input          Rx_3_Vld        ;
           	                                
36664      	input  [107:0] Rx_4_Data       ;
           	                                
36665      	input          Rx_4_Head       ;
           	                                
36666      	output         Rx_4_Rdy        ;
           	                                
36667      	input          Rx_4_Tail       ;
           	                                
36668      	input          Rx_4_Vld        ;
           	                                
36669      	input  [107:0] Rx_5_Data       ;
           	                                
36670      	input          Rx_5_Head       ;
           	                                
36671      	output         Rx_5_Rdy        ;
           	                                
36672      	input          Rx_5_Tail       ;
           	                                
36673      	input          Rx_5_Vld        ;
           	                                
36674      	input  [107:0] Rx_6_Data       ;
           	                                
36675      	input          Rx_6_Head       ;
           	                                
36676      	output         Rx_6_Rdy        ;
           	                                
36677      	input          Rx_6_Tail       ;
           	                                
36678      	input          Rx_6_Vld        ;
           	                                
36679      	input  [6:0]   RxLock          ;
           	                                
36680      	input          Sys_Clk         ;
           	                                
36681      	input          Sys_Clk_ClkS    ;
           	                                
36682      	input          Sys_Clk_En      ;
           	                                
36683      	input          Sys_Clk_EnS     ;
           	                                
36684      	input          Sys_Clk_RetRstN ;
           	                                
36685      	input          Sys_Clk_RstN    ;
           	                                
36686      	input          Sys_Clk_Tm      ;
           	                                
36687      	output         Sys_Pwr_Idle    ;
           	                                
36688      	output         Sys_Pwr_WakeUp  ;
           	                                
36689      	output [107:0] Tx_Data         ;
           	                                
36690      	output         Tx_Head         ;
           	                                
36691      	input          Tx_Rdy          ;
           	                                
36692      	output         Tx_Tail         ;
           	                                
36693      	output         Tx_Vld          ;
           	                                
36694      	input          Vld             ;
           	                                
36695      	wire         Free             ;
           	                               
36696      	reg  [6:0]   GntReg           ;
           	                               
36697      	wire [107:0] Int_0_Data       ;
           	                               
36698      	wire         Int_0_Head       ;
           	                               
36699      	wire         Int_0_Lock       ;
           	                               
36700      	wire         Int_0_Rdy        ;
           	                               
36701      	wire         Int_0_Tail       ;
           	                               
36702      	wire         Int_0_Vld        ;
           	                               
36703      	wire [107:0] Int_1_Data       ;
           	                               
36704      	wire         Int_1_Head       ;
           	                               
36705      	wire         Int_1_Lock       ;
           	                               
36706      	wire         Int_1_Rdy        ;
           	                               
36707      	wire         Int_1_Tail       ;
           	                               
36708      	wire         Int_1_Vld        ;
           	                               
36709      	wire [107:0] Int_2_Data       ;
           	                               
36710      	wire         Int_2_Head       ;
           	                               
36711      	wire         Int_2_Lock       ;
           	                               
36712      	wire         Int_2_Rdy        ;
           	                               
36713      	wire         Int_2_Tail       ;
           	                               
36714      	wire         Int_2_Vld        ;
           	                               
36715      	wire [107:0] Int_3_Data       ;
           	                               
36716      	wire         Int_3_Head       ;
           	                               
36717      	wire         Int_3_Lock       ;
           	                               
36718      	wire         Int_3_Rdy        ;
           	                               
36719      	wire         Int_3_Tail       ;
           	                               
36720      	wire         Int_3_Vld        ;
           	                               
36721      	wire [107:0] Int_4_Data       ;
           	                               
36722      	wire         Int_4_Head       ;
           	                               
36723      	wire         Int_4_Lock       ;
           	                               
36724      	wire         Int_4_Rdy        ;
           	                               
36725      	wire         Int_4_Tail       ;
           	                               
36726      	wire         Int_4_Vld        ;
           	                               
36727      	wire [107:0] Int_5_Data       ;
           	                               
36728      	wire         Int_5_Head       ;
           	                               
36729      	wire         Int_5_Lock       ;
           	                               
36730      	wire         Int_5_Rdy        ;
           	                               
36731      	wire         Int_5_Tail       ;
           	                               
36732      	wire         Int_5_Vld        ;
           	                               
36733      	wire [107:0] Int_6_Data       ;
           	                               
36734      	wire         Int_6_Head       ;
           	                               
36735      	wire         Int_6_Lock       ;
           	                               
36736      	wire         Int_6_Rdy        ;
           	                               
36737      	wire         Int_6_Tail       ;
           	                               
36738      	wire         Int_6_Vld        ;
           	                               
36739      	wire [6:0]   IntReq           ;
           	                               
36740      	wire         Keep             ;
           	                               
36741      	reg          Lock             ;
           	                               
36742      	wire         LockSel          ;
           	                               
36743      	wire         PwrPipe_0_Idle   ;
           	                               
36744      	wire         PwrPipe_0_WakeUp ;
           	                               
36745      	wire         PwrPipe_1_Idle   ;
           	                               
36746      	wire         PwrPipe_1_WakeUp ;
           	                               
36747      	wire         PwrPipe_2_Idle   ;
           	                               
36748      	wire         PwrPipe_2_WakeUp ;
           	                               
36749      	wire         PwrPipe_3_Idle   ;
           	                               
36750      	wire         PwrPipe_3_WakeUp ;
           	                               
36751      	wire         PwrPipe_4_Idle   ;
           	                               
36752      	wire         PwrPipe_4_WakeUp ;
           	                               
36753      	wire         PwrPipe_5_Idle   ;
           	                               
36754      	wire         PwrPipe_5_WakeUp ;
           	                               
36755      	wire         PwrPipe_6_Idle   ;
           	                               
36756      	wire         PwrPipe_6_WakeUp ;
           	                               
36757      	wire [6:0]   Sel              ;
           	                               
36758      	assign Sel = Keep ? GntReg : Gnt;
           	                  <font color = "red">-1-</font>  
           	                  <font color = "red">==></font>  
           	                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
36547      `timescale 1ps/1ps
           <font color = "green">-1-</font>                  
36548      module rsnoc_z_T_C_S_C_L_R_R_7 ( I , O );
           <font color = "green">==></font>
36549      	input  [6:0] I ;
           	<font color = "red">-2-</font>                
36550      	output [6:0] O ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
36580      endmodule
           <font color = "green">-1-</font>         
36581      
           <font color = "green">==></font>
36582      `timescale 1ps/1ps
           <font color = "red">-2-</font>                  
36583      module rsnoc_z_H_R_U_A_M_375a155f_D108e0p0 (
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_10214">
    <li>
      <a href="#inst_tag_10214_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_10214_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_10214_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_10214_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_10215">
    <li>
      <a href="#inst_tag_10215_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_10215_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_10215_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_10215_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_10216">
    <li>
      <a href="#inst_tag_10216_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_10216_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_10216_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_10216_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_10217">
    <li>
      <a href="#inst_tag_10217_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_10217_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_10217_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_10217_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_10218">
    <li>
      <a href="#inst_tag_10218_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_10218_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_10218_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_10218_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_U_A_M_4e10f310_D107e0p0">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
