`timescale 1ns / 1ps

module FTDI_Top
(
input sysclk,
input comm_clk,

input txe,

output [7:0] data,
output wr,
output rd,
output siwu,
output oe_n
);


reg r_enable;
reg r_reset;

wire [7:0] w_data;
wire w_wr;

reg r_siwu;
initial begin
    r_siwu <= 1'b1;
end

reg r_oe_n;
initial begin
    r_oe_n <= 1'b1;
end

reg r_rd;
initial begin
    r_rd <= 1'b1;
end

assign data = w_data;
assign wr = w_wr;
assign siwu = r_siwu;
assign oe_n = r_oe_n;
assign rd = r_rd;

reg [0:559]r_data = 560'b1011100101101111100110010001111011110011010101111011101101101000110111011111000011100111101011110111101111101101100100110010101101010111010110001110110110101101010101011010101100100011101101000110110100101010001101111101110110101111100111111101101011010110101011010110101010101101100110110010101111010010101100100111100010110100111010110111101011111011100111111000100111010101101011110110011111111100110100010111000111110010101001101011000100100110011101101100000011010001011010101100101010100101011010110010010110011011111111100111111010111100111110110010011;

FT2232H_TX TX 
(
    .clk(comm_clk),
    .txe(txe),
    .data(r_data),
    .wr(w_wr),
    .data_out(w_data)
);


endmodule
