<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Fennix: CPU::x86::Intel::CPUID0x00000007_0 Struct Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtreedata.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
<link href="../../doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="../../custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Fennix
   &#160;<span id="projectnumber">1.0.0</span>
   </div>
   <div id="projectbrief">Opeating System from scratch made in C and C++</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "../../search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html','../../'); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">CPU::x86::Intel::CPUID0x00000007_0 Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Extended feature flags enumeration.  
 <a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:af15a39e54d1b2ca7c70d779f214700db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#af15a39e54d1b2ca7c70d779f214700db">Get</a> ()</td></tr>
<tr class="separator:af15a39e54d1b2ca7c70d779f214700db"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:ac55a00c5b92ce72a3f634715f1adce57"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a7d1b1597f465e1b238207483c4714127"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ab10fe695821b90656b6e8b5ecad77c87"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 32</td></tr>
<tr class="separator:ab10fe695821b90656b6e8b5ecad77c87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d1b1597f465e1b238207483c4714127"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a7d1b1597f465e1b238207483c4714127"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a167e3564edc2442dc0b956b800bc2b7d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a167e3564edc2442dc0b956b800bc2b7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac55a00c5b92ce72a3f634715f1adce57"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#ac55a00c5b92ce72a3f634715f1adce57">EAX</a></td></tr>
<tr class="separator:ac55a00c5b92ce72a3f634715f1adce57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8c40f332503957cde8ce9b45d4319eb"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:aab20c36c6d4e03c1450cab9229131568"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:af8ac4e261fd26548600726c233fa7949"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FSGSBase</b>: 1</td></tr>
<tr class="memdesc:af8ac4e261fd26548600726c233fa7949"><td class="mdescLeft">&#160;</td><td class="mdescRight">Access to base of fs and gs.  <a href="../../df/d29/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d441_1_1_0d460.html#af8ac4e261fd26548600726c233fa7949">More...</a><br /></td></tr>
<tr class="separator:af8ac4e261fd26548600726c233fa7949"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97451553a640f39bf370b908d50469b0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>IA32TSCAdjust</b>: 1</td></tr>
<tr class="memdesc:a97451553a640f39bf370b908d50469b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_TSC_ADJUST MSR.  <a href="../../df/d29/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d441_1_1_0d460.html#a97451553a640f39bf370b908d50469b0">More...</a><br /></td></tr>
<tr class="separator:a97451553a640f39bf370b908d50469b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d989a44a466fc3f785c3efe5f4e140f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SGX</b>: 1</td></tr>
<tr class="memdesc:a8d989a44a466fc3f785c3efe5f4e140f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Software Guard Extensions.  <a href="../../df/d29/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d441_1_1_0d460.html#a8d989a44a466fc3f785c3efe5f4e140f">More...</a><br /></td></tr>
<tr class="separator:a8d989a44a466fc3f785c3efe5f4e140f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acee4fc87c4032469f541522bda1ecc65"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>BMI1</b>: 1</td></tr>
<tr class="memdesc:acee4fc87c4032469f541522bda1ecc65"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit Manipulation Instruction Set 1.  <a href="../../df/d29/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d441_1_1_0d460.html#acee4fc87c4032469f541522bda1ecc65">More...</a><br /></td></tr>
<tr class="separator:acee4fc87c4032469f541522bda1ecc65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae539893b37abbfe460c18933330ab221"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HLE</b>: 1</td></tr>
<tr class="memdesc:ae539893b37abbfe460c18933330ab221"><td class="mdescLeft">&#160;</td><td class="mdescRight">TSX Hardware Lock Elision.  <a href="../../df/d29/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d441_1_1_0d460.html#ae539893b37abbfe460c18933330ab221">More...</a><br /></td></tr>
<tr class="separator:ae539893b37abbfe460c18933330ab221"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0b533d858bd8ef510b035bf7d3632c1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX2</b>: 1</td></tr>
<tr class="memdesc:af0b533d858bd8ef510b035bf7d3632c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Advanced Vector Extensions 2.  <a href="../../df/d29/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d441_1_1_0d460.html#af0b533d858bd8ef510b035bf7d3632c1">More...</a><br /></td></tr>
<tr class="separator:af0b533d858bd8ef510b035bf7d3632c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcef87ca5b243756ba9314689176038f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FDPExcptonOnly</b>: 1</td></tr>
<tr class="memdesc:adcef87ca5b243756ba9314689176038f"><td class="mdescLeft">&#160;</td><td class="mdescRight">FDP_EXCPTN_ONLY.  <a href="../../df/d29/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d441_1_1_0d460.html#adcef87ca5b243756ba9314689176038f">More...</a><br /></td></tr>
<tr class="separator:adcef87ca5b243756ba9314689176038f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6f786b1d6be383b6d0ef3b142d820bc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SMEP</b>: 1</td></tr>
<tr class="memdesc:aa6f786b1d6be383b6d0ef3b142d820bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supervisor Mode Execution Protection.  <a href="../../df/d29/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d441_1_1_0d460.html#aa6f786b1d6be383b6d0ef3b142d820bc">More...</a><br /></td></tr>
<tr class="separator:aa6f786b1d6be383b6d0ef3b142d820bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a026e98eea7923788ac4bdd02e5c19ccd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>BMI2</b>: 1</td></tr>
<tr class="memdesc:a026e98eea7923788ac4bdd02e5c19ccd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit Manipulation Instruction Set 2.  <a href="../../df/d29/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d441_1_1_0d460.html#a026e98eea7923788ac4bdd02e5c19ccd">More...</a><br /></td></tr>
<tr class="separator:a026e98eea7923788ac4bdd02e5c19ccd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61a5f8933eac79350f37ee1bbb561230"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ERMS</b>: 1</td></tr>
<tr class="memdesc:a61a5f8933eac79350f37ee1bbb561230"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enhanced REP MOVSB/STOSB.  <a href="../../df/d29/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d441_1_1_0d460.html#a61a5f8933eac79350f37ee1bbb561230">More...</a><br /></td></tr>
<tr class="separator:a61a5f8933eac79350f37ee1bbb561230"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49b3838fc3e58c759199a1d21d8f1280"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>INVPCID</b>: 1</td></tr>
<tr class="memdesc:a49b3838fc3e58c759199a1d21d8f1280"><td class="mdescLeft">&#160;</td><td class="mdescRight">INVPCID.  <a href="../../df/d29/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d441_1_1_0d460.html#a49b3838fc3e58c759199a1d21d8f1280">More...</a><br /></td></tr>
<tr class="separator:a49b3838fc3e58c759199a1d21d8f1280"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54a2b264d6d14fb88df357d24d511de2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RTM</b>: 1</td></tr>
<tr class="memdesc:a54a2b264d6d14fb88df357d24d511de2"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTM.  <a href="../../df/d29/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d441_1_1_0d460.html#a54a2b264d6d14fb88df357d24d511de2">More...</a><br /></td></tr>
<tr class="separator:a54a2b264d6d14fb88df357d24d511de2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a183b23b7ccacb207f981c0135d661a8a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDT_M</b>: 1</td></tr>
<tr class="memdesc:a183b23b7ccacb207f981c0135d661a8a"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Resource Director Monitoring.  <a href="../../df/d29/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d441_1_1_0d460.html#a183b23b7ccacb207f981c0135d661a8a">More...</a><br /></td></tr>
<tr class="separator:a183b23b7ccacb207f981c0135d661a8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a904ad0fec688d679fa0459af3360e087"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>DeprecatesFPU</b>: 1</td></tr>
<tr class="memdesc:a904ad0fec688d679fa0459af3360e087"><td class="mdescLeft">&#160;</td><td class="mdescRight">Deprecates FPU CS and DS values.  <a href="../../df/d29/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d441_1_1_0d460.html#a904ad0fec688d679fa0459af3360e087">More...</a><br /></td></tr>
<tr class="separator:a904ad0fec688d679fa0459af3360e087"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58be437830a6e7ed913304c2e90b7d9b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MPX</b>: 1</td></tr>
<tr class="memdesc:a58be437830a6e7ed913304c2e90b7d9b"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> <a class="el" href="../../d3/d97/namespaceMemory.html">Memory</a> Protection Extensions.  <a href="../../df/d29/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d441_1_1_0d460.html#a58be437830a6e7ed913304c2e90b7d9b">More...</a><br /></td></tr>
<tr class="separator:a58be437830a6e7ed913304c2e90b7d9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae56393c7328057ae4dc3a14ff55f9b71"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDT_A</b>: 1</td></tr>
<tr class="memdesc:ae56393c7328057ae4dc3a14ff55f9b71"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Resource Director Allocation.  <a href="../../df/d29/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d441_1_1_0d460.html#ae56393c7328057ae4dc3a14ff55f9b71">More...</a><br /></td></tr>
<tr class="separator:ae56393c7328057ae4dc3a14ff55f9b71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4d09c59b144ddb33267b09f455ec981"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512F</b>: 1</td></tr>
<tr class="memdesc:ac4d09c59b144ddb33267b09f455ec981"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Foundation.  <a href="../../df/d29/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d441_1_1_0d460.html#ac4d09c59b144ddb33267b09f455ec981">More...</a><br /></td></tr>
<tr class="separator:ac4d09c59b144ddb33267b09f455ec981"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6a251af9bdb226ca23c19146f387ad8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512DQ</b>: 1</td></tr>
<tr class="memdesc:ae6a251af9bdb226ca23c19146f387ad8"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Doubleword and Quadword Instructions.  <a href="../../df/d29/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d441_1_1_0d460.html#ae6a251af9bdb226ca23c19146f387ad8">More...</a><br /></td></tr>
<tr class="separator:ae6a251af9bdb226ca23c19146f387ad8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af821ada7be8ffd65a367a3a7ded9a1c2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDSEED</b>: 1</td></tr>
<tr class="memdesc:af821ada7be8ffd65a367a3a7ded9a1c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">RDSEED.  <a href="../../df/d29/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d441_1_1_0d460.html#af821ada7be8ffd65a367a3a7ded9a1c2">More...</a><br /></td></tr>
<tr class="separator:af821ada7be8ffd65a367a3a7ded9a1c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c30266158b0facdc6f6e54abf44c4f5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ADX</b>: 1</td></tr>
<tr class="memdesc:a9c30266158b0facdc6f6e54abf44c4f5"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Multi-Precision Add-Carry Instruction Extensions.  <a href="../../df/d29/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d441_1_1_0d460.html#a9c30266158b0facdc6f6e54abf44c4f5">More...</a><br /></td></tr>
<tr class="separator:a9c30266158b0facdc6f6e54abf44c4f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d55e3689525471f3dbc91f3a4844fac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SMAP</b>: 1</td></tr>
<tr class="memdesc:a9d55e3689525471f3dbc91f3a4844fac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supervisor Mode Access Prevention.  <a href="../../df/d29/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d441_1_1_0d460.html#a9d55e3689525471f3dbc91f3a4844fac">More...</a><br /></td></tr>
<tr class="separator:a9d55e3689525471f3dbc91f3a4844fac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cf940f1cb8e4ff58c22c095ba0d2c00"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512IFMA</b>: 1</td></tr>
<tr class="memdesc:a7cf940f1cb8e4ff58c22c095ba0d2c00"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Integer Fused Multiply-Add Instructions.  <a href="../../df/d29/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d441_1_1_0d460.html#a7cf940f1cb8e4ff58c22c095ba0d2c00">More...</a><br /></td></tr>
<tr class="separator:a7cf940f1cb8e4ff58c22c095ba0d2c00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22685d3707a73805729a6c8256259d03"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 1</td></tr>
<tr class="memdesc:a22685d3707a73805729a6c8256259d03"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../df/d29/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d441_1_1_0d460.html#a22685d3707a73805729a6c8256259d03">More...</a><br /></td></tr>
<tr class="separator:a22685d3707a73805729a6c8256259d03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d56c408e1e0cbecd7e82ec78535efa4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CLFLUSHOPT</b>: 1</td></tr>
<tr class="memdesc:a8d56c408e1e0cbecd7e82ec78535efa4"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLFLUSHOPT.  <a href="../../df/d29/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d441_1_1_0d460.html#a8d56c408e1e0cbecd7e82ec78535efa4">More...</a><br /></td></tr>
<tr class="separator:a8d56c408e1e0cbecd7e82ec78535efa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a872978a1098d67979688b5de2cedf8da"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CLWB</b>: 1</td></tr>
<tr class="memdesc:a872978a1098d67979688b5de2cedf8da"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLWB.  <a href="../../df/d29/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d441_1_1_0d460.html#a872978a1098d67979688b5de2cedf8da">More...</a><br /></td></tr>
<tr class="separator:a872978a1098d67979688b5de2cedf8da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74addc62b61556cf5d2f9b20c4f1cf9c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>IntelProcessorTrace</b>: 1</td></tr>
<tr class="memdesc:a74addc62b61556cf5d2f9b20c4f1cf9c"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Processor Trace.  <a href="../../df/d29/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d441_1_1_0d460.html#a74addc62b61556cf5d2f9b20c4f1cf9c">More...</a><br /></td></tr>
<tr class="separator:a74addc62b61556cf5d2f9b20c4f1cf9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c621e510200518ac0263b2b1e283c17"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512PF</b>: 1</td></tr>
<tr class="memdesc:a7c621e510200518ac0263b2b1e283c17"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Prefetch Instructions.  <a href="../../df/d29/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d441_1_1_0d460.html#a7c621e510200518ac0263b2b1e283c17">More...</a><br /></td></tr>
<tr class="separator:a7c621e510200518ac0263b2b1e283c17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b8a6ac3df38d18d9cd6fecccdb2ce58"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512ER</b>: 1</td></tr>
<tr class="memdesc:a2b8a6ac3df38d18d9cd6fecccdb2ce58"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Exponential and Reciprocal Instructions.  <a href="../../df/d29/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d441_1_1_0d460.html#a2b8a6ac3df38d18d9cd6fecccdb2ce58">More...</a><br /></td></tr>
<tr class="separator:a2b8a6ac3df38d18d9cd6fecccdb2ce58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55b839525d7f2d00f7de084355bdb080"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512CD</b>: 1</td></tr>
<tr class="memdesc:a55b839525d7f2d00f7de084355bdb080"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Conflict Detection Instructions.  <a href="../../df/d29/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d441_1_1_0d460.html#a55b839525d7f2d00f7de084355bdb080">More...</a><br /></td></tr>
<tr class="separator:a55b839525d7f2d00f7de084355bdb080"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4a0bf7b17f6c07250e03c8d21997ae7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SHA</b>: 1</td></tr>
<tr class="memdesc:af4a0bf7b17f6c07250e03c8d21997ae7"><td class="mdescLeft">&#160;</td><td class="mdescRight">SHA Extensions.  <a href="../../df/d29/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d441_1_1_0d460.html#af4a0bf7b17f6c07250e03c8d21997ae7">More...</a><br /></td></tr>
<tr class="separator:af4a0bf7b17f6c07250e03c8d21997ae7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88008c9e125f44aab4c8ba6afb38884c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512BW</b>: 1</td></tr>
<tr class="memdesc:a88008c9e125f44aab4c8ba6afb38884c"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Byte and Word Instructions.  <a href="../../df/d29/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d441_1_1_0d460.html#a88008c9e125f44aab4c8ba6afb38884c">More...</a><br /></td></tr>
<tr class="separator:a88008c9e125f44aab4c8ba6afb38884c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3078f3d1023d0a9c8f49eea8a2fecce"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VL</b>: 1</td></tr>
<tr class="memdesc:ad3078f3d1023d0a9c8f49eea8a2fecce"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Length Extensions.  <a href="../../df/d29/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d441_1_1_0d460.html#ad3078f3d1023d0a9c8f49eea8a2fecce">More...</a><br /></td></tr>
<tr class="separator:ad3078f3d1023d0a9c8f49eea8a2fecce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab20c36c6d4e03c1450cab9229131568"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aab20c36c6d4e03c1450cab9229131568"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73e4b2609277d3d829d92537b13ca062"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a73e4b2609277d3d829d92537b13ca062"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8c40f332503957cde8ce9b45d4319eb"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#ac8c40f332503957cde8ce9b45d4319eb">EBX</a></td></tr>
<tr class="separator:ac8c40f332503957cde8ce9b45d4319eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75f05f67d00a92f18838756624580086"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:abdafb4bf78108a65772987e58e2c711d"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a896b1e7391b66534de77ba512c77daf7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PREFETCHWT1</b>: 1</td></tr>
<tr class="memdesc:a896b1e7391b66534de77ba512c77daf7"><td class="mdescLeft">&#160;</td><td class="mdescRight">PREFETCHWT1.  <a href="../../da/d14/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d445_1_1_0d485.html#a896b1e7391b66534de77ba512c77daf7">More...</a><br /></td></tr>
<tr class="separator:a896b1e7391b66534de77ba512c77daf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6917a0769fe1296eb97696a9a5aa9b00"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VBMI</b>: 1</td></tr>
<tr class="memdesc:a6917a0769fe1296eb97696a9a5aa9b00"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Bit Manipulation Instructions.  <a href="../../da/d14/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d445_1_1_0d485.html#a6917a0769fe1296eb97696a9a5aa9b00">More...</a><br /></td></tr>
<tr class="separator:a6917a0769fe1296eb97696a9a5aa9b00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb0a539763533a4d6d3f1d955e35c4b9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>UMIP</b>: 1</td></tr>
<tr class="memdesc:adb0a539763533a4d6d3f1d955e35c4b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">User Mode Instruction Prevention.  <a href="../../da/d14/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d445_1_1_0d485.html#adb0a539763533a4d6d3f1d955e35c4b9">More...</a><br /></td></tr>
<tr class="separator:adb0a539763533a4d6d3f1d955e35c4b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a854d96bc4adde034cd07230643fd8e60"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PKU</b>: 1</td></tr>
<tr class="memdesc:a854d96bc4adde034cd07230643fd8e60"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d3/d97/namespaceMemory.html">Memory</a> Protection Keys for User-mode pages.  <a href="../../da/d14/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d445_1_1_0d485.html#a854d96bc4adde034cd07230643fd8e60">More...</a><br /></td></tr>
<tr class="separator:a854d96bc4adde034cd07230643fd8e60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee5fccd168354d8eb2a648e98263d371"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>OSPKE</b>: 1</td></tr>
<tr class="memdesc:aee5fccd168354d8eb2a648e98263d371"><td class="mdescLeft">&#160;</td><td class="mdescRight">PKU enabled by OS.  <a href="../../da/d14/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d445_1_1_0d485.html#aee5fccd168354d8eb2a648e98263d371">More...</a><br /></td></tr>
<tr class="separator:aee5fccd168354d8eb2a648e98263d371"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a51b580dda1e3691fa167ebdad366a1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>WaitPKG</b>: 1</td></tr>
<tr class="memdesc:a6a51b580dda1e3691fa167ebdad366a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timed pause and user-level monitor/wait.  <a href="../../da/d14/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d445_1_1_0d485.html#a6a51b580dda1e3691fa167ebdad366a1">More...</a><br /></td></tr>
<tr class="separator:a6a51b580dda1e3691fa167ebdad366a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a457e8c95b22f900c56c478943582d3a2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VBMI2</b>: 1</td></tr>
<tr class="memdesc:a457e8c95b22f900c56c478943582d3a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Bit Manipulation Instructions 2.  <a href="../../da/d14/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d445_1_1_0d485.html#a457e8c95b22f900c56c478943582d3a2">More...</a><br /></td></tr>
<tr class="separator:a457e8c95b22f900c56c478943582d3a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab677b4384a7ec04185c45862c09586d6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CET_SS</b>: 1</td></tr>
<tr class="memdesc:ab677b4384a7ec04185c45862c09586d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control flow enforcement (CET) shadow stack.  <a href="../../da/d14/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d445_1_1_0d485.html#ab677b4384a7ec04185c45862c09586d6">More...</a><br /></td></tr>
<tr class="separator:ab677b4384a7ec04185c45862c09586d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03753405419edb2badc187f994dc9cba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>GFNI</b>: 1</td></tr>
<tr class="memdesc:a03753405419edb2badc187f994dc9cba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Galois Field instructions.  <a href="../../da/d14/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d445_1_1_0d485.html#a03753405419edb2badc187f994dc9cba">More...</a><br /></td></tr>
<tr class="separator:a03753405419edb2badc187f994dc9cba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0821a073a4ddf5005ad573330a09f154"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>VAES</b>: 1</td></tr>
<tr class="memdesc:a0821a073a4ddf5005ad573330a09f154"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector AES instruction set (VEX-256/EVEX)  <a href="../../da/d14/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d445_1_1_0d485.html#a0821a073a4ddf5005ad573330a09f154">More...</a><br /></td></tr>
<tr class="separator:a0821a073a4ddf5005ad573330a09f154"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a31bf20940f7d64e5effd8c9af9769d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>VPCLMULQDQ</b>: 1</td></tr>
<tr class="memdesc:a9a31bf20940f7d64e5effd8c9af9769d"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLMUL instruction set (VEX-256/EVEX)  <a href="../../da/d14/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d445_1_1_0d485.html#a9a31bf20940f7d64e5effd8c9af9769d">More...</a><br /></td></tr>
<tr class="separator:a9a31bf20940f7d64e5effd8c9af9769d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafd7377ce8bbf16bd2e079e097298a1c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VNNI</b>: 1</td></tr>
<tr class="memdesc:aafd7377ce8bbf16bd2e079e097298a1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Neural Network Instructions.  <a href="../../da/d14/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d445_1_1_0d485.html#aafd7377ce8bbf16bd2e079e097298a1c">More...</a><br /></td></tr>
<tr class="separator:aafd7377ce8bbf16bd2e079e097298a1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a623c57ca99926c9274ef7bb12703e39d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512BITALG</b>: 1</td></tr>
<tr class="memdesc:a623c57ca99926c9274ef7bb12703e39d"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Bit Algorithms Instructions.  <a href="../../da/d14/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d445_1_1_0d485.html#a623c57ca99926c9274ef7bb12703e39d">More...</a><br /></td></tr>
<tr class="separator:a623c57ca99926c9274ef7bb12703e39d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa76ef914e5adb5f7bf1817f5c63d7622"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TME</b>: 1</td></tr>
<tr class="memdesc:aa76ef914e5adb5f7bf1817f5c63d7622"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_TME related MSRs <br  />
  <a href="../../da/d14/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d445_1_1_0d485.html#aa76ef914e5adb5f7bf1817f5c63d7622">More...</a><br /></td></tr>
<tr class="separator:aa76ef914e5adb5f7bf1817f5c63d7622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc2f41862b4073dbbdc2af8b9da8ec4d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VPOPCNTDQ</b>: 1</td></tr>
<tr class="memdesc:abc2f41862b4073dbbdc2af8b9da8ec4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Population Count Double and Quad-word.  <a href="../../da/d14/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d445_1_1_0d485.html#abc2f41862b4073dbbdc2af8b9da8ec4d">More...</a><br /></td></tr>
<tr class="separator:abc2f41862b4073dbbdc2af8b9da8ec4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f0040558721fdb6f91c9f8f995d3ff6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 1</td></tr>
<tr class="memdesc:a1f0040558721fdb6f91c9f8f995d3ff6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../da/d14/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d445_1_1_0d485.html#a1f0040558721fdb6f91c9f8f995d3ff6">More...</a><br /></td></tr>
<tr class="separator:a1f0040558721fdb6f91c9f8f995d3ff6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5d5c85aa520832ee71d34be100bbbfc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LA57</b>: 1</td></tr>
<tr class="memdesc:ad5d5c85aa520832ee71d34be100bbbfc"><td class="mdescLeft">&#160;</td><td class="mdescRight">5-level paging (57 address bits)  <a href="../../da/d14/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d445_1_1_0d485.html#ad5d5c85aa520832ee71d34be100bbbfc">More...</a><br /></td></tr>
<tr class="separator:ad5d5c85aa520832ee71d34be100bbbfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a487f11eca91f50fec918b60675f216c8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MAWAU</b>: 5</td></tr>
<tr class="memdesc:a487f11eca91f50fec918b60675f216c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">The value of userspace MPX Address-Width Adjust used by the BNDLDX and BNDSTX <a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> MPX instructions in 64-bit mode.  <a href="../../da/d14/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d445_1_1_0d485.html#a487f11eca91f50fec918b60675f216c8">More...</a><br /></td></tr>
<tr class="separator:a487f11eca91f50fec918b60675f216c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6d544e44cdce67f51f33dc8f781eda0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDPID</b>: 1</td></tr>
<tr class="memdesc:ae6d544e44cdce67f51f33dc8f781eda0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read Processor ID and IA32_TSC_AUX <br  />
  <a href="../../da/d14/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d445_1_1_0d485.html#ae6d544e44cdce67f51f33dc8f781eda0">More...</a><br /></td></tr>
<tr class="separator:ae6d544e44cdce67f51f33dc8f781eda0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6df6e082240c9434056ef70f883ed7da"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>KL</b>: 1</td></tr>
<tr class="memdesc:a6df6e082240c9434056ef70f883ed7da"><td class="mdescLeft">&#160;</td><td class="mdescRight">Key Locker.  <a href="../../da/d14/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d445_1_1_0d485.html#a6df6e082240c9434056ef70f883ed7da">More...</a><br /></td></tr>
<tr class="separator:a6df6e082240c9434056ef70f883ed7da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb9ae5af7b1f8e0cbbd5bd317fd2325b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>BusLockDetect</b>: 1</td></tr>
<tr class="memdesc:abb9ae5af7b1f8e0cbbd5bd317fd2325b"><td class="mdescLeft">&#160;</td><td class="mdescRight">BUS_LOCK_DETECT.  <a href="../../da/d14/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d445_1_1_0d485.html#abb9ae5af7b1f8e0cbbd5bd317fd2325b">More...</a><br /></td></tr>
<tr class="separator:abb9ae5af7b1f8e0cbbd5bd317fd2325b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8537fdaeb9c9b44f951722b1b43f29e9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CLDEMOTE</b>: 1</td></tr>
<tr class="memdesc:a8537fdaeb9c9b44f951722b1b43f29e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cache line demote.  <a href="../../da/d14/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d445_1_1_0d485.html#a8537fdaeb9c9b44f951722b1b43f29e9">More...</a><br /></td></tr>
<tr class="separator:a8537fdaeb9c9b44f951722b1b43f29e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae48a7465442e9d316f2f65ff700bc32e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 1</td></tr>
<tr class="memdesc:ae48a7465442e9d316f2f65ff700bc32e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../da/d14/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d445_1_1_0d485.html#ae48a7465442e9d316f2f65ff700bc32e">More...</a><br /></td></tr>
<tr class="separator:ae48a7465442e9d316f2f65ff700bc32e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55b906a0eac2ddd1ba6bc9bac194ba77"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MOVDIRI</b>: 1</td></tr>
<tr class="memdesc:a55b906a0eac2ddd1ba6bc9bac194ba77"><td class="mdescLeft">&#160;</td><td class="mdescRight">MOVDIRI.  <a href="../../da/d14/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d445_1_1_0d485.html#a55b906a0eac2ddd1ba6bc9bac194ba77">More...</a><br /></td></tr>
<tr class="separator:a55b906a0eac2ddd1ba6bc9bac194ba77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3d410a86cc85b3e9ce2bfca80b82411"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MOVDIR64B</b>: 1</td></tr>
<tr class="memdesc:af3d410a86cc85b3e9ce2bfca80b82411"><td class="mdescLeft">&#160;</td><td class="mdescRight">MOVDIR64B.  <a href="../../da/d14/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d445_1_1_0d485.html#af3d410a86cc85b3e9ce2bfca80b82411">More...</a><br /></td></tr>
<tr class="separator:af3d410a86cc85b3e9ce2bfca80b82411"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afcf59dd4509bdbdb0a76183097cfd26c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SGX_LC</b>: 1</td></tr>
<tr class="memdesc:afcf59dd4509bdbdb0a76183097cfd26c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SGX Launch Configuration.  <a href="../../da/d14/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d445_1_1_0d485.html#afcf59dd4509bdbdb0a76183097cfd26c">More...</a><br /></td></tr>
<tr class="separator:afcf59dd4509bdbdb0a76183097cfd26c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1a378d0931c0e763b05303da0918be9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PKS</b>: 1</td></tr>
<tr class="memdesc:ab1a378d0931c0e763b05303da0918be9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Protection Keys for Supervisor-mode pages.  <a href="../../da/d14/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d445_1_1_0d485.html#ab1a378d0931c0e763b05303da0918be9">More...</a><br /></td></tr>
<tr class="separator:ab1a378d0931c0e763b05303da0918be9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdafb4bf78108a65772987e58e2c711d"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:abdafb4bf78108a65772987e58e2c711d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47aac9d8305d72e2ccac39e56e823be2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a47aac9d8305d72e2ccac39e56e823be2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75f05f67d00a92f18838756624580086"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a75f05f67d00a92f18838756624580086">ECX</a></td></tr>
<tr class="separator:a75f05f67d00a92f18838756624580086"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a151ad1cac7a60717bb644af29d2f3276"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ac25d75408e791fd96f5e709d9d8ca27d"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:af851f8ddf339935b29602ee40b25bdb6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 2</td></tr>
<tr class="memdesc:af851f8ddf339935b29602ee40b25bdb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../db/d03/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d449_1_1_0d514.html#af851f8ddf339935b29602ee40b25bdb6">More...</a><br /></td></tr>
<tr class="separator:af851f8ddf339935b29602ee40b25bdb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d74feebe86498fd4050dc42633ce79a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_4VNNIW</b>: 1</td></tr>
<tr class="memdesc:a4d74feebe86498fd4050dc42633ce79a"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 4-register Neural Network Instructions.  <a href="../../db/d03/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d449_1_1_0d514.html#a4d74feebe86498fd4050dc42633ce79a">More...</a><br /></td></tr>
<tr class="separator:a4d74feebe86498fd4050dc42633ce79a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71d378a8c9d5f74df00111ce2085d299"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_4FMAPS</b>: 1</td></tr>
<tr class="memdesc:a71d378a8c9d5f74df00111ce2085d299"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 4-register Multiply Accumulation Single Precision.  <a href="../../db/d03/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d449_1_1_0d514.html#a71d378a8c9d5f74df00111ce2085d299">More...</a><br /></td></tr>
<tr class="separator:a71d378a8c9d5f74df00111ce2085d299"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af65c877b46fea0175b88ec3b75f51459"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FSRM</b>: 1</td></tr>
<tr class="memdesc:af65c877b46fea0175b88ec3b75f51459"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast Short REP MOVSB/STOSB.  <a href="../../db/d03/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d449_1_1_0d514.html#af65c877b46fea0175b88ec3b75f51459">More...</a><br /></td></tr>
<tr class="separator:af65c877b46fea0175b88ec3b75f51459"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68fdc4bb04e1f3a145486df9322f71ac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>UINTR</b>: 1</td></tr>
<tr class="memdesc:a68fdc4bb04e1f3a145486df9322f71ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">User Inter-Processor <a class="el" href="../../d3/dc3/namespaceInterrupts.html">Interrupts</a>.  <a href="../../db/d03/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d449_1_1_0d514.html#a68fdc4bb04e1f3a145486df9322f71ac">More...</a><br /></td></tr>
<tr class="separator:a68fdc4bb04e1f3a145486df9322f71ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a678eee1aae1e433139f3ffe1f78e0642"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 2</td></tr>
<tr class="memdesc:a678eee1aae1e433139f3ffe1f78e0642"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../db/d03/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d449_1_1_0d514.html#a678eee1aae1e433139f3ffe1f78e0642">More...</a><br /></td></tr>
<tr class="separator:a678eee1aae1e433139f3ffe1f78e0642"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade2197ea370f6edd1be121dcd1216688"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_VP2INTERSECT</b>: 1</td></tr>
<tr class="memdesc:ade2197ea370f6edd1be121dcd1216688"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 VP2INTERSECT Doubleword and Quadword Instructions.  <a href="../../db/d03/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d449_1_1_0d514.html#ade2197ea370f6edd1be121dcd1216688">More...</a><br /></td></tr>
<tr class="separator:ade2197ea370f6edd1be121dcd1216688"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aceccc22453a423ea6f881b835273ed29"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SRBDS_CTRL</b>: 1</td></tr>
<tr class="memdesc:aceccc22453a423ea6f881b835273ed29"><td class="mdescLeft">&#160;</td><td class="mdescRight">Special Register Buffer Data Sampling Mitigations.  <a href="../../db/d03/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d449_1_1_0d514.html#aceccc22453a423ea6f881b835273ed29">More...</a><br /></td></tr>
<tr class="separator:aceccc22453a423ea6f881b835273ed29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67ff89661da30b2eabb7aba2040433c7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MC_CLEAR</b>: 1</td></tr>
<tr class="memdesc:a67ff89661da30b2eabb7aba2040433c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">VERW instruction clears <a class="el" href="../../d7/dfa/namespaceCPU.html" title="CPU related functions.">CPU</a> buffers.  <a href="../../db/d03/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d449_1_1_0d514.html#a67ff89661da30b2eabb7aba2040433c7">More...</a><br /></td></tr>
<tr class="separator:a67ff89661da30b2eabb7aba2040433c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17495e97a8228063b437c0598850096c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TSX_FORCE_ABORT</b>: 1</td></tr>
<tr class="memdesc:a17495e97a8228063b437c0598850096c"><td class="mdescLeft">&#160;</td><td class="mdescRight">All TSX transactions are aborted.  <a href="../../db/d03/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d449_1_1_0d514.html#a17495e97a8228063b437c0598850096c">More...</a><br /></td></tr>
<tr class="separator:a17495e97a8228063b437c0598850096c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe747944382712e52bd4e0218407b1c8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b>: 1</td></tr>
<tr class="memdesc:afe747944382712e52bd4e0218407b1c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../db/d03/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d449_1_1_0d514.html#afe747944382712e52bd4e0218407b1c8">More...</a><br /></td></tr>
<tr class="separator:afe747944382712e52bd4e0218407b1c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a427cf2d04604589eb93d38a7b4b5ee2e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TsxForceAbortMsr</b>: 1</td></tr>
<tr class="memdesc:a427cf2d04604589eb93d38a7b4b5ee2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TSX_FORCE_ABORT MSR is available.  <a href="../../db/d03/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d449_1_1_0d514.html#a427cf2d04604589eb93d38a7b4b5ee2e">More...</a><br /></td></tr>
<tr class="separator:a427cf2d04604589eb93d38a7b4b5ee2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d33507b5dc2141f6919999700587eef"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SERIALIZE</b>: 1</td></tr>
<tr class="memdesc:a3d33507b5dc2141f6919999700587eef"><td class="mdescLeft">&#160;</td><td class="mdescRight">SERIALIZE.  <a href="../../db/d03/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d449_1_1_0d514.html#a3d33507b5dc2141f6919999700587eef">More...</a><br /></td></tr>
<tr class="separator:a3d33507b5dc2141f6919999700587eef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a592d1e96c34a572dc269ee98bbe9c828"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HYBRID</b>: 1</td></tr>
<tr class="memdesc:a592d1e96c34a572dc269ee98bbe9c828"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mixture of <a class="el" href="../../d7/dfa/namespaceCPU.html" title="CPU related functions.">CPU</a> types in processor topology.  <a href="../../db/d03/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d449_1_1_0d514.html#a592d1e96c34a572dc269ee98bbe9c828">More...</a><br /></td></tr>
<tr class="separator:a592d1e96c34a572dc269ee98bbe9c828"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4e35da66906f3ec1e1bea8b7e82ad3e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TSXLDTRK</b>: 1</td></tr>
<tr class="memdesc:aa4e35da66906f3ec1e1bea8b7e82ad3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TSXLDTRK.  <a href="../../db/d03/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d449_1_1_0d514.html#aa4e35da66906f3ec1e1bea8b7e82ad3e">More...</a><br /></td></tr>
<tr class="separator:aa4e35da66906f3ec1e1bea8b7e82ad3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5011a7139bb628037bd21a4539516114"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved3</b>: 1</td></tr>
<tr class="memdesc:a5011a7139bb628037bd21a4539516114"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../db/d03/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d449_1_1_0d514.html#a5011a7139bb628037bd21a4539516114">More...</a><br /></td></tr>
<tr class="separator:a5011a7139bb628037bd21a4539516114"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a862dacc25d3481283b6ae4bfa4cc4a4f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PCONFIG</b>: 1</td></tr>
<tr class="memdesc:a862dacc25d3481283b6ae4bfa4cc4a4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Platform configuration for <a class="el" href="../../d3/d97/namespaceMemory.html">Memory</a> Encryption Technologies Instrctuions.  <a href="../../db/d03/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d449_1_1_0d514.html#a862dacc25d3481283b6ae4bfa4cc4a4f">More...</a><br /></td></tr>
<tr class="separator:a862dacc25d3481283b6ae4bfa4cc4a4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25b908ce329cf9974ac6d1cd41a8cff4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LBR</b>: 1</td></tr>
<tr class="memdesc:a25b908ce329cf9974ac6d1cd41a8cff4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Architectural Last Branch Records.  <a href="../../db/d03/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d449_1_1_0d514.html#a25b908ce329cf9974ac6d1cd41a8cff4">More...</a><br /></td></tr>
<tr class="separator:a25b908ce329cf9974ac6d1cd41a8cff4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c0371153ceccd7ded3a725907e0b898"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CET_IBT</b>: 1</td></tr>
<tr class="memdesc:a4c0371153ceccd7ded3a725907e0b898"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control flow enforcement (CET) indirect branch tracking.  <a href="../../db/d03/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d449_1_1_0d514.html#a4c0371153ceccd7ded3a725907e0b898">More...</a><br /></td></tr>
<tr class="separator:a4c0371153ceccd7ded3a725907e0b898"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42a7c2c8766f886458a6ac7965369a2e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved4</b>: 1</td></tr>
<tr class="memdesc:a42a7c2c8766f886458a6ac7965369a2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../db/d03/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d449_1_1_0d514.html#a42a7c2c8766f886458a6ac7965369a2e">More...</a><br /></td></tr>
<tr class="separator:a42a7c2c8766f886458a6ac7965369a2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c8aefd14d8607800bb1ed932d32af2d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_BF16</b>: 1</td></tr>
<tr class="memdesc:a6c8aefd14d8607800bb1ed932d32af2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile computation on bfloat16 numbers.  <a href="../../db/d03/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d449_1_1_0d514.html#a6c8aefd14d8607800bb1ed932d32af2d">More...</a><br /></td></tr>
<tr class="separator:a6c8aefd14d8607800bb1ed932d32af2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a513b2a41a1f5c9c564d74896a7aff6b0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_FP16</b>: 1</td></tr>
<tr class="memdesc:a513b2a41a1f5c9c564d74896a7aff6b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX512-FP16 half-precision floating-point instructions.  <a href="../../db/d03/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d449_1_1_0d514.html#a513b2a41a1f5c9c564d74896a7aff6b0">More...</a><br /></td></tr>
<tr class="separator:a513b2a41a1f5c9c564d74896a7aff6b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff42c1aa27d1ac0d8341348411e70af8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_TILE</b>: 1</td></tr>
<tr class="memdesc:aff42c1aa27d1ac0d8341348411e70af8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile architecture.  <a href="../../db/d03/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d449_1_1_0d514.html#aff42c1aa27d1ac0d8341348411e70af8">More...</a><br /></td></tr>
<tr class="separator:aff42c1aa27d1ac0d8341348411e70af8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7835e981579a3190729f46c45a8343a8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_INT8</b>: 1</td></tr>
<tr class="memdesc:a7835e981579a3190729f46c45a8343a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile computation on 8-bit integers.  <a href="../../db/d03/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d449_1_1_0d514.html#a7835e981579a3190729f46c45a8343a8">More...</a><br /></td></tr>
<tr class="separator:a7835e981579a3190729f46c45a8343a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9076fa348235fc09178f9d1f9745aa55"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SPEC_CTRL</b>: 1</td></tr>
<tr class="memdesc:a9076fa348235fc09178f9d1f9745aa55"><td class="mdescLeft">&#160;</td><td class="mdescRight">Speculation Control, part of Indirect Branch Control (IBC): Indirect Branch Restricted Speculation (IBRS) and Indirect Branch Prediction Barrier (IBPB)  <a href="../../db/d03/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d449_1_1_0d514.html#a9076fa348235fc09178f9d1f9745aa55">More...</a><br /></td></tr>
<tr class="separator:a9076fa348235fc09178f9d1f9745aa55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf3feeffb4b061c150c53937540a163e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>STIBP</b>: 1</td></tr>
<tr class="memdesc:abf3feeffb4b061c150c53937540a163e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Single Thread Indirect Branch Predictor, part of IBC.  <a href="../../db/d03/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d449_1_1_0d514.html#abf3feeffb4b061c150c53937540a163e">More...</a><br /></td></tr>
<tr class="separator:abf3feeffb4b061c150c53937540a163e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ad550294f1dce526b86003e74666cab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>L1D_FLUSH</b>: 1</td></tr>
<tr class="memdesc:a4ad550294f1dce526b86003e74666cab"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_FLUSH_CMD MSR.  <a href="../../db/d03/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d449_1_1_0d514.html#a4ad550294f1dce526b86003e74666cab">More...</a><br /></td></tr>
<tr class="separator:a4ad550294f1dce526b86003e74666cab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a825f3f659fc2dc23bfbc108d2f10fa0e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ArchCapabilities</b>: 1</td></tr>
<tr class="memdesc:a825f3f659fc2dc23bfbc108d2f10fa0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_ARCH_CAPABILITIES (lists speculative side channel mitigations.  <a href="../../db/d03/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d449_1_1_0d514.html#a825f3f659fc2dc23bfbc108d2f10fa0e">More...</a><br /></td></tr>
<tr class="separator:a825f3f659fc2dc23bfbc108d2f10fa0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af203a1f2012d49203a96ccd93280cb8e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CoreCapabilities</b>: 1</td></tr>
<tr class="memdesc:af203a1f2012d49203a96ccd93280cb8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_CORE_CAPABILITIES MSR (lists model-specific core capabilities)  <a href="../../db/d03/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d449_1_1_0d514.html#af203a1f2012d49203a96ccd93280cb8e">More...</a><br /></td></tr>
<tr class="separator:af203a1f2012d49203a96ccd93280cb8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f0d6c9770d7a1567c9ddfaa242e13cc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SSBD</b>: 1</td></tr>
<tr class="memdesc:a4f0d6c9770d7a1567c9ddfaa242e13cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Speculative Store Bypass Disable, as mitigation for Speculative Store Bypass (IA32_SPEC_CTRL)  <a href="../../db/d03/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d449_1_1_0d514.html#a4f0d6c9770d7a1567c9ddfaa242e13cc">More...</a><br /></td></tr>
<tr class="separator:a4f0d6c9770d7a1567c9ddfaa242e13cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac25d75408e791fd96f5e709d9d8ca27d"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ac25d75408e791fd96f5e709d9d8ca27d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a709514d1fdb057673003da208542c265"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a709514d1fdb057673003da208542c265"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a151ad1cac7a60717bb644af29d2f3276"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a151ad1cac7a60717bb644af29d2f3276">EDX</a></td></tr>
<tr class="separator:a151ad1cac7a60717bb644af29d2f3276"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Extended feature flags enumeration. </p>

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00495">495</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
</div><h2 class="groupheader">Member Function Documentation</h2>
<a id="af15a39e54d1b2ca7c70d779f214700db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af15a39e54d1b2ca7c70d779f214700db">&#9670;&nbsp;</a></span>Get()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void CPU::x86::Intel::CPUID0x00000007_0::Get </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">497</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;                {</div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="preprocessor">#if defined(a86)</span></div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;                    <a class="code" href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv</a>(<span class="stringliteral">&quot;cpuid&quot;</span></div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;                         : <span class="stringliteral">&quot;=a&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#ac55a00c5b92ce72a3f634715f1adce57">EAX</a>.raw), <span class="stringliteral">&quot;=b&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#ac8c40f332503957cde8ce9b45d4319eb">EBX</a>.raw), <span class="stringliteral">&quot;=c&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a75f05f67d00a92f18838756624580086">ECX</a>.raw), <span class="stringliteral">&quot;=d&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a151ad1cac7a60717bb644af29d2f3276">EDX</a>.raw)</div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;                         : <span class="stringliteral">&quot;a&quot;</span>(0x7), <span class="stringliteral">&quot;c&quot;</span>(0x0)); <span class="comment">/* FIXME */</span></div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="preprocessor">#endif </span><span class="comment">// a64 || a32</span></div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;                }</div>
<div class="ttc" id="aMultiboot64bitMap_8cpp_html_ab17ab6407b8950c89ba3ff3b4919200b"><div class="ttname"><a href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv</a></div><div class="ttdeci">asmv(&quot;invlpg (%0)&quot; ::&quot;r&quot;(VirtualAddress) :&quot;memory&quot;)</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_a151ad1cac7a60717bb644af29d2f3276"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a151ad1cac7a60717bb644af29d2f3276">CPU::x86::Intel::CPUID0x00000007_0::EDX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@449 EDX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_a75f05f67d00a92f18838756624580086"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a75f05f67d00a92f18838756624580086">CPU::x86::Intel::CPUID0x00000007_0::ECX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@445 ECX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_ac55a00c5b92ce72a3f634715f1adce57"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#ac55a00c5b92ce72a3f634715f1adce57">CPU::x86::Intel::CPUID0x00000007_0::EAX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@440 EAX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_ac8c40f332503957cde8ce9b45d4319eb"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#ac8c40f332503957cde8ce9b45d4319eb">CPU::x86::Intel::CPUID0x00000007_0::EBX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@441 EBX</div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv()</a>, <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#ac55a00c5b92ce72a3f634715f1adce57">EAX</a>, <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#ac8c40f332503957cde8ce9b45d4319eb">EBX</a>, <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a75f05f67d00a92f18838756624580086">ECX</a>, and <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a151ad1cac7a60717bb644af29d2f3276">EDX</a>.</p>

<p class="reference">Referenced by <a class="el" href="../../d7/d8d/CPU_8cpp_source.html#l00202">CPU::InitializeFeatures()</a>.</p>

</div>
</div>
<h2 class="groupheader">Field Documentation</h2>
<a id="ac55a00c5b92ce72a3f634715f1adce57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac55a00c5b92ce72a3f634715f1adce57">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::EAX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">Get()</a>.</p>

</div>
</div>
<a id="ac8c40f332503957cde8ce9b45d4319eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8c40f332503957cde8ce9b45d4319eb">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::EBX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">Get()</a>, and <a class="el" href="../../d7/d8d/CPU_8cpp_source.html#l00202">CPU::InitializeFeatures()</a>.</p>

</div>
</div>
<a id="a75f05f67d00a92f18838756624580086"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75f05f67d00a92f18838756624580086">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::ECX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">Get()</a>, and <a class="el" href="../../d7/d8d/CPU_8cpp_source.html#l00202">CPU::InitializeFeatures()</a>.</p>

</div>
</div>
<a id="a151ad1cac7a60717bb644af29d2f3276"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a151ad1cac7a60717bb644af29d2f3276">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::EDX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">Get()</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Kernel/include/cpu/x86/<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../d7/dfa/namespaceCPU.html">CPU</a></li><li class="navelem"><a class="el" href="../../d7/df8/namespaceCPU_1_1x86.html">x86</a></li><li class="navelem"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html">Intel</a></li><li class="navelem"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html">CPUID0x00000007_0</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
