INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HBat/Documents/GitHub/hbat_win_vscode/vivado/project_final/project_final/project_final.srcs/sources_1/new/hexseg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hexseg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HBat/Documents/GitHub/hbat_win_vscode/vivado/project_final/project_final/project_final.srcs/sources_1/new/key_vibration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_vibration
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HBat/Documents/GitHub/hbat_win_vscode/vivado/project_final/project_final/project_final.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HBat/Documents/GitHub/hbat_win_vscode/vivado/project_final/project_final/project_final.srcs/sources_1/new/time_adv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_adv
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/HBat/Documents/GitHub/hbat_win_vscode/vivado/project_final/project_final/project_final.srcs/sources_1/new/time_adv.v:63]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HBat/Documents/GitHub/hbat_win_vscode/vivado/project_final/project_final/project_final.srcs/sim_1/new/sim_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_main
