
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003605                       # Number of seconds simulated
sim_ticks                                  3605378664                       # Number of ticks simulated
final_tick                               530571741849                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 163532                       # Simulator instruction rate (inst/s)
host_op_rate                                   206787                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 292132                       # Simulator tick rate (ticks/s)
host_mem_usage                               16887100                       # Number of bytes of host memory used
host_seconds                                 12341.63                       # Real time elapsed on the host
sim_insts                                  2018244870                       # Number of instructions simulated
sim_ops                                    2552092521                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       311808                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       184960                       # Number of bytes read from this memory
system.physmem.bytes_read::total               500224                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       190080                       # Number of bytes written to this memory
system.physmem.bytes_written::total            190080                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2436                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1445                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  3908                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1485                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1485                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       497035                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     86484120                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       461533                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     51301130                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               138743818                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       497035                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       461533                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             958568                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          52721231                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               52721231                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          52721231                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       497035                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     86484120                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       461533                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     51301130                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              191465048                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8645993                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3124084                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2538467                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       214679                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1288092                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1212477                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          328292                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9163                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3128374                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17304882                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3124084                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1540769                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3802206                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1146679                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        642164                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines          1532196                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        92334                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8500105                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.515304                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.307844                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4697899     55.27%     55.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          334246      3.93%     59.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          269155      3.17%     62.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          653706      7.69%     70.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          176152      2.07%     72.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          228280      2.69%     74.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          166258      1.96%     76.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           92155      1.08%     77.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1882254     22.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8500105                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.361333                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.001492                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3274269                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       623763                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3654397                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        24939                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        922735                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       533844                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         4676                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20677264                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10312                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        922735                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3515821                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         138768                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       131172                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3431877                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       359730                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19937322                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         3399                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        148037                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       112105                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          482                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27918404                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     93041726                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     93041726                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17069291                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10849094                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         4061                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2275                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           990404                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1859904                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       943549                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        14980                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       339659                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18844332                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3914                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14950215                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        29524                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6534412                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     19963135                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          610                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8500105                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.758827                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.884887                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2956515     34.78%     34.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1820415     21.42%     56.20% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1213469     14.28%     70.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       884633     10.41%     80.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       756765      8.90%     89.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       395135      4.65%     94.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       337841      3.97%     98.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        63474      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        71858      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8500105                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          87571     71.36%     71.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             1      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         17641     14.38%     85.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        17496     14.26%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12459399     83.34%     83.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       212735      1.42%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1653      0.01%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1484472      9.93%     94.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       791956      5.30%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14950215                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.729150                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             122709                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008208                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38552764                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     25382722                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14567431                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      15072924                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        56560                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       736546                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          298                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           64                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       240934                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        922735                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          56034                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         8094                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18848246                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        42236                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1859904                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       943549                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2262                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          7244                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           64                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       126493                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       121833                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       248326                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14710995                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1391923                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       239216                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2163825                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2075858                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            771902                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.701481                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14577282                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14567431                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9487378                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26782993                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.684877                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354231                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12280740                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6567588                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3304                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       214651                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7577370                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.620713                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.137327                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2954096     38.99%     38.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2096174     27.66%     66.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       850630     11.23%     77.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       479678      6.33%     84.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       392944      5.19%     89.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       160065      2.11%     91.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       191496      2.53%     94.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        95101      1.26%     95.29% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       357186      4.71%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7577370                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12280740                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1825970                       # Number of memory references committed
system.switch_cpus0.commit.loads              1123355                       # Number of loads committed
system.switch_cpus0.commit.membars               1652                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1764545                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11065293                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       250005                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       357186                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            26068512                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38620008                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4518                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 145888                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12280740                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.864599                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.864599                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.156605                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.156605                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        66174035                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20141250                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19082607                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3304                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8645993                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3152739                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2565849                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       211511                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1292831                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1237426                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          320538                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9273                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3477455                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17219411                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3152739                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1557964                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3613809                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1088968                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        552548                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           35                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1698854                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        84004                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8517707                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.492377                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.302201                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4903898     57.57%     57.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          191337      2.25%     59.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          252113      2.96%     62.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          380718      4.47%     67.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          373737      4.39%     71.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          282829      3.32%     74.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          165326      1.94%     76.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          251425      2.95%     79.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1716324     20.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8517707                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.364647                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.991606                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3593943                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       542541                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3479922                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        27645                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        873654                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       532595                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          220                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20595026                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1216                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        873654                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3784788                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         104649                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       160047                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3312237                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       282325                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19989240                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           86                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        120927                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        89177                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents            2                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     27838213                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     93093274                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     93093274                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17240286                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10597916                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4250                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2414                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           807264                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1858707                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       980407                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        18602                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       297456                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18579717                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         4050                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14927136                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27038                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6096775                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18559604                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          682                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8517707                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.752483                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.898334                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2980576     34.99%     34.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1863169     21.87%     56.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1198872     14.08%     70.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       823759      9.67%     80.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       771347      9.06%     89.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       412421      4.84%     94.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       300865      3.53%     98.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        91321      1.07%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        75377      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8517707                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          72757     68.38%     68.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             1      0.00%     68.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         15885     14.93%     83.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        17761     16.69%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12421238     83.21%     83.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       210587      1.41%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1683      0.01%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1471739      9.86%     94.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       821889      5.51%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14927136                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.726480                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             106404                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007128                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38505421                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24680621                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14505769                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15033540                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        50574                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       720472                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          241                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           83                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       250689                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            9                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        873654                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          60715                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        10276                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18583771                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       118375                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1858707                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       980407                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2366                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          7777                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           83                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       127600                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       121454                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       249054                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14638678                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1386486                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       288458                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2188992                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2048936                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            802506                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.693117                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14509790                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14505769                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9316172                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26170695                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.677745                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.355977                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10098209                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12411367                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6172424                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3368                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       214834                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7644053                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.623663                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.152711                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2965295     38.79%     38.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2187433     28.62%     67.41% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       806974     10.56%     77.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       461324      6.04%     84.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       384494      5.03%     89.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       184929      2.42%     91.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       192116      2.51%     93.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        81207      1.06%     95.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       380281      4.97%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7644053                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10098209                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12411367                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1867953                       # Number of memory references committed
system.switch_cpus1.commit.loads              1138235                       # Number of loads committed
system.switch_cpus1.commit.membars               1684                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1779987                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11187298                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       253248                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       380281                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25847563                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           38041711                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3534                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 128286                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10098209                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12411367                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10098209                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.856191                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.856191                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.167964                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.167964                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        65873120                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20028433                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19022404                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3368                       # number of misc regfile writes
system.l2.replacements                           3908                       # number of replacements
system.l2.tagsinuse                       8191.891906                       # Cycle average of tags in use
system.l2.total_refs                           569182                       # Total number of references to valid blocks.
system.l2.sampled_refs                          12100                       # Sample count of references to valid blocks.
system.l2.avg_refs                          47.039835                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           176.263106                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     12.821972                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1111.406634                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     12.488839                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    686.926731                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           3115.630831                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           3076.353794                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.021516                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.001565                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.135670                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.001525                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.083853                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.380326                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.375531                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999987                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data         4772                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         3978                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    8750                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             3660                       # number of Writeback hits
system.l2.Writeback_hits::total                  3660                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data         4772                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3978                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8750                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data         4772                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3978                       # number of overall hits
system.l2.overall_hits::total                    8750                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         2436                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1443                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  3906                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   2                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         2436                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1445                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3908                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         2436                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1445                       # number of overall misses
system.l2.overall_misses::total                  3908                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       677358                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    109251367                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       639521                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     65477333                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       176045579                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data        93139                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total         93139                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       677358                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    109251367                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       639521                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     65570472                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        176138718                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       677358                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    109251367                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       639521                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     65570472                       # number of overall miss cycles
system.l2.overall_miss_latency::total       176138718                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         7208                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         5421                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               12656                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         3660                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              3660                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 2                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         7208                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5423                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                12658                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         7208                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5423                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               12658                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.337958                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.266187                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.308628                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.337958                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.266458                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.308738                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.337958                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.266458                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.308738                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 48382.714286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 44848.672824                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 49193.923077                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 45375.837145                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 45070.552739                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 46569.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 46569.500000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 48382.714286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 44848.672824                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 49193.923077                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 45377.489273                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 45071.319857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 48382.714286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 44848.672824                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 49193.923077                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 45377.489273                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 45071.319857                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1485                       # number of writebacks
system.l2.writebacks::total                      1485                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         2436                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1443                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             3906                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              2                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         2436                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1445                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3908                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         2436                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1445                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3908                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       596786                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     95169101                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       564096                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     57087747                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    153417730                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data        81402                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total        81402                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       596786                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     95169101                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       564096                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     57169149                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    153499132                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       596786                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     95169101                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       564096                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     57169149                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    153499132                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.337958                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.266187                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.308628                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.337958                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.266458                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.308738                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.337958                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.266458                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.308738                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 42627.571429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 39067.775452                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst        43392                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 39561.848233                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 39277.452637                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data        40701                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        40701                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 42627.571429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 39067.775452                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst        43392                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 39563.424913                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 39278.181167                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 42627.571429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 39067.775452                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst        43392                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 39563.424913                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 39278.181167                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.952964                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001539796                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2015170.615694                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.952964                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022361                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.796399                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1532179                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1532179                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1532179                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1532179                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1532179                       # number of overall hits
system.cpu0.icache.overall_hits::total        1532179                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       910850                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       910850                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       910850                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       910850                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       910850                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       910850                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1532196                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1532196                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1532196                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1532196                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1532196                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1532196                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 53579.411765                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 53579.411765                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 53579.411765                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 53579.411765                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 53579.411765                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 53579.411765                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       692028                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       692028                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       692028                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       692028                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       692028                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       692028                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 49430.571429                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 49430.571429                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 49430.571429                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 49430.571429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 49430.571429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 49430.571429                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  7208                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               164720822                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  7464                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              22068.706056                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   223.435515                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    32.564485                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.872795                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.127205                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1057208                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1057208                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       699310                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        699310                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         2168                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2168                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1652                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1652                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1756518                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1756518                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1756518                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1756518                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        15378                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        15378                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        15378                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         15378                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        15378                       # number of overall misses
system.cpu0.dcache.overall_misses::total        15378                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    509784751                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    509784751                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    509784751                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    509784751                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    509784751                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    509784751                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1072586                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1072586                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       699310                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       699310                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         2168                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2168                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1652                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1652                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1771896                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1771896                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1771896                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1771896                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014337                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014337                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008679                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008679                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008679                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008679                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 33150.263428                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 33150.263428                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 33150.263428                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 33150.263428                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 33150.263428                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 33150.263428                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1388                       # number of writebacks
system.cpu0.dcache.writebacks::total             1388                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         8170                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         8170                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         8170                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         8170                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         8170                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         8170                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         7208                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7208                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         7208                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7208                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         7208                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         7208                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    150656558                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    150656558                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    150656558                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    150656558                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    150656558                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    150656558                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006720                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006720                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004068                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004068                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004068                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004068                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 20901.298280                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 20901.298280                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 20901.298280                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20901.298280                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 20901.298280                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20901.298280                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.967573                       # Cycle average of tags in use
system.cpu1.icache.total_refs               999853115                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2015832.893145                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.967573                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020781                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794820                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1698839                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1698839                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1698839                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1698839                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1698839                       # number of overall hits
system.cpu1.icache.overall_hits::total        1698839                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.cpu1.icache.overall_misses::total           15                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       806328                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       806328                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       806328                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       806328                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       806328                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       806328                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1698854                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1698854                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1698854                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1698854                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1698854                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1698854                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 53755.200000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 53755.200000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 53755.200000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 53755.200000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 53755.200000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 53755.200000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       653457                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       653457                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       653457                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       653457                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       653457                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       653457                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 50265.923077                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 50265.923077                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 50265.923077                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 50265.923077                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 50265.923077                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 50265.923077                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5423                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               157470800                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5679                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              27728.614193                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   225.929618                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    30.070382                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.882538                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.117462                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1054841                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1054841                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       725900                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        725900                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1773                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1773                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1684                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1684                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1780741                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1780741                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1780741                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1780741                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        13811                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        13811                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          339                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          339                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        14150                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14150                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        14150                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14150                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    488104362                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    488104362                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     18747238                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     18747238                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    506851600                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    506851600                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    506851600                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    506851600                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1068652                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1068652                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       726239                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       726239                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1773                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1773                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1684                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1684                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1794891                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1794891                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1794891                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1794891                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012924                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012924                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000467                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000467                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007883                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007883                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007883                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007883                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 35341.710376                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 35341.710376                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 55301.587021                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 55301.587021                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 35819.901060                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 35819.901060                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 35819.901060                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 35819.901060                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        32466                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets        32466                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2272                       # number of writebacks
system.cpu1.dcache.writebacks::total             2272                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         8390                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         8390                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          337                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          337                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         8727                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8727                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         8727                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8727                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5421                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5421                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            2                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5423                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5423                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5423                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5423                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    101145984                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    101145984                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data        95139                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total        95139                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    101241123                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    101241123                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    101241123                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    101241123                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005073                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005073                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003021                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003021                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003021                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003021                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 18658.178196                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 18658.178196                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 47569.500000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 47569.500000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 18668.840679                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 18668.840679                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 18668.840679                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 18668.840679                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
