// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// external module CLK_WIZ

module PLL_IP(	// @[src/main/scala/npc/fpga/PLL_IP.scala:25:7]
  input  clock,	// @[src/main/scala/npc/fpga/PLL_IP.scala:25:7]
         reset,	// @[src/main/scala/npc/fpga/PLL_IP.scala:25:7]
  output io_locked,	// @[src/main/scala/npc/fpga/PLL_IP.scala:26:14]
         io_clk	// @[src/main/scala/npc/fpga/PLL_IP.scala:26:14]
);

  CLK_WIZ pll (	// @[src/main/scala/npc/fpga/PLL_IP.scala:30:19]
    .clk_out1 (/* unused */),
    .clk_out2 (/* unused */),
    .clk_out3 (io_clk),
    .clk_out4 (/* unused */),
    .clk_out5 (/* unused */),
    .reset    (reset),
    .locked   (io_locked),
    .clk_in1  (clock)
  );
endmodule

module IFU(	// @[src/main/scala/npc/core/IFU.scala:19:7]
  input         clock,	// @[src/main/scala/npc/core/IFU.scala:19:7]
                reset,	// @[src/main/scala/npc/core/IFU.scala:19:7]
                io_out_ready,	// @[src/main/scala/npc/core/IFU.scala:23:14]
  output [31:0] io_out_bits_pc,	// @[src/main/scala/npc/core/IFU.scala:23:14]
  input         io_jump,	// @[src/main/scala/npc/core/IFU.scala:23:14]
  input  [31:0] io_nextPC	// @[src/main/scala/npc/core/IFU.scala:23:14]
);

  reg  [31:0] pc;	// @[src/main/scala/npc/core/IFU.scala:25:20]
  wire [31:0] npc = io_jump ? io_nextPC : pc;	// @[src/main/scala/npc/core/IFU.scala:25:20, :26:16]
  always @(posedge clock) begin	// @[src/main/scala/npc/core/IFU.scala:19:7]
    if (reset)	// @[src/main/scala/npc/core/IFU.scala:19:7]
      pc <= 32'hF000000;	// @[src/main/scala/npc/core/IFU.scala:25:20]
    else if (io_out_ready)	// @[src/main/scala/npc/core/IFU.scala:23:14]
      pc <= npc + 32'h4;	// @[src/main/scala/npc/core/IFU.scala:25:20, :26:16, :27:30]
    else if (io_jump)	// @[src/main/scala/npc/core/IFU.scala:23:14]
      pc <= io_nextPC;	// @[src/main/scala/npc/core/IFU.scala:25:20]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/npc/core/IFU.scala:19:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/npc/core/IFU.scala:19:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/npc/core/IFU.scala:19:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[src/main/scala/npc/core/IFU.scala:19:7]
    initial begin	// @[src/main/scala/npc/core/IFU.scala:19:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/npc/core/IFU.scala:19:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/npc/core/IFU.scala:19:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/npc/core/IFU.scala:19:7]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[src/main/scala/npc/core/IFU.scala:19:7]
        pc = _RANDOM[/*Zero width*/ 1'b0];	// @[src/main/scala/npc/core/IFU.scala:19:7, :25:20]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/npc/core/IFU.scala:19:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/npc/core/IFU.scala:19:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_out_bits_pc = npc;	// @[src/main/scala/npc/core/IFU.scala:19:7, :26:16]
endmodule

module ICache(	// @[src/main/scala/npc/core/ICache.scala:29:7]
  input         clock,	// @[src/main/scala/npc/core/ICache.scala:29:7]
                reset,	// @[src/main/scala/npc/core/ICache.scala:29:7]
  output        io_in_ready,	// @[src/main/scala/npc/core/ICache.scala:51:14]
  input         io_in_valid,	// @[src/main/scala/npc/core/ICache.scala:51:14]
  input  [31:0] io_in_bits_pc,	// @[src/main/scala/npc/core/ICache.scala:51:14]
  input         io_out_ready,	// @[src/main/scala/npc/core/ICache.scala:51:14]
  output        io_out_valid,	// @[src/main/scala/npc/core/ICache.scala:51:14]
  output [31:0] io_out_bits_pc,	// @[src/main/scala/npc/core/ICache.scala:51:14]
                io_out_bits_instruction,	// @[src/main/scala/npc/core/ICache.scala:51:14]
  input         io_clear,	// @[src/main/scala/npc/core/ICache.scala:51:14]
                io_master_arready,	// @[src/main/scala/npc/core/ICache.scala:51:14]
  output        io_master_arvalid,	// @[src/main/scala/npc/core/ICache.scala:51:14]
  output [31:0] io_master_araddr,	// @[src/main/scala/npc/core/ICache.scala:51:14]
  output        io_master_rready,	// @[src/main/scala/npc/core/ICache.scala:51:14]
  input         io_master_rvalid,	// @[src/main/scala/npc/core/ICache.scala:51:14]
  input  [31:0] io_master_rdata,	// @[src/main/scala/npc/core/ICache.scala:51:14]
  output [7:0]  io_master_arlen,	// @[src/main/scala/npc/core/ICache.scala:51:14]
  input         io_master_rlast	// @[src/main/scala/npc/core/ICache.scala:51:14]
);

  wire        io_out_valid_0;	// @[src/main/scala/npc/core/ICache.scala:166:42]
  reg         cacheBlocksValid_0_0;	// @[src/main/scala/npc/core/ICache.scala:55:65]
  reg         cacheBlocksValid_1_0;	// @[src/main/scala/npc/core/ICache.scala:55:65]
  reg  [25:0] cacheBlocksTag_0_0;	// @[src/main/scala/npc/core/ICache.scala:56:61]
  reg  [25:0] cacheBlocksTag_1_0;	// @[src/main/scala/npc/core/ICache.scala:56:61]
  reg  [31:0] cacheBlocksData_0_0_0;	// @[src/main/scala/npc/core/ICache.scala:57:61]
  reg  [31:0] cacheBlocksData_0_0_1;	// @[src/main/scala/npc/core/ICache.scala:57:61]
  reg  [31:0] cacheBlocksData_0_0_2;	// @[src/main/scala/npc/core/ICache.scala:57:61]
  reg  [31:0] cacheBlocksData_0_0_3;	// @[src/main/scala/npc/core/ICache.scala:57:61]
  reg  [31:0] cacheBlocksData_0_0_4;	// @[src/main/scala/npc/core/ICache.scala:57:61]
  reg  [31:0] cacheBlocksData_0_0_5;	// @[src/main/scala/npc/core/ICache.scala:57:61]
  reg  [31:0] cacheBlocksData_0_0_6;	// @[src/main/scala/npc/core/ICache.scala:57:61]
  reg  [31:0] cacheBlocksData_0_0_7;	// @[src/main/scala/npc/core/ICache.scala:57:61]
  reg  [31:0] cacheBlocksData_1_0_0;	// @[src/main/scala/npc/core/ICache.scala:57:61]
  reg  [31:0] cacheBlocksData_1_0_1;	// @[src/main/scala/npc/core/ICache.scala:57:61]
  reg  [31:0] cacheBlocksData_1_0_2;	// @[src/main/scala/npc/core/ICache.scala:57:61]
  reg  [31:0] cacheBlocksData_1_0_3;	// @[src/main/scala/npc/core/ICache.scala:57:61]
  reg  [31:0] cacheBlocksData_1_0_4;	// @[src/main/scala/npc/core/ICache.scala:57:61]
  reg  [31:0] cacheBlocksData_1_0_5;	// @[src/main/scala/npc/core/ICache.scala:57:61]
  reg  [31:0] cacheBlocksData_1_0_6;	// @[src/main/scala/npc/core/ICache.scala:57:61]
  reg  [31:0] cacheBlocksData_1_0_7;	// @[src/main/scala/npc/core/ICache.scala:57:61]
  reg  [1:0]  state;	// @[src/main/scala/npc/core/ICache.scala:65:27]
  wire        isSetAddr = state == 2'h1;	// @[src/main/scala/npc/core/ICache.scala:65:27, :67:26]
  wire        isWaitResp = state == 2'h2;	// @[src/main/scala/npc/core/ICache.scala:65:27, :68:26]
  wire        need = io_in_bits_pc[31] & io_in_bits_pc < 32'h88000000;	// @[src/main/scala/npc/dev/Dev.scala:8:{10,19,27}]
  reg  [31:0] casez_tmp;	// @[src/main/scala/npc/core/ICache.scala:86:30]
  always_comb begin	// @[src/main/scala/npc/core/ICache.scala:86:30]
    casez (io_in_bits_pc[4:2])	// @[src/main/scala/npc/core/ICache.scala:71:43, :86:30]
      3'b000:
        casez_tmp =
          (io_in_bits_pc[5] ? 32'h0 : cacheBlocksData_0_0_0)
          | (io_in_bits_pc[5] ? cacheBlocksData_1_0_0 : 32'h0);	// @[src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/npc/core/ICache.scala:57:61, :72:40, :86:30, :141:21]
      3'b001:
        casez_tmp =
          (io_in_bits_pc[5] ? 32'h0 : cacheBlocksData_0_0_1)
          | (io_in_bits_pc[5] ? cacheBlocksData_1_0_1 : 32'h0);	// @[src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/npc/core/ICache.scala:57:61, :72:40, :86:30, :141:21]
      3'b010:
        casez_tmp =
          (io_in_bits_pc[5] ? 32'h0 : cacheBlocksData_0_0_2)
          | (io_in_bits_pc[5] ? cacheBlocksData_1_0_2 : 32'h0);	// @[src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/npc/core/ICache.scala:57:61, :72:40, :86:30, :141:21]
      3'b011:
        casez_tmp =
          (io_in_bits_pc[5] ? 32'h0 : cacheBlocksData_0_0_3)
          | (io_in_bits_pc[5] ? cacheBlocksData_1_0_3 : 32'h0);	// @[src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/npc/core/ICache.scala:57:61, :72:40, :86:30, :141:21]
      3'b100:
        casez_tmp =
          (io_in_bits_pc[5] ? 32'h0 : cacheBlocksData_0_0_4)
          | (io_in_bits_pc[5] ? cacheBlocksData_1_0_4 : 32'h0);	// @[src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/npc/core/ICache.scala:57:61, :72:40, :86:30, :141:21]
      3'b101:
        casez_tmp =
          (io_in_bits_pc[5] ? 32'h0 : cacheBlocksData_0_0_5)
          | (io_in_bits_pc[5] ? cacheBlocksData_1_0_5 : 32'h0);	// @[src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/npc/core/ICache.scala:57:61, :72:40, :86:30, :141:21]
      3'b110:
        casez_tmp =
          (io_in_bits_pc[5] ? 32'h0 : cacheBlocksData_0_0_6)
          | (io_in_bits_pc[5] ? cacheBlocksData_1_0_6 : 32'h0);	// @[src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/npc/core/ICache.scala:57:61, :72:40, :86:30, :141:21]
      default:
        casez_tmp =
          (io_in_bits_pc[5] ? 32'h0 : cacheBlocksData_0_0_7)
          | (io_in_bits_pc[5] ? cacheBlocksData_1_0_7 : 32'h0);	// @[src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/npc/core/ICache.scala:57:61, :72:40, :86:30, :141:21]
    endcase	// @[src/main/scala/npc/core/ICache.scala:71:43, :86:30]
  end // always_comb
  reg  [3:0]  readCount;	// @[src/main/scala/npc/core/ICache.scala:92:30]
  reg  [31:0] casez_tmp_0;	// @[src/main/scala/npc/core/ICache.scala:118:77]
  always_comb begin	// @[src/main/scala/npc/core/ICache.scala:118:77]
    casez (readCount[2:0])	// @[src/main/scala/npc/core/ICache.scala:92:30, :118:{49,77}]
      3'b000:
        casez_tmp_0 = cacheBlocksData_0_0_0;	// @[src/main/scala/npc/core/ICache.scala:57:61, :118:77]
      3'b001:
        casez_tmp_0 = cacheBlocksData_0_0_1;	// @[src/main/scala/npc/core/ICache.scala:57:61, :118:77]
      3'b010:
        casez_tmp_0 = cacheBlocksData_0_0_2;	// @[src/main/scala/npc/core/ICache.scala:57:61, :118:77]
      3'b011:
        casez_tmp_0 = cacheBlocksData_0_0_3;	// @[src/main/scala/npc/core/ICache.scala:57:61, :118:77]
      3'b100:
        casez_tmp_0 = cacheBlocksData_0_0_4;	// @[src/main/scala/npc/core/ICache.scala:57:61, :118:77]
      3'b101:
        casez_tmp_0 = cacheBlocksData_0_0_5;	// @[src/main/scala/npc/core/ICache.scala:57:61, :118:77]
      3'b110:
        casez_tmp_0 = cacheBlocksData_0_0_6;	// @[src/main/scala/npc/core/ICache.scala:57:61, :118:77]
      default:
        casez_tmp_0 = cacheBlocksData_0_0_7;	// @[src/main/scala/npc/core/ICache.scala:57:61, :118:77]
    endcase	// @[src/main/scala/npc/core/ICache.scala:92:30, :118:{49,77}]
  end // always_comb
  reg  [31:0] casez_tmp_1;	// @[src/main/scala/npc/core/ICache.scala:118:77]
  always_comb begin	// @[src/main/scala/npc/core/ICache.scala:118:77]
    casez (readCount[2:0])	// @[src/main/scala/npc/core/ICache.scala:92:30, :118:{49,77}]
      3'b000:
        casez_tmp_1 = cacheBlocksData_1_0_0;	// @[src/main/scala/npc/core/ICache.scala:57:61, :118:77]
      3'b001:
        casez_tmp_1 = cacheBlocksData_1_0_1;	// @[src/main/scala/npc/core/ICache.scala:57:61, :118:77]
      3'b010:
        casez_tmp_1 = cacheBlocksData_1_0_2;	// @[src/main/scala/npc/core/ICache.scala:57:61, :118:77]
      3'b011:
        casez_tmp_1 = cacheBlocksData_1_0_3;	// @[src/main/scala/npc/core/ICache.scala:57:61, :118:77]
      3'b100:
        casez_tmp_1 = cacheBlocksData_1_0_4;	// @[src/main/scala/npc/core/ICache.scala:57:61, :118:77]
      3'b101:
        casez_tmp_1 = cacheBlocksData_1_0_5;	// @[src/main/scala/npc/core/ICache.scala:57:61, :118:77]
      3'b110:
        casez_tmp_1 = cacheBlocksData_1_0_6;	// @[src/main/scala/npc/core/ICache.scala:57:61, :118:77]
      default:
        casez_tmp_1 = cacheBlocksData_1_0_7;	// @[src/main/scala/npc/core/ICache.scala:57:61, :118:77]
    endcase	// @[src/main/scala/npc/core/ICache.scala:92:30, :118:{49,77}]
  end // always_comb
  reg         rdataValid;	// @[src/main/scala/npc/core/ICache.scala:126:27]
  wire        _io_in_ready_T_2 = io_out_ready & io_out_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/npc/core/ICache.scala:166:42]
  reg  [31:0] rdataReg;	// @[src/main/scala/npc/core/ICache.scala:128:28]
  wire        dataValid =
    need
      ? ((io_in_bits_pc[5] ? 26'h0 : cacheBlocksTag_0_0)
         | (io_in_bits_pc[5] ? cacheBlocksTag_1_0 : 26'h0)) == io_in_bits_pc[31:6]
        & (~(io_in_bits_pc[5]) & cacheBlocksValid_0_0 | io_in_bits_pc[5]
           & cacheBlocksValid_1_0)
      : rdataValid;	// @[src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/npc/core/ICache.scala:55:65, :56:61, :72:40, :73:21, :78:61, :83:53, :126:27, :129:22, src/main/scala/npc/dev/Dev.scala:8:19]
  assign io_out_valid_0 = io_in_valid & dataValid;	// @[src/main/scala/npc/core/ICache.scala:129:22, :166:42]
  wire        rfire = io_master_rvalid & isWaitResp;	// @[src/main/scala/npc/core/ICache.scala:60:33, :68:26]
  wire        _state_T_4 = rfire & io_master_rlast;	// @[src/main/scala/npc/core/ICache.scala:60:33, :105:15]
  wire        _cacheBlocksData_1_0_T = rfire & need;	// @[src/main/scala/npc/core/ICache.scala:60:33, :119:15, src/main/scala/npc/dev/Dev.scala:8:19]
  wire        _cacheBlocksData_0_0_T_2 = _cacheBlocksData_1_0_T & ~(io_in_bits_pc[5]);	// @[src/main/scala/npc/core/ICache.scala:72:40, :105:46, :119:{15,23}]
  wire        _cacheBlocksData_1_0_T_2 = _cacheBlocksData_1_0_T & io_in_bits_pc[5];	// @[src/main/scala/npc/core/ICache.scala:72:40, :119:{15,23}]
  always @(posedge clock) begin	// @[src/main/scala/npc/core/ICache.scala:29:7]
    if (reset) begin	// @[src/main/scala/npc/core/ICache.scala:29:7]
      cacheBlocksValid_0_0 <= 1'h0;	// @[src/main/scala/npc/core/ICache.scala:55:65]
      cacheBlocksValid_1_0 <= 1'h0;	// @[src/main/scala/npc/core/ICache.scala:55:65]
      state <= 2'h0;	// @[src/main/scala/npc/core/ICache.scala:65:27]
      readCount <= 4'h0;	// @[src/main/scala/npc/core/ICache.scala:92:30]
      rdataValid <= 1'h0;	// @[src/main/scala/npc/core/ICache.scala:55:65, :126:27]
    end
    else begin	// @[src/main/scala/npc/core/ICache.scala:29:7]
      cacheBlocksValid_0_0 <=
        ~io_clear & (_state_T_4 & need & ~(io_in_bits_pc[5]) | cacheBlocksValid_0_0);	// @[src/main/scala/npc/core/ICache.scala:55:65, :72:40, :105:{15,46}, :109:47, :112:12, :113:34, src/main/scala/npc/dev/Dev.scala:8:19]
      cacheBlocksValid_1_0 <=
        ~io_clear & (_state_T_4 & need & io_in_bits_pc[5] | cacheBlocksValid_1_0);	// @[src/main/scala/npc/core/ICache.scala:55:65, :72:40, :105:15, :109:47, :112:12, :113:34, src/main/scala/npc/dev/Dev.scala:8:19]
      if (state == 2'h2)	// @[src/main/scala/npc/core/ICache.scala:65:27, :68:26, :131:36]
        state <= {~_state_T_4, 1'h0};	// @[src/main/scala/npc/core/ICache.scala:55:65, :65:27, :105:15, :135:23]
      else if (state == 2'h1) begin	// @[src/main/scala/npc/core/ICache.scala:65:27, :67:26, :131:36]
        if (isSetAddr & io_master_arready)	// @[src/main/scala/npc/core/ICache.scala:59:34, :67:26]
          state <= 2'h2;	// @[src/main/scala/npc/core/ICache.scala:65:27, :68:26]
        else	// @[src/main/scala/npc/core/ICache.scala:59:34]
          state <= 2'h1;	// @[src/main/scala/npc/core/ICache.scala:65:27, :67:26]
      end
      else	// @[src/main/scala/npc/core/ICache.scala:131:36]
        state <= {1'h0, ~(|state) & io_in_valid & ~dataValid};	// @[src/main/scala/npc/core/ICache.scala:55:65, :65:27, :66:26, :129:22, :131:36, :133:{20,36}]
      if (|state) begin	// @[src/main/scala/npc/core/ICache.scala:65:27, :66:26]
        if (rfire)	// @[src/main/scala/npc/core/ICache.scala:60:33]
          readCount <= readCount + 4'h1;	// @[src/main/scala/npc/core/ICache.scala:92:30, :93:33]
      end
      else	// @[src/main/scala/npc/core/ICache.scala:66:26]
        readCount <= 4'h0;	// @[src/main/scala/npc/core/ICache.scala:92:30]
      rdataValid <= ~_io_in_ready_T_2 & (_state_T_4 | rdataValid);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/npc/core/ICache.scala:105:15, :126:27, :127:{20,46}]
    end
    if (_state_T_4 & need & ~(io_in_bits_pc[5]))	// @[src/main/scala/npc/core/ICache.scala:72:40, :105:{15,32,46}, src/main/scala/npc/dev/Dev.scala:8:19]
      cacheBlocksTag_0_0 <= io_in_bits_pc[31:6];	// @[src/main/scala/npc/core/ICache.scala:56:61, :73:21]
    if (_state_T_4 & need & io_in_bits_pc[5])	// @[src/main/scala/npc/core/ICache.scala:72:40, :105:{15,32}, src/main/scala/npc/dev/Dev.scala:8:19]
      cacheBlocksTag_1_0 <= io_in_bits_pc[31:6];	// @[src/main/scala/npc/core/ICache.scala:56:61, :73:21]
    if (readCount[2:0] == 3'h0) begin	// @[src/main/scala/npc/core/ICache.scala:92:30, :118:{49,71}]
      if (_cacheBlocksData_0_0_T_2)	// @[src/main/scala/npc/core/ICache.scala:119:23]
        cacheBlocksData_0_0_0 <= io_master_rdata;	// @[src/main/scala/npc/core/ICache.scala:57:61]
      else	// @[src/main/scala/npc/core/ICache.scala:119:23]
        cacheBlocksData_0_0_0 <= casez_tmp_0;	// @[src/main/scala/npc/core/ICache.scala:57:61, :118:77]
      if (_cacheBlocksData_1_0_T_2)	// @[src/main/scala/npc/core/ICache.scala:119:23]
        cacheBlocksData_1_0_0 <= io_master_rdata;	// @[src/main/scala/npc/core/ICache.scala:57:61]
      else	// @[src/main/scala/npc/core/ICache.scala:119:23]
        cacheBlocksData_1_0_0 <= casez_tmp_1;	// @[src/main/scala/npc/core/ICache.scala:57:61, :118:77]
    end
    if (readCount[2:0] == 3'h1) begin	// @[src/main/scala/npc/core/ICache.scala:92:30, :118:{49,71}]
      if (_cacheBlocksData_0_0_T_2)	// @[src/main/scala/npc/core/ICache.scala:119:23]
        cacheBlocksData_0_0_1 <= io_master_rdata;	// @[src/main/scala/npc/core/ICache.scala:57:61]
      else	// @[src/main/scala/npc/core/ICache.scala:119:23]
        cacheBlocksData_0_0_1 <= casez_tmp_0;	// @[src/main/scala/npc/core/ICache.scala:57:61, :118:77]
      if (_cacheBlocksData_1_0_T_2)	// @[src/main/scala/npc/core/ICache.scala:119:23]
        cacheBlocksData_1_0_1 <= io_master_rdata;	// @[src/main/scala/npc/core/ICache.scala:57:61]
      else	// @[src/main/scala/npc/core/ICache.scala:119:23]
        cacheBlocksData_1_0_1 <= casez_tmp_1;	// @[src/main/scala/npc/core/ICache.scala:57:61, :118:77]
    end
    if (readCount[2:0] == 3'h2) begin	// @[src/main/scala/npc/core/ICache.scala:92:30, :118:{49,71}]
      if (_cacheBlocksData_0_0_T_2)	// @[src/main/scala/npc/core/ICache.scala:119:23]
        cacheBlocksData_0_0_2 <= io_master_rdata;	// @[src/main/scala/npc/core/ICache.scala:57:61]
      else	// @[src/main/scala/npc/core/ICache.scala:119:23]
        cacheBlocksData_0_0_2 <= casez_tmp_0;	// @[src/main/scala/npc/core/ICache.scala:57:61, :118:77]
      if (_cacheBlocksData_1_0_T_2)	// @[src/main/scala/npc/core/ICache.scala:119:23]
        cacheBlocksData_1_0_2 <= io_master_rdata;	// @[src/main/scala/npc/core/ICache.scala:57:61]
      else	// @[src/main/scala/npc/core/ICache.scala:119:23]
        cacheBlocksData_1_0_2 <= casez_tmp_1;	// @[src/main/scala/npc/core/ICache.scala:57:61, :118:77]
    end
    if (readCount[2:0] == 3'h3) begin	// @[src/main/scala/npc/core/ICache.scala:92:30, :118:{49,71}]
      if (_cacheBlocksData_0_0_T_2)	// @[src/main/scala/npc/core/ICache.scala:119:23]
        cacheBlocksData_0_0_3 <= io_master_rdata;	// @[src/main/scala/npc/core/ICache.scala:57:61]
      else	// @[src/main/scala/npc/core/ICache.scala:119:23]
        cacheBlocksData_0_0_3 <= casez_tmp_0;	// @[src/main/scala/npc/core/ICache.scala:57:61, :118:77]
      if (_cacheBlocksData_1_0_T_2)	// @[src/main/scala/npc/core/ICache.scala:119:23]
        cacheBlocksData_1_0_3 <= io_master_rdata;	// @[src/main/scala/npc/core/ICache.scala:57:61]
      else	// @[src/main/scala/npc/core/ICache.scala:119:23]
        cacheBlocksData_1_0_3 <= casez_tmp_1;	// @[src/main/scala/npc/core/ICache.scala:57:61, :118:77]
    end
    if (readCount[2:0] == 3'h4) begin	// @[src/main/scala/npc/core/ICache.scala:92:30, :118:{49,71}]
      if (_cacheBlocksData_0_0_T_2)	// @[src/main/scala/npc/core/ICache.scala:119:23]
        cacheBlocksData_0_0_4 <= io_master_rdata;	// @[src/main/scala/npc/core/ICache.scala:57:61]
      else	// @[src/main/scala/npc/core/ICache.scala:119:23]
        cacheBlocksData_0_0_4 <= casez_tmp_0;	// @[src/main/scala/npc/core/ICache.scala:57:61, :118:77]
      if (_cacheBlocksData_1_0_T_2)	// @[src/main/scala/npc/core/ICache.scala:119:23]
        cacheBlocksData_1_0_4 <= io_master_rdata;	// @[src/main/scala/npc/core/ICache.scala:57:61]
      else	// @[src/main/scala/npc/core/ICache.scala:119:23]
        cacheBlocksData_1_0_4 <= casez_tmp_1;	// @[src/main/scala/npc/core/ICache.scala:57:61, :118:77]
    end
    if (readCount[2:0] == 3'h5) begin	// @[src/main/scala/npc/core/ICache.scala:92:30, :118:{49,71}]
      if (_cacheBlocksData_0_0_T_2)	// @[src/main/scala/npc/core/ICache.scala:119:23]
        cacheBlocksData_0_0_5 <= io_master_rdata;	// @[src/main/scala/npc/core/ICache.scala:57:61]
      else	// @[src/main/scala/npc/core/ICache.scala:119:23]
        cacheBlocksData_0_0_5 <= casez_tmp_0;	// @[src/main/scala/npc/core/ICache.scala:57:61, :118:77]
      if (_cacheBlocksData_1_0_T_2)	// @[src/main/scala/npc/core/ICache.scala:119:23]
        cacheBlocksData_1_0_5 <= io_master_rdata;	// @[src/main/scala/npc/core/ICache.scala:57:61]
      else	// @[src/main/scala/npc/core/ICache.scala:119:23]
        cacheBlocksData_1_0_5 <= casez_tmp_1;	// @[src/main/scala/npc/core/ICache.scala:57:61, :118:77]
    end
    if (readCount[2:0] == 3'h6) begin	// @[src/main/scala/npc/core/ICache.scala:92:30, :118:{49,71}]
      if (_cacheBlocksData_0_0_T_2)	// @[src/main/scala/npc/core/ICache.scala:119:23]
        cacheBlocksData_0_0_6 <= io_master_rdata;	// @[src/main/scala/npc/core/ICache.scala:57:61]
      else	// @[src/main/scala/npc/core/ICache.scala:119:23]
        cacheBlocksData_0_0_6 <= casez_tmp_0;	// @[src/main/scala/npc/core/ICache.scala:57:61, :118:77]
      if (_cacheBlocksData_1_0_T_2)	// @[src/main/scala/npc/core/ICache.scala:119:23]
        cacheBlocksData_1_0_6 <= io_master_rdata;	// @[src/main/scala/npc/core/ICache.scala:57:61]
      else	// @[src/main/scala/npc/core/ICache.scala:119:23]
        cacheBlocksData_1_0_6 <= casez_tmp_1;	// @[src/main/scala/npc/core/ICache.scala:57:61, :118:77]
    end
    if (&(readCount[2:0])) begin	// @[src/main/scala/npc/core/ICache.scala:92:30, :118:{49,71}]
      if (_cacheBlocksData_0_0_T_2)	// @[src/main/scala/npc/core/ICache.scala:119:23]
        cacheBlocksData_0_0_7 <= io_master_rdata;	// @[src/main/scala/npc/core/ICache.scala:57:61]
      else	// @[src/main/scala/npc/core/ICache.scala:119:23]
        cacheBlocksData_0_0_7 <= casez_tmp_0;	// @[src/main/scala/npc/core/ICache.scala:57:61, :118:77]
      if (_cacheBlocksData_1_0_T_2)	// @[src/main/scala/npc/core/ICache.scala:119:23]
        cacheBlocksData_1_0_7 <= io_master_rdata;	// @[src/main/scala/npc/core/ICache.scala:57:61]
      else	// @[src/main/scala/npc/core/ICache.scala:119:23]
        cacheBlocksData_1_0_7 <= casez_tmp_1;	// @[src/main/scala/npc/core/ICache.scala:57:61, :118:77]
    end
    if (_state_T_4)	// @[src/main/scala/npc/core/ICache.scala:105:15]
      rdataReg <= io_master_rdata;	// @[src/main/scala/npc/core/ICache.scala:128:28]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/npc/core/ICache.scala:29:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/npc/core/ICache.scala:29:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/npc/core/ICache.scala:29:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:18];	// @[src/main/scala/npc/core/ICache.scala:29:7]
    initial begin	// @[src/main/scala/npc/core/ICache.scala:29:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/npc/core/ICache.scala:29:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/npc/core/ICache.scala:29:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/npc/core/ICache.scala:29:7]
        for (logic [4:0] i = 5'h0; i < 5'h13; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/npc/core/ICache.scala:29:7]
        end	// @[src/main/scala/npc/core/ICache.scala:29:7]
        cacheBlocksValid_0_0 = _RANDOM[5'h0][0];	// @[src/main/scala/npc/core/ICache.scala:29:7, :55:65]
        cacheBlocksValid_1_0 = _RANDOM[5'h0][1];	// @[src/main/scala/npc/core/ICache.scala:29:7, :55:65]
        cacheBlocksTag_0_0 = _RANDOM[5'h0][27:2];	// @[src/main/scala/npc/core/ICache.scala:29:7, :55:65, :56:61]
        cacheBlocksTag_1_0 = {_RANDOM[5'h0][31:28], _RANDOM[5'h1][21:0]};	// @[src/main/scala/npc/core/ICache.scala:29:7, :55:65, :56:61]
        cacheBlocksData_0_0_0 = {_RANDOM[5'h1][31:22], _RANDOM[5'h2][21:0]};	// @[src/main/scala/npc/core/ICache.scala:29:7, :56:61, :57:61]
        cacheBlocksData_0_0_1 = {_RANDOM[5'h2][31:22], _RANDOM[5'h3][21:0]};	// @[src/main/scala/npc/core/ICache.scala:29:7, :57:61]
        cacheBlocksData_0_0_2 = {_RANDOM[5'h3][31:22], _RANDOM[5'h4][21:0]};	// @[src/main/scala/npc/core/ICache.scala:29:7, :57:61]
        cacheBlocksData_0_0_3 = {_RANDOM[5'h4][31:22], _RANDOM[5'h5][21:0]};	// @[src/main/scala/npc/core/ICache.scala:29:7, :57:61]
        cacheBlocksData_0_0_4 = {_RANDOM[5'h5][31:22], _RANDOM[5'h6][21:0]};	// @[src/main/scala/npc/core/ICache.scala:29:7, :57:61]
        cacheBlocksData_0_0_5 = {_RANDOM[5'h6][31:22], _RANDOM[5'h7][21:0]};	// @[src/main/scala/npc/core/ICache.scala:29:7, :57:61]
        cacheBlocksData_0_0_6 = {_RANDOM[5'h7][31:22], _RANDOM[5'h8][21:0]};	// @[src/main/scala/npc/core/ICache.scala:29:7, :57:61]
        cacheBlocksData_0_0_7 = {_RANDOM[5'h8][31:22], _RANDOM[5'h9][21:0]};	// @[src/main/scala/npc/core/ICache.scala:29:7, :57:61]
        cacheBlocksData_1_0_0 = {_RANDOM[5'h9][31:22], _RANDOM[5'hA][21:0]};	// @[src/main/scala/npc/core/ICache.scala:29:7, :57:61]
        cacheBlocksData_1_0_1 = {_RANDOM[5'hA][31:22], _RANDOM[5'hB][21:0]};	// @[src/main/scala/npc/core/ICache.scala:29:7, :57:61]
        cacheBlocksData_1_0_2 = {_RANDOM[5'hB][31:22], _RANDOM[5'hC][21:0]};	// @[src/main/scala/npc/core/ICache.scala:29:7, :57:61]
        cacheBlocksData_1_0_3 = {_RANDOM[5'hC][31:22], _RANDOM[5'hD][21:0]};	// @[src/main/scala/npc/core/ICache.scala:29:7, :57:61]
        cacheBlocksData_1_0_4 = {_RANDOM[5'hD][31:22], _RANDOM[5'hE][21:0]};	// @[src/main/scala/npc/core/ICache.scala:29:7, :57:61]
        cacheBlocksData_1_0_5 = {_RANDOM[5'hE][31:22], _RANDOM[5'hF][21:0]};	// @[src/main/scala/npc/core/ICache.scala:29:7, :57:61]
        cacheBlocksData_1_0_6 = {_RANDOM[5'hF][31:22], _RANDOM[5'h10][21:0]};	// @[src/main/scala/npc/core/ICache.scala:29:7, :57:61]
        cacheBlocksData_1_0_7 = {_RANDOM[5'h10][31:22], _RANDOM[5'h11][21:0]};	// @[src/main/scala/npc/core/ICache.scala:29:7, :57:61]
        state = _RANDOM[5'h11][23:22];	// @[src/main/scala/npc/core/ICache.scala:29:7, :57:61, :65:27]
        readCount = _RANDOM[5'h11][28:25];	// @[src/main/scala/npc/core/ICache.scala:29:7, :57:61, :92:30]
        rdataValid = _RANDOM[5'h11][29];	// @[src/main/scala/npc/core/ICache.scala:29:7, :57:61, :126:27]
        rdataReg = {_RANDOM[5'h11][31:30], _RANDOM[5'h12][29:0]};	// @[src/main/scala/npc/core/ICache.scala:29:7, :57:61, :128:28]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/npc/core/ICache.scala:29:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/npc/core/ICache.scala:29:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_in_ready = ~(|state) & ~io_in_valid | _io_in_ready_T_2;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/npc/core/ICache.scala:29:7, :65:27, :66:26, :164:{27,30,44}]
  assign io_out_valid = io_out_valid_0;	// @[src/main/scala/npc/core/ICache.scala:29:7, :166:42]
  assign io_out_bits_pc = io_in_bits_pc;	// @[src/main/scala/npc/core/ICache.scala:29:7]
  assign io_out_bits_instruction = need ? casez_tmp : rdataReg;	// @[src/main/scala/npc/core/ICache.scala:29:7, :86:30, :128:28, :168:33, src/main/scala/npc/dev/Dev.scala:8:19]
  assign io_master_arvalid = isSetAddr;	// @[src/main/scala/npc/core/ICache.scala:29:7, :67:26]
  assign io_master_araddr = need ? {io_in_bits_pc[31:5], 5'h0} : io_in_bits_pc;	// @[src/main/scala/npc/core/ICache.scala:29:7, :155:{27,39,62}, src/main/scala/npc/dev/Dev.scala:8:19]
  assign io_master_rready = isWaitResp;	// @[src/main/scala/npc/core/ICache.scala:29:7, :68:26]
  assign io_master_arlen = {5'h0, {3{need}}};	// @[src/main/scala/npc/core/ICache.scala:29:7, :158:{21,27}, src/main/scala/npc/dev/Dev.scala:8:19]
endmodule

module IDU(	// @[src/main/scala/npc/core/IDU.scala:46:7]
  input         clock,	// @[src/main/scala/npc/core/IDU.scala:46:7]
  output        io_in_ready,	// @[src/main/scala/npc/core/IDU.scala:47:14]
  input         io_in_valid,	// @[src/main/scala/npc/core/IDU.scala:47:14]
  input  [31:0] io_in_bits_pc,	// @[src/main/scala/npc/core/IDU.scala:47:14]
                io_in_bits_instruction,	// @[src/main/scala/npc/core/IDU.scala:47:14]
  input         io_out_ready,	// @[src/main/scala/npc/core/IDU.scala:47:14]
  output        io_out_valid,	// @[src/main/scala/npc/core/IDU.scala:47:14]
  output [31:0] io_out_bits_aluASrc,	// @[src/main/scala/npc/core/IDU.scala:47:14]
                io_out_bits_aluBSrc,	// @[src/main/scala/npc/core/IDU.scala:47:14]
                io_out_bits_jumpASrc,	// @[src/main/scala/npc/core/IDU.scala:47:14]
                io_out_bits_jumpBSrc,	// @[src/main/scala/npc/core/IDU.scala:47:14]
  output [3:0]  io_out_bits_ra1,	// @[src/main/scala/npc/core/IDU.scala:47:14]
                io_out_bits_wa,	// @[src/main/scala/npc/core/IDU.scala:47:14]
  output        io_out_bits_control_regWe,	// @[src/main/scala/npc/core/IDU.scala:47:14]
  output [1:0]  io_out_bits_control_wbSrc,	// @[src/main/scala/npc/core/IDU.scala:47:14]
  output [2:0]  io_out_bits_control_aluSel,	// @[src/main/scala/npc/core/IDU.scala:47:14]
  output        io_out_bits_control_isArith,	// @[src/main/scala/npc/core/IDU.scala:47:14]
                io_out_bits_control_isLeft,	// @[src/main/scala/npc/core/IDU.scala:47:14]
                io_out_bits_control_isUnsigned,	// @[src/main/scala/npc/core/IDU.scala:47:14]
                io_out_bits_control_isSub,	// @[src/main/scala/npc/core/IDU.scala:47:14]
                io_out_bits_control_csrSrc,	// @[src/main/scala/npc/core/IDU.scala:47:14]
  output [2:0]  io_out_bits_control_csrCtr,	// @[src/main/scala/npc/core/IDU.scala:47:14]
                io_out_bits_control_brType,	// @[src/main/scala/npc/core/IDU.scala:47:14]
  output        io_out_bits_control_pcSrc,	// @[src/main/scala/npc/core/IDU.scala:47:14]
                io_out_bits_control_memRen,	// @[src/main/scala/npc/core/IDU.scala:47:14]
                io_out_bits_control_memWen,	// @[src/main/scala/npc/core/IDU.scala:47:14]
  output [2:0]  io_out_bits_control_memOp,	// @[src/main/scala/npc/core/IDU.scala:47:14]
  input         io_stall,	// @[src/main/scala/npc/core/IDU.scala:47:14]
  output [3:0]  io_RegFileAccess_ra1,	// @[src/main/scala/npc/core/IDU.scala:47:14]
                io_RegFileAccess_ra2,	// @[src/main/scala/npc/core/IDU.scala:47:14]
  input  [31:0] io_RegFileReturn_rd1,	// @[src/main/scala/npc/core/IDU.scala:47:14]
                io_RegFileReturn_rd2,	// @[src/main/scala/npc/core/IDU.scala:47:14]
  output        io_fence_i	// @[src/main/scala/npc/core/IDU.scala:47:14]
);

  wire        io_out_valid_0;	// @[src/main/scala/npc/core/IDU.scala:104:49]
  wire [29:0] control_decodeResult_invInputs = ~(io_in_bits_instruction[31:2]);	// @[src/main/scala/chisel3/util/pla.scala:78:21, src/main/scala/npc/core/IDU.scala:47:14]
  wire [1:0]  _control_decodeResult_andMatrixOutputs_T =
    {control_decodeResult_invInputs[0], control_decodeResult_invInputs[3]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :91:29, :98:53]
  wire [1:0]  _control_decodeResult_andMatrixOutputs_T_1 =
    {control_decodeResult_invInputs[2], control_decodeResult_invInputs[3]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :91:29, :98:53]
  wire [2:0]  _control_decodeResult_andMatrixOutputs_T_4 =
    {io_in_bits_instruction[2],
     control_decodeResult_invInputs[1],
     control_decodeResult_invInputs[2]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [1:0]  _control_decodeResult_andMatrixOutputs_T_5 =
    {io_in_bits_instruction[2], io_in_bits_instruction[4]};	// @[src/main/scala/chisel3/util/pla.scala:90:45, :98:53]
  wire [2:0]  _control_decodeResult_andMatrixOutputs_T_7 =
    {control_decodeResult_invInputs[2],
     io_in_bits_instruction[5],
     control_decodeResult_invInputs[4]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [1:0]  _control_decodeResult_andMatrixOutputs_T_8 =
    {io_in_bits_instruction[3], io_in_bits_instruction[5]};	// @[src/main/scala/chisel3/util/pla.scala:90:45, :98:53]
  wire [3:0]  _control_decodeResult_andMatrixOutputs_T_9 =
    {control_decodeResult_invInputs[0],
     io_in_bits_instruction[4],
     io_in_bits_instruction[5],
     control_decodeResult_invInputs[4]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [2:0]  _control_decodeResult_andMatrixOutputs_T_10 =
    {io_in_bits_instruction[2], io_in_bits_instruction[4], io_in_bits_instruction[5]};	// @[src/main/scala/chisel3/util/pla.scala:90:45, :98:53]
  wire [2:0]  _control_decodeResult_andMatrixOutputs_T_11 =
    {control_decodeResult_invInputs[0],
     control_decodeResult_invInputs[2],
     io_in_bits_instruction[6]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [1:0]  _control_decodeResult_andMatrixOutputs_T_12 =
    {io_in_bits_instruction[4], io_in_bits_instruction[6]};	// @[src/main/scala/chisel3/util/pla.scala:90:45, :98:53]
  wire [8:0]  _control_decodeResult_andMatrixOutputs_T_15 =
    {io_in_bits_instruction[0],
     io_in_bits_instruction[1],
     io_in_bits_instruction[2],
     control_decodeResult_invInputs[2],
     io_in_bits_instruction[5],
     io_in_bits_instruction[6],
     control_decodeResult_invInputs[10],
     control_decodeResult_invInputs[11],
     control_decodeResult_invInputs[12]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [6:0]  _control_decodeResult_andMatrixOutputs_T_16 =
    {io_in_bits_instruction[0],
     io_in_bits_instruction[1],
     io_in_bits_instruction[2],
     io_in_bits_instruction[3],
     control_decodeResult_invInputs[2],
     io_in_bits_instruction[5],
     io_in_bits_instruction[6]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [2:0]  _control_decodeResult_andMatrixOutputs_T_18 =
    {control_decodeResult_invInputs[0],
     io_in_bits_instruction[12],
     control_decodeResult_invInputs[12]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [7:0]  _control_decodeResult_andMatrixOutputs_T_22 =
    {io_in_bits_instruction[0],
     io_in_bits_instruction[1],
     control_decodeResult_invInputs[0],
     control_decodeResult_invInputs[1],
     io_in_bits_instruction[4],
     io_in_bits_instruction[5],
     io_in_bits_instruction[6],
     io_in_bits_instruction[12]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [1:0]  _control_decodeResult_andMatrixOutputs_T_23 =
    {control_decodeResult_invInputs[2], io_in_bits_instruction[13]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [2:0]  _control_decodeResult_andMatrixOutputs_T_25 =
    {control_decodeResult_invInputs[0],
     io_in_bits_instruction[4],
     io_in_bits_instruction[13]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [7:0]  _control_decodeResult_andMatrixOutputs_T_26 =
    {io_in_bits_instruction[0],
     io_in_bits_instruction[1],
     control_decodeResult_invInputs[0],
     control_decodeResult_invInputs[1],
     io_in_bits_instruction[4],
     io_in_bits_instruction[5],
     io_in_bits_instruction[6],
     io_in_bits_instruction[13]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [2:0]  _control_decodeResult_andMatrixOutputs_T_27 =
    {control_decodeResult_invInputs[0],
     io_in_bits_instruction[4],
     io_in_bits_instruction[14]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [7:0]  _control_decodeResult_andMatrixOutputs_T_28 =
    {io_in_bits_instruction[0],
     io_in_bits_instruction[1],
     control_decodeResult_invInputs[0],
     control_decodeResult_invInputs[1],
     control_decodeResult_invInputs[2],
     io_in_bits_instruction[5],
     io_in_bits_instruction[6],
     io_in_bits_instruction[14]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [31:0] _control_decodeResult_andMatrixOutputs_T_33 =
    {io_in_bits_instruction[0],
     io_in_bits_instruction[1],
     control_decodeResult_invInputs[0],
     control_decodeResult_invInputs[1],
     io_in_bits_instruction[4],
     io_in_bits_instruction[5],
     io_in_bits_instruction[6],
     control_decodeResult_invInputs[5],
     control_decodeResult_invInputs[6],
     control_decodeResult_invInputs[7],
     control_decodeResult_invInputs[8],
     control_decodeResult_invInputs[9],
     control_decodeResult_invInputs[10],
     control_decodeResult_invInputs[11],
     control_decodeResult_invInputs[12],
     control_decodeResult_invInputs[13],
     control_decodeResult_invInputs[14],
     control_decodeResult_invInputs[15],
     control_decodeResult_invInputs[16],
     control_decodeResult_invInputs[17],
     control_decodeResult_invInputs[18],
     io_in_bits_instruction[21],
     control_decodeResult_invInputs[20],
     control_decodeResult_invInputs[21],
     control_decodeResult_invInputs[22],
     control_decodeResult_invInputs[23],
     control_decodeResult_invInputs[24],
     control_decodeResult_invInputs[25],
     io_in_bits_instruction[28],
     io_in_bits_instruction[29],
     control_decodeResult_invInputs[28],
     control_decodeResult_invInputs[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [1:0]  _control_decodeResult_orMatrixOutputs_T_47 =
    {&{io_in_bits_instruction[0],
       io_in_bits_instruction[1],
       control_decodeResult_invInputs[0],
       control_decodeResult_invInputs[1],
       control_decodeResult_invInputs[2],
       control_decodeResult_invInputs[3],
       control_decodeResult_invInputs[4],
       control_decodeResult_invInputs[11]},
     &{io_in_bits_instruction[0],
       io_in_bits_instruction[1],
       control_decodeResult_invInputs[0],
       control_decodeResult_invInputs[1],
       control_decodeResult_invInputs[2],
       control_decodeResult_invInputs[3],
       control_decodeResult_invInputs[4],
       control_decodeResult_invInputs[10],
       control_decodeResult_invInputs[12]}};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:19]
  wire [2:0]  control_decodeResult_ImmControlField =
    {&_control_decodeResult_andMatrixOutputs_T_8,
     |{&_control_decodeResult_andMatrixOutputs_T_7,
       &_control_decodeResult_andMatrixOutputs_T_11},
     |{&_control_decodeResult_andMatrixOutputs_T_5,
       &_control_decodeResult_andMatrixOutputs_T_11}};	// @[src/main/scala/chisel3/util/experimental/decode/DecoderBundle.scala:88:106, src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:{19,36}]
  wire        imm_isImmI = control_decodeResult_ImmControlField == 3'h0;	// @[src/main/scala/chisel3/util/experimental/decode/DecoderBundle.scala:88:106, src/main/scala/chisel3/util/pla.scala:114:36, src/main/scala/npc/core/ImmGen.scala:21:26]
  wire        imm_isImmS = control_decodeResult_ImmControlField == 3'h2;	// @[src/main/scala/chisel3/util/experimental/decode/DecoderBundle.scala:88:106, src/main/scala/npc/core/ImmGen.scala:22:26]
  wire        imm_isImmB = control_decodeResult_ImmControlField == 3'h3;	// @[src/main/scala/chisel3/util/experimental/decode/DecoderBundle.scala:88:106, src/main/scala/npc/core/ImmGen.scala:23:26]
  wire        imm_isImmU = control_decodeResult_ImmControlField == 3'h1;	// @[src/main/scala/chisel3/util/experimental/decode/DecoderBundle.scala:88:106, src/main/scala/npc/core/ImmGen.scala:24:26]
  wire        imm_isImmJ = control_decodeResult_ImmControlField == 3'h4;	// @[src/main/scala/chisel3/util/experimental/decode/DecoderBundle.scala:88:106, src/main/scala/npc/core/ImmGen.scala:25:26]
  wire [31:0] imm =
    {io_in_bits_instruction[31],
     imm_isImmU ? io_in_bits_instruction[30:20] : {11{io_in_bits_instruction[31]}},
     imm_isImmU | imm_isImmJ
       ? io_in_bits_instruction[19:12]
       : {8{io_in_bits_instruction[31]}},
     imm_isImmB
       ? io_in_bits_instruction[7]
       : imm_isImmJ
           ? io_in_bits_instruction[20]
           : ~imm_isImmU & io_in_bits_instruction[31],
     imm_isImmU ? 6'h0 : io_in_bits_instruction[30:25],
     imm_isImmI | imm_isImmJ
       ? io_in_bits_instruction[24:21]
       : imm_isImmS | imm_isImmB ? io_in_bits_instruction[11:8] : 4'h0,
     imm_isImmI ? io_in_bits_instruction[20] : imm_isImmS & io_in_bits_instruction[7]};	// @[src/main/scala/npc/core/ImmGen.scala:21:26, :22:26, :23:26, :24:26, :25:26, :27:{23,36,45,58}, :28:{23,31,46,59,67,82}, :29:{23,46}, :30:{23,44,66,89}, :31:{23,31,46,60}, :32:{23,36,50}, :34:65]
  wire        _io_in_ready_T_1 = io_out_ready & io_out_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/npc/core/IDU.scala:104:49]
  reg         ifenced;	// @[src/main/scala/npc/core/IDU.scala:71:24]
  reg  [31:0] casez_tmp;	// @[src/main/scala/chisel3/util/Mux.scala:126:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/IDU.scala:86:50]
    casez ({|{&_control_decodeResult_andMatrixOutputs_T_4,
              &_control_decodeResult_andMatrixOutputs_T_8},
            |{&_control_decodeResult_andMatrixOutputs_T,
              &_control_decodeResult_andMatrixOutputs_T_1,
              &_control_decodeResult_andMatrixOutputs_T_5,
              &_control_decodeResult_andMatrixOutputs_T_7,
              &_control_decodeResult_andMatrixOutputs_T_12}})	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/chisel3/util/experimental/decode/DecoderBundle.scala:88:106, src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:{19,36}, src/main/scala/npc/core/IDU.scala:86:50]
      2'b00:
        casez_tmp = io_RegFileReturn_rd2;	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/IDU.scala:86:50]
      2'b01:
        casez_tmp = imm;	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/IDU.scala:86:50, src/main/scala/npc/core/ImmGen.scala:34:65]
      2'b10:
        casez_tmp = 32'h4;	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/IDU.scala:86:50]
      default:
        casez_tmp = 32'h0;	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/IDU.scala:69:24, :86:50]
    endcase	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/chisel3/util/experimental/decode/DecoderBundle.scala:88:106, src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:{19,36}, src/main/scala/npc/core/IDU.scala:86:50]
  end // always_comb
  assign io_out_valid_0 = io_in_valid & ~io_stall;	// @[src/main/scala/npc/core/IDU.scala:104:{49,52}]
  wire        io_fence_i_0 =
    io_in_valid
    & (&{io_in_bits_instruction[0],
         io_in_bits_instruction[1],
         io_in_bits_instruction[2],
         io_in_bits_instruction[3],
         control_decodeResult_invInputs[2],
         control_decodeResult_invInputs[3],
         control_decodeResult_invInputs[4],
         io_in_bits_instruction[12],
         control_decodeResult_invInputs[11],
         control_decodeResult_invInputs[12]}) & ~ifenced;	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, src/main/scala/npc/core/IDU.scala:71:24, :125:{68,71}]
  always @(posedge clock)	// @[src/main/scala/npc/core/IDU.scala:46:7]
    ifenced <= ~_io_in_ready_T_1 & io_fence_i_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/npc/core/IDU.scala:71:{24,25,38}, :125:68]
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/npc/core/IDU.scala:46:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/npc/core/IDU.scala:46:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/npc/core/IDU.scala:46:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[src/main/scala/npc/core/IDU.scala:46:7]
    initial begin	// @[src/main/scala/npc/core/IDU.scala:46:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/npc/core/IDU.scala:46:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/npc/core/IDU.scala:46:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/npc/core/IDU.scala:46:7]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[src/main/scala/npc/core/IDU.scala:46:7]
        ifenced = _RANDOM[/*Zero width*/ 1'b0][0];	// @[src/main/scala/npc/core/IDU.scala:46:7, :71:24]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/npc/core/IDU.scala:46:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/npc/core/IDU.scala:46:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_in_ready = ~io_in_valid | _io_in_ready_T_1;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/npc/core/IDU.scala:46:7, :103:{37,50}]
  assign io_out_valid = io_out_valid_0;	// @[src/main/scala/npc/core/IDU.scala:46:7, :104:49]
  assign io_out_bits_aluASrc =
    (|{&{io_in_bits_instruction[0],
         io_in_bits_instruction[1],
         io_in_bits_instruction[2],
         control_decodeResult_invInputs[1],
         io_in_bits_instruction[4],
         control_decodeResult_invInputs[3],
         control_decodeResult_invInputs[4]},
       &_control_decodeResult_andMatrixOutputs_T_15,
       &_control_decodeResult_andMatrixOutputs_T_16})
      ? io_in_bits_pc
      : io_RegFileReturn_rd1;	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}, src/main/scala/npc/core/IDU.scala:46:7]
  assign io_out_bits_aluBSrc = casez_tmp;	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/IDU.scala:46:7]
  assign io_out_bits_jumpASrc =
    (&_control_decodeResult_andMatrixOutputs_T_4) ? io_RegFileReturn_rd1 : io_in_bits_pc;	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/chisel3/util/pla.scala:98:{53,70}, src/main/scala/npc/core/IDU.scala:46:7]
  assign io_out_bits_jumpBSrc =
    (|{&_control_decodeResult_andMatrixOutputs_T_4,
       &_control_decodeResult_andMatrixOutputs_T_8,
       &_control_decodeResult_andMatrixOutputs_T_11})
      ? imm
      : io_RegFileReturn_rd2;	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:{19,36}, src/main/scala/npc/core/IDU.scala:46:7, src/main/scala/npc/core/ImmGen.scala:34:65]
  assign io_out_bits_ra1 = io_in_bits_instruction[18:15];	// @[src/main/scala/npc/core/IDU.scala:46:7, :52:32, :64:{26,33}]
  assign io_out_bits_wa = io_in_bits_instruction[10:7];	// @[src/main/scala/npc/core/IDU.scala:46:7, :54:32, :109:34]
  assign io_out_bits_control_regWe =
    |{&_control_decodeResult_andMatrixOutputs_T,
      &_control_decodeResult_andMatrixOutputs_T_1,
      &_control_decodeResult_andMatrixOutputs_T_4,
      &_control_decodeResult_andMatrixOutputs_T_5,
      &_control_decodeResult_andMatrixOutputs_T_8,
      &_control_decodeResult_andMatrixOutputs_T_9,
      &_control_decodeResult_andMatrixOutputs_T_12};	// @[src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:{19,36}, src/main/scala/npc/core/IDU.scala:46:7]
  assign io_out_bits_control_wbSrc =
    {|{&_control_decodeResult_andMatrixOutputs_T_22,
       &_control_decodeResult_andMatrixOutputs_T_26},
     |_control_decodeResult_orMatrixOutputs_T_47};	// @[src/main/scala/chisel3/util/experimental/decode/DecoderBundle.scala:88:106, src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:{19,36}, src/main/scala/npc/core/IDU.scala:46:7]
  assign io_out_bits_control_aluSel =
    {&_control_decodeResult_andMatrixOutputs_T_27,
     |{&_control_decodeResult_andMatrixOutputs_T_10,
       &_control_decodeResult_andMatrixOutputs_T_11,
       &_control_decodeResult_andMatrixOutputs_T_25},
     |{&_control_decodeResult_andMatrixOutputs_T_10,
       &{control_decodeResult_invInputs[0],
         io_in_bits_instruction[4],
         io_in_bits_instruction[12],
         control_decodeResult_invInputs[11]},
       &{control_decodeResult_invInputs[0],
         control_decodeResult_invInputs[4],
         io_in_bits_instruction[12],
         io_in_bits_instruction[13],
         io_in_bits_instruction[14]}}};	// @[src/main/scala/chisel3/util/experimental/decode/DecoderBundle.scala:88:106, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}, src/main/scala/npc/core/IDU.scala:46:7]
  assign io_out_bits_control_isArith = io_in_bits_instruction[30];	// @[src/main/scala/chisel3/util/pla.scala:90:45, src/main/scala/npc/core/IDU.scala:46:7]
  assign io_out_bits_control_isLeft = &_control_decodeResult_andMatrixOutputs_T_18;	// @[src/main/scala/chisel3/util/pla.scala:98:{53,70}, src/main/scala/npc/core/IDU.scala:46:7]
  assign io_out_bits_control_isUnsigned =
    |{&_control_decodeResult_andMatrixOutputs_T_18,
      &_control_decodeResult_andMatrixOutputs_T_23};	// @[src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:{19,36}, src/main/scala/npc/core/IDU.scala:46:7]
  assign io_out_bits_control_isSub =
    |{&_control_decodeResult_andMatrixOutputs_T_11,
      &_control_decodeResult_andMatrixOutputs_T_25,
      &{io_in_bits_instruction[4],
        io_in_bits_instruction[5],
        io_in_bits_instruction[30]}};	// @[src/main/scala/chisel3/util/pla.scala:90:45, :98:{53,70}, :114:{19,36}, src/main/scala/npc/core/IDU.scala:46:7]
  assign io_out_bits_control_csrSrc = &_control_decodeResult_andMatrixOutputs_T_27;	// @[src/main/scala/chisel3/util/pla.scala:98:{53,70}, src/main/scala/npc/core/IDU.scala:46:7]
  assign io_out_bits_control_csrCtr =
    {|{&{io_in_bits_instruction[0],
         io_in_bits_instruction[1],
         control_decodeResult_invInputs[0],
         control_decodeResult_invInputs[1],
         io_in_bits_instruction[4],
         io_in_bits_instruction[5],
         io_in_bits_instruction[6],
         control_decodeResult_invInputs[5],
         control_decodeResult_invInputs[6],
         control_decodeResult_invInputs[7],
         control_decodeResult_invInputs[8],
         control_decodeResult_invInputs[9],
         control_decodeResult_invInputs[10],
         control_decodeResult_invInputs[11],
         control_decodeResult_invInputs[12],
         control_decodeResult_invInputs[13],
         control_decodeResult_invInputs[14],
         control_decodeResult_invInputs[15],
         control_decodeResult_invInputs[16],
         control_decodeResult_invInputs[17],
         control_decodeResult_invInputs[18],
         control_decodeResult_invInputs[19],
         control_decodeResult_invInputs[20],
         control_decodeResult_invInputs[21],
         control_decodeResult_invInputs[22],
         control_decodeResult_invInputs[23],
         control_decodeResult_invInputs[24],
         control_decodeResult_invInputs[25],
         control_decodeResult_invInputs[26],
         control_decodeResult_invInputs[27],
         control_decodeResult_invInputs[28],
         control_decodeResult_invInputs[29]},
       &_control_decodeResult_andMatrixOutputs_T_33},
     &_control_decodeResult_andMatrixOutputs_T_26,
     |{&_control_decodeResult_andMatrixOutputs_T_22,
       &_control_decodeResult_andMatrixOutputs_T_33}};	// @[src/main/scala/chisel3/util/experimental/decode/DecoderBundle.scala:88:106, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}, src/main/scala/npc/core/IDU.scala:46:7]
  assign io_out_bits_control_brType =
    {|{&{io_in_bits_instruction[0],
         io_in_bits_instruction[1],
         control_decodeResult_invInputs[0],
         control_decodeResult_invInputs[1],
         control_decodeResult_invInputs[2],
         io_in_bits_instruction[5],
         io_in_bits_instruction[6],
         control_decodeResult_invInputs[11]},
       &_control_decodeResult_andMatrixOutputs_T_28},
     &_control_decodeResult_andMatrixOutputs_T_28,
     |{&_control_decodeResult_andMatrixOutputs_T_15,
       &_control_decodeResult_andMatrixOutputs_T_16,
       &{io_in_bits_instruction[0],
         io_in_bits_instruction[1],
         control_decodeResult_invInputs[0],
         control_decodeResult_invInputs[1],
         control_decodeResult_invInputs[2],
         io_in_bits_instruction[5],
         io_in_bits_instruction[6],
         io_in_bits_instruction[12],
         control_decodeResult_invInputs[11]},
       &{io_in_bits_instruction[0],
         io_in_bits_instruction[1],
         control_decodeResult_invInputs[0],
         control_decodeResult_invInputs[1],
         control_decodeResult_invInputs[2],
         io_in_bits_instruction[5],
         io_in_bits_instruction[6],
         io_in_bits_instruction[12],
         io_in_bits_instruction[14]}}};	// @[src/main/scala/chisel3/util/experimental/decode/DecoderBundle.scala:88:106, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}, src/main/scala/npc/core/IDU.scala:46:7]
  assign io_out_bits_control_pcSrc =
    &{io_in_bits_instruction[4],
      io_in_bits_instruction[6],
      control_decodeResult_invInputs[10],
      control_decodeResult_invInputs[11],
      control_decodeResult_invInputs[18]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, src/main/scala/npc/core/IDU.scala:46:7]
  assign io_out_bits_control_memRen = |_control_decodeResult_orMatrixOutputs_T_47;	// @[src/main/scala/chisel3/util/pla.scala:114:{19,36}, src/main/scala/npc/core/IDU.scala:46:7]
  assign io_out_bits_control_memWen = &_control_decodeResult_andMatrixOutputs_T_7;	// @[src/main/scala/chisel3/util/pla.scala:98:{53,70}, src/main/scala/npc/core/IDU.scala:46:7]
  assign io_out_bits_control_memOp =
    {io_in_bits_instruction[14],
     &_control_decodeResult_andMatrixOutputs_T_23,
     io_in_bits_instruction[12]};	// @[src/main/scala/chisel3/util/experimental/decode/DecoderBundle.scala:88:106, src/main/scala/chisel3/util/pla.scala:90:45, :98:{53,70}, src/main/scala/npc/core/IDU.scala:46:7]
  assign io_RegFileAccess_ra1 =
    io_in_bits_instruction[18:15]
    & {4{|{&_control_decodeResult_andMatrixOutputs_T,
           &_control_decodeResult_andMatrixOutputs_T_1,
           &_control_decodeResult_andMatrixOutputs_T_4,
           &_control_decodeResult_andMatrixOutputs_T_7,
           &_control_decodeResult_andMatrixOutputs_T_9,
           &_control_decodeResult_andMatrixOutputs_T_11,
           &_control_decodeResult_andMatrixOutputs_T_18,
           &{control_decodeResult_invInputs[0],
             io_in_bits_instruction[13],
             control_decodeResult_invInputs[12]},
           &{io_in_bits_instruction[4],
             io_in_bits_instruction[6],
             control_decodeResult_invInputs[10],
             control_decodeResult_invInputs[11],
             io_in_bits_instruction[21]}}}};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}, src/main/scala/npc/core/IDU.scala:46:7, :52:32, :64:{26,33,39}]
  assign io_RegFileAccess_ra2 =
    io_in_bits_instruction[23:20]
    & {4{|{&_control_decodeResult_andMatrixOutputs_T_7,
           &_control_decodeResult_andMatrixOutputs_T_9,
           &_control_decodeResult_andMatrixOutputs_T_11}}};	// @[src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:{19,36}, src/main/scala/npc/core/IDU.scala:46:7, :53:32, :66:{24,31,37}]
  assign io_fence_i = io_fence_i_0;	// @[src/main/scala/npc/core/IDU.scala:46:7, :125:68]
endmodule

module EXU(	// @[src/main/scala/npc/core/EXU.scala:38:7]
  input         clock,	// @[src/main/scala/npc/core/EXU.scala:38:7]
  output        io_in_ready,	// @[src/main/scala/npc/core/EXU.scala:39:14]
  input         io_in_valid,	// @[src/main/scala/npc/core/EXU.scala:39:14]
  input  [31:0] io_in_bits_aluASrc,	// @[src/main/scala/npc/core/EXU.scala:39:14]
                io_in_bits_aluBSrc,	// @[src/main/scala/npc/core/EXU.scala:39:14]
                io_in_bits_jumpASrc,	// @[src/main/scala/npc/core/EXU.scala:39:14]
                io_in_bits_jumpBSrc,	// @[src/main/scala/npc/core/EXU.scala:39:14]
  input  [3:0]  io_in_bits_ra1,	// @[src/main/scala/npc/core/EXU.scala:39:14]
                io_in_bits_wa,	// @[src/main/scala/npc/core/EXU.scala:39:14]
  input         io_in_bits_control_regWe,	// @[src/main/scala/npc/core/EXU.scala:39:14]
  input  [1:0]  io_in_bits_control_wbSrc,	// @[src/main/scala/npc/core/EXU.scala:39:14]
  input  [2:0]  io_in_bits_control_aluSel,	// @[src/main/scala/npc/core/EXU.scala:39:14]
  input         io_in_bits_control_isArith,	// @[src/main/scala/npc/core/EXU.scala:39:14]
                io_in_bits_control_isLeft,	// @[src/main/scala/npc/core/EXU.scala:39:14]
                io_in_bits_control_isUnsigned,	// @[src/main/scala/npc/core/EXU.scala:39:14]
                io_in_bits_control_isSub,	// @[src/main/scala/npc/core/EXU.scala:39:14]
                io_in_bits_control_csrSrc,	// @[src/main/scala/npc/core/EXU.scala:39:14]
  input  [2:0]  io_in_bits_control_csrCtr,	// @[src/main/scala/npc/core/EXU.scala:39:14]
                io_in_bits_control_brType,	// @[src/main/scala/npc/core/EXU.scala:39:14]
  input         io_in_bits_control_pcSrc,	// @[src/main/scala/npc/core/EXU.scala:39:14]
                io_in_bits_control_memRen,	// @[src/main/scala/npc/core/EXU.scala:39:14]
                io_in_bits_control_memWen,	// @[src/main/scala/npc/core/EXU.scala:39:14]
  input  [2:0]  io_in_bits_control_memOp,	// @[src/main/scala/npc/core/EXU.scala:39:14]
  input         io_out_ready,	// @[src/main/scala/npc/core/EXU.scala:39:14]
  output        io_out_valid,	// @[src/main/scala/npc/core/EXU.scala:39:14]
  output [3:0]  io_out_bits_wa,	// @[src/main/scala/npc/core/EXU.scala:39:14]
  output [31:0] io_out_bits_alu_csr_Out,	// @[src/main/scala/npc/core/EXU.scala:39:14]
                io_out_bits_wdata,	// @[src/main/scala/npc/core/EXU.scala:39:14]
  output        io_out_bits_control_regWe,	// @[src/main/scala/npc/core/EXU.scala:39:14]
                io_out_bits_control_wbSrc,	// @[src/main/scala/npc/core/EXU.scala:39:14]
                io_out_bits_control_memRen,	// @[src/main/scala/npc/core/EXU.scala:39:14]
                io_out_bits_control_memWen,	// @[src/main/scala/npc/core/EXU.scala:39:14]
  output [2:0]  io_out_bits_control_memOp,	// @[src/main/scala/npc/core/EXU.scala:39:14]
  output        io_jump,	// @[src/main/scala/npc/core/EXU.scala:39:14]
  output [31:0] io_nextPC,	// @[src/main/scala/npc/core/EXU.scala:39:14]
  output [3:0]  io_RegFileAccess_wa,	// @[src/main/scala/npc/core/EXU.scala:39:14]
  output        io_RegFileAccess_we	// @[src/main/scala/npc/core/EXU.scala:39:14]
);

  wire [31:0] aluOut_adder_tnoCin = {32{io_in_bits_control_isSub}} ^ io_in_bits_aluBSrc;	// @[src/main/scala/npc/util/Utility.scala:20:{23,39}]
  wire [32:0] _aluOut_adder_result_T_1 =
    {1'h0, io_in_bits_aluASrc} + {1'h0, aluOut_adder_tnoCin}
    + {32'h0, io_in_bits_control_isSub};	// @[src/main/scala/npc/util/Utility.scala:20:{23,39}, :22:{24,34}, :48:21]
  wire        aluOut_adder_zero = _aluOut_adder_result_T_1[31:0] == 32'h0;	// @[src/main/scala/npc/util/Utility.scala:20:23, :22:34, :23:27, :25:34]
  wire        aluOut_less =
    io_in_bits_control_isUnsigned
      ? _aluOut_adder_result_T_1[32] ^ io_in_bits_control_isSub
      : io_in_bits_aluASrc[31] == aluOut_adder_tnoCin[31]
        & _aluOut_adder_result_T_1[31] != io_in_bits_aluASrc[31]
        ^ _aluOut_adder_result_T_1[31];	// @[src/main/scala/npc/core/ALU.scala:25:19, :27:19, :28:{22,36}, src/main/scala/npc/util/Utility.scala:20:39, :22:34, :24:27, :26:{24,36,46,59,69,81}]
  wire        aluOut_shiftOut_leftIn =
    io_in_bits_control_isArith & io_in_bits_aluASrc[31];	// @[src/main/scala/npc/util/Utility.scala:26:24, :48:21]
  wire [1:0]  aluOut_shiftOut_out_sel =
    {io_in_bits_control_isLeft, io_in_bits_aluBSrc[4]};	// @[src/main/scala/npc/core/ALU.scala:32:42, src/main/scala/npc/util/Utility.scala:53:{20,34}]
  wire [1:0]  aluOut_shiftOut_out_sel_1 =
    {io_in_bits_control_isLeft, io_in_bits_aluBSrc[3]};	// @[src/main/scala/npc/core/ALU.scala:32:42, src/main/scala/npc/util/Utility.scala:53:{20,34}]
  reg         casez_tmp;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp = io_in_bits_aluASrc[0];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      2'b01:
        casez_tmp = io_in_bits_aluASrc[16];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      2'b10:
        casez_tmp = io_in_bits_aluASrc[0];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      default:
        casez_tmp = 1'h0;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_0;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_0 = io_in_bits_aluASrc[8];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      2'b01:
        casez_tmp_0 = io_in_bits_aluASrc[24];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      2'b10:
        casez_tmp_0 = io_in_bits_aluASrc[8];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      default:
        casez_tmp_0 = 1'h0;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_1;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_1 = io_in_bits_aluASrc[1];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      2'b01:
        casez_tmp_1 = io_in_bits_aluASrc[17];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      2'b10:
        casez_tmp_1 = io_in_bits_aluASrc[1];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      default:
        casez_tmp_1 = 1'h0;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_2;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_2 = io_in_bits_aluASrc[9];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      2'b01:
        casez_tmp_2 = io_in_bits_aluASrc[25];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      2'b10:
        casez_tmp_2 = io_in_bits_aluASrc[9];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      default:
        casez_tmp_2 = 1'h0;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_3;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_3 = io_in_bits_aluASrc[2];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      2'b01:
        casez_tmp_3 = io_in_bits_aluASrc[18];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      2'b10:
        casez_tmp_3 = io_in_bits_aluASrc[2];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      default:
        casez_tmp_3 = 1'h0;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_4;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_4 = io_in_bits_aluASrc[10];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      2'b01:
        casez_tmp_4 = io_in_bits_aluASrc[26];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      2'b10:
        casez_tmp_4 = io_in_bits_aluASrc[10];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      default:
        casez_tmp_4 = 1'h0;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_5;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_5 = io_in_bits_aluASrc[3];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      2'b01:
        casez_tmp_5 = io_in_bits_aluASrc[19];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      2'b10:
        casez_tmp_5 = io_in_bits_aluASrc[3];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      default:
        casez_tmp_5 = 1'h0;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_6;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_6 = io_in_bits_aluASrc[11];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      2'b01:
        casez_tmp_6 = io_in_bits_aluASrc[27];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      2'b10:
        casez_tmp_6 = io_in_bits_aluASrc[11];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      default:
        casez_tmp_6 = 1'h0;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_7;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_7 = io_in_bits_aluASrc[4];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      2'b01:
        casez_tmp_7 = io_in_bits_aluASrc[20];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      2'b10:
        casez_tmp_7 = io_in_bits_aluASrc[4];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      default:
        casez_tmp_7 = 1'h0;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_8;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_8 = io_in_bits_aluASrc[12];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      2'b01:
        casez_tmp_8 = io_in_bits_aluASrc[28];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      2'b10:
        casez_tmp_8 = io_in_bits_aluASrc[12];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      default:
        casez_tmp_8 = 1'h0;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_9;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_9 = io_in_bits_aluASrc[5];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      2'b01:
        casez_tmp_9 = io_in_bits_aluASrc[21];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      2'b10:
        casez_tmp_9 = io_in_bits_aluASrc[5];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      default:
        casez_tmp_9 = 1'h0;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_10;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_10 = io_in_bits_aluASrc[13];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      2'b01:
        casez_tmp_10 = io_in_bits_aluASrc[29];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      2'b10:
        casez_tmp_10 = io_in_bits_aluASrc[13];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      default:
        casez_tmp_10 = 1'h0;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_11;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_11 = io_in_bits_aluASrc[6];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      2'b01:
        casez_tmp_11 = io_in_bits_aluASrc[22];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      2'b10:
        casez_tmp_11 = io_in_bits_aluASrc[6];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      default:
        casez_tmp_11 = 1'h0;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_12;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_12 = io_in_bits_aluASrc[14];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      2'b01:
        casez_tmp_12 = io_in_bits_aluASrc[30];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      2'b10:
        casez_tmp_12 = io_in_bits_aluASrc[14];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      default:
        casez_tmp_12 = 1'h0;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_13;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_13 = io_in_bits_aluASrc[7];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      2'b01:
        casez_tmp_13 = io_in_bits_aluASrc[23];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      2'b10:
        casez_tmp_13 = io_in_bits_aluASrc[7];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      default:
        casez_tmp_13 = 1'h0;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_14;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_14 = io_in_bits_aluASrc[15];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      2'b01:
        casez_tmp_14 = io_in_bits_aluASrc[31];	// @[src/main/scala/npc/util/Utility.scala:26:24, :56:18]
      2'b10:
        casez_tmp_14 = io_in_bits_aluASrc[15];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      default:
        casez_tmp_14 = 1'h0;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_15;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_15 = io_in_bits_aluASrc[16];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      2'b01:
        casez_tmp_15 = aluOut_shiftOut_leftIn;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
      2'b10:
        casez_tmp_15 = io_in_bits_aluASrc[16];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      default:
        casez_tmp_15 = io_in_bits_aluASrc[0];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_16;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_16 = io_in_bits_aluASrc[17];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      2'b01:
        casez_tmp_16 = aluOut_shiftOut_leftIn;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
      2'b10:
        casez_tmp_16 = io_in_bits_aluASrc[17];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      default:
        casez_tmp_16 = io_in_bits_aluASrc[1];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_17;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_17 = io_in_bits_aluASrc[18];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      2'b01:
        casez_tmp_17 = aluOut_shiftOut_leftIn;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
      2'b10:
        casez_tmp_17 = io_in_bits_aluASrc[18];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      default:
        casez_tmp_17 = io_in_bits_aluASrc[2];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_18;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_18 = io_in_bits_aluASrc[19];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      2'b01:
        casez_tmp_18 = aluOut_shiftOut_leftIn;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
      2'b10:
        casez_tmp_18 = io_in_bits_aluASrc[19];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      default:
        casez_tmp_18 = io_in_bits_aluASrc[3];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_19;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_19 = io_in_bits_aluASrc[20];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      2'b01:
        casez_tmp_19 = aluOut_shiftOut_leftIn;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
      2'b10:
        casez_tmp_19 = io_in_bits_aluASrc[20];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      default:
        casez_tmp_19 = io_in_bits_aluASrc[4];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_20;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_20 = io_in_bits_aluASrc[21];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      2'b01:
        casez_tmp_20 = aluOut_shiftOut_leftIn;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
      2'b10:
        casez_tmp_20 = io_in_bits_aluASrc[21];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      default:
        casez_tmp_20 = io_in_bits_aluASrc[5];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_21;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_21 = io_in_bits_aluASrc[22];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      2'b01:
        casez_tmp_21 = aluOut_shiftOut_leftIn;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
      2'b10:
        casez_tmp_21 = io_in_bits_aluASrc[22];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      default:
        casez_tmp_21 = io_in_bits_aluASrc[6];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_22;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_22 = io_in_bits_aluASrc[23];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      2'b01:
        casez_tmp_22 = aluOut_shiftOut_leftIn;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
      2'b10:
        casez_tmp_22 = io_in_bits_aluASrc[23];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      default:
        casez_tmp_22 = io_in_bits_aluASrc[7];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_23;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_23 = io_in_bits_aluASrc[24];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      2'b01:
        casez_tmp_23 = aluOut_shiftOut_leftIn;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
      2'b10:
        casez_tmp_23 = io_in_bits_aluASrc[24];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      default:
        casez_tmp_23 = io_in_bits_aluASrc[8];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_24;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_24 = io_in_bits_aluASrc[25];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      2'b01:
        casez_tmp_24 = aluOut_shiftOut_leftIn;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
      2'b10:
        casez_tmp_24 = io_in_bits_aluASrc[25];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      default:
        casez_tmp_24 = io_in_bits_aluASrc[9];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_25;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_25 = io_in_bits_aluASrc[26];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      2'b01:
        casez_tmp_25 = aluOut_shiftOut_leftIn;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
      2'b10:
        casez_tmp_25 = io_in_bits_aluASrc[26];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      default:
        casez_tmp_25 = io_in_bits_aluASrc[10];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_26;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_26 = io_in_bits_aluASrc[27];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      2'b01:
        casez_tmp_26 = aluOut_shiftOut_leftIn;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
      2'b10:
        casez_tmp_26 = io_in_bits_aluASrc[27];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      default:
        casez_tmp_26 = io_in_bits_aluASrc[11];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_27;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_27 = io_in_bits_aluASrc[28];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      2'b01:
        casez_tmp_27 = aluOut_shiftOut_leftIn;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
      2'b10:
        casez_tmp_27 = io_in_bits_aluASrc[28];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      default:
        casez_tmp_27 = io_in_bits_aluASrc[12];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_28;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_28 = io_in_bits_aluASrc[29];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      2'b01:
        casez_tmp_28 = aluOut_shiftOut_leftIn;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
      2'b10:
        casez_tmp_28 = io_in_bits_aluASrc[29];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      default:
        casez_tmp_28 = io_in_bits_aluASrc[13];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_29;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_29 = io_in_bits_aluASrc[30];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      2'b01:
        casez_tmp_29 = aluOut_shiftOut_leftIn;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
      2'b10:
        casez_tmp_29 = io_in_bits_aluASrc[30];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      default:
        casez_tmp_29 = io_in_bits_aluASrc[14];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_30;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_30 = io_in_bits_aluASrc[31];	// @[src/main/scala/npc/util/Utility.scala:26:24, :56:18]
      2'b01:
        casez_tmp_30 = aluOut_shiftOut_leftIn;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
      2'b10:
        casez_tmp_30 = io_in_bits_aluASrc[31];	// @[src/main/scala/npc/util/Utility.scala:26:24, :56:18]
      default:
        casez_tmp_30 = io_in_bits_aluASrc[15];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  wire [1:0]  aluOut_shiftOut_out_sel_2 =
    {io_in_bits_control_isLeft, io_in_bits_aluBSrc[2]};	// @[src/main/scala/npc/core/ALU.scala:32:42, src/main/scala/npc/util/Utility.scala:53:{20,34}]
  reg         casez_tmp_31;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_1)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_31 = casez_tmp;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_31 = casez_tmp_0;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_31 = casez_tmp;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_31 = 1'h0;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_32;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_1)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_32 = casez_tmp_7;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_32 = casez_tmp_8;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_32 = casez_tmp_7;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_32 = 1'h0;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_33;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_1)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_33 = casez_tmp_1;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_33 = casez_tmp_2;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_33 = casez_tmp_1;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_33 = 1'h0;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_34;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_1)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_34 = casez_tmp_9;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_34 = casez_tmp_10;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_34 = casez_tmp_9;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_34 = 1'h0;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_35;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_1)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_35 = casez_tmp_3;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_35 = casez_tmp_4;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_35 = casez_tmp_3;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_35 = 1'h0;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_36;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_1)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_36 = casez_tmp_11;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_36 = casez_tmp_12;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_36 = casez_tmp_11;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_36 = 1'h0;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_37;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_1)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_37 = casez_tmp_5;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_37 = casez_tmp_6;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_37 = casez_tmp_5;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_37 = 1'h0;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_38;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_1)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_38 = casez_tmp_13;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_38 = casez_tmp_14;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_38 = casez_tmp_13;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_38 = 1'h0;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_39;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_1)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_39 = casez_tmp_0;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_39 = casez_tmp_15;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_39 = casez_tmp_0;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_39 = casez_tmp;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_40;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_1)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_40 = casez_tmp_2;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_40 = casez_tmp_16;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_40 = casez_tmp_2;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_40 = casez_tmp_1;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_41;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_1)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_41 = casez_tmp_4;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_41 = casez_tmp_17;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_41 = casez_tmp_4;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_41 = casez_tmp_3;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_42;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_1)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_42 = casez_tmp_6;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_42 = casez_tmp_18;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_42 = casez_tmp_6;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_42 = casez_tmp_5;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_43;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_1)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_43 = casez_tmp_8;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_43 = casez_tmp_19;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_43 = casez_tmp_8;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_43 = casez_tmp_7;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_44;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_1)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_44 = casez_tmp_10;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_44 = casez_tmp_20;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_44 = casez_tmp_10;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_44 = casez_tmp_9;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_45;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_1)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_45 = casez_tmp_12;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_45 = casez_tmp_21;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_45 = casez_tmp_12;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_45 = casez_tmp_11;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_46;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_1)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_46 = casez_tmp_14;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_46 = casez_tmp_22;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_46 = casez_tmp_14;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_46 = casez_tmp_13;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_47;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_1)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_47 = casez_tmp_15;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_47 = casez_tmp_23;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_47 = casez_tmp_15;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_47 = casez_tmp_0;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_48;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_1)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_48 = casez_tmp_16;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_48 = casez_tmp_24;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_48 = casez_tmp_16;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_48 = casez_tmp_2;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_49;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_1)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_49 = casez_tmp_17;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_49 = casez_tmp_25;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_49 = casez_tmp_17;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_49 = casez_tmp_4;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_50;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_1)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_50 = casez_tmp_18;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_50 = casez_tmp_26;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_50 = casez_tmp_18;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_50 = casez_tmp_6;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_51;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_1)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_51 = casez_tmp_19;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_51 = casez_tmp_27;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_51 = casez_tmp_19;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_51 = casez_tmp_8;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_52;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_1)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_52 = casez_tmp_20;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_52 = casez_tmp_28;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_52 = casez_tmp_20;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_52 = casez_tmp_10;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_53;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_1)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_53 = casez_tmp_21;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_53 = casez_tmp_29;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_53 = casez_tmp_21;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_53 = casez_tmp_12;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_54;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_1)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_54 = casez_tmp_22;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_54 = casez_tmp_30;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_54 = casez_tmp_22;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_54 = casez_tmp_14;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_55;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_1)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_55 = casez_tmp_23;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_55 = aluOut_shiftOut_leftIn;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
      2'b10:
        casez_tmp_55 = casez_tmp_23;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_55 = casez_tmp_15;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_56;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_1)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_56 = casez_tmp_24;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_56 = aluOut_shiftOut_leftIn;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
      2'b10:
        casez_tmp_56 = casez_tmp_24;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_56 = casez_tmp_16;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_57;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_1)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_57 = casez_tmp_25;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_57 = aluOut_shiftOut_leftIn;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
      2'b10:
        casez_tmp_57 = casez_tmp_25;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_57 = casez_tmp_17;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_58;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_1)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_58 = casez_tmp_26;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_58 = aluOut_shiftOut_leftIn;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
      2'b10:
        casez_tmp_58 = casez_tmp_26;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_58 = casez_tmp_18;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_59;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_1)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_59 = casez_tmp_27;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_59 = aluOut_shiftOut_leftIn;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
      2'b10:
        casez_tmp_59 = casez_tmp_27;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_59 = casez_tmp_19;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_60;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_1)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_60 = casez_tmp_28;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_60 = aluOut_shiftOut_leftIn;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
      2'b10:
        casez_tmp_60 = casez_tmp_28;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_60 = casez_tmp_20;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_61;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_1)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_61 = casez_tmp_29;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_61 = aluOut_shiftOut_leftIn;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
      2'b10:
        casez_tmp_61 = casez_tmp_29;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_61 = casez_tmp_21;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_62;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_1)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_62 = casez_tmp_30;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_62 = aluOut_shiftOut_leftIn;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
      2'b10:
        casez_tmp_62 = casez_tmp_30;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_62 = casez_tmp_22;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  wire [1:0]  aluOut_shiftOut_out_sel_3 =
    {io_in_bits_control_isLeft, io_in_bits_aluBSrc[1]};	// @[src/main/scala/npc/core/ALU.scala:32:42, src/main/scala/npc/util/Utility.scala:53:{20,34}]
  reg         casez_tmp_63;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_2)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_63 = casez_tmp_31;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_63 = casez_tmp_32;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_63 = casez_tmp_31;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_63 = 1'h0;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_64;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_2)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_64 = casez_tmp_35;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_64 = casez_tmp_36;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_64 = casez_tmp_35;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_64 = 1'h0;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_65;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_2)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_65 = casez_tmp_33;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_65 = casez_tmp_34;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_65 = casez_tmp_33;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_65 = 1'h0;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_66;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_2)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_66 = casez_tmp_37;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_66 = casez_tmp_38;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_66 = casez_tmp_37;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_66 = 1'h0;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_67;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_2)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_67 = casez_tmp_32;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_67 = casez_tmp_39;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_67 = casez_tmp_32;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_67 = casez_tmp_31;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_68;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_2)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_68 = casez_tmp_34;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_68 = casez_tmp_40;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_68 = casez_tmp_34;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_68 = casez_tmp_33;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_69;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_2)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_69 = casez_tmp_36;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_69 = casez_tmp_41;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_69 = casez_tmp_36;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_69 = casez_tmp_35;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_70;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_2)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_70 = casez_tmp_38;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_70 = casez_tmp_42;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_70 = casez_tmp_38;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_70 = casez_tmp_37;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_71;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_2)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_71 = casez_tmp_39;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_71 = casez_tmp_43;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_71 = casez_tmp_39;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_71 = casez_tmp_32;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_72;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_2)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_72 = casez_tmp_40;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_72 = casez_tmp_44;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_72 = casez_tmp_40;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_72 = casez_tmp_34;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_73;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_2)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_73 = casez_tmp_41;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_73 = casez_tmp_45;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_73 = casez_tmp_41;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_73 = casez_tmp_36;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_74;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_2)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_74 = casez_tmp_42;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_74 = casez_tmp_46;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_74 = casez_tmp_42;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_74 = casez_tmp_38;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_75;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_2)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_75 = casez_tmp_43;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_75 = casez_tmp_47;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_75 = casez_tmp_43;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_75 = casez_tmp_39;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_76;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_2)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_76 = casez_tmp_44;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_76 = casez_tmp_48;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_76 = casez_tmp_44;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_76 = casez_tmp_40;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_77;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_2)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_77 = casez_tmp_45;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_77 = casez_tmp_49;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_77 = casez_tmp_45;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_77 = casez_tmp_41;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_78;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_2)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_78 = casez_tmp_46;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_78 = casez_tmp_50;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_78 = casez_tmp_46;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_78 = casez_tmp_42;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_79;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_2)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_79 = casez_tmp_47;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_79 = casez_tmp_51;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_79 = casez_tmp_47;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_79 = casez_tmp_43;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_80;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_2)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_80 = casez_tmp_48;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_80 = casez_tmp_52;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_80 = casez_tmp_48;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_80 = casez_tmp_44;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_81;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_2)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_81 = casez_tmp_49;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_81 = casez_tmp_53;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_81 = casez_tmp_49;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_81 = casez_tmp_45;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_82;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_2)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_82 = casez_tmp_50;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_82 = casez_tmp_54;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_82 = casez_tmp_50;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_82 = casez_tmp_46;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_83;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_2)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_83 = casez_tmp_51;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_83 = casez_tmp_55;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_83 = casez_tmp_51;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_83 = casez_tmp_47;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_84;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_2)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_84 = casez_tmp_52;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_84 = casez_tmp_56;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_84 = casez_tmp_52;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_84 = casez_tmp_48;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_85;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_2)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_85 = casez_tmp_53;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_85 = casez_tmp_57;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_85 = casez_tmp_53;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_85 = casez_tmp_49;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_86;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_2)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_86 = casez_tmp_54;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_86 = casez_tmp_58;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_86 = casez_tmp_54;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_86 = casez_tmp_50;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_87;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_2)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_87 = casez_tmp_55;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_87 = casez_tmp_59;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_87 = casez_tmp_55;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_87 = casez_tmp_51;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_88;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_2)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_88 = casez_tmp_56;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_88 = casez_tmp_60;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_88 = casez_tmp_56;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_88 = casez_tmp_52;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_89;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_2)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_89 = casez_tmp_57;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_89 = casez_tmp_61;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_89 = casez_tmp_57;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_89 = casez_tmp_53;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_90;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_2)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_90 = casez_tmp_58;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_90 = casez_tmp_62;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_90 = casez_tmp_58;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_90 = casez_tmp_54;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_91;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_2)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_91 = casez_tmp_59;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_91 = aluOut_shiftOut_leftIn;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
      2'b10:
        casez_tmp_91 = casez_tmp_59;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_91 = casez_tmp_55;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_92;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_2)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_92 = casez_tmp_60;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_92 = aluOut_shiftOut_leftIn;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
      2'b10:
        casez_tmp_92 = casez_tmp_60;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_92 = casez_tmp_56;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_93;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_2)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_93 = casez_tmp_61;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_93 = aluOut_shiftOut_leftIn;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
      2'b10:
        casez_tmp_93 = casez_tmp_61;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_93 = casez_tmp_57;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_94;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_2)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_94 = casez_tmp_62;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_94 = aluOut_shiftOut_leftIn;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
      2'b10:
        casez_tmp_94 = casez_tmp_62;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_94 = casez_tmp_58;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  wire [1:0]  aluOut_shiftOut_out_sel_4 =
    {io_in_bits_control_isLeft, io_in_bits_aluBSrc[0]};	// @[src/main/scala/npc/core/ALU.scala:32:42, src/main/scala/npc/util/Utility.scala:53:{20,34}]
  reg         casez_tmp_95;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_3)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_95 = casez_tmp_63;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_95 = casez_tmp_64;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_95 = casez_tmp_63;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_95 = 1'h0;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_96;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_3)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_96 = casez_tmp_65;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_96 = casez_tmp_66;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_96 = casez_tmp_65;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_96 = 1'h0;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_97;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_3)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_97 = casez_tmp_64;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_97 = casez_tmp_67;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_97 = casez_tmp_64;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_97 = casez_tmp_63;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_98;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_3)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_98 = casez_tmp_66;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_98 = casez_tmp_68;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_98 = casez_tmp_66;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_98 = casez_tmp_65;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_99;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_3)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_99 = casez_tmp_67;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_99 = casez_tmp_69;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_99 = casez_tmp_67;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_99 = casez_tmp_64;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_100;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_3)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_100 = casez_tmp_68;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_100 = casez_tmp_70;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_100 = casez_tmp_68;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_100 = casez_tmp_66;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_101;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_3)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_101 = casez_tmp_69;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_101 = casez_tmp_71;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_101 = casez_tmp_69;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_101 = casez_tmp_67;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_102;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_3)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_102 = casez_tmp_70;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_102 = casez_tmp_72;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_102 = casez_tmp_70;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_102 = casez_tmp_68;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_103;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_3)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_103 = casez_tmp_71;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_103 = casez_tmp_73;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_103 = casez_tmp_71;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_103 = casez_tmp_69;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_104;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_3)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_104 = casez_tmp_72;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_104 = casez_tmp_74;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_104 = casez_tmp_72;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_104 = casez_tmp_70;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_105;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_3)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_105 = casez_tmp_73;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_105 = casez_tmp_75;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_105 = casez_tmp_73;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_105 = casez_tmp_71;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_106;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_3)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_106 = casez_tmp_74;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_106 = casez_tmp_76;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_106 = casez_tmp_74;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_106 = casez_tmp_72;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_107;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_3)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_107 = casez_tmp_75;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_107 = casez_tmp_77;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_107 = casez_tmp_75;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_107 = casez_tmp_73;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_108;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_3)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_108 = casez_tmp_76;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_108 = casez_tmp_78;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_108 = casez_tmp_76;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_108 = casez_tmp_74;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_109;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_3)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_109 = casez_tmp_77;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_109 = casez_tmp_79;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_109 = casez_tmp_77;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_109 = casez_tmp_75;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_110;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_3)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_110 = casez_tmp_78;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_110 = casez_tmp_80;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_110 = casez_tmp_78;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_110 = casez_tmp_76;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_111;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_3)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_111 = casez_tmp_79;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_111 = casez_tmp_81;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_111 = casez_tmp_79;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_111 = casez_tmp_77;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_112;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_3)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_112 = casez_tmp_80;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_112 = casez_tmp_82;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_112 = casez_tmp_80;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_112 = casez_tmp_78;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_113;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_3)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_113 = casez_tmp_81;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_113 = casez_tmp_83;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_113 = casez_tmp_81;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_113 = casez_tmp_79;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_114;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_3)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_114 = casez_tmp_82;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_114 = casez_tmp_84;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_114 = casez_tmp_82;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_114 = casez_tmp_80;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_115;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_3)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_115 = casez_tmp_83;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_115 = casez_tmp_85;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_115 = casez_tmp_83;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_115 = casez_tmp_81;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_116;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_3)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_116 = casez_tmp_84;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_116 = casez_tmp_86;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_116 = casez_tmp_84;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_116 = casez_tmp_82;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_117;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_3)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_117 = casez_tmp_85;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_117 = casez_tmp_87;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_117 = casez_tmp_85;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_117 = casez_tmp_83;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_118;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_3)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_118 = casez_tmp_86;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_118 = casez_tmp_88;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_118 = casez_tmp_86;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_118 = casez_tmp_84;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_119;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_3)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_119 = casez_tmp_87;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_119 = casez_tmp_89;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_119 = casez_tmp_87;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_119 = casez_tmp_85;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_120;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_3)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_120 = casez_tmp_88;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_120 = casez_tmp_90;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_120 = casez_tmp_88;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_120 = casez_tmp_86;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_121;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_3)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_121 = casez_tmp_89;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_121 = casez_tmp_91;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_121 = casez_tmp_89;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_121 = casez_tmp_87;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_122;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_3)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_122 = casez_tmp_90;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_122 = casez_tmp_92;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_122 = casez_tmp_90;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_122 = casez_tmp_88;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_123;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_3)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_123 = casez_tmp_91;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_123 = casez_tmp_93;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_123 = casez_tmp_91;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_123 = casez_tmp_89;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_124;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_3)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_124 = casez_tmp_92;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_124 = casez_tmp_94;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_124 = casez_tmp_92;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_124 = casez_tmp_90;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_125;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_3)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_125 = casez_tmp_93;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_125 = aluOut_shiftOut_leftIn;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
      2'b10:
        casez_tmp_125 = casez_tmp_93;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_125 = casez_tmp_91;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_126;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_3)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_126 = casez_tmp_94;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_126 = aluOut_shiftOut_leftIn;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
      2'b10:
        casez_tmp_126 = casez_tmp_94;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_126 = casez_tmp_92;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_127;	// @[src/main/scala/npc/util/Utility.scala:64:15]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:64:15]
    casez (aluOut_shiftOut_out_sel_4)	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
      2'b00:
        casez_tmp_127 = casez_tmp_96;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b01:
        casez_tmp_127 = casez_tmp_97;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b10:
        casez_tmp_127 = casez_tmp_96;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      default:
        casez_tmp_127 = casez_tmp_95;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
  end // always_comb
  reg         casez_tmp_128;	// @[src/main/scala/npc/util/Utility.scala:64:15]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:64:15]
    casez (aluOut_shiftOut_out_sel_4)	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
      2'b00:
        casez_tmp_128 = casez_tmp_95;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b01:
        casez_tmp_128 = casez_tmp_96;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b10:
        casez_tmp_128 = casez_tmp_95;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      default:
        casez_tmp_128 = 1'h0;	// @[src/main/scala/npc/util/Utility.scala:48:21, :64:15]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
  end // always_comb
  reg         casez_tmp_129;	// @[src/main/scala/npc/util/Utility.scala:64:15]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:64:15]
    casez (aluOut_shiftOut_out_sel_4)	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
      2'b00:
        casez_tmp_129 = casez_tmp_98;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b01:
        casez_tmp_129 = casez_tmp_99;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b10:
        casez_tmp_129 = casez_tmp_98;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      default:
        casez_tmp_129 = casez_tmp_97;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
  end // always_comb
  reg         casez_tmp_130;	// @[src/main/scala/npc/util/Utility.scala:64:15]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:64:15]
    casez (aluOut_shiftOut_out_sel_4)	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
      2'b00:
        casez_tmp_130 = casez_tmp_97;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b01:
        casez_tmp_130 = casez_tmp_98;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b10:
        casez_tmp_130 = casez_tmp_97;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      default:
        casez_tmp_130 = casez_tmp_96;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
  end // always_comb
  reg         casez_tmp_131;	// @[src/main/scala/npc/util/Utility.scala:64:15]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:64:15]
    casez (aluOut_shiftOut_out_sel_4)	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
      2'b00:
        casez_tmp_131 = casez_tmp_100;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b01:
        casez_tmp_131 = casez_tmp_101;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b10:
        casez_tmp_131 = casez_tmp_100;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      default:
        casez_tmp_131 = casez_tmp_99;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
  end // always_comb
  reg         casez_tmp_132;	// @[src/main/scala/npc/util/Utility.scala:64:15]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:64:15]
    casez (aluOut_shiftOut_out_sel_4)	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
      2'b00:
        casez_tmp_132 = casez_tmp_99;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b01:
        casez_tmp_132 = casez_tmp_100;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b10:
        casez_tmp_132 = casez_tmp_99;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      default:
        casez_tmp_132 = casez_tmp_98;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
  end // always_comb
  reg         casez_tmp_133;	// @[src/main/scala/npc/util/Utility.scala:64:15]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:64:15]
    casez (aluOut_shiftOut_out_sel_4)	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
      2'b00:
        casez_tmp_133 = casez_tmp_102;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b01:
        casez_tmp_133 = casez_tmp_103;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b10:
        casez_tmp_133 = casez_tmp_102;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      default:
        casez_tmp_133 = casez_tmp_101;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
  end // always_comb
  reg         casez_tmp_134;	// @[src/main/scala/npc/util/Utility.scala:64:15]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:64:15]
    casez (aluOut_shiftOut_out_sel_4)	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
      2'b00:
        casez_tmp_134 = casez_tmp_101;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b01:
        casez_tmp_134 = casez_tmp_102;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b10:
        casez_tmp_134 = casez_tmp_101;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      default:
        casez_tmp_134 = casez_tmp_100;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
  end // always_comb
  reg         casez_tmp_135;	// @[src/main/scala/npc/util/Utility.scala:64:15]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:64:15]
    casez (aluOut_shiftOut_out_sel_4)	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
      2'b00:
        casez_tmp_135 = casez_tmp_104;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b01:
        casez_tmp_135 = casez_tmp_105;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b10:
        casez_tmp_135 = casez_tmp_104;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      default:
        casez_tmp_135 = casez_tmp_103;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
  end // always_comb
  reg         casez_tmp_136;	// @[src/main/scala/npc/util/Utility.scala:64:15]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:64:15]
    casez (aluOut_shiftOut_out_sel_4)	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
      2'b00:
        casez_tmp_136 = casez_tmp_103;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b01:
        casez_tmp_136 = casez_tmp_104;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b10:
        casez_tmp_136 = casez_tmp_103;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      default:
        casez_tmp_136 = casez_tmp_102;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
  end // always_comb
  reg         casez_tmp_137;	// @[src/main/scala/npc/util/Utility.scala:64:15]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:64:15]
    casez (aluOut_shiftOut_out_sel_4)	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
      2'b00:
        casez_tmp_137 = casez_tmp_106;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b01:
        casez_tmp_137 = casez_tmp_107;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b10:
        casez_tmp_137 = casez_tmp_106;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      default:
        casez_tmp_137 = casez_tmp_105;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
  end // always_comb
  reg         casez_tmp_138;	// @[src/main/scala/npc/util/Utility.scala:64:15]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:64:15]
    casez (aluOut_shiftOut_out_sel_4)	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
      2'b00:
        casez_tmp_138 = casez_tmp_105;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b01:
        casez_tmp_138 = casez_tmp_106;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b10:
        casez_tmp_138 = casez_tmp_105;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      default:
        casez_tmp_138 = casez_tmp_104;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
  end // always_comb
  reg         casez_tmp_139;	// @[src/main/scala/npc/util/Utility.scala:64:15]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:64:15]
    casez (aluOut_shiftOut_out_sel_4)	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
      2'b00:
        casez_tmp_139 = casez_tmp_108;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b01:
        casez_tmp_139 = casez_tmp_109;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b10:
        casez_tmp_139 = casez_tmp_108;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      default:
        casez_tmp_139 = casez_tmp_107;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
  end // always_comb
  reg         casez_tmp_140;	// @[src/main/scala/npc/util/Utility.scala:64:15]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:64:15]
    casez (aluOut_shiftOut_out_sel_4)	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
      2'b00:
        casez_tmp_140 = casez_tmp_107;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b01:
        casez_tmp_140 = casez_tmp_108;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b10:
        casez_tmp_140 = casez_tmp_107;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      default:
        casez_tmp_140 = casez_tmp_106;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
  end // always_comb
  reg         casez_tmp_141;	// @[src/main/scala/npc/util/Utility.scala:64:15]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:64:15]
    casez (aluOut_shiftOut_out_sel_4)	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
      2'b00:
        casez_tmp_141 = casez_tmp_110;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b01:
        casez_tmp_141 = casez_tmp_111;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b10:
        casez_tmp_141 = casez_tmp_110;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      default:
        casez_tmp_141 = casez_tmp_109;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
  end // always_comb
  reg         casez_tmp_142;	// @[src/main/scala/npc/util/Utility.scala:64:15]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:64:15]
    casez (aluOut_shiftOut_out_sel_4)	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
      2'b00:
        casez_tmp_142 = casez_tmp_109;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b01:
        casez_tmp_142 = casez_tmp_110;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b10:
        casez_tmp_142 = casez_tmp_109;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      default:
        casez_tmp_142 = casez_tmp_108;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
  end // always_comb
  reg         casez_tmp_143;	// @[src/main/scala/npc/util/Utility.scala:64:15]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:64:15]
    casez (aluOut_shiftOut_out_sel_4)	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
      2'b00:
        casez_tmp_143 = casez_tmp_112;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b01:
        casez_tmp_143 = casez_tmp_113;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b10:
        casez_tmp_143 = casez_tmp_112;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      default:
        casez_tmp_143 = casez_tmp_111;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
  end // always_comb
  reg         casez_tmp_144;	// @[src/main/scala/npc/util/Utility.scala:64:15]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:64:15]
    casez (aluOut_shiftOut_out_sel_4)	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
      2'b00:
        casez_tmp_144 = casez_tmp_111;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b01:
        casez_tmp_144 = casez_tmp_112;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b10:
        casez_tmp_144 = casez_tmp_111;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      default:
        casez_tmp_144 = casez_tmp_110;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
  end // always_comb
  reg         casez_tmp_145;	// @[src/main/scala/npc/util/Utility.scala:64:15]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:64:15]
    casez (aluOut_shiftOut_out_sel_4)	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
      2'b00:
        casez_tmp_145 = casez_tmp_114;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b01:
        casez_tmp_145 = casez_tmp_115;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b10:
        casez_tmp_145 = casez_tmp_114;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      default:
        casez_tmp_145 = casez_tmp_113;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
  end // always_comb
  reg         casez_tmp_146;	// @[src/main/scala/npc/util/Utility.scala:64:15]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:64:15]
    casez (aluOut_shiftOut_out_sel_4)	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
      2'b00:
        casez_tmp_146 = casez_tmp_113;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b01:
        casez_tmp_146 = casez_tmp_114;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b10:
        casez_tmp_146 = casez_tmp_113;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      default:
        casez_tmp_146 = casez_tmp_112;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
  end // always_comb
  reg         casez_tmp_147;	// @[src/main/scala/npc/util/Utility.scala:64:15]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:64:15]
    casez (aluOut_shiftOut_out_sel_4)	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
      2'b00:
        casez_tmp_147 = casez_tmp_116;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b01:
        casez_tmp_147 = casez_tmp_117;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b10:
        casez_tmp_147 = casez_tmp_116;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      default:
        casez_tmp_147 = casez_tmp_115;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
  end // always_comb
  reg         casez_tmp_148;	// @[src/main/scala/npc/util/Utility.scala:64:15]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:64:15]
    casez (aluOut_shiftOut_out_sel_4)	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
      2'b00:
        casez_tmp_148 = casez_tmp_115;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b01:
        casez_tmp_148 = casez_tmp_116;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b10:
        casez_tmp_148 = casez_tmp_115;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      default:
        casez_tmp_148 = casez_tmp_114;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
  end // always_comb
  reg         casez_tmp_149;	// @[src/main/scala/npc/util/Utility.scala:64:15]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:64:15]
    casez (aluOut_shiftOut_out_sel_4)	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
      2'b00:
        casez_tmp_149 = casez_tmp_118;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b01:
        casez_tmp_149 = casez_tmp_119;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b10:
        casez_tmp_149 = casez_tmp_118;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      default:
        casez_tmp_149 = casez_tmp_117;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
  end // always_comb
  reg         casez_tmp_150;	// @[src/main/scala/npc/util/Utility.scala:64:15]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:64:15]
    casez (aluOut_shiftOut_out_sel_4)	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
      2'b00:
        casez_tmp_150 = casez_tmp_117;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b01:
        casez_tmp_150 = casez_tmp_118;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b10:
        casez_tmp_150 = casez_tmp_117;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      default:
        casez_tmp_150 = casez_tmp_116;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
  end // always_comb
  reg         casez_tmp_151;	// @[src/main/scala/npc/util/Utility.scala:64:15]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:64:15]
    casez (aluOut_shiftOut_out_sel_4)	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
      2'b00:
        casez_tmp_151 = casez_tmp_120;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b01:
        casez_tmp_151 = casez_tmp_121;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b10:
        casez_tmp_151 = casez_tmp_120;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      default:
        casez_tmp_151 = casez_tmp_119;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
  end // always_comb
  reg         casez_tmp_152;	// @[src/main/scala/npc/util/Utility.scala:64:15]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:64:15]
    casez (aluOut_shiftOut_out_sel_4)	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
      2'b00:
        casez_tmp_152 = casez_tmp_119;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b01:
        casez_tmp_152 = casez_tmp_120;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b10:
        casez_tmp_152 = casez_tmp_119;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      default:
        casez_tmp_152 = casez_tmp_118;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
  end // always_comb
  reg         casez_tmp_153;	// @[src/main/scala/npc/util/Utility.scala:64:15]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:64:15]
    casez (aluOut_shiftOut_out_sel_4)	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
      2'b00:
        casez_tmp_153 = casez_tmp_122;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b01:
        casez_tmp_153 = casez_tmp_123;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b10:
        casez_tmp_153 = casez_tmp_122;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      default:
        casez_tmp_153 = casez_tmp_121;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
  end // always_comb
  reg         casez_tmp_154;	// @[src/main/scala/npc/util/Utility.scala:64:15]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:64:15]
    casez (aluOut_shiftOut_out_sel_4)	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
      2'b00:
        casez_tmp_154 = casez_tmp_121;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b01:
        casez_tmp_154 = casez_tmp_122;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b10:
        casez_tmp_154 = casez_tmp_121;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      default:
        casez_tmp_154 = casez_tmp_120;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
  end // always_comb
  reg         casez_tmp_155;	// @[src/main/scala/npc/util/Utility.scala:64:15]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:64:15]
    casez (aluOut_shiftOut_out_sel_4)	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
      2'b00:
        casez_tmp_155 = casez_tmp_124;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b01:
        casez_tmp_155 = casez_tmp_125;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b10:
        casez_tmp_155 = casez_tmp_124;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      default:
        casez_tmp_155 = casez_tmp_123;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
  end // always_comb
  reg         casez_tmp_156;	// @[src/main/scala/npc/util/Utility.scala:64:15]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:64:15]
    casez (aluOut_shiftOut_out_sel_4)	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
      2'b00:
        casez_tmp_156 = casez_tmp_123;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b01:
        casez_tmp_156 = casez_tmp_124;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b10:
        casez_tmp_156 = casez_tmp_123;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      default:
        casez_tmp_156 = casez_tmp_122;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
  end // always_comb
  reg         casez_tmp_157;	// @[src/main/scala/npc/util/Utility.scala:64:15]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:64:15]
    casez (aluOut_shiftOut_out_sel_4)	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
      2'b00:
        casez_tmp_157 = casez_tmp_126;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b01:
        casez_tmp_157 = aluOut_shiftOut_leftIn;	// @[src/main/scala/npc/util/Utility.scala:48:21, :64:15]
      2'b10:
        casez_tmp_157 = casez_tmp_126;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      default:
        casez_tmp_157 = casez_tmp_125;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
  end // always_comb
  reg         casez_tmp_158;	// @[src/main/scala/npc/util/Utility.scala:64:15]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:64:15]
    casez (aluOut_shiftOut_out_sel_4)	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
      2'b00:
        casez_tmp_158 = casez_tmp_125;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b01:
        casez_tmp_158 = casez_tmp_126;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b10:
        casez_tmp_158 = casez_tmp_125;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      default:
        casez_tmp_158 = casez_tmp_124;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
  end // always_comb
  reg  [31:0] casez_tmp_159;	// @[src/main/scala/chisel3/util/Mux.scala:126:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/ALU.scala:49:43]
    casez (io_in_bits_control_aluSel)	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/ALU.scala:49:43]
      3'b000:
        casez_tmp_159 = 32'h0;	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/ALU.scala:49:43, src/main/scala/npc/util/Utility.scala:20:23]
      3'b001:
        casez_tmp_159 = 32'h0;	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/ALU.scala:49:43, src/main/scala/npc/util/Utility.scala:20:23]
      3'b010:
        casez_tmp_159 = {31'h0, aluOut_less};	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/ALU.scala:25:19, :34:39, :49:43]
      3'b011:
        casez_tmp_159 = io_in_bits_aluBSrc;	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/ALU.scala:49:43]
      3'b100:
        casez_tmp_159 = io_in_bits_aluASrc ^ io_in_bits_aluBSrc;	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/ALU.scala:36:24, :49:43]
      3'b101:
        casez_tmp_159 = 32'h0;	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/ALU.scala:49:43, src/main/scala/npc/util/Utility.scala:20:23]
      3'b110:
        casez_tmp_159 = io_in_bits_aluASrc | io_in_bits_aluBSrc;	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/ALU.scala:37:24, :49:43]
      default:
        casez_tmp_159 = io_in_bits_aluASrc & io_in_bits_aluBSrc;	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/ALU.scala:38:24, :49:43]
    endcase	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/ALU.scala:49:43]
  end // always_comb
  wire [2:0]  csrCtr = io_in_valid ? io_in_bits_control_csrCtr : 3'h0;	// @[src/main/scala/npc/core/EXU.scala:58:19]
  reg  [31:0] csr_csrs_2_2;	// @[src/main/scala/npc/core/CSR.scala:86:42]
  reg  [31:0] csr_csrs_3_2;	// @[src/main/scala/npc/core/CSR.scala:86:42]
  wire        _csr_csrRead_T_1 = io_in_bits_aluBSrc[9:0] == 10'h342;	// @[src/main/scala/npc/core/CSR.scala:93:80, src/main/scala/npc/core/EXU.scala:59:53]
  wire        _csr_csrRead_T_3 = io_in_bits_aluBSrc[11:0] == 12'hF11;	// @[src/main/scala/npc/core/CSR.scala:93:80, src/main/scala/npc/core/EXU.scala:59:53]
  wire        _csr_csrRead_T_5 = io_in_bits_aluBSrc[9:0] == 10'h305;	// @[src/main/scala/npc/core/CSR.scala:93:80, src/main/scala/npc/core/EXU.scala:59:53]
  wire        _csr_csrRead_T_7 = io_in_bits_aluBSrc[9:0] == 10'h341;	// @[src/main/scala/npc/core/CSR.scala:93:80, src/main/scala/npc/core/EXU.scala:59:53]
  wire [31:0] _csr_csrRead_T_13 = io_in_bits_aluBSrc[9:0] == 10'h300 ? 32'h1800 : 32'h0;	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/CSR.scala:81:53, :93:80, src/main/scala/npc/core/EXU.scala:59:53, src/main/scala/npc/util/Utility.scala:20:23]
  wire [31:0] _csr_csrRead_T_14 = _csr_csrRead_T_7 ? csr_csrs_3_2 : _csr_csrRead_T_13;	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/CSR.scala:86:42, :93:80]
  wire [31:0] csr_csrRead =
    _csr_csrRead_T_1
      ? 32'hB
      : _csr_csrRead_T_3
          ? 32'h79737978
          : _csr_csrRead_T_5 ? csr_csrs_2_2 : _csr_csrRead_T_14;	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/CSR.scala:82:53, :85:50, :86:42, :93:80]
  wire [31:0] _GEN = {csr_csrs_2_2[31:2], 2'h0};	// @[src/main/scala/npc/core/CSR.scala:86:42, :117:27, :118:41, src/main/scala/npc/core/EXU.scala:38:7]
  wire [31:0] _csr_out_out_T_8 =
    (|csrCtr)
      ? (csrCtr == 3'h4
           ? (csr_csrs_2_2[0] ? _GEN + 32'h2C : _GEN)
           : csrCtr == 3'h5 ? csr_csrs_3_2 : csr_csrRead)
      : 32'h0;	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/ALU.scala:49:43, src/main/scala/npc/core/CSR.scala:86:42, :104:42, :118:{25,31,41}, :125:40, src/main/scala/npc/core/EXU.scala:58:19, src/main/scala/npc/util/Utility.scala:20:23]
  wire        jump =
    io_in_valid
    & (((&io_in_bits_control_brType)
          ? ~aluOut_less
          : io_in_bits_control_brType == 3'h6
              ? aluOut_less
              : io_in_bits_control_brType == 3'h5
                  ? ~aluOut_adder_zero
                  : io_in_bits_control_brType == 3'h4
                      ? aluOut_adder_zero
                      : io_in_bits_control_brType == 3'h1) | io_in_bits_control_pcSrc);	// @[src/main/scala/npc/core/ALU.scala:25:19, :49:43, src/main/scala/npc/core/BrCond.scala:12:16, :14:16, :16:38, src/main/scala/npc/core/CSR.scala:125:40, src/main/scala/npc/core/EXU.scala:62:{28,39}, src/main/scala/npc/util/Utility.scala:25:34]
  wire        _io_in_ready_T_1 = io_out_ready & io_in_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
  reg         jumped;	// @[src/main/scala/npc/core/EXU.scala:63:23]
  wire [31:0] csrSrc =
    io_in_bits_control_csrSrc ? {28'h0, io_in_bits_ra1} : io_in_bits_aluASrc;	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/EXU.scala:46:28]
  wire [31:0] csr_csrSet = csr_csrRead | csrSrc;	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/CSR.scala:94:40]
  wire        _csr_csrWrite_T_3 = csrCtr == 3'h1;	// @[src/main/scala/npc/core/ALU.scala:49:43, src/main/scala/npc/core/CSR.scala:104:42, src/main/scala/npc/core/EXU.scala:58:19]
  wire        _csr_csrWrite_T_5 = csrCtr == 3'h2;	// @[src/main/scala/npc/core/ALU.scala:49:43, src/main/scala/npc/core/CSR.scala:104:42, src/main/scala/npc/core/EXU.scala:58:19]
  wire [31:0] _csr_csrWrite_T_8 = ({32{csrCtr != 3'h3}} | ~csrSrc) & csr_csrRead;	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/ALU.scala:49:43, src/main/scala/npc/core/CSR.scala:95:43, :104:42, src/main/scala/npc/core/EXU.scala:58:19]
  always @(posedge clock) begin	// @[src/main/scala/npc/core/EXU.scala:38:7]
    if (io_in_bits_aluBSrc[9:0] == 10'h305) begin	// @[src/main/scala/npc/core/CSR.scala:93:80, :114:33, src/main/scala/npc/core/EXU.scala:59:53]
      if (|csrCtr) begin	// @[src/main/scala/npc/core/CSR.scala:104:42, src/main/scala/npc/core/EXU.scala:58:19]
        if (_csr_csrWrite_T_3)	// @[src/main/scala/npc/core/CSR.scala:104:42]
          csr_csrs_2_2 <= csrSrc;	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/CSR.scala:86:42]
        else if (_csr_csrWrite_T_5)	// @[src/main/scala/npc/core/CSR.scala:104:42]
          csr_csrs_2_2 <= csr_csrSet;	// @[src/main/scala/npc/core/CSR.scala:86:42, :94:40]
        else	// @[src/main/scala/npc/core/CSR.scala:104:42]
          csr_csrs_2_2 <= _csr_csrWrite_T_8;	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/CSR.scala:86:42]
      end
      else if (_csr_csrRead_T_1)	// @[src/main/scala/npc/core/CSR.scala:93:80]
        csr_csrs_2_2 <= 32'hB;	// @[src/main/scala/npc/core/CSR.scala:85:50, :86:42]
      else if (_csr_csrRead_T_3)	// @[src/main/scala/npc/core/CSR.scala:93:80]
        csr_csrs_2_2 <= 32'h79737978;	// @[src/main/scala/npc/core/CSR.scala:82:53, :86:42]
      else if (~_csr_csrRead_T_5)	// @[src/main/scala/npc/core/CSR.scala:93:80]
        csr_csrs_2_2 <= _csr_csrRead_T_14;	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/CSR.scala:86:42]
    end
    if (csrCtr == 3'h4)	// @[src/main/scala/npc/core/ALU.scala:49:43, src/main/scala/npc/core/CSR.scala:109:31, src/main/scala/npc/core/EXU.scala:58:19]
      csr_csrs_3_2 <= io_in_bits_jumpASrc;	// @[src/main/scala/npc/core/CSR.scala:86:42]
    else if (io_in_bits_aluBSrc[9:0] == 10'h341) begin	// @[src/main/scala/npc/core/CSR.scala:93:80, :109:69, src/main/scala/npc/core/EXU.scala:59:53]
      if (|csrCtr) begin	// @[src/main/scala/npc/core/CSR.scala:104:42, src/main/scala/npc/core/EXU.scala:58:19]
        if (_csr_csrWrite_T_3)	// @[src/main/scala/npc/core/CSR.scala:104:42]
          csr_csrs_3_2 <= csrSrc;	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/CSR.scala:86:42]
        else if (_csr_csrWrite_T_5)	// @[src/main/scala/npc/core/CSR.scala:104:42]
          csr_csrs_3_2 <= csr_csrSet;	// @[src/main/scala/npc/core/CSR.scala:86:42, :94:40]
        else	// @[src/main/scala/npc/core/CSR.scala:104:42]
          csr_csrs_3_2 <= _csr_csrWrite_T_8;	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/CSR.scala:86:42]
      end
      else if (_csr_csrRead_T_1)	// @[src/main/scala/npc/core/CSR.scala:93:80]
        csr_csrs_3_2 <= 32'hB;	// @[src/main/scala/npc/core/CSR.scala:85:50, :86:42]
      else if (_csr_csrRead_T_3)	// @[src/main/scala/npc/core/CSR.scala:93:80]
        csr_csrs_3_2 <= 32'h79737978;	// @[src/main/scala/npc/core/CSR.scala:82:53, :86:42]
      else if (_csr_csrRead_T_5)	// @[src/main/scala/npc/core/CSR.scala:93:80]
        csr_csrs_3_2 <= csr_csrs_2_2;	// @[src/main/scala/npc/core/CSR.scala:86:42]
      else if (~_csr_csrRead_T_7)	// @[src/main/scala/npc/core/CSR.scala:93:80]
        csr_csrs_3_2 <= _csr_csrRead_T_13;	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/CSR.scala:86:42]
    end
    jumped <= ~_io_in_ready_T_1 & jump;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/npc/core/EXU.scala:62:28, :63:{23,24,37}]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/npc/core/EXU.scala:38:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/npc/core/EXU.scala:38:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/npc/core/EXU.scala:38:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:2];	// @[src/main/scala/npc/core/EXU.scala:38:7]
    initial begin	// @[src/main/scala/npc/core/EXU.scala:38:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/npc/core/EXU.scala:38:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/npc/core/EXU.scala:38:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/npc/core/EXU.scala:38:7]
        for (logic [1:0] i = 2'h0; i < 2'h3; i += 2'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/npc/core/EXU.scala:38:7]
        end	// @[src/main/scala/npc/core/EXU.scala:38:7]
        csr_csrs_2_2 = _RANDOM[2'h0];	// @[src/main/scala/npc/core/CSR.scala:86:42, src/main/scala/npc/core/EXU.scala:38:7]
        csr_csrs_3_2 = _RANDOM[2'h1];	// @[src/main/scala/npc/core/CSR.scala:86:42, src/main/scala/npc/core/EXU.scala:38:7]
        jumped = _RANDOM[2'h2][0];	// @[src/main/scala/npc/core/EXU.scala:38:7, :63:23]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/npc/core/EXU.scala:38:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/npc/core/EXU.scala:38:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_in_ready = ~io_in_valid | _io_in_ready_T_1;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/npc/core/EXU.scala:38:7, :74:{33,46}]
  assign io_out_valid = io_in_valid;	// @[src/main/scala/npc/core/EXU.scala:38:7]
  assign io_out_bits_wa = io_in_bits_wa;	// @[src/main/scala/npc/core/EXU.scala:38:7]
  assign io_out_bits_alu_csr_Out =
    io_in_bits_control_wbSrc[1]
      ? _csr_out_out_T_8
      : io_in_bits_control_aluSel == 3'h0
          ? _aluOut_adder_result_T_1[31:0]
          : io_in_bits_control_aluSel[1:0] == 2'h1
              ? {casez_tmp_157,
                 casez_tmp_158,
                 casez_tmp_155,
                 casez_tmp_156,
                 casez_tmp_153,
                 casez_tmp_154,
                 casez_tmp_151,
                 casez_tmp_152,
                 casez_tmp_149,
                 casez_tmp_150,
                 casez_tmp_147,
                 casez_tmp_148,
                 casez_tmp_145,
                 casez_tmp_146,
                 casez_tmp_143,
                 casez_tmp_144,
                 casez_tmp_141,
                 casez_tmp_142,
                 casez_tmp_139,
                 casez_tmp_140,
                 casez_tmp_137,
                 casez_tmp_138,
                 casez_tmp_135,
                 casez_tmp_136,
                 casez_tmp_133,
                 casez_tmp_134,
                 casez_tmp_131,
                 casez_tmp_132,
                 casez_tmp_129,
                 casez_tmp_130,
                 casez_tmp_127,
                 casez_tmp_128}
              : casez_tmp_159;	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/ALU.scala:49:43, src/main/scala/npc/core/EXU.scala:38:7, :58:19, :77:{36,50}, src/main/scala/npc/util/Utility.scala:22:34, :23:27, :64:15]
  assign io_out_bits_wdata = io_in_bits_jumpBSrc;	// @[src/main/scala/npc/core/EXU.scala:38:7]
  assign io_out_bits_control_regWe = io_in_bits_control_regWe;	// @[src/main/scala/npc/core/EXU.scala:38:7]
  assign io_out_bits_control_wbSrc = io_in_bits_control_wbSrc[0];	// @[src/main/scala/npc/core/EXU.scala:38:7, :80:30]
  assign io_out_bits_control_memRen = io_in_bits_control_memRen;	// @[src/main/scala/npc/core/EXU.scala:38:7]
  assign io_out_bits_control_memWen = io_in_bits_control_memWen;	// @[src/main/scala/npc/core/EXU.scala:38:7]
  assign io_out_bits_control_memOp = io_in_bits_control_memOp;	// @[src/main/scala/npc/core/EXU.scala:38:7]
  assign io_jump = ~jumped & jump;	// @[src/main/scala/npc/core/EXU.scala:38:7, :62:28, :63:23, :90:{16,24}]
  assign io_nextPC =
    io_in_bits_control_pcSrc
      ? _csr_out_out_T_8
      : io_in_bits_jumpASrc + io_in_bits_jumpBSrc;	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/EXU.scala:38:7, :64:25]
  assign io_RegFileAccess_wa = io_in_bits_wa;	// @[src/main/scala/npc/core/EXU.scala:38:7]
  assign io_RegFileAccess_we = io_in_bits_control_regWe & io_in_valid;	// @[src/main/scala/npc/core/EXU.scala:38:7, :87:47]
endmodule

module LSU(	// @[src/main/scala/npc/core/LSU.scala:68:7]
  input         clock,	// @[src/main/scala/npc/core/LSU.scala:68:7]
                reset,	// @[src/main/scala/npc/core/LSU.scala:68:7]
  output        io_in_ready,	// @[src/main/scala/npc/core/LSU.scala:69:14]
  input         io_in_valid,	// @[src/main/scala/npc/core/LSU.scala:69:14]
  input  [3:0]  io_in_bits_wa,	// @[src/main/scala/npc/core/LSU.scala:69:14]
  input  [31:0] io_in_bits_alu_csr_Out,	// @[src/main/scala/npc/core/LSU.scala:69:14]
                io_in_bits_wdata,	// @[src/main/scala/npc/core/LSU.scala:69:14]
  input         io_in_bits_control_regWe,	// @[src/main/scala/npc/core/LSU.scala:69:14]
                io_in_bits_control_wbSrc,	// @[src/main/scala/npc/core/LSU.scala:69:14]
                io_in_bits_control_memRen,	// @[src/main/scala/npc/core/LSU.scala:69:14]
                io_in_bits_control_memWen,	// @[src/main/scala/npc/core/LSU.scala:69:14]
  input  [2:0]  io_in_bits_control_memOp,	// @[src/main/scala/npc/core/LSU.scala:69:14]
  input         io_out_ready,	// @[src/main/scala/npc/core/LSU.scala:69:14]
  output        io_out_valid,	// @[src/main/scala/npc/core/LSU.scala:69:14]
  output [3:0]  io_out_bits_wa,	// @[src/main/scala/npc/core/LSU.scala:69:14]
  output [31:0] io_out_bits_wd,	// @[src/main/scala/npc/core/LSU.scala:69:14]
  output        io_out_bits_control_regWe,	// @[src/main/scala/npc/core/LSU.scala:69:14]
  input         io_master_awready,	// @[src/main/scala/npc/core/LSU.scala:69:14]
  output        io_master_awvalid,	// @[src/main/scala/npc/core/LSU.scala:69:14]
  output [31:0] io_master_awaddr,	// @[src/main/scala/npc/core/LSU.scala:69:14]
  input         io_master_wready,	// @[src/main/scala/npc/core/LSU.scala:69:14]
  output        io_master_wvalid,	// @[src/main/scala/npc/core/LSU.scala:69:14]
  output [31:0] io_master_wdata,	// @[src/main/scala/npc/core/LSU.scala:69:14]
  output [3:0]  io_master_wstrb,	// @[src/main/scala/npc/core/LSU.scala:69:14]
  output        io_master_bready,	// @[src/main/scala/npc/core/LSU.scala:69:14]
  input         io_master_bvalid,	// @[src/main/scala/npc/core/LSU.scala:69:14]
                io_master_arready,	// @[src/main/scala/npc/core/LSU.scala:69:14]
  output        io_master_arvalid,	// @[src/main/scala/npc/core/LSU.scala:69:14]
  output [31:0] io_master_araddr,	// @[src/main/scala/npc/core/LSU.scala:69:14]
  output        io_master_rready,	// @[src/main/scala/npc/core/LSU.scala:69:14]
  input         io_master_rvalid,	// @[src/main/scala/npc/core/LSU.scala:69:14]
  input  [31:0] io_master_rdata,	// @[src/main/scala/npc/core/LSU.scala:69:14]
  output [3:0]  io_RegFileAccess_wa,	// @[src/main/scala/npc/core/LSU.scala:69:14]
  output        io_RegFileAccess_we	// @[src/main/scala/npc/core/LSU.scala:69:14]
);

  wire        io_out_valid_0;	// @[src/main/scala/npc/core/LSU.scala:149:44]
  wire [6:0]  wmask =
    {3'h0,
     {2{io_in_bits_control_memOp[1]}},
     |{io_in_bits_control_memOp[0], io_in_bits_control_memOp[1]},
     1'h1} << io_in_bits_alu_csr_Out[1:0];	// @[src/main/scala/chisel3/util/pla.scala:90:45, :102:36, :114:{19,36}, src/main/scala/npc/core/LSU.scala:68:7, :89:{26,34}]
  wire [31:0] lshift = io_master_rdata >> {27'h0, io_in_bits_alu_csr_Out[1:0], 3'h0};	// @[src/main/scala/npc/core/LSU.scala:89:{26,34}, :93:33]
  reg         state;	// @[src/main/scala/npc/core/LSU.scala:113:27]
  wire        _io_in_ready_T_1 = io_out_ready & io_out_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/npc/core/LSU.scala:149:44]
  wire        _io_master_arvalid_T = ~state & io_in_valid;	// @[src/main/scala/npc/core/LSU.scala:113:27, :114:26, :125:34]
  wire        io_master_awvalid_0 = _io_master_arvalid_T & io_in_bits_control_memWen;	// @[src/main/scala/npc/core/LSU.scala:125:{34,49}]
  wire        io_master_wvalid_0 = _io_master_arvalid_T & io_in_bits_control_memWen;	// @[src/main/scala/npc/core/LSU.scala:125:34, :132:48]
  wire [62:0] _io_master_wdata_T_2 =
    {31'h0, io_in_bits_wdata} << {58'h0, io_in_bits_alu_csr_Out[1:0], 3'h0};	// @[src/main/scala/npc/core/LSU.scala:89:{26,34}, :133:29]
  wire        io_master_arvalid_0 = _io_master_arvalid_T & io_in_bits_control_memRen;	// @[src/main/scala/npc/core/LSU.scala:125:34, :139:49]
  assign io_out_valid_0 =
    io_in_valid
    & (io_in_bits_control_memRen
         ? io_master_rvalid
         : ~io_in_bits_control_memWen | io_master_bvalid);	// @[src/main/scala/npc/core/LSU.scala:149:{44,50,77}]
  always @(posedge clock) begin	// @[src/main/scala/npc/core/LSU.scala:68:7]
    if (reset)	// @[src/main/scala/npc/core/LSU.scala:68:7]
      state <= 1'h0;	// @[src/main/scala/npc/core/LSU.scala:68:7, :113:27]
    else if (state)	// @[src/main/scala/npc/core/LSU.scala:113:27]
      state <= ~_io_in_ready_T_1;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/pla.scala:102:36, :114:36, src/main/scala/npc/core/LSU.scala:113:27, :120:23]
    else	// @[src/main/scala/npc/core/LSU.scala:113:27]
      state <=
        (io_in_bits_control_memWen | io_in_bits_control_memRen)
        & (io_master_arvalid_0 & io_master_arready | io_master_awvalid_0
           & io_master_awready & io_master_wvalid_0 & io_master_wready);	// @[src/main/scala/npc/core/LSU.scala:78:23, :108:34, :113:27, :119:{33,44,55}, :125:49, :132:48, :139:49]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/npc/core/LSU.scala:68:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/npc/core/LSU.scala:68:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/npc/core/LSU.scala:68:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[src/main/scala/npc/core/LSU.scala:68:7]
    initial begin	// @[src/main/scala/npc/core/LSU.scala:68:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/npc/core/LSU.scala:68:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/npc/core/LSU.scala:68:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/npc/core/LSU.scala:68:7]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[src/main/scala/npc/core/LSU.scala:68:7]
        state = _RANDOM[/*Zero width*/ 1'b0][0];	// @[src/main/scala/npc/core/LSU.scala:68:7, :113:27]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/npc/core/LSU.scala:68:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/npc/core/LSU.scala:68:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_in_ready = ~io_in_valid | _io_in_ready_T_1;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/npc/core/LSU.scala:68:7, :148:{32,45}]
  assign io_out_valid = io_out_valid_0;	// @[src/main/scala/npc/core/LSU.scala:68:7, :149:44]
  assign io_out_bits_wa = io_in_bits_wa;	// @[src/main/scala/npc/core/LSU.scala:68:7]
  assign io_out_bits_wd =
    io_in_bits_control_wbSrc
      ? (io_in_bits_control_memOp == 3'h1
           ? {{16{lshift[15]}}, lshift[15:0]}
           : io_in_bits_control_memOp == 3'h0
               ? {{24{lshift[7]}}, lshift[7:0]}
               : io_in_bits_control_memOp == 3'h5
                   ? {16'h0, lshift[15:0]}
                   : io_in_bits_control_memOp == 3'h4 ? {24'h0, lshift[7:0]} : lshift)
      : io_in_bits_alu_csr_Out;	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/LSU.scala:68:7, :89:26, :93:33, :98:{19,30,36,45}, :99:{19,30,35,44}, :100:35, :101:35, :102:40, :151:35]
  assign io_out_bits_control_regWe = io_in_bits_control_regWe;	// @[src/main/scala/npc/core/LSU.scala:68:7]
  assign io_master_awvalid = io_master_awvalid_0;	// @[src/main/scala/npc/core/LSU.scala:68:7, :125:49]
  assign io_master_awaddr = io_in_bits_alu_csr_Out;	// @[src/main/scala/npc/core/LSU.scala:68:7]
  assign io_master_wvalid = io_master_wvalid_0;	// @[src/main/scala/npc/core/LSU.scala:68:7, :132:48]
  assign io_master_wdata = _io_master_wdata_T_2[31:0];	// @[src/main/scala/npc/core/LSU.scala:68:7, :133:{20,29}]
  assign io_master_wstrb = wmask[3:0];	// @[src/main/scala/npc/core/LSU.scala:68:7, :89:26, :134:20]
  assign io_master_bready = io_out_ready;	// @[src/main/scala/npc/core/LSU.scala:68:7]
  assign io_master_arvalid = io_master_arvalid_0;	// @[src/main/scala/npc/core/LSU.scala:68:7, :139:49]
  assign io_master_araddr = io_in_bits_alu_csr_Out;	// @[src/main/scala/npc/core/LSU.scala:68:7]
  assign io_master_rready = io_out_ready;	// @[src/main/scala/npc/core/LSU.scala:68:7]
  assign io_RegFileAccess_wa = io_in_bits_wa;	// @[src/main/scala/npc/core/LSU.scala:68:7]
  assign io_RegFileAccess_we = io_in_bits_control_regWe & io_in_valid;	// @[src/main/scala/npc/core/LSU.scala:68:7, :156:49]
endmodule

module WBU(	// @[src/main/scala/npc/core/WBU.scala:24:7]
  output        io_in_ready,	// @[src/main/scala/npc/core/WBU.scala:25:14]
  input         io_in_valid,	// @[src/main/scala/npc/core/WBU.scala:25:14]
  input  [3:0]  io_in_bits_wa,	// @[src/main/scala/npc/core/WBU.scala:25:14]
  input  [31:0] io_in_bits_wd,	// @[src/main/scala/npc/core/WBU.scala:25:14]
  input         io_in_bits_control_regWe,	// @[src/main/scala/npc/core/WBU.scala:25:14]
  output        io_out_valid,	// @[src/main/scala/npc/core/WBU.scala:25:14]
  output [3:0]  io_RegFileAccess_wa,	// @[src/main/scala/npc/core/WBU.scala:25:14]
  output        io_RegFileAccess_we,	// @[src/main/scala/npc/core/WBU.scala:25:14]
  output [31:0] io_RegFileAccess_wd	// @[src/main/scala/npc/core/WBU.scala:25:14]
);

  assign io_in_ready = 1'h1;	// @[src/main/scala/npc/core/WBU.scala:24:7, :32:27]
  assign io_out_valid = io_in_valid;	// @[src/main/scala/npc/core/WBU.scala:24:7]
  assign io_RegFileAccess_wa = io_in_bits_wa;	// @[src/main/scala/npc/core/WBU.scala:24:7]
  assign io_RegFileAccess_we = io_in_bits_control_regWe & io_in_valid;	// @[src/main/scala/npc/core/WBU.scala:24:7, :37:41]
  assign io_RegFileAccess_wd = io_in_bits_wd;	// @[src/main/scala/npc/core/WBU.scala:24:7]
endmodule

module RegFile(	// @[src/main/scala/npc/core/RegFile.scala:24:7]
  input         clock,	// @[src/main/scala/npc/core/RegFile.scala:24:7]
  input  [3:0]  io_in_ra1,	// @[src/main/scala/npc/core/RegFile.scala:27:18]
                io_in_ra2,	// @[src/main/scala/npc/core/RegFile.scala:27:18]
                io_in_wa,	// @[src/main/scala/npc/core/RegFile.scala:27:18]
  input         io_in_we,	// @[src/main/scala/npc/core/RegFile.scala:27:18]
  input  [31:0] io_in_wd,	// @[src/main/scala/npc/core/RegFile.scala:27:18]
  output [31:0] io_out_rd1,	// @[src/main/scala/npc/core/RegFile.scala:27:18]
                io_out_rd2	// @[src/main/scala/npc/core/RegFile.scala:27:18]
);

  reg [31:0] reg_1;	// @[src/main/scala/npc/core/RegFile.scala:29:65]
  reg [31:0] reg_2;	// @[src/main/scala/npc/core/RegFile.scala:29:65]
  reg [31:0] reg_3;	// @[src/main/scala/npc/core/RegFile.scala:29:65]
  reg [31:0] reg_4;	// @[src/main/scala/npc/core/RegFile.scala:29:65]
  reg [31:0] reg_5;	// @[src/main/scala/npc/core/RegFile.scala:29:65]
  reg [31:0] reg_6;	// @[src/main/scala/npc/core/RegFile.scala:29:65]
  reg [31:0] reg_7;	// @[src/main/scala/npc/core/RegFile.scala:29:65]
  reg [31:0] reg_8;	// @[src/main/scala/npc/core/RegFile.scala:29:65]
  reg [31:0] reg_9;	// @[src/main/scala/npc/core/RegFile.scala:29:65]
  reg [31:0] reg_10;	// @[src/main/scala/npc/core/RegFile.scala:29:65]
  reg [31:0] reg_11;	// @[src/main/scala/npc/core/RegFile.scala:29:65]
  reg [31:0] reg_12;	// @[src/main/scala/npc/core/RegFile.scala:29:65]
  reg [31:0] reg_13;	// @[src/main/scala/npc/core/RegFile.scala:29:65]
  reg [31:0] reg_14;	// @[src/main/scala/npc/core/RegFile.scala:29:65]
  reg [31:0] reg_15;	// @[src/main/scala/npc/core/RegFile.scala:29:65]
  reg [31:0] casez_tmp;	// @[src/main/scala/npc/core/RegFile.scala:35:45]
  always_comb begin	// @[src/main/scala/npc/core/RegFile.scala:35:45]
    casez (io_in_ra1)	// @[src/main/scala/npc/core/RegFile.scala:35:45]
      4'b0000:
        casez_tmp = 32'h0;	// @[src/main/scala/npc/core/RegFile.scala:29:24, :35:45]
      4'b0001:
        casez_tmp = reg_1;	// @[src/main/scala/npc/core/RegFile.scala:29:65, :35:45]
      4'b0010:
        casez_tmp = reg_2;	// @[src/main/scala/npc/core/RegFile.scala:29:65, :35:45]
      4'b0011:
        casez_tmp = reg_3;	// @[src/main/scala/npc/core/RegFile.scala:29:65, :35:45]
      4'b0100:
        casez_tmp = reg_4;	// @[src/main/scala/npc/core/RegFile.scala:29:65, :35:45]
      4'b0101:
        casez_tmp = reg_5;	// @[src/main/scala/npc/core/RegFile.scala:29:65, :35:45]
      4'b0110:
        casez_tmp = reg_6;	// @[src/main/scala/npc/core/RegFile.scala:29:65, :35:45]
      4'b0111:
        casez_tmp = reg_7;	// @[src/main/scala/npc/core/RegFile.scala:29:65, :35:45]
      4'b1000:
        casez_tmp = reg_8;	// @[src/main/scala/npc/core/RegFile.scala:29:65, :35:45]
      4'b1001:
        casez_tmp = reg_9;	// @[src/main/scala/npc/core/RegFile.scala:29:65, :35:45]
      4'b1010:
        casez_tmp = reg_10;	// @[src/main/scala/npc/core/RegFile.scala:29:65, :35:45]
      4'b1011:
        casez_tmp = reg_11;	// @[src/main/scala/npc/core/RegFile.scala:29:65, :35:45]
      4'b1100:
        casez_tmp = reg_12;	// @[src/main/scala/npc/core/RegFile.scala:29:65, :35:45]
      4'b1101:
        casez_tmp = reg_13;	// @[src/main/scala/npc/core/RegFile.scala:29:65, :35:45]
      4'b1110:
        casez_tmp = reg_14;	// @[src/main/scala/npc/core/RegFile.scala:29:65, :35:45]
      default:
        casez_tmp = reg_15;	// @[src/main/scala/npc/core/RegFile.scala:29:65, :35:45]
    endcase	// @[src/main/scala/npc/core/RegFile.scala:35:45]
  end // always_comb
  reg [31:0] casez_tmp_0;	// @[src/main/scala/npc/core/RegFile.scala:36:45]
  always_comb begin	// @[src/main/scala/npc/core/RegFile.scala:35:45]
    casez (io_in_ra2)	// @[src/main/scala/npc/core/RegFile.scala:35:45]
      4'b0000:
        casez_tmp_0 = 32'h0;	// @[src/main/scala/npc/core/RegFile.scala:29:24, :35:45]
      4'b0001:
        casez_tmp_0 = reg_1;	// @[src/main/scala/npc/core/RegFile.scala:29:65, :35:45]
      4'b0010:
        casez_tmp_0 = reg_2;	// @[src/main/scala/npc/core/RegFile.scala:29:65, :35:45]
      4'b0011:
        casez_tmp_0 = reg_3;	// @[src/main/scala/npc/core/RegFile.scala:29:65, :35:45]
      4'b0100:
        casez_tmp_0 = reg_4;	// @[src/main/scala/npc/core/RegFile.scala:29:65, :35:45]
      4'b0101:
        casez_tmp_0 = reg_5;	// @[src/main/scala/npc/core/RegFile.scala:29:65, :35:45]
      4'b0110:
        casez_tmp_0 = reg_6;	// @[src/main/scala/npc/core/RegFile.scala:29:65, :35:45]
      4'b0111:
        casez_tmp_0 = reg_7;	// @[src/main/scala/npc/core/RegFile.scala:29:65, :35:45]
      4'b1000:
        casez_tmp_0 = reg_8;	// @[src/main/scala/npc/core/RegFile.scala:29:65, :35:45]
      4'b1001:
        casez_tmp_0 = reg_9;	// @[src/main/scala/npc/core/RegFile.scala:29:65, :35:45]
      4'b1010:
        casez_tmp_0 = reg_10;	// @[src/main/scala/npc/core/RegFile.scala:29:65, :35:45]
      4'b1011:
        casez_tmp_0 = reg_11;	// @[src/main/scala/npc/core/RegFile.scala:29:65, :35:45]
      4'b1100:
        casez_tmp_0 = reg_12;	// @[src/main/scala/npc/core/RegFile.scala:29:65, :35:45]
      4'b1101:
        casez_tmp_0 = reg_13;	// @[src/main/scala/npc/core/RegFile.scala:29:65, :35:45]
      4'b1110:
        casez_tmp_0 = reg_14;	// @[src/main/scala/npc/core/RegFile.scala:29:65, :35:45]
      default:
        casez_tmp_0 = reg_15;	// @[src/main/scala/npc/core/RegFile.scala:29:65, :35:45]
    endcase	// @[src/main/scala/npc/core/RegFile.scala:35:45]
  end // always_comb
  always @(posedge clock) begin	// @[src/main/scala/npc/core/RegFile.scala:24:7]
    if (io_in_we & io_in_wa == 4'h1)	// @[src/main/scala/npc/core/RegFile.scala:24:7, :31:{28,40}]
      reg_1 <= io_in_wd;	// @[src/main/scala/npc/core/RegFile.scala:29:65]
    if (io_in_we & io_in_wa == 4'h2)	// @[src/main/scala/npc/core/RegFile.scala:24:7, :31:{28,40}]
      reg_2 <= io_in_wd;	// @[src/main/scala/npc/core/RegFile.scala:29:65]
    if (io_in_we & io_in_wa == 4'h3)	// @[src/main/scala/npc/core/RegFile.scala:24:7, :31:{28,40}]
      reg_3 <= io_in_wd;	// @[src/main/scala/npc/core/RegFile.scala:29:65]
    if (io_in_we & io_in_wa == 4'h4)	// @[src/main/scala/npc/core/RegFile.scala:24:7, :31:{28,40}]
      reg_4 <= io_in_wd;	// @[src/main/scala/npc/core/RegFile.scala:29:65]
    if (io_in_we & io_in_wa == 4'h5)	// @[src/main/scala/npc/core/RegFile.scala:24:7, :31:{28,40}]
      reg_5 <= io_in_wd;	// @[src/main/scala/npc/core/RegFile.scala:29:65]
    if (io_in_we & io_in_wa == 4'h6)	// @[src/main/scala/npc/core/RegFile.scala:24:7, :31:{28,40}]
      reg_6 <= io_in_wd;	// @[src/main/scala/npc/core/RegFile.scala:29:65]
    if (io_in_we & io_in_wa == 4'h7)	// @[src/main/scala/npc/core/RegFile.scala:24:7, :31:{28,40}]
      reg_7 <= io_in_wd;	// @[src/main/scala/npc/core/RegFile.scala:29:65]
    if (io_in_we & io_in_wa == 4'h8)	// @[src/main/scala/npc/core/RegFile.scala:24:7, :31:{28,40}]
      reg_8 <= io_in_wd;	// @[src/main/scala/npc/core/RegFile.scala:29:65]
    if (io_in_we & io_in_wa == 4'h9)	// @[src/main/scala/npc/core/RegFile.scala:24:7, :31:{28,40}]
      reg_9 <= io_in_wd;	// @[src/main/scala/npc/core/RegFile.scala:29:65]
    if (io_in_we & io_in_wa == 4'hA)	// @[src/main/scala/npc/core/RegFile.scala:24:7, :31:{28,40}]
      reg_10 <= io_in_wd;	// @[src/main/scala/npc/core/RegFile.scala:29:65]
    if (io_in_we & io_in_wa == 4'hB)	// @[src/main/scala/npc/core/RegFile.scala:24:7, :31:{28,40}]
      reg_11 <= io_in_wd;	// @[src/main/scala/npc/core/RegFile.scala:29:65]
    if (io_in_we & io_in_wa == 4'hC)	// @[src/main/scala/npc/core/RegFile.scala:24:7, :31:{28,40}]
      reg_12 <= io_in_wd;	// @[src/main/scala/npc/core/RegFile.scala:29:65]
    if (io_in_we & io_in_wa == 4'hD)	// @[src/main/scala/npc/core/RegFile.scala:24:7, :31:{28,40}]
      reg_13 <= io_in_wd;	// @[src/main/scala/npc/core/RegFile.scala:29:65]
    if (io_in_we & io_in_wa == 4'hE)	// @[src/main/scala/npc/core/RegFile.scala:24:7, :31:{28,40}]
      reg_14 <= io_in_wd;	// @[src/main/scala/npc/core/RegFile.scala:29:65]
    if (io_in_we & (&io_in_wa))	// @[src/main/scala/npc/core/RegFile.scala:31:{28,40}]
      reg_15 <= io_in_wd;	// @[src/main/scala/npc/core/RegFile.scala:29:65]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/npc/core/RegFile.scala:24:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/npc/core/RegFile.scala:24:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/npc/core/RegFile.scala:24:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:14];	// @[src/main/scala/npc/core/RegFile.scala:24:7]
    initial begin	// @[src/main/scala/npc/core/RegFile.scala:24:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/npc/core/RegFile.scala:24:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/npc/core/RegFile.scala:24:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/npc/core/RegFile.scala:24:7]
        for (logic [3:0] i = 4'h0; i < 4'hF; i += 4'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/npc/core/RegFile.scala:24:7]
        end	// @[src/main/scala/npc/core/RegFile.scala:24:7]
        reg_1 = _RANDOM[4'h0];	// @[src/main/scala/npc/core/RegFile.scala:24:7, :29:65]
        reg_2 = _RANDOM[4'h1];	// @[src/main/scala/npc/core/RegFile.scala:24:7, :29:65]
        reg_3 = _RANDOM[4'h2];	// @[src/main/scala/npc/core/RegFile.scala:24:7, :29:65]
        reg_4 = _RANDOM[4'h3];	// @[src/main/scala/npc/core/RegFile.scala:24:7, :29:65]
        reg_5 = _RANDOM[4'h4];	// @[src/main/scala/npc/core/RegFile.scala:24:7, :29:65]
        reg_6 = _RANDOM[4'h5];	// @[src/main/scala/npc/core/RegFile.scala:24:7, :29:65]
        reg_7 = _RANDOM[4'h6];	// @[src/main/scala/npc/core/RegFile.scala:24:7, :29:65]
        reg_8 = _RANDOM[4'h7];	// @[src/main/scala/npc/core/RegFile.scala:24:7, :29:65]
        reg_9 = _RANDOM[4'h8];	// @[src/main/scala/npc/core/RegFile.scala:24:7, :29:65]
        reg_10 = _RANDOM[4'h9];	// @[src/main/scala/npc/core/RegFile.scala:24:7, :29:65]
        reg_11 = _RANDOM[4'hA];	// @[src/main/scala/npc/core/RegFile.scala:24:7, :29:65]
        reg_12 = _RANDOM[4'hB];	// @[src/main/scala/npc/core/RegFile.scala:24:7, :29:65]
        reg_13 = _RANDOM[4'hC];	// @[src/main/scala/npc/core/RegFile.scala:24:7, :29:65]
        reg_14 = _RANDOM[4'hD];	// @[src/main/scala/npc/core/RegFile.scala:24:7, :29:65]
        reg_15 = _RANDOM[4'hE];	// @[src/main/scala/npc/core/RegFile.scala:24:7, :29:65]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/npc/core/RegFile.scala:24:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/npc/core/RegFile.scala:24:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_out_rd1 = casez_tmp;	// @[src/main/scala/npc/core/RegFile.scala:24:7, :35:45]
  assign io_out_rd2 = casez_tmp_0;	// @[src/main/scala/npc/core/RegFile.scala:24:7, :36:45]
endmodule

module NPCImpl(	// @[src/main/scala/npc/NPC.scala:45:7]
  input         clock,	// @[src/main/scala/npc/NPC.scala:45:7]
                reset,	// @[src/main/scala/npc/NPC.scala:45:7]
                io_master_awready,	// @[src/main/scala/npc/NPC.scala:46:14]
  output        io_master_awvalid,	// @[src/main/scala/npc/NPC.scala:46:14]
  output [31:0] io_master_awaddr,	// @[src/main/scala/npc/NPC.scala:46:14]
  input         io_master_wready,	// @[src/main/scala/npc/NPC.scala:46:14]
  output        io_master_wvalid,	// @[src/main/scala/npc/NPC.scala:46:14]
  output [31:0] io_master_wdata,	// @[src/main/scala/npc/NPC.scala:46:14]
  output [3:0]  io_master_wstrb,	// @[src/main/scala/npc/NPC.scala:46:14]
  output        io_master_bready,	// @[src/main/scala/npc/NPC.scala:46:14]
  input         io_master_bvalid,	// @[src/main/scala/npc/NPC.scala:46:14]
                io_master_arready,	// @[src/main/scala/npc/NPC.scala:46:14]
  output        io_master_arvalid,	// @[src/main/scala/npc/NPC.scala:46:14]
  output [31:0] io_master_araddr,	// @[src/main/scala/npc/NPC.scala:46:14]
  output        io_master_rready,	// @[src/main/scala/npc/NPC.scala:46:14]
  input         io_master_rvalid,	// @[src/main/scala/npc/NPC.scala:46:14]
  input  [31:0] io_master_rdata,	// @[src/main/scala/npc/NPC.scala:46:14]
  output [7:0]  io_master_arlen,	// @[src/main/scala/npc/NPC.scala:46:14]
  input         io_master_rlast	// @[src/main/scala/npc/NPC.scala:46:14]
);

  wire [31:0] _RegFile_io_out_rd1;	// @[src/main/scala/npc/NPC.scala:55:23]
  wire [31:0] _RegFile_io_out_rd2;	// @[src/main/scala/npc/NPC.scala:55:23]
  wire        _WBU_io_in_ready;	// @[src/main/scala/npc/NPC.scala:54:23]
  wire        _WBU_io_out_valid;	// @[src/main/scala/npc/NPC.scala:54:23]
  wire [3:0]  _WBU_io_RegFileAccess_wa;	// @[src/main/scala/npc/NPC.scala:54:23]
  wire        _WBU_io_RegFileAccess_we;	// @[src/main/scala/npc/NPC.scala:54:23]
  wire [31:0] _WBU_io_RegFileAccess_wd;	// @[src/main/scala/npc/NPC.scala:54:23]
  wire        _LSU_io_in_ready;	// @[src/main/scala/npc/NPC.scala:53:23]
  wire        _LSU_io_out_valid;	// @[src/main/scala/npc/NPC.scala:53:23]
  wire [3:0]  _LSU_io_out_bits_wa;	// @[src/main/scala/npc/NPC.scala:53:23]
  wire [31:0] _LSU_io_out_bits_wd;	// @[src/main/scala/npc/NPC.scala:53:23]
  wire        _LSU_io_out_bits_control_regWe;	// @[src/main/scala/npc/NPC.scala:53:23]
  wire        _LSU_io_master_awvalid;	// @[src/main/scala/npc/NPC.scala:53:23]
  wire [31:0] _LSU_io_master_awaddr;	// @[src/main/scala/npc/NPC.scala:53:23]
  wire        _LSU_io_master_wvalid;	// @[src/main/scala/npc/NPC.scala:53:23]
  wire [31:0] _LSU_io_master_wdata;	// @[src/main/scala/npc/NPC.scala:53:23]
  wire [3:0]  _LSU_io_master_wstrb;	// @[src/main/scala/npc/NPC.scala:53:23]
  wire        _LSU_io_master_bready;	// @[src/main/scala/npc/NPC.scala:53:23]
  wire        _LSU_io_master_arvalid;	// @[src/main/scala/npc/NPC.scala:53:23]
  wire [31:0] _LSU_io_master_araddr;	// @[src/main/scala/npc/NPC.scala:53:23]
  wire        _LSU_io_master_rready;	// @[src/main/scala/npc/NPC.scala:53:23]
  wire [3:0]  _LSU_io_RegFileAccess_wa;	// @[src/main/scala/npc/NPC.scala:53:23]
  wire        _LSU_io_RegFileAccess_we;	// @[src/main/scala/npc/NPC.scala:53:23]
  wire        _EXU_io_in_ready;	// @[src/main/scala/npc/NPC.scala:52:23]
  wire        _EXU_io_out_valid;	// @[src/main/scala/npc/NPC.scala:52:23]
  wire [3:0]  _EXU_io_out_bits_wa;	// @[src/main/scala/npc/NPC.scala:52:23]
  wire [31:0] _EXU_io_out_bits_alu_csr_Out;	// @[src/main/scala/npc/NPC.scala:52:23]
  wire [31:0] _EXU_io_out_bits_wdata;	// @[src/main/scala/npc/NPC.scala:52:23]
  wire        _EXU_io_out_bits_control_regWe;	// @[src/main/scala/npc/NPC.scala:52:23]
  wire        _EXU_io_out_bits_control_wbSrc;	// @[src/main/scala/npc/NPC.scala:52:23]
  wire        _EXU_io_out_bits_control_memRen;	// @[src/main/scala/npc/NPC.scala:52:23]
  wire        _EXU_io_out_bits_control_memWen;	// @[src/main/scala/npc/NPC.scala:52:23]
  wire [2:0]  _EXU_io_out_bits_control_memOp;	// @[src/main/scala/npc/NPC.scala:52:23]
  wire        _EXU_io_jump;	// @[src/main/scala/npc/NPC.scala:52:23]
  wire [31:0] _EXU_io_nextPC;	// @[src/main/scala/npc/NPC.scala:52:23]
  wire [3:0]  _EXU_io_RegFileAccess_wa;	// @[src/main/scala/npc/NPC.scala:52:23]
  wire        _EXU_io_RegFileAccess_we;	// @[src/main/scala/npc/NPC.scala:52:23]
  wire        _IDU_io_in_ready;	// @[src/main/scala/npc/NPC.scala:51:23]
  wire        _IDU_io_out_valid;	// @[src/main/scala/npc/NPC.scala:51:23]
  wire [31:0] _IDU_io_out_bits_aluASrc;	// @[src/main/scala/npc/NPC.scala:51:23]
  wire [31:0] _IDU_io_out_bits_aluBSrc;	// @[src/main/scala/npc/NPC.scala:51:23]
  wire [31:0] _IDU_io_out_bits_jumpASrc;	// @[src/main/scala/npc/NPC.scala:51:23]
  wire [31:0] _IDU_io_out_bits_jumpBSrc;	// @[src/main/scala/npc/NPC.scala:51:23]
  wire [3:0]  _IDU_io_out_bits_ra1;	// @[src/main/scala/npc/NPC.scala:51:23]
  wire [3:0]  _IDU_io_out_bits_wa;	// @[src/main/scala/npc/NPC.scala:51:23]
  wire        _IDU_io_out_bits_control_regWe;	// @[src/main/scala/npc/NPC.scala:51:23]
  wire [1:0]  _IDU_io_out_bits_control_wbSrc;	// @[src/main/scala/npc/NPC.scala:51:23]
  wire [2:0]  _IDU_io_out_bits_control_aluSel;	// @[src/main/scala/npc/NPC.scala:51:23]
  wire        _IDU_io_out_bits_control_isArith;	// @[src/main/scala/npc/NPC.scala:51:23]
  wire        _IDU_io_out_bits_control_isLeft;	// @[src/main/scala/npc/NPC.scala:51:23]
  wire        _IDU_io_out_bits_control_isUnsigned;	// @[src/main/scala/npc/NPC.scala:51:23]
  wire        _IDU_io_out_bits_control_isSub;	// @[src/main/scala/npc/NPC.scala:51:23]
  wire        _IDU_io_out_bits_control_csrSrc;	// @[src/main/scala/npc/NPC.scala:51:23]
  wire [2:0]  _IDU_io_out_bits_control_csrCtr;	// @[src/main/scala/npc/NPC.scala:51:23]
  wire [2:0]  _IDU_io_out_bits_control_brType;	// @[src/main/scala/npc/NPC.scala:51:23]
  wire        _IDU_io_out_bits_control_pcSrc;	// @[src/main/scala/npc/NPC.scala:51:23]
  wire        _IDU_io_out_bits_control_memRen;	// @[src/main/scala/npc/NPC.scala:51:23]
  wire        _IDU_io_out_bits_control_memWen;	// @[src/main/scala/npc/NPC.scala:51:23]
  wire [2:0]  _IDU_io_out_bits_control_memOp;	// @[src/main/scala/npc/NPC.scala:51:23]
  wire [3:0]  _IDU_io_RegFileAccess_ra1;	// @[src/main/scala/npc/NPC.scala:51:23]
  wire [3:0]  _IDU_io_RegFileAccess_ra2;	// @[src/main/scala/npc/NPC.scala:51:23]
  wire        _IDU_io_fence_i;	// @[src/main/scala/npc/NPC.scala:51:23]
  wire        _ICache_io_in_ready;	// @[src/main/scala/npc/NPC.scala:50:23]
  wire        _ICache_io_out_valid;	// @[src/main/scala/npc/NPC.scala:50:23]
  wire [31:0] _ICache_io_out_bits_pc;	// @[src/main/scala/npc/NPC.scala:50:23]
  wire [31:0] _ICache_io_out_bits_instruction;	// @[src/main/scala/npc/NPC.scala:50:23]
  wire        _ICache_io_master_arvalid;	// @[src/main/scala/npc/NPC.scala:50:23]
  wire [31:0] _ICache_io_master_araddr;	// @[src/main/scala/npc/NPC.scala:50:23]
  wire        _ICache_io_master_rready;	// @[src/main/scala/npc/NPC.scala:50:23]
  wire [7:0]  _ICache_io_master_arlen;	// @[src/main/scala/npc/NPC.scala:50:23]
  wire [31:0] _IFU_io_out_bits_pc;	// @[src/main/scala/npc/NPC.scala:49:23]
  reg  [31:0] ICache_io_in_bits_r_pc;	// @[src/main/scala/npc/NPC.scala:27:33]
  reg         ICache_io_in_valid_REG;	// @[src/main/scala/npc/NPC.scala:31:47]
  wire        _ICache_io_in_valid_T_6 = ~_EXU_io_jump & ICache_io_in_valid_REG;	// @[src/main/scala/npc/NPC.scala:31:{26,37,47}, :52:23]
  reg  [31:0] IDU_io_in_bits_r_pc;	// @[src/main/scala/npc/NPC.scala:27:33]
  reg  [31:0] IDU_io_in_bits_r_instruction;	// @[src/main/scala/npc/NPC.scala:27:33]
  reg         IDU_io_in_valid_REG;	// @[src/main/scala/npc/NPC.scala:31:47]
  wire        _IDU_io_in_valid_T_6 = ~_EXU_io_jump & IDU_io_in_valid_REG;	// @[src/main/scala/npc/NPC.scala:31:{26,37,47}, :52:23]
  reg  [31:0] EXU_io_in_bits_r_aluASrc;	// @[src/main/scala/npc/NPC.scala:27:33]
  reg  [31:0] EXU_io_in_bits_r_aluBSrc;	// @[src/main/scala/npc/NPC.scala:27:33]
  reg  [31:0] EXU_io_in_bits_r_jumpASrc;	// @[src/main/scala/npc/NPC.scala:27:33]
  reg  [31:0] EXU_io_in_bits_r_jumpBSrc;	// @[src/main/scala/npc/NPC.scala:27:33]
  reg  [3:0]  EXU_io_in_bits_r_ra1;	// @[src/main/scala/npc/NPC.scala:27:33]
  reg  [3:0]  EXU_io_in_bits_r_wa;	// @[src/main/scala/npc/NPC.scala:27:33]
  reg         EXU_io_in_bits_r_control_regWe;	// @[src/main/scala/npc/NPC.scala:27:33]
  reg  [1:0]  EXU_io_in_bits_r_control_wbSrc;	// @[src/main/scala/npc/NPC.scala:27:33]
  reg  [2:0]  EXU_io_in_bits_r_control_aluSel;	// @[src/main/scala/npc/NPC.scala:27:33]
  reg         EXU_io_in_bits_r_control_isArith;	// @[src/main/scala/npc/NPC.scala:27:33]
  reg         EXU_io_in_bits_r_control_isLeft;	// @[src/main/scala/npc/NPC.scala:27:33]
  reg         EXU_io_in_bits_r_control_isUnsigned;	// @[src/main/scala/npc/NPC.scala:27:33]
  reg         EXU_io_in_bits_r_control_isSub;	// @[src/main/scala/npc/NPC.scala:27:33]
  reg         EXU_io_in_bits_r_control_csrSrc;	// @[src/main/scala/npc/NPC.scala:27:33]
  reg  [2:0]  EXU_io_in_bits_r_control_csrCtr;	// @[src/main/scala/npc/NPC.scala:27:33]
  reg  [2:0]  EXU_io_in_bits_r_control_brType;	// @[src/main/scala/npc/NPC.scala:27:33]
  reg         EXU_io_in_bits_r_control_pcSrc;	// @[src/main/scala/npc/NPC.scala:27:33]
  reg         EXU_io_in_bits_r_control_memRen;	// @[src/main/scala/npc/NPC.scala:27:33]
  reg         EXU_io_in_bits_r_control_memWen;	// @[src/main/scala/npc/NPC.scala:27:33]
  reg  [2:0]  EXU_io_in_bits_r_control_memOp;	// @[src/main/scala/npc/NPC.scala:27:33]
  reg         EXU_io_in_valid_REG;	// @[src/main/scala/npc/NPC.scala:29:33]
  reg  [3:0]  LSU_io_in_bits_r_wa;	// @[src/main/scala/npc/NPC.scala:27:33]
  reg  [31:0] LSU_io_in_bits_r_alu_csr_Out;	// @[src/main/scala/npc/NPC.scala:27:33]
  reg  [31:0] LSU_io_in_bits_r_wdata;	// @[src/main/scala/npc/NPC.scala:27:33]
  reg         LSU_io_in_bits_r_control_regWe;	// @[src/main/scala/npc/NPC.scala:27:33]
  reg         LSU_io_in_bits_r_control_wbSrc;	// @[src/main/scala/npc/NPC.scala:27:33]
  reg         LSU_io_in_bits_r_control_memRen;	// @[src/main/scala/npc/NPC.scala:27:33]
  reg         LSU_io_in_bits_r_control_memWen;	// @[src/main/scala/npc/NPC.scala:27:33]
  reg  [2:0]  LSU_io_in_bits_r_control_memOp;	// @[src/main/scala/npc/NPC.scala:27:33]
  reg         LSU_io_in_valid_REG;	// @[src/main/scala/npc/NPC.scala:29:33]
  reg  [3:0]  WBU_io_in_bits_r_wa;	// @[src/main/scala/npc/NPC.scala:27:33]
  reg  [31:0] WBU_io_in_bits_r_wd;	// @[src/main/scala/npc/NPC.scala:27:33]
  reg         WBU_io_in_bits_r_control_regWe;	// @[src/main/scala/npc/NPC.scala:27:33]
  reg         WBU_io_in_valid_REG;	// @[src/main/scala/npc/NPC.scala:29:33]
  wire        isEXURa1RAW =
    _EXU_io_RegFileAccess_we & (|_EXU_io_RegFileAccess_wa)
    & _IDU_io_RegFileAccess_ra1 == _EXU_io_RegFileAccess_wa;	// @[src/main/scala/npc/NPC.scala:51:23, :52:23, :70:{65,73,79}]
  wire        isEXURa2RAW =
    _EXU_io_RegFileAccess_we & (|_EXU_io_RegFileAccess_wa)
    & _IDU_io_RegFileAccess_ra2 == _EXU_io_RegFileAccess_wa;	// @[src/main/scala/npc/NPC.scala:51:23, :52:23, :70:{65,73,79}]
  wire        isEXUForward = ~(EXU_io_in_bits_r_control_wbSrc[0]) & _EXU_io_out_valid;	// @[src/main/scala/npc/NPC.scala:27:33, :52:23, :73:{24,53,57}]
  wire        isLSURa1RAW =
    _LSU_io_RegFileAccess_we & (|_LSU_io_RegFileAccess_wa)
    & _IDU_io_RegFileAccess_ra1 == _LSU_io_RegFileAccess_wa;	// @[src/main/scala/npc/NPC.scala:51:23, :53:23, :70:{65,73,79}]
  wire        isLSURa2RAW =
    _LSU_io_RegFileAccess_we & (|_LSU_io_RegFileAccess_wa)
    & _IDU_io_RegFileAccess_ra2 == _LSU_io_RegFileAccess_wa;	// @[src/main/scala/npc/NPC.scala:51:23, :53:23, :70:{65,73,79}]
  wire        isLSUForward =
    LSU_io_in_bits_r_control_wbSrc ? _LSU_io_out_valid : LSU_io_in_valid_REG;	// @[src/main/scala/npc/NPC.scala:27:33, :29:33, :53:23, :77:27]
  wire        isWBURa1RAW =
    _WBU_io_RegFileAccess_we & (|_WBU_io_RegFileAccess_wa)
    & _IDU_io_RegFileAccess_ra1 == _WBU_io_RegFileAccess_wa;	// @[src/main/scala/npc/NPC.scala:51:23, :54:23, :70:{65,73,79}]
  wire        isWBURa2RAW =
    _WBU_io_RegFileAccess_we & (|_WBU_io_RegFileAccess_wa)
    & _IDU_io_RegFileAccess_ra2 == _WBU_io_RegFileAccess_wa;	// @[src/main/scala/npc/NPC.scala:51:23, :54:23, :70:{65,73,79}]
  reg         writeState;	// @[src/main/scala/npc/axi4/AXI4.scala:381:30]
  reg         readState;	// @[src/main/scala/npc/axi4/AXI4.scala:385:30]
  reg         writeSelectedReg;	// @[src/main/scala/npc/axi4/AXI4.scala:393:37]
  reg         readSelectedReg;	// @[src/main/scala/npc/axi4/AXI4.scala:397:36]
  wire        _GEN = ~writeSelectedReg & writeState;	// @[src/main/scala/npc/axi4/AXI4.scala:381:30, :393:37, :413:29, :457:65]
  wire        _GEN_0 = _GEN & io_master_bvalid;	// @[src/main/scala/npc/axi4/AXI4.scala:449:16, :457:{65,81}, :471:29]
  wire        _GEN_1 = ~readSelectedReg & readState;	// @[src/main/scala/npc/axi4/AXI4.scala:385:30, :397:36, :421:28, :475:63]
  wire        _GEN_2 = _GEN_1 & io_master_rvalid;	// @[src/main/scala/npc/axi4/AXI4.scala:449:16, :475:{63,79}, :484:29]
  wire        _GEN_3 = writeSelectedReg & writeState;	// @[src/main/scala/npc/axi4/AXI4.scala:381:30, :393:37, :457:65]
  wire        _GEN_4 = _GEN_3 | ~_GEN;	// @[src/main/scala/npc/axi4/AXI4.scala:457:{65,81}, :460:29]
  wire        _GEN_5 = readSelectedReg & readState;	// @[src/main/scala/npc/axi4/AXI4.scala:385:30, :397:36, :475:63]
  wire        _GEN_6 = _GEN_5 & io_master_rvalid;	// @[src/main/scala/npc/axi4/AXI4.scala:449:16, :475:{63,79}, :484:29]
  wire [1:0]  _write_T = {1'h0, _LSU_io_master_awvalid} >> ~_LSU_io_master_awvalid;	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/npc/NPC.scala:31:26, :46:14, :50:23, :51:23, :53:23, :101:20, src/main/scala/npc/axi4/AXI4.scala:389:{32,62}, :394:41, :414:36, :415:35, :416:35]
  wire [1:0]  _read_T =
    {_ICache_io_master_arvalid, _LSU_io_master_arvalid} >> ~_LSU_io_master_arvalid;	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/npc/NPC.scala:31:26, :50:23, :53:23, :101:20, src/main/scala/npc/axi4/AXI4.scala:390:62, :398:39]
  wire        _IDU_io_in_valid_T_1 = _IDU_io_in_ready & _ICache_io_out_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/npc/NPC.scala:50:23, :51:23]
  wire        _EXU_io_in_valid_T = _EXU_io_in_ready & _IDU_io_out_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/npc/NPC.scala:51:23, :52:23]
  wire        _LSU_io_in_valid_T = _LSU_io_in_ready & _EXU_io_out_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/npc/NPC.scala:52:23, :53:23]
  wire        _WBU_io_in_valid_T = _WBU_io_in_ready & _LSU_io_out_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/npc/NPC.scala:53:23, :54:23]
  always @(posedge clock) begin	// @[src/main/scala/npc/NPC.scala:45:7]
    if (_ICache_io_in_ready)	// @[src/main/scala/npc/NPC.scala:50:23]
      ICache_io_in_bits_r_pc <= _IFU_io_out_bits_pc;	// @[src/main/scala/npc/NPC.scala:27:33, :49:23]
    if (_IDU_io_in_valid_T_1) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      IDU_io_in_bits_r_pc <= _ICache_io_out_bits_pc;	// @[src/main/scala/npc/NPC.scala:27:33, :50:23]
      IDU_io_in_bits_r_instruction <= _ICache_io_out_bits_instruction;	// @[src/main/scala/npc/NPC.scala:27:33, :50:23]
    end
    if (_EXU_io_in_valid_T) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      EXU_io_in_bits_r_aluASrc <= _IDU_io_out_bits_aluASrc;	// @[src/main/scala/npc/NPC.scala:27:33, :51:23]
      EXU_io_in_bits_r_aluBSrc <= _IDU_io_out_bits_aluBSrc;	// @[src/main/scala/npc/NPC.scala:27:33, :51:23]
      EXU_io_in_bits_r_jumpASrc <= _IDU_io_out_bits_jumpASrc;	// @[src/main/scala/npc/NPC.scala:27:33, :51:23]
      EXU_io_in_bits_r_jumpBSrc <= _IDU_io_out_bits_jumpBSrc;	// @[src/main/scala/npc/NPC.scala:27:33, :51:23]
      EXU_io_in_bits_r_ra1 <= _IDU_io_out_bits_ra1;	// @[src/main/scala/npc/NPC.scala:27:33, :51:23]
      EXU_io_in_bits_r_wa <= _IDU_io_out_bits_wa;	// @[src/main/scala/npc/NPC.scala:27:33, :51:23]
      EXU_io_in_bits_r_control_regWe <= _IDU_io_out_bits_control_regWe;	// @[src/main/scala/npc/NPC.scala:27:33, :51:23]
      EXU_io_in_bits_r_control_wbSrc <= _IDU_io_out_bits_control_wbSrc;	// @[src/main/scala/npc/NPC.scala:27:33, :51:23]
      EXU_io_in_bits_r_control_aluSel <= _IDU_io_out_bits_control_aluSel;	// @[src/main/scala/npc/NPC.scala:27:33, :51:23]
      EXU_io_in_bits_r_control_isArith <= _IDU_io_out_bits_control_isArith;	// @[src/main/scala/npc/NPC.scala:27:33, :51:23]
      EXU_io_in_bits_r_control_isLeft <= _IDU_io_out_bits_control_isLeft;	// @[src/main/scala/npc/NPC.scala:27:33, :51:23]
      EXU_io_in_bits_r_control_isUnsigned <= _IDU_io_out_bits_control_isUnsigned;	// @[src/main/scala/npc/NPC.scala:27:33, :51:23]
      EXU_io_in_bits_r_control_isSub <= _IDU_io_out_bits_control_isSub;	// @[src/main/scala/npc/NPC.scala:27:33, :51:23]
      EXU_io_in_bits_r_control_csrSrc <= _IDU_io_out_bits_control_csrSrc;	// @[src/main/scala/npc/NPC.scala:27:33, :51:23]
      EXU_io_in_bits_r_control_csrCtr <= _IDU_io_out_bits_control_csrCtr;	// @[src/main/scala/npc/NPC.scala:27:33, :51:23]
      EXU_io_in_bits_r_control_brType <= _IDU_io_out_bits_control_brType;	// @[src/main/scala/npc/NPC.scala:27:33, :51:23]
      EXU_io_in_bits_r_control_pcSrc <= _IDU_io_out_bits_control_pcSrc;	// @[src/main/scala/npc/NPC.scala:27:33, :51:23]
      EXU_io_in_bits_r_control_memRen <= _IDU_io_out_bits_control_memRen;	// @[src/main/scala/npc/NPC.scala:27:33, :51:23]
      EXU_io_in_bits_r_control_memWen <= _IDU_io_out_bits_control_memWen;	// @[src/main/scala/npc/NPC.scala:27:33, :51:23]
      EXU_io_in_bits_r_control_memOp <= _IDU_io_out_bits_control_memOp;	// @[src/main/scala/npc/NPC.scala:27:33, :51:23]
    end
    if (_LSU_io_in_valid_T) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      LSU_io_in_bits_r_wa <= _EXU_io_out_bits_wa;	// @[src/main/scala/npc/NPC.scala:27:33, :52:23]
      LSU_io_in_bits_r_alu_csr_Out <= _EXU_io_out_bits_alu_csr_Out;	// @[src/main/scala/npc/NPC.scala:27:33, :52:23]
      LSU_io_in_bits_r_wdata <= _EXU_io_out_bits_wdata;	// @[src/main/scala/npc/NPC.scala:27:33, :52:23]
      LSU_io_in_bits_r_control_regWe <= _EXU_io_out_bits_control_regWe;	// @[src/main/scala/npc/NPC.scala:27:33, :52:23]
      LSU_io_in_bits_r_control_wbSrc <= _EXU_io_out_bits_control_wbSrc;	// @[src/main/scala/npc/NPC.scala:27:33, :52:23]
      LSU_io_in_bits_r_control_memRen <= _EXU_io_out_bits_control_memRen;	// @[src/main/scala/npc/NPC.scala:27:33, :52:23]
      LSU_io_in_bits_r_control_memWen <= _EXU_io_out_bits_control_memWen;	// @[src/main/scala/npc/NPC.scala:27:33, :52:23]
      LSU_io_in_bits_r_control_memOp <= _EXU_io_out_bits_control_memOp;	// @[src/main/scala/npc/NPC.scala:27:33, :52:23]
    end
    if (_WBU_io_in_valid_T) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      WBU_io_in_bits_r_wa <= _LSU_io_out_bits_wa;	// @[src/main/scala/npc/NPC.scala:27:33, :53:23]
      WBU_io_in_bits_r_wd <= _LSU_io_out_bits_wd;	// @[src/main/scala/npc/NPC.scala:27:33, :53:23]
      WBU_io_in_bits_r_control_regWe <= _LSU_io_out_bits_control_regWe;	// @[src/main/scala/npc/NPC.scala:27:33, :53:23]
    end
    if (writeState) begin	// @[src/main/scala/npc/axi4/AXI4.scala:381:30]
    end
    else	// @[src/main/scala/npc/axi4/AXI4.scala:381:30]
      writeSelectedReg <= ~_LSU_io_master_awvalid;	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/npc/NPC.scala:31:26, :53:23, :101:20, src/main/scala/npc/axi4/AXI4.scala:393:37]
    if (readState) begin	// @[src/main/scala/npc/axi4/AXI4.scala:385:30]
    end
    else	// @[src/main/scala/npc/axi4/AXI4.scala:385:30]
      readSelectedReg <= ~_LSU_io_master_arvalid;	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/npc/NPC.scala:31:26, :53:23, :101:20, src/main/scala/npc/axi4/AXI4.scala:397:36]
    if (reset) begin	// @[src/main/scala/npc/NPC.scala:45:7]
      ICache_io_in_valid_REG <= 1'h0;	// @[src/main/scala/npc/NPC.scala:31:47, :46:14, :50:23, :51:23, src/main/scala/npc/axi4/AXI4.scala:389:32, :414:36, :415:35, :416:35]
      IDU_io_in_valid_REG <= 1'h0;	// @[src/main/scala/npc/NPC.scala:31:47, :46:14, :50:23, :51:23, src/main/scala/npc/axi4/AXI4.scala:389:32, :414:36, :415:35, :416:35]
      EXU_io_in_valid_REG <= 1'h0;	// @[src/main/scala/npc/NPC.scala:29:33, :46:14, :50:23, :51:23, src/main/scala/npc/axi4/AXI4.scala:389:32, :414:36, :415:35, :416:35]
      LSU_io_in_valid_REG <= 1'h0;	// @[src/main/scala/npc/NPC.scala:29:33, :46:14, :50:23, :51:23, src/main/scala/npc/axi4/AXI4.scala:389:32, :414:36, :415:35, :416:35]
      WBU_io_in_valid_REG <= 1'h0;	// @[src/main/scala/npc/NPC.scala:29:33, :46:14, :50:23, :51:23, src/main/scala/npc/axi4/AXI4.scala:389:32, :414:36, :415:35, :416:35]
      writeState <= 1'h0;	// @[src/main/scala/npc/NPC.scala:46:14, :50:23, :51:23, src/main/scala/npc/axi4/AXI4.scala:381:30, :389:32, :414:36, :415:35, :416:35]
      readState <= 1'h0;	// @[src/main/scala/npc/NPC.scala:46:14, :50:23, :51:23, src/main/scala/npc/axi4/AXI4.scala:385:30, :389:32, :414:36, :415:35, :416:35]
    end
    else begin	// @[src/main/scala/npc/NPC.scala:45:7]
      ICache_io_in_valid_REG <=
        _ICache_io_in_ready | ~_IDU_io_in_valid_T_1 & _ICache_io_in_valid_T_6;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/npc/NPC.scala:31:{37,47,62,66,81}, :50:23]
      IDU_io_in_valid_REG <=
        _IDU_io_in_valid_T_1 | ~_EXU_io_in_valid_T & _IDU_io_in_valid_T_6;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/npc/NPC.scala:31:{37,47,62,66,81}]
      EXU_io_in_valid_REG <=
        _EXU_io_in_valid_T | ~_LSU_io_in_valid_T & EXU_io_in_valid_REG;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/npc/NPC.scala:29:{33,47,51,66}]
      LSU_io_in_valid_REG <=
        _LSU_io_in_valid_T | ~_WBU_io_in_valid_T & LSU_io_in_valid_REG;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/npc/NPC.scala:29:{33,47,51,66}]
      WBU_io_in_valid_REG <=
        _WBU_io_in_valid_T | ~_WBU_io_out_valid & WBU_io_in_valid_REG;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/npc/NPC.scala:29:{33,47,51,66}, :54:23]
      if (writeState)	// @[src/main/scala/npc/axi4/AXI4.scala:381:30]
        writeState <= ~(~writeSelectedReg & _GEN_0 & _LSU_io_master_bready);	// @[src/main/scala/npc/NPC.scala:31:26, :53:23, :101:20, src/main/scala/npc/axi4/AXI4.scala:381:30, :393:37, :413:38, :416:16, :437:26, :449:16, :457:81, :471:29]
      else	// @[src/main/scala/npc/axi4/AXI4.scala:381:30]
        writeState <= _write_T[0];	// @[src/main/scala/npc/axi4/AXI4.scala:381:30, :394:41]
      if (readState)	// @[src/main/scala/npc/axi4/AXI4.scala:385:30]
        readState <=
          ~((readSelectedReg
               ? _GEN_6 & _ICache_io_master_rready
               : _GEN_2 & _LSU_io_master_rready) & (readSelectedReg ? _GEN_5 : _GEN_1)
            & io_master_rlast);	// @[src/main/scala/npc/NPC.scala:31:26, :50:23, :53:23, :101:20, src/main/scala/npc/axi4/AXI4.scala:385:30, :397:36, :406:46, :421:37, :423:{16,35}, :424:16, :444:{26,33}, :449:16, :475:{63,79}, :484:29, :487:29]
      else	// @[src/main/scala/npc/axi4/AXI4.scala:385:30]
        readState <= _read_T[0];	// @[src/main/scala/npc/axi4/AXI4.scala:385:30, :398:39]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/npc/NPC.scala:45:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/npc/NPC.scala:45:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/npc/NPC.scala:45:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:11];	// @[src/main/scala/npc/NPC.scala:45:7]
    initial begin	// @[src/main/scala/npc/NPC.scala:45:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/npc/NPC.scala:45:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/npc/NPC.scala:45:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/npc/NPC.scala:45:7]
        for (logic [3:0] i = 4'h0; i < 4'hC; i += 4'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/npc/NPC.scala:45:7]
        end	// @[src/main/scala/npc/NPC.scala:45:7]
        ICache_io_in_bits_r_pc = _RANDOM[4'h0];	// @[src/main/scala/npc/NPC.scala:27:33, :45:7]
        ICache_io_in_valid_REG = _RANDOM[4'h1][0];	// @[src/main/scala/npc/NPC.scala:31:47, :45:7]
        IDU_io_in_bits_r_pc = {_RANDOM[4'h1][31:1], _RANDOM[4'h2][0]};	// @[src/main/scala/npc/NPC.scala:27:33, :31:47, :45:7]
        IDU_io_in_bits_r_instruction = {_RANDOM[4'h2][31:1], _RANDOM[4'h3][0]};	// @[src/main/scala/npc/NPC.scala:27:33, :45:7]
        IDU_io_in_valid_REG = _RANDOM[4'h3][1];	// @[src/main/scala/npc/NPC.scala:27:33, :31:47, :45:7]
        EXU_io_in_bits_r_aluASrc = {_RANDOM[4'h3][31:2], _RANDOM[4'h4][1:0]};	// @[src/main/scala/npc/NPC.scala:27:33, :45:7]
        EXU_io_in_bits_r_aluBSrc = {_RANDOM[4'h4][31:2], _RANDOM[4'h5][1:0]};	// @[src/main/scala/npc/NPC.scala:27:33, :45:7]
        EXU_io_in_bits_r_jumpASrc = {_RANDOM[4'h5][31:2], _RANDOM[4'h6][1:0]};	// @[src/main/scala/npc/NPC.scala:27:33, :45:7]
        EXU_io_in_bits_r_jumpBSrc = {_RANDOM[4'h6][31:2], _RANDOM[4'h7][1:0]};	// @[src/main/scala/npc/NPC.scala:27:33, :45:7]
        EXU_io_in_bits_r_ra1 = _RANDOM[4'h7][5:2];	// @[src/main/scala/npc/NPC.scala:27:33, :45:7]
        EXU_io_in_bits_r_wa = _RANDOM[4'h7][9:6];	// @[src/main/scala/npc/NPC.scala:27:33, :45:7]
        EXU_io_in_bits_r_control_regWe = _RANDOM[4'h7][10];	// @[src/main/scala/npc/NPC.scala:27:33, :45:7]
        EXU_io_in_bits_r_control_wbSrc = _RANDOM[4'h7][12:11];	// @[src/main/scala/npc/NPC.scala:27:33, :45:7]
        EXU_io_in_bits_r_control_aluSel = _RANDOM[4'h7][15:13];	// @[src/main/scala/npc/NPC.scala:27:33, :45:7]
        EXU_io_in_bits_r_control_isArith = _RANDOM[4'h7][16];	// @[src/main/scala/npc/NPC.scala:27:33, :45:7]
        EXU_io_in_bits_r_control_isLeft = _RANDOM[4'h7][17];	// @[src/main/scala/npc/NPC.scala:27:33, :45:7]
        EXU_io_in_bits_r_control_isUnsigned = _RANDOM[4'h7][18];	// @[src/main/scala/npc/NPC.scala:27:33, :45:7]
        EXU_io_in_bits_r_control_isSub = _RANDOM[4'h7][19];	// @[src/main/scala/npc/NPC.scala:27:33, :45:7]
        EXU_io_in_bits_r_control_csrSrc = _RANDOM[4'h7][20];	// @[src/main/scala/npc/NPC.scala:27:33, :45:7]
        EXU_io_in_bits_r_control_csrCtr = _RANDOM[4'h7][23:21];	// @[src/main/scala/npc/NPC.scala:27:33, :45:7]
        EXU_io_in_bits_r_control_brType = _RANDOM[4'h7][26:24];	// @[src/main/scala/npc/NPC.scala:27:33, :45:7]
        EXU_io_in_bits_r_control_pcSrc = _RANDOM[4'h7][27];	// @[src/main/scala/npc/NPC.scala:27:33, :45:7]
        EXU_io_in_bits_r_control_memRen = _RANDOM[4'h7][28];	// @[src/main/scala/npc/NPC.scala:27:33, :45:7]
        EXU_io_in_bits_r_control_memWen = _RANDOM[4'h7][29];	// @[src/main/scala/npc/NPC.scala:27:33, :45:7]
        EXU_io_in_bits_r_control_memOp = {_RANDOM[4'h7][31:30], _RANDOM[4'h8][0]};	// @[src/main/scala/npc/NPC.scala:27:33, :45:7]
        EXU_io_in_valid_REG = _RANDOM[4'h8][1];	// @[src/main/scala/npc/NPC.scala:27:33, :29:33, :45:7]
        LSU_io_in_bits_r_wa = _RANDOM[4'h8][5:2];	// @[src/main/scala/npc/NPC.scala:27:33, :45:7]
        LSU_io_in_bits_r_alu_csr_Out = {_RANDOM[4'h8][31:6], _RANDOM[4'h9][5:0]};	// @[src/main/scala/npc/NPC.scala:27:33, :45:7]
        LSU_io_in_bits_r_wdata = {_RANDOM[4'h9][31:6], _RANDOM[4'hA][5:0]};	// @[src/main/scala/npc/NPC.scala:27:33, :45:7]
        LSU_io_in_bits_r_control_regWe = _RANDOM[4'hA][6];	// @[src/main/scala/npc/NPC.scala:27:33, :45:7]
        LSU_io_in_bits_r_control_wbSrc = _RANDOM[4'hA][7];	// @[src/main/scala/npc/NPC.scala:27:33, :45:7]
        LSU_io_in_bits_r_control_memRen = _RANDOM[4'hA][8];	// @[src/main/scala/npc/NPC.scala:27:33, :45:7]
        LSU_io_in_bits_r_control_memWen = _RANDOM[4'hA][9];	// @[src/main/scala/npc/NPC.scala:27:33, :45:7]
        LSU_io_in_bits_r_control_memOp = _RANDOM[4'hA][12:10];	// @[src/main/scala/npc/NPC.scala:27:33, :45:7]
        LSU_io_in_valid_REG = _RANDOM[4'hA][13];	// @[src/main/scala/npc/NPC.scala:27:33, :29:33, :45:7]
        WBU_io_in_bits_r_wa = _RANDOM[4'hA][17:14];	// @[src/main/scala/npc/NPC.scala:27:33, :45:7]
        WBU_io_in_bits_r_wd = {_RANDOM[4'hA][31:18], _RANDOM[4'hB][17:0]};	// @[src/main/scala/npc/NPC.scala:27:33, :45:7]
        WBU_io_in_bits_r_control_regWe = _RANDOM[4'hB][18];	// @[src/main/scala/npc/NPC.scala:27:33, :45:7]
        WBU_io_in_valid_REG = _RANDOM[4'hB][19];	// @[src/main/scala/npc/NPC.scala:27:33, :29:33, :45:7]
        writeState = _RANDOM[4'hB][20];	// @[src/main/scala/npc/NPC.scala:27:33, :45:7, src/main/scala/npc/axi4/AXI4.scala:381:30]
        readState = _RANDOM[4'hB][21];	// @[src/main/scala/npc/NPC.scala:27:33, :45:7, src/main/scala/npc/axi4/AXI4.scala:385:30]
        writeSelectedReg = _RANDOM[4'hB][22];	// @[src/main/scala/npc/NPC.scala:27:33, :45:7, src/main/scala/npc/axi4/AXI4.scala:393:37]
        readSelectedReg = _RANDOM[4'hB][23];	// @[src/main/scala/npc/NPC.scala:27:33, :45:7, src/main/scala/npc/axi4/AXI4.scala:397:36]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/npc/NPC.scala:45:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/npc/NPC.scala:45:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  IFU IFU (	// @[src/main/scala/npc/NPC.scala:49:23]
    .clock          (clock),
    .reset          (reset),
    .io_out_ready   (_ICache_io_in_ready),	// @[src/main/scala/npc/NPC.scala:50:23]
    .io_out_bits_pc (_IFU_io_out_bits_pc),
    .io_jump        (_EXU_io_jump | _IDU_io_fence_i),	// @[src/main/scala/npc/NPC.scala:51:23, :52:23, :63:32]
    .io_nextPC      (_EXU_io_jump ? _EXU_io_nextPC : ICache_io_in_bits_r_pc)	// @[src/main/scala/npc/NPC.scala:27:33, :52:23, :64:23]
  );
  ICache ICache (	// @[src/main/scala/npc/NPC.scala:50:23]
    .clock                   (clock),
    .reset                   (reset),
    .io_in_ready             (_ICache_io_in_ready),
    .io_in_valid             (_ICache_io_in_valid_T_6),	// @[src/main/scala/npc/NPC.scala:31:37]
    .io_in_bits_pc           (ICache_io_in_bits_r_pc),	// @[src/main/scala/npc/NPC.scala:27:33]
    .io_out_ready            (_IDU_io_in_ready),	// @[src/main/scala/npc/NPC.scala:51:23]
    .io_out_valid            (_ICache_io_out_valid),
    .io_out_bits_pc          (_ICache_io_out_bits_pc),
    .io_out_bits_instruction (_ICache_io_out_bits_instruction),
    .io_clear                (_IDU_io_fence_i),	// @[src/main/scala/npc/NPC.scala:51:23]
    .io_master_arready       (_GEN_5 & io_master_arready),	// @[src/main/scala/npc/axi4/AXI4.scala:449:16, :475:{63,79}, :476:29]
    .io_master_arvalid       (_ICache_io_master_arvalid),
    .io_master_araddr        (_ICache_io_master_araddr),
    .io_master_rready        (_ICache_io_master_rready),
    .io_master_rvalid        (_GEN_6),	// @[src/main/scala/npc/axi4/AXI4.scala:449:16, :475:79, :484:29]
    .io_master_rdata         (_GEN_5 ? io_master_rdata : 32'h0),	// @[src/main/scala/npc/NPC.scala:46:14, :50:23, :51:23, :52:23, :53:23, src/main/scala/npc/axi4/AXI4.scala:449:16, :475:{63,79}, :486:29]
    .io_master_arlen         (_ICache_io_master_arlen),
    .io_master_rlast         (_GEN_5 & io_master_rlast)	// @[src/main/scala/npc/axi4/AXI4.scala:449:16, :475:{63,79}, :487:29]
  );
  IDU IDU (	// @[src/main/scala/npc/NPC.scala:51:23]
    .clock                          (clock),
    .io_in_ready                    (_IDU_io_in_ready),
    .io_in_valid                    (_IDU_io_in_valid_T_6),	// @[src/main/scala/npc/NPC.scala:31:37]
    .io_in_bits_pc                  (IDU_io_in_bits_r_pc),	// @[src/main/scala/npc/NPC.scala:27:33]
    .io_in_bits_instruction         (IDU_io_in_bits_r_instruction),	// @[src/main/scala/npc/NPC.scala:27:33]
    .io_out_ready                   (_EXU_io_in_ready),	// @[src/main/scala/npc/NPC.scala:52:23]
    .io_out_valid                   (_IDU_io_out_valid),
    .io_out_bits_aluASrc            (_IDU_io_out_bits_aluASrc),
    .io_out_bits_aluBSrc            (_IDU_io_out_bits_aluBSrc),
    .io_out_bits_jumpASrc           (_IDU_io_out_bits_jumpASrc),
    .io_out_bits_jumpBSrc           (_IDU_io_out_bits_jumpBSrc),
    .io_out_bits_ra1                (_IDU_io_out_bits_ra1),
    .io_out_bits_wa                 (_IDU_io_out_bits_wa),
    .io_out_bits_control_regWe      (_IDU_io_out_bits_control_regWe),
    .io_out_bits_control_wbSrc      (_IDU_io_out_bits_control_wbSrc),
    .io_out_bits_control_aluSel     (_IDU_io_out_bits_control_aluSel),
    .io_out_bits_control_isArith    (_IDU_io_out_bits_control_isArith),
    .io_out_bits_control_isLeft     (_IDU_io_out_bits_control_isLeft),
    .io_out_bits_control_isUnsigned (_IDU_io_out_bits_control_isUnsigned),
    .io_out_bits_control_isSub      (_IDU_io_out_bits_control_isSub),
    .io_out_bits_control_csrSrc     (_IDU_io_out_bits_control_csrSrc),
    .io_out_bits_control_csrCtr     (_IDU_io_out_bits_control_csrCtr),
    .io_out_bits_control_brType     (_IDU_io_out_bits_control_brType),
    .io_out_bits_control_pcSrc      (_IDU_io_out_bits_control_pcSrc),
    .io_out_bits_control_memRen     (_IDU_io_out_bits_control_memRen),
    .io_out_bits_control_memWen     (_IDU_io_out_bits_control_memWen),
    .io_out_bits_control_memOp      (_IDU_io_out_bits_control_memOp),
    .io_stall
      ((isEXURa1RAW | isEXURa2RAW) & ~isEXUForward | (isLSURa1RAW | isLSURa2RAW)
       & ~isLSUForward | (isWBURa1RAW | isWBURa2RAW) & ~WBU_io_in_valid_REG),	// @[src/main/scala/npc/NPC.scala:29:33, :70:73, :73:57, :77:27, :99:{33,49,52,84,100,103,118,135,151,154}]
    .io_RegFileAccess_ra1           (_IDU_io_RegFileAccess_ra1),
    .io_RegFileAccess_ra2           (_IDU_io_RegFileAccess_ra2),
    .io_RegFileReturn_rd1
      (isEXURa1RAW & isEXUForward
         ? _EXU_io_out_bits_alu_csr_Out
         : isLSURa1RAW & isLSUForward
             ? _LSU_io_out_bits_wd
             : isWBURa1RAW & WBU_io_in_valid_REG
                 ? _WBU_io_RegFileAccess_wd
                 : _RegFile_io_out_rd1),	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/NPC.scala:29:33, :52:23, :53:23, :54:23, :55:23, :70:73, :73:57, :77:27, :86:20, :87:20, :88:20]
    .io_RegFileReturn_rd2
      (isEXURa2RAW & isEXUForward
         ? _EXU_io_out_bits_alu_csr_Out
         : isLSURa2RAW & isLSUForward
             ? _LSU_io_out_bits_wd
             : isWBURa2RAW & WBU_io_in_valid_REG
                 ? _WBU_io_RegFileAccess_wd
                 : _RegFile_io_out_rd2),	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/NPC.scala:29:33, :52:23, :53:23, :54:23, :55:23, :70:73, :73:57, :77:27, :94:20, :95:20, :96:20]
    .io_fence_i                     (_IDU_io_fence_i)
  );
  EXU EXU (	// @[src/main/scala/npc/NPC.scala:52:23]
    .clock                         (clock),
    .io_in_ready                   (_EXU_io_in_ready),
    .io_in_valid                   (EXU_io_in_valid_REG),	// @[src/main/scala/npc/NPC.scala:29:33]
    .io_in_bits_aluASrc            (EXU_io_in_bits_r_aluASrc),	// @[src/main/scala/npc/NPC.scala:27:33]
    .io_in_bits_aluBSrc            (EXU_io_in_bits_r_aluBSrc),	// @[src/main/scala/npc/NPC.scala:27:33]
    .io_in_bits_jumpASrc           (EXU_io_in_bits_r_jumpASrc),	// @[src/main/scala/npc/NPC.scala:27:33]
    .io_in_bits_jumpBSrc           (EXU_io_in_bits_r_jumpBSrc),	// @[src/main/scala/npc/NPC.scala:27:33]
    .io_in_bits_ra1                (EXU_io_in_bits_r_ra1),	// @[src/main/scala/npc/NPC.scala:27:33]
    .io_in_bits_wa                 (EXU_io_in_bits_r_wa),	// @[src/main/scala/npc/NPC.scala:27:33]
    .io_in_bits_control_regWe      (EXU_io_in_bits_r_control_regWe),	// @[src/main/scala/npc/NPC.scala:27:33]
    .io_in_bits_control_wbSrc      (EXU_io_in_bits_r_control_wbSrc),	// @[src/main/scala/npc/NPC.scala:27:33]
    .io_in_bits_control_aluSel     (EXU_io_in_bits_r_control_aluSel),	// @[src/main/scala/npc/NPC.scala:27:33]
    .io_in_bits_control_isArith    (EXU_io_in_bits_r_control_isArith),	// @[src/main/scala/npc/NPC.scala:27:33]
    .io_in_bits_control_isLeft     (EXU_io_in_bits_r_control_isLeft),	// @[src/main/scala/npc/NPC.scala:27:33]
    .io_in_bits_control_isUnsigned (EXU_io_in_bits_r_control_isUnsigned),	// @[src/main/scala/npc/NPC.scala:27:33]
    .io_in_bits_control_isSub      (EXU_io_in_bits_r_control_isSub),	// @[src/main/scala/npc/NPC.scala:27:33]
    .io_in_bits_control_csrSrc     (EXU_io_in_bits_r_control_csrSrc),	// @[src/main/scala/npc/NPC.scala:27:33]
    .io_in_bits_control_csrCtr     (EXU_io_in_bits_r_control_csrCtr),	// @[src/main/scala/npc/NPC.scala:27:33]
    .io_in_bits_control_brType     (EXU_io_in_bits_r_control_brType),	// @[src/main/scala/npc/NPC.scala:27:33]
    .io_in_bits_control_pcSrc      (EXU_io_in_bits_r_control_pcSrc),	// @[src/main/scala/npc/NPC.scala:27:33]
    .io_in_bits_control_memRen     (EXU_io_in_bits_r_control_memRen),	// @[src/main/scala/npc/NPC.scala:27:33]
    .io_in_bits_control_memWen     (EXU_io_in_bits_r_control_memWen),	// @[src/main/scala/npc/NPC.scala:27:33]
    .io_in_bits_control_memOp      (EXU_io_in_bits_r_control_memOp),	// @[src/main/scala/npc/NPC.scala:27:33]
    .io_out_ready                  (_LSU_io_in_ready),	// @[src/main/scala/npc/NPC.scala:53:23]
    .io_out_valid                  (_EXU_io_out_valid),
    .io_out_bits_wa                (_EXU_io_out_bits_wa),
    .io_out_bits_alu_csr_Out       (_EXU_io_out_bits_alu_csr_Out),
    .io_out_bits_wdata             (_EXU_io_out_bits_wdata),
    .io_out_bits_control_regWe     (_EXU_io_out_bits_control_regWe),
    .io_out_bits_control_wbSrc     (_EXU_io_out_bits_control_wbSrc),
    .io_out_bits_control_memRen    (_EXU_io_out_bits_control_memRen),
    .io_out_bits_control_memWen    (_EXU_io_out_bits_control_memWen),
    .io_out_bits_control_memOp     (_EXU_io_out_bits_control_memOp),
    .io_jump                       (_EXU_io_jump),
    .io_nextPC                     (_EXU_io_nextPC),
    .io_RegFileAccess_wa           (_EXU_io_RegFileAccess_wa),
    .io_RegFileAccess_we           (_EXU_io_RegFileAccess_we)
  );
  LSU LSU (	// @[src/main/scala/npc/NPC.scala:53:23]
    .clock                     (clock),
    .reset                     (reset),
    .io_in_ready               (_LSU_io_in_ready),
    .io_in_valid               (LSU_io_in_valid_REG),	// @[src/main/scala/npc/NPC.scala:29:33]
    .io_in_bits_wa             (LSU_io_in_bits_r_wa),	// @[src/main/scala/npc/NPC.scala:27:33]
    .io_in_bits_alu_csr_Out    (LSU_io_in_bits_r_alu_csr_Out),	// @[src/main/scala/npc/NPC.scala:27:33]
    .io_in_bits_wdata          (LSU_io_in_bits_r_wdata),	// @[src/main/scala/npc/NPC.scala:27:33]
    .io_in_bits_control_regWe  (LSU_io_in_bits_r_control_regWe),	// @[src/main/scala/npc/NPC.scala:27:33]
    .io_in_bits_control_wbSrc  (LSU_io_in_bits_r_control_wbSrc),	// @[src/main/scala/npc/NPC.scala:27:33]
    .io_in_bits_control_memRen (LSU_io_in_bits_r_control_memRen),	// @[src/main/scala/npc/NPC.scala:27:33]
    .io_in_bits_control_memWen (LSU_io_in_bits_r_control_memWen),	// @[src/main/scala/npc/NPC.scala:27:33]
    .io_in_bits_control_memOp  (LSU_io_in_bits_r_control_memOp),	// @[src/main/scala/npc/NPC.scala:27:33]
    .io_out_ready              (_WBU_io_in_ready),	// @[src/main/scala/npc/NPC.scala:54:23]
    .io_out_valid              (_LSU_io_out_valid),
    .io_out_bits_wa            (_LSU_io_out_bits_wa),
    .io_out_bits_wd            (_LSU_io_out_bits_wd),
    .io_out_bits_control_regWe (_LSU_io_out_bits_control_regWe),
    .io_master_awready         (_GEN & io_master_awready),	// @[src/main/scala/npc/axi4/AXI4.scala:449:16, :457:{65,81}, :458:29]
    .io_master_awvalid         (_LSU_io_master_awvalid),
    .io_master_awaddr          (_LSU_io_master_awaddr),
    .io_master_wready          (_GEN & io_master_wready),	// @[src/main/scala/npc/axi4/AXI4.scala:449:16, :457:{65,81}, :465:29]
    .io_master_wvalid          (_LSU_io_master_wvalid),
    .io_master_wdata           (_LSU_io_master_wdata),
    .io_master_wstrb           (_LSU_io_master_wstrb),
    .io_master_bready          (_LSU_io_master_bready),
    .io_master_bvalid          (_GEN_0),	// @[src/main/scala/npc/axi4/AXI4.scala:449:16, :457:81, :471:29]
    .io_master_arready         (_GEN_1 & io_master_arready),	// @[src/main/scala/npc/axi4/AXI4.scala:449:16, :475:{63,79}, :476:29]
    .io_master_arvalid         (_LSU_io_master_arvalid),
    .io_master_araddr          (_LSU_io_master_araddr),
    .io_master_rready          (_LSU_io_master_rready),
    .io_master_rvalid          (_GEN_2),	// @[src/main/scala/npc/axi4/AXI4.scala:449:16, :475:79, :484:29]
    .io_master_rdata           (_GEN_1 ? io_master_rdata : 32'h0),	// @[src/main/scala/npc/NPC.scala:46:14, :50:23, :51:23, :52:23, :53:23, src/main/scala/npc/axi4/AXI4.scala:449:16, :475:{63,79}, :486:29]
    .io_RegFileAccess_wa       (_LSU_io_RegFileAccess_wa),
    .io_RegFileAccess_we       (_LSU_io_RegFileAccess_we)
  );
  WBU WBU (	// @[src/main/scala/npc/NPC.scala:54:23]
    .io_in_ready              (_WBU_io_in_ready),
    .io_in_valid              (WBU_io_in_valid_REG),	// @[src/main/scala/npc/NPC.scala:29:33]
    .io_in_bits_wa            (WBU_io_in_bits_r_wa),	// @[src/main/scala/npc/NPC.scala:27:33]
    .io_in_bits_wd            (WBU_io_in_bits_r_wd),	// @[src/main/scala/npc/NPC.scala:27:33]
    .io_in_bits_control_regWe (WBU_io_in_bits_r_control_regWe),	// @[src/main/scala/npc/NPC.scala:27:33]
    .io_out_valid             (_WBU_io_out_valid),
    .io_RegFileAccess_wa      (_WBU_io_RegFileAccess_wa),
    .io_RegFileAccess_we      (_WBU_io_RegFileAccess_we),
    .io_RegFileAccess_wd      (_WBU_io_RegFileAccess_wd)
  );
  RegFile RegFile (	// @[src/main/scala/npc/NPC.scala:55:23]
    .clock      (clock),
    .io_in_ra1  (_IDU_io_RegFileAccess_ra1),	// @[src/main/scala/npc/NPC.scala:51:23]
    .io_in_ra2  (_IDU_io_RegFileAccess_ra2),	// @[src/main/scala/npc/NPC.scala:51:23]
    .io_in_wa   (_WBU_io_RegFileAccess_wa),	// @[src/main/scala/npc/NPC.scala:54:23]
    .io_in_we   (_WBU_io_RegFileAccess_we),	// @[src/main/scala/npc/NPC.scala:54:23]
    .io_in_wd   (_WBU_io_RegFileAccess_wd),	// @[src/main/scala/npc/NPC.scala:54:23]
    .io_out_rd1 (_RegFile_io_out_rd1),
    .io_out_rd2 (_RegFile_io_out_rd2)
  );
  assign io_master_awvalid = ~_GEN_3 & _GEN & _LSU_io_master_awvalid;	// @[src/main/scala/npc/NPC.scala:45:7, :53:23, src/main/scala/npc/axi4/AXI4.scala:457:{65,81}, :459:29]
  assign io_master_awaddr = _GEN_4 ? 32'h0 : _LSU_io_master_awaddr;	// @[src/main/scala/npc/NPC.scala:45:7, :46:14, :50:23, :51:23, :52:23, :53:23, src/main/scala/npc/axi4/AXI4.scala:457:81, :460:29]
  assign io_master_wvalid = ~_GEN_3 & _GEN & _LSU_io_master_wvalid;	// @[src/main/scala/npc/NPC.scala:45:7, :53:23, src/main/scala/npc/axi4/AXI4.scala:457:{65,81}, :459:29, :466:29]
  assign io_master_wdata = _GEN_4 ? 32'h0 : _LSU_io_master_wdata;	// @[src/main/scala/npc/NPC.scala:45:7, :46:14, :50:23, :51:23, :52:23, :53:23, src/main/scala/npc/axi4/AXI4.scala:457:81, :460:29, :467:29]
  assign io_master_wstrb = _GEN_4 ? 4'h0 : _LSU_io_master_wstrb;	// @[src/main/scala/npc/NPC.scala:45:7, :53:23, src/main/scala/npc/axi4/AXI4.scala:457:81, :460:29, :468:29]
  assign io_master_bready = ~_GEN_3 & _GEN & _LSU_io_master_bready;	// @[src/main/scala/npc/NPC.scala:45:7, :53:23, src/main/scala/npc/axi4/AXI4.scala:457:{65,81}, :459:29, :470:29]
  assign io_master_arvalid =
    _GEN_5 ? _ICache_io_master_arvalid : _GEN_1 & _LSU_io_master_arvalid;	// @[src/main/scala/npc/NPC.scala:45:7, :50:23, :53:23, src/main/scala/npc/axi4/AXI4.scala:452:17, :475:{63,79}, :477:29]
  assign io_master_araddr =
    _GEN_5 ? _ICache_io_master_araddr : _GEN_1 ? _LSU_io_master_araddr : 32'h0;	// @[src/main/scala/npc/NPC.scala:45:7, :46:14, :50:23, :51:23, :52:23, :53:23, src/main/scala/npc/axi4/AXI4.scala:452:17, :475:{63,79}, :478:29]
  assign io_master_rready =
    _GEN_5 ? _ICache_io_master_rready : _GEN_1 & _LSU_io_master_rready;	// @[src/main/scala/npc/NPC.scala:45:7, :50:23, :53:23, src/main/scala/npc/axi4/AXI4.scala:452:17, :475:{63,79}, :483:29]
  assign io_master_arlen = _GEN_5 ? _ICache_io_master_arlen : 8'h0;	// @[src/main/scala/npc/NPC.scala:45:7, :46:14, :50:23, :53:23, src/main/scala/npc/axi4/AXI4.scala:452:17, :475:{63,79}, :480:29]
endmodule

module CLINT(	// @[src/main/scala/npc/core/CLINT.scala:9:7]
  input         clock,	// @[src/main/scala/npc/core/CLINT.scala:9:7]
                reset,	// @[src/main/scala/npc/core/CLINT.scala:9:7]
  output        io_awready,	// @[src/main/scala/npc/core/CLINT.scala:10:17]
  input         io_awvalid,	// @[src/main/scala/npc/core/CLINT.scala:10:17]
  output        io_wready,	// @[src/main/scala/npc/core/CLINT.scala:10:17]
  input         io_wvalid,	// @[src/main/scala/npc/core/CLINT.scala:10:17]
                io_bready,	// @[src/main/scala/npc/core/CLINT.scala:10:17]
  output        io_bvalid,	// @[src/main/scala/npc/core/CLINT.scala:10:17]
                io_arready,	// @[src/main/scala/npc/core/CLINT.scala:10:17]
  input         io_arvalid,	// @[src/main/scala/npc/core/CLINT.scala:10:17]
  input  [31:0] io_araddr,	// @[src/main/scala/npc/core/CLINT.scala:10:17]
  input         io_rready,	// @[src/main/scala/npc/core/CLINT.scala:10:17]
  output        io_rvalid,	// @[src/main/scala/npc/core/CLINT.scala:10:17]
  output [31:0] io_rdata,	// @[src/main/scala/npc/core/CLINT.scala:10:17]
  output        io_rlast	// @[src/main/scala/npc/core/CLINT.scala:10:17]
);

  reg [63:0] mtime;	// @[src/main/scala/npc/core/CLINT.scala:11:22]
  reg        writeState;	// @[src/main/scala/npc/core/CLINT.scala:23:28]
  reg        readState;	// @[src/main/scala/npc/core/CLINT.scala:27:28]
  reg        readLow;	// @[src/main/scala/npc/core/CLINT.scala:77:25]
  reg        readHigh;	// @[src/main/scala/npc/core/CLINT.scala:78:25]
  always @(posedge clock) begin	// @[src/main/scala/npc/core/CLINT.scala:9:7]
    if (reset) begin	// @[src/main/scala/npc/core/CLINT.scala:9:7]
      mtime <= 64'h0;	// @[src/main/scala/npc/core/CLINT.scala:11:22]
      writeState <= 1'h0;	// @[src/main/scala/npc/core/CLINT.scala:23:28]
      readState <= 1'h0;	// @[src/main/scala/npc/core/CLINT.scala:23:28, :27:28]
    end
    else begin	// @[src/main/scala/npc/core/CLINT.scala:9:7]
      mtime <= mtime + 64'h1;	// @[src/main/scala/npc/core/CLINT.scala:11:22, :12:18]
      if (writeState)	// @[src/main/scala/npc/core/CLINT.scala:23:28]
        writeState <= ~(writeState & io_bready);	// @[src/main/scala/npc/core/CLINT.scala:12:18, :16:26, :23:28, :34:24]
      else	// @[src/main/scala/npc/core/CLINT.scala:23:28]
        writeState <= io_awvalid & ~writeState & io_wvalid;	// @[src/main/scala/npc/core/CLINT.scala:23:28, :24:32, :33:32]
      if (readState)	// @[src/main/scala/npc/core/CLINT.scala:27:28]
        readState <= ~(readState & io_rready);	// @[src/main/scala/npc/core/CLINT.scala:12:18, :18:39, :23:28, :27:28, :41:24]
      else	// @[src/main/scala/npc/core/CLINT.scala:27:28]
        readState <= io_arvalid & ~readState;	// @[src/main/scala/npc/core/CLINT.scala:17:27, :27:28, :28:31]
    end
    readLow <= io_araddr[31:2] == 30'h28000012;	// @[src/main/scala/npc/core/CLINT.scala:71:33, :77:{25,42}]
    readHigh <= io_araddr[31:2] == 30'h28000013;	// @[src/main/scala/npc/core/CLINT.scala:71:33, :78:{25,42,58}]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/npc/core/CLINT.scala:9:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/npc/core/CLINT.scala:9:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/npc/core/CLINT.scala:9:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:2];	// @[src/main/scala/npc/core/CLINT.scala:9:7]
    initial begin	// @[src/main/scala/npc/core/CLINT.scala:9:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/npc/core/CLINT.scala:9:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/npc/core/CLINT.scala:9:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/npc/core/CLINT.scala:9:7]
        for (logic [1:0] i = 2'h0; i < 2'h3; i += 2'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/npc/core/CLINT.scala:9:7]
        end	// @[src/main/scala/npc/core/CLINT.scala:9:7]
        mtime = {_RANDOM[2'h0], _RANDOM[2'h1]};	// @[src/main/scala/npc/core/CLINT.scala:9:7, :11:22]
        writeState = _RANDOM[2'h2][0];	// @[src/main/scala/npc/core/CLINT.scala:9:7, :23:28]
        readState = _RANDOM[2'h2][1];	// @[src/main/scala/npc/core/CLINT.scala:9:7, :23:28, :27:28]
        readLow = _RANDOM[2'h2][2];	// @[src/main/scala/npc/core/CLINT.scala:9:7, :23:28, :77:25]
        readHigh = _RANDOM[2'h2][3];	// @[src/main/scala/npc/core/CLINT.scala:9:7, :23:28, :78:25]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/npc/core/CLINT.scala:9:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/npc/core/CLINT.scala:9:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_awready = ~writeState;	// @[src/main/scala/npc/core/CLINT.scala:9:7, :23:28, :24:32]
  assign io_wready = ~writeState;	// @[src/main/scala/npc/core/CLINT.scala:9:7, :23:28, :24:32]
  assign io_bvalid = writeState;	// @[src/main/scala/npc/core/CLINT.scala:9:7, :23:28]
  assign io_arready = ~readState;	// @[src/main/scala/npc/core/CLINT.scala:9:7, :27:28, :28:31]
  assign io_rvalid = readState;	// @[src/main/scala/npc/core/CLINT.scala:9:7, :27:28]
  assign io_rdata =
    readState & readLow ? mtime[31:0] : readState & readHigh ? mtime[63:32] : 32'h0;	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/CLINT.scala:9:7, :11:22, :27:28, :77:25, :78:25, :82:{20,40}, :83:{20,41}]
  assign io_rlast = readState;	// @[src/main/scala/npc/core/CLINT.scala:9:7, :27:28]
endmodule

// external module AXI_UART_IP

module AXI4_UART_IP(	// @[src/main/scala/npc/fpga/AXI4_UART_IP.scala:45:7]
  input         clock,	// @[src/main/scala/npc/fpga/AXI4_UART_IP.scala:45:7]
                reset,	// @[src/main/scala/npc/fpga/AXI4_UART_IP.scala:45:7]
  output        io_axi_awready,	// @[src/main/scala/npc/fpga/AXI4_UART_IP.scala:49:14]
  input         io_axi_awvalid,	// @[src/main/scala/npc/fpga/AXI4_UART_IP.scala:49:14]
  output        io_axi_wready,	// @[src/main/scala/npc/fpga/AXI4_UART_IP.scala:49:14]
  input         io_axi_wvalid,	// @[src/main/scala/npc/fpga/AXI4_UART_IP.scala:49:14]
  input  [31:0] io_axi_wdata,	// @[src/main/scala/npc/fpga/AXI4_UART_IP.scala:49:14]
  input  [3:0]  io_axi_wstrb,	// @[src/main/scala/npc/fpga/AXI4_UART_IP.scala:49:14]
  input         io_axi_bready,	// @[src/main/scala/npc/fpga/AXI4_UART_IP.scala:49:14]
  output        io_axi_bvalid,	// @[src/main/scala/npc/fpga/AXI4_UART_IP.scala:49:14]
                io_axi_arready,	// @[src/main/scala/npc/fpga/AXI4_UART_IP.scala:49:14]
  input         io_axi_arvalid,	// @[src/main/scala/npc/fpga/AXI4_UART_IP.scala:49:14]
  input  [31:0] io_axi_araddr,	// @[src/main/scala/npc/fpga/AXI4_UART_IP.scala:49:14]
  input         io_axi_rready,	// @[src/main/scala/npc/fpga/AXI4_UART_IP.scala:49:14]
  output        io_axi_rvalid,	// @[src/main/scala/npc/fpga/AXI4_UART_IP.scala:49:14]
  output [31:0] io_axi_rdata,	// @[src/main/scala/npc/fpga/AXI4_UART_IP.scala:49:14]
  input         io_rx,	// @[src/main/scala/npc/fpga/AXI4_UART_IP.scala:49:14]
  output        io_tx	// @[src/main/scala/npc/fpga/AXI4_UART_IP.scala:49:14]
);

  AXI_UART_IP uart (	// @[src/main/scala/npc/fpga/AXI4_UART_IP.scala:55:20]
    .s_axi_aclk    (clock),
    .s_axi_aresetn (~reset),	// @[src/main/scala/npc/fpga/AXI4_UART_IP.scala:57:28]
    .s_axi_awaddr  (io_axi_araddr[3:0]),	// @[src/main/scala/npc/fpga/AXI4_UART_IP.scala:61:25]
    .s_axi_awvalid (io_axi_awvalid),
    .s_axi_awready (io_axi_awready),
    .s_axi_wdata   (io_axi_wdata),
    .s_axi_wstrb   (io_axi_wstrb),
    .s_axi_wvalid  (io_axi_wvalid),
    .s_axi_wready  (io_axi_wready),
    .s_axi_bresp   (/* unused */),
    .s_axi_bvalid  (io_axi_bvalid),
    .s_axi_bready  (io_axi_bready),
    .s_axi_araddr  (io_axi_araddr[3:0]),	// @[src/main/scala/npc/fpga/AXI4_UART_IP.scala:61:25]
    .s_axi_arvalid (io_axi_arvalid),
    .s_axi_arready (io_axi_arready),
    .s_axi_rdata   (io_axi_rdata),
    .s_axi_rresp   (/* unused */),
    .s_axi_rvalid  (io_axi_rvalid),
    .s_axi_rready  (io_axi_rready),
    .rx            (io_rx),
    .tx            (io_tx),
    .interrupt     (/* unused */)
  );
endmodule

// external module RAM_IP

module AXI4_RAM_IP(	// @[src/main/scala/npc/fpga/AXI4_RAM_IP.scala:27:7]
  input         clock,	// @[src/main/scala/npc/fpga/AXI4_RAM_IP.scala:27:7]
                reset,	// @[src/main/scala/npc/fpga/AXI4_RAM_IP.scala:27:7]
  output        io_awready,	// @[src/main/scala/npc/fpga/AXI4_RAM_IP.scala:31:18]
  input         io_awvalid,	// @[src/main/scala/npc/fpga/AXI4_RAM_IP.scala:31:18]
  input  [31:0] io_awaddr,	// @[src/main/scala/npc/fpga/AXI4_RAM_IP.scala:31:18]
  output        io_wready,	// @[src/main/scala/npc/fpga/AXI4_RAM_IP.scala:31:18]
  input         io_wvalid,	// @[src/main/scala/npc/fpga/AXI4_RAM_IP.scala:31:18]
  input  [31:0] io_wdata,	// @[src/main/scala/npc/fpga/AXI4_RAM_IP.scala:31:18]
  input  [3:0]  io_wstrb,	// @[src/main/scala/npc/fpga/AXI4_RAM_IP.scala:31:18]
  input         io_bready,	// @[src/main/scala/npc/fpga/AXI4_RAM_IP.scala:31:18]
  output        io_bvalid,	// @[src/main/scala/npc/fpga/AXI4_RAM_IP.scala:31:18]
                io_arready,	// @[src/main/scala/npc/fpga/AXI4_RAM_IP.scala:31:18]
  input         io_arvalid,	// @[src/main/scala/npc/fpga/AXI4_RAM_IP.scala:31:18]
  input  [31:0] io_araddr,	// @[src/main/scala/npc/fpga/AXI4_RAM_IP.scala:31:18]
  input         io_rready,	// @[src/main/scala/npc/fpga/AXI4_RAM_IP.scala:31:18]
  output        io_rvalid,	// @[src/main/scala/npc/fpga/AXI4_RAM_IP.scala:31:18]
  output [31:0] io_rdata,	// @[src/main/scala/npc/fpga/AXI4_RAM_IP.scala:31:18]
  input  [7:0]  io_arlen,	// @[src/main/scala/npc/fpga/AXI4_RAM_IP.scala:31:18]
  output        io_rlast	// @[src/main/scala/npc/fpga/AXI4_RAM_IP.scala:31:18]
);

  reg         writeState;	// @[src/main/scala/npc/fpga/AXI4_RAM_IP.scala:45:28]
  wire        awfire = io_awvalid & ~writeState;	// @[src/main/scala/npc/fpga/AXI4_RAM_IP.scala:36:27, :45:28, :46:32]
  wire        wfire = io_wvalid & ~writeState;	// @[src/main/scala/npc/fpga/AXI4_RAM_IP.scala:37:26, :45:28, :46:32]
  reg         readState;	// @[src/main/scala/npc/fpga/AXI4_RAM_IP.scala:49:28]
  reg  [7:0]  arlen;	// @[src/main/scala/npc/fpga/AXI4_RAM_IP.scala:88:32]
  reg  [31:0] araddr;	// @[src/main/scala/npc/fpga/AXI4_RAM_IP.scala:89:32]
  reg  [7:0]  readCount;	// @[src/main/scala/npc/fpga/AXI4_RAM_IP.scala:90:30]
  wire [7:0]  _nextReadCount_T = readCount + 8'h1;	// @[src/main/scala/npc/fpga/AXI4_RAM_IP.scala:88:42, :90:30, :91:33]
  reg         delayCount;	// @[src/main/scala/npc/fpga/AXI4_RAM_IP.scala:100:27]
  wire        rvalid = ~delayCount & readState;	// @[src/main/scala/npc/fpga/AXI4_RAM_IP.scala:49:28, :100:27, :101:31, :110:36]
  wire        rlast = readState & ~delayCount & _nextReadCount_T == arlen;	// @[src/main/scala/npc/fpga/AXI4_RAM_IP.scala:49:28, :88:32, :91:33, :100:27, :101:31, :111:{51,68}]
  wire        rfire = rvalid & io_rready;	// @[src/main/scala/npc/fpga/AXI4_RAM_IP.scala:40:26, :110:36]
  always @(posedge clock) begin	// @[src/main/scala/npc/fpga/AXI4_RAM_IP.scala:27:7]
    if (reset) begin	// @[src/main/scala/npc/fpga/AXI4_RAM_IP.scala:27:7]
      writeState <= 1'h0;	// @[src/main/scala/npc/fpga/AXI4_RAM_IP.scala:27:7, :45:28]
      readState <= 1'h0;	// @[src/main/scala/npc/fpga/AXI4_RAM_IP.scala:27:7, :49:28]
      readCount <= 8'h0;	// @[src/main/scala/npc/fpga/AXI4_RAM_IP.scala:90:30]
      delayCount <= 1'h0;	// @[src/main/scala/npc/fpga/AXI4_RAM_IP.scala:27:7, :100:27]
    end
    else begin	// @[src/main/scala/npc/fpga/AXI4_RAM_IP.scala:27:7]
      if (writeState)	// @[src/main/scala/npc/fpga/AXI4_RAM_IP.scala:45:28]
        writeState <= ~(writeState & io_bready);	// @[src/main/scala/npc/fpga/AXI4_RAM_IP.scala:38:26, :45:28, :47:32, :56:24]
      else	// @[src/main/scala/npc/fpga/AXI4_RAM_IP.scala:45:28]
        writeState <= awfire & wfire;	// @[src/main/scala/npc/fpga/AXI4_RAM_IP.scala:36:27, :37:26, :45:28, :55:32]
      if (readState)	// @[src/main/scala/npc/fpga/AXI4_RAM_IP.scala:49:28]
        readState <= ~(rfire & rlast);	// @[src/main/scala/npc/fpga/AXI4_RAM_IP.scala:40:26, :45:28, :47:32, :49:28, :63:{24,31}, :111:51]
      else	// @[src/main/scala/npc/fpga/AXI4_RAM_IP.scala:49:28]
        readState <= io_arvalid & ~readState;	// @[src/main/scala/npc/fpga/AXI4_RAM_IP.scala:39:27, :49:28, :50:31]
      if (rlast)	// @[src/main/scala/npc/fpga/AXI4_RAM_IP.scala:111:51]
        readCount <= 8'h0;	// @[src/main/scala/npc/fpga/AXI4_RAM_IP.scala:90:30]
      else if (rfire)	// @[src/main/scala/npc/fpga/AXI4_RAM_IP.scala:40:26]
        readCount <= _nextReadCount_T;	// @[src/main/scala/npc/fpga/AXI4_RAM_IP.scala:90:30, :91:33]
      delayCount <= readState & (readState & ~rvalid ? delayCount - 1'h1 : delayCount);	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/fpga/AXI4_RAM_IP.scala:49:28, :100:27, :106:{20,23,50}, :110:36]
    end
    if (readState) begin	// @[src/main/scala/npc/fpga/AXI4_RAM_IP.scala:49:28]
    end
    else begin	// @[src/main/scala/npc/fpga/AXI4_RAM_IP.scala:49:28]
      arlen <= io_arlen + 8'h1;	// @[src/main/scala/npc/fpga/AXI4_RAM_IP.scala:88:{32,42}]
      araddr <= io_araddr;	// @[src/main/scala/npc/fpga/AXI4_RAM_IP.scala:89:32]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/npc/fpga/AXI4_RAM_IP.scala:27:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/npc/fpga/AXI4_RAM_IP.scala:27:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/npc/fpga/AXI4_RAM_IP.scala:27:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/npc/fpga/AXI4_RAM_IP.scala:27:7]
    initial begin	// @[src/main/scala/npc/fpga/AXI4_RAM_IP.scala:27:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/npc/fpga/AXI4_RAM_IP.scala:27:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/npc/fpga/AXI4_RAM_IP.scala:27:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/npc/fpga/AXI4_RAM_IP.scala:27:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/npc/fpga/AXI4_RAM_IP.scala:27:7]
        end	// @[src/main/scala/npc/fpga/AXI4_RAM_IP.scala:27:7]
        writeState = _RANDOM[1'h0][0];	// @[src/main/scala/npc/fpga/AXI4_RAM_IP.scala:27:7, :45:28]
        readState = _RANDOM[1'h0][1];	// @[src/main/scala/npc/fpga/AXI4_RAM_IP.scala:27:7, :45:28, :49:28]
        arlen = _RANDOM[1'h0][9:2];	// @[src/main/scala/npc/fpga/AXI4_RAM_IP.scala:27:7, :45:28, :88:32]
        araddr = {_RANDOM[1'h0][31:10], _RANDOM[1'h1][9:0]};	// @[src/main/scala/npc/fpga/AXI4_RAM_IP.scala:27:7, :45:28, :89:32]
        readCount = _RANDOM[1'h1][17:10];	// @[src/main/scala/npc/fpga/AXI4_RAM_IP.scala:27:7, :89:32, :90:30]
        delayCount = _RANDOM[1'h1][18];	// @[src/main/scala/npc/fpga/AXI4_RAM_IP.scala:27:7, :89:32, :100:27]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/npc/fpga/AXI4_RAM_IP.scala:27:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/npc/fpga/AXI4_RAM_IP.scala:27:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  RAM_IP Mem (	// @[src/main/scala/npc/fpga/AXI4_RAM_IP.scala:32:22]
    .clka  (clock),
    .ena   (~writeState & awfire & wfire),	// @[src/main/scala/npc/fpga/AXI4_RAM_IP.scala:36:27, :37:26, :45:28, :46:32, :76:41]
    .wea   (io_wstrb),
    .addra (io_awaddr[16:2]),	// @[src/main/scala/npc/fpga/AXI4_RAM_IP.scala:78:16]
    .dina  (io_wdata),
    .clkb  (clock),
    .enb   (readState),	// @[src/main/scala/npc/fpga/AXI4_RAM_IP.scala:49:28]
    .addrb (araddr[16:2] + {7'h0, readCount}),	// @[src/main/scala/npc/fpga/AXI4_RAM_IP.scala:78:41, :89:32, :90:30, :94:{42,50}]
    .doutb (io_rdata)
  );
  assign io_awready = ~writeState;	// @[src/main/scala/npc/fpga/AXI4_RAM_IP.scala:27:7, :45:28, :46:32]
  assign io_wready = ~writeState;	// @[src/main/scala/npc/fpga/AXI4_RAM_IP.scala:27:7, :45:28, :46:32]
  assign io_bvalid = writeState;	// @[src/main/scala/npc/fpga/AXI4_RAM_IP.scala:27:7, :45:28]
  assign io_arready = ~readState;	// @[src/main/scala/npc/fpga/AXI4_RAM_IP.scala:27:7, :49:28, :50:31]
  assign io_rvalid = rvalid;	// @[src/main/scala/npc/fpga/AXI4_RAM_IP.scala:27:7, :110:36]
  assign io_rlast = rlast;	// @[src/main/scala/npc/fpga/AXI4_RAM_IP.scala:27:7, :111:51]
endmodule

module FPGA(	// @[src/main/scala/npc/FPGA.scala:17:7]
  input  clock,	// @[src/main/scala/npc/FPGA.scala:17:7]
         reset,	// @[src/main/scala/npc/FPGA.scala:17:7]
         io_rx,	// @[src/main/scala/npc/FPGA.scala:18:18]
  output io_tx,	// @[src/main/scala/npc/FPGA.scala:18:18]
         io_locked	// @[src/main/scala/npc/FPGA.scala:18:18]
);

  wire        _bram_io_awready;	// @[src/main/scala/npc/FPGA.scala:26:23]
  wire        _bram_io_wready;	// @[src/main/scala/npc/FPGA.scala:26:23]
  wire        _bram_io_bvalid;	// @[src/main/scala/npc/FPGA.scala:26:23]
  wire        _bram_io_arready;	// @[src/main/scala/npc/FPGA.scala:26:23]
  wire        _bram_io_rvalid;	// @[src/main/scala/npc/FPGA.scala:26:23]
  wire [31:0] _bram_io_rdata;	// @[src/main/scala/npc/FPGA.scala:26:23]
  wire        _bram_io_rlast;	// @[src/main/scala/npc/FPGA.scala:26:23]
  wire        _uart_io_axi_awready;	// @[src/main/scala/npc/FPGA.scala:25:23]
  wire        _uart_io_axi_wready;	// @[src/main/scala/npc/FPGA.scala:25:23]
  wire        _uart_io_axi_bvalid;	// @[src/main/scala/npc/FPGA.scala:25:23]
  wire        _uart_io_axi_arready;	// @[src/main/scala/npc/FPGA.scala:25:23]
  wire        _uart_io_axi_rvalid;	// @[src/main/scala/npc/FPGA.scala:25:23]
  wire [31:0] _uart_io_axi_rdata;	// @[src/main/scala/npc/FPGA.scala:25:23]
  wire        _clint_io_awready;	// @[src/main/scala/npc/FPGA.scala:24:23]
  wire        _clint_io_wready;	// @[src/main/scala/npc/FPGA.scala:24:23]
  wire        _clint_io_bvalid;	// @[src/main/scala/npc/FPGA.scala:24:23]
  wire        _clint_io_arready;	// @[src/main/scala/npc/FPGA.scala:24:23]
  wire        _clint_io_rvalid;	// @[src/main/scala/npc/FPGA.scala:24:23]
  wire [31:0] _clint_io_rdata;	// @[src/main/scala/npc/FPGA.scala:24:23]
  wire        _clint_io_rlast;	// @[src/main/scala/npc/FPGA.scala:24:23]
  wire        _npc_io_master_awvalid;	// @[src/main/scala/npc/FPGA.scala:23:23]
  wire [31:0] _npc_io_master_awaddr;	// @[src/main/scala/npc/FPGA.scala:23:23]
  wire        _npc_io_master_wvalid;	// @[src/main/scala/npc/FPGA.scala:23:23]
  wire [31:0] _npc_io_master_wdata;	// @[src/main/scala/npc/FPGA.scala:23:23]
  wire [3:0]  _npc_io_master_wstrb;	// @[src/main/scala/npc/FPGA.scala:23:23]
  wire        _npc_io_master_bready;	// @[src/main/scala/npc/FPGA.scala:23:23]
  wire        _npc_io_master_arvalid;	// @[src/main/scala/npc/FPGA.scala:23:23]
  wire [31:0] _npc_io_master_araddr;	// @[src/main/scala/npc/FPGA.scala:23:23]
  wire        _npc_io_master_rready;	// @[src/main/scala/npc/FPGA.scala:23:23]
  wire [7:0]  _npc_io_master_arlen;	// @[src/main/scala/npc/FPGA.scala:23:23]
  wire        _pll_io_locked;	// @[src/main/scala/npc/FPGA.scala:19:22]
  wire        _pll_io_clk;	// @[src/main/scala/npc/FPGA.scala:19:22]
  reg         locked;	// @[src/main/scala/npc/FPGA.scala:20:23]
  reg         writeState;	// @[src/main/scala/npc/axi4/AXI4.scala:381:30]
  reg         readState;	// @[src/main/scala/npc/axi4/AXI4.scala:385:30]
  reg  [1:0]  writeOutSelect;	// @[src/main/scala/npc/axi4/AXI4.scala:429:35]
  reg  [1:0]  readOutSelect;	// @[src/main/scala/npc/axi4/AXI4.scala:432:34]
  wire        _GEN = writeOutSelect == 2'h0 & writeState;	// @[src/main/scala/npc/axi4/AXI4.scala:82:17, :381:30, :429:35, :457:{57,65}]
  wire        _GEN_0 = readOutSelect == 2'h0 & readState;	// @[src/main/scala/npc/axi4/AXI4.scala:82:17, :385:30, :432:34, :475:{55,63}]
  wire        _GEN_1 = writeOutSelect == 2'h1 & writeState;	// @[src/main/scala/npc/axi4/AXI4.scala:381:30, :429:35, :457:{57,65}]
  wire        _GEN_2 = readOutSelect == 2'h1 & readState;	// @[src/main/scala/npc/axi4/AXI4.scala:385:30, :432:34, :457:57, :475:{55,63}]
  wire        _GEN_3 = writeOutSelect == 2'h2 & writeState;	// @[src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/npc/axi4/AXI4.scala:381:30, :429:35, :457:{57,65}]
  wire        _GEN_4 =
    _GEN_3 ? _bram_io_bvalid : _GEN_1 ? _uart_io_axi_bvalid : _GEN & _clint_io_bvalid;	// @[src/main/scala/npc/FPGA.scala:24:23, :25:23, :26:23, src/main/scala/npc/axi4/AXI4.scala:449:16, :457:{65,81}, :471:29]
  wire        _GEN_5 = readOutSelect == 2'h2 & readState;	// @[src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/npc/axi4/AXI4.scala:385:30, :432:34, :475:{55,63}]
  wire        _GEN_6 =
    _GEN_5 ? _bram_io_rvalid : _GEN_2 ? _uart_io_axi_rvalid : _GEN_0 & _clint_io_rvalid;	// @[src/main/scala/npc/FPGA.scala:24:23, :25:23, :26:23, src/main/scala/npc/axi4/AXI4.scala:449:16, :475:{63,79}, :484:29]
  wire        rlast = _GEN_5 ? _bram_io_rlast : ~_GEN_2 & _GEN_0 & _clint_io_rlast;	// @[src/main/scala/npc/FPGA.scala:24:23, :26:23, src/main/scala/npc/axi4/AXI4.scala:475:{63,79}, :487:29]
  always @(posedge clock) begin	// @[src/main/scala/npc/FPGA.scala:17:7]
    if (reset)	// @[src/main/scala/npc/FPGA.scala:17:7]
      locked <= 1'h1;	// @[src/main/scala/npc/FPGA.scala:17:7, :20:23]
    else	// @[src/main/scala/npc/FPGA.scala:17:7]
      locked <= locked & _pll_io_locked;	// @[src/main/scala/npc/FPGA.scala:19:22, :20:23, :21:20]
  end // always @(posedge)
  always @(posedge _pll_io_clk) begin	// @[src/main/scala/npc/FPGA.scala:19:22]
    if (~_pll_io_locked) begin	// @[src/main/scala/npc/FPGA.scala:19:22, :22:33]
      writeState <= 1'h0;	// @[src/main/scala/npc/FPGA.scala:17:7, src/main/scala/npc/axi4/AXI4.scala:381:30]
      readState <= 1'h0;	// @[src/main/scala/npc/FPGA.scala:17:7, src/main/scala/npc/axi4/AXI4.scala:385:30]
    end
    else begin	// @[src/main/scala/npc/FPGA.scala:19:22]
      if (writeState)	// @[src/main/scala/npc/axi4/AXI4.scala:381:30]
        writeState <= ~(_GEN_4 & _npc_io_master_bready);	// @[src/main/scala/npc/FPGA.scala:20:23, :22:33, :23:23, src/main/scala/npc/axi4/AXI4.scala:381:30, :404:46, :437:26, :457:81, :471:29]
      else	// @[src/main/scala/npc/axi4/AXI4.scala:381:30]
        writeState <= _npc_io_master_awvalid;	// @[src/main/scala/npc/FPGA.scala:23:23, src/main/scala/npc/axi4/AXI4.scala:381:30]
      if (readState)	// @[src/main/scala/npc/axi4/AXI4.scala:385:30]
        readState <= ~(_GEN_6 & _npc_io_master_rready & rlast);	// @[src/main/scala/npc/FPGA.scala:20:23, :22:33, :23:23, src/main/scala/npc/axi4/AXI4.scala:385:30, :444:{26,33}, :475:79, :484:29, :487:29]
      else	// @[src/main/scala/npc/axi4/AXI4.scala:385:30]
        readState <= _npc_io_master_arvalid;	// @[src/main/scala/npc/FPGA.scala:23:23, src/main/scala/npc/axi4/AXI4.scala:385:30]
    end
    if (writeState) begin	// @[src/main/scala/npc/axi4/AXI4.scala:381:30]
    end
    else	// @[src/main/scala/npc/axi4/AXI4.scala:381:30]
      writeOutSelect <=
        {_npc_io_master_awaddr[31] & _npc_io_master_awaddr < 32'h88000000,
         _npc_io_master_awaddr > 32'hA00003F7 & _npc_io_master_awaddr < 32'hA00003F9};	// @[src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/npc/FPGA.scala:23:23, src/main/scala/npc/axi4/AXI4.scala:429:35, src/main/scala/npc/dev/Dev.scala:8:{10,19,27}]
    if (readState) begin	// @[src/main/scala/npc/axi4/AXI4.scala:385:30]
    end
    else	// @[src/main/scala/npc/axi4/AXI4.scala:385:30]
      readOutSelect <=
        {_npc_io_master_araddr[31] & _npc_io_master_araddr < 32'h88000000,
         _npc_io_master_araddr > 32'hA00003F7 & _npc_io_master_araddr < 32'hA00003F9};	// @[src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/npc/FPGA.scala:23:23, src/main/scala/npc/axi4/AXI4.scala:432:34, src/main/scala/npc/dev/Dev.scala:8:{10,19,27}]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/npc/FPGA.scala:17:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/npc/FPGA.scala:17:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/npc/FPGA.scala:17:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[src/main/scala/npc/FPGA.scala:17:7]
    initial begin	// @[src/main/scala/npc/FPGA.scala:17:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/npc/FPGA.scala:17:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/npc/FPGA.scala:17:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/npc/FPGA.scala:17:7]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[src/main/scala/npc/FPGA.scala:17:7]
        locked = _RANDOM[/*Zero width*/ 1'b0][0];	// @[src/main/scala/npc/FPGA.scala:17:7, :20:23]
        writeState = _RANDOM[/*Zero width*/ 1'b0][1];	// @[src/main/scala/npc/FPGA.scala:17:7, :20:23, src/main/scala/npc/axi4/AXI4.scala:381:30]
        readState = _RANDOM[/*Zero width*/ 1'b0][2];	// @[src/main/scala/npc/FPGA.scala:17:7, :20:23, src/main/scala/npc/axi4/AXI4.scala:385:30]
        writeOutSelect = _RANDOM[/*Zero width*/ 1'b0][6:5];	// @[src/main/scala/npc/FPGA.scala:17:7, :20:23, src/main/scala/npc/axi4/AXI4.scala:429:35]
        readOutSelect = _RANDOM[/*Zero width*/ 1'b0][8:7];	// @[src/main/scala/npc/FPGA.scala:17:7, :20:23, src/main/scala/npc/axi4/AXI4.scala:432:34]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/npc/FPGA.scala:17:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/npc/FPGA.scala:17:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  PLL_IP pll (	// @[src/main/scala/npc/FPGA.scala:19:22]
    .clock     (clock),
    .reset     (reset),
    .io_locked (_pll_io_locked),
    .io_clk    (_pll_io_clk)
  );
  NPCImpl npc (	// @[src/main/scala/npc/FPGA.scala:23:23]
    .clock             (_pll_io_clk),	// @[src/main/scala/npc/FPGA.scala:19:22]
    .reset             (~_pll_io_locked),	// @[src/main/scala/npc/FPGA.scala:19:22, :22:33]
    .io_master_awready
      (_GEN_3
         ? _bram_io_awready
         : _GEN_1 ? _uart_io_axi_awready : _GEN & _clint_io_awready),	// @[src/main/scala/npc/FPGA.scala:24:23, :25:23, :26:23, src/main/scala/npc/axi4/AXI4.scala:449:16, :457:{65,81}, :458:29]
    .io_master_awvalid (_npc_io_master_awvalid),
    .io_master_awaddr  (_npc_io_master_awaddr),
    .io_master_wready
      (_GEN_3 ? _bram_io_wready : _GEN_1 ? _uart_io_axi_wready : _GEN & _clint_io_wready),	// @[src/main/scala/npc/FPGA.scala:24:23, :25:23, :26:23, src/main/scala/npc/axi4/AXI4.scala:449:16, :457:{65,81}, :465:29]
    .io_master_wvalid  (_npc_io_master_wvalid),
    .io_master_wdata   (_npc_io_master_wdata),
    .io_master_wstrb   (_npc_io_master_wstrb),
    .io_master_bready  (_npc_io_master_bready),
    .io_master_bvalid  (_GEN_4),	// @[src/main/scala/npc/axi4/AXI4.scala:457:81, :471:29]
    .io_master_arready
      (_GEN_5
         ? _bram_io_arready
         : _GEN_2 ? _uart_io_axi_arready : _GEN_0 & _clint_io_arready),	// @[src/main/scala/npc/FPGA.scala:24:23, :25:23, :26:23, src/main/scala/npc/axi4/AXI4.scala:449:16, :475:{63,79}, :476:29]
    .io_master_arvalid (_npc_io_master_arvalid),
    .io_master_araddr  (_npc_io_master_araddr),
    .io_master_rready  (_npc_io_master_rready),
    .io_master_rvalid  (_GEN_6),	// @[src/main/scala/npc/axi4/AXI4.scala:475:79, :484:29]
    .io_master_rdata
      (_GEN_5
         ? _bram_io_rdata
         : _GEN_2 ? _uart_io_axi_rdata : _GEN_0 ? _clint_io_rdata : 32'h0),	// @[src/main/scala/npc/FPGA.scala:24:23, :25:23, :26:23, src/main/scala/npc/axi4/AXI4.scala:96:17, :449:16, :475:{63,79}, :486:29]
    .io_master_arlen   (_npc_io_master_arlen),
    .io_master_rlast   (rlast)	// @[src/main/scala/npc/axi4/AXI4.scala:475:79, :487:29]
  );
  CLINT clint (	// @[src/main/scala/npc/FPGA.scala:24:23]
    .clock      (_pll_io_clk),	// @[src/main/scala/npc/FPGA.scala:19:22]
    .reset      (~_pll_io_locked),	// @[src/main/scala/npc/FPGA.scala:19:22, :22:33]
    .io_awready (_clint_io_awready),
    .io_awvalid (_GEN & _npc_io_master_awvalid),	// @[src/main/scala/npc/FPGA.scala:23:23, src/main/scala/npc/axi4/AXI4.scala:452:17, :457:{65,81}, :459:29]
    .io_wready  (_clint_io_wready),
    .io_wvalid  (_GEN & _npc_io_master_wvalid),	// @[src/main/scala/npc/FPGA.scala:23:23, src/main/scala/npc/axi4/AXI4.scala:452:17, :457:{65,81}, :466:29]
    .io_bready  (_GEN & _npc_io_master_bready),	// @[src/main/scala/npc/FPGA.scala:23:23, src/main/scala/npc/axi4/AXI4.scala:452:17, :457:{65,81}, :470:29]
    .io_bvalid  (_clint_io_bvalid),
    .io_arready (_clint_io_arready),
    .io_arvalid (_GEN_0 & _npc_io_master_arvalid),	// @[src/main/scala/npc/FPGA.scala:23:23, src/main/scala/npc/axi4/AXI4.scala:452:17, :475:{63,79}, :477:29]
    .io_araddr  (_GEN_0 ? _npc_io_master_araddr : 32'h0),	// @[src/main/scala/npc/FPGA.scala:23:23, src/main/scala/npc/axi4/AXI4.scala:96:17, :452:17, :475:{63,79}, :478:29]
    .io_rready  (_GEN_0 & _npc_io_master_rready),	// @[src/main/scala/npc/FPGA.scala:23:23, src/main/scala/npc/axi4/AXI4.scala:452:17, :475:{63,79}, :483:29]
    .io_rvalid  (_clint_io_rvalid),
    .io_rdata   (_clint_io_rdata),
    .io_rlast   (_clint_io_rlast)
  );
  AXI4_UART_IP uart (	// @[src/main/scala/npc/FPGA.scala:25:23]
    .clock          (_pll_io_clk),	// @[src/main/scala/npc/FPGA.scala:19:22]
    .reset          (~_pll_io_locked),	// @[src/main/scala/npc/FPGA.scala:19:22, :22:33]
    .io_axi_awready (_uart_io_axi_awready),
    .io_axi_awvalid (_GEN_1 & _npc_io_master_awvalid),	// @[src/main/scala/npc/FPGA.scala:23:23, src/main/scala/npc/axi4/AXI4.scala:452:17, :457:{65,81}, :459:29]
    .io_axi_wready  (_uart_io_axi_wready),
    .io_axi_wvalid  (_GEN_1 & _npc_io_master_wvalid),	// @[src/main/scala/npc/FPGA.scala:23:23, src/main/scala/npc/axi4/AXI4.scala:452:17, :457:{65,81}, :466:29]
    .io_axi_wdata   (_GEN_1 ? _npc_io_master_wdata : 32'h0),	// @[src/main/scala/npc/FPGA.scala:23:23, src/main/scala/npc/axi4/AXI4.scala:96:17, :452:17, :457:{65,81}, :467:29]
    .io_axi_wstrb   (_GEN_1 ? _npc_io_master_wstrb : 4'h0),	// @[src/main/scala/npc/FPGA.scala:23:23, src/main/scala/npc/axi4/AXI4.scala:83:17, :452:17, :457:{65,81}, :468:29]
    .io_axi_bready  (_GEN_1 & _npc_io_master_bready),	// @[src/main/scala/npc/FPGA.scala:23:23, src/main/scala/npc/axi4/AXI4.scala:452:17, :457:{65,81}, :470:29]
    .io_axi_bvalid  (_uart_io_axi_bvalid),
    .io_axi_arready (_uart_io_axi_arready),
    .io_axi_arvalid (_GEN_2 & _npc_io_master_arvalid),	// @[src/main/scala/npc/FPGA.scala:23:23, src/main/scala/npc/axi4/AXI4.scala:452:17, :475:{63,79}, :477:29]
    .io_axi_araddr  (_GEN_2 ? _npc_io_master_araddr : 32'h0),	// @[src/main/scala/npc/FPGA.scala:23:23, src/main/scala/npc/axi4/AXI4.scala:96:17, :452:17, :475:{63,79}, :478:29]
    .io_axi_rready  (_GEN_2 & _npc_io_master_rready),	// @[src/main/scala/npc/FPGA.scala:23:23, src/main/scala/npc/axi4/AXI4.scala:452:17, :475:{63,79}, :483:29]
    .io_axi_rvalid  (_uart_io_axi_rvalid),
    .io_axi_rdata   (_uart_io_axi_rdata),
    .io_rx          (io_rx),
    .io_tx          (io_tx)
  );
  AXI4_RAM_IP bram (	// @[src/main/scala/npc/FPGA.scala:26:23]
    .clock      (_pll_io_clk),	// @[src/main/scala/npc/FPGA.scala:19:22]
    .reset      (~_pll_io_locked),	// @[src/main/scala/npc/FPGA.scala:19:22, :22:33]
    .io_awready (_bram_io_awready),
    .io_awvalid (_GEN_3 & _npc_io_master_awvalid),	// @[src/main/scala/npc/FPGA.scala:23:23, src/main/scala/npc/axi4/AXI4.scala:452:17, :457:{65,81}, :459:29]
    .io_awaddr  (_GEN_3 ? _npc_io_master_awaddr : 32'h0),	// @[src/main/scala/npc/FPGA.scala:23:23, src/main/scala/npc/axi4/AXI4.scala:96:17, :452:17, :457:{65,81}, :460:29]
    .io_wready  (_bram_io_wready),
    .io_wvalid  (_GEN_3 & _npc_io_master_wvalid),	// @[src/main/scala/npc/FPGA.scala:23:23, src/main/scala/npc/axi4/AXI4.scala:452:17, :457:{65,81}, :466:29]
    .io_wdata   (_GEN_3 ? _npc_io_master_wdata : 32'h0),	// @[src/main/scala/npc/FPGA.scala:23:23, src/main/scala/npc/axi4/AXI4.scala:96:17, :452:17, :457:{65,81}, :467:29]
    .io_wstrb   (_GEN_3 ? _npc_io_master_wstrb : 4'h0),	// @[src/main/scala/npc/FPGA.scala:23:23, src/main/scala/npc/axi4/AXI4.scala:83:17, :452:17, :457:{65,81}, :468:29]
    .io_bready  (_GEN_3 & _npc_io_master_bready),	// @[src/main/scala/npc/FPGA.scala:23:23, src/main/scala/npc/axi4/AXI4.scala:452:17, :457:{65,81}, :470:29]
    .io_bvalid  (_bram_io_bvalid),
    .io_arready (_bram_io_arready),
    .io_arvalid (_GEN_5 & _npc_io_master_arvalid),	// @[src/main/scala/npc/FPGA.scala:23:23, src/main/scala/npc/axi4/AXI4.scala:452:17, :475:{63,79}, :477:29]
    .io_araddr  (_GEN_5 ? _npc_io_master_araddr : 32'h0),	// @[src/main/scala/npc/FPGA.scala:23:23, src/main/scala/npc/axi4/AXI4.scala:96:17, :452:17, :475:{63,79}, :478:29]
    .io_rready  (_GEN_5 & _npc_io_master_rready),	// @[src/main/scala/npc/FPGA.scala:23:23, src/main/scala/npc/axi4/AXI4.scala:452:17, :475:{63,79}, :483:29]
    .io_rvalid  (_bram_io_rvalid),
    .io_rdata   (_bram_io_rdata),
    .io_arlen   (_GEN_5 ? _npc_io_master_arlen : 8'h0),	// @[src/main/scala/npc/FPGA.scala:23:23, src/main/scala/npc/axi4/AXI4.scala:70:18, :452:17, :475:{63,79}, :480:29]
    .io_rlast   (_bram_io_rlast)
  );
  assign io_locked = locked;	// @[src/main/scala/npc/FPGA.scala:17:7, :20:23]
endmodule

