# Baseline LIP_5 Configuration File
# System Configuration matching Table 2 specifications
# Core: OoO, Single Core, 3 GHz
# Cache Replacement Policy: LIP_5
# Branch Predictor: TAGE-SC-L

# Simulation control
-max:inst                     0   # run to completion

# Core configuration  
-fetch:ifqsize                2   # instruction fetch queue size (fetch width)
-decode:width                 2   # instruction decode B/W
-issue:width                  2   # instruction issue B/W  
-commit:width                 2   # instruction commit B/W

# Execution units (IQ/LSQ/ROB)
-ruu:size                    64   # register update unit (ROB) size - using as IQ
-lsq:size                    32   # load/store queue (LSQ) size  

# Frequency update (for reference/documentation)
# 3 GHz core frequency â€“ affects timing analysis externally

# Branch prediction (TAGE-SC-L)
-bpred                    tage-scl     # branch predictor type
-bpred:tage:num_components 12           # number of tagged components
-bpred:tage:hist_lengths   4,8,16,32,64,128,256,512,1024,2048,4096,8192
-bpred:tage:tag_bits       12
-bpred:tage:sc_table_size  4096
-bpred:tage:use_bimodal    yes
-bpred:ras                 32           # return address stack size (32 entries)
-bpred:btb            4096 4            # BTB config (4K entries, 4-way)

# Cache hierarchy (64-byte blocks)
# L1 I-cache: 32 KB, 4-way, 3-cycle latency, LIP_5
-cache:il1       il1:128:64:4:lip_5
-cache:il1lat                 3

# L1 D-cache: 32 KB, 4-way, 3-cycle latency, LIP_5
-cache:dl1       dl1:128:64:4:lip_5
-cache:dl1lat                 3

# L2 Cache: 256 KB, 16-way, 9-cycle latency, LIP_5
-cache:il2       ul2:256:64:16:lip_5
-cache:dl2       ul2:256:64:16:lip_5
-cache:il2lat                 9
-cache:dl2lat                 9

# Memory system (DDR3 1600 MHz - approximated)
-mem:lat                 200 4
-mem:width                   8

# TLBs
-tlb:itlb        itlb:64:4096:4:lip_5
-tlb:dtlb        dtlb:64:4096:4:lip_5
-tlb:lat                    30

# Resource configuration
-res:ialu                     4
-res:imult                    1
-res:memport                  2
-res:fpalu                    4
-res:fpmult                   1

# Other settings
-cache:flush               false
-cache:icompress           false
