--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/bin/lin64/unwrapped/trce -ise
/afs/athena.mit.edu/user/d/v/dvtran/Documents/6.111/finalproject/bobateam/sound_module/sound_module.ise
-intstyle ise -v 3 -s 4 -xml lab5 lab5.ncd -o lab5.twr lab5.pcf -ucf labkit.ucf

Design file:              lab5.ncd
Physical constraint file: lab5.pcf
Device,package,speed:     xc2v6000,bf957,-4 (PRODUCTION 1.121 2008-07-25, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock ac97_bit_clock
-------------+------------+------------+--------------------+--------+
             |  Setup to  |  Hold to   |                    | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s)   | Phase  |
-------------+------------+------------+--------------------+--------+
ac97_sdata_in|   -0.867(F)|    1.416(F)|analyzer1_clock_OBUF|   0.000|
-------------+------------+------------+--------------------+--------+

Setup/Hold to clock clock_27mhz
--------------+------------+------------+------------------+--------+
              |  Setup to  |  Hold to   |                  | Clock  |
Source        | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
--------------+------------+------------+------------------+--------+
button_enter  |    0.359(R)|   -0.087(R)|clock_27mhz_IBUFG |   0.000|
flash_data<0> |    3.208(R)|    0.469(R)|clock_27mhz_IBUFG |   0.000|
flash_data<1> |    3.217(R)|    0.699(R)|clock_27mhz_IBUFG |   0.000|
flash_data<2> |    3.489(R)|    1.559(R)|clock_27mhz_IBUFG |   0.000|
flash_data<3> |    4.007(R)|    1.265(R)|clock_27mhz_IBUFG |   0.000|
flash_data<4> |    5.457(R)|    0.753(R)|clock_27mhz_IBUFG |   0.000|
flash_data<5> |    5.640(R)|    1.114(R)|clock_27mhz_IBUFG |   0.000|
flash_data<6> |    5.040(R)|    0.455(R)|clock_27mhz_IBUFG |   0.000|
flash_data<7> |    6.282(R)|    0.190(R)|clock_27mhz_IBUFG |   0.000|
flash_data<8> |   -1.747(R)|    2.019(R)|clock_27mhz_IBUFG |   0.000|
flash_data<9> |   -0.332(R)|    0.604(R)|clock_27mhz_IBUFG |   0.000|
flash_data<10>|   -1.612(R)|    1.884(R)|clock_27mhz_IBUFG |   0.000|
flash_data<11>|   -1.316(R)|    1.588(R)|clock_27mhz_IBUFG |   0.000|
flash_data<12>|   -1.356(R)|    1.628(R)|clock_27mhz_IBUFG |   0.000|
flash_data<13>|   -1.680(R)|    1.952(R)|clock_27mhz_IBUFG |   0.000|
flash_data<14>|   -1.363(R)|    1.635(R)|clock_27mhz_IBUFG |   0.000|
flash_data<15>|   -0.422(R)|    0.694(R)|clock_27mhz_IBUFG |   0.000|
flash_sts     |    1.592(R)|   -0.257(R)|clock_27mhz_IBUFG |   0.000|
switch<6>     |    1.971(R)|    0.272(R)|clock_27mhz_IBUFG |   0.000|
switch<7>     |    6.445(R)|   -2.253(R)|clock_27mhz_IBUFG |   0.000|
user1<24>     |    0.681(R)|   -0.409(R)|clock_27mhz_IBUFG |   0.000|
user1<25>     |   -0.453(R)|    0.725(R)|clock_27mhz_IBUFG |   0.000|
user1<26>     |   -0.478(R)|    0.750(R)|clock_27mhz_IBUFG |   0.000|
user1<27>     |   -0.141(R)|    0.413(R)|clock_27mhz_IBUFG |   0.000|
user1<28>     |    0.672(R)|   -0.400(R)|clock_27mhz_IBUFG |   0.000|
user1<29>     |   -0.124(R)|    0.396(R)|clock_27mhz_IBUFG |   0.000|
user1<30>     |    0.068(R)|    0.204(R)|clock_27mhz_IBUFG |   0.000|
user1<31>     |   -0.526(R)|    0.798(R)|clock_27mhz_IBUFG |   0.000|
--------------+------------+------------+------------------+--------+

Clock ac97_bit_clock to Pad
------------------+------------+--------------------+--------+
                  | clk (edge) |                    | Clock  |
Destination       |   to PAD   |Internal Clock(s)   | Phase  |
------------------+------------+--------------------+--------+
ac97_sdata_out    |   14.337(R)|analyzer1_clock_OBUF|   0.000|
ac97_synch        |   14.859(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<1> |   17.676(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<3> |   17.389(R)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<8> |   15.547(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<9> |   15.596(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<10>|   13.855(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<11>|   14.124(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<12>|   14.167(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<13>|   15.187(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<14>|   14.832(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<15>|   14.825(F)|analyzer1_clock_OBUF|   0.000|
------------------+------------+--------------------+--------+

Clock clock_27mhz to Pad
-----------------+------------+------------------+--------+
                 | clk (edge) |                  | Clock  |
Destination      |   to PAD   |Internal Clock(s) | Phase  |
-----------------+------------+------------------+--------+
analyzer1_data<0>|   13.022(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_clock  |   15.014(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<0>|   11.618(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<1>|   11.427(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<2>|   11.381(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<3>|   12.421(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<4>|   12.167(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<5>|   12.665(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<6>|   12.236(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<7>|   12.246(R)|clock_27mhz_IBUFG |   0.000|
audio_reset_b    |   13.679(R)|clock_27mhz_IBUFG |   0.000|
disp_clock       |   11.725(R)|clock_27mhz_IBUFG |   0.000|
flash_address<1> |   10.770(R)|clock_27mhz_IBUFG |   0.000|
flash_address<2> |    9.965(R)|clock_27mhz_IBUFG |   0.000|
flash_address<3> |    9.464(R)|clock_27mhz_IBUFG |   0.000|
flash_address<4> |    9.759(R)|clock_27mhz_IBUFG |   0.000|
flash_address<5> |    9.770(R)|clock_27mhz_IBUFG |   0.000|
flash_address<6> |    9.796(R)|clock_27mhz_IBUFG |   0.000|
flash_address<7> |    9.471(R)|clock_27mhz_IBUFG |   0.000|
flash_address<8> |    9.800(R)|clock_27mhz_IBUFG |   0.000|
flash_address<9> |    9.776(R)|clock_27mhz_IBUFG |   0.000|
flash_address<10>|    9.448(R)|clock_27mhz_IBUFG |   0.000|
flash_address<11>|   10.240(R)|clock_27mhz_IBUFG |   0.000|
flash_address<12>|    9.787(R)|clock_27mhz_IBUFG |   0.000|
flash_address<13>|    9.750(R)|clock_27mhz_IBUFG |   0.000|
flash_address<14>|   10.097(R)|clock_27mhz_IBUFG |   0.000|
flash_address<15>|    9.821(R)|clock_27mhz_IBUFG |   0.000|
flash_address<16>|    9.896(R)|clock_27mhz_IBUFG |   0.000|
flash_address<17>|    9.825(R)|clock_27mhz_IBUFG |   0.000|
flash_address<18>|    9.813(R)|clock_27mhz_IBUFG |   0.000|
flash_address<19>|   10.310(R)|clock_27mhz_IBUFG |   0.000|
flash_address<20>|   10.997(R)|clock_27mhz_IBUFG |   0.000|
flash_address<21>|   10.312(R)|clock_27mhz_IBUFG |   0.000|
flash_address<22>|   11.144(R)|clock_27mhz_IBUFG |   0.000|
flash_address<23>|    9.321(R)|clock_27mhz_IBUFG |   0.000|
flash_ce_b       |   11.329(R)|clock_27mhz_IBUFG |   0.000|
flash_data<0>    |    9.744(R)|clock_27mhz_IBUFG |   0.000|
flash_data<1>    |   10.653(R)|clock_27mhz_IBUFG |   0.000|
flash_data<2>    |   10.654(R)|clock_27mhz_IBUFG |   0.000|
flash_data<3>    |   10.658(R)|clock_27mhz_IBUFG |   0.000|
flash_data<4>    |   10.142(R)|clock_27mhz_IBUFG |   0.000|
flash_data<5>    |   10.141(R)|clock_27mhz_IBUFG |   0.000|
flash_data<6>    |   10.674(R)|clock_27mhz_IBUFG |   0.000|
flash_data<7>    |   10.675(R)|clock_27mhz_IBUFG |   0.000|
flash_data<8>    |   10.012(R)|clock_27mhz_IBUFG |   0.000|
flash_data<9>    |   11.704(R)|clock_27mhz_IBUFG |   0.000|
flash_data<10>   |   10.320(R)|clock_27mhz_IBUFG |   0.000|
flash_data<11>   |   10.326(R)|clock_27mhz_IBUFG |   0.000|
flash_data<12>   |    9.708(R)|clock_27mhz_IBUFG |   0.000|
flash_data<13>   |   10.347(R)|clock_27mhz_IBUFG |   0.000|
flash_data<14>   |   10.349(R)|clock_27mhz_IBUFG |   0.000|
flash_data<15>   |   11.429(R)|clock_27mhz_IBUFG |   0.000|
flash_oe_b       |    8.794(R)|clock_27mhz_IBUFG |   0.000|
flash_we_b       |    8.893(R)|clock_27mhz_IBUFG |   0.000|
led<0>           |   11.919(R)|clock_27mhz_IBUFG |   0.000|
led<1>           |   11.926(R)|clock_27mhz_IBUFG |   0.000|
led<2>           |   11.679(R)|clock_27mhz_IBUFG |   0.000|
led<3>           |   13.839(R)|clock_27mhz_IBUFG |   0.000|
led<4>           |   11.652(R)|clock_27mhz_IBUFG |   0.000|
led<5>           |   12.188(R)|clock_27mhz_IBUFG |   0.000|
led<6>           |   13.125(R)|clock_27mhz_IBUFG |   0.000|
led<7>           |   11.944(R)|clock_27mhz_IBUFG |   0.000|
vga_out_blank_b  |   14.818(R)|clock_65mhz       |   0.000|
vga_out_blue<0>  |   30.036(R)|clock_27mhz_IBUFG |   0.000|
                 |   49.641(R)|clock_65mhz       |   0.000|
vga_out_blue<1>  |   29.106(R)|clock_27mhz_IBUFG |   0.000|
                 |   48.711(R)|clock_65mhz       |   0.000|
vga_out_blue<2>  |   28.452(R)|clock_27mhz_IBUFG |   0.000|
                 |   48.057(R)|clock_65mhz       |   0.000|
vga_out_blue<3>  |   27.550(R)|clock_27mhz_IBUFG |   0.000|
                 |   47.155(R)|clock_65mhz       |   0.000|
vga_out_blue<4>  |   27.981(R)|clock_27mhz_IBUFG |   0.000|
                 |   47.586(R)|clock_65mhz       |   0.000|
vga_out_blue<5>  |   27.624(R)|clock_27mhz_IBUFG |   0.000|
                 |   47.229(R)|clock_65mhz       |   0.000|
vga_out_blue<6>  |   28.477(R)|clock_27mhz_IBUFG |   0.000|
                 |   48.082(R)|clock_65mhz       |   0.000|
vga_out_blue<7>  |   26.223(R)|clock_27mhz_IBUFG |   0.000|
                 |   45.828(R)|clock_65mhz       |   0.000|
vga_out_green<0> |   26.596(R)|clock_27mhz_IBUFG |   0.000|
                 |   46.201(R)|clock_65mhz       |   0.000|
vga_out_green<1> |   29.419(R)|clock_27mhz_IBUFG |   0.000|
                 |   49.024(R)|clock_65mhz       |   0.000|
vga_out_green<2> |   28.113(R)|clock_27mhz_IBUFG |   0.000|
                 |   47.718(R)|clock_65mhz       |   0.000|
vga_out_green<3> |   27.506(R)|clock_27mhz_IBUFG |   0.000|
                 |   47.111(R)|clock_65mhz       |   0.000|
vga_out_green<4> |   28.838(R)|clock_27mhz_IBUFG |   0.000|
                 |   48.443(R)|clock_65mhz       |   0.000|
vga_out_green<5> |   28.791(R)|clock_27mhz_IBUFG |   0.000|
                 |   48.396(R)|clock_65mhz       |   0.000|
vga_out_green<6> |   28.744(R)|clock_27mhz_IBUFG |   0.000|
                 |   48.349(R)|clock_65mhz       |   0.000|
vga_out_green<7> |   28.958(R)|clock_27mhz_IBUFG |   0.000|
                 |   48.563(R)|clock_65mhz       |   0.000|
vga_out_hsync    |   14.326(R)|clock_65mhz       |   0.000|
vga_out_red<0>   |   30.014(R)|clock_27mhz_IBUFG |   0.000|
                 |   49.619(R)|clock_65mhz       |   0.000|
vga_out_red<1>   |   29.077(R)|clock_27mhz_IBUFG |   0.000|
                 |   48.682(R)|clock_65mhz       |   0.000|
vga_out_red<2>   |   29.717(R)|clock_27mhz_IBUFG |   0.000|
                 |   49.322(R)|clock_65mhz       |   0.000|
vga_out_red<3>   |   29.716(R)|clock_27mhz_IBUFG |   0.000|
                 |   49.321(R)|clock_65mhz       |   0.000|
vga_out_red<4>   |   29.726(R)|clock_27mhz_IBUFG |   0.000|
                 |   49.331(R)|clock_65mhz       |   0.000|
vga_out_red<5>   |   28.679(R)|clock_27mhz_IBUFG |   0.000|
                 |   48.284(R)|clock_65mhz       |   0.000|
vga_out_red<6>   |   29.367(R)|clock_27mhz_IBUFG |   0.000|
                 |   48.972(R)|clock_65mhz       |   0.000|
vga_out_red<7>   |   29.362(R)|clock_27mhz_IBUFG |   0.000|
                 |   48.967(R)|clock_65mhz       |   0.000|
vga_out_vsync    |   15.149(R)|clock_65mhz       |   0.000|
-----------------+------------+------------------+--------+

Clock to Setup on destination clock ac97_bit_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bit_clock |    9.540|         |   11.695|    4.539|
clock_27mhz    |    3.994|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock_27mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bit_clock |    4.802|         |         |         |
clock_27mhz    |   23.143|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+-------------------+---------+
Source Pad     |Destination Pad    |  Delay  |
---------------+-------------------+---------+
ac97_bit_clock |analyzer1_clock    |   17.015|
ac97_sdata_in  |analyzer1_data<2>  |   14.662|
clock_27mhz    |vga_out_pixel_clock|   11.453|
---------------+-------------------+---------+


Analysis completed Sun Dec 10 19:46:10 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 591 MB



