Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto e12b8889032e4fe0986d4cee04538809 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot LFSR_In_tb_behav xil_defaultlib.LFSR_In_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture beh of entity xil_defaultlib.LFSR_In [\LFSR_In(0,3)\]
Compiling architecture beh of entity xil_defaultlib.lfsr_in_tb
Built simulation snapshot LFSR_In_tb_behav
