

================================================================
== Vitis HLS Report for 'clefia_Pipeline_ClefiaGfn4_label366'
================================================================
* Date:           Mon Dec 12 09:00:27 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        CLEFIA_ip
* Solution:       solution4 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.998 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ClefiaGfn4_label3  |        ?|        ?|        12|         12|          1|     ?|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    899|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    427|    -|
|Register         |        -|    -|     542|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     542|   1326|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name        | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+----+---+----+------------+------------+
    |add_ln121_111_fu_615_p2      |         +|   0|  0|  15|           8|           4|
    |add_ln121_112_fu_625_p2      |         +|   0|  0|  15|           8|           4|
    |add_ln121_113_fu_645_p2      |         +|   0|  0|  15|           8|           4|
    |add_ln121_114_fu_655_p2      |         +|   0|  0|  15|           8|           4|
    |add_ln121_115_fu_836_p2      |         +|   0|  0|  15|           8|           4|
    |add_ln121_116_fu_846_p2      |         +|   0|  0|  15|           8|           4|
    |add_ln121_fu_604_p2          |         +|   0|  0|  15|           8|           4|
    |add_ln188_1_fu_668_p2        |         +|   0|  0|  39|          32|           2|
    |add_ln188_fu_597_p2          |         +|   0|  0|  71|          64|           4|
    |icmp_ln193_fu_1769_p2        |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln197_fu_1018_p2        |      icmp|   0|  0|  18|          32|           1|
    |select_ln131_100_fu_698_p3   |    select|   0|  0|   8|           1|           8|
    |select_ln131_101_fu_870_p3   |    select|   0|  0|   8|           1|           8|
    |select_ln131_102_fu_912_p3   |    select|   0|  0|   8|           1|           8|
    |select_ln131_103_fu_946_p3   |    select|   0|  0|   8|           1|           8|
    |select_ln131_104_fu_988_p3   |    select|   0|  0|   8|           1|           8|
    |select_ln131_105_fu_740_p3   |    select|   0|  0|   8|           1|           8|
    |select_ln131_106_fu_782_p3   |    select|   0|  0|   8|           1|           8|
    |select_ln131_107_fu_816_p3   |    select|   0|  0|   8|           1|           8|
    |select_ln131_108_fu_1115_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_109_fu_1157_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_110_fu_1199_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_111_fu_1425_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_112_fu_1467_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_113_fu_1509_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_114_fu_1551_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_115_fu_1233_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_116_fu_1275_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_117_fu_1317_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_118_fu_1585_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_119_fu_1627_p3  |    select|   0|  0|   8|           1|           8|
    |grp_fu_540_p2                |       xor|   0|  0|   8|           8|           8|
    |grp_fu_546_p2                |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_252_fu_1057_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_253_fu_1085_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_254_fu_1377_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_255_fu_1405_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_260_fu_1693_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_261_fu_1721_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_262_fu_1742_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_263_fu_1763_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_514_fu_1040_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_515_fu_1046_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_516_fu_1051_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_517_fu_1063_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_518_fu_1069_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_519_fu_1075_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_520_fu_1079_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_521_fu_1355_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_522_fu_1361_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_523_fu_1367_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_524_fu_1372_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_525_fu_1383_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_526_fu_1389_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_527_fu_1395_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_528_fu_1400_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_529_fu_1671_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_530_fu_1676_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_531_fu_1682_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_532_fu_1687_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_533_fu_1699_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_534_fu_1704_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_535_fu_1710_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_536_fu_1715_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_537_fu_1727_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_538_fu_1733_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_539_fu_1737_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_540_fu_1748_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_541_fu_1754_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_542_fu_1758_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_fu_1035_p2         |       xor|   0|  0|   8|           8|           8|
    |xor_ln132_100_fu_692_p2      |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_101_fu_864_p2      |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_102_fu_906_p2      |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_103_fu_940_p2      |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_104_fu_982_p2      |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_105_fu_734_p2      |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_106_fu_776_p2      |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_107_fu_810_p2      |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_108_fu_1109_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_109_fu_1151_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_110_fu_1193_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_111_fu_1419_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_112_fu_1461_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_113_fu_1503_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_114_fu_1545_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_115_fu_1227_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_116_fu_1269_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_117_fu_1311_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_118_fu_1579_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_119_fu_1621_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln180_fu_1337_p2         |       xor|   0|  0|   8|           8|           8|
    +-----------------------------+----------+----+---+----+------------+------------+
    |Total                        |          |   0|  0| 899|         724|         604|
    +-----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  65|         13|    1|         13|
    |ap_done_int                     |   9|          2|    1|          2|
    |ap_sig_allocacmp_idx109_i_load  |   9|          2|   64|        128|
    |clefia_s0_address0              |  25|          5|    8|         40|
    |clefia_s1_address0              |  25|          5|    8|         40|
    |dec12_i_in_i_fu_118             |   9|          2|   32|         64|
    |fin_3_address0                  |  65|         13|    4|         52|
    |fin_3_address1                  |  65|         13|    4|         52|
    |fin_3_d0                        |  48|          9|    8|         72|
    |fin_3_d1                        |  48|          9|    8|         72|
    |idx109_i_fu_114                 |   9|          2|   64|        128|
    |rk_address0                     |  25|          5|    8|         40|
    |rk_address1                     |  25|          5|    8|         40|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 427|         85|  218|        743|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |add_ln188_1_reg_1915      |  32|   0|   32|          0|
    |add_ln188_reg_1816        |  64|   0|   64|          0|
    |ap_CS_fsm                 |  12|   0|   12|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |dec12_i_in_i_fu_118       |  32|   0|   32|          0|
    |empty_reg_1806            |   8|   0|    8|          0|
    |fin_3_load_10_reg_2028    |   8|   0|    8|          0|
    |fin_3_load_11_reg_2034    |   8|   0|    8|          0|
    |fin_3_load_1_reg_1847     |   8|   0|    8|          0|
    |fin_3_load_2_reg_1873     |   8|   0|    8|          0|
    |fin_3_load_3_reg_1879     |   8|   0|    8|          0|
    |fin_3_load_8_reg_1964     |   8|   0|    8|          0|
    |fin_3_load_9_reg_1970     |   8|   0|    8|          0|
    |fin_3_load_reg_1841       |   8|   0|    8|          0|
    |icmp_ln197_reg_2050       |   1|   0|    1|          0|
    |idx109_i_fu_114           |  64|   0|   64|          0|
    |or_ln134_43_reg_2176      |   8|   0|    8|          0|
    |or_ln134_44_reg_2181      |   8|   0|    8|          0|
    |or_ln134_45_reg_2186      |   8|   0|    8|          0|
    |or_ln134_46_reg_2191      |   8|   0|    8|          0|
    |reg_552                   |   8|   0|    8|          0|
    |reg_556                   |   8|   0|    8|          0|
    |reg_560                   |   8|   0|    8|          0|
    |reg_564                   |   8|   0|    8|          0|
    |reg_568                   |   8|   0|    8|          0|
    |reg_572                   |   8|   0|    8|          0|
    |tmp_425_reg_2007          |   1|   0|    1|          0|
    |tmp_429_reg_2023          |   1|   0|    1|          0|
    |tmp_433_reg_1949          |   1|   0|    1|          0|
    |tmp_435_reg_1959          |   1|   0|    1|          0|
    |tmp_441_reg_2091          |   1|   0|    1|          0|
    |tmp_449_reg_2151          |   1|   0|    1|          0|
    |tmp_455_reg_2101          |   1|   0|    1|          0|
    |tmp_459_reg_2161          |   1|   0|    1|          0|
    |trunc_ln134_177_reg_2002  |   7|   0|    7|          0|
    |trunc_ln134_179_reg_2018  |   7|   0|    7|          0|
    |trunc_ln134_181_reg_1944  |   7|   0|    7|          0|
    |trunc_ln134_182_reg_1954  |   7|   0|    7|          0|
    |trunc_ln134_185_reg_2086  |   7|   0|    7|          0|
    |trunc_ln134_189_reg_2146  |   7|   0|    7|          0|
    |trunc_ln134_192_reg_2096  |   7|   0|    7|          0|
    |trunc_ln134_194_reg_2156  |   7|   0|    7|          0|
    |x_assign_60_reg_1932      |   8|   0|    8|          0|
    |x_assign_61_reg_1996      |   8|   0|    8|          0|
    |x_assign_62_reg_2012      |   8|   0|    8|          0|
    |x_assign_63_reg_1938      |   8|   0|    8|          0|
    |x_assign_66_reg_2134      |   8|   0|    8|          0|
    |x_assign_67_reg_2140      |   8|   0|    8|          0|
    |xor_ln124_252_reg_2064    |   8|   0|    8|          0|
    |xor_ln124_253_reg_2070    |   8|   0|    8|          0|
    |xor_ln124_254_reg_2122    |   8|   0|    8|          0|
    |xor_ln124_255_reg_2128    |   8|   0|    8|          0|
    |xor_ln124_260_reg_2196    |   8|   0|    8|          0|
    |xor_ln124_261_reg_2202    |   8|   0|    8|          0|
    |xor_ln124_262_reg_2208    |   8|   0|    8|          0|
    |xor_ln124_263_reg_2214    |   8|   0|    8|          0|
    |xor_ln180_reg_2106        |   8|   0|    8|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 542|   0|  542|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+--------------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  clefia_Pipeline_ClefiaGfn4_label366|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  clefia_Pipeline_ClefiaGfn4_label366|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  clefia_Pipeline_ClefiaGfn4_label366|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  clefia_Pipeline_ClefiaGfn4_label366|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  clefia_Pipeline_ClefiaGfn4_label366|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  clefia_Pipeline_ClefiaGfn4_label366|  return value|
|zext_ln460                |   in|    5|     ap_none|                           zext_ln460|        scalar|
|fin_3_address0            |  out|    4|   ap_memory|                                fin_3|         array|
|fin_3_ce0                 |  out|    1|   ap_memory|                                fin_3|         array|
|fin_3_we0                 |  out|    1|   ap_memory|                                fin_3|         array|
|fin_3_d0                  |  out|    8|   ap_memory|                                fin_3|         array|
|fin_3_q0                  |   in|    8|   ap_memory|                                fin_3|         array|
|fin_3_address1            |  out|    4|   ap_memory|                                fin_3|         array|
|fin_3_ce1                 |  out|    1|   ap_memory|                                fin_3|         array|
|fin_3_we1                 |  out|    1|   ap_memory|                                fin_3|         array|
|fin_3_d1                  |  out|    8|   ap_memory|                                fin_3|         array|
|fin_3_q1                  |   in|    8|   ap_memory|                                fin_3|         array|
|rk_address0               |  out|    8|   ap_memory|                                   rk|         array|
|rk_ce0                    |  out|    1|   ap_memory|                                   rk|         array|
|rk_q0                     |   in|    8|   ap_memory|                                   rk|         array|
|rk_address1               |  out|    8|   ap_memory|                                   rk|         array|
|rk_ce1                    |  out|    1|   ap_memory|                                   rk|         array|
|rk_q1                     |   in|    8|   ap_memory|                                   rk|         array|
|fin_3_load_out            |  out|    8|      ap_vld|                       fin_3_load_out|       pointer|
|fin_3_load_out_ap_vld     |  out|    1|      ap_vld|                       fin_3_load_out|       pointer|
|fin_3_load_1_out          |  out|    8|      ap_vld|                     fin_3_load_1_out|       pointer|
|fin_3_load_1_out_ap_vld   |  out|    1|      ap_vld|                     fin_3_load_1_out|       pointer|
|fin_3_load_2_out          |  out|    8|      ap_vld|                     fin_3_load_2_out|       pointer|
|fin_3_load_2_out_ap_vld   |  out|    1|      ap_vld|                     fin_3_load_2_out|       pointer|
|fin_3_load_3_out          |  out|    8|      ap_vld|                     fin_3_load_3_out|       pointer|
|fin_3_load_3_out_ap_vld   |  out|    1|      ap_vld|                     fin_3_load_3_out|       pointer|
|xor_ln124_252_out         |  out|    8|      ap_vld|                    xor_ln124_252_out|       pointer|
|xor_ln124_252_out_ap_vld  |  out|    1|      ap_vld|                    xor_ln124_252_out|       pointer|
|xor_ln124_253_out         |  out|    8|      ap_vld|                    xor_ln124_253_out|       pointer|
|xor_ln124_253_out_ap_vld  |  out|    1|      ap_vld|                    xor_ln124_253_out|       pointer|
|xor_ln124_254_out         |  out|    8|      ap_vld|                    xor_ln124_254_out|       pointer|
|xor_ln124_254_out_ap_vld  |  out|    1|      ap_vld|                    xor_ln124_254_out|       pointer|
|xor_ln124_255_out         |  out|    8|      ap_vld|                    xor_ln124_255_out|       pointer|
|xor_ln124_255_out_ap_vld  |  out|    1|      ap_vld|                    xor_ln124_255_out|       pointer|
|fin_3_load_8_out          |  out|    8|      ap_vld|                     fin_3_load_8_out|       pointer|
|fin_3_load_8_out_ap_vld   |  out|    1|      ap_vld|                     fin_3_load_8_out|       pointer|
|fin_3_load_9_out          |  out|    8|      ap_vld|                     fin_3_load_9_out|       pointer|
|fin_3_load_9_out_ap_vld   |  out|    1|      ap_vld|                     fin_3_load_9_out|       pointer|
|fin_3_load_10_out         |  out|    8|      ap_vld|                    fin_3_load_10_out|       pointer|
|fin_3_load_10_out_ap_vld  |  out|    1|      ap_vld|                    fin_3_load_10_out|       pointer|
|fin_3_load_11_out         |  out|    8|      ap_vld|                    fin_3_load_11_out|       pointer|
|fin_3_load_11_out_ap_vld  |  out|    1|      ap_vld|                    fin_3_load_11_out|       pointer|
|xor_ln124_260_out         |  out|    8|      ap_vld|                    xor_ln124_260_out|       pointer|
|xor_ln124_260_out_ap_vld  |  out|    1|      ap_vld|                    xor_ln124_260_out|       pointer|
|xor_ln124_261_out         |  out|    8|      ap_vld|                    xor_ln124_261_out|       pointer|
|xor_ln124_261_out_ap_vld  |  out|    1|      ap_vld|                    xor_ln124_261_out|       pointer|
|xor_ln124_262_out         |  out|    8|      ap_vld|                    xor_ln124_262_out|       pointer|
|xor_ln124_262_out_ap_vld  |  out|    1|      ap_vld|                    xor_ln124_262_out|       pointer|
|xor_ln124_263_out         |  out|    8|      ap_vld|                    xor_ln124_263_out|       pointer|
|xor_ln124_263_out_ap_vld  |  out|    1|      ap_vld|                    xor_ln124_263_out|       pointer|
|clefia_s0_address0        |  out|    8|   ap_memory|                            clefia_s0|         array|
|clefia_s0_ce0             |  out|    1|   ap_memory|                            clefia_s0|         array|
|clefia_s0_q0              |   in|    8|   ap_memory|                            clefia_s0|         array|
|clefia_s1_address0        |  out|    8|   ap_memory|                            clefia_s1|         array|
|clefia_s1_ce0             |  out|    1|   ap_memory|                            clefia_s1|         array|
|clefia_s1_q0              |   in|    8|   ap_memory|                            clefia_s1|         array|
+--------------------------+-----+-----+------------+-------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 12, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 12, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.77>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%idx109_i = alloca i32 1"   --->   Operation 15 'alloca' 'idx109_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%dec12_i_in_i = alloca i32 1"   --->   Operation 16 'alloca' 'dec12_i_in_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln460_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %zext_ln460"   --->   Operation 17 'read' 'zext_ln460_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln460_cast = zext i5 %zext_ln460_read"   --->   Operation 18 'zext' 'zext_ln460_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %zext_ln460_cast, i32 %dec12_i_in_i"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 0, i64 %idx109_i"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.body.i30.i"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%idx109_i_load = load i64 %idx109_i"   --->   Operation 22 'load' 'idx109_i_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%fin_3_addr_14 = getelementptr i8 %fin_3, i64 0, i64 1" [clefia.c:121]   --->   Operation 23 'getelementptr' 'fin_3_addr_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%fin_3_addr_15 = getelementptr i8 %fin_3, i64 0, i64 0" [clefia.c:121]   --->   Operation 24 'getelementptr' 'fin_3_addr_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%empty = trunc i64 %idx109_i_load"   --->   Operation 25 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (3.52ns)   --->   "%add_ln188 = add i64 %idx109_i_load, i64 8" [clefia.c:188]   --->   Operation 26 'add' 'add_ln188' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%rk_addr = getelementptr i8 %rk, i64 0, i64 %add_ln188" [clefia.c:121]   --->   Operation 27 'getelementptr' 'rk_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (2.32ns)   --->   "%fin_3_load = load i4 %fin_3_addr_15" [clefia.c:124]   --->   Operation 28 'load' 'fin_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 29 [2/2] (3.25ns)   --->   "%rk_load = load i8 %rk_addr" [clefia.c:124]   --->   Operation 29 'load' 'rk_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_1 : Operation 30 [1/1] (1.91ns)   --->   "%add_ln121 = add i8 %empty, i8 9" [clefia.c:121]   --->   Operation 30 'add' 'add_ln121' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln121 = zext i8 %add_ln121" [clefia.c:121]   --->   Operation 31 'zext' 'zext_ln121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%rk_addr_65 = getelementptr i8 %rk, i64 0, i64 %zext_ln121" [clefia.c:121]   --->   Operation 32 'getelementptr' 'rk_addr_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (2.32ns)   --->   "%fin_3_load_1 = load i4 %fin_3_addr_14" [clefia.c:124]   --->   Operation 33 'load' 'fin_3_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 34 [2/2] (3.25ns)   --->   "%rk_load_1 = load i8 %rk_addr_65" [clefia.c:124]   --->   Operation 34 'load' 'rk_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>

State 2 <SV = 1> <Delay = 5.16>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%fin_3_addr_12 = getelementptr i8 %fin_3, i64 0, i64 3" [clefia.c:121]   --->   Operation 35 'getelementptr' 'fin_3_addr_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%fin_3_addr_13 = getelementptr i8 %fin_3, i64 0, i64 2" [clefia.c:121]   --->   Operation 36 'getelementptr' 'fin_3_addr_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/2] (2.32ns)   --->   "%fin_3_load = load i4 %fin_3_addr_15" [clefia.c:124]   --->   Operation 37 'load' 'fin_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 38 [1/2] (3.25ns)   --->   "%rk_load = load i8 %rk_addr" [clefia.c:124]   --->   Operation 38 'load' 'rk_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_2 : Operation 39 [1/1] (0.99ns)   --->   "%xor_ln124_248 = xor i8 %rk_load, i8 %fin_3_load" [clefia.c:124]   --->   Operation 39 'xor' 'xor_ln124_248' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/2] (2.32ns)   --->   "%fin_3_load_1 = load i4 %fin_3_addr_14" [clefia.c:124]   --->   Operation 40 'load' 'fin_3_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 41 [1/2] (3.25ns)   --->   "%rk_load_1 = load i8 %rk_addr_65" [clefia.c:124]   --->   Operation 41 'load' 'rk_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_2 : Operation 42 [1/1] (0.99ns)   --->   "%xor_ln124_249 = xor i8 %rk_load_1, i8 %fin_3_load_1" [clefia.c:124]   --->   Operation 42 'xor' 'xor_ln124_249' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (1.91ns)   --->   "%add_ln121_111 = add i8 %empty, i8 10" [clefia.c:121]   --->   Operation 43 'add' 'add_ln121_111' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln121_237 = zext i8 %add_ln121_111" [clefia.c:121]   --->   Operation 44 'zext' 'zext_ln121_237' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%rk_addr_66 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_237" [clefia.c:121]   --->   Operation 45 'getelementptr' 'rk_addr_66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [2/2] (2.32ns)   --->   "%fin_3_load_2 = load i4 %fin_3_addr_13" [clefia.c:124]   --->   Operation 46 'load' 'fin_3_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 47 [2/2] (3.25ns)   --->   "%rk_load_2 = load i8 %rk_addr_66" [clefia.c:124]   --->   Operation 47 'load' 'rk_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_2 : Operation 48 [1/1] (1.91ns)   --->   "%add_ln121_112 = add i8 %empty, i8 11" [clefia.c:121]   --->   Operation 48 'add' 'add_ln121_112' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln121_238 = zext i8 %add_ln121_112" [clefia.c:121]   --->   Operation 49 'zext' 'zext_ln121_238' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%rk_addr_67 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_238" [clefia.c:121]   --->   Operation 50 'getelementptr' 'rk_addr_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [2/2] (2.32ns)   --->   "%fin_3_load_3 = load i4 %fin_3_addr_12" [clefia.c:124]   --->   Operation 51 'load' 'fin_3_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 52 [2/2] (3.25ns)   --->   "%rk_load_3 = load i8 %rk_addr_67" [clefia.c:124]   --->   Operation 52 'load' 'rk_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>

State 3 <SV = 2> <Delay = 5.16>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%fin_3_addr_6 = getelementptr i8 %fin_3, i64 0, i64 9" [clefia.c:121]   --->   Operation 53 'getelementptr' 'fin_3_addr_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%fin_3_addr_7 = getelementptr i8 %fin_3, i64 0, i64 8" [clefia.c:121]   --->   Operation 54 'getelementptr' 'fin_3_addr_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/2] (2.32ns)   --->   "%fin_3_load_2 = load i4 %fin_3_addr_13" [clefia.c:124]   --->   Operation 55 'load' 'fin_3_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 56 [1/2] (3.25ns)   --->   "%rk_load_2 = load i8 %rk_addr_66" [clefia.c:124]   --->   Operation 56 'load' 'rk_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_3 : Operation 57 [1/1] (0.99ns)   --->   "%xor_ln124_250 = xor i8 %rk_load_2, i8 %fin_3_load_2" [clefia.c:124]   --->   Operation 57 'xor' 'xor_ln124_250' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/2] (2.32ns)   --->   "%fin_3_load_3 = load i4 %fin_3_addr_12" [clefia.c:124]   --->   Operation 58 'load' 'fin_3_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 59 [1/2] (3.25ns)   --->   "%rk_load_3 = load i8 %rk_addr_67" [clefia.c:124]   --->   Operation 59 'load' 'rk_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_3 : Operation 60 [1/1] (0.99ns)   --->   "%xor_ln124_251 = xor i8 %rk_load_3, i8 %fin_3_load_3" [clefia.c:124]   --->   Operation 60 'xor' 'xor_ln124_251' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln150 = zext i8 %xor_ln124_248" [clefia.c:150->clefia.c:194]   --->   Operation 61 'zext' 'zext_ln150' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%clefia_s0_addr_20 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln150" [clefia.c:150->clefia.c:194]   --->   Operation 62 'getelementptr' 'clefia_s0_addr_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [2/2] (3.25ns)   --->   "%z = load i8 %clefia_s0_addr_20" [clefia.c:150->clefia.c:194]   --->   Operation 63 'load' 'z' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln151 = zext i8 %xor_ln124_249" [clefia.c:151->clefia.c:194]   --->   Operation 64 'zext' 'zext_ln151' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%clefia_s1_addr_20 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln151" [clefia.c:151->clefia.c:194]   --->   Operation 65 'getelementptr' 'clefia_s1_addr_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [2/2] (3.25ns)   --->   "%z_68 = load i8 %clefia_s1_addr_20" [clefia.c:151->clefia.c:194]   --->   Operation 66 'load' 'z_68' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 67 [1/1] (1.91ns)   --->   "%add_ln121_113 = add i8 %empty, i8 12" [clefia.c:121]   --->   Operation 67 'add' 'add_ln121_113' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln121_239 = zext i8 %add_ln121_113" [clefia.c:121]   --->   Operation 68 'zext' 'zext_ln121_239' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%rk_addr_68 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_239" [clefia.c:121]   --->   Operation 69 'getelementptr' 'rk_addr_68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [2/2] (2.32ns)   --->   "%fin_3_load_8 = load i4 %fin_3_addr_7" [clefia.c:124]   --->   Operation 70 'load' 'fin_3_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 71 [2/2] (3.25ns)   --->   "%rk_load_4 = load i8 %rk_addr_68" [clefia.c:124]   --->   Operation 71 'load' 'rk_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_3 : Operation 72 [1/1] (1.91ns)   --->   "%add_ln121_114 = add i8 %empty, i8 13" [clefia.c:121]   --->   Operation 72 'add' 'add_ln121_114' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln121_240 = zext i8 %add_ln121_114" [clefia.c:121]   --->   Operation 73 'zext' 'zext_ln121_240' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%rk_addr_69 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_240" [clefia.c:121]   --->   Operation 74 'getelementptr' 'rk_addr_69' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [2/2] (2.32ns)   --->   "%fin_3_load_9 = load i4 %fin_3_addr_6" [clefia.c:124]   --->   Operation 75 'load' 'fin_3_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 76 [2/2] (3.25ns)   --->   "%rk_load_5 = load i8 %rk_addr_69" [clefia.c:124]   --->   Operation 76 'load' 'rk_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>

State 4 <SV = 3> <Delay = 5.75>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%dec12_i_in_i_load = load i32 %dec12_i_in_i" [clefia.c:188]   --->   Operation 77 'load' 'dec12_i_in_i_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%fin_3_addr_4 = getelementptr i8 %fin_3, i64 0, i64 11" [clefia.c:121]   --->   Operation 78 'getelementptr' 'fin_3_addr_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%fin_3_addr_5 = getelementptr i8 %fin_3, i64 0, i64 10" [clefia.c:121]   --->   Operation 79 'getelementptr' 'fin_3_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (2.55ns)   --->   "%add_ln188_1 = add i32 %dec12_i_in_i_load, i32 4294967295" [clefia.c:188]   --->   Operation 80 'add' 'add_ln188_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/2] (3.25ns)   --->   "%z = load i8 %clefia_s0_addr_20" [clefia.c:150->clefia.c:194]   --->   Operation 81 'load' 'z' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 82 [1/2] (3.25ns)   --->   "%z_68 = load i8 %clefia_s1_addr_20" [clefia.c:151->clefia.c:194]   --->   Operation 82 'load' 'z_68' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln152 = zext i8 %xor_ln124_250" [clefia.c:152->clefia.c:194]   --->   Operation 83 'zext' 'zext_ln152' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%clefia_s0_addr_21 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln152" [clefia.c:152->clefia.c:194]   --->   Operation 84 'getelementptr' 'clefia_s0_addr_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [2/2] (3.25ns)   --->   "%z_69 = load i8 %clefia_s0_addr_21" [clefia.c:152->clefia.c:194]   --->   Operation 85 'load' 'z_69' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln153 = zext i8 %xor_ln124_251" [clefia.c:153->clefia.c:194]   --->   Operation 86 'zext' 'zext_ln153' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%clefia_s1_addr_21 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln153" [clefia.c:153->clefia.c:194]   --->   Operation 87 'getelementptr' 'clefia_s1_addr_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [2/2] (3.25ns)   --->   "%z_70 = load i8 %clefia_s1_addr_21" [clefia.c:153->clefia.c:194]   --->   Operation 88 'load' 'z_70' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_100)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_68, i32 7" [clefia.c:131]   --->   Operation 89 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_100)   --->   "%xor_ln132_100 = xor i8 %z_68, i8 14" [clefia.c:132]   --->   Operation 90 'xor' 'xor_ln132_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_100 = select i1 %tmp, i8 %xor_ln132_100, i8 %z_68" [clefia.c:131]   --->   Operation 91 'select' 'select_ln131_100' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln134 = trunc i8 %select_ln131_100" [clefia.c:134]   --->   Operation 92 'trunc' 'trunc_ln134' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_421 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_100, i32 7" [clefia.c:134]   --->   Operation 93 'bitselect' 'tmp_421' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%x_assign_60 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134, i1 %tmp_421" [clefia.c:134]   --->   Operation 94 'bitconcatenate' 'x_assign_60' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_105)   --->   "%tmp_430 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z, i32 7" [clefia.c:131]   --->   Operation 95 'bitselect' 'tmp_430' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_105)   --->   "%xor_ln132_105 = xor i8 %z, i8 14" [clefia.c:132]   --->   Operation 96 'xor' 'xor_ln132_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_105 = select i1 %tmp_430, i8 %xor_ln132_105, i8 %z" [clefia.c:131]   --->   Operation 97 'select' 'select_ln131_105' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln134_180 = trunc i8 %select_ln131_105" [clefia.c:134]   --->   Operation 98 'trunc' 'trunc_ln134_180' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_431 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_105, i32 7" [clefia.c:134]   --->   Operation 99 'bitselect' 'tmp_431' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%x_assign_63 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_180, i1 %tmp_431" [clefia.c:134]   --->   Operation 100 'bitconcatenate' 'x_assign_63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_106)   --->   "%tmp_432 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_105, i32 6" [clefia.c:131]   --->   Operation 101 'bitselect' 'tmp_432' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_106)   --->   "%xor_ln132_106 = xor i8 %x_assign_63, i8 14" [clefia.c:132]   --->   Operation 102 'xor' 'xor_ln132_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_106 = select i1 %tmp_432, i8 %xor_ln132_106, i8 %x_assign_63" [clefia.c:131]   --->   Operation 103 'select' 'select_ln131_106' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln134_181 = trunc i8 %select_ln131_106" [clefia.c:134]   --->   Operation 104 'trunc' 'trunc_ln134_181' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_433 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_106, i32 7" [clefia.c:134]   --->   Operation 105 'bitselect' 'tmp_433' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_107)   --->   "%tmp_434 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_100, i32 6" [clefia.c:131]   --->   Operation 106 'bitselect' 'tmp_434' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_107)   --->   "%xor_ln132_107 = xor i8 %x_assign_60, i8 14" [clefia.c:132]   --->   Operation 107 'xor' 'xor_ln132_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_107 = select i1 %tmp_434, i8 %xor_ln132_107, i8 %x_assign_60" [clefia.c:131]   --->   Operation 108 'select' 'select_ln131_107' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln134_182 = trunc i8 %select_ln131_107" [clefia.c:134]   --->   Operation 109 'trunc' 'trunc_ln134_182' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_435 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_107, i32 7" [clefia.c:134]   --->   Operation 110 'bitselect' 'tmp_435' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [1/2] (2.32ns)   --->   "%fin_3_load_8 = load i4 %fin_3_addr_7" [clefia.c:124]   --->   Operation 111 'load' 'fin_3_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 112 [1/2] (3.25ns)   --->   "%rk_load_4 = load i8 %rk_addr_68" [clefia.c:124]   --->   Operation 112 'load' 'rk_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_4 : Operation 113 [1/1] (0.99ns)   --->   "%xor_ln124_256 = xor i8 %rk_load_4, i8 %fin_3_load_8" [clefia.c:124]   --->   Operation 113 'xor' 'xor_ln124_256' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/2] (2.32ns)   --->   "%fin_3_load_9 = load i4 %fin_3_addr_6" [clefia.c:124]   --->   Operation 114 'load' 'fin_3_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 115 [1/2] (3.25ns)   --->   "%rk_load_5 = load i8 %rk_addr_69" [clefia.c:124]   --->   Operation 115 'load' 'rk_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_4 : Operation 116 [1/1] (0.99ns)   --->   "%xor_ln124_257 = xor i8 %rk_load_5, i8 %fin_3_load_9" [clefia.c:124]   --->   Operation 116 'xor' 'xor_ln124_257' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (1.91ns)   --->   "%add_ln121_115 = add i8 %empty, i8 14" [clefia.c:121]   --->   Operation 117 'add' 'add_ln121_115' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln121_241 = zext i8 %add_ln121_115" [clefia.c:121]   --->   Operation 118 'zext' 'zext_ln121_241' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%rk_addr_70 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_241" [clefia.c:121]   --->   Operation 119 'getelementptr' 'rk_addr_70' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 120 [2/2] (2.32ns)   --->   "%fin_3_load_10 = load i4 %fin_3_addr_5" [clefia.c:124]   --->   Operation 120 'load' 'fin_3_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 121 [2/2] (3.25ns)   --->   "%rk_load_6 = load i8 %rk_addr_70" [clefia.c:124]   --->   Operation 121 'load' 'rk_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_4 : Operation 122 [1/1] (1.91ns)   --->   "%add_ln121_116 = add i8 %empty, i8 15" [clefia.c:121]   --->   Operation 122 'add' 'add_ln121_116' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln121_242 = zext i8 %add_ln121_116" [clefia.c:121]   --->   Operation 123 'zext' 'zext_ln121_242' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%rk_addr_71 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_242" [clefia.c:121]   --->   Operation 124 'getelementptr' 'rk_addr_71' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 125 [2/2] (2.32ns)   --->   "%fin_3_load_11 = load i4 %fin_3_addr_4" [clefia.c:124]   --->   Operation 125 'load' 'fin_3_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 126 [2/2] (3.25ns)   --->   "%rk_load_7 = load i8 %rk_addr_71" [clefia.c:124]   --->   Operation 126 'load' 'rk_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>

State 5 <SV = 4> <Delay = 5.75>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%fin_3_addr_10 = getelementptr i8 %fin_3, i64 0, i64 5" [clefia.c:121]   --->   Operation 127 'getelementptr' 'fin_3_addr_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%fin_3_addr_11 = getelementptr i8 %fin_3, i64 0, i64 4" [clefia.c:121]   --->   Operation 128 'getelementptr' 'fin_3_addr_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 129 [1/2] (3.25ns)   --->   "%z_69 = load i8 %clefia_s0_addr_21" [clefia.c:152->clefia.c:194]   --->   Operation 129 'load' 'z_69' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 130 [1/2] (3.25ns)   --->   "%z_70 = load i8 %clefia_s1_addr_21" [clefia.c:153->clefia.c:194]   --->   Operation 130 'load' 'z_70' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_101)   --->   "%tmp_422 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_69, i32 7" [clefia.c:131]   --->   Operation 131 'bitselect' 'tmp_422' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_101)   --->   "%xor_ln132_101 = xor i8 %z_69, i8 14" [clefia.c:132]   --->   Operation 132 'xor' 'xor_ln132_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_101 = select i1 %tmp_422, i8 %xor_ln132_101, i8 %z_69" [clefia.c:131]   --->   Operation 133 'select' 'select_ln131_101' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%trunc_ln134_176 = trunc i8 %select_ln131_101" [clefia.c:134]   --->   Operation 134 'trunc' 'trunc_ln134_176' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_423 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_101, i32 7" [clefia.c:134]   --->   Operation 135 'bitselect' 'tmp_423' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%x_assign_61 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_176, i1 %tmp_423" [clefia.c:134]   --->   Operation 136 'bitconcatenate' 'x_assign_61' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_102)   --->   "%tmp_424 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_101, i32 6" [clefia.c:131]   --->   Operation 137 'bitselect' 'tmp_424' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_102)   --->   "%xor_ln132_102 = xor i8 %x_assign_61, i8 14" [clefia.c:132]   --->   Operation 138 'xor' 'xor_ln132_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_102 = select i1 %tmp_424, i8 %xor_ln132_102, i8 %x_assign_61" [clefia.c:131]   --->   Operation 139 'select' 'select_ln131_102' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%trunc_ln134_177 = trunc i8 %select_ln131_102" [clefia.c:134]   --->   Operation 140 'trunc' 'trunc_ln134_177' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_425 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_102, i32 7" [clefia.c:134]   --->   Operation 141 'bitselect' 'tmp_425' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_103)   --->   "%tmp_426 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_70, i32 7" [clefia.c:131]   --->   Operation 142 'bitselect' 'tmp_426' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_103)   --->   "%xor_ln132_103 = xor i8 %z_70, i8 14" [clefia.c:132]   --->   Operation 143 'xor' 'xor_ln132_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 144 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_103 = select i1 %tmp_426, i8 %xor_ln132_103, i8 %z_70" [clefia.c:131]   --->   Operation 144 'select' 'select_ln131_103' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%trunc_ln134_178 = trunc i8 %select_ln131_103" [clefia.c:134]   --->   Operation 145 'trunc' 'trunc_ln134_178' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_427 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_103, i32 7" [clefia.c:134]   --->   Operation 146 'bitselect' 'tmp_427' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%x_assign_62 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_178, i1 %tmp_427" [clefia.c:134]   --->   Operation 147 'bitconcatenate' 'x_assign_62' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_104)   --->   "%tmp_428 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_103, i32 6" [clefia.c:131]   --->   Operation 148 'bitselect' 'tmp_428' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_104)   --->   "%xor_ln132_104 = xor i8 %x_assign_62, i8 14" [clefia.c:132]   --->   Operation 149 'xor' 'xor_ln132_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 150 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_104 = select i1 %tmp_428, i8 %xor_ln132_104, i8 %x_assign_62" [clefia.c:131]   --->   Operation 150 'select' 'select_ln131_104' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "%trunc_ln134_179 = trunc i8 %select_ln131_104" [clefia.c:134]   --->   Operation 151 'trunc' 'trunc_ln134_179' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_429 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_104, i32 7" [clefia.c:134]   --->   Operation 152 'bitselect' 'tmp_429' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 153 [2/2] (2.32ns)   --->   "%fin_3_load_4 = load i4 %fin_3_addr_11" [clefia.c:124]   --->   Operation 153 'load' 'fin_3_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 154 [2/2] (2.32ns)   --->   "%fin_3_load_5 = load i4 %fin_3_addr_10" [clefia.c:124]   --->   Operation 154 'load' 'fin_3_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 155 [1/2] (2.32ns)   --->   "%fin_3_load_10 = load i4 %fin_3_addr_5" [clefia.c:124]   --->   Operation 155 'load' 'fin_3_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 156 [1/2] (3.25ns)   --->   "%rk_load_6 = load i8 %rk_addr_70" [clefia.c:124]   --->   Operation 156 'load' 'rk_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_5 : Operation 157 [1/1] (0.99ns)   --->   "%xor_ln124_258 = xor i8 %rk_load_6, i8 %fin_3_load_10" [clefia.c:124]   --->   Operation 157 'xor' 'xor_ln124_258' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 158 [1/2] (2.32ns)   --->   "%fin_3_load_11 = load i4 %fin_3_addr_4" [clefia.c:124]   --->   Operation 158 'load' 'fin_3_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 159 [1/2] (3.25ns)   --->   "%rk_load_7 = load i8 %rk_addr_71" [clefia.c:124]   --->   Operation 159 'load' 'rk_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_5 : Operation 160 [1/1] (0.99ns)   --->   "%xor_ln124_259 = xor i8 %rk_load_7, i8 %fin_3_load_11" [clefia.c:124]   --->   Operation 160 'xor' 'xor_ln124_259' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln173 = zext i8 %xor_ln124_256" [clefia.c:173->clefia.c:195]   --->   Operation 161 'zext' 'zext_ln173' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "%clefia_s1_addr_22 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln173" [clefia.c:173->clefia.c:195]   --->   Operation 162 'getelementptr' 'clefia_s1_addr_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 163 [2/2] (3.25ns)   --->   "%z_71 = load i8 %clefia_s1_addr_22" [clefia.c:173->clefia.c:195]   --->   Operation 163 'load' 'z_71' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i8 %xor_ln124_257" [clefia.c:174->clefia.c:195]   --->   Operation 164 'zext' 'zext_ln174' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "%clefia_s0_addr_22 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln174" [clefia.c:174->clefia.c:195]   --->   Operation 165 'getelementptr' 'clefia_s0_addr_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 166 [2/2] (3.25ns)   --->   "%z_72 = load i8 %clefia_s0_addr_22" [clefia.c:174->clefia.c:195]   --->   Operation 166 'load' 'z_72' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 167 [1/1] (2.47ns)   --->   "%icmp_ln197 = icmp_eq  i32 %add_ln188_1, i32 0" [clefia.c:197]   --->   Operation 167 'icmp' 'icmp_ln197' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 168 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_3_load_8, i4 %fin_3_addr_11" [clefia.c:117]   --->   Operation 168 'store' 'store_ln117' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 169 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_3_load_9, i4 %fin_3_addr_10" [clefia.c:117]   --->   Operation 169 'store' 'store_ln117' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 6 <SV = 5> <Delay = 6.99>
ST_6 : Operation 170 [1/1] (0.00ns)   --->   "%fin_3_addr_8 = getelementptr i8 %fin_3, i64 0, i64 7" [clefia.c:121]   --->   Operation 170 'getelementptr' 'fin_3_addr_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 171 [1/1] (0.00ns)   --->   "%fin_3_addr_9 = getelementptr i8 %fin_3, i64 0, i64 6" [clefia.c:121]   --->   Operation 171 'getelementptr' 'fin_3_addr_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 172 [1/1] (0.00ns)   --->   "%or_ln134_39 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_177, i1 %tmp_425" [clefia.c:134]   --->   Operation 172 'bitconcatenate' 'or_ln134_39' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 173 [1/1] (0.00ns)   --->   "%or_ln134_40 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_179, i1 %tmp_429" [clefia.c:134]   --->   Operation 173 'bitconcatenate' 'or_ln134_40' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 174 [1/2] (2.32ns)   --->   "%fin_3_load_4 = load i4 %fin_3_addr_11" [clefia.c:124]   --->   Operation 174 'load' 'fin_3_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_252)   --->   "%xor_ln124 = xor i8 %fin_3_load_4, i8 %x_assign_62" [clefia.c:124]   --->   Operation 175 'xor' 'xor_ln124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_252)   --->   "%xor_ln124_514 = xor i8 %xor_ln124, i8 %z" [clefia.c:124]   --->   Operation 176 'xor' 'xor_ln124_514' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_252)   --->   "%xor_ln124_515 = xor i8 %or_ln134_39, i8 %x_assign_60" [clefia.c:124]   --->   Operation 177 'xor' 'xor_ln124_515' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_252)   --->   "%xor_ln124_516 = xor i8 %xor_ln124_515, i8 %or_ln134_40" [clefia.c:124]   --->   Operation 178 'xor' 'xor_ln124_516' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 179 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_252 = xor i8 %xor_ln124_516, i8 %xor_ln124_514" [clefia.c:124]   --->   Operation 179 'xor' 'xor_ln124_252' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 180 [1/2] (2.32ns)   --->   "%fin_3_load_5 = load i4 %fin_3_addr_10" [clefia.c:124]   --->   Operation 180 'load' 'fin_3_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_253)   --->   "%xor_ln124_517 = xor i8 %fin_3_load_5, i8 %or_ln134_39" [clefia.c:124]   --->   Operation 181 'xor' 'xor_ln124_517' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_253)   --->   "%xor_ln124_518 = xor i8 %xor_ln124_517, i8 %z_68" [clefia.c:124]   --->   Operation 182 'xor' 'xor_ln124_518' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_253)   --->   "%xor_ln124_519 = xor i8 %x_assign_61, i8 %x_assign_63" [clefia.c:124]   --->   Operation 183 'xor' 'xor_ln124_519' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_253)   --->   "%xor_ln124_520 = xor i8 %xor_ln124_519, i8 %or_ln134_40" [clefia.c:124]   --->   Operation 184 'xor' 'xor_ln124_520' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 185 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_253 = xor i8 %xor_ln124_520, i8 %xor_ln124_518" [clefia.c:124]   --->   Operation 185 'xor' 'xor_ln124_253' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 186 [2/2] (2.32ns)   --->   "%fin_3_load_6 = load i4 %fin_3_addr_9" [clefia.c:124]   --->   Operation 186 'load' 'fin_3_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 187 [2/2] (2.32ns)   --->   "%fin_3_load_7 = load i4 %fin_3_addr_8" [clefia.c:124]   --->   Operation 187 'load' 'fin_3_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 188 [1/2] (3.25ns)   --->   "%z_71 = load i8 %clefia_s1_addr_22" [clefia.c:173->clefia.c:195]   --->   Operation 188 'load' 'z_71' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 189 [1/2] (3.25ns)   --->   "%z_72 = load i8 %clefia_s0_addr_22" [clefia.c:174->clefia.c:195]   --->   Operation 189 'load' 'z_72' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln175 = zext i8 %xor_ln124_258" [clefia.c:175->clefia.c:195]   --->   Operation 190 'zext' 'zext_ln175' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 191 [1/1] (0.00ns)   --->   "%clefia_s1_addr_23 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln175" [clefia.c:175->clefia.c:195]   --->   Operation 191 'getelementptr' 'clefia_s1_addr_23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 192 [2/2] (3.25ns)   --->   "%z_73 = load i8 %clefia_s1_addr_23" [clefia.c:175->clefia.c:195]   --->   Operation 192 'load' 'z_73' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln176 = zext i8 %xor_ln124_259" [clefia.c:176->clefia.c:195]   --->   Operation 193 'zext' 'zext_ln176' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 194 [1/1] (0.00ns)   --->   "%clefia_s0_addr_23 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln176" [clefia.c:176->clefia.c:195]   --->   Operation 194 'getelementptr' 'clefia_s0_addr_23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 195 [2/2] (3.25ns)   --->   "%z_74 = load i8 %clefia_s0_addr_23" [clefia.c:176->clefia.c:195]   --->   Operation 195 'load' 'z_74' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_108)   --->   "%tmp_436 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_72, i32 7" [clefia.c:131]   --->   Operation 196 'bitselect' 'tmp_436' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_108)   --->   "%xor_ln132_108 = xor i8 %z_72, i8 14" [clefia.c:132]   --->   Operation 197 'xor' 'xor_ln132_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 198 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_108 = select i1 %tmp_436, i8 %xor_ln132_108, i8 %z_72" [clefia.c:131]   --->   Operation 198 'select' 'select_ln131_108' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 199 [1/1] (0.00ns)   --->   "%trunc_ln134_183 = trunc i8 %select_ln131_108" [clefia.c:134]   --->   Operation 199 'trunc' 'trunc_ln134_183' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_437 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_108, i32 7" [clefia.c:134]   --->   Operation 200 'bitselect' 'tmp_437' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 201 [1/1] (0.00ns)   --->   "%x_assign_64 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_183, i1 %tmp_437" [clefia.c:134]   --->   Operation 201 'bitconcatenate' 'x_assign_64' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_109)   --->   "%tmp_438 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_108, i32 6" [clefia.c:131]   --->   Operation 202 'bitselect' 'tmp_438' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_109)   --->   "%xor_ln132_109 = xor i8 %x_assign_64, i8 14" [clefia.c:132]   --->   Operation 203 'xor' 'xor_ln132_109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 204 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_109 = select i1 %tmp_438, i8 %xor_ln132_109, i8 %x_assign_64" [clefia.c:131]   --->   Operation 204 'select' 'select_ln131_109' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 205 [1/1] (0.00ns)   --->   "%trunc_ln134_184 = trunc i8 %select_ln131_109" [clefia.c:134]   --->   Operation 205 'trunc' 'trunc_ln134_184' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_439 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_109, i32 7" [clefia.c:134]   --->   Operation 206 'bitselect' 'tmp_439' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 207 [1/1] (0.00ns)   --->   "%x_assign_65 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_184, i1 %tmp_439" [clefia.c:134]   --->   Operation 207 'bitconcatenate' 'x_assign_65' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_110)   --->   "%tmp_440 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_109, i32 6" [clefia.c:131]   --->   Operation 208 'bitselect' 'tmp_440' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_110)   --->   "%xor_ln132_110 = xor i8 %x_assign_65, i8 14" [clefia.c:132]   --->   Operation 209 'xor' 'xor_ln132_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 210 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_110 = select i1 %tmp_440, i8 %xor_ln132_110, i8 %x_assign_65" [clefia.c:131]   --->   Operation 210 'select' 'select_ln131_110' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 211 [1/1] (0.00ns)   --->   "%trunc_ln134_185 = trunc i8 %select_ln131_110" [clefia.c:134]   --->   Operation 211 'trunc' 'trunc_ln134_185' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_441 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_110, i32 7" [clefia.c:134]   --->   Operation 212 'bitselect' 'tmp_441' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_115)   --->   "%tmp_450 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_71, i32 7" [clefia.c:131]   --->   Operation 213 'bitselect' 'tmp_450' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_115)   --->   "%xor_ln132_115 = xor i8 %z_71, i8 14" [clefia.c:132]   --->   Operation 214 'xor' 'xor_ln132_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 215 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_115 = select i1 %tmp_450, i8 %xor_ln132_115, i8 %z_71" [clefia.c:131]   --->   Operation 215 'select' 'select_ln131_115' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 216 [1/1] (0.00ns)   --->   "%trunc_ln134_190 = trunc i8 %select_ln131_115" [clefia.c:134]   --->   Operation 216 'trunc' 'trunc_ln134_190' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_451 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_115, i32 7" [clefia.c:134]   --->   Operation 217 'bitselect' 'tmp_451' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 218 [1/1] (0.00ns)   --->   "%x_assign_69 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_190, i1 %tmp_451" [clefia.c:134]   --->   Operation 218 'bitconcatenate' 'x_assign_69' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_116)   --->   "%tmp_452 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_115, i32 6" [clefia.c:131]   --->   Operation 219 'bitselect' 'tmp_452' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_116)   --->   "%xor_ln132_116 = xor i8 %x_assign_69, i8 14" [clefia.c:132]   --->   Operation 220 'xor' 'xor_ln132_116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 221 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_116 = select i1 %tmp_452, i8 %xor_ln132_116, i8 %x_assign_69" [clefia.c:131]   --->   Operation 221 'select' 'select_ln131_116' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 222 [1/1] (0.00ns)   --->   "%trunc_ln134_191 = trunc i8 %select_ln131_116" [clefia.c:134]   --->   Operation 222 'trunc' 'trunc_ln134_191' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 223 [1/1] (0.00ns)   --->   "%tmp_453 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_116, i32 7" [clefia.c:134]   --->   Operation 223 'bitselect' 'tmp_453' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 224 [1/1] (0.00ns)   --->   "%x_assign_70 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_191, i1 %tmp_453" [clefia.c:134]   --->   Operation 224 'bitconcatenate' 'x_assign_70' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_117)   --->   "%tmp_454 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_116, i32 6" [clefia.c:131]   --->   Operation 225 'bitselect' 'tmp_454' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_117)   --->   "%xor_ln132_117 = xor i8 %x_assign_70, i8 14" [clefia.c:132]   --->   Operation 226 'xor' 'xor_ln132_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 227 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_117 = select i1 %tmp_454, i8 %xor_ln132_117, i8 %x_assign_70" [clefia.c:131]   --->   Operation 227 'select' 'select_ln131_117' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 228 [1/1] (0.00ns)   --->   "%trunc_ln134_192 = trunc i8 %select_ln131_117" [clefia.c:134]   --->   Operation 228 'trunc' 'trunc_ln134_192' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_455 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_117, i32 7" [clefia.c:134]   --->   Operation 229 'bitselect' 'tmp_455' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 230 [1/1] (0.99ns)   --->   "%xor_ln180 = xor i8 %x_assign_64, i8 %x_assign_69" [clefia.c:180->clefia.c:195]   --->   Operation 230 'xor' 'xor_ln180' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 231 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_3_load_10, i4 %fin_3_addr_9" [clefia.c:117]   --->   Operation 231 'store' 'store_ln117' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 232 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_3_load_11, i4 %fin_3_addr_8" [clefia.c:117]   --->   Operation 232 'store' 'store_ln117' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 7 <SV = 6> <Delay = 6.99>
ST_7 : Operation 233 [1/1] (0.00ns)   --->   "%fin_3_addr_2 = getelementptr i8 %fin_3, i64 0, i64 13" [clefia.c:121]   --->   Operation 233 'getelementptr' 'fin_3_addr_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 234 [1/1] (0.00ns)   --->   "%fin_3_addr_3 = getelementptr i8 %fin_3, i64 0, i64 12" [clefia.c:121]   --->   Operation 234 'getelementptr' 'fin_3_addr_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 235 [1/1] (0.00ns)   --->   "%or_ln134_41 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_181, i1 %tmp_433" [clefia.c:134]   --->   Operation 235 'bitconcatenate' 'or_ln134_41' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 236 [1/1] (0.00ns)   --->   "%or_ln134_42 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_182, i1 %tmp_435" [clefia.c:134]   --->   Operation 236 'bitconcatenate' 'or_ln134_42' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 237 [1/2] (2.32ns)   --->   "%fin_3_load_6 = load i4 %fin_3_addr_9" [clefia.c:124]   --->   Operation 237 'load' 'fin_3_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_254)   --->   "%xor_ln124_521 = xor i8 %fin_3_load_6, i8 %or_ln134_42" [clefia.c:124]   --->   Operation 238 'xor' 'xor_ln124_521' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_254)   --->   "%xor_ln124_522 = xor i8 %xor_ln124_521, i8 %z_69" [clefia.c:124]   --->   Operation 239 'xor' 'xor_ln124_522' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_254)   --->   "%xor_ln124_523 = xor i8 %or_ln134_41, i8 %x_assign_60" [clefia.c:124]   --->   Operation 240 'xor' 'xor_ln124_523' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_254)   --->   "%xor_ln124_524 = xor i8 %xor_ln124_523, i8 %x_assign_62" [clefia.c:124]   --->   Operation 241 'xor' 'xor_ln124_524' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 242 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_254 = xor i8 %xor_ln124_524, i8 %xor_ln124_522" [clefia.c:124]   --->   Operation 242 'xor' 'xor_ln124_254' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 243 [1/2] (2.32ns)   --->   "%fin_3_load_7 = load i4 %fin_3_addr_8" [clefia.c:124]   --->   Operation 243 'load' 'fin_3_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_255)   --->   "%xor_ln124_525 = xor i8 %fin_3_load_7, i8 %or_ln134_42" [clefia.c:124]   --->   Operation 244 'xor' 'xor_ln124_525' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_255)   --->   "%xor_ln124_526 = xor i8 %xor_ln124_525, i8 %z_70" [clefia.c:124]   --->   Operation 245 'xor' 'xor_ln124_526' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_255)   --->   "%xor_ln124_527 = xor i8 %x_assign_63, i8 %or_ln134_41" [clefia.c:124]   --->   Operation 246 'xor' 'xor_ln124_527' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_255)   --->   "%xor_ln124_528 = xor i8 %xor_ln124_527, i8 %x_assign_61" [clefia.c:124]   --->   Operation 247 'xor' 'xor_ln124_528' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 248 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_255 = xor i8 %xor_ln124_528, i8 %xor_ln124_526" [clefia.c:124]   --->   Operation 248 'xor' 'xor_ln124_255' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 249 [1/2] (3.25ns)   --->   "%z_73 = load i8 %clefia_s1_addr_23" [clefia.c:175->clefia.c:195]   --->   Operation 249 'load' 'z_73' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_7 : Operation 250 [1/2] (3.25ns)   --->   "%z_74 = load i8 %clefia_s0_addr_23" [clefia.c:176->clefia.c:195]   --->   Operation 250 'load' 'z_74' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_7 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_111)   --->   "%tmp_442 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_73, i32 7" [clefia.c:131]   --->   Operation 251 'bitselect' 'tmp_442' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_111)   --->   "%xor_ln132_111 = xor i8 %z_73, i8 14" [clefia.c:132]   --->   Operation 252 'xor' 'xor_ln132_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 253 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_111 = select i1 %tmp_442, i8 %xor_ln132_111, i8 %z_73" [clefia.c:131]   --->   Operation 253 'select' 'select_ln131_111' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 254 [1/1] (0.00ns)   --->   "%trunc_ln134_186 = trunc i8 %select_ln131_111" [clefia.c:134]   --->   Operation 254 'trunc' 'trunc_ln134_186' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_443 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_111, i32 7" [clefia.c:134]   --->   Operation 255 'bitselect' 'tmp_443' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 256 [1/1] (0.00ns)   --->   "%x_assign_66 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_186, i1 %tmp_443" [clefia.c:134]   --->   Operation 256 'bitconcatenate' 'x_assign_66' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_112)   --->   "%tmp_444 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_74, i32 7" [clefia.c:131]   --->   Operation 257 'bitselect' 'tmp_444' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_112)   --->   "%xor_ln132_112 = xor i8 %z_74, i8 14" [clefia.c:132]   --->   Operation 258 'xor' 'xor_ln132_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 259 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_112 = select i1 %tmp_444, i8 %xor_ln132_112, i8 %z_74" [clefia.c:131]   --->   Operation 259 'select' 'select_ln131_112' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 260 [1/1] (0.00ns)   --->   "%trunc_ln134_187 = trunc i8 %select_ln131_112" [clefia.c:134]   --->   Operation 260 'trunc' 'trunc_ln134_187' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_445 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_112, i32 7" [clefia.c:134]   --->   Operation 261 'bitselect' 'tmp_445' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 262 [1/1] (0.00ns)   --->   "%x_assign_67 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_187, i1 %tmp_445" [clefia.c:134]   --->   Operation 262 'bitconcatenate' 'x_assign_67' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_113)   --->   "%tmp_446 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_112, i32 6" [clefia.c:131]   --->   Operation 263 'bitselect' 'tmp_446' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_113)   --->   "%xor_ln132_113 = xor i8 %x_assign_67, i8 14" [clefia.c:132]   --->   Operation 264 'xor' 'xor_ln132_113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 265 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_113 = select i1 %tmp_446, i8 %xor_ln132_113, i8 %x_assign_67" [clefia.c:131]   --->   Operation 265 'select' 'select_ln131_113' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 266 [1/1] (0.00ns)   --->   "%trunc_ln134_188 = trunc i8 %select_ln131_113" [clefia.c:134]   --->   Operation 266 'trunc' 'trunc_ln134_188' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_447 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_113, i32 7" [clefia.c:134]   --->   Operation 267 'bitselect' 'tmp_447' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 268 [1/1] (0.00ns)   --->   "%x_assign_68 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_188, i1 %tmp_447" [clefia.c:134]   --->   Operation 268 'bitconcatenate' 'x_assign_68' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_114)   --->   "%tmp_448 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_113, i32 6" [clefia.c:131]   --->   Operation 269 'bitselect' 'tmp_448' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_114)   --->   "%xor_ln132_114 = xor i8 %x_assign_68, i8 14" [clefia.c:132]   --->   Operation 270 'xor' 'xor_ln132_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 271 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_114 = select i1 %tmp_448, i8 %xor_ln132_114, i8 %x_assign_68" [clefia.c:131]   --->   Operation 271 'select' 'select_ln131_114' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 272 [1/1] (0.00ns)   --->   "%trunc_ln134_189 = trunc i8 %select_ln131_114" [clefia.c:134]   --->   Operation 272 'trunc' 'trunc_ln134_189' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 273 [1/1] (0.00ns)   --->   "%tmp_449 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_114, i32 7" [clefia.c:134]   --->   Operation 273 'bitselect' 'tmp_449' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_118)   --->   "%tmp_456 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_111, i32 6" [clefia.c:131]   --->   Operation 274 'bitselect' 'tmp_456' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_118)   --->   "%xor_ln132_118 = xor i8 %x_assign_66, i8 14" [clefia.c:132]   --->   Operation 275 'xor' 'xor_ln132_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 276 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_118 = select i1 %tmp_456, i8 %xor_ln132_118, i8 %x_assign_66" [clefia.c:131]   --->   Operation 276 'select' 'select_ln131_118' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 277 [1/1] (0.00ns)   --->   "%trunc_ln134_193 = trunc i8 %select_ln131_118" [clefia.c:134]   --->   Operation 277 'trunc' 'trunc_ln134_193' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 278 [1/1] (0.00ns)   --->   "%tmp_457 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_118, i32 7" [clefia.c:134]   --->   Operation 278 'bitselect' 'tmp_457' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 279 [1/1] (0.00ns)   --->   "%x_assign_71 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_193, i1 %tmp_457" [clefia.c:134]   --->   Operation 279 'bitconcatenate' 'x_assign_71' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_119)   --->   "%tmp_458 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_118, i32 6" [clefia.c:131]   --->   Operation 280 'bitselect' 'tmp_458' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_119)   --->   "%xor_ln132_119 = xor i8 %x_assign_71, i8 14" [clefia.c:132]   --->   Operation 281 'xor' 'xor_ln132_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 282 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_119 = select i1 %tmp_458, i8 %xor_ln132_119, i8 %x_assign_71" [clefia.c:131]   --->   Operation 282 'select' 'select_ln131_119' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 283 [1/1] (0.00ns)   --->   "%trunc_ln134_194 = trunc i8 %select_ln131_119" [clefia.c:134]   --->   Operation 283 'trunc' 'trunc_ln134_194' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 284 [1/1] (0.00ns)   --->   "%tmp_459 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_119, i32 7" [clefia.c:134]   --->   Operation 284 'bitselect' 'tmp_459' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 285 [2/2] (2.32ns)   --->   "%fin_3_load_12 = load i4 %fin_3_addr_3" [clefia.c:124]   --->   Operation 285 'load' 'fin_3_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 286 [2/2] (2.32ns)   --->   "%fin_3_load_13 = load i4 %fin_3_addr_2" [clefia.c:124]   --->   Operation 286 'load' 'fin_3_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 287 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_3_load, i4 %fin_3_addr_3" [clefia.c:117]   --->   Operation 287 'store' 'store_ln117' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 288 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_3_load_1, i4 %fin_3_addr_2" [clefia.c:117]   --->   Operation 288 'store' 'store_ln117' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 8 <SV = 7> <Delay = 3.31>
ST_8 : Operation 289 [1/1] (0.00ns)   --->   "%fin_3_addr = getelementptr i8 %fin_3, i64 0, i64 15" [clefia.c:121]   --->   Operation 289 'getelementptr' 'fin_3_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 290 [1/1] (0.00ns)   --->   "%fin_3_addr_1 = getelementptr i8 %fin_3, i64 0, i64 14" [clefia.c:121]   --->   Operation 290 'getelementptr' 'fin_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 291 [1/1] (0.00ns)   --->   "%or_ln134_43 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_185, i1 %tmp_441" [clefia.c:134]   --->   Operation 291 'bitconcatenate' 'or_ln134_43' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 292 [1/1] (0.00ns)   --->   "%or_ln134_44 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_189, i1 %tmp_449" [clefia.c:134]   --->   Operation 292 'bitconcatenate' 'or_ln134_44' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 293 [1/1] (0.00ns)   --->   "%or_ln134_45 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_192, i1 %tmp_455" [clefia.c:134]   --->   Operation 293 'bitconcatenate' 'or_ln134_45' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 294 [1/1] (0.00ns)   --->   "%or_ln134_46 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_194, i1 %tmp_459" [clefia.c:134]   --->   Operation 294 'bitconcatenate' 'or_ln134_46' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 295 [1/2] (2.32ns)   --->   "%fin_3_load_12 = load i4 %fin_3_addr_3" [clefia.c:124]   --->   Operation 295 'load' 'fin_3_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_260)   --->   "%xor_ln124_529 = xor i8 %fin_3_load_12, i8 %x_assign_67" [clefia.c:124]   --->   Operation 296 'xor' 'xor_ln124_529' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_260)   --->   "%xor_ln124_530 = xor i8 %xor_ln124_529, i8 %z_71" [clefia.c:124]   --->   Operation 297 'xor' 'xor_ln124_530' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_260)   --->   "%xor_ln124_531 = xor i8 %or_ln134_43, i8 %x_assign_66" [clefia.c:124]   --->   Operation 298 'xor' 'xor_ln124_531' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_260)   --->   "%xor_ln124_532 = xor i8 %xor_ln124_531, i8 %or_ln134_44" [clefia.c:124]   --->   Operation 299 'xor' 'xor_ln124_532' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 300 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_260 = xor i8 %xor_ln124_532, i8 %xor_ln124_530" [clefia.c:124]   --->   Operation 300 'xor' 'xor_ln124_260' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 301 [1/2] (2.32ns)   --->   "%fin_3_load_13 = load i4 %fin_3_addr_2" [clefia.c:124]   --->   Operation 301 'load' 'fin_3_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_261)   --->   "%xor_ln124_533 = xor i8 %fin_3_load_13, i8 %x_assign_67" [clefia.c:124]   --->   Operation 302 'xor' 'xor_ln124_533' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_261)   --->   "%xor_ln124_534 = xor i8 %xor_ln124_533, i8 %z_72" [clefia.c:124]   --->   Operation 303 'xor' 'xor_ln124_534' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_261)   --->   "%xor_ln124_535 = xor i8 %or_ln134_45, i8 %x_assign_66" [clefia.c:124]   --->   Operation 304 'xor' 'xor_ln124_535' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_261)   --->   "%xor_ln124_536 = xor i8 %xor_ln124_535, i8 %or_ln134_46" [clefia.c:124]   --->   Operation 305 'xor' 'xor_ln124_536' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 306 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_261 = xor i8 %xor_ln124_536, i8 %xor_ln124_534" [clefia.c:124]   --->   Operation 306 'xor' 'xor_ln124_261' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 307 [2/2] (2.32ns)   --->   "%fin_3_load_14 = load i4 %fin_3_addr_1" [clefia.c:124]   --->   Operation 307 'load' 'fin_3_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 308 [2/2] (2.32ns)   --->   "%fin_3_load_15 = load i4 %fin_3_addr" [clefia.c:124]   --->   Operation 308 'load' 'fin_3_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 309 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_3_load_2, i4 %fin_3_addr_1" [clefia.c:117]   --->   Operation 309 'store' 'store_ln117' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 310 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_3_load_3, i4 %fin_3_addr" [clefia.c:117]   --->   Operation 310 'store' 'store_ln117' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 9 <SV = 8> <Delay = 3.31>
ST_9 : Operation 311 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 311 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 312 [1/1] (0.00ns)   --->   "%specloopname_ln188 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [clefia.c:188]   --->   Operation 312 'specloopname' 'specloopname_ln188' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 313 [1/2] (2.32ns)   --->   "%fin_3_load_14 = load i4 %fin_3_addr_1" [clefia.c:124]   --->   Operation 313 'load' 'fin_3_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_262)   --->   "%xor_ln124_537 = xor i8 %z_73, i8 %fin_3_load_14" [clefia.c:124]   --->   Operation 314 'xor' 'xor_ln124_537' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_262)   --->   "%xor_ln124_538 = xor i8 %or_ln134_44, i8 %xor_ln180" [clefia.c:124]   --->   Operation 315 'xor' 'xor_ln124_538' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_262)   --->   "%xor_ln124_539 = xor i8 %xor_ln124_538, i8 %or_ln134_43" [clefia.c:124]   --->   Operation 316 'xor' 'xor_ln124_539' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 317 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_262 = xor i8 %xor_ln124_539, i8 %xor_ln124_537" [clefia.c:124]   --->   Operation 317 'xor' 'xor_ln124_262' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 318 [1/2] (2.32ns)   --->   "%fin_3_load_15 = load i4 %fin_3_addr" [clefia.c:124]   --->   Operation 318 'load' 'fin_3_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_263)   --->   "%xor_ln124_540 = xor i8 %z_74, i8 %fin_3_load_15" [clefia.c:124]   --->   Operation 319 'xor' 'xor_ln124_540' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_263)   --->   "%xor_ln124_541 = xor i8 %or_ln134_46, i8 %xor_ln180" [clefia.c:124]   --->   Operation 320 'xor' 'xor_ln124_541' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_263)   --->   "%xor_ln124_542 = xor i8 %xor_ln124_541, i8 %or_ln134_45" [clefia.c:124]   --->   Operation 321 'xor' 'xor_ln124_542' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 322 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_263 = xor i8 %xor_ln124_542, i8 %xor_ln124_540" [clefia.c:124]   --->   Operation 322 'xor' 'xor_ln124_263' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 323 [1/1] (0.00ns)   --->   "%br_ln197 = br i1 %icmp_ln197, void %while.body.i20.i.i78.0, void %if.end.i.i81" [clefia.c:197]   --->   Operation 323 'br' 'br_ln197' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 324 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %xor_ln124_252, i4 %fin_3_addr_15" [clefia.c:117]   --->   Operation 324 'store' 'store_ln117' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 325 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %xor_ln124_253, i4 %fin_3_addr_14" [clefia.c:117]   --->   Operation 325 'store' 'store_ln117' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 10 <SV = 9> <Delay = 2.32>
ST_10 : Operation 326 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %xor_ln124_254, i4 %fin_3_addr_13" [clefia.c:117]   --->   Operation 326 'store' 'store_ln117' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 327 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %xor_ln124_255, i4 %fin_3_addr_12" [clefia.c:117]   --->   Operation 327 'store' 'store_ln117' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 11 <SV = 10> <Delay = 2.32>
ST_11 : Operation 328 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %xor_ln124_260, i4 %fin_3_addr_7" [clefia.c:117]   --->   Operation 328 'store' 'store_ln117' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_11 : Operation 329 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %xor_ln124_261, i4 %fin_3_addr_6" [clefia.c:117]   --->   Operation 329 'store' 'store_ln117' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 12 <SV = 11> <Delay = 4.06>
ST_12 : Operation 330 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %xor_ln124_262, i4 %fin_3_addr_5" [clefia.c:117]   --->   Operation 330 'store' 'store_ln117' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 331 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %xor_ln124_263, i4 %fin_3_addr_4" [clefia.c:117]   --->   Operation 331 'store' 'store_ln117' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 332 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end.i.i81"   --->   Operation 332 'br' 'br_ln0' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_12 : Operation 333 [1/1] (2.47ns)   --->   "%icmp_ln193 = icmp_sgt  i32 %add_ln188_1, i32 0" [clefia.c:193]   --->   Operation 333 'icmp' 'icmp_ln193' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 334 [1/1] (0.00ns)   --->   "%br_ln193 = br i1 %icmp_ln193, void %while.end.i.i82.loopexit.exitStub, void %if.end.i.i81.while.body.i30.i_crit_edge" [clefia.c:193]   --->   Operation 334 'br' 'br_ln193' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 335 [1/1] (1.58ns)   --->   "%store_ln193 = store i32 %add_ln188_1, i32 %dec12_i_in_i" [clefia.c:193]   --->   Operation 335 'store' 'store_ln193' <Predicate = (icmp_ln193)> <Delay = 1.58>
ST_12 : Operation 336 [1/1] (1.58ns)   --->   "%store_ln193 = store i64 %add_ln188, i64 %idx109_i" [clefia.c:193]   --->   Operation 336 'store' 'store_ln193' <Predicate = (icmp_ln193)> <Delay = 1.58>
ST_12 : Operation 337 [1/1] (0.00ns)   --->   "%br_ln193 = br void %while.body.i30.i" [clefia.c:193]   --->   Operation 337 'br' 'br_ln193' <Predicate = (icmp_ln193)> <Delay = 0.00>
ST_12 : Operation 338 [1/1] (0.00ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %fin_3_load_out, i8 %fin_3_load" [clefia.c:124]   --->   Operation 338 'write' 'write_ln124' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_12 : Operation 339 [1/1] (0.00ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %fin_3_load_1_out, i8 %fin_3_load_1" [clefia.c:124]   --->   Operation 339 'write' 'write_ln124' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_12 : Operation 340 [1/1] (0.00ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %fin_3_load_2_out, i8 %fin_3_load_2" [clefia.c:124]   --->   Operation 340 'write' 'write_ln124' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_12 : Operation 341 [1/1] (0.00ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %fin_3_load_3_out, i8 %fin_3_load_3" [clefia.c:124]   --->   Operation 341 'write' 'write_ln124' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_12 : Operation 342 [1/1] (0.00ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %xor_ln124_252_out, i8 %xor_ln124_252" [clefia.c:124]   --->   Operation 342 'write' 'write_ln124' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_12 : Operation 343 [1/1] (0.00ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %xor_ln124_253_out, i8 %xor_ln124_253" [clefia.c:124]   --->   Operation 343 'write' 'write_ln124' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_12 : Operation 344 [1/1] (0.00ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %xor_ln124_254_out, i8 %xor_ln124_254" [clefia.c:124]   --->   Operation 344 'write' 'write_ln124' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_12 : Operation 345 [1/1] (0.00ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %xor_ln124_255_out, i8 %xor_ln124_255" [clefia.c:124]   --->   Operation 345 'write' 'write_ln124' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_12 : Operation 346 [1/1] (0.00ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %fin_3_load_8_out, i8 %fin_3_load_8" [clefia.c:124]   --->   Operation 346 'write' 'write_ln124' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_12 : Operation 347 [1/1] (0.00ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %fin_3_load_9_out, i8 %fin_3_load_9" [clefia.c:124]   --->   Operation 347 'write' 'write_ln124' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_12 : Operation 348 [1/1] (0.00ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %fin_3_load_10_out, i8 %fin_3_load_10" [clefia.c:124]   --->   Operation 348 'write' 'write_ln124' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_12 : Operation 349 [1/1] (0.00ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %fin_3_load_11_out, i8 %fin_3_load_11" [clefia.c:124]   --->   Operation 349 'write' 'write_ln124' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_12 : Operation 350 [1/1] (0.00ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %xor_ln124_260_out, i8 %xor_ln124_260" [clefia.c:124]   --->   Operation 350 'write' 'write_ln124' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_12 : Operation 351 [1/1] (0.00ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %xor_ln124_261_out, i8 %xor_ln124_261" [clefia.c:124]   --->   Operation 351 'write' 'write_ln124' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_12 : Operation 352 [1/1] (0.00ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %xor_ln124_262_out, i8 %xor_ln124_262" [clefia.c:124]   --->   Operation 352 'write' 'write_ln124' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_12 : Operation 353 [1/1] (0.00ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %xor_ln124_263_out, i8 %xor_ln124_263" [clefia.c:124]   --->   Operation 353 'write' 'write_ln124' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_12 : Operation 354 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 354 'ret' 'ret_ln0' <Predicate = (!icmp_ln193)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ zext_ln460]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fin_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ rk]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ fin_3_load_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ fin_3_load_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ fin_3_load_2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ fin_3_load_3_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ xor_ln124_252_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ xor_ln124_253_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ xor_ln124_254_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ xor_ln124_255_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ fin_3_load_8_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ fin_3_load_9_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ fin_3_load_10_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ fin_3_load_11_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ xor_ln124_260_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ xor_ln124_261_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ xor_ln124_262_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ xor_ln124_263_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ clefia_s0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ clefia_s1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
idx109_i           (alloca        ) [ 0111111111111]
dec12_i_in_i       (alloca        ) [ 0111111111111]
zext_ln460_read    (read          ) [ 0000000000000]
zext_ln460_cast    (zext          ) [ 0000000000000]
store_ln0          (store         ) [ 0000000000000]
store_ln0          (store         ) [ 0000000000000]
br_ln0             (br            ) [ 0000000000000]
idx109_i_load      (load          ) [ 0000000000000]
fin_3_addr_14      (getelementptr ) [ 0011111111000]
fin_3_addr_15      (getelementptr ) [ 0011111111000]
empty              (trunc         ) [ 0011100000000]
add_ln188          (add           ) [ 0011111111111]
rk_addr            (getelementptr ) [ 0010000000000]
add_ln121          (add           ) [ 0000000000000]
zext_ln121         (zext          ) [ 0000000000000]
rk_addr_65         (getelementptr ) [ 0010000000000]
fin_3_addr_12      (getelementptr ) [ 0001111111100]
fin_3_addr_13      (getelementptr ) [ 0001111111100]
fin_3_load         (load          ) [ 0001111111111]
rk_load            (load          ) [ 0000000000000]
xor_ln124_248      (xor           ) [ 0001000000000]
fin_3_load_1       (load          ) [ 0001111111111]
rk_load_1          (load          ) [ 0000000000000]
xor_ln124_249      (xor           ) [ 0001000000000]
add_ln121_111      (add           ) [ 0000000000000]
zext_ln121_237     (zext          ) [ 0000000000000]
rk_addr_66         (getelementptr ) [ 0001000000000]
add_ln121_112      (add           ) [ 0000000000000]
zext_ln121_238     (zext          ) [ 0000000000000]
rk_addr_67         (getelementptr ) [ 0001000000000]
fin_3_addr_6       (getelementptr ) [ 0000111111110]
fin_3_addr_7       (getelementptr ) [ 0000111111110]
fin_3_load_2       (load          ) [ 0000111111111]
rk_load_2          (load          ) [ 0000000000000]
xor_ln124_250      (xor           ) [ 0000100000000]
fin_3_load_3       (load          ) [ 0000111111111]
rk_load_3          (load          ) [ 0000000000000]
xor_ln124_251      (xor           ) [ 0000100000000]
zext_ln150         (zext          ) [ 0000000000000]
clefia_s0_addr_20  (getelementptr ) [ 0000100000000]
zext_ln151         (zext          ) [ 0000000000000]
clefia_s1_addr_20  (getelementptr ) [ 0000100000000]
add_ln121_113      (add           ) [ 0000000000000]
zext_ln121_239     (zext          ) [ 0000000000000]
rk_addr_68         (getelementptr ) [ 0000100000000]
add_ln121_114      (add           ) [ 0000000000000]
zext_ln121_240     (zext          ) [ 0000000000000]
rk_addr_69         (getelementptr ) [ 0000100000000]
dec12_i_in_i_load  (load          ) [ 0000000000000]
fin_3_addr_4       (getelementptr ) [ 0000011111111]
fin_3_addr_5       (getelementptr ) [ 0000011111111]
add_ln188_1        (add           ) [ 0000011111111]
z                  (load          ) [ 0000011000000]
z_68               (load          ) [ 0000011000000]
zext_ln152         (zext          ) [ 0000000000000]
clefia_s0_addr_21  (getelementptr ) [ 0000010000000]
zext_ln153         (zext          ) [ 0000000000000]
clefia_s1_addr_21  (getelementptr ) [ 0000010000000]
tmp                (bitselect     ) [ 0000000000000]
xor_ln132_100      (xor           ) [ 0000000000000]
select_ln131_100   (select        ) [ 0000000000000]
trunc_ln134        (trunc         ) [ 0000000000000]
tmp_421            (bitselect     ) [ 0000000000000]
x_assign_60        (bitconcatenate) [ 0000011100000]
tmp_430            (bitselect     ) [ 0000000000000]
xor_ln132_105      (xor           ) [ 0000000000000]
select_ln131_105   (select        ) [ 0000000000000]
trunc_ln134_180    (trunc         ) [ 0000000000000]
tmp_431            (bitselect     ) [ 0000000000000]
x_assign_63        (bitconcatenate) [ 0000011100000]
tmp_432            (bitselect     ) [ 0000000000000]
xor_ln132_106      (xor           ) [ 0000000000000]
select_ln131_106   (select        ) [ 0000000000000]
trunc_ln134_181    (trunc         ) [ 0000011100000]
tmp_433            (bitselect     ) [ 0000011100000]
tmp_434            (bitselect     ) [ 0000000000000]
xor_ln132_107      (xor           ) [ 0000000000000]
select_ln131_107   (select        ) [ 0000000000000]
trunc_ln134_182    (trunc         ) [ 0000011100000]
tmp_435            (bitselect     ) [ 0000011100000]
fin_3_load_8       (load          ) [ 0000011111111]
rk_load_4          (load          ) [ 0000000000000]
xor_ln124_256      (xor           ) [ 0000010000000]
fin_3_load_9       (load          ) [ 0000011111111]
rk_load_5          (load          ) [ 0000000000000]
xor_ln124_257      (xor           ) [ 0000010000000]
add_ln121_115      (add           ) [ 0000000000000]
zext_ln121_241     (zext          ) [ 0000000000000]
rk_addr_70         (getelementptr ) [ 0000010000000]
add_ln121_116      (add           ) [ 0000000000000]
zext_ln121_242     (zext          ) [ 0000000000000]
rk_addr_71         (getelementptr ) [ 0000010000000]
fin_3_addr_10      (getelementptr ) [ 0000001000000]
fin_3_addr_11      (getelementptr ) [ 0000001000000]
z_69               (load          ) [ 0000001100000]
z_70               (load          ) [ 0000001100000]
tmp_422            (bitselect     ) [ 0000000000000]
xor_ln132_101      (xor           ) [ 0000000000000]
select_ln131_101   (select        ) [ 0000000000000]
trunc_ln134_176    (trunc         ) [ 0000000000000]
tmp_423            (bitselect     ) [ 0000000000000]
x_assign_61        (bitconcatenate) [ 0000001100000]
tmp_424            (bitselect     ) [ 0000000000000]
xor_ln132_102      (xor           ) [ 0000000000000]
select_ln131_102   (select        ) [ 0000000000000]
trunc_ln134_177    (trunc         ) [ 0000001000000]
tmp_425            (bitselect     ) [ 0000001000000]
tmp_426            (bitselect     ) [ 0000000000000]
xor_ln132_103      (xor           ) [ 0000000000000]
select_ln131_103   (select        ) [ 0000000000000]
trunc_ln134_178    (trunc         ) [ 0000000000000]
tmp_427            (bitselect     ) [ 0000000000000]
x_assign_62        (bitconcatenate) [ 0000001100000]
tmp_428            (bitselect     ) [ 0000000000000]
xor_ln132_104      (xor           ) [ 0000000000000]
select_ln131_104   (select        ) [ 0000000000000]
trunc_ln134_179    (trunc         ) [ 0000001000000]
tmp_429            (bitselect     ) [ 0000001000000]
fin_3_load_10      (load          ) [ 0000001111111]
rk_load_6          (load          ) [ 0000000000000]
xor_ln124_258      (xor           ) [ 0000001000000]
fin_3_load_11      (load          ) [ 0000001111111]
rk_load_7          (load          ) [ 0000000000000]
xor_ln124_259      (xor           ) [ 0000001000000]
zext_ln173         (zext          ) [ 0000000000000]
clefia_s1_addr_22  (getelementptr ) [ 0000001000000]
zext_ln174         (zext          ) [ 0000000000000]
clefia_s0_addr_22  (getelementptr ) [ 0000001000000]
icmp_ln197         (icmp          ) [ 0000011111111]
store_ln117        (store         ) [ 0000000000000]
store_ln117        (store         ) [ 0000000000000]
fin_3_addr_8       (getelementptr ) [ 0000000100000]
fin_3_addr_9       (getelementptr ) [ 0000000100000]
or_ln134_39        (bitconcatenate) [ 0000000000000]
or_ln134_40        (bitconcatenate) [ 0000000000000]
fin_3_load_4       (load          ) [ 0000000000000]
xor_ln124          (xor           ) [ 0000000000000]
xor_ln124_514      (xor           ) [ 0000000000000]
xor_ln124_515      (xor           ) [ 0000000000000]
xor_ln124_516      (xor           ) [ 0000000000000]
xor_ln124_252      (xor           ) [ 0000000111111]
fin_3_load_5       (load          ) [ 0000000000000]
xor_ln124_517      (xor           ) [ 0000000000000]
xor_ln124_518      (xor           ) [ 0000000000000]
xor_ln124_519      (xor           ) [ 0000000000000]
xor_ln124_520      (xor           ) [ 0000000000000]
xor_ln124_253      (xor           ) [ 0000000111111]
z_71               (load          ) [ 0000000110000]
z_72               (load          ) [ 0000000110000]
zext_ln175         (zext          ) [ 0000000000000]
clefia_s1_addr_23  (getelementptr ) [ 0000000100000]
zext_ln176         (zext          ) [ 0000000000000]
clefia_s0_addr_23  (getelementptr ) [ 0000000100000]
tmp_436            (bitselect     ) [ 0000000000000]
xor_ln132_108      (xor           ) [ 0000000000000]
select_ln131_108   (select        ) [ 0000000000000]
trunc_ln134_183    (trunc         ) [ 0000000000000]
tmp_437            (bitselect     ) [ 0000000000000]
x_assign_64        (bitconcatenate) [ 0000000000000]
tmp_438            (bitselect     ) [ 0000000000000]
xor_ln132_109      (xor           ) [ 0000000000000]
select_ln131_109   (select        ) [ 0000000000000]
trunc_ln134_184    (trunc         ) [ 0000000000000]
tmp_439            (bitselect     ) [ 0000000000000]
x_assign_65        (bitconcatenate) [ 0000000000000]
tmp_440            (bitselect     ) [ 0000000000000]
xor_ln132_110      (xor           ) [ 0000000000000]
select_ln131_110   (select        ) [ 0000000000000]
trunc_ln134_185    (trunc         ) [ 0000000110000]
tmp_441            (bitselect     ) [ 0000000110000]
tmp_450            (bitselect     ) [ 0000000000000]
xor_ln132_115      (xor           ) [ 0000000000000]
select_ln131_115   (select        ) [ 0000000000000]
trunc_ln134_190    (trunc         ) [ 0000000000000]
tmp_451            (bitselect     ) [ 0000000000000]
x_assign_69        (bitconcatenate) [ 0000000000000]
tmp_452            (bitselect     ) [ 0000000000000]
xor_ln132_116      (xor           ) [ 0000000000000]
select_ln131_116   (select        ) [ 0000000000000]
trunc_ln134_191    (trunc         ) [ 0000000000000]
tmp_453            (bitselect     ) [ 0000000000000]
x_assign_70        (bitconcatenate) [ 0000000000000]
tmp_454            (bitselect     ) [ 0000000000000]
xor_ln132_117      (xor           ) [ 0000000000000]
select_ln131_117   (select        ) [ 0000000000000]
trunc_ln134_192    (trunc         ) [ 0000000110000]
tmp_455            (bitselect     ) [ 0000000110000]
xor_ln180          (xor           ) [ 0000000111000]
store_ln117        (store         ) [ 0000000000000]
store_ln117        (store         ) [ 0000000000000]
fin_3_addr_2       (getelementptr ) [ 0000000010000]
fin_3_addr_3       (getelementptr ) [ 0000000010000]
or_ln134_41        (bitconcatenate) [ 0000000000000]
or_ln134_42        (bitconcatenate) [ 0000000000000]
fin_3_load_6       (load          ) [ 0000000000000]
xor_ln124_521      (xor           ) [ 0000000000000]
xor_ln124_522      (xor           ) [ 0000000000000]
xor_ln124_523      (xor           ) [ 0000000000000]
xor_ln124_524      (xor           ) [ 0000000000000]
xor_ln124_254      (xor           ) [ 0000000011111]
fin_3_load_7       (load          ) [ 0000000000000]
xor_ln124_525      (xor           ) [ 0000000000000]
xor_ln124_526      (xor           ) [ 0000000000000]
xor_ln124_527      (xor           ) [ 0000000000000]
xor_ln124_528      (xor           ) [ 0000000000000]
xor_ln124_255      (xor           ) [ 0000000011111]
z_73               (load          ) [ 0000000011000]
z_74               (load          ) [ 0000000011000]
tmp_442            (bitselect     ) [ 0000000000000]
xor_ln132_111      (xor           ) [ 0000000000000]
select_ln131_111   (select        ) [ 0000000000000]
trunc_ln134_186    (trunc         ) [ 0000000000000]
tmp_443            (bitselect     ) [ 0000000000000]
x_assign_66        (bitconcatenate) [ 0000000010000]
tmp_444            (bitselect     ) [ 0000000000000]
xor_ln132_112      (xor           ) [ 0000000000000]
select_ln131_112   (select        ) [ 0000000000000]
trunc_ln134_187    (trunc         ) [ 0000000000000]
tmp_445            (bitselect     ) [ 0000000000000]
x_assign_67        (bitconcatenate) [ 0000000010000]
tmp_446            (bitselect     ) [ 0000000000000]
xor_ln132_113      (xor           ) [ 0000000000000]
select_ln131_113   (select        ) [ 0000000000000]
trunc_ln134_188    (trunc         ) [ 0000000000000]
tmp_447            (bitselect     ) [ 0000000000000]
x_assign_68        (bitconcatenate) [ 0000000000000]
tmp_448            (bitselect     ) [ 0000000000000]
xor_ln132_114      (xor           ) [ 0000000000000]
select_ln131_114   (select        ) [ 0000000000000]
trunc_ln134_189    (trunc         ) [ 0000000010000]
tmp_449            (bitselect     ) [ 0000000010000]
tmp_456            (bitselect     ) [ 0000000000000]
xor_ln132_118      (xor           ) [ 0000000000000]
select_ln131_118   (select        ) [ 0000000000000]
trunc_ln134_193    (trunc         ) [ 0000000000000]
tmp_457            (bitselect     ) [ 0000000000000]
x_assign_71        (bitconcatenate) [ 0000000000000]
tmp_458            (bitselect     ) [ 0000000000000]
xor_ln132_119      (xor           ) [ 0000000000000]
select_ln131_119   (select        ) [ 0000000000000]
trunc_ln134_194    (trunc         ) [ 0000000010000]
tmp_459            (bitselect     ) [ 0000000010000]
store_ln117        (store         ) [ 0000000000000]
store_ln117        (store         ) [ 0000000000000]
fin_3_addr         (getelementptr ) [ 0000000001000]
fin_3_addr_1       (getelementptr ) [ 0000000001000]
or_ln134_43        (bitconcatenate) [ 0000000001000]
or_ln134_44        (bitconcatenate) [ 0000000001000]
or_ln134_45        (bitconcatenate) [ 0000000001000]
or_ln134_46        (bitconcatenate) [ 0000000001000]
fin_3_load_12      (load          ) [ 0000000000000]
xor_ln124_529      (xor           ) [ 0000000000000]
xor_ln124_530      (xor           ) [ 0000000000000]
xor_ln124_531      (xor           ) [ 0000000000000]
xor_ln124_532      (xor           ) [ 0000000000000]
xor_ln124_260      (xor           ) [ 0000000001111]
fin_3_load_13      (load          ) [ 0000000000000]
xor_ln124_533      (xor           ) [ 0000000000000]
xor_ln124_534      (xor           ) [ 0000000000000]
xor_ln124_535      (xor           ) [ 0000000000000]
xor_ln124_536      (xor           ) [ 0000000000000]
xor_ln124_261      (xor           ) [ 0000000001111]
store_ln117        (store         ) [ 0000000000000]
store_ln117        (store         ) [ 0000000000000]
specpipeline_ln0   (specpipeline  ) [ 0000000000000]
specloopname_ln188 (specloopname  ) [ 0000000000000]
fin_3_load_14      (load          ) [ 0000000000000]
xor_ln124_537      (xor           ) [ 0000000000000]
xor_ln124_538      (xor           ) [ 0000000000000]
xor_ln124_539      (xor           ) [ 0000000000000]
xor_ln124_262      (xor           ) [ 0000000000111]
fin_3_load_15      (load          ) [ 0000000000000]
xor_ln124_540      (xor           ) [ 0000000000000]
xor_ln124_541      (xor           ) [ 0000000000000]
xor_ln124_542      (xor           ) [ 0000000000000]
xor_ln124_263      (xor           ) [ 0000000000111]
br_ln197           (br            ) [ 0000000000000]
store_ln117        (store         ) [ 0000000000000]
store_ln117        (store         ) [ 0000000000000]
store_ln117        (store         ) [ 0000000000000]
store_ln117        (store         ) [ 0000000000000]
store_ln117        (store         ) [ 0000000000000]
store_ln117        (store         ) [ 0000000000000]
store_ln117        (store         ) [ 0000000000000]
store_ln117        (store         ) [ 0000000000000]
br_ln0             (br            ) [ 0000000000000]
icmp_ln193         (icmp          ) [ 0000000000001]
br_ln193           (br            ) [ 0000000000000]
store_ln193        (store         ) [ 0000000000000]
store_ln193        (store         ) [ 0000000000000]
br_ln193           (br            ) [ 0000000000000]
write_ln124        (write         ) [ 0000000000000]
write_ln124        (write         ) [ 0000000000000]
write_ln124        (write         ) [ 0000000000000]
write_ln124        (write         ) [ 0000000000000]
write_ln124        (write         ) [ 0000000000000]
write_ln124        (write         ) [ 0000000000000]
write_ln124        (write         ) [ 0000000000000]
write_ln124        (write         ) [ 0000000000000]
write_ln124        (write         ) [ 0000000000000]
write_ln124        (write         ) [ 0000000000000]
write_ln124        (write         ) [ 0000000000000]
write_ln124        (write         ) [ 0000000000000]
write_ln124        (write         ) [ 0000000000000]
write_ln124        (write         ) [ 0000000000000]
write_ln124        (write         ) [ 0000000000000]
write_ln124        (write         ) [ 0000000000000]
ret_ln0            (ret           ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="zext_ln460">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln460"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fin_3">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fin_3"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="rk">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rk"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="fin_3_load_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fin_3_load_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="fin_3_load_1_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fin_3_load_1_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="fin_3_load_2_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fin_3_load_2_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="fin_3_load_3_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fin_3_load_3_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="xor_ln124_252_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xor_ln124_252_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="xor_ln124_253_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xor_ln124_253_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="xor_ln124_254_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xor_ln124_254_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="xor_ln124_255_out">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xor_ln124_255_out"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="fin_3_load_8_out">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fin_3_load_8_out"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="fin_3_load_9_out">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fin_3_load_9_out"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="fin_3_load_10_out">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fin_3_load_10_out"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="fin_3_load_11_out">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fin_3_load_11_out"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="xor_ln124_260_out">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xor_ln124_260_out"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="xor_ln124_261_out">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xor_ln124_261_out"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="xor_ln124_262_out">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xor_ln124_262_out"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="xor_ln124_263_out">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xor_ln124_263_out"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="clefia_s0">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="clefia_s0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="clefia_s1">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="clefia_s1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i7.i1"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="114" class="1004" name="idx109_i_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="idx109_i/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="dec12_i_in_i_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dec12_i_in_i/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="zext_ln460_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="5" slack="0"/>
<pin id="124" dir="0" index="1" bw="5" slack="0"/>
<pin id="125" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln460_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="write_ln124_write_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="0" slack="0"/>
<pin id="130" dir="0" index="1" bw="8" slack="0"/>
<pin id="131" dir="0" index="2" bw="8" slack="10"/>
<pin id="132" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln124/12 "/>
</bind>
</comp>

<comp id="135" class="1004" name="write_ln124_write_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="0" slack="0"/>
<pin id="137" dir="0" index="1" bw="8" slack="0"/>
<pin id="138" dir="0" index="2" bw="8" slack="10"/>
<pin id="139" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln124/12 "/>
</bind>
</comp>

<comp id="142" class="1004" name="write_ln124_write_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="0" slack="0"/>
<pin id="144" dir="0" index="1" bw="8" slack="0"/>
<pin id="145" dir="0" index="2" bw="8" slack="9"/>
<pin id="146" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln124/12 "/>
</bind>
</comp>

<comp id="149" class="1004" name="write_ln124_write_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="0" slack="0"/>
<pin id="151" dir="0" index="1" bw="8" slack="0"/>
<pin id="152" dir="0" index="2" bw="8" slack="9"/>
<pin id="153" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln124/12 "/>
</bind>
</comp>

<comp id="156" class="1004" name="write_ln124_write_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="0" slack="0"/>
<pin id="158" dir="0" index="1" bw="8" slack="0"/>
<pin id="159" dir="0" index="2" bw="8" slack="6"/>
<pin id="160" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln124/12 "/>
</bind>
</comp>

<comp id="163" class="1004" name="write_ln124_write_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="0" slack="0"/>
<pin id="165" dir="0" index="1" bw="8" slack="0"/>
<pin id="166" dir="0" index="2" bw="8" slack="6"/>
<pin id="167" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln124/12 "/>
</bind>
</comp>

<comp id="170" class="1004" name="write_ln124_write_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="0" slack="0"/>
<pin id="172" dir="0" index="1" bw="8" slack="0"/>
<pin id="173" dir="0" index="2" bw="8" slack="5"/>
<pin id="174" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln124/12 "/>
</bind>
</comp>

<comp id="177" class="1004" name="write_ln124_write_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="0" slack="0"/>
<pin id="179" dir="0" index="1" bw="8" slack="0"/>
<pin id="180" dir="0" index="2" bw="8" slack="5"/>
<pin id="181" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln124/12 "/>
</bind>
</comp>

<comp id="184" class="1004" name="write_ln124_write_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="0" slack="0"/>
<pin id="186" dir="0" index="1" bw="8" slack="0"/>
<pin id="187" dir="0" index="2" bw="8" slack="8"/>
<pin id="188" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln124/12 "/>
</bind>
</comp>

<comp id="191" class="1004" name="write_ln124_write_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="0" slack="0"/>
<pin id="193" dir="0" index="1" bw="8" slack="0"/>
<pin id="194" dir="0" index="2" bw="8" slack="8"/>
<pin id="195" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln124/12 "/>
</bind>
</comp>

<comp id="198" class="1004" name="write_ln124_write_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="0" slack="0"/>
<pin id="200" dir="0" index="1" bw="8" slack="0"/>
<pin id="201" dir="0" index="2" bw="8" slack="7"/>
<pin id="202" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln124/12 "/>
</bind>
</comp>

<comp id="205" class="1004" name="write_ln124_write_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="0" slack="0"/>
<pin id="207" dir="0" index="1" bw="8" slack="0"/>
<pin id="208" dir="0" index="2" bw="8" slack="7"/>
<pin id="209" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln124/12 "/>
</bind>
</comp>

<comp id="212" class="1004" name="write_ln124_write_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="0" slack="0"/>
<pin id="214" dir="0" index="1" bw="8" slack="0"/>
<pin id="215" dir="0" index="2" bw="8" slack="4"/>
<pin id="216" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln124/12 "/>
</bind>
</comp>

<comp id="219" class="1004" name="write_ln124_write_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="0" slack="0"/>
<pin id="221" dir="0" index="1" bw="8" slack="0"/>
<pin id="222" dir="0" index="2" bw="8" slack="4"/>
<pin id="223" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln124/12 "/>
</bind>
</comp>

<comp id="226" class="1004" name="write_ln124_write_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="0" slack="0"/>
<pin id="228" dir="0" index="1" bw="8" slack="0"/>
<pin id="229" dir="0" index="2" bw="8" slack="3"/>
<pin id="230" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln124/12 "/>
</bind>
</comp>

<comp id="233" class="1004" name="write_ln124_write_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="0" slack="0"/>
<pin id="235" dir="0" index="1" bw="8" slack="0"/>
<pin id="236" dir="0" index="2" bw="8" slack="3"/>
<pin id="237" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln124/12 "/>
</bind>
</comp>

<comp id="240" class="1004" name="fin_3_addr_14_gep_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="8" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="0" index="2" bw="1" slack="0"/>
<pin id="244" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fin_3_addr_14/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="fin_3_addr_15_gep_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="8" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="0" index="2" bw="1" slack="0"/>
<pin id="252" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fin_3_addr_15/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="rk_addr_gep_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="8" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="0" index="2" bw="64" slack="0"/>
<pin id="260" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rk_addr/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="grp_access_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="4" slack="0"/>
<pin id="265" dir="0" index="1" bw="8" slack="1"/>
<pin id="266" dir="0" index="2" bw="0" slack="0"/>
<pin id="268" dir="0" index="4" bw="4" slack="1"/>
<pin id="269" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="270" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="267" dir="1" index="3" bw="8" slack="0"/>
<pin id="271" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="fin_3_load/1 fin_3_load_1/1 fin_3_load_2/2 fin_3_load_3/2 fin_3_load_8/3 fin_3_load_9/3 fin_3_load_10/4 fin_3_load_11/4 fin_3_load_4/5 fin_3_load_5/5 store_ln117/5 store_ln117/5 fin_3_load_6/6 fin_3_load_7/6 store_ln117/6 store_ln117/6 fin_3_load_12/7 fin_3_load_13/7 store_ln117/7 store_ln117/7 fin_3_load_14/8 fin_3_load_15/8 store_ln117/8 store_ln117/8 store_ln117/9 store_ln117/9 store_ln117/10 store_ln117/10 store_ln117/11 store_ln117/11 store_ln117/12 store_ln117/12 "/>
</bind>
</comp>

<comp id="273" class="1004" name="grp_access_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="8" slack="0"/>
<pin id="275" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="276" dir="0" index="2" bw="0" slack="0"/>
<pin id="278" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="279" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="280" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="277" dir="1" index="3" bw="8" slack="0"/>
<pin id="281" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rk_load/1 rk_load_1/1 rk_load_2/2 rk_load_3/2 rk_load_4/3 rk_load_5/3 rk_load_6/4 rk_load_7/4 "/>
</bind>
</comp>

<comp id="283" class="1004" name="rk_addr_65_gep_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="8" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="0" index="2" bw="8" slack="0"/>
<pin id="287" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rk_addr_65/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="fin_3_addr_12_gep_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="8" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="0" index="2" bw="3" slack="0"/>
<pin id="296" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fin_3_addr_12/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="fin_3_addr_13_gep_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="8" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="0" index="2" bw="3" slack="0"/>
<pin id="304" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fin_3_addr_13/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="rk_addr_66_gep_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="8" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="0" index="2" bw="8" slack="0"/>
<pin id="312" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rk_addr_66/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="rk_addr_67_gep_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="8" slack="0"/>
<pin id="319" dir="0" index="1" bw="1" slack="0"/>
<pin id="320" dir="0" index="2" bw="8" slack="0"/>
<pin id="321" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rk_addr_67/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="fin_3_addr_6_gep_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="8" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="0" index="2" bw="5" slack="0"/>
<pin id="330" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fin_3_addr_6/3 "/>
</bind>
</comp>

<comp id="334" class="1004" name="fin_3_addr_7_gep_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="8" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="0" index="2" bw="5" slack="0"/>
<pin id="338" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fin_3_addr_7/3 "/>
</bind>
</comp>

<comp id="342" class="1004" name="clefia_s0_addr_20_gep_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="8" slack="0"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="0" index="2" bw="8" slack="0"/>
<pin id="346" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="clefia_s0_addr_20/3 "/>
</bind>
</comp>

<comp id="349" class="1004" name="grp_access_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="8" slack="0"/>
<pin id="351" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="352" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="353" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="z/3 z_69/4 z_72/5 z_74/6 "/>
</bind>
</comp>

<comp id="355" class="1004" name="clefia_s1_addr_20_gep_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="8" slack="0"/>
<pin id="357" dir="0" index="1" bw="1" slack="0"/>
<pin id="358" dir="0" index="2" bw="8" slack="0"/>
<pin id="359" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="clefia_s1_addr_20/3 "/>
</bind>
</comp>

<comp id="362" class="1004" name="grp_access_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="8" slack="0"/>
<pin id="364" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="365" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="366" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="z_68/3 z_70/4 z_71/5 z_73/6 "/>
</bind>
</comp>

<comp id="368" class="1004" name="rk_addr_68_gep_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="8" slack="0"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="0" index="2" bw="8" slack="0"/>
<pin id="372" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rk_addr_68/3 "/>
</bind>
</comp>

<comp id="377" class="1004" name="rk_addr_69_gep_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="8" slack="0"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="0" index="2" bw="8" slack="0"/>
<pin id="381" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rk_addr_69/3 "/>
</bind>
</comp>

<comp id="386" class="1004" name="fin_3_addr_4_gep_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="8" slack="0"/>
<pin id="388" dir="0" index="1" bw="1" slack="0"/>
<pin id="389" dir="0" index="2" bw="5" slack="0"/>
<pin id="390" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fin_3_addr_4/4 "/>
</bind>
</comp>

<comp id="394" class="1004" name="fin_3_addr_5_gep_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="8" slack="0"/>
<pin id="396" dir="0" index="1" bw="1" slack="0"/>
<pin id="397" dir="0" index="2" bw="5" slack="0"/>
<pin id="398" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fin_3_addr_5/4 "/>
</bind>
</comp>

<comp id="402" class="1004" name="clefia_s0_addr_21_gep_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="8" slack="0"/>
<pin id="404" dir="0" index="1" bw="1" slack="0"/>
<pin id="405" dir="0" index="2" bw="8" slack="0"/>
<pin id="406" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="clefia_s0_addr_21/4 "/>
</bind>
</comp>

<comp id="410" class="1004" name="clefia_s1_addr_21_gep_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="8" slack="0"/>
<pin id="412" dir="0" index="1" bw="1" slack="0"/>
<pin id="413" dir="0" index="2" bw="8" slack="0"/>
<pin id="414" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="clefia_s1_addr_21/4 "/>
</bind>
</comp>

<comp id="418" class="1004" name="rk_addr_70_gep_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="8" slack="0"/>
<pin id="420" dir="0" index="1" bw="1" slack="0"/>
<pin id="421" dir="0" index="2" bw="8" slack="0"/>
<pin id="422" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rk_addr_70/4 "/>
</bind>
</comp>

<comp id="427" class="1004" name="rk_addr_71_gep_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="8" slack="0"/>
<pin id="429" dir="0" index="1" bw="1" slack="0"/>
<pin id="430" dir="0" index="2" bw="8" slack="0"/>
<pin id="431" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rk_addr_71/4 "/>
</bind>
</comp>

<comp id="436" class="1004" name="fin_3_addr_10_gep_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="8" slack="0"/>
<pin id="438" dir="0" index="1" bw="1" slack="0"/>
<pin id="439" dir="0" index="2" bw="4" slack="0"/>
<pin id="440" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fin_3_addr_10/5 "/>
</bind>
</comp>

<comp id="444" class="1004" name="fin_3_addr_11_gep_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="8" slack="0"/>
<pin id="446" dir="0" index="1" bw="1" slack="0"/>
<pin id="447" dir="0" index="2" bw="4" slack="0"/>
<pin id="448" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fin_3_addr_11/5 "/>
</bind>
</comp>

<comp id="454" class="1004" name="clefia_s1_addr_22_gep_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="8" slack="0"/>
<pin id="456" dir="0" index="1" bw="1" slack="0"/>
<pin id="457" dir="0" index="2" bw="8" slack="0"/>
<pin id="458" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="clefia_s1_addr_22/5 "/>
</bind>
</comp>

<comp id="462" class="1004" name="clefia_s0_addr_22_gep_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="8" slack="0"/>
<pin id="464" dir="0" index="1" bw="1" slack="0"/>
<pin id="465" dir="0" index="2" bw="8" slack="0"/>
<pin id="466" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="clefia_s0_addr_22/5 "/>
</bind>
</comp>

<comp id="470" class="1004" name="fin_3_addr_8_gep_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="8" slack="0"/>
<pin id="472" dir="0" index="1" bw="1" slack="0"/>
<pin id="473" dir="0" index="2" bw="4" slack="0"/>
<pin id="474" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fin_3_addr_8/6 "/>
</bind>
</comp>

<comp id="478" class="1004" name="fin_3_addr_9_gep_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="8" slack="0"/>
<pin id="480" dir="0" index="1" bw="1" slack="0"/>
<pin id="481" dir="0" index="2" bw="4" slack="0"/>
<pin id="482" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fin_3_addr_9/6 "/>
</bind>
</comp>

<comp id="488" class="1004" name="clefia_s1_addr_23_gep_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="8" slack="0"/>
<pin id="490" dir="0" index="1" bw="1" slack="0"/>
<pin id="491" dir="0" index="2" bw="8" slack="0"/>
<pin id="492" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="clefia_s1_addr_23/6 "/>
</bind>
</comp>

<comp id="496" class="1004" name="clefia_s0_addr_23_gep_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="8" slack="0"/>
<pin id="498" dir="0" index="1" bw="1" slack="0"/>
<pin id="499" dir="0" index="2" bw="8" slack="0"/>
<pin id="500" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="clefia_s0_addr_23/6 "/>
</bind>
</comp>

<comp id="504" class="1004" name="fin_3_addr_2_gep_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="8" slack="0"/>
<pin id="506" dir="0" index="1" bw="1" slack="0"/>
<pin id="507" dir="0" index="2" bw="5" slack="0"/>
<pin id="508" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fin_3_addr_2/7 "/>
</bind>
</comp>

<comp id="512" class="1004" name="fin_3_addr_3_gep_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="8" slack="0"/>
<pin id="514" dir="0" index="1" bw="1" slack="0"/>
<pin id="515" dir="0" index="2" bw="5" slack="0"/>
<pin id="516" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fin_3_addr_3/7 "/>
</bind>
</comp>

<comp id="522" class="1004" name="fin_3_addr_gep_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="8" slack="0"/>
<pin id="524" dir="0" index="1" bw="1" slack="0"/>
<pin id="525" dir="0" index="2" bw="5" slack="0"/>
<pin id="526" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fin_3_addr/8 "/>
</bind>
</comp>

<comp id="530" class="1004" name="fin_3_addr_1_gep_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="8" slack="0"/>
<pin id="532" dir="0" index="1" bw="1" slack="0"/>
<pin id="533" dir="0" index="2" bw="5" slack="0"/>
<pin id="534" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fin_3_addr_1/8 "/>
</bind>
</comp>

<comp id="540" class="1004" name="grp_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="8" slack="0"/>
<pin id="542" dir="0" index="1" bw="8" slack="0"/>
<pin id="543" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_248/2 xor_ln124_250/3 xor_ln124_256/4 xor_ln124_258/5 "/>
</bind>
</comp>

<comp id="546" class="1004" name="grp_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="8" slack="0"/>
<pin id="548" dir="0" index="1" bw="8" slack="0"/>
<pin id="549" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_249/2 xor_ln124_251/3 xor_ln124_257/4 xor_ln124_259/5 "/>
</bind>
</comp>

<comp id="552" class="1005" name="reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="8" slack="1"/>
<pin id="554" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln124_248 xor_ln124_250 xor_ln124_256 xor_ln124_258 "/>
</bind>
</comp>

<comp id="556" class="1005" name="reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="8" slack="1"/>
<pin id="558" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln124_249 xor_ln124_251 xor_ln124_257 xor_ln124_259 "/>
</bind>
</comp>

<comp id="560" class="1005" name="reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="8" slack="2"/>
<pin id="562" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="z z_72 "/>
</bind>
</comp>

<comp id="564" class="1005" name="reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="8" slack="2"/>
<pin id="566" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="z_68 z_71 "/>
</bind>
</comp>

<comp id="568" class="1005" name="reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="8" slack="2"/>
<pin id="570" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="z_69 z_74 "/>
</bind>
</comp>

<comp id="572" class="1005" name="reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="8" slack="2"/>
<pin id="574" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="z_70 z_73 "/>
</bind>
</comp>

<comp id="576" class="1004" name="zext_ln460_cast_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="5" slack="0"/>
<pin id="578" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln460_cast/1 "/>
</bind>
</comp>

<comp id="580" class="1004" name="store_ln0_store_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="5" slack="0"/>
<pin id="582" dir="0" index="1" bw="32" slack="0"/>
<pin id="583" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="585" class="1004" name="store_ln0_store_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="1" slack="0"/>
<pin id="587" dir="0" index="1" bw="64" slack="0"/>
<pin id="588" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="590" class="1004" name="idx109_i_load_load_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="64" slack="0"/>
<pin id="592" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx109_i_load/1 "/>
</bind>
</comp>

<comp id="593" class="1004" name="empty_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="64" slack="0"/>
<pin id="595" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="597" class="1004" name="add_ln188_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="64" slack="0"/>
<pin id="599" dir="0" index="1" bw="5" slack="0"/>
<pin id="600" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln188/1 "/>
</bind>
</comp>

<comp id="604" class="1004" name="add_ln121_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="8" slack="0"/>
<pin id="606" dir="0" index="1" bw="5" slack="0"/>
<pin id="607" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln121/1 "/>
</bind>
</comp>

<comp id="610" class="1004" name="zext_ln121_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="8" slack="0"/>
<pin id="612" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln121/1 "/>
</bind>
</comp>

<comp id="615" class="1004" name="add_ln121_111_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="8" slack="1"/>
<pin id="617" dir="0" index="1" bw="5" slack="0"/>
<pin id="618" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln121_111/2 "/>
</bind>
</comp>

<comp id="620" class="1004" name="zext_ln121_237_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="8" slack="0"/>
<pin id="622" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln121_237/2 "/>
</bind>
</comp>

<comp id="625" class="1004" name="add_ln121_112_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="8" slack="1"/>
<pin id="627" dir="0" index="1" bw="5" slack="0"/>
<pin id="628" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln121_112/2 "/>
</bind>
</comp>

<comp id="630" class="1004" name="zext_ln121_238_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="8" slack="0"/>
<pin id="632" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln121_238/2 "/>
</bind>
</comp>

<comp id="635" class="1004" name="zext_ln150_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="8" slack="1"/>
<pin id="637" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln150/3 "/>
</bind>
</comp>

<comp id="640" class="1004" name="zext_ln151_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="8" slack="1"/>
<pin id="642" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln151/3 "/>
</bind>
</comp>

<comp id="645" class="1004" name="add_ln121_113_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="8" slack="2"/>
<pin id="647" dir="0" index="1" bw="5" slack="0"/>
<pin id="648" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln121_113/3 "/>
</bind>
</comp>

<comp id="650" class="1004" name="zext_ln121_239_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="8" slack="0"/>
<pin id="652" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln121_239/3 "/>
</bind>
</comp>

<comp id="655" class="1004" name="add_ln121_114_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="8" slack="2"/>
<pin id="657" dir="0" index="1" bw="5" slack="0"/>
<pin id="658" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln121_114/3 "/>
</bind>
</comp>

<comp id="660" class="1004" name="zext_ln121_240_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="8" slack="0"/>
<pin id="662" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln121_240/3 "/>
</bind>
</comp>

<comp id="665" class="1004" name="dec12_i_in_i_load_load_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="32" slack="3"/>
<pin id="667" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dec12_i_in_i_load/4 "/>
</bind>
</comp>

<comp id="668" class="1004" name="add_ln188_1_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="32" slack="0"/>
<pin id="670" dir="0" index="1" bw="1" slack="0"/>
<pin id="671" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln188_1/4 "/>
</bind>
</comp>

<comp id="674" class="1004" name="zext_ln152_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="8" slack="1"/>
<pin id="676" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln152/4 "/>
</bind>
</comp>

<comp id="679" class="1004" name="zext_ln153_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="8" slack="1"/>
<pin id="681" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln153/4 "/>
</bind>
</comp>

<comp id="684" class="1004" name="tmp_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="1" slack="0"/>
<pin id="686" dir="0" index="1" bw="8" slack="0"/>
<pin id="687" dir="0" index="2" bw="4" slack="0"/>
<pin id="688" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="692" class="1004" name="xor_ln132_100_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="8" slack="0"/>
<pin id="694" dir="0" index="1" bw="8" slack="0"/>
<pin id="695" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_100/4 "/>
</bind>
</comp>

<comp id="698" class="1004" name="select_ln131_100_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="1" slack="0"/>
<pin id="700" dir="0" index="1" bw="8" slack="0"/>
<pin id="701" dir="0" index="2" bw="8" slack="0"/>
<pin id="702" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_100/4 "/>
</bind>
</comp>

<comp id="706" class="1004" name="trunc_ln134_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="8" slack="0"/>
<pin id="708" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134/4 "/>
</bind>
</comp>

<comp id="710" class="1004" name="tmp_421_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="1" slack="0"/>
<pin id="712" dir="0" index="1" bw="8" slack="0"/>
<pin id="713" dir="0" index="2" bw="4" slack="0"/>
<pin id="714" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_421/4 "/>
</bind>
</comp>

<comp id="718" class="1004" name="x_assign_60_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="8" slack="0"/>
<pin id="720" dir="0" index="1" bw="7" slack="0"/>
<pin id="721" dir="0" index="2" bw="1" slack="0"/>
<pin id="722" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_assign_60/4 "/>
</bind>
</comp>

<comp id="726" class="1004" name="tmp_430_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="1" slack="0"/>
<pin id="728" dir="0" index="1" bw="8" slack="0"/>
<pin id="729" dir="0" index="2" bw="4" slack="0"/>
<pin id="730" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_430/4 "/>
</bind>
</comp>

<comp id="734" class="1004" name="xor_ln132_105_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="8" slack="0"/>
<pin id="736" dir="0" index="1" bw="8" slack="0"/>
<pin id="737" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_105/4 "/>
</bind>
</comp>

<comp id="740" class="1004" name="select_ln131_105_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="1" slack="0"/>
<pin id="742" dir="0" index="1" bw="8" slack="0"/>
<pin id="743" dir="0" index="2" bw="8" slack="0"/>
<pin id="744" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_105/4 "/>
</bind>
</comp>

<comp id="748" class="1004" name="trunc_ln134_180_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="8" slack="0"/>
<pin id="750" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_180/4 "/>
</bind>
</comp>

<comp id="752" class="1004" name="tmp_431_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="1" slack="0"/>
<pin id="754" dir="0" index="1" bw="8" slack="0"/>
<pin id="755" dir="0" index="2" bw="4" slack="0"/>
<pin id="756" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_431/4 "/>
</bind>
</comp>

<comp id="760" class="1004" name="x_assign_63_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="8" slack="0"/>
<pin id="762" dir="0" index="1" bw="7" slack="0"/>
<pin id="763" dir="0" index="2" bw="1" slack="0"/>
<pin id="764" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_assign_63/4 "/>
</bind>
</comp>

<comp id="768" class="1004" name="tmp_432_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="1" slack="0"/>
<pin id="770" dir="0" index="1" bw="8" slack="0"/>
<pin id="771" dir="0" index="2" bw="4" slack="0"/>
<pin id="772" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_432/4 "/>
</bind>
</comp>

<comp id="776" class="1004" name="xor_ln132_106_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="8" slack="0"/>
<pin id="778" dir="0" index="1" bw="8" slack="0"/>
<pin id="779" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_106/4 "/>
</bind>
</comp>

<comp id="782" class="1004" name="select_ln131_106_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="1" slack="0"/>
<pin id="784" dir="0" index="1" bw="8" slack="0"/>
<pin id="785" dir="0" index="2" bw="8" slack="0"/>
<pin id="786" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_106/4 "/>
</bind>
</comp>

<comp id="790" class="1004" name="trunc_ln134_181_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="8" slack="0"/>
<pin id="792" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_181/4 "/>
</bind>
</comp>

<comp id="794" class="1004" name="tmp_433_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="1" slack="0"/>
<pin id="796" dir="0" index="1" bw="8" slack="0"/>
<pin id="797" dir="0" index="2" bw="4" slack="0"/>
<pin id="798" dir="1" index="3" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_433/4 "/>
</bind>
</comp>

<comp id="802" class="1004" name="tmp_434_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="1" slack="0"/>
<pin id="804" dir="0" index="1" bw="8" slack="0"/>
<pin id="805" dir="0" index="2" bw="4" slack="0"/>
<pin id="806" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_434/4 "/>
</bind>
</comp>

<comp id="810" class="1004" name="xor_ln132_107_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="8" slack="0"/>
<pin id="812" dir="0" index="1" bw="8" slack="0"/>
<pin id="813" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_107/4 "/>
</bind>
</comp>

<comp id="816" class="1004" name="select_ln131_107_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="1" slack="0"/>
<pin id="818" dir="0" index="1" bw="8" slack="0"/>
<pin id="819" dir="0" index="2" bw="8" slack="0"/>
<pin id="820" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_107/4 "/>
</bind>
</comp>

<comp id="824" class="1004" name="trunc_ln134_182_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="8" slack="0"/>
<pin id="826" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_182/4 "/>
</bind>
</comp>

<comp id="828" class="1004" name="tmp_435_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="1" slack="0"/>
<pin id="830" dir="0" index="1" bw="8" slack="0"/>
<pin id="831" dir="0" index="2" bw="4" slack="0"/>
<pin id="832" dir="1" index="3" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_435/4 "/>
</bind>
</comp>

<comp id="836" class="1004" name="add_ln121_115_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="8" slack="3"/>
<pin id="838" dir="0" index="1" bw="5" slack="0"/>
<pin id="839" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln121_115/4 "/>
</bind>
</comp>

<comp id="841" class="1004" name="zext_ln121_241_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="8" slack="0"/>
<pin id="843" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln121_241/4 "/>
</bind>
</comp>

<comp id="846" class="1004" name="add_ln121_116_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="8" slack="3"/>
<pin id="848" dir="0" index="1" bw="5" slack="0"/>
<pin id="849" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln121_116/4 "/>
</bind>
</comp>

<comp id="851" class="1004" name="zext_ln121_242_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="8" slack="0"/>
<pin id="853" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln121_242/4 "/>
</bind>
</comp>

<comp id="856" class="1004" name="tmp_422_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="1" slack="0"/>
<pin id="858" dir="0" index="1" bw="8" slack="0"/>
<pin id="859" dir="0" index="2" bw="4" slack="0"/>
<pin id="860" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_422/5 "/>
</bind>
</comp>

<comp id="864" class="1004" name="xor_ln132_101_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="8" slack="0"/>
<pin id="866" dir="0" index="1" bw="8" slack="0"/>
<pin id="867" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_101/5 "/>
</bind>
</comp>

<comp id="870" class="1004" name="select_ln131_101_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="1" slack="0"/>
<pin id="872" dir="0" index="1" bw="8" slack="0"/>
<pin id="873" dir="0" index="2" bw="8" slack="0"/>
<pin id="874" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_101/5 "/>
</bind>
</comp>

<comp id="878" class="1004" name="trunc_ln134_176_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="8" slack="0"/>
<pin id="880" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_176/5 "/>
</bind>
</comp>

<comp id="882" class="1004" name="tmp_423_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="1" slack="0"/>
<pin id="884" dir="0" index="1" bw="8" slack="0"/>
<pin id="885" dir="0" index="2" bw="4" slack="0"/>
<pin id="886" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_423/5 "/>
</bind>
</comp>

<comp id="890" class="1004" name="x_assign_61_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="8" slack="0"/>
<pin id="892" dir="0" index="1" bw="7" slack="0"/>
<pin id="893" dir="0" index="2" bw="1" slack="0"/>
<pin id="894" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_assign_61/5 "/>
</bind>
</comp>

<comp id="898" class="1004" name="tmp_424_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="1" slack="0"/>
<pin id="900" dir="0" index="1" bw="8" slack="0"/>
<pin id="901" dir="0" index="2" bw="4" slack="0"/>
<pin id="902" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_424/5 "/>
</bind>
</comp>

<comp id="906" class="1004" name="xor_ln132_102_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="8" slack="0"/>
<pin id="908" dir="0" index="1" bw="8" slack="0"/>
<pin id="909" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_102/5 "/>
</bind>
</comp>

<comp id="912" class="1004" name="select_ln131_102_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="1" slack="0"/>
<pin id="914" dir="0" index="1" bw="8" slack="0"/>
<pin id="915" dir="0" index="2" bw="8" slack="0"/>
<pin id="916" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_102/5 "/>
</bind>
</comp>

<comp id="920" class="1004" name="trunc_ln134_177_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="8" slack="0"/>
<pin id="922" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_177/5 "/>
</bind>
</comp>

<comp id="924" class="1004" name="tmp_425_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="1" slack="0"/>
<pin id="926" dir="0" index="1" bw="8" slack="0"/>
<pin id="927" dir="0" index="2" bw="4" slack="0"/>
<pin id="928" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_425/5 "/>
</bind>
</comp>

<comp id="932" class="1004" name="tmp_426_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="1" slack="0"/>
<pin id="934" dir="0" index="1" bw="8" slack="0"/>
<pin id="935" dir="0" index="2" bw="4" slack="0"/>
<pin id="936" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_426/5 "/>
</bind>
</comp>

<comp id="940" class="1004" name="xor_ln132_103_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="8" slack="0"/>
<pin id="942" dir="0" index="1" bw="8" slack="0"/>
<pin id="943" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_103/5 "/>
</bind>
</comp>

<comp id="946" class="1004" name="select_ln131_103_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="1" slack="0"/>
<pin id="948" dir="0" index="1" bw="8" slack="0"/>
<pin id="949" dir="0" index="2" bw="8" slack="0"/>
<pin id="950" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_103/5 "/>
</bind>
</comp>

<comp id="954" class="1004" name="trunc_ln134_178_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="8" slack="0"/>
<pin id="956" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_178/5 "/>
</bind>
</comp>

<comp id="958" class="1004" name="tmp_427_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="1" slack="0"/>
<pin id="960" dir="0" index="1" bw="8" slack="0"/>
<pin id="961" dir="0" index="2" bw="4" slack="0"/>
<pin id="962" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_427/5 "/>
</bind>
</comp>

<comp id="966" class="1004" name="x_assign_62_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="8" slack="0"/>
<pin id="968" dir="0" index="1" bw="7" slack="0"/>
<pin id="969" dir="0" index="2" bw="1" slack="0"/>
<pin id="970" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_assign_62/5 "/>
</bind>
</comp>

<comp id="974" class="1004" name="tmp_428_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="1" slack="0"/>
<pin id="976" dir="0" index="1" bw="8" slack="0"/>
<pin id="977" dir="0" index="2" bw="4" slack="0"/>
<pin id="978" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_428/5 "/>
</bind>
</comp>

<comp id="982" class="1004" name="xor_ln132_104_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="8" slack="0"/>
<pin id="984" dir="0" index="1" bw="8" slack="0"/>
<pin id="985" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_104/5 "/>
</bind>
</comp>

<comp id="988" class="1004" name="select_ln131_104_fu_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="1" slack="0"/>
<pin id="990" dir="0" index="1" bw="8" slack="0"/>
<pin id="991" dir="0" index="2" bw="8" slack="0"/>
<pin id="992" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_104/5 "/>
</bind>
</comp>

<comp id="996" class="1004" name="trunc_ln134_179_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="8" slack="0"/>
<pin id="998" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_179/5 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="tmp_429_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="1" slack="0"/>
<pin id="1002" dir="0" index="1" bw="8" slack="0"/>
<pin id="1003" dir="0" index="2" bw="4" slack="0"/>
<pin id="1004" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_429/5 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="zext_ln173_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="8" slack="1"/>
<pin id="1010" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln173/5 "/>
</bind>
</comp>

<comp id="1013" class="1004" name="zext_ln174_fu_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="8" slack="1"/>
<pin id="1015" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174/5 "/>
</bind>
</comp>

<comp id="1018" class="1004" name="icmp_ln197_fu_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="32" slack="1"/>
<pin id="1020" dir="0" index="1" bw="32" slack="0"/>
<pin id="1021" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln197/5 "/>
</bind>
</comp>

<comp id="1023" class="1004" name="or_ln134_39_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="8" slack="0"/>
<pin id="1025" dir="0" index="1" bw="7" slack="1"/>
<pin id="1026" dir="0" index="2" bw="1" slack="1"/>
<pin id="1027" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln134_39/6 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="or_ln134_40_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="8" slack="0"/>
<pin id="1031" dir="0" index="1" bw="7" slack="1"/>
<pin id="1032" dir="0" index="2" bw="1" slack="1"/>
<pin id="1033" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln134_40/6 "/>
</bind>
</comp>

<comp id="1035" class="1004" name="xor_ln124_fu_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="8" slack="0"/>
<pin id="1037" dir="0" index="1" bw="8" slack="1"/>
<pin id="1038" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124/6 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="xor_ln124_514_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="8" slack="0"/>
<pin id="1042" dir="0" index="1" bw="8" slack="2"/>
<pin id="1043" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_514/6 "/>
</bind>
</comp>

<comp id="1046" class="1004" name="xor_ln124_515_fu_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="8" slack="0"/>
<pin id="1048" dir="0" index="1" bw="8" slack="2"/>
<pin id="1049" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_515/6 "/>
</bind>
</comp>

<comp id="1051" class="1004" name="xor_ln124_516_fu_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="8" slack="0"/>
<pin id="1053" dir="0" index="1" bw="8" slack="0"/>
<pin id="1054" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_516/6 "/>
</bind>
</comp>

<comp id="1057" class="1004" name="xor_ln124_252_fu_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="8" slack="0"/>
<pin id="1059" dir="0" index="1" bw="8" slack="0"/>
<pin id="1060" dir="1" index="2" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_252/6 "/>
</bind>
</comp>

<comp id="1063" class="1004" name="xor_ln124_517_fu_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="8" slack="0"/>
<pin id="1065" dir="0" index="1" bw="8" slack="0"/>
<pin id="1066" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_517/6 "/>
</bind>
</comp>

<comp id="1069" class="1004" name="xor_ln124_518_fu_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="8" slack="0"/>
<pin id="1071" dir="0" index="1" bw="8" slack="2"/>
<pin id="1072" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_518/6 "/>
</bind>
</comp>

<comp id="1075" class="1004" name="xor_ln124_519_fu_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="8" slack="1"/>
<pin id="1077" dir="0" index="1" bw="8" slack="2"/>
<pin id="1078" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_519/6 "/>
</bind>
</comp>

<comp id="1079" class="1004" name="xor_ln124_520_fu_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="8" slack="0"/>
<pin id="1081" dir="0" index="1" bw="8" slack="0"/>
<pin id="1082" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_520/6 "/>
</bind>
</comp>

<comp id="1085" class="1004" name="xor_ln124_253_fu_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="8" slack="0"/>
<pin id="1087" dir="0" index="1" bw="8" slack="0"/>
<pin id="1088" dir="1" index="2" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_253/6 "/>
</bind>
</comp>

<comp id="1091" class="1004" name="zext_ln175_fu_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="8" slack="1"/>
<pin id="1093" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln175/6 "/>
</bind>
</comp>

<comp id="1096" class="1004" name="zext_ln176_fu_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="8" slack="1"/>
<pin id="1098" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln176/6 "/>
</bind>
</comp>

<comp id="1101" class="1004" name="tmp_436_fu_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="1" slack="0"/>
<pin id="1103" dir="0" index="1" bw="8" slack="0"/>
<pin id="1104" dir="0" index="2" bw="4" slack="0"/>
<pin id="1105" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_436/6 "/>
</bind>
</comp>

<comp id="1109" class="1004" name="xor_ln132_108_fu_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="8" slack="0"/>
<pin id="1111" dir="0" index="1" bw="8" slack="0"/>
<pin id="1112" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_108/6 "/>
</bind>
</comp>

<comp id="1115" class="1004" name="select_ln131_108_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="1" slack="0"/>
<pin id="1117" dir="0" index="1" bw="8" slack="0"/>
<pin id="1118" dir="0" index="2" bw="8" slack="0"/>
<pin id="1119" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_108/6 "/>
</bind>
</comp>

<comp id="1123" class="1004" name="trunc_ln134_183_fu_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="8" slack="0"/>
<pin id="1125" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_183/6 "/>
</bind>
</comp>

<comp id="1127" class="1004" name="tmp_437_fu_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="1" slack="0"/>
<pin id="1129" dir="0" index="1" bw="8" slack="0"/>
<pin id="1130" dir="0" index="2" bw="4" slack="0"/>
<pin id="1131" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_437/6 "/>
</bind>
</comp>

<comp id="1135" class="1004" name="x_assign_64_fu_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="8" slack="0"/>
<pin id="1137" dir="0" index="1" bw="7" slack="0"/>
<pin id="1138" dir="0" index="2" bw="1" slack="0"/>
<pin id="1139" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_assign_64/6 "/>
</bind>
</comp>

<comp id="1143" class="1004" name="tmp_438_fu_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="1" slack="0"/>
<pin id="1145" dir="0" index="1" bw="8" slack="0"/>
<pin id="1146" dir="0" index="2" bw="4" slack="0"/>
<pin id="1147" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_438/6 "/>
</bind>
</comp>

<comp id="1151" class="1004" name="xor_ln132_109_fu_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="8" slack="0"/>
<pin id="1153" dir="0" index="1" bw="8" slack="0"/>
<pin id="1154" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_109/6 "/>
</bind>
</comp>

<comp id="1157" class="1004" name="select_ln131_109_fu_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="1" slack="0"/>
<pin id="1159" dir="0" index="1" bw="8" slack="0"/>
<pin id="1160" dir="0" index="2" bw="8" slack="0"/>
<pin id="1161" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_109/6 "/>
</bind>
</comp>

<comp id="1165" class="1004" name="trunc_ln134_184_fu_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="8" slack="0"/>
<pin id="1167" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_184/6 "/>
</bind>
</comp>

<comp id="1169" class="1004" name="tmp_439_fu_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="1" slack="0"/>
<pin id="1171" dir="0" index="1" bw="8" slack="0"/>
<pin id="1172" dir="0" index="2" bw="4" slack="0"/>
<pin id="1173" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_439/6 "/>
</bind>
</comp>

<comp id="1177" class="1004" name="x_assign_65_fu_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="8" slack="0"/>
<pin id="1179" dir="0" index="1" bw="7" slack="0"/>
<pin id="1180" dir="0" index="2" bw="1" slack="0"/>
<pin id="1181" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_assign_65/6 "/>
</bind>
</comp>

<comp id="1185" class="1004" name="tmp_440_fu_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="1" slack="0"/>
<pin id="1187" dir="0" index="1" bw="8" slack="0"/>
<pin id="1188" dir="0" index="2" bw="4" slack="0"/>
<pin id="1189" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_440/6 "/>
</bind>
</comp>

<comp id="1193" class="1004" name="xor_ln132_110_fu_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="8" slack="0"/>
<pin id="1195" dir="0" index="1" bw="8" slack="0"/>
<pin id="1196" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_110/6 "/>
</bind>
</comp>

<comp id="1199" class="1004" name="select_ln131_110_fu_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="1" slack="0"/>
<pin id="1201" dir="0" index="1" bw="8" slack="0"/>
<pin id="1202" dir="0" index="2" bw="8" slack="0"/>
<pin id="1203" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_110/6 "/>
</bind>
</comp>

<comp id="1207" class="1004" name="trunc_ln134_185_fu_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="8" slack="0"/>
<pin id="1209" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_185/6 "/>
</bind>
</comp>

<comp id="1211" class="1004" name="tmp_441_fu_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="1" slack="0"/>
<pin id="1213" dir="0" index="1" bw="8" slack="0"/>
<pin id="1214" dir="0" index="2" bw="4" slack="0"/>
<pin id="1215" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_441/6 "/>
</bind>
</comp>

<comp id="1219" class="1004" name="tmp_450_fu_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="1" slack="0"/>
<pin id="1221" dir="0" index="1" bw="8" slack="0"/>
<pin id="1222" dir="0" index="2" bw="4" slack="0"/>
<pin id="1223" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_450/6 "/>
</bind>
</comp>

<comp id="1227" class="1004" name="xor_ln132_115_fu_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="8" slack="0"/>
<pin id="1229" dir="0" index="1" bw="8" slack="0"/>
<pin id="1230" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_115/6 "/>
</bind>
</comp>

<comp id="1233" class="1004" name="select_ln131_115_fu_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="1" slack="0"/>
<pin id="1235" dir="0" index="1" bw="8" slack="0"/>
<pin id="1236" dir="0" index="2" bw="8" slack="0"/>
<pin id="1237" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_115/6 "/>
</bind>
</comp>

<comp id="1241" class="1004" name="trunc_ln134_190_fu_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="8" slack="0"/>
<pin id="1243" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_190/6 "/>
</bind>
</comp>

<comp id="1245" class="1004" name="tmp_451_fu_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="1" slack="0"/>
<pin id="1247" dir="0" index="1" bw="8" slack="0"/>
<pin id="1248" dir="0" index="2" bw="4" slack="0"/>
<pin id="1249" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_451/6 "/>
</bind>
</comp>

<comp id="1253" class="1004" name="x_assign_69_fu_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="8" slack="0"/>
<pin id="1255" dir="0" index="1" bw="7" slack="0"/>
<pin id="1256" dir="0" index="2" bw="1" slack="0"/>
<pin id="1257" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_assign_69/6 "/>
</bind>
</comp>

<comp id="1261" class="1004" name="tmp_452_fu_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="1" slack="0"/>
<pin id="1263" dir="0" index="1" bw="8" slack="0"/>
<pin id="1264" dir="0" index="2" bw="4" slack="0"/>
<pin id="1265" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_452/6 "/>
</bind>
</comp>

<comp id="1269" class="1004" name="xor_ln132_116_fu_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="8" slack="0"/>
<pin id="1271" dir="0" index="1" bw="8" slack="0"/>
<pin id="1272" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_116/6 "/>
</bind>
</comp>

<comp id="1275" class="1004" name="select_ln131_116_fu_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="1" slack="0"/>
<pin id="1277" dir="0" index="1" bw="8" slack="0"/>
<pin id="1278" dir="0" index="2" bw="8" slack="0"/>
<pin id="1279" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_116/6 "/>
</bind>
</comp>

<comp id="1283" class="1004" name="trunc_ln134_191_fu_1283">
<pin_list>
<pin id="1284" dir="0" index="0" bw="8" slack="0"/>
<pin id="1285" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_191/6 "/>
</bind>
</comp>

<comp id="1287" class="1004" name="tmp_453_fu_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="1" slack="0"/>
<pin id="1289" dir="0" index="1" bw="8" slack="0"/>
<pin id="1290" dir="0" index="2" bw="4" slack="0"/>
<pin id="1291" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_453/6 "/>
</bind>
</comp>

<comp id="1295" class="1004" name="x_assign_70_fu_1295">
<pin_list>
<pin id="1296" dir="0" index="0" bw="8" slack="0"/>
<pin id="1297" dir="0" index="1" bw="7" slack="0"/>
<pin id="1298" dir="0" index="2" bw="1" slack="0"/>
<pin id="1299" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_assign_70/6 "/>
</bind>
</comp>

<comp id="1303" class="1004" name="tmp_454_fu_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="1" slack="0"/>
<pin id="1305" dir="0" index="1" bw="8" slack="0"/>
<pin id="1306" dir="0" index="2" bw="4" slack="0"/>
<pin id="1307" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_454/6 "/>
</bind>
</comp>

<comp id="1311" class="1004" name="xor_ln132_117_fu_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="8" slack="0"/>
<pin id="1313" dir="0" index="1" bw="8" slack="0"/>
<pin id="1314" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_117/6 "/>
</bind>
</comp>

<comp id="1317" class="1004" name="select_ln131_117_fu_1317">
<pin_list>
<pin id="1318" dir="0" index="0" bw="1" slack="0"/>
<pin id="1319" dir="0" index="1" bw="8" slack="0"/>
<pin id="1320" dir="0" index="2" bw="8" slack="0"/>
<pin id="1321" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_117/6 "/>
</bind>
</comp>

<comp id="1325" class="1004" name="trunc_ln134_192_fu_1325">
<pin_list>
<pin id="1326" dir="0" index="0" bw="8" slack="0"/>
<pin id="1327" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_192/6 "/>
</bind>
</comp>

<comp id="1329" class="1004" name="tmp_455_fu_1329">
<pin_list>
<pin id="1330" dir="0" index="0" bw="1" slack="0"/>
<pin id="1331" dir="0" index="1" bw="8" slack="0"/>
<pin id="1332" dir="0" index="2" bw="4" slack="0"/>
<pin id="1333" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_455/6 "/>
</bind>
</comp>

<comp id="1337" class="1004" name="xor_ln180_fu_1337">
<pin_list>
<pin id="1338" dir="0" index="0" bw="8" slack="0"/>
<pin id="1339" dir="0" index="1" bw="8" slack="0"/>
<pin id="1340" dir="1" index="2" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln180/6 "/>
</bind>
</comp>

<comp id="1343" class="1004" name="or_ln134_41_fu_1343">
<pin_list>
<pin id="1344" dir="0" index="0" bw="8" slack="0"/>
<pin id="1345" dir="0" index="1" bw="7" slack="3"/>
<pin id="1346" dir="0" index="2" bw="1" slack="3"/>
<pin id="1347" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln134_41/7 "/>
</bind>
</comp>

<comp id="1349" class="1004" name="or_ln134_42_fu_1349">
<pin_list>
<pin id="1350" dir="0" index="0" bw="8" slack="0"/>
<pin id="1351" dir="0" index="1" bw="7" slack="3"/>
<pin id="1352" dir="0" index="2" bw="1" slack="3"/>
<pin id="1353" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln134_42/7 "/>
</bind>
</comp>

<comp id="1355" class="1004" name="xor_ln124_521_fu_1355">
<pin_list>
<pin id="1356" dir="0" index="0" bw="8" slack="0"/>
<pin id="1357" dir="0" index="1" bw="8" slack="0"/>
<pin id="1358" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_521/7 "/>
</bind>
</comp>

<comp id="1361" class="1004" name="xor_ln124_522_fu_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="8" slack="0"/>
<pin id="1363" dir="0" index="1" bw="8" slack="2"/>
<pin id="1364" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_522/7 "/>
</bind>
</comp>

<comp id="1367" class="1004" name="xor_ln124_523_fu_1367">
<pin_list>
<pin id="1368" dir="0" index="0" bw="8" slack="0"/>
<pin id="1369" dir="0" index="1" bw="8" slack="3"/>
<pin id="1370" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_523/7 "/>
</bind>
</comp>

<comp id="1372" class="1004" name="xor_ln124_524_fu_1372">
<pin_list>
<pin id="1373" dir="0" index="0" bw="8" slack="0"/>
<pin id="1374" dir="0" index="1" bw="8" slack="2"/>
<pin id="1375" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_524/7 "/>
</bind>
</comp>

<comp id="1377" class="1004" name="xor_ln124_254_fu_1377">
<pin_list>
<pin id="1378" dir="0" index="0" bw="8" slack="0"/>
<pin id="1379" dir="0" index="1" bw="8" slack="0"/>
<pin id="1380" dir="1" index="2" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_254/7 "/>
</bind>
</comp>

<comp id="1383" class="1004" name="xor_ln124_525_fu_1383">
<pin_list>
<pin id="1384" dir="0" index="0" bw="8" slack="0"/>
<pin id="1385" dir="0" index="1" bw="8" slack="0"/>
<pin id="1386" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_525/7 "/>
</bind>
</comp>

<comp id="1389" class="1004" name="xor_ln124_526_fu_1389">
<pin_list>
<pin id="1390" dir="0" index="0" bw="8" slack="0"/>
<pin id="1391" dir="0" index="1" bw="8" slack="2"/>
<pin id="1392" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_526/7 "/>
</bind>
</comp>

<comp id="1395" class="1004" name="xor_ln124_527_fu_1395">
<pin_list>
<pin id="1396" dir="0" index="0" bw="8" slack="3"/>
<pin id="1397" dir="0" index="1" bw="8" slack="0"/>
<pin id="1398" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_527/7 "/>
</bind>
</comp>

<comp id="1400" class="1004" name="xor_ln124_528_fu_1400">
<pin_list>
<pin id="1401" dir="0" index="0" bw="8" slack="0"/>
<pin id="1402" dir="0" index="1" bw="8" slack="2"/>
<pin id="1403" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_528/7 "/>
</bind>
</comp>

<comp id="1405" class="1004" name="xor_ln124_255_fu_1405">
<pin_list>
<pin id="1406" dir="0" index="0" bw="8" slack="0"/>
<pin id="1407" dir="0" index="1" bw="8" slack="0"/>
<pin id="1408" dir="1" index="2" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_255/7 "/>
</bind>
</comp>

<comp id="1411" class="1004" name="tmp_442_fu_1411">
<pin_list>
<pin id="1412" dir="0" index="0" bw="1" slack="0"/>
<pin id="1413" dir="0" index="1" bw="8" slack="0"/>
<pin id="1414" dir="0" index="2" bw="4" slack="0"/>
<pin id="1415" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_442/7 "/>
</bind>
</comp>

<comp id="1419" class="1004" name="xor_ln132_111_fu_1419">
<pin_list>
<pin id="1420" dir="0" index="0" bw="8" slack="0"/>
<pin id="1421" dir="0" index="1" bw="8" slack="0"/>
<pin id="1422" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_111/7 "/>
</bind>
</comp>

<comp id="1425" class="1004" name="select_ln131_111_fu_1425">
<pin_list>
<pin id="1426" dir="0" index="0" bw="1" slack="0"/>
<pin id="1427" dir="0" index="1" bw="8" slack="0"/>
<pin id="1428" dir="0" index="2" bw="8" slack="0"/>
<pin id="1429" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_111/7 "/>
</bind>
</comp>

<comp id="1433" class="1004" name="trunc_ln134_186_fu_1433">
<pin_list>
<pin id="1434" dir="0" index="0" bw="8" slack="0"/>
<pin id="1435" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_186/7 "/>
</bind>
</comp>

<comp id="1437" class="1004" name="tmp_443_fu_1437">
<pin_list>
<pin id="1438" dir="0" index="0" bw="1" slack="0"/>
<pin id="1439" dir="0" index="1" bw="8" slack="0"/>
<pin id="1440" dir="0" index="2" bw="4" slack="0"/>
<pin id="1441" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_443/7 "/>
</bind>
</comp>

<comp id="1445" class="1004" name="x_assign_66_fu_1445">
<pin_list>
<pin id="1446" dir="0" index="0" bw="8" slack="0"/>
<pin id="1447" dir="0" index="1" bw="7" slack="0"/>
<pin id="1448" dir="0" index="2" bw="1" slack="0"/>
<pin id="1449" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_assign_66/7 "/>
</bind>
</comp>

<comp id="1453" class="1004" name="tmp_444_fu_1453">
<pin_list>
<pin id="1454" dir="0" index="0" bw="1" slack="0"/>
<pin id="1455" dir="0" index="1" bw="8" slack="0"/>
<pin id="1456" dir="0" index="2" bw="4" slack="0"/>
<pin id="1457" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_444/7 "/>
</bind>
</comp>

<comp id="1461" class="1004" name="xor_ln132_112_fu_1461">
<pin_list>
<pin id="1462" dir="0" index="0" bw="8" slack="0"/>
<pin id="1463" dir="0" index="1" bw="8" slack="0"/>
<pin id="1464" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_112/7 "/>
</bind>
</comp>

<comp id="1467" class="1004" name="select_ln131_112_fu_1467">
<pin_list>
<pin id="1468" dir="0" index="0" bw="1" slack="0"/>
<pin id="1469" dir="0" index="1" bw="8" slack="0"/>
<pin id="1470" dir="0" index="2" bw="8" slack="0"/>
<pin id="1471" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_112/7 "/>
</bind>
</comp>

<comp id="1475" class="1004" name="trunc_ln134_187_fu_1475">
<pin_list>
<pin id="1476" dir="0" index="0" bw="8" slack="0"/>
<pin id="1477" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_187/7 "/>
</bind>
</comp>

<comp id="1479" class="1004" name="tmp_445_fu_1479">
<pin_list>
<pin id="1480" dir="0" index="0" bw="1" slack="0"/>
<pin id="1481" dir="0" index="1" bw="8" slack="0"/>
<pin id="1482" dir="0" index="2" bw="4" slack="0"/>
<pin id="1483" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_445/7 "/>
</bind>
</comp>

<comp id="1487" class="1004" name="x_assign_67_fu_1487">
<pin_list>
<pin id="1488" dir="0" index="0" bw="8" slack="0"/>
<pin id="1489" dir="0" index="1" bw="7" slack="0"/>
<pin id="1490" dir="0" index="2" bw="1" slack="0"/>
<pin id="1491" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_assign_67/7 "/>
</bind>
</comp>

<comp id="1495" class="1004" name="tmp_446_fu_1495">
<pin_list>
<pin id="1496" dir="0" index="0" bw="1" slack="0"/>
<pin id="1497" dir="0" index="1" bw="8" slack="0"/>
<pin id="1498" dir="0" index="2" bw="4" slack="0"/>
<pin id="1499" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_446/7 "/>
</bind>
</comp>

<comp id="1503" class="1004" name="xor_ln132_113_fu_1503">
<pin_list>
<pin id="1504" dir="0" index="0" bw="8" slack="0"/>
<pin id="1505" dir="0" index="1" bw="8" slack="0"/>
<pin id="1506" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_113/7 "/>
</bind>
</comp>

<comp id="1509" class="1004" name="select_ln131_113_fu_1509">
<pin_list>
<pin id="1510" dir="0" index="0" bw="1" slack="0"/>
<pin id="1511" dir="0" index="1" bw="8" slack="0"/>
<pin id="1512" dir="0" index="2" bw="8" slack="0"/>
<pin id="1513" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_113/7 "/>
</bind>
</comp>

<comp id="1517" class="1004" name="trunc_ln134_188_fu_1517">
<pin_list>
<pin id="1518" dir="0" index="0" bw="8" slack="0"/>
<pin id="1519" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_188/7 "/>
</bind>
</comp>

<comp id="1521" class="1004" name="tmp_447_fu_1521">
<pin_list>
<pin id="1522" dir="0" index="0" bw="1" slack="0"/>
<pin id="1523" dir="0" index="1" bw="8" slack="0"/>
<pin id="1524" dir="0" index="2" bw="4" slack="0"/>
<pin id="1525" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_447/7 "/>
</bind>
</comp>

<comp id="1529" class="1004" name="x_assign_68_fu_1529">
<pin_list>
<pin id="1530" dir="0" index="0" bw="8" slack="0"/>
<pin id="1531" dir="0" index="1" bw="7" slack="0"/>
<pin id="1532" dir="0" index="2" bw="1" slack="0"/>
<pin id="1533" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_assign_68/7 "/>
</bind>
</comp>

<comp id="1537" class="1004" name="tmp_448_fu_1537">
<pin_list>
<pin id="1538" dir="0" index="0" bw="1" slack="0"/>
<pin id="1539" dir="0" index="1" bw="8" slack="0"/>
<pin id="1540" dir="0" index="2" bw="4" slack="0"/>
<pin id="1541" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_448/7 "/>
</bind>
</comp>

<comp id="1545" class="1004" name="xor_ln132_114_fu_1545">
<pin_list>
<pin id="1546" dir="0" index="0" bw="8" slack="0"/>
<pin id="1547" dir="0" index="1" bw="8" slack="0"/>
<pin id="1548" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_114/7 "/>
</bind>
</comp>

<comp id="1551" class="1004" name="select_ln131_114_fu_1551">
<pin_list>
<pin id="1552" dir="0" index="0" bw="1" slack="0"/>
<pin id="1553" dir="0" index="1" bw="8" slack="0"/>
<pin id="1554" dir="0" index="2" bw="8" slack="0"/>
<pin id="1555" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_114/7 "/>
</bind>
</comp>

<comp id="1559" class="1004" name="trunc_ln134_189_fu_1559">
<pin_list>
<pin id="1560" dir="0" index="0" bw="8" slack="0"/>
<pin id="1561" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_189/7 "/>
</bind>
</comp>

<comp id="1563" class="1004" name="tmp_449_fu_1563">
<pin_list>
<pin id="1564" dir="0" index="0" bw="1" slack="0"/>
<pin id="1565" dir="0" index="1" bw="8" slack="0"/>
<pin id="1566" dir="0" index="2" bw="4" slack="0"/>
<pin id="1567" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_449/7 "/>
</bind>
</comp>

<comp id="1571" class="1004" name="tmp_456_fu_1571">
<pin_list>
<pin id="1572" dir="0" index="0" bw="1" slack="0"/>
<pin id="1573" dir="0" index="1" bw="8" slack="0"/>
<pin id="1574" dir="0" index="2" bw="4" slack="0"/>
<pin id="1575" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_456/7 "/>
</bind>
</comp>

<comp id="1579" class="1004" name="xor_ln132_118_fu_1579">
<pin_list>
<pin id="1580" dir="0" index="0" bw="8" slack="0"/>
<pin id="1581" dir="0" index="1" bw="8" slack="0"/>
<pin id="1582" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_118/7 "/>
</bind>
</comp>

<comp id="1585" class="1004" name="select_ln131_118_fu_1585">
<pin_list>
<pin id="1586" dir="0" index="0" bw="1" slack="0"/>
<pin id="1587" dir="0" index="1" bw="8" slack="0"/>
<pin id="1588" dir="0" index="2" bw="8" slack="0"/>
<pin id="1589" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_118/7 "/>
</bind>
</comp>

<comp id="1593" class="1004" name="trunc_ln134_193_fu_1593">
<pin_list>
<pin id="1594" dir="0" index="0" bw="8" slack="0"/>
<pin id="1595" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_193/7 "/>
</bind>
</comp>

<comp id="1597" class="1004" name="tmp_457_fu_1597">
<pin_list>
<pin id="1598" dir="0" index="0" bw="1" slack="0"/>
<pin id="1599" dir="0" index="1" bw="8" slack="0"/>
<pin id="1600" dir="0" index="2" bw="4" slack="0"/>
<pin id="1601" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_457/7 "/>
</bind>
</comp>

<comp id="1605" class="1004" name="x_assign_71_fu_1605">
<pin_list>
<pin id="1606" dir="0" index="0" bw="8" slack="0"/>
<pin id="1607" dir="0" index="1" bw="7" slack="0"/>
<pin id="1608" dir="0" index="2" bw="1" slack="0"/>
<pin id="1609" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_assign_71/7 "/>
</bind>
</comp>

<comp id="1613" class="1004" name="tmp_458_fu_1613">
<pin_list>
<pin id="1614" dir="0" index="0" bw="1" slack="0"/>
<pin id="1615" dir="0" index="1" bw="8" slack="0"/>
<pin id="1616" dir="0" index="2" bw="4" slack="0"/>
<pin id="1617" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_458/7 "/>
</bind>
</comp>

<comp id="1621" class="1004" name="xor_ln132_119_fu_1621">
<pin_list>
<pin id="1622" dir="0" index="0" bw="8" slack="0"/>
<pin id="1623" dir="0" index="1" bw="8" slack="0"/>
<pin id="1624" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_119/7 "/>
</bind>
</comp>

<comp id="1627" class="1004" name="select_ln131_119_fu_1627">
<pin_list>
<pin id="1628" dir="0" index="0" bw="1" slack="0"/>
<pin id="1629" dir="0" index="1" bw="8" slack="0"/>
<pin id="1630" dir="0" index="2" bw="8" slack="0"/>
<pin id="1631" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_119/7 "/>
</bind>
</comp>

<comp id="1635" class="1004" name="trunc_ln134_194_fu_1635">
<pin_list>
<pin id="1636" dir="0" index="0" bw="8" slack="0"/>
<pin id="1637" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_194/7 "/>
</bind>
</comp>

<comp id="1639" class="1004" name="tmp_459_fu_1639">
<pin_list>
<pin id="1640" dir="0" index="0" bw="1" slack="0"/>
<pin id="1641" dir="0" index="1" bw="8" slack="0"/>
<pin id="1642" dir="0" index="2" bw="4" slack="0"/>
<pin id="1643" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_459/7 "/>
</bind>
</comp>

<comp id="1647" class="1004" name="or_ln134_43_fu_1647">
<pin_list>
<pin id="1648" dir="0" index="0" bw="8" slack="0"/>
<pin id="1649" dir="0" index="1" bw="7" slack="2"/>
<pin id="1650" dir="0" index="2" bw="1" slack="2"/>
<pin id="1651" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln134_43/8 "/>
</bind>
</comp>

<comp id="1653" class="1004" name="or_ln134_44_fu_1653">
<pin_list>
<pin id="1654" dir="0" index="0" bw="8" slack="0"/>
<pin id="1655" dir="0" index="1" bw="7" slack="1"/>
<pin id="1656" dir="0" index="2" bw="1" slack="1"/>
<pin id="1657" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln134_44/8 "/>
</bind>
</comp>

<comp id="1659" class="1004" name="or_ln134_45_fu_1659">
<pin_list>
<pin id="1660" dir="0" index="0" bw="8" slack="0"/>
<pin id="1661" dir="0" index="1" bw="7" slack="2"/>
<pin id="1662" dir="0" index="2" bw="1" slack="2"/>
<pin id="1663" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln134_45/8 "/>
</bind>
</comp>

<comp id="1665" class="1004" name="or_ln134_46_fu_1665">
<pin_list>
<pin id="1666" dir="0" index="0" bw="8" slack="0"/>
<pin id="1667" dir="0" index="1" bw="7" slack="1"/>
<pin id="1668" dir="0" index="2" bw="1" slack="1"/>
<pin id="1669" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln134_46/8 "/>
</bind>
</comp>

<comp id="1671" class="1004" name="xor_ln124_529_fu_1671">
<pin_list>
<pin id="1672" dir="0" index="0" bw="8" slack="0"/>
<pin id="1673" dir="0" index="1" bw="8" slack="1"/>
<pin id="1674" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_529/8 "/>
</bind>
</comp>

<comp id="1676" class="1004" name="xor_ln124_530_fu_1676">
<pin_list>
<pin id="1677" dir="0" index="0" bw="8" slack="0"/>
<pin id="1678" dir="0" index="1" bw="8" slack="2"/>
<pin id="1679" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_530/8 "/>
</bind>
</comp>

<comp id="1682" class="1004" name="xor_ln124_531_fu_1682">
<pin_list>
<pin id="1683" dir="0" index="0" bw="8" slack="0"/>
<pin id="1684" dir="0" index="1" bw="8" slack="1"/>
<pin id="1685" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_531/8 "/>
</bind>
</comp>

<comp id="1687" class="1004" name="xor_ln124_532_fu_1687">
<pin_list>
<pin id="1688" dir="0" index="0" bw="8" slack="0"/>
<pin id="1689" dir="0" index="1" bw="8" slack="0"/>
<pin id="1690" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_532/8 "/>
</bind>
</comp>

<comp id="1693" class="1004" name="xor_ln124_260_fu_1693">
<pin_list>
<pin id="1694" dir="0" index="0" bw="8" slack="0"/>
<pin id="1695" dir="0" index="1" bw="8" slack="0"/>
<pin id="1696" dir="1" index="2" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_260/8 "/>
</bind>
</comp>

<comp id="1699" class="1004" name="xor_ln124_533_fu_1699">
<pin_list>
<pin id="1700" dir="0" index="0" bw="8" slack="0"/>
<pin id="1701" dir="0" index="1" bw="8" slack="1"/>
<pin id="1702" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_533/8 "/>
</bind>
</comp>

<comp id="1704" class="1004" name="xor_ln124_534_fu_1704">
<pin_list>
<pin id="1705" dir="0" index="0" bw="8" slack="0"/>
<pin id="1706" dir="0" index="1" bw="8" slack="2"/>
<pin id="1707" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_534/8 "/>
</bind>
</comp>

<comp id="1710" class="1004" name="xor_ln124_535_fu_1710">
<pin_list>
<pin id="1711" dir="0" index="0" bw="8" slack="0"/>
<pin id="1712" dir="0" index="1" bw="8" slack="1"/>
<pin id="1713" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_535/8 "/>
</bind>
</comp>

<comp id="1715" class="1004" name="xor_ln124_536_fu_1715">
<pin_list>
<pin id="1716" dir="0" index="0" bw="8" slack="0"/>
<pin id="1717" dir="0" index="1" bw="8" slack="0"/>
<pin id="1718" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_536/8 "/>
</bind>
</comp>

<comp id="1721" class="1004" name="xor_ln124_261_fu_1721">
<pin_list>
<pin id="1722" dir="0" index="0" bw="8" slack="0"/>
<pin id="1723" dir="0" index="1" bw="8" slack="0"/>
<pin id="1724" dir="1" index="2" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_261/8 "/>
</bind>
</comp>

<comp id="1727" class="1004" name="xor_ln124_537_fu_1727">
<pin_list>
<pin id="1728" dir="0" index="0" bw="8" slack="2"/>
<pin id="1729" dir="0" index="1" bw="8" slack="0"/>
<pin id="1730" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_537/9 "/>
</bind>
</comp>

<comp id="1733" class="1004" name="xor_ln124_538_fu_1733">
<pin_list>
<pin id="1734" dir="0" index="0" bw="8" slack="1"/>
<pin id="1735" dir="0" index="1" bw="8" slack="3"/>
<pin id="1736" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_538/9 "/>
</bind>
</comp>

<comp id="1737" class="1004" name="xor_ln124_539_fu_1737">
<pin_list>
<pin id="1738" dir="0" index="0" bw="8" slack="0"/>
<pin id="1739" dir="0" index="1" bw="8" slack="1"/>
<pin id="1740" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_539/9 "/>
</bind>
</comp>

<comp id="1742" class="1004" name="xor_ln124_262_fu_1742">
<pin_list>
<pin id="1743" dir="0" index="0" bw="8" slack="0"/>
<pin id="1744" dir="0" index="1" bw="8" slack="0"/>
<pin id="1745" dir="1" index="2" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_262/9 "/>
</bind>
</comp>

<comp id="1748" class="1004" name="xor_ln124_540_fu_1748">
<pin_list>
<pin id="1749" dir="0" index="0" bw="8" slack="2"/>
<pin id="1750" dir="0" index="1" bw="8" slack="0"/>
<pin id="1751" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_540/9 "/>
</bind>
</comp>

<comp id="1754" class="1004" name="xor_ln124_541_fu_1754">
<pin_list>
<pin id="1755" dir="0" index="0" bw="8" slack="1"/>
<pin id="1756" dir="0" index="1" bw="8" slack="3"/>
<pin id="1757" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_541/9 "/>
</bind>
</comp>

<comp id="1758" class="1004" name="xor_ln124_542_fu_1758">
<pin_list>
<pin id="1759" dir="0" index="0" bw="8" slack="0"/>
<pin id="1760" dir="0" index="1" bw="8" slack="1"/>
<pin id="1761" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_542/9 "/>
</bind>
</comp>

<comp id="1763" class="1004" name="xor_ln124_263_fu_1763">
<pin_list>
<pin id="1764" dir="0" index="0" bw="8" slack="0"/>
<pin id="1765" dir="0" index="1" bw="8" slack="0"/>
<pin id="1766" dir="1" index="2" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_263/9 "/>
</bind>
</comp>

<comp id="1769" class="1004" name="icmp_ln193_fu_1769">
<pin_list>
<pin id="1770" dir="0" index="0" bw="32" slack="8"/>
<pin id="1771" dir="0" index="1" bw="32" slack="0"/>
<pin id="1772" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln193/12 "/>
</bind>
</comp>

<comp id="1774" class="1004" name="store_ln193_store_fu_1774">
<pin_list>
<pin id="1775" dir="0" index="0" bw="32" slack="8"/>
<pin id="1776" dir="0" index="1" bw="32" slack="11"/>
<pin id="1777" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln193/12 "/>
</bind>
</comp>

<comp id="1778" class="1004" name="store_ln193_store_fu_1778">
<pin_list>
<pin id="1779" dir="0" index="0" bw="64" slack="11"/>
<pin id="1780" dir="0" index="1" bw="64" slack="11"/>
<pin id="1781" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln193/12 "/>
</bind>
</comp>

<comp id="1782" class="1005" name="idx109_i_reg_1782">
<pin_list>
<pin id="1783" dir="0" index="0" bw="64" slack="0"/>
<pin id="1784" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="idx109_i "/>
</bind>
</comp>

<comp id="1789" class="1005" name="dec12_i_in_i_reg_1789">
<pin_list>
<pin id="1790" dir="0" index="0" bw="32" slack="0"/>
<pin id="1791" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="dec12_i_in_i "/>
</bind>
</comp>

<comp id="1796" class="1005" name="fin_3_addr_14_reg_1796">
<pin_list>
<pin id="1797" dir="0" index="0" bw="4" slack="1"/>
<pin id="1798" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="fin_3_addr_14 "/>
</bind>
</comp>

<comp id="1801" class="1005" name="fin_3_addr_15_reg_1801">
<pin_list>
<pin id="1802" dir="0" index="0" bw="4" slack="1"/>
<pin id="1803" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="fin_3_addr_15 "/>
</bind>
</comp>

<comp id="1806" class="1005" name="empty_reg_1806">
<pin_list>
<pin id="1807" dir="0" index="0" bw="8" slack="1"/>
<pin id="1808" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="1816" class="1005" name="add_ln188_reg_1816">
<pin_list>
<pin id="1817" dir="0" index="0" bw="64" slack="11"/>
<pin id="1818" dir="1" index="1" bw="64" slack="11"/>
</pin_list>
<bind>
<opset="add_ln188 "/>
</bind>
</comp>

<comp id="1821" class="1005" name="rk_addr_reg_1821">
<pin_list>
<pin id="1822" dir="0" index="0" bw="8" slack="1"/>
<pin id="1823" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rk_addr "/>
</bind>
</comp>

<comp id="1826" class="1005" name="rk_addr_65_reg_1826">
<pin_list>
<pin id="1827" dir="0" index="0" bw="8" slack="1"/>
<pin id="1828" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rk_addr_65 "/>
</bind>
</comp>

<comp id="1831" class="1005" name="fin_3_addr_12_reg_1831">
<pin_list>
<pin id="1832" dir="0" index="0" bw="4" slack="1"/>
<pin id="1833" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="fin_3_addr_12 "/>
</bind>
</comp>

<comp id="1836" class="1005" name="fin_3_addr_13_reg_1836">
<pin_list>
<pin id="1837" dir="0" index="0" bw="4" slack="1"/>
<pin id="1838" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="fin_3_addr_13 "/>
</bind>
</comp>

<comp id="1841" class="1005" name="fin_3_load_reg_1841">
<pin_list>
<pin id="1842" dir="0" index="0" bw="8" slack="5"/>
<pin id="1843" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="fin_3_load "/>
</bind>
</comp>

<comp id="1847" class="1005" name="fin_3_load_1_reg_1847">
<pin_list>
<pin id="1848" dir="0" index="0" bw="8" slack="5"/>
<pin id="1849" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="fin_3_load_1 "/>
</bind>
</comp>

<comp id="1853" class="1005" name="rk_addr_66_reg_1853">
<pin_list>
<pin id="1854" dir="0" index="0" bw="8" slack="1"/>
<pin id="1855" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rk_addr_66 "/>
</bind>
</comp>

<comp id="1858" class="1005" name="rk_addr_67_reg_1858">
<pin_list>
<pin id="1859" dir="0" index="0" bw="8" slack="1"/>
<pin id="1860" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rk_addr_67 "/>
</bind>
</comp>

<comp id="1863" class="1005" name="fin_3_addr_6_reg_1863">
<pin_list>
<pin id="1864" dir="0" index="0" bw="4" slack="1"/>
<pin id="1865" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="fin_3_addr_6 "/>
</bind>
</comp>

<comp id="1868" class="1005" name="fin_3_addr_7_reg_1868">
<pin_list>
<pin id="1869" dir="0" index="0" bw="4" slack="1"/>
<pin id="1870" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="fin_3_addr_7 "/>
</bind>
</comp>

<comp id="1873" class="1005" name="fin_3_load_2_reg_1873">
<pin_list>
<pin id="1874" dir="0" index="0" bw="8" slack="5"/>
<pin id="1875" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="fin_3_load_2 "/>
</bind>
</comp>

<comp id="1879" class="1005" name="fin_3_load_3_reg_1879">
<pin_list>
<pin id="1880" dir="0" index="0" bw="8" slack="5"/>
<pin id="1881" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="fin_3_load_3 "/>
</bind>
</comp>

<comp id="1885" class="1005" name="clefia_s0_addr_20_reg_1885">
<pin_list>
<pin id="1886" dir="0" index="0" bw="8" slack="1"/>
<pin id="1887" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="clefia_s0_addr_20 "/>
</bind>
</comp>

<comp id="1890" class="1005" name="clefia_s1_addr_20_reg_1890">
<pin_list>
<pin id="1891" dir="0" index="0" bw="8" slack="1"/>
<pin id="1892" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="clefia_s1_addr_20 "/>
</bind>
</comp>

<comp id="1895" class="1005" name="rk_addr_68_reg_1895">
<pin_list>
<pin id="1896" dir="0" index="0" bw="8" slack="1"/>
<pin id="1897" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rk_addr_68 "/>
</bind>
</comp>

<comp id="1900" class="1005" name="rk_addr_69_reg_1900">
<pin_list>
<pin id="1901" dir="0" index="0" bw="8" slack="1"/>
<pin id="1902" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rk_addr_69 "/>
</bind>
</comp>

<comp id="1905" class="1005" name="fin_3_addr_4_reg_1905">
<pin_list>
<pin id="1906" dir="0" index="0" bw="4" slack="1"/>
<pin id="1907" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="fin_3_addr_4 "/>
</bind>
</comp>

<comp id="1910" class="1005" name="fin_3_addr_5_reg_1910">
<pin_list>
<pin id="1911" dir="0" index="0" bw="4" slack="1"/>
<pin id="1912" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="fin_3_addr_5 "/>
</bind>
</comp>

<comp id="1915" class="1005" name="add_ln188_1_reg_1915">
<pin_list>
<pin id="1916" dir="0" index="0" bw="32" slack="1"/>
<pin id="1917" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln188_1 "/>
</bind>
</comp>

<comp id="1922" class="1005" name="clefia_s0_addr_21_reg_1922">
<pin_list>
<pin id="1923" dir="0" index="0" bw="8" slack="1"/>
<pin id="1924" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="clefia_s0_addr_21 "/>
</bind>
</comp>

<comp id="1927" class="1005" name="clefia_s1_addr_21_reg_1927">
<pin_list>
<pin id="1928" dir="0" index="0" bw="8" slack="1"/>
<pin id="1929" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="clefia_s1_addr_21 "/>
</bind>
</comp>

<comp id="1932" class="1005" name="x_assign_60_reg_1932">
<pin_list>
<pin id="1933" dir="0" index="0" bw="8" slack="2"/>
<pin id="1934" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="x_assign_60 "/>
</bind>
</comp>

<comp id="1938" class="1005" name="x_assign_63_reg_1938">
<pin_list>
<pin id="1939" dir="0" index="0" bw="8" slack="2"/>
<pin id="1940" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="x_assign_63 "/>
</bind>
</comp>

<comp id="1944" class="1005" name="trunc_ln134_181_reg_1944">
<pin_list>
<pin id="1945" dir="0" index="0" bw="7" slack="3"/>
<pin id="1946" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln134_181 "/>
</bind>
</comp>

<comp id="1949" class="1005" name="tmp_433_reg_1949">
<pin_list>
<pin id="1950" dir="0" index="0" bw="1" slack="3"/>
<pin id="1951" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_433 "/>
</bind>
</comp>

<comp id="1954" class="1005" name="trunc_ln134_182_reg_1954">
<pin_list>
<pin id="1955" dir="0" index="0" bw="7" slack="3"/>
<pin id="1956" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln134_182 "/>
</bind>
</comp>

<comp id="1959" class="1005" name="tmp_435_reg_1959">
<pin_list>
<pin id="1960" dir="0" index="0" bw="1" slack="3"/>
<pin id="1961" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_435 "/>
</bind>
</comp>

<comp id="1964" class="1005" name="fin_3_load_8_reg_1964">
<pin_list>
<pin id="1965" dir="0" index="0" bw="8" slack="1"/>
<pin id="1966" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="fin_3_load_8 "/>
</bind>
</comp>

<comp id="1970" class="1005" name="fin_3_load_9_reg_1970">
<pin_list>
<pin id="1971" dir="0" index="0" bw="8" slack="1"/>
<pin id="1972" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="fin_3_load_9 "/>
</bind>
</comp>

<comp id="1976" class="1005" name="rk_addr_70_reg_1976">
<pin_list>
<pin id="1977" dir="0" index="0" bw="8" slack="1"/>
<pin id="1978" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rk_addr_70 "/>
</bind>
</comp>

<comp id="1981" class="1005" name="rk_addr_71_reg_1981">
<pin_list>
<pin id="1982" dir="0" index="0" bw="8" slack="1"/>
<pin id="1983" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rk_addr_71 "/>
</bind>
</comp>

<comp id="1986" class="1005" name="fin_3_addr_10_reg_1986">
<pin_list>
<pin id="1987" dir="0" index="0" bw="4" slack="1"/>
<pin id="1988" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="fin_3_addr_10 "/>
</bind>
</comp>

<comp id="1991" class="1005" name="fin_3_addr_11_reg_1991">
<pin_list>
<pin id="1992" dir="0" index="0" bw="4" slack="1"/>
<pin id="1993" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="fin_3_addr_11 "/>
</bind>
</comp>

<comp id="1996" class="1005" name="x_assign_61_reg_1996">
<pin_list>
<pin id="1997" dir="0" index="0" bw="8" slack="1"/>
<pin id="1998" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_61 "/>
</bind>
</comp>

<comp id="2002" class="1005" name="trunc_ln134_177_reg_2002">
<pin_list>
<pin id="2003" dir="0" index="0" bw="7" slack="1"/>
<pin id="2004" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln134_177 "/>
</bind>
</comp>

<comp id="2007" class="1005" name="tmp_425_reg_2007">
<pin_list>
<pin id="2008" dir="0" index="0" bw="1" slack="1"/>
<pin id="2009" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_425 "/>
</bind>
</comp>

<comp id="2012" class="1005" name="x_assign_62_reg_2012">
<pin_list>
<pin id="2013" dir="0" index="0" bw="8" slack="1"/>
<pin id="2014" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_62 "/>
</bind>
</comp>

<comp id="2018" class="1005" name="trunc_ln134_179_reg_2018">
<pin_list>
<pin id="2019" dir="0" index="0" bw="7" slack="1"/>
<pin id="2020" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln134_179 "/>
</bind>
</comp>

<comp id="2023" class="1005" name="tmp_429_reg_2023">
<pin_list>
<pin id="2024" dir="0" index="0" bw="1" slack="1"/>
<pin id="2025" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_429 "/>
</bind>
</comp>

<comp id="2028" class="1005" name="fin_3_load_10_reg_2028">
<pin_list>
<pin id="2029" dir="0" index="0" bw="8" slack="1"/>
<pin id="2030" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="fin_3_load_10 "/>
</bind>
</comp>

<comp id="2034" class="1005" name="fin_3_load_11_reg_2034">
<pin_list>
<pin id="2035" dir="0" index="0" bw="8" slack="1"/>
<pin id="2036" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="fin_3_load_11 "/>
</bind>
</comp>

<comp id="2040" class="1005" name="clefia_s1_addr_22_reg_2040">
<pin_list>
<pin id="2041" dir="0" index="0" bw="8" slack="1"/>
<pin id="2042" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="clefia_s1_addr_22 "/>
</bind>
</comp>

<comp id="2045" class="1005" name="clefia_s0_addr_22_reg_2045">
<pin_list>
<pin id="2046" dir="0" index="0" bw="8" slack="1"/>
<pin id="2047" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="clefia_s0_addr_22 "/>
</bind>
</comp>

<comp id="2050" class="1005" name="icmp_ln197_reg_2050">
<pin_list>
<pin id="2051" dir="0" index="0" bw="1" slack="1"/>
<pin id="2052" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln197 "/>
</bind>
</comp>

<comp id="2054" class="1005" name="fin_3_addr_8_reg_2054">
<pin_list>
<pin id="2055" dir="0" index="0" bw="4" slack="1"/>
<pin id="2056" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="fin_3_addr_8 "/>
</bind>
</comp>

<comp id="2059" class="1005" name="fin_3_addr_9_reg_2059">
<pin_list>
<pin id="2060" dir="0" index="0" bw="4" slack="1"/>
<pin id="2061" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="fin_3_addr_9 "/>
</bind>
</comp>

<comp id="2064" class="1005" name="xor_ln124_252_reg_2064">
<pin_list>
<pin id="2065" dir="0" index="0" bw="8" slack="3"/>
<pin id="2066" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="xor_ln124_252 "/>
</bind>
</comp>

<comp id="2070" class="1005" name="xor_ln124_253_reg_2070">
<pin_list>
<pin id="2071" dir="0" index="0" bw="8" slack="3"/>
<pin id="2072" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="xor_ln124_253 "/>
</bind>
</comp>

<comp id="2076" class="1005" name="clefia_s1_addr_23_reg_2076">
<pin_list>
<pin id="2077" dir="0" index="0" bw="8" slack="1"/>
<pin id="2078" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="clefia_s1_addr_23 "/>
</bind>
</comp>

<comp id="2081" class="1005" name="clefia_s0_addr_23_reg_2081">
<pin_list>
<pin id="2082" dir="0" index="0" bw="8" slack="1"/>
<pin id="2083" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="clefia_s0_addr_23 "/>
</bind>
</comp>

<comp id="2086" class="1005" name="trunc_ln134_185_reg_2086">
<pin_list>
<pin id="2087" dir="0" index="0" bw="7" slack="2"/>
<pin id="2088" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln134_185 "/>
</bind>
</comp>

<comp id="2091" class="1005" name="tmp_441_reg_2091">
<pin_list>
<pin id="2092" dir="0" index="0" bw="1" slack="2"/>
<pin id="2093" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_441 "/>
</bind>
</comp>

<comp id="2096" class="1005" name="trunc_ln134_192_reg_2096">
<pin_list>
<pin id="2097" dir="0" index="0" bw="7" slack="2"/>
<pin id="2098" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln134_192 "/>
</bind>
</comp>

<comp id="2101" class="1005" name="tmp_455_reg_2101">
<pin_list>
<pin id="2102" dir="0" index="0" bw="1" slack="2"/>
<pin id="2103" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_455 "/>
</bind>
</comp>

<comp id="2106" class="1005" name="xor_ln180_reg_2106">
<pin_list>
<pin id="2107" dir="0" index="0" bw="8" slack="3"/>
<pin id="2108" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="xor_ln180 "/>
</bind>
</comp>

<comp id="2112" class="1005" name="fin_3_addr_2_reg_2112">
<pin_list>
<pin id="2113" dir="0" index="0" bw="4" slack="1"/>
<pin id="2114" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="fin_3_addr_2 "/>
</bind>
</comp>

<comp id="2117" class="1005" name="fin_3_addr_3_reg_2117">
<pin_list>
<pin id="2118" dir="0" index="0" bw="4" slack="1"/>
<pin id="2119" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="fin_3_addr_3 "/>
</bind>
</comp>

<comp id="2122" class="1005" name="xor_ln124_254_reg_2122">
<pin_list>
<pin id="2123" dir="0" index="0" bw="8" slack="3"/>
<pin id="2124" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="xor_ln124_254 "/>
</bind>
</comp>

<comp id="2128" class="1005" name="xor_ln124_255_reg_2128">
<pin_list>
<pin id="2129" dir="0" index="0" bw="8" slack="3"/>
<pin id="2130" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="xor_ln124_255 "/>
</bind>
</comp>

<comp id="2134" class="1005" name="x_assign_66_reg_2134">
<pin_list>
<pin id="2135" dir="0" index="0" bw="8" slack="1"/>
<pin id="2136" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_66 "/>
</bind>
</comp>

<comp id="2140" class="1005" name="x_assign_67_reg_2140">
<pin_list>
<pin id="2141" dir="0" index="0" bw="8" slack="1"/>
<pin id="2142" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_67 "/>
</bind>
</comp>

<comp id="2146" class="1005" name="trunc_ln134_189_reg_2146">
<pin_list>
<pin id="2147" dir="0" index="0" bw="7" slack="1"/>
<pin id="2148" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln134_189 "/>
</bind>
</comp>

<comp id="2151" class="1005" name="tmp_449_reg_2151">
<pin_list>
<pin id="2152" dir="0" index="0" bw="1" slack="1"/>
<pin id="2153" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_449 "/>
</bind>
</comp>

<comp id="2156" class="1005" name="trunc_ln134_194_reg_2156">
<pin_list>
<pin id="2157" dir="0" index="0" bw="7" slack="1"/>
<pin id="2158" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln134_194 "/>
</bind>
</comp>

<comp id="2161" class="1005" name="tmp_459_reg_2161">
<pin_list>
<pin id="2162" dir="0" index="0" bw="1" slack="1"/>
<pin id="2163" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_459 "/>
</bind>
</comp>

<comp id="2166" class="1005" name="fin_3_addr_reg_2166">
<pin_list>
<pin id="2167" dir="0" index="0" bw="4" slack="1"/>
<pin id="2168" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="fin_3_addr "/>
</bind>
</comp>

<comp id="2171" class="1005" name="fin_3_addr_1_reg_2171">
<pin_list>
<pin id="2172" dir="0" index="0" bw="4" slack="1"/>
<pin id="2173" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="fin_3_addr_1 "/>
</bind>
</comp>

<comp id="2176" class="1005" name="or_ln134_43_reg_2176">
<pin_list>
<pin id="2177" dir="0" index="0" bw="8" slack="1"/>
<pin id="2178" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="or_ln134_43 "/>
</bind>
</comp>

<comp id="2181" class="1005" name="or_ln134_44_reg_2181">
<pin_list>
<pin id="2182" dir="0" index="0" bw="8" slack="1"/>
<pin id="2183" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="or_ln134_44 "/>
</bind>
</comp>

<comp id="2186" class="1005" name="or_ln134_45_reg_2186">
<pin_list>
<pin id="2187" dir="0" index="0" bw="8" slack="1"/>
<pin id="2188" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="or_ln134_45 "/>
</bind>
</comp>

<comp id="2191" class="1005" name="or_ln134_46_reg_2191">
<pin_list>
<pin id="2192" dir="0" index="0" bw="8" slack="1"/>
<pin id="2193" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="or_ln134_46 "/>
</bind>
</comp>

<comp id="2196" class="1005" name="xor_ln124_260_reg_2196">
<pin_list>
<pin id="2197" dir="0" index="0" bw="8" slack="3"/>
<pin id="2198" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="xor_ln124_260 "/>
</bind>
</comp>

<comp id="2202" class="1005" name="xor_ln124_261_reg_2202">
<pin_list>
<pin id="2203" dir="0" index="0" bw="8" slack="3"/>
<pin id="2204" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="xor_ln124_261 "/>
</bind>
</comp>

<comp id="2208" class="1005" name="xor_ln124_262_reg_2208">
<pin_list>
<pin id="2209" dir="0" index="0" bw="8" slack="3"/>
<pin id="2210" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="xor_ln124_262 "/>
</bind>
</comp>

<comp id="2214" class="1005" name="xor_ln124_263_reg_2214">
<pin_list>
<pin id="2215" dir="0" index="0" bw="8" slack="3"/>
<pin id="2216" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="xor_ln124_263 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="117"><net_src comp="42" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="42" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="126"><net_src comp="44" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="0" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="133"><net_src comp="112" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="6" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="112" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="8" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="147"><net_src comp="112" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="10" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="112" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="12" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="161"><net_src comp="112" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="14" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="168"><net_src comp="112" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="16" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="175"><net_src comp="112" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="18" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="182"><net_src comp="112" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="20" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="189"><net_src comp="112" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="22" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="196"><net_src comp="112" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="24" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="203"><net_src comp="112" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="26" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="210"><net_src comp="112" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="28" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="217"><net_src comp="112" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="30" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="224"><net_src comp="112" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="32" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="231"><net_src comp="112" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="34" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="238"><net_src comp="112" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="36" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="245"><net_src comp="2" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="46" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="247"><net_src comp="48" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="253"><net_src comp="2" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="46" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="255"><net_src comp="46" pin="0"/><net_sink comp="248" pin=2"/></net>

<net id="261"><net_src comp="4" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="46" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="272"><net_src comp="248" pin="3"/><net_sink comp="263" pin=2"/></net>

<net id="282"><net_src comp="256" pin="3"/><net_sink comp="273" pin=2"/></net>

<net id="288"><net_src comp="4" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="46" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="290"><net_src comp="240" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="291"><net_src comp="283" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="297"><net_src comp="2" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="46" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="299"><net_src comp="54" pin="0"/><net_sink comp="292" pin=2"/></net>

<net id="305"><net_src comp="2" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="46" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="307"><net_src comp="56" pin="0"/><net_sink comp="300" pin=2"/></net>

<net id="313"><net_src comp="4" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="46" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="315"><net_src comp="300" pin="3"/><net_sink comp="263" pin=2"/></net>

<net id="316"><net_src comp="308" pin="3"/><net_sink comp="273" pin=2"/></net>

<net id="322"><net_src comp="4" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="323"><net_src comp="46" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="324"><net_src comp="292" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="325"><net_src comp="317" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="331"><net_src comp="2" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="46" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="333"><net_src comp="62" pin="0"/><net_sink comp="326" pin=2"/></net>

<net id="339"><net_src comp="2" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="340"><net_src comp="46" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="341"><net_src comp="50" pin="0"/><net_sink comp="334" pin=2"/></net>

<net id="347"><net_src comp="38" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="348"><net_src comp="46" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="354"><net_src comp="342" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="360"><net_src comp="40" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="361"><net_src comp="46" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="367"><net_src comp="355" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="373"><net_src comp="4" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="374"><net_src comp="46" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="375"><net_src comp="334" pin="3"/><net_sink comp="263" pin=2"/></net>

<net id="376"><net_src comp="368" pin="3"/><net_sink comp="273" pin=2"/></net>

<net id="382"><net_src comp="4" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="383"><net_src comp="46" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="384"><net_src comp="326" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="385"><net_src comp="377" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="391"><net_src comp="2" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="392"><net_src comp="46" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="393"><net_src comp="68" pin="0"/><net_sink comp="386" pin=2"/></net>

<net id="399"><net_src comp="2" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="400"><net_src comp="46" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="401"><net_src comp="70" pin="0"/><net_sink comp="394" pin=2"/></net>

<net id="407"><net_src comp="38" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="408"><net_src comp="46" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="409"><net_src comp="402" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="415"><net_src comp="40" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="416"><net_src comp="46" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="417"><net_src comp="410" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="423"><net_src comp="4" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="424"><net_src comp="46" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="425"><net_src comp="394" pin="3"/><net_sink comp="263" pin=2"/></net>

<net id="426"><net_src comp="418" pin="3"/><net_sink comp="273" pin=2"/></net>

<net id="432"><net_src comp="4" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="433"><net_src comp="46" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="434"><net_src comp="386" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="435"><net_src comp="427" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="441"><net_src comp="2" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="442"><net_src comp="46" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="443"><net_src comp="86" pin="0"/><net_sink comp="436" pin=2"/></net>

<net id="449"><net_src comp="2" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="450"><net_src comp="46" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="451"><net_src comp="88" pin="0"/><net_sink comp="444" pin=2"/></net>

<net id="452"><net_src comp="444" pin="3"/><net_sink comp="263" pin=2"/></net>

<net id="453"><net_src comp="436" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="459"><net_src comp="40" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="460"><net_src comp="46" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="461"><net_src comp="454" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="467"><net_src comp="38" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="468"><net_src comp="46" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="469"><net_src comp="462" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="475"><net_src comp="2" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="476"><net_src comp="46" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="477"><net_src comp="92" pin="0"/><net_sink comp="470" pin=2"/></net>

<net id="483"><net_src comp="2" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="484"><net_src comp="46" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="485"><net_src comp="94" pin="0"/><net_sink comp="478" pin=2"/></net>

<net id="486"><net_src comp="478" pin="3"/><net_sink comp="263" pin=2"/></net>

<net id="487"><net_src comp="470" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="493"><net_src comp="40" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="494"><net_src comp="46" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="495"><net_src comp="488" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="501"><net_src comp="38" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="502"><net_src comp="46" pin="0"/><net_sink comp="496" pin=1"/></net>

<net id="503"><net_src comp="496" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="509"><net_src comp="2" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="510"><net_src comp="46" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="511"><net_src comp="96" pin="0"/><net_sink comp="504" pin=2"/></net>

<net id="517"><net_src comp="2" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="518"><net_src comp="46" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="519"><net_src comp="98" pin="0"/><net_sink comp="512" pin=2"/></net>

<net id="520"><net_src comp="512" pin="3"/><net_sink comp="263" pin=2"/></net>

<net id="521"><net_src comp="504" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="527"><net_src comp="2" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="528"><net_src comp="46" pin="0"/><net_sink comp="522" pin=1"/></net>

<net id="529"><net_src comp="100" pin="0"/><net_sink comp="522" pin=2"/></net>

<net id="535"><net_src comp="2" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="536"><net_src comp="46" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="537"><net_src comp="102" pin="0"/><net_sink comp="530" pin=2"/></net>

<net id="538"><net_src comp="530" pin="3"/><net_sink comp="263" pin=2"/></net>

<net id="539"><net_src comp="522" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="544"><net_src comp="273" pin="7"/><net_sink comp="540" pin=0"/></net>

<net id="545"><net_src comp="263" pin="7"/><net_sink comp="540" pin=1"/></net>

<net id="550"><net_src comp="273" pin="3"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="263" pin="3"/><net_sink comp="546" pin=1"/></net>

<net id="555"><net_src comp="540" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="559"><net_src comp="546" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="563"><net_src comp="349" pin="3"/><net_sink comp="560" pin=0"/></net>

<net id="567"><net_src comp="362" pin="3"/><net_sink comp="564" pin=0"/></net>

<net id="571"><net_src comp="349" pin="3"/><net_sink comp="568" pin=0"/></net>

<net id="575"><net_src comp="362" pin="3"/><net_sink comp="572" pin=0"/></net>

<net id="579"><net_src comp="122" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="584"><net_src comp="576" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="589"><net_src comp="46" pin="0"/><net_sink comp="585" pin=0"/></net>

<net id="596"><net_src comp="590" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="601"><net_src comp="590" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="602"><net_src comp="50" pin="0"/><net_sink comp="597" pin=1"/></net>

<net id="603"><net_src comp="597" pin="2"/><net_sink comp="256" pin=2"/></net>

<net id="608"><net_src comp="593" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="609"><net_src comp="52" pin="0"/><net_sink comp="604" pin=1"/></net>

<net id="613"><net_src comp="604" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="619"><net_src comp="58" pin="0"/><net_sink comp="615" pin=1"/></net>

<net id="623"><net_src comp="615" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="629"><net_src comp="60" pin="0"/><net_sink comp="625" pin=1"/></net>

<net id="633"><net_src comp="625" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="317" pin=2"/></net>

<net id="638"><net_src comp="552" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="342" pin=2"/></net>

<net id="643"><net_src comp="556" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="355" pin=2"/></net>

<net id="649"><net_src comp="64" pin="0"/><net_sink comp="645" pin=1"/></net>

<net id="653"><net_src comp="645" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="368" pin=2"/></net>

<net id="659"><net_src comp="66" pin="0"/><net_sink comp="655" pin=1"/></net>

<net id="663"><net_src comp="655" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="377" pin=2"/></net>

<net id="672"><net_src comp="665" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="673"><net_src comp="72" pin="0"/><net_sink comp="668" pin=1"/></net>

<net id="677"><net_src comp="552" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="402" pin=2"/></net>

<net id="682"><net_src comp="556" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="410" pin=2"/></net>

<net id="689"><net_src comp="74" pin="0"/><net_sink comp="684" pin=0"/></net>

<net id="690"><net_src comp="362" pin="3"/><net_sink comp="684" pin=1"/></net>

<net id="691"><net_src comp="76" pin="0"/><net_sink comp="684" pin=2"/></net>

<net id="696"><net_src comp="362" pin="3"/><net_sink comp="692" pin=0"/></net>

<net id="697"><net_src comp="78" pin="0"/><net_sink comp="692" pin=1"/></net>

<net id="703"><net_src comp="684" pin="3"/><net_sink comp="698" pin=0"/></net>

<net id="704"><net_src comp="692" pin="2"/><net_sink comp="698" pin=1"/></net>

<net id="705"><net_src comp="362" pin="3"/><net_sink comp="698" pin=2"/></net>

<net id="709"><net_src comp="698" pin="3"/><net_sink comp="706" pin=0"/></net>

<net id="715"><net_src comp="74" pin="0"/><net_sink comp="710" pin=0"/></net>

<net id="716"><net_src comp="698" pin="3"/><net_sink comp="710" pin=1"/></net>

<net id="717"><net_src comp="76" pin="0"/><net_sink comp="710" pin=2"/></net>

<net id="723"><net_src comp="80" pin="0"/><net_sink comp="718" pin=0"/></net>

<net id="724"><net_src comp="706" pin="1"/><net_sink comp="718" pin=1"/></net>

<net id="725"><net_src comp="710" pin="3"/><net_sink comp="718" pin=2"/></net>

<net id="731"><net_src comp="74" pin="0"/><net_sink comp="726" pin=0"/></net>

<net id="732"><net_src comp="349" pin="3"/><net_sink comp="726" pin=1"/></net>

<net id="733"><net_src comp="76" pin="0"/><net_sink comp="726" pin=2"/></net>

<net id="738"><net_src comp="349" pin="3"/><net_sink comp="734" pin=0"/></net>

<net id="739"><net_src comp="78" pin="0"/><net_sink comp="734" pin=1"/></net>

<net id="745"><net_src comp="726" pin="3"/><net_sink comp="740" pin=0"/></net>

<net id="746"><net_src comp="734" pin="2"/><net_sink comp="740" pin=1"/></net>

<net id="747"><net_src comp="349" pin="3"/><net_sink comp="740" pin=2"/></net>

<net id="751"><net_src comp="740" pin="3"/><net_sink comp="748" pin=0"/></net>

<net id="757"><net_src comp="74" pin="0"/><net_sink comp="752" pin=0"/></net>

<net id="758"><net_src comp="740" pin="3"/><net_sink comp="752" pin=1"/></net>

<net id="759"><net_src comp="76" pin="0"/><net_sink comp="752" pin=2"/></net>

<net id="765"><net_src comp="80" pin="0"/><net_sink comp="760" pin=0"/></net>

<net id="766"><net_src comp="748" pin="1"/><net_sink comp="760" pin=1"/></net>

<net id="767"><net_src comp="752" pin="3"/><net_sink comp="760" pin=2"/></net>

<net id="773"><net_src comp="74" pin="0"/><net_sink comp="768" pin=0"/></net>

<net id="774"><net_src comp="740" pin="3"/><net_sink comp="768" pin=1"/></net>

<net id="775"><net_src comp="82" pin="0"/><net_sink comp="768" pin=2"/></net>

<net id="780"><net_src comp="760" pin="3"/><net_sink comp="776" pin=0"/></net>

<net id="781"><net_src comp="78" pin="0"/><net_sink comp="776" pin=1"/></net>

<net id="787"><net_src comp="768" pin="3"/><net_sink comp="782" pin=0"/></net>

<net id="788"><net_src comp="776" pin="2"/><net_sink comp="782" pin=1"/></net>

<net id="789"><net_src comp="760" pin="3"/><net_sink comp="782" pin=2"/></net>

<net id="793"><net_src comp="782" pin="3"/><net_sink comp="790" pin=0"/></net>

<net id="799"><net_src comp="74" pin="0"/><net_sink comp="794" pin=0"/></net>

<net id="800"><net_src comp="782" pin="3"/><net_sink comp="794" pin=1"/></net>

<net id="801"><net_src comp="76" pin="0"/><net_sink comp="794" pin=2"/></net>

<net id="807"><net_src comp="74" pin="0"/><net_sink comp="802" pin=0"/></net>

<net id="808"><net_src comp="698" pin="3"/><net_sink comp="802" pin=1"/></net>

<net id="809"><net_src comp="82" pin="0"/><net_sink comp="802" pin=2"/></net>

<net id="814"><net_src comp="718" pin="3"/><net_sink comp="810" pin=0"/></net>

<net id="815"><net_src comp="78" pin="0"/><net_sink comp="810" pin=1"/></net>

<net id="821"><net_src comp="802" pin="3"/><net_sink comp="816" pin=0"/></net>

<net id="822"><net_src comp="810" pin="2"/><net_sink comp="816" pin=1"/></net>

<net id="823"><net_src comp="718" pin="3"/><net_sink comp="816" pin=2"/></net>

<net id="827"><net_src comp="816" pin="3"/><net_sink comp="824" pin=0"/></net>

<net id="833"><net_src comp="74" pin="0"/><net_sink comp="828" pin=0"/></net>

<net id="834"><net_src comp="816" pin="3"/><net_sink comp="828" pin=1"/></net>

<net id="835"><net_src comp="76" pin="0"/><net_sink comp="828" pin=2"/></net>

<net id="840"><net_src comp="78" pin="0"/><net_sink comp="836" pin=1"/></net>

<net id="844"><net_src comp="836" pin="2"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="418" pin=2"/></net>

<net id="850"><net_src comp="84" pin="0"/><net_sink comp="846" pin=1"/></net>

<net id="854"><net_src comp="846" pin="2"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="427" pin=2"/></net>

<net id="861"><net_src comp="74" pin="0"/><net_sink comp="856" pin=0"/></net>

<net id="862"><net_src comp="349" pin="3"/><net_sink comp="856" pin=1"/></net>

<net id="863"><net_src comp="76" pin="0"/><net_sink comp="856" pin=2"/></net>

<net id="868"><net_src comp="349" pin="3"/><net_sink comp="864" pin=0"/></net>

<net id="869"><net_src comp="78" pin="0"/><net_sink comp="864" pin=1"/></net>

<net id="875"><net_src comp="856" pin="3"/><net_sink comp="870" pin=0"/></net>

<net id="876"><net_src comp="864" pin="2"/><net_sink comp="870" pin=1"/></net>

<net id="877"><net_src comp="349" pin="3"/><net_sink comp="870" pin=2"/></net>

<net id="881"><net_src comp="870" pin="3"/><net_sink comp="878" pin=0"/></net>

<net id="887"><net_src comp="74" pin="0"/><net_sink comp="882" pin=0"/></net>

<net id="888"><net_src comp="870" pin="3"/><net_sink comp="882" pin=1"/></net>

<net id="889"><net_src comp="76" pin="0"/><net_sink comp="882" pin=2"/></net>

<net id="895"><net_src comp="80" pin="0"/><net_sink comp="890" pin=0"/></net>

<net id="896"><net_src comp="878" pin="1"/><net_sink comp="890" pin=1"/></net>

<net id="897"><net_src comp="882" pin="3"/><net_sink comp="890" pin=2"/></net>

<net id="903"><net_src comp="74" pin="0"/><net_sink comp="898" pin=0"/></net>

<net id="904"><net_src comp="870" pin="3"/><net_sink comp="898" pin=1"/></net>

<net id="905"><net_src comp="82" pin="0"/><net_sink comp="898" pin=2"/></net>

<net id="910"><net_src comp="890" pin="3"/><net_sink comp="906" pin=0"/></net>

<net id="911"><net_src comp="78" pin="0"/><net_sink comp="906" pin=1"/></net>

<net id="917"><net_src comp="898" pin="3"/><net_sink comp="912" pin=0"/></net>

<net id="918"><net_src comp="906" pin="2"/><net_sink comp="912" pin=1"/></net>

<net id="919"><net_src comp="890" pin="3"/><net_sink comp="912" pin=2"/></net>

<net id="923"><net_src comp="912" pin="3"/><net_sink comp="920" pin=0"/></net>

<net id="929"><net_src comp="74" pin="0"/><net_sink comp="924" pin=0"/></net>

<net id="930"><net_src comp="912" pin="3"/><net_sink comp="924" pin=1"/></net>

<net id="931"><net_src comp="76" pin="0"/><net_sink comp="924" pin=2"/></net>

<net id="937"><net_src comp="74" pin="0"/><net_sink comp="932" pin=0"/></net>

<net id="938"><net_src comp="362" pin="3"/><net_sink comp="932" pin=1"/></net>

<net id="939"><net_src comp="76" pin="0"/><net_sink comp="932" pin=2"/></net>

<net id="944"><net_src comp="362" pin="3"/><net_sink comp="940" pin=0"/></net>

<net id="945"><net_src comp="78" pin="0"/><net_sink comp="940" pin=1"/></net>

<net id="951"><net_src comp="932" pin="3"/><net_sink comp="946" pin=0"/></net>

<net id="952"><net_src comp="940" pin="2"/><net_sink comp="946" pin=1"/></net>

<net id="953"><net_src comp="362" pin="3"/><net_sink comp="946" pin=2"/></net>

<net id="957"><net_src comp="946" pin="3"/><net_sink comp="954" pin=0"/></net>

<net id="963"><net_src comp="74" pin="0"/><net_sink comp="958" pin=0"/></net>

<net id="964"><net_src comp="946" pin="3"/><net_sink comp="958" pin=1"/></net>

<net id="965"><net_src comp="76" pin="0"/><net_sink comp="958" pin=2"/></net>

<net id="971"><net_src comp="80" pin="0"/><net_sink comp="966" pin=0"/></net>

<net id="972"><net_src comp="954" pin="1"/><net_sink comp="966" pin=1"/></net>

<net id="973"><net_src comp="958" pin="3"/><net_sink comp="966" pin=2"/></net>

<net id="979"><net_src comp="74" pin="0"/><net_sink comp="974" pin=0"/></net>

<net id="980"><net_src comp="946" pin="3"/><net_sink comp="974" pin=1"/></net>

<net id="981"><net_src comp="82" pin="0"/><net_sink comp="974" pin=2"/></net>

<net id="986"><net_src comp="966" pin="3"/><net_sink comp="982" pin=0"/></net>

<net id="987"><net_src comp="78" pin="0"/><net_sink comp="982" pin=1"/></net>

<net id="993"><net_src comp="974" pin="3"/><net_sink comp="988" pin=0"/></net>

<net id="994"><net_src comp="982" pin="2"/><net_sink comp="988" pin=1"/></net>

<net id="995"><net_src comp="966" pin="3"/><net_sink comp="988" pin=2"/></net>

<net id="999"><net_src comp="988" pin="3"/><net_sink comp="996" pin=0"/></net>

<net id="1005"><net_src comp="74" pin="0"/><net_sink comp="1000" pin=0"/></net>

<net id="1006"><net_src comp="988" pin="3"/><net_sink comp="1000" pin=1"/></net>

<net id="1007"><net_src comp="76" pin="0"/><net_sink comp="1000" pin=2"/></net>

<net id="1011"><net_src comp="552" pin="1"/><net_sink comp="1008" pin=0"/></net>

<net id="1012"><net_src comp="1008" pin="1"/><net_sink comp="454" pin=2"/></net>

<net id="1016"><net_src comp="556" pin="1"/><net_sink comp="1013" pin=0"/></net>

<net id="1017"><net_src comp="1013" pin="1"/><net_sink comp="462" pin=2"/></net>

<net id="1022"><net_src comp="90" pin="0"/><net_sink comp="1018" pin=1"/></net>

<net id="1028"><net_src comp="80" pin="0"/><net_sink comp="1023" pin=0"/></net>

<net id="1034"><net_src comp="80" pin="0"/><net_sink comp="1029" pin=0"/></net>

<net id="1039"><net_src comp="263" pin="7"/><net_sink comp="1035" pin=0"/></net>

<net id="1044"><net_src comp="1035" pin="2"/><net_sink comp="1040" pin=0"/></net>

<net id="1045"><net_src comp="560" pin="1"/><net_sink comp="1040" pin=1"/></net>

<net id="1050"><net_src comp="1023" pin="3"/><net_sink comp="1046" pin=0"/></net>

<net id="1055"><net_src comp="1046" pin="2"/><net_sink comp="1051" pin=0"/></net>

<net id="1056"><net_src comp="1029" pin="3"/><net_sink comp="1051" pin=1"/></net>

<net id="1061"><net_src comp="1051" pin="2"/><net_sink comp="1057" pin=0"/></net>

<net id="1062"><net_src comp="1040" pin="2"/><net_sink comp="1057" pin=1"/></net>

<net id="1067"><net_src comp="263" pin="3"/><net_sink comp="1063" pin=0"/></net>

<net id="1068"><net_src comp="1023" pin="3"/><net_sink comp="1063" pin=1"/></net>

<net id="1073"><net_src comp="1063" pin="2"/><net_sink comp="1069" pin=0"/></net>

<net id="1074"><net_src comp="564" pin="1"/><net_sink comp="1069" pin=1"/></net>

<net id="1083"><net_src comp="1075" pin="2"/><net_sink comp="1079" pin=0"/></net>

<net id="1084"><net_src comp="1029" pin="3"/><net_sink comp="1079" pin=1"/></net>

<net id="1089"><net_src comp="1079" pin="2"/><net_sink comp="1085" pin=0"/></net>

<net id="1090"><net_src comp="1069" pin="2"/><net_sink comp="1085" pin=1"/></net>

<net id="1094"><net_src comp="552" pin="1"/><net_sink comp="1091" pin=0"/></net>

<net id="1095"><net_src comp="1091" pin="1"/><net_sink comp="488" pin=2"/></net>

<net id="1099"><net_src comp="556" pin="1"/><net_sink comp="1096" pin=0"/></net>

<net id="1100"><net_src comp="1096" pin="1"/><net_sink comp="496" pin=2"/></net>

<net id="1106"><net_src comp="74" pin="0"/><net_sink comp="1101" pin=0"/></net>

<net id="1107"><net_src comp="349" pin="3"/><net_sink comp="1101" pin=1"/></net>

<net id="1108"><net_src comp="76" pin="0"/><net_sink comp="1101" pin=2"/></net>

<net id="1113"><net_src comp="349" pin="3"/><net_sink comp="1109" pin=0"/></net>

<net id="1114"><net_src comp="78" pin="0"/><net_sink comp="1109" pin=1"/></net>

<net id="1120"><net_src comp="1101" pin="3"/><net_sink comp="1115" pin=0"/></net>

<net id="1121"><net_src comp="1109" pin="2"/><net_sink comp="1115" pin=1"/></net>

<net id="1122"><net_src comp="349" pin="3"/><net_sink comp="1115" pin=2"/></net>

<net id="1126"><net_src comp="1115" pin="3"/><net_sink comp="1123" pin=0"/></net>

<net id="1132"><net_src comp="74" pin="0"/><net_sink comp="1127" pin=0"/></net>

<net id="1133"><net_src comp="1115" pin="3"/><net_sink comp="1127" pin=1"/></net>

<net id="1134"><net_src comp="76" pin="0"/><net_sink comp="1127" pin=2"/></net>

<net id="1140"><net_src comp="80" pin="0"/><net_sink comp="1135" pin=0"/></net>

<net id="1141"><net_src comp="1123" pin="1"/><net_sink comp="1135" pin=1"/></net>

<net id="1142"><net_src comp="1127" pin="3"/><net_sink comp="1135" pin=2"/></net>

<net id="1148"><net_src comp="74" pin="0"/><net_sink comp="1143" pin=0"/></net>

<net id="1149"><net_src comp="1115" pin="3"/><net_sink comp="1143" pin=1"/></net>

<net id="1150"><net_src comp="82" pin="0"/><net_sink comp="1143" pin=2"/></net>

<net id="1155"><net_src comp="1135" pin="3"/><net_sink comp="1151" pin=0"/></net>

<net id="1156"><net_src comp="78" pin="0"/><net_sink comp="1151" pin=1"/></net>

<net id="1162"><net_src comp="1143" pin="3"/><net_sink comp="1157" pin=0"/></net>

<net id="1163"><net_src comp="1151" pin="2"/><net_sink comp="1157" pin=1"/></net>

<net id="1164"><net_src comp="1135" pin="3"/><net_sink comp="1157" pin=2"/></net>

<net id="1168"><net_src comp="1157" pin="3"/><net_sink comp="1165" pin=0"/></net>

<net id="1174"><net_src comp="74" pin="0"/><net_sink comp="1169" pin=0"/></net>

<net id="1175"><net_src comp="1157" pin="3"/><net_sink comp="1169" pin=1"/></net>

<net id="1176"><net_src comp="76" pin="0"/><net_sink comp="1169" pin=2"/></net>

<net id="1182"><net_src comp="80" pin="0"/><net_sink comp="1177" pin=0"/></net>

<net id="1183"><net_src comp="1165" pin="1"/><net_sink comp="1177" pin=1"/></net>

<net id="1184"><net_src comp="1169" pin="3"/><net_sink comp="1177" pin=2"/></net>

<net id="1190"><net_src comp="74" pin="0"/><net_sink comp="1185" pin=0"/></net>

<net id="1191"><net_src comp="1157" pin="3"/><net_sink comp="1185" pin=1"/></net>

<net id="1192"><net_src comp="82" pin="0"/><net_sink comp="1185" pin=2"/></net>

<net id="1197"><net_src comp="1177" pin="3"/><net_sink comp="1193" pin=0"/></net>

<net id="1198"><net_src comp="78" pin="0"/><net_sink comp="1193" pin=1"/></net>

<net id="1204"><net_src comp="1185" pin="3"/><net_sink comp="1199" pin=0"/></net>

<net id="1205"><net_src comp="1193" pin="2"/><net_sink comp="1199" pin=1"/></net>

<net id="1206"><net_src comp="1177" pin="3"/><net_sink comp="1199" pin=2"/></net>

<net id="1210"><net_src comp="1199" pin="3"/><net_sink comp="1207" pin=0"/></net>

<net id="1216"><net_src comp="74" pin="0"/><net_sink comp="1211" pin=0"/></net>

<net id="1217"><net_src comp="1199" pin="3"/><net_sink comp="1211" pin=1"/></net>

<net id="1218"><net_src comp="76" pin="0"/><net_sink comp="1211" pin=2"/></net>

<net id="1224"><net_src comp="74" pin="0"/><net_sink comp="1219" pin=0"/></net>

<net id="1225"><net_src comp="362" pin="3"/><net_sink comp="1219" pin=1"/></net>

<net id="1226"><net_src comp="76" pin="0"/><net_sink comp="1219" pin=2"/></net>

<net id="1231"><net_src comp="362" pin="3"/><net_sink comp="1227" pin=0"/></net>

<net id="1232"><net_src comp="78" pin="0"/><net_sink comp="1227" pin=1"/></net>

<net id="1238"><net_src comp="1219" pin="3"/><net_sink comp="1233" pin=0"/></net>

<net id="1239"><net_src comp="1227" pin="2"/><net_sink comp="1233" pin=1"/></net>

<net id="1240"><net_src comp="362" pin="3"/><net_sink comp="1233" pin=2"/></net>

<net id="1244"><net_src comp="1233" pin="3"/><net_sink comp="1241" pin=0"/></net>

<net id="1250"><net_src comp="74" pin="0"/><net_sink comp="1245" pin=0"/></net>

<net id="1251"><net_src comp="1233" pin="3"/><net_sink comp="1245" pin=1"/></net>

<net id="1252"><net_src comp="76" pin="0"/><net_sink comp="1245" pin=2"/></net>

<net id="1258"><net_src comp="80" pin="0"/><net_sink comp="1253" pin=0"/></net>

<net id="1259"><net_src comp="1241" pin="1"/><net_sink comp="1253" pin=1"/></net>

<net id="1260"><net_src comp="1245" pin="3"/><net_sink comp="1253" pin=2"/></net>

<net id="1266"><net_src comp="74" pin="0"/><net_sink comp="1261" pin=0"/></net>

<net id="1267"><net_src comp="1233" pin="3"/><net_sink comp="1261" pin=1"/></net>

<net id="1268"><net_src comp="82" pin="0"/><net_sink comp="1261" pin=2"/></net>

<net id="1273"><net_src comp="1253" pin="3"/><net_sink comp="1269" pin=0"/></net>

<net id="1274"><net_src comp="78" pin="0"/><net_sink comp="1269" pin=1"/></net>

<net id="1280"><net_src comp="1261" pin="3"/><net_sink comp="1275" pin=0"/></net>

<net id="1281"><net_src comp="1269" pin="2"/><net_sink comp="1275" pin=1"/></net>

<net id="1282"><net_src comp="1253" pin="3"/><net_sink comp="1275" pin=2"/></net>

<net id="1286"><net_src comp="1275" pin="3"/><net_sink comp="1283" pin=0"/></net>

<net id="1292"><net_src comp="74" pin="0"/><net_sink comp="1287" pin=0"/></net>

<net id="1293"><net_src comp="1275" pin="3"/><net_sink comp="1287" pin=1"/></net>

<net id="1294"><net_src comp="76" pin="0"/><net_sink comp="1287" pin=2"/></net>

<net id="1300"><net_src comp="80" pin="0"/><net_sink comp="1295" pin=0"/></net>

<net id="1301"><net_src comp="1283" pin="1"/><net_sink comp="1295" pin=1"/></net>

<net id="1302"><net_src comp="1287" pin="3"/><net_sink comp="1295" pin=2"/></net>

<net id="1308"><net_src comp="74" pin="0"/><net_sink comp="1303" pin=0"/></net>

<net id="1309"><net_src comp="1275" pin="3"/><net_sink comp="1303" pin=1"/></net>

<net id="1310"><net_src comp="82" pin="0"/><net_sink comp="1303" pin=2"/></net>

<net id="1315"><net_src comp="1295" pin="3"/><net_sink comp="1311" pin=0"/></net>

<net id="1316"><net_src comp="78" pin="0"/><net_sink comp="1311" pin=1"/></net>

<net id="1322"><net_src comp="1303" pin="3"/><net_sink comp="1317" pin=0"/></net>

<net id="1323"><net_src comp="1311" pin="2"/><net_sink comp="1317" pin=1"/></net>

<net id="1324"><net_src comp="1295" pin="3"/><net_sink comp="1317" pin=2"/></net>

<net id="1328"><net_src comp="1317" pin="3"/><net_sink comp="1325" pin=0"/></net>

<net id="1334"><net_src comp="74" pin="0"/><net_sink comp="1329" pin=0"/></net>

<net id="1335"><net_src comp="1317" pin="3"/><net_sink comp="1329" pin=1"/></net>

<net id="1336"><net_src comp="76" pin="0"/><net_sink comp="1329" pin=2"/></net>

<net id="1341"><net_src comp="1135" pin="3"/><net_sink comp="1337" pin=0"/></net>

<net id="1342"><net_src comp="1253" pin="3"/><net_sink comp="1337" pin=1"/></net>

<net id="1348"><net_src comp="80" pin="0"/><net_sink comp="1343" pin=0"/></net>

<net id="1354"><net_src comp="80" pin="0"/><net_sink comp="1349" pin=0"/></net>

<net id="1359"><net_src comp="263" pin="7"/><net_sink comp="1355" pin=0"/></net>

<net id="1360"><net_src comp="1349" pin="3"/><net_sink comp="1355" pin=1"/></net>

<net id="1365"><net_src comp="1355" pin="2"/><net_sink comp="1361" pin=0"/></net>

<net id="1366"><net_src comp="568" pin="1"/><net_sink comp="1361" pin=1"/></net>

<net id="1371"><net_src comp="1343" pin="3"/><net_sink comp="1367" pin=0"/></net>

<net id="1376"><net_src comp="1367" pin="2"/><net_sink comp="1372" pin=0"/></net>

<net id="1381"><net_src comp="1372" pin="2"/><net_sink comp="1377" pin=0"/></net>

<net id="1382"><net_src comp="1361" pin="2"/><net_sink comp="1377" pin=1"/></net>

<net id="1387"><net_src comp="263" pin="3"/><net_sink comp="1383" pin=0"/></net>

<net id="1388"><net_src comp="1349" pin="3"/><net_sink comp="1383" pin=1"/></net>

<net id="1393"><net_src comp="1383" pin="2"/><net_sink comp="1389" pin=0"/></net>

<net id="1394"><net_src comp="572" pin="1"/><net_sink comp="1389" pin=1"/></net>

<net id="1399"><net_src comp="1343" pin="3"/><net_sink comp="1395" pin=1"/></net>

<net id="1404"><net_src comp="1395" pin="2"/><net_sink comp="1400" pin=0"/></net>

<net id="1409"><net_src comp="1400" pin="2"/><net_sink comp="1405" pin=0"/></net>

<net id="1410"><net_src comp="1389" pin="2"/><net_sink comp="1405" pin=1"/></net>

<net id="1416"><net_src comp="74" pin="0"/><net_sink comp="1411" pin=0"/></net>

<net id="1417"><net_src comp="362" pin="3"/><net_sink comp="1411" pin=1"/></net>

<net id="1418"><net_src comp="76" pin="0"/><net_sink comp="1411" pin=2"/></net>

<net id="1423"><net_src comp="362" pin="3"/><net_sink comp="1419" pin=0"/></net>

<net id="1424"><net_src comp="78" pin="0"/><net_sink comp="1419" pin=1"/></net>

<net id="1430"><net_src comp="1411" pin="3"/><net_sink comp="1425" pin=0"/></net>

<net id="1431"><net_src comp="1419" pin="2"/><net_sink comp="1425" pin=1"/></net>

<net id="1432"><net_src comp="362" pin="3"/><net_sink comp="1425" pin=2"/></net>

<net id="1436"><net_src comp="1425" pin="3"/><net_sink comp="1433" pin=0"/></net>

<net id="1442"><net_src comp="74" pin="0"/><net_sink comp="1437" pin=0"/></net>

<net id="1443"><net_src comp="1425" pin="3"/><net_sink comp="1437" pin=1"/></net>

<net id="1444"><net_src comp="76" pin="0"/><net_sink comp="1437" pin=2"/></net>

<net id="1450"><net_src comp="80" pin="0"/><net_sink comp="1445" pin=0"/></net>

<net id="1451"><net_src comp="1433" pin="1"/><net_sink comp="1445" pin=1"/></net>

<net id="1452"><net_src comp="1437" pin="3"/><net_sink comp="1445" pin=2"/></net>

<net id="1458"><net_src comp="74" pin="0"/><net_sink comp="1453" pin=0"/></net>

<net id="1459"><net_src comp="349" pin="3"/><net_sink comp="1453" pin=1"/></net>

<net id="1460"><net_src comp="76" pin="0"/><net_sink comp="1453" pin=2"/></net>

<net id="1465"><net_src comp="349" pin="3"/><net_sink comp="1461" pin=0"/></net>

<net id="1466"><net_src comp="78" pin="0"/><net_sink comp="1461" pin=1"/></net>

<net id="1472"><net_src comp="1453" pin="3"/><net_sink comp="1467" pin=0"/></net>

<net id="1473"><net_src comp="1461" pin="2"/><net_sink comp="1467" pin=1"/></net>

<net id="1474"><net_src comp="349" pin="3"/><net_sink comp="1467" pin=2"/></net>

<net id="1478"><net_src comp="1467" pin="3"/><net_sink comp="1475" pin=0"/></net>

<net id="1484"><net_src comp="74" pin="0"/><net_sink comp="1479" pin=0"/></net>

<net id="1485"><net_src comp="1467" pin="3"/><net_sink comp="1479" pin=1"/></net>

<net id="1486"><net_src comp="76" pin="0"/><net_sink comp="1479" pin=2"/></net>

<net id="1492"><net_src comp="80" pin="0"/><net_sink comp="1487" pin=0"/></net>

<net id="1493"><net_src comp="1475" pin="1"/><net_sink comp="1487" pin=1"/></net>

<net id="1494"><net_src comp="1479" pin="3"/><net_sink comp="1487" pin=2"/></net>

<net id="1500"><net_src comp="74" pin="0"/><net_sink comp="1495" pin=0"/></net>

<net id="1501"><net_src comp="1467" pin="3"/><net_sink comp="1495" pin=1"/></net>

<net id="1502"><net_src comp="82" pin="0"/><net_sink comp="1495" pin=2"/></net>

<net id="1507"><net_src comp="1487" pin="3"/><net_sink comp="1503" pin=0"/></net>

<net id="1508"><net_src comp="78" pin="0"/><net_sink comp="1503" pin=1"/></net>

<net id="1514"><net_src comp="1495" pin="3"/><net_sink comp="1509" pin=0"/></net>

<net id="1515"><net_src comp="1503" pin="2"/><net_sink comp="1509" pin=1"/></net>

<net id="1516"><net_src comp="1487" pin="3"/><net_sink comp="1509" pin=2"/></net>

<net id="1520"><net_src comp="1509" pin="3"/><net_sink comp="1517" pin=0"/></net>

<net id="1526"><net_src comp="74" pin="0"/><net_sink comp="1521" pin=0"/></net>

<net id="1527"><net_src comp="1509" pin="3"/><net_sink comp="1521" pin=1"/></net>

<net id="1528"><net_src comp="76" pin="0"/><net_sink comp="1521" pin=2"/></net>

<net id="1534"><net_src comp="80" pin="0"/><net_sink comp="1529" pin=0"/></net>

<net id="1535"><net_src comp="1517" pin="1"/><net_sink comp="1529" pin=1"/></net>

<net id="1536"><net_src comp="1521" pin="3"/><net_sink comp="1529" pin=2"/></net>

<net id="1542"><net_src comp="74" pin="0"/><net_sink comp="1537" pin=0"/></net>

<net id="1543"><net_src comp="1509" pin="3"/><net_sink comp="1537" pin=1"/></net>

<net id="1544"><net_src comp="82" pin="0"/><net_sink comp="1537" pin=2"/></net>

<net id="1549"><net_src comp="1529" pin="3"/><net_sink comp="1545" pin=0"/></net>

<net id="1550"><net_src comp="78" pin="0"/><net_sink comp="1545" pin=1"/></net>

<net id="1556"><net_src comp="1537" pin="3"/><net_sink comp="1551" pin=0"/></net>

<net id="1557"><net_src comp="1545" pin="2"/><net_sink comp="1551" pin=1"/></net>

<net id="1558"><net_src comp="1529" pin="3"/><net_sink comp="1551" pin=2"/></net>

<net id="1562"><net_src comp="1551" pin="3"/><net_sink comp="1559" pin=0"/></net>

<net id="1568"><net_src comp="74" pin="0"/><net_sink comp="1563" pin=0"/></net>

<net id="1569"><net_src comp="1551" pin="3"/><net_sink comp="1563" pin=1"/></net>

<net id="1570"><net_src comp="76" pin="0"/><net_sink comp="1563" pin=2"/></net>

<net id="1576"><net_src comp="74" pin="0"/><net_sink comp="1571" pin=0"/></net>

<net id="1577"><net_src comp="1425" pin="3"/><net_sink comp="1571" pin=1"/></net>

<net id="1578"><net_src comp="82" pin="0"/><net_sink comp="1571" pin=2"/></net>

<net id="1583"><net_src comp="1445" pin="3"/><net_sink comp="1579" pin=0"/></net>

<net id="1584"><net_src comp="78" pin="0"/><net_sink comp="1579" pin=1"/></net>

<net id="1590"><net_src comp="1571" pin="3"/><net_sink comp="1585" pin=0"/></net>

<net id="1591"><net_src comp="1579" pin="2"/><net_sink comp="1585" pin=1"/></net>

<net id="1592"><net_src comp="1445" pin="3"/><net_sink comp="1585" pin=2"/></net>

<net id="1596"><net_src comp="1585" pin="3"/><net_sink comp="1593" pin=0"/></net>

<net id="1602"><net_src comp="74" pin="0"/><net_sink comp="1597" pin=0"/></net>

<net id="1603"><net_src comp="1585" pin="3"/><net_sink comp="1597" pin=1"/></net>

<net id="1604"><net_src comp="76" pin="0"/><net_sink comp="1597" pin=2"/></net>

<net id="1610"><net_src comp="80" pin="0"/><net_sink comp="1605" pin=0"/></net>

<net id="1611"><net_src comp="1593" pin="1"/><net_sink comp="1605" pin=1"/></net>

<net id="1612"><net_src comp="1597" pin="3"/><net_sink comp="1605" pin=2"/></net>

<net id="1618"><net_src comp="74" pin="0"/><net_sink comp="1613" pin=0"/></net>

<net id="1619"><net_src comp="1585" pin="3"/><net_sink comp="1613" pin=1"/></net>

<net id="1620"><net_src comp="82" pin="0"/><net_sink comp="1613" pin=2"/></net>

<net id="1625"><net_src comp="1605" pin="3"/><net_sink comp="1621" pin=0"/></net>

<net id="1626"><net_src comp="78" pin="0"/><net_sink comp="1621" pin=1"/></net>

<net id="1632"><net_src comp="1613" pin="3"/><net_sink comp="1627" pin=0"/></net>

<net id="1633"><net_src comp="1621" pin="2"/><net_sink comp="1627" pin=1"/></net>

<net id="1634"><net_src comp="1605" pin="3"/><net_sink comp="1627" pin=2"/></net>

<net id="1638"><net_src comp="1627" pin="3"/><net_sink comp="1635" pin=0"/></net>

<net id="1644"><net_src comp="74" pin="0"/><net_sink comp="1639" pin=0"/></net>

<net id="1645"><net_src comp="1627" pin="3"/><net_sink comp="1639" pin=1"/></net>

<net id="1646"><net_src comp="76" pin="0"/><net_sink comp="1639" pin=2"/></net>

<net id="1652"><net_src comp="80" pin="0"/><net_sink comp="1647" pin=0"/></net>

<net id="1658"><net_src comp="80" pin="0"/><net_sink comp="1653" pin=0"/></net>

<net id="1664"><net_src comp="80" pin="0"/><net_sink comp="1659" pin=0"/></net>

<net id="1670"><net_src comp="80" pin="0"/><net_sink comp="1665" pin=0"/></net>

<net id="1675"><net_src comp="263" pin="7"/><net_sink comp="1671" pin=0"/></net>

<net id="1680"><net_src comp="1671" pin="2"/><net_sink comp="1676" pin=0"/></net>

<net id="1681"><net_src comp="564" pin="1"/><net_sink comp="1676" pin=1"/></net>

<net id="1686"><net_src comp="1647" pin="3"/><net_sink comp="1682" pin=0"/></net>

<net id="1691"><net_src comp="1682" pin="2"/><net_sink comp="1687" pin=0"/></net>

<net id="1692"><net_src comp="1653" pin="3"/><net_sink comp="1687" pin=1"/></net>

<net id="1697"><net_src comp="1687" pin="2"/><net_sink comp="1693" pin=0"/></net>

<net id="1698"><net_src comp="1676" pin="2"/><net_sink comp="1693" pin=1"/></net>

<net id="1703"><net_src comp="263" pin="3"/><net_sink comp="1699" pin=0"/></net>

<net id="1708"><net_src comp="1699" pin="2"/><net_sink comp="1704" pin=0"/></net>

<net id="1709"><net_src comp="560" pin="1"/><net_sink comp="1704" pin=1"/></net>

<net id="1714"><net_src comp="1659" pin="3"/><net_sink comp="1710" pin=0"/></net>

<net id="1719"><net_src comp="1710" pin="2"/><net_sink comp="1715" pin=0"/></net>

<net id="1720"><net_src comp="1665" pin="3"/><net_sink comp="1715" pin=1"/></net>

<net id="1725"><net_src comp="1715" pin="2"/><net_sink comp="1721" pin=0"/></net>

<net id="1726"><net_src comp="1704" pin="2"/><net_sink comp="1721" pin=1"/></net>

<net id="1731"><net_src comp="572" pin="1"/><net_sink comp="1727" pin=0"/></net>

<net id="1732"><net_src comp="263" pin="7"/><net_sink comp="1727" pin=1"/></net>

<net id="1741"><net_src comp="1733" pin="2"/><net_sink comp="1737" pin=0"/></net>

<net id="1746"><net_src comp="1737" pin="2"/><net_sink comp="1742" pin=0"/></net>

<net id="1747"><net_src comp="1727" pin="2"/><net_sink comp="1742" pin=1"/></net>

<net id="1752"><net_src comp="568" pin="1"/><net_sink comp="1748" pin=0"/></net>

<net id="1753"><net_src comp="263" pin="3"/><net_sink comp="1748" pin=1"/></net>

<net id="1762"><net_src comp="1754" pin="2"/><net_sink comp="1758" pin=0"/></net>

<net id="1767"><net_src comp="1758" pin="2"/><net_sink comp="1763" pin=0"/></net>

<net id="1768"><net_src comp="1748" pin="2"/><net_sink comp="1763" pin=1"/></net>

<net id="1773"><net_src comp="90" pin="0"/><net_sink comp="1769" pin=1"/></net>

<net id="1785"><net_src comp="114" pin="1"/><net_sink comp="1782" pin=0"/></net>

<net id="1786"><net_src comp="1782" pin="1"/><net_sink comp="585" pin=1"/></net>

<net id="1787"><net_src comp="1782" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="1788"><net_src comp="1782" pin="1"/><net_sink comp="1778" pin=1"/></net>

<net id="1792"><net_src comp="118" pin="1"/><net_sink comp="1789" pin=0"/></net>

<net id="1793"><net_src comp="1789" pin="1"/><net_sink comp="580" pin=1"/></net>

<net id="1794"><net_src comp="1789" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="1795"><net_src comp="1789" pin="1"/><net_sink comp="1774" pin=1"/></net>

<net id="1799"><net_src comp="240" pin="3"/><net_sink comp="1796" pin=0"/></net>

<net id="1800"><net_src comp="1796" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="1804"><net_src comp="248" pin="3"/><net_sink comp="1801" pin=0"/></net>

<net id="1805"><net_src comp="1801" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="1809"><net_src comp="593" pin="1"/><net_sink comp="1806" pin=0"/></net>

<net id="1810"><net_src comp="1806" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="1811"><net_src comp="1806" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="1812"><net_src comp="1806" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="1813"><net_src comp="1806" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="1814"><net_src comp="1806" pin="1"/><net_sink comp="836" pin=0"/></net>

<net id="1815"><net_src comp="1806" pin="1"/><net_sink comp="846" pin=0"/></net>

<net id="1819"><net_src comp="597" pin="2"/><net_sink comp="1816" pin=0"/></net>

<net id="1820"><net_src comp="1816" pin="1"/><net_sink comp="1778" pin=0"/></net>

<net id="1824"><net_src comp="256" pin="3"/><net_sink comp="1821" pin=0"/></net>

<net id="1825"><net_src comp="1821" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="1829"><net_src comp="283" pin="3"/><net_sink comp="1826" pin=0"/></net>

<net id="1830"><net_src comp="1826" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="1834"><net_src comp="292" pin="3"/><net_sink comp="1831" pin=0"/></net>

<net id="1835"><net_src comp="1831" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="1839"><net_src comp="300" pin="3"/><net_sink comp="1836" pin=0"/></net>

<net id="1840"><net_src comp="1836" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="1844"><net_src comp="263" pin="7"/><net_sink comp="1841" pin=0"/></net>

<net id="1845"><net_src comp="1841" pin="1"/><net_sink comp="263" pin=4"/></net>

<net id="1846"><net_src comp="1841" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="1850"><net_src comp="263" pin="3"/><net_sink comp="1847" pin=0"/></net>

<net id="1851"><net_src comp="1847" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="1852"><net_src comp="1847" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="1856"><net_src comp="308" pin="3"/><net_sink comp="1853" pin=0"/></net>

<net id="1857"><net_src comp="1853" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="1861"><net_src comp="317" pin="3"/><net_sink comp="1858" pin=0"/></net>

<net id="1862"><net_src comp="1858" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="1866"><net_src comp="326" pin="3"/><net_sink comp="1863" pin=0"/></net>

<net id="1867"><net_src comp="1863" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="1871"><net_src comp="334" pin="3"/><net_sink comp="1868" pin=0"/></net>

<net id="1872"><net_src comp="1868" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="1876"><net_src comp="263" pin="7"/><net_sink comp="1873" pin=0"/></net>

<net id="1877"><net_src comp="1873" pin="1"/><net_sink comp="263" pin=4"/></net>

<net id="1878"><net_src comp="1873" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="1882"><net_src comp="263" pin="3"/><net_sink comp="1879" pin=0"/></net>

<net id="1883"><net_src comp="1879" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="1884"><net_src comp="1879" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="1888"><net_src comp="342" pin="3"/><net_sink comp="1885" pin=0"/></net>

<net id="1889"><net_src comp="1885" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="1893"><net_src comp="355" pin="3"/><net_sink comp="1890" pin=0"/></net>

<net id="1894"><net_src comp="1890" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="1898"><net_src comp="368" pin="3"/><net_sink comp="1895" pin=0"/></net>

<net id="1899"><net_src comp="1895" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="1903"><net_src comp="377" pin="3"/><net_sink comp="1900" pin=0"/></net>

<net id="1904"><net_src comp="1900" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="1908"><net_src comp="386" pin="3"/><net_sink comp="1905" pin=0"/></net>

<net id="1909"><net_src comp="1905" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="1913"><net_src comp="394" pin="3"/><net_sink comp="1910" pin=0"/></net>

<net id="1914"><net_src comp="1910" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="1918"><net_src comp="668" pin="2"/><net_sink comp="1915" pin=0"/></net>

<net id="1919"><net_src comp="1915" pin="1"/><net_sink comp="1018" pin=0"/></net>

<net id="1920"><net_src comp="1915" pin="1"/><net_sink comp="1769" pin=0"/></net>

<net id="1921"><net_src comp="1915" pin="1"/><net_sink comp="1774" pin=0"/></net>

<net id="1925"><net_src comp="402" pin="3"/><net_sink comp="1922" pin=0"/></net>

<net id="1926"><net_src comp="1922" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="1930"><net_src comp="410" pin="3"/><net_sink comp="1927" pin=0"/></net>

<net id="1931"><net_src comp="1927" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="1935"><net_src comp="718" pin="3"/><net_sink comp="1932" pin=0"/></net>

<net id="1936"><net_src comp="1932" pin="1"/><net_sink comp="1046" pin=1"/></net>

<net id="1937"><net_src comp="1932" pin="1"/><net_sink comp="1367" pin=1"/></net>

<net id="1941"><net_src comp="760" pin="3"/><net_sink comp="1938" pin=0"/></net>

<net id="1942"><net_src comp="1938" pin="1"/><net_sink comp="1075" pin=1"/></net>

<net id="1943"><net_src comp="1938" pin="1"/><net_sink comp="1395" pin=0"/></net>

<net id="1947"><net_src comp="790" pin="1"/><net_sink comp="1944" pin=0"/></net>

<net id="1948"><net_src comp="1944" pin="1"/><net_sink comp="1343" pin=1"/></net>

<net id="1952"><net_src comp="794" pin="3"/><net_sink comp="1949" pin=0"/></net>

<net id="1953"><net_src comp="1949" pin="1"/><net_sink comp="1343" pin=2"/></net>

<net id="1957"><net_src comp="824" pin="1"/><net_sink comp="1954" pin=0"/></net>

<net id="1958"><net_src comp="1954" pin="1"/><net_sink comp="1349" pin=1"/></net>

<net id="1962"><net_src comp="828" pin="3"/><net_sink comp="1959" pin=0"/></net>

<net id="1963"><net_src comp="1959" pin="1"/><net_sink comp="1349" pin=2"/></net>

<net id="1967"><net_src comp="263" pin="7"/><net_sink comp="1964" pin=0"/></net>

<net id="1968"><net_src comp="1964" pin="1"/><net_sink comp="263" pin=4"/></net>

<net id="1969"><net_src comp="1964" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="1973"><net_src comp="263" pin="3"/><net_sink comp="1970" pin=0"/></net>

<net id="1974"><net_src comp="1970" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="1975"><net_src comp="1970" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="1979"><net_src comp="418" pin="3"/><net_sink comp="1976" pin=0"/></net>

<net id="1980"><net_src comp="1976" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="1984"><net_src comp="427" pin="3"/><net_sink comp="1981" pin=0"/></net>

<net id="1985"><net_src comp="1981" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="1989"><net_src comp="436" pin="3"/><net_sink comp="1986" pin=0"/></net>

<net id="1990"><net_src comp="1986" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="1994"><net_src comp="444" pin="3"/><net_sink comp="1991" pin=0"/></net>

<net id="1995"><net_src comp="1991" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="1999"><net_src comp="890" pin="3"/><net_sink comp="1996" pin=0"/></net>

<net id="2000"><net_src comp="1996" pin="1"/><net_sink comp="1075" pin=0"/></net>

<net id="2001"><net_src comp="1996" pin="1"/><net_sink comp="1400" pin=1"/></net>

<net id="2005"><net_src comp="920" pin="1"/><net_sink comp="2002" pin=0"/></net>

<net id="2006"><net_src comp="2002" pin="1"/><net_sink comp="1023" pin=1"/></net>

<net id="2010"><net_src comp="924" pin="3"/><net_sink comp="2007" pin=0"/></net>

<net id="2011"><net_src comp="2007" pin="1"/><net_sink comp="1023" pin=2"/></net>

<net id="2015"><net_src comp="966" pin="3"/><net_sink comp="2012" pin=0"/></net>

<net id="2016"><net_src comp="2012" pin="1"/><net_sink comp="1035" pin=1"/></net>

<net id="2017"><net_src comp="2012" pin="1"/><net_sink comp="1372" pin=1"/></net>

<net id="2021"><net_src comp="996" pin="1"/><net_sink comp="2018" pin=0"/></net>

<net id="2022"><net_src comp="2018" pin="1"/><net_sink comp="1029" pin=1"/></net>

<net id="2026"><net_src comp="1000" pin="3"/><net_sink comp="2023" pin=0"/></net>

<net id="2027"><net_src comp="2023" pin="1"/><net_sink comp="1029" pin=2"/></net>

<net id="2031"><net_src comp="263" pin="7"/><net_sink comp="2028" pin=0"/></net>

<net id="2032"><net_src comp="2028" pin="1"/><net_sink comp="263" pin=4"/></net>

<net id="2033"><net_src comp="2028" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="2037"><net_src comp="263" pin="3"/><net_sink comp="2034" pin=0"/></net>

<net id="2038"><net_src comp="2034" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="2039"><net_src comp="2034" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="2043"><net_src comp="454" pin="3"/><net_sink comp="2040" pin=0"/></net>

<net id="2044"><net_src comp="2040" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="2048"><net_src comp="462" pin="3"/><net_sink comp="2045" pin=0"/></net>

<net id="2049"><net_src comp="2045" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="2053"><net_src comp="1018" pin="2"/><net_sink comp="2050" pin=0"/></net>

<net id="2057"><net_src comp="470" pin="3"/><net_sink comp="2054" pin=0"/></net>

<net id="2058"><net_src comp="2054" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="2062"><net_src comp="478" pin="3"/><net_sink comp="2059" pin=0"/></net>

<net id="2063"><net_src comp="2059" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="2067"><net_src comp="1057" pin="2"/><net_sink comp="2064" pin=0"/></net>

<net id="2068"><net_src comp="2064" pin="1"/><net_sink comp="263" pin=4"/></net>

<net id="2069"><net_src comp="2064" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="2073"><net_src comp="1085" pin="2"/><net_sink comp="2070" pin=0"/></net>

<net id="2074"><net_src comp="2070" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="2075"><net_src comp="2070" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="2079"><net_src comp="488" pin="3"/><net_sink comp="2076" pin=0"/></net>

<net id="2080"><net_src comp="2076" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="2084"><net_src comp="496" pin="3"/><net_sink comp="2081" pin=0"/></net>

<net id="2085"><net_src comp="2081" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="2089"><net_src comp="1207" pin="1"/><net_sink comp="2086" pin=0"/></net>

<net id="2090"><net_src comp="2086" pin="1"/><net_sink comp="1647" pin=1"/></net>

<net id="2094"><net_src comp="1211" pin="3"/><net_sink comp="2091" pin=0"/></net>

<net id="2095"><net_src comp="2091" pin="1"/><net_sink comp="1647" pin=2"/></net>

<net id="2099"><net_src comp="1325" pin="1"/><net_sink comp="2096" pin=0"/></net>

<net id="2100"><net_src comp="2096" pin="1"/><net_sink comp="1659" pin=1"/></net>

<net id="2104"><net_src comp="1329" pin="3"/><net_sink comp="2101" pin=0"/></net>

<net id="2105"><net_src comp="2101" pin="1"/><net_sink comp="1659" pin=2"/></net>

<net id="2109"><net_src comp="1337" pin="2"/><net_sink comp="2106" pin=0"/></net>

<net id="2110"><net_src comp="2106" pin="1"/><net_sink comp="1733" pin=1"/></net>

<net id="2111"><net_src comp="2106" pin="1"/><net_sink comp="1754" pin=1"/></net>

<net id="2115"><net_src comp="504" pin="3"/><net_sink comp="2112" pin=0"/></net>

<net id="2116"><net_src comp="2112" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="2120"><net_src comp="512" pin="3"/><net_sink comp="2117" pin=0"/></net>

<net id="2121"><net_src comp="2117" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="2125"><net_src comp="1377" pin="2"/><net_sink comp="2122" pin=0"/></net>

<net id="2126"><net_src comp="2122" pin="1"/><net_sink comp="263" pin=4"/></net>

<net id="2127"><net_src comp="2122" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="2131"><net_src comp="1405" pin="2"/><net_sink comp="2128" pin=0"/></net>

<net id="2132"><net_src comp="2128" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="2133"><net_src comp="2128" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="2137"><net_src comp="1445" pin="3"/><net_sink comp="2134" pin=0"/></net>

<net id="2138"><net_src comp="2134" pin="1"/><net_sink comp="1682" pin=1"/></net>

<net id="2139"><net_src comp="2134" pin="1"/><net_sink comp="1710" pin=1"/></net>

<net id="2143"><net_src comp="1487" pin="3"/><net_sink comp="2140" pin=0"/></net>

<net id="2144"><net_src comp="2140" pin="1"/><net_sink comp="1671" pin=1"/></net>

<net id="2145"><net_src comp="2140" pin="1"/><net_sink comp="1699" pin=1"/></net>

<net id="2149"><net_src comp="1559" pin="1"/><net_sink comp="2146" pin=0"/></net>

<net id="2150"><net_src comp="2146" pin="1"/><net_sink comp="1653" pin=1"/></net>

<net id="2154"><net_src comp="1563" pin="3"/><net_sink comp="2151" pin=0"/></net>

<net id="2155"><net_src comp="2151" pin="1"/><net_sink comp="1653" pin=2"/></net>

<net id="2159"><net_src comp="1635" pin="1"/><net_sink comp="2156" pin=0"/></net>

<net id="2160"><net_src comp="2156" pin="1"/><net_sink comp="1665" pin=1"/></net>

<net id="2164"><net_src comp="1639" pin="3"/><net_sink comp="2161" pin=0"/></net>

<net id="2165"><net_src comp="2161" pin="1"/><net_sink comp="1665" pin=2"/></net>

<net id="2169"><net_src comp="522" pin="3"/><net_sink comp="2166" pin=0"/></net>

<net id="2170"><net_src comp="2166" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="2174"><net_src comp="530" pin="3"/><net_sink comp="2171" pin=0"/></net>

<net id="2175"><net_src comp="2171" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="2179"><net_src comp="1647" pin="3"/><net_sink comp="2176" pin=0"/></net>

<net id="2180"><net_src comp="2176" pin="1"/><net_sink comp="1737" pin=1"/></net>

<net id="2184"><net_src comp="1653" pin="3"/><net_sink comp="2181" pin=0"/></net>

<net id="2185"><net_src comp="2181" pin="1"/><net_sink comp="1733" pin=0"/></net>

<net id="2189"><net_src comp="1659" pin="3"/><net_sink comp="2186" pin=0"/></net>

<net id="2190"><net_src comp="2186" pin="1"/><net_sink comp="1758" pin=1"/></net>

<net id="2194"><net_src comp="1665" pin="3"/><net_sink comp="2191" pin=0"/></net>

<net id="2195"><net_src comp="2191" pin="1"/><net_sink comp="1754" pin=0"/></net>

<net id="2199"><net_src comp="1693" pin="2"/><net_sink comp="2196" pin=0"/></net>

<net id="2200"><net_src comp="2196" pin="1"/><net_sink comp="263" pin=4"/></net>

<net id="2201"><net_src comp="2196" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="2205"><net_src comp="1721" pin="2"/><net_sink comp="2202" pin=0"/></net>

<net id="2206"><net_src comp="2202" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="2207"><net_src comp="2202" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="2211"><net_src comp="1742" pin="2"/><net_sink comp="2208" pin=0"/></net>

<net id="2212"><net_src comp="2208" pin="1"/><net_sink comp="263" pin=4"/></net>

<net id="2213"><net_src comp="2208" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="2217"><net_src comp="1763" pin="2"/><net_sink comp="2214" pin=0"/></net>

<net id="2218"><net_src comp="2214" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="2219"><net_src comp="2214" pin="1"/><net_sink comp="233" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fin_3 | {5 6 7 8 9 10 11 12 }
	Port: fin_3_load_out | {12 }
	Port: fin_3_load_1_out | {12 }
	Port: fin_3_load_2_out | {12 }
	Port: fin_3_load_3_out | {12 }
	Port: xor_ln124_252_out | {12 }
	Port: xor_ln124_253_out | {12 }
	Port: xor_ln124_254_out | {12 }
	Port: xor_ln124_255_out | {12 }
	Port: fin_3_load_8_out | {12 }
	Port: fin_3_load_9_out | {12 }
	Port: fin_3_load_10_out | {12 }
	Port: fin_3_load_11_out | {12 }
	Port: xor_ln124_260_out | {12 }
	Port: xor_ln124_261_out | {12 }
	Port: xor_ln124_262_out | {12 }
	Port: xor_ln124_263_out | {12 }
	Port: clefia_s0 | {}
	Port: clefia_s1 | {}
 - Input state : 
	Port: clefia_Pipeline_ClefiaGfn4_label366 : zext_ln460 | {1 }
	Port: clefia_Pipeline_ClefiaGfn4_label366 : fin_3 | {1 2 3 4 5 6 7 8 9 }
	Port: clefia_Pipeline_ClefiaGfn4_label366 : rk | {1 2 3 4 5 }
	Port: clefia_Pipeline_ClefiaGfn4_label366 : clefia_s0 | {3 4 5 6 7 }
	Port: clefia_Pipeline_ClefiaGfn4_label366 : clefia_s1 | {3 4 5 6 7 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		idx109_i_load : 1
		empty : 2
		add_ln188 : 2
		rk_addr : 3
		fin_3_load : 1
		rk_load : 4
		add_ln121 : 3
		zext_ln121 : 4
		rk_addr_65 : 5
		fin_3_load_1 : 1
		rk_load_1 : 6
	State 2
		xor_ln124_248 : 1
		xor_ln124_249 : 1
		zext_ln121_237 : 1
		rk_addr_66 : 2
		fin_3_load_2 : 1
		rk_load_2 : 3
		zext_ln121_238 : 1
		rk_addr_67 : 2
		fin_3_load_3 : 1
		rk_load_3 : 3
	State 3
		xor_ln124_250 : 1
		xor_ln124_251 : 1
		clefia_s0_addr_20 : 1
		z : 2
		clefia_s1_addr_20 : 1
		z_68 : 2
		zext_ln121_239 : 1
		rk_addr_68 : 2
		fin_3_load_8 : 1
		rk_load_4 : 3
		zext_ln121_240 : 1
		rk_addr_69 : 2
		fin_3_load_9 : 1
		rk_load_5 : 3
	State 4
		add_ln188_1 : 1
		clefia_s0_addr_21 : 1
		z_69 : 2
		clefia_s1_addr_21 : 1
		z_70 : 2
		tmp : 1
		xor_ln132_100 : 1
		select_ln131_100 : 1
		trunc_ln134 : 2
		tmp_421 : 2
		x_assign_60 : 3
		tmp_430 : 1
		xor_ln132_105 : 1
		select_ln131_105 : 1
		trunc_ln134_180 : 2
		tmp_431 : 2
		x_assign_63 : 3
		tmp_432 : 2
		xor_ln132_106 : 4
		select_ln131_106 : 4
		trunc_ln134_181 : 5
		tmp_433 : 5
		tmp_434 : 2
		xor_ln132_107 : 4
		select_ln131_107 : 4
		trunc_ln134_182 : 5
		tmp_435 : 5
		xor_ln124_256 : 1
		xor_ln124_257 : 1
		zext_ln121_241 : 1
		rk_addr_70 : 2
		fin_3_load_10 : 1
		rk_load_6 : 3
		zext_ln121_242 : 1
		rk_addr_71 : 2
		fin_3_load_11 : 1
		rk_load_7 : 3
	State 5
		tmp_422 : 1
		xor_ln132_101 : 1
		select_ln131_101 : 1
		trunc_ln134_176 : 2
		tmp_423 : 2
		x_assign_61 : 3
		tmp_424 : 2
		xor_ln132_102 : 4
		select_ln131_102 : 4
		trunc_ln134_177 : 5
		tmp_425 : 5
		tmp_426 : 1
		xor_ln132_103 : 1
		select_ln131_103 : 1
		trunc_ln134_178 : 2
		tmp_427 : 2
		x_assign_62 : 3
		tmp_428 : 2
		xor_ln132_104 : 4
		select_ln131_104 : 4
		trunc_ln134_179 : 5
		tmp_429 : 5
		fin_3_load_4 : 1
		fin_3_load_5 : 1
		xor_ln124_258 : 1
		xor_ln124_259 : 1
		clefia_s1_addr_22 : 1
		z_71 : 2
		clefia_s0_addr_22 : 1
		z_72 : 2
		store_ln117 : 1
		store_ln117 : 1
	State 6
		xor_ln124 : 1
		xor_ln124_514 : 1
		xor_ln124_515 : 1
		xor_ln124_516 : 1
		xor_ln124_252 : 1
		xor_ln124_517 : 1
		xor_ln124_518 : 1
		xor_ln124_253 : 1
		fin_3_load_6 : 1
		fin_3_load_7 : 1
		clefia_s1_addr_23 : 1
		z_73 : 2
		clefia_s0_addr_23 : 1
		z_74 : 2
		tmp_436 : 1
		xor_ln132_108 : 1
		select_ln131_108 : 1
		trunc_ln134_183 : 2
		tmp_437 : 2
		x_assign_64 : 3
		tmp_438 : 2
		xor_ln132_109 : 4
		select_ln131_109 : 4
		trunc_ln134_184 : 5
		tmp_439 : 5
		x_assign_65 : 6
		tmp_440 : 5
		xor_ln132_110 : 7
		select_ln131_110 : 7
		trunc_ln134_185 : 8
		tmp_441 : 8
		tmp_450 : 1
		xor_ln132_115 : 1
		select_ln131_115 : 1
		trunc_ln134_190 : 2
		tmp_451 : 2
		x_assign_69 : 3
		tmp_452 : 2
		xor_ln132_116 : 4
		select_ln131_116 : 4
		trunc_ln134_191 : 5
		tmp_453 : 5
		x_assign_70 : 6
		tmp_454 : 5
		xor_ln132_117 : 7
		select_ln131_117 : 7
		trunc_ln134_192 : 8
		tmp_455 : 8
		xor_ln180 : 4
		store_ln117 : 1
		store_ln117 : 1
	State 7
		xor_ln124_521 : 1
		xor_ln124_522 : 1
		xor_ln124_523 : 1
		xor_ln124_524 : 1
		xor_ln124_254 : 1
		xor_ln124_525 : 1
		xor_ln124_526 : 1
		xor_ln124_527 : 1
		xor_ln124_528 : 1
		xor_ln124_255 : 1
		tmp_442 : 1
		xor_ln132_111 : 1
		select_ln131_111 : 1
		trunc_ln134_186 : 2
		tmp_443 : 2
		x_assign_66 : 3
		tmp_444 : 1
		xor_ln132_112 : 1
		select_ln131_112 : 1
		trunc_ln134_187 : 2
		tmp_445 : 2
		x_assign_67 : 3
		tmp_446 : 2
		xor_ln132_113 : 4
		select_ln131_113 : 4
		trunc_ln134_188 : 5
		tmp_447 : 5
		x_assign_68 : 6
		tmp_448 : 5
		xor_ln132_114 : 7
		select_ln131_114 : 7
		trunc_ln134_189 : 8
		tmp_449 : 8
		tmp_456 : 2
		xor_ln132_118 : 4
		select_ln131_118 : 4
		trunc_ln134_193 : 5
		tmp_457 : 5
		x_assign_71 : 6
		tmp_458 : 5
		xor_ln132_119 : 7
		select_ln131_119 : 7
		trunc_ln134_194 : 8
		tmp_459 : 8
		fin_3_load_12 : 1
		fin_3_load_13 : 1
		store_ln117 : 1
		store_ln117 : 1
	State 8
		xor_ln124_529 : 1
		xor_ln124_530 : 1
		xor_ln124_531 : 1
		xor_ln124_532 : 1
		xor_ln124_260 : 1
		xor_ln124_533 : 1
		xor_ln124_534 : 1
		xor_ln124_535 : 1
		xor_ln124_536 : 1
		xor_ln124_261 : 1
		fin_3_load_14 : 1
		fin_3_load_15 : 1
		store_ln117 : 1
		store_ln117 : 1
	State 9
		xor_ln124_537 : 1
		xor_ln124_540 : 1
	State 10
	State 11
	State 12
		br_ln193 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |          grp_fu_540         |    0    |    8    |
|          |          grp_fu_546         |    0    |    8    |
|          |     xor_ln132_100_fu_692    |    0    |    8    |
|          |     xor_ln132_105_fu_734    |    0    |    8    |
|          |     xor_ln132_106_fu_776    |    0    |    8    |
|          |     xor_ln132_107_fu_810    |    0    |    8    |
|          |     xor_ln132_101_fu_864    |    0    |    8    |
|          |     xor_ln132_102_fu_906    |    0    |    8    |
|          |     xor_ln132_103_fu_940    |    0    |    8    |
|          |     xor_ln132_104_fu_982    |    0    |    8    |
|          |      xor_ln124_fu_1035      |    0    |    8    |
|          |    xor_ln124_514_fu_1040    |    0    |    8    |
|          |    xor_ln124_515_fu_1046    |    0    |    8    |
|          |    xor_ln124_516_fu_1051    |    0    |    8    |
|          |    xor_ln124_252_fu_1057    |    0    |    8    |
|          |    xor_ln124_517_fu_1063    |    0    |    8    |
|          |    xor_ln124_518_fu_1069    |    0    |    8    |
|          |    xor_ln124_519_fu_1075    |    0    |    8    |
|          |    xor_ln124_520_fu_1079    |    0    |    8    |
|          |    xor_ln124_253_fu_1085    |    0    |    8    |
|          |    xor_ln132_108_fu_1109    |    0    |    8    |
|          |    xor_ln132_109_fu_1151    |    0    |    8    |
|          |    xor_ln132_110_fu_1193    |    0    |    8    |
|          |    xor_ln132_115_fu_1227    |    0    |    8    |
|          |    xor_ln132_116_fu_1269    |    0    |    8    |
|          |    xor_ln132_117_fu_1311    |    0    |    8    |
|          |      xor_ln180_fu_1337      |    0    |    8    |
|          |    xor_ln124_521_fu_1355    |    0    |    8    |
|          |    xor_ln124_522_fu_1361    |    0    |    8    |
|          |    xor_ln124_523_fu_1367    |    0    |    8    |
|    xor   |    xor_ln124_524_fu_1372    |    0    |    8    |
|          |    xor_ln124_254_fu_1377    |    0    |    8    |
|          |    xor_ln124_525_fu_1383    |    0    |    8    |
|          |    xor_ln124_526_fu_1389    |    0    |    8    |
|          |    xor_ln124_527_fu_1395    |    0    |    8    |
|          |    xor_ln124_528_fu_1400    |    0    |    8    |
|          |    xor_ln124_255_fu_1405    |    0    |    8    |
|          |    xor_ln132_111_fu_1419    |    0    |    8    |
|          |    xor_ln132_112_fu_1461    |    0    |    8    |
|          |    xor_ln132_113_fu_1503    |    0    |    8    |
|          |    xor_ln132_114_fu_1545    |    0    |    8    |
|          |    xor_ln132_118_fu_1579    |    0    |    8    |
|          |    xor_ln132_119_fu_1621    |    0    |    8    |
|          |    xor_ln124_529_fu_1671    |    0    |    8    |
|          |    xor_ln124_530_fu_1676    |    0    |    8    |
|          |    xor_ln124_531_fu_1682    |    0    |    8    |
|          |    xor_ln124_532_fu_1687    |    0    |    8    |
|          |    xor_ln124_260_fu_1693    |    0    |    8    |
|          |    xor_ln124_533_fu_1699    |    0    |    8    |
|          |    xor_ln124_534_fu_1704    |    0    |    8    |
|          |    xor_ln124_535_fu_1710    |    0    |    8    |
|          |    xor_ln124_536_fu_1715    |    0    |    8    |
|          |    xor_ln124_261_fu_1721    |    0    |    8    |
|          |    xor_ln124_537_fu_1727    |    0    |    8    |
|          |    xor_ln124_538_fu_1733    |    0    |    8    |
|          |    xor_ln124_539_fu_1737    |    0    |    8    |
|          |    xor_ln124_262_fu_1742    |    0    |    8    |
|          |    xor_ln124_540_fu_1748    |    0    |    8    |
|          |    xor_ln124_541_fu_1754    |    0    |    8    |
|          |    xor_ln124_542_fu_1758    |    0    |    8    |
|          |    xor_ln124_263_fu_1763    |    0    |    8    |
|----------|-----------------------------|---------|---------|
|          |       add_ln188_fu_597      |    0    |    71   |
|          |       add_ln121_fu_604      |    0    |    15   |
|          |     add_ln121_111_fu_615    |    0    |    15   |
|          |     add_ln121_112_fu_625    |    0    |    15   |
|    add   |     add_ln121_113_fu_645    |    0    |    15   |
|          |     add_ln121_114_fu_655    |    0    |    15   |
|          |      add_ln188_1_fu_668     |    0    |    39   |
|          |     add_ln121_115_fu_836    |    0    |    15   |
|          |     add_ln121_116_fu_846    |    0    |    15   |
|----------|-----------------------------|---------|---------|
|          |   select_ln131_100_fu_698   |    0    |    8    |
|          |   select_ln131_105_fu_740   |    0    |    8    |
|          |   select_ln131_106_fu_782   |    0    |    8    |
|          |   select_ln131_107_fu_816   |    0    |    8    |
|          |   select_ln131_101_fu_870   |    0    |    8    |
|          |   select_ln131_102_fu_912   |    0    |    8    |
|          |   select_ln131_103_fu_946   |    0    |    8    |
|          |   select_ln131_104_fu_988   |    0    |    8    |
|          |   select_ln131_108_fu_1115  |    0    |    8    |
|  select  |   select_ln131_109_fu_1157  |    0    |    8    |
|          |   select_ln131_110_fu_1199  |    0    |    8    |
|          |   select_ln131_115_fu_1233  |    0    |    8    |
|          |   select_ln131_116_fu_1275  |    0    |    8    |
|          |   select_ln131_117_fu_1317  |    0    |    8    |
|          |   select_ln131_111_fu_1425  |    0    |    8    |
|          |   select_ln131_112_fu_1467  |    0    |    8    |
|          |   select_ln131_113_fu_1509  |    0    |    8    |
|          |   select_ln131_114_fu_1551  |    0    |    8    |
|          |   select_ln131_118_fu_1585  |    0    |    8    |
|          |   select_ln131_119_fu_1627  |    0    |    8    |
|----------|-----------------------------|---------|---------|
|   icmp   |      icmp_ln197_fu_1018     |    0    |    18   |
|          |      icmp_ln193_fu_1769     |    0    |    18   |
|----------|-----------------------------|---------|---------|
|   read   | zext_ln460_read_read_fu_122 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |   write_ln124_write_fu_128  |    0    |    0    |
|          |   write_ln124_write_fu_135  |    0    |    0    |
|          |   write_ln124_write_fu_142  |    0    |    0    |
|          |   write_ln124_write_fu_149  |    0    |    0    |
|          |   write_ln124_write_fu_156  |    0    |    0    |
|          |   write_ln124_write_fu_163  |    0    |    0    |
|          |   write_ln124_write_fu_170  |    0    |    0    |
|   write  |   write_ln124_write_fu_177  |    0    |    0    |
|          |   write_ln124_write_fu_184  |    0    |    0    |
|          |   write_ln124_write_fu_191  |    0    |    0    |
|          |   write_ln124_write_fu_198  |    0    |    0    |
|          |   write_ln124_write_fu_205  |    0    |    0    |
|          |   write_ln124_write_fu_212  |    0    |    0    |
|          |   write_ln124_write_fu_219  |    0    |    0    |
|          |   write_ln124_write_fu_226  |    0    |    0    |
|          |   write_ln124_write_fu_233  |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |    zext_ln460_cast_fu_576   |    0    |    0    |
|          |      zext_ln121_fu_610      |    0    |    0    |
|          |    zext_ln121_237_fu_620    |    0    |    0    |
|          |    zext_ln121_238_fu_630    |    0    |    0    |
|          |      zext_ln150_fu_635      |    0    |    0    |
|          |      zext_ln151_fu_640      |    0    |    0    |
|          |    zext_ln121_239_fu_650    |    0    |    0    |
|   zext   |    zext_ln121_240_fu_660    |    0    |    0    |
|          |      zext_ln152_fu_674      |    0    |    0    |
|          |      zext_ln153_fu_679      |    0    |    0    |
|          |    zext_ln121_241_fu_841    |    0    |    0    |
|          |    zext_ln121_242_fu_851    |    0    |    0    |
|          |      zext_ln173_fu_1008     |    0    |    0    |
|          |      zext_ln174_fu_1013     |    0    |    0    |
|          |      zext_ln175_fu_1091     |    0    |    0    |
|          |      zext_ln176_fu_1096     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |         empty_fu_593        |    0    |    0    |
|          |      trunc_ln134_fu_706     |    0    |    0    |
|          |    trunc_ln134_180_fu_748   |    0    |    0    |
|          |    trunc_ln134_181_fu_790   |    0    |    0    |
|          |    trunc_ln134_182_fu_824   |    0    |    0    |
|          |    trunc_ln134_176_fu_878   |    0    |    0    |
|          |    trunc_ln134_177_fu_920   |    0    |    0    |
|          |    trunc_ln134_178_fu_954   |    0    |    0    |
|          |    trunc_ln134_179_fu_996   |    0    |    0    |
|          |   trunc_ln134_183_fu_1123   |    0    |    0    |
|   trunc  |   trunc_ln134_184_fu_1165   |    0    |    0    |
|          |   trunc_ln134_185_fu_1207   |    0    |    0    |
|          |   trunc_ln134_190_fu_1241   |    0    |    0    |
|          |   trunc_ln134_191_fu_1283   |    0    |    0    |
|          |   trunc_ln134_192_fu_1325   |    0    |    0    |
|          |   trunc_ln134_186_fu_1433   |    0    |    0    |
|          |   trunc_ln134_187_fu_1475   |    0    |    0    |
|          |   trunc_ln134_188_fu_1517   |    0    |    0    |
|          |   trunc_ln134_189_fu_1559   |    0    |    0    |
|          |   trunc_ln134_193_fu_1593   |    0    |    0    |
|          |   trunc_ln134_194_fu_1635   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |          tmp_fu_684         |    0    |    0    |
|          |        tmp_421_fu_710       |    0    |    0    |
|          |        tmp_430_fu_726       |    0    |    0    |
|          |        tmp_431_fu_752       |    0    |    0    |
|          |        tmp_432_fu_768       |    0    |    0    |
|          |        tmp_433_fu_794       |    0    |    0    |
|          |        tmp_434_fu_802       |    0    |    0    |
|          |        tmp_435_fu_828       |    0    |    0    |
|          |        tmp_422_fu_856       |    0    |    0    |
|          |        tmp_423_fu_882       |    0    |    0    |
|          |        tmp_424_fu_898       |    0    |    0    |
|          |        tmp_425_fu_924       |    0    |    0    |
|          |        tmp_426_fu_932       |    0    |    0    |
|          |        tmp_427_fu_958       |    0    |    0    |
|          |        tmp_428_fu_974       |    0    |    0    |
|          |       tmp_429_fu_1000       |    0    |    0    |
|          |       tmp_436_fu_1101       |    0    |    0    |
|          |       tmp_437_fu_1127       |    0    |    0    |
|          |       tmp_438_fu_1143       |    0    |    0    |
| bitselect|       tmp_439_fu_1169       |    0    |    0    |
|          |       tmp_440_fu_1185       |    0    |    0    |
|          |       tmp_441_fu_1211       |    0    |    0    |
|          |       tmp_450_fu_1219       |    0    |    0    |
|          |       tmp_451_fu_1245       |    0    |    0    |
|          |       tmp_452_fu_1261       |    0    |    0    |
|          |       tmp_453_fu_1287       |    0    |    0    |
|          |       tmp_454_fu_1303       |    0    |    0    |
|          |       tmp_455_fu_1329       |    0    |    0    |
|          |       tmp_442_fu_1411       |    0    |    0    |
|          |       tmp_443_fu_1437       |    0    |    0    |
|          |       tmp_444_fu_1453       |    0    |    0    |
|          |       tmp_445_fu_1479       |    0    |    0    |
|          |       tmp_446_fu_1495       |    0    |    0    |
|          |       tmp_447_fu_1521       |    0    |    0    |
|          |       tmp_448_fu_1537       |    0    |    0    |
|          |       tmp_449_fu_1563       |    0    |    0    |
|          |       tmp_456_fu_1571       |    0    |    0    |
|          |       tmp_457_fu_1597       |    0    |    0    |
|          |       tmp_458_fu_1613       |    0    |    0    |
|          |       tmp_459_fu_1639       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |      x_assign_60_fu_718     |    0    |    0    |
|          |      x_assign_63_fu_760     |    0    |    0    |
|          |      x_assign_61_fu_890     |    0    |    0    |
|          |      x_assign_62_fu_966     |    0    |    0    |
|          |     or_ln134_39_fu_1023     |    0    |    0    |
|          |     or_ln134_40_fu_1029     |    0    |    0    |
|          |     x_assign_64_fu_1135     |    0    |    0    |
|          |     x_assign_65_fu_1177     |    0    |    0    |
|          |     x_assign_69_fu_1253     |    0    |    0    |
|bitconcatenate|     x_assign_70_fu_1295     |    0    |    0    |
|          |     or_ln134_41_fu_1343     |    0    |    0    |
|          |     or_ln134_42_fu_1349     |    0    |    0    |
|          |     x_assign_66_fu_1445     |    0    |    0    |
|          |     x_assign_67_fu_1487     |    0    |    0    |
|          |     x_assign_68_fu_1529     |    0    |    0    |
|          |     x_assign_71_fu_1605     |    0    |    0    |
|          |     or_ln134_43_fu_1647     |    0    |    0    |
|          |     or_ln134_44_fu_1653     |    0    |    0    |
|          |     or_ln134_45_fu_1659     |    0    |    0    |
|          |     or_ln134_46_fu_1665     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   899   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|   add_ln188_1_reg_1915   |   32   |
|    add_ln188_reg_1816    |   64   |
|clefia_s0_addr_20_reg_1885|    8   |
|clefia_s0_addr_21_reg_1922|    8   |
|clefia_s0_addr_22_reg_2045|    8   |
|clefia_s0_addr_23_reg_2081|    8   |
|clefia_s1_addr_20_reg_1890|    8   |
|clefia_s1_addr_21_reg_1927|    8   |
|clefia_s1_addr_22_reg_2040|    8   |
|clefia_s1_addr_23_reg_2076|    8   |
|   dec12_i_in_i_reg_1789  |   32   |
|      empty_reg_1806      |    8   |
|  fin_3_addr_10_reg_1986  |    4   |
|  fin_3_addr_11_reg_1991  |    4   |
|  fin_3_addr_12_reg_1831  |    4   |
|  fin_3_addr_13_reg_1836  |    4   |
|  fin_3_addr_14_reg_1796  |    4   |
|  fin_3_addr_15_reg_1801  |    4   |
|   fin_3_addr_1_reg_2171  |    4   |
|   fin_3_addr_2_reg_2112  |    4   |
|   fin_3_addr_3_reg_2117  |    4   |
|   fin_3_addr_4_reg_1905  |    4   |
|   fin_3_addr_5_reg_1910  |    4   |
|   fin_3_addr_6_reg_1863  |    4   |
|   fin_3_addr_7_reg_1868  |    4   |
|   fin_3_addr_8_reg_2054  |    4   |
|   fin_3_addr_9_reg_2059  |    4   |
|    fin_3_addr_reg_2166   |    4   |
|  fin_3_load_10_reg_2028  |    8   |
|  fin_3_load_11_reg_2034  |    8   |
|   fin_3_load_1_reg_1847  |    8   |
|   fin_3_load_2_reg_1873  |    8   |
|   fin_3_load_3_reg_1879  |    8   |
|   fin_3_load_8_reg_1964  |    8   |
|   fin_3_load_9_reg_1970  |    8   |
|    fin_3_load_reg_1841   |    8   |
|    icmp_ln197_reg_2050   |    1   |
|     idx109_i_reg_1782    |   64   |
|   or_ln134_43_reg_2176   |    8   |
|   or_ln134_44_reg_2181   |    8   |
|   or_ln134_45_reg_2186   |    8   |
|   or_ln134_46_reg_2191   |    8   |
|          reg_552         |    8   |
|          reg_556         |    8   |
|          reg_560         |    8   |
|          reg_564         |    8   |
|          reg_568         |    8   |
|          reg_572         |    8   |
|    rk_addr_65_reg_1826   |    8   |
|    rk_addr_66_reg_1853   |    8   |
|    rk_addr_67_reg_1858   |    8   |
|    rk_addr_68_reg_1895   |    8   |
|    rk_addr_69_reg_1900   |    8   |
|    rk_addr_70_reg_1976   |    8   |
|    rk_addr_71_reg_1981   |    8   |
|     rk_addr_reg_1821     |    8   |
|     tmp_425_reg_2007     |    1   |
|     tmp_429_reg_2023     |    1   |
|     tmp_433_reg_1949     |    1   |
|     tmp_435_reg_1959     |    1   |
|     tmp_441_reg_2091     |    1   |
|     tmp_449_reg_2151     |    1   |
|     tmp_455_reg_2101     |    1   |
|     tmp_459_reg_2161     |    1   |
| trunc_ln134_177_reg_2002 |    7   |
| trunc_ln134_179_reg_2018 |    7   |
| trunc_ln134_181_reg_1944 |    7   |
| trunc_ln134_182_reg_1954 |    7   |
| trunc_ln134_185_reg_2086 |    7   |
| trunc_ln134_189_reg_2146 |    7   |
| trunc_ln134_192_reg_2096 |    7   |
| trunc_ln134_194_reg_2156 |    7   |
|   x_assign_60_reg_1932   |    8   |
|   x_assign_61_reg_1996   |    8   |
|   x_assign_62_reg_2012   |    8   |
|   x_assign_63_reg_1938   |    8   |
|   x_assign_66_reg_2134   |    8   |
|   x_assign_67_reg_2140   |    8   |
|  xor_ln124_252_reg_2064  |    8   |
|  xor_ln124_253_reg_2070  |    8   |
|  xor_ln124_254_reg_2122  |    8   |
|  xor_ln124_255_reg_2128  |    8   |
|  xor_ln124_260_reg_2196  |    8   |
|  xor_ln124_261_reg_2202  |    8   |
|  xor_ln124_262_reg_2208  |    8   |
|  xor_ln124_263_reg_2214  |    8   |
|    xor_ln180_reg_2106    |    8   |
+--------------------------+--------+
|           Total          |   721  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_263 |  p0  |  16  |   4  |   64   ||    65   |
| grp_access_fu_263 |  p1  |   8  |   8  |   64   ||    42   |
| grp_access_fu_263 |  p2  |  16  |   0  |    0   ||    65   |
| grp_access_fu_263 |  p4  |   8  |   4  |   32   ||    42   |
| grp_access_fu_273 |  p0  |   8  |   8  |   64   ||    42   |
| grp_access_fu_273 |  p2  |   8  |   0  |    0   ||    42   |
| grp_access_fu_349 |  p0  |   8  |   8  |   64   ||    42   |
| grp_access_fu_362 |  p0  |   8  |   8  |   64   ||    42   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   352  || 17.9508 ||   382   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   899  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   17   |    -   |   382  |
|  Register |    -   |   721  |    -   |
+-----------+--------+--------+--------+
|   Total   |   17   |   721  |  1281  |
+-----------+--------+--------+--------+
