
014_FreeRTOS_SOFTWARE_TIMERS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005958  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000134  08005ae8  08005ae8  00015ae8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005c1c  08005c1c  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  08005c1c  08005c1c  00015c1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005c24  08005c24  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005c24  08005c24  00015c24  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005c28  08005c28  00015c28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08005c2c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020074  2**0
                  CONTENTS
 10 .bss          00004acc  20000074  20000074  00020074  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20004b40  20004b40  00020074  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 13 .debug_info   000187d0  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000030e0  00000000  00000000  00038874  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000013b0  00000000  00000000  0003b958  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001298  00000000  00000000  0003cd08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000032af  00000000  00000000  0003dfa0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00015506  00000000  00000000  0004124f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d4b86  00000000  00000000  00056755  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0012b2db  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005844  00000000  00000000  0012b32c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000074 	.word	0x20000074
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08005ad0 	.word	0x08005ad0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000078 	.word	0x20000078
 80001cc:	08005ad0 	.word	0x08005ad0

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b974 	b.w	8000570 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	468e      	mov	lr, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d14d      	bne.n	800034a <__udivmoddi4+0xaa>
 80002ae:	428a      	cmp	r2, r1
 80002b0:	4694      	mov	ip, r2
 80002b2:	d969      	bls.n	8000388 <__udivmoddi4+0xe8>
 80002b4:	fab2 f282 	clz	r2, r2
 80002b8:	b152      	cbz	r2, 80002d0 <__udivmoddi4+0x30>
 80002ba:	fa01 f302 	lsl.w	r3, r1, r2
 80002be:	f1c2 0120 	rsb	r1, r2, #32
 80002c2:	fa20 f101 	lsr.w	r1, r0, r1
 80002c6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ca:	ea41 0e03 	orr.w	lr, r1, r3
 80002ce:	4094      	lsls	r4, r2
 80002d0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002d4:	0c21      	lsrs	r1, r4, #16
 80002d6:	fbbe f6f8 	udiv	r6, lr, r8
 80002da:	fa1f f78c 	uxth.w	r7, ip
 80002de:	fb08 e316 	mls	r3, r8, r6, lr
 80002e2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002e6:	fb06 f107 	mul.w	r1, r6, r7
 80002ea:	4299      	cmp	r1, r3
 80002ec:	d90a      	bls.n	8000304 <__udivmoddi4+0x64>
 80002ee:	eb1c 0303 	adds.w	r3, ip, r3
 80002f2:	f106 30ff 	add.w	r0, r6, #4294967295
 80002f6:	f080 811f 	bcs.w	8000538 <__udivmoddi4+0x298>
 80002fa:	4299      	cmp	r1, r3
 80002fc:	f240 811c 	bls.w	8000538 <__udivmoddi4+0x298>
 8000300:	3e02      	subs	r6, #2
 8000302:	4463      	add	r3, ip
 8000304:	1a5b      	subs	r3, r3, r1
 8000306:	b2a4      	uxth	r4, r4
 8000308:	fbb3 f0f8 	udiv	r0, r3, r8
 800030c:	fb08 3310 	mls	r3, r8, r0, r3
 8000310:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000314:	fb00 f707 	mul.w	r7, r0, r7
 8000318:	42a7      	cmp	r7, r4
 800031a:	d90a      	bls.n	8000332 <__udivmoddi4+0x92>
 800031c:	eb1c 0404 	adds.w	r4, ip, r4
 8000320:	f100 33ff 	add.w	r3, r0, #4294967295
 8000324:	f080 810a 	bcs.w	800053c <__udivmoddi4+0x29c>
 8000328:	42a7      	cmp	r7, r4
 800032a:	f240 8107 	bls.w	800053c <__udivmoddi4+0x29c>
 800032e:	4464      	add	r4, ip
 8000330:	3802      	subs	r0, #2
 8000332:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000336:	1be4      	subs	r4, r4, r7
 8000338:	2600      	movs	r6, #0
 800033a:	b11d      	cbz	r5, 8000344 <__udivmoddi4+0xa4>
 800033c:	40d4      	lsrs	r4, r2
 800033e:	2300      	movs	r3, #0
 8000340:	e9c5 4300 	strd	r4, r3, [r5]
 8000344:	4631      	mov	r1, r6
 8000346:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800034a:	428b      	cmp	r3, r1
 800034c:	d909      	bls.n	8000362 <__udivmoddi4+0xc2>
 800034e:	2d00      	cmp	r5, #0
 8000350:	f000 80ef 	beq.w	8000532 <__udivmoddi4+0x292>
 8000354:	2600      	movs	r6, #0
 8000356:	e9c5 0100 	strd	r0, r1, [r5]
 800035a:	4630      	mov	r0, r6
 800035c:	4631      	mov	r1, r6
 800035e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000362:	fab3 f683 	clz	r6, r3
 8000366:	2e00      	cmp	r6, #0
 8000368:	d14a      	bne.n	8000400 <__udivmoddi4+0x160>
 800036a:	428b      	cmp	r3, r1
 800036c:	d302      	bcc.n	8000374 <__udivmoddi4+0xd4>
 800036e:	4282      	cmp	r2, r0
 8000370:	f200 80f9 	bhi.w	8000566 <__udivmoddi4+0x2c6>
 8000374:	1a84      	subs	r4, r0, r2
 8000376:	eb61 0303 	sbc.w	r3, r1, r3
 800037a:	2001      	movs	r0, #1
 800037c:	469e      	mov	lr, r3
 800037e:	2d00      	cmp	r5, #0
 8000380:	d0e0      	beq.n	8000344 <__udivmoddi4+0xa4>
 8000382:	e9c5 4e00 	strd	r4, lr, [r5]
 8000386:	e7dd      	b.n	8000344 <__udivmoddi4+0xa4>
 8000388:	b902      	cbnz	r2, 800038c <__udivmoddi4+0xec>
 800038a:	deff      	udf	#255	; 0xff
 800038c:	fab2 f282 	clz	r2, r2
 8000390:	2a00      	cmp	r2, #0
 8000392:	f040 8092 	bne.w	80004ba <__udivmoddi4+0x21a>
 8000396:	eba1 010c 	sub.w	r1, r1, ip
 800039a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800039e:	fa1f fe8c 	uxth.w	lr, ip
 80003a2:	2601      	movs	r6, #1
 80003a4:	0c20      	lsrs	r0, r4, #16
 80003a6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003aa:	fb07 1113 	mls	r1, r7, r3, r1
 80003ae:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003b2:	fb0e f003 	mul.w	r0, lr, r3
 80003b6:	4288      	cmp	r0, r1
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x12c>
 80003ba:	eb1c 0101 	adds.w	r1, ip, r1
 80003be:	f103 38ff 	add.w	r8, r3, #4294967295
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x12a>
 80003c4:	4288      	cmp	r0, r1
 80003c6:	f200 80cb 	bhi.w	8000560 <__udivmoddi4+0x2c0>
 80003ca:	4643      	mov	r3, r8
 80003cc:	1a09      	subs	r1, r1, r0
 80003ce:	b2a4      	uxth	r4, r4
 80003d0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003d4:	fb07 1110 	mls	r1, r7, r0, r1
 80003d8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003dc:	fb0e fe00 	mul.w	lr, lr, r0
 80003e0:	45a6      	cmp	lr, r4
 80003e2:	d908      	bls.n	80003f6 <__udivmoddi4+0x156>
 80003e4:	eb1c 0404 	adds.w	r4, ip, r4
 80003e8:	f100 31ff 	add.w	r1, r0, #4294967295
 80003ec:	d202      	bcs.n	80003f4 <__udivmoddi4+0x154>
 80003ee:	45a6      	cmp	lr, r4
 80003f0:	f200 80bb 	bhi.w	800056a <__udivmoddi4+0x2ca>
 80003f4:	4608      	mov	r0, r1
 80003f6:	eba4 040e 	sub.w	r4, r4, lr
 80003fa:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80003fe:	e79c      	b.n	800033a <__udivmoddi4+0x9a>
 8000400:	f1c6 0720 	rsb	r7, r6, #32
 8000404:	40b3      	lsls	r3, r6
 8000406:	fa22 fc07 	lsr.w	ip, r2, r7
 800040a:	ea4c 0c03 	orr.w	ip, ip, r3
 800040e:	fa20 f407 	lsr.w	r4, r0, r7
 8000412:	fa01 f306 	lsl.w	r3, r1, r6
 8000416:	431c      	orrs	r4, r3
 8000418:	40f9      	lsrs	r1, r7
 800041a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800041e:	fa00 f306 	lsl.w	r3, r0, r6
 8000422:	fbb1 f8f9 	udiv	r8, r1, r9
 8000426:	0c20      	lsrs	r0, r4, #16
 8000428:	fa1f fe8c 	uxth.w	lr, ip
 800042c:	fb09 1118 	mls	r1, r9, r8, r1
 8000430:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000434:	fb08 f00e 	mul.w	r0, r8, lr
 8000438:	4288      	cmp	r0, r1
 800043a:	fa02 f206 	lsl.w	r2, r2, r6
 800043e:	d90b      	bls.n	8000458 <__udivmoddi4+0x1b8>
 8000440:	eb1c 0101 	adds.w	r1, ip, r1
 8000444:	f108 3aff 	add.w	sl, r8, #4294967295
 8000448:	f080 8088 	bcs.w	800055c <__udivmoddi4+0x2bc>
 800044c:	4288      	cmp	r0, r1
 800044e:	f240 8085 	bls.w	800055c <__udivmoddi4+0x2bc>
 8000452:	f1a8 0802 	sub.w	r8, r8, #2
 8000456:	4461      	add	r1, ip
 8000458:	1a09      	subs	r1, r1, r0
 800045a:	b2a4      	uxth	r4, r4
 800045c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000460:	fb09 1110 	mls	r1, r9, r0, r1
 8000464:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000468:	fb00 fe0e 	mul.w	lr, r0, lr
 800046c:	458e      	cmp	lr, r1
 800046e:	d908      	bls.n	8000482 <__udivmoddi4+0x1e2>
 8000470:	eb1c 0101 	adds.w	r1, ip, r1
 8000474:	f100 34ff 	add.w	r4, r0, #4294967295
 8000478:	d26c      	bcs.n	8000554 <__udivmoddi4+0x2b4>
 800047a:	458e      	cmp	lr, r1
 800047c:	d96a      	bls.n	8000554 <__udivmoddi4+0x2b4>
 800047e:	3802      	subs	r0, #2
 8000480:	4461      	add	r1, ip
 8000482:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000486:	fba0 9402 	umull	r9, r4, r0, r2
 800048a:	eba1 010e 	sub.w	r1, r1, lr
 800048e:	42a1      	cmp	r1, r4
 8000490:	46c8      	mov	r8, r9
 8000492:	46a6      	mov	lr, r4
 8000494:	d356      	bcc.n	8000544 <__udivmoddi4+0x2a4>
 8000496:	d053      	beq.n	8000540 <__udivmoddi4+0x2a0>
 8000498:	b15d      	cbz	r5, 80004b2 <__udivmoddi4+0x212>
 800049a:	ebb3 0208 	subs.w	r2, r3, r8
 800049e:	eb61 010e 	sbc.w	r1, r1, lr
 80004a2:	fa01 f707 	lsl.w	r7, r1, r7
 80004a6:	fa22 f306 	lsr.w	r3, r2, r6
 80004aa:	40f1      	lsrs	r1, r6
 80004ac:	431f      	orrs	r7, r3
 80004ae:	e9c5 7100 	strd	r7, r1, [r5]
 80004b2:	2600      	movs	r6, #0
 80004b4:	4631      	mov	r1, r6
 80004b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	40d8      	lsrs	r0, r3
 80004c0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c4:	fa21 f303 	lsr.w	r3, r1, r3
 80004c8:	4091      	lsls	r1, r2
 80004ca:	4301      	orrs	r1, r0
 80004cc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004d0:	fa1f fe8c 	uxth.w	lr, ip
 80004d4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004d8:	fb07 3610 	mls	r6, r7, r0, r3
 80004dc:	0c0b      	lsrs	r3, r1, #16
 80004de:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004e2:	fb00 f60e 	mul.w	r6, r0, lr
 80004e6:	429e      	cmp	r6, r3
 80004e8:	fa04 f402 	lsl.w	r4, r4, r2
 80004ec:	d908      	bls.n	8000500 <__udivmoddi4+0x260>
 80004ee:	eb1c 0303 	adds.w	r3, ip, r3
 80004f2:	f100 38ff 	add.w	r8, r0, #4294967295
 80004f6:	d22f      	bcs.n	8000558 <__udivmoddi4+0x2b8>
 80004f8:	429e      	cmp	r6, r3
 80004fa:	d92d      	bls.n	8000558 <__udivmoddi4+0x2b8>
 80004fc:	3802      	subs	r0, #2
 80004fe:	4463      	add	r3, ip
 8000500:	1b9b      	subs	r3, r3, r6
 8000502:	b289      	uxth	r1, r1
 8000504:	fbb3 f6f7 	udiv	r6, r3, r7
 8000508:	fb07 3316 	mls	r3, r7, r6, r3
 800050c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000510:	fb06 f30e 	mul.w	r3, r6, lr
 8000514:	428b      	cmp	r3, r1
 8000516:	d908      	bls.n	800052a <__udivmoddi4+0x28a>
 8000518:	eb1c 0101 	adds.w	r1, ip, r1
 800051c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000520:	d216      	bcs.n	8000550 <__udivmoddi4+0x2b0>
 8000522:	428b      	cmp	r3, r1
 8000524:	d914      	bls.n	8000550 <__udivmoddi4+0x2b0>
 8000526:	3e02      	subs	r6, #2
 8000528:	4461      	add	r1, ip
 800052a:	1ac9      	subs	r1, r1, r3
 800052c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000530:	e738      	b.n	80003a4 <__udivmoddi4+0x104>
 8000532:	462e      	mov	r6, r5
 8000534:	4628      	mov	r0, r5
 8000536:	e705      	b.n	8000344 <__udivmoddi4+0xa4>
 8000538:	4606      	mov	r6, r0
 800053a:	e6e3      	b.n	8000304 <__udivmoddi4+0x64>
 800053c:	4618      	mov	r0, r3
 800053e:	e6f8      	b.n	8000332 <__udivmoddi4+0x92>
 8000540:	454b      	cmp	r3, r9
 8000542:	d2a9      	bcs.n	8000498 <__udivmoddi4+0x1f8>
 8000544:	ebb9 0802 	subs.w	r8, r9, r2
 8000548:	eb64 0e0c 	sbc.w	lr, r4, ip
 800054c:	3801      	subs	r0, #1
 800054e:	e7a3      	b.n	8000498 <__udivmoddi4+0x1f8>
 8000550:	4646      	mov	r6, r8
 8000552:	e7ea      	b.n	800052a <__udivmoddi4+0x28a>
 8000554:	4620      	mov	r0, r4
 8000556:	e794      	b.n	8000482 <__udivmoddi4+0x1e2>
 8000558:	4640      	mov	r0, r8
 800055a:	e7d1      	b.n	8000500 <__udivmoddi4+0x260>
 800055c:	46d0      	mov	r8, sl
 800055e:	e77b      	b.n	8000458 <__udivmoddi4+0x1b8>
 8000560:	3b02      	subs	r3, #2
 8000562:	4461      	add	r1, ip
 8000564:	e732      	b.n	80003cc <__udivmoddi4+0x12c>
 8000566:	4630      	mov	r0, r6
 8000568:	e709      	b.n	800037e <__udivmoddi4+0xde>
 800056a:	4464      	add	r4, ip
 800056c:	3802      	subs	r0, #2
 800056e:	e742      	b.n	80003f6 <__udivmoddi4+0x156>

08000570 <__aeabi_idiv0>:
 8000570:	4770      	bx	lr
 8000572:	bf00      	nop

08000574 <prvAutoReloadTimerCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
static void prvAutoReloadTimerCallback(TimerHandle_t xTimer)
{
 8000574:	b580      	push	{r7, lr}
 8000576:	b090      	sub	sp, #64	; 0x40
 8000578:	af00      	add	r7, sp, #0
 800057a:	6078      	str	r0, [r7, #4]
	TickType_t xTimeNow;
	xTimeNow = xTaskGetTickCount();
 800057c:	f003 f998 	bl	80038b0 <xTaskGetTickCount>
 8000580:	63f8      	str	r0, [r7, #60]	; 0x3c
	char buffer[50];
	sprintf(buffer, "Auto-Reload timer callback executing! : %d\r\n",xTimeNow);
 8000582:	f107 0308 	add.w	r3, r7, #8
 8000586:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8000588:	4907      	ldr	r1, [pc, #28]	; (80005a8 <prvAutoReloadTimerCallback+0x34>)
 800058a:	4618      	mov	r0, r3
 800058c:	f004 fee6 	bl	800535c <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t *)buffer, 50, HAL_MAX_DELAY);
 8000590:	f107 0108 	add.w	r1, r7, #8
 8000594:	f04f 33ff 	mov.w	r3, #4294967295
 8000598:	2232      	movs	r2, #50	; 0x32
 800059a:	4804      	ldr	r0, [pc, #16]	; (80005ac <prvAutoReloadTimerCallback+0x38>)
 800059c:	f001 fd9f 	bl	80020de <HAL_UART_Transmit>

	//ulCallCount++;
}
 80005a0:	bf00      	nop
 80005a2:	3740      	adds	r7, #64	; 0x40
 80005a4:	46bd      	mov	sp, r7
 80005a6:	bd80      	pop	{r7, pc}
 80005a8:	08005ae8 	.word	0x08005ae8
 80005ac:	20000090 	.word	0x20000090

080005b0 <prvOneShotTimerCallback>:

static void prvOneShotTimerCallback(TimerHandle_t xTimer)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	b090      	sub	sp, #64	; 0x40
 80005b4:	af00      	add	r7, sp, #0
 80005b6:	6078      	str	r0, [r7, #4]
	TickType_t xTimeNow;
	char buffer[50];
	xTimeNow = xTaskGetTickCount();
 80005b8:	f003 f97a 	bl	80038b0 <xTaskGetTickCount>
 80005bc:	63f8      	str	r0, [r7, #60]	; 0x3c
	sprintf(buffer, "One-Shot timer callback executing! : %d\r\n",xTimeNow);
 80005be:	f107 0308 	add.w	r3, r7, #8
 80005c2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80005c4:	4907      	ldr	r1, [pc, #28]	; (80005e4 <prvOneShotTimerCallback+0x34>)
 80005c6:	4618      	mov	r0, r3
 80005c8:	f004 fec8 	bl	800535c <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t*)buffer, 50, HAL_MAX_DELAY);
 80005cc:	f107 0108 	add.w	r1, r7, #8
 80005d0:	f04f 33ff 	mov.w	r3, #4294967295
 80005d4:	2232      	movs	r2, #50	; 0x32
 80005d6:	4804      	ldr	r0, [pc, #16]	; (80005e8 <prvOneShotTimerCallback+0x38>)
 80005d8:	f001 fd81 	bl	80020de <HAL_UART_Transmit>
}
 80005dc:	bf00      	nop
 80005de:	3740      	adds	r7, #64	; 0x40
 80005e0:	46bd      	mov	sp, r7
 80005e2:	bd80      	pop	{r7, pc}
 80005e4:	08005b18 	.word	0x08005b18
 80005e8:	20000090 	.word	0x20000090

080005ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b086      	sub	sp, #24
 80005f0:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005f2:	f000 fad5 	bl	8000ba0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005f6:	f000 f845 	bl	8000684 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005fa:	f000 f8d7 	bl	80007ac <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80005fe:	f000 f8ab 	bl	8000758 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  TimerHandle_t xAutoReloadTimer, xOneShotTimer;
  BaseType_t xTimer1Started, xTimer2Started;

  xOneShotTimer = xTimerCreate("OneShot", mainOne_SHOT_TIMER_PERIOD, pdFALSE, 0, prvOneShotTimerCallback);
 8000602:	4b1c      	ldr	r3, [pc, #112]	; (8000674 <main+0x88>)
 8000604:	9300      	str	r3, [sp, #0]
 8000606:	2300      	movs	r3, #0
 8000608:	2200      	movs	r2, #0
 800060a:	f640 5105 	movw	r1, #3333	; 0xd05
 800060e:	481a      	ldr	r0, [pc, #104]	; (8000678 <main+0x8c>)
 8000610:	f003 fdb6 	bl	8004180 <xTimerCreate>
 8000614:	60f8      	str	r0, [r7, #12]
  xAutoReloadTimer = xTimerCreate("AutoReload", mainAUTO_RELOAD_TIMER_PERIOD, pdTRUE,0, prvAutoReloadTimerCallback);
 8000616:	4b19      	ldr	r3, [pc, #100]	; (800067c <main+0x90>)
 8000618:	9300      	str	r3, [sp, #0]
 800061a:	2300      	movs	r3, #0
 800061c:	2201      	movs	r2, #1
 800061e:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000622:	4817      	ldr	r0, [pc, #92]	; (8000680 <main+0x94>)
 8000624:	f003 fdac 	bl	8004180 <xTimerCreate>
 8000628:	60b8      	str	r0, [r7, #8]

  if((xOneShotTimer != NULL) && (xAutoReloadTimer != NULL))
 800062a:	68fb      	ldr	r3, [r7, #12]
 800062c:	2b00      	cmp	r3, #0
 800062e:	d020      	beq.n	8000672 <main+0x86>
 8000630:	68bb      	ldr	r3, [r7, #8]
 8000632:	2b00      	cmp	r3, #0
 8000634:	d01d      	beq.n	8000672 <main+0x86>
  {
	  xTimer1Started = xTimerStart(xOneShotTimer, 0);
 8000636:	f003 f93b 	bl	80038b0 <xTaskGetTickCount>
 800063a:	4602      	mov	r2, r0
 800063c:	2300      	movs	r3, #0
 800063e:	9300      	str	r3, [sp, #0]
 8000640:	2300      	movs	r3, #0
 8000642:	2101      	movs	r1, #1
 8000644:	68f8      	ldr	r0, [r7, #12]
 8000646:	f003 fdf7 	bl	8004238 <xTimerGenericCommand>
 800064a:	6078      	str	r0, [r7, #4]
	  xTimer2Started = xTimerStart(xAutoReloadTimer, 0);
 800064c:	f003 f930 	bl	80038b0 <xTaskGetTickCount>
 8000650:	4602      	mov	r2, r0
 8000652:	2300      	movs	r3, #0
 8000654:	9300      	str	r3, [sp, #0]
 8000656:	2300      	movs	r3, #0
 8000658:	2101      	movs	r1, #1
 800065a:	68b8      	ldr	r0, [r7, #8]
 800065c:	f003 fdec 	bl	8004238 <xTimerGenericCommand>
 8000660:	6038      	str	r0, [r7, #0]

	  if((xTimer1Started == pdPASS) && (xTimer2Started == pdPASS))
 8000662:	687b      	ldr	r3, [r7, #4]
 8000664:	2b01      	cmp	r3, #1
 8000666:	d104      	bne.n	8000672 <main+0x86>
 8000668:	683b      	ldr	r3, [r7, #0]
 800066a:	2b01      	cmp	r3, #1
 800066c:	d101      	bne.n	8000672 <main+0x86>
		  vTaskStartScheduler();
 800066e:	f003 f803 	bl	8003678 <vTaskStartScheduler>
  /* Start scheduler */

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000672:	e7fe      	b.n	8000672 <main+0x86>
 8000674:	080005b1 	.word	0x080005b1
 8000678:	08005b44 	.word	0x08005b44
 800067c:	08000575 	.word	0x08000575
 8000680:	08005b4c 	.word	0x08005b4c

08000684 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000684:	b580      	push	{r7, lr}
 8000686:	b094      	sub	sp, #80	; 0x50
 8000688:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800068a:	f107 0320 	add.w	r3, r7, #32
 800068e:	2230      	movs	r2, #48	; 0x30
 8000690:	2100      	movs	r1, #0
 8000692:	4618      	mov	r0, r3
 8000694:	f004 fd4c 	bl	8005130 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000698:	f107 030c 	add.w	r3, r7, #12
 800069c:	2200      	movs	r2, #0
 800069e:	601a      	str	r2, [r3, #0]
 80006a0:	605a      	str	r2, [r3, #4]
 80006a2:	609a      	str	r2, [r3, #8]
 80006a4:	60da      	str	r2, [r3, #12]
 80006a6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80006a8:	2300      	movs	r3, #0
 80006aa:	60bb      	str	r3, [r7, #8]
 80006ac:	4b28      	ldr	r3, [pc, #160]	; (8000750 <SystemClock_Config+0xcc>)
 80006ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006b0:	4a27      	ldr	r2, [pc, #156]	; (8000750 <SystemClock_Config+0xcc>)
 80006b2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80006b6:	6413      	str	r3, [r2, #64]	; 0x40
 80006b8:	4b25      	ldr	r3, [pc, #148]	; (8000750 <SystemClock_Config+0xcc>)
 80006ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80006c0:	60bb      	str	r3, [r7, #8]
 80006c2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006c4:	2300      	movs	r3, #0
 80006c6:	607b      	str	r3, [r7, #4]
 80006c8:	4b22      	ldr	r3, [pc, #136]	; (8000754 <SystemClock_Config+0xd0>)
 80006ca:	681b      	ldr	r3, [r3, #0]
 80006cc:	4a21      	ldr	r2, [pc, #132]	; (8000754 <SystemClock_Config+0xd0>)
 80006ce:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80006d2:	6013      	str	r3, [r2, #0]
 80006d4:	4b1f      	ldr	r3, [pc, #124]	; (8000754 <SystemClock_Config+0xd0>)
 80006d6:	681b      	ldr	r3, [r3, #0]
 80006d8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80006dc:	607b      	str	r3, [r7, #4]
 80006de:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80006e0:	2301      	movs	r3, #1
 80006e2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80006e4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80006e8:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006ea:	2302      	movs	r3, #2
 80006ec:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80006ee:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80006f2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80006f4:	2308      	movs	r3, #8
 80006f6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80006f8:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80006fc:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80006fe:	2302      	movs	r3, #2
 8000700:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000702:	2307      	movs	r3, #7
 8000704:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000706:	f107 0320 	add.w	r3, r7, #32
 800070a:	4618      	mov	r0, r3
 800070c:	f000 fd22 	bl	8001154 <HAL_RCC_OscConfig>
 8000710:	4603      	mov	r3, r0
 8000712:	2b00      	cmp	r3, #0
 8000714:	d001      	beq.n	800071a <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000716:	f000 f8bb 	bl	8000890 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800071a:	230f      	movs	r3, #15
 800071c:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800071e:	2302      	movs	r3, #2
 8000720:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000722:	2300      	movs	r3, #0
 8000724:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000726:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800072a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800072c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000730:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000732:	f107 030c 	add.w	r3, r7, #12
 8000736:	2105      	movs	r1, #5
 8000738:	4618      	mov	r0, r3
 800073a:	f000 ff83 	bl	8001644 <HAL_RCC_ClockConfig>
 800073e:	4603      	mov	r3, r0
 8000740:	2b00      	cmp	r3, #0
 8000742:	d001      	beq.n	8000748 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000744:	f000 f8a4 	bl	8000890 <Error_Handler>
  }
}
 8000748:	bf00      	nop
 800074a:	3750      	adds	r7, #80	; 0x50
 800074c:	46bd      	mov	sp, r7
 800074e:	bd80      	pop	{r7, pc}
 8000750:	40023800 	.word	0x40023800
 8000754:	40007000 	.word	0x40007000

08000758 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000758:	b580      	push	{r7, lr}
 800075a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800075c:	4b11      	ldr	r3, [pc, #68]	; (80007a4 <MX_USART2_UART_Init+0x4c>)
 800075e:	4a12      	ldr	r2, [pc, #72]	; (80007a8 <MX_USART2_UART_Init+0x50>)
 8000760:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000762:	4b10      	ldr	r3, [pc, #64]	; (80007a4 <MX_USART2_UART_Init+0x4c>)
 8000764:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000768:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800076a:	4b0e      	ldr	r3, [pc, #56]	; (80007a4 <MX_USART2_UART_Init+0x4c>)
 800076c:	2200      	movs	r2, #0
 800076e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000770:	4b0c      	ldr	r3, [pc, #48]	; (80007a4 <MX_USART2_UART_Init+0x4c>)
 8000772:	2200      	movs	r2, #0
 8000774:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000776:	4b0b      	ldr	r3, [pc, #44]	; (80007a4 <MX_USART2_UART_Init+0x4c>)
 8000778:	2200      	movs	r2, #0
 800077a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800077c:	4b09      	ldr	r3, [pc, #36]	; (80007a4 <MX_USART2_UART_Init+0x4c>)
 800077e:	220c      	movs	r2, #12
 8000780:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000782:	4b08      	ldr	r3, [pc, #32]	; (80007a4 <MX_USART2_UART_Init+0x4c>)
 8000784:	2200      	movs	r2, #0
 8000786:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000788:	4b06      	ldr	r3, [pc, #24]	; (80007a4 <MX_USART2_UART_Init+0x4c>)
 800078a:	2200      	movs	r2, #0
 800078c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800078e:	4805      	ldr	r0, [pc, #20]	; (80007a4 <MX_USART2_UART_Init+0x4c>)
 8000790:	f001 fc58 	bl	8002044 <HAL_UART_Init>
 8000794:	4603      	mov	r3, r0
 8000796:	2b00      	cmp	r3, #0
 8000798:	d001      	beq.n	800079e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800079a:	f000 f879 	bl	8000890 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800079e:	bf00      	nop
 80007a0:	bd80      	pop	{r7, pc}
 80007a2:	bf00      	nop
 80007a4:	20000090 	.word	0x20000090
 80007a8:	40004400 	.word	0x40004400

080007ac <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	b088      	sub	sp, #32
 80007b0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007b2:	f107 030c 	add.w	r3, r7, #12
 80007b6:	2200      	movs	r2, #0
 80007b8:	601a      	str	r2, [r3, #0]
 80007ba:	605a      	str	r2, [r3, #4]
 80007bc:	609a      	str	r2, [r3, #8]
 80007be:	60da      	str	r2, [r3, #12]
 80007c0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80007c2:	2300      	movs	r3, #0
 80007c4:	60bb      	str	r3, [r7, #8]
 80007c6:	4b26      	ldr	r3, [pc, #152]	; (8000860 <MX_GPIO_Init+0xb4>)
 80007c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ca:	4a25      	ldr	r2, [pc, #148]	; (8000860 <MX_GPIO_Init+0xb4>)
 80007cc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80007d0:	6313      	str	r3, [r2, #48]	; 0x30
 80007d2:	4b23      	ldr	r3, [pc, #140]	; (8000860 <MX_GPIO_Init+0xb4>)
 80007d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80007da:	60bb      	str	r3, [r7, #8]
 80007dc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007de:	2300      	movs	r3, #0
 80007e0:	607b      	str	r3, [r7, #4]
 80007e2:	4b1f      	ldr	r3, [pc, #124]	; (8000860 <MX_GPIO_Init+0xb4>)
 80007e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007e6:	4a1e      	ldr	r2, [pc, #120]	; (8000860 <MX_GPIO_Init+0xb4>)
 80007e8:	f043 0301 	orr.w	r3, r3, #1
 80007ec:	6313      	str	r3, [r2, #48]	; 0x30
 80007ee:	4b1c      	ldr	r3, [pc, #112]	; (8000860 <MX_GPIO_Init+0xb4>)
 80007f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007f2:	f003 0301 	and.w	r3, r3, #1
 80007f6:	607b      	str	r3, [r7, #4]
 80007f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80007fa:	2300      	movs	r3, #0
 80007fc:	603b      	str	r3, [r7, #0]
 80007fe:	4b18      	ldr	r3, [pc, #96]	; (8000860 <MX_GPIO_Init+0xb4>)
 8000800:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000802:	4a17      	ldr	r2, [pc, #92]	; (8000860 <MX_GPIO_Init+0xb4>)
 8000804:	f043 0308 	orr.w	r3, r3, #8
 8000808:	6313      	str	r3, [r2, #48]	; 0x30
 800080a:	4b15      	ldr	r3, [pc, #84]	; (8000860 <MX_GPIO_Init+0xb4>)
 800080c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800080e:	f003 0308 	and.w	r3, r3, #8
 8000812:	603b      	str	r3, [r7, #0]
 8000814:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 8000816:	2200      	movs	r2, #0
 8000818:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 800081c:	4811      	ldr	r0, [pc, #68]	; (8000864 <MX_GPIO_Init+0xb8>)
 800081e:	f000 fc7f 	bl	8001120 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000822:	2301      	movs	r3, #1
 8000824:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000826:	2300      	movs	r3, #0
 8000828:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800082a:	2300      	movs	r3, #0
 800082c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800082e:	f107 030c 	add.w	r3, r7, #12
 8000832:	4619      	mov	r1, r3
 8000834:	480c      	ldr	r0, [pc, #48]	; (8000868 <MX_GPIO_Init+0xbc>)
 8000836:	f000 fad7 	bl	8000de8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD12 PD13 PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800083a:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 800083e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000840:	2301      	movs	r3, #1
 8000842:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000844:	2300      	movs	r3, #0
 8000846:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000848:	2300      	movs	r3, #0
 800084a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800084c:	f107 030c 	add.w	r3, r7, #12
 8000850:	4619      	mov	r1, r3
 8000852:	4804      	ldr	r0, [pc, #16]	; (8000864 <MX_GPIO_Init+0xb8>)
 8000854:	f000 fac8 	bl	8000de8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000858:	bf00      	nop
 800085a:	3720      	adds	r7, #32
 800085c:	46bd      	mov	sp, r7
 800085e:	bd80      	pop	{r7, pc}
 8000860:	40023800 	.word	0x40023800
 8000864:	40020c00 	.word	0x40020c00
 8000868:	40020000 	.word	0x40020000

0800086c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800086c:	b580      	push	{r7, lr}
 800086e:	b082      	sub	sp, #8
 8000870:	af00      	add	r7, sp, #0
 8000872:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM14) {
 8000874:	687b      	ldr	r3, [r7, #4]
 8000876:	681b      	ldr	r3, [r3, #0]
 8000878:	4a04      	ldr	r2, [pc, #16]	; (800088c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800087a:	4293      	cmp	r3, r2
 800087c:	d101      	bne.n	8000882 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800087e:	f000 f9b1 	bl	8000be4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000882:	bf00      	nop
 8000884:	3708      	adds	r7, #8
 8000886:	46bd      	mov	sp, r7
 8000888:	bd80      	pop	{r7, pc}
 800088a:	bf00      	nop
 800088c:	40002000 	.word	0x40002000

08000890 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000890:	b480      	push	{r7}
 8000892:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000894:	b672      	cpsid	i
}
 8000896:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000898:	e7fe      	b.n	8000898 <Error_Handler+0x8>
	...

0800089c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800089c:	b580      	push	{r7, lr}
 800089e:	b082      	sub	sp, #8
 80008a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008a2:	2300      	movs	r3, #0
 80008a4:	607b      	str	r3, [r7, #4]
 80008a6:	4b12      	ldr	r3, [pc, #72]	; (80008f0 <HAL_MspInit+0x54>)
 80008a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008aa:	4a11      	ldr	r2, [pc, #68]	; (80008f0 <HAL_MspInit+0x54>)
 80008ac:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80008b0:	6453      	str	r3, [r2, #68]	; 0x44
 80008b2:	4b0f      	ldr	r3, [pc, #60]	; (80008f0 <HAL_MspInit+0x54>)
 80008b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008b6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80008ba:	607b      	str	r3, [r7, #4]
 80008bc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80008be:	2300      	movs	r3, #0
 80008c0:	603b      	str	r3, [r7, #0]
 80008c2:	4b0b      	ldr	r3, [pc, #44]	; (80008f0 <HAL_MspInit+0x54>)
 80008c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008c6:	4a0a      	ldr	r2, [pc, #40]	; (80008f0 <HAL_MspInit+0x54>)
 80008c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80008cc:	6413      	str	r3, [r2, #64]	; 0x40
 80008ce:	4b08      	ldr	r3, [pc, #32]	; (80008f0 <HAL_MspInit+0x54>)
 80008d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80008d6:	603b      	str	r3, [r7, #0]
 80008d8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80008da:	2200      	movs	r2, #0
 80008dc:	210f      	movs	r1, #15
 80008de:	f06f 0001 	mvn.w	r0, #1
 80008e2:	f000 fa57 	bl	8000d94 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008e6:	bf00      	nop
 80008e8:	3708      	adds	r7, #8
 80008ea:	46bd      	mov	sp, r7
 80008ec:	bd80      	pop	{r7, pc}
 80008ee:	bf00      	nop
 80008f0:	40023800 	.word	0x40023800

080008f4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80008f4:	b580      	push	{r7, lr}
 80008f6:	b08a      	sub	sp, #40	; 0x28
 80008f8:	af00      	add	r7, sp, #0
 80008fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008fc:	f107 0314 	add.w	r3, r7, #20
 8000900:	2200      	movs	r2, #0
 8000902:	601a      	str	r2, [r3, #0]
 8000904:	605a      	str	r2, [r3, #4]
 8000906:	609a      	str	r2, [r3, #8]
 8000908:	60da      	str	r2, [r3, #12]
 800090a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800090c:	687b      	ldr	r3, [r7, #4]
 800090e:	681b      	ldr	r3, [r3, #0]
 8000910:	4a19      	ldr	r2, [pc, #100]	; (8000978 <HAL_UART_MspInit+0x84>)
 8000912:	4293      	cmp	r3, r2
 8000914:	d12b      	bne.n	800096e <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000916:	2300      	movs	r3, #0
 8000918:	613b      	str	r3, [r7, #16]
 800091a:	4b18      	ldr	r3, [pc, #96]	; (800097c <HAL_UART_MspInit+0x88>)
 800091c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800091e:	4a17      	ldr	r2, [pc, #92]	; (800097c <HAL_UART_MspInit+0x88>)
 8000920:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000924:	6413      	str	r3, [r2, #64]	; 0x40
 8000926:	4b15      	ldr	r3, [pc, #84]	; (800097c <HAL_UART_MspInit+0x88>)
 8000928:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800092a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800092e:	613b      	str	r3, [r7, #16]
 8000930:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000932:	2300      	movs	r3, #0
 8000934:	60fb      	str	r3, [r7, #12]
 8000936:	4b11      	ldr	r3, [pc, #68]	; (800097c <HAL_UART_MspInit+0x88>)
 8000938:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800093a:	4a10      	ldr	r2, [pc, #64]	; (800097c <HAL_UART_MspInit+0x88>)
 800093c:	f043 0301 	orr.w	r3, r3, #1
 8000940:	6313      	str	r3, [r2, #48]	; 0x30
 8000942:	4b0e      	ldr	r3, [pc, #56]	; (800097c <HAL_UART_MspInit+0x88>)
 8000944:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000946:	f003 0301 	and.w	r3, r3, #1
 800094a:	60fb      	str	r3, [r7, #12]
 800094c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800094e:	230c      	movs	r3, #12
 8000950:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000952:	2302      	movs	r3, #2
 8000954:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000956:	2300      	movs	r3, #0
 8000958:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800095a:	2303      	movs	r3, #3
 800095c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800095e:	2307      	movs	r3, #7
 8000960:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000962:	f107 0314 	add.w	r3, r7, #20
 8000966:	4619      	mov	r1, r3
 8000968:	4805      	ldr	r0, [pc, #20]	; (8000980 <HAL_UART_MspInit+0x8c>)
 800096a:	f000 fa3d 	bl	8000de8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800096e:	bf00      	nop
 8000970:	3728      	adds	r7, #40	; 0x28
 8000972:	46bd      	mov	sp, r7
 8000974:	bd80      	pop	{r7, pc}
 8000976:	bf00      	nop
 8000978:	40004400 	.word	0x40004400
 800097c:	40023800 	.word	0x40023800
 8000980:	40020000 	.word	0x40020000

08000984 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000984:	b580      	push	{r7, lr}
 8000986:	b08e      	sub	sp, #56	; 0x38
 8000988:	af00      	add	r7, sp, #0
 800098a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 800098c:	2300      	movs	r3, #0
 800098e:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000990:	2300      	movs	r3, #0
 8000992:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM14 clock */
  __HAL_RCC_TIM14_CLK_ENABLE();
 8000994:	2300      	movs	r3, #0
 8000996:	60fb      	str	r3, [r7, #12]
 8000998:	4b33      	ldr	r3, [pc, #204]	; (8000a68 <HAL_InitTick+0xe4>)
 800099a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800099c:	4a32      	ldr	r2, [pc, #200]	; (8000a68 <HAL_InitTick+0xe4>)
 800099e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80009a2:	6413      	str	r3, [r2, #64]	; 0x40
 80009a4:	4b30      	ldr	r3, [pc, #192]	; (8000a68 <HAL_InitTick+0xe4>)
 80009a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80009ac:	60fb      	str	r3, [r7, #12]
 80009ae:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80009b0:	f107 0210 	add.w	r2, r7, #16
 80009b4:	f107 0314 	add.w	r3, r7, #20
 80009b8:	4611      	mov	r1, r2
 80009ba:	4618      	mov	r0, r3
 80009bc:	f001 f862 	bl	8001a84 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80009c0:	6a3b      	ldr	r3, [r7, #32]
 80009c2:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM14 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80009c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80009c6:	2b00      	cmp	r3, #0
 80009c8:	d103      	bne.n	80009d2 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80009ca:	f001 f833 	bl	8001a34 <HAL_RCC_GetPCLK1Freq>
 80009ce:	6378      	str	r0, [r7, #52]	; 0x34
 80009d0:	e004      	b.n	80009dc <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80009d2:	f001 f82f 	bl	8001a34 <HAL_RCC_GetPCLK1Freq>
 80009d6:	4603      	mov	r3, r0
 80009d8:	005b      	lsls	r3, r3, #1
 80009da:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM14 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80009dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80009de:	4a23      	ldr	r2, [pc, #140]	; (8000a6c <HAL_InitTick+0xe8>)
 80009e0:	fba2 2303 	umull	r2, r3, r2, r3
 80009e4:	0c9b      	lsrs	r3, r3, #18
 80009e6:	3b01      	subs	r3, #1
 80009e8:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM14 */
  htim14.Instance = TIM14;
 80009ea:	4b21      	ldr	r3, [pc, #132]	; (8000a70 <HAL_InitTick+0xec>)
 80009ec:	4a21      	ldr	r2, [pc, #132]	; (8000a74 <HAL_InitTick+0xf0>)
 80009ee:	601a      	str	r2, [r3, #0]
  + Period = [(TIM14CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim14.Init.Period = (1000000U / 1000U) - 1U;
 80009f0:	4b1f      	ldr	r3, [pc, #124]	; (8000a70 <HAL_InitTick+0xec>)
 80009f2:	f240 32e7 	movw	r2, #999	; 0x3e7
 80009f6:	60da      	str	r2, [r3, #12]
  htim14.Init.Prescaler = uwPrescalerValue;
 80009f8:	4a1d      	ldr	r2, [pc, #116]	; (8000a70 <HAL_InitTick+0xec>)
 80009fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80009fc:	6053      	str	r3, [r2, #4]
  htim14.Init.ClockDivision = 0;
 80009fe:	4b1c      	ldr	r3, [pc, #112]	; (8000a70 <HAL_InitTick+0xec>)
 8000a00:	2200      	movs	r2, #0
 8000a02:	611a      	str	r2, [r3, #16]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a04:	4b1a      	ldr	r3, [pc, #104]	; (8000a70 <HAL_InitTick+0xec>)
 8000a06:	2200      	movs	r2, #0
 8000a08:	609a      	str	r2, [r3, #8]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a0a:	4b19      	ldr	r3, [pc, #100]	; (8000a70 <HAL_InitTick+0xec>)
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim14);
 8000a10:	4817      	ldr	r0, [pc, #92]	; (8000a70 <HAL_InitTick+0xec>)
 8000a12:	f001 f869 	bl	8001ae8 <HAL_TIM_Base_Init>
 8000a16:	4603      	mov	r3, r0
 8000a18:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8000a1c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8000a20:	2b00      	cmp	r3, #0
 8000a22:	d11b      	bne.n	8000a5c <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim14);
 8000a24:	4812      	ldr	r0, [pc, #72]	; (8000a70 <HAL_InitTick+0xec>)
 8000a26:	f001 f8b9 	bl	8001b9c <HAL_TIM_Base_Start_IT>
 8000a2a:	4603      	mov	r3, r0
 8000a2c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8000a30:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8000a34:	2b00      	cmp	r3, #0
 8000a36:	d111      	bne.n	8000a5c <HAL_InitTick+0xd8>
    {
    /* Enable the TIM14 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 8000a38:	202d      	movs	r0, #45	; 0x2d
 8000a3a:	f000 f9c7 	bl	8000dcc <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	2b0f      	cmp	r3, #15
 8000a42:	d808      	bhi.n	8000a56 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, TickPriority, 0U);
 8000a44:	2200      	movs	r2, #0
 8000a46:	6879      	ldr	r1, [r7, #4]
 8000a48:	202d      	movs	r0, #45	; 0x2d
 8000a4a:	f000 f9a3 	bl	8000d94 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000a4e:	4a0a      	ldr	r2, [pc, #40]	; (8000a78 <HAL_InitTick+0xf4>)
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	6013      	str	r3, [r2, #0]
 8000a54:	e002      	b.n	8000a5c <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8000a56:	2301      	movs	r3, #1
 8000a58:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000a5c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8000a60:	4618      	mov	r0, r3
 8000a62:	3738      	adds	r7, #56	; 0x38
 8000a64:	46bd      	mov	sp, r7
 8000a66:	bd80      	pop	{r7, pc}
 8000a68:	40023800 	.word	0x40023800
 8000a6c:	431bde83 	.word	0x431bde83
 8000a70:	200000d4 	.word	0x200000d4
 8000a74:	40002000 	.word	0x40002000
 8000a78:	20000004 	.word	0x20000004

08000a7c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a7c:	b480      	push	{r7}
 8000a7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000a80:	e7fe      	b.n	8000a80 <NMI_Handler+0x4>

08000a82 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a82:	b480      	push	{r7}
 8000a84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a86:	e7fe      	b.n	8000a86 <HardFault_Handler+0x4>

08000a88 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a88:	b480      	push	{r7}
 8000a8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a8c:	e7fe      	b.n	8000a8c <MemManage_Handler+0x4>

08000a8e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a8e:	b480      	push	{r7}
 8000a90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a92:	e7fe      	b.n	8000a92 <BusFault_Handler+0x4>

08000a94 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a94:	b480      	push	{r7}
 8000a96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a98:	e7fe      	b.n	8000a98 <UsageFault_Handler+0x4>

08000a9a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a9a:	b480      	push	{r7}
 8000a9c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a9e:	bf00      	nop
 8000aa0:	46bd      	mov	sp, r7
 8000aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa6:	4770      	bx	lr

08000aa8 <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8000aac:	4802      	ldr	r0, [pc, #8]	; (8000ab8 <TIM8_TRG_COM_TIM14_IRQHandler+0x10>)
 8000aae:	f001 f8e5 	bl	8001c7c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 8000ab2:	bf00      	nop
 8000ab4:	bd80      	pop	{r7, pc}
 8000ab6:	bf00      	nop
 8000ab8:	200000d4 	.word	0x200000d4

08000abc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	b086      	sub	sp, #24
 8000ac0:	af00      	add	r7, sp, #0
 8000ac2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ac4:	4a14      	ldr	r2, [pc, #80]	; (8000b18 <_sbrk+0x5c>)
 8000ac6:	4b15      	ldr	r3, [pc, #84]	; (8000b1c <_sbrk+0x60>)
 8000ac8:	1ad3      	subs	r3, r2, r3
 8000aca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000acc:	697b      	ldr	r3, [r7, #20]
 8000ace:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ad0:	4b13      	ldr	r3, [pc, #76]	; (8000b20 <_sbrk+0x64>)
 8000ad2:	681b      	ldr	r3, [r3, #0]
 8000ad4:	2b00      	cmp	r3, #0
 8000ad6:	d102      	bne.n	8000ade <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ad8:	4b11      	ldr	r3, [pc, #68]	; (8000b20 <_sbrk+0x64>)
 8000ada:	4a12      	ldr	r2, [pc, #72]	; (8000b24 <_sbrk+0x68>)
 8000adc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000ade:	4b10      	ldr	r3, [pc, #64]	; (8000b20 <_sbrk+0x64>)
 8000ae0:	681a      	ldr	r2, [r3, #0]
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	4413      	add	r3, r2
 8000ae6:	693a      	ldr	r2, [r7, #16]
 8000ae8:	429a      	cmp	r2, r3
 8000aea:	d207      	bcs.n	8000afc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000aec:	f004 fae6 	bl	80050bc <__errno>
 8000af0:	4603      	mov	r3, r0
 8000af2:	220c      	movs	r2, #12
 8000af4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000af6:	f04f 33ff 	mov.w	r3, #4294967295
 8000afa:	e009      	b.n	8000b10 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000afc:	4b08      	ldr	r3, [pc, #32]	; (8000b20 <_sbrk+0x64>)
 8000afe:	681b      	ldr	r3, [r3, #0]
 8000b00:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000b02:	4b07      	ldr	r3, [pc, #28]	; (8000b20 <_sbrk+0x64>)
 8000b04:	681a      	ldr	r2, [r3, #0]
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	4413      	add	r3, r2
 8000b0a:	4a05      	ldr	r2, [pc, #20]	; (8000b20 <_sbrk+0x64>)
 8000b0c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000b0e:	68fb      	ldr	r3, [r7, #12]
}
 8000b10:	4618      	mov	r0, r3
 8000b12:	3718      	adds	r7, #24
 8000b14:	46bd      	mov	sp, r7
 8000b16:	bd80      	pop	{r7, pc}
 8000b18:	20020000 	.word	0x20020000
 8000b1c:	00000400 	.word	0x00000400
 8000b20:	2000011c 	.word	0x2000011c
 8000b24:	20004b40 	.word	0x20004b40

08000b28 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000b28:	b480      	push	{r7}
 8000b2a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000b2c:	4b06      	ldr	r3, [pc, #24]	; (8000b48 <SystemInit+0x20>)
 8000b2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000b32:	4a05      	ldr	r2, [pc, #20]	; (8000b48 <SystemInit+0x20>)
 8000b34:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000b38:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b3c:	bf00      	nop
 8000b3e:	46bd      	mov	sp, r7
 8000b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b44:	4770      	bx	lr
 8000b46:	bf00      	nop
 8000b48:	e000ed00 	.word	0xe000ed00

08000b4c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000b4c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000b84 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000b50:	480d      	ldr	r0, [pc, #52]	; (8000b88 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000b52:	490e      	ldr	r1, [pc, #56]	; (8000b8c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000b54:	4a0e      	ldr	r2, [pc, #56]	; (8000b90 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000b56:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b58:	e002      	b.n	8000b60 <LoopCopyDataInit>

08000b5a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b5a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b5c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b5e:	3304      	adds	r3, #4

08000b60 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b60:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b62:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b64:	d3f9      	bcc.n	8000b5a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b66:	4a0b      	ldr	r2, [pc, #44]	; (8000b94 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000b68:	4c0b      	ldr	r4, [pc, #44]	; (8000b98 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000b6a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b6c:	e001      	b.n	8000b72 <LoopFillZerobss>

08000b6e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b6e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b70:	3204      	adds	r2, #4

08000b72 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b72:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b74:	d3fb      	bcc.n	8000b6e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000b76:	f7ff ffd7 	bl	8000b28 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000b7a:	f004 faa5 	bl	80050c8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000b7e:	f7ff fd35 	bl	80005ec <main>
  bx  lr    
 8000b82:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000b84:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000b88:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b8c:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8000b90:	08005c2c 	.word	0x08005c2c
  ldr r2, =_sbss
 8000b94:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8000b98:	20004b40 	.word	0x20004b40

08000b9c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000b9c:	e7fe      	b.n	8000b9c <ADC_IRQHandler>
	...

08000ba0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000ba4:	4b0e      	ldr	r3, [pc, #56]	; (8000be0 <HAL_Init+0x40>)
 8000ba6:	681b      	ldr	r3, [r3, #0]
 8000ba8:	4a0d      	ldr	r2, [pc, #52]	; (8000be0 <HAL_Init+0x40>)
 8000baa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000bae:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000bb0:	4b0b      	ldr	r3, [pc, #44]	; (8000be0 <HAL_Init+0x40>)
 8000bb2:	681b      	ldr	r3, [r3, #0]
 8000bb4:	4a0a      	ldr	r2, [pc, #40]	; (8000be0 <HAL_Init+0x40>)
 8000bb6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000bba:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000bbc:	4b08      	ldr	r3, [pc, #32]	; (8000be0 <HAL_Init+0x40>)
 8000bbe:	681b      	ldr	r3, [r3, #0]
 8000bc0:	4a07      	ldr	r2, [pc, #28]	; (8000be0 <HAL_Init+0x40>)
 8000bc2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000bc6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000bc8:	2003      	movs	r0, #3
 8000bca:	f000 f8d8 	bl	8000d7e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000bce:	200f      	movs	r0, #15
 8000bd0:	f7ff fed8 	bl	8000984 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000bd4:	f7ff fe62 	bl	800089c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000bd8:	2300      	movs	r3, #0
}
 8000bda:	4618      	mov	r0, r3
 8000bdc:	bd80      	pop	{r7, pc}
 8000bde:	bf00      	nop
 8000be0:	40023c00 	.word	0x40023c00

08000be4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000be4:	b480      	push	{r7}
 8000be6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000be8:	4b06      	ldr	r3, [pc, #24]	; (8000c04 <HAL_IncTick+0x20>)
 8000bea:	781b      	ldrb	r3, [r3, #0]
 8000bec:	461a      	mov	r2, r3
 8000bee:	4b06      	ldr	r3, [pc, #24]	; (8000c08 <HAL_IncTick+0x24>)
 8000bf0:	681b      	ldr	r3, [r3, #0]
 8000bf2:	4413      	add	r3, r2
 8000bf4:	4a04      	ldr	r2, [pc, #16]	; (8000c08 <HAL_IncTick+0x24>)
 8000bf6:	6013      	str	r3, [r2, #0]
}
 8000bf8:	bf00      	nop
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c00:	4770      	bx	lr
 8000c02:	bf00      	nop
 8000c04:	20000008 	.word	0x20000008
 8000c08:	20000120 	.word	0x20000120

08000c0c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c0c:	b480      	push	{r7}
 8000c0e:	af00      	add	r7, sp, #0
  return uwTick;
 8000c10:	4b03      	ldr	r3, [pc, #12]	; (8000c20 <HAL_GetTick+0x14>)
 8000c12:	681b      	ldr	r3, [r3, #0]
}
 8000c14:	4618      	mov	r0, r3
 8000c16:	46bd      	mov	sp, r7
 8000c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c1c:	4770      	bx	lr
 8000c1e:	bf00      	nop
 8000c20:	20000120 	.word	0x20000120

08000c24 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c24:	b480      	push	{r7}
 8000c26:	b085      	sub	sp, #20
 8000c28:	af00      	add	r7, sp, #0
 8000c2a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	f003 0307 	and.w	r3, r3, #7
 8000c32:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000c34:	4b0c      	ldr	r3, [pc, #48]	; (8000c68 <__NVIC_SetPriorityGrouping+0x44>)
 8000c36:	68db      	ldr	r3, [r3, #12]
 8000c38:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000c3a:	68ba      	ldr	r2, [r7, #8]
 8000c3c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000c40:	4013      	ands	r3, r2
 8000c42:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000c44:	68fb      	ldr	r3, [r7, #12]
 8000c46:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000c48:	68bb      	ldr	r3, [r7, #8]
 8000c4a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000c4c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000c50:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000c54:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000c56:	4a04      	ldr	r2, [pc, #16]	; (8000c68 <__NVIC_SetPriorityGrouping+0x44>)
 8000c58:	68bb      	ldr	r3, [r7, #8]
 8000c5a:	60d3      	str	r3, [r2, #12]
}
 8000c5c:	bf00      	nop
 8000c5e:	3714      	adds	r7, #20
 8000c60:	46bd      	mov	sp, r7
 8000c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c66:	4770      	bx	lr
 8000c68:	e000ed00 	.word	0xe000ed00

08000c6c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000c6c:	b480      	push	{r7}
 8000c6e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c70:	4b04      	ldr	r3, [pc, #16]	; (8000c84 <__NVIC_GetPriorityGrouping+0x18>)
 8000c72:	68db      	ldr	r3, [r3, #12]
 8000c74:	0a1b      	lsrs	r3, r3, #8
 8000c76:	f003 0307 	and.w	r3, r3, #7
}
 8000c7a:	4618      	mov	r0, r3
 8000c7c:	46bd      	mov	sp, r7
 8000c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c82:	4770      	bx	lr
 8000c84:	e000ed00 	.word	0xe000ed00

08000c88 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c88:	b480      	push	{r7}
 8000c8a:	b083      	sub	sp, #12
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	4603      	mov	r3, r0
 8000c90:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c96:	2b00      	cmp	r3, #0
 8000c98:	db0b      	blt.n	8000cb2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000c9a:	79fb      	ldrb	r3, [r7, #7]
 8000c9c:	f003 021f 	and.w	r2, r3, #31
 8000ca0:	4907      	ldr	r1, [pc, #28]	; (8000cc0 <__NVIC_EnableIRQ+0x38>)
 8000ca2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ca6:	095b      	lsrs	r3, r3, #5
 8000ca8:	2001      	movs	r0, #1
 8000caa:	fa00 f202 	lsl.w	r2, r0, r2
 8000cae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000cb2:	bf00      	nop
 8000cb4:	370c      	adds	r7, #12
 8000cb6:	46bd      	mov	sp, r7
 8000cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cbc:	4770      	bx	lr
 8000cbe:	bf00      	nop
 8000cc0:	e000e100 	.word	0xe000e100

08000cc4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000cc4:	b480      	push	{r7}
 8000cc6:	b083      	sub	sp, #12
 8000cc8:	af00      	add	r7, sp, #0
 8000cca:	4603      	mov	r3, r0
 8000ccc:	6039      	str	r1, [r7, #0]
 8000cce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000cd0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	db0a      	blt.n	8000cee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cd8:	683b      	ldr	r3, [r7, #0]
 8000cda:	b2da      	uxtb	r2, r3
 8000cdc:	490c      	ldr	r1, [pc, #48]	; (8000d10 <__NVIC_SetPriority+0x4c>)
 8000cde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ce2:	0112      	lsls	r2, r2, #4
 8000ce4:	b2d2      	uxtb	r2, r2
 8000ce6:	440b      	add	r3, r1
 8000ce8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000cec:	e00a      	b.n	8000d04 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cee:	683b      	ldr	r3, [r7, #0]
 8000cf0:	b2da      	uxtb	r2, r3
 8000cf2:	4908      	ldr	r1, [pc, #32]	; (8000d14 <__NVIC_SetPriority+0x50>)
 8000cf4:	79fb      	ldrb	r3, [r7, #7]
 8000cf6:	f003 030f 	and.w	r3, r3, #15
 8000cfa:	3b04      	subs	r3, #4
 8000cfc:	0112      	lsls	r2, r2, #4
 8000cfe:	b2d2      	uxtb	r2, r2
 8000d00:	440b      	add	r3, r1
 8000d02:	761a      	strb	r2, [r3, #24]
}
 8000d04:	bf00      	nop
 8000d06:	370c      	adds	r7, #12
 8000d08:	46bd      	mov	sp, r7
 8000d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d0e:	4770      	bx	lr
 8000d10:	e000e100 	.word	0xe000e100
 8000d14:	e000ed00 	.word	0xe000ed00

08000d18 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d18:	b480      	push	{r7}
 8000d1a:	b089      	sub	sp, #36	; 0x24
 8000d1c:	af00      	add	r7, sp, #0
 8000d1e:	60f8      	str	r0, [r7, #12]
 8000d20:	60b9      	str	r1, [r7, #8]
 8000d22:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000d24:	68fb      	ldr	r3, [r7, #12]
 8000d26:	f003 0307 	and.w	r3, r3, #7
 8000d2a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d2c:	69fb      	ldr	r3, [r7, #28]
 8000d2e:	f1c3 0307 	rsb	r3, r3, #7
 8000d32:	2b04      	cmp	r3, #4
 8000d34:	bf28      	it	cs
 8000d36:	2304      	movcs	r3, #4
 8000d38:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d3a:	69fb      	ldr	r3, [r7, #28]
 8000d3c:	3304      	adds	r3, #4
 8000d3e:	2b06      	cmp	r3, #6
 8000d40:	d902      	bls.n	8000d48 <NVIC_EncodePriority+0x30>
 8000d42:	69fb      	ldr	r3, [r7, #28]
 8000d44:	3b03      	subs	r3, #3
 8000d46:	e000      	b.n	8000d4a <NVIC_EncodePriority+0x32>
 8000d48:	2300      	movs	r3, #0
 8000d4a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d4c:	f04f 32ff 	mov.w	r2, #4294967295
 8000d50:	69bb      	ldr	r3, [r7, #24]
 8000d52:	fa02 f303 	lsl.w	r3, r2, r3
 8000d56:	43da      	mvns	r2, r3
 8000d58:	68bb      	ldr	r3, [r7, #8]
 8000d5a:	401a      	ands	r2, r3
 8000d5c:	697b      	ldr	r3, [r7, #20]
 8000d5e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d60:	f04f 31ff 	mov.w	r1, #4294967295
 8000d64:	697b      	ldr	r3, [r7, #20]
 8000d66:	fa01 f303 	lsl.w	r3, r1, r3
 8000d6a:	43d9      	mvns	r1, r3
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d70:	4313      	orrs	r3, r2
         );
}
 8000d72:	4618      	mov	r0, r3
 8000d74:	3724      	adds	r7, #36	; 0x24
 8000d76:	46bd      	mov	sp, r7
 8000d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d7c:	4770      	bx	lr

08000d7e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d7e:	b580      	push	{r7, lr}
 8000d80:	b082      	sub	sp, #8
 8000d82:	af00      	add	r7, sp, #0
 8000d84:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000d86:	6878      	ldr	r0, [r7, #4]
 8000d88:	f7ff ff4c 	bl	8000c24 <__NVIC_SetPriorityGrouping>
}
 8000d8c:	bf00      	nop
 8000d8e:	3708      	adds	r7, #8
 8000d90:	46bd      	mov	sp, r7
 8000d92:	bd80      	pop	{r7, pc}

08000d94 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000d94:	b580      	push	{r7, lr}
 8000d96:	b086      	sub	sp, #24
 8000d98:	af00      	add	r7, sp, #0
 8000d9a:	4603      	mov	r3, r0
 8000d9c:	60b9      	str	r1, [r7, #8]
 8000d9e:	607a      	str	r2, [r7, #4]
 8000da0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000da2:	2300      	movs	r3, #0
 8000da4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000da6:	f7ff ff61 	bl	8000c6c <__NVIC_GetPriorityGrouping>
 8000daa:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000dac:	687a      	ldr	r2, [r7, #4]
 8000dae:	68b9      	ldr	r1, [r7, #8]
 8000db0:	6978      	ldr	r0, [r7, #20]
 8000db2:	f7ff ffb1 	bl	8000d18 <NVIC_EncodePriority>
 8000db6:	4602      	mov	r2, r0
 8000db8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000dbc:	4611      	mov	r1, r2
 8000dbe:	4618      	mov	r0, r3
 8000dc0:	f7ff ff80 	bl	8000cc4 <__NVIC_SetPriority>
}
 8000dc4:	bf00      	nop
 8000dc6:	3718      	adds	r7, #24
 8000dc8:	46bd      	mov	sp, r7
 8000dca:	bd80      	pop	{r7, pc}

08000dcc <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000dcc:	b580      	push	{r7, lr}
 8000dce:	b082      	sub	sp, #8
 8000dd0:	af00      	add	r7, sp, #0
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000dd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dda:	4618      	mov	r0, r3
 8000ddc:	f7ff ff54 	bl	8000c88 <__NVIC_EnableIRQ>
}
 8000de0:	bf00      	nop
 8000de2:	3708      	adds	r7, #8
 8000de4:	46bd      	mov	sp, r7
 8000de6:	bd80      	pop	{r7, pc}

08000de8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000de8:	b480      	push	{r7}
 8000dea:	b089      	sub	sp, #36	; 0x24
 8000dec:	af00      	add	r7, sp, #0
 8000dee:	6078      	str	r0, [r7, #4]
 8000df0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000df2:	2300      	movs	r3, #0
 8000df4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000df6:	2300      	movs	r3, #0
 8000df8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000dfe:	2300      	movs	r3, #0
 8000e00:	61fb      	str	r3, [r7, #28]
 8000e02:	e16b      	b.n	80010dc <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000e04:	2201      	movs	r2, #1
 8000e06:	69fb      	ldr	r3, [r7, #28]
 8000e08:	fa02 f303 	lsl.w	r3, r2, r3
 8000e0c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000e0e:	683b      	ldr	r3, [r7, #0]
 8000e10:	681b      	ldr	r3, [r3, #0]
 8000e12:	697a      	ldr	r2, [r7, #20]
 8000e14:	4013      	ands	r3, r2
 8000e16:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000e18:	693a      	ldr	r2, [r7, #16]
 8000e1a:	697b      	ldr	r3, [r7, #20]
 8000e1c:	429a      	cmp	r2, r3
 8000e1e:	f040 815a 	bne.w	80010d6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000e22:	683b      	ldr	r3, [r7, #0]
 8000e24:	685b      	ldr	r3, [r3, #4]
 8000e26:	f003 0303 	and.w	r3, r3, #3
 8000e2a:	2b01      	cmp	r3, #1
 8000e2c:	d005      	beq.n	8000e3a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000e2e:	683b      	ldr	r3, [r7, #0]
 8000e30:	685b      	ldr	r3, [r3, #4]
 8000e32:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000e36:	2b02      	cmp	r3, #2
 8000e38:	d130      	bne.n	8000e9c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	689b      	ldr	r3, [r3, #8]
 8000e3e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000e40:	69fb      	ldr	r3, [r7, #28]
 8000e42:	005b      	lsls	r3, r3, #1
 8000e44:	2203      	movs	r2, #3
 8000e46:	fa02 f303 	lsl.w	r3, r2, r3
 8000e4a:	43db      	mvns	r3, r3
 8000e4c:	69ba      	ldr	r2, [r7, #24]
 8000e4e:	4013      	ands	r3, r2
 8000e50:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000e52:	683b      	ldr	r3, [r7, #0]
 8000e54:	68da      	ldr	r2, [r3, #12]
 8000e56:	69fb      	ldr	r3, [r7, #28]
 8000e58:	005b      	lsls	r3, r3, #1
 8000e5a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e5e:	69ba      	ldr	r2, [r7, #24]
 8000e60:	4313      	orrs	r3, r2
 8000e62:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	69ba      	ldr	r2, [r7, #24]
 8000e68:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	685b      	ldr	r3, [r3, #4]
 8000e6e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000e70:	2201      	movs	r2, #1
 8000e72:	69fb      	ldr	r3, [r7, #28]
 8000e74:	fa02 f303 	lsl.w	r3, r2, r3
 8000e78:	43db      	mvns	r3, r3
 8000e7a:	69ba      	ldr	r2, [r7, #24]
 8000e7c:	4013      	ands	r3, r2
 8000e7e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000e80:	683b      	ldr	r3, [r7, #0]
 8000e82:	685b      	ldr	r3, [r3, #4]
 8000e84:	091b      	lsrs	r3, r3, #4
 8000e86:	f003 0201 	and.w	r2, r3, #1
 8000e8a:	69fb      	ldr	r3, [r7, #28]
 8000e8c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e90:	69ba      	ldr	r2, [r7, #24]
 8000e92:	4313      	orrs	r3, r2
 8000e94:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	69ba      	ldr	r2, [r7, #24]
 8000e9a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000e9c:	683b      	ldr	r3, [r7, #0]
 8000e9e:	685b      	ldr	r3, [r3, #4]
 8000ea0:	f003 0303 	and.w	r3, r3, #3
 8000ea4:	2b03      	cmp	r3, #3
 8000ea6:	d017      	beq.n	8000ed8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	68db      	ldr	r3, [r3, #12]
 8000eac:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000eae:	69fb      	ldr	r3, [r7, #28]
 8000eb0:	005b      	lsls	r3, r3, #1
 8000eb2:	2203      	movs	r2, #3
 8000eb4:	fa02 f303 	lsl.w	r3, r2, r3
 8000eb8:	43db      	mvns	r3, r3
 8000eba:	69ba      	ldr	r2, [r7, #24]
 8000ebc:	4013      	ands	r3, r2
 8000ebe:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000ec0:	683b      	ldr	r3, [r7, #0]
 8000ec2:	689a      	ldr	r2, [r3, #8]
 8000ec4:	69fb      	ldr	r3, [r7, #28]
 8000ec6:	005b      	lsls	r3, r3, #1
 8000ec8:	fa02 f303 	lsl.w	r3, r2, r3
 8000ecc:	69ba      	ldr	r2, [r7, #24]
 8000ece:	4313      	orrs	r3, r2
 8000ed0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	69ba      	ldr	r2, [r7, #24]
 8000ed6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000ed8:	683b      	ldr	r3, [r7, #0]
 8000eda:	685b      	ldr	r3, [r3, #4]
 8000edc:	f003 0303 	and.w	r3, r3, #3
 8000ee0:	2b02      	cmp	r3, #2
 8000ee2:	d123      	bne.n	8000f2c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000ee4:	69fb      	ldr	r3, [r7, #28]
 8000ee6:	08da      	lsrs	r2, r3, #3
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	3208      	adds	r2, #8
 8000eec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ef0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000ef2:	69fb      	ldr	r3, [r7, #28]
 8000ef4:	f003 0307 	and.w	r3, r3, #7
 8000ef8:	009b      	lsls	r3, r3, #2
 8000efa:	220f      	movs	r2, #15
 8000efc:	fa02 f303 	lsl.w	r3, r2, r3
 8000f00:	43db      	mvns	r3, r3
 8000f02:	69ba      	ldr	r2, [r7, #24]
 8000f04:	4013      	ands	r3, r2
 8000f06:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000f08:	683b      	ldr	r3, [r7, #0]
 8000f0a:	691a      	ldr	r2, [r3, #16]
 8000f0c:	69fb      	ldr	r3, [r7, #28]
 8000f0e:	f003 0307 	and.w	r3, r3, #7
 8000f12:	009b      	lsls	r3, r3, #2
 8000f14:	fa02 f303 	lsl.w	r3, r2, r3
 8000f18:	69ba      	ldr	r2, [r7, #24]
 8000f1a:	4313      	orrs	r3, r2
 8000f1c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000f1e:	69fb      	ldr	r3, [r7, #28]
 8000f20:	08da      	lsrs	r2, r3, #3
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	3208      	adds	r2, #8
 8000f26:	69b9      	ldr	r1, [r7, #24]
 8000f28:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000f32:	69fb      	ldr	r3, [r7, #28]
 8000f34:	005b      	lsls	r3, r3, #1
 8000f36:	2203      	movs	r2, #3
 8000f38:	fa02 f303 	lsl.w	r3, r2, r3
 8000f3c:	43db      	mvns	r3, r3
 8000f3e:	69ba      	ldr	r2, [r7, #24]
 8000f40:	4013      	ands	r3, r2
 8000f42:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000f44:	683b      	ldr	r3, [r7, #0]
 8000f46:	685b      	ldr	r3, [r3, #4]
 8000f48:	f003 0203 	and.w	r2, r3, #3
 8000f4c:	69fb      	ldr	r3, [r7, #28]
 8000f4e:	005b      	lsls	r3, r3, #1
 8000f50:	fa02 f303 	lsl.w	r3, r2, r3
 8000f54:	69ba      	ldr	r2, [r7, #24]
 8000f56:	4313      	orrs	r3, r2
 8000f58:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	69ba      	ldr	r2, [r7, #24]
 8000f5e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000f60:	683b      	ldr	r3, [r7, #0]
 8000f62:	685b      	ldr	r3, [r3, #4]
 8000f64:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	f000 80b4 	beq.w	80010d6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f6e:	2300      	movs	r3, #0
 8000f70:	60fb      	str	r3, [r7, #12]
 8000f72:	4b60      	ldr	r3, [pc, #384]	; (80010f4 <HAL_GPIO_Init+0x30c>)
 8000f74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f76:	4a5f      	ldr	r2, [pc, #380]	; (80010f4 <HAL_GPIO_Init+0x30c>)
 8000f78:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000f7c:	6453      	str	r3, [r2, #68]	; 0x44
 8000f7e:	4b5d      	ldr	r3, [pc, #372]	; (80010f4 <HAL_GPIO_Init+0x30c>)
 8000f80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f82:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000f86:	60fb      	str	r3, [r7, #12]
 8000f88:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000f8a:	4a5b      	ldr	r2, [pc, #364]	; (80010f8 <HAL_GPIO_Init+0x310>)
 8000f8c:	69fb      	ldr	r3, [r7, #28]
 8000f8e:	089b      	lsrs	r3, r3, #2
 8000f90:	3302      	adds	r3, #2
 8000f92:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f96:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000f98:	69fb      	ldr	r3, [r7, #28]
 8000f9a:	f003 0303 	and.w	r3, r3, #3
 8000f9e:	009b      	lsls	r3, r3, #2
 8000fa0:	220f      	movs	r2, #15
 8000fa2:	fa02 f303 	lsl.w	r3, r2, r3
 8000fa6:	43db      	mvns	r3, r3
 8000fa8:	69ba      	ldr	r2, [r7, #24]
 8000faa:	4013      	ands	r3, r2
 8000fac:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	4a52      	ldr	r2, [pc, #328]	; (80010fc <HAL_GPIO_Init+0x314>)
 8000fb2:	4293      	cmp	r3, r2
 8000fb4:	d02b      	beq.n	800100e <HAL_GPIO_Init+0x226>
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	4a51      	ldr	r2, [pc, #324]	; (8001100 <HAL_GPIO_Init+0x318>)
 8000fba:	4293      	cmp	r3, r2
 8000fbc:	d025      	beq.n	800100a <HAL_GPIO_Init+0x222>
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	4a50      	ldr	r2, [pc, #320]	; (8001104 <HAL_GPIO_Init+0x31c>)
 8000fc2:	4293      	cmp	r3, r2
 8000fc4:	d01f      	beq.n	8001006 <HAL_GPIO_Init+0x21e>
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	4a4f      	ldr	r2, [pc, #316]	; (8001108 <HAL_GPIO_Init+0x320>)
 8000fca:	4293      	cmp	r3, r2
 8000fcc:	d019      	beq.n	8001002 <HAL_GPIO_Init+0x21a>
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	4a4e      	ldr	r2, [pc, #312]	; (800110c <HAL_GPIO_Init+0x324>)
 8000fd2:	4293      	cmp	r3, r2
 8000fd4:	d013      	beq.n	8000ffe <HAL_GPIO_Init+0x216>
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	4a4d      	ldr	r2, [pc, #308]	; (8001110 <HAL_GPIO_Init+0x328>)
 8000fda:	4293      	cmp	r3, r2
 8000fdc:	d00d      	beq.n	8000ffa <HAL_GPIO_Init+0x212>
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	4a4c      	ldr	r2, [pc, #304]	; (8001114 <HAL_GPIO_Init+0x32c>)
 8000fe2:	4293      	cmp	r3, r2
 8000fe4:	d007      	beq.n	8000ff6 <HAL_GPIO_Init+0x20e>
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	4a4b      	ldr	r2, [pc, #300]	; (8001118 <HAL_GPIO_Init+0x330>)
 8000fea:	4293      	cmp	r3, r2
 8000fec:	d101      	bne.n	8000ff2 <HAL_GPIO_Init+0x20a>
 8000fee:	2307      	movs	r3, #7
 8000ff0:	e00e      	b.n	8001010 <HAL_GPIO_Init+0x228>
 8000ff2:	2308      	movs	r3, #8
 8000ff4:	e00c      	b.n	8001010 <HAL_GPIO_Init+0x228>
 8000ff6:	2306      	movs	r3, #6
 8000ff8:	e00a      	b.n	8001010 <HAL_GPIO_Init+0x228>
 8000ffa:	2305      	movs	r3, #5
 8000ffc:	e008      	b.n	8001010 <HAL_GPIO_Init+0x228>
 8000ffe:	2304      	movs	r3, #4
 8001000:	e006      	b.n	8001010 <HAL_GPIO_Init+0x228>
 8001002:	2303      	movs	r3, #3
 8001004:	e004      	b.n	8001010 <HAL_GPIO_Init+0x228>
 8001006:	2302      	movs	r3, #2
 8001008:	e002      	b.n	8001010 <HAL_GPIO_Init+0x228>
 800100a:	2301      	movs	r3, #1
 800100c:	e000      	b.n	8001010 <HAL_GPIO_Init+0x228>
 800100e:	2300      	movs	r3, #0
 8001010:	69fa      	ldr	r2, [r7, #28]
 8001012:	f002 0203 	and.w	r2, r2, #3
 8001016:	0092      	lsls	r2, r2, #2
 8001018:	4093      	lsls	r3, r2
 800101a:	69ba      	ldr	r2, [r7, #24]
 800101c:	4313      	orrs	r3, r2
 800101e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001020:	4935      	ldr	r1, [pc, #212]	; (80010f8 <HAL_GPIO_Init+0x310>)
 8001022:	69fb      	ldr	r3, [r7, #28]
 8001024:	089b      	lsrs	r3, r3, #2
 8001026:	3302      	adds	r3, #2
 8001028:	69ba      	ldr	r2, [r7, #24]
 800102a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800102e:	4b3b      	ldr	r3, [pc, #236]	; (800111c <HAL_GPIO_Init+0x334>)
 8001030:	689b      	ldr	r3, [r3, #8]
 8001032:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001034:	693b      	ldr	r3, [r7, #16]
 8001036:	43db      	mvns	r3, r3
 8001038:	69ba      	ldr	r2, [r7, #24]
 800103a:	4013      	ands	r3, r2
 800103c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800103e:	683b      	ldr	r3, [r7, #0]
 8001040:	685b      	ldr	r3, [r3, #4]
 8001042:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001046:	2b00      	cmp	r3, #0
 8001048:	d003      	beq.n	8001052 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800104a:	69ba      	ldr	r2, [r7, #24]
 800104c:	693b      	ldr	r3, [r7, #16]
 800104e:	4313      	orrs	r3, r2
 8001050:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001052:	4a32      	ldr	r2, [pc, #200]	; (800111c <HAL_GPIO_Init+0x334>)
 8001054:	69bb      	ldr	r3, [r7, #24]
 8001056:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001058:	4b30      	ldr	r3, [pc, #192]	; (800111c <HAL_GPIO_Init+0x334>)
 800105a:	68db      	ldr	r3, [r3, #12]
 800105c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800105e:	693b      	ldr	r3, [r7, #16]
 8001060:	43db      	mvns	r3, r3
 8001062:	69ba      	ldr	r2, [r7, #24]
 8001064:	4013      	ands	r3, r2
 8001066:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001068:	683b      	ldr	r3, [r7, #0]
 800106a:	685b      	ldr	r3, [r3, #4]
 800106c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001070:	2b00      	cmp	r3, #0
 8001072:	d003      	beq.n	800107c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001074:	69ba      	ldr	r2, [r7, #24]
 8001076:	693b      	ldr	r3, [r7, #16]
 8001078:	4313      	orrs	r3, r2
 800107a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800107c:	4a27      	ldr	r2, [pc, #156]	; (800111c <HAL_GPIO_Init+0x334>)
 800107e:	69bb      	ldr	r3, [r7, #24]
 8001080:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001082:	4b26      	ldr	r3, [pc, #152]	; (800111c <HAL_GPIO_Init+0x334>)
 8001084:	685b      	ldr	r3, [r3, #4]
 8001086:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001088:	693b      	ldr	r3, [r7, #16]
 800108a:	43db      	mvns	r3, r3
 800108c:	69ba      	ldr	r2, [r7, #24]
 800108e:	4013      	ands	r3, r2
 8001090:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001092:	683b      	ldr	r3, [r7, #0]
 8001094:	685b      	ldr	r3, [r3, #4]
 8001096:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800109a:	2b00      	cmp	r3, #0
 800109c:	d003      	beq.n	80010a6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800109e:	69ba      	ldr	r2, [r7, #24]
 80010a0:	693b      	ldr	r3, [r7, #16]
 80010a2:	4313      	orrs	r3, r2
 80010a4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80010a6:	4a1d      	ldr	r2, [pc, #116]	; (800111c <HAL_GPIO_Init+0x334>)
 80010a8:	69bb      	ldr	r3, [r7, #24]
 80010aa:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80010ac:	4b1b      	ldr	r3, [pc, #108]	; (800111c <HAL_GPIO_Init+0x334>)
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80010b2:	693b      	ldr	r3, [r7, #16]
 80010b4:	43db      	mvns	r3, r3
 80010b6:	69ba      	ldr	r2, [r7, #24]
 80010b8:	4013      	ands	r3, r2
 80010ba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80010bc:	683b      	ldr	r3, [r7, #0]
 80010be:	685b      	ldr	r3, [r3, #4]
 80010c0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d003      	beq.n	80010d0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80010c8:	69ba      	ldr	r2, [r7, #24]
 80010ca:	693b      	ldr	r3, [r7, #16]
 80010cc:	4313      	orrs	r3, r2
 80010ce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80010d0:	4a12      	ldr	r2, [pc, #72]	; (800111c <HAL_GPIO_Init+0x334>)
 80010d2:	69bb      	ldr	r3, [r7, #24]
 80010d4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80010d6:	69fb      	ldr	r3, [r7, #28]
 80010d8:	3301      	adds	r3, #1
 80010da:	61fb      	str	r3, [r7, #28]
 80010dc:	69fb      	ldr	r3, [r7, #28]
 80010de:	2b0f      	cmp	r3, #15
 80010e0:	f67f ae90 	bls.w	8000e04 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80010e4:	bf00      	nop
 80010e6:	bf00      	nop
 80010e8:	3724      	adds	r7, #36	; 0x24
 80010ea:	46bd      	mov	sp, r7
 80010ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f0:	4770      	bx	lr
 80010f2:	bf00      	nop
 80010f4:	40023800 	.word	0x40023800
 80010f8:	40013800 	.word	0x40013800
 80010fc:	40020000 	.word	0x40020000
 8001100:	40020400 	.word	0x40020400
 8001104:	40020800 	.word	0x40020800
 8001108:	40020c00 	.word	0x40020c00
 800110c:	40021000 	.word	0x40021000
 8001110:	40021400 	.word	0x40021400
 8001114:	40021800 	.word	0x40021800
 8001118:	40021c00 	.word	0x40021c00
 800111c:	40013c00 	.word	0x40013c00

08001120 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001120:	b480      	push	{r7}
 8001122:	b083      	sub	sp, #12
 8001124:	af00      	add	r7, sp, #0
 8001126:	6078      	str	r0, [r7, #4]
 8001128:	460b      	mov	r3, r1
 800112a:	807b      	strh	r3, [r7, #2]
 800112c:	4613      	mov	r3, r2
 800112e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001130:	787b      	ldrb	r3, [r7, #1]
 8001132:	2b00      	cmp	r3, #0
 8001134:	d003      	beq.n	800113e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001136:	887a      	ldrh	r2, [r7, #2]
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800113c:	e003      	b.n	8001146 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800113e:	887b      	ldrh	r3, [r7, #2]
 8001140:	041a      	lsls	r2, r3, #16
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	619a      	str	r2, [r3, #24]
}
 8001146:	bf00      	nop
 8001148:	370c      	adds	r7, #12
 800114a:	46bd      	mov	sp, r7
 800114c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001150:	4770      	bx	lr
	...

08001154 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	b086      	sub	sp, #24
 8001158:	af00      	add	r7, sp, #0
 800115a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	2b00      	cmp	r3, #0
 8001160:	d101      	bne.n	8001166 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001162:	2301      	movs	r3, #1
 8001164:	e267      	b.n	8001636 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	f003 0301 	and.w	r3, r3, #1
 800116e:	2b00      	cmp	r3, #0
 8001170:	d075      	beq.n	800125e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001172:	4b88      	ldr	r3, [pc, #544]	; (8001394 <HAL_RCC_OscConfig+0x240>)
 8001174:	689b      	ldr	r3, [r3, #8]
 8001176:	f003 030c 	and.w	r3, r3, #12
 800117a:	2b04      	cmp	r3, #4
 800117c:	d00c      	beq.n	8001198 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800117e:	4b85      	ldr	r3, [pc, #532]	; (8001394 <HAL_RCC_OscConfig+0x240>)
 8001180:	689b      	ldr	r3, [r3, #8]
 8001182:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001186:	2b08      	cmp	r3, #8
 8001188:	d112      	bne.n	80011b0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800118a:	4b82      	ldr	r3, [pc, #520]	; (8001394 <HAL_RCC_OscConfig+0x240>)
 800118c:	685b      	ldr	r3, [r3, #4]
 800118e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001192:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001196:	d10b      	bne.n	80011b0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001198:	4b7e      	ldr	r3, [pc, #504]	; (8001394 <HAL_RCC_OscConfig+0x240>)
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d05b      	beq.n	800125c <HAL_RCC_OscConfig+0x108>
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	685b      	ldr	r3, [r3, #4]
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d157      	bne.n	800125c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80011ac:	2301      	movs	r3, #1
 80011ae:	e242      	b.n	8001636 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	685b      	ldr	r3, [r3, #4]
 80011b4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80011b8:	d106      	bne.n	80011c8 <HAL_RCC_OscConfig+0x74>
 80011ba:	4b76      	ldr	r3, [pc, #472]	; (8001394 <HAL_RCC_OscConfig+0x240>)
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	4a75      	ldr	r2, [pc, #468]	; (8001394 <HAL_RCC_OscConfig+0x240>)
 80011c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80011c4:	6013      	str	r3, [r2, #0]
 80011c6:	e01d      	b.n	8001204 <HAL_RCC_OscConfig+0xb0>
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	685b      	ldr	r3, [r3, #4]
 80011cc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80011d0:	d10c      	bne.n	80011ec <HAL_RCC_OscConfig+0x98>
 80011d2:	4b70      	ldr	r3, [pc, #448]	; (8001394 <HAL_RCC_OscConfig+0x240>)
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	4a6f      	ldr	r2, [pc, #444]	; (8001394 <HAL_RCC_OscConfig+0x240>)
 80011d8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80011dc:	6013      	str	r3, [r2, #0]
 80011de:	4b6d      	ldr	r3, [pc, #436]	; (8001394 <HAL_RCC_OscConfig+0x240>)
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	4a6c      	ldr	r2, [pc, #432]	; (8001394 <HAL_RCC_OscConfig+0x240>)
 80011e4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80011e8:	6013      	str	r3, [r2, #0]
 80011ea:	e00b      	b.n	8001204 <HAL_RCC_OscConfig+0xb0>
 80011ec:	4b69      	ldr	r3, [pc, #420]	; (8001394 <HAL_RCC_OscConfig+0x240>)
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	4a68      	ldr	r2, [pc, #416]	; (8001394 <HAL_RCC_OscConfig+0x240>)
 80011f2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80011f6:	6013      	str	r3, [r2, #0]
 80011f8:	4b66      	ldr	r3, [pc, #408]	; (8001394 <HAL_RCC_OscConfig+0x240>)
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	4a65      	ldr	r2, [pc, #404]	; (8001394 <HAL_RCC_OscConfig+0x240>)
 80011fe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001202:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	685b      	ldr	r3, [r3, #4]
 8001208:	2b00      	cmp	r3, #0
 800120a:	d013      	beq.n	8001234 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800120c:	f7ff fcfe 	bl	8000c0c <HAL_GetTick>
 8001210:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001212:	e008      	b.n	8001226 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001214:	f7ff fcfa 	bl	8000c0c <HAL_GetTick>
 8001218:	4602      	mov	r2, r0
 800121a:	693b      	ldr	r3, [r7, #16]
 800121c:	1ad3      	subs	r3, r2, r3
 800121e:	2b64      	cmp	r3, #100	; 0x64
 8001220:	d901      	bls.n	8001226 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001222:	2303      	movs	r3, #3
 8001224:	e207      	b.n	8001636 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001226:	4b5b      	ldr	r3, [pc, #364]	; (8001394 <HAL_RCC_OscConfig+0x240>)
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800122e:	2b00      	cmp	r3, #0
 8001230:	d0f0      	beq.n	8001214 <HAL_RCC_OscConfig+0xc0>
 8001232:	e014      	b.n	800125e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001234:	f7ff fcea 	bl	8000c0c <HAL_GetTick>
 8001238:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800123a:	e008      	b.n	800124e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800123c:	f7ff fce6 	bl	8000c0c <HAL_GetTick>
 8001240:	4602      	mov	r2, r0
 8001242:	693b      	ldr	r3, [r7, #16]
 8001244:	1ad3      	subs	r3, r2, r3
 8001246:	2b64      	cmp	r3, #100	; 0x64
 8001248:	d901      	bls.n	800124e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800124a:	2303      	movs	r3, #3
 800124c:	e1f3      	b.n	8001636 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800124e:	4b51      	ldr	r3, [pc, #324]	; (8001394 <HAL_RCC_OscConfig+0x240>)
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001256:	2b00      	cmp	r3, #0
 8001258:	d1f0      	bne.n	800123c <HAL_RCC_OscConfig+0xe8>
 800125a:	e000      	b.n	800125e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800125c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	f003 0302 	and.w	r3, r3, #2
 8001266:	2b00      	cmp	r3, #0
 8001268:	d063      	beq.n	8001332 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800126a:	4b4a      	ldr	r3, [pc, #296]	; (8001394 <HAL_RCC_OscConfig+0x240>)
 800126c:	689b      	ldr	r3, [r3, #8]
 800126e:	f003 030c 	and.w	r3, r3, #12
 8001272:	2b00      	cmp	r3, #0
 8001274:	d00b      	beq.n	800128e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001276:	4b47      	ldr	r3, [pc, #284]	; (8001394 <HAL_RCC_OscConfig+0x240>)
 8001278:	689b      	ldr	r3, [r3, #8]
 800127a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800127e:	2b08      	cmp	r3, #8
 8001280:	d11c      	bne.n	80012bc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001282:	4b44      	ldr	r3, [pc, #272]	; (8001394 <HAL_RCC_OscConfig+0x240>)
 8001284:	685b      	ldr	r3, [r3, #4]
 8001286:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800128a:	2b00      	cmp	r3, #0
 800128c:	d116      	bne.n	80012bc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800128e:	4b41      	ldr	r3, [pc, #260]	; (8001394 <HAL_RCC_OscConfig+0x240>)
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	f003 0302 	and.w	r3, r3, #2
 8001296:	2b00      	cmp	r3, #0
 8001298:	d005      	beq.n	80012a6 <HAL_RCC_OscConfig+0x152>
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	68db      	ldr	r3, [r3, #12]
 800129e:	2b01      	cmp	r3, #1
 80012a0:	d001      	beq.n	80012a6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80012a2:	2301      	movs	r3, #1
 80012a4:	e1c7      	b.n	8001636 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80012a6:	4b3b      	ldr	r3, [pc, #236]	; (8001394 <HAL_RCC_OscConfig+0x240>)
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	691b      	ldr	r3, [r3, #16]
 80012b2:	00db      	lsls	r3, r3, #3
 80012b4:	4937      	ldr	r1, [pc, #220]	; (8001394 <HAL_RCC_OscConfig+0x240>)
 80012b6:	4313      	orrs	r3, r2
 80012b8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80012ba:	e03a      	b.n	8001332 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	68db      	ldr	r3, [r3, #12]
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d020      	beq.n	8001306 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80012c4:	4b34      	ldr	r3, [pc, #208]	; (8001398 <HAL_RCC_OscConfig+0x244>)
 80012c6:	2201      	movs	r2, #1
 80012c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80012ca:	f7ff fc9f 	bl	8000c0c <HAL_GetTick>
 80012ce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80012d0:	e008      	b.n	80012e4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80012d2:	f7ff fc9b 	bl	8000c0c <HAL_GetTick>
 80012d6:	4602      	mov	r2, r0
 80012d8:	693b      	ldr	r3, [r7, #16]
 80012da:	1ad3      	subs	r3, r2, r3
 80012dc:	2b02      	cmp	r3, #2
 80012de:	d901      	bls.n	80012e4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80012e0:	2303      	movs	r3, #3
 80012e2:	e1a8      	b.n	8001636 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80012e4:	4b2b      	ldr	r3, [pc, #172]	; (8001394 <HAL_RCC_OscConfig+0x240>)
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	f003 0302 	and.w	r3, r3, #2
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d0f0      	beq.n	80012d2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80012f0:	4b28      	ldr	r3, [pc, #160]	; (8001394 <HAL_RCC_OscConfig+0x240>)
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	691b      	ldr	r3, [r3, #16]
 80012fc:	00db      	lsls	r3, r3, #3
 80012fe:	4925      	ldr	r1, [pc, #148]	; (8001394 <HAL_RCC_OscConfig+0x240>)
 8001300:	4313      	orrs	r3, r2
 8001302:	600b      	str	r3, [r1, #0]
 8001304:	e015      	b.n	8001332 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001306:	4b24      	ldr	r3, [pc, #144]	; (8001398 <HAL_RCC_OscConfig+0x244>)
 8001308:	2200      	movs	r2, #0
 800130a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800130c:	f7ff fc7e 	bl	8000c0c <HAL_GetTick>
 8001310:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001312:	e008      	b.n	8001326 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001314:	f7ff fc7a 	bl	8000c0c <HAL_GetTick>
 8001318:	4602      	mov	r2, r0
 800131a:	693b      	ldr	r3, [r7, #16]
 800131c:	1ad3      	subs	r3, r2, r3
 800131e:	2b02      	cmp	r3, #2
 8001320:	d901      	bls.n	8001326 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001322:	2303      	movs	r3, #3
 8001324:	e187      	b.n	8001636 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001326:	4b1b      	ldr	r3, [pc, #108]	; (8001394 <HAL_RCC_OscConfig+0x240>)
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	f003 0302 	and.w	r3, r3, #2
 800132e:	2b00      	cmp	r3, #0
 8001330:	d1f0      	bne.n	8001314 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	f003 0308 	and.w	r3, r3, #8
 800133a:	2b00      	cmp	r3, #0
 800133c:	d036      	beq.n	80013ac <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	695b      	ldr	r3, [r3, #20]
 8001342:	2b00      	cmp	r3, #0
 8001344:	d016      	beq.n	8001374 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001346:	4b15      	ldr	r3, [pc, #84]	; (800139c <HAL_RCC_OscConfig+0x248>)
 8001348:	2201      	movs	r2, #1
 800134a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800134c:	f7ff fc5e 	bl	8000c0c <HAL_GetTick>
 8001350:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001352:	e008      	b.n	8001366 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001354:	f7ff fc5a 	bl	8000c0c <HAL_GetTick>
 8001358:	4602      	mov	r2, r0
 800135a:	693b      	ldr	r3, [r7, #16]
 800135c:	1ad3      	subs	r3, r2, r3
 800135e:	2b02      	cmp	r3, #2
 8001360:	d901      	bls.n	8001366 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001362:	2303      	movs	r3, #3
 8001364:	e167      	b.n	8001636 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001366:	4b0b      	ldr	r3, [pc, #44]	; (8001394 <HAL_RCC_OscConfig+0x240>)
 8001368:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800136a:	f003 0302 	and.w	r3, r3, #2
 800136e:	2b00      	cmp	r3, #0
 8001370:	d0f0      	beq.n	8001354 <HAL_RCC_OscConfig+0x200>
 8001372:	e01b      	b.n	80013ac <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001374:	4b09      	ldr	r3, [pc, #36]	; (800139c <HAL_RCC_OscConfig+0x248>)
 8001376:	2200      	movs	r2, #0
 8001378:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800137a:	f7ff fc47 	bl	8000c0c <HAL_GetTick>
 800137e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001380:	e00e      	b.n	80013a0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001382:	f7ff fc43 	bl	8000c0c <HAL_GetTick>
 8001386:	4602      	mov	r2, r0
 8001388:	693b      	ldr	r3, [r7, #16]
 800138a:	1ad3      	subs	r3, r2, r3
 800138c:	2b02      	cmp	r3, #2
 800138e:	d907      	bls.n	80013a0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001390:	2303      	movs	r3, #3
 8001392:	e150      	b.n	8001636 <HAL_RCC_OscConfig+0x4e2>
 8001394:	40023800 	.word	0x40023800
 8001398:	42470000 	.word	0x42470000
 800139c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80013a0:	4b88      	ldr	r3, [pc, #544]	; (80015c4 <HAL_RCC_OscConfig+0x470>)
 80013a2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80013a4:	f003 0302 	and.w	r3, r3, #2
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d1ea      	bne.n	8001382 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	f003 0304 	and.w	r3, r3, #4
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	f000 8097 	beq.w	80014e8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80013ba:	2300      	movs	r3, #0
 80013bc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80013be:	4b81      	ldr	r3, [pc, #516]	; (80015c4 <HAL_RCC_OscConfig+0x470>)
 80013c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d10f      	bne.n	80013ea <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80013ca:	2300      	movs	r3, #0
 80013cc:	60bb      	str	r3, [r7, #8]
 80013ce:	4b7d      	ldr	r3, [pc, #500]	; (80015c4 <HAL_RCC_OscConfig+0x470>)
 80013d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013d2:	4a7c      	ldr	r2, [pc, #496]	; (80015c4 <HAL_RCC_OscConfig+0x470>)
 80013d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013d8:	6413      	str	r3, [r2, #64]	; 0x40
 80013da:	4b7a      	ldr	r3, [pc, #488]	; (80015c4 <HAL_RCC_OscConfig+0x470>)
 80013dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013e2:	60bb      	str	r3, [r7, #8]
 80013e4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80013e6:	2301      	movs	r3, #1
 80013e8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80013ea:	4b77      	ldr	r3, [pc, #476]	; (80015c8 <HAL_RCC_OscConfig+0x474>)
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d118      	bne.n	8001428 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80013f6:	4b74      	ldr	r3, [pc, #464]	; (80015c8 <HAL_RCC_OscConfig+0x474>)
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	4a73      	ldr	r2, [pc, #460]	; (80015c8 <HAL_RCC_OscConfig+0x474>)
 80013fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001400:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001402:	f7ff fc03 	bl	8000c0c <HAL_GetTick>
 8001406:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001408:	e008      	b.n	800141c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800140a:	f7ff fbff 	bl	8000c0c <HAL_GetTick>
 800140e:	4602      	mov	r2, r0
 8001410:	693b      	ldr	r3, [r7, #16]
 8001412:	1ad3      	subs	r3, r2, r3
 8001414:	2b02      	cmp	r3, #2
 8001416:	d901      	bls.n	800141c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001418:	2303      	movs	r3, #3
 800141a:	e10c      	b.n	8001636 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800141c:	4b6a      	ldr	r3, [pc, #424]	; (80015c8 <HAL_RCC_OscConfig+0x474>)
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001424:	2b00      	cmp	r3, #0
 8001426:	d0f0      	beq.n	800140a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	689b      	ldr	r3, [r3, #8]
 800142c:	2b01      	cmp	r3, #1
 800142e:	d106      	bne.n	800143e <HAL_RCC_OscConfig+0x2ea>
 8001430:	4b64      	ldr	r3, [pc, #400]	; (80015c4 <HAL_RCC_OscConfig+0x470>)
 8001432:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001434:	4a63      	ldr	r2, [pc, #396]	; (80015c4 <HAL_RCC_OscConfig+0x470>)
 8001436:	f043 0301 	orr.w	r3, r3, #1
 800143a:	6713      	str	r3, [r2, #112]	; 0x70
 800143c:	e01c      	b.n	8001478 <HAL_RCC_OscConfig+0x324>
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	689b      	ldr	r3, [r3, #8]
 8001442:	2b05      	cmp	r3, #5
 8001444:	d10c      	bne.n	8001460 <HAL_RCC_OscConfig+0x30c>
 8001446:	4b5f      	ldr	r3, [pc, #380]	; (80015c4 <HAL_RCC_OscConfig+0x470>)
 8001448:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800144a:	4a5e      	ldr	r2, [pc, #376]	; (80015c4 <HAL_RCC_OscConfig+0x470>)
 800144c:	f043 0304 	orr.w	r3, r3, #4
 8001450:	6713      	str	r3, [r2, #112]	; 0x70
 8001452:	4b5c      	ldr	r3, [pc, #368]	; (80015c4 <HAL_RCC_OscConfig+0x470>)
 8001454:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001456:	4a5b      	ldr	r2, [pc, #364]	; (80015c4 <HAL_RCC_OscConfig+0x470>)
 8001458:	f043 0301 	orr.w	r3, r3, #1
 800145c:	6713      	str	r3, [r2, #112]	; 0x70
 800145e:	e00b      	b.n	8001478 <HAL_RCC_OscConfig+0x324>
 8001460:	4b58      	ldr	r3, [pc, #352]	; (80015c4 <HAL_RCC_OscConfig+0x470>)
 8001462:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001464:	4a57      	ldr	r2, [pc, #348]	; (80015c4 <HAL_RCC_OscConfig+0x470>)
 8001466:	f023 0301 	bic.w	r3, r3, #1
 800146a:	6713      	str	r3, [r2, #112]	; 0x70
 800146c:	4b55      	ldr	r3, [pc, #340]	; (80015c4 <HAL_RCC_OscConfig+0x470>)
 800146e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001470:	4a54      	ldr	r2, [pc, #336]	; (80015c4 <HAL_RCC_OscConfig+0x470>)
 8001472:	f023 0304 	bic.w	r3, r3, #4
 8001476:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	689b      	ldr	r3, [r3, #8]
 800147c:	2b00      	cmp	r3, #0
 800147e:	d015      	beq.n	80014ac <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001480:	f7ff fbc4 	bl	8000c0c <HAL_GetTick>
 8001484:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001486:	e00a      	b.n	800149e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001488:	f7ff fbc0 	bl	8000c0c <HAL_GetTick>
 800148c:	4602      	mov	r2, r0
 800148e:	693b      	ldr	r3, [r7, #16]
 8001490:	1ad3      	subs	r3, r2, r3
 8001492:	f241 3288 	movw	r2, #5000	; 0x1388
 8001496:	4293      	cmp	r3, r2
 8001498:	d901      	bls.n	800149e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800149a:	2303      	movs	r3, #3
 800149c:	e0cb      	b.n	8001636 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800149e:	4b49      	ldr	r3, [pc, #292]	; (80015c4 <HAL_RCC_OscConfig+0x470>)
 80014a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80014a2:	f003 0302 	and.w	r3, r3, #2
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d0ee      	beq.n	8001488 <HAL_RCC_OscConfig+0x334>
 80014aa:	e014      	b.n	80014d6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014ac:	f7ff fbae 	bl	8000c0c <HAL_GetTick>
 80014b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80014b2:	e00a      	b.n	80014ca <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80014b4:	f7ff fbaa 	bl	8000c0c <HAL_GetTick>
 80014b8:	4602      	mov	r2, r0
 80014ba:	693b      	ldr	r3, [r7, #16]
 80014bc:	1ad3      	subs	r3, r2, r3
 80014be:	f241 3288 	movw	r2, #5000	; 0x1388
 80014c2:	4293      	cmp	r3, r2
 80014c4:	d901      	bls.n	80014ca <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80014c6:	2303      	movs	r3, #3
 80014c8:	e0b5      	b.n	8001636 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80014ca:	4b3e      	ldr	r3, [pc, #248]	; (80015c4 <HAL_RCC_OscConfig+0x470>)
 80014cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80014ce:	f003 0302 	and.w	r3, r3, #2
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d1ee      	bne.n	80014b4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80014d6:	7dfb      	ldrb	r3, [r7, #23]
 80014d8:	2b01      	cmp	r3, #1
 80014da:	d105      	bne.n	80014e8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80014dc:	4b39      	ldr	r3, [pc, #228]	; (80015c4 <HAL_RCC_OscConfig+0x470>)
 80014de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014e0:	4a38      	ldr	r2, [pc, #224]	; (80015c4 <HAL_RCC_OscConfig+0x470>)
 80014e2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80014e6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	699b      	ldr	r3, [r3, #24]
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	f000 80a1 	beq.w	8001634 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80014f2:	4b34      	ldr	r3, [pc, #208]	; (80015c4 <HAL_RCC_OscConfig+0x470>)
 80014f4:	689b      	ldr	r3, [r3, #8]
 80014f6:	f003 030c 	and.w	r3, r3, #12
 80014fa:	2b08      	cmp	r3, #8
 80014fc:	d05c      	beq.n	80015b8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	699b      	ldr	r3, [r3, #24]
 8001502:	2b02      	cmp	r3, #2
 8001504:	d141      	bne.n	800158a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001506:	4b31      	ldr	r3, [pc, #196]	; (80015cc <HAL_RCC_OscConfig+0x478>)
 8001508:	2200      	movs	r2, #0
 800150a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800150c:	f7ff fb7e 	bl	8000c0c <HAL_GetTick>
 8001510:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001512:	e008      	b.n	8001526 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001514:	f7ff fb7a 	bl	8000c0c <HAL_GetTick>
 8001518:	4602      	mov	r2, r0
 800151a:	693b      	ldr	r3, [r7, #16]
 800151c:	1ad3      	subs	r3, r2, r3
 800151e:	2b02      	cmp	r3, #2
 8001520:	d901      	bls.n	8001526 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001522:	2303      	movs	r3, #3
 8001524:	e087      	b.n	8001636 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001526:	4b27      	ldr	r3, [pc, #156]	; (80015c4 <HAL_RCC_OscConfig+0x470>)
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800152e:	2b00      	cmp	r3, #0
 8001530:	d1f0      	bne.n	8001514 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	69da      	ldr	r2, [r3, #28]
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	6a1b      	ldr	r3, [r3, #32]
 800153a:	431a      	orrs	r2, r3
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001540:	019b      	lsls	r3, r3, #6
 8001542:	431a      	orrs	r2, r3
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001548:	085b      	lsrs	r3, r3, #1
 800154a:	3b01      	subs	r3, #1
 800154c:	041b      	lsls	r3, r3, #16
 800154e:	431a      	orrs	r2, r3
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001554:	061b      	lsls	r3, r3, #24
 8001556:	491b      	ldr	r1, [pc, #108]	; (80015c4 <HAL_RCC_OscConfig+0x470>)
 8001558:	4313      	orrs	r3, r2
 800155a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800155c:	4b1b      	ldr	r3, [pc, #108]	; (80015cc <HAL_RCC_OscConfig+0x478>)
 800155e:	2201      	movs	r2, #1
 8001560:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001562:	f7ff fb53 	bl	8000c0c <HAL_GetTick>
 8001566:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001568:	e008      	b.n	800157c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800156a:	f7ff fb4f 	bl	8000c0c <HAL_GetTick>
 800156e:	4602      	mov	r2, r0
 8001570:	693b      	ldr	r3, [r7, #16]
 8001572:	1ad3      	subs	r3, r2, r3
 8001574:	2b02      	cmp	r3, #2
 8001576:	d901      	bls.n	800157c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001578:	2303      	movs	r3, #3
 800157a:	e05c      	b.n	8001636 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800157c:	4b11      	ldr	r3, [pc, #68]	; (80015c4 <HAL_RCC_OscConfig+0x470>)
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001584:	2b00      	cmp	r3, #0
 8001586:	d0f0      	beq.n	800156a <HAL_RCC_OscConfig+0x416>
 8001588:	e054      	b.n	8001634 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800158a:	4b10      	ldr	r3, [pc, #64]	; (80015cc <HAL_RCC_OscConfig+0x478>)
 800158c:	2200      	movs	r2, #0
 800158e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001590:	f7ff fb3c 	bl	8000c0c <HAL_GetTick>
 8001594:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001596:	e008      	b.n	80015aa <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001598:	f7ff fb38 	bl	8000c0c <HAL_GetTick>
 800159c:	4602      	mov	r2, r0
 800159e:	693b      	ldr	r3, [r7, #16]
 80015a0:	1ad3      	subs	r3, r2, r3
 80015a2:	2b02      	cmp	r3, #2
 80015a4:	d901      	bls.n	80015aa <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80015a6:	2303      	movs	r3, #3
 80015a8:	e045      	b.n	8001636 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80015aa:	4b06      	ldr	r3, [pc, #24]	; (80015c4 <HAL_RCC_OscConfig+0x470>)
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d1f0      	bne.n	8001598 <HAL_RCC_OscConfig+0x444>
 80015b6:	e03d      	b.n	8001634 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	699b      	ldr	r3, [r3, #24]
 80015bc:	2b01      	cmp	r3, #1
 80015be:	d107      	bne.n	80015d0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80015c0:	2301      	movs	r3, #1
 80015c2:	e038      	b.n	8001636 <HAL_RCC_OscConfig+0x4e2>
 80015c4:	40023800 	.word	0x40023800
 80015c8:	40007000 	.word	0x40007000
 80015cc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80015d0:	4b1b      	ldr	r3, [pc, #108]	; (8001640 <HAL_RCC_OscConfig+0x4ec>)
 80015d2:	685b      	ldr	r3, [r3, #4]
 80015d4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	699b      	ldr	r3, [r3, #24]
 80015da:	2b01      	cmp	r3, #1
 80015dc:	d028      	beq.n	8001630 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80015de:	68fb      	ldr	r3, [r7, #12]
 80015e0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80015e8:	429a      	cmp	r2, r3
 80015ea:	d121      	bne.n	8001630 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80015ec:	68fb      	ldr	r3, [r7, #12]
 80015ee:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80015f6:	429a      	cmp	r2, r3
 80015f8:	d11a      	bne.n	8001630 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80015fa:	68fa      	ldr	r2, [r7, #12]
 80015fc:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001600:	4013      	ands	r3, r2
 8001602:	687a      	ldr	r2, [r7, #4]
 8001604:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001606:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001608:	4293      	cmp	r3, r2
 800160a:	d111      	bne.n	8001630 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800160c:	68fb      	ldr	r3, [r7, #12]
 800160e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001616:	085b      	lsrs	r3, r3, #1
 8001618:	3b01      	subs	r3, #1
 800161a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800161c:	429a      	cmp	r2, r3
 800161e:	d107      	bne.n	8001630 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001620:	68fb      	ldr	r3, [r7, #12]
 8001622:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800162a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800162c:	429a      	cmp	r2, r3
 800162e:	d001      	beq.n	8001634 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8001630:	2301      	movs	r3, #1
 8001632:	e000      	b.n	8001636 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001634:	2300      	movs	r3, #0
}
 8001636:	4618      	mov	r0, r3
 8001638:	3718      	adds	r7, #24
 800163a:	46bd      	mov	sp, r7
 800163c:	bd80      	pop	{r7, pc}
 800163e:	bf00      	nop
 8001640:	40023800 	.word	0x40023800

08001644 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	b084      	sub	sp, #16
 8001648:	af00      	add	r7, sp, #0
 800164a:	6078      	str	r0, [r7, #4]
 800164c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	2b00      	cmp	r3, #0
 8001652:	d101      	bne.n	8001658 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001654:	2301      	movs	r3, #1
 8001656:	e0cc      	b.n	80017f2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001658:	4b68      	ldr	r3, [pc, #416]	; (80017fc <HAL_RCC_ClockConfig+0x1b8>)
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	f003 0307 	and.w	r3, r3, #7
 8001660:	683a      	ldr	r2, [r7, #0]
 8001662:	429a      	cmp	r2, r3
 8001664:	d90c      	bls.n	8001680 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001666:	4b65      	ldr	r3, [pc, #404]	; (80017fc <HAL_RCC_ClockConfig+0x1b8>)
 8001668:	683a      	ldr	r2, [r7, #0]
 800166a:	b2d2      	uxtb	r2, r2
 800166c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800166e:	4b63      	ldr	r3, [pc, #396]	; (80017fc <HAL_RCC_ClockConfig+0x1b8>)
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	f003 0307 	and.w	r3, r3, #7
 8001676:	683a      	ldr	r2, [r7, #0]
 8001678:	429a      	cmp	r2, r3
 800167a:	d001      	beq.n	8001680 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800167c:	2301      	movs	r3, #1
 800167e:	e0b8      	b.n	80017f2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	f003 0302 	and.w	r3, r3, #2
 8001688:	2b00      	cmp	r3, #0
 800168a:	d020      	beq.n	80016ce <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	f003 0304 	and.w	r3, r3, #4
 8001694:	2b00      	cmp	r3, #0
 8001696:	d005      	beq.n	80016a4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001698:	4b59      	ldr	r3, [pc, #356]	; (8001800 <HAL_RCC_ClockConfig+0x1bc>)
 800169a:	689b      	ldr	r3, [r3, #8]
 800169c:	4a58      	ldr	r2, [pc, #352]	; (8001800 <HAL_RCC_ClockConfig+0x1bc>)
 800169e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80016a2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	f003 0308 	and.w	r3, r3, #8
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d005      	beq.n	80016bc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80016b0:	4b53      	ldr	r3, [pc, #332]	; (8001800 <HAL_RCC_ClockConfig+0x1bc>)
 80016b2:	689b      	ldr	r3, [r3, #8]
 80016b4:	4a52      	ldr	r2, [pc, #328]	; (8001800 <HAL_RCC_ClockConfig+0x1bc>)
 80016b6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80016ba:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80016bc:	4b50      	ldr	r3, [pc, #320]	; (8001800 <HAL_RCC_ClockConfig+0x1bc>)
 80016be:	689b      	ldr	r3, [r3, #8]
 80016c0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	689b      	ldr	r3, [r3, #8]
 80016c8:	494d      	ldr	r1, [pc, #308]	; (8001800 <HAL_RCC_ClockConfig+0x1bc>)
 80016ca:	4313      	orrs	r3, r2
 80016cc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	f003 0301 	and.w	r3, r3, #1
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d044      	beq.n	8001764 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	685b      	ldr	r3, [r3, #4]
 80016de:	2b01      	cmp	r3, #1
 80016e0:	d107      	bne.n	80016f2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016e2:	4b47      	ldr	r3, [pc, #284]	; (8001800 <HAL_RCC_ClockConfig+0x1bc>)
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d119      	bne.n	8001722 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80016ee:	2301      	movs	r3, #1
 80016f0:	e07f      	b.n	80017f2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	685b      	ldr	r3, [r3, #4]
 80016f6:	2b02      	cmp	r3, #2
 80016f8:	d003      	beq.n	8001702 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80016fe:	2b03      	cmp	r3, #3
 8001700:	d107      	bne.n	8001712 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001702:	4b3f      	ldr	r3, [pc, #252]	; (8001800 <HAL_RCC_ClockConfig+0x1bc>)
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800170a:	2b00      	cmp	r3, #0
 800170c:	d109      	bne.n	8001722 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800170e:	2301      	movs	r3, #1
 8001710:	e06f      	b.n	80017f2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001712:	4b3b      	ldr	r3, [pc, #236]	; (8001800 <HAL_RCC_ClockConfig+0x1bc>)
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	f003 0302 	and.w	r3, r3, #2
 800171a:	2b00      	cmp	r3, #0
 800171c:	d101      	bne.n	8001722 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800171e:	2301      	movs	r3, #1
 8001720:	e067      	b.n	80017f2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001722:	4b37      	ldr	r3, [pc, #220]	; (8001800 <HAL_RCC_ClockConfig+0x1bc>)
 8001724:	689b      	ldr	r3, [r3, #8]
 8001726:	f023 0203 	bic.w	r2, r3, #3
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	685b      	ldr	r3, [r3, #4]
 800172e:	4934      	ldr	r1, [pc, #208]	; (8001800 <HAL_RCC_ClockConfig+0x1bc>)
 8001730:	4313      	orrs	r3, r2
 8001732:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001734:	f7ff fa6a 	bl	8000c0c <HAL_GetTick>
 8001738:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800173a:	e00a      	b.n	8001752 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800173c:	f7ff fa66 	bl	8000c0c <HAL_GetTick>
 8001740:	4602      	mov	r2, r0
 8001742:	68fb      	ldr	r3, [r7, #12]
 8001744:	1ad3      	subs	r3, r2, r3
 8001746:	f241 3288 	movw	r2, #5000	; 0x1388
 800174a:	4293      	cmp	r3, r2
 800174c:	d901      	bls.n	8001752 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800174e:	2303      	movs	r3, #3
 8001750:	e04f      	b.n	80017f2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001752:	4b2b      	ldr	r3, [pc, #172]	; (8001800 <HAL_RCC_ClockConfig+0x1bc>)
 8001754:	689b      	ldr	r3, [r3, #8]
 8001756:	f003 020c 	and.w	r2, r3, #12
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	685b      	ldr	r3, [r3, #4]
 800175e:	009b      	lsls	r3, r3, #2
 8001760:	429a      	cmp	r2, r3
 8001762:	d1eb      	bne.n	800173c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001764:	4b25      	ldr	r3, [pc, #148]	; (80017fc <HAL_RCC_ClockConfig+0x1b8>)
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	f003 0307 	and.w	r3, r3, #7
 800176c:	683a      	ldr	r2, [r7, #0]
 800176e:	429a      	cmp	r2, r3
 8001770:	d20c      	bcs.n	800178c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001772:	4b22      	ldr	r3, [pc, #136]	; (80017fc <HAL_RCC_ClockConfig+0x1b8>)
 8001774:	683a      	ldr	r2, [r7, #0]
 8001776:	b2d2      	uxtb	r2, r2
 8001778:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800177a:	4b20      	ldr	r3, [pc, #128]	; (80017fc <HAL_RCC_ClockConfig+0x1b8>)
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	f003 0307 	and.w	r3, r3, #7
 8001782:	683a      	ldr	r2, [r7, #0]
 8001784:	429a      	cmp	r2, r3
 8001786:	d001      	beq.n	800178c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001788:	2301      	movs	r3, #1
 800178a:	e032      	b.n	80017f2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	f003 0304 	and.w	r3, r3, #4
 8001794:	2b00      	cmp	r3, #0
 8001796:	d008      	beq.n	80017aa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001798:	4b19      	ldr	r3, [pc, #100]	; (8001800 <HAL_RCC_ClockConfig+0x1bc>)
 800179a:	689b      	ldr	r3, [r3, #8]
 800179c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	68db      	ldr	r3, [r3, #12]
 80017a4:	4916      	ldr	r1, [pc, #88]	; (8001800 <HAL_RCC_ClockConfig+0x1bc>)
 80017a6:	4313      	orrs	r3, r2
 80017a8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	f003 0308 	and.w	r3, r3, #8
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d009      	beq.n	80017ca <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80017b6:	4b12      	ldr	r3, [pc, #72]	; (8001800 <HAL_RCC_ClockConfig+0x1bc>)
 80017b8:	689b      	ldr	r3, [r3, #8]
 80017ba:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	691b      	ldr	r3, [r3, #16]
 80017c2:	00db      	lsls	r3, r3, #3
 80017c4:	490e      	ldr	r1, [pc, #56]	; (8001800 <HAL_RCC_ClockConfig+0x1bc>)
 80017c6:	4313      	orrs	r3, r2
 80017c8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80017ca:	f000 f821 	bl	8001810 <HAL_RCC_GetSysClockFreq>
 80017ce:	4602      	mov	r2, r0
 80017d0:	4b0b      	ldr	r3, [pc, #44]	; (8001800 <HAL_RCC_ClockConfig+0x1bc>)
 80017d2:	689b      	ldr	r3, [r3, #8]
 80017d4:	091b      	lsrs	r3, r3, #4
 80017d6:	f003 030f 	and.w	r3, r3, #15
 80017da:	490a      	ldr	r1, [pc, #40]	; (8001804 <HAL_RCC_ClockConfig+0x1c0>)
 80017dc:	5ccb      	ldrb	r3, [r1, r3]
 80017de:	fa22 f303 	lsr.w	r3, r2, r3
 80017e2:	4a09      	ldr	r2, [pc, #36]	; (8001808 <HAL_RCC_ClockConfig+0x1c4>)
 80017e4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80017e6:	4b09      	ldr	r3, [pc, #36]	; (800180c <HAL_RCC_ClockConfig+0x1c8>)
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	4618      	mov	r0, r3
 80017ec:	f7ff f8ca 	bl	8000984 <HAL_InitTick>

  return HAL_OK;
 80017f0:	2300      	movs	r3, #0
}
 80017f2:	4618      	mov	r0, r3
 80017f4:	3710      	adds	r7, #16
 80017f6:	46bd      	mov	sp, r7
 80017f8:	bd80      	pop	{r7, pc}
 80017fa:	bf00      	nop
 80017fc:	40023c00 	.word	0x40023c00
 8001800:	40023800 	.word	0x40023800
 8001804:	08005b70 	.word	0x08005b70
 8001808:	20000000 	.word	0x20000000
 800180c:	20000004 	.word	0x20000004

08001810 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001810:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001814:	b094      	sub	sp, #80	; 0x50
 8001816:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001818:	2300      	movs	r3, #0
 800181a:	647b      	str	r3, [r7, #68]	; 0x44
 800181c:	2300      	movs	r3, #0
 800181e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001820:	2300      	movs	r3, #0
 8001822:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8001824:	2300      	movs	r3, #0
 8001826:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001828:	4b79      	ldr	r3, [pc, #484]	; (8001a10 <HAL_RCC_GetSysClockFreq+0x200>)
 800182a:	689b      	ldr	r3, [r3, #8]
 800182c:	f003 030c 	and.w	r3, r3, #12
 8001830:	2b08      	cmp	r3, #8
 8001832:	d00d      	beq.n	8001850 <HAL_RCC_GetSysClockFreq+0x40>
 8001834:	2b08      	cmp	r3, #8
 8001836:	f200 80e1 	bhi.w	80019fc <HAL_RCC_GetSysClockFreq+0x1ec>
 800183a:	2b00      	cmp	r3, #0
 800183c:	d002      	beq.n	8001844 <HAL_RCC_GetSysClockFreq+0x34>
 800183e:	2b04      	cmp	r3, #4
 8001840:	d003      	beq.n	800184a <HAL_RCC_GetSysClockFreq+0x3a>
 8001842:	e0db      	b.n	80019fc <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001844:	4b73      	ldr	r3, [pc, #460]	; (8001a14 <HAL_RCC_GetSysClockFreq+0x204>)
 8001846:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8001848:	e0db      	b.n	8001a02 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800184a:	4b73      	ldr	r3, [pc, #460]	; (8001a18 <HAL_RCC_GetSysClockFreq+0x208>)
 800184c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800184e:	e0d8      	b.n	8001a02 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001850:	4b6f      	ldr	r3, [pc, #444]	; (8001a10 <HAL_RCC_GetSysClockFreq+0x200>)
 8001852:	685b      	ldr	r3, [r3, #4]
 8001854:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001858:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800185a:	4b6d      	ldr	r3, [pc, #436]	; (8001a10 <HAL_RCC_GetSysClockFreq+0x200>)
 800185c:	685b      	ldr	r3, [r3, #4]
 800185e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001862:	2b00      	cmp	r3, #0
 8001864:	d063      	beq.n	800192e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001866:	4b6a      	ldr	r3, [pc, #424]	; (8001a10 <HAL_RCC_GetSysClockFreq+0x200>)
 8001868:	685b      	ldr	r3, [r3, #4]
 800186a:	099b      	lsrs	r3, r3, #6
 800186c:	2200      	movs	r2, #0
 800186e:	63bb      	str	r3, [r7, #56]	; 0x38
 8001870:	63fa      	str	r2, [r7, #60]	; 0x3c
 8001872:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001874:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001878:	633b      	str	r3, [r7, #48]	; 0x30
 800187a:	2300      	movs	r3, #0
 800187c:	637b      	str	r3, [r7, #52]	; 0x34
 800187e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8001882:	4622      	mov	r2, r4
 8001884:	462b      	mov	r3, r5
 8001886:	f04f 0000 	mov.w	r0, #0
 800188a:	f04f 0100 	mov.w	r1, #0
 800188e:	0159      	lsls	r1, r3, #5
 8001890:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001894:	0150      	lsls	r0, r2, #5
 8001896:	4602      	mov	r2, r0
 8001898:	460b      	mov	r3, r1
 800189a:	4621      	mov	r1, r4
 800189c:	1a51      	subs	r1, r2, r1
 800189e:	6139      	str	r1, [r7, #16]
 80018a0:	4629      	mov	r1, r5
 80018a2:	eb63 0301 	sbc.w	r3, r3, r1
 80018a6:	617b      	str	r3, [r7, #20]
 80018a8:	f04f 0200 	mov.w	r2, #0
 80018ac:	f04f 0300 	mov.w	r3, #0
 80018b0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80018b4:	4659      	mov	r1, fp
 80018b6:	018b      	lsls	r3, r1, #6
 80018b8:	4651      	mov	r1, sl
 80018ba:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80018be:	4651      	mov	r1, sl
 80018c0:	018a      	lsls	r2, r1, #6
 80018c2:	4651      	mov	r1, sl
 80018c4:	ebb2 0801 	subs.w	r8, r2, r1
 80018c8:	4659      	mov	r1, fp
 80018ca:	eb63 0901 	sbc.w	r9, r3, r1
 80018ce:	f04f 0200 	mov.w	r2, #0
 80018d2:	f04f 0300 	mov.w	r3, #0
 80018d6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80018da:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80018de:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80018e2:	4690      	mov	r8, r2
 80018e4:	4699      	mov	r9, r3
 80018e6:	4623      	mov	r3, r4
 80018e8:	eb18 0303 	adds.w	r3, r8, r3
 80018ec:	60bb      	str	r3, [r7, #8]
 80018ee:	462b      	mov	r3, r5
 80018f0:	eb49 0303 	adc.w	r3, r9, r3
 80018f4:	60fb      	str	r3, [r7, #12]
 80018f6:	f04f 0200 	mov.w	r2, #0
 80018fa:	f04f 0300 	mov.w	r3, #0
 80018fe:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001902:	4629      	mov	r1, r5
 8001904:	024b      	lsls	r3, r1, #9
 8001906:	4621      	mov	r1, r4
 8001908:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800190c:	4621      	mov	r1, r4
 800190e:	024a      	lsls	r2, r1, #9
 8001910:	4610      	mov	r0, r2
 8001912:	4619      	mov	r1, r3
 8001914:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001916:	2200      	movs	r2, #0
 8001918:	62bb      	str	r3, [r7, #40]	; 0x28
 800191a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800191c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001920:	f7fe fca6 	bl	8000270 <__aeabi_uldivmod>
 8001924:	4602      	mov	r2, r0
 8001926:	460b      	mov	r3, r1
 8001928:	4613      	mov	r3, r2
 800192a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800192c:	e058      	b.n	80019e0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800192e:	4b38      	ldr	r3, [pc, #224]	; (8001a10 <HAL_RCC_GetSysClockFreq+0x200>)
 8001930:	685b      	ldr	r3, [r3, #4]
 8001932:	099b      	lsrs	r3, r3, #6
 8001934:	2200      	movs	r2, #0
 8001936:	4618      	mov	r0, r3
 8001938:	4611      	mov	r1, r2
 800193a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800193e:	623b      	str	r3, [r7, #32]
 8001940:	2300      	movs	r3, #0
 8001942:	627b      	str	r3, [r7, #36]	; 0x24
 8001944:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001948:	4642      	mov	r2, r8
 800194a:	464b      	mov	r3, r9
 800194c:	f04f 0000 	mov.w	r0, #0
 8001950:	f04f 0100 	mov.w	r1, #0
 8001954:	0159      	lsls	r1, r3, #5
 8001956:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800195a:	0150      	lsls	r0, r2, #5
 800195c:	4602      	mov	r2, r0
 800195e:	460b      	mov	r3, r1
 8001960:	4641      	mov	r1, r8
 8001962:	ebb2 0a01 	subs.w	sl, r2, r1
 8001966:	4649      	mov	r1, r9
 8001968:	eb63 0b01 	sbc.w	fp, r3, r1
 800196c:	f04f 0200 	mov.w	r2, #0
 8001970:	f04f 0300 	mov.w	r3, #0
 8001974:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001978:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800197c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001980:	ebb2 040a 	subs.w	r4, r2, sl
 8001984:	eb63 050b 	sbc.w	r5, r3, fp
 8001988:	f04f 0200 	mov.w	r2, #0
 800198c:	f04f 0300 	mov.w	r3, #0
 8001990:	00eb      	lsls	r3, r5, #3
 8001992:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001996:	00e2      	lsls	r2, r4, #3
 8001998:	4614      	mov	r4, r2
 800199a:	461d      	mov	r5, r3
 800199c:	4643      	mov	r3, r8
 800199e:	18e3      	adds	r3, r4, r3
 80019a0:	603b      	str	r3, [r7, #0]
 80019a2:	464b      	mov	r3, r9
 80019a4:	eb45 0303 	adc.w	r3, r5, r3
 80019a8:	607b      	str	r3, [r7, #4]
 80019aa:	f04f 0200 	mov.w	r2, #0
 80019ae:	f04f 0300 	mov.w	r3, #0
 80019b2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80019b6:	4629      	mov	r1, r5
 80019b8:	028b      	lsls	r3, r1, #10
 80019ba:	4621      	mov	r1, r4
 80019bc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80019c0:	4621      	mov	r1, r4
 80019c2:	028a      	lsls	r2, r1, #10
 80019c4:	4610      	mov	r0, r2
 80019c6:	4619      	mov	r1, r3
 80019c8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80019ca:	2200      	movs	r2, #0
 80019cc:	61bb      	str	r3, [r7, #24]
 80019ce:	61fa      	str	r2, [r7, #28]
 80019d0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80019d4:	f7fe fc4c 	bl	8000270 <__aeabi_uldivmod>
 80019d8:	4602      	mov	r2, r0
 80019da:	460b      	mov	r3, r1
 80019dc:	4613      	mov	r3, r2
 80019de:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80019e0:	4b0b      	ldr	r3, [pc, #44]	; (8001a10 <HAL_RCC_GetSysClockFreq+0x200>)
 80019e2:	685b      	ldr	r3, [r3, #4]
 80019e4:	0c1b      	lsrs	r3, r3, #16
 80019e6:	f003 0303 	and.w	r3, r3, #3
 80019ea:	3301      	adds	r3, #1
 80019ec:	005b      	lsls	r3, r3, #1
 80019ee:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80019f0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80019f2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80019f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80019f8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80019fa:	e002      	b.n	8001a02 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80019fc:	4b05      	ldr	r3, [pc, #20]	; (8001a14 <HAL_RCC_GetSysClockFreq+0x204>)
 80019fe:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001a00:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001a02:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8001a04:	4618      	mov	r0, r3
 8001a06:	3750      	adds	r7, #80	; 0x50
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001a0e:	bf00      	nop
 8001a10:	40023800 	.word	0x40023800
 8001a14:	00f42400 	.word	0x00f42400
 8001a18:	007a1200 	.word	0x007a1200

08001a1c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001a1c:	b480      	push	{r7}
 8001a1e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001a20:	4b03      	ldr	r3, [pc, #12]	; (8001a30 <HAL_RCC_GetHCLKFreq+0x14>)
 8001a22:	681b      	ldr	r3, [r3, #0]
}
 8001a24:	4618      	mov	r0, r3
 8001a26:	46bd      	mov	sp, r7
 8001a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2c:	4770      	bx	lr
 8001a2e:	bf00      	nop
 8001a30:	20000000 	.word	0x20000000

08001a34 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001a34:	b580      	push	{r7, lr}
 8001a36:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001a38:	f7ff fff0 	bl	8001a1c <HAL_RCC_GetHCLKFreq>
 8001a3c:	4602      	mov	r2, r0
 8001a3e:	4b05      	ldr	r3, [pc, #20]	; (8001a54 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001a40:	689b      	ldr	r3, [r3, #8]
 8001a42:	0a9b      	lsrs	r3, r3, #10
 8001a44:	f003 0307 	and.w	r3, r3, #7
 8001a48:	4903      	ldr	r1, [pc, #12]	; (8001a58 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001a4a:	5ccb      	ldrb	r3, [r1, r3]
 8001a4c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001a50:	4618      	mov	r0, r3
 8001a52:	bd80      	pop	{r7, pc}
 8001a54:	40023800 	.word	0x40023800
 8001a58:	08005b80 	.word	0x08005b80

08001a5c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001a60:	f7ff ffdc 	bl	8001a1c <HAL_RCC_GetHCLKFreq>
 8001a64:	4602      	mov	r2, r0
 8001a66:	4b05      	ldr	r3, [pc, #20]	; (8001a7c <HAL_RCC_GetPCLK2Freq+0x20>)
 8001a68:	689b      	ldr	r3, [r3, #8]
 8001a6a:	0b5b      	lsrs	r3, r3, #13
 8001a6c:	f003 0307 	and.w	r3, r3, #7
 8001a70:	4903      	ldr	r1, [pc, #12]	; (8001a80 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001a72:	5ccb      	ldrb	r3, [r1, r3]
 8001a74:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001a78:	4618      	mov	r0, r3
 8001a7a:	bd80      	pop	{r7, pc}
 8001a7c:	40023800 	.word	0x40023800
 8001a80:	08005b80 	.word	0x08005b80

08001a84 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001a84:	b480      	push	{r7}
 8001a86:	b083      	sub	sp, #12
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	6078      	str	r0, [r7, #4]
 8001a8c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	220f      	movs	r2, #15
 8001a92:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001a94:	4b12      	ldr	r3, [pc, #72]	; (8001ae0 <HAL_RCC_GetClockConfig+0x5c>)
 8001a96:	689b      	ldr	r3, [r3, #8]
 8001a98:	f003 0203 	and.w	r2, r3, #3
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001aa0:	4b0f      	ldr	r3, [pc, #60]	; (8001ae0 <HAL_RCC_GetClockConfig+0x5c>)
 8001aa2:	689b      	ldr	r3, [r3, #8]
 8001aa4:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001aac:	4b0c      	ldr	r3, [pc, #48]	; (8001ae0 <HAL_RCC_GetClockConfig+0x5c>)
 8001aae:	689b      	ldr	r3, [r3, #8]
 8001ab0:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001ab8:	4b09      	ldr	r3, [pc, #36]	; (8001ae0 <HAL_RCC_GetClockConfig+0x5c>)
 8001aba:	689b      	ldr	r3, [r3, #8]
 8001abc:	08db      	lsrs	r3, r3, #3
 8001abe:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001ac6:	4b07      	ldr	r3, [pc, #28]	; (8001ae4 <HAL_RCC_GetClockConfig+0x60>)
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	f003 0207 	and.w	r2, r3, #7
 8001ace:	683b      	ldr	r3, [r7, #0]
 8001ad0:	601a      	str	r2, [r3, #0]
}
 8001ad2:	bf00      	nop
 8001ad4:	370c      	adds	r7, #12
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001adc:	4770      	bx	lr
 8001ade:	bf00      	nop
 8001ae0:	40023800 	.word	0x40023800
 8001ae4:	40023c00 	.word	0x40023c00

08001ae8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	b082      	sub	sp, #8
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d101      	bne.n	8001afa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001af6:	2301      	movs	r3, #1
 8001af8:	e041      	b.n	8001b7e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001b00:	b2db      	uxtb	r3, r3
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d106      	bne.n	8001b14 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	2200      	movs	r2, #0
 8001b0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001b0e:	6878      	ldr	r0, [r7, #4]
 8001b10:	f000 f839 	bl	8001b86 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	2202      	movs	r2, #2
 8001b18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681a      	ldr	r2, [r3, #0]
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	3304      	adds	r3, #4
 8001b24:	4619      	mov	r1, r3
 8001b26:	4610      	mov	r0, r2
 8001b28:	f000 f9d8 	bl	8001edc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	2201      	movs	r2, #1
 8001b30:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	2201      	movs	r2, #1
 8001b38:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	2201      	movs	r2, #1
 8001b40:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	2201      	movs	r2, #1
 8001b48:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	2201      	movs	r2, #1
 8001b50:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	2201      	movs	r2, #1
 8001b58:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	2201      	movs	r2, #1
 8001b60:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	2201      	movs	r2, #1
 8001b68:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	2201      	movs	r2, #1
 8001b70:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	2201      	movs	r2, #1
 8001b78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001b7c:	2300      	movs	r3, #0
}
 8001b7e:	4618      	mov	r0, r3
 8001b80:	3708      	adds	r7, #8
 8001b82:	46bd      	mov	sp, r7
 8001b84:	bd80      	pop	{r7, pc}

08001b86 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001b86:	b480      	push	{r7}
 8001b88:	b083      	sub	sp, #12
 8001b8a:	af00      	add	r7, sp, #0
 8001b8c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001b8e:	bf00      	nop
 8001b90:	370c      	adds	r7, #12
 8001b92:	46bd      	mov	sp, r7
 8001b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b98:	4770      	bx	lr
	...

08001b9c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001b9c:	b480      	push	{r7}
 8001b9e:	b085      	sub	sp, #20
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001baa:	b2db      	uxtb	r3, r3
 8001bac:	2b01      	cmp	r3, #1
 8001bae:	d001      	beq.n	8001bb4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001bb0:	2301      	movs	r3, #1
 8001bb2:	e04e      	b.n	8001c52 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	2202      	movs	r2, #2
 8001bb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	68da      	ldr	r2, [r3, #12]
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	f042 0201 	orr.w	r2, r2, #1
 8001bca:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	4a23      	ldr	r2, [pc, #140]	; (8001c60 <HAL_TIM_Base_Start_IT+0xc4>)
 8001bd2:	4293      	cmp	r3, r2
 8001bd4:	d022      	beq.n	8001c1c <HAL_TIM_Base_Start_IT+0x80>
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001bde:	d01d      	beq.n	8001c1c <HAL_TIM_Base_Start_IT+0x80>
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	4a1f      	ldr	r2, [pc, #124]	; (8001c64 <HAL_TIM_Base_Start_IT+0xc8>)
 8001be6:	4293      	cmp	r3, r2
 8001be8:	d018      	beq.n	8001c1c <HAL_TIM_Base_Start_IT+0x80>
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	4a1e      	ldr	r2, [pc, #120]	; (8001c68 <HAL_TIM_Base_Start_IT+0xcc>)
 8001bf0:	4293      	cmp	r3, r2
 8001bf2:	d013      	beq.n	8001c1c <HAL_TIM_Base_Start_IT+0x80>
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	4a1c      	ldr	r2, [pc, #112]	; (8001c6c <HAL_TIM_Base_Start_IT+0xd0>)
 8001bfa:	4293      	cmp	r3, r2
 8001bfc:	d00e      	beq.n	8001c1c <HAL_TIM_Base_Start_IT+0x80>
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	4a1b      	ldr	r2, [pc, #108]	; (8001c70 <HAL_TIM_Base_Start_IT+0xd4>)
 8001c04:	4293      	cmp	r3, r2
 8001c06:	d009      	beq.n	8001c1c <HAL_TIM_Base_Start_IT+0x80>
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	4a19      	ldr	r2, [pc, #100]	; (8001c74 <HAL_TIM_Base_Start_IT+0xd8>)
 8001c0e:	4293      	cmp	r3, r2
 8001c10:	d004      	beq.n	8001c1c <HAL_TIM_Base_Start_IT+0x80>
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	4a18      	ldr	r2, [pc, #96]	; (8001c78 <HAL_TIM_Base_Start_IT+0xdc>)
 8001c18:	4293      	cmp	r3, r2
 8001c1a:	d111      	bne.n	8001c40 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	689b      	ldr	r3, [r3, #8]
 8001c22:	f003 0307 	and.w	r3, r3, #7
 8001c26:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001c28:	68fb      	ldr	r3, [r7, #12]
 8001c2a:	2b06      	cmp	r3, #6
 8001c2c:	d010      	beq.n	8001c50 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	681a      	ldr	r2, [r3, #0]
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	f042 0201 	orr.w	r2, r2, #1
 8001c3c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001c3e:	e007      	b.n	8001c50 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	681a      	ldr	r2, [r3, #0]
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	f042 0201 	orr.w	r2, r2, #1
 8001c4e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001c50:	2300      	movs	r3, #0
}
 8001c52:	4618      	mov	r0, r3
 8001c54:	3714      	adds	r7, #20
 8001c56:	46bd      	mov	sp, r7
 8001c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c5c:	4770      	bx	lr
 8001c5e:	bf00      	nop
 8001c60:	40010000 	.word	0x40010000
 8001c64:	40000400 	.word	0x40000400
 8001c68:	40000800 	.word	0x40000800
 8001c6c:	40000c00 	.word	0x40000c00
 8001c70:	40010400 	.word	0x40010400
 8001c74:	40014000 	.word	0x40014000
 8001c78:	40001800 	.word	0x40001800

08001c7c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	b082      	sub	sp, #8
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	691b      	ldr	r3, [r3, #16]
 8001c8a:	f003 0302 	and.w	r3, r3, #2
 8001c8e:	2b02      	cmp	r3, #2
 8001c90:	d122      	bne.n	8001cd8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	68db      	ldr	r3, [r3, #12]
 8001c98:	f003 0302 	and.w	r3, r3, #2
 8001c9c:	2b02      	cmp	r3, #2
 8001c9e:	d11b      	bne.n	8001cd8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	f06f 0202 	mvn.w	r2, #2
 8001ca8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	2201      	movs	r2, #1
 8001cae:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	699b      	ldr	r3, [r3, #24]
 8001cb6:	f003 0303 	and.w	r3, r3, #3
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d003      	beq.n	8001cc6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001cbe:	6878      	ldr	r0, [r7, #4]
 8001cc0:	f000 f8ee 	bl	8001ea0 <HAL_TIM_IC_CaptureCallback>
 8001cc4:	e005      	b.n	8001cd2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001cc6:	6878      	ldr	r0, [r7, #4]
 8001cc8:	f000 f8e0 	bl	8001e8c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001ccc:	6878      	ldr	r0, [r7, #4]
 8001cce:	f000 f8f1 	bl	8001eb4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	691b      	ldr	r3, [r3, #16]
 8001cde:	f003 0304 	and.w	r3, r3, #4
 8001ce2:	2b04      	cmp	r3, #4
 8001ce4:	d122      	bne.n	8001d2c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	68db      	ldr	r3, [r3, #12]
 8001cec:	f003 0304 	and.w	r3, r3, #4
 8001cf0:	2b04      	cmp	r3, #4
 8001cf2:	d11b      	bne.n	8001d2c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	f06f 0204 	mvn.w	r2, #4
 8001cfc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	2202      	movs	r2, #2
 8001d02:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	699b      	ldr	r3, [r3, #24]
 8001d0a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d003      	beq.n	8001d1a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001d12:	6878      	ldr	r0, [r7, #4]
 8001d14:	f000 f8c4 	bl	8001ea0 <HAL_TIM_IC_CaptureCallback>
 8001d18:	e005      	b.n	8001d26 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001d1a:	6878      	ldr	r0, [r7, #4]
 8001d1c:	f000 f8b6 	bl	8001e8c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001d20:	6878      	ldr	r0, [r7, #4]
 8001d22:	f000 f8c7 	bl	8001eb4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	2200      	movs	r2, #0
 8001d2a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	691b      	ldr	r3, [r3, #16]
 8001d32:	f003 0308 	and.w	r3, r3, #8
 8001d36:	2b08      	cmp	r3, #8
 8001d38:	d122      	bne.n	8001d80 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	68db      	ldr	r3, [r3, #12]
 8001d40:	f003 0308 	and.w	r3, r3, #8
 8001d44:	2b08      	cmp	r3, #8
 8001d46:	d11b      	bne.n	8001d80 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	f06f 0208 	mvn.w	r2, #8
 8001d50:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	2204      	movs	r2, #4
 8001d56:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	69db      	ldr	r3, [r3, #28]
 8001d5e:	f003 0303 	and.w	r3, r3, #3
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d003      	beq.n	8001d6e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001d66:	6878      	ldr	r0, [r7, #4]
 8001d68:	f000 f89a 	bl	8001ea0 <HAL_TIM_IC_CaptureCallback>
 8001d6c:	e005      	b.n	8001d7a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001d6e:	6878      	ldr	r0, [r7, #4]
 8001d70:	f000 f88c 	bl	8001e8c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001d74:	6878      	ldr	r0, [r7, #4]
 8001d76:	f000 f89d 	bl	8001eb4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	691b      	ldr	r3, [r3, #16]
 8001d86:	f003 0310 	and.w	r3, r3, #16
 8001d8a:	2b10      	cmp	r3, #16
 8001d8c:	d122      	bne.n	8001dd4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	68db      	ldr	r3, [r3, #12]
 8001d94:	f003 0310 	and.w	r3, r3, #16
 8001d98:	2b10      	cmp	r3, #16
 8001d9a:	d11b      	bne.n	8001dd4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	f06f 0210 	mvn.w	r2, #16
 8001da4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	2208      	movs	r2, #8
 8001daa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	69db      	ldr	r3, [r3, #28]
 8001db2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d003      	beq.n	8001dc2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001dba:	6878      	ldr	r0, [r7, #4]
 8001dbc:	f000 f870 	bl	8001ea0 <HAL_TIM_IC_CaptureCallback>
 8001dc0:	e005      	b.n	8001dce <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001dc2:	6878      	ldr	r0, [r7, #4]
 8001dc4:	f000 f862 	bl	8001e8c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001dc8:	6878      	ldr	r0, [r7, #4]
 8001dca:	f000 f873 	bl	8001eb4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	691b      	ldr	r3, [r3, #16]
 8001dda:	f003 0301 	and.w	r3, r3, #1
 8001dde:	2b01      	cmp	r3, #1
 8001de0:	d10e      	bne.n	8001e00 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	68db      	ldr	r3, [r3, #12]
 8001de8:	f003 0301 	and.w	r3, r3, #1
 8001dec:	2b01      	cmp	r3, #1
 8001dee:	d107      	bne.n	8001e00 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	f06f 0201 	mvn.w	r2, #1
 8001df8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001dfa:	6878      	ldr	r0, [r7, #4]
 8001dfc:	f7fe fd36 	bl	800086c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	691b      	ldr	r3, [r3, #16]
 8001e06:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001e0a:	2b80      	cmp	r3, #128	; 0x80
 8001e0c:	d10e      	bne.n	8001e2c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	68db      	ldr	r3, [r3, #12]
 8001e14:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001e18:	2b80      	cmp	r3, #128	; 0x80
 8001e1a:	d107      	bne.n	8001e2c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001e24:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001e26:	6878      	ldr	r0, [r7, #4]
 8001e28:	f000 f902 	bl	8002030 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	691b      	ldr	r3, [r3, #16]
 8001e32:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001e36:	2b40      	cmp	r3, #64	; 0x40
 8001e38:	d10e      	bne.n	8001e58 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	68db      	ldr	r3, [r3, #12]
 8001e40:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001e44:	2b40      	cmp	r3, #64	; 0x40
 8001e46:	d107      	bne.n	8001e58 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001e50:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001e52:	6878      	ldr	r0, [r7, #4]
 8001e54:	f000 f838 	bl	8001ec8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	691b      	ldr	r3, [r3, #16]
 8001e5e:	f003 0320 	and.w	r3, r3, #32
 8001e62:	2b20      	cmp	r3, #32
 8001e64:	d10e      	bne.n	8001e84 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	68db      	ldr	r3, [r3, #12]
 8001e6c:	f003 0320 	and.w	r3, r3, #32
 8001e70:	2b20      	cmp	r3, #32
 8001e72:	d107      	bne.n	8001e84 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	f06f 0220 	mvn.w	r2, #32
 8001e7c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001e7e:	6878      	ldr	r0, [r7, #4]
 8001e80:	f000 f8cc 	bl	800201c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001e84:	bf00      	nop
 8001e86:	3708      	adds	r7, #8
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	bd80      	pop	{r7, pc}

08001e8c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001e8c:	b480      	push	{r7}
 8001e8e:	b083      	sub	sp, #12
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001e94:	bf00      	nop
 8001e96:	370c      	adds	r7, #12
 8001e98:	46bd      	mov	sp, r7
 8001e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9e:	4770      	bx	lr

08001ea0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001ea0:	b480      	push	{r7}
 8001ea2:	b083      	sub	sp, #12
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001ea8:	bf00      	nop
 8001eaa:	370c      	adds	r7, #12
 8001eac:	46bd      	mov	sp, r7
 8001eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb2:	4770      	bx	lr

08001eb4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001eb4:	b480      	push	{r7}
 8001eb6:	b083      	sub	sp, #12
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001ebc:	bf00      	nop
 8001ebe:	370c      	adds	r7, #12
 8001ec0:	46bd      	mov	sp, r7
 8001ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec6:	4770      	bx	lr

08001ec8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001ec8:	b480      	push	{r7}
 8001eca:	b083      	sub	sp, #12
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001ed0:	bf00      	nop
 8001ed2:	370c      	adds	r7, #12
 8001ed4:	46bd      	mov	sp, r7
 8001ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eda:	4770      	bx	lr

08001edc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001edc:	b480      	push	{r7}
 8001ede:	b085      	sub	sp, #20
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	6078      	str	r0, [r7, #4]
 8001ee4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	4a40      	ldr	r2, [pc, #256]	; (8001ff0 <TIM_Base_SetConfig+0x114>)
 8001ef0:	4293      	cmp	r3, r2
 8001ef2:	d013      	beq.n	8001f1c <TIM_Base_SetConfig+0x40>
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001efa:	d00f      	beq.n	8001f1c <TIM_Base_SetConfig+0x40>
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	4a3d      	ldr	r2, [pc, #244]	; (8001ff4 <TIM_Base_SetConfig+0x118>)
 8001f00:	4293      	cmp	r3, r2
 8001f02:	d00b      	beq.n	8001f1c <TIM_Base_SetConfig+0x40>
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	4a3c      	ldr	r2, [pc, #240]	; (8001ff8 <TIM_Base_SetConfig+0x11c>)
 8001f08:	4293      	cmp	r3, r2
 8001f0a:	d007      	beq.n	8001f1c <TIM_Base_SetConfig+0x40>
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	4a3b      	ldr	r2, [pc, #236]	; (8001ffc <TIM_Base_SetConfig+0x120>)
 8001f10:	4293      	cmp	r3, r2
 8001f12:	d003      	beq.n	8001f1c <TIM_Base_SetConfig+0x40>
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	4a3a      	ldr	r2, [pc, #232]	; (8002000 <TIM_Base_SetConfig+0x124>)
 8001f18:	4293      	cmp	r3, r2
 8001f1a:	d108      	bne.n	8001f2e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001f22:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001f24:	683b      	ldr	r3, [r7, #0]
 8001f26:	685b      	ldr	r3, [r3, #4]
 8001f28:	68fa      	ldr	r2, [r7, #12]
 8001f2a:	4313      	orrs	r3, r2
 8001f2c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	4a2f      	ldr	r2, [pc, #188]	; (8001ff0 <TIM_Base_SetConfig+0x114>)
 8001f32:	4293      	cmp	r3, r2
 8001f34:	d02b      	beq.n	8001f8e <TIM_Base_SetConfig+0xb2>
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f3c:	d027      	beq.n	8001f8e <TIM_Base_SetConfig+0xb2>
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	4a2c      	ldr	r2, [pc, #176]	; (8001ff4 <TIM_Base_SetConfig+0x118>)
 8001f42:	4293      	cmp	r3, r2
 8001f44:	d023      	beq.n	8001f8e <TIM_Base_SetConfig+0xb2>
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	4a2b      	ldr	r2, [pc, #172]	; (8001ff8 <TIM_Base_SetConfig+0x11c>)
 8001f4a:	4293      	cmp	r3, r2
 8001f4c:	d01f      	beq.n	8001f8e <TIM_Base_SetConfig+0xb2>
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	4a2a      	ldr	r2, [pc, #168]	; (8001ffc <TIM_Base_SetConfig+0x120>)
 8001f52:	4293      	cmp	r3, r2
 8001f54:	d01b      	beq.n	8001f8e <TIM_Base_SetConfig+0xb2>
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	4a29      	ldr	r2, [pc, #164]	; (8002000 <TIM_Base_SetConfig+0x124>)
 8001f5a:	4293      	cmp	r3, r2
 8001f5c:	d017      	beq.n	8001f8e <TIM_Base_SetConfig+0xb2>
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	4a28      	ldr	r2, [pc, #160]	; (8002004 <TIM_Base_SetConfig+0x128>)
 8001f62:	4293      	cmp	r3, r2
 8001f64:	d013      	beq.n	8001f8e <TIM_Base_SetConfig+0xb2>
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	4a27      	ldr	r2, [pc, #156]	; (8002008 <TIM_Base_SetConfig+0x12c>)
 8001f6a:	4293      	cmp	r3, r2
 8001f6c:	d00f      	beq.n	8001f8e <TIM_Base_SetConfig+0xb2>
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	4a26      	ldr	r2, [pc, #152]	; (800200c <TIM_Base_SetConfig+0x130>)
 8001f72:	4293      	cmp	r3, r2
 8001f74:	d00b      	beq.n	8001f8e <TIM_Base_SetConfig+0xb2>
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	4a25      	ldr	r2, [pc, #148]	; (8002010 <TIM_Base_SetConfig+0x134>)
 8001f7a:	4293      	cmp	r3, r2
 8001f7c:	d007      	beq.n	8001f8e <TIM_Base_SetConfig+0xb2>
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	4a24      	ldr	r2, [pc, #144]	; (8002014 <TIM_Base_SetConfig+0x138>)
 8001f82:	4293      	cmp	r3, r2
 8001f84:	d003      	beq.n	8001f8e <TIM_Base_SetConfig+0xb2>
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	4a23      	ldr	r2, [pc, #140]	; (8002018 <TIM_Base_SetConfig+0x13c>)
 8001f8a:	4293      	cmp	r3, r2
 8001f8c:	d108      	bne.n	8001fa0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001f94:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001f96:	683b      	ldr	r3, [r7, #0]
 8001f98:	68db      	ldr	r3, [r3, #12]
 8001f9a:	68fa      	ldr	r2, [r7, #12]
 8001f9c:	4313      	orrs	r3, r2
 8001f9e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001fa6:	683b      	ldr	r3, [r7, #0]
 8001fa8:	695b      	ldr	r3, [r3, #20]
 8001faa:	4313      	orrs	r3, r2
 8001fac:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	68fa      	ldr	r2, [r7, #12]
 8001fb2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001fb4:	683b      	ldr	r3, [r7, #0]
 8001fb6:	689a      	ldr	r2, [r3, #8]
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001fbc:	683b      	ldr	r3, [r7, #0]
 8001fbe:	681a      	ldr	r2, [r3, #0]
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	4a0a      	ldr	r2, [pc, #40]	; (8001ff0 <TIM_Base_SetConfig+0x114>)
 8001fc8:	4293      	cmp	r3, r2
 8001fca:	d003      	beq.n	8001fd4 <TIM_Base_SetConfig+0xf8>
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	4a0c      	ldr	r2, [pc, #48]	; (8002000 <TIM_Base_SetConfig+0x124>)
 8001fd0:	4293      	cmp	r3, r2
 8001fd2:	d103      	bne.n	8001fdc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001fd4:	683b      	ldr	r3, [r7, #0]
 8001fd6:	691a      	ldr	r2, [r3, #16]
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	2201      	movs	r2, #1
 8001fe0:	615a      	str	r2, [r3, #20]
}
 8001fe2:	bf00      	nop
 8001fe4:	3714      	adds	r7, #20
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fec:	4770      	bx	lr
 8001fee:	bf00      	nop
 8001ff0:	40010000 	.word	0x40010000
 8001ff4:	40000400 	.word	0x40000400
 8001ff8:	40000800 	.word	0x40000800
 8001ffc:	40000c00 	.word	0x40000c00
 8002000:	40010400 	.word	0x40010400
 8002004:	40014000 	.word	0x40014000
 8002008:	40014400 	.word	0x40014400
 800200c:	40014800 	.word	0x40014800
 8002010:	40001800 	.word	0x40001800
 8002014:	40001c00 	.word	0x40001c00
 8002018:	40002000 	.word	0x40002000

0800201c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800201c:	b480      	push	{r7}
 800201e:	b083      	sub	sp, #12
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002024:	bf00      	nop
 8002026:	370c      	adds	r7, #12
 8002028:	46bd      	mov	sp, r7
 800202a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202e:	4770      	bx	lr

08002030 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002030:	b480      	push	{r7}
 8002032:	b083      	sub	sp, #12
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002038:	bf00      	nop
 800203a:	370c      	adds	r7, #12
 800203c:	46bd      	mov	sp, r7
 800203e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002042:	4770      	bx	lr

08002044 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002044:	b580      	push	{r7, lr}
 8002046:	b082      	sub	sp, #8
 8002048:	af00      	add	r7, sp, #0
 800204a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	2b00      	cmp	r3, #0
 8002050:	d101      	bne.n	8002056 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002052:	2301      	movs	r3, #1
 8002054:	e03f      	b.n	80020d6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800205c:	b2db      	uxtb	r3, r3
 800205e:	2b00      	cmp	r3, #0
 8002060:	d106      	bne.n	8002070 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	2200      	movs	r2, #0
 8002066:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800206a:	6878      	ldr	r0, [r7, #4]
 800206c:	f7fe fc42 	bl	80008f4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	2224      	movs	r2, #36	; 0x24
 8002074:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	68da      	ldr	r2, [r3, #12]
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002086:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002088:	6878      	ldr	r0, [r7, #4]
 800208a:	f000 f929 	bl	80022e0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	691a      	ldr	r2, [r3, #16]
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800209c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	695a      	ldr	r2, [r3, #20]
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80020ac:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	68da      	ldr	r2, [r3, #12]
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80020bc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	2200      	movs	r2, #0
 80020c2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	2220      	movs	r2, #32
 80020c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	2220      	movs	r2, #32
 80020d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80020d4:	2300      	movs	r3, #0
}
 80020d6:	4618      	mov	r0, r3
 80020d8:	3708      	adds	r7, #8
 80020da:	46bd      	mov	sp, r7
 80020dc:	bd80      	pop	{r7, pc}

080020de <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80020de:	b580      	push	{r7, lr}
 80020e0:	b08a      	sub	sp, #40	; 0x28
 80020e2:	af02      	add	r7, sp, #8
 80020e4:	60f8      	str	r0, [r7, #12]
 80020e6:	60b9      	str	r1, [r7, #8]
 80020e8:	603b      	str	r3, [r7, #0]
 80020ea:	4613      	mov	r3, r2
 80020ec:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80020ee:	2300      	movs	r3, #0
 80020f0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80020f8:	b2db      	uxtb	r3, r3
 80020fa:	2b20      	cmp	r3, #32
 80020fc:	d17c      	bne.n	80021f8 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80020fe:	68bb      	ldr	r3, [r7, #8]
 8002100:	2b00      	cmp	r3, #0
 8002102:	d002      	beq.n	800210a <HAL_UART_Transmit+0x2c>
 8002104:	88fb      	ldrh	r3, [r7, #6]
 8002106:	2b00      	cmp	r3, #0
 8002108:	d101      	bne.n	800210e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800210a:	2301      	movs	r3, #1
 800210c:	e075      	b.n	80021fa <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002114:	2b01      	cmp	r3, #1
 8002116:	d101      	bne.n	800211c <HAL_UART_Transmit+0x3e>
 8002118:	2302      	movs	r3, #2
 800211a:	e06e      	b.n	80021fa <HAL_UART_Transmit+0x11c>
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	2201      	movs	r2, #1
 8002120:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	2200      	movs	r2, #0
 8002128:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	2221      	movs	r2, #33	; 0x21
 800212e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002132:	f7fe fd6b 	bl	8000c0c <HAL_GetTick>
 8002136:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	88fa      	ldrh	r2, [r7, #6]
 800213c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	88fa      	ldrh	r2, [r7, #6]
 8002142:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	689b      	ldr	r3, [r3, #8]
 8002148:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800214c:	d108      	bne.n	8002160 <HAL_UART_Transmit+0x82>
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	691b      	ldr	r3, [r3, #16]
 8002152:	2b00      	cmp	r3, #0
 8002154:	d104      	bne.n	8002160 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8002156:	2300      	movs	r3, #0
 8002158:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800215a:	68bb      	ldr	r3, [r7, #8]
 800215c:	61bb      	str	r3, [r7, #24]
 800215e:	e003      	b.n	8002168 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8002160:	68bb      	ldr	r3, [r7, #8]
 8002162:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002164:	2300      	movs	r3, #0
 8002166:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	2200      	movs	r2, #0
 800216c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8002170:	e02a      	b.n	80021c8 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002172:	683b      	ldr	r3, [r7, #0]
 8002174:	9300      	str	r3, [sp, #0]
 8002176:	697b      	ldr	r3, [r7, #20]
 8002178:	2200      	movs	r2, #0
 800217a:	2180      	movs	r1, #128	; 0x80
 800217c:	68f8      	ldr	r0, [r7, #12]
 800217e:	f000 f840 	bl	8002202 <UART_WaitOnFlagUntilTimeout>
 8002182:	4603      	mov	r3, r0
 8002184:	2b00      	cmp	r3, #0
 8002186:	d001      	beq.n	800218c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8002188:	2303      	movs	r3, #3
 800218a:	e036      	b.n	80021fa <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800218c:	69fb      	ldr	r3, [r7, #28]
 800218e:	2b00      	cmp	r3, #0
 8002190:	d10b      	bne.n	80021aa <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002192:	69bb      	ldr	r3, [r7, #24]
 8002194:	881b      	ldrh	r3, [r3, #0]
 8002196:	461a      	mov	r2, r3
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80021a0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80021a2:	69bb      	ldr	r3, [r7, #24]
 80021a4:	3302      	adds	r3, #2
 80021a6:	61bb      	str	r3, [r7, #24]
 80021a8:	e007      	b.n	80021ba <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80021aa:	69fb      	ldr	r3, [r7, #28]
 80021ac:	781a      	ldrb	r2, [r3, #0]
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80021b4:	69fb      	ldr	r3, [r7, #28]
 80021b6:	3301      	adds	r3, #1
 80021b8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80021be:	b29b      	uxth	r3, r3
 80021c0:	3b01      	subs	r3, #1
 80021c2:	b29a      	uxth	r2, r3
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80021cc:	b29b      	uxth	r3, r3
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d1cf      	bne.n	8002172 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80021d2:	683b      	ldr	r3, [r7, #0]
 80021d4:	9300      	str	r3, [sp, #0]
 80021d6:	697b      	ldr	r3, [r7, #20]
 80021d8:	2200      	movs	r2, #0
 80021da:	2140      	movs	r1, #64	; 0x40
 80021dc:	68f8      	ldr	r0, [r7, #12]
 80021de:	f000 f810 	bl	8002202 <UART_WaitOnFlagUntilTimeout>
 80021e2:	4603      	mov	r3, r0
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d001      	beq.n	80021ec <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80021e8:	2303      	movs	r3, #3
 80021ea:	e006      	b.n	80021fa <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	2220      	movs	r2, #32
 80021f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80021f4:	2300      	movs	r3, #0
 80021f6:	e000      	b.n	80021fa <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80021f8:	2302      	movs	r3, #2
  }
}
 80021fa:	4618      	mov	r0, r3
 80021fc:	3720      	adds	r7, #32
 80021fe:	46bd      	mov	sp, r7
 8002200:	bd80      	pop	{r7, pc}

08002202 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002202:	b580      	push	{r7, lr}
 8002204:	b090      	sub	sp, #64	; 0x40
 8002206:	af00      	add	r7, sp, #0
 8002208:	60f8      	str	r0, [r7, #12]
 800220a:	60b9      	str	r1, [r7, #8]
 800220c:	603b      	str	r3, [r7, #0]
 800220e:	4613      	mov	r3, r2
 8002210:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002212:	e050      	b.n	80022b6 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002214:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002216:	f1b3 3fff 	cmp.w	r3, #4294967295
 800221a:	d04c      	beq.n	80022b6 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800221c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800221e:	2b00      	cmp	r3, #0
 8002220:	d007      	beq.n	8002232 <UART_WaitOnFlagUntilTimeout+0x30>
 8002222:	f7fe fcf3 	bl	8000c0c <HAL_GetTick>
 8002226:	4602      	mov	r2, r0
 8002228:	683b      	ldr	r3, [r7, #0]
 800222a:	1ad3      	subs	r3, r2, r3
 800222c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800222e:	429a      	cmp	r2, r3
 8002230:	d241      	bcs.n	80022b6 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	330c      	adds	r3, #12
 8002238:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800223a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800223c:	e853 3f00 	ldrex	r3, [r3]
 8002240:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002242:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002244:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002248:	63fb      	str	r3, [r7, #60]	; 0x3c
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	330c      	adds	r3, #12
 8002250:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002252:	637a      	str	r2, [r7, #52]	; 0x34
 8002254:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002256:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002258:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800225a:	e841 2300 	strex	r3, r2, [r1]
 800225e:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8002260:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002262:	2b00      	cmp	r3, #0
 8002264:	d1e5      	bne.n	8002232 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	3314      	adds	r3, #20
 800226c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800226e:	697b      	ldr	r3, [r7, #20]
 8002270:	e853 3f00 	ldrex	r3, [r3]
 8002274:	613b      	str	r3, [r7, #16]
   return(result);
 8002276:	693b      	ldr	r3, [r7, #16]
 8002278:	f023 0301 	bic.w	r3, r3, #1
 800227c:	63bb      	str	r3, [r7, #56]	; 0x38
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	3314      	adds	r3, #20
 8002284:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002286:	623a      	str	r2, [r7, #32]
 8002288:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800228a:	69f9      	ldr	r1, [r7, #28]
 800228c:	6a3a      	ldr	r2, [r7, #32]
 800228e:	e841 2300 	strex	r3, r2, [r1]
 8002292:	61bb      	str	r3, [r7, #24]
   return(result);
 8002294:	69bb      	ldr	r3, [r7, #24]
 8002296:	2b00      	cmp	r3, #0
 8002298:	d1e5      	bne.n	8002266 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	2220      	movs	r2, #32
 800229e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	2220      	movs	r2, #32
 80022a6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	2200      	movs	r2, #0
 80022ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80022b2:	2303      	movs	r3, #3
 80022b4:	e00f      	b.n	80022d6 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	681a      	ldr	r2, [r3, #0]
 80022bc:	68bb      	ldr	r3, [r7, #8]
 80022be:	4013      	ands	r3, r2
 80022c0:	68ba      	ldr	r2, [r7, #8]
 80022c2:	429a      	cmp	r2, r3
 80022c4:	bf0c      	ite	eq
 80022c6:	2301      	moveq	r3, #1
 80022c8:	2300      	movne	r3, #0
 80022ca:	b2db      	uxtb	r3, r3
 80022cc:	461a      	mov	r2, r3
 80022ce:	79fb      	ldrb	r3, [r7, #7]
 80022d0:	429a      	cmp	r2, r3
 80022d2:	d09f      	beq.n	8002214 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80022d4:	2300      	movs	r3, #0
}
 80022d6:	4618      	mov	r0, r3
 80022d8:	3740      	adds	r7, #64	; 0x40
 80022da:	46bd      	mov	sp, r7
 80022dc:	bd80      	pop	{r7, pc}
	...

080022e0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80022e0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80022e4:	b0c0      	sub	sp, #256	; 0x100
 80022e6:	af00      	add	r7, sp, #0
 80022e8:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80022ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	691b      	ldr	r3, [r3, #16]
 80022f4:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80022f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80022fc:	68d9      	ldr	r1, [r3, #12]
 80022fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002302:	681a      	ldr	r2, [r3, #0]
 8002304:	ea40 0301 	orr.w	r3, r0, r1
 8002308:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800230a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800230e:	689a      	ldr	r2, [r3, #8]
 8002310:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002314:	691b      	ldr	r3, [r3, #16]
 8002316:	431a      	orrs	r2, r3
 8002318:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800231c:	695b      	ldr	r3, [r3, #20]
 800231e:	431a      	orrs	r2, r3
 8002320:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002324:	69db      	ldr	r3, [r3, #28]
 8002326:	4313      	orrs	r3, r2
 8002328:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800232c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	68db      	ldr	r3, [r3, #12]
 8002334:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8002338:	f021 010c 	bic.w	r1, r1, #12
 800233c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002340:	681a      	ldr	r2, [r3, #0]
 8002342:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8002346:	430b      	orrs	r3, r1
 8002348:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800234a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	695b      	ldr	r3, [r3, #20]
 8002352:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8002356:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800235a:	6999      	ldr	r1, [r3, #24]
 800235c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002360:	681a      	ldr	r2, [r3, #0]
 8002362:	ea40 0301 	orr.w	r3, r0, r1
 8002366:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002368:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800236c:	681a      	ldr	r2, [r3, #0]
 800236e:	4b8f      	ldr	r3, [pc, #572]	; (80025ac <UART_SetConfig+0x2cc>)
 8002370:	429a      	cmp	r2, r3
 8002372:	d005      	beq.n	8002380 <UART_SetConfig+0xa0>
 8002374:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002378:	681a      	ldr	r2, [r3, #0]
 800237a:	4b8d      	ldr	r3, [pc, #564]	; (80025b0 <UART_SetConfig+0x2d0>)
 800237c:	429a      	cmp	r2, r3
 800237e:	d104      	bne.n	800238a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002380:	f7ff fb6c 	bl	8001a5c <HAL_RCC_GetPCLK2Freq>
 8002384:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8002388:	e003      	b.n	8002392 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800238a:	f7ff fb53 	bl	8001a34 <HAL_RCC_GetPCLK1Freq>
 800238e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002392:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002396:	69db      	ldr	r3, [r3, #28]
 8002398:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800239c:	f040 810c 	bne.w	80025b8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80023a0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80023a4:	2200      	movs	r2, #0
 80023a6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80023aa:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80023ae:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80023b2:	4622      	mov	r2, r4
 80023b4:	462b      	mov	r3, r5
 80023b6:	1891      	adds	r1, r2, r2
 80023b8:	65b9      	str	r1, [r7, #88]	; 0x58
 80023ba:	415b      	adcs	r3, r3
 80023bc:	65fb      	str	r3, [r7, #92]	; 0x5c
 80023be:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80023c2:	4621      	mov	r1, r4
 80023c4:	eb12 0801 	adds.w	r8, r2, r1
 80023c8:	4629      	mov	r1, r5
 80023ca:	eb43 0901 	adc.w	r9, r3, r1
 80023ce:	f04f 0200 	mov.w	r2, #0
 80023d2:	f04f 0300 	mov.w	r3, #0
 80023d6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80023da:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80023de:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80023e2:	4690      	mov	r8, r2
 80023e4:	4699      	mov	r9, r3
 80023e6:	4623      	mov	r3, r4
 80023e8:	eb18 0303 	adds.w	r3, r8, r3
 80023ec:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80023f0:	462b      	mov	r3, r5
 80023f2:	eb49 0303 	adc.w	r3, r9, r3
 80023f6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80023fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80023fe:	685b      	ldr	r3, [r3, #4]
 8002400:	2200      	movs	r2, #0
 8002402:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8002406:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800240a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800240e:	460b      	mov	r3, r1
 8002410:	18db      	adds	r3, r3, r3
 8002412:	653b      	str	r3, [r7, #80]	; 0x50
 8002414:	4613      	mov	r3, r2
 8002416:	eb42 0303 	adc.w	r3, r2, r3
 800241a:	657b      	str	r3, [r7, #84]	; 0x54
 800241c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8002420:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8002424:	f7fd ff24 	bl	8000270 <__aeabi_uldivmod>
 8002428:	4602      	mov	r2, r0
 800242a:	460b      	mov	r3, r1
 800242c:	4b61      	ldr	r3, [pc, #388]	; (80025b4 <UART_SetConfig+0x2d4>)
 800242e:	fba3 2302 	umull	r2, r3, r3, r2
 8002432:	095b      	lsrs	r3, r3, #5
 8002434:	011c      	lsls	r4, r3, #4
 8002436:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800243a:	2200      	movs	r2, #0
 800243c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002440:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8002444:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8002448:	4642      	mov	r2, r8
 800244a:	464b      	mov	r3, r9
 800244c:	1891      	adds	r1, r2, r2
 800244e:	64b9      	str	r1, [r7, #72]	; 0x48
 8002450:	415b      	adcs	r3, r3
 8002452:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002454:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8002458:	4641      	mov	r1, r8
 800245a:	eb12 0a01 	adds.w	sl, r2, r1
 800245e:	4649      	mov	r1, r9
 8002460:	eb43 0b01 	adc.w	fp, r3, r1
 8002464:	f04f 0200 	mov.w	r2, #0
 8002468:	f04f 0300 	mov.w	r3, #0
 800246c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002470:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002474:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002478:	4692      	mov	sl, r2
 800247a:	469b      	mov	fp, r3
 800247c:	4643      	mov	r3, r8
 800247e:	eb1a 0303 	adds.w	r3, sl, r3
 8002482:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002486:	464b      	mov	r3, r9
 8002488:	eb4b 0303 	adc.w	r3, fp, r3
 800248c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8002490:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002494:	685b      	ldr	r3, [r3, #4]
 8002496:	2200      	movs	r2, #0
 8002498:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800249c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80024a0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80024a4:	460b      	mov	r3, r1
 80024a6:	18db      	adds	r3, r3, r3
 80024a8:	643b      	str	r3, [r7, #64]	; 0x40
 80024aa:	4613      	mov	r3, r2
 80024ac:	eb42 0303 	adc.w	r3, r2, r3
 80024b0:	647b      	str	r3, [r7, #68]	; 0x44
 80024b2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80024b6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80024ba:	f7fd fed9 	bl	8000270 <__aeabi_uldivmod>
 80024be:	4602      	mov	r2, r0
 80024c0:	460b      	mov	r3, r1
 80024c2:	4611      	mov	r1, r2
 80024c4:	4b3b      	ldr	r3, [pc, #236]	; (80025b4 <UART_SetConfig+0x2d4>)
 80024c6:	fba3 2301 	umull	r2, r3, r3, r1
 80024ca:	095b      	lsrs	r3, r3, #5
 80024cc:	2264      	movs	r2, #100	; 0x64
 80024ce:	fb02 f303 	mul.w	r3, r2, r3
 80024d2:	1acb      	subs	r3, r1, r3
 80024d4:	00db      	lsls	r3, r3, #3
 80024d6:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80024da:	4b36      	ldr	r3, [pc, #216]	; (80025b4 <UART_SetConfig+0x2d4>)
 80024dc:	fba3 2302 	umull	r2, r3, r3, r2
 80024e0:	095b      	lsrs	r3, r3, #5
 80024e2:	005b      	lsls	r3, r3, #1
 80024e4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80024e8:	441c      	add	r4, r3
 80024ea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80024ee:	2200      	movs	r2, #0
 80024f0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80024f4:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80024f8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80024fc:	4642      	mov	r2, r8
 80024fe:	464b      	mov	r3, r9
 8002500:	1891      	adds	r1, r2, r2
 8002502:	63b9      	str	r1, [r7, #56]	; 0x38
 8002504:	415b      	adcs	r3, r3
 8002506:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002508:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800250c:	4641      	mov	r1, r8
 800250e:	1851      	adds	r1, r2, r1
 8002510:	6339      	str	r1, [r7, #48]	; 0x30
 8002512:	4649      	mov	r1, r9
 8002514:	414b      	adcs	r3, r1
 8002516:	637b      	str	r3, [r7, #52]	; 0x34
 8002518:	f04f 0200 	mov.w	r2, #0
 800251c:	f04f 0300 	mov.w	r3, #0
 8002520:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8002524:	4659      	mov	r1, fp
 8002526:	00cb      	lsls	r3, r1, #3
 8002528:	4651      	mov	r1, sl
 800252a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800252e:	4651      	mov	r1, sl
 8002530:	00ca      	lsls	r2, r1, #3
 8002532:	4610      	mov	r0, r2
 8002534:	4619      	mov	r1, r3
 8002536:	4603      	mov	r3, r0
 8002538:	4642      	mov	r2, r8
 800253a:	189b      	adds	r3, r3, r2
 800253c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002540:	464b      	mov	r3, r9
 8002542:	460a      	mov	r2, r1
 8002544:	eb42 0303 	adc.w	r3, r2, r3
 8002548:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800254c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002550:	685b      	ldr	r3, [r3, #4]
 8002552:	2200      	movs	r2, #0
 8002554:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8002558:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800255c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8002560:	460b      	mov	r3, r1
 8002562:	18db      	adds	r3, r3, r3
 8002564:	62bb      	str	r3, [r7, #40]	; 0x28
 8002566:	4613      	mov	r3, r2
 8002568:	eb42 0303 	adc.w	r3, r2, r3
 800256c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800256e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002572:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8002576:	f7fd fe7b 	bl	8000270 <__aeabi_uldivmod>
 800257a:	4602      	mov	r2, r0
 800257c:	460b      	mov	r3, r1
 800257e:	4b0d      	ldr	r3, [pc, #52]	; (80025b4 <UART_SetConfig+0x2d4>)
 8002580:	fba3 1302 	umull	r1, r3, r3, r2
 8002584:	095b      	lsrs	r3, r3, #5
 8002586:	2164      	movs	r1, #100	; 0x64
 8002588:	fb01 f303 	mul.w	r3, r1, r3
 800258c:	1ad3      	subs	r3, r2, r3
 800258e:	00db      	lsls	r3, r3, #3
 8002590:	3332      	adds	r3, #50	; 0x32
 8002592:	4a08      	ldr	r2, [pc, #32]	; (80025b4 <UART_SetConfig+0x2d4>)
 8002594:	fba2 2303 	umull	r2, r3, r2, r3
 8002598:	095b      	lsrs	r3, r3, #5
 800259a:	f003 0207 	and.w	r2, r3, #7
 800259e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	4422      	add	r2, r4
 80025a6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80025a8:	e105      	b.n	80027b6 <UART_SetConfig+0x4d6>
 80025aa:	bf00      	nop
 80025ac:	40011000 	.word	0x40011000
 80025b0:	40011400 	.word	0x40011400
 80025b4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80025b8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80025bc:	2200      	movs	r2, #0
 80025be:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80025c2:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80025c6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80025ca:	4642      	mov	r2, r8
 80025cc:	464b      	mov	r3, r9
 80025ce:	1891      	adds	r1, r2, r2
 80025d0:	6239      	str	r1, [r7, #32]
 80025d2:	415b      	adcs	r3, r3
 80025d4:	627b      	str	r3, [r7, #36]	; 0x24
 80025d6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80025da:	4641      	mov	r1, r8
 80025dc:	1854      	adds	r4, r2, r1
 80025de:	4649      	mov	r1, r9
 80025e0:	eb43 0501 	adc.w	r5, r3, r1
 80025e4:	f04f 0200 	mov.w	r2, #0
 80025e8:	f04f 0300 	mov.w	r3, #0
 80025ec:	00eb      	lsls	r3, r5, #3
 80025ee:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80025f2:	00e2      	lsls	r2, r4, #3
 80025f4:	4614      	mov	r4, r2
 80025f6:	461d      	mov	r5, r3
 80025f8:	4643      	mov	r3, r8
 80025fa:	18e3      	adds	r3, r4, r3
 80025fc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8002600:	464b      	mov	r3, r9
 8002602:	eb45 0303 	adc.w	r3, r5, r3
 8002606:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800260a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800260e:	685b      	ldr	r3, [r3, #4]
 8002610:	2200      	movs	r2, #0
 8002612:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8002616:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800261a:	f04f 0200 	mov.w	r2, #0
 800261e:	f04f 0300 	mov.w	r3, #0
 8002622:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8002626:	4629      	mov	r1, r5
 8002628:	008b      	lsls	r3, r1, #2
 800262a:	4621      	mov	r1, r4
 800262c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002630:	4621      	mov	r1, r4
 8002632:	008a      	lsls	r2, r1, #2
 8002634:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8002638:	f7fd fe1a 	bl	8000270 <__aeabi_uldivmod>
 800263c:	4602      	mov	r2, r0
 800263e:	460b      	mov	r3, r1
 8002640:	4b60      	ldr	r3, [pc, #384]	; (80027c4 <UART_SetConfig+0x4e4>)
 8002642:	fba3 2302 	umull	r2, r3, r3, r2
 8002646:	095b      	lsrs	r3, r3, #5
 8002648:	011c      	lsls	r4, r3, #4
 800264a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800264e:	2200      	movs	r2, #0
 8002650:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8002654:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8002658:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800265c:	4642      	mov	r2, r8
 800265e:	464b      	mov	r3, r9
 8002660:	1891      	adds	r1, r2, r2
 8002662:	61b9      	str	r1, [r7, #24]
 8002664:	415b      	adcs	r3, r3
 8002666:	61fb      	str	r3, [r7, #28]
 8002668:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800266c:	4641      	mov	r1, r8
 800266e:	1851      	adds	r1, r2, r1
 8002670:	6139      	str	r1, [r7, #16]
 8002672:	4649      	mov	r1, r9
 8002674:	414b      	adcs	r3, r1
 8002676:	617b      	str	r3, [r7, #20]
 8002678:	f04f 0200 	mov.w	r2, #0
 800267c:	f04f 0300 	mov.w	r3, #0
 8002680:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002684:	4659      	mov	r1, fp
 8002686:	00cb      	lsls	r3, r1, #3
 8002688:	4651      	mov	r1, sl
 800268a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800268e:	4651      	mov	r1, sl
 8002690:	00ca      	lsls	r2, r1, #3
 8002692:	4610      	mov	r0, r2
 8002694:	4619      	mov	r1, r3
 8002696:	4603      	mov	r3, r0
 8002698:	4642      	mov	r2, r8
 800269a:	189b      	adds	r3, r3, r2
 800269c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80026a0:	464b      	mov	r3, r9
 80026a2:	460a      	mov	r2, r1
 80026a4:	eb42 0303 	adc.w	r3, r2, r3
 80026a8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80026ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80026b0:	685b      	ldr	r3, [r3, #4]
 80026b2:	2200      	movs	r2, #0
 80026b4:	67bb      	str	r3, [r7, #120]	; 0x78
 80026b6:	67fa      	str	r2, [r7, #124]	; 0x7c
 80026b8:	f04f 0200 	mov.w	r2, #0
 80026bc:	f04f 0300 	mov.w	r3, #0
 80026c0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80026c4:	4649      	mov	r1, r9
 80026c6:	008b      	lsls	r3, r1, #2
 80026c8:	4641      	mov	r1, r8
 80026ca:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80026ce:	4641      	mov	r1, r8
 80026d0:	008a      	lsls	r2, r1, #2
 80026d2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80026d6:	f7fd fdcb 	bl	8000270 <__aeabi_uldivmod>
 80026da:	4602      	mov	r2, r0
 80026dc:	460b      	mov	r3, r1
 80026de:	4b39      	ldr	r3, [pc, #228]	; (80027c4 <UART_SetConfig+0x4e4>)
 80026e0:	fba3 1302 	umull	r1, r3, r3, r2
 80026e4:	095b      	lsrs	r3, r3, #5
 80026e6:	2164      	movs	r1, #100	; 0x64
 80026e8:	fb01 f303 	mul.w	r3, r1, r3
 80026ec:	1ad3      	subs	r3, r2, r3
 80026ee:	011b      	lsls	r3, r3, #4
 80026f0:	3332      	adds	r3, #50	; 0x32
 80026f2:	4a34      	ldr	r2, [pc, #208]	; (80027c4 <UART_SetConfig+0x4e4>)
 80026f4:	fba2 2303 	umull	r2, r3, r2, r3
 80026f8:	095b      	lsrs	r3, r3, #5
 80026fa:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80026fe:	441c      	add	r4, r3
 8002700:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002704:	2200      	movs	r2, #0
 8002706:	673b      	str	r3, [r7, #112]	; 0x70
 8002708:	677a      	str	r2, [r7, #116]	; 0x74
 800270a:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800270e:	4642      	mov	r2, r8
 8002710:	464b      	mov	r3, r9
 8002712:	1891      	adds	r1, r2, r2
 8002714:	60b9      	str	r1, [r7, #8]
 8002716:	415b      	adcs	r3, r3
 8002718:	60fb      	str	r3, [r7, #12]
 800271a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800271e:	4641      	mov	r1, r8
 8002720:	1851      	adds	r1, r2, r1
 8002722:	6039      	str	r1, [r7, #0]
 8002724:	4649      	mov	r1, r9
 8002726:	414b      	adcs	r3, r1
 8002728:	607b      	str	r3, [r7, #4]
 800272a:	f04f 0200 	mov.w	r2, #0
 800272e:	f04f 0300 	mov.w	r3, #0
 8002732:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002736:	4659      	mov	r1, fp
 8002738:	00cb      	lsls	r3, r1, #3
 800273a:	4651      	mov	r1, sl
 800273c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002740:	4651      	mov	r1, sl
 8002742:	00ca      	lsls	r2, r1, #3
 8002744:	4610      	mov	r0, r2
 8002746:	4619      	mov	r1, r3
 8002748:	4603      	mov	r3, r0
 800274a:	4642      	mov	r2, r8
 800274c:	189b      	adds	r3, r3, r2
 800274e:	66bb      	str	r3, [r7, #104]	; 0x68
 8002750:	464b      	mov	r3, r9
 8002752:	460a      	mov	r2, r1
 8002754:	eb42 0303 	adc.w	r3, r2, r3
 8002758:	66fb      	str	r3, [r7, #108]	; 0x6c
 800275a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800275e:	685b      	ldr	r3, [r3, #4]
 8002760:	2200      	movs	r2, #0
 8002762:	663b      	str	r3, [r7, #96]	; 0x60
 8002764:	667a      	str	r2, [r7, #100]	; 0x64
 8002766:	f04f 0200 	mov.w	r2, #0
 800276a:	f04f 0300 	mov.w	r3, #0
 800276e:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8002772:	4649      	mov	r1, r9
 8002774:	008b      	lsls	r3, r1, #2
 8002776:	4641      	mov	r1, r8
 8002778:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800277c:	4641      	mov	r1, r8
 800277e:	008a      	lsls	r2, r1, #2
 8002780:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8002784:	f7fd fd74 	bl	8000270 <__aeabi_uldivmod>
 8002788:	4602      	mov	r2, r0
 800278a:	460b      	mov	r3, r1
 800278c:	4b0d      	ldr	r3, [pc, #52]	; (80027c4 <UART_SetConfig+0x4e4>)
 800278e:	fba3 1302 	umull	r1, r3, r3, r2
 8002792:	095b      	lsrs	r3, r3, #5
 8002794:	2164      	movs	r1, #100	; 0x64
 8002796:	fb01 f303 	mul.w	r3, r1, r3
 800279a:	1ad3      	subs	r3, r2, r3
 800279c:	011b      	lsls	r3, r3, #4
 800279e:	3332      	adds	r3, #50	; 0x32
 80027a0:	4a08      	ldr	r2, [pc, #32]	; (80027c4 <UART_SetConfig+0x4e4>)
 80027a2:	fba2 2303 	umull	r2, r3, r2, r3
 80027a6:	095b      	lsrs	r3, r3, #5
 80027a8:	f003 020f 	and.w	r2, r3, #15
 80027ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	4422      	add	r2, r4
 80027b4:	609a      	str	r2, [r3, #8]
}
 80027b6:	bf00      	nop
 80027b8:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80027bc:	46bd      	mov	sp, r7
 80027be:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80027c2:	bf00      	nop
 80027c4:	51eb851f 	.word	0x51eb851f

080027c8 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80027c8:	b580      	push	{r7, lr}
 80027ca:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80027cc:	4b05      	ldr	r3, [pc, #20]	; (80027e4 <SysTick_Handler+0x1c>)
 80027ce:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80027d0:	f001 fbae 	bl	8003f30 <xTaskGetSchedulerState>
 80027d4:	4603      	mov	r3, r0
 80027d6:	2b01      	cmp	r3, #1
 80027d8:	d001      	beq.n	80027de <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80027da:	f002 f9f5 	bl	8004bc8 <xPortSysTickHandler>
  }
}
 80027de:	bf00      	nop
 80027e0:	bd80      	pop	{r7, pc}
 80027e2:	bf00      	nop
 80027e4:	e000e010 	.word	0xe000e010

080027e8 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80027e8:	b480      	push	{r7}
 80027ea:	b085      	sub	sp, #20
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	60f8      	str	r0, [r7, #12]
 80027f0:	60b9      	str	r1, [r7, #8]
 80027f2:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	4a07      	ldr	r2, [pc, #28]	; (8002814 <vApplicationGetIdleTaskMemory+0x2c>)
 80027f8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80027fa:	68bb      	ldr	r3, [r7, #8]
 80027fc:	4a06      	ldr	r2, [pc, #24]	; (8002818 <vApplicationGetIdleTaskMemory+0x30>)
 80027fe:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	2280      	movs	r2, #128	; 0x80
 8002804:	601a      	str	r2, [r3, #0]
}
 8002806:	bf00      	nop
 8002808:	3714      	adds	r7, #20
 800280a:	46bd      	mov	sp, r7
 800280c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002810:	4770      	bx	lr
 8002812:	bf00      	nop
 8002814:	20000124 	.word	0x20000124
 8002818:	200001e0 	.word	0x200001e0

0800281c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800281c:	b480      	push	{r7}
 800281e:	b085      	sub	sp, #20
 8002820:	af00      	add	r7, sp, #0
 8002822:	60f8      	str	r0, [r7, #12]
 8002824:	60b9      	str	r1, [r7, #8]
 8002826:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	4a07      	ldr	r2, [pc, #28]	; (8002848 <vApplicationGetTimerTaskMemory+0x2c>)
 800282c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800282e:	68bb      	ldr	r3, [r7, #8]
 8002830:	4a06      	ldr	r2, [pc, #24]	; (800284c <vApplicationGetTimerTaskMemory+0x30>)
 8002832:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	f44f 7280 	mov.w	r2, #256	; 0x100
 800283a:	601a      	str	r2, [r3, #0]
}
 800283c:	bf00      	nop
 800283e:	3714      	adds	r7, #20
 8002840:	46bd      	mov	sp, r7
 8002842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002846:	4770      	bx	lr
 8002848:	200003e0 	.word	0x200003e0
 800284c:	2000049c 	.word	0x2000049c

08002850 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002850:	b480      	push	{r7}
 8002852:	b083      	sub	sp, #12
 8002854:	af00      	add	r7, sp, #0
 8002856:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	f103 0208 	add.w	r2, r3, #8
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	f04f 32ff 	mov.w	r2, #4294967295
 8002868:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	f103 0208 	add.w	r2, r3, #8
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	f103 0208 	add.w	r2, r3, #8
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	2200      	movs	r2, #0
 8002882:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002884:	bf00      	nop
 8002886:	370c      	adds	r7, #12
 8002888:	46bd      	mov	sp, r7
 800288a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800288e:	4770      	bx	lr

08002890 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002890:	b480      	push	{r7}
 8002892:	b083      	sub	sp, #12
 8002894:	af00      	add	r7, sp, #0
 8002896:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	2200      	movs	r2, #0
 800289c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800289e:	bf00      	nop
 80028a0:	370c      	adds	r7, #12
 80028a2:	46bd      	mov	sp, r7
 80028a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a8:	4770      	bx	lr

080028aa <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80028aa:	b480      	push	{r7}
 80028ac:	b085      	sub	sp, #20
 80028ae:	af00      	add	r7, sp, #0
 80028b0:	6078      	str	r0, [r7, #4]
 80028b2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	685b      	ldr	r3, [r3, #4]
 80028b8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80028ba:	683b      	ldr	r3, [r7, #0]
 80028bc:	68fa      	ldr	r2, [r7, #12]
 80028be:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	689a      	ldr	r2, [r3, #8]
 80028c4:	683b      	ldr	r3, [r7, #0]
 80028c6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	689b      	ldr	r3, [r3, #8]
 80028cc:	683a      	ldr	r2, [r7, #0]
 80028ce:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	683a      	ldr	r2, [r7, #0]
 80028d4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80028d6:	683b      	ldr	r3, [r7, #0]
 80028d8:	687a      	ldr	r2, [r7, #4]
 80028da:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	1c5a      	adds	r2, r3, #1
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	601a      	str	r2, [r3, #0]
}
 80028e6:	bf00      	nop
 80028e8:	3714      	adds	r7, #20
 80028ea:	46bd      	mov	sp, r7
 80028ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f0:	4770      	bx	lr

080028f2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80028f2:	b480      	push	{r7}
 80028f4:	b085      	sub	sp, #20
 80028f6:	af00      	add	r7, sp, #0
 80028f8:	6078      	str	r0, [r7, #4]
 80028fa:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80028fc:	683b      	ldr	r3, [r7, #0]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8002902:	68bb      	ldr	r3, [r7, #8]
 8002904:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002908:	d103      	bne.n	8002912 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	691b      	ldr	r3, [r3, #16]
 800290e:	60fb      	str	r3, [r7, #12]
 8002910:	e00c      	b.n	800292c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	3308      	adds	r3, #8
 8002916:	60fb      	str	r3, [r7, #12]
 8002918:	e002      	b.n	8002920 <vListInsert+0x2e>
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	685b      	ldr	r3, [r3, #4]
 800291e:	60fb      	str	r3, [r7, #12]
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	685b      	ldr	r3, [r3, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	68ba      	ldr	r2, [r7, #8]
 8002928:	429a      	cmp	r2, r3
 800292a:	d2f6      	bcs.n	800291a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	685a      	ldr	r2, [r3, #4]
 8002930:	683b      	ldr	r3, [r7, #0]
 8002932:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002934:	683b      	ldr	r3, [r7, #0]
 8002936:	685b      	ldr	r3, [r3, #4]
 8002938:	683a      	ldr	r2, [r7, #0]
 800293a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800293c:	683b      	ldr	r3, [r7, #0]
 800293e:	68fa      	ldr	r2, [r7, #12]
 8002940:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	683a      	ldr	r2, [r7, #0]
 8002946:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8002948:	683b      	ldr	r3, [r7, #0]
 800294a:	687a      	ldr	r2, [r7, #4]
 800294c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	1c5a      	adds	r2, r3, #1
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	601a      	str	r2, [r3, #0]
}
 8002958:	bf00      	nop
 800295a:	3714      	adds	r7, #20
 800295c:	46bd      	mov	sp, r7
 800295e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002962:	4770      	bx	lr

08002964 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002964:	b480      	push	{r7}
 8002966:	b085      	sub	sp, #20
 8002968:	af00      	add	r7, sp, #0
 800296a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	691b      	ldr	r3, [r3, #16]
 8002970:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	685b      	ldr	r3, [r3, #4]
 8002976:	687a      	ldr	r2, [r7, #4]
 8002978:	6892      	ldr	r2, [r2, #8]
 800297a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	689b      	ldr	r3, [r3, #8]
 8002980:	687a      	ldr	r2, [r7, #4]
 8002982:	6852      	ldr	r2, [r2, #4]
 8002984:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	685b      	ldr	r3, [r3, #4]
 800298a:	687a      	ldr	r2, [r7, #4]
 800298c:	429a      	cmp	r2, r3
 800298e:	d103      	bne.n	8002998 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	689a      	ldr	r2, [r3, #8]
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	2200      	movs	r2, #0
 800299c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	1e5a      	subs	r2, r3, #1
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	681b      	ldr	r3, [r3, #0]
}
 80029ac:	4618      	mov	r0, r3
 80029ae:	3714      	adds	r7, #20
 80029b0:	46bd      	mov	sp, r7
 80029b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b6:	4770      	bx	lr

080029b8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80029b8:	b580      	push	{r7, lr}
 80029ba:	b084      	sub	sp, #16
 80029bc:	af00      	add	r7, sp, #0
 80029be:	6078      	str	r0, [r7, #4]
 80029c0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d10a      	bne.n	80029e2 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80029cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80029d0:	f383 8811 	msr	BASEPRI, r3
 80029d4:	f3bf 8f6f 	isb	sy
 80029d8:	f3bf 8f4f 	dsb	sy
 80029dc:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80029de:	bf00      	nop
 80029e0:	e7fe      	b.n	80029e0 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80029e2:	f002 f85f 	bl	8004aa4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	681a      	ldr	r2, [r3, #0]
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80029ee:	68f9      	ldr	r1, [r7, #12]
 80029f0:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80029f2:	fb01 f303 	mul.w	r3, r1, r3
 80029f6:	441a      	add	r2, r3
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	2200      	movs	r2, #0
 8002a00:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	681a      	ldr	r2, [r3, #0]
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	681a      	ldr	r2, [r3, #0]
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a12:	3b01      	subs	r3, #1
 8002a14:	68f9      	ldr	r1, [r7, #12]
 8002a16:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002a18:	fb01 f303 	mul.w	r3, r1, r3
 8002a1c:	441a      	add	r2, r3
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	22ff      	movs	r2, #255	; 0xff
 8002a26:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	22ff      	movs	r2, #255	; 0xff
 8002a2e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8002a32:	683b      	ldr	r3, [r7, #0]
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d114      	bne.n	8002a62 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	691b      	ldr	r3, [r3, #16]
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d01a      	beq.n	8002a76 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	3310      	adds	r3, #16
 8002a44:	4618      	mov	r0, r3
 8002a46:	f001 f8b1 	bl	8003bac <xTaskRemoveFromEventList>
 8002a4a:	4603      	mov	r3, r0
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d012      	beq.n	8002a76 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8002a50:	4b0c      	ldr	r3, [pc, #48]	; (8002a84 <xQueueGenericReset+0xcc>)
 8002a52:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002a56:	601a      	str	r2, [r3, #0]
 8002a58:	f3bf 8f4f 	dsb	sy
 8002a5c:	f3bf 8f6f 	isb	sy
 8002a60:	e009      	b.n	8002a76 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	3310      	adds	r3, #16
 8002a66:	4618      	mov	r0, r3
 8002a68:	f7ff fef2 	bl	8002850 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	3324      	adds	r3, #36	; 0x24
 8002a70:	4618      	mov	r0, r3
 8002a72:	f7ff feed 	bl	8002850 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8002a76:	f002 f845 	bl	8004b04 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8002a7a:	2301      	movs	r3, #1
}
 8002a7c:	4618      	mov	r0, r3
 8002a7e:	3710      	adds	r7, #16
 8002a80:	46bd      	mov	sp, r7
 8002a82:	bd80      	pop	{r7, pc}
 8002a84:	e000ed04 	.word	0xe000ed04

08002a88 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	b08e      	sub	sp, #56	; 0x38
 8002a8c:	af02      	add	r7, sp, #8
 8002a8e:	60f8      	str	r0, [r7, #12]
 8002a90:	60b9      	str	r1, [r7, #8]
 8002a92:	607a      	str	r2, [r7, #4]
 8002a94:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d10a      	bne.n	8002ab2 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8002a9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002aa0:	f383 8811 	msr	BASEPRI, r3
 8002aa4:	f3bf 8f6f 	isb	sy
 8002aa8:	f3bf 8f4f 	dsb	sy
 8002aac:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8002aae:	bf00      	nop
 8002ab0:	e7fe      	b.n	8002ab0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8002ab2:	683b      	ldr	r3, [r7, #0]
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d10a      	bne.n	8002ace <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8002ab8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002abc:	f383 8811 	msr	BASEPRI, r3
 8002ac0:	f3bf 8f6f 	isb	sy
 8002ac4:	f3bf 8f4f 	dsb	sy
 8002ac8:	627b      	str	r3, [r7, #36]	; 0x24
}
 8002aca:	bf00      	nop
 8002acc:	e7fe      	b.n	8002acc <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d002      	beq.n	8002ada <xQueueGenericCreateStatic+0x52>
 8002ad4:	68bb      	ldr	r3, [r7, #8]
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d001      	beq.n	8002ade <xQueueGenericCreateStatic+0x56>
 8002ada:	2301      	movs	r3, #1
 8002adc:	e000      	b.n	8002ae0 <xQueueGenericCreateStatic+0x58>
 8002ade:	2300      	movs	r3, #0
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d10a      	bne.n	8002afa <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8002ae4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ae8:	f383 8811 	msr	BASEPRI, r3
 8002aec:	f3bf 8f6f 	isb	sy
 8002af0:	f3bf 8f4f 	dsb	sy
 8002af4:	623b      	str	r3, [r7, #32]
}
 8002af6:	bf00      	nop
 8002af8:	e7fe      	b.n	8002af8 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d102      	bne.n	8002b06 <xQueueGenericCreateStatic+0x7e>
 8002b00:	68bb      	ldr	r3, [r7, #8]
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d101      	bne.n	8002b0a <xQueueGenericCreateStatic+0x82>
 8002b06:	2301      	movs	r3, #1
 8002b08:	e000      	b.n	8002b0c <xQueueGenericCreateStatic+0x84>
 8002b0a:	2300      	movs	r3, #0
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d10a      	bne.n	8002b26 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8002b10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b14:	f383 8811 	msr	BASEPRI, r3
 8002b18:	f3bf 8f6f 	isb	sy
 8002b1c:	f3bf 8f4f 	dsb	sy
 8002b20:	61fb      	str	r3, [r7, #28]
}
 8002b22:	bf00      	nop
 8002b24:	e7fe      	b.n	8002b24 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8002b26:	2350      	movs	r3, #80	; 0x50
 8002b28:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8002b2a:	697b      	ldr	r3, [r7, #20]
 8002b2c:	2b50      	cmp	r3, #80	; 0x50
 8002b2e:	d00a      	beq.n	8002b46 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8002b30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b34:	f383 8811 	msr	BASEPRI, r3
 8002b38:	f3bf 8f6f 	isb	sy
 8002b3c:	f3bf 8f4f 	dsb	sy
 8002b40:	61bb      	str	r3, [r7, #24]
}
 8002b42:	bf00      	nop
 8002b44:	e7fe      	b.n	8002b44 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8002b46:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002b48:	683b      	ldr	r3, [r7, #0]
 8002b4a:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8002b4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d00d      	beq.n	8002b6e <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8002b52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b54:	2201      	movs	r2, #1
 8002b56:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002b5a:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8002b5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b60:	9300      	str	r3, [sp, #0]
 8002b62:	4613      	mov	r3, r2
 8002b64:	687a      	ldr	r2, [r7, #4]
 8002b66:	68b9      	ldr	r1, [r7, #8]
 8002b68:	68f8      	ldr	r0, [r7, #12]
 8002b6a:	f000 f805 	bl	8002b78 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8002b6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8002b70:	4618      	mov	r0, r3
 8002b72:	3730      	adds	r7, #48	; 0x30
 8002b74:	46bd      	mov	sp, r7
 8002b76:	bd80      	pop	{r7, pc}

08002b78 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8002b78:	b580      	push	{r7, lr}
 8002b7a:	b084      	sub	sp, #16
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	60f8      	str	r0, [r7, #12]
 8002b80:	60b9      	str	r1, [r7, #8]
 8002b82:	607a      	str	r2, [r7, #4]
 8002b84:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8002b86:	68bb      	ldr	r3, [r7, #8]
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d103      	bne.n	8002b94 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8002b8c:	69bb      	ldr	r3, [r7, #24]
 8002b8e:	69ba      	ldr	r2, [r7, #24]
 8002b90:	601a      	str	r2, [r3, #0]
 8002b92:	e002      	b.n	8002b9a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002b94:	69bb      	ldr	r3, [r7, #24]
 8002b96:	687a      	ldr	r2, [r7, #4]
 8002b98:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8002b9a:	69bb      	ldr	r3, [r7, #24]
 8002b9c:	68fa      	ldr	r2, [r7, #12]
 8002b9e:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8002ba0:	69bb      	ldr	r3, [r7, #24]
 8002ba2:	68ba      	ldr	r2, [r7, #8]
 8002ba4:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002ba6:	2101      	movs	r1, #1
 8002ba8:	69b8      	ldr	r0, [r7, #24]
 8002baa:	f7ff ff05 	bl	80029b8 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8002bae:	69bb      	ldr	r3, [r7, #24]
 8002bb0:	78fa      	ldrb	r2, [r7, #3]
 8002bb2:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8002bb6:	bf00      	nop
 8002bb8:	3710      	adds	r7, #16
 8002bba:	46bd      	mov	sp, r7
 8002bbc:	bd80      	pop	{r7, pc}
	...

08002bc0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	b08e      	sub	sp, #56	; 0x38
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	60f8      	str	r0, [r7, #12]
 8002bc8:	60b9      	str	r1, [r7, #8]
 8002bca:	607a      	str	r2, [r7, #4]
 8002bcc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8002bce:	2300      	movs	r3, #0
 8002bd0:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8002bd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d10a      	bne.n	8002bf2 <xQueueGenericSend+0x32>
	__asm volatile
 8002bdc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002be0:	f383 8811 	msr	BASEPRI, r3
 8002be4:	f3bf 8f6f 	isb	sy
 8002be8:	f3bf 8f4f 	dsb	sy
 8002bec:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8002bee:	bf00      	nop
 8002bf0:	e7fe      	b.n	8002bf0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002bf2:	68bb      	ldr	r3, [r7, #8]
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d103      	bne.n	8002c00 <xQueueGenericSend+0x40>
 8002bf8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002bfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d101      	bne.n	8002c04 <xQueueGenericSend+0x44>
 8002c00:	2301      	movs	r3, #1
 8002c02:	e000      	b.n	8002c06 <xQueueGenericSend+0x46>
 8002c04:	2300      	movs	r3, #0
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d10a      	bne.n	8002c20 <xQueueGenericSend+0x60>
	__asm volatile
 8002c0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c0e:	f383 8811 	msr	BASEPRI, r3
 8002c12:	f3bf 8f6f 	isb	sy
 8002c16:	f3bf 8f4f 	dsb	sy
 8002c1a:	627b      	str	r3, [r7, #36]	; 0x24
}
 8002c1c:	bf00      	nop
 8002c1e:	e7fe      	b.n	8002c1e <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002c20:	683b      	ldr	r3, [r7, #0]
 8002c22:	2b02      	cmp	r3, #2
 8002c24:	d103      	bne.n	8002c2e <xQueueGenericSend+0x6e>
 8002c26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c28:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c2a:	2b01      	cmp	r3, #1
 8002c2c:	d101      	bne.n	8002c32 <xQueueGenericSend+0x72>
 8002c2e:	2301      	movs	r3, #1
 8002c30:	e000      	b.n	8002c34 <xQueueGenericSend+0x74>
 8002c32:	2300      	movs	r3, #0
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d10a      	bne.n	8002c4e <xQueueGenericSend+0x8e>
	__asm volatile
 8002c38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c3c:	f383 8811 	msr	BASEPRI, r3
 8002c40:	f3bf 8f6f 	isb	sy
 8002c44:	f3bf 8f4f 	dsb	sy
 8002c48:	623b      	str	r3, [r7, #32]
}
 8002c4a:	bf00      	nop
 8002c4c:	e7fe      	b.n	8002c4c <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002c4e:	f001 f96f 	bl	8003f30 <xTaskGetSchedulerState>
 8002c52:	4603      	mov	r3, r0
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d102      	bne.n	8002c5e <xQueueGenericSend+0x9e>
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d101      	bne.n	8002c62 <xQueueGenericSend+0xa2>
 8002c5e:	2301      	movs	r3, #1
 8002c60:	e000      	b.n	8002c64 <xQueueGenericSend+0xa4>
 8002c62:	2300      	movs	r3, #0
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d10a      	bne.n	8002c7e <xQueueGenericSend+0xbe>
	__asm volatile
 8002c68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c6c:	f383 8811 	msr	BASEPRI, r3
 8002c70:	f3bf 8f6f 	isb	sy
 8002c74:	f3bf 8f4f 	dsb	sy
 8002c78:	61fb      	str	r3, [r7, #28]
}
 8002c7a:	bf00      	nop
 8002c7c:	e7fe      	b.n	8002c7c <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002c7e:	f001 ff11 	bl	8004aa4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002c82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c84:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002c86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c88:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c8a:	429a      	cmp	r2, r3
 8002c8c:	d302      	bcc.n	8002c94 <xQueueGenericSend+0xd4>
 8002c8e:	683b      	ldr	r3, [r7, #0]
 8002c90:	2b02      	cmp	r3, #2
 8002c92:	d129      	bne.n	8002ce8 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002c94:	683a      	ldr	r2, [r7, #0]
 8002c96:	68b9      	ldr	r1, [r7, #8]
 8002c98:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002c9a:	f000 fa0b 	bl	80030b4 <prvCopyDataToQueue>
 8002c9e:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002ca0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ca2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d010      	beq.n	8002cca <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002ca8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002caa:	3324      	adds	r3, #36	; 0x24
 8002cac:	4618      	mov	r0, r3
 8002cae:	f000 ff7d 	bl	8003bac <xTaskRemoveFromEventList>
 8002cb2:	4603      	mov	r3, r0
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d013      	beq.n	8002ce0 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8002cb8:	4b3f      	ldr	r3, [pc, #252]	; (8002db8 <xQueueGenericSend+0x1f8>)
 8002cba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002cbe:	601a      	str	r2, [r3, #0]
 8002cc0:	f3bf 8f4f 	dsb	sy
 8002cc4:	f3bf 8f6f 	isb	sy
 8002cc8:	e00a      	b.n	8002ce0 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8002cca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d007      	beq.n	8002ce0 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8002cd0:	4b39      	ldr	r3, [pc, #228]	; (8002db8 <xQueueGenericSend+0x1f8>)
 8002cd2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002cd6:	601a      	str	r2, [r3, #0]
 8002cd8:	f3bf 8f4f 	dsb	sy
 8002cdc:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8002ce0:	f001 ff10 	bl	8004b04 <vPortExitCritical>
				return pdPASS;
 8002ce4:	2301      	movs	r3, #1
 8002ce6:	e063      	b.n	8002db0 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d103      	bne.n	8002cf6 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002cee:	f001 ff09 	bl	8004b04 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8002cf2:	2300      	movs	r3, #0
 8002cf4:	e05c      	b.n	8002db0 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002cf6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d106      	bne.n	8002d0a <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002cfc:	f107 0314 	add.w	r3, r7, #20
 8002d00:	4618      	mov	r0, r3
 8002d02:	f000 ffb7 	bl	8003c74 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002d06:	2301      	movs	r3, #1
 8002d08:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002d0a:	f001 fefb 	bl	8004b04 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002d0e:	f000 fd23 	bl	8003758 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002d12:	f001 fec7 	bl	8004aa4 <vPortEnterCritical>
 8002d16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d18:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002d1c:	b25b      	sxtb	r3, r3
 8002d1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d22:	d103      	bne.n	8002d2c <xQueueGenericSend+0x16c>
 8002d24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d26:	2200      	movs	r2, #0
 8002d28:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002d2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d2e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002d32:	b25b      	sxtb	r3, r3
 8002d34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d38:	d103      	bne.n	8002d42 <xQueueGenericSend+0x182>
 8002d3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d3c:	2200      	movs	r2, #0
 8002d3e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002d42:	f001 fedf 	bl	8004b04 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002d46:	1d3a      	adds	r2, r7, #4
 8002d48:	f107 0314 	add.w	r3, r7, #20
 8002d4c:	4611      	mov	r1, r2
 8002d4e:	4618      	mov	r0, r3
 8002d50:	f000 ffa6 	bl	8003ca0 <xTaskCheckForTimeOut>
 8002d54:	4603      	mov	r3, r0
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d124      	bne.n	8002da4 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8002d5a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002d5c:	f000 faa2 	bl	80032a4 <prvIsQueueFull>
 8002d60:	4603      	mov	r3, r0
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d018      	beq.n	8002d98 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8002d66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d68:	3310      	adds	r3, #16
 8002d6a:	687a      	ldr	r2, [r7, #4]
 8002d6c:	4611      	mov	r1, r2
 8002d6e:	4618      	mov	r0, r3
 8002d70:	f000 fecc 	bl	8003b0c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8002d74:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002d76:	f000 fa2d 	bl	80031d4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8002d7a:	f000 fcfb 	bl	8003774 <xTaskResumeAll>
 8002d7e:	4603      	mov	r3, r0
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	f47f af7c 	bne.w	8002c7e <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8002d86:	4b0c      	ldr	r3, [pc, #48]	; (8002db8 <xQueueGenericSend+0x1f8>)
 8002d88:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002d8c:	601a      	str	r2, [r3, #0]
 8002d8e:	f3bf 8f4f 	dsb	sy
 8002d92:	f3bf 8f6f 	isb	sy
 8002d96:	e772      	b.n	8002c7e <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8002d98:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002d9a:	f000 fa1b 	bl	80031d4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002d9e:	f000 fce9 	bl	8003774 <xTaskResumeAll>
 8002da2:	e76c      	b.n	8002c7e <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8002da4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002da6:	f000 fa15 	bl	80031d4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002daa:	f000 fce3 	bl	8003774 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8002dae:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8002db0:	4618      	mov	r0, r3
 8002db2:	3738      	adds	r7, #56	; 0x38
 8002db4:	46bd      	mov	sp, r7
 8002db6:	bd80      	pop	{r7, pc}
 8002db8:	e000ed04 	.word	0xe000ed04

08002dbc <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8002dbc:	b580      	push	{r7, lr}
 8002dbe:	b090      	sub	sp, #64	; 0x40
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	60f8      	str	r0, [r7, #12]
 8002dc4:	60b9      	str	r1, [r7, #8]
 8002dc6:	607a      	str	r2, [r7, #4]
 8002dc8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8002dce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d10a      	bne.n	8002dea <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8002dd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002dd8:	f383 8811 	msr	BASEPRI, r3
 8002ddc:	f3bf 8f6f 	isb	sy
 8002de0:	f3bf 8f4f 	dsb	sy
 8002de4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8002de6:	bf00      	nop
 8002de8:	e7fe      	b.n	8002de8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002dea:	68bb      	ldr	r3, [r7, #8]
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d103      	bne.n	8002df8 <xQueueGenericSendFromISR+0x3c>
 8002df0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002df2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d101      	bne.n	8002dfc <xQueueGenericSendFromISR+0x40>
 8002df8:	2301      	movs	r3, #1
 8002dfa:	e000      	b.n	8002dfe <xQueueGenericSendFromISR+0x42>
 8002dfc:	2300      	movs	r3, #0
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d10a      	bne.n	8002e18 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8002e02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e06:	f383 8811 	msr	BASEPRI, r3
 8002e0a:	f3bf 8f6f 	isb	sy
 8002e0e:	f3bf 8f4f 	dsb	sy
 8002e12:	627b      	str	r3, [r7, #36]	; 0x24
}
 8002e14:	bf00      	nop
 8002e16:	e7fe      	b.n	8002e16 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002e18:	683b      	ldr	r3, [r7, #0]
 8002e1a:	2b02      	cmp	r3, #2
 8002e1c:	d103      	bne.n	8002e26 <xQueueGenericSendFromISR+0x6a>
 8002e1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e22:	2b01      	cmp	r3, #1
 8002e24:	d101      	bne.n	8002e2a <xQueueGenericSendFromISR+0x6e>
 8002e26:	2301      	movs	r3, #1
 8002e28:	e000      	b.n	8002e2c <xQueueGenericSendFromISR+0x70>
 8002e2a:	2300      	movs	r3, #0
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d10a      	bne.n	8002e46 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8002e30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e34:	f383 8811 	msr	BASEPRI, r3
 8002e38:	f3bf 8f6f 	isb	sy
 8002e3c:	f3bf 8f4f 	dsb	sy
 8002e40:	623b      	str	r3, [r7, #32]
}
 8002e42:	bf00      	nop
 8002e44:	e7fe      	b.n	8002e44 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002e46:	f001 ff0f 	bl	8004c68 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8002e4a:	f3ef 8211 	mrs	r2, BASEPRI
 8002e4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e52:	f383 8811 	msr	BASEPRI, r3
 8002e56:	f3bf 8f6f 	isb	sy
 8002e5a:	f3bf 8f4f 	dsb	sy
 8002e5e:	61fa      	str	r2, [r7, #28]
 8002e60:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8002e62:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8002e64:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002e66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e68:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002e6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e6e:	429a      	cmp	r2, r3
 8002e70:	d302      	bcc.n	8002e78 <xQueueGenericSendFromISR+0xbc>
 8002e72:	683b      	ldr	r3, [r7, #0]
 8002e74:	2b02      	cmp	r3, #2
 8002e76:	d12f      	bne.n	8002ed8 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8002e78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e7a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002e7e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002e82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e86:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002e88:	683a      	ldr	r2, [r7, #0]
 8002e8a:	68b9      	ldr	r1, [r7, #8]
 8002e8c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8002e8e:	f000 f911 	bl	80030b4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8002e92:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8002e96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e9a:	d112      	bne.n	8002ec2 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002e9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d016      	beq.n	8002ed2 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002ea4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ea6:	3324      	adds	r3, #36	; 0x24
 8002ea8:	4618      	mov	r0, r3
 8002eaa:	f000 fe7f 	bl	8003bac <xTaskRemoveFromEventList>
 8002eae:	4603      	mov	r3, r0
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d00e      	beq.n	8002ed2 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d00b      	beq.n	8002ed2 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	2201      	movs	r2, #1
 8002ebe:	601a      	str	r2, [r3, #0]
 8002ec0:	e007      	b.n	8002ed2 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8002ec2:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8002ec6:	3301      	adds	r3, #1
 8002ec8:	b2db      	uxtb	r3, r3
 8002eca:	b25a      	sxtb	r2, r3
 8002ecc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ece:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8002ed2:	2301      	movs	r3, #1
 8002ed4:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8002ed6:	e001      	b.n	8002edc <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8002ed8:	2300      	movs	r3, #0
 8002eda:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002edc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002ede:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8002ee0:	697b      	ldr	r3, [r7, #20]
 8002ee2:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8002ee6:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8002ee8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8002eea:	4618      	mov	r0, r3
 8002eec:	3740      	adds	r7, #64	; 0x40
 8002eee:	46bd      	mov	sp, r7
 8002ef0:	bd80      	pop	{r7, pc}
	...

08002ef4 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8002ef4:	b580      	push	{r7, lr}
 8002ef6:	b08c      	sub	sp, #48	; 0x30
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	60f8      	str	r0, [r7, #12]
 8002efc:	60b9      	str	r1, [r7, #8]
 8002efe:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8002f00:	2300      	movs	r3, #0
 8002f02:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8002f08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d10a      	bne.n	8002f24 <xQueueReceive+0x30>
	__asm volatile
 8002f0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f12:	f383 8811 	msr	BASEPRI, r3
 8002f16:	f3bf 8f6f 	isb	sy
 8002f1a:	f3bf 8f4f 	dsb	sy
 8002f1e:	623b      	str	r3, [r7, #32]
}
 8002f20:	bf00      	nop
 8002f22:	e7fe      	b.n	8002f22 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002f24:	68bb      	ldr	r3, [r7, #8]
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d103      	bne.n	8002f32 <xQueueReceive+0x3e>
 8002f2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d101      	bne.n	8002f36 <xQueueReceive+0x42>
 8002f32:	2301      	movs	r3, #1
 8002f34:	e000      	b.n	8002f38 <xQueueReceive+0x44>
 8002f36:	2300      	movs	r3, #0
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d10a      	bne.n	8002f52 <xQueueReceive+0x5e>
	__asm volatile
 8002f3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f40:	f383 8811 	msr	BASEPRI, r3
 8002f44:	f3bf 8f6f 	isb	sy
 8002f48:	f3bf 8f4f 	dsb	sy
 8002f4c:	61fb      	str	r3, [r7, #28]
}
 8002f4e:	bf00      	nop
 8002f50:	e7fe      	b.n	8002f50 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002f52:	f000 ffed 	bl	8003f30 <xTaskGetSchedulerState>
 8002f56:	4603      	mov	r3, r0
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d102      	bne.n	8002f62 <xQueueReceive+0x6e>
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d101      	bne.n	8002f66 <xQueueReceive+0x72>
 8002f62:	2301      	movs	r3, #1
 8002f64:	e000      	b.n	8002f68 <xQueueReceive+0x74>
 8002f66:	2300      	movs	r3, #0
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d10a      	bne.n	8002f82 <xQueueReceive+0x8e>
	__asm volatile
 8002f6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f70:	f383 8811 	msr	BASEPRI, r3
 8002f74:	f3bf 8f6f 	isb	sy
 8002f78:	f3bf 8f4f 	dsb	sy
 8002f7c:	61bb      	str	r3, [r7, #24]
}
 8002f7e:	bf00      	nop
 8002f80:	e7fe      	b.n	8002f80 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002f82:	f001 fd8f 	bl	8004aa4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002f86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f8a:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002f8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d01f      	beq.n	8002fd2 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8002f92:	68b9      	ldr	r1, [r7, #8]
 8002f94:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002f96:	f000 f8f7 	bl	8003188 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8002f9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f9c:	1e5a      	subs	r2, r3, #1
 8002f9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002fa0:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002fa2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002fa4:	691b      	ldr	r3, [r3, #16]
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d00f      	beq.n	8002fca <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002faa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002fac:	3310      	adds	r3, #16
 8002fae:	4618      	mov	r0, r3
 8002fb0:	f000 fdfc 	bl	8003bac <xTaskRemoveFromEventList>
 8002fb4:	4603      	mov	r3, r0
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d007      	beq.n	8002fca <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8002fba:	4b3d      	ldr	r3, [pc, #244]	; (80030b0 <xQueueReceive+0x1bc>)
 8002fbc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002fc0:	601a      	str	r2, [r3, #0]
 8002fc2:	f3bf 8f4f 	dsb	sy
 8002fc6:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8002fca:	f001 fd9b 	bl	8004b04 <vPortExitCritical>
				return pdPASS;
 8002fce:	2301      	movs	r3, #1
 8002fd0:	e069      	b.n	80030a6 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d103      	bne.n	8002fe0 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002fd8:	f001 fd94 	bl	8004b04 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8002fdc:	2300      	movs	r3, #0
 8002fde:	e062      	b.n	80030a6 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002fe0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d106      	bne.n	8002ff4 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002fe6:	f107 0310 	add.w	r3, r7, #16
 8002fea:	4618      	mov	r0, r3
 8002fec:	f000 fe42 	bl	8003c74 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002ff0:	2301      	movs	r3, #1
 8002ff2:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002ff4:	f001 fd86 	bl	8004b04 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002ff8:	f000 fbae 	bl	8003758 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002ffc:	f001 fd52 	bl	8004aa4 <vPortEnterCritical>
 8003000:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003002:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003006:	b25b      	sxtb	r3, r3
 8003008:	f1b3 3fff 	cmp.w	r3, #4294967295
 800300c:	d103      	bne.n	8003016 <xQueueReceive+0x122>
 800300e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003010:	2200      	movs	r2, #0
 8003012:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003016:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003018:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800301c:	b25b      	sxtb	r3, r3
 800301e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003022:	d103      	bne.n	800302c <xQueueReceive+0x138>
 8003024:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003026:	2200      	movs	r2, #0
 8003028:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800302c:	f001 fd6a 	bl	8004b04 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003030:	1d3a      	adds	r2, r7, #4
 8003032:	f107 0310 	add.w	r3, r7, #16
 8003036:	4611      	mov	r1, r2
 8003038:	4618      	mov	r0, r3
 800303a:	f000 fe31 	bl	8003ca0 <xTaskCheckForTimeOut>
 800303e:	4603      	mov	r3, r0
 8003040:	2b00      	cmp	r3, #0
 8003042:	d123      	bne.n	800308c <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003044:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003046:	f000 f917 	bl	8003278 <prvIsQueueEmpty>
 800304a:	4603      	mov	r3, r0
 800304c:	2b00      	cmp	r3, #0
 800304e:	d017      	beq.n	8003080 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003050:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003052:	3324      	adds	r3, #36	; 0x24
 8003054:	687a      	ldr	r2, [r7, #4]
 8003056:	4611      	mov	r1, r2
 8003058:	4618      	mov	r0, r3
 800305a:	f000 fd57 	bl	8003b0c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800305e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003060:	f000 f8b8 	bl	80031d4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8003064:	f000 fb86 	bl	8003774 <xTaskResumeAll>
 8003068:	4603      	mov	r3, r0
 800306a:	2b00      	cmp	r3, #0
 800306c:	d189      	bne.n	8002f82 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800306e:	4b10      	ldr	r3, [pc, #64]	; (80030b0 <xQueueReceive+0x1bc>)
 8003070:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003074:	601a      	str	r2, [r3, #0]
 8003076:	f3bf 8f4f 	dsb	sy
 800307a:	f3bf 8f6f 	isb	sy
 800307e:	e780      	b.n	8002f82 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8003080:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003082:	f000 f8a7 	bl	80031d4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003086:	f000 fb75 	bl	8003774 <xTaskResumeAll>
 800308a:	e77a      	b.n	8002f82 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800308c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800308e:	f000 f8a1 	bl	80031d4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003092:	f000 fb6f 	bl	8003774 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003096:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003098:	f000 f8ee 	bl	8003278 <prvIsQueueEmpty>
 800309c:	4603      	mov	r3, r0
 800309e:	2b00      	cmp	r3, #0
 80030a0:	f43f af6f 	beq.w	8002f82 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80030a4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80030a6:	4618      	mov	r0, r3
 80030a8:	3730      	adds	r7, #48	; 0x30
 80030aa:	46bd      	mov	sp, r7
 80030ac:	bd80      	pop	{r7, pc}
 80030ae:	bf00      	nop
 80030b0:	e000ed04 	.word	0xe000ed04

080030b4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80030b4:	b580      	push	{r7, lr}
 80030b6:	b086      	sub	sp, #24
 80030b8:	af00      	add	r7, sp, #0
 80030ba:	60f8      	str	r0, [r7, #12]
 80030bc:	60b9      	str	r1, [r7, #8]
 80030be:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80030c0:	2300      	movs	r3, #0
 80030c2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030c8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d10d      	bne.n	80030ee <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d14d      	bne.n	8003176 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	689b      	ldr	r3, [r3, #8]
 80030de:	4618      	mov	r0, r3
 80030e0:	f000 ff44 	bl	8003f6c <xTaskPriorityDisinherit>
 80030e4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	2200      	movs	r2, #0
 80030ea:	609a      	str	r2, [r3, #8]
 80030ec:	e043      	b.n	8003176 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d119      	bne.n	8003128 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	6858      	ldr	r0, [r3, #4]
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030fc:	461a      	mov	r2, r3
 80030fe:	68b9      	ldr	r1, [r7, #8]
 8003100:	f002 f808 	bl	8005114 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	685a      	ldr	r2, [r3, #4]
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800310c:	441a      	add	r2, r3
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	685a      	ldr	r2, [r3, #4]
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	689b      	ldr	r3, [r3, #8]
 800311a:	429a      	cmp	r2, r3
 800311c:	d32b      	bcc.n	8003176 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	681a      	ldr	r2, [r3, #0]
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	605a      	str	r2, [r3, #4]
 8003126:	e026      	b.n	8003176 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	68d8      	ldr	r0, [r3, #12]
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003130:	461a      	mov	r2, r3
 8003132:	68b9      	ldr	r1, [r7, #8]
 8003134:	f001 ffee 	bl	8005114 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	68da      	ldr	r2, [r3, #12]
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003140:	425b      	negs	r3, r3
 8003142:	441a      	add	r2, r3
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	68da      	ldr	r2, [r3, #12]
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	429a      	cmp	r2, r3
 8003152:	d207      	bcs.n	8003164 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	689a      	ldr	r2, [r3, #8]
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800315c:	425b      	negs	r3, r3
 800315e:	441a      	add	r2, r3
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	2b02      	cmp	r3, #2
 8003168:	d105      	bne.n	8003176 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800316a:	693b      	ldr	r3, [r7, #16]
 800316c:	2b00      	cmp	r3, #0
 800316e:	d002      	beq.n	8003176 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8003170:	693b      	ldr	r3, [r7, #16]
 8003172:	3b01      	subs	r3, #1
 8003174:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8003176:	693b      	ldr	r3, [r7, #16]
 8003178:	1c5a      	adds	r2, r3, #1
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800317e:	697b      	ldr	r3, [r7, #20]
}
 8003180:	4618      	mov	r0, r3
 8003182:	3718      	adds	r7, #24
 8003184:	46bd      	mov	sp, r7
 8003186:	bd80      	pop	{r7, pc}

08003188 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8003188:	b580      	push	{r7, lr}
 800318a:	b082      	sub	sp, #8
 800318c:	af00      	add	r7, sp, #0
 800318e:	6078      	str	r0, [r7, #4]
 8003190:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003196:	2b00      	cmp	r3, #0
 8003198:	d018      	beq.n	80031cc <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	68da      	ldr	r2, [r3, #12]
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031a2:	441a      	add	r2, r3
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	68da      	ldr	r2, [r3, #12]
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	689b      	ldr	r3, [r3, #8]
 80031b0:	429a      	cmp	r2, r3
 80031b2:	d303      	bcc.n	80031bc <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681a      	ldr	r2, [r3, #0]
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	68d9      	ldr	r1, [r3, #12]
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031c4:	461a      	mov	r2, r3
 80031c6:	6838      	ldr	r0, [r7, #0]
 80031c8:	f001 ffa4 	bl	8005114 <memcpy>
	}
}
 80031cc:	bf00      	nop
 80031ce:	3708      	adds	r7, #8
 80031d0:	46bd      	mov	sp, r7
 80031d2:	bd80      	pop	{r7, pc}

080031d4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80031d4:	b580      	push	{r7, lr}
 80031d6:	b084      	sub	sp, #16
 80031d8:	af00      	add	r7, sp, #0
 80031da:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80031dc:	f001 fc62 	bl	8004aa4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80031e6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80031e8:	e011      	b.n	800320e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d012      	beq.n	8003218 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	3324      	adds	r3, #36	; 0x24
 80031f6:	4618      	mov	r0, r3
 80031f8:	f000 fcd8 	bl	8003bac <xTaskRemoveFromEventList>
 80031fc:	4603      	mov	r3, r0
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d001      	beq.n	8003206 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8003202:	f000 fdaf 	bl	8003d64 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8003206:	7bfb      	ldrb	r3, [r7, #15]
 8003208:	3b01      	subs	r3, #1
 800320a:	b2db      	uxtb	r3, r3
 800320c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800320e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003212:	2b00      	cmp	r3, #0
 8003214:	dce9      	bgt.n	80031ea <prvUnlockQueue+0x16>
 8003216:	e000      	b.n	800321a <prvUnlockQueue+0x46>
					break;
 8003218:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	22ff      	movs	r2, #255	; 0xff
 800321e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8003222:	f001 fc6f 	bl	8004b04 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8003226:	f001 fc3d 	bl	8004aa4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003230:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003232:	e011      	b.n	8003258 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	691b      	ldr	r3, [r3, #16]
 8003238:	2b00      	cmp	r3, #0
 800323a:	d012      	beq.n	8003262 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	3310      	adds	r3, #16
 8003240:	4618      	mov	r0, r3
 8003242:	f000 fcb3 	bl	8003bac <xTaskRemoveFromEventList>
 8003246:	4603      	mov	r3, r0
 8003248:	2b00      	cmp	r3, #0
 800324a:	d001      	beq.n	8003250 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800324c:	f000 fd8a 	bl	8003d64 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8003250:	7bbb      	ldrb	r3, [r7, #14]
 8003252:	3b01      	subs	r3, #1
 8003254:	b2db      	uxtb	r3, r3
 8003256:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003258:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800325c:	2b00      	cmp	r3, #0
 800325e:	dce9      	bgt.n	8003234 <prvUnlockQueue+0x60>
 8003260:	e000      	b.n	8003264 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8003262:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	22ff      	movs	r2, #255	; 0xff
 8003268:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800326c:	f001 fc4a 	bl	8004b04 <vPortExitCritical>
}
 8003270:	bf00      	nop
 8003272:	3710      	adds	r7, #16
 8003274:	46bd      	mov	sp, r7
 8003276:	bd80      	pop	{r7, pc}

08003278 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8003278:	b580      	push	{r7, lr}
 800327a:	b084      	sub	sp, #16
 800327c:	af00      	add	r7, sp, #0
 800327e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003280:	f001 fc10 	bl	8004aa4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003288:	2b00      	cmp	r3, #0
 800328a:	d102      	bne.n	8003292 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800328c:	2301      	movs	r3, #1
 800328e:	60fb      	str	r3, [r7, #12]
 8003290:	e001      	b.n	8003296 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8003292:	2300      	movs	r3, #0
 8003294:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003296:	f001 fc35 	bl	8004b04 <vPortExitCritical>

	return xReturn;
 800329a:	68fb      	ldr	r3, [r7, #12]
}
 800329c:	4618      	mov	r0, r3
 800329e:	3710      	adds	r7, #16
 80032a0:	46bd      	mov	sp, r7
 80032a2:	bd80      	pop	{r7, pc}

080032a4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80032a4:	b580      	push	{r7, lr}
 80032a6:	b084      	sub	sp, #16
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80032ac:	f001 fbfa 	bl	8004aa4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80032b8:	429a      	cmp	r2, r3
 80032ba:	d102      	bne.n	80032c2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80032bc:	2301      	movs	r3, #1
 80032be:	60fb      	str	r3, [r7, #12]
 80032c0:	e001      	b.n	80032c6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80032c2:	2300      	movs	r3, #0
 80032c4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80032c6:	f001 fc1d 	bl	8004b04 <vPortExitCritical>

	return xReturn;
 80032ca:	68fb      	ldr	r3, [r7, #12]
}
 80032cc:	4618      	mov	r0, r3
 80032ce:	3710      	adds	r7, #16
 80032d0:	46bd      	mov	sp, r7
 80032d2:	bd80      	pop	{r7, pc}

080032d4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80032d4:	b480      	push	{r7}
 80032d6:	b085      	sub	sp, #20
 80032d8:	af00      	add	r7, sp, #0
 80032da:	6078      	str	r0, [r7, #4]
 80032dc:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80032de:	2300      	movs	r3, #0
 80032e0:	60fb      	str	r3, [r7, #12]
 80032e2:	e014      	b.n	800330e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80032e4:	4a0f      	ldr	r2, [pc, #60]	; (8003324 <vQueueAddToRegistry+0x50>)
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d10b      	bne.n	8003308 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80032f0:	490c      	ldr	r1, [pc, #48]	; (8003324 <vQueueAddToRegistry+0x50>)
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	683a      	ldr	r2, [r7, #0]
 80032f6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80032fa:	4a0a      	ldr	r2, [pc, #40]	; (8003324 <vQueueAddToRegistry+0x50>)
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	00db      	lsls	r3, r3, #3
 8003300:	4413      	add	r3, r2
 8003302:	687a      	ldr	r2, [r7, #4]
 8003304:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8003306:	e006      	b.n	8003316 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	3301      	adds	r3, #1
 800330c:	60fb      	str	r3, [r7, #12]
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	2b07      	cmp	r3, #7
 8003312:	d9e7      	bls.n	80032e4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8003314:	bf00      	nop
 8003316:	bf00      	nop
 8003318:	3714      	adds	r7, #20
 800331a:	46bd      	mov	sp, r7
 800331c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003320:	4770      	bx	lr
 8003322:	bf00      	nop
 8003324:	2000089c 	.word	0x2000089c

08003328 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003328:	b580      	push	{r7, lr}
 800332a:	b086      	sub	sp, #24
 800332c:	af00      	add	r7, sp, #0
 800332e:	60f8      	str	r0, [r7, #12]
 8003330:	60b9      	str	r1, [r7, #8]
 8003332:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8003338:	f001 fbb4 	bl	8004aa4 <vPortEnterCritical>
 800333c:	697b      	ldr	r3, [r7, #20]
 800333e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003342:	b25b      	sxtb	r3, r3
 8003344:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003348:	d103      	bne.n	8003352 <vQueueWaitForMessageRestricted+0x2a>
 800334a:	697b      	ldr	r3, [r7, #20]
 800334c:	2200      	movs	r2, #0
 800334e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003352:	697b      	ldr	r3, [r7, #20]
 8003354:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003358:	b25b      	sxtb	r3, r3
 800335a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800335e:	d103      	bne.n	8003368 <vQueueWaitForMessageRestricted+0x40>
 8003360:	697b      	ldr	r3, [r7, #20]
 8003362:	2200      	movs	r2, #0
 8003364:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003368:	f001 fbcc 	bl	8004b04 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800336c:	697b      	ldr	r3, [r7, #20]
 800336e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003370:	2b00      	cmp	r3, #0
 8003372:	d106      	bne.n	8003382 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8003374:	697b      	ldr	r3, [r7, #20]
 8003376:	3324      	adds	r3, #36	; 0x24
 8003378:	687a      	ldr	r2, [r7, #4]
 800337a:	68b9      	ldr	r1, [r7, #8]
 800337c:	4618      	mov	r0, r3
 800337e:	f000 fbe9 	bl	8003b54 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8003382:	6978      	ldr	r0, [r7, #20]
 8003384:	f7ff ff26 	bl	80031d4 <prvUnlockQueue>
	}
 8003388:	bf00      	nop
 800338a:	3718      	adds	r7, #24
 800338c:	46bd      	mov	sp, r7
 800338e:	bd80      	pop	{r7, pc}

08003390 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8003390:	b580      	push	{r7, lr}
 8003392:	b08e      	sub	sp, #56	; 0x38
 8003394:	af04      	add	r7, sp, #16
 8003396:	60f8      	str	r0, [r7, #12]
 8003398:	60b9      	str	r1, [r7, #8]
 800339a:	607a      	str	r2, [r7, #4]
 800339c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800339e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d10a      	bne.n	80033ba <xTaskCreateStatic+0x2a>
	__asm volatile
 80033a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033a8:	f383 8811 	msr	BASEPRI, r3
 80033ac:	f3bf 8f6f 	isb	sy
 80033b0:	f3bf 8f4f 	dsb	sy
 80033b4:	623b      	str	r3, [r7, #32]
}
 80033b6:	bf00      	nop
 80033b8:	e7fe      	b.n	80033b8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80033ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d10a      	bne.n	80033d6 <xTaskCreateStatic+0x46>
	__asm volatile
 80033c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033c4:	f383 8811 	msr	BASEPRI, r3
 80033c8:	f3bf 8f6f 	isb	sy
 80033cc:	f3bf 8f4f 	dsb	sy
 80033d0:	61fb      	str	r3, [r7, #28]
}
 80033d2:	bf00      	nop
 80033d4:	e7fe      	b.n	80033d4 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80033d6:	23bc      	movs	r3, #188	; 0xbc
 80033d8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80033da:	693b      	ldr	r3, [r7, #16]
 80033dc:	2bbc      	cmp	r3, #188	; 0xbc
 80033de:	d00a      	beq.n	80033f6 <xTaskCreateStatic+0x66>
	__asm volatile
 80033e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033e4:	f383 8811 	msr	BASEPRI, r3
 80033e8:	f3bf 8f6f 	isb	sy
 80033ec:	f3bf 8f4f 	dsb	sy
 80033f0:	61bb      	str	r3, [r7, #24]
}
 80033f2:	bf00      	nop
 80033f4:	e7fe      	b.n	80033f4 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80033f6:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80033f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d01e      	beq.n	800343c <xTaskCreateStatic+0xac>
 80033fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003400:	2b00      	cmp	r3, #0
 8003402:	d01b      	beq.n	800343c <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003404:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003406:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8003408:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800340a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800340c:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800340e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003410:	2202      	movs	r2, #2
 8003412:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8003416:	2300      	movs	r3, #0
 8003418:	9303      	str	r3, [sp, #12]
 800341a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800341c:	9302      	str	r3, [sp, #8]
 800341e:	f107 0314 	add.w	r3, r7, #20
 8003422:	9301      	str	r3, [sp, #4]
 8003424:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003426:	9300      	str	r3, [sp, #0]
 8003428:	683b      	ldr	r3, [r7, #0]
 800342a:	687a      	ldr	r2, [r7, #4]
 800342c:	68b9      	ldr	r1, [r7, #8]
 800342e:	68f8      	ldr	r0, [r7, #12]
 8003430:	f000 f80c 	bl	800344c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003434:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003436:	f000 f8af 	bl	8003598 <prvAddNewTaskToReadyList>
 800343a:	e001      	b.n	8003440 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800343c:	2300      	movs	r3, #0
 800343e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8003440:	697b      	ldr	r3, [r7, #20]
	}
 8003442:	4618      	mov	r0, r3
 8003444:	3728      	adds	r7, #40	; 0x28
 8003446:	46bd      	mov	sp, r7
 8003448:	bd80      	pop	{r7, pc}
	...

0800344c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800344c:	b580      	push	{r7, lr}
 800344e:	b088      	sub	sp, #32
 8003450:	af00      	add	r7, sp, #0
 8003452:	60f8      	str	r0, [r7, #12]
 8003454:	60b9      	str	r1, [r7, #8]
 8003456:	607a      	str	r2, [r7, #4]
 8003458:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800345a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800345c:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	009b      	lsls	r3, r3, #2
 8003462:	461a      	mov	r2, r3
 8003464:	21a5      	movs	r1, #165	; 0xa5
 8003466:	f001 fe63 	bl	8005130 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800346a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800346c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003474:	3b01      	subs	r3, #1
 8003476:	009b      	lsls	r3, r3, #2
 8003478:	4413      	add	r3, r2
 800347a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800347c:	69bb      	ldr	r3, [r7, #24]
 800347e:	f023 0307 	bic.w	r3, r3, #7
 8003482:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003484:	69bb      	ldr	r3, [r7, #24]
 8003486:	f003 0307 	and.w	r3, r3, #7
 800348a:	2b00      	cmp	r3, #0
 800348c:	d00a      	beq.n	80034a4 <prvInitialiseNewTask+0x58>
	__asm volatile
 800348e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003492:	f383 8811 	msr	BASEPRI, r3
 8003496:	f3bf 8f6f 	isb	sy
 800349a:	f3bf 8f4f 	dsb	sy
 800349e:	617b      	str	r3, [r7, #20]
}
 80034a0:	bf00      	nop
 80034a2:	e7fe      	b.n	80034a2 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80034a4:	68bb      	ldr	r3, [r7, #8]
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d01f      	beq.n	80034ea <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80034aa:	2300      	movs	r3, #0
 80034ac:	61fb      	str	r3, [r7, #28]
 80034ae:	e012      	b.n	80034d6 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80034b0:	68ba      	ldr	r2, [r7, #8]
 80034b2:	69fb      	ldr	r3, [r7, #28]
 80034b4:	4413      	add	r3, r2
 80034b6:	7819      	ldrb	r1, [r3, #0]
 80034b8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80034ba:	69fb      	ldr	r3, [r7, #28]
 80034bc:	4413      	add	r3, r2
 80034be:	3334      	adds	r3, #52	; 0x34
 80034c0:	460a      	mov	r2, r1
 80034c2:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80034c4:	68ba      	ldr	r2, [r7, #8]
 80034c6:	69fb      	ldr	r3, [r7, #28]
 80034c8:	4413      	add	r3, r2
 80034ca:	781b      	ldrb	r3, [r3, #0]
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d006      	beq.n	80034de <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80034d0:	69fb      	ldr	r3, [r7, #28]
 80034d2:	3301      	adds	r3, #1
 80034d4:	61fb      	str	r3, [r7, #28]
 80034d6:	69fb      	ldr	r3, [r7, #28]
 80034d8:	2b0f      	cmp	r3, #15
 80034da:	d9e9      	bls.n	80034b0 <prvInitialiseNewTask+0x64>
 80034dc:	e000      	b.n	80034e0 <prvInitialiseNewTask+0x94>
			{
				break;
 80034de:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80034e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034e2:	2200      	movs	r2, #0
 80034e4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80034e8:	e003      	b.n	80034f2 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80034ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034ec:	2200      	movs	r2, #0
 80034ee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80034f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80034f4:	2b37      	cmp	r3, #55	; 0x37
 80034f6:	d901      	bls.n	80034fc <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80034f8:	2337      	movs	r3, #55	; 0x37
 80034fa:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80034fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034fe:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003500:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8003502:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003504:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003506:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8003508:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800350a:	2200      	movs	r2, #0
 800350c:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800350e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003510:	3304      	adds	r3, #4
 8003512:	4618      	mov	r0, r3
 8003514:	f7ff f9bc 	bl	8002890 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003518:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800351a:	3318      	adds	r3, #24
 800351c:	4618      	mov	r0, r3
 800351e:	f7ff f9b7 	bl	8002890 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003522:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003524:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003526:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003528:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800352a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800352e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003530:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003532:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003534:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003536:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003538:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800353a:	2200      	movs	r2, #0
 800353c:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003540:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003542:	2200      	movs	r2, #0
 8003544:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8003548:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800354a:	3354      	adds	r3, #84	; 0x54
 800354c:	2260      	movs	r2, #96	; 0x60
 800354e:	2100      	movs	r1, #0
 8003550:	4618      	mov	r0, r3
 8003552:	f001 fded 	bl	8005130 <memset>
 8003556:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003558:	4a0c      	ldr	r2, [pc, #48]	; (800358c <prvInitialiseNewTask+0x140>)
 800355a:	659a      	str	r2, [r3, #88]	; 0x58
 800355c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800355e:	4a0c      	ldr	r2, [pc, #48]	; (8003590 <prvInitialiseNewTask+0x144>)
 8003560:	65da      	str	r2, [r3, #92]	; 0x5c
 8003562:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003564:	4a0b      	ldr	r2, [pc, #44]	; (8003594 <prvInitialiseNewTask+0x148>)
 8003566:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003568:	683a      	ldr	r2, [r7, #0]
 800356a:	68f9      	ldr	r1, [r7, #12]
 800356c:	69b8      	ldr	r0, [r7, #24]
 800356e:	f001 f969 	bl	8004844 <pxPortInitialiseStack>
 8003572:	4602      	mov	r2, r0
 8003574:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003576:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8003578:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800357a:	2b00      	cmp	r3, #0
 800357c:	d002      	beq.n	8003584 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800357e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003580:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003582:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003584:	bf00      	nop
 8003586:	3720      	adds	r7, #32
 8003588:	46bd      	mov	sp, r7
 800358a:	bd80      	pop	{r7, pc}
 800358c:	08005ba8 	.word	0x08005ba8
 8003590:	08005bc8 	.word	0x08005bc8
 8003594:	08005b88 	.word	0x08005b88

08003598 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003598:	b580      	push	{r7, lr}
 800359a:	b082      	sub	sp, #8
 800359c:	af00      	add	r7, sp, #0
 800359e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80035a0:	f001 fa80 	bl	8004aa4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80035a4:	4b2d      	ldr	r3, [pc, #180]	; (800365c <prvAddNewTaskToReadyList+0xc4>)
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	3301      	adds	r3, #1
 80035aa:	4a2c      	ldr	r2, [pc, #176]	; (800365c <prvAddNewTaskToReadyList+0xc4>)
 80035ac:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80035ae:	4b2c      	ldr	r3, [pc, #176]	; (8003660 <prvAddNewTaskToReadyList+0xc8>)
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d109      	bne.n	80035ca <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80035b6:	4a2a      	ldr	r2, [pc, #168]	; (8003660 <prvAddNewTaskToReadyList+0xc8>)
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80035bc:	4b27      	ldr	r3, [pc, #156]	; (800365c <prvAddNewTaskToReadyList+0xc4>)
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	2b01      	cmp	r3, #1
 80035c2:	d110      	bne.n	80035e6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80035c4:	f000 fbf2 	bl	8003dac <prvInitialiseTaskLists>
 80035c8:	e00d      	b.n	80035e6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80035ca:	4b26      	ldr	r3, [pc, #152]	; (8003664 <prvAddNewTaskToReadyList+0xcc>)
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d109      	bne.n	80035e6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80035d2:	4b23      	ldr	r3, [pc, #140]	; (8003660 <prvAddNewTaskToReadyList+0xc8>)
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035dc:	429a      	cmp	r2, r3
 80035de:	d802      	bhi.n	80035e6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80035e0:	4a1f      	ldr	r2, [pc, #124]	; (8003660 <prvAddNewTaskToReadyList+0xc8>)
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80035e6:	4b20      	ldr	r3, [pc, #128]	; (8003668 <prvAddNewTaskToReadyList+0xd0>)
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	3301      	adds	r3, #1
 80035ec:	4a1e      	ldr	r2, [pc, #120]	; (8003668 <prvAddNewTaskToReadyList+0xd0>)
 80035ee:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80035f0:	4b1d      	ldr	r3, [pc, #116]	; (8003668 <prvAddNewTaskToReadyList+0xd0>)
 80035f2:	681a      	ldr	r2, [r3, #0]
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80035fc:	4b1b      	ldr	r3, [pc, #108]	; (800366c <prvAddNewTaskToReadyList+0xd4>)
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	429a      	cmp	r2, r3
 8003602:	d903      	bls.n	800360c <prvAddNewTaskToReadyList+0x74>
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003608:	4a18      	ldr	r2, [pc, #96]	; (800366c <prvAddNewTaskToReadyList+0xd4>)
 800360a:	6013      	str	r3, [r2, #0]
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003610:	4613      	mov	r3, r2
 8003612:	009b      	lsls	r3, r3, #2
 8003614:	4413      	add	r3, r2
 8003616:	009b      	lsls	r3, r3, #2
 8003618:	4a15      	ldr	r2, [pc, #84]	; (8003670 <prvAddNewTaskToReadyList+0xd8>)
 800361a:	441a      	add	r2, r3
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	3304      	adds	r3, #4
 8003620:	4619      	mov	r1, r3
 8003622:	4610      	mov	r0, r2
 8003624:	f7ff f941 	bl	80028aa <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8003628:	f001 fa6c 	bl	8004b04 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800362c:	4b0d      	ldr	r3, [pc, #52]	; (8003664 <prvAddNewTaskToReadyList+0xcc>)
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	2b00      	cmp	r3, #0
 8003632:	d00e      	beq.n	8003652 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003634:	4b0a      	ldr	r3, [pc, #40]	; (8003660 <prvAddNewTaskToReadyList+0xc8>)
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800363e:	429a      	cmp	r2, r3
 8003640:	d207      	bcs.n	8003652 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8003642:	4b0c      	ldr	r3, [pc, #48]	; (8003674 <prvAddNewTaskToReadyList+0xdc>)
 8003644:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003648:	601a      	str	r2, [r3, #0]
 800364a:	f3bf 8f4f 	dsb	sy
 800364e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003652:	bf00      	nop
 8003654:	3708      	adds	r7, #8
 8003656:	46bd      	mov	sp, r7
 8003658:	bd80      	pop	{r7, pc}
 800365a:	bf00      	nop
 800365c:	20000db0 	.word	0x20000db0
 8003660:	200008dc 	.word	0x200008dc
 8003664:	20000dbc 	.word	0x20000dbc
 8003668:	20000dcc 	.word	0x20000dcc
 800366c:	20000db8 	.word	0x20000db8
 8003670:	200008e0 	.word	0x200008e0
 8003674:	e000ed04 	.word	0xe000ed04

08003678 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003678:	b580      	push	{r7, lr}
 800367a:	b08a      	sub	sp, #40	; 0x28
 800367c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800367e:	2300      	movs	r3, #0
 8003680:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8003682:	2300      	movs	r3, #0
 8003684:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8003686:	463a      	mov	r2, r7
 8003688:	1d39      	adds	r1, r7, #4
 800368a:	f107 0308 	add.w	r3, r7, #8
 800368e:	4618      	mov	r0, r3
 8003690:	f7ff f8aa 	bl	80027e8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8003694:	6839      	ldr	r1, [r7, #0]
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	68ba      	ldr	r2, [r7, #8]
 800369a:	9202      	str	r2, [sp, #8]
 800369c:	9301      	str	r3, [sp, #4]
 800369e:	2300      	movs	r3, #0
 80036a0:	9300      	str	r3, [sp, #0]
 80036a2:	2300      	movs	r3, #0
 80036a4:	460a      	mov	r2, r1
 80036a6:	4924      	ldr	r1, [pc, #144]	; (8003738 <vTaskStartScheduler+0xc0>)
 80036a8:	4824      	ldr	r0, [pc, #144]	; (800373c <vTaskStartScheduler+0xc4>)
 80036aa:	f7ff fe71 	bl	8003390 <xTaskCreateStatic>
 80036ae:	4603      	mov	r3, r0
 80036b0:	4a23      	ldr	r2, [pc, #140]	; (8003740 <vTaskStartScheduler+0xc8>)
 80036b2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80036b4:	4b22      	ldr	r3, [pc, #136]	; (8003740 <vTaskStartScheduler+0xc8>)
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d002      	beq.n	80036c2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80036bc:	2301      	movs	r3, #1
 80036be:	617b      	str	r3, [r7, #20]
 80036c0:	e001      	b.n	80036c6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80036c2:	2300      	movs	r3, #0
 80036c4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80036c6:	697b      	ldr	r3, [r7, #20]
 80036c8:	2b01      	cmp	r3, #1
 80036ca:	d102      	bne.n	80036d2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80036cc:	f000 fd10 	bl	80040f0 <xTimerCreateTimerTask>
 80036d0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80036d2:	697b      	ldr	r3, [r7, #20]
 80036d4:	2b01      	cmp	r3, #1
 80036d6:	d11b      	bne.n	8003710 <vTaskStartScheduler+0x98>
	__asm volatile
 80036d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036dc:	f383 8811 	msr	BASEPRI, r3
 80036e0:	f3bf 8f6f 	isb	sy
 80036e4:	f3bf 8f4f 	dsb	sy
 80036e8:	613b      	str	r3, [r7, #16]
}
 80036ea:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80036ec:	4b15      	ldr	r3, [pc, #84]	; (8003744 <vTaskStartScheduler+0xcc>)
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	3354      	adds	r3, #84	; 0x54
 80036f2:	4a15      	ldr	r2, [pc, #84]	; (8003748 <vTaskStartScheduler+0xd0>)
 80036f4:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80036f6:	4b15      	ldr	r3, [pc, #84]	; (800374c <vTaskStartScheduler+0xd4>)
 80036f8:	f04f 32ff 	mov.w	r2, #4294967295
 80036fc:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80036fe:	4b14      	ldr	r3, [pc, #80]	; (8003750 <vTaskStartScheduler+0xd8>)
 8003700:	2201      	movs	r2, #1
 8003702:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003704:	4b13      	ldr	r3, [pc, #76]	; (8003754 <vTaskStartScheduler+0xdc>)
 8003706:	2200      	movs	r2, #0
 8003708:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800370a:	f001 f929 	bl	8004960 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800370e:	e00e      	b.n	800372e <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003710:	697b      	ldr	r3, [r7, #20]
 8003712:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003716:	d10a      	bne.n	800372e <vTaskStartScheduler+0xb6>
	__asm volatile
 8003718:	f04f 0350 	mov.w	r3, #80	; 0x50
 800371c:	f383 8811 	msr	BASEPRI, r3
 8003720:	f3bf 8f6f 	isb	sy
 8003724:	f3bf 8f4f 	dsb	sy
 8003728:	60fb      	str	r3, [r7, #12]
}
 800372a:	bf00      	nop
 800372c:	e7fe      	b.n	800372c <vTaskStartScheduler+0xb4>
}
 800372e:	bf00      	nop
 8003730:	3718      	adds	r7, #24
 8003732:	46bd      	mov	sp, r7
 8003734:	bd80      	pop	{r7, pc}
 8003736:	bf00      	nop
 8003738:	08005b58 	.word	0x08005b58
 800373c:	08003d7d 	.word	0x08003d7d
 8003740:	20000dd4 	.word	0x20000dd4
 8003744:	200008dc 	.word	0x200008dc
 8003748:	20000010 	.word	0x20000010
 800374c:	20000dd0 	.word	0x20000dd0
 8003750:	20000dbc 	.word	0x20000dbc
 8003754:	20000db4 	.word	0x20000db4

08003758 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003758:	b480      	push	{r7}
 800375a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800375c:	4b04      	ldr	r3, [pc, #16]	; (8003770 <vTaskSuspendAll+0x18>)
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	3301      	adds	r3, #1
 8003762:	4a03      	ldr	r2, [pc, #12]	; (8003770 <vTaskSuspendAll+0x18>)
 8003764:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8003766:	bf00      	nop
 8003768:	46bd      	mov	sp, r7
 800376a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800376e:	4770      	bx	lr
 8003770:	20000dd8 	.word	0x20000dd8

08003774 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003774:	b580      	push	{r7, lr}
 8003776:	b084      	sub	sp, #16
 8003778:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800377a:	2300      	movs	r3, #0
 800377c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800377e:	2300      	movs	r3, #0
 8003780:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8003782:	4b42      	ldr	r3, [pc, #264]	; (800388c <xTaskResumeAll+0x118>)
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	2b00      	cmp	r3, #0
 8003788:	d10a      	bne.n	80037a0 <xTaskResumeAll+0x2c>
	__asm volatile
 800378a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800378e:	f383 8811 	msr	BASEPRI, r3
 8003792:	f3bf 8f6f 	isb	sy
 8003796:	f3bf 8f4f 	dsb	sy
 800379a:	603b      	str	r3, [r7, #0]
}
 800379c:	bf00      	nop
 800379e:	e7fe      	b.n	800379e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80037a0:	f001 f980 	bl	8004aa4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80037a4:	4b39      	ldr	r3, [pc, #228]	; (800388c <xTaskResumeAll+0x118>)
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	3b01      	subs	r3, #1
 80037aa:	4a38      	ldr	r2, [pc, #224]	; (800388c <xTaskResumeAll+0x118>)
 80037ac:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80037ae:	4b37      	ldr	r3, [pc, #220]	; (800388c <xTaskResumeAll+0x118>)
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d162      	bne.n	800387c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80037b6:	4b36      	ldr	r3, [pc, #216]	; (8003890 <xTaskResumeAll+0x11c>)
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d05e      	beq.n	800387c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80037be:	e02f      	b.n	8003820 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80037c0:	4b34      	ldr	r3, [pc, #208]	; (8003894 <xTaskResumeAll+0x120>)
 80037c2:	68db      	ldr	r3, [r3, #12]
 80037c4:	68db      	ldr	r3, [r3, #12]
 80037c6:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	3318      	adds	r3, #24
 80037cc:	4618      	mov	r0, r3
 80037ce:	f7ff f8c9 	bl	8002964 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	3304      	adds	r3, #4
 80037d6:	4618      	mov	r0, r3
 80037d8:	f7ff f8c4 	bl	8002964 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80037e0:	4b2d      	ldr	r3, [pc, #180]	; (8003898 <xTaskResumeAll+0x124>)
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	429a      	cmp	r2, r3
 80037e6:	d903      	bls.n	80037f0 <xTaskResumeAll+0x7c>
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037ec:	4a2a      	ldr	r2, [pc, #168]	; (8003898 <xTaskResumeAll+0x124>)
 80037ee:	6013      	str	r3, [r2, #0]
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80037f4:	4613      	mov	r3, r2
 80037f6:	009b      	lsls	r3, r3, #2
 80037f8:	4413      	add	r3, r2
 80037fa:	009b      	lsls	r3, r3, #2
 80037fc:	4a27      	ldr	r2, [pc, #156]	; (800389c <xTaskResumeAll+0x128>)
 80037fe:	441a      	add	r2, r3
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	3304      	adds	r3, #4
 8003804:	4619      	mov	r1, r3
 8003806:	4610      	mov	r0, r2
 8003808:	f7ff f84f 	bl	80028aa <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003810:	4b23      	ldr	r3, [pc, #140]	; (80038a0 <xTaskResumeAll+0x12c>)
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003816:	429a      	cmp	r2, r3
 8003818:	d302      	bcc.n	8003820 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800381a:	4b22      	ldr	r3, [pc, #136]	; (80038a4 <xTaskResumeAll+0x130>)
 800381c:	2201      	movs	r2, #1
 800381e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003820:	4b1c      	ldr	r3, [pc, #112]	; (8003894 <xTaskResumeAll+0x120>)
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	2b00      	cmp	r3, #0
 8003826:	d1cb      	bne.n	80037c0 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	2b00      	cmp	r3, #0
 800382c:	d001      	beq.n	8003832 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800382e:	f000 fb5f 	bl	8003ef0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8003832:	4b1d      	ldr	r3, [pc, #116]	; (80038a8 <xTaskResumeAll+0x134>)
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	2b00      	cmp	r3, #0
 800383c:	d010      	beq.n	8003860 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800383e:	f000 f847 	bl	80038d0 <xTaskIncrementTick>
 8003842:	4603      	mov	r3, r0
 8003844:	2b00      	cmp	r3, #0
 8003846:	d002      	beq.n	800384e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8003848:	4b16      	ldr	r3, [pc, #88]	; (80038a4 <xTaskResumeAll+0x130>)
 800384a:	2201      	movs	r2, #1
 800384c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	3b01      	subs	r3, #1
 8003852:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	2b00      	cmp	r3, #0
 8003858:	d1f1      	bne.n	800383e <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800385a:	4b13      	ldr	r3, [pc, #76]	; (80038a8 <xTaskResumeAll+0x134>)
 800385c:	2200      	movs	r2, #0
 800385e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8003860:	4b10      	ldr	r3, [pc, #64]	; (80038a4 <xTaskResumeAll+0x130>)
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	2b00      	cmp	r3, #0
 8003866:	d009      	beq.n	800387c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8003868:	2301      	movs	r3, #1
 800386a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800386c:	4b0f      	ldr	r3, [pc, #60]	; (80038ac <xTaskResumeAll+0x138>)
 800386e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003872:	601a      	str	r2, [r3, #0]
 8003874:	f3bf 8f4f 	dsb	sy
 8003878:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800387c:	f001 f942 	bl	8004b04 <vPortExitCritical>

	return xAlreadyYielded;
 8003880:	68bb      	ldr	r3, [r7, #8]
}
 8003882:	4618      	mov	r0, r3
 8003884:	3710      	adds	r7, #16
 8003886:	46bd      	mov	sp, r7
 8003888:	bd80      	pop	{r7, pc}
 800388a:	bf00      	nop
 800388c:	20000dd8 	.word	0x20000dd8
 8003890:	20000db0 	.word	0x20000db0
 8003894:	20000d70 	.word	0x20000d70
 8003898:	20000db8 	.word	0x20000db8
 800389c:	200008e0 	.word	0x200008e0
 80038a0:	200008dc 	.word	0x200008dc
 80038a4:	20000dc4 	.word	0x20000dc4
 80038a8:	20000dc0 	.word	0x20000dc0
 80038ac:	e000ed04 	.word	0xe000ed04

080038b0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80038b0:	b480      	push	{r7}
 80038b2:	b083      	sub	sp, #12
 80038b4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80038b6:	4b05      	ldr	r3, [pc, #20]	; (80038cc <xTaskGetTickCount+0x1c>)
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80038bc:	687b      	ldr	r3, [r7, #4]
}
 80038be:	4618      	mov	r0, r3
 80038c0:	370c      	adds	r7, #12
 80038c2:	46bd      	mov	sp, r7
 80038c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c8:	4770      	bx	lr
 80038ca:	bf00      	nop
 80038cc:	20000db4 	.word	0x20000db4

080038d0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80038d0:	b580      	push	{r7, lr}
 80038d2:	b086      	sub	sp, #24
 80038d4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80038d6:	2300      	movs	r3, #0
 80038d8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80038da:	4b4f      	ldr	r3, [pc, #316]	; (8003a18 <xTaskIncrementTick+0x148>)
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	2b00      	cmp	r3, #0
 80038e0:	f040 808f 	bne.w	8003a02 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80038e4:	4b4d      	ldr	r3, [pc, #308]	; (8003a1c <xTaskIncrementTick+0x14c>)
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	3301      	adds	r3, #1
 80038ea:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80038ec:	4a4b      	ldr	r2, [pc, #300]	; (8003a1c <xTaskIncrementTick+0x14c>)
 80038ee:	693b      	ldr	r3, [r7, #16]
 80038f0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80038f2:	693b      	ldr	r3, [r7, #16]
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d120      	bne.n	800393a <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80038f8:	4b49      	ldr	r3, [pc, #292]	; (8003a20 <xTaskIncrementTick+0x150>)
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d00a      	beq.n	8003918 <xTaskIncrementTick+0x48>
	__asm volatile
 8003902:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003906:	f383 8811 	msr	BASEPRI, r3
 800390a:	f3bf 8f6f 	isb	sy
 800390e:	f3bf 8f4f 	dsb	sy
 8003912:	603b      	str	r3, [r7, #0]
}
 8003914:	bf00      	nop
 8003916:	e7fe      	b.n	8003916 <xTaskIncrementTick+0x46>
 8003918:	4b41      	ldr	r3, [pc, #260]	; (8003a20 <xTaskIncrementTick+0x150>)
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	60fb      	str	r3, [r7, #12]
 800391e:	4b41      	ldr	r3, [pc, #260]	; (8003a24 <xTaskIncrementTick+0x154>)
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	4a3f      	ldr	r2, [pc, #252]	; (8003a20 <xTaskIncrementTick+0x150>)
 8003924:	6013      	str	r3, [r2, #0]
 8003926:	4a3f      	ldr	r2, [pc, #252]	; (8003a24 <xTaskIncrementTick+0x154>)
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	6013      	str	r3, [r2, #0]
 800392c:	4b3e      	ldr	r3, [pc, #248]	; (8003a28 <xTaskIncrementTick+0x158>)
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	3301      	adds	r3, #1
 8003932:	4a3d      	ldr	r2, [pc, #244]	; (8003a28 <xTaskIncrementTick+0x158>)
 8003934:	6013      	str	r3, [r2, #0]
 8003936:	f000 fadb 	bl	8003ef0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800393a:	4b3c      	ldr	r3, [pc, #240]	; (8003a2c <xTaskIncrementTick+0x15c>)
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	693a      	ldr	r2, [r7, #16]
 8003940:	429a      	cmp	r2, r3
 8003942:	d349      	bcc.n	80039d8 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003944:	4b36      	ldr	r3, [pc, #216]	; (8003a20 <xTaskIncrementTick+0x150>)
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	2b00      	cmp	r3, #0
 800394c:	d104      	bne.n	8003958 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800394e:	4b37      	ldr	r3, [pc, #220]	; (8003a2c <xTaskIncrementTick+0x15c>)
 8003950:	f04f 32ff 	mov.w	r2, #4294967295
 8003954:	601a      	str	r2, [r3, #0]
					break;
 8003956:	e03f      	b.n	80039d8 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003958:	4b31      	ldr	r3, [pc, #196]	; (8003a20 <xTaskIncrementTick+0x150>)
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	68db      	ldr	r3, [r3, #12]
 800395e:	68db      	ldr	r3, [r3, #12]
 8003960:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003962:	68bb      	ldr	r3, [r7, #8]
 8003964:	685b      	ldr	r3, [r3, #4]
 8003966:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8003968:	693a      	ldr	r2, [r7, #16]
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	429a      	cmp	r2, r3
 800396e:	d203      	bcs.n	8003978 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8003970:	4a2e      	ldr	r2, [pc, #184]	; (8003a2c <xTaskIncrementTick+0x15c>)
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8003976:	e02f      	b.n	80039d8 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003978:	68bb      	ldr	r3, [r7, #8]
 800397a:	3304      	adds	r3, #4
 800397c:	4618      	mov	r0, r3
 800397e:	f7fe fff1 	bl	8002964 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003982:	68bb      	ldr	r3, [r7, #8]
 8003984:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003986:	2b00      	cmp	r3, #0
 8003988:	d004      	beq.n	8003994 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800398a:	68bb      	ldr	r3, [r7, #8]
 800398c:	3318      	adds	r3, #24
 800398e:	4618      	mov	r0, r3
 8003990:	f7fe ffe8 	bl	8002964 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8003994:	68bb      	ldr	r3, [r7, #8]
 8003996:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003998:	4b25      	ldr	r3, [pc, #148]	; (8003a30 <xTaskIncrementTick+0x160>)
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	429a      	cmp	r2, r3
 800399e:	d903      	bls.n	80039a8 <xTaskIncrementTick+0xd8>
 80039a0:	68bb      	ldr	r3, [r7, #8]
 80039a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039a4:	4a22      	ldr	r2, [pc, #136]	; (8003a30 <xTaskIncrementTick+0x160>)
 80039a6:	6013      	str	r3, [r2, #0]
 80039a8:	68bb      	ldr	r3, [r7, #8]
 80039aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80039ac:	4613      	mov	r3, r2
 80039ae:	009b      	lsls	r3, r3, #2
 80039b0:	4413      	add	r3, r2
 80039b2:	009b      	lsls	r3, r3, #2
 80039b4:	4a1f      	ldr	r2, [pc, #124]	; (8003a34 <xTaskIncrementTick+0x164>)
 80039b6:	441a      	add	r2, r3
 80039b8:	68bb      	ldr	r3, [r7, #8]
 80039ba:	3304      	adds	r3, #4
 80039bc:	4619      	mov	r1, r3
 80039be:	4610      	mov	r0, r2
 80039c0:	f7fe ff73 	bl	80028aa <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80039c4:	68bb      	ldr	r3, [r7, #8]
 80039c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80039c8:	4b1b      	ldr	r3, [pc, #108]	; (8003a38 <xTaskIncrementTick+0x168>)
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039ce:	429a      	cmp	r2, r3
 80039d0:	d3b8      	bcc.n	8003944 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80039d2:	2301      	movs	r3, #1
 80039d4:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80039d6:	e7b5      	b.n	8003944 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80039d8:	4b17      	ldr	r3, [pc, #92]	; (8003a38 <xTaskIncrementTick+0x168>)
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80039de:	4915      	ldr	r1, [pc, #84]	; (8003a34 <xTaskIncrementTick+0x164>)
 80039e0:	4613      	mov	r3, r2
 80039e2:	009b      	lsls	r3, r3, #2
 80039e4:	4413      	add	r3, r2
 80039e6:	009b      	lsls	r3, r3, #2
 80039e8:	440b      	add	r3, r1
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	2b01      	cmp	r3, #1
 80039ee:	d901      	bls.n	80039f4 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80039f0:	2301      	movs	r3, #1
 80039f2:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80039f4:	4b11      	ldr	r3, [pc, #68]	; (8003a3c <xTaskIncrementTick+0x16c>)
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d007      	beq.n	8003a0c <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80039fc:	2301      	movs	r3, #1
 80039fe:	617b      	str	r3, [r7, #20]
 8003a00:	e004      	b.n	8003a0c <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8003a02:	4b0f      	ldr	r3, [pc, #60]	; (8003a40 <xTaskIncrementTick+0x170>)
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	3301      	adds	r3, #1
 8003a08:	4a0d      	ldr	r2, [pc, #52]	; (8003a40 <xTaskIncrementTick+0x170>)
 8003a0a:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8003a0c:	697b      	ldr	r3, [r7, #20]
}
 8003a0e:	4618      	mov	r0, r3
 8003a10:	3718      	adds	r7, #24
 8003a12:	46bd      	mov	sp, r7
 8003a14:	bd80      	pop	{r7, pc}
 8003a16:	bf00      	nop
 8003a18:	20000dd8 	.word	0x20000dd8
 8003a1c:	20000db4 	.word	0x20000db4
 8003a20:	20000d68 	.word	0x20000d68
 8003a24:	20000d6c 	.word	0x20000d6c
 8003a28:	20000dc8 	.word	0x20000dc8
 8003a2c:	20000dd0 	.word	0x20000dd0
 8003a30:	20000db8 	.word	0x20000db8
 8003a34:	200008e0 	.word	0x200008e0
 8003a38:	200008dc 	.word	0x200008dc
 8003a3c:	20000dc4 	.word	0x20000dc4
 8003a40:	20000dc0 	.word	0x20000dc0

08003a44 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003a44:	b480      	push	{r7}
 8003a46:	b085      	sub	sp, #20
 8003a48:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003a4a:	4b2a      	ldr	r3, [pc, #168]	; (8003af4 <vTaskSwitchContext+0xb0>)
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d003      	beq.n	8003a5a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8003a52:	4b29      	ldr	r3, [pc, #164]	; (8003af8 <vTaskSwitchContext+0xb4>)
 8003a54:	2201      	movs	r2, #1
 8003a56:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8003a58:	e046      	b.n	8003ae8 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 8003a5a:	4b27      	ldr	r3, [pc, #156]	; (8003af8 <vTaskSwitchContext+0xb4>)
 8003a5c:	2200      	movs	r2, #0
 8003a5e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003a60:	4b26      	ldr	r3, [pc, #152]	; (8003afc <vTaskSwitchContext+0xb8>)
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	60fb      	str	r3, [r7, #12]
 8003a66:	e010      	b.n	8003a8a <vTaskSwitchContext+0x46>
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d10a      	bne.n	8003a84 <vTaskSwitchContext+0x40>
	__asm volatile
 8003a6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a72:	f383 8811 	msr	BASEPRI, r3
 8003a76:	f3bf 8f6f 	isb	sy
 8003a7a:	f3bf 8f4f 	dsb	sy
 8003a7e:	607b      	str	r3, [r7, #4]
}
 8003a80:	bf00      	nop
 8003a82:	e7fe      	b.n	8003a82 <vTaskSwitchContext+0x3e>
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	3b01      	subs	r3, #1
 8003a88:	60fb      	str	r3, [r7, #12]
 8003a8a:	491d      	ldr	r1, [pc, #116]	; (8003b00 <vTaskSwitchContext+0xbc>)
 8003a8c:	68fa      	ldr	r2, [r7, #12]
 8003a8e:	4613      	mov	r3, r2
 8003a90:	009b      	lsls	r3, r3, #2
 8003a92:	4413      	add	r3, r2
 8003a94:	009b      	lsls	r3, r3, #2
 8003a96:	440b      	add	r3, r1
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d0e4      	beq.n	8003a68 <vTaskSwitchContext+0x24>
 8003a9e:	68fa      	ldr	r2, [r7, #12]
 8003aa0:	4613      	mov	r3, r2
 8003aa2:	009b      	lsls	r3, r3, #2
 8003aa4:	4413      	add	r3, r2
 8003aa6:	009b      	lsls	r3, r3, #2
 8003aa8:	4a15      	ldr	r2, [pc, #84]	; (8003b00 <vTaskSwitchContext+0xbc>)
 8003aaa:	4413      	add	r3, r2
 8003aac:	60bb      	str	r3, [r7, #8]
 8003aae:	68bb      	ldr	r3, [r7, #8]
 8003ab0:	685b      	ldr	r3, [r3, #4]
 8003ab2:	685a      	ldr	r2, [r3, #4]
 8003ab4:	68bb      	ldr	r3, [r7, #8]
 8003ab6:	605a      	str	r2, [r3, #4]
 8003ab8:	68bb      	ldr	r3, [r7, #8]
 8003aba:	685a      	ldr	r2, [r3, #4]
 8003abc:	68bb      	ldr	r3, [r7, #8]
 8003abe:	3308      	adds	r3, #8
 8003ac0:	429a      	cmp	r2, r3
 8003ac2:	d104      	bne.n	8003ace <vTaskSwitchContext+0x8a>
 8003ac4:	68bb      	ldr	r3, [r7, #8]
 8003ac6:	685b      	ldr	r3, [r3, #4]
 8003ac8:	685a      	ldr	r2, [r3, #4]
 8003aca:	68bb      	ldr	r3, [r7, #8]
 8003acc:	605a      	str	r2, [r3, #4]
 8003ace:	68bb      	ldr	r3, [r7, #8]
 8003ad0:	685b      	ldr	r3, [r3, #4]
 8003ad2:	68db      	ldr	r3, [r3, #12]
 8003ad4:	4a0b      	ldr	r2, [pc, #44]	; (8003b04 <vTaskSwitchContext+0xc0>)
 8003ad6:	6013      	str	r3, [r2, #0]
 8003ad8:	4a08      	ldr	r2, [pc, #32]	; (8003afc <vTaskSwitchContext+0xb8>)
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8003ade:	4b09      	ldr	r3, [pc, #36]	; (8003b04 <vTaskSwitchContext+0xc0>)
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	3354      	adds	r3, #84	; 0x54
 8003ae4:	4a08      	ldr	r2, [pc, #32]	; (8003b08 <vTaskSwitchContext+0xc4>)
 8003ae6:	6013      	str	r3, [r2, #0]
}
 8003ae8:	bf00      	nop
 8003aea:	3714      	adds	r7, #20
 8003aec:	46bd      	mov	sp, r7
 8003aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af2:	4770      	bx	lr
 8003af4:	20000dd8 	.word	0x20000dd8
 8003af8:	20000dc4 	.word	0x20000dc4
 8003afc:	20000db8 	.word	0x20000db8
 8003b00:	200008e0 	.word	0x200008e0
 8003b04:	200008dc 	.word	0x200008dc
 8003b08:	20000010 	.word	0x20000010

08003b0c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8003b0c:	b580      	push	{r7, lr}
 8003b0e:	b084      	sub	sp, #16
 8003b10:	af00      	add	r7, sp, #0
 8003b12:	6078      	str	r0, [r7, #4]
 8003b14:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d10a      	bne.n	8003b32 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8003b1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b20:	f383 8811 	msr	BASEPRI, r3
 8003b24:	f3bf 8f6f 	isb	sy
 8003b28:	f3bf 8f4f 	dsb	sy
 8003b2c:	60fb      	str	r3, [r7, #12]
}
 8003b2e:	bf00      	nop
 8003b30:	e7fe      	b.n	8003b30 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003b32:	4b07      	ldr	r3, [pc, #28]	; (8003b50 <vTaskPlaceOnEventList+0x44>)
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	3318      	adds	r3, #24
 8003b38:	4619      	mov	r1, r3
 8003b3a:	6878      	ldr	r0, [r7, #4]
 8003b3c:	f7fe fed9 	bl	80028f2 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003b40:	2101      	movs	r1, #1
 8003b42:	6838      	ldr	r0, [r7, #0]
 8003b44:	f000 fa80 	bl	8004048 <prvAddCurrentTaskToDelayedList>
}
 8003b48:	bf00      	nop
 8003b4a:	3710      	adds	r7, #16
 8003b4c:	46bd      	mov	sp, r7
 8003b4e:	bd80      	pop	{r7, pc}
 8003b50:	200008dc 	.word	0x200008dc

08003b54 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003b54:	b580      	push	{r7, lr}
 8003b56:	b086      	sub	sp, #24
 8003b58:	af00      	add	r7, sp, #0
 8003b5a:	60f8      	str	r0, [r7, #12]
 8003b5c:	60b9      	str	r1, [r7, #8]
 8003b5e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d10a      	bne.n	8003b7c <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8003b66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b6a:	f383 8811 	msr	BASEPRI, r3
 8003b6e:	f3bf 8f6f 	isb	sy
 8003b72:	f3bf 8f4f 	dsb	sy
 8003b76:	617b      	str	r3, [r7, #20]
}
 8003b78:	bf00      	nop
 8003b7a:	e7fe      	b.n	8003b7a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003b7c:	4b0a      	ldr	r3, [pc, #40]	; (8003ba8 <vTaskPlaceOnEventListRestricted+0x54>)
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	3318      	adds	r3, #24
 8003b82:	4619      	mov	r1, r3
 8003b84:	68f8      	ldr	r0, [r7, #12]
 8003b86:	f7fe fe90 	bl	80028aa <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d002      	beq.n	8003b96 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8003b90:	f04f 33ff 	mov.w	r3, #4294967295
 8003b94:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8003b96:	6879      	ldr	r1, [r7, #4]
 8003b98:	68b8      	ldr	r0, [r7, #8]
 8003b9a:	f000 fa55 	bl	8004048 <prvAddCurrentTaskToDelayedList>
	}
 8003b9e:	bf00      	nop
 8003ba0:	3718      	adds	r7, #24
 8003ba2:	46bd      	mov	sp, r7
 8003ba4:	bd80      	pop	{r7, pc}
 8003ba6:	bf00      	nop
 8003ba8:	200008dc 	.word	0x200008dc

08003bac <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8003bac:	b580      	push	{r7, lr}
 8003bae:	b086      	sub	sp, #24
 8003bb0:	af00      	add	r7, sp, #0
 8003bb2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	68db      	ldr	r3, [r3, #12]
 8003bb8:	68db      	ldr	r3, [r3, #12]
 8003bba:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8003bbc:	693b      	ldr	r3, [r7, #16]
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d10a      	bne.n	8003bd8 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8003bc2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003bc6:	f383 8811 	msr	BASEPRI, r3
 8003bca:	f3bf 8f6f 	isb	sy
 8003bce:	f3bf 8f4f 	dsb	sy
 8003bd2:	60fb      	str	r3, [r7, #12]
}
 8003bd4:	bf00      	nop
 8003bd6:	e7fe      	b.n	8003bd6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8003bd8:	693b      	ldr	r3, [r7, #16]
 8003bda:	3318      	adds	r3, #24
 8003bdc:	4618      	mov	r0, r3
 8003bde:	f7fe fec1 	bl	8002964 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003be2:	4b1e      	ldr	r3, [pc, #120]	; (8003c5c <xTaskRemoveFromEventList+0xb0>)
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d11d      	bne.n	8003c26 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8003bea:	693b      	ldr	r3, [r7, #16]
 8003bec:	3304      	adds	r3, #4
 8003bee:	4618      	mov	r0, r3
 8003bf0:	f7fe feb8 	bl	8002964 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8003bf4:	693b      	ldr	r3, [r7, #16]
 8003bf6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003bf8:	4b19      	ldr	r3, [pc, #100]	; (8003c60 <xTaskRemoveFromEventList+0xb4>)
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	429a      	cmp	r2, r3
 8003bfe:	d903      	bls.n	8003c08 <xTaskRemoveFromEventList+0x5c>
 8003c00:	693b      	ldr	r3, [r7, #16]
 8003c02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c04:	4a16      	ldr	r2, [pc, #88]	; (8003c60 <xTaskRemoveFromEventList+0xb4>)
 8003c06:	6013      	str	r3, [r2, #0]
 8003c08:	693b      	ldr	r3, [r7, #16]
 8003c0a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003c0c:	4613      	mov	r3, r2
 8003c0e:	009b      	lsls	r3, r3, #2
 8003c10:	4413      	add	r3, r2
 8003c12:	009b      	lsls	r3, r3, #2
 8003c14:	4a13      	ldr	r2, [pc, #76]	; (8003c64 <xTaskRemoveFromEventList+0xb8>)
 8003c16:	441a      	add	r2, r3
 8003c18:	693b      	ldr	r3, [r7, #16]
 8003c1a:	3304      	adds	r3, #4
 8003c1c:	4619      	mov	r1, r3
 8003c1e:	4610      	mov	r0, r2
 8003c20:	f7fe fe43 	bl	80028aa <vListInsertEnd>
 8003c24:	e005      	b.n	8003c32 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8003c26:	693b      	ldr	r3, [r7, #16]
 8003c28:	3318      	adds	r3, #24
 8003c2a:	4619      	mov	r1, r3
 8003c2c:	480e      	ldr	r0, [pc, #56]	; (8003c68 <xTaskRemoveFromEventList+0xbc>)
 8003c2e:	f7fe fe3c 	bl	80028aa <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003c32:	693b      	ldr	r3, [r7, #16]
 8003c34:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003c36:	4b0d      	ldr	r3, [pc, #52]	; (8003c6c <xTaskRemoveFromEventList+0xc0>)
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c3c:	429a      	cmp	r2, r3
 8003c3e:	d905      	bls.n	8003c4c <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8003c40:	2301      	movs	r3, #1
 8003c42:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8003c44:	4b0a      	ldr	r3, [pc, #40]	; (8003c70 <xTaskRemoveFromEventList+0xc4>)
 8003c46:	2201      	movs	r2, #1
 8003c48:	601a      	str	r2, [r3, #0]
 8003c4a:	e001      	b.n	8003c50 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8003c4c:	2300      	movs	r3, #0
 8003c4e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8003c50:	697b      	ldr	r3, [r7, #20]
}
 8003c52:	4618      	mov	r0, r3
 8003c54:	3718      	adds	r7, #24
 8003c56:	46bd      	mov	sp, r7
 8003c58:	bd80      	pop	{r7, pc}
 8003c5a:	bf00      	nop
 8003c5c:	20000dd8 	.word	0x20000dd8
 8003c60:	20000db8 	.word	0x20000db8
 8003c64:	200008e0 	.word	0x200008e0
 8003c68:	20000d70 	.word	0x20000d70
 8003c6c:	200008dc 	.word	0x200008dc
 8003c70:	20000dc4 	.word	0x20000dc4

08003c74 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8003c74:	b480      	push	{r7}
 8003c76:	b083      	sub	sp, #12
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8003c7c:	4b06      	ldr	r3, [pc, #24]	; (8003c98 <vTaskInternalSetTimeOutState+0x24>)
 8003c7e:	681a      	ldr	r2, [r3, #0]
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8003c84:	4b05      	ldr	r3, [pc, #20]	; (8003c9c <vTaskInternalSetTimeOutState+0x28>)
 8003c86:	681a      	ldr	r2, [r3, #0]
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	605a      	str	r2, [r3, #4]
}
 8003c8c:	bf00      	nop
 8003c8e:	370c      	adds	r7, #12
 8003c90:	46bd      	mov	sp, r7
 8003c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c96:	4770      	bx	lr
 8003c98:	20000dc8 	.word	0x20000dc8
 8003c9c:	20000db4 	.word	0x20000db4

08003ca0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8003ca0:	b580      	push	{r7, lr}
 8003ca2:	b088      	sub	sp, #32
 8003ca4:	af00      	add	r7, sp, #0
 8003ca6:	6078      	str	r0, [r7, #4]
 8003ca8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d10a      	bne.n	8003cc6 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8003cb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003cb4:	f383 8811 	msr	BASEPRI, r3
 8003cb8:	f3bf 8f6f 	isb	sy
 8003cbc:	f3bf 8f4f 	dsb	sy
 8003cc0:	613b      	str	r3, [r7, #16]
}
 8003cc2:	bf00      	nop
 8003cc4:	e7fe      	b.n	8003cc4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8003cc6:	683b      	ldr	r3, [r7, #0]
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d10a      	bne.n	8003ce2 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8003ccc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003cd0:	f383 8811 	msr	BASEPRI, r3
 8003cd4:	f3bf 8f6f 	isb	sy
 8003cd8:	f3bf 8f4f 	dsb	sy
 8003cdc:	60fb      	str	r3, [r7, #12]
}
 8003cde:	bf00      	nop
 8003ce0:	e7fe      	b.n	8003ce0 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8003ce2:	f000 fedf 	bl	8004aa4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8003ce6:	4b1d      	ldr	r3, [pc, #116]	; (8003d5c <xTaskCheckForTimeOut+0xbc>)
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	685b      	ldr	r3, [r3, #4]
 8003cf0:	69ba      	ldr	r2, [r7, #24]
 8003cf2:	1ad3      	subs	r3, r2, r3
 8003cf4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8003cf6:	683b      	ldr	r3, [r7, #0]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003cfe:	d102      	bne.n	8003d06 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8003d00:	2300      	movs	r3, #0
 8003d02:	61fb      	str	r3, [r7, #28]
 8003d04:	e023      	b.n	8003d4e <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681a      	ldr	r2, [r3, #0]
 8003d0a:	4b15      	ldr	r3, [pc, #84]	; (8003d60 <xTaskCheckForTimeOut+0xc0>)
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	429a      	cmp	r2, r3
 8003d10:	d007      	beq.n	8003d22 <xTaskCheckForTimeOut+0x82>
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	685b      	ldr	r3, [r3, #4]
 8003d16:	69ba      	ldr	r2, [r7, #24]
 8003d18:	429a      	cmp	r2, r3
 8003d1a:	d302      	bcc.n	8003d22 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8003d1c:	2301      	movs	r3, #1
 8003d1e:	61fb      	str	r3, [r7, #28]
 8003d20:	e015      	b.n	8003d4e <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8003d22:	683b      	ldr	r3, [r7, #0]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	697a      	ldr	r2, [r7, #20]
 8003d28:	429a      	cmp	r2, r3
 8003d2a:	d20b      	bcs.n	8003d44 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8003d2c:	683b      	ldr	r3, [r7, #0]
 8003d2e:	681a      	ldr	r2, [r3, #0]
 8003d30:	697b      	ldr	r3, [r7, #20]
 8003d32:	1ad2      	subs	r2, r2, r3
 8003d34:	683b      	ldr	r3, [r7, #0]
 8003d36:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8003d38:	6878      	ldr	r0, [r7, #4]
 8003d3a:	f7ff ff9b 	bl	8003c74 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8003d3e:	2300      	movs	r3, #0
 8003d40:	61fb      	str	r3, [r7, #28]
 8003d42:	e004      	b.n	8003d4e <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8003d44:	683b      	ldr	r3, [r7, #0]
 8003d46:	2200      	movs	r2, #0
 8003d48:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8003d4a:	2301      	movs	r3, #1
 8003d4c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8003d4e:	f000 fed9 	bl	8004b04 <vPortExitCritical>

	return xReturn;
 8003d52:	69fb      	ldr	r3, [r7, #28]
}
 8003d54:	4618      	mov	r0, r3
 8003d56:	3720      	adds	r7, #32
 8003d58:	46bd      	mov	sp, r7
 8003d5a:	bd80      	pop	{r7, pc}
 8003d5c:	20000db4 	.word	0x20000db4
 8003d60:	20000dc8 	.word	0x20000dc8

08003d64 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8003d64:	b480      	push	{r7}
 8003d66:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8003d68:	4b03      	ldr	r3, [pc, #12]	; (8003d78 <vTaskMissedYield+0x14>)
 8003d6a:	2201      	movs	r2, #1
 8003d6c:	601a      	str	r2, [r3, #0]
}
 8003d6e:	bf00      	nop
 8003d70:	46bd      	mov	sp, r7
 8003d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d76:	4770      	bx	lr
 8003d78:	20000dc4 	.word	0x20000dc4

08003d7c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003d7c:	b580      	push	{r7, lr}
 8003d7e:	b082      	sub	sp, #8
 8003d80:	af00      	add	r7, sp, #0
 8003d82:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8003d84:	f000 f852 	bl	8003e2c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8003d88:	4b06      	ldr	r3, [pc, #24]	; (8003da4 <prvIdleTask+0x28>)
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	2b01      	cmp	r3, #1
 8003d8e:	d9f9      	bls.n	8003d84 <prvIdleTask+0x8>
			{
				taskYIELD();
 8003d90:	4b05      	ldr	r3, [pc, #20]	; (8003da8 <prvIdleTask+0x2c>)
 8003d92:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003d96:	601a      	str	r2, [r3, #0]
 8003d98:	f3bf 8f4f 	dsb	sy
 8003d9c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8003da0:	e7f0      	b.n	8003d84 <prvIdleTask+0x8>
 8003da2:	bf00      	nop
 8003da4:	200008e0 	.word	0x200008e0
 8003da8:	e000ed04 	.word	0xe000ed04

08003dac <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8003dac:	b580      	push	{r7, lr}
 8003dae:	b082      	sub	sp, #8
 8003db0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003db2:	2300      	movs	r3, #0
 8003db4:	607b      	str	r3, [r7, #4]
 8003db6:	e00c      	b.n	8003dd2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8003db8:	687a      	ldr	r2, [r7, #4]
 8003dba:	4613      	mov	r3, r2
 8003dbc:	009b      	lsls	r3, r3, #2
 8003dbe:	4413      	add	r3, r2
 8003dc0:	009b      	lsls	r3, r3, #2
 8003dc2:	4a12      	ldr	r2, [pc, #72]	; (8003e0c <prvInitialiseTaskLists+0x60>)
 8003dc4:	4413      	add	r3, r2
 8003dc6:	4618      	mov	r0, r3
 8003dc8:	f7fe fd42 	bl	8002850 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	3301      	adds	r3, #1
 8003dd0:	607b      	str	r3, [r7, #4]
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	2b37      	cmp	r3, #55	; 0x37
 8003dd6:	d9ef      	bls.n	8003db8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8003dd8:	480d      	ldr	r0, [pc, #52]	; (8003e10 <prvInitialiseTaskLists+0x64>)
 8003dda:	f7fe fd39 	bl	8002850 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8003dde:	480d      	ldr	r0, [pc, #52]	; (8003e14 <prvInitialiseTaskLists+0x68>)
 8003de0:	f7fe fd36 	bl	8002850 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8003de4:	480c      	ldr	r0, [pc, #48]	; (8003e18 <prvInitialiseTaskLists+0x6c>)
 8003de6:	f7fe fd33 	bl	8002850 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8003dea:	480c      	ldr	r0, [pc, #48]	; (8003e1c <prvInitialiseTaskLists+0x70>)
 8003dec:	f7fe fd30 	bl	8002850 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8003df0:	480b      	ldr	r0, [pc, #44]	; (8003e20 <prvInitialiseTaskLists+0x74>)
 8003df2:	f7fe fd2d 	bl	8002850 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8003df6:	4b0b      	ldr	r3, [pc, #44]	; (8003e24 <prvInitialiseTaskLists+0x78>)
 8003df8:	4a05      	ldr	r2, [pc, #20]	; (8003e10 <prvInitialiseTaskLists+0x64>)
 8003dfa:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8003dfc:	4b0a      	ldr	r3, [pc, #40]	; (8003e28 <prvInitialiseTaskLists+0x7c>)
 8003dfe:	4a05      	ldr	r2, [pc, #20]	; (8003e14 <prvInitialiseTaskLists+0x68>)
 8003e00:	601a      	str	r2, [r3, #0]
}
 8003e02:	bf00      	nop
 8003e04:	3708      	adds	r7, #8
 8003e06:	46bd      	mov	sp, r7
 8003e08:	bd80      	pop	{r7, pc}
 8003e0a:	bf00      	nop
 8003e0c:	200008e0 	.word	0x200008e0
 8003e10:	20000d40 	.word	0x20000d40
 8003e14:	20000d54 	.word	0x20000d54
 8003e18:	20000d70 	.word	0x20000d70
 8003e1c:	20000d84 	.word	0x20000d84
 8003e20:	20000d9c 	.word	0x20000d9c
 8003e24:	20000d68 	.word	0x20000d68
 8003e28:	20000d6c 	.word	0x20000d6c

08003e2c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8003e2c:	b580      	push	{r7, lr}
 8003e2e:	b082      	sub	sp, #8
 8003e30:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003e32:	e019      	b.n	8003e68 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8003e34:	f000 fe36 	bl	8004aa4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003e38:	4b10      	ldr	r3, [pc, #64]	; (8003e7c <prvCheckTasksWaitingTermination+0x50>)
 8003e3a:	68db      	ldr	r3, [r3, #12]
 8003e3c:	68db      	ldr	r3, [r3, #12]
 8003e3e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	3304      	adds	r3, #4
 8003e44:	4618      	mov	r0, r3
 8003e46:	f7fe fd8d 	bl	8002964 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8003e4a:	4b0d      	ldr	r3, [pc, #52]	; (8003e80 <prvCheckTasksWaitingTermination+0x54>)
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	3b01      	subs	r3, #1
 8003e50:	4a0b      	ldr	r2, [pc, #44]	; (8003e80 <prvCheckTasksWaitingTermination+0x54>)
 8003e52:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8003e54:	4b0b      	ldr	r3, [pc, #44]	; (8003e84 <prvCheckTasksWaitingTermination+0x58>)
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	3b01      	subs	r3, #1
 8003e5a:	4a0a      	ldr	r2, [pc, #40]	; (8003e84 <prvCheckTasksWaitingTermination+0x58>)
 8003e5c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8003e5e:	f000 fe51 	bl	8004b04 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8003e62:	6878      	ldr	r0, [r7, #4]
 8003e64:	f000 f810 	bl	8003e88 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003e68:	4b06      	ldr	r3, [pc, #24]	; (8003e84 <prvCheckTasksWaitingTermination+0x58>)
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d1e1      	bne.n	8003e34 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8003e70:	bf00      	nop
 8003e72:	bf00      	nop
 8003e74:	3708      	adds	r7, #8
 8003e76:	46bd      	mov	sp, r7
 8003e78:	bd80      	pop	{r7, pc}
 8003e7a:	bf00      	nop
 8003e7c:	20000d84 	.word	0x20000d84
 8003e80:	20000db0 	.word	0x20000db0
 8003e84:	20000d98 	.word	0x20000d98

08003e88 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8003e88:	b580      	push	{r7, lr}
 8003e8a:	b084      	sub	sp, #16
 8003e8c:	af00      	add	r7, sp, #0
 8003e8e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	3354      	adds	r3, #84	; 0x54
 8003e94:	4618      	mov	r0, r3
 8003e96:	f001 f9f5 	bl	8005284 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d108      	bne.n	8003eb6 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ea8:	4618      	mov	r0, r3
 8003eaa:	f000 ffe9 	bl	8004e80 <vPortFree>
				vPortFree( pxTCB );
 8003eae:	6878      	ldr	r0, [r7, #4]
 8003eb0:	f000 ffe6 	bl	8004e80 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8003eb4:	e018      	b.n	8003ee8 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8003ebc:	2b01      	cmp	r3, #1
 8003ebe:	d103      	bne.n	8003ec8 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8003ec0:	6878      	ldr	r0, [r7, #4]
 8003ec2:	f000 ffdd 	bl	8004e80 <vPortFree>
	}
 8003ec6:	e00f      	b.n	8003ee8 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8003ece:	2b02      	cmp	r3, #2
 8003ed0:	d00a      	beq.n	8003ee8 <prvDeleteTCB+0x60>
	__asm volatile
 8003ed2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ed6:	f383 8811 	msr	BASEPRI, r3
 8003eda:	f3bf 8f6f 	isb	sy
 8003ede:	f3bf 8f4f 	dsb	sy
 8003ee2:	60fb      	str	r3, [r7, #12]
}
 8003ee4:	bf00      	nop
 8003ee6:	e7fe      	b.n	8003ee6 <prvDeleteTCB+0x5e>
	}
 8003ee8:	bf00      	nop
 8003eea:	3710      	adds	r7, #16
 8003eec:	46bd      	mov	sp, r7
 8003eee:	bd80      	pop	{r7, pc}

08003ef0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8003ef0:	b480      	push	{r7}
 8003ef2:	b083      	sub	sp, #12
 8003ef4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003ef6:	4b0c      	ldr	r3, [pc, #48]	; (8003f28 <prvResetNextTaskUnblockTime+0x38>)
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d104      	bne.n	8003f0a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8003f00:	4b0a      	ldr	r3, [pc, #40]	; (8003f2c <prvResetNextTaskUnblockTime+0x3c>)
 8003f02:	f04f 32ff 	mov.w	r2, #4294967295
 8003f06:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8003f08:	e008      	b.n	8003f1c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003f0a:	4b07      	ldr	r3, [pc, #28]	; (8003f28 <prvResetNextTaskUnblockTime+0x38>)
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	68db      	ldr	r3, [r3, #12]
 8003f10:	68db      	ldr	r3, [r3, #12]
 8003f12:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	685b      	ldr	r3, [r3, #4]
 8003f18:	4a04      	ldr	r2, [pc, #16]	; (8003f2c <prvResetNextTaskUnblockTime+0x3c>)
 8003f1a:	6013      	str	r3, [r2, #0]
}
 8003f1c:	bf00      	nop
 8003f1e:	370c      	adds	r7, #12
 8003f20:	46bd      	mov	sp, r7
 8003f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f26:	4770      	bx	lr
 8003f28:	20000d68 	.word	0x20000d68
 8003f2c:	20000dd0 	.word	0x20000dd0

08003f30 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8003f30:	b480      	push	{r7}
 8003f32:	b083      	sub	sp, #12
 8003f34:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8003f36:	4b0b      	ldr	r3, [pc, #44]	; (8003f64 <xTaskGetSchedulerState+0x34>)
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d102      	bne.n	8003f44 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8003f3e:	2301      	movs	r3, #1
 8003f40:	607b      	str	r3, [r7, #4]
 8003f42:	e008      	b.n	8003f56 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003f44:	4b08      	ldr	r3, [pc, #32]	; (8003f68 <xTaskGetSchedulerState+0x38>)
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d102      	bne.n	8003f52 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8003f4c:	2302      	movs	r3, #2
 8003f4e:	607b      	str	r3, [r7, #4]
 8003f50:	e001      	b.n	8003f56 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8003f52:	2300      	movs	r3, #0
 8003f54:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8003f56:	687b      	ldr	r3, [r7, #4]
	}
 8003f58:	4618      	mov	r0, r3
 8003f5a:	370c      	adds	r7, #12
 8003f5c:	46bd      	mov	sp, r7
 8003f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f62:	4770      	bx	lr
 8003f64:	20000dbc 	.word	0x20000dbc
 8003f68:	20000dd8 	.word	0x20000dd8

08003f6c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8003f6c:	b580      	push	{r7, lr}
 8003f6e:	b086      	sub	sp, #24
 8003f70:	af00      	add	r7, sp, #0
 8003f72:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8003f78:	2300      	movs	r3, #0
 8003f7a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d056      	beq.n	8004030 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8003f82:	4b2e      	ldr	r3, [pc, #184]	; (800403c <xTaskPriorityDisinherit+0xd0>)
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	693a      	ldr	r2, [r7, #16]
 8003f88:	429a      	cmp	r2, r3
 8003f8a:	d00a      	beq.n	8003fa2 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8003f8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f90:	f383 8811 	msr	BASEPRI, r3
 8003f94:	f3bf 8f6f 	isb	sy
 8003f98:	f3bf 8f4f 	dsb	sy
 8003f9c:	60fb      	str	r3, [r7, #12]
}
 8003f9e:	bf00      	nop
 8003fa0:	e7fe      	b.n	8003fa0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8003fa2:	693b      	ldr	r3, [r7, #16]
 8003fa4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d10a      	bne.n	8003fc0 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8003faa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003fae:	f383 8811 	msr	BASEPRI, r3
 8003fb2:	f3bf 8f6f 	isb	sy
 8003fb6:	f3bf 8f4f 	dsb	sy
 8003fba:	60bb      	str	r3, [r7, #8]
}
 8003fbc:	bf00      	nop
 8003fbe:	e7fe      	b.n	8003fbe <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8003fc0:	693b      	ldr	r3, [r7, #16]
 8003fc2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003fc4:	1e5a      	subs	r2, r3, #1
 8003fc6:	693b      	ldr	r3, [r7, #16]
 8003fc8:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8003fca:	693b      	ldr	r3, [r7, #16]
 8003fcc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003fce:	693b      	ldr	r3, [r7, #16]
 8003fd0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003fd2:	429a      	cmp	r2, r3
 8003fd4:	d02c      	beq.n	8004030 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8003fd6:	693b      	ldr	r3, [r7, #16]
 8003fd8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d128      	bne.n	8004030 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003fde:	693b      	ldr	r3, [r7, #16]
 8003fe0:	3304      	adds	r3, #4
 8003fe2:	4618      	mov	r0, r3
 8003fe4:	f7fe fcbe 	bl	8002964 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8003fe8:	693b      	ldr	r3, [r7, #16]
 8003fea:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003fec:	693b      	ldr	r3, [r7, #16]
 8003fee:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003ff0:	693b      	ldr	r3, [r7, #16]
 8003ff2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ff4:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8003ff8:	693b      	ldr	r3, [r7, #16]
 8003ffa:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8003ffc:	693b      	ldr	r3, [r7, #16]
 8003ffe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004000:	4b0f      	ldr	r3, [pc, #60]	; (8004040 <xTaskPriorityDisinherit+0xd4>)
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	429a      	cmp	r2, r3
 8004006:	d903      	bls.n	8004010 <xTaskPriorityDisinherit+0xa4>
 8004008:	693b      	ldr	r3, [r7, #16]
 800400a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800400c:	4a0c      	ldr	r2, [pc, #48]	; (8004040 <xTaskPriorityDisinherit+0xd4>)
 800400e:	6013      	str	r3, [r2, #0]
 8004010:	693b      	ldr	r3, [r7, #16]
 8004012:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004014:	4613      	mov	r3, r2
 8004016:	009b      	lsls	r3, r3, #2
 8004018:	4413      	add	r3, r2
 800401a:	009b      	lsls	r3, r3, #2
 800401c:	4a09      	ldr	r2, [pc, #36]	; (8004044 <xTaskPriorityDisinherit+0xd8>)
 800401e:	441a      	add	r2, r3
 8004020:	693b      	ldr	r3, [r7, #16]
 8004022:	3304      	adds	r3, #4
 8004024:	4619      	mov	r1, r3
 8004026:	4610      	mov	r0, r2
 8004028:	f7fe fc3f 	bl	80028aa <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800402c:	2301      	movs	r3, #1
 800402e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8004030:	697b      	ldr	r3, [r7, #20]
	}
 8004032:	4618      	mov	r0, r3
 8004034:	3718      	adds	r7, #24
 8004036:	46bd      	mov	sp, r7
 8004038:	bd80      	pop	{r7, pc}
 800403a:	bf00      	nop
 800403c:	200008dc 	.word	0x200008dc
 8004040:	20000db8 	.word	0x20000db8
 8004044:	200008e0 	.word	0x200008e0

08004048 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004048:	b580      	push	{r7, lr}
 800404a:	b084      	sub	sp, #16
 800404c:	af00      	add	r7, sp, #0
 800404e:	6078      	str	r0, [r7, #4]
 8004050:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8004052:	4b21      	ldr	r3, [pc, #132]	; (80040d8 <prvAddCurrentTaskToDelayedList+0x90>)
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004058:	4b20      	ldr	r3, [pc, #128]	; (80040dc <prvAddCurrentTaskToDelayedList+0x94>)
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	3304      	adds	r3, #4
 800405e:	4618      	mov	r0, r3
 8004060:	f7fe fc80 	bl	8002964 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	f1b3 3fff 	cmp.w	r3, #4294967295
 800406a:	d10a      	bne.n	8004082 <prvAddCurrentTaskToDelayedList+0x3a>
 800406c:	683b      	ldr	r3, [r7, #0]
 800406e:	2b00      	cmp	r3, #0
 8004070:	d007      	beq.n	8004082 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004072:	4b1a      	ldr	r3, [pc, #104]	; (80040dc <prvAddCurrentTaskToDelayedList+0x94>)
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	3304      	adds	r3, #4
 8004078:	4619      	mov	r1, r3
 800407a:	4819      	ldr	r0, [pc, #100]	; (80040e0 <prvAddCurrentTaskToDelayedList+0x98>)
 800407c:	f7fe fc15 	bl	80028aa <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004080:	e026      	b.n	80040d0 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8004082:	68fa      	ldr	r2, [r7, #12]
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	4413      	add	r3, r2
 8004088:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800408a:	4b14      	ldr	r3, [pc, #80]	; (80040dc <prvAddCurrentTaskToDelayedList+0x94>)
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	68ba      	ldr	r2, [r7, #8]
 8004090:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8004092:	68ba      	ldr	r2, [r7, #8]
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	429a      	cmp	r2, r3
 8004098:	d209      	bcs.n	80040ae <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800409a:	4b12      	ldr	r3, [pc, #72]	; (80040e4 <prvAddCurrentTaskToDelayedList+0x9c>)
 800409c:	681a      	ldr	r2, [r3, #0]
 800409e:	4b0f      	ldr	r3, [pc, #60]	; (80040dc <prvAddCurrentTaskToDelayedList+0x94>)
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	3304      	adds	r3, #4
 80040a4:	4619      	mov	r1, r3
 80040a6:	4610      	mov	r0, r2
 80040a8:	f7fe fc23 	bl	80028f2 <vListInsert>
}
 80040ac:	e010      	b.n	80040d0 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80040ae:	4b0e      	ldr	r3, [pc, #56]	; (80040e8 <prvAddCurrentTaskToDelayedList+0xa0>)
 80040b0:	681a      	ldr	r2, [r3, #0]
 80040b2:	4b0a      	ldr	r3, [pc, #40]	; (80040dc <prvAddCurrentTaskToDelayedList+0x94>)
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	3304      	adds	r3, #4
 80040b8:	4619      	mov	r1, r3
 80040ba:	4610      	mov	r0, r2
 80040bc:	f7fe fc19 	bl	80028f2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80040c0:	4b0a      	ldr	r3, [pc, #40]	; (80040ec <prvAddCurrentTaskToDelayedList+0xa4>)
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	68ba      	ldr	r2, [r7, #8]
 80040c6:	429a      	cmp	r2, r3
 80040c8:	d202      	bcs.n	80040d0 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80040ca:	4a08      	ldr	r2, [pc, #32]	; (80040ec <prvAddCurrentTaskToDelayedList+0xa4>)
 80040cc:	68bb      	ldr	r3, [r7, #8]
 80040ce:	6013      	str	r3, [r2, #0]
}
 80040d0:	bf00      	nop
 80040d2:	3710      	adds	r7, #16
 80040d4:	46bd      	mov	sp, r7
 80040d6:	bd80      	pop	{r7, pc}
 80040d8:	20000db4 	.word	0x20000db4
 80040dc:	200008dc 	.word	0x200008dc
 80040e0:	20000d9c 	.word	0x20000d9c
 80040e4:	20000d6c 	.word	0x20000d6c
 80040e8:	20000d68 	.word	0x20000d68
 80040ec:	20000dd0 	.word	0x20000dd0

080040f0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80040f0:	b580      	push	{r7, lr}
 80040f2:	b08a      	sub	sp, #40	; 0x28
 80040f4:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80040f6:	2300      	movs	r3, #0
 80040f8:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80040fa:	f000 fb63 	bl	80047c4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80040fe:	4b1c      	ldr	r3, [pc, #112]	; (8004170 <xTimerCreateTimerTask+0x80>)
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	2b00      	cmp	r3, #0
 8004104:	d021      	beq.n	800414a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8004106:	2300      	movs	r3, #0
 8004108:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800410a:	2300      	movs	r3, #0
 800410c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800410e:	1d3a      	adds	r2, r7, #4
 8004110:	f107 0108 	add.w	r1, r7, #8
 8004114:	f107 030c 	add.w	r3, r7, #12
 8004118:	4618      	mov	r0, r3
 800411a:	f7fe fb7f 	bl	800281c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800411e:	6879      	ldr	r1, [r7, #4]
 8004120:	68bb      	ldr	r3, [r7, #8]
 8004122:	68fa      	ldr	r2, [r7, #12]
 8004124:	9202      	str	r2, [sp, #8]
 8004126:	9301      	str	r3, [sp, #4]
 8004128:	2302      	movs	r3, #2
 800412a:	9300      	str	r3, [sp, #0]
 800412c:	2300      	movs	r3, #0
 800412e:	460a      	mov	r2, r1
 8004130:	4910      	ldr	r1, [pc, #64]	; (8004174 <xTimerCreateTimerTask+0x84>)
 8004132:	4811      	ldr	r0, [pc, #68]	; (8004178 <xTimerCreateTimerTask+0x88>)
 8004134:	f7ff f92c 	bl	8003390 <xTaskCreateStatic>
 8004138:	4603      	mov	r3, r0
 800413a:	4a10      	ldr	r2, [pc, #64]	; (800417c <xTimerCreateTimerTask+0x8c>)
 800413c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800413e:	4b0f      	ldr	r3, [pc, #60]	; (800417c <xTimerCreateTimerTask+0x8c>)
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	2b00      	cmp	r3, #0
 8004144:	d001      	beq.n	800414a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8004146:	2301      	movs	r3, #1
 8004148:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800414a:	697b      	ldr	r3, [r7, #20]
 800414c:	2b00      	cmp	r3, #0
 800414e:	d10a      	bne.n	8004166 <xTimerCreateTimerTask+0x76>
	__asm volatile
 8004150:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004154:	f383 8811 	msr	BASEPRI, r3
 8004158:	f3bf 8f6f 	isb	sy
 800415c:	f3bf 8f4f 	dsb	sy
 8004160:	613b      	str	r3, [r7, #16]
}
 8004162:	bf00      	nop
 8004164:	e7fe      	b.n	8004164 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8004166:	697b      	ldr	r3, [r7, #20]
}
 8004168:	4618      	mov	r0, r3
 800416a:	3718      	adds	r7, #24
 800416c:	46bd      	mov	sp, r7
 800416e:	bd80      	pop	{r7, pc}
 8004170:	20000e0c 	.word	0x20000e0c
 8004174:	08005b60 	.word	0x08005b60
 8004178:	0800436d 	.word	0x0800436d
 800417c:	20000e10 	.word	0x20000e10

08004180 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 8004180:	b580      	push	{r7, lr}
 8004182:	b088      	sub	sp, #32
 8004184:	af02      	add	r7, sp, #8
 8004186:	60f8      	str	r0, [r7, #12]
 8004188:	60b9      	str	r1, [r7, #8]
 800418a:	607a      	str	r2, [r7, #4]
 800418c:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 800418e:	202c      	movs	r0, #44	; 0x2c
 8004190:	f000 fdaa 	bl	8004ce8 <pvPortMalloc>
 8004194:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 8004196:	697b      	ldr	r3, [r7, #20]
 8004198:	2b00      	cmp	r3, #0
 800419a:	d00d      	beq.n	80041b8 <xTimerCreate+0x38>
		{
			/* Status is thus far zero as the timer is not created statically
			and has not been started.  The auto-reload bit may get set in
			prvInitialiseNewTimer. */
			pxNewTimer->ucStatus = 0x00;
 800419c:	697b      	ldr	r3, [r7, #20]
 800419e:	2200      	movs	r2, #0
 80041a0:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 80041a4:	697b      	ldr	r3, [r7, #20]
 80041a6:	9301      	str	r3, [sp, #4]
 80041a8:	6a3b      	ldr	r3, [r7, #32]
 80041aa:	9300      	str	r3, [sp, #0]
 80041ac:	683b      	ldr	r3, [r7, #0]
 80041ae:	687a      	ldr	r2, [r7, #4]
 80041b0:	68b9      	ldr	r1, [r7, #8]
 80041b2:	68f8      	ldr	r0, [r7, #12]
 80041b4:	f000 f805 	bl	80041c2 <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 80041b8:	697b      	ldr	r3, [r7, #20]
	}
 80041ba:	4618      	mov	r0, r3
 80041bc:	3718      	adds	r7, #24
 80041be:	46bd      	mov	sp, r7
 80041c0:	bd80      	pop	{r7, pc}

080041c2 <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 80041c2:	b580      	push	{r7, lr}
 80041c4:	b086      	sub	sp, #24
 80041c6:	af00      	add	r7, sp, #0
 80041c8:	60f8      	str	r0, [r7, #12]
 80041ca:	60b9      	str	r1, [r7, #8]
 80041cc:	607a      	str	r2, [r7, #4]
 80041ce:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 80041d0:	68bb      	ldr	r3, [r7, #8]
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d10a      	bne.n	80041ec <prvInitialiseNewTimer+0x2a>
	__asm volatile
 80041d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041da:	f383 8811 	msr	BASEPRI, r3
 80041de:	f3bf 8f6f 	isb	sy
 80041e2:	f3bf 8f4f 	dsb	sy
 80041e6:	617b      	str	r3, [r7, #20]
}
 80041e8:	bf00      	nop
 80041ea:	e7fe      	b.n	80041ea <prvInitialiseNewTimer+0x28>

	if( pxNewTimer != NULL )
 80041ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d01e      	beq.n	8004230 <prvInitialiseNewTimer+0x6e>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 80041f2:	f000 fae7 	bl	80047c4 <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 80041f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041f8:	68fa      	ldr	r2, [r7, #12]
 80041fa:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 80041fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041fe:	68ba      	ldr	r2, [r7, #8]
 8004200:	619a      	str	r2, [r3, #24]
		pxNewTimer->pvTimerID = pvTimerID;
 8004202:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004204:	683a      	ldr	r2, [r7, #0]
 8004206:	61da      	str	r2, [r3, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 8004208:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800420a:	6a3a      	ldr	r2, [r7, #32]
 800420c:	621a      	str	r2, [r3, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 800420e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004210:	3304      	adds	r3, #4
 8004212:	4618      	mov	r0, r3
 8004214:	f7fe fb3c 	bl	8002890 <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	2b00      	cmp	r3, #0
 800421c:	d008      	beq.n	8004230 <prvInitialiseNewTimer+0x6e>
		{
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 800421e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004220:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004224:	f043 0304 	orr.w	r3, r3, #4
 8004228:	b2da      	uxtb	r2, r3
 800422a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800422c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		}
		traceTIMER_CREATE( pxNewTimer );
	}
}
 8004230:	bf00      	nop
 8004232:	3718      	adds	r7, #24
 8004234:	46bd      	mov	sp, r7
 8004236:	bd80      	pop	{r7, pc}

08004238 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8004238:	b580      	push	{r7, lr}
 800423a:	b08a      	sub	sp, #40	; 0x28
 800423c:	af00      	add	r7, sp, #0
 800423e:	60f8      	str	r0, [r7, #12]
 8004240:	60b9      	str	r1, [r7, #8]
 8004242:	607a      	str	r2, [r7, #4]
 8004244:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8004246:	2300      	movs	r3, #0
 8004248:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	2b00      	cmp	r3, #0
 800424e:	d10a      	bne.n	8004266 <xTimerGenericCommand+0x2e>
	__asm volatile
 8004250:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004254:	f383 8811 	msr	BASEPRI, r3
 8004258:	f3bf 8f6f 	isb	sy
 800425c:	f3bf 8f4f 	dsb	sy
 8004260:	623b      	str	r3, [r7, #32]
}
 8004262:	bf00      	nop
 8004264:	e7fe      	b.n	8004264 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8004266:	4b1a      	ldr	r3, [pc, #104]	; (80042d0 <xTimerGenericCommand+0x98>)
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	2b00      	cmp	r3, #0
 800426c:	d02a      	beq.n	80042c4 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800426e:	68bb      	ldr	r3, [r7, #8]
 8004270:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800427a:	68bb      	ldr	r3, [r7, #8]
 800427c:	2b05      	cmp	r3, #5
 800427e:	dc18      	bgt.n	80042b2 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8004280:	f7ff fe56 	bl	8003f30 <xTaskGetSchedulerState>
 8004284:	4603      	mov	r3, r0
 8004286:	2b02      	cmp	r3, #2
 8004288:	d109      	bne.n	800429e <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800428a:	4b11      	ldr	r3, [pc, #68]	; (80042d0 <xTimerGenericCommand+0x98>)
 800428c:	6818      	ldr	r0, [r3, #0]
 800428e:	f107 0110 	add.w	r1, r7, #16
 8004292:	2300      	movs	r3, #0
 8004294:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004296:	f7fe fc93 	bl	8002bc0 <xQueueGenericSend>
 800429a:	6278      	str	r0, [r7, #36]	; 0x24
 800429c:	e012      	b.n	80042c4 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800429e:	4b0c      	ldr	r3, [pc, #48]	; (80042d0 <xTimerGenericCommand+0x98>)
 80042a0:	6818      	ldr	r0, [r3, #0]
 80042a2:	f107 0110 	add.w	r1, r7, #16
 80042a6:	2300      	movs	r3, #0
 80042a8:	2200      	movs	r2, #0
 80042aa:	f7fe fc89 	bl	8002bc0 <xQueueGenericSend>
 80042ae:	6278      	str	r0, [r7, #36]	; 0x24
 80042b0:	e008      	b.n	80042c4 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80042b2:	4b07      	ldr	r3, [pc, #28]	; (80042d0 <xTimerGenericCommand+0x98>)
 80042b4:	6818      	ldr	r0, [r3, #0]
 80042b6:	f107 0110 	add.w	r1, r7, #16
 80042ba:	2300      	movs	r3, #0
 80042bc:	683a      	ldr	r2, [r7, #0]
 80042be:	f7fe fd7d 	bl	8002dbc <xQueueGenericSendFromISR>
 80042c2:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80042c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80042c6:	4618      	mov	r0, r3
 80042c8:	3728      	adds	r7, #40	; 0x28
 80042ca:	46bd      	mov	sp, r7
 80042cc:	bd80      	pop	{r7, pc}
 80042ce:	bf00      	nop
 80042d0:	20000e0c 	.word	0x20000e0c

080042d4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80042d4:	b580      	push	{r7, lr}
 80042d6:	b088      	sub	sp, #32
 80042d8:	af02      	add	r7, sp, #8
 80042da:	6078      	str	r0, [r7, #4]
 80042dc:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80042de:	4b22      	ldr	r3, [pc, #136]	; (8004368 <prvProcessExpiredTimer+0x94>)
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	68db      	ldr	r3, [r3, #12]
 80042e4:	68db      	ldr	r3, [r3, #12]
 80042e6:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80042e8:	697b      	ldr	r3, [r7, #20]
 80042ea:	3304      	adds	r3, #4
 80042ec:	4618      	mov	r0, r3
 80042ee:	f7fe fb39 	bl	8002964 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80042f2:	697b      	ldr	r3, [r7, #20]
 80042f4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80042f8:	f003 0304 	and.w	r3, r3, #4
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d022      	beq.n	8004346 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8004300:	697b      	ldr	r3, [r7, #20]
 8004302:	699a      	ldr	r2, [r3, #24]
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	18d1      	adds	r1, r2, r3
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	683a      	ldr	r2, [r7, #0]
 800430c:	6978      	ldr	r0, [r7, #20]
 800430e:	f000 f8d1 	bl	80044b4 <prvInsertTimerInActiveList>
 8004312:	4603      	mov	r3, r0
 8004314:	2b00      	cmp	r3, #0
 8004316:	d01f      	beq.n	8004358 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004318:	2300      	movs	r3, #0
 800431a:	9300      	str	r3, [sp, #0]
 800431c:	2300      	movs	r3, #0
 800431e:	687a      	ldr	r2, [r7, #4]
 8004320:	2100      	movs	r1, #0
 8004322:	6978      	ldr	r0, [r7, #20]
 8004324:	f7ff ff88 	bl	8004238 <xTimerGenericCommand>
 8004328:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800432a:	693b      	ldr	r3, [r7, #16]
 800432c:	2b00      	cmp	r3, #0
 800432e:	d113      	bne.n	8004358 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8004330:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004334:	f383 8811 	msr	BASEPRI, r3
 8004338:	f3bf 8f6f 	isb	sy
 800433c:	f3bf 8f4f 	dsb	sy
 8004340:	60fb      	str	r3, [r7, #12]
}
 8004342:	bf00      	nop
 8004344:	e7fe      	b.n	8004344 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004346:	697b      	ldr	r3, [r7, #20]
 8004348:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800434c:	f023 0301 	bic.w	r3, r3, #1
 8004350:	b2da      	uxtb	r2, r3
 8004352:	697b      	ldr	r3, [r7, #20]
 8004354:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004358:	697b      	ldr	r3, [r7, #20]
 800435a:	6a1b      	ldr	r3, [r3, #32]
 800435c:	6978      	ldr	r0, [r7, #20]
 800435e:	4798      	blx	r3
}
 8004360:	bf00      	nop
 8004362:	3718      	adds	r7, #24
 8004364:	46bd      	mov	sp, r7
 8004366:	bd80      	pop	{r7, pc}
 8004368:	20000e04 	.word	0x20000e04

0800436c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800436c:	b580      	push	{r7, lr}
 800436e:	b084      	sub	sp, #16
 8004370:	af00      	add	r7, sp, #0
 8004372:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004374:	f107 0308 	add.w	r3, r7, #8
 8004378:	4618      	mov	r0, r3
 800437a:	f000 f857 	bl	800442c <prvGetNextExpireTime>
 800437e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8004380:	68bb      	ldr	r3, [r7, #8]
 8004382:	4619      	mov	r1, r3
 8004384:	68f8      	ldr	r0, [r7, #12]
 8004386:	f000 f803 	bl	8004390 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800438a:	f000 f8d5 	bl	8004538 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800438e:	e7f1      	b.n	8004374 <prvTimerTask+0x8>

08004390 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8004390:	b580      	push	{r7, lr}
 8004392:	b084      	sub	sp, #16
 8004394:	af00      	add	r7, sp, #0
 8004396:	6078      	str	r0, [r7, #4]
 8004398:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800439a:	f7ff f9dd 	bl	8003758 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800439e:	f107 0308 	add.w	r3, r7, #8
 80043a2:	4618      	mov	r0, r3
 80043a4:	f000 f866 	bl	8004474 <prvSampleTimeNow>
 80043a8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80043aa:	68bb      	ldr	r3, [r7, #8]
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d130      	bne.n	8004412 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80043b0:	683b      	ldr	r3, [r7, #0]
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d10a      	bne.n	80043cc <prvProcessTimerOrBlockTask+0x3c>
 80043b6:	687a      	ldr	r2, [r7, #4]
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	429a      	cmp	r2, r3
 80043bc:	d806      	bhi.n	80043cc <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80043be:	f7ff f9d9 	bl	8003774 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80043c2:	68f9      	ldr	r1, [r7, #12]
 80043c4:	6878      	ldr	r0, [r7, #4]
 80043c6:	f7ff ff85 	bl	80042d4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80043ca:	e024      	b.n	8004416 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80043cc:	683b      	ldr	r3, [r7, #0]
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d008      	beq.n	80043e4 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80043d2:	4b13      	ldr	r3, [pc, #76]	; (8004420 <prvProcessTimerOrBlockTask+0x90>)
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d101      	bne.n	80043e0 <prvProcessTimerOrBlockTask+0x50>
 80043dc:	2301      	movs	r3, #1
 80043de:	e000      	b.n	80043e2 <prvProcessTimerOrBlockTask+0x52>
 80043e0:	2300      	movs	r3, #0
 80043e2:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80043e4:	4b0f      	ldr	r3, [pc, #60]	; (8004424 <prvProcessTimerOrBlockTask+0x94>)
 80043e6:	6818      	ldr	r0, [r3, #0]
 80043e8:	687a      	ldr	r2, [r7, #4]
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	1ad3      	subs	r3, r2, r3
 80043ee:	683a      	ldr	r2, [r7, #0]
 80043f0:	4619      	mov	r1, r3
 80043f2:	f7fe ff99 	bl	8003328 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80043f6:	f7ff f9bd 	bl	8003774 <xTaskResumeAll>
 80043fa:	4603      	mov	r3, r0
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d10a      	bne.n	8004416 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8004400:	4b09      	ldr	r3, [pc, #36]	; (8004428 <prvProcessTimerOrBlockTask+0x98>)
 8004402:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004406:	601a      	str	r2, [r3, #0]
 8004408:	f3bf 8f4f 	dsb	sy
 800440c:	f3bf 8f6f 	isb	sy
}
 8004410:	e001      	b.n	8004416 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8004412:	f7ff f9af 	bl	8003774 <xTaskResumeAll>
}
 8004416:	bf00      	nop
 8004418:	3710      	adds	r7, #16
 800441a:	46bd      	mov	sp, r7
 800441c:	bd80      	pop	{r7, pc}
 800441e:	bf00      	nop
 8004420:	20000e08 	.word	0x20000e08
 8004424:	20000e0c 	.word	0x20000e0c
 8004428:	e000ed04 	.word	0xe000ed04

0800442c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800442c:	b480      	push	{r7}
 800442e:	b085      	sub	sp, #20
 8004430:	af00      	add	r7, sp, #0
 8004432:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8004434:	4b0e      	ldr	r3, [pc, #56]	; (8004470 <prvGetNextExpireTime+0x44>)
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	2b00      	cmp	r3, #0
 800443c:	d101      	bne.n	8004442 <prvGetNextExpireTime+0x16>
 800443e:	2201      	movs	r2, #1
 8004440:	e000      	b.n	8004444 <prvGetNextExpireTime+0x18>
 8004442:	2200      	movs	r2, #0
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	2b00      	cmp	r3, #0
 800444e:	d105      	bne.n	800445c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004450:	4b07      	ldr	r3, [pc, #28]	; (8004470 <prvGetNextExpireTime+0x44>)
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	68db      	ldr	r3, [r3, #12]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	60fb      	str	r3, [r7, #12]
 800445a:	e001      	b.n	8004460 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800445c:	2300      	movs	r3, #0
 800445e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8004460:	68fb      	ldr	r3, [r7, #12]
}
 8004462:	4618      	mov	r0, r3
 8004464:	3714      	adds	r7, #20
 8004466:	46bd      	mov	sp, r7
 8004468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800446c:	4770      	bx	lr
 800446e:	bf00      	nop
 8004470:	20000e04 	.word	0x20000e04

08004474 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8004474:	b580      	push	{r7, lr}
 8004476:	b084      	sub	sp, #16
 8004478:	af00      	add	r7, sp, #0
 800447a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800447c:	f7ff fa18 	bl	80038b0 <xTaskGetTickCount>
 8004480:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8004482:	4b0b      	ldr	r3, [pc, #44]	; (80044b0 <prvSampleTimeNow+0x3c>)
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	68fa      	ldr	r2, [r7, #12]
 8004488:	429a      	cmp	r2, r3
 800448a:	d205      	bcs.n	8004498 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800448c:	f000 f936 	bl	80046fc <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	2201      	movs	r2, #1
 8004494:	601a      	str	r2, [r3, #0]
 8004496:	e002      	b.n	800449e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	2200      	movs	r2, #0
 800449c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800449e:	4a04      	ldr	r2, [pc, #16]	; (80044b0 <prvSampleTimeNow+0x3c>)
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80044a4:	68fb      	ldr	r3, [r7, #12]
}
 80044a6:	4618      	mov	r0, r3
 80044a8:	3710      	adds	r7, #16
 80044aa:	46bd      	mov	sp, r7
 80044ac:	bd80      	pop	{r7, pc}
 80044ae:	bf00      	nop
 80044b0:	20000e14 	.word	0x20000e14

080044b4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80044b4:	b580      	push	{r7, lr}
 80044b6:	b086      	sub	sp, #24
 80044b8:	af00      	add	r7, sp, #0
 80044ba:	60f8      	str	r0, [r7, #12]
 80044bc:	60b9      	str	r1, [r7, #8]
 80044be:	607a      	str	r2, [r7, #4]
 80044c0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80044c2:	2300      	movs	r3, #0
 80044c4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	68ba      	ldr	r2, [r7, #8]
 80044ca:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	68fa      	ldr	r2, [r7, #12]
 80044d0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80044d2:	68ba      	ldr	r2, [r7, #8]
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	429a      	cmp	r2, r3
 80044d8:	d812      	bhi.n	8004500 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80044da:	687a      	ldr	r2, [r7, #4]
 80044dc:	683b      	ldr	r3, [r7, #0]
 80044de:	1ad2      	subs	r2, r2, r3
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	699b      	ldr	r3, [r3, #24]
 80044e4:	429a      	cmp	r2, r3
 80044e6:	d302      	bcc.n	80044ee <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80044e8:	2301      	movs	r3, #1
 80044ea:	617b      	str	r3, [r7, #20]
 80044ec:	e01b      	b.n	8004526 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80044ee:	4b10      	ldr	r3, [pc, #64]	; (8004530 <prvInsertTimerInActiveList+0x7c>)
 80044f0:	681a      	ldr	r2, [r3, #0]
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	3304      	adds	r3, #4
 80044f6:	4619      	mov	r1, r3
 80044f8:	4610      	mov	r0, r2
 80044fa:	f7fe f9fa 	bl	80028f2 <vListInsert>
 80044fe:	e012      	b.n	8004526 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8004500:	687a      	ldr	r2, [r7, #4]
 8004502:	683b      	ldr	r3, [r7, #0]
 8004504:	429a      	cmp	r2, r3
 8004506:	d206      	bcs.n	8004516 <prvInsertTimerInActiveList+0x62>
 8004508:	68ba      	ldr	r2, [r7, #8]
 800450a:	683b      	ldr	r3, [r7, #0]
 800450c:	429a      	cmp	r2, r3
 800450e:	d302      	bcc.n	8004516 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8004510:	2301      	movs	r3, #1
 8004512:	617b      	str	r3, [r7, #20]
 8004514:	e007      	b.n	8004526 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004516:	4b07      	ldr	r3, [pc, #28]	; (8004534 <prvInsertTimerInActiveList+0x80>)
 8004518:	681a      	ldr	r2, [r3, #0]
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	3304      	adds	r3, #4
 800451e:	4619      	mov	r1, r3
 8004520:	4610      	mov	r0, r2
 8004522:	f7fe f9e6 	bl	80028f2 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8004526:	697b      	ldr	r3, [r7, #20]
}
 8004528:	4618      	mov	r0, r3
 800452a:	3718      	adds	r7, #24
 800452c:	46bd      	mov	sp, r7
 800452e:	bd80      	pop	{r7, pc}
 8004530:	20000e08 	.word	0x20000e08
 8004534:	20000e04 	.word	0x20000e04

08004538 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8004538:	b580      	push	{r7, lr}
 800453a:	b08e      	sub	sp, #56	; 0x38
 800453c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800453e:	e0ca      	b.n	80046d6 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	2b00      	cmp	r3, #0
 8004544:	da18      	bge.n	8004578 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8004546:	1d3b      	adds	r3, r7, #4
 8004548:	3304      	adds	r3, #4
 800454a:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800454c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800454e:	2b00      	cmp	r3, #0
 8004550:	d10a      	bne.n	8004568 <prvProcessReceivedCommands+0x30>
	__asm volatile
 8004552:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004556:	f383 8811 	msr	BASEPRI, r3
 800455a:	f3bf 8f6f 	isb	sy
 800455e:	f3bf 8f4f 	dsb	sy
 8004562:	61fb      	str	r3, [r7, #28]
}
 8004564:	bf00      	nop
 8004566:	e7fe      	b.n	8004566 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8004568:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800456e:	6850      	ldr	r0, [r2, #4]
 8004570:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004572:	6892      	ldr	r2, [r2, #8]
 8004574:	4611      	mov	r1, r2
 8004576:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	2b00      	cmp	r3, #0
 800457c:	f2c0 80aa 	blt.w	80046d4 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8004584:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004586:	695b      	ldr	r3, [r3, #20]
 8004588:	2b00      	cmp	r3, #0
 800458a:	d004      	beq.n	8004596 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800458c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800458e:	3304      	adds	r3, #4
 8004590:	4618      	mov	r0, r3
 8004592:	f7fe f9e7 	bl	8002964 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004596:	463b      	mov	r3, r7
 8004598:	4618      	mov	r0, r3
 800459a:	f7ff ff6b 	bl	8004474 <prvSampleTimeNow>
 800459e:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	2b09      	cmp	r3, #9
 80045a4:	f200 8097 	bhi.w	80046d6 <prvProcessReceivedCommands+0x19e>
 80045a8:	a201      	add	r2, pc, #4	; (adr r2, 80045b0 <prvProcessReceivedCommands+0x78>)
 80045aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045ae:	bf00      	nop
 80045b0:	080045d9 	.word	0x080045d9
 80045b4:	080045d9 	.word	0x080045d9
 80045b8:	080045d9 	.word	0x080045d9
 80045bc:	0800464d 	.word	0x0800464d
 80045c0:	08004661 	.word	0x08004661
 80045c4:	080046ab 	.word	0x080046ab
 80045c8:	080045d9 	.word	0x080045d9
 80045cc:	080045d9 	.word	0x080045d9
 80045d0:	0800464d 	.word	0x0800464d
 80045d4:	08004661 	.word	0x08004661
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80045d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045da:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80045de:	f043 0301 	orr.w	r3, r3, #1
 80045e2:	b2da      	uxtb	r2, r3
 80045e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045e6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80045ea:	68ba      	ldr	r2, [r7, #8]
 80045ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045ee:	699b      	ldr	r3, [r3, #24]
 80045f0:	18d1      	adds	r1, r2, r3
 80045f2:	68bb      	ldr	r3, [r7, #8]
 80045f4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80045f6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80045f8:	f7ff ff5c 	bl	80044b4 <prvInsertTimerInActiveList>
 80045fc:	4603      	mov	r3, r0
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d069      	beq.n	80046d6 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004602:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004604:	6a1b      	ldr	r3, [r3, #32]
 8004606:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004608:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800460a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800460c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004610:	f003 0304 	and.w	r3, r3, #4
 8004614:	2b00      	cmp	r3, #0
 8004616:	d05e      	beq.n	80046d6 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8004618:	68ba      	ldr	r2, [r7, #8]
 800461a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800461c:	699b      	ldr	r3, [r3, #24]
 800461e:	441a      	add	r2, r3
 8004620:	2300      	movs	r3, #0
 8004622:	9300      	str	r3, [sp, #0]
 8004624:	2300      	movs	r3, #0
 8004626:	2100      	movs	r1, #0
 8004628:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800462a:	f7ff fe05 	bl	8004238 <xTimerGenericCommand>
 800462e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8004630:	6a3b      	ldr	r3, [r7, #32]
 8004632:	2b00      	cmp	r3, #0
 8004634:	d14f      	bne.n	80046d6 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8004636:	f04f 0350 	mov.w	r3, #80	; 0x50
 800463a:	f383 8811 	msr	BASEPRI, r3
 800463e:	f3bf 8f6f 	isb	sy
 8004642:	f3bf 8f4f 	dsb	sy
 8004646:	61bb      	str	r3, [r7, #24]
}
 8004648:	bf00      	nop
 800464a:	e7fe      	b.n	800464a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800464c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800464e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004652:	f023 0301 	bic.w	r3, r3, #1
 8004656:	b2da      	uxtb	r2, r3
 8004658:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800465a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800465e:	e03a      	b.n	80046d6 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004660:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004662:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004666:	f043 0301 	orr.w	r3, r3, #1
 800466a:	b2da      	uxtb	r2, r3
 800466c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800466e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8004672:	68ba      	ldr	r2, [r7, #8]
 8004674:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004676:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8004678:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800467a:	699b      	ldr	r3, [r3, #24]
 800467c:	2b00      	cmp	r3, #0
 800467e:	d10a      	bne.n	8004696 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8004680:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004684:	f383 8811 	msr	BASEPRI, r3
 8004688:	f3bf 8f6f 	isb	sy
 800468c:	f3bf 8f4f 	dsb	sy
 8004690:	617b      	str	r3, [r7, #20]
}
 8004692:	bf00      	nop
 8004694:	e7fe      	b.n	8004694 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8004696:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004698:	699a      	ldr	r2, [r3, #24]
 800469a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800469c:	18d1      	adds	r1, r2, r3
 800469e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80046a2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80046a4:	f7ff ff06 	bl	80044b4 <prvInsertTimerInActiveList>
					break;
 80046a8:	e015      	b.n	80046d6 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80046aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046ac:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80046b0:	f003 0302 	and.w	r3, r3, #2
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d103      	bne.n	80046c0 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 80046b8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80046ba:	f000 fbe1 	bl	8004e80 <vPortFree>
 80046be:	e00a      	b.n	80046d6 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80046c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046c2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80046c6:	f023 0301 	bic.w	r3, r3, #1
 80046ca:	b2da      	uxtb	r2, r3
 80046cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046ce:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80046d2:	e000      	b.n	80046d6 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 80046d4:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80046d6:	4b08      	ldr	r3, [pc, #32]	; (80046f8 <prvProcessReceivedCommands+0x1c0>)
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	1d39      	adds	r1, r7, #4
 80046dc:	2200      	movs	r2, #0
 80046de:	4618      	mov	r0, r3
 80046e0:	f7fe fc08 	bl	8002ef4 <xQueueReceive>
 80046e4:	4603      	mov	r3, r0
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	f47f af2a 	bne.w	8004540 <prvProcessReceivedCommands+0x8>
	}
}
 80046ec:	bf00      	nop
 80046ee:	bf00      	nop
 80046f0:	3730      	adds	r7, #48	; 0x30
 80046f2:	46bd      	mov	sp, r7
 80046f4:	bd80      	pop	{r7, pc}
 80046f6:	bf00      	nop
 80046f8:	20000e0c 	.word	0x20000e0c

080046fc <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80046fc:	b580      	push	{r7, lr}
 80046fe:	b088      	sub	sp, #32
 8004700:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004702:	e048      	b.n	8004796 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004704:	4b2d      	ldr	r3, [pc, #180]	; (80047bc <prvSwitchTimerLists+0xc0>)
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	68db      	ldr	r3, [r3, #12]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800470e:	4b2b      	ldr	r3, [pc, #172]	; (80047bc <prvSwitchTimerLists+0xc0>)
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	68db      	ldr	r3, [r3, #12]
 8004714:	68db      	ldr	r3, [r3, #12]
 8004716:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	3304      	adds	r3, #4
 800471c:	4618      	mov	r0, r3
 800471e:	f7fe f921 	bl	8002964 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	6a1b      	ldr	r3, [r3, #32]
 8004726:	68f8      	ldr	r0, [r7, #12]
 8004728:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004730:	f003 0304 	and.w	r3, r3, #4
 8004734:	2b00      	cmp	r3, #0
 8004736:	d02e      	beq.n	8004796 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	699b      	ldr	r3, [r3, #24]
 800473c:	693a      	ldr	r2, [r7, #16]
 800473e:	4413      	add	r3, r2
 8004740:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8004742:	68ba      	ldr	r2, [r7, #8]
 8004744:	693b      	ldr	r3, [r7, #16]
 8004746:	429a      	cmp	r2, r3
 8004748:	d90e      	bls.n	8004768 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	68ba      	ldr	r2, [r7, #8]
 800474e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	68fa      	ldr	r2, [r7, #12]
 8004754:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004756:	4b19      	ldr	r3, [pc, #100]	; (80047bc <prvSwitchTimerLists+0xc0>)
 8004758:	681a      	ldr	r2, [r3, #0]
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	3304      	adds	r3, #4
 800475e:	4619      	mov	r1, r3
 8004760:	4610      	mov	r0, r2
 8004762:	f7fe f8c6 	bl	80028f2 <vListInsert>
 8004766:	e016      	b.n	8004796 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004768:	2300      	movs	r3, #0
 800476a:	9300      	str	r3, [sp, #0]
 800476c:	2300      	movs	r3, #0
 800476e:	693a      	ldr	r2, [r7, #16]
 8004770:	2100      	movs	r1, #0
 8004772:	68f8      	ldr	r0, [r7, #12]
 8004774:	f7ff fd60 	bl	8004238 <xTimerGenericCommand>
 8004778:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	2b00      	cmp	r3, #0
 800477e:	d10a      	bne.n	8004796 <prvSwitchTimerLists+0x9a>
	__asm volatile
 8004780:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004784:	f383 8811 	msr	BASEPRI, r3
 8004788:	f3bf 8f6f 	isb	sy
 800478c:	f3bf 8f4f 	dsb	sy
 8004790:	603b      	str	r3, [r7, #0]
}
 8004792:	bf00      	nop
 8004794:	e7fe      	b.n	8004794 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004796:	4b09      	ldr	r3, [pc, #36]	; (80047bc <prvSwitchTimerLists+0xc0>)
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	2b00      	cmp	r3, #0
 800479e:	d1b1      	bne.n	8004704 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80047a0:	4b06      	ldr	r3, [pc, #24]	; (80047bc <prvSwitchTimerLists+0xc0>)
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80047a6:	4b06      	ldr	r3, [pc, #24]	; (80047c0 <prvSwitchTimerLists+0xc4>)
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	4a04      	ldr	r2, [pc, #16]	; (80047bc <prvSwitchTimerLists+0xc0>)
 80047ac:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80047ae:	4a04      	ldr	r2, [pc, #16]	; (80047c0 <prvSwitchTimerLists+0xc4>)
 80047b0:	697b      	ldr	r3, [r7, #20]
 80047b2:	6013      	str	r3, [r2, #0]
}
 80047b4:	bf00      	nop
 80047b6:	3718      	adds	r7, #24
 80047b8:	46bd      	mov	sp, r7
 80047ba:	bd80      	pop	{r7, pc}
 80047bc:	20000e04 	.word	0x20000e04
 80047c0:	20000e08 	.word	0x20000e08

080047c4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80047c4:	b580      	push	{r7, lr}
 80047c6:	b082      	sub	sp, #8
 80047c8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80047ca:	f000 f96b 	bl	8004aa4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80047ce:	4b15      	ldr	r3, [pc, #84]	; (8004824 <prvCheckForValidListAndQueue+0x60>)
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d120      	bne.n	8004818 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80047d6:	4814      	ldr	r0, [pc, #80]	; (8004828 <prvCheckForValidListAndQueue+0x64>)
 80047d8:	f7fe f83a 	bl	8002850 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80047dc:	4813      	ldr	r0, [pc, #76]	; (800482c <prvCheckForValidListAndQueue+0x68>)
 80047de:	f7fe f837 	bl	8002850 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80047e2:	4b13      	ldr	r3, [pc, #76]	; (8004830 <prvCheckForValidListAndQueue+0x6c>)
 80047e4:	4a10      	ldr	r2, [pc, #64]	; (8004828 <prvCheckForValidListAndQueue+0x64>)
 80047e6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80047e8:	4b12      	ldr	r3, [pc, #72]	; (8004834 <prvCheckForValidListAndQueue+0x70>)
 80047ea:	4a10      	ldr	r2, [pc, #64]	; (800482c <prvCheckForValidListAndQueue+0x68>)
 80047ec:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80047ee:	2300      	movs	r3, #0
 80047f0:	9300      	str	r3, [sp, #0]
 80047f2:	4b11      	ldr	r3, [pc, #68]	; (8004838 <prvCheckForValidListAndQueue+0x74>)
 80047f4:	4a11      	ldr	r2, [pc, #68]	; (800483c <prvCheckForValidListAndQueue+0x78>)
 80047f6:	2110      	movs	r1, #16
 80047f8:	200a      	movs	r0, #10
 80047fa:	f7fe f945 	bl	8002a88 <xQueueGenericCreateStatic>
 80047fe:	4603      	mov	r3, r0
 8004800:	4a08      	ldr	r2, [pc, #32]	; (8004824 <prvCheckForValidListAndQueue+0x60>)
 8004802:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8004804:	4b07      	ldr	r3, [pc, #28]	; (8004824 <prvCheckForValidListAndQueue+0x60>)
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	2b00      	cmp	r3, #0
 800480a:	d005      	beq.n	8004818 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800480c:	4b05      	ldr	r3, [pc, #20]	; (8004824 <prvCheckForValidListAndQueue+0x60>)
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	490b      	ldr	r1, [pc, #44]	; (8004840 <prvCheckForValidListAndQueue+0x7c>)
 8004812:	4618      	mov	r0, r3
 8004814:	f7fe fd5e 	bl	80032d4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004818:	f000 f974 	bl	8004b04 <vPortExitCritical>
}
 800481c:	bf00      	nop
 800481e:	46bd      	mov	sp, r7
 8004820:	bd80      	pop	{r7, pc}
 8004822:	bf00      	nop
 8004824:	20000e0c 	.word	0x20000e0c
 8004828:	20000ddc 	.word	0x20000ddc
 800482c:	20000df0 	.word	0x20000df0
 8004830:	20000e04 	.word	0x20000e04
 8004834:	20000e08 	.word	0x20000e08
 8004838:	20000eb8 	.word	0x20000eb8
 800483c:	20000e18 	.word	0x20000e18
 8004840:	08005b68 	.word	0x08005b68

08004844 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8004844:	b480      	push	{r7}
 8004846:	b085      	sub	sp, #20
 8004848:	af00      	add	r7, sp, #0
 800484a:	60f8      	str	r0, [r7, #12]
 800484c:	60b9      	str	r1, [r7, #8]
 800484e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	3b04      	subs	r3, #4
 8004854:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800485c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	3b04      	subs	r3, #4
 8004862:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004864:	68bb      	ldr	r3, [r7, #8]
 8004866:	f023 0201 	bic.w	r2, r3, #1
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	3b04      	subs	r3, #4
 8004872:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004874:	4a0c      	ldr	r2, [pc, #48]	; (80048a8 <pxPortInitialiseStack+0x64>)
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	3b14      	subs	r3, #20
 800487e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004880:	687a      	ldr	r2, [r7, #4]
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	3b04      	subs	r3, #4
 800488a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	f06f 0202 	mvn.w	r2, #2
 8004892:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	3b20      	subs	r3, #32
 8004898:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800489a:	68fb      	ldr	r3, [r7, #12]
}
 800489c:	4618      	mov	r0, r3
 800489e:	3714      	adds	r7, #20
 80048a0:	46bd      	mov	sp, r7
 80048a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a6:	4770      	bx	lr
 80048a8:	080048ad 	.word	0x080048ad

080048ac <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80048ac:	b480      	push	{r7}
 80048ae:	b085      	sub	sp, #20
 80048b0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80048b2:	2300      	movs	r3, #0
 80048b4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80048b6:	4b12      	ldr	r3, [pc, #72]	; (8004900 <prvTaskExitError+0x54>)
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048be:	d00a      	beq.n	80048d6 <prvTaskExitError+0x2a>
	__asm volatile
 80048c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048c4:	f383 8811 	msr	BASEPRI, r3
 80048c8:	f3bf 8f6f 	isb	sy
 80048cc:	f3bf 8f4f 	dsb	sy
 80048d0:	60fb      	str	r3, [r7, #12]
}
 80048d2:	bf00      	nop
 80048d4:	e7fe      	b.n	80048d4 <prvTaskExitError+0x28>
	__asm volatile
 80048d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048da:	f383 8811 	msr	BASEPRI, r3
 80048de:	f3bf 8f6f 	isb	sy
 80048e2:	f3bf 8f4f 	dsb	sy
 80048e6:	60bb      	str	r3, [r7, #8]
}
 80048e8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80048ea:	bf00      	nop
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d0fc      	beq.n	80048ec <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80048f2:	bf00      	nop
 80048f4:	bf00      	nop
 80048f6:	3714      	adds	r7, #20
 80048f8:	46bd      	mov	sp, r7
 80048fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048fe:	4770      	bx	lr
 8004900:	2000000c 	.word	0x2000000c
	...

08004910 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004910:	4b07      	ldr	r3, [pc, #28]	; (8004930 <pxCurrentTCBConst2>)
 8004912:	6819      	ldr	r1, [r3, #0]
 8004914:	6808      	ldr	r0, [r1, #0]
 8004916:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800491a:	f380 8809 	msr	PSP, r0
 800491e:	f3bf 8f6f 	isb	sy
 8004922:	f04f 0000 	mov.w	r0, #0
 8004926:	f380 8811 	msr	BASEPRI, r0
 800492a:	4770      	bx	lr
 800492c:	f3af 8000 	nop.w

08004930 <pxCurrentTCBConst2>:
 8004930:	200008dc 	.word	0x200008dc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004934:	bf00      	nop
 8004936:	bf00      	nop

08004938 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8004938:	4808      	ldr	r0, [pc, #32]	; (800495c <prvPortStartFirstTask+0x24>)
 800493a:	6800      	ldr	r0, [r0, #0]
 800493c:	6800      	ldr	r0, [r0, #0]
 800493e:	f380 8808 	msr	MSP, r0
 8004942:	f04f 0000 	mov.w	r0, #0
 8004946:	f380 8814 	msr	CONTROL, r0
 800494a:	b662      	cpsie	i
 800494c:	b661      	cpsie	f
 800494e:	f3bf 8f4f 	dsb	sy
 8004952:	f3bf 8f6f 	isb	sy
 8004956:	df00      	svc	0
 8004958:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800495a:	bf00      	nop
 800495c:	e000ed08 	.word	0xe000ed08

08004960 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004960:	b580      	push	{r7, lr}
 8004962:	b086      	sub	sp, #24
 8004964:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8004966:	4b46      	ldr	r3, [pc, #280]	; (8004a80 <xPortStartScheduler+0x120>)
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	4a46      	ldr	r2, [pc, #280]	; (8004a84 <xPortStartScheduler+0x124>)
 800496c:	4293      	cmp	r3, r2
 800496e:	d10a      	bne.n	8004986 <xPortStartScheduler+0x26>
	__asm volatile
 8004970:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004974:	f383 8811 	msr	BASEPRI, r3
 8004978:	f3bf 8f6f 	isb	sy
 800497c:	f3bf 8f4f 	dsb	sy
 8004980:	613b      	str	r3, [r7, #16]
}
 8004982:	bf00      	nop
 8004984:	e7fe      	b.n	8004984 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8004986:	4b3e      	ldr	r3, [pc, #248]	; (8004a80 <xPortStartScheduler+0x120>)
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	4a3f      	ldr	r2, [pc, #252]	; (8004a88 <xPortStartScheduler+0x128>)
 800498c:	4293      	cmp	r3, r2
 800498e:	d10a      	bne.n	80049a6 <xPortStartScheduler+0x46>
	__asm volatile
 8004990:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004994:	f383 8811 	msr	BASEPRI, r3
 8004998:	f3bf 8f6f 	isb	sy
 800499c:	f3bf 8f4f 	dsb	sy
 80049a0:	60fb      	str	r3, [r7, #12]
}
 80049a2:	bf00      	nop
 80049a4:	e7fe      	b.n	80049a4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80049a6:	4b39      	ldr	r3, [pc, #228]	; (8004a8c <xPortStartScheduler+0x12c>)
 80049a8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80049aa:	697b      	ldr	r3, [r7, #20]
 80049ac:	781b      	ldrb	r3, [r3, #0]
 80049ae:	b2db      	uxtb	r3, r3
 80049b0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80049b2:	697b      	ldr	r3, [r7, #20]
 80049b4:	22ff      	movs	r2, #255	; 0xff
 80049b6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80049b8:	697b      	ldr	r3, [r7, #20]
 80049ba:	781b      	ldrb	r3, [r3, #0]
 80049bc:	b2db      	uxtb	r3, r3
 80049be:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80049c0:	78fb      	ldrb	r3, [r7, #3]
 80049c2:	b2db      	uxtb	r3, r3
 80049c4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80049c8:	b2da      	uxtb	r2, r3
 80049ca:	4b31      	ldr	r3, [pc, #196]	; (8004a90 <xPortStartScheduler+0x130>)
 80049cc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80049ce:	4b31      	ldr	r3, [pc, #196]	; (8004a94 <xPortStartScheduler+0x134>)
 80049d0:	2207      	movs	r2, #7
 80049d2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80049d4:	e009      	b.n	80049ea <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 80049d6:	4b2f      	ldr	r3, [pc, #188]	; (8004a94 <xPortStartScheduler+0x134>)
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	3b01      	subs	r3, #1
 80049dc:	4a2d      	ldr	r2, [pc, #180]	; (8004a94 <xPortStartScheduler+0x134>)
 80049de:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80049e0:	78fb      	ldrb	r3, [r7, #3]
 80049e2:	b2db      	uxtb	r3, r3
 80049e4:	005b      	lsls	r3, r3, #1
 80049e6:	b2db      	uxtb	r3, r3
 80049e8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80049ea:	78fb      	ldrb	r3, [r7, #3]
 80049ec:	b2db      	uxtb	r3, r3
 80049ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80049f2:	2b80      	cmp	r3, #128	; 0x80
 80049f4:	d0ef      	beq.n	80049d6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80049f6:	4b27      	ldr	r3, [pc, #156]	; (8004a94 <xPortStartScheduler+0x134>)
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	f1c3 0307 	rsb	r3, r3, #7
 80049fe:	2b04      	cmp	r3, #4
 8004a00:	d00a      	beq.n	8004a18 <xPortStartScheduler+0xb8>
	__asm volatile
 8004a02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a06:	f383 8811 	msr	BASEPRI, r3
 8004a0a:	f3bf 8f6f 	isb	sy
 8004a0e:	f3bf 8f4f 	dsb	sy
 8004a12:	60bb      	str	r3, [r7, #8]
}
 8004a14:	bf00      	nop
 8004a16:	e7fe      	b.n	8004a16 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004a18:	4b1e      	ldr	r3, [pc, #120]	; (8004a94 <xPortStartScheduler+0x134>)
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	021b      	lsls	r3, r3, #8
 8004a1e:	4a1d      	ldr	r2, [pc, #116]	; (8004a94 <xPortStartScheduler+0x134>)
 8004a20:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004a22:	4b1c      	ldr	r3, [pc, #112]	; (8004a94 <xPortStartScheduler+0x134>)
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004a2a:	4a1a      	ldr	r2, [pc, #104]	; (8004a94 <xPortStartScheduler+0x134>)
 8004a2c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	b2da      	uxtb	r2, r3
 8004a32:	697b      	ldr	r3, [r7, #20]
 8004a34:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8004a36:	4b18      	ldr	r3, [pc, #96]	; (8004a98 <xPortStartScheduler+0x138>)
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	4a17      	ldr	r2, [pc, #92]	; (8004a98 <xPortStartScheduler+0x138>)
 8004a3c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004a40:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004a42:	4b15      	ldr	r3, [pc, #84]	; (8004a98 <xPortStartScheduler+0x138>)
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	4a14      	ldr	r2, [pc, #80]	; (8004a98 <xPortStartScheduler+0x138>)
 8004a48:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8004a4c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8004a4e:	f000 f8dd 	bl	8004c0c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8004a52:	4b12      	ldr	r3, [pc, #72]	; (8004a9c <xPortStartScheduler+0x13c>)
 8004a54:	2200      	movs	r2, #0
 8004a56:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8004a58:	f000 f8fc 	bl	8004c54 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004a5c:	4b10      	ldr	r3, [pc, #64]	; (8004aa0 <xPortStartScheduler+0x140>)
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	4a0f      	ldr	r2, [pc, #60]	; (8004aa0 <xPortStartScheduler+0x140>)
 8004a62:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8004a66:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8004a68:	f7ff ff66 	bl	8004938 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8004a6c:	f7fe ffea 	bl	8003a44 <vTaskSwitchContext>
	prvTaskExitError();
 8004a70:	f7ff ff1c 	bl	80048ac <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8004a74:	2300      	movs	r3, #0
}
 8004a76:	4618      	mov	r0, r3
 8004a78:	3718      	adds	r7, #24
 8004a7a:	46bd      	mov	sp, r7
 8004a7c:	bd80      	pop	{r7, pc}
 8004a7e:	bf00      	nop
 8004a80:	e000ed00 	.word	0xe000ed00
 8004a84:	410fc271 	.word	0x410fc271
 8004a88:	410fc270 	.word	0x410fc270
 8004a8c:	e000e400 	.word	0xe000e400
 8004a90:	20000f08 	.word	0x20000f08
 8004a94:	20000f0c 	.word	0x20000f0c
 8004a98:	e000ed20 	.word	0xe000ed20
 8004a9c:	2000000c 	.word	0x2000000c
 8004aa0:	e000ef34 	.word	0xe000ef34

08004aa4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004aa4:	b480      	push	{r7}
 8004aa6:	b083      	sub	sp, #12
 8004aa8:	af00      	add	r7, sp, #0
	__asm volatile
 8004aaa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004aae:	f383 8811 	msr	BASEPRI, r3
 8004ab2:	f3bf 8f6f 	isb	sy
 8004ab6:	f3bf 8f4f 	dsb	sy
 8004aba:	607b      	str	r3, [r7, #4]
}
 8004abc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004abe:	4b0f      	ldr	r3, [pc, #60]	; (8004afc <vPortEnterCritical+0x58>)
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	3301      	adds	r3, #1
 8004ac4:	4a0d      	ldr	r2, [pc, #52]	; (8004afc <vPortEnterCritical+0x58>)
 8004ac6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8004ac8:	4b0c      	ldr	r3, [pc, #48]	; (8004afc <vPortEnterCritical+0x58>)
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	2b01      	cmp	r3, #1
 8004ace:	d10f      	bne.n	8004af0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004ad0:	4b0b      	ldr	r3, [pc, #44]	; (8004b00 <vPortEnterCritical+0x5c>)
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	b2db      	uxtb	r3, r3
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d00a      	beq.n	8004af0 <vPortEnterCritical+0x4c>
	__asm volatile
 8004ada:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ade:	f383 8811 	msr	BASEPRI, r3
 8004ae2:	f3bf 8f6f 	isb	sy
 8004ae6:	f3bf 8f4f 	dsb	sy
 8004aea:	603b      	str	r3, [r7, #0]
}
 8004aec:	bf00      	nop
 8004aee:	e7fe      	b.n	8004aee <vPortEnterCritical+0x4a>
	}
}
 8004af0:	bf00      	nop
 8004af2:	370c      	adds	r7, #12
 8004af4:	46bd      	mov	sp, r7
 8004af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004afa:	4770      	bx	lr
 8004afc:	2000000c 	.word	0x2000000c
 8004b00:	e000ed04 	.word	0xe000ed04

08004b04 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004b04:	b480      	push	{r7}
 8004b06:	b083      	sub	sp, #12
 8004b08:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8004b0a:	4b12      	ldr	r3, [pc, #72]	; (8004b54 <vPortExitCritical+0x50>)
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d10a      	bne.n	8004b28 <vPortExitCritical+0x24>
	__asm volatile
 8004b12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b16:	f383 8811 	msr	BASEPRI, r3
 8004b1a:	f3bf 8f6f 	isb	sy
 8004b1e:	f3bf 8f4f 	dsb	sy
 8004b22:	607b      	str	r3, [r7, #4]
}
 8004b24:	bf00      	nop
 8004b26:	e7fe      	b.n	8004b26 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8004b28:	4b0a      	ldr	r3, [pc, #40]	; (8004b54 <vPortExitCritical+0x50>)
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	3b01      	subs	r3, #1
 8004b2e:	4a09      	ldr	r2, [pc, #36]	; (8004b54 <vPortExitCritical+0x50>)
 8004b30:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8004b32:	4b08      	ldr	r3, [pc, #32]	; (8004b54 <vPortExitCritical+0x50>)
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d105      	bne.n	8004b46 <vPortExitCritical+0x42>
 8004b3a:	2300      	movs	r3, #0
 8004b3c:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004b3e:	683b      	ldr	r3, [r7, #0]
 8004b40:	f383 8811 	msr	BASEPRI, r3
}
 8004b44:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8004b46:	bf00      	nop
 8004b48:	370c      	adds	r7, #12
 8004b4a:	46bd      	mov	sp, r7
 8004b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b50:	4770      	bx	lr
 8004b52:	bf00      	nop
 8004b54:	2000000c 	.word	0x2000000c
	...

08004b60 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004b60:	f3ef 8009 	mrs	r0, PSP
 8004b64:	f3bf 8f6f 	isb	sy
 8004b68:	4b15      	ldr	r3, [pc, #84]	; (8004bc0 <pxCurrentTCBConst>)
 8004b6a:	681a      	ldr	r2, [r3, #0]
 8004b6c:	f01e 0f10 	tst.w	lr, #16
 8004b70:	bf08      	it	eq
 8004b72:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004b76:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b7a:	6010      	str	r0, [r2, #0]
 8004b7c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004b80:	f04f 0050 	mov.w	r0, #80	; 0x50
 8004b84:	f380 8811 	msr	BASEPRI, r0
 8004b88:	f3bf 8f4f 	dsb	sy
 8004b8c:	f3bf 8f6f 	isb	sy
 8004b90:	f7fe ff58 	bl	8003a44 <vTaskSwitchContext>
 8004b94:	f04f 0000 	mov.w	r0, #0
 8004b98:	f380 8811 	msr	BASEPRI, r0
 8004b9c:	bc09      	pop	{r0, r3}
 8004b9e:	6819      	ldr	r1, [r3, #0]
 8004ba0:	6808      	ldr	r0, [r1, #0]
 8004ba2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004ba6:	f01e 0f10 	tst.w	lr, #16
 8004baa:	bf08      	it	eq
 8004bac:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004bb0:	f380 8809 	msr	PSP, r0
 8004bb4:	f3bf 8f6f 	isb	sy
 8004bb8:	4770      	bx	lr
 8004bba:	bf00      	nop
 8004bbc:	f3af 8000 	nop.w

08004bc0 <pxCurrentTCBConst>:
 8004bc0:	200008dc 	.word	0x200008dc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004bc4:	bf00      	nop
 8004bc6:	bf00      	nop

08004bc8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004bc8:	b580      	push	{r7, lr}
 8004bca:	b082      	sub	sp, #8
 8004bcc:	af00      	add	r7, sp, #0
	__asm volatile
 8004bce:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004bd2:	f383 8811 	msr	BASEPRI, r3
 8004bd6:	f3bf 8f6f 	isb	sy
 8004bda:	f3bf 8f4f 	dsb	sy
 8004bde:	607b      	str	r3, [r7, #4]
}
 8004be0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004be2:	f7fe fe75 	bl	80038d0 <xTaskIncrementTick>
 8004be6:	4603      	mov	r3, r0
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d003      	beq.n	8004bf4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004bec:	4b06      	ldr	r3, [pc, #24]	; (8004c08 <xPortSysTickHandler+0x40>)
 8004bee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004bf2:	601a      	str	r2, [r3, #0]
 8004bf4:	2300      	movs	r3, #0
 8004bf6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004bf8:	683b      	ldr	r3, [r7, #0]
 8004bfa:	f383 8811 	msr	BASEPRI, r3
}
 8004bfe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8004c00:	bf00      	nop
 8004c02:	3708      	adds	r7, #8
 8004c04:	46bd      	mov	sp, r7
 8004c06:	bd80      	pop	{r7, pc}
 8004c08:	e000ed04 	.word	0xe000ed04

08004c0c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8004c0c:	b480      	push	{r7}
 8004c0e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004c10:	4b0b      	ldr	r3, [pc, #44]	; (8004c40 <vPortSetupTimerInterrupt+0x34>)
 8004c12:	2200      	movs	r2, #0
 8004c14:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004c16:	4b0b      	ldr	r3, [pc, #44]	; (8004c44 <vPortSetupTimerInterrupt+0x38>)
 8004c18:	2200      	movs	r2, #0
 8004c1a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8004c1c:	4b0a      	ldr	r3, [pc, #40]	; (8004c48 <vPortSetupTimerInterrupt+0x3c>)
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	4a0a      	ldr	r2, [pc, #40]	; (8004c4c <vPortSetupTimerInterrupt+0x40>)
 8004c22:	fba2 2303 	umull	r2, r3, r2, r3
 8004c26:	099b      	lsrs	r3, r3, #6
 8004c28:	4a09      	ldr	r2, [pc, #36]	; (8004c50 <vPortSetupTimerInterrupt+0x44>)
 8004c2a:	3b01      	subs	r3, #1
 8004c2c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8004c2e:	4b04      	ldr	r3, [pc, #16]	; (8004c40 <vPortSetupTimerInterrupt+0x34>)
 8004c30:	2207      	movs	r2, #7
 8004c32:	601a      	str	r2, [r3, #0]
}
 8004c34:	bf00      	nop
 8004c36:	46bd      	mov	sp, r7
 8004c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c3c:	4770      	bx	lr
 8004c3e:	bf00      	nop
 8004c40:	e000e010 	.word	0xe000e010
 8004c44:	e000e018 	.word	0xe000e018
 8004c48:	20000000 	.word	0x20000000
 8004c4c:	10624dd3 	.word	0x10624dd3
 8004c50:	e000e014 	.word	0xe000e014

08004c54 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8004c54:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8004c64 <vPortEnableVFP+0x10>
 8004c58:	6801      	ldr	r1, [r0, #0]
 8004c5a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8004c5e:	6001      	str	r1, [r0, #0]
 8004c60:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8004c62:	bf00      	nop
 8004c64:	e000ed88 	.word	0xe000ed88

08004c68 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8004c68:	b480      	push	{r7}
 8004c6a:	b085      	sub	sp, #20
 8004c6c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8004c6e:	f3ef 8305 	mrs	r3, IPSR
 8004c72:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	2b0f      	cmp	r3, #15
 8004c78:	d914      	bls.n	8004ca4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8004c7a:	4a17      	ldr	r2, [pc, #92]	; (8004cd8 <vPortValidateInterruptPriority+0x70>)
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	4413      	add	r3, r2
 8004c80:	781b      	ldrb	r3, [r3, #0]
 8004c82:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8004c84:	4b15      	ldr	r3, [pc, #84]	; (8004cdc <vPortValidateInterruptPriority+0x74>)
 8004c86:	781b      	ldrb	r3, [r3, #0]
 8004c88:	7afa      	ldrb	r2, [r7, #11]
 8004c8a:	429a      	cmp	r2, r3
 8004c8c:	d20a      	bcs.n	8004ca4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8004c8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c92:	f383 8811 	msr	BASEPRI, r3
 8004c96:	f3bf 8f6f 	isb	sy
 8004c9a:	f3bf 8f4f 	dsb	sy
 8004c9e:	607b      	str	r3, [r7, #4]
}
 8004ca0:	bf00      	nop
 8004ca2:	e7fe      	b.n	8004ca2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8004ca4:	4b0e      	ldr	r3, [pc, #56]	; (8004ce0 <vPortValidateInterruptPriority+0x78>)
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004cac:	4b0d      	ldr	r3, [pc, #52]	; (8004ce4 <vPortValidateInterruptPriority+0x7c>)
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	429a      	cmp	r2, r3
 8004cb2:	d90a      	bls.n	8004cca <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8004cb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004cb8:	f383 8811 	msr	BASEPRI, r3
 8004cbc:	f3bf 8f6f 	isb	sy
 8004cc0:	f3bf 8f4f 	dsb	sy
 8004cc4:	603b      	str	r3, [r7, #0]
}
 8004cc6:	bf00      	nop
 8004cc8:	e7fe      	b.n	8004cc8 <vPortValidateInterruptPriority+0x60>
	}
 8004cca:	bf00      	nop
 8004ccc:	3714      	adds	r7, #20
 8004cce:	46bd      	mov	sp, r7
 8004cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd4:	4770      	bx	lr
 8004cd6:	bf00      	nop
 8004cd8:	e000e3f0 	.word	0xe000e3f0
 8004cdc:	20000f08 	.word	0x20000f08
 8004ce0:	e000ed0c 	.word	0xe000ed0c
 8004ce4:	20000f0c 	.word	0x20000f0c

08004ce8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8004ce8:	b580      	push	{r7, lr}
 8004cea:	b08a      	sub	sp, #40	; 0x28
 8004cec:	af00      	add	r7, sp, #0
 8004cee:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8004cf0:	2300      	movs	r3, #0
 8004cf2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8004cf4:	f7fe fd30 	bl	8003758 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8004cf8:	4b5b      	ldr	r3, [pc, #364]	; (8004e68 <pvPortMalloc+0x180>)
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d101      	bne.n	8004d04 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8004d00:	f000 f920 	bl	8004f44 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004d04:	4b59      	ldr	r3, [pc, #356]	; (8004e6c <pvPortMalloc+0x184>)
 8004d06:	681a      	ldr	r2, [r3, #0]
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	4013      	ands	r3, r2
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	f040 8093 	bne.w	8004e38 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d01d      	beq.n	8004d54 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8004d18:	2208      	movs	r2, #8
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	4413      	add	r3, r2
 8004d1e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	f003 0307 	and.w	r3, r3, #7
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d014      	beq.n	8004d54 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	f023 0307 	bic.w	r3, r3, #7
 8004d30:	3308      	adds	r3, #8
 8004d32:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	f003 0307 	and.w	r3, r3, #7
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d00a      	beq.n	8004d54 <pvPortMalloc+0x6c>
	__asm volatile
 8004d3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d42:	f383 8811 	msr	BASEPRI, r3
 8004d46:	f3bf 8f6f 	isb	sy
 8004d4a:	f3bf 8f4f 	dsb	sy
 8004d4e:	617b      	str	r3, [r7, #20]
}
 8004d50:	bf00      	nop
 8004d52:	e7fe      	b.n	8004d52 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d06e      	beq.n	8004e38 <pvPortMalloc+0x150>
 8004d5a:	4b45      	ldr	r3, [pc, #276]	; (8004e70 <pvPortMalloc+0x188>)
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	687a      	ldr	r2, [r7, #4]
 8004d60:	429a      	cmp	r2, r3
 8004d62:	d869      	bhi.n	8004e38 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8004d64:	4b43      	ldr	r3, [pc, #268]	; (8004e74 <pvPortMalloc+0x18c>)
 8004d66:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8004d68:	4b42      	ldr	r3, [pc, #264]	; (8004e74 <pvPortMalloc+0x18c>)
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004d6e:	e004      	b.n	8004d7a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8004d70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d72:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8004d74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004d7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d7c:	685b      	ldr	r3, [r3, #4]
 8004d7e:	687a      	ldr	r2, [r7, #4]
 8004d80:	429a      	cmp	r2, r3
 8004d82:	d903      	bls.n	8004d8c <pvPortMalloc+0xa4>
 8004d84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d1f1      	bne.n	8004d70 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8004d8c:	4b36      	ldr	r3, [pc, #216]	; (8004e68 <pvPortMalloc+0x180>)
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004d92:	429a      	cmp	r2, r3
 8004d94:	d050      	beq.n	8004e38 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004d96:	6a3b      	ldr	r3, [r7, #32]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	2208      	movs	r2, #8
 8004d9c:	4413      	add	r3, r2
 8004d9e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004da0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004da2:	681a      	ldr	r2, [r3, #0]
 8004da4:	6a3b      	ldr	r3, [r7, #32]
 8004da6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004da8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004daa:	685a      	ldr	r2, [r3, #4]
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	1ad2      	subs	r2, r2, r3
 8004db0:	2308      	movs	r3, #8
 8004db2:	005b      	lsls	r3, r3, #1
 8004db4:	429a      	cmp	r2, r3
 8004db6:	d91f      	bls.n	8004df8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004db8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	4413      	add	r3, r2
 8004dbe:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004dc0:	69bb      	ldr	r3, [r7, #24]
 8004dc2:	f003 0307 	and.w	r3, r3, #7
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d00a      	beq.n	8004de0 <pvPortMalloc+0xf8>
	__asm volatile
 8004dca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004dce:	f383 8811 	msr	BASEPRI, r3
 8004dd2:	f3bf 8f6f 	isb	sy
 8004dd6:	f3bf 8f4f 	dsb	sy
 8004dda:	613b      	str	r3, [r7, #16]
}
 8004ddc:	bf00      	nop
 8004dde:	e7fe      	b.n	8004dde <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004de0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004de2:	685a      	ldr	r2, [r3, #4]
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	1ad2      	subs	r2, r2, r3
 8004de8:	69bb      	ldr	r3, [r7, #24]
 8004dea:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8004dec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dee:	687a      	ldr	r2, [r7, #4]
 8004df0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004df2:	69b8      	ldr	r0, [r7, #24]
 8004df4:	f000 f908 	bl	8005008 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004df8:	4b1d      	ldr	r3, [pc, #116]	; (8004e70 <pvPortMalloc+0x188>)
 8004dfa:	681a      	ldr	r2, [r3, #0]
 8004dfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dfe:	685b      	ldr	r3, [r3, #4]
 8004e00:	1ad3      	subs	r3, r2, r3
 8004e02:	4a1b      	ldr	r2, [pc, #108]	; (8004e70 <pvPortMalloc+0x188>)
 8004e04:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004e06:	4b1a      	ldr	r3, [pc, #104]	; (8004e70 <pvPortMalloc+0x188>)
 8004e08:	681a      	ldr	r2, [r3, #0]
 8004e0a:	4b1b      	ldr	r3, [pc, #108]	; (8004e78 <pvPortMalloc+0x190>)
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	429a      	cmp	r2, r3
 8004e10:	d203      	bcs.n	8004e1a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8004e12:	4b17      	ldr	r3, [pc, #92]	; (8004e70 <pvPortMalloc+0x188>)
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	4a18      	ldr	r2, [pc, #96]	; (8004e78 <pvPortMalloc+0x190>)
 8004e18:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004e1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e1c:	685a      	ldr	r2, [r3, #4]
 8004e1e:	4b13      	ldr	r3, [pc, #76]	; (8004e6c <pvPortMalloc+0x184>)
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	431a      	orrs	r2, r3
 8004e24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e26:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8004e28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e2a:	2200      	movs	r2, #0
 8004e2c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8004e2e:	4b13      	ldr	r3, [pc, #76]	; (8004e7c <pvPortMalloc+0x194>)
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	3301      	adds	r3, #1
 8004e34:	4a11      	ldr	r2, [pc, #68]	; (8004e7c <pvPortMalloc+0x194>)
 8004e36:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8004e38:	f7fe fc9c 	bl	8003774 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004e3c:	69fb      	ldr	r3, [r7, #28]
 8004e3e:	f003 0307 	and.w	r3, r3, #7
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d00a      	beq.n	8004e5c <pvPortMalloc+0x174>
	__asm volatile
 8004e46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e4a:	f383 8811 	msr	BASEPRI, r3
 8004e4e:	f3bf 8f6f 	isb	sy
 8004e52:	f3bf 8f4f 	dsb	sy
 8004e56:	60fb      	str	r3, [r7, #12]
}
 8004e58:	bf00      	nop
 8004e5a:	e7fe      	b.n	8004e5a <pvPortMalloc+0x172>
	return pvReturn;
 8004e5c:	69fb      	ldr	r3, [r7, #28]
}
 8004e5e:	4618      	mov	r0, r3
 8004e60:	3728      	adds	r7, #40	; 0x28
 8004e62:	46bd      	mov	sp, r7
 8004e64:	bd80      	pop	{r7, pc}
 8004e66:	bf00      	nop
 8004e68:	20004b18 	.word	0x20004b18
 8004e6c:	20004b2c 	.word	0x20004b2c
 8004e70:	20004b1c 	.word	0x20004b1c
 8004e74:	20004b10 	.word	0x20004b10
 8004e78:	20004b20 	.word	0x20004b20
 8004e7c:	20004b24 	.word	0x20004b24

08004e80 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8004e80:	b580      	push	{r7, lr}
 8004e82:	b086      	sub	sp, #24
 8004e84:	af00      	add	r7, sp, #0
 8004e86:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d04d      	beq.n	8004f2e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8004e92:	2308      	movs	r3, #8
 8004e94:	425b      	negs	r3, r3
 8004e96:	697a      	ldr	r2, [r7, #20]
 8004e98:	4413      	add	r3, r2
 8004e9a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8004e9c:	697b      	ldr	r3, [r7, #20]
 8004e9e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004ea0:	693b      	ldr	r3, [r7, #16]
 8004ea2:	685a      	ldr	r2, [r3, #4]
 8004ea4:	4b24      	ldr	r3, [pc, #144]	; (8004f38 <vPortFree+0xb8>)
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	4013      	ands	r3, r2
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d10a      	bne.n	8004ec4 <vPortFree+0x44>
	__asm volatile
 8004eae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004eb2:	f383 8811 	msr	BASEPRI, r3
 8004eb6:	f3bf 8f6f 	isb	sy
 8004eba:	f3bf 8f4f 	dsb	sy
 8004ebe:	60fb      	str	r3, [r7, #12]
}
 8004ec0:	bf00      	nop
 8004ec2:	e7fe      	b.n	8004ec2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004ec4:	693b      	ldr	r3, [r7, #16]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d00a      	beq.n	8004ee2 <vPortFree+0x62>
	__asm volatile
 8004ecc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ed0:	f383 8811 	msr	BASEPRI, r3
 8004ed4:	f3bf 8f6f 	isb	sy
 8004ed8:	f3bf 8f4f 	dsb	sy
 8004edc:	60bb      	str	r3, [r7, #8]
}
 8004ede:	bf00      	nop
 8004ee0:	e7fe      	b.n	8004ee0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8004ee2:	693b      	ldr	r3, [r7, #16]
 8004ee4:	685a      	ldr	r2, [r3, #4]
 8004ee6:	4b14      	ldr	r3, [pc, #80]	; (8004f38 <vPortFree+0xb8>)
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	4013      	ands	r3, r2
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d01e      	beq.n	8004f2e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8004ef0:	693b      	ldr	r3, [r7, #16]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d11a      	bne.n	8004f2e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004ef8:	693b      	ldr	r3, [r7, #16]
 8004efa:	685a      	ldr	r2, [r3, #4]
 8004efc:	4b0e      	ldr	r3, [pc, #56]	; (8004f38 <vPortFree+0xb8>)
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	43db      	mvns	r3, r3
 8004f02:	401a      	ands	r2, r3
 8004f04:	693b      	ldr	r3, [r7, #16]
 8004f06:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8004f08:	f7fe fc26 	bl	8003758 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8004f0c:	693b      	ldr	r3, [r7, #16]
 8004f0e:	685a      	ldr	r2, [r3, #4]
 8004f10:	4b0a      	ldr	r3, [pc, #40]	; (8004f3c <vPortFree+0xbc>)
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	4413      	add	r3, r2
 8004f16:	4a09      	ldr	r2, [pc, #36]	; (8004f3c <vPortFree+0xbc>)
 8004f18:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004f1a:	6938      	ldr	r0, [r7, #16]
 8004f1c:	f000 f874 	bl	8005008 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8004f20:	4b07      	ldr	r3, [pc, #28]	; (8004f40 <vPortFree+0xc0>)
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	3301      	adds	r3, #1
 8004f26:	4a06      	ldr	r2, [pc, #24]	; (8004f40 <vPortFree+0xc0>)
 8004f28:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8004f2a:	f7fe fc23 	bl	8003774 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8004f2e:	bf00      	nop
 8004f30:	3718      	adds	r7, #24
 8004f32:	46bd      	mov	sp, r7
 8004f34:	bd80      	pop	{r7, pc}
 8004f36:	bf00      	nop
 8004f38:	20004b2c 	.word	0x20004b2c
 8004f3c:	20004b1c 	.word	0x20004b1c
 8004f40:	20004b28 	.word	0x20004b28

08004f44 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8004f44:	b480      	push	{r7}
 8004f46:	b085      	sub	sp, #20
 8004f48:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8004f4a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8004f4e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8004f50:	4b27      	ldr	r3, [pc, #156]	; (8004ff0 <prvHeapInit+0xac>)
 8004f52:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	f003 0307 	and.w	r3, r3, #7
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d00c      	beq.n	8004f78 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	3307      	adds	r3, #7
 8004f62:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	f023 0307 	bic.w	r3, r3, #7
 8004f6a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8004f6c:	68ba      	ldr	r2, [r7, #8]
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	1ad3      	subs	r3, r2, r3
 8004f72:	4a1f      	ldr	r2, [pc, #124]	; (8004ff0 <prvHeapInit+0xac>)
 8004f74:	4413      	add	r3, r2
 8004f76:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004f7c:	4a1d      	ldr	r2, [pc, #116]	; (8004ff4 <prvHeapInit+0xb0>)
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8004f82:	4b1c      	ldr	r3, [pc, #112]	; (8004ff4 <prvHeapInit+0xb0>)
 8004f84:	2200      	movs	r2, #0
 8004f86:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	68ba      	ldr	r2, [r7, #8]
 8004f8c:	4413      	add	r3, r2
 8004f8e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8004f90:	2208      	movs	r2, #8
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	1a9b      	subs	r3, r3, r2
 8004f96:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	f023 0307 	bic.w	r3, r3, #7
 8004f9e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	4a15      	ldr	r2, [pc, #84]	; (8004ff8 <prvHeapInit+0xb4>)
 8004fa4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8004fa6:	4b14      	ldr	r3, [pc, #80]	; (8004ff8 <prvHeapInit+0xb4>)
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	2200      	movs	r2, #0
 8004fac:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8004fae:	4b12      	ldr	r3, [pc, #72]	; (8004ff8 <prvHeapInit+0xb4>)
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	2200      	movs	r2, #0
 8004fb4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8004fba:	683b      	ldr	r3, [r7, #0]
 8004fbc:	68fa      	ldr	r2, [r7, #12]
 8004fbe:	1ad2      	subs	r2, r2, r3
 8004fc0:	683b      	ldr	r3, [r7, #0]
 8004fc2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004fc4:	4b0c      	ldr	r3, [pc, #48]	; (8004ff8 <prvHeapInit+0xb4>)
 8004fc6:	681a      	ldr	r2, [r3, #0]
 8004fc8:	683b      	ldr	r3, [r7, #0]
 8004fca:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004fcc:	683b      	ldr	r3, [r7, #0]
 8004fce:	685b      	ldr	r3, [r3, #4]
 8004fd0:	4a0a      	ldr	r2, [pc, #40]	; (8004ffc <prvHeapInit+0xb8>)
 8004fd2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004fd4:	683b      	ldr	r3, [r7, #0]
 8004fd6:	685b      	ldr	r3, [r3, #4]
 8004fd8:	4a09      	ldr	r2, [pc, #36]	; (8005000 <prvHeapInit+0xbc>)
 8004fda:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8004fdc:	4b09      	ldr	r3, [pc, #36]	; (8005004 <prvHeapInit+0xc0>)
 8004fde:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8004fe2:	601a      	str	r2, [r3, #0]
}
 8004fe4:	bf00      	nop
 8004fe6:	3714      	adds	r7, #20
 8004fe8:	46bd      	mov	sp, r7
 8004fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fee:	4770      	bx	lr
 8004ff0:	20000f10 	.word	0x20000f10
 8004ff4:	20004b10 	.word	0x20004b10
 8004ff8:	20004b18 	.word	0x20004b18
 8004ffc:	20004b20 	.word	0x20004b20
 8005000:	20004b1c 	.word	0x20004b1c
 8005004:	20004b2c 	.word	0x20004b2c

08005008 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005008:	b480      	push	{r7}
 800500a:	b085      	sub	sp, #20
 800500c:	af00      	add	r7, sp, #0
 800500e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005010:	4b28      	ldr	r3, [pc, #160]	; (80050b4 <prvInsertBlockIntoFreeList+0xac>)
 8005012:	60fb      	str	r3, [r7, #12]
 8005014:	e002      	b.n	800501c <prvInsertBlockIntoFreeList+0x14>
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	60fb      	str	r3, [r7, #12]
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	687a      	ldr	r2, [r7, #4]
 8005022:	429a      	cmp	r2, r3
 8005024:	d8f7      	bhi.n	8005016 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	685b      	ldr	r3, [r3, #4]
 800502e:	68ba      	ldr	r2, [r7, #8]
 8005030:	4413      	add	r3, r2
 8005032:	687a      	ldr	r2, [r7, #4]
 8005034:	429a      	cmp	r2, r3
 8005036:	d108      	bne.n	800504a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	685a      	ldr	r2, [r3, #4]
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	685b      	ldr	r3, [r3, #4]
 8005040:	441a      	add	r2, r3
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	685b      	ldr	r3, [r3, #4]
 8005052:	68ba      	ldr	r2, [r7, #8]
 8005054:	441a      	add	r2, r3
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	429a      	cmp	r2, r3
 800505c:	d118      	bne.n	8005090 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	681a      	ldr	r2, [r3, #0]
 8005062:	4b15      	ldr	r3, [pc, #84]	; (80050b8 <prvInsertBlockIntoFreeList+0xb0>)
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	429a      	cmp	r2, r3
 8005068:	d00d      	beq.n	8005086 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	685a      	ldr	r2, [r3, #4]
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	685b      	ldr	r3, [r3, #4]
 8005074:	441a      	add	r2, r3
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	681a      	ldr	r2, [r3, #0]
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	601a      	str	r2, [r3, #0]
 8005084:	e008      	b.n	8005098 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8005086:	4b0c      	ldr	r3, [pc, #48]	; (80050b8 <prvInsertBlockIntoFreeList+0xb0>)
 8005088:	681a      	ldr	r2, [r3, #0]
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	601a      	str	r2, [r3, #0]
 800508e:	e003      	b.n	8005098 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	681a      	ldr	r2, [r3, #0]
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005098:	68fa      	ldr	r2, [r7, #12]
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	429a      	cmp	r2, r3
 800509e:	d002      	beq.n	80050a6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	687a      	ldr	r2, [r7, #4]
 80050a4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80050a6:	bf00      	nop
 80050a8:	3714      	adds	r7, #20
 80050aa:	46bd      	mov	sp, r7
 80050ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050b0:	4770      	bx	lr
 80050b2:	bf00      	nop
 80050b4:	20004b10 	.word	0x20004b10
 80050b8:	20004b18 	.word	0x20004b18

080050bc <__errno>:
 80050bc:	4b01      	ldr	r3, [pc, #4]	; (80050c4 <__errno+0x8>)
 80050be:	6818      	ldr	r0, [r3, #0]
 80050c0:	4770      	bx	lr
 80050c2:	bf00      	nop
 80050c4:	20000010 	.word	0x20000010

080050c8 <__libc_init_array>:
 80050c8:	b570      	push	{r4, r5, r6, lr}
 80050ca:	4d0d      	ldr	r5, [pc, #52]	; (8005100 <__libc_init_array+0x38>)
 80050cc:	4c0d      	ldr	r4, [pc, #52]	; (8005104 <__libc_init_array+0x3c>)
 80050ce:	1b64      	subs	r4, r4, r5
 80050d0:	10a4      	asrs	r4, r4, #2
 80050d2:	2600      	movs	r6, #0
 80050d4:	42a6      	cmp	r6, r4
 80050d6:	d109      	bne.n	80050ec <__libc_init_array+0x24>
 80050d8:	4d0b      	ldr	r5, [pc, #44]	; (8005108 <__libc_init_array+0x40>)
 80050da:	4c0c      	ldr	r4, [pc, #48]	; (800510c <__libc_init_array+0x44>)
 80050dc:	f000 fcf8 	bl	8005ad0 <_init>
 80050e0:	1b64      	subs	r4, r4, r5
 80050e2:	10a4      	asrs	r4, r4, #2
 80050e4:	2600      	movs	r6, #0
 80050e6:	42a6      	cmp	r6, r4
 80050e8:	d105      	bne.n	80050f6 <__libc_init_array+0x2e>
 80050ea:	bd70      	pop	{r4, r5, r6, pc}
 80050ec:	f855 3b04 	ldr.w	r3, [r5], #4
 80050f0:	4798      	blx	r3
 80050f2:	3601      	adds	r6, #1
 80050f4:	e7ee      	b.n	80050d4 <__libc_init_array+0xc>
 80050f6:	f855 3b04 	ldr.w	r3, [r5], #4
 80050fa:	4798      	blx	r3
 80050fc:	3601      	adds	r6, #1
 80050fe:	e7f2      	b.n	80050e6 <__libc_init_array+0x1e>
 8005100:	08005c24 	.word	0x08005c24
 8005104:	08005c24 	.word	0x08005c24
 8005108:	08005c24 	.word	0x08005c24
 800510c:	08005c28 	.word	0x08005c28

08005110 <__retarget_lock_acquire_recursive>:
 8005110:	4770      	bx	lr

08005112 <__retarget_lock_release_recursive>:
 8005112:	4770      	bx	lr

08005114 <memcpy>:
 8005114:	440a      	add	r2, r1
 8005116:	4291      	cmp	r1, r2
 8005118:	f100 33ff 	add.w	r3, r0, #4294967295
 800511c:	d100      	bne.n	8005120 <memcpy+0xc>
 800511e:	4770      	bx	lr
 8005120:	b510      	push	{r4, lr}
 8005122:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005126:	f803 4f01 	strb.w	r4, [r3, #1]!
 800512a:	4291      	cmp	r1, r2
 800512c:	d1f9      	bne.n	8005122 <memcpy+0xe>
 800512e:	bd10      	pop	{r4, pc}

08005130 <memset>:
 8005130:	4402      	add	r2, r0
 8005132:	4603      	mov	r3, r0
 8005134:	4293      	cmp	r3, r2
 8005136:	d100      	bne.n	800513a <memset+0xa>
 8005138:	4770      	bx	lr
 800513a:	f803 1b01 	strb.w	r1, [r3], #1
 800513e:	e7f9      	b.n	8005134 <memset+0x4>

08005140 <sbrk_aligned>:
 8005140:	b570      	push	{r4, r5, r6, lr}
 8005142:	4e0e      	ldr	r6, [pc, #56]	; (800517c <sbrk_aligned+0x3c>)
 8005144:	460c      	mov	r4, r1
 8005146:	6831      	ldr	r1, [r6, #0]
 8005148:	4605      	mov	r5, r0
 800514a:	b911      	cbnz	r1, 8005152 <sbrk_aligned+0x12>
 800514c:	f000 f8f6 	bl	800533c <_sbrk_r>
 8005150:	6030      	str	r0, [r6, #0]
 8005152:	4621      	mov	r1, r4
 8005154:	4628      	mov	r0, r5
 8005156:	f000 f8f1 	bl	800533c <_sbrk_r>
 800515a:	1c43      	adds	r3, r0, #1
 800515c:	d00a      	beq.n	8005174 <sbrk_aligned+0x34>
 800515e:	1cc4      	adds	r4, r0, #3
 8005160:	f024 0403 	bic.w	r4, r4, #3
 8005164:	42a0      	cmp	r0, r4
 8005166:	d007      	beq.n	8005178 <sbrk_aligned+0x38>
 8005168:	1a21      	subs	r1, r4, r0
 800516a:	4628      	mov	r0, r5
 800516c:	f000 f8e6 	bl	800533c <_sbrk_r>
 8005170:	3001      	adds	r0, #1
 8005172:	d101      	bne.n	8005178 <sbrk_aligned+0x38>
 8005174:	f04f 34ff 	mov.w	r4, #4294967295
 8005178:	4620      	mov	r0, r4
 800517a:	bd70      	pop	{r4, r5, r6, pc}
 800517c:	20004b38 	.word	0x20004b38

08005180 <_malloc_r>:
 8005180:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005184:	1ccd      	adds	r5, r1, #3
 8005186:	f025 0503 	bic.w	r5, r5, #3
 800518a:	3508      	adds	r5, #8
 800518c:	2d0c      	cmp	r5, #12
 800518e:	bf38      	it	cc
 8005190:	250c      	movcc	r5, #12
 8005192:	2d00      	cmp	r5, #0
 8005194:	4607      	mov	r7, r0
 8005196:	db01      	blt.n	800519c <_malloc_r+0x1c>
 8005198:	42a9      	cmp	r1, r5
 800519a:	d905      	bls.n	80051a8 <_malloc_r+0x28>
 800519c:	230c      	movs	r3, #12
 800519e:	603b      	str	r3, [r7, #0]
 80051a0:	2600      	movs	r6, #0
 80051a2:	4630      	mov	r0, r6
 80051a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80051a8:	4e2e      	ldr	r6, [pc, #184]	; (8005264 <_malloc_r+0xe4>)
 80051aa:	f000 f8f7 	bl	800539c <__malloc_lock>
 80051ae:	6833      	ldr	r3, [r6, #0]
 80051b0:	461c      	mov	r4, r3
 80051b2:	bb34      	cbnz	r4, 8005202 <_malloc_r+0x82>
 80051b4:	4629      	mov	r1, r5
 80051b6:	4638      	mov	r0, r7
 80051b8:	f7ff ffc2 	bl	8005140 <sbrk_aligned>
 80051bc:	1c43      	adds	r3, r0, #1
 80051be:	4604      	mov	r4, r0
 80051c0:	d14d      	bne.n	800525e <_malloc_r+0xde>
 80051c2:	6834      	ldr	r4, [r6, #0]
 80051c4:	4626      	mov	r6, r4
 80051c6:	2e00      	cmp	r6, #0
 80051c8:	d140      	bne.n	800524c <_malloc_r+0xcc>
 80051ca:	6823      	ldr	r3, [r4, #0]
 80051cc:	4631      	mov	r1, r6
 80051ce:	4638      	mov	r0, r7
 80051d0:	eb04 0803 	add.w	r8, r4, r3
 80051d4:	f000 f8b2 	bl	800533c <_sbrk_r>
 80051d8:	4580      	cmp	r8, r0
 80051da:	d13a      	bne.n	8005252 <_malloc_r+0xd2>
 80051dc:	6821      	ldr	r1, [r4, #0]
 80051de:	3503      	adds	r5, #3
 80051e0:	1a6d      	subs	r5, r5, r1
 80051e2:	f025 0503 	bic.w	r5, r5, #3
 80051e6:	3508      	adds	r5, #8
 80051e8:	2d0c      	cmp	r5, #12
 80051ea:	bf38      	it	cc
 80051ec:	250c      	movcc	r5, #12
 80051ee:	4629      	mov	r1, r5
 80051f0:	4638      	mov	r0, r7
 80051f2:	f7ff ffa5 	bl	8005140 <sbrk_aligned>
 80051f6:	3001      	adds	r0, #1
 80051f8:	d02b      	beq.n	8005252 <_malloc_r+0xd2>
 80051fa:	6823      	ldr	r3, [r4, #0]
 80051fc:	442b      	add	r3, r5
 80051fe:	6023      	str	r3, [r4, #0]
 8005200:	e00e      	b.n	8005220 <_malloc_r+0xa0>
 8005202:	6822      	ldr	r2, [r4, #0]
 8005204:	1b52      	subs	r2, r2, r5
 8005206:	d41e      	bmi.n	8005246 <_malloc_r+0xc6>
 8005208:	2a0b      	cmp	r2, #11
 800520a:	d916      	bls.n	800523a <_malloc_r+0xba>
 800520c:	1961      	adds	r1, r4, r5
 800520e:	42a3      	cmp	r3, r4
 8005210:	6025      	str	r5, [r4, #0]
 8005212:	bf18      	it	ne
 8005214:	6059      	strne	r1, [r3, #4]
 8005216:	6863      	ldr	r3, [r4, #4]
 8005218:	bf08      	it	eq
 800521a:	6031      	streq	r1, [r6, #0]
 800521c:	5162      	str	r2, [r4, r5]
 800521e:	604b      	str	r3, [r1, #4]
 8005220:	4638      	mov	r0, r7
 8005222:	f104 060b 	add.w	r6, r4, #11
 8005226:	f000 f8bf 	bl	80053a8 <__malloc_unlock>
 800522a:	f026 0607 	bic.w	r6, r6, #7
 800522e:	1d23      	adds	r3, r4, #4
 8005230:	1af2      	subs	r2, r6, r3
 8005232:	d0b6      	beq.n	80051a2 <_malloc_r+0x22>
 8005234:	1b9b      	subs	r3, r3, r6
 8005236:	50a3      	str	r3, [r4, r2]
 8005238:	e7b3      	b.n	80051a2 <_malloc_r+0x22>
 800523a:	6862      	ldr	r2, [r4, #4]
 800523c:	42a3      	cmp	r3, r4
 800523e:	bf0c      	ite	eq
 8005240:	6032      	streq	r2, [r6, #0]
 8005242:	605a      	strne	r2, [r3, #4]
 8005244:	e7ec      	b.n	8005220 <_malloc_r+0xa0>
 8005246:	4623      	mov	r3, r4
 8005248:	6864      	ldr	r4, [r4, #4]
 800524a:	e7b2      	b.n	80051b2 <_malloc_r+0x32>
 800524c:	4634      	mov	r4, r6
 800524e:	6876      	ldr	r6, [r6, #4]
 8005250:	e7b9      	b.n	80051c6 <_malloc_r+0x46>
 8005252:	230c      	movs	r3, #12
 8005254:	603b      	str	r3, [r7, #0]
 8005256:	4638      	mov	r0, r7
 8005258:	f000 f8a6 	bl	80053a8 <__malloc_unlock>
 800525c:	e7a1      	b.n	80051a2 <_malloc_r+0x22>
 800525e:	6025      	str	r5, [r4, #0]
 8005260:	e7de      	b.n	8005220 <_malloc_r+0xa0>
 8005262:	bf00      	nop
 8005264:	20004b34 	.word	0x20004b34

08005268 <cleanup_glue>:
 8005268:	b538      	push	{r3, r4, r5, lr}
 800526a:	460c      	mov	r4, r1
 800526c:	6809      	ldr	r1, [r1, #0]
 800526e:	4605      	mov	r5, r0
 8005270:	b109      	cbz	r1, 8005276 <cleanup_glue+0xe>
 8005272:	f7ff fff9 	bl	8005268 <cleanup_glue>
 8005276:	4621      	mov	r1, r4
 8005278:	4628      	mov	r0, r5
 800527a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800527e:	f000 b899 	b.w	80053b4 <_free_r>
	...

08005284 <_reclaim_reent>:
 8005284:	4b2c      	ldr	r3, [pc, #176]	; (8005338 <_reclaim_reent+0xb4>)
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	4283      	cmp	r3, r0
 800528a:	b570      	push	{r4, r5, r6, lr}
 800528c:	4604      	mov	r4, r0
 800528e:	d051      	beq.n	8005334 <_reclaim_reent+0xb0>
 8005290:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8005292:	b143      	cbz	r3, 80052a6 <_reclaim_reent+0x22>
 8005294:	68db      	ldr	r3, [r3, #12]
 8005296:	2b00      	cmp	r3, #0
 8005298:	d14a      	bne.n	8005330 <_reclaim_reent+0xac>
 800529a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800529c:	6819      	ldr	r1, [r3, #0]
 800529e:	b111      	cbz	r1, 80052a6 <_reclaim_reent+0x22>
 80052a0:	4620      	mov	r0, r4
 80052a2:	f000 f887 	bl	80053b4 <_free_r>
 80052a6:	6961      	ldr	r1, [r4, #20]
 80052a8:	b111      	cbz	r1, 80052b0 <_reclaim_reent+0x2c>
 80052aa:	4620      	mov	r0, r4
 80052ac:	f000 f882 	bl	80053b4 <_free_r>
 80052b0:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80052b2:	b111      	cbz	r1, 80052ba <_reclaim_reent+0x36>
 80052b4:	4620      	mov	r0, r4
 80052b6:	f000 f87d 	bl	80053b4 <_free_r>
 80052ba:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80052bc:	b111      	cbz	r1, 80052c4 <_reclaim_reent+0x40>
 80052be:	4620      	mov	r0, r4
 80052c0:	f000 f878 	bl	80053b4 <_free_r>
 80052c4:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 80052c6:	b111      	cbz	r1, 80052ce <_reclaim_reent+0x4a>
 80052c8:	4620      	mov	r0, r4
 80052ca:	f000 f873 	bl	80053b4 <_free_r>
 80052ce:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80052d0:	b111      	cbz	r1, 80052d8 <_reclaim_reent+0x54>
 80052d2:	4620      	mov	r0, r4
 80052d4:	f000 f86e 	bl	80053b4 <_free_r>
 80052d8:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 80052da:	b111      	cbz	r1, 80052e2 <_reclaim_reent+0x5e>
 80052dc:	4620      	mov	r0, r4
 80052de:	f000 f869 	bl	80053b4 <_free_r>
 80052e2:	6da1      	ldr	r1, [r4, #88]	; 0x58
 80052e4:	b111      	cbz	r1, 80052ec <_reclaim_reent+0x68>
 80052e6:	4620      	mov	r0, r4
 80052e8:	f000 f864 	bl	80053b4 <_free_r>
 80052ec:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80052ee:	b111      	cbz	r1, 80052f6 <_reclaim_reent+0x72>
 80052f0:	4620      	mov	r0, r4
 80052f2:	f000 f85f 	bl	80053b4 <_free_r>
 80052f6:	69a3      	ldr	r3, [r4, #24]
 80052f8:	b1e3      	cbz	r3, 8005334 <_reclaim_reent+0xb0>
 80052fa:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80052fc:	4620      	mov	r0, r4
 80052fe:	4798      	blx	r3
 8005300:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8005302:	b1b9      	cbz	r1, 8005334 <_reclaim_reent+0xb0>
 8005304:	4620      	mov	r0, r4
 8005306:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800530a:	f7ff bfad 	b.w	8005268 <cleanup_glue>
 800530e:	5949      	ldr	r1, [r1, r5]
 8005310:	b941      	cbnz	r1, 8005324 <_reclaim_reent+0xa0>
 8005312:	3504      	adds	r5, #4
 8005314:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005316:	2d80      	cmp	r5, #128	; 0x80
 8005318:	68d9      	ldr	r1, [r3, #12]
 800531a:	d1f8      	bne.n	800530e <_reclaim_reent+0x8a>
 800531c:	4620      	mov	r0, r4
 800531e:	f000 f849 	bl	80053b4 <_free_r>
 8005322:	e7ba      	b.n	800529a <_reclaim_reent+0x16>
 8005324:	680e      	ldr	r6, [r1, #0]
 8005326:	4620      	mov	r0, r4
 8005328:	f000 f844 	bl	80053b4 <_free_r>
 800532c:	4631      	mov	r1, r6
 800532e:	e7ef      	b.n	8005310 <_reclaim_reent+0x8c>
 8005330:	2500      	movs	r5, #0
 8005332:	e7ef      	b.n	8005314 <_reclaim_reent+0x90>
 8005334:	bd70      	pop	{r4, r5, r6, pc}
 8005336:	bf00      	nop
 8005338:	20000010 	.word	0x20000010

0800533c <_sbrk_r>:
 800533c:	b538      	push	{r3, r4, r5, lr}
 800533e:	4d06      	ldr	r5, [pc, #24]	; (8005358 <_sbrk_r+0x1c>)
 8005340:	2300      	movs	r3, #0
 8005342:	4604      	mov	r4, r0
 8005344:	4608      	mov	r0, r1
 8005346:	602b      	str	r3, [r5, #0]
 8005348:	f7fb fbb8 	bl	8000abc <_sbrk>
 800534c:	1c43      	adds	r3, r0, #1
 800534e:	d102      	bne.n	8005356 <_sbrk_r+0x1a>
 8005350:	682b      	ldr	r3, [r5, #0]
 8005352:	b103      	cbz	r3, 8005356 <_sbrk_r+0x1a>
 8005354:	6023      	str	r3, [r4, #0]
 8005356:	bd38      	pop	{r3, r4, r5, pc}
 8005358:	20004b3c 	.word	0x20004b3c

0800535c <siprintf>:
 800535c:	b40e      	push	{r1, r2, r3}
 800535e:	b500      	push	{lr}
 8005360:	b09c      	sub	sp, #112	; 0x70
 8005362:	ab1d      	add	r3, sp, #116	; 0x74
 8005364:	9002      	str	r0, [sp, #8]
 8005366:	9006      	str	r0, [sp, #24]
 8005368:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800536c:	4809      	ldr	r0, [pc, #36]	; (8005394 <siprintf+0x38>)
 800536e:	9107      	str	r1, [sp, #28]
 8005370:	9104      	str	r1, [sp, #16]
 8005372:	4909      	ldr	r1, [pc, #36]	; (8005398 <siprintf+0x3c>)
 8005374:	f853 2b04 	ldr.w	r2, [r3], #4
 8005378:	9105      	str	r1, [sp, #20]
 800537a:	6800      	ldr	r0, [r0, #0]
 800537c:	9301      	str	r3, [sp, #4]
 800537e:	a902      	add	r1, sp, #8
 8005380:	f000 f8c0 	bl	8005504 <_svfiprintf_r>
 8005384:	9b02      	ldr	r3, [sp, #8]
 8005386:	2200      	movs	r2, #0
 8005388:	701a      	strb	r2, [r3, #0]
 800538a:	b01c      	add	sp, #112	; 0x70
 800538c:	f85d eb04 	ldr.w	lr, [sp], #4
 8005390:	b003      	add	sp, #12
 8005392:	4770      	bx	lr
 8005394:	20000010 	.word	0x20000010
 8005398:	ffff0208 	.word	0xffff0208

0800539c <__malloc_lock>:
 800539c:	4801      	ldr	r0, [pc, #4]	; (80053a4 <__malloc_lock+0x8>)
 800539e:	f7ff beb7 	b.w	8005110 <__retarget_lock_acquire_recursive>
 80053a2:	bf00      	nop
 80053a4:	20004b30 	.word	0x20004b30

080053a8 <__malloc_unlock>:
 80053a8:	4801      	ldr	r0, [pc, #4]	; (80053b0 <__malloc_unlock+0x8>)
 80053aa:	f7ff beb2 	b.w	8005112 <__retarget_lock_release_recursive>
 80053ae:	bf00      	nop
 80053b0:	20004b30 	.word	0x20004b30

080053b4 <_free_r>:
 80053b4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80053b6:	2900      	cmp	r1, #0
 80053b8:	d044      	beq.n	8005444 <_free_r+0x90>
 80053ba:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80053be:	9001      	str	r0, [sp, #4]
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	f1a1 0404 	sub.w	r4, r1, #4
 80053c6:	bfb8      	it	lt
 80053c8:	18e4      	addlt	r4, r4, r3
 80053ca:	f7ff ffe7 	bl	800539c <__malloc_lock>
 80053ce:	4a1e      	ldr	r2, [pc, #120]	; (8005448 <_free_r+0x94>)
 80053d0:	9801      	ldr	r0, [sp, #4]
 80053d2:	6813      	ldr	r3, [r2, #0]
 80053d4:	b933      	cbnz	r3, 80053e4 <_free_r+0x30>
 80053d6:	6063      	str	r3, [r4, #4]
 80053d8:	6014      	str	r4, [r2, #0]
 80053da:	b003      	add	sp, #12
 80053dc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80053e0:	f7ff bfe2 	b.w	80053a8 <__malloc_unlock>
 80053e4:	42a3      	cmp	r3, r4
 80053e6:	d908      	bls.n	80053fa <_free_r+0x46>
 80053e8:	6825      	ldr	r5, [r4, #0]
 80053ea:	1961      	adds	r1, r4, r5
 80053ec:	428b      	cmp	r3, r1
 80053ee:	bf01      	itttt	eq
 80053f0:	6819      	ldreq	r1, [r3, #0]
 80053f2:	685b      	ldreq	r3, [r3, #4]
 80053f4:	1949      	addeq	r1, r1, r5
 80053f6:	6021      	streq	r1, [r4, #0]
 80053f8:	e7ed      	b.n	80053d6 <_free_r+0x22>
 80053fa:	461a      	mov	r2, r3
 80053fc:	685b      	ldr	r3, [r3, #4]
 80053fe:	b10b      	cbz	r3, 8005404 <_free_r+0x50>
 8005400:	42a3      	cmp	r3, r4
 8005402:	d9fa      	bls.n	80053fa <_free_r+0x46>
 8005404:	6811      	ldr	r1, [r2, #0]
 8005406:	1855      	adds	r5, r2, r1
 8005408:	42a5      	cmp	r5, r4
 800540a:	d10b      	bne.n	8005424 <_free_r+0x70>
 800540c:	6824      	ldr	r4, [r4, #0]
 800540e:	4421      	add	r1, r4
 8005410:	1854      	adds	r4, r2, r1
 8005412:	42a3      	cmp	r3, r4
 8005414:	6011      	str	r1, [r2, #0]
 8005416:	d1e0      	bne.n	80053da <_free_r+0x26>
 8005418:	681c      	ldr	r4, [r3, #0]
 800541a:	685b      	ldr	r3, [r3, #4]
 800541c:	6053      	str	r3, [r2, #4]
 800541e:	4421      	add	r1, r4
 8005420:	6011      	str	r1, [r2, #0]
 8005422:	e7da      	b.n	80053da <_free_r+0x26>
 8005424:	d902      	bls.n	800542c <_free_r+0x78>
 8005426:	230c      	movs	r3, #12
 8005428:	6003      	str	r3, [r0, #0]
 800542a:	e7d6      	b.n	80053da <_free_r+0x26>
 800542c:	6825      	ldr	r5, [r4, #0]
 800542e:	1961      	adds	r1, r4, r5
 8005430:	428b      	cmp	r3, r1
 8005432:	bf04      	itt	eq
 8005434:	6819      	ldreq	r1, [r3, #0]
 8005436:	685b      	ldreq	r3, [r3, #4]
 8005438:	6063      	str	r3, [r4, #4]
 800543a:	bf04      	itt	eq
 800543c:	1949      	addeq	r1, r1, r5
 800543e:	6021      	streq	r1, [r4, #0]
 8005440:	6054      	str	r4, [r2, #4]
 8005442:	e7ca      	b.n	80053da <_free_r+0x26>
 8005444:	b003      	add	sp, #12
 8005446:	bd30      	pop	{r4, r5, pc}
 8005448:	20004b34 	.word	0x20004b34

0800544c <__ssputs_r>:
 800544c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005450:	688e      	ldr	r6, [r1, #8]
 8005452:	429e      	cmp	r6, r3
 8005454:	4682      	mov	sl, r0
 8005456:	460c      	mov	r4, r1
 8005458:	4690      	mov	r8, r2
 800545a:	461f      	mov	r7, r3
 800545c:	d838      	bhi.n	80054d0 <__ssputs_r+0x84>
 800545e:	898a      	ldrh	r2, [r1, #12]
 8005460:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005464:	d032      	beq.n	80054cc <__ssputs_r+0x80>
 8005466:	6825      	ldr	r5, [r4, #0]
 8005468:	6909      	ldr	r1, [r1, #16]
 800546a:	eba5 0901 	sub.w	r9, r5, r1
 800546e:	6965      	ldr	r5, [r4, #20]
 8005470:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005474:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005478:	3301      	adds	r3, #1
 800547a:	444b      	add	r3, r9
 800547c:	106d      	asrs	r5, r5, #1
 800547e:	429d      	cmp	r5, r3
 8005480:	bf38      	it	cc
 8005482:	461d      	movcc	r5, r3
 8005484:	0553      	lsls	r3, r2, #21
 8005486:	d531      	bpl.n	80054ec <__ssputs_r+0xa0>
 8005488:	4629      	mov	r1, r5
 800548a:	f7ff fe79 	bl	8005180 <_malloc_r>
 800548e:	4606      	mov	r6, r0
 8005490:	b950      	cbnz	r0, 80054a8 <__ssputs_r+0x5c>
 8005492:	230c      	movs	r3, #12
 8005494:	f8ca 3000 	str.w	r3, [sl]
 8005498:	89a3      	ldrh	r3, [r4, #12]
 800549a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800549e:	81a3      	strh	r3, [r4, #12]
 80054a0:	f04f 30ff 	mov.w	r0, #4294967295
 80054a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80054a8:	6921      	ldr	r1, [r4, #16]
 80054aa:	464a      	mov	r2, r9
 80054ac:	f7ff fe32 	bl	8005114 <memcpy>
 80054b0:	89a3      	ldrh	r3, [r4, #12]
 80054b2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80054b6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80054ba:	81a3      	strh	r3, [r4, #12]
 80054bc:	6126      	str	r6, [r4, #16]
 80054be:	6165      	str	r5, [r4, #20]
 80054c0:	444e      	add	r6, r9
 80054c2:	eba5 0509 	sub.w	r5, r5, r9
 80054c6:	6026      	str	r6, [r4, #0]
 80054c8:	60a5      	str	r5, [r4, #8]
 80054ca:	463e      	mov	r6, r7
 80054cc:	42be      	cmp	r6, r7
 80054ce:	d900      	bls.n	80054d2 <__ssputs_r+0x86>
 80054d0:	463e      	mov	r6, r7
 80054d2:	6820      	ldr	r0, [r4, #0]
 80054d4:	4632      	mov	r2, r6
 80054d6:	4641      	mov	r1, r8
 80054d8:	f000 faa8 	bl	8005a2c <memmove>
 80054dc:	68a3      	ldr	r3, [r4, #8]
 80054de:	1b9b      	subs	r3, r3, r6
 80054e0:	60a3      	str	r3, [r4, #8]
 80054e2:	6823      	ldr	r3, [r4, #0]
 80054e4:	4433      	add	r3, r6
 80054e6:	6023      	str	r3, [r4, #0]
 80054e8:	2000      	movs	r0, #0
 80054ea:	e7db      	b.n	80054a4 <__ssputs_r+0x58>
 80054ec:	462a      	mov	r2, r5
 80054ee:	f000 fab7 	bl	8005a60 <_realloc_r>
 80054f2:	4606      	mov	r6, r0
 80054f4:	2800      	cmp	r0, #0
 80054f6:	d1e1      	bne.n	80054bc <__ssputs_r+0x70>
 80054f8:	6921      	ldr	r1, [r4, #16]
 80054fa:	4650      	mov	r0, sl
 80054fc:	f7ff ff5a 	bl	80053b4 <_free_r>
 8005500:	e7c7      	b.n	8005492 <__ssputs_r+0x46>
	...

08005504 <_svfiprintf_r>:
 8005504:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005508:	4698      	mov	r8, r3
 800550a:	898b      	ldrh	r3, [r1, #12]
 800550c:	061b      	lsls	r3, r3, #24
 800550e:	b09d      	sub	sp, #116	; 0x74
 8005510:	4607      	mov	r7, r0
 8005512:	460d      	mov	r5, r1
 8005514:	4614      	mov	r4, r2
 8005516:	d50e      	bpl.n	8005536 <_svfiprintf_r+0x32>
 8005518:	690b      	ldr	r3, [r1, #16]
 800551a:	b963      	cbnz	r3, 8005536 <_svfiprintf_r+0x32>
 800551c:	2140      	movs	r1, #64	; 0x40
 800551e:	f7ff fe2f 	bl	8005180 <_malloc_r>
 8005522:	6028      	str	r0, [r5, #0]
 8005524:	6128      	str	r0, [r5, #16]
 8005526:	b920      	cbnz	r0, 8005532 <_svfiprintf_r+0x2e>
 8005528:	230c      	movs	r3, #12
 800552a:	603b      	str	r3, [r7, #0]
 800552c:	f04f 30ff 	mov.w	r0, #4294967295
 8005530:	e0d1      	b.n	80056d6 <_svfiprintf_r+0x1d2>
 8005532:	2340      	movs	r3, #64	; 0x40
 8005534:	616b      	str	r3, [r5, #20]
 8005536:	2300      	movs	r3, #0
 8005538:	9309      	str	r3, [sp, #36]	; 0x24
 800553a:	2320      	movs	r3, #32
 800553c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005540:	f8cd 800c 	str.w	r8, [sp, #12]
 8005544:	2330      	movs	r3, #48	; 0x30
 8005546:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80056f0 <_svfiprintf_r+0x1ec>
 800554a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800554e:	f04f 0901 	mov.w	r9, #1
 8005552:	4623      	mov	r3, r4
 8005554:	469a      	mov	sl, r3
 8005556:	f813 2b01 	ldrb.w	r2, [r3], #1
 800555a:	b10a      	cbz	r2, 8005560 <_svfiprintf_r+0x5c>
 800555c:	2a25      	cmp	r2, #37	; 0x25
 800555e:	d1f9      	bne.n	8005554 <_svfiprintf_r+0x50>
 8005560:	ebba 0b04 	subs.w	fp, sl, r4
 8005564:	d00b      	beq.n	800557e <_svfiprintf_r+0x7a>
 8005566:	465b      	mov	r3, fp
 8005568:	4622      	mov	r2, r4
 800556a:	4629      	mov	r1, r5
 800556c:	4638      	mov	r0, r7
 800556e:	f7ff ff6d 	bl	800544c <__ssputs_r>
 8005572:	3001      	adds	r0, #1
 8005574:	f000 80aa 	beq.w	80056cc <_svfiprintf_r+0x1c8>
 8005578:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800557a:	445a      	add	r2, fp
 800557c:	9209      	str	r2, [sp, #36]	; 0x24
 800557e:	f89a 3000 	ldrb.w	r3, [sl]
 8005582:	2b00      	cmp	r3, #0
 8005584:	f000 80a2 	beq.w	80056cc <_svfiprintf_r+0x1c8>
 8005588:	2300      	movs	r3, #0
 800558a:	f04f 32ff 	mov.w	r2, #4294967295
 800558e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005592:	f10a 0a01 	add.w	sl, sl, #1
 8005596:	9304      	str	r3, [sp, #16]
 8005598:	9307      	str	r3, [sp, #28]
 800559a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800559e:	931a      	str	r3, [sp, #104]	; 0x68
 80055a0:	4654      	mov	r4, sl
 80055a2:	2205      	movs	r2, #5
 80055a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80055a8:	4851      	ldr	r0, [pc, #324]	; (80056f0 <_svfiprintf_r+0x1ec>)
 80055aa:	f7fa fe11 	bl	80001d0 <memchr>
 80055ae:	9a04      	ldr	r2, [sp, #16]
 80055b0:	b9d8      	cbnz	r0, 80055ea <_svfiprintf_r+0xe6>
 80055b2:	06d0      	lsls	r0, r2, #27
 80055b4:	bf44      	itt	mi
 80055b6:	2320      	movmi	r3, #32
 80055b8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80055bc:	0711      	lsls	r1, r2, #28
 80055be:	bf44      	itt	mi
 80055c0:	232b      	movmi	r3, #43	; 0x2b
 80055c2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80055c6:	f89a 3000 	ldrb.w	r3, [sl]
 80055ca:	2b2a      	cmp	r3, #42	; 0x2a
 80055cc:	d015      	beq.n	80055fa <_svfiprintf_r+0xf6>
 80055ce:	9a07      	ldr	r2, [sp, #28]
 80055d0:	4654      	mov	r4, sl
 80055d2:	2000      	movs	r0, #0
 80055d4:	f04f 0c0a 	mov.w	ip, #10
 80055d8:	4621      	mov	r1, r4
 80055da:	f811 3b01 	ldrb.w	r3, [r1], #1
 80055de:	3b30      	subs	r3, #48	; 0x30
 80055e0:	2b09      	cmp	r3, #9
 80055e2:	d94e      	bls.n	8005682 <_svfiprintf_r+0x17e>
 80055e4:	b1b0      	cbz	r0, 8005614 <_svfiprintf_r+0x110>
 80055e6:	9207      	str	r2, [sp, #28]
 80055e8:	e014      	b.n	8005614 <_svfiprintf_r+0x110>
 80055ea:	eba0 0308 	sub.w	r3, r0, r8
 80055ee:	fa09 f303 	lsl.w	r3, r9, r3
 80055f2:	4313      	orrs	r3, r2
 80055f4:	9304      	str	r3, [sp, #16]
 80055f6:	46a2      	mov	sl, r4
 80055f8:	e7d2      	b.n	80055a0 <_svfiprintf_r+0x9c>
 80055fa:	9b03      	ldr	r3, [sp, #12]
 80055fc:	1d19      	adds	r1, r3, #4
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	9103      	str	r1, [sp, #12]
 8005602:	2b00      	cmp	r3, #0
 8005604:	bfbb      	ittet	lt
 8005606:	425b      	neglt	r3, r3
 8005608:	f042 0202 	orrlt.w	r2, r2, #2
 800560c:	9307      	strge	r3, [sp, #28]
 800560e:	9307      	strlt	r3, [sp, #28]
 8005610:	bfb8      	it	lt
 8005612:	9204      	strlt	r2, [sp, #16]
 8005614:	7823      	ldrb	r3, [r4, #0]
 8005616:	2b2e      	cmp	r3, #46	; 0x2e
 8005618:	d10c      	bne.n	8005634 <_svfiprintf_r+0x130>
 800561a:	7863      	ldrb	r3, [r4, #1]
 800561c:	2b2a      	cmp	r3, #42	; 0x2a
 800561e:	d135      	bne.n	800568c <_svfiprintf_r+0x188>
 8005620:	9b03      	ldr	r3, [sp, #12]
 8005622:	1d1a      	adds	r2, r3, #4
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	9203      	str	r2, [sp, #12]
 8005628:	2b00      	cmp	r3, #0
 800562a:	bfb8      	it	lt
 800562c:	f04f 33ff 	movlt.w	r3, #4294967295
 8005630:	3402      	adds	r4, #2
 8005632:	9305      	str	r3, [sp, #20]
 8005634:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8005700 <_svfiprintf_r+0x1fc>
 8005638:	7821      	ldrb	r1, [r4, #0]
 800563a:	2203      	movs	r2, #3
 800563c:	4650      	mov	r0, sl
 800563e:	f7fa fdc7 	bl	80001d0 <memchr>
 8005642:	b140      	cbz	r0, 8005656 <_svfiprintf_r+0x152>
 8005644:	2340      	movs	r3, #64	; 0x40
 8005646:	eba0 000a 	sub.w	r0, r0, sl
 800564a:	fa03 f000 	lsl.w	r0, r3, r0
 800564e:	9b04      	ldr	r3, [sp, #16]
 8005650:	4303      	orrs	r3, r0
 8005652:	3401      	adds	r4, #1
 8005654:	9304      	str	r3, [sp, #16]
 8005656:	f814 1b01 	ldrb.w	r1, [r4], #1
 800565a:	4826      	ldr	r0, [pc, #152]	; (80056f4 <_svfiprintf_r+0x1f0>)
 800565c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005660:	2206      	movs	r2, #6
 8005662:	f7fa fdb5 	bl	80001d0 <memchr>
 8005666:	2800      	cmp	r0, #0
 8005668:	d038      	beq.n	80056dc <_svfiprintf_r+0x1d8>
 800566a:	4b23      	ldr	r3, [pc, #140]	; (80056f8 <_svfiprintf_r+0x1f4>)
 800566c:	bb1b      	cbnz	r3, 80056b6 <_svfiprintf_r+0x1b2>
 800566e:	9b03      	ldr	r3, [sp, #12]
 8005670:	3307      	adds	r3, #7
 8005672:	f023 0307 	bic.w	r3, r3, #7
 8005676:	3308      	adds	r3, #8
 8005678:	9303      	str	r3, [sp, #12]
 800567a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800567c:	4433      	add	r3, r6
 800567e:	9309      	str	r3, [sp, #36]	; 0x24
 8005680:	e767      	b.n	8005552 <_svfiprintf_r+0x4e>
 8005682:	fb0c 3202 	mla	r2, ip, r2, r3
 8005686:	460c      	mov	r4, r1
 8005688:	2001      	movs	r0, #1
 800568a:	e7a5      	b.n	80055d8 <_svfiprintf_r+0xd4>
 800568c:	2300      	movs	r3, #0
 800568e:	3401      	adds	r4, #1
 8005690:	9305      	str	r3, [sp, #20]
 8005692:	4619      	mov	r1, r3
 8005694:	f04f 0c0a 	mov.w	ip, #10
 8005698:	4620      	mov	r0, r4
 800569a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800569e:	3a30      	subs	r2, #48	; 0x30
 80056a0:	2a09      	cmp	r2, #9
 80056a2:	d903      	bls.n	80056ac <_svfiprintf_r+0x1a8>
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d0c5      	beq.n	8005634 <_svfiprintf_r+0x130>
 80056a8:	9105      	str	r1, [sp, #20]
 80056aa:	e7c3      	b.n	8005634 <_svfiprintf_r+0x130>
 80056ac:	fb0c 2101 	mla	r1, ip, r1, r2
 80056b0:	4604      	mov	r4, r0
 80056b2:	2301      	movs	r3, #1
 80056b4:	e7f0      	b.n	8005698 <_svfiprintf_r+0x194>
 80056b6:	ab03      	add	r3, sp, #12
 80056b8:	9300      	str	r3, [sp, #0]
 80056ba:	462a      	mov	r2, r5
 80056bc:	4b0f      	ldr	r3, [pc, #60]	; (80056fc <_svfiprintf_r+0x1f8>)
 80056be:	a904      	add	r1, sp, #16
 80056c0:	4638      	mov	r0, r7
 80056c2:	f3af 8000 	nop.w
 80056c6:	1c42      	adds	r2, r0, #1
 80056c8:	4606      	mov	r6, r0
 80056ca:	d1d6      	bne.n	800567a <_svfiprintf_r+0x176>
 80056cc:	89ab      	ldrh	r3, [r5, #12]
 80056ce:	065b      	lsls	r3, r3, #25
 80056d0:	f53f af2c 	bmi.w	800552c <_svfiprintf_r+0x28>
 80056d4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80056d6:	b01d      	add	sp, #116	; 0x74
 80056d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80056dc:	ab03      	add	r3, sp, #12
 80056de:	9300      	str	r3, [sp, #0]
 80056e0:	462a      	mov	r2, r5
 80056e2:	4b06      	ldr	r3, [pc, #24]	; (80056fc <_svfiprintf_r+0x1f8>)
 80056e4:	a904      	add	r1, sp, #16
 80056e6:	4638      	mov	r0, r7
 80056e8:	f000 f87a 	bl	80057e0 <_printf_i>
 80056ec:	e7eb      	b.n	80056c6 <_svfiprintf_r+0x1c2>
 80056ee:	bf00      	nop
 80056f0:	08005be8 	.word	0x08005be8
 80056f4:	08005bf2 	.word	0x08005bf2
 80056f8:	00000000 	.word	0x00000000
 80056fc:	0800544d 	.word	0x0800544d
 8005700:	08005bee 	.word	0x08005bee

08005704 <_printf_common>:
 8005704:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005708:	4616      	mov	r6, r2
 800570a:	4699      	mov	r9, r3
 800570c:	688a      	ldr	r2, [r1, #8]
 800570e:	690b      	ldr	r3, [r1, #16]
 8005710:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005714:	4293      	cmp	r3, r2
 8005716:	bfb8      	it	lt
 8005718:	4613      	movlt	r3, r2
 800571a:	6033      	str	r3, [r6, #0]
 800571c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005720:	4607      	mov	r7, r0
 8005722:	460c      	mov	r4, r1
 8005724:	b10a      	cbz	r2, 800572a <_printf_common+0x26>
 8005726:	3301      	adds	r3, #1
 8005728:	6033      	str	r3, [r6, #0]
 800572a:	6823      	ldr	r3, [r4, #0]
 800572c:	0699      	lsls	r1, r3, #26
 800572e:	bf42      	ittt	mi
 8005730:	6833      	ldrmi	r3, [r6, #0]
 8005732:	3302      	addmi	r3, #2
 8005734:	6033      	strmi	r3, [r6, #0]
 8005736:	6825      	ldr	r5, [r4, #0]
 8005738:	f015 0506 	ands.w	r5, r5, #6
 800573c:	d106      	bne.n	800574c <_printf_common+0x48>
 800573e:	f104 0a19 	add.w	sl, r4, #25
 8005742:	68e3      	ldr	r3, [r4, #12]
 8005744:	6832      	ldr	r2, [r6, #0]
 8005746:	1a9b      	subs	r3, r3, r2
 8005748:	42ab      	cmp	r3, r5
 800574a:	dc26      	bgt.n	800579a <_printf_common+0x96>
 800574c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005750:	1e13      	subs	r3, r2, #0
 8005752:	6822      	ldr	r2, [r4, #0]
 8005754:	bf18      	it	ne
 8005756:	2301      	movne	r3, #1
 8005758:	0692      	lsls	r2, r2, #26
 800575a:	d42b      	bmi.n	80057b4 <_printf_common+0xb0>
 800575c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005760:	4649      	mov	r1, r9
 8005762:	4638      	mov	r0, r7
 8005764:	47c0      	blx	r8
 8005766:	3001      	adds	r0, #1
 8005768:	d01e      	beq.n	80057a8 <_printf_common+0xa4>
 800576a:	6823      	ldr	r3, [r4, #0]
 800576c:	68e5      	ldr	r5, [r4, #12]
 800576e:	6832      	ldr	r2, [r6, #0]
 8005770:	f003 0306 	and.w	r3, r3, #6
 8005774:	2b04      	cmp	r3, #4
 8005776:	bf08      	it	eq
 8005778:	1aad      	subeq	r5, r5, r2
 800577a:	68a3      	ldr	r3, [r4, #8]
 800577c:	6922      	ldr	r2, [r4, #16]
 800577e:	bf0c      	ite	eq
 8005780:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005784:	2500      	movne	r5, #0
 8005786:	4293      	cmp	r3, r2
 8005788:	bfc4      	itt	gt
 800578a:	1a9b      	subgt	r3, r3, r2
 800578c:	18ed      	addgt	r5, r5, r3
 800578e:	2600      	movs	r6, #0
 8005790:	341a      	adds	r4, #26
 8005792:	42b5      	cmp	r5, r6
 8005794:	d11a      	bne.n	80057cc <_printf_common+0xc8>
 8005796:	2000      	movs	r0, #0
 8005798:	e008      	b.n	80057ac <_printf_common+0xa8>
 800579a:	2301      	movs	r3, #1
 800579c:	4652      	mov	r2, sl
 800579e:	4649      	mov	r1, r9
 80057a0:	4638      	mov	r0, r7
 80057a2:	47c0      	blx	r8
 80057a4:	3001      	adds	r0, #1
 80057a6:	d103      	bne.n	80057b0 <_printf_common+0xac>
 80057a8:	f04f 30ff 	mov.w	r0, #4294967295
 80057ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80057b0:	3501      	adds	r5, #1
 80057b2:	e7c6      	b.n	8005742 <_printf_common+0x3e>
 80057b4:	18e1      	adds	r1, r4, r3
 80057b6:	1c5a      	adds	r2, r3, #1
 80057b8:	2030      	movs	r0, #48	; 0x30
 80057ba:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80057be:	4422      	add	r2, r4
 80057c0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80057c4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80057c8:	3302      	adds	r3, #2
 80057ca:	e7c7      	b.n	800575c <_printf_common+0x58>
 80057cc:	2301      	movs	r3, #1
 80057ce:	4622      	mov	r2, r4
 80057d0:	4649      	mov	r1, r9
 80057d2:	4638      	mov	r0, r7
 80057d4:	47c0      	blx	r8
 80057d6:	3001      	adds	r0, #1
 80057d8:	d0e6      	beq.n	80057a8 <_printf_common+0xa4>
 80057da:	3601      	adds	r6, #1
 80057dc:	e7d9      	b.n	8005792 <_printf_common+0x8e>
	...

080057e0 <_printf_i>:
 80057e0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80057e4:	7e0f      	ldrb	r7, [r1, #24]
 80057e6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80057e8:	2f78      	cmp	r7, #120	; 0x78
 80057ea:	4691      	mov	r9, r2
 80057ec:	4680      	mov	r8, r0
 80057ee:	460c      	mov	r4, r1
 80057f0:	469a      	mov	sl, r3
 80057f2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80057f6:	d807      	bhi.n	8005808 <_printf_i+0x28>
 80057f8:	2f62      	cmp	r7, #98	; 0x62
 80057fa:	d80a      	bhi.n	8005812 <_printf_i+0x32>
 80057fc:	2f00      	cmp	r7, #0
 80057fe:	f000 80d8 	beq.w	80059b2 <_printf_i+0x1d2>
 8005802:	2f58      	cmp	r7, #88	; 0x58
 8005804:	f000 80a3 	beq.w	800594e <_printf_i+0x16e>
 8005808:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800580c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005810:	e03a      	b.n	8005888 <_printf_i+0xa8>
 8005812:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005816:	2b15      	cmp	r3, #21
 8005818:	d8f6      	bhi.n	8005808 <_printf_i+0x28>
 800581a:	a101      	add	r1, pc, #4	; (adr r1, 8005820 <_printf_i+0x40>)
 800581c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005820:	08005879 	.word	0x08005879
 8005824:	0800588d 	.word	0x0800588d
 8005828:	08005809 	.word	0x08005809
 800582c:	08005809 	.word	0x08005809
 8005830:	08005809 	.word	0x08005809
 8005834:	08005809 	.word	0x08005809
 8005838:	0800588d 	.word	0x0800588d
 800583c:	08005809 	.word	0x08005809
 8005840:	08005809 	.word	0x08005809
 8005844:	08005809 	.word	0x08005809
 8005848:	08005809 	.word	0x08005809
 800584c:	08005999 	.word	0x08005999
 8005850:	080058bd 	.word	0x080058bd
 8005854:	0800597b 	.word	0x0800597b
 8005858:	08005809 	.word	0x08005809
 800585c:	08005809 	.word	0x08005809
 8005860:	080059bb 	.word	0x080059bb
 8005864:	08005809 	.word	0x08005809
 8005868:	080058bd 	.word	0x080058bd
 800586c:	08005809 	.word	0x08005809
 8005870:	08005809 	.word	0x08005809
 8005874:	08005983 	.word	0x08005983
 8005878:	682b      	ldr	r3, [r5, #0]
 800587a:	1d1a      	adds	r2, r3, #4
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	602a      	str	r2, [r5, #0]
 8005880:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005884:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005888:	2301      	movs	r3, #1
 800588a:	e0a3      	b.n	80059d4 <_printf_i+0x1f4>
 800588c:	6820      	ldr	r0, [r4, #0]
 800588e:	6829      	ldr	r1, [r5, #0]
 8005890:	0606      	lsls	r6, r0, #24
 8005892:	f101 0304 	add.w	r3, r1, #4
 8005896:	d50a      	bpl.n	80058ae <_printf_i+0xce>
 8005898:	680e      	ldr	r6, [r1, #0]
 800589a:	602b      	str	r3, [r5, #0]
 800589c:	2e00      	cmp	r6, #0
 800589e:	da03      	bge.n	80058a8 <_printf_i+0xc8>
 80058a0:	232d      	movs	r3, #45	; 0x2d
 80058a2:	4276      	negs	r6, r6
 80058a4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80058a8:	485e      	ldr	r0, [pc, #376]	; (8005a24 <_printf_i+0x244>)
 80058aa:	230a      	movs	r3, #10
 80058ac:	e019      	b.n	80058e2 <_printf_i+0x102>
 80058ae:	680e      	ldr	r6, [r1, #0]
 80058b0:	602b      	str	r3, [r5, #0]
 80058b2:	f010 0f40 	tst.w	r0, #64	; 0x40
 80058b6:	bf18      	it	ne
 80058b8:	b236      	sxthne	r6, r6
 80058ba:	e7ef      	b.n	800589c <_printf_i+0xbc>
 80058bc:	682b      	ldr	r3, [r5, #0]
 80058be:	6820      	ldr	r0, [r4, #0]
 80058c0:	1d19      	adds	r1, r3, #4
 80058c2:	6029      	str	r1, [r5, #0]
 80058c4:	0601      	lsls	r1, r0, #24
 80058c6:	d501      	bpl.n	80058cc <_printf_i+0xec>
 80058c8:	681e      	ldr	r6, [r3, #0]
 80058ca:	e002      	b.n	80058d2 <_printf_i+0xf2>
 80058cc:	0646      	lsls	r6, r0, #25
 80058ce:	d5fb      	bpl.n	80058c8 <_printf_i+0xe8>
 80058d0:	881e      	ldrh	r6, [r3, #0]
 80058d2:	4854      	ldr	r0, [pc, #336]	; (8005a24 <_printf_i+0x244>)
 80058d4:	2f6f      	cmp	r7, #111	; 0x6f
 80058d6:	bf0c      	ite	eq
 80058d8:	2308      	moveq	r3, #8
 80058da:	230a      	movne	r3, #10
 80058dc:	2100      	movs	r1, #0
 80058de:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80058e2:	6865      	ldr	r5, [r4, #4]
 80058e4:	60a5      	str	r5, [r4, #8]
 80058e6:	2d00      	cmp	r5, #0
 80058e8:	bfa2      	ittt	ge
 80058ea:	6821      	ldrge	r1, [r4, #0]
 80058ec:	f021 0104 	bicge.w	r1, r1, #4
 80058f0:	6021      	strge	r1, [r4, #0]
 80058f2:	b90e      	cbnz	r6, 80058f8 <_printf_i+0x118>
 80058f4:	2d00      	cmp	r5, #0
 80058f6:	d04d      	beq.n	8005994 <_printf_i+0x1b4>
 80058f8:	4615      	mov	r5, r2
 80058fa:	fbb6 f1f3 	udiv	r1, r6, r3
 80058fe:	fb03 6711 	mls	r7, r3, r1, r6
 8005902:	5dc7      	ldrb	r7, [r0, r7]
 8005904:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005908:	4637      	mov	r7, r6
 800590a:	42bb      	cmp	r3, r7
 800590c:	460e      	mov	r6, r1
 800590e:	d9f4      	bls.n	80058fa <_printf_i+0x11a>
 8005910:	2b08      	cmp	r3, #8
 8005912:	d10b      	bne.n	800592c <_printf_i+0x14c>
 8005914:	6823      	ldr	r3, [r4, #0]
 8005916:	07de      	lsls	r6, r3, #31
 8005918:	d508      	bpl.n	800592c <_printf_i+0x14c>
 800591a:	6923      	ldr	r3, [r4, #16]
 800591c:	6861      	ldr	r1, [r4, #4]
 800591e:	4299      	cmp	r1, r3
 8005920:	bfde      	ittt	le
 8005922:	2330      	movle	r3, #48	; 0x30
 8005924:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005928:	f105 35ff 	addle.w	r5, r5, #4294967295
 800592c:	1b52      	subs	r2, r2, r5
 800592e:	6122      	str	r2, [r4, #16]
 8005930:	f8cd a000 	str.w	sl, [sp]
 8005934:	464b      	mov	r3, r9
 8005936:	aa03      	add	r2, sp, #12
 8005938:	4621      	mov	r1, r4
 800593a:	4640      	mov	r0, r8
 800593c:	f7ff fee2 	bl	8005704 <_printf_common>
 8005940:	3001      	adds	r0, #1
 8005942:	d14c      	bne.n	80059de <_printf_i+0x1fe>
 8005944:	f04f 30ff 	mov.w	r0, #4294967295
 8005948:	b004      	add	sp, #16
 800594a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800594e:	4835      	ldr	r0, [pc, #212]	; (8005a24 <_printf_i+0x244>)
 8005950:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8005954:	6829      	ldr	r1, [r5, #0]
 8005956:	6823      	ldr	r3, [r4, #0]
 8005958:	f851 6b04 	ldr.w	r6, [r1], #4
 800595c:	6029      	str	r1, [r5, #0]
 800595e:	061d      	lsls	r5, r3, #24
 8005960:	d514      	bpl.n	800598c <_printf_i+0x1ac>
 8005962:	07df      	lsls	r7, r3, #31
 8005964:	bf44      	itt	mi
 8005966:	f043 0320 	orrmi.w	r3, r3, #32
 800596a:	6023      	strmi	r3, [r4, #0]
 800596c:	b91e      	cbnz	r6, 8005976 <_printf_i+0x196>
 800596e:	6823      	ldr	r3, [r4, #0]
 8005970:	f023 0320 	bic.w	r3, r3, #32
 8005974:	6023      	str	r3, [r4, #0]
 8005976:	2310      	movs	r3, #16
 8005978:	e7b0      	b.n	80058dc <_printf_i+0xfc>
 800597a:	6823      	ldr	r3, [r4, #0]
 800597c:	f043 0320 	orr.w	r3, r3, #32
 8005980:	6023      	str	r3, [r4, #0]
 8005982:	2378      	movs	r3, #120	; 0x78
 8005984:	4828      	ldr	r0, [pc, #160]	; (8005a28 <_printf_i+0x248>)
 8005986:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800598a:	e7e3      	b.n	8005954 <_printf_i+0x174>
 800598c:	0659      	lsls	r1, r3, #25
 800598e:	bf48      	it	mi
 8005990:	b2b6      	uxthmi	r6, r6
 8005992:	e7e6      	b.n	8005962 <_printf_i+0x182>
 8005994:	4615      	mov	r5, r2
 8005996:	e7bb      	b.n	8005910 <_printf_i+0x130>
 8005998:	682b      	ldr	r3, [r5, #0]
 800599a:	6826      	ldr	r6, [r4, #0]
 800599c:	6961      	ldr	r1, [r4, #20]
 800599e:	1d18      	adds	r0, r3, #4
 80059a0:	6028      	str	r0, [r5, #0]
 80059a2:	0635      	lsls	r5, r6, #24
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	d501      	bpl.n	80059ac <_printf_i+0x1cc>
 80059a8:	6019      	str	r1, [r3, #0]
 80059aa:	e002      	b.n	80059b2 <_printf_i+0x1d2>
 80059ac:	0670      	lsls	r0, r6, #25
 80059ae:	d5fb      	bpl.n	80059a8 <_printf_i+0x1c8>
 80059b0:	8019      	strh	r1, [r3, #0]
 80059b2:	2300      	movs	r3, #0
 80059b4:	6123      	str	r3, [r4, #16]
 80059b6:	4615      	mov	r5, r2
 80059b8:	e7ba      	b.n	8005930 <_printf_i+0x150>
 80059ba:	682b      	ldr	r3, [r5, #0]
 80059bc:	1d1a      	adds	r2, r3, #4
 80059be:	602a      	str	r2, [r5, #0]
 80059c0:	681d      	ldr	r5, [r3, #0]
 80059c2:	6862      	ldr	r2, [r4, #4]
 80059c4:	2100      	movs	r1, #0
 80059c6:	4628      	mov	r0, r5
 80059c8:	f7fa fc02 	bl	80001d0 <memchr>
 80059cc:	b108      	cbz	r0, 80059d2 <_printf_i+0x1f2>
 80059ce:	1b40      	subs	r0, r0, r5
 80059d0:	6060      	str	r0, [r4, #4]
 80059d2:	6863      	ldr	r3, [r4, #4]
 80059d4:	6123      	str	r3, [r4, #16]
 80059d6:	2300      	movs	r3, #0
 80059d8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80059dc:	e7a8      	b.n	8005930 <_printf_i+0x150>
 80059de:	6923      	ldr	r3, [r4, #16]
 80059e0:	462a      	mov	r2, r5
 80059e2:	4649      	mov	r1, r9
 80059e4:	4640      	mov	r0, r8
 80059e6:	47d0      	blx	sl
 80059e8:	3001      	adds	r0, #1
 80059ea:	d0ab      	beq.n	8005944 <_printf_i+0x164>
 80059ec:	6823      	ldr	r3, [r4, #0]
 80059ee:	079b      	lsls	r3, r3, #30
 80059f0:	d413      	bmi.n	8005a1a <_printf_i+0x23a>
 80059f2:	68e0      	ldr	r0, [r4, #12]
 80059f4:	9b03      	ldr	r3, [sp, #12]
 80059f6:	4298      	cmp	r0, r3
 80059f8:	bfb8      	it	lt
 80059fa:	4618      	movlt	r0, r3
 80059fc:	e7a4      	b.n	8005948 <_printf_i+0x168>
 80059fe:	2301      	movs	r3, #1
 8005a00:	4632      	mov	r2, r6
 8005a02:	4649      	mov	r1, r9
 8005a04:	4640      	mov	r0, r8
 8005a06:	47d0      	blx	sl
 8005a08:	3001      	adds	r0, #1
 8005a0a:	d09b      	beq.n	8005944 <_printf_i+0x164>
 8005a0c:	3501      	adds	r5, #1
 8005a0e:	68e3      	ldr	r3, [r4, #12]
 8005a10:	9903      	ldr	r1, [sp, #12]
 8005a12:	1a5b      	subs	r3, r3, r1
 8005a14:	42ab      	cmp	r3, r5
 8005a16:	dcf2      	bgt.n	80059fe <_printf_i+0x21e>
 8005a18:	e7eb      	b.n	80059f2 <_printf_i+0x212>
 8005a1a:	2500      	movs	r5, #0
 8005a1c:	f104 0619 	add.w	r6, r4, #25
 8005a20:	e7f5      	b.n	8005a0e <_printf_i+0x22e>
 8005a22:	bf00      	nop
 8005a24:	08005bf9 	.word	0x08005bf9
 8005a28:	08005c0a 	.word	0x08005c0a

08005a2c <memmove>:
 8005a2c:	4288      	cmp	r0, r1
 8005a2e:	b510      	push	{r4, lr}
 8005a30:	eb01 0402 	add.w	r4, r1, r2
 8005a34:	d902      	bls.n	8005a3c <memmove+0x10>
 8005a36:	4284      	cmp	r4, r0
 8005a38:	4623      	mov	r3, r4
 8005a3a:	d807      	bhi.n	8005a4c <memmove+0x20>
 8005a3c:	1e43      	subs	r3, r0, #1
 8005a3e:	42a1      	cmp	r1, r4
 8005a40:	d008      	beq.n	8005a54 <memmove+0x28>
 8005a42:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005a46:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005a4a:	e7f8      	b.n	8005a3e <memmove+0x12>
 8005a4c:	4402      	add	r2, r0
 8005a4e:	4601      	mov	r1, r0
 8005a50:	428a      	cmp	r2, r1
 8005a52:	d100      	bne.n	8005a56 <memmove+0x2a>
 8005a54:	bd10      	pop	{r4, pc}
 8005a56:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005a5a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005a5e:	e7f7      	b.n	8005a50 <memmove+0x24>

08005a60 <_realloc_r>:
 8005a60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005a64:	4680      	mov	r8, r0
 8005a66:	4614      	mov	r4, r2
 8005a68:	460e      	mov	r6, r1
 8005a6a:	b921      	cbnz	r1, 8005a76 <_realloc_r+0x16>
 8005a6c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005a70:	4611      	mov	r1, r2
 8005a72:	f7ff bb85 	b.w	8005180 <_malloc_r>
 8005a76:	b92a      	cbnz	r2, 8005a84 <_realloc_r+0x24>
 8005a78:	f7ff fc9c 	bl	80053b4 <_free_r>
 8005a7c:	4625      	mov	r5, r4
 8005a7e:	4628      	mov	r0, r5
 8005a80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005a84:	f000 f81b 	bl	8005abe <_malloc_usable_size_r>
 8005a88:	4284      	cmp	r4, r0
 8005a8a:	4607      	mov	r7, r0
 8005a8c:	d802      	bhi.n	8005a94 <_realloc_r+0x34>
 8005a8e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005a92:	d812      	bhi.n	8005aba <_realloc_r+0x5a>
 8005a94:	4621      	mov	r1, r4
 8005a96:	4640      	mov	r0, r8
 8005a98:	f7ff fb72 	bl	8005180 <_malloc_r>
 8005a9c:	4605      	mov	r5, r0
 8005a9e:	2800      	cmp	r0, #0
 8005aa0:	d0ed      	beq.n	8005a7e <_realloc_r+0x1e>
 8005aa2:	42bc      	cmp	r4, r7
 8005aa4:	4622      	mov	r2, r4
 8005aa6:	4631      	mov	r1, r6
 8005aa8:	bf28      	it	cs
 8005aaa:	463a      	movcs	r2, r7
 8005aac:	f7ff fb32 	bl	8005114 <memcpy>
 8005ab0:	4631      	mov	r1, r6
 8005ab2:	4640      	mov	r0, r8
 8005ab4:	f7ff fc7e 	bl	80053b4 <_free_r>
 8005ab8:	e7e1      	b.n	8005a7e <_realloc_r+0x1e>
 8005aba:	4635      	mov	r5, r6
 8005abc:	e7df      	b.n	8005a7e <_realloc_r+0x1e>

08005abe <_malloc_usable_size_r>:
 8005abe:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005ac2:	1f18      	subs	r0, r3, #4
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	bfbc      	itt	lt
 8005ac8:	580b      	ldrlt	r3, [r1, r0]
 8005aca:	18c0      	addlt	r0, r0, r3
 8005acc:	4770      	bx	lr
	...

08005ad0 <_init>:
 8005ad0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ad2:	bf00      	nop
 8005ad4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005ad6:	bc08      	pop	{r3}
 8005ad8:	469e      	mov	lr, r3
 8005ada:	4770      	bx	lr

08005adc <_fini>:
 8005adc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ade:	bf00      	nop
 8005ae0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005ae2:	bc08      	pop	{r3}
 8005ae4:	469e      	mov	lr, r3
 8005ae6:	4770      	bx	lr
