// Seed: 141953844
module module_0;
  wire id_2;
  id_3 :
  assert property (@(posedge 1) 1) id_3 = 1'b0;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  reg id_5;
  id_6 :
  assert property (@(1 or 1 or 1 or posedge 1'b0 or 1 | 1'd0) id_6) id_2 <= id_5;
  module_0 modCall_1 ();
  initial id_1 <= 1'h0 - id_3;
  wire id_7;
  assign id_4 = (id_3(id_2));
  assign id_7 = id_7;
  assign id_6 = id_5;
  assign id_5 = 1;
endmodule : SymbolIdentifier
