
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000351                       # Number of seconds simulated
sim_ticks                                   350743500                       # Number of ticks simulated
final_tick                                  350743500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                    942                       # Simulator instruction rate (inst/s)
host_op_rate                                     1026                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1092734                       # Simulator tick rate (ticks/s)
host_mem_usage                                 680432                       # Number of bytes of host memory used
host_seconds                                   320.98                       # Real time elapsed on the host
sim_insts                                      302465                       # Number of instructions simulated
sim_ops                                        329480                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    350743500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           49600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          568128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             617728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        49600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         49600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       222144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          222144                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              775                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             8877                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                9652                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          3471                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               3471                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          141413882                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data         1619781977                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1761195860                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     141413882                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        141413882                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       633351723                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            633351723                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       633351723                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         141413882                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data        1619781977                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2394547582                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        9653                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       8607                       # Number of write requests accepted
system.mem_ctrls.readBursts                      9653                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     8607                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 280320                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  337472                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  266944                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  617792                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               550848                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   5273                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  4405                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               485                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               373                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                26                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               25                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               98                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1343                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              401                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              621                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               114                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               484                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                19                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               172                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               282                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               13                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               20                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1548                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              871                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     350742500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  9653                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 8607                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2913                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1061                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     330                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      65                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1388                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    394.144092                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   240.088367                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   365.299537                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          354     25.50%     25.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          341     24.57%     50.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          147     10.59%     60.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          117      8.43%     69.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           67      4.83%     73.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           40      2.88%     76.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           25      1.80%     78.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           25      1.80%     80.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          272     19.60%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1388                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          249                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.481928                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.059405                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      9.337353                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7               3      1.20%      1.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11             55     22.09%     23.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15            38     15.26%     38.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19            71     28.51%     67.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23            58     23.29%     90.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27            12      4.82%     95.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31             5      2.01%     97.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35             3      1.20%     98.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43             1      0.40%     98.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47             1      0.40%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::68-71             1      0.40%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::116-119            1      0.40%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           249                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          249                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.751004                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.702651                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.323732                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              180     72.29%     72.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      2.01%     74.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               26     10.44%     84.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               27     10.84%     95.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                7      2.81%     98.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      1.20%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.40%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           249                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     86684250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               168809250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   21900000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     19790.92                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38540.92                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       799.22                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       761.08                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1761.38                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1570.52                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.19                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.95                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.41                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.59                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     3302                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    3858                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.39                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.81                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      19208.24                       # Average gap between requests
system.mem_ctrls.pageHitRate                    83.43                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  5219340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  2766555                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                11088420                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                5721120                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         27658800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             42976290                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               657600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       110823390                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy         4512480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              211423995                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            602.787633                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            254777750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE       414750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      11700000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     11746000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      83814250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    243068500                       # Time in different power states
system.mem_ctrls_1.actEnergy                  4705260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  2500905                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                20177640                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               16051500                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         27658800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             58413030                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy               595200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        99280320                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy         1296000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              230678655                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            657.684292                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            221107000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE       294000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      11700000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN      3371250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     117642500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    217735750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    350743500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                   71168                       # Number of BP lookups
system.cpu.branchPred.condPredicted             55203                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              4235                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                38757                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                   34427                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             88.827825                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    5450                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                555                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups            2685                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits               1778                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              907                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          173                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    350743500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    350743500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    350743500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    350743500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    67                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       350743500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                           701488                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              29606                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                         424455                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                       71168                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              41655                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        612138                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    8676                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  986                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           294                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles          758                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    148485                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   387                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples             648120                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.735324                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.109151                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   408066     62.96%     62.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   102600     15.83%     78.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    38384      5.92%     84.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    99070     15.29%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               648120                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.101453                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.605078                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                    48679                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                440057                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    119463                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 36227                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   3694                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                31086                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   676                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                 398271                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 14617                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                   3694                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                    83818                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  219676                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          75370                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    118440                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                147122                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                 382240                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                  6004                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                 11043                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                   2367                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  34301                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  81200                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands              388602                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               1805006                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups           445289                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                330124                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    58478                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                405                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            403                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    107556                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               133991                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               55949                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             57504                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            29378                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                     375918                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 697                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                    353291                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              1396                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           47134                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       136012                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             27                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples        648120                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.545101                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.849012                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              418928     64.64%     64.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              132088     20.38%     85.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               72248     11.15%     96.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               22717      3.51%     99.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                2139      0.33%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          648120                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   14024     16.92%     16.92% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     16.92% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     16.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     16.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     16.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     16.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     16.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     16.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     16.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     16.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     16.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     16.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     16.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     16.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     16.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     16.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     16.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     16.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     16.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     16.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     16.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     16.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     16.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     16.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     16.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     16.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     16.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     16.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     16.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     16.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     16.92% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  62011     74.83%     91.76% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  6822      8.23%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                7      0.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                169022     47.84%     47.84% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   37      0.01%     47.85% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     47.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     47.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     47.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     47.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     47.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     47.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     47.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     47.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     47.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     47.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     47.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     47.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     47.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     47.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     47.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     47.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     47.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     47.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     47.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     47.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     47.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     47.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     47.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     47.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     47.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     47.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     47.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     47.85% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               130547     36.95%     84.80% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               53669     15.19%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 353291                       # Type of FU issued
system.cpu.iq.rate                           0.503631                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       82864                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.234549                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            1438923                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes            423775                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses       345834                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  39                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                 436132                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      23                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            45622                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        11821                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           42                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         4765                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads          273                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          1261                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   3694                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   25684                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 10541                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts              376622                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                133991                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                55949                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                395                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    284                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 10074                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             42                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           1174                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         2558                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 3732                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                348845                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                128731                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              4446                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             7                       # number of nop insts executed
system.cpu.iew.exec_refs                       181733                       # number of memory reference insts executed
system.cpu.iew.exec_branches                    48262                       # Number of branches executed
system.cpu.iew.exec_stores                      53002                       # Number of stores executed
system.cpu.iew.exec_rate                     0.497293                       # Inst execution rate
system.cpu.iew.wb_sent                         346107                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                        345850                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                    217182                       # num instructions producing a value
system.cpu.iew.wb_consumers                    322498                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.493023                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.673437                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           41818                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             670                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              3591                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples       640927                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.514068                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.302241                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       498627     77.80%     77.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        77955     12.16%     89.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        14348      2.24%     92.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        21406      3.34%     95.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         4115      0.64%     96.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        16102      2.51%     98.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         2108      0.33%     99.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         1135      0.18%     99.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         5131      0.80%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       640927                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               302465                       # Number of instructions committed
system.cpu.commit.committedOps                 329480                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         173354                       # Number of memory references committed
system.cpu.commit.loads                        122170                       # Number of loads committed
system.cpu.commit.membars                         302                       # Number of memory barriers committed
system.cpu.commit.branches                      45501                       # Number of branches committed
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                    290240                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 2552                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           156122     47.38%     47.38% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               4      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          122170     37.08%     84.47% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          51168     15.53%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            329480                       # Class of committed instruction
system.cpu.commit.bw_lim_events                  5131                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      1006236                       # The number of ROB reads
system.cpu.rob.rob_writes                      749793                       # The number of ROB writes
system.cpu.timesIdled                             920                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           53368                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      302465                       # Number of Instructions Simulated
system.cpu.committedOps                        329480                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.319237                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.319237                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.431176                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.431176                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                   361687                       # number of integer regfile reads
system.cpu.int_regfile_writes                  210427                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                   1421148                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   133418                       # number of cc regfile writes
system.cpu.misc_regfile_reads                  181685                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    603                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    350743500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements              8861                       # number of replacements
system.cpu.dcache.tags.tagsinuse            15.973317                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              108151                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              8877                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             12.183283                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle           2926000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    15.973317                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.998332                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998332                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            269835                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           269835                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    350743500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data        69369                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           69369                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        38179                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          38179                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data          302                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          302                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data          301                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          301                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data        107548                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           107548                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       107548                       # number of overall hits
system.cpu.dcache.overall_hits::total          107548                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        10807                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         10807                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        11517                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        11517                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data        22324                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          22324                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        22324                       # number of overall misses
system.cpu.dcache.overall_misses::total         22324                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    429236500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    429236500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    526493499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    526493499                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       147000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       147000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    955729999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    955729999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    955729999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    955729999                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data        80176                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        80176                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data        49696                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        49696                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data          306                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          306                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data          301                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          301                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       129872                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       129872                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       129872                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       129872                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.134791                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.134791                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.231749                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.231749                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.013072                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.013072                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.171892                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.171892                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.171892                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.171892                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 39718.376978                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 39718.376978                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 45714.465486                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 45714.465486                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        36750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        36750                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 42811.772039                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 42811.772039                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 42811.772039                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 42811.772039                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           51                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        67771                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            1082                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           51                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    62.634935                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks         8861                       # number of writebacks
system.cpu.dcache.writebacks::total              8861                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data         4124                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4124                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data         9323                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         9323                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            4                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            4                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        13447                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        13447                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        13447                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        13447                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         6683                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         6683                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         2194                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2194                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         8877                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         8877                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         8877                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         8877                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    273877000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    273877000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    110428999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    110428999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    384305999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    384305999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    384305999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    384305999                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.083354                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.083354                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.044148                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.044148                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.068352                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.068352                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.068352                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.068352                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 40981.146192                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 40981.146192                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 50332.269371                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 50332.269371                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 43292.328377                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 43292.328377                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 43292.328377                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 43292.328377                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    350743500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED    350743500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    350743500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               402                       # number of replacements
system.cpu.icache.tags.tagsinuse           334.961493                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              147569                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               775                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            190.411613                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   334.961493                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.654222                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.654222                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          373                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          321                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.728516                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            297733                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           297733                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    350743500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       147569                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          147569                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        147569                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           147569                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       147569                       # number of overall hits
system.cpu.icache.overall_hits::total          147569                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          910                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           910                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          910                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            910                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          910                       # number of overall misses
system.cpu.icache.overall_misses::total           910                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     54975991                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     54975991                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     54975991                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     54975991                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     54975991                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     54975991                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       148479                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       148479                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       148479                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       148479                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       148479                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       148479                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.006129                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.006129                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.006129                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.006129                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.006129                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.006129                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 60413.176923                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60413.176923                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 60413.176923                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60413.176923                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 60413.176923                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60413.176923                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        13366                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets           16                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               147                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    90.925170                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets           16                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          402                       # number of writebacks
system.cpu.icache.writebacks::total               402                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          134                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          134                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          134                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          134                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          134                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          134                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          776                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          776                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          776                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          776                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          776                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          776                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     48524991                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     48524991                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     48524991                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     48524991                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     48524991                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     48524991                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.005226                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005226                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.005226                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005226                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.005226                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005226                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 62532.204897                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 62532.204897                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 62532.204897                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 62532.204897                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 62532.204897                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 62532.204897                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    350743500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED    350743500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.membus.snoop_filter.tot_requests         18916                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         9264                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests          656                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    350743500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               7433                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3471                       # Transaction distribution
system.membus.trans_dist::WritebackClean         5792                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2219                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2219                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            776                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          6658                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         1953                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        26615                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  28568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        75328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      1135232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1210560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              9653                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.068062                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.251865                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    8996     93.19%     93.19% # Request fanout histogram
system.membus.snoop_fanout::1                     657      6.81%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                9653                       # Request fanout histogram
system.membus.reqLayer0.occupancy            57364500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              16.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4119231                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy           45518983                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization             13.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
