
             Clock Constraint Violations 
 Clock                  Constrained  
 Name                   Period       Slack 
 ---------------------- ------------ -------------
  All clock frequency constraints were met; no violations


        Input Constraint Violations 
 Port                  Input                       
 Name                  Constraint   Clock           Slack 
 --------------------- ------------ --------------- ---------
  All input constraints were met; no violations



        Output Constraint Violations 
 Port                  Output                      
 Name                  Constraint   Clock           Slack 
 --------------------- ------------ --------------- ---------
  result_mantisse(22)    0.00         Design_Clock   -6.24 
  result_mantisse(21)    0.00         Design_Clock   -6.24 
  result_mantisse(20)    0.00         Design_Clock   -6.24 
  result_mantisse(19)    0.00         Design_Clock   -6.24 
  result_mantisse(18)    0.00         Design_Clock   -6.24 
  result_mantisse(17)    0.00         Design_Clock   -6.24 
  result_mantisse(16)    0.00         Design_Clock   -6.08 
  result_mantisse(15)    0.00         Design_Clock   -6.24 
  result_mantisse(14)    0.00         Design_Clock   -6.24 
  result_mantisse(13)    0.00         Design_Clock   -6.24 
  result_mantisse(12)    0.00         Design_Clock   -6.24 
  result_mantisse(11)    0.00         Design_Clock   -6.24 
  result_mantisse(10)    0.00         Design_Clock   -6.24 
   result_mantisse(9)    0.00         Design_Clock   -6.24 
   result_mantisse(8)    0.00         Design_Clock   -6.24 
   result_mantisse(7)    0.00         Design_Clock   -6.24 
   result_mantisse(6)    0.00         Design_Clock   -6.24 
   result_mantisse(5)    0.00         Design_Clock   -6.24 
   result_mantisse(4)    0.00         Design_Clock   -6.24 
   result_mantisse(3)    0.00         Design_Clock   -6.24 
   result_mantisse(2)    0.00         Design_Clock   -6.24 
   result_mantisse(1)    0.00         Design_Clock   -6.08 
   result_mantisse(0)    0.00         Design_Clock   -6.22 
   result_exposant(7)    0.00         Design_Clock   -6.22 
   result_exposant(6)    0.00         Design_Clock   -6.22 
   result_exposant(5)    0.00         Design_Clock   -6.22 
   result_exposant(4)    0.00         Design_Clock   -6.22 
   result_exposant(3)    0.00         Design_Clock   -6.22 
   result_exposant(2)    0.00         Design_Clock   -6.22 
   result_exposant(1)    0.00         Design_Clock   -6.22 
   result_exposant(0)    0.00         Design_Clock   -6.22 



        Inout Constraint Violations 
 Port                  Inout                      
 Name                  Constraint   Clock           Slack 
 --------------------- ------------ --------------- ---------

