
Power Net Detected:
        Voltage	    Name
          0.95V	    VDDH
             0V	    VSS
          0.75V	    VDD
Using Power View: test_worst_scenario.
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: ORCA_TOP
# Design Mode: 28nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=3927.43)
*** Calculating scaling factor for worst_libs libraries using the default operating condition of each library.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25741_n, driver I_RISC_CORE/FE_OFC5398_n396_1/Y (cell NBUFFX2_LVT) voltage 0.95 does not match receiver I_RISC_CORE/U1509/A1 (cell AND2X1_LVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25667_Addr_A_6, driver I_RISC_CORE/FE_OFC5299_Addr_A_6/Y (cell NBUFFX2_LVT) voltage 0.95 does not match receiver I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/A2[6] (cell SRAM2RW128x16) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25667_Addr_A_6, driver I_RISC_CORE/FE_OFC5299_Addr_A_6/Y (cell NBUFFX2_LVT) voltage 0.95 does not match receiver I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/A2[6] (cell SRAM2RW128x16) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25655_RegPort_C_13, driver I_RISC_CORE/FE_OFC5287_RegPort_C_13/Y (cell NBUFFX2_LVT) voltage 0.95 does not match receiver I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[13] (cell SRAM2RW128x16) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25583_n, driver I_RISC_CORE/FE_OFC5217_n376_1/Y (cell NBUFFX2_LVT) voltage 0.95 does not match receiver I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/A2[3] (cell SRAM2RW128x16) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25653_I_DATA_PATH_N55, driver I_RISC_CORE/FE_OFC5285_I_DATA_PATH_N55/Y (cell NBUFFX2_LVT) voltage 0.95 does not match receiver I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_6_/D (cell SDFFX2_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25652_n, driver I_RISC_CORE/U1617/Y (cell AO22X2_LVT) voltage 0.75 does not match receiver I_RISC_CORE/FE_OFC5284_n714/A (cell NBUFFX2_LVT) voltage 0.95 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25665_n1200, driver I_RISC_CORE/FE_OFC5297_n1200/Y (cell NBUFFX4_LVT) voltage 0.95 does not match receiver I_RISC_CORE/U130/A2 (cell OAI22X1_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25635_n_12, driver I_RISC_CORE/FE_OFC5267_n_12/Y (cell INVX1_LVT) voltage 0.95 does not match receiver I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/D (cell SDFFARX1_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25603_n1556, driver I_RISC_CORE/FE_OFC5236_n1556/Y (cell NBUFFX2_LVT) voltage 0.95 does not match receiver I_RISC_CORE/U818/A1 (cell NOR2X1_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25661_n681, driver I_RISC_CORE/FE_OFC5293_n681/Y (cell NBUFFX2_LVT) voltage 0.95 does not match receiver I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_7_/D (cell SDFFX2_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25575_n, driver I_RISC_CORE/FE_OFC5209_n378_1/Y (cell NBUFFX2_LVT) voltage 0.95 does not match receiver I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/A2[1] (cell SRAM2RW128x16) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25570_n, driver I_RISC_CORE/FE_OFC5204_n360_1/Y (cell NBUFFX8_LVT) voltage 0.95 does not match receiver I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_/SI (cell SDFFARX1_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25551_Oprnd_A_7, driver I_RISC_CORE/FE_OFC5186_Oprnd_A_7/Y (cell NBUFFX2_LVT) voltage 0.95 does not match receiver I_RISC_CORE/U566/A1 (cell XNOR2X1_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25549_n1553, driver I_RISC_CORE/FE_OFC5184_n1553/Y (cell NBUFFX2_LVT) voltage 0.95 does not match receiver I_RISC_CORE/U590/A2 (cell AOI21X1_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25665_n1200, driver I_RISC_CORE/FE_OFC5297_n1200/Y (cell NBUFFX4_LVT) voltage 0.95 does not match receiver I_RISC_CORE/U1080/A1 (cell NOR2X1_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25532_n1550, driver I_RISC_CORE/FE_OFC5168_n1550/Y (cell NBUFFX2_LVT) voltage 0.95 does not match receiver I_RISC_CORE/U620/A2 (cell NAND2X0_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25603_n1556, driver I_RISC_CORE/FE_OFC5236_n1556/Y (cell NBUFFX2_LVT) voltage 0.95 does not match receiver I_RISC_CORE/U243/A3 (cell OA21X1_LVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25500_n380_1, driver I_RISC_CORE/I_CONTROL_EndOfInstrn_reg/Q (cell SDFFX1_RVT) voltage 0.75 does not match receiver I_RISC_CORE/FE_OFC5137_n380_1/A (cell NBUFFX2_LVT) voltage 0.95 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25497_n_15, driver I_RISC_CORE/FE_OFC5134_n_15/Y (cell NBUFFX2_LVT) voltage 0.95 does not match receiver I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/D (cell SDFFARX1_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 49941
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3988.3 CPU=0:00:26.3 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=3988.3 CPU=0:00:33.7 REAL=0:00:06.0)

Begin Power Analysis

          0.95V	    VDDH
             0V	    VSS
          0.75V	    VDD

Begin Processing Timing Library for Power Calculation

Ended Processing Timing Library for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4005.08MB/8756.02MB/4373.09MB)



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4005.14MB/8756.02MB/4373.09MB)

Begin Processing Timing Window Data for Power Calculation

SYS_2x_CLK(416.667MHz) CK: assigning clock SYS_2x_CLK to net sys_2x_clk
v_SDRAM_CLK(243.902MHz) SD_DDR_CLKn(243.902MHz) CK: assigning clock SD_DDR_CLKn to net sd_CKn
SD_DDR_CLK(243.902MHz) CK: assigning clock SD_DDR_CLK to net sd_CK
SDRAM_CLK(243.902MHz) CK: assigning clock SDRAM_CLK to net sdram_clk
SYS_CLK(208.333MHz) CK: assigning clock SYS_CLK to net I_CLOCKING/n23
v_PCI_CLK(133.333MHz) PCI_CLK(133.333MHz) CK: assigning clock PCI_CLK to net pclk
ate_clk(33.3333MHz) CK: assigning clock ate_clk to net ate_clk
** INFO:  (VOLTUS_POWR-2054): Setting default frequency to the dominant frequency 33.3333MHz.

	To force set default frequency/period. Use either of the following command options:
		set_power_analysis_mode        -default_frequency <frequency value>
		set_default_switching_activity -period            <period value>.

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=4007.75MB/8756.02MB/4373.09MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4007.83MB/8756.02MB/4373.09MB)

Begin Processing Signal Activity


Starting Levelizing
2024-May-26 02:45:33 (2024-May-26 09:45:33 GMT)
2024-May-26 02:45:33 (2024-May-26 09:45:33 GMT): 10%
2024-May-26 02:45:33 (2024-May-26 09:45:33 GMT): 20%
2024-May-26 02:45:33 (2024-May-26 09:45:33 GMT): 30%
2024-May-26 02:45:33 (2024-May-26 09:45:33 GMT): 40%
2024-May-26 02:45:33 (2024-May-26 09:45:33 GMT): 50%
2024-May-26 02:45:33 (2024-May-26 09:45:33 GMT): 60%
2024-May-26 02:45:33 (2024-May-26 09:45:33 GMT): 70%
2024-May-26 02:45:33 (2024-May-26 09:45:33 GMT): 80%
2024-May-26 02:45:33 (2024-May-26 09:45:33 GMT): 90%

Finished Levelizing
2024-May-26 02:45:33 (2024-May-26 09:45:33 GMT)

Starting Activity Propagation
2024-May-26 02:45:33 (2024-May-26 09:45:33 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2024-May-26 02:45:34 (2024-May-26 09:45:34 GMT): 10%
2024-May-26 02:45:34 (2024-May-26 09:45:34 GMT): 20%
2024-May-26 02:45:35 (2024-May-26 09:45:35 GMT): 30%

Finished Activity Propagation
2024-May-26 02:45:37 (2024-May-26 09:45:37 GMT)
Ended Processing Signal Activity: (cpu=0:00:04, real=0:00:04, mem(process/total/peak)=4009.51MB/8756.02MB/4373.09MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 3
      # of cell(s) missing leakage table: 4
      ----------------------------------------------------------
CellName                                  Missing Table(s)
DCAP_HVT                                  internal power, 
SRAM2RW128x16                             leakage power, 
SRAM2RW32x4                               leakage power, 
SRAM2RW64x32                              leakage power, 
SRAM2RW64x8                               leakage power, 
TIEH_HVT                                  internal power, 
TIEL_HVT                                  internal power, 


** WARN:  (VOLTUS_POWR-3401): Leakage Power table for pg_pins VDDH VDDL not present in library of cell LSUPX8_LVT.

** WARN:  (VOLTUS_POWR-3401): Leakage Power table for pg_pins VDDH VDDL not present in library of cell LSUPX1_RVT.


Starting Calculating power
2024-May-26 02:45:37 (2024-May-26 09:45:37 GMT)
2024-May-26 02:45:41 (2024-May-26 09:45:41 GMT): 10%
2024-May-26 02:45:41 (2024-May-26 09:45:41 GMT): 20%
2024-May-26 02:45:41 (2024-May-26 09:45:41 GMT): 30%
2024-May-26 02:45:41 (2024-May-26 09:45:41 GMT): 40%
2024-May-26 02:45:41 (2024-May-26 09:45:41 GMT): 50%
2024-May-26 02:45:42 (2024-May-26 09:45:42 GMT): 60%
2024-May-26 02:45:42 (2024-May-26 09:45:42 GMT): 70%
2024-May-26 02:45:42 (2024-May-26 09:45:42 GMT): 80%
2024-May-26 02:45:42 (2024-May-26 09:45:42 GMT): 90%

Finished Calculating power
2024-May-26 02:45:42 (2024-May-26 09:45:42 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:13, real=0:00:04, mem(process/total/peak)=4045.77MB/8844.05MB/4373.09MB)

Begin Processing User Attributes

Begin Processing set_power
Ended Processing set_power: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4045.77MB/8844.05MB/4373.09MB)
Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4045.84MB/8844.05MB/4373.09MB)

Ended Power Analysis: (cpu=0:00:20, real=0:00:11, mem(process/total/peak)=4045.84MB/8844.05MB/4373.09MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4045.92MB/8844.05MB/4373.09MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 23.10-p003_1 (64bit) 02/01/2024 13:54 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2024-May-26 02:45:42 (2024-May-26 09:45:42 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: ORCA_TOP
*
*	Liberty Libraries used:
*	        test_worst_scenario: /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib
*	        test_worst_scenario: /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p95v.lib
*	        test_worst_scenario: /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p75vn40c_i0p75v.lib
*	        test_worst_scenario: /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p75v.lib
*	        test_worst_scenario: /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib
*	        test_worst_scenario: /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p95vn40c_i0p75v.lib
*	        test_worst_scenario: /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.lib
*	        test_worst_scenario: /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p95v.lib
*	        test_worst_scenario: /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p75vn40c_i0p75v.lib
*	        test_worst_scenario: /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p75v.lib
*	        test_worst_scenario: /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95vn40c.lib
*	        test_worst_scenario: /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p95vn40c_i0p75v.lib
*	        test_worst_scenario: /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib
*	        test_worst_scenario: /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p95v.lib
*	        test_worst_scenario: /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p75vn40c_i0p75v.lib
*	        test_worst_scenario: /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p75v.lib
*	        test_worst_scenario: /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib
*	        test_worst_scenario: /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p95vn40c_i0p75v.lib
*	        test_worst_scenario: /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95vn40c.lib
*
*	Parasitic Files used:
*
*       Power View : test_worst_scenario
*
*       User-Defined Activity : N.A.
*
*       Activity File: N.A.
*
*       Hierarchical Global Activity: N.A.
*
*       Global Activity: N.A.
*
*       Sequential Element Activity: 0.200000
*
*       Primary Input Activity: 0.200000
*
*       Default icg ratio: N.A.
*
*       Global Comb ClockGate Ratio: N.A.
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        3.83030671 	   55.0109%
Total Switching Power:       2.35325499 	   33.7975%
Total Leakage Power:         0.77925258 	   11.1916%
Total Power:                 6.96281428
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                          1.18      0.1956      0.6124       1.988       28.55
Macro                           0.008489     0.01688    0.007038      0.0324      0.4654
IO                                     0           0           0           0           0
Combinational                      2.543       1.936      0.1546       4.634       66.55
Clock (Combinational)            0.08596      0.1961    0.004199      0.2863       4.111
Clock (Sequential)               0.01288    0.008173    0.001027     0.02208      0.3172
-----------------------------------------------------------------------------------------
Total                               3.83       2.353      0.7793       6.963         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDDH                     0.95    0.04696      0.1271      0.0172      0.1913       2.747
VDD                      0.75      3.783       2.226      0.7621       6.772       97.25


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
SYS_CLK                         0.002052    0.002884    8.48e-05    0.005021     0.07212
PCI_CLK                         0.005249     0.01168   0.0003706      0.0173      0.2485
SYS_2x_CLK                       0.02034     0.03648    0.001907     0.05872      0.8434
ate_clk                          0.07812      0.1551    0.004516      0.2377       3.414
SDRAM_CLK                        0.06868      0.1486    0.002546      0.2198       3.157
-----------------------------------------------------------------------------------------
Total                            0.09884      0.2043    0.005226      0.3083       4.428
-----------------------------------------------------------------------------------------
Clock: SYS_CLK
Clock Period: 0.004800 usec 
Clock Toggle Rate:   416.6667 Mhz 
Clock Static Probability:  0.5000
  
Clock: PCI_CLK
Clock Period: 0.007500 usec 
Clock Toggle Rate:   266.6667 Mhz 
Clock Static Probability:  0.5000
  
Clock: SYS_2x_CLK
Clock Period: 0.002400 usec 
Clock Toggle Rate:   833.3333 Mhz 
Clock Static Probability:  0.5000
  
Clock: ate_clk
Clock Period: 0.030000 usec 
Clock Toggle Rate:    66.6667 Mhz 
Clock Static Probability:  0.5000
  
Clock: SDRAM_CLK
Clock Period: 0.004100 usec 
Clock Toggle Rate:   487.8049 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: occ_int2/U_clk_control_i_0/CTS_ccl_a_buf_00006 (NBUFFX8_LVT):          0.01375
*              Highest Leakage Power: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_4_ (SDFFX2_RVT):          0.00653
*                Total Cap:      1.88629e-10 F
*                Total instances in design: 40816
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 404 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:01,
mem(process/total/peak)=4060.68MB/8844.05MB/4373.09MB)

