=========================================================================================================
Auto created by Tang Dynasty v5.6.119222
   Copyright (c) 2012-2024 Anlogic Inc.
Sat Aug  9 16:04:13 2025
=========================================================================================================


Top Model:                top                                                             
Device:                   eagle_s20                                                       
Timing Constraint File:   ../../top.sdc                                                   
STA Level:                Detail                                                          
Speed Grade:              NA                                                              

=========================================================================================================
Timing constraint:        clock: clk                                                      
Clock = clk, period 20ns, rising at 0ns, falling at 10ns

22 endpoints analyzed totally, and 200 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Minimum period is 3.606ns
---------------------------------------------------------------------------------------------------------

Paths for end point u_ov5640_dri/u_i2c_dr/reg1_syn_49 (15 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     16.394 ns                                                       
 Start Point:             u_ov5640_dri/u_i2c_dr/reg1_syn_55.clk (rising edge triggered by clock clk)
 End Point:               u_ov5640_dri/u_i2c_dr/reg1_syn_49.d[1] (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         3.426ns  (logic 1.183ns, net 2.243ns, 34% logic)                
 Logic Levels:            3 ( LUT4=2 )                                                    

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_2.ipad                                              hier                    0.000       0.000                    
 clk_syn_2.di                                                cell (PAD)              1.660       1.660                    
 u_ov5640_dri/u_i2c_dr/reg1_syn_55.clk (clk_dup_1)           net                     2.062       3.722      ../../src/top.v(2)
 launch clock edge                                                                   0.000       3.722
---------------------------------------------------------------------------------------------------------
 u_ov5640_dri/u_i2c_dr/reg1_syn_55.q[1]                      clk2q                   0.146 r     3.868
 u_ov5640_dri/u_i2c_dr/reg1_syn_46.b[1] (u_ov5640_dri/u_i2c_dr/clk_cnt[1]) net  (fanout = 2)       0.749 r     4.617      ../../src/ov5640/i2c_dri.v(71)
 u_ov5640_dri/u_i2c_dr/reg1_syn_46.f[1]                      cell (LUT4)             0.333 r     4.950
 u_ov5640_dri/u_i2c_dr/reg1_syn_46.b[0] (u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_4) net  (fanout = 1)       0.738 r     5.688                    
 u_ov5640_dri/u_i2c_dr/reg1_syn_46.f[0]                      cell (LUT4)             0.333 r     6.021
 u_ov5640_dri/u_i2c_dr/reg1_syn_49.d[1] (u_ov5640_dri/u_i2c_dr/clk_cnt_b_n) net  (fanout = 4)       0.756 r     6.777      ../../src/ov5640/i2c_dri.v(71)
 u_ov5640_dri/u_i2c_dr/reg1_syn_49                           path2reg1               0.371       7.148
 Arrival time                                                                        7.148                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_2.ipad                                              hier                    0.000       0.000                    
 clk_syn_2.di                                                cell (PAD)              1.493       1.493                    
 u_ov5640_dri/u_i2c_dr/reg1_syn_49.clk (clk_dup_1)           net                     1.853       3.346      ../../src/top.v(2)
 capture clock edge                                                                 20.000      23.346
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      23.230
 clock uncertainty                                                                  -0.000      23.230
 clock recovergence pessimism                                                        0.312      23.542
 Required time                                                                      23.542            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              16.394ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     16.586 ns                                                       
 Start Point:             u_ov5640_dri/u_i2c_dr/reg1_syn_46.clk (rising edge triggered by clock clk)
 End Point:               u_ov5640_dri/u_i2c_dr/reg1_syn_49.d[1] (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         3.234ns  (logic 1.273ns, net 1.961ns, 39% logic)                
 Logic Levels:            3 ( LUT4=2 )                                                    

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_2.ipad                                              hier                    0.000       0.000                    
 clk_syn_2.di                                                cell (PAD)              1.660       1.660                    
 u_ov5640_dri/u_i2c_dr/reg1_syn_46.clk (clk_dup_1)           net                     2.062       3.722      ../../src/top.v(2)
 launch clock edge                                                                   0.000       3.722
---------------------------------------------------------------------------------------------------------
 u_ov5640_dri/u_i2c_dr/reg1_syn_46.q[1]                      clk2q                   0.146 r     3.868
 u_ov5640_dri/u_i2c_dr/reg1_syn_49.c[0] (u_ov5640_dri/u_i2c_dr/clk_cnt[8]) net  (fanout = 2)       0.602 r     4.470      ../../src/ov5640/i2c_dri.v(71)
 u_ov5640_dri/u_i2c_dr/reg1_syn_49.f[0]                      cell (LUT4)             0.348 r     4.818
 u_ov5640_dri/u_i2c_dr/reg1_syn_46.a[0] (u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_2) net  (fanout = 1)       0.603 r     5.421                    
 u_ov5640_dri/u_i2c_dr/reg1_syn_46.f[0]                      cell (LUT4)             0.408 r     5.829
 u_ov5640_dri/u_i2c_dr/reg1_syn_49.d[1] (u_ov5640_dri/u_i2c_dr/clk_cnt_b_n) net  (fanout = 4)       0.756 r     6.585      ../../src/ov5640/i2c_dri.v(71)
 u_ov5640_dri/u_i2c_dr/reg1_syn_49                           path2reg1               0.371       6.956
 Arrival time                                                                        6.956                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_2.ipad                                              hier                    0.000       0.000                    
 clk_syn_2.di                                                cell (PAD)              1.493       1.493                    
 u_ov5640_dri/u_i2c_dr/reg1_syn_49.clk (clk_dup_1)           net                     1.853       3.346      ../../src/top.v(2)
 capture clock edge                                                                 20.000      23.346
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      23.230
 clock uncertainty                                                                  -0.000      23.230
 clock recovergence pessimism                                                        0.312      23.542
 Required time                                                                      23.542            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              16.586ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     16.600 ns                                                       
 Start Point:             u_ov5640_dri/u_i2c_dr/reg1_syn_55.clk (rising edge triggered by clock clk)
 End Point:               u_ov5640_dri/u_i2c_dr/reg1_syn_49.c[1] (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         3.220ns  (logic 1.880ns, net 1.340ns, 58% logic)                
 Logic Levels:            3 ( ADDER=2 )                                                   

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_2.ipad                                              hier                    0.000       0.000                    
 clk_syn_2.di                                                cell (PAD)              1.660       1.660                    
 u_ov5640_dri/u_i2c_dr/reg1_syn_55.clk (clk_dup_1)           net                     2.062       3.722      ../../src/top.v(2)
 launch clock edge                                                                   0.000       3.722
---------------------------------------------------------------------------------------------------------
 u_ov5640_dri/u_i2c_dr/reg1_syn_55.q[1]                      clk2q                   0.146 r     3.868
 u_ov5640_dri/u_i2c_dr/add0_syn_62.a[1] (u_ov5640_dri/u_i2c_dr/clk_cnt[1]) net  (fanout = 2)       0.749 r     4.617      ../../src/ov5640/i2c_dri.v(71)
 u_ov5640_dri/u_i2c_dr/add0_syn_62.fco                       cell (ADDER)            0.881 r     5.498
 u_ov5640_dri/u_i2c_dr/add0_syn_63.fci (u_ov5640_dri/u_i2c_dr/add0_syn_54) net  (fanout = 1)       0.000 f     5.498      ../../src/ov5640/i2c_dri.v(97)
 u_ov5640_dri/u_i2c_dr/add0_syn_63.fx[0]                     cell (ADDER)            0.387 r     5.885
 u_ov5640_dri/u_i2c_dr/reg1_syn_49.c[1] (u_ov5640_dri/u_i2c_dr/clk_cnt_b1[4]) net  (fanout = 1)       0.591 r     6.476      ../../src/ov5640/i2c_dri.v(71)
 u_ov5640_dri/u_i2c_dr/reg1_syn_49                           path2reg1               0.466       6.942
 Arrival time                                                                        6.942                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_2.ipad                                              hier                    0.000       0.000                    
 clk_syn_2.di                                                cell (PAD)              1.493       1.493                    
 u_ov5640_dri/u_i2c_dr/reg1_syn_49.clk (clk_dup_1)           net                     1.853       3.346      ../../src/top.v(2)
 capture clock edge                                                                 20.000      23.346
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      23.230
 clock uncertainty                                                                  -0.000      23.230
 clock recovergence pessimism                                                        0.312      23.542
 Required time                                                                      23.542            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              16.600ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_ov5640_dri/u_i2c_dr/dri_clk_reg_syn_9 (11 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     16.767 ns                                                       
 Start Point:             u_ov5640_dri/u_i2c_dr/reg1_syn_55.clk (rising edge triggered by clock clk)
 End Point:               u_ov5640_dri/u_i2c_dr/dri_clk_reg_syn_9.d[0] (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         3.081ns  (logic 1.126ns, net 1.955ns, 36% logic)                
 Logic Levels:            3 ( LUT4=2 LUT2=1 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_2.ipad                                              hier                    0.000       0.000                    
 clk_syn_2.di                                                cell (PAD)              1.660       1.660                    
 u_ov5640_dri/u_i2c_dr/reg1_syn_55.clk (clk_dup_1)           net                     2.062       3.722      ../../src/top.v(2)
 launch clock edge                                                                   0.000       3.722
---------------------------------------------------------------------------------------------------------
 u_ov5640_dri/u_i2c_dr/reg1_syn_55.q[1]                      clk2q                   0.146 r     3.868
 u_ov5640_dri/u_i2c_dr/reg1_syn_46.b[1] (u_ov5640_dri/u_i2c_dr/clk_cnt[1]) net  (fanout = 2)       0.749 r     4.617      ../../src/ov5640/i2c_dri.v(71)
 u_ov5640_dri/u_i2c_dr/reg1_syn_46.f[1]                      cell (LUT4)             0.333 r     4.950
 u_ov5640_dri/u_i2c_dr/reg1_syn_46.b[0] (u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_4) net  (fanout = 1)       0.738 r     5.688                    
 u_ov5640_dri/u_i2c_dr/reg1_syn_46.f[0]                      cell (LUT4)             0.333 r     6.021
 u_ov5640_dri/u_i2c_dr/dri_clk_reg_syn_9.d[0] (u_ov5640_dri/u_i2c_dr/clk_cnt_b_n) net  (fanout = 4)       0.468 r     6.489      ../../src/ov5640/i2c_dri.v(47)
 u_ov5640_dri/u_i2c_dr/dri_clk_reg_syn_9                     path2reg0 (LUT2)        0.314       6.803
 Arrival time                                                                        6.803                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_2.ipad                                              hier                    0.000       0.000                    
 clk_syn_2.di                                                cell (PAD)              1.493       1.493                    
 u_ov5640_dri/u_i2c_dr/dri_clk_reg_syn_9.clk (clk_dup_1)     net                     1.853       3.346      ../../src/top.v(2)
 capture clock edge                                                                 20.000      23.346
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      23.230
 clock uncertainty                                                                  -0.000      23.230
 clock recovergence pessimism                                                        0.340      23.570
 Required time                                                                      23.570            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              16.767ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     16.959 ns                                                       
 Start Point:             u_ov5640_dri/u_i2c_dr/reg1_syn_46.clk (rising edge triggered by clock clk)
 End Point:               u_ov5640_dri/u_i2c_dr/dri_clk_reg_syn_9.d[0] (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         2.889ns  (logic 1.216ns, net 1.673ns, 42% logic)                
 Logic Levels:            3 ( LUT4=2 LUT2=1 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_2.ipad                                              hier                    0.000       0.000                    
 clk_syn_2.di                                                cell (PAD)              1.660       1.660                    
 u_ov5640_dri/u_i2c_dr/reg1_syn_46.clk (clk_dup_1)           net                     2.062       3.722      ../../src/top.v(2)
 launch clock edge                                                                   0.000       3.722
---------------------------------------------------------------------------------------------------------
 u_ov5640_dri/u_i2c_dr/reg1_syn_46.q[1]                      clk2q                   0.146 r     3.868
 u_ov5640_dri/u_i2c_dr/reg1_syn_49.c[0] (u_ov5640_dri/u_i2c_dr/clk_cnt[8]) net  (fanout = 2)       0.602 r     4.470      ../../src/ov5640/i2c_dri.v(71)
 u_ov5640_dri/u_i2c_dr/reg1_syn_49.f[0]                      cell (LUT4)             0.348 r     4.818
 u_ov5640_dri/u_i2c_dr/reg1_syn_46.a[0] (u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_2) net  (fanout = 1)       0.603 r     5.421                    
 u_ov5640_dri/u_i2c_dr/reg1_syn_46.f[0]                      cell (LUT4)             0.408 r     5.829
 u_ov5640_dri/u_i2c_dr/dri_clk_reg_syn_9.d[0] (u_ov5640_dri/u_i2c_dr/clk_cnt_b_n) net  (fanout = 4)       0.468 r     6.297      ../../src/ov5640/i2c_dri.v(47)
 u_ov5640_dri/u_i2c_dr/dri_clk_reg_syn_9                     path2reg0 (LUT2)        0.314       6.611
 Arrival time                                                                        6.611                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_2.ipad                                              hier                    0.000       0.000                    
 clk_syn_2.di                                                cell (PAD)              1.493       1.493                    
 u_ov5640_dri/u_i2c_dr/dri_clk_reg_syn_9.clk (clk_dup_1)     net                     1.853       3.346      ../../src/top.v(2)
 capture clock edge                                                                 20.000      23.346
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      23.230
 clock uncertainty                                                                  -0.000      23.230
 clock recovergence pessimism                                                        0.340      23.570
 Required time                                                                      23.570            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              16.959ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     17.014 ns                                                       
 Start Point:             u_ov5640_dri/u_i2c_dr/reg1_syn_52.clk (rising edge triggered by clock clk)
 End Point:               u_ov5640_dri/u_i2c_dr/dri_clk_reg_syn_9.d[0] (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         2.806ns  (logic 0.998ns, net 1.808ns, 35% logic)                
 Logic Levels:            3 ( LUT4=2 LUT2=1 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_2.ipad                                              hier                    0.000       0.000                    
 clk_syn_2.di                                                cell (PAD)              1.660       1.660                    
 u_ov5640_dri/u_i2c_dr/reg1_syn_52.clk (clk_dup_1)           net                     2.062       3.722      ../../src/top.v(2)
 launch clock edge                                                                   0.000       3.722
---------------------------------------------------------------------------------------------------------
 u_ov5640_dri/u_i2c_dr/reg1_syn_52.q[1]                      clk2q                   0.146 r     3.868
 u_ov5640_dri/u_i2c_dr/reg1_syn_46.d[1] (u_ov5640_dri/u_i2c_dr/clk_cnt[3]) net  (fanout = 2)       0.602 r     4.470      ../../src/ov5640/i2c_dri.v(71)
 u_ov5640_dri/u_i2c_dr/reg1_syn_46.f[1]                      cell (LUT4)             0.205 r     4.675
 u_ov5640_dri/u_i2c_dr/reg1_syn_46.b[0] (u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_4) net  (fanout = 1)       0.738 r     5.413                    
 u_ov5640_dri/u_i2c_dr/reg1_syn_46.f[0]                      cell (LUT4)             0.333 r     5.746
 u_ov5640_dri/u_i2c_dr/dri_clk_reg_syn_9.d[0] (u_ov5640_dri/u_i2c_dr/clk_cnt_b_n) net  (fanout = 4)       0.468 r     6.214      ../../src/ov5640/i2c_dri.v(47)
 u_ov5640_dri/u_i2c_dr/dri_clk_reg_syn_9                     path2reg0 (LUT2)        0.314       6.528
 Arrival time                                                                        6.528                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_2.ipad                                              hier                    0.000       0.000                    
 clk_syn_2.di                                                cell (PAD)              1.493       1.493                    
 u_ov5640_dri/u_i2c_dr/dri_clk_reg_syn_9.clk (clk_dup_1)     net                     1.853       3.346      ../../src/top.v(2)
 capture clock edge                                                                 20.000      23.346
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      23.230
 clock uncertainty                                                                  -0.000      23.230
 clock recovergence pessimism                                                        0.312      23.542
 Required time                                                                      23.542            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              17.014ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_ov5640_dri/u_i2c_dr/reg1_syn_52 (15 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     16.827 ns                                                       
 Start Point:             u_ov5640_dri/u_i2c_dr/reg1_syn_55.clk (rising edge triggered by clock clk)
 End Point:               u_ov5640_dri/u_i2c_dr/reg1_syn_52.d[1] (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         2.993ns  (logic 1.183ns, net 1.810ns, 39% logic)                
 Logic Levels:            3 ( LUT4=2 LUT2=1 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_2.ipad                                              hier                    0.000       0.000                    
 clk_syn_2.di                                                cell (PAD)              1.660       1.660                    
 u_ov5640_dri/u_i2c_dr/reg1_syn_55.clk (clk_dup_1)           net                     2.062       3.722      ../../src/top.v(2)
 launch clock edge                                                                   0.000       3.722
---------------------------------------------------------------------------------------------------------
 u_ov5640_dri/u_i2c_dr/reg1_syn_55.q[1]                      clk2q                   0.146 r     3.868
 u_ov5640_dri/u_i2c_dr/reg1_syn_46.b[1] (u_ov5640_dri/u_i2c_dr/clk_cnt[1]) net  (fanout = 2)       0.749 r     4.617      ../../src/ov5640/i2c_dri.v(71)
 u_ov5640_dri/u_i2c_dr/reg1_syn_46.f[1]                      cell (LUT4)             0.333 r     4.950
 u_ov5640_dri/u_i2c_dr/reg1_syn_46.b[0] (u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_4) net  (fanout = 1)       0.738 r     5.688                    
 u_ov5640_dri/u_i2c_dr/reg1_syn_46.f[0]                      cell (LUT4)             0.333 r     6.021
 u_ov5640_dri/u_i2c_dr/reg1_syn_52.d[1] (u_ov5640_dri/u_i2c_dr/clk_cnt_b_n) net  (fanout = 4)       0.323 r     6.344      ../../src/ov5640/i2c_dri.v(71)
 u_ov5640_dri/u_i2c_dr/reg1_syn_52                           path2reg1 (LUT2)        0.371       6.715
 Arrival time                                                                        6.715                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_2.ipad                                              hier                    0.000       0.000                    
 clk_syn_2.di                                                cell (PAD)              1.493       1.493                    
 u_ov5640_dri/u_i2c_dr/reg1_syn_52.clk (clk_dup_1)           net                     1.853       3.346      ../../src/top.v(2)
 capture clock edge                                                                 20.000      23.346
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      23.230
 clock uncertainty                                                                  -0.000      23.230
 clock recovergence pessimism                                                        0.312      23.542
 Required time                                                                      23.542            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              16.827ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     17.019 ns                                                       
 Start Point:             u_ov5640_dri/u_i2c_dr/reg1_syn_46.clk (rising edge triggered by clock clk)
 End Point:               u_ov5640_dri/u_i2c_dr/reg1_syn_52.d[1] (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         2.801ns  (logic 1.273ns, net 1.528ns, 45% logic)                
 Logic Levels:            3 ( LUT4=2 LUT2=1 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_2.ipad                                              hier                    0.000       0.000                    
 clk_syn_2.di                                                cell (PAD)              1.660       1.660                    
 u_ov5640_dri/u_i2c_dr/reg1_syn_46.clk (clk_dup_1)           net                     2.062       3.722      ../../src/top.v(2)
 launch clock edge                                                                   0.000       3.722
---------------------------------------------------------------------------------------------------------
 u_ov5640_dri/u_i2c_dr/reg1_syn_46.q[1]                      clk2q                   0.146 r     3.868
 u_ov5640_dri/u_i2c_dr/reg1_syn_49.c[0] (u_ov5640_dri/u_i2c_dr/clk_cnt[8]) net  (fanout = 2)       0.602 r     4.470      ../../src/ov5640/i2c_dri.v(71)
 u_ov5640_dri/u_i2c_dr/reg1_syn_49.f[0]                      cell (LUT4)             0.348 r     4.818
 u_ov5640_dri/u_i2c_dr/reg1_syn_46.a[0] (u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_2) net  (fanout = 1)       0.603 r     5.421                    
 u_ov5640_dri/u_i2c_dr/reg1_syn_46.f[0]                      cell (LUT4)             0.408 r     5.829
 u_ov5640_dri/u_i2c_dr/reg1_syn_52.d[1] (u_ov5640_dri/u_i2c_dr/clk_cnt_b_n) net  (fanout = 4)       0.323 r     6.152      ../../src/ov5640/i2c_dri.v(71)
 u_ov5640_dri/u_i2c_dr/reg1_syn_52                           path2reg1 (LUT2)        0.371       6.523
 Arrival time                                                                        6.523                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_2.ipad                                              hier                    0.000       0.000                    
 clk_syn_2.di                                                cell (PAD)              1.493       1.493                    
 u_ov5640_dri/u_i2c_dr/reg1_syn_52.clk (clk_dup_1)           net                     1.853       3.346      ../../src/top.v(2)
 capture clock edge                                                                 20.000      23.346
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      23.230
 clock uncertainty                                                                  -0.000      23.230
 clock recovergence pessimism                                                        0.312      23.542
 Required time                                                                      23.542            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              17.019ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     17.071 ns                                                       
 Start Point:             u_ov5640_dri/u_i2c_dr/reg1_syn_55.clk (rising edge triggered by clock clk)
 End Point:               u_ov5640_dri/u_i2c_dr/reg1_syn_52.c[1] (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         2.749ns  (logic 1.691ns, net 1.058ns, 61% logic)                
 Logic Levels:            3 ( ADDER=2 LUT2=1 )                                            

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_2.ipad                                              hier                    0.000       0.000                    
 clk_syn_2.di                                                cell (PAD)              1.660       1.660                    
 u_ov5640_dri/u_i2c_dr/reg1_syn_55.clk (clk_dup_1)           net                     2.062       3.722      ../../src/top.v(2)
 launch clock edge                                                                   0.000       3.722
---------------------------------------------------------------------------------------------------------
 u_ov5640_dri/u_i2c_dr/reg1_syn_55.q[1]                      clk2q                   0.146 r     3.868
 u_ov5640_dri/u_i2c_dr/add0_syn_62.a[1] (u_ov5640_dri/u_i2c_dr/clk_cnt[1]) net  (fanout = 2)       0.749 r     4.617      ../../src/ov5640/i2c_dri.v(71)
 u_ov5640_dri/u_i2c_dr/add0_syn_62.fco                       cell (ADDER)            0.881 r     5.498
 u_ov5640_dri/u_i2c_dr/add0_syn_63.fci (u_ov5640_dri/u_i2c_dr/add0_syn_54) net  (fanout = 1)       0.000 f     5.498      ../../src/ov5640/i2c_dri.v(97)
 u_ov5640_dri/u_i2c_dr/add0_syn_63.f[0]                      cell (ADDER)            0.198 r     5.696
 u_ov5640_dri/u_i2c_dr/reg1_syn_52.c[1] (u_ov5640_dri/u_i2c_dr/clk_cnt_b1[3]) net  (fanout = 1)       0.309 r     6.005      ../../src/ov5640/i2c_dri.v(71)
 u_ov5640_dri/u_i2c_dr/reg1_syn_52                           path2reg1 (LUT2)        0.466       6.471
 Arrival time                                                                        6.471                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_2.ipad                                              hier                    0.000       0.000                    
 clk_syn_2.di                                                cell (PAD)              1.493       1.493                    
 u_ov5640_dri/u_i2c_dr/reg1_syn_52.clk (clk_dup_1)           net                     1.853       3.346      ../../src/top.v(2)
 capture clock edge                                                                 20.000      23.346
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      23.230
 clock uncertainty                                                                  -0.000      23.230
 clock recovergence pessimism                                                        0.312      23.542
 Required time                                                                      23.542            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              17.071ns          

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point u_ov5640_dri/u_i2c_dr/dri_clk_reg_syn_9 (11 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.611 ns                                                        
 Start Point:             u_ov5640_dri/u_i2c_dr/dri_clk_reg_syn_9.clk (rising edge triggered by clock clk)
 End Point:               u_ov5640_dri/u_i2c_dr/dri_clk_reg_syn_9.c[0] (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         0.672ns  (logic 0.350ns, net 0.322ns, 52% logic)                
 Logic Levels:            1 ( LUT2=1 )                                                    

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_2.ipad                                              hier                    0.000       0.000                    
 clk_syn_2.di                                                cell (PAD)              1.184       1.184                    
 u_ov5640_dri/u_i2c_dr/dri_clk_reg_syn_9.clk (clk_dup_1)     net                     1.756       2.940      ../../src/top.v(2)
 launch clock edge                                                                   0.000       2.940
---------------------------------------------------------------------------------------------------------
 u_ov5640_dri/u_i2c_dr/dri_clk_reg_syn_9.q[0]                clk2q                   0.109 r     3.049
 u_ov5640_dri/u_i2c_dr/dri_clk_reg_syn_9.c[0] (u_ov5640_dri/u_i2c_dr/dri_clk) net  (fanout = 2)       0.322 r     3.371      ../../src/ov5640/i2c_dri.v(47)
 u_ov5640_dri/u_i2c_dr/dri_clk_reg_syn_9                     path2reg0 (LUT2)        0.241       3.612
 Arrival time                                                                        3.612                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_2.ipad                                              hier                    0.000       0.000                    
 clk_syn_2.di                                                cell (PAD)              1.302       1.302                    
 u_ov5640_dri/u_i2c_dr/dri_clk_reg_syn_9.clk (clk_dup_1)     net                     1.930       3.232      ../../src/top.v(2)
 capture clock edge                                                                  0.000       3.232
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       3.293
 clock uncertainty                                                                   0.000       3.293
 clock recovergence pessimism                                                       -0.292       3.001
 Required time                                                                       3.001            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.611ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      1.011 ns                                                        
 Start Point:             u_ov5640_dri/u_i2c_dr/add0_syn_62.clk (rising edge triggered by clock clk)
 End Point:               u_ov5640_dri/u_i2c_dr/dri_clk_reg_syn_9.d[0] (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         1.101ns  (logic 0.451ns, net 0.650ns, 40% logic)                
 Logic Levels:            2 ( LUT2=1 LUT4=1 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_2.ipad                                              hier                    0.000       0.000                    
 clk_syn_2.di                                                cell (PAD)              1.184       1.184                    
 u_ov5640_dri/u_i2c_dr/add0_syn_62.clk (clk_dup_1)           net                     1.756       2.940      ../../src/top.v(2)
 launch clock edge                                                                   0.000       2.940
---------------------------------------------------------------------------------------------------------
 u_ov5640_dri/u_i2c_dr/add0_syn_62.q[0]                      clk2q                   0.109 r     3.049
 u_ov5640_dri/u_i2c_dr/reg1_syn_46.d[0] (u_ov5640_dri/u_i2c_dr/clk_cnt[5]) net  (fanout = 2)       0.322 r     3.371      ../../src/ov5640/i2c_dri.v(71)
 u_ov5640_dri/u_i2c_dr/reg1_syn_46.f[0]                      cell (LUT4)             0.126 r     3.497
 u_ov5640_dri/u_i2c_dr/dri_clk_reg_syn_9.d[0] (u_ov5640_dri/u_i2c_dr/clk_cnt_b_n) net  (fanout = 4)       0.328 r     3.825      ../../src/ov5640/i2c_dri.v(47)
 u_ov5640_dri/u_i2c_dr/dri_clk_reg_syn_9                     path2reg0 (LUT2)        0.216       4.041
 Arrival time                                                                        4.041                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_2.ipad                                              hier                    0.000       0.000                    
 clk_syn_2.di                                                cell (PAD)              1.302       1.302                    
 u_ov5640_dri/u_i2c_dr/dri_clk_reg_syn_9.clk (clk_dup_1)     net                     1.930       3.232      ../../src/top.v(2)
 capture clock edge                                                                  0.000       3.232
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       3.293
 clock uncertainty                                                                   0.000       3.293
 clock recovergence pessimism                                                       -0.263       3.030
 Required time                                                                       3.030            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.011ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      1.126 ns                                                        
 Start Point:             u_ov5640_dri/u_i2c_dr/reg1_syn_49.clk (rising edge triggered by clock clk)
 End Point:               u_ov5640_dri/u_i2c_dr/dri_clk_reg_syn_9.d[0] (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         1.232ns  (logic 0.476ns, net 0.756ns, 38% logic)                
 Logic Levels:            2 ( LUT2=1 LUT4=1 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_2.ipad                                              hier                    0.000       0.000                    
 clk_syn_2.di                                                cell (PAD)              1.184       1.184                    
 u_ov5640_dri/u_i2c_dr/reg1_syn_49.clk (clk_dup_1)           net                     1.756       2.940      ../../src/top.v(2)
 launch clock edge                                                                   0.000       2.940
---------------------------------------------------------------------------------------------------------
 u_ov5640_dri/u_i2c_dr/reg1_syn_49.q[1]                      clk2q                   0.109 r     3.049
 u_ov5640_dri/u_i2c_dr/reg1_syn_46.c[0] (u_ov5640_dri/u_i2c_dr/clk_cnt[4]) net  (fanout = 2)       0.428 r     3.477      ../../src/ov5640/i2c_dri.v(71)
 u_ov5640_dri/u_i2c_dr/reg1_syn_46.f[0]                      cell (LUT4)             0.151 r     3.628
 u_ov5640_dri/u_i2c_dr/dri_clk_reg_syn_9.d[0] (u_ov5640_dri/u_i2c_dr/clk_cnt_b_n) net  (fanout = 4)       0.328 r     3.956      ../../src/ov5640/i2c_dri.v(47)
 u_ov5640_dri/u_i2c_dr/dri_clk_reg_syn_9                     path2reg0 (LUT2)        0.216       4.172
 Arrival time                                                                        4.172                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_2.ipad                                              hier                    0.000       0.000                    
 clk_syn_2.di                                                cell (PAD)              1.302       1.302                    
 u_ov5640_dri/u_i2c_dr/dri_clk_reg_syn_9.clk (clk_dup_1)     net                     1.930       3.232      ../../src/top.v(2)
 capture clock edge                                                                  0.000       3.232
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       3.293
 clock uncertainty                                                                   0.000       3.293
 clock recovergence pessimism                                                       -0.247       3.046
 Required time                                                                       3.046            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.126ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_ov5640_dri/u_i2c_dr/reg1_syn_52 (15 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.937 ns                                                        
 Start Point:             u_ov5640_dri/u_i2c_dr/add0_syn_62.clk (rising edge triggered by clock clk)
 End Point:               u_ov5640_dri/u_i2c_dr/reg1_syn_52.d[1] (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         1.043ns  (logic 0.504ns, net 0.539ns, 48% logic)                
 Logic Levels:            2 ( LUT2=1 LUT4=1 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_2.ipad                                              hier                    0.000       0.000                    
 clk_syn_2.di                                                cell (PAD)              1.184       1.184                    
 u_ov5640_dri/u_i2c_dr/add0_syn_62.clk (clk_dup_1)           net                     1.756       2.940      ../../src/top.v(2)
 launch clock edge                                                                   0.000       2.940
---------------------------------------------------------------------------------------------------------
 u_ov5640_dri/u_i2c_dr/add0_syn_62.q[0]                      clk2q                   0.109 r     3.049
 u_ov5640_dri/u_i2c_dr/reg1_syn_46.d[0] (u_ov5640_dri/u_i2c_dr/clk_cnt[5]) net  (fanout = 2)       0.322 r     3.371      ../../src/ov5640/i2c_dri.v(71)
 u_ov5640_dri/u_i2c_dr/reg1_syn_46.f[0]                      cell (LUT4)             0.126 r     3.497
 u_ov5640_dri/u_i2c_dr/reg1_syn_52.d[1] (u_ov5640_dri/u_i2c_dr/clk_cnt_b_n) net  (fanout = 4)       0.217 r     3.714      ../../src/ov5640/i2c_dri.v(71)
 u_ov5640_dri/u_i2c_dr/reg1_syn_52                           path2reg1 (LUT2)        0.269       3.983
 Arrival time                                                                        3.983                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_2.ipad                                              hier                    0.000       0.000                    
 clk_syn_2.di                                                cell (PAD)              1.302       1.302                    
 u_ov5640_dri/u_i2c_dr/reg1_syn_52.clk (clk_dup_1)           net                     1.930       3.232      ../../src/top.v(2)
 capture clock edge                                                                  0.000       3.232
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       3.293
 clock uncertainty                                                                   0.000       3.293
 clock recovergence pessimism                                                       -0.247       3.046
 Required time                                                                       3.046            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.937ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      1.098 ns                                                        
 Start Point:             u_ov5640_dri/u_i2c_dr/reg1_syn_49.clk (rising edge triggered by clock clk)
 End Point:               u_ov5640_dri/u_i2c_dr/reg1_syn_52.d[1] (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         1.174ns  (logic 0.529ns, net 0.645ns, 45% logic)                
 Logic Levels:            2 ( LUT2=1 LUT4=1 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_2.ipad                                              hier                    0.000       0.000                    
 clk_syn_2.di                                                cell (PAD)              1.184       1.184                    
 u_ov5640_dri/u_i2c_dr/reg1_syn_49.clk (clk_dup_1)           net                     1.756       2.940      ../../src/top.v(2)
 launch clock edge                                                                   0.000       2.940
---------------------------------------------------------------------------------------------------------
 u_ov5640_dri/u_i2c_dr/reg1_syn_49.q[1]                      clk2q                   0.109 r     3.049
 u_ov5640_dri/u_i2c_dr/reg1_syn_46.c[0] (u_ov5640_dri/u_i2c_dr/clk_cnt[4]) net  (fanout = 2)       0.428 r     3.477      ../../src/ov5640/i2c_dri.v(71)
 u_ov5640_dri/u_i2c_dr/reg1_syn_46.f[0]                      cell (LUT4)             0.151 r     3.628
 u_ov5640_dri/u_i2c_dr/reg1_syn_52.d[1] (u_ov5640_dri/u_i2c_dr/clk_cnt_b_n) net  (fanout = 4)       0.217 r     3.845      ../../src/ov5640/i2c_dri.v(71)
 u_ov5640_dri/u_i2c_dr/reg1_syn_52                           path2reg1 (LUT2)        0.269       4.114
 Arrival time                                                                        4.114                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_2.ipad                                              hier                    0.000       0.000                    
 clk_syn_2.di                                                cell (PAD)              1.302       1.302                    
 u_ov5640_dri/u_i2c_dr/reg1_syn_52.clk (clk_dup_1)           net                     1.930       3.232      ../../src/top.v(2)
 capture clock edge                                                                  0.000       3.232
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       3.293
 clock uncertainty                                                                   0.000       3.293
 clock recovergence pessimism                                                       -0.277       3.016
 Required time                                                                       3.016            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.098ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      1.291 ns                                                        
 Start Point:             u_ov5640_dri/u_i2c_dr/reg1_syn_49.clk (rising edge triggered by clock clk)
 End Point:               u_ov5640_dri/u_i2c_dr/reg1_syn_52.c[1] (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         1.367ns  (logic 0.943ns, net 0.424ns, 68% logic)                
 Logic Levels:            2 ( LUT2=1 )                                                    

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_2.ipad                                              hier                    0.000       0.000                    
 clk_syn_2.di                                                cell (PAD)              1.184       1.184                    
 u_ov5640_dri/u_i2c_dr/reg1_syn_49.clk (clk_dup_1)           net                     1.756       2.940      ../../src/top.v(2)
 launch clock edge                                                                   0.000       2.940
---------------------------------------------------------------------------------------------------------
 u_ov5640_dri/u_i2c_dr/reg1_syn_49.q[1]                      clk2q                   0.109 r     3.049
 u_ov5640_dri/u_i2c_dr/add0_syn_63.b[0] (u_ov5640_dri/u_i2c_dr/clk_cnt[4]) net  (fanout = 2)       0.216 r     3.265      ../../src/ov5640/i2c_dri.v(71)
 u_ov5640_dri/u_i2c_dr/add0_syn_63.f[0]                      cell                    0.513 r     3.778
 u_ov5640_dri/u_i2c_dr/reg1_syn_52.c[1] (u_ov5640_dri/u_i2c_dr/clk_cnt_b1[3]) net  (fanout = 1)       0.208 r     3.986      ../../src/ov5640/i2c_dri.v(71)
 u_ov5640_dri/u_i2c_dr/reg1_syn_52                           path2reg1 (LUT2)        0.321       4.307
 Arrival time                                                                        4.307                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_2.ipad                                              hier                    0.000       0.000                    
 clk_syn_2.di                                                cell (PAD)              1.302       1.302                    
 u_ov5640_dri/u_i2c_dr/reg1_syn_52.clk (clk_dup_1)           net                     1.930       3.232      ../../src/top.v(2)
 capture clock edge                                                                  0.000       3.232
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       3.293
 clock uncertainty                                                                   0.000       3.293
 clock recovergence pessimism                                                       -0.277       3.016
 Required time                                                                       3.016            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.291ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_ov5640_dri/u_i2c_dr/reg1_syn_52 (11 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.937 ns                                                        
 Start Point:             u_ov5640_dri/u_i2c_dr/add0_syn_62.clk (rising edge triggered by clock clk)
 End Point:               u_ov5640_dri/u_i2c_dr/reg1_syn_52.d[0] (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         1.043ns  (logic 0.504ns, net 0.539ns, 48% logic)                
 Logic Levels:            2 ( LUT2=1 LUT4=1 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_2.ipad                                              hier                    0.000       0.000                    
 clk_syn_2.di                                                cell (PAD)              1.184       1.184                    
 u_ov5640_dri/u_i2c_dr/add0_syn_62.clk (clk_dup_1)           net                     1.756       2.940      ../../src/top.v(2)
 launch clock edge                                                                   0.000       2.940
---------------------------------------------------------------------------------------------------------
 u_ov5640_dri/u_i2c_dr/add0_syn_62.q[0]                      clk2q                   0.109 r     3.049
 u_ov5640_dri/u_i2c_dr/reg1_syn_46.d[0] (u_ov5640_dri/u_i2c_dr/clk_cnt[5]) net  (fanout = 2)       0.322 r     3.371      ../../src/ov5640/i2c_dri.v(71)
 u_ov5640_dri/u_i2c_dr/reg1_syn_46.f[0]                      cell (LUT4)             0.126 r     3.497
 u_ov5640_dri/u_i2c_dr/reg1_syn_52.d[0] (u_ov5640_dri/u_i2c_dr/clk_cnt_b_n) net  (fanout = 4)       0.217 r     3.714      ../../src/ov5640/i2c_dri.v(71)
 u_ov5640_dri/u_i2c_dr/reg1_syn_52                           path2reg0 (LUT2)        0.269       3.983
 Arrival time                                                                        3.983                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_2.ipad                                              hier                    0.000       0.000                    
 clk_syn_2.di                                                cell (PAD)              1.302       1.302                    
 u_ov5640_dri/u_i2c_dr/reg1_syn_52.clk (clk_dup_1)           net                     1.930       3.232      ../../src/top.v(2)
 capture clock edge                                                                  0.000       3.232
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       3.293
 clock uncertainty                                                                   0.000       3.293
 clock recovergence pessimism                                                       -0.247       3.046
 Required time                                                                       3.046            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.937ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      1.098 ns                                                        
 Start Point:             u_ov5640_dri/u_i2c_dr/reg1_syn_49.clk (rising edge triggered by clock clk)
 End Point:               u_ov5640_dri/u_i2c_dr/reg1_syn_52.d[0] (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         1.174ns  (logic 0.529ns, net 0.645ns, 45% logic)                
 Logic Levels:            2 ( LUT2=1 LUT4=1 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_2.ipad                                              hier                    0.000       0.000                    
 clk_syn_2.di                                                cell (PAD)              1.184       1.184                    
 u_ov5640_dri/u_i2c_dr/reg1_syn_49.clk (clk_dup_1)           net                     1.756       2.940      ../../src/top.v(2)
 launch clock edge                                                                   0.000       2.940
---------------------------------------------------------------------------------------------------------
 u_ov5640_dri/u_i2c_dr/reg1_syn_49.q[1]                      clk2q                   0.109 r     3.049
 u_ov5640_dri/u_i2c_dr/reg1_syn_46.c[0] (u_ov5640_dri/u_i2c_dr/clk_cnt[4]) net  (fanout = 2)       0.428 r     3.477      ../../src/ov5640/i2c_dri.v(71)
 u_ov5640_dri/u_i2c_dr/reg1_syn_46.f[0]                      cell (LUT4)             0.151 r     3.628
 u_ov5640_dri/u_i2c_dr/reg1_syn_52.d[0] (u_ov5640_dri/u_i2c_dr/clk_cnt_b_n) net  (fanout = 4)       0.217 r     3.845      ../../src/ov5640/i2c_dri.v(71)
 u_ov5640_dri/u_i2c_dr/reg1_syn_52                           path2reg0 (LUT2)        0.269       4.114
 Arrival time                                                                        4.114                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_2.ipad                                              hier                    0.000       0.000                    
 clk_syn_2.di                                                cell (PAD)              1.302       1.302                    
 u_ov5640_dri/u_i2c_dr/reg1_syn_52.clk (clk_dup_1)           net                     1.930       3.232      ../../src/top.v(2)
 capture clock edge                                                                  0.000       3.232
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       3.293
 clock uncertainty                                                                   0.000       3.293
 clock recovergence pessimism                                                       -0.277       3.016
 Required time                                                                       3.016            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.098ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      1.621 ns                                                        
 Start Point:             u_ov5640_dri/u_i2c_dr/reg1_syn_52.clk (rising edge triggered by clock clk)
 End Point:               u_ov5640_dri/u_i2c_dr/reg1_syn_52.c[0] (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         1.682ns  (logic 1.063ns, net 0.619ns, 63% logic)                
 Logic Levels:            2 ( LUT2=1 )                                                    

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_2.ipad                                              hier                    0.000       0.000                    
 clk_syn_2.di                                                cell (PAD)              1.184       1.184                    
 u_ov5640_dri/u_i2c_dr/reg1_syn_52.clk (clk_dup_1)           net                     1.756       2.940      ../../src/top.v(2)
 launch clock edge                                                                   0.000       2.940
---------------------------------------------------------------------------------------------------------
 u_ov5640_dri/u_i2c_dr/reg1_syn_52.q[0]                      clk2q                   0.109 r     3.049
 u_ov5640_dri/u_i2c_dr/add0_syn_62.b[0] (u_ov5640_dri/u_i2c_dr/clk_cnt[0]) net  (fanout = 2)       0.225 r     3.274      ../../src/ov5640/i2c_dri.v(71)
 u_ov5640_dri/u_i2c_dr/add0_syn_62.fx[0]                     cell                    0.633 r     3.907
 u_ov5640_dri/u_i2c_dr/reg1_syn_52.c[0] (u_ov5640_dri/u_i2c_dr/clk_cnt_b1[0]) net  (fanout = 1)       0.394 r     4.301      ../../src/ov5640/i2c_dri.v(71)
 u_ov5640_dri/u_i2c_dr/reg1_syn_52                           path2reg0 (LUT2)        0.321       4.622
 Arrival time                                                                        4.622                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 clk                                                                                 0.000       0.000                    
 clk_syn_2.ipad                                              hier                    0.000       0.000                    
 clk_syn_2.di                                                cell (PAD)              1.302       1.302                    
 u_ov5640_dri/u_i2c_dr/reg1_syn_52.clk (clk_dup_1)           net                     1.930       3.232      ../../src/top.v(2)
 capture clock edge                                                                  0.000       3.232
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       3.293
 clock uncertainty                                                                   0.000       3.293
 clock recovergence pessimism                                                       -0.292       3.001
 Required time                                                                       3.001            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.621ns          

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        clock: sd_card_clk                                              
Clock = sd_card_clk, period 8ns, rising at 0ns, falling at 4ns

1410 endpoints analyzed totally, and 15914 paths analyzed
1 errors detected : 1 setup errors (TNS = -0.161), 0 hold errors (TNS = 0.000)
Minimum period is 8.161ns
---------------------------------------------------------------------------------------------------------

Paths for end point u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/lt4_syn_24 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):    -0.161 ns                                                        
 Start Point:             video_timing_data_m0/read_req_reg_syn_5.clk (rising edge triggered by clock video_clk)
 End Point:               u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/lt4_syn_24.mi[0] (rising edge triggered by clock sd_card_clk)
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         0.679ns  (logic 0.289ns, net 0.390ns, 42% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 video_pll_m0/pll_inst.clkc[0]                                                       0.000       0.000                    
 video_pll_m0/bufg_feedback.clki (video_pll_m0/clk0_buf)     net                     0.000       0.000      ../../al_ip/video_pll.v(35)
 video_pll_m0/bufg_feedback.clko                             cell (GCLK)             0.000       0.000                    
 video_timing_data_m0/read_req_reg_syn_5.clk (video_timing_data_m0/video_clk) net                     2.410       2.410      ../../src/video_timing_data.v(6)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 video_timing_data_m0/read_req_reg_syn_5.q[0]                clk2q                   0.146 r     2.556
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/lt4_syn_24.mi[0] (video_timing_data_m0/read_req) net  (fanout = 2)       0.390 r     2.946      ../../src/video_timing_data.v(8)
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/lt4_syn_24 path2reg0               0.143       3.089
 Arrival time                                                                        3.089                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 sys_pll_m0/pll_inst.clkc[0]                                                         0.000       0.000                    
 sys_pll_m0/bufg_feedback.clki (sys_pll_m0/clk0_buf)         net                     0.000       0.000      ../../al_ip/sys_pll.v(35)
 sys_pll_m0/bufg_feedback.clko                               cell (GCLK)             0.000       0.000                    
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/lt4_syn_24.clk (U3/u2_ram/u2_wrrd/Sdr_clk) net                     2.045       2.045      encrypted_text(0)
 capture clock edge                                                                  0.999       3.044
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       2.928
 clock uncertainty                                                                  -0.000       2.928
 clock recovergence pessimism                                                        0.000       2.928
 Required time                                                                       2.928            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -0.161ns          

---------------------------------------------------------------------------------------------------------

Paths for end point frame_read_write_m0/frame_fifo_read_m0/state_b[0]_syn_40 (526 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     0.076 ns                                                        
 Start Point:             frame_read_write_m0/write_buf/wr_to_rd_cross_inst/reg2_syn_57.clk (rising edge triggered by clock sd_card_clk)
 End Point:               frame_read_write_m0/frame_fifo_read_m0/state_b[0]_syn_40.a[0] (rising edge triggered by clock sd_card_clk)
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         7.744ns  (logic 4.416ns, net 3.328ns, 57% logic)                
 Logic Levels:            14 ( ADDER=12 LUT5=1 LUT4=1 )                                   

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sys_pll_m0/pll_inst.clkc[0]                                                         0.000       0.000                    
 sys_pll_m0/bufg_feedback.clki (sys_pll_m0/clk0_buf)         net                     0.000       0.000      ../../al_ip/sys_pll.v(35)
 sys_pll_m0/bufg_feedback.clko                               cell (GCLK)             0.000       0.000                    
 frame_read_write_m0/write_buf/wr_to_rd_cross_inst/reg2_syn_57.clk (U3/u2_ram/u2_wrrd/Sdr_clk) net                     2.276       2.276      encrypted_text(0)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 frame_read_write_m0/write_buf/wr_to_rd_cross_inst/reg2_syn_57.q[0] clk2q                   0.146 r     2.422
 frame_read_write_m0/write_buf/sub1_syn_74.a[0] (frame_read_write_m0/write_buf/wr_to_rd_addr[1]) net  (fanout = 1)       0.749 r     3.171      ../../al_ip/afifo_16_32_256.v(52)
 frame_read_write_m0/write_buf/sub1_syn_74.fco               cell (ADDER)            0.706 r     3.877
 frame_read_write_m0/write_buf/sub1_syn_77.fci (frame_read_write_m0/write_buf/sub1_syn_42) net  (fanout = 1)       0.000 f     3.877      ../../al_ip/afifo_16_32_256.v(149)
 frame_read_write_m0/write_buf/sub1_syn_77.fco               cell (ADDER)            0.073 r     3.950
 frame_read_write_m0/write_buf/sub1_syn_80.fci (frame_read_write_m0/write_buf/sub1_syn_44) net  (fanout = 1)       0.000 f     3.950      ../../al_ip/afifo_16_32_256.v(149)
 frame_read_write_m0/write_buf/sub1_syn_80.fco               cell (ADDER)            0.073 r     4.023
 frame_read_write_m0/write_buf/sub1_syn_83.fci (frame_read_write_m0/write_buf/sub1_syn_46) net  (fanout = 1)       0.000 f     4.023      ../../al_ip/afifo_16_32_256.v(149)
 frame_read_write_m0/write_buf/sub1_syn_83.f[1]              cell (ADDER)            0.355 r     4.378
 frame_read_write_m0/frame_fifo_write_m0/rdusedw[8]_syn_95.b[0] (frame_read_write_m0/frame_fifo_write_m0/rdusedw[8]) net  (fanout = 5)       0.912 r     5.290      ../../src/frame_fifo_write.v(38)
 frame_read_write_m0/frame_fifo_write_m0/rdusedw[8]_syn_95.fco cell (ADDER)            0.836 r     6.126
 frame_read_write_m0/frame_fifo_write_m0/rdusedw[8]_syn_96.fci (frame_read_write_m0/frame_fifo_write_m0/rdusedw[8]_syn_84) net  (fanout = 1)       0.000 f     6.126      ../../src/frame_fifo_write.v(38)
 frame_read_write_m0/frame_fifo_write_m0/rdusedw[8]_syn_96.f[0] cell (ADDER)            0.198 r     6.324
 frame_read_write_m0/frame_fifo_write_m0/lt1_syn_112.b[0] (frame_read_write_m0/frame_fifo_write_m0/rdusedw[8]_syn_3[3]) net  (fanout = 1)       0.757 r     7.081      ../../src/frame_fifo_write.v(38)
 frame_read_write_m0/frame_fifo_write_m0/lt1_syn_112.fco     cell (ADDER)            0.627 r     7.708
 frame_read_write_m0/frame_fifo_write_m0/lt1_syn_115.fci (frame_read_write_m0/frame_fifo_write_m0/lt1_syn_29) net  (fanout = 1)       0.000 f     7.708      ../../src/frame_fifo_write.v(70)
 frame_read_write_m0/frame_fifo_write_m0/lt1_syn_115.fco     cell (ADDER)            0.073 r     7.781
 frame_read_write_m0/frame_fifo_write_m0/lt1_syn_118.fci (frame_read_write_m0/frame_fifo_write_m0/lt1_syn_33) net  (fanout = 1)       0.000 f     7.781      ../../src/frame_fifo_write.v(70)
 frame_read_write_m0/frame_fifo_write_m0/lt1_syn_118.fco     cell (ADDER)            0.073 r     7.854
 frame_read_write_m0/frame_fifo_write_m0/lt1_syn_121.fci (frame_read_write_m0/frame_fifo_write_m0/lt1_syn_37) net  (fanout = 1)       0.000 f     7.854      ../../src/frame_fifo_write.v(70)
 frame_read_write_m0/frame_fifo_write_m0/lt1_syn_121.fco     cell (ADDER)            0.073 r     7.927
 frame_read_write_m0/frame_fifo_write_m0/lt1_syn_124.fci (frame_read_write_m0/frame_fifo_write_m0/lt1_syn_41) net  (fanout = 1)       0.000 f     7.927      ../../src/frame_fifo_write.v(70)
 frame_read_write_m0/frame_fifo_write_m0/lt1_syn_124.fco     cell (ADDER)            0.073 r     8.000
 frame_read_write_m0/frame_fifo_write_m0/lt1_syn_126.fci (frame_read_write_m0/frame_fifo_write_m0/lt1_syn_45) net  (fanout = 1)       0.000 f     8.000      ../../src/frame_fifo_write.v(70)
 frame_read_write_m0/frame_fifo_write_m0/lt1_syn_126.f[0]    cell (ADDER)            0.144 r     8.144
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/reg5_syn_60.a[0] (frame_read_write_m0/frame_fifo_write_m0/into_burst_n2) net  (fanout = 3)       0.307 r     8.451                    
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/reg5_syn_60.f[0] cell (LUT4)             0.424 r     8.875
 frame_read_write_m0/frame_fifo_read_m0/state_b[0]_syn_40.a[0] (frame_read_write_m0/frame_fifo_read_m0/state_b[0]_syn_15) net  (fanout = 2)       0.603 r     9.478      ../../src/frame_fifo_read.v(67)
 frame_read_write_m0/frame_fifo_read_m0/state_b[0]_syn_40    path2reg0 (LUT5)        0.542      10.020
 Arrival time                                                                       10.020                  (14 lvl)      

 source latency                                                                      0.000       0.000                    
 sys_pll_m0/pll_inst.clkc[0]                                                         0.000       0.000                    
 sys_pll_m0/bufg_feedback.clki (sys_pll_m0/clk0_buf)         net                     0.000       0.000      ../../al_ip/sys_pll.v(35)
 sys_pll_m0/bufg_feedback.clko                               cell (GCLK)             0.000       0.000                    
 frame_read_write_m0/frame_fifo_read_m0/state_b[0]_syn_40.clk (U3/u2_ram/u2_wrrd/Sdr_clk) net                     2.045       2.045      encrypted_text(0)
 capture clock edge                                                                  8.000      10.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       9.929
 clock uncertainty                                                                  -0.000       9.929
 clock recovergence pessimism                                                        0.167      10.096
 Required time                                                                      10.096            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.076ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     0.169 ns                                                        
 Start Point:             frame_read_write_m0/write_buf/wr_to_rd_cross_inst/reg2_syn_57.clk (rising edge triggered by clock sd_card_clk)
 End Point:               frame_read_write_m0/frame_fifo_read_m0/state_b[0]_syn_40.a[0] (rising edge triggered by clock sd_card_clk)
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         7.651ns  (logic 4.489ns, net 3.162ns, 58% logic)                
 Logic Levels:            12 ( ADDER=10 LUT5=1 LUT4=1 )                                   

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sys_pll_m0/pll_inst.clkc[0]                                                         0.000       0.000                    
 sys_pll_m0/bufg_feedback.clki (sys_pll_m0/clk0_buf)         net                     0.000       0.000      ../../al_ip/sys_pll.v(35)
 sys_pll_m0/bufg_feedback.clko                               cell (GCLK)             0.000       0.000                    
 frame_read_write_m0/write_buf/wr_to_rd_cross_inst/reg2_syn_57.clk (U3/u2_ram/u2_wrrd/Sdr_clk) net                     2.276       2.276      encrypted_text(0)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 frame_read_write_m0/write_buf/wr_to_rd_cross_inst/reg2_syn_57.q[0] clk2q                   0.146 r     2.422
 frame_read_write_m0/write_buf/sub1_syn_74.a[0] (frame_read_write_m0/write_buf/wr_to_rd_addr[1]) net  (fanout = 1)       0.749 r     3.171      ../../al_ip/afifo_16_32_256.v(52)
 frame_read_write_m0/write_buf/sub1_syn_74.fco               cell (ADDER)            0.706 r     3.877
 frame_read_write_m0/write_buf/sub1_syn_77.fci (frame_read_write_m0/write_buf/sub1_syn_42) net  (fanout = 1)       0.000 f     3.877      ../../al_ip/afifo_16_32_256.v(149)
 frame_read_write_m0/write_buf/sub1_syn_77.fco               cell (ADDER)            0.073 r     3.950
 frame_read_write_m0/write_buf/sub1_syn_80.fci (frame_read_write_m0/write_buf/sub1_syn_44) net  (fanout = 1)       0.000 f     3.950      ../../al_ip/afifo_16_32_256.v(149)
 frame_read_write_m0/write_buf/sub1_syn_80.fco               cell (ADDER)            0.073 r     4.023
 frame_read_write_m0/write_buf/sub1_syn_83.fci (frame_read_write_m0/write_buf/sub1_syn_46) net  (fanout = 1)       0.000 f     4.023      ../../al_ip/afifo_16_32_256.v(149)
 frame_read_write_m0/write_buf/sub1_syn_83.f[1]              cell (ADDER)            0.355 r     4.378
 frame_read_write_m0/frame_fifo_write_m0/rdusedw[8]_syn_95.b[0] (frame_read_write_m0/frame_fifo_write_m0/rdusedw[8]) net  (fanout = 5)       0.912 r     5.290      ../../src/frame_fifo_write.v(38)
 frame_read_write_m0/frame_fifo_write_m0/rdusedw[8]_syn_95.fco cell (ADDER)            0.836 r     6.126
 frame_read_write_m0/frame_fifo_write_m0/rdusedw[8]_syn_96.fci (frame_read_write_m0/frame_fifo_write_m0/rdusedw[8]_syn_84) net  (fanout = 1)       0.000 f     6.126      ../../src/frame_fifo_write.v(38)
 frame_read_write_m0/frame_fifo_write_m0/rdusedw[8]_syn_96.fco cell (ADDER)            0.132 r     6.258
 frame_read_write_m0/frame_fifo_write_m0/rdusedw[8]_syn_97.fci (frame_read_write_m0/frame_fifo_write_m0/rdusedw[8]_syn_88) net  (fanout = 1)       0.000 f     6.258      ../../src/frame_fifo_write.v(38)
 frame_read_write_m0/frame_fifo_write_m0/rdusedw[8]_syn_97.fco cell (ADDER)            0.132 r     6.390
 frame_read_write_m0/frame_fifo_write_m0/rdusedw[8]_syn_98.fci (frame_read_write_m0/frame_fifo_write_m0/rdusedw[8]_syn_92) net  (fanout = 1)       0.000 f     6.390      ../../src/frame_fifo_write.v(38)
 frame_read_write_m0/frame_fifo_write_m0/rdusedw[8]_syn_98.fx[0] cell (ADDER)            0.387 r     6.777
 frame_read_write_m0/frame_fifo_write_m0/lt1_syn_124.b[1] (frame_read_write_m0/frame_fifo_write_m0/rdusedw[8]_syn_3[12]) net  (fanout = 1)       0.591 r     7.368      ../../src/frame_fifo_write.v(38)
 frame_read_write_m0/frame_fifo_write_m0/lt1_syn_124.fco     cell (ADDER)            0.539 r     7.907
 frame_read_write_m0/frame_fifo_write_m0/lt1_syn_126.fci (frame_read_write_m0/frame_fifo_write_m0/lt1_syn_45) net  (fanout = 1)       0.000 f     7.907      ../../src/frame_fifo_write.v(70)
 frame_read_write_m0/frame_fifo_write_m0/lt1_syn_126.f[0]    cell (ADDER)            0.144 r     8.051
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/reg5_syn_60.a[0] (frame_read_write_m0/frame_fifo_write_m0/into_burst_n2) net  (fanout = 3)       0.307 r     8.358                    
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/reg5_syn_60.f[0] cell (LUT4)             0.424 r     8.782
 frame_read_write_m0/frame_fifo_read_m0/state_b[0]_syn_40.a[0] (frame_read_write_m0/frame_fifo_read_m0/state_b[0]_syn_15) net  (fanout = 2)       0.603 r     9.385      ../../src/frame_fifo_read.v(67)
 frame_read_write_m0/frame_fifo_read_m0/state_b[0]_syn_40    path2reg0 (LUT5)        0.542       9.927
 Arrival time                                                                        9.927                  (12 lvl)      

 source latency                                                                      0.000       0.000                    
 sys_pll_m0/pll_inst.clkc[0]                                                         0.000       0.000                    
 sys_pll_m0/bufg_feedback.clki (sys_pll_m0/clk0_buf)         net                     0.000       0.000      ../../al_ip/sys_pll.v(35)
 sys_pll_m0/bufg_feedback.clko                               cell (GCLK)             0.000       0.000                    
 frame_read_write_m0/frame_fifo_read_m0/state_b[0]_syn_40.clk (U3/u2_ram/u2_wrrd/Sdr_clk) net                     2.045       2.045      encrypted_text(0)
 capture clock edge                                                                  8.000      10.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       9.929
 clock uncertainty                                                                  -0.000       9.929
 clock recovergence pessimism                                                        0.167      10.096
 Required time                                                                      10.096            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.169ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     0.217 ns                                                        
 Start Point:             frame_read_write_m0/write_buf/reg0_syn_50.clk (rising edge triggered by clock sd_card_clk)
 End Point:               frame_read_write_m0/frame_fifo_read_m0/state_b[0]_syn_40.a[0] (rising edge triggered by clock sd_card_clk)
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         7.603ns  (logic 4.264ns, net 3.339ns, 56% logic)                
 Logic Levels:            13 ( ADDER=11 LUT5=1 LUT4=1 )                                   

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sys_pll_m0/pll_inst.clkc[0]                                                         0.000       0.000                    
 sys_pll_m0/bufg_feedback.clki (sys_pll_m0/clk0_buf)         net                     0.000       0.000      ../../al_ip/sys_pll.v(35)
 sys_pll_m0/bufg_feedback.clko                               cell (GCLK)             0.000       0.000                    
 frame_read_write_m0/write_buf/reg0_syn_50.clk (U3/u2_ram/u2_wrrd/Sdr_clk) net                     2.276       2.276      encrypted_text(0)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 frame_read_write_m0/write_buf/reg0_syn_50.q[1]              clk2q                   0.146 r     2.422
 frame_read_write_m0/write_buf/sub1_syn_77.b[0] (frame_read_write_m0/write_buf/rd_addr[3]) net  (fanout = 4)       0.760 r     3.182      ../../al_ip/afifo_16_32_256.v(54)
 frame_read_write_m0/write_buf/sub1_syn_77.fco               cell (ADDER)            0.627 r     3.809
 frame_read_write_m0/write_buf/sub1_syn_80.fci (frame_read_write_m0/write_buf/sub1_syn_44) net  (fanout = 1)       0.000 f     3.809      ../../al_ip/afifo_16_32_256.v(149)
 frame_read_write_m0/write_buf/sub1_syn_80.fco               cell (ADDER)            0.073 r     3.882
 frame_read_write_m0/write_buf/sub1_syn_83.fci (frame_read_write_m0/write_buf/sub1_syn_46) net  (fanout = 1)       0.000 f     3.882      ../../al_ip/afifo_16_32_256.v(149)
 frame_read_write_m0/write_buf/sub1_syn_83.f[1]              cell (ADDER)            0.355 r     4.237
 frame_read_write_m0/frame_fifo_write_m0/rdusedw[8]_syn_95.b[0] (frame_read_write_m0/frame_fifo_write_m0/rdusedw[8]) net  (fanout = 5)       0.912 r     5.149      ../../src/frame_fifo_write.v(38)
 frame_read_write_m0/frame_fifo_write_m0/rdusedw[8]_syn_95.fco cell (ADDER)            0.836 r     5.985
 frame_read_write_m0/frame_fifo_write_m0/rdusedw[8]_syn_96.fci (frame_read_write_m0/frame_fifo_write_m0/rdusedw[8]_syn_84) net  (fanout = 1)       0.000 f     5.985      ../../src/frame_fifo_write.v(38)
 frame_read_write_m0/frame_fifo_write_m0/rdusedw[8]_syn_96.f[0] cell (ADDER)            0.198 r     6.183
 frame_read_write_m0/frame_fifo_write_m0/lt1_syn_112.b[0] (frame_read_write_m0/frame_fifo_write_m0/rdusedw[8]_syn_3[3]) net  (fanout = 1)       0.757 r     6.940      ../../src/frame_fifo_write.v(38)
 frame_read_write_m0/frame_fifo_write_m0/lt1_syn_112.fco     cell (ADDER)            0.627 r     7.567
 frame_read_write_m0/frame_fifo_write_m0/lt1_syn_115.fci (frame_read_write_m0/frame_fifo_write_m0/lt1_syn_29) net  (fanout = 1)       0.000 f     7.567      ../../src/frame_fifo_write.v(70)
 frame_read_write_m0/frame_fifo_write_m0/lt1_syn_115.fco     cell (ADDER)            0.073 r     7.640
 frame_read_write_m0/frame_fifo_write_m0/lt1_syn_118.fci (frame_read_write_m0/frame_fifo_write_m0/lt1_syn_33) net  (fanout = 1)       0.000 f     7.640      ../../src/frame_fifo_write.v(70)
 frame_read_write_m0/frame_fifo_write_m0/lt1_syn_118.fco     cell (ADDER)            0.073 r     7.713
 frame_read_write_m0/frame_fifo_write_m0/lt1_syn_121.fci (frame_read_write_m0/frame_fifo_write_m0/lt1_syn_37) net  (fanout = 1)       0.000 f     7.713      ../../src/frame_fifo_write.v(70)
 frame_read_write_m0/frame_fifo_write_m0/lt1_syn_121.fco     cell (ADDER)            0.073 r     7.786
 frame_read_write_m0/frame_fifo_write_m0/lt1_syn_124.fci (frame_read_write_m0/frame_fifo_write_m0/lt1_syn_41) net  (fanout = 1)       0.000 f     7.786      ../../src/frame_fifo_write.v(70)
 frame_read_write_m0/frame_fifo_write_m0/lt1_syn_124.fco     cell (ADDER)            0.073 r     7.859
 frame_read_write_m0/frame_fifo_write_m0/lt1_syn_126.fci (frame_read_write_m0/frame_fifo_write_m0/lt1_syn_45) net  (fanout = 1)       0.000 f     7.859      ../../src/frame_fifo_write.v(70)
 frame_read_write_m0/frame_fifo_write_m0/lt1_syn_126.f[0]    cell (ADDER)            0.144 r     8.003
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/reg5_syn_60.a[0] (frame_read_write_m0/frame_fifo_write_m0/into_burst_n2) net  (fanout = 3)       0.307 r     8.310                    
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/reg5_syn_60.f[0] cell (LUT4)             0.424 r     8.734
 frame_read_write_m0/frame_fifo_read_m0/state_b[0]_syn_40.a[0] (frame_read_write_m0/frame_fifo_read_m0/state_b[0]_syn_15) net  (fanout = 2)       0.603 r     9.337      ../../src/frame_fifo_read.v(67)
 frame_read_write_m0/frame_fifo_read_m0/state_b[0]_syn_40    path2reg0 (LUT5)        0.542       9.879
 Arrival time                                                                        9.879                  (13 lvl)      

 source latency                                                                      0.000       0.000                    
 sys_pll_m0/pll_inst.clkc[0]                                                         0.000       0.000                    
 sys_pll_m0/bufg_feedback.clki (sys_pll_m0/clk0_buf)         net                     0.000       0.000      ../../al_ip/sys_pll.v(35)
 sys_pll_m0/bufg_feedback.clko                               cell (GCLK)             0.000       0.000                    
 frame_read_write_m0/frame_fifo_read_m0/state_b[0]_syn_40.clk (U3/u2_ram/u2_wrrd/Sdr_clk) net                     2.045       2.045      encrypted_text(0)
 capture clock edge                                                                  8.000      10.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       9.929
 clock uncertainty                                                                  -0.000       9.929
 clock recovergence pessimism                                                        0.167      10.096
 Required time                                                                      10.096            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.217ns          

---------------------------------------------------------------------------------------------------------

Paths for end point frame_read_write_m0/frame_fifo_read_m0/state_b[1]_syn_12 (546 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     0.211 ns                                                        
 Start Point:             frame_read_write_m0/write_buf/wr_to_rd_cross_inst/reg2_syn_57.clk (rising edge triggered by clock sd_card_clk)
 End Point:               frame_read_write_m0/frame_fifo_read_m0/state_b[1]_syn_12.a[0] (rising edge triggered by clock sd_card_clk)
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         7.609ns  (logic 4.416ns, net 3.193ns, 58% logic)                
 Logic Levels:            14 ( ADDER=12 LUT5=1 LUT4=1 )                                   

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sys_pll_m0/pll_inst.clkc[0]                                                         0.000       0.000                    
 sys_pll_m0/bufg_feedback.clki (sys_pll_m0/clk0_buf)         net                     0.000       0.000      ../../al_ip/sys_pll.v(35)
 sys_pll_m0/bufg_feedback.clko                               cell (GCLK)             0.000       0.000                    
 frame_read_write_m0/write_buf/wr_to_rd_cross_inst/reg2_syn_57.clk (U3/u2_ram/u2_wrrd/Sdr_clk) net                     2.276       2.276      encrypted_text(0)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 frame_read_write_m0/write_buf/wr_to_rd_cross_inst/reg2_syn_57.q[0] clk2q                   0.146 r     2.422
 frame_read_write_m0/write_buf/sub1_syn_74.a[0] (frame_read_write_m0/write_buf/wr_to_rd_addr[1]) net  (fanout = 1)       0.749 r     3.171      ../../al_ip/afifo_16_32_256.v(52)
 frame_read_write_m0/write_buf/sub1_syn_74.fco               cell (ADDER)            0.706 r     3.877
 frame_read_write_m0/write_buf/sub1_syn_77.fci (frame_read_write_m0/write_buf/sub1_syn_42) net  (fanout = 1)       0.000 f     3.877      ../../al_ip/afifo_16_32_256.v(149)
 frame_read_write_m0/write_buf/sub1_syn_77.fco               cell (ADDER)            0.073 r     3.950
 frame_read_write_m0/write_buf/sub1_syn_80.fci (frame_read_write_m0/write_buf/sub1_syn_44) net  (fanout = 1)       0.000 f     3.950      ../../al_ip/afifo_16_32_256.v(149)
 frame_read_write_m0/write_buf/sub1_syn_80.fco               cell (ADDER)            0.073 r     4.023
 frame_read_write_m0/write_buf/sub1_syn_83.fci (frame_read_write_m0/write_buf/sub1_syn_46) net  (fanout = 1)       0.000 f     4.023      ../../al_ip/afifo_16_32_256.v(149)
 frame_read_write_m0/write_buf/sub1_syn_83.f[1]              cell (ADDER)            0.355 r     4.378
 frame_read_write_m0/frame_fifo_write_m0/rdusedw[8]_syn_95.b[0] (frame_read_write_m0/frame_fifo_write_m0/rdusedw[8]) net  (fanout = 5)       0.912 r     5.290      ../../src/frame_fifo_write.v(38)
 frame_read_write_m0/frame_fifo_write_m0/rdusedw[8]_syn_95.fco cell (ADDER)            0.836 r     6.126
 frame_read_write_m0/frame_fifo_write_m0/rdusedw[8]_syn_96.fci (frame_read_write_m0/frame_fifo_write_m0/rdusedw[8]_syn_84) net  (fanout = 1)       0.000 f     6.126      ../../src/frame_fifo_write.v(38)
 frame_read_write_m0/frame_fifo_write_m0/rdusedw[8]_syn_96.f[0] cell (ADDER)            0.198 r     6.324
 frame_read_write_m0/frame_fifo_write_m0/lt1_syn_112.b[0] (frame_read_write_m0/frame_fifo_write_m0/rdusedw[8]_syn_3[3]) net  (fanout = 1)       0.757 r     7.081      ../../src/frame_fifo_write.v(38)
 frame_read_write_m0/frame_fifo_write_m0/lt1_syn_112.fco     cell (ADDER)            0.627 r     7.708
 frame_read_write_m0/frame_fifo_write_m0/lt1_syn_115.fci (frame_read_write_m0/frame_fifo_write_m0/lt1_syn_29) net  (fanout = 1)       0.000 f     7.708      ../../src/frame_fifo_write.v(70)
 frame_read_write_m0/frame_fifo_write_m0/lt1_syn_115.fco     cell (ADDER)            0.073 r     7.781
 frame_read_write_m0/frame_fifo_write_m0/lt1_syn_118.fci (frame_read_write_m0/frame_fifo_write_m0/lt1_syn_33) net  (fanout = 1)       0.000 f     7.781      ../../src/frame_fifo_write.v(70)
 frame_read_write_m0/frame_fifo_write_m0/lt1_syn_118.fco     cell (ADDER)            0.073 r     7.854
 frame_read_write_m0/frame_fifo_write_m0/lt1_syn_121.fci (frame_read_write_m0/frame_fifo_write_m0/lt1_syn_37) net  (fanout = 1)       0.000 f     7.854      ../../src/frame_fifo_write.v(70)
 frame_read_write_m0/frame_fifo_write_m0/lt1_syn_121.fco     cell (ADDER)            0.073 r     7.927
 frame_read_write_m0/frame_fifo_write_m0/lt1_syn_124.fci (frame_read_write_m0/frame_fifo_write_m0/lt1_syn_41) net  (fanout = 1)       0.000 f     7.927      ../../src/frame_fifo_write.v(70)
 frame_read_write_m0/frame_fifo_write_m0/lt1_syn_124.fco     cell (ADDER)            0.073 r     8.000
 frame_read_write_m0/frame_fifo_write_m0/lt1_syn_126.fci (frame_read_write_m0/frame_fifo_write_m0/lt1_syn_45) net  (fanout = 1)       0.000 f     8.000      ../../src/frame_fifo_write.v(70)
 frame_read_write_m0/frame_fifo_write_m0/lt1_syn_126.f[0]    cell (ADDER)            0.144 r     8.144
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/reg5_syn_60.a[0] (frame_read_write_m0/frame_fifo_write_m0/into_burst_n2) net  (fanout = 3)       0.307 r     8.451                    
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/reg5_syn_60.f[0] cell (LUT4)             0.424 r     8.875
 frame_read_write_m0/frame_fifo_read_m0/state_b[1]_syn_12.a[0] (frame_read_write_m0/frame_fifo_read_m0/state_b[0]_syn_15) net  (fanout = 2)       0.468 r     9.343      ../../src/frame_fifo_read.v(60)
 frame_read_write_m0/frame_fifo_read_m0/state_b[1]_syn_12    path2reg0 (LUT5)        0.542       9.885
 Arrival time                                                                        9.885                  (14 lvl)      

 source latency                                                                      0.000       0.000                    
 sys_pll_m0/pll_inst.clkc[0]                                                         0.000       0.000                    
 sys_pll_m0/bufg_feedback.clki (sys_pll_m0/clk0_buf)         net                     0.000       0.000      ../../al_ip/sys_pll.v(35)
 sys_pll_m0/bufg_feedback.clko                               cell (GCLK)             0.000       0.000                    
 frame_read_write_m0/frame_fifo_read_m0/state_b[1]_syn_12.clk (U3/u2_ram/u2_wrrd/Sdr_clk) net                     2.045       2.045      encrypted_text(0)
 capture clock edge                                                                  8.000      10.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       9.929
 clock uncertainty                                                                  -0.000       9.929
 clock recovergence pessimism                                                        0.167      10.096
 Required time                                                                      10.096            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.211ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     0.304 ns                                                        
 Start Point:             frame_read_write_m0/write_buf/wr_to_rd_cross_inst/reg2_syn_57.clk (rising edge triggered by clock sd_card_clk)
 End Point:               frame_read_write_m0/frame_fifo_read_m0/state_b[1]_syn_12.a[0] (rising edge triggered by clock sd_card_clk)
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         7.516ns  (logic 4.489ns, net 3.027ns, 59% logic)                
 Logic Levels:            12 ( ADDER=10 LUT5=1 LUT4=1 )                                   

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sys_pll_m0/pll_inst.clkc[0]                                                         0.000       0.000                    
 sys_pll_m0/bufg_feedback.clki (sys_pll_m0/clk0_buf)         net                     0.000       0.000      ../../al_ip/sys_pll.v(35)
 sys_pll_m0/bufg_feedback.clko                               cell (GCLK)             0.000       0.000                    
 frame_read_write_m0/write_buf/wr_to_rd_cross_inst/reg2_syn_57.clk (U3/u2_ram/u2_wrrd/Sdr_clk) net                     2.276       2.276      encrypted_text(0)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 frame_read_write_m0/write_buf/wr_to_rd_cross_inst/reg2_syn_57.q[0] clk2q                   0.146 r     2.422
 frame_read_write_m0/write_buf/sub1_syn_74.a[0] (frame_read_write_m0/write_buf/wr_to_rd_addr[1]) net  (fanout = 1)       0.749 r     3.171      ../../al_ip/afifo_16_32_256.v(52)
 frame_read_write_m0/write_buf/sub1_syn_74.fco               cell (ADDER)            0.706 r     3.877
 frame_read_write_m0/write_buf/sub1_syn_77.fci (frame_read_write_m0/write_buf/sub1_syn_42) net  (fanout = 1)       0.000 f     3.877      ../../al_ip/afifo_16_32_256.v(149)
 frame_read_write_m0/write_buf/sub1_syn_77.fco               cell (ADDER)            0.073 r     3.950
 frame_read_write_m0/write_buf/sub1_syn_80.fci (frame_read_write_m0/write_buf/sub1_syn_44) net  (fanout = 1)       0.000 f     3.950      ../../al_ip/afifo_16_32_256.v(149)
 frame_read_write_m0/write_buf/sub1_syn_80.fco               cell (ADDER)            0.073 r     4.023
 frame_read_write_m0/write_buf/sub1_syn_83.fci (frame_read_write_m0/write_buf/sub1_syn_46) net  (fanout = 1)       0.000 f     4.023      ../../al_ip/afifo_16_32_256.v(149)
 frame_read_write_m0/write_buf/sub1_syn_83.f[1]              cell (ADDER)            0.355 r     4.378
 frame_read_write_m0/frame_fifo_write_m0/rdusedw[8]_syn_95.b[0] (frame_read_write_m0/frame_fifo_write_m0/rdusedw[8]) net  (fanout = 5)       0.912 r     5.290      ../../src/frame_fifo_write.v(38)
 frame_read_write_m0/frame_fifo_write_m0/rdusedw[8]_syn_95.fco cell (ADDER)            0.836 r     6.126
 frame_read_write_m0/frame_fifo_write_m0/rdusedw[8]_syn_96.fci (frame_read_write_m0/frame_fifo_write_m0/rdusedw[8]_syn_84) net  (fanout = 1)       0.000 f     6.126      ../../src/frame_fifo_write.v(38)
 frame_read_write_m0/frame_fifo_write_m0/rdusedw[8]_syn_96.fco cell (ADDER)            0.132 r     6.258
 frame_read_write_m0/frame_fifo_write_m0/rdusedw[8]_syn_97.fci (frame_read_write_m0/frame_fifo_write_m0/rdusedw[8]_syn_88) net  (fanout = 1)       0.000 f     6.258      ../../src/frame_fifo_write.v(38)
 frame_read_write_m0/frame_fifo_write_m0/rdusedw[8]_syn_97.fco cell (ADDER)            0.132 r     6.390
 frame_read_write_m0/frame_fifo_write_m0/rdusedw[8]_syn_98.fci (frame_read_write_m0/frame_fifo_write_m0/rdusedw[8]_syn_92) net  (fanout = 1)       0.000 f     6.390      ../../src/frame_fifo_write.v(38)
 frame_read_write_m0/frame_fifo_write_m0/rdusedw[8]_syn_98.fx[0] cell (ADDER)            0.387 r     6.777
 frame_read_write_m0/frame_fifo_write_m0/lt1_syn_124.b[1] (frame_read_write_m0/frame_fifo_write_m0/rdusedw[8]_syn_3[12]) net  (fanout = 1)       0.591 r     7.368      ../../src/frame_fifo_write.v(38)
 frame_read_write_m0/frame_fifo_write_m0/lt1_syn_124.fco     cell (ADDER)            0.539 r     7.907
 frame_read_write_m0/frame_fifo_write_m0/lt1_syn_126.fci (frame_read_write_m0/frame_fifo_write_m0/lt1_syn_45) net  (fanout = 1)       0.000 f     7.907      ../../src/frame_fifo_write.v(70)
 frame_read_write_m0/frame_fifo_write_m0/lt1_syn_126.f[0]    cell (ADDER)            0.144 r     8.051
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/reg5_syn_60.a[0] (frame_read_write_m0/frame_fifo_write_m0/into_burst_n2) net  (fanout = 3)       0.307 r     8.358                    
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/reg5_syn_60.f[0] cell (LUT4)             0.424 r     8.782
 frame_read_write_m0/frame_fifo_read_m0/state_b[1]_syn_12.a[0] (frame_read_write_m0/frame_fifo_read_m0/state_b[0]_syn_15) net  (fanout = 2)       0.468 r     9.250      ../../src/frame_fifo_read.v(60)
 frame_read_write_m0/frame_fifo_read_m0/state_b[1]_syn_12    path2reg0 (LUT5)        0.542       9.792
 Arrival time                                                                        9.792                  (12 lvl)      

 source latency                                                                      0.000       0.000                    
 sys_pll_m0/pll_inst.clkc[0]                                                         0.000       0.000                    
 sys_pll_m0/bufg_feedback.clki (sys_pll_m0/clk0_buf)         net                     0.000       0.000      ../../al_ip/sys_pll.v(35)
 sys_pll_m0/bufg_feedback.clko                               cell (GCLK)             0.000       0.000                    
 frame_read_write_m0/frame_fifo_read_m0/state_b[1]_syn_12.clk (U3/u2_ram/u2_wrrd/Sdr_clk) net                     2.045       2.045      encrypted_text(0)
 capture clock edge                                                                  8.000      10.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       9.929
 clock uncertainty                                                                  -0.000       9.929
 clock recovergence pessimism                                                        0.167      10.096
 Required time                                                                      10.096            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.304ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     0.352 ns                                                        
 Start Point:             frame_read_write_m0/write_buf/reg0_syn_50.clk (rising edge triggered by clock sd_card_clk)
 End Point:               frame_read_write_m0/frame_fifo_read_m0/state_b[1]_syn_12.a[0] (rising edge triggered by clock sd_card_clk)
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         7.468ns  (logic 4.264ns, net 3.204ns, 57% logic)                
 Logic Levels:            13 ( ADDER=11 LUT5=1 LUT4=1 )                                   

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sys_pll_m0/pll_inst.clkc[0]                                                         0.000       0.000                    
 sys_pll_m0/bufg_feedback.clki (sys_pll_m0/clk0_buf)         net                     0.000       0.000      ../../al_ip/sys_pll.v(35)
 sys_pll_m0/bufg_feedback.clko                               cell (GCLK)             0.000       0.000                    
 frame_read_write_m0/write_buf/reg0_syn_50.clk (U3/u2_ram/u2_wrrd/Sdr_clk) net                     2.276       2.276      encrypted_text(0)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 frame_read_write_m0/write_buf/reg0_syn_50.q[1]              clk2q                   0.146 r     2.422
 frame_read_write_m0/write_buf/sub1_syn_77.b[0] (frame_read_write_m0/write_buf/rd_addr[3]) net  (fanout = 4)       0.760 r     3.182      ../../al_ip/afifo_16_32_256.v(54)
 frame_read_write_m0/write_buf/sub1_syn_77.fco               cell (ADDER)            0.627 r     3.809
 frame_read_write_m0/write_buf/sub1_syn_80.fci (frame_read_write_m0/write_buf/sub1_syn_44) net  (fanout = 1)       0.000 f     3.809      ../../al_ip/afifo_16_32_256.v(149)
 frame_read_write_m0/write_buf/sub1_syn_80.fco               cell (ADDER)            0.073 r     3.882
 frame_read_write_m0/write_buf/sub1_syn_83.fci (frame_read_write_m0/write_buf/sub1_syn_46) net  (fanout = 1)       0.000 f     3.882      ../../al_ip/afifo_16_32_256.v(149)
 frame_read_write_m0/write_buf/sub1_syn_83.f[1]              cell (ADDER)            0.355 r     4.237
 frame_read_write_m0/frame_fifo_write_m0/rdusedw[8]_syn_95.b[0] (frame_read_write_m0/frame_fifo_write_m0/rdusedw[8]) net  (fanout = 5)       0.912 r     5.149      ../../src/frame_fifo_write.v(38)
 frame_read_write_m0/frame_fifo_write_m0/rdusedw[8]_syn_95.fco cell (ADDER)            0.836 r     5.985
 frame_read_write_m0/frame_fifo_write_m0/rdusedw[8]_syn_96.fci (frame_read_write_m0/frame_fifo_write_m0/rdusedw[8]_syn_84) net  (fanout = 1)       0.000 f     5.985      ../../src/frame_fifo_write.v(38)
 frame_read_write_m0/frame_fifo_write_m0/rdusedw[8]_syn_96.f[0] cell (ADDER)            0.198 r     6.183
 frame_read_write_m0/frame_fifo_write_m0/lt1_syn_112.b[0] (frame_read_write_m0/frame_fifo_write_m0/rdusedw[8]_syn_3[3]) net  (fanout = 1)       0.757 r     6.940      ../../src/frame_fifo_write.v(38)
 frame_read_write_m0/frame_fifo_write_m0/lt1_syn_112.fco     cell (ADDER)            0.627 r     7.567
 frame_read_write_m0/frame_fifo_write_m0/lt1_syn_115.fci (frame_read_write_m0/frame_fifo_write_m0/lt1_syn_29) net  (fanout = 1)       0.000 f     7.567      ../../src/frame_fifo_write.v(70)
 frame_read_write_m0/frame_fifo_write_m0/lt1_syn_115.fco     cell (ADDER)            0.073 r     7.640
 frame_read_write_m0/frame_fifo_write_m0/lt1_syn_118.fci (frame_read_write_m0/frame_fifo_write_m0/lt1_syn_33) net  (fanout = 1)       0.000 f     7.640      ../../src/frame_fifo_write.v(70)
 frame_read_write_m0/frame_fifo_write_m0/lt1_syn_118.fco     cell (ADDER)            0.073 r     7.713
 frame_read_write_m0/frame_fifo_write_m0/lt1_syn_121.fci (frame_read_write_m0/frame_fifo_write_m0/lt1_syn_37) net  (fanout = 1)       0.000 f     7.713      ../../src/frame_fifo_write.v(70)
 frame_read_write_m0/frame_fifo_write_m0/lt1_syn_121.fco     cell (ADDER)            0.073 r     7.786
 frame_read_write_m0/frame_fifo_write_m0/lt1_syn_124.fci (frame_read_write_m0/frame_fifo_write_m0/lt1_syn_41) net  (fanout = 1)       0.000 f     7.786      ../../src/frame_fifo_write.v(70)
 frame_read_write_m0/frame_fifo_write_m0/lt1_syn_124.fco     cell (ADDER)            0.073 r     7.859
 frame_read_write_m0/frame_fifo_write_m0/lt1_syn_126.fci (frame_read_write_m0/frame_fifo_write_m0/lt1_syn_45) net  (fanout = 1)       0.000 f     7.859      ../../src/frame_fifo_write.v(70)
 frame_read_write_m0/frame_fifo_write_m0/lt1_syn_126.f[0]    cell (ADDER)            0.144 r     8.003
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/reg5_syn_60.a[0] (frame_read_write_m0/frame_fifo_write_m0/into_burst_n2) net  (fanout = 3)       0.307 r     8.310                    
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/reg5_syn_60.f[0] cell (LUT4)             0.424 r     8.734
 frame_read_write_m0/frame_fifo_read_m0/state_b[1]_syn_12.a[0] (frame_read_write_m0/frame_fifo_read_m0/state_b[0]_syn_15) net  (fanout = 2)       0.468 r     9.202      ../../src/frame_fifo_read.v(60)
 frame_read_write_m0/frame_fifo_read_m0/state_b[1]_syn_12    path2reg0 (LUT5)        0.542       9.744
 Arrival time                                                                        9.744                  (13 lvl)      

 source latency                                                                      0.000       0.000                    
 sys_pll_m0/pll_inst.clkc[0]                                                         0.000       0.000                    
 sys_pll_m0/bufg_feedback.clki (sys_pll_m0/clk0_buf)         net                     0.000       0.000      ../../al_ip/sys_pll.v(35)
 sys_pll_m0/bufg_feedback.clko                               cell (GCLK)             0.000       0.000                    
 frame_read_write_m0/frame_fifo_read_m0/state_b[1]_syn_12.clk (U3/u2_ram/u2_wrrd/Sdr_clk) net                     2.045       2.045      encrypted_text(0)
 capture clock edge                                                                  8.000      10.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       9.929
 clock uncertainty                                                                  -0.000       9.929
 clock recovergence pessimism                                                        0.167      10.096
 Required time                                                                      10.096            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.352ns          

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point frame_read_write_m0/read_buf/ram_inst/ramread0_syn_30 (9 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.216 ns                                                        
 Start Point:             frame_read_write_m0/read_buf/reg1_syn_44.clk (rising edge triggered by clock sd_card_clk)
 End Point:               frame_read_write_m0/read_buf/ram_inst/ramread0_syn_30.addra[4] (rising edge triggered by clock sd_card_clk)
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         0.524ns  (logic 0.109ns, net 0.415ns, 20% logic)                
 Logic Levels:            1 ( EMB=1 )                                                     

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sys_pll_m0/pll_inst.clkc[0]                                                         0.000       0.000                    
 sys_pll_m0/bufg_feedback.clki (sys_pll_m0/clk0_buf)         net                     0.000       0.000      ../../al_ip/sys_pll.v(35)
 sys_pll_m0/bufg_feedback.clko                               cell (GCLK)             0.000       0.000                    
 frame_read_write_m0/read_buf/reg1_syn_44.clk (U3/u2_ram/u2_wrrd/Sdr_clk) net                     1.938       1.938      encrypted_text(0)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 frame_read_write_m0/read_buf/reg1_syn_44.q[1]               clk2q                   0.109 r     2.047
 frame_read_write_m0/read_buf/ram_inst/ramread0_syn_30.addra[4] (frame_read_write_m0/read_buf/wr_addr[1]) net  (fanout = 6)       0.415 r     2.462      ../../al_ip/afifo_32_16_256.v(53)
 frame_read_write_m0/read_buf/ram_inst/ramread0_syn_30       path2reg (EMB)          0.000       2.462
 Arrival time                                                                        2.462                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 sys_pll_m0/pll_inst.clkc[0]                                                         0.000       0.000                    
 sys_pll_m0/bufg_feedback.clki (sys_pll_m0/clk0_buf)         net                     0.000       0.000      ../../al_ip/sys_pll.v(35)
 sys_pll_m0/bufg_feedback.clko                               cell (GCLK)             0.000       0.000                    
 frame_read_write_m0/read_buf/ram_inst/ramread0_syn_30.clka (U3/u2_ram/u2_wrrd/Sdr_clk) net                     2.130       2.130      encrypted_text(0)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       2.330
 clock uncertainty                                                                   0.000       2.330
 clock recovergence pessimism                                                       -0.084       2.246
 Required time                                                                       2.246            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.216ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.258 ns                                                        
 Start Point:             frame_read_write_m0/read_buf/reg1_syn_32.clk (rising edge triggered by clock sd_card_clk)
 End Point:               frame_read_write_m0/read_buf/ram_inst/ramread0_syn_30.addra[11] (rising edge triggered by clock sd_card_clk)
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         0.503ns  (logic 0.109ns, net 0.394ns, 21% logic)                
 Logic Levels:            1 ( EMB=1 )                                                     

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sys_pll_m0/pll_inst.clkc[0]                                                         0.000       0.000                    
 sys_pll_m0/bufg_feedback.clki (sys_pll_m0/clk0_buf)         net                     0.000       0.000      ../../al_ip/sys_pll.v(35)
 sys_pll_m0/bufg_feedback.clko                               cell (GCLK)             0.000       0.000                    
 frame_read_write_m0/read_buf/reg1_syn_32.clk (U3/u2_ram/u2_wrrd/Sdr_clk) net                     1.938       1.938      encrypted_text(0)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 frame_read_write_m0/read_buf/reg1_syn_32.q[0]               clk2q                   0.109 r     2.047
 frame_read_write_m0/read_buf/ram_inst/ramread0_syn_30.addra[11] (frame_read_write_m0/read_buf/wr_addr[8]) net  (fanout = 6)       0.394 r     2.441      ../../al_ip/afifo_32_16_256.v(53)
 frame_read_write_m0/read_buf/ram_inst/ramread0_syn_30       path2reg (EMB)          0.000       2.441
 Arrival time                                                                        2.441                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 sys_pll_m0/pll_inst.clkc[0]                                                         0.000       0.000                    
 sys_pll_m0/bufg_feedback.clki (sys_pll_m0/clk0_buf)         net                     0.000       0.000      ../../al_ip/sys_pll.v(35)
 sys_pll_m0/bufg_feedback.clko                               cell (GCLK)             0.000       0.000                    
 frame_read_write_m0/read_buf/ram_inst/ramread0_syn_30.clka (U3/u2_ram/u2_wrrd/Sdr_clk) net                     2.130       2.130      encrypted_text(0)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       2.330
 clock uncertainty                                                                   0.000       2.330
 clock recovergence pessimism                                                       -0.147       2.183
 Required time                                                                       2.183            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.258ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.284 ns                                                        
 Start Point:             frame_read_write_m0/read_buf/reg1_syn_44.clk (rising edge triggered by clock sd_card_clk)
 End Point:               frame_read_write_m0/read_buf/ram_inst/ramread0_syn_30.addra[5] (rising edge triggered by clock sd_card_clk)
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         0.592ns  (logic 0.109ns, net 0.483ns, 18% logic)                
 Logic Levels:            1 ( EMB=1 )                                                     

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sys_pll_m0/pll_inst.clkc[0]                                                         0.000       0.000                    
 sys_pll_m0/bufg_feedback.clki (sys_pll_m0/clk0_buf)         net                     0.000       0.000      ../../al_ip/sys_pll.v(35)
 sys_pll_m0/bufg_feedback.clko                               cell (GCLK)             0.000       0.000                    
 frame_read_write_m0/read_buf/reg1_syn_44.clk (U3/u2_ram/u2_wrrd/Sdr_clk) net                     1.938       1.938      encrypted_text(0)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 frame_read_write_m0/read_buf/reg1_syn_44.q[0]               clk2q                   0.109 r     2.047
 frame_read_write_m0/read_buf/ram_inst/ramread0_syn_30.addra[5] (frame_read_write_m0/read_buf/wr_addr[2]) net  (fanout = 6)       0.483 r     2.530      ../../al_ip/afifo_32_16_256.v(53)
 frame_read_write_m0/read_buf/ram_inst/ramread0_syn_30       path2reg (EMB)          0.000       2.530
 Arrival time                                                                        2.530                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 sys_pll_m0/pll_inst.clkc[0]                                                         0.000       0.000                    
 sys_pll_m0/bufg_feedback.clki (sys_pll_m0/clk0_buf)         net                     0.000       0.000      ../../al_ip/sys_pll.v(35)
 sys_pll_m0/bufg_feedback.clko                               cell (GCLK)             0.000       0.000                    
 frame_read_write_m0/read_buf/ram_inst/ramread0_syn_30.clka (U3/u2_ram/u2_wrrd/Sdr_clk) net                     2.130       2.130      encrypted_text(0)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       2.330
 clock uncertainty                                                                   0.000       2.330
 clock recovergence pessimism                                                       -0.084       2.246
 Required time                                                                       2.246            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.284ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/lt4_syn_24 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.308 ns                                                        
 Start Point:             video_timing_data_m0/read_req_reg_syn_5.clk (rising edge triggered by clock video_clk)
 End Point:               u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/lt4_syn_24.mi[0] (rising edge triggered by clock sd_card_clk)
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         0.470ns  (logic 0.204ns, net 0.266ns, 43% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 video_pll_m0/pll_inst.clkc[0]                                                       0.000       0.000                    
 video_pll_m0/bufg_feedback.clki (video_pll_m0/clk0_buf)     net                     0.000       0.000      ../../al_ip/video_pll.v(35)
 video_pll_m0/bufg_feedback.clko                             cell (GCLK)             0.000       0.000                    
 video_timing_data_m0/read_req_reg_syn_5.clk (video_timing_data_m0/video_clk) net                     2.029       2.029      ../../src/video_timing_data.v(6)
 launch clock edge                                                                   0.000       2.029
---------------------------------------------------------------------------------------------------------
 video_timing_data_m0/read_req_reg_syn_5.q[0]                clk2q                   0.109 r     2.138
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/lt4_syn_24.mi[0] (video_timing_data_m0/read_req) net  (fanout = 2)       0.266 r     2.404      ../../src/video_timing_data.v(8)
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/lt4_syn_24 path2reg0               0.095       2.499
 Arrival time                                                                        2.499                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 sys_pll_m0/pll_inst.clkc[0]                                                         0.000       0.000                    
 sys_pll_m0/bufg_feedback.clki (sys_pll_m0/clk0_buf)         net                     0.000       0.000      ../../al_ip/sys_pll.v(35)
 sys_pll_m0/bufg_feedback.clko                               cell (GCLK)             0.000       0.000                    
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/lt4_syn_24.clk (U3/u2_ram/u2_wrrd/Sdr_clk) net                     2.130       2.130      encrypted_text(0)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.191
 clock uncertainty                                                                   0.000       2.191
 clock recovergence pessimism                                                        0.000       2.191
 Required time                                                                       2.191            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.308ns          

---------------------------------------------------------------------------------------------------------

Paths for end point frame_read_write_m0/write_buf/wr_to_rd_cross_inst/reg2_syn_46 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.314 ns                                                        
 Start Point:             frame_read_write_m0/write_buf/sub1_syn_71.clk (rising edge triggered by clock sd_card_clk)
 End Point:               frame_read_write_m0/write_buf/wr_to_rd_cross_inst/reg2_syn_46.mi[0] (rising edge triggered by clock sd_card_clk)
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         0.420ns  (logic 0.204ns, net 0.216ns, 48% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sys_pll_m0/pll_inst.clkc[0]                                                         0.000       0.000                    
 sys_pll_m0/bufg_feedback.clki (sys_pll_m0/clk0_buf)         net                     0.000       0.000      ../../al_ip/sys_pll.v(35)
 sys_pll_m0/bufg_feedback.clko                               cell (GCLK)             0.000       0.000                    
 frame_read_write_m0/write_buf/sub1_syn_71.clk (U3/u2_ram/u2_wrrd/Sdr_clk) net                     1.938       1.938      encrypted_text(0)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 frame_read_write_m0/write_buf/sub1_syn_71.q[0]              clk2q                   0.109 r     2.047
 frame_read_write_m0/write_buf/wr_to_rd_cross_inst/reg2_syn_46.mi[0] (frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1[7]) net  (fanout = 1)       0.216 r     2.263      ../../al_ip/afifo_16_32_256.v(264)
 frame_read_write_m0/write_buf/wr_to_rd_cross_inst/reg2_syn_46 path2reg0               0.095       2.358
 Arrival time                                                                        2.358                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 sys_pll_m0/pll_inst.clkc[0]                                                         0.000       0.000                    
 sys_pll_m0/bufg_feedback.clki (sys_pll_m0/clk0_buf)         net                     0.000       0.000      ../../al_ip/sys_pll.v(35)
 sys_pll_m0/bufg_feedback.clko                               cell (GCLK)             0.000       0.000                    
 frame_read_write_m0/write_buf/wr_to_rd_cross_inst/reg2_syn_46.clk (U3/u2_ram/u2_wrrd/Sdr_clk) net                     2.130       2.130      encrypted_text(0)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.191
 clock uncertainty                                                                   0.000       2.191
 clock recovergence pessimism                                                       -0.147       2.044
 Required time                                                                       2.044            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.314ns          

---------------------------------------------------------------------------------------------------------

Recovery checks:
---------------------------------------------------------------------------------------------------------
Paths for end point frame_read_write_m0/read_buf/reg1_syn_35 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check):  5.959 ns                                                        
 Start Point:             frame_read_write_m0/frame_fifo_read_m0/lt4_syn_64.clk (rising edge triggered by clock sd_card_clk)
 End Point:               frame_read_write_m0/read_buf/reg1_syn_35.sr (rising edge triggered by clock sd_card_clk)
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         1.605ns  (logic 0.232ns, net 1.373ns, 14% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sys_pll_m0/pll_inst.clkc[0]                                                         0.000       0.000                    
 sys_pll_m0/bufg_feedback.clki (sys_pll_m0/clk0_buf)         net                     0.000       0.000      ../../al_ip/sys_pll.v(35)
 sys_pll_m0/bufg_feedback.clko                               cell (GCLK)             0.000       0.000                    
 frame_read_write_m0/frame_fifo_read_m0/lt4_syn_64.clk (U3/u2_ram/u2_wrrd/Sdr_clk) net                     2.276       2.276      encrypted_text(0)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 frame_read_write_m0/frame_fifo_read_m0/lt4_syn_64.q[0]      clk2q                   0.146 r     2.422
 frame_read_write_m0/read_buf/reg1_syn_35.sr (frame_read_write_m0/read_buf/asy_w_rst1) net  (fanout = 24)      1.373 r     3.795      ../../al_ip/afifo_32_16_256.v(46)
 frame_read_write_m0/read_buf/reg1_syn_35                    path2reg                0.086       3.881
 Arrival time                                                                        3.881                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 sys_pll_m0/pll_inst.clkc[0]                                                         0.000       0.000                    
 sys_pll_m0/bufg_feedback.clki (sys_pll_m0/clk0_buf)         net                     0.000       0.000      ../../al_ip/sys_pll.v(35)
 sys_pll_m0/bufg_feedback.clko                               cell (GCLK)             0.000       0.000                    
 frame_read_write_m0/read_buf/reg1_syn_35.clk (U3/u2_ram/u2_wrrd/Sdr_clk) net                     2.045       2.045      encrypted_text(0)
 capture clock edge                                                                  8.000      10.045
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                      -0.300       9.745
 clock uncertainty                                                                  -0.000       9.745
 clock recovergence pessimism                                                        0.095       9.840
 Required time                                                                       9.840            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               5.959ns          

---------------------------------------------------------------------------------------------------------

Paths for end point frame_read_write_m0/read_buf/reg1_syn_38 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check):  5.959 ns                                                        
 Start Point:             frame_read_write_m0/frame_fifo_read_m0/lt4_syn_64.clk (rising edge triggered by clock sd_card_clk)
 End Point:               frame_read_write_m0/read_buf/reg1_syn_38.sr (rising edge triggered by clock sd_card_clk)
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         1.605ns  (logic 0.232ns, net 1.373ns, 14% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sys_pll_m0/pll_inst.clkc[0]                                                         0.000       0.000                    
 sys_pll_m0/bufg_feedback.clki (sys_pll_m0/clk0_buf)         net                     0.000       0.000      ../../al_ip/sys_pll.v(35)
 sys_pll_m0/bufg_feedback.clko                               cell (GCLK)             0.000       0.000                    
 frame_read_write_m0/frame_fifo_read_m0/lt4_syn_64.clk (U3/u2_ram/u2_wrrd/Sdr_clk) net                     2.276       2.276      encrypted_text(0)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 frame_read_write_m0/frame_fifo_read_m0/lt4_syn_64.q[0]      clk2q                   0.146 r     2.422
 frame_read_write_m0/read_buf/reg1_syn_38.sr (frame_read_write_m0/read_buf/asy_w_rst1) net  (fanout = 24)      1.373 r     3.795      ../../al_ip/afifo_32_16_256.v(46)
 frame_read_write_m0/read_buf/reg1_syn_38                    path2reg                0.086       3.881
 Arrival time                                                                        3.881                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 sys_pll_m0/pll_inst.clkc[0]                                                         0.000       0.000                    
 sys_pll_m0/bufg_feedback.clki (sys_pll_m0/clk0_buf)         net                     0.000       0.000      ../../al_ip/sys_pll.v(35)
 sys_pll_m0/bufg_feedback.clko                               cell (GCLK)             0.000       0.000                    
 frame_read_write_m0/read_buf/reg1_syn_38.clk (U3/u2_ram/u2_wrrd/Sdr_clk) net                     2.045       2.045      encrypted_text(0)
 capture clock edge                                                                  8.000      10.045
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                      -0.300       9.745
 clock uncertainty                                                                  -0.000       9.745
 clock recovergence pessimism                                                        0.095       9.840
 Required time                                                                       9.840            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               5.959ns          

---------------------------------------------------------------------------------------------------------

Paths for end point frame_read_write_m0/read_buf/reg1_syn_44 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check):  6.026 ns                                                        
 Start Point:             frame_read_write_m0/frame_fifo_read_m0/lt4_syn_64.clk (rising edge triggered by clock sd_card_clk)
 End Point:               frame_read_write_m0/read_buf/reg1_syn_44.sr (rising edge triggered by clock sd_card_clk)
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         1.538ns  (logic 0.232ns, net 1.306ns, 15% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sys_pll_m0/pll_inst.clkc[0]                                                         0.000       0.000                    
 sys_pll_m0/bufg_feedback.clki (sys_pll_m0/clk0_buf)         net                     0.000       0.000      ../../al_ip/sys_pll.v(35)
 sys_pll_m0/bufg_feedback.clko                               cell (GCLK)             0.000       0.000                    
 frame_read_write_m0/frame_fifo_read_m0/lt4_syn_64.clk (U3/u2_ram/u2_wrrd/Sdr_clk) net                     2.276       2.276      encrypted_text(0)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 frame_read_write_m0/frame_fifo_read_m0/lt4_syn_64.q[0]      clk2q                   0.146 r     2.422
 frame_read_write_m0/read_buf/reg1_syn_44.sr (frame_read_write_m0/read_buf/asy_w_rst1) net  (fanout = 24)      1.306 r     3.728      ../../al_ip/afifo_32_16_256.v(46)
 frame_read_write_m0/read_buf/reg1_syn_44                    path2reg                0.086       3.814
 Arrival time                                                                        3.814                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 sys_pll_m0/pll_inst.clkc[0]                                                         0.000       0.000                    
 sys_pll_m0/bufg_feedback.clki (sys_pll_m0/clk0_buf)         net                     0.000       0.000      ../../al_ip/sys_pll.v(35)
 sys_pll_m0/bufg_feedback.clko                               cell (GCLK)             0.000       0.000                    
 frame_read_write_m0/read_buf/reg1_syn_44.clk (U3/u2_ram/u2_wrrd/Sdr_clk) net                     2.045       2.045      encrypted_text(0)
 capture clock edge                                                                  8.000      10.045
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                      -0.300       9.745
 clock uncertainty                                                                  -0.000       9.745
 clock recovergence pessimism                                                        0.095       9.840
 Required time                                                                       9.840            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               6.026ns          

---------------------------------------------------------------------------------------------------------

Removal checks:
---------------------------------------------------------------------------------------------------------
Paths for end point frame_read_write_m0/frame_fifo_read_m0/state_b[0]_syn_42 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   0.242 ns                                                        
 Start Point:             frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg_syn_12.clk (rising edge triggered by clock sd_card_clk)
 End Point:               frame_read_write_m0/frame_fifo_read_m0/state_b[0]_syn_42.sr (rising edge triggered by clock sd_card_clk)
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         0.510ns  (logic 0.161ns, net 0.349ns, 31% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sys_pll_m0/pll_inst.clkc[0]                                                         0.000       0.000                    
 sys_pll_m0/bufg_feedback.clki (sys_pll_m0/clk0_buf)         net                     0.000       0.000      ../../al_ip/sys_pll.v(35)
 sys_pll_m0/bufg_feedback.clko                               cell (GCLK)             0.000       0.000                    
 frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg_syn_12.clk (U3/u2_ram/u2_wrrd/Sdr_clk) net                     1.938       1.938      encrypted_text(0)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg_syn_12.q[1] clk2q                   0.109 r     2.047
 frame_read_write_m0/frame_fifo_read_m0/state_b[0]_syn_42.sr (frame_read_write_m0/frame_fifo_write_m0/fifo_aclr) net  (fanout = 5)       0.349 r     2.396      ../../src/frame_fifo_write.v(37)
 frame_read_write_m0/frame_fifo_read_m0/state_b[0]_syn_42    path2reg                0.052       2.448
 Arrival time                                                                        2.448                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 sys_pll_m0/pll_inst.clkc[0]                                                         0.000       0.000                    
 sys_pll_m0/bufg_feedback.clki (sys_pll_m0/clk0_buf)         net                     0.000       0.000      ../../al_ip/sys_pll.v(35)
 sys_pll_m0/bufg_feedback.clko                               cell (GCLK)             0.000       0.000                    
 frame_read_write_m0/frame_fifo_read_m0/state_b[0]_syn_42.clk (U3/u2_ram/u2_wrrd/Sdr_clk) net                     2.130       2.130      encrypted_text(0)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.253       2.383
 clock uncertainty                                                                   0.000       2.383
 clock recovergence pessimism                                                       -0.177       2.206
 Required time                                                                       2.206            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.242ns          

---------------------------------------------------------------------------------------------------------

Paths for end point frame_read_write_m0/write_buf/ram_inst/ramread0_syn_28 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   0.292 ns                                                        
 Start Point:             frame_read_write_m0/frame_fifo_read_m0/App_rd_en_r_n_syn_7.clk (rising edge triggered by clock sd_card_clk)
 End Point:               frame_read_write_m0/write_buf/ram_inst/ramread0_syn_28.rstb (rising edge triggered by clock sd_card_clk)
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         0.587ns  (logic 0.109ns, net 0.478ns, 18% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sys_pll_m0/pll_inst.clkc[0]                                                         0.000       0.000                    
 sys_pll_m0/bufg_feedback.clki (sys_pll_m0/clk0_buf)         net                     0.000       0.000      ../../al_ip/sys_pll.v(35)
 sys_pll_m0/bufg_feedback.clko                               cell (GCLK)             0.000       0.000                    
 frame_read_write_m0/frame_fifo_read_m0/App_rd_en_r_n_syn_7.clk (U3/u2_ram/u2_wrrd/Sdr_clk) net                     1.938       1.938      encrypted_text(0)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 frame_read_write_m0/frame_fifo_read_m0/App_rd_en_r_n_syn_7.q[0] clk2q                   0.109 r     2.047
 frame_read_write_m0/write_buf/ram_inst/ramread0_syn_28.rstb (frame_read_write_m0/write_buf/asy_r_rst1) net  (fanout = 26)      0.478 r     2.525      ../../al_ip/afifo_16_32_256.v(48)
 frame_read_write_m0/write_buf/ram_inst/ramread0_syn_28      path2reg                0.000       2.525
 Arrival time                                                                        2.525                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 sys_pll_m0/pll_inst.clkc[0]                                                         0.000       0.000                    
 sys_pll_m0/bufg_feedback.clki (sys_pll_m0/clk0_buf)         net                     0.000       0.000      ../../al_ip/sys_pll.v(35)
 sys_pll_m0/bufg_feedback.clko                               cell (GCLK)             0.000       0.000                    
 frame_read_write_m0/write_buf/ram_inst/ramread0_syn_28.clkb (U3/u2_ram/u2_wrrd/Sdr_clk) net                     2.130       2.130      encrypted_text(0)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.250       2.380
 clock uncertainty                                                                   0.000       2.380
 clock recovergence pessimism                                                       -0.147       2.233
 Required time                                                                       2.233            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.292ns          

---------------------------------------------------------------------------------------------------------

Paths for end point frame_read_write_m0/frame_fifo_read_m0/lt4_syn_64 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   0.305 ns                                                        
 Start Point:             frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg_syn_12.clk (rising edge triggered by clock sd_card_clk)
 End Point:               frame_read_write_m0/frame_fifo_read_m0/lt4_syn_64.sr (rising edge triggered by clock sd_card_clk)
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         0.603ns  (logic 0.161ns, net 0.442ns, 26% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sys_pll_m0/pll_inst.clkc[0]                                                         0.000       0.000                    
 sys_pll_m0/bufg_feedback.clki (sys_pll_m0/clk0_buf)         net                     0.000       0.000      ../../al_ip/sys_pll.v(35)
 sys_pll_m0/bufg_feedback.clko                               cell (GCLK)             0.000       0.000                    
 frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg_syn_12.clk (U3/u2_ram/u2_wrrd/Sdr_clk) net                     1.938       1.938      encrypted_text(0)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg_syn_12.q[0] clk2q                   0.109 r     2.047
 frame_read_write_m0/frame_fifo_read_m0/lt4_syn_64.sr (frame_read_write_m0/frame_fifo_read_m0/fifo_aclr) net  (fanout = 6)       0.442 r     2.489      ../../src/frame_fifo_read.v(39)
 frame_read_write_m0/frame_fifo_read_m0/lt4_syn_64           path2reg                0.052       2.541
 Arrival time                                                                        2.541                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 sys_pll_m0/pll_inst.clkc[0]                                                         0.000       0.000                    
 sys_pll_m0/bufg_feedback.clki (sys_pll_m0/clk0_buf)         net                     0.000       0.000      ../../al_ip/sys_pll.v(35)
 sys_pll_m0/bufg_feedback.clko                               cell (GCLK)             0.000       0.000                    
 frame_read_write_m0/frame_fifo_read_m0/lt4_syn_64.clk (U3/u2_ram/u2_wrrd/Sdr_clk) net                     2.130       2.130      encrypted_text(0)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.253       2.383
 clock uncertainty                                                                   0.000       2.383
 clock recovergence pessimism                                                       -0.147       2.236
 Required time                                                                       2.236            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.305ns          

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        clock: ext_mem_clk                                              
Clock = ext_mem_clk, period 8ns, rising at 4ns, falling at 0ns

486 endpoints analyzed totally, and 4102 paths analyzed
5 errors detected : 5 setup errors (TNS = -160.671), 0 hold errors (TNS = 0.000)
Minimum period is 12.721ns
---------------------------------------------------------------------------------------------------------

Paths for end point auto_chipwatcher_0_logicbram_syn_61 (9 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):    -4.721 ns                                                        
 Start Point:             frame_read_write_m0/read_buf/ram_inst/ramread0_syn_11.clkb (rising edge triggered by clock video_clk)
 End Point:               auto_chipwatcher_0_logicbram_syn_61.dia[5] (rising edge triggered by clock ext_mem_clk)
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         4.231ns  (logic 3.245ns, net 0.986ns, 76% logic)                
 Logic Levels:            1 ( EMB=1 )                                                     

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 video_pll_m0/pll_inst.clkc[0]                                                       0.000       0.000                    
 video_pll_m0/bufg_feedback.clki (video_pll_m0/clk0_buf)     net                     0.000       0.000      ../../al_ip/video_pll.v(35)
 video_pll_m0/bufg_feedback.clko                             cell (GCLK)             0.000       0.000                    
 frame_read_write_m0/read_buf/ram_inst/ramread0_syn_11.clkb (video_timing_data_m0/video_clk) net                     2.410       2.410      ../../src/video_timing_data.v(6)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 frame_read_write_m0/read_buf/ram_inst/ramread0_syn_11.dob[6] clk2q                   3.245 r     5.655
 auto_chipwatcher_0_logicbram_syn_61.dia[5] (video_delay_m0/read_data[15]) net  (fanout = 3)       0.986 r     6.641      ../../src/video_delay.v(9)
 auto_chipwatcher_0_logicbram_syn_61                         path2reg (EMB)          0.000       6.641
 Arrival time                                                                        6.641                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 sys_pll_m0/pll_inst.clkc[1]                                                         0.000       0.000                    
 auto_chipwatcher_0_logicbram_syn_61.clka (U3/u2_ram/SDRAM_CLK) net                     2.166       2.166      ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
 capture clock edge                                                                  0.004       2.170
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.250       1.920
 clock uncertainty                                                                  -0.000       1.920
 clock recovergence pessimism                                                        0.000       1.920
 Required time                                                                       1.920            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -4.721ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -4.602 ns                                                        
 Start Point:             frame_read_write_m0/read_buf/ram_inst/ramread0_syn_11.clkb (rising edge triggered by clock video_clk)
 End Point:               auto_chipwatcher_0_logicbram_syn_61.dia[0] (rising edge triggered by clock ext_mem_clk)
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         4.112ns  (logic 3.245ns, net 0.867ns, 78% logic)                
 Logic Levels:            1 ( EMB=1 )                                                     

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 video_pll_m0/pll_inst.clkc[0]                                                       0.000       0.000                    
 video_pll_m0/bufg_feedback.clki (video_pll_m0/clk0_buf)     net                     0.000       0.000      ../../al_ip/video_pll.v(35)
 video_pll_m0/bufg_feedback.clko                             cell (GCLK)             0.000       0.000                    
 frame_read_write_m0/read_buf/ram_inst/ramread0_syn_11.clkb (video_timing_data_m0/video_clk) net                     2.410       2.410      ../../src/video_timing_data.v(6)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 frame_read_write_m0/read_buf/ram_inst/ramread0_syn_11.dob[1] clk2q                   3.245 r     5.655
 auto_chipwatcher_0_logicbram_syn_61.dia[0] (video_delay_m0/read_data[10]) net  (fanout = 3)       0.867 r     6.522      ../../src/video_delay.v(9)
 auto_chipwatcher_0_logicbram_syn_61                         path2reg (EMB)          0.000       6.522
 Arrival time                                                                        6.522                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 sys_pll_m0/pll_inst.clkc[1]                                                         0.000       0.000                    
 auto_chipwatcher_0_logicbram_syn_61.clka (U3/u2_ram/SDRAM_CLK) net                     2.166       2.166      ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
 capture clock edge                                                                  0.004       2.170
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.250       1.920
 clock uncertainty                                                                  -0.000       1.920
 clock recovergence pessimism                                                        0.000       1.920
 Required time                                                                       1.920            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -4.602ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -4.590 ns                                                        
 Start Point:             frame_read_write_m0/read_buf/ram_inst/ramread0_syn_11.clkb (rising edge triggered by clock video_clk)
 End Point:               auto_chipwatcher_0_logicbram_syn_61.dia[7] (rising edge triggered by clock ext_mem_clk)
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         4.100ns  (logic 3.245ns, net 0.855ns, 79% logic)                
 Logic Levels:            1 ( EMB=1 )                                                     

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 video_pll_m0/pll_inst.clkc[0]                                                       0.000       0.000                    
 video_pll_m0/bufg_feedback.clki (video_pll_m0/clk0_buf)     net                     0.000       0.000      ../../al_ip/video_pll.v(35)
 video_pll_m0/bufg_feedback.clko                             cell (GCLK)             0.000       0.000                    
 frame_read_write_m0/read_buf/ram_inst/ramread0_syn_11.clkb (video_timing_data_m0/video_clk) net                     2.410       2.410      ../../src/video_timing_data.v(6)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 frame_read_write_m0/read_buf/ram_inst/ramread0_syn_11.dob[8] clk2q                   3.245 r     5.655
 auto_chipwatcher_0_logicbram_syn_61.dia[7] (video_delay_m0/read_data[17]) net  (fanout = 3)       0.855 r     6.510      ../../src/video_delay.v(9)
 auto_chipwatcher_0_logicbram_syn_61                         path2reg (EMB)          0.000       6.510
 Arrival time                                                                        6.510                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 sys_pll_m0/pll_inst.clkc[1]                                                         0.000       0.000                    
 auto_chipwatcher_0_logicbram_syn_61.clka (U3/u2_ram/SDRAM_CLK) net                     2.166       2.166      ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
 capture clock edge                                                                  0.004       2.170
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.250       1.920
 clock uncertainty                                                                  -0.000       1.920
 clock recovergence pessimism                                                        0.000       1.920
 Required time                                                                       1.920            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -4.590ns          

---------------------------------------------------------------------------------------------------------

Paths for end point cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[1]$bus_nodes/reg0_syn_130 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):    -4.622 ns                                                        
 Start Point:             frame_read_write_m0/read_buf/ram_inst/ramread0_syn_11.clkb (rising edge triggered by clock video_clk)
 End Point:               cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[1]$bus_nodes/reg0_syn_130.mi[1] (rising edge triggered by clock ext_mem_clk)
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         4.266ns  (logic 3.388ns, net 0.878ns, 79% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 video_pll_m0/pll_inst.clkc[0]                                                       0.000       0.000                    
 video_pll_m0/bufg_feedback.clki (video_pll_m0/clk0_buf)     net                     0.000       0.000      ../../al_ip/video_pll.v(35)
 video_pll_m0/bufg_feedback.clko                             cell (GCLK)             0.000       0.000                    
 frame_read_write_m0/read_buf/ram_inst/ramread0_syn_11.clkb (video_timing_data_m0/video_clk) net                     2.410       2.410      ../../src/video_timing_data.v(6)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 frame_read_write_m0/read_buf/ram_inst/ramread0_syn_11.dob[0] clk2q                   3.245 r     5.655
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[1]$bus_nodes/reg0_syn_130.mi[1] (video_delay_m0/read_data[9]) net  (fanout = 3)       0.878 r     6.533      ../../src/video_delay.v(9)
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[1]$bus_nodes/reg0_syn_130 path2reg1               0.143       6.676
 Arrival time                                                                        6.676                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 sys_pll_m0/pll_inst.clkc[1]                                                         0.000       0.000                    
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[1]$bus_nodes/reg0_syn_130.clk (U3/u2_ram/SDRAM_CLK) net                     2.166       2.166      ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
 capture clock edge                                                                  0.004       2.170
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       2.054
 clock uncertainty                                                                  -0.000       2.054
 clock recovergence pessimism                                                        0.000       2.054
 Required time                                                                       2.054            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -4.622ns          

---------------------------------------------------------------------------------------------------------

Paths for end point cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[1]$bus_nodes/reg0_syn_143 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):    -4.600 ns                                                        
 Start Point:             frame_read_write_m0/read_buf/ram_inst/ramread0_syn_30.clkb (rising edge triggered by clock video_clk)
 End Point:               cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[1]$bus_nodes/reg0_syn_143.mi[1] (rising edge triggered by clock ext_mem_clk)
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         4.244ns  (logic 3.388ns, net 0.856ns, 79% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 video_pll_m0/pll_inst.clkc[0]                                                       0.000       0.000                    
 video_pll_m0/bufg_feedback.clki (video_pll_m0/clk0_buf)     net                     0.000       0.000      ../../al_ip/video_pll.v(35)
 video_pll_m0/bufg_feedback.clko                             cell (GCLK)             0.000       0.000                    
 frame_read_write_m0/read_buf/ram_inst/ramread0_syn_30.clkb (video_timing_data_m0/video_clk) net                     2.410       2.410      ../../src/video_timing_data.v(6)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 frame_read_write_m0/read_buf/ram_inst/ramread0_syn_30.dob[4] clk2q                   3.245 r     5.655
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[1]$bus_nodes/reg0_syn_143.mi[1] (video_delay_m0/read_data[22]) net  (fanout = 3)       0.856 r     6.511      ../../src/video_delay.v(9)
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[1]$bus_nodes/reg0_syn_143 path2reg1               0.143       6.654
 Arrival time                                                                        6.654                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 sys_pll_m0/pll_inst.clkc[1]                                                         0.000       0.000                    
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[1]$bus_nodes/reg0_syn_143.clk (U3/u2_ram/SDRAM_CLK) net                     2.166       2.166      ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
 capture clock edge                                                                  0.004       2.170
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       2.054
 clock uncertainty                                                                  -0.000       2.054
 clock recovergence pessimism                                                        0.000       2.054
 Required time                                                                       2.054            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -4.600ns          

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point auto_chipwatcher_0_logicbram_syn_111 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.290 ns                                                        
 Start Point:             cw_top/wrapper_cwc_top/trigger_inst/emb_ctrl_inst/reg2_syn_83.clk (rising edge triggered by clock ext_mem_clk)
 End Point:               auto_chipwatcher_0_logicbram_syn_111.wea (rising edge triggered by clock ext_mem_clk)
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         0.535ns  (logic 0.109ns, net 0.426ns, 20% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sys_pll_m0/pll_inst.clkc[1]                                                         0.000       0.000                    
 cw_top/wrapper_cwc_top/trigger_inst/emb_ctrl_inst/reg2_syn_83.clk (U3/u2_ram/SDRAM_CLK) net                     2.029       2.029      ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
 launch clock edge                                                                   4.000       6.029
---------------------------------------------------------------------------------------------------------
 cw_top/wrapper_cwc_top/trigger_inst/emb_ctrl_inst/reg2_syn_83.q[0] clk2q                   0.109 r     6.138
 auto_chipwatcher_0_logicbram_syn_111.wea (cw_top_syn_1)     net  (fanout = 24)      0.426 r     6.564                    
 auto_chipwatcher_0_logicbram_syn_111                        path2reg                0.000       6.564
 Arrival time                                                                        6.564                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 sys_pll_m0/pll_inst.clkc[1]                                                         0.000       0.000                    
 auto_chipwatcher_0_logicbram_syn_111.clka (U3/u2_ram/SDRAM_CLK) net                     2.230       2.230      ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
 capture clock edge                                                                  4.000       6.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       6.430
 clock uncertainty                                                                   0.000       6.430
 clock recovergence pessimism                                                       -0.156       6.274
 Required time                                                                       6.274            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.290ns          

---------------------------------------------------------------------------------------------------------

Paths for end point auto_chipwatcher_0_logicbram_syn_101 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.290 ns                                                        
 Start Point:             cw_top/wrapper_cwc_top/trigger_inst/emb_ctrl_inst/reg2_syn_83.clk (rising edge triggered by clock ext_mem_clk)
 End Point:               auto_chipwatcher_0_logicbram_syn_101.wea (rising edge triggered by clock ext_mem_clk)
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         0.535ns  (logic 0.109ns, net 0.426ns, 20% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sys_pll_m0/pll_inst.clkc[1]                                                         0.000       0.000                    
 cw_top/wrapper_cwc_top/trigger_inst/emb_ctrl_inst/reg2_syn_83.clk (U3/u2_ram/SDRAM_CLK) net                     2.029       2.029      ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
 launch clock edge                                                                   4.000       6.029
---------------------------------------------------------------------------------------------------------
 cw_top/wrapper_cwc_top/trigger_inst/emb_ctrl_inst/reg2_syn_83.q[0] clk2q                   0.109 r     6.138
 auto_chipwatcher_0_logicbram_syn_101.wea (cw_top_syn_1)     net  (fanout = 24)      0.426 r     6.564                    
 auto_chipwatcher_0_logicbram_syn_101                        path2reg                0.000       6.564
 Arrival time                                                                        6.564                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 sys_pll_m0/pll_inst.clkc[1]                                                         0.000       0.000                    
 auto_chipwatcher_0_logicbram_syn_101.clka (U3/u2_ram/SDRAM_CLK) net                     2.230       2.230      ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
 capture clock edge                                                                  4.000       6.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       6.430
 clock uncertainty                                                                   0.000       6.430
 clock recovergence pessimism                                                       -0.156       6.274
 Required time                                                                       6.274            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.290ns          

---------------------------------------------------------------------------------------------------------

Paths for end point auto_chipwatcher_0_logicbram_syn_101 (9 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.316 ns                                                        
 Start Point:             cw_top/wrapper_cwc_top/trigger_inst/emb_ctrl_inst/reg0_syn_94.clk (rising edge triggered by clock ext_mem_clk)
 End Point:               auto_chipwatcher_0_logicbram_syn_101.addra[8] (rising edge triggered by clock ext_mem_clk)
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         0.561ns  (logic 0.109ns, net 0.452ns, 19% logic)                
 Logic Levels:            1 ( EMB=1 )                                                     

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sys_pll_m0/pll_inst.clkc[1]                                                         0.000       0.000                    
 cw_top/wrapper_cwc_top/trigger_inst/emb_ctrl_inst/reg0_syn_94.clk (U3/u2_ram/SDRAM_CLK) net                     2.029       2.029      ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
 launch clock edge                                                                   4.000       6.029
---------------------------------------------------------------------------------------------------------
 cw_top/wrapper_cwc_top/trigger_inst/emb_ctrl_inst/reg0_syn_94.q[1] clk2q                   0.109 r     6.138
 auto_chipwatcher_0_logicbram_syn_101.addra[8] (cw_top/wrapper_cwc_top/trigger_inst/emb_ctrl_inst/addr_long[5]) net  (fanout = 17)      0.452 r     6.590      E:/software/Anlogic/TD_5.6.5_Release_119.222/cw\emb_ctrl.v(49)
 auto_chipwatcher_0_logicbram_syn_101                        path2reg (EMB)          0.000       6.590
 Arrival time                                                                        6.590                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 sys_pll_m0/pll_inst.clkc[1]                                                         0.000       0.000                    
 auto_chipwatcher_0_logicbram_syn_101.clka (U3/u2_ram/SDRAM_CLK) net                     2.230       2.230      ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
 capture clock edge                                                                  4.000       6.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       6.430
 clock uncertainty                                                                   0.000       6.430
 clock recovergence pessimism                                                       -0.156       6.274
 Required time                                                                       6.274            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.316ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.378 ns                                                        
 Start Point:             cw_top/wrapper_cwc_top/trigger_inst/emb_ctrl_inst/reg0_syn_100.clk (rising edge triggered by clock ext_mem_clk)
 End Point:               auto_chipwatcher_0_logicbram_syn_101.addra[10] (rising edge triggered by clock ext_mem_clk)
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         0.623ns  (logic 0.109ns, net 0.514ns, 17% logic)                
 Logic Levels:            1 ( EMB=1 )                                                     

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sys_pll_m0/pll_inst.clkc[1]                                                         0.000       0.000                    
 cw_top/wrapper_cwc_top/trigger_inst/emb_ctrl_inst/reg0_syn_100.clk (U3/u2_ram/SDRAM_CLK) net                     2.029       2.029      ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
 launch clock edge                                                                   4.000       6.029
---------------------------------------------------------------------------------------------------------
 cw_top/wrapper_cwc_top/trigger_inst/emb_ctrl_inst/reg0_syn_100.q[0] clk2q                   0.109 r     6.138
 auto_chipwatcher_0_logicbram_syn_101.addra[10] (cw_top/wrapper_cwc_top/trigger_inst/emb_ctrl_inst/addr_long[7]) net  (fanout = 17)      0.514 r     6.652      E:/software/Anlogic/TD_5.6.5_Release_119.222/cw\emb_ctrl.v(49)
 auto_chipwatcher_0_logicbram_syn_101                        path2reg (EMB)          0.000       6.652
 Arrival time                                                                        6.652                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 sys_pll_m0/pll_inst.clkc[1]                                                         0.000       0.000                    
 auto_chipwatcher_0_logicbram_syn_101.clka (U3/u2_ram/SDRAM_CLK) net                     2.230       2.230      ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
 capture clock edge                                                                  4.000       6.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       6.430
 clock uncertainty                                                                   0.000       6.430
 clock recovergence pessimism                                                       -0.156       6.274
 Required time                                                                       6.274            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.378ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.399 ns                                                        
 Start Point:             cw_top/wrapper_cwc_top/trigger_inst/emb_ctrl_inst/reg0_syn_88.clk (rising edge triggered by clock ext_mem_clk)
 End Point:               auto_chipwatcher_0_logicbram_syn_101.addra[9] (rising edge triggered by clock ext_mem_clk)
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         0.644ns  (logic 0.109ns, net 0.535ns, 16% logic)                
 Logic Levels:            1 ( EMB=1 )                                                     

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sys_pll_m0/pll_inst.clkc[1]                                                         0.000       0.000                    
 cw_top/wrapper_cwc_top/trigger_inst/emb_ctrl_inst/reg0_syn_88.clk (U3/u2_ram/SDRAM_CLK) net                     2.029       2.029      ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
 launch clock edge                                                                   4.000       6.029
---------------------------------------------------------------------------------------------------------
 cw_top/wrapper_cwc_top/trigger_inst/emb_ctrl_inst/reg0_syn_88.q[1] clk2q                   0.109 r     6.138
 auto_chipwatcher_0_logicbram_syn_101.addra[9] (cw_top/wrapper_cwc_top/trigger_inst/emb_ctrl_inst/addr_long[6]) net  (fanout = 17)      0.535 r     6.673      E:/software/Anlogic/TD_5.6.5_Release_119.222/cw\emb_ctrl.v(49)
 auto_chipwatcher_0_logicbram_syn_101                        path2reg (EMB)          0.000       6.673
 Arrival time                                                                        6.673                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 sys_pll_m0/pll_inst.clkc[1]                                                         0.000       0.000                    
 auto_chipwatcher_0_logicbram_syn_101.clka (U3/u2_ram/SDRAM_CLK) net                     2.230       2.230      ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
 capture clock edge                                                                  4.000       6.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       6.430
 clock uncertainty                                                                   0.000       6.430
 clock recovergence pessimism                                                       -0.156       6.274
 Required time                                                                       6.274            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.399ns          

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        clock: video_clk                                                
Clock = video_clk, period 15ns, rising at 0ns, falling at 7.5ns

762 endpoints analyzed totally, and 12132 paths analyzed
4 errors detected : 3 setup errors (TNS = -0.936), 1 hold errors (TNS = -0.033)
Minimum period is 15.445ns
---------------------------------------------------------------------------------------------------------

Paths for end point video_timing_data_m0/read_req_reg_syn_5 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):    -0.445 ns                                                        
 Start Point:             frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg_syn_12.clk (rising edge triggered by clock sd_card_clk)
 End Point:               video_timing_data_m0/read_req_reg_syn_5.a[0] (rising edge triggered by clock video_clk)
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         1.218ns  (logic 0.688ns, net 0.530ns, 56% logic)                
 Logic Levels:            1 ( LUT4=1 )                                                    

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sys_pll_m0/pll_inst.clkc[0]                                                         0.000       0.000                    
 sys_pll_m0/bufg_feedback.clki (sys_pll_m0/clk0_buf)         net                     0.000       0.000      ../../al_ip/sys_pll.v(35)
 sys_pll_m0/bufg_feedback.clko                               cell (GCLK)             0.000       0.000                    
 frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg_syn_12.clk (U3/u2_ram/u2_wrrd/Sdr_clk) net                     2.276       2.276      encrypted_text(0)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg_syn_12.q[0] clk2q                   0.146 r     2.422
 video_timing_data_m0/read_req_reg_syn_5.a[0] (frame_read_write_m0/frame_fifo_read_m0/fifo_aclr) net  (fanout = 6)       0.530 r     2.952      ../../src/frame_fifo_read.v(39)
 video_timing_data_m0/read_req_reg_syn_5                     path2reg0 (LUT4)        0.542       3.494
 Arrival time                                                                        3.494                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 video_pll_m0/pll_inst.clkc[0]                                                       0.000       0.000                    
 video_pll_m0/bufg_feedback.clki (video_pll_m0/clk0_buf)     net                     0.000       0.000      ../../al_ip/video_pll.v(35)
 video_pll_m0/bufg_feedback.clko                             cell (GCLK)             0.000       0.000                    
 video_timing_data_m0/read_req_reg_syn_5.clk (video_timing_data_m0/video_clk) net                     2.166       2.166      ../../src/video_timing_data.v(6)
 capture clock edge                                                                  0.999       3.165
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       3.049
 clock uncertainty                                                                  -0.000       3.049
 clock recovergence pessimism                                                        0.000       3.049
 Required time                                                                       3.049            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -0.445ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out[7]_syn_28 (145 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     5.713 ns                                                        
 Start Point:             u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/reg1_syn_46.clk (rising edge triggered by clock video_clk)
 End Point:               u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out[7]_syn_28.c[0] (rising edge triggered by clock video_clk)
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         9.035ns  (logic 3.028ns, net 6.007ns, 33% logic)                
 Logic Levels:            9 ( LUT4=5 LUT2=3 LUT5=1 )                                      

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 video_pll_m0/pll_inst.clkc[0]                                                       0.000       0.000                    
 video_pll_m0/bufg_feedback.clki (video_pll_m0/clk0_buf)     net                     0.000       0.000      ../../al_ip/video_pll.v(35)
 video_pll_m0/bufg_feedback.clko                             cell (GCLK)             0.000       0.000                    
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/reg1_syn_46.clk (video_timing_data_m0/video_clk) net                     2.410       2.410      ../../src/video_timing_data.v(6)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/reg1_syn_46.q[1] clk2q                   0.146 r     2.556
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/reg5_syn_59.c[1] (u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d[2]) net  (fanout = 1)       1.187 r     3.743      encrypted_text(0)
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/reg5_syn_59.f[1] cell (LUT5)             0.348 r     4.091
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/reg5_syn_70.d[0] (u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_xnor[2]) net  (fanout = 6)       0.475 r     4.566      encrypted_text(0)
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/reg5_syn_70.f[0] cell (LUT2)             0.262 r     4.828
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/reg5_syn_68.d[1] (u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_3) net  (fanout = 3)       0.753 r     5.581                    
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/reg5_syn_68.f[1] cell (LUT4)             0.205 r     5.786
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/reg5_syn_70.d[1] (u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_xnor[4]) net  (fanout = 2)       0.757 r     6.543      encrypted_text(0)
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/reg5_syn_70.f[1] cell (LUT2)             0.262 r     6.805
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/reg5_syn_68.a[0] (u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_xnor[6]) net  (fanout = 2)       0.456 r     7.261      encrypted_text(0)
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/reg5_syn_68.f[0] cell (LUT4)             0.408 r     7.669
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/reg6_syn_63.d[1] (u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m[3]_syn_19) net  (fanout = 2)       0.309 r     7.978      encrypted_text(0)
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/reg6_syn_63.f[1] cell (LUT4)             0.205 r     8.183
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/reg6_syn_63.a[0] (u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m[3]_syn_5[1]) net  (fanout = 2)       0.738 r     8.921      encrypted_text(0)
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/reg6_syn_63.f[0] cell (LUT4)             0.408 r     9.329
 u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/reg0_syn_54.a[0] (u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_17) net  (fanout = 3)       0.594 r     9.923                    
 u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/reg0_syn_54.f[0] cell (LUT4)             0.424 r    10.347
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out[7]_syn_28.c[0] (u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_24) net  (fanout = 2)       0.738 r    11.085      encrypted_text(0)
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out[7]_syn_28 path2reg0 (LUT2)        0.360      11.445
 Arrival time                                                                       11.445                  (9 lvl)       

 source latency                                                                      0.000       0.000                    
 video_pll_m0/pll_inst.clkc[0]                                                       0.000       0.000                    
 video_pll_m0/bufg_feedback.clki (video_pll_m0/clk0_buf)     net                     0.000       0.000      ../../al_ip/video_pll.v(35)
 video_pll_m0/bufg_feedback.clko                             cell (GCLK)             0.000       0.000                    
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out[7]_syn_28.clk (video_timing_data_m0/video_clk) net                     2.166       2.166      ../../src/video_timing_data.v(6)
 capture clock edge                                                                 15.000      17.166
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      17.050
 clock uncertainty                                                                  -0.000      17.050
 clock recovergence pessimism                                                        0.108      17.158
 Required time                                                                      17.158            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               5.713ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     5.805 ns                                                        
 Start Point:             u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/reg1_syn_51.clk (rising edge triggered by clock video_clk)
 End Point:               u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out[7]_syn_28.c[0] (rising edge triggered by clock video_clk)
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         8.943ns  (logic 2.942ns, net 6.001ns, 32% logic)                
 Logic Levels:            9 ( LUT4=5 LUT2=3 LUT5=1 )                                      

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 video_pll_m0/pll_inst.clkc[0]                                                       0.000       0.000                    
 video_pll_m0/bufg_feedback.clki (video_pll_m0/clk0_buf)     net                     0.000       0.000      ../../al_ip/video_pll.v(35)
 video_pll_m0/bufg_feedback.clko                             cell (GCLK)             0.000       0.000                    
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/reg1_syn_51.clk (video_timing_data_m0/video_clk) net                     2.410       2.410      ../../src/video_timing_data.v(6)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/reg1_syn_51.q[0] clk2q                   0.146 r     2.556
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/reg5_syn_59.d[1] (u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d[0]) net  (fanout = 5)       1.181 r     3.737      encrypted_text(0)
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/reg5_syn_59.f[1] cell (LUT5)             0.262 r     3.999
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/reg5_syn_70.d[0] (u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_xnor[2]) net  (fanout = 6)       0.475 r     4.474      encrypted_text(0)
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/reg5_syn_70.f[0] cell (LUT2)             0.262 r     4.736
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/reg5_syn_68.d[1] (u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_3) net  (fanout = 3)       0.753 r     5.489                    
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/reg5_syn_68.f[1] cell (LUT4)             0.205 r     5.694
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/reg5_syn_70.d[1] (u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_xnor[4]) net  (fanout = 2)       0.757 r     6.451      encrypted_text(0)
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/reg5_syn_70.f[1] cell (LUT2)             0.262 r     6.713
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/reg5_syn_68.a[0] (u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_xnor[6]) net  (fanout = 2)       0.456 r     7.169      encrypted_text(0)
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/reg5_syn_68.f[0] cell (LUT4)             0.408 r     7.577
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/reg6_syn_63.d[1] (u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m[3]_syn_19) net  (fanout = 2)       0.309 r     7.886      encrypted_text(0)
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/reg6_syn_63.f[1] cell (LUT4)             0.205 r     8.091
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/reg6_syn_63.a[0] (u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m[3]_syn_5[1]) net  (fanout = 2)       0.738 r     8.829      encrypted_text(0)
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/reg6_syn_63.f[0] cell (LUT4)             0.408 r     9.237
 u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/reg0_syn_54.a[0] (u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_17) net  (fanout = 3)       0.594 r     9.831                    
 u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/reg0_syn_54.f[0] cell (LUT4)             0.424 r    10.255
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out[7]_syn_28.c[0] (u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_24) net  (fanout = 2)       0.738 r    10.993      encrypted_text(0)
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out[7]_syn_28 path2reg0 (LUT2)        0.360      11.353
 Arrival time                                                                       11.353                  (9 lvl)       

 source latency                                                                      0.000       0.000                    
 video_pll_m0/pll_inst.clkc[0]                                                       0.000       0.000                    
 video_pll_m0/bufg_feedback.clki (video_pll_m0/clk0_buf)     net                     0.000       0.000      ../../al_ip/video_pll.v(35)
 video_pll_m0/bufg_feedback.clko                             cell (GCLK)             0.000       0.000                    
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out[7]_syn_28.clk (video_timing_data_m0/video_clk) net                     2.166       2.166      ../../src/video_timing_data.v(6)
 capture clock edge                                                                 15.000      17.166
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      17.050
 clock uncertainty                                                                  -0.000      17.050
 clock recovergence pessimism                                                        0.108      17.158
 Required time                                                                      17.158            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               5.805ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     5.826 ns                                                        
 Start Point:             u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/reg1_syn_51.clk (rising edge triggered by clock video_clk)
 End Point:               u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out[7]_syn_28.c[0] (rising edge triggered by clock video_clk)
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         8.922ns  (logic 3.111ns, net 5.811ns, 34% logic)                
 Logic Levels:            9 ( LUT4=5 LUT2=3 LUT5=1 )                                      

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 video_pll_m0/pll_inst.clkc[0]                                                       0.000       0.000                    
 video_pll_m0/bufg_feedback.clki (video_pll_m0/clk0_buf)     net                     0.000       0.000      ../../al_ip/video_pll.v(35)
 video_pll_m0/bufg_feedback.clko                             cell (GCLK)             0.000       0.000                    
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/reg1_syn_51.clk (video_timing_data_m0/video_clk) net                     2.410       2.410      ../../src/video_timing_data.v(6)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/reg1_syn_51.q[1] clk2q                   0.146 r     2.556
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/reg5_syn_59.b[1] (u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d[1]) net  (fanout = 4)       0.991 r     3.547      encrypted_text(0)
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/reg5_syn_59.f[1] cell (LUT5)             0.431 r     3.978
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/reg5_syn_70.d[0] (u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_xnor[2]) net  (fanout = 6)       0.475 r     4.453      encrypted_text(0)
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/reg5_syn_70.f[0] cell (LUT2)             0.262 r     4.715
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/reg5_syn_68.d[1] (u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_3) net  (fanout = 3)       0.753 r     5.468                    
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/reg5_syn_68.f[1] cell (LUT4)             0.205 r     5.673
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/reg5_syn_70.d[1] (u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_xnor[4]) net  (fanout = 2)       0.757 r     6.430      encrypted_text(0)
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/reg5_syn_70.f[1] cell (LUT2)             0.262 r     6.692
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/reg5_syn_68.a[0] (u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_xnor[6]) net  (fanout = 2)       0.456 r     7.148      encrypted_text(0)
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/reg5_syn_68.f[0] cell (LUT4)             0.408 r     7.556
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/reg6_syn_63.d[1] (u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m[3]_syn_19) net  (fanout = 2)       0.309 r     7.865      encrypted_text(0)
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/reg6_syn_63.f[1] cell (LUT4)             0.205 r     8.070
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/reg6_syn_63.a[0] (u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m[3]_syn_5[1]) net  (fanout = 2)       0.738 r     8.808      encrypted_text(0)
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/reg6_syn_63.f[0] cell (LUT4)             0.408 r     9.216
 u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/reg0_syn_54.a[0] (u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_17) net  (fanout = 3)       0.594 r     9.810                    
 u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/reg0_syn_54.f[0] cell (LUT4)             0.424 r    10.234
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out[7]_syn_28.c[0] (u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_24) net  (fanout = 2)       0.738 r    10.972      encrypted_text(0)
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out[7]_syn_28 path2reg0 (LUT2)        0.360      11.332
 Arrival time                                                                       11.332                  (9 lvl)       

 source latency                                                                      0.000       0.000                    
 video_pll_m0/pll_inst.clkc[0]                                                       0.000       0.000                    
 video_pll_m0/bufg_feedback.clki (video_pll_m0/clk0_buf)     net                     0.000       0.000      ../../al_ip/video_pll.v(35)
 video_pll_m0/bufg_feedback.clko                             cell (GCLK)             0.000       0.000                    
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out[7]_syn_28.clk (video_timing_data_m0/video_clk) net                     2.166       2.166      ../../src/video_timing_data.v(6)
 capture clock edge                                                                 15.000      17.166
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      17.050
 clock uncertainty                                                                  -0.000      17.050
 clock recovergence pessimism                                                        0.108      17.158
 Required time                                                                      17.158            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               5.826ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/reg2_syn_24 (145 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     5.759 ns                                                        
 Start Point:             u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/reg1_syn_46.clk (rising edge triggered by clock video_clk)
 End Point:               u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/reg2_syn_24.d[1] (rising edge triggered by clock video_clk)
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         8.989ns  (logic 2.982ns, net 6.007ns, 33% logic)                
 Logic Levels:            9 ( LUT4=5 LUT2=2 LUT3=1 LUT5=1 )                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 video_pll_m0/pll_inst.clkc[0]                                                       0.000       0.000                    
 video_pll_m0/bufg_feedback.clki (video_pll_m0/clk0_buf)     net                     0.000       0.000      ../../al_ip/video_pll.v(35)
 video_pll_m0/bufg_feedback.clko                             cell (GCLK)             0.000       0.000                    
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/reg1_syn_46.clk (video_timing_data_m0/video_clk) net                     2.410       2.410      ../../src/video_timing_data.v(6)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/reg1_syn_46.q[1] clk2q                   0.146 r     2.556
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/reg5_syn_59.c[1] (u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d[2]) net  (fanout = 1)       1.187 r     3.743      encrypted_text(0)
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/reg5_syn_59.f[1] cell (LUT5)             0.348 r     4.091
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/reg5_syn_70.d[0] (u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_xnor[2]) net  (fanout = 6)       0.475 r     4.566      encrypted_text(0)
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/reg5_syn_70.f[0] cell (LUT2)             0.262 r     4.828
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/reg5_syn_68.d[1] (u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_3) net  (fanout = 3)       0.753 r     5.581                    
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/reg5_syn_68.f[1] cell (LUT4)             0.205 r     5.786
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/reg5_syn_70.d[1] (u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_xnor[4]) net  (fanout = 2)       0.757 r     6.543      encrypted_text(0)
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/reg5_syn_70.f[1] cell (LUT2)             0.262 r     6.805
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/reg5_syn_68.a[0] (u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_xnor[6]) net  (fanout = 2)       0.456 r     7.261      encrypted_text(0)
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/reg5_syn_68.f[0] cell (LUT4)             0.408 r     7.669
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/reg6_syn_63.d[1] (u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m[3]_syn_19) net  (fanout = 2)       0.309 r     7.978      encrypted_text(0)
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/reg6_syn_63.f[1] cell (LUT4)             0.205 r     8.183
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/reg6_syn_63.a[0] (u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m[3]_syn_5[1]) net  (fanout = 2)       0.738 r     8.921      encrypted_text(0)
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/reg6_syn_63.f[0] cell (LUT4)             0.408 r     9.329
 u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/reg0_syn_54.a[0] (u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_17) net  (fanout = 3)       0.594 r     9.923                    
 u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/reg0_syn_54.f[0] cell (LUT4)             0.424 r    10.347
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/reg2_syn_24.d[1] (u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_24) net  (fanout = 2)       0.738 r    11.085      encrypted_text(0)
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/reg2_syn_24 path2reg1 (LUT3)        0.314      11.399
 Arrival time                                                                       11.399                  (9 lvl)       

 source latency                                                                      0.000       0.000                    
 video_pll_m0/pll_inst.clkc[0]                                                       0.000       0.000                    
 video_pll_m0/bufg_feedback.clki (video_pll_m0/clk0_buf)     net                     0.000       0.000      ../../al_ip/video_pll.v(35)
 video_pll_m0/bufg_feedback.clko                             cell (GCLK)             0.000       0.000                    
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/reg2_syn_24.clk (video_timing_data_m0/video_clk) net                     2.166       2.166      ../../src/video_timing_data.v(6)
 capture clock edge                                                                 15.000      17.166
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      17.050
 clock uncertainty                                                                  -0.000      17.050
 clock recovergence pessimism                                                        0.108      17.158
 Required time                                                                      17.158            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               5.759ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     5.851 ns                                                        
 Start Point:             u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/reg1_syn_51.clk (rising edge triggered by clock video_clk)
 End Point:               u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/reg2_syn_24.d[1] (rising edge triggered by clock video_clk)
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         8.897ns  (logic 2.896ns, net 6.001ns, 32% logic)                
 Logic Levels:            9 ( LUT4=5 LUT2=2 LUT3=1 LUT5=1 )                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 video_pll_m0/pll_inst.clkc[0]                                                       0.000       0.000                    
 video_pll_m0/bufg_feedback.clki (video_pll_m0/clk0_buf)     net                     0.000       0.000      ../../al_ip/video_pll.v(35)
 video_pll_m0/bufg_feedback.clko                             cell (GCLK)             0.000       0.000                    
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/reg1_syn_51.clk (video_timing_data_m0/video_clk) net                     2.410       2.410      ../../src/video_timing_data.v(6)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/reg1_syn_51.q[0] clk2q                   0.146 r     2.556
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/reg5_syn_59.d[1] (u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d[0]) net  (fanout = 5)       1.181 r     3.737      encrypted_text(0)
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/reg5_syn_59.f[1] cell (LUT5)             0.262 r     3.999
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/reg5_syn_70.d[0] (u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_xnor[2]) net  (fanout = 6)       0.475 r     4.474      encrypted_text(0)
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/reg5_syn_70.f[0] cell (LUT2)             0.262 r     4.736
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/reg5_syn_68.d[1] (u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_3) net  (fanout = 3)       0.753 r     5.489                    
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/reg5_syn_68.f[1] cell (LUT4)             0.205 r     5.694
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/reg5_syn_70.d[1] (u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_xnor[4]) net  (fanout = 2)       0.757 r     6.451      encrypted_text(0)
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/reg5_syn_70.f[1] cell (LUT2)             0.262 r     6.713
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/reg5_syn_68.a[0] (u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_xnor[6]) net  (fanout = 2)       0.456 r     7.169      encrypted_text(0)
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/reg5_syn_68.f[0] cell (LUT4)             0.408 r     7.577
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/reg6_syn_63.d[1] (u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m[3]_syn_19) net  (fanout = 2)       0.309 r     7.886      encrypted_text(0)
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/reg6_syn_63.f[1] cell (LUT4)             0.205 r     8.091
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/reg6_syn_63.a[0] (u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m[3]_syn_5[1]) net  (fanout = 2)       0.738 r     8.829      encrypted_text(0)
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/reg6_syn_63.f[0] cell (LUT4)             0.408 r     9.237
 u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/reg0_syn_54.a[0] (u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_17) net  (fanout = 3)       0.594 r     9.831                    
 u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/reg0_syn_54.f[0] cell (LUT4)             0.424 r    10.255
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/reg2_syn_24.d[1] (u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_24) net  (fanout = 2)       0.738 r    10.993      encrypted_text(0)
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/reg2_syn_24 path2reg1 (LUT3)        0.314      11.307
 Arrival time                                                                       11.307                  (9 lvl)       

 source latency                                                                      0.000       0.000                    
 video_pll_m0/pll_inst.clkc[0]                                                       0.000       0.000                    
 video_pll_m0/bufg_feedback.clki (video_pll_m0/clk0_buf)     net                     0.000       0.000      ../../al_ip/video_pll.v(35)
 video_pll_m0/bufg_feedback.clko                             cell (GCLK)             0.000       0.000                    
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/reg2_syn_24.clk (video_timing_data_m0/video_clk) net                     2.166       2.166      ../../src/video_timing_data.v(6)
 capture clock edge                                                                 15.000      17.166
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      17.050
 clock uncertainty                                                                  -0.000      17.050
 clock recovergence pessimism                                                        0.108      17.158
 Required time                                                                      17.158            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               5.851ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     5.872 ns                                                        
 Start Point:             u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/reg1_syn_51.clk (rising edge triggered by clock video_clk)
 End Point:               u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/reg2_syn_24.d[1] (rising edge triggered by clock video_clk)
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         8.876ns  (logic 3.065ns, net 5.811ns, 34% logic)                
 Logic Levels:            9 ( LUT4=5 LUT2=2 LUT3=1 LUT5=1 )                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 video_pll_m0/pll_inst.clkc[0]                                                       0.000       0.000                    
 video_pll_m0/bufg_feedback.clki (video_pll_m0/clk0_buf)     net                     0.000       0.000      ../../al_ip/video_pll.v(35)
 video_pll_m0/bufg_feedback.clko                             cell (GCLK)             0.000       0.000                    
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/reg1_syn_51.clk (video_timing_data_m0/video_clk) net                     2.410       2.410      ../../src/video_timing_data.v(6)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/reg1_syn_51.q[1] clk2q                   0.146 r     2.556
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/reg5_syn_59.b[1] (u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d[1]) net  (fanout = 4)       0.991 r     3.547      encrypted_text(0)
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/reg5_syn_59.f[1] cell (LUT5)             0.431 r     3.978
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/reg5_syn_70.d[0] (u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_xnor[2]) net  (fanout = 6)       0.475 r     4.453      encrypted_text(0)
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/reg5_syn_70.f[0] cell (LUT2)             0.262 r     4.715
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/reg5_syn_68.d[1] (u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_3) net  (fanout = 3)       0.753 r     5.468                    
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/reg5_syn_68.f[1] cell (LUT4)             0.205 r     5.673
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/reg5_syn_70.d[1] (u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_xnor[4]) net  (fanout = 2)       0.757 r     6.430      encrypted_text(0)
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/reg5_syn_70.f[1] cell (LUT2)             0.262 r     6.692
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/reg5_syn_68.a[0] (u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_xnor[6]) net  (fanout = 2)       0.456 r     7.148      encrypted_text(0)
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/reg5_syn_68.f[0] cell (LUT4)             0.408 r     7.556
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/reg6_syn_63.d[1] (u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m[3]_syn_19) net  (fanout = 2)       0.309 r     7.865      encrypted_text(0)
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/reg6_syn_63.f[1] cell (LUT4)             0.205 r     8.070
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/reg6_syn_63.a[0] (u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m[3]_syn_5[1]) net  (fanout = 2)       0.738 r     8.808      encrypted_text(0)
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/reg6_syn_63.f[0] cell (LUT4)             0.408 r     9.216
 u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/reg0_syn_54.a[0] (u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_17) net  (fanout = 3)       0.594 r     9.810                    
 u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/reg0_syn_54.f[0] cell (LUT4)             0.424 r    10.234
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/reg2_syn_24.d[1] (u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_24) net  (fanout = 2)       0.738 r    10.972      encrypted_text(0)
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/reg2_syn_24 path2reg1 (LUT3)        0.314      11.286
 Arrival time                                                                       11.286                  (9 lvl)       

 source latency                                                                      0.000       0.000                    
 video_pll_m0/pll_inst.clkc[0]                                                       0.000       0.000                    
 video_pll_m0/bufg_feedback.clki (video_pll_m0/clk0_buf)     net                     0.000       0.000      ../../al_ip/video_pll.v(35)
 video_pll_m0/bufg_feedback.clko                             cell (GCLK)             0.000       0.000                    
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/reg2_syn_24.clk (video_timing_data_m0/video_clk) net                     2.166       2.166      ../../src/video_timing_data.v(6)
 capture clock edge                                                                 15.000      17.166
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      17.050
 clock uncertainty                                                                  -0.000      17.050
 clock recovergence pessimism                                                        0.108      17.158
 Required time                                                                      17.158            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               5.872ns          

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point frame_read_write_m0/read_buf/ram_inst/ramread0_syn_30 (9 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.104 ns                                                        
 Start Point:             frame_read_write_m0/read_buf/reg0_syn_38.clk (rising edge triggered by clock video_clk)
 End Point:               frame_read_write_m0/read_buf/ram_inst/ramread0_syn_30.addrb[11] (rising edge triggered by clock video_clk)
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         0.349ns  (logic 0.109ns, net 0.240ns, 31% logic)                
 Logic Levels:            1 ( EMB=1 )                                                     

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 video_pll_m0/pll_inst.clkc[0]                                                       0.000       0.000                    
 video_pll_m0/bufg_feedback.clki (video_pll_m0/clk0_buf)     net                     0.000       0.000      ../../al_ip/video_pll.v(35)
 video_pll_m0/bufg_feedback.clko                             cell (GCLK)             0.000       0.000                    
 frame_read_write_m0/read_buf/reg0_syn_38.clk (video_timing_data_m0/video_clk) net                     2.029       2.029      ../../src/video_timing_data.v(6)
 launch clock edge                                                                   0.000       2.029
---------------------------------------------------------------------------------------------------------
 frame_read_write_m0/read_buf/reg0_syn_38.q[0]               clk2q                   0.109 r     2.138
 frame_read_write_m0/read_buf/ram_inst/ramread0_syn_30.addrb[11] (frame_read_write_m0/read_buf/rd_addr[8]) net  (fanout = 6)       0.240 r     2.378      ../../al_ip/afifo_32_16_256.v(54)
 frame_read_write_m0/read_buf/ram_inst/ramread0_syn_30       path2reg (EMB)          0.000       2.378
 Arrival time                                                                        2.378                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 video_pll_m0/pll_inst.clkc[0]                                                       0.000       0.000                    
 video_pll_m0/bufg_feedback.clki (video_pll_m0/clk0_buf)     net                     0.000       0.000      ../../al_ip/video_pll.v(35)
 video_pll_m0/bufg_feedback.clko                             cell (GCLK)             0.000       0.000                    
 frame_read_write_m0/read_buf/ram_inst/ramread0_syn_30.clkb (video_timing_data_m0/video_clk) net                     2.230       2.230      ../../src/video_timing_data.v(6)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       2.430
 clock uncertainty                                                                   0.000       2.430
 clock recovergence pessimism                                                       -0.156       2.274
 Required time                                                                       2.274            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.104ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.112 ns                                                        
 Start Point:             frame_read_write_m0/read_buf/reg0_syn_38.clk (rising edge triggered by clock video_clk)
 End Point:               frame_read_write_m0/read_buf/ram_inst/ramread0_syn_30.addrb[10] (rising edge triggered by clock video_clk)
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         0.357ns  (logic 0.109ns, net 0.248ns, 30% logic)                
 Logic Levels:            1 ( EMB=1 )                                                     

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 video_pll_m0/pll_inst.clkc[0]                                                       0.000       0.000                    
 video_pll_m0/bufg_feedback.clki (video_pll_m0/clk0_buf)     net                     0.000       0.000      ../../al_ip/video_pll.v(35)
 video_pll_m0/bufg_feedback.clko                             cell (GCLK)             0.000       0.000                    
 frame_read_write_m0/read_buf/reg0_syn_38.clk (video_timing_data_m0/video_clk) net                     2.029       2.029      ../../src/video_timing_data.v(6)
 launch clock edge                                                                   0.000       2.029
---------------------------------------------------------------------------------------------------------
 frame_read_write_m0/read_buf/reg0_syn_38.q[1]               clk2q                   0.109 r     2.138
 frame_read_write_m0/read_buf/ram_inst/ramread0_syn_30.addrb[10] (frame_read_write_m0/read_buf/rd_addr[7]) net  (fanout = 6)       0.248 r     2.386      ../../al_ip/afifo_32_16_256.v(54)
 frame_read_write_m0/read_buf/ram_inst/ramread0_syn_30       path2reg (EMB)          0.000       2.386
 Arrival time                                                                        2.386                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 video_pll_m0/pll_inst.clkc[0]                                                       0.000       0.000                    
 video_pll_m0/bufg_feedback.clki (video_pll_m0/clk0_buf)     net                     0.000       0.000      ../../al_ip/video_pll.v(35)
 video_pll_m0/bufg_feedback.clko                             cell (GCLK)             0.000       0.000                    
 frame_read_write_m0/read_buf/ram_inst/ramread0_syn_30.clkb (video_timing_data_m0/video_clk) net                     2.230       2.230      ../../src/video_timing_data.v(6)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       2.430
 clock uncertainty                                                                   0.000       2.430
 clock recovergence pessimism                                                       -0.156       2.274
 Required time                                                                       2.274            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.112ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.194 ns                                                        
 Start Point:             frame_read_write_m0/read_buf/reg0_syn_43.clk (rising edge triggered by clock video_clk)
 End Point:               frame_read_write_m0/read_buf/ram_inst/ramread0_syn_30.addrb[3] (rising edge triggered by clock video_clk)
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         0.439ns  (logic 0.109ns, net 0.330ns, 24% logic)                
 Logic Levels:            1 ( EMB=1 )                                                     

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 video_pll_m0/pll_inst.clkc[0]                                                       0.000       0.000                    
 video_pll_m0/bufg_feedback.clki (video_pll_m0/clk0_buf)     net                     0.000       0.000      ../../al_ip/video_pll.v(35)
 video_pll_m0/bufg_feedback.clko                             cell (GCLK)             0.000       0.000                    
 frame_read_write_m0/read_buf/reg0_syn_43.clk (video_timing_data_m0/video_clk) net                     2.029       2.029      ../../src/video_timing_data.v(6)
 launch clock edge                                                                   0.000       2.029
---------------------------------------------------------------------------------------------------------
 frame_read_write_m0/read_buf/reg0_syn_43.q[0]               clk2q                   0.109 r     2.138
 frame_read_write_m0/read_buf/ram_inst/ramread0_syn_30.addrb[3] (frame_read_write_m0/read_buf/rd_addr[0]) net  (fanout = 5)       0.330 r     2.468      ../../al_ip/afifo_32_16_256.v(54)
 frame_read_write_m0/read_buf/ram_inst/ramread0_syn_30       path2reg (EMB)          0.000       2.468
 Arrival time                                                                        2.468                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 video_pll_m0/pll_inst.clkc[0]                                                       0.000       0.000                    
 video_pll_m0/bufg_feedback.clki (video_pll_m0/clk0_buf)     net                     0.000       0.000      ../../al_ip/video_pll.v(35)
 video_pll_m0/bufg_feedback.clko                             cell (GCLK)             0.000       0.000                    
 frame_read_write_m0/read_buf/ram_inst/ramread0_syn_30.clkb (video_timing_data_m0/video_clk) net                     2.230       2.230      ../../src/video_timing_data.v(6)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       2.430
 clock uncertainty                                                                   0.000       2.430
 clock recovergence pessimism                                                       -0.156       2.274
 Required time                                                                       2.274            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.194ns          

---------------------------------------------------------------------------------------------------------

Paths for end point video_delay_m0/reg3_syn_95 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.314 ns                                                        
 Start Point:             video_delay_m0/reg1_syn_77.clk (rising edge triggered by clock video_clk)
 End Point:               video_delay_m0/reg3_syn_95.mi[1] (rising edge triggered by clock video_clk)
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         0.420ns  (logic 0.204ns, net 0.216ns, 48% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 video_pll_m0/pll_inst.clkc[0]                                                       0.000       0.000                    
 video_pll_m0/bufg_feedback.clki (video_pll_m0/clk0_buf)     net                     0.000       0.000      ../../al_ip/video_pll.v(35)
 video_pll_m0/bufg_feedback.clko                             cell (GCLK)             0.000       0.000                    
 video_delay_m0/reg1_syn_77.clk (video_timing_data_m0/video_clk) net                     2.029       2.029      ../../src/video_timing_data.v(6)
 launch clock edge                                                                   0.000       2.029
---------------------------------------------------------------------------------------------------------
 video_delay_m0/reg1_syn_77.q[0]                             clk2q                   0.109 r     2.138
 video_delay_m0/reg3_syn_95.mi[1] (video_delay_m0/vs_d[11])  net  (fanout = 1)       0.216 r     2.354      ../../src/video_delay.v(21)
 video_delay_m0/reg3_syn_95                                  path2reg1               0.095       2.449
 Arrival time                                                                        2.449                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 video_pll_m0/pll_inst.clkc[0]                                                       0.000       0.000                    
 video_pll_m0/bufg_feedback.clki (video_pll_m0/clk0_buf)     net                     0.000       0.000      ../../al_ip/video_pll.v(35)
 video_pll_m0/bufg_feedback.clko                             cell (GCLK)             0.000       0.000                    
 video_delay_m0/reg3_syn_95.clk (video_timing_data_m0/video_clk) net                     2.230       2.230      ../../src/video_timing_data.v(6)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.291
 clock uncertainty                                                                   0.000       2.291
 clock recovergence pessimism                                                       -0.156       2.135
 Required time                                                                       2.135            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.314ns          

---------------------------------------------------------------------------------------------------------

Paths for end point video_timing_data_m0/video_de_d0_reg_syn_4 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.314 ns                                                        
 Start Point:             video_timing_data_m0/color_bar_m0/video_active_d0_reg_syn_5.clk (rising edge triggered by clock video_clk)
 End Point:               video_timing_data_m0/video_de_d0_reg_syn_4.mi[0] (rising edge triggered by clock video_clk)
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         0.420ns  (logic 0.204ns, net 0.216ns, 48% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 video_pll_m0/pll_inst.clkc[0]                                                       0.000       0.000                    
 video_pll_m0/bufg_feedback.clki (video_pll_m0/clk0_buf)     net                     0.000       0.000      ../../al_ip/video_pll.v(35)
 video_pll_m0/bufg_feedback.clko                             cell (GCLK)             0.000       0.000                    
 video_timing_data_m0/color_bar_m0/video_active_d0_reg_syn_5.clk (video_timing_data_m0/video_clk) net                     2.029       2.029      ../../src/video_timing_data.v(6)
 launch clock edge                                                                   0.000       2.029
---------------------------------------------------------------------------------------------------------
 video_timing_data_m0/color_bar_m0/video_active_d0_reg_syn_5.q[0] clk2q                   0.109 r     2.138
 video_timing_data_m0/video_de_d0_reg_syn_4.mi[0] (video_timing_data_m0/color_bar_m0/video_active_d0) net  (fanout = 1)       0.216 r     2.354      ../../src/color_bar.v(151)
 video_timing_data_m0/video_de_d0_reg_syn_4                  path2reg0               0.095       2.449
 Arrival time                                                                        2.449                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 video_pll_m0/pll_inst.clkc[0]                                                       0.000       0.000                    
 video_pll_m0/bufg_feedback.clki (video_pll_m0/clk0_buf)     net                     0.000       0.000      ../../al_ip/video_pll.v(35)
 video_pll_m0/bufg_feedback.clko                             cell (GCLK)             0.000       0.000                    
 video_timing_data_m0/video_de_d0_reg_syn_4.clk (video_timing_data_m0/video_clk) net                     2.230       2.230      ../../src/video_timing_data.v(6)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.291
 clock uncertainty                                                                   0.000       2.291
 clock recovergence pessimism                                                       -0.156       2.135
 Required time                                                                       2.135            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.314ns          

---------------------------------------------------------------------------------------------------------

Recovery checks:
---------------------------------------------------------------------------------------------------------
Paths for end point frame_read_write_m0/read_buf/asy_r_rst0_reg_syn_4 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check): -0.320 ns                                                        
 Start Point:             frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg_syn_12.clk (rising edge triggered by clock sd_card_clk)
 End Point:               frame_read_write_m0/read_buf/asy_r_rst0_reg_syn_4.sr (rising edge triggered by clock video_clk)
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         0.909ns  (logic 0.232ns, net 0.677ns, 25% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sys_pll_m0/pll_inst.clkc[0]                                                         0.000       0.000                    
 sys_pll_m0/bufg_feedback.clki (sys_pll_m0/clk0_buf)         net                     0.000       0.000      ../../al_ip/sys_pll.v(35)
 sys_pll_m0/bufg_feedback.clko                               cell (GCLK)             0.000       0.000                    
 frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg_syn_12.clk (U3/u2_ram/u2_wrrd/Sdr_clk) net                     2.276       2.276      encrypted_text(0)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg_syn_12.q[0] clk2q                   0.146 r     2.422
 frame_read_write_m0/read_buf/asy_r_rst0_reg_syn_4.sr (frame_read_write_m0/frame_fifo_read_m0/fifo_aclr) net  (fanout = 6)       0.677 r     3.099      ../../src/frame_fifo_read.v(39)
 frame_read_write_m0/read_buf/asy_r_rst0_reg_syn_4           path2reg                0.086       3.185
 Arrival time                                                                        3.185                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 video_pll_m0/pll_inst.clkc[0]                                                       0.000       0.000                    
 video_pll_m0/bufg_feedback.clki (video_pll_m0/clk0_buf)     net                     0.000       0.000      ../../al_ip/video_pll.v(35)
 video_pll_m0/bufg_feedback.clko                             cell (GCLK)             0.000       0.000                    
 frame_read_write_m0/read_buf/asy_r_rst0_reg_syn_4.clk (video_timing_data_m0/video_clk) net                     2.166       2.166      ../../src/video_timing_data.v(6)
 capture clock edge                                                                  0.999       3.165
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                      -0.300       2.865
 clock uncertainty                                                                  -0.000       2.865
 clock recovergence pessimism                                                        0.000       2.865
 Required time                                                                       2.865            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -0.320ns          

---------------------------------------------------------------------------------------------------------

Paths for end point frame_read_write_m0/read_buf/asy_r_rst1_reg_syn_5 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check): -0.171 ns                                                        
 Start Point:             frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg_syn_12.clk (rising edge triggered by clock sd_card_clk)
 End Point:               frame_read_write_m0/read_buf/asy_r_rst1_reg_syn_5.sr (rising edge triggered by clock video_clk)
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         0.760ns  (logic 0.232ns, net 0.528ns, 30% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sys_pll_m0/pll_inst.clkc[0]                                                         0.000       0.000                    
 sys_pll_m0/bufg_feedback.clki (sys_pll_m0/clk0_buf)         net                     0.000       0.000      ../../al_ip/sys_pll.v(35)
 sys_pll_m0/bufg_feedback.clko                               cell (GCLK)             0.000       0.000                    
 frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg_syn_12.clk (U3/u2_ram/u2_wrrd/Sdr_clk) net                     2.276       2.276      encrypted_text(0)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg_syn_12.q[0] clk2q                   0.146 r     2.422
 frame_read_write_m0/read_buf/asy_r_rst1_reg_syn_5.sr (frame_read_write_m0/frame_fifo_read_m0/fifo_aclr) net  (fanout = 6)       0.528 r     2.950      ../../src/frame_fifo_read.v(39)
 frame_read_write_m0/read_buf/asy_r_rst1_reg_syn_5           path2reg                0.086       3.036
 Arrival time                                                                        3.036                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 video_pll_m0/pll_inst.clkc[0]                                                       0.000       0.000                    
 video_pll_m0/bufg_feedback.clki (video_pll_m0/clk0_buf)     net                     0.000       0.000      ../../al_ip/video_pll.v(35)
 video_pll_m0/bufg_feedback.clko                             cell (GCLK)             0.000       0.000                    
 frame_read_write_m0/read_buf/asy_r_rst1_reg_syn_5.clk (video_timing_data_m0/video_clk) net                     2.166       2.166      ../../src/video_timing_data.v(6)
 capture clock edge                                                                  0.999       3.165
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                      -0.300       2.865
 clock uncertainty                                                                  -0.000       2.865
 clock recovergence pessimism                                                        0.000       2.865
 Required time                                                                       2.865            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -0.171ns          

---------------------------------------------------------------------------------------------------------

Paths for end point frame_read_write_m0/read_buf/ram_inst/ramread0_syn_11 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check):  13.004 ns                                                       
 Start Point:             frame_read_write_m0/read_buf/asy_r_rst1_reg_syn_5.clk (rising edge triggered by clock video_clk)
 End Point:               frame_read_write_m0/read_buf/ram_inst/ramread0_syn_11.rstb (rising edge triggered by clock video_clk)
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         1.610ns  (logic 0.146ns, net 1.464ns, 9% logic)                 
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 video_pll_m0/pll_inst.clkc[0]                                                       0.000       0.000                    
 video_pll_m0/bufg_feedback.clki (video_pll_m0/clk0_buf)     net                     0.000       0.000      ../../al_ip/video_pll.v(35)
 video_pll_m0/bufg_feedback.clko                             cell (GCLK)             0.000       0.000                    
 frame_read_write_m0/read_buf/asy_r_rst1_reg_syn_5.clk (video_timing_data_m0/video_clk) net                     2.410       2.410      ../../src/video_timing_data.v(6)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 frame_read_write_m0/read_buf/asy_r_rst1_reg_syn_5.q[0]      clk2q                   0.146 r     2.556
 frame_read_write_m0/read_buf/ram_inst/ramread0_syn_11.rstb (frame_read_write_m0/read_buf/asy_r_rst1) net  (fanout = 26)      1.464 r     4.020      ../../al_ip/afifo_32_16_256.v(48)
 frame_read_write_m0/read_buf/ram_inst/ramread0_syn_11       path2reg                0.000       4.020
 Arrival time                                                                        4.020                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 video_pll_m0/pll_inst.clkc[0]                                                       0.000       0.000                    
 video_pll_m0/bufg_feedback.clki (video_pll_m0/clk0_buf)     net                     0.000       0.000      ../../al_ip/video_pll.v(35)
 video_pll_m0/bufg_feedback.clko                             cell (GCLK)             0.000       0.000                    
 frame_read_write_m0/read_buf/ram_inst/ramread0_syn_11.clkb (video_timing_data_m0/video_clk) net                     2.166       2.166      ../../src/video_timing_data.v(6)
 capture clock edge                                                                 15.000      17.166
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                      -0.250      16.916
 clock uncertainty                                                                  -0.000      16.916
 clock recovergence pessimism                                                        0.108      17.024
 Required time                                                                      17.024            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              13.004ns          

---------------------------------------------------------------------------------------------------------

Removal checks:
---------------------------------------------------------------------------------------------------------
Paths for end point frame_read_write_m0/read_buf/asy_r_rst1_reg_syn_5 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):  -0.033 ns                                                        
 Start Point:             frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg_syn_12.clk (rising edge triggered by clock sd_card_clk)
 End Point:               frame_read_write_m0/read_buf/asy_r_rst1_reg_syn_5.sr (rising edge triggered by clock video_clk)
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         0.632ns  (logic 0.189ns, net 0.443ns, 29% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sys_pll_m0/pll_inst.clkc[0]                                                         0.000       0.000                    
 sys_pll_m0/bufg_feedback.clki (sys_pll_m0/clk0_buf)         net                     0.000       0.000      ../../al_ip/sys_pll.v(35)
 sys_pll_m0/bufg_feedback.clko                               cell (GCLK)             0.000       0.000                    
 frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg_syn_12.clk (U3/u2_ram/u2_wrrd/Sdr_clk) net                     2.045       2.045      encrypted_text(0)
 launch clock edge                                                                   0.000       2.045
---------------------------------------------------------------------------------------------------------
 frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg_syn_12.q[0] clk2q                   0.128 r     2.173
 frame_read_write_m0/read_buf/asy_r_rst1_reg_syn_5.sr (frame_read_write_m0/frame_fifo_read_m0/fifo_aclr) net  (fanout = 6)       0.443 r     2.616      ../../src/frame_fifo_read.v(39)
 frame_read_write_m0/read_buf/asy_r_rst1_reg_syn_5           path2reg                0.061       2.677
 Arrival time                                                                        2.677                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 video_pll_m0/pll_inst.clkc[0]                                                       0.000       0.000                    
 video_pll_m0/bufg_feedback.clki (video_pll_m0/clk0_buf)     net                     0.000       0.000      ../../al_ip/video_pll.v(35)
 video_pll_m0/bufg_feedback.clko                             cell (GCLK)             0.000       0.000                    
 frame_read_write_m0/read_buf/asy_r_rst1_reg_syn_5.clk (video_timing_data_m0/video_clk) net                     2.410       2.410      ../../src/video_timing_data.v(6)
 capture clock edge                                                                  0.000       2.410
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.300       2.710
 clock uncertainty                                                                   0.000       2.710
 clock recovergence pessimism                                                        0.000       2.710
 Required time                                                                       2.710            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -0.033ns          

---------------------------------------------------------------------------------------------------------

Paths for end point frame_read_write_m0/read_buf/asy_r_rst0_reg_syn_4 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   0.086 ns                                                        
 Start Point:             frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg_syn_12.clk (rising edge triggered by clock sd_card_clk)
 End Point:               frame_read_write_m0/read_buf/asy_r_rst0_reg_syn_4.sr (rising edge triggered by clock video_clk)
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         0.631ns  (logic 0.161ns, net 0.470ns, 25% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sys_pll_m0/pll_inst.clkc[0]                                                         0.000       0.000                    
 sys_pll_m0/bufg_feedback.clki (sys_pll_m0/clk0_buf)         net                     0.000       0.000      ../../al_ip/sys_pll.v(35)
 sys_pll_m0/bufg_feedback.clko                               cell (GCLK)             0.000       0.000                    
 frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg_syn_12.clk (U3/u2_ram/u2_wrrd/Sdr_clk) net                     1.938       1.938      encrypted_text(0)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg_syn_12.q[0] clk2q                   0.109 r     2.047
 frame_read_write_m0/read_buf/asy_r_rst0_reg_syn_4.sr (frame_read_write_m0/frame_fifo_read_m0/fifo_aclr) net  (fanout = 6)       0.470 r     2.517      ../../src/frame_fifo_read.v(39)
 frame_read_write_m0/read_buf/asy_r_rst0_reg_syn_4           path2reg                0.052       2.569
 Arrival time                                                                        2.569                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 video_pll_m0/pll_inst.clkc[0]                                                       0.000       0.000                    
 video_pll_m0/bufg_feedback.clki (video_pll_m0/clk0_buf)     net                     0.000       0.000      ../../al_ip/video_pll.v(35)
 video_pll_m0/bufg_feedback.clko                             cell (GCLK)             0.000       0.000                    
 frame_read_write_m0/read_buf/asy_r_rst0_reg_syn_4.clk (video_timing_data_m0/video_clk) net                     2.230       2.230      ../../src/video_timing_data.v(6)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.253       2.483
 clock uncertainty                                                                   0.000       2.483
 clock recovergence pessimism                                                        0.000       2.483
 Required time                                                                       2.483            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.086ns          

---------------------------------------------------------------------------------------------------------

Paths for end point frame_read_write_m0/read_buf/wr_to_rd_cross_inst/reg1_syn_42 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   0.422 ns                                                        
 Start Point:             frame_read_write_m0/read_buf/asy_r_rst1_reg_syn_5.clk (rising edge triggered by clock video_clk)
 End Point:               frame_read_write_m0/read_buf/wr_to_rd_cross_inst/reg1_syn_42.sr (rising edge triggered by clock video_clk)
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         0.720ns  (logic 0.161ns, net 0.559ns, 22% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 video_pll_m0/pll_inst.clkc[0]                                                       0.000       0.000                    
 video_pll_m0/bufg_feedback.clki (video_pll_m0/clk0_buf)     net                     0.000       0.000      ../../al_ip/video_pll.v(35)
 video_pll_m0/bufg_feedback.clko                             cell (GCLK)             0.000       0.000                    
 frame_read_write_m0/read_buf/asy_r_rst1_reg_syn_5.clk (video_timing_data_m0/video_clk) net                     2.029       2.029      ../../src/video_timing_data.v(6)
 launch clock edge                                                                   0.000       2.029
---------------------------------------------------------------------------------------------------------
 frame_read_write_m0/read_buf/asy_r_rst1_reg_syn_5.q[0]      clk2q                   0.109 r     2.138
 frame_read_write_m0/read_buf/wr_to_rd_cross_inst/reg1_syn_42.sr (frame_read_write_m0/read_buf/asy_r_rst1) net  (fanout = 26)      0.559 r     2.697      ../../al_ip/afifo_32_16_256.v(48)
 frame_read_write_m0/read_buf/wr_to_rd_cross_inst/reg1_syn_42 path2reg                0.052       2.749
 Arrival time                                                                        2.749                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 video_pll_m0/pll_inst.clkc[0]                                                       0.000       0.000                    
 video_pll_m0/bufg_feedback.clki (video_pll_m0/clk0_buf)     net                     0.000       0.000      ../../al_ip/video_pll.v(35)
 video_pll_m0/bufg_feedback.clko                             cell (GCLK)             0.000       0.000                    
 frame_read_write_m0/read_buf/wr_to_rd_cross_inst/reg1_syn_42.clk (video_timing_data_m0/video_clk) net                     2.230       2.230      ../../src/video_timing_data.v(6)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.253       2.483
 clock uncertainty                                                                   0.000       2.483
 clock recovergence pessimism                                                       -0.156       2.327
 Required time                                                                       2.327            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.422ns          

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        clock: video_pll_m0/pll_inst.clkc[1]                            
Clock = video_pll_m0/pll_inst.clkc[1], period 2.999ns, rising at 0ns, falling at 1.499ns

126 endpoints analyzed totally, and 232 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Minimum period is 2.07ns
---------------------------------------------------------------------------------------------------------

Paths for end point u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/reg0_syn_63 (2 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     0.929 ns                                                        
 Start Point:             frame_read_write_m0/write_buf/add2_syn_56.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1])
 End Point:               u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/reg0_syn_63.b[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1])
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         1.890ns  (logic 0.695ns, net 1.195ns, 36% logic)                
 Logic Levels:            1 ( LUT3=1 )                                                    

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 video_pll_m0/pll_inst.clkc[1]                                                       0.000       0.000                    
 frame_read_write_m0/write_buf/add2_syn_56.clk (u3_hdmi_tx/PXLCLK_5X_I) net                     2.410       2.410      ../../src/hdmi/hdmi_tx.vhd(15)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 frame_read_write_m0/write_buf/add2_syn_56.q[0]              clk2q                   0.146 r     2.556
 u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/reg0_syn_63.b[1] (u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d) net  (fanout = 30)      1.195 r     3.751      encrypted_text(0)
 u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/reg0_syn_63 path2reg1 (LUT3)        0.549       4.300
 Arrival time                                                                        4.300                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 video_pll_m0/pll_inst.clkc[1]                                                       0.000       0.000                    
 u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/reg0_syn_63.clk (u3_hdmi_tx/PXLCLK_5X_I) net                     2.166       2.166      ../../src/hdmi/hdmi_tx.vhd(15)
 capture clock edge                                                                  2.999       5.165
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       5.049
 clock uncertainty                                                                  -0.000       5.049
 clock recovergence pessimism                                                        0.180       5.229
 Required time                                                                       5.229            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.929ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     1.517 ns                                                        
 Start Point:             u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/reg0_syn_59.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1])
 End Point:               u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/reg0_syn_63.c[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1])
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         1.302ns  (logic 0.612ns, net 0.690ns, 47% logic)                
 Logic Levels:            1 ( LUT3=1 )                                                    

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 video_pll_m0/pll_inst.clkc[1]                                                       0.000       0.000                    
 u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/reg0_syn_59.clk (u3_hdmi_tx/PXLCLK_5X_I) net                     2.410       2.410      ../../src/hdmi/hdmi_tx.vhd(15)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/reg0_syn_59.q[0] clk2q                   0.146 r     2.556
 u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/reg0_syn_63.c[1] (u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[7]) net  (fanout = 1)       0.690 r     3.246      encrypted_text(0)
 u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/reg0_syn_63 path2reg1 (LUT3)        0.466       3.712
 Arrival time                                                                        3.712                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 video_pll_m0/pll_inst.clkc[1]                                                       0.000       0.000                    
 u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/reg0_syn_63.clk (u3_hdmi_tx/PXLCLK_5X_I) net                     2.166       2.166      ../../src/hdmi/hdmi_tx.vhd(15)
 capture clock edge                                                                  2.999       5.165
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       5.049
 clock uncertainty                                                                  -0.000       5.049
 clock recovergence pessimism                                                        0.180       5.229
 Required time                                                                       5.229            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.517ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/reg0_syn_63 (2 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     0.929 ns                                                        
 Start Point:             frame_read_write_m0/write_buf/add2_syn_56.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1])
 End Point:               u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/reg0_syn_63.b[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1])
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         1.890ns  (logic 0.695ns, net 1.195ns, 36% logic)                
 Logic Levels:            1 ( LUT3=1 )                                                    

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 video_pll_m0/pll_inst.clkc[1]                                                       0.000       0.000                    
 frame_read_write_m0/write_buf/add2_syn_56.clk (u3_hdmi_tx/PXLCLK_5X_I) net                     2.410       2.410      ../../src/hdmi/hdmi_tx.vhd(15)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 frame_read_write_m0/write_buf/add2_syn_56.q[0]              clk2q                   0.146 r     2.556
 u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/reg0_syn_63.b[0] (u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d) net  (fanout = 30)      1.195 r     3.751      encrypted_text(0)
 u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/reg0_syn_63 path2reg0 (LUT3)        0.549       4.300
 Arrival time                                                                        4.300                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 video_pll_m0/pll_inst.clkc[1]                                                       0.000       0.000                    
 u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/reg0_syn_63.clk (u3_hdmi_tx/PXLCLK_5X_I) net                     2.166       2.166      ../../src/hdmi/hdmi_tx.vhd(15)
 capture clock edge                                                                  2.999       5.165
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       5.049
 clock uncertainty                                                                  -0.000       5.049
 clock recovergence pessimism                                                        0.180       5.229
 Required time                                                                       5.229            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.929ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     1.517 ns                                                        
 Start Point:             u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/reg0_syn_57.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1])
 End Point:               u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/reg0_syn_63.c[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1])
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         1.302ns  (logic 0.612ns, net 0.690ns, 47% logic)                
 Logic Levels:            1 ( LUT3=1 )                                                    

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 video_pll_m0/pll_inst.clkc[1]                                                       0.000       0.000                    
 u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/reg0_syn_57.clk (u3_hdmi_tx/PXLCLK_5X_I) net                     2.410       2.410      ../../src/hdmi/hdmi_tx.vhd(15)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/reg0_syn_57.q[0] clk2q                   0.146 r     2.556
 u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/reg0_syn_63.c[0] (u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[6]) net  (fanout = 1)       0.690 r     3.246      encrypted_text(0)
 u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/reg0_syn_63 path2reg0 (LUT3)        0.466       3.712
 Arrival time                                                                        3.712                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 video_pll_m0/pll_inst.clkc[1]                                                       0.000       0.000                    
 u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/reg0_syn_63.clk (u3_hdmi_tx/PXLCLK_5X_I) net                     2.166       2.166      ../../src/hdmi/hdmi_tx.vhd(15)
 capture clock edge                                                                  2.999       5.165
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       5.049
 clock uncertainty                                                                  -0.000       5.049
 clock recovergence pessimism                                                        0.180       5.229
 Required time                                                                       5.229            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.517ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/reg0_syn_60 (2 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     1.062 ns                                                        
 Start Point:             frame_read_write_m0/write_buf/add2_syn_56.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1])
 End Point:               u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/reg0_syn_60.c[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1])
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         1.757ns  (logic 0.612ns, net 1.145ns, 34% logic)                
 Logic Levels:            1 ( LUT3=1 )                                                    

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 video_pll_m0/pll_inst.clkc[1]                                                       0.000       0.000                    
 frame_read_write_m0/write_buf/add2_syn_56.clk (u3_hdmi_tx/PXLCLK_5X_I) net                     2.410       2.410      ../../src/hdmi/hdmi_tx.vhd(15)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 frame_read_write_m0/write_buf/add2_syn_56.q[0]              clk2q                   0.146 r     2.556
 u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/reg0_syn_60.c[1] (u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d) net  (fanout = 30)      1.145 r     3.701      encrypted_text(0)
 u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/reg0_syn_60 path2reg1 (LUT3)        0.466       4.167
 Arrival time                                                                        4.167                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 video_pll_m0/pll_inst.clkc[1]                                                       0.000       0.000                    
 u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/reg0_syn_60.clk (u3_hdmi_tx/PXLCLK_5X_I) net                     2.166       2.166      ../../src/hdmi/hdmi_tx.vhd(15)
 capture clock edge                                                                  2.999       5.165
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       5.049
 clock uncertainty                                                                  -0.000       5.049
 clock recovergence pessimism                                                        0.180       5.229
 Required time                                                                       5.229            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.062ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     1.318 ns                                                        
 Start Point:             u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/reg0_syn_57.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1])
 End Point:               u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/reg0_syn_60.b[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1])
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         1.501ns  (logic 0.695ns, net 0.806ns, 46% logic)                
 Logic Levels:            1 ( LUT3=1 )                                                    

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 video_pll_m0/pll_inst.clkc[1]                                                       0.000       0.000                    
 u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/reg0_syn_57.clk (u3_hdmi_tx/PXLCLK_5X_I) net                     2.410       2.410      ../../src/hdmi/hdmi_tx.vhd(15)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/reg0_syn_57.q[1] clk2q                   0.146 r     2.556
 u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/reg0_syn_60.b[1] (u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[7]) net  (fanout = 1)       0.806 r     3.362      encrypted_text(0)
 u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/reg0_syn_60 path2reg1 (LUT3)        0.549       3.911
 Arrival time                                                                        3.911                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 video_pll_m0/pll_inst.clkc[1]                                                       0.000       0.000                    
 u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/reg0_syn_60.clk (u3_hdmi_tx/PXLCLK_5X_I) net                     2.166       2.166      ../../src/hdmi/hdmi_tx.vhd(15)
 capture clock edge                                                                  2.999       5.165
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       5.049
 clock uncertainty                                                                  -0.000       5.049
 clock recovergence pessimism                                                        0.180       5.229
 Required time                                                                       5.229            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.318ns          

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/reg0_syn_62 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.158 ns                                                        
 Start Point:             u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/reg5_syn_63.clk (rising edge triggered by clock video_clk)
 End Point:               u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/reg0_syn_62.mi[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1])
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         0.420ns  (logic 0.204ns, net 0.216ns, 48% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 video_pll_m0/pll_inst.clkc[0]                                                       0.000       0.000                    
 video_pll_m0/bufg_feedback.clki (video_pll_m0/clk0_buf)     net                     0.000       0.000      ../../al_ip/video_pll.v(35)
 video_pll_m0/bufg_feedback.clko                             cell (GCLK)             0.000       0.000                    
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/reg5_syn_63.clk (video_timing_data_m0/video_clk) net                     2.029       2.029      ../../src/video_timing_data.v(6)
 launch clock edge                                                                   0.000       2.029
---------------------------------------------------------------------------------------------------------
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/reg5_syn_63.q[0] clk2q                   0.109 r     2.138
 u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/reg0_syn_62.mi[1] (u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d[9]) net  (fanout = 1)       0.216 r     2.354      encrypted_text(0)
 u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/reg0_syn_62 path2reg1               0.095       2.449
 Arrival time                                                                        2.449                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 video_pll_m0/pll_inst.clkc[1]                                                       0.000       0.000                    
 u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/reg0_syn_62.clk (u3_hdmi_tx/PXLCLK_5X_I) net                     2.230       2.230      ../../src/hdmi/hdmi_tx.vhd(15)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.291
 clock uncertainty                                                                   0.000       2.291
 clock recovergence pessimism                                                        0.000       2.291
 Required time                                                                       2.291            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.158ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/reg0_syn_57 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.174 ns                                                        
 Start Point:             u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/reg6_syn_71.clk (rising edge triggered by clock video_clk)
 End Point:               u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/reg0_syn_57.d[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1])
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         0.436ns  (logic 0.325ns, net 0.111ns, 74% logic)                
 Logic Levels:            1 ( LUT3=1 )                                                    

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 video_pll_m0/pll_inst.clkc[0]                                                       0.000       0.000                    
 video_pll_m0/bufg_feedback.clki (video_pll_m0/clk0_buf)     net                     0.000       0.000      ../../al_ip/video_pll.v(35)
 video_pll_m0/bufg_feedback.clko                             cell (GCLK)             0.000       0.000                    
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/reg6_syn_71.clk (video_timing_data_m0/video_clk) net                     2.029       2.029      ../../src/video_timing_data.v(6)
 launch clock edge                                                                   0.000       2.029
---------------------------------------------------------------------------------------------------------
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/reg6_syn_71.q[1] clk2q                   0.109 r     2.138
 u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/reg0_syn_57.d[0] (u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d[3]) net  (fanout = 1)       0.111 r     2.249      encrypted_text(0)
 u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/reg0_syn_57 path2reg0 (LUT3)        0.216       2.465
 Arrival time                                                                        2.465                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 video_pll_m0/pll_inst.clkc[1]                                                       0.000       0.000                    
 u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/reg0_syn_57.clk (u3_hdmi_tx/PXLCLK_5X_I) net                     2.230       2.230      ../../src/hdmi/hdmi_tx.vhd(15)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.291
 clock uncertainty                                                                   0.000       2.291
 clock recovergence pessimism                                                        0.000       2.291
 Required time                                                                       2.291            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.174ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/reg0_syn_54 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.264 ns                                                        
 Start Point:             u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/reg6_syn_63.clk (rising edge triggered by clock video_clk)
 End Point:               u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/reg0_syn_54.mi[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1])
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         0.526ns  (logic 0.204ns, net 0.322ns, 38% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 video_pll_m0/pll_inst.clkc[0]                                                       0.000       0.000                    
 video_pll_m0/bufg_feedback.clki (video_pll_m0/clk0_buf)     net                     0.000       0.000      ../../al_ip/video_pll.v(35)
 video_pll_m0/bufg_feedback.clko                             cell (GCLK)             0.000       0.000                    
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/reg6_syn_63.clk (video_timing_data_m0/video_clk) net                     2.029       2.029      ../../src/video_timing_data.v(6)
 launch clock edge                                                                   0.000       2.029
---------------------------------------------------------------------------------------------------------
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/reg6_syn_63.q[0] clk2q                   0.109 r     2.138
 u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/reg0_syn_54.mi[0] (u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d[8]) net  (fanout = 1)       0.322 r     2.460      encrypted_text(0)
 u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/reg0_syn_54 path2reg0               0.095       2.555
 Arrival time                                                                        2.555                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 video_pll_m0/pll_inst.clkc[1]                                                       0.000       0.000                    
 u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/reg0_syn_54.clk (u3_hdmi_tx/PXLCLK_5X_I) net                     2.230       2.230      ../../src/hdmi/hdmi_tx.vhd(15)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.291
 clock uncertainty                                                                   0.000       2.291
 clock recovergence pessimism                                                        0.000       2.291
 Required time                                                                       2.291            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.264ns          

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        clock: jtck                                                     
Clock = jtck, period 100ns, rising at 0ns, falling at 50ns

1726 endpoints analyzed totally, and 1904 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Minimum period is 3.669ns
---------------------------------------------------------------------------------------------------------

Paths for end point cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg2_syn_103 (6 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     96.331 ns                                                       
 Start Point:             cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2_reg_syn_5.clk (rising edge triggered by clock jtck)
 End Point:               cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg2_syn_103.a[1] (rising edge triggered by clock jtck)
 Clock group:             jtck                                                            
 Process:                 Slow                                                            
 Data Path Delay:         3.489ns  (logic 1.190ns, net 2.299ns, 34% logic)                
 Logic Levels:            3 ( LUT3=2 LUT5=1 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 config_inst_syn_11.clki (config_inst_syn_9)                 net                     0.000       0.000                    
 config_inst_syn_11.clko                                     cell (GCLK)             0.000       0.000                    
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2_reg_syn_5.clk (config_inst_syn_10) net                     3.391       3.391                    
 launch clock edge                                                                   0.000       3.391
---------------------------------------------------------------------------------------------------------
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2_reg_syn_5.q[0] clk2q                   0.146 r     3.537
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2_reg_syn_5.c[1] (cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r) net  (fanout = 2)       0.476 r     4.013      E:/software/Anlogic/TD_5.6.5_Release_119.222/cw\tap.v(54)
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2_reg_syn_5.f[1] cell (LUT3)             0.251 r     4.264
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2_reg_syn_5.c[0] (cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/sshift_r2_b[16]_syn_2) net  (fanout = 19)      0.499 r     4.763                    
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2_reg_syn_5.f[0] cell (LUT3)             0.251 r     5.014
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg2_syn_103.a[1] (cw_top/wrapper_cwc_top/cfg_int_inst/shift_1) net  (fanout = 19)      1.324 r     6.338      E:/software/Anlogic/TD_5.6.5_Release_119.222/cw\cwc_cfg_int.v(52)
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg2_syn_103   path2reg1 (LUT5)        0.542       6.880
 Arrival time                                                                        6.880                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 config_inst_syn_11.clki (config_inst_syn_9)                 net                     0.000       0.000                    
 config_inst_syn_11.clko                                     cell (GCLK)             0.000       0.000                    
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg2_syn_103.clk (config_inst_syn_10) net                     3.045       3.045                    
 capture clock edge                                                                100.000     103.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116     102.929
 clock uncertainty                                                                  -0.000     102.929
 clock recovergence pessimism                                                        0.282     103.211
 Required time                                                                     103.211            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              96.331ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     96.380 ns                                                       
 Start Point:             cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2_reg_syn_5.clk (rising edge triggered by clock jtck)
 End Point:               cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg2_syn_103.a[1] (rising edge triggered by clock jtck)
 Clock group:             jtck                                                            
 Process:                 Slow                                                            
 Data Path Delay:         3.440ns  (logic 1.144ns, net 2.296ns, 33% logic)                
 Logic Levels:            3 ( LUT3=2 LUT5=1 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 config_inst_syn_11.clki (config_inst_syn_9)                 net                     0.000       0.000                    
 config_inst_syn_11.clko                                     cell (GCLK)             0.000       0.000                    
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2_reg_syn_5.clk (config_inst_syn_10) net                     3.391       3.391                    
 launch clock edge                                                                   0.000       3.391
---------------------------------------------------------------------------------------------------------
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2_reg_syn_5.q[1] clk2q                   0.146 r     3.537
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2_reg_syn_5.d[1] (cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2) net  (fanout = 1)       0.473 r     4.010      E:/software/Anlogic/TD_5.6.5_Release_119.222/cw\tap.v(55)
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2_reg_syn_5.f[1] cell (LUT3)             0.205 r     4.215
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2_reg_syn_5.c[0] (cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/sshift_r2_b[16]_syn_2) net  (fanout = 19)      0.499 r     4.714                    
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2_reg_syn_5.f[0] cell (LUT3)             0.251 r     4.965
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg2_syn_103.a[1] (cw_top/wrapper_cwc_top/cfg_int_inst/shift_1) net  (fanout = 19)      1.324 r     6.289      E:/software/Anlogic/TD_5.6.5_Release_119.222/cw\cwc_cfg_int.v(52)
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg2_syn_103   path2reg1 (LUT5)        0.542       6.831
 Arrival time                                                                        6.831                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 config_inst_syn_11.clki (config_inst_syn_9)                 net                     0.000       0.000                    
 config_inst_syn_11.clko                                     cell (GCLK)             0.000       0.000                    
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg2_syn_103.clk (config_inst_syn_10) net                     3.045       3.045                    
 capture clock edge                                                                100.000     103.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116     102.929
 clock uncertainty                                                                  -0.000     102.929
 clock recovergence pessimism                                                        0.282     103.211
 Required time                                                                     103.211            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              96.380ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     97.391 ns                                                       
 Start Point:             cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2_reg_syn_5.clk (rising edge triggered by clock jtck)
 End Point:               cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg2_syn_103.b[1] (rising edge triggered by clock jtck)
 Clock group:             jtck                                                            
 Process:                 Slow                                                            
 Data Path Delay:         2.429ns  (logic 0.946ns, net 1.483ns, 38% logic)                
 Logic Levels:            2 ( LUT5=1 LUT3=1 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 config_inst_syn_11.clki (config_inst_syn_9)                 net                     0.000       0.000                    
 config_inst_syn_11.clko                                     cell (GCLK)             0.000       0.000                    
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2_reg_syn_5.clk (config_inst_syn_10) net                     3.391       3.391                    
 launch clock edge                                                                   0.000       3.391
---------------------------------------------------------------------------------------------------------
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2_reg_syn_5.q[0] clk2q                   0.146 r     3.537
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2_reg_syn_5.c[1] (cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r) net  (fanout = 2)       0.476 r     4.013      E:/software/Anlogic/TD_5.6.5_Release_119.222/cw\tap.v(54)
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2_reg_syn_5.f[1] cell (LUT3)             0.251 r     4.264
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg2_syn_103.b[1] (cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/sshift_r2_b[16]_syn_2) net  (fanout = 19)      1.007 r     5.271      E:/software/Anlogic/TD_5.6.5_Release_119.222/cw\register.v(52)
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg2_syn_103   path2reg1 (LUT5)        0.549       5.820
 Arrival time                                                                        5.820                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 config_inst_syn_11.clki (config_inst_syn_9)                 net                     0.000       0.000                    
 config_inst_syn_11.clko                                     cell (GCLK)             0.000       0.000                    
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg2_syn_103.clk (config_inst_syn_10) net                     3.045       3.045                    
 capture clock edge                                                                100.000     103.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116     102.929
 clock uncertainty                                                                  -0.000     102.929
 clock recovergence pessimism                                                        0.282     103.211
 Required time                                                                     103.211            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              97.391ns          

---------------------------------------------------------------------------------------------------------

Paths for end point cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg2_syn_103 (6 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     96.331 ns                                                       
 Start Point:             cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2_reg_syn_5.clk (rising edge triggered by clock jtck)
 End Point:               cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg2_syn_103.a[0] (rising edge triggered by clock jtck)
 Clock group:             jtck                                                            
 Process:                 Slow                                                            
 Data Path Delay:         3.489ns  (logic 1.190ns, net 2.299ns, 34% logic)                
 Logic Levels:            3 ( LUT3=2 LUT5=1 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 config_inst_syn_11.clki (config_inst_syn_9)                 net                     0.000       0.000                    
 config_inst_syn_11.clko                                     cell (GCLK)             0.000       0.000                    
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2_reg_syn_5.clk (config_inst_syn_10) net                     3.391       3.391                    
 launch clock edge                                                                   0.000       3.391
---------------------------------------------------------------------------------------------------------
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2_reg_syn_5.q[0] clk2q                   0.146 r     3.537
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2_reg_syn_5.c[1] (cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r) net  (fanout = 2)       0.476 r     4.013      E:/software/Anlogic/TD_5.6.5_Release_119.222/cw\tap.v(54)
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2_reg_syn_5.f[1] cell (LUT3)             0.251 r     4.264
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2_reg_syn_5.c[0] (cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/sshift_r2_b[16]_syn_2) net  (fanout = 19)      0.499 r     4.763                    
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2_reg_syn_5.f[0] cell (LUT3)             0.251 r     5.014
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg2_syn_103.a[0] (cw_top/wrapper_cwc_top/cfg_int_inst/shift_1) net  (fanout = 19)      1.324 r     6.338      E:/software/Anlogic/TD_5.6.5_Release_119.222/cw\cwc_cfg_int.v(52)
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg2_syn_103   path2reg0 (LUT5)        0.542       6.880
 Arrival time                                                                        6.880                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 config_inst_syn_11.clki (config_inst_syn_9)                 net                     0.000       0.000                    
 config_inst_syn_11.clko                                     cell (GCLK)             0.000       0.000                    
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg2_syn_103.clk (config_inst_syn_10) net                     3.045       3.045                    
 capture clock edge                                                                100.000     103.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116     102.929
 clock uncertainty                                                                  -0.000     102.929
 clock recovergence pessimism                                                        0.282     103.211
 Required time                                                                     103.211            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              96.331ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     96.380 ns                                                       
 Start Point:             cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2_reg_syn_5.clk (rising edge triggered by clock jtck)
 End Point:               cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg2_syn_103.a[0] (rising edge triggered by clock jtck)
 Clock group:             jtck                                                            
 Process:                 Slow                                                            
 Data Path Delay:         3.440ns  (logic 1.144ns, net 2.296ns, 33% logic)                
 Logic Levels:            3 ( LUT3=2 LUT5=1 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 config_inst_syn_11.clki (config_inst_syn_9)                 net                     0.000       0.000                    
 config_inst_syn_11.clko                                     cell (GCLK)             0.000       0.000                    
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2_reg_syn_5.clk (config_inst_syn_10) net                     3.391       3.391                    
 launch clock edge                                                                   0.000       3.391
---------------------------------------------------------------------------------------------------------
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2_reg_syn_5.q[1] clk2q                   0.146 r     3.537
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2_reg_syn_5.d[1] (cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2) net  (fanout = 1)       0.473 r     4.010      E:/software/Anlogic/TD_5.6.5_Release_119.222/cw\tap.v(55)
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2_reg_syn_5.f[1] cell (LUT3)             0.205 r     4.215
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2_reg_syn_5.c[0] (cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/sshift_r2_b[16]_syn_2) net  (fanout = 19)      0.499 r     4.714                    
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2_reg_syn_5.f[0] cell (LUT3)             0.251 r     4.965
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg2_syn_103.a[0] (cw_top/wrapper_cwc_top/cfg_int_inst/shift_1) net  (fanout = 19)      1.324 r     6.289      E:/software/Anlogic/TD_5.6.5_Release_119.222/cw\cwc_cfg_int.v(52)
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg2_syn_103   path2reg0 (LUT5)        0.542       6.831
 Arrival time                                                                        6.831                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 config_inst_syn_11.clki (config_inst_syn_9)                 net                     0.000       0.000                    
 config_inst_syn_11.clko                                     cell (GCLK)             0.000       0.000                    
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg2_syn_103.clk (config_inst_syn_10) net                     3.045       3.045                    
 capture clock edge                                                                100.000     103.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116     102.929
 clock uncertainty                                                                  -0.000     102.929
 clock recovergence pessimism                                                        0.282     103.211
 Required time                                                                     103.211            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              96.380ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     97.391 ns                                                       
 Start Point:             cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2_reg_syn_5.clk (rising edge triggered by clock jtck)
 End Point:               cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg2_syn_103.b[0] (rising edge triggered by clock jtck)
 Clock group:             jtck                                                            
 Process:                 Slow                                                            
 Data Path Delay:         2.429ns  (logic 0.946ns, net 1.483ns, 38% logic)                
 Logic Levels:            2 ( LUT5=1 LUT3=1 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 config_inst_syn_11.clki (config_inst_syn_9)                 net                     0.000       0.000                    
 config_inst_syn_11.clko                                     cell (GCLK)             0.000       0.000                    
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2_reg_syn_5.clk (config_inst_syn_10) net                     3.391       3.391                    
 launch clock edge                                                                   0.000       3.391
---------------------------------------------------------------------------------------------------------
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2_reg_syn_5.q[0] clk2q                   0.146 r     3.537
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2_reg_syn_5.c[1] (cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r) net  (fanout = 2)       0.476 r     4.013      E:/software/Anlogic/TD_5.6.5_Release_119.222/cw\tap.v(54)
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2_reg_syn_5.f[1] cell (LUT3)             0.251 r     4.264
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg2_syn_103.b[0] (cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/sshift_r2_b[16]_syn_2) net  (fanout = 19)      1.007 r     5.271      E:/software/Anlogic/TD_5.6.5_Release_119.222/cw\register.v(52)
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg2_syn_103   path2reg0 (LUT5)        0.549       5.820
 Arrival time                                                                        5.820                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 config_inst_syn_11.clki (config_inst_syn_9)                 net                     0.000       0.000                    
 config_inst_syn_11.clko                                     cell (GCLK)             0.000       0.000                    
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg2_syn_103.clk (config_inst_syn_10) net                     3.045       3.045                    
 capture clock edge                                                                100.000     103.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116     102.929
 clock uncertainty                                                                  -0.000     102.929
 clock recovergence pessimism                                                        0.282     103.211
 Required time                                                                     103.211            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              97.391ns          

---------------------------------------------------------------------------------------------------------

Paths for end point cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg2_syn_117 (6 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     96.458 ns                                                       
 Start Point:             cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2_reg_syn_5.clk (rising edge triggered by clock jtck)
 End Point:               cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg2_syn_117.a[1] (rising edge triggered by clock jtck)
 Clock group:             jtck                                                            
 Process:                 Slow                                                            
 Data Path Delay:         3.362ns  (logic 1.190ns, net 2.172ns, 35% logic)                
 Logic Levels:            3 ( LUT3=2 LUT5=1 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 config_inst_syn_11.clki (config_inst_syn_9)                 net                     0.000       0.000                    
 config_inst_syn_11.clko                                     cell (GCLK)             0.000       0.000                    
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2_reg_syn_5.clk (config_inst_syn_10) net                     3.391       3.391                    
 launch clock edge                                                                   0.000       3.391
---------------------------------------------------------------------------------------------------------
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2_reg_syn_5.q[0] clk2q                   0.146 r     3.537
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2_reg_syn_5.c[1] (cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r) net  (fanout = 2)       0.476 r     4.013      E:/software/Anlogic/TD_5.6.5_Release_119.222/cw\tap.v(54)
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2_reg_syn_5.f[1] cell (LUT3)             0.251 r     4.264
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2_reg_syn_5.c[0] (cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/sshift_r2_b[16]_syn_2) net  (fanout = 19)      0.499 r     4.763                    
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2_reg_syn_5.f[0] cell (LUT3)             0.251 r     5.014
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg2_syn_117.a[1] (cw_top/wrapper_cwc_top/cfg_int_inst/shift_1) net  (fanout = 19)      1.197 r     6.211      E:/software/Anlogic/TD_5.6.5_Release_119.222/cw\cwc_cfg_int.v(52)
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg2_syn_117   path2reg1 (LUT5)        0.542       6.753
 Arrival time                                                                        6.753                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 config_inst_syn_11.clki (config_inst_syn_9)                 net                     0.000       0.000                    
 config_inst_syn_11.clko                                     cell (GCLK)             0.000       0.000                    
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg2_syn_117.clk (config_inst_syn_10) net                     3.045       3.045                    
 capture clock edge                                                                100.000     103.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116     102.929
 clock uncertainty                                                                  -0.000     102.929
 clock recovergence pessimism                                                        0.282     103.211
 Required time                                                                     103.211            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              96.458ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     96.507 ns                                                       
 Start Point:             cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2_reg_syn_5.clk (rising edge triggered by clock jtck)
 End Point:               cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg2_syn_117.a[1] (rising edge triggered by clock jtck)
 Clock group:             jtck                                                            
 Process:                 Slow                                                            
 Data Path Delay:         3.313ns  (logic 1.144ns, net 2.169ns, 34% logic)                
 Logic Levels:            3 ( LUT3=2 LUT5=1 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 config_inst_syn_11.clki (config_inst_syn_9)                 net                     0.000       0.000                    
 config_inst_syn_11.clko                                     cell (GCLK)             0.000       0.000                    
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2_reg_syn_5.clk (config_inst_syn_10) net                     3.391       3.391                    
 launch clock edge                                                                   0.000       3.391
---------------------------------------------------------------------------------------------------------
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2_reg_syn_5.q[1] clk2q                   0.146 r     3.537
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2_reg_syn_5.d[1] (cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2) net  (fanout = 1)       0.473 r     4.010      E:/software/Anlogic/TD_5.6.5_Release_119.222/cw\tap.v(55)
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2_reg_syn_5.f[1] cell (LUT3)             0.205 r     4.215
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2_reg_syn_5.c[0] (cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/sshift_r2_b[16]_syn_2) net  (fanout = 19)      0.499 r     4.714                    
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2_reg_syn_5.f[0] cell (LUT3)             0.251 r     4.965
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg2_syn_117.a[1] (cw_top/wrapper_cwc_top/cfg_int_inst/shift_1) net  (fanout = 19)      1.197 r     6.162      E:/software/Anlogic/TD_5.6.5_Release_119.222/cw\cwc_cfg_int.v(52)
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg2_syn_117   path2reg1 (LUT5)        0.542       6.704
 Arrival time                                                                        6.704                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 config_inst_syn_11.clki (config_inst_syn_9)                 net                     0.000       0.000                    
 config_inst_syn_11.clko                                     cell (GCLK)             0.000       0.000                    
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg2_syn_117.clk (config_inst_syn_10) net                     3.045       3.045                    
 capture clock edge                                                                100.000     103.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116     102.929
 clock uncertainty                                                                  -0.000     102.929
 clock recovergence pessimism                                                        0.282     103.211
 Required time                                                                     103.211            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              96.507ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     97.239 ns                                                       
 Start Point:             cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2_reg_syn_5.clk (rising edge triggered by clock jtck)
 End Point:               cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg2_syn_117.b[1] (rising edge triggered by clock jtck)
 Clock group:             jtck                                                            
 Process:                 Slow                                                            
 Data Path Delay:         2.581ns  (logic 0.946ns, net 1.635ns, 36% logic)                
 Logic Levels:            2 ( LUT5=1 LUT3=1 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 config_inst_syn_11.clki (config_inst_syn_9)                 net                     0.000       0.000                    
 config_inst_syn_11.clko                                     cell (GCLK)             0.000       0.000                    
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2_reg_syn_5.clk (config_inst_syn_10) net                     3.391       3.391                    
 launch clock edge                                                                   0.000       3.391
---------------------------------------------------------------------------------------------------------
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2_reg_syn_5.q[0] clk2q                   0.146 r     3.537
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2_reg_syn_5.c[1] (cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r) net  (fanout = 2)       0.476 r     4.013      E:/software/Anlogic/TD_5.6.5_Release_119.222/cw\tap.v(54)
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2_reg_syn_5.f[1] cell (LUT3)             0.251 r     4.264
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg2_syn_117.b[1] (cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/sshift_r2_b[16]_syn_2) net  (fanout = 19)      1.159 r     5.423      E:/software/Anlogic/TD_5.6.5_Release_119.222/cw\register.v(52)
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg2_syn_117   path2reg1 (LUT5)        0.549       5.972
 Arrival time                                                                        5.972                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 config_inst_syn_11.clki (config_inst_syn_9)                 net                     0.000       0.000                    
 config_inst_syn_11.clko                                     cell (GCLK)             0.000       0.000                    
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg2_syn_117.clk (config_inst_syn_10) net                     3.045       3.045                    
 capture clock edge                                                                100.000     103.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116     102.929
 clock uncertainty                                                                  -0.000     102.929
 clock recovergence pessimism                                                        0.282     103.211
 Required time                                                                     103.211            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              97.239ns          

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_1095 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.160 ns                                                        
 Start Point:             cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_1092.clk (rising edge triggered by clock jtck)
 End Point:               cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_1095.mi[0] (rising edge triggered by clock jtck)
 Clock group:             jtck                                                            
 Process:                 Fast                                                            
 Data Path Delay:         0.429ns  (logic 0.204ns, net 0.225ns, 47% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 config_inst_syn_11.clki (config_inst_syn_9)                 net                     0.000       0.000                    
 config_inst_syn_11.clko                                     cell (GCLK)             0.000       0.000                    
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_1092.clk (config_inst_syn_10) net                     2.732       2.732                    
 launch clock edge                                                                   0.000       2.732
---------------------------------------------------------------------------------------------------------
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_1092.q[1] clk2q                   0.109 r     2.841
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_1095.mi[0] (cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/cshift_r[217]) net  (fanout = 2)       0.225 r     3.066      E:/software/Anlogic/TD_5.6.5_Release_119.222/cw\register.v(51)
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_1095  path2reg0               0.095       3.161
 Arrival time                                                                        3.161                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 config_inst_syn_11.clki (config_inst_syn_9)                 net                     0.000       0.000                    
 config_inst_syn_11.clko                                     cell (GCLK)             0.000       0.000                    
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_1095.clk (config_inst_syn_10) net                     3.001       3.001                    
 capture clock edge                                                                  0.000       3.001
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       3.062
 clock uncertainty                                                                   0.100       3.162
 clock recovergence pessimism                                                       -0.161       3.001
 Required time                                                                       3.001            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.160ns          

---------------------------------------------------------------------------------------------------------

Paths for end point cw_top/wrapper_cwc_top/trigger_inst/emb_ctrl_inst/sub0_syn_98 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.214 ns                                                        
 Start Point:             cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_1288.clk (rising edge triggered by clock jtck)
 End Point:               cw_top/wrapper_cwc_top/trigger_inst/emb_ctrl_inst/sub0_syn_98.mi[0] (rising edge triggered by clock jtck)
 Clock group:             jtck                                                            
 Process:                 Fast                                                            
 Data Path Delay:         0.420ns  (logic 0.204ns, net 0.216ns, 48% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 config_inst_syn_11.clki (config_inst_syn_9)                 net                     0.000       0.000                    
 config_inst_syn_11.clko                                     cell (GCLK)             0.000       0.000                    
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_1288.clk (config_inst_syn_10) net                     2.732       2.732                    
 launch clock edge                                                                   0.000       2.732
---------------------------------------------------------------------------------------------------------
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_1288.q[1] clk2q                   0.109 r     2.841
 cw_top/wrapper_cwc_top/trigger_inst/emb_ctrl_inst/sub0_syn_98.mi[0] (cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/cshift_r[128]) net  (fanout = 2)       0.216 r     3.057      E:/software/Anlogic/TD_5.6.5_Release_119.222/cw\register.v(51)
 cw_top/wrapper_cwc_top/trigger_inst/emb_ctrl_inst/sub0_syn_98 path2reg0               0.095       3.152
 Arrival time                                                                        3.152                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 config_inst_syn_11.clki (config_inst_syn_9)                 net                     0.000       0.000                    
 config_inst_syn_11.clko                                     cell (GCLK)             0.000       0.000                    
 cw_top/wrapper_cwc_top/trigger_inst/emb_ctrl_inst/sub0_syn_98.clk (config_inst_syn_10) net                     3.001       3.001                    
 capture clock edge                                                                  0.000       3.001
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       3.062
 clock uncertainty                                                                   0.100       3.162
 clock recovergence pessimism                                                       -0.224       2.938
 Required time                                                                       2.938            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.214ns          

---------------------------------------------------------------------------------------------------------

Paths for end point cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[7]$bus_nodes/lt0_syn_22 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.214 ns                                                        
 Start Point:             cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_1039.clk (rising edge triggered by clock jtck)
 End Point:               cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[7]$bus_nodes/lt0_syn_22.mi[0] (rising edge triggered by clock jtck)
 Clock group:             jtck                                                            
 Process:                 Fast                                                            
 Data Path Delay:         0.420ns  (logic 0.204ns, net 0.216ns, 48% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 config_inst_syn_11.clki (config_inst_syn_9)                 net                     0.000       0.000                    
 config_inst_syn_11.clko                                     cell (GCLK)             0.000       0.000                    
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_1039.clk (config_inst_syn_10) net                     2.732       2.732                    
 launch clock edge                                                                   0.000       2.732
---------------------------------------------------------------------------------------------------------
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_1039.q[0] clk2q                   0.109 r     2.841
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[7]$bus_nodes/lt0_syn_22.mi[0] (cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/cshift_r[229]) net  (fanout = 2)       0.216 r     3.057      E:/software/Anlogic/TD_5.6.5_Release_119.222/cw\register.v(51)
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[7]$bus_nodes/lt0_syn_22 path2reg0               0.095       3.152
 Arrival time                                                                        3.152                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 config_inst_syn_11.clki (config_inst_syn_9)                 net                     0.000       0.000                    
 config_inst_syn_11.clko                                     cell (GCLK)             0.000       0.000                    
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[7]$bus_nodes/lt0_syn_22.clk (config_inst_syn_10) net                     3.001       3.001                    
 capture clock edge                                                                  0.000       3.001
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       3.062
 clock uncertainty                                                                   0.100       3.162
 clock recovergence pessimism                                                       -0.224       2.938
 Required time                                                                       2.938            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.214ns          

---------------------------------------------------------------------------------------------------------

Recovery checks:
---------------------------------------------------------------------------------------------------------
Paths for end point cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg1_syn_1277 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check):  97.633 ns                                                       
 Start Point:             cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/rst_reg_syn_56.clk (rising edge triggered by clock jtck)
 End Point:               cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg1_syn_1277.sr (rising edge triggered by clock jtck)
 Clock group:             jtck                                                            
 Process:                 Slow                                                            
 Data Path Delay:         1.931ns  (logic 0.232ns, net 1.699ns, 12% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 config_inst_syn_11.clki (config_inst_syn_9)                 net                     0.000       0.000                    
 config_inst_syn_11.clko                                     cell (GCLK)             0.000       0.000                    
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/rst_reg_syn_56.clk (config_inst_syn_10) net                     3.391       3.391                    
 launch clock edge                                                                   0.000       3.391
---------------------------------------------------------------------------------------------------------
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/rst_reg_syn_56.q[0] clk2q                   0.146 r     3.537
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg1_syn_1277.sr (cw_top/wrapper_cwc_top/cfg_int_inst/rst_dup_8) net  (fanout = 22)      1.699 r     5.236      E:/software/Anlogic/TD_5.6.5_Release_119.222/cw\cwc_cfg_int.v(49)
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg1_syn_1277  path2reg                0.086       5.322
 Arrival time                                                                        5.322                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 config_inst_syn_11.clki (config_inst_syn_9)                 net                     0.000       0.000                    
 config_inst_syn_11.clko                                     cell (GCLK)             0.000       0.000                    
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg1_syn_1277.clk (config_inst_syn_10) net                     3.045       3.045                    
 capture clock edge                                                                100.000     103.045
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                      -0.300     102.745
 clock uncertainty                                                                  -0.000     102.745
 clock recovergence pessimism                                                        0.210     102.955
 Required time                                                                     102.955            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              97.633ns          

---------------------------------------------------------------------------------------------------------

Paths for end point cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg1_syn_1265 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check):  97.633 ns                                                       
 Start Point:             cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/rst_reg_syn_56.clk (rising edge triggered by clock jtck)
 End Point:               cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg1_syn_1265.sr (rising edge triggered by clock jtck)
 Clock group:             jtck                                                            
 Process:                 Slow                                                            
 Data Path Delay:         1.931ns  (logic 0.232ns, net 1.699ns, 12% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 config_inst_syn_11.clki (config_inst_syn_9)                 net                     0.000       0.000                    
 config_inst_syn_11.clko                                     cell (GCLK)             0.000       0.000                    
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/rst_reg_syn_56.clk (config_inst_syn_10) net                     3.391       3.391                    
 launch clock edge                                                                   0.000       3.391
---------------------------------------------------------------------------------------------------------
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/rst_reg_syn_56.q[0] clk2q                   0.146 r     3.537
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg1_syn_1265.sr (cw_top/wrapper_cwc_top/cfg_int_inst/rst_dup_8) net  (fanout = 22)      1.699 r     5.236      E:/software/Anlogic/TD_5.6.5_Release_119.222/cw\cwc_cfg_int.v(49)
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg1_syn_1265  path2reg                0.086       5.322
 Arrival time                                                                        5.322                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 config_inst_syn_11.clki (config_inst_syn_9)                 net                     0.000       0.000                    
 config_inst_syn_11.clko                                     cell (GCLK)             0.000       0.000                    
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg1_syn_1265.clk (config_inst_syn_10) net                     3.045       3.045                    
 capture clock edge                                                                100.000     103.045
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                      -0.300     102.745
 clock uncertainty                                                                  -0.000     102.745
 clock recovergence pessimism                                                        0.210     102.955
 Required time                                                                     102.955            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              97.633ns          

---------------------------------------------------------------------------------------------------------

Paths for end point cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg1_syn_1274 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check):  97.732 ns                                                       
 Start Point:             cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/rst_reg_syn_56.clk (rising edge triggered by clock jtck)
 End Point:               cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg1_syn_1274.sr (rising edge triggered by clock jtck)
 Clock group:             jtck                                                            
 Process:                 Slow                                                            
 Data Path Delay:         1.832ns  (logic 0.232ns, net 1.600ns, 12% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 config_inst_syn_11.clki (config_inst_syn_9)                 net                     0.000       0.000                    
 config_inst_syn_11.clko                                     cell (GCLK)             0.000       0.000                    
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/rst_reg_syn_56.clk (config_inst_syn_10) net                     3.391       3.391                    
 launch clock edge                                                                   0.000       3.391
---------------------------------------------------------------------------------------------------------
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/rst_reg_syn_56.q[0] clk2q                   0.146 r     3.537
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg1_syn_1274.sr (cw_top/wrapper_cwc_top/cfg_int_inst/rst_dup_8) net  (fanout = 22)      1.600 r     5.137      E:/software/Anlogic/TD_5.6.5_Release_119.222/cw\cwc_cfg_int.v(49)
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg1_syn_1274  path2reg                0.086       5.223
 Arrival time                                                                        5.223                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 config_inst_syn_11.clki (config_inst_syn_9)                 net                     0.000       0.000                    
 config_inst_syn_11.clko                                     cell (GCLK)             0.000       0.000                    
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg1_syn_1274.clk (config_inst_syn_10) net                     3.045       3.045                    
 capture clock edge                                                                100.000     103.045
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                      -0.300     102.745
 clock uncertainty                                                                  -0.000     102.745
 clock recovergence pessimism                                                        0.210     102.955
 Required time                                                                     102.955            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              97.732ns          

---------------------------------------------------------------------------------------------------------

Removal checks:
---------------------------------------------------------------------------------------------------------
Paths for end point cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_1254 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   0.011 ns                                                        
 Start Point:             cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/rst_reg_syn_47.clk (rising edge triggered by clock jtck)
 End Point:               cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_1254.sr (rising edge triggered by clock jtck)
 Clock group:             jtck                                                            
 Process:                 Fast                                                            
 Data Path Delay:         0.393ns  (logic 0.161ns, net 0.232ns, 40% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 config_inst_syn_11.clki (config_inst_syn_9)                 net                     0.000       0.000                    
 config_inst_syn_11.clko                                     cell (GCLK)             0.000       0.000                    
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/rst_reg_syn_47.clk (config_inst_syn_10) net                     2.732       2.732                    
 launch clock edge                                                                   0.000       2.732
---------------------------------------------------------------------------------------------------------
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/rst_reg_syn_47.q[0] clk2q                   0.109 r     2.841
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_1254.sr (cw_top/wrapper_cwc_top/cfg_int_inst/rst_dup_11) net  (fanout = 25)      0.232 r     3.073      E:/software/Anlogic/TD_5.6.5_Release_119.222/cw\cwc_cfg_int.v(49)
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_1254  path2reg                0.052       3.125
 Arrival time                                                                        3.125                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 config_inst_syn_11.clki (config_inst_syn_9)                 net                     0.000       0.000                    
 config_inst_syn_11.clko                                     cell (GCLK)             0.000       0.000                    
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_1254.clk (config_inst_syn_10) net                     3.001       3.001                    
 capture clock edge                                                                  0.000       3.001
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.253       3.254
 clock uncertainty                                                                   0.100       3.354
 clock recovergence pessimism                                                       -0.240       3.114
 Required time                                                                       3.114            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.011ns          

---------------------------------------------------------------------------------------------------------

Paths for end point cw_top/wrapper_cwc_top/trigger_inst/emb_ctrl_inst/sub0_syn_98 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   0.027 ns                                                        
 Start Point:             cw_top/wrapper_cwc_top/trigger_inst/emb_ctrl_inst/lt0_syn_74.clk (rising edge triggered by clock jtck)
 End Point:               cw_top/wrapper_cwc_top/trigger_inst/emb_ctrl_inst/sub0_syn_98.sr (rising edge triggered by clock jtck)
 Clock group:             jtck                                                            
 Process:                 Fast                                                            
 Data Path Delay:         0.409ns  (logic 0.161ns, net 0.248ns, 39% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 config_inst_syn_11.clki (config_inst_syn_9)                 net                     0.000       0.000                    
 config_inst_syn_11.clko                                     cell (GCLK)             0.000       0.000                    
 cw_top/wrapper_cwc_top/trigger_inst/emb_ctrl_inst/lt0_syn_74.clk (config_inst_syn_10) net                     2.732       2.732                    
 launch clock edge                                                                   0.000       2.732
---------------------------------------------------------------------------------------------------------
 cw_top/wrapper_cwc_top/trigger_inst/emb_ctrl_inst/lt0_syn_74.q[0] clk2q                   0.109 r     2.841
 cw_top/wrapper_cwc_top/trigger_inst/emb_ctrl_inst/sub0_syn_98.sr (cw_top/wrapper_cwc_top/cfg_int_inst/rst_dup_16) net  (fanout = 23)      0.248 r     3.089      E:/software/Anlogic/TD_5.6.5_Release_119.222/cw\cwc_cfg_int.v(49)
 cw_top/wrapper_cwc_top/trigger_inst/emb_ctrl_inst/sub0_syn_98 path2reg                0.052       3.141
 Arrival time                                                                        3.141                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 config_inst_syn_11.clki (config_inst_syn_9)                 net                     0.000       0.000                    
 config_inst_syn_11.clko                                     cell (GCLK)             0.000       0.000                    
 cw_top/wrapper_cwc_top/trigger_inst/emb_ctrl_inst/sub0_syn_98.clk (config_inst_syn_10) net                     3.001       3.001                    
 capture clock edge                                                                  0.000       3.001
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.253       3.254
 clock uncertainty                                                                   0.100       3.354
 clock recovergence pessimism                                                       -0.240       3.114
 Required time                                                                       3.114            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.027ns          

---------------------------------------------------------------------------------------------------------

Paths for end point cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_1198 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   0.107 ns                                                        
 Start Point:             cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/rst_reg_syn_56.clk (rising edge triggered by clock jtck)
 End Point:               cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_1198.sr (rising edge triggered by clock jtck)
 Clock group:             jtck                                                            
 Process:                 Fast                                                            
 Data Path Delay:         0.568ns  (logic 0.161ns, net 0.407ns, 28% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 config_inst_syn_11.clki (config_inst_syn_9)                 net                     0.000       0.000                    
 config_inst_syn_11.clko                                     cell (GCLK)             0.000       0.000                    
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/rst_reg_syn_56.clk (config_inst_syn_10) net                     2.732       2.732                    
 launch clock edge                                                                   0.000       2.732
---------------------------------------------------------------------------------------------------------
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/rst_reg_syn_56.q[0] clk2q                   0.109 r     2.841
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_1198.sr (cw_top/wrapper_cwc_top/cfg_int_inst/rst_dup_8) net  (fanout = 22)      0.407 r     3.248      E:/software/Anlogic/TD_5.6.5_Release_119.222/cw\cwc_cfg_int.v(49)
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_1198  path2reg                0.052       3.300
 Arrival time                                                                        3.300                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 config_inst_syn_11.clki (config_inst_syn_9)                 net                     0.000       0.000                    
 config_inst_syn_11.clko                                     cell (GCLK)             0.000       0.000                    
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_1198.clk (config_inst_syn_10) net                     3.001       3.001                    
 capture clock edge                                                                  0.000       3.001
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.253       3.254
 clock uncertainty                                                                   0.100       3.354
 clock recovergence pessimism                                                       -0.161       3.193
 Required time                                                                       3.193            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.107ns          

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        Input delay                                                     
Set input delay: 4ns max, and 0ns min. 

26 endpoints analyzed totally, and 26 paths analyzed
3 errors detected : 0 setup errors (TNS = 0.000), 3 hold errors (TNS = -24.691)
---------------------------------------------------------------------------------------------------------

Fastest path checks:
---------------------------------------------------------------------------------------------------------
Recovery checks:
---------------------------------------------------------------------------------------------------------
Paths for end point cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/rst_reg_syn_53 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check):  96.083 ns                                                       
 Start Point:             config_inst.jrstn (rising edge triggered by clock jtck)         
 End Point:               cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/rst_reg_syn_53.sr (rising edge triggered by clock jtck)
 Clock group:             jtck                                                            
 Process:                 Slow                                                            
 Input Delay:             4.000 ns                                                        
 Data Path Delay:         2.662ns  (logic 0.086ns, net 2.576ns, 3% logic)                 
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 launch clock edge                                                                   0.000       0.000
---------------------------------------------------------------------------------------------------------
 config_inst.jrstn                                           input                   4.000       4.000
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/rst_reg_syn_53.sr (config_inst_syn_2) net  (fanout = 13)      2.576 r     6.576                    
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/rst_reg_syn_53 path2reg                0.086       6.662
 Arrival time                                                                        6.662                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 config_inst_syn_11.clki (config_inst_syn_9)                 net                     0.000       0.000                    
 config_inst_syn_11.clko                                     cell (GCLK)             0.000       0.000                    
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/rst_reg_syn_53.clk (config_inst_syn_10) net                     3.045       3.045                    
 capture clock edge                                                                100.000     103.045
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                      -0.300     102.745
 clock uncertainty                                                                  -0.000     102.745
 clock recovergence pessimism                                                        0.000     102.745
 Required time                                                                     102.745            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              96.083ns          

---------------------------------------------------------------------------------------------------------

Paths for end point cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/rst_reg_syn_56 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check):  96.156 ns                                                       
 Start Point:             config_inst.jrstn (rising edge triggered by clock jtck)         
 End Point:               cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/rst_reg_syn_56.sr (rising edge triggered by clock jtck)
 Clock group:             jtck                                                            
 Process:                 Slow                                                            
 Input Delay:             4.000 ns                                                        
 Data Path Delay:         2.589ns  (logic 0.086ns, net 2.503ns, 3% logic)                 
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 launch clock edge                                                                   0.000       0.000
---------------------------------------------------------------------------------------------------------
 config_inst.jrstn                                           input                   4.000       4.000
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/rst_reg_syn_56.sr (config_inst_syn_2) net  (fanout = 13)      2.503 r     6.503                    
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/rst_reg_syn_56 path2reg                0.086       6.589
 Arrival time                                                                        6.589                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 config_inst_syn_11.clki (config_inst_syn_9)                 net                     0.000       0.000                    
 config_inst_syn_11.clko                                     cell (GCLK)             0.000       0.000                    
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/rst_reg_syn_56.clk (config_inst_syn_10) net                     3.045       3.045                    
 capture clock edge                                                                100.000     103.045
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                      -0.300     102.745
 clock uncertainty                                                                  -0.000     102.745
 clock recovergence pessimism                                                        0.000     102.745
 Required time                                                                     102.745            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              96.156ns          

---------------------------------------------------------------------------------------------------------

Paths for end point cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/rst_reg_syn_59 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check):  96.190 ns                                                       
 Start Point:             config_inst.jrstn (rising edge triggered by clock jtck)         
 End Point:               cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/rst_reg_syn_59.sr (rising edge triggered by clock jtck)
 Clock group:             jtck                                                            
 Process:                 Slow                                                            
 Input Delay:             4.000 ns                                                        
 Data Path Delay:         2.555ns  (logic 0.086ns, net 2.469ns, 3% logic)                 
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 launch clock edge                                                                   0.000       0.000
---------------------------------------------------------------------------------------------------------
 config_inst.jrstn                                           input                   4.000       4.000
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/rst_reg_syn_59.sr (config_inst_syn_2) net  (fanout = 13)      2.469 r     6.469                    
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/rst_reg_syn_59 path2reg                0.086       6.555
 Arrival time                                                                        6.555                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 config_inst_syn_11.clki (config_inst_syn_9)                 net                     0.000       0.000                    
 config_inst_syn_11.clko                                     cell (GCLK)             0.000       0.000                    
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/rst_reg_syn_59.clk (config_inst_syn_10) net                     3.045       3.045                    
 capture clock edge                                                                100.000     103.045
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                      -0.300     102.745
 clock uncertainty                                                                  -0.000     102.745
 clock recovergence pessimism                                                        0.000     102.745
 Required time                                                                     102.745            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              96.190ns          

---------------------------------------------------------------------------------------------------------

Removal checks:
---------------------------------------------------------------------------------------------------------
Paths for end point cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/rst_reg_syn_65 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):  -2.299 ns                                                        
 Start Point:             config_inst.jrstn (rising edge triggered by clock jtck)         
 End Point:               cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/rst_reg_syn_65.sr (rising edge triggered by clock jtck)
 Clock group:             jtck                                                            
 Process:                 Slow                                                            
 Input Delay:             0.000 ns                                                        
 Data Path Delay:         1.492ns  (logic 0.061ns, net 1.431ns, 4% logic)                 
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 launch clock edge                                                                   0.000       0.000
---------------------------------------------------------------------------------------------------------
 config_inst.jrstn                                           input                   0.000       0.000
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/rst_reg_syn_65.sr (config_inst_syn_2) net  (fanout = 13)      1.431 r     1.431                    
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/rst_reg_syn_65 path2reg                0.061       1.492
 Arrival time                                                                        1.492                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 config_inst_syn_11.clki (config_inst_syn_9)                 net                     0.000       0.000                    
 config_inst_syn_11.clko                                     cell (GCLK)             0.000       0.000                    
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/rst_reg_syn_65.clk (config_inst_syn_10) net                     3.391       3.391                    
 capture clock edge                                                                  0.000       3.391
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.300       3.691
 clock uncertainty                                                                   0.100       3.791
 clock recovergence pessimism                                                        0.000       3.791
 Required time                                                                       3.791            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -2.299ns          

---------------------------------------------------------------------------------------------------------

Paths for end point cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/rst_reg_syn_47 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):  -2.231 ns                                                        
 Start Point:             config_inst.jrstn (rising edge triggered by clock jtck)         
 End Point:               cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/rst_reg_syn_47.sr (rising edge triggered by clock jtck)
 Clock group:             jtck                                                            
 Process:                 Slow                                                            
 Input Delay:             0.000 ns                                                        
 Data Path Delay:         1.560ns  (logic 0.061ns, net 1.499ns, 3% logic)                 
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 launch clock edge                                                                   0.000       0.000
---------------------------------------------------------------------------------------------------------
 config_inst.jrstn                                           input                   0.000       0.000
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/rst_reg_syn_47.sr (config_inst_syn_2) net  (fanout = 13)      1.499 r     1.499                    
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/rst_reg_syn_47 path2reg                0.061       1.560
 Arrival time                                                                        1.560                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 config_inst_syn_11.clki (config_inst_syn_9)                 net                     0.000       0.000                    
 config_inst_syn_11.clko                                     cell (GCLK)             0.000       0.000                    
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/rst_reg_syn_47.clk (config_inst_syn_10) net                     3.391       3.391                    
 capture clock edge                                                                  0.000       3.391
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.300       3.691
 clock uncertainty                                                                   0.100       3.791
 clock recovergence pessimism                                                        0.000       3.791
 Required time                                                                       3.791            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -2.231ns          

---------------------------------------------------------------------------------------------------------

Paths for end point cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/rst_reg_syn_63 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):  -2.190 ns                                                        
 Start Point:             config_inst.jrstn (rising edge triggered by clock jtck)         
 End Point:               cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/rst_reg_syn_63.sr (rising edge triggered by clock jtck)
 Clock group:             jtck                                                            
 Process:                 Slow                                                            
 Input Delay:             0.000 ns                                                        
 Data Path Delay:         1.601ns  (logic 0.061ns, net 1.540ns, 3% logic)                 
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 launch clock edge                                                                   0.000       0.000
---------------------------------------------------------------------------------------------------------
 config_inst.jrstn                                           input                   0.000       0.000
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/rst_reg_syn_63.sr (config_inst_syn_2) net  (fanout = 13)      1.540 r     1.540                    
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/rst_reg_syn_63 path2reg                0.061       1.601
 Arrival time                                                                        1.601                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 config_inst_syn_11.clki (config_inst_syn_9)                 net                     0.000       0.000                    
 config_inst_syn_11.clko                                     cell (GCLK)             0.000       0.000                    
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/rst_reg_syn_63.clk (config_inst_syn_10) net                     3.391       3.391                    
 capture clock edge                                                                  0.000       3.391
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.300       3.691
 clock uncertainty                                                                   0.100       3.791
 clock recovergence pessimism                                                        0.000       3.791
 Required time                                                                       3.791            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -2.190ns          

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        Input delay                                                     
Set input delay: 4ns max, and 0ns min. 

38 endpoints analyzed totally, and 38 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Slowest input path delay 3.497ns
---------------------------------------------------------------------------------------------------------

Paths for end point cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg2_syn_103 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     45.432 ns                                                       
 Start Point:             config_inst.jscanen[1] (falling edge triggered by clock jtck)   
 End Point:               cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg2_syn_103.a[1] (rising edge triggered by clock jtck)
 Clock group:             jtck                                                            
 Process:                 Slow                                                            
 Input Delay:             4.000 ns                                                        
 Data Path Delay:         3.497ns  (logic 0.747ns, net 2.750ns, 21% logic)                
 Logic Levels:            2 ( LUT5=1 LUT3=1 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 launch clock edge                                                                  50.000      50.000
---------------------------------------------------------------------------------------------------------
 config_inst.jscanen[1]                                      input                   4.000      54.000
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2_reg_syn_5.d[0] (config_inst_syn_4) net  (fanout = 2)       1.426 r    55.426                    
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2_reg_syn_5.f[0] cell (LUT3)             0.205 r    55.631
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg2_syn_103.a[1] (cw_top/wrapper_cwc_top/cfg_int_inst/shift_1) net  (fanout = 19)      1.324 r    56.955      E:/software/Anlogic/TD_5.6.5_Release_119.222/cw\cwc_cfg_int.v(52)
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg2_syn_103   path2reg1 (LUT5)        0.542      57.497
 Arrival time                                                                       57.497                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 config_inst_syn_11.clki (config_inst_syn_9)                 net                     0.000       0.000                    
 config_inst_syn_11.clko                                     cell (GCLK)             0.000       0.000                    
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg2_syn_103.clk (config_inst_syn_10) net                     3.045       3.045                    
 capture clock edge                                                                100.000     103.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116     102.929
 clock uncertainty                                                                  -0.000     102.929
 clock recovergence pessimism                                                        0.000     102.929
 Required time                                                                     102.929            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              45.432ns          

---------------------------------------------------------------------------------------------------------

Paths for end point cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg2_syn_103 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     45.432 ns                                                       
 Start Point:             config_inst.jscanen[1] (falling edge triggered by clock jtck)   
 End Point:               cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg2_syn_103.a[0] (rising edge triggered by clock jtck)
 Clock group:             jtck                                                            
 Process:                 Slow                                                            
 Input Delay:             4.000 ns                                                        
 Data Path Delay:         3.497ns  (logic 0.747ns, net 2.750ns, 21% logic)                
 Logic Levels:            2 ( LUT5=1 LUT3=1 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 launch clock edge                                                                  50.000      50.000
---------------------------------------------------------------------------------------------------------
 config_inst.jscanen[1]                                      input                   4.000      54.000
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2_reg_syn_5.d[0] (config_inst_syn_4) net  (fanout = 2)       1.426 r    55.426                    
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2_reg_syn_5.f[0] cell (LUT3)             0.205 r    55.631
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg2_syn_103.a[0] (cw_top/wrapper_cwc_top/cfg_int_inst/shift_1) net  (fanout = 19)      1.324 r    56.955      E:/software/Anlogic/TD_5.6.5_Release_119.222/cw\cwc_cfg_int.v(52)
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg2_syn_103   path2reg0 (LUT5)        0.542      57.497
 Arrival time                                                                       57.497                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 config_inst_syn_11.clki (config_inst_syn_9)                 net                     0.000       0.000                    
 config_inst_syn_11.clko                                     cell (GCLK)             0.000       0.000                    
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg2_syn_103.clk (config_inst_syn_10) net                     3.045       3.045                    
 capture clock edge                                                                100.000     103.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116     102.929
 clock uncertainty                                                                  -0.000     102.929
 clock recovergence pessimism                                                        0.000     102.929
 Required time                                                                     102.929            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              45.432ns          

---------------------------------------------------------------------------------------------------------

Paths for end point cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg2_syn_117 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     45.559 ns                                                       
 Start Point:             config_inst.jscanen[1] (falling edge triggered by clock jtck)   
 End Point:               cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg2_syn_117.a[1] (rising edge triggered by clock jtck)
 Clock group:             jtck                                                            
 Process:                 Slow                                                            
 Input Delay:             4.000 ns                                                        
 Data Path Delay:         3.370ns  (logic 0.747ns, net 2.623ns, 22% logic)                
 Logic Levels:            2 ( LUT5=1 LUT3=1 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 launch clock edge                                                                  50.000      50.000
---------------------------------------------------------------------------------------------------------
 config_inst.jscanen[1]                                      input                   4.000      54.000
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2_reg_syn_5.d[0] (config_inst_syn_4) net  (fanout = 2)       1.426 r    55.426                    
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2_reg_syn_5.f[0] cell (LUT3)             0.205 r    55.631
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg2_syn_117.a[1] (cw_top/wrapper_cwc_top/cfg_int_inst/shift_1) net  (fanout = 19)      1.197 r    56.828      E:/software/Anlogic/TD_5.6.5_Release_119.222/cw\cwc_cfg_int.v(52)
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg2_syn_117   path2reg1 (LUT5)        0.542      57.370
 Arrival time                                                                       57.370                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 config_inst_syn_11.clki (config_inst_syn_9)                 net                     0.000       0.000                    
 config_inst_syn_11.clko                                     cell (GCLK)             0.000       0.000                    
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg2_syn_117.clk (config_inst_syn_10) net                     3.045       3.045                    
 capture clock edge                                                                100.000     103.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116     102.929
 clock uncertainty                                                                  -0.000     102.929
 clock recovergence pessimism                                                        0.000     102.929
 Required time                                                                     102.929            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              45.559ns          

---------------------------------------------------------------------------------------------------------

Fastest path checks:
---------------------------------------------------------------------------------------------------------
Paths for end point cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2_reg_syn_5 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      47.816 ns                                                       
 Start Point:             config_inst.jscanen[1] (falling edge triggered by clock jtck)   
 End Point:               cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2_reg_syn_5.mi[0] (rising edge triggered by clock jtck)
 Clock group:             jtck                                                            
 Process:                 Slow                                                            
 Input Delay:             0.000 ns                                                        
 Data Path Delay:         1.381ns  (logic 0.111ns, net 1.270ns, 8% logic)                 
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 launch clock edge                                                                  50.000      50.000
---------------------------------------------------------------------------------------------------------
 config_inst.jscanen[1]                                      input                   0.000      50.000
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2_reg_syn_5.mi[0] (config_inst_syn_4) net  (fanout = 2)       1.270 r    51.270      E:/software/Anlogic/TD_5.6.5_Release_119.222/cw\tap.v(54)
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2_reg_syn_5 path2reg0               0.111      51.381
 Arrival time                                                                       51.381                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 config_inst_syn_11.clki (config_inst_syn_9)                 net                     0.000       0.000                    
 config_inst_syn_11.clko                                     cell (GCLK)             0.000       0.000                    
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2_reg_syn_5.clk (config_inst_syn_10) net                     3.391       3.391                    
 capture clock edge                                                                  0.000       3.391
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.074       3.465
 clock uncertainty                                                                   0.100       3.565
 clock recovergence pessimism                                                        0.000       3.565
 Required time                                                                       3.565            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              47.816ns          

---------------------------------------------------------------------------------------------------------

Paths for end point cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg2_syn_108 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      48.974 ns                                                       
 Start Point:             config_inst.jscanen[1] (falling edge triggered by clock jtck)   
 End Point:               cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg2_syn_108.a[0] (rising edge triggered by clock jtck)
 Clock group:             jtck                                                            
 Process:                 Fast                                                            
 Input Delay:             0.000 ns                                                        
 Data Path Delay:         2.136ns  (logic 0.526ns, net 1.610ns, 24% logic)                
 Logic Levels:            2 ( LUT5=1 LUT3=1 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 launch clock edge                                                                  50.000      50.000
---------------------------------------------------------------------------------------------------------
 config_inst.jscanen[1]                                      input                   0.000      50.000
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2_reg_syn_5.d[0] (config_inst_syn_4) net  (fanout = 2)       1.015 r    51.015                    
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2_reg_syn_5.f[0] cell (LUT3)             0.126 r    51.141
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg2_syn_108.a[0] (cw_top/wrapper_cwc_top/cfg_int_inst/shift_1) net  (fanout = 19)      0.595 r    51.736      E:/software/Anlogic/TD_5.6.5_Release_119.222/cw\cwc_cfg_int.v(52)
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg2_syn_108   path2reg0 (LUT5)        0.400      52.136
 Arrival time                                                                       52.136                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 config_inst_syn_11.clki (config_inst_syn_9)                 net                     0.000       0.000                    
 config_inst_syn_11.clko                                     cell (GCLK)             0.000       0.000                    
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg2_syn_108.clk (config_inst_syn_10) net                     3.001       3.001                    
 capture clock edge                                                                  0.000       3.001
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       3.062
 clock uncertainty                                                                   0.100       3.162
 clock recovergence pessimism                                                        0.000       3.162
 Required time                                                                       3.162            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              48.974ns          

---------------------------------------------------------------------------------------------------------

Paths for end point cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg2_syn_119 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      49.117 ns                                                       
 Start Point:             config_inst.jscanen[1] (falling edge triggered by clock jtck)   
 End Point:               cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg2_syn_119.a[0] (rising edge triggered by clock jtck)
 Clock group:             jtck                                                            
 Process:                 Fast                                                            
 Input Delay:             0.000 ns                                                        
 Data Path Delay:         2.279ns  (logic 0.492ns, net 1.787ns, 21% logic)                
 Logic Levels:            2 ( LUT4=1 LUT3=1 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 launch clock edge                                                                  50.000      50.000
---------------------------------------------------------------------------------------------------------
 config_inst.jscanen[1]                                      input                   0.000      50.000
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2_reg_syn_5.d[0] (config_inst_syn_4) net  (fanout = 2)       1.015 r    51.015                    
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2_reg_syn_5.f[0] cell (LUT3)             0.126 r    51.141
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg2_syn_119.a[0] (cw_top/wrapper_cwc_top/cfg_int_inst/shift_1) net  (fanout = 19)      0.772 r    51.913      E:/software/Anlogic/TD_5.6.5_Release_119.222/cw\cwc_cfg_int.v(52)
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg2_syn_119   path2reg0 (LUT4)        0.366      52.279
 Arrival time                                                                       52.279                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 config_inst_syn_11.clki (config_inst_syn_9)                 net                     0.000       0.000                    
 config_inst_syn_11.clko                                     cell (GCLK)             0.000       0.000                    
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg2_syn_119.clk (config_inst_syn_10) net                     3.001       3.001                    
 capture clock edge                                                                  0.000       3.001
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       3.062
 clock uncertainty                                                                   0.100       3.162
 clock recovergence pessimism                                                        0.000       3.162
 Required time                                                                       3.162            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              49.117ns          

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        Input delay                                                     
Set input delay: 4ns max, and 0ns min. 

308 endpoints analyzed totally, and 308 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Slowest input path delay 3.737ns
---------------------------------------------------------------------------------------------------------

Paths for end point cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_906 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     45.192 ns                                                       
 Start Point:             config_inst.jscanen[0] (falling edge triggered by clock jtck)   
 End Point:               cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_906.ce (rising edge triggered by clock jtck)
 Clock group:             jtck                                                            
 Process:                 Slow                                                            
 Input Delay:             4.000 ns                                                        
 Data Path Delay:         3.737ns  (logic 0.349ns, net 3.388ns, 9% logic)                 
 Logic Levels:            1 ( LUT5=1 )                                                    

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 launch clock edge                                                                  50.000      50.000
---------------------------------------------------------------------------------------------------------
 config_inst.jscanen[0]                                      input                   4.000      54.000
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg1_syn_1250.d[1] (config_inst_syn_3) net  (fanout = 10)      1.989 r    55.989                    
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg1_syn_1250.f[1] cell (LUT5)             0.262 r    56.251
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_906.ce (cw_top/wrapper_cwc_top/cfg_int_inst/shift_0_dup_2) net  (fanout = 9)       1.399 r    57.650      E:/software/Anlogic/TD_5.6.5_Release_119.222/cw\cwc_cfg_int.v(51)
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_906   path2reg                0.087      57.737
 Arrival time                                                                       57.737                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 config_inst_syn_11.clki (config_inst_syn_9)                 net                     0.000       0.000                    
 config_inst_syn_11.clko                                     cell (GCLK)             0.000       0.000                    
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_906.clk (config_inst_syn_10) net                     3.045       3.045                    
 capture clock edge                                                                100.000     103.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116     102.929
 clock uncertainty                                                                  -0.000     102.929
 clock recovergence pessimism                                                        0.000     102.929
 Required time                                                                     102.929            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              45.192ns          

---------------------------------------------------------------------------------------------------------

Paths for end point cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[1]$bus_nodes/trig_bus_en_b[19]_syn_5 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     45.227 ns                                                       
 Start Point:             config_inst.jscanen[0] (falling edge triggered by clock jtck)   
 End Point:               cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[1]$bus_nodes/trig_bus_en_b[19]_syn_5.ce (rising edge triggered by clock jtck)
 Clock group:             jtck                                                            
 Process:                 Slow                                                            
 Input Delay:             4.000 ns                                                        
 Data Path Delay:         3.702ns  (logic 0.292ns, net 3.410ns, 7% logic)                 
 Logic Levels:            1 ( LUT2=1 )                                                    

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 launch clock edge                                                                  50.000      50.000
---------------------------------------------------------------------------------------------------------
 config_inst.jscanen[0]                                      input                   4.000      54.000
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg1_syn_1309.d[0] (config_inst_syn_3) net  (fanout = 10)      2.177 r    56.177                    
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg1_syn_1309.f[0] cell (LUT2)             0.205 r    56.382
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[1]$bus_nodes/trig_bus_en_b[19]_syn_5.ce (cw_top/wrapper_cwc_top/cfg_int_inst/shift_0) net  (fanout = 26)      1.233 r    57.615      E:/software/Anlogic/TD_5.6.5_Release_119.222/cw\cwc_cfg_int.v(51)
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[1]$bus_nodes/trig_bus_en_b[19]_syn_5 path2reg                0.087      57.702
 Arrival time                                                                       57.702                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 config_inst_syn_11.clki (config_inst_syn_9)                 net                     0.000       0.000                    
 config_inst_syn_11.clko                                     cell (GCLK)             0.000       0.000                    
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[1]$bus_nodes/trig_bus_en_b[19]_syn_5.clk (config_inst_syn_10) net                     3.045       3.045                    
 capture clock edge                                                                100.000     103.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116     102.929
 clock uncertainty                                                                  -0.000     102.929
 clock recovergence pessimism                                                        0.000     102.929
 Required time                                                                     102.929            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              45.227ns          

---------------------------------------------------------------------------------------------------------

Paths for end point cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_1112 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     45.276 ns                                                       
 Start Point:             config_inst.jscanen[0] (falling edge triggered by clock jtck)   
 End Point:               cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_1112.ce (rising edge triggered by clock jtck)
 Clock group:             jtck                                                            
 Process:                 Slow                                                            
 Input Delay:             4.000 ns                                                        
 Data Path Delay:         3.653ns  (logic 0.292ns, net 3.361ns, 7% logic)                 
 Logic Levels:            1 ( LUT2=1 )                                                    

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 launch clock edge                                                                  50.000      50.000
---------------------------------------------------------------------------------------------------------
 config_inst.jscanen[0]                                      input                   4.000      54.000
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg1_syn_1309.d[0] (config_inst_syn_3) net  (fanout = 10)      2.177 r    56.177                    
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg1_syn_1309.f[0] cell (LUT2)             0.205 r    56.382
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_1112.ce (cw_top/wrapper_cwc_top/cfg_int_inst/shift_0) net  (fanout = 26)      1.184 r    57.566      E:/software/Anlogic/TD_5.6.5_Release_119.222/cw\cwc_cfg_int.v(51)
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_1112  path2reg                0.087      57.653
 Arrival time                                                                       57.653                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 config_inst_syn_11.clki (config_inst_syn_9)                 net                     0.000       0.000                    
 config_inst_syn_11.clko                                     cell (GCLK)             0.000       0.000                    
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_1112.clk (config_inst_syn_10) net                     3.045       3.045                    
 capture clock edge                                                                100.000     103.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116     102.929
 clock uncertainty                                                                  -0.000     102.929
 clock recovergence pessimism                                                        0.000     102.929
 Required time                                                                     102.929            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              45.276ns          

---------------------------------------------------------------------------------------------------------

Fastest path checks:
---------------------------------------------------------------------------------------------------------
Paths for end point cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_1304 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      48.470 ns                                                       
 Start Point:             config_inst.jscanen[0] (falling edge triggered by clock jtck)   
 End Point:               cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_1304.ce (rising edge triggered by clock jtck)
 Clock group:             jtck                                                            
 Process:                 Slow                                                            
 Input Delay:             0.000 ns                                                        
 Data Path Delay:         2.035ns  (logic 0.272ns, net 1.763ns, 13% logic)                
 Logic Levels:            1 ( LUT2=1 )                                                    

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 launch clock edge                                                                  50.000      50.000
---------------------------------------------------------------------------------------------------------
 config_inst.jscanen[0]                                      input                   0.000      50.000
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/rst_reg_syn_63.d[0] (config_inst_syn_3) net  (fanout = 10)      1.309 r    51.309                    
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/rst_reg_syn_63.f[0] cell (LUT2)             0.209 r    51.518
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_1304.ce (cw_top/wrapper_cwc_top/cfg_int_inst/shift_0_dup_6) net  (fanout = 2)       0.454 r    51.972      E:/software/Anlogic/TD_5.6.5_Release_119.222/cw\cwc_cfg_int.v(51)
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_1304  path2reg                0.063      52.035
 Arrival time                                                                       52.035                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 config_inst_syn_11.clki (config_inst_syn_9)                 net                     0.000       0.000                    
 config_inst_syn_11.clko                                     cell (GCLK)             0.000       0.000                    
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_1304.clk (config_inst_syn_10) net                     3.391       3.391                    
 capture clock edge                                                                  0.000       3.391
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.074       3.465
 clock uncertainty                                                                   0.100       3.565
 clock recovergence pessimism                                                        0.000       3.565
 Required time                                                                       3.565            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              48.470ns          

---------------------------------------------------------------------------------------------------------

Paths for end point cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_1257 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      48.518 ns                                                       
 Start Point:             config_inst.jscanen[0] (falling edge triggered by clock jtck)   
 End Point:               cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_1257.ce (rising edge triggered by clock jtck)
 Clock group:             jtck                                                            
 Process:                 Fast                                                            
 Input Delay:             0.000 ns                                                        
 Data Path Delay:         1.680ns  (logic 0.232ns, net 1.448ns, 13% logic)                
 Logic Levels:            1 ( LUT2=1 )                                                    

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 launch clock edge                                                                  50.000      50.000
---------------------------------------------------------------------------------------------------------
 config_inst.jscanen[0]                                      input                   0.000      50.000
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/rst_reg_syn_47.d[0] (config_inst_syn_3) net  (fanout = 10)      1.099 r    51.099                    
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/rst_reg_syn_47.f[0] cell (LUT2)             0.179 r    51.278
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_1257.ce (cw_top/wrapper_cwc_top/cfg_int_inst/shift_0_dup_5) net  (fanout = 12)      0.349 r    51.627      E:/software/Anlogic/TD_5.6.5_Release_119.222/cw\cwc_cfg_int.v(51)
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_1257  path2reg                0.053      51.680
 Arrival time                                                                       51.680                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 config_inst_syn_11.clki (config_inst_syn_9)                 net                     0.000       0.000                    
 config_inst_syn_11.clko                                     cell (GCLK)             0.000       0.000                    
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_1257.clk (config_inst_syn_10) net                     3.001       3.001                    
 capture clock edge                                                                  0.000       3.001
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       3.062
 clock uncertainty                                                                   0.100       3.162
 clock recovergence pessimism                                                        0.000       3.162
 Required time                                                                       3.162            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              48.518ns          

---------------------------------------------------------------------------------------------------------

Paths for end point cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_1242 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      48.518 ns                                                       
 Start Point:             config_inst.jscanen[0] (falling edge triggered by clock jtck)   
 End Point:               cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_1242.ce (rising edge triggered by clock jtck)
 Clock group:             jtck                                                            
 Process:                 Fast                                                            
 Input Delay:             0.000 ns                                                        
 Data Path Delay:         1.680ns  (logic 0.232ns, net 1.448ns, 13% logic)                
 Logic Levels:            1 ( LUT2=1 )                                                    

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 launch clock edge                                                                  50.000      50.000
---------------------------------------------------------------------------------------------------------
 config_inst.jscanen[0]                                      input                   0.000      50.000
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/rst_reg_syn_47.d[0] (config_inst_syn_3) net  (fanout = 10)      1.099 r    51.099                    
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/rst_reg_syn_47.f[0] cell (LUT2)             0.179 r    51.278
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_1242.ce (cw_top/wrapper_cwc_top/cfg_int_inst/shift_0_dup_5) net  (fanout = 12)      0.349 r    51.627      E:/software/Anlogic/TD_5.6.5_Release_119.222/cw\cwc_cfg_int.v(51)
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_1242  path2reg                0.053      51.680
 Arrival time                                                                       51.680                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 config_inst_syn_11.clki (config_inst_syn_9)                 net                     0.000       0.000                    
 config_inst_syn_11.clko                                     cell (GCLK)             0.000       0.000                    
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_1242.clk (config_inst_syn_10) net                     3.001       3.001                    
 capture clock edge                                                                  0.000       3.001
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       3.062
 clock uncertainty                                                                   0.100       3.162
 clock recovergence pessimism                                                        0.000       3.162
 Required time                                                                       3.162            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              48.518ns          

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        Input delay                                                     
Set input delay: 4ns max, and 0ns min. 

344 endpoints analyzed totally, and 344 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Slowest input path delay 3.85ns
---------------------------------------------------------------------------------------------------------

Paths for end point cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_906 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     45.079 ns                                                       
 Start Point:             config_inst.jshift (falling edge triggered by clock jtck)       
 End Point:               cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_906.ce (rising edge triggered by clock jtck)
 Clock group:             jtck                                                            
 Process:                 Slow                                                            
 Input Delay:             4.000 ns                                                        
 Data Path Delay:         3.850ns  (logic 0.435ns, net 3.415ns, 11% logic)                
 Logic Levels:            1 ( LUT5=1 )                                                    

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 launch clock edge                                                                  50.000      50.000
---------------------------------------------------------------------------------------------------------
 config_inst.jshift                                          input                   4.000      54.000
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg1_syn_1250.c[1] (config_inst_syn_5) net  (fanout = 11)      2.016 r    56.016                    
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg1_syn_1250.f[1] cell (LUT5)             0.348 r    56.364
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_906.ce (cw_top/wrapper_cwc_top/cfg_int_inst/shift_0_dup_2) net  (fanout = 9)       1.399 r    57.763      E:/software/Anlogic/TD_5.6.5_Release_119.222/cw\cwc_cfg_int.v(51)
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_906   path2reg                0.087      57.850
 Arrival time                                                                       57.850                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 config_inst_syn_11.clki (config_inst_syn_9)                 net                     0.000       0.000                    
 config_inst_syn_11.clko                                     cell (GCLK)             0.000       0.000                    
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_906.clk (config_inst_syn_10) net                     3.045       3.045                    
 capture clock edge                                                                100.000     103.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116     102.929
 clock uncertainty                                                                  -0.000     102.929
 clock recovergence pessimism                                                        0.000     102.929
 Required time                                                                     102.929            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              45.079ns          

---------------------------------------------------------------------------------------------------------

Paths for end point cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[1]$bus_nodes/trig_bus_en_b[19]_syn_5 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     45.144 ns                                                       
 Start Point:             config_inst.jshift (falling edge triggered by clock jtck)       
 End Point:               cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[1]$bus_nodes/trig_bus_en_b[19]_syn_5.ce (rising edge triggered by clock jtck)
 Clock group:             jtck                                                            
 Process:                 Slow                                                            
 Input Delay:             4.000 ns                                                        
 Data Path Delay:         3.785ns  (logic 0.338ns, net 3.447ns, 8% logic)                 
 Logic Levels:            1 ( LUT2=1 )                                                    

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 launch clock edge                                                                  50.000      50.000
---------------------------------------------------------------------------------------------------------
 config_inst.jshift                                          input                   4.000      54.000
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg1_syn_1309.c[0] (config_inst_syn_5) net  (fanout = 11)      2.214 r    56.214                    
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg1_syn_1309.f[0] cell (LUT2)             0.251 r    56.465
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[1]$bus_nodes/trig_bus_en_b[19]_syn_5.ce (cw_top/wrapper_cwc_top/cfg_int_inst/shift_0) net  (fanout = 26)      1.233 r    57.698      E:/software/Anlogic/TD_5.6.5_Release_119.222/cw\cwc_cfg_int.v(51)
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[1]$bus_nodes/trig_bus_en_b[19]_syn_5 path2reg                0.087      57.785
 Arrival time                                                                       57.785                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 config_inst_syn_11.clki (config_inst_syn_9)                 net                     0.000       0.000                    
 config_inst_syn_11.clko                                     cell (GCLK)             0.000       0.000                    
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[1]$bus_nodes/trig_bus_en_b[19]_syn_5.clk (config_inst_syn_10) net                     3.045       3.045                    
 capture clock edge                                                                100.000     103.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116     102.929
 clock uncertainty                                                                  -0.000     102.929
 clock recovergence pessimism                                                        0.000     102.929
 Required time                                                                     102.929            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              45.144ns          

---------------------------------------------------------------------------------------------------------

Paths for end point cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_1276 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     45.189 ns                                                       
 Start Point:             config_inst.jshift (falling edge triggered by clock jtck)       
 End Point:               cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_1276.ce (rising edge triggered by clock jtck)
 Clock group:             jtck                                                            
 Process:                 Slow                                                            
 Input Delay:             4.000 ns                                                        
 Data Path Delay:         3.740ns  (logic 0.435ns, net 3.305ns, 11% logic)                
 Logic Levels:            1 ( LUT5=1 )                                                    

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 launch clock edge                                                                  50.000      50.000
---------------------------------------------------------------------------------------------------------
 config_inst.jshift                                          input                   4.000      54.000
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg1_syn_1250.c[1] (config_inst_syn_5) net  (fanout = 11)      2.016 r    56.016                    
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg1_syn_1250.f[1] cell (LUT5)             0.348 r    56.364
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_1276.ce (cw_top/wrapper_cwc_top/cfg_int_inst/shift_0_dup_2) net  (fanout = 9)       1.289 r    57.653      E:/software/Anlogic/TD_5.6.5_Release_119.222/cw\cwc_cfg_int.v(51)
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_1276  path2reg                0.087      57.740
 Arrival time                                                                       57.740                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 config_inst_syn_11.clki (config_inst_syn_9)                 net                     0.000       0.000                    
 config_inst_syn_11.clko                                     cell (GCLK)             0.000       0.000                    
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_1276.clk (config_inst_syn_10) net                     3.045       3.045                    
 capture clock edge                                                                100.000     103.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116     102.929
 clock uncertainty                                                                  -0.000     102.929
 clock recovergence pessimism                                                        0.000     102.929
 Required time                                                                     102.929            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              45.189ns          

---------------------------------------------------------------------------------------------------------

Fastest path checks:
---------------------------------------------------------------------------------------------------------
Paths for end point cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_1257 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      48.595 ns                                                       
 Start Point:             config_inst.jshift (falling edge triggered by clock jtck)       
 End Point:               cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_1257.ce (rising edge triggered by clock jtck)
 Clock group:             jtck                                                            
 Process:                 Fast                                                            
 Input Delay:             0.000 ns                                                        
 Data Path Delay:         1.757ns  (logic 0.290ns, net 1.467ns, 16% logic)                
 Logic Levels:            1 ( LUT2=1 )                                                    

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 launch clock edge                                                                  50.000      50.000
---------------------------------------------------------------------------------------------------------
 config_inst.jshift                                          input                   0.000      50.000
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/rst_reg_syn_47.c[0] (config_inst_syn_5) net  (fanout = 11)      1.118 r    51.118                    
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/rst_reg_syn_47.f[0] cell (LUT2)             0.237 r    51.355
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_1257.ce (cw_top/wrapper_cwc_top/cfg_int_inst/shift_0_dup_5) net  (fanout = 12)      0.349 r    51.704      E:/software/Anlogic/TD_5.6.5_Release_119.222/cw\cwc_cfg_int.v(51)
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_1257  path2reg                0.053      51.757
 Arrival time                                                                       51.757                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 config_inst_syn_11.clki (config_inst_syn_9)                 net                     0.000       0.000                    
 config_inst_syn_11.clko                                     cell (GCLK)             0.000       0.000                    
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_1257.clk (config_inst_syn_10) net                     3.001       3.001                    
 capture clock edge                                                                  0.000       3.001
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       3.062
 clock uncertainty                                                                   0.100       3.162
 clock recovergence pessimism                                                        0.000       3.162
 Required time                                                                       3.162            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              48.595ns          

---------------------------------------------------------------------------------------------------------

Paths for end point cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_1242 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      48.595 ns                                                       
 Start Point:             config_inst.jshift (falling edge triggered by clock jtck)       
 End Point:               cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_1242.ce (rising edge triggered by clock jtck)
 Clock group:             jtck                                                            
 Process:                 Fast                                                            
 Input Delay:             0.000 ns                                                        
 Data Path Delay:         1.757ns  (logic 0.290ns, net 1.467ns, 16% logic)                
 Logic Levels:            1 ( LUT2=1 )                                                    

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 launch clock edge                                                                  50.000      50.000
---------------------------------------------------------------------------------------------------------
 config_inst.jshift                                          input                   0.000      50.000
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/rst_reg_syn_47.c[0] (config_inst_syn_5) net  (fanout = 11)      1.118 r    51.118                    
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/rst_reg_syn_47.f[0] cell (LUT2)             0.237 r    51.355
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_1242.ce (cw_top/wrapper_cwc_top/cfg_int_inst/shift_0_dup_5) net  (fanout = 12)      0.349 r    51.704      E:/software/Anlogic/TD_5.6.5_Release_119.222/cw\cwc_cfg_int.v(51)
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_1242  path2reg                0.053      51.757
 Arrival time                                                                       51.757                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 config_inst_syn_11.clki (config_inst_syn_9)                 net                     0.000       0.000                    
 config_inst_syn_11.clko                                     cell (GCLK)             0.000       0.000                    
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_1242.clk (config_inst_syn_10) net                     3.001       3.001                    
 capture clock edge                                                                  0.000       3.001
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       3.062
 clock uncertainty                                                                   0.100       3.162
 clock recovergence pessimism                                                        0.000       3.162
 Required time                                                                       3.162            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              48.595ns          

---------------------------------------------------------------------------------------------------------

Paths for end point cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_1254 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      48.664 ns                                                       
 Start Point:             config_inst.jshift (falling edge triggered by clock jtck)       
 End Point:               cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_1254.ce (rising edge triggered by clock jtck)
 Clock group:             jtck                                                            
 Process:                 Fast                                                            
 Input Delay:             0.000 ns                                                        
 Data Path Delay:         1.826ns  (logic 0.290ns, net 1.536ns, 15% logic)                
 Logic Levels:            1 ( LUT2=1 )                                                    

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 launch clock edge                                                                  50.000      50.000
---------------------------------------------------------------------------------------------------------
 config_inst.jshift                                          input                   0.000      50.000
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/rst_reg_syn_47.c[0] (config_inst_syn_5) net  (fanout = 11)      1.118 r    51.118                    
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/rst_reg_syn_47.f[0] cell (LUT2)             0.237 r    51.355
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_1254.ce (cw_top/wrapper_cwc_top/cfg_int_inst/shift_0_dup_5) net  (fanout = 12)      0.418 r    51.773      E:/software/Anlogic/TD_5.6.5_Release_119.222/cw\cwc_cfg_int.v(51)
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_1254  path2reg                0.053      51.826
 Arrival time                                                                       51.826                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 config_inst_syn_11.clki (config_inst_syn_9)                 net                     0.000       0.000                    
 config_inst_syn_11.clko                                     cell (GCLK)             0.000       0.000                    
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_1254.clk (config_inst_syn_10) net                     3.001       3.001                    
 capture clock edge                                                                  0.000       3.001
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       3.062
 clock uncertainty                                                                   0.100       3.162
 clock recovergence pessimism                                                        0.000       3.162
 Required time                                                                       3.162            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              48.664ns          

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        Input delay                                                     
Set input delay: 4ns max, and 0ns min. 

2 endpoints analyzed totally, and 2 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Slowest input path delay 1.668ns
---------------------------------------------------------------------------------------------------------

Paths for end point cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_1304 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     47.261 ns                                                       
 Start Point:             config_inst.jtdi (falling edge triggered by clock jtck)         
 End Point:               cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_1304.mi[0] (rising edge triggered by clock jtck)
 Clock group:             jtck                                                            
 Process:                 Slow                                                            
 Input Delay:             4.000 ns                                                        
 Data Path Delay:         1.668ns  (logic 0.143ns, net 1.525ns, 8% logic)                 
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 launch clock edge                                                                  50.000      50.000
---------------------------------------------------------------------------------------------------------
 config_inst.jtdi                                            input                   4.000      54.000
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_1304.mi[0] (config_inst_syn_1) net  (fanout = 1)       1.525 r    55.525      E:/software/Anlogic/TD_5.6.5_Release_119.222/cw\register.v(51)
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_1304  path2reg0               0.143      55.668
 Arrival time                                                                       55.668                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 config_inst_syn_11.clki (config_inst_syn_9)                 net                     0.000       0.000                    
 config_inst_syn_11.clko                                     cell (GCLK)             0.000       0.000                    
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_1304.clk (config_inst_syn_10) net                     3.045       3.045                    
 capture clock edge                                                                100.000     103.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116     102.929
 clock uncertainty                                                                  -0.000     102.929
 clock recovergence pessimism                                                        0.000     102.929
 Required time                                                                     102.929            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              47.261ns          

---------------------------------------------------------------------------------------------------------

Fastest path checks:
---------------------------------------------------------------------------------------------------------
Paths for end point cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_1304 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      47.910 ns                                                       
 Start Point:             config_inst.jtdi (falling edge triggered by clock jtck)         
 End Point:               cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_1304.mi[0] (rising edge triggered by clock jtck)
 Clock group:             jtck                                                            
 Process:                 Slow                                                            
 Input Delay:             0.000 ns                                                        
 Data Path Delay:         1.475ns  (logic 0.111ns, net 1.364ns, 7% logic)                 
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 launch clock edge                                                                  50.000      50.000
---------------------------------------------------------------------------------------------------------
 config_inst.jtdi                                            input                   0.000      50.000
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_1304.mi[0] (config_inst_syn_1) net  (fanout = 1)       1.364 r    51.364      E:/software/Anlogic/TD_5.6.5_Release_119.222/cw\register.v(51)
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_1304  path2reg0               0.111      51.475
 Arrival time                                                                       51.475                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 config_inst_syn_11.clki (config_inst_syn_9)                 net                     0.000       0.000                    
 config_inst_syn_11.clko                                     cell (GCLK)             0.000       0.000                    
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_1304.clk (config_inst_syn_10) net                     3.391       3.391                    
 capture clock edge                                                                  0.000       3.391
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.074       3.465
 clock uncertainty                                                                   0.100       3.565
 clock recovergence pessimism                                                        0.000       3.565
 Required time                                                                       3.565            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              47.910ns          

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        Input delay                                                     
Set input delay: 4ns max, and 0ns min. 

296 endpoints analyzed totally, and 296 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Slowest input path delay 3.288ns
---------------------------------------------------------------------------------------------------------

Paths for end point cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg1_syn_1274 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     45.641 ns                                                       
 Start Point:             config_inst.jupdate (falling edge triggered by clock jtck)      
 End Point:               cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg1_syn_1274.ce (rising edge triggered by clock jtck)
 Clock group:             jtck                                                            
 Process:                 Slow                                                            
 Input Delay:             4.000 ns                                                        
 Data Path Delay:         3.288ns  (logic 0.087ns, net 3.201ns, 2% logic)                 
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 launch clock edge                                                                  50.000      50.000
---------------------------------------------------------------------------------------------------------
 config_inst.jupdate                                         input                   4.000      54.000
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg1_syn_1274.ce (config_inst_syn_6) net  (fanout = 148)     3.201 r    57.201                    
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg1_syn_1274  path2reg                0.087      57.288
 Arrival time                                                                       57.288                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 config_inst_syn_11.clki (config_inst_syn_9)                 net                     0.000       0.000                    
 config_inst_syn_11.clko                                     cell (GCLK)             0.000       0.000                    
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg1_syn_1274.clk (config_inst_syn_10) net                     3.045       3.045                    
 capture clock edge                                                                100.000     103.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116     102.929
 clock uncertainty                                                                  -0.000     102.929
 clock recovergence pessimism                                                        0.000     102.929
 Required time                                                                     102.929            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              45.641ns          

---------------------------------------------------------------------------------------------------------

Paths for end point cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg1_syn_1525 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     45.797 ns                                                       
 Start Point:             config_inst.jupdate (falling edge triggered by clock jtck)      
 End Point:               cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg1_syn_1525.ce (rising edge triggered by clock jtck)
 Clock group:             jtck                                                            
 Process:                 Slow                                                            
 Input Delay:             4.000 ns                                                        
 Data Path Delay:         3.132ns  (logic 0.087ns, net 3.045ns, 2% logic)                 
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 launch clock edge                                                                  50.000      50.000
---------------------------------------------------------------------------------------------------------
 config_inst.jupdate                                         input                   4.000      54.000
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg1_syn_1525.ce (config_inst_syn_6) net  (fanout = 148)     3.045 r    57.045                    
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg1_syn_1525  path2reg                0.087      57.132
 Arrival time                                                                       57.132                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 config_inst_syn_11.clki (config_inst_syn_9)                 net                     0.000       0.000                    
 config_inst_syn_11.clko                                     cell (GCLK)             0.000       0.000                    
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg1_syn_1525.clk (config_inst_syn_10) net                     3.045       3.045                    
 capture clock edge                                                                100.000     103.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116     102.929
 clock uncertainty                                                                  -0.000     102.929
 clock recovergence pessimism                                                        0.000     102.929
 Required time                                                                     102.929            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              45.797ns          

---------------------------------------------------------------------------------------------------------

Paths for end point cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg1_syn_1406 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     45.839 ns                                                       
 Start Point:             config_inst.jupdate (falling edge triggered by clock jtck)      
 End Point:               cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg1_syn_1406.ce (rising edge triggered by clock jtck)
 Clock group:             jtck                                                            
 Process:                 Slow                                                            
 Input Delay:             4.000 ns                                                        
 Data Path Delay:         3.090ns  (logic 0.087ns, net 3.003ns, 2% logic)                 
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 launch clock edge                                                                  50.000      50.000
---------------------------------------------------------------------------------------------------------
 config_inst.jupdate                                         input                   4.000      54.000
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg1_syn_1406.ce (config_inst_syn_6) net  (fanout = 148)     3.003 r    57.003                    
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg1_syn_1406  path2reg                0.087      57.090
 Arrival time                                                                       57.090                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 config_inst_syn_11.clki (config_inst_syn_9)                 net                     0.000       0.000                    
 config_inst_syn_11.clko                                     cell (GCLK)             0.000       0.000                    
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg1_syn_1406.clk (config_inst_syn_10) net                     3.045       3.045                    
 capture clock edge                                                                100.000     103.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116     102.929
 clock uncertainty                                                                  -0.000     102.929
 clock recovergence pessimism                                                        0.000     102.929
 Required time                                                                     102.929            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              45.839ns          

---------------------------------------------------------------------------------------------------------

Fastest path checks:
---------------------------------------------------------------------------------------------------------
Paths for end point cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg1_syn_1303 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      47.747 ns                                                       
 Start Point:             config_inst.jupdate (falling edge triggered by clock jtck)      
 End Point:               cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg1_syn_1303.ce (rising edge triggered by clock jtck)
 Clock group:             jtck                                                            
 Process:                 Slow                                                            
 Input Delay:             0.000 ns                                                        
 Data Path Delay:         1.312ns  (logic 0.063ns, net 1.249ns, 4% logic)                 
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 launch clock edge                                                                  50.000      50.000
---------------------------------------------------------------------------------------------------------
 config_inst.jupdate                                         input                   0.000      50.000
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg1_syn_1303.ce (config_inst_syn_6) net  (fanout = 148)     1.249 r    51.249                    
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg1_syn_1303  path2reg                0.063      51.312
 Arrival time                                                                       51.312                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 config_inst_syn_11.clki (config_inst_syn_9)                 net                     0.000       0.000                    
 config_inst_syn_11.clko                                     cell (GCLK)             0.000       0.000                    
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg1_syn_1303.clk (config_inst_syn_10) net                     3.391       3.391                    
 capture clock edge                                                                  0.000       3.391
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.074       3.465
 clock uncertainty                                                                   0.100       3.565
 clock recovergence pessimism                                                        0.000       3.565
 Required time                                                                       3.565            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              47.747ns          

---------------------------------------------------------------------------------------------------------

Paths for end point cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg1_syn_1555 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      48.027 ns                                                       
 Start Point:             config_inst.jupdate (falling edge triggered by clock jtck)      
 End Point:               cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg1_syn_1555.ce (rising edge triggered by clock jtck)
 Clock group:             jtck                                                            
 Process:                 Slow                                                            
 Input Delay:             0.000 ns                                                        
 Data Path Delay:         1.592ns  (logic 0.063ns, net 1.529ns, 3% logic)                 
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 launch clock edge                                                                  50.000      50.000
---------------------------------------------------------------------------------------------------------
 config_inst.jupdate                                         input                   0.000      50.000
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg1_syn_1555.ce (config_inst_syn_6) net  (fanout = 148)     1.529 r    51.529                    
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg1_syn_1555  path2reg                0.063      51.592
 Arrival time                                                                       51.592                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 config_inst_syn_11.clki (config_inst_syn_9)                 net                     0.000       0.000                    
 config_inst_syn_11.clko                                     cell (GCLK)             0.000       0.000                    
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg1_syn_1555.clk (config_inst_syn_10) net                     3.391       3.391                    
 capture clock edge                                                                  0.000       3.391
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.074       3.465
 clock uncertainty                                                                   0.100       3.565
 clock recovergence pessimism                                                        0.000       3.565
 Required time                                                                       3.565            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              48.027ns          

---------------------------------------------------------------------------------------------------------

Paths for end point cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg1_syn_1202 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      48.104 ns                                                       
 Start Point:             config_inst.jupdate (falling edge triggered by clock jtck)      
 End Point:               cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg1_syn_1202.ce (rising edge triggered by clock jtck)
 Clock group:             jtck                                                            
 Process:                 Slow                                                            
 Input Delay:             0.000 ns                                                        
 Data Path Delay:         1.669ns  (logic 0.063ns, net 1.606ns, 3% logic)                 
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 launch clock edge                                                                  50.000      50.000
---------------------------------------------------------------------------------------------------------
 config_inst.jupdate                                         input                   0.000      50.000
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg1_syn_1202.ce (config_inst_syn_6) net  (fanout = 148)     1.606 r    51.606                    
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg1_syn_1202  path2reg                0.063      51.669
 Arrival time                                                                       51.669                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 config_inst_syn_11.clki (config_inst_syn_9)                 net                     0.000       0.000                    
 config_inst_syn_11.clko                                     cell (GCLK)             0.000       0.000                    
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg1_syn_1202.clk (config_inst_syn_10) net                     3.391       3.391                    
 capture clock edge                                                                  0.000       3.391
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.074       3.465
 clock uncertainty                                                                   0.100       3.565
 clock recovergence pessimism                                                        0.000       3.565
 Required time                                                                       3.565            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              48.104ns          

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        Output delay                                                    
Set output delay: 4ns max, and 0ns min. 

2 endpoints analyzed totally, and 6 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Slowest output path delay 3.926ns
---------------------------------------------------------------------------------------------------------

Paths for end point config_inst.jtdo[1] (3 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     38.683 ns                                                       
 Start Point:             cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2_reg_syn_5.clk (rising edge triggered by clock jtck)
 End Point:               config_inst.jtdo[1] (falling edge triggered by clock jtck)      
 Clock group:             jtck                                                            
 Process:                 Slow                                                            
 Output Delay:            4.000 ns                                                        
 Data Path Delay:         3.926ns  (logic 0.853ns, net 3.073ns, 21% logic)                
 Logic Levels:            3 ( LUT3=2 LUT2=1 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 config_inst_syn_11.clki (config_inst_syn_9)                 net                     0.000       0.000                    
 config_inst_syn_11.clko                                     cell (GCLK)             0.000       0.000                    
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2_reg_syn_5.clk (config_inst_syn_10) net                     3.391       3.391                    
 launch clock edge                                                                   0.000       3.391
---------------------------------------------------------------------------------------------------------
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2_reg_syn_5.q[0] clk2q                   0.146 r     3.537
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2_reg_syn_5.c[1] (cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r) net  (fanout = 2)       0.476 r     4.013      E:/software/Anlogic/TD_5.6.5_Release_119.222/cw\tap.v(54)
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2_reg_syn_5.f[1] cell (LUT3)             0.251 r     4.264
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2_reg_syn_5.c[0] (cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/sshift_r2_b[16]_syn_2) net  (fanout = 19)      0.499 r     4.763                    
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2_reg_syn_5.f[0] cell (LUT3)             0.251 r     5.014
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_1302.d[0] (cw_top/wrapper_cwc_top/cfg_int_inst/shift_1) net  (fanout = 19)      0.499 r     5.513      E:/software/Anlogic/TD_5.6.5_Release_119.222/cw\cwc_cfg_int.v(52)
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_1302.f[0] cell (LUT2)             0.205 r     5.718
 config_inst.jtdo[1] (config_inst_syn_8)                     net  (fanout = 1)       1.599 r     7.317                    
 Arrival time                                                                        7.317                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 capture clock edge                                                                 50.000      50.000
---------------------------------------------------------------------------------------------------------
 output external delay                                                              -4.000      46.000
 clock uncertainty                                                                  -0.000      46.000
 clock recovergence pessimism                                                        0.000      46.000
 Required time                                                                      46.000            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              38.683ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     38.732 ns                                                       
 Start Point:             cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2_reg_syn_5.clk (rising edge triggered by clock jtck)
 End Point:               config_inst.jtdo[1] (falling edge triggered by clock jtck)      
 Clock group:             jtck                                                            
 Process:                 Slow                                                            
 Output Delay:            4.000 ns                                                        
 Data Path Delay:         3.877ns  (logic 0.807ns, net 3.070ns, 20% logic)                
 Logic Levels:            3 ( LUT3=2 LUT2=1 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 config_inst_syn_11.clki (config_inst_syn_9)                 net                     0.000       0.000                    
 config_inst_syn_11.clko                                     cell (GCLK)             0.000       0.000                    
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2_reg_syn_5.clk (config_inst_syn_10) net                     3.391       3.391                    
 launch clock edge                                                                   0.000       3.391
---------------------------------------------------------------------------------------------------------
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2_reg_syn_5.q[1] clk2q                   0.146 r     3.537
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2_reg_syn_5.d[1] (cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2) net  (fanout = 1)       0.473 r     4.010      E:/software/Anlogic/TD_5.6.5_Release_119.222/cw\tap.v(55)
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2_reg_syn_5.f[1] cell (LUT3)             0.205 r     4.215
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2_reg_syn_5.c[0] (cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/sshift_r2_b[16]_syn_2) net  (fanout = 19)      0.499 r     4.714                    
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2_reg_syn_5.f[0] cell (LUT3)             0.251 r     4.965
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_1302.d[0] (cw_top/wrapper_cwc_top/cfg_int_inst/shift_1) net  (fanout = 19)      0.499 r     5.464      E:/software/Anlogic/TD_5.6.5_Release_119.222/cw\cwc_cfg_int.v(52)
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_1302.f[0] cell (LUT2)             0.205 r     5.669
 config_inst.jtdo[1] (config_inst_syn_8)                     net  (fanout = 1)       1.599 r     7.268                    
 Arrival time                                                                        7.268                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 capture clock edge                                                                 50.000      50.000
---------------------------------------------------------------------------------------------------------
 output external delay                                                              -4.000      46.000
 clock uncertainty                                                                  -0.000      46.000
 clock recovergence pessimism                                                        0.000      46.000
 Required time                                                                      46.000            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              38.732ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     39.637 ns                                                       
 Start Point:             cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg2_syn_108.clk (rising edge triggered by clock jtck)
 End Point:               config_inst.jtdo[1] (falling edge triggered by clock jtck)      
 Clock group:             jtck                                                            
 Process:                 Slow                                                            
 Output Delay:            4.000 ns                                                        
 Data Path Delay:         2.972ns  (logic 0.397ns, net 2.575ns, 13% logic)                
 Logic Levels:            1 ( LUT2=1 )                                                    

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 config_inst_syn_11.clki (config_inst_syn_9)                 net                     0.000       0.000                    
 config_inst_syn_11.clko                                     cell (GCLK)             0.000       0.000                    
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg2_syn_108.clk (config_inst_syn_10) net                     3.391       3.391                    
 launch clock edge                                                                   0.000       3.391
---------------------------------------------------------------------------------------------------------
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg2_syn_108.q[0] clk2q                   0.146 r     3.537
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_1302.c[0] (cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/sshift_r2[0]) net  (fanout = 2)       0.976 r     4.513      E:/software/Anlogic/TD_5.6.5_Release_119.222/cw\register.v(52)
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_1302.f[0] cell (LUT2)             0.251 r     4.764
 config_inst.jtdo[1] (config_inst_syn_8)                     net  (fanout = 1)       1.599 r     6.363                    
 Arrival time                                                                        6.363                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 capture clock edge                                                                 50.000      50.000
---------------------------------------------------------------------------------------------------------
 output external delay                                                              -4.000      46.000
 clock uncertainty                                                                  -0.000      46.000
 clock recovergence pessimism                                                        0.000      46.000
 Required time                                                                      46.000            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              39.637ns          

---------------------------------------------------------------------------------------------------------

Fastest path checks:
---------------------------------------------------------------------------------------------------------
Paths for end point config_inst.jtdo[1] (3 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      54.731 ns                                                       
 Start Point:             cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg2_syn_108.clk (rising edge triggered by clock jtck)
 End Point:               config_inst.jtdo[1] (falling edge triggered by clock jtck)      
 Clock group:             jtck                                                            
 Process:                 Fast                                                            
 Output Delay:            0.000 ns                                                        
 Data Path Delay:         2.099ns  (logic 0.260ns, net 1.839ns, 12% logic)                
 Logic Levels:            1 ( LUT2=1 )                                                    

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 config_inst_syn_11.clki (config_inst_syn_9)                 net                     0.000       0.000                    
 config_inst_syn_11.clko                                     cell (GCLK)             0.000       0.000                    
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg2_syn_108.clk (config_inst_syn_10) net                     2.732       2.732                    
 launch clock edge                                                                   0.000       2.732
---------------------------------------------------------------------------------------------------------
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg2_syn_108.q[0] clk2q                   0.109 r     2.841
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_1302.c[0] (cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/sshift_r2[0]) net  (fanout = 2)       0.693 r     3.534      E:/software/Anlogic/TD_5.6.5_Release_119.222/cw\register.v(52)
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_1302.f[0] cell (LUT2)             0.151 r     3.685
 config_inst.jtdo[1] (config_inst_syn_8)                     net  (fanout = 1)       1.146 r     4.831                    
 Arrival time                                                                        4.831                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 capture clock edge                                                                -50.000     -50.000
---------------------------------------------------------------------------------------------------------
 output external delay                                                              -0.000     -50.000
 clock uncertainty                                                                   0.100     -49.900
 clock recovergence pessimism                                                        0.000     -49.900
 Required time                                                                     -49.900            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              54.731ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      55.294 ns                                                       
 Start Point:             cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2_reg_syn_5.clk (rising edge triggered by clock jtck)
 End Point:               config_inst.jtdo[1] (falling edge triggered by clock jtck)      
 Clock group:             jtck                                                            
 Process:                 Fast                                                            
 Output Delay:            0.000 ns                                                        
 Data Path Delay:         2.662ns  (logic 0.512ns, net 2.150ns, 19% logic)                
 Logic Levels:            3 ( LUT3=2 LUT2=1 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 config_inst_syn_11.clki (config_inst_syn_9)                 net                     0.000       0.000                    
 config_inst_syn_11.clko                                     cell (GCLK)             0.000       0.000                    
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2_reg_syn_5.clk (config_inst_syn_10) net                     2.732       2.732                    
 launch clock edge                                                                   0.000       2.732
---------------------------------------------------------------------------------------------------------
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2_reg_syn_5.q[1] clk2q                   0.109 r     2.841
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2_reg_syn_5.d[1] (cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2) net  (fanout = 1)       0.322 r     3.163      E:/software/Anlogic/TD_5.6.5_Release_119.222/cw\tap.v(55)
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2_reg_syn_5.f[1] cell (LUT3)             0.126 r     3.289
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2_reg_syn_5.c[0] (cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/sshift_r2_b[16]_syn_2) net  (fanout = 19)      0.341 r     3.630                    
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2_reg_syn_5.f[0] cell (LUT3)             0.151 r     3.781
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_1302.d[0] (cw_top/wrapper_cwc_top/cfg_int_inst/shift_1) net  (fanout = 19)      0.341 r     4.122      E:/software/Anlogic/TD_5.6.5_Release_119.222/cw\cwc_cfg_int.v(52)
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_1302.f[0] cell (LUT2)             0.126 r     4.248
 config_inst.jtdo[1] (config_inst_syn_8)                     net  (fanout = 1)       1.146 r     5.394                    
 Arrival time                                                                        5.394                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 capture clock edge                                                                -50.000     -50.000
---------------------------------------------------------------------------------------------------------
 output external delay                                                              -0.000     -50.000
 clock uncertainty                                                                   0.100     -49.900
 clock recovergence pessimism                                                        0.000     -49.900
 Required time                                                                     -49.900            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              55.294ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      55.328 ns                                                       
 Start Point:             cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2_reg_syn_5.clk (rising edge triggered by clock jtck)
 End Point:               config_inst.jtdo[1] (falling edge triggered by clock jtck)      
 Clock group:             jtck                                                            
 Process:                 Fast                                                            
 Output Delay:            0.000 ns                                                        
 Data Path Delay:         2.696ns  (logic 0.537ns, net 2.159ns, 19% logic)                
 Logic Levels:            3 ( LUT3=2 LUT2=1 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 config_inst_syn_11.clki (config_inst_syn_9)                 net                     0.000       0.000                    
 config_inst_syn_11.clko                                     cell (GCLK)             0.000       0.000                    
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2_reg_syn_5.clk (config_inst_syn_10) net                     2.732       2.732                    
 launch clock edge                                                                   0.000       2.732
---------------------------------------------------------------------------------------------------------
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2_reg_syn_5.q[0] clk2q                   0.109 r     2.841
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2_reg_syn_5.c[1] (cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r) net  (fanout = 2)       0.331 r     3.172      E:/software/Anlogic/TD_5.6.5_Release_119.222/cw\tap.v(54)
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2_reg_syn_5.f[1] cell (LUT3)             0.151 r     3.323
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2_reg_syn_5.c[0] (cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/sshift_r2_b[16]_syn_2) net  (fanout = 19)      0.341 r     3.664                    
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2_reg_syn_5.f[0] cell (LUT3)             0.151 r     3.815
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_1302.d[0] (cw_top/wrapper_cwc_top/cfg_int_inst/shift_1) net  (fanout = 19)      0.341 r     4.156      E:/software/Anlogic/TD_5.6.5_Release_119.222/cw\cwc_cfg_int.v(52)
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_1302.f[0] cell (LUT2)             0.126 r     4.282
 config_inst.jtdo[1] (config_inst_syn_8)                     net  (fanout = 1)       1.146 r     5.428                    
 Arrival time                                                                        5.428                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 capture clock edge                                                                -50.000     -50.000
---------------------------------------------------------------------------------------------------------
 output external delay                                                              -0.000     -50.000
 clock uncertainty                                                                   0.100     -49.900
 clock recovergence pessimism                                                        0.000     -49.900
 Required time                                                                     -49.900            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              55.328ns          

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        Output delay                                                    
Set output delay: 4ns max, and 0ns min. 

2 endpoints analyzed totally, and 2 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Slowest output path delay 2.648ns
---------------------------------------------------------------------------------------------------------

Paths for end point config_inst.jtdo[0] (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     39.961 ns                                                       
 Start Point:             cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_1302.clk (rising edge triggered by clock jtck)
 End Point:               config_inst.jtdo[0] (falling edge triggered by clock jtck)      
 Clock group:             jtck                                                            
 Process:                 Slow                                                            
 Output Delay:            4.000 ns                                                        
 Data Path Delay:         2.648ns  (logic 0.494ns, net 2.154ns, 18% logic)                
 Logic Levels:            1 ( LUT2=1 )                                                    

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 config_inst_syn_11.clki (config_inst_syn_9)                 net                     0.000       0.000                    
 config_inst_syn_11.clko                                     cell (GCLK)             0.000       0.000                    
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_1302.clk (config_inst_syn_10) net                     3.391       3.391                    
 launch clock edge                                                                   0.000       3.391
---------------------------------------------------------------------------------------------------------
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_1302.q[0] clk2q                   0.146 r     3.537
 config_inst_syn_46.c[1] (cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/cshift_r[0]) net  (fanout = 2)       1.040 r     4.577      E:/software/Anlogic/TD_5.6.5_Release_119.222/cw\register.v(51)
 config_inst_syn_46.f[1]                                     cell (LUT2)             0.348 r     4.925
 config_inst.jtdo[0] (config_inst_syn_7)                     net  (fanout = 1)       1.114 r     6.039                    
 Arrival time                                                                        6.039                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 capture clock edge                                                                 50.000      50.000
---------------------------------------------------------------------------------------------------------
 output external delay                                                              -4.000      46.000
 clock uncertainty                                                                  -0.000      46.000
 clock recovergence pessimism                                                        0.000      46.000
 Required time                                                                      46.000            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              39.961ns          

---------------------------------------------------------------------------------------------------------

Fastest path checks:
---------------------------------------------------------------------------------------------------------
Paths for end point config_inst.jtdo[0] (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      54.512 ns                                                       
 Start Point:             cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_1302.clk (rising edge triggered by clock jtck)
 End Point:               config_inst.jtdo[0] (falling edge triggered by clock jtck)      
 Clock group:             jtck                                                            
 Process:                 Fast                                                            
 Output Delay:            0.000 ns                                                        
 Data Path Delay:         1.880ns  (logic 0.346ns, net 1.534ns, 18% logic)                
 Logic Levels:            1 ( LUT2=1 )                                                    

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 config_inst_syn_11.clki (config_inst_syn_9)                 net                     0.000       0.000                    
 config_inst_syn_11.clko                                     cell (GCLK)             0.000       0.000                    
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_1302.clk (config_inst_syn_10) net                     2.732       2.732                    
 launch clock edge                                                                   0.000       2.732
---------------------------------------------------------------------------------------------------------
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_1302.q[0] clk2q                   0.109 r     2.841
 config_inst_syn_46.c[1] (cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/cshift_r[0]) net  (fanout = 2)       0.743 r     3.584      E:/software/Anlogic/TD_5.6.5_Release_119.222/cw\register.v(51)
 config_inst_syn_46.f[1]                                     cell (LUT2)             0.237 r     3.821
 config_inst.jtdo[0] (config_inst_syn_7)                     net  (fanout = 1)       0.791 r     4.612                    
 Arrival time                                                                        4.612                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 capture clock edge                                                                -50.000     -50.000
---------------------------------------------------------------------------------------------------------
 output external delay                                                              -0.000     -50.000
 clock uncertainty                                                                   0.100     -49.900
 clock recovergence pessimism                                                        0.000     -49.900
 Required time                                                                     -49.900            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              54.512ns          

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        Input/Output delay                                              
Set input delay: 4ns max, and 0ns min. 
Set output delay: 4ns max, 0ns min. 

2 endpoints analyzed totally, and 2 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Slowest input to output path delay 3.934ns
---------------------------------------------------------------------------------------------------------

Paths for end point config_inst.jtdo[1] (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     88.066 ns                                                       
 Start Point:             config_inst.jscanen[1] (falling edge triggered by clock jtck)   
 End Point:               config_inst.jtdo[1] (falling edge triggered by clock jtck)      
 Clock group:             jtck                                                            
 Process:                 Slow                                                            
 Input Delay:             4.000 ns                                                        
 Output Delay:            4.000 ns                                                        
 Data Path Delay:         3.934ns  (logic 0.410ns, net 3.524ns, 10% logic)                
 Logic Levels:            2 ( LUT2=1 LUT3=1 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 launch clock edge                                                                  50.000      50.000
---------------------------------------------------------------------------------------------------------
 config_inst.jscanen[1]                                      input                   4.000      54.000
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2_reg_syn_5.d[0] (config_inst_syn_4) net  (fanout = 2)       1.426 r    55.426                    
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2_reg_syn_5.f[0] cell (LUT3)             0.205 r    55.631
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_1302.d[0] (cw_top/wrapper_cwc_top/cfg_int_inst/shift_1) net  (fanout = 19)      0.499 r    56.130      E:/software/Anlogic/TD_5.6.5_Release_119.222/cw\cwc_cfg_int.v(52)
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_1302.f[0] cell (LUT2)             0.205 r    56.335
 config_inst.jtdo[1] (config_inst_syn_8)                     net  (fanout = 1)       1.599 r    57.934                    
 Arrival time                                                                       57.934                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 capture clock edge                                                                150.000     150.000
---------------------------------------------------------------------------------------------------------
 output external delay                                                              -4.000     146.000
 clock uncertainty                                                                  -0.000     146.000
 clock recovergence pessimism                                                        0.000     146.000
 Required time                                                                     146.000            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              88.066ns          

---------------------------------------------------------------------------------------------------------

Fastest path checks:
---------------------------------------------------------------------------------------------------------
Paths for end point config_inst.jtdo[1] (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      2.654 ns                                                        
 Start Point:             config_inst.jscanen[1] (falling edge triggered by clock jtck)   
 End Point:               config_inst.jtdo[1] (falling edge triggered by clock jtck)      
 Clock group:             jtck                                                            
 Process:                 Fast                                                            
 Input Delay:             0.000 ns                                                        
 Output Delay:            0.000 ns                                                        
 Data Path Delay:         2.754ns  (logic 0.252ns, net 2.502ns, 9% logic)                 
 Logic Levels:            2 ( LUT2=1 LUT3=1 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 launch clock edge                                                                  50.000      50.000
---------------------------------------------------------------------------------------------------------
 config_inst.jscanen[1]                                      input                   0.000      50.000
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2_reg_syn_5.d[0] (config_inst_syn_4) net  (fanout = 2)       1.015 r    51.015                    
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2_reg_syn_5.f[0] cell (LUT3)             0.126 r    51.141
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_1302.d[0] (cw_top/wrapper_cwc_top/cfg_int_inst/shift_1) net  (fanout = 19)      0.341 r    51.482      E:/software/Anlogic/TD_5.6.5_Release_119.222/cw\cwc_cfg_int.v(52)
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_1302.f[0] cell (LUT2)             0.126 r    51.608
 config_inst.jtdo[1] (config_inst_syn_8)                     net  (fanout = 1)       1.146 r    52.754                    
 Arrival time                                                                       52.754                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 capture clock edge                                                                 50.000      50.000
---------------------------------------------------------------------------------------------------------
 output external delay                                                              -0.000      50.000
 clock uncertainty                                                                   0.100      50.100
 clock recovergence pessimism                                                        0.000      50.100
 Required time                                                                      50.100            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               2.654ns          

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        Input/Output delay                                              
Set input delay: 4ns max, and 0ns min. 
Set output delay: 4ns max, 0ns min. 

2 endpoints analyzed totally, and 2 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Slowest input to output path delay 3.239ns
---------------------------------------------------------------------------------------------------------

Paths for end point config_inst.jtdo[0] (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     88.761 ns                                                       
 Start Point:             config_inst.jscanen[0] (falling edge triggered by clock jtck)   
 End Point:               config_inst.jtdo[0] (falling edge triggered by clock jtck)      
 Clock group:             jtck                                                            
 Process:                 Slow                                                            
 Input Delay:             4.000 ns                                                        
 Output Delay:            4.000 ns                                                        
 Data Path Delay:         3.239ns  (logic 0.524ns, net 2.715ns, 16% logic)                
 Logic Levels:            2 ( LUT2=2 )                                                    

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 launch clock edge                                                                  50.000      50.000
---------------------------------------------------------------------------------------------------------
 config_inst.jscanen[0]                                      input                   4.000      54.000
 config_inst_syn_46.d[0] (config_inst_syn_3)                 net  (fanout = 10)      1.145 r    55.145                    
 config_inst_syn_46.f[0]                                     cell (LUT2)             0.262 r    55.407
 config_inst_syn_46.d[1] (cw_top/wrapper_cwc_top/cfg_int_inst/shift_0_dup_4) net  (fanout = 1)       0.456 r    55.863      E:/software/Anlogic/TD_5.6.5_Release_119.222/cw\cwc_cfg_int.v(51)
 config_inst_syn_46.f[1]                                     cell (LUT2)             0.262 r    56.125
 config_inst.jtdo[0] (config_inst_syn_7)                     net  (fanout = 1)       1.114 r    57.239                    
 Arrival time                                                                       57.239                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 capture clock edge                                                                150.000     150.000
---------------------------------------------------------------------------------------------------------
 output external delay                                                              -4.000     146.000
 clock uncertainty                                                                  -0.000     146.000
 clock recovergence pessimism                                                        0.000     146.000
 Required time                                                                     146.000            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              88.761ns          

---------------------------------------------------------------------------------------------------------

Fastest path checks:
---------------------------------------------------------------------------------------------------------
Paths for end point config_inst.jtdo[0] (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      2.182 ns                                                        
 Start Point:             config_inst.jscanen[0] (falling edge triggered by clock jtck)   
 End Point:               config_inst.jtdo[0] (falling edge triggered by clock jtck)      
 Clock group:             jtck                                                            
 Process:                 Fast                                                            
 Input Delay:             0.000 ns                                                        
 Output Delay:            0.000 ns                                                        
 Data Path Delay:         2.282ns  (logic 0.358ns, net 1.924ns, 15% logic)                
 Logic Levels:            2 ( LUT2=2 )                                                    

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 launch clock edge                                                                  50.000      50.000
---------------------------------------------------------------------------------------------------------
 config_inst.jscanen[0]                                      input                   0.000      50.000
 config_inst_syn_46.d[0] (config_inst_syn_3)                 net  (fanout = 10)      0.819 r    50.819                    
 config_inst_syn_46.f[0]                                     cell (LUT2)             0.179 r    50.998
 config_inst_syn_46.d[1] (cw_top/wrapper_cwc_top/cfg_int_inst/shift_0_dup_4) net  (fanout = 1)       0.314 r    51.312      E:/software/Anlogic/TD_5.6.5_Release_119.222/cw\cwc_cfg_int.v(51)
 config_inst_syn_46.f[1]                                     cell (LUT2)             0.179 r    51.491
 config_inst.jtdo[0] (config_inst_syn_7)                     net  (fanout = 1)       0.791 r    52.282                    
 Arrival time                                                                       52.282                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 capture clock edge                                                                 50.000      50.000
---------------------------------------------------------------------------------------------------------
 output external delay                                                              -0.000      50.000
 clock uncertainty                                                                   0.100      50.100
 clock recovergence pessimism                                                        0.000      50.100
 Required time                                                                      50.100            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               2.182ns          

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        Input/Output delay                                              
Set input delay: 4ns max, and 0ns min. 
Set output delay: 4ns max, 0ns min. 

2 endpoints analyzed totally, and 2 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Slowest input to output path delay 4.111ns
---------------------------------------------------------------------------------------------------------

Paths for end point config_inst.jtdo[1] (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     87.889 ns                                                       
 Start Point:             config_inst.jshift (falling edge triggered by clock jtck)       
 End Point:               config_inst.jtdo[1] (falling edge triggered by clock jtck)      
 Clock group:             jtck                                                            
 Process:                 Slow                                                            
 Input Delay:             4.000 ns                                                        
 Output Delay:            4.000 ns                                                        
 Data Path Delay:         4.111ns  (logic 0.538ns, net 3.573ns, 13% logic)                
 Logic Levels:            2 ( LUT2=1 LUT3=1 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 launch clock edge                                                                  50.000      50.000
---------------------------------------------------------------------------------------------------------
 config_inst.jshift                                          input                   4.000      54.000
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2_reg_syn_5.b[0] (config_inst_syn_5) net  (fanout = 11)      1.475 r    55.475                    
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2_reg_syn_5.f[0] cell (LUT3)             0.333 r    55.808
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_1302.d[0] (cw_top/wrapper_cwc_top/cfg_int_inst/shift_1) net  (fanout = 19)      0.499 r    56.307      E:/software/Anlogic/TD_5.6.5_Release_119.222/cw\cwc_cfg_int.v(52)
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_1302.f[0] cell (LUT2)             0.205 r    56.512
 config_inst.jtdo[1] (config_inst_syn_8)                     net  (fanout = 1)       1.599 r    58.111                    
 Arrival time                                                                       58.111                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 capture clock edge                                                                150.000     150.000
---------------------------------------------------------------------------------------------------------
 output external delay                                                              -4.000     146.000
 clock uncertainty                                                                  -0.000     146.000
 clock recovergence pessimism                                                        0.000     146.000
 Required time                                                                     146.000            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              87.889ns          

---------------------------------------------------------------------------------------------------------

Fastest path checks:
---------------------------------------------------------------------------------------------------------
Paths for end point config_inst.jtdo[1] (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      2.788 ns                                                        
 Start Point:             config_inst.jshift (falling edge triggered by clock jtck)       
 End Point:               config_inst.jtdo[1] (falling edge triggered by clock jtck)      
 Clock group:             jtck                                                            
 Process:                 Fast                                                            
 Input Delay:             0.000 ns                                                        
 Output Delay:            0.000 ns                                                        
 Data Path Delay:         2.888ns  (logic 0.361ns, net 2.527ns, 12% logic)                
 Logic Levels:            2 ( LUT2=1 LUT3=1 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 launch clock edge                                                                  50.000      50.000
---------------------------------------------------------------------------------------------------------
 config_inst.jshift                                          input                   0.000      50.000
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2_reg_syn_5.b[0] (config_inst_syn_5) net  (fanout = 11)      1.040 r    51.040                    
 cw_top/wrapper_cwc_top/cfg_int_inst/tap_inst/jscan_1_r2_reg_syn_5.f[0] cell (LUT3)             0.235 r    51.275
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_1302.d[0] (cw_top/wrapper_cwc_top/cfg_int_inst/shift_1) net  (fanout = 19)      0.341 r    51.616      E:/software/Anlogic/TD_5.6.5_Release_119.222/cw\cwc_cfg_int.v(52)
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_1302.f[0] cell (LUT2)             0.126 r    51.742
 config_inst.jtdo[1] (config_inst_syn_8)                     net  (fanout = 1)       1.146 r    52.888                    
 Arrival time                                                                       52.888                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 capture clock edge                                                                 50.000      50.000
---------------------------------------------------------------------------------------------------------
 output external delay                                                              -0.000      50.000
 clock uncertainty                                                                   0.100      50.100
 clock recovergence pessimism                                                        0.000      50.100
 Required time                                                                      50.100            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               2.788ns          

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        Input/Output delay                                              
Set input delay: 4ns max, and 0ns min. 
Set output delay: 4ns max, 0ns min. 

2 endpoints analyzed totally, and 2 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Slowest input to output path delay 3.357ns
---------------------------------------------------------------------------------------------------------

Paths for end point config_inst.jtdo[0] (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     88.643 ns                                                       
 Start Point:             config_inst.jshift (falling edge triggered by clock jtck)       
 End Point:               config_inst.jtdo[0] (falling edge triggered by clock jtck)      
 Clock group:             jtck                                                            
 Process:                 Slow                                                            
 Input Delay:             4.000 ns                                                        
 Output Delay:            4.000 ns                                                        
 Data Path Delay:         3.357ns  (logic 0.610ns, net 2.747ns, 18% logic)                
 Logic Levels:            2 ( LUT2=2 )                                                    

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 launch clock edge                                                                  50.000      50.000
---------------------------------------------------------------------------------------------------------
 config_inst.jshift                                          input                   4.000      54.000
 config_inst_syn_46.c[0] (config_inst_syn_5)                 net  (fanout = 11)      1.177 r    55.177                    
 config_inst_syn_46.f[0]                                     cell (LUT2)             0.348 r    55.525
 config_inst_syn_46.d[1] (cw_top/wrapper_cwc_top/cfg_int_inst/shift_0_dup_4) net  (fanout = 1)       0.456 r    55.981      E:/software/Anlogic/TD_5.6.5_Release_119.222/cw\cwc_cfg_int.v(51)
 config_inst_syn_46.f[1]                                     cell (LUT2)             0.262 r    56.243
 config_inst.jtdo[0] (config_inst_syn_7)                     net  (fanout = 1)       1.114 r    57.357                    
 Arrival time                                                                       57.357                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 capture clock edge                                                                150.000     150.000
---------------------------------------------------------------------------------------------------------
 output external delay                                                              -4.000     146.000
 clock uncertainty                                                                  -0.000     146.000
 clock recovergence pessimism                                                        0.000     146.000
 Required time                                                                     146.000            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              88.643ns          

---------------------------------------------------------------------------------------------------------

Fastest path checks:
---------------------------------------------------------------------------------------------------------
Paths for end point config_inst.jtdo[0] (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      2.257 ns                                                        
 Start Point:             config_inst.jshift (falling edge triggered by clock jtck)       
 End Point:               config_inst.jtdo[0] (falling edge triggered by clock jtck)      
 Clock group:             jtck                                                            
 Process:                 Fast                                                            
 Input Delay:             0.000 ns                                                        
 Output Delay:            0.000 ns                                                        
 Data Path Delay:         2.357ns  (logic 0.416ns, net 1.941ns, 17% logic)                
 Logic Levels:            2 ( LUT2=2 )                                                    

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 launch clock edge                                                                  50.000      50.000
---------------------------------------------------------------------------------------------------------
 config_inst.jshift                                          input                   0.000      50.000
 config_inst_syn_46.c[0] (config_inst_syn_5)                 net  (fanout = 11)      0.836 r    50.836                    
 config_inst_syn_46.f[0]                                     cell (LUT2)             0.237 r    51.073
 config_inst_syn_46.d[1] (cw_top/wrapper_cwc_top/cfg_int_inst/shift_0_dup_4) net  (fanout = 1)       0.314 r    51.387      E:/software/Anlogic/TD_5.6.5_Release_119.222/cw\cwc_cfg_int.v(51)
 config_inst_syn_46.f[1]                                     cell (LUT2)             0.179 r    51.566
 config_inst.jtdo[0] (config_inst_syn_7)                     net  (fanout = 1)       0.791 r    52.357                    
 Arrival time                                                                       52.357                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 config_inst.jtck                                                                    0.000       0.000                    
 capture clock edge                                                                 50.000      50.000
---------------------------------------------------------------------------------------------------------
 output external delay                                                              -0.000      50.000
 clock uncertainty                                                                   0.100      50.100
 clock recovergence pessimism                                                        0.000      50.100
 Required time                                                                      50.100            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               2.257ns          

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        Path Delay                                                      
Path delay: 7.7ns max

18 endpoints analyzed totally, and 18 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Slowest path delay 1.092ns
---------------------------------------------------------------------------------------------------------

Paths for end point frame_read_write_m0/read_buf/wr_to_rd_cross_inst/reg3_syn_36 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (max path):        6.492 ns                                                        
 Start Point:             frame_read_write_m0/read_buf/wr_to_rd_cross_inst/reg0_syn_53.clk (rising edge triggered by clock sd_card_clk)
 End Point:               frame_read_write_m0/read_buf/wr_to_rd_cross_inst/reg3_syn_36.mi[0] (rising edge triggered by clock video_clk)
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         1.092ns  (logic 0.289ns, net 0.803ns, 26% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sys_pll_m0/pll_inst.clkc[0]                                                         0.000       0.000                    
 sys_pll_m0/bufg_feedback.clki (sys_pll_m0/clk0_buf)         net                     0.000       0.000      ../../al_ip/sys_pll.v(35)
 sys_pll_m0/bufg_feedback.clko                               cell (GCLK)             0.000       0.000                    
 frame_read_write_m0/read_buf/wr_to_rd_cross_inst/reg0_syn_53.clk (U3/u2_ram/u2_wrrd/Sdr_clk) net                     0.000       0.000      encrypted_text(0)
---------------------------------------------------------------------------------------------------------
 frame_read_write_m0/read_buf/wr_to_rd_cross_inst/reg0_syn_53.q[1] clk2q                   0.146 r     0.146
 frame_read_write_m0/read_buf/wr_to_rd_cross_inst/reg3_syn_36.mi[0] (frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[5]) net  (fanout = 1)       0.803 r     0.949      ../../al_ip/afifo_32_16_256.v(263)
 frame_read_write_m0/read_buf/wr_to_rd_cross_inst/reg3_syn_36 path2reg0               0.143       1.092
 Arrival time                                                                        1.092                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 video_pll_m0/pll_inst.clkc[0]                                                       0.000       0.000                    
 video_pll_m0/bufg_feedback.clki (video_pll_m0/clk0_buf)     net                     0.000       0.000      ../../al_ip/video_pll.v(35)
 video_pll_m0/bufg_feedback.clko                             cell (GCLK)             0.000       0.000                    
 frame_read_write_m0/read_buf/wr_to_rd_cross_inst/reg3_syn_36.clk (video_timing_data_m0/video_clk) net                     0.000       0.000      ../../src/video_timing_data.v(6)
---------------------------------------------------------------------------------------------------------
 delay budget                                                                        7.700       7.700
 cell setup                                                                         -0.116       7.584
 clock uncertainty                                                                  -0.000       7.584
 clock recovergence pessimism                                                        0.000       7.584
 Required time                                                                       7.584            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               6.492ns          

---------------------------------------------------------------------------------------------------------

Paths for end point frame_read_write_m0/read_buf/wr_to_rd_cross_inst/reg3_syn_30 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (max path):        6.573 ns                                                        
 Start Point:             frame_read_write_m0/read_buf/wr_to_rd_cross_inst/reg0_syn_59.clk (rising edge triggered by clock sd_card_clk)
 End Point:               frame_read_write_m0/read_buf/wr_to_rd_cross_inst/reg3_syn_30.mi[1] (rising edge triggered by clock video_clk)
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         1.011ns  (logic 0.289ns, net 0.722ns, 28% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sys_pll_m0/pll_inst.clkc[0]                                                         0.000       0.000                    
 sys_pll_m0/bufg_feedback.clki (sys_pll_m0/clk0_buf)         net                     0.000       0.000      ../../al_ip/sys_pll.v(35)
 sys_pll_m0/bufg_feedback.clko                               cell (GCLK)             0.000       0.000                    
 frame_read_write_m0/read_buf/wr_to_rd_cross_inst/reg0_syn_59.clk (U3/u2_ram/u2_wrrd/Sdr_clk) net                     0.000       0.000      encrypted_text(0)
---------------------------------------------------------------------------------------------------------
 frame_read_write_m0/read_buf/wr_to_rd_cross_inst/reg0_syn_59.q[0] clk2q                   0.146 r     0.146
 frame_read_write_m0/read_buf/wr_to_rd_cross_inst/reg3_syn_30.mi[1] (frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[6]) net  (fanout = 1)       0.722 r     0.868      ../../al_ip/afifo_32_16_256.v(263)
 frame_read_write_m0/read_buf/wr_to_rd_cross_inst/reg3_syn_30 path2reg1               0.143       1.011
 Arrival time                                                                        1.011                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 video_pll_m0/pll_inst.clkc[0]                                                       0.000       0.000                    
 video_pll_m0/bufg_feedback.clki (video_pll_m0/clk0_buf)     net                     0.000       0.000      ../../al_ip/video_pll.v(35)
 video_pll_m0/bufg_feedback.clko                             cell (GCLK)             0.000       0.000                    
 frame_read_write_m0/read_buf/wr_to_rd_cross_inst/reg3_syn_30.clk (video_timing_data_m0/video_clk) net                     0.000       0.000      ../../src/video_timing_data.v(6)
---------------------------------------------------------------------------------------------------------
 delay budget                                                                        7.700       7.700
 cell setup                                                                         -0.116       7.584
 clock uncertainty                                                                  -0.000       7.584
 clock recovergence pessimism                                                        0.000       7.584
 Required time                                                                       7.584            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               6.573ns          

---------------------------------------------------------------------------------------------------------

Paths for end point frame_read_write_m0/read_buf/wr_to_rd_cross_inst/reg3_syn_39 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (max path):        6.617 ns                                                        
 Start Point:             frame_read_write_m0/read_buf/wr_to_rd_cross_inst/reg0_syn_50.clk (rising edge triggered by clock sd_card_clk)
 End Point:               frame_read_write_m0/read_buf/wr_to_rd_cross_inst/reg3_syn_39.mi[0] (rising edge triggered by clock video_clk)
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         0.967ns  (logic 0.289ns, net 0.678ns, 29% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sys_pll_m0/pll_inst.clkc[0]                                                         0.000       0.000                    
 sys_pll_m0/bufg_feedback.clki (sys_pll_m0/clk0_buf)         net                     0.000       0.000      ../../al_ip/sys_pll.v(35)
 sys_pll_m0/bufg_feedback.clko                               cell (GCLK)             0.000       0.000                    
 frame_read_write_m0/read_buf/wr_to_rd_cross_inst/reg0_syn_50.clk (U3/u2_ram/u2_wrrd/Sdr_clk) net                     0.000       0.000      encrypted_text(0)
---------------------------------------------------------------------------------------------------------
 frame_read_write_m0/read_buf/wr_to_rd_cross_inst/reg0_syn_50.q[1] clk2q                   0.146 r     0.146
 frame_read_write_m0/read_buf/wr_to_rd_cross_inst/reg3_syn_39.mi[0] (frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[4]) net  (fanout = 1)       0.678 r     0.824      ../../al_ip/afifo_32_16_256.v(263)
 frame_read_write_m0/read_buf/wr_to_rd_cross_inst/reg3_syn_39 path2reg0               0.143       0.967
 Arrival time                                                                        0.967                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 video_pll_m0/pll_inst.clkc[0]                                                       0.000       0.000                    
 video_pll_m0/bufg_feedback.clki (video_pll_m0/clk0_buf)     net                     0.000       0.000      ../../al_ip/video_pll.v(35)
 video_pll_m0/bufg_feedback.clko                             cell (GCLK)             0.000       0.000                    
 frame_read_write_m0/read_buf/wr_to_rd_cross_inst/reg3_syn_39.clk (video_timing_data_m0/video_clk) net                     0.000       0.000      ../../src/video_timing_data.v(6)
---------------------------------------------------------------------------------------------------------
 delay budget                                                                        7.700       7.700
 cell setup                                                                         -0.116       7.584
 clock uncertainty                                                                  -0.000       7.584
 clock recovergence pessimism                                                        0.000       7.584
 Required time                                                                       7.584            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               6.617ns          

---------------------------------------------------------------------------------------------------------

Fastest path checks:
---------------------------------------------------------------------------------------------------------

=========================================================================================================
Timing constraint:        Path Delay                                                      
Path delay: 7.7ns max

18 endpoints analyzed totally, and 18 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Slowest path delay 1.069ns
---------------------------------------------------------------------------------------------------------

Paths for end point frame_read_write_m0/write_buf/sub0_syn_49 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (max path):        6.631 ns                                                        
 Start Point:             frame_read_write_m0/write_buf/rd_to_wr_cross_inst/reg0_syn_50.clk (rising edge triggered by clock sd_card_clk)
 End Point:               frame_read_write_m0/write_buf/sub0_syn_49.mi[1]                 
 Process:                 Slow                                                            
 Data Path Delay:         1.069ns  (logic 0.289ns, net 0.780ns, 27% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sys_pll_m0/pll_inst.clkc[0]                                                         0.000       0.000                    
 sys_pll_m0/bufg_feedback.clki (sys_pll_m0/clk0_buf)         net                     0.000       0.000      ../../al_ip/sys_pll.v(35)
 sys_pll_m0/bufg_feedback.clko                               cell (GCLK)             0.000       0.000                    
 frame_read_write_m0/write_buf/rd_to_wr_cross_inst/reg0_syn_50.clk (U3/u2_ram/u2_wrrd/Sdr_clk) net                     0.000       0.000      encrypted_text(0)
---------------------------------------------------------------------------------------------------------
 frame_read_write_m0/write_buf/rd_to_wr_cross_inst/reg0_syn_50.q[0] clk2q                   0.146 r     0.146
 frame_read_write_m0/write_buf/sub0_syn_49.mi[1] (frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2]) net  (fanout = 1)       0.780 r     0.926      ../../al_ip/afifo_16_32_256.v(263)
 frame_read_write_m0/write_buf/sub0_syn_49                   path2reg1               0.143       1.069
 Arrival time                                                                        1.069                  (0 lvl)       

 frame_read_write_m0/write_buf/sub0_syn_49.clk                                       0.000       0.000
 delay budget                                                                        7.700       7.700
 cell setup                                                                         -0.000       7.700
 clock uncertainty                                                                  -0.000       7.700
 Required time                                                                       7.700            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               6.631ns          

---------------------------------------------------------------------------------------------------------

Paths for end point frame_read_write_m0/write_buf/sub0_syn_49 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (max path):        6.631 ns                                                        
 Start Point:             frame_read_write_m0/write_buf/rd_to_wr_cross_inst/reg0_syn_47.clk (rising edge triggered by clock sd_card_clk)
 End Point:               frame_read_write_m0/write_buf/sub0_syn_49.mi[0]                 
 Process:                 Slow                                                            
 Data Path Delay:         1.069ns  (logic 0.289ns, net 0.780ns, 27% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sys_pll_m0/pll_inst.clkc[0]                                                         0.000       0.000                    
 sys_pll_m0/bufg_feedback.clki (sys_pll_m0/clk0_buf)         net                     0.000       0.000      ../../al_ip/sys_pll.v(35)
 sys_pll_m0/bufg_feedback.clko                               cell (GCLK)             0.000       0.000                    
 frame_read_write_m0/write_buf/rd_to_wr_cross_inst/reg0_syn_47.clk (U3/u2_ram/u2_wrrd/Sdr_clk) net                     0.000       0.000      encrypted_text(0)
---------------------------------------------------------------------------------------------------------
 frame_read_write_m0/write_buf/rd_to_wr_cross_inst/reg0_syn_47.q[1] clk2q                   0.146 r     0.146
 frame_read_write_m0/write_buf/sub0_syn_49.mi[0] (frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1]) net  (fanout = 1)       0.780 r     0.926      ../../al_ip/afifo_16_32_256.v(263)
 frame_read_write_m0/write_buf/sub0_syn_49                   path2reg0               0.143       1.069
 Arrival time                                                                        1.069                  (0 lvl)       

 frame_read_write_m0/write_buf/sub0_syn_49.clk                                       0.000       0.000
 delay budget                                                                        7.700       7.700
 cell setup                                                                         -0.000       7.700
 clock uncertainty                                                                  -0.000       7.700
 Required time                                                                       7.700            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               6.631ns          

---------------------------------------------------------------------------------------------------------

Paths for end point frame_read_write_m0/write_buf/wr_to_rd_cross_inst/reg3_syn_33 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (max path):        6.559 ns                                                        
 Start Point:             frame_read_write_m0/write_buf/wr_to_rd_cross_inst/reg0_syn_53.clk
 End Point:               frame_read_write_m0/write_buf/wr_to_rd_cross_inst/reg3_syn_33.mi[0] (rising edge triggered by clock sd_card_clk)
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         1.025ns  (logic 0.289ns, net 0.736ns, 28% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 frame_read_write_m0/write_buf/wr_to_rd_cross_inst/reg0_syn_53.clk clock                   0.000       0.000
 frame_read_write_m0/write_buf/wr_to_rd_cross_inst/reg0_syn_53.q[0] clk2q                   0.146 r     0.146
 frame_read_write_m0/write_buf/wr_to_rd_cross_inst/reg3_syn_33.mi[0] (frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[4]) net  (fanout = 1)       0.736 r     0.882      ../../al_ip/afifo_16_32_256.v(263)
 frame_read_write_m0/write_buf/wr_to_rd_cross_inst/reg3_syn_33 path2reg0               0.143       1.025
 Arrival time                                                                        1.025                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 sys_pll_m0/pll_inst.clkc[0]                                                         0.000       0.000                    
 sys_pll_m0/bufg_feedback.clki (sys_pll_m0/clk0_buf)         net                     0.000       0.000      ../../al_ip/sys_pll.v(35)
 sys_pll_m0/bufg_feedback.clko                               cell (GCLK)             0.000       0.000                    
 frame_read_write_m0/write_buf/wr_to_rd_cross_inst/reg3_syn_33.clk (U3/u2_ram/u2_wrrd/Sdr_clk) net                     0.000       0.000      encrypted_text(0)
---------------------------------------------------------------------------------------------------------
 delay budget                                                                        7.700       7.700
 cell setup                                                                         -0.116       7.584
 clock uncertainty                                                                  -0.000       7.584
 Required time                                                                       7.584            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               6.559ns          

---------------------------------------------------------------------------------------------------------

Fastest path checks:
---------------------------------------------------------------------------------------------------------

=========================================================================================================
Timing summary:                                                                           
---------------------------------------------------------------------------------------------------------
Constraint path number: 35550 (STA coverage = 86.00%)
Timing violations: 9 setup errors, and 4 hold errors.
Minimal setup slack: -4.721, minimal hold slack: -2.299

Timing group statistics: 
	Clock constraints: 
	  Clock Name                                  Min Period     Max Freq           Skew      Fanout            TNS
	  sd_card_clk (125.000MHz)                       8.161ns     122.534MHz        0.326ns       443       -0.161ns
	  jtck (10.000MHz)                              22.634ns      44.181MHz        0.138ns       326        0.000ns
	  video_clk (66.667MHz)                         15.445ns      64.746MHz        0.326ns       200       -0.936ns
	  ext_mem_clk (125.000MHz)                      12.721ns      78.610MHz        0.138ns       118     -160.671ns
	  video_pll_m0/pll_inst.clkc[1] (333.444MHz)        2.070ns     483.000MHz        0.408ns        33        0.000ns
	  clk (50.000MHz)                                3.606ns     277.316MHz        0.066ns         6        0.000ns
	Minimum input arrival time before clock: 3.850ns
	Maximum output required time after clock: 3.926ns
	Maximum combinational path delay: 4.111ns


Warning: No clock constraint on 2 clock net(s): 
	frame_read_write_m0/write_buf/clkw_syn_2
	u_ov5640_dri/u_i2c_dr/dri_clk_syn_4

	Exceptions:

		Check Type:	MIN
		----------------------------------------------------------------------------------------------------
		       Path Num     Constraint                                                                      
		             18     set_false_path -nowarn -hold -from [ get_regs -nowarn {*/primary_addr_gray_reg[*]} ] -to [ get_regs -nowarn {*/sync_r1[*]} ]
		             18     set_false_path -nowarn -hold -from [ get_regs -nowarn {*/primary_addr_gray_reg[*]} ] -to [ get_regs -nowarn {*/sync_r1[*]} ]

---------------------------------------------------------------------------------------------------------
