var group__stm32f407vg__fsmc =
[
    [ "AsynchronousTiming", "group__stm32f407vg__fsmc.html#structxpcc_1_1stm32_1_1fsmc_1_1_nor_sram_1_1_asynchronous_timing", [
      [ "readAddressSetup", "group__stm32f407vg__fsmc.html#a35e09f22311a741d419a5e01cb706943", null ],
      [ "readAddressHold", "group__stm32f407vg__fsmc.html#a3c8b3a267020be0300543ad34cb75a2d", null ],
      [ "readDataPhase", "group__stm32f407vg__fsmc.html#a639f0a286904d9f662852a3bc3b1e698", null ],
      [ "writeAddressSetup", "group__stm32f407vg__fsmc.html#a78e13fe041d11be72bb4675a2ac9da5f", null ],
      [ "writeAddressHold", "group__stm32f407vg__fsmc.html#ac0d7500750c118fa3e9850a178c950d0", null ],
      [ "writeDataPhase", "group__stm32f407vg__fsmc.html#a6debb6088504b937692c2ff4f7ea8a3b", null ],
      [ "busTurnAround", "group__stm32f407vg__fsmc.html#a78f06aac9dd83d70d6444ce2d39b76b9", null ]
    ] ],
    [ "SynchronousTiming", "group__stm32f407vg__fsmc.html#structxpcc_1_1stm32_1_1fsmc_1_1_nor_sram_1_1_synchronous_timing", [
      [ "busTurnAround", "group__stm32f407vg__fsmc.html#ad4bf67b6f2167ea973a2f5f5742da169", null ],
      [ "clockDivideRatio", "group__stm32f407vg__fsmc.html#a43d90a12e89f677bac105b44314d1eba", null ],
      [ "dataLatency", "group__stm32f407vg__fsmc.html#ac1b00bb3dc0159a8d86e398e0bc6f7c4", null ]
    ] ],
    [ "NorSram", "classxpcc_1_1stm32_1_1fsmc_1_1_nor_sram.html", [
      [ "Region", "classxpcc_1_1stm32_1_1fsmc_1_1_nor_sram.html#ae2abb7e5ceeaa024431a4db124a8f46a", [
        [ "CHIP_SELECT_1", "classxpcc_1_1stm32_1_1fsmc_1_1_nor_sram.html#ae2abb7e5ceeaa024431a4db124a8f46aa60f9fdd3e0cfff45195e8052b532e3af", null ],
        [ "CHIP_SELECT_2", "classxpcc_1_1stm32_1_1fsmc_1_1_nor_sram.html#ae2abb7e5ceeaa024431a4db124a8f46aa17a403802601c8c772166a89aa2d6eee", null ],
        [ "CHIP_SELECT_3", "classxpcc_1_1stm32_1_1fsmc_1_1_nor_sram.html#ae2abb7e5ceeaa024431a4db124a8f46aa4d6df795e0f36f486e06608ce092e95c", null ],
        [ "CHIP_SELECT_4", "classxpcc_1_1stm32_1_1fsmc_1_1_nor_sram.html#ae2abb7e5ceeaa024431a4db124a8f46aa6748381fd439074869c406bdeb611e97", null ]
      ] ],
      [ "WaitPolarity", "classxpcc_1_1stm32_1_1fsmc_1_1_nor_sram.html#a2f434e55cdc614b60c77afa7fe26b8fe", [
        [ "WAIT_HIGH_ACTIVE", "classxpcc_1_1stm32_1_1fsmc_1_1_nor_sram.html#a2f434e55cdc614b60c77afa7fe26b8fea2f22627b0bf110895f1062961a59d79b", null ],
        [ "WAIT_LOW_ACTIVE", "classxpcc_1_1stm32_1_1fsmc_1_1_nor_sram.html#a2f434e55cdc614b60c77afa7fe26b8fea7b677e3fd45ca435f5151895177bde13", null ]
      ] ],
      [ "BusType", "classxpcc_1_1stm32_1_1fsmc_1_1_nor_sram.html#a33944f2e4dc97619d11dc72cedc98ce3", [
        [ "NO_MULTIPLEX_8BIT", "classxpcc_1_1stm32_1_1fsmc_1_1_nor_sram.html#a33944f2e4dc97619d11dc72cedc98ce3a478463ef48b17565d0fc5512488b428d", null ],
        [ "NO_MULTIPLEX_16BIT", "classxpcc_1_1stm32_1_1fsmc_1_1_nor_sram.html#a33944f2e4dc97619d11dc72cedc98ce3a9bde31cdcae5a207d9a97c5431975344", null ],
        [ "ADDRESS_DATA_MULIPLEX_8BIT", "classxpcc_1_1stm32_1_1fsmc_1_1_nor_sram.html#a33944f2e4dc97619d11dc72cedc98ce3a4de2888cac9d25eba6322e146871e22b", null ],
        [ "ADDRESS_DATA_MULIPLEX_16BIT", "classxpcc_1_1stm32_1_1fsmc_1_1_nor_sram.html#a33944f2e4dc97619d11dc72cedc98ce3a104ef345b86268c7cb1ff457ea7ac145", null ]
      ] ],
      [ "MemoryType", "classxpcc_1_1stm32_1_1fsmc_1_1_nor_sram.html#ad54f20cf64c8871b8bfb007b73225e04", [
        [ "SRAM_ROM", "classxpcc_1_1stm32_1_1fsmc_1_1_nor_sram.html#ad54f20cf64c8871b8bfb007b73225e04a0fa14811e397ded69a1c9968dd93aa03", null ],
        [ "PSRAM", "classxpcc_1_1stm32_1_1fsmc_1_1_nor_sram.html#ad54f20cf64c8871b8bfb007b73225e04ad6bbf2a30d2362c741ee18ae195cb54d", null ],
        [ "NOR", "classxpcc_1_1stm32_1_1fsmc_1_1_nor_sram.html#ad54f20cf64c8871b8bfb007b73225e04a776abe4d6fce6dda6ffee5fb31fb949f", null ]
      ] ],
      [ "AccessMode", "classxpcc_1_1stm32_1_1fsmc_1_1_nor_sram.html#a7eef2ee926cc90664bebae8369565935", [
        [ "MODE_A", "classxpcc_1_1stm32_1_1fsmc_1_1_nor_sram.html#a7eef2ee926cc90664bebae8369565935a704ce9bb55755236e8da1f1183466807", null ],
        [ "MODE_B", "classxpcc_1_1stm32_1_1fsmc_1_1_nor_sram.html#a7eef2ee926cc90664bebae8369565935ad0184541679a6f3ddaa78bc82e454c5e", null ],
        [ "MODE_C", "classxpcc_1_1stm32_1_1fsmc_1_1_nor_sram.html#a7eef2ee926cc90664bebae8369565935a78cbe2576651cdd2ae49ce4a98ac9a02", null ],
        [ "MODE_D", "classxpcc_1_1stm32_1_1fsmc_1_1_nor_sram.html#a7eef2ee926cc90664bebae8369565935abc8042ee1d6259c0b44251c0ec4e09ac", null ]
      ] ],
      [ "ExtendedMode", "classxpcc_1_1stm32_1_1fsmc_1_1_nor_sram.html#adb1f719b6f10c8cd4b9189ee0d02b49f", [
        [ "Disable", "classxpcc_1_1stm32_1_1fsmc_1_1_nor_sram.html#adb1f719b6f10c8cd4b9189ee0d02b49fabcfaccebf745acfd5e75351095a5394a", null ],
        [ "Enable", "classxpcc_1_1stm32_1_1fsmc_1_1_nor_sram.html#adb1f719b6f10c8cd4b9189ee0d02b49fa2faec1f9f8cc7f8f40d521c4dd574f49", null ]
      ] ]
    ] ]
];