#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1b234f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1afd160 .scope module, "tb" "tb" 3 29;
 .timescale -12 -12;
L_0x1b15c50 .functor NOT 1, L_0x1b4bf70, C4<0>, C4<0>, C4<0>;
L_0x1b4b5c0 .functor XOR 5, L_0x1b4bba0, L_0x1b4bcd0, C4<00000>, C4<00000>;
L_0x1b4be60 .functor XOR 5, L_0x1b4b5c0, L_0x1b4bdc0, C4<00000>, C4<00000>;
v0x1b47f20_0 .net *"_ivl_10", 4 0, L_0x1b4bdc0;  1 drivers
v0x1b48020_0 .net *"_ivl_12", 4 0, L_0x1b4be60;  1 drivers
v0x1b48100_0 .net *"_ivl_2", 4 0, L_0x1b4bb00;  1 drivers
v0x1b481c0_0 .net *"_ivl_4", 4 0, L_0x1b4bba0;  1 drivers
v0x1b482a0_0 .net *"_ivl_6", 4 0, L_0x1b4bcd0;  1 drivers
v0x1b483d0_0 .net *"_ivl_8", 4 0, L_0x1b4b5c0;  1 drivers
v0x1b484b0_0 .var "clk", 0 0;
v0x1b48550_0 .var/2u "stats1", 159 0;
v0x1b48610_0 .var/2u "strobe", 0 0;
v0x1b48760_0 .net "sum_dut", 4 0, L_0x1b4b970;  1 drivers
v0x1b48820_0 .net "sum_ref", 4 0, L_0x1b48f30;  1 drivers
v0x1b488c0_0 .net "tb_match", 0 0, L_0x1b4bf70;  1 drivers
v0x1b48960_0 .net "tb_mismatch", 0 0, L_0x1b15c50;  1 drivers
v0x1b48a20_0 .net "x", 3 0, v0x1b44370_0;  1 drivers
v0x1b48ae0_0 .net "y", 3 0, v0x1b44430_0;  1 drivers
L_0x1b4bb00 .concat [ 5 0 0 0], L_0x1b48f30;
L_0x1b4bba0 .concat [ 5 0 0 0], L_0x1b48f30;
L_0x1b4bcd0 .concat [ 5 0 0 0], L_0x1b4b970;
L_0x1b4bdc0 .concat [ 5 0 0 0], L_0x1b48f30;
L_0x1b4bf70 .cmp/eeq 5, L_0x1b4bb00, L_0x1b4be60;
S_0x1b21140 .scope module, "good1" "reference_module" 3 70, 3 4 0, S_0x1afd160;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x1b07a20_0 .net *"_ivl_0", 4 0, L_0x1b48c20;  1 drivers
L_0x7faeb2ec0018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1b1e540_0 .net *"_ivl_3", 0 0, L_0x7faeb2ec0018;  1 drivers
v0x1b0a6e0_0 .net *"_ivl_4", 4 0, L_0x1b48db0;  1 drivers
L_0x7faeb2ec0060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1b076d0_0 .net *"_ivl_7", 0 0, L_0x7faeb2ec0060;  1 drivers
v0x1b43d00_0 .net "sum", 4 0, L_0x1b48f30;  alias, 1 drivers
v0x1b43e30_0 .net "x", 3 0, v0x1b44370_0;  alias, 1 drivers
v0x1b43f10_0 .net "y", 3 0, v0x1b44430_0;  alias, 1 drivers
L_0x1b48c20 .concat [ 4 1 0 0], v0x1b44370_0, L_0x7faeb2ec0018;
L_0x1b48db0 .concat [ 4 1 0 0], v0x1b44430_0, L_0x7faeb2ec0060;
L_0x1b48f30 .arith/sum 5, L_0x1b48c20, L_0x1b48db0;
S_0x1b44070 .scope module, "stim1" "stimulus_gen" 3 65, 3 14 0, S_0x1afd160;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
    .port_info 2 /OUTPUT 4 "y";
v0x1b44290_0 .net "clk", 0 0, v0x1b484b0_0;  1 drivers
v0x1b44370_0 .var "x", 3 0;
v0x1b44430_0 .var "y", 3 0;
E_0x1b11020/0 .event negedge, v0x1b44290_0;
E_0x1b11020/1 .event posedge, v0x1b44290_0;
E_0x1b11020 .event/or E_0x1b11020/0, E_0x1b11020/1;
S_0x1b44510 .scope module, "top_module1" "top_module" 3 75, 4 1 0, S_0x1afd160;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x1b47700_0 .net *"_ivl_43", 0 0, L_0x1b4b850;  1 drivers
v0x1b47800_0 .net "carry", 3 0, L_0x1b4b630;  1 drivers
v0x1b478e0_0 .net "output_sum", 3 0, L_0x1b4b520;  1 drivers
v0x1b479a0_0 .net "sum", 4 0, L_0x1b4b970;  alias, 1 drivers
v0x1b47a80_0 .net "x", 3 0, v0x1b44370_0;  alias, 1 drivers
v0x1b47b90_0 .net "y", 3 0, v0x1b44430_0;  alias, 1 drivers
L_0x1b49630 .part v0x1b44370_0, 0, 1;
L_0x1b49760 .part v0x1b44430_0, 0, 1;
L_0x1b49e90 .part v0x1b44370_0, 1, 1;
L_0x1b49fc0 .part v0x1b44430_0, 1, 1;
L_0x1b4a120 .part L_0x1b4b630, 0, 1;
L_0x1b4a7c0 .part v0x1b44370_0, 2, 1;
L_0x1b4a930 .part v0x1b44430_0, 2, 1;
L_0x1b4aa60 .part L_0x1b4b630, 1, 1;
L_0x1b4b140 .part v0x1b44370_0, 3, 1;
L_0x1b4b270 .part v0x1b44430_0, 3, 1;
L_0x1b4b480 .part L_0x1b4b630, 2, 1;
L_0x1b4b520 .concat8 [ 1 1 1 1], L_0x1b49070, L_0x1b49990, L_0x1b4a2c0, L_0x1b4ac50;
L_0x1b4b630 .concat8 [ 1 1 1 1], L_0x1b49520, L_0x1b49d80, L_0x1b4a6b0, L_0x1b4b030;
L_0x1b4b850 .part L_0x1b4b630, 3, 1;
L_0x1b4b970 .concat [ 4 1 0 0], L_0x1b4b520, L_0x1b4b850;
S_0x1b446f0 .scope module, "fa0" "full_adder" 4 12, 4 21 0, S_0x1b44510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "co";
L_0x1b24ee0 .functor XOR 1, L_0x1b49630, L_0x1b49760, C4<0>, C4<0>;
L_0x7faeb2ec00a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1b49070 .functor XOR 1, L_0x1b24ee0, L_0x7faeb2ec00a8, C4<0>, C4<0>;
L_0x1b49130 .functor AND 1, L_0x1b49630, L_0x1b49760, C4<1>, C4<1>;
L_0x1b49270 .functor AND 1, L_0x1b49630, L_0x7faeb2ec00a8, C4<1>, C4<1>;
L_0x1b49360 .functor OR 1, L_0x1b49130, L_0x1b49270, C4<0>, C4<0>;
L_0x1b49470 .functor AND 1, L_0x1b49760, L_0x7faeb2ec00a8, C4<1>, C4<1>;
L_0x1b49520 .functor OR 1, L_0x1b49360, L_0x1b49470, C4<0>, C4<0>;
v0x1b44980_0 .net *"_ivl_0", 0 0, L_0x1b24ee0;  1 drivers
v0x1b44a80_0 .net *"_ivl_10", 0 0, L_0x1b49470;  1 drivers
v0x1b44b60_0 .net *"_ivl_4", 0 0, L_0x1b49130;  1 drivers
v0x1b44c50_0 .net *"_ivl_6", 0 0, L_0x1b49270;  1 drivers
v0x1b44d30_0 .net *"_ivl_8", 0 0, L_0x1b49360;  1 drivers
v0x1b44e60_0 .net "a", 0 0, L_0x1b49630;  1 drivers
v0x1b44f20_0 .net "b", 0 0, L_0x1b49760;  1 drivers
v0x1b44fe0_0 .net "ci", 0 0, L_0x7faeb2ec00a8;  1 drivers
v0x1b450a0_0 .net "co", 0 0, L_0x1b49520;  1 drivers
v0x1b45160_0 .net "sum", 0 0, L_0x1b49070;  1 drivers
S_0x1b452c0 .scope module, "fa1" "full_adder" 4 13, 4 21 0, S_0x1b44510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "co";
L_0x1b49920 .functor XOR 1, L_0x1b49e90, L_0x1b49fc0, C4<0>, C4<0>;
L_0x1b49990 .functor XOR 1, L_0x1b49920, L_0x1b4a120, C4<0>, C4<0>;
L_0x1b49a30 .functor AND 1, L_0x1b49e90, L_0x1b49fc0, C4<1>, C4<1>;
L_0x1b49ad0 .functor AND 1, L_0x1b49e90, L_0x1b4a120, C4<1>, C4<1>;
L_0x1b49bc0 .functor OR 1, L_0x1b49a30, L_0x1b49ad0, C4<0>, C4<0>;
L_0x1b49cd0 .functor AND 1, L_0x1b49fc0, L_0x1b4a120, C4<1>, C4<1>;
L_0x1b49d80 .functor OR 1, L_0x1b49bc0, L_0x1b49cd0, C4<0>, C4<0>;
v0x1b45520_0 .net *"_ivl_0", 0 0, L_0x1b49920;  1 drivers
v0x1b45600_0 .net *"_ivl_10", 0 0, L_0x1b49cd0;  1 drivers
v0x1b456e0_0 .net *"_ivl_4", 0 0, L_0x1b49a30;  1 drivers
v0x1b457d0_0 .net *"_ivl_6", 0 0, L_0x1b49ad0;  1 drivers
v0x1b458b0_0 .net *"_ivl_8", 0 0, L_0x1b49bc0;  1 drivers
v0x1b459e0_0 .net "a", 0 0, L_0x1b49e90;  1 drivers
v0x1b45aa0_0 .net "b", 0 0, L_0x1b49fc0;  1 drivers
v0x1b45b60_0 .net "ci", 0 0, L_0x1b4a120;  1 drivers
v0x1b45c20_0 .net "co", 0 0, L_0x1b49d80;  1 drivers
v0x1b45d70_0 .net "sum", 0 0, L_0x1b49990;  1 drivers
S_0x1b45ed0 .scope module, "fa2" "full_adder" 4 14, 4 21 0, S_0x1b44510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "co";
L_0x1b4a250 .functor XOR 1, L_0x1b4a7c0, L_0x1b4a930, C4<0>, C4<0>;
L_0x1b4a2c0 .functor XOR 1, L_0x1b4a250, L_0x1b4aa60, C4<0>, C4<0>;
L_0x1b4a360 .functor AND 1, L_0x1b4a7c0, L_0x1b4a930, C4<1>, C4<1>;
L_0x1b4a400 .functor AND 1, L_0x1b4a7c0, L_0x1b4aa60, C4<1>, C4<1>;
L_0x1b4a4f0 .functor OR 1, L_0x1b4a360, L_0x1b4a400, C4<0>, C4<0>;
L_0x1b4a600 .functor AND 1, L_0x1b4a930, L_0x1b4aa60, C4<1>, C4<1>;
L_0x1b4a6b0 .functor OR 1, L_0x1b4a4f0, L_0x1b4a600, C4<0>, C4<0>;
v0x1b46140_0 .net *"_ivl_0", 0 0, L_0x1b4a250;  1 drivers
v0x1b46220_0 .net *"_ivl_10", 0 0, L_0x1b4a600;  1 drivers
v0x1b46300_0 .net *"_ivl_4", 0 0, L_0x1b4a360;  1 drivers
v0x1b463f0_0 .net *"_ivl_6", 0 0, L_0x1b4a400;  1 drivers
v0x1b464d0_0 .net *"_ivl_8", 0 0, L_0x1b4a4f0;  1 drivers
v0x1b46600_0 .net "a", 0 0, L_0x1b4a7c0;  1 drivers
v0x1b466c0_0 .net "b", 0 0, L_0x1b4a930;  1 drivers
v0x1b46780_0 .net "ci", 0 0, L_0x1b4aa60;  1 drivers
v0x1b46840_0 .net "co", 0 0, L_0x1b4a6b0;  1 drivers
v0x1b46990_0 .net "sum", 0 0, L_0x1b4a2c0;  1 drivers
S_0x1b46af0 .scope module, "fa3" "full_adder" 4 15, 4 21 0, S_0x1b44510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "co";
L_0x1b4abe0 .functor XOR 1, L_0x1b4b140, L_0x1b4b270, C4<0>, C4<0>;
L_0x1b4ac50 .functor XOR 1, L_0x1b4abe0, L_0x1b4b480, C4<0>, C4<0>;
L_0x1b4acc0 .functor AND 1, L_0x1b4b140, L_0x1b4b270, C4<1>, C4<1>;
L_0x1b4ad80 .functor AND 1, L_0x1b4b140, L_0x1b4b480, C4<1>, C4<1>;
L_0x1b4ae70 .functor OR 1, L_0x1b4acc0, L_0x1b4ad80, C4<0>, C4<0>;
L_0x1b4af80 .functor AND 1, L_0x1b4b270, L_0x1b4b480, C4<1>, C4<1>;
L_0x1b4b030 .functor OR 1, L_0x1b4ae70, L_0x1b4af80, C4<0>, C4<0>;
v0x1b46d30_0 .net *"_ivl_0", 0 0, L_0x1b4abe0;  1 drivers
v0x1b46e30_0 .net *"_ivl_10", 0 0, L_0x1b4af80;  1 drivers
v0x1b46f10_0 .net *"_ivl_4", 0 0, L_0x1b4acc0;  1 drivers
v0x1b47000_0 .net *"_ivl_6", 0 0, L_0x1b4ad80;  1 drivers
v0x1b470e0_0 .net *"_ivl_8", 0 0, L_0x1b4ae70;  1 drivers
v0x1b47210_0 .net "a", 0 0, L_0x1b4b140;  1 drivers
v0x1b472d0_0 .net "b", 0 0, L_0x1b4b270;  1 drivers
v0x1b47390_0 .net "ci", 0 0, L_0x1b4b480;  1 drivers
v0x1b47450_0 .net "co", 0 0, L_0x1b4b030;  1 drivers
v0x1b475a0_0 .net "sum", 0 0, L_0x1b4ac50;  1 drivers
S_0x1b47d20 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 82, 3 82 0, S_0x1afd160;
 .timescale -12 -12;
E_0x1b114d0 .event anyedge, v0x1b48610_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1b48610_0;
    %nor/r;
    %assign/vec4 v0x1b48610_0, 0;
    %wait E_0x1b114d0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1b44070;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b11020;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 4;
    %assign/vec4 v0x1b44430_0, 0;
    %assign/vec4 v0x1b44370_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1afd160;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b484b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b48610_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x1afd160;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x1b484b0_0;
    %inv;
    %store/vec4 v0x1b484b0_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x1afd160;
T_4 ;
    %vpi_call/w 3 57 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1b44290_0, v0x1b48960_0, v0x1b48a20_0, v0x1b48ae0_0, v0x1b48820_0, v0x1b48760_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1afd160;
T_5 ;
    %load/vec4 v0x1b48550_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x1b48550_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1b48550_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 91 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_5.1 ;
    %load/vec4 v0x1b48550_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b48550_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 94 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 95 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1b48550_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b48550_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 96 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x1afd160;
T_6 ;
    %wait E_0x1b11020;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b48550_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b48550_0, 4, 32;
    %load/vec4 v0x1b488c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x1b48550_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b48550_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b48550_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b48550_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x1b48820_0;
    %load/vec4 v0x1b48820_0;
    %load/vec4 v0x1b48760_0;
    %xor;
    %load/vec4 v0x1b48820_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x1b48550_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b48550_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x1b48550_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b48550_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q4j/m2014_q4j_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/m2014_q4j/iter0/response37/top_module.sv";
