# â›³ RISC-V CPU



## ğŸˆ ç®€ä»‹

- ä¸€ä¸ªç”¨ Verilog ç¼–å†™çš„ RISC-V CPU, åŠŸèƒ½ä¸ºè¿è¡Œ RISC-V å¯æ‰§è¡Œæ–‡ä»¶
- æœ¬é¡¹ç›®ä¸º ACM ç­ 20 çº§å¤§äºŒå¤§ä½œä¸š, é¢˜é¢è§: [RISCV-CPU](https://github.com/ACMClassCourses/RISCV-CPU)
- ç›®å‰è¿›åº¦: `gcd`



## âœ’ï¸ ç»“æ„

- Tomasulo's algorithm
- è®¾è®¡æ‰‹ç¨¿è§ [Circuit Design](Design.pdf)*ï¼ˆä¸Šä¼ ä¸º PDF æ–‡ä»¶å¯¼è‡´ Repo è¾ƒå¤§ï¼‰*



## ğŸ“– è¯´æ˜

- é¢˜é¢æ–‡ä»¶ç»“æ„è¯´æ˜è§ [tutorial.md](tutorial.md)
- å¼€å‘ç¯å¢ƒ Windows, VS Code, iVerilog, Vivado
- VS Code æ‰€ç”¨æ’ä»¶
  - è¯­è¨€æ”¯æŒ [`Verilog-HDL/SystemVerilog/Bluespec SystemVerilog`](https://github.com/mshr-h/vscode-verilog-hdl-support) `v1.5.1`
  - è‡ªåŠ¨ä»£ç æ ¼å¼åŒ– [`verilog-formatter`](https://github.com/IsaacJT/Verilog-Formatter) `v1.0.0`
    - ä½¿ç”¨ `K&R` Style, é™„åŠ å‚æ•°ä¸º `--convert-tabs -o -p --break-elseifs` (å‚è€ƒ [istyle-verilog-formatter](https://github.com/thomasrussellmurphy/istyle-verilog-formatter))
  - VCD æ–‡ä»¶æµè§ˆå™¨ [`impulse`](https://github.com/toem/impulse.vscode) `v0.3.4`
- è¿è¡ŒæŒ‡ä»¤è¯¦è§ [`riscv/my_test.sh`](riscv/my_test.sh)



## ğŸ“‡ æ”¯æŒæŒ‡ä»¤

> éå®Œæ•´ RV64I BASE INTEGER INSTRUCTION (51 instructions)ï¼Œç¼ºå°‘ä»¥ä¸‹æŒ‡ä»¤ï¼š
>
> LD, LWU, ADDIW, SLLIW, SRLIW, SRAIW, SD, ADDW, SUBW, SLLW, SRLW, SRAW, ECALL, EBREAK (14 instructions)
>
> ä¸‹è¡¨ä¸ºå®ç°çš„ 37 ä¸ªæŒ‡ä»¤
>
> ç¼ºçœè¡¨ç¤ºåŒä¸Šã€‚å†…éƒ¨ç¼–ç å¯é‡å¤ï¼Œå› ä¸ºè¯¥ç¼–ç ä¼šåˆ†å‘ç»™ RS æˆ– LSBï¼Œå„ä¸ªå…ƒä»¶å†…æŒ‡ä»¤ç¼–ç ä¸ä¼šé‡å¤

| æŒ‡ä»¤åç§°  | å†…éƒ¨ç¼–ç  | æŒ‡ä»¤ç±»å‹ | OPCODE  | FUNCT3 | FUNCT7  | è¯´æ˜                                  |
| --------- | -------- | -------- | ------- | ------ | ------- | ------------------------------------- |
| **LUI**   | 00001    | U        | 0110111 |        |         | Load Upper Immediate                  |
| **AUIPC** | 00010    |          | 0010111 |        |         | Add Upper Immediate to PC             |
| **JAL**   | 00011    | UJ       | 1101111 |        |         | Jump & Link **(åœ¨ IF é˜¶æ®µå®ç°è·³è½¬)**  |
| **JALR**  | 00100    | I        | 1100111 |        |         | Jump & Link Register                  |
| **BEQ**   | 00101    | SB       | 1100011 | 000    |         | Branch Equal                          |
| **BNE**   | 00110    |          |         | 001    |         | Branch Not Equal                      |
| **BLT**   | 00111    |          |         | 100    |         | Branch Less Than                      |
| **BGE**   | 01000    |          |         | 101    |         | Branch Greater than or Equal          |
| **BLTU**  | 01001    |          |         | 110    |         | Branch Less than Unsigned             |
| **BGEU**  | 01010    |          |         | 111    |         | Branch Greater than or Equal Unsigned |
| **LB**    | 0001     | I        | 0000011 | 000    |         | Load Byte                             |
| **LH**    | 0010     |          |         | 001    |         | Load Halfword                         |
| **LW**    | 0011     |          |         | 010    |         | Load Word                             |
| **LBU**   | 0100     |          |         | 100    |         | Load Byte Unsigned                    |
| **LHU**   | 0101     |          |         | 101    |         | Load Halfword Unsigned                |
| **SB**    | 0110     | S        | 0100011 | 000    |         | Store Byte                            |
| **SH**    | 0111     |          |         | 001    |         | Store Halfword                        |
| **SW**    | 1000     |          |         | 010    |         | Store Word                            |
| **ADDI**  | 01011    | I        | 0010011 | 000    |         | ADD Immediate                         |
| **SLLI**  | 01100    |          |         | 001    |         | Shift Left Immediate                  |
| **SLTI**  | 01101    |          |         | 010    |         | Set Less than Immediate               |
| **SLTIU** | 01110    |          |         | 011    |         | Set Less than Immediate Unsigned      |
| **XORI**  | 01111    |          |         | 100    |         | XOR Immediate                         |
| **SRLI**  | 10000    |          |         | 101    | 0000000 | Shift Right Immediate                 |
| **SRAI**  | 10001    |          |         | 101    | 0100000 | Shift Right Arith Immediate           |
| **ORI**   | 10010    |          |         | 110    |         | OR Immediate                          |
| **ANDI**  | 10011    |          |         | 111    |         | AND Immediate                         |
| **ADD**   | 10100    | R        | 0110011 | 000    | 0000000 | ADD                                   |
| **SUB**   | 10101    |          |         | 000    | 0100000 | SUBtract                              |
| **SLL**   | 10110    |          |         | 001    |         | Shift Left                            |
| **SLT**   | 10111    |          |         | 010    |         | Set Less than                         |
| **SLTU**  | 11000    |          |         | 011    |         | Set Less than Unsigned                |
| **XOR**   | 11001    |          |         | 100    |         | XOR                                   |
| **SRL**   | 11010    |          |         | 101    | 0000000 | Shift Right                           |
| **SRA**   | 11011    |          |         | 101    | 0100000 | Shift Right Arithmetic                |
| **OR**    | 11100    |          |         | 110    |         | OR                                    |
| **AND**   | 11101    |          |         | 111    |         | AND                                   |



## ğŸ“ ç¬”è®°

- always å—ä¸­å¤šæ¬¡èµ‹å€¼ç»™åŒä¸€å¯„å­˜å™¨ï¼Œç”Ÿæ•ˆé¡ºåºåŒè¯­å¥å…ˆåé¡ºåº
- break è¯­å¥ä»…èƒ½ç”¨äºä»¿çœŸï¼Œæ— æ³•ç»¼åˆ
- case è¯­å¥æ²¡æœ‰è¦†ç›–å…¨éƒ¨å¯èƒ½çš„è¾“å…¥æƒ…å†µæ—¶ï¼Œä¼šäº§ç”Ÿå¯èƒ½æœªé¢„æƒ³çš„å¯„å­˜å™¨ï¼Œæ•…å¤šæ•° linter ä¼šæŠ¥å‘Š warningã€‚å…·ä½“è¯´æ˜è§èµ„æ–™ï¼š
  - [Verilog HDL Case Statement warning at *<location>*: incomplete case statement has no default case item](https://www.intel.com/content/www/us/en/programmable/quartushelp/13.0/mergedProjects/msgs/msgs/wvrfx_l2_veri_incomplete_case_statement.htm)
  - [SystemVerilog's priority & unique - A Solution to Verilog's "full_case" & "parallel_case" Evil Twins! by Clifford E. Cummings](http://www.sunburst-design.com/papers/CummingsSNUG2005Israel_SystemVerilog_UniquePriority.pdf)    3.1-3.3 èŠ‚
- ä½¿ç”¨æ¨¡æ‹Ÿç¨‹åºå¯¹æ‹ Register å’Œ Memory å†™å…¥æ“ä½œèƒ½æœ‰æ•ˆ Debug



## âš’ï¸ Todo

- å®ç° LSB ç²¾ç¡®ä¸­æ–­
- å®ç° Instruction Cache å’Œ Data Cache
- å®ç° Branch Prediction

