Date: Thu, 26 Oct 2000 03:52:50 +0200
From: Andi Kleen <>
Subject: Re: missing mxcsr initialization
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-Lkml-Link: https://lkml.org/lkml/2000/10/25/178

On Thu, Oct 26, 2000 at 02:17:31AM +0200, Andrea Arcangeli wrote:
> > INTEL as well as the feature bit before enabling XMM and FXSR features (AMD
> > also has fxsr, but we currently don't do anything with it).  I moved the
> 
> FXSR is supported and it just works fine on Athlon too with the PIII patch.
> About XMM that bit is honoured by AMD specs too and it's mentioned explicitly
> that when that bit is enabled stremaming SIMD instructions (SSE) are supported
> by the CPU (that should be the case of an x86-64 when booted with an IA32
> kernel).  So I'd trust that bit too all over the x86 implementations as we
> _just_ do with PSE/PGE and friends since a long time ago.
In addition VIA/Cyrix has announced to support SSE in their new Samuel CPU too
and I doubt they'll use a different bit. 
-Andi
-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@vger.kernel.org
Please read the FAQ at 
http://www.tux.org/lkml/