verilog xil_defaultlib --include "../../../../../verilog_lab/Oscilloscope/Oscilloscope.gen/sources_1/bd/design_1/ipshared/3242" \
"../../../../../verilog_lab/Oscilloscope/Oscilloscope.srcs/sources_1/new/oscil.v" \
"../../../../../verilog_lab/Oscilloscope/Oscilloscope.gen/sources_1/bd/design_1/ip/design_1_ila_0_0/sim/design_1_ila_0_0.v" \
"../../../../../verilog_lab/Oscilloscope/Oscilloscope.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0_clk_wiz.v" \
"../../../../../verilog_lab/Oscilloscope/Oscilloscope.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.v" \
"../../../../../verilog_lab/Oscilloscope/Oscilloscope.gen/sources_1/bd/design_1/ip/design_1_oscil_0_0/sim/design_1_oscil_0_0.v" \
"../../bd/design_1/sim/design_1.v" \
"../../../../../verilog_lab/Oscilloscope/Oscilloscope.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
