                                                          Log file                                                       

Generated by MIG MIG Version 4.0
Coregen 14.7 - Build Number P_INT.20171106 on ÷‹»’ 12‘¬ 15 01:54:00 2019


Creating the directory 
f:/FILE/FPGA/ZYNQ/Image/002_MIG_DDR_TEST/MIG_DDR_TEST/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/_tmp/mig_7series_0/example_design
Created the SDC file - f:/FILE/FPGA/ZYNQ/Image/002_MIG_DDR_TEST/MIG_DDR_TEST/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/_tmp/mig_7series_0/example_design/par/example_top.xdc Successfully
Copied the Traffic Gen Files Successfully
Created the file - f:/FILE/FPGA/ZYNQ/Image/002_MIG_DDR_TEST/MIG_DDR_TEST/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/_tmp/mig_7series_0/example_design/../docs/phy_only_support_readme.txt Successfully
 ..Successful
Created the file - f:/FILE/FPGA/ZYNQ/Image/002_MIG_DDR_TEST/MIG_DDR_TEST/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/_tmp/mig_7series_0/example_design/par/readme.txt Successfully
..Successful
Created the file - f:/FILE/FPGA/ZYNQ/Image/002_MIG_DDR_TEST/MIG_DDR_TEST/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/_tmp/mig_7series_0/example_design/sim/ddr3_model.sv Successfully
..Successful
Created the file - f:/FILE/FPGA/ZYNQ/Image/002_MIG_DDR_TEST/MIG_DDR_TEST/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/_tmp/mig_7series_0/example_design/sim/ddr3_model_parameters.vh Successfully
..Successful
Created the file - f:/FILE/FPGA/ZYNQ/Image/002_MIG_DDR_TEST/MIG_DDR_TEST/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/_tmp/mig_7series_0/example_design/sim/xsim_files.prj Successfully
..Successful
Created the file - f:/FILE/FPGA/ZYNQ/Image/002_MIG_DDR_TEST/MIG_DDR_TEST/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/_tmp/mig_7series_0/example_design/sim/xsim_options.tcl Successfully
..Successful
Created the file - f:/FILE/FPGA/ZYNQ/Image/002_MIG_DDR_TEST/MIG_DDR_TEST/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/_tmp/mig_7series_0/example_design/sim/xsim_run.bat Successfully
..Successful
Created the file - f:/FILE/FPGA/ZYNQ/Image/002_MIG_DDR_TEST/MIG_DDR_TEST/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/_tmp/mig_7series_0/example_design/sim/readme.txt Successfully
..Successful
Created the file - f:/FILE/FPGA/ZYNQ/Image/002_MIG_DDR_TEST/MIG_DDR_TEST/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/_tmp/mig_7series_0/example_design/sim/sim.do Successfully
..Successful
Created the file - f:/FILE/FPGA/ZYNQ/Image/002_MIG_DDR_TEST/MIG_DDR_TEST/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/_tmp/mig_7series_0/example_design/sim/sim_tb_top.v Successfully
..Successful
Created the file - f:/FILE/FPGA/ZYNQ/Image/002_MIG_DDR_TEST/MIG_DDR_TEST/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/_tmp/mig_7series_0/example_design/sim/ies_run.sh Successfully
..Successful
Created the file - f:/FILE/FPGA/ZYNQ/Image/002_MIG_DDR_TEST/MIG_DDR_TEST/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/_tmp/mig_7series_0/example_design/sim/vcs_run.sh Successfully
..Successful
Created the file - f:/FILE/FPGA/ZYNQ/Image/002_MIG_DDR_TEST/MIG_DDR_TEST/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/_tmp/mig_7series_0/example_design/sim/wiredly.v Successfully
..Successful
Created the Top Level File - f:/FILE/FPGA/ZYNQ/Image/002_MIG_DDR_TEST/MIG_DDR_TEST/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/_tmp/mig_7series_0/example_design/rtl/example_top_temp.v
Created the Top Level File - f:/FILE/FPGA/ZYNQ/Image/002_MIG_DDR_TEST/MIG_DDR_TEST/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/_tmp/mig_7series_0/example_design/sim/sim_tb_top.v
The design output files are located in f:/FILE/FPGA/ZYNQ/Image/002_MIG_DDR_TEST/MIG_DDR_TEST/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/_tmp/mig_7series_0/example_design/rtl and ..example_design/par for rtl & ucf files respectively.
