

<!-- Generated by Doxygen 1.7.4 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_9fd71c1ac00056e7d855336b2291c56c.html">bertos</a>      </li>
      <li class="navelem"><a class="el" href="dir_a5de7543e32a5f073daa04f8834eb5fd.html">cpu</a>      </li>
      <li class="navelem"><a class="el" href="dir_b85b1b77342b0233aa6bdb4655adc5e9.html">cortex-m3</a>      </li>
      <li class="navelem"><a class="el" href="dir_efaa2b5bef00a4057a273934eac082e5.html">io</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">stm32_memmap.h</div>  </div>
</div>
<div class="contents">
<a href="stm32__memmap_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 
<a name="l00036"></a>00036 <span class="preprocessor">#ifndef STM32_MEMMAP_H</span>
<a name="l00037"></a>00037 <span class="preprocessor"></span><span class="preprocessor">#define STM32_MEMMAP_H</span>
<a name="l00038"></a>00038 <span class="preprocessor"></span>
<a name="l00039"></a>00039 <span class="comment">/* Peripheral and SRAM base address in the alias region */</span>
<a name="l00040"></a>00040 <span class="preprocessor">#define PERIPH_BB_BASE        (0x42000000)</span>
<a name="l00041"></a>00041 <span class="preprocessor"></span><span class="preprocessor">#define SRAM_BB_BASE          (0x22000000)</span>
<a name="l00042"></a>00042 <span class="preprocessor"></span>
<a name="l00043"></a>00043 <span class="comment">/* Peripheral and SRAM base address in the bit-band region */</span>
<a name="l00044"></a>00044 <span class="preprocessor">#define SRAM_BASE             (0x20000000)</span>
<a name="l00045"></a>00045 <span class="preprocessor"></span><span class="preprocessor">#define PERIPH_BASE           (0x40000000)</span>
<a name="l00046"></a>00046 <span class="preprocessor"></span>
<a name="l00047"></a>00047 <span class="comment">/* Flash refisters base address */</span>
<a name="l00048"></a>00048 <span class="preprocessor">#define FLASH_BASE            (0x40022000)</span>
<a name="l00049"></a>00049 <span class="preprocessor"></span><span class="comment">/* Flash Option Bytes base address */</span>
<a name="l00050"></a>00050 <span class="preprocessor">#define OB_BASE               (0x1FFFF800)</span>
<a name="l00051"></a>00051 <span class="preprocessor"></span>
<a name="l00052"></a>00052 <span class="comment">/* Peripheral memory map */</span>
<a name="l00053"></a>00053 <span class="preprocessor">#define APB1PERIPH_BASE       (PERIPH_BASE)</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span><span class="preprocessor">#define APB2PERIPH_BASE       (PERIPH_BASE + 0x10000)</span>
<a name="l00055"></a>00055 <span class="preprocessor"></span><span class="preprocessor">#define AHBPERIPH_BASE        (PERIPH_BASE + 0x20000)</span>
<a name="l00056"></a>00056 <span class="preprocessor"></span>
<a name="l00057"></a>00057 <span class="preprocessor">#define TIM2_BASE             (APB1PERIPH_BASE + 0x0000)</span>
<a name="l00058"></a>00058 <span class="preprocessor"></span><span class="preprocessor">#define TIM3_BASE             (APB1PERIPH_BASE + 0x0400)</span>
<a name="l00059"></a>00059 <span class="preprocessor"></span><span class="preprocessor">#define TIM4_BASE             (APB1PERIPH_BASE + 0x0800)</span>
<a name="l00060"></a>00060 <span class="preprocessor"></span><span class="preprocessor">#define TIM5_BASE             (APB1PERIPH_BASE + 0x0C00)</span>
<a name="l00061"></a>00061 <span class="preprocessor"></span><span class="preprocessor">#define TIM6_BASE             (APB1PERIPH_BASE + 0x1000)</span>
<a name="l00062"></a>00062 <span class="preprocessor"></span><span class="preprocessor">#define TIM7_BASE             (APB1PERIPH_BASE + 0x1400)</span>
<a name="l00063"></a>00063 <span class="preprocessor"></span><span class="preprocessor">#define RTC_BASE              (APB1PERIPH_BASE + 0x2800)</span>
<a name="l00064"></a>00064 <span class="preprocessor"></span><span class="preprocessor">#define WWDG_BASE             (APB1PERIPH_BASE + 0x2C00)</span>
<a name="l00065"></a>00065 <span class="preprocessor"></span><span class="preprocessor">#define IWDG_BASE             (APB1PERIPH_BASE + 0x3000)</span>
<a name="l00066"></a>00066 <span class="preprocessor"></span><span class="preprocessor">#define SPI2_BASE             (APB1PERIPH_BASE + 0x3800)</span>
<a name="l00067"></a>00067 <span class="preprocessor"></span><span class="preprocessor">#define SPI3_BASE             (APB1PERIPH_BASE + 0x3C00)</span>
<a name="l00068"></a>00068 <span class="preprocessor"></span><span class="preprocessor">#define USART2_BASE           (APB1PERIPH_BASE + 0x4400)</span>
<a name="l00069"></a>00069 <span class="preprocessor"></span><span class="preprocessor">#define USART3_BASE           (APB1PERIPH_BASE + 0x4800)</span>
<a name="l00070"></a>00070 <span class="preprocessor"></span><span class="preprocessor">#define UART4_BASE            (APB1PERIPH_BASE + 0x4C00)</span>
<a name="l00071"></a>00071 <span class="preprocessor"></span><span class="preprocessor">#define UART5_BASE            (APB1PERIPH_BASE + 0x5000)</span>
<a name="l00072"></a>00072 <span class="preprocessor"></span><span class="preprocessor">#define I2C1_BASE             (APB1PERIPH_BASE + 0x5400)</span>
<a name="l00073"></a>00073 <span class="preprocessor"></span><span class="preprocessor">#define I2C2_BASE             (APB1PERIPH_BASE + 0x5800)</span>
<a name="l00074"></a>00074 <span class="preprocessor"></span><span class="preprocessor">#define CAN1_BASE             (APB1PERIPH_BASE + 0x6400)</span>
<a name="l00075"></a>00075 <span class="preprocessor"></span><span class="preprocessor">#define CAN2_BASE             (APB1PERIPH_BASE + 0x6800)</span>
<a name="l00076"></a>00076 <span class="preprocessor"></span><span class="preprocessor">#define BKP_BASE              (APB1PERIPH_BASE + 0x6C00)</span>
<a name="l00077"></a>00077 <span class="preprocessor"></span><span class="preprocessor">#define PWR_BASE              (APB1PERIPH_BASE + 0x7000)</span>
<a name="l00078"></a>00078 <span class="preprocessor"></span><span class="preprocessor">#define DAC_BASE              (APB1PERIPH_BASE + 0x7400)</span>
<a name="l00079"></a>00079 <span class="preprocessor"></span><span class="preprocessor">#define CEC_BASE              (APB1PERIPH_BASE + 0x7800)</span>
<a name="l00080"></a>00080 <span class="preprocessor"></span>
<a name="l00081"></a>00081 <span class="preprocessor">#define AFIO_BASE             (APB2PERIPH_BASE + 0x0000)</span>
<a name="l00082"></a>00082 <span class="preprocessor"></span><span class="preprocessor">#define EXTI_BASE             (APB2PERIPH_BASE + 0x0400)</span>
<a name="l00083"></a>00083 <span class="preprocessor"></span><span class="preprocessor">#define GPIOA_BASE            (APB2PERIPH_BASE + 0x0800)</span>
<a name="l00084"></a>00084 <span class="preprocessor"></span><span class="preprocessor">#define GPIOB_BASE            (APB2PERIPH_BASE + 0x0C00)</span>
<a name="l00085"></a>00085 <span class="preprocessor"></span><span class="preprocessor">#define GPIOC_BASE            (APB2PERIPH_BASE + 0x1000)</span>
<a name="l00086"></a>00086 <span class="preprocessor"></span><span class="preprocessor">#define GPIOD_BASE            (APB2PERIPH_BASE + 0x1400)</span>
<a name="l00087"></a>00087 <span class="preprocessor"></span><span class="preprocessor">#define GPIOE_BASE            (APB2PERIPH_BASE + 0x1800)</span>
<a name="l00088"></a>00088 <span class="preprocessor"></span><span class="preprocessor">#define GPIOF_BASE            (APB2PERIPH_BASE + 0x1C00)</span>
<a name="l00089"></a>00089 <span class="preprocessor"></span><span class="preprocessor">#define GPIOG_BASE            (APB2PERIPH_BASE + 0x2000)</span>
<a name="l00090"></a>00090 <span class="preprocessor"></span><span class="preprocessor">#define ADC1_BASE             (APB2PERIPH_BASE + 0x2400)</span>
<a name="l00091"></a>00091 <span class="preprocessor"></span><span class="preprocessor">#define ADC2_BASE             (APB2PERIPH_BASE + 0x2800)</span>
<a name="l00092"></a>00092 <span class="preprocessor"></span><span class="preprocessor">#define TIM1_BASE             (APB2PERIPH_BASE + 0x2C00)</span>
<a name="l00093"></a>00093 <span class="preprocessor"></span><span class="preprocessor">#define SPI1_BASE             (APB2PERIPH_BASE + 0x3000)</span>
<a name="l00094"></a>00094 <span class="preprocessor"></span><span class="preprocessor">#define TIM8_BASE             (APB2PERIPH_BASE + 0x3400)</span>
<a name="l00095"></a>00095 <span class="preprocessor"></span><span class="preprocessor">#define USART1_BASE           (APB2PERIPH_BASE + 0x3800)</span>
<a name="l00096"></a>00096 <span class="preprocessor"></span><span class="preprocessor">#define ADC3_BASE             (APB2PERIPH_BASE + 0x3C00)</span>
<a name="l00097"></a>00097 <span class="preprocessor"></span><span class="preprocessor">#define TIM15_BASE            (APB2PERIPH_BASE + 0x4000)</span>
<a name="l00098"></a>00098 <span class="preprocessor"></span><span class="preprocessor">#define TIM16_BASE            (APB2PERIPH_BASE + 0x4400)</span>
<a name="l00099"></a>00099 <span class="preprocessor"></span><span class="preprocessor">#define TIM17_BASE            (APB2PERIPH_BASE + 0x4800)</span>
<a name="l00100"></a>00100 <span class="preprocessor"></span>
<a name="l00101"></a>00101 <span class="preprocessor">#define SDIO_BASE             (PERIPH_BASE + 0x18000)</span>
<a name="l00102"></a>00102 <span class="preprocessor"></span>
<a name="l00103"></a>00103 
<a name="l00104"></a>00104 <span class="preprocessor">#define DMA1_BASE             (AHBPERIPH_BASE + 0X0000)</span>
<a name="l00105"></a>00105 <span class="preprocessor"></span><span class="preprocessor">#define DMA1_CHANNEL1_BASE    (AHBPERIPH_BASE + 0X0008)</span>
<a name="l00106"></a>00106 <span class="preprocessor"></span><span class="preprocessor">#define DMA1_CHANNEL2_BASE    (AHBPERIPH_BASE + 0X001C)</span>
<a name="l00107"></a>00107 <span class="preprocessor"></span><span class="preprocessor">#define DMA1_CHANNEL3_BASE    (AHBPERIPH_BASE + 0X0030)</span>
<a name="l00108"></a>00108 <span class="preprocessor"></span><span class="preprocessor">#define DMA1_CHANNEL4_BASE    (AHBPERIPH_BASE + 0X0044)</span>
<a name="l00109"></a>00109 <span class="preprocessor"></span><span class="preprocessor">#define DMA1_CHANNEL5_BASE    (AHBPERIPH_BASE + 0X0058)</span>
<a name="l00110"></a>00110 <span class="preprocessor"></span><span class="preprocessor">#define DMA1_CHANNEL6_BASE    (AHBPERIPH_BASE + 0X006C)</span>
<a name="l00111"></a>00111 <span class="preprocessor"></span><span class="preprocessor">#define DMA1_CHANNEL7_BASE    (AHBPERIPH_BASE + 0X0080)</span>
<a name="l00112"></a>00112 <span class="preprocessor"></span><span class="preprocessor">#define DMA2_BASE             (AHBPERIPH_BASE + 0X0400)</span>
<a name="l00113"></a>00113 <span class="preprocessor"></span><span class="preprocessor">#define DMA2_CHANNEL1_BASE    (AHBPERIPH_BASE + 0X0408)</span>
<a name="l00114"></a>00114 <span class="preprocessor"></span><span class="preprocessor">#define DMA2_CHANNEL2_BASE    (AHBPERIPH_BASE + 0X041C)</span>
<a name="l00115"></a>00115 <span class="preprocessor"></span><span class="preprocessor">#define DMA2_CHANNEL3_BASE    (AHBPERIPH_BASE + 0X0430)</span>
<a name="l00116"></a>00116 <span class="preprocessor"></span><span class="preprocessor">#define DMA2_CHANNEL4_BASE    (AHBPERIPH_BASE + 0X0444)</span>
<a name="l00117"></a>00117 <span class="preprocessor"></span><span class="preprocessor">#define DMA2_CHANNEL5_BASE    (AHBPERIPH_BASE + 0X0458)</span>
<a name="l00118"></a>00118 <span class="preprocessor"></span><span class="preprocessor">#define RCC_BASE              (AHBPERIPH_BASE + 0X1000)</span>
<a name="l00119"></a>00119 <span class="preprocessor"></span><span class="preprocessor">#define CRC_BASE              (AHBPERIPH_BASE + 0X3000)</span>
<a name="l00120"></a>00120 <span class="preprocessor"></span>
<a name="l00121"></a><a class="code" href="stm32__memmap_8h.html#a8e21f4845015730c5731763169ec0e9b">00121</a> <span class="preprocessor">#define FLASH_R_BASE          (AHBPERIPH_BASE + 0x2000) ///&lt; Flash registers base address</span>
<a name="l00122"></a>00122 <span class="preprocessor"></span>
<a name="l00123"></a>00123 <span class="preprocessor">#define ETH_BASE              (AHBPERIPH_BASE + 0x8000)</span>
<a name="l00124"></a>00124 <span class="preprocessor"></span><span class="preprocessor">#define ETH_MAC_BASE          (ETH_BASE)</span>
<a name="l00125"></a>00125 <span class="preprocessor"></span><span class="preprocessor">#define ETH_MMC_BASE          (ETH_BASE + 0x0100)</span>
<a name="l00126"></a>00126 <span class="preprocessor"></span><span class="preprocessor">#define ETH_PTP_BASE          (ETH_BASE + 0x0700)</span>
<a name="l00127"></a>00127 <span class="preprocessor"></span><span class="preprocessor">#define ETH_DMA_BASE          (ETH_BASE + 0x1000)</span>
<a name="l00128"></a>00128 <span class="preprocessor"></span>
<a name="l00129"></a><a class="code" href="stm32__memmap_8h.html#a48d8f80d608b64cb42e7ed223066f856">00129</a> <span class="preprocessor">#define FSMC_BANK1_R_BASE     (FSMC_R_BASE + 0x0000) ///&lt; FSMC Bank1 registers base address</span>
<a name="l00130"></a><a class="code" href="stm32__memmap_8h.html#aa2ebab683a214fe3b0c628228bff3724">00130</a> <span class="preprocessor"></span><span class="preprocessor">#define FSMC_BANK1E_R_BASE    (FSMC_R_BASE + 0x0104) ///&lt; FSMC Bank1E registers base address</span>
<a name="l00131"></a><a class="code" href="stm32__memmap_8h.html#ae6e0f81b5d1a2714cda6d48b256bcc44">00131</a> <span class="preprocessor"></span><span class="preprocessor">#define FSMC_BANK2_R_BASE     (FSMC_R_BASE + 0x0060) ///&lt; FSMC Bank2 registers base address</span>
<a name="l00132"></a><a class="code" href="stm32__memmap_8h.html#aebe314a84743cc375e00dadd93f46509">00132</a> <span class="preprocessor"></span><span class="preprocessor">#define FSMC_BANK3_R_BASE     (FSMC_R_BASE + 0x0080) ///&lt; FSMC Bank3 registers base address</span>
<a name="l00133"></a><a class="code" href="stm32__memmap_8h.html#a97ecd08f0899bc818a84942826af2495">00133</a> <span class="preprocessor"></span><span class="preprocessor">#define FSMC_BANK4_R_BASE     (FSMC_R_BASE + 0x00A0) ///&lt; FSMC Bank4 registers base address</span>
<a name="l00134"></a>00134 <span class="preprocessor"></span>
<a name="l00135"></a><a class="code" href="stm32__memmap_8h.html#a4adaf4fd82ccc3a538f1f27a70cdbbef">00135</a> <span class="preprocessor">#define DBGMCU_BASE          ((uint32_t)0xE0042000) ///&lt; Debug MCU registers base address</span>
<a name="l00136"></a>00136 <span class="preprocessor"></span>
<a name="l00137"></a>00137 <span class="comment">/* System Control Space memory map */</span>
<a name="l00138"></a>00138 <span class="preprocessor">#define SCS_BASE              (0xE000E000)</span>
<a name="l00139"></a>00139 <span class="preprocessor"></span>
<a name="l00140"></a>00140 <span class="preprocessor">#define SYSTICK_BASE          (SCS_BASE + 0x0010)</span>
<a name="l00141"></a>00141 <span class="preprocessor"></span><span class="preprocessor">#define NVIC_BASE             (SCS_BASE + 0x0100)</span>
<a name="l00142"></a>00142 <span class="preprocessor"></span><span class="preprocessor">#define SCB_BASE              (SCS_BASE + 0x0D00)</span>
<a name="l00143"></a>00143 <span class="preprocessor"></span>
<a name="l00144"></a>00144 <span class="preprocessor">#endif </span><span class="comment">/* STM32_MEMMAP_H */</span>
</pre></div></div>
</div>


